I 000051 55 1482          1685686449630 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686449631 2023.06.02 09:44:09)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 92c6969dc6c4c384c59686c8c69590919391909490)
	(_ent
		(_time 1685686449625)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1482          1685686453513 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686453514 2023.06.02 09:44:13)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code c590c090969394d392c1d19f91c2c7c6c4c6c7c3c7)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1482          1685686683965 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686683966 2023.06.02 09:48:03)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code faf8a8aafdacabecadfeeea0aefdf8f9fbf9f8fcf8)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1372          1685686683988 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686683989 2023.06.02 09:48:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 191b491e134e490c4d1808434c1f1d1f1c1e1b1f1b)
	(_ent
		(_time 1685686683982)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 1 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 2 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 20(_array -2((_dto c 3 i 0)))))
		(_var(_int temp 4 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(1)(2)(3))(_mon)(_read(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1482          1685686733675 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686733676 2023.06.02 09:48:53)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 21277625767770377625357b752623222022232723)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1482          1685686746789 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686746790 2023.06.02 09:49:06)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 66646566363037703162723c326164656765646064)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1372          1685686746804 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686746805 2023.06.02 09:49:06)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 76747477732126632277672c237072707371747074)
	(_ent
		(_time 1685686683981)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 1 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 2 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 20(_array -2((_dto c 3 i 0)))))
		(_var(_int temp 4 0 20(_prcs 0)))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(1)(2)(3))(_mon)(_read(0)(2)(3)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 4 -1)
)
I 000051 55 1482          1685686825632 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686825633 2023.06.02 09:50:25)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 626365623634337435667638366560616361606460)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1623          1685686825648 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685686825649 2023.06.02 09:50:25)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 727374737325226726276328277476747775707470)
	(_ent
		(_time 1685686683981)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 3 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 21(_array -2((_dto c 5 i 0)))))
		(_var(_int temp 4 0 21(_prcs 0)))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~134 0 31(_array -2((_dto c 6 i 0)))))
		(_var(_int temp 5 0 31(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__43(_arch 2 0 43(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 7 -1)
)
I 000051 55 1482          1685687350265 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685687350266 2023.06.02 09:59:10)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code b3b2b5e7e6e5e2a5e4b7a7e9e7b4b1b0b2b0b1b5b1)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1623          1685687350281 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685687350282 2023.06.02 09:59:10)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c3c2c496c39493d69796d29996c5c7c5c6c4c1c5c1)
	(_ent
		(_time 1685686683981)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 3 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 21(_array -2((_dto c 5 i 0)))))
		(_var(_int temp 4 0 21(_prcs 0)))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~134 0 31(_array -2((_dto c 6 i 0)))))
		(_var(_int temp 5 0 31(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__43(_arch 2 0 43(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 7 -1)
)
I 000051 55 1482          1685687388502 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685687388503 2023.06.02 09:59:48)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 0d0b5c0b0f5b5c1b5a091957590a0f0e0c0e0f0b0f)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1623          1685687388516 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685687388517 2023.06.02 09:59:48)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1d1b4d1a4a4a4d0849480c47481b191b181a1f1b1f)
	(_ent
		(_time 1685686683981)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 3 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 21(_array -2((_dto c 5 i 0)))))
		(_var(_int temp 4 0 21(_prcs 0)))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~134 0 31(_array -2((_dto c 6 i 0)))))
		(_var(_int temp 5 0 31(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__43(_arch 2 0 43(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 7 -1)
)
I 000044 55 637           1685687388539 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685687388540 2023.06.02 09:59:48)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 2d2b2e292b7a7f3b2a2e6c772e2b2b2b2b2b7c2b7f)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685687388553 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685687388554 2023.06.02 09:59:48)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 3c3a6b39666b6f2a353328653b3a3e3a353b38396a)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1623          1685692370741 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685692370742 2023.06.02 11:22:50)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code e8efeabbe3bfb8fdbcbdf9b2bdeeeceeedefeaeeea)
	(_ent
		(_time 1685686683981)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 3 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 21(_array -2((_dto c 5 i 0)))))
		(_var(_int temp 4 0 21(_prcs 0)))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~134 0 31(_array -2((_dto c 6 i 0)))))
		(_var(_int temp 5 0 31(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__43(_arch 2 0 43(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 7 -1)
)
I 000044 55 637           1685692370777 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685692370778 2023.06.02 11:22:50)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 17104710424045011014564d141111111111461145)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685692370788 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685692370789 2023.06.02 11:22:50)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 17101310194044011e18034e101115111e10131241)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685692454838 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685692454839 2023.06.02 11:24:14)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 75767f74262324632271612f217277767476777377)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1623          1685692454861 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685692454862 2023.06.02 11:24:14)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 85868e8b83d2d590d1d094dfd08381838082878387)
	(_ent
		(_time 1685686683981)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 3 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 21(_array -2((_dto c 5 i 0)))))
		(_var(_int temp 4 0 21(_prcs 0)))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~134 0 31(_array -2((_dto c 6 i 0)))))
		(_var(_int temp 5 0 31(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__43(_arch 2 0 43(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 7 -1)
)
I 000044 55 637           1685692454891 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685692454892 2023.06.02 11:24:14)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a4a7fcf3f2f3f6b2a3a7e5fea7a2a2a2a2a2f5a2f6)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685692454897 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685692454898 2023.06.02 11:24:14)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a4a7a8f3a9f3f7b2adabb0fda3a2a6a2ada3a0a1f2)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685692467545 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685692467546 2023.06.02 11:24:27)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 141a4513464245024310004e401316171517161216)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1623          1685692467575 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685692467576 2023.06.02 11:24:27)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 333d63363364632667662269663537353634313531)
	(_ent
		(_time 1685686683981)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 3 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 21(_array -2((_dto c 5 i 0)))))
		(_var(_int temp 4 0 21(_prcs 0)))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~134 0 31(_array -2((_dto c 6 i 0)))))
		(_var(_int temp 5 0 31(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__43(_arch 2 0 43(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 7 -1)
)
I 000044 55 637           1685692467594 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685692467595 2023.06.02 11:24:27)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 434d40411214115544400219404545454545124511)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685692467600 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685692467601 2023.06.02 11:24:27)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 434d1441491410554a4c571a444541454a44474615)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685692756959 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685692756960 2023.06.02 11:29:16)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code a2f2a4f5f6f4f3b4f5a6b6f8f6a5a0a1a3a1a0a4a0)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1623          1685692756981 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685692756982 2023.06.02 11:29:16)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code a2f2a5f5a3f5f2b7f6f7b3f8f7a4a6a4a7a5a0a4a0)
	(_ent
		(_time 1685686683981)
	)
	(_object
		(_gen(_int n -1 0 7 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 10(_array -2((_dto i 9 i 0)))))
		(_port(_int input 0 0 10(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 11(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 16(_array -2((_dto c 3 i 0)))))
		(_sig(_int bcd_numbers 2 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~13 0 17(_array -2((_dto c 4 i 0)))))
		(_sig(_int sum 3 0 17(_arch(_uni))))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~132 0 21(_array -2((_dto c 5 i 0)))))
		(_var(_int temp 4 0 21(_prcs 0)))
		(_type(_int ~UNSIGNED{n*4-1~downto~0}~134 0 31(_array -2((_dto c 6 i 0)))))
		(_var(_int temp 5 0 31(_prcs 1)))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__30(_arch 1 0 30(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__43(_arch 2 0 43(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 7 -1)
)
I 000044 55 637           1685692757006 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685692757007 2023.06.02 11:29:17)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d1818583828683c7d6d2908bd2d7d7d7d7d780d783)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685692757012 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685692757013 2023.06.02 11:29:17)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d181d183d98682c7d8dec588d6d7d3d7d8d6d5d487)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685693120310 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693120311 2023.06.02 11:35:20)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code f2fcf1a2a6a4a3e4a5f6e6a8a6f5f0f1f3f1f0f4f0)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000044 55 637           1685693120345 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693120346 2023.06.02 11:35:20)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 111f4116424643071612504b121717171717401743)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693120354 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693120355 2023.06.02 11:35:20)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 111f151619464207181e0548161713171816151447)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685693157763 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693157764 2023.06.02 11:35:57)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 3f383f3a3f696e29683b2b656b383d3c3e3c3d393d)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000044 55 637           1685693157797 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693157798 2023.06.02 11:35:57)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 5e590c5d59090c48595d1f045d58585858580f580c)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693157806 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693157807 2023.06.02 11:35:57)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 6e69686e32393d7867617a3769686c6867696a6b38)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685693218069 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693218070 2023.06.02 11:36:58)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code d7878185868186c180d3c38d83d0d5d4d6d4d5d1d5)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1679          1685693218084 behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685693218085 2023.06.02 11:36:58)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code e7b7b0b4e3b0b7f2b3e8f6bdb2e1e3e1e2e0e5e1e5)
	(_ent
		(_time 1685693120324)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~12 0 7(_array -1((_dto i 39 i 0)))))
		(_port(_int input 0 0 7(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~999999~12 0 8(_scalar (_to i 0 i 999999))))
		(_port(_int output 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~13 0 13(_array -1((_dto i 39 i 0)))))
		(_sig(_int bcd_numbers 2 0 13(_arch(_uni))))
		(_type(_int ~UNSIGNED{39~downto~0}~13 0 14(_array -1((_dto i 39 i 0)))))
		(_sig(_int sum 3 0 14(_arch(_uni))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 18(_array -1((_dto i 3 i 0)))))
		(_var(_int temp 4 0 18(_prcs 0)))
		(_type(_int ~UNSIGNED{3~downto~0}~134 0 28(_array -1((_dto i 3 i 0)))))
		(_var(_int temp 5 0 28(_prcs 1)))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2))(_sens(0)))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(3))(_sens(2))(_read(3)))))
			(line__40(_arch 2 0 40(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_split (2)(3)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behavioral 3 -1)
)
I 000044 55 637           1685693218110 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693218111 2023.06.02 11:36:58)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f7a7f3a7a2a0a5e1f0f4b6adf4f1f1f1f1f1a6f1a5)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693218116 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693218117 2023.06.02 11:36:58)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f7a7a7a7f9a0a4e1fef8e3aef0f1f5f1fef0f3f2a1)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685693399350 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693399351 2023.06.02 11:39:59)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code e9bce8bab6bfb8ffbeedfdb3bdeeebeae8eaebefeb)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000044 55 637           1685693399406 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693399407 2023.06.02 11:39:59)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 287d7a2c727f7a3e2f2b69722b2e2e2e2e2e792e7a)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693399415 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693399416 2023.06.02 11:39:59)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 37623132396064213e38236e303135313e30333261)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685693472471 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693472472 2023.06.02 11:41:12)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 8edd8d808dd8df98d98a9ad4da898c8d8f8d8c888c)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000044 55 637           1685693472514 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693472515 2023.06.02 11:41:12)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code bdeeece9bbeaefabbabefce7bebbbbbbbbbbecbbef)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693472524 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693472525 2023.06.02 11:41:12)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code bdeeb8e9e0eaeeabb4b2a9e4babbbfbbb4bab9b8eb)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685693601713 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693601714 2023.06.02 11:43:21)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 70227a71262621662774642a247772737173727672)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000044 55 637           1685693601764 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693601765 2023.06.02 11:43:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 9fcdc7909bc8cd89989cdec59c9999999999ce99cd)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693601775 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693601776 2023.06.02 11:43:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 9fcd9390c0c8cc8996908bc698999d9996989b9ac9)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685693664033 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693664034 2023.06.02 11:44:24)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code d98c898b868f88cf8eddcd838ddedbdad8dadbdfdb)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4662          1685693664049 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 14))
	(_version ve8)
	(_time 1685693664050 2023.06.02 11:44:24)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code e8bdb9bbe3bfb8fdbcbbfbb3bceebceeeaeeebeeec)
	(_ent
		(_time 1685693664047)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 17(_ent (_in))))
				(_port(_int B -2 0 17(_ent (_in))))
				(_port(_int Cin -2 0 17(_ent (_in))))
				(_port(_int Sum -2 0 18(_ent (_out))))
				(_port(_int Cout -2 0 18(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 24(_ent (_in))))
				(_port(_int B -2 0 24(_ent (_in))))
				(_port(_int Sum -2 0 25(_ent (_out))))
				(_port(_int Cout -2 0 25(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 34(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA2 0 35(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA3 0 36(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA4 0 37(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA5 0 38(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA6 0 39(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA7 0 40(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA8 0 41(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA9 0 42(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA0 0 43(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 30(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685693664080 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693664081 2023.06.02 11:44:24)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 07520201525055110004465d040101010101560155)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693664089 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693664090 2023.06.02 11:44:24)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 07525601095054110e08135e000105010e00030251)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685693874091 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693874092 2023.06.02 11:47:54)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 67616567363136713063733d336065646664656165)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4662          1685693874106 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 14))
	(_version ve8)
	(_time 1685693874107 2023.06.02 11:47:54)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 77717476732027622324642c237123717571747173)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 17(_ent (_in))))
				(_port(_int B -2 0 17(_ent (_in))))
				(_port(_int Cin -2 0 17(_ent (_in))))
				(_port(_int Sum -2 0 18(_ent (_out))))
				(_port(_int Cout -2 0 18(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 24(_ent (_in))))
				(_port(_int B -2 0 24(_ent (_in))))
				(_port(_int Sum -2 0 25(_ent (_out))))
				(_port(_int Cout -2 0 25(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 33(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 34(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA2 0 35(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA3 0 36(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA4 0 37(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA5 0 38(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA6 0 39(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA7 0 40(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA8 0 41(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA9 0 42(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA0 0 43(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 30(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 30(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685693874122 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693874123 2023.06.02 11:47:54)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 8680d688d2d1d4908185c7dc858080808080d780d4)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693874128 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693874129 2023.06.02 11:47:54)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 8680828889d1d5908f8992df818084808f818283d0)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685693874151 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685693874152 2023.06.02 11:47:54)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 96909499c6c0c780c1c282ccc29194959795949094)
	(_ent
		(_time 1685693874148)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685693874155 2023.06.02 11:47:54)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code a6a1a3f1a5f0f1b1a2a7b4fcf2a0f3a0a5a0aea3f0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685693963245 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693963246 2023.06.02 11:49:23)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code aba8fcfcaffdfabdfcafbff1ffaca9a8aaa8a9ada9)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685693963265 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685693963266 2023.06.02 11:49:23)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bbb8e9eeececbcade8ebfde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1685693963259)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3833          1685693963315 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 42))
	(_version ve8)
	(_time 1685693963316 2023.06.02 11:49:23)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code eae9bcb9b8bdbaffbeb8f9b1beecbeece8ece9ecee)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 46(_ent (_in))))
				(_port(_int B -2 0 46(_ent (_in))))
				(_port(_int Cin -2 0 46(_ent (_in))))
				(_port(_int Sum -2 0 47(_ent (_out))))
				(_port(_int Cout -2 0 47(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 53(_ent (_in))))
				(_port(_int B -2 0 53(_ent (_in))))
				(_port(_int Sum -2 0 54(_ent (_out))))
				(_port(_int Cout -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 62(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 72(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 59(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 59(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685693963386 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693963387 2023.06.02 11:49:23)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 282b2c2c727f7a3e2f2b69722b2e2e2e2e2e792e7a)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693963400 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693963401 2023.06.02 11:49:23)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 383b683d396f6b2e31372c613f3e3a3e313f3c3d6e)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685693963429 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685693963430 2023.06.02 11:49:23)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 57540154060106410003430d035055545654555155)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685693963435 2023.06.02 11:49:23)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 67653667653130706366753d3361326164616f6231)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685693986879 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685693986880 2023.06.02 11:49:46)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code f4a0fea4a6a2a5e2a3f0e0aea0f3f6f7f5f7f6f2f6)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685693986894 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685693986895 2023.06.02 11:49:46)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 04505303055303125754425e540200020002010306)
	(_ent
		(_time 1685693963258)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3833          1685693986901 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 42))
	(_version ve8)
	(_time 1685693986902 2023.06.02 11:49:46)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 04505702035354115056175f500250020602070200)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 46(_ent (_in))))
				(_port(_int B -2 0 46(_ent (_in))))
				(_port(_int Cin -2 0 46(_ent (_in))))
				(_port(_int Sum -2 0 47(_ent (_out))))
				(_port(_int Cout -2 0 47(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 53(_ent (_in))))
				(_port(_int B -2 0 53(_ent (_in))))
				(_port(_int Sum -2 0 54(_ent (_out))))
				(_port(_int Cout -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 62(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 72(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 59(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 59(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685693986922 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685693986923 2023.06.02 11:49:46)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 237723277274713524206279202525252525722571)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685693986928 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685693986929 2023.06.02 11:49:46)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 23777727297470352a2c377a242521252a24272675)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685693986939 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685693986940 2023.06.02 11:49:46)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 336761366665622564672769673431303230313531)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685693986943 2023.06.02 11:49:46)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 3366663635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694064828 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694064829 2023.06.02 11:51:04)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 75262774262324632271612f217277767476777377)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694064844 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694064845 2023.06.02 11:51:04)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 85d6d28a85d28293d6d5c3dfd58381838183808287)
	(_ent
		(_time 1685693963258)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3833          1685694064851 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 42))
	(_version ve8)
	(_time 1685694064852 2023.06.02 11:51:04)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 85d6d68b83d2d590d1d796ded183d1838783868381)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 46(_ent (_in))))
				(_port(_int B -2 0 46(_ent (_in))))
				(_port(_int Cin -2 0 46(_ent (_in))))
				(_port(_int Sum -2 0 47(_ent (_out))))
				(_port(_int Cout -2 0 47(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 53(_ent (_in))))
				(_port(_int B -2 0 53(_ent (_in))))
				(_port(_int Sum -2 0 54(_ent (_out))))
				(_port(_int Cout -2 0 54(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 62(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 72(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 59(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 59(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694064872 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694064873 2023.06.02 11:51:04)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a4f7a4f3f2f3f6b2a3a7e5fea7a2a2a2a2a2f5a2f6)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694064878 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694064879 2023.06.02 11:51:04)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a4f7f0f3a9f3f7b2adabb0fda3a2a6a2ada3a0a1f2)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685694064890 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694064891 2023.06.02 11:51:04)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code b4e7e6e0e6e2e5a2e3e0a0eee0b3b6b7b5b7b6b2b6)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685694064894 2023.06.02 11:51:04)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code b4e6e1e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694097162 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694097163 2023.06.02 11:51:37)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code bebeb5eabde8efa8e9baaae4eab9bcbdbfbdbcb8bc)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685694097176 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685694097177 2023.06.02 11:51:37)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code cdcdc3999c9acadb9e9e8b979dcbc9cbc9cbc8cacf)
	(_ent
		(_time 1685694097174)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3833          1685694097216 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 43))
	(_version ve8)
	(_time 1685694097217 2023.06.02 11:51:37)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code fcfcf6acacabace9a8aeefa7a8faa8fafefafffaf8)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 47(_ent (_in))))
				(_port(_int B -2 0 47(_ent (_in))))
				(_port(_int Cin -2 0 47(_ent (_in))))
				(_port(_int Sum -2 0 48(_ent (_out))))
				(_port(_int Cout -2 0 48(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 54(_ent (_in))))
				(_port(_int B -2 0 54(_ent (_in))))
				(_port(_int Sum -2 0 55(_ent (_out))))
				(_port(_int Cout -2 0 55(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 73(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 60(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 60(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694097260 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694097261 2023.06.02 11:51:37)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 2b2b732f2b7c793d2c286a71282d2d2d2d2d7a2d79)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694097270 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694097271 2023.06.02 11:51:37)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 2b2b272f707c783d22243f722c2d292d222c2f2e7d)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685694097293 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694097294 2023.06.02 11:51:37)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 4a4a40484d1c1b5c1d1e5e101e4d48494b49484c48)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685694097297 2023.06.02 11:51:37)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 4a4b47481e1c1d5d4e4b58101e4c1f4c494c424f1c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694161461 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694161462 2023.06.02 11:52:41)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code f6f6f6a6a6a0a7e0a1f2e2aca2f1f4f5f7f5f4f0f4)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694161480 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694161481 2023.06.02 11:52:41)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code f6f6f3a7f5a1f1e0a5a6b0aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1685694161478)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3833          1685694161507 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 44))
	(_version ve8)
	(_time 1685694161508 2023.06.02 11:52:41)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 15151312134245004147064e411341131713161311)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 48(_ent (_in))))
				(_port(_int B -2 0 48(_ent (_in))))
				(_port(_int Cin -2 0 48(_ent (_in))))
				(_port(_int Sum -2 0 49(_ent (_out))))
				(_port(_int Cout -2 0 49(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 74(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 61(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694161539 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694161540 2023.06.02 11:52:41)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 44441146121316524347051e474242424242154216)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694161547 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694161548 2023.06.02 11:52:41)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 44444546491317524d4b501d434246424d43404112)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685694161572 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694161573 2023.06.02 11:52:41)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 636364633635327534377739376461606260616561)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685694161577 2023.06.02 11:52:41)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 6362636365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694169097 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694169098 2023.06.02 11:52:49)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code bfb1bdebbfe9eea9e8bbabe5ebb8bdbcbebcbdb9bd)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694169111 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694169112 2023.06.02 11:52:49)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code cfc1c89b9c98c8d99c9f89959fc9cbc9cbc9cac8cd)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694169117 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694169118 2023.06.02 11:52:49)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code cfc1c69a9898c8d9c99f89959fc9cbc9cbc9cac8cd)
	(_ent
		(_time 1685694169115)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3758          1685694169124 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 44))
	(_version ve8)
	(_time 1685694169125 2023.06.02 11:52:49)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code cfc1cc9a9a989fda9b9ddc949bc99bc9cdc9ccc9cb)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 48(_ent (_in))))
				(_port(_int B -2 0 48(_ent (_in))))
				(_port(_int Cin -2 0 48(_ent (_in))))
				(_port(_int Sum -2 0 49(_ent (_out))))
				(_port(_int Cout -2 0 49(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 74(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 61(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694169159 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694169160 2023.06.02 11:52:49)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code fef0aeaef9a9ace8f9fdbfa4fdf8f8f8f8f8aff8ac)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694169171 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694169172 2023.06.02 11:52:49)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 0d030a0b505a5e1b040219540a0b0f0b040a09085b)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685694169200 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694169201 2023.06.02 11:52:49)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 2c222d28297a7d3a7b783876782b2e2f2d2f2e2a2e)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685694169206 2023.06.02 11:52:49)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 2c232a287a7a7b3b282d3e76782a792a2f2a24297a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694171333 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694171334 2023.06.02 11:52:51)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 79772b78262f286f2e7d6d232d7e7b7a787a7b7f7b)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694171345 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694171346 2023.06.02 11:52:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8987de8685de8e9fdad9cfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694171352 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694171353 2023.06.02 11:52:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8987d08781de8e9f8fd9cfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3758          1685694171361 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 44))
	(_version ve8)
	(_time 1685694171362 2023.06.02 11:52:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 9997ca9693cec98ccdcb8ac2cd9fcd9f9b9f9a9f9d)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 48(_ent (_in))))
				(_port(_int B -2 0 48(_ent (_in))))
				(_port(_int Cin -2 0 48(_ent (_in))))
				(_port(_int Sum -2 0 49(_ent (_out))))
				(_port(_int Cout -2 0 49(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 74(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 60(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 61(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 61(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694171392 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694171393 2023.06.02 11:52:51)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code b8b6b8ece2efeaaebfbbf9e2bbbebebebebee9beea)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694171401 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694171402 2023.06.02 11:52:51)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code b8b6ececb9efebaeb1b7ace1bfbebabeb1bfbcbdee)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685694171436 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694171437 2023.06.02 11:52:51)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code d7d98585868186c18083c38d83d0d5d4d6d4d5d1d5)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685694171443 2023.06.02 11:52:51)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code e7e8b2b4e5b1b0f0e3e6f5bdb3e1b2e1e4e1efe2b1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694183583 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694183584 2023.06.02 11:53:03)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 530701500605024504574709075451505250515551)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694183599 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694183600 2023.06.02 11:53:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 732724737524746520233529237577757775767471)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694183605 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694183606 2023.06.02 11:53:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 73272a727124746575233529237577757775767471)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3758          1685694183611 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 46))
	(_version ve8)
	(_time 1685694183612 2023.06.02 11:53:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 732720727324236627216028277527757175707577)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 50(_ent (_in))))
				(_port(_int B -2 0 50(_ent (_in))))
				(_port(_int Cin -2 0 50(_ent (_in))))
				(_port(_int Sum -2 0 51(_ent (_out))))
				(_port(_int Cout -2 0 51(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 57(_ent (_in))))
				(_port(_int B -2 0 57(_ent (_in))))
				(_port(_int Sum -2 0 58(_ent (_out))))
				(_port(_int Cout -2 0 58(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 76(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 63(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 63(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694183651 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694183652 2023.06.02 11:53:03)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a2f6a2f5f2f5f0b4a5a1e3f8a1a4a4a4a4a4f3a4f0)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694183657 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694183658 2023.06.02 11:53:03)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a2f6f6f5a9f5f1b4abadb6fba5a4a0a4aba5a6a7f4)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685694183668 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694183669 2023.06.02 11:53:03)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code b1e5e3e5e6e7e0a7e6e5a5ebe5b6b3b2b0b2b3b7b3)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685694183672 2023.06.02 11:53:03)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code b1e4e4e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694292406 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694292407 2023.06.02 11:54:52)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 70707071262621662774642a247772737173727672)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694292421 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694292422 2023.06.02 11:54:52)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7f7f7a7f2c2878692c2f39252f797b797b797a787d)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694292427 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694292428 2023.06.02 11:54:52)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7f7f747e28287869792f39252f797b797b797a787d)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3758          1685694292433 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 48))
	(_version ve8)
	(_time 1685694292434 2023.06.02 11:54:52)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7f7f7e7e2a282f6a2b2d6c242b792b797d797c797b)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 52(_ent (_in))))
				(_port(_int B -2 0 52(_ent (_in))))
				(_port(_int Cin -2 0 52(_ent (_in))))
				(_port(_int Sum -2 0 53(_ent (_out))))
				(_port(_int Cout -2 0 53(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 59(_ent (_in))))
				(_port(_int B -2 0 59(_ent (_in))))
				(_port(_int Sum -2 0 60(_ent (_out))))
				(_port(_int Cout -2 0 60(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 77(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 78(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 65(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 65(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694292465 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694292466 2023.06.02 11:54:52)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code aeaefcf9a9f9fcb8a9adeff4ada8a8a8a8a8ffa8fc)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694292471 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694292472 2023.06.02 11:54:52)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code aeaea8f9f2f9fdb8a7a1baf7a9a8aca8a7a9aaabf8)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1293          1685694292482 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694292483 2023.06.02 11:54:52)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code bebebeeabde8efa8e9eaaae4eab9bcbdbfbdbcb8bc)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 47 (counter12bit_tb))
	(_version ve8)
	(_time 1685694292486 2023.06.02 11:54:52)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code bebfb9eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694591179 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694591180 2023.06.02 11:59:51)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 8ddd8c838fdbdc9bda8999d7d98a8f8e8c8e8f8b8f)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694591198 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694591199 2023.06.02 11:59:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 9ccc9892cacb9b8acfccdac6cc9a989a989a999b9e)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694591206 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694591207 2023.06.02 11:59:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 9ccc9693cecb9b8a9accdac6cc9a989a989a999b9e)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3758          1685694591212 Behavioral
(_unit VHDL(bcd_sum 0 4(behavioral 0 48))
	(_version ve8)
	(_time 1685694591213 2023.06.02 11:59:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 9ccc9c93cccbcc89c8ce8fc7c89ac89a9e9a9f9a98)
	(_ent
		(_time 1685693664046)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 52(_ent (_in))))
				(_port(_int B -2 0 52(_ent (_in))))
				(_port(_int Cin -2 0 52(_ent (_in))))
				(_port(_int Sum -2 0 53(_ent (_out))))
				(_port(_int Cout -2 0 53(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 59(_ent (_in))))
				(_port(_int B -2 0 59(_ent (_in))))
				(_port(_int Sum -2 0 60(_ent (_out))))
				(_port(_int Cout -2 0 60(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 77(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 78(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 6 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 10(_ent(_out))))
		(_sig(_int Carry -2 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 65(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 65(_arch(_uni))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694591236 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694591237 2023.06.02 11:59:51)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code bcecefe8bdebeeaabbbffde6bfbababababaedbaee)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694591242 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694591243 2023.06.02 11:59:51)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code bcecbbe8e6ebefaab5b3a8e5bbbabebab5bbb8b9ea)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1467          1685694591256 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694591257 2023.06.02 11:59:51)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code cb9bca9ecf9d9add9acfdf919fccc9c8cac8c9cdc9)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 70 (counter12bit_tb))
	(_version ve8)
	(_time 1685694591261 2023.06.02 11:59:51)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code cb9acd9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694656623 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694656624 2023.06.02 12:00:56)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 2a7a2b2e2d7c7b3c7d2e3e707e2d28292b29282c28)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694656639 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694656640 2023.06.02 12:00:56)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 3a6a3e3e6e6d3d2c696a7c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694656647 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694656648 2023.06.02 12:00:56)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4a1a40481a1d4d5c4c1a0c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685694656673 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694656674 2023.06.02 12:00:56)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 59090a5a020e0b4f5e5a18035a5f5f5f5f5f085f0b)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694656685 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694656686 2023.06.02 12:00:56)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 69396e69693e3a7f60667d306e6f6b6f606e6d6c3f)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1467          1685694656717 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694656718 2023.06.02 12:00:56)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 78287979262e296e297c6c222c7f7a7b797b7a7e7a)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 70 (counter12bit_tb))
	(_version ve8)
	(_time 1685694656722 2023.06.02 12:00:56)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 88d98e8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694663956 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694663957 2023.06.02 12:01:03)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code cacc9c9fcd9c9bdc9dcede909ecdc8c9cbc9c8ccc8)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694663968 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694663969 2023.06.02 12:01:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code dadc89898e8dddcc898a9c808adcdedcdedcdfddd8)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694663974 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694663975 2023.06.02 12:01:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code dadc87888a8dddccdc8a9c808adcdedcdedcdfddd8)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685694663998 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694663999 2023.06.02 12:01:03)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f9fffda9a2aeabeffefab8a3faffffffffffa8ffab)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694664010 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694664011 2023.06.02 12:01:03)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f9ffa9a9f9aeaaeff0f6eda0fefffbfff0fefdfcaf)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
V 000056 55 1467          1685694664035 TB_ARCHITECTURE
(_unit VHDL(counter12bit_tb 0 7(tb_architecture 0 10))
	(_version ve8)
	(_time 1685694664036 2023.06.02 12:01:04)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 191f4c1e464f480f481d0d434d1e1b1a181a1b1f1b)
	(_ent
		(_time 1685693874147)
	)
	(_comp
		(Counter12Bit
			(_object
				(_port(_int Clock -1 0 14(_ent (_in))))
				(_port(_int Clear -1 0 15(_ent (_in))))
				(_port(_int Preset -1 0 16(_ent (_in))))
				(_port(_int Count -1 0 17(_ent (_in))))
				(_port(_int Output 0 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp Counter12Bit)
		(_port
			((Clock)(Clock))
			((Clear)(Clear))
			((Preset)(Preset))
			((Count)(Count))
			((Output)(Output))
		)
		(_use(_ent . Counter12Bit)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~13 0 18(_array -1((_dto i 11 i 0)))))
		(_sig(_int Clock -1 0 22(_arch(_uni))))
		(_sig(_int Clear -1 0 23(_arch(_uni))))
		(_sig(_int Preset -1 0 24(_arch(_uni))))
		(_sig(_int Count -1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_sig(_int Output 1 0 27(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33751555)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000045 55 418 0 testbench_for_counter12bit
(_configuration VHDL (testbench_for_counter12bit 0 70 (counter12bit_tb))
	(_version ve8)
	(_time 1685694664041 2023.06.02 12:01:04)
	(_source(\../src/TestBench/counter12bit_TB.vhd\))
	(_parameters tan)
	(_code 282f7a2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Counter12Bit behavioral
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694679056 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694679057 2023.06.02 12:01:19)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code d0d2da82868681c687d4c48a84d7d2d3d1d3d2d6d2)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694679069 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694679070 2023.06.02 12:01:19)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code dfddd08c8c88d8c98c8f99858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694679075 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694679076 2023.06.02 12:01:19)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code dfddde8d8888d8c9d98f99858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685694679091 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694679092 2023.06.02 12:01:19)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code efedb7bcebb8bdf9e8ecaeb5ece9e9e9e9e9bee9bd)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694679097 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694679098 2023.06.02 12:01:19)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code efede3bcb0b8bcf9e6e0fbb6e8e9ede9e6e8ebeab9)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685694706854 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694706855 2023.06.02 12:01:46)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 65316065363334733261713f316267666466676367)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694706873 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694706874 2023.06.02 12:01:46)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 74207474752373622724322e247270727072717376)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694706879 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694706880 2023.06.02 12:01:46)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 74207a75712373627224322e247270727072717376)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3762          1685694706885 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 46))
	(_version ve8)
	(_time 1685694706886 2023.06.02 12:01:46)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 74207075732324612027672f207220727672777270)
	(_ent
		(_time 1685694706883)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 50(_ent (_in))))
				(_port(_int B -2 0 50(_ent (_in))))
				(_port(_int Cin -2 0 50(_ent (_in))))
				(_port(_int Sum -2 0 51(_ent (_out))))
				(_port(_int Cout -2 0 51(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 57(_ent (_in))))
				(_port(_int B -2 0 57(_ent (_in))))
				(_port(_int Sum -2 0 58(_ent (_out))))
				(_port(_int Cout -2 0 58(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 76(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 63(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 63(_arch(_uni))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694706906 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694706907 2023.06.02 12:01:46)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 94c0c39bc2c3c6829397d5ce979292929292c592c6)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694706912 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694706913 2023.06.02 12:01:46)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 94c0979b99c3c7829d9b80cd939296929d939091c2)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685694710866 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694710867 2023.06.02 12:01:50)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 14411113464245024310004e401316171517161216)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694710880 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694710881 2023.06.02 12:01:50)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 14411412154313024744524e441210121012111316)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694710886 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694710887 2023.06.02 12:01:50)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 24712a20217323322274627e742220222022212326)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3762          1685694710892 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 47))
	(_version ve8)
	(_time 1685694710893 2023.06.02 12:01:50)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 24712020237374317077377f702270222622272220)
	(_ent
		(_time 1685694706882)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 51(_ent (_in))))
				(_port(_int B -2 0 51(_ent (_in))))
				(_port(_int Cin -2 0 51(_ent (_in))))
				(_port(_int Sum -2 0 52(_ent (_out))))
				(_port(_int Cout -2 0 52(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 58(_ent (_in))))
				(_port(_int B -2 0 58(_ent (_in))))
				(_port(_int Sum -2 0 59(_ent (_out))))
				(_port(_int Cout -2 0 59(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 77(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 64(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 64(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694710916 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694710917 2023.06.02 12:01:50)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 431614411214115544400219404545454545124511)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694710922 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694710923 2023.06.02 12:01:50)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 43164041491410554a4c571a444541454a44474615)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685694755376 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694755377 2023.06.02 12:02:35)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code e8e9e8bbb6beb9febfecfcb2bcefeaebe9ebeaeeea)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694755390 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694755391 2023.06.02 12:02:35)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code f8f9fda9f5afffeeaba8bea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694755396 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694755397 2023.06.02 12:02:35)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code f8f9f3a8f1afffeefea8bea2a8fefcfefcfefdfffa)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3762          1685694755402 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 47))
	(_version ve8)
	(_time 1685694755403 2023.06.02 12:02:35)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code f8f9f9a8f3afa8edacabeba3acfeacfefafefbfefc)
	(_ent
		(_time 1685694706882)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 51(_ent (_in))))
				(_port(_int B -2 0 51(_ent (_in))))
				(_port(_int Cin -2 0 51(_ent (_in))))
				(_port(_int Sum -2 0 52(_ent (_out))))
				(_port(_int Cout -2 0 52(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 58(_ent (_in))))
				(_port(_int B -2 0 58(_ent (_in))))
				(_port(_int Sum -2 0 59(_ent (_out))))
				(_port(_int Cout -2 0 59(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 77(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 64(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 64(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694755418 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694755419 2023.06.02 12:02:35)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 08095d0e525f5a1e0f0b49520b0e0e0e0e0e590e5a)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694755424 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694755425 2023.06.02 12:02:35)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 17161610194044011e18034e101115111e10131241)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1422          1685694755444 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685694755445 2023.06.02 12:02:35)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 27262123237077327372347c732173227120232125)
	(_ent
		(_time 1685694755439)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 0 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 1 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 2))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 3))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 4 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 5 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . TB_ARCHITECTURE 6 -1)
)
I 000040 55 450 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 46 (bcd_sum_tb))
	(_version ve8)
	(_time 1685694755450 2023.06.02 12:02:35)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 36363633356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In)(BCD_In))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685694851337 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694851338 2023.06.02 12:04:11)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code c99a9b9c969f98df9ecddd939dcecbcac8cacbcfcb)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694851354 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694851355 2023.06.02 12:04:11)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code d98a8e8ad58edecf8a899f8389dfdddfdddfdcdedb)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694851360 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694851361 2023.06.02 12:04:11)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code d98a808bd18edecfdf899f8389dfdddfdddfdcdedb)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3762          1685694851366 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 47))
	(_version ve8)
	(_time 1685694851367 2023.06.02 12:04:11)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code d98a8a8bd38e89cc8d8aca828ddf8ddfdbdfdadfdd)
	(_ent
		(_time 1685694706882)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 51(_ent (_in))))
				(_port(_int B -2 0 51(_ent (_in))))
				(_port(_int Cin -2 0 51(_ent (_in))))
				(_port(_int Sum -2 0 52(_ent (_out))))
				(_port(_int Cout -2 0 52(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 58(_ent (_in))))
				(_port(_int B -2 0 58(_ent (_in))))
				(_port(_int Sum -2 0 59(_ent (_out))))
				(_port(_int Cout -2 0 59(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 77(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 64(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 64(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694851381 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694851382 2023.06.02 12:04:11)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f8abf8a8a2afaaeefffbb9a2fbfefefefefea9feaa)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694851387 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694851388 2023.06.02 12:04:11)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f8abaca8f9afabeef1f7eca1fffefafef1fffcfdae)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685694909116 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694909117 2023.06.02 12:05:09)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 6f3a3f6f6f393e79386b7b353b686d6c6e6c6d696d)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694909130 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694909131 2023.06.02 12:05:09)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8edbdb81ded98998dddec8d4de888a888a888b898c)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694909136 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694909137 2023.06.02 12:05:09)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8edbd580dad9899888dec8d4de888a888a888b898c)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3762          1685694909142 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 47))
	(_version ve8)
	(_time 1685694909143 2023.06.02 12:05:09)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8edbdf80d8d9de9bdadd9dd5da88da888c888d888a)
	(_ent
		(_time 1685694706882)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 51(_ent (_in))))
				(_port(_int B -2 0 51(_ent (_in))))
				(_port(_int Cin -2 0 51(_ent (_in))))
				(_port(_int Sum -2 0 52(_ent (_out))))
				(_port(_int Cout -2 0 52(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 58(_ent (_in))))
				(_port(_int B -2 0 58(_ent (_in))))
				(_port(_int Sum -2 0 59(_ent (_out))))
				(_port(_int Cout -2 0 59(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 77(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 64(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 64(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694909168 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694909169 2023.06.02 12:05:09)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code adf8affaabfaffbbaaaeecf7aeabababababfcabff)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694909174 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694909175 2023.06.02 12:05:09)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code adf8fbfaf0fafebba4a2b9f4aaabafaba4aaa9a8fb)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685694958259 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685694958260 2023.06.02 12:05:58)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 737d23722625226524776729277471707270717571)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685694958272 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685694958273 2023.06.02 12:05:58)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 838dd68c85d48495d0d3c5d9d38587858785868481)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685694958278 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685694958279 2023.06.02 12:05:58)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 838dd88d81d4849585d3c5d9d38587858785868481)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3762          1685694958284 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 47))
	(_version ve8)
	(_time 1685694958285 2023.06.02 12:05:58)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 838dd28d83d4d396d7d090d8d785d7858185808587)
	(_ent
		(_time 1685694706882)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 51(_ent (_in))))
				(_port(_int B -2 0 51(_ent (_in))))
				(_port(_int Cin -2 0 51(_ent (_in))))
				(_port(_int Sum -2 0 52(_ent (_out))))
				(_port(_int Cout -2 0 52(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 58(_ent (_in))))
				(_port(_int B -2 0 58(_ent (_in))))
				(_port(_int Sum -2 0 59(_ent (_out))))
				(_port(_int Cout -2 0 59(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 67(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 68(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(11)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(15)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(19)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(43)))
			((B)(BCD_In(47)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(23)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(51)))
			((B)(BCD_In(55)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(27)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(59)))
			((B)(BCD_In(63)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(31)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(67)))
			((B)(BCD_In(71)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(35)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(75)))
			((B)(BCD_In(79)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(39)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 77(_comp Half_Adder)
		(_port
			((A)(BCD_In(87)))
			((B)(BCD_In(91)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(43)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 64(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 64(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 0 79(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685694958300 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685694958301 2023.06.02 12:05:58)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 929c909dc2c5c0849591d3c8919494949494c394c0)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685694958306 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685694958307 2023.06.02 12:05:58)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 929cc49d99c5c1849b9d86cb959490949b959697c4)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1694          1685694958317 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685694958318 2023.06.02 12:05:58)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code a2acf3f5a3f5f2b7f0a5b1f9f6a4f6a7f4a5a6a4a0)
	(_ent
		(_time 1685694909181)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 4))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 5 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 6 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810)
		(50463235 50463235 50463235 33686018 33686018 50463234)
		(33686019 33686274 33751554 50528770 50463490 50529026)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000040 55 450 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 67 (bcd_sum_tb))
	(_version ve8)
	(_time 1685694958323 2023.06.02 12:05:58)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code a2adf5f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In)(BCD_In))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685695174655 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685695174656 2023.06.02 12:09:34)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code bae8b0eebdecebacedbeaee0eebdb8b9bbb9b8bcb8)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685695174675 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685695174676 2023.06.02 12:09:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c99bc69dc59ecedf9a998f9399cfcdcfcdcfcccecb)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685695174681 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685695174682 2023.06.02 12:09:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c99bc89cc19ecedfcf998f9399cfcdcfcdcfcccecb)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2464          1685695174687 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 44))
	(_version ve8)
	(_time 1685695174688 2023.06.02 12:09:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c99bc29cc39e99dc9dcada929dcf9dcfcbcfcacfcd)
	(_ent
		(_time 1685695174685)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 47(_ent (_in))))
				(_port(_int B -1 0 47(_ent (_in))))
				(_port(_int Cin -1 0 47(_ent (_in))))
				(_port(_int Sum -1 0 48(_ent (_out))))
				(_port(_int Cout -1 0 48(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -1 0 54(_ent (_in))))
				(_port(_int B -1 0 54(_ent (_in))))
				(_port(_int Sum -1 0 55(_ent (_out))))
				(_port(_int Cout -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 67(_comp Half_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(0)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{40~downto~0}~12 0 39(_array -1((_dto i 40 i 0)))))
		(_port(_int BCD_In 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int Sum_Out 1 0 40(_ent(_out))))
		(_sig(_int Carry -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 60(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((Sum_Out)(Temp_Sum)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 637           1685695174716 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685695174717 2023.06.02 12:09:34)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f8aaa0a8a2afaaeefffbb9a2fbfefefefefea9feaa)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685695174722 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685695174723 2023.06.02 12:09:34)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f8aaf4a8f9afabeef1f7eca1fffefafef1fffcfdae)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1689          1685695174733 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685695174734 2023.06.02 12:09:34)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 085a5b0e035f581d5a0f1b535c0e5c0d5e0f0c0e0a)
	(_ent
		(_time 1685694909181)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_implicit)
			(_gen
				((n)(_code 4))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 5 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 6 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(50463234 33751554 50528770 33686274 50463490 33751810)
		(50463235 50463235 50463235 33686018 33686018 50463234)
		(33686019 33686274 33751554 50528770 50463490 50529026)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000051 55 1482          1685695198086 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685695198087 2023.06.02 12:09:58)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 37323132666166216033236d633035343634353135)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685695198101 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685695198102 2023.06.02 12:09:58)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 47424444451040511417011d174143414341424045)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685695198107 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685695198108 2023.06.02 12:09:58)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 47424a45411040514117011d174143414341424045)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2464          1685695198113 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 44))
	(_version ve8)
	(_time 1685695198114 2023.06.02 12:09:58)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 47424045431017521344541c134113414541444143)
	(_ent
		(_time 1685695174684)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 47(_ent (_in))))
				(_port(_int B -1 0 47(_ent (_in))))
				(_port(_int Cin -1 0 47(_ent (_in))))
				(_port(_int Sum -1 0 48(_ent (_out))))
				(_port(_int Cout -1 0 48(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -1 0 54(_ent (_in))))
				(_port(_int B -1 0 54(_ent (_in))))
				(_port(_int Sum -1 0 55(_ent (_out))))
				(_port(_int Cout -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 67(_comp Half_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(0)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{40~downto~0}~12 0 39(_array -1((_dto i 40 i 0)))))
		(_port(_int BCD_In 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int Sum_Out 1 0 40(_ent(_out))))
		(_sig(_int Carry -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 60(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((Sum_Out)(Temp_Sum)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 637           1685695198130 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685695198131 2023.06.02 12:09:58)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 66633266323134706165273c656060606060376034)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685695198136 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685695198137 2023.06.02 12:09:58)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 66636666693135706f69723f616064606f61626330)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685695287091 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685695287092 2023.06.02 12:11:27)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code dfd0dc8ddf898ec988dbcb858bd8dddcdedcddd9dd)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685695287109 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685695287110 2023.06.02 12:11:27)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code fff0f9aeaca8f8e9acafb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685695287115 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685695287116 2023.06.02 12:11:27)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code fff0f7afa8a8f8e9f9afb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2464          1685695287121 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 44))
	(_version ve8)
	(_time 1685695287122 2023.06.02 12:11:27)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code fff0fdafaaa8afeaabfceca4abf9abf9fdf9fcf9fb)
	(_ent
		(_time 1685695174684)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 47(_ent (_in))))
				(_port(_int B -1 0 47(_ent (_in))))
				(_port(_int Cin -1 0 47(_ent (_in))))
				(_port(_int Sum -1 0 48(_ent (_out))))
				(_port(_int Cout -1 0 48(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -1 0 54(_ent (_in))))
				(_port(_int B -1 0 54(_ent (_in))))
				(_port(_int Sum -1 0 55(_ent (_out))))
				(_port(_int Cout -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 67(_comp Half_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(0)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{40~downto~0}~12 0 39(_array -1((_dto i 40 i 0)))))
		(_port(_int BCD_In 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int Sum_Out 1 0 40(_ent(_out))))
		(_sig(_int Carry -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 60(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((Sum_Out)(Temp_Sum)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 637           1685695287131 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685695287132 2023.06.02 12:11:27)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 0e015e0809595c18090d4f540d08080808085f085c)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685695287137 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685695287138 2023.06.02 12:11:27)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 0e010a0852595d1807011a5709080c0807090a0b58)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685695308106 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685695308107 2023.06.02 12:11:48)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 07540701565156115003135d530005040604050105)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685695308122 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685695308123 2023.06.02 12:11:48)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 16451310154111004546504c461012101210131114)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685695308128 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685695308129 2023.06.02 12:11:48)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 16451d11114111001046504c461012101210131114)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2464          1685695308134 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 44))
	(_version ve8)
	(_time 1685695308135 2023.06.02 12:11:48)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 16451711134146034215054d421042101410151012)
	(_ent
		(_time 1685695308132)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 47(_ent (_in))))
				(_port(_int B -1 0 47(_ent (_in))))
				(_port(_int Cin -1 0 47(_ent (_in))))
				(_port(_int Sum -1 0 48(_ent (_out))))
				(_port(_int Cout -1 0 48(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -1 0 54(_ent (_in))))
				(_port(_int B -1 0 54(_ent (_in))))
				(_port(_int Sum -1 0 55(_ent (_out))))
				(_port(_int Cout -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 67(_comp Half_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(0)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~12 0 39(_array -1((_dto i 39 i 0)))))
		(_port(_int BCD_In 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int Sum_Out 1 0 40(_ent(_out))))
		(_sig(_int Carry -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 60(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((Sum_Out)(Temp_Sum)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 637           1685695308150 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685695308151 2023.06.02 12:11:48)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 26757422727174302125677c252020202020772074)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685695308156 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685695308157 2023.06.02 12:11:48)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 36653033396165203f39226f313034303f31323360)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685695319273 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685695319274 2023.06.02 12:11:59)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9b9dcd949fcdca8dcc9f8fc1cf9c99989a98999d99)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685695319286 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685695319287 2023.06.02 12:11:59)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code abadf8fdfcfcacbdf8fbedf1fbadafadafadaeaca9)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685695319292 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685695319293 2023.06.02 12:11:59)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code abadf6fcf8fcacbdadfbedf1fbadafadafadaeaca9)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2464          1685695319298 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 44))
	(_version ve8)
	(_time 1685695319299 2023.06.02 12:11:59)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code babcedeee8edeaafeeb9a9e1eebceebcb8bcb9bcbe)
	(_ent
		(_time 1685695308131)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 47(_ent (_in))))
				(_port(_int B -1 0 47(_ent (_in))))
				(_port(_int Cin -1 0 47(_ent (_in))))
				(_port(_int Sum -1 0 48(_ent (_out))))
				(_port(_int Cout -1 0 48(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -1 0 54(_ent (_in))))
				(_port(_int B -1 0 54(_ent (_in))))
				(_port(_int Sum -1 0 55(_ent (_out))))
				(_port(_int Cout -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 67(_comp Half_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(0)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~12 0 39(_array -1((_dto i 39 i 0)))))
		(_port(_int BCD_In 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int Sum_Out 1 0 40(_ent(_out))))
		(_sig(_int Carry -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 60(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((Sum_Out)(Temp_Sum)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 637           1685695319313 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685695319314 2023.06.02 12:11:59)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code caccce9fc99d98dccdc98b90c9cccccccccc9bcc98)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685695319319 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685695319320 2023.06.02 12:11:59)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code cacc9a9f929d99dcc3c5de93cdccc8ccc3cdcecf9c)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1722          1685695319332 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1685695319333 2023.06.02 12:11:59)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code d9df8e8bd38e89cc8cd9ca828ddf8ddc8fdedddfdb)
	(_ent
		(_time 1685695287144)
	)
	(_comp
		(BCD_Sum
			(_object
				(_port(_int BCD_In 0 0 13(_ent (_in))))
				(_port(_int Sum_Out 1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp BCD_Sum)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~13 0 13(_array -1((_dto i 39 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~132 0 18(_array -1((_dto i 39 i 0)))))
		(_sig(_int BCD_In 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int Sum_Out 3 0 20(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 34(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(1953719636 1935754016 540090469 1818845510 25701)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234)
		(1953719636 1935754016 540156005 1818845510 25701)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235)
		(50463235)
		(1953719636 1935754016 540221541 1818845510 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000040 55 379 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 58 (bcd_sum_tb))
	(_version ve8)
	(_time 1685695319341 2023.06.02 12:11:59)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code e9eeb8bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685695520426 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685695520427 2023.06.02 12:15:20)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 5f5b5c5c5f090e49085b4b050b585d5c5e5c5d595d)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685695520443 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685695520444 2023.06.02 12:15:20)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7e7a787e2e2979682d2e38242e787a787a787b797c)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685695520449 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685695520450 2023.06.02 12:15:20)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7e7a767f2a297968782e38242e787a787a787b797c)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2464          1685695520455 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 44))
	(_version ve8)
	(_time 1685695520456 2023.06.02 12:15:20)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7e7a7c7f28292e6b2a7d6d252a782a787c787d787a)
	(_ent
		(_time 1685695308131)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 47(_ent (_in))))
				(_port(_int B -1 0 47(_ent (_in))))
				(_port(_int Cin -1 0 47(_ent (_in))))
				(_port(_int Sum -1 0 48(_ent (_out))))
				(_port(_int Cout -1 0 48(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -1 0 54(_ent (_in))))
				(_port(_int B -1 0 54(_ent (_in))))
				(_port(_int Sum -1 0 55(_ent (_out))))
				(_port(_int Cout -1 0 55(_ent (_out))))
			)
		)
	)
	(_inst FA0 0 63(_comp Full_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(7)))
			((Cin)((i 2)))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst FA1 0 64(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(15)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 65(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(23)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 66(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(31)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst HA0 0 67(_comp Half_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(39)))
			((Sum)(Carry))
			((Cout)(Temp_Sum(0)))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~12 0 39(_array -1((_dto i 39 i 0)))))
		(_port(_int BCD_In 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int Sum_Out 1 0 40(_ent(_out))))
		(_sig(_int Carry -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 60(_arch(_uni))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((Sum_Out)(Temp_Sum)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000044 55 637           1685695520484 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685695520485 2023.06.02 12:15:20)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 9e9acf9199c9cc88999ddfc49d9898989898cf98cc)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685695520490 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685695520491 2023.06.02 12:15:20)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 9e9a9b91c2c9cd8897918ac799989c9897999a9bc8)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1722          1685695520499 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 9))
	(_version ve8)
	(_time 1685695520500 2023.06.02 12:15:20)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code ada9affafafafdb8f8fbbef6f9abf9a8fbaaa9abaf)
	(_ent
		(_time 1685695287144)
	)
	(_comp
		(BCD_Sum
			(_object
				(_port(_int BCD_In 0 0 13(_ent (_in))))
				(_port(_int Sum_Out 1 0 14(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 27(_comp BCD_Sum)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~13 0 13(_array -1((_dto i 39 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{39~downto~0}~132 0 18(_array -1((_dto i 39 i 0)))))
		(_sig(_int BCD_In 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 20(_array -1((_dto i 3 i 0)))))
		(_sig(_int Sum_Out 3 0 20(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 34(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018)
		(1953719636 1935754016 540090469 1818845510 25701)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(50463234)
		(1953719636 1935754016 540156005 1818845510 25701)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463235)
		(50463235)
		(1953719636 1935754016 540221541 1818845510 25701)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000040 55 379 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 61 (bcd_sum_tb))
	(_version ve8)
	(_time 1685695520505 2023.06.02 12:15:20)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code ada8a9fafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685696070399 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685696070400 2023.06.02 12:24:30)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code b0beb7e4e6e6e1a6e7b4a4eae4b7b2b3b1b3b2b6b2)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685696070419 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685696070420 2023.06.02 12:24:30)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c0cec294c597c7d69390869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685696070425 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685696070426 2023.06.02 12:24:30)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c0cecc95c197c7d6c690869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685696070456 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685696070457 2023.06.02 12:24:30)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code eee0bbbde9b9bcf8e9edafb4ede8e8e8e8e8bfe8bc)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685696070466 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685696070467 2023.06.02 12:24:30)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code fef0ffaea2a9ade8f7f1eaa7f9f8fcf8f7f9fafba8)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685696134489 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685696134490 2023.06.02 12:25:34)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 0e0f5b080d585f18590a1a545a090c0d0f0d0c080c)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685696134502 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685696134503 2023.06.02 12:25:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1d1c4d1b4c4a1a0b4e4d5b474d1b191b191b181a1f)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685696134508 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685696134509 2023.06.02 12:25:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1d1c431a484a1a0b1b4d5b474d1b191b191b181a1f)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2277          1685696134514 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 46))
	(_version ve8)
	(_time 1685696134515 2023.06.02 12:25:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1d1c491a4a4a4d0849490e46491b491b1f1b1e1b19)
	(_ent
		(_time 1685696070428)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 57(_ent (_in))))
				(_port(_int B -2 0 57(_ent (_in))))
				(_port(_int Sum -2 0 58(_ent (_out))))
				(_port(_int Cout -2 0 58(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 50(_ent (_in))))
				(_port(_int B -2 0 50(_ent (_in))))
				(_port(_int Cin -2 0 50(_ent (_in))))
				(_port(_int Sum -2 0 51(_ent (_out))))
				(_port(_int Cout -2 0 51(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 68(_comp Half_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(7)))
			((B)(BCD_In(4)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(8)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(15)))
			((B)(BCD_In(12)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 63(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 63(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685696134542 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685696134543 2023.06.02 12:25:34)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4c4d4b4e4d1b1e5a4b4f0d164f4a4a4a4a4a1d4a1e)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685696134548 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685696134549 2023.06.02 12:25:34)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4c4d1f4e161b1f5a454358154b4a4e4a454b48491a)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685696320491 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685696320492 2023.06.02 12:28:40)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9e9d98919dc8cf88c99a8ac4ca999c9d9f9d9c989c)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685696320508 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685696320509 2023.06.02 12:28:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code adaeaefbfcfaaabbfefdebf7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685696320514 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685696320515 2023.06.02 12:28:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code adaea0faf8faaabbabfdebf7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2277          1685696320520 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 46))
	(_version ve8)
	(_time 1685696320521 2023.06.02 12:28:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code adaeaafafafafdb8f9f9bef6f9abf9abafabaeaba9)
	(_ent
		(_time 1685696070428)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 57(_ent (_in))))
				(_port(_int B -2 0 57(_ent (_in))))
				(_port(_int Sum -2 0 58(_ent (_out))))
				(_port(_int Cout -2 0 58(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 50(_ent (_in))))
				(_port(_int B -2 0 50(_ent (_in))))
				(_port(_int Cin -2 0 50(_ent (_in))))
				(_port(_int Sum -2 0 51(_ent (_out))))
				(_port(_int Cout -2 0 51(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 68(_comp Half_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(7)))
			((B)(BCD_In(4)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(8)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(15)))
			((B)(BCD_In(12)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 63(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 63(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685696320542 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685696320543 2023.06.02 12:28:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code dcdf888edd8b8ecadbdf9d86dfdadadadada8dda8e)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685696320548 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685696320549 2023.06.02 12:28:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code dcdfdc8e868b8fcad5d3c885dbdadedad5dbd8d98a)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1790          1685696320561 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685696320562 2023.06.02 12:28:40)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code ecefebbfbcbbbcf9beefffb7b8eab8e9baebe8eaee)
	(_ent
		(_time 1685696320559)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)((i 3)))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)((i 3)))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 3 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 4 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 50463234)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33751554)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33686274)
	)
	(_model . TB_ARCHITECTURE 5 -1)
)
I 000040 55 450 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 71 (bcd_sum_tb))
	(_version ve8)
	(_time 1685696320567 2023.06.02 12:28:40)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code eceeedbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In)(BCD_In))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685696326991 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685696326992 2023.06.02 12:28:46)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 11114416464740074615054b451613121012131713)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685696327019 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685696327020 2023.06.02 12:28:47)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 21217124257626377271677b712725272527242623)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685696327025 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685696327026 2023.06.02 12:28:47)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 31316f34316636273761776b613735373537343633)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2277          1685696327031 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 46))
	(_version ve8)
	(_time 1685696327032 2023.06.02 12:28:47)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 31316534336661246565226a653765373337323735)
	(_ent
		(_time 1685696070428)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 57(_ent (_in))))
				(_port(_int B -2 0 57(_ent (_in))))
				(_port(_int Sum -2 0 58(_ent (_out))))
				(_port(_int Cout -2 0 58(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 50(_ent (_in))))
				(_port(_int B -2 0 50(_ent (_in))))
				(_port(_int Cin -2 0 50(_ent (_in))))
				(_port(_int Sum -2 0 51(_ent (_out))))
				(_port(_int Cout -2 0 51(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 68(_comp Half_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(7)))
			((B)(BCD_In(4)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(8)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(15)))
			((B)(BCD_In(12)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 63(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 63(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685696327042 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685696327043 2023.06.02 12:28:47)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 40404742121712564743011a434646464646114612)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685696327048 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685696327049 2023.06.02 12:28:47)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4040134249171356494f5419474642464947444516)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1794          1685696327059 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685696327060 2023.06.02 12:28:47)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 50500453530700450253430b045604550657545652)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 4))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 5 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 6 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 50463234)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33751554)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33686274)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000040 55 450 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 71 (bcd_sum_tb))
	(_version ve8)
	(_time 1685696327064 2023.06.02 12:28:47)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 50510253550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In)(BCD_In))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685696541906 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685696541907 2023.06.02 12:32:21)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 8cd8898289dadd9adb8898d6d88b8e8f8d8f8e8a8e)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685696541929 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685696541930 2023.06.02 12:32:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 9bcf9b95cccc9c8dc8cbddc1cb9d9f9d9f9d9e9c99)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685696541935 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685696541936 2023.06.02 12:32:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 9bcf9594c8cc9c8d9dcbddc1cb9d9f9d9f9d9e9c99)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2277          1685696541941 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 46))
	(_version ve8)
	(_time 1685696541942 2023.06.02 12:32:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code abffaffcfafcfbbeffffb8f0ffadffada9ada8adaf)
	(_ent
		(_time 1685696070428)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 57(_ent (_in))))
				(_port(_int B -2 0 57(_ent (_in))))
				(_port(_int Sum -2 0 58(_ent (_out))))
				(_port(_int Cout -2 0 58(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 50(_ent (_in))))
				(_port(_int B -2 0 50(_ent (_in))))
				(_port(_int Cin -2 0 50(_ent (_in))))
				(_port(_int Sum -2 0 51(_ent (_out))))
				(_port(_int Cout -2 0 51(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 68(_comp Half_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(7)))
			((B)(BCD_In(4)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(8)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(15)))
			((B)(BCD_In(12)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 63(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 63(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685696541960 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685696541961 2023.06.02 12:32:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code baeeedeeb9ede8acbdb9fbe0b9bcbcbcbcbcebbce8)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685696541966 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685696541967 2023.06.02 12:32:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code baeeb9eee2ede9acb3b5aee3bdbcb8bcb3bdbebfec)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1794          1685696541981 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685696541982 2023.06.02 12:32:21)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code da8ede88888d8acf88dec9818edc8edf8cdddedcd8)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 4))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 5 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 6 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 50463234)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33751554)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33686274)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000040 55 450 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 70 (bcd_sum_tb))
	(_version ve8)
	(_time 1685696541987 2023.06.02 12:32:21)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code da8fd8888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In)(BCD_In))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685696609915 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685696609916 2023.06.02 12:33:29)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 2c792f28297a7d3a7b283876782b2e2f2d2f2e2a2e)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685696609941 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685696609942 2023.06.02 12:33:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4b1e4d481c1c4c5d181b0d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685696609947 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685696609948 2023.06.02 12:33:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5a0f52590a0d5d4c5c0a1c000a5c5e5c5e5c5f5d58)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2277          1685696609953 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 46))
	(_version ve8)
	(_time 1685696609954 2023.06.02 12:33:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5a0f5859080d0a4f0e0e49010e5c0e5c585c595c5e)
	(_ent
		(_time 1685696070428)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 57(_ent (_in))))
				(_port(_int B -2 0 57(_ent (_in))))
				(_port(_int Sum -2 0 58(_ent (_out))))
				(_port(_int Cout -2 0 58(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 50(_ent (_in))))
				(_port(_int B -2 0 50(_ent (_in))))
				(_port(_int Cin -2 0 50(_ent (_in))))
				(_port(_int Sum -2 0 51(_ent (_out))))
				(_port(_int Cout -2 0 51(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 68(_comp Half_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 69(_comp Full_Adder)
		(_port
			((A)(BCD_In(7)))
			((B)(BCD_In(4)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(8)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(15)))
			((B)(BCD_In(12)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 63(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 63(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685696609972 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685696609973 2023.06.02 12:33:29)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 6a3f3b6a693d387c6d692b30696c6c6c6c6c3b6c38)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685696609978 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685696609979 2023.06.02 12:33:29)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 6a3f6f6a323d397c63657e336d6c686c636d6e6f3c)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1794          1685696609988 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685696609989 2023.06.02 12:33:29)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 7a2f787b282d2a6f287e69212e7c2e7f2c7d7e7c78)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 4))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 5 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 6 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 50463234)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33751554)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33686274)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000040 55 450 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 70 (bcd_sum_tb))
	(_version ve8)
	(_time 1685696609996 2023.06.02 12:33:29)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 89dd8d8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In)(BCD_In))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685696992633 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685696992634 2023.06.02 12:39:52)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 2a252e2e2d7c7b3c7d2e3e707e2d28292b29282c28)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685696992662 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685696992663 2023.06.02 12:39:52)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4a454b491e1d4d5c191a0c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685696992669 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685696992670 2023.06.02 12:39:52)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4a4545481a1d4d5c4c1a0c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3453          1685696992675 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 47))
	(_version ve8)
	(_time 1685696992676 2023.06.02 12:39:52)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 59565c5a530e094c0c5f4a020d5f0d5f5b5f5a5f5d)
	(_ent
		(_time 1685696070428)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 58(_ent (_in))))
				(_port(_int B -2 0 58(_ent (_in))))
				(_port(_int Sum -2 0 59(_ent (_out))))
				(_port(_int Cout -2 0 59(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 51(_ent (_in))))
				(_port(_int B -2 0 51(_ent (_in))))
				(_port(_int Cin -2 0 51(_ent (_in))))
				(_port(_int Sum -2 0 52(_ent (_out))))
				(_port(_int Cout -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 69(_comp Half_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(7)))
			((B)(BCD_In(4)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(8)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(15)))
			((B)(BCD_In(12)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(16)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(4)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(23)))
			((B)(BCD_In(20)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(5)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(24)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(6)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(31)))
			((B)(BCD_In(28)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 77(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(32)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(8)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 78(_comp Full_Adder)
		(_port
			((A)(BCD_In(39)))
			((B)(BCD_In(36)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(9)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 64(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 64(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685696992702 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685696992703 2023.06.02 12:39:52)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 69663f69323e3b7f6e6a28336a6f6f6f6f6f386f3b)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685696992709 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685696992710 2023.06.02 12:39:52)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 78777a79792f2b6e71776c217f7e7a7e717f7c7d2e)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1794          1685696992724 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685696992725 2023.06.02 12:39:52)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 88878d8683dfd89dda8c9bd3dc8edc8dde8f8c8e8a)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 4))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 5 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 6 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 50463234)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33751554)
		(33686018 33686018 33686019 33686018 33686019 33686018 33686019 50463234 33686019 33686274)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000040 55 450 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 70 (bcd_sum_tb))
	(_version ve8)
	(_time 1685696992730 2023.06.02 12:39:52)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 88868b8685dedf9f8c899ad2dc8edd8e8b8e808dde)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In)(BCD_In))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685697100946 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685697100947 2023.06.02 12:41:40)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 525704510604034405564608065550515351505450)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685697100964 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685697100965 2023.06.02 12:41:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 626731636535657431322438326466646664676560)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685697100970 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685697100971 2023.06.02 12:41:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 62673f626135657464322438326466646664676560)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3453          1685697100976 Behavioral
(_unit VHDL(bcd_sum 0 36(behavioral 0 47))
	(_version ve8)
	(_time 1685697100977 2023.06.02 12:41:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 626735626335327737647139366436646064616466)
	(_ent
		(_time 1685696070428)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 58(_ent (_in))))
				(_port(_int B -2 0 58(_ent (_in))))
				(_port(_int Sum -2 0 59(_ent (_out))))
				(_port(_int Cout -2 0 59(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 51(_ent (_in))))
				(_port(_int B -2 0 51(_ent (_in))))
				(_port(_int Cin -2 0 51(_ent (_in))))
				(_port(_int Sum -2 0 52(_ent (_out))))
				(_port(_int Cout -2 0 52(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 69(_comp Half_Adder)
		(_port
			((A)(BCD_In(3)))
			((B)(BCD_In(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 70(_comp Full_Adder)
		(_port
			((A)(BCD_In(7)))
			((B)(BCD_In(4)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 71(_comp Full_Adder)
		(_port
			((A)(BCD_In(11)))
			((B)(BCD_In(8)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 72(_comp Full_Adder)
		(_port
			((A)(BCD_In(15)))
			((B)(BCD_In(12)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 73(_comp Full_Adder)
		(_port
			((A)(BCD_In(19)))
			((B)(BCD_In(16)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(4)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 74(_comp Full_Adder)
		(_port
			((A)(BCD_In(23)))
			((B)(BCD_In(20)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(5)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 75(_comp Full_Adder)
		(_port
			((A)(BCD_In(27)))
			((B)(BCD_In(24)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(6)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 76(_comp Full_Adder)
		(_port
			((A)(BCD_In(31)))
			((B)(BCD_In(28)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 77(_comp Full_Adder)
		(_port
			((A)(BCD_In(35)))
			((B)(BCD_In(32)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(8)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 78(_comp Full_Adder)
		(_port
			((A)(BCD_In(39)))
			((B)(BCD_In(36)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(9)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 38 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 41(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In 0 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 2 i 0)))))
		(_port(_int Sum_Out 1 0 42(_ent(_out))))
		(_sig(_int Carry -2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 64(_array -2((_dto c 3 i 0)))))
		(_sig(_int Temp_Sum 2 0 64(_arch(_uni))))
		(_prcs
			(line__81(_arch 0 0 81(_assignment(_trgt(1))(_sens(3(_range 4)))(_read(3(_range 5))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 6 -1)
)
I 000044 55 637           1685697100992 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685697100993 2023.06.02 12:41:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 727776732225206475713328717474747474237420)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685697100998 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685697100999 2023.06.02 12:41:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 8184d18f89d6d297888e95d88687838788868584d7)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1740          1685697101007 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685697101008 2023.06.02 12:41:41)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 9194c69e93c6c184c39282cac597c594c796959793)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 4))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 5 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 6 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000040 55 450 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 71 (bcd_sum_tb))
	(_version ve8)
	(_time 1685697101013 2023.06.02 12:41:41)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 9195c09e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In)(BCD_In))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685697428815 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685697428816 2023.06.02 12:47:08)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 06035300565057105102125c520104050705040004)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685697428834 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685697428835 2023.06.02 12:47:08)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 15104513154212034645534f451311131113101217)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685697428840 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685697428841 2023.06.02 12:47:08)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 25207b21217222332375637f752321232123202227)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4644          1685697428846 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 56))
	(_version ve8)
	(_time 1685697428847 2023.06.02 12:47:08)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 25207121237275307070367e712371232723262321)
	(_ent
		(_time 1685697428844)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 67(_ent (_in))))
				(_port(_int B -2 0 67(_ent (_in))))
				(_port(_int Sum -2 0 68(_ent (_out))))
				(_port(_int Cout -2 0 68(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 60(_ent (_in))))
				(_port(_int B -2 0 60(_ent (_in))))
				(_port(_int Cin -2 0 60(_ent (_in))))
				(_port(_int Sum -2 0 61(_ent (_out))))
				(_port(_int Cout -2 0 61(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 78(_comp Half_Adder)
		(_port
			((A)(BCD_In0(3)))
			((B)(BCD_In0(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 79(_comp Full_Adder)
		(_port
			((A)(BCD_In1(3)))
			((B)(BCD_In1(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 80(_comp Full_Adder)
		(_port
			((A)(BCD_In2(3)))
			((B)(BCD_In2(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 81(_comp Full_Adder)
		(_port
			((A)(BCD_In3(3)))
			((B)(BCD_In3(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 82(_comp Full_Adder)
		(_port
			((A)(BCD_In4(3)))
			((B)(BCD_In4(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(4)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 83(_comp Full_Adder)
		(_port
			((A)(BCD_In5(3)))
			((B)(BCD_In5(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(5)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 84(_comp Full_Adder)
		(_port
			((A)(BCD_In6(3)))
			((B)(BCD_In6(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(6)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 85(_comp Full_Adder)
		(_port
			((A)(BCD_In7(3)))
			((B)(BCD_In7(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 86(_comp Full_Adder)
		(_port
			((A)(BCD_In8(3)))
			((B)(BCD_In8(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(8)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 87(_comp Full_Adder)
		(_port
			((A)(BCD_In9(3)))
			((B)(BCD_In9(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(9)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 39 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In0 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 43(_array -2((_dto c 2 i 0)))))
		(_port(_int BCD_In1 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 44(_array -2((_dto c 3 i 0)))))
		(_port(_int BCD_In2 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 45(_array -2((_dto c 4 i 0)))))
		(_port(_int BCD_In3 3 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 46(_array -2((_dto c 5 i 0)))))
		(_port(_int BCD_In4 4 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 47(_array -2((_dto c 6 i 0)))))
		(_port(_int BCD_In5 5 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 48(_array -2((_dto c 7 i 0)))))
		(_port(_int BCD_In6 6 0 48(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 49(_array -2((_dto c 8 i 0)))))
		(_port(_int BCD_In7 7 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 50(_array -2((_dto c 9 i 0)))))
		(_port(_int BCD_In8 8 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 51(_array -2((_dto c 10 i 0)))))
		(_port(_int BCD_In9 9 0 51(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 52(_array -2((_dto c 11 i 0)))))
		(_port(_int Sum_Out 10 0 52(_ent(_out))))
		(_sig(_int Carry -2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 73(_array -2((_dto c 12 i 0)))))
		(_sig(_int Temp_Sum 11 0 73(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(10))(_sens(12(_range 13)))(_read(12(_range 14))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 15 -1)
)
I 000044 55 637           1685697428876 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685697428877 2023.06.02 12:47:08)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 44414346121316524347051e474242424242154216)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685697428882 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685697428883 2023.06.02 12:47:08)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 44411746491317524d4b501d434246424d43404112)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1735          1685697428892 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685697428893 2023.06.02 12:47:08)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 54510057530304410657470f005200510253505256)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In 2 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int Sum_Out 3 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
		)
		(_port
			((BCD_In)(BCD_In))
			((Sum_Out)(Sum_Out))
		)
		(_use(_implicit)
			(_gen
				((n)(_code 4))
			)
			(_port
				((BCD_In)(BCD_In))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~132 0 23(_array -2((_dto c 5 i 0)))))
		(_sig(_int BCD_In 0 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 25(_array -2((_dto c 6 i 0)))))
		(_sig(_int Sum_Out 1 0 25(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
	)
	(_model . TB_ARCHITECTURE 7 -1)
)
I 000051 55 1482          1685697441262 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685697441263 2023.06.02 12:47:21)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code ababfefcaffdfabdfcafbff1ffaca9a8aaa8a9ada9)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685697441279 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685697441280 2023.06.02 12:47:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bbbbebeeececbcade8ebfde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685697441285 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685697441286 2023.06.02 12:47:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bbbbe5efe8ecbcadbdebfde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4644          1685697441291 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 56))
	(_version ve8)
	(_time 1685697441292 2023.06.02 12:47:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bbbbefefeaecebaeeeeea8e0efbdefbdb9bdb8bdbf)
	(_ent
		(_time 1685697428843)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 67(_ent (_in))))
				(_port(_int B -2 0 67(_ent (_in))))
				(_port(_int Sum -2 0 68(_ent (_out))))
				(_port(_int Cout -2 0 68(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 60(_ent (_in))))
				(_port(_int B -2 0 60(_ent (_in))))
				(_port(_int Cin -2 0 60(_ent (_in))))
				(_port(_int Sum -2 0 61(_ent (_out))))
				(_port(_int Cout -2 0 61(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 78(_comp Half_Adder)
		(_port
			((A)(BCD_In0(3)))
			((B)(BCD_In0(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 79(_comp Full_Adder)
		(_port
			((A)(BCD_In1(3)))
			((B)(BCD_In1(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 80(_comp Full_Adder)
		(_port
			((A)(BCD_In2(3)))
			((B)(BCD_In2(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 81(_comp Full_Adder)
		(_port
			((A)(BCD_In3(3)))
			((B)(BCD_In3(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 82(_comp Full_Adder)
		(_port
			((A)(BCD_In4(3)))
			((B)(BCD_In4(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(4)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 83(_comp Full_Adder)
		(_port
			((A)(BCD_In5(3)))
			((B)(BCD_In5(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(5)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 84(_comp Full_Adder)
		(_port
			((A)(BCD_In6(3)))
			((B)(BCD_In6(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(6)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 85(_comp Full_Adder)
		(_port
			((A)(BCD_In7(3)))
			((B)(BCD_In7(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 86(_comp Full_Adder)
		(_port
			((A)(BCD_In8(3)))
			((B)(BCD_In8(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(8)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 87(_comp Full_Adder)
		(_port
			((A)(BCD_In9(3)))
			((B)(BCD_In9(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(9)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 39 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In0 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 43(_array -2((_dto c 2 i 0)))))
		(_port(_int BCD_In1 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 44(_array -2((_dto c 3 i 0)))))
		(_port(_int BCD_In2 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 45(_array -2((_dto c 4 i 0)))))
		(_port(_int BCD_In3 3 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 46(_array -2((_dto c 5 i 0)))))
		(_port(_int BCD_In4 4 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 47(_array -2((_dto c 6 i 0)))))
		(_port(_int BCD_In5 5 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 48(_array -2((_dto c 7 i 0)))))
		(_port(_int BCD_In6 6 0 48(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 49(_array -2((_dto c 8 i 0)))))
		(_port(_int BCD_In7 7 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 50(_array -2((_dto c 9 i 0)))))
		(_port(_int BCD_In8 8 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 51(_array -2((_dto c 10 i 0)))))
		(_port(_int BCD_In9 9 0 51(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 52(_array -2((_dto c 11 i 0)))))
		(_port(_int Sum_Out 10 0 52(_ent(_out))))
		(_sig(_int Carry -2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 73(_array -2((_dto c 12 i 0)))))
		(_sig(_int Temp_Sum 11 0 73(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(10))(_sens(12(_range 13)))(_read(12(_range 14))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 15 -1)
)
I 000044 55 637           1685697441306 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685697441307 2023.06.02 12:47:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code dadadd88d98d88ccddd99b80d9dcdcdcdcdc8bdc88)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685697441312 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685697441313 2023.06.02 12:47:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code dada8988828d89ccd3d5ce83dddcd8dcd3dddedf8c)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685697523487 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685697523488 2023.06.02 12:48:43)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code d682d584868087c081d2c28c82d1d4d5d7d5d4d0d4)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685697523500 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685697523501 2023.06.02 12:48:43)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code d682d085d581d1c08586908c86d0d2d0d2d0d3d1d4)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685697523506 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685697523507 2023.06.02 12:48:43)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code e5b1edb6e1b2e2f3e3b5a3bfb5e3e1e3e1e3e0e2e7)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4644          1685697523512 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 56))
	(_version ve8)
	(_time 1685697523513 2023.06.02 12:48:43)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code f5a1f7a5f3a2a5e0a0a0e6aea1f3a1f3f7f3f6f3f1)
	(_ent
		(_time 1685697428843)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 67(_ent (_in))))
				(_port(_int B -2 0 67(_ent (_in))))
				(_port(_int Sum -2 0 68(_ent (_out))))
				(_port(_int Cout -2 0 68(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 60(_ent (_in))))
				(_port(_int B -2 0 60(_ent (_in))))
				(_port(_int Cin -2 0 60(_ent (_in))))
				(_port(_int Sum -2 0 61(_ent (_out))))
				(_port(_int Cout -2 0 61(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 78(_comp Half_Adder)
		(_port
			((A)(BCD_In0(3)))
			((B)(BCD_In0(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 79(_comp Full_Adder)
		(_port
			((A)(BCD_In1(3)))
			((B)(BCD_In1(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 80(_comp Full_Adder)
		(_port
			((A)(BCD_In2(3)))
			((B)(BCD_In2(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 81(_comp Full_Adder)
		(_port
			((A)(BCD_In3(3)))
			((B)(BCD_In3(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 82(_comp Full_Adder)
		(_port
			((A)(BCD_In4(3)))
			((B)(BCD_In4(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(4)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 83(_comp Full_Adder)
		(_port
			((A)(BCD_In5(3)))
			((B)(BCD_In5(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(5)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 84(_comp Full_Adder)
		(_port
			((A)(BCD_In6(3)))
			((B)(BCD_In6(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(6)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 85(_comp Full_Adder)
		(_port
			((A)(BCD_In7(3)))
			((B)(BCD_In7(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 86(_comp Full_Adder)
		(_port
			((A)(BCD_In8(3)))
			((B)(BCD_In8(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(8)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 87(_comp Full_Adder)
		(_port
			((A)(BCD_In9(3)))
			((B)(BCD_In9(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(9)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 39 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In0 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 43(_array -2((_dto c 2 i 0)))))
		(_port(_int BCD_In1 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 44(_array -2((_dto c 3 i 0)))))
		(_port(_int BCD_In2 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 45(_array -2((_dto c 4 i 0)))))
		(_port(_int BCD_In3 3 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 46(_array -2((_dto c 5 i 0)))))
		(_port(_int BCD_In4 4 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 47(_array -2((_dto c 6 i 0)))))
		(_port(_int BCD_In5 5 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 48(_array -2((_dto c 7 i 0)))))
		(_port(_int BCD_In6 6 0 48(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 49(_array -2((_dto c 8 i 0)))))
		(_port(_int BCD_In7 7 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 50(_array -2((_dto c 9 i 0)))))
		(_port(_int BCD_In8 8 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 51(_array -2((_dto c 10 i 0)))))
		(_port(_int BCD_In9 9 0 51(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 52(_array -2((_dto c 11 i 0)))))
		(_port(_int Sum_Out 10 0 52(_ent(_out))))
		(_sig(_int Carry -2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 73(_array -2((_dto c 12 i 0)))))
		(_sig(_int Temp_Sum 11 0 73(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(10))(_sens(12(_range 13)))(_read(12(_range 14))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 15 -1)
)
I 000044 55 637           1685697523526 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685697523527 2023.06.02 12:48:43)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f5a1a4a5a2a2a7e3f2f6b4aff6f3f3f3f3f3a4f3a7)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685697523532 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685697523533 2023.06.02 12:48:43)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f5a1f0a5f9a2a6e3fcfae1acf2f3f7f3fcf2f1f0a3)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685697535321 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685697535322 2023.06.02 12:48:55)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 0a585f0c0d5c5b1c5d0e1e505e0d08090b09080c08)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685697535336 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685697535337 2023.06.02 12:48:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 297b792c257e2e3f7a796f73792f2d2f2d2f2c2e2b)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685697535342 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685697535343 2023.06.02 12:48:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 297b772d217e2e3f2f796f73792f2d2f2d2f2c2e2b)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4644          1685697535348 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 56))
	(_version ve8)
	(_time 1685697535349 2023.06.02 12:48:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 297b7d2d237e793c7c7c3a727d2f7d2f2b2f2a2f2d)
	(_ent
		(_time 1685697428843)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 67(_ent (_in))))
				(_port(_int B -2 0 67(_ent (_in))))
				(_port(_int Sum -2 0 68(_ent (_out))))
				(_port(_int Cout -2 0 68(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 60(_ent (_in))))
				(_port(_int B -2 0 60(_ent (_in))))
				(_port(_int Cin -2 0 60(_ent (_in))))
				(_port(_int Sum -2 0 61(_ent (_out))))
				(_port(_int Cout -2 0 61(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 78(_comp Half_Adder)
		(_port
			((A)(BCD_In0(3)))
			((B)(BCD_In0(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 79(_comp Full_Adder)
		(_port
			((A)(BCD_In1(3)))
			((B)(BCD_In1(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 80(_comp Full_Adder)
		(_port
			((A)(BCD_In2(3)))
			((B)(BCD_In2(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 81(_comp Full_Adder)
		(_port
			((A)(BCD_In3(3)))
			((B)(BCD_In3(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 82(_comp Full_Adder)
		(_port
			((A)(BCD_In4(3)))
			((B)(BCD_In4(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(4)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 83(_comp Full_Adder)
		(_port
			((A)(BCD_In5(3)))
			((B)(BCD_In5(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(5)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 84(_comp Full_Adder)
		(_port
			((A)(BCD_In6(3)))
			((B)(BCD_In6(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(6)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 85(_comp Full_Adder)
		(_port
			((A)(BCD_In7(3)))
			((B)(BCD_In7(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 86(_comp Full_Adder)
		(_port
			((A)(BCD_In8(3)))
			((B)(BCD_In8(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(8)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 87(_comp Full_Adder)
		(_port
			((A)(BCD_In9(3)))
			((B)(BCD_In9(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(9)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 39 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In0 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 43(_array -2((_dto c 2 i 0)))))
		(_port(_int BCD_In1 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 44(_array -2((_dto c 3 i 0)))))
		(_port(_int BCD_In2 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 45(_array -2((_dto c 4 i 0)))))
		(_port(_int BCD_In3 3 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 46(_array -2((_dto c 5 i 0)))))
		(_port(_int BCD_In4 4 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 47(_array -2((_dto c 6 i 0)))))
		(_port(_int BCD_In5 5 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 48(_array -2((_dto c 7 i 0)))))
		(_port(_int BCD_In6 6 0 48(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 49(_array -2((_dto c 8 i 0)))))
		(_port(_int BCD_In7 7 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 50(_array -2((_dto c 9 i 0)))))
		(_port(_int BCD_In8 8 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 51(_array -2((_dto c 10 i 0)))))
		(_port(_int BCD_In9 9 0 51(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 52(_array -2((_dto c 11 i 0)))))
		(_port(_int Sum_Out 10 0 52(_ent(_out))))
		(_sig(_int Carry -2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 73(_array -2((_dto c 12 i 0)))))
		(_sig(_int Temp_Sum 11 0 73(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(10))(_sens(12(_range 13)))(_read(12(_range 14))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 15 -1)
)
I 000044 55 637           1685697535366 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685697535367 2023.06.02 12:48:55)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 396b3e3c626e6b2f3e3a78633a3f3f3f3f3f683f6b)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685697535372 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685697535373 2023.06.02 12:48:55)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 396b6a3c396e6a2f30362d603e3f3b3f303e3d3c6f)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 3633          1685697535383 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685697535384 2023.06.02 12:48:55)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 580a0c5b530f084d0b0b4b030c5e0c5d0e5f5c5e5a)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In0 1 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~132 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int BCD_In1 2 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 20(_array -2((_dto c 3 i 0)))))
				(_port(_int BCD_In2 3 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~136 0 21(_array -2((_dto c 4 i 0)))))
				(_port(_int BCD_In3 4 0 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~138 0 22(_array -2((_dto c 5 i 0)))))
				(_port(_int BCD_In4 5 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1310 0 23(_array -2((_dto c 6 i 0)))))
				(_port(_int BCD_In5 6 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1312 0 24(_array -2((_dto c 7 i 0)))))
				(_port(_int BCD_In6 7 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1314 0 25(_array -2((_dto c 8 i 0)))))
				(_port(_int BCD_In7 8 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1316 0 26(_array -2((_dto c 9 i 0)))))
				(_port(_int BCD_In8 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1318 0 27(_array -2((_dto c 10 i 0)))))
				(_port(_int BCD_In9 10 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1320 0 28(_array -2((_dto c 11 i 0)))))
				(_port(_int Sum_Out 11 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 50(_comp BCD_Sum)
		(_gen
			((n)(_code 12))
		)
		(_port
			((BCD_In0)(BCD_In0))
			((BCD_In1)(BCD_In1))
			((BCD_In2)(BCD_In2))
			((BCD_In3)(BCD_In3))
			((BCD_In4)(BCD_In4))
			((BCD_In5)(BCD_In5))
			((BCD_In6)(BCD_In6))
			((BCD_In7)(BCD_In7))
			((BCD_In8)(BCD_In8))
			((BCD_In9)(BCD_In9))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 13))
			)
			(_port
				((BCD_In0)(BCD_In0))
				((BCD_In1)(BCD_In1))
				((BCD_In2)(BCD_In2))
				((BCD_In3)(BCD_In3))
				((BCD_In4)(BCD_In4))
				((BCD_In5)(BCD_In5))
				((BCD_In6)(BCD_In6))
				((BCD_In7)(BCD_In7))
				((BCD_In8)(BCD_In8))
				((BCD_In9)(BCD_In9))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1322 0 32(_array -2((_dto c 14 i 0)))))
		(_sig(_int BCD_In0 0 0 32(_arch(_uni))))
		(_sig(_int BCD_In1 0 0 33(_arch(_uni))))
		(_sig(_int BCD_In2 0 0 34(_arch(_uni))))
		(_sig(_int BCD_In3 0 0 35(_arch(_uni))))
		(_sig(_int BCD_In4 0 0 36(_arch(_uni))))
		(_sig(_int BCD_In5 0 0 37(_arch(_uni))))
		(_sig(_int BCD_In6 0 0 38(_arch(_uni))))
		(_sig(_int BCD_In7 0 0 39(_arch(_uni))))
		(_sig(_int BCD_In8 0 0 40(_arch(_uni))))
		(_sig(_int BCD_In9 0 0 41(_arch(_uni))))
		(_sig(_int Sum_Out 0 0 43(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(50528770)
		(33686274)
		(33751554)
		(33751810)
		(50463490)
		(50463234)
		(50529026)
	)
	(_model . TB_ARCHITECTURE 15 -1)
)
I 000040 55 695 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 96 (bcd_sum_tb))
	(_version ve8)
	(_time 1685697535390 2023.06.02 12:48:55)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 580b0a5b550e0f4f5c594a020c5e0d5e5b5e505d0e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In0)(BCD_In0))
					((BCD_In1)(BCD_In1))
					((BCD_In2)(BCD_In2))
					((BCD_In3)(BCD_In3))
					((BCD_In4)(BCD_In4))
					((BCD_In5)(BCD_In5))
					((BCD_In6)(BCD_In6))
					((BCD_In7)(BCD_In7))
					((BCD_In8)(BCD_In8))
					((BCD_In9)(BCD_In9))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685697626754 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685697626755 2023.06.02 12:50:26)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 37353032666166216033236d633035343634353135)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685697626771 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685697626772 2023.06.02 12:50:26)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 47454544451040511417011d174143414341424045)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685697626777 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685697626778 2023.06.02 12:50:26)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 47454b45411040514117011d174143414341424045)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4644          1685697626783 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 56))
	(_version ve8)
	(_time 1685697626784 2023.06.02 12:50:26)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 47454145431017521212541c134113414541444143)
	(_ent
		(_time 1685697626781)
	)
	(_comp
		(Half_Adder
			(_object
				(_port(_int A -2 0 67(_ent (_in))))
				(_port(_int B -2 0 67(_ent (_in))))
				(_port(_int Sum -2 0 68(_ent (_out))))
				(_port(_int Cout -2 0 68(_ent (_out))))
			)
		)
		(Full_Adder
			(_object
				(_port(_int A -2 0 60(_ent (_in))))
				(_port(_int B -2 0 60(_ent (_in))))
				(_port(_int Cin -2 0 60(_ent (_in))))
				(_port(_int Sum -2 0 61(_ent (_out))))
				(_port(_int Cout -2 0 61(_ent (_out))))
			)
		)
	)
	(_inst HA0 0 78(_comp Half_Adder)
		(_port
			((A)(BCD_In0(3)))
			((B)(BCD_In0(0)))
			((Sum)(Temp_Sum(0)))
			((Cout)(Carry))
		)
		(_use(_ent . Half_Adder)
		)
	)
	(_inst FA1 0 79(_comp Full_Adder)
		(_port
			((A)(BCD_In1(3)))
			((B)(BCD_In1(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(1)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA2 0 80(_comp Full_Adder)
		(_port
			((A)(BCD_In2(3)))
			((B)(BCD_In2(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(2)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA3 0 81(_comp Full_Adder)
		(_port
			((A)(BCD_In3(3)))
			((B)(BCD_In3(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(3)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA4 0 82(_comp Full_Adder)
		(_port
			((A)(BCD_In4(3)))
			((B)(BCD_In4(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(4)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA5 0 83(_comp Full_Adder)
		(_port
			((A)(BCD_In5(3)))
			((B)(BCD_In5(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(5)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA6 0 84(_comp Full_Adder)
		(_port
			((A)(BCD_In6(3)))
			((B)(BCD_In6(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(6)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA7 0 85(_comp Full_Adder)
		(_port
			((A)(BCD_In7(3)))
			((B)(BCD_In7(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(7)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA8 0 86(_comp Full_Adder)
		(_port
			((A)(BCD_In8(3)))
			((B)(BCD_In8(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(8)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_inst FA9 0 87(_comp Full_Adder)
		(_port
			((A)(BCD_In9(3)))
			((B)(BCD_In9(0)))
			((Cin)(Carry))
			((Sum)(Temp_Sum(9)))
			((Cout)(Carry))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_gen(_int n -1 0 39 \1\ (_ent gms((i 1)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 42(_array -2((_dto c 1 i 0)))))
		(_port(_int BCD_In0 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 43(_array -2((_dto c 2 i 0)))))
		(_port(_int BCD_In1 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 44(_array -2((_dto c 3 i 0)))))
		(_port(_int BCD_In2 2 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 45(_array -2((_dto c 4 i 0)))))
		(_port(_int BCD_In3 3 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 46(_array -2((_dto c 5 i 0)))))
		(_port(_int BCD_In4 4 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 47(_array -2((_dto c 6 i 0)))))
		(_port(_int BCD_In5 5 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 48(_array -2((_dto c 7 i 0)))))
		(_port(_int BCD_In6 6 0 48(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 49(_array -2((_dto c 8 i 0)))))
		(_port(_int BCD_In7 7 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 50(_array -2((_dto c 9 i 0)))))
		(_port(_int BCD_In8 8 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 51(_array -2((_dto c 10 i 0)))))
		(_port(_int BCD_In9 9 0 51(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 52(_array -2((_dto c 11 i 0)))))
		(_port(_int Sum_Out 10 0 52(_ent(_out))))
		(_sig(_int Carry -2 0 72(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4~downto~0}~13 0 73(_array -2((_dto c 12 i 0)))))
		(_sig(_int Temp_Sum 11 0 73(_arch(_uni))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(10))(_sens(12(_range 13)))(_read(12(_range 14))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Behavioral 15 -1)
)
I 000044 55 637           1685697626806 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685697626807 2023.06.02 12:50:26)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 66643366323134706165273c656060606060376034)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685697626812 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685697626813 2023.06.02 12:50:26)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 66646766693135706f69723f616064606f61626330)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 3633          1685697626824 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685697626825 2023.06.02 12:50:26)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 76747077732126632525652d227022732071727074)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In0 1 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~132 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int BCD_In1 2 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 20(_array -2((_dto c 3 i 0)))))
				(_port(_int BCD_In2 3 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~136 0 21(_array -2((_dto c 4 i 0)))))
				(_port(_int BCD_In3 4 0 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~138 0 22(_array -2((_dto c 5 i 0)))))
				(_port(_int BCD_In4 5 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1310 0 23(_array -2((_dto c 6 i 0)))))
				(_port(_int BCD_In5 6 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1312 0 24(_array -2((_dto c 7 i 0)))))
				(_port(_int BCD_In6 7 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1314 0 25(_array -2((_dto c 8 i 0)))))
				(_port(_int BCD_In7 8 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1316 0 26(_array -2((_dto c 9 i 0)))))
				(_port(_int BCD_In8 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1318 0 27(_array -2((_dto c 10 i 0)))))
				(_port(_int BCD_In9 10 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1320 0 28(_array -2((_dto c 11 i 0)))))
				(_port(_int Sum_Out 11 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 50(_comp BCD_Sum)
		(_gen
			((n)(_code 12))
		)
		(_port
			((BCD_In0)(BCD_In0))
			((BCD_In1)(BCD_In1))
			((BCD_In2)(BCD_In2))
			((BCD_In3)(BCD_In3))
			((BCD_In4)(BCD_In4))
			((BCD_In5)(BCD_In5))
			((BCD_In6)(BCD_In6))
			((BCD_In7)(BCD_In7))
			((BCD_In8)(BCD_In8))
			((BCD_In9)(BCD_In9))
			((Sum_Out)(Sum_Out))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 13))
			)
			(_port
				((BCD_In0)(BCD_In0))
				((BCD_In1)(BCD_In1))
				((BCD_In2)(BCD_In2))
				((BCD_In3)(BCD_In3))
				((BCD_In4)(BCD_In4))
				((BCD_In5)(BCD_In5))
				((BCD_In6)(BCD_In6))
				((BCD_In7)(BCD_In7))
				((BCD_In8)(BCD_In8))
				((BCD_In9)(BCD_In9))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1322 0 32(_array -2((_dto c 14 i 0)))))
		(_sig(_int BCD_In0 0 0 32(_arch(_uni))))
		(_sig(_int BCD_In1 0 0 33(_arch(_uni))))
		(_sig(_int BCD_In2 0 0 34(_arch(_uni))))
		(_sig(_int BCD_In3 0 0 35(_arch(_uni))))
		(_sig(_int BCD_In4 0 0 36(_arch(_uni))))
		(_sig(_int BCD_In5 0 0 37(_arch(_uni))))
		(_sig(_int BCD_In6 0 0 38(_arch(_uni))))
		(_sig(_int BCD_In7 0 0 39(_arch(_uni))))
		(_sig(_int BCD_In8 0 0 40(_arch(_uni))))
		(_sig(_int BCD_In9 0 0 41(_arch(_uni))))
		(_sig(_int Sum_Out 0 0 43(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(50528770)
		(33686274)
		(33751554)
		(33751810)
		(50463490)
		(50463234)
		(50529026)
	)
	(_model . TB_ARCHITECTURE 15 -1)
)
I 000040 55 695 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 96 (bcd_sum_tb))
	(_version ve8)
	(_time 1685697626832 2023.06.02 12:50:26)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 8586858b85d3d292818497dfd183d08386838d80d3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_In0)(BCD_In0))
					((BCD_In1)(BCD_In1))
					((BCD_In2)(BCD_In2))
					((BCD_In3)(BCD_In3))
					((BCD_In4)(BCD_In4))
					((BCD_In5)(BCD_In5))
					((BCD_In6)(BCD_In6))
					((BCD_In7)(BCD_In7))
					((BCD_In8)(BCD_In8))
					((BCD_In9)(BCD_In9))
					((Sum_Out)(Sum_Out))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685698094650 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698094651 2023.06.02 12:58:14)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code fafafeaafdacabecadfeeea0aefdf8f9fbf9f8fcf8)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698094684 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698094685 2023.06.02 12:58:14)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 0909070e055e0e1f5a594f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698094690 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685698094691 2023.06.02 12:58:14)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1919191e114e1e0f1f495f43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698094732 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698094733 2023.06.02 12:58:14)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4848114a121f1a5e4f4b09124b4e4e4e4e4e194e1a)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698094744 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698094745 2023.06.02 12:58:14)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4848454a491f1b5e41475c114f4e4a4e414f4c4d1e)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 3628          1685698094770 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 6(tb_architecture 0 12))
	(_version ve8)
	(_time 1685698094771 2023.06.02 12:58:14)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 67676d67633037723434743c336133623160636165)
	(_ent
		(_time 1685696320558)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 16(_ent((i 3)))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 18(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_In0 1 0 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~132 0 19(_array -2((_dto c 2 i 0)))))
				(_port(_int BCD_In1 2 0 19(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~134 0 20(_array -2((_dto c 3 i 0)))))
				(_port(_int BCD_In2 3 0 20(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~136 0 21(_array -2((_dto c 4 i 0)))))
				(_port(_int BCD_In3 4 0 21(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~138 0 22(_array -2((_dto c 5 i 0)))))
				(_port(_int BCD_In4 5 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1310 0 23(_array -2((_dto c 6 i 0)))))
				(_port(_int BCD_In5 6 0 23(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1312 0 24(_array -2((_dto c 7 i 0)))))
				(_port(_int BCD_In6 7 0 24(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1314 0 25(_array -2((_dto c 8 i 0)))))
				(_port(_int BCD_In7 8 0 25(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1316 0 26(_array -2((_dto c 9 i 0)))))
				(_port(_int BCD_In8 9 0 26(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1318 0 27(_array -2((_dto c 10 i 0)))))
				(_port(_int BCD_In9 10 0 27(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1320 0 28(_array -2((_dto c 11 i 0)))))
				(_port(_int Sum_Out 11 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 50(_comp BCD_Sum)
		(_gen
			((n)(_code 12))
		)
		(_port
			((BCD_In0)(BCD_In0))
			((BCD_In1)(BCD_In1))
			((BCD_In2)(BCD_In2))
			((BCD_In3)(BCD_In3))
			((BCD_In4)(BCD_In4))
			((BCD_In5)(BCD_In5))
			((BCD_In6)(BCD_In6))
			((BCD_In7)(BCD_In7))
			((BCD_In8)(BCD_In8))
			((BCD_In9)(BCD_In9))
			((Sum_Out)(Sum_Out))
		)
		(_use(_implicit)
			(_gen
				((n)(_code 13))
			)
			(_port
				((BCD_In0)(BCD_In0))
				((BCD_In1)(BCD_In1))
				((BCD_In2)(BCD_In2))
				((BCD_In3)(BCD_In3))
				((BCD_In4)(BCD_In4))
				((BCD_In5)(BCD_In5))
				((BCD_In6)(BCD_In6))
				((BCD_In7)(BCD_In7))
				((BCD_In8)(BCD_In8))
				((BCD_In9)(BCD_In9))
				((Sum_Out)(Sum_Out))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 9 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1322 0 32(_array -2((_dto c 14 i 0)))))
		(_sig(_int BCD_In0 0 0 32(_arch(_uni))))
		(_sig(_int BCD_In1 0 0 33(_arch(_uni))))
		(_sig(_int BCD_In2 0 0 34(_arch(_uni))))
		(_sig(_int BCD_In3 0 0 35(_arch(_uni))))
		(_sig(_int BCD_In4 0 0 36(_arch(_uni))))
		(_sig(_int BCD_In5 0 0 37(_arch(_uni))))
		(_sig(_int BCD_In6 0 0 38(_arch(_uni))))
		(_sig(_int BCD_In7 0 0 39(_arch(_uni))))
		(_sig(_int BCD_In8 0 0 40(_arch(_uni))))
		(_sig(_int BCD_In9 0 0 41(_arch(_uni))))
		(_sig(_int Sum_Out 0 0 43(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_prcs(_wait_for)(_trgt(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(50528770)
		(33686274)
		(33751554)
		(33751810)
		(50463490)
		(50463234)
		(50529026)
	)
	(_model . TB_ARCHITECTURE 15 -1)
)
I 000051 55 1482          1685698104777 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698104778 2023.06.02 12:58:24)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 8789d289d6d1d691d08393ddd38085848684858185)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698104796 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698104797 2023.06.02 12:58:24)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8789d78885d08091d4d7c1ddd78183818381828085)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698104802 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685698104803 2023.06.02 12:58:24)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8789d98981d0809181d7c1ddd78183818381828085)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698104820 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698104821 2023.06.02 12:58:24)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a6a8a1f1f2f1f4b0a1a5e7fca5a0a0a0a0a0f7a0f4)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698104826 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698104827 2023.06.02 12:58:24)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a6a8f5f1a9f1f5b0afa9b2ffa1a0a4a0afa1a2a3f0)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685698152019 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698152020 2023.06.02 12:59:12)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 090b020f565f581f5e0d1d535d0e0b0a080a0b0f0b)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698152035 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698152036 2023.06.02 12:59:12)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 191b171f154e1e0f4a495f43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698152041 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685698152042 2023.06.02 12:59:12)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 191b191e114e1e0f1f495f43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698152063 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698152064 2023.06.02 12:59:12)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 383a613d626f6a2e3f3b79623b3e3e3e3e3e693e6a)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698152072 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698152073 2023.06.02 12:59:12)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 47454a45491014514e48531e404145414e40434211)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685698206101 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698206102 2023.06.02 13:00:06)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 47401645161116511043531d134045444644454145)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698206117 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698206118 2023.06.02 13:00:06)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 57500355550050410407110d075153515351525055)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698206123 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 27))
	(_version ve8)
	(_time 1685698206124 2023.06.02 13:00:06)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 66613c66613161706036203c366062606260636164)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698206139 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698206140 2023.06.02 13:00:06)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 76717577222124607175372c757070707070277024)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698206145 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698206146 2023.06.02 13:00:06)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 76712177792125607f79622f717074707f71727320)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685698298498 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698298499 2023.06.02 13:01:38)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 3d333a383f6b6c2b6a392967693a3f3e3c3e3f3b3f)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698298520 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698298521 2023.06.02 13:01:38)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5d535f5f0c0a5a4b0e0d1b070d5b595b595b585a5f)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698298526 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 28))
	(_version ve8)
	(_time 1685698298527 2023.06.02 13:01:38)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5d53515e080a5a4b5b0d1b070d5b595b595b585a5f)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698298559 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698298560 2023.06.02 13:01:38)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 6c62396c6d3b3e7a6b6f2d366f6a6a6a6a6a3d6a3e)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698298569 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698298570 2023.06.02 13:01:38)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7c727d7d262b2f6a757368257b7a7e7a757b78792a)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685698368995 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698368996 2023.06.02 13:02:48)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code a1aea5f6f6f7f0b7f6a5b5fbf5a6a3a2a0a2a3a7a3)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698369015 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698369016 2023.06.02 13:02:49)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b1beb0e4b5e6b6a7e2e1f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698369021 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 28))
	(_version ve8)
	(_time 1685698369022 2023.06.02 13:02:49)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b1bebee5b1e6b6a7b7e1f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2832          1685698369027 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 50))
	(_version ve8)
	(_time 1685698369028 2023.06.02 13:02:49)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c1cec494c39691d493c6d29a95c795c7c3c7c2c7c5)
	(_ent
		(_time 1685698094693)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 53(_ent (_in))))
				(_port(_int B -2 0 53(_ent (_in))))
				(_port(_int Cin -2 0 53(_ent (_in))))
				(_port(_int Sum -2 0 54(_ent (_out))))
				(_port(_int Cout -2 0 54(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 60(_ent (_in))))
				(_port(_int B -2 0 60(_ent (_in))))
				(_port(_int Sum -2 0 61(_ent (_out))))
				(_port(_int Cout -2 0 61(_ent (_out))))
			)
		)
	)
	(_generate FA_chain 0 71(_for 4 )
		(_generate FA_unit 0 72(_for 5 )
			(_generate label_gen 0 73(_if 2)
				(_inst FA_inst 0 74(_comp Full_Adder)
					(_port
						((A)(bcd_inputs(_index 3)))
						((B)(bcd_inputs(_index 4)))
						((Cin)(carry_chain(_object 3)))
						((Sum)(digit_sums(_object 3)))
						((Cout)(carry))
					)
					(_use(_ent . Full_Adder)
					)
				)
			)
			(_generate label_gen2 0 83(_if 5)
				(_inst HA_inst 0 84(_comp Half_Adder)
					(_port
						((A)(bcd_inputs(_index 6)))
						((B)(bcd_inputs(_index 7)))
						((Sum)(digit_sums(_object 3)))
						((Cout)(carry_chain(_index 8)))
					)
					(_use(_ent . Half_Adder)
					)
				)
			)
			(_object
				(_cnst(_int j 5 0 72(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 71(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-1~13 0 72(_scalar (_to i 0 c 9))))
		)
	)
	(_object
		(_gen(_int n -1 0 39 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 40 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~12 0 43(_array -2((_dto c 10 i 0)))))
		(_port(_int bcd_inputs 0 0 43(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~12 0 44(_scalar (_to i 0 c 11))))
		(_port(_int sum_output 1 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 65(_array -2((_dto c 12 i 0)))))
		(_sig(_int digit_sums 2 0 65(_arch(_uni))))
		(_sig(_int carry -2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 67(_array -2((_dto c 13 i 0)))))
		(_sig(_int carry_chain 3 0 67(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~m-1~13 0 71(_scalar (_to i 0 c 14))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(4(_object 0)))(_sens(3)))))
			(line__97(_arch 1 0 97(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 15 -1)
)
I 000044 55 637           1685698369056 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698369057 2023.06.02 13:02:49)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code e0efb6b3b2b7b2f6e7e3a1bae3e6e6e6e6e6b1e6b2)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698369062 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698369063 2023.06.02 13:02:49)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code e0efe2b3e9b7b3f6e9eff4b9e7e6e2e6e9e7e4e5b6)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685698443318 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698443319 2023.06.02 13:04:03)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code f9adf3a9a6afa8efaefdeda3adfefbfaf8fafbfffb)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698443334 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698443335 2023.06.02 13:04:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 095d5e0e055e0e1f5a594f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698443340 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 28))
	(_version ve8)
	(_time 1685698443341 2023.06.02 13:04:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 095d500f015e0e1f0f594f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2832          1685698443346 Behavioral
(_unit VHDL(bcd_sum 0 37(behavioral 0 50))
	(_version ve8)
	(_time 1685698443347 2023.06.02 13:04:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 095d5a0f035e591c5b0e1a525d0f5d0f0b0f0a0f0d)
	(_ent
		(_time 1685698094693)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -2 0 53(_ent (_in))))
				(_port(_int B -2 0 53(_ent (_in))))
				(_port(_int Cin -2 0 53(_ent (_in))))
				(_port(_int Sum -2 0 54(_ent (_out))))
				(_port(_int Cout -2 0 54(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int A -2 0 60(_ent (_in))))
				(_port(_int B -2 0 60(_ent (_in))))
				(_port(_int Sum -2 0 61(_ent (_out))))
				(_port(_int Cout -2 0 61(_ent (_out))))
			)
		)
	)
	(_generate FA_chain 0 71(_for 4 )
		(_generate FA_unit 0 72(_for 5 )
			(_generate label_gen 0 73(_if 2)
				(_inst FA_inst 0 74(_comp Full_Adder)
					(_port
						((A)(bcd_inputs(_index 3)))
						((B)(bcd_inputs(_index 4)))
						((Cin)(carry_chain(_object 3)))
						((Sum)(digit_sums(_object 3)))
						((Cout)(carry))
					)
					(_use(_ent . Full_Adder)
					)
				)
			)
			(_generate label_gen2 0 83(_if 5)
				(_inst HA_inst 0 84(_comp Half_Adder)
					(_port
						((A)(bcd_inputs(_index 6)))
						((B)(bcd_inputs(_index 7)))
						((Sum)(digit_sums(_object 3)))
						((Cout)(carry_chain(_index 8)))
					)
					(_use(_ent . Half_Adder)
					)
				)
			)
			(_object
				(_cnst(_int j 5 0 72(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 71(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-1~13 0 72(_scalar (_to i 0 c 9))))
		)
	)
	(_object
		(_gen(_int n -1 0 39 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 40 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~12 0 43(_array -2((_dto c 10 i 0)))))
		(_port(_int bcd_inputs 0 0 43(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~12 0 44(_scalar (_to i 0 c 11))))
		(_port(_int sum_output 1 0 44(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 65(_array -2((_dto c 12 i 0)))))
		(_sig(_int digit_sums 2 0 65(_arch(_uni))))
		(_sig(_int carry -2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 67(_array -2((_dto c 13 i 0)))))
		(_sig(_int carry_chain 3 0 67(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~m-1~13 0 71(_scalar (_to i 0 c 14))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(4(_object 0)))(_sens(3)))))
			(line__97(_arch 1 0 97(_assignment(_trgt(1))(_sens(2))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 15 -1)
)
I 000044 55 637           1685698443362 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698443363 2023.06.02 13:04:03)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 194d191e424e4b0f1e1a58431a1f1f1f1f1f481f4b)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698443368 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698443369 2023.06.02 13:04:03)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 287c7c2c297f7b3e21273c712f2e2a2e212f2c2d7e)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1836          1685698443394 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685698443395 2023.06.02 13:04:03)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 386c6b3d336f682d6d6a2b636c3e6c3d6e3f3c3e3a)
	(_ent
		(_time 1685698443392)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 483 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 65 (bcd_sum_tb))
	(_version ve8)
	(_time 1685698443400 2023.06.02 13:04:03)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 481d1d4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((bcd_inputs)(bcd_inputs))
					((sum_output)(sum_output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685698699315 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698699316 2023.06.02 13:08:19)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code eabde8b9edbcbbfcbdeefeb0beede8e9ebe9e8ece8)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698699338 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698699339 2023.06.02 13:08:19)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 095e0d0e055e0e1f5a594f53590f0d0f0d0f0c0e0b)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698699348 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 28))
	(_version ve8)
	(_time 1685698699349 2023.06.02 13:08:19)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 194e131e114e1e0f1f495f43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698699373 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698699374 2023.06.02 13:08:19)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 287f7b2c727f7a3e2f2b69722b2e2e2e2e2e792e7a)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698699379 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698699380 2023.06.02 13:08:19)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 287f2f2c297f7b3e21273c712f2e2a2e212f2c2d7e)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1836          1685698699397 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685698699398 2023.06.02 13:08:19)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 481f484a431f185d1d1a5b131c4e1c4d1e4f4c4e4a)
	(_ent
		(_time 1685698443391)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 483 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 65 (bcd_sum_tb))
	(_version ve8)
	(_time 1685698699402 2023.06.02 13:08:19)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 481e4e4a451e1f5f4c495a121c4e1d4e4b4e404d1e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((bcd_inputs)(bcd_inputs))
					((sum_output)(sum_output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685698796600 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698796601 2023.06.02 13:09:56)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code ebecbcb8efbdbafdbcefffb1bfece9e8eae8e9ede9)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698796617 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698796618 2023.06.02 13:09:56)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code fbfca9aaacacfceda8abbda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698796623 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 28))
	(_version ve8)
	(_time 1685698796624 2023.06.02 13:09:56)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code fbfca7aba8acfcedfdabbda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698796643 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698796644 2023.06.02 13:09:56)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 1a1d1e1d194d480c1d195b40191c1c1c1c1c4b1c48)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698796649 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698796650 2023.06.02 13:09:56)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 1a1d4a1d424d490c13150e431d1c181c131d1e1f4c)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1836          1685698796661 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685698796662 2023.06.02 13:09:56)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 2a2d7d2e787d7a3f7f7839717e2c7e2f7c2d2e2c28)
	(_ent
		(_time 1685698443391)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 483 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 65 (bcd_sum_tb))
	(_version ve8)
	(_time 1685698796665 2023.06.02 13:09:56)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 2a2c7b2e7e7c7d3d2e2b38707e2c7f2c292c222f7c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((bcd_inputs)(bcd_inputs))
					((sum_output)(sum_output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685698863008 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698863009 2023.06.02 13:11:03)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 51555352060700470655450b055653525052535753)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685698863021 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698863022 2023.06.02 13:11:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 71757671752676672221372b217775777577747673)
	(_ent
		(_time 1685694161477)
	)
	(_object
		(_port(_int A -1 0 6(_ent(_in))))
		(_port(_int B -1 0 6(_ent(_in))))
		(_port(_int Cin -1 0 6(_ent(_in))))
		(_port(_int Sum -1 0 7(_ent(_out))))
		(_port(_int Cout -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685698863027 Behavioral
(_unit VHDL(half_adder 0 20(behavioral 0 28))
	(_version ve8)
	(_time 1685698863028 2023.06.02 13:11:03)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 71757870712676677721372b217775777577747673)
	(_ent
		(_time 1685694169114)
	)
	(_object
		(_port(_int A -1 0 22(_ent(_in))))
		(_port(_int B -1 0 22(_ent(_in))))
		(_port(_int Sum -1 0 23(_ent(_out))))
		(_port(_int Cout -1 0 23(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698863044 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698863045 2023.06.02 13:11:03)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 8084d08ed2d7d2968783c1da838686868686d186d2)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698863050 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698863051 2023.06.02 13:11:03)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 8084848e89d7d396898f94d98786828689878485d6)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1836          1685698863065 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685698863066 2023.06.02 13:11:03)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 9094939f93c7c085c5c283cbc496c495c697949692)
	(_ent
		(_time 1685698443391)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 483 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 65 (bcd_sum_tb))
	(_version ve8)
	(_time 1685698863069 2023.06.02 13:11:03)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 9095959f95c6c787949182cac496c59693969895c6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((bcd_inputs)(bcd_inputs))
					((sum_output)(sum_output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685698966164 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685698966165 2023.06.02 13:12:46)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 55015256060304430251410f015257565456575357)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 823           1685698966178 Behavioral
(_unit VHDL(full_adder 0 4(behavioral 0 11))
	(_version ve8)
	(_time 1685698966179 2023.06.02 13:12:46)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 55015757550252430605130f055351535153505257)
	(_ent
		(_time 1685698966176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 6(_ent(_in))))
		(_port(_int Cin 0 0 6(_ent(_in))))
		(_port(_int Sum 0 0 7(_ent(_out))))
		(_port(_int Cout 0 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 785           1685698966188 Behavioral
(_unit VHDL(half_adder 0 21(behavioral 0 28))
	(_version ve8)
	(_time 1685698966189 2023.06.02 13:12:46)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 55015956510252435305130f055351535153505257)
	(_ent
		(_time 1685698966186)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_port(_int Sum 0 0 24(_ent(_out))))
		(_port(_int Cout 0 0 24(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685698966231 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685698966232 2023.06.02 13:12:46)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 94c0c19bc2c3c6829397d5ce979292929292c592c6)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685698966241 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685698966242 2023.06.02 13:12:46)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a3f7a2f4a9f4f0b5aaacb7faa4a5a1a5aaa4a7a6f5)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1836          1685698966268 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685698966269 2023.06.02 13:12:46)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code b3e7b5e7b3e4e3a6e6e1a0e8e7b5e7b6e5b4b7b5b1)
	(_ent
		(_time 1685698443391)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 483 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 65 (bcd_sum_tb))
	(_version ve8)
	(_time 1685698966276 2023.06.02 13:12:46)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code c396c396c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((bcd_inputs)(bcd_inputs))
					((sum_output)(sum_output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685699021045 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699021046 2023.06.02 13:13:41)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code b0bee2e4e6e6e1a6e7b4a4eae4b7b2b3b1b3b2b6b2)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 825           1685699021072 Behavioral
(_unit VHDL(half_adder 0 21(behavioral 0 28))
	(_version ve8)
	(_time 1685699021073 2023.06.02 13:13:41)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code cfc1969a9898c8d9c99f89959fc9cbc9cbc9cac8cd)
	(_ent
		(_time 1685699021066)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23(_array -1((_dto i 3 i 0)))))
		(_port(_int A 0 0 23(_ent(_in))))
		(_port(_int B 0 0 23(_ent(_in))))
		(_port(_int Sum -1 0 24(_ent(_out))))
		(_port(_int Cout -1 0 24(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0(3))(1(3))))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0(3))(1(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (1(3))(0(3))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685699021122 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699021123 2023.06.02 13:13:41)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code efe1efbcebb8bdf9e8ecaeb5ece9e9e9e9e9bee9bd)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699021133 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699021134 2023.06.02 13:13:41)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code fef0aaaea2a9ade8f7f1eaa7f9f8fcf8f7f9fafba8)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1836          1685699021157 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685699021158 2023.06.02 13:13:41)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 1e104e1948494e0b4b4c0d454a184a1b48191a181c)
	(_ent
		(_time 1685698443391)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 483 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 65 (bcd_sum_tb))
	(_version ve8)
	(_time 1685699021165 2023.06.02 13:13:41)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 1e1148194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((bcd_inputs)(bcd_inputs))
					((sum_output)(sum_output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685699126347 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699126348 2023.06.02 13:15:26)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 01050407565750175605155b550603020002030703)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000054 55 772           1685699126362 Behavioral_FA
(_unit VHDL(full_adder 0 5(behavioral_fa 0 12))
	(_version ve8)
	(_time 1685699126363 2023.06.02 13:15:26)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 11151117154616074242574b411715171517141613)
	(_ent
		(_time 1685699126360)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral_FA 2 -1)
)
I 000044 55 637           1685699126426 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699126427 2023.06.02 13:15:26)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4f4b184d4b181d59484c0e154c49494949491e491d)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699126435 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699126436 2023.06.02 13:15:26)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4f4b4c4d10181c5946405b1648494d4946484b4a19)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1836          1685699126461 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685699126462 2023.06.02 13:15:26)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 6e6a6a6e38393e7b3b3c7d353a683a6b38696a686c)
	(_ent
		(_time 1685698443391)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 483 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 65 (bcd_sum_tb))
	(_version ve8)
	(_time 1685699126465 2023.06.02 13:15:26)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 6e6b6c6e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((bcd_inputs)(bcd_inputs))
					((sum_output)(sum_output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685699144922 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699144923 2023.06.02 13:15:44)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9393c59cc6c5c285c49787c9c79491909290919591)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000054 55 772           1685699144942 Behavioral_FA
(_unit VHDL(full_adder 0 5(behavioral_fa 0 12))
	(_version ve8)
	(_time 1685699144943 2023.06.02 13:15:44)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b2b2e1e7b5e5b5a4e1e1f4e8e2b4b6b4b6b4b7b5b0)
	(_ent
		(_time 1685699126359)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral_FA 2 -1)
)
V 000054 55 732           1685699144948 Behavioral_HA
(_unit VHDL(half_adder 0 22(behavioral_ha 0 29))
	(_version ve8)
	(_time 1685699144949 2023.06.02 13:15:44)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b2b2efe6b1e5b5a4b4e1f4e8e2b4b6b4b6b4b7b5b0)
	(_ent
		(_time 1685699144946)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral_HA 2 -1)
)
I 000044 55 637           1685699144996 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699144997 2023.06.02 13:15:44)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code e1e1e5b2b2b6b3f7e6e2a0bbe2e7e7e7e7e7b0e7b3)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699145011 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699145012 2023.06.02 13:15:45)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f1f1a1a1f9a6a2e7f8fee5a8f6f7f3f7f8f6f5f4a7)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1836          1685699145038 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685699145039 2023.06.02 13:15:45)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 10104417134740054542034b441644154617141612)
	(_ent
		(_time 1685698443391)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 483 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 65 (bcd_sum_tb))
	(_version ve8)
	(_time 1685699145047 2023.06.02 13:15:45)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 10114217154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((bcd_inputs)(bcd_inputs))
					((sum_output)(sum_output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685699706425 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699706426 2023.06.02 13:25:06)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code efbfbabcefb9bef9b8ebfbb5bbe8edeceeecede9ed)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 765           1685699706456 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685699706457 2023.06.02 13:25:06)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1e1818184e4919084d4e0f444b181a181b191c1818)
	(_ent
		(_time 1685699706450)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 725           1685699706470 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685699706471 2023.06.02 13:25:06)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1e1816194a491908184e0f444b181a181b191c1816)
	(_ent
		(_time 1685699706465)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 2719          1685699706486 behavioral
(_unit VHDL(bcd_sum 0 41(behavioral 0 52))
	(_version ve8)
	(_time 1685699706487 2023.06.02 13:25:06)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 2e282c2a78797e3b7c2f3d757a287a282c282d282a)
	(_ent
		(_time 1685699706477)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Cin -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port(_int A -2 0 62(_ent (_in))))
				(_port(_int B -2 0 62(_ent (_in))))
				(_port(_int Sum -2 0 63(_ent (_out))))
				(_port(_int Cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_inst FA 0 70(_comp FullAdder)
		(_port
			((A)(BCD_Input(_index 1)))
			((B)(BCD_Input(_index 2)))
			((Cin)((i 2)))
			((Sum)(Sum(_index 3)))
			((Cout)(Cin))
		)
		(_use(_ent . FullAdder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA 0 79(_comp HalfAdder)
		(_port
			((A)(BCD_Input(_index 4)))
			((B)(BCD_Input(_index 5)))
			((Sum)(Sum(_index 6)))
			((Cout)(Cin))
		)
		(_use(_ent . HalfAdder)
		)
	)
	(_generate FA_HA 0 87(_for 3 )
		(_inst FA 0 88(_comp FullAdder)
			(_port
				((A)(BCD_Input(_index 7)))
				((B)(BCD_Input(_index 8)))
				((Cin)(Cin))
				((Sum)(Sum(_index 9)))
				((Cout)(Cin))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_inst HA 0 97(_comp HalfAdder)
			(_port
				((A)(BCD_Input(_index 10)))
				((B)(BCD_Input(_index 11)))
				((Sum)(Sum(_index 12)))
				((Cout)(Cin))
			)
			(_use(_ent . HalfAdder)
			)
		)
		(_object
			(_cnst(_int i 3 0 87(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \4\ (_ent gms((i 4)))))
		(_gen(_int count -1 0 44 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~12 0 47(_array -2((_dto c 13 i 0)))))
		(_port(_int BCD_Input 0 0 47(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~12 0 48(_scalar (_to i 0 c 14))))
		(_port(_int Sum_Output 1 0 48(_ent(_out))))
		(_sig(_int Cin -2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 68(_array -2((_dto c 15 i 0)))))
		(_sig(_int Sum 2 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~n-1~13 0 87(_scalar (_to i 1 c 16))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 17 -1)
)
I 000044 55 637           1685699706519 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699706520 2023.06.02 13:25:06)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 5d5b0c5e5b0a0f4b5a5e1c075e5b5b5b5b5b0c5b0f)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699706534 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699706535 2023.06.02 13:25:06)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 5d5b585e000a0e4b545249045a5b5f5b545a59580b)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1831          1685699706564 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685699706565 2023.06.02 13:25:06)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 7c7a7e7d2c2b2c69292e6f27287a28792a7b787a7e)
	(_ent
		(_time 1685698443391)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int m -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int bcd_inputs 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~10**n-1~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int sum_output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((m)(_code 4))
		)
		(_port
			((bcd_inputs)(bcd_inputs))
			((sum_output)(sum_output))
		)
		(_use(_implicit)
			(_gen
				((n)(_code 5))
				((m)(_code 6))
			)
			(_port
				((bcd_inputs)(bcd_inputs))
				((sum_output)(sum_output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int m -1 0 11 \10\ (_ent((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{{4*n-1}~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int bcd_inputs 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~10**n-1~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int sum_output 1 0 28(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0))(_mon)(_read(1)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(50528770)
		(33686018)
		(50529027)
		(33751810)
		(50463235)
		(33751555)
		(50463234)
		(50463491)
		(33686274)
		(980251987 32)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000051 55 1482          1685699717488 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699717489 2023.06.02 13:25:17)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 26227722767077307122327c722124252725242024)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 765           1685699717510 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685699717511 2023.06.02 13:25:17)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 35316131356232236665246f603331333032373333)
	(_ent
		(_time 1685699706449)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 725           1685699717516 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685699717517 2023.06.02 13:25:17)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 35316f30316232233365246f60333133303237333d)
	(_ent
		(_time 1685699706464)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 2719          1685699717522 behavioral
(_unit VHDL(bcd_sum 0 41(behavioral 0 52))
	(_version ve8)
	(_time 1685699717523 2023.06.02 13:25:17)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 45411547431215501744561e114311434743464341)
	(_ent
		(_time 1685699706476)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Cin -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port(_int A -2 0 62(_ent (_in))))
				(_port(_int B -2 0 62(_ent (_in))))
				(_port(_int Sum -2 0 63(_ent (_out))))
				(_port(_int Cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_inst FA 0 70(_comp FullAdder)
		(_port
			((A)(BCD_Input(_index 1)))
			((B)(BCD_Input(_index 2)))
			((Cin)((i 2)))
			((Sum)(Sum(_index 3)))
			((Cout)(Cin))
		)
		(_use(_ent . FullAdder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA 0 79(_comp HalfAdder)
		(_port
			((A)(BCD_Input(_index 4)))
			((B)(BCD_Input(_index 5)))
			((Sum)(Sum(_index 6)))
			((Cout)(Cin))
		)
		(_use(_ent . HalfAdder)
		)
	)
	(_generate FA_HA 0 87(_for 3 )
		(_inst FA 0 88(_comp FullAdder)
			(_port
				((A)(BCD_Input(_index 7)))
				((B)(BCD_Input(_index 8)))
				((Cin)(Cin))
				((Sum)(Sum(_index 9)))
				((Cout)(Cin))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_inst HA 0 97(_comp HalfAdder)
			(_port
				((A)(BCD_Input(_index 10)))
				((B)(BCD_Input(_index 11)))
				((Sum)(Sum(_index 12)))
				((Cout)(Cin))
			)
			(_use(_ent . HalfAdder)
			)
		)
		(_object
			(_cnst(_int i 3 0 87(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \4\ (_ent gms((i 4)))))
		(_gen(_int count -1 0 44 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~12 0 47(_array -2((_dto c 13 i 0)))))
		(_port(_int BCD_Input 0 0 47(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~12 0 48(_scalar (_to i 0 c 14))))
		(_port(_int Sum_Output 1 0 48(_ent(_out))))
		(_sig(_int Cin -2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 68(_array -2((_dto c 15 i 0)))))
		(_sig(_int Sum 2 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~n-1~13 0 87(_scalar (_to i 1 c 16))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 17 -1)
)
I 000044 55 637           1685699717537 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699717538 2023.06.02 13:25:17)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 55515656020207435256140f565353535353045307)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699717543 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699717544 2023.06.02 13:25:17)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 55510256590206435c5a410c525357535c52515003)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685699843521 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699843522 2023.06.02 13:27:23)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 75727174262324632271612f217277767476777377)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 765           1685699843538 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685699843539 2023.06.02 13:27:23)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8582848a85d28293d6d594dfd08381838082878383)
	(_ent
		(_time 1685699706449)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 725           1685699843544 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685699843545 2023.06.02 13:27:23)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 85828a8b81d2829383d594dfd0838183808287838d)
	(_ent
		(_time 1685699706464)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 2719          1685699843550 behavioral
(_unit VHDL(bcd_sum 0 41(behavioral 0 52))
	(_version ve8)
	(_time 1685699843551 2023.06.02 13:27:23)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8582808b83d2d590d78496ded183d1838783868381)
	(_ent
		(_time 1685699706476)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Cin -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port(_int A -2 0 62(_ent (_in))))
				(_port(_int B -2 0 62(_ent (_in))))
				(_port(_int Sum -2 0 63(_ent (_out))))
				(_port(_int Cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_inst FA 0 70(_comp FullAdder)
		(_port
			((A)(BCD_Input(_index 1)))
			((B)(BCD_Input(_index 2)))
			((Cin)((i 2)))
			((Sum)(Sum(_index 3)))
			((Cout)(Cin))
		)
		(_use(_ent . FullAdder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA 0 79(_comp HalfAdder)
		(_port
			((A)(BCD_Input(_index 4)))
			((B)(BCD_Input(_index 5)))
			((Sum)(Sum(_index 6)))
			((Cout)(Cin))
		)
		(_use(_ent . HalfAdder)
		)
	)
	(_generate FA_HA 0 87(_for 3 )
		(_inst FA 0 88(_comp FullAdder)
			(_port
				((A)(BCD_Input(_index 7)))
				((B)(BCD_Input(_index 8)))
				((Cin)(Cin))
				((Sum)(Sum(_index 9)))
				((Cout)(Cin))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_inst HA 0 97(_comp HalfAdder)
			(_port
				((A)(BCD_Input(_index 10)))
				((B)(BCD_Input(_index 11)))
				((Sum)(Sum(_index 12)))
				((Cout)(Cin))
			)
			(_use(_ent . HalfAdder)
			)
		)
		(_object
			(_cnst(_int i 3 0 87(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \4\ (_ent gms((i 4)))))
		(_gen(_int count -1 0 44 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~12 0 47(_array -2((_dto c 13 i 0)))))
		(_port(_int BCD_Input 0 0 47(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~12 0 48(_scalar (_to i 0 c 14))))
		(_port(_int Sum_Output 1 0 48(_ent(_out))))
		(_sig(_int Cin -2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 68(_array -2((_dto c 15 i 0)))))
		(_sig(_int Sum 2 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~n-1~13 0 87(_scalar (_to i 1 c 16))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 17 -1)
)
I 000044 55 637           1685699843568 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699843569 2023.06.02 13:27:23)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a4a3f2f3f2f3f6b2a3a7e5fea7a2a2a2a2a2f5a2f6)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699843574 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699843575 2023.06.02 13:27:23)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a4a3a6f3a9f3f7b2adabb0fda3a2a6a2ada3a0a1f2)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685699874056 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699874057 2023.06.02 13:27:54)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code c8c69e9d969e99de9fccdc929ccfcacbc9cbcaceca)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 765           1685699874070 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685699874071 2023.06.02 13:27:54)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code d7d98484d580d0c18487c68d82d1d3d1d2d0d5d1d1)
	(_ent
		(_time 1685699706449)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 725           1685699874076 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685699874077 2023.06.02 13:27:54)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code d7d98a85d180d0c1d187c68d82d1d3d1d2d0d5d1df)
	(_ent
		(_time 1685699706464)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 2719          1685699874082 behavioral
(_unit VHDL(bcd_sum 0 41(behavioral 0 52))
	(_version ve8)
	(_time 1685699874083 2023.06.02 13:27:54)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code d7d98085d38087c285d6c48c83d183d1d5d1d4d1d3)
	(_ent
		(_time 1685699706476)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Cin -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port(_int A -2 0 62(_ent (_in))))
				(_port(_int B -2 0 62(_ent (_in))))
				(_port(_int Sum -2 0 63(_ent (_out))))
				(_port(_int Cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_inst FA 0 70(_comp FullAdder)
		(_port
			((A)(BCD_Input(_index 1)))
			((B)(BCD_Input(_index 2)))
			((Cin)((i 2)))
			((Sum)(Sum(_index 3)))
			((Cout)(Cin))
		)
		(_use(_ent . FullAdder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA 0 79(_comp HalfAdder)
		(_port
			((A)(BCD_Input(_index 4)))
			((B)(BCD_Input(_index 5)))
			((Sum)(Sum(_index 6)))
			((Cout)(Cin))
		)
		(_use(_ent . HalfAdder)
		)
	)
	(_generate FA_HA 0 87(_for 3 )
		(_inst FA 0 88(_comp FullAdder)
			(_port
				((A)(BCD_Input(_index 7)))
				((B)(BCD_Input(_index 8)))
				((Cin)(Cin))
				((Sum)(Sum(_index 9)))
				((Cout)(Cin))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_inst HA 0 97(_comp HalfAdder)
			(_port
				((A)(BCD_Input(_index 10)))
				((B)(BCD_Input(_index 11)))
				((Sum)(Sum(_index 12)))
				((Cout)(Cin))
			)
			(_use(_ent . HalfAdder)
			)
		)
		(_object
			(_cnst(_int i 3 0 87(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \4\ (_ent gms((i 4)))))
		(_gen(_int count -1 0 44 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~12 0 47(_array -2((_dto c 13 i 0)))))
		(_port(_int BCD_Input 0 0 47(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~12 0 48(_scalar (_to i 0 c 14))))
		(_port(_int Sum_Output 1 0 48(_ent(_out))))
		(_sig(_int Cin -2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 68(_array -2((_dto c 15 i 0)))))
		(_sig(_int Sum 2 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~n-1~13 0 87(_scalar (_to i 1 c 16))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 17 -1)
)
I 000044 55 637           1685699874097 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699874098 2023.06.02 13:27:54)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code e7e9e3b4b2b0b5f1e0e4a6bde4e1e1e1e1e1b6e1b5)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699874103 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699874104 2023.06.02 13:27:54)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code e7e9b7b4e9b0b4f1eee8f3bee0e1e5e1eee0e3e2b1)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1872          1685699874117 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685699874118 2023.06.02 13:27:54)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 06085200035156135400155d520052035001020004)
	(_ent
		(_time 1685699843583)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 4)))))
				(_gen(_int count -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_Input 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~count*9*10**n~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int Sum_Output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((count)(_code 4))
		)
		(_port
			((BCD_Input)(BCD_Input))
			((Sum_Output)(Sum_Output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((count)(_code 6))
			)
			(_port
				((BCD_Input)(BCD_Input))
				((Sum_Output)(Sum_Output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \4\ (_ent gms((i 4)))))
		(_gen(_int count -1 0 11 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int BCD_Input 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int Sum_Output 1 0 28(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686019 50463235 50463235 50463235 50463235 50463235)
		(33686018 33751554 33751810 33751554 33751810 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 481 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 68 (bcd_sum_tb))
	(_version ve8)
	(_time 1685699874122 2023.06.02 13:27:54)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 06095400055051110207145c5200530005000e0350)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_Input)(BCD_Input))
					((Sum_Output)(Sum_Output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685699928923 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699928924 2023.06.02 13:28:48)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 131315144645420544170749471411101210111511)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 765           1685699928947 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685699928948 2023.06.02 13:28:48)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 232320262574243570733279762527252624212525)
	(_ent
		(_time 1685699706449)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 725           1685699928953 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685699928954 2023.06.02 13:28:48)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 32323f37316535243462236867343634373530343a)
	(_ent
		(_time 1685699706464)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 2719          1685699928959 behavioral
(_unit VHDL(bcd_sum 0 41(behavioral 0 52))
	(_version ve8)
	(_time 1685699928960 2023.06.02 13:28:48)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 323235373365622760332169663466343034313436)
	(_ent
		(_time 1685699928957)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Cin -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port(_int A -2 0 62(_ent (_in))))
				(_port(_int B -2 0 62(_ent (_in))))
				(_port(_int Sum -2 0 63(_ent (_out))))
				(_port(_int Cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_inst FA 0 70(_comp FullAdder)
		(_port
			((A)(BCD_Input(_index 1)))
			((B)(BCD_Input(_index 2)))
			((Cin)((i 2)))
			((Sum)(Sum(_index 3)))
			((Cout)(Cin))
		)
		(_use(_ent . FullAdder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA 0 79(_comp HalfAdder)
		(_port
			((A)(BCD_Input(_index 4)))
			((B)(BCD_Input(_index 5)))
			((Sum)(Sum(_index 6)))
			((Cout)(Cin))
		)
		(_use(_ent . HalfAdder)
		)
	)
	(_generate FA_HA 0 87(_for 3 )
		(_inst FA 0 88(_comp FullAdder)
			(_port
				((A)(BCD_Input(_index 7)))
				((B)(BCD_Input(_index 8)))
				((Cin)(Cin))
				((Sum)(Sum(_index 9)))
				((Cout)(Cin))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_inst HA 0 97(_comp HalfAdder)
			(_port
				((A)(BCD_Input(_index 10)))
				((B)(BCD_Input(_index 11)))
				((Sum)(Sum(_index 12)))
				((Cout)(Cin))
			)
			(_use(_ent . HalfAdder)
			)
		)
		(_object
			(_cnst(_int i 3 0 87(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 44 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~12 0 47(_array -2((_dto c 13 i 0)))))
		(_port(_int BCD_Input 0 0 47(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~12 0 48(_scalar (_to i 0 c 14))))
		(_port(_int Sum_Output 1 0 48(_ent(_out))))
		(_sig(_int Cin -2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 68(_array -2((_dto c 15 i 0)))))
		(_sig(_int Sum 2 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~n-1~13 0 87(_scalar (_to i 1 c 16))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 17 -1)
)
I 000044 55 637           1685699928974 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699928975 2023.06.02 13:28:48)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 424216401215105445410318414444444444134410)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699928980 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699928981 2023.06.02 13:28:48)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 42424240491511544b4d561b454440444b45464714)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1872          1685699928991 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685699928992 2023.06.02 13:28:48)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 525255515305024700544109065406570455565450)
	(_ent
		(_time 1685699843583)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 4)))))
				(_gen(_int count -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_Input 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~count*9*10**n~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int Sum_Output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((count)(_code 4))
		)
		(_port
			((BCD_Input)(BCD_Input))
			((Sum_Output)(Sum_Output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((count)(_code 6))
			)
			(_port
				((BCD_Input)(BCD_Input))
				((Sum_Output)(Sum_Output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \4\ (_ent gms((i 4)))))
		(_gen(_int count -1 0 11 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int BCD_Input 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int Sum_Output 1 0 28(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686019 50463235 50463235 50463235 50463235 50463235)
		(33686018 33751554 33751810 33751554 33751810 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 481 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 68 (bcd_sum_tb))
	(_version ve8)
	(_time 1685699928995 2023.06.02 13:28:48)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 5253535155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_Input)(BCD_Input))
					((Sum_Output)(Sum_Output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685699964590 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685699964591 2023.06.02 13:29:24)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 6b3b686b6f3d3a7d3c6f7f313f6c69686a68696d69)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 765           1685699964608 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685699964609 2023.06.02 13:29:24)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7b2b7d7b2c2c7c6d282b6a212e7d7f7d7e7c797d7d)
	(_ent
		(_time 1685699706449)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 725           1685699964614 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685699964615 2023.06.02 13:29:24)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7b2b737a282c7c6d7d2b6a212e7d7f7d7e7c797d73)
	(_ent
		(_time 1685699706464)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 2719          1685699964620 behavioral
(_unit VHDL(bcd_sum 0 41(behavioral 0 52))
	(_version ve8)
	(_time 1685699964621 2023.06.02 13:29:24)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7b2b797a2a2c2b6e297a68202f7d2f7d797d787d7f)
	(_ent
		(_time 1685699928956)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Cin -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port(_int A -2 0 62(_ent (_in))))
				(_port(_int B -2 0 62(_ent (_in))))
				(_port(_int Sum -2 0 63(_ent (_out))))
				(_port(_int Cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_inst FA 0 70(_comp FullAdder)
		(_port
			((A)(BCD_Input(_index 1)))
			((B)(BCD_Input(_index 2)))
			((Cin)((i 2)))
			((Sum)(Sum(_index 3)))
			((Cout)(Cin))
		)
		(_use(_ent . FullAdder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA 0 79(_comp HalfAdder)
		(_port
			((A)(BCD_Input(_index 4)))
			((B)(BCD_Input(_index 5)))
			((Sum)(Sum(_index 6)))
			((Cout)(Cin))
		)
		(_use(_ent . HalfAdder)
		)
	)
	(_generate FA_HA 0 87(_for 3 )
		(_inst FA 0 88(_comp FullAdder)
			(_port
				((A)(BCD_Input(_index 7)))
				((B)(BCD_Input(_index 8)))
				((Cin)(Cin))
				((Sum)(Sum(_index 9)))
				((Cout)(Cin))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_inst HA 0 97(_comp HalfAdder)
			(_port
				((A)(BCD_Input(_index 10)))
				((B)(BCD_Input(_index 11)))
				((Sum)(Sum(_index 12)))
				((Cout)(Cin))
			)
			(_use(_ent . HalfAdder)
			)
		)
		(_object
			(_cnst(_int i 3 0 87(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 44 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~12 0 47(_array -2((_dto c 13 i 0)))))
		(_port(_int BCD_Input 0 0 47(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~12 0 48(_scalar (_to i 0 c 14))))
		(_port(_int Sum_Output 1 0 48(_ent(_out))))
		(_sig(_int Cin -2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 68(_array -2((_dto c 15 i 0)))))
		(_sig(_int Sum 2 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~n-1~13 0 87(_scalar (_to i 1 c 16))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 17 -1)
)
I 000044 55 637           1685699964642 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685699964643 2023.06.02 13:29:24)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 9acacb9599cdc88c9d99dbc0999c9c9c9c9ccb9cc8)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685699964648 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685699964649 2023.06.02 13:29:24)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 9aca9f95c2cdc98c93958ec39d9c989c939d9e9fcc)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1872          1685699964660 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685699964661 2023.06.02 13:29:24)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code aafaa8fdf8fdfabff8adb9f1feacfeaffcadaeaca8)
	(_ent
		(_time 1685699964658)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int count -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_Input 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~count*9*10**n~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int Sum_Output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((count)(_code 4))
		)
		(_port
			((BCD_Input)(BCD_Input))
			((Sum_Output)(Sum_Output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((count)(_code 6))
			)
			(_port
				((BCD_Input)(BCD_Input))
				((Sum_Output)(Sum_Output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 11 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int BCD_Input 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int Sum_Output 1 0 28(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686019 50463235 50463235 50463235 50463235 50463235)
		(33686018 33751554 33751810 33751554 33751810 50528770 50528770 50528770)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 481 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 67 (bcd_sum_tb))
	(_version ve8)
	(_time 1685699964664 2023.06.02 13:29:24)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code aafbaefdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_Input)(BCD_Input))
					((Sum_Output)(Sum_Output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685700036330 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700036331 2023.06.02 13:30:36)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code a1a7aaf6f6f7f0b7f6a5b5fbf5a6a3a2a0a2a3a7a3)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 765           1685700036349 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685700036350 2023.06.02 13:30:36)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b1b7bfe4b5e6b6a7e2e1a0ebe4b7b5b7b4b6b3b7b7)
	(_ent
		(_time 1685699706449)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 725           1685700036355 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685700036356 2023.06.02 13:30:36)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c1c7c194c196c6d7c791d09b94c7c5c7c4c6c3c7c9)
	(_ent
		(_time 1685699706464)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 2719          1685700036361 behavioral
(_unit VHDL(bcd_sum 0 41(behavioral 0 52))
	(_version ve8)
	(_time 1685700036362 2023.06.02 13:30:36)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c1c7cb94c39691d493c0d29a95c795c7c3c7c2c7c5)
	(_ent
		(_time 1685699928956)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Cin -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port(_int A -2 0 62(_ent (_in))))
				(_port(_int B -2 0 62(_ent (_in))))
				(_port(_int Sum -2 0 63(_ent (_out))))
				(_port(_int Cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_inst FA 0 70(_comp FullAdder)
		(_port
			((A)(BCD_Input(_index 1)))
			((B)(BCD_Input(_index 2)))
			((Cin)((i 2)))
			((Sum)(Sum(_index 3)))
			((Cout)(Cin))
		)
		(_use(_ent . FullAdder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA 0 79(_comp HalfAdder)
		(_port
			((A)(BCD_Input(_index 4)))
			((B)(BCD_Input(_index 5)))
			((Sum)(Sum(_index 6)))
			((Cout)(Cin))
		)
		(_use(_ent . HalfAdder)
		)
	)
	(_generate FA_HA 0 87(_for 3 )
		(_inst FA 0 88(_comp FullAdder)
			(_port
				((A)(BCD_Input(_index 7)))
				((B)(BCD_Input(_index 8)))
				((Cin)(Cin))
				((Sum)(Sum(_index 9)))
				((Cout)(Cin))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_inst HA 0 97(_comp HalfAdder)
			(_port
				((A)(BCD_Input(_index 10)))
				((B)(BCD_Input(_index 11)))
				((Sum)(Sum(_index 12)))
				((Cout)(Cin))
			)
			(_use(_ent . HalfAdder)
			)
		)
		(_object
			(_cnst(_int i 3 0 87(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 44 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~12 0 47(_array -2((_dto c 13 i 0)))))
		(_port(_int BCD_Input 0 0 47(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~12 0 48(_scalar (_to i 0 c 14))))
		(_port(_int Sum_Output 1 0 48(_ent(_out))))
		(_sig(_int Cin -2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 68(_array -2((_dto c 15 i 0)))))
		(_sig(_int Sum 2 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~n-1~13 0 87(_scalar (_to i 1 c 16))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 17 -1)
)
I 000044 55 637           1685700036377 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700036378 2023.06.02 13:30:36)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d0d68982828782c6d7d3918ad3d6d6d6d6d681d682)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700036383 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700036384 2023.06.02 13:30:36)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d0d6dd82d98783c6d9dfc489d7d6d2d6d9d7d4d586)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1782          1685700036394 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685700036395 2023.06.02 13:30:36)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code e0e6eab3e3b7b0f5b2e7f3bbb4e6b4e5b6e7e4e6e2)
	(_ent
		(_time 1685699964657)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int count -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_Input 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~count*9*10**n~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int Sum_Output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((count)(_code 4))
		)
		(_port
			((BCD_Input)(BCD_Input))
			((Sum_Output)(Sum_Output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((count)(_code 6))
			)
			(_port
				((BCD_Input)(BCD_Input))
				((Sum_Output)(Sum_Output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 11 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int BCD_Input 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int Sum_Output 1 0 28(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686019)
		(33686018 33751554 33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 481 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 67 (bcd_sum_tb))
	(_version ve8)
	(_time 1685700036400 2023.06.02 13:30:36)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code e0e7ecb3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_Input)(BCD_Input))
					((Sum_Output)(Sum_Output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685700201604 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700201605 2023.06.02 13:33:21)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 434d15411615125514475719174441404240414541)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 765           1685700201627 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685700201628 2023.06.02 13:33:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 525c01505505554401024308075456545755505454)
	(_ent
		(_time 1685699706449)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 725           1685700201633 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685700201634 2023.06.02 13:33:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 525c0f51510555445402430807545654575550545a)
	(_ent
		(_time 1685699706464)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000044 55 637           1685700201656 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700201657 2023.06.02 13:33:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 727c76732225206475713328717474747474237420)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700201665 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700201666 2023.06.02 13:33:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 818fd18f89d6d297888e95d88687838788868584d7)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1782          1685700201688 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685700201689 2023.06.02 13:33:21)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 919fc69e93c6c184c39682cac597c594c796959793)
	(_ent
		(_time 1685699964657)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int count -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_Input 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~count*9*10**n~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int Sum_Output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((count)(_code 4))
		)
		(_port
			((BCD_Input)(BCD_Input))
			((Sum_Output)(Sum_Output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((count)(_code 6))
			)
			(_port
				((BCD_Input)(BCD_Input))
				((Sum_Output)(Sum_Output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 11 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int BCD_Input 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int Sum_Output 1 0 28(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686019)
		(33686018 33751554 33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 481 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 67 (bcd_sum_tb))
	(_version ve8)
	(_time 1685700201693 2023.06.02 13:33:21)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 919ec09e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_Input)(BCD_Input))
					((Sum_Output)(Sum_Output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685700214410 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700214411 2023.06.02 13:33:34)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 40154342161611561744541a144742434143424642)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 765           1685700214425 behavioral
(_unit VHDL(fulladder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685700214426 2023.06.02 13:33:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4f1a494c1c1848591c1f5e151a494b494a484d4949)
	(_ent
		(_time 1685699706449)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000051 55 725           1685700214431 behavioral
(_unit VHDL(halfadder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685700214432 2023.06.02 13:33:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4f1a474d18184859491f5e151a494b494a484d4947)
	(_ent
		(_time 1685699706464)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000051 55 2719          1685700214437 behavioral
(_unit VHDL(bcd_sum 0 41(behavioral 0 52))
	(_version ve8)
	(_time 1685700214438 2023.06.02 13:33:34)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4f1a4d4d1a181f5a1d4e5c141b491b494d494c494b)
	(_ent
		(_time 1685699928956)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -2 0 55(_ent (_in))))
				(_port(_int B -2 0 55(_ent (_in))))
				(_port(_int Cin -2 0 55(_ent (_in))))
				(_port(_int Sum -2 0 56(_ent (_out))))
				(_port(_int Cout -2 0 56(_ent (_out))))
			)
		)
		(HalfAdder
			(_object
				(_port(_int A -2 0 62(_ent (_in))))
				(_port(_int B -2 0 62(_ent (_in))))
				(_port(_int Sum -2 0 63(_ent (_out))))
				(_port(_int Cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_inst FA 0 70(_comp FullAdder)
		(_port
			((A)(BCD_Input(_index 1)))
			((B)(BCD_Input(_index 2)))
			((Cin)((i 2)))
			((Sum)(Sum(_index 3)))
			((Cout)(Cin))
		)
		(_use(_ent . FullAdder)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst HA 0 79(_comp HalfAdder)
		(_port
			((A)(BCD_Input(_index 4)))
			((B)(BCD_Input(_index 5)))
			((Sum)(Sum(_index 6)))
			((Cout)(Cin))
		)
		(_use(_ent . HalfAdder)
		)
	)
	(_generate FA_HA 0 87(_for 3 )
		(_inst FA 0 88(_comp FullAdder)
			(_port
				((A)(BCD_Input(_index 7)))
				((B)(BCD_Input(_index 8)))
				((Cin)(Cin))
				((Sum)(Sum(_index 9)))
				((Cout)(Cin))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_inst HA 0 97(_comp HalfAdder)
			(_port
				((A)(BCD_Input(_index 10)))
				((B)(BCD_Input(_index 11)))
				((Sum)(Sum(_index 12)))
				((Cout)(Cin))
			)
			(_use(_ent . HalfAdder)
			)
		)
		(_object
			(_cnst(_int i 3 0 87(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 44 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~12 0 47(_array -2((_dto c 13 i 0)))))
		(_port(_int BCD_Input 0 0 47(_ent(_in))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~12 0 48(_scalar (_to i 0 c 14))))
		(_port(_int Sum_Output 1 0 48(_ent(_out))))
		(_sig(_int Cin -2 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 68(_array -2((_dto c 15 i 0)))))
		(_sig(_int Sum 2 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~n-1~13 0 87(_scalar (_to i 1 c 16))))
		(_prcs
			(line__106(_arch 0 0 106(_assignment(_trgt(1))(_sens(3))(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 17 -1)
)
I 000044 55 637           1685700214453 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700214454 2023.06.02 13:33:34)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 5f0a0e5c5b080d49585c1e055c59595959590e590d)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700214459 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700214460 2023.06.02 13:33:34)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 6e3b6b6e32393d7867617a3769686c6867696a6b38)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000056 55 1782          1685700214473 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685700214474 2023.06.02 13:33:34)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 7e2b7c7f28292e6b2c796d252a782a7b28797a787c)
	(_ent
		(_time 1685699964657)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int count -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_Input 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~count*9*10**n~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int Sum_Output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((count)(_code 4))
		)
		(_port
			((BCD_Input)(BCD_Input))
			((Sum_Output)(Sum_Output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((count)(_code 6))
			)
			(_port
				((BCD_Input)(BCD_Input))
				((Sum_Output)(Sum_Output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 11 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int BCD_Input 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int Sum_Output 1 0 28(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686019)
		(33686018 33751554 33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
I 000040 55 481 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 67 (bcd_sum_tb))
	(_version ve8)
	(_time 1685700214477 2023.06.02 13:33:34)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code 7e2a7a7f2e2829697a7f6c242a782b787d78767b28)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_Input)(BCD_Input))
					((Sum_Output)(Sum_Output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685700441984 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700441985 2023.06.02 13:37:21)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 3a3f303f3d6c6b2c6d3e2e606e3d38393b39383c38)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 745           1685700442037 Behavioral
(_unit VHDL(fa 0 61(behavioral 0 68))
	(_version ve8)
	(_time 1685700442038 2023.06.02 13:37:22)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 696c6669613e3b7f696f7f33396f6f6f686f6f6f68)
	(_ent
		(_time 1685700442034)
	)
	(_object
		(_port(_int A -1 0 63(_ent(_in))))
		(_port(_int B -1 0 63(_ent(_in))))
		(_port(_int Cin -1 0 63(_ent(_in))))
		(_port(_int Sum -1 0 64(_ent(_out))))
		(_port(_int Cout -1 0 64(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 699           1685700442050 Behavioral
(_unit VHDL(ha 0 80(behavioral 0 87))
	(_version ve8)
	(_time 1685700442051 2023.06.02 13:37:22)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 787d7979712f246e787e6022287e707e797e707e79)
	(_ent
		(_time 1685700442044)
	)
	(_object
		(_port(_int A -1 0 82(_ent(_in))))
		(_port(_int B -1 0 82(_ent(_in))))
		(_port(_int Sum -1 0 83(_ent(_out))))
		(_port(_int Cout -1 0 83(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685700442081 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700442082 2023.06.02 13:37:22)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 9792cf98c2c0c5819094d6cd949191919191c691c5)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700442092 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700442093 2023.06.02 13:37:22)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a7a2abf0a9f0f4b1aea8b3fea0a1a5a1aea0a3a2f1)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
V 000056 55 1782          1685700442114 TB_ARCHITECTURE
(_unit VHDL(bcd_sum_tb 0 7(tb_architecture 0 14))
	(_version ve8)
	(_time 1685700442115 2023.06.02 13:37:22)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code c6c3cd93c39196d394c1d59d92c092c390c1c2c0c4)
	(_ent
		(_time 1685699964657)
	)
	(_comp
		(BCD_Sum
			(_object
				(_gen(_int n -1 0 18(_ent((i 3)))))
				(_gen(_int count -1 0 19(_ent((i 10)))))
				(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~13 0 21(_array -2((_dto c 1 i 0)))))
				(_port(_int BCD_Input 2 0 21(_ent (_in))))
				(_type(_int ~INTEGER~range~0~to~count*9*10**n~13 0 22(_scalar (_to i 0 c 2))))
				(_port(_int Sum_Output 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 35(_comp BCD_Sum)
		(_gen
			((n)(_code 3))
			((count)(_code 4))
		)
		(_port
			((BCD_Input)(BCD_Input))
			((Sum_Output)(Sum_Output))
		)
		(_use(_ent . BCD_Sum)
			(_gen
				((n)(_code 5))
				((count)(_code 6))
			)
			(_port
				((BCD_Input)(BCD_Input))
				((Sum_Output)(Sum_Output))
			)
		)
	)
	(_object
		(_gen(_int n -1 0 10 \3\ (_ent gms((i 3)))))
		(_gen(_int count -1 0 11 \10\ (_ent gms((i 10)))))
		(_type(_int ~STD_LOGIC_VECTOR{count*n*4-1~downto~0}~132 0 26(_array -2((_dto c 7 i 0)))))
		(_sig(_int BCD_Input 0 0 26(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~count*9*10**n~133 0 28(_scalar (_to i 0 c 8))))
		(_sig(_int Sum_Output 1 0 28(_arch(_uni))))
		(_prcs
			(stimulus_process(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(33686018 50463234 33686019)
		(33686018 33751554 33751810)
	)
	(_model . TB_ARCHITECTURE 9 -1)
)
V 000040 55 481 0 testbench_for_bcd_sum
(_configuration VHDL (testbench_for_bcd_sum 0 67 (bcd_sum_tb))
	(_version ve8)
	(_time 1685700442121 2023.06.02 13:37:22)
	(_source(\../src/TestBench/bcd_sum_TB.vhd\))
	(_parameters tan)
	(_code c6c2cb93c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . BCD_Sum behavioral
				(_port
					((BCD_Input)(BCD_Input))
					((Sum_Output)(Sum_Output))
				)
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000051 55 1482          1685700463782 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700463783 2023.06.02 13:37:43)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 5f51095c5f090e49085b4b050b585d5c5e5c5d595d)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 745           1685700463815 Behavioral
(_unit VHDL(fa 0 61(behavioral 0 68))
	(_version ve8)
	(_time 1685700463816 2023.06.02 13:37:43)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 7e702d7f2a292c687e7868242e7878787f7878787f)
	(_ent
		(_time 1685700442033)
	)
	(_object
		(_port(_int A -1 0 63(_ent(_in))))
		(_port(_int B -1 0 63(_ent(_in))))
		(_port(_int Cin -1 0 63(_ent(_in))))
		(_port(_int Sum -1 0 64(_ent(_out))))
		(_port(_int Cout -1 0 64(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 699           1685700463824 Behavioral
(_unit VHDL(ha 0 80(behavioral 0 87))
	(_version ve8)
	(_time 1685700463825 2023.06.02 13:37:43)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 8d83d083d8dad19b8d8b95d7dd8b858b8c8b858b8c)
	(_ent
		(_time 1685700442043)
	)
	(_object
		(_port(_int A -1 0 82(_ent(_in))))
		(_port(_int B -1 0 82(_ent(_in))))
		(_port(_int Sum -1 0 83(_ent(_out))))
		(_port(_int Cout -1 0 83(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685700463851 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700463852 2023.06.02 13:37:43)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 9d9399929bcacf8b9a9edcc79e9b9b9b9b9bcc9bcf)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700463861 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700463862 2023.06.02 13:37:43)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code ada3fdfaf0fafebba4a2b9f4aaabafaba4aaa9a8fb)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685700520723 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700520724 2023.06.02 13:38:40)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code c8c8989d969e99de9fccdc929ccfcacbc9cbcaceca)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 745           1685700520753 Behavioral
(_unit VHDL(fa 0 61(behavioral 0 68))
	(_version ve8)
	(_time 1685700520754 2023.06.02 13:38:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code e7e7b2b4e1b0b5f1e7e1f1bdb7e1e1e1e6e1e1e1e6)
	(_ent
		(_time 1685700442033)
	)
	(_object
		(_port(_int A -1 0 63(_ent(_in))))
		(_port(_int B -1 0 63(_ent(_in))))
		(_port(_int Cin -1 0 63(_ent(_in))))
		(_port(_int Sum -1 0 64(_ent(_out))))
		(_port(_int Cout -1 0 64(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 699           1685700520766 Behavioral
(_unit VHDL(ha 0 80(behavioral 0 87))
	(_version ve8)
	(_time 1685700520767 2023.06.02 13:38:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code f7f7aca7f1a0abe1f7f1efada7f1fff1f6f1fff1f6)
	(_ent
		(_time 1685700442043)
	)
	(_object
		(_port(_int A -1 0 82(_ent(_in))))
		(_port(_int B -1 0 82(_ent(_in))))
		(_port(_int Sum -1 0 83(_ent(_out))))
		(_port(_int Cout -1 0 83(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__91(_arch 1 0 91(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685700520792 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700520793 2023.06.02 13:38:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 16161311424144001115574c151010101010471044)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700520804 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700520805 2023.06.02 13:38:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 16164711194145001f19024f111014101f11121340)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685700629712 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700629713 2023.06.02 13:40:29)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9097959fc6c6c186c79484cac49792939193929692)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 741           1685700629731 Behavioral
(_unit VHDL(fa 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700629732 2023.06.02 13:40:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code a0a7a0f7a1f7f2b6a0a7b6faf0a6a6a6a1a6a6a6a1)
	(_ent
		(_time 1685700629723)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 8(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__18(_arch 1 0 18(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 700           1685700629747 Behavioral
(_unit VHDL(ha 0 25(behavioral 0 34))
	(_version ve8)
	(_time 1685700629748 2023.06.02 13:40:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code afa8a1f8f8f8f3b9afa9b7f5ffa9a7a9aea9a7a9ae)
	(_ent
		(_time 1685700629740)
	)
	(_object
		(_port(_int a -1 0 27(_ent(_in))))
		(_port(_int b -1 0 28(_ent(_in))))
		(_port(_int sum -1 0 29(_ent(_out))))
		(_port(_int carry -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000042 55 614 1685700629753 array10_pkg
(_unit VHDL(array10_pkg 0 44)
	(_version ve8)
	(_time 1685700629754 2023.06.02 13:40:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code afa8a8f9fbf9f9b9aea0b6f0ffacafaaf9a8afa9fd)
	(_object
		(_cnst(_int n -1 0 45(_ent((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~15 0 46(_array -2((_dto i 3 i 0)))))
		(_type(_int BCD_array 0 46(_array 0((_to i 0 i 9)))))
		(_type(_int BCD_array10 0 47(_array 1((_to i 0 i 9)))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000044 55 637           1685700629799 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700629800 2023.06.02 13:40:29)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code ded9898cd9898cc8d9dd9f84ddd8d8d8d8d88fd88c)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700629809 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700629810 2023.06.02 13:40:29)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code eee9edbdb2b9bdf8e7e1fab7e9e8ece8e7e9eaebb8)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685700674160 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700674161 2023.06.02 13:41:14)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 26732122767077307122327c722124252725242024)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 741           1685700674175 Behavioral
(_unit VHDL(fa 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700674176 2023.06.02 13:41:14)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 35603730316267233532236f653333333433333334)
	(_ent
		(_time 1685700629722)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 8(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__18(_arch 1 0 18(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 700           1685700674181 Behavioral
(_unit VHDL(ha 0 25(behavioral 0 34))
	(_version ve8)
	(_time 1685700674182 2023.06.02 13:41:14)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 356039303162692335332d6f65333d3334333d3334)
	(_ent
		(_time 1685700629739)
	)
	(_object
		(_port(_int a -1 0 27(_ent(_in))))
		(_port(_int b -1 0 28(_ent(_in))))
		(_port(_int sum -1 0 29(_ent(_out))))
		(_port(_int carry -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685700674218 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700674219 2023.06.02 13:41:14)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 54010157020306425357150e575252525252055206)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700674228 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700674229 2023.06.02 13:41:14)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 64316564693337726d6b703d636266626d63606132)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685700680813 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700680814 2023.06.02 13:41:20)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 26747022767077307122327c722124252725242024)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 741           1685700680827 Behavioral
(_unit VHDL(fa 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700680828 2023.06.02 13:41:20)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 35676630316267233532236f653333333433333334)
	(_ent
		(_time 1685700629722)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 8(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 11(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__18(_arch 1 0 18(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 700           1685700680833 Behavioral
(_unit VHDL(ha 0 25(behavioral 0 34))
	(_version ve8)
	(_time 1685700680834 2023.06.02 13:41:20)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 356768303162692335332d6f65333d3334333d3334)
	(_ent
		(_time 1685700629739)
	)
	(_object
		(_port(_int a -1 0 27(_ent(_in))))
		(_port(_int b -1 0 28(_ent(_in))))
		(_port(_int sum -1 0 29(_ent(_out))))
		(_port(_int carry -1 0 30(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__37(_arch 1 0 37(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685700680864 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700680865 2023.06.02 13:41:20)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 55075156020207435256140f565353535353045307)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700680874 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700680875 2023.06.02 13:41:20)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 55070556590206435c5a410c525357535c52515003)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685700876859 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700876860 2023.06.02 13:44:36)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code f5a7a4a5a6a3a4e3a2f1e1afa1f2f7f6f4f6f7f3f7)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685700876879 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685700876880 2023.06.02 13:44:36)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 04565103055303125754425e540200020002010306)
	(_ent
		(_time 1685700876877)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685700876896 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 27))
	(_version ve8)
	(_time 1685700876897 2023.06.02 13:44:36)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 24767f20217323322277627e742220222022212326)
	(_ent
		(_time 1685699144945)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685700876973 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700876974 2023.06.02 13:44:36)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 722070732225206475713328717474747474237420)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700876994 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700876995 2023.06.02 13:44:36)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 81d3d78f89d6d297888e95d88687838788868584d7)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685700889921 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685700889922 2023.06.02 13:44:49)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code fbfdadabffadaaedacffefa1affcf9f8faf8f9fdf9)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685700889941 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685700889942 2023.06.02 13:44:49)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 0b0d5b0c5c5c0c1d585b4d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1685700876876)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685700889947 Behavioral
(_unit VHDL(half_adder 0 23(behavioral 0 30))
	(_version ve8)
	(_time 1685700889948 2023.06.02 13:44:49)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1a1c441d4a4d1d0c1c4a5c404a1c1e1c1e1c1f1d18)
	(_ent
		(_time 1685700889945)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685700890005 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685700890006 2023.06.02 13:44:50)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 595f5e5a020e0b4f5e5a18035a5f5f5f5f5f085f0b)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685700890020 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685700890021 2023.06.02 13:44:50)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 696f3a69693e3a7f60667d306e6f6b6f606e6d6c3f)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701081967 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701081968 2023.06.02 13:48:01)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 2a7a7d2e2d7c7b3c7d2e3e707e2d28292b29282c28)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685701081992 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 24))
	(_version ve8)
	(_time 1685701081993 2023.06.02 13:48:01)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 49191b4a451e4e5f1a190f13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1685700876876)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685701082003 Behavioral
(_unit VHDL(half_adder 0 23(behavioral 0 42))
	(_version ve8)
	(_time 1685701082004 2023.06.02 13:48:02)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5909055a510e5e4f5f091f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1685700889944)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685701082088 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701082089 2023.06.02 13:48:02)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code a7f7a2f0f2f0f5b1a0a4e6fda4a1a1a1a1a1f6a1f5)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701082104 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701082105 2023.06.02 13:48:02)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code b7e7e6e3b9e0e4a1beb8a3eeb0b1b5b1beb0b3b2e1)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701288667 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701288668 2023.06.02 13:51:28)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 999d9e96c6cfc88fce9d8dc3cd9e9b9a989a9b9f9b)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685701288685 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 24))
	(_version ve8)
	(_time 1685701288686 2023.06.02 13:51:28)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code a9adabffa5feaebffaf9eff3f9afadafadafacaeab)
	(_ent
		(_time 1685700876876)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 747           1685701288702 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 42))
	(_version ve8)
	(_time 1685701288703 2023.06.02 13:51:28)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code a9adabffa5feaebffaf9eff3f9afadafadafacaeab)
	(_ent
		(_time 1685700876876)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685701288735 Behavioral
(_unit VHDL(half_adder 0 23(behavioral 0 60))
	(_version ve8)
	(_time 1685701288736 2023.06.02 13:51:28)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code d8dcd48ad18fdfcede889e8288dedcdedcdedddfda)
	(_ent
		(_time 1685700889944)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__62(_arch 0 0 62(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__63(_arch 1 0 63(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685701288778 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701288779 2023.06.02 13:51:28)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 07035301525055110004465d040101010101560155)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701288787 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701288788 2023.06.02 13:51:28)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 07030701095054110e08135e000105010e00030251)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701304871 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701304872 2023.06.02 13:51:44)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code e4e4e4b7b6b2b5f2b3e0f0beb0e3e6e7e5e7e6e2e6)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685701304895 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 24))
	(_version ve8)
	(_time 1685701304896 2023.06.02 13:51:44)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 04040603055303125754425e540200020002010306)
	(_ent
		(_time 1685700876876)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__26(_arch 0 0 26(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685701304901 Behavioral
(_unit VHDL(half_adder 0 23(behavioral 0 42))
	(_version ve8)
	(_time 1685701304902 2023.06.02 13:51:44)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 04040802015303120254425e540200020002010306)
	(_ent
		(_time 1685700889944)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__45(_arch 1 0 45(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685701304935 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701304936 2023.06.02 13:51:44)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 232376277274713524206279202525252525722571)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701304959 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701304960 2023.06.02 13:51:44)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 42424340491511544b4d561b454440444b45464714)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701360522 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701360523 2023.06.02 13:52:40)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 3d386a383f6b6c2b6a392967693a3f3e3c3e3f3b3f)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685701360538 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 23))
	(_version ve8)
	(_time 1685701360539 2023.06.02 13:52:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5c590e5e0a0b5b4a0f0c1a060c5a585a585a595b5e)
	(_ent
		(_time 1685700876876)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685701360551 Behavioral
(_unit VHDL(half_adder 0 23(behavioral 0 41))
	(_version ve8)
	(_time 1685701360552 2023.06.02 13:52:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 6c69306c3e3b6b7a6a3c2a363c6a686a686a696b6e)
	(_ent
		(_time 1685700889944)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685701360589 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701360590 2023.06.02 13:52:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7b7e7e7a7b2c296d7c783a21787d7d7d7d7d2a7d29)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701360600 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701360601 2023.06.02 13:52:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 8b8eda85d0dcd89d82849fd28c8d898d828c8f8edd)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701482836 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701482837 2023.06.02 13:54:42)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 15124412464344034211014f411217161416171317)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685701482858 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 23))
	(_version ve8)
	(_time 1685701482859 2023.06.02 13:54:42)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 25227120257222337675637f752321232123202227)
	(_ent
		(_time 1685700876876)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__26(_arch 1 0 26(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685701482864 Behavioral
(_unit VHDL(half_adder 0 23(behavioral 0 41))
	(_version ve8)
	(_time 1685701482865 2023.06.02 13:54:42)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 25227f21217222332375637f752321232123202227)
	(_ent
		(_time 1685700889944)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685701482916 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701482917 2023.06.02 13:54:42)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 636460633234317564602239606565656565326531)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701482934 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701482935 2023.06.02 13:54:42)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 73742472792420657a7c672a747571757a74777625)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701555237 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701555238 2023.06.02 13:55:55)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code ebeeedb8efbdbafdbcefffb1bfece9e8eae8e9ede9)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 747           1685701555273 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 11))
	(_version ve8)
	(_time 1685701555274 2023.06.02 13:55:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 0b0e0b0c5c5c0c1d585b4d515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1685700876876)
	)
	(_object
		(_port(_int A -1 0 7(_ent(_in))))
		(_port(_int B -1 0 7(_ent(_in))))
		(_port(_int Cin -1 0 7(_ent(_in))))
		(_port(_int Sum -1 0 8(_ent(_out))))
		(_port(_int Cout -1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__14(_arch 1 0 14(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 707           1685701555293 Behavioral
(_unit VHDL(half_adder 0 23(behavioral 0 28))
	(_version ve8)
	(_time 1685701555294 2023.06.02 13:55:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1a1f141d4a4d1d0c1c4a5c404a1c1e1c1e1c1f1d18)
	(_ent
		(_time 1685700889944)
	)
	(_object
		(_port(_int A -1 0 25(_ent(_in))))
		(_port(_int B -1 0 25(_ent(_in))))
		(_port(_int Sum -1 0 26(_ent(_out))))
		(_port(_int Cout -1 0 26(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__31(_arch 1 0 31(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685701555349 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701555350 2023.06.02 13:55:55)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 595c0e5a020e0b4f5e5a18035a5f5f5f5f5f085f0b)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701555385 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701555386 2023.06.02 13:55:55)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 787d7b79792f2b6e71776c217f7e7a7e717f7c7d2e)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701659709 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701659710 2023.06.02 13:57:39)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 00555606565651165704145a540702030103020602)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4410          1685701659743 Behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 24))
	(_version ve8)
	(_time 1685701659744 2023.06.02 13:57:39)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 1f4a48184a484f0a4d1c0e454a191b191a181d191d)
	(_ent
		(_time 1685701659734)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 27(_ent (_in))))
				(_port(_int b -2 0 27(_ent (_in))))
				(_port(_int cin -2 0 27(_ent (_in))))
				(_port(_int sum -2 0 28(_ent (_out))))
				(_port(_int cout -2 0 28(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 34(_ent (_in))))
				(_port(_int b -2 0 34(_ent (_in))))
				(_port(_int sum -2 0 35(_ent (_out))))
				(_port(_int cout -2 0 35(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 46(_for 14 )
		(_generate gen_carry 0 47(_for 15 )
			(_inst FA_instance 0 48(_comp Full_Adder)
				(_port
					((a)(bcd_nums(_index 3)))
					((b)(bcd_nums(_index 4)))
					((cin)(carry(_index 5)))
					((sum)(digit_sums(_index 6)))
					((cout)(carry(_index 7)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 47(_arch)))
			)
		)
		(_generate gen_sum 0 57(_for 16 )
			(_inst HA_instance 0 58(_comp Half_Adder)
				(_port
					((a)(bcd_nums(_index 8)))
					((b)(bcd_nums(_index 9)))
					((sum)(digit_sums(_index 10)))
					((cout)(carry(_index 11)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 57(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 46(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 47(_scalar (_to i 1 c 12))))
			(_type(_int ~INTEGER~range~1~to~n-2~13 0 57(_scalar (_to i 1 c 13))))
			(_prcs
				(line__66(_arch 1 0 66(_assignment(_trgt(11(_index 14)))(_sens(12(_index 15)))(_read(12(_index 16))))))
				(line__67(_arch 2 0 67(_assignment(_trgt(10))(_sens(12(_range 17))(13(_range 18)))(_read(12(_range 19))(13(_range 20))))))
			)
		)
		(_part (12(_index 21))
		)
	)
	(_object
		(_gen(_int n -1 0 7 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 22 i 0)))))
		(_port(_int bcd_nums1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 11(_array -2((_dto c 23 i 0)))))
		(_port(_int bcd_nums2 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 12(_array -2((_dto c 24 i 0)))))
		(_port(_int bcd_nums3 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 13(_array -2((_dto c 25 i 0)))))
		(_port(_int bcd_nums4 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 14(_array -2((_dto c 26 i 0)))))
		(_port(_int bcd_nums5 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 15(_array -2((_dto c 27 i 0)))))
		(_port(_int bcd_nums6 5 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 16(_array -2((_dto c 28 i 0)))))
		(_port(_int bcd_nums7 6 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 17(_array -2((_dto c 29 i 0)))))
		(_port(_int bcd_nums8 7 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 18(_array -2((_dto c 30 i 0)))))
		(_port(_int bcd_nums9 8 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 19(_array -2((_dto c 31 i 0)))))
		(_port(_int bcd_nums10 9 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 20(_array -2((_dto c 32 i 0)))))
		(_port(_int sum_out 10 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 33 i 0)))))
		(_sig(_int carry 11 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~13 0 40(_array -2((_dto c 34 i 0)))))
		(_sig(_int digit_sums 12 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 41(_array -2((_dto c 35 i 0)))))
		(_sig(_int bcd_nums 13 0 41(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 46(_scalar (_to i 1 i 9))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 36 -1)
)
I 000044 55 637           1685701659803 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701659804 2023.06.02 13:57:39)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 5e0b5a5d59090c48595d1f045d58585858580f580c)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701659829 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701659830 2023.06.02 13:57:39)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 6d383d6d303a3e7b646279346a6b6f6b646a69683b)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701840800 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701840801 2023.06.02 14:00:40)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 66696466363037703162723c326164656765646064)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4237          1685701840829 Behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 24))
	(_version ve8)
	(_time 1685701840830 2023.06.02 14:00:40)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 757a7674732225602777642f207371737072777377)
	(_ent
		(_time 1685701659733)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 27(_ent (_in))))
				(_port(_int b -2 0 27(_ent (_in))))
				(_port(_int cin -2 0 27(_ent (_in))))
				(_port(_int sum -2 0 28(_ent (_out))))
				(_port(_int cout -2 0 28(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 34(_ent (_in))))
				(_port(_int b -2 0 34(_ent (_in))))
				(_port(_int sum -2 0 35(_ent (_out))))
				(_port(_int cout -2 0 35(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 46(_for 14 )
		(_generate gen_carry 0 47(_for 15 )
			(_inst FA_instance 0 48(_comp Full_Adder)
				(_port
					((a)(bcd_nums(_index 2)))
					((b)(bcd_nums(_index 3)))
					((cin)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((cout)(carry(_index 6)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 47(_arch)))
			)
		)
		(_generate gen_sum 0 57(_for 16 )
			(_inst HA_instance 0 58(_comp Half_Adder)
				(_port
					((a)(bcd_nums(_index 7)))
					((b)(bcd_nums(_index 8)))
					((sum)(digit_sums(_index 9)))
					((cout)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 57(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 46(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 47(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 57(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 7 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 13 i 0)))))
		(_port(_int bcd_nums1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 11(_array -2((_dto c 14 i 0)))))
		(_port(_int bcd_nums2 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 12(_array -2((_dto c 15 i 0)))))
		(_port(_int bcd_nums3 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 13(_array -2((_dto c 16 i 0)))))
		(_port(_int bcd_nums4 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int bcd_nums5 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 15(_array -2((_dto c 18 i 0)))))
		(_port(_int bcd_nums6 5 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 16(_array -2((_dto c 19 i 0)))))
		(_port(_int bcd_nums7 6 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 17(_array -2((_dto c 20 i 0)))))
		(_port(_int bcd_nums8 7 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 18(_array -2((_dto c 21 i 0)))))
		(_port(_int bcd_nums9 8 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 19(_array -2((_dto c 22 i 0)))))
		(_port(_int bcd_nums10 9 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 20(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 39(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 39(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 40(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 41(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_nums 13 0 41(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 46(_scalar (_to i 1 i 9))))
		(_prcs
			(line__44(_arch 0 0 44(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__67(_arch 1 0 67(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685701840905 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701840906 2023.06.02 14:00:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code c4cb9491929396d2c3c7859ec7c2c2c2c2c295c296)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701840911 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701840912 2023.06.02 14:00:40)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d3dcd781d98480c5dadcc78ad4d5d1d5dad4d7d685)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701933279 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701933280 2023.06.02 14:02:13)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9bcbc9949fcdca8dcc9f8fc1cf9c99989a98999d99)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685701933305 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685701933306 2023.06.02 14:02:13)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code baeaedefeeedbdace9e9fce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1685701933303)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685701933314 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685701933315 2023.06.02 14:02:13)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code baeae3eeeaedbdacbce9fce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1685701933312)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4239          1685701933327 Behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 58))
	(_version ve8)
	(_time 1685701933328 2023.06.02 14:02:13)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c9999a9cc39e99dc9bcbd8939ccfcdcfcccecbcfcb)
	(_ent
		(_time 1685701659733)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int cin -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 68(_ent (_in))))
				(_port(_int b -2 0 68(_ent (_in))))
				(_port(_int sum -2 0 69(_ent (_out))))
				(_port(_int cout -2 0 69(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 80(_for 14 )
		(_generate gen_carry 0 81(_for 15 )
			(_inst FA_instance 0 82(_comp Full_Adder)
				(_port
					((a)(bcd_nums(_index 2)))
					((b)(bcd_nums(_index 3)))
					((cin)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((cout)(carry(_index 6)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 81(_arch)))
			)
		)
		(_generate gen_sum 0 91(_for 16 )
			(_inst HA_instance 0 92(_comp Half_Adder)
				(_port
					((a)(bcd_nums(_index 7)))
					((b)(bcd_nums(_index 8)))
					((sum)(digit_sums(_index 9)))
					((cout)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 91(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 80(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 81(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 91(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 7 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 13 i 0)))))
		(_port(_int bcd_nums1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 11(_array -2((_dto c 14 i 0)))))
		(_port(_int bcd_nums2 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 12(_array -2((_dto c 15 i 0)))))
		(_port(_int bcd_nums3 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 13(_array -2((_dto c 16 i 0)))))
		(_port(_int bcd_nums4 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int bcd_nums5 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 15(_array -2((_dto c 18 i 0)))))
		(_port(_int bcd_nums6 5 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 16(_array -2((_dto c 19 i 0)))))
		(_port(_int bcd_nums7 6 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 17(_array -2((_dto c 20 i 0)))))
		(_port(_int bcd_nums8 7 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 18(_array -2((_dto c 21 i 0)))))
		(_port(_int bcd_nums9 8 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 19(_array -2((_dto c 22 i 0)))))
		(_port(_int bcd_nums10 9 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 20(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 73(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 74(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 75(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_nums 13 0 75(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 80(_scalar (_to i 1 i 9))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__101(_arch 1 0 101(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685701933367 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701933368 2023.06.02 14:02:13)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code e9b9e9bab2bebbffeeeaa8b3eaefefefefefb8efbb)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701933379 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701933380 2023.06.02 14:02:13)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f8a8aca8f9afabeef1f7eca1fffefafef1fffcfdae)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685701937017 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685701937018 2023.06.02 14:02:17)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 31373b34666760276635256b653633323032333733)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685701937039 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685701937040 2023.06.02 14:02:17)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 50565f52550757460303160a005654565456555752)
	(_ent
		(_time 1685701933302)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685701937045 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685701937046 2023.06.02 14:02:17)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 50565153510757465603160a005654565456555752)
	(_ent
		(_time 1685701933311)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4239          1685701937051 Behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 58))
	(_version ve8)
	(_time 1685701937052 2023.06.02 14:02:17)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 60666b60633730753262713a356664666567626662)
	(_ent
		(_time 1685701659733)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int cin -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 68(_ent (_in))))
				(_port(_int b -2 0 68(_ent (_in))))
				(_port(_int sum -2 0 69(_ent (_out))))
				(_port(_int cout -2 0 69(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 80(_for 14 )
		(_generate gen_carry 0 81(_for 15 )
			(_inst FA_instance 0 82(_comp Full_Adder)
				(_port
					((a)(bcd_nums(_index 2)))
					((b)(bcd_nums(_index 3)))
					((cin)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((cout)(carry(_index 6)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 81(_arch)))
			)
		)
		(_generate gen_sum 0 91(_for 16 )
			(_inst HA_instance 0 92(_comp Half_Adder)
				(_port
					((a)(bcd_nums(_index 7)))
					((b)(bcd_nums(_index 8)))
					((sum)(digit_sums(_index 9)))
					((cout)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 91(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 80(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 81(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 91(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 7 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 13 i 0)))))
		(_port(_int bcd_nums1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 11(_array -2((_dto c 14 i 0)))))
		(_port(_int bcd_nums2 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 12(_array -2((_dto c 15 i 0)))))
		(_port(_int bcd_nums3 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 13(_array -2((_dto c 16 i 0)))))
		(_port(_int bcd_nums4 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int bcd_nums5 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 15(_array -2((_dto c 18 i 0)))))
		(_port(_int bcd_nums6 5 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 16(_array -2((_dto c 19 i 0)))))
		(_port(_int bcd_nums7 6 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 17(_array -2((_dto c 20 i 0)))))
		(_port(_int bcd_nums8 7 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 18(_array -2((_dto c 21 i 0)))))
		(_port(_int bcd_nums9 8 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 19(_array -2((_dto c 22 i 0)))))
		(_port(_int bcd_nums10 9 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 20(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 73(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 74(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 75(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_nums 13 0 75(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 80(_scalar (_to i 1 i 9))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__101(_arch 1 0 101(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685701937085 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685701937086 2023.06.02 14:02:17)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7f79277e7b282d69787c3e257c79797979792e792d)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685701937091 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685701937092 2023.06.02 14:02:17)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7f79737e20282c6976706b2678797d7976787b7a29)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685702351766 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685702351767 2023.06.02 14:09:11)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 4f4c184d4f191e59184b5b151b484d4c4e4c4d494d)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 776           1685702351787 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685702351788 2023.06.02 14:09:11)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 6e6d3c6f3e3969783d3d28343e686a686a686b696c)
	(_ent
		(_time 1685702351785)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int carry_in -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int carry_out -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 741           1685702351793 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685702351794 2023.06.02 14:09:11)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 6e6d326e3a396978683d28343e686a686a686b696c)
	(_ent
		(_time 1685702351791)
	)
	(_object
		(_port(_int input1 -1 0 24(_ent(_in))))
		(_port(_int input2 -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int carry_out -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4456          1685702351800 Behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 58))
	(_version ve8)
	(_time 1685702351801 2023.06.02 14:09:11)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 6e6d386e38393e7b3c6c7f343b686a686b696c686c)
	(_ent
		(_time 1685701659733)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int input1 -2 0 61(_ent (_in))))
				(_port(_int input2 -2 0 61(_ent (_in))))
				(_port(_int carry_in -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int carry_out -2 0 62(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int input1 -2 0 68(_ent (_in))))
				(_port(_int input2 -2 0 68(_ent (_in))))
				(_port(_int sum -2 0 69(_ent (_out))))
				(_port(_int carry_out -2 0 69(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 80(_for 14 )
		(_generate gen_carry 0 81(_for 15 )
			(_inst FA_instance 0 82(_comp Full_Adder)
				(_port
					((input1)(bcd_nums(_index 2)))
					((input2)(bcd_nums(_index 3)))
					((carry_in)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((carry_out)(carry(_index 6)))
				)
				(_use(_implicit)
					(_port
						((input1)(input1))
						((input2)(input2))
						((carry_in)(carry_in))
						((sum)(sum))
						((carry_out)(carry_out))
					)
				)
			)
			(_object
				(_cnst(_int j 15 0 81(_arch)))
			)
		)
		(_generate gen_sum 0 91(_for 16 )
			(_inst HA_instance 0 92(_comp Half_Adder)
				(_port
					((input1)(bcd_nums(_index 7)))
					((input2)(bcd_nums(_index 8)))
					((sum)(digit_sums(_index 9)))
					((carry_out)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 91(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 80(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 81(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 91(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 7 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 13 i 0)))))
		(_port(_int bcd_nums1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 11(_array -2((_dto c 14 i 0)))))
		(_port(_int bcd_nums2 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 12(_array -2((_dto c 15 i 0)))))
		(_port(_int bcd_nums3 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 13(_array -2((_dto c 16 i 0)))))
		(_port(_int bcd_nums4 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int bcd_nums5 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 15(_array -2((_dto c 18 i 0)))))
		(_port(_int bcd_nums6 5 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 16(_array -2((_dto c 19 i 0)))))
		(_port(_int bcd_nums7 6 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 17(_array -2((_dto c 20 i 0)))))
		(_port(_int bcd_nums8 7 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 18(_array -2((_dto c 21 i 0)))))
		(_port(_int bcd_nums9 8 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 19(_array -2((_dto c 22 i 0)))))
		(_port(_int bcd_nums10 9 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 20(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 73(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 74(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 75(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_nums 13 0 75(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 80(_scalar (_to i 1 i 9))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__101(_arch 1 0 101(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685702351838 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685702351839 2023.06.02 14:09:11)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 8d8e88838bdadf9b8a8eccd78e8b8b8b8b8bdc8bdf)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685702351850 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685702351851 2023.06.02 14:09:11)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code adaefcfaf0fafebba4a2b9f4aaabafaba4aaa9a8fb)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685702394413 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685702394414 2023.06.02 14:09:54)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code efe9efbcefb9bef9b8ebfbb5bbe8edeceeecede9ed)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 776           1685702394438 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685702394439 2023.06.02 14:09:54)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code fff9faaeaca8f8e9acacb9a5aff9fbf9fbf9faf8fd)
	(_ent
		(_time 1685702351784)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int carry_in -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int carry_out -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 741           1685702394444 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685702394445 2023.06.02 14:09:54)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 0e0802085a590918085d48545e080a080a080b090c)
	(_ent
		(_time 1685702351790)
	)
	(_object
		(_port(_int input1 -1 0 24(_ent(_in))))
		(_port(_int input2 -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int carry_out -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685702394476 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685702394477 2023.06.02 14:09:54)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 2e287b2a29797c38292d6f742d28282828287f287c)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685702394493 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685702394494 2023.06.02 14:09:54)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 3d3b3c38606a6e2b343229643a3b3f3b343a39386b)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685702433924 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685702433925 2023.06.02 14:10:33)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 4b441d494f1d1a5d1c4f5f111f4c49484a48494d49)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 776           1685702433945 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685702433946 2023.06.02 14:10:33)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5a5509580e0d5d4c09091c000a5c5e5c5e5c5f5d58)
	(_ent
		(_time 1685702351784)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int carry_in -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int carry_out -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 731           1685702433951 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685702433952 2023.06.02 14:10:33)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5a5507590a0d5d4c5c091c000a5c5e5c5e5c5f5d58)
	(_ent
		(_time 1685702433949)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int carry_out -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685702433972 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685702433973 2023.06.02 14:10:33)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 6a656e6a693d387c6d692b30696c6c6c6c6c3b6c38)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685702433978 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685702433979 2023.06.02 14:10:33)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7a752a7b222d296c73756e237d7c787c737d7e7f2c)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685702456139 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685702456140 2023.06.02 14:10:56)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 06560000565057105102125c520104050705040004)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685702456161 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685702456162 2023.06.02 14:10:56)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 25752620257222337676637f752321232123202227)
	(_ent
		(_time 1685702456159)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685702456167 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685702456168 2023.06.02 14:10:56)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 25752821217222332376637f752321232123202227)
	(_ent
		(_time 1685702456165)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4239          1685702456174 Behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 58))
	(_version ve8)
	(_time 1685702456175 2023.06.02 14:10:56)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 25752221237275307727347f702321232022272327)
	(_ent
		(_time 1685701659733)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int cin -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 68(_ent (_in))))
				(_port(_int b -2 0 68(_ent (_in))))
				(_port(_int sum -2 0 69(_ent (_out))))
				(_port(_int cout -2 0 69(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 80(_for 14 )
		(_generate gen_carry 0 81(_for 15 )
			(_inst FA_instance 0 82(_comp Full_Adder)
				(_port
					((a)(bcd_nums(_index 2)))
					((b)(bcd_nums(_index 3)))
					((cin)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((cout)(carry(_index 6)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 81(_arch)))
			)
		)
		(_generate gen_sum 0 91(_for 16 )
			(_inst HA_instance 0 92(_comp Half_Adder)
				(_port
					((a)(bcd_nums(_index 7)))
					((b)(bcd_nums(_index 8)))
					((sum)(digit_sums(_index 9)))
					((cout)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 91(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 80(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 81(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 91(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 7 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 13 i 0)))))
		(_port(_int bcd_nums1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 11(_array -2((_dto c 14 i 0)))))
		(_port(_int bcd_nums2 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 12(_array -2((_dto c 15 i 0)))))
		(_port(_int bcd_nums3 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 13(_array -2((_dto c 16 i 0)))))
		(_port(_int bcd_nums4 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int bcd_nums5 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 15(_array -2((_dto c 18 i 0)))))
		(_port(_int bcd_nums6 5 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 16(_array -2((_dto c 19 i 0)))))
		(_port(_int bcd_nums7 6 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 17(_array -2((_dto c 20 i 0)))))
		(_port(_int bcd_nums8 7 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 18(_array -2((_dto c 21 i 0)))))
		(_port(_int bcd_nums9 8 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 19(_array -2((_dto c 22 i 0)))))
		(_port(_int bcd_nums10 9 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 20(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 73(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 73(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 74(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 74(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 75(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_nums 13 0 75(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 80(_scalar (_to i 1 i 9))))
		(_prcs
			(line__78(_arch 0 0 78(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__101(_arch 1 0 101(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685702456213 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685702456214 2023.06.02 14:10:56)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 54040057020306425357150e575252525252055206)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685702456219 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685702456220 2023.06.02 14:10:56)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 54045457590307425d5b400d535256525d53505102)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685702707175 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685702707176 2023.06.02 14:15:07)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9dc897929fcbcc8bca9989c7c99a9f9e9c9e9f9b9f)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685702707191 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685702707192 2023.06.02 14:15:07)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bce9b3e9eaebbbaaefeffae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685702707206 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 26))
	(_version ve8)
	(_time 1685702707207 2023.06.02 14:15:07)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bce9bde8eeebbbaabaeffae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__29(_arch 1 0 29(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4237          1685702707239 Behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 52))
	(_version ve8)
	(_time 1685702707240 2023.06.02 14:15:07)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code ebbee0b8babcbbfeb9e9fab1beedefedeeece9ede9)
	(_ent
		(_time 1685701659733)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 55(_ent (_in))))
				(_port(_int b -2 0 55(_ent (_in))))
				(_port(_int cin -2 0 55(_ent (_in))))
				(_port(_int sum -2 0 56(_ent (_out))))
				(_port(_int cout -2 0 56(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 62(_ent (_in))))
				(_port(_int b -2 0 62(_ent (_in))))
				(_port(_int sum -2 0 63(_ent (_out))))
				(_port(_int cout -2 0 63(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 74(_for 14 )
		(_generate gen_carry 0 75(_for 15 )
			(_inst FA_instance 0 76(_comp Full_Adder)
				(_port
					((a)(bcd_nums(_index 2)))
					((b)(bcd_nums(_index 3)))
					((cin)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((cout)(carry(_index 6)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 75(_arch)))
			)
		)
		(_generate gen_sum 0 85(_for 16 )
			(_inst HA_instance 0 86(_comp Half_Adder)
				(_port
					((a)(bcd_nums(_index 7)))
					((b)(bcd_nums(_index 8)))
					((sum)(digit_sums(_index 9)))
					((cout)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 85(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 74(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 75(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 85(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 7 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 13 i 0)))))
		(_port(_int bcd_nums1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 11(_array -2((_dto c 14 i 0)))))
		(_port(_int bcd_nums2 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 12(_array -2((_dto c 15 i 0)))))
		(_port(_int bcd_nums3 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 13(_array -2((_dto c 16 i 0)))))
		(_port(_int bcd_nums4 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int bcd_nums5 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 15(_array -2((_dto c 18 i 0)))))
		(_port(_int bcd_nums6 5 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 16(_array -2((_dto c 19 i 0)))))
		(_port(_int bcd_nums7 6 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 17(_array -2((_dto c 20 i 0)))))
		(_port(_int bcd_nums8 7 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 18(_array -2((_dto c 21 i 0)))))
		(_port(_int bcd_nums9 8 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 19(_array -2((_dto c 22 i 0)))))
		(_port(_int bcd_nums10 9 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 20(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 67(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 68(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 69(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_nums 13 0 69(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 74(_scalar (_to i 1 i 9))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__95(_arch 1 0 95(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685702707303 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685702707304 2023.06.02 14:15:07)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 2a7f2a2e297d783c2d296b70292c2c2c2c2c7b2c78)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685702707321 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685702707322 2023.06.02 14:15:07)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 396c6d3c396e6a2f30362d603e3f3b3f303e3d3c6f)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685702729950 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685702729951 2023.06.02 14:15:29)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9a9e9b959dcccb8ccd9e8ec0ce9d98999b99989c98)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685702729970 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685702729971 2023.06.02 14:15:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code aaaeaefcfefdadbcf9f9ecf0faacaeacaeacafada8)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685702729978 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685702729979 2023.06.02 14:15:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code babeb0eeeaedbdacbce9fce0eabcbebcbebcbfbdb8)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4239          1685702729984 Behavioral
(_unit VHDL(bcd_adder 0 5(behavioral 0 60))
	(_version ve8)
	(_time 1685702729985 2023.06.02 14:15:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code babebaeee8edeaafe8b8abe0efbcbebcbfbdb8bcb8)
	(_ent
		(_time 1685701659733)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 63(_ent (_in))))
				(_port(_int b -2 0 63(_ent (_in))))
				(_port(_int cin -2 0 63(_ent (_in))))
				(_port(_int sum -2 0 64(_ent (_out))))
				(_port(_int cout -2 0 64(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 70(_ent (_in))))
				(_port(_int b -2 0 70(_ent (_in))))
				(_port(_int sum -2 0 71(_ent (_out))))
				(_port(_int cout -2 0 71(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 82(_for 14 )
		(_generate gen_carry 0 83(_for 15 )
			(_inst FA_instance 0 84(_comp Full_Adder)
				(_port
					((a)(bcd_nums(_index 2)))
					((b)(bcd_nums(_index 3)))
					((cin)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((cout)(carry(_index 6)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 83(_arch)))
			)
		)
		(_generate gen_sum 0 93(_for 16 )
			(_inst HA_instance 0 94(_comp Half_Adder)
				(_port
					((a)(bcd_nums(_index 7)))
					((b)(bcd_nums(_index 8)))
					((sum)(digit_sums(_index 9)))
					((cout)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 93(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 82(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 83(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 93(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 7 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 10(_array -2((_dto c 13 i 0)))))
		(_port(_int bcd_nums1 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 11(_array -2((_dto c 14 i 0)))))
		(_port(_int bcd_nums2 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 12(_array -2((_dto c 15 i 0)))))
		(_port(_int bcd_nums3 2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 13(_array -2((_dto c 16 i 0)))))
		(_port(_int bcd_nums4 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int bcd_nums5 4 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 15(_array -2((_dto c 18 i 0)))))
		(_port(_int bcd_nums6 5 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 16(_array -2((_dto c 19 i 0)))))
		(_port(_int bcd_nums7 6 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 17(_array -2((_dto c 20 i 0)))))
		(_port(_int bcd_nums8 7 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 18(_array -2((_dto c 21 i 0)))))
		(_port(_int bcd_nums9 8 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 19(_array -2((_dto c 22 i 0)))))
		(_port(_int bcd_nums10 9 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 20(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 20(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 75(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 76(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 77(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_nums 13 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 82(_scalar (_to i 1 i 9))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__103(_arch 1 0 103(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685702730036 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685702730037 2023.06.02 14:15:30)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f8fcaba8a2afaaeefffbb9a2fbfefefefefea9feaa)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685702730042 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685702730043 2023.06.02 14:15:30)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code f8fcffa8f9afabeef1f7eca1fffefafef1fffcfdae)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685702973157 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685702973158 2023.06.02 14:19:33)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9ecc95919dc8cf88c99a8ac4ca999c9d9f9d9c989c)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685702973180 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685702973181 2023.06.02 14:19:33)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bdefb3e8eceabaabeeeefbe7edbbb9bbb9bbb8babf)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685702973186 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685702973187 2023.06.02 14:19:33)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bdefbde9e8eabaabbbeefbe7edbbb9bbb9bbb8babf)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4210          1685702973192 Behavioral
(_unit VHDL(bcd_adder 0 41(behavioral 0 60))
	(_version ve8)
	(_time 1685702973193 2023.06.02 14:19:33)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bdefb7e9eaeaeda8efeface7e8bbb9bbb8babfbbbf)
	(_ent
		(_time 1685702973190)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 63(_ent (_in))))
				(_port(_int b -2 0 63(_ent (_in))))
				(_port(_int cin -2 0 63(_ent (_in))))
				(_port(_int sum -2 0 64(_ent (_out))))
				(_port(_int cout -2 0 64(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 70(_ent (_in))))
				(_port(_int b -2 0 70(_ent (_in))))
				(_port(_int sum -2 0 71(_ent (_out))))
				(_port(_int cout -2 0 71(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 91(_for 14 )
		(_generate gen_carry 0 92(_for 15 )
			(_inst FA_instance 0 93(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((cout)(carry(_index 6)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 92(_arch)))
			)
		)
		(_generate gen_sum 0 102(_for 16 )
			(_inst HA_instance 0 103(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 7)))
					((b)(bcd_num(_index 8)))
					((sum)(digit_sums(_index 9)))
					((cout)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 102(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 91(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 92(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 102(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 47(_array -2((_dto c 14 i 0)))))
		(_port(_int input2 1 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 48(_array -2((_dto c 15 i 0)))))
		(_port(_int input3 2 0 48(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 49(_array -2((_dto c 16 i 0)))))
		(_port(_int input4 3 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 50(_array -2((_dto c 17 i 0)))))
		(_port(_int input5 4 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 51(_array -2((_dto c 18 i 0)))))
		(_port(_int input6 5 0 51(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 52(_array -2((_dto c 19 i 0)))))
		(_port(_int input7 6 0 52(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 53(_array -2((_dto c 20 i 0)))))
		(_port(_int input8 7 0 53(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 54(_array -2((_dto c 21 i 0)))))
		(_port(_int input9 8 0 54(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 55(_array -2((_dto c 22 i 0)))))
		(_port(_int input10 9 0 55(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 56(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 56(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 75(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 76(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 77(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_num 13 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 91(_scalar (_to i 1 i 9))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__112(_arch 1 0 112(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685702973215 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685702973216 2023.06.02 14:19:33)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code dc8e858edd8b8ecadbdf9d86dfdadadadada8dda8e)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685702973221 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685702973222 2023.06.02 14:19:33)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code dc8ed18e868b8fcad5d3c885dbdadedad5dbd8d98a)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703043621 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703043622 2023.06.02 14:20:43)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code e2b1b3b1b6b4b3f4b5e6f6b8b6e5e0e1e3e1e0e4e0)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703043637 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703043638 2023.06.02 14:20:43)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code f2a1a6a3f5a5f5e4a1a1b4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703043643 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685703043644 2023.06.02 14:20:43)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code f2a1a8a2f1a5f5e4f4a1b4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 4192          1685703043649 Behavioral
(_unit VHDL(bcd_adder 0 41(behavioral 0 60))
	(_version ve8)
	(_time 1685703043650 2023.06.02 14:20:43)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 025153040355521750501358570406040705000400)
	(_ent
		(_time 1685702973189)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 63(_ent (_in))))
				(_port(_int b -2 0 63(_ent (_in))))
				(_port(_int cin -2 0 63(_ent (_in))))
				(_port(_int sum -2 0 64(_ent (_out))))
				(_port(_int cout -2 0 64(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 70(_ent (_in))))
				(_port(_int b -2 0 70(_ent (_in))))
				(_port(_int sum -2 0 71(_ent (_out))))
				(_port(_int cout -2 0 71(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 91(_for 14 )
		(_generate gen_carry 0 92(_for 15 )
			(_inst FA 0 93(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_index 4)))
					((sum)(digit_sums(_index 5)))
					((cout)(carry(_index 6)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 15 0 92(_arch)))
			)
		)
		(_generate gen_sum 0 102(_for 16 )
			(_inst HA 0 103(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 7)))
					((b)(bcd_num(_index 8)))
					((sum)(digit_sums(_index 9)))
					((cout)(carry(_index 10)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 16 0 102(_arch)))
			)
		)
		(_object
			(_cnst(_int i 14 0 91(_arch)))
			(_type(_int ~INTEGER~range~1~to~n-1~13 0 92(_scalar (_to i 1 c 11))))
			(_type(_int ~INTEGER~range~1~to~n-1~133 0 102(_scalar (_to i 1 c 12))))
		)
	)
	(_object
		(_gen(_int n -1 0 43 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~12 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int input1 0 0 46(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~122 0 47(_array -2((_dto c 14 i 0)))))
		(_port(_int input2 1 0 47(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~124 0 48(_array -2((_dto c 15 i 0)))))
		(_port(_int input3 2 0 48(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~126 0 49(_array -2((_dto c 16 i 0)))))
		(_port(_int input4 3 0 49(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~128 0 50(_array -2((_dto c 17 i 0)))))
		(_port(_int input5 4 0 50(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1210 0 51(_array -2((_dto c 18 i 0)))))
		(_port(_int input6 5 0 51(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1212 0 52(_array -2((_dto c 19 i 0)))))
		(_port(_int input7 6 0 52(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1214 0 53(_array -2((_dto c 20 i 0)))))
		(_port(_int input8 7 0 53(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1216 0 54(_array -2((_dto c 21 i 0)))))
		(_port(_int input9 8 0 54(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1218 0 55(_array -2((_dto c 22 i 0)))))
		(_port(_int input10 9 0 55(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n*4-1~downto~0}~1220 0 56(_array -2((_dto c 23 i 0)))))
		(_port(_int sum_out 10 0 56(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~13 0 75(_array -2((_dto c 24 i 0)))))
		(_sig(_int carry 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{n*4}-1~downto~0}~132 0 76(_array -2((_dto c 25 i 0)))))
		(_sig(_int digit_sums 12 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{10*n*4}-1~downto~0}~13 0 77(_array -2((_dto c 26 i 0)))))
		(_sig(_int bcd_num 13 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~9~13 0 91(_scalar (_to i 1 i 9))))
		(_prcs
			(line__80(_arch 0 0 80(_assignment(_trgt(13))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)))))
			(line__112(_arch 1 0 112(_assignment(_trgt(10))(_sens(12)(13(_range 27)))(_read(13(_range 28))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 29 -1)
)
I 000044 55 637           1685703043674 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703043675 2023.06.02 14:20:43)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 11421316424643071612504b121717171717401743)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703043680 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703043681 2023.06.02 14:20:43)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 2172772529767237282e3578262723272826252477)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703509716 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703509717 2023.06.02 14:28:29)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 90969b9fc6c6c186c79484cac49792939193929692)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703509733 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703509734 2023.06.02 14:28:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code a0a6aef6a5f7a7b6f3f3e6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703509744 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 26))
	(_version ve8)
	(_time 1685703509745 2023.06.02 14:28:29)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code afa9aff8f8f8a8b9a9fce9f5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__29(_arch 1 0 29(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685703509804 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703509805 2023.06.02 14:28:29)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code ded8878cd9898cc8d9dd9f84ddd8d8d8d8d88fd88c)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703509815 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703509816 2023.06.02 14:28:29)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code eee8e3bdb2b9bdf8e7e1fab7e9e8ece8e7e9eaebb8)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703531775 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703531776 2023.06.02 14:28:51)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code bfbce9ebbfe9eea9e8bbabe5ebb8bdbcbebcbdb9bd)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703531793 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703531794 2023.06.02 14:28:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code cecd9d9a9e99c9d89d9d88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703531799 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685703531800 2023.06.02 14:28:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code cecd939b9a99c9d8c89d88949ec8cac8cac8cbc9cc)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685703531854 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703531855 2023.06.02 14:28:51)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 0d0e0a0b0b5a5f1b0a0e4c570e0b0b0b0b0b5c0b5f)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703531873 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703531874 2023.06.02 14:28:51)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 1c1f4f1b464b4f0a151308451b1a1e1a151b18194a)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703609323 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703609324 2023.06.02 14:30:09)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code a9a7fefef6fff8bffeadbdf3fdaeabaaa8aaabafab)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703609340 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703609341 2023.06.02 14:30:09)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b9b7ebecb5eebeafeaeaffe3e9bfbdbfbdbfbcbebb)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703609346 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685703609347 2023.06.02 14:30:09)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b9b7e5edb1eebeafbfeaffe3e9bfbdbfbdbfbcbebb)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685703609364 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703609365 2023.06.02 14:30:09)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d8d6dd8a828f8acedfdb9982dbdedededede89de8a)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703609370 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703609371 2023.06.02 14:30:09)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d8d6898ad98f8bced1d7cc81dfdedaded1dfdcdd8e)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703628078 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703628079 2023.06.02 14:30:28)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code e7b5e2b4b6b1b6f1b0e3f3bdb3e0e5e4e6e4e5e1e5)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703628102 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703628103 2023.06.02 14:30:28)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 07550600055000115454415d570103010301020005)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703628108 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685703628109 2023.06.02 14:30:28)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 07550801015000110154415d570103010301020005)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685703628128 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703628129 2023.06.02 14:30:28)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 16444011424144001115574c151010101010471044)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703628134 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703628135 2023.06.02 14:30:28)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 26742422297175302f29327f212024202f21222370)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703633801 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703633802 2023.06.02 14:30:33)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 4e1d194c4d181f58194a5a141a494c4d4f4d4c484c)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703633828 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703633829 2023.06.02 14:30:33)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 5d0e0f5f0c0a5a4b0e0e1b070d5b595b595b585a5f)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703633834 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685703633835 2023.06.02 14:30:33)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 6d3e316d383a6a7b6b3e2b373d6b696b696b686a6f)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685703633857 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703633858 2023.06.02 14:30:33)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7d2e787c7b2a2f6b7a7e3c277e7b7b7b7b7b2c7b2f)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703633863 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703633864 2023.06.02 14:30:33)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7d2e2c7c202a2e6b747269247a7b7f7b747a79782b)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703665896 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703665897 2023.06.02 14:31:05)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 9c9cce9399cacd8acb9888c6c89b9e9f9d9f9e9a9e)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703665917 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703665918 2023.06.02 14:31:05)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bbbbeceeececbcade8e8fde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703665923 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685703665924 2023.06.02 14:31:05)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code bbbbe2efe8ecbcadbde8fde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000044 55 637           1685703665948 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703665949 2023.06.02 14:31:05)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code cbcbcb9ecb9c99ddccc88a91c8cdcdcdcdcd9acd99)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703665960 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703665961 2023.06.02 14:31:05)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code dada8e88828d89ccd3d5ce83dddcd8dcd3dddedf8c)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703695216 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703695217 2023.06.02 14:31:35)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 2c7e7b28297a7d3a7b283876782b2e2f2d2f2e2a2e)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703695240 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703695241 2023.06.02 14:31:35)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4b1919481c1c4c5d18180d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703695246 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 29))
	(_version ve8)
	(_time 1685703695247 2023.06.02 14:31:35)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4b191749181c4c5d4d180d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__32(_arch 1 0 32(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2902          1685703695252 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 50))
	(_version ve8)
	(_time 1685703695253 2023.06.02 14:31:35)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4b191d491a1c1b5e1e1f5a111e4d4f4d4e4c494d49)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 53(_ent (_in))))
				(_port(_int b -2 0 53(_ent (_in))))
				(_port(_int cin -2 0 53(_ent (_in))))
				(_port(_int sum -2 0 54(_ent (_out))))
				(_port(_int cout -2 0 54(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 60(_ent (_in))))
				(_port(_int b -2 0 60(_ent (_in))))
				(_port(_int sum -2 0 61(_ent (_out))))
				(_port(_int cout -2 0 61(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 72(_for 4 )
		(_generate gen_carry 0 73(_for 5 )
			(_inst Full_Adder_inst 0 74(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 73(_arch)))
			)
		)
		(_generate gen_sum 0 83(_for 6 )
			(_inst Half_Adder_inst 0 84(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 83(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 72(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 73(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 83(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 65(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 66(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 66(_arch(_uni))))
		(_sig(_int bcd_num 3 0 67(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 72(_scalar (_to i 0 i 9))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(0)))))
			(line__93(_arch 1 0 93(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
I 000044 55 637           1685703695289 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703695290 2023.06.02 14:31:35)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7a287f7b792d286c7d793b20797c7c7c7c7c2b7c28)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703695295 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703695296 2023.06.02 14:31:35)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 7a282b7b222d296c73756e237d7c787c737d7e7f2c)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1482          1685703833289 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685703833290 2023.06.02 14:33:53)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 7b2b707a7f2d2a6d2c7f6f212f7c79787a78797d79)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(5)(1)(2)(3)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685703833312 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685703833313 2023.06.02 14:33:53)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 9aca9494cecd9d8cc9c9dcc0ca9c9e9c9e9c9f9d98)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685703833318 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685703833319 2023.06.02 14:33:53)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 9aca9a95cacd9d8c9cc9dcc0ca9c9e9c9e9c9f9d98)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2902          1685703833324 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 51))
	(_version ve8)
	(_time 1685703833325 2023.06.02 14:33:53)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code a9f9a3fea3fef9bcfcfdb8f3fcafadafacaeabafab)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 54(_ent (_in))))
				(_port(_int b -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 54(_ent (_in))))
				(_port(_int sum -2 0 55(_ent (_out))))
				(_port(_int cout -2 0 55(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 73(_for 4 )
		(_generate gen_carry 0 74(_for 5 )
			(_inst Full_Adder_inst 0 75(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 74(_arch)))
			)
		)
		(_generate gen_sum 0 84(_for 6 )
			(_inst Half_Adder_inst 0 85(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 84(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 74(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 84(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 66(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 67(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 67(_arch(_uni))))
		(_sig(_int bcd_num 3 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 73(_scalar (_to i 0 i 9))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
I 000044 55 637           1685703833366 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685703833367 2023.06.02 14:33:53)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d888818a828f8acedfdb9982dbdedededede89de8a)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685703833372 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685703833373 2023.06.02 14:33:53)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d888d58ad98f8bced1d7cc81dfdedaded1dfdcdd8e)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
V 000051 55 1482          1685705984973 Behavioral
(_unit VHDL(counter12bit 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685705984974 2023.06.02 15:09:44)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 82d7d58cd6d4d394d58696d8d68580818381808480)
	(_ent
		(_time 1685686449624)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in)(_event))))
		(_port(_int Clear -1 0 8(_ent(_in))))
		(_port(_int Preset -1 0 9(_ent(_in))))
		(_port(_int Count -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int Output 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 19(_array -1((_dto i 11 i 0)))))
		(_var(_int std_number 2 0 19(_prcs 0(_code 2))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0))(_mon)(_read(1)(2)(3)(5)))))
			(line__35(_arch 1 0 35(_assignment(_alias((Output)(counter_value)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 766           1685705984991 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685705984992 2023.06.02 15:09:44)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 92c7c09c95c59584c1c1d4c8c29496949694979590)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685705985002 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685705985003 2023.06.02 15:09:44)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code a1f4fdf6a1f6a6b7a7f2e7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2902          1685705985008 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 51))
	(_version ve8)
	(_time 1685705985009 2023.06.02 15:09:44)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code a1f4f7f6a3f6f1b4f4f5b0fbf4a7a5a7a4a6a3a7a3)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 54(_ent (_in))))
				(_port(_int b -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 54(_ent (_in))))
				(_port(_int sum -2 0 55(_ent (_out))))
				(_port(_int cout -2 0 55(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 73(_for 4 )
		(_generate gen_carry 0 74(_for 5 )
			(_inst Full_Adder_inst 0 75(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 74(_arch)))
			)
		)
		(_generate gen_sum 0 84(_for 6 )
			(_inst Half_Adder_inst 0 85(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 84(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 74(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 84(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 66(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 67(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 67(_arch(_uni))))
		(_sig(_int bcd_num 3 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 73(_scalar (_to i 0 i 9))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
I 000044 55 637           1685705985043 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685705985044 2023.06.02 15:09:45)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d085d582828782c6d7d3918ad3d6d6d6d6d681d682)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685705985049 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685705985050 2023.06.02 15:09:45)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code d0858182d98783c6d9dfc489d7d6d2d6d9d7d4d586)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1508          1685705985071 behavioral
(_unit VHDL(special_ff 0 5(behavioral 0 16))
	(_version ve8)
	(_time 1685705985072 2023.06.02 15:09:45)
	(_source(\../src/3.vhd\))
	(_parameters tan)
	(_code e0b4b7b2e0b7b1f6e7eff9bab0e6b3e5b6e6e6e6e6)
	(_ent
		(_time 1685705985065)
	)
	(_block special_ff_block 0 20
		(_object
			(_type(_int td 0 22(_record(tq -1)(dq -1))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 28(_scalar (_to i 0 i 7))))
			(_type(_int state 0 28(_array 0((_to i 0 i 7)))))
			(_cnst(_int next_state 2 0 31(_arch(((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))((0(i 3))(1(i 2)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~7~131 0 50(_scalar (_to i 0 i 7))))
			(_sig(_int present_state 3 0 50(_arch(_uni((i 0))))))
			(_prcs
				(line__54(_arch 0 0 54(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int t -1 0 9(_ent(_in))))
		(_port(_int r -1 0 10(_ent(_in))))
		(_port(_int tq -1 0 11(_ent(_inout))))
		(_port(_int dq -1 0 12(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1580          1685706470973 behavioral
(_unit VHDL(counter 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685706470974 2023.06.02 15:17:50)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 0207090456545314550c1658560500040104540507)
	(_ent
		(_time 1685706470969)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_port(_int preset -1 0 9(_ent(_in))))
		(_port(_int count -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int clear_sync -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 28(_array -1((_dto i 11 i 0)))))
		(_var(_int std_num_mod_100 2 0 28(_prcs 1(_code 2))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_var(_int std_num_mod_10 3 0 29(_prcs 1(_code 3))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(1)))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 766           1685706471010 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685706471011 2023.06.02 15:17:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 21242f24257626377272677b712725272527242623)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685706471021 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685706471022 2023.06.02 15:17:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 31343134316636273762776b613735373537343633)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2902          1685706471031 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 51))
	(_version ve8)
	(_time 1685706471032 2023.06.02 15:17:51)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 31343b34336661246465206b643735373436333733)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 54(_ent (_in))))
				(_port(_int b -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 54(_ent (_in))))
				(_port(_int sum -2 0 55(_ent (_out))))
				(_port(_int cout -2 0 55(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 73(_for 4 )
		(_generate gen_carry 0 74(_for 5 )
			(_inst Full_Adder_inst 0 75(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 74(_arch)))
			)
		)
		(_generate gen_sum 0 84(_for 6 )
			(_inst Half_Adder_inst 0 85(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 84(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 74(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 84(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 66(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 67(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 67(_arch(_uni))))
		(_sig(_int bcd_num 3 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 73(_scalar (_to i 0 i 9))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
I 000044 55 637           1685706471063 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685706471064 2023.06.02 15:17:51)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 50550953020702465753110a535656565656015602)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685706471073 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685706471074 2023.06.02 15:17:51)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 5f5a525c00080c4956504b0658595d5956585b5a09)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1508          1685706471095 behavioral
(_unit VHDL(special_ff 0 5(behavioral 0 16))
	(_version ve8)
	(_time 1685706471096 2023.06.02 15:17:51)
	(_source(\../src/3.vhd\))
	(_parameters tan)
	(_code 6f6b646e39383e79686076353f693c6a3969696969)
	(_ent
		(_time 1685705985064)
	)
	(_block special_ff_block 0 20
		(_object
			(_type(_int td 0 22(_record(tq -1)(dq -1))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 28(_scalar (_to i 0 i 7))))
			(_type(_int state 0 28(_array 0((_to i 0 i 7)))))
			(_cnst(_int next_state 2 0 31(_arch(((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))((0(i 3))(1(i 2)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~7~131 0 50(_scalar (_to i 0 i 7))))
			(_sig(_int present_state 3 0 50(_arch(_uni((i 0))))))
			(_prcs
				(line__54(_arch 0 0 54(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int t -1 0 9(_ent(_in))))
		(_port(_int r -1 0 10(_ent(_in))))
		(_port(_int tq -1 0 11(_ent(_inout))))
		(_port(_int dq -1 0 12(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1580          1685706475105 behavioral
(_unit VHDL(counter 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685706475106 2023.06.02 15:17:55)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 1f1d14181f494e0948110b454b181d191c1949181a)
	(_ent
		(_time 1685706470968)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_port(_int preset -1 0 9(_ent(_in))))
		(_port(_int count -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int clear_sync -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 28(_array -1((_dto i 11 i 0)))))
		(_var(_int std_num_mod_100 2 0 28(_prcs 1(_code 2))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_var(_int std_num_mod_10 3 0 29(_prcs 1(_code 3))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(1)))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 766           1685706475123 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685706475124 2023.06.02 15:17:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 2e2c202b7e7929387d7d68747e282a282a282b292c)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685706475129 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685706475130 2023.06.02 15:17:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 2e2c2e2a7a792938287d68747e282a282a282b292c)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2902          1685706475135 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 51))
	(_version ve8)
	(_time 1685706475136 2023.06.02 15:17:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 3e3c343b68696e2b6b6a2f646b383a383b393c383c)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 54(_ent (_in))))
				(_port(_int b -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 54(_ent (_in))))
				(_port(_int sum -2 0 55(_ent (_out))))
				(_port(_int cout -2 0 55(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 73(_for 4 )
		(_generate gen_carry 0 74(_for 5 )
			(_inst Full_Adder_inst 0 75(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 74(_arch)))
			)
		)
		(_generate gen_sum 0 84(_for 6 )
			(_inst Half_Adder_inst 0 85(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 84(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 74(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 84(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 66(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 67(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 67(_arch(_uni))))
		(_sig(_int bcd_num 3 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 73(_scalar (_to i 0 i 9))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
I 000044 55 637           1685706475156 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685706475157 2023.06.02 15:17:55)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4e4c174c49191c58494d0f144d48484848481f481c)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
I 000044 55 1694          1685706475162 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685706475163 2023.06.02 15:17:55)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 4e4c434c12191d5847415a1749484c4847494a4b18)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1508          1685706475177 behavioral
(_unit VHDL(special_ff 0 5(behavioral 0 16))
	(_version ve8)
	(_time 1685706475178 2023.06.02 15:17:55)
	(_source(\../src/3.vhd\))
	(_parameters tan)
	(_code 5d5e565f090a0c4b5a5244070d5b0e580b5b5b5b5b)
	(_ent
		(_time 1685705985064)
	)
	(_block special_ff_block 0 20
		(_object
			(_type(_int td 0 22(_record(tq -1)(dq -1))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 28(_scalar (_to i 0 i 7))))
			(_type(_int state 0 28(_array 0((_to i 0 i 7)))))
			(_cnst(_int next_state 2 0 31(_arch(((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))((0(i 3))(1(i 2)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~7~131 0 50(_scalar (_to i 0 i 7))))
			(_sig(_int present_state 3 0 50(_arch(_uni((i 0))))))
			(_prcs
				(line__54(_arch 0 0 54(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int t -1 0 9(_ent(_in))))
		(_port(_int r -1 0 10(_ent(_in))))
		(_port(_int tq -1 0 11(_ent(_inout))))
		(_port(_int dq -1 0 12(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1580          1685706490762 behavioral
(_unit VHDL(counter 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685706490763 2023.06.02 15:18:10)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 37393132666166216039236d633035313431613032)
	(_ent
		(_time 1685706470968)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_port(_int preset -1 0 9(_ent(_in))))
		(_port(_int count -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int clear_sync -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 28(_array -1((_dto i 11 i 0)))))
		(_var(_int std_num_mod_100 2 0 28(_prcs 1(_code 2))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_var(_int std_num_mod_10 3 0 29(_prcs 1(_code 3))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(1)))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 766           1685706490786 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685706490787 2023.06.02 15:18:10)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 57595455550050410404110d075153515351525055)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685706490792 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685706490793 2023.06.02 15:18:10)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 57595a54510050415104110d075153515351525055)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2902          1685706490798 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 51))
	(_version ve8)
	(_time 1685706490799 2023.06.02 15:18:10)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 66686166633136733332773c336062606361646064)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 54(_ent (_in))))
				(_port(_int b -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 54(_ent (_in))))
				(_port(_int sum -2 0 55(_ent (_out))))
				(_port(_int cout -2 0 55(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 73(_for 4 )
		(_generate gen_carry 0 74(_for 5 )
			(_inst Full_Adder_inst 0 75(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 74(_arch)))
			)
		)
		(_generate gen_sum 0 84(_for 6 )
			(_inst Half_Adder_inst 0 85(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 84(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 74(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 84(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 66(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 67(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 67(_arch(_uni))))
		(_sig(_int bcd_num 3 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 73(_scalar (_to i 0 i 9))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
V 000044 55 637           1685706490819 rtl
(_unit VHDL(jkff 0 4(rtl 0 8))
	(_version ve8)
	(_time 1685706490820 2023.06.02 15:18:10)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 76782277222124607175372c757070707070277024)
	(_ent
		(_time 1685687350304)
	)
	(_object
		(_port(_int j -1 0 5(_ent(_in))))
		(_port(_int k -1 0 5(_ent(_in))))
		(_port(_int c -1 0 5(_ent(_in))))
		(_port(_int q -1 0 5(_ent(_out))))
		(_var(_int q_temp -1 0 11(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . rtl 1 -1)
)
V 000044 55 1694          1685706490825 rtl
(_unit VHDL(eight_bit_register 0 8(rtl 0 30))
	(_version ve8)
	(_time 1685706490826 2023.06.02 15:18:10)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 76787677792125607f79622f717074707f71727320)
	(_ent
		(_time 1685687350308)
	)
	(_comp
		(FFs.jkff
			(_object
				(_port(_int j -1 0 35(_ent (_in))))
				(_port(_int k -1 0 35(_ent (_in))))
				(_port(_int c -1 0 35(_ent (_in))))
				(_port(_int q -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate FFs 0 33(_for 2 )
		(_inst jk 0 44(_comp FFs.jkff)
			(_port
				((j)(j))
				((k)(k))
				((c)(c))
				((q)(q_int(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 33(_arch)))
			(_sig(_int j -1 0 38(_arch(_uni))))
			(_sig(_int k -1 0 38(_arch(_uni))))
			(_sig(_int c -1 0 38(_arch(_uni))))
			(_prcs
				(line__40(_arch 0 0 40(_assignment(_trgt(4))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__41(_arch 1 0 41(_assignment(_trgt(5))(_sens(0(_object 0)))(_read(0(_object 0))))))
				(line__42(_arch 2 0 42(_assignment(_alias((c)(clk)))(_trgt(6))(_sens(1)))))
			)
		)
	)
	(_object
		(_type(_int ~BIT_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 9(_ent(_in))))
		(_port(_int clk -1 0 10(_ent(_in))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~BIT_VECTOR{7~downto~0}~13 0 31(_array -1((_dto i 7 i 0)))))
		(_sig(_int q_int 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 33(_scalar (_to i 0 i 7))))
		(_prcs
			(line__47(_arch 3 0 47(_assignment(_alias((q)(q_int)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ~extstd.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . rtl 4 -1)
)
I 000051 55 1508          1685706490839 behavioral
(_unit VHDL(special_ff 0 5(behavioral 0 16))
	(_version ve8)
	(_time 1685706490840 2023.06.02 15:18:10)
	(_source(\../src/3.vhd\))
	(_parameters tan)
	(_code 858a838a80d2d493828a9cdfd583d680d383838383)
	(_ent
		(_time 1685705985064)
	)
	(_block special_ff_block 0 20
		(_object
			(_type(_int td 0 22(_record(tq -1)(dq -1))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 28(_scalar (_to i 0 i 7))))
			(_type(_int state 0 28(_array 0((_to i 0 i 7)))))
			(_cnst(_int next_state 2 0 31(_arch(((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))((0(i 3))(1(i 2)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~7~131 0 50(_scalar (_to i 0 i 7))))
			(_sig(_int present_state 3 0 50(_arch(_uni((i 0))))))
			(_prcs
				(line__54(_arch 0 0 54(_prcs(_trgt(6)(4)(5))(_sens(0)(6)(1)(2)(3)(4))(_dssslsensitivity 1)(_mon))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int t -1 0 9(_ent(_in))))
		(_port(_int r -1 0 10(_ent(_in))))
		(_port(_int tq -1 0 11(_ent(_inout))))
		(_port(_int dq -1 0 12(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1580          1685706535651 behavioral
(_unit VHDL(counter 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685706535652 2023.06.02 15:18:55)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code a2a7a5f5f6f4f3b4f5acb6f8f6a5a0a4a1a4f4a5a7)
	(_ent
		(_time 1685706470968)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_port(_int preset -1 0 9(_ent(_in))))
		(_port(_int count -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int clear_sync -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 28(_array -1((_dto i 11 i 0)))))
		(_var(_int std_num_mod_100 2 0 28(_prcs 1(_code 2))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_var(_int std_num_mod_10 3 0 29(_prcs 1(_code 3))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(1)))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 766           1685706535669 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685706535670 2023.06.02 15:18:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b1b4b3e4b5e6b6a7e2e2f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685706535675 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685706535676 2023.06.02 15:18:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code b1b4bde5b1e6b6a7b7e2f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2902          1685706535681 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 51))
	(_version ve8)
	(_time 1685706535682 2023.06.02 15:18:55)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code c1c4c794c39691d49495d09b94c7c5c7c4c6c3c7c3)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 54(_ent (_in))))
				(_port(_int b -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 54(_ent (_in))))
				(_port(_int sum -2 0 55(_ent (_out))))
				(_port(_int cout -2 0 55(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 73(_for 4 )
		(_generate gen_carry 0 74(_for 5 )
			(_inst Full_Adder_inst 0 75(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 74(_arch)))
			)
		)
		(_generate gen_sum 0 84(_for 6 )
			(_inst Half_Adder_inst 0 85(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 84(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 74(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 84(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 66(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 67(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 67(_arch(_uni))))
		(_sig(_int bcd_num 3 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 73(_scalar (_to i 0 i 9))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
I 000049 55 1632          1685706535707 behavior
(_unit VHDL(d_register 0 14(behavior 0 22))
	(_version ve8)
	(_time 1685706535708 2023.06.02 15:18:55)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code e0e5e0b0b6b6b6f6e7b4f7bab8e7e3e7e4e6e5e7e2)
	(_ent
		(_time 1685706535703)
	)
	(_comp
		(jkff
			(_object
				(_port(_int j -1 0 25(_ent (_in))))
				(_port(_int k -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int q -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate GEN_FF 0 34(_for 2 )
		(_inst jk_inst 0 35(_comp jkff)
			(_port
				((j)(j_in(_object 0)))
				((k)(k_in(_object 0)))
				((c)(clk))
				((q)(q_out(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 34(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 16(_ent(_in))))
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int q 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int j_in 1 0 30(_arch(_uni))))
		(_sig(_int k_in 1 0 30(_arch(_uni))))
		(_sig(_int q_out 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 34(_scalar (_to i 0 i 7))))
		(_prcs
			(d_comp(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment(_alias((q)(q_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(4(0))(3(1))(4(1))(3(2))(4(2))(3(3))(4(3))(3(4))(4(4))(3(5))(4(5))(3(6))(4(6))(3(7))(4(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 2 -1)
)
I 000051 55 1508          1685706535737 behavioral
(_unit VHDL(special_ff 0 5(behavioral 0 16))
	(_version ve8)
	(_time 1685706535738 2023.06.02 15:18:55)
	(_source(\../src/3.vhd\))
	(_parameters tan)
	(_code fffbf8aea9a8aee9f8f0e6a5aff9acfaa9f9f9f9f9)
	(_ent
		(_time 1685705985064)
	)
	(_block special_ff_block 0 20
		(_object
			(_type(_int td 0 22(_record(tq -1)(dq -1))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 28(_scalar (_to i 0 i 7))))
			(_type(_int state 0 28(_array 0((_to i 0 i 7)))))
			(_cnst(_int next_state 2 0 31(_arch(((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))((0(i 3))(1(i 2)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~7~131 0 50(_scalar (_to i 0 i 7))))
			(_sig(_int present_state 3 0 50(_arch(_uni((i 0))))))
			(_prcs
				(line__54(_arch 0 0 54(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int t -1 0 9(_ent(_in))))
		(_port(_int r -1 0 10(_ent(_in))))
		(_port(_int tq -1 0 11(_ent(_inout))))
		(_port(_int dq -1 0 12(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000051 55 1580          1685706904622 behavioral
(_unit VHDL(counter 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685706904623 2023.06.02 15:25:04)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code db89dd89df8d8acd8cd4cf818fdcd9ddd8dd8ddcde)
	(_ent
		(_time 1685706470968)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_port(_int preset -1 0 9(_ent(_in))))
		(_port(_int count -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int clear_sync -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_var(_int std_num_mod_100 2 0 27(_prcs 1(_code 2))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_var(_int std_num_mod_10 3 0 28(_prcs 1(_code 3))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(1)))))
			(line__26(_arch 1 0 26(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 766           1685706904657 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685706904658 2023.06.02 15:25:04)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 0a580a0d5e5d0d1c59594c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 726           1685706904663 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685706904664 2023.06.02 15:25:04)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 0a58040c5a5d0d1c0c594c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 2902          1685706904669 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 51))
	(_version ve8)
	(_time 1685706904670 2023.06.02 15:25:04)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 0a580e0c585d5a1f5f5e1b505f0c0e0c0f0d080c08)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 54(_ent (_in))))
				(_port(_int b -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 54(_ent (_in))))
				(_port(_int sum -2 0 55(_ent (_out))))
				(_port(_int cout -2 0 55(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 73(_for 4 )
		(_generate gen_carry 0 74(_for 5 )
			(_inst Full_Adder_inst 0 75(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 74(_arch)))
			)
		)
		(_generate gen_sum 0 84(_for 6 )
			(_inst Half_Adder_inst 0 85(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 84(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 74(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 84(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 66(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 67(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 67(_arch(_uni))))
		(_sig(_int bcd_num 3 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 73(_scalar (_to i 0 i 9))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
I 000049 55 1632          1685706904698 behavior
(_unit VHDL(d_register 0 14(behavior 0 22))
	(_version ve8)
	(_time 1685706904699 2023.06.02 15:25:04)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 297b2b2e767f7f3f2e7d3e73712e2a2e2d2f2c2e2b)
	(_ent
		(_time 1685706535702)
	)
	(_comp
		(jkff
			(_object
				(_port(_int j -1 0 25(_ent (_in))))
				(_port(_int k -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int q -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate GEN_FF 0 34(_for 2 )
		(_inst jk_inst 0 35(_comp jkff)
			(_port
				((j)(j_in(_object 0)))
				((k)(k_in(_object 0)))
				((c)(clk))
				((q)(q_out(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 34(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 16(_ent(_in))))
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int q 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int j_in 1 0 30(_arch(_uni))))
		(_sig(_int k_in 1 0 30(_arch(_uni))))
		(_sig(_int q_out 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 34(_scalar (_to i 0 i 7))))
		(_prcs
			(d_comp(_arch 0 0 43(_prcs(_simple)(_trgt(3)(4))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment(_alias((q)(q_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(4(0))(3(1))(4(1))(3(2))(4(2))(3(3))(4(3))(3(4))(4(4))(3(5))(4(5))(3(6))(4(6))(3(7))(4(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 2 -1)
)
I 000051 55 1508          1685706904712 behavioral
(_unit VHDL(special_ff 0 5(behavioral 0 16))
	(_version ve8)
	(_time 1685706904713 2023.06.02 15:25:04)
	(_source(\../src/3.vhd\))
	(_parameters tan)
	(_code 386b3d3c306f692e3f372162683e6b3d6e3e3e3e3e)
	(_ent
		(_time 1685705985064)
	)
	(_block special_ff_block 0 20
		(_object
			(_type(_int td 0 22(_record(tq -1)(dq -1))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 28(_scalar (_to i 0 i 7))))
			(_type(_int state 0 28(_array 0((_to i 0 i 7)))))
			(_cnst(_int next_state 2 0 31(_arch(((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))((0(i 3))(1(i 2)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~7~131 0 50(_scalar (_to i 0 i 7))))
			(_sig(_int present_state 3 0 50(_arch(_uni((i 0))))))
			(_prcs
				(line__54(_arch 0 0 54(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int t -1 0 9(_ent(_in))))
		(_port(_int r -1 0 10(_ent(_in))))
		(_port(_int tq -1 0 11(_ent(_inout))))
		(_port(_int dq -1 0 12(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
V 000051 55 1580          1685707041137 behavioral
(_unit VHDL(counter 0 5(behavioral 0 15))
	(_version ve8)
	(_time 1685707041138 2023.06.02 15:27:21)
	(_source(\../src/1.vhd\))
	(_parameters tan)
	(_code 2e7d7f2a2d787f3879213a747a292c282d2878292b)
	(_ent
		(_time 1685706470968)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int clear -1 0 8(_ent(_in))))
		(_port(_int preset -1 0 9(_ent(_in))))
		(_port(_int count -1 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{11~downto~0}~12 0 11(_array -1((_dto i 11 i 0)))))
		(_port(_int q 0 0 11(_ent(_out))))
		(_type(_int ~UNSIGNED{11~downto~0}~13 0 16(_array -1((_dto i 11 i 0)))))
		(_sig(_int counter_value 1 0 16(_arch(_uni((_others(i 2)))))))
		(_sig(_int clear_sync -1 0 17(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{11~downto~0}~132 0 27(_array -1((_dto i 11 i 0)))))
		(_var(_int std_num_mod_100 2 0 27(_prcs 1(_code 2))))
		(_type(_int ~UNSIGNED{3~downto~0}~13 0 28(_array -1((_dto i 3 i 0)))))
		(_var(_int std_num_mod_10 3 0 28(_prcs 1(_code 3))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_simple)(_trgt(6))(_sens(1)))))
			(line__26(_arch 1 0 26(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018)
	)
	(_model . behavioral 4 -1)
)
V 000051 55 766           1685707041158 Behavioral
(_unit VHDL(full_adder 0 5(behavioral 0 12))
	(_version ve8)
	(_time 1685707041159 2023.06.02 15:27:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 3e6d6a3a6e6939286d6d78646e383a383a383b393c)
	(_ent
		(_time 1685702456158)
	)
	(_object
		(_port(_int a -1 0 7(_ent(_in))))
		(_port(_int b -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__15(_arch 1 0 15(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
V 000051 55 726           1685707041164 Behavioral
(_unit VHDL(half_adder 0 22(behavioral 0 30))
	(_version ve8)
	(_time 1685707041165 2023.06.02 15:27:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 3e6d643b6a693928386d78646e383a383a383b393c)
	(_ent
		(_time 1685702456164)
	)
	(_object
		(_port(_int a -1 0 24(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int sum -1 0 25(_ent(_out))))
		(_port(_int cout -1 0 25(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__33(_arch 1 0 33(_assignment(_trgt(3))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
V 000051 55 2902          1685707041170 Behavioral
(_unit VHDL(bcd_adder 0 40(behavioral 0 51))
	(_version ve8)
	(_time 1685707041171 2023.06.02 15:27:21)
	(_source(\../src/2.vhd\))
	(_parameters tan)
	(_code 4d1e1d4f1a1a1d5818195c17184b494b484a4f4b4f)
	(_ent
		(_time 1685703531802)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int a -2 0 54(_ent (_in))))
				(_port(_int b -2 0 54(_ent (_in))))
				(_port(_int cin -2 0 54(_ent (_in))))
				(_port(_int sum -2 0 55(_ent (_out))))
				(_port(_int cout -2 0 55(_ent (_out))))
			)
		)
		(Half_Adder
			(_object
				(_port(_int a -2 0 61(_ent (_in))))
				(_port(_int b -2 0 61(_ent (_in))))
				(_port(_int sum -2 0 62(_ent (_out))))
				(_port(_int cout -2 0 62(_ent (_out))))
			)
		)
	)
	(_generate gen_nums 0 73(_for 4 )
		(_generate gen_carry 0 74(_for 5 )
			(_inst Full_Adder_inst 0 75(_comp Full_Adder)
				(_port
					((a)(bcd_num(_index 2)))
					((b)(bcd_num(_index 3)))
					((cin)(carry(_object 2)))
					((sum)(digit_sums(_index 4)))
					((cout)(carry(_index 5)))
				)
				(_use(_ent . Full_Adder)
				)
			)
			(_object
				(_cnst(_int j 5 0 74(_arch)))
			)
		)
		(_generate gen_sum 0 84(_for 6 )
			(_inst Half_Adder_inst 0 85(_comp Half_Adder)
				(_port
					((a)(bcd_num(_index 6)))
					((b)(bcd_num(_index 7)))
					((sum)(digit_sums(_index 8)))
					((cout)(carry(_index 9)))
				)
				(_use(_ent . Half_Adder)
				)
			)
			(_object
				(_cnst(_int j 6 0 84(_arch)))
			)
		)
		(_object
			(_cnst(_int i 4 0 73(_arch)))
			(_type(_int ~INTEGER~range~0~to~n-2~13 0 74(_scalar (_to i 0 c 10))))
			(_type(_int ~INTEGER~range~0~to~n-2~131 0 84(_scalar (_to i 0 c 11))))
		)
	)
	(_object
		(_gen(_int n -1 0 42 \3\ (_ent gms((i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~12 0 45(_array -2((_dto c 12 i 0)))))
		(_port(_int input 0 0 45(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~122 0 46(_array -2((_dto c 13 i 0)))))
		(_port(_int sum_out 1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~13 0 66(_array -2((_dto c 14 i 0)))))
		(_sig(_int carry 2 0 66(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{10*n*4-1~downto~0}~13 0 67(_array -2((_dto c 15 i 0)))))
		(_sig(_int digit_sums 3 0 67(_arch(_uni))))
		(_sig(_int bcd_num 3 0 68(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~9~13 0 73(_scalar (_to i 0 i 9))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)))))
			(line__94(_arch 1 0 94(_assignment(_trgt(1))(_sens(3)(4(_range 16)))(_read(4(_range 17))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 18 -1)
)
V 000049 55 1632          1685707041195 behavior
(_unit VHDL(d_register 0 14(behavior 0 22))
	(_version ve8)
	(_time 1685707041196 2023.06.02 15:27:21)
	(_source(\../src/4.vhd\))
	(_parameters tan)
	(_code 5d0e0b5d5f0b0b4b5a094a07055a5e5a595b585a5f)
	(_ent
		(_time 1685706535702)
	)
	(_comp
		(jkff
			(_object
				(_port(_int j -1 0 25(_ent (_in))))
				(_port(_int k -1 0 25(_ent (_in))))
				(_port(_int c -1 0 25(_ent (_in))))
				(_port(_int q -1 0 26(_ent (_out))))
			)
		)
	)
	(_generate GEN_FF 0 35(_for 2 )
		(_inst jk_inst 0 36(_comp jkff)
			(_port
				((j)(j_in(_object 0)))
				((k)(k_in(_object 0)))
				((c)(clk))
				((q)(q_out(_object 0)))
			)
			(_use(_ent . jkff)
			)
		)
		(_object
			(_cnst(_int i 2 0 35(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 16(_array -1((_dto i 7 i 0)))))
		(_port(_int d 0 0 16(_ent(_in))))
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int q 0 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int j_in 1 0 30(_arch(_uni))))
		(_sig(_int k_in 1 0 30(_arch(_uni))))
		(_sig(_int q_out 1 0 31(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 35(_scalar (_to i 0 i 7))))
		(_prcs
			(d_comp(_arch 0 0 44(_prcs(_simple)(_trgt(3)(4))(_sens(0)))))
			(line__52(_arch 1 0 52(_assignment(_alias((q)(q_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (3(0))(4(0))(3(1))(4(1))(3(2))(4(2))(3(3))(4(3))(3(4))(4(4))(3(5))(4(5))(3(6))(4(6))(3(7))(4(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 2 -1)
)
V 000051 55 1508          1685707041214 behavioral
(_unit VHDL(special_ff 0 5(behavioral 0 16))
	(_version ve8)
	(_time 1685707041215 2023.06.02 15:27:21)
	(_source(\../src/3.vhd\))
	(_parameters tan)
	(_code 7c2e2d7c2f2b2d6a7b7365262c7a2f792a7a7a7a7a)
	(_ent
		(_time 1685705985064)
	)
	(_block special_ff_block 0 20
		(_object
			(_type(_int td 0 22(_record(tq -1)(dq -1))))
			(_type(_int ~NATURAL~range~0~to~7~13 0 28(_scalar (_to i 0 i 7))))
			(_type(_int state 0 28(_array 0((_to i 0 i 7)))))
			(_cnst(_int next_state 2 0 31(_arch(((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))((0(i 3))(1(i 2)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 3)))((0(i 2))(1(i 2)))((0(i 3))(1(i 2)))))))
			(_type(_int ~NATURAL~range~0~to~7~131 0 50(_scalar (_to i 0 i 7))))
			(_sig(_int present_state 3 0 50(_arch(_uni((i 0))))))
			(_prcs
				(line__54(_arch 0 0 54(_prcs(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 1)(_mon))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int d -1 0 8(_ent(_in))))
		(_port(_int t -1 0 9(_ent(_in))))
		(_port(_int r -1 0 10(_ent(_in))))
		(_port(_int tq -1 0 11(_ent(_inout))))
		(_port(_int dq -1 0 12(_ent(_out))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
