Analysis & Synthesis report for skeleton
Sat Dec 03 16:24:37 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |skeleton|lcd:mylcd|state2
 11. State Machine - |skeleton|lcd:mylcd|state1
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated
 19. Source assignments for processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated
 20. Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated
 21. Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated
 22. Source assignments for ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated
 23. Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: processor:myprocessor|mux:fetch1
 25. Parameter Settings for User Entity Instance: processor:myprocessor|reg:fetch2
 26. Parameter Settings for User Entity Instance: processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:fetch4
 28. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode2
 29. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode3
 30. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode4
 31. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode5
 32. Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode6
 33. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg0_2port:reg0
 34. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array
 35. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array|reg:r
 36. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array
 37. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array|reg:r
 38. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array
 39. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array|reg:r
 40. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array
 41. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array|reg:r
 42. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array
 43. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array|reg:r
 44. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array
 45. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array|reg:r
 46. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array
 47. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array|reg:r
 48. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array
 49. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array|reg:r
 50. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array
 51. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array|reg:r
 52. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array
 53. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array|reg:r
 54. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array
 55. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array|reg:r
 56. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array
 57. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array|reg:r
 58. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array
 59. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array|reg:r
 60. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array
 61. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array|reg:r
 62. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array
 63. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array|reg:r
 64. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array
 65. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array|reg:r
 66. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array
 67. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array|reg:r
 68. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array
 69. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array|reg:r
 70. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array
 71. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array|reg:r
 72. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array
 73. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array|reg:r
 74. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array
 75. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array|reg:r
 76. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array
 77. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array|reg:r
 78. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array
 79. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array|reg:r
 80. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array
 81. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array|reg:r
 82. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array
 83. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array|reg:r
 84. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array
 85. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array|reg:r
 86. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array
 87. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array|reg:r
 88. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array
 89. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array|reg:r
 90. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array
 91. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array|reg:r
 92. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array
 93. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array|reg:r
 94. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array
 95. Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array|reg:r
 96. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute01
 97. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst
 98. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower
 99. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0
100. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1
101. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper
102. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:Dxxxxx
103. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN
104. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx
105. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx
106. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx
107. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx
108. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN
109. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx
110. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx
111. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx
112. Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx
113. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute04
114. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute06
115. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute07
116. Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:execute08
117. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute10
118. Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute11
119. Parameter Settings for User Entity Instance: processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component
120. Parameter Settings for User Entity Instance: processor:myprocessor|mux:writeback1
121. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
122. Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins
123. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component
124. Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component
125. Parameter Settings for Inferred Entity Instance: ps2:myps2|altsyncram:fifo_rtl_0
126. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0
127. Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0
128. altpll Parameter Settings by Entity Instance
129. altsyncram Parameter Settings by Entity Instance
130. Port Connectivity Checks: "VGA_Audio_PLL:p1"
131. Port Connectivity Checks: "processor:myprocessor|adder_rc:execute08"
132. Port Connectivity Checks: "processor:myprocessor|mux:execute04"
133. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx"
134. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx"
135. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx"
136. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx"
137. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN"
138. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx"
139. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx"
140. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx"
141. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx"
142. Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN"
143. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1"
144. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0"
145. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower"
146. Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst"
147. Port Connectivity Checks: "processor:myprocessor|regfile:decode7|decoder5to32:writeDecode"
148. Port Connectivity Checks: "processor:myprocessor|mux:decode5"
149. Port Connectivity Checks: "processor:myprocessor|mux:decode3"
150. Port Connectivity Checks: "processor:myprocessor|mux:decode2"
151. Port Connectivity Checks: "processor:myprocessor|adder_rc:fetch4"
152. Port Connectivity Checks: "processor:myprocessor|imem:fetch3"
153. Port Connectivity Checks: "processor:myprocessor|reg:fetch2"
154. Port Connectivity Checks: "processor:myprocessor|mux:fetch1"
155. Port Connectivity Checks: "processor:myprocessor"
156. Post-Synthesis Netlist Statistics for Top Partition
157. Elapsed Time Per Partition
158. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 03 16:24:37 2022       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; skeleton                                    ;
; Top-level Entity Name              ; skeleton                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,523                                       ;
;     Total combinational functions  ; 3,405                                       ;
;     Dedicated logic registers      ; 1,446                                       ;
; Total registers                    ; 1446                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,726,112                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; skeleton           ; skeleton           ;
; Family name                                                      ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                              ; Library ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; img_index.mif                    ; yes             ; User Memory Initialization File       ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.mif              ;         ;
; img_data.mif                     ; yes             ; User Memory Initialization File       ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.mif               ;         ;
; img_index.v                      ; yes             ; User Wizard-Generated File            ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v                ;         ;
; img_data.v                       ; yes             ; User Wizard-Generated File            ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v                 ;         ;
; video_sync_generator.v           ; yes             ; User Verilog HDL File                 ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/video_sync_generator.v     ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File                 ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v           ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File            ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v            ;         ;
; Reset_Delay.v                    ; yes             ; User Verilog HDL File                 ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/Reset_Delay.v              ;         ;
; test-fibonacci-imem.hex          ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/test-fibonacci-imem.hex    ;         ;
; test-fibonacci-dmem.hex          ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/test-fibonacci-dmem.hex    ;         ;
; control.vhd                      ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/control.vhd                ;         ;
; alu.vhd                          ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd                    ;         ;
; decoder5to32.vhd                 ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/decoder5to32.vhd           ;         ;
; dmem.vhd                         ; yes             ; User Wizard-Generated File            ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd                   ;         ;
; imem.vhd                         ; yes             ; User Wizard-Generated File            ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd                   ;         ;
; lcd.vhd                          ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/lcd.vhd                    ;         ;
; processor.vhd                    ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd              ;         ;
; ps2.vhd                          ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/ps2.vhd                    ;         ;
; skeleton.vhd                     ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd               ;         ;
; regfile.vhd                      ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd                ;         ;
; shifter.vhd                      ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/shifter.vhd                ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File            ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd                    ;         ;
; adder_rc.vhd                     ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_rc.vhd               ;         ;
; adder_cs.vhd                     ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_cs.vhd               ;         ;
; mux.vhd                          ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd                    ;         ;
; reg.vhd                          ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg.vhd                    ;         ;
; reg_2port.vhd                    ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg_2port.vhd              ;         ;
; reg0_2port.vhd                   ; yes             ; User VHDL File                        ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg0_2port.vhd             ;         ;
; gridBuffer.v                     ; yes             ; User Verilog HDL File                 ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/gridBuffer.v               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altpll.tdf                                                     ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/aglobal180.inc                                                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/stratix_pll.inc                                                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/pll_altpll.v            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_0tr3.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_0tr3.tdf     ;         ;
; db/altsyncram_37t3.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_37t3.tdf     ;         ;
; db/altsyncram_96c1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_96c1.tdf     ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/decode_aaa.tdf          ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/mux_1pb.tdf             ;         ;
; db/altsyncram_k5c1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_k5c1.tdf     ;         ;
; db/altsyncram_q9c1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_q9c1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                 ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/abs_divider.inc                                                ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                          ; d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                            ;         ;
; db/lpm_divide_ikm.tdf            ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/lpm_divide_ikm.tdf      ;         ;
; db/sign_div_unsign_anh.tdf       ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/sign_div_unsign_anh.tdf ;         ;
; db/alt_u_div_8af.tdf             ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/alt_u_div_8af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_lcm.tdf            ; yes             ; Auto-Generated Megafunction           ; D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/lpm_divide_lcm.tdf      ;         ;
+----------------------------------+-----------------+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,523                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 3405                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 2596                                                                       ;
;     -- 3 input functions                    ; 394                                                                        ;
;     -- <=2 input functions                  ; 415                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 3229                                                                       ;
;     -- arithmetic mode                      ; 176                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 1446                                                                       ;
;     -- Dedicated logic registers            ; 1446                                                                       ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 54                                                                         ;
; Total memory bits                           ; 2726112                                                                    ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 2                                                                          ;
;     -- PLLs                                 ; 2                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:div|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1425                                                                       ;
; Total fan-out                               ; 23811                                                                      ;
; Average fan-out                             ; 4.44                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                           ; Entity Name          ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |skeleton                                    ; 3405 (0)            ; 1446 (0)                  ; 2726112     ; 0            ; 0       ; 0         ; 54   ; 0            ; |skeleton                                                                                                                                     ; skeleton             ; work         ;
;    |Reset_Delay:r0|                          ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|Reset_Delay:r0                                                                                                                      ; Reset_Delay          ; work         ;
;    |VGA_Audio_PLL:p1|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1                                                                                                                    ; VGA_Audio_PLL        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                            ; altpll               ; work         ;
;    |lcd:mylcd|                               ; 403 (403)           ; 282 (282)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|lcd:mylcd                                                                                                                           ; lcd                  ; work         ;
;    |pll:div|                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div                                                                                                                             ; pll                  ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component                                                                                                     ; altpll               ; work         ;
;          |pll_altpll:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated                                                                           ; pll_altpll           ; work         ;
;    |processor:myprocessor|                   ; 2168 (25)           ; 1004 (0)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor                                                                                                               ; processor            ; work         ;
;       |adder_rc:execute08|                   ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|adder_rc:execute08                                                                                            ; adder_rc             ; work         ;
;       |adder_rc:fetch4|                      ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|adder_rc:fetch4                                                                                               ; adder_rc             ; work         ;
;       |alu:execute02|                        ; 534 (216)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02                                                                                                 ; alu                  ; work         ;
;          |adder_cs:adder_inst|               ; 88 (2)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst                                                                             ; adder_cs             ; work         ;
;             |adder_rc:lower|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower                                                              ; adder_rc             ; work         ;
;             |adder_rc:upper0|                ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0                                                             ; adder_rc             ; work         ;
;             |adder_rc:upper1|                ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1                                                             ; adder_rc             ; work         ;
;             |mux:upper|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper                                                                   ; mux                  ; work         ;
;          |shifter:shifter_inst|              ; 230 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst                                                                            ; shifter              ; work         ;
;             |mux:LNxxxx|                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx                                                                 ; mux                  ; work         ;
;             |mux:LxNxxx|                     ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx                                                                 ; mux                  ; work         ;
;             |mux:LxxNxx|                     ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx                                                                 ; mux                  ; work         ;
;             |mux:LxxxNx|                     ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx                                                                 ; mux                  ; work         ;
;             |mux:LxxxxN|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN                                                                 ; mux                  ; work         ;
;             |mux:RNxxxx|                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx                                                                 ; mux                  ; work         ;
;             |mux:RxNxxx|                     ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx                                                                 ; mux                  ; work         ;
;             |mux:RxxNxx|                     ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx                                                                 ; mux                  ; work         ;
;             |mux:RxxxNx|                     ; 59 (59)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx                                                                 ; mux                  ; work         ;
;             |mux:RxxxxN|                     ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN                                                                 ; mux                  ; work         ;
;       |control:decode1|                      ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|control:decode1                                                                                               ; control              ; work         ;
;       |dmem:memory1|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1                                                                                                  ; dmem                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component                                                                  ; altsyncram           ; work         ;
;             |altsyncram_37t3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated                                   ; altsyncram_37t3      ; work         ;
;       |imem:fetch3|                          ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3                                                                                                   ; imem                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component                                                                   ; altsyncram           ; work         ;
;             |altsyncram_0tr3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated                                    ; altsyncram_0tr3      ; work         ;
;       |mux:decode4|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:decode4                                                                                                   ; mux                  ; work         ;
;       |mux:decode6|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:decode6                                                                                                   ; mux                  ; work         ;
;       |mux:execute01|                        ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:execute01                                                                                                 ; mux                  ; work         ;
;       |mux:execute11|                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:execute11                                                                                                 ; mux                  ; work         ;
;       |mux:fetch1|                           ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:fetch1                                                                                                    ; mux                  ; work         ;
;       |mux:writeback1|                       ; 93 (93)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|mux:writeback1                                                                                                ; mux                  ; work         ;
;       |reg:fetch2|                           ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|reg:fetch2                                                                                                    ; reg                  ; work         ;
;       |regfile:decode7|                      ; 1381 (1379)         ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7                                                                                               ; regfile              ; work         ;
;          |decoder5to32:writeDecode|          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|decoder5to32:writeDecode                                                                      ; decoder5to32         ; work         ;
;          |reg_2port:\regs:10:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:11:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:12:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:13:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:14:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:15:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:16:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:17:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:18:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:19:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:1:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array|reg:r                                                             ; reg                  ; work         ;
;          |reg_2port:\regs:20:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:21:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:22:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:23:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:24:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:25:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:26:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:27:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:28:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:29:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:2:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array|reg:r                                                             ; reg                  ; work         ;
;          |reg_2port:\regs:30:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:31:reg_array|      ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array                                                                  ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array|reg:r                                                            ; reg                  ; work         ;
;          |reg_2port:\regs:3:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array|reg:r                                                             ; reg                  ; work         ;
;          |reg_2port:\regs:4:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array|reg:r                                                             ; reg                  ; work         ;
;          |reg_2port:\regs:5:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array|reg:r                                                             ; reg                  ; work         ;
;          |reg_2port:\regs:6:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array|reg:r                                                             ; reg                  ; work         ;
;          |reg_2port:\regs:7:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array|reg:r                                                             ; reg                  ; work         ;
;          |reg_2port:\regs:8:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array|reg:r                                                             ; reg                  ; work         ;
;          |reg_2port:\regs:9:reg_array|       ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array                                                                   ; reg_2port            ; work         ;
;             |reg:r|                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array|reg:r                                                             ; reg                  ; work         ;
;    |ps2:myps2|                               ; 134 (134)           ; 67 (67)                   ; 224         ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2:myps2                                                                                                                           ; ps2                  ; work         ;
;       |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 224         ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2:myps2|altsyncram:fifo_rtl_0                                                                                                     ; altsyncram           ; work         ;
;          |altsyncram_q9c1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 224         ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated                                                                      ; altsyncram_q9c1      ; work         ;
;    |vga_controller:vga_ins|                  ; 673 (34)            ; 72 (42)                   ; 2463744     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins                                                                                                              ; vga_controller       ; work         ;
;       |img_data:img_data_inst|               ; 278 (0)             ; 6 (0)                     ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst                                                                                       ; img_data             ; work         ;
;          |altsyncram:altsyncram_component|   ; 278 (0)             ; 6 (0)                     ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component                                                       ; altsyncram           ; work         ;
;             |altsyncram_96c1:auto_generated| ; 278 (0)             ; 6 (6)                     ; 2457600     ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated                        ; altsyncram_96c1      ; work         ;
;                |decode_aaa:rden_decode|      ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|decode_aaa:rden_decode ; decode_aaa           ; work         ;
;                |mux_1pb:mux2|                ; 234 (234)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|mux_1pb:mux2           ; mux_1pb              ; work         ;
;       |img_index:img_index_inst|             ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst                                                                                     ; img_index            ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component                                                     ; altsyncram           ; work         ;
;             |altsyncram_k5c1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated                      ; altsyncram_k5c1      ; work         ;
;       |lpm_divide:Div0|                      ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0                                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_ikm:auto_generated|     ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated                                                                ; lpm_divide_ikm       ; work         ;
;             |sign_div_unsign_anh:divider|    ; 116 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider                                    ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|       ; 116 (116)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Div0|lpm_divide_ikm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider              ; alt_u_div_8af        ; work         ;
;       |lpm_divide:Mod0|                      ; 124 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0                                                                                              ; lpm_divide           ; work         ;
;          |lpm_divide_lcm:auto_generated|     ; 124 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated                                                                ; lpm_divide_lcm       ; work         ;
;             |sign_div_unsign_anh:divider|    ; 124 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider                                    ; sign_div_unsign_anh  ; work         ;
;                |alt_u_div_8af:divider|       ; 124 (124)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|lpm_divide:Mod0|lpm_divide_lcm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_8af:divider              ; alt_u_div_8af        ; work         ;
;       |score_printer:score_ind|              ; 77 (77)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|score_printer:score_ind                                                                                      ; score_printer        ; work         ;
;       |video_sync_generator:LTM_ins|         ; 44 (44)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins                                                                                 ; video_sync_generator ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                     ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+
; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated|ALTSYNCRAM              ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072  ; test-fibonacci-dmem.hex ;
; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated|ALTSYNCRAM               ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072  ; test-fibonacci-imem.hex ;
; ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 32           ; 7            ; 32           ; 7            ; 224     ; None                    ;
; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|ALTSYNCRAM   ; M9K  ; ROM              ; 307200       ; 8            ; --           ; --           ; 2457600 ; img_data.mif            ;
; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated|ALTSYNCRAM ; M9K  ; ROM              ; 256          ; 24           ; --           ; --           ; 6144    ; img_index.mif           ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |skeleton|pll:div ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |skeleton|lcd:mylcd|state2           ;
+----------+----------+----------+----------+----------+
; Name     ; state2.D ; state2.C ; state2.B ; state2.A ;
+----------+----------+----------+----------+----------+
; state2.A ; 0        ; 0        ; 0        ; 0        ;
; state2.B ; 0        ; 0        ; 1        ; 1        ;
; state2.C ; 0        ; 1        ; 0        ; 1        ;
; state2.D ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |skeleton|lcd:mylcd|state1           ;
+----------+----------+----------+----------+----------+
; Name     ; state1.D ; state1.C ; state1.B ; state1.A ;
+----------+----------+----------+----------+----------+
; state1.A ; 0        ; 0        ; 0        ; 0        ;
; state1.B ; 0        ; 0        ; 1        ; 1        ;
; state1.C ; 0        ; 1        ; 0        ; 1        ;
; state1.D ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; vga_controller:vga_ins|score[0..2]     ; Stuck at GND due to stuck port data_in ;
; vga_controller:vga_ins|score[3..6]     ; Stuck at VCC due to stuck port data_in ;
; vga_controller:vga_ins|score[7]        ; Stuck at GND due to stuck port data_in ;
; vga_controller:vga_ins|score[8,9]      ; Stuck at VCC due to stuck port data_in ;
; vga_controller:vga_ins|bgX[10]         ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[10][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[11][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[8][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[9][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[14][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[15][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[12][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[13][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[2][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[3][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[0][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[1][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[6][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[7][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[4][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line2[5][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[1][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[0][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[3][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[2][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[5][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[4][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[7][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[6][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[9][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[8][7]                  ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[11][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[10][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[13][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[12][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[15][7]                 ; Stuck at GND due to stuck port data_in ;
; lcd:mylcd|line1[14][7]                 ; Stuck at GND due to stuck port data_in ;
; vga_controller:vga_ins|bgY[10]         ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 44 ;                                        ;
+----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                 ;
+------------------------+---------------------------+----------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register ;
+------------------------+---------------------------+----------------------------------------+
; lcd:mylcd|line2[10][7] ; Stuck at GND              ; lcd:mylcd|line1[10][7]                 ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[11][7] ; Stuck at GND              ; lcd:mylcd|line1[11][7]                 ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[8][7]  ; Stuck at GND              ; lcd:mylcd|line1[8][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[9][7]  ; Stuck at GND              ; lcd:mylcd|line1[9][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[14][7] ; Stuck at GND              ; lcd:mylcd|line1[14][7]                 ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[15][7] ; Stuck at GND              ; lcd:mylcd|line1[15][7]                 ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[12][7] ; Stuck at GND              ; lcd:mylcd|line1[12][7]                 ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[13][7] ; Stuck at GND              ; lcd:mylcd|line1[13][7]                 ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[2][7]  ; Stuck at GND              ; lcd:mylcd|line1[2][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[3][7]  ; Stuck at GND              ; lcd:mylcd|line1[3][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[0][7]  ; Stuck at GND              ; lcd:mylcd|line1[0][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[1][7]  ; Stuck at GND              ; lcd:mylcd|line1[1][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[6][7]  ; Stuck at GND              ; lcd:mylcd|line1[6][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[7][7]  ; Stuck at GND              ; lcd:mylcd|line1[7][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[4][7]  ; Stuck at GND              ; lcd:mylcd|line1[4][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
; lcd:mylcd|line2[5][7]  ; Stuck at GND              ; lcd:mylcd|line1[5][7]                  ;
;                        ; due to stuck port data_in ;                                        ;
+------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1446  ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1373  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1318  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; lcd:mylcd|line1[13][5]                  ; 1       ;
; lcd:mylcd|line1[7][5]                   ; 1       ;
; lcd:mylcd|line1[15][5]                  ; 1       ;
; lcd:mylcd|line1[5][5]                   ; 1       ;
; lcd:mylcd|line1[8][5]                   ; 1       ;
; lcd:mylcd|line1[2][5]                   ; 1       ;
; lcd:mylcd|line1[10][5]                  ; 1       ;
; lcd:mylcd|line1[0][5]                   ; 1       ;
; lcd:mylcd|line1[9][5]                   ; 1       ;
; lcd:mylcd|line1[3][5]                   ; 1       ;
; lcd:mylcd|line1[11][5]                  ; 1       ;
; lcd:mylcd|line1[1][5]                   ; 1       ;
; lcd:mylcd|line1[6][5]                   ; 1       ;
; lcd:mylcd|line1[12][5]                  ; 1       ;
; lcd:mylcd|line1[14][5]                  ; 1       ;
; lcd:mylcd|line1[4][5]                   ; 1       ;
; lcd:mylcd|line2[9][5]                   ; 3       ;
; lcd:mylcd|line2[11][5]                  ; 3       ;
; lcd:mylcd|line2[15][5]                  ; 3       ;
; lcd:mylcd|line2[13][5]                  ; 3       ;
; lcd:mylcd|line2[0][5]                   ; 3       ;
; lcd:mylcd|line2[2][5]                   ; 3       ;
; lcd:mylcd|line2[6][5]                   ; 3       ;
; lcd:mylcd|line2[4][5]                   ; 3       ;
; lcd:mylcd|line2[8][5]                   ; 3       ;
; lcd:mylcd|line2[10][5]                  ; 3       ;
; lcd:mylcd|line2[14][5]                  ; 3       ;
; lcd:mylcd|line2[12][5]                  ; 3       ;
; lcd:mylcd|line2[1][5]                   ; 3       ;
; lcd:mylcd|line2[3][5]                   ; 3       ;
; lcd:mylcd|line2[7][5]                   ; 3       ;
; lcd:mylcd|line2[5][5]                   ; 3       ;
; ps2:myps2|ps2_clock_filtered            ; 8       ;
; ps2:myps2|prev_clock                    ; 6       ;
; Total number of inverted registers = 34 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic             ;
+---------------------------------+----------------------+
; Register Name                   ; RAM Name             ;
+---------------------------------+----------------------+
; ps2:myps2|fifo_rtl_0_bypass[0]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[1]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[2]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[3]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[4]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[5]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[6]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[7]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[8]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[9]  ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[10] ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[11] ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[12] ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[13] ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[14] ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[15] ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[16] ; ps2:myps2|fifo_rtl_0 ;
; ps2:myps2|fifo_rtl_0_bypass[17] ; ps2:myps2|fifo_rtl_0 ;
+---------------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |skeleton|lcd:mylcd|mstart                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[15][4]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[14][4]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[13][4]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[12][3]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[11][2]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[10][2]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[9][1]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[8][0]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[7][0]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[6][6]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[5][3]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[4][2]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[3][7]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[2][4]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[1][3]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |skeleton|lcd:mylcd|line2[0][7]                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|lcd:mylcd|ptr[3]                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |skeleton|ps2:myps2|size[3]                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |skeleton|ps2:myps2|fcount[1]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |skeleton|ps2:myps2|bcount[0]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |skeleton|lcd:mylcd|index[3]                             ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; Yes        ; |skeleton|lcd:mylcd|lcd_data[5]                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux:execute11|F[0]       ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |skeleton|processor:myprocessor|mux:writeback1|F[3]      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[9]       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[7]       ;
; 10:1               ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[23]      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |skeleton|lcd:mylcd|state1                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[2]       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[27]      ;
; 512:1              ; 32 bits   ; 10912 LEs     ; 640 LEs              ; 10272 LEs              ; No         ; |skeleton|processor:myprocessor|regfile:decode7|valB[31] ;
; 36:1               ; 32 bits   ; 768 LEs       ; 672 LEs              ; 96 LEs                 ; No         ; |skeleton|processor:myprocessor|regfile:decode7|valA[12] ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[1]       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; No         ; |skeleton|processor:myprocessor|alu:execute02|R[29]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for ps2:myps2|altsyncram:fifo_rtl_0|altsyncram_q9c1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:div|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:fetch1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 12    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|reg:fetch2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 12    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                            ;
+------------------------------------+-------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                         ;
; WIDTH_A                            ; 32                      ; Signed Integer                                  ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                                  ;
; NUMWORDS_A                         ; 4096                    ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                         ;
; WIDTH_B                            ; 1                       ; Signed Integer                                  ;
; WIDTHAD_B                          ; 1                       ; Signed Integer                                  ;
; NUMWORDS_B                         ; 0                       ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; M4K                     ; Untyped                                         ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                         ;
; INIT_FILE                          ; test-fibonacci-imem.hex ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_0tr3         ; Untyped                                         ;
+------------------------------------+-------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:fetch4 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode3 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode4 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode5 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:decode6 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 5     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg0_2port:reg0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:2:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:3:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:4:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:5:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:6:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:7:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:8:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:9:reg_array|reg:r ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:10:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:11:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:12:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:13:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:14:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:15:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:16:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:17:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:18:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:19:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:20:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:21:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:22:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:23:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:24:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:25:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:26:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:27:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:28:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:29:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:30:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|regfile:decode7|reg_2port:\regs:31:reg_array|reg:r ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute01 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:Dxxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute04 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute06 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute07 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|adder_rc:execute08 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute10 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:execute11 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                             ;
+------------------------------------+-------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT             ; Untyped                                          ;
; WIDTH_A                            ; 32                      ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                    ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                          ;
; WIDTH_B                            ; 1                       ; Signed Integer                                   ;
; WIDTHAD_B                          ; 1                       ; Signed Integer                                   ;
; NUMWORDS_B                         ; 0                       ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer                                   ;
; RAM_BLOCK_TYPE                     ; M4K                     ; Untyped                                          ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                          ;
; INIT_FILE                          ; test-fibonacci-dmem.hex ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_37t3         ; Untyped                                          ;
+------------------------------------+-------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:myprocessor|mux:writeback1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------+
; Parameter Name                ; Value             ; Type                              ;
+-------------------------------+-------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                           ;
; PLL_TYPE                      ; AUTO              ; Untyped                           ;
; LPM_HINT                      ; UNUSED            ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                           ;
; SCAN_CHAIN                    ; LONG              ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                           ;
; LOCK_HIGH                     ; 1                 ; Untyped                           ;
; LOCK_LOW                      ; 1                 ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                           ;
; SKIP_VCO                      ; OFF               ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                           ;
; BANDWIDTH                     ; 0                 ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                           ;
; DOWN_SPREAD                   ; 0                 ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK1_MULTIPLY_BY              ; 181               ; Signed Integer                    ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK1_DIVIDE_BY                ; 500               ; Signed Integer                    ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                           ;
; DPA_DIVIDER                   ; 0                 ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                           ;
; VCO_MIN                       ; 0                 ; Untyped                           ;
; VCO_MAX                       ; 0                 ; Untyped                           ;
; VCO_CENTER                    ; 0                 ; Untyped                           ;
; PFD_MIN                       ; 0                 ; Untyped                           ;
; PFD_MAX                       ; 0                 ; Untyped                           ;
; M_INITIAL                     ; 0                 ; Untyped                           ;
; M                             ; 0                 ; Untyped                           ;
; N                             ; 1                 ; Untyped                           ;
; M2                            ; 1                 ; Untyped                           ;
; N2                            ; 1                 ; Untyped                           ;
; SS                            ; 1                 ; Untyped                           ;
; C0_HIGH                       ; 0                 ; Untyped                           ;
; C1_HIGH                       ; 0                 ; Untyped                           ;
; C2_HIGH                       ; 0                 ; Untyped                           ;
; C3_HIGH                       ; 0                 ; Untyped                           ;
; C4_HIGH                       ; 0                 ; Untyped                           ;
; C5_HIGH                       ; 0                 ; Untyped                           ;
; C6_HIGH                       ; 0                 ; Untyped                           ;
; C7_HIGH                       ; 0                 ; Untyped                           ;
; C8_HIGH                       ; 0                 ; Untyped                           ;
; C9_HIGH                       ; 0                 ; Untyped                           ;
; C0_LOW                        ; 0                 ; Untyped                           ;
; C1_LOW                        ; 0                 ; Untyped                           ;
; C2_LOW                        ; 0                 ; Untyped                           ;
; C3_LOW                        ; 0                 ; Untyped                           ;
; C4_LOW                        ; 0                 ; Untyped                           ;
; C5_LOW                        ; 0                 ; Untyped                           ;
; C6_LOW                        ; 0                 ; Untyped                           ;
; C7_LOW                        ; 0                 ; Untyped                           ;
; C8_LOW                        ; 0                 ; Untyped                           ;
; C9_LOW                        ; 0                 ; Untyped                           ;
; C0_INITIAL                    ; 0                 ; Untyped                           ;
; C1_INITIAL                    ; 0                 ; Untyped                           ;
; C2_INITIAL                    ; 0                 ; Untyped                           ;
; C3_INITIAL                    ; 0                 ; Untyped                           ;
; C4_INITIAL                    ; 0                 ; Untyped                           ;
; C5_INITIAL                    ; 0                 ; Untyped                           ;
; C6_INITIAL                    ; 0                 ; Untyped                           ;
; C7_INITIAL                    ; 0                 ; Untyped                           ;
; C8_INITIAL                    ; 0                 ; Untyped                           ;
; C9_INITIAL                    ; 0                 ; Untyped                           ;
; C0_MODE                       ; BYPASS            ; Untyped                           ;
; C1_MODE                       ; BYPASS            ; Untyped                           ;
; C2_MODE                       ; BYPASS            ; Untyped                           ;
; C3_MODE                       ; BYPASS            ; Untyped                           ;
; C4_MODE                       ; BYPASS            ; Untyped                           ;
; C5_MODE                       ; BYPASS            ; Untyped                           ;
; C6_MODE                       ; BYPASS            ; Untyped                           ;
; C7_MODE                       ; BYPASS            ; Untyped                           ;
; C8_MODE                       ; BYPASS            ; Untyped                           ;
; C9_MODE                       ; BYPASS            ; Untyped                           ;
; C0_PH                         ; 0                 ; Untyped                           ;
; C1_PH                         ; 0                 ; Untyped                           ;
; C2_PH                         ; 0                 ; Untyped                           ;
; C3_PH                         ; 0                 ; Untyped                           ;
; C4_PH                         ; 0                 ; Untyped                           ;
; C5_PH                         ; 0                 ; Untyped                           ;
; C6_PH                         ; 0                 ; Untyped                           ;
; C7_PH                         ; 0                 ; Untyped                           ;
; C8_PH                         ; 0                 ; Untyped                           ;
; C9_PH                         ; 0                 ; Untyped                           ;
; L0_HIGH                       ; 1                 ; Untyped                           ;
; L1_HIGH                       ; 1                 ; Untyped                           ;
; G0_HIGH                       ; 1                 ; Untyped                           ;
; G1_HIGH                       ; 1                 ; Untyped                           ;
; G2_HIGH                       ; 1                 ; Untyped                           ;
; G3_HIGH                       ; 1                 ; Untyped                           ;
; E0_HIGH                       ; 1                 ; Untyped                           ;
; E1_HIGH                       ; 1                 ; Untyped                           ;
; E2_HIGH                       ; 1                 ; Untyped                           ;
; E3_HIGH                       ; 1                 ; Untyped                           ;
; L0_LOW                        ; 1                 ; Untyped                           ;
; L1_LOW                        ; 1                 ; Untyped                           ;
; G0_LOW                        ; 1                 ; Untyped                           ;
; G1_LOW                        ; 1                 ; Untyped                           ;
; G2_LOW                        ; 1                 ; Untyped                           ;
; G3_LOW                        ; 1                 ; Untyped                           ;
; E0_LOW                        ; 1                 ; Untyped                           ;
; E1_LOW                        ; 1                 ; Untyped                           ;
; E2_LOW                        ; 1                 ; Untyped                           ;
; E3_LOW                        ; 1                 ; Untyped                           ;
; L0_INITIAL                    ; 1                 ; Untyped                           ;
; L1_INITIAL                    ; 1                 ; Untyped                           ;
; G0_INITIAL                    ; 1                 ; Untyped                           ;
; G1_INITIAL                    ; 1                 ; Untyped                           ;
; G2_INITIAL                    ; 1                 ; Untyped                           ;
; G3_INITIAL                    ; 1                 ; Untyped                           ;
; E0_INITIAL                    ; 1                 ; Untyped                           ;
; E1_INITIAL                    ; 1                 ; Untyped                           ;
; E2_INITIAL                    ; 1                 ; Untyped                           ;
; E3_INITIAL                    ; 1                 ; Untyped                           ;
; L0_MODE                       ; BYPASS            ; Untyped                           ;
; L1_MODE                       ; BYPASS            ; Untyped                           ;
; G0_MODE                       ; BYPASS            ; Untyped                           ;
; G1_MODE                       ; BYPASS            ; Untyped                           ;
; G2_MODE                       ; BYPASS            ; Untyped                           ;
; G3_MODE                       ; BYPASS            ; Untyped                           ;
; E0_MODE                       ; BYPASS            ; Untyped                           ;
; E1_MODE                       ; BYPASS            ; Untyped                           ;
; E2_MODE                       ; BYPASS            ; Untyped                           ;
; E3_MODE                       ; BYPASS            ; Untyped                           ;
; L0_PH                         ; 0                 ; Untyped                           ;
; L1_PH                         ; 0                 ; Untyped                           ;
; G0_PH                         ; 0                 ; Untyped                           ;
; G1_PH                         ; 0                 ; Untyped                           ;
; G2_PH                         ; 0                 ; Untyped                           ;
; G3_PH                         ; 0                 ; Untyped                           ;
; E0_PH                         ; 0                 ; Untyped                           ;
; E1_PH                         ; 0                 ; Untyped                           ;
; E2_PH                         ; 0                 ; Untyped                           ;
; E3_PH                         ; 0                 ; Untyped                           ;
; M_PH                          ; 0                 ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                           ;
; CLK0_COUNTER                  ; G0                ; Untyped                           ;
; CLK1_COUNTER                  ; G0                ; Untyped                           ;
; CLK2_COUNTER                  ; G0                ; Untyped                           ;
; CLK3_COUNTER                  ; G0                ; Untyped                           ;
; CLK4_COUNTER                  ; G0                ; Untyped                           ;
; CLK5_COUNTER                  ; G0                ; Untyped                           ;
; CLK6_COUNTER                  ; E0                ; Untyped                           ;
; CLK7_COUNTER                  ; E1                ; Untyped                           ;
; CLK8_COUNTER                  ; E2                ; Untyped                           ;
; CLK9_COUNTER                  ; E3                ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                           ;
; M_TIME_DELAY                  ; 0                 ; Untyped                           ;
; N_TIME_DELAY                  ; 0                 ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                           ;
; VCO_POST_SCALE                ; 0                 ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                    ;
+-------------------------------+-------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                          ;
; hori_back      ; 144   ; Signed Integer                                                          ;
; hori_front     ; 16    ; Signed Integer                                                          ;
; vert_line      ; 525   ; Signed Integer                                                          ;
; vert_back      ; 34    ; Signed Integer                                                          ;
; vert_front     ; 11    ; Signed Integer                                                          ;
; H_sync_cycle   ; 96    ; Signed Integer                                                          ;
; V_sync_cycle   ; 2     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; img_data.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_96c1      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                          ;
; WIDTH_A                            ; 24                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; img_index.mif        ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_k5c1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ps2:myps2|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped              ;
; WIDTH_A                            ; 7                    ; Untyped              ;
; WIDTHAD_A                          ; 5                    ; Untyped              ;
; NUMWORDS_A                         ; 32                   ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 7                    ; Untyped              ;
; WIDTHAD_B                          ; 5                    ; Untyped              ;
; NUMWORDS_B                         ; 32                   ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; UNUSED               ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_q9c1      ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_ikm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_ins|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                                       ;
; LPM_WIDTHD             ; 10             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_lcm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; pll:div|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                               ;
; Entity Instance                           ; processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                     ;
;     -- WIDTH_A                            ; 32                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 0                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 307200                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                             ;
;     -- WIDTH_A                            ; 24                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 1                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; ps2:myps2|altsyncram:fifo_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 7                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 7                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|adder_rc:execute08"                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; a[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; cin             ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum[15..12]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:execute04" ;
+-----------+-------+----------+----------------------------------+
; Port      ; Type  ; Severity ; Details                          ;
+-----------+-------+----------+----------------------------------+
; b[31..12] ; Input ; Info     ; Stuck at GND                     ;
+-----------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RNxxxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..16] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxNxxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..24] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxNxx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..28] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxNx" ;
+-----------+-------+----------+------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                          ;
+-----------+-------+----------+------------------------------------------------------------------+
; b[31..30] ; Input ; Info     ; Stuck at GND                                                     ;
+-----------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:RxxxxN" ;
+-------+-------+----------+----------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                              ;
+-------+-------+----------+----------------------------------------------------------------------+
; b[31] ; Input ; Info     ; Stuck at GND                                                         ;
+-------+-------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LNxxxx" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; b[15..0] ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxNxxx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[7..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxNxx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[3..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxNx" ;
+---------+-------+----------+--------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                            ;
+---------+-------+----------+--------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                       ;
+---------+-------+----------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|shifter:shifter_inst|mux:LxxxxN" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; b[0] ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper1" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:upper0" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst|adder_rc:lower"                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|alu:execute02|adder_cs:adder_inst"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|regfile:decode7|decoder5to32:writeDecode"                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; w[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode5" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                        ;
; b    ; Input ; Info     ; Stuck at VCC                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode3" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:decode2" ;
+------+-------+----------+-------------------------------------+
; Port ; Type  ; Severity ; Details                             ;
+------+-------+----------+-------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                        ;
+------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|adder_rc:fetch4"                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; a[15..12]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[15..1]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin             ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sum[15..12]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signed_overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|imem:fetch3" ;
+-------+-------+----------+------------------------------------+
; Port  ; Type  ; Severity ; Details                            ;
+-------+-------+----------+------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                       ;
+-------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|reg:fetch2" ;
+--------+-------+----------+----------------------------------+
; Port   ; Type  ; Severity ; Details                          ;
+--------+-------+----------+----------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                     ;
+--------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor|mux:fetch1" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:myprocessor"                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; keyboard_in[31..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; lcd_data[31..8]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 1446                        ;
;     CLR               ; 62                          ;
;     CLR SCLR          ; 19                          ;
;     ENA               ; 26                          ;
;     ENA CLR           ; 1269                        ;
;     ENA CLR SCLR      ; 23                          ;
;     plain             ; 47                          ;
; cycloneiii_lcell_comb ; 3407                        ;
;     arith             ; 176                         ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 79                          ;
;     normal            ; 3231                        ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 21                          ;
;         2 data inputs ; 277                         ;
;         3 data inputs ; 315                         ;
;         4 data inputs ; 2596                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 399                         ;
;                       ;                             ;
; Max LUT depth         ; 35.00                       ;
; Average LUT depth     ; 15.89                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 03 16:24:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu5502016fa -c skeleton
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file img_index.v
    Info (12023): Found entity 1: img_index File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file img_data.v
    Info (12023): Found entity 1: img_data File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.v
    Info (12023): Found entity 1: video_sync_generator File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/video_sync_generator.v Line: 1
Warning (10238): Verilog Module Declaration warning at vga_controller.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "vga_controller" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 10
Info (12021): Found 2 design units, including 2 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 1
    Info (12023): Found entity 2: score_printer File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/Reset_Delay.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-Behavior File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/control.vhd Line: 24
    Info (12023): Found entity 1: control File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 24
    Info (12023): Found entity 1: alu File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file decoder5to32.vhd
    Info (12022): Found design unit 1: decoder5to32-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/decoder5to32.vhd Line: 12
    Info (12023): Found entity 1: decoder5to32 File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/decoder5to32.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file dmem.vhd
    Info (12022): Found design unit 1: dmem-SYN File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd Line: 55
    Info (12023): Found entity 1: dmem File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file imem.vhd
    Info (12022): Found design unit 1: imem-SYN File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd Line: 54
    Info (12023): Found entity 1: imem File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file lcd.vhd
    Info (12022): Found design unit 1: lcd-a File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/lcd.vhd Line: 19
    Info (12023): Found entity 1: lcd File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/lcd.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file processor.vhd
    Info (12022): Found design unit 1: processor-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 17
    Info (12023): Found entity 1: processor File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ps2.vhd
    Info (12022): Found design unit 1: ps2-a File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/ps2.vhd Line: 17
    Info (12023): Found entity 1: ps2 File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/ps2.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file skeleton.vhd
    Info (12022): Found design unit 1: skeleton-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 18
    Info (12023): Found entity 1: skeleton File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd Line: 11
    Info (12023): Found entity 1: regfile File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/shifter.vhd Line: 15
    Info (12023): Found entity 1: shifter File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/shifter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd Line: 52
    Info (12023): Found entity 1: pll File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file adder_rc.vhd
    Info (12022): Found design unit 1: adder_rc-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_rc.vhd Line: 17
    Info (12023): Found entity 1: adder_rc File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_rc.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file adder_cs.vhd
    Info (12022): Found design unit 1: adder_cs-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_cs.vhd Line: 17
    Info (12023): Found entity 1: adder_cs File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_cs.vhd Line: 7
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 15
    Info (12023): Found entity 1: mux File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg.vhd Line: 16
    Info (12023): Found entity 1: reg File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file reg_2port.vhd
    Info (12022): Found design unit 1: reg_2port-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg_2port.vhd Line: 16
    Info (12023): Found entity 1: reg_2port File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg_2port.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file reg0_2port.vhd
    Info (12022): Found design unit 1: reg0_2port-Structure File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg0_2port.vhd Line: 15
    Info (12023): Found entity 1: reg0_2port File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg0_2port.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file gridbuffer.v
    Info (12023): Found entity 1: gridBuffer File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/gridBuffer.v Line: 1
Info (12127): Elaborating entity "skeleton" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at skeleton.vhd(14): used implicit default value for signal "VGA_SYNC" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 14
Warning (10036): Verilog HDL or VHDL warning at skeleton.vhd(75): object "VGA_CTRL_CLK" assigned a value but never read File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 75
Warning (10036): Verilog HDL or VHDL warning at skeleton.vhd(76): object "AUD_CTRL_CLK" assigned a value but never read File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 76
Info (12128): Elaborating entity "pll" for hierarchy "pll:div" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 82
Info (12128): Elaborating entity "altpll" for hierarchy "pll:div|altpll:altpll_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "pll:div|altpll:altpll_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd Line: 134
Info (12133): Instantiated megafunction "pll:div|altpll:altpll_component" with the following parameter: File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/pll.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:div|altpll:altpll_component|pll_altpll:auto_generated" File: d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "processor" for hierarchy "processor:myprocessor" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 87
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:fetch1" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 123
Info (12128): Elaborating entity "reg" for hierarchy "processor:myprocessor|reg:fetch2" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 124
Info (12128): Elaborating entity "imem" for hierarchy "processor:myprocessor|imem:fetch3" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 125
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd Line: 61
Info (12133): Instantiated megafunction "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component" with the following parameter: File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/imem.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "test-fibonacci-imem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_0tr3.tdf Line: 716
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0tr3.tdf
    Info (12023): Found entity 1: altsyncram_0tr3 File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_0tr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0tr3" for hierarchy "processor:myprocessor|imem:fetch3|altsyncram:altsyncram_component|altsyncram_0tr3:auto_generated" File: d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "adder_rc" for hierarchy "processor:myprocessor|adder_rc:fetch4" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 126
Info (12128): Elaborating entity "control" for hierarchy "processor:myprocessor|control:decode1" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 130
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:decode2" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 131
Info (12128): Elaborating entity "regfile" for hierarchy "processor:myprocessor|regfile:decode7" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 136
Info (12128): Elaborating entity "decoder5to32" for hierarchy "processor:myprocessor|regfile:decode7|decoder5to32:writeDecode" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd Line: 29
Info (12128): Elaborating entity "reg0_2port" for hierarchy "processor:myprocessor|regfile:decode7|reg0_2port:reg0" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd Line: 32
Info (12128): Elaborating entity "reg_2port" for hierarchy "processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/regfile.vhd Line: 35
Info (12128): Elaborating entity "reg" for hierarchy "processor:myprocessor|regfile:decode7|reg_2port:\regs:1:reg_array|reg:r" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/reg_2port.vhd Line: 31
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|mux:execute01" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 139
Info (12128): Elaborating entity "alu" for hierarchy "processor:myprocessor|alu:execute02" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(27): object "zero_flag" assigned a value but never read File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 27
Info (12128): Elaborating entity "adder_cs" for hierarchy "processor:myprocessor|alu:execute02|adder_cs:adder_inst" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 51
Info (12128): Elaborating entity "mux" for hierarchy "processor:myprocessor|alu:execute02|adder_cs:adder_inst|mux:upper" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/adder_cs.vhd Line: 40
Info (12128): Elaborating entity "shifter" for hierarchy "processor:myprocessor|alu:execute02|shifter:shifter_inst" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 56
Info (12128): Elaborating entity "dmem" for hierarchy "processor:myprocessor|dmem:memory1" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 153
Info (12128): Elaborating entity "altsyncram" for hierarchy "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd Line: 62
Info (12133): Instantiated megafunction "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component" with the following parameter: File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/dmem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "test-fibonacci-dmem.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_37t3.tdf Line: 845
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_37t3.tdf
    Info (12023): Found entity 1: altsyncram_37t3 File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_37t3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_37t3" for hierarchy "processor:myprocessor|dmem:memory1|altsyncram:altsyncram_component|altsyncram_37t3:auto_generated" File: d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "gridBuffer" for hierarchy "processor:myprocessor|gridBuffer:buffer1" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/processor.vhd Line: 156
Info (12128): Elaborating entity "ps2" for hierarchy "ps2:myps2" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 90
Info (12128): Elaborating entity "lcd" for hierarchy "lcd:mylcd" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 94
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 102
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 103
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v Line: 107
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v Line: 107
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/VGA_Audio_PLL.v Line: 107
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "181"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ins" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 104
Warning (10230): Verilog HDL assignment warning at vga_controller.v(46): truncated value with size 32 to match size of target (19) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 46
Warning (10230): Verilog HDL assignment warning at vga_controller.v(75): truncated value with size 19 to match size of target (11) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 75
Warning (10230): Verilog HDL assignment warning at vga_controller.v(76): truncated value with size 19 to match size of target (11) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 76
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vga_controller:vga_ins|video_sync_generator:LTM_ins" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 35
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/video_sync_generator.v Line: 77
Warning (10230): Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/video_sync_generator.v Line: 80
Info (12128): Elaborating entity "img_data" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v Line: 81
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v Line: 81
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_data.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "img_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_96c1.tdf
    Info (12023): Found entity 1: altsyncram_96c1 File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_96c1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_96c1" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated" File: d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/decode_aaa.tdf Line: 22
Info (12128): Elaborating entity "decode_aaa" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|decode_aaa:rden_decode" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_96c1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/mux_1pb.tdf Line: 22
Info (12128): Elaborating entity "mux_1pb" for hierarchy "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_96c1:auto_generated|mux_1pb:mux2" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_96c1.tdf Line: 40
Info (12128): Elaborating entity "img_index" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v Line: 82
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v Line: 82
Info (12133): Instantiated megafunction "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/img_index.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "img_index.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5c1.tdf
    Info (12023): Found entity 1: altsyncram_k5c1 File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_k5c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k5c1" for hierarchy "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_k5c1:auto_generated" File: d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "score_printer" for hierarchy "vga_controller:vga_ins|score_printer:score_ind" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at vga_controller.v(105): object "invalid_score_color" assigned a value but never read File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 105
Warning (10230): Verilog HDL assignment warning at vga_controller.v(111): truncated value with size 32 to match size of target (4) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (10230): Verilog HDL assignment warning at vga_controller.v(112): truncated value with size 32 to match size of target (4) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 112
Warning (10230): Verilog HDL assignment warning at vga_controller.v(113): truncated value with size 32 to match size of target (4) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 113
Warning (10270): Verilog HDL Case Statement warning at vga_controller.v(140): incomplete case statement has no default case item File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 140
Warning (10270): Verilog HDL Case Statement warning at vga_controller.v(233): incomplete case statement has no default case item File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 233
Warning (10270): Verilog HDL Case Statement warning at vga_controller.v(326): incomplete case statement has no default case item File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 326
Warning (10240): Verilog HDL Always Construct warning at vga_controller.v(111): inferring latch(es) for variable "numH", which holds its previous value in one or more paths through the always construct File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (10240): Verilog HDL Always Construct warning at vga_controller.v(111): inferring latch(es) for variable "numT", which holds its previous value in one or more paths through the always construct File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (10240): Verilog HDL Always Construct warning at vga_controller.v(111): inferring latch(es) for variable "numS", which holds its previous value in one or more paths through the always construct File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numS[0]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numS[1]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numS[2]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numS[3]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numS[4]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numS[5]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numS[6]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numT[0]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numT[1]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numT[2]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numT[3]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numT[4]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numT[5]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numT[6]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numH[0]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numH[1]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numH[2]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numH[3]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numH[4]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numH[5]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Info (10041): Inferred latch for "numH[6]" at vga_controller.v(111) File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[31]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[30]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[29]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[28]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[27]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[26]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[25]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[24]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[23]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[22]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[21]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[20]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[19]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[18]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[17]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[16]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[15]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[14]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[13]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[12]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[11]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[10]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[9]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[8]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[7]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[6]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[5]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[4]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[3]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[2]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[1]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valA[0]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/alu.vhd Line: 25
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[31]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[30]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[29]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[28]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[27]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[26]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[25]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[24]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[23]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[22]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[21]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[20]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[19]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[18]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[17]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[16]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[15]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[14]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[13]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[12]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[11]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[10]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[9]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[8]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[7]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[6]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[5]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[4]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[3]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[2]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[1]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
    Warning (13048): Converted tri-state node "processor:myprocessor|regfile:decode7|valB[0]" into a selector File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/mux.vhd Line: 12
Warning (14026): LATCH primitive "vga_controller:vga_ins|score_printer:score_ind|numH[1]" is permanently enabled File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (14026): LATCH primitive "vga_controller:vga_ins|score_printer:score_ind|numH[2]" is permanently enabled File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (14026): LATCH primitive "vga_controller:vga_ins|score_printer:score_ind|numH[3]" is permanently enabled File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (14026): LATCH primitive "vga_controller:vga_ins|score_printer:score_ind|numH[4]" is permanently enabled File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (14026): LATCH primitive "vga_controller:vga_ins|score_printer:score_ind|numH[5]" is permanently enabled File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (14026): LATCH primitive "vga_controller:vga_ins|score_printer:score_ind|numH[6]" is permanently enabled File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 111
Warning (276020): Inferred RAM node "ps2:myps2|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ps2:myps2|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Div0" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 76
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "vga_controller:vga_ins|Mod0" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 75
Info (12130): Elaborated megafunction instantiation "ps2:myps2|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "ps2:myps2|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9c1.tdf
    Info (12023): Found entity 1: altsyncram_q9c1 File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/altsyncram_q9c1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Div0" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 76
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Div0" with the following parameter: File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 76
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf
    Info (12023): Found entity 1: lpm_divide_ikm File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/lpm_divide_ikm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/sign_div_unsign_anh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/alt_u_div_8af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_ins|lpm_divide:Mod0" File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 75
Info (12133): Instantiated megafunction "vga_controller:vga_ins|lpm_divide:Mod0" with the following parameter: File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/vga_controller.v Line: 75
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf
    Info (12023): Found entity 1: lpm_divide_lcm File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/db/lpm_divide_lcm.tdf Line: 24
Info (13000): Registers with preset signals will power-up high File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/lcd.vhd Line: 38
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "leds[0]" is stuck at GND File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 11
    Warning (13410): Pin "leds[1]" is stuck at VCC File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 11
    Warning (13410): Pin "leds[2]" is stuck at GND File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 11
    Warning (13410): Pin "leds[3]" is stuck at VCC File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 11
    Warning (13410): Pin "leds[4]" is stuck at GND File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 11
    Warning (13410): Pin "leds[5]" is stuck at VCC File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 11
    Warning (13410): Pin "leds[6]" is stuck at GND File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 11
    Warning (13410): Pin "leds[7]" is stuck at GND File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 11
    Warning (13410): Pin "lcd_rw" is stuck at GND File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 12
    Warning (13410): Pin "lcd_on" is stuck at VCC File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 12
    Warning (13410): Pin "lcd_blon" is stuck at VCC File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 12
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: D:/Books/ECE550/Projects/Final Project/Tetris_on_Processor/Project_Files/cpu550-2016fasolution/skeleton.vhd Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altpll.tdf Line: 920
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|pll" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: d:/tools/intelfpgalite18.0/quartus/libraries/megafunctions/altpll.tdf Line: 920
Info (21057): Implemented 5038 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 50 output pins
    Info (21061): Implemented 4583 logic cells
    Info (21064): Implemented 399 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Sat Dec 03 16:24:37 2022
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:38


