@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO231 :"/home/hari/Documents/osp-wearable-fpga/src/tl_car_field_withfmexg.vhd":120:2:120:3|Found counter in view:work.tl_car_field(a) instance mute_debounce_counter[16:0] 
@N: MO231 :"/home/hari/Documents/osp-wearable-fpga/src/car_clock_gen.vhd":19:2:19:3|Found counter in view:work.tl_car_field(a) instance e_car_clock_gen.lvds_ctr[7:0] 
@N: MO231 :"/home/hari/Documents/osp-wearable-fpga/src/i2s_dio_2.vhd":71:2:71:3|Found counter in view:work.i2s_dio_2_0(a) instance lvds_bit_ctr[4:0] 
@N: MO231 :"/home/hari/Documents/osp-wearable-fpga/src/i2s_dio_2.vhd":71:2:71:3|Found counter in view:work.i2s_dio_2_1(a) instance lvds_bit_ctr[4:0] 
@N: FA113 :"/home/hari/Documents/osp-wearable-fpga/src/car_sequencer.vhd":89:9:89:35|Pipelining module un12_djb_present[27:32]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"/home/hari/Documents/osp-wearable-fpga/src/car_sequencer.vhd":34:2:34:3|Pushed in register lvdscounter[4:0].
@N: FA113 :"/home/hari/Documents/osp-wearable-fpga/src/car_sequencer.vhd":89:9:89:35|Pipelining module un12_djb_present[27:32]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"/home/hari/Documents/osp-wearable-fpga/src/car_sequencer.vhd":34:2:34:3|Pushed in register lvdscounter[4:0].
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MT611 :|Automatically generated clock tl_car_field|mute_btn_internal_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock car_clock_gen|divider_derived_clock[1] is not used and is being removed
@N: FX1056 |Writing EDF file: /home/hari/Documents/osp-wearable-fpga/car_field_v7_fmexg/impl1/OWF_car_field_v7_fmexg_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
