```
UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 5000: uvm_test_top.environment.a.d [DRV] rst: 1, complete_data: 0, complete_instr: 0, Instr_dout: 5020, Data_dout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 5000: uvm_test_top.environment.a.m [MON] PC: 3000 | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(298) @ 5000: uvm_test_top.environment.s [SCO] PC          MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(327) @ 5000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 15000: uvm_test_top.environment.a.m [MON] PC: 3000 | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(298) @ 15000: uvm_test_top.environment.s [SCO] PC          MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(327) @ 15000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 25000: uvm_test_top.environment.a.m [MON] PC: 3000 | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(298) @ 25000: uvm_test_top.environment.s [SCO] PC          MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(327) @ 25000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 35000: uvm_test_top.environment.a.m [MON] PC: 3000 | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(298) @ 35000: uvm_test_top.environment.s [SCO] PC          MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(327) @ 35000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 45000: uvm_test_top.environment.a.m [MON] PC: 3000 | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(298) @ 45000: uvm_test_top.environment.s [SCO] PC          MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(327) @ 45000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 55000: uvm_test_top.environment.a.d [DRV] PC: 3000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 55000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 0, Instr_dout: 5020, Data_dout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 55000: uvm_test_top.environment.a.m [MON] PC: 3001 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 55000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 55000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 55000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 65000: uvm_test_top.environment.a.d [DRV] PC: 3001
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 65000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 5020, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 65000: uvm_test_top.environment.a.m [MON] PC: 3002 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 65000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 65000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 65000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 75000: uvm_test_top.environment.a.d [DRV] PC: 3002
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 75000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 2c20, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 75000: uvm_test_top.environment.a.m [MON] PC: 3003 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 75000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 75000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 75000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 85000: uvm_test_top.environment.a.d [DRV] PC: 3003
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 85000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 1422, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 85000: uvm_test_top.environment.a.m [MON] PC: 3004 | instrmem_rd: z | Data_addr: 3023 | Data_din: 0000 | Data_rd: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 85000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 85000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(370) @ 85000: uvm_test_top.environment.s [SCO] Data_addr   MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(405) @ 85000: uvm_test_top.environment.s [SCO] Data_din    MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 85000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 95000: uvm_test_top.environment.a.d [DRV] PC: 3004
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 95000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 12a1, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 95000: uvm_test_top.environment.a.m [MON] PC: 3004 | instrmem_rd: 1 | Data_addr: fc22 | Data_din: 0000 | Data_rd: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 95000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 95000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 95000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 105000: uvm_test_top.environment.a.d [DRV] PC: 3004
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 105000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: 12a1, Data_dout: 3008
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 105000: uvm_test_top.environment.a.m [MON] PC: 3005 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 105000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 105000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 105000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 115000: uvm_test_top.environment.a.d [DRV] PC: 3005
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 115000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: 5a81, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 115000: uvm_test_top.environment.a.m [MON] PC: 3006 | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 115000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 115000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 115000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 125000: uvm_test_top.environment.a.d [DRV] PC: 3006
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 125000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: c180, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 125000: uvm_test_top.environment.a.m [MON] PC: 3006 | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 125000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 125000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 125000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 135000: uvm_test_top.environment.a.d [DRV] PC: 3006
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 135000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: c180, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 135000: uvm_test_top.environment.a.m [MON] PC: 3006 | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 135000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 135000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 135000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 145000: uvm_test_top.environment.a.d [DRV] PC: 3006
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 145000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: c180, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 145000: uvm_test_top.environment.a.m [MON] PC: 3008 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 145000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 145000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 145000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 155000: uvm_test_top.environment.a.d [DRV] PC: 3008
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 155000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: c180, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 155000: uvm_test_top.environment.a.m [MON] PC: 3009 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 155000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 155000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 155000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 165000: uvm_test_top.environment.a.d [DRV] PC: 3009
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 165000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 967f, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 165000: uvm_test_top.environment.a.m [MON] PC: 300a | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 165000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 165000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 165000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 175000: uvm_test_top.environment.a.d [DRV] PC: 300a
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 175000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 3600, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 175000: uvm_test_top.environment.a.m [MON] PC: 300b | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 175000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 175000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 175000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 185000: uvm_test_top.environment.a.d [DRV] PC: 300b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 185000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 1aa5, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 185000: uvm_test_top.environment.a.m [MON] PC: 300c | instrmem_rd: z | Data_addr: 300b | Data_din: fffc | Data_rd: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 185000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 185000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(370) @ 185000: uvm_test_top.environment.s [SCO] Data_addr   MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(399) @ 185000: uvm_test_top.environment.s [SCO] Data_din    MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 185000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 195000: uvm_test_top.environment.a.d [DRV] PC: 300c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 195000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: a802, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 195000: uvm_test_top.environment.a.m [MON] PC: 300c | instrmem_rd: 1 | Data_addr: 02a7 | Data_din: fffc | Data_rd: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 195000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 195000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 195000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 205000: uvm_test_top.environment.a.d [DRV] PC: 300c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 205000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: a802, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 205000: uvm_test_top.environment.a.m [MON] PC: 300d | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 205000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 205000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 205000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 215000: uvm_test_top.environment.a.d [DRV] PC: 300d
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 215000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: 5b01, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 215000: uvm_test_top.environment.a.m [MON] PC: 300e | instrmem_rd: z | Data_addr: 300f | Data_din: 0000 | Data_rd: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 215000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 215000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(370) @ 215000: uvm_test_top.environment.s [SCO] Data_addr   MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(405) @ 215000: uvm_test_top.environment.s [SCO] Data_din    MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 215000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 225000: uvm_test_top.environment.a.d [DRV] PC: 300e
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 225000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 1421, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 225000: uvm_test_top.environment.a.m [MON] PC: 300e | instrmem_rd: z | Data_addr: 3011 | Data_din: 0000 | Data_rd: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 225000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 225000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(370) @ 225000: uvm_test_top.environment.s [SCO] Data_addr   MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(405) @ 225000: uvm_test_top.environment.s [SCO] Data_din    MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 225000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 235000: uvm_test_top.environment.a.d [DRV] PC: 300e
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 235000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: 1421, Data_dout: 3011
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 235000: uvm_test_top.environment.a.m [MON] PC: 300e | instrmem_rd: 1 | Data_addr: 0016 | Data_din: 0000 | Data_rd: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 235000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 235000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 235000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 245000: uvm_test_top.environment.a.d [DRV] PC: 300e
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 245000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: 1421, Data_dout: 0016
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 245000: uvm_test_top.environment.a.m [MON] PC: 300f | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 245000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 245000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 245000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 255000: uvm_test_top.environment.a.d [DRV] PC: 300f
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 255000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: 0a04, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 255000: uvm_test_top.environment.a.m [MON] PC: 300f | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 255000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 255000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 255000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 265000: uvm_test_top.environment.a.d [DRV] PC: 300f
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 265000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 0a04, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 265000: uvm_test_top.environment.a.m [MON] PC: 300f | instrmem_rd: z | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 265000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 265000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 265000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 275000: uvm_test_top.environment.a.d [DRV] PC: 300f
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 275000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 0a04, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 275000: uvm_test_top.environment.a.m [MON] PC: 3014 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 275000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 275000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 275000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 285000: uvm_test_top.environment.a.d [DRV] PC: 3014
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 285000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 0a04, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 285000: uvm_test_top.environment.a.m [MON] PC: 3015 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 285000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 285000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 285000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 295000: uvm_test_top.environment.a.d [DRV] PC: 3015
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 295000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 12a4, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 295000: uvm_test_top.environment.a.m [MON] PC: 3016 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 295000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 295000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 295000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 305000: uvm_test_top.environment.a.d [DRV] PC: 3016
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 305000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: ebf8, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 305000: uvm_test_top.environment.a.m [MON] PC: 3017 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 305000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 305000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 305000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 315000: uvm_test_top.environment.a.d [DRV] PC: 3017
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 315000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 6f82, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 315000: uvm_test_top.environment.a.m [MON] PC: 3018 | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 315000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 315000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 315000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 325000: uvm_test_top.environment.a.d [DRV] PC: 3018
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 325000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: 1207, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 325000: uvm_test_top.environment.a.m [MON] PC: 3019 | instrmem_rd: z | Data_addr: 300a | Data_din: 0000 | Data_rd: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 325000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 325000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(370) @ 325000: uvm_test_top.environment.s [SCO] Data_addr   MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(405) @ 325000: uvm_test_top.environment.s [SCO] Data_din    MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 325000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 335000: uvm_test_top.environment.a.d [DRV] PC: 3019
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 335000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: b804, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 335000: uvm_test_top.environment.a.m [MON] PC: 3019 | instrmem_rd: 1 | Data_addr: 0207 | Data_din: 0000 | Data_rd: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 335000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 335000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 335000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 345000: uvm_test_top.environment.a.d [DRV] PC: 3019
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 345000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: b804, Data_dout: 300b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 345000: uvm_test_top.environment.a.m [MON] PC: 301a | instrmem_rd: 1 | Data_addr: zzzz | Data_din: zzzz | Data_rd: z
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 345000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 345000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 345000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 355000: uvm_test_top.environment.a.d [DRV] PC: 301a
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 355000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: 7545, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 355000: uvm_test_top.environment.a.m [MON] PC: 301b | instrmem_rd: z | Data_addr: 301e | Data_din: 0000 | Data_rd: 1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(318) @ 355000: uvm_test_top.environment.s [SCO] PC MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 355000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(370) @ 355000: uvm_test_top.environment.s [SCO] Data_addr   MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(405) @ 355000: uvm_test_top.environment.s [SCO] Data_din    MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 355000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 365000: uvm_test_top.environment.a.d [DRV] PC: 301b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 365000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 0, complete_instr: 1, Instr_dout: xxxx, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 365000: uvm_test_top.environment.a.m [MON] PC: 301b | instrmem_rd: z | Data_addr: 3020 | Data_din: 0016 | Data_rd: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(347) @ 365000: uvm_test_top.environment.s [SCO] instrmem_rd MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(370) @ 365000: uvm_test_top.environment.s [SCO] Data_addr   MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(399) @ 365000: uvm_test_top.environment.s [SCO] Data_din    MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 365000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 375000: uvm_test_top.environment.a.d [DRV] PC: 301b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 375000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: xxxx, Data_dout: 3020
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 375000: uvm_test_top.environment.a.m [MON] PC: 301b | instrmem_rd: 1 | Data_addr: xxxx | Data_din: 0016 | Data_rd: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 375000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 385000: uvm_test_top.environment.a.d [DRV] PC: 301b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 385000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: xxxx, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 385000: uvm_test_top.environment.a.m [MON] PC: 301c | instrmem_rd: z | Data_addr: 3014 | Data_din: 0001 | Data_rd: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(370) @ 385000: uvm_test_top.environment.s [SCO] Data_addr   MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(399) @ 385000: uvm_test_top.environment.s [SCO] Data_din    MATCH
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 385000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(186) @ 395000: uvm_test_top.environment.a.d [DRV] PC: 301c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(169) @ 395000: uvm_test_top.environment.a.d [DRV] rst: 0, complete_data: 1, complete_instr: 1, Instr_dout: xxxx, Data_dout: xxxx
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(255) @ 395000: uvm_test_top.environment.a.m [MON] PC: 301c | instrmem_rd: 1 | Data_addr: xxxx | Data_din: 0001 | Data_rd: 0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/LC3/LC3.srcs/sim_1/new/LC3_tb.sv(436) @ 395000: uvm_test_top.environment.s [SCO] Data_rd     MATCH
---------------------------------------------
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  241
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
```
