// Seed: 4151070277
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5, id_6, id_7, id_8;
  assign id_5 = (1);
  always @(negedge 1 * ~id_5) begin
    disable id_9;
  end
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always_comb @(1 == 1) begin
    id_6 <= id_1;
    id_2 = id_5;
  end
  timeunit 1ps;
  wire id_8;
  module_0(
      id_8, id_8, id_2
  );
endmodule
