Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 19 17:50:00 2024
| Host         : LAPTOP-CTGPC8H5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file comparator_timing_summary_routed.rpt -pb comparator_timing_summary_routed.pb -rpx comparator_timing_summary_routed.rpx -warn_on_violation
| Design       : comparator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            equal
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 4.022ns (49.131%)  route 4.164ns (50.869%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 f  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 f  num1_IBUF[1]_inst/O
                         net (fo=2, routed)           1.569     2.513    num1_IBUF[1]
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.637 f  less_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.857     3.494    less_OBUF_inst_i_3_n_0
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.152     3.646 r  equal_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.739     5.385    equal_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.801     8.186 r  equal_OBUF_inst/O
                         net (fo=0)                   0.000     8.186    equal
    U14                                                               r  equal (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            less
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.940ns  (logic 3.790ns (47.731%)  route 4.150ns (52.269%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 f  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 f  num1_IBUF[1]_inst/O
                         net (fo=2, routed)           1.569     2.513    num1_IBUF[1]
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.637 f  less_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.857     3.494    less_OBUF_inst_i_3_n_0
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.124     3.618 r  less_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.725     5.343    less_OBUF
    V13                  OBUF (Prop_obuf_I_O)         2.597     7.940 r  less_OBUF_inst/O
                         net (fo=0)                   0.000     7.940    less
    V13                                                               r  less (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[1]
                            (input port)
  Destination:            greater
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.517ns  (logic 3.786ns (50.372%)  route 3.731ns (49.628%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  num1[1] (IN)
                         net (fo=0)                   0.000     0.000    num1[1]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  num1_IBUF[1]_inst/O
                         net (fo=2, routed)           1.569     2.513    num1_IBUF[1]
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.637 r  less_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.444     3.082    less_OBUF_inst_i_3_n_0
    SLICE_X0Y5           LUT3 (Prop_lut3_I0_O)        0.124     3.206 r  greater_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     4.923    greater_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.594     7.517 r  greater_OBUF_inst/O
                         net (fo=0)                   0.000     7.517    greater
    V14                                                               r  greater (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1[3]
                            (input port)
  Destination:            greater
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.329ns (65.002%)  route 0.715ns (34.998%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  num1[3] (IN)
                         net (fo=0)                   0.000     0.000    num1[3]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  num1_IBUF[3]_inst/O
                         net (fo=3, routed)           0.355     0.528    num1_IBUF[3]
    SLICE_X0Y5           LUT3 (Prop_lut3_I2_O)        0.045     0.573 r  greater_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.360     0.933    greater_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.111     2.044 r  greater_OBUF_inst/O
                         net (fo=0)                   0.000     2.044    greater
    V14                                                               r  greater (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[3]
                            (input port)
  Destination:            less
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.337ns (63.418%)  route 0.771ns (36.582%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  num2[3] (IN)
                         net (fo=0)                   0.000     0.000    num2[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  num2_IBUF[3]_inst/O
                         net (fo=3, routed)           0.420     0.598    num2_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.045     0.643 r  less_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.352     0.994    less_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.114     2.108 r  less_OBUF_inst/O
                         net (fo=0)                   0.000     2.108    less
    V13                                                               r  less (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[3]
                            (input port)
  Destination:            equal
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.404ns (63.900%)  route 0.793ns (36.100%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  num2[3] (IN)
                         net (fo=0)                   0.000     0.000    num2[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  num2_IBUF[3]_inst/O
                         net (fo=3, routed)           0.420     0.598    num2_IBUF[3]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.048     0.646 r  equal_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.374     1.019    equal_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.178     2.197 r  equal_OBUF_inst/O
                         net (fo=0)                   0.000     2.197    equal
    U14                                                               r  equal (OUT)
  -------------------------------------------------------------------    -------------------





