# ######################################################################## 
# Copyright (C) 2025 Altera Corporation.
# SPDX-License-Identifier: MIT
# ######################################################################## 

package require -exact qsys 24.3.1


# 
# module avst_axist_bridge
# 
set_module_property DESCRIPTION ""
set_module_property NAME avst_axist_bridge
set_module_property VERSION 1.4
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME avst_axist_bridge
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL ftile_ghrd_avst_axist_bridge
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file axist_to_avst_bridge_v2.sv SYSTEM_VERILOG PATH        ../src/custom_rtl/axist_to_avst_bridge/axist_to_avst_bridge_v2.sv
add_fileset_file avst_to_axist_rx_mac_seg_if_v2.sv SYSTEM_VERILOG PATH ../src/custom_rtl/axist_to_avst_bridge/avst_to_axist_rx_mac_seg_if_v2.sv
add_fileset_file axist_to_avst_tx_mac_seg_if_v2.sv SYSTEM_VERILOG PATH ../src/custom_rtl/axist_to_avst_bridge/axist_to_avst_tx_mac_seg_if_v2.sv
add_fileset_file hssi_ss_delay_reg_v2.v VERILOG PATH                   ../src/custom_rtl/axist_to_avst_bridge/hssi_ss_delay_reg_v2.v
add_fileset_file keep2empty_v2.sv SYSTEM_VERILOG PATH                  ../src/custom_rtl/axist_to_avst_bridge/keep2empty_v2.sv
add_fileset_file ftile_ghrd_avst_axist_bridge.sv SYSTEM_VERILOG PATH   ../src/custom_rtl/axist_to_avst_bridge/ftile_ghrd_avst_axist_bridge.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL ftile_ghrd_avst_axist_bridge
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file axist_to_avst_bridge_v2.sv SYSTEM_VERILOG PATH        ../src/custom_rtl/axist_to_avst_bridge/axist_to_avst_bridge_v2.sv
add_fileset_file avst_to_axist_rx_mac_seg_if_v2.sv SYSTEM_VERILOG PATH ../src/custom_rtl/axist_to_avst_bridge/avst_to_axist_rx_mac_seg_if_v2.sv
add_fileset_file axist_to_avst_tx_mac_seg_if_v2.sv SYSTEM_VERILOG PATH ../src/custom_rtl/axist_to_avst_bridge/axist_to_avst_tx_mac_seg_if_v2.sv
add_fileset_file hssi_ss_delay_reg_v2.v VERILOG PATH                   ../src/custom_rtl/axist_to_avst_bridge/hssi_ss_delay_reg_v2.v
add_fileset_file keep2empty_v2.sv SYSTEM_VERILOG PATH                  ../src/custom_rtl/axist_to_avst_bridge/keep2empty_v2.sv
add_fileset_file ftile_ghrd_avst_axist_bridge.sv SYSTEM_VERILOG PATH   ../src/custom_rtl/axist_to_avst_bridge/ftile_ghrd_avst_axist_bridge.sv


# 
# parameters
# 
add_parameter DATA_WIDTH INTEGER 64
set_parameter_property DATA_WIDTH DEFAULT_VALUE 64
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH AFFECTS_GENERATION false
set_parameter_property DATA_WIDTH HDL_PARAMETER true
set_parameter_property DATA_WIDTH EXPORT true
add_parameter NUM_CHANNELS INTEGER 1
set_parameter_property NUM_CHANNELS DEFAULT_VALUE 1
set_parameter_property NUM_CHANNELS DISPLAY_NAME NUM_CHANNELS
set_parameter_property NUM_CHANNELS UNITS None
set_parameter_property NUM_CHANNELS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NUM_CHANNELS AFFECTS_GENERATION false
set_parameter_property NUM_CHANNELS HDL_PARAMETER true
set_parameter_property NUM_CHANNELS EXPORT true
add_parameter NO_OF_BYTES INTEGER 8
set_parameter_property NO_OF_BYTES DEFAULT_VALUE 8
set_parameter_property NO_OF_BYTES DISPLAY_NAME NO_OF_BYTES
set_parameter_property NO_OF_BYTES UNITS None
set_parameter_property NO_OF_BYTES ALLOWED_RANGES -2147483648:2147483647
set_parameter_property NO_OF_BYTES AFFECTS_GENERATION false
set_parameter_property NO_OF_BYTES HDL_PARAMETER true
set_parameter_property NO_OF_BYTES EXPORT true
add_parameter EMPTY_BITS INTEGER 3
set_parameter_property EMPTY_BITS DEFAULT_VALUE 3
set_parameter_property EMPTY_BITS DISPLAY_NAME EMPTY_BITS
set_parameter_property EMPTY_BITS UNITS None
set_parameter_property EMPTY_BITS ALLOWED_RANGES -2147483648:2147483647
set_parameter_property EMPTY_BITS AFFECTS_GENERATION false
set_parameter_property EMPTY_BITS HDL_PARAMETER true
set_parameter_property EMPTY_BITS EXPORT true
add_parameter Tiles STRING F ""
set_parameter_property Tiles DEFAULT_VALUE F
set_parameter_property Tiles DISPLAY_NAME Tiles
set_parameter_property Tiles UNITS None
set_parameter_property Tiles DESCRIPTION ""
set_parameter_property Tiles AFFECTS_GENERATION false
set_parameter_property Tiles HDL_PARAMETER true
set_parameter_property Tiles EXPORT true
add_parameter SIM_EMULATE INTEGER 1
set_parameter_property SIM_EMULATE DEFAULT_VALUE 1
set_parameter_property SIM_EMULATE DISPLAY_NAME SIM_EMULATE
set_parameter_property SIM_EMULATE UNITS None
set_parameter_property SIM_EMULATE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property SIM_EMULATE AFFECTS_GENERATION false
set_parameter_property SIM_EMULATE HDL_PARAMETER true
set_parameter_property SIM_EMULATE EXPORT true


# 
# display items
# 


# 
# connection point i_tx_clk
# 
add_interface i_tx_clk clock end
set_interface_property i_tx_clk ENABLED true
set_interface_property i_tx_clk EXPORT_OF ""
set_interface_property i_tx_clk PORT_NAME_MAP ""
set_interface_property i_tx_clk CMSIS_SVD_VARIABLES ""
set_interface_property i_tx_clk SVD_ADDRESS_GROUP ""
set_interface_property i_tx_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_tx_clk SV_INTERFACE_TYPE ""
set_interface_property i_tx_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_tx_clk i_tx_clk clk Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_tx_clk VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point i_rx_clk
# 
add_interface i_rx_clk clock end
set_interface_property i_rx_clk ENABLED true
set_interface_property i_rx_clk EXPORT_OF ""
set_interface_property i_rx_clk PORT_NAME_MAP ""
set_interface_property i_rx_clk CMSIS_SVD_VARIABLES ""
set_interface_property i_rx_clk SVD_ADDRESS_GROUP ""
set_interface_property i_rx_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_rx_clk SV_INTERFACE_TYPE ""
set_interface_property i_rx_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_rx_clk i_rx_clk clk Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_rx_clk VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point i_tx_rst_n
# 
add_interface i_tx_rst_n reset end
set_interface_property i_tx_rst_n associatedClock i_tx_clk
set_interface_property i_tx_rst_n synchronousEdges DEASSERT
set_interface_property i_tx_rst_n ENABLED true
set_interface_property i_tx_rst_n EXPORT_OF ""
set_interface_property i_tx_rst_n PORT_NAME_MAP ""
set_interface_property i_tx_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property i_tx_rst_n SVD_ADDRESS_GROUP ""
set_interface_property i_tx_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_tx_rst_n SV_INTERFACE_TYPE ""
set_interface_property i_tx_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_tx_rst_n i_tx_rst_n reset_n Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_tx_rst_n VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point i_rx_rst_n
# 
add_interface i_rx_rst_n reset end
set_interface_property i_rx_rst_n associatedClock i_rx_clk
set_interface_property i_rx_rst_n synchronousEdges DEASSERT
set_interface_property i_rx_rst_n ENABLED true
set_interface_property i_rx_rst_n EXPORT_OF ""
set_interface_property i_rx_rst_n PORT_NAME_MAP ""
set_interface_property i_rx_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property i_rx_rst_n SVD_ADDRESS_GROUP ""
set_interface_property i_rx_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property i_rx_rst_n SV_INTERFACE_TYPE ""
set_interface_property i_rx_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port i_rx_rst_n i_rx_rst_n reset_n Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_rx_rst_n VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point avst_tx_if
# 
add_interface avst_tx_if avalon_streaming end
set_interface_property avst_tx_if associatedClock i_tx_clk
set_interface_property avst_tx_if associatedReset i_tx_rst_n
set_interface_property avst_tx_if dataBitsPerSymbol 8
set_interface_property avst_tx_if errorDescriptor ""
set_interface_property avst_tx_if firstSymbolInHighOrderBits true
set_interface_property avst_tx_if maxChannel 0
set_interface_property avst_tx_if readyAllowance 0
set_interface_property avst_tx_if readyLatency 0
set_interface_property avst_tx_if ENABLED true
set_interface_property avst_tx_if EXPORT_OF ""
set_interface_property avst_tx_if PORT_NAME_MAP ""
set_interface_property avst_tx_if CMSIS_SVD_VARIABLES ""
set_interface_property avst_tx_if SVD_ADDRESS_GROUP ""
set_interface_property avst_tx_if IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_tx_if SV_INTERFACE_TYPE ""
set_interface_property avst_tx_if SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_tx_if o_av_st_tx_ready ready Output "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property o_av_st_tx_ready VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_tx_if i_av_st_tx_valid valid Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_av_st_tx_valid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_tx_if i_av_st_tx_data data Input 64
add_interface_port avst_tx_if i_av_st_tx_startofpacket startofpacket Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_av_st_tx_startofpacket VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_tx_if i_av_st_tx_endofpacket endofpacket Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_av_st_tx_endofpacket VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_tx_if i_av_st_tx_empty empty Input 3
add_interface_port avst_tx_if i_av_st_tx_error error Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_av_st_tx_error VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point avst_tx_ptp
# 
add_interface avst_tx_ptp conduit end
set_interface_property avst_tx_ptp associatedClock i_tx_clk
set_interface_property avst_tx_ptp associatedReset i_tx_rst_n
set_interface_property avst_tx_ptp ENABLED true
set_interface_property avst_tx_ptp EXPORT_OF ""
set_interface_property avst_tx_ptp PORT_NAME_MAP ""
set_interface_property avst_tx_ptp CMSIS_SVD_VARIABLES ""
set_interface_property avst_tx_ptp SVD_ADDRESS_GROUP ""
set_interface_property avst_tx_ptp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_tx_ptp SV_INTERFACE_TYPE ""
set_interface_property avst_tx_ptp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_tx_ptp i_av_st_tx_skip_crc i_av_st_tx_skip_crc Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_av_st_tx_skip_crc VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_valid i_av_st_tx_ptp_ts_valid Input 2
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_req i_av_st_tx_ptp_ts_req Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ins_ets i_av_st_tx_ptp_ins_ets Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_fp i_av_st_tx_ptp_fp Input 32
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ins_cf i_av_st_tx_ptp_ins_cf Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_tx_its i_av_st_tx_ptp_tx_its Input 96
add_interface_port avst_tx_ptp i_av_st_tx_ptp_asym_p2p_idx i_av_st_tx_ptp_asym_p2p_idx Input 7
add_interface_port avst_tx_ptp i_av_st_tx_ptp_asym_sign i_av_st_tx_ptp_asym_sign Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_asym i_av_st_tx_ptp_asym Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_p2p i_av_st_tx_ptp_p2p Input 1
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_format i_av_st_tx_ptp_ts_format Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_av_st_tx_ptp_ts_format VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_tx_ptp i_av_st_tx_ptp_update_eb i_av_st_tx_ptp_update_eb Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_av_st_tx_ptp_update_eb VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_tx_ptp i_av_st_tx_ptp_zero_csum i_av_st_tx_ptp_zero_csum Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_av_st_tx_ptp_zero_csum VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_tx_ptp i_av_st_tx_ptp_eb_offset i_av_st_tx_ptp_eb_offset Input 16
add_interface_port avst_tx_ptp i_av_st_tx_ptp_csum_offset i_av_st_tx_ptp_csum_offset Input 16
add_interface_port avst_tx_ptp i_av_st_tx_ptp_cf_offset i_av_st_tx_ptp_cf_offset Input 16
add_interface_port avst_tx_ptp i_av_st_tx_ptp_ts_offset i_av_st_tx_ptp_ts_offset Input 16


# 
# connection point axit_tx_if
# 
add_interface axit_tx_if axi4stream start
set_interface_property axit_tx_if associatedClock i_tx_clk
set_interface_property axit_tx_if associatedReset i_tx_rst_n
set_interface_property axit_tx_if ENABLED true
set_interface_property axit_tx_if EXPORT_OF ""
set_interface_property axit_tx_if PORT_NAME_MAP ""
set_interface_property axit_tx_if CMSIS_SVD_VARIABLES ""
set_interface_property axit_tx_if SVD_ADDRESS_GROUP ""
set_interface_property axit_tx_if IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property axit_tx_if SV_INTERFACE_TYPE ""
set_interface_property axit_tx_if SV_INTERFACE_MODPORT_TYPE ""

add_interface_port axit_tx_if i_axi_st_tx_tready tready Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_axi_st_tx_tready VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port axit_tx_if o_axi_st_tx_tvalid tvalid Output "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property o_axi_st_tx_tvalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port axit_tx_if o_axi_st_tx_tdata tdata Output 64
add_interface_port axit_tx_if o_axi_st_tx_tlast tlast Output "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property o_axi_st_tx_tlast VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port axit_tx_if o_axi_st_tx_tkeep tkeep Output 8
add_interface_port axit_tx_if o_axi_st_tx_tuser_client tuser Output 2


# 
# connection point avst_rx_if
# 
add_interface avst_rx_if avalon_streaming start
set_interface_property avst_rx_if associatedClock i_rx_clk
set_interface_property avst_rx_if associatedReset i_rx_rst_n
set_interface_property avst_rx_if dataBitsPerSymbol 8
set_interface_property avst_rx_if errorDescriptor ""
set_interface_property avst_rx_if firstSymbolInHighOrderBits true
set_interface_property avst_rx_if maxChannel 0
set_interface_property avst_rx_if readyAllowance 0
set_interface_property avst_rx_if readyLatency 0
set_interface_property avst_rx_if ENABLED true
set_interface_property avst_rx_if EXPORT_OF ""
set_interface_property avst_rx_if PORT_NAME_MAP ""
set_interface_property avst_rx_if CMSIS_SVD_VARIABLES ""
set_interface_property avst_rx_if SVD_ADDRESS_GROUP ""
set_interface_property avst_rx_if IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_rx_if SV_INTERFACE_TYPE ""
set_interface_property avst_rx_if SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_rx_if o_av_st_rx_valid valid Output "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property o_av_st_rx_valid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_rx_if o_av_st_rx_data data Output 64
add_interface_port avst_rx_if o_av_st_rx_startofpacket startofpacket Output "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property o_av_st_rx_startofpacket VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_rx_if o_av_st_rx_endofpacket endofpacket Output 1
set_port_property o_av_st_rx_endofpacket VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port avst_rx_if o_av_st_rx_empty empty Output 3
add_interface_port avst_rx_if o_av_st_rx_error error Output 6


# 
# connection point avst_rx_ptp
# 
add_interface avst_rx_ptp conduit end
set_interface_property avst_rx_ptp associatedClock i_rx_clk
set_interface_property avst_rx_ptp associatedReset i_rx_rst_n
set_interface_property avst_rx_ptp ENABLED true
set_interface_property avst_rx_ptp EXPORT_OF ""
set_interface_property avst_rx_ptp PORT_NAME_MAP ""
set_interface_property avst_rx_ptp CMSIS_SVD_VARIABLES ""
set_interface_property avst_rx_ptp SVD_ADDRESS_GROUP ""
set_interface_property avst_rx_ptp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property avst_rx_ptp SV_INTERFACE_TYPE ""
set_interface_property avst_rx_ptp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port avst_rx_ptp o_av_st_rxstatus_data o_av_st_rxstatus_data Output 40
add_interface_port avst_rx_ptp o_av_st_ptp_rx_its data Output 96
add_interface_port avst_rx_ptp o_av_st_rxstatus_valid valid Output 1
set_port_property o_av_st_rxstatus_valid VHDL_TYPE STD_LOGIC_VECTOR


# 
# connection point axist_rx_if
# 
add_interface axist_rx_if axi4stream end
set_interface_property axist_rx_if associatedClock i_rx_clk
set_interface_property axist_rx_if associatedReset i_rx_rst_n
set_interface_property axist_rx_if ENABLED true
set_interface_property axist_rx_if EXPORT_OF ""
set_interface_property axist_rx_if PORT_NAME_MAP ""
set_interface_property axist_rx_if CMSIS_SVD_VARIABLES ""
set_interface_property axist_rx_if SVD_ADDRESS_GROUP ""
set_interface_property axist_rx_if IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property axist_rx_if SV_INTERFACE_TYPE ""
set_interface_property axist_rx_if SV_INTERFACE_MODPORT_TYPE ""

add_interface_port axist_rx_if i_axi_st_rx_tvalid tvalid Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_axi_st_rx_tvalid VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port axist_rx_if i_axi_st_rx_tdata tdata Input 64
add_interface_port axist_rx_if i_axi_st_rx_tlast tlast Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_axi_st_rx_tlast VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port axist_rx_if i_axi_st_rx_tkeep tkeep Input 8
add_interface_port axist_rx_if i_axi_st_rx_tuser_client tuser Input 7


# 
# connection point p0_tx_tuser_ptp
# 
add_interface p0_tx_tuser_ptp conduit end
set_interface_property p0_tx_tuser_ptp associatedClock ""
set_interface_property p0_tx_tuser_ptp associatedReset ""
set_interface_property p0_tx_tuser_ptp ENABLED true
set_interface_property p0_tx_tuser_ptp EXPORT_OF ""
set_interface_property p0_tx_tuser_ptp PORT_NAME_MAP ""
set_interface_property p0_tx_tuser_ptp CMSIS_SVD_VARIABLES ""
set_interface_property p0_tx_tuser_ptp SVD_ADDRESS_GROUP ""
set_interface_property p0_tx_tuser_ptp IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property p0_tx_tuser_ptp SV_INTERFACE_TYPE ""
set_interface_property p0_tx_tuser_ptp SV_INTERFACE_MODPORT_TYPE ""

add_interface_port p0_tx_tuser_ptp o_axi_st_tx_tuser_ptp tuser_1 Output 94


# 
# connection point p0_tx_tuser_ptp_extended
# 
add_interface p0_tx_tuser_ptp_extended conduit end
set_interface_property p0_tx_tuser_ptp_extended associatedClock ""
set_interface_property p0_tx_tuser_ptp_extended associatedReset ""
set_interface_property p0_tx_tuser_ptp_extended ENABLED true
set_interface_property p0_tx_tuser_ptp_extended EXPORT_OF ""
set_interface_property p0_tx_tuser_ptp_extended PORT_NAME_MAP ""
set_interface_property p0_tx_tuser_ptp_extended CMSIS_SVD_VARIABLES ""
set_interface_property p0_tx_tuser_ptp_extended SVD_ADDRESS_GROUP ""
set_interface_property p0_tx_tuser_ptp_extended IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property p0_tx_tuser_ptp_extended SV_INTERFACE_TYPE ""
set_interface_property p0_tx_tuser_ptp_extended SV_INTERFACE_MODPORT_TYPE ""

add_interface_port p0_tx_tuser_ptp_extended o_axi_st_tx_tuser_ptp_extended tuser_2 Output 328


# 
# connection point p0_rx_tuser_sts
# 
add_interface p0_rx_tuser_sts conduit end
set_interface_property p0_rx_tuser_sts associatedClock ""
set_interface_property p0_rx_tuser_sts associatedReset ""
set_interface_property p0_rx_tuser_sts ENABLED true
set_interface_property p0_rx_tuser_sts EXPORT_OF ""
set_interface_property p0_rx_tuser_sts PORT_NAME_MAP ""
set_interface_property p0_rx_tuser_sts CMSIS_SVD_VARIABLES ""
set_interface_property p0_rx_tuser_sts SVD_ADDRESS_GROUP ""
set_interface_property p0_rx_tuser_sts IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property p0_rx_tuser_sts SV_INTERFACE_TYPE ""
set_interface_property p0_rx_tuser_sts SV_INTERFACE_MODPORT_TYPE ""

add_interface_port p0_rx_tuser_sts i_axi_st_rx_tuser_sts tuser_1 Input 5


# 
# connection point p0_rx_tuser_sts_extended
# 
add_interface p0_rx_tuser_sts_extended conduit end
set_interface_property p0_rx_tuser_sts_extended associatedClock ""
set_interface_property p0_rx_tuser_sts_extended associatedReset ""
set_interface_property p0_rx_tuser_sts_extended ENABLED true
set_interface_property p0_rx_tuser_sts_extended EXPORT_OF ""
set_interface_property p0_rx_tuser_sts_extended PORT_NAME_MAP ""
set_interface_property p0_rx_tuser_sts_extended CMSIS_SVD_VARIABLES ""
set_interface_property p0_rx_tuser_sts_extended SVD_ADDRESS_GROUP ""
set_interface_property p0_rx_tuser_sts_extended IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property p0_rx_tuser_sts_extended SV_INTERFACE_TYPE ""
set_interface_property p0_rx_tuser_sts_extended SV_INTERFACE_MODPORT_TYPE ""

add_interface_port p0_rx_tuser_sts_extended i_axi_st_rx_tuser_sts_extended i_axi_st_rx_tuser_sts_extended Input 32


# 
# connection point p0_rx_ingrts0_interface
# 
add_interface p0_rx_ingrts0_interface conduit end
set_interface_property p0_rx_ingrts0_interface associatedClock ""
set_interface_property p0_rx_ingrts0_interface associatedReset ""
set_interface_property p0_rx_ingrts0_interface ENABLED true
set_interface_property p0_rx_ingrts0_interface EXPORT_OF ""
set_interface_property p0_rx_ingrts0_interface PORT_NAME_MAP ""
set_interface_property p0_rx_ingrts0_interface CMSIS_SVD_VARIABLES ""
set_interface_property p0_rx_ingrts0_interface SVD_ADDRESS_GROUP ""
set_interface_property p0_rx_ingrts0_interface IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property p0_rx_ingrts0_interface SV_INTERFACE_TYPE ""
set_interface_property p0_rx_ingrts0_interface SV_INTERFACE_MODPORT_TYPE ""

add_interface_port p0_rx_ingrts0_interface i_axi_st_rx_ingrts0_tdata tdata Input 96
add_interface_port p0_rx_ingrts0_interface i_axi_st_rx_ingrts0_tvalid tvalid Input "((NUM_CHANNELS - 1)) - (0) + 1"
set_port_property i_axi_st_rx_ingrts0_tvalid VHDL_TYPE STD_LOGIC_VECTOR

