
STM32F103C8_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002720  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         000000e4  20000000  08002854  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000063c  200000e4  08002938  000100e4  2**2
                  ALLOC
  4 ._usrstack    00000100  20000720  08002f74  000100e4  2**0
                  ALLOC
  5 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  6 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000c062  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002993  00000000  00000000  0001d1ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000386f  00000000  00000000  0001fb4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000020bc  00000000  00000000  000233bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003d88  00000000  00000000  00025478  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00007363  00000000  00000000  00029200  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001000  00000000  00000000  00030563  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	0800196d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, fp, ip}
 8000008:	08000ae1 	stmdaeq	r0, {r0, r5, r6, r7, r9, fp}
 800000c:	08000ae3 	stmdaeq	r0, {r0, r1, r5, r6, r7, r9, fp}
 8000010:	08000ae5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, fp}
 8000014:	08000ae7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r9, fp}
 8000018:	08000ae9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r9, fp}
	...
 800002c:	08000aed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r9, fp}
 8000030:	08000aeb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000aef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r9, fp}
 800003c:	08000af1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, fp}
 8000040:	08000b05 	stmdaeq	r0, {r0, r2, r8, r9, fp}
 8000044:	08000b07 	stmdaeq	r0, {r0, r1, r2, r8, r9, fp}
 8000048:	08000b09 	stmdaeq	r0, {r0, r3, r8, r9, fp}
 800004c:	08000b0b 	stmdaeq	r0, {r0, r1, r3, r8, r9, fp}
 8000050:	08000b0d 	stmdaeq	r0, {r0, r2, r3, r8, r9, fp}
 8000054:	08000b0f 	stmdaeq	r0, {r0, r1, r2, r3, r8, r9, fp}
 8000058:	08000b11 	stmdaeq	r0, {r0, r4, r8, r9, fp}
 800005c:	08000b13 	stmdaeq	r0, {r0, r1, r4, r8, r9, fp}
 8000060:	08000b15 	stmdaeq	r0, {r0, r2, r4, r8, r9, fp}
 8000064:	08000b17 	stmdaeq	r0, {r0, r1, r2, r4, r8, r9, fp}
 8000068:	08000b19 	stmdaeq	r0, {r0, r3, r4, r8, r9, fp}
	...
 8000088:	08000b1b 	stmdaeq	r0, {r0, r1, r3, r4, r8, r9, fp}
 800008c:	08000b1d 	stmdaeq	r0, {r0, r2, r3, r4, r8, r9, fp}
 8000090:	08000b1f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, fp}
 8000094:	08000b23 	stmdaeq	r0, {r0, r1, r5, r8, r9, fp}
 8000098:	08000b25 	stmdaeq	r0, {r0, r2, r5, r8, r9, fp}
 800009c:	08000b27 	stmdaeq	r0, {r0, r1, r2, r5, r8, r9, fp}
 80000a0:	08000b29 	stmdaeq	r0, {r0, r3, r5, r8, r9, fp}
 80000a4:	08000b2b 	stmdaeq	r0, {r0, r1, r3, r5, r8, r9, fp}
 80000a8:	08000b2d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, fp}
 80000ac:	08000b2f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r8, r9, fp}
 80000b0:	08000b31 	stmdaeq	r0, {r0, r4, r5, r8, r9, fp}
 80000b4:	08000b45 	stmdaeq	r0, {r0, r2, r6, r8, r9, fp}
 80000b8:	08000b47 	stmdaeq	r0, {r0, r1, r2, r6, r8, r9, fp}
 80000bc:	08000b49 	stmdaeq	r0, {r0, r3, r6, r8, r9, fp}
 80000c0:	08000b4b 	stmdaeq	r0, {r0, r1, r3, r6, r8, r9, fp}
 80000c4:	08000b4d 	stmdaeq	r0, {r0, r2, r3, r6, r8, r9, fp}
 80000c8:	08000b4f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8, r9, fp}
 80000cc:	08000b51 	stmdaeq	r0, {r0, r4, r6, r8, r9, fp}
 80000d0:	08000b53 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, fp}
 80000d4:	08000b55 	stmdaeq	r0, {r0, r2, r4, r6, r8, r9, fp}
 80000d8:	08000b89 	stmdaeq	r0, {r0, r3, r7, r8, r9, fp}
 80000dc:	08000bc5 	stmdaeq	r0, {r0, r2, r6, r7, r8, r9, fp}
 80000e0:	08000bc7 	stmdaeq	r0, {r0, r1, r2, r6, r7, r8, r9, fp}
 80000e4:	08000bc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, fp}
 80000e8:	08000bcb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r8, r9, fp}
 80000ec:	08000bcd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, r9, fp}
 80000f0:	08000bcf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, r9, fp}
 80000f4:	08000bd1 	stmdaeq	r0, {r0, r4, r6, r7, r8, r9, fp}
 80000f8:	08000bd3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, r9, fp}
 80000fc:	08000bd5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, r9, fp}
 8000100:	08000bd7 	stmdaeq	r0, {r0, r1, r2, r4, r6, r7, r8, r9, fp}
 8000104:	08000bd9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, r9, fp}
 8000108:	08000bdb 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r8, r9, fp}
 800010c:	08000bdd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, fp}
 8000110:	08000bdf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp}
 8000114:	08000be1 	stmdaeq	r0, {r0, r5, r6, r7, r8, r9, fp}
 8000118:	08000be3 	stmdaeq	r0, {r0, r1, r5, r6, r7, r8, r9, fp}
 800011c:	08000be5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, r9, fp}
 8000120:	08000be7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r8, r9, fp}
 8000124:	08000be9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, r9, fp}
 8000128:	08000beb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, r8, r9, fp}
 800012c:	08000bed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, r9, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	1c50      	adds	r0, r2, #1
 80001ca:	6018      	str	r0, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	6859      	ldr	r1, [r3, #4]
 80001ce:	1c4a      	adds	r2, r1, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001da:	2000      	movs	r0, #0
void Timer_Configuration(void)
{
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001dc:	234f      	movs	r3, #79	; 0x4f
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001de:	f8ad 0004 	strh.w	r0, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001e2:	f8ad 000a 	strh.w	r0, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001e6:	f8ad 0006 	strh.w	r0, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001ea:	f88d 000c 	strb.w	r0, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001ee:	a901      	add	r1, sp, #4
 80001f0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
void Timer_Configuration(void)
{
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001f4:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 fa62 	bl	80016c0 <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fa8e 	bl	8001726 <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	2101      	movs	r1, #1
 800020c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000210:	f001 fa8c 	bl	800172c <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 fa7a 	bl	8001714 <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	bd00      	pop	{pc}

08000224 <TxDByte>:




void TxDByte(u8 dat)
{
 8000224:	b510      	push	{r4, lr}
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 8000226:	2140      	movs	r1, #64	; 0x40




void TxDByte(u8 dat)
{
 8000228:	4604      	mov	r4, r0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022a:	4807      	ldr	r0, [pc, #28]	; (8000248 <TxDByte+0x24>)
 800022c:	f001 fb79 	bl	8001922 <USART_ClearFlag>
	USART_SendData(USART2,dat);
 8000230:	4805      	ldr	r0, [pc, #20]	; (8000248 <TxDByte+0x24>)
 8000232:	4621      	mov	r1, r4
 8000234:	f001 fb67 	bl	8001906 <USART_SendData>
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
 8000238:	4803      	ldr	r0, [pc, #12]	; (8000248 <TxDByte+0x24>)
 800023a:	2140      	movs	r1, #64	; 0x40
 800023c:	f001 fb6b 	bl	8001916 <USART_GetFlagStatus>
 8000240:	2800      	cmp	r0, #0
 8000242:	d0f9      	beq.n	8000238 <TxDByte+0x14>
}
 8000244:	bd10      	pop	{r4, pc}
 8000246:	bf00      	nop
 8000248:	40004400 	andmi	r4, r0, r0, lsl #8

0800024c <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 800024c:	b510      	push	{r4, lr}
    /*if(bTmp)*/ TxDByte( bTmp+'0');
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
 800024e:	1e44      	subs	r4, r0, #1
{
	int i;
	for(i=0; str[i] ; i++)
 8000250:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000254:	b110      	cbz	r0, 800025c <TxDString+0x10>
	{
		TxDByte(str[i]);
 8000256:	f7ff ffe5 	bl	8000224 <TxDByte>
 800025a:	e7f9      	b.n	8000250 <TxDString+0x4>
	}
}
 800025c:	bd10      	pop	{r4, pc}

0800025e <TxDHex8>:

void TxDHex8(u16 bSentData)
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 800025e:	f3c0 1203 	ubfx	r2, r0, #4, #4
		TxDByte(str[i]);
	}
}

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f102 0030 	add.w	r0, r2, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026a:	2839      	cmp	r0, #57	; 0x39
 800026c:	bf88      	it	hi
 800026e:	f102 0037 	addhi.w	r0, r2, #55	; 0x37
	TxDByte(bTmp);
 8000272:	f7ff ffd7 	bl	8000224 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
 800027a:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800027e:	2839      	cmp	r0, #57	; 0x39
 8000280:	bf88      	it	hi
 8000282:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
}
 8000286:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800028a:	f7ff bfcb 	b.w	8000224 <TxDByte>

0800028e <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 800028e:	b510      	push	{r4, lr}
 8000290:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 8000292:	0a00      	lsrs	r0, r0, #8
 8000294:	f7ff ffe3 	bl	800025e <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 8000298:	b2e0      	uxtb	r0, r4
}
 800029a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 800029e:	f7ff bfde 	b.w	800025e <TxDHex8>

080002a2 <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002a2:	b510      	push	{r4, lr}
 80002a4:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002a6:	0c00      	lsrs	r0, r0, #16
 80002a8:	f7ff fff1 	bl	800028e <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002ac:	b2a0      	uxth	r0, r4
}
 80002ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002b2:	f7ff bfec 	b.w	800028e <TxDHex16>

080002b6 <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002b6:	b510      	push	{r4, lr}
    bByte -= bTmp*10;
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
 80002b8:	1e44      	subs	r4, r0, #1
{
	int i;
	for(i=0; str[i] ; i++)
 80002ba:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002be:	b110      	cbz	r0, 80002c6 <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c0:	f000 ff26 	bl	8001110 <USB_TxDByte>
 80002c4:	e7f9      	b.n	80002ba <USB_TxDString+0x4>
	}
}
 80002c6:	bd10      	pop	{r4, pc}

080002c8 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002c8:	b510      	push	{r4, lr}
 80002ca:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002cc:	2001      	movs	r0, #1
 80002ce:	f001 fa3b 	bl	8001748 <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002d2:	4b07      	ldr	r3, [pc, #28]	; (80002f0 <Delay+0x28>)
 80002d4:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002d6:	681c      	ldr	r4, [r3, #0]
 80002d8:	2c00      	cmp	r4, #0
 80002da:	d1fc      	bne.n	80002d6 <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002dc:	f06f 0001 	mvn.w	r0, #1
 80002e0:	f001 fa32 	bl	8001748 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002e4:	4620      	mov	r0, r4
}
 80002e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ea:	f001 ba2d 	b.w	8001748 <SysTick_CounterCmd>
 80002ee:	bf00      	nop
 80002f0:	20000138 	andcs	r0, r0, r8, lsr r1

080002f4 <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002f4:	b530      	push	{r4, r5, lr}
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 80002f6:	2301      	movs	r3, #1
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002f8:	4604      	mov	r4, r0
	}
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
 80002fa:	18e5      	adds	r5, r4, r3
 80002fc:	18c8      	adds	r0, r1, r3
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 80002fe:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8000302:	f810 0c01 	ldrb.w	r0, [r0, #-1]
 8000306:	4285      	cmp	r5, r0
 8000308:	d10b      	bne.n	8000322 <StringCompare+0x2e>
	{
		wCount++;
		if ( wCount >= limit)
 800030a:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 800030c:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 800030e:	da0a      	bge.n	8000326 <StringCompare+0x32>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000310:	5ce5      	ldrb	r5, [r4, r3]
 8000312:	b90d      	cbnz	r5, 8000318 <StringCompare+0x24>
 8000314:	5ccd      	ldrb	r5, [r1, r3]
 8000316:	b135      	cbz	r5, 8000326 <StringCompare+0x32>
 8000318:	3301      	adds	r3, #1
 800031a:	2b51      	cmp	r3, #81	; 0x51
 800031c:	d1ed      	bne.n	80002fa <StringCompare+0x6>
 800031e:	2050      	movs	r0, #80	; 0x50
 8000320:	e001      	b.n	8000326 <StringCompare+0x32>
	}
	return 0;
 8000322:	2000      	movs	r0, #0
 8000324:	bd30      	pop	{r4, r5, pc}
}
 8000326:	bd30      	pop	{r4, r5, pc}

08000328 <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 8000328:	b510      	push	{r4, lr}
 800032a:	2300      	movs	r3, #0
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 800032c:	5ccc      	ldrb	r4, [r1, r3]
 800032e:	b29a      	uxth	r2, r3
 8000330:	54c4      	strb	r4, [r0, r3]
        if(bpSrc[bCount] == '\0') break;
 8000332:	5ccc      	ldrb	r4, [r1, r3]
 8000334:	b11c      	cbz	r4, 800033e <StringCopy+0x16>
 8000336:	3301      	adds	r3, #1
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000338:	2b0a      	cmp	r3, #10
 800033a:	d1f7      	bne.n	800032c <StringCopy+0x4>
 800033c:	461a      	mov	r2, r3
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800033e:	4610      	mov	r0, r2
 8000340:	bd10      	pop	{r4, pc}
	...

08000344 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000344:	b530      	push	{r4, r5, lr}
 8000346:	b085      	sub	sp, #20
 8000348:	4604      	mov	r4, r0
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800034a:	4668      	mov	r0, sp
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 800034c:	460d      	mov	r5, r1
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800034e:	f001 faa9 	bl	80018a4 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000352:	2300      	movs	r3, #0
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000354:	200c      	movs	r0, #12

	if( PORT == 1 )
 8000356:	2c01      	cmp	r4, #1
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000358:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035a:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800035e:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000362:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000366:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800036a:	f8ad 000a 	strh.w	r0, [sp, #10]

	if( PORT == 1 )
 800036e:	d112      	bne.n	8000396 <USART_Configuration+0x52>
	{
		USART_DeInit(USART1);
 8000370:	481f      	ldr	r0, [pc, #124]	; (80003f0 <USART_Configuration+0xac>)
 8000372:	f001 fa09 	bl	8001788 <USART_DeInit>
		Delay(10);
 8000376:	200a      	movs	r0, #10
 8000378:	f7ff ffa6 	bl	80002c8 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800037c:	481c      	ldr	r0, [pc, #112]	; (80003f0 <USART_Configuration+0xac>)
 800037e:	4669      	mov	r1, sp
 8000380:	f001 fa4c 	bl	800181c <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000384:	481a      	ldr	r0, [pc, #104]	; (80003f0 <USART_Configuration+0xac>)
 8000386:	f240 5125 	movw	r1, #1317	; 0x525
 800038a:	4622      	mov	r2, r4
 800038c:	f001 faa1 	bl	80018d2 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8000390:	4817      	ldr	r0, [pc, #92]	; (80003f0 <USART_Configuration+0xac>)
 8000392:	4621      	mov	r1, r4
 8000394:	e027      	b.n	80003e6 <USART_Configuration+0xa2>
	}

	else if( PORT == 2 )
 8000396:	2c02      	cmp	r4, #2
 8000398:	d111      	bne.n	80003be <USART_Configuration+0x7a>
	{
		USART_DeInit(USART2);
 800039a:	4816      	ldr	r0, [pc, #88]	; (80003f4 <USART_Configuration+0xb0>)
 800039c:	f001 f9f4 	bl	8001788 <USART_DeInit>
		Delay(10);
 80003a0:	200a      	movs	r0, #10
 80003a2:	f7ff ff91 	bl	80002c8 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003a6:	4813      	ldr	r0, [pc, #76]	; (80003f4 <USART_Configuration+0xb0>)
 80003a8:	4669      	mov	r1, sp
 80003aa:	f001 fa37 	bl	800181c <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003ae:	4811      	ldr	r0, [pc, #68]	; (80003f4 <USART_Configuration+0xb0>)
 80003b0:	f240 5125 	movw	r1, #1317	; 0x525
 80003b4:	2201      	movs	r2, #1
 80003b6:	f001 fa8c 	bl	80018d2 <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003ba:	480e      	ldr	r0, [pc, #56]	; (80003f4 <USART_Configuration+0xb0>)
 80003bc:	e012      	b.n	80003e4 <USART_Configuration+0xa0>
	}

	else if( PORT == 3 )
 80003be:	2c03      	cmp	r4, #3
 80003c0:	d113      	bne.n	80003ea <USART_Configuration+0xa6>
	{

		USART_DeInit(USART3);
 80003c2:	480d      	ldr	r0, [pc, #52]	; (80003f8 <USART_Configuration+0xb4>)
 80003c4:	f001 f9e0 	bl	8001788 <USART_DeInit>
		Delay(10);
 80003c8:	200a      	movs	r0, #10
 80003ca:	f7ff ff7d 	bl	80002c8 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003ce:	480a      	ldr	r0, [pc, #40]	; (80003f8 <USART_Configuration+0xb4>)
 80003d0:	4669      	mov	r1, sp
 80003d2:	f001 fa23 	bl	800181c <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003d6:	4808      	ldr	r0, [pc, #32]	; (80003f8 <USART_Configuration+0xb4>)
 80003d8:	f240 5125 	movw	r1, #1317	; 0x525
 80003dc:	2201      	movs	r2, #1
 80003de:	f001 fa78 	bl	80018d2 <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003e2:	4805      	ldr	r0, [pc, #20]	; (80003f8 <USART_Configuration+0xb4>)
 80003e4:	2101      	movs	r1, #1
 80003e6:	f001 fa68 	bl	80018ba <USART_Cmd>
	}
}
 80003ea:	b005      	add	sp, #20
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	bf00      	nop
 80003f0:	40013800 	andmi	r3, r1, r0, lsl #16
 80003f4:	40004400 	andmi	r4, r0, r0, lsl #8
 80003f8:	40004800 	andmi	r4, r0, r0, lsl #16

080003fc <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 80003fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000400:	2300      	movs	r3, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000402:	b088      	sub	sp, #32
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000404:	2400      	movs	r4, #0
 8000406:	aa04      	add	r2, sp, #16
 8000408:	549c      	strb	r4, [r3, r2]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040a:	3301      	adds	r3, #1
 800040c:	2b10      	cmp	r3, #16
 800040e:	d1f9      	bne.n	8000404 <SerialMonitor+0x8>
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);					// LED On modified @new CM-900 with jason 2012-07-24
 8000410:	48ac      	ldr	r0, [pc, #688]	; (80006c4 <SerialMonitor+0x2c8>)
 8000412:	2104      	movs	r1, #4
 8000414:	f000 ffa0 	bl	8001358 <GPIO_ResetBits>
	GPIO_ResetBits(CM904_PORT_LED, CM904_PIN_LED);		// LED On modified @new CM-904
 8000418:	48aa      	ldr	r0, [pc, #680]	; (80006c4 <SerialMonitor+0x2c8>)
 800041a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800041e:	f000 ff9b 	bl	8001358 <GPIO_ResetBits>
	USART_BUFFER_CLEAR;
 8000422:	48a9      	ldr	r0, [pc, #676]	; (80006c8 <SerialMonitor+0x2cc>)
 8000424:	49a9      	ldr	r1, [pc, #676]	; (80006cc <SerialMonitor+0x2d0>)
 8000426:	8004      	strh	r4, [r0, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000428:	4627      	mov	r7, r4
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);					// LED On modified @new CM-900 with jason 2012-07-24
	GPIO_ResetBits(CM904_PORT_LED, CM904_PIN_LED);		// LED On modified @new CM-904
	USART_BUFFER_CLEAR;
 800042a:	800c      	strh	r4, [r1, #0]
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800042c:	4625      	mov	r5, r4
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 800042e:	4ea6      	ldr	r6, [pc, #664]	; (80006c8 <SerialMonitor+0x2cc>)
 8000430:	4ba6      	ldr	r3, [pc, #664]	; (80006cc <SerialMonitor+0x2d0>)
 8000432:	8834      	ldrh	r4, [r6, #0]
 8000434:	8818      	ldrh	r0, [r3, #0]
 8000436:	b2a2      	uxth	r2, r4
 8000438:	b281      	uxth	r1, r0
 800043a:	428a      	cmp	r2, r1
 800043c:	d0f7      	beq.n	800042e <SerialMonitor+0x32>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 800043e:	4ea4      	ldr	r6, [pc, #656]	; (80006d0 <SerialMonitor+0x2d4>)
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 8000440:	49a4      	ldr	r1, [pc, #656]	; (80006d4 <SerialMonitor+0x2d8>)
 8000442:	a804      	add	r0, sp, #16
 8000444:	f7ff ff70 	bl	8000328 <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000448:	8834      	ldrh	r4, [r6, #0]
 800044a:	4ba3      	ldr	r3, [pc, #652]	; (80006d8 <SerialMonitor+0x2dc>)
 800044c:	b2e2      	uxtb	r2, r4
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800044e:	2100      	movs	r1, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000450:	721a      	strb	r2, [r3, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000452:	8031      	strh	r1, [r6, #0]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000454:	489f      	ldr	r0, [pc, #636]	; (80006d4 <SerialMonitor+0x2d8>)
 8000456:	2600      	movs	r6, #0
 8000458:	540e      	strb	r6, [r1, r0]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800045a:	3101      	adds	r1, #1
 800045c:	2940      	cmp	r1, #64	; 0x40
 800045e:	d1f9      	bne.n	8000454 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000460:	2a03      	cmp	r2, #3
 8000462:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8000466:	f240 8184 	bls.w	8000772 <SerialMonitor+0x376>
 800046a:	2c41      	cmp	r4, #65	; 0x41
 800046c:	f040 8181 	bne.w	8000772 <SerialMonitor+0x376>
 8000470:	f89d 2012 	ldrb.w	r2, [sp, #18]
 8000474:	2a26      	cmp	r2, #38	; 0x26
 8000476:	f040 817e 	bne.w	8000776 <SerialMonitor+0x37a>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800047a:	a804      	add	r0, sp, #16
 800047c:	4997      	ldr	r1, [pc, #604]	; (80006dc <SerialMonitor+0x2e0>)
 800047e:	2205      	movs	r2, #5
 8000480:	f7ff ff38 	bl	80002f4 <StringCompare>
 8000484:	2800      	cmp	r0, #0
 8000486:	f000 8085 	beq.w	8000594 <SerialMonitor+0x198>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 800048a:	4995      	ldr	r1, [pc, #596]	; (80006e0 <SerialMonitor+0x2e4>)
 800048c:	4c92      	ldr	r4, [pc, #584]	; (80006d8 <SerialMonitor+0x2dc>)
				//gwEndAddressPointer = FLASH_START_ADDRESS + 0xF800;
				gwEndAddressPointer = FLASH_START_ADDRESS + FLASH_FW_SIZE;
 800048e:	f501 33c6 	add.w	r3, r1, #101376	; 0x18c00

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;
 8000492:	2001      	movs	r0, #1
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 8000494:	2204      	movs	r2, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 8000496:	9602      	str	r6, [sp, #8]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 8000498:	f88d 2006 	strb.w	r2, [sp, #6]
				MemoryProgramStatus = PASSED;
 800049c:	f88d 0007 	strb.w	r0, [sp, #7]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004a0:	60e1      	str	r1, [r4, #12]
				//gwEndAddressPointer = FLASH_START_ADDRESS + 0xF800;
				gwEndAddressPointer = FLASH_START_ADDRESS + FLASH_FW_SIZE;
 80004a2:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004a4:	68e2      	ldr	r2, [r4, #12]
 80004a6:	9203      	str	r2, [sp, #12]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004a8:	6166      	str	r6, [r4, #20]
 80004aa:	61a6      	str	r6, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004ac:	f000 fe5c 	bl	8001168 <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004b0:	6921      	ldr	r1, [r4, #16]
 80004b2:	68e4      	ldr	r4, [r4, #12]
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004b4:	488b      	ldr	r0, [pc, #556]	; (80006e4 <SerialMonitor+0x2e8>)

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004b6:	1b0b      	subs	r3, r1, r4
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004b8:	7006      	strb	r6, [r0, #0]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ba:	0a9a      	lsrs	r2, r3, #10
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004bc:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004be:	9202      	str	r2, [sp, #8]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004c0:	f000 fe66 	bl	8001190 <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004c4:	9802      	ldr	r0, [sp, #8]
 80004c6:	4286      	cmp	r6, r0
 80004c8:	d21a      	bcs.n	8000500 <SerialMonitor+0x104>
 80004ca:	f89d 1006 	ldrb.w	r1, [sp, #6]
 80004ce:	2904      	cmp	r1, #4
 80004d0:	d116      	bne.n	8000500 <SerialMonitor+0x104>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS )
 80004d2:	f8df 8204 	ldr.w	r8, [pc, #516]	; 80006d8 <SerialMonitor+0x2dc>

u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
 80004d6:	02b4      	lsls	r4, r6, #10

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS )
 80004d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80004dc:	4882      	ldr	r0, [pc, #520]	; (80006e8 <SerialMonitor+0x2ec>)
 80004de:	18e2      	adds	r2, r4, r3
 80004e0:	4282      	cmp	r2, r0
 80004e2:	d80d      	bhi.n	8000500 <SerialMonitor+0x104>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004e4:	f8d8 100c 	ldr.w	r1, [r8, #12]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004e8:	3601      	adds	r6, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS )
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004ea:	1860      	adds	r0, r4, r1
 80004ec:	f000 feaa 	bl	8001244 <FLASH_ErasePage>
 80004f0:	f88d 0006 	strb.w	r0, [sp, #6]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004f4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80004f8:	18e0      	adds	r0, r4, r3
 80004fa:	f7ff fed2 	bl	80002a2 <TxDHex32>
 80004fe:	e7e1      	b.n	80004c4 <SerialMonitor+0xc8>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000500:	f89d 4006 	ldrb.w	r4, [sp, #6]
 8000504:	2c04      	cmp	r4, #4
 8000506:	d002      	beq.n	800050e <SerialMonitor+0x112>
				{
					FLASH_Lock();
 8000508:	f000 fe3a 	bl	8001180 <FLASH_Lock>
					continue;
 800050c:	e78f      	b.n	800042e <SerialMonitor+0x32>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 800050e:	4877      	ldr	r0, [pc, #476]	; (80006ec <SerialMonitor+0x2f0>)
 8000510:	f7ff fed1 	bl	80002b6 <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 8000514:	4a70      	ldr	r2, [pc, #448]	; (80006d8 <SerialMonitor+0x2dc>)
 8000516:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 8000518:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 800051c:	7711      	strb	r1, [r2, #28]
				TIM_Cmd(TIM2, ENABLE);
 800051e:	f001 f8ed 	bl	80016fc <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000522:	2064      	movs	r0, #100	; 0x64
 8000524:	f7ff fed0 	bl	80002c8 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 8000528:	4869      	ldr	r0, [pc, #420]	; (80006d0 <SerialMonitor+0x2d4>)
 800052a:	8801      	ldrh	r1, [r0, #0]
 800052c:	b28b      	uxth	r3, r1
 800052e:	b10b      	cbz	r3, 8000534 <SerialMonitor+0x138>
						usbRxCount = USB_Rx_Cnt;
 8000530:	8807      	ldrh	r7, [r0, #0]
 8000532:	b2ff      	uxtb	r7, r7
					if(CheckTimeOut()){
 8000534:	f7ff fe3c 	bl	80001b0 <CheckTimeOut>
 8000538:	2800      	cmp	r0, #0
 800053a:	d0f5      	beq.n	8000528 <SerialMonitor+0x12c>
						gbFlashDownloadStart = FALSE;
 800053c:	4c66      	ldr	r4, [pc, #408]	; (80006d8 <SerialMonitor+0x2dc>)
 800053e:	2600      	movs	r6, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000540:	4631      	mov	r1, r6
 8000542:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 8000546:	7726      	strb	r6, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 8000548:	6026      	str	r6, [r4, #0]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 800054a:	f001 f8d7 	bl	80016fc <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800054e:	4961      	ldr	r1, [pc, #388]	; (80006d4 <SerialMonitor+0x2d8>)
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000550:	4a5d      	ldr	r2, [pc, #372]	; (80006c8 <SerialMonitor+0x2cc>)
 8000552:	485e      	ldr	r0, [pc, #376]	; (80006cc <SerialMonitor+0x2d0>)
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 8000554:	19cb      	adds	r3, r1, r7
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000556:	8016      	strh	r6, [r2, #0]
 8000558:	8006      	strh	r6, [r0, #0]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800055a:	f813 6c01 	ldrb.w	r6, [r3, #-1]
 800055e:	6226      	str	r6, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 8000560:	6962      	ldr	r2, [r4, #20]
 8000562:	6a20      	ldr	r0, [r4, #32]
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
				gbIsFlashLock = TRUE;
 8000564:	2601      	movs	r6, #1
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 8000566:	1a11      	subs	r1, r2, r0
 8000568:	6161      	str	r1, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 800056a:	f000 fe09 	bl	8001180 <FLASH_Lock>
				gbIsFlashLock = TRUE;
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 800056e:	6962      	ldr	r2, [r4, #20]
 8000570:	6a20      	ldr	r0, [r4, #32]
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
				gbIsFlashLock = TRUE;
 8000572:	4b5c      	ldr	r3, [pc, #368]	; (80006e4 <SerialMonitor+0x2e8>)
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 8000574:	b2d1      	uxtb	r1, r2
 8000576:	4281      	cmp	r1, r0
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
				gbIsFlashLock = TRUE;
 8000578:	701e      	strb	r6, [r3, #0]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 800057a:	d002      	beq.n	8000582 <SerialMonitor+0x186>
 800057c:	6a24      	ldr	r4, [r4, #32]
 800057e:	2c2a      	cmp	r4, #42	; 0x2a
 8000580:	d101      	bne.n	8000586 <SerialMonitor+0x18a>
					USB_TxDString("Success..\n");
 8000582:	485b      	ldr	r0, [pc, #364]	; (80006f0 <SerialMonitor+0x2f4>)
 8000584:	e000      	b.n	8000588 <SerialMonitor+0x18c>
				}
				else
					USB_TxDString("Fail..\n");
 8000586:	485b      	ldr	r0, [pc, #364]	; (80006f4 <SerialMonitor+0x2f8>)
 8000588:	f7ff fe95 	bl	80002b6 <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 800058c:	2064      	movs	r0, #100	; 0x64
 800058e:	f7ff fe9b 	bl	80002c8 <Delay>
 8000592:	e0f7      	b.n	8000784 <SerialMonitor+0x388>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 8000594:	a804      	add	r0, sp, #16
 8000596:	4958      	ldr	r1, [pc, #352]	; (80006f8 <SerialMonitor+0x2fc>)
 8000598:	2205      	movs	r2, #5
 800059a:	f7ff feab 	bl	80002f4 <StringCompare>
 800059e:	b140      	cbz	r0, 80005b2 <SerialMonitor+0x1b6>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005a0:	4b56      	ldr	r3, [pc, #344]	; (80006fc <SerialMonitor+0x300>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005a2:	681e      	ldr	r6, [r3, #0]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005a4:	f000 fd94 	bl	80010d0 <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005a8:	2064      	movs	r0, #100	; 0x64
 80005aa:	f7ff fe8d 	bl	80002c8 <Delay>
				Jump_To_Application();
 80005ae:	47b0      	blx	r6
 80005b0:	e0e8      	b.n	8000784 <SerialMonitor+0x388>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005b2:	a804      	add	r0, sp, #16
 80005b4:	4952      	ldr	r1, [pc, #328]	; (8000700 <SerialMonitor+0x304>)
 80005b6:	2206      	movs	r2, #6
 80005b8:	f7ff fe9c 	bl	80002f4 <StringCompare>
 80005bc:	b110      	cbz	r0, 80005c4 <SerialMonitor+0x1c8>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005be:	f000 ff4f 	bl	8001460 <NVIC_GenerateSystemReset>
 80005c2:	e0df      	b.n	8000784 <SerialMonitor+0x388>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005c4:	a804      	add	r0, sp, #16
 80005c6:	494f      	ldr	r1, [pc, #316]	; (8000704 <SerialMonitor+0x308>)
 80005c8:	2207      	movs	r2, #7
 80005ca:	f7ff fe93 	bl	80002f4 <StringCompare>
 80005ce:	2800      	cmp	r0, #0
 80005d0:	f000 80c3 	beq.w	800075a <SerialMonitor+0x35e>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 80005d4:	484c      	ldr	r0, [pc, #304]	; (8000708 <SerialMonitor+0x30c>)
 80005d6:	f7ff fe6e 	bl	80002b6 <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 80005da:	f89d 3017 	ldrb.w	r3, [sp, #23]
 80005de:	2b3d      	cmp	r3, #61	; 0x3d
 80005e0:	d002      	beq.n	80005e8 <SerialMonitor+0x1ec>
 80005e2:	2b2a      	cmp	r3, #42	; 0x2a
 80005e4:	f040 80ce 	bne.w	8000784 <SerialMonitor+0x388>

					if(gbCount == 9){
 80005e8:	483b      	ldr	r0, [pc, #236]	; (80006d8 <SerialMonitor+0x2dc>)
 80005ea:	7a04      	ldrb	r4, [r0, #8]
 80005ec:	2c09      	cmp	r4, #9
 80005ee:	d107      	bne.n	8000600 <SerialMonitor+0x204>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 80005f0:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80005f4:	3930      	subs	r1, #48	; 0x30
 80005f6:	b2c8      	uxtb	r0, r1
 80005f8:	2809      	cmp	r0, #9
 80005fa:	bf98      	it	ls
 80005fc:	4605      	movls	r5, r0
 80005fe:	e012      	b.n	8000626 <SerialMonitor+0x22a>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 8000600:	2c0a      	cmp	r4, #10
 8000602:	d110      	bne.n	8000626 <SerialMonitor+0x22a>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 8000604:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8000608:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800060c:	2909      	cmp	r1, #9
 800060e:	d80a      	bhi.n	8000626 <SerialMonitor+0x22a>
 8000610:	f89d 1019 	ldrb.w	r1, [sp, #25]
 8000614:	292f      	cmp	r1, #47	; 0x2f
 8000616:	d906      	bls.n	8000626 <SerialMonitor+0x22a>
 8000618:	2939      	cmp	r1, #57	; 0x39
 800061a:	d804      	bhi.n	8000626 <SerialMonitor+0x22a>
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 800061c:	f1a1 0510 	sub.w	r5, r1, #16
 8000620:	fb04 5602 	mla	r6, r4, r2, r5
 8000624:	b2f5      	uxtb	r5, r6
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000626:	2b3d      	cmp	r3, #61	; 0x3d
 8000628:	d105      	bne.n	8000636 <SerialMonitor+0x23a>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800062a:	4c38      	ldr	r4, [pc, #224]	; (800070c <SerialMonitor+0x310>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 800062c:	1c6b      	adds	r3, r5, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800062e:	2001      	movs	r0, #1
 8000630:	fb94 f1f3 	sdiv	r1, r4, r3
 8000634:	e007      	b.n	8000646 <SerialMonitor+0x24a>
 8000636:	2d08      	cmp	r5, #8
 8000638:	bf96      	itet	ls
 800063a:	4b35      	ldrls	r3, [pc, #212]	; (8000710 <SerialMonitor+0x314>)
 800063c:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000640:	f853 1025 	ldrls.w	r1, [r3, r5, lsl #2]
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000644:	2001      	movs	r0, #1
 8000646:	f7ff fe7d 	bl	8000344 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800064a:	4c32      	ldr	r4, [pc, #200]	; (8000714 <SerialMonitor+0x318>)
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
					}
					USART_BUFFER_CLEAR
 800064c:	491e      	ldr	r1, [pc, #120]	; (80006c8 <SerialMonitor+0x2cc>)
 800064e:	481f      	ldr	r0, [pc, #124]	; (80006cc <SerialMonitor+0x2d0>)
					gbDXLWritePointer = gbDXLReadPointer = 0;
 8000650:	4b31      	ldr	r3, [pc, #196]	; (8000718 <SerialMonitor+0x31c>)
					USB_Rx_Cnt = 0;
 8000652:	4a1f      	ldr	r2, [pc, #124]	; (80006d0 <SerialMonitor+0x2d4>)
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
					}
					USART_BUFFER_CLEAR
 8000654:	2600      	movs	r6, #0
 8000656:	800e      	strh	r6, [r1, #0]
 8000658:	8006      	strh	r6, [r0, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800065a:	701e      	strb	r6, [r3, #0]
 800065c:	7026      	strb	r6, [r4, #0]
					USB_Rx_Cnt = 0;
 800065e:	8016      	strh	r6, [r2, #0]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 8000660:	4e1b      	ldr	r6, [pc, #108]	; (80006d0 <SerialMonitor+0x2d4>)
 8000662:	8831      	ldrh	r1, [r6, #0]
 8000664:	b288      	uxth	r0, r1
 8000666:	2800      	cmp	r0, #0
 8000668:	d060      	beq.n	800072c <SerialMonitor+0x330>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 800066a:	4b1a      	ldr	r3, [pc, #104]	; (80006d4 <SerialMonitor+0x2d8>)
 800066c:	781c      	ldrb	r4, [r3, #0]
 800066e:	2c21      	cmp	r4, #33	; 0x21
 8000670:	d110      	bne.n	8000694 <SerialMonitor+0x298>
 8000672:	785a      	ldrb	r2, [r3, #1]
 8000674:	2a21      	cmp	r2, #33	; 0x21
 8000676:	d10d      	bne.n	8000694 <SerialMonitor+0x298>
 8000678:	7899      	ldrb	r1, [r3, #2]
 800067a:	2921      	cmp	r1, #33	; 0x21
 800067c:	d10a      	bne.n	8000694 <SerialMonitor+0x298>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 800067e:	4812      	ldr	r0, [pc, #72]	; (80006c8 <SerialMonitor+0x2cc>)
 8000680:	4912      	ldr	r1, [pc, #72]	; (80006cc <SerialMonitor+0x2d0>)
 8000682:	2300      	movs	r3, #0
 8000684:	8003      	strh	r3, [r0, #0]
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
 8000686:	4c23      	ldr	r4, [pc, #140]	; (8000714 <SerialMonitor+0x318>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 8000688:	800b      	strh	r3, [r1, #0]
								USB_Rx_Cnt = 0;
 800068a:	8033      	strh	r3, [r6, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 800068c:	4e22      	ldr	r6, [pc, #136]	; (8000718 <SerialMonitor+0x31c>)
 800068e:	7033      	strb	r3, [r6, #0]
 8000690:	7023      	strb	r3, [r4, #0]
								break;
 8000692:	e077      	b.n	8000784 <SerialMonitor+0x388>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 8000694:	480b      	ldr	r0, [pc, #44]	; (80006c4 <SerialMonitor+0x2c8>)
 8000696:	2120      	movs	r1, #32
 8000698:	f000 fe5c 	bl	8001354 <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 800069c:	2400      	movs	r4, #0
 800069e:	4e0c      	ldr	r6, [pc, #48]	; (80006d0 <SerialMonitor+0x2d4>)
 80006a0:	8830      	ldrh	r0, [r6, #0]
 80006a2:	b283      	uxth	r3, r0
 80006a4:	429c      	cmp	r4, r3
 80006a6:	da3b      	bge.n	8000720 <SerialMonitor+0x324>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006a8:	4e0a      	ldr	r6, [pc, #40]	; (80006d4 <SerialMonitor+0x2d8>)
 80006aa:	481c      	ldr	r0, [pc, #112]	; (800071c <SerialMonitor+0x320>)
 80006ac:	5d31      	ldrb	r1, [r6, r4]
 80006ae:	f001 f92a 	bl	8001906 <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006b2:	481a      	ldr	r0, [pc, #104]	; (800071c <SerialMonitor+0x320>)
 80006b4:	2140      	movs	r1, #64	; 0x40
 80006b6:	f001 f92e 	bl	8001916 <USART_GetFlagStatus>
 80006ba:	2800      	cmp	r0, #0
 80006bc:	d0f9      	beq.n	80006b2 <SerialMonitor+0x2b6>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006be:	3401      	adds	r4, #1
 80006c0:	e7ed      	b.n	800069e <SerialMonitor+0x2a2>
 80006c2:	bf00      	nop
 80006c4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80006c8:	20000190 	mulcs	r0, r0, r1
 80006cc:	2000013c 	andcs	r0, r0, ip, lsr r1
 80006d0:	20000112 	andcs	r0, r0, r2, lsl r1
 80006d4:	200006a5 	andcs	r0, r0, r5, lsr #13
 80006d8:	200000e4 	andcs	r0, r0, r4, ror #1
 80006dc:	08002795 	stmdaeq	r0, {r0, r2, r4, r7, r8, r9, sl, sp}
 80006e0:	08003000 	stmdaeq	r0, {ip, sp}
 80006e4:	20000000 	andcs	r0, r0, r0
 80006e8:	0801abff 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}
 80006ec:	0800279b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r8, r9, sl, sp}
 80006f0:	080027a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, sp}
 80006f4:	080027af 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp}
 80006f8:	080027b7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp}
 80006fc:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000700:	080027bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp}
 8000704:	080027c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, sp}
 8000708:	080027cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, sp}
 800070c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000710:	080026c0 	stmdaeq	r0, {r6, r7, r9, sl, sp}
 8000714:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000718:	20000135 	andcs	r0, r0, r5, lsr r1
 800071c:	40013800 	andmi	r3, r1, r0, lsl #16
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000720:	2400      	movs	r4, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000722:	481f      	ldr	r0, [pc, #124]	; (80007a0 <SerialMonitor+0x3a4>)
 8000724:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000726:	8034      	strh	r4, [r6, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000728:	f000 fe16 	bl	8001358 <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 800072c:	4a1d      	ldr	r2, [pc, #116]	; (80007a4 <SerialMonitor+0x3a8>)
 800072e:	4e1e      	ldr	r6, [pc, #120]	; (80007a8 <SerialMonitor+0x3ac>)
 8000730:	7811      	ldrb	r1, [r2, #0]
 8000732:	7830      	ldrb	r0, [r6, #0]
 8000734:	4281      	cmp	r1, r0
 8000736:	d093      	beq.n	8000660 <SerialMonitor+0x264>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 8000738:	4b1a      	ldr	r3, [pc, #104]	; (80007a4 <SerialMonitor+0x3a8>)
 800073a:	4c1b      	ldr	r4, [pc, #108]	; (80007a8 <SerialMonitor+0x3ac>)
 800073c:	781a      	ldrb	r2, [r3, #0]
 800073e:	7821      	ldrb	r1, [r4, #0]
 8000740:	428a      	cmp	r2, r1
 8000742:	d08d      	beq.n	8000660 <SerialMonitor+0x264>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 8000744:	7826      	ldrb	r6, [r4, #0]
 8000746:	4819      	ldr	r0, [pc, #100]	; (80007ac <SerialMonitor+0x3b0>)
 8000748:	1c73      	adds	r3, r6, #1
 800074a:	5d80      	ldrb	r0, [r0, r6]
 800074c:	b2da      	uxtb	r2, r3
 800074e:	7022      	strb	r2, [r4, #0]
 8000750:	f000 fcde 	bl	8001110 <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 8000754:	7821      	ldrb	r1, [r4, #0]
 8000756:	7021      	strb	r1, [r4, #0]
 8000758:	e7ee      	b.n	8000738 <SerialMonitor+0x33c>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 800075a:	a804      	add	r0, sp, #16
 800075c:	4914      	ldr	r1, [pc, #80]	; (80007b0 <SerialMonitor+0x3b4>)
 800075e:	2207      	movs	r2, #7
 8000760:	f7ff fdc8 	bl	80002f4 <StringCompare>
 8000764:	b108      	cbz	r0, 800076a <SerialMonitor+0x36e>
				USB_TxDString("CM-904\n");
 8000766:	4813      	ldr	r0, [pc, #76]	; (80007b4 <SerialMonitor+0x3b8>)
 8000768:	e00a      	b.n	8000780 <SerialMonitor+0x384>
			}
			else{
				TxDString("No IDE Command!\r\n");
 800076a:	4813      	ldr	r0, [pc, #76]	; (80007b8 <SerialMonitor+0x3bc>)
 800076c:	f7ff fd6e 	bl	800024c <TxDString>
 8000770:	e008      	b.n	8000784 <SerialMonitor+0x388>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 8000772:	2c41      	cmp	r4, #65	; 0x41
 8000774:	d106      	bne.n	8000784 <SerialMonitor+0x388>
 8000776:	f89d 6011 	ldrb.w	r6, [sp, #17]
 800077a:	2e54      	cmp	r6, #84	; 0x54
 800077c:	d102      	bne.n	8000784 <SerialMonitor+0x388>
				USB_TxDString("OK\n");
 800077e:	480f      	ldr	r0, [pc, #60]	; (80007bc <SerialMonitor+0x3c0>)
 8000780:	f7ff fd99 	bl	80002b6 <USB_TxDString>
			}
		}
		gbCount = 0;
 8000784:	4e0e      	ldr	r6, [pc, #56]	; (80007c0 <SerialMonitor+0x3c4>)
 8000786:	2300      	movs	r3, #0
 8000788:	7233      	strb	r3, [r6, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 800078a:	2200      	movs	r2, #0
 800078c:	a804      	add	r0, sp, #16
 800078e:	541a      	strb	r2, [r3, r0]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 8000790:	3301      	adds	r3, #1
 8000792:	2b10      	cmp	r3, #16
 8000794:	d1f9      	bne.n	800078a <SerialMonitor+0x38e>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 8000796:	490b      	ldr	r1, [pc, #44]	; (80007c4 <SerialMonitor+0x3c8>)
 8000798:	4c0b      	ldr	r4, [pc, #44]	; (80007c8 <SerialMonitor+0x3cc>)
 800079a:	800a      	strh	r2, [r1, #0]
 800079c:	8022      	strh	r2, [r4, #0]
 800079e:	e646      	b.n	800042e <SerialMonitor+0x32>
 80007a0:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007a4:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007a8:	20000135 	andcs	r0, r0, r5, lsr r1
 80007ac:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007b0:	080027dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, sp}
 80007b4:	080027e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, sp}
 80007b8:	080027ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, sp}
 80007bc:	080027fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, sp}
 80007c0:	200000e4 	andcs	r0, r0, r4, ror #1
 80007c4:	20000190 	mulcs	r0, r0, r1
 80007c8:	2000013c 	andcs	r0, r0, ip, lsr r1

080007cc <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80007cc:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 80007ce:	f000 fe53 	bl	8001478 <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 80007d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80007d6:	f000 fe6d 	bl	80014b4 <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80007da:	f000 ff53 	bl	8001684 <RCC_WaitForHSEStartUp>
 80007de:	4b1c      	ldr	r3, [pc, #112]	; (8000850 <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 80007e0:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80007e2:	4604      	mov	r4, r0
 80007e4:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 80007e6:	d00a      	beq.n	80007fe <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 80007e8:	2101      	movs	r1, #1
 80007ea:	f244 001d 	movw	r0, #16413	; 0x401d
 80007ee:	f000 ff05 	bl	80015fc <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 80007f2:	4818      	ldr	r0, [pc, #96]	; (8000854 <RCC_Configuration+0x88>)
 80007f4:	2101      	movs	r1, #1
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 80007f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 80007fa:	f000 bf0b 	b.w	8001614 <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 80007fe:	2010      	movs	r0, #16
 8000800:	f000 fca6 	bl	8001150 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 8000804:	2002      	movs	r0, #2
 8000806:	f000 fc97 	bl	8001138 <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 800080a:	2000      	movs	r0, #0
 800080c:	f000 fe8e 	bl	800152c <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000810:	2000      	movs	r0, #0
 8000812:	f000 fe9f 	bl	8001554 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 8000816:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800081a:	f000 fe91 	bl	8001540 <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 800081e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000822:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8000826:	f000 fe5f 	bl	80014e8 <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 800082a:	4620      	mov	r0, r4
 800082c:	f000 fe66 	bl	80014fc <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000830:	2039      	movs	r0, #57	; 0x39
 8000832:	f000 ff13 	bl	800165c <RCC_GetFlagStatus>
 8000836:	2800      	cmp	r0, #0
 8000838:	d0fa      	beq.n	8000830 <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800083a:	2002      	movs	r0, #2
 800083c:	f000 fe64 	bl	8001508 <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000840:	2000      	movs	r0, #0
 8000842:	f000 fe91 	bl	8001568 <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 8000846:	f000 fe69 	bl	800151c <RCC_GetSYSCLKSource>
 800084a:	2808      	cmp	r0, #8
 800084c:	d1fb      	bne.n	8000846 <RCC_Configuration+0x7a>
 800084e:	e7cb      	b.n	80007e8 <RCC_Configuration+0x1c>
 8000850:	20000134 	andcs	r0, r0, r4, lsr r1
 8000854:	10820001 	addne	r0, r2, r1

08000858 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800085c:	4c4c      	ldr	r4, [pc, #304]	; (8000990 <GPIO_Configuration+0x138>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 800085e:	b085      	sub	sp, #20


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000860:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8000998 <GPIO_Configuration+0x140>


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 8000864:	2701      	movs	r7, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000866:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 8000868:	2528      	movs	r5, #40	; 0x28
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800086a:	4620      	mov	r0, r4
 800086c:	a903      	add	r1, sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 800086e:	f88d 500f 	strb.w	r5, [sp, #15]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 8000872:	f8ad 700c 	strh.w	r7, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000876:	f88d 600e 	strb.w	r6, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800087a:	f000 fd15 	bl	80012a8 <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;//  
 800087e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000882:	4648      	mov	r0, r9
 8000884:	a903      	add	r1, sp, #12
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;//  
 8000886:	f8ad 300c 	strh.w	r3, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 800088a:	f88d 500f 	strb.w	r5, [sp, #15]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_15;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800088e:	f88d 600e 	strb.w	r6, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000892:	f000 fd09 	bl	80012a8 <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 8000896:	2008      	movs	r0, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000898:	2504      	movs	r5, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOC, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 800089a:	f8ad 000c 	strh.w	r0, [sp, #12]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800089e:	a903      	add	r1, sp, #12
 80008a0:	4620      	mov	r0, r4

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008a2:	f04f 0b18 	mov.w	fp, #24
	GPIO_Init(GPIOC, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008a6:	f88d 500f 	strb.w	r5, [sp, #15]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008aa:	f000 fcfd 	bl	80012a8 <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008ae:	462a      	mov	r2, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008b0:	4620      	mov	r0, r4
 80008b2:	a903      	add	r1, sp, #12
#endif
/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 80008b4:	f504 6480 	add.w	r4, r4, #1024	; 0x400

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008b8:	9200      	str	r2, [sp, #0]
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80008ba:	f04f 0810 	mov.w	r8, #16
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008be:	f8ad 500c 	strh.w	r5, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008c2:	f88d 600e 	strb.w	r6, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008c6:	f88d b00f 	strb.w	fp, [sp, #15]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ca:	f000 fced 	bl	80012a8 <GPIO_Init>
#endif
/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 80008ce:	4620      	mov	r0, r4
 80008d0:	a903      	add	r1, sp, #12

/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = CM904_PIN_LED;
 80008d2:	f44f 7a00 	mov.w	sl, #512	; 0x200
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 80008d6:	f8ad 500c 	strh.w	r5, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 80008da:	f88d 700e 	strb.w	r7, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80008de:	f88d 800f 	strb.w	r8, [sp, #15]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 80008e2:	f000 fce1 	bl	80012a8 <GPIO_Init>

/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = CM904_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);
 80008e6:	4620      	mov	r0, r4
 80008e8:	a903      	add	r1, sp, #12
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.2) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = CM904_PIN_LED;
 80008ea:	f8ad a00c 	strh.w	sl, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 80008ee:	f88d 700e 	strb.w	r7, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80008f2:	f88d 800f 	strb.w	r8, [sp, #15]
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);
 80008f6:	f000 fcd7 	bl	80012a8 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 80008fa:	2102      	movs	r1, #2
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 80008fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000900:	f88d 100e 	strb.w	r1, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000904:	4648      	mov	r0, r9
 8000906:	a903      	add	r1, sp, #12
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000908:	f8ad 300c 	strh.w	r3, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800090c:	9301      	str	r3, [sp, #4]
	GPIO_Init(CM904_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800090e:	f88d 800f 	strb.w	r8, [sp, #15]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000912:	f000 fcc9 	bl	80012a8 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000916:	9a01      	ldr	r2, [sp, #4]
 8000918:	4648      	mov	r0, r9
 800091a:	4611      	mov	r1, r2
 800091c:	f000 fd1a 	bl	8001354 <GPIO_SetBits>

	GPIO_InitStructure.GPIO_Pin = 	GPIO_Pin_5; //DXL DIR
 8000920:	f04f 0920 	mov.w	r9, #32
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000924:	4620      	mov	r0, r4
 8000926:	a903      	add	r1, sp, #12
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on

	GPIO_InitStructure.GPIO_Pin = 	GPIO_Pin_5; //DXL DIR
 8000928:	f8ad 900c 	strh.w	r9, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800092c:	f88d 600e 	strb.w	r6, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000930:	f88d 800f 	strb.w	r8, [sp, #15]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000934:	f000 fcb8 	bl	80012a8 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; //DXL RXD
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000938:	9b00      	ldr	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Pin = 	GPIO_Pin_5; //DXL DIR
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; //DXL RXD
 800093a:	2080      	movs	r0, #128	; 0x80
 800093c:	f8ad 000c 	strh.w	r0, [sp, #12]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000940:	a903      	add	r1, sp, #12
 8000942:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; //DXL RXD
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000944:	f88d 300f 	strb.w	r3, [sp, #15]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000948:	f000 fcae 	bl	80012a8 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6; //DXL TXD
 800094c:	2140      	movs	r1, #64	; 0x40
 800094e:	f8ad 100c 	strh.w	r1, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000952:	4620      	mov	r0, r4
 8000954:	a903      	add	r1, sp, #12
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_7; //DXL RXD
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6; //DXL TXD
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000956:	f88d 600e 	strb.w	r6, [sp, #14]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800095a:	f88d b00f 	strb.w	fp, [sp, #15]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800095e:	f000 fca3 	bl	80012a8 <GPIO_Init>

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
 8000962:	4620      	mov	r0, r4
 8000964:	4649      	mov	r1, r9
 8000966:	f000 fcf7 	bl	8001358 <GPIO_ResetBits>

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800096a:	4620      	mov	r0, r4
 800096c:	4629      	mov	r1, r5
 800096e:	f000 fcf1 	bl	8001354 <GPIO_SetBits>
	GPIO_SetBits(CM904_PORT_LED, CM904_PIN_LED);		// 904 LED Off
 8000972:	4620      	mov	r0, r4
 8000974:	4651      	mov	r1, sl
 8000976:	f000 fced 	bl	8001354 <GPIO_SetBits>

	/* Configure USART1 Remap enable */
	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 800097a:	4628      	mov	r0, r5
 800097c:	4639      	mov	r1, r7
 800097e:	f000 fced 	bl	800135c <GPIO_PinRemapConfig>
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 8000982:	4804      	ldr	r0, [pc, #16]	; (8000994 <GPIO_Configuration+0x13c>)
 8000984:	4639      	mov	r1, r7
 8000986:	f000 fce9 	bl	800135c <GPIO_PinRemapConfig>


}
 800098a:	b005      	add	sp, #20
 800098c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000990:	40010800 	andmi	r0, r1, r0, lsl #16
 8000994:	00300100 	eorseq	r0, r0, r0, lsl #2
 8000998:	40011000 	andmi	r1, r1, r0

0800099c <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800099c:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800099e:	2100      	movs	r1, #0
 80009a0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80009a4:	f000 fd52 	bl	800144c <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009a8:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80009ac:	f000 fd02 	bl	80013b4 <NVIC_PriorityGroupConfig>

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009b0:	2401      	movs	r4, #1
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b2:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009b4:	2500      	movs	r5, #0
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 80009b6:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b8:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009bc:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009c0:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009c4:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009c8:	f000 fcfe 	bl	80013c8 <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009cc:	2025      	movs	r0, #37	; 0x25
 80009ce:	f88d 0004 	strb.w	r0, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009d2:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009d4:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009d8:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009dc:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009e0:	f000 fcf2 	bl	80013c8 <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e4:	2126      	movs	r1, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e6:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e8:	f88d 1004 	strb.w	r1, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009ec:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009f0:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009f4:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009f8:	f000 fce6 	bl	80013c8 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009fc:	221c      	movs	r2, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009fe:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8000a00:	f88d 2004 	strb.w	r2, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000a04:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000a08:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000a0c:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a10:	f000 fcda 	bl	80013c8 <NVIC_Init>

}
 8000a14:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
	...

08000a18 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000a18:	b570      	push	{r4, r5, r6, lr}
	/* System Clocks Configuration */
	RCC_Configuration();
 8000a1a:	f7ff fed7 	bl	80007cc <RCC_Configuration>

	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a1e:	f7ff ff1b 	bl	8000858 <GPIO_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8000a22:	f7ff ffbb 	bl	800099c <NVIC_Configuration>

	Timer_Configuration();
 8000a26:	f7ff fbd7 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a2a:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a2e:	f000 fe85 	bl	800173c <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a32:	2001      	movs	r0, #1
 8000a34:	f000 fe9c 	bl	8001770 <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a38:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a3c:	f000 fc22 	bl	8001284 <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a40:	2000      	movs	r0, #0
 8000a42:	f000 fc25 	bl	8001290 <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a46:	200a      	movs	r0, #10
 8000a48:	f000 fc28 	bl	800129c <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(2,57600); //Initialize USART 2 device
 8000a4c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000a50:	2002      	movs	r0, #2
 8000a52:	f7ff fc77 	bl	8000344 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000a56:	4a1b      	ldr	r2, [pc, #108]	; (8000ac4 <main+0xac>)
 8000a58:	481b      	ldr	r0, [pc, #108]	; (8000ac8 <main+0xb0>)
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	8013      	strh	r3, [r2, #0]
 8000a5e:	8003      	strh	r3, [r0, #0]
	Delay(70);
 8000a60:	2046      	movs	r0, #70	; 0x46
 8000a62:	f7ff fc31 	bl	80002c8 <Delay>

	/* USB Init */
	USB_Init();
 8000a66:	f000 ffa9 	bl	80019bc <USB_Init>


	if(GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET )
 8000a6a:	2101      	movs	r1, #1
 8000a6c:	4817      	ldr	r0, [pc, #92]	; (8000acc <main+0xb4>)
 8000a6e:	f000 fc6b 	bl	8001348 <GPIO_ReadInputDataBit>
 8000a72:	2801      	cmp	r0, #1
 8000a74:	d102      	bne.n	8000a7c <main+0x64>
		TxDString("Detect Pin!\r\n");
 8000a76:	4816      	ldr	r0, [pc, #88]	; (8000ad0 <main+0xb8>)
 8000a78:	f7ff fbe8 	bl	800024c <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a7c:	4d15      	ldr	r5, [pc, #84]	; (8000ad4 <main+0xbc>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET || NotApp == 1 || GPIO_ReadInputDataBit(GPIOC , GPIO_Pin_15) == SET )
 8000a7e:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a80:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET || NotApp == 1 || GPIO_ReadInputDataBit(GPIOC , GPIO_Pin_15) == SET )
 8000a82:	f000 fdeb 	bl	800165c <RCC_GetFlagStatus>
 8000a86:	4604      	mov	r4, r0
 8000a88:	b110      	cbz	r0, 8000a90 <main+0x78>
	{


		RCC_ClearFlag();
 8000a8a:	f000 fe11 	bl	80016b0 <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000a8e:	e012      	b.n	8000ab6 <main+0x9e>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET || NotApp == 1 || GPIO_ReadInputDataBit(GPIOC , GPIO_Pin_15) == SET )
 8000a90:	2101      	movs	r1, #1
 8000a92:	480e      	ldr	r0, [pc, #56]	; (8000acc <main+0xb4>)
 8000a94:	f000 fc58 	bl	8001348 <GPIO_ReadInputDataBit>
 8000a98:	2801      	cmp	r0, #1
 8000a9a:	d0f6      	beq.n	8000a8a <main+0x72>
 8000a9c:	1c73      	adds	r3, r6, #1
 8000a9e:	d0f4      	beq.n	8000a8a <main+0x72>
 8000aa0:	480d      	ldr	r0, [pc, #52]	; (8000ad8 <main+0xc0>)
 8000aa2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000aa6:	f000 fc4f 	bl	8001348 <GPIO_ReadInputDataBit>
 8000aaa:	2801      	cmp	r0, #1
 8000aac:	d0ed      	beq.n	8000a8a <main+0x72>
	TxDString("\r\n Go: 0x");
	TxDHex32(JumpAddress);
	TxDString("\r\n");
#endif
	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000aae:	6829      	ldr	r1, [r5, #0]
 8000ab0:	4788      	blx	r1
	return 0;
}
 8000ab2:	4620      	mov	r0, r4
 8000ab4:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOA , GPIO_Pin_0) == SET || NotApp == 1 || GPIO_ReadInputDataBit(GPIOC , GPIO_Pin_15) == SET )
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000ab6:	4c09      	ldr	r4, [pc, #36]	; (8000adc <main+0xc4>)
 8000ab8:	6825      	ldr	r5, [r4, #0]
 8000aba:	2d05      	cmp	r5, #5
 8000abc:	d1fb      	bne.n	8000ab6 <main+0x9e>
#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
#endif
		SerialMonitor();
 8000abe:	f7ff fc9d 	bl	80003fc <SerialMonitor>
 8000ac2:	bf00      	nop
 8000ac4:	20000190 	mulcs	r0, r0, r1
 8000ac8:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000acc:	40010800 	andmi	r0, r1, r0, lsl #16
 8000ad0:	08002802 	stmdaeq	r0, {r1, fp, sp}
 8000ad4:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000ad8:	40011000 	andmi	r1, r1, r0
 8000adc:	20000124 	andcs	r0, r0, r4, lsr #2

08000ae0 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000ae0:	4770      	bx	lr

08000ae2 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000ae2:	4770      	bx	lr

08000ae4 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000ae4:	4770      	bx	lr

08000ae6 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000ae6:	4770      	bx	lr

08000ae8 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000ae8:	4770      	bx	lr

08000aea <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000aea:	4770      	bx	lr

08000aec <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000aec:	4770      	bx	lr

08000aee <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000aee:	4770      	bx	lr

08000af0 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000af0:	4b03      	ldr	r3, [pc, #12]	; (8000b00 <SysTickHandler+0x10>)
 8000af2:	681a      	ldr	r2, [r3, #0]
 8000af4:	b112      	cbz	r2, 8000afc <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000af6:	6818      	ldr	r0, [r3, #0]
 8000af8:	1e41      	subs	r1, r0, #1
 8000afa:	6019      	str	r1, [r3, #0]
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20000138 	andcs	r0, r0, r8, lsr r1

08000b04 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000b04:	4770      	bx	lr

08000b06 <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000b06:	4770      	bx	lr

08000b08 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000b08:	4770      	bx	lr

08000b0a <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000b0a:	4770      	bx	lr

08000b0c <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000b0c:	4770      	bx	lr

08000b0e <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000b0e:	4770      	bx	lr

08000b10 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000b10:	4770      	bx	lr

08000b12 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000b12:	4770      	bx	lr

08000b14 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000b14:	4770      	bx	lr

08000b16 <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000b16:	4770      	bx	lr

08000b18 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000b18:	4770      	bx	lr

08000b1a <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000b1a:	4770      	bx	lr

08000b1c <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000b1c:	4770      	bx	lr

08000b1e <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000b1e:	f000 b91b 	b.w	8000d58 <__USBCDC_ISR>

08000b22 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000b22:	4770      	bx	lr

08000b24 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000b24:	4770      	bx	lr

08000b26 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000b26:	4770      	bx	lr

08000b28 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000b28:	4770      	bx	lr

08000b2a <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000b2a:	4770      	bx	lr

08000b2c <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000b2c:	4770      	bx	lr

08000b2e <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000b2e:	4770      	bx	lr

08000b30 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000b30:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000b32:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b36:	2101      	movs	r1, #1
 8000b38:	f000 fdfc 	bl	8001734 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000b3c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000b40:	f7ff bb40 	b.w	80001c4 <Interrupt1ms>

08000b44 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000b44:	4770      	bx	lr

08000b46 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000b46:	4770      	bx	lr

08000b48 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000b48:	4770      	bx	lr

08000b4a <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000b4a:	4770      	bx	lr

08000b4c <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000b4c:	4770      	bx	lr

08000b4e <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000b4e:	4770      	bx	lr

08000b50 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000b50:	4770      	bx	lr

08000b52 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000b52:	4770      	bx	lr

08000b54 <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000b54:	b538      	push	{r3, r4, r5, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000b56:	4809      	ldr	r0, [pc, #36]	; (8000b7c <USART1_IRQHandler+0x28>)
 8000b58:	f240 5125 	movw	r1, #1317	; 0x525
 8000b5c:	f000 fee5 	bl	800192a <USART_GetITStatus>
 8000b60:	b150      	cbz	r0, 8000b78 <USART1_IRQHandler+0x24>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000b62:	4c07      	ldr	r4, [pc, #28]	; (8000b80 <USART1_IRQHandler+0x2c>)
 8000b64:	4805      	ldr	r0, [pc, #20]	; (8000b7c <USART1_IRQHandler+0x28>)
 8000b66:	7825      	ldrb	r5, [r4, #0]
 8000b68:	f000 fed1 	bl	800190e <USART_ReceiveData>
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <USART1_IRQHandler+0x30>)
 8000b6e:	b2c0      	uxtb	r0, r0
 8000b70:	1c69      	adds	r1, r5, #1
 8000b72:	5558      	strb	r0, [r3, r5]
 8000b74:	b2cd      	uxtb	r5, r1
 8000b76:	7025      	strb	r5, [r4, #0]
 8000b78:	bd38      	pop	{r3, r4, r5, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40013800 	andmi	r3, r1, r0, lsl #16
 8000b80:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000b84:	200005a4 	andcs	r0, r0, r4, lsr #11

08000b88 <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000b8a:	4c0a      	ldr	r4, [pc, #40]	; (8000bb4 <USART2_IRQHandler+0x2c>)
 8000b8c:	4d0a      	ldr	r5, [pc, #40]	; (8000bb8 <USART2_IRQHandler+0x30>)
 8000b8e:	4620      	mov	r0, r4
 8000b90:	882e      	ldrh	r6, [r5, #0]
 8000b92:	f000 febc 	bl	800190e <USART_ReceiveData>
 8000b96:	b2b6      	uxth	r6, r6
 8000b98:	05b7      	lsls	r7, r6, #22
 8000b9a:	4b08      	ldr	r3, [pc, #32]	; (8000bbc <USART2_IRQHandler+0x34>)
 8000b9c:	1c71      	adds	r1, r6, #1
 8000b9e:	b2c0      	uxtb	r0, r0
 8000ba0:	0dbf      	lsrs	r7, r7, #22
 8000ba2:	b28e      	uxth	r6, r1
 8000ba4:	55d8      	strb	r0, [r3, r7]
 8000ba6:	802e      	strh	r6, [r5, #0]
	sr = USART2->SR;
 8000ba8:	8822      	ldrh	r2, [r4, #0]
 8000baa:	4b05      	ldr	r3, [pc, #20]	; (8000bc0 <USART2_IRQHandler+0x38>)
 8000bac:	b290      	uxth	r0, r2
 8000bae:	6018      	str	r0, [r3, #0]
 8000bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	40004400 	andmi	r4, r0, r0, lsl #8
 8000bb8:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000bbc:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000bc0:	2000010c 	andcs	r0, r0, ip, lsl #2

08000bc4 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000bc4:	4770      	bx	lr

08000bc6 <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000bc6:	4770      	bx	lr

08000bc8 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000bc8:	4770      	bx	lr

08000bca <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000bca:	4770      	bx	lr

08000bcc <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000bcc:	4770      	bx	lr

08000bce <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000bce:	4770      	bx	lr

08000bd0 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000bd0:	4770      	bx	lr

08000bd2 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000bd2:	4770      	bx	lr

08000bd4 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000bd4:	4770      	bx	lr

08000bd6 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000bd6:	4770      	bx	lr

08000bd8 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000bd8:	4770      	bx	lr

08000bda <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000bda:	4770      	bx	lr

08000bdc <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000bdc:	4770      	bx	lr

08000bde <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000bde:	4770      	bx	lr

08000be0 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000be0:	4770      	bx	lr

08000be2 <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000be2:	4770      	bx	lr

08000be4 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000be4:	4770      	bx	lr

08000be6 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000be6:	4770      	bx	lr

08000be8 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000be8:	4770      	bx	lr

08000bea <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000bea:	4770      	bx	lr

08000bec <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000bec:	4770      	bx	lr
	...

08000bf0 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000bf0:	4b01      	ldr	r3, [pc, #4]	; (8000bf8 <EP1_IN_Callback+0x8>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
 8000bf6:	4770      	bx	lr
 8000bf8:	20000110 	andcs	r0, r0, r0, lsl r1

08000bfc <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c00:	4b36      	ldr	r3, [pc, #216]	; (8000cdc <WriteFlash64+0xe0>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c02:	4604      	mov	r4, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c04:	7818      	ldrb	r0, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c06:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c08:	2801      	cmp	r0, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c0a:	4688      	mov	r8, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c0c:	d062      	beq.n	8000cd4 <WriteFlash64+0xd8>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000c0e:	f001 0603 	and.w	r6, r1, #3
 8000c12:	f1c6 0104 	rsb	r1, r6, #4
 8000c16:	b2ce      	uxtb	r6, r1

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c18:	2500      	movs	r5, #0
 8000c1a:	4545      	cmp	r5, r8
 8000c1c:	d24a      	bcs.n	8000cb4 <WriteFlash64+0xb8>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000c1e:	f105 0a02 	add.w	sl, r5, #2
 8000c22:	f814 300a 	ldrb.w	r3, [r4, sl]
 8000c26:	f105 0b03 	add.w	fp, r5, #3
 8000c2a:	f814 700b 	ldrb.w	r7, [r4, fp]
 8000c2e:	f105 0901 	add.w	r9, r5, #1
 8000c32:	0418      	lsls	r0, r3, #16
 8000c34:	f814 1009 	ldrb.w	r1, [r4, r9]
 8000c38:	eb00 6707 	add.w	r7, r0, r7, lsl #24
 8000c3c:	5d60      	ldrb	r0, [r4, r5]
 8000c3e:	eb07 2301 	add.w	r3, r7, r1, lsl #8
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c42:	4f27      	ldr	r7, [pc, #156]	; (8000ce0 <WriteFlash64+0xe4>)
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000c44:	181b      	adds	r3, r3, r0
 8000c46:	1962      	adds	r2, r4, r5
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c48:	6838      	ldr	r0, [r7, #0]
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	9201      	str	r2, [sp, #4]
 8000c4e:	9300      	str	r3, [sp, #0]
 8000c50:	f000 fad2 	bl	80011f8 <FLASH_ProgramWord>
 8000c54:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000c58:	683a      	ldr	r2, [r7, #0]
 8000c5a:	9800      	ldr	r0, [sp, #0]
 8000c5c:	6811      	ldr	r1, [r2, #0]
 8000c5e:	9a01      	ldr	r2, [sp, #4]
 8000c60:	4281      	cmp	r1, r0
 8000c62:	d001      	beq.n	8000c68 <WriteFlash64+0x6c>
		{
			USB_TxDString("\r\n Download Failed!");
 8000c64:	481f      	ldr	r0, [pc, #124]	; (8000ce4 <WriteFlash64+0xe8>)
 8000c66:	e004      	b.n	8000c72 <WriteFlash64+0x76>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000c68:	6839      	ldr	r1, [r7, #0]
 8000c6a:	4b1f      	ldr	r3, [pc, #124]	; (8000ce8 <WriteFlash64+0xec>)
 8000c6c:	4299      	cmp	r1, r3
 8000c6e:	d903      	bls.n	8000c78 <WriteFlash64+0x7c>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000c70:	481e      	ldr	r0, [pc, #120]	; (8000cec <WriteFlash64+0xf0>)
 8000c72:	f7ff fb20 	bl	80002b6 <USB_TxDString>
			break;
 8000c76:	e01d      	b.n	8000cb4 <WriteFlash64+0xb8>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000c78:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8000c7c:	2804      	cmp	r0, #4
 8000c7e:	d001      	beq.n	8000c84 <WriteFlash64+0x88>
		{
			USB_TxDString("\r\n flash writing error!");
 8000c80:	481b      	ldr	r0, [pc, #108]	; (8000cf0 <WriteFlash64+0xf4>)
 8000c82:	e7f6      	b.n	8000c72 <WriteFlash64+0x76>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000c84:	6839      	ldr	r1, [r7, #0]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c86:	3504      	adds	r5, #4
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000c88:	1d0b      	adds	r3, r1, #4
 8000c8a:	603b      	str	r3, [r7, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000c8c:	f814 000a 	ldrb.w	r0, [r4, sl]
 8000c90:	f814 700b 	ldrb.w	r7, [r4, fp]
 8000c94:	4b17      	ldr	r3, [pc, #92]	; (8000cf4 <WriteFlash64+0xf8>)
 8000c96:	183f      	adds	r7, r7, r0
 8000c98:	f814 0009 	ldrb.w	r0, [r4, r9]
 8000c9c:	7812      	ldrb	r2, [r2, #0]
 8000c9e:	6819      	ldr	r1, [r3, #0]
 8000ca0:	183f      	adds	r7, r7, r0
 8000ca2:	18b8      	adds	r0, r7, r2
 8000ca4:	1841      	adds	r1, r0, r1
 8000ca6:	6019      	str	r1, [r3, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000ca8:	4b13      	ldr	r3, [pc, #76]	; (8000cf8 <WriteFlash64+0xfc>)
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000caa:	b2ad      	uxth	r5, r5
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	1d10      	adds	r0, r2, #4
 8000cb0:	6018      	str	r0, [r3, #0]
 8000cb2:	e7b2      	b.n	8000c1a <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000cb4:	2e04      	cmp	r6, #4
 8000cb6:	d00d      	beq.n	8000cd4 <WriteFlash64+0xd8>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000cb8:	490f      	ldr	r1, [pc, #60]	; (8000cf8 <WriteFlash64+0xfc>)
 8000cba:	680b      	ldr	r3, [r1, #0]
 8000cbc:	1b9a      	subs	r2, r3, r6
 8000cbe:	600a      	str	r2, [r1, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cc0:	480c      	ldr	r0, [pc, #48]	; (8000cf4 <WriteFlash64+0xf8>)
 8000cc2:	1bab      	subs	r3, r5, r6
 8000cc4:	6801      	ldr	r1, [r0, #0]
 8000cc6:	5ce2      	ldrb	r2, [r4, r3]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000cc8:	3e01      	subs	r6, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cca:	1a89      	subs	r1, r1, r2
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000ccc:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cd0:	6001      	str	r1, [r0, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000cd2:	d1f5      	bne.n	8000cc0 <WriteFlash64+0xc4>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	b005      	add	sp, #20
 8000cd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cdc:	20000000 	andcs	r0, r0, r0
 8000ce0:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000ce4:	08002810 	stmdaeq	r0, {r4, fp, sp}
 8000ce8:	0801abff 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, pc}
 8000cec:	08002824 	stmdaeq	r0, {r2, r5, fp, sp}
 8000cf0:	0800283a 	stmdaeq	r0, {r1, r3, r4, r5, fp, sp}
 8000cf4:	200000f8 	strdcs	r0, [r0], -r8
 8000cf8:	200000fc 	strdcs	r0, [r0], -ip

08000cfc <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000cfc:	b510      	push	{r4, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000cfe:	2003      	movs	r0, #3
 8000d00:	4910      	ldr	r1, [pc, #64]	; (8000d44 <EP3_OUT_Callback+0x48>)
 8000d02:	f001 fc05 	bl	8002510 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d06:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d08:	4c10      	ldr	r4, [pc, #64]	; (8000d4c <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d0a:	7819      	ldrb	r1, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d0c:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d0e:	2901      	cmp	r1, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d10:	8060      	strh	r0, [r4, #2]

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d12:	d106      	bne.n	8000d22 <EP3_OUT_Callback+0x26>
		ClearTimeOutBuffer();
 8000d14:	f7ff fa46 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000d18:	8862      	ldrh	r2, [r4, #2]
 8000d1a:	480a      	ldr	r0, [pc, #40]	; (8000d44 <EP3_OUT_Callback+0x48>)
 8000d1c:	b291      	uxth	r1, r2
 8000d1e:	f7ff ff6d 	bl	8000bfc <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d22:	4b0b      	ldr	r3, [pc, #44]	; (8000d50 <EP3_OUT_Callback+0x54>)
 8000d24:	8818      	ldrh	r0, [r3, #0]
 8000d26:	b282      	uxth	r2, r0
 8000d28:	4806      	ldr	r0, [pc, #24]	; (8000d44 <EP3_OUT_Callback+0x48>)
 8000d2a:	0594      	lsls	r4, r2, #22
 8000d2c:	0da1      	lsrs	r1, r4, #22
 8000d2e:	7804      	ldrb	r4, [r0, #0]
 8000d30:	4808      	ldr	r0, [pc, #32]	; (8000d54 <EP3_OUT_Callback+0x58>)
 8000d32:	3201      	adds	r2, #1
 8000d34:	5444      	strb	r4, [r0, r1]
 8000d36:	b291      	uxth	r1, r2
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d38:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d3a:	8019      	strh	r1, [r3, #0]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d40:	f001 bb13 	b.w	800236a <SetEPRxValid>
 8000d44:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000d48:	20000100 	andcs	r0, r0, r0, lsl #2
 8000d4c:	20000110 	andcs	r0, r0, r0, lsl r1
 8000d50:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000d54:	200001a4 	andcs	r0, r0, r4, lsr #3

08000d58 <__USBCDC_ISR>:

//USB_Istr()
void __USBCDC_ISR(void)
{

  wIstr = _GetISTR();
 8000d58:	4b1d      	ldr	r3, [pc, #116]	; (8000dd0 <__USBCDC_ISR+0x78>)
 8000d5a:	4a1e      	ldr	r2, [pc, #120]	; (8000dd4 <__USBCDC_ISR+0x7c>)
 8000d5c:	6819      	ldr	r1, [r3, #0]

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000d5e:	b510      	push	{r4, lr}

  wIstr = _GetISTR();
 8000d60:	b288      	uxth	r0, r1
 8000d62:	8010      	strh	r0, [r2, #0]


  if (wIstr & ISTR_SOF )
 8000d64:	8814      	ldrh	r4, [r2, #0]
 8000d66:	f404 7100 	and.w	r1, r4, #512	; 0x200
 8000d6a:	b288      	uxth	r0, r1
 8000d6c:	b138      	cbz	r0, 8000d7e <__USBCDC_ISR+0x26>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000d6e:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8000d72:	601a      	str	r2, [r3, #0]
    bIntPackSOF++;
 8000d74:	4b18      	ldr	r3, [pc, #96]	; (8000dd8 <__USBCDC_ISR+0x80>)
 8000d76:	781c      	ldrb	r4, [r3, #0]
 8000d78:	1c61      	adds	r1, r4, #1
 8000d7a:	b2c8      	uxtb	r0, r1
 8000d7c:	7018      	strb	r0, [r3, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000d7e:	4b15      	ldr	r3, [pc, #84]	; (8000dd4 <__USBCDC_ISR+0x7c>)
 8000d80:	881a      	ldrh	r2, [r3, #0]
 8000d82:	b214      	sxth	r4, r2
 8000d84:	2c00      	cmp	r4, #0
 8000d86:	461c      	mov	r4, r3
 8000d88:	da01      	bge.n	8000d8e <__USBCDC_ISR+0x36>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000d8a:	f001 fbd3 	bl	8002534 <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000d8e:	8821      	ldrh	r1, [r4, #0]
 8000d90:	f401 6080 	and.w	r0, r1, #1024	; 0x400
 8000d94:	b283      	uxth	r3, r0
 8000d96:	b133      	cbz	r3, 8000da6 <__USBCDC_ISR+0x4e>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000d98:	490d      	ldr	r1, [pc, #52]	; (8000dd0 <__USBCDC_ISR+0x78>)
    Device_Property.Reset();
 8000d9a:	4810      	ldr	r0, [pc, #64]	; (8000ddc <__USBCDC_ISR+0x84>)
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000d9c:	f64f 32ff 	movw	r2, #64511	; 0xfbff
 8000da0:	600a      	str	r2, [r1, #0]
    Device_Property.Reset();
 8000da2:	6843      	ldr	r3, [r0, #4]
 8000da4:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000da6:	480b      	ldr	r0, [pc, #44]	; (8000dd4 <__USBCDC_ISR+0x7c>)
 8000da8:	8802      	ldrh	r2, [r0, #0]
 8000daa:	f402 4180 	and.w	r1, r2, #16384	; 0x4000
 8000dae:	b28b      	uxth	r3, r1
 8000db0:	b11b      	cbz	r3, 8000dba <__USBCDC_ISR+0x62>
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000db2:	4a07      	ldr	r2, [pc, #28]	; (8000dd0 <__USBCDC_ISR+0x78>)
 8000db4:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 8000db8:	6011      	str	r1, [r2, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000dba:	8800      	ldrh	r0, [r0, #0]
 8000dbc:	f400 5300 	and.w	r3, r0, #8192	; 0x2000
 8000dc0:	b299      	uxth	r1, r3
 8000dc2:	b119      	cbz	r1, 8000dcc <__USBCDC_ISR+0x74>
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000dc4:	4802      	ldr	r0, [pc, #8]	; (8000dd0 <__USBCDC_ISR+0x78>)
 8000dc6:	f64d 72ff 	movw	r2, #57343	; 0xdfff
 8000dca:	6002      	str	r2, [r0, #0]
 8000dcc:	bd10      	pop	{r4, pc}
 8000dce:	bf00      	nop
 8000dd0:	40005c44 	andmi	r5, r0, r4, asr #24
 8000dd4:	200006e6 	andcs	r0, r0, r6, ror #13
 8000dd8:	20000118 	andcs	r0, r0, r8, lsl r1
 8000ddc:	2000008c 	andcs	r0, r0, ip, lsl #1

08000de0 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000de2:	7a98      	ldrb	r0, [r3, #10]
 8000de4:	b110      	cbz	r0, 8000dec <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000de6:	4903      	ldr	r1, [pc, #12]	; (8000df4 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000de8:	2205      	movs	r2, #5
 8000dea:	600a      	str	r2, [r1, #0]
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	200006f4 	strdcs	r0, [r0], -r4
 8000df4:	20000124 	andcs	r0, r0, r4, lsr #2

08000df8 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000df8:	4b01      	ldr	r3, [pc, #4]	; (8000e00 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000dfa:	2204      	movs	r2, #4
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	4770      	bx	lr
 8000e00:	20000124 	andcs	r0, r0, r4, lsr #2

08000e04 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000e04:	4b03      	ldr	r3, [pc, #12]	; (8000e14 <Virtual_Com_Port_Status_In+0x10>)
 8000e06:	781a      	ldrb	r2, [r3, #0]
 8000e08:	2a20      	cmp	r2, #32
 8000e0a:	d101      	bne.n	8000e10 <Virtual_Com_Port_Status_In+0xc>
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	7018      	strb	r0, [r3, #0]
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	2000011c 	andcs	r0, r0, ip, lsl r1

08000e18 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000e18:	4770      	bx	lr
	...

08000e1c <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e1c:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000e1e:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e20:	d108      	bne.n	8000e34 <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e22:	4811      	ldr	r0, [pc, #68]	; (8000e68 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e24:	6803      	ldr	r3, [r0, #0]
 8000e26:	7819      	ldrb	r1, [r3, #0]
 8000e28:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8000e2c:	2a21      	cmp	r2, #33	; 0x21
 8000e2e:	d011      	beq.n	8000e54 <Virtual_Com_Port_Data_Setup+0x38>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000e30:	2002      	movs	r0, #2
 8000e32:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000e34:	2820      	cmp	r0, #32
 8000e36:	d1fb      	bne.n	8000e30 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e38:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e3a:	6819      	ldr	r1, [r3, #0]
 8000e3c:	780a      	ldrb	r2, [r1, #0]
{
//#ifdef DEBUG_ENABLE_BY_USART2
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;
 8000e3e:	490b      	ldr	r1, [pc, #44]	; (8000e6c <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e40:	f002 037f 	and.w	r3, r2, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e44:	4a0a      	ldr	r2, [pc, #40]	; (8000e70 <Virtual_Com_Port_Data_Setup+0x54>)
{
//#ifdef DEBUG_ENABLE_BY_USART2
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;
 8000e46:	2b21      	cmp	r3, #33	; 0x21
 8000e48:	bf0c      	ite	eq
 8000e4a:	460b      	moveq	r3, r1
 8000e4c:	2300      	movne	r3, #0
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e4e:	7010      	strb	r0, [r2, #0]
  }

  if (CopyRoutine == NULL)
 8000e50:	b90b      	cbnz	r3, 8000e56 <Virtual_Com_Port_Data_Setup+0x3a>
 8000e52:	e7ed      	b.n	8000e30 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000e54:	4b07      	ldr	r3, [pc, #28]	; (8000e74 <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e56:	4c04      	ldr	r4, [pc, #16]	; (8000e68 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e58:	6820      	ldr	r0, [r4, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e5a:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e5c:	6183      	str	r3, [r0, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e5e:	8244      	strh	r4, [r0, #18]
  (*CopyRoutine)(0);
 8000e60:	4620      	mov	r0, r4
 8000e62:	4798      	blx	r3
  return USB_SUCCESS;
 8000e64:	4620      	mov	r0, r4
}
 8000e66:	bd10      	pop	{r4, pc}
 8000e68:	20000714 	andcs	r0, r0, r4, lsl r7
 8000e6c:	08000ec5 	stmdaeq	r0, {r0, r2, r6, r7, r9, sl, fp}
 8000e70:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000e74:	08000ead 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, sl, fp}

08000e78 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e78:	4b07      	ldr	r3, [pc, #28]	; (8000e98 <Virtual_Com_Port_NoData_Setup+0x20>)
 8000e7a:	6819      	ldr	r1, [r3, #0]
 8000e7c:	780a      	ldrb	r2, [r1, #0]
 8000e7e:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8000e82:	2b21      	cmp	r3, #33	; 0x21
 8000e84:	d105      	bne.n	8000e92 <Virtual_Com_Port_NoData_Setup+0x1a>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000e86:	2802      	cmp	r0, #2
 8000e88:	d101      	bne.n	8000e8e <Virtual_Com_Port_NoData_Setup+0x16>
    {
      return USB_SUCCESS;
 8000e8a:	2000      	movs	r0, #0
 8000e8c:	4770      	bx	lr
    }
    else if (RequestNo == SET_CONTROL_LINE_STATE)
 8000e8e:	2822      	cmp	r0, #34	; 0x22
 8000e90:	d0fb      	beq.n	8000e8a <Virtual_Com_Port_NoData_Setup+0x12>
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000e92:	2002      	movs	r0, #2
}
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	20000714 	andcs	r0, r0, r4, lsl r7

08000e9c <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000e9c:	b109      	cbz	r1, 8000ea2 <Virtual_Com_Port_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;
 8000e9e:	2002      	movs	r0, #2
 8000ea0:	4770      	bx	lr
  }
  else if (Interface > 1)
 8000ea2:	2801      	cmp	r0, #1
 8000ea4:	d8fb      	bhi.n	8000e9e <Virtual_Com_Port_Get_Interface_Setting+0x2>
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000ea6:	4608      	mov	r0, r1
}
 8000ea8:	4770      	bx	lr
	...

08000eac <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000eac:	b920      	cbnz	r0, 8000eb8 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000eae:	4b03      	ldr	r3, [pc, #12]	; (8000ebc <Virtual_Com_Port_GetLineCoding+0x10>)
 8000eb0:	2208      	movs	r2, #8
 8000eb2:	6819      	ldr	r1, [r3, #0]
 8000eb4:	820a      	strh	r2, [r1, #16]
    return NULL;
 8000eb6:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000eb8:	4801      	ldr	r0, [pc, #4]	; (8000ec0 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000eba:	4770      	bx	lr
 8000ebc:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ec0:	20000054 	andcs	r0, r0, r4, asr r0

08000ec4 <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000ec4:	4b07      	ldr	r3, [pc, #28]	; (8000ee4 <Virtual_Com_Port_SetLineCoding+0x20>)
 8000ec6:	6819      	ldr	r1, [r3, #0]
 8000ec8:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
 8000ecc:	d102      	bne.n	8000ed4 <Virtual_Com_Port_SetLineCoding+0x10>
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000ece:	4b06      	ldr	r3, [pc, #24]	; (8000ee8 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000ed0:	2264      	movs	r2, #100	; 0x64
 8000ed2:	605a      	str	r2, [r3, #4]
	}
  if (Length == 0)
 8000ed4:	b920      	cbnz	r0, 8000ee0 <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000ed6:	4905      	ldr	r1, [pc, #20]	; (8000eec <Virtual_Com_Port_SetLineCoding+0x28>)
 8000ed8:	2208      	movs	r2, #8
 8000eda:	680b      	ldr	r3, [r1, #0]
 8000edc:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000ede:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000ee0:	4800      	ldr	r0, [pc, #0]	; (8000ee4 <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000ee2:	4770      	bx	lr
 8000ee4:	20000054 	andcs	r0, r0, r4, asr r0
 8000ee8:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000eec:	20000714 	andcs	r0, r0, r4, lsl r7

08000ef0 <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 8000ef2:	6819      	ldr	r1, [r3, #0]
 8000ef4:	78ca      	ldrb	r2, [r1, #3]
  if (wValue0 > 4)
 8000ef6:	2a04      	cmp	r2, #4
 8000ef8:	d804      	bhi.n	8000f04 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8000efa:	4b04      	ldr	r3, [pc, #16]	; (8000f0c <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8000efc:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8000f00:	f000 bf42 	b.w	8001d88 <Standard_GetDescriptorData>
  }
}
 8000f04:	2000      	movs	r0, #0
 8000f06:	4770      	bx	lr
 8000f08:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f0c:	2000005c 	andcs	r0, r0, ip, asr r0

08000f10 <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8000f10:	4901      	ldr	r1, [pc, #4]	; (8000f18 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8000f12:	f000 bf39 	b.w	8001d88 <Standard_GetDescriptorData>
 8000f16:	bf00      	nop
 8000f18:	2000007c 	andcs	r0, r0, ip, ror r0

08000f1c <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 8000f1c:	4901      	ldr	r1, [pc, #4]	; (8000f24 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 8000f1e:	f000 bf33 	b.w	8001d88 <Standard_GetDescriptorData>
 8000f22:	bf00      	nop
 8000f24:	20000084 	andcs	r0, r0, r4, lsl #1

08000f28 <Virtual_Com_Port_Reset>:
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f28:	4a33      	ldr	r2, [pc, #204]	; (8000ff8 <Virtual_Com_Port_Reset+0xd0>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f2a:	4b34      	ldr	r3, [pc, #208]	; (8000ffc <Virtual_Com_Port_Reset+0xd4>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f2c:	79d1      	ldrb	r1, [r2, #7]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f2e:	6818      	ldr	r0, [r3, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000f30:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f32:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f34:	7241      	strb	r1, [r0, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f36:	7284      	strb	r4, [r0, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000f38:	72c4      	strb	r4, [r0, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000f3a:	4620      	mov	r0, r4
 8000f3c:	f001 f9b6 	bl	80022ac <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000f40:	4620      	mov	r0, r4
 8000f42:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f46:	f001 f9b9 	bl	80022bc <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000f4a:	2110      	movs	r1, #16
 8000f4c:	4620      	mov	r0, r4
 8000f4e:	f001 f9c1 	bl	80022d4 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000f52:	2140      	movs	r1, #64	; 0x40
 8000f54:	4620      	mov	r0, r4
 8000f56:	f001 fa5d 	bl	8002414 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000f5a:	2180      	movs	r1, #128	; 0x80
 8000f5c:	4620      	mov	r0, r4
 8000f5e:	f001 fa49 	bl	80023f4 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000f62:	4620      	mov	r0, r4
 8000f64:	f001 fa12 	bl	800238c <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000f68:	4b25      	ldr	r3, [pc, #148]	; (8001000 <Virtual_Com_Port_Reset+0xd8>)
 8000f6a:	4620      	mov	r0, r4
 8000f6c:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 8000f70:	f001 fa8a 	bl	8002488 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000f74:	4620      	mov	r0, r4
 8000f76:	f001 f9f8 	bl	800236a <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000f7a:	2001      	movs	r0, #1
 8000f7c:	4621      	mov	r1, r4
 8000f7e:	f001 f99d 	bl	80022bc <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000f82:	2001      	movs	r0, #1
 8000f84:	21c0      	movs	r1, #192	; 0xc0
 8000f86:	f001 fa35 	bl	80023f4 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000f8a:	2001      	movs	r0, #1
 8000f8c:	2120      	movs	r1, #32
 8000f8e:	f001 f9a1 	bl	80022d4 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000f92:	2001      	movs	r0, #1
 8000f94:	4621      	mov	r1, r4
 8000f96:	f001 f9ba 	bl	800230e <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000f9a:	2002      	movs	r0, #2
 8000f9c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000fa0:	f001 f98c 	bl	80022bc <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000fa4:	2002      	movs	r0, #2
 8000fa6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000faa:	f001 fa23 	bl	80023f4 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8000fae:	2002      	movs	r0, #2
 8000fb0:	4621      	mov	r1, r4
 8000fb2:	f001 f9ac 	bl	800230e <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8000fb6:	2002      	movs	r0, #2
 8000fb8:	2120      	movs	r1, #32
 8000fba:	f001 f98b 	bl	80022d4 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8000fbe:	2003      	movs	r0, #3
 8000fc0:	4621      	mov	r1, r4
 8000fc2:	f001 f97b 	bl	80022bc <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8000fc6:	2003      	movs	r0, #3
 8000fc8:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000fcc:	f001 fa22 	bl	8002414 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	2140      	movs	r1, #64	; 0x40
 8000fd4:	f001 fa58 	bl	8002488 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8000fd8:	2003      	movs	r0, #3
 8000fda:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000fde:	f001 f996 	bl	800230e <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8000fe2:	2003      	movs	r0, #3
 8000fe4:	4621      	mov	r1, r4
 8000fe6:	f001 f975 	bl	80022d4 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8000fea:	4620      	mov	r0, r4
 8000fec:	f001 f8e4 	bl	80021b8 <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8000ff0:	4a04      	ldr	r2, [pc, #16]	; (8001004 <Virtual_Com_Port_Reset+0xdc>)
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	6010      	str	r0, [r2, #0]
 8000ff6:	bd10      	pop	{r4, pc}
 8000ff8:	0800272c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, sp}
 8000ffc:	20000714 	andcs	r0, r0, r4, lsl r7
 8001000:	20000054 	andcs	r0, r0, r4, asr r0
 8001004:	20000124 	andcs	r0, r0, r4, lsr #2

08001008 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8001008:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 800100a:	f000 f863 	bl	80010d4 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 800100e:	4b05      	ldr	r3, [pc, #20]	; (8001024 <Virtual_Com_Port_init+0x1c>)
 8001010:	2400      	movs	r4, #0
 8001012:	6818      	ldr	r0, [r3, #0]
 8001014:	7284      	strb	r4, [r0, #10]

  /* Connect the device */
  PowerOn();
 8001016:	f000 f81f 	bl	8001058 <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 800101a:	f001 fa69 	bl	80024f0 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 800101e:	4902      	ldr	r1, [pc, #8]	; (8001028 <Virtual_Com_Port_init+0x20>)
 8001020:	600c      	str	r4, [r1, #0]
 8001022:	bd10      	pop	{r4, pc}
 8001024:	20000714 	andcs	r0, r0, r4, lsl r7
 8001028:	20000124 	andcs	r0, r0, r4, lsr #2

0800102c <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 800102c:	b510      	push	{r4, lr}
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
 800102e:	3101      	adds	r1, #1
{
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8001030:	2300      	movs	r3, #0
 8001032:	4293      	cmp	r3, r2
 8001034:	d00e      	beq.n	8001054 <IntToUnicode+0x28>
  {
    if( ((value >> 28)) < 0xA )
 8001036:	0f04      	lsrs	r4, r0, #28
 8001038:	2c09      	cmp	r4, #9
 800103a:	d801      	bhi.n	8001040 <IntToUnicode+0x14>
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 800103c:	3430      	adds	r4, #48	; 0x30
 800103e:	e000      	b.n	8001042 <IntToUnicode+0x16>
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 8001040:	3437      	adds	r4, #55	; 0x37
 8001042:	f801 4c01 	strb.w	r4, [r1, #-1]

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8001046:	3301      	adds	r3, #1
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 8001048:	2400      	movs	r4, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 800104a:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 800104c:	f801 4b02 	strb.w	r4, [r1], #2

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8001050:	b2db      	uxtb	r3, r3
 8001052:	e7ee      	b.n	8001032 <IntToUnicode+0x6>

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
  }
}
 8001054:	bd10      	pop	{r4, pc}
	...

08001058 <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 8001058:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800105a:	4809      	ldr	r0, [pc, #36]	; (8001080 <PowerOn+0x28>)
 800105c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001060:	f000 f97a 	bl	8001358 <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <PowerOn+0x2c>)

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001066:	4908      	ldr	r1, [pc, #32]	; (8001088 <PowerOn+0x30>)
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001068:	2201      	movs	r2, #1

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800106a:	2000      	movs	r0, #0
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 800106c:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800106e:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001070:	6008      	str	r0, [r1, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001072:	4906      	ldr	r1, [pc, #24]	; (800108c <PowerOn+0x34>)
 8001074:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 8001078:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 800107a:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 800107c:	bd08      	pop	{r3, pc}
 800107e:	bf00      	nop
 8001080:	40011000 	andmi	r1, r1, r0
 8001084:	40005c40 	andmi	r5, r0, r0, asr #24
 8001088:	40005c44 	andmi	r5, r0, r4, asr #24
 800108c:	20000718 	andcs	r0, r0, r8, lsl r7

08001090 <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 8001090:	b120      	cbz	r0, 800109c <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 8001092:	4805      	ldr	r0, [pc, #20]	; (80010a8 <USB_Cable_Config+0x18>)
 8001094:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001098:	f000 b95e 	b.w	8001358 <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800109c:	4802      	ldr	r0, [pc, #8]	; (80010a8 <USB_Cable_Config+0x18>)
 800109e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010a2:	f000 b957 	b.w	8001354 <GPIO_SetBits>
 80010a6:	bf00      	nop
 80010a8:	40011000 	andmi	r1, r1, r0

080010ac <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 80010ac:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
  /* clear interrupt status register */
  _SetISTR(0);
 80010ae:	4806      	ldr	r0, [pc, #24]	; (80010c8 <PowerOff+0x1c>)
*******************************************************************************/
RESULT PowerOff()
{
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 80010b0:	4d06      	ldr	r5, [pc, #24]	; (80010cc <PowerOff+0x20>)
  /* clear interrupt status register */
  _SetISTR(0);
 80010b2:	2400      	movs	r4, #0
*******************************************************************************/
RESULT PowerOff()
{
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 80010b4:	2301      	movs	r3, #1
 80010b6:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 80010b8:	6004      	str	r4, [r0, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 80010ba:	4620      	mov	r0, r4
 80010bc:	f7ff ffe8 	bl	8001090 <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 80010c0:	2103      	movs	r1, #3
 80010c2:	6029      	str	r1, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 80010c4:	4620      	mov	r0, r4
 80010c6:	bd38      	pop	{r3, r4, r5, pc}
 80010c8:	40005c44 	andmi	r5, r0, r4, asr #24
 80010cc:	40005c40 	andmi	r5, r0, r0, asr #24

080010d0 <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 80010d0:	f7ff bfec 	b.w	80010ac <PowerOff>

080010d4 <Get_SerialNum>:
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 80010d4:	4a0a      	ldr	r2, [pc, #40]	; (8001100 <Get_SerialNum+0x2c>)
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010d6:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <Get_SerialNum+0x30>)
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 80010d8:	1d11      	adds	r1, r2, #4
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010da:	6818      	ldr	r0, [r3, #0]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 80010dc:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 80010de:	6814      	ldr	r4, [r2, #0]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 80010e0:	680b      	ldr	r3, [r1, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 80010e2:	1818      	adds	r0, r3, r0
 80010e4:	d00a      	beq.n	80010fc <Get_SerialNum+0x28>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 80010e6:	2208      	movs	r2, #8
 80010e8:	4907      	ldr	r1, [pc, #28]	; (8001108 <Get_SerialNum+0x34>)
 80010ea:	f7ff ff9f 	bl	800102c <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80010ee:	4907      	ldr	r1, [pc, #28]	; (800110c <Get_SerialNum+0x38>)
 80010f0:	4620      	mov	r0, r4
 80010f2:	2204      	movs	r2, #4
  }

}
 80010f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 80010f8:	f7ff bf98 	b.w	800102c <IntToUnicode>
 80010fc:	bd10      	pop	{r4, pc}
 80010fe:	bf00      	nop
 8001100:	1ffff7ec 	svcne	0x00fff7ec
 8001104:	1ffff7e8 	svcne	0x00fff7e8
 8001108:	20000003 	andcs	r0, r0, r3
 800110c:	20000013 	andcs	r0, r0, r3, lsl r0

08001110 <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 8001110:	b513      	push	{r0, r1, r4, lr}
 8001112:	ac02      	add	r4, sp, #8
 8001114:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 8001118:	2005      	movs	r0, #5
 800111a:	f7ff f8d5 	bl	80002c8 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 800111e:	4620      	mov	r0, r4
 8001120:	21c0      	movs	r1, #192	; 0xc0
 8001122:	2201      	movs	r2, #1
 8001124:	f001 f899 	bl	800225a <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 8001128:	2001      	movs	r0, #1
 800112a:	4601      	mov	r1, r0
 800112c:	f001 f99e 	bl	800246c <SetEPTxCount>
	SetEPTxValid(ENDP1);
 8001130:	2001      	movs	r0, #1
 8001132:	f001 f909 	bl	8002348 <SetEPTxValid>
  
}
 8001136:	bd1c      	pop	{r2, r3, r4, pc}

08001138 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <FLASH_SetLatency+0x14>)
 800113a:	681a      	ldr	r2, [r3, #0]
 800113c:	f002 0138 	and.w	r1, r2, #56	; 0x38
 8001140:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4310      	orrs	r0, r2
 8001146:	6018      	str	r0, [r3, #0]
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40022000 	andmi	r2, r2, r0

08001150 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8001150:	4b04      	ldr	r3, [pc, #16]	; (8001164 <FLASH_PrefetchBufferCmd+0x14>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	f022 0110 	bic.w	r1, r2, #16
 8001158:	6019      	str	r1, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	4310      	orrs	r0, r2
 800115e:	6018      	str	r0, [r3, #0]
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	40022000 	andmi	r2, r2, r0

08001168 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8001168:	4a03      	ldr	r2, [pc, #12]	; (8001178 <FLASH_Unlock+0x10>)
 800116a:	4b04      	ldr	r3, [pc, #16]	; (800117c <FLASH_Unlock+0x14>)
  FLASH->KEYR = FLASH_KEY2;
 800116c:	f102 3088 	add.w	r0, r2, #2290649224	; 0x88888888
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8001170:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8001172:	6058      	str	r0, [r3, #4]
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 800117c:	40022000 	andmi	r2, r2, r0

08001180 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8001180:	4b02      	ldr	r3, [pc, #8]	; (800118c <FLASH_Lock+0xc>)
 8001182:	691a      	ldr	r2, [r3, #16]
 8001184:	f042 0080 	orr.w	r0, r2, #128	; 0x80
 8001188:	6118      	str	r0, [r3, #16]
 800118a:	4770      	bx	lr
 800118c:	40022000 	andmi	r2, r2, r0

08001190 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8001190:	4b01      	ldr	r3, [pc, #4]	; (8001198 <FLASH_ClearFlag+0x8>)
 8001192:	60d8      	str	r0, [r3, #12]
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40022000 	andmi	r2, r2, r0

0800119c <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <FLASH_GetStatus+0x24>)
 800119e:	68da      	ldr	r2, [r3, #12]
 80011a0:	07d1      	lsls	r1, r2, #31
 80011a2:	d409      	bmi.n	80011b8 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80011a4:	68d8      	ldr	r0, [r3, #12]
 80011a6:	0742      	lsls	r2, r0, #29
 80011a8:	d408      	bmi.n	80011bc <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80011aa:	68d9      	ldr	r1, [r3, #12]
 80011ac:	f011 0f10 	tst.w	r1, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 80011b0:	bf0c      	ite	eq
 80011b2:	2004      	moveq	r0, #4
 80011b4:	2003      	movne	r0, #3
 80011b6:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80011b8:	2001      	movs	r0, #1
 80011ba:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 80011bc:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80011be:	4770      	bx	lr
 80011c0:	40022000 	andmi	r2, r2, r0

080011c4 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80011c4:	b513      	push	{r0, r1, r4, lr}
 80011c6:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 80011c8:	f7ff ffe8 	bl	800119c <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80011cc:	2801      	cmp	r0, #1
 80011ce:	d10f      	bne.n	80011f0 <FLASH_WaitForLastOperation+0x2c>
 80011d0:	b164      	cbz	r4, 80011ec <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80011d6:	22ff      	movs	r2, #255	; 0xff
 80011d8:	9201      	str	r2, [sp, #4]
 80011da:	9801      	ldr	r0, [sp, #4]
 80011dc:	b110      	cbz	r0, 80011e4 <FLASH_WaitForLastOperation+0x20>
 80011de:	9901      	ldr	r1, [sp, #4]
 80011e0:	1e4a      	subs	r2, r1, #1
 80011e2:	e7f9      	b.n	80011d8 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80011e4:	f7ff ffda 	bl	800119c <FLASH_GetStatus>
    Timeout--;
 80011e8:	3c01      	subs	r4, #1
 80011ea:	e7ef      	b.n	80011cc <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80011ec:	2005      	movs	r0, #5
 80011ee:	e002      	b.n	80011f6 <FLASH_WaitForLastOperation+0x32>
 80011f0:	2c00      	cmp	r4, #0
 80011f2:	bf08      	it	eq
 80011f4:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 80011f6:	bd1c      	pop	{r2, r3, r4, pc}

080011f8 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80011f8:	b570      	push	{r4, r5, r6, lr}
 80011fa:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80011fc:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80011fe:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001200:	f7ff ffe0 	bl	80011c4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001204:	2804      	cmp	r0, #4
 8001206:	d119      	bne.n	800123c <FLASH_ProgramWord+0x44>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001208:	4c0d      	ldr	r4, [pc, #52]	; (8001240 <FLASH_ProgramWord+0x48>)
  
    *(vu16*)Address = (u16)Data;
 800120a:	b2b1      	uxth	r1, r6
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800120c:	6923      	ldr	r3, [r4, #16]
 800120e:	f043 0001 	orr.w	r0, r3, #1
 8001212:	6120      	str	r0, [r4, #16]
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001214:	200f      	movs	r0, #15
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
  
    *(vu16*)Address = (u16)Data;
 8001216:	8029      	strh	r1, [r5, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001218:	f7ff ffd4 	bl	80011c4 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 800121c:	2804      	cmp	r0, #4
 800121e:	d104      	bne.n	800122a <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8001220:	0c36      	lsrs	r6, r6, #16
 8001222:	806e      	strh	r6, [r5, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001224:	200f      	movs	r0, #15
 8001226:	f7ff ffcd 	bl	80011c4 <FLASH_WaitForLastOperation>
        
      if(status != FLASH_BUSY)
 800122a:	2801      	cmp	r0, #1
 800122c:	d101      	bne.n	8001232 <FLASH_ProgramWord+0x3a>
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800122e:	2001      	movs	r0, #1
 8001230:	bd70      	pop	{r4, r5, r6, pc}
    else
    {
      if (status != FLASH_BUSY)
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8001232:	6922      	ldr	r2, [r4, #16]
 8001234:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8001238:	4013      	ands	r3, r2
 800123a:	6123      	str	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 800123c:	bd70      	pop	{r4, r5, r6, pc}
 800123e:	bf00      	nop
 8001240:	40022000 	andmi	r2, r2, r0

08001244 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8001244:	b538      	push	{r3, r4, r5, lr}
 8001246:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001248:	f640 70ff 	movw	r0, #4095	; 0xfff
 800124c:	f7ff ffba 	bl	80011c4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001250:	2804      	cmp	r0, #4
 8001252:	d114      	bne.n	800127e <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001254:	4c0a      	ldr	r4, [pc, #40]	; (8001280 <FLASH_ErasePage+0x3c>)
 8001256:	6923      	ldr	r3, [r4, #16]
 8001258:	f043 0002 	orr.w	r0, r3, #2
 800125c:	6120      	str	r0, [r4, #16]
    FLASH->AR = Page_Address; 
 800125e:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8001260:	6921      	ldr	r1, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001262:	f640 70ff 	movw	r0, #4095	; 0xfff
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
 8001266:	f041 0240 	orr.w	r2, r1, #64	; 0x40
 800126a:	6122      	str	r2, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800126c:	f7ff ffaa 	bl	80011c4 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8001270:	2801      	cmp	r0, #1
 8001272:	d004      	beq.n	800127e <FLASH_ErasePage+0x3a>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8001274:	6921      	ldr	r1, [r4, #16]
 8001276:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 800127a:	400b      	ands	r3, r1
 800127c:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 800127e:	bd38      	pop	{r3, r4, r5, pc}
 8001280:	40022000 	andmi	r2, r2, r0

08001284 <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 8001284:	4b01      	ldr	r3, [pc, #4]	; (800128c <IWDG_WriteAccessCmd+0x8>)
 8001286:	6018      	str	r0, [r3, #0]
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	40003000 	andmi	r3, r0, r0

08001290 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 8001290:	4b01      	ldr	r3, [pc, #4]	; (8001298 <IWDG_SetPrescaler+0x8>)
 8001292:	6058      	str	r0, [r3, #4]
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	40003000 	andmi	r3, r0, r0

0800129c <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 800129c:	4b01      	ldr	r3, [pc, #4]	; (80012a4 <IWDG_SetReload+0x8>)
 800129e:	6098      	str	r0, [r3, #8]
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40003000 	andmi	r3, r0, r0

080012a8 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012a8:	78cb      	ldrb	r3, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80012aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 80012ac:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012ae:	bf48      	it	mi
 80012b0:	788a      	ldrbmi	r2, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012b2:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012b4:	f003 050f 	and.w	r5, r3, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012b8:	bf48      	it	mi
 80012ba:	4315      	orrmi	r5, r2
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012bc:	f011 0fff 	tst.w	r1, #255	; 0xff
 80012c0:	d01e      	beq.n	8001300 <GPIO_Init+0x58>
  {
    tmpreg = GPIOx->CRL;
 80012c2:	6804      	ldr	r4, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012c4:	2200      	movs	r2, #0
    {
      pos = ((u32)0x01) << pinpos;
 80012c6:	2701      	movs	r7, #1
 80012c8:	fa07 f702 	lsl.w	r7, r7, r2
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80012cc:	ea07 0601 	and.w	r6, r7, r1

      if (currentpin == pos)
 80012d0:	42be      	cmp	r6, r7
 80012d2:	d111      	bne.n	80012f8 <GPIO_Init+0x50>
      {
        pos = pinpos << 2;
 80012d4:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80012d6:	f04f 0c0f 	mov.w	ip, #15
 80012da:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012de:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80012e2:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012e6:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012e8:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012ec:	d101      	bne.n	80012f2 <GPIO_Init+0x4a>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80012ee:	6146      	str	r6, [r0, #20]
 80012f0:	e002      	b.n	80012f8 <GPIO_Init+0x50>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80012f2:	2b48      	cmp	r3, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80012f4:	bf08      	it	eq
 80012f6:	6106      	streq	r6, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012f8:	3201      	adds	r2, #1
 80012fa:	2a08      	cmp	r2, #8
 80012fc:	d1e3      	bne.n	80012c6 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80012fe:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8001300:	29ff      	cmp	r1, #255	; 0xff
 8001302:	d920      	bls.n	8001346 <GPIO_Init+0x9e>
  {
    tmpreg = GPIOx->CRH;
 8001304:	6844      	ldr	r4, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001306:	2200      	movs	r2, #0
*                    contains the configuration information for the specified GPIO
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
 8001308:	f102 0608 	add.w	r6, r2, #8
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 800130c:	2701      	movs	r7, #1
 800130e:	fa07 f706 	lsl.w	r7, r7, r6
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8001312:	ea07 0601 	and.w	r6, r7, r1
      if (currentpin == pos)
 8001316:	42be      	cmp	r6, r7
 8001318:	d111      	bne.n	800133e <GPIO_Init+0x96>
      {
        pos = pinpos << 2;
 800131a:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 800131c:	f04f 0c0f 	mov.w	ip, #15
 8001320:	fa0c fc07 	lsl.w	ip, ip, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001324:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8001328:	ea24 040c 	bic.w	r4, r4, ip

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800132c:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 800132e:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001332:	d101      	bne.n	8001338 <GPIO_Init+0x90>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8001334:	6146      	str	r6, [r0, #20]
 8001336:	e002      	b.n	800133e <GPIO_Init+0x96>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001338:	2b48      	cmp	r3, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 800133a:	bf08      	it	eq
 800133c:	6106      	streq	r6, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800133e:	3201      	adds	r2, #1
 8001340:	2a08      	cmp	r2, #8
 8001342:	d1e1      	bne.n	8001308 <GPIO_Init+0x60>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001344:	6044      	str	r4, [r0, #4]
 8001346:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001348 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8001348:	6883      	ldr	r3, [r0, #8]
 800134a:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800134c:	bf0c      	ite	eq
 800134e:	2000      	moveq	r0, #0
 8001350:	2001      	movne	r0, #1
 8001352:	4770      	bx	lr

08001354 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001354:	6101      	str	r1, [r0, #16]
 8001356:	4770      	bx	lr

08001358 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8001358:	6141      	str	r1, [r0, #20]
 800135a:	4770      	bx	lr

0800135c <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 800135c:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800135e:	4a14      	ldr	r2, [pc, #80]	; (80013b0 <GPIO_PinRemapConfig+0x54>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8001360:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8001364:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8001368:	6853      	ldr	r3, [r2, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 800136a:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800136c:	d106      	bne.n	800137c <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800136e:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8001370:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001374:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8001378:	6055      	str	r5, [r2, #4]
 800137a:	e00f      	b.n	800139c <GPIO_PinRemapConfig+0x40>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 800137c:	02c2      	lsls	r2, r0, #11
 800137e:	d505      	bpl.n	800138c <GPIO_PinRemapConfig+0x30>
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8001380:	f3c0 4203 	ubfx	r2, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8001384:	2503      	movs	r5, #3
 8001386:	fa05 f202 	lsl.w	r2, r5, r2
 800138a:	e003      	b.n	8001394 <GPIO_PinRemapConfig+0x38>
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800138c:	0d42      	lsrs	r2, r0, #21
 800138e:	0112      	lsls	r2, r2, #4
 8001390:	fa04 f202 	lsl.w	r2, r4, r2
 8001394:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8001398:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 800139c:	b121      	cbz	r1, 80013a8 <GPIO_PinRemapConfig+0x4c>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 800139e:	0d40      	lsrs	r0, r0, #21
 80013a0:	0101      	lsls	r1, r0, #4
 80013a2:	fa04 f401 	lsl.w	r4, r4, r1
 80013a6:	4323      	orrs	r3, r4
  }

  AFIO->MAPR = tmpreg;
 80013a8:	4a01      	ldr	r2, [pc, #4]	; (80013b0 <GPIO_PinRemapConfig+0x54>)
 80013aa:	6053      	str	r3, [r2, #4]
 80013ac:	bd30      	pop	{r4, r5, pc}
 80013ae:	bf00      	nop
 80013b0:	40010000 	andmi	r0, r1, r0

080013b4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80013b4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80013b8:	4b02      	ldr	r3, [pc, #8]	; (80013c4 <NVIC_PriorityGroupConfig+0x10>)
 80013ba:	f440 3100 	orr.w	r1, r0, #131072	; 0x20000
 80013be:	60d9      	str	r1, [r3, #12]
 80013c0:	4770      	bx	lr
 80013c2:	bf00      	nop
 80013c4:	e000ed00 	and	lr, r0, r0, lsl #26

080013c8 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80013c8:	78c3      	ldrb	r3, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80013ca:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80013cc:	b373      	cbz	r3, 800142c <NVIC_Init+0x64>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013ce:	4c1d      	ldr	r4, [pc, #116]	; (8001444 <NVIC_Init+0x7c>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013d0:	7843      	ldrb	r3, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013d2:	68e5      	ldr	r5, [r4, #12]
 80013d4:	43ee      	mvns	r6, r5
 80013d6:	f3c6 2102 	ubfx	r1, r6, #8, #3
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 80013da:	250f      	movs	r5, #15
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
 80013dc:	f1c1 0204 	rsb	r2, r1, #4
    tmpsub = tmpsub >> tmppriority;
 80013e0:	fa25 f501 	lsr.w	r5, r5, r1
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013e4:	fa03 f402 	lsl.w	r4, r3, r2
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013e8:	7886      	ldrb	r6, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013ea:	7801      	ldrb	r1, [r0, #0]
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013ec:	4035      	ands	r5, r6

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013ee:	f001 0203 	and.w	r2, r1, #3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013f2:	4325      	orrs	r5, r4

    tmppriority = tmppriority << 0x04;
 80013f4:	012d      	lsls	r5, r5, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013f6:	00d4      	lsls	r4, r2, #3
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80013f8:	088a      	lsrs	r2, r1, #2
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013fa:	21ff      	movs	r1, #255	; 0xff
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013fc:	fa05 f504 	lsl.w	r5, r5, r4
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001400:	fa01 f104 	lsl.w	r1, r1, r4
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8001404:	4b10      	ldr	r3, [pc, #64]	; (8001448 <NVIC_Init+0x80>)
 8001406:	32c0      	adds	r2, #192	; 0xc0
 8001408:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 800140c:	ea26 0401 	bic.w	r4, r6, r1
    tmppriority &= tmpmask;  
 8001410:	4029      	ands	r1, r5
    tmpreg |= tmppriority;
 8001412:	4321      	orrs	r1, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8001414:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001418:	7800      	ldrb	r0, [r0, #0]
 800141a:	0941      	lsrs	r1, r0, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800141c:	f000 021f 	and.w	r2, r0, #31
 8001420:	2001      	movs	r0, #1
 8001422:	fa00 f202 	lsl.w	r2, r0, r2
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001426:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800142a:	bd70      	pop	{r4, r5, r6, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800142c:	7800      	ldrb	r0, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 800142e:	2201      	movs	r2, #1
 8001430:	f000 031f 	and.w	r3, r0, #31
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001434:	0941      	lsrs	r1, r0, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001436:	fa02 f003 	lsl.w	r0, r2, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800143a:	4b03      	ldr	r3, [pc, #12]	; (8001448 <NVIC_Init+0x80>)
 800143c:	3120      	adds	r1, #32
 800143e:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
 8001442:	bd70      	pop	{r4, r5, r6, pc}
 8001444:	e000ed00 	and	lr, r0, r0, lsl #26
 8001448:	e000e100 	and	lr, r0, r0, lsl #2

0800144c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 800144c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8001450:	f021 027f 	bic.w	r2, r1, #127	; 0x7f
 8001454:	4b01      	ldr	r3, [pc, #4]	; (800145c <NVIC_SetVectorTable+0x10>)
 8001456:	4310      	orrs	r0, r2
 8001458:	6098      	str	r0, [r3, #8]
 800145a:	4770      	bx	lr
 800145c:	e000ed00 	and	lr, r0, r0, lsl #26

08001460 <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 8001460:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8001462:	4a03      	ldr	r2, [pc, #12]	; (8001470 <NVIC_GenerateSystemReset+0x10>)
 8001464:	4b03      	ldr	r3, [pc, #12]	; (8001474 <NVIC_GenerateSystemReset+0x14>)
 8001466:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 8001468:	f7fe fe6d 	bl	8000146 <__DSB>
 800146c:	e7fe      	b.n	800146c <NVIC_GenerateSystemReset+0xc>
 800146e:	bf00      	nop
 8001470:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8001474:	e000ed00 	and	lr, r0, r0, lsl #26

08001478 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8001478:	4b0c      	ldr	r3, [pc, #48]	; (80014ac <RCC_DeInit+0x34>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	f042 0001 	orr.w	r0, r2, #1
 8001480:	6018      	str	r0, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8001482:	6859      	ldr	r1, [r3, #4]
 8001484:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <RCC_DeInit+0x38>)
 8001486:	400a      	ands	r2, r1
 8001488:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 800148a:	6818      	ldr	r0, [r3, #0]
 800148c:	f020 7184 	bic.w	r1, r0, #17301504	; 0x1080000
 8001490:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 8001494:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8001496:	6818      	ldr	r0, [r3, #0]
 8001498:	f420 2180 	bic.w	r1, r0, #262144	; 0x40000
 800149c:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 800149e:	685a      	ldr	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80014a0:	2100      	movs	r1, #0

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80014a2:	f422 00fe 	bic.w	r0, r2, #8323072	; 0x7f0000
 80014a6:	6058      	str	r0, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80014a8:	6099      	str	r1, [r3, #8]
 80014aa:	4770      	bx	lr
 80014ac:	40021000 	andmi	r1, r2, r0
 80014b0:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

080014b4 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014b4:	4b0b      	ldr	r3, [pc, #44]	; (80014e4 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014b6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80014c0:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 80014c8:	6019      	str	r1, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014ca:	d006      	beq.n	80014da <RCC_HSEConfig+0x26>
 80014cc:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80014d0:	d107      	bne.n	80014e2 <RCC_HSEConfig+0x2e>
      RCC->CR |= CR_HSEON_Set;
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80014d2:	6818      	ldr	r0, [r3, #0]
 80014d4:	f440 22a0 	orr.w	r2, r0, #327680	; 0x50000
 80014d8:	e002      	b.n	80014e0 <RCC_HSEConfig+0x2c>
  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80014da:	6819      	ldr	r1, [r3, #0]
 80014dc:	f441 3280 	orr.w	r2, r1, #65536	; 0x10000
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80014e0:	601a      	str	r2, [r3, #0]
 80014e2:	4770      	bx	lr
 80014e4:	40021000 	andmi	r1, r2, r0

080014e8 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80014e8:	4b03      	ldr	r3, [pc, #12]	; (80014f8 <RCC_PLLConfig+0x10>)
 80014ea:	685a      	ldr	r2, [r3, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80014ec:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80014f0:	4310      	orrs	r0, r2
 80014f2:	4301      	orrs	r1, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80014f4:	6059      	str	r1, [r3, #4]
 80014f6:	4770      	bx	lr
 80014f8:	40021000 	andmi	r1, r2, r0

080014fc <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 80014fc:	4b01      	ldr	r3, [pc, #4]	; (8001504 <RCC_PLLCmd+0x8>)
 80014fe:	6018      	str	r0, [r3, #0]
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	42420060 	submi	r0, r2, #96	; 0x60

08001508 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001508:	4b03      	ldr	r3, [pc, #12]	; (8001518 <RCC_SYSCLKConfig+0x10>)
 800150a:	685a      	ldr	r2, [r3, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 800150c:	f022 0103 	bic.w	r1, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8001510:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001512:	6058      	str	r0, [r3, #4]
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40021000 	andmi	r1, r2, r0

0800151c <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 800151c:	4b02      	ldr	r3, [pc, #8]	; (8001528 <RCC_GetSYSCLKSource+0xc>)
 800151e:	6858      	ldr	r0, [r3, #4]
}
 8001520:	f000 000c 	and.w	r0, r0, #12
 8001524:	4770      	bx	lr
 8001526:	bf00      	nop
 8001528:	40021000 	andmi	r1, r2, r0

0800152c <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <RCC_HCLKConfig+0x10>)
 800152e:	685a      	ldr	r2, [r3, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8001530:	f022 01f0 	bic.w	r1, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001534:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001536:	6058      	str	r0, [r3, #4]
 8001538:	4770      	bx	lr
 800153a:	bf00      	nop
 800153c:	40021000 	andmi	r1, r2, r0

08001540 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <RCC_PCLK1Config+0x10>)
 8001542:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001544:	f422 61e0 	bic.w	r1, r2, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001548:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800154a:	6058      	str	r0, [r3, #4]
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	40021000 	andmi	r1, r2, r0

08001554 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001554:	4b03      	ldr	r3, [pc, #12]	; (8001564 <RCC_PCLK2Config+0x10>)
 8001556:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8001558:	f422 5160 	bic.w	r1, r2, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 800155c:	ea41 00c0 	orr.w	r0, r1, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001560:	6058      	str	r0, [r3, #4]
 8001562:	4770      	bx	lr
 8001564:	40021000 	andmi	r1, r2, r0

08001568 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8001568:	4b01      	ldr	r3, [pc, #4]	; (8001570 <RCC_USBCLKConfig+0x8>)
 800156a:	6018      	str	r0, [r3, #0]
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	424200d8 	submi	r0, r2, #216	; 0xd8

08001574 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001574:	4b1d      	ldr	r3, [pc, #116]	; (80015ec <RCC_GetClocksFreq+0x78>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001576:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	f002 010c 	and.w	r1, r2, #12

  switch (tmp)
 800157e:	2904      	cmp	r1, #4
 8001580:	d001      	beq.n	8001586 <RCC_GetClocksFreq+0x12>
 8001582:	2908      	cmp	r1, #8
 8001584:	d002      	beq.n	800158c <RCC_GetClocksFreq+0x18>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8001586:	4c1a      	ldr	r4, [pc, #104]	; (80015f0 <RCC_GetClocksFreq+0x7c>)
 8001588:	6004      	str	r4, [r0, #0]
      break;
 800158a:	e00e      	b.n	80015aa <RCC_GetClocksFreq+0x36>

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800158c:	685c      	ldr	r4, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800158e:	6859      	ldr	r1, [r3, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8001590:	f3c4 4283 	ubfx	r2, r4, #18, #4
 8001594:	1c94      	adds	r4, r2, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8001596:	03c9      	lsls	r1, r1, #15
 8001598:	d502      	bpl.n	80015a0 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	039b      	lsls	r3, r3, #14
 800159e:	d501      	bpl.n	80015a4 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80015a0:	4a14      	ldr	r2, [pc, #80]	; (80015f4 <RCC_GetClocksFreq+0x80>)
 80015a2:	e000      	b.n	80015a6 <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80015a4:	4a12      	ldr	r2, [pc, #72]	; (80015f0 <RCC_GetClocksFreq+0x7c>)
 80015a6:	4354      	muls	r4, r2
 80015a8:	6004      	str	r4, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80015aa:	4a10      	ldr	r2, [pc, #64]	; (80015ec <RCC_GetClocksFreq+0x78>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80015ac:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <RCC_GetClocksFreq+0x84>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80015ae:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 4;
 80015b0:	f3c1 1403 	ubfx	r4, r1, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80015b4:	5d1c      	ldrb	r4, [r3, r4]
 80015b6:	6801      	ldr	r1, [r0, #0]
 80015b8:	fa21 f104 	lsr.w	r1, r1, r4
 80015bc:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80015be:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 80015c0:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015c4:	5d1c      	ldrb	r4, [r3, r4]
 80015c6:	fa21 f404 	lsr.w	r4, r1, r4
 80015ca:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80015cc:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 80015ce:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015d2:	5d1c      	ldrb	r4, [r3, r4]
 80015d4:	fa21 f104 	lsr.w	r1, r1, r4
 80015d8:	60c1      	str	r1, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80015da:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 80015dc:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 80015e0:	189b      	adds	r3, r3, r2
 80015e2:	7c1a      	ldrb	r2, [r3, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80015e4:	fbb1 f1f2 	udiv	r1, r1, r2
 80015e8:	6101      	str	r1, [r0, #16]
 80015ea:	bd10      	pop	{r4, pc}
 80015ec:	40021000 	andmi	r1, r2, r0
 80015f0:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 80015f4:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80015f8:	08002781 	stmdaeq	r0, {r0, r7, r8, r9, sl, sp}

080015fc <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80015fc:	4b04      	ldr	r3, [pc, #16]	; (8001610 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80015fe:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001600:	b109      	cbz	r1, 8001606 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001602:	4310      	orrs	r0, r2
 8001604:	e001      	b.n	800160a <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001606:	ea22 0000 	bic.w	r0, r2, r0
 800160a:	6198      	str	r0, [r3, #24]
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	40021000 	andmi	r1, r2, r0

08001614 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001616:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001618:	b109      	cbz	r1, 800161e <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800161a:	4310      	orrs	r0, r2
 800161c:	e001      	b.n	8001622 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 800161e:	ea22 0000 	bic.w	r0, r2, r0
 8001622:	61d8      	str	r0, [r3, #28]
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	40021000 	andmi	r1, r2, r0

0800162c <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 800162c:	4b04      	ldr	r3, [pc, #16]	; (8001640 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800162e:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001630:	b109      	cbz	r1, 8001636 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001632:	4310      	orrs	r0, r2
 8001634:	e001      	b.n	800163a <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8001636:	ea22 0000 	bic.w	r0, r2, r0
 800163a:	60d8      	str	r0, [r3, #12]
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40021000 	andmi	r1, r2, r0

08001644 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001646:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001648:	b109      	cbz	r1, 800164e <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800164a:	4310      	orrs	r0, r2
 800164c:	e001      	b.n	8001652 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800164e:	ea22 0000 	bic.w	r0, r2, r0
 8001652:	6118      	str	r0, [r3, #16]
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	40021000 	andmi	r1, r2, r0

0800165c <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800165c:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800165e:	2b01      	cmp	r3, #1
 8001660:	4a07      	ldr	r2, [pc, #28]	; (8001680 <RCC_GetFlagStatus+0x24>)
 8001662:	d101      	bne.n	8001668 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8001664:	6813      	ldr	r3, [r2, #0]
 8001666:	e003      	b.n	8001670 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001668:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 800166a:	bf0c      	ite	eq
 800166c:	6a13      	ldreq	r3, [r2, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800166e:	6a53      	ldrne	r3, [r2, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 8001670:	f000 001f 	and.w	r0, r0, #31
 8001674:	fa23 f100 	lsr.w	r1, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8001678:	f001 0001 	and.w	r0, r1, #1
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	40021000 	andmi	r1, r2, r0

08001684 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8001684:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 8001686:	2300      	movs	r3, #0
 8001688:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 800168a:	2031      	movs	r0, #49	; 0x31
 800168c:	f7ff ffe6 	bl	800165c <RCC_GetFlagStatus>
    StartUpCounter++;  
 8001690:	9901      	ldr	r1, [sp, #4]
 8001692:	1c4a      	adds	r2, r1, #1
 8001694:	9201      	str	r2, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8001696:	b918      	cbnz	r0, 80016a0 <RCC_WaitForHSEStartUp+0x1c>
 8001698:	9801      	ldr	r0, [sp, #4]
 800169a:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
 800169e:	d1f4      	bne.n	800168a <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80016a0:	2031      	movs	r0, #49	; 0x31
 80016a2:	f7ff ffdb 	bl	800165c <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 80016a6:	3000      	adds	r0, #0
 80016a8:	bf18      	it	ne
 80016aa:	2001      	movne	r0, #1
 80016ac:	bd0e      	pop	{r1, r2, r3, pc}
	...

080016b0 <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80016b0:	4b02      	ldr	r3, [pc, #8]	; (80016bc <RCC_ClearFlag+0xc>)
 80016b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016b4:	f042 7080 	orr.w	r0, r2, #16777216	; 0x1000000
 80016b8:	6258      	str	r0, [r3, #36]	; 0x24
 80016ba:	4770      	bx	lr
 80016bc:	40021000 	andmi	r1, r2, r0

080016c0 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80016c0:	8803      	ldrh	r3, [r0, #0]
 80016c2:	f003 028f 	and.w	r2, r3, #143	; 0x8f
 80016c6:	8002      	strh	r2, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80016c8:	8803      	ldrh	r3, [r0, #0]
 80016ca:	88ca      	ldrh	r2, [r1, #6]
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	4313      	orrs	r3, r2
 80016d0:	884a      	ldrh	r2, [r1, #2]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80016d8:	888a      	ldrh	r2, [r1, #4]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016da:	880b      	ldrh	r3, [r1, #0]
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80016dc:	8582      	strh	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016de:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <TIM_TimeBaseInit+0x38>)

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80016e2:	2201      	movs	r2, #1
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016e4:	4298      	cmp	r0, r3

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80016e6:	8282      	strh	r2, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016e8:	d003      	beq.n	80016f2 <TIM_TimeBaseInit+0x32>
 80016ea:	f503 6200 	add.w	r2, r3, #2048	; 0x800
 80016ee:	4290      	cmp	r0, r2
 80016f0:	d101      	bne.n	80016f6 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80016f2:	7a09      	ldrb	r1, [r1, #8]
 80016f4:	8601      	strh	r1, [r0, #48]	; 0x30
 80016f6:	4770      	bx	lr
 80016f8:	40012c00 	andmi	r2, r1, r0, lsl #24

080016fc <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80016fc:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80016fe:	b119      	cbz	r1, 8001708 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001700:	b299      	uxth	r1, r3
 8001702:	f041 0301 	orr.w	r3, r1, #1
 8001706:	e003      	b.n	8001710 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8001708:	f023 0101 	bic.w	r1, r3, #1
 800170c:	058a      	lsls	r2, r1, #22
 800170e:	0d93      	lsrs	r3, r2, #22
 8001710:	8003      	strh	r3, [r0, #0]
 8001712:	4770      	bx	lr

08001714 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001714:	8983      	ldrh	r3, [r0, #12]
 8001716:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001718:	b10a      	cbz	r2, 800171e <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800171a:	4319      	orrs	r1, r3
 800171c:	e001      	b.n	8001722 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 800171e:	ea23 0101 	bic.w	r1, r3, r1
 8001722:	8181      	strh	r1, [r0, #12]
 8001724:	4770      	bx	lr

08001726 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8001726:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8001728:	8282      	strh	r2, [r0, #20]
 800172a:	4770      	bx	lr

0800172c <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 800172c:	43c9      	mvns	r1, r1
 800172e:	b28a      	uxth	r2, r1
 8001730:	8202      	strh	r2, [r0, #16]
 8001732:	4770      	bx	lr

08001734 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8001734:	43c9      	mvns	r1, r1
 8001736:	b28a      	uxth	r2, r1
 8001738:	8202      	strh	r2, [r0, #16]
 800173a:	4770      	bx	lr

0800173c <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 800173c:	4b01      	ldr	r3, [pc, #4]	; (8001744 <SysTick_SetReload+0x8>)
 800173e:	6058      	str	r0, [r3, #4]
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	e000e010 	and	lr, r0, r0, lsl r0

08001748 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8001748:	2801      	cmp	r0, #1
 800174a:	4b08      	ldr	r3, [pc, #32]	; (800176c <SysTick_CounterCmd+0x24>)
 800174c:	d103      	bne.n	8001756 <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	f042 0101 	orr.w	r1, r2, #1
 8001754:	e004      	b.n	8001760 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8001756:	3002      	adds	r0, #2
 8001758:	d104      	bne.n	8001764 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800175a:	6818      	ldr	r0, [r3, #0]
 800175c:	f020 0101 	bic.w	r1, r0, #1
 8001760:	6019      	str	r1, [r3, #0]
 8001762:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8001764:	2200      	movs	r2, #0
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000e010 	and	lr, r0, r0, lsl r0

08001770 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 8001770:	4b04      	ldr	r3, [pc, #16]	; (8001784 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8001772:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001774:	b110      	cbz	r0, 800177c <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8001776:	f042 0002 	orr.w	r0, r2, #2
 800177a:	e001      	b.n	8001780 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 800177c:	f022 0002 	bic.w	r0, r2, #2
 8001780:	6018      	str	r0, [r3, #0]
 8001782:	4770      	bx	lr
 8001784:	e000e010 	and	lr, r0, r0, lsl r0

08001788 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001788:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800178a:	4b22      	ldr	r3, [pc, #136]	; (8001814 <USART_DeInit+0x8c>)
 800178c:	4298      	cmp	r0, r3
 800178e:	d02b      	beq.n	80017e8 <USART_DeInit+0x60>
 8001790:	d80f      	bhi.n	80017b2 <USART_DeInit+0x2a>
 8001792:	f5a3 6100 	sub.w	r1, r3, #2048	; 0x800
 8001796:	4288      	cmp	r0, r1
 8001798:	d01e      	beq.n	80017d8 <USART_DeInit+0x50>
 800179a:	f501 6280 	add.w	r2, r1, #1024	; 0x400
 800179e:	4290      	cmp	r0, r2
 80017a0:	d136      	bne.n	8001810 <USART_DeInit+0x88>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80017a2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017a6:	2101      	movs	r1, #1
 80017a8:	f7ff ff4c 	bl	8001644 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80017ac:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017b0:	e029      	b.n	8001806 <USART_DeInit+0x7e>
void USART_DeInit(USART_TypeDef* USARTx)
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80017b2:	4b19      	ldr	r3, [pc, #100]	; (8001818 <USART_DeInit+0x90>)
 80017b4:	4298      	cmp	r0, r3
 80017b6:	d01f      	beq.n	80017f8 <USART_DeInit+0x70>
 80017b8:	f503 4168 	add.w	r1, r3, #59392	; 0xe800
 80017bc:	4288      	cmp	r0, r1
 80017be:	d127      	bne.n	8001810 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80017c0:	2101      	movs	r1, #1
 80017c2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017c6:	f7ff ff31 	bl	800162c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80017ca:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017ce:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 80017d0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80017d4:	f7ff bf2a 	b.w	800162c <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80017d8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017dc:	2101      	movs	r1, #1
 80017de:	f7ff ff31 	bl	8001644 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80017e2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017e6:	e00e      	b.n	8001806 <USART_DeInit+0x7e>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80017e8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017ec:	2101      	movs	r1, #1
 80017ee:	f7ff ff29 	bl	8001644 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80017f2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017f6:	e006      	b.n	8001806 <USART_DeInit+0x7e>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80017f8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80017fc:	2101      	movs	r1, #1
 80017fe:	f7ff ff21 	bl	8001644 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001802:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001806:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 8001808:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800180c:	f7ff bf1a 	b.w	8001644 <RCC_APB1PeriphResetCmd>
 8001810:	bd08      	pop	{r3, pc}
 8001812:	bf00      	nop
 8001814:	40004c00 	andmi	r4, r0, r0, lsl #24
 8001818:	40005000 	andmi	r5, r0, r0

0800181c <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800181c:	8a03      	ldrh	r3, [r0, #16]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800181e:	b530      	push	{r4, r5, lr}
 8001820:	460d      	mov	r5, r1
 8001822:	4604      	mov	r4, r0
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001824:	88ea      	ldrh	r2, [r5, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001826:	b298      	uxth	r0, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001828:	f420 5140 	bic.w	r1, r0, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 800182c:	4311      	orrs	r1, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800182e:	8221      	strh	r1, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001830:	89a3      	ldrh	r3, [r4, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001832:	8928      	ldrh	r0, [r5, #8]
 8001834:	88a9      	ldrh	r1, [r5, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001836:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800183a:	ea40 0201 	orr.w	r2, r0, r1
 800183e:	8968      	ldrh	r0, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001840:	f023 010c 	bic.w	r1, r3, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001844:	4302      	orrs	r2, r0
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001846:	0408      	lsls	r0, r1, #16
 8001848:	0c03      	lsrs	r3, r0, #16

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800184a:	431a      	orrs	r2, r3
 800184c:	b291      	uxth	r1, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800184e:	81a1      	strh	r1, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001850:	8aa0      	ldrh	r0, [r4, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001852:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001854:	b283      	uxth	r3, r0
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001856:	f423 7140 	bic.w	r1, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800185a:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800185c:	4311      	orrs	r1, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800185e:	82a1      	strh	r1, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001860:	a801      	add	r0, sp, #4
 8001862:	f7ff fe87 	bl	8001574 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8001866:	480e      	ldr	r0, [pc, #56]	; (80018a0 <USART_Init+0x84>)
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8001868:	6829      	ldr	r1, [r5, #0]
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 800186a:	4284      	cmp	r4, r0
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800186c:	bf0c      	ite	eq
 800186e:	9804      	ldreq	r0, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001870:	9803      	ldrne	r0, [sp, #12]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8001872:	2319      	movs	r3, #25
 8001874:	4358      	muls	r0, r3
 8001876:	008a      	lsls	r2, r1, #2
 8001878:	fbb0 f1f2 	udiv	r1, r0, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 800187c:	2364      	movs	r3, #100	; 0x64
 800187e:	fbb1 f0f3 	udiv	r0, r1, r3
 8001882:	0102      	lsls	r2, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8001884:	0910      	lsrs	r0, r2, #4
 8001886:	fb03 1110 	mls	r1, r3, r0, r1
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800188a:	0108      	lsls	r0, r1, #4
 800188c:	3032      	adds	r0, #50	; 0x32
 800188e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001892:	f003 010f 	and.w	r1, r3, #15
 8001896:	430a      	orrs	r2, r1

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 8001898:	b290      	uxth	r0, r2
 800189a:	8120      	strh	r0, [r4, #8]
}
 800189c:	b007      	add	sp, #28
 800189e:	bd30      	pop	{r4, r5, pc}
 80018a0:	40013800 	andmi	r3, r1, r0, lsl #16

080018a4 <USART_StructInit>:
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80018a4:	2100      	movs	r1, #0
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80018a6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018aa:	220c      	movs	r2, #12
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80018ac:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80018ae:	8081      	strh	r1, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80018b0:	80c1      	strh	r1, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80018b2:	8101      	strh	r1, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018b4:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80018b6:	8181      	strh	r1, [r0, #12]
 80018b8:	4770      	bx	lr

080018ba <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018ba:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018bc:	b119      	cbz	r1, 80018c6 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018be:	b299      	uxth	r1, r3
 80018c0:	f441 5300 	orr.w	r3, r1, #8192	; 0x2000
 80018c4:	e003      	b.n	80018ce <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80018c6:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80018ca:	040a      	lsls	r2, r1, #16
 80018cc:	0c13      	lsrs	r3, r2, #16
 80018ce:	8183      	strh	r3, [r0, #12]
 80018d0:	4770      	bx	lr

080018d2 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80018d2:	f3c1 1342 	ubfx	r3, r1, #5, #3
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80018d6:	b510      	push	{r4, lr}
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018d8:	2401      	movs	r4, #1
 80018da:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018de:	42a3      	cmp	r3, r4
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018e0:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018e4:	d101      	bne.n	80018ea <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80018e6:	300c      	adds	r0, #12
 80018e8:	e004      	b.n	80018f4 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d101      	bne.n	80018f2 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 80018ee:	3010      	adds	r0, #16
 80018f0:	e000      	b.n	80018f4 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80018f2:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(vu32*)usartxbase  |= itmask;
 80018f4:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 80018f6:	b112      	cbz	r2, 80018fe <USART_ITConfig+0x2c>
  {
    *(vu32*)usartxbase  |= itmask;
 80018f8:	ea43 0201 	orr.w	r2, r3, r1
 80018fc:	e001      	b.n	8001902 <USART_ITConfig+0x30>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 80018fe:	ea23 0201 	bic.w	r2, r3, r1
 8001902:	6002      	str	r2, [r0, #0]
 8001904:	bd10      	pop	{r4, pc}

08001906 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8001906:	05c9      	lsls	r1, r1, #23
 8001908:	0dca      	lsrs	r2, r1, #23
 800190a:	8082      	strh	r2, [r0, #4]
 800190c:	4770      	bx	lr

0800190e <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 800190e:	8880      	ldrh	r0, [r0, #4]
 8001910:	05c1      	lsls	r1, r0, #23
}
 8001912:	0dc8      	lsrs	r0, r1, #23
 8001914:	4770      	bx	lr

08001916 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8001916:	8803      	ldrh	r3, [r0, #0]
 8001918:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800191a:	bf0c      	ite	eq
 800191c:	2000      	moveq	r0, #0
 800191e:	2001      	movne	r0, #1
 8001920:	4770      	bx	lr

08001922 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8001922:	43c9      	mvns	r1, r1
 8001924:	b28a      	uxth	r2, r1
 8001926:	8002      	strh	r2, [r0, #0]
 8001928:	4770      	bx	lr

0800192a <USART_GetITStatus>:
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 800192a:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 800192c:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001930:	2201      	movs	r2, #1
 8001932:	f001 031f 	and.w	r3, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001936:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001938:	fa02 f203 	lsl.w	r2, r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800193c:	d101      	bne.n	8001942 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 800193e:	8983      	ldrh	r3, [r0, #12]
 8001940:	e003      	b.n	800194a <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001942:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8001944:	bf0c      	ite	eq
 8001946:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001948:	8a83      	ldrhne	r3, [r0, #20]
 800194a:	b29b      	uxth	r3, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 800194c:	8800      	ldrh	r0, [r0, #0]
  {
    itmask &= USARTx->CR2;
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800194e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8001950:	b282      	uxth	r2, r0

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8001952:	b143      	cbz	r3, 8001966 <USART_GetITStatus+0x3c>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8001954:	0a09      	lsrs	r1, r1, #8
 8001956:	2301      	movs	r3, #1
 8001958:	fa03 f001 	lsl.w	r0, r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800195c:	4210      	tst	r0, r2
  {
    bitstatus = SET;
 800195e:	bf0c      	ite	eq
 8001960:	2000      	moveq	r0, #0
 8001962:	2001      	movne	r0, #1
 8001964:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8001966:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8001968:	bd10      	pop	{r4, pc}
	...

0800196c <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 800196c:	4668      	mov	r0, sp
 800196e:	f020 0107 	bic.w	r1, r0, #7
 8001972:	468d      	mov	sp, r1
 8001974:	b501      	push	{r0, lr}

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8001976:	2300      	movs	r3, #0
*                  supplied main() routine is called. 
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
 8001978:	4a0b      	ldr	r2, [pc, #44]	; (80019a8 <Reset_Handler+0x3c>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800197a:	490c      	ldr	r1, [pc, #48]	; (80019ac <Reset_Handler+0x40>)
*                  supplied main() routine is called. 
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
 800197c:	1898      	adds	r0, r3, r2

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800197e:	4288      	cmp	r0, r1
 8001980:	d204      	bcs.n	800198c <Reset_Handler+0x20>
    {
        *(pulDest++) = *(pulSrc++);
 8001982:	490b      	ldr	r1, [pc, #44]	; (80019b0 <Reset_Handler+0x44>)
 8001984:	5858      	ldr	r0, [r3, r1]
 8001986:	5098      	str	r0, [r3, r2]
 8001988:	3304      	adds	r3, #4
 800198a:	e7f5      	b.n	8001978 <Reset_Handler+0xc>

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800198c:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800198e:	4a0a      	ldr	r2, [pc, #40]	; (80019b8 <Reset_Handler+0x4c>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d203      	bcs.n	800199c <Reset_Handler+0x30>
    {
        *(pulDest++) = 0;
 8001994:	2000      	movs	r0, #0
 8001996:	f843 0b04 	str.w	r0, [r3], #4
 800199a:	e7f8      	b.n	800198e <Reset_Handler+0x22>
    }

    //
    // Call the application's entry point.
    //
    main();
 800199c:	f7ff f83c 	bl	8000a18 <main>
}
 80019a0:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80019a4:	4685      	mov	sp, r0
 80019a6:	4770      	bx	lr
 80019a8:	20000000 	andcs	r0, r0, r0
 80019ac:	200000e4 	andcs	r0, r0, r4, ror #1
 80019b0:	08002854 	stmdaeq	r0, {r2, r4, r6, fp, sp}
 80019b4:	200000e4 	andcs	r0, r0, r4, ror #1
 80019b8:	20000720 	andcs	r0, r0, r0, lsr #14

080019bc <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 80019bc:	b508      	push	{r3, lr}
  pInformation = &Device_Info;
 80019be:	4a07      	ldr	r2, [pc, #28]	; (80019dc <USB_Init+0x20>)
 80019c0:	4b07      	ldr	r3, [pc, #28]	; (80019e0 <USB_Init+0x24>)
  pInformation->ControlState = 2;
 80019c2:	2002      	movs	r0, #2
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80019c4:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 80019c6:	7218      	strb	r0, [r3, #8]
  pProperty = &Device_Property;
 80019c8:	4906      	ldr	r1, [pc, #24]	; (80019e4 <USB_Init+0x28>)
 80019ca:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <USB_Init+0x2c>)
  pUser_Standard_Requests = &User_Standard_Requests;
 80019cc:	4807      	ldr	r0, [pc, #28]	; (80019ec <USB_Init+0x30>)
 80019ce:	4a08      	ldr	r2, [pc, #32]	; (80019f0 <USB_Init+0x34>)
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
 80019d0:	600b      	str	r3, [r1, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 80019d2:	6010      	str	r0, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4798      	blx	r3
 80019d8:	bd08      	pop	{r3, pc}
 80019da:	bf00      	nop
 80019dc:	20000714 	andcs	r0, r0, r4, lsl r7
 80019e0:	200006f4 	strdcs	r0, [r0], -r4
 80019e4:	200006ec 	andcs	r0, r0, ip, ror #13
 80019e8:	2000008c 	andcs	r0, r0, ip, lsl #1
 80019ec:	200000bc 	strhcs	r0, [r0], -ip
 80019f0:	20000710 	andcs	r0, r0, r0, lsl r7

080019f4 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 80019f4:	b510      	push	{r4, lr}
 80019f6:	4c06      	ldr	r4, [pc, #24]	; (8001a10 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 80019f8:	b918      	cbnz	r0, 8001a02 <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80019fa:	6823      	ldr	r3, [r4, #0]
 80019fc:	2201      	movs	r2, #1
 80019fe:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8001a00:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8001a02:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <Standard_GetConfiguration+0x20>)
 8001a04:	6818      	ldr	r0, [r3, #0]
 8001a06:	6801      	ldr	r1, [r0, #0]
 8001a08:	4788      	blx	r1
  return (u8 *)&pInformation->Current_Configuration;
 8001a0a:	6820      	ldr	r0, [r4, #0]
 8001a0c:	300a      	adds	r0, #10
}
 8001a0e:	bd10      	pop	{r4, pc}
 8001a10:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a14:	20000710 	andcs	r0, r0, r0, lsl r7

08001a18 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8001a18:	b510      	push	{r4, lr}
 8001a1a:	4c06      	ldr	r4, [pc, #24]	; (8001a34 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8001a1c:	b918      	cbnz	r0, 8001a26 <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a1e:	6823      	ldr	r3, [r4, #0]
 8001a20:	2201      	movs	r2, #1
 8001a22:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8001a24:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8001a26:	4b04      	ldr	r3, [pc, #16]	; (8001a38 <Standard_GetInterface+0x20>)
 8001a28:	6818      	ldr	r0, [r3, #0]
 8001a2a:	6881      	ldr	r1, [r0, #8]
 8001a2c:	4788      	blx	r1
  return (u8 *)&pInformation->Current_AlternateSetting;
 8001a2e:	6820      	ldr	r0, [r4, #0]
 8001a30:	300c      	adds	r0, #12
}
 8001a32:	bd10      	pop	{r4, pc}
 8001a34:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a38:	20000710 	andcs	r0, r0, r0, lsl r7

08001a3c <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001a3c:	b508      	push	{r3, lr}
 8001a3e:	4a23      	ldr	r2, [pc, #140]	; (8001acc <Standard_GetStatus+0x90>)
  if (Length == 0)
 8001a40:	b918      	cbnz	r0, 8001a4a <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001a42:	6813      	ldr	r3, [r2, #0]
 8001a44:	2202      	movs	r2, #2
 8001a46:	821a      	strh	r2, [r3, #16]
    return 0;
 8001a48:	bd08      	pop	{r3, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a4a:	4b21      	ldr	r3, [pc, #132]	; (8001ad0 <Standard_GetStatus+0x94>)
 8001a4c:	2000      	movs	r0, #0

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a4e:	6812      	ldr	r2, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a50:	8018      	strh	r0, [r3, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a52:	7811      	ldrb	r1, [r2, #0]
 8001a54:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001a58:	d113      	bne.n	8001a82 <Standard_GetStatus+0x46>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001a5a:	7a50      	ldrb	r0, [r2, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001a5c:	f000 0220 	and.w	r2, r0, #32
 8001a60:	b2d1      	uxtb	r1, r2
 8001a62:	b109      	cbz	r1, 8001a68 <Standard_GetStatus+0x2c>
    {
      SetBit(StatusInfo0, 1);
 8001a64:	2202      	movs	r2, #2
 8001a66:	701a      	strb	r2, [r3, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001a68:	f000 0340 	and.w	r3, r0, #64	; 0x40
 8001a6c:	b2d8      	uxtb	r0, r3
 8001a6e:	4b18      	ldr	r3, [pc, #96]	; (8001ad0 <Standard_GetStatus+0x94>)
 8001a70:	b118      	cbz	r0, 8001a7a <Standard_GetStatus+0x3e>
    {
      SetBit(StatusInfo0, 0);
 8001a72:	781a      	ldrb	r2, [r3, #0]
 8001a74:	f042 0101 	orr.w	r1, r2, #1
 8001a78:	e01e      	b.n	8001ab8 <Standard_GetStatus+0x7c>
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001a7a:	7819      	ldrb	r1, [r3, #0]
 8001a7c:	f021 0101 	bic.w	r1, r1, #1
 8001a80:	e01a      	b.n	8001ab8 <Standard_GetStatus+0x7c>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001a82:	2901      	cmp	r1, #1
 8001a84:	d01f      	beq.n	8001ac6 <Standard_GetStatus+0x8a>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001a86:	2902      	cmp	r1, #2
 8001a88:	d11e      	bne.n	8001ac8 <Standard_GetStatus+0x8c>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001a8a:	7950      	ldrb	r0, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001a8c:	f000 020f 	and.w	r2, r0, #15
 8001a90:	ea4f 0182 	mov.w	r1, r2, lsl #2
    if (ValBit(wIndex0, 7))
 8001a94:	f010 0f80 	tst.w	r0, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a98:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
 8001a9c:	f500 42b8 	add.w	r2, r0, #23552	; 0x5c00
 8001aa0:	6811      	ldr	r1, [r2, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001aa2:	d003      	beq.n	8001aac <Standard_GetStatus+0x70>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001aa4:	f001 0230 	and.w	r2, r1, #48	; 0x30
 8001aa8:	2a10      	cmp	r2, #16
 8001aaa:	e003      	b.n	8001ab4 <Standard_GetStatus+0x78>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001aac:	f401 5040 	and.w	r0, r1, #12288	; 0x3000
 8001ab0:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8001ab4:	d101      	bne.n	8001aba <Standard_GetStatus+0x7e>
      {
        SetBit(StatusInfo0, 0); /* OUT Endpoint stalled */
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	7019      	strb	r1, [r3, #0]
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <Standard_GetStatus+0x98>)
 8001abc:	6818      	ldr	r0, [r3, #0]
 8001abe:	6901      	ldr	r1, [r0, #16]
 8001ac0:	4788      	blx	r1
  return (u8 *)&StatusInfo;
 8001ac2:	4803      	ldr	r0, [pc, #12]	; (8001ad0 <Standard_GetStatus+0x94>)
 8001ac4:	bd08      	pop	{r3, pc}
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    return (u8 *)&StatusInfo;
 8001ac6:	4618      	mov	r0, r3
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001ac8:	bd08      	pop	{r3, pc}
 8001aca:	bf00      	nop
 8001acc:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ad0:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001ad4:	20000710 	andcs	r0, r0, r0, lsl r7

08001ad8 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001ada:	4b22      	ldr	r3, [pc, #136]	; (8001b64 <DataStageIn+0x8c>)
 8001adc:	681c      	ldr	r4, [r3, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001ade:	8a23      	ldrh	r3, [r4, #16]
  u32 ControlState = pInformation->ControlState;
 8001ae0:	7a26      	ldrb	r6, [r4, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001ae2:	b9ab      	cbnz	r3, 8001b10 <DataStageIn+0x38>
 8001ae4:	2e04      	cmp	r6, #4
 8001ae6:	d113      	bne.n	8001b10 <DataStageIn+0x38>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001ae8:	481f      	ldr	r0, [pc, #124]	; (8001b68 <DataStageIn+0x90>)
 8001aea:	7801      	ldrb	r1, [r0, #0]
 8001aec:	2901      	cmp	r1, #1
 8001aee:	491f      	ldr	r1, [pc, #124]	; (8001b6c <DataStageIn+0x94>)
 8001af0:	d10a      	bne.n	8001b08 <DataStageIn+0x30>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001af2:	4c1f      	ldr	r4, [pc, #124]	; (8001b70 <DataStageIn+0x98>)
 8001af4:	6822      	ldr	r2, [r4, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001af6:	b294      	uxth	r4, r2
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == TRUE)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001af8:	4a1e      	ldr	r2, [pc, #120]	; (8001b74 <DataStageIn+0x9c>)
 8001afa:	18a2      	adds	r2, r4, r2
 8001afc:	0052      	lsls	r2, r2, #1
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	2230      	movs	r2, #48	; 0x30
 8001b02:	800a      	strh	r2, [r1, #0]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001b04:	7003      	strb	r3, [r0, #0]
 8001b06:	e028      	b.n	8001b5a <DataStageIn+0x82>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001b08:	2610      	movs	r6, #16
 8001b0a:	800e      	strh	r6, [r1, #0]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001b0c:	2607      	movs	r6, #7
 8001b0e:	e024      	b.n	8001b5a <DataStageIn+0x82>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001b10:	8aa5      	ldrh	r5, [r4, #20]
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001b12:	69a1      	ldr	r1, [r4, #24]
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001b14:	42ab      	cmp	r3, r5
 8001b16:	bf8c      	ite	hi
 8001b18:	2602      	movhi	r6, #2
 8001b1a:	2604      	movls	r6, #4
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001b1c:	429d      	cmp	r5, r3
 8001b1e:	bf28      	it	cs
 8001b20:	461d      	movcs	r5, r3
 8001b22:	4628      	mov	r0, r5
 8001b24:	4788      	blx	r1
 8001b26:	4607      	mov	r7, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f000 fc83 	bl	8002434 <GetEPTxAddr>
 8001b2e:	462a      	mov	r2, r5
 8001b30:	4601      	mov	r1, r0
 8001b32:	4638      	mov	r0, r7
 8001b34:	f000 fb91 	bl	800225a <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001b38:	4629      	mov	r1, r5
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f000 fc96 	bl	800246c <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001b40:	8a20      	ldrh	r0, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8001b42:	8a63      	ldrh	r3, [r4, #18]
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b44:	1b42      	subs	r2, r0, r5
  pEPinfo->Usb_wOffset += Length;
 8001b46:	18ed      	adds	r5, r5, r3
  vSetEPTxStatus(EP_TX_VALID);
 8001b48:	4808      	ldr	r0, [pc, #32]	; (8001b6c <DataStageIn+0x94>)

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b4a:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <DataStageIn+0xa0>)
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b4c:	8222      	strh	r2, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8001b4e:	2130      	movs	r1, #48	; 0x30

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b50:	f44f 5240 	mov.w	r2, #12288	; 0x3000

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8001b54:	8001      	strh	r1, [r0, #0]
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 8001b56:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b58:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001b5a:	4b02      	ldr	r3, [pc, #8]	; (8001b64 <DataStageIn+0x8c>)
 8001b5c:	6818      	ldr	r0, [r3, #0]
 8001b5e:	7206      	strb	r6, [r0, #8]
 8001b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b68:	20000130 	andcs	r0, r0, r0, lsr r1
 8001b6c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8001b70:	40005c50 	andmi	r5, r0, r0, asr ip
 8001b74:	20003002 	andcs	r3, r0, r2
 8001b78:	2000071c 	andcs	r0, r0, ip, lsl r7

08001b7c <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001b7c:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b80:	490a      	ldr	r1, [pc, #40]	; (8001bac <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001b82:	6818      	ldr	r0, [r3, #0]
 8001b84:	784b      	ldrb	r3, [r1, #1]
 8001b86:	78c2      	ldrb	r2, [r0, #3]
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d30a      	bcc.n	8001ba2 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b8c:	7881      	ldrb	r1, [r0, #2]
 8001b8e:	b941      	cbnz	r1, 8001ba2 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001b90:	8884      	ldrh	r4, [r0, #4]
 8001b92:	b934      	cbnz	r4, 8001ba2 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001b94:	7282      	strb	r2, [r0, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001b96:	4806      	ldr	r0, [pc, #24]	; (8001bb0 <Standard_SetConfiguration+0x34>)
 8001b98:	6802      	ldr	r2, [r0, #0]
 8001b9a:	6853      	ldr	r3, [r2, #4]
 8001b9c:	4798      	blx	r3
    return USB_SUCCESS;
 8001b9e:	4620      	mov	r0, r4
 8001ba0:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001ba2:	2002      	movs	r0, #2
  }
}
 8001ba4:	bd10      	pop	{r4, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001bac:	200000e0 	andcs	r0, r0, r0, ror #1
 8001bb0:	20000710 	andcs	r0, r0, r0, lsl r7

08001bb4 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001bb4:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001bb6:	4a0e      	ldr	r2, [pc, #56]	; (8001bf0 <Standard_SetInterface+0x3c>)
 8001bb8:	4c0e      	ldr	r4, [pc, #56]	; (8001bf4 <Standard_SetInterface+0x40>)
 8001bba:	6810      	ldr	r0, [r2, #0]
 8001bbc:	6823      	ldr	r3, [r4, #0]
 8001bbe:	6982      	ldr	r2, [r0, #24]
 8001bc0:	78d9      	ldrb	r1, [r3, #3]
 8001bc2:	7958      	ldrb	r0, [r3, #5]
 8001bc4:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001bc6:	6821      	ldr	r1, [r4, #0]
 8001bc8:	7a8b      	ldrb	r3, [r1, #10]
 8001bca:	b17b      	cbz	r3, 8001bec <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001bcc:	b970      	cbnz	r0, 8001bec <Standard_SetInterface+0x38>
 8001bce:	7908      	ldrb	r0, [r1, #4]
 8001bd0:	b960      	cbnz	r0, 8001bec <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001bd2:	788d      	ldrb	r5, [r1, #2]
 8001bd4:	b955      	cbnz	r5, 8001bec <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001bd6:	4a08      	ldr	r2, [pc, #32]	; (8001bf8 <Standard_SetInterface+0x44>)
 8001bd8:	6811      	ldr	r1, [r2, #0]
 8001bda:	68cb      	ldr	r3, [r1, #12]
 8001bdc:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001bde:	6820      	ldr	r0, [r4, #0]
 8001be0:	7942      	ldrb	r2, [r0, #5]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001be2:	78c1      	ldrb	r1, [r0, #3]
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001be4:	72c2      	strb	r2, [r0, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001be6:	7301      	strb	r1, [r0, #12]
      return USB_SUCCESS;
 8001be8:	4628      	mov	r0, r5
 8001bea:	bd38      	pop	{r3, r4, r5, pc}
    }

  }

  return USB_UNSUPPORT;
 8001bec:	2002      	movs	r0, #2
}
 8001bee:	bd38      	pop	{r3, r4, r5, pc}
 8001bf0:	200006ec 	andcs	r0, r0, ip, ror #13
 8001bf4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001bf8:	20000710 	andcs	r0, r0, r0, lsl r7

08001bfc <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001bfc:	b510      	push	{r4, lr}
  u32     Type_Rec = Type_Recipient;
 8001bfe:	4b32      	ldr	r3, [pc, #200]	; (8001cc8 <Standard_ClearFeature+0xcc>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001c04:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001c08:	d104      	bne.n	8001c14 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001c0a:	7a5a      	ldrb	r2, [r3, #9]
 8001c0c:	f022 0120 	bic.w	r1, r2, #32
 8001c10:	7259      	strb	r1, [r3, #9]
    return USB_SUCCESS;
 8001c12:	bd10      	pop	{r4, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001c14:	2802      	cmp	r0, #2
 8001c16:	d155      	bne.n	8001cc4 <Standard_ClearFeature+0xc8>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001c18:	885a      	ldrh	r2, [r3, #2]
 8001c1a:	2a00      	cmp	r2, #0
 8001c1c:	d153      	bne.n	8001cc6 <Standard_ClearFeature+0xca>
        || (pInformation->USBwIndex1 != 0))
 8001c1e:	7919      	ldrb	r1, [r3, #4]
 8001c20:	2900      	cmp	r1, #0
 8001c22:	d150      	bne.n	8001cc6 <Standard_ClearFeature+0xca>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001c24:	795a      	ldrb	r2, [r3, #5]
    rEP = wIndex0 & ~0x80;
 8001c26:	f022 0080 	bic.w	r0, r2, #128	; 0x80
 8001c2a:	ea4f 0480 	mov.w	r4, r0, lsl #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c2e:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000
 8001c32:	f501 44b8 	add.w	r4, r1, #23552	; 0x5c00
 8001c36:	6821      	ldr	r1, [r4, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c38:	4c24      	ldr	r4, [pc, #144]	; (8001ccc <Standard_ClearFeature+0xd0>)
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001c3a:	f012 0f80 	tst.w	r2, #128	; 0x80
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c3e:	7824      	ldrb	r4, [r4, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c40:	bf14      	ite	ne
 8001c42:	f001 0130 	andne.w	r1, r1, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001c46:	f401 5140 	andeq.w	r1, r1, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c4a:	42a0      	cmp	r0, r4
 8001c4c:	d23a      	bcs.n	8001cc4 <Standard_ClearFeature+0xc8>
 8001c4e:	2900      	cmp	r1, #0
 8001c50:	d038      	beq.n	8001cc4 <Standard_ClearFeature+0xc8>
        || (pInformation->Current_Configuration == 0))
 8001c52:	7a9b      	ldrb	r3, [r3, #10]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d035      	beq.n	8001cc4 <Standard_ClearFeature+0xc8>
 8001c58:	0084      	lsls	r4, r0, #2
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c5a:	f002 0280 	and.w	r2, r2, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c5e:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c62:	b2d1      	uxtb	r1, r2
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c64:	f503 44b8 	add.w	r4, r3, #23552	; 0x5c00
 8001c68:	6822      	ldr	r2, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c6a:	b161      	cbz	r1, 8001c86 <Standard_ClearFeature+0x8a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c6c:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8001c70:	2a10      	cmp	r2, #16
 8001c72:	d121      	bne.n	8001cb8 <Standard_ClearFeature+0xbc>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001c74:	b2c4      	uxtb	r4, r0
 8001c76:	4620      	mov	r0, r4
 8001c78:	f000 fba9 	bl	80023ce <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001c7c:	4620      	mov	r0, r4
 8001c7e:	2130      	movs	r1, #48	; 0x30
 8001c80:	f000 fb28 	bl	80022d4 <SetEPTxStatus>
 8001c84:	e018      	b.n	8001cb8 <Standard_ClearFeature+0xbc>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001c86:	f402 5140 	and.w	r1, r2, #12288	; 0x3000
 8001c8a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8001c8e:	d113      	bne.n	8001cb8 <Standard_ClearFeature+0xbc>
      {
        if (Related_Endpoint == ENDP0)
 8001c90:	b928      	cbnz	r0, 8001c9e <Standard_ClearFeature+0xa2>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001c92:	4b0f      	ldr	r3, [pc, #60]	; (8001cd0 <Standard_ClearFeature+0xd4>)
 8001c94:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001c98:	f000 fbf6 	bl	8002488 <SetEPRxCount>
 8001c9c:	e001      	b.n	8001ca2 <Standard_ClearFeature+0xa6>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001c9e:	f000 fb84 	bl	80023aa <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001ca2:	6820      	ldr	r0, [r4, #0]
 8001ca4:	f64b 728f 	movw	r2, #49039	; 0xbf8f
 8001ca8:	4002      	ands	r2, r0
 8001caa:	f482 5140 	eor.w	r1, r2, #12288	; 0x3000
 8001cae:	f441 4300 	orr.w	r3, r1, #32768	; 0x8000
 8001cb2:	f043 0080 	orr.w	r0, r3, #128	; 0x80
 8001cb6:	6020      	str	r0, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001cb8:	4906      	ldr	r1, [pc, #24]	; (8001cd4 <Standard_ClearFeature+0xd8>)
 8001cba:	680b      	ldr	r3, [r1, #0]
 8001cbc:	6958      	ldr	r0, [r3, #20]
 8001cbe:	4780      	blx	r0
    return USB_SUCCESS;
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	bd10      	pop	{r4, pc}
  }

  return USB_UNSUPPORT;
 8001cc4:	2002      	movs	r0, #2
}
 8001cc6:	bd10      	pop	{r4, pc}
 8001cc8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ccc:	200000e0 	andcs	r0, r0, r0, ror #1
 8001cd0:	2000008c 	andcs	r0, r0, ip, lsl #1
 8001cd4:	20000710 	andcs	r0, r0, r0, lsl r7

08001cd8 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001cd8:	b510      	push	{r4, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cda:	4b1f      	ldr	r3, [pc, #124]	; (8001d58 <Standard_SetEndPointFeature+0x80>)
 8001cdc:	6819      	ldr	r1, [r3, #0]
 8001cde:	794a      	ldrb	r2, [r1, #5]
  rEP = wIndex0 & ~0x80;
 8001ce0:	f022 0380 	bic.w	r3, r2, #128	; 0x80
 8001ce4:	ea4f 0083 	mov.w	r0, r3, lsl #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001ce8:	f100 4480 	add.w	r4, r0, #1073741824	; 0x40000000
 8001cec:	f504 40b8 	add.w	r0, r4, #23552	; 0x5c00
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cf0:	4c1a      	ldr	r4, [pc, #104]	; (8001d5c <Standard_SetEndPointFeature+0x84>)

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cf2:	6800      	ldr	r0, [r0, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cf4:	7824      	ldrb	r4, [r4, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001cf6:	f012 0f80 	tst.w	r2, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cfa:	bf14      	ite	ne
 8001cfc:	f000 0030 	andne.w	r0, r0, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001d00:	f400 5040 	andeq.w	r0, r0, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001d04:	42a3      	cmp	r3, r4
 8001d06:	d224      	bcs.n	8001d52 <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001d08:	884c      	ldrh	r4, [r1, #2]
 8001d0a:	bb14      	cbnz	r4, 8001d52 <Standard_SetEndPointFeature+0x7a>
 8001d0c:	b308      	cbz	r0, 8001d52 <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001d0e:	7a89      	ldrb	r1, [r1, #10]
 8001d10:	b1f9      	cbz	r1, 8001d52 <Standard_SetEndPointFeature+0x7a>
 8001d12:	009b      	lsls	r3, r3, #2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d14:	f103 4180 	add.w	r1, r3, #1073741824	; 0x40000000
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001d18:	f002 0280 	and.w	r2, r2, #128	; 0x80
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d1c:	f501 43b8 	add.w	r3, r1, #23552	; 0x5c00
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001d20:	b2d0      	uxtb	r0, r2
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d22:	6819      	ldr	r1, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001d24:	b128      	cbz	r0, 8001d32 <Standard_SetEndPointFeature+0x5a>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d26:	f648 72bf 	movw	r2, #36799	; 0x8fbf
 8001d2a:	400a      	ands	r2, r1
 8001d2c:	f082 0010 	eor.w	r0, r2, #16
 8001d30:	e004      	b.n	8001d3c <Standard_SetEndPointFeature+0x64>
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d32:	f64b 728f 	movw	r2, #49039	; 0xbf8f
 8001d36:	400a      	ands	r2, r1
 8001d38:	f482 5080 	eor.w	r0, r2, #4096	; 0x1000
 8001d3c:	f440 4100 	orr.w	r1, r0, #32768	; 0x8000
 8001d40:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8001d44:	6018      	str	r0, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <Standard_SetEndPointFeature+0x88>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	6991      	ldr	r1, [r2, #24]
 8001d4c:	4788      	blx	r1
  return USB_SUCCESS;
 8001d4e:	2000      	movs	r0, #0
 8001d50:	bd10      	pop	{r4, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001d52:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001d54:	bd10      	pop	{r4, pc}
 8001d56:	bf00      	nop
 8001d58:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d5c:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d60:	20000710 	andcs	r0, r0, r0, lsl r7

08001d64 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001d64:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001d66:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <Standard_SetDeviceFeature+0x1c>)
 8001d68:	6818      	ldr	r0, [r3, #0]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <Standard_SetDeviceFeature+0x20>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 8001d6c:	7a42      	ldrb	r2, [r0, #9]
 8001d6e:	f042 0120 	orr.w	r1, r2, #32
 8001d72:	7241      	strb	r1, [r0, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001d74:	6818      	ldr	r0, [r3, #0]
 8001d76:	69c2      	ldr	r2, [r0, #28]
 8001d78:	4790      	blx	r2
  return USB_SUCCESS;
}
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d84:	20000710 	andcs	r0, r0, r0, lsl r7

08001d88 <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d88:	4b05      	ldr	r3, [pc, #20]	; (8001da0 <Standard_GetDescriptorData+0x18>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	8a53      	ldrh	r3, [r2, #18]
  if (Length == 0)
 8001d8e:	b918      	cbnz	r0, 8001d98 <Standard_GetDescriptorData+0x10>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001d90:	8889      	ldrh	r1, [r1, #4]
 8001d92:	1acb      	subs	r3, r1, r3
 8001d94:	8213      	strh	r3, [r2, #16]
    return 0;
 8001d96:	4770      	bx	lr
  }

  return pDesc->Descriptor + wOffset;
 8001d98:	6808      	ldr	r0, [r1, #0]
 8001d9a:	18c0      	adds	r0, r0, r3
}
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	20000714 	andcs	r0, r0, r4, lsl r7

08001da4 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001da4:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001da6:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <Post0_Process+0x30>)
 8001da8:	2000      	movs	r0, #0
 8001daa:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001dae:	f000 fb6b 	bl	8002488 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001db2:	4809      	ldr	r0, [pc, #36]	; (8001dd8 <Post0_Process+0x34>)
 8001db4:	6801      	ldr	r1, [r0, #0]
 8001db6:	7a08      	ldrb	r0, [r1, #8]
 8001db8:	2808      	cmp	r0, #8
 8001dba:	d106      	bne.n	8001dca <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001dbc:	4b07      	ldr	r3, [pc, #28]	; (8001ddc <Post0_Process+0x38>)
 8001dbe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001dc2:	801a      	strh	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001dc4:	4a06      	ldr	r2, [pc, #24]	; (8001de0 <Post0_Process+0x3c>)
 8001dc6:	2110      	movs	r1, #16
 8001dc8:	8011      	strh	r1, [r2, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001dca:	f1b0 0309 	subs.w	r3, r0, #9
 8001dce:	4258      	negs	r0, r3
 8001dd0:	4158      	adcs	r0, r3
 8001dd2:	bd08      	pop	{r3, pc}
 8001dd4:	2000008c 	andcs	r0, r0, ip, lsl #1
 8001dd8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ddc:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001de0:	2000071e 	andcs	r0, r0, lr, lsl r7

08001de4 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 8001de4:	b570      	push	{r4, r5, r6, lr}
  u32 ControlState = pInformation->ControlState;
 8001de6:	4b2e      	ldr	r3, [pc, #184]	; (8001ea0 <Out0_Process+0xbc>)
 8001de8:	681c      	ldr	r4, [r3, #0]
 8001dea:	7a20      	ldrb	r0, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8001dec:	2802      	cmp	r0, #2
 8001dee:	d04f      	beq.n	8001e90 <Out0_Process+0xac>
 8001df0:	2804      	cmp	r0, #4
 8001df2:	d04d      	beq.n	8001e90 <Out0_Process+0xac>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8001df4:	2803      	cmp	r0, #3
 8001df6:	d001      	beq.n	8001dfc <Out0_Process+0x18>
 8001df8:	2805      	cmp	r0, #5
 8001dfa:	d143      	bne.n	8001e84 <Out0_Process+0xa0>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8001dfc:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8001dfe:	8a20      	ldrh	r0, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8001e00:	b1a9      	cbz	r1, 8001e2e <Out0_Process+0x4a>
 8001e02:	b1a0      	cbz	r0, 8001e2e <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 8001e04:	8aa5      	ldrh	r5, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8001e06:	4285      	cmp	r5, r0
 8001e08:	bf28      	it	cs
 8001e0a:	4605      	movcs	r5, r0
 8001e0c:	4628      	mov	r0, r5
 8001e0e:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 8001e10:	8a22      	ldrh	r2, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8001e12:	4606      	mov	r6, r0
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 8001e14:	8a60      	ldrh	r0, [r4, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 8001e16:	1b53      	subs	r3, r2, r5
    pEPinfo->Usb_rOffset += Length;
 8001e18:	1829      	adds	r1, r5, r0
 8001e1a:	8261      	strh	r1, [r4, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 8001e1c:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f000 fb16 	bl	8002450 <GetEPRxAddr>
 8001e24:	462a      	mov	r2, r5
 8001e26:	4601      	mov	r1, r0
 8001e28:	4630      	mov	r0, r6
 8001e2a:	f000 fa2d 	bl	8002288 <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 8001e2e:	8a22      	ldrh	r2, [r4, #16]
 8001e30:	b152      	cbz	r2, 8001e48 <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8001e32:	4b1c      	ldr	r3, [pc, #112]	; (8001ea4 <Out0_Process+0xc0>)
 8001e34:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8001e38:	8018      	strh	r0, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8001e3a:	2000      	movs	r0, #0
 8001e3c:	4601      	mov	r1, r0
 8001e3e:	f000 fb15 	bl	800246c <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8001e42:	4a19      	ldr	r2, [pc, #100]	; (8001ea8 <Out0_Process+0xc4>)
 8001e44:	2130      	movs	r1, #48	; 0x30
 8001e46:	8011      	strh	r1, [r2, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8001e48:	8a20      	ldrh	r0, [r4, #16]
 8001e4a:	8aa3      	ldrh	r3, [r4, #20]
 8001e4c:	4914      	ldr	r1, [pc, #80]	; (8001ea0 <Out0_Process+0xbc>)
 8001e4e:	4283      	cmp	r3, r0
 8001e50:	d802      	bhi.n	8001e58 <Out0_Process+0x74>
  {
    pInformation->ControlState = OUT_DATA;
 8001e52:	680b      	ldr	r3, [r1, #0]
 8001e54:	2203      	movs	r2, #3
 8001e56:	e002      	b.n	8001e5e <Out0_Process+0x7a>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8001e58:	b118      	cbz	r0, 8001e62 <Out0_Process+0x7e>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8001e5a:	680b      	ldr	r3, [r1, #0]
 8001e5c:	2205      	movs	r2, #5
 8001e5e:	721a      	strb	r2, [r3, #8]
 8001e60:	e00c      	b.n	8001e7c <Out0_Process+0x98>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8001e62:	680a      	ldr	r2, [r1, #0]
 8001e64:	2306      	movs	r3, #6
      USB_StatusIn();
 8001e66:	4911      	ldr	r1, [pc, #68]	; (8001eac <Out0_Process+0xc8>)
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8001e68:	7213      	strb	r3, [r2, #8]
      USB_StatusIn();
 8001e6a:	680a      	ldr	r2, [r1, #0]
 8001e6c:	4910      	ldr	r1, [pc, #64]	; (8001eb0 <Out0_Process+0xcc>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001e6e:	b293      	uxth	r3, r2
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
      USB_StatusIn();
 8001e70:	185a      	adds	r2, r3, r1
 8001e72:	0053      	lsls	r3, r2, #1
 8001e74:	490c      	ldr	r1, [pc, #48]	; (8001ea8 <Out0_Process+0xc4>)
 8001e76:	6018      	str	r0, [r3, #0]
 8001e78:	2030      	movs	r0, #48	; 0x30
 8001e7a:	8008      	strh	r0, [r1, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 8001e7c:	4808      	ldr	r0, [pc, #32]	; (8001ea0 <Out0_Process+0xbc>)
 8001e7e:	6801      	ldr	r1, [r0, #0]
 8001e80:	7a0b      	ldrb	r3, [r1, #8]
 8001e82:	e006      	b.n	8001e92 <Out0_Process+0xae>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8001e84:	2807      	cmp	r0, #7
 8001e86:	d103      	bne.n	8001e90 <Out0_Process+0xac>
  {
    (*pProperty->Process_Status_OUT)();
 8001e88:	490a      	ldr	r1, [pc, #40]	; (8001eb4 <Out0_Process+0xd0>)
 8001e8a:	680a      	ldr	r2, [r1, #0]
 8001e8c:	68d3      	ldr	r3, [r2, #12]
 8001e8e:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 8001e90:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8001e92:	4a03      	ldr	r2, [pc, #12]	; (8001ea0 <Out0_Process+0xbc>)
 8001e94:	6810      	ldr	r0, [r2, #0]
 8001e96:	7203      	strb	r3, [r0, #8]

  return Post0_Process();
}
 8001e98:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8001e9c:	f7ff bf82 	b.w	8001da4 <Post0_Process>
 8001ea0:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ea4:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001ea8:	2000071e 	andcs	r0, r0, lr, lsl r7
 8001eac:	40005c50 	andmi	r5, r0, r0, asr ip
 8001eb0:	20003002 	andcs	r3, r0, r2
 8001eb4:	200006ec 	andcs	r0, r0, ip, ror #13

08001eb8 <Setup0_Process>:
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001eb8:	4b94      	ldr	r3, [pc, #592]	; (800210c <Setup0_Process+0x254>)
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001eba:	b573      	push	{r0, r1, r4, r5, r6, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	4994      	ldr	r1, [pc, #592]	; (8002110 <Setup0_Process+0x258>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001ec0:	b290      	uxth	r0, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001ec2:	1844      	adds	r4, r0, r1
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001ec4:	4e93      	ldr	r6, [pc, #588]	; (8002114 <Setup0_Process+0x25c>)
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001ec6:	0065      	lsls	r5, r4, #1
 8001ec8:	682a      	ldr	r2, [r5, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001eca:	6835      	ldr	r5, [r6, #0]
 8001ecc:	7a2b      	ldrb	r3, [r5, #8]
 8001ece:	2b09      	cmp	r3, #9
 8001ed0:	d015      	beq.n	8001efe <Setup0_Process+0x46>
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001ed2:	b290      	uxth	r0, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001ed4:	0041      	lsls	r1, r0, #1
 8001ed6:	f101 4480 	add.w	r4, r1, #1073741824	; 0x40000000
 8001eda:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001ede:	7822      	ldrb	r2, [r4, #0]
 8001ee0:	702a      	strb	r2, [r5, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001ee2:	7863      	ldrb	r3, [r4, #1]
 8001ee4:	706b      	strb	r3, [r5, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001ee6:	88a0      	ldrh	r0, [r4, #4]
 8001ee8:	f000 fafc 	bl	80024e4 <ByteSwap>
 8001eec:	8068      	strh	r0, [r5, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001eee:	8920      	ldrh	r0, [r4, #8]
 8001ef0:	6835      	ldr	r5, [r6, #0]
 8001ef2:	f000 faf7 	bl	80024e4 <ByteSwap>
 8001ef6:	80a8      	strh	r0, [r5, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001ef8:	89a0      	ldrh	r0, [r4, #12]
 8001efa:	6831      	ldr	r1, [r6, #0]
 8001efc:	80c8      	strh	r0, [r1, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001efe:	4d85      	ldr	r5, [pc, #532]	; (8002114 <Setup0_Process+0x25c>)
 8001f00:	2401      	movs	r4, #1
 8001f02:	682b      	ldr	r3, [r5, #0]
  if (pInformation->USBwLength == 0)
 8001f04:	88da      	ldrh	r2, [r3, #6]
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
  }

  pInformation->ControlState = SETTING_UP;
 8001f06:	721c      	strb	r4, [r3, #8]
 8001f08:	785c      	ldrb	r4, [r3, #1]
  if (pInformation->USBwLength == 0)
 8001f0a:	2a00      	cmp	r2, #0
 8001f0c:	d16a      	bne.n	8001fe4 <Setup0_Process+0x12c>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f0e:	7818      	ldrb	r0, [r3, #0]
 8001f10:	f010 027f 	ands.w	r2, r0, #127	; 0x7f
 8001f14:	d13e      	bne.n	8001f94 <Setup0_Process+0xdc>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001f16:	2c09      	cmp	r4, #9
 8001f18:	d102      	bne.n	8001f20 <Setup0_Process+0x68>
    {
      Result = Standard_SetConfiguration();
 8001f1a:	f7ff fe2f 	bl	8001b7c <Standard_SetConfiguration>
 8001f1e:	e04b      	b.n	8001fb8 <Setup0_Process+0x100>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001f20:	2c05      	cmp	r4, #5
 8001f22:	d10f      	bne.n	8001f44 <Setup0_Process+0x8c>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001f24:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001f28:	2a00      	cmp	r2, #0
 8001f2a:	da01      	bge.n	8001f30 <Setup0_Process+0x78>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001f2c:	2108      	movs	r1, #8
 8001f2e:	e055      	b.n	8001fdc <Setup0_Process+0x124>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001f30:	7899      	ldrb	r1, [r3, #2]
 8001f32:	2900      	cmp	r1, #0
 8001f34:	d1fa      	bne.n	8001f2c <Setup0_Process+0x74>
          || (pInformation->USBwIndex != 0)
 8001f36:	8898      	ldrh	r0, [r3, #4]
 8001f38:	2800      	cmp	r0, #0
 8001f3a:	d1f7      	bne.n	8001f2c <Setup0_Process+0x74>
          || (pInformation->Current_Configuration != 0))
 8001f3c:	7a9b      	ldrb	r3, [r3, #10]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d03e      	beq.n	8001fc0 <Setup0_Process+0x108>
 8001f42:	e7f3      	b.n	8001f2c <Setup0_Process+0x74>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001f44:	2c03      	cmp	r4, #3
 8001f46:	d116      	bne.n	8001f76 <Setup0_Process+0xbe>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001f48:	78d8      	ldrb	r0, [r3, #3]
 8001f4a:	2801      	cmp	r0, #1
 8001f4c:	d007      	beq.n	8001f5e <Setup0_Process+0xa6>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001f4e:	4a72      	ldr	r2, [pc, #456]	; (8002118 <Setup0_Process+0x260>)
 8001f50:	4620      	mov	r0, r4
 8001f52:	6811      	ldr	r1, [r2, #0]
 8001f54:	694b      	ldr	r3, [r1, #20]
 8001f56:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001f58:	2803      	cmp	r0, #3
 8001f5a:	d12f      	bne.n	8001fbc <Setup0_Process+0x104>
 8001f5c:	e03d      	b.n	8001fda <Setup0_Process+0x122>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001f5e:	889a      	ldrh	r2, [r3, #4]
 8001f60:	2a00      	cmp	r2, #0
 8001f62:	d1f4      	bne.n	8001f4e <Setup0_Process+0x96>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001f64:	7a5b      	ldrb	r3, [r3, #9]
 8001f66:	f003 0120 	and.w	r1, r3, #32
 8001f6a:	b2c8      	uxtb	r0, r1
 8001f6c:	2800      	cmp	r0, #0
 8001f6e:	d0ee      	beq.n	8001f4e <Setup0_Process+0x96>
      {
        Result = Standard_SetDeviceFeature();
 8001f70:	f7ff fef8 	bl	8001d64 <Standard_SetDeviceFeature>
 8001f74:	e020      	b.n	8001fb8 <Setup0_Process+0x100>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001f76:	2c01      	cmp	r4, #1
 8001f78:	d1e9      	bne.n	8001f4e <Setup0_Process+0x96>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001f7a:	78d9      	ldrb	r1, [r3, #3]
 8001f7c:	2901      	cmp	r1, #1
 8001f7e:	d1e6      	bne.n	8001f4e <Setup0_Process+0x96>
          && pInformation->USBwIndex == 0
 8001f80:	8898      	ldrh	r0, [r3, #4]
 8001f82:	2800      	cmp	r0, #0
 8001f84:	d1e3      	bne.n	8001f4e <Setup0_Process+0x96>
          && ValBit(pInformation->Current_Feature, 5))
 8001f86:	7a5b      	ldrb	r3, [r3, #9]
 8001f88:	f003 0220 	and.w	r2, r3, #32
 8001f8c:	b2d1      	uxtb	r1, r2
 8001f8e:	2900      	cmp	r1, #0
 8001f90:	d0dd      	beq.n	8001f4e <Setup0_Process+0x96>
 8001f92:	e00a      	b.n	8001faa <Setup0_Process+0xf2>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f94:	2a01      	cmp	r2, #1
 8001f96:	d104      	bne.n	8001fa2 <Setup0_Process+0xea>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001f98:	2c0b      	cmp	r4, #11
 8001f9a:	d1d8      	bne.n	8001f4e <Setup0_Process+0x96>
    {
      Result = Standard_SetInterface();
 8001f9c:	f7ff fe0a 	bl	8001bb4 <Standard_SetInterface>
 8001fa0:	e00a      	b.n	8001fb8 <Setup0_Process+0x100>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001fa2:	2a02      	cmp	r2, #2
 8001fa4:	d1d3      	bne.n	8001f4e <Setup0_Process+0x96>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001fa6:	2c01      	cmp	r4, #1
 8001fa8:	d102      	bne.n	8001fb0 <Setup0_Process+0xf8>
    {
      Result = Standard_ClearFeature();
 8001faa:	f7ff fe27 	bl	8001bfc <Standard_ClearFeature>
 8001fae:	e003      	b.n	8001fb8 <Setup0_Process+0x100>
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001fb0:	2c03      	cmp	r4, #3
 8001fb2:	d1cc      	bne.n	8001f4e <Setup0_Process+0x96>
    {
      Result = Standard_SetEndPointFeature();
 8001fb4:	f7ff fe90 	bl	8001cd8 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001fb8:	b110      	cbz	r0, 8001fc0 <Setup0_Process+0x108>
 8001fba:	e7c8      	b.n	8001f4e <Setup0_Process+0x96>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001fbc:	2800      	cmp	r0, #0
 8001fbe:	d1b5      	bne.n	8001f2c <Setup0_Process+0x74>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001fc0:	4852      	ldr	r0, [pc, #328]	; (800210c <Setup0_Process+0x254>)
 8001fc2:	4b56      	ldr	r3, [pc, #344]	; (800211c <Setup0_Process+0x264>)
 8001fc4:	6802      	ldr	r2, [r0, #0]
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
}
 8001fc6:	b291      	uxth	r1, r2
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001fc8:	18c8      	adds	r0, r1, r3
 8001fca:	4b55      	ldr	r3, [pc, #340]	; (8002120 <Setup0_Process+0x268>)
 8001fcc:	0041      	lsls	r1, r0, #1
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2030      	movs	r0, #48	; 0x30
 8001fd2:	600a      	str	r2, [r1, #0]
 8001fd4:	8018      	strh	r0, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001fd6:	2106      	movs	r1, #6
 8001fd8:	e000      	b.n	8001fdc <Setup0_Process+0x124>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001fda:	2109      	movs	r1, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001fdc:	4a4d      	ldr	r2, [pc, #308]	; (8002114 <Setup0_Process+0x25c>)
 8001fde:	6810      	ldr	r0, [r2, #0]
 8001fe0:	7201      	strb	r1, [r0, #8]
 8001fe2:	e0d3      	b.n	800218c <Setup0_Process+0x2d4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001fe4:	2c06      	cmp	r4, #6
 8001fe6:	d113      	bne.n	8002010 <Setup0_Process+0x158>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001fe8:	781c      	ldrb	r4, [r3, #0]
 8001fea:	0661      	lsls	r1, r4, #25
 8001fec:	d17a      	bne.n	80020e4 <Setup0_Process+0x22c>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001fee:	789a      	ldrb	r2, [r3, #2]
 8001ff0:	4b49      	ldr	r3, [pc, #292]	; (8002118 <Setup0_Process+0x260>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001ff2:	2a01      	cmp	r2, #1
 8001ff4:	d102      	bne.n	8001ffc <Setup0_Process+0x144>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001ff6:	681c      	ldr	r4, [r3, #0]
 8001ff8:	69e3      	ldr	r3, [r4, #28]
 8001ffa:	e069      	b.n	80020d0 <Setup0_Process+0x218>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001ffc:	2a02      	cmp	r2, #2
 8001ffe:	d102      	bne.n	8002006 <Setup0_Process+0x14e>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	6a03      	ldr	r3, [r0, #32]
 8002004:	e064      	b.n	80020d0 <Setup0_Process+0x218>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8002006:	2a03      	cmp	r2, #3
 8002008:	d16c      	bne.n	80020e4 <Setup0_Process+0x22c>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 800200a:	6819      	ldr	r1, [r3, #0]
 800200c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800200e:	e05f      	b.n	80020d0 <Setup0_Process+0x218>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8002010:	2c00      	cmp	r4, #0
 8002012:	d13e      	bne.n	8002092 <Setup0_Process+0x1da>
 8002014:	8859      	ldrh	r1, [r3, #2]
 8002016:	2900      	cmp	r1, #0
 8002018:	d164      	bne.n	80020e4 <Setup0_Process+0x22c>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 800201a:	6858      	ldr	r0, [r3, #4]
 800201c:	f420 427f 	bic.w	r2, r0, #65280	; 0xff00
 8002020:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8002024:	d15e      	bne.n	80020e4 <Setup0_Process+0x22c>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8002026:	781c      	ldrb	r4, [r3, #0]
 8002028:	f014 007f 	ands.w	r0, r4, #127	; 0x7f
 800202c:	d104      	bne.n	8002038 <Setup0_Process+0x180>
        && (pInformation->USBwIndex == 0))
 800202e:	8898      	ldrh	r0, [r3, #4]
 8002030:	2800      	cmp	r0, #0
 8002032:	f000 80ae 	beq.w	8002192 <Setup0_Process+0x2da>
 8002036:	e055      	b.n	80020e4 <Setup0_Process+0x22c>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8002038:	2801      	cmp	r0, #1
 800203a:	d10c      	bne.n	8002056 <Setup0_Process+0x19e>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 800203c:	4a36      	ldr	r2, [pc, #216]	; (8002118 <Setup0_Process+0x260>)
 800203e:	7958      	ldrb	r0, [r3, #5]
 8002040:	6814      	ldr	r4, [r2, #0]
 8002042:	69a2      	ldr	r2, [r4, #24]
 8002044:	4790      	blx	r2
 8002046:	2800      	cmp	r0, #0
 8002048:	d14c      	bne.n	80020e4 <Setup0_Process+0x22c>
          && (pInformation->Current_Configuration != 0))
 800204a:	682b      	ldr	r3, [r5, #0]
 800204c:	7a99      	ldrb	r1, [r3, #10]
 800204e:	2900      	cmp	r1, #0
 8002050:	f040 809f 	bne.w	8002192 <Setup0_Process+0x2da>
 8002054:	e046      	b.n	80020e4 <Setup0_Process+0x22c>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8002056:	2802      	cmp	r0, #2
 8002058:	d144      	bne.n	80020e4 <Setup0_Process+0x22c>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 800205a:	795b      	ldrb	r3, [r3, #5]
 800205c:	f003 010f 	and.w	r1, r3, #15
 8002060:	ea4f 0281 	mov.w	r2, r1, lsl #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8002064:	f102 4480 	add.w	r4, r2, #1073741824	; 0x40000000
 8002068:	f504 40b8 	add.w	r0, r4, #23552	; 0x5c00
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 800206c:	4c2d      	ldr	r4, [pc, #180]	; (8002124 <Setup0_Process+0x26c>)

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 800206e:	6802      	ldr	r2, [r0, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8002070:	7820      	ldrb	r0, [r4, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8002072:	f013 0f80 	tst.w	r3, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8002076:	bf14      	ite	ne
 8002078:	f002 0230 	andne.w	r2, r2, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 800207c:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8002080:	4281      	cmp	r1, r0
 8002082:	d22f      	bcs.n	80020e4 <Setup0_Process+0x22c>
 8002084:	f013 0f70 	tst.w	r3, #112	; 0x70
 8002088:	d12c      	bne.n	80020e4 <Setup0_Process+0x22c>
          && (Status != 0))
 800208a:	2a00      	cmp	r2, #0
 800208c:	f040 8081 	bne.w	8002192 <Setup0_Process+0x2da>
 8002090:	e028      	b.n	80020e4 <Setup0_Process+0x22c>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8002092:	2c08      	cmp	r4, #8
 8002094:	d103      	bne.n	800209e <Setup0_Process+0x1e6>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8002096:	7819      	ldrb	r1, [r3, #0]
 8002098:	064a      	lsls	r2, r1, #25
 800209a:	d07c      	beq.n	8002196 <Setup0_Process+0x2de>
 800209c:	e022      	b.n	80020e4 <Setup0_Process+0x22c>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 800209e:	2c0a      	cmp	r4, #10
 80020a0:	d120      	bne.n	80020e4 <Setup0_Process+0x22c>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80020a2:	7818      	ldrb	r0, [r3, #0]
 80020a4:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 80020a8:	2901      	cmp	r1, #1
 80020aa:	d11b      	bne.n	80020e4 <Setup0_Process+0x22c>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 80020ac:	7a9c      	ldrb	r4, [r3, #10]
 80020ae:	b1cc      	cbz	r4, 80020e4 <Setup0_Process+0x22c>
 80020b0:	8859      	ldrh	r1, [r3, #2]
 80020b2:	b9b9      	cbnz	r1, 80020e4 <Setup0_Process+0x22c>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 80020b4:	685a      	ldr	r2, [r3, #4]
 80020b6:	f422 407f 	bic.w	r0, r2, #65280	; 0xff00
 80020ba:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80020be:	d111      	bne.n	80020e4 <Setup0_Process+0x22c>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 80020c0:	4c15      	ldr	r4, [pc, #84]	; (8002118 <Setup0_Process+0x260>)
 80020c2:	7958      	ldrb	r0, [r3, #5]
 80020c4:	6822      	ldr	r2, [r4, #0]
 80020c6:	6994      	ldr	r4, [r2, #24]
 80020c8:	47a0      	blx	r4
 80020ca:	2800      	cmp	r0, #0
 80020cc:	d065      	beq.n	800219a <Setup0_Process+0x2e2>
 80020ce:	e009      	b.n	80020e4 <Setup0_Process+0x22c>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 80020d0:	b143      	cbz	r3, 80020e4 <Setup0_Process+0x22c>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 80020d2:	4810      	ldr	r0, [pc, #64]	; (8002114 <Setup0_Process+0x25c>)
 80020d4:	2400      	movs	r4, #0
 80020d6:	6801      	ldr	r1, [r0, #0]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 80020d8:	4620      	mov	r0, r4

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 80020da:	824c      	strh	r4, [r1, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 80020dc:	618b      	str	r3, [r1, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 80020de:	4798      	blx	r3
    Result = USB_SUCCESS;
 80020e0:	4620      	mov	r0, r4
 80020e2:	e00a      	b.n	80020fa <Setup0_Process+0x242>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 80020e4:	4a0c      	ldr	r2, [pc, #48]	; (8002118 <Setup0_Process+0x260>)
 80020e6:	4c0b      	ldr	r4, [pc, #44]	; (8002114 <Setup0_Process+0x25c>)
 80020e8:	6811      	ldr	r1, [r2, #0]
 80020ea:	6823      	ldr	r3, [r4, #0]
 80020ec:	690a      	ldr	r2, [r1, #16]
 80020ee:	7858      	ldrb	r0, [r3, #1]
 80020f0:	4790      	blx	r2
    if (Result == USB_NOT_READY)
 80020f2:	2803      	cmp	r0, #3
 80020f4:	d101      	bne.n	80020fa <Setup0_Process+0x242>
    {
      pInformation->ControlState = PAUSE;
 80020f6:	6823      	ldr	r3, [r4, #0]
 80020f8:	e006      	b.n	8002108 <Setup0_Process+0x250>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <Setup0_Process+0x25c>)
 80020fc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	8a1a      	ldrh	r2, [r3, #16]
 8002104:	428a      	cmp	r2, r1
 8002106:	d10f      	bne.n	8002128 <Setup0_Process+0x270>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8002108:	2109      	movs	r1, #9
 800210a:	e011      	b.n	8002130 <Setup0_Process+0x278>
 800210c:	40005c50 	andmi	r5, r0, r0, asr ip
 8002110:	20003004 	andcs	r3, r0, r4
 8002114:	20000714 	andcs	r0, r0, r4, lsl r7
 8002118:	200006ec 	andcs	r0, r0, ip, ror #13
 800211c:	20003002 	andcs	r3, r0, r2
 8002120:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002124:	200000e0 	andcs	r0, r0, r0, ror #1
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 8002128:	2802      	cmp	r0, #2
 800212a:	d000      	beq.n	800212e <Setup0_Process+0x276>
 800212c:	b912      	cbnz	r2, 8002134 <Setup0_Process+0x27c>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 800212e:	2108      	movs	r1, #8
 8002130:	7219      	strb	r1, [r3, #8]
 8002132:	e02b      	b.n	800218c <Setup0_Process+0x2d4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8002134:	f993 0000 	ldrsb.w	r0, [r3]
 8002138:	2800      	cmp	r0, #0
 800213a:	da21      	bge.n	8002180 <Setup0_Process+0x2c8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 800213c:	88d9      	ldrh	r1, [r3, #6]
 800213e:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8002140:	9801      	ldr	r0, [sp, #4]
 8002142:	4282      	cmp	r2, r0
 8002144:	d902      	bls.n	800214c <Setup0_Process+0x294>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8002146:	9a01      	ldr	r2, [sp, #4]
 8002148:	821a      	strh	r2, [r3, #16]
 800214a:	e011      	b.n	8002170 <Setup0_Process+0x2b8>
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 800214c:	428a      	cmp	r2, r1
 800214e:	d20f      	bcs.n	8002170 <Setup0_Process+0x2b8>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8002150:	4913      	ldr	r1, [pc, #76]	; (80021a0 <Setup0_Process+0x2e8>)
 8002152:	6808      	ldr	r0, [r1, #0]
 8002154:	f890 102c 	ldrb.w	r1, [r0, #44]	; 0x2c
 8002158:	428a      	cmp	r2, r1
 800215a:	d201      	bcs.n	8002160 <Setup0_Process+0x2a8>
      {
        Data_Mul_MaxPacketSize = FALSE;
 800215c:	2100      	movs	r1, #0
 800215e:	e005      	b.n	800216c <Setup0_Process+0x2b4>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8002160:	fb92 f0f1 	sdiv	r0, r2, r1
 8002164:	fb01 2210 	mls	r2, r1, r0, r2
 8002168:	b912      	cbnz	r2, 8002170 <Setup0_Process+0x2b8>
      {
        Data_Mul_MaxPacketSize = TRUE;
 800216a:	2101      	movs	r1, #1
 800216c:	480d      	ldr	r0, [pc, #52]	; (80021a4 <Setup0_Process+0x2ec>)
 800216e:	7001      	strb	r1, [r0, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8002170:	490b      	ldr	r1, [pc, #44]	; (80021a0 <Setup0_Process+0x2e8>)
 8002172:	6808      	ldr	r0, [r1, #0]
 8002174:	f890 202c 	ldrb.w	r2, [r0, #44]	; 0x2c
 8002178:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 800217a:	f7ff fcad 	bl	8001ad8 <DataStageIn>
 800217e:	e005      	b.n	800218c <Setup0_Process+0x2d4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 8002180:	2203      	movs	r2, #3
 8002182:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8002184:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <Setup0_Process+0x2f0>)
 8002186:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800218a:	8019      	strh	r1, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 800218c:	f7ff fe0a 	bl	8001da4 <Post0_Process>
}
 8002190:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 8002192:	4b06      	ldr	r3, [pc, #24]	; (80021ac <Setup0_Process+0x2f4>)
 8002194:	e79d      	b.n	80020d2 <Setup0_Process+0x21a>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <Setup0_Process+0x2f8>)
 8002198:	e79b      	b.n	80020d2 <Setup0_Process+0x21a>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 800219a:	4b06      	ldr	r3, [pc, #24]	; (80021b4 <Setup0_Process+0x2fc>)
 800219c:	e799      	b.n	80020d2 <Setup0_Process+0x21a>
 800219e:	bf00      	nop
 80021a0:	200006ec 	andcs	r0, r0, ip, ror #13
 80021a4:	20000130 	andcs	r0, r0, r0, lsr r1
 80021a8:	2000071c 	andcs	r0, r0, ip, lsl r7
 80021ac:	08001a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip}
 80021b0:	080019f5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, fp, ip}
 80021b4:	08001a19 	stmdaeq	r0, {r0, r3, r4, r9, fp, ip}

080021b8 <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 80021b8:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 80021ba:	4b0d      	ldr	r3, [pc, #52]	; (80021f0 <SetDeviceAddress+0x38>)
 80021bc:	781c      	ldrb	r4, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021be:	2300      	movs	r3, #0
 80021c0:	42a3      	cmp	r3, r4
 80021c2:	d210      	bcs.n	80021e6 <SetDeviceAddress+0x2e>
* Description    : Set the device and all the used Endpoints addresses.
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
 80021c4:	f103 5280 	add.w	r2, r3, #268435456	; 0x10000000
 80021c8:	f502 55b8 	add.w	r5, r2, #5888	; 0x1700
 80021cc:	00a9      	lsls	r1, r5, #2
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
  {
    _SetEPAddress((u8)i, (u8)i);
 80021ce:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80021d2:	680e      	ldr	r6, [r1, #0]
 80021d4:	f042 0580 	orr.w	r5, r2, #128	; 0x80
 80021d8:	f640 720f 	movw	r2, #3855	; 0xf0f
 80021dc:	4032      	ands	r2, r6
 80021de:	432a      	orrs	r2, r5
 80021e0:	600a      	str	r2, [r1, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021e2:	3301      	adds	r3, #1
 80021e4:	e7ec      	b.n	80021c0 <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 80021e6:	4903      	ldr	r1, [pc, #12]	; (80021f4 <SetDeviceAddress+0x3c>)
 80021e8:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80021ec:	6008      	str	r0, [r1, #0]
 80021ee:	bd70      	pop	{r4, r5, r6, pc}
 80021f0:	200000e0 	andcs	r0, r0, r0, ror #1
 80021f4:	40005c4c 	andmi	r5, r0, ip, asr #24

080021f8 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 80021f8:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 80021fa:	4914      	ldr	r1, [pc, #80]	; (800224c <In0_Process+0x54>)
 80021fc:	680b      	ldr	r3, [r1, #0]
 80021fe:	460c      	mov	r4, r1
 8002200:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8002202:	2a02      	cmp	r2, #2
 8002204:	d001      	beq.n	800220a <In0_Process+0x12>
 8002206:	2a04      	cmp	r2, #4
 8002208:	d104      	bne.n	8002214 <In0_Process+0x1c>
  {
    DataStageIn();
 800220a:	f7ff fc65 	bl	8001ad8 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 800220e:	6821      	ldr	r1, [r4, #0]
 8002210:	7a08      	ldrb	r0, [r1, #8]
 8002212:	e013      	b.n	800223c <In0_Process+0x44>
  }

  else if (ControlState == WAIT_STATUS_IN)
 8002214:	2a06      	cmp	r2, #6
 8002216:	d110      	bne.n	800223a <In0_Process+0x42>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8002218:	7858      	ldrb	r0, [r3, #1]
 800221a:	2805      	cmp	r0, #5
 800221c:	d109      	bne.n	8002232 <In0_Process+0x3a>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 800221e:	7819      	ldrb	r1, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8002220:	0648      	lsls	r0, r1, #25
 8002222:	d106      	bne.n	8002232 <In0_Process+0x3a>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8002224:	78d8      	ldrb	r0, [r3, #3]
 8002226:	f7ff ffc7 	bl	80021b8 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <In0_Process+0x58>)
 800222c:	681a      	ldr	r2, [r3, #0]
 800222e:	6a10      	ldr	r0, [r2, #32]
 8002230:	4780      	blx	r0
    }
    (*pProperty->Process_Status_IN)();
 8002232:	4908      	ldr	r1, [pc, #32]	; (8002254 <In0_Process+0x5c>)
 8002234:	680b      	ldr	r3, [r1, #0]
 8002236:	689a      	ldr	r2, [r3, #8]
 8002238:	4790      	blx	r2
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 800223a:	2008      	movs	r0, #8
  }

  pInformation->ControlState = ControlState;
 800223c:	4b03      	ldr	r3, [pc, #12]	; (800224c <In0_Process+0x54>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	7210      	strb	r0, [r2, #8]

  return Post0_Process();
}
 8002242:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002246:	f7ff bdad 	b.w	8001da4 <Post0_Process>
 800224a:	bf00      	nop
 800224c:	20000714 	andcs	r0, r0, r4, lsl r7
 8002250:	20000710 	andcs	r0, r0, r0, lsl r7
 8002254:	200006ec 	andcs	r0, r0, ip, ror #13

08002258 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8002258:	4770      	bx	lr

0800225a <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800225a:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 800225c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8002260:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002264:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002266:	0059      	lsls	r1, r3, #1
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002268:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 800226a:	2300      	movs	r3, #0
 800226c:	3002      	adds	r0, #2
 800226e:	4293      	cmp	r3, r2
 8002270:	d009      	beq.n	8002286 <UserToPMABufferCopy+0x2c>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8002272:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 8002276:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 800227a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 800227e:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 8002282:	3301      	adds	r3, #1
 8002284:	e7f2      	b.n	800226c <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002286:	bd30      	pop	{r4, r5, pc}

08002288 <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002288:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800228c:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 800228e:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002290:	f501 5440 	add.w	r4, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002294:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002296:	0064      	lsls	r4, r4, #1
  for (i = n; i != 0; i--)
 8002298:	2300      	movs	r3, #0
 800229a:	4293      	cmp	r3, r2
 800229c:	d005      	beq.n	80022aa <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 800229e:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80022a2:	f820 1013 	strh.w	r1, [r0, r3, lsl #1]
 80022a6:	3301      	adds	r3, #1
 80022a8:	e7f7      	b.n	800229a <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 80022aa:	bd10      	pop	{r4, pc}

080022ac <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 80022ac:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80022b0:	4a01      	ldr	r2, [pc, #4]	; (80022b8 <SetBTABLE+0xc>)
 80022b2:	4003      	ands	r3, r0
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	4770      	bx	lr
 80022b8:	40005c50 	andmi	r5, r0, r0, asr ip

080022bc <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 80022bc:	0080      	lsls	r0, r0, #2
 80022be:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80022c2:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80022c6:	6810      	ldr	r0, [r2, #0]
 80022c8:	f648 138f 	movw	r3, #35215	; 0x898f
 80022cc:	4003      	ands	r3, r0
 80022ce:	4319      	orrs	r1, r3
 80022d0:	6011      	str	r1, [r2, #0]
 80022d2:	4770      	bx	lr

080022d4 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80022d4:	0080      	lsls	r0, r0, #2
 80022d6:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 80022da:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 80022de:	6810      	ldr	r0, [r2, #0]
 80022e0:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 80022e4:	4003      	ands	r3, r0
 80022e6:	f001 0010 	and.w	r0, r1, #16
 80022ea:	b280      	uxth	r0, r0
 80022ec:	b908      	cbnz	r0, 80022f2 <SetEPTxStatus+0x1e>
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	e001      	b.n	80022f6 <SetEPTxStatus+0x22>
 80022f2:	f083 0310 	eor.w	r3, r3, #16
 80022f6:	f001 0120 	and.w	r1, r1, #32
 80022fa:	b288      	uxth	r0, r1
 80022fc:	b108      	cbz	r0, 8002302 <SetEPTxStatus+0x2e>
 80022fe:	f083 0320 	eor.w	r3, r3, #32
 8002302:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8002306:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 800230a:	6010      	str	r0, [r2, #0]
 800230c:	4770      	bx	lr

0800230e <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 800230e:	0080      	lsls	r0, r0, #2
 8002310:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8002314:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8002318:	6810      	ldr	r0, [r2, #0]
 800231a:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 800231e:	4003      	ands	r3, r0
 8002320:	f401 5080 	and.w	r0, r1, #4096	; 0x1000
 8002324:	b280      	uxth	r0, r0
 8002326:	b908      	cbnz	r0, 800232c <SetEPRxStatus+0x1e>
 8002328:	b29b      	uxth	r3, r3
 800232a:	e001      	b.n	8002330 <SetEPRxStatus+0x22>
 800232c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002330:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8002334:	b288      	uxth	r0, r1
 8002336:	b108      	cbz	r0, 800233c <SetEPRxStatus+0x2e>
 8002338:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800233c:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8002340:	f041 0080 	orr.w	r0, r1, #128	; 0x80
 8002344:	6010      	str	r0, [r2, #0]
 8002346:	4770      	bx	lr

08002348 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8002348:	0080      	lsls	r0, r0, #2
 800234a:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 800234e:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8002352:	6801      	ldr	r1, [r0, #0]
 8002354:	f648 73bf 	movw	r3, #36799	; 0x8fbf
 8002358:	400b      	ands	r3, r1
 800235a:	f083 0230 	eor.w	r2, r3, #48	; 0x30
 800235e:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 8002362:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8002366:	6003      	str	r3, [r0, #0]
 8002368:	4770      	bx	lr

0800236a <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 800236a:	0080      	lsls	r0, r0, #2
 800236c:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8002370:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8002374:	6801      	ldr	r1, [r0, #0]
 8002376:	f64b 738f 	movw	r3, #49039	; 0xbf8f
 800237a:	400b      	ands	r3, r1
 800237c:	f483 5240 	eor.w	r2, r3, #12288	; 0x3000
 8002380:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 8002384:	f041 0380 	orr.w	r3, r1, #128	; 0x80
 8002388:	6003      	str	r3, [r0, #0]
 800238a:	4770      	bx	lr

0800238c <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 800238c:	0080      	lsls	r0, r0, #2
 800238e:	f100 4280 	add.w	r2, r0, #1073741824	; 0x40000000
 8002392:	f502 40b8 	add.w	r0, r2, #23552	; 0x5c00
 8002396:	6801      	ldr	r1, [r0, #0]
 8002398:	f640 630f 	movw	r3, #3599	; 0xe0f
 800239c:	400b      	ands	r3, r1
 800239e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80023a2:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 80023a6:	6001      	str	r1, [r0, #0]
 80023a8:	4770      	bx	lr

080023aa <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 80023aa:	0080      	lsls	r0, r0, #2
 80023ac:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80023b0:	f503 40b8 	add.w	r0, r3, #23552	; 0x5c00
 80023b4:	6802      	ldr	r2, [r0, #0]
 80023b6:	0451      	lsls	r1, r2, #17
 80023b8:	d508      	bpl.n	80023cc <ClearDTOG_RX+0x22>
 80023ba:	6801      	ldr	r1, [r0, #0]
 80023bc:	f640 730f 	movw	r3, #3855	; 0xf0f
 80023c0:	400b      	ands	r3, r1
 80023c2:	f443 4240 	orr.w	r2, r3, #49152	; 0xc000
 80023c6:	f042 0180 	orr.w	r1, r2, #128	; 0x80
 80023ca:	6001      	str	r1, [r0, #0]
 80023cc:	4770      	bx	lr

080023ce <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 80023ce:	0080      	lsls	r0, r0, #2
 80023d0:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 80023d4:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	0650      	lsls	r0, r2, #25
 80023dc:	d508      	bpl.n	80023f0 <ClearDTOG_TX+0x22>
 80023de:	6819      	ldr	r1, [r3, #0]
 80023e0:	f640 700f 	movw	r0, #3855	; 0xf0f
 80023e4:	4008      	ands	r0, r1
 80023e6:	f440 4200 	orr.w	r2, r0, #32768	; 0x8000
 80023ea:	f042 01c0 	orr.w	r1, r2, #192	; 0xc0
 80023ee:	6019      	str	r1, [r3, #0]
 80023f0:	4770      	bx	lr
	...

080023f4 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <SetEPTxAddr+0x1c>)
 80023f6:	0849      	lsrs	r1, r1, #1
 80023f8:	681a      	ldr	r2, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 80023fa:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80023fc:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002400:	f100 5200 	add.w	r2, r0, #536870912	; 0x20000000
 8002404:	f502 5340 	add.w	r3, r2, #12288	; 0x3000
 8002408:	0058      	lsls	r0, r3, #1
 800240a:	004a      	lsls	r2, r1, #1
 800240c:	6002      	str	r2, [r0, #0]
 800240e:	4770      	bx	lr
 8002410:	40005c50 	andmi	r5, r0, r0, asr ip

08002414 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 8002414:	4b05      	ldr	r3, [pc, #20]	; (800242c <SetEPRxAddr+0x18>)
 8002416:	0849      	lsrs	r1, r1, #1
 8002418:	681a      	ldr	r2, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 800241a:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 800241c:	4a04      	ldr	r2, [pc, #16]	; (8002430 <SetEPRxAddr+0x1c>)
 800241e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002422:	1883      	adds	r3, r0, r2
 8002424:	0058      	lsls	r0, r3, #1
 8002426:	004a      	lsls	r2, r1, #1
 8002428:	6002      	str	r2, [r0, #0]
 800242a:	4770      	bx	lr
 800242c:	40005c50 	andmi	r5, r0, r0, asr ip
 8002430:	20003004 	andcs	r3, r0, r4

08002434 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <GetEPTxAddr+0x18>)
 8002436:	6819      	ldr	r1, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 8002438:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 800243a:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800243e:	f100 5300 	add.w	r3, r0, #536870912	; 0x20000000
 8002442:	f503 5140 	add.w	r1, r3, #12288	; 0x3000
 8002446:	004a      	lsls	r2, r1, #1
}
 8002448:	8810      	ldrh	r0, [r2, #0]
 800244a:	4770      	bx	lr
 800244c:	40005c50 	andmi	r5, r0, r0, asr ip

08002450 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002450:	4b04      	ldr	r3, [pc, #16]	; (8002464 <GetEPRxAddr+0x14>)
 8002452:	6819      	ldr	r1, [r3, #0]
 8002454:	4b04      	ldr	r3, [pc, #16]	; (8002468 <GetEPRxAddr+0x18>)
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 8002456:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002458:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800245c:	18c1      	adds	r1, r0, r3
 800245e:	004a      	lsls	r2, r1, #1
}
 8002460:	8810      	ldrh	r0, [r2, #0]
 8002462:	4770      	bx	lr
 8002464:	40005c50 	andmi	r5, r0, r0, asr ip
 8002468:	20003004 	andcs	r3, r0, r4

0800246c <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 800246c:	4b04      	ldr	r3, [pc, #16]	; (8002480 <SetEPTxCount+0x14>)
 800246e:	681a      	ldr	r2, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 8002470:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002472:	4a04      	ldr	r2, [pc, #16]	; (8002484 <SetEPTxCount+0x18>)
 8002474:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002478:	1883      	adds	r3, r0, r2
 800247a:	0058      	lsls	r0, r3, #1
 800247c:	6001      	str	r1, [r0, #0]
 800247e:	4770      	bx	lr
 8002480:	40005c50 	andmi	r5, r0, r0, asr ip
 8002484:	20003002 	andcs	r3, r0, r2

08002488 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8002488:	4b0c      	ldr	r3, [pc, #48]	; (80024bc <SetEPRxCount+0x34>)
 800248a:	681a      	ldr	r2, [r3, #0]
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 800248c:	b293      	uxth	r3, r2
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 800248e:	4a0c      	ldr	r2, [pc, #48]	; (80024c0 <SetEPRxCount+0x38>)
 8002490:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002494:	1883      	adds	r3, r0, r2
 8002496:	005a      	lsls	r2, r3, #1
 8002498:	293e      	cmp	r1, #62	; 0x3e
 800249a:	d908      	bls.n	80024ae <SetEPRxCount+0x26>
 800249c:	094b      	lsrs	r3, r1, #5
 800249e:	06c9      	lsls	r1, r1, #27
 80024a0:	d101      	bne.n	80024a6 <SetEPRxCount+0x1e>
 80024a2:	1e58      	subs	r0, r3, #1
 80024a4:	b283      	uxth	r3, r0
 80024a6:	0299      	lsls	r1, r3, #10
 80024a8:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 80024ac:	e004      	b.n	80024b8 <SetEPRxCount+0x30>
 80024ae:	084b      	lsrs	r3, r1, #1
 80024b0:	07c8      	lsls	r0, r1, #31
 80024b2:	bf48      	it	mi
 80024b4:	3301      	addmi	r3, #1
 80024b6:	0299      	lsls	r1, r3, #10
 80024b8:	6011      	str	r1, [r2, #0]
 80024ba:	4770      	bx	lr
 80024bc:	40005c50 	andmi	r5, r0, r0, asr ip
 80024c0:	20003006 	andcs	r3, r0, r6

080024c4 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80024c4:	4b05      	ldr	r3, [pc, #20]	; (80024dc <GetEPRxCount+0x18>)
 80024c6:	6819      	ldr	r1, [r3, #0]
 80024c8:	4b05      	ldr	r3, [pc, #20]	; (80024e0 <GetEPRxCount+0x1c>)
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
  return(wRet);
}
 80024ca:	b28a      	uxth	r2, r1
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80024cc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80024d0:	18c1      	adds	r1, r0, r3
 80024d2:	004a      	lsls	r2, r1, #1
 80024d4:	6810      	ldr	r0, [r2, #0]
 80024d6:	0583      	lsls	r3, r0, #22
}
 80024d8:	0d98      	lsrs	r0, r3, #22
 80024da:	4770      	bx	lr
 80024dc:	40005c50 	andmi	r5, r0, r0, asr ip
 80024e0:	20003006 	andcs	r3, r0, r6

080024e4 <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 80024e4:	b2c3      	uxtb	r3, r0
 80024e6:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 80024e8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80024ec:	4770      	bx	lr
	...

080024f0 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80024f0:	4b04      	ldr	r3, [pc, #16]	; (8002504 <USB_SIL_Init+0x14>)
 80024f2:	2000      	movs	r0, #0
 80024f4:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 80024f6:	4a04      	ldr	r2, [pc, #16]	; (8002508 <USB_SIL_Init+0x18>)
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80024f8:	4b04      	ldr	r3, [pc, #16]	; (800250c <USB_SIL_Init+0x1c>)
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 80024fa:	f44f 4106 	mov.w	r1, #34304	; 0x8600
 80024fe:	8011      	strh	r1, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002500:	6019      	str	r1, [r3, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 8002502:	4770      	bx	lr
 8002504:	40005c44 	andmi	r5, r0, r4, asr #24
 8002508:	20000718 	andcs	r0, r0, r8, lsl r7
 800250c:	40005c40 	andmi	r5, r0, r0, asr #24

08002510 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8002510:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8002512:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 8002516:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 8002518:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 800251a:	f7ff ffd3 	bl	80024c4 <GetEPRxCount>
 800251e:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8002520:	4628      	mov	r0, r5
 8002522:	f7ff ff95 	bl	8002450 <GetEPRxAddr>
 8002526:	4622      	mov	r2, r4
 8002528:	4601      	mov	r1, r0
 800252a:	4630      	mov	r0, r6
 800252c:	f7ff feac 	bl	8002288 <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 8002530:	4620      	mov	r0, r4
 8002532:	bd70      	pop	{r4, r5, r6, pc}

08002534 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8002534:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO u16 wEPVal = 0;
 8002536:	2300      	movs	r3, #0
 8002538:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800253c:	4858      	ldr	r0, [pc, #352]	; (80026a0 <CTR_LP+0x16c>)
 800253e:	4b59      	ldr	r3, [pc, #356]	; (80026a4 <CTR_LP+0x170>)
 8002540:	6802      	ldr	r2, [r0, #0]
 8002542:	b291      	uxth	r1, r2
 8002544:	0412      	lsls	r2, r2, #16
 8002546:	8019      	strh	r1, [r3, #0]
 8002548:	f140 80a8 	bpl.w	800269c <CTR_LP+0x168>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 800254c:	8818      	ldrh	r0, [r3, #0]
 800254e:	4956      	ldr	r1, [pc, #344]	; (80026a8 <CTR_LP+0x174>)
 8002550:	f000 020f 	and.w	r2, r0, #15
 8002554:	700a      	strb	r2, [r1, #0]
    if (EPindex == 0)
 8002556:	2a00      	cmp	r2, #0
 8002558:	d16e      	bne.n	8002638 <CTR_LP+0x104>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 800255a:	4c54      	ldr	r4, [pc, #336]	; (80026ac <CTR_LP+0x178>)
 800255c:	6825      	ldr	r5, [r4, #0]
 800255e:	b2aa      	uxth	r2, r5
 8002560:	4d53      	ldr	r5, [pc, #332]	; (80026b0 <CTR_LP+0x17c>)
 8002562:	802a      	strh	r2, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002564:	8829      	ldrh	r1, [r5, #0]
 8002566:	4a53      	ldr	r2, [pc, #332]	; (80026b4 <CTR_LP+0x180>)
 8002568:	f001 0030 	and.w	r0, r1, #48	; 0x30
 800256c:	8010      	strh	r0, [r2, #0]
	    SaveRState &=  EPRX_STAT;	
 800256e:	8829      	ldrh	r1, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8002570:	f64b 72bf 	movw	r2, #49087	; 0xbfbf
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
	    SaveTState = SaveRState & EPTX_STAT;
	    SaveRState &=  EPRX_STAT;	
 8002574:	f401 5040 	and.w	r0, r1, #12288	; 0x3000
 8002578:	8028      	strh	r0, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 800257a:	6821      	ldr	r1, [r4, #0]
 800257c:	400a      	ands	r2, r1
 800257e:	f482 5000 	eor.w	r0, r2, #8192	; 0x2000
 8002582:	f080 0120 	eor.w	r1, r0, #32
 8002586:	f441 4200 	orr.w	r2, r1, #32768	; 0x8000
 800258a:	f042 0080 	orr.w	r0, r2, #128	; 0x80
 800258e:	6020      	str	r0, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	f003 0110 	and.w	r1, r3, #16
 8002596:	b28a      	uxth	r2, r1
 8002598:	b93a      	cbnz	r2, 80025aa <CTR_LP+0x76>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 800259a:	6822      	ldr	r2, [r4, #0]
 800259c:	f648 700f 	movw	r0, #36623	; 0x8f0f
 80025a0:	4010      	ands	r0, r2
 80025a2:	6020      	str	r0, [r4, #0]
        In0_Process();
 80025a4:	f7ff fe28 	bl	80021f8 <In0_Process>
 80025a8:	e01d      	b.n	80025e6 <CTR_LP+0xb2>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 80025aa:	6820      	ldr	r0, [r4, #0]
 80025ac:	b283      	uxth	r3, r0
 80025ae:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 80025b2:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 80025b6:	f401 6200 	and.w	r2, r1, #2048	; 0x800
 80025ba:	b290      	uxth	r0, r2
 80025bc:	b138      	cbz	r0, 80025ce <CTR_LP+0x9a>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 80025be:	6821      	ldr	r1, [r4, #0]
 80025c0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025c4:	400b      	ands	r3, r1
 80025c6:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 80025c8:	f7ff fc76 	bl	8001eb8 <Setup0_Process>
 80025cc:	e00b      	b.n	80025e6 <CTR_LP+0xb2>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80025ce:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025d2:	b219      	sxth	r1, r3
 80025d4:	2900      	cmp	r1, #0
 80025d6:	dab1      	bge.n	800253c <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 80025d8:	6822      	ldr	r2, [r4, #0]
 80025da:	f640 708f 	movw	r0, #3983	; 0xf8f
 80025de:	4010      	ands	r0, r2
 80025e0:	6020      	str	r0, [r4, #0]
          Out0_Process();
 80025e2:	f7ff fbff 	bl	8001de4 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80025e6:	6821      	ldr	r1, [r4, #0]
 80025e8:	882a      	ldrh	r2, [r5, #0]
 80025ea:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80025ee:	f402 5080 	and.w	r0, r2, #4096	; 0x1000
 80025f2:	400b      	ands	r3, r1
 80025f4:	b281      	uxth	r1, r0
 80025f6:	b109      	cbz	r1, 80025fc <CTR_LP+0xc8>
 80025f8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80025fc:	4a2c      	ldr	r2, [pc, #176]	; (80026b0 <CTR_LP+0x17c>)
 80025fe:	8810      	ldrh	r0, [r2, #0]
 8002600:	f400 5100 	and.w	r1, r0, #8192	; 0x2000
 8002604:	b28a      	uxth	r2, r1
 8002606:	b10a      	cbz	r2, 800260c <CTR_LP+0xd8>
 8002608:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800260c:	4829      	ldr	r0, [pc, #164]	; (80026b4 <CTR_LP+0x180>)
 800260e:	8801      	ldrh	r1, [r0, #0]
 8002610:	f001 0210 	and.w	r2, r1, #16
 8002614:	b291      	uxth	r1, r2
 8002616:	b109      	cbz	r1, 800261c <CTR_LP+0xe8>
 8002618:	f083 0310 	eor.w	r3, r3, #16
 800261c:	8800      	ldrh	r0, [r0, #0]
 800261e:	f000 0220 	and.w	r2, r0, #32
 8002622:	b291      	uxth	r1, r2
 8002624:	b109      	cbz	r1, 800262a <CTR_LP+0xf6>
 8002626:	f083 0320 	eor.w	r3, r3, #32
 800262a:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 800262e:	4a1f      	ldr	r2, [pc, #124]	; (80026ac <CTR_LP+0x178>)
 8002630:	f040 0180 	orr.w	r1, r0, #128	; 0x80
 8002634:	6011      	str	r1, [r2, #0]
          return;
 8002636:	e031      	b.n	800269c <CTR_LP+0x168>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8002638:	0093      	lsls	r3, r2, #2
 800263a:	f103 4080 	add.w	r0, r3, #1073741824	; 0x40000000
 800263e:	f500 43b8 	add.w	r3, r0, #23552	; 0x5c00
 8002642:	6819      	ldr	r1, [r3, #0]
 8002644:	b288      	uxth	r0, r1
 8002646:	f8ad 0006 	strh.w	r0, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 800264a:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 800264e:	b208      	sxth	r0, r1
 8002650:	2800      	cmp	r0, #0
 8002652:	da09      	bge.n	8002668 <CTR_LP+0x134>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8002654:	6818      	ldr	r0, [r3, #0]
 8002656:	f640 718f 	movw	r1, #3983	; 0xf8f
 800265a:	4001      	ands	r1, r0
 800265c:	6019      	str	r1, [r3, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 800265e:	4b16      	ldr	r3, [pc, #88]	; (80026b8 <CTR_LP+0x184>)
 8002660:	3a01      	subs	r2, #1
 8002662:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8002666:	4780      	blx	r0

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8002668:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 800266c:	f001 0280 	and.w	r2, r1, #128	; 0x80
 8002670:	b293      	uxth	r3, r2
 8002672:	2b00      	cmp	r3, #0
 8002674:	f43f af62 	beq.w	800253c <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002678:	480b      	ldr	r0, [pc, #44]	; (80026a8 <CTR_LP+0x174>)
 800267a:	7802      	ldrb	r2, [r0, #0]
 800267c:	0091      	lsls	r1, r2, #2
 800267e:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 8002682:	f503 41b8 	add.w	r1, r3, #23552	; 0x5c00
 8002686:	6808      	ldr	r0, [r1, #0]
 8002688:	f648 730f 	movw	r3, #36623	; 0x8f0f
 800268c:	4003      	ands	r3, r0
 800268e:	600b      	str	r3, [r1, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002690:	490a      	ldr	r1, [pc, #40]	; (80026bc <CTR_LP+0x188>)
 8002692:	3a01      	subs	r2, #1
 8002694:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
 8002698:	4780      	blx	r0
 800269a:	e74f      	b.n	800253c <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 800269c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 800269e:	bf00      	nop
 80026a0:	40005c44 	andmi	r5, r0, r4, asr #24
 80026a4:	200006e6 	andcs	r0, r0, r6, ror #13
 80026a8:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 80026ac:	40005c00 	andmi	r5, r0, r0, lsl #24
 80026b0:	2000071c 	andcs	r0, r0, ip, lsl r7
 80026b4:	2000071e 	andcs	r0, r0, lr, lsl r7
 80026b8:	2000001c 	andcs	r0, r0, ip, lsl r0
 80026bc:	20000038 	andcs	r0, r0, r8, lsr r0

080026c0 <CSWTCH.58>:
 80026c0:	00000960 	andeq	r0, r0, r0, ror #18
 80026c4:	0000e100 	andeq	lr, r0, r0, lsl #2
 80026c8:	0001c200 	andeq	ip, r1, r0, lsl #4
 80026cc:	000f4240 	andeq	r4, pc, r0, asr #4
 80026d0:	001e8480 	andseq	r8, lr, r0, lsl #9
 80026d4:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 80026d8:	003d0900 	eorseq	r0, sp, r0, lsl #18
 80026dc:	0044aa20 	subeq	sl, r4, r0, lsr #20
 80026e0:	00a037a0 	adceq	r3, r0, r0, lsr #15

080026e4 <Virtual_Com_Port_StringProduct>:
 80026e4:	00520332 	subseq	r0, r2, r2, lsr r3
 80026e8:	0042004f 	subeq	r0, r2, pc, asr #32
 80026ec:	0054004f 	subseq	r0, r4, pc, asr #32
 80026f0:	00530049 	subseq	r0, r3, r9, asr #32
 80026f4:	00560020 	subseq	r0, r6, r0, lsr #32
 80026f8:	00720069 	rsbseq	r0, r2, r9, rrx
 80026fc:	00750074 	rsbseq	r0, r5, r4, ror r0
 8002700:	006c0061 	rsbeq	r0, ip, r1, rrx
 8002704:	00430020 	subeq	r0, r3, r0, lsr #32
 8002708:	004d004f 	subeq	r0, sp, pc, asr #32
 800270c:	00500020 	subseq	r0, r0, r0, lsr #32
 8002710:	0072006f 	rsbseq	r0, r2, pc, rrx
 8002714:	03120074 	tsteq	r2, #116	; 0x74

08002716 <Virtual_Com_Port_StringVendor>:
 8002716:	00430312 	subeq	r0, r3, r2, lsl r3
 800271a:	002d004d 	eoreq	r0, sp, sp, asr #32
 800271e:	00300039 	eorseq	r0, r0, r9, lsr r0
 8002722:	00200030 	eoreq	r0, r0, r0, lsr r0
 8002726:	03040020 	movweq	r0, #16416	; 0x4020

08002728 <Virtual_Com_Port_StringLangID>:
 8002728:	04090304 	streq	r0, [r9], #-772	; 0x304

0800272c <Virtual_Com_Port_ConfigDescriptor>:
 800272c:	00430209 	subeq	r0, r3, r9, lsl #4
 8002730:	80000102 	andhi	r0, r0, r2, lsl #2
 8002734:	00040900 	andeq	r0, r4, r0, lsl #18
 8002738:	02020100 	andeq	r0, r2, #0
 800273c:	24050001 	strcs	r0, [r5], #-1
 8002740:	05011000 	streq	r1, [r1, #-0]
 8002744:	01000124 	tsteq	r0, r4, lsr #2
 8002748:	02022404 	andeq	r2, r2, #67108864	; 0x4000000
 800274c:	00062405 	andeq	r2, r6, r5, lsl #8
 8002750:	82050701 	andhi	r0, r5, #262144	; 0x40000
 8002754:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 8002758:	00010409 	andeq	r0, r1, r9, lsl #8
 800275c:	00000a02 	andeq	r0, r0, r2, lsl #20
 8002760:	03050700 	movweq	r0, #22272	; 0x5700
 8002764:	00004002 	andeq	r4, r0, r2
 8002768:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 800276c:	12000040 	andne	r0, r0, #64	; 0x40

0800276f <Virtual_Com_Port_DeviceDescriptor>:
 800276f:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 8002773:	40000002 	andmi	r0, r0, r2
 8002777:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 800277b:	02010200 	andeq	r0, r1, #0
 800277f:	00000100 	andeq	r0, r0, r0, lsl #2

08002781 <APBAHBPrescTable>:
 8002781:	00000000 	andeq	r0, r0, r0
 8002785:	04030201 	streq	r0, [r3], #-513	; 0x201
 8002789:	04030201 	streq	r0, [r3], #-513	; 0x201
 800278d:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08002791 <ADCPrescTable>:
 8002791:	08060402 	stmdaeq	r6, {r1, sl}
 8002795:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 8002799:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 800279d:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 80027a1:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 80027a5:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 80027a9:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 80027ad:	6146000a 	cmpvs	r6, sl
 80027b1:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 80027b5:	5441000a 	strbpl	r0, [r1], #-10
 80027b9:	004f4726 	subeq	r4, pc, r6, lsr #14
 80027bd:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 80027c1:	41005453 	tstmi	r0, r3, asr r4
 80027c5:	4f542654 	svcmi	0x00542654
 80027c9:	54005353 	strpl	r5, [r0], #-851	; 0x353
 80027cd:	2053534f 	subscs	r5, r3, pc, asr #6
 80027d1:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 80027d5:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 80027d9:	4100200a 	tstmi	r0, sl
 80027dd:	414e2654 	cmpmi	lr, r4, asr r6
 80027e1:	4300454d 	movwmi	r4, #1357	; 0x54d
 80027e5:	30392d4d 	eorscc	r2, r9, sp, asr #26
 80027e9:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 80027ed:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 80027f1:	6f432045 	svcvs	0x00432045
 80027f5:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 80027f9:	0a0d2164 	beq	834ad91 <_etext+0x34853d>
 80027fd:	0a4b4f00 	beq	92d6405 <_etext+0x12d3bb1>
 8002801:	74654400 	strbtvc	r4, [r5], #-1024	; 0x400
 8002805:	20746365 	rsbscs	r6, r4, r5, ror #6
 8002809:	216e6950 	cmncs	lr, r0, asr r9
 800280d:	0d000a0d 	vstreq	s0, [r0, #-52]	; 0xffffffcc
 8002811:	6f44200a 	svcvs	0x0044200a
 8002815:	6f6c6e77 	svcvs	0x006c6e77
 8002819:	46206461 	strtmi	r6, [r0], -r1, ror #8
 800281d:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 8002821:	0d002164 	stfeqs	f2, [r0, #-400]	; 0xfffffe70
 8002825:	6f44200a 	svcvs	0x0044200a
 8002829:	6f6c6e77 	svcvs	0x006c6e77
 800282d:	4f206461 	svcmi	0x00206461
 8002831:	66726576 			; <UNDEFINED> instruction: 0x66726576
 8002835:	21776f6c 	cmncs	r7, ip, ror #30
 8002839:	200a0d00 	andcs	r0, sl, r0, lsl #26
 800283d:	73616c66 	cmnvc	r1, #26112	; 0x6600
 8002841:	72772068 	rsbsvc	r2, r7, #104	; 0x68
 8002845:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
 8002849:	72652067 	rsbvc	r2, r5, #103	; 0x67
 800284d:	21726f72 	cmncs	r2, r2, ror pc
 8002851:	Address 0x0000000008002851 is out of bounds.


Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
20000020:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
20000024:	08000cfd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, sl, fp}
20000028:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
2000002c:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
20000030:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
20000034:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}

20000038 <pEpInt_IN>:
20000038:	08000bf1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r8, r9, fp}
2000003c:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
20000040:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
20000044:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
20000048:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
2000004c:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
20000050:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <String_Descriptor>:
2000005c:	08002728 	stmdaeq	r0, {r3, r5, r8, r9, sl, sp}
20000060:	00000004 	andeq	r0, r0, r4
20000064:	08002716 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, sp}
20000068:	00000012 	andeq	r0, r0, r2, lsl r0
2000006c:	080026e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, sl, sp}
20000070:	00000032 	andeq	r0, r0, r2, lsr r0
20000074:	20000001 	andcs	r0, r0, r1
20000078:	0000001a 	andeq	r0, r0, sl, lsl r0

2000007c <Config_Descriptor>:
2000007c:	0800272c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, sp}
20000080:	00000043 	andeq	r0, r0, r3, asr #32

20000084 <Device_Descriptor>:
20000084:	0800276f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp}
20000088:	00000012 	andeq	r0, r0, r2, lsl r0

2000008c <Device_Property>:
2000008c:	08001009 	stmdaeq	r0, {r0, r3, ip}
20000090:	08000f29 	stmdaeq	r0, {r0, r3, r5, r8, r9, sl, fp}
20000094:	08000e05 	stmdaeq	r0, {r0, r2, r9, sl, fp}
20000098:	08000e19 	stmdaeq	r0, {r0, r3, r4, r9, sl, fp}
2000009c:	08000e1d 	stmdaeq	r0, {r0, r2, r3, r4, r9, sl, fp}
200000a0:	08000e79 	stmdaeq	r0, {r0, r3, r4, r5, r6, r9, sl, fp}
200000a4:	08000e9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r9, sl, fp}
200000a8:	08000f1d 	stmdaeq	r0, {r0, r2, r3, r4, r8, r9, sl, fp}
200000ac:	08000f11 	stmdaeq	r0, {r0, r4, r8, r9, sl, fp}
200000b0:	08000ef1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, sl, fp}
200000b4:	00000000 	andeq	r0, r0, r0
200000b8:	00000040 	andeq	r0, r0, r0, asr #32

200000bc <User_Standard_Requests>:
200000bc:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
200000c0:	08000de1 	stmdaeq	r0, {r0, r5, r6, r7, r8, sl, fp}
200000c4:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
200000c8:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
200000cc:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
200000d0:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
200000d4:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
200000d8:	08002259 	stmdaeq	r0, {r0, r3, r4, r6, r9, sp}
200000dc:	08000df9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5698>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5885>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	372e3420 	strcc	r3, [lr, -r0, lsr #8]!
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220342e 	eorcc	r3, r0, #771751936	; 0x2e000000
  34:	30333130 	eorscc	r3, r3, r0, lsr r1
  38:	20333139 	eorscs	r3, r3, r9, lsr r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d375f34 	ldccs	15, cr5, [r7, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	36323032 			; <UNDEFINED> instruction: 0x36323032
  6c:	005d3130 	subseq	r3, sp, r0, lsr r1

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  24:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004c 	andeq	r0, r0, ip, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000224 	stmdaeq	r0, {r2, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	00000042 	andeq	r0, r0, r2, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
  5c:	00000030 	andeq	r0, r0, r0, lsr r0
  60:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	00000042 	andeq	r0, r0, r2, asr #32
  78:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000030 	andeq	r0, r0, r0, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002c8 	stmdaeq	r0, {r3, r6, r7, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
  a8:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  ac:	00000034 	andeq	r0, r0, r4, lsr r0
      break; 
      
    default:
      break;
  }
}
  b0:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b4:	0000001a 	andeq	r0, r0, sl, lsl r0
  b8:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
  c4:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  c8:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
  d4:	00000144 	andeq	r0, r0, r4, asr #2
  d8:	0800099c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp}
  dc:	0000007a 	andeq	r0, r0, sl, ror r0
  e0:	08000a18 	stmdaeq	r0, {r3, r4, r9, fp}
  e4:	000000c8 	andeq	r0, r0, r8, asr #1
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1fda0002 	svcne	0x00da0002
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	2b410002 	blcs	1040344 <__Stack_Size+0x103ff44>
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	2c6f0002 	stclcs	0, cr0, [pc], #-8	; 34c <_Minimum_Stack_Size+0x24c>
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 364:	00000100 	andeq	r0, r0, r0, lsl #2
 368:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	302b0002 	eorcc	r0, fp, r2
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp}
 394:	00000088 	andeq	r0, r0, r8, lsl #1
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	327f0002 	rsbscc	r0, pc, #2
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
 3e4:	0000000e 	andeq	r0, r0, lr
 3e8:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
 3fc:	00000020 	andeq	r0, r0, r0, lsr #32
 400:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
 404:	0000000c 	andeq	r0, r0, ip
 408:	08000f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08000f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp}
 414:	000000e0 	andeq	r0, r0, r0, ror #1
 418:	08001008 	stmdaeq	r0, {r3, ip}
 41c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	3ec30002 	cdpcc	0, 12, cr0, cr3, cr2, {0}
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
 43c:	0000002a 	andeq	r0, r0, sl, lsr #32
 440:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	08001090 	stmdaeq	r0, {r4, r7, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	080010ac 	stmdaeq	r0, {r2, r3, r5, r7, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
 46c:	0000003c 	andeq	r0, r0, ip, lsr r0
 470:	08001110 	stmdaeq	r0, {r4, r8, ip}
 474:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	44390002 	ldrtmi	r0, [r9], #-2
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	08001168 	stmdaeq	r0, {r3, r5, r6, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	08001180 	stmdaeq	r0, {r7, r8, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
 4fc:	00000034 	andeq	r0, r0, r4, lsr r0
 500:	00000000 	andeq	r0, r0, r0
 504:	00000054 	andeq	r0, r0, r4, asr r0
 508:	00000000 	andeq	r0, r0, r0
 50c:	00000090 	muleq	r0, r0, r0
 510:	00000000 	andeq	r0, r0, r0
 514:	0000009c 	muleq	r0, ip, r0
 518:	00000000 	andeq	r0, r0, r0
 51c:	00000044 	andeq	r0, r0, r4, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
 52c:	0000004c 	andeq	r0, r0, ip, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	00000074 	andeq	r0, r0, r4, ror r0
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000003c 	andeq	r0, r0, ip, lsr r0
 540:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
 544:	00000040 	andeq	r0, r0, r0, asr #32
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	4d930002 	ldcmi	0, cr0, [r3, #8]
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	08001290 	stmdaeq	r0, {r4, r7, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	0800129c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	4f640002 	svcmi	0x00640002
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	080012a8 	stmdaeq	r0, {r3, r5, r7, r9, ip}
 5bc:	000000a0 	andeq	r0, r0, r0, lsr #1
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	08001358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	0800135c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip}
 624:	00000058 	andeq	r0, r0, r8, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	571a0002 	ldrpl	r0, [sl, -r2]
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	080013c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000024 	andeq	r0, r0, r4, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	0000001c 	andeq	r0, r0, ip, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000024 	andeq	r0, r0, r4, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	08001460 	stmdaeq	r0, {r5, r6, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	00000050 	andeq	r0, r0, r0, asr r0
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	0000001c 	andeq	r0, r0, ip, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	00000024 	andeq	r0, r0, r4, lsr #32
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	616d0002 	cmnvs	sp, r2
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	080014b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip}
 75c:	00000034 	andeq	r0, r0, r4, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	080014e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	0800151c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
 7e4:	00000088 	andeq	r0, r0, r8, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
 834:	0000002a 	andeq	r0, r0, sl, lsr #32
 838:	080016b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	6a870002 	bvs	fe1c086c <SCS_BASE+0x1e1b286c>
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	08001714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	00000014 	andeq	r0, r0, r4, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	0000001a 	andeq	r0, r0, sl, lsl r0
 930:	08001726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	00000022 	andeq	r0, r0, r2, lsr #32
 a30:	00000000 	andeq	r0, r0, r0
 a34:	00000022 	andeq	r0, r0, r2, lsr #32
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000046 	andeq	r0, r0, r6, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	0800172c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	8bf00002 	blhi	ffc00b4c <SCS_BASE+0x1fbf2b4c>
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	8e210002 	cdphi	0, 2, cr0, cr1, cr2, {0}
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	08001788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
 bc4:	00000034 	andeq	r0, r0, r4, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	0800190e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
 c5c:	00000040 	andeq	r0, r0, r0, asr #32
 c60:	00000000 	andeq	r0, r0, r0
 c64:	00000010 	andeq	r0, r0, r0, lsl r0
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	99150002 	ldmdbls	r5, {r1}
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	99a20002 	stmibls	r2!, {r1}
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	9aac0002 	bls	feb00cc4 <SCS_BASE+0x1eaf2cc4>
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	080019bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, ip}
 cc4:	00000038 	andeq	r0, r0, r8, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	9f0a0002 	svcls	0x000a0002
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	080019f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	08001a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip}
 cf4:	0000009c 	muleq	r0, ip, r0
 cf8:	08001ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip}
 cfc:	000000a4 	andeq	r0, r0, r4, lsr #1
 d00:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
 d14:	000000dc 	ldrdeq	r0, [r0], -ip
 d18:	08001cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip}
 d34:	00000040 	andeq	r0, r0, r0, asr #32
 d38:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
 d3c:	000000d4 	ldrdeq	r0, [r0], -r4
 d40:	08001eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip}
 d44:	00000300 	andeq	r0, r0, r0, lsl #6
 d48:	080021b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	080021f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sp}
 d54:	00000060 	andeq	r0, r0, r0, rrx
 d58:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	adfd0002 	ldclge	0, cr0, [sp, #8]!
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
 d7c:	0000002e 	andeq	r0, r0, lr, lsr #32
 d80:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	af860002 	svcge	0x00860002
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
 dfc:	00000018 	andeq	r0, r0, r8, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
 e0c:	0000003a 	andeq	r0, r0, sl, lsr r0
 e10:	0800230e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sp}
 e14:	0000003a 	andeq	r0, r0, sl, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
 e34:	00000022 	andeq	r0, r0, r2, lsr #32
 e38:	0800236a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sp}
 e3c:	00000022 	andeq	r0, r0, r2, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	0000001e 	andeq	r0, r0, lr, lsl r0
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	0000001e 	andeq	r0, r0, lr, lsl r0
 e50:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
 e54:	0000001e 	andeq	r0, r0, lr, lsl r0
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	0000001e 	andeq	r0, r0, lr, lsl r0
 e60:	00000000 	andeq	r0, r0, r0
 e64:	0000001e 	andeq	r0, r0, lr, lsl r0
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	0000001e 	andeq	r0, r0, lr, lsl r0
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001c 	andeq	r0, r0, ip, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000016 	andeq	r0, r0, r6, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	00000016 	andeq	r0, r0, r6, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	0000001e 	andeq	r0, r0, lr, lsl r0
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	0000001e 	andeq	r0, r0, lr, lsl r0
 ea0:	080023aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sp}
 ea4:	00000024 	andeq	r0, r0, r4, lsr #32
 ea8:	080023ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sp}
 eac:	00000024 	andeq	r0, r0, r4, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000020 	andeq	r0, r0, r0, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	080023f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	08002414 	stmdaeq	r0, {r2, r4, sl, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	08002434 	stmdaeq	r0, {r2, r4, r5, sl, sp}
 ed4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ed8:	08002450 	stmdaeq	r0, {r4, r6, sl, sp}
 edc:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee0:	0800246c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000024 	andeq	r0, r0, r4, lsr #32
 ef0:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
 ef4:	0000003c 	andeq	r0, r0, ip, lsr r0
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	0000001c 	andeq	r0, r0, ip, lsl r0
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a4 	andeq	r0, r0, r4, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	00000058 	andeq	r0, r0, r8, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	00000058 	andeq	r0, r0, r8, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000040 	andeq	r0, r0, r0, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	080024e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	bd250002 	stclt	0, cr0, [r5, #-8]!
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	080024f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	08002510 	stmdaeq	r0, {r4, r8, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	bea20002 	cdplt	0, 10, cr0, cr2, cr2, {0}
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	08002534 	stmdaeq	r0, {r2, r4, r5, r8, sl, sp}
 fbc:	0000018c 	andeq	r0, r0, ip, lsl #3
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001fd6 	ldrdeq	r1, [r0], -r6
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000696 	muleq	r0, r6, r6
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	00005801 	andeq	r5, r0, r1, lsl #16
      14:	000b7100 	andeq	r7, fp, r0, lsl #2
	...
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	07040200 	streq	r0, [r4, -r0, lsl #4]
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	000008ea 	andeq	r0, r0, sl, ror #17
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	d8050402 	stmdale	r5, {r1, sl}
      34:	02000007 	andeq	r0, r0, #7
      38:	07aa0502 	streq	r0, [sl, r2, lsl #10]!

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	01020000 	mrseq	r0, (UNDEF: 2)

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00098906 	andeq	r8, r9, r6, lsl #18
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	33750300 	cmncc	r5, #0
      48:	27020032 	smladxcs	r2, r2, r0, r0
      4c:	00000050 	andeq	r0, r0, r0, asr r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	e5070402 	str	r0, [r7, #-1026]	; 0x402
      54:	03000008 	movweq	r0, #8
      58:	00363175 	eorseq	r3, r6, r5, ror r1
      5c:	00622802 	rsbeq	r2, r2, r2, lsl #16
      60:	02020000 	andeq	r0, r2, #0
      64:	000bce07 	andeq	ip, fp, r7, lsl #28
      68:	38750300 	ldmdacc	r5!, {r8, r9}^
      6c:	73290200 	teqvc	r9, #0
      70:	02000000 	andeq	r0, r0, #0
      74:	09870801 	stmibeq	r7, {r0, fp}
      78:	ca040000 	bgt	100080 <__Stack_Size+0xffc80>
      7c:	02000003 	andeq	r0, r0, #3
      80:	0000852f 	andeq	r8, r0, pc, lsr #10
      84:	00500500 	subseq	r0, r0, r0, lsl #10
      88:	46040000 	strmi	r0, [r4], -r0
      8c:	02000002 	andeq	r0, r0, #2
      90:	00009530 	andeq	r9, r0, r0, lsr r5
      94:	00620500 	rsbeq	r0, r2, r0, lsl #10
      98:	01060000 	mrseq	r0, (UNDEF: 6)
      9c:	00af3a02 	adceq	r3, pc, r2, lsl #20
      a0:	20070000 	andcs	r0, r7, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	00000008 	andeq	r0, r0, r8
      a8:	00020d07 	andeq	r0, r2, r7, lsl #26
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	04000100 	streq	r0, [r0], #-256	; 0x100
      break; 
      
    default:
      break;
  }
}
      b0:	00000574 	andeq	r0, r0, r4, ror r5
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	009a3a02 	addseq	r3, sl, r2, lsl #20
      b8:	01060000 	mrseq	r0, (UNDEF: 6)
      bc:	00cf3c02 	sbceq	r3, pc, r2, lsl #24
      c0:	c1070000 	mrsgt	r0, (UNDEF: 7)
      c4:	0000001e 	andeq	r0, r0, lr, lsl r0
      c8:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      cc:	04000100 	streq	r0, [r0], #-256	; 0x100
      d0:	00000739 	andeq	r0, r0, r9, lsr r7
      d4:	00ba3c02 	adcseq	r3, sl, r2, lsl #24
      d8:	01060000 	mrseq	r0, (UNDEF: 6)
      dc:	00ef3e02 	rsceq	r3, pc, r2, lsl #28
      e0:	b0070000 	andlt	r0, r7, r0
      e4:	00000004 	andeq	r0, r0, r4
      e8:	0008c207 	andeq	ip, r8, r7, lsl #4
      ec:	04000100 	streq	r0, [r0], #-256	; 0x100
      f0:	000000a6 	andeq	r0, r0, r6, lsr #1
      f4:	00da3e02 	sbcseq	r3, sl, r2, lsl #28
      f8:	01060000 	mrseq	r0, (UNDEF: 6)
      fc:	010f4102 	tsteq	pc, r2, lsl #2
     100:	98070000 	stmdals	r7, {}	; <UNPREDICTABLE>
     104:	00000014 	andeq	r0, r0, r4, lsl r0
     108:	00140207 	andseq	r0, r4, r7, lsl #4
     10c:	04000100 	streq	r0, [r0], #-256	; 0x100
     110:	000000db 	ldrdeq	r0, [r0], -fp
     114:	00fa4102 	rscseq	r4, sl, r2, lsl #2
     118:	04020000 	streq	r0, [r2], #-0
     11c:	0008dc07 	andeq	sp, r8, r7, lsl #24
     120:	031c0900 	tsteq	ip, #0
     124:	0194014e 	orrseq	r0, r4, lr, asr #2
     128:	430a0000 	movwmi	r0, #40960	; 0xa000
     12c:	03004c52 	movweq	r4, #3154	; 0xc52
     130:	007a0150 	rsbseq	r0, sl, r0, asr r1
     134:	23020000 	movwcs	r0, #8192	; 0x2000
     138:	52430a00 	subpl	r0, r3, #0
     13c:	51030048 	tstpl	r3, r8, asr #32
     140:	00007a01 	andeq	r7, r0, r1, lsl #20
     144:	04230200 	strteq	r0, [r3], #-512	; 0x200
     148:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     14c:	01520300 	cmpeq	r2, r0, lsl #6
     150:	0000007a 	andeq	r0, r0, sl, ror r0
     154:	0a082302 	beq	208d64 <__Stack_Size+0x208964>
     158:	0052444f 	subseq	r4, r2, pc, asr #8
     15c:	7a015303 	bvc	54d70 <__Stack_Size+0x54970>
     160:	02000000 	andeq	r0, r0, #0
     164:	5f0b0c23 	svcpl	0x000b0c23
     168:	03000000 	movweq	r0, #0
     16c:	007a0154 	rsbseq	r0, sl, r4, asr r1
     170:	23020000 	movwcs	r0, #8192	; 0x2000
     174:	52420a10 	subpl	r0, r2, #65536	; 0x10000
     178:	55030052 	strpl	r0, [r3, #-82]	; 0x52
     17c:	00007a01 	andeq	r7, r0, r1, lsl #20
     180:	14230200 	strtne	r0, [r3], #-512	; 0x200
     184:	000cb40b 	andeq	fp, ip, fp, lsl #8
     188:	01560300 	cmpeq	r6, r0, lsl #6
     18c:	0000007a 	andeq	r0, r0, sl, ror r0
     190:	00182302 	andseq	r2, r8, r2, lsl #6
     194:	0008850c 	andeq	r8, r8, ip, lsl #10
     198:	01570300 	cmpeq	r7, r0, lsl #6
     19c:	00000121 	andeq	r0, r0, r1, lsr #2
     1a0:	0b035009 	bleq	d41cc <__Stack_Size+0xd3dcc>
     1a4:	00040102 	andeq	r0, r4, r2, lsl #2
     1a8:	52430a00 	subpl	r0, r3, #0
     1ac:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
     1b0:	00008a02 	andeq	r8, r0, r2, lsl #20
     1b4:	00230200 	eoreq	r0, r3, r0, lsl #4
     1b8:	0007640b 	andeq	r6, r7, fp, lsl #8
     1bc:	020e0300 	andeq	r0, lr, #0
     1c0:	00000057 	andeq	r0, r0, r7, asr r0
     1c4:	0a022302 	beq	88dd4 <__Stack_Size+0x889d4>
     1c8:	00325243 	eorseq	r5, r2, r3, asr #4
     1cc:	8a020f03 	bhi	83de0 <__Stack_Size+0x839e0>
     1d0:	02000000 	andeq	r0, r0, #0
     1d4:	6e0b0423 	cdpvs	4, 0, cr0, cr11, cr3, {1}
     1d8:	03000007 	movweq	r0, #7
     1dc:	00570210 	subseq	r0, r7, r0, lsl r2
     1e0:	23020000 	movwcs	r0, #8192	; 0x2000
     1e4:	051e0b06 	ldreq	r0, [lr, #-2822]	; 0xb06
     1e8:	11030000 	mrsne	r0, (UNDEF: 3)
     1ec:	00008a02 	andeq	r8, r0, r2, lsl #20
     1f0:	08230200 	stmdaeq	r3!, {r9}
     1f4:	0007780b 	andeq	r7, r7, fp, lsl #16
     1f8:	02120300 	andseq	r0, r2, #0
     1fc:	00000057 	andeq	r0, r0, r7, asr r0
     200:	0b0a2302 	bleq	288e10 <__Stack_Size+0x288a10>
     204:	000003e8 	andeq	r0, r0, r8, ror #7
     208:	8a021303 	bhi	84e1c <__Stack_Size+0x84a1c>
     20c:	02000000 	andeq	r0, r0, #0
     210:	820b0c23 	andhi	r0, fp, #8960	; 0x2300
     214:	03000007 	movweq	r0, #7
     218:	00570214 	subseq	r0, r7, r4, lsl r2
     21c:	23020000 	movwcs	r0, #8192	; 0x2000
     220:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
     224:	02150300 	andseq	r0, r5, #0
     228:	0000008a 	andeq	r0, r0, sl, lsl #1
     22c:	0b102302 	bleq	408e3c <__Stack_Size+0x408a3c>
     230:	0000078c 	andeq	r0, r0, ip, lsl #15
     234:	57021603 	strpl	r1, [r2, -r3, lsl #12]
     238:	02000000 	andeq	r0, r0, #0
     23c:	450a1223 	strmi	r1, [sl, #-547]	; 0x223
     240:	03005247 	movweq	r5, #583	; 0x247
     244:	008a0217 	addeq	r0, sl, r7, lsl r2
     248:	23020000 	movwcs	r0, #8192	; 0x2000
     24c:	07960b14 			; <UNDEFINED> instruction: 0x07960b14
     250:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     254:	00005702 	andeq	r5, r0, r2, lsl #14
     258:	16230200 	strtne	r0, [r3], -r0, lsl #4
     25c:	00027a0b 	andeq	r7, r2, fp, lsl #20
     260:	02190300 	andseq	r0, r9, #0
     264:	0000008a 	andeq	r0, r0, sl, lsl #1
     268:	0b182302 	bleq	608e78 <__Stack_Size+0x608a78>
     26c:	000007a0 	andeq	r0, r0, r0, lsr #15
     270:	57021a03 	strpl	r1, [r2, -r3, lsl #20]
     274:	02000000 	andeq	r0, r0, #0
     278:	800b1a23 	andhi	r1, fp, r3, lsr #20
     27c:	03000002 	movweq	r0, #2
     280:	008a021b 	addeq	r0, sl, fp, lsl r2
     284:	23020000 	movwcs	r0, #8192	; 0x2000
     288:	0c410b1c 	vmoveq	d12, r0, r1
     28c:	1c030000 	stcne	0, cr0, [r3], {-0}
     290:	00005702 	andeq	r5, r0, r2, lsl #14
     294:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
     298:	0004980b 	andeq	r9, r4, fp, lsl #16
     29c:	021d0300 	andseq	r0, sp, #0
     2a0:	0000008a 	andeq	r0, r0, sl, lsl #1
     2a4:	0b202302 	bleq	808eb4 <__Stack_Size+0x808ab4>
     2a8:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
     2ac:	57021e03 	strpl	r1, [r2, -r3, lsl #28]
     2b0:	02000000 	andeq	r0, r0, #0
     2b4:	430a2223 	movwmi	r2, #41507	; 0xa223
     2b8:	0300544e 	movweq	r5, #1102	; 0x44e
     2bc:	008a021f 	addeq	r0, sl, pc, lsl r2
     2c0:	23020000 	movwcs	r0, #8192	; 0x2000
     2c4:	07be0b24 	ldreq	r0, [lr, r4, lsr #22]!
     2c8:	20030000 	andcs	r0, r3, r0
     2cc:	00005702 	andeq	r5, r0, r2, lsl #14
     2d0:	26230200 	strtcs	r0, [r3], -r0, lsl #4
     2d4:	4353500a 	cmpmi	r3, #10
     2d8:	02210300 	eoreq	r0, r1, #0
     2dc:	0000008a 	andeq	r0, r0, sl, lsl #1
     2e0:	0b282302 	bleq	a08ef0 <__Stack_Size+0xa08af0>
     2e4:	00000a1f 	andeq	r0, r0, pc, lsl sl
     2e8:	57022203 	strpl	r2, [r2, -r3, lsl #4]
     2ec:	02000000 	andeq	r0, r0, #0
     2f0:	410a2a23 	tstmi	sl, r3, lsr #20
     2f4:	03005252 	movweq	r5, #594	; 0x252
     2f8:	008a0223 	addeq	r0, sl, r3, lsr #4
     2fc:	23020000 	movwcs	r0, #8192	; 0x2000
     300:	0a2a0b2c 	beq	a82fb8 <__Stack_Size+0xa82bb8>
     304:	24030000 	strcs	r0, [r3], #-0
     308:	00005702 	andeq	r5, r0, r2, lsl #14
     30c:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
     310:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
     314:	02250300 	eoreq	r0, r5, #0
     318:	0000008a 	andeq	r0, r0, sl, lsl #1
     31c:	0b302302 	bleq	c08f2c <__Stack_Size+0xc08b2c>
     320:	00000a35 	andeq	r0, r0, r5, lsr sl
     324:	57022603 	strpl	r2, [r2, -r3, lsl #12]
     328:	02000000 	andeq	r0, r0, #0
     32c:	660b3223 	strvs	r3, [fp], -r3, lsr #4
     330:	03000002 	movweq	r0, #2
     334:	008a0227 	addeq	r0, sl, r7, lsr #4
     338:	23020000 	movwcs	r0, #8192	; 0x2000
     33c:	0a400b34 	beq	1003014 <__Stack_Size+0x1002c14>
     340:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     344:	00005702 	andeq	r5, r0, r2, lsl #14
     348:	36230200 	strtcc	r0, [r3], -r0, lsl #4
     34c:	00026b0b 	andeq	r6, r2, fp, lsl #22
     350:	02290300 	eoreq	r0, r9, #0
     354:	0000008a 	andeq	r0, r0, sl, lsl #1
     358:	0b382302 	bleq	e08f68 <__Stack_Size+0xe08b68>
     35c:	00000a4b 	andeq	r0, r0, fp, asr #20
     360:	57022a03 	strpl	r2, [r2, -r3, lsl #20]
     364:	02000000 	andeq	r0, r0, #0
     368:	700b3a23 	andvc	r3, fp, r3, lsr #20
     36c:	03000002 	movweq	r0, #2
     370:	008a022b 	addeq	r0, sl, fp, lsr #4
     374:	23020000 	movwcs	r0, #8192	; 0x2000
     378:	0a560b3c 	beq	1583070 <__Stack_Size+0x1582c70>
     37c:	2c030000 	stccs	0, cr0, [r3], {-0}
     380:	00005702 	andeq	r5, r0, r2, lsl #14
     384:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
     388:	0002750b 	andeq	r7, r2, fp, lsl #10
     38c:	022d0300 	eoreq	r0, sp, #0
     390:	0000008a 	andeq	r0, r0, sl, lsl #1
     394:	0b402302 	bleq	1008fa4 <__Stack_Size+0x1008ba4>
     398:	00000a61 	andeq	r0, r0, r1, ror #20
     39c:	57022e03 	strpl	r2, [r2, -r3, lsl #28]
     3a0:	02000000 	andeq	r0, r0, #0
     3a4:	320b4223 	andcc	r4, fp, #805306370	; 0x30000002
     3a8:	03000002 	movweq	r0, #2
     3ac:	008a022f 	addeq	r0, sl, pc, lsr #4
     3b0:	23020000 	movwcs	r0, #8192	; 0x2000
     3b4:	0a6c0b44 	beq	1b030cc <__Stack_Size+0x1b02ccc>
     3b8:	30030000 	andcc	r0, r3, r0
     3bc:	00005702 	andeq	r5, r0, r2, lsl #14
     3c0:	46230200 	strtmi	r0, [r3], -r0, lsl #4
     3c4:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
     3c8:	02310300 	eorseq	r0, r1, #0
     3cc:	0000008a 	andeq	r0, r0, sl, lsl #1
     3d0:	0b482302 	bleq	1208fe0 <__Stack_Size+0x1208be0>
     3d4:	00000a77 	andeq	r0, r0, r7, ror sl
     3d8:	57023203 	strpl	r3, [r2, -r3, lsl #4]
     3dc:	02000000 	andeq	r0, r0, #0
     3e0:	e10b4a23 	tst	fp, r3, lsr #20
     3e4:	03000007 	movweq	r0, #7
     3e8:	008a0233 	addeq	r0, sl, r3, lsr r2
     3ec:	23020000 	movwcs	r0, #8192	; 0x2000
     3f0:	0a820b4c 	beq	fe083128 <SCS_BASE+0x1e075128>
     3f4:	34030000 	strcc	r0, [r3], #-0
     3f8:	00005702 	andeq	r5, r0, r2, lsl #14
     3fc:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
     400:	01db0c00 	bicseq	r0, fp, r0, lsl #24
     404:	35030000 	strcc	r0, [r3, #-0]
     408:	0001a002 	andeq	sl, r1, r2
     40c:	031c0900 	tsteq	ip, #0
     410:	04e70238 	strbteq	r0, [r7], #568	; 0x238
     414:	530a0000 	movwpl	r0, #40960	; 0xa000
     418:	3a030052 	bcc	c0568 <__Stack_Size+0xc0168>
     41c:	00008a02 	andeq	r8, r0, r2, lsl #20
     420:	00230200 	eoreq	r0, r3, r0, lsl #4
     424:	0007640b 	andeq	r6, r7, fp, lsl #8
     428:	023b0300 	eorseq	r0, fp, #0
     42c:	00000057 	andeq	r0, r0, r7, asr r0
     430:	0a022302 	beq	89040 <__Stack_Size+0x88c40>
     434:	03005244 	movweq	r5, #580	; 0x244
     438:	008a023c 	addeq	r0, sl, ip, lsr r2
     43c:	23020000 	movwcs	r0, #8192	; 0x2000
     440:	076e0b04 	strbeq	r0, [lr, -r4, lsl #22]!
     444:	3d030000 	stccc	0, cr0, [r3, #-0]
     448:	00005702 	andeq	r5, r0, r2, lsl #14
     44c:	06230200 	strteq	r0, [r3], -r0, lsl #4
     450:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
     454:	023e0300 	eorseq	r0, lr, #0
     458:	0000008a 	andeq	r0, r0, sl, lsl #1
     45c:	0b082302 	bleq	20906c <__Stack_Size+0x208c6c>
     460:	00000778 	andeq	r0, r0, r8, ror r7
     464:	57023f03 	strpl	r3, [r2, -r3, lsl #30]
     468:	02000000 	andeq	r0, r0, #0
     46c:	430a0a23 	movwmi	r0, #43555	; 0xaa23
     470:	03003152 	movweq	r3, #338	; 0x152
     474:	008a0240 	addeq	r0, sl, r0, asr #4
     478:	23020000 	movwcs	r0, #8192	; 0x2000
     47c:	07820b0c 	streq	r0, [r2, ip, lsl #22]
     480:	41030000 	mrsmi	r0, (UNDEF: 3)
     484:	00005702 	andeq	r5, r0, r2, lsl #14
     488:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
     48c:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
     490:	02420300 	subeq	r0, r2, #0
     494:	0000008a 	andeq	r0, r0, sl, lsl #1
     498:	0b102302 	bleq	4090a8 <__Stack_Size+0x408ca8>
     49c:	0000078c 	andeq	r0, r0, ip, lsl #15
     4a0:	57024303 	strpl	r4, [r2, -r3, lsl #6]
     4a4:	02000000 	andeq	r0, r0, #0
     4a8:	430a1223 	movwmi	r1, #41507	; 0xa223
     4ac:	03003352 	movweq	r3, #850	; 0x352
     4b0:	008a0244 	addeq	r0, sl, r4, asr #4
     4b4:	23020000 	movwcs	r0, #8192	; 0x2000
     4b8:	07960b14 			; <UNDEFINED> instruction: 0x07960b14
     4bc:	45030000 	strmi	r0, [r3, #-0]
     4c0:	00005702 	andeq	r5, r0, r2, lsl #14
     4c4:	16230200 	strtne	r0, [r3], -r0, lsl #4
     4c8:	0001c00b 	andeq	ip, r1, fp
     4cc:	02460300 	subeq	r0, r6, #0
     4d0:	0000008a 	andeq	r0, r0, sl, lsl #1
     4d4:	0b182302 	bleq	6090e4 <__Stack_Size+0x608ce4>
     4d8:	000007a0 	andeq	r0, r0, r0, lsr #15
     4dc:	57024703 	strpl	r4, [r2, -r3, lsl #14]
     4e0:	02000000 	andeq	r0, r0, #0
     4e4:	0c001a23 	stceq	10, cr1, [r0], {35}	; 0x23
     4e8:	0000041c 	andeq	r0, r0, ip, lsl r4
     4ec:	0d024803 	stceq	8, cr4, [r2, #-12]
     4f0:	06000004 	streq	r0, [r0], -r4
     4f4:	1a1c0401 	bne	701500 <__Stack_Size+0x701100>
     4f8:	07000005 	streq	r0, [r0, -r5]
     4fc:	000003dd 	ldrdeq	r0, [r0], -sp
     500:	07e60701 	strbeq	r0, [r6, r1, lsl #14]!
     504:	07020000 	streq	r0, [r2, -r0]
     508:	000000b6 	strheq	r0, [r0], -r6
     50c:	04670703 	strbteq	r0, [r7], #-1795	; 0x703
     510:	07040000 	streq	r0, [r4, -r0]
     514:	0000037f 	andeq	r0, r0, pc, ror r3
     518:	03040005 	movweq	r0, #16389	; 0x4005
     51c:	04000007 	streq	r0, [r0], #-7
     520:	0004f322 	andeq	pc, r4, r2, lsr #6
     524:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     528:	00054023 	andeq	r4, r5, r3, lsr #32
     52c:	02860700 	addeq	r0, r6, #0
     530:	07010000 	streq	r0, [r1, -r0]
     534:	000001a0 	andeq	r0, r0, r0, lsr #3
     538:	099a0702 	ldmibeq	sl, {r1, r8, r9, sl}
     53c:	00030000 	andeq	r0, r3, r0
     540:	00074404 	andeq	r4, r7, r4, lsl #8
     544:	25270500 	strcs	r0, [r7, #-1280]!	; 0x500
     548:	06000005 	streq	r0, [r0], -r5
     54c:	852e0501 	strhi	r0, [lr, #-1281]!	; 0x501
     550:	07000005 	streq	r0, [r0, -r5]
     554:	00000756 	andeq	r0, r0, r6, asr r7
     558:	0c2b0700 	stceq	7, cr0, [fp], #-0
     55c:	07040000 	streq	r0, [r4, -r0]
     560:	0000033f 	andeq	r0, r0, pc, lsr r3
     564:	03710728 	cmneq	r1, #10485760	; 0xa00000
     568:	00c80000 	sbceq	r0, r8, r0
     56c:	00039a07 	andeq	r9, r3, r7, lsl #20
     570:	00071400 	andeq	r1, r7, r0, lsl #8
     574:	10000000 	andne	r0, r0, r0
     578:	00066707 	andeq	r6, r6, r7, lsl #14
     57c:	c8071c00 	stmdagt	r7, {sl, fp, ip}
     580:	18000007 	stmdane	r0, {r0, r1, r2}
     584:	08920400 	ldmeq	r2, {sl}
     588:	36050000 	strcc	r0, [r5], -r0
     58c:	0000054b 	andeq	r0, r0, fp, asr #10
     590:	3e05040d 	cdpcc	4, 0, cr0, cr5, cr13, {0}
     594:	000005c3 	andeq	r0, r0, r3, asr #11
     598:	0000870e 	andeq	r8, r0, lr, lsl #14
     59c:	57400500 	strbpl	r0, [r0, -r0, lsl #10]
     5a0:	02000000 	andeq	r0, r0, #0
     5a4:	bd0e0023 	stclt	0, cr0, [lr, #-140]	; 0xffffff74
     5a8:	0500000b 	streq	r0, [r0, #-11]
     5ac:	00054041 	andeq	r4, r5, r1, asr #32
     5b0:	02230200 	eoreq	r0, r3, #0
     5b4:	0000640e 	andeq	r6, r0, lr, lsl #8
     5b8:	85420500 	strbhi	r0, [r2, #-1280]	; 0x500
     5bc:	02000005 	andeq	r0, r0, #5
     5c0:	04000323 	streq	r0, [r0], #-803	; 0x323
     5c4:	00000976 	andeq	r0, r0, r6, ror r9
     5c8:	05904305 	ldreq	r4, [r0, #773]	; 0x305
     5cc:	040d0000 	streq	r0, [sp], #-0
     5d0:	060f1a06 	streq	r1, [pc], -r6, lsl #20
     5d4:	1a0e0000 	bne	3805dc <__Stack_Size+0x3801dc>
     5d8:	06000006 	streq	r0, [r0], -r6
     5dc:	0000691c 	andeq	r6, r0, ip, lsl r9
     5e0:	00230200 	eoreq	r0, r3, r0, lsl #4
     5e4:	000bff0e 	andeq	pc, fp, lr, lsl #30
     5e8:	691d0600 	ldmdbvs	sp, {r9, sl}
     5ec:	02000000 	andeq	r0, r0, #0
     5f0:	b20e0123 	andlt	r0, lr, #-1073741816	; 0xc0000008
     5f4:	0600000a 	streq	r0, [r0], -sl
     5f8:	0000691e 	andeq	r6, r0, lr, lsl r9
     5fc:	02230200 	eoreq	r0, r3, #0
     600:	0008c90e 	andeq	ip, r8, lr, lsl #18
     604:	ef1f0600 	svc	0x001f0600
     608:	02000000 	andeq	r0, r0, #0
     60c:	04000323 	streq	r0, [r0], #-803	; 0x323
     610:	0000024b 	andeq	r0, r0, fp, asr #4
     614:	05ce2006 	strbeq	r2, [lr, #6]
     618:	0a0d0000 	beq	340620 <__Stack_Size+0x340220>
     61c:	06691b07 	strbteq	r1, [r9], -r7, lsl #22
     620:	cf0e0000 	svcgt	0x000e0000
     624:	07000003 	streq	r0, [r0, -r3]
     628:	0000571d 	andeq	r5, r0, sp, lsl r7
     62c:	00230200 	eoreq	r0, r3, r0, lsl #4
     630:	0004f40e 	andeq	pc, r4, lr, lsl #8
     634:	571e0700 	ldrpl	r0, [lr, -r0, lsl #14]
     638:	02000000 	andeq	r0, r0, #0
     63c:	2a0e0223 	bcs	380ed0 <__Stack_Size+0x380ad0>
     640:	07000006 	streq	r0, [r0, -r6]
     644:	0000571f 	andeq	r5, r0, pc, lsl r7
     648:	04230200 	strteq	r0, [r3], #-512	; 0x200
     64c:	0002120e 	andeq	r1, r2, lr, lsl #4
     650:	57200700 	strpl	r0, [r0, -r0, lsl #14]!
     654:	02000000 	andeq	r0, r0, #0
     658:	340e0623 	strcc	r0, [lr], #-1571	; 0x623
     65c:	07000004 	streq	r0, [r0, -r4]
     660:	00006921 	andeq	r6, r0, r1, lsr #18
     664:	08230200 	stmdaeq	r3!, {r9}
     668:	0b2b0400 	bleq	ac1670 <__Stack_Size+0xac1270>
     66c:	22070000 	andcs	r0, r7, #0
     670:	0000061a 	andeq	r0, r0, sl, lsl r6
     674:	1a08100d 	bne	2046b0 <__Stack_Size+0x2042b0>
     678:	000006d1 	ldrdeq	r0, [r0], -r1
     67c:	0001fe0e 	andeq	pc, r1, lr, lsl #28
     680:	451c0800 	ldrmi	r0, [ip, #-2048]	; 0x800
     684:	02000000 	andeq	r0, r0, #0
     688:	010e0023 	tsteq	lr, r3, lsr #32
     68c:	08000001 	stmdaeq	r0, {r0}
     690:	0000571d 	andeq	r5, r0, sp, lsl r7
     694:	04230200 	strteq	r0, [r3], #-512	; 0x200
     698:	0001400e 	andeq	r4, r1, lr
     69c:	571e0800 	ldrpl	r0, [lr, -r0, lsl #16]
     6a0:	02000000 	andeq	r0, r0, #0
     6a4:	cd0e0623 	stcgt	6, cr0, [lr, #-140]	; 0xffffff74
     6a8:	0800000a 	stmdaeq	r0, {r1, r3}
     6ac:	0000571f 	andeq	r5, r0, pc, lsl r7
     6b0:	08230200 	stmdaeq	r3!, {r9}
     6b4:	0005130e 	andeq	r1, r5, lr, lsl #6
     6b8:	57200800 	strpl	r0, [r0, -r0, lsl #16]!
     6bc:	02000000 	andeq	r0, r0, #0
     6c0:	310e0a23 	tstcc	lr, r3, lsr #20
     6c4:	08000005 	stmdaeq	r0, {r0, r2}
     6c8:	00005721 	andeq	r5, r0, r1, lsr #14
     6cc:	0c230200 	sfmeq	f0, 4, [r3], #-0
     6d0:	0aa00400 	beq	fe8016d8 <SCS_BASE+0x1e7f36d8>
     6d4:	22080000 	andcs	r0, r8, #0
     6d8:	00000674 	andeq	r0, r0, r4, ror r6
     6dc:	0410010f 	ldreq	r0, [r0], #-271	; 0x10f
     6e0:	000006dc 	ldrdeq	r0, [r0], -ip
     6e4:	0009d111 	andeq	sp, r9, r1, lsl r1
     6e8:	300a0100 	andcc	r0, sl, r0, lsl #2
     6ec:	00000715 	andeq	r0, r0, r5, lsl r7
     6f0:	000a1307 	andeq	r1, sl, r7, lsl #6
     6f4:	e1070000 	mrs	r0, (UNDEF: 7)
     6f8:	0100000b 	tsteq	r0, fp
     6fc:	00056107 	andeq	r6, r5, r7, lsl #2
     700:	21070200 	mrscs	r0, (UNDEF: 39)
     704:	0300000c 	movweq	r0, #12
     708:	00042a07 	andeq	r2, r4, r7, lsl #20
     70c:	6b070400 	blvs	1c1714 <__Stack_Size+0x1c1314>
     710:	05000009 	streq	r0, [r0, #-9]
     714:	01010600 	tsteq	r1, r0, lsl #12
     718:	00072a1b 	andeq	r2, r7, fp, lsl sl
     71c:	009f0700 	addseq	r0, pc, r0, lsl #14
     720:	07000000 	streq	r0, [r0, -r0]
     724:	000007f5 	strdeq	r0, [r0], -r5
     728:	95040001 	strls	r0, [r4, #-1]
     72c:	01000001 	tsteq	r0, r1
     730:	0007151b 	andeq	r1, r7, fp, lsl r5
     734:	0b210400 	bleq	84173c <__Stack_Size+0x84133c>
     738:	1d010000 	stcne	0, cr0, [r1, #-0]
     73c:	000006de 	ldrdeq	r0, [r0], -lr
     740:	095a0112 	ldmdbeq	sl, {r1, r4, r8}^
     744:	2d010000 	stccs	0, cr0, [r1, #-0]
     748:	00450101 	subeq	r0, r5, r1, lsl #2
     74c:	6c010000 	stcvs	0, cr0, [r1], {-0}
     750:	13000007 	movwne	r0, #7
     754:	00000167 	andeq	r0, r0, r7, ror #2
     758:	6c012d01 	stcvs	13, cr2, [r1], {1}
     75c:	13000007 	movwne	r0, #7
     760:	0000064f 	andeq	r0, r0, pc, asr #12
     764:	69012d01 	stmdbvs	r1, {r0, r8, sl, fp, sp}
     768:	00000000 	andeq	r0, r0, r0
     76c:	69050414 	stmdbvs	r5, {r2, r4, sl}
     770:	1500746e 	strne	r7, [r0, #-1134]	; 0x46e
     774:	0006df01 	andeq	sp, r6, r1, lsl #30
     778:	01f00100 	mvnseq	r0, r0, lsl #2
     77c:	07731601 	ldrbeq	r1, [r3, -r1, lsl #12]!
     780:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     784:	01b00800 	lslseq	r0, r0, #16
     788:	7d020800 	stcvc	8, cr0, [r2, #-0]
     78c:	01170100 	tsteq	r7, r0, lsl #2
     790:	00000804 	andeq	r0, r0, r4, lsl #16
     794:	6901f401 	stmdbvs	r1, {r0, sl, ip, sp, lr, pc}
     798:	b0000000 	andlt	r0, r0, r0
     79c:	c4080001 	strgt	r0, [r8], #-1
     7a0:	02080001 	andeq	r0, r8, #1
     7a4:	1801007d 	stmdane	r1, {r0, r2, r3, r4, r5, r6}
     7a8:	0005f801 	andeq	pc, r5, r1, lsl #16
     7ac:	01010100 	mrseq	r0, (UNDEF: 17)
     7b0:	0001c401 	andeq	ip, r1, r1, lsl #8
     7b4:	0001d808 	andeq	sp, r1, r8, lsl #16
     7b8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
     7bc:	77011901 	strvc	r1, [r1, -r1, lsl #18]
     7c0:	01000006 	tsteq	r0, r6
     7c4:	d8010107 	stmdale	r1, {r0, r1, r2, r8}
     7c8:	24080001 	strcs	r0, [r8], #-1
     7cc:	00080002 	andeq	r0, r8, r2
     7d0:	01000000 	mrseq	r0, (UNDEF: 0)
     7d4:	00000859 	andeq	r0, r0, r9, asr r8
     7d8:	0009441a 	andeq	r4, r9, sl, lsl r4
     7dc:	01090100 	mrseq	r0, (UNDEF: 25)
     7e0:	00000669 	andeq	r0, r0, r9, ror #12
     7e4:	1b6c9102 	blne	1b24bf4 <__Stack_Size+0x1b247f4>
     7e8:	080001fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8}
     7ec:	00001b5a 	andeq	r1, r0, sl, asr fp
     7f0:	00000802 	andeq	r0, r0, r2, lsl #16
     7f4:	0251011c 	subseq	r0, r1, #7
     7f8:	011c6c91 			; <UNDEFINED> instruction: 0x011c6c91
     7fc:	4a400350 	bmi	1001544 <__Stack_Size+0x1001144>
     800:	0a1b0024 	beq	6c0898 <__Stack_Size+0x6c0498>
     804:	80080002 	andhi	r0, r8, r2
     808:	2300001b 	movwcs	r0, #27
     80c:	1c000008 	stcne	0, cr0, [r0], {8}
     810:	31015201 	tstcc	r1, r1, lsl #4
     814:	0351011c 	cmpeq	r1, #7
     818:	1c03830a 	stcne	3, cr8, [r3], {10}
     81c:	40035001 	andmi	r5, r3, r1
     820:	1b00244a 	blne	9950 <__Stack_Size+0x9550>
     824:	08000214 	stmdaeq	r0, {r2, r4, r9}
     828:	00001b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
     82c:	0000083d 	andeq	r0, r0, sp, lsr r8
     830:	0151011c 	cmpeq	r1, ip, lsl r1
     834:	50011c31 	andpl	r1, r1, r1, lsr ip
     838:	244a4003 	strbcs	r4, [sl], #-3
     83c:	02201d00 	eoreq	r1, r0, #0
     840:	1bb90800 	blne	fee42848 <SCS_BASE+0x1ee34848>
     844:	011c0000 	tsteq	ip, r0
     848:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
     84c:	31015101 	tstcc	r1, r1, lsl #2
     850:	0350011c 	cmpeq	r0, #7
     854:	00244a40 	eoreq	r4, r4, r0, asr #20
     858:	78011800 	stmdavc	r1, {fp, ip}
     85c:	01000000 	mrseq	r0, (UNDEF: 0)
     860:	00010128 	andeq	r0, r1, r8, lsr #2
     864:	00000000 	andeq	r0, r0, r0
     868:	02000000 	andeq	r0, r0, #0
     86c:	1e01007d 	mcrne	0, 0, r0, cr1, cr13, {3}
     870:	00000740 	andeq	r0, r0, r0, asr #14
	...
     87c:	01007d02 	tsteq	r0, r2, lsl #26
     880:	000008c0 	andeq	r0, r0, r0, asr #17
     884:	0007531f 	andeq	r5, r7, pc, lsl r3
     888:	00002000 	andeq	r2, r0, r0
     88c:	075f1f00 	ldrbeq	r1, [pc, -r0, lsl #30]
     890:	00800000 	addeq	r0, r0, r0
     894:	40200000 	eormi	r0, r0, r0
     898:	00000007 	andeq	r0, r0, r7
     89c:	00000000 	andeq	r0, r0, r0
     8a0:	01000000 	mrseq	r0, (UNDEF: 0)
     8a4:	531f012d 	tstpl	pc, #1073741835	; 0x4000000b
     8a8:	ac000007 	stcge	0, cr0, [r0], {7}
     8ac:	21000000 	mrscs	r0, (UNDEF: 0)
	...
     8b8:	00075f22 	andeq	r5, r7, r2, lsr #30
     8bc:	00000000 	andeq	r0, r0, r0
     8c0:	0b0e0119 	bleq	380d2c <__Stack_Size+0x38092c>
     8c4:	7b010000 	blvc	408cc <__Stack_Size+0x404cc>
     8c8:	02240101 	eoreq	r0, r4, #1073741824	; 0x40000000
     8cc:	024c0800 	subeq	r0, ip, #0
     8d0:	00e60800 	rsceq	r0, r6, r0, lsl #16
     8d4:	3f010000 	svccc	0x00010000
     8d8:	23000009 	movwcs	r0, #9
     8dc:	00746164 	rsbseq	r6, r4, r4, ror #2
     8e0:	69017b01 	stmdbvs	r1, {r0, r8, r9, fp, ip, sp, lr}
     8e4:	06000000 	streq	r0, [r0], -r0
     8e8:	1b000001 	blne	8f4 <__Stack_Size+0x4f4>
     8ec:	08000230 	stmdaeq	r0, {r4, r5, r9}
     8f0:	00001bd8 	ldrdeq	r1, [r0], -r8
     8f4:	00000908 	andeq	r0, r0, r8, lsl #18
     8f8:	0251011c 	subseq	r0, r1, #7
     8fc:	011c4008 	tsteq	ip, r8
     900:	000c0550 	andeq	r0, ip, r0, asr r5
     904:	00400044 	subeq	r0, r0, r4, asr #32
     908:	0002381b 	andeq	r3, r2, fp, lsl r8
     90c:	001bf708 	andseq	pc, fp, r8, lsl #14
     910:	00092500 	andeq	r2, r9, r0, lsl #10
     914:	51011c00 	tstpl	r1, r0, lsl #24
     918:	1c007402 	cfstrsne	mvf7, [r0], {2}
     91c:	0c055001 	stceq	0, cr5, [r5], {1}
     920:	40004400 	andmi	r4, r0, r0, lsl #8
     924:	02401d00 	subeq	r1, r0, #0
     928:	1c100800 	ldcne	8, cr0, [r0], {-0}
     92c:	011c0000 	tsteq	ip, r0
     930:	40080251 	andmi	r0, r8, r1, asr r2
     934:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     938:	0044000c 	subeq	r0, r4, ip
     93c:	19000040 	stmdbne	r0, {r6}
     940:	00009401 	andeq	r9, r0, r1, lsl #8
     944:	01810100 	orreq	r0, r1, r0, lsl #2
     948:	00000001 	andeq	r0, r0, r1
     94c:	00000000 	andeq	r0, r0, r0
     950:	00012700 	andeq	r2, r1, r0, lsl #14
     954:	09ba0100 	ldmibeq	sl!, {r8}
     958:	14240000 	strtne	r0, [r4], #-0
     95c:	01000006 	tsteq	r0, r6
     960:	00690181 	rsbeq	r0, r9, r1, lsl #3
     964:	01470000 	mrseq	r0, (UNDEF: 71)
     968:	95250000 	strls	r0, [r5, #-0]!
     96c:	01000009 	tsteq	r0, r9
     970:	00690183 	rsbeq	r0, r9, r3, lsl #3
     974:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
     978:	001b0000 	andseq	r0, fp, r0
     97c:	c0000000 	andgt	r0, r0, r0
     980:	8e000008 	cdphi	0, 0, cr0, cr0, cr8, {0}
     984:	1c000009 	stcne	0, cr0, [r0], {9}
     988:	75025001 	strvc	r5, [r2, #-1]
     98c:	001b0030 	andseq	r0, fp, r0, lsr r0
     990:	c0000000 	andgt	r0, r0, r0
     994:	a2000008 	andge	r0, r0, #8
     998:	1c000009 	stcne	0, cr0, [r0], {9}
     99c:	74025001 	strvc	r5, [r2], #-1
     9a0:	00260030 	eoreq	r0, r6, r0, lsr r0
     9a4:	01000000 	mrseq	r0, (UNDEF: 0)
     9a8:	000008c0 	andeq	r0, r0, r0, asr #17
     9ac:	0850011c 	ldmdaeq	r0, {r2, r3, r4, r8}^
     9b0:	f6090074 			; <UNDEFINED> instruction: 0xf6090074
     9b4:	2200751e 	andcs	r7, r0, #125829120	; 0x7800000
     9b8:	01190000 	tsteq	r9, r0
     9bc:	0000093a 	andeq	r0, r0, sl, lsr r9
     9c0:	01018d01 	tsteq	r1, r1, lsl #26
     9c4:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     9c8:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     9cc:	000001d8 	ldrdeq	r0, [r0], -r8
     9d0:	0009fd01 	andeq	pc, r9, r1, lsl #26
     9d4:	74732300 	ldrbtvc	r2, [r3], #-768	; 0x300
     9d8:	8d010072 	stchi	0, cr0, [r1, #-456]	; 0xfffffe38
     9dc:	0009fd01 	andeq	pc, r9, r1, lsl #26
     9e0:	0001f800 	andeq	pc, r1, r0, lsl #16
     9e4:	00692700 	rsbeq	r2, r9, r0, lsl #14
     9e8:	6c018f01 	stcvs	15, cr8, [r1], {1}
     9ec:	19000007 	stmdbne	r0, {r0, r1, r2}
     9f0:	28000002 	stmdacs	r0, {r1}
     9f4:	0800025a 	stmdaeq	r0, {r1, r3, r4, r6, r9}
     9f8:	000008c0 	andeq	r0, r0, r0, asr #17
     9fc:	03041000 	movweq	r1, #16384	; 0x4000
     a00:	0200000a 	andeq	r0, r0, #10
     a04:	09900801 	ldmibeq	r0, {r0, fp}
     a08:	01190000 	tsteq	r9, r0
     a0c:	000003f1 	strdeq	r0, [r0], -r1
     a10:	01019601 	tsteq	r1, r1, lsl #12
     a14:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     a18:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
     a1c:	0000022d 	andeq	r0, r0, sp, lsr #4
     a20:	000aa001 	andeq	sl, sl, r1
     a24:	025c2400 	subseq	r2, ip, #0
     a28:	96010000 	strls	r0, [r1], -r0
     a2c:	00005701 	andeq	r5, r0, r1, lsl #14
     a30:	00024d00 	andeq	r4, r2, r0, lsl #26
     a34:	09952500 	ldmibeq	r5, {r8, sl, sp}
     a38:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
     a3c:	00005701 	andeq	r5, r0, r1, lsl #14
     a40:	00026e00 	andeq	r6, r2, r0, lsl #28
     a44:	02761b00 	rsbseq	r1, r6, #0
     a48:	08c00800 	stmiaeq	r0, {fp}^
     a4c:	0a7b0000 	beq	1ec0a54 <__Stack_Size+0x1ec0654>
     a50:	011c0000 	tsteq	ip, r0
     a54:	00742450 	rsbseq	r2, r4, r0, asr r4
     a58:	2324fc09 	msrcs	CPSR_s, #2304	; 0x900
     a5c:	09007437 	stmdbeq	r0, {r0, r1, r2, r4, r5, sl, ip, sp, lr}
     a60:	302324fc 	strdcc	r2, [r3], -ip	; <UNPREDICTABLE>
     a64:	fc090074 	stc2	0, cr0, [r9], {116}	; 0x74
     a68:	40302324 	eorsmi	r2, r0, r4, lsr #6
     a6c:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
     a70:	80000039 	andhi	r0, r0, r9, lsr r0
     a74:	0001282b 	andeq	r2, r1, fp, lsr #16
     a78:	26001316 			; <UNDEFINED> instruction: 0x26001316
     a7c:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
     a80:	0008c001 	andeq	ip, r8, r1
     a84:	50011c00 	andpl	r1, r1, r0, lsl #24
     a88:	74377415 	ldrtvc	r7, [r7], #-1045	; 0x415
     a8c:	40307430 	eorsmi	r7, r0, r0, lsr r4
     a90:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
     a94:	80000039 	andhi	r0, r0, r9, lsr r0
     a98:	0001282b 	andeq	r2, r1, fp, lsr #16
     a9c:	00001316 	andeq	r1, r0, r6, lsl r3
     aa0:	01f50119 	mvnseq	r0, r9, lsl r1
     aa4:	a3010000 	movwge	r0, #4096	; 0x1000
     aa8:	028e0101 	addeq	r0, lr, #1073741824	; 0x40000000
     aac:	02a20800 	adceq	r0, r2, #0
     ab0:	02db0800 	sbcseq	r0, fp, #0
     ab4:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
     ab8:	2400000a 	strcs	r0, [r0], #-10
     abc:	000002d2 	ldrdeq	r0, [r0], -r2
     ac0:	5701a301 	strpl	sl, [r1, -r1, lsl #6]
     ac4:	fb000000 	blx	ace <__Stack_Size+0x6ce>
     ac8:	1b000002 	blne	ad8 <__Stack_Size+0x6d8>
     acc:	08000298 	stmdaeq	r0, {r3, r4, r7, r9}
     ad0:	00000a0a 	andeq	r0, r0, sl, lsl #20
     ad4:	00000ae1 	andeq	r0, r0, r1, ror #21
     ad8:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     adc:	25380074 	ldrcs	r0, [r8, #-116]!	; 0x74
     ae0:	02a22600 	adceq	r2, r2, #0
     ae4:	0a010800 	beq	42aec <__Stack_Size+0x426ec>
     ae8:	1c00000a 	stcne	0, cr0, [r0], {10}
     aec:	74055001 	strvc	r5, [r5], #-1
     af0:	1aff0800 	bne	fffc2af8 <SCS_BASE+0x1ffb4af8>
     af4:	01190000 	tsteq	r9, r0
     af8:	00000391 	muleq	r0, r1, r3
     afc:	0101a901 	tsteq	r1, r1, lsl #18
     b00:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
     b04:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     b08:	0000031c 	andeq	r0, r0, ip, lsl r3
     b0c:	000b4901 	andeq	r4, fp, r1, lsl #18
     b10:	00c62400 	sbceq	r2, r6, r0, lsl #8
     b14:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
     b18:	00004501 	andeq	r4, r0, r1, lsl #10
     b1c:	00033c00 	andeq	r3, r3, r0, lsl #24
     b20:	02ac1b00 	adceq	r1, ip, #0
     b24:	0aa00800 	beq	fe802b2c <SCS_BASE+0x1e7f4b2c>
     b28:	0b370000 	bleq	dc0b30 <__Stack_Size+0xdc0730>
     b2c:	011c0000 	tsteq	ip, r0
     b30:	00740450 	rsbseq	r0, r4, r0, asr r4
     b34:	26002540 	strcs	r2, [r0], -r0, asr #10
     b38:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     b3c:	000aa001 	andeq	sl, sl, r1
     b40:	50011c00 	andpl	r1, r1, r0, lsl #24
     b44:	00007402 	andeq	r7, r0, r2, lsl #8
     b48:	90011900 	andls	r1, r1, r0, lsl #18
     b4c:	01000000 	mrseq	r0, (UNDEF: 0)
     b50:	000101b0 			; <UNDEFINED> instruction: 0x000101b0
     b54:	00000000 	andeq	r0, r0, r0
     b58:	5a000000 	bpl	b60 <__Stack_Size+0x760>
     b5c:	01000003 	tsteq	r0, r3
     b60:	00000bc4 	andeq	r0, r0, r4, asr #23
     b64:	00061424 	andeq	r1, r6, r4, lsr #8
     b68:	01b00100 	lslseq	r0, r0, #2
     b6c:	00000069 	andeq	r0, r0, r9, rrx
     b70:	0000037a 	andeq	r0, r0, sl, ror r3
     b74:	00099525 	andeq	r9, r9, r5, lsr #10
     b78:	01b20100 			; <UNDEFINED> instruction: 0x01b20100
     b7c:	00000069 	andeq	r0, r0, r9, rrx
     b80:	000003d7 	ldrdeq	r0, [r0], -r7
     b84:	0000001b 	andeq	r0, r0, fp, lsl r0
     b88:	001c2d00 	andseq	r2, ip, r0, lsl #26
     b8c:	000b9800 	andeq	r9, fp, r0, lsl #16
     b90:	50011c00 	andpl	r1, r1, r0, lsl #24
     b94:	00307502 	eorseq	r7, r0, r2, lsl #10
     b98:	0000001b 	andeq	r0, r0, fp, lsl r0
     b9c:	001c2d00 	andseq	r2, ip, r0, lsl #26
     ba0:	000bac00 	andeq	sl, fp, r0, lsl #24
     ba4:	50011c00 	andpl	r1, r1, r0, lsl #24
     ba8:	00307402 	eorseq	r7, r0, r2, lsl #8
     bac:	00000026 	andeq	r0, r0, r6, lsr #32
     bb0:	1c2d0100 	stfnes	f0, [sp], #-0
     bb4:	011c0000 	tsteq	ip, r0
     bb8:	00740850 	rsbseq	r0, r4, r0, asr r8
     bbc:	751ef609 	ldrvc	pc, [lr, #-1545]	; 0x609
     bc0:	00002200 	andeq	r2, r0, r0, lsl #4
     bc4:	09360119 	ldmdbeq	r6!, {r0, r3, r4, r8}
     bc8:	bd010000 	stclt	0, cr0, [r1, #-0]
     bcc:	02b60101 	adcseq	r0, r6, #1073741824	; 0x40000000
     bd0:	02c80800 	sbceq	r0, r8, #0
     bd4:	040b0800 	streq	r0, [fp], #-2048	; 0x800
     bd8:	07010000 	streq	r0, [r1, -r0]
     bdc:	2300000c 	movwcs	r0, #12
     be0:	00727473 	rsbseq	r7, r2, r3, ror r4
     be4:	fd01bd01 	stc2	13, cr11, [r1, #-4]
     be8:	2b000009 	blcs	c14 <__Stack_Size+0x814>
     bec:	27000004 	strcs	r0, [r0, -r4]
     bf0:	bf010069 	svclt	0x00010069
     bf4:	00076c01 	andeq	r6, r7, r1, lsl #24
     bf8:	00044c00 	andeq	r4, r4, r0, lsl #24
     bfc:	02c42800 	sbceq	r2, r4, #0
     c00:	1c2d0800 	stcne	8, cr0, [sp], #-0
     c04:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     c08:	0003ed01 	andeq	lr, r3, r1, lsl #26
     c0c:	01c60100 	biceq	r0, r6, r0, lsl #2
     c10:	00000001 	andeq	r0, r0, r1
     c14:	00000000 	andeq	r0, r0, r0
     c18:	00046000 	andeq	r6, r4, r0
     c1c:	0c9d0100 	ldfeqs	f0, [sp], {0}
     c20:	5c240000 	stcpl	0, cr0, [r4], #-0
     c24:	01000002 	tsteq	r0, r2
     c28:	005701c6 	subseq	r0, r7, r6, asr #3
     c2c:	04800000 	streq	r0, [r0], #0
     c30:	95250000 	strls	r0, [r5, #-0]!
     c34:	01000009 	tsteq	r0, r9
     c38:	005701c8 	subseq	r0, r7, r8, asr #3
     c3c:	04a10000 	strteq	r0, [r1], #0
     c40:	001b0000 	andseq	r0, fp, r0
     c44:	2d000000 	stccs	0, cr0, [r0, #-0]
     c48:	7800001c 	stmdavc	r0, {r2, r3, r4}
     c4c:	1c00000c 	stcne	0, cr0, [r0], {12}
     c50:	74245001 	strtvc	r5, [r4], #-1
     c54:	24fc0900 	ldrbtcs	r0, [ip], #2304	; 0x900
     c58:	00743723 	rsbseq	r3, r4, r3, lsr #14
     c5c:	2324fc09 	msrcs	CPSR_s, #2304	; 0x900
     c60:	09007430 	stmdbeq	r0, {r4, r5, sl, ip, sp, lr}
     c64:	302324fc 	strdcc	r2, [r3], -ip	; <UNPREDICTABLE>
     c68:	22244b40 	eorcs	r4, r4, #65536	; 0x10000
     c6c:	0000390c 	andeq	r3, r0, ip, lsl #18
     c70:	01282b80 	smlawbeq	r8, r0, fp, r2
     c74:	00131600 	andseq	r1, r3, r0, lsl #12
     c78:	00000026 	andeq	r0, r0, r6, lsr #32
     c7c:	1c2d0100 	stfnes	f0, [sp], #-0
     c80:	011c0000 	tsteq	ip, r0
     c84:	37741550 			; <UNDEFINED> instruction: 0x37741550
     c88:	30743074 	rsbscc	r3, r4, r4, ror r0
     c8c:	22244b40 	eorcs	r4, r4, #65536	; 0x10000
     c90:	0000390c 	andeq	r3, r0, ip, lsl #18
     c94:	01282b80 	smlawbeq	r8, r0, fp, r2
     c98:	00131600 	andseq	r1, r3, r0, lsl #12
     c9c:	f1011900 			; <UNDEFINED> instruction: 0xf1011900
     ca0:	01000001 	tsteq	r0, r1
     ca4:	000101d3 	ldrdeq	r0, [r1], -r3
     ca8:	00000000 	andeq	r0, r0, r0
     cac:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     cb0:	01000005 	tsteq	r0, r5
     cb4:	00000cf3 	strdeq	r0, [r0], -r3
     cb8:	0002d224 	andeq	sp, r2, r4, lsr #4
     cbc:	01d30100 	bicseq	r0, r3, r0, lsl #2
     cc0:	00000057 	andeq	r0, r0, r7, asr r0
     cc4:	0000052e 	andeq	r0, r0, lr, lsr #10
     cc8:	0000001b 	andeq	r0, r0, fp, lsl r0
     ccc:	000c0700 	andeq	r0, ip, r0, lsl #14
     cd0:	000cde00 	andeq	sp, ip, r0, lsl #28
     cd4:	50011c00 	andpl	r1, r1, r0, lsl #24
     cd8:	38007404 	stmdacc	r0, {r2, sl, ip, sp, lr}
     cdc:	00260025 	eoreq	r0, r6, r5, lsr #32
     ce0:	01000000 	mrseq	r0, (UNDEF: 0)
     ce4:	00000c07 	andeq	r0, r0, r7, lsl #24
     ce8:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     cec:	ff080074 			; <UNDEFINED> instruction: 0xff080074
     cf0:	1900001a 	stmdbne	r0, {r1, r3, r4}
     cf4:	00038d01 	andeq	r8, r3, r1, lsl #26
     cf8:	01d90100 	bicseq	r0, r9, r0, lsl #2
     cfc:	00000001 	andeq	r0, r0, r1
     d00:	00000000 	andeq	r0, r0, r0
     d04:	00054f00 	andeq	r4, r5, r0, lsl #30
     d08:	0d460100 	stfeqe	f0, [r6, #-0]
     d0c:	c6240000 	strtgt	r0, [r4], -r0
     d10:	01000000 	mrseq	r0, (UNDEF: 0)
     d14:	004501d9 	ldrdeq	r0, [r5], #-25	; 0xffffffe7
     d18:	056f0000 	strbeq	r0, [pc, #-0]!	; d20 <__Stack_Size+0x920>
     d1c:	001b0000 	andseq	r0, fp, r0
     d20:	9d000000 	stcls	0, cr0, [r0, #-0]
     d24:	3400000c 	strcc	r0, [r0], #-12
     d28:	1c00000d 	stcne	0, cr0, [r0], {13}
     d2c:	74045001 	strvc	r5, [r4], #-1
     d30:	00254000 	eoreq	r4, r5, r0
     d34:	00000026 	andeq	r0, r0, r6, lsr #32
     d38:	0c9d0100 	ldfeqs	f0, [sp], {0}
     d3c:	011c0000 	tsteq	ip, r0
     d40:	00740250 	rsbseq	r0, r4, r0, asr r2
     d44:	01290000 	teqeq	r9, r0
     d48:	000005e6 	andeq	r0, r0, r6, ror #11
     d4c:	0101e001 	tsteq	r1, r1
     d50:	00000069 	andeq	r0, r0, r9, rrx
	...
     d5c:	01007d02 	tsteq	r0, r2, lsl #26
     d60:	018f0119 	orreq	r0, pc, r9, lsl r1	; <UNPREDICTABLE>
     d64:	ec010000 	stc	0, cr0, [r1], {-0}
     d68:	02c80101 	sbceq	r0, r8, #1073741824	; 0x40000000
     d6c:	02f40800 	rscseq	r0, r4, #0
     d70:	058d0800 	streq	r0, [sp, #2048]	; 0x800
     d74:	c4010000 	strgt	r0, [r1], #-0
     d78:	2400000d 	strcs	r0, [r0], #-13
     d7c:	00000c70 	andeq	r0, r0, r0, ror ip
     d80:	4501ec01 	strmi	lr, [r1, #-3073]	; 0xc01
     d84:	ad000000 	stcge	0, cr0, [r0, #-0]
     d88:	1b000005 	blne	da4 <__Stack_Size+0x9a4>
     d8c:	080002d2 	stmdaeq	r0, {r1, r4, r6, r7, r9}
     d90:	00001c41 	andeq	r1, r0, r1, asr #24
     d94:	00000d9e 	muleq	r0, lr, sp
     d98:	0150011c 	cmpeq	r0, ip, lsl r1
     d9c:	e41b0031 	ldr	r0, [fp], #-49	; 0x31
     da0:	41080002 	tstmi	r8, r2
     da4:	b200001c 	andlt	r0, r0, #28
     da8:	1c00000d 	stcne	0, cr0, [r0], {13}
     dac:	09025001 	stmdbeq	r2, {r0, ip, lr}
     db0:	ee2600fe 	mcr	0, 1, r0, cr6, cr14, {7}
     db4:	01080002 	tsteq	r8, r2
     db8:	00001c41 	andeq	r1, r0, r1, asr #24
     dbc:	0250011c 	subseq	r0, r0, #7
     dc0:	00000074 	andeq	r0, r0, r4, ror r0
     dc4:	048a012a 	streq	r0, [sl], #298	; 0x12a
     dc8:	bd010000 	stclt	0, cr0, [r1, #-0]
     dcc:	00570103 	subseq	r0, r7, r3, lsl #2
     dd0:	02f40000 	rscseq	r0, r4, #0
     dd4:	03280800 	teqeq	r8, #0
     dd8:	05e80800 	strbeq	r0, [r8, #2048]!	; 0x800
     ddc:	20010000 	andcs	r0, r1, r0
     de0:	2300000e 	movwcs	r0, #14
     de4:	00417062 	subeq	r7, r1, r2, rrx
     de8:	fd03bd01 	stc2	13, cr11, [r3, #-4]
     dec:	08000009 	stmdaeq	r0, {r0, r3}
     df0:	2b000006 	blcs	e10 <__Stack_Size+0xa10>
     df4:	00427062 	subeq	r7, r2, r2, rrx
     df8:	fd03bd01 	stc2	13, cr11, [r3, #-4]
     dfc:	01000009 	tsteq	r0, r9
     e00:	013a2c51 	teqeq	sl, r1, asr ip
     e04:	bd010000 	stclt	0, cr0, [r1, #-0]
     e08:	00076c03 	andeq	r6, r7, r3, lsl #24
     e0c:	25520100 	ldrbcs	r0, [r2, #-256]	; 0x100
     e10:	00000011 	andeq	r0, r0, r1, lsl r0
     e14:	5703bf01 	strpl	fp, [r3, -r1, lsl #30]
     e18:	26000000 	strcs	r0, [r0], -r0
     e1c:	00000006 	andeq	r0, r0, r6
     e20:	0c98012a 	ldfeqs	f0, [r8], {42}	; 0x2a
     e24:	cb010000 	blgt	40e2c <__Stack_Size+0x40a2c>
     e28:	00570103 	subseq	r0, r7, r3, lsl #2
     e2c:	03280000 	teqeq	r8, #0
     e30:	03420800 	movteq	r0, #10240	; 0x2800
     e34:	063a0800 	ldrteq	r0, [sl], -r0, lsl #16
     e38:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
     e3c:	2400000e 	strcs	r0, [r0], #-14
     e40:	000004ee 	andeq	r0, r0, lr, ror #9
     e44:	fd03cb01 	stc2	11, cr12, [r3, #-4]
     e48:	5a000009 	bpl	e74 <__Stack_Size+0xa74>
     e4c:	2c000006 	stccs	0, cr0, [r0], {6}
     e50:	00000bc8 	andeq	r0, r0, r8, asr #23
     e54:	fd03cb01 	stc2	11, cr12, [r3, #-4]
     e58:	01000009 	tsteq	r0, r9
     e5c:	07fd2551 	ubfxeq	r2, r1, #10, #30
     e60:	cd010000 	stcgt	0, cr0, [r1, #-0]
     e64:	00005703 	andeq	r5, r0, r3, lsl #14
     e68:	00067b00 	andeq	r7, r6, r0, lsl #22
     e6c:	01190000 	tsteq	r9, r0
     e70:	000009ab 	andeq	r0, r0, fp, lsr #19
     e74:	01041201 	tsteq	r4, r1, lsl #4
     e78:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     e7c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     e80:	0000068f 	andeq	r0, r0, pc, lsl #13
     e84:	00101501 	andseq	r1, r0, r1, lsl #10
     e88:	14302400 	ldrtne	r2, [r0], #-1024	; 0x400
     e8c:	12010000 	andne	r0, r1, #0
     e90:	00006904 	andeq	r6, r0, r4, lsl #18
     e94:	0006bb00 	andeq	fp, r6, r0, lsl #22
     e98:	09622400 	stmdbeq	r2!, {sl, sp}^
     e9c:	12010000 	andne	r0, r1, #0
     ea0:	00004504 	andeq	r4, r0, r4, lsl #10
     ea4:	0006dc00 	andeq	sp, r6, r0, lsl #24
     ea8:	04761a00 	ldrbteq	r1, [r6], #-2560	; 0xa00
     eac:	14010000 	strne	r0, [r1], #-0
     eb0:	0006d104 	andeq	sp, r6, r4, lsl #2
     eb4:	60910200 	addsvs	r0, r1, r0, lsl #4
     eb8:	0003521b 	andeq	r5, r3, fp, lsl r2
     ebc:	001c5508 	andseq	r5, ip, r8, lsl #10
     ec0:	000ecc00 	andeq	ip, lr, r0, lsl #24
     ec4:	50011c00 	andpl	r1, r1, r0, lsl #24
     ec8:	00007d02 	andeq	r7, r0, r2, lsl #26
     ecc:	0003761b 	andeq	r7, r3, fp, lsl r6
     ed0:	001c6f08 	andseq	r6, ip, r8, lsl #30
     ed4:	000ee300 	andeq	lr, lr, r0, lsl #6
     ed8:	50011c00 	andpl	r1, r1, r0, lsl #24
     edc:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     ee0:	1b004001 	blne	10eec <__Stack_Size+0x10aec>
     ee4:	0800037c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9}
     ee8:	00000d60 	andeq	r0, r0, r0, ror #26
     eec:	00000ef6 	strdeq	r0, [r0], -r6
     ef0:	0150011c 	cmpeq	r0, ip, lsl r1
     ef4:	841b003a 	ldrhi	r0, [fp], #-58	; 0x3a
     ef8:	83080003 	movwhi	r0, #32771	; 0x8003
     efc:	1300001c 	movwne	r0, #28
     f00:	1c00000f 	stcne	0, cr0, [r0], {15}
     f04:	7d025101 	stfvcs	f5, [r2, #-4]
     f08:	50011c00 	andpl	r1, r1, r0, lsl #24
     f0c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     f10:	1b004001 	blne	10f1c <__Stack_Size+0x10b1c>
     f14:	08000390 	stmdaeq	r0, {r4, r7, r8, r9}
     f18:	00001c9c 	muleq	r0, ip, ip
     f1c:	00000f37 	andeq	r0, r0, r7, lsr pc
     f20:	0252011c 	subseq	r0, r2, #7
     f24:	011c0074 	tsteq	ip, r4, ror r0
     f28:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     f2c:	50011c05 	andpl	r1, r1, r5, lsl #24
     f30:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     f34:	1b004001 	blne	10f40 <__Stack_Size+0x10b40>
     f38:	080003a0 	stmdaeq	r0, {r5, r7, r8, r9}
     f3c:	00001c6f 	andeq	r1, r0, pc, ror #24
     f40:	00000f4e 	andeq	r0, r0, lr, asr #30
     f44:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     f48:	0044000c 	subeq	r0, r4, ip
     f4c:	a61b0040 	ldrge	r0, [fp], -r0, asr #32
     f50:	60080003 	andvs	r0, r8, r3
     f54:	6100000d 	tstvs	r0, sp
     f58:	1c00000f 	stcne	0, cr0, [r0], {15}
     f5c:	3a015001 	bcc	54f68 <__Stack_Size+0x54b68>
     f60:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
     f64:	1c830800 	stcne	8, cr0, [r3], {0}
     f68:	0f7e0000 	svceq	0x007e0000
     f6c:	011c0000 	tsteq	ip, r0
     f70:	007d0251 	rsbseq	r0, sp, r1, asr r2
     f74:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     f78:	0044000c 	subeq	r0, r4, ip
     f7c:	ba1b0040 	blt	6c1084 <__Stack_Size+0x6c0c84>
     f80:	9c080003 	stcls	0, cr0, [r8], {3}
     f84:	a100001c 	tstge	r0, ip, lsl r0
     f88:	1c00000f 	stcne	0, cr0, [r0], {15}
     f8c:	31015201 	tstcc	r1, r1, lsl #4
     f90:	0351011c 	cmpeq	r1, #7
     f94:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     f98:	0c055001 	stceq	0, cr5, [r5], {1}
     f9c:	40004400 	andmi	r4, r0, r0, lsl #8
     fa0:	03c81b00 	biceq	r1, r8, #0
     fa4:	1c6f0800 	stclne	8, cr0, [pc], #-0	; fac <__Stack_Size+0xbac>
     fa8:	0fb80000 	svceq	0x00b80000
     fac:	011c0000 	tsteq	ip, r0
     fb0:	000c0550 	andeq	r0, ip, r0, asr r5
     fb4:	00400048 	subeq	r0, r0, r8, asr #32
     fb8:	0003ce1b 	andeq	ip, r3, fp, lsl lr
     fbc:	000d6008 	andeq	r6, sp, r8
     fc0:	000fcb00 	andeq	ip, pc, r0, lsl #22
     fc4:	50011c00 	andpl	r1, r1, r0, lsl #24
     fc8:	1b003a01 	blne	f7d4 <__Stack_Size+0xf3d4>
     fcc:	080003d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9}
     fd0:	00001c83 	andeq	r1, r0, r3, lsl #25
     fd4:	00000fe8 	andeq	r0, r0, r8, ror #31
     fd8:	0251011c 	subseq	r0, r1, #7
     fdc:	011c007d 	tsteq	ip, sp, ror r0
     fe0:	000c0550 	andeq	r0, ip, r0, asr r5
     fe4:	00400048 	subeq	r0, r0, r8, asr #32
     fe8:	0003e21b 	andeq	lr, r3, fp, lsl r2
     fec:	001c9c08 	andseq	r9, ip, r8, lsl #24
     ff0:	00100b00 	andseq	r0, r0, r0, lsl #22
     ff4:	52011c00 	andpl	r1, r1, #0
     ff8:	011c3101 	tsteq	ip, r1, lsl #2
     ffc:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    1000:	50011c05 	andpl	r1, r1, r5, lsl #24
    1004:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1008:	28004000 	stmdacs	r0, {lr}
    100c:	080003ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9}
    1010:	00001cba 			; <UNDEFINED> instruction: 0x00001cba
    1014:	16011900 	strne	r1, [r1], -r0, lsl #18
    1018:	01000009 	tsteq	r0, r9
    101c:	fc0101ff 	stc2	1, cr0, [r1], {255}	; 0xff
    1020:	cc080003 	stcgt	0, cr0, [r8], {3}
    1024:	fa080007 	blx	201048 <__Stack_Size+0x200c48>
    1028:	01000006 	tsteq	r0, r6
    102c:	000013ea 	andeq	r1, r0, sl, ror #7
    1030:	000aff2d 	andeq	pc, sl, sp, lsr #30
    1034:	02010100 	andeq	r0, r1, #0
    1038:	00000057 	andeq	r0, r0, r7, asr r0
    103c:	0cb92500 	cfldr32eq	mvfx2, [r9]
    1040:	02010000 	andeq	r0, r1, #0
    1044:	00006902 	andeq	r6, r0, r2, lsl #18
    1048:	00072600 	andeq	r2, r7, r0, lsl #12
    104c:	006e1a00 	rsbeq	r1, lr, r0, lsl #20
    1050:	03010000 	movweq	r0, #4096	; 0x1000
    1054:	0013ea02 	andseq	lr, r3, r2, lsl #20
    1058:	58910200 	ldmpl	r1, {r9}
    105c:	01006927 	tsteq	r0, r7, lsr #18
    1060:	076c0204 	strbeq	r0, [ip, -r4, lsl #4]!
    1064:	07500000 	ldrbeq	r0, [r0, -r0]
    1068:	b82d0000 	stmdalt	sp!, {}	; <UNPREDICTABLE>
    106c:	01000003 	tsteq	r0, r3
    1070:	00690208 	rsbeq	r0, r9, r8, lsl #4
    1074:	25000000 	strcs	r0, [r0, #-0]
    1078:	000004cf 	andeq	r0, r0, pc, asr #9
    107c:	69020901 	stmdbvs	r2, {r0, r8, fp}
    1080:	a7000000 	strge	r0, [r0, -r0]
    1084:	2e000007 	cdpcs	0, 0, cr0, cr0, cr7, {0}
    1088:	0800048a 	stmdaeq	r0, {r1, r3, r7, sl}
    108c:	08000594 	stmdaeq	r0, {r2, r4, r7, r8, sl}
    1090:	000011b7 			; <UNDEFINED> instruction: 0x000011b7
    1094:	0003ab25 	andeq	sl, r3, r5, lsr #22
    1098:	02450100 	subeq	r0, r5, #0
    109c:	00000045 	andeq	r0, r0, r5, asr #32
    10a0:	000007c6 	andeq	r0, r0, r6, asr #15
    10a4:	0003c025 	andeq	ip, r3, r5, lsr #32
    10a8:	02460100 	subeq	r0, r6, #0
    10ac:	0000007a 	andeq	r0, r0, sl, ror r0
    10b0:	000007fd 	strdeq	r0, [r0], -sp
    10b4:	0002fe25 	andeq	pc, r2, r5, lsr #28
    10b8:	02480100 	subeq	r0, r8, #0
    10bc:	000013fa 	strdeq	r1, [r0], -sl
    10c0:	00000828 	andeq	r0, r0, r8, lsr #16
    10c4:	00034d1a 	andeq	r4, r3, sl, lsl sp
    10c8:	02490100 	subeq	r0, r9, #0
    10cc:	000013ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    10d0:	254f9102 	strbcs	r9, [pc, #-258]	; fd6 <__Stack_Size+0xbd6>
    10d4:	0000068b 	andeq	r0, r0, fp, lsl #13
    10d8:	7a024b01 	bvc	93ce4 <__Stack_Size+0x938e4>
    10dc:	74000000 	strvc	r0, [r0], #-0
    10e0:	2f000008 	svccs	0x00000008
    10e4:	00000773 	andeq	r0, r0, r3, ror r7
    10e8:	08000548 	stmdaeq	r0, {r3, r6, r8, sl}
    10ec:	0800054a 	stmdaeq	r0, {r1, r3, r6, r8, sl}
    10f0:	2802a001 	stmdacs	r2, {r0, sp, pc}
    10f4:	080004b0 	stmdaeq	r0, {r4, r5, r7, sl}
    10f8:	00001cd3 	ldrdeq	r1, [r0], -r3
    10fc:	0004c41b 	andeq	ip, r4, fp, lsl r4
    1100:	001cdd08 	andseq	sp, ip, r8, lsl #26
    1104:	00111000 	andseq	r1, r1, r0
    1108:	50011c00 	andpl	r1, r1, r0, lsl #24
    110c:	00350802 	eorseq	r0, r5, r2, lsl #16
    1110:	0004f028 	andeq	pc, r4, r8, lsr #32
    1114:	001cf108 	andseq	pc, ip, r8, lsl #2
    1118:	04fe2800 	ldrbteq	r2, [lr], #2048	; 0x800
    111c:	0af60800 	beq	ffd83124 <SCS_BASE+0x1fd75124>
    1120:	0c280000 	stceq	0, cr0, [r8], #-0
    1124:	09080005 	stmdbeq	r8, {r0, r2}
    1128:	1b00001d 	blne	11a4 <__Stack_Size+0xda4>
    112c:	08000514 	stmdaeq	r0, {r2, r4, r8, sl}
    1130:	00000bc4 	andeq	r0, r0, r4, asr #23
    1134:	00001142 	andeq	r1, r0, r2, asr #2
    1138:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    113c:	00279b03 	eoreq	r9, r7, r3, lsl #22
    1140:	221b0008 	andscs	r0, fp, #8
    1144:	13080005 	movwne	r0, #32773	; 0x8005
    1148:	5c00001d 	stcpl	0, cr0, [r0], {29}
    114c:	1c000011 	stcne	0, cr0, [r0], {17}
    1150:	31015101 	tstcc	r1, r1, lsl #2
    1154:	0350011c 	cmpeq	r0, #7
    1158:	00244a40 	eoreq	r4, r4, r0, asr #20
    115c:	0005281b 	andeq	r2, r5, fp, lsl r8
    1160:	000d6008 	andeq	r6, sp, r8
    1164:	00117000 	andseq	r7, r1, r0
    1168:	50011c00 	andpl	r1, r1, r0, lsl #24
    116c:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1170:	00053828 	andeq	r3, r5, r8, lsr #16
    1174:	00078e08 	andeq	r8, r7, r8, lsl #28
    1178:	054e1b00 	strbeq	r1, [lr, #-2816]	; 0xb00
    117c:	1d130800 	ldcne	8, cr0, [r3, #-0]
    1180:	11940000 	orrsne	r0, r4, r0
    1184:	011c0000 	tsteq	ip, r0
    1188:	00760251 	rsbseq	r0, r6, r1, asr r2
    118c:	0350011c 	cmpeq	r0, #7
    1190:	00244a40 	eoreq	r4, r4, r0, asr #20
    1194:	00056e28 	andeq	r6, r5, r8, lsr #28
    1198:	001d0908 	andseq	r0, sp, r8, lsl #18
    119c:	058c2800 	streq	r2, [ip, #2048]	; 0x800
    11a0:	0bc40800 	bleq	ff1031a8 <SCS_BASE+0x1f0f51a8>
    11a4:	921d0000 	andsls	r0, sp, #0
    11a8:	60080005 	andvs	r0, r8, r5
    11ac:	1c00000d 	stcne	0, cr0, [r0], {13}
    11b0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    11b4:	2e000064 	cdpcs	0, 0, cr0, cr0, cr4, {3}
    11b8:	080005a0 	stmdaeq	r0, {r5, r7, r8, sl}
    11bc:	080005b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl}
    11c0:	0000120a 	andeq	r1, r0, sl, lsl #4
    11c4:	0009ec25 	andeq	lr, r9, r5, lsr #24
    11c8:	02c40100 	sbceq	r0, r4, #0
    11cc:	00000735 	andeq	r0, r0, r5, lsr r7
    11d0:	0000089f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    11d4:	0000e725 	andeq	lr, r0, r5, lsr #14
    11d8:	02c50100 	sbceq	r0, r5, #0
    11dc:	00000045 	andeq	r0, r0, r5, asr #32
    11e0:	000008be 			; <UNDEFINED> instruction: 0x000008be
    11e4:	0005a828 	andeq	sl, r5, r8, lsr #16
    11e8:	001d2d08 	andseq	r2, sp, r8, lsl #26
    11ec:	05ae1b00 	streq	r1, [lr, #2816]!	; 0xb00
    11f0:	0d600800 	stcleq	8, cr0, [r0, #-0]
    11f4:	12010000 	andne	r0, r1, #0
    11f8:	011c0000 	tsteq	ip, r0
    11fc:	64080250 	strvs	r0, [r8], #-592	; 0x250
    1200:	05b03000 	ldreq	r3, [r0, #0]!
    1204:	76020800 	strvc	r0, [r2], -r0, lsl #16
    1208:	40310000 	eorsmi	r0, r1, r0
    120c:	2c000007 	stccs	0, cr0, [r0], {7}
    1210:	2e080006 	cdpcs	0, 0, cr0, cr8, cr6, {0}
    1214:	01080006 	tsteq	r8, r6
    1218:	123102fe 	eorsne	r0, r1, #-536870897	; 0xe000000f
    121c:	5f1f0000 	svcpl	0x001f0000
    1220:	ec000007 	stc	0, cr0, [r0], {7}
    1224:	1f000008 	svcne	0x00000008
    1228:	00000753 	andeq	r0, r0, r3, asr r7
    122c:	00000900 	andeq	r0, r0, r0, lsl #18
    1230:	04181b00 	ldreq	r1, [r8], #-2816	; 0xb00
    1234:	1d370800 	ldcne	8, cr0, [r7, #-0]
    1238:	124d0000 	subne	r0, sp, #0
    123c:	011c0000 	tsteq	ip, r0
    1240:	1c340151 	ldfnes	f0, [r4], #-324	; 0xfffffebc
    1244:	0c055001 	stceq	0, cr5, [r5], {1}
    1248:	40010c00 	andmi	r0, r1, r0, lsl #24
    124c:	04221b00 	strteq	r1, [r2], #-2816	; 0xb00
    1250:	1d370800 	ldcne	8, cr0, [r7, #-0]
    1254:	126b0000 	rsbne	r0, fp, #0
    1258:	011c0000 	tsteq	ip, r0
    125c:	000a0351 	andeq	r0, sl, r1, asr r3
    1260:	50011c02 	andpl	r1, r1, r2, lsl #24
    1264:	0c000c05 	stceq	12, cr0, [r0], {5}
    1268:	1b004001 	blne	11274 <__Stack_Size+0x10e74>
    126c:	08000448 	stmdaeq	r0, {r3, r6, sl}
    1270:	00000e20 	andeq	r0, r0, r0, lsr #28
    1274:	0000127f 	andeq	r1, r0, pc, ror r2
    1278:	0250011c 	subseq	r0, r0, #7
    127c:	1b005891 	blne	174c8 <__Stack_Size+0x170c8>
    1280:	08000484 	stmdaeq	r0, {r2, r7, sl}
    1284:	00000dc4 	andeq	r0, r0, r4, asr #27
    1288:	000012a1 	andeq	r1, r0, r1, lsr #5
    128c:	0152011c 	cmpeq	r2, ip, lsl r1
    1290:	51011c35 	tstpl	r1, r5, lsr ip
    1294:	27950305 	ldrcs	r0, [r5, r5, lsl #6]
    1298:	011c0800 	tsteq	ip, r0, lsl #16
    129c:	58910250 	ldmpl	r1, {r4, r6, r9}
    12a0:	059e1b00 	ldreq	r1, [lr, #2816]	; 0xb00
    12a4:	0dc40800 	stcleq	8, cr0, [r4]
    12a8:	12c30000 	sbcne	r0, r3, #0
    12ac:	011c0000 	tsteq	ip, r0
    12b0:	1c350152 	ldfnes	f0, [r5], #-328	; 0xfffffeb8
    12b4:	03055101 	movweq	r5, #20737	; 0x5101
    12b8:	080027b7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp}
    12bc:	0250011c 	subseq	r0, r0, #7
    12c0:	1b005891 	blne	1750c <__Stack_Size+0x1710c>
    12c4:	080005bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl}
    12c8:	00000dc4 	andeq	r0, r0, r4, asr #27
    12cc:	000012e5 	andeq	r1, r0, r5, ror #5
    12d0:	0152011c 	cmpeq	r2, ip, lsl r1
    12d4:	51011c36 	tstpl	r1, r6, lsr ip
    12d8:	27bd0305 	ldrcs	r0, [sp, r5, lsl #6]!
    12dc:	011c0800 	tsteq	ip, r0, lsl #16
    12e0:	58910250 	ldmpl	r1, {r4, r6, r9}
    12e4:	05c22800 	strbeq	r2, [r2, #2048]	; 0x800
    12e8:	1d560800 	ldclne	8, cr0, [r6, #-0]
    12ec:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    12f0:	c4080005 	strgt	r0, [r8], #-5
    12f4:	1000000d 	andne	r0, r0, sp
    12f8:	1c000013 	stcne	0, cr0, [r0], {19}
    12fc:	37015201 	strcc	r5, [r1, -r1, lsl #4]
    1300:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    1304:	0027c403 	eoreq	ip, r7, r3, lsl #8
    1308:	50011c08 	andpl	r1, r1, r8, lsl #24
    130c:	00589102 	subseq	r9, r8, r2, lsl #2
    1310:	0005da1b 	andeq	sp, r5, fp, lsl sl
    1314:	000bc408 	andeq	ip, fp, r8, lsl #8
    1318:	00132700 	andseq	r2, r3, r0, lsl #14
    131c:	50011c00 	andpl	r1, r1, r0, lsl #24
    1320:	27cc0305 	strbcs	r0, [ip, r5, lsl #6]
    1324:	28000800 	stmdacs	r0, {fp}
    1328:	0800064a 	stmdaeq	r0, {r1, r3, r6, r9, sl}
    132c:	00000e6e 	andeq	r0, r0, lr, ror #28
    1330:	00069c1b 	andeq	r9, r6, fp, lsl ip
    1334:	001d6108 	andseq	r6, sp, r8, lsl #2
    1338:	00134d00 	andseq	r4, r3, r0, lsl #26
    133c:	51011c00 	tstpl	r1, r0, lsl #24
    1340:	1c200802 	stcne	8, cr0, [r0], #-8
    1344:	0c055001 	stceq	0, cr5, [r5], {1}
    1348:	40010c00 	andmi	r0, r1, r0, lsl #24
    134c:	06b21b00 	ldrteq	r1, [r2], r0, lsl #22
    1350:	1bf70800 	blne	ffdc3358 <SCS_BASE+0x1fdb5358>
    1354:	13640000 	cmnne	r4, #0
    1358:	011c0000 	tsteq	ip, r0
    135c:	000c0550 	andeq	r0, ip, r0, asr r5
    1360:	00400138 	subeq	r0, r0, r8, lsr r1
    1364:	0006ba1b 	andeq	fp, r6, fp, lsl sl
    1368:	001c1008 	andseq	r1, ip, r8
    136c:	00138100 	andseq	r8, r3, r0, lsl #2
    1370:	51011c00 	tstpl	r1, r0, lsl #24
    1374:	1c400802 	mcrrne	8, 0, r0, r0, cr2
    1378:	0c055001 	stceq	0, cr5, [r5], {1}
    137c:	40013800 	andmi	r3, r1, r0, lsl #16
    1380:	072c1b00 	streq	r1, [ip, -r0, lsl #22]!
    1384:	1d370800 	ldcne	8, cr0, [r7, #-0]
    1388:	139e0000 	orrsne	r0, lr, #0
    138c:	011c0000 	tsteq	ip, r0
    1390:	20080251 	andcs	r0, r8, r1, asr r2
    1394:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1398:	010c000c 	tsteq	ip, ip
    139c:	54280040 	strtpl	r0, [r8], #-64	; 0x40
    13a0:	2d080007 	stccs	0, cr0, [r8, #-28]	; 0xffffffe4
    13a4:	1b00001c 	blne	141c <__Stack_Size+0x101c>
    13a8:	08000764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl}
    13ac:	00000dc4 	andeq	r0, r0, r4, asr #27
    13b0:	000013c9 	andeq	r1, r0, r9, asr #7
    13b4:	0152011c 	cmpeq	r2, ip, lsl r1
    13b8:	51011c37 	tstpl	r1, r7, lsr ip
    13bc:	27dc0305 	ldrbcs	r0, [ip, r5, lsl #6]
    13c0:	011c0800 	tsteq	ip, r0, lsl #16
    13c4:	58910250 	ldmpl	r1, {r4, r6, r9}
    13c8:	07701b00 	ldrbeq	r1, [r0, -r0, lsl #22]!
    13cc:	09ba0800 	ldmibeq	sl!, {fp}
    13d0:	13e00000 	mvnne	r0, #0
    13d4:	011c0000 	tsteq	ip, r0
    13d8:	ec030550 	cfstr32	mvfx0, [r3], {80}	; 0x50
    13dc:	00080027 	andeq	r0, r8, r7, lsr #32
    13e0:	00078428 	andeq	r8, r7, r8, lsr #8
    13e4:	000bc408 	andeq	ip, fp, r8, lsl #8
    13e8:	03320000 	teqeq	r2, #0
    13ec:	fa00000a 	blx	141c <__Stack_Size+0x101c>
    13f0:	33000013 	movwcc	r0, #19
    13f4:	0000011a 	andeq	r0, r0, sl, lsl r1
    13f8:	1a05000f 	bne	14143c <__Stack_Size+0x14103c>
    13fc:	05000005 	streq	r0, [r0, #-5]
    1400:	0000072a 	andeq	r0, r0, sl, lsr #14
    1404:	05790119 	ldrbeq	r0, [r9, #-281]!	; 0x119
    1408:	77010000 	strvc	r0, [r1, -r0]
    140c:	07cc0104 	strbeq	r0, [ip, r4, lsl #2]
    1410:	08580800 	ldmdaeq	r8, {fp}^
    1414:	09180800 	ldmdbeq	r8, {fp}
    1418:	52010000 	andpl	r0, r1, #0
    141c:	28000015 	stmdacs	r0, {r0, r2, r4}
    1420:	080007d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl}
    1424:	00001d7a 	andeq	r1, r0, sl, ror sp
    1428:	0007da1b 	andeq	sp, r7, fp, lsl sl
    142c:	001d8408 	andseq	r8, sp, r8, lsl #8
    1430:	00143d00 	andseq	r3, r4, r0, lsl #26
    1434:	50011c00 	andpl	r1, r1, r0, lsl #24
    1438:	243c4003 	ldrtcs	r4, [ip], #-3
    143c:	07de2800 	ldrbeq	r2, [lr, r0, lsl #16]
    1440:	1d980800 	ldcne	8, cr0, [r8]
    1444:	f21b0000 	vhadd.s16	d0, d11, d0
    1448:	a6080007 	strge	r0, [r8], -r7
    144c:	6000001d 	andvs	r0, r0, sp, lsl r0
    1450:	1c000014 	stcne	0, cr0, [r0], {20}
    1454:	31015101 	tstcc	r1, r1, lsl #2
    1458:	0350011c 	cmpeq	r0, #7
    145c:	00401d0a 	subeq	r1, r0, sl, lsl #26
    1460:	0007fe34 	andeq	pc, r7, r4, lsr lr	; <UNPREDICTABLE>
    1464:	1dc00108 	stfnee	f0, [r0, #32]
    1468:	147d0000 	ldrbtne	r0, [sp], #-0
    146c:	011c0000 	tsteq	ip, r0
    1470:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
    1474:	0c055001 	stceq	0, cr5, [r5], {1}
    1478:	10820001 	addne	r0, r2, r1
    147c:	08041b00 	stmdaeq	r4, {r8, r9, fp, ip}
    1480:	1dda0800 	ldclne	8, cr0, [sl]
    1484:	14900000 	ldrne	r0, [r0], #0
    1488:	011c0000 	tsteq	ip, r0
    148c:	00400150 	subeq	r0, r0, r0, asr r1
    1490:	00080a1b 	andeq	r0, r8, fp, lsl sl
    1494:	001dee08 	andseq	lr, sp, r8, lsl #28
    1498:	0014a300 	andseq	sl, r4, r0, lsl #6
    149c:	50011c00 	andpl	r1, r1, r0, lsl #24
    14a0:	1b003201 	blne	dcac <__Stack_Size+0xd8ac>
    14a4:	08000810 	stmdaeq	r0, {r4, fp}
    14a8:	00001e02 	andeq	r1, r0, r2, lsl #28
    14ac:	000014b6 			; <UNDEFINED> instruction: 0x000014b6
    14b0:	0150011c 	cmpeq	r0, ip, lsl r1
    14b4:	161b0030 			; <UNDEFINED> instruction: 0x161b0030
    14b8:	17080008 	strne	r0, [r8, -r8]
    14bc:	c900001e 	stmdbgt	r0, {r1, r2, r3, r4}
    14c0:	1c000014 	stcne	0, cr0, [r0], {20}
    14c4:	30015001 	andcc	r5, r1, r1
    14c8:	081e1b00 	ldmdaeq	lr, {r8, r9, fp, ip}
    14cc:	1e2c0800 	cdpne	8, 2, cr0, cr12, cr0, {0}
    14d0:	14de0000 	ldrbne	r0, [lr], #0
    14d4:	011c0000 	tsteq	ip, r0
    14d8:	000a0350 	andeq	r0, sl, r0, asr r3
    14dc:	2a1b0004 	bcs	6c14f4 <__Stack_Size+0x6c10f4>
    14e0:	41080008 	tstmi	r8, r8
    14e4:	fa00001e 	blx	1564 <__Stack_Size+0x1164>
    14e8:	1c000014 	stcne	0, cr0, [r0], {20}
    14ec:	4c035101 	stfmis	f5, [r3], {1}
    14f0:	011c2440 	tsteq	ip, r0, asr #8
    14f4:	3c400350 	mcrrcc	3, 5, r0, r0, cr0
    14f8:	301b0024 	andscc	r0, fp, r4, lsr #32
    14fc:	5b080008 	blpl	201524 <__Stack_Size+0x201124>
    1500:	0e00001e 	mcreq	0, 0, r0, cr0, cr14, {0}
    1504:	1c000015 	stcne	0, cr0, [r0], {21}
    1508:	74025001 	strvc	r5, [r2], #-1
    150c:	361b0000 	ldrcc	r0, [fp], -r0
    1510:	70080008 	andvc	r0, r8, r8
    1514:	2200001e 	andcs	r0, r0, #30
    1518:	1c000015 	stcne	0, cr0, [r0], {21}
    151c:	08025001 	stmdaeq	r2, {r0, ip, lr}
    1520:	401b0039 	andsmi	r0, fp, r9, lsr r0
    1524:	89080008 	stmdbhi	r8, {r3}
    1528:	3500001e 	strcc	r0, [r0, #-30]
    152c:	1c000015 	stcne	0, cr0, [r0], {21}
    1530:	32015001 	andcc	r5, r1, #1
    1534:	08461b00 	stmdaeq	r6, {r8, r9, fp, ip}^
    1538:	1e9e0800 	cdpne	8, 9, cr0, cr14, cr0, {0}
    153c:	15480000 	strbne	r0, [r8, #-0]
    1540:	011c0000 	tsteq	ip, r0
    1544:	00300150 	eorseq	r0, r0, r0, asr r1
    1548:	00084a28 	andeq	r4, r8, r8, lsr #20
    154c:	001eb308 	andseq	fp, lr, r8, lsl #6
    1550:	01190000 	tsteq	r9, r0
    1554:	00000a8d 	andeq	r0, r0, sp, lsl #21
    1558:	0104c801 	tsteq	r4, r1, lsl #16
    155c:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
    1560:	0800099c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp}
    1564:	00000938 	andeq	r0, r0, r8, lsr r9
    1568:	00171901 	andseq	r1, r7, r1, lsl #18
    156c:	05c11a00 	strbeq	r1, [r1, #2560]	; 0xa00
    1570:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    1574:	0005c304 	andeq	ip, r5, r4, lsl #6
    1578:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    157c:	00087e1b 	andeq	r7, r8, fp, lsl lr
    1580:	001ec208 	andseq	ip, lr, r8, lsl #4
    1584:	00159600 	andseq	r9, r5, r0, lsl #12
    1588:	51011c00 	tstpl	r1, r0, lsl #24
    158c:	1c549102 	ldfnep	f1, [r4], {2}
    1590:	74025001 	strvc	r5, [r2], #-1
    1594:	961b0000 	ldrls	r0, [fp], -r0
    1598:	c2080008 	andgt	r0, r8, #8
    159c:	b000001e 	andlt	r0, r0, lr, lsl r0
    15a0:	1c000015 	stcne	0, cr0, [r0], {21}
    15a4:	91025101 	tstls	r2, r1, lsl #2
    15a8:	50011c54 	andpl	r1, r1, r4, asr ip
    15ac:	00007902 	andeq	r7, r0, r2, lsl #18
    15b0:	0008ae1b 	andeq	sl, r8, fp, lsl lr
    15b4:	001ec208 	andseq	ip, lr, r8, lsl #4
    15b8:	0015ca00 	andseq	ip, r5, r0, lsl #20
    15bc:	51011c00 	tstpl	r1, r0, lsl #24
    15c0:	1c549102 	ldfnep	f1, [r4], {2}
    15c4:	74025001 	strvc	r5, [r2], #-1
    15c8:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    15cc:	c2080008 	andgt	r0, r8, #8
    15d0:	e700001e 	smlad	r0, lr, r0, r0
    15d4:	1c000015 	stcne	0, cr0, [r0], {21}
    15d8:	91025101 	tstls	r2, r1, lsl #2
    15dc:	50011c54 	andpl	r1, r1, r4, asr ip
    15e0:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    15e4:	1b004001 	blne	115f0 <__Stack_Size+0x111f0>
    15e8:	080008e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, fp}
    15ec:	00001ec2 	andeq	r1, r0, r2, asr #29
    15f0:	00001601 	andeq	r1, r0, r1, lsl #12
    15f4:	0251011c 	subseq	r0, r1, #7
    15f8:	011c5491 			; <UNDEFINED> instruction: 0x011c5491
    15fc:	00740250 	rsbseq	r0, r4, r0, asr r2
    1600:	08fa1b00 	ldmeq	sl!, {r8, r9, fp, ip}^
    1604:	1ec20800 	cdpne	8, 12, cr0, cr2, cr0, {0}
    1608:	161b0000 	ldrne	r0, [fp], -r0
    160c:	011c0000 	tsteq	ip, r0
    1610:	54910251 	ldrpl	r0, [r1], #593	; 0x251
    1614:	0250011c 	subseq	r0, r0, #7
    1618:	1b000074 	blne	17f0 <__Stack_Size+0x13f0>
    161c:	08000916 	stmdaeq	r0, {r1, r2, r4, r8, fp}
    1620:	00001ec2 	andeq	r1, r0, r2, asr #29
    1624:	00001635 	andeq	r1, r0, r5, lsr r6
    1628:	0251011c 	subseq	r0, r1, #7
    162c:	011c5491 			; <UNDEFINED> instruction: 0x011c5491
    1630:	00790250 	rsbseq	r0, r9, r0, asr r2
    1634:	09201b00 	stmdbeq	r0!, {r8, r9, fp, ip}
    1638:	1d610800 	stclne	8, cr0, [r1, #-0]
    163c:	16490000 	strbne	r0, [r9], -r0
    1640:	011c0000 	tsteq	ip, r0
    1644:	00790250 	rsbseq	r0, r9, r0, asr r2
    1648:	09381b00 	ldmdbeq	r8!, {r8, r9, fp, ip}
    164c:	1ec20800 	cdpne	8, 12, cr0, cr2, cr0, {0}
    1650:	16630000 	strbtne	r0, [r3], -r0
    1654:	011c0000 	tsteq	ip, r0
    1658:	54910251 	ldrpl	r0, [r1], #593	; 0x251
    165c:	0250011c 	subseq	r0, r0, #7
    1660:	1b000074 	blne	1838 <__Stack_Size+0x1438>
    1664:	0800094c 	stmdaeq	r0, {r2, r3, r6, r8, fp}
    1668:	00001ec2 	andeq	r1, r0, r2, asr #29
    166c:	0000167d 	andeq	r1, r0, sp, ror r6
    1670:	0251011c 	subseq	r0, r1, #7
    1674:	011c5491 			; <UNDEFINED> instruction: 0x011c5491
    1678:	00740250 	rsbseq	r0, r4, r0, asr r2
    167c:	09621b00 	stmdbeq	r2!, {r8, r9, fp, ip}^
    1680:	1ec20800 	cdpne	8, 12, cr0, cr2, cr0, {0}
    1684:	16970000 	ldrne	r0, [r7], r0
    1688:	011c0000 	tsteq	ip, r0
    168c:	54910251 	ldrpl	r0, [r1], #593	; 0x251
    1690:	0250011c 	subseq	r0, r0, #7
    1694:	1b000074 	blne	186c <__Stack_Size+0x146c>
    1698:	0800096a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp}
    169c:	00001d37 	andeq	r1, r0, r7, lsr sp
    16a0:	000016b1 			; <UNDEFINED> instruction: 0x000016b1
    16a4:	0251011c 	subseq	r0, r1, #7
    16a8:	011c0079 	tsteq	ip, r9, ror r0
    16ac:	00740250 	rsbseq	r0, r4, r0, asr r2
    16b0:	09721b00 	ldmdbeq	r2!, {r8, r9, fp, ip}^
    16b4:	1d610800 	stclne	8, cr0, [r1, #-0]
    16b8:	16cb0000 	strbne	r0, [fp], r0
    16bc:	011c0000 	tsteq	ip, r0
    16c0:	00750251 	rsbseq	r0, r5, r1, asr r2
    16c4:	0250011c 	subseq	r0, r0, #7
    16c8:	1b000074 	blne	18a0 <__Stack_Size+0x14a0>
    16cc:	0800097a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, fp}
    16d0:	00001d61 	andeq	r1, r0, r1, ror #26
    16d4:	000016e5 	andeq	r1, r0, r5, ror #13
    16d8:	0251011c 	subseq	r0, r1, #7
    16dc:	011c007a 	tsteq	ip, sl, ror r0
    16e0:	00740250 	rsbseq	r0, r4, r0, asr r2
    16e4:	09821b00 	stmibeq	r2, {r8, r9, fp, ip}
    16e8:	1ee10800 	cdpne	8, 14, cr0, cr1, cr0, {0}
    16ec:	16ff0000 	ldrbtne	r0, [pc], r0
    16f0:	011c0000 	tsteq	ip, r0
    16f4:	00770251 	rsbseq	r0, r7, r1, asr r2
    16f8:	0250011c 	subseq	r0, r0, #7
    16fc:	1d000075 	stcne	0, cr0, [r0, #-468]	; 0xfffffe2c
    1700:	0800098a 	stmdaeq	r0, {r1, r3, r7, r8, fp}
    1704:	00001ee1 	andeq	r1, r0, r1, ror #29
    1708:	0251011c 	subseq	r0, r1, #7
    170c:	011c0077 	tsteq	ip, r7, ror r0
    1710:	000c0550 	andeq	r0, ip, r0, asr r5
    1714:	00003001 	andeq	r3, r0, r1
    1718:	00011900 	andeq	r1, r1, r0, lsl #18
    171c:	0100000a 	tsteq	r0, sl
    1720:	9c010524 	cfstr32ls	mvfx0, [r1], {36}	; 0x24
    1724:	16080009 	strne	r0, [r8], -r9
    1728:	6408000a 	strvs	r0, [r8], #-10
    172c:	01000009 	tsteq	r0, r9
    1730:	000017bf 			; <UNDEFINED> instruction: 0x000017bf
    1734:	00049d1a 	andeq	r9, r4, sl, lsl sp
    1738:	05260100 	streq	r0, [r6, #-256]!	; 0x100
    173c:	0000060f 	andeq	r0, r0, pc, lsl #12
    1740:	1b6c9102 	blne	1b25b50 <__Stack_Size+0x1b25750>
    1744:	080009a8 	stmdaeq	r0, {r3, r5, r7, r8, fp}
    1748:	00001efa 	strdeq	r1, [r0], -sl
    174c:	0000175d 	andeq	r1, r0, sp, asr r7
    1750:	0151011c 	cmpeq	r1, ip, lsl r1
    1754:	50011c30 	andpl	r1, r1, r0, lsr ip
    1758:	24474003 	strbcs	r4, [r7], #-3
    175c:	09b01b00 	ldmibeq	r0!, {r8, r9, fp, ip}
    1760:	1f140800 	svcne	0x00140800
    1764:	17720000 	ldrbne	r0, [r2, -r0]!
    1768:	011c0000 	tsteq	ip, r0
    176c:	000a0350 	andeq	r0, sl, r0, asr r3
    1770:	cc1b0005 	ldcgt	0, cr0, [fp], {5}
    1774:	28080009 	stmdacs	r8, {r0, r3}
    1778:	8600001f 			; <UNDEFINED> instruction: 0x8600001f
    177c:	1c000017 	stcne	0, cr0, [r0], {23}
    1780:	91025001 	tstls	r2, r1
    1784:	e41b006c 	ldr	r0, [fp], #-108	; 0x6c
    1788:	28080009 	stmdacs	r8, {r0, r3}
    178c:	9a00001f 	bls	1810 <__Stack_Size+0x1410>
    1790:	1c000017 	stcne	0, cr0, [r0], {23}
    1794:	91025001 	tstls	r2, r1
    1798:	fc1b006c 	ldc2	0, cr0, [fp], {108}	; 0x6c
    179c:	28080009 	stmdacs	r8, {r0, r3}
    17a0:	ae00001f 	mcrge	0, 0, r0, cr0, cr15, {0}
    17a4:	1c000017 	stcne	0, cr0, [r0], {23}
    17a8:	91025001 	tstls	r2, r1
    17ac:	141d006c 	ldrne	r0, [sp], #-108	; 0x6c
    17b0:	2808000a 	stmdacs	r8, {r1, r3}
    17b4:	1c00001f 	stcne	0, cr0, [r0], {31}
    17b8:	91025001 	tstls	r2, r1
    17bc:	3500006c 	strcc	r0, [r0, #-108]	; 0x6c
    17c0:	000bea01 	andeq	lr, fp, r1, lsl #20
    17c4:	019b0100 	orrseq	r0, fp, r0, lsl #2
    17c8:	0000076c 	andeq	r0, r0, ip, ror #14
    17cc:	08000a18 	stmdaeq	r0, {r3, r4, r9, fp}
    17d0:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
    17d4:	00000984 	andeq	r0, r0, r4, lsl #19
    17d8:	00195c01 	andseq	r5, r9, r1, lsl #24
    17dc:	02a83600 	adceq	r3, r8, #0
    17e0:	cd010000 	stcgt	0, cr0, [r1, #-0]
    17e4:	00000045 	andeq	r0, r0, r5, asr #32
    17e8:	000009a4 	andeq	r0, r0, r4, lsr #19
    17ec:	0009ec36 	andeq	lr, r9, r6, lsr ip
    17f0:	35e30100 	strbcc	r0, [r3, #256]!	; 0x100
    17f4:	cb000007 	blgt	1818 <__Stack_Size+0x1418>
    17f8:	36000009 	strcc	r0, [r0], -r9
    17fc:	000000e7 	andeq	r0, r0, r7, ror #1
    1800:	0045e401 	subeq	lr, r5, r1, lsl #8
    1804:	09cb0000 	stmibeq	fp, {}^	; <UNPREDICTABLE>
    1808:	1e280000 	cdpne	0, 2, cr0, cr8, cr0, {0}
    180c:	0408000a 	streq	r0, [r8], #-10
    1810:	28000014 	stmdacs	r0, {r2, r4}
    1814:	08000a22 	stmdaeq	r0, {r1, r5, r9, fp}
    1818:	00001552 	andeq	r1, r0, r2, asr r5
    181c:	000a2628 	andeq	r2, sl, r8, lsr #12
    1820:	00171908 	andseq	r1, r7, r8, lsl #18
    1824:	0a2a2800 	beq	a8b82c <__Stack_Size+0xa8b42c>
    1828:	07bd0800 	ldreq	r0, [sp, r0, lsl #16]!
    182c:	321b0000 	andscc	r0, fp, #0
    1830:	4308000a 	movwmi	r0, #32778	; 0x800a
    1834:	4300001f 	movwmi	r0, #31
    1838:	1c000018 	stcne	0, cr0, [r0], {24}
    183c:	0a035001 	beq	d5848 <__Stack_Size+0xd5448>
    1840:	1b002328 	blne	a4e8 <__Stack_Size+0xa0e8>
    1844:	08000a38 	stmdaeq	r0, {r3, r4, r5, r9, fp}
    1848:	00001f57 	andeq	r1, r0, r7, asr pc
    184c:	00001856 	andeq	r1, r0, r6, asr r8
    1850:	0150011c 	cmpeq	r0, ip, lsl r1
    1854:	401b0031 	andsmi	r0, fp, r1, lsr r0
    1858:	6b08000a 	blvs	201888 <__Stack_Size+0x201488>
    185c:	6b00001f 	blvs	18e0 <__Stack_Size+0x14e0>
    1860:	1c000018 	stcne	0, cr0, [r0], {24}
    1864:	0a035001 	beq	d5870 <__Stack_Size+0xd5470>
    1868:	1b005555 	blne	16dc4 <__Stack_Size+0x169c4>
    186c:	08000a46 	stmdaeq	r0, {r1, r2, r6, r9, fp}
    1870:	00001f7f 	andeq	r1, r0, pc, ror pc
    1874:	0000187e 	andeq	r1, r0, lr, ror r8
    1878:	0150011c 	cmpeq	r0, ip, lsl r1
    187c:	4c1b0030 	ldcmi	0, cr0, [fp], {48}	; 0x30
    1880:	9308000a 	movwls	r0, #32778	; 0x800a
    1884:	9100001f 	tstls	r0, pc, lsl r0
    1888:	1c000018 	stcne	0, cr0, [r0], {24}
    188c:	3a015001 	bcc	55898 <__Stack_Size+0x55498>
    1890:	0a561b00 	beq	1588498 <__Stack_Size+0x1588098>
    1894:	0e6e0800 	cdpeq	8, 6, cr0, cr14, cr0, {0}
    1898:	18ab0000 	stmiane	fp!, {}	; <UNPREDICTABLE>
    189c:	011c0000 	tsteq	ip, r0
    18a0:	000a0351 	andeq	r0, sl, r1, asr r3
    18a4:	50011ce1 	andpl	r1, r1, r1, ror #25
    18a8:	1b003201 	blne	e0b4 <__Stack_Size+0xdcb4>
    18ac:	08000a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp}
    18b0:	00000d60 	andeq	r0, r0, r0, ror #26
    18b4:	000018bf 			; <UNDEFINED> instruction: 0x000018bf
    18b8:	0250011c 	subseq	r0, r0, #7
    18bc:	28004608 	stmdacs	r0, {r3, r9, sl, lr}
    18c0:	08000a6a 	stmdaeq	r0, {r1, r3, r5, r6, r9, fp}
    18c4:	00001fa7 	andeq	r1, r0, r7, lsr #31
    18c8:	000a721b 	andeq	r7, sl, fp, lsl r2
    18cc:	001fb108 	andseq	fp, pc, r8, lsl #2
    18d0:	0018e400 	andseq	lr, r8, r0, lsl #8
    18d4:	51011c00 	tstpl	r1, r0, lsl #24
    18d8:	011c3101 	tsteq	ip, r1, lsl #2
    18dc:	000c0550 	andeq	r0, ip, r0, asr r5
    18e0:	00400108 	subeq	r0, r0, r8, lsl #2
    18e4:	000a7c1b 	andeq	r7, sl, fp, lsl ip
    18e8:	0009ba08 	andeq	fp, r9, r8, lsl #20
    18ec:	0018fb00 	andseq	pc, r8, r0, lsl #22
    18f0:	50011c00 	andpl	r1, r1, r0, lsl #24
    18f4:	28020305 	stmdacs	r2, {r0, r2, r8, r9}
    18f8:	1b000800 	blne	3900 <__Stack_Size+0x3500>
    18fc:	08000a86 	stmdaeq	r0, {r1, r2, r7, r9, fp}
    1900:	00001e70 	andeq	r1, r0, r0, ror lr
    1904:	0000190f 	andeq	r1, r0, pc, lsl #18
    1908:	0250011c 	subseq	r0, r0, #7
    190c:	28007d08 	stmdacs	r0, {r3, r8, sl, fp, ip, sp, lr}
    1910:	08000a8e 	stmdaeq	r0, {r1, r2, r3, r7, r9, fp}
    1914:	00001fce 	andeq	r1, r0, lr, asr #31
    1918:	000a981b 	andeq	r9, sl, fp, lsl r8
    191c:	001fb108 	andseq	fp, pc, r8, lsl #2
    1920:	00193400 	andseq	r3, r9, r0, lsl #8
    1924:	51011c00 	tstpl	r1, r0, lsl #24
    1928:	011c3101 	tsteq	ip, r1, lsl #2
    192c:	000c0550 	andeq	r0, ip, r0, asr r5
    1930:	00400108 	subeq	r0, r0, r8, lsl #2
    1934:	000aaa1b 	andeq	sl, sl, fp, lsl sl
    1938:	001fb108 	andseq	fp, pc, r8, lsl #2
    193c:	00195200 	andseq	r5, r9, r0, lsl #4
    1940:	51011c00 	tstpl	r1, r0, lsl #24
    1944:	80000b03 	andhi	r0, r0, r3, lsl #22
    1948:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    194c:	0110000c 	tsteq	r0, ip
    1950:	c2280040 	eorgt	r0, r8, #64	; 0x40
    1954:	1508000a 	strne	r0, [r8, #-10]
    1958:	00000010 	andeq	r0, r0, r0, lsl r0
    195c:	000c8737 	andeq	r8, ip, r7, lsr r7
    1960:	0f390100 	svceq	0x00390100
    1964:	01000001 	tsteq	r0, r1
    1968:	01340305 	teqeq	r4, r5, lsl #6
    196c:	76372000 	ldrtvc	r2, [r7], -r0
    1970:	01000004 	tsteq	r0, r4
    1974:	0006d13a 	andeq	sp, r6, sl, lsr r1
    1978:	03050100 	movweq	r0, #20736	; 0x5100
    197c:	20000194 	mulcs	r0, r4, r1
    1980:	00006932 	andeq	r6, r0, r2, lsr r9
    1984:	00199100 	andseq	r9, r9, r0, lsl #2
    1988:	011a3800 	tsteq	sl, r0, lsl #16
    198c:	03ff0000 	mvnseq	r0, #0
    1990:	00293700 	eoreq	r3, r9, r0, lsl #14
    1994:	3c010000 	stccc	0, cr0, [r1], {-0}
    1998:	000019a3 	andeq	r1, r0, r3, lsr #19
    199c:	a4030501 	strge	r0, [r3], #-1281	; 0x501
    19a0:	05200001 	streq	r0, [r0, #-1]!
    19a4:	00001980 	andeq	r1, r0, r0, lsl #19
    19a8:	00050437 	andeq	r0, r5, r7, lsr r4
    19ac:	ba3d0100 	blt	f41db4 <__Stack_Size+0xf419b4>
    19b0:	01000019 	tsteq	r0, r9, lsl r0
    19b4:	01900305 	orrseq	r0, r0, r5, lsl #6
    19b8:	57052000 	strpl	r2, [r5, -r0]
    19bc:	37000000 	strcc	r0, [r0, -r0]
    19c0:	00000361 	andeq	r0, r0, r1, ror #6
    19c4:	19ba3d01 	ldmibne	sl!, {r0, r8, sl, fp, ip, sp}
    19c8:	05010000 	streq	r0, [r1, #-0]
    19cc:	00013c03 	andeq	r3, r1, r3, lsl #24
    19d0:	0a033220 	beq	ce258 <__Stack_Size+0xcde58>
    19d4:	19e10000 	stmibne	r1!, {}^	; <UNPREDICTABLE>
    19d8:	1a330000 	bne	cc19e0 <__Stack_Size+0xcc15e0>
    19dc:	50000001 	andpl	r0, r0, r1
    19e0:	02dc3700 	sbcseq	r3, ip, #0
    19e4:	3f010000 	svccc	0x00010000
    19e8:	000019d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    19ec:	3e030501 	cfsh32cc	mvfx0, mvfx3, #1
    19f0:	37200001 	strcc	r0, [r0, -r1]!
    19f4:	00000189 	andeq	r0, r0, r9, lsl #3
    19f8:	007a4101 	rsbseq	r4, sl, r1, lsl #2
    19fc:	05010000 	streq	r0, [r1, #-0]
    1a00:	00013803 	andeq	r3, r1, r3, lsl #16
    1a04:	054b3720 	strbeq	r3, [fp, #-1824]	; 0x720
    1a08:	43010000 	movwmi	r0, #4096	; 0x1000
    1a0c:	00000045 	andeq	r0, r0, r5, asr #32
    1a10:	08030501 	stmdaeq	r3, {r0, r8, sl}
    1a14:	37200001 	strcc	r0, [r0, -r1]!
    1a18:	00000043 	andeq	r0, r0, r3, asr #32
    1a1c:	007a6f01 	rsbseq	r6, sl, r1, lsl #30
    1a20:	05010000 	streq	r0, [r1, #-0]
    1a24:	0000e403 	andeq	lr, r0, r3, lsl #8
    1a28:	058b3720 	streq	r3, [fp, #1824]	; 0x720
    1a2c:	70010000 	andvc	r0, r1, r0
    1a30:	0000007a 	andeq	r0, r0, sl, ror r0
    1a34:	e8030501 	stmda	r3, {r0, r8, sl}
    1a38:	37200000 	strcc	r0, [r0, -r0]!
    1a3c:	00000924 	andeq	r0, r0, r4, lsr #18
    1a40:	1a4d7601 	bne	135f24c <__Stack_Size+0x135ee4c>
    1a44:	05010000 	streq	r0, [r1, #-0]
    1a48:	0006a403 	andeq	sl, r6, r3, lsl #8
    1a4c:	00690520 	rsbeq	r0, r9, r0, lsr #10
    1a50:	5f370000 	svcpl	0x00370000
    1a54:	0100000c 	tsteq	r0, ip
    1a58:	001a4d77 	andseq	r4, sl, r7, ror sp
    1a5c:	03050100 	movweq	r0, #20736	; 0x5100
    1a60:	20000135 	andcs	r0, r0, r5, lsr r1
    1a64:	00006932 	andeq	r6, r0, r2, lsr r9
    1a68:	001a7400 	andseq	r7, sl, r0, lsl #8
    1a6c:	011a3300 	tsteq	sl, r0, lsl #6
    1a70:	00ff0000 	rscseq	r0, pc, r0
    1a74:	00065637 	andeq	r5, r6, r7, lsr r6
    1a78:	86780100 	ldrbthi	r0, [r8], -r0, lsl #2
    1a7c:	0100001a 	tsteq	r0, sl, lsl r0
    1a80:	05a40305 	streq	r0, [r4, #773]!	; 0x305
    1a84:	64052000 	strvs	r2, [r5], #-0
    1a88:	3700001a 	smladcc	r0, sl, r0, r0
    1a8c:	00000297 	muleq	r0, r7, r2
    1a90:	007a7c01 	rsbseq	r7, sl, r1, lsl #24
    1a94:	05010000 	streq	r0, [r1, #-0]
    1a98:	0000f003 	andeq	pc, r0, r3
    1a9c:	01123720 	tsteq	r2, r0, lsr #14
    1aa0:	7c010000 	stcvc	0, cr0, [r1], {-0}
    1aa4:	0000007a 	andeq	r0, r0, sl, ror r0
    1aa8:	fc030501 	stc2	5, cr0, [r3], {1}
    1aac:	37200000 	strcc	r0, [r0, -r0]!
    1ab0:	0000085a 	andeq	r0, r0, sl, asr r8
    1ab4:	007a7c01 	rsbseq	r7, sl, r1, lsl #24
    1ab8:	05010000 	streq	r0, [r1, #-0]
    1abc:	00010403 	andeq	r0, r1, r3, lsl #8
    1ac0:	0b433720 	bleq	10cf748 <__Stack_Size+0x10cf348>
    1ac4:	7d010000 	stcvc	0, cr0, [r1, #-0]
    1ac8:	0000007a 	andeq	r0, r0, sl, ror r0
    1acc:	f8030501 			; <UNDEFINED> instruction: 0xf8030501
    1ad0:	37200000 	strcc	r0, [r0, -r0]!
    1ad4:	00000826 	andeq	r0, r0, r6, lsr #16
    1ad8:	007a7e01 	rsbseq	r7, sl, r1, lsl #28
    1adc:	05010000 	streq	r0, [r1, #-0]
    1ae0:	0000f403 	andeq	pc, r0, r3, lsl #8
    1ae4:	044a3720 	strbeq	r3, [sl], #-1824	; 0x720
    1ae8:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    1aec:	000000af 	andeq	r0, r0, pc, lsr #1
    1af0:	00030501 	andeq	r0, r3, r1, lsl #10
    1af4:	37200001 	strcc	r0, [r0, -r1]!
    1af8:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
    1afc:	00af8e01 	adceq	r8, pc, r1, lsl #28
    1b00:	05010000 	streq	r0, [r1, #-0]
    1b04:	00000003 	andeq	r0, r0, r3
    1b08:	03323920 	teqeq	r2, #524288	; 0x80000
    1b0c:	90010000 	andls	r0, r1, r0
    1b10:	00001b16 	andeq	r1, r0, r6, lsl fp
    1b14:	45050101 	strmi	r0, [r5, #-257]	; 0x101
    1b18:	3a000000 	bcc	1b20 <__Stack_Size+0x1720>
    1b1c:	000007fc 	strdeq	r0, [r0], -ip
    1b20:	6901fb01 	stmdbvs	r1, {r0, r8, r9, fp, ip, sp, lr, pc}
    1b24:	01000000 	mrseq	r0, (UNDEF: 0)
    1b28:	00ec0305 	rsceq	r0, ip, r5, lsl #6
    1b2c:	a33b2000 	teqge	fp, #0
    1b30:	01000008 	tsteq	r0, r8
    1b34:	19ba01fd 	ldmibne	sl!, {r0, r2, r3, r4, r5, r6, r7, r8}
    1b38:	01010000 	mrseq	r0, (UNDEF: 1)
    1b3c:	00006932 	andeq	r6, r0, r2, lsr r9
    1b40:	001b4c00 	andseq	r4, fp, r0, lsl #24
    1b44:	011a3300 	tsteq	sl, r0, lsl #6
    1b48:	003f0000 	eorseq	r0, pc, r0
    1b4c:	000af13b 	andeq	pc, sl, fp, lsr r1	; <UNPREDICTABLE>
    1b50:	01fe0100 	mvnseq	r0, r0, lsl #2
    1b54:	00001b3c 	andeq	r1, r0, ip, lsr fp
    1b58:	013c0101 	teqeq	ip, r1, lsl #2
    1b5c:	00000c76 	andeq	r0, r0, r6, ror ip
    1b60:	0102a407 	tsteq	r2, r7, lsl #8
    1b64:	001b7401 	andseq	r7, fp, r1, lsl #8
    1b68:	1b743d00 	blne	1d10f70 <__Stack_Size+0x1d10b70>
    1b6c:	7a3d0000 	bvc	f41b74 <__Stack_Size+0xf41774>
    1b70:	0000001b 	andeq	r0, r0, fp, lsl r0
    1b74:	04010410 	streq	r0, [r1], #-1040	; 0x410
    1b78:	04100000 	ldreq	r0, [r0], #-0
    1b7c:	00000669 	andeq	r0, r0, r9, ror #12
    1b80:	0c4b013c 	stfeqe	f0, [fp], {60}	; 0x3c
    1b84:	c0070000 	andgt	r0, r7, r0
    1b88:	9f010102 	svcls	0x00010102
    1b8c:	3d00001b 	stccc	0, cr0, [r0, #-108]	; 0xffffff94
    1b90:	00001b74 	andeq	r1, r0, r4, ror fp
    1b94:	0000573d 	andeq	r5, r0, sp, lsr r7
    1b98:	00573d00 	subseq	r3, r7, r0, lsl #26
    1b9c:	3c000000 	stccc	0, cr0, [r0], {-0}
    1ba0:	00022401 	andeq	r2, r2, r1, lsl #8
    1ba4:	02fc0700 	rscseq	r0, ip, #0
    1ba8:	1bb90101 	blne	fee41fb4 <SCS_BASE+0x1ee33fb4>
    1bac:	743d0000 	ldrtvc	r0, [sp], #-0
    1bb0:	3d00001b 	stccc	0, cr0, [r0, #-108]	; 0xffffff94
    1bb4:	00000057 	andeq	r0, r0, r7, asr r0
    1bb8:	3a013c00 	bcc	50bc0 <__Stack_Size+0x507c0>
    1bbc:	07000008 	streq	r0, [r0, -r8]
    1bc0:	010102b2 			; <UNDEFINED> instruction: 0x010102b2
    1bc4:	00001bd8 	ldrdeq	r1, [r0], -r8
    1bc8:	001b743d 	andseq	r7, fp, sp, lsr r4
    1bcc:	00573d00 	subseq	r3, r7, r0, lsl #26
    1bd0:	ef3d0000 	svc	0x003d0000
    1bd4:	00000000 	andeq	r0, r0, r0
    1bd8:	0875013e 	ldmdaeq	r5!, {r1, r2, r3, r4, r5, r8}^
    1bdc:	f7080000 			; <UNDEFINED> instruction: 0xf7080000
    1be0:	1bf10101 	blne	ffc41fec <SCS_BASE+0x1fc33fec>
    1be4:	f13d0000 			; <UNDEFINED> instruction: 0xf13d0000
    1be8:	3d00001b 	stccc	0, cr0, [r0, #-108]	; 0xffffff94
    1bec:	00000057 	andeq	r0, r0, r7, asr r0
    1bf0:	e7041000 	str	r1, [r4, -r0]
    1bf4:	3e000004 	cdpcc	0, 0, cr0, cr0, cr4, {0}
    1bf8:	0002c301 	andeq	ip, r2, r1, lsl #6
    1bfc:	01ec0800 	mvneq	r0, r0, lsl #16
    1c00:	001c1001 	andseq	r1, ip, r1
    1c04:	1bf13d00 	blne	ffc5100c <SCS_BASE+0x1fc4300c>
    1c08:	573d0000 	ldrpl	r0, [sp, -r0]!
    1c0c:	00000000 	andeq	r0, r0, r0
    1c10:	031e013f 	tsteq	lr, #-1073741809	; 0xc000000f
    1c14:	f6080000 			; <UNDEFINED> instruction: 0xf6080000
    1c18:	0000cf01 	andeq	ip, r0, r1, lsl #30
    1c1c:	1c2d0100 	stfnes	f0, [sp], #-0
    1c20:	f13d0000 			; <UNDEFINED> instruction: 0xf13d0000
    1c24:	3d00001b 	stccc	0, cr0, [r0, #-108]	; 0xffffff94
    1c28:	00000057 	andeq	r0, r0, r7, asr r0
    1c2c:	0a013e00 	beq	51434 <__Stack_Size+0x51034>
    1c30:	0100000b 	tsteq	r0, fp
    1c34:	41010165 	tstmi	r1, r5, ror #2
    1c38:	3d00001c 	stccc	0, cr0, [r0, #-112]	; 0xffffff90
    1c3c:	00000069 	andeq	r0, r0, r9, rrx
    1c40:	47013e00 	strmi	r3, [r1, -r0, lsl #28]
    1c44:	09000008 	stmdbeq	r0, {r3}
    1c48:	55010139 	strpl	r0, [r1, #-313]	; 0x139
    1c4c:	3d00001c 	stccc	0, cr0, [r0, #-112]	; 0xffffff90
    1c50:	00000045 	andeq	r0, r0, r5, asr #32
    1c54:	a3013e00 	movwge	r3, #7680	; 0x1e00
    1c58:	0800000c 	stmdaeq	r0, {r2, r3}
    1c5c:	690101e1 	stmdbvs	r1, {r0, r5, r6, r7, r8}
    1c60:	3d00001c 	stccc	0, cr0, [r0, #-112]	; 0xffffff90
    1c64:	00001c69 	andeq	r1, r0, r9, ror #24
    1c68:	d1041000 	mrsle	r1, (UNDEF: 4)
    1c6c:	3e000006 	cdpcc	0, 0, cr0, cr0, cr6, {0}
    1c70:	0009df01 	andeq	sp, r9, r1, lsl #30
    1c74:	01df0800 	bicseq	r0, pc, r0, lsl #16
    1c78:	001c8301 	andseq	r8, ip, r1, lsl #6
    1c7c:	1bf13d00 	blne	ffc51084 <SCS_BASE+0x1fc43084>
    1c80:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1c84:	0000d001 	andeq	sp, r0, r1
    1c88:	01e00800 	mvneq	r0, r0, lsl #16
    1c8c:	001c9c01 	andseq	r9, ip, r1, lsl #24
    1c90:	1bf13d00 	blne	ffc51098 <SCS_BASE+0x1fc43098>
    1c94:	693d0000 	ldmdbvs	sp!, {}	; <UNPREDICTABLE>
    1c98:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c9c:	0811013e 	ldmdaeq	r1, {r1, r2, r3, r4, r5, r8}
    1ca0:	e5080000 	str	r0, [r8, #-0]
    1ca4:	1cba0101 	ldfnes	f0, [sl], #4
    1ca8:	f13d0000 			; <UNDEFINED> instruction: 0xf13d0000
    1cac:	3d00001b 	stccc	0, cr0, [r0, #-108]	; 0xffffff94
    1cb0:	00000057 	andeq	r0, r0, r7, asr r0
    1cb4:	0000ef3d 	andeq	lr, r0, sp, lsr pc
    1cb8:	013e0000 	teqeq	lr, r0
    1cbc:	000001e7 	andeq	r0, r0, r7, ror #3
    1cc0:	0101e408 	tsteq	r1, r8, lsl #8
    1cc4:	00001cd3 	ldrdeq	r1, [r0], -r3
    1cc8:	001bf13d 	andseq	pc, fp, sp, lsr r1	; <UNPREDICTABLE>
    1ccc:	00ef3d00 	rsceq	r3, pc, r0, lsl #26
    1cd0:	40000000 	andmi	r0, r0, r0
    1cd4:	0003f901 	andeq	pc, r3, r1, lsl #18
    1cd8:	01b80400 			; <UNDEFINED> instruction: 0x01b80400
    1cdc:	b0013e01 	andlt	r3, r1, r1, lsl #28
    1ce0:	04000001 	streq	r0, [r0], #-1
    1ce4:	f10101c9 	setend	le
    1ce8:	3d00001c 	stccc	0, cr0, [r0, #-112]	; 0xffffff90
    1cec:	00000057 	andeq	r0, r0, r7, asr r0
    1cf0:	ef013f00 	svc	0x00013f00
    1cf4:	0400000b 	streq	r0, [r0], #-11
    1cf8:	051a01ba 	ldreq	r0, [sl, #-442]	; 0x1ba
    1cfc:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    1d00:	3d00001d 	stccc	0, cr0, [r0, #-116]	; 0xffffff8c
    1d04:	00000045 	andeq	r0, r0, r5, asr #32
    1d08:	69014000 	stmdbvs	r1, {lr}
    1d0c:	04000005 	streq	r0, [r0], #-5
    1d10:	3c0101b9 	stfccs	f0, [r1], {185}	; 0xb9
    1d14:	00045f01 	andeq	r5, r4, r1, lsl #30
    1d18:	02b00700 	adcseq	r0, r0, #0
    1d1c:	1d2d0101 	stfnes	f0, [sp, #-4]!
    1d20:	743d0000 	ldrtvc	r0, [sp], #-0
    1d24:	3d00001b 	stccc	0, cr0, [r0, #-108]	; 0xffffff94
    1d28:	000000ef 	andeq	r0, r0, pc, ror #1
    1d2c:	f7014000 			; <UNDEFINED> instruction: 0xf7014000
    1d30:	0a000008 	beq	1d58 <__Stack_Size+0x1958>
    1d34:	3e010148 	adfccsm	f0, f1, #0.0
    1d38:	00023701 	andeq	r3, r2, r1, lsl #14
    1d3c:	01e20500 	mvneq	r0, r0, lsl #10
    1d40:	001d5001 	andseq	r5, sp, r1
    1d44:	1d503d00 	ldclne	13, cr3, [r0, #-0]
    1d48:	573d0000 	ldrpl	r0, [sp, -r0]!
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	01940410 	orrseq	r0, r4, r0, lsl r4
    1d54:	01410000 	mrseq	r0, (UNDEF: 65)
    1d58:	00000121 	andeq	r0, r0, r1, lsr #2
    1d5c:	01011006 	tsteq	r1, r6
    1d60:	e8013e01 	stmda	r1, {r0, r9, sl, fp, ip, sp}
    1d64:	05000002 	streq	r0, [r0, #-2]
    1d68:	7a0101e1 	bvc	424f4 <__Stack_Size+0x420f4>
    1d6c:	3d00001d 	stccc	0, cr0, [r0, #-116]	; 0xffffff8c
    1d70:	00001d50 	andeq	r1, r0, r0, asr sp
    1d74:	0000573d 	andeq	r5, r0, sp, lsr r7
    1d78:	01400000 	mrseq	r0, (UNDEF: 64)
    1d7c:	00000038 	andeq	r0, r0, r8, lsr r0
    1d80:	0101fd0b 	tsteq	r1, fp, lsl #26
    1d84:	0523013e 	streq	r0, [r3, #-318]!	; 0x13e
    1d88:	fe0b0000 	cdp2	0, 0, cr0, cr11, cr0, {0}
    1d8c:	1d980101 	ldfnes	f0, [r8, #4]
    1d90:	453d0000 	ldrmi	r0, [sp, #-0]!
    1d94:	00000000 	andeq	r0, r0, r0
    1d98:	01c50142 	biceq	r0, r5, r2, asr #2
    1d9c:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
    1da0:	00010f01 	andeq	r0, r1, r1, lsl #30
    1da4:	013c0100 	teqeq	ip, r0, lsl #2
    1da8:	00000ada 	ldrdeq	r0, [r0], -sl
    1dac:	0101120b 	tsteq	r1, fp, lsl #4
    1db0:	001dc001 	andseq	ip, sp, r1
    1db4:	00453d00 	subeq	r3, r5, r0, lsl #26
    1db8:	ef3d0000 	svc	0x003d0000
    1dbc:	00000000 	andeq	r0, r0, r0
    1dc0:	04b8013c 	ldrteq	r0, [r8], #316	; 0x13c
    1dc4:	130b0000 	movwne	r0, #45056	; 0xb000
    1dc8:	da010101 	ble	421d4 <__Stack_Size+0x41dd4>
    1dcc:	3d00001d 	stccc	0, cr0, [r0, #-116]	; 0xffffff8c
    1dd0:	00000045 	andeq	r0, r0, r5, asr #32
    1dd4:	0000ef3d 	andeq	lr, r0, sp, lsr pc
    1dd8:	013e0000 	teqeq	lr, r0
    1ddc:	0000014f 	andeq	r0, r0, pc, asr #2
    1de0:	0101b504 	tsteq	r1, r4, lsl #10
    1de4:	00001dee 	andeq	r1, r0, lr, ror #27
    1de8:	0000453d 	andeq	r4, r0, sp, lsr r5
    1dec:	013e0000 	teqeq	lr, r0
    1df0:	000006f2 	strdeq	r0, [r0], -r2
    1df4:	0101b304 	tsteq	r1, r4, lsl #6
    1df8:	00001e02 	andeq	r1, r0, r2, lsl #28
    1dfc:	0000453d 	andeq	r4, r0, sp, lsr r5
    1e00:	013c0000 	teqeq	ip, r0
    1e04:	00000605 	andeq	r0, r0, r5, lsl #12
    1e08:	0101060b 	tsteq	r1, fp, lsl #12
    1e0c:	001e1701 	andseq	r1, lr, r1, lsl #14
    1e10:	00453d00 	subeq	r3, r5, r0, lsl #26
    1e14:	3c000000 	stccc	0, cr0, [r0], {-0}
    1e18:	00017901 	andeq	r7, r1, r1, lsl #18
    1e1c:	01080b00 	tsteq	r8, r0, lsl #22
    1e20:	1e2c0101 	sufnee	f0, f4, f1
    1e24:	453d0000 	ldrmi	r0, [sp, #-0]!
    1e28:	00000000 	andeq	r0, r0, r0
    1e2c:	0635013c 			; <UNDEFINED> instruction: 0x0635013c
    1e30:	070b0000 	streq	r0, [fp, -r0]
    1e34:	41010101 	tstmi	r1, r1, lsl #2
    1e38:	3d00001e 	stccc	0, cr0, [r0, #-120]	; 0xffffff88
    1e3c:	00000045 	andeq	r0, r0, r5, asr #32
    1e40:	f3013c00 			; <UNDEFINED> instruction: 0xf3013c00
    1e44:	0b000000 	bleq	1e4c <__Stack_Size+0x1a4c>
    1e48:	01010102 	tsteq	r1, r2, lsl #2
    1e4c:	00001e5b 	andeq	r1, r0, fp, asr lr
    1e50:	0000453d 	andeq	r4, r0, sp, lsr r5
    1e54:	00453d00 	subeq	r3, r5, r0, lsl #26
    1e58:	3c000000 	stccc	0, cr0, [r0], {-0}
    1e5c:	000b1601 	andeq	r1, fp, r1, lsl #12
    1e60:	01030b00 	tsteq	r3, r0, lsl #22
    1e64:	1e700101 	rpwnes	f0, f0, f1
    1e68:	ef3d0000 	svc	0x003d0000
    1e6c:	00000000 	andeq	r0, r0, r0
    1e70:	07320143 	ldreq	r0, [r2, -r3, asr #2]!
    1e74:	190b0000 	stmdbne	fp, {}	; <UNPREDICTABLE>
    1e78:	00cf0101 	sbceq	r0, pc, r1, lsl #2
    1e7c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    1e80:	3d00001e 	stccc	0, cr0, [r0, #-120]	; 0xffffff88
    1e84:	00000069 	andeq	r0, r0, r9, rrx
    1e88:	18013c00 	stmdane	r1, {sl, fp, ip, sp}
    1e8c:	0b000000 	bleq	1e94 <__Stack_Size+0x1a94>
    1e90:	01010104 	tsteq	r1, r4, lsl #2
    1e94:	00001e9e 	muleq	r0, lr, lr
    1e98:	0000453d 	andeq	r4, r0, sp, lsr r5
    1e9c:	013c0000 	teqeq	ip, r0
    1ea0:	00000721 	andeq	r0, r0, r1, lsr #14
    1ea4:	01010a0b 	tsteq	r1, fp, lsl #20
    1ea8:	001eb301 	andseq	fp, lr, r1, lsl #6
    1eac:	00453d00 	subeq	r3, r5, r0, lsl #26
    1eb0:	44000000 	strmi	r0, [r0], #-0
    1eb4:	0008ae01 	andeq	sl, r8, r1, lsl #28
    1eb8:	01050b00 	tsteq	r5, r0, lsl #22
    1ebc:	00006901 	andeq	r6, r0, r1, lsl #18
    1ec0:	013e0100 	teqeq	lr, r0, lsl #2
    1ec4:	0000016f 	andeq	r0, r0, pc, ror #2
    1ec8:	0101db05 	tsteq	r1, r5, lsl #22
    1ecc:	00001edb 	ldrdeq	r1, [r0], -fp
    1ed0:	001d503d 	andseq	r5, sp, sp, lsr r0
    1ed4:	1edb3d00 	cdpne	13, 13, cr3, cr11, cr0, {0}
    1ed8:	10000000 	andne	r0, r0, r0
    1edc:	0005c304 	andeq	ip, r5, r4, lsl #6
    1ee0:	0a013e00 	beq	516e8 <__Stack_Size+0x512e8>
    1ee4:	05000003 	streq	r0, [r0, #-3]
    1ee8:	fa0101e8 	blx	42690 <__Stack_Size+0x42290>
    1eec:	3d00001e 	stccc	0, cr0, [r0, #-120]	; 0xffffff88
    1ef0:	00000045 	andeq	r0, r0, r5, asr #32
    1ef4:	0000ef3d 	andeq	lr, r0, sp, lsr pc
    1ef8:	013c0000 	teqeq	ip, r0
    1efc:	000004da 	ldrdeq	r0, [r0], -sl
    1f00:	01010f06 	tsteq	r1, r6, lsl #30
    1f04:	001f1401 	andseq	r1, pc, r1, lsl #8
    1f08:	00453d00 	subeq	r3, r5, r0, lsl #26
    1f0c:	453d0000 	ldrmi	r0, [sp, #-0]!
    1f10:	00000000 	andeq	r0, r0, r0
    1f14:	0b58013e 	bleq	1602414 <__Stack_Size+0x1602014>
    1f18:	ff060000 			; <UNDEFINED> instruction: 0xff060000
    1f1c:	1f280101 	svcne	0x00280101
    1f20:	453d0000 	ldrmi	r0, [sp, #-0]!
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	0645013c 			; <UNDEFINED> instruction: 0x0645013c
    1f2c:	00060000 	andeq	r0, r6, r0
    1f30:	3d010101 	stfccs	f0, [r1, #-4]
    1f34:	3d00001f 	stccc	0, cr0, [r0, #-124]	; 0xffffff84
    1f38:	00001f3d 	andeq	r1, r0, sp, lsr pc
    1f3c:	0f041000 	svceq	0x00041000
    1f40:	3e000006 	cdpcc	0, 0, cr0, cr0, cr6, {0}
    1f44:	0009bf01 	andeq	fp, r9, r1, lsl #30
    1f48:	01380900 	teqeq	r8, r0, lsl #18
    1f4c:	001f5701 	andseq	r5, pc, r1, lsl #14
    1f50:	00453d00 	subeq	r3, r5, r0, lsl #26
    1f54:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1f58:	00071001 	andeq	r1, r7, r1
    1f5c:	013a0900 	teqeq	sl, r0, lsl #18
    1f60:	001f6b01 	andseq	r6, pc, r1, lsl #22
    1f64:	00ef3d00 	rsceq	r3, pc, r0, lsl #26
    1f68:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1f6c:	0002af01 	andeq	sl, r2, r1, lsl #30
    1f70:	013c0c00 	teqeq	ip, r0, lsl #24
    1f74:	001f7f01 	andseq	r7, pc, r1, lsl #30
    1f78:	00573d00 	subseq	r3, r7, r0, lsl #26
    1f7c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1f80:	0005d401 	andeq	sp, r5, r1, lsl #8
    1f84:	013d0c00 	teqeq	sp, r0, lsl #24
    1f88:	001f9301 	andseq	r9, pc, r1, lsl #6
    1f8c:	00693d00 	rsbeq	r3, r9, r0, lsl #26
    1f90:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1f94:	0005a401 	andeq	sl, r5, r1, lsl #8
    1f98:	013e0c00 	teqeq	lr, r0, lsl #24
    1f9c:	001fa701 	andseq	sl, pc, r1, lsl #14
    1fa0:	00573d00 	subseq	r3, r7, r0, lsl #26
    1fa4:	40000000 	andmi	r0, r0, r0
    1fa8:	0002f501 	andeq	pc, r2, r1, lsl #10
    1fac:	01190d00 	tsteq	r9, r0, lsl #26
    1fb0:	06013f01 	streq	r3, [r1], -r1, lsl #30
    1fb4:	05000004 	streq	r0, [r0, #-4]
    1fb8:	006901dd 	ldrdeq	r0, [r9], #-29	; 0xffffffe3	; <UNPREDICTABLE>
    1fbc:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    1fc0:	3d00001f 	stccc	0, cr0, [r0, #-124]	; 0xffffff84
    1fc4:	00001d50 	andeq	r1, r0, r0, asr sp
    1fc8:	0000573d 	andeq	r5, r0, sp, lsr r7
    1fcc:	01410000 	mrseq	r0, (UNDEF: 65)
    1fd0:	00000908 	andeq	r0, r0, r8, lsl #18
    1fd4:	01011a0b 	tsteq	r1, fp, lsl #20
    1fd8:	0b630001 	bleq	18c1fe4 <__Stack_Size+0x18c1be4>
    1fdc:	00020000 	andeq	r0, r2, r0
    1fe0:	00000403 	andeq	r0, r0, r3, lsl #8
    1fe4:	06960104 	ldreq	r0, [r6], r4, lsl #2
    1fe8:	f3010000 	vhadd.u8	d0, d1, d0
    1fec:	7100000c 	tstvc	r0, ip
    1ff0:	e000000b 	and	r0, r0, fp
	...
    1ffc:	93000000 	movwls	r0, #0
    2000:	02000005 	andeq	r0, r0, #5
    2004:	07d80504 	ldrbeq	r0, [r8, r4, lsl #10]
    2008:	02020000 	andeq	r0, r2, #0
    200c:	0007aa05 	andeq	sl, r7, r5, lsl #20
    2010:	06010200 	streq	r0, [r1], -r0, lsl #4
    2014:	00000989 	andeq	r0, r0, r9, lsl #19
    2018:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    201c:	49270200 	stmdbmi	r7!, {r9}
    2020:	02000000 	andeq	r0, r0, #0
    2024:	08e50704 	stmiaeq	r5!, {r2, r8, r9, sl}^
    2028:	75030000 	strvc	r0, [r3, #-0]
    202c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2030:	00005b28 	andeq	r5, r0, r8, lsr #22
    2034:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2038:	00000bce 	andeq	r0, r0, lr, asr #23
    203c:	00387503 	eorseq	r7, r8, r3, lsl #10
    2040:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    2044:	01020000 	mrseq	r0, (UNDEF: 2)
    2048:	00098708 	andeq	r8, r9, r8, lsl #14
    204c:	03ca0400 	biceq	r0, sl, #0
    2050:	2f020000 	svccs	0x00020000
    2054:	0000007e 	andeq	r0, r0, lr, ror r0
    2058:	00004905 	andeq	r4, r0, r5, lsl #18
    205c:	02460400 	subeq	r0, r6, #0
    2060:	30020000 	andcc	r0, r2, r0
    2064:	0000008e 	andeq	r0, r0, lr, lsl #1
    2068:	00005b05 	andeq	r5, r0, r5, lsl #22
    206c:	02010600 	andeq	r0, r1, #0
    2070:	0000a83c 	andeq	sl, r0, ip, lsr r8
    2074:	1ec10700 	cdpne	7, 12, cr0, cr1, cr0, {0}
    2078:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    207c:	00544553 	subseq	r4, r4, r3, asr r5
    2080:	19040001 	stmdbne	r4, {r0}
    2084:	02000025 	andeq	r0, r0, #37	; 0x25
    2088:	0000933c 	andeq	r9, r0, ip, lsr r3
    208c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2090:	000008dc 	ldrdeq	r0, [r0], -ip
    2094:	0b035009 	bleq	d60c0 <__Stack_Size+0xd5cc0>
    2098:	00031b02 	andeq	r1, r3, r2, lsl #22
    209c:	52430a00 	subpl	r0, r3, #0
    20a0:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    20a4:	00008302 	andeq	r8, r0, r2, lsl #6
    20a8:	00230200 	eoreq	r0, r3, r0, lsl #4
    20ac:	0007640b 	andeq	r6, r7, fp, lsl #8
    20b0:	020e0300 	andeq	r0, lr, #0
    20b4:	00000050 	andeq	r0, r0, r0, asr r0
    20b8:	0a022302 	beq	8acc8 <__Stack_Size+0x8a8c8>
    20bc:	00325243 	eorseq	r5, r2, r3, asr #4
    20c0:	83020f03 	movwhi	r0, #12035	; 0x2f03
    20c4:	02000000 	andeq	r0, r0, #0
    20c8:	6e0b0423 	cdpvs	4, 0, cr0, cr11, cr3, {1}
    20cc:	03000007 	movweq	r0, #7
    20d0:	00500210 	subseq	r0, r0, r0, lsl r2
    20d4:	23020000 	movwcs	r0, #8192	; 0x2000
    20d8:	051e0b06 	ldreq	r0, [lr, #-2822]	; 0xb06
    20dc:	11030000 	mrsne	r0, (UNDEF: 3)
    20e0:	00008302 	andeq	r8, r0, r2, lsl #6
    20e4:	08230200 	stmdaeq	r3!, {r9}
    20e8:	0007780b 	andeq	r7, r7, fp, lsl #16
    20ec:	02120300 	andseq	r0, r2, #0
    20f0:	00000050 	andeq	r0, r0, r0, asr r0
    20f4:	0b0a2302 	bleq	28ad04 <__Stack_Size+0x28a904>
    20f8:	000003e8 	andeq	r0, r0, r8, ror #7
    20fc:	83021303 	movwhi	r1, #8963	; 0x2303
    2100:	02000000 	andeq	r0, r0, #0
    2104:	820b0c23 	andhi	r0, fp, #8960	; 0x2300
    2108:	03000007 	movweq	r0, #7
    210c:	00500214 	subseq	r0, r0, r4, lsl r2
    2110:	23020000 	movwcs	r0, #8192	; 0x2000
    2114:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
    2118:	02150300 	andseq	r0, r5, #0
    211c:	00000083 	andeq	r0, r0, r3, lsl #1
    2120:	0b102302 	bleq	40ad30 <__Stack_Size+0x40a930>
    2124:	0000078c 	andeq	r0, r0, ip, lsl #15
    2128:	50021603 	andpl	r1, r2, r3, lsl #12
    212c:	02000000 	andeq	r0, r0, #0
    2130:	450a1223 	strmi	r1, [sl, #-547]	; 0x223
    2134:	03005247 	movweq	r5, #583	; 0x247
    2138:	00830217 	addeq	r0, r3, r7, lsl r2
    213c:	23020000 	movwcs	r0, #8192	; 0x2000
    2140:	07960b14 			; <UNDEFINED> instruction: 0x07960b14
    2144:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    2148:	00005002 	andeq	r5, r0, r2
    214c:	16230200 	strtne	r0, [r3], -r0, lsl #4
    2150:	00027a0b 	andeq	r7, r2, fp, lsl #20
    2154:	02190300 	andseq	r0, r9, #0
    2158:	00000083 	andeq	r0, r0, r3, lsl #1
    215c:	0b182302 	bleq	60ad6c <__Stack_Size+0x60a96c>
    2160:	000007a0 	andeq	r0, r0, r0, lsr #15
    2164:	50021a03 	andpl	r1, r2, r3, lsl #20
    2168:	02000000 	andeq	r0, r0, #0
    216c:	800b1a23 	andhi	r1, fp, r3, lsr #20
    2170:	03000002 	movweq	r0, #2
    2174:	0083021b 	addeq	r0, r3, fp, lsl r2
    2178:	23020000 	movwcs	r0, #8192	; 0x2000
    217c:	0c410b1c 	vmoveq	d12, r0, r1
    2180:	1c030000 	stcne	0, cr0, [r3], {-0}
    2184:	00005002 	andeq	r5, r0, r2
    2188:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    218c:	0004980b 	andeq	r9, r4, fp, lsl #16
    2190:	021d0300 	andseq	r0, sp, #0
    2194:	00000083 	andeq	r0, r0, r3, lsl #1
    2198:	0b202302 	bleq	80ada8 <__Stack_Size+0x80a9a8>
    219c:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    21a0:	50021e03 	andpl	r1, r2, r3, lsl #28
    21a4:	02000000 	andeq	r0, r0, #0
    21a8:	430a2223 	movwmi	r2, #41507	; 0xa223
    21ac:	0300544e 	movweq	r5, #1102	; 0x44e
    21b0:	0083021f 	addeq	r0, r3, pc, lsl r2
    21b4:	23020000 	movwcs	r0, #8192	; 0x2000
    21b8:	07be0b24 	ldreq	r0, [lr, r4, lsr #22]!
    21bc:	20030000 	andcs	r0, r3, r0
    21c0:	00005002 	andeq	r5, r0, r2
    21c4:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    21c8:	4353500a 	cmpmi	r3, #10
    21cc:	02210300 	eoreq	r0, r1, #0
    21d0:	00000083 	andeq	r0, r0, r3, lsl #1
    21d4:	0b282302 	bleq	a0ade4 <__Stack_Size+0xa0a9e4>
    21d8:	00000a1f 	andeq	r0, r0, pc, lsl sl
    21dc:	50022203 	andpl	r2, r2, r3, lsl #4
    21e0:	02000000 	andeq	r0, r0, #0
    21e4:	410a2a23 	tstmi	sl, r3, lsr #20
    21e8:	03005252 	movweq	r5, #594	; 0x252
    21ec:	00830223 	addeq	r0, r3, r3, lsr #4
    21f0:	23020000 	movwcs	r0, #8192	; 0x2000
    21f4:	0a2a0b2c 	beq	a84eac <__Stack_Size+0xa84aac>
    21f8:	24030000 	strcs	r0, [r3], #-0
    21fc:	00005002 	andeq	r5, r0, r2
    2200:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    2204:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
    2208:	02250300 	eoreq	r0, r5, #0
    220c:	00000083 	andeq	r0, r0, r3, lsl #1
    2210:	0b302302 	bleq	c0ae20 <__Stack_Size+0xc0aa20>
    2214:	00000a35 	andeq	r0, r0, r5, lsr sl
    2218:	50022603 	andpl	r2, r2, r3, lsl #12
    221c:	02000000 	andeq	r0, r0, #0
    2220:	660b3223 	strvs	r3, [fp], -r3, lsr #4
    2224:	03000002 	movweq	r0, #2
    2228:	00830227 	addeq	r0, r3, r7, lsr #4
    222c:	23020000 	movwcs	r0, #8192	; 0x2000
    2230:	0a400b34 	beq	1004f08 <__Stack_Size+0x1004b08>
    2234:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    2238:	00005002 	andeq	r5, r0, r2
    223c:	36230200 	strtcc	r0, [r3], -r0, lsl #4
    2240:	00026b0b 	andeq	r6, r2, fp, lsl #22
    2244:	02290300 	eoreq	r0, r9, #0
    2248:	00000083 	andeq	r0, r0, r3, lsl #1
    224c:	0b382302 	bleq	e0ae5c <__Stack_Size+0xe0aa5c>
    2250:	00000a4b 	andeq	r0, r0, fp, asr #20
    2254:	50022a03 	andpl	r2, r2, r3, lsl #20
    2258:	02000000 	andeq	r0, r0, #0
    225c:	700b3a23 	andvc	r3, fp, r3, lsr #20
    2260:	03000002 	movweq	r0, #2
    2264:	0083022b 	addeq	r0, r3, fp, lsr #4
    2268:	23020000 	movwcs	r0, #8192	; 0x2000
    226c:	0a560b3c 	beq	1584f64 <__Stack_Size+0x1584b64>
    2270:	2c030000 	stccs	0, cr0, [r3], {-0}
    2274:	00005002 	andeq	r5, r0, r2
    2278:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
    227c:	0002750b 	andeq	r7, r2, fp, lsl #10
    2280:	022d0300 	eoreq	r0, sp, #0
    2284:	00000083 	andeq	r0, r0, r3, lsl #1
    2288:	0b402302 	bleq	100ae98 <__Stack_Size+0x100aa98>
    228c:	00000a61 	andeq	r0, r0, r1, ror #20
    2290:	50022e03 	andpl	r2, r2, r3, lsl #28
    2294:	02000000 	andeq	r0, r0, #0
    2298:	320b4223 	andcc	r4, fp, #805306370	; 0x30000002
    229c:	03000002 	movweq	r0, #2
    22a0:	0083022f 	addeq	r0, r3, pc, lsr #4
    22a4:	23020000 	movwcs	r0, #8192	; 0x2000
    22a8:	0a6c0b44 	beq	1b04fc0 <__Stack_Size+0x1b04bc0>
    22ac:	30030000 	andcc	r0, r3, r0
    22b0:	00005002 	andeq	r5, r0, r2
    22b4:	46230200 	strtmi	r0, [r3], -r0, lsl #4
    22b8:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
    22bc:	02310300 	eorseq	r0, r1, #0
    22c0:	00000083 	andeq	r0, r0, r3, lsl #1
    22c4:	0b482302 	bleq	120aed4 <__Stack_Size+0x120aad4>
    22c8:	00000a77 	andeq	r0, r0, r7, ror sl
    22cc:	50023203 	andpl	r3, r2, r3, lsl #4
    22d0:	02000000 	andeq	r0, r0, #0
    22d4:	e10b4a23 	tst	fp, r3, lsr #20
    22d8:	03000007 	movweq	r0, #7
    22dc:	00830233 	addeq	r0, r3, r3, lsr r2
    22e0:	23020000 	movwcs	r0, #8192	; 0x2000
    22e4:	0a820b4c 	beq	fe08501c <SCS_BASE+0x1e07701c>
    22e8:	34030000 	strcc	r0, [r3], #-0
    22ec:	00005002 	andeq	r5, r0, r2
    22f0:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
    22f4:	01db0c00 	bicseq	r0, fp, r0, lsl #24
    22f8:	35030000 	strcc	r0, [r3, #-0]
    22fc:	0000ba02 	andeq	fp, r0, r2, lsl #20
    2300:	031c0900 	tsteq	ip, #0
    2304:	04010238 	streq	r0, [r1], #-568	; 0x238
    2308:	530a0000 	movwpl	r0, #40960	; 0xa000
    230c:	3a030052 	bcc	c245c <__Stack_Size+0xc205c>
    2310:	00008302 	andeq	r8, r0, r2, lsl #6
    2314:	00230200 	eoreq	r0, r3, r0, lsl #4
    2318:	0007640b 	andeq	r6, r7, fp, lsl #8
    231c:	023b0300 	eorseq	r0, fp, #0
    2320:	00000050 	andeq	r0, r0, r0, asr r0
    2324:	0a022302 	beq	8af34 <__Stack_Size+0x8ab34>
    2328:	03005244 	movweq	r5, #580	; 0x244
    232c:	0083023c 	addeq	r0, r3, ip, lsr r2
    2330:	23020000 	movwcs	r0, #8192	; 0x2000
    2334:	076e0b04 	strbeq	r0, [lr, -r4, lsl #22]!
    2338:	3d030000 	stccc	0, cr0, [r3, #-0]
    233c:	00005002 	andeq	r5, r0, r2
    2340:	06230200 	strteq	r0, [r3], -r0, lsl #4
    2344:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    2348:	023e0300 	eorseq	r0, lr, #0
    234c:	00000083 	andeq	r0, r0, r3, lsl #1
    2350:	0b082302 	bleq	20af60 <__Stack_Size+0x20ab60>
    2354:	00000778 	andeq	r0, r0, r8, ror r7
    2358:	50023f03 	andpl	r3, r2, r3, lsl #30
    235c:	02000000 	andeq	r0, r0, #0
    2360:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    2364:	03003152 	movweq	r3, #338	; 0x152
    2368:	00830240 	addeq	r0, r3, r0, asr #4
    236c:	23020000 	movwcs	r0, #8192	; 0x2000
    2370:	07820b0c 	streq	r0, [r2, ip, lsl #22]
    2374:	41030000 	mrsmi	r0, (UNDEF: 3)
    2378:	00005002 	andeq	r5, r0, r2
    237c:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    2380:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    2384:	02420300 	subeq	r0, r2, #0
    2388:	00000083 	andeq	r0, r0, r3, lsl #1
    238c:	0b102302 	bleq	40af9c <__Stack_Size+0x40ab9c>
    2390:	0000078c 	andeq	r0, r0, ip, lsl #15
    2394:	50024303 	andpl	r4, r2, r3, lsl #6
    2398:	02000000 	andeq	r0, r0, #0
    239c:	430a1223 	movwmi	r1, #41507	; 0xa223
    23a0:	03003352 	movweq	r3, #850	; 0x352
    23a4:	00830244 	addeq	r0, r3, r4, asr #4
    23a8:	23020000 	movwcs	r0, #8192	; 0x2000
    23ac:	07960b14 			; <UNDEFINED> instruction: 0x07960b14
    23b0:	45030000 	strmi	r0, [r3, #-0]
    23b4:	00005002 	andeq	r5, r0, r2
    23b8:	16230200 	strtne	r0, [r3], -r0, lsl #4
    23bc:	0001c00b 	andeq	ip, r1, fp
    23c0:	02460300 	subeq	r0, r6, #0
    23c4:	00000083 	andeq	r0, r0, r3, lsl #1
    23c8:	0b182302 	bleq	60afd8 <__Stack_Size+0x60abd8>
    23cc:	000007a0 	andeq	r0, r0, r0, lsr #15
    23d0:	50024703 	andpl	r4, r2, r3, lsl #14
    23d4:	02000000 	andeq	r0, r0, #0
    23d8:	0c001a23 	stceq	10, cr1, [r0], {35}	; 0x23
    23dc:	0000041c 	andeq	r0, r0, ip, lsl r4
    23e0:	27024803 	strcs	r4, [r2, -r3, lsl #16]
    23e4:	0d000003 	stceq	0, cr0, [r0, #-12]
    23e8:	000f4901 	andeq	r4, pc, r1, lsl #18
    23ec:	01290100 	teqeq	r9, r0, lsl #2
    23f0:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
    23f4:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
    23f8:	01007d02 	tsteq	r0, r2, lsl #26
    23fc:	0f16010d 	svceq	0x0016010d
    2400:	35010000 	strcc	r0, [r1, #-0]
    2404:	000ae201 	andeq	lr, sl, r1, lsl #4
    2408:	000ae408 	andeq	lr, sl, r8, lsl #8
    240c:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2410:	ed010d01 	stc	13, cr0, [r1, #-4]
    2414:	01000011 	tsteq	r0, r1, lsl r0
    2418:	0ae40144 	beq	ff902930 <SCS_BASE+0x1f8f4930>
    241c:	0ae60800 	beq	ff984424 <SCS_BASE+0x1f976424>
    2420:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2424:	010d0100 	mrseq	r0, (UNDEF: 29)
    2428:	00000f6f 	andeq	r0, r0, pc, ror #30
    242c:	e6015101 	str	r5, [r1], -r1, lsl #2
    2430:	e808000a 	stmda	r8, {r1, r3}
    2434:	0208000a 	andeq	r0, r8, #10
    2438:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    243c:	000ea601 	andeq	sl, lr, r1, lsl #12
    2440:	015e0100 	cmpeq	lr, r0, lsl #2
    2444:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
    2448:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
    244c:	01007d02 	tsteq	r0, r2, lsl #26
    2450:	1076010d 	rsbsne	r0, r6, sp, lsl #2
    2454:	6b010000 	blvs	4245c <__Stack_Size+0x4205c>
    2458:	000aea01 	andeq	lr, sl, r1, lsl #20
    245c:	000aec08 	andeq	lr, sl, r8, lsl #24
    2460:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2464:	17010d01 	strne	r0, [r1, -r1, lsl #26]
    2468:	01000011 	tsteq	r0, r1, lsl r0
    246c:	0aec0176 	beq	ffb02a4c <SCS_BASE+0x1faf4a4c>
    2470:	0aee0800 	beq	ffb84478 <SCS_BASE+0x1fb76478>
    2474:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2478:	010d0100 	mrseq	r0, (UNDEF: 29)
    247c:	00000ceb 	andeq	r0, r0, fp, ror #25
    2480:	ee018101 	mvfs	f0, f1
    2484:	f008000a 			; <UNDEFINED> instruction: 0xf008000a
    2488:	0208000a 	andeq	r0, r8, #10
    248c:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    2490:	000f0701 	andeq	r0, pc, r1, lsl #14
    2494:	018c0100 	orreq	r0, ip, r0, lsl #2
    2498:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
    249c:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
    24a0:	01007d02 	tsteq	r0, r2, lsl #26
    24a4:	0f39010d 	svceq	0x0039010d
    24a8:	9f010000 	svcls	0x00010000
    24ac:	000b0401 	andeq	r0, fp, r1, lsl #8
    24b0:	000b0608 	andeq	r0, fp, r8, lsl #12
    24b4:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    24b8:	10010d01 	andne	r0, r1, r1, lsl #26
    24bc:	01000012 	tsteq	r0, r2, lsl r0
    24c0:	0b0601aa 	bleq	182b70 <__Stack_Size+0x182770>
    24c4:	0b080800 	bleq	2044cc <__Stack_Size+0x2040cc>
    24c8:	7d020800 	stcvc	8, cr0, [r2, #-0]
    24cc:	010d0100 	mrseq	r0, (UNDEF: 29)
    24d0:	00000fe1 	andeq	r0, r0, r1, ror #31
    24d4:	0801b501 	stmdaeq	r1, {r0, r8, sl, ip, sp, pc}
    24d8:	0a08000b 	beq	20250c <__Stack_Size+0x20210c>
    24dc:	0208000b 	andeq	r0, r8, #11
    24e0:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    24e4:	00108301 	andseq	r8, r0, r1, lsl #6
    24e8:	01c00100 	biceq	r0, r0, r0, lsl #2
    24ec:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
    24f0:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
    24f4:	01007d02 	tsteq	r0, r2, lsl #26
    24f8:	10e0010d 	rscne	r0, r0, sp, lsl #2
    24fc:	cb010000 	blgt	42504 <__Stack_Size+0x42104>
    2500:	000b0c01 	andeq	r0, fp, r1, lsl #24
    2504:	000b0e08 	andeq	r0, fp, r8, lsl #28
    2508:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    250c:	68010d01 	stmdavs	r1, {r0, r8, sl, fp}
    2510:	01000011 	tsteq	r0, r1, lsl r0
    2514:	0b0e01d6 	bleq	382c74 <__Stack_Size+0x382874>
    2518:	0b100800 	bleq	404520 <__Stack_Size+0x404120>
    251c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2520:	010d0100 	mrseq	r0, (UNDEF: 29)
    2524:	00000d7e 	andeq	r0, r0, lr, ror sp
    2528:	1001e101 	andne	lr, r1, r1, lsl #2
    252c:	1208000b 	andne	r0, r8, #11
    2530:	0208000b 	andeq	r0, r8, #11
    2534:	0d01007d 	stceq	0, cr0, [r1, #-500]	; 0xfffffe0c
    2538:	00103b01 	andseq	r3, r0, r1, lsl #22
    253c:	01ec0100 	mvneq	r0, r0, lsl #2
    2540:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
    2544:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
    2548:	01007d02 	tsteq	r0, r2, lsl #26
    254c:	1190010d 	orrsne	r0, r0, sp, lsl #2
    2550:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    2554:	000b1401 	andeq	r1, fp, r1, lsl #8
    2558:	000b1608 	andeq	r1, fp, r8, lsl #12
    255c:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2560:	36010e01 	strcc	r0, [r1], -r1, lsl #28
    2564:	0100000e 	tsteq	r0, lr
    2568:	16010102 	strne	r0, [r1], -r2, lsl #2
    256c:	1808000b 	stmdane	r8, {r0, r1, r3}
    2570:	0208000b 	andeq	r0, r8, #11
    2574:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2578:	00100b01 	andseq	r0, r0, r1, lsl #22
    257c:	010d0100 	mrseq	r0, (UNDEF: 29)
    2580:	000b1801 	andeq	r1, fp, r1, lsl #16
    2584:	000b1a08 	andeq	r1, fp, r8, lsl #20
    2588:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    258c:	77010e01 	strvc	r0, [r1, -r1, lsl #28]
    2590:	01000011 	tsteq	r0, r1, lsl r0
    2594:	00010118 	andeq	r0, r1, r8, lsl r1
    2598:	00000000 	andeq	r0, r0, r0
    259c:	02000000 	andeq	r0, r0, #0
    25a0:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    25a4:	000de901 	andeq	lr, sp, r1, lsl #18
    25a8:	01230100 	teqeq	r3, r0, lsl #2
    25ac:	00000001 	andeq	r0, r0, r1
    25b0:	00000000 	andeq	r0, r0, r0
    25b4:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    25b8:	a7010e01 	strge	r0, [r1, -r1, lsl #28]
    25bc:	0100000f 	tsteq	r0, pc
    25c0:	0001012e 	andeq	r0, r1, lr, lsr #2
    25c4:	00000000 	andeq	r0, r0, r0
    25c8:	02000000 	andeq	r0, r0, #0
    25cc:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    25d0:	00114f01 	andseq	r4, r1, r1, lsl #30
    25d4:	01390100 	teqeq	r9, r0, lsl #2
    25d8:	00000001 	andeq	r0, r0, r1
    25dc:	00000000 	andeq	r0, r0, r0
    25e0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    25e4:	d0010e01 	andle	r0, r1, r1, lsl #28
    25e8:	0100000d 	tsteq	r0, sp
    25ec:	00010144 	andeq	r0, r1, r4, asr #2
    25f0:	00000000 	andeq	r0, r0, r0
    25f4:	02000000 	andeq	r0, r0, #0
    25f8:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    25fc:	00109201 	andseq	r9, r0, r1, lsl #4
    2600:	014f0100 	mrseq	r0, (UNDEF: 95)
    2604:	00000001 	andeq	r0, r0, r1
    2608:	00000000 	andeq	r0, r0, r0
    260c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    2610:	c4010e01 	strgt	r0, [r1], #-3585	; 0xe01
    2614:	01000011 	tsteq	r0, r1, lsl r0
    2618:	0001015a 	andeq	r0, r1, sl, asr r1
    261c:	00000000 	andeq	r0, r0, r0
    2620:	02000000 	andeq	r0, r0, #0
    2624:	0e01007d 	mcreq	0, 0, r0, cr1, cr13, {3}
    2628:	000e0201 	andeq	r0, lr, r1, lsl #4
    262c:	01650100 	cmneq	r5, r0, lsl #2
    2630:	000b1a01 	andeq	r1, fp, r1, lsl #20
    2634:	000b1c08 	andeq	r1, fp, r8, lsl #24
    2638:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    263c:	8d010e01 	stchi	14, cr0, [r1, #-4]
    2640:	0100000e 	tsteq	r0, lr
    2644:	1c010171 	stfnes	f0, [r1], {113}	; 0x71
    2648:	1e08000b 	cdpne	0, 0, cr0, cr8, cr11, {0}
    264c:	0208000b 	andeq	r0, r8, #11
    2650:	0f01007d 	svceq	0x0001007d
    2654:	00105c01 	andseq	r5, r0, r1, lsl #24
    2658:	017d0100 	cmneq	sp, r0, lsl #2
    265c:	000b1e01 	andeq	r1, fp, r1, lsl #28
    2660:	000b2208 	andeq	r2, fp, r8, lsl #4
    2664:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    2668:	00069e01 	andeq	r9, r6, r1, lsl #28
    266c:	0b221000 	bleq	886674 <__Stack_Size+0x886274>
    2670:	fa010800 	blx	44678 <__Stack_Size+0x44278>
    2674:	0000000a 	andeq	r0, r0, sl
    2678:	1104010e 	tstne	r4, lr, lsl #2
    267c:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    2680:	0b220101 	bleq	882a8c <__Stack_Size+0x88268c>
    2684:	0b240800 	bleq	90468c <__Stack_Size+0x90428c>
    2688:	7d020800 	stcvc	8, cr0, [r2, #-0]
    268c:	010e0100 	mrseq	r0, (UNDEF: 30)
    2690:	00000ecc 	andeq	r0, r0, ip, asr #29
    2694:	01019401 	tsteq	r1, r1, lsl #8
    2698:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
    269c:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
    26a0:	01007d02 	tsteq	r0, r2, lsl #26
    26a4:	0cd8010e 	ldfeqe	f0, [r8], {14}
    26a8:	9f010000 	svcls	0x00010000
    26ac:	0b260101 	bleq	982ab8 <__Stack_Size+0x9826b8>
    26b0:	0b280800 	bleq	a046b8 <__Stack_Size+0xa042b8>
    26b4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    26b8:	010e0100 	mrseq	r0, (UNDEF: 30)
    26bc:	00000d32 	andeq	r0, r0, r2, lsr sp
    26c0:	0101aa01 	tsteq	r1, r1, lsl #20
    26c4:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
    26c8:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
    26cc:	01007d02 	tsteq	r0, r2, lsl #26
    26d0:	11b1010e 			; <UNDEFINED> instruction: 0x11b1010e
    26d4:	b6010000 	strlt	r0, [r1], -r0
    26d8:	0b2a0101 	bleq	a82ae4 <__Stack_Size+0xa826e4>
    26dc:	0b2c0800 	bleq	b046e4 <__Stack_Size+0xb042e4>
    26e0:	7d020800 	stcvc	8, cr0, [r2, #-0]
    26e4:	010e0100 	mrseq	r0, (UNDEF: 30)
    26e8:	00000ff3 	strdeq	r0, [r0], -r3
    26ec:	0101c201 	tsteq	r1, r1, lsl #4
    26f0:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
    26f4:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
    26f8:	01007d02 	tsteq	r0, r2, lsl #26
    26fc:	0f94010e 	svceq	0x0094010e
    2700:	cd010000 	stcgt	0, cr0, [r1, #-0]
    2704:	0b2e0101 	bleq	b82b10 <__Stack_Size+0xb82710>
    2708:	0b300800 	bleq	c04710 <__Stack_Size+0xc04310>
    270c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2710:	01110100 	tsteq	r1, r0, lsl #2
    2714:	00001200 	andeq	r1, r0, r0, lsl #4
    2718:	0101dc01 	tsteq	r1, r1, lsl #24
    271c:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
    2720:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
    2724:	000009df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2728:	00077801 	andeq	r7, r7, r1, lsl #16
    272c:	0b3c1200 	bleq	f06f34 <__Stack_Size+0xf06b34>
    2730:	0b040800 	bleq	104738 <__Stack_Size+0x104338>
    2734:	076d0000 	strbeq	r0, [sp, -r0]!
    2738:	01130000 	tsteq	r3, r0
    273c:	13310151 	teqne	r1, #1073741844	; 0x40000014
    2740:	40035001 	andmi	r5, r3, r1
    2744:	1000244a 	andne	r2, r0, sl, asr #8
    2748:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
    274c:	000b2401 	andeq	r2, fp, r1, lsl #8
    2750:	010e0000 	mrseq	r0, (UNDEF: 14)
    2754:	00000e7d 	andeq	r0, r0, sp, ror lr
    2758:	0101ef01 	tsteq	r1, r1, lsl #30
    275c:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
    2760:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
    2764:	01007d02 	tsteq	r0, r2, lsl #26
    2768:	10ab010e 	adcne	r0, fp, lr, lsl #2
    276c:	fa010000 	blx	42774 <__Stack_Size+0x42374>
    2770:	0b460101 	bleq	1182b7c <__Stack_Size+0x118277c>
    2774:	0b480800 	bleq	120477c <__Stack_Size+0x120437c>
    2778:	7d020800 	stcvc	8, cr0, [r2, #-0]
    277c:	010e0100 	mrseq	r0, (UNDEF: 30)
    2780:	00000da8 	andeq	r0, r0, r8, lsr #27
    2784:	01020501 	tsteq	r2, r1, lsl #10
    2788:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
    278c:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
    2790:	01007d02 	tsteq	r0, r2, lsl #26
    2794:	10f1010e 	rscsne	r0, r1, lr, lsl #2
    2798:	10010000 	andne	r0, r1, r0
    279c:	0b4a0102 	bleq	1282bac <__Stack_Size+0x12827ac>
    27a0:	0b4c0800 	bleq	13047a8 <__Stack_Size+0x13043a8>
    27a4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    27a8:	010e0100 	mrseq	r0, (UNDEF: 30)
    27ac:	00000cc5 	andeq	r0, r0, r5, asr #25
    27b0:	01021b01 	tsteq	r2, r1, lsl #22
    27b4:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
    27b8:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
    27bc:	01007d02 	tsteq	r0, r2, lsl #26
    27c0:	10bb010e 	adcsne	r0, fp, lr, lsl #2
    27c4:	26010000 	strcs	r0, [r1], -r0
    27c8:	0b4e0102 	bleq	1382bd8 <__Stack_Size+0x13827d8>
    27cc:	0b500800 	bleq	14047d4 <__Stack_Size+0x14043d4>
    27d0:	7d020800 	stcvc	8, cr0, [r2, #-0]
    27d4:	010e0100 	mrseq	r0, (UNDEF: 30)
    27d8:	0000104c 	andeq	r1, r0, ip, asr #32
    27dc:	01023101 	tsteq	r2, r1, lsl #2
    27e0:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
    27e4:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
    27e8:	01007d02 	tsteq	r0, r2, lsl #26
    27ec:	11a1010e 			; <UNDEFINED> instruction: 0x11a1010e
    27f0:	3c010000 	stccc	0, cr0, [r1], {-0}
    27f4:	0b520102 	bleq	1482c04 <__Stack_Size+0x1482804>
    27f8:	0b540800 	bleq	1504800 <__Stack_Size+0x1504400>
    27fc:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2800:	01110100 	tsteq	r1, r0, lsl #2
    2804:	000010ce 	andeq	r1, r0, lr, asr #1
    2808:	01024d01 	tsteq	r2, r1, lsl #26
    280c:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
    2810:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
    2814:	000009ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2818:	00087501 	andeq	r7, r8, r1, lsl #10
    281c:	0b601200 	bleq	1807024 <__Stack_Size+0x1806c24>
    2820:	0b2f0800 	bleq	bc4828 <__Stack_Size+0xbc4428>
    2824:	08610000 	stmdaeq	r1!, {}^	; <UNPREDICTABLE>
    2828:	01130000 	tsteq	r3, r0
    282c:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    2830:	50011305 	andpl	r1, r1, r5, lsl #6
    2834:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    2838:	14004001 	strne	r4, [r0], #-1
    283c:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
    2840:	00000b52 	andeq	r0, r0, r2, asr fp
    2844:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    2848:	0138000c 	teqeq	r8, ip
    284c:	11000040 	tstne	r0, r0, asr #32
    2850:	00121f01 	andseq	r1, r2, r1, lsl #30
    2854:	025d0100 	subseq	r0, sp, #0
    2858:	000b8801 	andeq	r8, fp, r1, lsl #16
    285c:	000bc408 	andeq	ip, fp, r8, lsl #8
    2860:	000a1f08 	andeq	r1, sl, r8, lsl #30
    2864:	08b20100 	ldmeq	r2!, {r8}
    2868:	73150000 	tstvc	r5, #0
    286c:	62010072 	andvs	r0, r1, #114	; 0x72
    2870:	00003e02 	andeq	r3, r0, r2, lsl #28
    2874:	0c030500 	cfstr32eq	mvfx0, [r3], {-0}
    2878:	14200001 	strtne	r0, [r0], #-1
    287c:	08000b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp}
    2880:	00000b52 	andeq	r0, r0, r2, asr fp
    2884:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    2888:	00000074 	andeq	r0, r0, r4, ror r0
    288c:	0eba010e 	frdeqe	f0, f2, #0.5
    2890:	73010000 	movwvc	r0, #4096	; 0x1000
    2894:	0bc40102 	bleq	ff102ca4 <SCS_BASE+0x1f0f4ca4>
    2898:	0bc60800 	bleq	ff1848a0 <SCS_BASE+0x1f1768a0>
    289c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    28a0:	010e0100 	mrseq	r0, (UNDEF: 30)
    28a4:	00000d1d 	andeq	r0, r0, sp, lsl sp
    28a8:	01027f01 	tsteq	r2, r1, lsl #30
    28ac:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
    28b0:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
    28b4:	01007d02 	tsteq	r0, r2, lsl #26
    28b8:	0d57010e 	ldfeqe	f0, [r7, #-56]	; 0xffffffc8
    28bc:	8a010000 	bhi	428c4 <__Stack_Size+0x424c4>
    28c0:	0bc80102 	bleq	ff202cd0 <SCS_BASE+0x1f1f4cd0>
    28c4:	0bca0800 	bleq	ff2848cc <SCS_BASE+0x1f2768cc>
    28c8:	7d020800 	stcvc	8, cr0, [r2, #-0]
    28cc:	010e0100 	mrseq	r0, (UNDEF: 30)
    28d0:	00000dbb 			; <UNDEFINED> instruction: 0x00000dbb
    28d4:	01029501 	tsteq	r2, r1, lsl #10
    28d8:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
    28dc:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
    28e0:	01007d02 	tsteq	r0, r2, lsl #26
    28e4:	1122010e 	teqne	r2, lr, lsl #2
    28e8:	a0010000 	andge	r0, r1, r0
    28ec:	0bcc0102 	bleq	ff302cfc <SCS_BASE+0x1f2f4cfc>
    28f0:	0bce0800 	bleq	ff3848f8 <SCS_BASE+0x1f3768f8>
    28f4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    28f8:	010e0100 	mrseq	r0, (UNDEF: 30)
    28fc:	00000f81 	andeq	r0, r0, r1, lsl #31
    2900:	0102ac01 	tsteq	r2, r1, lsl #24
    2904:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
    2908:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
    290c:	01007d02 	tsteq	r0, r2, lsl #26
    2910:	0edf010e 	cdpeq	1, 13, cr0, cr15, cr14, {0}
    2914:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    2918:	0bd00102 	bleq	ff402d28 <SCS_BASE+0x1f3f4d28>
    291c:	0bd20800 	bleq	ff484924 <SCS_BASE+0x1f476924>
    2920:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2924:	010e0100 	mrseq	r0, (UNDEF: 30)
    2928:	00000d6b 	andeq	r0, r0, fp, ror #26
    292c:	0102c301 	tsteq	r2, r1, lsl #6
    2930:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
    2934:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
    2938:	01007d02 	tsteq	r0, r2, lsl #26
    293c:	0f29010e 	svceq	0x0029010e
    2940:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    2944:	0bd40102 	bleq	ff502d54 <SCS_BASE+0x1f4f4d54>
    2948:	0bd60800 	bleq	ff584950 <SCS_BASE+0x1f576950>
    294c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2950:	010e0100 	mrseq	r0, (UNDEF: 30)
    2954:	00000fc0 	andeq	r0, r0, r0, asr #31
    2958:	0102d901 	tsteq	r2, r1, lsl #18
    295c:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
    2960:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
    2964:	01007d02 	tsteq	r0, r2, lsl #26
    2968:	0e14010e 	mufeqs	f0, f4, #0.5
    296c:	e4010000 	str	r0, [r1], #-0
    2970:	0bd80102 	bleq	ff602d80 <SCS_BASE+0x1f5f4d80>
    2974:	0bda0800 	bleq	ff68497c <SCS_BASE+0x1f67697c>
    2978:	7d020800 	stcvc	8, cr0, [r2, #-0]
    297c:	010e0100 	mrseq	r0, (UNDEF: 30)
    2980:	000011dd 	ldrdeq	r1, [r0], -sp
    2984:	0102ef01 	tsteq	r2, r1, lsl #30
    2988:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
    298c:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
    2990:	01007d02 	tsteq	r0, r2, lsl #26
    2994:	0e47010e 	dvfeqs	f0, f7, #0.5
    2998:	fa010000 	blx	429a0 <__Stack_Size+0x425a0>
    299c:	0bdc0102 	bleq	ff702dac <SCS_BASE+0x1f6f4dac>
    29a0:	0bde0800 	bleq	ff7849a8 <SCS_BASE+0x1f7769a8>
    29a4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    29a8:	010e0100 	mrseq	r0, (UNDEF: 30)
    29ac:	00000d46 	andeq	r0, r0, r6, asr #26
    29b0:	01030501 	tsteq	r3, r1, lsl #10
    29b4:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
    29b8:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
    29bc:	01007d02 	tsteq	r0, r2, lsl #26
    29c0:	0fd0010e 	svceq	0x00d0010e
    29c4:	10010000 	andne	r0, r1, r0
    29c8:	0be00103 	bleq	ff802ddc <SCS_BASE+0x1f7f4ddc>
    29cc:	0be20800 	bleq	ff8849d4 <SCS_BASE+0x1f8769d4>
    29d0:	7d020800 	stcvc	8, cr0, [r2, #-0]
    29d4:	010e0100 	mrseq	r0, (UNDEF: 30)
    29d8:	00000ef7 	strdeq	r0, [r0], -r7
    29dc:	01031b01 	tsteq	r3, r1, lsl #22
    29e0:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
    29e4:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
    29e8:	01007d02 	tsteq	r0, r2, lsl #26
    29ec:	0e6d010e 	poweqe	f0, f5, #0.5
    29f0:	26010000 	strcs	r0, [r1], -r0
    29f4:	0be40103 	bleq	ff902e08 <SCS_BASE+0x1f8f4e08>
    29f8:	0be60800 	bleq	ff984a00 <SCS_BASE+0x1f976a00>
    29fc:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2a00:	010e0100 	mrseq	r0, (UNDEF: 30)
    2a04:	00000f56 	andeq	r0, r0, r6, asr pc
    2a08:	01033101 	tsteq	r3, r1, lsl #2
    2a0c:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
    2a10:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
    2a14:	01007d02 	tsteq	r0, r2, lsl #26
    2a18:	1136010e 	teqne	r6, lr, lsl #2
    2a1c:	3c010000 	stccc	0, cr0, [r1], {-0}
    2a20:	0be80103 	bleq	ffa02e34 <SCS_BASE+0x1f9f4e34>
    2a24:	0bea0800 	bleq	ffa84a2c <SCS_BASE+0x1fa76a2c>
    2a28:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2a2c:	010e0100 	mrseq	r0, (UNDEF: 30)
    2a30:	00000d8f 	andeq	r0, r0, pc, lsl #27
    2a34:	01034701 	tsteq	r3, r1, lsl #14
    2a38:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
    2a3c:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
    2a40:	01007d02 	tsteq	r0, r2, lsl #26
    2a44:	0d02010e 	stfeqs	f0, [r2, #-56]	; 0xffffffc8
    2a48:	53010000 	movwpl	r0, #4096	; 0x1000
    2a4c:	0bec0103 	bleq	ffb02e60 <SCS_BASE+0x1faf4e60>
    2a50:	0bee0800 	bleq	ffb84a58 <SCS_BASE+0x1fb76a58>
    2a54:	7d020800 	stcvc	8, cr0, [r2, #-0]
    2a58:	89160100 	ldmdbhi	r6, {r8}
    2a5c:	01000001 	tsteq	r0, r1
    2a60:	0000731d 	andeq	r7, r0, sp, lsl r3
    2a64:	17010100 	strne	r0, [r1, -r0, lsl #2]
    2a68:	00000062 	andeq	r0, r0, r2, rrx
    2a6c:	00000a9e 	muleq	r0, lr, sl
    2a70:	0000b318 	andeq	fp, r0, r8, lsl r3
    2a74:	0003ff00 	andeq	pc, r3, r0, lsl #30
    2a78:	00002919 	andeq	r2, r0, r9, lsl r9
    2a7c:	02470100 	subeq	r0, r7, #0
    2a80:	00000aac 	andeq	r0, r0, ip, lsr #21
    2a84:	8d050101 	stfhis	f0, [r5, #-4]
    2a88:	1900000a 	stmdbne	r0, {r1, r3}
    2a8c:	00000361 	andeq	r0, r0, r1, ror #6
    2a90:	bf024801 	svclt	0x00024801
    2a94:	0100000a 	tsteq	r0, sl
    2a98:	00500501 	subseq	r0, r0, r1, lsl #10
    2a9c:	24190000 	ldrcs	r0, [r9], #-0
    2aa0:	01000009 	tsteq	r0, r9
    2aa4:	0ad2024a 	beq	ff4833d4 <SCS_BASE+0x1f4753d4>
    2aa8:	01010000 	mrseq	r0, (UNDEF: 1)
    2aac:	00006205 	andeq	r6, r0, r5, lsl #4
    2ab0:	00621700 	rsbeq	r1, r2, r0, lsl #14
    2ab4:	0ae70000 	beq	ff9c2abc <SCS_BASE+0x1f9b4abc>
    2ab8:	b31a0000 	tstlt	sl, #0
    2abc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    2ac0:	06561900 	ldrbeq	r1, [r6], -r0, lsl #18
    2ac4:	4b010000 	blmi	42acc <__Stack_Size+0x426cc>
    2ac8:	000af502 	andeq	pc, sl, r2, lsl #10
    2acc:	05010100 	streq	r0, [r1, #-256]	; 0x100
    2ad0:	00000ad7 	ldrdeq	r0, [r0], -r7
    2ad4:	102e011b 	eorne	r0, lr, fp, lsl r1
    2ad8:	15010000 	strne	r0, [r1, #-0]
    2adc:	011c0101 	tsteq	ip, r1, lsl #2
    2ae0:	00000e57 	andeq	r0, r0, r7, asr lr
    2ae4:	0102fe04 	tsteq	r2, r4, lsl #28
    2ae8:	000b1e01 	andeq	r1, fp, r1, lsl #28
    2aec:	0b1e1d00 	bleq	789ef4 <__Stack_Size+0x789af4>
    2af0:	501d0000 	andspl	r0, sp, r0
    2af4:	00000000 	andeq	r0, r0, r0
    2af8:	031b041e 	tsteq	fp, #503316480	; 0x1e000000
    2afc:	011f0000 	tsteq	pc, r0
    2b00:	000005f8 	strdeq	r0, [r0], -r8
    2b04:	0101d901 	tsteq	r1, r1, lsl #18
    2b08:	1c012001 	stcne	0, cr2, [r1], {1}
    2b0c:	05000010 	streq	r0, [r0, #-16]
    2b10:	00a801f8 	strdeq	r0, [r8], r8	; <UNPREDICTABLE>
    2b14:	4c010000 	stcmi	0, cr0, [r1], {-0}
    2b18:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
    2b1c:	00000b4c 	andeq	r0, r0, ip, asr #22
    2b20:	0000501d 	andeq	r5, r0, sp, lsl r0
    2b24:	041e0000 	ldreq	r0, [lr], #-0
    2b28:	00000401 	andeq	r0, r0, r1, lsl #8
    2b2c:	0e240121 	sufeqsp	f0, f4, f1
    2b30:	ed050000 	stc	0, cr0, [r5, #-0]
    2b34:	00005001 	andeq	r5, r0, r1
    2b38:	4c1d0100 	ldfmis	f0, [sp], {-0}
    2b3c:	0000000b 	andeq	r0, r0, fp
    2b40:	00012a00 	andeq	r2, r1, r0, lsl #20
    2b44:	eb000200 	bl	334c <__Stack_Size+0x2f4c>
    2b48:	04000005 	streq	r0, [r0], #-5
    2b4c:	00069601 	andeq	r9, r6, r1, lsl #12
    2b50:	12310100 	eorsne	r0, r1, #0
    2b54:	0b710000 	bleq	1c42b5c <__Stack_Size+0x1c4275c>
    2b58:	0a740000 	beq	1d02b60 <__Stack_Size+0x1d02760>
    2b5c:	04020000 	streq	r0, [r2], #-0
    2b60:	0007d805 	andeq	sp, r7, r5, lsl #16
    2b64:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2b68:	000007aa 	andeq	r0, r0, sl, lsr #15
    2b6c:	89060102 	stmdbhi	r6, {r1, r8}
    2b70:	02000009 	andeq	r0, r0, #9
    2b74:	08e50704 	stmiaeq	r5!, {r2, r8, r9, sl}^
    2b78:	02020000 	andeq	r0, r2, #0
    2b7c:	000bce07 	andeq	ip, fp, r7, lsl #28
    2b80:	38750300 	ldmdacc	r5!, {r8, r9}^
    2b84:	4a290200 	bmi	a4338c <__Stack_Size+0xa42f8c>
    2b88:	02000000 	andeq	r0, r0, #0
    2b8c:	09870801 	stmibeq	r7, {r0, fp}
    2b90:	04020000 	streq	r0, [r2], #-0
    2b94:	0008dc07 	andeq	sp, r8, r7, lsl #24
    2b98:	00400400 	subeq	r0, r0, r0, lsl #8
    2b9c:	00680000 	rsbeq	r0, r8, r0
    2ba0:	51050000 	mrspl	r0, (UNDEF: 5)
    2ba4:	11000000 	mrsne	r0, (UNDEF: 0)
    2ba8:	125a0600 	subsne	r0, sl, #0
    2bac:	16010000 	strne	r0, [r1], -r0
    2bb0:	0000007a 	andeq	r0, r0, sl, ror r0
    2bb4:	6f030501 	svcvs	0x00030501
    2bb8:	07080027 	streq	r0, [r8, -r7, lsr #32]
    2bbc:	00000058 	andeq	r0, r0, r8, asr r0
    2bc0:	00004004 	andeq	r4, r0, r4
    2bc4:	00008f00 	andeq	r8, r0, r0, lsl #30
    2bc8:	00510500 	subseq	r0, r1, r0, lsl #10
    2bcc:	00420000 	subeq	r0, r2, r0
    2bd0:	0012b906 	andseq	fp, r2, r6, lsl #18
    2bd4:	a1300100 	teqge	r0, r0, lsl #2
    2bd8:	01000000 	mrseq	r0, (UNDEF: 0)
    2bdc:	272c0305 	strcs	r0, [ip, -r5, lsl #6]!
    2be0:	7f070800 	svcvc	0x00070800
    2be4:	04000000 	streq	r0, [r0], #-0
    2be8:	00000040 	andeq	r0, r0, r0, asr #32
    2bec:	000000b6 	strheq	r0, [r0], -r6
    2bf0:	00005105 	andeq	r5, r0, r5, lsl #2
    2bf4:	06000300 	streq	r0, [r0], -r0, lsl #6
    2bf8:	0000127c 	andeq	r1, r0, ip, ror r2
    2bfc:	00c88301 	sbceq	r8, r8, r1, lsl #6
    2c00:	05010000 	streq	r0, [r1, #-0]
    2c04:	00272803 	eoreq	r2, r7, r3, lsl #16
    2c08:	00a60708 	adceq	r0, r6, r8, lsl #14
    2c0c:	3c060000 	stccc	0, cr0, [r6], {-0}
    2c10:	01000012 	tsteq	r0, r2, lsl r0
    2c14:	0000df8b 	andeq	sp, r0, fp, lsl #31
    2c18:	03050100 	movweq	r0, #20736	; 0x5100
    2c1c:	08002716 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, sp}
    2c20:	00005807 	andeq	r5, r0, r7, lsl #16
    2c24:	00400400 	subeq	r0, r0, r0, lsl #8
    2c28:	00f40000 	rscseq	r0, r4, r0
    2c2c:	51050000 	mrspl	r0, (UNDEF: 5)
    2c30:	31000000 	mrscc	r0, (UNDEF: 0)
    2c34:	129a0600 	addsne	r0, sl, #0
    2c38:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    2c3c:	00000106 	andeq	r0, r0, r6, lsl #2
    2c40:	e4030501 	str	r0, [r3], #-1281	; 0x501
    2c44:	07080026 	streq	r0, [r8, -r6, lsr #32]
    2c48:	000000e4 	andeq	r0, r0, r4, ror #1
    2c4c:	00004004 	andeq	r4, r0, r4
    2c50:	00011b00 	andeq	r1, r1, r0, lsl #22
    2c54:	00510500 	subseq	r0, r1, r0, lsl #10
    2c58:	00190000 	andseq	r0, r9, r0
    2c5c:	0012db06 	andseq	sp, r2, r6, lsl #22
    2c60:	0bb80100 	bleq	fee03068 <SCS_BASE+0x1edf5068>
    2c64:	01000001 	tsteq	r0, r1
    2c68:	00010305 	andeq	r0, r1, r5, lsl #6
    2c6c:	b8002000 	stmdalt	r0, {sp}
    2c70:	02000003 	andeq	r0, r0, #3
    2c74:	00063d00 	andeq	r3, r6, r0, lsl #26
    2c78:	96010400 	strls	r0, [r1], -r0, lsl #8
    2c7c:	01000006 	tsteq	r0, r6
    2c80:	0000130a 	andeq	r1, r0, sl, lsl #6
    2c84:	00000b71 	andeq	r0, r0, r1, ror fp
    2c88:	00000330 	andeq	r0, r0, r0, lsr r3
	...
    2c94:	00000abb 			; <UNDEFINED> instruction: 0x00000abb
    2c98:	d8050402 	stmdale	r5, {r1, sl}
    2c9c:	02000007 	andeq	r0, r0, #7
    2ca0:	07aa0502 	streq	r0, [sl, r2, lsl #10]!
    2ca4:	01020000 	mrseq	r0, (UNDEF: 2)
    2ca8:	00098906 	andeq	r8, r9, r6, lsl #18
    2cac:	33750300 	cmncc	r5, #0
    2cb0:	27020032 	smladxcs	r2, r2, r0, r0
    2cb4:	00000049 	andeq	r0, r0, r9, asr #32
    2cb8:	e5070402 	str	r0, [r7, #-1026]	; 0x402
    2cbc:	03000008 	movweq	r0, #8
    2cc0:	00363175 	eorseq	r3, r6, r5, ror r1
    2cc4:	005b2802 	subseq	r2, fp, r2, lsl #16
    2cc8:	02020000 	andeq	r0, r2, #0
    2ccc:	000bce07 	andeq	ip, fp, r7, lsl #28
    2cd0:	38750300 	ldmdacc	r5!, {r8, r9}^
    2cd4:	6c290200 	sfmvs	f0, 4, [r9], #-0
    2cd8:	02000000 	andeq	r0, r0, #0
    2cdc:	09870801 	stmibeq	r7, {r0, fp}
    2ce0:	ca040000 	bgt	102ce8 <__Stack_Size+0x1028e8>
    2ce4:	02000003 	andeq	r0, r0, #3
    2ce8:	00007e2f 	andeq	r7, r0, pc, lsr #28
    2cec:	00490500 	subeq	r0, r9, r0, lsl #10
    2cf0:	01060000 	mrseq	r0, (UNDEF: 6)
    2cf4:	00983a02 	addseq	r3, r8, r2, lsl #20
    2cf8:	20070000 	andcs	r0, r7, r0
    2cfc:	00000008 	andeq	r0, r0, r8
    2d00:	00020d07 	andeq	r0, r2, r7, lsl #26
    2d04:	04000100 	streq	r0, [r0], #-256	; 0x100
    2d08:	00000574 	andeq	r0, r0, r4, ror r5
    2d0c:	00833a02 	addeq	r3, r3, r2, lsl #20
    2d10:	04020000 	streq	r0, [r2], #-0
    2d14:	0008dc07 	andeq	sp, r8, r7, lsl #24
    2d18:	03010600 	movweq	r0, #5632	; 0x1600
    2d1c:	0000d11c 	andeq	sp, r0, ip, lsl r1
    2d20:	03dd0700 	bicseq	r0, sp, #0
    2d24:	07010000 	streq	r0, [r1, -r0]
    2d28:	000007e6 	andeq	r0, r0, r6, ror #15
    2d2c:	00b60702 	adcseq	r0, r6, r2, lsl #14
    2d30:	07030000 	streq	r0, [r3, -r0]
    2d34:	00000467 	andeq	r0, r0, r7, ror #8
    2d38:	037f0704 	cmneq	pc, #1048576	; 0x100000
    2d3c:	00050000 	andeq	r0, r5, r0
    2d40:	00070304 	andeq	r0, r7, r4, lsl #6
    2d44:	aa220300 	bge	88394c <__Stack_Size+0x88354c>
    2d48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2d4c:	00006204 	andeq	r6, r0, r4, lsl #4
    2d50:	09d10900 	ldmibeq	r1, {r8, fp}^
    2d54:	05010000 	streq	r0, [r1, #-0]
    2d58:	00011330 	andeq	r1, r1, r0, lsr r3
    2d5c:	0a130700 	beq	4c4964 <__Stack_Size+0x4c4564>
    2d60:	07000000 	streq	r0, [r0, -r0]
    2d64:	00000be1 	andeq	r0, r0, r1, ror #23
    2d68:	05610701 	strbeq	r0, [r1, #-1793]!	; 0x701
    2d6c:	07020000 	streq	r0, [r2, -r0]
    2d70:	00000c21 	andeq	r0, r0, r1, lsr #24
    2d74:	042a0703 	strteq	r0, [sl], #-1795	; 0x703
    2d78:	07040000 	streq	r0, [r4, -r0]
    2d7c:	0000096b 	andeq	r0, r0, fp, ror #18
    2d80:	010a0005 	tsteq	sl, r5
    2d84:	0000135a 	andeq	r1, r0, sl, asr r3
    2d88:	f0014101 			; <UNDEFINED> instruction: 0xf0014101
    2d8c:	fc08000b 	stc2	0, cr0, [r8], {11}
    2d90:	0208000b 	andeq	r0, r8, #11
    2d94:	0b01007d 	bleq	42f90 <__Stack_Size+0x42b90>
    2d98:	00133301 	andseq	r3, r3, r1, lsl #6
    2d9c:	01760100 	cmneq	r6, r0, lsl #2
    2da0:	00000098 	muleq	r0, r8, r0
    2da4:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
    2da8:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
    2dac:	00000a3f 	andeq	r0, r0, pc, lsr sl
    2db0:	0001b901 	andeq	fp, r1, r1, lsl #18
    2db4:	02df0c00 	sbcseq	r0, pc, #0
    2db8:	76010000 	strvc	r0, [r1], -r0
    2dbc:	000000dc 	ldrdeq	r0, [r0], -ip
    2dc0:	00000a6b 	andeq	r0, r0, fp, ror #20
    2dc4:	003c6d0c 	eorseq	r6, ip, ip, lsl #26
    2dc8:	50760100 	rsbspl	r0, r6, r0, lsl #2
    2dcc:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    2dd0:	0d00000a 	stceq	0, cr0, [r0, #-40]	; 0xffffffd8
    2dd4:	00001315 	andeq	r1, r0, r5, lsl r3
    2dd8:	00507801 	subseq	r7, r0, r1, lsl #16
    2ddc:	0aaa0000 	beq	fea82de4 <SCS_BASE+0x1ea74de4>
    2de0:	8f0d0000 	svchi	0x000d0000
    2de4:	01000013 	tsteq	r0, r3, lsl r0
    2de8:	00006279 	andeq	r6, r0, r9, ror r2
    2dec:	000ae100 	andeq	lr, sl, r0, lsl #2
    2df0:	02fe0d00 	rscseq	r0, lr, #0
    2df4:	7a010000 	bvc	42dfc <__Stack_Size+0x429fc>
    2df8:	000001b9 			; <UNDEFINED> instruction: 0x000001b9
    2dfc:	00000b16 	andeq	r0, r0, r6, lsl fp
    2e00:	0003100e 	andeq	r1, r3, lr
    2e04:	35520d00 	ldrbcc	r0, [r2, #-3328]	; 0xd00
    2e08:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    2e0c:	0000003e 	andeq	r0, r0, lr, lsr r0
    2e10:	00000b4c 	andeq	r0, r0, ip, asr #22
    2e14:	000c540f 	andeq	r5, ip, pc, lsl #8
    2e18:	00033c08 	andeq	r3, r3, r8, lsl #24
    2e1c:	0c760f00 	ldcleq	15, cr0, [r6], #-0
    2e20:	03590800 	cmpeq	r9, #0
    2e24:	00000000 	andeq	r0, r0, r0
    2e28:	0000d105 	andeq	sp, r0, r5, lsl #2
    2e2c:	f9011000 			; <UNDEFINED> instruction: 0xf9011000
    2e30:	01000012 	tsteq	r0, r2, lsl r0
    2e34:	0cfc0159 	ldfeqe	f0, [ip], #356	; 0x164
    2e38:	0d580800 	ldcleq	8, cr0, [r8, #-0]
    2e3c:	0b5f0800 	bleq	17c4e44 <__Stack_Size+0x17c4a44>
    2e40:	42010000 	andmi	r0, r1, #0
    2e44:	11000002 	tstne	r0, r2
    2e48:	08000d14 	stmdaeq	r0, {r2, r4, r8, sl, fp}
    2e4c:	08000d22 	stmdaeq	r0, {r1, r5, r8, sl, fp}
    2e50:	00000215 	andeq	r0, r0, r5, lsl r2
    2e54:	06df0112 			; <UNDEFINED> instruction: 0x06df0112
    2e58:	67010000 	strvs	r0, [r1, -r0]
    2e5c:	00000242 	andeq	r0, r0, r2, asr #4
    2e60:	0001f801 	andeq	pc, r1, r1, lsl #16
    2e64:	0f001300 	svceq	0x00001300
    2e68:	08000d18 	stmdaeq	r0, {r3, r4, r8, sl, fp}
    2e6c:	0000037a 	andeq	r0, r0, sl, ror r3
    2e70:	000d2214 	andeq	r2, sp, r4, lsl r2
    2e74:	00012808 	andeq	r2, r1, r8, lsl #16
    2e78:	50011500 	andpl	r1, r1, r0, lsl #10
    2e7c:	06a50305 	strteq	r0, [r5], r5, lsl #6
    2e80:	00002000 	andeq	r2, r0, r0
    2e84:	000d0616 	andeq	r0, sp, r6, lsl r6
    2e88:	00038d08 	andeq	r8, r3, r8, lsl #26
    2e8c:	00023100 	andeq	r3, r2, r0, lsl #2
    2e90:	51011500 	tstpl	r1, r0, lsl #10
    2e94:	06a50305 	strteq	r0, [r5], r5, lsl #6
    2e98:	01152000 	tsteq	r5, r0
    2e9c:	00330150 	eorseq	r0, r3, r0, asr r1
    2ea0:	000d4417 	andeq	r4, sp, r7, lsl r4
    2ea4:	03aa0108 			; <UNDEFINED> instruction: 0x03aa0108
    2ea8:	01150000 	tsteq	r5, r0
    2eac:	00330150 	eorseq	r0, r3, r0, asr r1
    2eb0:	05041800 	streq	r1, [r4, #-2048]	; 0x800
    2eb4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    2eb8:	136a0119 	cmnne	sl, #1073741830	; 0x40000006
    2ebc:	bd010000 	stclt	0, cr0, [r1, #-0]
    2ec0:	00000001 	andeq	r0, r0, r1
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    2ecc:	00027401 	andeq	r7, r2, r1, lsl #8
    2ed0:	13771a00 	cmnne	r7, #0
    2ed4:	c0010000 	andgt	r0, r1, r0
    2ed8:	0000003e 	andeq	r0, r0, lr, lsr r0
    2edc:	01140305 	tsteq	r4, r5, lsl #6
    2ee0:	1b002000 	blne	aee8 <__Stack_Size+0xaae8>
    2ee4:	00000062 	andeq	r0, r0, r2, rrx
    2ee8:	00000284 	andeq	r0, r0, r4, lsl #5
    2eec:	0000a31c 	andeq	sl, r0, ip, lsl r3
    2ef0:	1d003f00 	stcne	15, cr3, [r0, #-0]
    2ef4:	00000af1 	strdeq	r0, [r0], -r1
    2ef8:	02742101 	rsbseq	r2, r4, #1073741824	; 0x40000000
    2efc:	05010000 	streq	r0, [r1, #-0]
    2f00:	0006a503 	andeq	sl, r6, r3, lsl #10
    2f04:	00621b20 	rsbeq	r1, r2, r0, lsr #22
    2f08:	02a10000 	adceq	r0, r1, #0
    2f0c:	001e0000 	andseq	r0, lr, r0
    2f10:	0000291f 	andeq	r2, r0, pc, lsl r9
    2f14:	ae240100 	sufges	f0, f4, f0
    2f18:	01000002 	tsteq	r0, r2
    2f1c:	02960501 	addseq	r0, r6, #4194304	; 0x400000
    2f20:	611f0000 	tstvs	pc, r0
    2f24:	01000003 	tsteq	r0, r3
    2f28:	0002c025 	andeq	ip, r2, r5, lsr #32
    2f2c:	05010100 	streq	r0, [r1, #-256]	; 0x100
    2f30:	00000050 	andeq	r0, r0, r0, asr r0
    2f34:	0002971f 	andeq	r9, r2, pc, lsl r7
    2f38:	73270100 	teqvc	r7, #0
    2f3c:	01000000 	mrseq	r0, (UNDEF: 0)
    2f40:	0b431f01 	bleq	10cab4c <__Stack_Size+0x10ca74c>
    2f44:	27010000 	strcs	r0, [r1, -r0]
    2f48:	00000073 	andeq	r0, r0, r3, ror r0
    2f4c:	121f0101 	andsne	r0, pc, #1073741824	; 0x40000000
    2f50:	01000001 	tsteq	r0, r1
    2f54:	00007327 	andeq	r7, r0, r7, lsr #6
    2f58:	1f010100 	svcne	0x00010100
    2f5c:	0000044a 	andeq	r0, r0, sl, asr #8
    2f60:	00622801 	rsbeq	r2, r2, r1, lsl #16
    2f64:	01010000 	mrseq	r0, (UNDEF: 1)
    2f68:	0005b31f 	andeq	fp, r5, pc, lsl r3
    2f6c:	98290100 	stmdals	r9!, {r8}
    2f70:	01000000 	mrseq	r0, (UNDEF: 0)
    2f74:	03321f01 	teqeq	r2, #4
    2f78:	2a010000 	bcs	42f80 <__Stack_Size+0x42b80>
    2f7c:	00000313 	andeq	r0, r0, r3, lsl r3
    2f80:	3e050101 	adfccs	f0, f5, f1
    2f84:	1d000000 	stcne	0, cr0, [r0, #-0]
    2f88:	00001340 	andeq	r1, r0, r0, asr #6
    2f8c:	00623801 	rsbeq	r3, r2, r1, lsl #16
    2f90:	05010000 	streq	r0, [r1, #-0]
    2f94:	00011003 	andeq	r1, r1, r3
    2f98:	08a31d20 	stmiaeq	r3!, {r5, r8, sl, fp, ip}
    2f9c:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    2fa0:	000002c0 	andeq	r0, r0, r0, asr #5
    2fa4:	12030501 	andne	r0, r3, #4194304	; 0x400000
    2fa8:	20200001 	eorcs	r0, r0, r1
    2fac:	00132101 	andseq	r2, r3, r1, lsl #2
    2fb0:	01bd0300 			; <UNDEFINED> instruction: 0x01bd0300
    2fb4:	000000d1 	ldrdeq	r0, [r0], -r1
    2fb8:	00035901 	andeq	r5, r3, r1, lsl #18
    2fbc:	003e2100 	eorseq	r2, lr, r0, lsl #2
    2fc0:	3e210000 	cdpcc	0, 2, cr0, cr1, cr0, {0}
    2fc4:	00000000 	andeq	r0, r0, r0
    2fc8:	09360122 	ldmdbeq	r6!, {r1, r5, r8}
    2fcc:	33010000 	movwcc	r0, #4096	; 0x1000
    2fd0:	036d0101 	cmneq	sp, #1073741824	; 0x40000000
    2fd4:	6d210000 	stcvs	0, cr0, [r1, #-0]
    2fd8:	00000003 	andeq	r0, r0, r3
    2fdc:	03730408 	cmneq	r3, #134217728	; 0x8000000
    2fe0:	01020000 	mrseq	r0, (UNDEF: 2)
    2fe4:	00099008 	andeq	r9, r9, r8
    2fe8:	df011200 	svcle	0x00011200
    2fec:	01000006 	tsteq	r0, r6
    2ff0:	00024267 	andeq	r4, r2, r7, ror #4
    2ff4:	038d0100 	orreq	r0, sp, #0
    2ff8:	00130000 	andseq	r0, r3, r0
    2ffc:	134d0120 	movtne	r0, #53536	; 0xd120
    3000:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    3004:	00003e01 	andeq	r3, r0, r1, lsl #28
    3008:	03aa0100 			; <UNDEFINED> instruction: 0x03aa0100
    300c:	62210000 	eorvs	r0, r1, #0
    3010:	21000000 	mrscs	r0, (UNDEF: 0)
    3014:	000000dc 	ldrdeq	r0, [r0], -ip
    3018:	82012300 	andhi	r2, r1, #0
    301c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    3020:	01010272 	tsteq	r1, r2, ror r2
    3024:	00006221 	andeq	r6, r0, r1, lsr #4
    3028:	50000000 	andpl	r0, r0, r0
    302c:	02000002 	andeq	r0, r0, #2
    3030:	00082d00 	andeq	r2, r8, r0, lsl #26
    3034:	96010400 	strls	r0, [r1], -r0, lsl #8
    3038:	01000006 	tsteq	r0, r6
    303c:	00001435 	andeq	r1, r0, r5, lsr r4
    3040:	00000b71 	andeq	r0, r0, r1, ror fp
    3044:	00000358 	andeq	r0, r0, r8, asr r3
	...
    3050:	00000bf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3054:	d8050402 	stmdale	r5, {r1, sl}
    3058:	02000007 	andeq	r0, r0, #7
    305c:	07aa0502 	streq	r0, [sl, r2, lsl #10]!
    3060:	01020000 	mrseq	r0, (UNDEF: 2)
    3064:	00098906 	andeq	r8, r9, r6, lsl #18
    3068:	07040200 	streq	r0, [r4, -r0, lsl #4]
    306c:	000008e5 	andeq	r0, r0, r5, ror #17
    3070:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3074:	50280200 	eorpl	r0, r8, r0, lsl #4
    3078:	02000000 	andeq	r0, r0, #0
    307c:	0bce0702 	bleq	ff384c8c <SCS_BASE+0x1f376c8c>
    3080:	75030000 	strvc	r0, [r3, #-0]
    3084:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3088:	00000061 	andeq	r0, r0, r1, rrx
    308c:	87080102 	strhi	r0, [r8, -r2, lsl #2]
    3090:	02000009 	andeq	r0, r0, #9
    3094:	08dc0704 	ldmeq	ip, {r2, r8, r9, sl}^
    3098:	04040000 	streq	r0, [r4], #-0
    309c:	00000057 	andeq	r0, r0, r7, asr r0
    30a0:	0013ea05 	andseq	lr, r3, r5, lsl #20
    30a4:	30030100 	andcc	r0, r3, r0, lsl #2
    30a8:	0000009a 	muleq	r0, sl, r0
    30ac:	0013fe06 	andseq	pc, r3, r6, lsl #28
    30b0:	94060000 	strls	r0, [r6], #-0
    30b4:	01000014 	tsteq	r0, r4, lsl r0
    30b8:	00142706 	andseq	r2, r4, r6, lsl #14
    30bc:	86060200 	strhi	r0, [r6], -r0, lsl #4
    30c0:	03000014 	movweq	r0, #20
    30c4:	13eb0700 	mvnne	r0, #0
    30c8:	37030000 	strcc	r0, [r3, -r0]
    30cc:	00000075 	andeq	r0, r0, r5, ror r0
    30d0:	006f0108 	rsbeq	r0, pc, r8, lsl #2
    30d4:	00b50000 	adcseq	r0, r5, r0
    30d8:	45090000 	strmi	r0, [r9, #-0]
    30dc:	00000000 	andeq	r0, r0, r0
    30e0:	00a50404 	adceq	r0, r5, r4, lsl #8
    30e4:	9d0a0000 	stcls	0, cr0, [sl, #-0]
    30e8:	30000013 	andcc	r0, r0, r3, lsl r0
    30ec:	01707f03 	cmneq	r0, r3, lsl #30
    30f0:	790b0000 	stmdbvc	fp, {}	; <UNPREDICTABLE>
    30f4:	03000029 	movweq	r0, #41	; 0x29
    30f8:	00017281 	andeq	r7, r1, r1, lsl #5
    30fc:	00230200 	eoreq	r0, r3, r0, lsl #4
    3100:	0016e00b 	andseq	lr, r6, fp
    3104:	72820300 	addvc	r0, r2, #0
    3108:	02000001 	andeq	r0, r0, #1
    310c:	6d0b0423 	cfstrsvs	mvf0, [fp, #-140]	; 0xffffff74
    3110:	03000014 	movweq	r0, #20
    3114:	00017285 	andeq	r7, r1, r5, lsl #5
    3118:	08230200 	stmdaeq	r3!, {r9}
    311c:	00140a0b 	andseq	r0, r4, fp, lsl #20
    3120:	72860300 	addvc	r0, r6, #0
    3124:	02000001 	andeq	r0, r0, #1
    3128:	400b0c23 	andmi	r0, fp, r3, lsr #24
    312c:	03000014 	movweq	r0, #20
    3130:	00018898 	muleq	r1, r8, r8
    3134:	10230200 	eorne	r0, r3, r0, lsl #4
    3138:	0013c10b 	andseq	ip, r3, fp, lsl #2
    313c:	88a30300 	stmiahi	r3!, {r8, r9}
    3140:	02000001 	andeq	r0, r0, #1
    3144:	510b1423 	tstpl	fp, r3, lsr #8
    3148:	03000014 	movweq	r0, #20
    314c:	0001a3ad 	andeq	sl, r1, sp, lsr #7
    3150:	18230200 	stmdane	r3!, {r9}
    3154:	0016ac0b 	andseq	sl, r6, fp, lsl #24
    3158:	b5af0300 	strlt	r0, [pc, #768]!	; 3460 <__Stack_Size+0x3060>
    315c:	02000000 	andeq	r0, r0, #0
    3160:	ef0b1c23 	svc	0x000b1c23
    3164:	03000019 	movweq	r0, #25
    3168:	0000b5b0 			; <UNDEFINED> instruction: 0x0000b5b0
    316c:	20230200 	eorcs	r0, r3, r0, lsl #4
    3170:	0018ed0b 	andseq	lr, r8, fp, lsl #26
    3174:	b5b10300 	ldrlt	r0, [r1, #768]!	; 0x300
    3178:	02000000 	andeq	r0, r0, #0
    317c:	aa0b2423 	bge	2cc210 <__Stack_Size+0x2cbe10>
    3180:	03000013 	movweq	r0, #19
    3184:	0001a9b5 			; <UNDEFINED> instruction: 0x0001a9b5
    3188:	28230200 	stmdacs	r3!, {r9}
    318c:	0037410b 	eorseq	r4, r7, fp, lsl #2
    3190:	57b70300 	ldrpl	r0, [r7, r0, lsl #6]!
    3194:	02000000 	andeq	r0, r0, #0
    3198:	0c002c23 	stceq	12, cr2, [r0], {35}	; 0x23
    319c:	70040401 	andvc	r0, r4, r1, lsl #8
    31a0:	08000001 	stmdaeq	r0, {r0}
    31a4:	00009a01 	andeq	r9, r0, r1, lsl #20
    31a8:	00018800 	andeq	r8, r1, r0, lsl #16
    31ac:	00570900 	subseq	r0, r7, r0, lsl #18
    31b0:	04000000 	streq	r0, [r0], #-0
    31b4:	00017804 	andeq	r7, r1, r4, lsl #16
    31b8:	9a010800 	bls	451c0 <__Stack_Size+0x44dc0>
    31bc:	a3000000 	movwge	r0, #0
    31c0:	09000001 	stmdbeq	r0, {r0}
    31c4:	00000057 	andeq	r0, r0, r7, asr r0
    31c8:	00005709 	andeq	r5, r0, r9, lsl #14
    31cc:	04040000 	streq	r0, [r4], #-0
    31d0:	0000018e 	andeq	r0, r0, lr, lsl #3
    31d4:	9e07040d 	cdpls	4, 0, cr0, cr7, cr13, {0}
    31d8:	03000013 	movweq	r0, #19
    31dc:	0000bbb9 			; <UNDEFINED> instruction: 0x0000bbb9
    31e0:	2e010e00 	cdpcs	14, 0, cr0, cr1, cr0, {0}
    31e4:	01000010 	tsteq	r0, r0, lsl r0
    31e8:	0d58013e 	ldfeqe	f0, [r8, #-248]	; 0xffffff08
    31ec:	0de00800 	stcleq	8, cr0, [r0]
    31f0:	0b7f0800 	bleq	1fc51f8 <__Stack_Size+0x1fc4df8>
    31f4:	da010000 	ble	431fc <__Stack_Size+0x42dfc>
    31f8:	0f000001 	svceq	0x00000001
    31fc:	08000d8e 	stmdaeq	r0, {r1, r2, r3, r7, r8, sl, fp}
    3200:	00000249 	andeq	r0, r0, r9, asr #4
    3204:	13e41000 	mvnne	r1, #0
    3208:	1a010000 	bne	43210 <__Stack_Size+0x42e10>
    320c:	000001ec 	andeq	r0, r0, ip, ror #3
    3210:	e6030501 	str	r0, [r3], -r1, lsl #10
    3214:	11200006 	teqne	r0, r6
    3218:	00000045 	andeq	r0, r0, r5, asr #32
    321c:	0013d412 	andseq	sp, r3, r2, lsl r4
    3220:	abee0300 	blge	ffb83e28 <SCS_BASE+0x1fb75e28>
    3224:	01000001 	tsteq	r0, r1
    3228:	13f21001 	mvnsne	r1, #1
    322c:	1b010000 	blne	43234 <__Stack_Size+0x42e34>
    3230:	00000210 	andeq	r0, r0, r0, lsl r2
    3234:	18030501 	stmdane	r3, {r0, r8, sl}
    3238:	11200001 	teqne	r0, r1
    323c:	00000057 	andeq	r0, r0, r7, asr r0
    3240:	00017213 	andeq	r7, r1, r3, lsl r2
    3244:	00022500 	andeq	r2, r2, r0, lsl #10
    3248:	00681400 	rsbeq	r1, r8, r0, lsl #8
    324c:	00060000 	andeq	r0, r6, r0
    3250:	00141d10 	andseq	r1, r4, r0, lsl sp
    3254:	15250100 	strne	r0, [r5, #-256]!	; 0x100
    3258:	01000002 	tsteq	r0, r2
    325c:	00380305 	eorseq	r0, r8, r5, lsl #6
    3260:	b6102000 	ldrlt	r2, [r0], -r0
    3264:	01000013 	tsteq	r0, r3, lsl r0
    3268:	00021530 	andeq	r1, r2, r0, lsr r5
    326c:	03050100 	movweq	r0, #20736	; 0x5100
    3270:	2000001c 	andcs	r0, r0, ip, lsl r0
    3274:	147f0115 	ldrbtne	r0, [pc], #-277	; 327c <__Stack_Size+0x2e7c>
    3278:	1a040000 	bne	103280 <__Stack_Size+0x102e80>
    327c:	40000101 	andmi	r0, r0, r1, lsl #2
    3280:	0200000c 	andeq	r0, r0, #12
    3284:	00093800 	andeq	r3, r9, r0, lsl #16
    3288:	96010400 	strls	r0, [r1], -r0, lsl #8
    328c:	01000006 	tsteq	r0, r6
    3290:	0000153c 	andeq	r1, r0, ip, lsr r5
    3294:	00000b71 	andeq	r0, r0, r1, ror fp
    3298:	00000368 	andeq	r0, r0, r8, ror #6
	...
    32a4:	00000c84 	andeq	r0, r0, r4, lsl #25
    32a8:	d8050402 	stmdale	r5, {r1, sl}
    32ac:	02000007 	andeq	r0, r0, #7
    32b0:	07aa0502 	streq	r0, [sl, r2, lsl #10]!
    32b4:	01020000 	mrseq	r0, (UNDEF: 2)
    32b8:	00098906 	andeq	r8, r9, r6, lsl #18
    32bc:	33750300 	cmncc	r5, #0
    32c0:	27020032 	smladxcs	r2, r2, r0, r0
    32c4:	00000049 	andeq	r0, r0, r9, asr #32
    32c8:	e5070402 	str	r0, [r7, #-1026]	; 0x402
    32cc:	03000008 	movweq	r0, #8
    32d0:	00363175 	eorseq	r3, r6, r5, ror r1
    32d4:	005b2802 	subseq	r2, fp, r2, lsl #16
    32d8:	02020000 	andeq	r0, r2, #0
    32dc:	000bce07 	andeq	ip, fp, r7, lsl #28
    32e0:	38750300 	ldmdacc	r5!, {r8, r9}^
    32e4:	6c290200 	sfmvs	f0, 4, [r9], #-0
    32e8:	02000000 	andeq	r0, r0, #0
    32ec:	09870801 	stmibeq	r7, {r0, fp}
    32f0:	04020000 	streq	r0, [r2], #-0
    32f4:	0008dc07 	andeq	sp, r8, r7, lsl #24
    32f8:	16140400 	ldrne	r0, [r4], -r0, lsl #8
    32fc:	04010000 	streq	r0, [r1], #-0
    3300:	00009f16 	andeq	r9, r0, r6, lsl pc
    3304:	17920500 	ldrne	r0, [r2, r0, lsl #10]
    3308:	05000000 	streq	r0, [r0, #-0]
    330c:	000018ad 	andeq	r1, r0, sp, lsr #17
    3310:	15890501 	strne	r0, [r9, #1281]	; 0x501
    3314:	05020000 	streq	r0, [r2, #-0]
    3318:	00001a03 	andeq	r1, r0, r3, lsl #20
    331c:	d6060003 	strle	r0, [r6], -r3
    3320:	08000014 	stmdaeq	r0, {r2, r4}
    3324:	00c82703 	sbceq	r2, r8, r3, lsl #14
    3328:	5b070000 	blpl	1c3330 <__Stack_Size+0x1c2f30>
    332c:	03000017 	movweq	r0, #23
    3330:	0000c829 	andeq	ip, r0, r9, lsr #16
    3334:	00230200 	eoreq	r0, r3, r0, lsl #4
    3338:	0016e607 	andseq	lr, r6, r7, lsl #12
    333c:	502a0300 	eorpl	r0, sl, r0, lsl #6
    3340:	02000000 	andeq	r0, r0, #0
    3344:	08000423 	stmdaeq	r0, {r0, r1, r5, sl}
    3348:	00006204 	andeq	r6, r0, r4, lsl #4
    334c:	17dd0900 	ldrbne	r0, [sp, r0, lsl #18]
    3350:	2c030000 	stccs	0, cr0, [r3], {-0}
    3354:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3358:	0017dc09 	andseq	sp, r7, r9, lsl #24
    335c:	e42c0300 	strt	r0, [ip], #-768	; 0x300
    3360:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3364:	00009f04 	andeq	r9, r0, r4, lsl #30
    3368:	13ea0400 	mvnne	r0, #0
    336c:	03010000 	movweq	r0, #4096	; 0x1000
    3370:	00010f30 	andeq	r0, r1, r0, lsr pc
    3374:	13fe0500 	mvnsne	r0, #0
    3378:	05000000 	streq	r0, [r0, #-0]
    337c:	00001494 	muleq	r0, r4, r4
    3380:	14270501 	strtne	r0, [r7], #-1281	; 0x501
    3384:	05020000 	streq	r0, [r2, #-0]
    3388:	00001486 	andeq	r1, r0, r6, lsl #9
    338c:	eb090003 	bl	2433a0 <__Stack_Size+0x242fa0>
    3390:	03000013 	movweq	r0, #19
    3394:	0000ea37 	andeq	lr, r0, r7, lsr sl
    3398:	18520600 	ldmdane	r2, {r9, sl}^
    339c:	030c0000 	movweq	r0, #49152	; 0xc000
    33a0:	00015f3b 	andeq	r5, r1, fp, lsr pc
    33a4:	15c80700 	strbne	r0, [r8, #1792]	; 0x700
    33a8:	53030000 	movwpl	r0, #12288	; 0x3000
    33ac:	00000050 	andeq	r0, r0, r0, asr r0
    33b0:	07002302 	streq	r2, [r0, -r2, lsl #6]
    33b4:	0000199e 	muleq	r0, lr, r9
    33b8:	00505403 	subseq	r5, r0, r3, lsl #8
    33bc:	23020000 	movwcs	r0, #8192	; 0x2000
    33c0:	37440702 	strbcc	r0, [r4, -r2, lsl #14]
    33c4:	55030000 	strpl	r0, [r3, #-0]
    33c8:	00000050 	andeq	r0, r0, r0, asr r0
    33cc:	07042302 	streq	r2, [r4, -r2, lsl #6]
    33d0:	000018c1 	andeq	r1, r0, r1, asr #17
    33d4:	016f5603 	cmneq	pc, r3, lsl #12
    33d8:	23020000 	movwcs	r0, #8192	; 0x2000
    33dc:	010a0008 	tsteq	sl, r8
    33e0:	000000c8 	andeq	r0, r0, r8, asr #1
    33e4:	0000016f 	andeq	r0, r0, pc, ror #2
    33e8:	0000500b 	andeq	r5, r0, fp
    33ec:	04080000 	streq	r0, [r8], #-0
    33f0:	0000015f 	andeq	r0, r0, pc, asr r1
    33f4:	00185309 	andseq	r5, r8, r9, lsl #6
    33f8:	1a570300 	bne	15c4000 <__Stack_Size+0x15c3c00>
    33fc:	06000001 	streq	r0, [r0], -r1
    3400:	00001898 	muleq	r0, r8, r8
    3404:	a95b0302 	ldmdbge	fp, {r1, r8, r9}^
    3408:	07000001 	streq	r0, [r0, -r1]
    340c:	000016c0 	andeq	r1, r0, r0, asr #13
    3410:	00625d03 	rsbeq	r5, r2, r3, lsl #26
    3414:	23020000 	movwcs	r0, #8192	; 0x2000
    3418:	17ec0700 	strbne	r0, [ip, r0, lsl #14]!
    341c:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    3420:	00000062 	andeq	r0, r0, r2, rrx
    3424:	00012302 	andeq	r2, r1, r2, lsl #6
    3428:	00189909 	andseq	r9, r8, r9, lsl #18
    342c:	80600300 	rsbhi	r0, r0, r0, lsl #6
    3430:	0c000001 	stceq	0, cr0, [r0], {1}
    3434:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    3438:	01dc6503 	bicseq	r6, ip, r3, lsl #10
    343c:	620d0000 	andvs	r0, sp, #0
    3440:	03003162 	movweq	r3, #354	; 0x162
    3444:	00006267 	andeq	r6, r0, r7, ror #4
    3448:	00230200 	eoreq	r0, r3, r0, lsl #4
    344c:	3062620d 	rsbcc	r6, r2, sp, lsl #4
    3450:	62680300 	rsbvs	r0, r8, #0
    3454:	02000000 	andeq	r0, r0, #0
    3458:	0e000123 	adfeqsp	f0, f0, f3
    345c:	f8620302 			; <UNDEFINED> instruction: 0xf8620302
    3460:	0f000001 	svceq	0x00000001
    3464:	64030077 	strvs	r0, [r3], #-119	; 0x77
    3468:	00000050 	andeq	r0, r0, r0, asr r0
    346c:	0077620f 	rsbseq	r6, r7, pc, lsl #4
    3470:	01b46a03 			; <UNDEFINED> instruction: 0x01b46a03
    3474:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    3478:	00001a13 	andeq	r1, r0, r3, lsl sl
    347c:	01dc6b03 	bicseq	r6, ip, r3, lsl #22
    3480:	2f060000 	svccs	0x00060000
    3484:	1c000015 	stcne	0, cr0, [r0], {21}
    3488:	02aa6d03 	adceq	r6, sl, #192	; 0xc0
    348c:	01070000 	mrseq	r0, (UNDEF: 7)
    3490:	03000019 	movweq	r0, #25
    3494:	0000626f 	andeq	r6, r0, pc, ror #4
    3498:	00230200 	eoreq	r0, r3, r0, lsl #4
    349c:	00149e07 	andseq	r9, r4, r7, lsl #28
    34a0:	62700300 	rsbsvs	r0, r0, #0
    34a4:	02000000 	andeq	r0, r0, #0
    34a8:	90070123 	andls	r0, r7, r3, lsr #2
    34ac:	03000016 	movweq	r0, #22
    34b0:	0001f871 	andeq	pc, r1, r1, ror r8	; <UNPREDICTABLE>
    34b4:	02230200 	eoreq	r0, r3, #0
    34b8:	00155507 	andseq	r5, r5, r7, lsl #10
    34bc:	f8720300 			; <UNDEFINED> instruction: 0xf8720300
    34c0:	02000001 	andeq	r0, r0, #1
    34c4:	70070423 	andvc	r0, r7, r3, lsr #8
    34c8:	03000017 	movweq	r0, #23
    34cc:	0001f873 	andeq	pc, r1, r3, ror r8	; <UNPREDICTABLE>
    34d0:	06230200 	strteq	r0, [r3], -r0, lsl #4
    34d4:	0018a007 	andseq	sl, r8, r7
    34d8:	62750300 	rsbsvs	r0, r5, #0
    34dc:	02000000 	andeq	r0, r0, #0
    34e0:	8e070823 	cdphi	8, 0, cr0, cr7, cr3, {1}
    34e4:	03000019 	movweq	r0, #25
    34e8:	00006276 	andeq	r6, r0, r6, ror r2
    34ec:	09230200 	stmdbeq	r3!, {r9}
    34f0:	00177c07 	andseq	r7, r7, r7, lsl #24
    34f4:	62770300 	rsbsvs	r0, r7, #0
    34f8:	02000000 	andeq	r0, r0, #0
    34fc:	ca070a23 	bgt	1c5d90 <__Stack_Size+0x1c5990>
    3500:	03000017 	movweq	r0, #23
    3504:	00006278 	andeq	r6, r0, r8, ror r2
    3508:	0b230200 	bleq	8c3d10 <__Stack_Size+0x8c3910>
    350c:	00183907 	andseq	r3, r8, r7, lsl #18
    3510:	62790300 	rsbsvs	r0, r9, #0
    3514:	02000000 	andeq	r0, r0, #0
    3518:	72070c23 	andvc	r0, r7, #8960	; 0x2300
    351c:	03000019 	movweq	r0, #25
    3520:	0001757c 	andeq	r7, r1, ip, ror r5
    3524:	10230200 	eorne	r0, r3, r0, lsl #4
    3528:	15300900 	ldrne	r0, [r0, #-2304]!	; 0x900
    352c:	7d030000 	stcvc	0, cr0, [r3, #-0]
    3530:	00000203 	andeq	r0, r0, r3, lsl #4
    3534:	00139d06 	andseq	r9, r3, r6, lsl #26
    3538:	7f033000 	svcvc	0x00033000
    353c:	0000036a 	andeq	r0, r0, sl, ror #6
    3540:	00297907 	eoreq	r7, r9, r7, lsl #18
    3544:	6c810300 	stcvs	3, cr0, [r1], {0}
    3548:	02000003 	andeq	r0, r0, #3
    354c:	e0070023 	and	r0, r7, r3, lsr #32
    3550:	03000016 	movweq	r0, #22
    3554:	00036c82 	andeq	r6, r3, r2, lsl #25
    3558:	04230200 	strteq	r0, [r3], #-512	; 0x200
    355c:	00146d07 	andseq	r6, r4, r7, lsl #26
    3560:	6c850300 	stcvs	3, cr0, [r5], {0}
    3564:	02000003 	andeq	r0, r0, #3
    3568:	0a070823 	beq	1c55fc <__Stack_Size+0x1c51fc>
    356c:	03000014 	movweq	r0, #20
    3570:	00036c86 	andeq	r6, r3, r6, lsl #25
    3574:	0c230200 	sfmeq	f0, 4, [r3], #-0
    3578:	00144007 	andseq	r4, r4, r7
    357c:	82980300 	addshi	r0, r8, #0
    3580:	02000003 	andeq	r0, r0, #3
    3584:	c1071023 	tstgt	r7, r3, lsr #32
    3588:	03000013 	movweq	r0, #19
    358c:	000382a3 	andeq	r8, r3, r3, lsr #5
    3590:	14230200 	strtne	r0, [r3], #-512	; 0x200
    3594:	00145107 	andseq	r5, r4, r7, lsl #2
    3598:	9dad0300 	stcls	3, cr0, [sp]
    359c:	02000003 	andeq	r0, r0, #3
    35a0:	ac071823 	stcge	8, cr1, [r7], {35}	; 0x23
    35a4:	03000016 	movweq	r0, #22
    35a8:	00016faf 	andeq	r6, r1, pc, lsr #31
    35ac:	1c230200 	sfmne	f0, 4, [r3], #-0
    35b0:	0019ef07 	andseq	lr, r9, r7, lsl #30
    35b4:	6fb00300 	svcvs	0x00b00300
    35b8:	02000001 	andeq	r0, r0, #1
    35bc:	ed072023 	stc	0, cr2, [r7, #-140]	; 0xffffff74
    35c0:	03000018 	movweq	r0, #24
    35c4:	00016fb1 			; <UNDEFINED> instruction: 0x00016fb1
    35c8:	24230200 	strtcs	r0, [r3], #-512	; 0x200
    35cc:	0013aa07 	andseq	sl, r3, r7, lsl #20
    35d0:	a3b50300 			; <UNDEFINED> instruction: 0xa3b50300
    35d4:	02000003 	andeq	r0, r0, #3
    35d8:	41072823 	tstmi	r7, r3, lsr #16
    35dc:	03000037 	movweq	r0, #55	; 0x37
    35e0:	000062b7 			; <UNDEFINED> instruction: 0x000062b7
    35e4:	2c230200 	sfmcs	f0, 4, [r3], #-0
    35e8:	08011000 	stmdaeq	r1, {ip}
    35ec:	00036a04 	andeq	r6, r3, r4, lsl #20
    35f0:	0f010a00 	svceq	0x00010a00
    35f4:	82000001 	andhi	r0, r0, #1
    35f8:	0b000003 	bleq	360c <__Stack_Size+0x320c>
    35fc:	00000062 	andeq	r0, r0, r2, rrx
    3600:	72040800 	andvc	r0, r4, #0
    3604:	0a000003 	beq	3618 <__Stack_Size+0x3218>
    3608:	00010f01 	andeq	r0, r1, r1, lsl #30
    360c:	00039d00 	andeq	r9, r3, r0, lsl #26
    3610:	00620b00 	rsbeq	r0, r2, r0, lsl #22
    3614:	620b0000 	andvs	r0, fp, #0
    3618:	00000000 	andeq	r0, r0, r0
    361c:	03880408 	orreq	r0, r8, #134217728	; 0x8000000
    3620:	04110000 	ldreq	r0, [r1], #-0
    3624:	00139e09 	andseq	r9, r3, r9, lsl #28
    3628:	b5b90300 	ldrlt	r0, [r9, #768]!	; 0x300
    362c:	06000002 	streq	r0, [r0], -r2
    3630:	000014f0 	strdeq	r1, [r0], -r0
    3634:	3bbb0324 	blcc	feec42cc <SCS_BASE+0x1eeb62cc>
    3638:	07000004 	streq	r0, [r0, -r4]
    363c:	00001808 	andeq	r1, r0, r8, lsl #16
    3640:	036cbd03 	cmneq	ip, #192	; 0xc0
    3644:	23020000 	movwcs	r0, #8192	; 0x2000
    3648:	17040700 	strne	r0, [r4, -r0, lsl #14]
    364c:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    3650:	0000036c 	andeq	r0, r0, ip, ror #6
    3654:	07042302 	streq	r2, [r4, -r2, lsl #6]
    3658:	00001668 	andeq	r1, r0, r8, ror #12
    365c:	036cbf03 	cmneq	ip, #12
    3660:	23020000 	movwcs	r0, #8192	; 0x2000
    3664:	171a0708 	ldrne	r0, [sl, -r8, lsl #14]
    3668:	c0030000 	andgt	r0, r3, r0
    366c:	0000036c 	andeq	r0, r0, ip, ror #6
    3670:	070c2302 	streq	r2, [ip, -r2, lsl #6]
    3674:	00001508 	andeq	r1, r0, r8, lsl #10
    3678:	036cc103 	cmneq	ip, #-1073741824	; 0xc0000000
    367c:	23020000 	movwcs	r0, #8192	; 0x2000
    3680:	18ca0710 	stmiane	sl, {r4, r8, r9, sl}^
    3684:	c2030000 	andgt	r0, r3, #0
    3688:	0000036c 	andeq	r0, r0, ip, ror #6
    368c:	07142302 	ldreq	r2, [r4, -r2, lsl #6]
    3690:	000019aa 	andeq	r1, r0, sl, lsr #19
    3694:	036cc303 	cmneq	ip, #201326592	; 0xc000000
    3698:	23020000 	movwcs	r0, #8192	; 0x2000
    369c:	159c0718 	ldrne	r0, [ip, #1816]	; 0x718
    36a0:	c4030000 	strgt	r0, [r3], #-0
    36a4:	0000036c 	andeq	r0, r0, ip, ror #6
    36a8:	071c2302 	ldreq	r2, [ip, -r2, lsl #6]
    36ac:	0000167a 	andeq	r1, r0, sl, ror r6
    36b0:	036cc503 	cmneq	ip, #12582912	; 0xc00000
    36b4:	23020000 	movwcs	r0, #8192	; 0x2000
    36b8:	f1090020 			; <UNDEFINED> instruction: 0xf1090020
    36bc:	03000014 	movweq	r0, #20
    36c0:	0003b0c7 	andeq	fp, r3, r7, asr #1
    36c4:	05081200 	streq	r1, [r8, #-512]	; 0x200
    36c8:	00048716 	andeq	r8, r4, r6, lsl r7
    36cc:	15f30700 	ldrbne	r0, [r3, #1792]!	; 0x700
    36d0:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    36d4:	0000003e 	andeq	r0, r0, lr, lsr r0
    36d8:	07002302 	streq	r2, [r0, -r2, lsl #6]
    36dc:	000014b7 			; <UNDEFINED> instruction: 0x000014b7
    36e0:	00621905 	rsbeq	r1, r2, r5, lsl #18
    36e4:	23020000 	movwcs	r0, #8192	; 0x2000
    36e8:	15170704 	ldrne	r0, [r7, #-1796]	; 0x704
    36ec:	1a050000 	bne	1436f4 <__Stack_Size+0x1432f4>
    36f0:	00000062 	andeq	r0, r0, r2, rrx
    36f4:	07052302 	streq	r2, [r5, -r2, lsl #6]
    36f8:	0000188f 	andeq	r1, r0, pc, lsl #17
    36fc:	00621b05 	rsbeq	r1, r2, r5, lsl #22
    3700:	23020000 	movwcs	r0, #8192	; 0x2000
    3704:	1a090006 	bne	243724 <__Stack_Size+0x243324>
    3708:	0500001a 	streq	r0, [r0, #-26]
    370c:	0004461c 	andeq	r4, r4, ip, lsl r6
    3710:	09d10400 	ldmibeq	r1, {sl}^
    3714:	06010000 	streq	r0, [r1], -r0
    3718:	0004c330 	andeq	ip, r4, r0, lsr r3
    371c:	0a130500 	beq	4c4b24 <__Stack_Size+0x4c4724>
    3720:	05000000 	streq	r0, [r0, #-0]
    3724:	00000be1 	andeq	r0, r0, r1, ror #23
    3728:	05610501 	strbeq	r0, [r1, #-1281]!	; 0x501
    372c:	05020000 	streq	r0, [r2, #-0]
    3730:	00000c21 	andeq	r0, r0, r1, lsr #24
    3734:	042a0503 	strteq	r0, [sl], #-1283	; 0x503
    3738:	05040000 	streq	r0, [r4, #-0]
    373c:	0000096b 	andeq	r0, r0, fp, ror #18
    3740:	01130005 	tsteq	r3, r5
    3744:	00001861 	andeq	r1, r0, r1, ror #16
    3748:	e001c901 	and	ip, r1, r1, lsl #18
    374c:	f808000d 			; <UNDEFINED> instruction: 0xf808000d
    3750:	0208000d 	andeq	r0, r8, #13
    3754:	e801007d 	stmda	r1, {r0, r2, r3, r4, r5, r6}
    3758:	14000004 	strne	r0, [r0], #-4
    375c:	0000172c 	andeq	r1, r0, ip, lsr #14
    3760:	04e8cb01 	strbteq	ip, [r8], #2817	; 0xb01
    3764:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3768:	0002aa04 	andeq	sl, r2, r4, lsl #20
    376c:	32011500 	andcc	r1, r1, #0
    3770:	01000017 	tsteq	r0, r7, lsl r0
    3774:	0df801db 	ldfeqe	f0, [r8, #876]!	; 0x36c
    3778:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    377c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    3780:	01150100 	tsteq	r5, r0, lsl #2
    3784:	0000181e 	andeq	r1, r0, lr, lsl r8
    3788:	0401e801 	streq	lr, [r1], #-2049	; 0x801
    378c:	1808000e 	stmdane	r8, {r1, r2, r3}
    3790:	0208000e 	andeq	r0, r8, #14
    3794:	1501007d 	strne	r0, [r1, #-125]	; 0x7d
    3798:	00191201 	andseq	r1, r9, r1, lsl #4
    379c:	01fb0100 	mvnseq	r0, r0, lsl #2
    37a0:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
    37a4:	08000e1a 	stmdaeq	r0, {r1, r3, r4, r9, sl, fp}
    37a8:	01007d02 	tsteq	r0, r2, lsl #26
    37ac:	19c20116 	stmibne	r2, {r1, r2, r4, r8}^
    37b0:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    37b4:	010f0101 	tsteq	pc, r1, lsl #2
    37b8:	0e1c0000 	cdpeq	0, 1, cr0, cr12, cr0, {0}
    37bc:	0e780800 	cdpeq	8, 7, cr0, cr8, cr0, {0}
    37c0:	0b9f0800 	bleq	fe7c57c8 <SCS_BASE+0x1e7b77c8>
    37c4:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    37c8:	17000005 	strne	r0, [r0, -r5]
    37cc:	00001766 	andeq	r1, r0, r6, ror #14
    37d0:	62010801 	andvs	r0, r1, #65536	; 0x10000
    37d4:	bf000000 	svclt	0x00000000
    37d8:	1800000b 	stmdane	r0, {r0, r1, r3}
    37dc:	00001883 	andeq	r1, r0, r3, lsl #17
    37e0:	6f010d01 	svcvs	0x00010d01
    37e4:	f9000001 			; <UNDEFINED> instruction: 0xf9000001
    37e8:	1900000b 	stmdbne	r0, {r0, r1, r3}
    37ec:	08000e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp}
    37f0:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    37f4:	00000074 	andeq	r0, r0, r4, ror r0
    37f8:	156b011b 	strbne	r0, [fp, #-283]!	; 0x11b
    37fc:	34010000 	strcc	r0, [r1], #-0
    3800:	010f0101 	tsteq	pc, r1, lsl #2
    3804:	0e780000 	cdpeq	0, 7, cr0, cr8, cr0, {0}
    3808:	0e9c0800 	cdpeq	8, 9, cr0, cr12, cr0, {0}
    380c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    3810:	05a80100 	streq	r0, [r8, #256]!	; 0x100
    3814:	66170000 	ldrvs	r0, [r7], -r0
    3818:	01000017 	tsteq	r0, r7, lsl r0
    381c:	00620134 	rsbeq	r0, r2, r4, lsr r1
    3820:	0c300000 	ldceq	0, cr0, [r0], #-0
    3824:	1b000000 	blne	382c <__Stack_Size+0x342c>
    3828:	00193f01 	andseq	r3, r9, r1, lsl #30
    382c:	018e0100 	orreq	r0, lr, r0, lsl #2
    3830:	00010f01 	andeq	r0, r1, r1, lsl #30
    3834:	000e9c00 	andeq	r9, lr, r0, lsl #24
    3838:	000eaa08 	andeq	sl, lr, r8, lsl #20
    383c:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    3840:	0005e501 	andeq	lr, r5, r1, lsl #10
    3844:	17d21700 	ldrbne	r1, [r2, r0, lsl #14]
    3848:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    384c:	00006201 	andeq	r6, r0, r1, lsl #4
    3850:	000c6a00 	andeq	r6, ip, r0, lsl #20
    3854:	18411c00 	stmdane	r1, {sl, fp, ip}^
    3858:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    385c:	00006201 	andeq	r6, r0, r1, lsl #4
    3860:	00510100 	subseq	r0, r1, r0, lsl #2
    3864:	163f011b 			; <UNDEFINED> instruction: 0x163f011b
    3868:	a3010000 	movwge	r0, #4096	; 0x1000
    386c:	00c80101 	sbceq	r0, r8, r1, lsl #2
    3870:	0eac0000 	cdpeq	0, 10, cr0, cr12, cr0, {0}
    3874:	0ec40800 	cdpeq	8, 12, cr0, cr4, cr0, {0}
    3878:	7d020800 	stcvc	8, cr0, [r2, #-0]
    387c:	06140100 	ldreq	r0, [r4], -r0, lsl #2
    3880:	30170000 	andscc	r0, r7, r0
    3884:	0100003d 	tsteq	r0, sp, lsr r0
    3888:	005001a3 	subseq	r0, r0, r3, lsr #3
    388c:	0ca40000 	stceq	0, cr0, [r4]
    3890:	1b000000 	blne	3898 <__Stack_Size+0x3498>
    3894:	0017ab01 	andseq	sl, r7, r1, lsl #22
    3898:	01c10100 	biceq	r0, r1, r0, lsl #2
    389c:	0000c801 	andeq	ip, r0, r1, lsl #16
    38a0:	000ec400 	andeq	ip, lr, r0, lsl #8
    38a4:	000ef008 	andeq	pc, lr, r8
    38a8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    38ac:	00064301 	andeq	r4, r6, r1, lsl #6
    38b0:	3d301700 	ldccc	7, cr1, [r0, #-0]
    38b4:	c1010000 	mrsgt	r0, (UNDEF: 1)
    38b8:	00005001 	andeq	r5, r0, r1
    38bc:	000cc500 	andeq	ip, ip, r0, lsl #10
    38c0:	011b0000 	tsteq	fp, r0
    38c4:	000018dc 	ldrdeq	r1, [r0], -ip
    38c8:	01017701 	tsteq	r1, r1, lsl #14
    38cc:	000000c8 	andeq	r0, r0, r8, asr #1
    38d0:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
    38d4:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
    38d8:	01007d02 	tsteq	r0, r2, lsl #26
    38dc:	0000068c 	andeq	r0, r0, ip, lsl #13
    38e0:	003d3017 	eorseq	r3, sp, r7, lsl r0
    38e4:	01770100 	cmneq	r7, r0, lsl #2
    38e8:	00000050 	andeq	r0, r0, r0, asr r0
    38ec:	00000ce6 	andeq	r0, r0, r6, ror #25
    38f0:	0017a318 	andseq	sl, r7, r8, lsl r3
    38f4:	017a0100 	cmneq	sl, r0, lsl #2
    38f8:	00000062 	andeq	r0, r0, r2, rrx
    38fc:	00000d20 	andeq	r0, r0, r0, lsr #26
    3900:	000f041d 	andeq	r0, pc, sp, lsl r4	; <UNPREDICTABLE>
    3904:	0b110108 	bleq	443d2c <__Stack_Size+0x44392c>
    3908:	1b000000 	blne	3910 <__Stack_Size+0x3510>
    390c:	0019de01 	andseq	sp, r9, r1, lsl #28
    3910:	016a0100 	cmneq	sl, r0, lsl #2
    3914:	0000c801 	andeq	ip, r0, r1, lsl #16
    3918:	000f1000 	andeq	r1, pc, r0
    391c:	000f1c08 	andeq	r1, pc, r8, lsl #24
    3920:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    3924:	0006cf01 	andeq	ip, r6, r1, lsl #30
    3928:	3d301700 	ldccc	7, cr1, [r0, #-0]
    392c:	6a010000 	bvs	43934 <__Stack_Size+0x43534>
    3930:	00005001 	andeq	r5, r0, r1
    3934:	000d4000 	andeq	r4, sp, r0
    3938:	0f161e00 	svceq	0x00161e00
    393c:	11010800 	tstne	r1, r0, lsl #16
    3940:	1a00000b 	bne	3974 <__Stack_Size+0x3574>
    3944:	03055101 	movweq	r5, #20737	; 0x5101
    3948:	2000007c 	andcs	r0, r0, ip, ror r0
    394c:	011b0000 	tsteq	fp, r0
    3950:	0000169b 	muleq	r0, fp, r6
    3954:	01015d01 	tsteq	r1, r1, lsl #26
    3958:	000000c8 	andeq	r0, r0, r8, asr #1
    395c:	08000f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp}
    3960:	08000f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp}
    3964:	01007d02 	tsteq	r0, r2, lsl #26
    3968:	00000712 	andeq	r0, r0, r2, lsl r7
    396c:	003d3017 	eorseq	r3, sp, r7, lsl r0
    3970:	015d0100 	cmpeq	sp, r0, lsl #2
    3974:	00000050 	andeq	r0, r0, r0, asr r0
    3978:	00000d61 	andeq	r0, r0, r1, ror #26
    397c:	000f221e 	andeq	r2, pc, lr, lsl r2	; <UNPREDICTABLE>
    3980:	0b110108 	bleq	443da8 <__Stack_Size+0x4439a8>
    3984:	011a0000 	tsteq	sl, r0
    3988:	84030551 	strhi	r0, [r3], #-1361	; 0x551
    398c:	00200000 	eoreq	r0, r0, r0
    3990:	cf011f00 	svcgt	0x00011f00
    3994:	01000016 	tsteq	r0, r6, lsl r0
    3998:	0f280184 	svceq	0x00280184
    399c:	10080800 	andne	r0, r8, r0, lsl #16
    39a0:	0d820800 	stceq	8, cr0, [r2]
    39a4:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    39a8:	20000009 	andcs	r0, r0, r9
    39ac:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
    39b0:	00000b2e 	andeq	r0, r0, lr, lsr #22
    39b4:	00000740 	andeq	r0, r0, r0, asr #14
    39b8:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    39bc:	20000074 	andcs	r0, r0, r4, ror r0
    39c0:	08000f4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, sl, fp}
    39c4:	00000b43 	andeq	r0, r0, r3, asr #22
    39c8:	0000075b 	andeq	r0, r0, fp, asr r7
    39cc:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    39d0:	1a02000a 	bne	83a00 <__Stack_Size+0x83600>
    39d4:	74025001 	strvc	r5, [r2], #-1
    39d8:	52200000 	eorpl	r0, r0, #0
    39dc:	5d08000f 	stcpl	0, cr0, [r8, #-60]	; 0xffffffc4
    39e0:	7400000b 	strvc	r0, [r0], #-11
    39e4:	1a000007 	bne	3a08 <__Stack_Size+0x3608>
    39e8:	40015101 	andmi	r5, r1, r1, lsl #2
    39ec:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    39f0:	20000074 	andcs	r0, r0, r4, ror r0
    39f4:	08000f5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, fp}
    39f8:	00000b77 	andeq	r0, r0, r7, ror fp
    39fc:	0000078e 	andeq	r0, r0, lr, lsl #15
    3a00:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3a04:	011a4008 	tsteq	sl, r8
    3a08:	00740250 	rsbseq	r0, r4, r0, asr r2
    3a0c:	0f622000 	svceq	0x00622000
    3a10:	0b910800 	bleq	fe445a18 <SCS_BASE+0x1e437a18>
    3a14:	07a80000 	streq	r0, [r8, r0]!
    3a18:	011a0000 	tsteq	sl, r0
    3a1c:	80080251 	andhi	r0, r8, r1, asr r2
    3a20:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3a24:	20000074 	andcs	r0, r0, r4, ror r0
    3a28:	08000f68 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, fp}
    3a2c:	00000bab 	andeq	r0, r0, fp, lsr #23
    3a30:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    3a34:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3a38:	20000074 	andcs	r0, r0, r4, ror r0
    3a3c:	08000f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp}
    3a40:	00000bc0 	andeq	r0, r0, r0, asr #23
    3a44:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3a48:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3a4c:	20000074 	andcs	r0, r0, r4, ror r0
    3a50:	08000f7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sl, fp}
    3a54:	00000bda 	ldrdeq	r0, [r0], -sl
    3a58:	000007e4 	andeq	r0, r0, r4, ror #15
    3a5c:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3a60:	20000074 	andcs	r0, r0, r4, ror r0
    3a64:	08000f82 	stmdaeq	r0, {r1, r7, r8, r9, sl, fp}
    3a68:	00000b43 	andeq	r0, r0, r3, asr #22
    3a6c:	000007fd 	strdeq	r0, [r0], -sp
    3a70:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3a74:	011a0074 	tsteq	sl, r4, ror r0
    3a78:	00310150 	eorseq	r0, r1, r0, asr r1
    3a7c:	000f8a20 	andeq	r8, pc, r0, lsr #20
    3a80:	000b9108 	andeq	r9, fp, r8, lsl #2
    3a84:	00081600 	andeq	r1, r8, r0, lsl #12
    3a88:	51011a00 	tstpl	r1, r0, lsl #20
    3a8c:	1ac00802 	bne	ff005a9c <SCS_BASE+0x1eff7a9c>
    3a90:	31015001 	tstcc	r1, r1
    3a94:	0f922000 	svceq	0x00922000
    3a98:	0b5d0800 	bleq	1745aa0 <__Stack_Size+0x17456a0>
    3a9c:	082f0000 	stmdaeq	pc!, {}	; <UNPREDICTABLE>
    3aa0:	011a0000 	tsteq	sl, r0
    3aa4:	20080251 	andcs	r0, r8, r1, asr r2
    3aa8:	0150011a 	cmpeq	r0, sl, lsl r1
    3aac:	9a200031 	bls	803b78 <__Stack_Size+0x803778>
    3ab0:	ef08000f 	svc	0x0008000f
    3ab4:	4800000b 	stmdami	r0, {r0, r1, r3}
    3ab8:	1a000008 	bne	3ae0 <__Stack_Size+0x36e0>
    3abc:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3ac0:	50011a00 	andpl	r1, r1, r0, lsl #20
    3ac4:	20003101 	andcs	r3, r0, r1, lsl #2
    3ac8:	08000fa4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, fp}
    3acc:	00000b43 	andeq	r0, r0, r3, asr #22
    3ad0:	00000862 	andeq	r0, r0, r2, ror #16
    3ad4:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    3ad8:	1a06000a 	bne	183b08 <__Stack_Size+0x183708>
    3adc:	32015001 	andcc	r5, r1, #1
    3ae0:	0fae2000 	svceq	0x00ae2000
    3ae4:	0b910800 	bleq	fe445aec <SCS_BASE+0x1e437aec>
    3ae8:	087c0000 	ldmdaeq	ip!, {}^	; <UNPREDICTABLE>
    3aec:	011a0000 	tsteq	sl, r0
    3af0:	000a0351 	andeq	r0, sl, r1, asr r3
    3af4:	50011a01 	andpl	r1, r1, r1, lsl #20
    3af8:	20003201 	andcs	r3, r0, r1, lsl #4
    3afc:	08000fb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, sl, fp}
    3b00:	00000bef 	andeq	r0, r0, pc, ror #23
    3b04:	00000895 	muleq	r0, r5, r8
    3b08:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3b0c:	011a0074 	tsteq	sl, r4, ror r0
    3b10:	00320150 	eorseq	r0, r2, r0, asr r1
    3b14:	000fbe20 	andeq	fp, pc, r0, lsr #28
    3b18:	000b5d08 	andeq	r5, fp, r8, lsl #26
    3b1c:	0008ae00 	andeq	sl, r8, r0, lsl #28
    3b20:	51011a00 	tstpl	r1, r0, lsl #20
    3b24:	1a200802 	bne	805b34 <__Stack_Size+0x805734>
    3b28:	32015001 	andcc	r5, r1, #1
    3b2c:	0fc62000 	svceq	0x00c62000
    3b30:	0b430800 	bleq	10c5b38 <__Stack_Size+0x10c5738>
    3b34:	08c70000 	stmiaeq	r7, {}^	; <UNPREDICTABLE>
    3b38:	011a0000 	tsteq	sl, r0
    3b3c:	00740251 	rsbseq	r0, r4, r1, asr r2
    3b40:	0150011a 	cmpeq	r0, sl, lsl r1
    3b44:	d0200033 	eorle	r0, r0, r3, lsr r0
    3b48:	7708000f 	strvc	r0, [r8, -pc]
    3b4c:	e100000b 	tst	r0, fp
    3b50:	1a000008 	bne	3b78 <__Stack_Size+0x3778>
    3b54:	0a035101 	beq	d7f60 <__Stack_Size+0xd7b60>
    3b58:	011a0110 	tsteq	sl, r0, lsl r1
    3b5c:	00330150 	eorseq	r0, r3, r0, asr r1
    3b60:	000fd820 	andeq	sp, pc, r0, lsr #16
    3b64:	000bc008 	andeq	ip, fp, r8
    3b68:	0008fa00 	andeq	pc, r8, r0, lsl #20
    3b6c:	51011a00 	tstpl	r1, r0, lsl #20
    3b70:	1a400802 	bne	1005b80 <__Stack_Size+0x1005780>
    3b74:	33015001 	movwcc	r5, #4097	; 0x1001
    3b78:	0fe22000 	svceq	0x00e22000
    3b7c:	0bef0800 	bleq	ffbc5b84 <SCS_BASE+0x1fbb7b84>
    3b80:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    3b84:	011a0000 	tsteq	sl, r0
    3b88:	000a0351 	andeq	r0, sl, r1, asr r3
    3b8c:	50011a30 	andpl	r1, r1, r0, lsr sl
    3b90:	20003301 	andcs	r3, r0, r1, lsl #6
    3b94:	08000fea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp}
    3b98:	00000b5d 	andeq	r0, r0, sp, asr fp
    3b9c:	0000092d 	andeq	r0, r0, sp, lsr #18
    3ba0:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3ba4:	011a0074 	tsteq	sl, r4, ror r0
    3ba8:	00330150 	eorseq	r0, r3, r0, asr r1
    3bac:	000ff021 	andeq	pc, pc, r1, lsr #32
    3bb0:	000c0908 	andeq	r0, ip, r8, lsl #18
    3bb4:	50011a00 	andpl	r1, r1, r0, lsl #20
    3bb8:	00007402 	andeq	r7, r0, r2, lsl #8
    3bbc:	b2011f00 	andlt	r1, r1, #0
    3bc0:	01000015 	tsteq	r0, r5, lsl r0
    3bc4:	1008016a 	andne	r0, r8, sl, ror #2
    3bc8:	102c0800 	eorne	r0, ip, r0, lsl #16
    3bcc:	0da20800 	stceq	8, cr0, [r2]
    3bd0:	74010000 	strvc	r0, [r1], #-0
    3bd4:	22000009 	andcs	r0, r0, #9
    3bd8:	0800100e 	stmdaeq	r0, {r1, r2, r3, ip}
    3bdc:	00000c1d 	andeq	r0, r0, sp, lsl ip
    3be0:	00101a22 	andseq	r1, r0, r2, lsr #20
    3be4:	000c2708 	andeq	r2, ip, r8, lsl #14
    3be8:	101e2200 	andsne	r2, lr, r0, lsl #4
    3bec:	0c350800 	ldceq	8, cr0, [r5], #-0
    3bf0:	23000000 	movwcs	r0, #0
    3bf4:	000013d4 	ldrdeq	r1, [r0], -r4
    3bf8:	03a52e01 			; <UNDEFINED> instruction: 0x03a52e01
    3bfc:	05010000 	streq	r0, [r1, #-0]
    3c00:	00008c03 	andeq	r8, r0, r3, lsl #24
    3c04:	35622320 	strbcc	r2, [r2, #-800]!	; 0x320
    3c08:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    3c0c:	0000043b 	andeq	r0, r0, fp, lsr r4
    3c10:	bc030501 	cfstr32lt	mvfx0, [r3], {1}
    3c14:	23200000 	teqcs	r0, #0
    3c18:	000015fb 	strdeq	r1, [r0], -fp
    3c1c:	01a92801 			; <UNDEFINED> instruction: 0x01a92801
    3c20:	05010000 	streq	r0, [r1, #-0]
    3c24:	0000e003 	andeq	lr, r0, r3
    3c28:	19662420 	stmdbne	r6!, {r5, sl, sp}^
    3c2c:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    3c30:	000002aa 	andeq	r0, r0, sl, lsr #5
    3c34:	d4240101 	strtle	r0, [r4], #-257	; 0x101
    3c38:	07000015 	smladeq	r0, r5, r0, r0
    3c3c:	0004e822 	andeq	lr, r4, r2, lsr #16
    3c40:	25010100 	strcs	r0, [r1, #-256]	; 0x100
    3c44:	00000062 	andeq	r0, r0, r2, rrx
    3c48:	000009d4 	ldrdeq	r0, [r0], -r4
    3c4c:	00007326 	andeq	r7, r0, r6, lsr #6
    3c50:	24001100 	strcs	r1, [r0], #-256	; 0x100
    3c54:	0000125a 	andeq	r1, r0, sl, asr r2
    3c58:	09e12f08 	stmibeq	r1!, {r3, r8, r9, sl, fp, sp}^
    3c5c:	01010000 	mrseq	r0, (UNDEF: 1)
    3c60:	0009c427 	andeq	ip, r9, r7, lsr #8
    3c64:	00622500 	rsbeq	r2, r2, r0, lsl #10
    3c68:	09f60000 	ldmibeq	r6!, {}^	; <UNPREDICTABLE>
    3c6c:	73260000 	teqvc	r6, #0
    3c70:	42000000 	andmi	r0, r0, #0
    3c74:	12b92400 	adcsne	r2, r9, #0
    3c78:	30080000 	andcc	r0, r8, r0
    3c7c:	00000a03 	andeq	r0, r0, r3, lsl #20
    3c80:	e6270101 	strt	r0, [r7], -r1, lsl #2
    3c84:	25000009 	strcs	r0, [r0, #-9]
    3c88:	00000062 	andeq	r0, r0, r2, rrx
    3c8c:	00000a18 	andeq	r0, r0, r8, lsl sl
    3c90:	00007326 	andeq	r7, r0, r6, lsr #6
    3c94:	24000300 	strcs	r0, [r0], #-768	; 0x300
    3c98:	0000127c 	andeq	r1, r0, ip, ror r2
    3c9c:	0a253208 	beq	9504c4 <__Stack_Size+0x9500c4>
    3ca0:	01010000 	mrseq	r0, (UNDEF: 1)
    3ca4:	000a0827 	andeq	r0, sl, r7, lsr #16
    3ca8:	123c2400 	eorsne	r2, ip, #0
    3cac:	33080000 	movwcc	r0, #32768	; 0x8000
    3cb0:	00000a37 	andeq	r0, r0, r7, lsr sl
    3cb4:	c4270101 	strtgt	r0, [r7], #-257	; 0x101
    3cb8:	25000009 	strcs	r0, [r0, #-9]
    3cbc:	00000062 	andeq	r0, r0, r2, rrx
    3cc0:	00000a4c 	andeq	r0, r0, ip, asr #20
    3cc4:	00007326 	andeq	r7, r0, r6, lsr #6
    3cc8:	24003100 	strcs	r3, [r0], #-256	; 0x100
    3ccc:	0000129a 	muleq	r0, sl, r2
    3cd0:	0a593408 	beq	1650cf8 <__Stack_Size+0x16508f8>
    3cd4:	01010000 	mrseq	r0, (UNDEF: 1)
    3cd8:	000a3c27 	andeq	r3, sl, r7, lsr #24
    3cdc:	00622500 	rsbeq	r2, r2, r0, lsl #10
    3ce0:	0a6e0000 	beq	1b83ce8 <__Stack_Size+0x1b838e8>
    3ce4:	73260000 	teqvc	r6, #0
    3ce8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3cec:	12db2400 	sbcsne	r2, fp, #0
    3cf0:	35080000 	strcc	r0, [r8, #-0]
    3cf4:	00000a5e 	andeq	r0, r0, lr, asr sl
    3cf8:	a2230101 	eorge	r0, r3, #1073741824	; 0x40000000
    3cfc:	01000014 	tsteq	r0, r4, lsl r0
    3d00:	00006218 	andeq	r6, r0, r8, lsl r2
    3d04:	03050100 	movweq	r0, #20736	; 0x5100
    3d08:	2000011c 	andcs	r0, r0, ip, lsl r1
    3d0c:	00033224 	andeq	r3, r3, r4, lsr #4
    3d10:	9a1a0100 	bls	684118 <__Stack_Size+0x683d18>
    3d14:	0100000a 	tsteq	r0, sl
    3d18:	003e2801 	eorseq	r2, lr, r1, lsl #16
    3d1c:	60230000 	eorvs	r0, r3, r0
    3d20:	01000015 	tsteq	r0, r5, lsl r0
    3d24:	0004871c 	andeq	r8, r4, ip, lsl r7
    3d28:	03050100 	movweq	r0, #20736	; 0x5100
    3d2c:	20000054 	andcs	r0, r0, r4, asr r0
    3d30:	00175423 	andseq	r5, r7, r3, lsr #8
    3d34:	ce4b0100 	dvfgte	f0, f3, f0
    3d38:	01000000 	mrseq	r0, (UNDEF: 0)
    3d3c:	00840305 	addeq	r0, r4, r5, lsl #6
    3d40:	7c232000 	stcvc	0, cr2, [r3], #-0
    3d44:	01000019 	tsteq	r0, r9, lsl r0
    3d48:	0000ce51 	andeq	ip, r0, r1, asr lr
    3d4c:	03050100 	movweq	r0, #20736	; 0x5100
    3d50:	2000007c 	andcs	r0, r0, ip, ror r0
    3d54:	0000ce25 	andeq	ip, r0, r5, lsr #28
    3d58:	000ae500 	andeq	lr, sl, r0, lsl #10
    3d5c:	00732600 	rsbseq	r2, r3, r0, lsl #12
    3d60:	00030000 	andeq	r0, r3, r0
    3d64:	0015e123 	andseq	lr, r5, r3, lsr #2
    3d68:	d5570100 	ldrble	r0, [r7, #-256]	; 0x100
    3d6c:	0100000a 	tsteq	r0, sl
    3d70:	005c0305 	subseq	r0, ip, r5, lsl #6
    3d74:	aa292000 	bge	a4bd7c <__Stack_Size+0xa4b97c>
    3d78:	01000014 	tsteq	r0, r4, lsl r0
    3d7c:	0b0a0107 	bleq	2841a0 <__Stack_Size+0x283da0>
    3d80:	05010000 	streq	r0, [r1, #-0]
    3d84:	00012003 	andeq	r2, r1, r3
    3d88:	05042a20 	streq	r2, [r4, #-2592]	; 0xa20
    3d8c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    3d90:	1624012b 	strtne	r0, [r4], -fp, lsr #2
    3d94:	e7030000 	str	r0, [r3, -r0]
    3d98:	0000c801 	andeq	ip, r0, r1, lsl #16
    3d9c:	0b2e0100 	bleq	b841a4 <__Stack_Size+0xb83da4>
    3da0:	500b0000 	andpl	r0, fp, r0
    3da4:	0b000000 	bleq	3dac <__Stack_Size+0x39ac>
    3da8:	000000d9 	ldrdeq	r0, [r0], -r9
    3dac:	5e012c00 	cdppl	12, 0, cr2, cr1, cr0, {0}
    3db0:	09000016 	stmdbeq	r0, {r1, r2, r4}
    3db4:	01010262 	tsteq	r1, r2, ror #4
    3db8:	00000b43 	andeq	r0, r0, r3, asr #22
    3dbc:	0000500b 	andeq	r5, r0, fp
    3dc0:	012c0000 	teqeq	ip, r0
    3dc4:	000014cc 	andeq	r1, r0, ip, asr #9
    3dc8:	01026a09 	tsteq	r2, r9, lsl #20
    3dcc:	000b5d01 	andeq	r5, fp, r1, lsl #26
    3dd0:	00620b00 	rsbeq	r0, r2, r0, lsl #22
    3dd4:	500b0000 	andpl	r0, fp, r0
    3dd8:	00000000 	andeq	r0, r0, r0
    3ddc:	14be012c 	ldrtne	r0, [lr], #300	; 0x12c
    3de0:	6c090000 	stcvs	0, cr0, [r9], {-0}
    3de4:	77010102 	strvc	r0, [r1, -r2, lsl #2]
    3de8:	0b00000b 	bleq	3e1c <__Stack_Size+0x3a1c>
    3dec:	00000062 	andeq	r0, r0, r2, rrx
    3df0:	0000500b 	andeq	r5, r0, fp
    3df4:	012c0000 	teqeq	ip, r0
    3df8:	000014e4 	andeq	r1, r0, r4, ror #9
    3dfc:	01028409 	tsteq	r2, r9, lsl #8
    3e00:	000b9101 	andeq	r9, fp, r1, lsl #2
    3e04:	00620b00 	rsbeq	r0, r2, r0, lsl #22
    3e08:	500b0000 	andpl	r0, fp, r0
    3e0c:	00000000 	andeq	r0, r0, r0
    3e10:	1608012c 	strne	r0, [r8], -ip, lsr #2
    3e14:	83090000 	movwhi	r0, #36864	; 0x9000
    3e18:	ab010102 	blge	44228 <__Stack_Size+0x43e28>
    3e1c:	0b00000b 	bleq	3e50 <__Stack_Size+0x3a50>
    3e20:	00000062 	andeq	r0, r0, r2, rrx
    3e24:	0000500b 	andeq	r5, r0, fp
    3e28:	012c0000 	teqeq	ip, r0
    3e2c:	0000192e 	andeq	r1, r0, lr, lsr #18
    3e30:	01027809 	tsteq	r2, r9, lsl #16
    3e34:	000bc001 	andeq	ip, fp, r1
    3e38:	00620b00 	rsbeq	r0, r2, r0, lsl #22
    3e3c:	2c000000 	stccs	0, cr0, [r0], {-0}
    3e40:	001a2601 	andseq	r2, sl, r1, lsl #12
    3e44:	02890900 	addeq	r0, r9, #0
    3e48:	0bda0101 	bleq	ff684254 <SCS_BASE+0x1f676254>
    3e4c:	620b0000 	andvs	r0, fp, #0
    3e50:	0b000000 	bleq	3e58 <__Stack_Size+0x3a58>
    3e54:	00000050 	andeq	r0, r0, r0, asr r0
    3e58:	82012c00 	andhi	r2, r1, #0
    3e5c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    3e60:	01010272 	tsteq	r1, r2, ror r2
    3e64:	00000bef 	andeq	r0, r0, pc, ror #23
    3e68:	0000620b 	andeq	r6, r0, fp, lsl #4
    3e6c:	012c0000 	teqeq	ip, r0
    3e70:	000016f6 	strdeq	r1, [r0], -r6
    3e74:	01026d09 	tsteq	r2, r9, lsl #26
    3e78:	000c0901 	andeq	r0, ip, r1, lsl #18
    3e7c:	00620b00 	rsbeq	r0, r2, r0, lsl #22
    3e80:	500b0000 	andpl	r0, fp, r0
    3e84:	00000000 	andeq	r0, r0, r0
    3e88:	167f012d 	ldrbtne	r0, [pc], -sp, lsr #2
    3e8c:	eb030000 	bl	c3e94 <__Stack_Size+0xc3a94>
    3e90:	0c1d0101 	ldfeqs	f0, [sp], {1}
    3e94:	620b0000 	andvs	r0, fp, #0
    3e98:	00000000 	andeq	r0, r0, r0
    3e9c:	1547012e 	strbne	r0, [r7, #-302]	; 0x12e
    3ea0:	54060000 	strpl	r0, [r6], #-0
    3ea4:	012f0101 	teqeq	pc, r1, lsl #2
    3ea8:	00001800 	andeq	r1, r0, r0, lsl #16
    3eac:	0f014406 	svceq	0x00014406
    3eb0:	01000001 	tsteq	r0, r1
    3eb4:	1522012f 	strne	r0, [r2, #-303]!	; 0x12f
    3eb8:	1a0a0000 	bne	283ec0 <__Stack_Size+0x283ac0>
    3ebc:	00003e01 	andeq	r3, r0, r1, lsl #28
    3ec0:	72000100 	andvc	r0, r0, #0
    3ec4:	02000005 	andeq	r0, r0, #5
    3ec8:	000be600 	andeq	lr, fp, r0, lsl #12
    3ecc:	96010400 	strls	r0, [r1], -r0, lsl #8
    3ed0:	01000006 	tsteq	r0, r6
    3ed4:	00001a49 	andeq	r1, r0, r9, asr #20
    3ed8:	00000b71 	andeq	r0, r0, r1, ror fp
    3edc:	00000410 	andeq	r0, r0, r0, lsl r4
	...
    3ee8:	00000ea2 	andeq	r0, r0, r2, lsr #29
    3eec:	d8050402 	stmdale	r5, {r1, sl}
    3ef0:	02000007 	andeq	r0, r0, #7
    3ef4:	07aa0502 	streq	r0, [sl, r2, lsl #10]!
    3ef8:	01020000 	mrseq	r0, (UNDEF: 2)
    3efc:	00098906 	andeq	r8, r9, r6, lsl #18
    3f00:	33750300 	cmncc	r5, #0
    3f04:	27020032 	smladxcs	r2, r2, r0, r0
    3f08:	00000049 	andeq	r0, r0, r9, asr #32
    3f0c:	e5070402 	str	r0, [r7, #-1026]	; 0x402
    3f10:	03000008 	movweq	r0, #8
    3f14:	00363175 	eorseq	r3, r6, r5, ror r1
    3f18:	005b2802 	subseq	r2, fp, r2, lsl #16
    3f1c:	02020000 	andeq	r0, r2, #0
    3f20:	000bce07 	andeq	ip, fp, r7, lsl #28
    3f24:	38750300 	ldmdacc	r5!, {r8, r9}^
    3f28:	6c290200 	sfmvs	f0, 4, [r9], #-0
    3f2c:	02000000 	andeq	r0, r0, #0
    3f30:	09870801 	stmibeq	r7, {r0, fp}
    3f34:	ca040000 	bgt	103f3c <__Stack_Size+0x103b3c>
    3f38:	02000003 	andeq	r0, r0, #3
    3f3c:	00007e2f 	andeq	r7, r0, pc, lsr #28
    3f40:	00490500 	subeq	r0, r9, r0, lsl #10
    3f44:	01060000 	mrseq	r0, (UNDEF: 6)
    3f48:	00983e02 	addseq	r3, r8, r2, lsl #28
    3f4c:	b0070000 	andlt	r0, r7, r0
    3f50:	00000004 	andeq	r0, r0, r4
    3f54:	0008c207 	andeq	ip, r8, r7, lsl #4
    3f58:	04000100 	streq	r0, [r0], #-256	; 0x100
    3f5c:	000000a6 	andeq	r0, r0, r6, lsr #1
    3f60:	00833e02 	addeq	r3, r3, r2, lsl #28
    3f64:	04020000 	streq	r0, [r2], #-0
    3f68:	0008dc07 	andeq	sp, r8, r7, lsl #24
    3f6c:	031c0800 	tsteq	ip, #0
    3f70:	011d014e 	tsteq	sp, lr, asr #2
    3f74:	43090000 	movwmi	r0, #36864	; 0x9000
    3f78:	03004c52 	movweq	r4, #3154	; 0xc52
    3f7c:	00730150 	rsbseq	r0, r3, r0, asr r1
    3f80:	23020000 	movwcs	r0, #8192	; 0x2000
    3f84:	52430900 	subpl	r0, r3, #0
    3f88:	51030048 	tstpl	r3, r8, asr #32
    3f8c:	00007301 	andeq	r7, r0, r1, lsl #6
    3f90:	04230200 	strteq	r0, [r3], #-512	; 0x200
    3f94:	52444909 	subpl	r4, r4, #147456	; 0x24000
    3f98:	01520300 	cmpeq	r2, r0, lsl #6
    3f9c:	00000073 	andeq	r0, r0, r3, ror r0
    3fa0:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
    3fa4:	0052444f 	subseq	r4, r2, pc, asr #8
    3fa8:	73015303 	movwvc	r5, #4867	; 0x1303
    3fac:	02000000 	andeq	r0, r0, #0
    3fb0:	5f0a0c23 	svcpl	0x000a0c23
    3fb4:	03000000 	movweq	r0, #0
    3fb8:	00730154 	rsbseq	r0, r3, r4, asr r1
    3fbc:	23020000 	movwcs	r0, #8192	; 0x2000
    3fc0:	52420910 	subpl	r0, r2, #262144	; 0x40000
    3fc4:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    3fc8:	00007301 	andeq	r7, r0, r1, lsl #6
    3fcc:	14230200 	strtne	r0, [r3], #-512	; 0x200
    3fd0:	000cb40a 	andeq	fp, ip, sl, lsl #8
    3fd4:	01560300 	cmpeq	r6, r0, lsl #6
    3fd8:	00000073 	andeq	r0, r0, r3, ror r0
    3fdc:	00182302 	andseq	r2, r8, r2, lsl #6
    3fe0:	0008850b 	andeq	r8, r8, fp, lsl #10
    3fe4:	01570300 	cmpeq	r7, r0, lsl #6
    3fe8:	000000aa 	andeq	r0, r0, sl, lsr #1
    3fec:	0062040c 	rsbeq	r0, r2, ip, lsl #8
    3ff0:	ea0d0000 	b	343ff8 <__Stack_Size+0x343bf8>
    3ff4:	01000013 	tsteq	r0, r3, lsl r0
    3ff8:	01543004 	cmpeq	r4, r4
    3ffc:	fe070000 	cdp2	0, 0, cr0, cr7, cr0, {0}
    4000:	00000013 	andeq	r0, r0, r3, lsl r0
    4004:	00149407 	andseq	r9, r4, r7, lsl #8
    4008:	27070100 	strcs	r0, [r7, -r0, lsl #2]
    400c:	02000014 	andeq	r0, r0, #20
    4010:	00148607 	andseq	r8, r4, r7, lsl #12
    4014:	04000300 	streq	r0, [r0], #-768	; 0x300
    4018:	000013eb 	andeq	r1, r0, fp, ror #7
    401c:	012f3704 	teqeq	pc, r4, lsl #14
    4020:	d10d0000 	mrsle	r0, (UNDEF: 13)
    4024:	01000009 	tsteq	r0, r9
    4028:	01903005 	orrseq	r3, r0, r5
    402c:	13070000 	movwne	r0, #28672	; 0x7000
    4030:	0000000a 	andeq	r0, r0, sl
    4034:	000be107 	andeq	lr, fp, r7, lsl #2
    4038:	61070100 	mrsvs	r0, (UNDEF: 23)
    403c:	02000005 	andeq	r0, r0, #5
    4040:	000c2107 	andeq	r2, ip, r7, lsl #2
    4044:	2a070300 	bcs	1c4c4c <__Stack_Size+0x1c484c>
    4048:	04000004 	streq	r0, [r0], #-4
    404c:	00096b07 	andeq	r6, r9, r7, lsl #22
    4050:	0e000500 	cfsh32eq	mvfx0, mvfx0, #0
    4054:	001ab101 	andseq	fp, sl, r1, lsl #2
    4058:	01260100 	teqeq	r6, r0, lsl #2
    405c:	01ac0101 			; <UNDEFINED> instruction: 0x01ac0101
    4060:	7a0f0000 	bvc	3c4068 <__Stack_Size+0x3c3c68>
    4064:	0100001a 	tsteq	r0, sl, lsl r0
    4068:	00980126 	addseq	r0, r8, r6, lsr #2
    406c:	10000000 	andne	r0, r0, r0
    4070:	00001a3c 	andeq	r1, r0, ip, lsr sl
    4074:	01017301 	tsteq	r1, r1, lsl #6
    4078:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
    407c:	08001056 	stmdaeq	r0, {r1, r2, r4, r6, ip}
    4080:	00000dc2 	andeq	r0, r0, r2, asr #27
    4084:	00020501 	andeq	r0, r2, r1, lsl #10
    4088:	1afe1100 	bne	fff88490 <SCS_BASE+0x1ff7a490>
    408c:	73010000 	movwvc	r0, #4096	; 0x1000
    4090:	00003e01 	andeq	r3, r0, r1, lsl #28
    4094:	000de200 	andeq	lr, sp, r0, lsl #4
    4098:	1b141100 	blne	5084a0 <__Stack_Size+0x5080a0>
    409c:	73010000 	movwvc	r0, #4096	; 0x1000
    40a0:	00012901 	andeq	r2, r1, r1, lsl #18
    40a4:	000e0000 	andeq	r0, lr, r0
    40a8:	656c1200 	strbvs	r1, [ip, #-512]!	; 0x200
    40ac:	7301006e 	movwvc	r0, #4206	; 0x106e
    40b0:	00006201 	andeq	r6, r0, r1, lsl #4
    40b4:	13520100 	cmpne	r2, #0
    40b8:	00786469 	rsbseq	r6, r8, r9, ror #8
    40bc:	62017501 	andvs	r7, r1, #4194304	; 0x400000
    40c0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    40c4:	0000000e 	andeq	r0, r0, lr
    40c8:	18000114 	stmdane	r0, {r2, r4, r8}
    40cc:	27010000 	strcs	r0, [r1, -r0]
    40d0:	00015401 	andeq	r5, r1, r1, lsl #8
    40d4:	00105800 	andseq	r5, r0, r0, lsl #16
    40d8:	00109008 	andseq	r9, r0, r8
    40dc:	000e6508 	andeq	r6, lr, r8, lsl #10
    40e0:	027f0100 	rsbseq	r0, pc, #0
    40e4:	67150000 	ldrvs	r0, [r5, -r0]
    40e8:	01000038 	tsteq	r0, r8, lsr r0
    40ec:	0000502a 	andeq	r5, r0, sl, lsr #32
    40f0:	90160100 	andsls	r0, r6, r0, lsl #2
    40f4:	5a000001 	bpl	4100 <__Stack_Size+0x3d00>
    40f8:	64080010 	strvs	r0, [r8], #-16
    40fc:	01080010 	tsteq	r8, r0, lsl r0
    4100:	019f172d 	orrseq	r1, pc, sp, lsr #14
    4104:	16010000 	strne	r0, [r1], -r0
    4108:	00000190 	muleq	r0, r0, r1
    410c:	0800105a 	stmdaeq	r0, {r1, r3, r4, r6, ip}
    4110:	08001064 	stmdaeq	r0, {r2, r5, r6, ip}
    4114:	5a182701 	bpl	60dd20 <__Stack_Size+0x60d920>
    4118:	64080010 	strvs	r0, [r8], #-16
    411c:	19080010 	stmdbne	r8, {r4}
    4120:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
    4124:	0010641a 	andseq	r6, r0, sl, lsl r4
    4128:	0004e008 	andeq	lr, r4, r8
    412c:	51011b00 	tstpl	r1, r0, lsl #22
    4130:	20000a03 	andcs	r0, r0, r3, lsl #20
    4134:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    4138:	0110000c 	tsteq	r0, ip
    413c:	00000040 	andeq	r0, r0, r0, asr #32
    4140:	011c0000 	tsteq	ip, r0
    4144:	00001acf 	andeq	r1, r0, pc, asr #21
    4148:	00015a01 	andeq	r5, r1, r1, lsl #20
    414c:	00000000 	andeq	r0, r0, r0
    4150:	02000000 	andeq	r0, r0, #0
    4154:	a301007d 	movwge	r0, #4221	; 0x107d
    4158:	1d000002 	stcne	0, cr0, [r0, #-8]
    415c:	00000000 	andeq	r0, r0, r0
    4160:	00020501 	andeq	r0, r2, r1, lsl #10
    4164:	901e0000 	andsls	r0, lr, r0
    4168:	90000001 	andls	r0, r0, r1
    416c:	ac080010 	stcge	0, cr0, [r8], {16}
    4170:	02080010 	andeq	r0, r8, #16
    4174:	1801007d 	stmdane	r1, {r0, r2, r3, r4, r5, r6}
    4178:	1f000003 	svcne	0x00000003
    417c:	0000019f 	muleq	r0, pc, r1	; <UNPREDICTABLE>
    4180:	00000e85 	andeq	r0, r0, r5, lsl #29
    4184:	00019020 	andeq	r9, r1, r0, lsr #32
    4188:	00109200 	andseq	r9, r0, r0, lsl #4
    418c:	0003e008 	andeq	lr, r3, r8
    4190:	01260100 	teqeq	r6, r0, lsl #2
    4194:	000002fc 	strdeq	r0, [r0], -ip
    4198:	0003f821 	andeq	pc, r3, r1, lsr #16
    419c:	019f1900 	orrseq	r1, pc, r0, lsl #18
    41a0:	9c220000 	stcls	0, cr0, [r2], #-0
    41a4:	01080010 	tsteq	r8, r0, lsl r0
    41a8:	000004e0 	andeq	r0, r0, r0, ror #9
    41ac:	0351011b 	cmpeq	r1, #-1073741818	; 0xc0000006
    41b0:	1b20000a 	blne	8041e0 <__Stack_Size+0x803de0>
    41b4:	0c055001 	stceq	0, cr5, [r5], {1}
    41b8:	40011000 	andmi	r1, r1, r0
    41bc:	22000000 	andcs	r0, r0, #0
    41c0:	080010a6 	stmdaeq	r0, {r1, r2, r5, r7, ip}
    41c4:	0004ff01 	andeq	pc, r4, r1, lsl #30
    41c8:	51011b00 	tstpl	r1, r0, lsl #22
    41cc:	20000a03 	andcs	r0, r0, r3, lsl #20
    41d0:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    41d4:	0110000c 	tsteq	r0, ip
    41d8:	14000040 	strne	r0, [r0], #-64	; 0x40
    41dc:	001a3301 	andseq	r3, sl, r1, lsl #6
    41e0:	01470100 	mrseq	r0, (UNDEF: 87)
    41e4:	00000154 	andeq	r0, r0, r4, asr r1
    41e8:	080010ac 	stmdaeq	r0, {r2, r3, r5, r7, ip}
    41ec:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
    41f0:	00000ebf 			; <UNDEFINED> instruction: 0x00000ebf
    41f4:	00034701 	andeq	r4, r3, r1, lsl #14
    41f8:	10c01a00 	sbcne	r1, r0, r0, lsl #20
    41fc:	01900800 	orrseq	r0, r0, r0, lsl #16
    4200:	011b0000 	tsteq	fp, r0
    4204:	00740250 	rsbseq	r0, r4, r0, asr r2
    4208:	011c0000 	tsteq	ip, r0
    420c:	000008f7 	strdeq	r0, [r0], -r7
    4210:	d0015f01 	andle	r5, r1, r1, lsl #30
    4214:	d4080010 	strle	r0, [r8], #-16
    4218:	02080010 	andeq	r0, r8, #16
    421c:	6b01007d 	blvs	44418 <__Stack_Size+0x44018>
    4220:	1d000003 	stcne	0, cr0, [r0, #-12]
    4224:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
    4228:	00031801 	andeq	r1, r3, r1, lsl #16
    422c:	01230000 	teqeq	r3, r0
    4230:	00001547 	andeq	r1, r0, r7, asr #10
    4234:	01013b01 	tsteq	r1, r1, lsl #22
    4238:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
    423c:	08001110 	stmdaeq	r0, {r4, r8, ip}
    4240:	00000edf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4244:	0003de01 	andeq	sp, r3, r1, lsl #28
    4248:	1a932400 	bne	fe4cd250 <SCS_BASE+0x1e4bf250>
    424c:	3d010000 	stccc	0, cr0, [r1, #-0]
    4250:	00003e01 	andeq	r3, r0, r1, lsl #28
    4254:	000eff00 	andeq	pc, lr, r0, lsl #30
    4258:	1a5e2500 	bne	178d660 <__Stack_Size+0x178d260>
    425c:	3d010000 	stccc	0, cr0, [r1, #-0]
    4260:	00003e01 	andeq	r3, r0, r1, lsl #28
    4264:	24540100 	ldrbcs	r0, [r4], #-256	; 0x100
    4268:	00001aa2 	andeq	r1, r0, r2, lsr #21
    426c:	3e013d01 	cdpcc	13, 0, cr3, cr1, cr1, {0}
    4270:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4274:	2600000f 	strcs	r0, [r0], -pc
    4278:	080010ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, ip}
    427c:	000001ac 	andeq	r0, r0, ip, lsr #3
    4280:	000003c7 	andeq	r0, r0, r7, asr #7
    4284:	0152011b 	cmpeq	r2, fp, lsl r1
    4288:	fc220038 	stc2	0, cr0, [r2], #-224	; 0xffffff20
    428c:	01080010 	tsteq	r8, r0, lsl r0
    4290:	000001ac 	andeq	r0, r0, ip, lsr #3
    4294:	0152011b 	cmpeq	r2, fp, lsl r1
    4298:	50011b34 	andpl	r1, r1, r4, lsr fp
    429c:	00007402 	andeq	r7, r0, r2, lsl #8
    42a0:	0a012300 	beq	4cea8 <__Stack_Size+0x4caa8>
    42a4:	0100000b 	tsteq	r0, fp
    42a8:	1001015d 	andne	r0, r1, sp, asr r1
    42ac:	38080011 	stmdacc	r8, {r0, r4}
    42b0:	56080011 			; <UNDEFINED> instruction: 0x56080011
    42b4:	0100000f 	tsteq	r0, pc
    42b8:	0000047b 	andeq	r0, r0, fp, ror r4
    42bc:	74616427 	strbtvc	r6, [r1], #-1063	; 0x427
    42c0:	015d0100 	cmpeq	sp, r0, lsl #2
    42c4:	00000062 	andeq	r0, r0, r2, rrx
    42c8:	00000f76 	andeq	r0, r0, r6, ror pc
    42cc:	001a5328 	andseq	r5, sl, r8, lsr #6
    42d0:	015f0100 	cmpeq	pc, r0, lsl #2
    42d4:	00000073 	andeq	r0, r0, r3, ror r0
    42d8:	00080928 	andeq	r0, r8, r8, lsr #18
    42dc:	01600100 	cmneq	r0, r0, lsl #2
    42e0:	00000073 	andeq	r0, r0, r3, ror r0
    42e4:	00111e26 	andseq	r1, r1, r6, lsr #28
    42e8:	00051808 	andeq	r1, r5, r8, lsl #16
    42ec:	00043400 	andeq	r3, r4, r0, lsl #8
    42f0:	50011b00 	andpl	r1, r1, r0, lsl #22
    42f4:	26003501 	strcs	r3, [r0], -r1, lsl #10
    42f8:	08001128 	stmdaeq	r0, {r3, r5, r8, ip}
    42fc:	0000052c 	andeq	r0, r0, ip, lsr #10
    4300:	00000453 	andeq	r0, r0, r3, asr r4
    4304:	0152011b 	cmpeq	r2, fp, lsl r1
    4308:	51011b31 	tstpl	r1, r1, lsr fp
    430c:	1bc00802 	blne	ff00631c <SCS_BASE+0x1eff831c>
    4310:	74025001 	strvc	r5, [r2], #-1
    4314:	30260000 	eorcc	r0, r6, r0
    4318:	4a080011 	bmi	204364 <__Stack_Size+0x203f64>
    431c:	6b000005 	blvs	4338 <__Stack_Size+0x3f38>
    4320:	1b000004 	blne	4338 <__Stack_Size+0x3f38>
    4324:	31015101 	tstcc	r1, r1, lsl #2
    4328:	0150011b 	cmpeq	r0, fp, lsl r1
    432c:	361a0031 			; <UNDEFINED> instruction: 0x361a0031
    4330:	64080011 	strvs	r0, [r8], #-17
    4334:	1b000005 	blne	4350 <__Stack_Size+0x3f50>
    4338:	31015001 	tstcc	r1, r1
    433c:	83290000 	teqhi	r9, #0
    4340:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    4344:	0000502d 	andeq	r5, r0, sp, lsr #32
    4348:	2a010100 	bcs	44750 <__Stack_Size+0x44350>
    434c:	00000062 	andeq	r0, r0, r2, rrx
    4350:	00000498 	muleq	r0, r8, r4
    4354:	0000a32b 	andeq	sl, r0, fp, lsr #6
    4358:	29001900 	stmdbcs	r0, {r8, fp, ip}
    435c:	000012db 	ldrdeq	r1, [r0], -fp
    4360:	04883507 	streq	r3, [r8], #1287	; 0x507
    4364:	01010000 	mrseq	r0, (UNDEF: 1)
    4368:	001b042c 	andseq	r0, fp, ip, lsr #8
    436c:	3e0d0100 	adfcce	f0, f5, f0
    4370:	01000000 	mrseq	r0, (UNDEF: 0)
    4374:	012c0305 	teqeq	ip, r5, lsl #6
    4378:	c22c2000 	eorgt	r2, ip, #0
    437c:	0100001a 	tsteq	r0, sl, lsl r0
    4380:	0000620e 	andeq	r6, r0, lr, lsl #4
    4384:	03050100 	movweq	r0, #20736	; 0x5100
    4388:	20000128 	andcs	r0, r0, r8, lsr #2
    438c:	0003322c 	andeq	r3, r3, ip, lsr #4
    4390:	db150100 	blle	544798 <__Stack_Size+0x544398>
    4394:	01000004 	tsteq	r0, r4
    4398:	01240305 	teqeq	r4, r5, lsl #6
    439c:	3e052000 	cdpcc	0, 0, cr2, cr5, cr0, {0}
    43a0:	2d000000 	stccs	0, cr0, [r0, #-0]
    43a4:	00023701 	andeq	r3, r2, r1, lsl #14
    43a8:	01e20800 	mvneq	r0, r0, lsl #16
    43ac:	0004f901 	andeq	pc, r4, r1, lsl #18
    43b0:	04f92e00 	ldrbteq	r2, [r9], #3584	; 0xe00
    43b4:	502e0000 	eorpl	r0, lr, r0
    43b8:	00000000 	andeq	r0, r0, r0
    43bc:	011d040c 	tsteq	sp, ip, lsl #8
    43c0:	012d0000 	teqeq	sp, r0
    43c4:	000002e8 	andeq	r0, r0, r8, ror #5
    43c8:	0101e108 	tsteq	r1, r8, lsl #2
    43cc:	00000518 	andeq	r0, r0, r8, lsl r5
    43d0:	0004f92e 	andeq	pc, r4, lr, lsr #18
    43d4:	00502e00 	subseq	r2, r0, r0, lsl #28
    43d8:	2d000000 	stccs	0, cr0, [r0, #-0]
    43dc:	00018f01 	andeq	r8, r1, r1, lsl #30
    43e0:	01570500 	cmpeq	r7, r0, lsl #10
    43e4:	00052c01 	andeq	r2, r5, r1, lsl #24
    43e8:	003e2e00 	eorseq	r2, lr, r0, lsl #28
    43ec:	2d000000 	stccs	0, cr0, [r0, #-0]
    43f0:	001add01 	andseq	sp, sl, r1, lsl #26
    43f4:	01190900 	tsteq	r9, r0, lsl #18
    43f8:	00054a01 	andeq	r4, r5, r1, lsl #20
    43fc:	01292e00 	teqeq	r9, r0, lsl #28
    4400:	502e0000 	eorpl	r0, lr, r0
    4404:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    4408:	00000050 	andeq	r0, r0, r0, asr r0
    440c:	6d012f00 	stcvs	15, cr2, [r1, #-0]
    4410:	0a00001a 	beq	4480 <__Stack_Size+0x4080>
    4414:	01010288 	smlabbeq	r1, r8, r2, r0
    4418:	00000564 	andeq	r0, r0, r4, ror #10
    441c:	0000622e 	andeq	r6, r0, lr, lsr #4
    4420:	00502e00 	subseq	r2, r0, r0, lsl #28
    4424:	30000000 	andcc	r0, r0, r0
    4428:	001af101 	andseq	pc, sl, r1, lsl #2
    442c:	02710a00 	rsbseq	r0, r1, #0
    4430:	622e0101 	eorvs	r0, lr, #1073741824	; 0x40000000
    4434:	00000000 	andeq	r0, r0, r0
    4438:	00095600 	andeq	r5, r9, r0, lsl #12
    443c:	99000200 	stmdbls	r0, {r9}
    4440:	0400000e 	streq	r0, [r0], #-14
    4444:	00069601 	andeq	r9, r6, r1, lsl #12
    4448:	1b910100 	blne	fe444850 <SCS_BASE+0x1e436850>
    444c:	0b710000 	bleq	1c44454 <__Stack_Size+0x1c44054>
    4450:	04580000 	ldrbeq	r0, [r8], #-0
	...
    445c:	10440000 	subne	r0, r4, r0
    4460:	04020000 	streq	r0, [r2], #-0
    4464:	0007d805 	andeq	sp, r7, r5, lsl #16
    4468:	05020200 	streq	r0, [r2, #-512]	; 0x200
    446c:	000007aa 	andeq	r0, r0, sl, lsr #15
    4470:	89060102 	stmdbhi	r6, {r1, r8}
    4474:	03000009 	movweq	r0, #9
    4478:	00323375 	eorseq	r3, r2, r5, ror r3
    447c:	00492702 	subeq	r2, r9, r2, lsl #14
    4480:	04020000 	streq	r0, [r2], #-0
    4484:	0008e507 	andeq	lr, r8, r7, lsl #10
    4488:	31750300 	cmncc	r5, r0, lsl #6
    448c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    4490:	0000005b 	andeq	r0, r0, fp, asr r0
    4494:	ce070202 	cdpgt	2, 0, cr0, cr7, cr2, {0}
    4498:	0300000b 	movweq	r0, #11
    449c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    44a0:	00006c29 	andeq	r6, r0, r9, lsr #24
    44a4:	08010200 	stmdaeq	r1, {r9}
    44a8:	00000987 	andeq	r0, r0, r7, lsl #19
    44ac:	0003ca04 	andeq	ip, r3, r4, lsl #20
    44b0:	7e2f0200 	cdpvc	2, 2, cr0, cr15, cr0, {0}
    44b4:	05000000 	streq	r0, [r0, #-0]
    44b8:	00000049 	andeq	r0, r0, r9, asr #32
    44bc:	00024604 	andeq	r4, r2, r4, lsl #12
    44c0:	8e300200 	cdphi	2, 3, cr0, cr0, cr0, {0}
    44c4:	05000000 	streq	r0, [r0, #-0]
    44c8:	0000005b 	andeq	r0, r0, fp, asr r0
    44cc:	3c020106 	stfccs	f0, [r2], {6}
    44d0:	000000a8 	andeq	r0, r0, r8, lsr #1
    44d4:	001ec107 	andseq	ip, lr, r7, lsl #2
    44d8:	53080000 	movwpl	r0, #32768	; 0x8000
    44dc:	01005445 	tsteq	r0, r5, asr #8
    44e0:	07390400 	ldreq	r0, [r9, -r0, lsl #8]!
    44e4:	3c020000 	stccc	0, cr0, [r2], {-0}
    44e8:	00000093 	muleq	r0, r3, r0
    44ec:	3e020106 	adfccs	f0, f2, f6
    44f0:	000000c8 	andeq	r0, r0, r8, asr #1
    44f4:	0004b007 	andeq	fp, r4, r7
    44f8:	c2070000 	andgt	r0, r7, #0
    44fc:	01000008 	tsteq	r0, r8
    4500:	00a60400 	adceq	r0, r6, r0, lsl #8
    4504:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    4508:	000000b3 	strheq	r0, [r0], -r3
    450c:	dc070402 	cfstrsle	mvf0, [r7], {2}
    4510:	09000008 	stmdbeq	r0, {r3}
    4514:	010c0324 	tsteq	ip, r4, lsr #6
    4518:	00000168 	andeq	r0, r0, r8, ror #2
    451c:	5243410a 	subpl	r4, r3, #-2147483646	; 0x80000002
    4520:	010e0300 	mrseq	r0, ELR_hyp
    4524:	00000073 	andeq	r0, r0, r3, ror r0
    4528:	0b002302 	bleq	d138 <__Stack_Size+0xcd38>
    452c:	00001bfe 	strdeq	r1, [r0], -lr
    4530:	73010f03 	movwvc	r0, #7939	; 0x1f03
    4534:	02000000 	andeq	r0, r0, #0
    4538:	fb0b0423 	blx	2c55ce <__Stack_Size+0x2c51ce>
    453c:	0300001b 	movweq	r0, #27
    4540:	00730110 	rsbseq	r0, r3, r0, lsl r1
    4544:	23020000 	movwcs	r0, #8192	; 0x2000
    4548:	52530a08 	subspl	r0, r3, #32768	; 0x8000
    454c:	01110300 	tsteq	r1, r0, lsl #6
    4550:	00000073 	andeq	r0, r0, r3, ror r0
    4554:	0a0c2302 	beq	30d164 <__Stack_Size+0x30cd64>
    4558:	03005243 	movweq	r5, #579	; 0x243
    455c:	00730112 	rsbseq	r0, r3, r2, lsl r1
    4560:	23020000 	movwcs	r0, #8192	; 0x2000
    4564:	52410a10 	subpl	r0, r1, #65536	; 0x10000
    4568:	01130300 	tsteq	r3, r0, lsl #6
    456c:	00000073 	andeq	r0, r0, r3, ror r0
    4570:	0b142302 	bleq	50d180 <__Stack_Size+0x50cd80>
    4574:	00001da6 	andeq	r1, r0, r6, lsr #27
    4578:	73011403 	movwvc	r1, #5123	; 0x1403
    457c:	02000000 	andeq	r0, r0, #0
    4580:	4f0a1823 	svcmi	0x000a1823
    4584:	03005242 	movweq	r5, #578	; 0x242
    4588:	00730115 	rsbseq	r0, r3, r5, lsl r1
    458c:	23020000 	movwcs	r0, #8192	; 0x2000
    4590:	1bab0b1c 	blne	feac7208 <SCS_BASE+0x1eab9208>
    4594:	16030000 	strne	r0, [r3], -r0
    4598:	00007301 	andeq	r7, r0, r1, lsl #6
    459c:	20230200 	eorcs	r0, r3, r0, lsl #4
    45a0:	1daf0c00 	stcne	12, cr0, [pc]	; 45a8 <__Stack_Size+0x41a8>
    45a4:	17030000 	strne	r0, [r3, -r0]
    45a8:	0000da01 	andeq	sp, r0, r1, lsl #20
    45ac:	03100900 	tsteq	r0, #0
    45b0:	01f60119 	mvnseq	r0, r9, lsl r1
    45b4:	520a0000 	andpl	r0, sl, #0
    45b8:	03005044 	movweq	r5, #68	; 0x44
    45bc:	0083011b 	addeq	r0, r3, fp, lsl r1
    45c0:	23020000 	movwcs	r0, #8192	; 0x2000
    45c4:	1d800b00 	vstrne	d0, [r0]
    45c8:	1c030000 	stcne	0, cr0, [r3], {-0}
    45cc:	00008301 	andeq	r8, r0, r1, lsl #6
    45d0:	02230200 	eoreq	r0, r3, #0
    45d4:	001d850b 	andseq	r8, sp, fp, lsl #10
    45d8:	011d0300 	tsteq	sp, r0, lsl #6
    45dc:	00000083 	andeq	r0, r0, r3, lsl #1
    45e0:	0b042302 	bleq	10d1f0 <__Stack_Size+0x10cdf0>
    45e4:	00001d8b 	andeq	r1, r0, fp, lsl #27
    45e8:	83011e03 	movwhi	r1, #7683	; 0x1e03
    45ec:	02000000 	andeq	r0, r0, #0
    45f0:	c40b0623 	strgt	r0, [fp], #-1571	; 0x623
    45f4:	0300001b 	movweq	r0, #27
    45f8:	0083011f 	addeq	r0, r3, pc, lsl r1
    45fc:	23020000 	movwcs	r0, #8192	; 0x2000
    4600:	1bc90b08 	blne	ff247228 <SCS_BASE+0x1f239228>
    4604:	20030000 	andcs	r0, r3, r0
    4608:	00008301 	andeq	r8, r0, r1, lsl #6
    460c:	0a230200 	beq	8c4e14 <__Stack_Size+0x8c4a14>
    4610:	001bce0b 	andseq	ip, fp, fp, lsl #28
    4614:	01210300 	teqeq	r1, r0, lsl #6
    4618:	00000083 	andeq	r0, r0, r3, lsl #1
    461c:	0b0c2302 	bleq	30d22c <__Stack_Size+0x30ce2c>
    4620:	00001bd3 	ldrdeq	r1, [r0], -r3
    4624:	83012203 	movwhi	r2, #4611	; 0x1203
    4628:	02000000 	andeq	r0, r0, #0
    462c:	0c000e23 	stceq	14, cr0, [r0], {35}	; 0x23
    4630:	00001ceb 	andeq	r1, r0, fp, ror #25
    4634:	74012303 	strvc	r2, [r1], #-771	; 0x303
    4638:	06000001 	streq	r0, [r0], -r1
    463c:	291c0401 	ldmdbcs	ip, {r0, sl}
    4640:	07000002 	streq	r0, [r0, -r2]
    4644:	000003dd 	ldrdeq	r0, [r0], -sp
    4648:	07e60701 	strbeq	r0, [r6, r1, lsl #14]!
    464c:	07020000 	streq	r0, [r2, -r0]
    4650:	000000b6 	strheq	r0, [r0], -r6
    4654:	04670703 	strbteq	r0, [r7], #-1795	; 0x703
    4658:	07040000 	streq	r0, [r4, -r0]
    465c:	0000037f 	andeq	r0, r0, pc, ror r3
    4660:	03040005 	movweq	r0, #16389	; 0x4005
    4664:	04000007 	streq	r0, [r0], #-7
    4668:	00020222 	andeq	r0, r2, r2, lsr #4
    466c:	db010d00 	blle	47a74 <__Stack_Size+0x47674>
    4670:	0100001c 	tsteq	r0, ip, lsl r0
    4674:	2901033f 	stmdbcs	r1, {r0, r1, r2, r3, r4, r5, r8, r9}
    4678:	01000002 	tsteq	r0, r2
    467c:	00000254 	andeq	r0, r0, r4, asr r2
    4680:	001c3e0e 	andseq	r3, ip, lr, lsl #28
    4684:	03410100 	movteq	r0, #4352	; 0x1100
    4688:	00000229 	andeq	r0, r0, r9, lsr #4
    468c:	f2010f00 	vmax.f32	d0, d1, d0
    4690:	01000006 	tsteq	r0, r6
    4694:	11380156 	teqne	r8, r6, asr r1
    4698:	11500800 	cmpne	r0, r0, lsl #16
    469c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    46a0:	027d0100 	rsbseq	r0, sp, #0
    46a4:	5f100000 	svcpl	0x00100000
    46a8:	0100001b 	tsteq	r0, fp, lsl r0
    46ac:	00003e56 	andeq	r3, r0, r6, asr lr
    46b0:	000f9500 	andeq	r9, pc, r0, lsl #10
    46b4:	010f0000 	mrseq	r0, CPSR
    46b8:	00001cf6 	strdeq	r1, [r0], -r6
    46bc:	00016a01 	andeq	r6, r1, r1, lsl #20
    46c0:	00000000 	andeq	r0, r0, r0
    46c4:	02000000 	andeq	r0, r0, #0
    46c8:	a601007d 			; <UNDEFINED> instruction: 0xa601007d
    46cc:	10000002 	andne	r0, r0, r2
    46d0:	00001cc5 	andeq	r1, r0, r5, asr #25
    46d4:	003e6a01 	eorseq	r6, lr, r1, lsl #20
    46d8:	0fb60000 	svceq	0x00b60000
    46dc:	0f000000 	svceq	0x00000000
    46e0:	00014f01 	andeq	r4, r1, r1, lsl #30
    46e4:	017e0100 	cmneq	lr, r0, lsl #2
    46e8:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
    46ec:	08001168 	stmdaeq	r0, {r3, r5, r6, r8, ip}
    46f0:	01007d02 	tsteq	r0, r2, lsl #26
    46f4:	000002cf 	andeq	r0, r0, pc, asr #5
    46f8:	001dd810 	andseq	sp, sp, r0, lsl r8
    46fc:	3e7e0100 	rpwcce	f0, f6, f0
    4700:	d7000000 	strle	r0, [r0, -r0]
    4704:	0000000f 	andeq	r0, r0, pc
    4708:	03f90111 	mvnseq	r0, #1073741828	; 0x40000004
    470c:	90010000 	andls	r0, r1, r0
    4710:	00116801 	andseq	r6, r1, r1, lsl #16
    4714:	00118008 	andseq	r8, r1, r8
    4718:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    471c:	69011101 	stmdbvs	r1, {r0, r8, ip}
    4720:	01000005 	tsteq	r0, r5
    4724:	1180019e 			; <UNDEFINED> instruction: 0x1180019e
    4728:	11900800 	orrsne	r0, r0, r0, lsl #16
    472c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    4730:	01120100 	tsteq	r2, r0, lsl #2
    4734:	00001d2b 	andeq	r1, r0, fp, lsr #26
    4738:	01029601 	tsteq	r2, r1, lsl #12
    473c:	0000003e 	andeq	r0, r0, lr, lsr r0
	...
    4748:	01007d02 	tsteq	r0, r2, lsl #26
    474c:	1bd80112 	blne	ff604b9c <SCS_BASE+0x1f5f6b9c>
    4750:	a3010000 	movwge	r0, #4096	; 0x1000
    4754:	003e0102 	eorseq	r0, lr, r2, lsl #2
	...
    4760:	7d020000 	stcvc	0, cr0, [r2, #-0]
    4764:	01130100 	tsteq	r3, r0, lsl #2
    4768:	00001c91 	muleq	r0, r1, ip
    476c:	0102b101 	tsteq	r2, r1, lsl #2
    4770:	000000a8 	andeq	r0, r0, r8, lsr #1
	...
    477c:	01007d02 	tsteq	r0, r2, lsl #26
    4780:	0000035c 	andeq	r0, r0, ip, asr r3
    4784:	001b5114 	andseq	r5, fp, r4, lsl r1
    4788:	02b30100 	adcseq	r0, r3, #0
    478c:	000000a8 	andeq	r0, r0, r8, lsr #1
    4790:	00000ff8 	strdeq	r0, [r0], -r8
    4794:	6d011300 	stcvs	3, cr1, [r1, #-0]
    4798:	0100001b 	tsteq	r0, fp, lsl r0
    479c:	a80102c7 	stmdage	r1, {r0, r1, r2, r6, r7, r9}
	...
    47a8:	02000000 	andeq	r0, r0, #0
    47ac:	8b01007d 	blhi	449a8 <__Stack_Size+0x445a8>
    47b0:	14000003 	strne	r0, [r0], #-3
    47b4:	00001c4a 	andeq	r1, r0, sl, asr #24
    47b8:	a802c901 	stmdage	r2, {r0, r8, fp, lr, pc}
    47bc:	1d000000 	stcne	0, cr0, [r0, #-0]
    47c0:	00000010 	andeq	r0, r0, r0, lsl r0
    47c4:	1b190115 	blne	644c20 <__Stack_Size+0x644820>
    47c8:	e2010000 	and	r0, r1, #0
    47cc:	00000102 	andeq	r0, r0, r2, lsl #2
    47d0:	00000000 	andeq	r0, r0, r0
    47d4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    47d8:	03c40100 	biceq	r0, r4, #0
    47dc:	9d160000 	ldcls	0, cr0, [r6, #-0]
    47e0:	0100001d 	tsteq	r0, sp, lsl r0
    47e4:	005002e2 	subseq	r0, r0, r2, ror #5
    47e8:	10430000 	subne	r0, r3, r0
    47ec:	7a170000 	bvc	5c47f4 <__Stack_Size+0x5c43f4>
    47f0:	0100001a 	tsteq	r0, sl, lsl r0
    47f4:	00c802e2 	sbceq	r0, r8, r2, ror #5
    47f8:	51010000 	mrspl	r0, (UNDEF: 1)
    47fc:	6b011300 	blvs	49404 <__Stack_Size+0x49004>
    4800:	0100001c 	tsteq	r0, ip, lsl r0
    4804:	a8010301 	stmdage	r1, {r0, r8, r9}
	...
    4810:	02000000 	andeq	r0, r0, #0
    4814:	0301007d 	movweq	r0, #4221	; 0x107d
    4818:	16000004 	strne	r0, [r0], -r4
    481c:	00001d59 	andeq	r1, r0, r9, asr sp
    4820:	50030101 	andpl	r0, r3, r1, lsl #2
    4824:	7d000000 	stcvc	0, cr0, [r0, #-0]
    4828:	14000010 	strne	r0, [r0], #-16
    482c:	00001c4a 	andeq	r1, r0, sl, asr #24
    4830:	a8030301 	stmdage	r3, {r0, r8, r9}
    4834:	b7000000 	strlt	r0, [r0, -r0]
    4838:	00000010 	andeq	r0, r0, r0, lsl r0
    483c:	01b00115 	lslseq	r0, r5, r1
    4840:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    4844:	11900103 	orrsne	r0, r0, r3, lsl #2
    4848:	119c0800 	orrsne	r0, ip, r0, lsl #16
    484c:	7d020800 	stcvc	8, cr0, [r2, #-0]
    4850:	042c0100 	strteq	r0, [ip], #-256	; 0x100
    4854:	59170000 	ldmdbpl	r7, {}	; <UNPREDICTABLE>
    4858:	0100001d 	tsteq	r0, sp, lsl r0
    485c:	0050032e 	subseq	r0, r0, lr, lsr #6
    4860:	50010000 	andpl	r0, r1, r0
    4864:	02341800 	eorseq	r1, r4, #0
    4868:	119c0000 	orrsne	r0, ip, r0
    486c:	11c40800 	bicne	r0, r4, r0, lsl #16
    4870:	7d020800 	stcvc	8, cr0, [r2, #-0]
    4874:	046b0100 	strbteq	r0, [fp], #-256	; 0x100
    4878:	47190000 	ldrmi	r0, [r9, -r0]
    487c:	d6000002 	strle	r0, [r0], -r2
    4880:	1a000010 	bne	48c8 <__Stack_Size+0x44c8>
    4884:	00000234 	andeq	r0, r0, r4, lsr r2
    4888:	080011aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, ip}
    488c:	080011b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip}
    4890:	1b033f01 	blne	d449c <__Stack_Size+0xd409c>
    4894:	080011aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, ip}
    4898:	080011b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip}
    489c:	0002471c 	andeq	r4, r2, ip, lsl r7
    48a0:	00000000 	andeq	r0, r0, r0
    48a4:	001b8b1d 	andseq	r8, fp, sp, lsl fp
    48a8:	03850100 	orreq	r0, r5, #0
    48ac:	04840101 	streq	r0, [r4], #257	; 0x101
    48b0:	691e0000 	ldmdbvs	lr, {}	; <UNPREDICTABLE>
    48b4:	03870100 	orreq	r0, r7, #0
    48b8:	00000073 	andeq	r0, r0, r3, ror r0
    48bc:	bd011f00 	stclt	15, cr1, [r1, #-0]
    48c0:	0100001d 	tsteq	r0, sp, lsl r0
    48c4:	29010366 	stmdbcs	r1, {r1, r2, r5, r6, r8, r9}
    48c8:	c4000002 	strgt	r0, [r0], #-2
    48cc:	f8080011 			; <UNDEFINED> instruction: 0xf8080011
    48d0:	f5080011 			; <UNDEFINED> instruction: 0xf5080011
    48d4:	01000010 	tsteq	r0, r0, lsl r0
    48d8:	000004fe 	strdeq	r0, [r0], -lr
    48dc:	001c8916 	andseq	r8, ip, r6, lsl r9
    48e0:	03660100 	cmneq	r6, #0
    48e4:	0000003e 	andeq	r0, r0, lr, lsr r0
    48e8:	00001115 	andeq	r1, r0, r5, lsl r1
    48ec:	001c4314 	andseq	r4, ip, r4, lsl r3
    48f0:	03680100 	cmneq	r8, #0
    48f4:	00000229 	andeq	r0, r0, r9, lsr #4
    48f8:	00001133 	andeq	r1, r0, r3, lsr r1
    48fc:	00046b20 	andeq	r6, r4, r0, lsr #22
    4900:	0011d200 	andseq	sp, r1, r0, lsl #4
    4904:	0011e408 	andseq	lr, r1, r8, lsl #8
    4908:	03700108 	cmneq	r0, #2
    490c:	000004eb 	andeq	r0, r0, fp, ror #9
    4910:	0011d21b 	andseq	sp, r1, fp, lsl r2
    4914:	0011e408 	andseq	lr, r1, r8, lsl #8
    4918:	04791908 	ldrbteq	r1, [r9], #-2312	; 0x908
    491c:	11680000 	cmnne	r8, r0
    4920:	00000000 	andeq	r0, r0, r0
    4924:	0011cc21 	andseq	ip, r1, r1, lsr #24
    4928:	00023408 	andeq	r3, r2, r8, lsl #8
    492c:	11e82100 	mvnne	r2, r0, lsl #2
    4930:	02340800 	eorseq	r0, r4, #0
    4934:	1f000000 	svcne	0x00000000
    4938:	001c0301 	andseq	r0, ip, r1, lsl #6
    493c:	026a0100 	rsbeq	r0, sl, #0
    4940:	00022901 	andeq	r2, r2, r1, lsl #18
	...
    494c:	00119300 	andseq	r9, r1, r0, lsl #6
    4950:	05800100 	streq	r0, [r0, #256]	; 0x100
    4954:	1e160000 	cdpne	0, 1, cr0, cr6, cr0, {0}
    4958:	0100001c 	tsteq	r0, ip, lsl r0
    495c:	0050026a 	subseq	r0, r0, sl, ror #4
    4960:	11b30000 			; <UNDEFINED> instruction: 0x11b30000
    4964:	32160000 	andscc	r0, r6, #0
    4968:	0100001b 	tsteq	r0, fp, lsl r0
    496c:	0050026a 	subseq	r0, r0, sl, ror #4
    4970:	11d40000 	bicsne	r0, r4, r0
    4974:	b2160000 	andslt	r0, r6, #0
    4978:	0100001c 	tsteq	r0, ip, lsl r0
    497c:	0050026a 	subseq	r0, r0, sl, ror #4
    4980:	11f50000 	mvnsne	r0, r0
    4984:	43140000 	tstmi	r4, #0
    4988:	0100001c 	tsteq	r0, ip, lsl r0
    498c:	0229026c 	eoreq	r0, r9, #-1073741818	; 0xc0000006
    4990:	12160000 	andsne	r0, r6, #0
    4994:	00220000 	eoreq	r0, r2, r0
    4998:	84000000 	strhi	r0, [r0], #-0
    499c:	70000004 	andvc	r0, r0, r4
    49a0:	23000005 	movwcs	r0, #5
    49a4:	3f015001 	svccc	0x00015001
    49a8:	00002400 	andeq	r2, r0, r0, lsl #8
    49ac:	04840000 	streq	r0, [r4], #0
    49b0:	01230000 	teqeq	r3, r0
    49b4:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    49b8:	26011f00 	strcs	r1, [r1], -r0, lsl #30
    49bc:	0100001c 	tsteq	r0, ip, lsl r0
    49c0:	29010219 	stmdbcs	r1, {r0, r3, r4, r9}
    49c4:	00000002 	andeq	r0, r0, r2
    49c8:	00000000 	andeq	r0, r0, r0
    49cc:	40000000 	andmi	r0, r0, r0
    49d0:	01000012 	tsteq	r0, r2, lsl r0
    49d4:	000005fb 	strdeq	r0, [r0], -fp
    49d8:	001a7a16 	andseq	r7, sl, r6, lsl sl
    49dc:	02190100 	andseq	r0, r9, #0
    49e0:	000000c8 	andeq	r0, r0, r8, asr #1
    49e4:	00001260 	andeq	r1, r0, r0, ror #4
    49e8:	001c4314 	andseq	r4, ip, r4, lsl r3
    49ec:	021b0100 	andseq	r0, fp, #0
    49f0:	00000229 	andeq	r0, r0, r9, lsr #4
    49f4:	00001281 	andeq	r1, r0, r1, lsl #5
    49f8:	00000022 	andeq	r0, r0, r2, lsr #32
    49fc:	00048400 	andeq	r8, r4, r0, lsl #8
    4a00:	0005d400 	andeq	sp, r5, r0, lsl #8
    4a04:	50012300 	andpl	r2, r1, r0, lsl #6
    4a08:	0fff0a03 	svceq	0x00ff0a03
    4a0c:	00002200 	andeq	r2, r0, r0, lsl #4
    4a10:	04840000 	streq	r0, [r4], #0
    4a14:	05e90000 	strbeq	r0, [r9, #0]!
    4a18:	01230000 	teqeq	r3, r0
    4a1c:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4a20:	0024000f 	eoreq	r0, r4, pc
    4a24:	84000000 	strhi	r0, [r0], #-0
    4a28:	23000004 	movwcs	r0, #4
    4a2c:	0a035001 	beq	d8a38 <__Stack_Size+0xd8638>
    4a30:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4a34:	1d64011f 	stfnee	f0, [r4, #-124]!	; 0xffffff84
    4a38:	ca010000 	bgt	44a40 <__Stack_Size+0x44640>
    4a3c:	02290101 	eoreq	r0, r9, #1073741824	; 0x40000000
	...
    4a48:	12c10000 	sbcne	r0, r1, #0
    4a4c:	d6010000 	strle	r0, [r1], -r0
    4a50:	16000006 	strne	r0, [r0], -r6
    4a54:	00001d91 	muleq	r0, r1, sp
    4a58:	3e01ca01 	vmlacc.f32	s24, s2, s2
    4a5c:	e1000000 	mrs	r0, (UNDEF: 0)
    4a60:	14000012 	strne	r0, [r0], #-18
    4a64:	00001cbb 			; <UNDEFINED> instruction: 0x00001cbb
    4a68:	5001cc01 	andpl	ip, r1, r1, lsl #24
    4a6c:	2a000000 	bcs	4a74 <__Stack_Size+0x4674>
    4a70:	14000013 	strne	r0, [r0], #-19
    4a74:	00001c7f 	andeq	r1, r0, pc, ror ip
    4a78:	5001cc01 	andpl	ip, r1, r1, lsl #24
    4a7c:	76000000 	strvc	r0, [r0], -r0
    4a80:	14000013 	strne	r0, [r0], #-19
    4a84:	00001b28 	andeq	r1, r0, r8, lsr #22
    4a88:	5001cc01 	andpl	ip, r1, r1, lsl #24
    4a8c:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    4a90:	14000013 	strne	r0, [r0], #-19
    4a94:	00001c61 	andeq	r1, r0, r1, ror #24
    4a98:	5001cc01 	andpl	ip, r1, r1, lsl #24
    4a9c:	2a000000 	bcs	4aa4 <__Stack_Size+0x46a4>
    4aa0:	14000014 	strne	r0, [r0], #-20
    4aa4:	00001c43 	andeq	r1, r0, r3, asr #24
    4aa8:	2901ce01 	stmdbcs	r1, {r0, r9, sl, fp, lr, pc}
    4aac:	72000002 	andvc	r0, r0, #2
    4ab0:	22000014 	andcs	r0, r0, #20
    4ab4:	00000000 	andeq	r0, r0, r0
    4ab8:	00000484 	andeq	r0, r0, r4, lsl #9
    4abc:	0000068d 	andeq	r0, r0, sp, lsl #13
    4ac0:	01500123 	cmpeq	r0, r3, lsr #2
    4ac4:	0022003f 	eoreq	r0, r2, pc, lsr r0
    4ac8:	84000000 	strhi	r0, [r0], #-0
    4acc:	a0000004 	andge	r0, r0, r4
    4ad0:	23000006 	movwcs	r0, #6
    4ad4:	3f015001 	svccc	0x00015001
    4ad8:	00002200 	andeq	r2, r0, r0, lsl #4
    4adc:	04840000 	streq	r0, [r4], #0
    4ae0:	06b30000 	ldrteq	r0, [r3], r0
    4ae4:	01230000 	teqeq	r3, r0
    4ae8:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4aec:	00000022 	andeq	r0, r0, r2, lsr #32
    4af0:	00048400 	andeq	r8, r4, r0, lsl #8
    4af4:	0006c600 	andeq	ip, r6, r0, lsl #12
    4af8:	50012300 	andpl	r2, r1, r0, lsl #6
    4afc:	24003f01 	strcs	r3, [r0], #-3841	; 0xf01
    4b00:	00000000 	andeq	r0, r0, r0
    4b04:	00000484 	andeq	r0, r0, r4, lsl #9
    4b08:	01500123 	cmpeq	r0, r3, lsr #2
    4b0c:	1f00003f 	svcne	0x0000003f
    4b10:	001d0f01 	andseq	r0, sp, r1, lsl #30
    4b14:	01990100 	orrseq	r0, r9, r0, lsl #2
    4b18:	00022901 	andeq	r2, r2, r1, lsl #18
	...
    4b24:	0014c800 	andseq	ip, r4, r0, lsl #16
    4b28:	07480100 	strbeq	r0, [r8, -r0, lsl #2]
    4b2c:	3c160000 	ldccc	0, cr0, [r6], {-0}
    4b30:	0100003c 	tsteq	r0, ip, lsr r0
    4b34:	003e0199 	mlaseq	lr, r9, r1, r0
    4b38:	14e80000 	strbtne	r0, [r8], #0
    4b3c:	c0160000 	andsgt	r0, r6, r0
    4b40:	0100001c 	tsteq	r0, ip, lsl r0
    4b44:	00620199 	mlseq	r2, r9, r1, r0
    4b48:	15060000 	strne	r0, [r6, #-0]
    4b4c:	43140000 	tstmi	r4, #0
    4b50:	0100001c 	tsteq	r0, ip, lsl r0
    4b54:	0229019b 	eoreq	r0, r9, #-1073741786	; 0xc0000026
    4b58:	15270000 	strne	r0, [r7, #-0]!
    4b5c:	00220000 	eoreq	r0, r2, r0
    4b60:	84000000 	strhi	r0, [r0], #-0
    4b64:	38000004 	stmdacc	r0, {r2}
    4b68:	23000007 	movwcs	r0, #7
    4b6c:	3f015001 	svccc	0x00015001
    4b70:	00002400 	andeq	r2, r0, r0, lsl #8
    4b74:	04840000 	streq	r0, [r4], #0
    4b78:	01230000 	teqeq	r3, r0
    4b7c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4b80:	43011f00 	movwmi	r1, #7936	; 0x1f00
    4b84:	0100001d 	tsteq	r0, sp, lsl r0
    4b88:	29010171 	stmdbcs	r1, {r0, r4, r5, r6, r8}
    4b8c:	00000002 	andeq	r0, r0, r2
    4b90:	00000000 	andeq	r0, r0, r0
    4b94:	51000000 	mrspl	r0, (UNDEF: 0)
    4b98:	01000015 	tsteq	r0, r5, lsl r0
    4b9c:	000007ba 			; <UNDEFINED> instruction: 0x000007ba
    4ba0:	003c3c16 	eorseq	r3, ip, r6, lsl ip
    4ba4:	01710100 	cmneq	r1, r0, lsl #2
    4ba8:	0000003e 	andeq	r0, r0, lr, lsr r0
    4bac:	00001571 	andeq	r1, r0, r1, ror r5
    4bb0:	001cc016 	andseq	ip, ip, r6, lsl r0
    4bb4:	01710100 	cmneq	r1, r0, lsl #2
    4bb8:	00000050 	andeq	r0, r0, r0, asr r0
    4bbc:	0000158f 	andeq	r1, r0, pc, lsl #11
    4bc0:	001c4314 	andseq	r4, ip, r4, lsl r3
    4bc4:	01730100 	cmneq	r3, r0, lsl #2
    4bc8:	00000229 	andeq	r0, r0, r9, lsr #4
    4bcc:	000015b0 			; <UNDEFINED> instruction: 0x000015b0
    4bd0:	00000022 	andeq	r0, r0, r2, lsr #32
    4bd4:	00048400 	andeq	r8, r4, r0, lsl #8
    4bd8:	0007aa00 	andeq	sl, r7, r0, lsl #20
    4bdc:	50012300 	andpl	r2, r1, r0, lsl #6
    4be0:	24003f01 	strcs	r3, [r0], #-3841	; 0xf01
    4be4:	00000000 	andeq	r0, r0, r0
    4be8:	00000484 	andeq	r0, r0, r4, lsl #9
    4bec:	01500123 	cmpeq	r0, r3, lsr #2
    4bf0:	1f00003f 	svcne	0x0000003f
    4bf4:	00132101 	andseq	r2, r3, r1, lsl #2
    4bf8:	01360100 	teqeq	r6, r0, lsl #2
    4bfc:	00022901 	andeq	r2, r2, r1, lsl #18
    4c00:	0011f800 	andseq	pc, r1, r0, lsl #16
    4c04:	00124408 	andseq	r4, r2, r8, lsl #8
    4c08:	0015da08 	andseq	sp, r5, r8, lsl #20
    4c0c:	083f0100 	ldmdaeq	pc!, {r8}	; <UNPREDICTABLE>
    4c10:	3c160000 	ldccc	0, cr0, [r6], {-0}
    4c14:	0100003c 	tsteq	r0, ip, lsr r0
    4c18:	003e0136 	eorseq	r0, lr, r6, lsr r1
    4c1c:	15fa0000 	ldrbne	r0, [sl, #0]!
    4c20:	c0160000 	andsgt	r0, r6, r0
    4c24:	0100001c 	tsteq	r0, ip, lsl r0
    4c28:	003e0136 	eorseq	r0, lr, r6, lsr r1
    4c2c:	16180000 	ldrne	r0, [r8], -r0
    4c30:	43140000 	tstmi	r4, #0
    4c34:	0100001c 	tsteq	r0, ip, lsl r0
    4c38:	02290138 	eoreq	r0, r9, #14
    4c3c:	16440000 	strbne	r0, [r4], -r0
    4c40:	04220000 	strteq	r0, [r2], #-0
    4c44:	84080012 	strhi	r0, [r8], #-18
    4c48:	1c000004 	stcne	0, cr0, [r0], {4}
    4c4c:	23000008 	movwcs	r0, #8
    4c50:	3f015001 	svccc	0x00015001
    4c54:	121c2200 	andsne	r2, ip, #0
    4c58:	04840800 	streq	r0, [r4], #2048	; 0x800
    4c5c:	082f0000 	stmdaeq	pc!, {}	; <UNPREDICTABLE>
    4c60:	01230000 	teqeq	r3, r0
    4c64:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4c68:	00122a24 	andseq	r2, r2, r4, lsr #20
    4c6c:	00048408 	andeq	r8, r4, r8, lsl #8
    4c70:	50012300 	andpl	r2, r1, r0, lsl #6
    4c74:	00003f01 	andeq	r3, r0, r1, lsl #30
    4c78:	1b3a0125 	blne	e85114 <__Stack_Size+0xe84d14>
    4c7c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    4c80:	00022901 	andeq	r2, r2, r1, lsl #18
	...
    4c8c:	00168400 	andseq	r8, r6, r0, lsl #8
    4c90:	08a60100 	stmiaeq	r6!, {r8}
    4c94:	43260000 	teqmi	r6, #0
    4c98:	0100001c 	tsteq	r0, ip, lsl r0
    4c9c:	000229f9 	strdeq	r2, [r2], -r9
    4ca0:	0016a400 	andseq	sl, r6, r0, lsl #8
    4ca4:	00002200 	andeq	r2, r0, r0, lsl #4
    4ca8:	04840000 	streq	r0, [r4], #0
    4cac:	08810000 	stmeq	r1, {}	; <UNPREDICTABLE>
    4cb0:	01230000 	teqeq	r3, r0
    4cb4:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4cb8:	0022000f 	eoreq	r0, r2, pc
    4cbc:	84000000 	strhi	r0, [r0], #-0
    4cc0:	96000004 	strls	r0, [r0], -r4
    4cc4:	23000008 	movwcs	r0, #8
    4cc8:	0a035001 	beq	d8cd4 <__Stack_Size+0xd88d4>
    4ccc:	24000fff 	strcs	r0, [r0], #-4095	; 0xfff
    4cd0:	00000000 	andeq	r0, r0, r0
    4cd4:	00000484 	andeq	r0, r0, r4, lsl #9
    4cd8:	01500123 	cmpeq	r0, r3, lsr #2
    4cdc:	2500003f 	strcs	r0, [r0, #-63]	; 0x3f
    4ce0:	001bb001 	andseq	fp, fp, r1
    4ce4:	01d40100 	bicseq	r0, r4, r0, lsl #2
    4ce8:	00000229 	andeq	r0, r0, r9, lsr #4
	...
    4cf4:	000016e4 	andeq	r1, r0, r4, ror #13
    4cf8:	0008fa01 	andeq	pc, r8, r1, lsl #20
    4cfc:	1c432600 	mcrrne	6, 0, r2, r3, cr0
    4d00:	d6010000 	strle	r0, [r1], -r0
    4d04:	00000229 	andeq	r0, r0, r9, lsr #4
    4d08:	00001704 	andeq	r1, r0, r4, lsl #14
    4d0c:	00000022 	andeq	r0, r0, r2, lsr #32
    4d10:	00048400 	andeq	r8, r4, r0, lsl #8
    4d14:	0008e800 	andeq	lr, r8, r0, lsl #16
    4d18:	50012300 	andpl	r2, r1, r0, lsl #6
    4d1c:	0fff0a03 	svceq	0x00ff0a03
    4d20:	00002400 	andeq	r2, r0, r0, lsl #8
    4d24:	04840000 	streq	r0, [r4], #0
    4d28:	01230000 	teqeq	r3, r0
    4d2c:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4d30:	2700000f 	strcs	r0, [r0, -pc]
    4d34:	000bef01 	andeq	lr, fp, r1, lsl #30
    4d38:	01ad0100 			; <UNDEFINED> instruction: 0x01ad0100
    4d3c:	00000229 	andeq	r0, r0, r9, lsr #4
    4d40:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
    4d44:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
    4d48:	0000172e 	andeq	r1, r0, lr, lsr #14
    4d4c:	1c541001 	mrrcne	0, 0, r1, r4, cr1
    4d50:	ad010000 	stcge	0, cr0, [r1, #-0]
    4d54:	0000003e 	andeq	r0, r0, lr, lsr r0
    4d58:	0000174e 	andeq	r1, r0, lr, asr #14
    4d5c:	001c4326 	andseq	r4, ip, r6, lsr #6
    4d60:	29af0100 	stmibcs	pc!, {r8}	; <UNPREDICTABLE>
    4d64:	6c000002 	stcvs	0, cr0, [r0], {2}
    4d68:	22000017 	andcs	r0, r0, #23
    4d6c:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
    4d70:	00000484 	andeq	r0, r0, r4, lsl #9
    4d74:	00000947 	andeq	r0, r0, r7, asr #18
    4d78:	03500123 	cmpeq	r0, #-1073741816	; 0xc0000008
    4d7c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4d80:	00127024 	andseq	r7, r2, r4, lsr #32
    4d84:	00048408 	andeq	r8, r4, r8, lsl #8
    4d88:	50012300 	andpl	r2, r1, r0, lsl #6
    4d8c:	0fff0a03 	svceq	0x00ff0a03
    4d90:	cd000000 	stcgt	0, cr0, [r0, #-0]
    4d94:	02000001 	andeq	r0, r0, #1
    4d98:	00110b00 	andseq	r0, r1, r0, lsl #22
    4d9c:	96010400 	strls	r0, [r1], -r0, lsl #8
    4da0:	01000006 	tsteq	r0, r6
    4da4:	00001e08 	andeq	r1, r0, r8, lsl #28
    4da8:	00000b71 	andeq	r0, r0, r1, ror fp
    4dac:	00000518 	andeq	r0, r0, r8, lsl r5
	...
    4db8:	00001359 	andeq	r1, r0, r9, asr r3
    4dbc:	d8050402 	stmdale	r5, {r1, sl}
    4dc0:	02000007 	andeq	r0, r0, #7
    4dc4:	07aa0502 	streq	r0, [sl, r2, lsl #10]!
    4dc8:	01020000 	mrseq	r0, (UNDEF: 2)
    4dcc:	00098906 	andeq	r8, r9, r6, lsl #18
    4dd0:	33750300 	cmncc	r5, #0
    4dd4:	27020032 	smladxcs	r2, r2, r0, r0
    4dd8:	00000049 	andeq	r0, r0, r9, asr #32
    4ddc:	e5070402 	str	r0, [r7, #-1026]	; 0x402
    4de0:	03000008 	movweq	r0, #8
    4de4:	00363175 	eorseq	r3, r6, r5, ror r1
    4de8:	005b2802 	subseq	r2, fp, r2, lsl #16
    4dec:	02020000 	andeq	r0, r2, #0
    4df0:	000bce07 	andeq	ip, fp, r7, lsl #28
    4df4:	38750300 	ldmdacc	r5!, {r8, r9}^
    4df8:	6c290200 	sfmvs	f0, 4, [r9], #-0
    4dfc:	02000000 	andeq	r0, r0, #0
    4e00:	09870801 	stmibeq	r7, {r0, fp}
    4e04:	ca040000 	bgt	104e0c <__Stack_Size+0x104a0c>
    4e08:	02000003 	andeq	r0, r0, #3
    4e0c:	00007e2f 	andeq	r7, r0, pc, lsr #28
    4e10:	00490500 	subeq	r0, r9, r0, lsl #10
    4e14:	01060000 	mrseq	r0, (UNDEF: 6)
    4e18:	00983c02 	addseq	r3, r8, r2, lsl #24
    4e1c:	c1070000 	mrsgt	r0, (UNDEF: 7)
    4e20:	0000001e 	andeq	r0, r0, lr, lsl r0
    4e24:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    4e28:	04000100 	streq	r0, [r0], #-256	; 0x100
    4e2c:	00000739 	andeq	r0, r0, r9, lsr r7
    4e30:	00833c02 	addeq	r3, r3, r2, lsl #24
    4e34:	04020000 	streq	r0, [r2], #-0
    4e38:	0008dc07 	andeq	sp, r8, r7, lsl #24
    4e3c:	03100900 	tsteq	r0, #0
    4e40:	00ed0178 	rsceq	r0, sp, r8, ror r1
    4e44:	4b0a0000 	blmi	284e4c <__Stack_Size+0x284a4c>
    4e48:	7a030052 	bvc	c4f98 <__Stack_Size+0xc4b98>
    4e4c:	00007301 	andeq	r7, r0, r1, lsl #6
    4e50:	00230200 	eoreq	r0, r3, r0, lsl #4
    4e54:	0052500a 	subseq	r5, r2, sl
    4e58:	73017b03 	movwvc	r7, #6915	; 0x1b03
    4e5c:	02000000 	andeq	r0, r0, #0
    4e60:	520a0423 	andpl	r0, sl, #587202560	; 0x23000000
    4e64:	0300524c 	movweq	r5, #588	; 0x24c
    4e68:	0073017c 	rsbseq	r0, r3, ip, ror r1
    4e6c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e70:	52530a08 	subspl	r0, r3, #32768	; 0x8000
    4e74:	017d0300 	cmneq	sp, r0, lsl #6
    4e78:	00000073 	andeq	r0, r0, r3, ror r0
    4e7c:	000c2302 	andeq	r2, ip, r2, lsl #6
    4e80:	001e620b 	andseq	r6, lr, fp, lsl #4
    4e84:	017e0300 	cmneq	lr, r0, lsl #6
    4e88:	000000aa 	andeq	r0, r0, sl, lsr #1
    4e8c:	02af010c 	adceq	r0, pc, #3
    4e90:	2d010000 	stccs	0, cr0, [r1, #-0]
    4e94:	00128401 	andseq	r8, r2, r1, lsl #8
    4e98:	00129008 	andseq	r9, r2, r8
    4e9c:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    4ea0:	00012001 	andeq	r2, r1, r1
    4ea4:	1e3e0d00 	cdpne	13, 3, cr0, cr14, cr0, {0}
    4ea8:	2d010000 	stccs	0, cr0, [r1, #-0]
    4eac:	00000050 	andeq	r0, r0, r0, asr r0
    4eb0:	0c005001 	stceq	0, cr5, [r0], {1}
    4eb4:	0005d401 	andeq	sp, r5, r1, lsl #8
    4eb8:	01440100 	mrseq	r0, (UNDEF: 84)
    4ebc:	08001290 	stmdaeq	r0, {r4, r7, r9, ip}
    4ec0:	0800129c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip}
    4ec4:	01007d02 	tsteq	r0, r2, lsl #26
    4ec8:	00000147 	andeq	r0, r0, r7, asr #2
    4ecc:	001df90d 	andseq	pc, sp, sp, lsl #18
    4ed0:	62440100 	subvs	r0, r4, #0
    4ed4:	01000000 	mrseq	r0, (UNDEF: 0)
    4ed8:	010c0050 	qaddeq	r0, r0, ip
    4edc:	000005a4 	andeq	r0, r0, r4, lsr #11
    4ee0:	9c015401 	cfstrsls	mvf5, [r1], {1}
    4ee4:	a8080012 	stmdage	r8, {r1, r4}
    4ee8:	02080012 	andeq	r0, r8, #18
    4eec:	6e01007d 	mcrvs	0, 0, r0, cr1, cr13, {3}
    4ef0:	0d000001 	stceq	0, cr0, [r0, #-4]
    4ef4:	000005ac 	andeq	r0, r0, ip, lsr #11
    4ef8:	00505401 	subseq	r5, r0, r1, lsl #8
    4efc:	50010000 	andpl	r0, r1, r0
    4f00:	21010e00 	tstcs	r1, r0, lsl #28
    4f04:	0100001e 	tsteq	r0, lr, lsl r0
    4f08:	00000164 	andeq	r0, r0, r4, ror #2
    4f0c:	00000000 	andeq	r0, r0, r0
    4f10:	7d020000 	stcvc	0, cr0, [r2, #-0]
    4f14:	010e0100 	mrseq	r0, (UNDEF: 30)
    4f18:	00001ded 	andeq	r1, r0, sp, ror #27
    4f1c:	00017101 	andeq	r7, r1, r1, lsl #2
    4f20:	00000000 	andeq	r0, r0, r0
    4f24:	02000000 	andeq	r0, r0, #0
    4f28:	0f01007d 	svceq	0x0001007d
    4f2c:	001e4f01 	andseq	r4, lr, r1, lsl #30
    4f30:	01800100 	orreq	r0, r0, r0, lsl #2
    4f34:	00000098 	muleq	r0, r8, r0
	...
    4f40:	01007d02 	tsteq	r0, r2, lsl #26
    4f44:	001e3410 	andseq	r3, lr, r0, lsl r4
    4f48:	50800100 	addpl	r0, r0, r0, lsl #2
    4f4c:	96000000 	strls	r0, [r0], -r0
    4f50:	11000017 	tstne	r0, r7, lsl r0
    4f54:	00001c4a 	andeq	r1, r0, sl, asr #24
    4f58:	00988201 	addseq	r8, r8, r1, lsl #4
    4f5c:	17b70000 	ldrne	r0, [r7, r0]!
    4f60:	00000000 	andeq	r0, r0, r0
    4f64:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    4f68:	120e0002 	andne	r0, lr, #2
    4f6c:	01040000 	mrseq	r0, (UNDEF: 4)
    4f70:	00000696 	muleq	r0, r6, r6
    4f74:	001ed501 	andseq	sp, lr, r1, lsl #10
    4f78:	000b7100 	andeq	r7, fp, r0, lsl #2
    4f7c:	00055000 	andeq	r5, r5, r0
	...
    4f88:	00142900 	andseq	r2, r4, r0, lsl #18
    4f8c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    4f90:	000007d8 	ldrdeq	r0, [r0], -r8
    4f94:	aa050202 	bge	1457a4 <__Stack_Size+0x1453a4>
    4f98:	02000007 	andeq	r0, r0, #7
    4f9c:	09890601 	stmibeq	r9, {r0, r9, sl}
    4fa0:	75030000 	strvc	r0, [r3, #-0]
    4fa4:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4fa8:	00004927 	andeq	r4, r0, r7, lsr #18
    4fac:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4fb0:	000008e5 	andeq	r0, r0, r5, ror #17
    4fb4:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4fb8:	5b280200 	blpl	a057c0 <__Stack_Size+0xa053c0>
    4fbc:	02000000 	andeq	r0, r0, #0
    4fc0:	0bce0702 	bleq	ff386bd0 <SCS_BASE+0x1f378bd0>
    4fc4:	75030000 	strvc	r0, [r3, #-0]
    4fc8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4fcc:	0000006c 	andeq	r0, r0, ip, rrx
    4fd0:	87080102 	strhi	r0, [r8, -r2, lsl #2]
    4fd4:	04000009 	streq	r0, [r0], #-9
    4fd8:	000003ca 	andeq	r0, r0, sl, asr #7
    4fdc:	007e2f02 	rsbseq	r2, lr, r2, lsl #30
    4fe0:	49050000 	stmdbmi	r5, {}	; <UNPREDICTABLE>
    4fe4:	06000000 	streq	r0, [r0], -r0
    4fe8:	983e0201 	ldmdals	lr!, {r0, r9}
    4fec:	07000000 	streq	r0, [r0, -r0]
    4ff0:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    4ff4:	08c20700 	stmiaeq	r2, {r8, r9, sl}^
    4ff8:	00010000 	andeq	r0, r1, r0
    4ffc:	0000a604 	andeq	sl, r0, r4, lsl #12
    5000:	833e0200 	teqhi	lr, #0
    5004:	02000000 	andeq	r0, r0, #0
    5008:	08dc0704 	ldmeq	ip, {r2, r8, r9, sl}^
    500c:	1c080000 	stcne	0, cr0, [r8], {-0}
    5010:	1d014e03 	stcne	14, cr4, [r1, #-12]
    5014:	09000001 	stmdbeq	r0, {r0}
    5018:	004c5243 	subeq	r5, ip, r3, asr #4
    501c:	73015003 	movwvc	r5, #4099	; 0x1003
    5020:	02000000 	andeq	r0, r0, #0
    5024:	43090023 	movwmi	r0, #36899	; 0x9023
    5028:	03004852 	movweq	r4, #2130	; 0x852
    502c:	00730151 	rsbseq	r0, r3, r1, asr r1
    5030:	23020000 	movwcs	r0, #8192	; 0x2000
    5034:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    5038:	52030052 	andpl	r0, r3, #82	; 0x52
    503c:	00007301 	andeq	r7, r0, r1, lsl #6
    5040:	08230200 	stmdaeq	r3!, {r9}
    5044:	52444f09 	subpl	r4, r4, #36	; 0x24
    5048:	01530300 	cmpeq	r3, r0, lsl #6
    504c:	00000073 	andeq	r0, r0, r3, ror r0
    5050:	0a0c2302 	beq	30dc60 <__Stack_Size+0x30d860>
    5054:	0000005f 	andeq	r0, r0, pc, asr r0
    5058:	73015403 	movwvc	r5, #5123	; 0x1403
    505c:	02000000 	andeq	r0, r0, #0
    5060:	42091023 	andmi	r1, r9, #35	; 0x23
    5064:	03005252 	movweq	r5, #594	; 0x252
    5068:	00730155 	rsbseq	r0, r3, r5, asr r1
    506c:	23020000 	movwcs	r0, #8192	; 0x2000
    5070:	0cb40a14 	vldmiaeq	r4!, {s0-s19}
    5074:	56030000 	strpl	r0, [r3], -r0
    5078:	00007301 	andeq	r7, r0, r1, lsl #6
    507c:	18230200 	stmdane	r3!, {r9}
    5080:	08850b00 	stmeq	r5, {r8, r9, fp}
    5084:	57030000 	strpl	r0, [r3, -r0]
    5088:	0000aa01 	andeq	sl, r0, r1, lsl #20
    508c:	03180800 	tsteq	r8, #0
    5090:	01600159 	cmneq	r0, r9, asr r1
    5094:	0b0a0000 	bleq	28509c <__Stack_Size+0x284c9c>
    5098:	03000020 	movweq	r0, #32
    509c:	0073015b 	rsbseq	r0, r3, fp, asr r1
    50a0:	23020000 	movwcs	r0, #8192	; 0x2000
    50a4:	1ff00a00 	svcne	0x00f00a00
    50a8:	5c030000 	stcpl	0, cr0, [r3], {-0}
    50ac:	00007301 	andeq	r7, r0, r1, lsl #6
    50b0:	04230200 	strteq	r0, [r3], #-512	; 0x200
    50b4:	001eee0a 	andseq	lr, lr, sl, lsl #28
    50b8:	015d0300 	cmpeq	sp, r0, lsl #6
    50bc:	00000170 	andeq	r0, r0, r0, ror r1
    50c0:	00082302 	andeq	r2, r8, r2, lsl #6
    50c4:	0000730c 	andeq	r7, r0, ip, lsl #6
    50c8:	00017000 	andeq	r7, r1, r0
    50cc:	00a30d00 	adceq	r0, r3, r0, lsl #26
    50d0:	00030000 	andeq	r0, r3, r0
    50d4:	00016005 	andeq	r6, r1, r5
    50d8:	1fd90b00 	svcne	0x00d90b00
    50dc:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    50e0:	00012901 	andeq	r2, r1, r1, lsl #18
    50e4:	04010600 	streq	r0, [r1], #-1536	; 0x600
    50e8:	00019c23 	andeq	r9, r1, r3, lsr #24
    50ec:	02860700 	addeq	r0, r6, #0
    50f0:	07010000 	streq	r0, [r1, -r0]
    50f4:	000001a0 	andeq	r0, r0, r0, lsr #3
    50f8:	099a0702 	ldmibeq	sl, {r1, r8, r9, sl}
    50fc:	00030000 	andeq	r0, r3, r0
    5100:	00074404 	andeq	r4, r7, r4, lsl #8
    5104:	81270400 	teqhi	r7, r0, lsl #8
    5108:	06000001 	streq	r0, [r0], -r1
    510c:	e12e0401 	teq	lr, r1, lsl #8
    5110:	07000001 	streq	r0, [r0, -r1]
    5114:	00000756 	andeq	r0, r0, r6, asr r7
    5118:	0c2b0700 	stceq	7, cr0, [fp], #-0
    511c:	07040000 	streq	r0, [r4, -r0]
    5120:	0000033f 	andeq	r0, r0, pc, lsr r3
    5124:	03710728 	cmneq	r1, #10485760	; 0xa00000
    5128:	00c80000 	sbceq	r0, r8, r0
    512c:	00039a07 	andeq	r9, r3, r7, lsl #20
    5130:	00071400 	andeq	r1, r7, r0, lsl #8
    5134:	10000000 	andne	r0, r0, r0
    5138:	00066707 	andeq	r6, r6, r7, lsl #14
    513c:	c8071c00 	stmdagt	r7, {sl, fp, ip}
    5140:	18000007 	stmdane	r0, {r0, r1, r2}
    5144:	08920400 	ldmeq	r2, {sl}
    5148:	36040000 	strcc	r0, [r4], -r0
    514c:	000001a7 	andeq	r0, r0, r7, lsr #3
    5150:	3e04040e 	cdpcc	4, 0, cr0, cr4, cr14, {0}
    5154:	0000021f 	andeq	r0, r0, pc, lsl r2
    5158:	0000870f 	andeq	r8, r0, pc, lsl #14
    515c:	50400400 	subpl	r0, r0, r0, lsl #8
    5160:	02000000 	andeq	r0, r0, #0
    5164:	bd0f0023 	stclt	0, cr0, [pc, #-140]	; 50e0 <__Stack_Size+0x4ce0>
    5168:	0400000b 	streq	r0, [r0], #-11
    516c:	00019c41 	andeq	r9, r1, r1, asr #24
    5170:	02230200 	eoreq	r0, r3, #0
    5174:	0000640f 	andeq	r6, r0, pc, lsl #8
    5178:	e1420400 	cmp	r2, r0, lsl #8
    517c:	02000001 	andeq	r0, r0, #1
    5180:	04000323 	streq	r0, [r0], #-803	; 0x323
    5184:	00000976 	andeq	r0, r0, r6, ror r9
    5188:	01ec4304 	mvneq	r4, r4, lsl #6
    518c:	01060000 	mrseq	r0, (UNDEF: 6)
    5190:	023f4704 	eorseq	r4, pc, #1048576	; 0x100000
    5194:	bd070000 	stclt	0, cr0, [r7, #-0]
    5198:	0000001e 	andeq	r0, r0, lr, lsl r0
    519c:	001e7607 	andseq	r7, lr, r7, lsl #12
    51a0:	04000100 	streq	r0, [r0], #-256	; 0x100
    51a4:	00001fe6 	andeq	r1, r0, r6, ror #31
    51a8:	022a4904 	eoreq	r4, sl, #65536	; 0x10000
    51ac:	01100000 	tsteq	r0, r0
    51b0:	00001f0d 	andeq	r1, r0, sp, lsl #30
    51b4:	00013301 	andeq	r3, r1, r1, lsl #6
    51b8:	00000000 	andeq	r0, r0, r0
    51bc:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    51c0:	01000017 	tsteq	r0, r7, lsl r0
    51c4:	00000331 	andeq	r0, r0, r1, lsr r3
    51c8:	001ff511 	andseq	pc, pc, r1, lsl r5	; <UNPREDICTABLE>
    51cc:	31330100 	teqcc	r3, r0, lsl #2
    51d0:	18000003 	stmdane	r0, {r0, r1}
    51d4:	12000018 	andne	r0, r0, #24
    51d8:	00000000 	andeq	r0, r0, r0
    51dc:	0000079f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    51e0:	0000028b 	andeq	r0, r0, fp, lsl #5
    51e4:	01510113 	cmpeq	r1, r3, lsl r1
    51e8:	50011331 	andpl	r1, r1, r1, lsr r3
    51ec:	12003401 	andne	r3, r0, #16777216	; 0x1000000
    51f0:	00000000 	andeq	r0, r0, r0
    51f4:	0000079f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    51f8:	000002a4 	andeq	r0, r0, r4, lsr #5
    51fc:	01510113 	cmpeq	r1, r3, lsl r1
    5200:	50011331 	andpl	r1, r1, r1, lsr r3
    5204:	00400802 	subeq	r0, r0, r2, lsl #16
    5208:	00000012 	andeq	r0, r0, r2, lsl r0
    520c:	00079f00 	andeq	r9, r7, r0, lsl #30
    5210:	0002bc00 	andeq	fp, r2, r0, lsl #24
    5214:	51011300 	mrspl	r1, SP_irq
    5218:	01133101 	tsteq	r3, r1, lsl #2
    521c:	00380150 	eorseq	r0, r8, r0, asr r1
    5220:	00000012 	andeq	r0, r0, r2, lsl r0
    5224:	00079f00 	andeq	r9, r7, r0, lsl #30
    5228:	0002d400 	andeq	sp, r2, r0, lsl #8
    522c:	51011300 	mrspl	r1, SP_irq
    5230:	01133101 	tsteq	r3, r1, lsl #2
    5234:	00400150 	subeq	r0, r0, r0, asr r1
    5238:	00000012 	andeq	r0, r0, r2, lsl r0
    523c:	00079f00 	andeq	r9, r7, r0, lsl #30
    5240:	0002ed00 	andeq	lr, r2, r0, lsl #26
    5244:	51011300 	mrspl	r1, SP_irq
    5248:	01133101 	tsteq	r3, r1, lsl #2
    524c:	20080250 	andcs	r0, r8, r0, asr r2
    5250:	00001200 	andeq	r1, r0, r0, lsl #4
    5254:	079f0000 	ldreq	r0, [pc, r0]
    5258:	03060000 	movweq	r0, #24576	; 0x6000
    525c:	01130000 	tsteq	r3, r0
    5260:	13310151 	teqne	r1, #1073741844	; 0x40000014
    5264:	08025001 	stmdaeq	r2, {r0, ip, lr}
    5268:	00120080 	andseq	r0, r2, r0, lsl #1
    526c:	9f000000 	svcls	0x00000000
    5270:	20000007 	andcs	r0, r0, r7
    5274:	13000003 	movwne	r0, #3
    5278:	31015101 	tstcc	r1, r1, lsl #2
    527c:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    5280:	0001000a 	andeq	r0, r1, sl
    5284:	00000014 	andeq	r0, r0, r4, lsl r0
    5288:	079f0100 	ldreq	r0, [pc, r0, lsl #2]
    528c:	01130000 	tsteq	r3, r0
    5290:	00300151 	eorseq	r0, r0, r1, asr r1
    5294:	1d041500 	cfstr32ne	mvfx1, [r4, #-0]
    5298:	10000001 	andne	r0, r0, r1
    529c:	00202701 	eoreq	r2, r0, r1, lsl #14
    52a0:	016b0100 	cmneq	fp, r0, lsl #2
	...
    52ac:	000018da 	ldrdeq	r1, [r0], -sl
    52b0:	00037f01 	andeq	r7, r3, r1, lsl #30
    52b4:	00001200 	andeq	r1, r0, r0, lsl #4
    52b8:	079f0000 	ldreq	r0, [pc, r0]
    52bc:	03690000 	cmneq	r9, #0
    52c0:	01130000 	tsteq	r3, r0
    52c4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    52c8:	31015001 	tstcc	r1, r1
    52cc:	00001400 	andeq	r1, r0, r0, lsl #8
    52d0:	9f010000 	svcls	0x00010000
    52d4:	13000007 	movwne	r0, #7
    52d8:	30015101 	andcc	r5, r1, r1, lsl #2
    52dc:	01500113 	cmpeq	r0, r3, lsl r1
    52e0:	10000031 	andne	r0, r0, r1, lsr r0
    52e4:	00016f01 	andeq	r6, r1, r1, lsl #30
    52e8:	017c0100 	cmneq	ip, r0, lsl #2
    52ec:	080012a8 	stmdaeq	r0, {r3, r5, r7, r9, ip}
    52f0:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
    52f4:	000018fa 	strdeq	r1, [r0], -sl
    52f8:	00041001 	andeq	r1, r4, r1
    52fc:	1ff51600 	svcne	0x00f51600
    5300:	7c010000 	stcvc	0, cr0, [r1], {-0}
    5304:	00000331 	andeq	r0, r0, r1, lsr r3
    5308:	fb115001 	blx	459316 <__Stack_Size+0x458f16>
    530c:	0100001f 	tsteq	r0, pc, lsl r0
    5310:	0004107c 	andeq	r1, r4, ip, ror r0
    5314:	00191a00 	andseq	r1, r9, r0, lsl #20
    5318:	1f4a1700 	svcne	0x004a1700
    531c:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    5320:	0000003e 	andeq	r0, r0, lr, lsr r0
    5324:	0000193b 	andeq	r1, r0, fp, lsr r9
    5328:	001faa17 	andseq	sl, pc, r7, lsl sl	; <UNPREDICTABLE>
    532c:	3e7e0100 	rpwcce	f0, f6, f0
    5330:	6a000000 	bvs	5338 <__Stack_Size+0x4f38>
    5334:	17000019 	smladne	r0, r9, r0, r0
    5338:	00001e6f 	andeq	r1, r0, pc, ror #28
    533c:	003e7e01 	eorseq	r7, lr, r1, lsl #28
    5340:	19940000 	ldmibne	r4, {}	; <UNPREDICTABLE>
    5344:	70180000 	andsvc	r0, r8, r0
    5348:	0100736f 	tsteq	r0, pc, ror #6
    534c:	00003e7e 	andeq	r3, r0, lr, ror lr
    5350:	0019ca00 	andseq	ip, r9, r0, lsl #20
    5354:	1f3b1700 	svcne	0x003b1700
    5358:	7f010000 	svcvc	0x00010000
    535c:	0000003e 	andeq	r0, r0, lr, lsr r0
    5360:	00001a46 	andeq	r1, r0, r6, asr #20
    5364:	001ef517 	andseq	pc, lr, r7, lsl r5	; <UNPREDICTABLE>
    5368:	3e7f0100 	rpwcce	f0, f7, f0
    536c:	70000000 	andvc	r0, r0, r0
    5370:	0000001a 	andeq	r0, r0, sl, lsl r0
    5374:	021f0415 	andseq	r0, pc, #352321536	; 0x15000000
    5378:	01190000 	tsteq	r9, r0
    537c:	00001ea6 	andeq	r1, r0, r6, lsr #29
    5380:	0001e501 	andeq	lr, r1, r1, lsl #10
    5384:	00000000 	andeq	r0, r0, r0
    5388:	02000000 	andeq	r0, r0, #0
    538c:	3d01007d 	stccc	0, cr0, [r1, #-500]	; 0xfffffe0c
    5390:	16000004 	strne	r0, [r0], -r4
    5394:	00001ffb 	strdeq	r1, [r0], -fp
    5398:	0410e501 	ldreq	lr, [r0], #-1281	; 0x501
    539c:	50010000 	andpl	r0, r1, r0
    53a0:	06011a00 	streq	r1, [r1], -r0, lsl #20
    53a4:	01000004 	tsteq	r0, r4
    53a8:	006201f6 	strdeq	r0, [r2], #-22	; 0xffffffea	; <UNPREDICTABLE>
    53ac:	13480000 	movtne	r0, #32768	; 0x8000
    53b0:	13540800 	cmpne	r4, #0
    53b4:	7d020800 	stcvc	8, cr0, [r2, #-0]
    53b8:	04860100 	streq	r0, [r6], #256	; 0x100
    53bc:	f5110000 			; <UNDEFINED> instruction: 0xf5110000
    53c0:	0100001f 	tsteq	r0, pc, lsl r0
    53c4:	000331f6 	strdeq	r3, [r3], -r6
    53c8:	001ab800 	andseq	fp, sl, r0, lsl #16
    53cc:	00871600 	addeq	r1, r7, r0, lsl #12
    53d0:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    53d4:	00000050 	andeq	r0, r0, r0, asr r0
    53d8:	4a175101 	bmi	5d97e4 <__Stack_Size+0x5d93e4>
    53dc:	0100001c 	tsteq	r0, ip, lsl r0
    53e0:	000062f8 	strdeq	r6, [r0], -r8
    53e4:	001ad900 	andseq	sp, sl, r0, lsl #18
    53e8:	011b0000 	tsteq	fp, r0
    53ec:	00001f7c 	andeq	r1, r0, ip, ror pc
    53f0:	01011001 	tsteq	r1, r1
    53f4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5400:	01007d02 	tsteq	r0, r2, lsl #26
    5404:	000004b5 			; <UNDEFINED> instruction: 0x000004b5
    5408:	001ff51c 	andseq	pc, pc, ip, lsl r5	; <UNPREDICTABLE>
    540c:	01100100 	tsteq	r0, r0, lsl #2
    5410:	00000331 	andeq	r0, r0, r1, lsr r3
    5414:	00001b03 	andeq	r1, r0, r3, lsl #22
    5418:	10011b00 	andne	r1, r1, r0, lsl #22
    541c:	01000020 	tsteq	r0, r0, lsr #32
    5420:	62010121 	andvs	r0, r1, #1073741832	; 0x40000008
	...
    542c:	02000000 	andeq	r0, r0, #0
    5430:	0201007d 	andeq	r0, r1, #125	; 0x7d
    5434:	1c000005 	stcne	0, cr0, [r0], {5}
    5438:	00001ff5 	strdeq	r1, [r0], -r5
    543c:	31012101 	tstcc	r1, r1, lsl #2
    5440:	24000003 	strcs	r0, [r0], #-3
    5444:	1d00001b 	stcne	0, cr0, [r0, #-108]	; 0xffffff94
    5448:	00000087 	andeq	r0, r0, r7, lsl #1
    544c:	50012101 	andpl	r2, r1, r1, lsl #2
    5450:	01000000 	mrseq	r0, (UNDEF: 0)
    5454:	1c4a1e51 	mcrrne	14, 5, r1, sl, cr1
    5458:	23010000 	movwcs	r0, #4096	; 0x1000
    545c:	00006201 	andeq	r6, r0, r1, lsl #4
    5460:	001b4500 	andseq	r4, fp, r0, lsl #10
    5464:	011b0000 	tsteq	fp, r0
    5468:	00001e7e 	andeq	r1, r0, lr, ror lr
    546c:	01013b01 	tsteq	r1, r1, lsl #22
    5470:	00000050 	andeq	r0, r0, r0, asr r0
	...
    547c:	01007d02 	tsteq	r0, r2, lsl #26
    5480:	00000531 	andeq	r0, r0, r1, lsr r5
    5484:	001ff51c 	andseq	pc, pc, ip, lsl r5	; <UNPREDICTABLE>
    5488:	013b0100 	teqeq	fp, r0, lsl #2
    548c:	00000331 	andeq	r0, r0, r1, lsr r3
    5490:	00001b6f 	andeq	r1, r0, pc, ror #22
    5494:	e8011f00 	stmda	r1, {r8, r9, sl, fp, ip}
    5498:	01000002 	tsteq	r0, r2
    549c:	5401014d 	strpl	r0, [r1], #-333	; 0x14d
    54a0:	58080013 	stmdapl	r8, {r0, r1, r4}
    54a4:	02080013 	andeq	r0, r8, #19
    54a8:	6801007d 	stmdavs	r1, {r0, r2, r3, r4, r5, r6}
    54ac:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    54b0:	00001ff5 	strdeq	r1, [r0], -r5
    54b4:	31014d01 	tstcc	r1, r1, lsl #26
    54b8:	01000003 	tsteq	r0, r3
    54bc:	00871d50 	addeq	r1, r7, r0, asr sp
    54c0:	4d010000 	stcmi	0, cr0, [r1, #-0]
    54c4:	00005001 	andeq	r5, r0, r1
    54c8:	00510100 	subseq	r0, r1, r0, lsl #2
    54cc:	0237011f 	eorseq	r0, r7, #-1073741817	; 0xc0000007
    54d0:	60010000 	andvs	r0, r1, r0
    54d4:	13580101 	cmpne	r8, #1073741824	; 0x40000000
    54d8:	135c0800 	cmpne	ip, #0
    54dc:	7d020800 	stcvc	8, cr0, [r2, #-0]
    54e0:	059f0100 	ldreq	r0, [pc, #256]	; 55e8 <__Stack_Size+0x51e8>
    54e4:	f51d0000 			; <UNDEFINED> instruction: 0xf51d0000
    54e8:	0100001f 	tsteq	r0, pc, lsl r0
    54ec:	03310160 	teqeq	r1, #24
    54f0:	50010000 	andpl	r0, r1, r0
    54f4:	0000871d 	andeq	r8, r0, sp, lsl r7
    54f8:	01600100 	cmneq	r0, r0, lsl #2
    54fc:	00000050 	andeq	r0, r0, r0, asr r0
    5500:	1f005101 	svcne	0x00005101
    5504:	001ec701 	andseq	ip, lr, r1, lsl #14
    5508:	01760100 	cmneq	r6, r0, lsl #2
    550c:	00000001 	andeq	r0, r0, r1
    5510:	00000000 	andeq	r0, r0, r0
    5514:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5518:	0005e401 	andeq	lr, r5, r1, lsl #8
    551c:	1ff51d00 	svcne	0x00f51d00
    5520:	76010000 	strvc	r0, [r1], -r0
    5524:	00033101 	andeq	r3, r3, r1, lsl #2
    5528:	1d500100 	ldfnee	f0, [r0, #-0]
    552c:	00000087 	andeq	r0, r0, r7, lsl #1
    5530:	50017601 	andpl	r7, r1, r1, lsl #12
    5534:	01000000 	mrseq	r0, (UNDEF: 0)
    5538:	1eb61d51 	mrcne	13, 5, r1, cr6, cr1, {2}
    553c:	76010000 	strvc	r0, [r1], -r0
    5540:	00023f01 	andeq	r3, r2, r1, lsl #30
    5544:	00520100 	subseq	r0, r2, r0, lsl #2
    5548:	1fb5011f 	svcne	0x00b5011f
    554c:	90010000 	andls	r0, r1, r0
    5550:	00000101 	andeq	r0, r0, r1, lsl #2
    5554:	00000000 	andeq	r0, r0, r0
    5558:	7d020000 	stcvc	0, cr0, [r2, #-0]
    555c:	061b0100 	ldreq	r0, [fp], -r0, lsl #2
    5560:	f51d0000 			; <UNDEFINED> instruction: 0xf51d0000
    5564:	0100001f 	tsteq	r0, pc, lsl r0
    5568:	03310190 	teqeq	r1, #36	; 0x24
    556c:	50010000 	andpl	r0, r1, r0
    5570:	001f421d 	andseq	r4, pc, sp, lsl r2	; <UNPREDICTABLE>
    5574:	01900100 	orrseq	r0, r0, r0, lsl #2
    5578:	00000050 	andeq	r0, r0, r0, asr r0
    557c:	1f005101 	svcne	0x00005101
    5580:	001f9701 	andseq	r9, pc, r1, lsl #14
    5584:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    5588:	00000001 	andeq	r0, r0, r1
    558c:	00000000 	andeq	r0, r0, r0
    5590:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5594:	00066201 	andeq	r6, r6, r1, lsl #4
    5598:	1ff51d00 	svcne	0x00f51d00
    559c:	a2010000 	andge	r0, r1, #0
    55a0:	00033101 	andeq	r3, r3, r1, lsl #2
    55a4:	1d500100 	ldfnee	f0, [r0, #-0]
    55a8:	00000087 	andeq	r0, r0, r7, lsl #1
    55ac:	5001a201 	andpl	sl, r1, r1, lsl #4
    55b0:	01000000 	mrseq	r0, (UNDEF: 0)
    55b4:	6d742051 	ldclvs	0, cr2, [r4, #-324]!	; 0xfffffebc
    55b8:	a4010070 	strge	r0, [r1], #-112	; 0x70
    55bc:	00003e01 	andeq	r3, r0, r1, lsl #28
    55c0:	001b9000 	andseq	r9, fp, r0
    55c4:	01210000 	teqeq	r1, r0
    55c8:	00001f19 	andeq	r1, r0, r9, lsl pc
    55cc:	0101c301 	tsteq	r1, r1, lsl #6
	...
    55d8:	00001bb1 			; <UNDEFINED> instruction: 0x00001bb1
    55dc:	0006ae01 	andeq	sl, r6, r1, lsl #28
    55e0:	1efd1c00 	cdpne	12, 15, cr1, cr13, cr0, {0}
    55e4:	c3010000 	movwgt	r0, #4096	; 0x1000
    55e8:	00006201 	andeq	r6, r0, r1, lsl #4
    55ec:	001bd100 	andseq	sp, fp, r0, lsl #2
    55f0:	1f561c00 	svcne	0x00561c00
    55f4:	c3010000 	movwgt	r0, #4096	; 0x1000
    55f8:	00006201 	andeq	r6, r0, r1, lsl #4
    55fc:	001bf200 	andseq	pc, fp, r0, lsl #4
    5600:	1f3b1e00 	svcne	0x003b1e00
    5604:	c5010000 	strgt	r0, [r1, #-0]
    5608:	00003e01 	andeq	r3, r0, r1, lsl #28
    560c:	001c1300 	andseq	r1, ip, r0, lsl #6
    5610:	011f0000 	tsteq	pc, r0
    5614:	00001e92 	muleq	r0, r2, lr
    5618:	0101dc01 	tsteq	r1, r1, lsl #24
	...
    5624:	01007d02 	tsteq	r0, r2, lsl #26
    5628:	000006d7 	ldrdeq	r0, [r0], -r7
    562c:	001a7a1d 	andseq	r7, sl, sp, lsl sl
    5630:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    5634:	00000098 	muleq	r0, r8, r0
    5638:	21005001 	tstcs	r0, r1
    563c:	00030a01 	andeq	r0, r3, r1, lsl #20
    5640:	02070100 	andeq	r0, r7, #0
    5644:	00135c01 	andseq	r5, r3, r1, lsl #24
    5648:	0013b408 	andseq	fp, r3, r8, lsl #8
    564c:	001c5208 	andseq	r5, ip, r8, lsl #4
    5650:	07530100 	ldrbeq	r0, [r3, -r0, lsl #2]
    5654:	301c0000 	andscc	r0, ip, r0
    5658:	0100001f 	tsteq	r0, pc, lsl r0
    565c:	003e0207 	eorseq	r0, lr, r7, lsl #4
    5660:	1c720000 	ldclne	0, cr0, [r2], #-0
    5664:	7a1c0000 	bvc	70566c <__Stack_Size+0x70526c>
    5668:	0100001a 	tsteq	r0, sl, lsl r0
    566c:	00980207 	addseq	r0, r8, r7, lsl #4
    5670:	1c930000 	ldcne	0, cr0, [r3], {0}
    5674:	74200000 	strtvc	r0, [r0], #-0
    5678:	0100706d 	tsteq	r0, sp, rrx
    567c:	003e0209 	eorseq	r0, lr, r9, lsl #4
    5680:	1cb40000 	ldcne	0, cr0, [r4]
    5684:	c01e0000 	andsgt	r0, lr, r0
    5688:	0100001f 	tsteq	r0, pc, lsl r0
    568c:	003e0209 	eorseq	r0, lr, r9, lsl #4
    5690:	1ce50000 	stclne	0, cr0, [r5]
    5694:	3b1e0000 	blcc	78569c <__Stack_Size+0x78529c>
    5698:	0100001f 	tsteq	r0, pc, lsl r0
    569c:	003e0209 	eorseq	r0, lr, r9, lsl #4
    56a0:	1d1a0000 	ldcne	0, cr0, [sl, #-0]
    56a4:	8f1e0000 	svchi	0x001e0000
    56a8:	0100001f 	tsteq	r0, pc, lsl r0
    56ac:	003e0209 	eorseq	r0, lr, r9, lsl #4
    56b0:	1d390000 	ldcne	0, cr0, [r9, #-0]
    56b4:	21000000 	mrscs	r0, (UNDEF: 0)
    56b8:	001fc501 	andseq	ip, pc, r1, lsl #10
    56bc:	02390100 	eorseq	r0, r9, #0
    56c0:	00000001 	andeq	r0, r0, r1
    56c4:	00000000 	andeq	r0, r0, r0
    56c8:	001d7400 	andseq	r7, sp, r0, lsl #8
    56cc:	079f0100 	ldreq	r0, [pc, r0, lsl #2]
    56d0:	fd1c0000 	ldc2	0, cr0, [ip, #-0]
    56d4:	0100001e 	tsteq	r0, lr, lsl r0
    56d8:	00620239 	rsbeq	r0, r2, r9, lsr r2
    56dc:	1d940000 	ldcne	0, cr0, [r4]
    56e0:	561c0000 	ldrpl	r0, [ip], -r0
    56e4:	0100001f 	tsteq	r0, pc, lsl r0
    56e8:	00620239 	rsbeq	r0, r2, r9, lsr r2
    56ec:	1db50000 	ldcne	0, cr0, [r5]
    56f0:	74200000 	strtvc	r0, [r0], #-0
    56f4:	0100706d 	tsteq	r0, sp, rrx
    56f8:	003e023b 	eorseq	r0, lr, fp, lsr r2
    56fc:	1dd60000 	ldclne	0, cr0, [r6]
    5700:	22000000 	andcs	r0, r0, #0
    5704:	001f6501 	andseq	r6, pc, r1, lsl #10
    5708:	01140500 	tsteq	r4, r0, lsl #10
    570c:	3e230101 	sufccs	f0, f3, f1
    5710:	23000000 	movwcs	r0, #0
    5714:	00000098 	muleq	r0, r8, r0
    5718:	0a4f0000 	beq	13c5720 <__Stack_Size+0x13c5320>
    571c:	00020000 	andeq	r0, r2, r0
    5720:	0000142c 	andeq	r1, r0, ip, lsr #8
    5724:	06960104 	ldreq	r0, [r6], r4, lsl #2
    5728:	d1010000 	mrsle	r0, (UNDEF: 1)
    572c:	71000020 	tstvc	r0, r0, lsr #32
    5730:	e000000b 	and	r0, r0, fp
    5734:	00000005 	andeq	r0, r0, r5
    5738:	00000000 	andeq	r0, r0, r0
    573c:	6d000000 	stcvs	0, cr0, [r0, #-0]
    5740:	02000016 	andeq	r0, r0, #22
    5744:	07d80504 	ldrbeq	r0, [r8, r4, lsl #10]
    5748:	02020000 	andeq	r0, r2, #0
    574c:	0007aa05 	andeq	sl, r7, r5, lsl #20
    5750:	06010200 	streq	r0, [r1], -r0, lsl #4
    5754:	00000989 	andeq	r0, r0, r9, lsl #19
    5758:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    575c:	49270200 	stmdbmi	r7!, {r9}
    5760:	02000000 	andeq	r0, r0, #0
    5764:	08e50704 	stmiaeq	r5!, {r2, r8, r9, sl}^
    5768:	75030000 	strvc	r0, [r3, #-0]
    576c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    5770:	00005b28 	andeq	r5, r0, r8, lsr #22
    5774:	07020200 	streq	r0, [r2, -r0, lsl #4]
    5778:	00000bce 	andeq	r0, r0, lr, asr #23
    577c:	00387503 	eorseq	r7, r8, r3, lsl #10
    5780:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    5784:	01020000 	mrseq	r0, (UNDEF: 2)
    5788:	00098708 	andeq	r8, r9, r8, lsl #14
    578c:	03ca0400 	biceq	r0, sl, #0
    5790:	2f020000 	svccs	0x00020000
    5794:	0000007e 	andeq	r0, r0, lr, ror r0
    5798:	00004905 	andeq	r4, r0, r5, lsl #18
    579c:	23a60400 			; <UNDEFINED> instruction: 0x23a60400
    57a0:	33020000 	movwcc	r0, #8192	; 0x2000
    57a4:	0000008e 	andeq	r0, r0, lr, lsl #1
    57a8:	00007e06 	andeq	r7, r0, r6, lsl #28
    57ac:	02010700 	andeq	r0, r1, #0
    57b0:	0000a83c 	andeq	sl, r0, ip, lsr r8
    57b4:	1ec10800 	cdpne	8, 12, cr0, cr1, cr0, {0}
    57b8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    57bc:	00544553 	subseq	r4, r4, r3, asr r5
    57c0:	19040001 	stmdbne	r4, {r0}
    57c4:	02000025 	andeq	r0, r0, #37	; 0x25
    57c8:	0000933c 	andeq	r9, r0, ip, lsr r3
    57cc:	02010700 	andeq	r0, r1, #0
    57d0:	0000c83e 	andeq	ip, r0, lr, lsr r8
    57d4:	04b00800 	ldrteq	r0, [r0], #2048	; 0x800
    57d8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    57dc:	000008c2 	andeq	r0, r0, r2, asr #17
    57e0:	a6040001 	strge	r0, [r4], -r1
    57e4:	02000000 	andeq	r0, r0, #0
    57e8:	0000b33e 	andeq	fp, r0, lr, lsr r3
    57ec:	07040200 	streq	r0, [r4, -r0, lsl #4]
    57f0:	000008dc 	ldrdeq	r0, [r0], -ip
    57f4:	03033c0a 	movweq	r3, #15370	; 0x3c0a
    57f8:	01930181 	orrseq	r0, r3, r1, lsl #3
    57fc:	310b0000 	mrscc	r0, (UNDEF: 11)
    5800:	03000023 	movweq	r0, #35	; 0x23
    5804:	01a30183 			; <UNDEFINED> instruction: 0x01a30183
    5808:	23020000 	movwcs	r0, #8192	; 0x2000
    580c:	07640b00 	strbeq	r0, [r4, -r0, lsl #22]!
    5810:	84030000 	strhi	r0, [r3], #-0
    5814:	0001a801 	andeq	sl, r1, r1, lsl #16
    5818:	08230200 	stmdaeq	r3!, {r9}
    581c:	0022f50b 	eoreq	pc, r2, fp, lsl #10
    5820:	01850300 	orreq	r0, r5, r0, lsl #6
    5824:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    5828:	01802303 	orreq	r2, r0, r3, lsl #6
    582c:	00219c0b 	eoreq	r9, r1, fp, lsl #24
    5830:	01860300 	orreq	r0, r6, r0, lsl #6
    5834:	000001a8 	andeq	r0, r0, r8, lsr #3
    5838:	01882303 	orreq	r2, r8, r3, lsl #6
    583c:	00230b0b 	eoreq	r0, r3, fp, lsl #22
    5840:	01870300 	orreq	r0, r7, r0, lsl #6
    5844:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
    5848:	02802303 	addeq	r2, r0, #201326592	; 0xc000000
    584c:	0007780b 	andeq	r7, r7, fp, lsl #16
    5850:	01880300 	orreq	r0, r8, r0, lsl #6
    5854:	000001a8 	andeq	r0, r0, r8, lsr #3
    5858:	02882303 	addeq	r2, r8, #201326592	; 0xc000000
    585c:	0022570b 	eoreq	r5, r2, fp, lsl #14
    5860:	01890300 	orreq	r0, r9, r0, lsl #6
    5864:	000001c2 	andeq	r0, r0, r2, asr #3
    5868:	03802303 	orreq	r2, r0, #201326592	; 0xc000000
    586c:	0007820b 	andeq	r8, r7, fp, lsl #4
    5870:	018a0300 	orreq	r0, sl, r0, lsl #6
    5874:	000001a8 	andeq	r0, r0, r8, lsr #3
    5878:	03882303 	orreq	r2, r8, #201326592	; 0xc000000
    587c:	0020370b 	eoreq	r3, r0, fp, lsl #14
    5880:	018b0300 	orreq	r0, fp, r0, lsl #6
    5884:	000001c7 	andeq	r0, r0, r7, asr #3
    5888:	04802303 	streq	r2, [r0], #771	; 0x303
    588c:	00078c0b 	andeq	r8, r7, fp, lsl #24
    5890:	018c0300 	orreq	r0, ip, r0, lsl #6
    5894:	000001cc 	andeq	r0, r0, ip, asr #3
    5898:	04882303 	streq	r2, [r8], #771	; 0x303
    589c:	5250490c 	subspl	r4, r0, #196608	; 0x30000
    58a0:	018d0300 	orreq	r0, sp, r0, lsl #6
    58a4:	000001ec 	andeq	r0, r0, ip, ror #3
    58a8:	06802303 	streq	r2, [r0], r3, lsl #6
    58ac:	00730d00 	rsbseq	r0, r3, r0, lsl #26
    58b0:	01a30000 			; <UNDEFINED> instruction: 0x01a30000
    58b4:	d30e0000 	movwle	r0, #57344	; 0xe000
    58b8:	01000000 	mrseq	r0, (UNDEF: 0)
    58bc:	01930500 	orrseq	r0, r3, r0, lsl #10
    58c0:	3e0d0000 	cdpcc	0, 0, cr0, cr13, cr0, {0}
    58c4:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    58c8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    58cc:	000000d3 	ldrdeq	r0, [r0], -r3
    58d0:	9305001d 	movwls	r0, #20509	; 0x501d
    58d4:	05000001 	streq	r0, [r0, #-1]
    58d8:	00000193 	muleq	r0, r3, r1
    58dc:	00019305 	andeq	r9, r1, r5, lsl #6
    58e0:	01930500 	orrseq	r0, r3, r0, lsl #10
    58e4:	3e0d0000 	cdpcc	0, 0, cr0, cr13, cr0, {0}
    58e8:	dc000000 	stcle	0, cr0, [r0], {-0}
    58ec:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    58f0:	000000d3 	ldrdeq	r0, [r0], -r3
    58f4:	730d003d 	movwvc	r0, #53309	; 0xd03d
    58f8:	ec000000 	stc	0, cr0, [r0], {-0}
    58fc:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    5900:	000000d3 	ldrdeq	r0, [r0], -r3
    5904:	dc05000e 	stcle	0, cr0, [r5], {14}
    5908:	0f000001 	svceq	0x00000001
    590c:	0000227d 	andeq	r2, r0, sp, ror r2
    5910:	da018e03 	ble	69124 <__Stack_Size+0x68d24>
    5914:	10000000 	andne	r0, r0, r0
    5918:	01900340 	orrseq	r0, r0, r0, asr #6
    591c:	000002d9 	ldrdeq	r0, [r0], -r9
    5920:	00213f0b 	eoreq	r3, r1, fp, lsl #30
    5924:	01920300 	orrseq	r0, r2, r0, lsl #6
    5928:	00000083 	andeq	r0, r0, r3, lsl #1
    592c:	0b002302 	bleq	e53c <__Stack_Size+0xe13c>
    5930:	00002197 	muleq	r0, r7, r1
    5934:	73019303 	movwvc	r9, #4867	; 0x1303
    5938:	02000000 	andeq	r0, r0, #0
    593c:	060b0423 	streq	r0, [fp], -r3, lsr #8
    5940:	03000023 	movweq	r0, #35	; 0x23
    5944:	00730194 			; <UNDEFINED> instruction: 0x00730194
    5948:	23020000 	movwcs	r0, #8192	; 0x2000
    594c:	22510b08 	subscs	r0, r1, #8192	; 0x2000
    5950:	95030000 	strls	r0, [r3, #-0]
    5954:	00007301 	andeq	r7, r0, r1, lsl #6
    5958:	0c230200 	sfmeq	f0, 4, [r3], #-0
    595c:	5243530c 	subpl	r5, r3, #805306368	; 0x30000000
    5960:	01960300 	orrseq	r0, r6, r0, lsl #6
    5964:	00000073 	andeq	r0, r0, r3, ror r0
    5968:	0c102302 	ldceq	3, cr2, [r0], {2}
    596c:	00524343 	subseq	r4, r2, r3, asr #6
    5970:	73019703 	movwvc	r9, #5891	; 0x1703
    5974:	02000000 	andeq	r0, r0, #0
    5978:	720b1423 	andvc	r1, fp, #587202560	; 0x23000000
    597c:	03000022 	movweq	r0, #34	; 0x22
    5980:	02e90198 	rsceq	r0, r9, #38	; 0x26
    5984:	23020000 	movwcs	r0, #8192	; 0x2000
    5988:	22770b18 	rsbscs	r0, r7, #24576	; 0x6000
    598c:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    5990:	00007301 	andeq	r7, r0, r1, lsl #6
    5994:	24230200 	strtcs	r0, [r3], #-512	; 0x200
    5998:	00222c0b 	eoreq	r2, r2, fp, lsl #24
    599c:	019a0300 	orrseq	r0, sl, r0, lsl #6
    59a0:	00000073 	andeq	r0, r0, r3, ror r0
    59a4:	0b282302 	bleq	a0e5b4 <__Stack_Size+0xa0e1b4>
    59a8:	00002315 	andeq	r2, r0, r5, lsl r3
    59ac:	73019b03 	movwvc	r9, #6915	; 0x1b03
    59b0:	02000000 	andeq	r0, r0, #0
    59b4:	100b2c23 	andne	r2, fp, r3, lsr #24
    59b8:	03000023 	movweq	r0, #35	; 0x23
    59bc:	0073019c 			; <UNDEFINED> instruction: 0x0073019c
    59c0:	23020000 	movwcs	r0, #8192	; 0x2000
    59c4:	22ab0b30 	adccs	r0, fp, #49152	; 0xc000
    59c8:	9d030000 	stcls	0, cr0, [r3, #-0]
    59cc:	00007301 	andeq	r7, r0, r1, lsl #6
    59d0:	34230200 	strtcc	r0, [r3], #-512	; 0x200
    59d4:	0022030b 	eoreq	r0, r2, fp, lsl #6
    59d8:	019e0300 	orrseq	r0, lr, r0, lsl #6
    59dc:	00000073 	andeq	r0, r0, r3, ror r0
    59e0:	0b382302 	bleq	e0e5f0 <__Stack_Size+0xe0e1f0>
    59e4:	00002441 	andeq	r2, r0, r1, asr #8
    59e8:	73019f03 	movwvc	r9, #7939	; 0x1f03
    59ec:	02000000 	andeq	r0, r0, #0
    59f0:	0d003c23 	stceq	12, cr3, [r0, #-140]	; 0xffffff74
    59f4:	00000073 	andeq	r0, r0, r3, ror r0
    59f8:	000002e9 	andeq	r0, r0, r9, ror #5
    59fc:	0000d30e 	andeq	sp, r0, lr, lsl #6
    5a00:	05000200 	streq	r0, [r0, #-512]	; 0x200
    5a04:	000002d9 	ldrdeq	r0, [r0], -r9
    5a08:	0023520f 	eoreq	r5, r3, pc, lsl #4
    5a0c:	01a00300 	lsleq	r0, r0, #6
    5a10:	000001fd 	strdeq	r0, [r0], -sp
    5a14:	1a040411 	bne	106a60 <__Stack_Size+0x106660>
    5a18:	0000033b 	andeq	r0, r0, fp, lsr r3
    5a1c:	00061a12 	andeq	r1, r6, r2, lsl sl
    5a20:	621c0400 	andsvs	r0, ip, #0
    5a24:	02000000 	andeq	r0, r0, #0
    5a28:	ff120023 			; <UNDEFINED> instruction: 0xff120023
    5a2c:	0400000b 	streq	r0, [r0], #-11
    5a30:	0000621d 	andeq	r6, r0, sp, lsl r2
    5a34:	01230200 	teqeq	r3, r0, lsl #4
    5a38:	000ab212 	andeq	fp, sl, r2, lsl r2
    5a3c:	621e0400 	andsvs	r0, lr, #0
    5a40:	02000000 	andeq	r0, r0, #0
    5a44:	c9120223 	ldmdbgt	r2, {r0, r1, r5, r9}
    5a48:	04000008 	streq	r0, [r0], #-8
    5a4c:	0000c81f 	andeq	ip, r0, pc, lsl r8
    5a50:	03230200 	teqeq	r3, #0
    5a54:	024b0400 	subeq	r0, fp, #0
    5a58:	20040000 	andcs	r0, r4, r0
    5a5c:	000002fa 	strdeq	r0, [r0], -sl
    5a60:	24900113 	ldrcs	r0, [r0], #275	; 0x113
    5a64:	24010000 	strcs	r0, [r1], #-0
    5a68:	00000001 	andeq	r0, r0, r1
    5a6c:	00000000 	andeq	r0, r0, r0
    5a70:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5a74:	00036f01 	andeq	r6, r3, r1, lsl #30
    5a78:	35961400 	ldrcc	r1, [r6, #1024]	; 0x400
    5a7c:	26010000 	strcs	r0, [r1], -r0
    5a80:	0000003e 	andeq	r0, r0, lr, lsr r0
    5a84:	00001e13 	andeq	r1, r0, r3, lsl lr
    5a88:	fc011300 	stc2	3, cr1, [r1], {-0}
    5a8c:	01000023 	tsteq	r0, r3, lsr #32
    5a90:	0000013b 	andeq	r0, r0, fp, lsr r1
    5a94:	00000000 	andeq	r0, r0, r0
    5a98:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5a9c:	03980100 	orrseq	r0, r8, #0
    5aa0:	96140000 	ldrls	r0, [r4], -r0
    5aa4:	01000035 	tsteq	r0, r5, lsr r0
    5aa8:	00003e3d 	andeq	r3, r0, sp, lsr lr
    5aac:	001e3200 	andseq	r3, lr, r0, lsl #4
    5ab0:	01130000 	tsteq	r3, r0
    5ab4:	00000b58 	andeq	r0, r0, r8, asr fp
    5ab8:	b4016101 	strlt	r6, [r1], #-257	; 0x101
    5abc:	c8080013 	stmdagt	r8, {r0, r1, r4}
    5ac0:	02080013 	andeq	r0, r8, #19
    5ac4:	c101007d 	tstgt	r1, sp, ror r0
    5ac8:	15000003 	strne	r0, [r0, #-3]
    5acc:	00002145 	andeq	r2, r0, r5, asr #2
    5ad0:	003e6101 	eorseq	r6, lr, r1, lsl #2
    5ad4:	1e6a0000 	cdpne	0, 6, cr0, cr10, cr0, {0}
    5ad8:	16000000 	strne	r0, [r0], -r0
    5adc:	00064501 	andeq	r4, r6, r1, lsl #10
    5ae0:	01740100 	cmneq	r4, r0, lsl #2
    5ae4:	080013c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip}
    5ae8:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
    5aec:	00001e8b 	andeq	r1, r0, fp, lsl #29
    5af0:	00043601 	andeq	r3, r4, r1, lsl #12
    5af4:	205b1500 	subscs	r1, fp, r0, lsl #10
    5af8:	74010000 	strvc	r0, [r1], #-0
    5afc:	00000436 	andeq	r0, r0, r6, lsr r4
    5b00:	00001eab 	andeq	r1, r0, fp, lsr #29
    5b04:	0022fa14 	eoreq	pc, r2, r4, lsl sl	; <UNPREDICTABLE>
    5b08:	3e760100 	rpwccs	f0, f6, f0
    5b0c:	e5000000 	str	r0, [r0, #-0]
    5b10:	1400001e 	strne	r0, [r0], #-30
    5b14:	00001f3b 	andeq	r1, r0, fp, lsr pc
    5b18:	003e7601 	eorseq	r7, lr, r1, lsl #12
    5b1c:	1f7a0000 	svcne	0x007a0000
    5b20:	8f140000 	svchi	0x00140000
    5b24:	0100001f 	tsteq	r0, pc, lsl r0
    5b28:	00003e76 	andeq	r3, r0, r6, ror lr
    5b2c:	001fe800 	andseq	lr, pc, r0, lsl #16
    5b30:	20ca1400 	sbccs	r1, sl, r0, lsl #8
    5b34:	77010000 	strvc	r0, [r1, -r0]
    5b38:	0000003e 	andeq	r0, r0, lr, lsr r0
    5b3c:	00002046 	andeq	r2, r0, r6, asr #32
    5b40:	0022b114 	eoreq	fp, r2, r4, lsl r1
    5b44:	3e770100 	rpwccs	f0, f7, f0
    5b48:	80000000 	andhi	r0, r0, r0
    5b4c:	00000020 	andeq	r0, r0, r0, lsr #32
    5b50:	033b0417 	teqeq	fp, #385875968	; 0x17000000
    5b54:	01130000 	tsteq	r3, r0
    5b58:	000022e5 	andeq	r2, r0, r5, ror #5
    5b5c:	0001a801 	andeq	sl, r1, r1, lsl #16
    5b60:	00000000 	andeq	r0, r0, r0
    5b64:	02000000 	andeq	r0, r0, #0
    5b68:	6301007d 	movwvs	r0, #4221	; 0x107d
    5b6c:	18000004 	stmdane	r0, {r2}
    5b70:	0000205b 	andeq	r2, r0, fp, asr r0
    5b74:	0436a801 	ldrteq	sl, [r6], #-2049	; 0x801
    5b78:	50010000 	andpl	r0, r1, r0
    5b7c:	ba011300 	blt	4a784 <__Stack_Size+0x4a384>
    5b80:	01000020 	tsteq	r0, r0, lsr #32
    5b84:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    5b88:	00000000 	andeq	r0, r0, r0
    5b8c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5b90:	04870100 	streq	r0, [r7], #256	; 0x100
    5b94:	00190000 	andseq	r0, r9, r0
    5b98:	01000000 	mrseq	r0, (UNDEF: 0)
    5b9c:	000009fe 	strdeq	r0, [r0], -lr
    5ba0:	ea011300 	b	4a7a8 <__Stack_Size+0x4a3a8>
    5ba4:	01000020 	tsteq	r0, r0, lsr #32
    5ba8:	000001c4 	andeq	r0, r0, r4, asr #3
    5bac:	00000000 	andeq	r0, r0, r0
    5bb0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5bb4:	04ab0100 	strteq	r0, [fp], #256	; 0x100
    5bb8:	00190000 	andseq	r0, r9, r0
    5bbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5bc0:	00000a08 	andeq	r0, r0, r8, lsl #20
    5bc4:	1a011300 	bne	4a7cc <__Stack_Size+0x4a3cc>
    5bc8:	01000023 	tsteq	r0, r3, lsr #32
    5bcc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5bd0:	00000000 	andeq	r0, r0, r0
    5bd4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5bd8:	04cf0100 	strbeq	r0, [pc], #256	; 5be0 <__Stack_Size+0x57e0>
    5bdc:	00190000 	andseq	r0, r9, r0
    5be0:	01000000 	mrseq	r0, (UNDEF: 0)
    5be4:	00000a12 	andeq	r0, r0, r2, lsl sl
    5be8:	58011300 	stmdapl	r1, {r8, r9, ip}
    5bec:	01000021 	tsteq	r0, r1, lsr #32
    5bf0:	000001dc 	ldrdeq	r0, [r0], -ip
    5bf4:	00000000 	andeq	r0, r0, r0
    5bf8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5bfc:	04f30100 	ldrbteq	r0, [r3], #256	; 0x100
    5c00:	00190000 	andseq	r0, r9, r0
    5c04:	01000000 	mrseq	r0, (UNDEF: 0)
    5c08:	00000a1c 	andeq	r0, r0, ip, lsl sl
    5c0c:	f0011300 			; <UNDEFINED> instruction: 0xf0011300
    5c10:	01000021 	tsteq	r0, r1, lsr #32
    5c14:	000001ea 	andeq	r0, r0, sl, ror #3
    5c18:	00000000 	andeq	r0, r0, r0
    5c1c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5c20:	05300100 	ldreq	r0, [r0, #-256]!	; 0x100
    5c24:	0b150000 	bleq	545c2c <__Stack_Size+0x54582c>
    5c28:	01000024 	tsteq	r0, r4, lsr #32
    5c2c:	00003eea 	andeq	r3, r0, sl, ror #29
    5c30:	0020ba00 	eoreq	fp, r0, r0, lsl #20
    5c34:	00001a00 	andeq	r1, r0, r0, lsl #20
    5c38:	26010000 	strcs	r0, [r1], -r0
    5c3c:	1b00000a 	blne	5c6c <__Stack_Size+0x586c>
    5c40:	f3055001 	vhadd.u8	d5, d5, d1
    5c44:	24345001 	ldrtcs	r5, [r4], #-1
    5c48:	011c0000 	tsteq	ip, r0
    5c4c:	0000228a 	andeq	r2, r0, sl, lsl #5
    5c50:	3e01f901 	cdpcc	9, 0, cr15, cr1, cr1, {0}
	...
    5c5c:	02000000 	andeq	r0, r0, #0
    5c60:	5801007d 	stmdapl	r1, {r0, r2, r3, r4, r5, r6}
    5c64:	19000005 	stmdbne	r0, {r0, r2}
    5c68:	00000000 	andeq	r0, r0, r0
    5c6c:	000a3a01 	andeq	r3, sl, r1, lsl #20
    5c70:	011d0000 	tsteq	sp, r0
    5c74:	0000206b 	andeq	r2, r0, fp, rrx
    5c78:	01010501 	tsteq	r1, r1, lsl #10
    5c7c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5c88:	01007d02 	tsteq	r0, r2, lsl #26
    5c8c:	23d9011e 	bicscs	r0, r9, #-2147483641	; 0x80000007
    5c90:	12010000 	andne	r0, r1, #0
    5c94:	00a80101 	adceq	r0, r8, r1, lsl #2
	...
    5ca0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5ca4:	05c10100 	strbeq	r0, [r1, #256]	; 0x100
    5ca8:	1a1f0000 	bne	7c5cb0 <__Stack_Size+0x7c58b0>
    5cac:	01000006 	tsteq	r0, r6
    5cb0:	00620112 	rsbeq	r0, r2, r2, lsl r1
    5cb4:	20db0000 	sbcscs	r0, fp, r0
    5cb8:	9c200000 	stcls	0, cr0, [r0], #-0
    5cbc:	01000024 	tsteq	r0, r4, lsr #32
    5cc0:	00a80114 	adceq	r0, r8, r4, lsl r1
    5cc4:	20fc0000 	rscscs	r0, ip, r0
    5cc8:	74210000 	strtvc	r0, [r1], #-0
    5ccc:	0100706d 	tsteq	r0, sp, rrx
    5cd0:	003e0115 	eorseq	r0, lr, r5, lsl r1
    5cd4:	21230000 	teqcs	r3, r0
    5cd8:	22000000 	andcs	r0, r0, #0
    5cdc:	00220801 	eoreq	r0, r2, r1, lsl #16
    5ce0:	012e0100 	teqeq	lr, r0, lsl #2
    5ce4:	00000001 	andeq	r0, r0, r1
    5ce8:	00000000 	andeq	r0, r0, r0
    5cec:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5cf0:	0005ea01 	andeq	lr, r5, r1, lsl #20
    5cf4:	061a2300 	ldreq	r2, [sl], -r0, lsl #6
    5cf8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5cfc:	00006201 	andeq	r6, r0, r1, lsl #4
    5d00:	00500100 	subseq	r0, r0, r0, lsl #2
    5d04:	203c0122 	eorscs	r0, ip, r2, lsr #2
    5d08:	3d010000 	stccc	0, cr0, [r1, #-0]
    5d0c:	00000101 	andeq	r0, r0, r1, lsl #2
    5d10:	00000000 	andeq	r0, r0, r0
    5d14:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5d18:	06150100 	ldreq	r0, [r5], -r0, lsl #2
    5d1c:	1a1f0000 	bne	7c5d24 <__Stack_Size+0x7c5924>
    5d20:	01000006 	tsteq	r0, r6
    5d24:	0062013d 	rsbeq	r0, r2, sp, lsr r1
    5d28:	21420000 	mrscs	r0, (UNDEF: 66)
    5d2c:	1d000000 	stcne	0, cr0, [r0, #-0]
    5d30:	00216c01 	eoreq	r6, r1, r1, lsl #24
    5d34:	014d0100 	mrseq	r0, (UNDEF: 93)
    5d38:	00005001 	andeq	r5, r0, r1
	...
    5d44:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    5d48:	6e011e01 	cdpvs	14, 0, cr1, cr1, cr1, {0}
    5d4c:	01000024 	tsteq	r0, r4, lsr #32
    5d50:	a801015a 	stmdage	r1, {r1, r3, r4, r6, r8}
	...
    5d5c:	02000000 	andeq	r0, r0, #0
    5d60:	7e01007d 	mcrvc	0, 0, r0, cr1, cr13, {3}
    5d64:	1f000006 	svcne	0x00000006
    5d68:	0000061a 	andeq	r0, r0, sl, lsl r6
    5d6c:	62015a01 	andvs	r5, r1, #4096	; 0x1000
    5d70:	63000000 	movwvs	r0, #0
    5d74:	20000021 	andcs	r0, r0, r1, lsr #32
    5d78:	00002424 	andeq	r2, r0, r4, lsr #8
    5d7c:	a8015c01 	stmdage	r1, {r0, sl, fp, ip, lr}
    5d80:	84000000 	strhi	r0, [r0], #-0
    5d84:	21000021 	tstcs	r0, r1, lsr #32
    5d88:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5d8c:	3e015d01 	cdpcc	13, 0, cr5, cr1, cr1, {0}
    5d90:	ab000000 	blge	5d98 <__Stack_Size+0x5998>
    5d94:	00000021 	andeq	r0, r0, r1, lsr #32
    5d98:	2137011d 	teqcs	r7, sp, lsl r1
    5d9c:	77010000 	strvc	r0, [r1, -r0]
    5da0:	003e0101 	eorseq	r0, lr, r1, lsl #2
	...
    5dac:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5db0:	01220100 	teqeq	r2, r0, lsl #2
    5db4:	000004da 	ldrdeq	r0, [r0], -sl
    5db8:	01018901 	tsteq	r1, r1, lsl #18
    5dbc:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
    5dc0:	08001460 	stmdaeq	r0, {r5, r6, sl, ip}
    5dc4:	01007d02 	tsteq	r0, r2, lsl #26
    5dc8:	000006d3 	ldrdeq	r0, [r0], -r3
    5dcc:	0024171f 	eoreq	r1, r4, pc, lsl r7
    5dd0:	01890100 	orreq	r0, r9, r0, lsl #2
    5dd4:	0000003e 	andeq	r0, r0, lr, lsr r0
    5dd8:	000021ca 	andeq	r2, r0, sl, asr #3
    5ddc:	0019a31f 	andseq	sl, r9, pc, lsl r3
    5de0:	01890100 	orreq	r0, r9, r0, lsl #2
    5de4:	0000003e 	andeq	r0, r0, lr, lsr r0
    5de8:	000021eb 	andeq	r2, r0, fp, ror #3
    5dec:	21012400 	tstcs	r1, r0, lsl #8
    5df0:	01000001 	tsteq	r0, r1
    5df4:	60010199 	mulvs	r1, r9, r1
    5df8:	78080014 	stmdavc	r8, {r2, r4}
    5dfc:	0c080014 	stceq	0, cr0, [r8], {20}
    5e00:	01000022 	tsteq	r0, r2, lsr #32
    5e04:	000006f8 	strdeq	r0, [r0], -r8
    5e08:	00146c25 	andseq	r6, r4, r5, lsr #24
    5e0c:	000a4808 	andeq	r4, sl, r8, lsl #16
    5e10:	01260000 	teqeq	r6, r0
    5e14:	000021b4 			; <UNDEFINED> instruction: 0x000021b4
    5e18:	0101a701 	tsteq	r1, r1, lsl #14
	...
    5e24:	01007d02 	tsteq	r0, r2, lsl #26
    5e28:	22d10122 	sbcscs	r0, r1, #-2147483640	; 0x80000008
    5e2c:	ba010000 	blt	45e34 <__Stack_Size+0x45a34>
    5e30:	00000101 	andeq	r0, r0, r1, lsl #2
    5e34:	00000000 	andeq	r0, r0, r0
    5e38:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5e3c:	07470100 	strbeq	r0, [r7, -r0, lsl #2]
    5e40:	611f0000 	tstvs	pc, r0
    5e44:	01000024 	tsteq	r0, r4, lsr #32
    5e48:	006201ba 	strhteq	r0, [r2], #-26	; 0xffffffe6
    5e4c:	222c0000 	eorcs	r0, ip, #0
    5e50:	7a230000 	bvc	8c5e58 <__Stack_Size+0x8c5a58>
    5e54:	0100001a 	tsteq	r0, sl, lsl r0
    5e58:	00c801ba 	strheq	r0, [r8], #26
    5e5c:	51010000 	mrspl	r0, (UNDEF: 1)
    5e60:	b8012200 	stmdalt	r1, {r9, sp}
    5e64:	01000022 	tsteq	r0, r2, lsr #32
    5e68:	000101d8 	ldrdeq	r0, [r1], -r8
    5e6c:	00000000 	andeq	r0, r0, r0
    5e70:	02000000 	andeq	r0, r0, #0
    5e74:	9001007d 	andls	r0, r1, sp, ror r0
    5e78:	1f000007 	svcne	0x00000007
    5e7c:	00002189 	andeq	r2, r0, r9, lsl #3
    5e80:	3e01d801 	cdpcc	8, 0, cr13, cr1, cr1, {0}
    5e84:	66000000 	strvs	r0, [r0], -r0
    5e88:	23000022 	movwcs	r0, #34	; 0x22
    5e8c:	00001a7a 	andeq	r1, r0, sl, ror sl
    5e90:	c801d801 	stmdagt	r1, {r0, fp, ip, lr, pc}
    5e94:	01000000 	mrseq	r0, (UNDEF: 0)
    5e98:	1f3b2051 	svcne	0x003b2051
    5e9c:	da010000 	ble	45ea4 <__Stack_Size+0x45aa4>
    5ea0:	00003e01 	andeq	r3, r0, r1, lsl #28
    5ea4:	00228700 	eoreq	r8, r2, r0, lsl #14
    5ea8:	01240000 	teqeq	r4, r0
    5eac:	00002109 	andeq	r2, r0, r9, lsl #2
    5eb0:	01020001 	tsteq	r2, r1
	...
    5ebc:	000022d5 	ldrdeq	r2, [r0], -r5
    5ec0:	00081c01 	andeq	r1, r8, r1, lsl #24
    5ec4:	21891f00 	orrcs	r1, r9, r0, lsl #30
    5ec8:	00010000 	andeq	r0, r1, r0
    5ecc:	00003e02 	andeq	r3, r0, r2, lsl #28
    5ed0:	0022f500 	eoreq	pc, r2, r0, lsl #10
    5ed4:	23b91f00 			; <UNDEFINED> instruction: 0x23b91f00
    5ed8:	00010000 	andeq	r0, r1, r0
    5edc:	00006202 	andeq	r6, r0, r2, lsl #4
    5ee0:	00231600 	eoreq	r1, r3, r0, lsl #12
    5ee4:	20a11f00 	adccs	r1, r1, r0, lsl #30
    5ee8:	01010000 	mrseq	r0, (UNDEF: 1)
    5eec:	00006202 	andeq	r6, r0, r2, lsl #4
    5ef0:	00233700 	eoreq	r3, r3, r0, lsl #14
    5ef4:	1fc02000 	svcne	0x00c02000
    5ef8:	03010000 	movweq	r0, #4096	; 0x1000
    5efc:	00003e02 	andeq	r3, r0, r2, lsl #28
    5f00:	00235800 	eoreq	r5, r3, r0, lsl #16
    5f04:	232c2000 	teqcs	ip, #0
    5f08:	03010000 	movweq	r0, #4096	; 0x1000
    5f0c:	00003e02 	andeq	r3, r0, r2, lsl #28
    5f10:	00239e00 	eoreq	r9, r3, r0, lsl #28
    5f14:	24462000 	strbcs	r2, [r6], #-0
    5f18:	03010000 	movweq	r0, #4096	; 0x1000
    5f1c:	00003e02 	andeq	r3, r0, r2, lsl #28
    5f20:	0023ce00 	eoreq	ip, r3, r0, lsl #28
    5f24:	22fa2000 	rscscs	r2, sl, #0
    5f28:	04010000 	streq	r0, [r1], #-0
    5f2c:	00003e02 	andeq	r3, r0, r2, lsl #28
    5f30:	0023fd00 	eoreq	pc, r3, r0, lsl #26
    5f34:	011e0000 	tsteq	lr, r0
    5f38:	0000235e 	andeq	r2, r0, lr, asr r3
    5f3c:	01022a01 	tsteq	r2, r1, lsl #20
    5f40:	000000a8 	andeq	r0, r0, r8, lsr #1
	...
    5f4c:	01007d02 	tsteq	r0, r2, lsl #26
    5f50:	0000087b 	andeq	r0, r0, fp, ror r8
    5f54:	0021891f 	eoreq	r8, r1, pc, lsl r9
    5f58:	022a0100 	eoreq	r0, sl, #0
    5f5c:	0000003e 	andeq	r0, r0, lr, lsr r0
    5f60:	00002442 	andeq	r2, r0, r2, asr #8
    5f64:	001c4a20 	andseq	r4, ip, r0, lsr #20
    5f68:	022c0100 	eoreq	r0, ip, #0
    5f6c:	000000a8 	andeq	r0, r0, r8, lsr #1
    5f70:	00002463 	andeq	r2, r0, r3, ror #8
    5f74:	706d7421 	rsbvc	r7, sp, r1, lsr #8
    5f78:	022d0100 	eoreq	r0, sp, #0
    5f7c:	0000003e 	andeq	r0, r0, lr, lsr r0
    5f80:	0000248a 	andeq	r2, r0, sl, lsl #9
    5f84:	00222520 	eoreq	r2, r2, r0, lsr #10
    5f88:	022d0100 	eoreq	r0, sp, #0
    5f8c:	0000003e 	andeq	r0, r0, lr, lsr r0
    5f90:	000024b9 			; <UNDEFINED> instruction: 0x000024b9
    5f94:	31012200 	mrscc	r2, R9_usr
    5f98:	01000022 	tsteq	r0, r2, lsr #32
    5f9c:	00010250 	andeq	r0, r1, r0, asr r2
    5fa0:	00000000 	andeq	r0, r0, r0
    5fa4:	02000000 	andeq	r0, r0, #0
    5fa8:	b601007d 			; <UNDEFINED> instruction: 0xb601007d
    5fac:	1f000008 	svcne	0x00000008
    5fb0:	00002189 	andeq	r2, r0, r9, lsl #3
    5fb4:	3e025001 	cdpcc	0, 0, cr5, cr2, cr1, {0}
    5fb8:	11000000 	mrsne	r0, (UNDEF: 0)
    5fbc:	21000025 	tstcs	r0, r5, lsr #32
    5fc0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5fc4:	3e025201 	cdpcc	2, 0, cr5, cr2, cr1, {0}
    5fc8:	32000000 	andcc	r0, r0, #0
    5fcc:	00000025 	andeq	r0, r0, r5, lsr #32
    5fd0:	23840122 	orrcs	r0, r4, #-2147483640	; 0x80000008
    5fd4:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    5fd8:	00000102 	andeq	r0, r0, r2, lsl #2
    5fdc:	00000000 	andeq	r0, r0, r0
    5fe0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    5fe4:	08f10100 	ldmeq	r1!, {r8}^
    5fe8:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    5fec:	01000021 	tsteq	r0, r1, lsr #32
    5ff0:	003e0268 	eorseq	r0, lr, r8, ror #4
    5ff4:	25640000 	strbcs	r0, [r4, #-0]!
    5ff8:	74210000 	strtvc	r0, [r1], #-0
    5ffc:	0100706d 	tsteq	r0, sp, rrx
    6000:	003e026a 	eorseq	r0, lr, sl, ror #4
    6004:	25850000 	strcs	r0, [r5]
    6008:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    600c:	0021cb01 	eoreq	ip, r1, r1, lsl #22
    6010:	02860100 	addeq	r0, r6, #0
    6014:	0000a801 	andeq	sl, r0, r1, lsl #16
	...
    6020:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    6024:	00095001 	andeq	r5, r9, r1
    6028:	21891f00 	orrcs	r1, r9, r0, lsl #30
    602c:	86010000 	strhi	r0, [r1], -r0
    6030:	00003e02 	andeq	r3, r0, r2, lsl #28
    6034:	0025c400 	eoreq	ip, r5, r0, lsl #8
    6038:	1c4a2000 	marne	acc0, r2, sl
    603c:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    6040:	0000a802 	andeq	sl, r0, r2, lsl #16
    6044:	0025e500 	eoreq	lr, r5, r0, lsl #10
    6048:	6d742100 	ldfvse	f2, [r4, #-0]
    604c:	8a010070 	bhi	46214 <__Stack_Size+0x45e14>
    6050:	00003e02 	andeq	r3, r0, r2, lsl #28
    6054:	00260c00 	eoreq	r0, r6, r0, lsl #24
    6058:	22252000 	eorcs	r2, r5, #0
    605c:	8a010000 	bhi	46064 <__Stack_Size+0x45c64>
    6060:	00003e02 	andeq	r3, r0, r2, lsl #28
    6064:	00263b00 	eoreq	r3, r6, r0, lsl #22
    6068:	011e0000 	tsteq	lr, r0
    606c:	00002336 	andeq	r2, r0, r6, lsr r3
    6070:	0102ae01 	tsteq	r2, r1, lsl #28
    6074:	0000003e 	andeq	r0, r0, lr, lsr r0
	...
    6080:	01007d02 	tsteq	r0, r2, lsl #26
    6084:	000009af 	andeq	r0, r0, pc, lsr #19
    6088:	0021891f 	eoreq	r8, r1, pc, lsl r9
    608c:	02ae0100 	adceq	r0, lr, #0
    6090:	0000003e 	andeq	r0, r0, lr, lsr r0
    6094:	00002671 	andeq	r2, r0, r1, ror r6
    6098:	0023ac20 	eoreq	sl, r3, r0, lsr #24
    609c:	02b00100 	adcseq	r0, r0, #0
    60a0:	0000003e 	andeq	r0, r0, lr, lsr r0
    60a4:	000026c4 	andeq	r2, r0, r4, asr #13
    60a8:	001f3b20 	andseq	r3, pc, r0, lsr #22
    60ac:	02b10100 	adcseq	r0, r1, #0
    60b0:	0000003e 	andeq	r0, r0, lr, lsr r0
    60b4:	00002711 	andeq	r2, r0, r1, lsl r7
    60b8:	00222520 	eoreq	r2, r2, r0, lsr #10
    60bc:	02b10100 	adcseq	r0, r1, #0
    60c0:	0000003e 	andeq	r0, r0, lr, lsr r0
    60c4:	0000274e 	andeq	r2, r0, lr, asr #14
    60c8:	8c011e00 	stchi	14, cr1, [r1], {-0}
    60cc:	01000020 	tsteq	r0, r0, lsr #32
    60d0:	3e0102dc 	mcrcc	2, 0, r0, cr1, cr12, {6}
	...
    60dc:	02000000 	andeq	r0, r0, #0
    60e0:	fe01007d 	mcr2	0, 0, r0, cr1, cr13, {3}
    60e4:	1f000009 	svcne	0x00000009
    60e8:	00002189 	andeq	r2, r0, r9, lsl #3
    60ec:	3e02dc01 	cdpcc	12, 0, cr13, cr2, cr1, {0}
    60f0:	cb000000 	blgt	60f8 <__Stack_Size+0x5cf8>
    60f4:	20000027 	andcs	r0, r0, r7, lsr #32
    60f8:	000020fc 	strdeq	r2, [r0], -ip
    60fc:	3e02de01 	cdpcc	14, 0, cr13, cr2, cr1, {0}
    6100:	ec000000 	stc	0, cr0, [r0], {-0}
    6104:	21000027 	tstcs	r0, r7, lsr #32
    6108:	00706d74 	rsbseq	r6, r0, r4, ror sp
    610c:	3e02df01 	cdpcc	15, 0, cr13, cr2, cr1, {0}
    6110:	0b000000 	bleq	6118 <__Stack_Size+0x5d18>
    6114:	00000028 	andeq	r0, r0, r8, lsr #32
    6118:	24340127 	ldrtcs	r0, [r4], #-295	; 0x127
    611c:	29050000 	stmdbcs	r5, {}	; <UNPREDICTABLE>
    6120:	01270101 	teqeq	r7, r1, lsl #2
    6124:	00002452 	andeq	r2, r0, r2, asr r4
    6128:	01012805 	tsteq	r1, r5, lsl #16
    612c:	21a50127 			; <UNDEFINED> instruction: 0x21a50127
    6130:	2c050000 	stccs	0, cr0, [r5], {-0}
    6134:	01270101 	teqeq	r7, r1, lsl #2
    6138:	0000229a 	muleq	r0, sl, r2
    613c:	01012b05 	tsteq	r1, r5, lsl #22
    6140:	225c0128 	subscs	r0, ip, #10
    6144:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    6148:	0a3a0101 	beq	e86554 <__Stack_Size+0xe86154>
    614c:	3e290000 	cdpcc	0, 2, cr0, cr9, cr0, {0}
    6150:	00000000 	andeq	r0, r0, r0
    6154:	212a012a 	teqcs	sl, sl, lsr #2
    6158:	2f050000 	svccs	0x00050000
    615c:	00003e01 	andeq	r3, r0, r1, lsl #28
    6160:	01270100 	teqeq	r7, r0, lsl #2
    6164:	0000226c 	andeq	r2, r0, ip, ror #4
    6168:	01011f05 	tsteq	r1, r5, lsl #30
    616c:	00091600 	andeq	r1, r9, r0, lsl #12
    6170:	bc000200 	sfmlt	f0, 4, [r0], {-0}
    6174:	04000016 	streq	r0, [r0], #-22
    6178:	00069601 	andeq	r9, r6, r1, lsl #12
    617c:	24f20100 	ldrbtcs	r0, [r2], #256	; 0x100
    6180:	0b710000 	bleq	1c46188 <__Stack_Size+0x1c45d88>
    6184:	06d80000 	ldrbeq	r0, [r8], r0
	...
    6190:	19a50000 	stmibne	r5!, {}	; <UNPREDICTABLE>
    6194:	04020000 	streq	r0, [r2], #-0
    6198:	0007d805 	andeq	sp, r7, r5, lsl #16
    619c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    61a0:	000007aa 	andeq	r0, r0, sl, lsr #15
    61a4:	89060102 	stmdbhi	r6, {r1, r8}
    61a8:	03000009 	movweq	r0, #9
    61ac:	00323375 	eorseq	r3, r2, r5, ror r3
    61b0:	00492702 	subeq	r2, r9, r2, lsl #14
    61b4:	04020000 	streq	r0, [r2], #-0
    61b8:	0008e507 	andeq	lr, r8, r7, lsl #10
    61bc:	31750300 	cmncc	r5, r0, lsl #6
    61c0:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    61c4:	0000005b 	andeq	r0, r0, fp, asr r0
    61c8:	ce070202 	cdpgt	2, 0, cr0, cr7, cr2, {0}
    61cc:	0300000b 	movweq	r0, #11
    61d0:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    61d4:	00006c29 	andeq	r6, r0, r9, lsr #24
    61d8:	08010200 	stmdaeq	r1, {r9}
    61dc:	00000987 	andeq	r0, r0, r7, lsl #19
    61e0:	38637503 	stmdacc	r3!, {r0, r1, r8, sl, ip, sp, lr}^
    61e4:	7e2d0200 	cdpvc	2, 2, cr0, cr13, cr0, {0}
    61e8:	04000000 	streq	r0, [r0], #-0
    61ec:	0000006c 	andeq	r0, r0, ip, rrx
    61f0:	0003ca05 	andeq	ip, r3, r5, lsl #20
    61f4:	8e2f0200 	cdphi	2, 2, cr0, cr15, cr0, {0}
    61f8:	06000000 	streq	r0, [r0], -r0
    61fc:	00000049 	andeq	r0, r0, r9, asr #32
    6200:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    6204:	9e310200 	cdpls	2, 3, cr0, cr1, cr0, {0}
    6208:	06000000 	streq	r0, [r0], -r0
    620c:	0000006c 	andeq	r0, r0, ip, rrx
    6210:	3c020107 	stfccs	f0, [r2], {7}
    6214:	000000b8 	strheq	r0, [r0], -r8
    6218:	001ec108 	andseq	ip, lr, r8, lsl #2
    621c:	53090000 	movwpl	r0, #36864	; 0x9000
    6220:	01005445 	tsteq	r0, r5, asr #8
    6224:	07390500 	ldreq	r0, [r9, -r0, lsl #10]!
    6228:	3c020000 	stccc	0, cr0, [r2], {-0}
    622c:	000000a3 	andeq	r0, r0, r3, lsr #1
    6230:	00251905 	eoreq	r1, r5, r5, lsl #18
    6234:	a33c0200 	teqge	ip, #0
    6238:	07000000 	streq	r0, [r0, -r0]
    623c:	e33e0201 	teq	lr, #268435456	; 0x10000000
    6240:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6244:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    6248:	08c20800 	stmiaeq	r2, {fp}^
    624c:	00010000 	andeq	r0, r1, r0
    6250:	0000a605 	andeq	sl, r0, r5, lsl #12
    6254:	ce3e0200 	cdpgt	2, 3, cr0, cr14, cr0, {0}
    6258:	07000000 	streq	r0, [r0, -r0]
    625c:	03410201 	movteq	r0, #4609	; 0x1201
    6260:	08000001 	stmdaeq	r0, {r0}
    6264:	00001498 	muleq	r0, r8, r4
    6268:	14020800 	strne	r0, [r2], #-2048	; 0x800
    626c:	00010000 	andeq	r0, r1, r0
    6270:	0000db05 	andeq	sp, r0, r5, lsl #22
    6274:	ee410200 	cdp	2, 4, cr0, cr1, cr0, {0}
    6278:	02000000 	andeq	r0, r0, #0
    627c:	08dc0704 	ldmeq	ip, {r2, r8, r9, sl}^
    6280:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    6284:	b401aa03 	strlt	sl, [r1], #-2563	; 0xa03
    6288:	0b000001 	bleq	6294 <__Stack_Size+0x5e94>
    628c:	03005243 	movweq	r5, #579	; 0x243
    6290:	008301ac 	addeq	r0, r3, ip, lsr #3
    6294:	23020000 	movwcs	r0, #8192	; 0x2000
    6298:	25730c00 	ldrbcs	r0, [r3, #-3072]!	; 0xc00
    629c:	ad030000 	stcge	0, cr0, [r3, #-0]
    62a0:	00008301 	andeq	r8, r0, r1, lsl #6
    62a4:	04230200 	strteq	r0, [r3], #-512	; 0x200
    62a8:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    62ac:	01ae0300 			; <UNDEFINED> instruction: 0x01ae0300
    62b0:	00000083 	andeq	r0, r0, r3, lsl #1
    62b4:	0c082302 	stceq	3, cr2, [r8], {2}
    62b8:	000025e5 	andeq	r2, r0, r5, ror #11
    62bc:	8301af03 	movwhi	sl, #7939	; 0x1f03
    62c0:	02000000 	andeq	r0, r0, #0
    62c4:	b90c0c23 	stmdblt	ip, {r0, r1, r5, sl, fp}
    62c8:	03000024 	movweq	r0, #36	; 0x24
    62cc:	008301b0 			; <UNDEFINED> instruction: 0x008301b0
    62d0:	23020000 	movwcs	r0, #8192	; 0x2000
    62d4:	26070c10 			; <UNDEFINED> instruction: 0x26070c10
    62d8:	b1030000 	mrslt	r0, (UNDEF: 3)
    62dc:	00008301 	andeq	r8, r0, r1, lsl #6
    62e0:	14230200 	strtne	r0, [r3], #-512	; 0x200
    62e4:	0026180c 	eoreq	r1, r6, ip, lsl #16
    62e8:	01b20300 			; <UNDEFINED> instruction: 0x01b20300
    62ec:	00000083 	andeq	r0, r0, r3, lsl #1
    62f0:	0c182302 	ldceq	3, cr2, [r8], {2}
    62f4:	00002587 	andeq	r2, r0, r7, lsl #11
    62f8:	8301b303 	movwhi	fp, #4867	; 0x1303
    62fc:	02000000 	andeq	r0, r0, #0
    6300:	220c1c23 	andcs	r1, ip, #8960	; 0x2300
    6304:	03000025 	movweq	r0, #37	; 0x25
    6308:	008301b4 			; <UNDEFINED> instruction: 0x008301b4
    630c:	23020000 	movwcs	r0, #8192	; 0x2000
    6310:	53430b20 	movtpl	r0, #15136	; 0x3b20
    6314:	b5030052 	strlt	r0, [r3, #-82]	; 0x52
    6318:	00008301 	andeq	r8, r0, r1, lsl #6
    631c:	24230200 	strtcs	r0, [r3], #-512	; 0x200
    6320:	24ad0d00 	strtcs	r0, [sp], #3328	; 0xd00
    6324:	b6030000 	strlt	r0, [r3], -r0
    6328:	00011501 	andeq	r1, r1, r1, lsl #10
    632c:	04140e00 	ldreq	r0, [r4], #-3584	; 0xe00
    6330:	00020f19 	andeq	r0, r2, r9, lsl pc
    6334:	26bf0f00 	ldrtcs	r0, [pc], r0, lsl #30
    6338:	1b040000 	blne	106340 <__Stack_Size+0x105f40>
    633c:	0000003e 	andeq	r0, r0, lr, lsr r0
    6340:	0f002302 	svceq	0x00002302
    6344:	00002578 	andeq	r2, r0, r8, ror r5
    6348:	003e1c04 	eorseq	r1, lr, r4, lsl #24
    634c:	23020000 	movwcs	r0, #8192	; 0x2000
    6350:	270a0f04 	strcs	r0, [sl, -r4, lsl #30]
    6354:	1d040000 	stcne	0, cr0, [r4, #-0]
    6358:	0000003e 	andeq	r0, r0, lr, lsr r0
    635c:	0f082302 	svceq	0x00082302
    6360:	000026db 	ldrdeq	r2, [r0], -fp
    6364:	003e1e04 	eorseq	r1, lr, r4, lsl #28
    6368:	23020000 	movwcs	r0, #8192	; 0x2000
    636c:	26600f0c 	strbtcs	r0, [r0], -ip, lsl #30
    6370:	1f040000 	svcne	0x00040000
    6374:	0000003e 	andeq	r0, r0, lr, lsr r0
    6378:	00102302 	andseq	r2, r0, r2, lsl #6
    637c:	00254005 	eoreq	r4, r5, r5
    6380:	c0200400 	eorgt	r0, r0, r0, lsl #8
    6384:	10000001 	andne	r0, r0, r1
    6388:	00003801 	andeq	r3, r0, r1, lsl #16
    638c:	017c0100 	cmneq	ip, r0, lsl #2
    6390:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
    6394:	080014b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip}
    6398:	01007d02 	tsteq	r0, r2, lsl #26
    639c:	05230111 	streq	r0, [r3, #-273]!	; 0x111
    63a0:	9f010000 	svcls	0x00010000
    63a4:	0014b401 	andseq	fp, r4, r1, lsl #8
    63a8:	0014e808 	andseq	lr, r4, r8, lsl #16
    63ac:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    63b0:	00025801 	andeq	r5, r2, r1, lsl #16
    63b4:	26f11200 	ldrbtcs	r1, [r1], r0, lsl #4
    63b8:	9f010000 	svcls	0x00010000
    63bc:	0000003e 	andeq	r0, r0, lr, lsr r0
    63c0:	00002836 	andeq	r2, r0, r6, lsr r8
    63c4:	42011100 	andmi	r1, r1, #0
    63c8:	01000026 	tsteq	r0, r6, lsr #32
    63cc:	000001e9 	andeq	r0, r0, r9, ror #3
    63d0:	00000000 	andeq	r0, r0, r0
    63d4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    63d8:	02900100 	addseq	r0, r0, #0
    63dc:	4c120000 	ldcmi	0, cr0, [r2], {-0}
    63e0:	01000026 	tsteq	r0, r6, lsr #32
    63e4:	000062e9 	andeq	r6, r0, r9, ror #5
    63e8:	00287000 	eoreq	r7, r8, r0
    63ec:	1f3b1300 	svcne	0x003b1300
    63f0:	eb010000 	bl	463f8 <__Stack_Size+0x45ff8>
    63f4:	0000003e 	andeq	r0, r0, lr, lsr r0
    63f8:	00002891 	muleq	r0, r1, r8
    63fc:	74011400 	strvc	r1, [r1], #-1024	; 0x400
    6400:	01000027 	tsteq	r0, r7, lsr #32
    6404:	00010106 	andeq	r0, r1, r6, lsl #2
    6408:	00000000 	andeq	r0, r0, r0
    640c:	02000000 	andeq	r0, r0, #0
    6410:	b901007d 	stmdblt	r1, {r0, r2, r3, r4, r5, r6}
    6414:	15000002 	strne	r0, [r0, #-2]
    6418:	00001a7a 	andeq	r1, r0, sl, ror sl
    641c:	e3010601 	movw	r0, #5633	; 0x1601
    6420:	01000000 	mrseq	r0, (UNDEF: 0)
    6424:	01140050 	tsteq	r4, r0, asr r0
    6428:	000000f3 	strdeq	r0, [r0], -r3
    642c:	01011f01 	tsteq	r1, r1, lsl #30
    6430:	080014e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip}
    6434:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
    6438:	01007d02 	tsteq	r0, r2, lsl #26
    643c:	00000304 	andeq	r0, r0, r4, lsl #6
    6440:	00267a16 	eoreq	r7, r6, r6, lsl sl
    6444:	011f0100 	tsteq	pc, r0, lsl #2
    6448:	0000003e 	andeq	r0, r0, lr, lsr r0
    644c:	000028c6 	andeq	r2, r0, r6, asr #17
    6450:	00255216 	eoreq	r5, r5, r6, lsl r2
    6454:	011f0100 	tsteq	pc, r0, lsl #2
    6458:	0000003e 	andeq	r0, r0, lr, lsr r0
    645c:	000028e7 	andeq	r2, r0, r7, ror #17
    6460:	001f3b17 	andseq	r3, pc, r7, lsl fp	; <UNPREDICTABLE>
    6464:	01210100 	teqeq	r1, r0, lsl #2
    6468:	0000003e 	andeq	r0, r0, lr, lsr r0
    646c:	00002908 	andeq	r2, r0, r8, lsl #18
    6470:	16011400 	strne	r1, [r1], -r0, lsl #8
    6474:	0100000b 	tsteq	r0, fp
    6478:	fc01013c 	stc2	1, cr0, [r1], {60}	; 0x3c
    647c:	08080014 	stmdaeq	r8, {r2, r4}
    6480:	02080015 	andeq	r0, r8, #21
    6484:	2d01007d 	stccs	0, cr0, [r1, #-500]	; 0xfffffe0c
    6488:	15000003 	strne	r0, [r0, #-3]
    648c:	00001a7a 	andeq	r1, r0, sl, ror sl
    6490:	e3013c01 	movw	r3, #7169	; 0x1c01
    6494:	01000000 	mrseq	r0, (UNDEF: 0)
    6498:	01140050 	tsteq	r4, r0, asr r0
    649c:	00000018 	andeq	r0, r0, r8, lsl r0
    64a0:	01014f01 	tsteq	r1, r1, lsl #30
    64a4:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
    64a8:	0800151c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip}
    64ac:	01007d02 	tsteq	r0, r2, lsl #26
    64b0:	00000368 	andeq	r0, r0, r8, ror #6
    64b4:	0026f916 	eoreq	pc, r6, r6, lsl r9	; <UNPREDICTABLE>
    64b8:	014f0100 	mrseq	r0, (UNDEF: 95)
    64bc:	0000003e 	andeq	r0, r0, lr, lsr r0
    64c0:	00002945 	andeq	r2, r0, r5, asr #18
    64c4:	001f3b17 	andseq	r3, pc, r7, lsl fp	; <UNPREDICTABLE>
    64c8:	01510100 	cmpeq	r1, r0, lsl #2
    64cc:	0000003e 	andeq	r0, r0, lr, lsr r0
    64d0:	00002966 	andeq	r2, r0, r6, ror #18
    64d4:	ae011800 	cdpge	8, 0, cr1, cr1, cr0, {0}
    64d8:	01000008 	tsteq	r0, r8
    64dc:	6201016d 	andvs	r0, r1, #1073741851	; 0x4000001b
    64e0:	1c000000 	stcne	0, cr0, [r0], {-0}
    64e4:	2c080015 	stccs	0, cr0, [r8], {21}
    64e8:	02080015 	andeq	r0, r8, #21
    64ec:	1401007d 	strne	r0, [r1], #-125	; 0x7d
    64f0:	00060501 	andeq	r0, r6, r1, lsl #10
    64f4:	01840100 	orreq	r0, r4, r0, lsl #2
    64f8:	00152c01 	andseq	r2, r5, r1, lsl #24
    64fc:	00154008 	andseq	r4, r5, r8
    6500:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    6504:	0003bd01 	andeq	fp, r3, r1, lsl #26
    6508:	26aa1600 	strtcs	r1, [sl], r0, lsl #12
    650c:	84010000 	strhi	r0, [r1], #-0
    6510:	00003e01 	andeq	r3, r0, r1, lsl #28
    6514:	00299b00 	eoreq	r9, r9, r0, lsl #22
    6518:	1f3b1700 	svcne	0x003b1700
    651c:	86010000 	strhi	r0, [r1], -r0
    6520:	00003e01 	andeq	r3, r0, r1, lsl #28
    6524:	0029bc00 	eoreq	fp, r9, r0, lsl #24
    6528:	01140000 	tsteq	r4, r0
    652c:	00000635 	andeq	r0, r0, r5, lsr r6
    6530:	0101a501 	tsteq	r1, r1, lsl #10
    6534:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
    6538:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
    653c:	01007d02 	tsteq	r0, r2, lsl #26
    6540:	000003f8 	strdeq	r0, [r0], -r8
    6544:	0024c216 	eoreq	ip, r4, r6, lsl r2
    6548:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    654c:	0000003e 	andeq	r0, r0, lr, lsr r0
    6550:	000029f1 	strdeq	r2, [r0], -r1
    6554:	001f3b17 	andseq	r3, pc, r7, lsl fp	; <UNPREDICTABLE>
    6558:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
    655c:	0000003e 	andeq	r0, r0, lr, lsr r0
    6560:	00002a12 	andeq	r2, r0, r2, lsl sl
    6564:	79011400 	stmdbvc	r1, {sl, ip}
    6568:	01000001 	tsteq	r0, r1
    656c:	540101c6 	strpl	r0, [r1], #-454	; 0x1c6
    6570:	68080015 	stmdavs	r8, {r0, r2, r4}
    6574:	02080015 	andeq	r0, r8, #21
    6578:	3301007d 	movwcc	r0, #4221	; 0x107d
    657c:	16000004 	strne	r0, [r0], -r4
    6580:	000024c2 	andeq	r2, r0, r2, asr #9
    6584:	3e01c601 	cfmadd32cc	mvax0, mvfx12, mvfx1, mvfx1
    6588:	47000000 	strmi	r0, [r0, -r0]
    658c:	1700002a 	strne	r0, [r0, -sl, lsr #32]
    6590:	00001f3b 	andeq	r1, r0, fp, lsr pc
    6594:	3e01c801 	cdpcc	8, 0, cr12, cr1, cr1, {0}
    6598:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    659c:	0000002a 	andeq	r0, r0, sl, lsr #32
    65a0:	25c50114 	strbcs	r0, [r5, #276]	; 0x114
    65a4:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    65a8:	00000101 	andeq	r0, r0, r1, lsl #2
    65ac:	00000000 	andeq	r0, r0, r0
    65b0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    65b4:	046c0100 	strbteq	r0, [ip], #-256	; 0x100
    65b8:	87160000 	ldrhi	r0, [r6, -r0]
    65bc:	01000027 	tsteq	r0, r7, lsr #32
    65c0:	006201e9 	rsbeq	r0, r2, r9, ror #3
    65c4:	2a9d0000 	bcs	fe7465cc <SCS_BASE+0x1e7385cc>
    65c8:	7a150000 	bvc	5465d0 <__Stack_Size+0x5461d0>
    65cc:	0100001a 	tsteq	r0, sl, lsl r0
    65d0:	00e301e9 	rsceq	r0, r3, r9, ror #3
    65d4:	51010000 	mrspl	r0, (UNDEF: 1)
    65d8:	21011400 	tstcs	r1, r0, lsl #8
    65dc:	01000007 	tsteq	r0, r7
    65e0:	68010208 	stmdavs	r1, {r3, r9}
    65e4:	74080015 	strvc	r0, [r8], #-21
    65e8:	02080015 	andeq	r0, r8, #21
    65ec:	9501007d 	strls	r0, [r1, #-125]	; 0x7d
    65f0:	15000004 	strne	r0, [r0, #-4]
    65f4:	00002699 	muleq	r0, r9, r6
    65f8:	3e020801 	cdpcc	8, 0, cr0, cr2, cr1, {0}
    65fc:	01000000 	mrseq	r0, (UNDEF: 0)
    6600:	01140050 	tsteq	r4, r0, asr r0
    6604:	000024cb 	andeq	r2, r0, fp, asr #9
    6608:	01021d01 	tsteq	r2, r1, lsl #26
	...
    6614:	01007d02 	tsteq	r0, r2, lsl #26
    6618:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    661c:	00253616 	eoreq	r3, r5, r6, lsl r6
    6620:	021d0100 	andseq	r0, sp, #0
    6624:	0000003e 	andeq	r0, r0, lr, lsr r0
    6628:	00002ad7 	ldrdeq	r2, [r0], -r7
    662c:	001f3b17 	andseq	r3, pc, r7, lsl fp	; <UNPREDICTABLE>
    6630:	021f0100 	andseq	r0, pc, #0
    6634:	0000003e 	andeq	r0, r0, lr, lsr r0
    6638:	00002af8 	strdeq	r2, [r0], -r8
    663c:	1a011400 	bne	4b644 <__Stack_Size+0x4b244>
    6640:	01000027 	tsteq	r0, r7, lsr #32
    6644:	0001023c 	andeq	r0, r1, ip, lsr r2
    6648:	00000000 	andeq	r0, r0, r0
    664c:	02000000 	andeq	r0, r0, #0
    6650:	fb01007d 	blx	4684e <__Stack_Size+0x4644e>
    6654:	16000004 	strne	r0, [r0], -r4
    6658:	0000250a 	andeq	r2, r0, sl, lsl #10
    665c:	62023c01 	andvs	r3, r2, #256	; 0x100
    6660:	2d000000 	stccs	0, cr0, [r0, #-0]
    6664:	0000002b 	andeq	r0, r0, fp, lsr #32
    6668:	25da0114 	ldrbcs	r0, [sl, #276]	; 0x114
    666c:	63010000 	movwvs	r0, #4096	; 0x1000
    6670:	00000102 	andeq	r0, r0, r2, lsl #2
    6674:	00000000 	andeq	r0, r0, r0
    6678:	7d020000 	stcvc	0, cr0, [r2, #-0]
    667c:	05240100 	streq	r0, [r4, #-256]!	; 0x100
    6680:	7a150000 	bvc	546688 <__Stack_Size+0x546288>
    6684:	0100001a 	tsteq	r0, sl, lsl r0
    6688:	00e30263 	rsceq	r0, r3, r3, ror #4
    668c:	50010000 	andpl	r0, r1, r0
    6690:	88011400 	stmdahi	r1, {sl, ip}
    6694:	01000026 	tsteq	r0, r6, lsr #32
    6698:	00010279 	andeq	r0, r1, r9, ror r2
    669c:	00000000 	andeq	r0, r0, r0
    66a0:	02000000 	andeq	r0, r0, #0
    66a4:	4f01007d 	svcmi	0x0001007d
    66a8:	16000005 	strne	r0, [r0], -r5
    66ac:	0000259d 	muleq	r0, sp, r5
    66b0:	3e027901 	cdpcc	9, 0, cr7, cr2, cr1, {0}
    66b4:	67000000 	strvs	r0, [r0, -r0]
    66b8:	0000002b 	andeq	r0, r0, fp, lsr #32
    66bc:	274b0114 	smlaldcs	r0, fp, r4, r1
    66c0:	8c010000 	stchi	0, cr0, [r1], {-0}
    66c4:	00000102 	andeq	r0, r0, r2, lsl #2
    66c8:	00000000 	andeq	r0, r0, r0
    66cc:	7d020000 	stcvc	0, cr0, [r2, #-0]
    66d0:	05780100 	ldrbeq	r0, [r8, #-256]!	; 0x100
    66d4:	7a150000 	bvc	5466dc <__Stack_Size+0x5462dc>
    66d8:	0100001a 	tsteq	r0, sl, lsl r0
    66dc:	00e3028c 	rsceq	r0, r3, ip, lsl #5
    66e0:	50010000 	andpl	r0, r1, r0
    66e4:	39011900 	stmdbcc	r1, {r8, fp, ip}
    66e8:	01000027 	tsteq	r0, r7, lsr #32
    66ec:	7401029c 	strvc	r0, [r1], #-668	; 0x29c
    66f0:	fc080015 	stc2	0, cr0, [r8], {21}
    66f4:	88080015 	stmdahi	r8, {r0, r2, r4}
    66f8:	0100002b 	tsteq	r0, fp, lsr #32
    66fc:	000005e2 	andeq	r0, r0, r2, ror #11
    6700:	0026d015 	eoreq	sp, r6, r5, lsl r0
    6704:	029c0100 	addseq	r0, ip, #0
    6708:	000005e2 	andeq	r0, r0, r2, ror #11
    670c:	741a5001 	ldrvc	r5, [sl], #-1
    6710:	0100706d 	tsteq	r0, sp, rrx
    6714:	003e029e 	mlaseq	lr, lr, r2, r0
    6718:	2ba80000 	blcs	fea06720 <SCS_BASE+0x1e9f8720>
    671c:	d2170000 	andsle	r0, r7, #0
    6720:	01000025 	tsteq	r0, r5, lsr #32
    6724:	003e029e 	mlaseq	lr, lr, r2, r0
    6728:	2c300000 	ldccs	0, cr0, [r0], #-0
    672c:	fd170000 	ldc2	0, cr0, [r7, #-0]
    6730:	01000025 	tsteq	r0, r5, lsr #32
    6734:	003e029e 	mlaseq	lr, lr, r2, r0
    6738:	2c600000 	stclcs	0, cr0, [r0], #-0
    673c:	eb170000 	bl	5c6744 <__Stack_Size+0x5c6344>
    6740:	01000026 	tsteq	r0, r6, lsr #32
    6744:	003e029e 	mlaseq	lr, lr, r2, r0
    6748:	2c850000 	stccs	0, cr0, [r5], {0}
    674c:	1b000000 	blne	6754 <__Stack_Size+0x6354>
    6750:	00020f04 	andeq	r0, r2, r4, lsl #30
    6754:	5d011400 	cfstrspl	mvf1, [r1, #-0]
    6758:	01000025 	tsteq	r0, r5, lsr #32
    675c:	00010300 	andeq	r0, r1, r0, lsl #6
    6760:	00000000 	andeq	r0, r0, r0
    6764:	02000000 	andeq	r0, r0, #0
    6768:	2101007d 	tstcs	r1, sp, ror r0
    676c:	16000006 	strne	r0, [r0], -r6
    6770:	0000278e 	andeq	r2, r0, lr, lsl #15
    6774:	3e030001 	cdpcc	0, 0, cr0, cr3, cr1, {0}
    6778:	10000000 	andne	r0, r0, r0
    677c:	1500002d 	strne	r0, [r0, #-45]	; 0x2d
    6780:	00001a7a 	andeq	r1, r0, sl, ror sl
    6784:	e3030001 	movw	r0, #12289	; 0x3001
    6788:	01000000 	mrseq	r0, (UNDEF: 0)
    678c:	01140051 	tsteq	r4, r1, asr r0
    6790:	00000ada 	ldrdeq	r0, [r0], -sl
    6794:	01032101 	tsteq	r3, r1, lsl #2
    6798:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
    679c:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
    67a0:	01007d02 	tsteq	r0, r2, lsl #26
    67a4:	0000065a 	andeq	r0, r0, sl, asr r6
    67a8:	00252716 	eoreq	r2, r5, r6, lsl r7
    67ac:	03210100 	teqeq	r1, #0
    67b0:	0000003e 	andeq	r0, r0, lr, lsr r0
    67b4:	00002d4a 	andeq	r2, r0, sl, asr #26
    67b8:	001a7a15 	andseq	r7, sl, r5, lsl sl
    67bc:	03210100 	teqeq	r1, #0
    67c0:	000000e3 	andeq	r0, r0, r3, ror #1
    67c4:	14005101 	strne	r5, [r0], #-257	; 0x101
    67c8:	0004b801 	andeq	fp, r4, r1, lsl #16
    67cc:	03430100 	movteq	r0, #12544	; 0x3100
    67d0:	00161401 	andseq	r1, r6, r1, lsl #8
    67d4:	00162c08 	andseq	r2, r6, r8, lsl #24
    67d8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    67dc:	00069301 	andeq	r9, r6, r1, lsl #6
    67e0:	25ee1600 	strbcs	r1, [lr, #1536]!	; 0x600
    67e4:	43010000 	movwmi	r0, #4096	; 0x1000
    67e8:	00003e03 	andeq	r3, r0, r3, lsl #28
    67ec:	002d8400 	eoreq	r8, sp, r0, lsl #8
    67f0:	1a7a1500 	bne	1e8bbf8 <__Stack_Size+0x1e8b7f8>
    67f4:	43010000 	movwmi	r0, #4096	; 0x1000
    67f8:	0000e303 	andeq	lr, r0, r3, lsl #6
    67fc:	00510100 	subseq	r0, r1, r0, lsl #2
    6800:	1f650114 	svcne	0x00650114
    6804:	63010000 	movwvs	r0, #4096	; 0x1000
    6808:	162c0103 	strtne	r0, [ip], -r3, lsl #2
    680c:	16440800 	strbne	r0, [r4], -r0, lsl #16
    6810:	7d020800 	stcvc	8, cr0, [r2, #-0]
    6814:	06cc0100 	strbeq	r0, [ip], r0, lsl #2
    6818:	27160000 	ldrcs	r0, [r6, -r0]
    681c:	01000025 	tsteq	r0, r5, lsr #32
    6820:	003e0363 	eorseq	r0, lr, r3, ror #6
    6824:	2dbe0000 	ldccs	0, cr0, [lr]
    6828:	7a150000 	bvc	546830 <__Stack_Size+0x546430>
    682c:	0100001a 	tsteq	r0, sl, lsl r0
    6830:	00e30363 	rsceq	r0, r3, r3, ror #6
    6834:	51010000 	mrspl	r0, (UNDEF: 1)
    6838:	ae011400 	cfcpysge	mvf1, mvf1
    683c:	01000025 	tsteq	r0, r5, lsr #32
    6840:	44010384 	strmi	r0, [r1], #-900	; 0x384
    6844:	5c080016 	stcpl	0, cr0, [r8], {22}
    6848:	02080016 	andeq	r0, r8, #22
    684c:	0501007d 	streq	r0, [r1, #-125]	; 0x7d
    6850:	16000007 	strne	r0, [r0], -r7
    6854:	000025ee 	andeq	r2, r0, lr, ror #11
    6858:	3e038401 	cdpcc	4, 0, cr8, cr3, cr1, {0}
    685c:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    6860:	1500002d 	strne	r0, [r0, #-45]	; 0x2d
    6864:	00001a7a 	andeq	r1, r0, sl, ror sl
    6868:	e3038401 	movw	r8, #13313	; 0x3401
    686c:	01000000 	mrseq	r0, (UNDEF: 0)
    6870:	01140051 	tsteq	r4, r1, asr r0
    6874:	0000262f 	andeq	r2, r0, pc, lsr #12
    6878:	01039c01 	tsteq	r3, r1, lsl #24
	...
    6884:	01007d02 	tsteq	r0, r2, lsl #26
    6888:	0000072e 	andeq	r0, r0, lr, lsr #14
    688c:	001a7a15 	andseq	r7, sl, r5, lsl sl
    6890:	039c0100 	orrseq	r0, ip, #0
    6894:	000000e3 	andeq	r0, r0, r3, ror #1
    6898:	14005001 	strne	r5, [r0], #-1
    689c:	00275901 	eoreq	r5, r7, r1, lsl #18
    68a0:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    68a4:	00000001 	andeq	r0, r0, r1
    68a8:	00000000 	andeq	r0, r0, r0
    68ac:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    68b0:	00075701 	andeq	r5, r7, r1, lsl #14
    68b4:	1a7a1500 	bne	1e8bcbc <__Stack_Size+0x1e8b8bc>
    68b8:	ac010000 	stcge	0, cr0, [r1], {-0}
    68bc:	0000e303 	andeq	lr, r0, r3, lsl #6
    68c0:	00500100 	subseq	r0, r0, r0, lsl #2
    68c4:	258f0114 	strcs	r0, [pc, #276]	; 69e0 <__Stack_Size+0x65e0>
    68c8:	c1010000 	mrsgt	r0, (UNDEF: 1)
    68cc:	00000103 	andeq	r0, r0, r3, lsl #2
    68d0:	00000000 	andeq	r0, r0, r0
    68d4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    68d8:	07800100 	streq	r0, [r0, r0, lsl #2]
    68dc:	7f150000 	svcvc	0x00150000
    68e0:	01000027 	tsteq	r0, r7, lsr #32
    68e4:	006203c1 	rsbeq	r0, r2, r1, asr #7
    68e8:	50010000 	andpl	r0, r1, r0
    68ec:	32011c00 	andcc	r1, r1, #0
    68f0:	01000007 	tsteq	r0, r7
    68f4:	b80103dd 	stmdalt	r1, {r0, r2, r3, r4, r6, r7, r8, r9}
    68f8:	5c000000 	stcpl	0, cr0, [r0], {-0}
    68fc:	84080016 	strhi	r0, [r8], #-22
    6900:	02080016 	andeq	r0, r8, #22
    6904:	df01007d 	svcle	0x0001007d
    6908:	16000007 	strne	r0, [r0], -r7
    690c:	00002671 	andeq	r2, r0, r1, ror r6
    6910:	6203dd01 	andvs	sp, r3, #64	; 0x40
    6914:	32000000 	andcc	r0, r0, #0
    6918:	1a00002e 	bne	69d8 <__Stack_Size+0x65d8>
    691c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    6920:	3e03df01 	cdpcc	15, 0, cr13, cr3, cr1, {0}
    6924:	53000000 	movwpl	r0, #0
    6928:	1700002e 	strne	r0, [r0, -lr, lsr #32]
    692c:	0000260e 	andeq	r2, r0, lr, lsl #12
    6930:	3e03e001 	cdpcc	0, 0, cr14, cr3, cr1, {0}
    6934:	ad000000 	stcge	0, cr0, [r0, #-0]
    6938:	1700002e 	strne	r0, [r0, -lr, lsr #32]
    693c:	00001c4a 	andeq	r1, r0, sl, asr #24
    6940:	b803e101 	stmdalt	r3, {r0, r8, sp, lr, pc}
    6944:	e3000000 	movw	r0, #0
    6948:	0000002e 	andeq	r0, r0, lr, lsr #32
    694c:	01c5011d 	biceq	r0, r5, sp, lsl r1
    6950:	c6010000 	strgt	r0, [r1], -r0
    6954:	00010301 	andeq	r0, r1, r1, lsl #6
    6958:	00168400 	andseq	r8, r6, r0, lsl #8
    695c:	0016ae08 	andseq	sl, r6, r8, lsl #28
    6960:	002f0e08 	eoreq	r0, pc, r8, lsl #28
    6964:	084f0100 	stmdaeq	pc, {r8}^	; <UNPREDICTABLE>
    6968:	20130000 	andscs	r0, r3, r0
    696c:	01000026 	tsteq	r0, r6, lsr #32
    6970:	000083c8 	andeq	r8, r0, r8, asr #7
    6974:	002f2e00 	eoreq	r2, pc, r0, lsl #28
    6978:	1c431300 	mcrrne	3, 0, r1, r3, cr0
    697c:	c9010000 	stmdbgt	r1, {}	; <UNPREDICTABLE>
    6980:	00000103 	andeq	r0, r0, r3, lsl #2
    6984:	00002f4d 	andeq	r2, r0, sp, asr #30
    6988:	0026b513 	eoreq	fp, r6, r3, lsl r5
    698c:	b8ca0100 	stmialt	sl, {r8}^
    6990:	72000000 	andvc	r0, r0, #0
    6994:	1e00002f 	cdpne	0, 0, cr0, cr0, cr15, {1}
    6998:	08001690 	stmdaeq	r0, {r4, r7, r9, sl, ip}
    699c:	00000780 	andeq	r0, r0, r0, lsl #15
    69a0:	0000083e 	andeq	r0, r0, lr, lsr r8
    69a4:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
    69a8:	20003108 	andcs	r3, r0, r8, lsl #2
    69ac:	080016a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, ip}
    69b0:	00000780 	andeq	r0, r0, r0, lsl #15
    69b4:	0250011f 	subseq	r0, r0, #-1073741817	; 0xc0000007
    69b8:	00003108 	andeq	r3, r0, r8, lsl #2
    69bc:	09080121 	stmdbeq	r8, {r0, r5, r8}
    69c0:	10010000 	andne	r0, r1, r0
    69c4:	16b00104 	ldrtne	r0, [r0], r4, lsl #2
    69c8:	16c00800 	strbne	r0, [r0], r0, lsl #16
    69cc:	7d020800 	stcvc	8, cr0, [r2, #-0]
    69d0:	011c0100 	tsteq	ip, r0, lsl #2
    69d4:	00002512 	andeq	r2, r0, r2, lsl r5
    69d8:	01042401 	tsteq	r4, r1, lsl #8
    69dc:	000000c3 	andeq	r0, r0, r3, asr #1
	...
    69e8:	01007d02 	tsteq	r0, r2, lsl #26
    69ec:	000008a4 	andeq	r0, r0, r4, lsr #17
    69f0:	00278716 	eoreq	r8, r7, r6, lsl r7
    69f4:	04240100 	strteq	r0, [r4], #-256	; 0x100
    69f8:	00000062 	andeq	r0, r0, r2, rrx
    69fc:	00002f85 	andeq	r2, r0, r5, lsl #31
    6a00:	001c4a17 	andseq	r4, ip, r7, lsl sl
    6a04:	04260100 	strteq	r0, [r6], #-256	; 0x100
    6a08:	000000c3 	andeq	r0, r0, r3, asr #1
    6a0c:	00002fa6 	andeq	r2, r0, r6, lsr #31
    6a10:	dc011400 	cfstrsle	mvf1, [r1], {-0}
    6a14:	01000024 	tsteq	r0, r4, lsr #32
    6a18:	00010447 	andeq	r0, r1, r7, asr #8
    6a1c:	00000000 	andeq	r0, r0, r0
    6a20:	02000000 	andeq	r0, r0, #0
    6a24:	cd01007d 	stcgt	0, cr0, [r1, #-500]	; 0xfffffe0c
    6a28:	15000008 	strne	r0, [r0, #-8]
    6a2c:	00002787 	andeq	r2, r0, r7, lsl #15
    6a30:	62044701 	andvs	r4, r4, #262144	; 0x40000
    6a34:	01000000 	mrseq	r0, (UNDEF: 0)
    6a38:	73220050 	teqvc	r2, #80	; 0x50
    6a3c:	dd000000 	stcle	0, cr0, [r0, #-0]
    6a40:	23000008 	movwcs	r0, #8
    6a44:	0000010e 	andeq	r0, r0, lr, lsl #2
    6a48:	2824000f 	stmdacs	r4!, {r0, r1, r2, r3}
    6a4c:	01000027 	tsteq	r0, r7, lsr #32
    6a50:	0008ee6f 	andeq	lr, r8, pc, ror #28
    6a54:	81030500 	tsthi	r3, r0, lsl #10
    6a58:	04080027 	streq	r0, [r8], #-39	; 0x27
    6a5c:	000008cd 	andeq	r0, r0, sp, asr #17
    6a60:	00007322 	andeq	r7, r0, r2, lsr #6
    6a64:	00090300 	andeq	r0, r9, r0, lsl #6
    6a68:	010e2300 	mrseq	r2, ELR_hyp
    6a6c:	00030000 	andeq	r0, r3, r0
    6a70:	00279c24 	eoreq	r9, r7, r4, lsr #24
    6a74:	14700100 	ldrbtne	r0, [r0], #-256	; 0x100
    6a78:	05000009 	streq	r0, [r0, #-9]
    6a7c:	00279103 	eoreq	r9, r7, r3, lsl #2
    6a80:	08f30408 	ldmeq	r3!, {r3, sl}^
    6a84:	65000000 	strvs	r0, [r0, #-0]
    6a88:	02000021 	andeq	r0, r0, #33	; 0x21
    6a8c:	0018f000 	andseq	pc, r8, r0
    6a90:	96010400 	strls	r0, [r1], -r0, lsl #8
    6a94:	01000006 	tsteq	r0, r6
    6a98:	00002d80 	andeq	r2, r0, r0, lsl #27
    6a9c:	00000b71 	andeq	r0, r0, r1, ror fp
    6aa0:	00000810 	andeq	r0, r0, r0, lsl r8
	...
    6aac:	00001cc5 	andeq	r1, r0, r5, asr #25
    6ab0:	d8050402 	stmdale	r5, {r1, sl}
    6ab4:	02000007 	andeq	r0, r0, #7
    6ab8:	07aa0502 	streq	r0, [sl, r2, lsl #10]!
    6abc:	01020000 	mrseq	r0, (UNDEF: 2)
    6ac0:	00098906 	andeq	r8, r9, r6, lsl #18
    6ac4:	33750300 	cmncc	r5, #0
    6ac8:	27020032 	smladxcs	r2, r2, r0, r0
    6acc:	00000049 	andeq	r0, r0, r9, asr #32
    6ad0:	e5070402 	str	r0, [r7, #-1026]	; 0x402
    6ad4:	03000008 	movweq	r0, #8
    6ad8:	00363175 	eorseq	r3, r6, r5, ror r1
    6adc:	005b2802 	subseq	r2, fp, r2, lsl #16
    6ae0:	02020000 	andeq	r0, r2, #0
    6ae4:	000bce07 	andeq	ip, fp, r7, lsl #28
    6ae8:	38750300 	ldmdacc	r5!, {r8, r9}^
    6aec:	6c290200 	sfmvs	f0, 4, [r9], #-0
    6af0:	02000000 	andeq	r0, r0, #0
    6af4:	09870801 	stmibeq	r7, {r0, fp}
    6af8:	ca040000 	bgt	106b00 <__Stack_Size+0x106700>
    6afc:	02000003 	andeq	r0, r0, #3
    6b00:	00007e2f 	andeq	r7, r0, pc, lsr #28
    6b04:	00490500 	subeq	r0, r9, r0, lsl #10
    6b08:	46040000 	strmi	r0, [r4], -r0
    6b0c:	02000002 	andeq	r0, r0, #2
    6b10:	00008e30 	andeq	r8, r0, r0, lsr lr
    6b14:	005b0500 	subseq	r0, fp, r0, lsl #10
    6b18:	01060000 	mrseq	r0, (UNDEF: 6)
    6b1c:	00a83c02 	adceq	r3, r8, r2, lsl #24
    6b20:	c1070000 	mrsgt	r0, (UNDEF: 7)
    6b24:	0000001e 	andeq	r0, r0, lr, lsl r0
    6b28:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    6b2c:	04000100 	streq	r0, [r0], #-256	; 0x100
    6b30:	00000739 	andeq	r0, r0, r9, lsr r7
    6b34:	00933c02 	addseq	r3, r3, r2, lsl #24
    6b38:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
    6b3c:	02000025 	andeq	r0, r0, #37	; 0x25
    6b40:	0000933c 	andeq	r9, r0, ip, lsr r3
    6b44:	02010600 	andeq	r0, r1, #0
    6b48:	0000d33e 	andeq	sp, r0, lr, lsr r3
    6b4c:	04b00700 	ldrteq	r0, [r0], #1792	; 0x700
    6b50:	07000000 	streq	r0, [r0, -r0]
    6b54:	000008c2 	andeq	r0, r0, r2, asr #17
    6b58:	a6040001 	strge	r0, [r4], -r1
    6b5c:	02000000 	andeq	r0, r0, #0
    6b60:	0000be3e 	andeq	fp, r0, lr, lsr lr
    6b64:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6b68:	000008dc 	ldrdeq	r0, [r0], -ip
    6b6c:	0b035009 	bleq	dab98 <__Stack_Size+0xda798>
    6b70:	00034602 	andeq	r4, r3, r2, lsl #12
    6b74:	52430a00 	subpl	r0, r3, #0
    6b78:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    6b7c:	00008302 	andeq	r8, r0, r2, lsl #6
    6b80:	00230200 	eoreq	r0, r3, r0, lsl #4
    6b84:	0007640b 	andeq	r6, r7, fp, lsl #8
    6b88:	020e0300 	andeq	r0, lr, #0
    6b8c:	00000050 	andeq	r0, r0, r0, asr r0
    6b90:	0a022302 	beq	8f7a0 <__Stack_Size+0x8f3a0>
    6b94:	00325243 	eorseq	r5, r2, r3, asr #4
    6b98:	83020f03 	movwhi	r0, #12035	; 0x2f03
    6b9c:	02000000 	andeq	r0, r0, #0
    6ba0:	6e0b0423 	cdpvs	4, 0, cr0, cr11, cr3, {1}
    6ba4:	03000007 	movweq	r0, #7
    6ba8:	00500210 	subseq	r0, r0, r0, lsl r2
    6bac:	23020000 	movwcs	r0, #8192	; 0x2000
    6bb0:	051e0b06 	ldreq	r0, [lr, #-2822]	; 0xb06
    6bb4:	11030000 	mrsne	r0, (UNDEF: 3)
    6bb8:	00008302 	andeq	r8, r0, r2, lsl #6
    6bbc:	08230200 	stmdaeq	r3!, {r9}
    6bc0:	0007780b 	andeq	r7, r7, fp, lsl #16
    6bc4:	02120300 	andseq	r0, r2, #0
    6bc8:	00000050 	andeq	r0, r0, r0, asr r0
    6bcc:	0b0a2302 	bleq	28f7dc <__Stack_Size+0x28f3dc>
    6bd0:	000003e8 	andeq	r0, r0, r8, ror #7
    6bd4:	83021303 	movwhi	r1, #8963	; 0x2303
    6bd8:	02000000 	andeq	r0, r0, #0
    6bdc:	820b0c23 	andhi	r0, fp, #8960	; 0x2300
    6be0:	03000007 	movweq	r0, #7
    6be4:	00500214 	subseq	r0, r0, r4, lsl r2
    6be8:	23020000 	movwcs	r0, #8192	; 0x2000
    6bec:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
    6bf0:	02150300 	andseq	r0, r5, #0
    6bf4:	00000083 	andeq	r0, r0, r3, lsl #1
    6bf8:	0b102302 	bleq	40f808 <__Stack_Size+0x40f408>
    6bfc:	0000078c 	andeq	r0, r0, ip, lsl #15
    6c00:	50021603 	andpl	r1, r2, r3, lsl #12
    6c04:	02000000 	andeq	r0, r0, #0
    6c08:	450a1223 	strmi	r1, [sl, #-547]	; 0x223
    6c0c:	03005247 	movweq	r5, #583	; 0x247
    6c10:	00830217 	addeq	r0, r3, r7, lsl r2
    6c14:	23020000 	movwcs	r0, #8192	; 0x2000
    6c18:	07960b14 			; <UNDEFINED> instruction: 0x07960b14
    6c1c:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    6c20:	00005002 	andeq	r5, r0, r2
    6c24:	16230200 	strtne	r0, [r3], -r0, lsl #4
    6c28:	00027a0b 	andeq	r7, r2, fp, lsl #20
    6c2c:	02190300 	andseq	r0, r9, #0
    6c30:	00000083 	andeq	r0, r0, r3, lsl #1
    6c34:	0b182302 	bleq	60f844 <__Stack_Size+0x60f444>
    6c38:	000007a0 	andeq	r0, r0, r0, lsr #15
    6c3c:	50021a03 	andpl	r1, r2, r3, lsl #20
    6c40:	02000000 	andeq	r0, r0, #0
    6c44:	800b1a23 	andhi	r1, fp, r3, lsr #20
    6c48:	03000002 	movweq	r0, #2
    6c4c:	0083021b 	addeq	r0, r3, fp, lsl r2
    6c50:	23020000 	movwcs	r0, #8192	; 0x2000
    6c54:	0c410b1c 	vmoveq	d12, r0, r1
    6c58:	1c030000 	stcne	0, cr0, [r3], {-0}
    6c5c:	00005002 	andeq	r5, r0, r2
    6c60:	1e230200 	cdpne	2, 2, cr0, cr3, cr0, {0}
    6c64:	0004980b 	andeq	r9, r4, fp, lsl #16
    6c68:	021d0300 	andseq	r0, sp, #0
    6c6c:	00000083 	andeq	r0, r0, r3, lsl #1
    6c70:	0b202302 	bleq	80f880 <__Stack_Size+0x80f480>
    6c74:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    6c78:	50021e03 	andpl	r1, r2, r3, lsl #28
    6c7c:	02000000 	andeq	r0, r0, #0
    6c80:	430a2223 	movwmi	r2, #41507	; 0xa223
    6c84:	0300544e 	movweq	r5, #1102	; 0x44e
    6c88:	0083021f 	addeq	r0, r3, pc, lsl r2
    6c8c:	23020000 	movwcs	r0, #8192	; 0x2000
    6c90:	07be0b24 	ldreq	r0, [lr, r4, lsr #22]!
    6c94:	20030000 	andcs	r0, r3, r0
    6c98:	00005002 	andeq	r5, r0, r2
    6c9c:	26230200 	strtcs	r0, [r3], -r0, lsl #4
    6ca0:	4353500a 	cmpmi	r3, #10
    6ca4:	02210300 	eoreq	r0, r1, #0
    6ca8:	00000083 	andeq	r0, r0, r3, lsl #1
    6cac:	0b282302 	bleq	a0f8bc <__Stack_Size+0xa0f4bc>
    6cb0:	00000a1f 	andeq	r0, r0, pc, lsl sl
    6cb4:	50022203 	andpl	r2, r2, r3, lsl #4
    6cb8:	02000000 	andeq	r0, r0, #0
    6cbc:	410a2a23 	tstmi	sl, r3, lsr #20
    6cc0:	03005252 	movweq	r5, #594	; 0x252
    6cc4:	00830223 	addeq	r0, r3, r3, lsr #4
    6cc8:	23020000 	movwcs	r0, #8192	; 0x2000
    6ccc:	0a2a0b2c 	beq	a89984 <__Stack_Size+0xa89584>
    6cd0:	24030000 	strcs	r0, [r3], #-0
    6cd4:	00005002 	andeq	r5, r0, r2
    6cd8:	2e230200 	cdpcs	2, 2, cr0, cr3, cr0, {0}
    6cdc:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
    6ce0:	02250300 	eoreq	r0, r5, #0
    6ce4:	00000083 	andeq	r0, r0, r3, lsl #1
    6ce8:	0b302302 	bleq	c0f8f8 <__Stack_Size+0xc0f4f8>
    6cec:	00000a35 	andeq	r0, r0, r5, lsr sl
    6cf0:	50022603 	andpl	r2, r2, r3, lsl #12
    6cf4:	02000000 	andeq	r0, r0, #0
    6cf8:	660b3223 	strvs	r3, [fp], -r3, lsr #4
    6cfc:	03000002 	movweq	r0, #2
    6d00:	00830227 	addeq	r0, r3, r7, lsr #4
    6d04:	23020000 	movwcs	r0, #8192	; 0x2000
    6d08:	0a400b34 	beq	10099e0 <__Stack_Size+0x10095e0>
    6d0c:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    6d10:	00005002 	andeq	r5, r0, r2
    6d14:	36230200 	strtcc	r0, [r3], -r0, lsl #4
    6d18:	00026b0b 	andeq	r6, r2, fp, lsl #22
    6d1c:	02290300 	eoreq	r0, r9, #0
    6d20:	00000083 	andeq	r0, r0, r3, lsl #1
    6d24:	0b382302 	bleq	e0f934 <__Stack_Size+0xe0f534>
    6d28:	00000a4b 	andeq	r0, r0, fp, asr #20
    6d2c:	50022a03 	andpl	r2, r2, r3, lsl #20
    6d30:	02000000 	andeq	r0, r0, #0
    6d34:	700b3a23 	andvc	r3, fp, r3, lsr #20
    6d38:	03000002 	movweq	r0, #2
    6d3c:	0083022b 	addeq	r0, r3, fp, lsr #4
    6d40:	23020000 	movwcs	r0, #8192	; 0x2000
    6d44:	0a560b3c 	beq	1589a3c <__Stack_Size+0x158963c>
    6d48:	2c030000 	stccs	0, cr0, [r3], {-0}
    6d4c:	00005002 	andeq	r5, r0, r2
    6d50:	3e230200 	cdpcc	2, 2, cr0, cr3, cr0, {0}
    6d54:	0002750b 	andeq	r7, r2, fp, lsl #10
    6d58:	022d0300 	eoreq	r0, sp, #0
    6d5c:	00000083 	andeq	r0, r0, r3, lsl #1
    6d60:	0b402302 	bleq	100f970 <__Stack_Size+0x100f570>
    6d64:	00000a61 	andeq	r0, r0, r1, ror #20
    6d68:	50022e03 	andpl	r2, r2, r3, lsl #28
    6d6c:	02000000 	andeq	r0, r0, #0
    6d70:	320b4223 	andcc	r4, fp, #805306370	; 0x30000002
    6d74:	03000002 	movweq	r0, #2
    6d78:	0083022f 	addeq	r0, r3, pc, lsr #4
    6d7c:	23020000 	movwcs	r0, #8192	; 0x2000
    6d80:	0a6c0b44 	beq	1b09a98 <__Stack_Size+0x1b09698>
    6d84:	30030000 	andcc	r0, r3, r0
    6d88:	00005002 	andeq	r5, r0, r2
    6d8c:	46230200 	strtmi	r0, [r3], -r0, lsl #4
    6d90:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
    6d94:	02310300 	eorseq	r0, r1, #0
    6d98:	00000083 	andeq	r0, r0, r3, lsl #1
    6d9c:	0b482302 	bleq	120f9ac <__Stack_Size+0x120f5ac>
    6da0:	00000a77 	andeq	r0, r0, r7, ror sl
    6da4:	50023203 	andpl	r3, r2, r3, lsl #4
    6da8:	02000000 	andeq	r0, r0, #0
    6dac:	e10b4a23 	tst	fp, r3, lsr #20
    6db0:	03000007 	movweq	r0, #7
    6db4:	00830233 	addeq	r0, r3, r3, lsr r2
    6db8:	23020000 	movwcs	r0, #8192	; 0x2000
    6dbc:	0a820b4c 	beq	fe089af4 <SCS_BASE+0x1e07baf4>
    6dc0:	34030000 	strcc	r0, [r3], #-0
    6dc4:	00005002 	andeq	r5, r0, r2
    6dc8:	4e230200 	cdpmi	2, 2, cr0, cr3, cr0, {0}
    6dcc:	01db0c00 	bicseq	r0, fp, r0, lsl #24
    6dd0:	35030000 	strcc	r0, [r3, #-0]
    6dd4:	0000e502 	andeq	lr, r0, r2, lsl #10
    6dd8:	040a0d00 	streq	r0, [sl], #-3328	; 0xd00
    6ddc:	0003a11b 	andeq	sl, r3, fp, lsl r1
    6de0:	03cf0e00 	biceq	r0, pc, #0
    6de4:	1d040000 	stcne	0, cr0, [r4, #-0]
    6de8:	00000050 	andeq	r0, r0, r0, asr r0
    6dec:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    6df0:	000004f4 	strdeq	r0, [r0], -r4
    6df4:	00501e04 	subseq	r1, r0, r4, lsl #28
    6df8:	23020000 	movwcs	r0, #8192	; 0x2000
    6dfc:	062a0e02 	strteq	r0, [sl], -r2, lsl #28
    6e00:	1f040000 	svcne	0x00040000
    6e04:	00000050 	andeq	r0, r0, r0, asr r0
    6e08:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    6e0c:	00000212 	andeq	r0, r0, r2, lsl r2
    6e10:	00502004 	subseq	r2, r0, r4
    6e14:	23020000 	movwcs	r0, #8192	; 0x2000
    6e18:	04340e06 	ldrteq	r0, [r4], #-3590	; 0xe06
    6e1c:	21040000 	mrscs	r0, (UNDEF: 4)
    6e20:	00000062 	andeq	r0, r0, r2, rrx
    6e24:	00082302 	andeq	r2, r8, r2, lsl #6
    6e28:	000b2b04 	andeq	r2, fp, r4, lsl #22
    6e2c:	52220400 	eorpl	r0, r2, #0
    6e30:	0d000003 	stceq	0, cr0, [r0, #-12]
    6e34:	25250410 	strcs	r0, [r5, #-1040]!	; 0x410
    6e38:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    6e3c:	00002f20 	andeq	r2, r0, r0, lsr #30
    6e40:	00502704 	subseq	r2, r0, r4, lsl #14
    6e44:	23020000 	movwcs	r0, #8192	; 0x2000
    6e48:	2ab60e00 	bcs	fed8a650 <SCS_BASE+0x1ed7c650>
    6e4c:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    6e50:	00000050 	andeq	r0, r0, r0, asr r0
    6e54:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
    6e58:	00002ff1 	strdeq	r2, [r0], -r1
    6e5c:	00502904 	subseq	r2, r0, r4, lsl #18
    6e60:	23020000 	movwcs	r0, #8192	; 0x2000
    6e64:	2a990e04 	bcs	fe64a67c <SCS_BASE+0x1e63c67c>
    6e68:	2a040000 	bcs	106e70 <__Stack_Size+0x106a70>
    6e6c:	00000050 	andeq	r0, r0, r0, asr r0
    6e70:	0e062302 	cdpeq	3, 0, cr2, cr6, cr2, {0}
    6e74:	0000285f 	andeq	r2, r0, pc, asr r8
    6e78:	00502b04 	subseq	r2, r0, r4, lsl #22
    6e7c:	23020000 	movwcs	r0, #8192	; 0x2000
    6e80:	2cbc0e08 	ldccs	14, cr0, [ip], #32
    6e84:	2c040000 	stccs	0, cr0, [r4], {-0}
    6e88:	00000050 	andeq	r0, r0, r0, asr r0
    6e8c:	0e0a2302 	cdpeq	3, 0, cr2, cr10, cr2, {0}
    6e90:	000029b3 			; <UNDEFINED> instruction: 0x000029b3
    6e94:	00502d04 	subseq	r2, r0, r4, lsl #26
    6e98:	23020000 	movwcs	r0, #8192	; 0x2000
    6e9c:	2deb0e0c 	stclcs	14, cr0, [fp, #48]!	; 0x30
    6ea0:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    6ea4:	00000050 	andeq	r0, r0, r0, asr r0
    6ea8:	000e2302 	andeq	r2, lr, r2, lsl #6
    6eac:	00284d04 	eoreq	r4, r8, r4, lsl #26
    6eb0:	ac2f0400 	cfstrsge	mvf0, [pc], #-0	; 6eb8 <__Stack_Size+0x6ab8>
    6eb4:	0d000003 	stceq	0, cr0, [r0, #-12]
    6eb8:	7f32040a 	svcvc	0x0032040a
    6ebc:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    6ec0:	00002e4d 	andeq	r2, r0, sp, asr #28
    6ec4:	00503404 	subseq	r3, r0, r4, lsl #8
    6ec8:	23020000 	movwcs	r0, #8192	; 0x2000
    6ecc:	2f480e00 	svccs	0x00480e00
    6ed0:	35040000 	strcc	r0, [r4, #-0]
    6ed4:	00000050 	andeq	r0, r0, r0, asr r0
    6ed8:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
    6edc:	00002ed8 	ldrdeq	r2, [r0], -r8
    6ee0:	00503604 	subseq	r3, r0, r4, lsl #12
    6ee4:	23020000 	movwcs	r0, #8192	; 0x2000
    6ee8:	2be90e04 	blcs	ffa4a700 <SCS_BASE+0x1fa3c700>
    6eec:	37040000 	strcc	r0, [r4, -r0]
    6ef0:	00000050 	andeq	r0, r0, r0, asr r0
    6ef4:	0e062302 	cdpeq	3, 0, cr2, cr6, cr2, {0}
    6ef8:	00003120 	andeq	r3, r0, r0, lsr #2
    6efc:	00503804 	subseq	r3, r0, r4, lsl #16
    6f00:	23020000 	movwcs	r0, #8192	; 0x2000
    6f04:	b3040008 	movwlt	r0, #16392	; 0x4008
    6f08:	04000028 	streq	r0, [r0], #-40	; 0x28
    6f0c:	00043039 	andeq	r3, r4, r9, lsr r0
    6f10:	040e0d00 	streq	r0, [lr], #-3328	; 0xd00
    6f14:	0004f53c 	andeq	pc, r4, ip, lsr r5	; <UNPREDICTABLE>
    6f18:	2f3a0e00 	svccs	0x003a0e00
    6f1c:	3e040000 	cdpcc	0, 0, cr0, cr4, cr0, {0}
    6f20:	00000050 	andeq	r0, r0, r0, asr r0
    6f24:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    6f28:	00002a25 	andeq	r2, r0, r5, lsr #20
    6f2c:	00503f04 	subseq	r3, r0, r4, lsl #30
    6f30:	23020000 	movwcs	r0, #8192	; 0x2000
    6f34:	2bbc0e02 	blcs	fef0a744 <SCS_BASE+0x1eefc744>
    6f38:	40040000 	andmi	r0, r4, r0
    6f3c:	00000050 	andeq	r0, r0, r0, asr r0
    6f40:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    6f44:	00003043 	andeq	r3, r0, r3, asr #32
    6f48:	00504104 	subseq	r4, r0, r4, lsl #2
    6f4c:	23020000 	movwcs	r0, #8192	; 0x2000
    6f50:	2cb20e06 	ldccs	14, cr0, [r2], #24
    6f54:	42040000 	andmi	r0, r4, #0
    6f58:	00000050 	andeq	r0, r0, r0, asr r0
    6f5c:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    6f60:	00002b63 	andeq	r2, r0, r3, ror #22
    6f64:	00504304 	subseq	r4, r0, r4, lsl #6
    6f68:	23020000 	movwcs	r0, #8192	; 0x2000
    6f6c:	2fcb0e0a 	svccs	0x00cb0e0a
    6f70:	44040000 	strmi	r0, [r4], #-0
    6f74:	00000050 	andeq	r0, r0, r0, asr r0
    6f78:	000c2302 	andeq	r2, ip, r2, lsl #6
    6f7c:	002c3f04 	eoreq	r3, ip, r4, lsl #30
    6f80:	8a450400 	bhi	1147f88 <__Stack_Size+0x1147b88>
    6f84:	0f000004 	svceq	0x00000004
    6f88:	00315501 	eorseq	r5, r1, r1, lsl #10
    6f8c:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    6f90:	05340101 	ldreq	r0, [r4, #-257]!	; 0x101
    6f94:	dd100000 	ldcle	0, cr0, [r0, #-0]
    6f98:	01000029 	tsteq	r0, r9, lsr #32
    6f9c:	05340518 	ldreq	r0, [r4, #-1304]!	; 0x518
    6fa0:	c5100000 	ldrgt	r0, [r0, #-0]
    6fa4:	01000028 	tsteq	r0, r8, lsr #32
    6fa8:	00500518 	subseq	r0, r0, r8, lsl r5
    6fac:	c3110000 	tstgt	r1, #0
    6fb0:	01000029 	tsteq	r0, r9, lsr #32
    6fb4:	0050051a 	subseq	r0, r0, sl, lsl r5
    6fb8:	12000000 	andne	r0, r0, #0
    6fbc:	00034604 	andeq	r4, r3, r4, lsl #12
    6fc0:	2a5e1300 	bcs	178bbc8 <__Stack_Size+0x178b7c8>
    6fc4:	ed010000 	stc	0, cr0, [r1, #-0]
    6fc8:	0000010b 	andeq	r0, r0, fp, lsl #2
    6fcc:	00000000 	andeq	r0, r0, r0
    6fd0:	2fe50000 	svccs	0x00e50000
    6fd4:	b3010000 	movwlt	r0, #4096	; 0x1000
    6fd8:	14000005 	strne	r0, [r0], #-5
    6fdc:	000029dd 	ldrdeq	r2, [r0], -sp
    6fe0:	340bed01 	strcc	lr, [fp], #-3329	; 0xd01
    6fe4:	01000005 	tsteq	r0, r5
    6fe8:	2f481550 	svccs	0x00481550
    6fec:	ed010000 	stc	0, cr0, [r1, #-0]
    6ff0:	0000500b 	andeq	r5, r0, fp
    6ff4:	00300500 	eorseq	r0, r0, r0, lsl #10
    6ff8:	2ed81500 	cdpcs	5, 13, cr1, cr8, cr0, {0}
    6ffc:	ed010000 	stc	0, cr0, [r1, #-0]
    7000:	0000500b 	andeq	r5, r0, fp
    7004:	00302600 	eorseq	r2, r0, r0, lsl #12
    7008:	31201500 	teqcc	r0, r0, lsl #10
    700c:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    7010:	0000500b 	andeq	r5, r0, fp
    7014:	00304700 	eorseq	r4, r0, r0, lsl #14
    7018:	2e3b1600 	cfmsuba32cs	mvax0, mvax1, mvfx11, mvfx0
    701c:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    7020:	0000500b 	andeq	r5, r0, fp
    7024:	00306800 	eorseq	r6, r0, r0, lsl #16
    7028:	2b341600 	blcs	d0c830 <__Stack_Size+0xd0c430>
    702c:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
    7030:	0000500b 	andeq	r5, r0, fp
    7034:	00309d00 	eorseq	r9, r0, r0, lsl #26
    7038:	95130000 	ldrls	r0, [r3, #-0]
    703c:	01000028 	tsteq	r0, r8, lsr #32
    7040:	00010c1b 	andeq	r0, r1, fp, lsl ip
    7044:	00000000 	andeq	r0, r0, r0
    7048:	c7000000 	strgt	r0, [r0, -r0]
    704c:	01000030 	tsteq	r0, r0, lsr r0
    7050:	0000063c 	andeq	r0, r0, ip, lsr r6
    7054:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    7058:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    705c:	00000534 	andeq	r0, r0, r4, lsr r5
    7060:	48155001 	ldmdami	r5, {r0, ip, lr}
    7064:	0100002f 	tsteq	r0, pc, lsr #32
    7068:	00500c1b 	subseq	r0, r0, fp, lsl ip
    706c:	30e70000 	rsccc	r0, r7, r0
    7070:	d8150000 	ldmdale	r5, {}	; <UNPREDICTABLE>
    7074:	0100002e 	tsteq	r0, lr, lsr #32
    7078:	00500c1b 	subseq	r0, r0, fp, lsl ip
    707c:	31080000 	mrscc	r0, (UNDEF: 8)
    7080:	20150000 	andscs	r0, r5, r0
    7084:	01000031 	tsteq	r0, r1, lsr r0
    7088:	00500c1c 	subseq	r0, r0, ip, lsl ip
    708c:	31290000 	teqcc	r9, r0
    7090:	3b160000 	blcc	587098 <__Stack_Size+0x586c98>
    7094:	0100002e 	tsteq	r0, lr, lsr #32
    7098:	00500c1e 	subseq	r0, r0, lr, lsl ip
    709c:	314a0000 	mrscc	r0, (UNDEF: 74)
    70a0:	34160000 	ldrcc	r0, [r6], #-0
    70a4:	0100002b 	tsteq	r0, fp, lsr #32
    70a8:	00500c1e 	subseq	r0, r0, lr, lsl ip
    70ac:	31a40000 			; <UNDEFINED> instruction: 0x31a40000
    70b0:	74170000 	ldrvc	r0, [r7], #-0
    70b4:	0100706d 	tsteq	r0, sp, rrx
    70b8:	00500c1e 	subseq	r0, r0, lr, lsl ip
    70bc:	31ce0000 	biccc	r0, lr, r0
    70c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    70c4:	00305001 	eorseq	r5, r0, r1
    70c8:	01860100 	orreq	r0, r6, r0, lsl #2
	...
    70d4:	00003201 	andeq	r3, r0, r1, lsl #4
    70d8:	00074f01 	andeq	r4, r7, r1, lsl #30
    70dc:	29dd1900 	ldmibcs	sp, {r8, fp, ip}^
    70e0:	86010000 	strhi	r0, [r1], -r0
    70e4:	00000534 	andeq	r0, r0, r4, lsr r5
    70e8:	00003221 	andeq	r3, r0, r1, lsr #4
    70ec:	0000001a 	andeq	r0, r0, sl, lsl r0
    70f0:	00213800 	eoreq	r3, r1, r0, lsl #16
    70f4:	00067d00 	andeq	r7, r6, r0, lsl #26
    70f8:	51011b00 	tstpl	r1, r0, lsl #22
    70fc:	011b3101 	tsteq	fp, r1, lsl #2
    7100:	00310150 	eorseq	r0, r1, r0, asr r1
    7104:	0000001a 	andeq	r0, r0, sl, lsl r0
    7108:	00213800 	eoreq	r3, r1, r0, lsl #16
    710c:	00069500 	andeq	r9, r6, r0, lsl #10
    7110:	51011b00 	tstpl	r1, r0, lsl #22
    7114:	011b3101 	tsteq	fp, r1, lsl #2
    7118:	00400150 	subeq	r0, r0, r0, asr r1
    711c:	0000001a 	andeq	r0, r0, sl, lsl r0
    7120:	00215200 	eoreq	r5, r1, r0, lsl #4
    7124:	0006af00 	andeq	sl, r6, r0, lsl #30
    7128:	51011b00 	tstpl	r1, r0, lsl #22
    712c:	011b3101 	tsteq	fp, r1, lsl #2
    7130:	000a0350 	andeq	r0, sl, r0, asr r3
    7134:	001a0020 	andseq	r0, sl, r0, lsr #32
    7138:	52000000 	andpl	r0, r0, #0
    713c:	c9000021 	stmdbgt	r0, {r0, r5}
    7140:	1b000006 	blne	7160 <__Stack_Size+0x6d60>
    7144:	31015101 	tstcc	r1, r1, lsl #2
    7148:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    714c:	0008000a 	andeq	r0, r8, sl
    7150:	0000001a 	andeq	r0, r0, sl, lsl r0
    7154:	00213800 	eoreq	r3, r1, r0, lsl #16
    7158:	0006e100 	andeq	lr, r6, r0, lsl #2
    715c:	51011b00 	tstpl	r1, r0, lsl #22
    7160:	011b3101 	tsteq	fp, r1, lsl #2
    7164:	00320150 	eorseq	r0, r2, r0, asr r1
    7168:	0000001c 	andeq	r0, r0, ip, lsl r0
    716c:	21380100 	teqcs	r8, r0, lsl #2
    7170:	06f50000 	ldrbteq	r0, [r5], r0
    7174:	011b0000 	tsteq	fp, r0
    7178:	00300151 	eorseq	r0, r0, r1, asr r1
    717c:	0000001a 	andeq	r0, r0, sl, lsl r0
    7180:	00213800 	eoreq	r3, r1, r0, lsl #16
    7184:	00070d00 	andeq	r0, r7, r0, lsl #26
    7188:	51011b00 	tstpl	r1, r0, lsl #22
    718c:	011b3101 	tsteq	fp, r1, lsl #2
    7190:	00340150 	eorseq	r0, r4, r0, asr r1
    7194:	0000001a 	andeq	r0, r0, sl, lsl r0
    7198:	00213800 	eoreq	r3, r1, r0, lsl #16
    719c:	00072500 	andeq	r2, r7, r0, lsl #10
    71a0:	51011b00 	tstpl	r1, r0, lsl #22
    71a4:	011b3101 	tsteq	fp, r1, lsl #2
    71a8:	00380150 	eorseq	r0, r8, r0, asr r1
    71ac:	0000001a 	andeq	r0, r0, sl, lsl r0
    71b0:	00213800 	eoreq	r3, r1, r0, lsl #16
    71b4:	00073e00 	andeq	r3, r7, r0, lsl #28
    71b8:	51011b00 	tstpl	r1, r0, lsl #22
    71bc:	011b3101 	tsteq	fp, r1, lsl #2
    71c0:	20080250 	andcs	r0, r8, r0, asr r2
    71c4:	00001d00 	andeq	r1, r0, r0, lsl #26
    71c8:	52010000 	andpl	r0, r1, #0
    71cc:	1b000021 	blne	7258 <__Stack_Size+0x6e58>
    71d0:	30015101 	andcc	r5, r1, r1, lsl #2
    71d4:	011e0000 	tsteq	lr, r0
    71d8:	00000c76 	andeq	r0, r0, r6, ror ip
    71dc:	c001c601 	andgt	ip, r1, r1, lsl #12
    71e0:	fc080016 	stc2	0, cr0, [r8], {22}
    71e4:	02080016 	andeq	r0, r8, #22
    71e8:	8501007d 	strhi	r0, [r1, #-125]	; 0x7d
    71ec:	1f000007 	svcne	0x00000007
    71f0:	000029dd 	ldrdeq	r2, [r0], -sp
    71f4:	0534c601 	ldreq	ip, [r4, #-1537]!	; 0x601
    71f8:	50010000 	andpl	r0, r1, r0
    71fc:	002b8d19 	eoreq	r8, fp, r9, lsl sp
    7200:	85c60100 	strbhi	r0, [r6, #256]	; 0x100
    7204:	fc000007 	stc2	0, cr0, [r0], {7}
    7208:	00000032 	andeq	r0, r0, r2, lsr r0
    720c:	03a10412 			; <UNDEFINED> instruction: 0x03a10412
    7210:	01180000 	tsteq	r8, r0
    7214:	00002972 	andeq	r2, r0, r2, ror r9
    7218:	0001ed01 	andeq	lr, r1, r1, lsl #26
    721c:	00000000 	andeq	r0, r0, r0
    7220:	1d000000 	stcne	0, cr0, [r0, #-0]
    7224:	01000033 	tsteq	r0, r3, lsr r0
    7228:	000007ef 	andeq	r0, r0, pc, ror #15
    722c:	0029dd1f 	eoreq	sp, r9, pc, lsl sp
    7230:	34ed0100 	strbtcc	r0, [sp], #256	; 0x100
    7234:	01000005 	tsteq	r0, r5
    7238:	2da71950 	stccs	9, cr1, [r7, #320]!	; 0x140
    723c:	ed010000 	stc	0, cr0, [r1, #-0]
    7240:	000007ef 	andeq	r0, r0, pc, ror #15
    7244:	0000333d 	andeq	r3, r0, sp, lsr r3
    7248:	002f0020 	eoreq	r0, pc, r0, lsr #32
    724c:	50ef0100 	rscpl	r0, pc, r0, lsl #2
    7250:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    7254:	20000033 	andcs	r0, r0, r3, lsr r0
    7258:	00002b34 	andeq	r2, r0, r4, lsr fp
    725c:	0050ef01 	subseq	lr, r0, r1, lsl #30
    7260:	337d0000 	cmncc	sp, #0
    7264:	f3200000 	vhadd.u32	d0, d0, d0
    7268:	01000030 	tsteq	r0, r0, lsr r0
    726c:	000050ef 	andeq	r5, r0, pc, ror #1
    7270:	0033b900 	eorseq	fp, r3, r0, lsl #18
    7274:	04120000 	ldreq	r0, [r2], #-0
    7278:	00000425 	andeq	r0, r0, r5, lsr #8
    727c:	2a3a0121 	bcs	e87708 <__Stack_Size+0xe87308>
    7280:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    7284:	00000101 	andeq	r0, r0, r1, lsl #2
    7288:	00000000 	andeq	r0, r0, r0
    728c:	34260000 	strtcc	r0, [r6], #-0
    7290:	5f010000 	svcpl	0x00010000
    7294:	14000008 	strne	r0, [r0], #-8
    7298:	000029dd 	ldrdeq	r2, [r0], -sp
    729c:	34014801 	strcc	r4, [r1], #-2049	; 0x801
    72a0:	01000005 	tsteq	r0, r5
    72a4:	2da71550 	cfstr32cs	mvfx1, [r7, #320]!	; 0x140
    72a8:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    72ac:	0007ef01 	andeq	lr, r7, r1, lsl #30
    72b0:	00344600 	eorseq	r4, r4, r0, lsl #12
    72b4:	2f001600 	svccs	0x00001600
    72b8:	4a010000 	bmi	472c0 <__Stack_Size+0x46ec0>
    72bc:	00005001 	andeq	r5, r0, r1
    72c0:	00346700 	eorseq	r6, r4, r0, lsl #14
    72c4:	2b341600 	blcs	d0cacc <__Stack_Size+0xd0c6cc>
    72c8:	4a010000 	bmi	472d0 <__Stack_Size+0x46ed0>
    72cc:	00005001 	andeq	r5, r0, r1
    72d0:	00348600 	eorseq	r8, r4, r0, lsl #12
    72d4:	30f31600 	rscscc	r1, r3, r0, lsl #12
    72d8:	4a010000 	bmi	472e0 <__Stack_Size+0x46ee0>
    72dc:	00005001 	andeq	r5, r0, r1
    72e0:	0034e700 	eorseq	lr, r4, r0, lsl #14
    72e4:	01210000 	teqeq	r1, r0
    72e8:	00002ac6 	andeq	r2, r0, r6, asr #21
    72ec:	0101a401 	tsteq	r1, r1, lsl #8
	...
    72f8:	0000352d 	andeq	r3, r0, sp, lsr #10
    72fc:	0008c901 	andeq	ip, r8, r1, lsl #18
    7300:	29dd1400 	ldmibcs	sp, {sl, ip}^
    7304:	a4010000 	strge	r0, [r1], #-0
    7308:	00053401 	andeq	r3, r5, r1, lsl #8
    730c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7310:	00002da7 	andeq	r2, r0, r7, lsr #27
    7314:	ef01a401 	svc	0x0001a401
    7318:	4d000007 	stcmi	0, cr0, [r0, #-28]	; 0xffffffe4
    731c:	16000035 			; <UNDEFINED> instruction: 0x16000035
    7320:	00002f00 	andeq	r2, r0, r0, lsl #30
    7324:	5001a601 	andpl	sl, r1, r1, lsl #12
    7328:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    732c:	16000035 			; <UNDEFINED> instruction: 0x16000035
    7330:	00002b34 	andeq	r2, r0, r4, lsr fp
    7334:	5001a601 	andpl	sl, r1, r1, lsl #12
    7338:	8d000000 	stchi	0, cr0, [r0, #-0]
    733c:	16000035 			; <UNDEFINED> instruction: 0x16000035
    7340:	000030f3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    7344:	5001a601 	andpl	sl, r1, r1, lsl #12
    7348:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    734c:	00000035 	andeq	r0, r0, r5, lsr r0
    7350:	2d600121 	stfcse	f0, [r0, #-132]!	; 0xffffff7c
    7354:	00010000 	andeq	r0, r1, r0
    7358:	00000102 	andeq	r0, r0, r2, lsl #2
    735c:	00000000 	andeq	r0, r0, r0
    7360:	36340000 	ldrtcc	r0, [r4], -r0
    7364:	33010000 	movwcc	r0, #4096	; 0x1000
    7368:	14000009 	strne	r0, [r0], #-9
    736c:	000029dd 	ldrdeq	r2, [r0], -sp
    7370:	34020001 	strcc	r0, [r2], #-1
    7374:	01000005 	tsteq	r0, r5
    7378:	2da71550 	cfstr32cs	mvfx1, [r7, #320]!	; 0x140
    737c:	00010000 	andeq	r0, r1, r0
    7380:	0007ef02 	andeq	lr, r7, r2, lsl #30
    7384:	00365400 	eorseq	r5, r6, r0, lsl #8
    7388:	2f001600 	svccs	0x00001600
    738c:	02010000 	andeq	r0, r1, #0
    7390:	00005002 	andeq	r5, r0, r2
    7394:	00367500 	eorseq	r7, r6, r0, lsl #10
    7398:	2b341600 	blcs	d0cba0 <__Stack_Size+0xd0c7a0>
    739c:	02010000 	andeq	r0, r1, #0
    73a0:	00005002 	andeq	r5, r0, r2
    73a4:	0036aa00 	eorseq	sl, r6, r0, lsl #20
    73a8:	30f31600 	rscscc	r1, r3, r0, lsl #12
    73ac:	02010000 	andeq	r0, r1, #0
    73b0:	00005002 	andeq	r5, r0, r2
    73b4:	0036df00 	eorseq	sp, r6, r0, lsl #30
    73b8:	01220000 	teqeq	r2, r0
    73bc:	00002f7d 	andeq	r2, r0, sp, ror pc
    73c0:	0102d101 	tsteq	r2, r1, lsl #2
	...
    73cc:	01007d02 	tsteq	r0, r2, lsl #26
    73d0:	0000096c 	andeq	r0, r0, ip, ror #18
    73d4:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    73d8:	02d10100 	sbcseq	r0, r1, #0
    73dc:	00000534 	andeq	r0, r0, r4, lsr r5
    73e0:	21155001 	tstcs	r5, r1
    73e4:	0100002b 	tsteq	r0, fp, lsr #32
    73e8:	096c02d1 	stmdbeq	ip!, {r0, r4, r6, r7, r9}^
    73ec:	37230000 	strcc	r0, [r3, -r0]!
    73f0:	12000000 	andne	r0, r0, #0
    73f4:	0004f504 	andeq	pc, r4, r4, lsl #10
    73f8:	0d012200 	sfmeq	f2, 4, [r1, #-0]
    73fc:	01000030 	tsteq	r0, r0, lsr r0
    7400:	000102ee 	andeq	r0, r1, lr, ror #5
    7404:	00000000 	andeq	r0, r0, r0
    7408:	02000000 	andeq	r0, r0, #0
    740c:	9b01007d 	blls	47608 <__Stack_Size+0x47208>
    7410:	14000009 	strne	r0, [r0], #-9
    7414:	00002b8d 	andeq	r2, r0, sp, lsl #23
    7418:	8502ee01 	strhi	lr, [r2, #-3585]	; 0xe01
    741c:	01000007 	tsteq	r0, r7
    7420:	01220050 	qsubeq	r0, r0, r2
    7424:	0000292e 	andeq	r2, r0, lr, lsr #18
    7428:	01030001 	tsteq	r3, r1
	...
    7434:	01007d02 	tsteq	r0, r2, lsl #26
    7438:	000009c4 	andeq	r0, r0, r4, asr #19
    743c:	002da714 	eoreq	sl, sp, r4, lsl r7
    7440:	03000100 	movweq	r0, #256	; 0x100
    7444:	000007ef 	andeq	r0, r0, pc, ror #15
    7448:	22005001 	andcs	r5, r0, #1
    744c:	0027d201 	eoreq	sp, r7, r1, lsl #4
    7450:	03150100 	tsteq	r5, #0
    7454:	00000001 	andeq	r0, r0, r1
    7458:	00000000 	andeq	r0, r0, r0
    745c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7460:	0009ed01 	andeq	lr, r9, r1, lsl #26
    7464:	2d0e1400 	cfstrscs	mvf1, [lr, #-0]
    7468:	15010000 	strne	r0, [r1, #-0]
    746c:	0009ed03 	andeq	lr, r9, r3, lsl #26
    7470:	00500100 	subseq	r0, r0, r0, lsl #2
    7474:	047f0412 	ldrbteq	r0, [pc], #-1042	; 747c <__Stack_Size+0x707c>
    7478:	01220000 	teqeq	r2, r0
    747c:	00003088 	andeq	r3, r0, r8, lsl #1
    7480:	01032701 	tsteq	r3, r1, lsl #14
	...
    748c:	01007d02 	tsteq	r0, r2, lsl #26
    7490:	00000a1c 	andeq	r0, r0, ip, lsl sl
    7494:	002b2114 	eoreq	r2, fp, r4, lsl r1
    7498:	03270100 	teqeq	r7, #0
    749c:	0000096c 	andeq	r0, r0, ip, ror #18
    74a0:	22005001 	andcs	r5, r0, #1
    74a4:	00045f01 	andeq	r5, r4, r1, lsl #30
    74a8:	033c0100 	teqeq	ip, #0
    74ac:	0016fc01 	andseq	pc, r6, r1, lsl #24
    74b0:	00171408 	andseq	r1, r7, r8, lsl #8
    74b4:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    74b8:	000a5501 	andeq	r5, sl, r1, lsl #10
    74bc:	29dd1400 	ldmibcs	sp, {sl, ip}^
    74c0:	3c010000 	stccc	0, cr0, [r1], {-0}
    74c4:	00053403 	andeq	r3, r5, r3, lsl #8
    74c8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    74cc:	00001a7a 	andeq	r1, r0, sl, ror sl
    74d0:	d3033c01 	movwle	r3, #15361	; 0x3c01
    74d4:	44000000 	strmi	r0, [r0], #-0
    74d8:	00000037 	andeq	r0, r0, r7, lsr r0
    74dc:	2f570122 	svccs	0x00570122
    74e0:	57010000 	strpl	r0, [r1, -r0]
    74e4:	00000103 	andeq	r0, r0, r3, lsl #2
    74e8:	00000000 	andeq	r0, r0, r0
    74ec:	7d020000 	stcvc	0, cr0, [r2, #-0]
    74f0:	0a8e0100 	beq	fe3878f8 <SCS_BASE+0x1e3798f8>
    74f4:	dd140000 	ldcle	0, cr0, [r4, #-0]
    74f8:	01000029 	tsteq	r0, r9, lsr #32
    74fc:	05340357 	ldreq	r0, [r4, #-855]!	; 0x357
    7500:	50010000 	andpl	r0, r1, r0
    7504:	001a7a15 	andseq	r7, sl, r5, lsl sl
    7508:	03570100 	cmpeq	r7, #0
    750c:	000000d3 	ldrdeq	r0, [r0], -r3
    7510:	0000377e 	andeq	r3, r0, lr, ror r7
    7514:	3a012200 	bcc	4fd1c <__Stack_Size+0x4f91c>
    7518:	01000008 	tsteq	r0, r8
    751c:	1401037d 	strne	r0, [r1], #-893	; 0x37d
    7520:	26080017 			; <UNDEFINED> instruction: 0x26080017
    7524:	02080017 	andeq	r0, r8, #23
    7528:	d501007d 	strle	r0, [r1, #-125]	; 0x7d
    752c:	1400000a 	strne	r0, [r0], #-10
    7530:	000029dd 	ldrdeq	r2, [r0], -sp
    7534:	34037d01 	strcc	r7, [r3], #-3329	; 0xd01
    7538:	01000005 	tsteq	r0, r5
    753c:	30fa1550 	rscscc	r1, sl, r0, asr r5
    7540:	7d010000 	stcvc	0, cr0, [r1, #-0]
    7544:	00005003 	andeq	r5, r0, r3
    7548:	0037b800 	eorseq	fp, r7, r0, lsl #16
    754c:	1a7a1400 	bne	1e8c554 <__Stack_Size+0x1e8c154>
    7550:	7d010000 	stcvc	0, cr0, [r1, #-0]
    7554:	0000d303 	andeq	sp, r0, r3, lsl #6
    7558:	00520100 	subseq	r0, r2, r0, lsl #2
    755c:	2c680122 	stfcse	f0, [r8], #-136	; 0xffffff78
    7560:	a0010000 	andge	r0, r1, r0
    7564:	00000103 	andeq	r0, r0, r3, lsl #2
    7568:	00000000 	andeq	r0, r0, r0
    756c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7570:	0b0c0100 	bleq	307978 <__Stack_Size+0x307578>
    7574:	dd140000 	ldcle	0, cr0, [r4, #-0]
    7578:	01000029 	tsteq	r0, r9, lsr #32
    757c:	053403a0 	ldreq	r0, [r4, #-928]!	; 0x3a0
    7580:	50010000 	andpl	r0, r1, r0
    7584:	002e2b14 	eoreq	r2, lr, r4, lsl fp
    7588:	03a00100 	moveq	r0, #0
    758c:	00000050 	andeq	r0, r0, r0, asr r0
    7590:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    7594:	002afe01 	eoreq	pc, sl, r1, lsl #28
    7598:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    759c:	00000001 	andeq	r0, r0, r1
    75a0:	00000000 	andeq	r0, r0, r0
    75a4:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    75a8:	000b5301 	andeq	r5, fp, r1, lsl #6
    75ac:	29dd1400 	ldmibcs	sp, {sl, ip}^
    75b0:	bf010000 	svclt	0x00010000
    75b4:	00053403 	andeq	r3, r5, r3, lsl #8
    75b8:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    75bc:	00002c33 	andeq	r2, r0, r3, lsr ip
    75c0:	5003bf01 	andpl	fp, r3, r1, lsl #30
    75c4:	01000000 	mrseq	r0, (UNDEF: 0)
    75c8:	2aa31551 	bcs	fe8ccb14 <SCS_BASE+0x1e8beb14>
    75cc:	bf010000 	svclt	0x00010000
    75d0:	00005003 	andeq	r5, r0, r3
    75d4:	0037f200 	eorseq	pc, r7, r0, lsl #4
    75d8:	01220000 	teqeq	r2, r0
    75dc:	00003002 	andeq	r3, r0, r2
    75e0:	0103dc01 	tsteq	r3, r1, lsl #24
	...
    75ec:	01007d02 	tsteq	r0, r2, lsl #26
    75f0:	00000b9a 	muleq	r0, sl, fp
    75f4:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    75f8:	03dc0100 	bicseq	r0, ip, #0
    75fc:	00000534 	andeq	r0, r0, r4, lsr r5
    7600:	2d155001 	ldccs	0, cr5, [r5, #-4]
    7604:	01000031 	tsteq	r0, r1, lsr r0
    7608:	005003dc 	ldrsbeq	r0, [r0], #-60	; 0xffffffc4
    760c:	38130000 	ldmdacc	r3, {}	; <UNPREDICTABLE>
    7610:	7a140000 	bvc	507618 <__Stack_Size+0x507218>
    7614:	0100001a 	tsteq	r0, sl, lsl r0
    7618:	00d303dc 	ldrsbeq	r0, [r3], #60	; 0x3c
    761c:	52010000 	andpl	r0, r1, #0
    7620:	90012200 	andls	r2, r1, r0, lsl #4
    7624:	0100002e 	tsteq	r0, lr, lsr #32
    7628:	000103f8 	strdeq	r0, [r1], -r8
    762c:	00000000 	andeq	r0, r0, r0
    7630:	02000000 	andeq	r0, r0, #0
    7634:	c301007d 	movwgt	r0, #4221	; 0x107d
    7638:	1400000b 	strne	r0, [r0], #-11
    763c:	000029dd 	ldrdeq	r2, [r0], -sp
    7640:	3403f801 	strcc	pc, [r3], #-2049	; 0x801
    7644:	01000005 	tsteq	r0, r5
    7648:	01220050 	qsubeq	r0, r0, r2
    764c:	00002ae2 	andeq	r2, r0, r2, ror #21
    7650:	01040e01 	tsteq	r4, r1, lsl #28
	...
    765c:	01007d02 	tsteq	r0, r2, lsl #26
    7660:	00000c30 	andeq	r0, r0, r0, lsr ip
    7664:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    7668:	040e0100 	streq	r0, [lr], #-256	; 0x100
    766c:	00000534 	andeq	r0, r0, r4, lsr r5
    7670:	c5155001 	ldrgt	r5, [r5, #-1]
    7674:	01000028 	tsteq	r0, r8, lsr #32
    7678:	0050040e 	subseq	r0, r0, lr, lsl #8
    767c:	384d0000 	stmdacc	sp, {}^	; <UNPREDICTABLE>
    7680:	00230000 	eoreq	r0, r3, r0
    7684:	00000005 	andeq	r0, r0, r5
    7688:	00000000 	andeq	r0, r0, r0
    768c:	01000000 	mrseq	r0, (UNDEF: 0)
    7690:	1b240415 	blne	9086ec <__Stack_Size+0x9082ec>
    7694:	4d000005 	stcmi	0, cr0, [r0, #-20]	; 0xffffffec
    7698:	25000038 	strcs	r0, [r0, #-56]	; 0x38
    769c:	0000050f 	andeq	r0, r0, pc, lsl #10
    76a0:	00265001 	eoreq	r5, r6, r1
    76a4:	00000000 	andeq	r0, r0, r0
    76a8:	27000000 	strcs	r0, [r0, -r0]
    76ac:	00000527 	andeq	r0, r0, r7, lsr #10
    76b0:	0000386e 	andeq	r3, r0, lr, ror #16
    76b4:	21000000 	mrscs	r0, (UNDEF: 0)
    76b8:	002f9c01 	eoreq	r9, pc, r1, lsl #24
    76bc:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    76c0:	00000001 	andeq	r0, r0, r1
    76c4:	00000000 	andeq	r0, r0, r0
    76c8:	0038a300 	eorseq	sl, r8, r0, lsl #6
    76cc:	0ce40100 	stfeqe	f0, [r4]
    76d0:	dd150000 	ldcle	0, cr0, [r5, #-0]
    76d4:	01000029 	tsteq	r0, r9, lsr #32
    76d8:	0534042d 	ldreq	r0, [r4, #-1069]!	; 0x42d
    76dc:	38c30000 	stmiacc	r3, {}^	; <UNPREDICTABLE>
    76e0:	cc150000 	ldcgt	0, cr0, [r5], {-0}
    76e4:	0100002c 	tsteq	r0, ip, lsr #32
    76e8:	0050042d 	subseq	r0, r0, sp, lsr #8
    76ec:	38f70000 	ldmcc	r7!, {}^	; <UNPREDICTABLE>
    76f0:	48150000 	ldmdami	r5, {}	; <UNPREDICTABLE>
    76f4:	0100002f 	tsteq	r0, pc, lsr #32
    76f8:	0050042e 	subseq	r0, r0, lr, lsr #8
    76fc:	39180000 	ldmdbcc	r8, {}	; <UNPREDICTABLE>
    7700:	24150000 	ldrcs	r0, [r5], #-0
    7704:	01000031 	tsteq	r0, r1, lsr r0
    7708:	0050042e 	subseq	r0, r0, lr, lsr #8
    770c:	39390000 	ldmdbcc	r9!, {}	; <UNPREDICTABLE>
    7710:	00280000 	eoreq	r0, r8, r0
    7714:	00000005 	andeq	r0, r0, r5
    7718:	00000000 	andeq	r0, r0, r0
    771c:	01000000 	mrseq	r0, (UNDEF: 0)
    7720:	0cc10441 	cfstrdeq	mvd0, [r1], {65}	; 0x41
    7724:	1b250000 	blne	94772c <__Stack_Size+0x94732c>
    7728:	01000005 	tsteq	r0, r5
    772c:	050f2555 	streq	r2, [pc, #-1365]	; 71df <__Stack_Size+0x6ddf>
    7730:	54010000 	strpl	r0, [r1], #-0
    7734:	00000026 	andeq	r0, r0, r6, lsr #32
    7738:	00000000 	andeq	r0, r0, r0
    773c:	05272700 	streq	r2, [r7, #-1792]!	; 0x700
    7740:	39730000 	ldmdbcc	r3!, {}^	; <UNPREDICTABLE>
    7744:	00000000 	andeq	r0, r0, r0
    7748:	0000001a 	andeq	r0, r0, sl, lsl r0
    774c:	0005b300 	andeq	fp, r5, r0, lsl #6
    7750:	000cda00 	andeq	sp, ip, r0, lsl #20
    7754:	52011b00 	andpl	r1, r1, #0
    7758:	011b3101 	tsteq	fp, r1, lsl #2
    775c:	00740250 	rsbseq	r0, r4, r0, asr r2
    7760:	00002900 	andeq	r2, r0, r0, lsl #18
    7764:	053a0000 	ldreq	r0, [sl, #-0]!
    7768:	21000000 	mrscs	r0, (UNDEF: 0)
    776c:	002dfc01 	eoreq	pc, sp, r1, lsl #24
    7770:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    7774:	00000001 	andeq	r0, r0, r1
    7778:	00000000 	andeq	r0, r0, r0
    777c:	0039a800 	eorseq	sl, r9, r0, lsl #16
    7780:	0d4e0100 	stfeqe	f0, [lr, #-0]
    7784:	dd140000 	ldcle	0, cr0, [r4, #-0]
    7788:	01000029 	tsteq	r0, r9, lsr #32
    778c:	053404b1 	ldreq	r0, [r4, #-1201]!	; 0x4b1
    7790:	50010000 	andpl	r0, r1, r0
    7794:	0028dc15 	eoreq	sp, r8, r5, lsl ip
    7798:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    779c:	00000050 	andeq	r0, r0, r0, asr r0
    77a0:	000039c8 	andeq	r3, r0, r8, asr #19
    77a4:	0030c115 	eorseq	ip, r0, r5, lsl r1
    77a8:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    77ac:	00000050 	andeq	r0, r0, r0, asr r0
    77b0:	000039e9 	andeq	r3, r0, r9, ror #19
    77b4:	002db815 	eoreq	fp, sp, r5, lsl r8
    77b8:	04b20100 	ldrteq	r0, [r2], #256	; 0x100
    77bc:	00000050 	andeq	r0, r0, r0, asr r0
    77c0:	00003a0a 	andeq	r3, r0, sl, lsl #20
    77c4:	0029c316 	eoreq	ip, r9, r6, lsl r3
    77c8:	04b40100 	ldrteq	r0, [r4], #256	; 0x100
    77cc:	00000050 	andeq	r0, r0, r0, asr r0
    77d0:	00003a2b 	andeq	r3, r0, fp, lsr #20
    77d4:	46012100 	strmi	r2, [r1], -r0, lsl #2
    77d8:	0100002a 	tsteq	r0, sl, lsr #32
    77dc:	0001048d 	andeq	r0, r1, sp, lsl #9
    77e0:	00000000 	andeq	r0, r0, r0
    77e4:	5a000000 	bpl	77ec <__Stack_Size+0x73ec>
    77e8:	0100003a 	tsteq	r0, sl, lsr r0
    77ec:	00000dba 			; <UNDEFINED> instruction: 0x00000dba
    77f0:	0029dd15 	eoreq	sp, r9, r5, lsl sp
    77f4:	048d0100 	streq	r0, [sp], #256	; 0x100
    77f8:	00000534 	andeq	r0, r0, r4, lsr r5
    77fc:	00003a7a 	andeq	r3, r0, sl, ror sl
    7800:	0028dc15 	eoreq	sp, r8, r5, lsl ip
    7804:	048d0100 	streq	r0, [sp], #256	; 0x100
    7808:	00000050 	andeq	r0, r0, r0, asr r0
    780c:	00003a98 	muleq	r0, r8, sl
    7810:	0030c115 	eorseq	ip, r0, r5, lsl r1
    7814:	048e0100 	streq	r0, [lr], #256	; 0x100
    7818:	00000050 	andeq	r0, r0, r0, asr r0
    781c:	00003ab9 			; <UNDEFINED> instruction: 0x00003ab9
    7820:	002db815 	eoreq	fp, sp, r5, lsl r8
    7824:	048e0100 	streq	r0, [lr], #256	; 0x100
    7828:	00000050 	andeq	r0, r0, r0, asr r0
    782c:	00003ada 	ldrdeq	r3, [r0], -sl
    7830:	0000002a 	andeq	r0, r0, sl, lsr #32
    7834:	000ce400 	andeq	lr, ip, r0, lsl #8
    7838:	50011b00 	andpl	r1, r1, r0, lsl #22
    783c:	00007402 	andeq	r7, r0, r2, lsl #8
    7840:	e8012100 	stmda	r1, {r8, sp}
    7844:	0100002e 	tsteq	r0, lr, lsr #32
    7848:	0001045b 	andeq	r0, r1, fp, asr r4
    784c:	00000000 	andeq	r0, r0, r0
    7850:	fb000000 	blx	785a <__Stack_Size+0x745a>
    7854:	0100003a 	tsteq	r0, sl, lsr r0
    7858:	00000e36 	andeq	r0, r0, r6, lsr lr
    785c:	0029dd15 	eoreq	sp, r9, r5, lsl sp
    7860:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    7864:	00000534 	andeq	r0, r0, r4, lsr r5
    7868:	00003b1b 	andeq	r3, r0, fp, lsl fp
    786c:	0028dc15 	eoreq	sp, r8, r5, lsl ip
    7870:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    7874:	00000050 	andeq	r0, r0, r0, asr r0
    7878:	00003b39 	andeq	r3, r0, r9, lsr fp
    787c:	0030c115 	eorseq	ip, r0, r5, lsl r1
    7880:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    7884:	00000050 	andeq	r0, r0, r0, asr r0
    7888:	00003b5a 	andeq	r3, r0, sl, asr fp
    788c:	002db815 	eoreq	fp, sp, r5, lsl r8
    7890:	045c0100 	ldrbeq	r0, [ip], #-256	; 0x100
    7894:	00000050 	andeq	r0, r0, r0, asr r0
    7898:	00003b7b 	andeq	r3, r0, fp, ror fp
    789c:	0029c316 	eoreq	ip, r9, r6, lsl r3
    78a0:	045e0100 	ldrbeq	r0, [lr], #-256	; 0x100
    78a4:	00000050 	andeq	r0, r0, r0, asr r0
    78a8:	00003b9c 	muleq	r0, ip, fp
    78ac:	0000002a 	andeq	r0, r0, sl, lsr #32
    78b0:	000ce400 	andeq	lr, ip, r0, lsl #8
    78b4:	50011b00 	andpl	r1, r1, r0, lsl #22
    78b8:	00007402 	andeq	r7, r0, r2, lsl #8
    78bc:	4b012200 	blmi	500c4 <__Stack_Size+0x4fcc4>
    78c0:	0100000c 	tsteq	r0, ip
    78c4:	260104d6 			; <UNDEFINED> instruction: 0x260104d6
    78c8:	2c080017 	stccs	0, cr0, [r8], {23}
    78cc:	02080017 	andeq	r0, r8, #23
    78d0:	7b01007d 	blvc	47acc <__Stack_Size+0x476cc>
    78d4:	1400000e 	strne	r0, [r0], #-14
    78d8:	000029dd 	ldrdeq	r2, [r0], -sp
    78dc:	3404d601 	strcc	sp, [r4], #-1537	; 0x601
    78e0:	01000005 	tsteq	r0, r5
    78e4:	2eb21450 	mrccs	4, 5, r1, cr2, cr0, {2}
    78e8:	d6010000 	strle	r0, [r1], -r0
    78ec:	00005004 	andeq	r5, r0, r4
    78f0:	14510100 	ldrbne	r0, [r1], #-256	; 0x100
    78f4:	00002c05 	andeq	r2, r0, r5, lsl #24
    78f8:	5004d601 	andpl	sp, r4, r1, lsl #12
    78fc:	01000000 	mrseq	r0, (UNDEF: 0)
    7900:	01220052 	qsubeq	r0, r2, r2
    7904:	00002d2a 	andeq	r2, r0, sl, lsr #26
    7908:	0104f201 	tsteq	r4, r1, lsl #4
	...
    7914:	01007d02 	tsteq	r0, r2, lsl #26
    7918:	00000ec4 	andeq	r0, r0, r4, asr #29
    791c:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    7920:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    7924:	00000534 	andeq	r0, r0, r4, lsr r5
    7928:	f4155001 			; <UNDEFINED> instruction: 0xf4155001
    792c:	01000004 	tsteq	r0, r4
    7930:	005004f2 	ldrsheq	r0, [r0], #-66	; 0xffffffbe
    7934:	3bd90000 	blcc	ff64793c <SCS_BASE+0x1f63993c>
    7938:	33160000 	tstcc	r6, #0
    793c:	0100002a 	tsteq	r0, sl, lsr #32
    7940:	005004f4 	ldrsheq	r0, [r0], #-68	; 0xffffffbc
    7944:	3bfa0000 	blcc	ffe8794c <SCS_BASE+0x1fe7994c>
    7948:	2b000000 	blcs	7950 <__Stack_Size+0x7550>
    794c:	00000500 	andeq	r0, r0, r0, lsl #10
	...
    7958:	01007d02 	tsteq	r0, r2, lsl #26
    795c:	00000ef3 	strdeq	r0, [r0], -r3
    7960:	00050f25 	andeq	r0, r5, r5, lsr #30
    7964:	24500100 	ldrbcs	r0, [r0], #-256	; 0x100
    7968:	0000051b 	andeq	r0, r0, fp, lsl r5
    796c:	00003c2f 	andeq	r3, r0, pc, lsr #24
    7970:	00052727 	andeq	r2, r5, r7, lsr #14
    7974:	003c5000 	eorseq	r5, ip, r0
    7978:	01210000 	teqeq	r1, r0
    797c:	00002c8e 	andeq	r2, r0, lr, lsl #25
    7980:	01054501 	tsteq	r5, r1, lsl #10
	...
    798c:	00003c85 	andeq	r3, r0, r5, lsl #25
    7990:	000f7d01 	andeq	r7, pc, r1, lsl #26
    7994:	29dd1400 	ldmibcs	sp, {sl, ip}^
    7998:	45010000 	strmi	r0, [r1, #-0]
    799c:	00053405 	andeq	r3, r5, r5, lsl #8
    79a0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    79a4:	00002bd9 	ldrdeq	r2, [r0], -r9
    79a8:	50054501 	andpl	r4, r5, r1, lsl #10
    79ac:	a5000000 	strge	r0, [r0, #-0]
    79b0:	1500003c 	strne	r0, [r0, #-60]	; 0x3c
    79b4:	00002993 	muleq	r0, r3, r9
    79b8:	50054601 	andpl	r4, r5, r1, lsl #12
    79bc:	c6000000 	strgt	r0, [r0], -r0
    79c0:	1500003c 	strne	r0, [r0, #-60]	; 0x3c
    79c4:	000029f3 	strdeq	r2, [r0], -r3
    79c8:	50054601 	andpl	r4, r5, r1, lsl #12
    79cc:	e7000000 	str	r0, [r0, -r0]
    79d0:	1600003c 			; <UNDEFINED> instruction: 0x1600003c
    79d4:	000029c3 	andeq	r2, r0, r3, asr #19
    79d8:	50054801 	andpl	r4, r5, r1, lsl #16
    79dc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    79e0:	1600003d 			; <UNDEFINED> instruction: 0x1600003d
    79e4:	00002e3b 	andeq	r2, r0, fp, lsr lr
    79e8:	50054901 	andpl	r4, r5, r1, lsl #18
    79ec:	3d000000 	stccc	0, cr0, [r0, #-0]
    79f0:	1600003d 			; <UNDEFINED> instruction: 0x1600003d
    79f4:	00002b34 	andeq	r2, r0, r4, lsr fp
    79f8:	50054a01 	andpl	r4, r5, r1, lsl #20
    79fc:	67000000 	strvs	r0, [r0, -r0]
    7a00:	0000003d 	andeq	r0, r0, sp, lsr r0
    7a04:	30240122 	eorcc	r0, r4, r2, lsr #2
    7a08:	7f010000 	svcvc	0x00010000
    7a0c:	00000105 	andeq	r0, r0, r5, lsl #2
    7a10:	00000000 	andeq	r0, r0, r0
    7a14:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7a18:	0fc60100 	svceq	0x00c60100
    7a1c:	dd140000 	ldcle	0, cr0, [r4, #-0]
    7a20:	01000029 	tsteq	r0, r9, lsr #32
    7a24:	0534057f 	ldreq	r0, [r4, #-1407]!	; 0x57f
    7a28:	50010000 	andpl	r0, r1, r0
    7a2c:	0029e215 	eoreq	lr, r9, r5, lsl r2
    7a30:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 7938 <__Stack_Size+0x7538>
    7a34:	00000050 	andeq	r0, r0, r0, asr r0
    7a38:	00003d91 	muleq	r0, r1, sp
    7a3c:	002e3b16 	eoreq	r3, lr, r6, lsl fp
    7a40:	05810100 	streq	r0, [r1, #256]	; 0x100
    7a44:	00000050 	andeq	r0, r0, r0, asr r0
    7a48:	00003db2 			; <UNDEFINED> instruction: 0x00003db2
    7a4c:	1a012200 	bne	50254 <__Stack_Size+0x4fe54>
    7a50:	01000029 	tsteq	r0, r9, lsr #32
    7a54:	000105a1 	andeq	r0, r1, r1, lsr #11
    7a58:	00000000 	andeq	r0, r0, r0
    7a5c:	02000000 	andeq	r0, r0, #0
    7a60:	0f01007d 	svceq	0x0001007d
    7a64:	14000010 	strne	r0, [r0], #-16
    7a68:	000029dd 	ldrdeq	r2, [r0], -sp
    7a6c:	3405a101 	strcc	sl, [r5], #-257	; 0x101
    7a70:	01000005 	tsteq	r0, r5
    7a74:	29e21550 	stmibcs	r2!, {r4, r6, r8, sl, ip}^
    7a78:	a1010000 	mrsge	r0, (UNDEF: 1)
    7a7c:	00005005 	andeq	r5, r0, r5
    7a80:	003de700 	eorseq	lr, sp, r0, lsl #14
    7a84:	2e3b1600 	cfmsuba32cs	mvax0, mvax1, mvfx11, mvfx0
    7a88:	a3010000 	movwge	r0, #4096	; 0x1000
    7a8c:	00005005 	andeq	r5, r0, r5
    7a90:	003e0800 	eorseq	r0, lr, r0, lsl #16
    7a94:	01220000 	teqeq	r2, r0
    7a98:	00003101 	andeq	r3, r0, r1, lsl #2
    7a9c:	0105c301 	tsteq	r5, r1, lsl #6
	...
    7aa8:	01007d02 	tsteq	r0, r2, lsl #26
    7aac:	00001058 	andeq	r1, r0, r8, asr r0
    7ab0:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    7ab4:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    7ab8:	00000534 	andeq	r0, r0, r4, lsr r5
    7abc:	e2155001 	ands	r5, r5, #1
    7ac0:	01000029 	tsteq	r0, r9, lsr #32
    7ac4:	005005c3 	subseq	r0, r0, r3, asr #11
    7ac8:	3e3d0000 	cdpcc	0, 3, cr0, cr13, cr0, {0}
    7acc:	44160000 	ldrmi	r0, [r6], #-0
    7ad0:	0100002e 	tsteq	r0, lr, lsr #32
    7ad4:	005005c5 	subseq	r0, r0, r5, asr #11
    7ad8:	3e5e0000 	cdpcc	0, 5, cr0, cr14, cr0, {0}
    7adc:	22000000 	andcs	r0, r0, #0
    7ae0:	002d6c01 	eoreq	r6, sp, r1, lsl #24
    7ae4:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    7ae8:	00000001 	andeq	r0, r0, r1
    7aec:	00000000 	andeq	r0, r0, r0
    7af0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7af4:	0010a101 	andseq	sl, r0, r1, lsl #2
    7af8:	29dd1400 	ldmibcs	sp, {sl, ip}^
    7afc:	e5010000 	str	r0, [r1, #-0]
    7b00:	00053405 	andeq	r3, r5, r5, lsl #8
    7b04:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7b08:	000029e2 	andeq	r2, r0, r2, ror #19
    7b0c:	5005e501 	andpl	lr, r5, r1, lsl #10
    7b10:	93000000 	movwls	r0, #0
    7b14:	1600003e 			; <UNDEFINED> instruction: 0x1600003e
    7b18:	00002e44 	andeq	r2, r0, r4, asr #28
    7b1c:	5005e701 	andpl	lr, r5, r1, lsl #14
    7b20:	b4000000 	strlt	r0, [r0], #-0
    7b24:	0000003e 	andeq	r0, r0, lr, lsr r0
    7b28:	2b0c0122 	blcs	307fb8 <__Stack_Size+0x307bb8>
    7b2c:	02010000 	andeq	r0, r1, #0
    7b30:	00000106 	andeq	r0, r0, r6, lsl #2
    7b34:	00000000 	andeq	r0, r0, r0
    7b38:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7b3c:	10da0100 	sbcsne	r0, sl, r0, lsl #2
    7b40:	dd140000 	ldcle	0, cr0, [r4, #-0]
    7b44:	01000029 	tsteq	r0, r9, lsr #32
    7b48:	05340602 	ldreq	r0, [r4, #-1538]!	; 0x602
    7b4c:	50010000 	andpl	r0, r1, r0
    7b50:	001a7a15 	andseq	r7, sl, r5, lsl sl
    7b54:	06020100 	streq	r0, [r2], -r0, lsl #2
    7b58:	000000d3 	ldrdeq	r0, [r0], -r3
    7b5c:	00003ee9 	andeq	r3, r0, r9, ror #29
    7b60:	59012200 	stmdbpl	r1, {r9, sp}
    7b64:	0100002e 	tsteq	r0, lr, lsr #32
    7b68:	0001061d 	andeq	r0, r1, sp, lsl r6
    7b6c:	00000000 	andeq	r0, r0, r0
    7b70:	02000000 	andeq	r0, r0, #0
    7b74:	1301007d 	movwne	r0, #4221	; 0x107d
    7b78:	14000011 	strne	r0, [r0], #-17
    7b7c:	000029dd 	ldrdeq	r2, [r0], -sp
    7b80:	34061d01 	strcc	r1, [r6], #-3329	; 0xd01
    7b84:	01000005 	tsteq	r0, r5
    7b88:	1a7a1550 	bne	1e8d0d0 <__Stack_Size+0x1e8ccd0>
    7b8c:	1d010000 	stcne	0, cr0, [r1, #-0]
    7b90:	0000d306 	andeq	sp, r0, r6, lsl #6
    7b94:	003f2300 	eorseq	r2, pc, r0, lsl #6
    7b98:	01220000 	teqeq	r2, r0
    7b9c:	00002957 	andeq	r2, r0, r7, asr r9
    7ba0:	01063901 	tsteq	r6, r1, lsl #18
	...
    7bac:	01007d02 	tsteq	r0, r2, lsl #26
    7bb0:	0000114c 	andeq	r1, r0, ip, asr #2
    7bb4:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    7bb8:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    7bbc:	00000534 	andeq	r0, r0, r4, lsr r5
    7bc0:	7a155001 	bvc	55bbcc <__Stack_Size+0x55b7cc>
    7bc4:	0100001a 	tsteq	r0, sl, lsl r0
    7bc8:	00d30639 	sbcseq	r0, r3, r9, lsr r6
    7bcc:	3f5d0000 	svccc	0x005d0000
    7bd0:	22000000 	andcs	r0, r0, #0
    7bd4:	002e6701 	eoreq	r6, lr, r1, lsl #14
    7bd8:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    7bdc:	00000001 	andeq	r0, r0, r1
    7be0:	00000000 	andeq	r0, r0, r0
    7be4:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7be8:	00118501 	andseq	r8, r1, r1, lsl #10
    7bec:	29dd1400 	ldmibcs	sp, {sl, ip}^
    7bf0:	55010000 	strpl	r0, [r1, #-0]
    7bf4:	00053406 	andeq	r3, r5, r6, lsl #8
    7bf8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7bfc:	00001a7a 	andeq	r1, r0, sl, ror sl
    7c00:	d3065501 	movwle	r5, #25857	; 0x6501
    7c04:	97000000 	strls	r0, [r0, -r0]
    7c08:	0000003f 	andeq	r0, r0, pc, lsr r0
    7c0c:	297e0122 	ldmdbcs	lr!, {r1, r5, r8}^
    7c10:	74010000 	strvc	r0, [r1], #-0
    7c14:	00000106 	andeq	r0, r0, r6, lsl #2
    7c18:	00000000 	andeq	r0, r0, r0
    7c1c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7c20:	11ce0100 	bicne	r0, lr, r0, lsl #2
    7c24:	dd140000 	ldcle	0, cr0, [r4, #-0]
    7c28:	01000029 	tsteq	r0, r9, lsr #32
    7c2c:	05340674 	ldreq	r0, [r4, #-1652]!	; 0x674
    7c30:	50010000 	andpl	r0, r1, r0
    7c34:	00283f15 	eoreq	r3, r8, r5, lsl pc
    7c38:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    7c3c:	00000050 	andeq	r0, r0, r0, asr r0
    7c40:	00003fd1 	ldrdeq	r3, [r0], -r1
    7c44:	002e3b16 	eoreq	r3, lr, r6, lsl fp
    7c48:	06760100 	ldrbteq	r0, [r6], -r0, lsl #2
    7c4c:	00000050 	andeq	r0, r0, r0, asr r0
    7c50:	00003ff2 	strdeq	r3, [r0], -r2
    7c54:	05012200 	streq	r2, [r1, #-512]	; 0x200
    7c58:	01000029 	tsteq	r0, r9, lsr #32
    7c5c:	00010695 	muleq	r1, r5, r6
    7c60:	00000000 	andeq	r0, r0, r0
    7c64:	02000000 	andeq	r0, r0, #0
    7c68:	1701007d 	smlsdxne	r1, sp, r0, r0
    7c6c:	14000012 	strne	r0, [r0], #-18
    7c70:	000029dd 	ldrdeq	r2, [r0], -sp
    7c74:	34069501 	strcc	r9, [r6], #-1281	; 0x501
    7c78:	01000005 	tsteq	r0, r5
    7c7c:	283f1550 	ldmdacs	pc!, {r4, r6, r8, sl, ip}	; <UNPREDICTABLE>
    7c80:	95010000 	strls	r0, [r1, #-0]
    7c84:	00005006 	andeq	r5, r0, r6
    7c88:	00402700 	subeq	r2, r0, r0, lsl #14
    7c8c:	2e3b1600 	cfmsuba32cs	mvax0, mvax1, mvfx11, mvfx0
    7c90:	97010000 	strls	r0, [r1, -r0]
    7c94:	00005006 	andeq	r5, r0, r6
    7c98:	00404800 	subeq	r4, r0, r0, lsl #16
    7c9c:	01220000 	teqeq	r2, r0
    7ca0:	0000286e 	andeq	r2, r0, lr, ror #16
    7ca4:	0106b601 	tsteq	r6, r1, lsl #12
	...
    7cb0:	01007d02 	tsteq	r0, r2, lsl #26
    7cb4:	00001260 	andeq	r1, r0, r0, ror #4
    7cb8:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    7cbc:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    7cc0:	00000534 	andeq	r0, r0, r4, lsr r5
    7cc4:	3f155001 	svccc	0x00155001
    7cc8:	01000028 	tsteq	r0, r8, lsr #32
    7ccc:	005006b6 	ldrheq	r0, [r0], #-102	; 0xffffff9a
    7cd0:	407d0000 	rsbsmi	r0, sp, r0
    7cd4:	44160000 	ldrmi	r0, [r6], #-0
    7cd8:	0100002e 	tsteq	r0, lr, lsr #32
    7cdc:	005006b8 	ldrheq	r0, [r0], #-104	; 0xffffff98
    7ce0:	409e0000 	addsmi	r0, lr, r0
    7ce4:	22000000 	andcs	r0, r0, #0
    7ce8:	0027e301 	eoreq	lr, r7, r1, lsl #6
    7cec:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    7cf0:	00000001 	andeq	r0, r0, r1
    7cf4:	00000000 	andeq	r0, r0, r0
    7cf8:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7cfc:	0012a901 	andseq	sl, r2, r1, lsl #18
    7d00:	29dd1400 	ldmibcs	sp, {sl, ip}^
    7d04:	d7010000 	strle	r0, [r1, -r0]
    7d08:	00053406 	andeq	r3, r5, r6, lsl #8
    7d0c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7d10:	0000283f 	andeq	r2, r0, pc, lsr r8
    7d14:	5006d701 	andpl	sp, r6, r1, lsl #14
    7d18:	d3000000 	movwle	r0, #0
    7d1c:	16000040 	strne	r0, [r0], -r0, asr #32
    7d20:	00002e44 	andeq	r2, r0, r4, asr #28
    7d24:	5006d901 	andpl	sp, r6, r1, lsl #18
    7d28:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    7d2c:	00000040 	andeq	r0, r0, r0, asr #32
    7d30:	2dd90122 	ldfcse	f0, [r9, #136]	; 0x88
    7d34:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    7d38:	00000106 	andeq	r0, r0, r6, lsl #2
    7d3c:	00000000 	andeq	r0, r0, r0
    7d40:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7d44:	12f20100 	rscsne	r0, r2, #0
    7d48:	dd140000 	ldcle	0, cr0, [r4, #-0]
    7d4c:	01000029 	tsteq	r0, r9, lsr #32
    7d50:	053406f7 	ldreq	r0, [r4, #-1783]!	; 0x6f7
    7d54:	50010000 	andpl	r0, r1, r0
    7d58:	0028a015 	eoreq	sl, r8, r5, lsl r0
    7d5c:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    7d60:	00000050 	andeq	r0, r0, r0, asr r0
    7d64:	00004129 	andeq	r4, r0, r9, lsr #2
    7d68:	002e3b16 	eoreq	r3, lr, r6, lsl fp
    7d6c:	06f90100 	ldrbteq	r0, [r9], r0, lsl #2
    7d70:	00000050 	andeq	r0, r0, r0, asr r0
    7d74:	0000414a 	andeq	r4, r0, sl, asr #2
    7d78:	51012200 	mrspl	r2, R9_usr
    7d7c:	0100002b 	tsteq	r0, fp, lsr #32
    7d80:	00010718 	andeq	r0, r1, r8, lsl r7
    7d84:	00000000 	andeq	r0, r0, r0
    7d88:	02000000 	andeq	r0, r0, #0
    7d8c:	3b01007d 	blcc	47f88 <__Stack_Size+0x47b88>
    7d90:	14000013 	strne	r0, [r0], #-19
    7d94:	000029dd 	ldrdeq	r2, [r0], -sp
    7d98:	34071801 	strcc	r1, [r7], #-2049	; 0x801
    7d9c:	01000005 	tsteq	r0, r5
    7da0:	28a01550 	stmiacs	r0!, {r4, r6, r8, sl, ip}
    7da4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7da8:	00005007 	andeq	r5, r0, r7
    7dac:	00417f00 	subeq	r7, r1, r0, lsl #30
    7db0:	2e3b1600 	cfmsuba32cs	mvax0, mvax1, mvfx11, mvfx0
    7db4:	1a010000 	bne	47dbc <__Stack_Size+0x479bc>
    7db8:	00005007 	andeq	r5, r0, r7
    7dbc:	0041a000 	subeq	sl, r1, r0
    7dc0:	01220000 	teqeq	r2, r0
    7dc4:	000029cb 	andeq	r2, r0, fp, asr #19
    7dc8:	01073901 	tsteq	r7, r1, lsl #18
	...
    7dd4:	01007d02 	tsteq	r0, r2, lsl #26
    7dd8:	00001384 	andeq	r1, r0, r4, lsl #7
    7ddc:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    7de0:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    7de4:	00000534 	andeq	r0, r0, r4, lsr r5
    7de8:	a0155001 	andsge	r5, r5, r1
    7dec:	01000028 	tsteq	r0, r8, lsr #32
    7df0:	00500739 	subseq	r0, r0, r9, lsr r7
    7df4:	41d50000 	bicsmi	r0, r5, r0
    7df8:	44160000 	ldrmi	r0, [r6], #-0
    7dfc:	0100002e 	tsteq	r0, lr, lsr #32
    7e00:	0050073b 	subseq	r0, r0, fp, lsr r7
    7e04:	41f60000 	mvnsmi	r0, r0
    7e08:	22000000 	andcs	r0, r0, #0
    7e0c:	0027aa01 	eoreq	sl, r7, r1, lsl #20
    7e10:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    7e14:	00000001 	andeq	r0, r0, r1
    7e18:	00000000 	andeq	r0, r0, r0
    7e1c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7e20:	0013cd01 	andseq	ip, r3, r1, lsl #26
    7e24:	29dd1400 	ldmibcs	sp, {sl, ip}^
    7e28:	5a010000 	bpl	47e30 <__Stack_Size+0x47a30>
    7e2c:	00053407 	andeq	r3, r5, r7, lsl #8
    7e30:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7e34:	000028a0 	andeq	r2, r0, r0, lsr #17
    7e38:	50075a01 	andpl	r5, r7, r1, lsl #20
    7e3c:	2b000000 	blcs	7e44 <__Stack_Size+0x7a44>
    7e40:	16000042 	strne	r0, [r0], -r2, asr #32
    7e44:	00002e44 	andeq	r2, r0, r4, asr #28
    7e48:	50075c01 	andpl	r5, r7, r1, lsl #24
    7e4c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    7e50:	00000042 	andeq	r0, r0, r2, asr #32
    7e54:	309b0122 	addscc	r0, fp, r2, lsr #2
    7e58:	7b010000 	blvc	47e60 <__Stack_Size+0x47a60>
    7e5c:	00000107 	andeq	r0, r0, r7, lsl #2
    7e60:	00000000 	andeq	r0, r0, r0
    7e64:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7e68:	14160100 	ldrne	r0, [r6], #-256	; 0x100
    7e6c:	dd140000 	ldcle	0, cr0, [r4, #-0]
    7e70:	01000029 	tsteq	r0, r9, lsr #32
    7e74:	0534077b 	ldreq	r0, [r4, #-1915]!	; 0x77b
    7e78:	50010000 	andpl	r0, r1, r0
    7e7c:	002bf915 	eoreq	pc, fp, r5, lsl r9	; <UNPREDICTABLE>
    7e80:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    7e84:	00000050 	andeq	r0, r0, r0, asr r0
    7e88:	00004281 	andeq	r4, r0, r1, lsl #5
    7e8c:	002e3b16 	eoreq	r3, lr, r6, lsl fp
    7e90:	077d0100 	ldrbeq	r0, [sp, -r0, lsl #2]!
    7e94:	00000050 	andeq	r0, r0, r0, asr r0
    7e98:	000042a2 	andeq	r4, r0, r2, lsr #5
    7e9c:	8c012200 	sfmhi	f2, 4, [r1], {-0}
    7ea0:	0100002f 	tsteq	r0, pc, lsr #32
    7ea4:	0001079b 	muleq	r1, fp, r7
    7ea8:	00000000 	andeq	r0, r0, r0
    7eac:	02000000 	andeq	r0, r0, #0
    7eb0:	5f01007d 	svcpl	0x0001007d
    7eb4:	14000014 	strne	r0, [r0], #-20
    7eb8:	000029dd 	ldrdeq	r2, [r0], -sp
    7ebc:	34079b01 	strcc	r9, [r7], #-2817	; 0xb01
    7ec0:	01000005 	tsteq	r0, r5
    7ec4:	2bf91550 	blcs	ffe4d40c <SCS_BASE+0x1fe3f40c>
    7ec8:	9b010000 	blls	47ed0 <__Stack_Size+0x47ad0>
    7ecc:	00005007 	andeq	r5, r0, r7
    7ed0:	0042d700 	subeq	sp, r2, r0, lsl #14
    7ed4:	2e3b1600 	cfmsuba32cs	mvax0, mvax1, mvfx11, mvfx0
    7ed8:	9d010000 	stcls	0, cr0, [r1, #-0]
    7edc:	00005007 	andeq	r5, r0, r7
    7ee0:	0042f800 	subeq	pc, r2, r0, lsl #16
    7ee4:	01220000 	teqeq	r2, r0
    7ee8:	00002d50 	andeq	r2, r0, r0, asr sp
    7eec:	0107bb01 	tsteq	r7, r1, lsl #22
	...
    7ef8:	01007d02 	tsteq	r0, r2, lsl #26
    7efc:	000014a8 	andeq	r1, r0, r8, lsr #9
    7f00:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    7f04:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    7f08:	00000534 	andeq	r0, r0, r4, lsr r5
    7f0c:	f9155001 			; <UNDEFINED> instruction: 0xf9155001
    7f10:	0100002b 	tsteq	r0, fp, lsr #32
    7f14:	005007bb 	ldrheq	r0, [r0], #-123	; 0xffffff85
    7f18:	43310000 	teqmi	r1, #0
    7f1c:	44160000 	ldrmi	r0, [r6], #-0
    7f20:	0100002e 	tsteq	r0, lr, lsr #32
    7f24:	005007bd 	ldrheq	r0, [r0], #-125	; 0xffffff83
    7f28:	43520000 	cmpmi	r2, #0
    7f2c:	22000000 	andcs	r0, r0, #0
    7f30:	002ad201 	eoreq	sp, sl, r1, lsl #4
    7f34:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    7f38:	00000001 	andeq	r0, r0, r1
    7f3c:	00000000 	andeq	r0, r0, r0
    7f40:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    7f44:	0014f101 	andseq	pc, r4, r1, lsl #2
    7f48:	29dd1400 	ldmibcs	sp, {sl, ip}^
    7f4c:	db010000 	blle	47f54 <__Stack_Size+0x47b54>
    7f50:	00053407 	andeq	r3, r5, r7, lsl #8
    7f54:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7f58:	00002bf9 	strdeq	r2, [r0], -r9
    7f5c:	5007db01 	andpl	sp, r7, r1, lsl #22
    7f60:	87000000 	strhi	r0, [r0, -r0]
    7f64:	16000043 	strne	r0, [r0], -r3, asr #32
    7f68:	00002e44 	andeq	r2, r0, r4, asr #28
    7f6c:	5007dd01 	andpl	sp, r7, r1, lsl #26
    7f70:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    7f74:	00000043 	andeq	r0, r0, r3, asr #32
    7f78:	27bc0122 	ldrcs	r0, [ip, r2, lsr #2]!
    7f7c:	fb010000 	blx	47f86 <__Stack_Size+0x47b86>
    7f80:	00000107 	andeq	r0, r0, r7, lsl #2
    7f84:	00000000 	andeq	r0, r0, r0
    7f88:	7d020000 	stcvc	0, cr0, [r2, #-0]
    7f8c:	153a0100 	ldrne	r0, [sl, #-256]!	; 0x100
    7f90:	dd140000 	ldcle	0, cr0, [r4, #-0]
    7f94:	01000029 	tsteq	r0, r9, lsr #32
    7f98:	053407fb 	ldreq	r0, [r4, #-2043]!	; 0x7fb
    7f9c:	50010000 	andpl	r0, r1, r0
    7fa0:	00285f15 	eoreq	r5, r8, r5, lsl pc
    7fa4:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    7fa8:	00000050 	andeq	r0, r0, r0, asr r0
    7fac:	000043e1 	andeq	r4, r0, r1, ror #7
    7fb0:	002b3416 	eoreq	r3, fp, r6, lsl r4
    7fb4:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    7fb8:	00000050 	andeq	r0, r0, r0, asr r0
    7fbc:	00004402 	andeq	r4, r0, r2, lsl #8
    7fc0:	0a012200 	beq	507c8 <__Stack_Size+0x503c8>
    7fc4:	0100002e 	tsteq	r0, lr, lsr #32
    7fc8:	00010818 	andeq	r0, r1, r8, lsl r8
    7fcc:	00000000 	andeq	r0, r0, r0
    7fd0:	02000000 	andeq	r0, r0, #0
    7fd4:	8301007d 	movwhi	r0, #4221	; 0x107d
    7fd8:	14000015 	strne	r0, [r0], #-21
    7fdc:	000029dd 	ldrdeq	r2, [r0], -sp
    7fe0:	34081801 	strcc	r1, [r8], #-2049	; 0x801
    7fe4:	01000005 	tsteq	r0, r5
    7fe8:	2cbc1550 	cfldr32cs	mvfx1, [ip], #320	; 0x140
    7fec:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    7ff0:	00005008 	andeq	r5, r0, r8
    7ff4:	00443700 	subeq	r3, r4, r0, lsl #14
    7ff8:	2b341600 	blcs	d0d800 <__Stack_Size+0xd0d400>
    7ffc:	1a010000 	bne	48004 <__Stack_Size+0x47c04>
    8000:	00005008 	andeq	r5, r0, r8
    8004:	00445800 	subeq	r5, r4, r0, lsl #16
    8008:	01220000 	teqeq	r2, r0
    800c:	0000316c 	andeq	r3, r0, ip, ror #2
    8010:	01083601 	tsteq	r8, r1, lsl #12
	...
    801c:	01007d02 	tsteq	r0, r2, lsl #26
    8020:	000015cc 	andeq	r1, r0, ip, asr #11
    8024:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    8028:	08360100 	ldmdaeq	r6!, {r8}
    802c:	00000534 	andeq	r0, r0, r4, lsr r5
    8030:	5f155001 	svcpl	0x00155001
    8034:	01000028 	tsteq	r0, r8, lsr #32
    8038:	00500836 	subseq	r0, r0, r6, lsr r8
    803c:	448d0000 	strmi	r0, [sp], #0
    8040:	34160000 	ldrcc	r0, [r6], #-0
    8044:	0100002b 	tsteq	r0, fp, lsr #32
    8048:	00500838 	subseq	r0, r0, r8, lsr r8
    804c:	44ae0000 	strtmi	r0, [lr], #0
    8050:	22000000 	andcs	r0, r0, #0
    8054:	00305b01 	eorseq	r5, r0, r1, lsl #22
    8058:	08530100 	ldmdaeq	r3, {r8}^
    805c:	00000001 	andeq	r0, r0, r1
    8060:	00000000 	andeq	r0, r0, r0
    8064:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8068:	00161501 	andseq	r1, r6, r1, lsl #10
    806c:	29dd1400 	ldmibcs	sp, {sl, ip}^
    8070:	53010000 	movwpl	r0, #4096	; 0x1000
    8074:	00053408 	andeq	r3, r5, r8, lsl #8
    8078:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    807c:	00002cbc 			; <UNDEFINED> instruction: 0x00002cbc
    8080:	50085301 	andpl	r5, r8, r1, lsl #6
    8084:	e3000000 	movw	r0, #0
    8088:	16000044 	strne	r0, [r0], -r4, asr #32
    808c:	00002b34 	andeq	r2, r0, r4, lsr fp
    8090:	50085501 	andpl	r5, r8, r1, lsl #10
    8094:	04000000 	streq	r0, [r0], #-0
    8098:	00000045 	andeq	r0, r0, r5, asr #32
    809c:	30ab0122 	adccc	r0, fp, r2, lsr #2
    80a0:	71010000 	mrsvc	r0, (UNDEF: 1)
    80a4:	00000108 	andeq	r0, r0, r8, lsl #2
    80a8:	00000000 	andeq	r0, r0, r0
    80ac:	7d020000 	stcvc	0, cr0, [r2, #-0]
    80b0:	165e0100 	ldrbne	r0, [lr], -r0, lsl #2
    80b4:	dd140000 	ldcle	0, cr0, [r4, #-0]
    80b8:	01000029 	tsteq	r0, r9, lsr #32
    80bc:	05340871 	ldreq	r0, [r4, #-2161]!	; 0x871
    80c0:	50010000 	andpl	r0, r1, r0
    80c4:	00285f15 	eoreq	r5, r8, r5, lsl pc
    80c8:	08710100 	ldmdaeq	r1!, {r8}^
    80cc:	00000050 	andeq	r0, r0, r0, asr r0
    80d0:	00004539 	andeq	r4, r0, r9, lsr r5
    80d4:	002b3416 	eoreq	r3, fp, r6, lsl r4
    80d8:	08730100 	ldmdaeq	r3!, {r8}^
    80dc:	00000050 	andeq	r0, r0, r0, asr r0
    80e0:	0000455a 	andeq	r4, r0, sl, asr r5
    80e4:	28012200 	stmdacs	r1, {r9, sp}
    80e8:	01000028 	tsteq	r0, r8, lsr #32
    80ec:	0001088e 	andeq	r0, r1, lr, lsl #17
    80f0:	00000000 	andeq	r0, r0, r0
    80f4:	02000000 	andeq	r0, r0, #0
    80f8:	a701007d 	smlsdxge	r1, sp, r0, r0
    80fc:	14000016 	strne	r0, [r0], #-22
    8100:	000029dd 	ldrdeq	r2, [r0], -sp
    8104:	34088e01 	strcc	r8, [r8], #-3585	; 0xe01
    8108:	01000005 	tsteq	r0, r5
    810c:	2cbc1550 	cfldr32cs	mvfx1, [ip], #320	; 0x140
    8110:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    8114:	00005008 	andeq	r5, r0, r8
    8118:	00458f00 	subeq	r8, r5, r0, lsl #30
    811c:	2b341600 	blcs	d0d924 <__Stack_Size+0xd0d524>
    8120:	90010000 	andls	r0, r1, r0
    8124:	00005008 	andeq	r5, r0, r8
    8128:	0045b000 	subeq	fp, r5, r0
    812c:	01220000 	teqeq	r2, r0
    8130:	00003072 	andeq	r3, r0, r2, ror r0
    8134:	0108ac01 	tsteq	r8, r1, lsl #24
	...
    8140:	01007d02 	tsteq	r0, r2, lsl #26
    8144:	000016f0 	strdeq	r1, [r0], -r0
    8148:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    814c:	08ac0100 	stmiaeq	ip!, {r8}
    8150:	00000534 	andeq	r0, r0, r4, lsr r5
    8154:	5f155001 	svcpl	0x00155001
    8158:	01000028 	tsteq	r0, r8, lsr #32
    815c:	005008ac 	subseq	r0, r0, ip, lsr #17
    8160:	45e50000 	strbmi	r0, [r5, #0]!
    8164:	34160000 	ldrcc	r0, [r6], #-0
    8168:	0100002b 	tsteq	r0, fp, lsr #32
    816c:	005008ae 	subseq	r0, r0, lr, lsr #17
    8170:	46060000 	strmi	r0, [r6], -r0
    8174:	21000000 	mrscs	r0, (UNDEF: 0)
    8178:	002c1701 	eoreq	r1, ip, r1, lsl #14
    817c:	08ce0100 	stmiaeq	lr, {r8}^
    8180:	00000001 	andeq	r0, r0, r1
    8184:	00000000 	andeq	r0, r0, r0
    8188:	00463b00 	subeq	r3, r6, r0, lsl #22
    818c:	173a0100 	ldrne	r0, [sl, -r0, lsl #2]!
    8190:	dd140000 	ldcle	0, cr0, [r4, #-0]
    8194:	01000029 	tsteq	r0, r9, lsr #32
    8198:	053408ce 	ldreq	r0, [r4, #-2254]!	; 0x8ce
    819c:	50010000 	andpl	r0, r1, r0
    81a0:	002e4d15 	eoreq	r4, lr, r5, lsl sp
    81a4:	08ce0100 	stmiaeq	lr, {r8}^
    81a8:	00000050 	andeq	r0, r0, r0, asr r0
    81ac:	0000465b 	andeq	r4, r0, fp, asr r6
    81b0:	002ebc15 	eoreq	fp, lr, r5, lsl ip
    81b4:	08ce0100 	stmiaeq	lr, {r8}^
    81b8:	00000050 	andeq	r0, r0, r0, asr r0
    81bc:	0000467c 	andeq	r4, r0, ip, ror r6
    81c0:	f0012100 			; <UNDEFINED> instruction: 0xf0012100
    81c4:	01000028 	tsteq	r0, r8, lsr #32
    81c8:	000108ea 	andeq	r0, r1, sl, ror #17
    81cc:	00000000 	andeq	r0, r0, r0
    81d0:	9d000000 	stcls	0, cr0, [r0, #-0]
    81d4:	01000046 	tsteq	r0, r6, asr #32
    81d8:	00001784 	andeq	r1, r0, r4, lsl #15
    81dc:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    81e0:	08ea0100 	stmiaeq	sl!, {r8}^
    81e4:	00000534 	andeq	r0, r0, r4, lsr r5
    81e8:	4d155001 	ldcmi	0, cr5, [r5, #-4]
    81ec:	0100002e 	tsteq	r0, lr, lsr #32
    81f0:	005008ea 	subseq	r0, r0, sl, ror #17
    81f4:	46bd0000 	ldrtmi	r0, [sp], r0
    81f8:	a9150000 	ldmdbge	r5, {}	; <UNPREDICTABLE>
    81fc:	0100002c 	tsteq	r0, ip, lsr #32
    8200:	005008ea 	subseq	r0, r0, sl, ror #17
    8204:	46de0000 	ldrbmi	r0, [lr], r0
    8208:	21000000 	mrscs	r0, (UNDEF: 0)
    820c:	002ba401 	eoreq	sl, fp, r1, lsl #8
    8210:	09120100 	ldmdbeq	r2, {r8}
    8214:	00000001 	andeq	r0, r0, r1
    8218:	00000000 	andeq	r0, r0, r0
    821c:	0046ff00 	subeq	pc, r6, r0, lsl #30
    8220:	17d00100 	ldrbne	r0, [r0, r0, lsl #2]
    8224:	dd150000 	ldcle	0, cr0, [r5, #-0]
    8228:	01000029 	tsteq	r0, r9, lsr #32
    822c:	05340912 	ldreq	r0, [r4, #-2322]!	; 0x912
    8230:	471f0000 	ldrmi	r0, [pc, -r0]
    8234:	4d150000 	ldcmi	0, cr0, [r5, #-0]
    8238:	0100002e 	tsteq	r0, lr, lsr #32
    823c:	00500912 	subseq	r0, r0, r2, lsl r9
    8240:	473f0000 	ldrmi	r0, [pc, -r0]!
    8244:	20150000 	andscs	r0, r5, r0
    8248:	0100002f 	tsteq	r0, pc, lsr #32
    824c:	00500912 	subseq	r0, r0, r2, lsl r9
    8250:	47790000 	ldrbmi	r0, [r9, -r0]!
    8254:	22000000 	andcs	r0, r0, #0
    8258:	002ce501 	eoreq	lr, ip, r1, lsl #10
    825c:	09380100 	ldmdbeq	r8!, {r8}
    8260:	00000001 	andeq	r0, r0, r1
    8264:	00000000 	andeq	r0, r0, r0
    8268:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    826c:	00180901 	andseq	r0, r8, r1, lsl #18
    8270:	29dd1400 	ldmibcs	sp, {sl, ip}^
    8274:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    8278:	00053409 	andeq	r3, r5, r9, lsl #8
    827c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8280:	00001a7a 	andeq	r1, r0, sl, ror sl
    8284:	d3093801 	movwle	r3, #38913	; 0x9801
    8288:	9a000000 	bls	8290 <__Stack_Size+0x7e90>
    828c:	00000047 	andeq	r0, r0, r7, asr #32
    8290:	293f0122 	ldmdbcs	pc!, {r1, r5, r8}	; <UNPREDICTABLE>
    8294:	55010000 	strpl	r0, [r1, #-0]
    8298:	00000109 	andeq	r0, r0, r9, lsl #2
    829c:	00000000 	andeq	r0, r0, r0
    82a0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    82a4:	18420100 	stmdane	r2, {r8}^
    82a8:	dd140000 	ldcle	0, cr0, [r4, #-0]
    82ac:	01000029 	tsteq	r0, r9, lsr #32
    82b0:	05340955 	ldreq	r0, [r4, #-2389]!	; 0x955
    82b4:	50010000 	andpl	r0, r1, r0
    82b8:	002cfd15 	eoreq	pc, ip, r5, lsl sp	; <UNPREDICTABLE>
    82bc:	09550100 	ldmdbeq	r5, {r8}^
    82c0:	00000050 	andeq	r0, r0, r0, asr r0
    82c4:	000047d4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    82c8:	53012200 	movwpl	r2, #4608	; 0x1200
    82cc:	0100002c 	tsteq	r0, ip, lsr #32
    82d0:	00010970 	andeq	r0, r1, r0, ror r9
    82d4:	00000000 	andeq	r0, r0, r0
    82d8:	02000000 	andeq	r0, r0, #0
    82dc:	7b01007d 	blvc	484d8 <__Stack_Size+0x480d8>
    82e0:	14000018 	strne	r0, [r0], #-24
    82e4:	000029dd 	ldrdeq	r2, [r0], -sp
    82e8:	34097001 	strcc	r7, [r9], #-1
    82ec:	01000005 	tsteq	r0, r5
    82f0:	1a7a1550 	bne	1e8d838 <__Stack_Size+0x1e8d438>
    82f4:	70010000 	andvc	r0, r1, r0
    82f8:	0000d309 	andeq	sp, r0, r9, lsl #6
    82fc:	00480e00 	subeq	r0, r8, r0, lsl #28
    8300:	01220000 	teqeq	r2, r0
    8304:	00002f09 	andeq	r2, r0, r9, lsl #30
    8308:	01098d01 	tsteq	r9, r1, lsl #26
	...
    8314:	01007d02 	tsteq	r0, r2, lsl #26
    8318:	000018b4 			; <UNDEFINED> instruction: 0x000018b4
    831c:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    8320:	098d0100 	stmibeq	sp, {r8}
    8324:	00000534 	andeq	r0, r0, r4, lsr r5
    8328:	67155001 	ldrvs	r5, [r5, -r1]
    832c:	01000029 	tsteq	r0, r9, lsr #32
    8330:	0050098d 	subseq	r0, r0, sp, lsl #19
    8334:	48480000 	stmdami	r8, {}^	; <UNPREDICTABLE>
    8338:	22000000 	andcs	r0, r0, #0
    833c:	002b7501 	eoreq	r7, fp, r1, lsl #10
    8340:	09ae0100 	stmibeq	lr!, {r8}
    8344:	00000001 	andeq	r0, r0, r1
    8348:	00000000 	andeq	r0, r0, r0
    834c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8350:	0018ed01 	andseq	lr, r8, r1, lsl #26
    8354:	29dd1400 	ldmibcs	sp, {sl, ip}^
    8358:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    835c:	00053409 	andeq	r3, r5, r9, lsl #8
    8360:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    8364:	00002f2b 	andeq	r2, r0, fp, lsr #30
    8368:	5009ae01 	andpl	sl, r9, r1, lsl #28
    836c:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    8370:	00000048 	andeq	r0, r0, r8, asr #32
    8374:	2dc50122 	stfcse	f0, [r5, #136]	; 0x88
    8378:	ca010000 	bgt	48380 <__Stack_Size+0x47f80>
    837c:	00000109 	andeq	r0, r0, r9, lsl #2
    8380:	00000000 	andeq	r0, r0, r0
    8384:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8388:	19260100 	stmdbne	r6!, {r8}
    838c:	dd140000 	ldcle	0, cr0, [r4, #-0]
    8390:	01000029 	tsteq	r0, r9, lsr #32
    8394:	053409ca 	ldreq	r0, [r4, #-2506]!	; 0x9ca
    8398:	50010000 	andpl	r0, r1, r0
    839c:	002a1715 	eoreq	r1, sl, r5, lsl r7
    83a0:	09ca0100 	stmibeq	sl, {r8}^
    83a4:	00000050 	andeq	r0, r0, r0, asr r0
    83a8:	0000488a 	andeq	r4, r0, sl, lsl #17
    83ac:	3b012200 	blcc	50bb4 <__Stack_Size+0x507b4>
    83b0:	01000031 	tsteq	r0, r1, lsr r0
    83b4:	000109e4 	andeq	r0, r1, r4, ror #19
    83b8:	00000000 	andeq	r0, r0, r0
    83bc:	02000000 	andeq	r0, r0, #0
    83c0:	5f01007d 	svcpl	0x0001007d
    83c4:	14000019 	strne	r0, [r0], #-25
    83c8:	000029dd 	ldrdeq	r2, [r0], -sp
    83cc:	3409e401 	strcc	lr, [r9], #-1025	; 0x401
    83d0:	01000005 	tsteq	r0, r5
    83d4:	2fb71550 	svccs	0x00b71550
    83d8:	e4010000 	str	r0, [r1], #-0
    83dc:	00005009 	andeq	r5, r0, r9
    83e0:	0048ab00 	subeq	sl, r8, r0, lsl #22
    83e4:	01220000 	teqeq	r2, r0
    83e8:	00002bca 	andeq	r2, r0, sl, asr #23
    83ec:	0109f901 	tsteq	r9, r1, lsl #18
	...
    83f8:	01007d02 	tsteq	r0, r2, lsl #26
    83fc:	00001996 	muleq	r0, r6, r9
    8400:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    8404:	09f90100 	ldmibeq	r9!, {r8}^
    8408:	00000534 	andeq	r0, r0, r4, lsr r5
    840c:	f7145001 			; <UNDEFINED> instruction: 0xf7145001
    8410:	01000031 	tsteq	r0, r1, lsr r0
    8414:	005009f9 	ldrsheq	r0, [r0], #-153	; 0xffffff67
    8418:	51010000 	mrspl	r0, (UNDEF: 1)
    841c:	df012200 	svcle	0x00012200
    8420:	0100002f 	tsteq	r0, pc, lsr #32
    8424:	00010a0a 	andeq	r0, r1, sl, lsl #20
    8428:	00000000 	andeq	r0, r0, r0
    842c:	02000000 	andeq	r0, r0, #0
    8430:	cd01007d 	stcgt	0, cr0, [r1, #-500]	; 0xfffffe0c
    8434:	14000019 	strne	r0, [r0], #-25
    8438:	000029dd 	ldrdeq	r2, [r0], -sp
    843c:	340a0a01 	strcc	r0, [sl], #-2561	; 0xa01
    8440:	01000005 	tsteq	r0, r5
    8444:	2fe61450 	svccs	0x00e61450
    8448:	0a010000 	beq	48450 <__Stack_Size+0x48050>
    844c:	0000500a 	andeq	r5, r0, sl
    8450:	00510100 	subseq	r0, r1, r0, lsl #2
    8454:	27f80122 	ldrbcs	r0, [r8, r2, lsr #2]!
    8458:	1c010000 	stcne	0, cr0, [r1], {-0}
    845c:	0000010a 	andeq	r0, r0, sl, lsl #2
    8460:	00000000 	andeq	r0, r0, r0
    8464:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8468:	1a040100 	bne	108870 <__Stack_Size+0x108470>
    846c:	dd140000 	ldcle	0, cr0, [r4, #-0]
    8470:	01000029 	tsteq	r0, r9, lsr #32
    8474:	05340a1c 	ldreq	r0, [r4, #-2588]!	; 0xa1c
    8478:	50010000 	andpl	r0, r1, r0
    847c:	0027ff14 	eoreq	pc, r7, r4, lsl pc	; <UNPREDICTABLE>
    8480:	0a1c0100 	beq	708888 <__Stack_Size+0x708488>
    8484:	00000050 	andeq	r0, r0, r0, asr r0
    8488:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    848c:	00280801 	eoreq	r0, r8, r1, lsl #16
    8490:	0a2e0100 	beq	b88898 <__Stack_Size+0xb88498>
    8494:	00000001 	andeq	r0, r0, r1
    8498:	00000000 	andeq	r0, r0, r0
    849c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    84a0:	001a3b01 	andseq	r3, sl, r1, lsl #22
    84a4:	29dd1400 	ldmibcs	sp, {sl, ip}^
    84a8:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    84ac:	0005340a 	andeq	r3, r5, sl, lsl #8
    84b0:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    84b4:	0000280f 	andeq	r2, r0, pc, lsl #16
    84b8:	500a2e01 	andpl	r2, sl, r1, lsl #28
    84bc:	01000000 	mrseq	r0, (UNDEF: 0)
    84c0:	01220051 	qsubeq	r0, r1, r2
    84c4:	00002d40 	andeq	r2, r0, r0, asr #26
    84c8:	010a4001 	tsteq	sl, r1
	...
    84d4:	01007d02 	tsteq	r0, r2, lsl #26
    84d8:	00001a72 	andeq	r1, r0, r2, ror sl
    84dc:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    84e0:	0a400100 	beq	10088e8 <__Stack_Size+0x10084e8>
    84e4:	00000534 	andeq	r0, r0, r4, lsr r5
    84e8:	47145001 	ldrmi	r5, [r4, -r1]
    84ec:	0100002d 	tsteq	r0, sp, lsr #32
    84f0:	00500a40 	subseq	r0, r0, r0, asr #20
    84f4:	51010000 	mrspl	r0, (UNDEF: 1)
    84f8:	18012200 	stmdane	r1, {r9, sp}
    84fc:	01000028 	tsteq	r0, r8, lsr #32
    8500:	00010a52 	andeq	r0, r1, r2, asr sl
    8504:	00000000 	andeq	r0, r0, r0
    8508:	02000000 	andeq	r0, r0, #0
    850c:	a901007d 	stmdbge	r1, {r0, r2, r3, r4, r5, r6}
    8510:	1400001a 	strne	r0, [r0], #-26
    8514:	000029dd 	ldrdeq	r2, [r0], -sp
    8518:	340a5201 	strcc	r5, [sl], #-513	; 0x201
    851c:	01000005 	tsteq	r0, r5
    8520:	281f1450 	ldmdacs	pc, {r4, r6, sl, ip}	; <UNPREDICTABLE>
    8524:	52010000 	andpl	r0, r1, #0
    8528:	0000500a 	andeq	r5, r0, sl
    852c:	00510100 	subseq	r0, r1, r0, lsl #2
    8530:	2ea80122 	fdvcsep	f0, f0, f2
    8534:	6a010000 	bvs	4853c <__Stack_Size+0x4813c>
    8538:	0000010a 	andeq	r0, r0, sl, lsl #2
    853c:	00000000 	andeq	r0, r0, r0
    8540:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8544:	1ae20100 	bne	ff88894c <SCS_BASE+0x1f87a94c>
    8548:	dd140000 	ldcle	0, cr0, [r4, #-0]
    854c:	01000029 	tsteq	r0, r9, lsr #32
    8550:	05340a6a 	ldreq	r0, [r4, #-2666]!	; 0xa6a
    8554:	50010000 	andpl	r0, r1, r0
    8558:	002e2115 	eoreq	r2, lr, r5, lsl r1
    855c:	0a6a0100 	beq	1a88964 <__Stack_Size+0x1a88564>
    8560:	00000050 	andeq	r0, r0, r0, asr r0
    8564:	000048cc 	andeq	r4, r0, ip, asr #17
    8568:	7a012200 	bvc	50d70 <__Stack_Size+0x50970>
    856c:	0100002c 	tsteq	r0, ip, lsr #32
    8570:	00010a86 	andeq	r0, r1, r6, lsl #21
    8574:	00000000 	andeq	r0, r0, r0
    8578:	02000000 	andeq	r0, r0, #0
    857c:	1b01007d 	blne	48778 <__Stack_Size+0x48378>
    8580:	1400001b 	strne	r0, [r0], #-27
    8584:	000029dd 	ldrdeq	r2, [r0], -sp
    8588:	340a8601 	strcc	r8, [sl], #-1537	; 0x601
    858c:	01000005 	tsteq	r0, r5
    8590:	2e211550 	mcrcs	5, 1, r1, cr1, cr0, {2}
    8594:	86010000 	strhi	r0, [r1], -r0
    8598:	0000500a 	andeq	r5, r0, sl
    859c:	0048ed00 	subeq	lr, r8, r0, lsl #26
    85a0:	01210000 	teqeq	r1, r0
    85a4:	000030d4 	ldrdeq	r3, [r0], -r4
    85a8:	01028a01 	tsteq	r2, r1, lsl #20
	...
    85b4:	0000490e 	andeq	r4, r0, lr, lsl #18
    85b8:	001c2201 	andseq	r2, ip, r1, lsl #4
    85bc:	29dd1500 	ldmibcs	sp, {r8, sl, ip}^
    85c0:	8a010000 	bhi	485c8 <__Stack_Size+0x481c8>
    85c4:	00053402 	andeq	r3, r5, r2, lsl #8
    85c8:	00492e00 	subeq	r2, r9, r0, lsl #28
    85cc:	2d0e1500 	cfstr32cs	mvfx1, [lr, #-0]
    85d0:	8a010000 	bhi	485d8 <__Stack_Size+0x481d8>
    85d4:	0009ed02 	andeq	lr, r9, r2, lsl #26
    85d8:	00496200 	subeq	r6, r9, r0, lsl #4
    85dc:	2f6a1600 	svccs	0x006a1600
    85e0:	8c010000 	stchi	0, cr0, [r1], {-0}
    85e4:	00005002 	andeq	r5, r0, r2
    85e8:	00498000 	subeq	r8, r9, r0
    85ec:	2e7c1600 	cdpcs	6, 7, cr1, cr12, cr0, {0}
    85f0:	8d010000 	stchi	0, cr0, [r1, #-0]
    85f4:	00005002 	andeq	r5, r0, r2
    85f8:	00499f00 	subeq	r9, r9, r0, lsl #30
    85fc:	00001a00 	andeq	r1, r0, r0, lsl #20
    8600:	053a0000 	ldreq	r0, [sl, #-0]!
    8604:	1b8a0000 	blne	fe28860c <SCS_BASE+0x1e27a60c>
    8608:	011b0000 	tsteq	fp, r0
    860c:	00750250 	rsbseq	r0, r5, r0, asr r2
    8610:	00001a00 	andeq	r1, r0, r0, lsl #20
    8614:	1aa90000 	bne	fea4861c <SCS_BASE+0x1ea3a61c>
    8618:	1b9e0000 	blne	fe788620 <SCS_BASE+0x1e77a620>
    861c:	011b0000 	tsteq	fp, r0
    8620:	00750250 	rsbseq	r0, r5, r0, asr r2
    8624:	00001a00 	andeq	r1, r0, r0, lsl #20
    8628:	05b30000 	ldreq	r0, [r3, #0]!
    862c:	1bbe0000 	blne	fef88634 <SCS_BASE+0x1ef7a634>
    8630:	011b0000 	tsteq	fp, r0
    8634:	00760252 	rsbseq	r0, r6, r2, asr r2
    8638:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    863c:	011b0077 	tsteq	fp, r7, ror r0
    8640:	00750250 	rsbseq	r0, r5, r0, asr r2
    8644:	00001c00 	andeq	r1, r0, r0, lsl #24
    8648:	e2010000 	and	r0, r1, #0
    864c:	d300001a 	movwle	r0, #26
    8650:	1b00001b 	blne	86c4 <__Stack_Size+0x82c4>
    8654:	75025001 	strvc	r5, [r2, #-1]
    8658:	00290000 	eoreq	r0, r9, r0
    865c:	b3000000 	movwlt	r0, #0
    8660:	1a000005 	bne	867c <__Stack_Size+0x827c>
    8664:	00000000 	andeq	r0, r0, r0
    8668:	00001ae2 	andeq	r1, r0, r2, ror #21
    866c:	00001bf0 	strdeq	r1, [r0], -r0
    8670:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    8674:	1a000075 	bne	8850 <__Stack_Size+0x8450>
    8678:	00000000 	andeq	r0, r0, r0
    867c:	0000053a 	andeq	r0, r0, sl, lsr r5
    8680:	00001c10 	andeq	r1, r0, r0, lsl ip
    8684:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    8688:	011b0076 	tsteq	fp, r6, ror r0
    868c:	00770251 	rsbseq	r0, r7, r1, asr r2
    8690:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    8694:	1d000075 	stcne	0, cr0, [r0, #-468]	; 0xfffffe2c
    8698:	00000000 	andeq	r0, r0, r0
    869c:	001aa901 	andseq	sl, sl, r1, lsl #18
    86a0:	50011b00 	andpl	r1, r1, r0, lsl #22
    86a4:	00007502 	andeq	r7, r0, r2, lsl #10
    86a8:	c4012200 	strgt	r2, [r1], #-512	; 0x200
    86ac:	0100002e 	tsteq	r0, lr, lsr #32
    86b0:	00010aa2 	andeq	r0, r1, r2, lsr #21
    86b4:	00000000 	andeq	r0, r0, r0
    86b8:	02000000 	andeq	r0, r0, #0
    86bc:	5b01007d 	blpl	488b8 <__Stack_Size+0x484b8>
    86c0:	1400001c 	strne	r0, [r0], #-28
    86c4:	000029dd 	ldrdeq	r2, [r0], -sp
    86c8:	340aa201 	strcc	sl, [sl], #-513	; 0x201
    86cc:	01000005 	tsteq	r0, r5
    86d0:	2e211550 	mcrcs	5, 1, r1, cr1, cr0, {2}
    86d4:	a2010000 	andge	r0, r1, #0
    86d8:	0000500a 	andeq	r5, r0, sl
    86dc:	0049be00 	subeq	fp, r9, r0, lsl #28
    86e0:	01220000 	teqeq	r2, r0
    86e4:	00002a03 	andeq	r2, r0, r3, lsl #20
    86e8:	010abe01 	tsteq	sl, r1, lsl #28
	...
    86f4:	01007d02 	tsteq	r0, r2, lsl #26
    86f8:	00001c94 	muleq	r0, r4, ip
    86fc:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    8700:	0abe0100 	beq	fef88b08 <SCS_BASE+0x1ef7ab08>
    8704:	00000534 	andeq	r0, r0, r4, lsr r5
    8708:	21155001 	tstcs	r5, r1
    870c:	0100002e 	tsteq	r0, lr, lsr #32
    8710:	00500abe 	ldrheq	r0, [r0], #-174	; 0xffffff52
    8714:	49df0000 	ldmibmi	pc, {}^	; <UNPREDICTABLE>
    8718:	2c000000 	stccs	0, cr0, [r0], {-0}
    871c:	00002d1f 	andeq	r2, r0, pc, lsl sp
    8720:	010c4b01 	tsteq	ip, r1, lsl #22
    8724:	001cf701 	andseq	pc, ip, r1, lsl #14
    8728:	29dd1000 	ldmibcs	sp, {ip}^
    872c:	4b010000 	blmi	48734 <__Stack_Size+0x48334>
    8730:	0005340c 	andeq	r3, r5, ip, lsl #8
    8734:	2f481000 	svccs	0x00481000
    8738:	4b010000 	blmi	48740 <__Stack_Size+0x48340>
    873c:	0000500c 	andeq	r5, r0, ip
    8740:	2ed81000 	cdpcs	0, 13, cr1, cr8, cr0, {0}
    8744:	4b010000 	blmi	4874c <__Stack_Size+0x4834c>
    8748:	0000500c 	andeq	r5, r0, ip
    874c:	31201000 	teqcc	r0, r0
    8750:	4c010000 	stcmi	0, cr0, [r1], {-0}
    8754:	0000500c 	andeq	r5, r0, ip
    8758:	2e441100 	dvfcss	f1, f4, f0
    875c:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    8760:	0000500c 	andeq	r5, r0, ip
    8764:	2b341100 	blcs	d0cb6c <__Stack_Size+0xd0c76c>
    8768:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    876c:	0000500c 	andeq	r5, r0, ip
    8770:	6d742d00 	ldclvs	13, cr2, [r4, #-0]
    8774:	4e010070 	mcrmi	0, 0, r0, cr1, cr0, {3}
    8778:	0000500c 	andeq	r5, r0, ip
    877c:	382c0000 	stmdacc	ip!, {}	; <UNPREDICTABLE>
    8780:	01000030 	tsteq	r0, r0, lsr r0
    8784:	01010c7a 	tsteq	r1, sl, ror ip
    8788:	00001d5a 	andeq	r1, r0, sl, asr sp
    878c:	0029dd10 	eoreq	sp, r9, r0, lsl sp
    8790:	0c7a0100 	ldfeqe	f0, [sl], #-0
    8794:	00000534 	andeq	r0, r0, r4, lsr r5
    8798:	002f4810 	eoreq	r4, pc, r0, lsl r8	; <UNPREDICTABLE>
    879c:	0c7a0100 	ldfeqe	f0, [sl], #-0
    87a0:	00000050 	andeq	r0, r0, r0, asr r0
    87a4:	002ed810 	eoreq	sp, lr, r0, lsl r8
    87a8:	0c7a0100 	ldfeqe	f0, [sl], #-0
    87ac:	00000050 	andeq	r0, r0, r0, asr r0
    87b0:	00312010 	eorseq	r2, r1, r0, lsl r0
    87b4:	0c7b0100 	ldfeqe	f0, [fp], #-0
    87b8:	00000050 	andeq	r0, r0, r0, asr r0
    87bc:	002e4411 	eoreq	r4, lr, r1, lsl r4
    87c0:	0c7d0100 	ldfeqe	f0, [sp], #-0
    87c4:	00000050 	andeq	r0, r0, r0, asr r0
    87c8:	002b3411 	eoreq	r3, fp, r1, lsl r4
    87cc:	0c7d0100 	ldfeqe	f0, [sp], #-0
    87d0:	00000050 	andeq	r0, r0, r0, asr r0
    87d4:	706d742d 	rsbvc	r7, sp, sp, lsr #8
    87d8:	0c7d0100 	ldfeqe	f0, [sp], #-0
    87dc:	00000050 	andeq	r0, r0, r0, asr r0
    87e0:	15012100 	strne	r2, [r1, #-256]	; 0x100
    87e4:	01000031 	tsteq	r0, r1, lsr r0
    87e8:	00010249 	andeq	r0, r1, r9, asr #4
	...
    87f4:	0100004a 	tsteq	r0, sl, asr #32
    87f8:	00001eb9 			; <UNDEFINED> instruction: 0x00001eb9
    87fc:	0029dd15 	eoreq	sp, r9, r5, lsl sp
    8800:	02490100 	subeq	r0, r9, #0
    8804:	00000534 	andeq	r0, r0, r4, lsr r5
    8808:	00004a20 	andeq	r4, r0, r0, lsr #20
    880c:	002d0e15 	eoreq	r0, sp, r5, lsl lr
    8810:	02490100 	subeq	r0, r9, #0
    8814:	000009ed 	andeq	r0, r0, sp, ror #19
    8818:	00004a80 	andeq	r4, r0, r0, lsl #21
    881c:	001c942e 	andseq	r9, ip, lr, lsr #8
    8820:	00000000 	andeq	r0, r0, r0
    8824:	0007e000 	andeq	lr, r7, r0
    8828:	026a0100 	rsbeq	r0, sl, #0
    882c:	00001def 	andeq	r1, r0, pc, ror #27
    8830:	001cc624 	andseq	ip, ip, r4, lsr #12
    8834:	004a9e00 	subeq	r9, sl, r0, lsl #28
    8838:	1cba2400 	cfldrsne	mvf2, [sl]
    883c:	4ab20000 	bmi	fec88844 <SCS_BASE+0x1ec7a844>
    8840:	ae240000 	cdpge	0, 2, cr0, cr4, cr0, {0}
    8844:	d100001c 	tstle	r0, ip, lsl r0
    8848:	2400004a 	strcs	r0, [r0], #-74	; 0x4a
    884c:	00001ca2 	andeq	r1, r0, r2, lsr #25
    8850:	00004af0 	strdeq	r4, [r0], -r0
    8854:	0007f82f 	andeq	pc, r7, pc, lsr #16
    8858:	1cd22700 	ldclne	7, cr2, [r2], {0}
    885c:	4b0e0000 	blmi	388864 <__Stack_Size+0x388464>
    8860:	de270000 	cdple	0, 2, cr0, cr7, cr0, {0}
    8864:	4300001c 	movwmi	r0, #28
    8868:	2700004b 	strcs	r0, [r0, -fp, asr #32]
    886c:	00001cea 	andeq	r1, r0, sl, ror #25
    8870:	00004b7e 	andeq	r4, r0, lr, ror fp
    8874:	f7280000 			; <UNDEFINED> instruction: 0xf7280000
    8878:	0000001c 	andeq	r0, r0, ip, lsl r0
    887c:	00000000 	andeq	r0, r0, r0
    8880:	01000000 	mrseq	r0, (UNDEF: 0)
    8884:	1e4b0274 	mcrne	2, 2, r0, cr11, cr4, {3}
    8888:	29250000 	stmdbcs	r5!, {}	; <UNPREDICTABLE>
    888c:	0100001d 	tsteq	r0, sp, lsl r0
    8890:	1d1d2457 	cfldrsne	mvf2, [sp, #-348]	; 0xfffffea4
    8894:	4bb20000 	blmi	fec8889c <SCS_BASE+0x1ec7a89c>
    8898:	11240000 	teqne	r4, r0
    889c:	d100001d 	tstle	r0, sp, lsl r0
    88a0:	2400004b 	strcs	r0, [r0], #-75	; 0x4b
    88a4:	00001d05 	andeq	r1, r0, r5, lsl #26
    88a8:	00004bf0 	strdeq	r4, [r0], -r0
    88ac:	00000026 	andeq	r0, r0, r6, lsr #32
    88b0:	00000000 	andeq	r0, r0, r0
    88b4:	1d352700 	ldcne	7, cr2, [r5, #-0]
    88b8:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
    88bc:	41270000 	teqmi	r7, r0
    88c0:	3800001d 	stmdacc	r0, {r0, r2, r3, r4}
    88c4:	2700004c 	strcs	r0, [r0, -ip, asr #32]
    88c8:	00001d4d 	andeq	r1, r0, sp, asr #26
    88cc:	00004c73 	andeq	r4, r0, r3, ror ip
    88d0:	001a0000 	andseq	r0, sl, r0
    88d4:	3a000000 	bcc	88dc <__Stack_Size+0x84dc>
    88d8:	5f000005 	svcpl	0x00000005
    88dc:	1b00001e 	blne	895c <__Stack_Size+0x855c>
    88e0:	74025001 	strvc	r5, [r2], #-1
    88e4:	001c0000 	andseq	r0, ip, r0
    88e8:	01000000 	mrseq	r0, (UNDEF: 0)
    88ec:	00001aa9 	andeq	r1, r0, r9, lsr #21
    88f0:	00001e74 	andeq	r1, r0, r4, ror lr
    88f4:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    88f8:	29000074 	stmdbcs	r0, {r2, r4, r5, r6}
    88fc:	00000000 	andeq	r0, r0, r0
    8900:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
    8904:	0000001c 	andeq	r0, r0, ip, lsl r0
    8908:	1ae20100 	bne	ff888d10 <SCS_BASE+0x1f87ad10>
    890c:	1e920000 	cdpne	0, 9, cr0, cr2, cr0, {0}
    8910:	011b0000 	tsteq	fp, r0
    8914:	00740250 	rsbseq	r0, r4, r0, asr r2
    8918:	00001c00 	andeq	r1, r0, r0, lsl #24
    891c:	22010000 	andcs	r0, r1, #0
    8920:	a700001c 	smladge	r0, ip, r0, r0
    8924:	1b00001e 	blne	89a4 <__Stack_Size+0x85a4>
    8928:	74025001 	strvc	r5, [r2], #-1
    892c:	001d0000 	andseq	r0, sp, r0
    8930:	01000000 	mrseq	r0, (UNDEF: 0)
    8934:	00001c5b 	andeq	r1, r0, fp, asr ip
    8938:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    893c:	00000074 	andeq	r0, r0, r4, ror r0
    8940:	2b3c0122 	blcs	f08dd0 <__Stack_Size+0xf089d0>
    8944:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    8948:	0000010a 	andeq	r0, r0, sl, lsl #2
    894c:	00000000 	andeq	r0, r0, r0
    8950:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8954:	1ef20100 	cdpne	1, 15, cr0, cr2, cr0, {0}
    8958:	dd140000 	ldcle	0, cr0, [r4, #-0]
    895c:	01000029 	tsteq	r0, r9, lsr #32
    8960:	05340ad8 	ldreq	r0, [r4, #-2776]!	; 0xad8
    8964:	50010000 	andpl	r0, r1, r0
    8968:	0028ab15 	eoreq	sl, r8, r5, lsl fp
    896c:	0ad80100 	beq	ff608d74 <SCS_BASE+0x1f5fad74>
    8970:	00000050 	andeq	r0, r0, r0, asr r0
    8974:	00004ca7 	andeq	r4, r0, r7, lsr #25
    8978:	a3013000 	movwge	r3, #4096	; 0x1000
    897c:	01000029 	tsteq	r0, r9, lsr #32
    8980:	50010aec 	andpl	r0, r1, ip, ror #21
	...
    898c:	02000000 	andeq	r0, r0, #0
    8990:	2101007d 	tstcs	r1, sp, ror r0
    8994:	1500001f 	strne	r0, [r0, #-31]
    8998:	000029dd 	ldrdeq	r2, [r0], -sp
    899c:	340aec01 	strcc	lr, [sl], #-3073	; 0xc01
    89a0:	c8000005 	stmdagt	r0, {r0, r2}
    89a4:	0000004c 	andeq	r0, r0, ip, asr #32
    89a8:	2a690130 	bcs	1a48e70 <__Stack_Size+0x1a48a70>
    89ac:	fd010000 	stc2	0, cr0, [r1, #-0]
    89b0:	0050010a 	subseq	r0, r0, sl, lsl #2
	...
    89bc:	7d020000 	stcvc	0, cr0, [r2, #-0]
    89c0:	1f500100 	svcne	0x00500100
    89c4:	dd150000 	ldcle	0, cr0, [r5, #-0]
    89c8:	01000029 	tsteq	r0, r9, lsr #32
    89cc:	05340afd 	ldreq	r0, [r4, #-2813]!	; 0xafd
    89d0:	4ce90000 	stclmi	0, cr0, [r9]
    89d4:	30000000 	andcc	r0, r0, r0
    89d8:	002a7901 	eoreq	r7, sl, r1, lsl #18
    89dc:	0b0e0100 	bleq	388de4 <__Stack_Size+0x3889e4>
    89e0:	00005001 	andeq	r5, r0, r1
	...
    89ec:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    89f0:	001f7f01 	andseq	r7, pc, r1, lsl #30
    89f4:	29dd1500 	ldmibcs	sp, {r8, sl, ip}^
    89f8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    89fc:	0005340b 	andeq	r3, r5, fp, lsl #8
    8a00:	004d0a00 	subeq	r0, sp, r0, lsl #20
    8a04:	01300000 	teqeq	r0, r0
    8a08:	00002a89 	andeq	r2, r0, r9, lsl #21
    8a0c:	010b1f01 	tsteq	fp, r1, lsl #30
    8a10:	00000050 	andeq	r0, r0, r0, asr r0
	...
    8a1c:	01007d02 	tsteq	r0, r2, lsl #26
    8a20:	00001fae 	andeq	r1, r0, lr, lsr #31
    8a24:	0029dd15 	eoreq	sp, r9, r5, lsl sp
    8a28:	0b1f0100 	bleq	7c8e30 <__Stack_Size+0x7c8a30>
    8a2c:	00000534 	andeq	r0, r0, r4, lsr r5
    8a30:	00004d2b 	andeq	r4, r0, fp, lsr #26
    8a34:	98013000 	stmdals	r1, {ip, sp}
    8a38:	0100002d 	tsteq	r0, sp, lsr #32
    8a3c:	50010b2f 	andpl	r0, r1, pc, lsr #22
	...
    8a48:	02000000 	andeq	r0, r0, #0
    8a4c:	dd01007d 	stcle	0, cr0, [r1, #-500]	; 0xfffffe0c
    8a50:	1500001f 	strne	r0, [r0, #-31]
    8a54:	000029dd 	ldrdeq	r2, [r0], -sp
    8a58:	340b2f01 	strcc	r2, [fp], #-3841	; 0xf01
    8a5c:	4c000005 	stcmi	0, cr0, [r0], {5}
    8a60:	0000004d 	andeq	r0, r0, sp, asr #32
    8a64:	2c220130 	stfcss	f0, [r2], #-192	; 0xffffff40
    8a68:	3f010000 	svccc	0x00010000
    8a6c:	0050010b 	subseq	r0, r0, fp, lsl #2
	...
    8a78:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8a7c:	200c0100 	andcs	r0, ip, r0, lsl #2
    8a80:	dd150000 	ldcle	0, cr0, [r5, #-0]
    8a84:	01000029 	tsteq	r0, r9, lsr #32
    8a88:	05340b3f 	ldreq	r0, [r4, #-2879]!	; 0xb3f
    8a8c:	4d6d0000 	stclmi	0, cr0, [sp, #-0]
    8a90:	30000000 	andcc	r0, r0, r0
    8a94:	00288301 	eoreq	r8, r8, r1, lsl #6
    8a98:	0b5d0100 	bleq	1748ea0 <__Stack_Size+0x1748aa0>
    8a9c:	0000a801 	andeq	sl, r0, r1, lsl #16
	...
    8aa8:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    8aac:	00205901 	eoreq	r5, r0, r1, lsl #18
    8ab0:	29dd1500 	ldmibcs	sp, {r8, sl, ip}^
    8ab4:	5d010000 	stcpl	0, cr0, [r1, #-0]
    8ab8:	0005340b 	andeq	r3, r5, fp, lsl #8
    8abc:	004d8e00 	subeq	r8, sp, r0, lsl #28
    8ac0:	2bb31400 	blcs	feccdac8 <SCS_BASE+0x1ecbfac8>
    8ac4:	5d010000 	stcpl	0, cr0, [r1, #-0]
    8ac8:	0000500b 	andeq	r5, r0, fp
    8acc:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    8ad0:	00001c4a 	andeq	r1, r0, sl, asr #24
    8ad4:	b30b5f01 	movwlt	r5, #48897	; 0xbf01
    8ad8:	af000000 	svcge	0x00000000
    8adc:	0000004d 	andeq	r0, r0, sp, asr #32
    8ae0:	02240122 	eoreq	r0, r4, #-2147483640	; 0x80000008
    8ae4:	86010000 	strhi	r0, [r1], -r0
    8ae8:	172c010b 	strne	r0, [ip, -fp, lsl #2]!
    8aec:	17340800 	ldrne	r0, [r4, -r0, lsl #16]!
    8af0:	7d020800 	stcvc	8, cr0, [r2, #-0]
    8af4:	20920100 	addscs	r0, r2, r0, lsl #2
    8af8:	dd140000 	ldcle	0, cr0, [r4, #-0]
    8afc:	01000029 	tsteq	r0, r9, lsr #32
    8b00:	05340b86 	ldreq	r0, [r4, #-2950]!	; 0xb86
    8b04:	50010000 	andpl	r0, r1, r0
    8b08:	002bb315 	eoreq	fp, fp, r5, lsl r3
    8b0c:	0b860100 	bleq	fe188f14 <SCS_BASE+0x1e17af14>
    8b10:	00000050 	andeq	r0, r0, r0, asr r0
    8b14:	00004dd7 	ldrdeq	r4, [r0], -r7
    8b18:	e3013000 	movw	r3, #4096	; 0x1000
    8b1c:	01000030 	tsteq	r0, r0, lsr r0
    8b20:	b3010ba2 	movwlt	r0, #7074	; 0x1ba2
	...
    8b2c:	02000000 	andeq	r0, r0, #0
    8b30:	ff01007d 			; <UNDEFINED> instruction: 0xff01007d
    8b34:	15000020 	strne	r0, [r0, #-32]
    8b38:	000029dd 	ldrdeq	r2, [r0], -sp
    8b3c:	340ba201 	strcc	sl, [fp], #-513	; 0x201
    8b40:	f8000005 			; <UNDEFINED> instruction: 0xf8000005
    8b44:	1400004d 	strne	r0, [r0], #-77	; 0x4d
    8b48:	000030fa 	strdeq	r3, [r0], -sl
    8b4c:	500ba201 	andpl	sl, fp, r1, lsl #4
    8b50:	01000000 	mrseq	r0, (UNDEF: 0)
    8b54:	1c4a1651 	mcrrne	6, 5, r1, sl, cr1
    8b58:	a4010000 	strge	r0, [r1], #-0
    8b5c:	0000b30b 	andeq	fp, r0, fp, lsl #6
    8b60:	004e1900 	subeq	r1, lr, r0, lsl #18
    8b64:	1c4b1600 	mcrrne	6, 0, r1, fp, cr0
    8b68:	a5010000 	strge	r0, [r1, #-0]
    8b6c:	0000500b 	andeq	r5, r0, fp
    8b70:	004e3800 	subeq	r3, lr, r0, lsl #16
    8b74:	28fc1600 	ldmcs	ip!, {r9, sl, ip}^
    8b78:	a5010000 	strge	r0, [r1, #-0]
    8b7c:	0000500b 	andeq	r5, r0, fp
    8b80:	004e5c00 	subeq	r5, lr, r0, lsl #24
    8b84:	01220000 	teqeq	r2, r0
    8b88:	00000e57 	andeq	r0, r0, r7, asr lr
    8b8c:	010bcd01 	tsteq	fp, r1, lsl #26
    8b90:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
    8b94:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
    8b98:	01007d02 	tsteq	r0, r2, lsl #26
    8b9c:	00002138 	andeq	r2, r0, r8, lsr r1
    8ba0:	0029dd14 	eoreq	sp, r9, r4, lsl sp
    8ba4:	0bcd0100 	bleq	ff348fac <SCS_BASE+0x1f33afac>
    8ba8:	00000534 	andeq	r0, r0, r4, lsr r5
    8bac:	fa155001 	blx	55cbb8 <__Stack_Size+0x55c7b8>
    8bb0:	01000030 	tsteq	r0, r0, lsr r0
    8bb4:	00500bcd 	subseq	r0, r0, sp, asr #23
    8bb8:	4e800000 	cdpmi	0, 8, cr0, cr0, cr0, {0}
    8bbc:	31000000 	mrscc	r0, (UNDEF: 0)
    8bc0:	0025ae01 	eoreq	sl, r5, r1, lsl #28
    8bc4:	01150500 	tsteq	r5, r0, lsl #10
    8bc8:	21520101 	cmpcs	r2, r1, lsl #2
    8bcc:	3e320000 	cdpcc	0, 3, cr0, cr2, cr0, {0}
    8bd0:	32000000 	andcc	r0, r0, #0
    8bd4:	000000d3 	ldrdeq	r0, [r0], -r3
    8bd8:	65013300 	strvs	r3, [r1, #-768]	; 0x300
    8bdc:	0500001f 	streq	r0, [r0, #-31]
    8be0:	01010114 	tsteq	r1, r4, lsl r1
    8be4:	00003e32 	andeq	r3, r0, r2, lsr lr
    8be8:	00d33200 	sbcseq	r3, r3, r0, lsl #4
    8bec:	00000000 	andeq	r0, r0, r0
    8bf0:	0000022d 	andeq	r0, r0, sp, lsr #4
    8bf4:	1be40002 	blne	ff908c04 <SCS_BASE+0x1f8fac04>
    8bf8:	01040000 	mrseq	r0, (UNDEF: 4)
    8bfc:	00000696 	muleq	r0, r6, r6
    8c00:	00319501 	eorseq	r9, r1, r1, lsl #10
    8c04:	000b7100 	andeq	r7, fp, r0, lsl #2
    8c08:	000ae000 	andeq	lr, sl, r0
	...
    8c14:	0025e200 	eoreq	lr, r5, r0, lsl #4
    8c18:	05040200 	streq	r0, [r4, #-512]	; 0x200
    8c1c:	000007d8 	ldrdeq	r0, [r0], -r8
    8c20:	aa050202 	bge	149430 <__Stack_Size+0x149030>
    8c24:	02000007 	andeq	r0, r0, #7
    8c28:	09890601 	stmibeq	r9, {r0, r9, sl}
    8c2c:	75030000 	strvc	r0, [r3, #-0]
    8c30:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    8c34:	00004927 	andeq	r4, r0, r7, lsr #18
    8c38:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8c3c:	000008e5 	andeq	r0, r0, r5, ror #17
    8c40:	ce070202 	cdpgt	2, 0, cr0, cr7, cr2, {0}
    8c44:	0300000b 	movweq	r0, #11
    8c48:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    8c4c:	00006129 	andeq	r6, r0, r9, lsr #2
    8c50:	08010200 	stmdaeq	r1, {r9}
    8c54:	00000987 	andeq	r0, r0, r7, lsl #19
    8c58:	0003ca04 	andeq	ip, r3, r4, lsl #20
    8c5c:	732f0200 	teqvc	pc, #0
    8c60:	05000000 	streq	r0, [r0, #-0]
    8c64:	00000049 	andeq	r0, r0, r9, asr #32
    8c68:	0023a604 	eoreq	sl, r3, r4, lsl #12
    8c6c:	83330200 	teqhi	r3, #0
    8c70:	06000000 	streq	r0, [r0], -r0
    8c74:	00000073 	andeq	r0, r0, r3, ror r0
    8c78:	3c020107 	stfccs	f0, [r2], {7}
    8c7c:	0000009d 	muleq	r0, sp, r0
    8c80:	001ec108 	andseq	ip, lr, r8, lsl #2
    8c84:	53090000 	movwpl	r0, #36864	; 0x9000
    8c88:	01005445 	tsteq	r0, r5, asr #8
    8c8c:	07390400 	ldreq	r0, [r9, -r0, lsl #8]!
    8c90:	3c020000 	stccc	0, cr0, [r2], {-0}
    8c94:	00000088 	andeq	r0, r0, r8, lsl #1
    8c98:	3e020107 	adfccs	f0, f2, f7
    8c9c:	000000bd 	strheq	r0, [r0], -sp
    8ca0:	0004b008 	andeq	fp, r4, r8
    8ca4:	c2080000 	andgt	r0, r8, #0
    8ca8:	01000008 	tsteq	r0, r8
    8cac:	00a60400 	adceq	r0, r6, r0, lsl #8
    8cb0:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
    8cb4:	000000a8 	andeq	r0, r0, r8, lsr #1
    8cb8:	dc070402 	cfstrsle	mvf0, [r7], {2}
    8cbc:	0a000008 	beq	8ce4 <__Stack_Size+0x88e4>
    8cc0:	02020310 	andeq	r0, r2, #1073741824	; 0x40000000
    8cc4:	00000115 	andeq	r0, r0, r5, lsl r1
    8cc8:	0031ea0b 	eorseq	lr, r1, fp, lsl #20
    8ccc:	02040300 	andeq	r0, r4, #0
    8cd0:	00000068 	andeq	r0, r0, r8, rrx
    8cd4:	0b002302 	bleq	118e4 <__Stack_Size+0x114e4>
    8cd8:	00003217 	andeq	r3, r0, r7, lsl r2
    8cdc:	68020503 	stmdavs	r2, {r0, r1, r8, sl}
    8ce0:	02000000 	andeq	r0, r0, #0
    8ce4:	560c0423 	strpl	r0, [ip], -r3, lsr #8
    8ce8:	03004c41 	movweq	r4, #3137	; 0xc41
    8cec:	00680206 	rsbeq	r0, r8, r6, lsl #4
    8cf0:	23020000 	movwcs	r0, #8192	; 0x2000
    8cf4:	31d40b08 	bicscc	r0, r4, r8, lsl #22
    8cf8:	07030000 	streq	r0, [r3, -r0]
    8cfc:	00007802 	andeq	r7, r0, r2, lsl #16
    8d00:	0c230200 	sfmeq	f0, 4, [r3], #-0
    8d04:	31da0d00 	bicscc	r0, sl, r0, lsl #26
    8d08:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    8d0c:	0000cf02 	andeq	ip, r0, r2, lsl #30
    8d10:	ff010e00 			; <UNDEFINED> instruction: 0xff010e00
    8d14:	01000031 	tsteq	r0, r1, lsr r0
    8d18:	0000012b 	andeq	r0, r0, fp, lsr #2
    8d1c:	00000000 	andeq	r0, r0, r0
    8d20:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8d24:	01480100 	mrseq	r0, (UNDEF: 88)
    8d28:	1c0f0000 	stcne	0, cr0, [pc], {-0}
    8d2c:	01000032 	tsteq	r0, r2, lsr r0
    8d30:	00003e2b 	andeq	r3, r0, fp, lsr #28
    8d34:	00500100 	subseq	r0, r0, r0, lsl #2
    8d38:	09bf010e 	ldmibeq	pc!, {r1, r2, r3, r8}	; <UNPREDICTABLE>
    8d3c:	42010000 	andmi	r0, r1, #0
    8d40:	00173c01 	andseq	r3, r7, r1, lsl #24
    8d44:	00174808 	andseq	r4, r7, r8, lsl #16
    8d48:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    8d4c:	00016f01 	andeq	r6, r1, r1, lsl #30
    8d50:	05ac0f00 	streq	r0, [ip, #3840]!	; 0xf00
    8d54:	42010000 	andmi	r0, r1, #0
    8d58:	0000003e 	andeq	r0, r0, lr, lsr r0
    8d5c:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    8d60:	00084701 	andeq	r4, r8, r1, lsl #14
    8d64:	01550100 	cmpeq	r5, r0, lsl #2
    8d68:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
    8d6c:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    8d70:	01007d02 	tsteq	r0, r2, lsl #26
    8d74:	00000198 	muleq	r0, r8, r1
    8d78:	0031ef10 	eorseq	lr, r1, r0, lsl pc
    8d7c:	3e550100 	rdfccs	f0, f5, f0
    8d80:	a1000000 	mrsge	r0, (UNDEF: 0)
    8d84:	0000004e 	andeq	r0, r0, lr, asr #32
    8d88:	0710010e 	ldreq	r0, [r0, -lr, lsl #2]
    8d8c:	70010000 	andvc	r0, r1, r0
    8d90:	00177001 	andseq	r7, r7, r1
    8d94:	00178808 	andseq	r8, r7, r8, lsl #16
    8d98:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    8d9c:	0001c101 	andeq	ip, r1, r1, lsl #2
    8da0:	1a7a1000 	bne	1e8cda8 <__Stack_Size+0x1e8c9a8>
    8da4:	70010000 	andvc	r0, r1, r0
    8da8:	000000bd 	strheq	r0, [r0], -sp
    8dac:	00004edc 	ldrdeq	r4, [r0], -ip
    8db0:	82011100 	andhi	r1, r1, #0
    8db4:	01000031 	tsteq	r0, r1, lsr r0
    8db8:	003e0186 	eorseq	r0, lr, r6, lsl #3
	...
    8dc4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    8dc8:	01120100 	tsteq	r2, r0, lsl #2
    8dcc:	000031b1 			; <UNDEFINED> instruction: 0x000031b1
    8dd0:	9d019601 	stcls	6, cr9, [r1, #-4]
	...
    8ddc:	02000000 	andeq	r0, r0, #0
    8de0:	1001007d 	andne	r0, r1, sp, ror r0
    8de4:	000031c7 	andeq	r3, r0, r7, asr #3
    8de8:	00579601 	subseq	r9, r7, r1, lsl #12
    8dec:	4f160000 	svcmi	0x00160000
    8df0:	0e130000 	cdpeq	0, 1, cr0, cr3, cr0, {0}
    8df4:	01000026 	tsteq	r0, r6, lsr #32
    8df8:	00003e98 	muleq	r0, r8, lr
    8dfc:	004f3700 	subeq	r3, pc, r0, lsl #14
    8e00:	6d741400 	cfldrdvs	mvd1, [r4, #-0]
    8e04:	98010070 	stmdals	r1, {r4, r5, r6}
    8e08:	0000003e 	andeq	r0, r0, lr, lsr r0
    8e0c:	00004f56 	andeq	r4, r0, r6, asr pc
    8e10:	001c4a13 	andseq	r4, ip, r3, lsl sl
    8e14:	9d990100 	ldflss	f0, [r9]
    8e18:	70000000 	andvc	r0, r0, r0
    8e1c:	0000004f 	andeq	r0, r0, pc, asr #32
    8e20:	000af000 	andeq	pc, sl, r0
    8e24:	0e000200 	cdpeq	2, 0, cr0, cr0, cr0, {0}
    8e28:	0400001d 	streq	r0, [r0], #-29
    8e2c:	00069601 	andeq	r9, r6, r1, lsl #12
    8e30:	33c00100 	biccc	r0, r0, #0
    8e34:	0b710000 	bleq	1c48e3c <__Stack_Size+0x1c48a3c>
    8e38:	0b180000 	bleq	608e40 <__Stack_Size+0x608a40>
	...
    8e44:	26c40000 	strbcs	r0, [r4], r0
    8e48:	04020000 	streq	r0, [r2], #-0
    8e4c:	0008ea07 	andeq	lr, r8, r7, lsl #20
    8e50:	05040200 	streq	r0, [r4, #-512]	; 0x200
    8e54:	000007d8 	ldrdeq	r0, [r0], -r8
    8e58:	aa050202 	bge	149668 <__Stack_Size+0x149268>
    8e5c:	02000007 	andeq	r0, r0, #7
    8e60:	09890601 	stmibeq	r9, {r0, r9, sl}
    8e64:	75030000 	strvc	r0, [r3, #-0]
    8e68:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    8e6c:	00005027 	andeq	r5, r0, r7, lsr #32
    8e70:	07040200 	streq	r0, [r4, -r0, lsl #4]
    8e74:	000008e5 	andeq	r0, r0, r5, ror #17
    8e78:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    8e7c:	62280200 	eorvs	r0, r8, #0
    8e80:	02000000 	andeq	r0, r0, #0
    8e84:	0bce0702 	bleq	ff38aa94 <SCS_BASE+0x1f37ca94>
    8e88:	75030000 	strvc	r0, [r3, #-0]
    8e8c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    8e90:	00000073 	andeq	r0, r0, r3, ror r0
    8e94:	87080102 	strhi	r0, [r8, -r2, lsl #2]
    8e98:	04000009 	streq	r0, [r0], #-9
    8e9c:	000003ca 	andeq	r0, r0, sl, asr #7
    8ea0:	00852f02 	addeq	r2, r5, r2, lsl #30
    8ea4:	50050000 	andpl	r0, r5, r0
    8ea8:	04000000 	streq	r0, [r0], #-0
    8eac:	00000246 	andeq	r0, r0, r6, asr #4
    8eb0:	00953002 	addseq	r3, r5, r2
    8eb4:	62050000 	andvs	r0, r5, #0
    8eb8:	06000000 	streq	r0, [r0], -r0
    8ebc:	af3c0201 	svcge	0x003c0201
    8ec0:	07000000 	streq	r0, [r0, -r0]
    8ec4:	00001ec1 	andeq	r1, r0, r1, asr #29
    8ec8:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    8ecc:	00010054 	andeq	r0, r1, r4, asr r0
    8ed0:	00073904 	andeq	r3, r7, r4, lsl #18
    8ed4:	9a3c0200 	bls	f096dc <__Stack_Size+0xf092dc>
    8ed8:	04000000 	streq	r0, [r0], #-0
    8edc:	00002519 	andeq	r2, r0, r9, lsl r5
    8ee0:	009a3c02 	addseq	r3, sl, r2, lsl #24
    8ee4:	01060000 	mrseq	r0, (UNDEF: 6)
    8ee8:	00da3e02 	sbcseq	r3, sl, r2, lsl #28
    8eec:	b0070000 	andlt	r0, r7, r0
    8ef0:	00000004 	andeq	r0, r0, r4
    8ef4:	0008c207 	andeq	ip, r8, r7, lsl #4
    8ef8:	04000100 	streq	r0, [r0], #-256	; 0x100
    8efc:	000000a6 	andeq	r0, r0, r6, lsr #1
    8f00:	00c53e02 	sbceq	r3, r5, r2, lsl #28
    8f04:	04020000 	streq	r0, [r2], #-0
    8f08:	0008dc07 	andeq	sp, r8, r7, lsl #24
    8f0c:	031c0900 	tsteq	ip, #0
    8f10:	01c60238 	biceq	r0, r6, r8, lsr r2
    8f14:	530a0000 	movwpl	r0, #40960	; 0xa000
    8f18:	3a030052 	bcc	c9068 <__Stack_Size+0xc8c68>
    8f1c:	00008a02 	andeq	r8, r0, r2, lsl #20
    8f20:	00230200 	eoreq	r0, r3, r0, lsl #4
    8f24:	0007640b 	andeq	r6, r7, fp, lsl #8
    8f28:	023b0300 	eorseq	r0, fp, #0
    8f2c:	00000057 	andeq	r0, r0, r7, asr r0
    8f30:	0a022302 	beq	91b40 <__Stack_Size+0x91740>
    8f34:	03005244 	movweq	r5, #580	; 0x244
    8f38:	008a023c 	addeq	r0, sl, ip, lsr r2
    8f3c:	23020000 	movwcs	r0, #8192	; 0x2000
    8f40:	076e0b04 	strbeq	r0, [lr, -r4, lsl #22]!
    8f44:	3d030000 	stccc	0, cr0, [r3, #-0]
    8f48:	00005702 	andeq	r5, r0, r2, lsl #14
    8f4c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    8f50:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    8f54:	023e0300 	eorseq	r0, lr, #0
    8f58:	0000008a 	andeq	r0, r0, sl, lsl #1
    8f5c:	0b082302 	bleq	211b6c <__Stack_Size+0x21176c>
    8f60:	00000778 	andeq	r0, r0, r8, ror r7
    8f64:	57023f03 	strpl	r3, [r2, -r3, lsl #30]
    8f68:	02000000 	andeq	r0, r0, #0
    8f6c:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    8f70:	03003152 	movweq	r3, #338	; 0x152
    8f74:	008a0240 	addeq	r0, sl, r0, asr #4
    8f78:	23020000 	movwcs	r0, #8192	; 0x2000
    8f7c:	07820b0c 	streq	r0, [r2, ip, lsl #22]
    8f80:	41030000 	mrsmi	r0, (UNDEF: 3)
    8f84:	00005702 	andeq	r5, r0, r2, lsl #14
    8f88:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    8f8c:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    8f90:	02420300 	subeq	r0, r2, #0
    8f94:	0000008a 	andeq	r0, r0, sl, lsl #1
    8f98:	0b102302 	bleq	411ba8 <__Stack_Size+0x4117a8>
    8f9c:	0000078c 	andeq	r0, r0, ip, lsl #15
    8fa0:	57024303 	strpl	r4, [r2, -r3, lsl #6]
    8fa4:	02000000 	andeq	r0, r0, #0
    8fa8:	430a1223 	movwmi	r1, #41507	; 0xa223
    8fac:	03003352 	movweq	r3, #850	; 0x352
    8fb0:	008a0244 	addeq	r0, sl, r4, asr #4
    8fb4:	23020000 	movwcs	r0, #8192	; 0x2000
    8fb8:	07960b14 			; <UNDEFINED> instruction: 0x07960b14
    8fbc:	45030000 	strmi	r0, [r3, #-0]
    8fc0:	00005702 	andeq	r5, r0, r2, lsl #14
    8fc4:	16230200 	strtne	r0, [r3], -r0, lsl #4
    8fc8:	0001c00b 	andeq	ip, r1, fp
    8fcc:	02460300 	subeq	r0, r6, #0
    8fd0:	0000008a 	andeq	r0, r0, sl, lsl #1
    8fd4:	0b182302 	bleq	611be4 <__Stack_Size+0x6117e4>
    8fd8:	000007a0 	andeq	r0, r0, r0, lsr #15
    8fdc:	57024703 	strpl	r4, [r2, -r3, lsl #14]
    8fe0:	02000000 	andeq	r0, r0, #0
    8fe4:	0c001a23 	stceq	10, cr1, [r0], {35}	; 0x23
    8fe8:	0000041c 	andeq	r0, r0, ip, lsl r4
    8fec:	ec024803 	stc	8, cr4, [r2], {3}
    8ff0:	0d000000 	stceq	0, cr0, [r0, #-0]
    8ff4:	2f1a0410 	svccs	0x001a0410
    8ff8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    8ffc:	000001fe 	strdeq	r0, [r0], -lr
    9000:	00451c04 	subeq	r1, r5, r4, lsl #24
    9004:	23020000 	movwcs	r0, #8192	; 0x2000
    9008:	01010e00 	tsteq	r1, r0, lsl #28
    900c:	1d040000 	stcne	0, cr0, [r4, #-0]
    9010:	00000057 	andeq	r0, r0, r7, asr r0
    9014:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    9018:	00000140 	andeq	r0, r0, r0, asr #2
    901c:	00571e04 	subseq	r1, r7, r4, lsl #28
    9020:	23020000 	movwcs	r0, #8192	; 0x2000
    9024:	0acd0e06 	beq	ff34c844 <SCS_BASE+0x1f33e844>
    9028:	1f040000 	svcne	0x00040000
    902c:	00000057 	andeq	r0, r0, r7, asr r0
    9030:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    9034:	00000513 	andeq	r0, r0, r3, lsl r5
    9038:	00572004 	subseq	r2, r7, r4
    903c:	23020000 	movwcs	r0, #8192	; 0x2000
    9040:	05310e0a 	ldreq	r0, [r1, #-3594]!	; 0xe0a
    9044:	21040000 	mrscs	r0, (UNDEF: 4)
    9048:	00000057 	andeq	r0, r0, r7, asr r0
    904c:	000c2302 	andeq	r2, ip, r2, lsl #6
    9050:	000aa004 	andeq	sl, sl, r4
    9054:	d2220400 	eorle	r0, r2, #0
    9058:	0d000001 	stceq	0, cr0, [r0, #-4]
    905c:	7b250408 	blvc	94a084 <__Stack_Size+0x949c84>
    9060:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    9064:	00003411 	andeq	r3, r0, r1, lsl r4
    9068:	00572704 	subseq	r2, r7, r4, lsl #14
    906c:	23020000 	movwcs	r0, #8192	; 0x2000
    9070:	34bf0e00 	ldrtcc	r0, [pc], #3584	; 9078 <__Stack_Size+0x8c78>
    9074:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    9078:	00000057 	andeq	r0, r0, r7, asr r0
    907c:	0e022302 	cdpeq	3, 0, cr2, cr2, cr2, {0}
    9080:	0000323d 	andeq	r3, r0, sp, lsr r2
    9084:	00572904 	subseq	r2, r7, r4, lsl #18
    9088:	23020000 	movwcs	r0, #8192	; 0x2000
    908c:	34d10e04 	ldrbcc	r0, [r1], #3588	; 0xe04
    9090:	2a040000 	bcs	109098 <__Stack_Size+0x108c98>
    9094:	00000057 	andeq	r0, r0, r7, asr r0
    9098:	00062302 	andeq	r2, r6, r2, lsl #6
    909c:	00327604 	eorseq	r7, r2, r4, lsl #12
    90a0:	3a2b0400 	bcc	aca0a8 <__Stack_Size+0xac9ca8>
    90a4:	0d000002 	stceq	0, cr0, [r0, #-8]
    90a8:	d5190514 	ldrle	r0, [r9, #-1300]	; 0x514
    90ac:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    90b0:	000026bf 			; <UNDEFINED> instruction: 0x000026bf
    90b4:	00451b05 	subeq	r1, r5, r5, lsl #22
    90b8:	23020000 	movwcs	r0, #8192	; 0x2000
    90bc:	25780e00 	ldrbcs	r0, [r8, #-3584]!	; 0xe00
    90c0:	1c050000 	stcne	0, cr0, [r5], {-0}
    90c4:	00000045 	andeq	r0, r0, r5, asr #32
    90c8:	0e042302 	cdpeq	3, 0, cr2, cr4, cr2, {0}
    90cc:	0000270a 	andeq	r2, r0, sl, lsl #14
    90d0:	00451d05 	subeq	r1, r5, r5, lsl #26
    90d4:	23020000 	movwcs	r0, #8192	; 0x2000
    90d8:	26db0e08 	ldrbcs	r0, [fp], r8, lsl #28
    90dc:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    90e0:	00000045 	andeq	r0, r0, r5, asr #32
    90e4:	0e0c2302 	cdpeq	3, 0, cr2, cr12, cr2, {0}
    90e8:	00002660 	andeq	r2, r0, r0, ror #12
    90ec:	00451f05 	subeq	r1, r5, r5, lsl #30
    90f0:	23020000 	movwcs	r0, #8192	; 0x2000
    90f4:	40040010 	andmi	r0, r4, r0, lsl r0
    90f8:	05000025 	streq	r0, [r0, #-37]	; 0x25
    90fc:	00028620 	andeq	r8, r2, r0, lsr #12
    9100:	df010f00 	svcle	0x00010f00
    9104:	01000009 	tsteq	r0, r9
    9108:	1788015a 			; <UNDEFINED> instruction: 0x1788015a
    910c:	181c0800 	ldmdane	ip, {fp}
    9110:	4f990800 	svcmi	0x00990800
    9114:	b7010000 	strlt	r0, [r1, -r0]
    9118:	10000003 	andne	r0, r0, r3
    911c:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    9120:	03b75a01 			; <UNDEFINED> instruction: 0x03b75a01
    9124:	4fb90000 	svcmi	0x00b90000
    9128:	ac110000 	ldcge	0, cr0, [r1], {-0}
    912c:	a4080017 	strge	r0, [r8], #-23
    9130:	2300000a 	movwcs	r0, #10
    9134:	12000003 	andne	r0, r0, #3
    9138:	31015101 	tstcc	r1, r1, lsl #2
    913c:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    9140:	00243e40 	eoreq	r3, r4, r0, asr #28
    9144:	0017ca11 	andseq	ip, r7, r1, lsl sl
    9148:	000abe08 	andeq	fp, sl, r8, lsl #28
    914c:	00033d00 	andeq	r3, r3, r0, lsl #26
    9150:	51011200 	mrspl	r1, R9_usr
    9154:	01123101 	tsteq	r2, r1, lsl #2
    9158:	000a0350 	andeq	r0, sl, r0, asr r3
    915c:	d8130040 	ldmdale	r3, {r6}
    9160:	01080017 	tsteq	r8, r7, lsl r0
    9164:	00000abe 			; <UNDEFINED> instruction: 0x00000abe
    9168:	00000358 	andeq	r0, r0, r8, asr r3
    916c:	01510112 	cmpeq	r1, r2, lsl r1
    9170:	50011230 	andpl	r1, r1, r0, lsr r2
    9174:	40000a03 	andmi	r0, r0, r3, lsl #20
    9178:	17e21100 	strbne	r1, [r2, r0, lsl #2]!
    917c:	0aa40800 	beq	fe90b184 <SCS_BASE+0x1e8fd184>
    9180:	03720000 	cmneq	r2, #0
    9184:	01120000 	tsteq	r2, r0
    9188:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    918c:	40035001 	andmi	r5, r3, r1
    9190:	1100243d 	tstne	r0, sp, lsr r4
    9194:	080017f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip}
    9198:	00000aa4 	andeq	r0, r0, r4, lsr #21
    919c:	0000038c 	andeq	r0, r0, ip, lsl #7
    91a0:	01510112 	cmpeq	r1, r2, lsl r1
    91a4:	50011231 	andpl	r1, r1, r1, lsr r2
    91a8:	243f4003 	ldrtcs	r4, [pc], #-3	; 91b0 <__Stack_Size+0x8db0>
    91ac:	18021100 	stmdane	r2, {r8, ip}
    91b0:	0aa40800 	beq	fe90b1b8 <SCS_BASE+0x1e8fd1b8>
    91b4:	03a60000 			; <UNDEFINED> instruction: 0x03a60000
    91b8:	01120000 	tsteq	r2, r0
    91bc:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    91c0:	40035001 	andmi	r5, r3, r1
    91c4:	14002440 	strne	r2, [r0], #-1088	; 0x440
    91c8:	08001810 	stmdaeq	r0, {r4, fp, ip}
    91cc:	000aa401 	andeq	sl, sl, r1, lsl #8
    91d0:	51011200 	mrspl	r1, R9_usr
    91d4:	00003001 	andeq	r3, r0, r1
    91d8:	01c60415 	biceq	r0, r6, r5, lsl r4
    91dc:	010f0000 	mrseq	r0, CPSR
    91e0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    91e4:	1c018c01 	stcne	12, cr8, [r1], {1}
    91e8:	a4080018 	strge	r0, [r8], #-24
    91ec:	49080018 	stmdbmi	r8, {r3, r4}
    91f0:	01000050 	qaddeq	r0, r0, r0
    91f4:	0000045f 	andeq	r0, r0, pc, asr r4
    91f8:	0033b910 	eorseq	fp, r3, r0, lsl r9
    91fc:	b78c0100 	strlt	r0, [ip, r0, lsl #2]
    9200:	75000003 	strvc	r0, [r0, #-3]
    9204:	10000050 	andne	r0, r0, r0, asr r0
    9208:	000033da 	ldrdeq	r3, [r0], -sl
    920c:	045f8c01 	ldrbeq	r8, [pc], #-3073	; 9214 <__Stack_Size+0x8e14>
    9210:	50930000 	addspl	r0, r3, r0
    9214:	3b160000 	blcc	58921c <__Stack_Size+0x588e1c>
    9218:	0100001f 	tsteq	r0, pc, lsl r0
    921c:	0000458e 	andeq	r4, r0, lr, lsl #11
    9220:	0050b100 	subseq	fp, r0, r0, lsl #2
    9224:	32d31600 	sbcscc	r1, r3, #0
    9228:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    922c:	00000045 	andeq	r0, r0, r5, asr #32
    9230:	0000515d 	andeq	r5, r0, sp, asr r1
    9234:	00322e16 	eorseq	r2, r2, r6, lsl lr
    9238:	458f0100 	strmi	r0, [pc, #256]	; 9340 <__Stack_Size+0x8f40>
    923c:	ac000000 	stcge	0, cr0, [r0], {-0}
    9240:	16000051 			; <UNDEFINED> instruction: 0x16000051
    9244:	00003450 	andeq	r3, r0, r0, asr r4
    9248:	00459001 	subeq	r9, r5, r1
    924c:	52090000 	andpl	r0, r9, #0
    9250:	69160000 	ldmdbvs	r6, {}	; <UNPREDICTABLE>
    9254:	01000033 	tsteq	r0, r3, lsr r0
    9258:	00004591 	muleq	r0, r1, r5
    925c:	00507500 	subseq	r7, r0, r0, lsl #10
    9260:	33741700 	cmncc	r4, #0
    9264:	92010000 	andls	r0, r1, #0
    9268:	000002d5 	ldrdeq	r0, [r0], -r5
    926c:	185c9102 	ldmdane	ip, {r1, r8, ip, pc}^
    9270:	08001866 	stmdaeq	r0, {r1, r2, r5, r6, fp, ip}
    9274:	00000ad8 	ldrdeq	r0, [r0], -r8
    9278:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    927c:	00005c91 	muleq	r0, r1, ip
    9280:	022f0415 	eoreq	r0, pc, #352321536	; 0x15000000
    9284:	01190000 	tsteq	r9, r0
    9288:	00000ca3 	andeq	r0, r0, r3, lsr #25
    928c:	a401e801 	strge	lr, [r1], #-2049	; 0x801
    9290:	ba080018 	blt	2092f8 <__Stack_Size+0x208ef8>
    9294:	02080018 	andeq	r0, r8, #24
    9298:	8c01007d 	stchi	0, cr0, [r1], {125}	; 0x7d
    929c:	1a000004 	bne	92b4 <__Stack_Size+0x8eb4>
    92a0:	000033da 	ldrdeq	r3, [r0], -sl
    92a4:	045fe801 	ldrbeq	lr, [pc], #-2049	; 92ac <__Stack_Size+0x8eac>
    92a8:	50010000 	andpl	r0, r1, r0
    92ac:	8c010f00 	stchi	15, cr0, [r1], {-0}
    92b0:	01000034 	tsteq	r0, r4, lsr r0
    92b4:	000001ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    92b8:	00000000 	andeq	r0, r0, r0
    92bc:	53050000 	movwpl	r0, #20480	; 0x5000
    92c0:	d3010000 	movwle	r0, #4096	; 0x1000
    92c4:	1a000004 	bne	92dc <__Stack_Size+0x8edc>
    92c8:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    92cc:	03b7ff01 			; <UNDEFINED> instruction: 0x03b7ff01
    92d0:	50010000 	andpl	r0, r1, r0
    92d4:	00333010 	eorseq	r3, r3, r0, lsl r0
    92d8:	d3ff0100 	mvnsle	r0, #0
    92dc:	25000004 	strcs	r0, [r0, #-4]
    92e0:	1b000053 	blne	9434 <__Stack_Size+0x9034>
    92e4:	00001f3b 	andeq	r1, r0, fp, lsr pc
    92e8:	45010101 	strmi	r0, [r1, #-257]	; 0x101
    92ec:	46000000 	strmi	r0, [r0], -r0
    92f0:	00000053 	andeq	r0, r0, r3, asr r0
    92f4:	027b0415 	rsbseq	r0, fp, #352321536	; 0x15000000
    92f8:	011c0000 	tsteq	ip, r0
    92fc:	00003353 	andeq	r3, r0, r3, asr r3
    9300:	01012301 	tsteq	r1, r1, lsl #6
	...
    930c:	01007d02 	tsteq	r0, r2, lsl #26
    9310:	00000502 	andeq	r0, r0, r2, lsl #10
    9314:	0033301d 	eorseq	r3, r3, sp, lsl r0
    9318:	01230100 	teqeq	r3, r0, lsl #2
    931c:	000004d3 	ldrdeq	r0, [r0], -r3
    9320:	1c005001 	stcne	0, cr5, [r0], {1}
    9324:	0001e701 	andeq	lr, r1, r1, lsl #14
    9328:	01370100 	teqeq	r7, r0, lsl #2
    932c:	0018ba01 	andseq	fp, r8, r1, lsl #20
    9330:	0018d208 	andseq	sp, r8, r8, lsl #4
    9334:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    9338:	00053b01 	andeq	r3, r5, r1, lsl #22
    933c:	33b91d00 			; <UNDEFINED> instruction: 0x33b91d00
    9340:	37010000 	strcc	r0, [r1, -r0]
    9344:	0003b701 	andeq	fp, r3, r1, lsl #14
    9348:	1e500100 	rdfnes	f0, f0, f0
    934c:	00001a7a 	andeq	r1, r0, sl, ror sl
    9350:	da013701 	ble	56f5c <__Stack_Size+0x56b5c>
    9354:	80000000 	andhi	r0, r0, r0
    9358:	00000053 	andeq	r0, r0, r3, asr r0
    935c:	0811011f 	ldmdaeq	r1, {r0, r1, r2, r3, r4, r8}
    9360:	62010000 	andvs	r0, r1, #0
    9364:	18d20101 	ldmne	r2, {r0, r8}^
    9368:	19060800 	stmdbne	r6, {fp}
    936c:	53ba0800 			; <UNDEFINED> instruction: 0x53ba0800
    9370:	c5010000 	strgt	r0, [r1, #-0]
    9374:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    9378:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    937c:	b7016201 	strlt	r6, [r1, -r1, lsl #4]
    9380:	da000003 	ble	9394 <__Stack_Size+0x8f94>
    9384:	1e000053 	mcrne	0, 0, r0, cr0, cr3, {2}
    9388:	000032bb 			; <UNDEFINED> instruction: 0x000032bb
    938c:	57016201 	strpl	r6, [r1, -r1, lsl #4]
    9390:	2b000000 	blcs	9398 <__Stack_Size+0x8f98>
    9394:	1e000054 	mcrne	0, 0, r0, cr0, cr4, {2}
    9398:	00001a7a 	andeq	r1, r0, sl, ror sl
    939c:	da016201 	ble	61ba8 <__Stack_Size+0x617a8>
    93a0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    93a4:	1b000054 	blne	94fc <__Stack_Size+0x90fc>
    93a8:	000034df 	ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    93ac:	45016401 	strmi	r6, [r1, #-1025]	; 0x401
    93b0:	86000000 	strhi	r0, [r0], -r0
    93b4:	1b000054 	blne	950c <__Stack_Size+0x910c>
    93b8:	000033fa 	strdeq	r3, [r0], -sl
    93bc:	45016401 	strmi	r6, [r1, #-1025]	; 0x401
    93c0:	a5000000 	strge	r0, [r0, #-0]
    93c4:	1b000054 	blne	951c <__Stack_Size+0x911c>
    93c8:	000034ca 	andeq	r3, r0, sl, asr #9
    93cc:	45016401 	strmi	r6, [r1, #-1025]	; 0x401
    93d0:	cc000000 	stcgt	0, cr0, [r0], {-0}
    93d4:	20000054 	andcs	r0, r0, r4, asr r0
    93d8:	00003369 	andeq	r3, r0, r9, ror #6
    93dc:	45016501 	strmi	r6, [r1, #-1281]	; 0x501
    93e0:	01000000 	mrseq	r0, (UNDEF: 0)
    93e4:	011c0050 	tsteq	ip, r0, asr r0
    93e8:	000032ae 	andeq	r3, r0, lr, lsr #5
    93ec:	01019d01 	tsteq	r1, r1, lsl #26
	...
    93f8:	01007d02 	tsteq	r0, r2, lsl #26
    93fc:	0000060c 	andeq	r0, r0, ip, lsl #12
    9400:	0033b91d 	eorseq	fp, r3, sp, lsl r9
    9404:	019d0100 	orrseq	r0, sp, r0, lsl #2
    9408:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    940c:	461e5001 	ldrmi	r5, [lr], -r1
    9410:	01000033 	tsteq	r0, r3, lsr r0
    9414:	0057019d 			; <UNDEFINED> instruction: 0x0057019d
    9418:	54eb0000 	strbtpl	r0, [fp], #0
    941c:	7a1d0000 	bvc	749424 <__Stack_Size+0x749024>
    9420:	0100001a 	tsteq	r0, sl, lsl r0
    9424:	00da019d 	smullseq	r0, sl, sp, r1
    9428:	52010000 	andpl	r0, r1, #0
    942c:	85011c00 	strhi	r1, [r1, #-3072]	; 0xc00
    9430:	01000033 	tsteq	r0, r3, lsr r0
    9434:	000101bc 			; <UNDEFINED> instruction: 0x000101bc
    9438:	00000000 	andeq	r0, r0, r0
    943c:	02000000 	andeq	r0, r0, #0
    9440:	4501007d 	strmi	r0, [r1, #-125]	; 0x7d
    9444:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    9448:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    944c:	b701bc01 	strlt	fp, [r1, -r1, lsl #24]
    9450:	01000003 	tsteq	r0, r3
    9454:	33eb1e50 	mvncc	r1, #1280	; 0x500
    9458:	bc010000 	stclt	0, cr0, [r1], {-0}
    945c:	00006901 	andeq	r6, r0, r1, lsl #18
    9460:	00552500 	subseq	r2, r5, r0, lsl #10
    9464:	011c0000 	tsteq	ip, r0
    9468:	0000349c 	muleq	r0, ip, r4
    946c:	0101d501 	tsteq	r1, r1, lsl #10
	...
    9478:	01007d02 	tsteq	r0, r2, lsl #26
    947c:	0000067e 	andeq	r0, r0, lr, ror r6
    9480:	0033b91d 	eorseq	fp, r3, sp, lsl r9
    9484:	01d50100 	bicseq	r0, r5, r0, lsl #2
    9488:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    948c:	a11e5001 	tstge	lr, r1
    9490:	01000032 	tsteq	r0, r2, lsr r0
    9494:	005701d5 	ldrsbeq	r0, [r7], #-21	; 0xffffffeb
    9498:	55460000 	strbpl	r0, [r6, #-0]
    949c:	1c000000 	stcne	0, cr0, [r0], {-0}
    94a0:	00341d01 	eorseq	r1, r4, r1, lsl #26
    94a4:	01ea0100 	mvneq	r0, r0, lsl #2
    94a8:	00000001 	andeq	r0, r0, r1
    94ac:	00000000 	andeq	r0, r0, r0
    94b0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    94b4:	0006b701 	andeq	fp, r6, r1, lsl #14
    94b8:	33b91d00 			; <UNDEFINED> instruction: 0x33b91d00
    94bc:	ea010000 	b	494c4 <__Stack_Size+0x490c4>
    94c0:	0003b701 	andeq	fp, r3, r1, lsl #14
    94c4:	1e500100 	rdfnes	f0, f0, f0
    94c8:	00001a7a 	andeq	r1, r0, sl, ror sl
    94cc:	da01ea01 	ble	83cd8 <__Stack_Size+0x838d8>
    94d0:	67000000 	strvs	r0, [r0, -r0]
    94d4:	00000055 	andeq	r0, r0, r5, asr r0
    94d8:	3304011c 	movwcc	r0, #16668	; 0x411c
    94dc:	0a010000 	beq	494e4 <__Stack_Size+0x490e4>
    94e0:	00000102 	andeq	r0, r0, r2, lsl #2
    94e4:	00000000 	andeq	r0, r0, r0
    94e8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    94ec:	06f00100 	ldrbteq	r0, [r0], r0, lsl #2
    94f0:	b91d0000 	ldmdblt	sp, {}	; <UNPREDICTABLE>
    94f4:	01000033 	tsteq	r0, r3, lsr r0
    94f8:	03b7020a 			; <UNDEFINED> instruction: 0x03b7020a
    94fc:	50010000 	andpl	r0, r1, r0
    9500:	00325b1e 	eorseq	r5, r2, lr, lsl fp
    9504:	020a0100 	andeq	r0, sl, #0
    9508:	00000057 	andeq	r0, r0, r7, asr r0
    950c:	000055a1 	andeq	r5, r0, r1, lsr #11
    9510:	43011c00 	movwmi	r1, #7168	; 0x1c00
    9514:	01000034 	tsteq	r0, r4, lsr r0
    9518:	0001021f 	andeq	r0, r1, pc, lsl r2
    951c:	00000000 	andeq	r0, r0, r0
    9520:	02000000 	andeq	r0, r0, #0
    9524:	2901007d 	stmdbcs	r1, {r0, r2, r3, r4, r5, r6}
    9528:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    952c:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    9530:	b7021f01 	strlt	r1, [r2, -r1, lsl #30]
    9534:	01000003 	tsteq	r0, r3
    9538:	1a7a1e50 	bne	1e90e80 <__Stack_Size+0x1e90a80>
    953c:	1f010000 	svcne	0x00010000
    9540:	0000da02 	andeq	sp, r0, r2, lsl #20
    9544:	0055c200 	subseq	ip, r5, r0, lsl #4
    9548:	011c0000 	tsteq	ip, r0
    954c:	000002c3 	andeq	r0, r0, r3, asr #5
    9550:	01023b01 	tsteq	r2, r1, lsl #22
    9554:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
    9558:	0800190e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip}
    955c:	01007d02 	tsteq	r0, r2, lsl #26
    9560:	00000762 	andeq	r0, r0, r2, ror #14
    9564:	0033b91d 	eorseq	fp, r3, sp, lsl r9
    9568:	023b0100 	eorseq	r0, fp, #0
    956c:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    9570:	c01e5001 	andsgt	r5, lr, r1
    9574:	0100001c 	tsteq	r0, ip, lsl r0
    9578:	0057023b 	subseq	r0, r7, fp, lsr r2
    957c:	55fc0000 	ldrbpl	r0, [ip, #0]!
    9580:	21000000 	mrscs	r0, (UNDEF: 0)
    9584:	000e2401 	andeq	r2, lr, r1, lsl #8
    9588:	024e0100 	subeq	r0, lr, #0
    958c:	00005701 	andeq	r5, r0, r1, lsl #14
    9590:	00190e00 	andseq	r0, r9, r0, lsl #28
    9594:	00191608 	andseq	r1, r9, r8, lsl #12
    9598:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    959c:	00079101 	andeq	r9, r7, r1, lsl #2
    95a0:	33b91e00 			; <UNDEFINED> instruction: 0x33b91e00
    95a4:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    95a8:	0003b702 	andeq	fp, r3, r2, lsl #14
    95ac:	00561d00 	subseq	r1, r6, r0, lsl #26
    95b0:	011c0000 	tsteq	ip, r0
    95b4:	000033a9 	andeq	r3, r0, r9, lsr #7
    95b8:	01026001 	tsteq	r2, r1
	...
    95c4:	01007d02 	tsteq	r0, r2, lsl #26
    95c8:	000007ba 			; <UNDEFINED> instruction: 0x000007ba
    95cc:	0033b91d 	eorseq	fp, r3, sp, lsl r9
    95d0:	02600100 	rsbeq	r0, r0, #0
    95d4:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    95d8:	1c005001 	stcne	0, cr5, [r0], {1}
    95dc:	00339601 	eorseq	r9, r3, r1, lsl #12
    95e0:	02730100 	rsbseq	r0, r3, #0
    95e4:	00000001 	andeq	r0, r0, r1
    95e8:	00000000 	andeq	r0, r0, r0
    95ec:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    95f0:	0007f301 	andeq	pc, r7, r1, lsl #6
    95f4:	33b91d00 			; <UNDEFINED> instruction: 0x33b91d00
    95f8:	73010000 	movwvc	r0, #4096	; 0x1000
    95fc:	0003b702 	andeq	fp, r3, r2, lsl #14
    9600:	1e500100 	rdfnes	f0, f0, f0
    9604:	000032f4 	strdeq	r3, [r0], -r4
    9608:	69027301 	stmdbvs	r2, {r0, r8, r9, ip, sp, lr}
    960c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    9610:	00000056 	andeq	r0, r0, r6, asr r0
    9614:	3248011c 	subcc	r0, r8, #7
    9618:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    961c:	00000102 	andeq	r0, r0, r2, lsl #2
    9620:	00000000 	andeq	r0, r0, r0
    9624:	7d020000 	stcvc	0, cr0, [r2, #-0]
    9628:	082c0100 	stmdaeq	ip!, {r8}
    962c:	b91d0000 	ldmdblt	sp, {}	; <UNPREDICTABLE>
    9630:	01000033 	tsteq	r0, r3, lsr r0
    9634:	03b70289 			; <UNDEFINED> instruction: 0x03b70289
    9638:	50010000 	andpl	r0, r1, r0
    963c:	0034af1e 	eorseq	sl, r4, lr, lsl pc
    9640:	02890100 	addeq	r0, r9, #0
    9644:	00000069 	andeq	r0, r0, r9, rrx
    9648:	0000565f 	andeq	r5, r0, pc, asr r6
    964c:	79011c00 	stmdbvc	r1, {sl, fp, ip}
    9650:	01000034 	tsteq	r0, r4, lsr r0
    9654:	0001029f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    9658:	00000000 	andeq	r0, r0, r0
    965c:	02000000 	andeq	r0, r0, #0
    9660:	6501007d 	strvs	r0, [r1, #-125]	; 0x7d
    9664:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    9668:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    966c:	b7029f01 	strlt	r9, [r2, -r1, lsl #30]
    9670:	01000003 	tsteq	r0, r3
    9674:	1a7a1e50 	bne	1e90fbc <__Stack_Size+0x1e90bbc>
    9678:	9f010000 	svcls	0x00010000
    967c:	0000da02 	andeq	sp, r0, r2, lsl #20
    9680:	00568000 	subseq	r8, r6, r0
    9684:	011c0000 	tsteq	ip, r0
    9688:	00003462 	andeq	r3, r0, r2, ror #8
    968c:	0102bc01 	tsteq	r2, r1, lsl #24
	...
    9698:	01007d02 	tsteq	r0, r2, lsl #26
    969c:	0000089e 	muleq	r0, lr, r8
    96a0:	0033b91d 	eorseq	fp, r3, sp, lsl r9
    96a4:	02bc0100 	adcseq	r0, ip, #0
    96a8:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    96ac:	7a1e5001 	bvc	79d6b8 <__Stack_Size+0x79d2b8>
    96b0:	0100001a 	tsteq	r0, sl, lsl r0
    96b4:	00da02bc 	ldrheq	r0, [sl], #44	; 0x2c
    96b8:	56ba0000 	ldrtpl	r0, [sl], r0
    96bc:	1c000000 	stcne	0, cr0, [r0], {-0}
    96c0:	00328d01 	eorseq	r8, r2, r1, lsl #26
    96c4:	02d90100 	sbcseq	r0, r9, #0
    96c8:	00000001 	andeq	r0, r0, r1
    96cc:	00000000 	andeq	r0, r0, r0
    96d0:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    96d4:	0008d701 	andeq	sp, r8, r1, lsl #14
    96d8:	33b91d00 			; <UNDEFINED> instruction: 0x33b91d00
    96dc:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    96e0:	0003b702 	andeq	fp, r3, r2, lsl #14
    96e4:	1e500100 	rdfnes	f0, f0, f0
    96e8:	00001a7a 	andeq	r1, r0, sl, ror sl
    96ec:	da02d901 	ble	bfaf8 <__Stack_Size+0xbf6f8>
    96f0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    96f4:	00000056 	andeq	r0, r0, r6, asr r0
    96f8:	3400011c 	strcc	r0, [r0], #-284	; 0x11c
    96fc:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    9700:	00000102 	andeq	r0, r0, r2, lsl #2
    9704:	00000000 	andeq	r0, r0, r0
    9708:	7d020000 	stcvc	0, cr0, [r2, #-0]
    970c:	09100100 	ldmdbeq	r0, {r8}
    9710:	b91d0000 	ldmdblt	sp, {}	; <UNPREDICTABLE>
    9714:	01000033 	tsteq	r0, r3, lsr r0
    9718:	03b702f8 			; <UNDEFINED> instruction: 0x03b702f8
    971c:	50010000 	andpl	r0, r1, r0
    9720:	0032c41e 	eorseq	ip, r2, lr, lsl r4
    9724:	02f80100 	rscseq	r0, r8, #0
    9728:	00000057 	andeq	r0, r0, r7, asr r0
    972c:	0000572e 	andeq	r5, r0, lr, lsr #14
    9730:	35011c00 	strcc	r1, [r1, #-3072]	; 0xc00
    9734:	01000034 	tsteq	r0, r4, lsr r0
    9738:	0001030d 	andeq	r0, r1, sp, lsl #6
    973c:	00000000 	andeq	r0, r0, r0
    9740:	02000000 	andeq	r0, r0, #0
    9744:	4901007d 	stmdbmi	r1, {r0, r2, r3, r4, r5, r6}
    9748:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    974c:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    9750:	b7030d01 	strlt	r0, [r3, -r1, lsl #26]
    9754:	01000003 	tsteq	r0, r3
    9758:	1a7a1e50 	bne	1e910a0 <__Stack_Size+0x1e90ca0>
    975c:	0d010000 	stceq	0, cr0, [r1, #-0]
    9760:	0000da03 	andeq	sp, r0, r3, lsl #20
    9764:	00574f00 	subseq	r4, r7, r0, lsl #30
    9768:	01210000 	teqeq	r1, r0
    976c:	0000031e 	andeq	r0, r0, lr, lsl r3
    9770:	01033501 	tsteq	r3, r1, lsl #10
    9774:	000000af 	andeq	r0, r0, pc, lsr #1
    9778:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    977c:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
    9780:	01007d02 	tsteq	r0, r2, lsl #26
    9784:	00000996 	muleq	r0, r6, r9
    9788:	0033b91e 	eorseq	fp, r3, lr, lsl r9
    978c:	03350100 	teqeq	r5, #0
    9790:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    9794:	00005789 	andeq	r5, r0, r9, lsl #15
    9798:	0033251d 	eorseq	r2, r3, sp, lsl r5
    979c:	03350100 	teqeq	r5, #0
    97a0:	00000057 	andeq	r0, r0, r7, asr r0
    97a4:	4a1b5101 	bmi	6ddbb0 <__Stack_Size+0x6dd7b0>
    97a8:	0100001c 	tsteq	r0, ip, lsl r0
    97ac:	00af0337 	adceq	r0, pc, r7, lsr r3	; <UNPREDICTABLE>
    97b0:	57aa0000 	strpl	r0, [sl, r0]!
    97b4:	1c000000 	stcne	0, cr0, [r0], {-0}
    97b8:	00087501 	andeq	r7, r8, r1, lsl #10
    97bc:	03690100 	cmneq	r9, #0
    97c0:	00192201 	andseq	r2, r9, r1, lsl #4
    97c4:	00192a08 	andseq	r2, r9, r8, lsl #20
    97c8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    97cc:	0009cf01 	andeq	ip, r9, r1, lsl #30
    97d0:	33b91d00 			; <UNDEFINED> instruction: 0x33b91d00
    97d4:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    97d8:	0003b703 	andeq	fp, r3, r3, lsl #14
    97dc:	1e500100 	rdfnes	f0, f0, f0
    97e0:	00003325 	andeq	r3, r0, r5, lsr #6
    97e4:	57036901 	strpl	r6, [r3, -r1, lsl #18]
    97e8:	d2000000 	andle	r0, r0, #0
    97ec:	00000057 	andeq	r0, r0, r7, asr r0
    97f0:	101c0122 	andsne	r0, ip, r2, lsr #2
    97f4:	8a010000 	bhi	497fc <__Stack_Size+0x493fc>
    97f8:	00ba0103 	adcseq	r0, sl, r3, lsl #2
    97fc:	192a0000 	stmdbne	sl!, {}	; <UNPREDICTABLE>
    9800:	196a0800 	stmdbne	sl!, {fp}^
    9804:	57f30800 	ldrbpl	r0, [r3, r0, lsl #16]!
    9808:	4f010000 	svcmi	0x00010000
    980c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    9810:	000033b9 			; <UNDEFINED> instruction: 0x000033b9
    9814:	b7038a01 	strlt	r8, [r3, -r1, lsl #20]
    9818:	13000003 	movwne	r0, #3
    981c:	1e000058 	mcrne	0, 0, r0, cr0, cr8, {2}
    9820:	000032bb 			; <UNDEFINED> instruction: 0x000032bb
    9824:	57038a01 	strpl	r8, [r3, -r1, lsl #20]
    9828:	34000000 	strcc	r0, [r0], #-0
    982c:	1b000058 	blne	9994 <__Stack_Size+0x9594>
    9830:	000033f9 	strdeq	r3, [r0], -r9
    9834:	45038c01 	strmi	r8, [r3, #-3073]	; 0xc01
    9838:	60000000 	andvs	r0, r0, r0
    983c:	1b000058 	blne	99a4 <__Stack_Size+0x95a4>
    9840:	000034ca 	andeq	r3, r0, sl, asr #9
    9844:	45038c01 	strmi	r8, [r3, #-3073]	; 0xc01
    9848:	c1000000 	mrsgt	r0, (UNDEF: 0)
    984c:	1b000058 	blne	99b4 <__Stack_Size+0x95b4>
    9850:	000034df 	ldrdeq	r3, [r0], -pc	; <UNPREDICTABLE>
    9854:	45038c01 	strmi	r8, [r3, #-3073]	; 0xc01
    9858:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    985c:	1b000059 	blne	99c8 <__Stack_Size+0x95c8>
    9860:	00001c4a 	andeq	r1, r0, sl, asr #24
    9864:	ba038d01 	blt	ecc70 <__Stack_Size+0xec870>
    9868:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    986c:	00000059 	andeq	r0, r0, r9, asr r0
    9870:	32dc011c 	sbcscc	r0, ip, #7
    9874:	da010000 	ble	4987c <__Stack_Size+0x4947c>
    9878:	00000103 	andeq	r0, r0, r3, lsl #2
    987c:	00000000 	andeq	r0, r0, r0
    9880:	7d020000 	stcvc	0, cr0, [r2, #-0]
    9884:	0aa40100 	beq	fe909c8c <SCS_BASE+0x1e8fbc8c>
    9888:	b91d0000 	ldmdblt	sp, {}	; <UNPREDICTABLE>
    988c:	01000033 	tsteq	r0, r3, lsr r0
    9890:	03b703da 			; <UNDEFINED> instruction: 0x03b703da
    9894:	50010000 	andpl	r0, r1, r0
    9898:	0032bb1e 	eorseq	fp, r2, lr, lsl fp
    989c:	03da0100 	bicseq	r0, sl, #0
    98a0:	00000057 	andeq	r0, r0, r7, asr r0
    98a4:	00005947 	andeq	r5, r0, r7, asr #18
    98a8:	0033f91b 	eorseq	pc, r3, fp, lsl r9	; <UNPREDICTABLE>
    98ac:	03dc0100 	bicseq	r0, ip, #0
    98b0:	00000057 	andeq	r0, r0, r7, asr r0
    98b4:	00005968 	andeq	r5, r0, r8, ror #18
    98b8:	0034ca23 	eorseq	ip, r4, r3, lsr #20
    98bc:	03dc0100 	bicseq	r0, ip, #0
    98c0:	00000057 	andeq	r0, r0, r7, asr r0
    98c4:	ae012400 	cfcpysge	mvf2, mvf1
    98c8:	05000025 	streq	r0, [r0, #-37]	; 0x25
    98cc:	01010115 	tsteq	r1, r5, lsl r1
    98d0:	00000abe 			; <UNDEFINED> instruction: 0x00000abe
    98d4:	00004525 	andeq	r4, r0, r5, lsr #10
    98d8:	00da2500 	sbcseq	r2, sl, r0, lsl #10
    98dc:	24000000 	strcs	r0, [r0], #-0
    98e0:	001f6501 	andseq	r6, pc, r1, lsl #10
    98e4:	01140500 	tsteq	r4, r0, lsl #10
    98e8:	0ad80101 	beq	ff609cf4 <SCS_BASE+0x1f5fbcf4>
    98ec:	45250000 	strmi	r0, [r5, #-0]!
    98f0:	25000000 	strcs	r0, [r0, #-0]
    98f4:	000000da 	ldrdeq	r0, [r0], -sl
    98f8:	39012400 	stmdbcc	r1, {sl, sp}
    98fc:	05000027 	streq	r0, [r0, #-39]	; 0x27
    9900:	01010110 	tsteq	r1, r0, lsl r1
    9904:	00000aed 	andeq	r0, r0, sp, ror #21
    9908:	000aed25 	andeq	lr, sl, r5, lsr #26
    990c:	04150000 	ldreq	r0, [r5], #-0
    9910:	000002d5 	ldrdeq	r0, [r0], -r5
    9914:	00008900 	andeq	r8, r0, r0, lsl #18
    9918:	4d000200 	sfmmi	f0, 4, [r0, #-0]
    991c:	0400001f 	streq	r0, [r0], #-31
    9920:	0029f401 	eoreq	pc, r9, r1, lsl #8
    9924:	00013400 	andeq	r3, r1, r0, lsl #8
    9928:	0001a208 	andeq	sl, r1, r8, lsl #4
    992c:	62696c08 	rsbvs	r6, r9, #2048	; 0x800
    9930:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    9934:	726f632f 	rsbvc	r6, pc, #-1140850688	; 0xbc000000
    9938:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    993c:	616d5f33 	cmnvs	sp, r3, lsr pc
    9940:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    9944:	552f0073 	strpl	r0, [pc, #-115]!	; 98d9 <__Stack_Size+0x94d9>
    9948:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
    994c:	616d692f 	cmnvs	sp, pc, lsr #18
    9950:	65442f63 	strbvs	r2, [r4, #-3939]	; 0xf63
    9954:	6f6c6576 	svcvs	0x006c6576
    9958:	726f2f70 	rsbvc	r2, pc, #448	; 0x1c0
    995c:	2f61636f 	svccs	0x0061636f
    9960:	52796b53 	rsbspl	r6, r9, #84992	; 0x14c00
    9964:	7265766f 	rsbvc	r7, r5, #116391936	; 0x6f00000
    9968:	796b532f 	stmdbvc	fp!, {r0, r1, r2, r3, r5, r8, r9, ip, lr}^
    996c:	65766f52 	ldrbvs	r6, [r6, #-3922]!	; 0xf52
    9970:	72505f72 	subsvc	r5, r0, #456	; 0x1c8
    9974:	63656a6f 	cmnvs	r5, #454656	; 0x6f000
    9978:	422f7374 	eormi	r7, pc, #-805306367	; 0xd0000001
    997c:	4c746f6f 	ldclmi	15, cr6, [r4], #-444	; 0xfffffe44
    9980:	6564616f 	strbvs	r6, [r4, #-367]!	; 0x16f
    9984:	6f422f72 	svcvs	0x00422f72
    9988:	4f5f746f 	svcmi	0x005f746f
    998c:	436e6570 	cmnmi	lr, #469762048	; 0x1c000000
    9990:	4e47004d 	cdpmi	0, 4, cr0, cr7, cr13, {2}
    9994:	53412055 	movtpl	r2, #4181	; 0x1055
    9998:	322e3220 	eorcc	r3, lr, #2
    999c:	00302e32 	eorseq	r2, r0, r2, lsr lr
    99a0:	01068001 	tsteq	r6, r1
    99a4:	00020000 	andeq	r0, r2, r0
    99a8:	00001f61 	andeq	r1, r0, r1, ror #30
    99ac:	06960104 	ldreq	r0, [r6], r4, lsl #2
    99b0:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    99b4:	71000034 	tstvc	r0, r4, lsr r0
    99b8:	f800000b 			; <UNDEFINED> instruction: 0xf800000b
    99bc:	0000000b 	andeq	r0, r0, fp
    99c0:	00000000 	andeq	r0, r0, r0
    99c4:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    99c8:	0200002a 	andeq	r0, r0, #42	; 0x2a
    99cc:	00352801 	eorseq	r2, r5, r1, lsl #16
    99d0:	01d70100 	bicseq	r0, r7, r0, lsl #2
    99d4:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    99d8:	080019bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, ip}
    99dc:	0000598f 	andeq	r5, r0, pc, lsl #19
    99e0:	00006701 	andeq	r6, r0, r1, lsl #14
    99e4:	35210300 	strcc	r0, [r1, #-768]!	; 0x300
    99e8:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    99ec:	00000067 	andeq	r0, r0, r7, rrx
    99f0:	00351104 	eorseq	r1, r5, r4, lsl #2
    99f4:	67d90100 	ldrbvs	r0, [r9, r0, lsl #2]
    99f8:	af000000 	svcge	0x00000000
    99fc:	05000059 	streq	r0, [r0, #-89]	; 0x59
    9a00:	080019a0 	stmdaeq	r0, {r5, r7, r8, fp, ip}
    9a04:	000000f4 	strdeq	r0, [r0], -r4
    9a08:	6d040600 	stcvs	6, cr0, [r4, #-0]
    9a0c:	07000000 	streq	r0, [r0, -r0]
    9a10:	08e50704 	stmiaeq	r5!, {r2, r8, r9, sl}^
    9a14:	19080000 	stmdbne	r8, {}	; <UNPREDICTABLE>
    9a18:	01000035 	tsteq	r0, r5, lsr r0
    9a1c:	00006d5f 	andeq	r6, r0, pc, asr sp
    9a20:	08010100 	stmdaeq	r1, {r8}
    9a24:	0000353c 	andeq	r3, r0, ip, lsr r5
    9a28:	006d6101 	rsbeq	r6, sp, r1, lsl #2
    9a2c:	01010000 	mrseq	r0, (UNDEF: 1)
    9a30:	00355008 	eorseq	r5, r5, r8
    9a34:	6d630100 	stfvse	f0, [r3, #-0]
    9a38:	01000000 	mrseq	r0, (UNDEF: 0)
    9a3c:	35360801 	ldrcc	r0, [r6, #-2049]!	; 0x801
    9a40:	66010000 	strvs	r0, [r1], -r0
    9a44:	0000006d 	andeq	r0, r0, sp, rrx
    9a48:	e8080101 	stmda	r8, {r0, r8}
    9a4c:	01000034 	tsteq	r0, r4, lsr r0
    9a50:	00006d68 	andeq	r6, r0, r8, ror #26
    9a54:	09010100 	stmdbeq	r1, {r8}
    9a58:	000034ee 	andeq	r3, r0, lr, ror #9
    9a5c:	01016b01 	tsteq	r1, r1, lsl #22
    9a60:	0000d70a 	andeq	sp, r0, sl, lsl #14
    9a64:	0000ce00 	andeq	ip, r0, r0, lsl #28
    9a68:	00ce0b00 	sbceq	r0, lr, r0, lsl #22
    9a6c:	004c0000 	subeq	r0, ip, r0
    9a70:	dc070407 	cfstrsle	mvf0, [r7], {7}
    9a74:	0c000008 	stceq	0, cr0, [r0], {8}
    9a78:	d5040601 	strle	r0, [r4, #-1537]	; 0x601
    9a7c:	0d000000 	stceq	0, cr0, [r0, #-0]
    9a80:	00003543 	andeq	r3, r0, r3, asr #10
    9a84:	00ef7f01 	rsceq	r7, pc, r1, lsl #30
    9a88:	05010000 	streq	r0, [r1, #-0]
    9a8c:	00000003 	andeq	r0, r0, r3
    9a90:	00be0e08 	adcseq	r0, lr, r8, lsl #28
    9a94:	010f0000 	mrseq	r0, CPSR
    9a98:	00000bea 	andeq	r0, r0, sl, ror #23
    9a9c:	02017201 	andeq	r7, r1, #268435456	; 0x10000000
    9aa0:	01000001 	tsteq	r0, r1
    9aa4:	69050410 	stmdbvs	r5, {r4, sl}
    9aa8:	0000746e 	andeq	r7, r0, lr, ror #8
    9aac:	0000045a 	andeq	r0, r0, sl, asr r4
    9ab0:	203b0002 	eorscs	r0, fp, r2
    9ab4:	01040000 	mrseq	r0, (UNDEF: 4)
    9ab8:	00000696 	muleq	r0, r6, r6
    9abc:	00357901 	eorseq	r7, r5, r1, lsl #18
    9ac0:	000b7100 	andeq	r7, fp, r0, lsl #2
    9ac4:	000c0800 	andeq	r0, ip, r0, lsl #16
	...
    9ad0:	002afc00 	eoreq	pc, sl, r0, lsl #24
    9ad4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    9ad8:	000007d8 	ldrdeq	r0, [r0], -r8
    9adc:	aa050202 	bge	14a2ec <__Stack_Size+0x149eec>
    9ae0:	02000007 	andeq	r0, r0, #7
    9ae4:	09890601 	stmibeq	r9, {r0, r9, sl}
    9ae8:	04020000 	streq	r0, [r2], #-0
    9aec:	0008e507 	andeq	lr, r8, r7, lsl #10
    9af0:	31750300 	cmncc	r5, r0, lsl #6
    9af4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    9af8:	00000050 	andeq	r0, r0, r0, asr r0
    9afc:	ce070202 	cdpgt	2, 0, cr0, cr7, cr2, {0}
    9b00:	0300000b 	movweq	r0, #11
    9b04:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    9b08:	00006129 	andeq	r6, r0, r9, lsr #2
    9b0c:	08010200 	stmdaeq	r1, {r9}
    9b10:	00000987 	andeq	r0, r0, r7, lsl #19
    9b14:	dc070402 	cfstrsle	mvf0, [r7], {2}
    9b18:	04000008 	streq	r0, [r0], #-8
    9b1c:	00005704 	andeq	r5, r0, r4, lsl #14
    9b20:	13ea0500 	mvnne	r0, #0
    9b24:	03010000 	movweq	r0, #4096	; 0x1000
    9b28:	00009a30 	andeq	r9, r0, r0, lsr sl
    9b2c:	13fe0600 	mvnsne	r0, #0
    9b30:	06000000 	streq	r0, [r0], -r0
    9b34:	00001494 	muleq	r0, r4, r4
    9b38:	14270601 	strtne	r0, [r7], #-1537	; 0x601
    9b3c:	06020000 	streq	r0, [r2], -r0
    9b40:	00001486 	andeq	r1, r0, r6, lsl #9
    9b44:	eb070003 	bl	1c9b58 <__Stack_Size+0x1c9758>
    9b48:	03000013 	movweq	r0, #19
    9b4c:	00007537 	andeq	r7, r0, r7, lsr r5
    9b50:	18520800 	ldmdane	r2, {fp}^
    9b54:	030c0000 	movweq	r0, #49152	; 0xc000
    9b58:	0000ea3b 	andeq	lr, r0, fp, lsr sl
    9b5c:	15c80900 	strbne	r0, [r8, #2304]	; 0x900
    9b60:	53030000 	movwpl	r0, #12288	; 0x3000
    9b64:	00000045 	andeq	r0, r0, r5, asr #32
    9b68:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    9b6c:	0000199e 	muleq	r0, lr, r9
    9b70:	00455403 	subeq	r5, r5, r3, lsl #8
    9b74:	23020000 	movwcs	r0, #8192	; 0x2000
    9b78:	37440902 	strbcc	r0, [r4, -r2, lsl #18]
    9b7c:	55030000 	strpl	r0, [r3, #-0]
    9b80:	00000045 	andeq	r0, r0, r5, asr #32
    9b84:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
    9b88:	000018c1 	andeq	r1, r0, r1, asr #17
    9b8c:	00fa5603 	rscseq	r5, sl, r3, lsl #12
    9b90:	23020000 	movwcs	r0, #8192	; 0x2000
    9b94:	010a0008 	tsteq	sl, r8
    9b98:	0000006f 	andeq	r0, r0, pc, rrx
    9b9c:	000000fa 	strdeq	r0, [r0], -sl
    9ba0:	0000450b 	andeq	r4, r0, fp, lsl #10
    9ba4:	04040000 	streq	r0, [r4], #-0
    9ba8:	000000ea 	andeq	r0, r0, sl, ror #1
    9bac:	00185307 	andseq	r5, r8, r7, lsl #6
    9bb0:	a5570300 	ldrbge	r0, [r7, #-768]	; 0x300
    9bb4:	0c000000 	stceq	0, cr0, [r0], {-0}
    9bb8:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    9bbc:	01336503 	teqeq	r3, r3, lsl #10
    9bc0:	620d0000 	andvs	r0, sp, #0
    9bc4:	03003162 	movweq	r3, #354	; 0x162
    9bc8:	00005767 	andeq	r5, r0, r7, ror #14
    9bcc:	00230200 	eoreq	r0, r3, r0, lsl #4
    9bd0:	3062620d 	rsbcc	r6, r2, sp, lsl #4
    9bd4:	57680300 	strbpl	r0, [r8, -r0, lsl #6]!
    9bd8:	02000000 	andeq	r0, r0, #0
    9bdc:	0e000123 	adfeqsp	f0, f0, f3
    9be0:	4f620302 	svcmi	0x00620302
    9be4:	0f000001 	svceq	0x00000001
    9be8:	64030077 	strvs	r0, [r3], #-119	; 0x77
    9bec:	00000045 	andeq	r0, r0, r5, asr #32
    9bf0:	0077620f 	rsbseq	r6, r7, pc, lsl #4
    9bf4:	010b6a03 	tsteq	fp, r3, lsl #20
    9bf8:	07000000 	streq	r0, [r0, -r0]
    9bfc:	00001a13 	andeq	r1, r0, r3, lsl sl
    9c00:	01336b03 	teqeq	r3, r3, lsl #22
    9c04:	2f080000 	svccs	0x00080000
    9c08:	1c000015 	stcne	0, cr0, [r0], {21}
    9c0c:	02016d03 	andeq	r6, r1, #192	; 0xc0
    9c10:	01090000 	mrseq	r0, (UNDEF: 9)
    9c14:	03000019 	movweq	r0, #25
    9c18:	0000576f 	andeq	r5, r0, pc, ror #14
    9c1c:	00230200 	eoreq	r0, r3, r0, lsl #4
    9c20:	00149e09 	andseq	r9, r4, r9, lsl #28
    9c24:	57700300 	ldrbpl	r0, [r0, -r0, lsl #6]!
    9c28:	02000000 	andeq	r0, r0, #0
    9c2c:	90090123 	andls	r0, r9, r3, lsr #2
    9c30:	03000016 	movweq	r0, #22
    9c34:	00014f71 	andeq	r4, r1, r1, ror pc
    9c38:	02230200 	eoreq	r0, r3, #0
    9c3c:	00155509 	andseq	r5, r5, r9, lsl #10
    9c40:	4f720300 	svcmi	0x00720300
    9c44:	02000001 	andeq	r0, r0, #1
    9c48:	70090423 	andvc	r0, r9, r3, lsr #8
    9c4c:	03000017 	movweq	r0, #23
    9c50:	00014f73 	andeq	r4, r1, r3, ror pc
    9c54:	06230200 	strteq	r0, [r3], -r0, lsl #4
    9c58:	0018a009 	andseq	sl, r8, r9
    9c5c:	57750300 	ldrbpl	r0, [r5, -r0, lsl #6]!
    9c60:	02000000 	andeq	r0, r0, #0
    9c64:	8e090823 	cdphi	8, 0, cr0, cr9, cr3, {1}
    9c68:	03000019 	movweq	r0, #25
    9c6c:	00005776 	andeq	r5, r0, r6, ror r7
    9c70:	09230200 	stmdbeq	r3!, {r9}
    9c74:	00177c09 	andseq	r7, r7, r9, lsl #24
    9c78:	57770300 	ldrbpl	r0, [r7, -r0, lsl #6]!
    9c7c:	02000000 	andeq	r0, r0, #0
    9c80:	ca090a23 	bgt	24c514 <__Stack_Size+0x24c114>
    9c84:	03000017 	movweq	r0, #23
    9c88:	00005778 	andeq	r5, r0, r8, ror r7
    9c8c:	0b230200 	bleq	8ca494 <__Stack_Size+0x8ca094>
    9c90:	00183909 	andseq	r3, r8, r9, lsl #18
    9c94:	57790300 	ldrbpl	r0, [r9, -r0, lsl #6]!
    9c98:	02000000 	andeq	r0, r0, #0
    9c9c:	72090c23 	andvc	r0, r9, #8960	; 0x2300
    9ca0:	03000019 	movweq	r0, #25
    9ca4:	0001007c 	andeq	r0, r1, ip, ror r0
    9ca8:	10230200 	eorne	r0, r3, r0, lsl #4
    9cac:	15300700 	ldrne	r0, [r0, #-1792]!	; 0x700
    9cb0:	7d030000 	stcvc	0, cr0, [r3, #-0]
    9cb4:	0000015a 	andeq	r0, r0, sl, asr r1
    9cb8:	00139d08 	andseq	r9, r3, r8, lsl #26
    9cbc:	7f033000 	svcvc	0x00033000
    9cc0:	000002c1 	andeq	r0, r0, r1, asr #5
    9cc4:	00297909 	eoreq	r7, r9, r9, lsl #18
    9cc8:	c3810300 	orrgt	r0, r1, #0
    9ccc:	02000002 	andeq	r0, r0, #2
    9cd0:	e0090023 	and	r0, r9, r3, lsr #32
    9cd4:	03000016 	movweq	r0, #22
    9cd8:	0002c382 	andeq	ip, r2, r2, lsl #7
    9cdc:	04230200 	strteq	r0, [r3], #-512	; 0x200
    9ce0:	00146d09 	andseq	r6, r4, r9, lsl #26
    9ce4:	c3850300 	orrgt	r0, r5, #0
    9ce8:	02000002 	andeq	r0, r0, #2
    9cec:	0a090823 	beq	24bd80 <__Stack_Size+0x24b980>
    9cf0:	03000014 	movweq	r0, #20
    9cf4:	0002c386 	andeq	ip, r2, r6, lsl #7
    9cf8:	0c230200 	sfmeq	f0, 4, [r3], #-0
    9cfc:	00144009 	andseq	r4, r4, r9
    9d00:	d9980300 	ldmible	r8, {r8, r9}
    9d04:	02000002 	andeq	r0, r0, #2
    9d08:	c1091023 	tstgt	r9, r3, lsr #32
    9d0c:	03000013 	movweq	r0, #19
    9d10:	0002d9a3 	andeq	sp, r2, r3, lsr #19
    9d14:	14230200 	strtne	r0, [r3], #-512	; 0x200
    9d18:	00145109 	andseq	r5, r4, r9, lsl #2
    9d1c:	f4ad0300 	vld4.8	{d0[0],d1[0],d2[0],d3[0]}, [sp], r0
    9d20:	02000002 	andeq	r0, r0, #2
    9d24:	ac091823 	stcge	8, cr1, [r9], {35}	; 0x23
    9d28:	03000016 	movweq	r0, #22
    9d2c:	0000faaf 	andeq	pc, r0, pc, lsr #21
    9d30:	1c230200 	sfmne	f0, 4, [r3], #-0
    9d34:	0019ef09 	andseq	lr, r9, r9, lsl #30
    9d38:	fab00300 	blx	fec0a940 <SCS_BASE+0x1ebfc940>
    9d3c:	02000000 	andeq	r0, r0, #0
    9d40:	ed092023 	stc	0, cr2, [r9, #-140]	; 0xffffff74
    9d44:	03000018 	movweq	r0, #24
    9d48:	0000fab1 			; <UNDEFINED> instruction: 0x0000fab1
    9d4c:	24230200 	strtcs	r0, [r3], #-512	; 0x200
    9d50:	0013aa09 	andseq	sl, r3, r9, lsl #20
    9d54:	fab50300 	blx	fed4a95c <SCS_BASE+0x1ed3c95c>
    9d58:	02000002 	andeq	r0, r0, #2
    9d5c:	41092823 	tstmi	r9, r3, lsr #16
    9d60:	03000037 	movweq	r0, #55	; 0x37
    9d64:	000057b7 			; <UNDEFINED> instruction: 0x000057b7
    9d68:	2c230200 	sfmcs	f0, 4, [r3], #-0
    9d6c:	04011000 	streq	r1, [r1], #-0
    9d70:	0002c104 	andeq	ip, r2, r4, lsl #2
    9d74:	9a010a00 	bls	4c57c <__Stack_Size+0x4c17c>
    9d78:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    9d7c:	0b000002 	bleq	9d8c <__Stack_Size+0x998c>
    9d80:	00000057 	andeq	r0, r0, r7, asr r0
    9d84:	c9040400 	stmdbgt	r4, {sl}
    9d88:	0a000002 	beq	9d98 <__Stack_Size+0x9998>
    9d8c:	00009a01 	andeq	r9, r0, r1, lsl #20
    9d90:	0002f400 	andeq	pc, r2, r0, lsl #8
    9d94:	00570b00 	subseq	r0, r7, r0, lsl #22
    9d98:	570b0000 	strpl	r0, [fp, -r0]
    9d9c:	00000000 	andeq	r0, r0, r0
    9da0:	02df0404 	sbcseq	r0, pc, #67108864	; 0x4000000
    9da4:	04110000 	ldreq	r0, [r1], #-0
    9da8:	00139e07 	andseq	r9, r3, r7, lsl #28
    9dac:	0cb90300 	ldceq	3, cr0, [r9]
    9db0:	08000002 	stmdaeq	r0, {r1}
    9db4:	000014f0 	strdeq	r1, [r0], -r0
    9db8:	92bb0324 	adcsls	r0, fp, #-1879048192	; 0x90000000
    9dbc:	09000003 	stmdbeq	r0, {r0, r1}
    9dc0:	00001808 	andeq	r1, r0, r8, lsl #16
    9dc4:	02c3bd03 	sbceq	fp, r3, #192	; 0xc0
    9dc8:	23020000 	movwcs	r0, #8192	; 0x2000
    9dcc:	17040900 	strne	r0, [r4, -r0, lsl #18]
    9dd0:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    9dd4:	000002c3 	andeq	r0, r0, r3, asr #5
    9dd8:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
    9ddc:	00001668 	andeq	r1, r0, r8, ror #12
    9de0:	02c3bf03 	sbceq	fp, r3, #12
    9de4:	23020000 	movwcs	r0, #8192	; 0x2000
    9de8:	171a0908 	ldrne	r0, [sl, -r8, lsl #18]
    9dec:	c0030000 	andgt	r0, r3, r0
    9df0:	000002c3 	andeq	r0, r0, r3, asr #5
    9df4:	090c2302 	stmdbeq	ip, {r1, r8, r9, sp}
    9df8:	00001508 	andeq	r1, r0, r8, lsl #10
    9dfc:	02c3c103 	sbceq	ip, r3, #-1073741824	; 0xc0000000
    9e00:	23020000 	movwcs	r0, #8192	; 0x2000
    9e04:	18ca0910 	stmiane	sl, {r4, r8, fp}^
    9e08:	c2030000 	andgt	r0, r3, #0
    9e0c:	000002c3 	andeq	r0, r0, r3, asr #5
    9e10:	09142302 	ldmdbeq	r4, {r1, r8, r9, sp}
    9e14:	000019aa 	andeq	r1, r0, sl, lsr #19
    9e18:	02c3c303 	sbceq	ip, r3, #201326592	; 0xc000000
    9e1c:	23020000 	movwcs	r0, #8192	; 0x2000
    9e20:	159c0918 	ldrne	r0, [ip, #2328]	; 0x918
    9e24:	c4030000 	strgt	r0, [r3], #-0
    9e28:	000002c3 	andeq	r0, r0, r3, asr #5
    9e2c:	091c2302 	ldmdbeq	ip, {r1, r8, r9, sp}
    9e30:	0000167a 	andeq	r1, r0, sl, ror r6
    9e34:	02c3c503 	sbceq	ip, r3, #12582912	; 0xc00000
    9e38:	23020000 	movwcs	r0, #8192	; 0x2000
    9e3c:	f1070020 			; <UNDEFINED> instruction: 0xf1070020
    9e40:	03000014 	movweq	r0, #20
    9e44:	000307c7 	andeq	r0, r3, r7, asr #15
    9e48:	f5011200 			; <UNDEFINED> instruction: 0xf5011200
    9e4c:	01000002 	tsteq	r0, r2
    9e50:	19bc0135 	ldmibne	ip!, {r0, r2, r4, r5, r8}
    9e54:	19f40800 	ldmibne	r4!, {fp}^
    9e58:	59c20800 	stmibpl	r2, {fp}^
    9e5c:	13010000 	movwne	r0, #4096	; 0x1000
    9e60:	000013d4 	ldrdeq	r1, [r0], -r4
    9e64:	02fcee03 	rscseq	lr, ip, #48	; 0x30
    9e68:	01010000 	mrseq	r0, (UNDEF: 1)
    9e6c:	00356213 	eorseq	r6, r5, r3, lsl r2
    9e70:	92ef0300 	rscls	r0, pc, #0
    9e74:	01000003 	tsteq	r0, r3
    9e78:	19661401 	stmdbne	r6!, {r0, sl, ip}^
    9e7c:	27010000 	strcs	r0, [r1, -r0]
    9e80:	00000201 	andeq	r0, r0, r1, lsl #4
    9e84:	f4030501 	vst3.8	{d0,d2,d4}, [r3], r1
    9e88:	14200006 	strtne	r0, [r0], #-6
    9e8c:	00003594 	muleq	r0, r4, r5
    9e90:	00571801 	subseq	r1, r7, r1, lsl #16
    9e94:	05010000 	streq	r0, [r1, #-0]
    9e98:	0006f003 	andeq	pc, r6, r3
    9e9c:	15d41420 	ldrbne	r1, [r4, #1056]	; 0x420
    9ea0:	1d010000 	stcne	0, cr0, [r1, #-0]
    9ea4:	00000403 	andeq	r0, r0, r3, lsl #8
    9ea8:	14030501 	strne	r0, [r3], #-1281	; 0x501
    9eac:	04200007 	strteq	r0, [r0], #-7
    9eb0:	00020104 	andeq	r0, r2, r4, lsl #2
    9eb4:	359c1400 	ldrcc	r1, [ip, #1024]	; 0x400
    9eb8:	20010000 	andcs	r0, r1, r0
    9ebc:	0000041b 	andeq	r0, r0, fp, lsl r4
    9ec0:	ec030501 	cfstr32	mvfx0, [r3], {1}
    9ec4:	04200006 	strteq	r0, [r0], #-6
    9ec8:	0002fc04 	andeq	pc, r2, r4, lsl #24
    9ecc:	35611400 	strbcc	r1, [r1, #-1024]!	; 0x400
    9ed0:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    9ed4:	00000433 	andeq	r0, r0, r3, lsr r4
    9ed8:	10030501 	andne	r0, r3, r1, lsl #10
    9edc:	04200007 	strteq	r0, [r0], #-7
    9ee0:	00039204 	andeq	r9, r3, r4, lsl #4
    9ee4:	35571400 	ldrbcc	r1, [r7, #-1024]	; 0x400
    9ee8:	25010000 	strcs	r0, [r1, #-0]
    9eec:	00000045 	andeq	r0, r0, r5, asr #32
    9ef0:	e8030501 	stmda	r3, {r0, r8, sl}
    9ef4:	14200006 	strtne	r0, [r0], #-6
    9ef8:	00001a83 	andeq	r1, r0, r3, lsl #21
    9efc:	00452601 	subeq	r2, r5, r1, lsl #12
    9f00:	05010000 	streq	r0, [r1, #-0]
    9f04:	00071803 	andeq	r1, r7, r3, lsl #16
    9f08:	0eef0020 	cdpeq	0, 14, cr0, cr15, cr0, {1}
    9f0c:	00020000 	andeq	r0, r2, r0
    9f10:	00002147 	andeq	r2, r0, r7, asr #2
    9f14:	06960104 	ldreq	r0, [r6], r4, lsl #2
    9f18:	c6010000 	strgt	r0, [r1], -r0
    9f1c:	71000035 	tstvc	r0, r5, lsr r0
    9f20:	f000000b 			; <UNDEFINED> instruction: 0xf000000b
    9f24:	0000000c 	andeq	r0, r0, ip
    9f28:	00000000 	andeq	r0, r0, r0
    9f2c:	8b000000 	blhi	9f34 <__Stack_Size+0x9b34>
    9f30:	0200002b 	andeq	r0, r0, #43	; 0x2b
    9f34:	07d80504 	ldrbeq	r0, [r8, r4, lsl #10]
    9f38:	02020000 	andeq	r0, r2, #0
    9f3c:	0007aa05 	andeq	sl, r7, r5, lsl #20
    9f40:	06010200 	streq	r0, [r1], -r0, lsl #4
    9f44:	00000989 	andeq	r0, r0, r9, lsl #19
    9f48:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    9f4c:	49270200 	stmdbmi	r7!, {r9}
    9f50:	02000000 	andeq	r0, r0, #0
    9f54:	08e50704 	stmiaeq	r5!, {r2, r8, r9, sl}^
    9f58:	75030000 	strvc	r0, [r3, #-0]
    9f5c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    9f60:	00005b28 	andeq	r5, r0, r8, lsr #22
    9f64:	07020200 	streq	r0, [r2, -r0, lsl #4]
    9f68:	00000bce 	andeq	r0, r0, lr, asr #23
    9f6c:	00387503 	eorseq	r7, r8, r3, lsl #10
    9f70:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    9f74:	01020000 	mrseq	r0, (UNDEF: 2)
    9f78:	00098708 	andeq	r8, r9, r8, lsl #14
    9f7c:	02010400 	andeq	r0, r1, #0
    9f80:	0000883a 	andeq	r8, r0, sl, lsr r8
    9f84:	08200500 	stmdaeq	r0!, {r8, sl}
    9f88:	05000000 	streq	r0, [r0, #-0]
    9f8c:	0000020d 	andeq	r0, r0, sp, lsl #4
    9f90:	74060001 	strvc	r0, [r6], #-1
    9f94:	02000005 	andeq	r0, r0, #5
    9f98:	0000733a 	andeq	r7, r0, sl, lsr r3
    9f9c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    9fa0:	000008dc 	ldrdeq	r0, [r0], -ip
    9fa4:	00161407 	andseq	r1, r6, r7, lsl #8
    9fa8:	16030100 	strne	r0, [r3], -r0, lsl #2
    9fac:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    9fb0:	00179205 	andseq	r9, r7, r5, lsl #4
    9fb4:	ad050000 	stcge	0, cr0, [r5, #-0]
    9fb8:	01000018 	tsteq	r0, r8, lsl r0
    9fbc:	00158905 	andseq	r8, r5, r5, lsl #18
    9fc0:	03050200 	movweq	r0, #20992	; 0x5200
    9fc4:	0300001a 	movweq	r0, #26
    9fc8:	14f50700 	ldrbtne	r0, [r5], #1792	; 0x700
    9fcc:	03010000 	movweq	r0, #4096	; 0x1000
    9fd0:	0001201f 	andeq	r2, r1, pc, lsl r0
    9fd4:	39060500 	stmdbcc	r6, {r8, sl}
    9fd8:	05000000 	streq	r0, [r0, #-0]
    9fdc:	000037d4 	ldrdeq	r3, [r0], -r4
    9fe0:	076e0501 	strbeq	r0, [lr, -r1, lsl #10]!
    9fe4:	05020000 	streq	r0, [r2, #-0]
    9fe8:	0000366d 	andeq	r3, r0, sp, ror #12
    9fec:	07780503 	ldrbeq	r0, [r8, -r3, lsl #10]!
    9ff0:	05040000 	streq	r0, [r4, #-0]
    9ff4:	000036cf 	andeq	r3, r0, pc, asr #13
    9ff8:	382c0505 	stmdacc	ip!, {r0, r2, r8, sl}
    9ffc:	05060000 	streq	r0, [r6, #-0]
    a000:	00003729 	andeq	r3, r0, r9, lsr #14
    a004:	39510507 	ldmdbcc	r1, {r0, r1, r2, r8, sl}^
    a008:	05080000 	streq	r0, [r8, #-0]
    a00c:	000039ad 	andeq	r3, r0, sp, lsr #19
    a010:	379b0509 	ldrcc	r0, [fp, r9, lsl #10]
    a014:	050a0000 	streq	r0, [sl, #-0]
    a018:	000037f7 	strdeq	r3, [r0], -r7
    a01c:	36f2050b 	ldrbtcc	r0, [r2], fp, lsl #10
    a020:	050c0000 	streq	r0, [ip, #-0]
    a024:	000038e0 	andeq	r3, r0, r0, ror #17
    a028:	b507000c 	strlt	r0, [r7, #-12]
    a02c:	01000035 	tsteq	r0, r5, lsr r0
    a030:	014b3203 	cmpeq	fp, r3, lsl #4
    a034:	63050000 	movwvs	r0, #20480	; 0x5000
    a038:	01000039 	tsteq	r0, r9, lsr r0
    a03c:	00364605 	eorseq	r4, r6, r5, lsl #12
    a040:	3b050200 	blcc	14a848 <__Stack_Size+0x14a448>
    a044:	03000038 	movweq	r0, #56	; 0x38
    a048:	00393705 	eorseq	r3, r9, r5, lsl #14
    a04c:	11050400 	tstne	r5, r0, lsl #8
    a050:	05000039 	streq	r0, [r0, #-57]	; 0x39
    a054:	36790700 	ldrbtcc	r0, [r9], -r0, lsl #14
    a058:	03010000 	movweq	r0, #4096	; 0x1000
    a05c:	0001643c 	andeq	r6, r1, ip, lsr r4
    a060:	378c0500 	strcc	r0, [ip, r0, lsl #10]
    a064:	05000000 	streq	r0, [r0, #-0]
    a068:	0000368b 	andeq	r3, r0, fp, lsl #13
    a06c:	a6070001 	strge	r0, [r7], -r1
    a070:	01000035 	tsteq	r0, r5, lsr r0
    a074:	01ad1904 			; <UNDEFINED> instruction: 0x01ad1904
    a078:	b0050000 	andlt	r0, r5, r0
    a07c:	00000036 	andeq	r0, r0, r6, lsr r0
    a080:	00375705 	eorseq	r5, r7, r5, lsl #14
    a084:	c7050100 	strgt	r0, [r5, -r0, lsl #2]
    a088:	02000036 	andeq	r0, r0, #54	; 0x36
    a08c:	0035fc05 	eorseq	pc, r5, r5, lsl #24
    a090:	c2050300 	andgt	r0, r5, #0
    a094:	04000036 	streq	r0, [r0], #-54	; 0x36
    a098:	0035f705 	eorseq	pc, r5, r5, lsl #14
    a09c:	90050500 	andls	r0, r5, r0, lsl #10
    a0a0:	06000038 			; <UNDEFINED> instruction: 0x06000038
    a0a4:	0036a005 	eorseq	sl, r6, r5
    a0a8:	e2050700 	and	r0, r5, #0
    a0ac:	08000037 	stmdaeq	r0, {r0, r1, r2, r4, r5}
    a0b0:	00389f05 	eorseq	r9, r8, r5, lsl #30
    a0b4:	08000900 	stmdaeq	r0, {r8, fp}
    a0b8:	000014d6 	ldrdeq	r1, [r0], -r6
    a0bc:	d6270408 	strtle	r0, [r7], -r8, lsl #8
    a0c0:	09000001 	stmdbeq	r0, {r0}
    a0c4:	0000175b 	andeq	r1, r0, fp, asr r7
    a0c8:	01d62904 	bicseq	r2, r6, r4, lsl #18
    a0cc:	23020000 	movwcs	r0, #8192	; 0x2000
    a0d0:	16e60900 	strbtne	r0, [r6], r0, lsl #18
    a0d4:	2a040000 	bcs	10a0dc <__Stack_Size+0x109cdc>
    a0d8:	00000050 	andeq	r0, r0, r0, asr r0
    a0dc:	00042302 	andeq	r2, r4, r2, lsl #6
    a0e0:	0062040a 	rsbeq	r0, r2, sl, lsl #8
    a0e4:	dd060000 	stcle	0, cr0, [r6, #-0]
    a0e8:	04000017 	streq	r0, [r0], #-23
    a0ec:	0001ad2c 	andeq	sl, r1, ip, lsr #26
    a0f0:	13ea0700 	mvnne	r0, #0
    a0f4:	04010000 	streq	r0, [r1], #-0
    a0f8:	00020c30 	andeq	r0, r2, r0, lsr ip
    a0fc:	13fe0500 	mvnsne	r0, #0
    a100:	05000000 	streq	r0, [r0, #-0]
    a104:	00001494 	muleq	r0, r4, r4
    a108:	14270501 	strtne	r0, [r7], #-1281	; 0x501
    a10c:	05020000 	streq	r0, [r2, #-0]
    a110:	00001486 	andeq	r1, r0, r6, lsl #9
    a114:	eb060003 	bl	18a128 <__Stack_Size+0x189d28>
    a118:	04000013 	streq	r0, [r0], #-19
    a11c:	0001e737 	andeq	lr, r1, r7, lsr r7
    a120:	18520800 	ldmdane	r2, {fp}^
    a124:	040c0000 	streq	r0, [ip], #-0
    a128:	00025c3b 	andeq	r5, r2, fp, lsr ip
    a12c:	15c80900 	strbne	r0, [r8, #2304]	; 0x900
    a130:	53040000 	movwpl	r0, #16384	; 0x4000
    a134:	00000050 	andeq	r0, r0, r0, asr r0
    a138:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
    a13c:	0000199e 	muleq	r0, lr, r9
    a140:	00505404 	subseq	r5, r0, r4, lsl #8
    a144:	23020000 	movwcs	r0, #8192	; 0x2000
    a148:	37440902 	strbcc	r0, [r4, -r2, lsl #18]
    a14c:	55040000 	strpl	r0, [r4, #-0]
    a150:	00000050 	andeq	r0, r0, r0, asr r0
    a154:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
    a158:	000018c1 	andeq	r1, r0, r1, asr #17
    a15c:	026c5604 	rsbeq	r5, ip, #4194304	; 0x400000
    a160:	23020000 	movwcs	r0, #8192	; 0x2000
    a164:	010b0008 	tsteq	fp, r8
    a168:	000001d6 	ldrdeq	r0, [r0], -r6
    a16c:	0000026c 	andeq	r0, r0, ip, ror #4
    a170:	0000500c 	andeq	r5, r0, ip
    a174:	040a0000 	streq	r0, [sl], #-0
    a178:	0000025c 	andeq	r0, r0, ip, asr r2
    a17c:	00185306 	andseq	r5, r8, r6, lsl #6
    a180:	17570400 	ldrbne	r0, [r7, -r0, lsl #8]
    a184:	08000002 	stmdaeq	r0, {r1}
    a188:	00001898 	muleq	r0, r8, r8
    a18c:	a65b0402 	ldrbge	r0, [fp], -r2, lsl #8
    a190:	09000002 	stmdbeq	r0, {r1}
    a194:	000016c0 	andeq	r1, r0, r0, asr #13
    a198:	00625d04 	rsbeq	r5, r2, r4, lsl #26
    a19c:	23020000 	movwcs	r0, #8192	; 0x2000
    a1a0:	17ec0900 	strbne	r0, [ip, r0, lsl #18]!
    a1a4:	5e040000 	cdppl	0, 0, cr0, cr4, cr0, {0}
    a1a8:	00000062 	andeq	r0, r0, r2, rrx
    a1ac:	00012302 	andeq	r2, r1, r2, lsl #6
    a1b0:	00189906 	andseq	r9, r8, r6, lsl #18
    a1b4:	7d600400 	cfstrdvc	mvd0, [r0, #-0]
    a1b8:	0d000002 	stceq	0, cr0, [r0, #-8]
    a1bc:	02005742 	andeq	r5, r0, #17301504	; 0x1080000
    a1c0:	02d96504 	sbcseq	r6, r9, #16777216	; 0x1000000
    a1c4:	620e0000 	andvs	r0, lr, #0
    a1c8:	04003162 	streq	r3, [r0], #-354	; 0x162
    a1cc:	00006267 	andeq	r6, r0, r7, ror #4
    a1d0:	00230200 	eoreq	r0, r3, r0, lsl #4
    a1d4:	3062620e 	rsbcc	r6, r2, lr, lsl #4
    a1d8:	62680400 	rsbvs	r0, r8, #0
    a1dc:	02000000 	andeq	r0, r0, #0
    a1e0:	0f000123 	svceq	0x00000123
    a1e4:	f5620402 			; <UNDEFINED> instruction: 0xf5620402
    a1e8:	10000002 	andne	r0, r0, r2
    a1ec:	64040077 	strvs	r0, [r4], #-119	; 0x77
    a1f0:	00000050 	andeq	r0, r0, r0, asr r0
    a1f4:	00776210 	rsbseq	r6, r7, r0, lsl r2
    a1f8:	02b16a04 	adcseq	r6, r1, #16384	; 0x4000
    a1fc:	06000000 	streq	r0, [r0], -r0
    a200:	00001a13 	andeq	r1, r0, r3, lsl sl
    a204:	02d96b04 	sbcseq	r6, r9, #4096	; 0x1000
    a208:	2f080000 	svccs	0x00080000
    a20c:	1c000015 	stcne	0, cr0, [r0], {21}
    a210:	03a76d04 			; <UNDEFINED> instruction: 0x03a76d04
    a214:	01090000 	mrseq	r0, (UNDEF: 9)
    a218:	04000019 	streq	r0, [r0], #-25
    a21c:	0000626f 	andeq	r6, r0, pc, ror #4
    a220:	00230200 	eoreq	r0, r3, r0, lsl #4
    a224:	00149e09 	andseq	r9, r4, r9, lsl #28
    a228:	62700400 	rsbsvs	r0, r0, #0
    a22c:	02000000 	andeq	r0, r0, #0
    a230:	90090123 	andls	r0, r9, r3, lsr #2
    a234:	04000016 	streq	r0, [r0], #-22
    a238:	0002f571 	andeq	pc, r2, r1, ror r5	; <UNPREDICTABLE>
    a23c:	02230200 	eoreq	r0, r3, #0
    a240:	00155509 	andseq	r5, r5, r9, lsl #10
    a244:	f5720400 			; <UNDEFINED> instruction: 0xf5720400
    a248:	02000002 	andeq	r0, r0, #2
    a24c:	70090423 	andvc	r0, r9, r3, lsr #8
    a250:	04000017 	streq	r0, [r0], #-23
    a254:	0002f573 	andeq	pc, r2, r3, ror r5	; <UNPREDICTABLE>
    a258:	06230200 	strteq	r0, [r3], -r0, lsl #4
    a25c:	0018a009 	andseq	sl, r8, r9
    a260:	62750400 	rsbsvs	r0, r5, #0
    a264:	02000000 	andeq	r0, r0, #0
    a268:	8e090823 	cdphi	8, 0, cr0, cr9, cr3, {1}
    a26c:	04000019 	streq	r0, [r0], #-25
    a270:	00006276 	andeq	r6, r0, r6, ror r2
    a274:	09230200 	stmdbeq	r3!, {r9}
    a278:	00177c09 	andseq	r7, r7, r9, lsl #24
    a27c:	62770400 	rsbsvs	r0, r7, #0
    a280:	02000000 	andeq	r0, r0, #0
    a284:	ca090a23 	bgt	24cb18 <__Stack_Size+0x24c718>
    a288:	04000017 	streq	r0, [r0], #-23
    a28c:	00006278 	andeq	r6, r0, r8, ror r2
    a290:	0b230200 	bleq	8caa98 <__Stack_Size+0x8ca698>
    a294:	00183909 	andseq	r3, r8, r9, lsl #18
    a298:	62790400 	rsbsvs	r0, r9, #0
    a29c:	02000000 	andeq	r0, r0, #0
    a2a0:	72090c23 	andvc	r0, r9, #8960	; 0x2300
    a2a4:	04000019 	streq	r0, [r0], #-25
    a2a8:	0002727c 	andeq	r7, r2, ip, ror r2
    a2ac:	10230200 	eorne	r0, r3, r0, lsl #4
    a2b0:	15300600 	ldrne	r0, [r0, #-1536]!	; 0x600
    a2b4:	7d040000 	stcvc	0, cr0, [r4, #-0]
    a2b8:	00000300 	andeq	r0, r0, r0, lsl #6
    a2bc:	00139d08 	andseq	r9, r3, r8, lsl #26
    a2c0:	7f043000 	svcvc	0x00043000
    a2c4:	00000467 	andeq	r0, r0, r7, ror #8
    a2c8:	00297909 	eoreq	r7, r9, r9, lsl #18
    a2cc:	69810400 	stmibvs	r1, {sl}
    a2d0:	02000004 	andeq	r0, r0, #4
    a2d4:	e0090023 	and	r0, r9, r3, lsr #32
    a2d8:	04000016 	streq	r0, [r0], #-22
    a2dc:	00046982 	andeq	r6, r4, r2, lsl #19
    a2e0:	04230200 	strteq	r0, [r3], #-512	; 0x200
    a2e4:	00146d09 	andseq	r6, r4, r9, lsl #26
    a2e8:	69850400 	stmibvs	r5, {sl}
    a2ec:	02000004 	andeq	r0, r0, #4
    a2f0:	0a090823 	beq	24c384 <__Stack_Size+0x24bf84>
    a2f4:	04000014 	streq	r0, [r0], #-20
    a2f8:	00046986 	andeq	r6, r4, r6, lsl #19
    a2fc:	0c230200 	sfmeq	f0, 4, [r3], #-0
    a300:	00144009 	andseq	r4, r4, r9
    a304:	7f980400 	svcvc	0x00980400
    a308:	02000004 	andeq	r0, r0, #4
    a30c:	c1091023 	tstgt	r9, r3, lsr #32
    a310:	04000013 	streq	r0, [r0], #-19
    a314:	00047fa3 	andeq	r7, r4, r3, lsr #31
    a318:	14230200 	strtne	r0, [r3], #-512	; 0x200
    a31c:	00145109 	andseq	r5, r4, r9, lsl #2
    a320:	9aad0400 	bls	feb4b328 <SCS_BASE+0x1eb3d328>
    a324:	02000004 	andeq	r0, r0, #4
    a328:	ac091823 	stcge	8, cr1, [r9], {35}	; 0x23
    a32c:	04000016 	streq	r0, [r0], #-22
    a330:	00026caf 	andeq	r6, r2, pc, lsr #25
    a334:	1c230200 	sfmne	f0, 4, [r3], #-0
    a338:	0019ef09 	andseq	lr, r9, r9, lsl #30
    a33c:	6cb00400 	cfldrsvs	mvf0, [r0]
    a340:	02000002 	andeq	r0, r0, #2
    a344:	ed092023 	stc	0, cr2, [r9, #-140]	; 0xffffff74
    a348:	04000018 	streq	r0, [r0], #-24
    a34c:	00026cb1 			; <UNDEFINED> instruction: 0x00026cb1
    a350:	24230200 	strtcs	r0, [r3], #-512	; 0x200
    a354:	0013aa09 	andseq	sl, r3, r9, lsl #20
    a358:	a0b50400 	adcsge	r0, r5, r0, lsl #8
    a35c:	02000004 	andeq	r0, r0, #4
    a360:	41092823 	tstmi	r9, r3, lsr #16
    a364:	04000037 	streq	r0, [r0], #-55	; 0x37
    a368:	000062b7 			; <UNDEFINED> instruction: 0x000062b7
    a36c:	2c230200 	sfmcs	f0, 4, [r3], #-0
    a370:	0a011100 	beq	4e778 <__Stack_Size+0x4e378>
    a374:	00046704 	andeq	r6, r4, r4, lsl #14
    a378:	0c010b00 	stceq	11, cr0, [r1], {-0}
    a37c:	7f000002 	svcvc	0x00000002
    a380:	0c000004 	stceq	0, cr0, [r0], {4}
    a384:	00000062 	andeq	r0, r0, r2, rrx
    a388:	6f040a00 	svcvs	0x00040a00
    a38c:	0b000004 	bleq	a3a4 <__Stack_Size+0x9fa4>
    a390:	00020c01 	andeq	r0, r2, r1, lsl #24
    a394:	00049a00 	andeq	r9, r4, r0, lsl #20
    a398:	00620c00 	rsbeq	r0, r2, r0, lsl #24
    a39c:	620c0000 	andvs	r0, ip, #0
    a3a0:	00000000 	andeq	r0, r0, r0
    a3a4:	0485040a 	streq	r0, [r5], #1034	; 0x40a
    a3a8:	04120000 	ldreq	r0, [r2], #-0
    a3ac:	00139e06 	andseq	r9, r3, r6, lsl #28
    a3b0:	b2b90400 	adcslt	r0, r9, #0
    a3b4:	08000003 	stmdaeq	r0, {r0, r1}
    a3b8:	000014f0 	strdeq	r1, [r0], -r0
    a3bc:	38bb0424 	ldmcc	fp!, {r2, r5, sl}
    a3c0:	09000005 	stmdbeq	r0, {r0, r2}
    a3c4:	00001808 	andeq	r1, r0, r8, lsl #16
    a3c8:	0469bd04 	strbteq	fp, [r9], #-3332	; 0xd04
    a3cc:	23020000 	movwcs	r0, #8192	; 0x2000
    a3d0:	17040900 	strne	r0, [r4, -r0, lsl #18]
    a3d4:	be040000 	cdplt	0, 0, cr0, cr4, cr0, {0}
    a3d8:	00000469 	andeq	r0, r0, r9, ror #8
    a3dc:	09042302 	stmdbeq	r4, {r1, r8, r9, sp}
    a3e0:	00001668 	andeq	r1, r0, r8, ror #12
    a3e4:	0469bf04 	strbteq	fp, [r9], #-3844	; 0xf04
    a3e8:	23020000 	movwcs	r0, #8192	; 0x2000
    a3ec:	171a0908 	ldrne	r0, [sl, -r8, lsl #18]
    a3f0:	c0040000 	andgt	r0, r4, r0
    a3f4:	00000469 	andeq	r0, r0, r9, ror #8
    a3f8:	090c2302 	stmdbeq	ip, {r1, r8, r9, sp}
    a3fc:	00001508 	andeq	r1, r0, r8, lsl #10
    a400:	0469c104 	strbteq	ip, [r9], #-260	; 0x104
    a404:	23020000 	movwcs	r0, #8192	; 0x2000
    a408:	18ca0910 	stmiane	sl, {r4, r8, fp}^
    a40c:	c2040000 	andgt	r0, r4, #0
    a410:	00000469 	andeq	r0, r0, r9, ror #8
    a414:	09142302 	ldmdbeq	r4, {r1, r8, r9, sp}
    a418:	000019aa 	andeq	r1, r0, sl, lsr #19
    a41c:	0469c304 	strbteq	ip, [r9], #-772	; 0x304
    a420:	23020000 	movwcs	r0, #8192	; 0x2000
    a424:	159c0918 	ldrne	r0, [ip, #2328]	; 0x918
    a428:	c4040000 	strgt	r0, [r4], #-0
    a42c:	00000469 	andeq	r0, r0, r9, ror #8
    a430:	091c2302 	ldmdbeq	ip, {r1, r8, r9, sp}
    a434:	0000167a 	andeq	r1, r0, sl, ror r6
    a438:	0469c504 	strbteq	ip, [r9], #-1284	; 0x504
    a43c:	23020000 	movwcs	r0, #8192	; 0x2000
    a440:	f1060020 			; <UNDEFINED> instruction: 0xf1060020
    a444:	04000014 	streq	r0, [r0], #-20
    a448:	0004adc7 	andeq	sl, r4, r7, asr #27
    a44c:	2c011300 	stccs	3, cr1, [r1], {-0}
    a450:	01000036 	tsteq	r0, r6, lsr r0
    a454:	01d6013d 	bicseq	r0, r6, sp, lsr r1
    a458:	19f40000 	ldmibne	r4!, {}^	; <UNPREDICTABLE>
    a45c:	1a180800 	bne	60c464 <__Stack_Size+0x60c064>
    a460:	59e20800 	stmibpl	r2!, {fp}^
    a464:	71010000 	mrsvc	r0, (UNDEF: 1)
    a468:	14000005 	strne	r0, [r0], #-5
    a46c:	00003d30 	andeq	r3, r0, r0, lsr sp
    a470:	00503d01 	subseq	r3, r0, r1, lsl #26
    a474:	5a020000 	bpl	8a47c <__Stack_Size+0x8a07c>
    a478:	13000000 	movwne	r0, #0
    a47c:	00380501 	eorseq	r0, r8, r1, lsl #10
    a480:	016b0100 	cmneq	fp, r0, lsl #2
    a484:	000001d6 	ldrdeq	r0, [r0], -r6
    a488:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
    a48c:	08001a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip}
    a490:	00005a23 	andeq	r5, r0, r3, lsr #20
    a494:	00059f01 	andeq	r9, r5, r1, lsl #30
    a498:	3d301400 	cfldrscc	mvf1, [r0, #-0]
    a49c:	6b010000 	blvs	4a4a4 <__Stack_Size+0x4a0a4>
    a4a0:	00000050 	andeq	r0, r0, r0, asr r0
    a4a4:	00005a43 	andeq	r5, r0, r3, asr #20
    a4a8:	75011300 	strvc	r1, [r1, #-768]	; 0x300
    a4ac:	01000039 	tsteq	r0, r9, lsr r0
    a4b0:	01d601a3 	bicseq	r0, r6, r3, lsr #3
    a4b4:	1a3c0000 	bne	f0a4bc <__Stack_Size+0xf0a0bc>
    a4b8:	1ad80800 	bne	ff60c4c0 <SCS_BASE+0x1f5fe4c0>
    a4bc:	5a640800 	bpl	190c4c4 <__Stack_Size+0x190c0c4>
    a4c0:	12010000 	andne	r0, r1, #0
    a4c4:	14000006 	strne	r0, [r0], #-6
    a4c8:	00003d30 	andeq	r3, r0, r0, lsr sp
    a4cc:	0050a301 	subseq	sl, r0, r1, lsl #6
    a4d0:	5a840000 	bpl	fe10a4d8 <SCS_BASE+0x1e0fc4d8>
    a4d4:	5a150000 	bpl	54a4dc <__Stack_Size+0x54a0dc>
    a4d8:	8208001a 	andhi	r0, r8, #26
    a4dc:	e908001a 	stmdb	r8, {r1, r3, r4}
    a4e0:	16000005 	strne	r0, [r0], -r5
    a4e4:	00001996 	muleq	r0, r6, r9
    a4e8:	0062b101 	rsbeq	fp, r2, r1, lsl #2
    a4ec:	5aa50000 	bpl	fe94a4f4 <SCS_BASE+0x1e93c4f4>
    a4f0:	17000000 	strne	r0, [r0, -r0]
    a4f4:	08001a8a 	stmdaeq	r0, {r1, r3, r7, r9, fp, ip}
    a4f8:	08001aba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, fp, ip}
    a4fc:	00381b16 	eorseq	r1, r8, r6, lsl fp
    a500:	62cf0100 	sbcvs	r0, pc, #0
    a504:	b9000000 	stmdblt	r0, {}	; <UNPREDICTABLE>
    a508:	1600005a 			; <UNDEFINED> instruction: 0x1600005a
    a50c:	00003701 	andeq	r3, r0, r1, lsl #14
    a510:	0062d001 	rsbeq	sp, r2, r1
    a514:	5acc0000 	bpl	ff30a51c <SCS_BASE+0x1f2fc51c>
    a518:	00000000 	andeq	r0, r0, r0
    a51c:	00384d18 	eorseq	r4, r8, r8, lsl sp
    a520:	01f40100 	mvnseq	r0, r0, lsl #2
    a524:	001ad801 	andseq	sp, sl, r1, lsl #16
    a528:	001b7c08 	andseq	r7, fp, r8, lsl #24
    a52c:	005ae008 	subseq	lr, sl, r8
    a530:	06db0100 	ldrbeq	r0, [fp], r0, lsl #2
    a534:	4f190000 	svcmi	0x00190000
    a538:	01000037 	tsteq	r0, r7, lsr r0
    a53c:	06db01f6 			; <UNDEFINED> instruction: 0x06db01f6
    a540:	5b000000 	blpl	a548 <__Stack_Size+0xa148>
    a544:	09190000 	ldmdbeq	r9, {}	; <UNPREDICTABLE>
    a548:	01000037 	tsteq	r0, r7, lsr r0
    a54c:	003e01f7 	ldrshteq	r0, [lr], -r7
    a550:	5b220000 	blpl	88a558 <__Stack_Size+0x88a158>
    a554:	a0190000 	andsge	r0, r9, r0
    a558:	01000018 	tsteq	r0, r8, lsl r0
    a55c:	003e01f8 	ldrshteq	r0, [lr], -r8
    a560:	5b350000 	blpl	d4a568 <__Stack_Size+0xd4a168>
    a564:	5c190000 	ldcpl	0, cr0, [r9], {-0}
    a568:	01000006 	tsteq	r0, r6
    a56c:	01d601fa 	ldrsheq	r0, [r6, #26]
    a570:	5b800000 	blpl	fe00a578 <SCS_BASE+0x1dffc578>
    a574:	30190000 	andscc	r0, r9, r0
    a578:	0100003d 	tsteq	r0, sp, lsr r0
    a57c:	003e01fb 	ldrshteq	r0, [lr], -fp
    a580:	5b9e0000 	blpl	fe78a588 <SCS_BASE+0x1e77c588>
    a584:	7e1a0000 	cdpvc	0, 1, cr0, cr10, cr0, {0}
    a588:	01000038 	tsteq	r0, r8, lsr r0
    a58c:	1b5a022f 	blne	168ae50 <__Stack_Size+0x168aa50>
    a590:	261b0800 	ldrcs	r0, [fp], -r0, lsl #16
    a594:	9808001b 	stmdals	r8, {r0, r1, r3, r4}
    a598:	1c000006 	stcne	0, cr0, [r0], {6}
    a59c:	75025001 	strvc	r5, [r2, #-1]
    a5a0:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
    a5a4:	f708001b 			; <UNDEFINED> instruction: 0xf708001b
    a5a8:	ab00000d 	blge	a5e4 <__Stack_Size+0xa1e4>
    a5ac:	1c000006 	stcne	0, cr0, [r0], {6}
    a5b0:	30015001 	andcc	r5, r1, r1
    a5b4:	1b381d00 	blne	e119bc <__Stack_Size+0xe115bc>
    a5b8:	0e100800 	cdpeq	8, 1, cr0, cr0, cr0, {0}
    a5bc:	06c50000 	strbeq	r0, [r5], r0
    a5c0:	011c0000 	tsteq	ip, r0
    a5c4:	00750252 	rsbseq	r0, r5, r2, asr r2
    a5c8:	0250011c 	subseq	r0, r0, #7
    a5cc:	1e000077 	mcrne	0, 0, r0, cr0, cr7, {3}
    a5d0:	08001b40 	stmdaeq	r0, {r6, r8, r9, fp, ip}
    a5d4:	00000e2e 	andeq	r0, r0, lr, lsr #28
    a5d8:	0251011c 	subseq	r0, r1, #7
    a5dc:	011c0075 	tsteq	ip, r5, ror r0
    a5e0:	00300150 	eorseq	r0, r0, r0, asr r1
    a5e4:	72040a00 	andvc	r0, r4, #0
    a5e8:	1f000002 	svcne	0x00000002
    a5ec:	00399301 	eorseq	r9, r9, r1, lsl #6
    a5f0:	01520100 	cmpeq	r2, r0, lsl #2
    a5f4:	0000020c 	andeq	r0, r0, ip, lsl #4
    a5f8:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
    a5fc:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    a600:	00005bdc 	ldrdeq	r5, [r0], -ip
    a604:	a5011301 	strge	r1, [r1, #-769]	; 0x301
    a608:	01000038 	tsteq	r0, r8, lsr r0
    a60c:	020c0180 	andeq	r0, ip, #32
    a610:	1bb40000 	blne	fed0a618 <SCS_BASE+0x1ecfc618>
    a614:	1bfc0800 	blne	fff0c61c <SCS_BASE+0x1fefe61c>
    a618:	5bfc0800 	blpl	fff0c620 <SCS_BASE+0x1fefe620>
    a61c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    a620:	20000007 	andcs	r0, r0, r7
    a624:	01006552 	tsteq	r0, r2, asr r5
    a628:	00020c82 	andeq	r0, r2, r2, lsl #25
    a62c:	005c1c00 	subseq	r1, ip, r0, lsl #24
    a630:	01130000 	tsteq	r3, r0
    a634:	000035e1 	andeq	r3, r0, r1, ror #11
    a638:	0c01f501 	cfstr32eq	mvfx15, [r1], {1}
    a63c:	fc000002 	stc2	0, cr0, [r0], {2}
    a640:	d808001b 	stmdale	r8, {r0, r1, r3, r4}
    a644:	2f08001c 	svccs	0x0008001c
    a648:	0100005c 	qaddeq	r0, ip, r0
    a64c:	00000809 	andeq	r0, r0, r9, lsl #16
    a650:	00361216 	eorseq	r1, r6, r6, lsl r2
    a654:	3ef70100 	cdpcc	1, 15, cr0, cr7, cr0, {0}
    a658:	4f000000 	svcmi	0x00000000
    a65c:	1600005c 			; <UNDEFINED> instruction: 0x1600005c
    a660:	000026b8 			; <UNDEFINED> instruction: 0x000026b8
    a664:	003ef801 	eorseq	pc, lr, r1, lsl #16
    a668:	5c870000 	stcpl	0, cr0, [r7], {0}
    a66c:	18170000 	ldmdane	r7, {}	; <UNPREDICTABLE>
    a670:	c608001c 			; <UNDEFINED> instruction: 0xc608001c
    a674:	2108001c 	tstcs	r8, ip, lsl r0
    a678:	0000394c 	andeq	r3, r0, ip, asr #18
    a67c:	09010201 	stmdbeq	r1, {r0, r9}
    a680:	19000008 	stmdbne	r0, {r3}
    a684:	0000381b 	andeq	r3, r0, fp, lsl r8
    a688:	3e010301 	cdpcc	3, 0, cr0, cr1, cr1, {0}
    a68c:	9a000000 	bls	a694 <__Stack_Size+0xa294>
    a690:	1900005c 	stmdbne	r0, {r2, r3, r4, r6}
    a694:	00003701 	andeq	r3, r0, r1, lsl #14
    a698:	3e010401 	cdpcc	4, 0, cr0, cr1, cr1, {0}
    a69c:	c3000000 	movwgt	r0, #0
    a6a0:	2200005c 	andcs	r0, r0, #92	; 0x5c
    a6a4:	00504572 	subseq	r4, r0, r2, ror r5
    a6a8:	3e010501 	cfsh32cc	mvfx0, mvfx1, #1
    a6ac:	9a000000 	bls	a6b4 <__Stack_Size+0xa2b4>
    a6b0:	1500005c 	strne	r0, [r0, #-92]	; 0x5c
    a6b4:	08001ca2 	stmdaeq	r0, {r1, r5, r7, sl, fp, ip}
    a6b8:	08001cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, ip}
    a6bc:	000007c7 	andeq	r0, r0, r7, asr #15
    a6c0:	00386619 	eorseq	r6, r8, r9, lsl r6
    a6c4:	013f0100 	teqeq	pc, r0, lsl #2
    a6c8:	00000050 	andeq	r0, r0, r0, asr r0
    a6cc:	00005cdb 	ldrdeq	r5, [r0], -fp
    a6d0:	1c7c1d00 	ldclne	13, cr1, [ip], #-0
    a6d4:	0e480800 	cdpeq	8, 4, cr0, cr8, cr0, {0}
    a6d8:	07db0000 	ldrbeq	r0, [fp, r0]
    a6dc:	011c0000 	tsteq	ip, r0
    a6e0:	00740250 	rsbseq	r0, r4, r0, asr r2
    a6e4:	1c841d00 	stcne	13, cr1, [r4], {0}
    a6e8:	0e5d0800 	cdpeq	8, 5, cr0, cr13, cr0, {0}
    a6ec:	07f50000 	ldrbeq	r0, [r5, r0]!
    a6f0:	011c0000 	tsteq	ip, r0
    a6f4:	30080251 	andcc	r0, r8, r1, asr r2
    a6f8:	0250011c 	subseq	r0, r0, #7
    a6fc:	23000074 	movwcs	r0, #116	; 0x74
    a700:	08001c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip}
    a704:	00000e77 	andeq	r0, r0, r7, ror lr
    a708:	001ca223 	andseq	sl, ip, r3, lsr #4
    a70c:	000e9108 	andeq	r9, lr, r8, lsl #2
    a710:	0a000000 	beq	a718 <__Stack_Size+0xa318>
    a714:	0002a604 	andeq	sl, r2, r4, lsl #12
    a718:	62012400 	andvs	r2, r1, #0
    a71c:	01000037 	tsteq	r0, r7, lsr r0
    a720:	0c010152 	stfeqs	f0, [r1], {82}	; 0x52
    a724:	d8000002 	stmdale	r0, {r1}
    a728:	6408001c 	strvs	r0, [r8], #-28
    a72c:	f808001d 			; <UNDEFINED> instruction: 0xf808001d
    a730:	0100005c 	qaddeq	r0, ip, r0
    a734:	000008a3 	andeq	r0, r0, r3, lsr #17
    a738:	00370119 	eorseq	r0, r7, r9, lsl r1
    a73c:	01540100 	cmpeq	r4, r0, lsl #2
    a740:	0000003e 	andeq	r0, r0, lr, lsr r0
    a744:	00005d18 	andeq	r5, r0, r8, lsl sp
    a748:	00381b19 	eorseq	r1, r8, r9, lsl fp
    a74c:	01550100 	cmpeq	r5, r0, lsl #2
    a750:	0000003e 	andeq	r0, r0, lr, lsr r0
    a754:	00005d40 	andeq	r5, r0, r0, asr #26
    a758:	50457222 	subpl	r7, r5, r2, lsr #4
    a75c:	01560100 	cmpeq	r6, r0, lsl #2
    a760:	0000003e 	andeq	r0, r0, lr, lsr r0
    a764:	00005d40 	andeq	r5, r0, r0, asr #26
    a768:	0026b819 	eoreq	fp, r6, r9, lsl r8
    a76c:	01570100 	cmpeq	r7, r0, lsl #2
    a770:	0000003e 	andeq	r0, r0, lr, lsr r0
    a774:	00005d6f 	andeq	r5, r0, pc, ror #26
    a778:	000c1825 	andeq	r1, ip, r5, lsr #16
    a77c:	00088800 	andeq	r8, r8, r0, lsl #16
    a780:	38661900 	stmdacc	r6!, {r8, fp, ip}^
    a784:	73010000 	movwvc	r0, #4096	; 0x1000
    a788:	00005001 	andeq	r5, r0, r1
    a78c:	005d8d00 	subseq	r8, sp, r0, lsl #26
    a790:	32170000 	andscc	r0, r7, #0
    a794:	4608001d 			; <UNDEFINED> instruction: 0x4608001d
    a798:	1908001d 	stmdbne	r8, {r0, r2, r3, r4}
    a79c:	00003866 	andeq	r3, r0, r6, ror #16
    a7a0:	50017901 	andpl	r7, r1, r1, lsl #18
    a7a4:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    a7a8:	0000005d 	andeq	r0, r0, sp, asr r0
    a7ac:	c6012600 	strgt	r2, [r1], -r0, lsl #12
    a7b0:	01000038 	tsteq	r0, r8, lsr r0
    a7b4:	0c010188 	stfeqs	f0, [r1], {136}	; 0x88
    a7b8:	64000002 	strvs	r0, [r0], #-2
    a7bc:	8808001d 	stmdahi	r8, {r0, r2, r3, r4}
    a7c0:	c508001d 	strgt	r0, [r8, #-29]
    a7c4:	0100005d 	qaddeq	r0, sp, r0
    a7c8:	16240127 	strtne	r0, [r4], -r7, lsr #2
    a7cc:	a2010000 	andge	r0, r1, #0
    a7d0:	01d60101 	bicseq	r0, r6, r1, lsl #2
    a7d4:	1d880000 	stcne	0, cr0, [r8]
    a7d8:	1da40800 	stcne	8, cr0, [r4]
    a7dc:	7d020800 	stcvc	8, cr0, [r2, #-0]
    a7e0:	090d0100 	stmdbeq	sp, {r8}
    a7e4:	30280000 	eorcc	r0, r8, r0
    a7e8:	0100003d 	tsteq	r0, sp, lsr r0
    a7ec:	005001a2 	subseq	r0, r0, r2, lsr #3
    a7f0:	5de50000 	stclpl	0, cr0, [r5]
    a7f4:	00280000 	eoreq	r0, r8, r0
    a7f8:	01000039 	tsteq	r0, r9, lsr r0
    a7fc:	090d01a2 	stmdbeq	sp, {r1, r5, r7, r8}
    a800:	5e060000 	cdppl	0, 0, cr0, cr6, cr0, {0}
    a804:	a2190000 	andsge	r0, r9, #0
    a808:	01000019 	tsteq	r0, r9, lsl r0
    a80c:	003e01a4 	eorseq	r0, lr, r4, lsr #3
    a810:	5e320000 	cdppl	0, 3, cr0, cr2, cr0, {0}
    a814:	0a000000 	beq	a81c <__Stack_Size+0xa41c>
    a818:	0001dc04 	andeq	sp, r1, r4, lsl #24
    a81c:	7e012900 	cdpvc	9, 0, cr2, cr1, cr0, {0}
    a820:	01000037 	tsteq	r0, r7, lsr r0
    a824:	620103f6 	andvs	r0, r1, #-671088637	; 0xd8000003
    a828:	a4000000 	strge	r0, [r0], #-0
    a82c:	e408001d 	str	r0, [r8], #-29
    a830:	6308001d 	movwvs	r0, #32797	; 0x801d
    a834:	0100005e 	qaddeq	r0, lr, r0
    a838:	00000942 	andeq	r0, r0, r2, asr #18
    a83c:	001db21e 	andseq	fp, sp, lr, lsl r2
    a840:	000e7708 	andeq	r7, lr, r8, lsl #14
    a844:	50011c00 	andpl	r1, r1, r0, lsl #24
    a848:	00003001 	andeq	r3, r0, r1
    a84c:	0037ea2a 	eorseq	lr, r7, sl, lsr #20
    a850:	01b70100 			; <UNDEFINED> instruction: 0x01b70100
    a854:	09830101 	stmibeq	r3, {r0, r8}
    a858:	4f210000 	svcmi	0x00210000
    a85c:	01000037 	tsteq	r0, r7, lsr r0
    a860:	06db01b9 			; <UNDEFINED> instruction: 0x06db01b9
    a864:	c7210000 	strgt	r0, [r1, -r0]!
    a868:	01000037 	tsteq	r0, r7, lsr r0
    a86c:	003e01ba 	ldrhteq	r0, [lr], -sl
    a870:	212b0000 	teqcs	fp, r0
    a874:	00000031 	andeq	r0, r0, r1, lsr r0
    a878:	d601c001 	strle	ip, [r1], -r1
    a87c:	21000001 	tstcs	r0, r1
    a880:	00003d30 	andeq	r3, r0, r0, lsr sp
    a884:	3e01c101 	mvfccs	f4, f1
    a888:	00000000 	andeq	r0, r0, r0
    a88c:	05012400 	streq	r2, [r1, #-1024]	; 0x400
    a890:	01000036 	tsteq	r0, r6, lsr r0
    a894:	620103cb 	andvs	r0, r1, #738197507	; 0x2c000003
    a898:	e4000000 	str	r0, [r0], #-0
    a89c:	b808001d 	stmdalt	r8, {r0, r2, r3, r4}
    a8a0:	8308001e 	movwhi	r0, #32798	; 0x801e
    a8a4:	0100005e 	qaddeq	r0, lr, r0
    a8a8:	00000a57 	andeq	r0, r0, r7, asr sl
    a8ac:	0018a019 	andseq	sl, r8, r9, lsl r0
    a8b0:	03cd0100 	biceq	r0, sp, #0
    a8b4:	0000003e 	andeq	r0, r0, lr, lsr r0
    a8b8:	00005ea3 	andeq	r5, r0, r3, lsr #29
    a8bc:	0009422c 	andeq	r4, r9, ip, lsr #4
    a8c0:	001dfc00 	andseq	pc, sp, r0, lsl #24
    a8c4:	001e7c08 	andseq	r7, lr, r8, lsl #24
    a8c8:	03d60108 	bicseq	r0, r6, #2
    a8cc:	00000a4c 	andeq	r0, r0, ip, asr #20
    a8d0:	000c402d 	andeq	r4, ip, sp, lsr #32
    a8d4:	09502e00 	ldmdbeq	r0, {r9, sl, fp, sp}^
    a8d8:	5ee90000 	cdppl	0, 14, cr0, cr9, cr0, {0}
    a8dc:	5c2e0000 	stcpl	0, cr0, [lr], #-0
    a8e0:	fe000009 	cdp2	0, 0, cr0, cr0, cr9, {0}
    a8e4:	1500005e 	strne	r0, [r0, #-94]	; 0x5e
    a8e8:	08001e04 	stmdaeq	r0, {r2, r9, sl, fp, ip}
    a8ec:	08001e2e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, fp, ip}
    a8f0:	00000a36 	andeq	r0, r0, r6, lsr sl
    a8f4:	0009692e 	andeq	r6, r9, lr, lsr #18
    a8f8:	005f2400 	subseq	r2, pc, r0, lsl #8
    a8fc:	09752e00 	ldmdbeq	r5!, {r9, sl, fp, sp}^
    a900:	5f420000 	svcpl	0x00420000
    a904:	101b0000 	andsne	r0, fp, r0
    a908:	0c08001e 	stceq	0, cr0, [r8], {30}
    a90c:	1c00000a 	stcne	0, cr0, [r0], {10}
    a910:	75025001 	strvc	r5, [r2, #-1]
    a914:	241d0000 	ldrcs	r0, [sp], #-0
    a918:	a608001e 			; <UNDEFINED> instruction: 0xa608001e
    a91c:	1f00000e 	svcne	0x0000000e
    a920:	1c00000a 	stcne	0, cr0, [r0], {10}
    a924:	30015001 	andcc	r5, r1, r1
    a928:	1e2e1e00 	cdpne	14, 2, cr1, cr14, cr0, {0}
    a92c:	0ebf0800 	cdpeq	8, 11, cr0, cr15, cr0, {0}
    a930:	011c0000 	tsteq	ip, r0
    a934:	00750252 	rsbseq	r0, r5, r2, asr r2
    a938:	0250011c 	subseq	r0, r0, #7
    a93c:	00000076 	andeq	r0, r0, r6, ror r0
    a940:	001e421e 	andseq	r4, lr, lr, lsl r2
    a944:	000e2e08 	andeq	r2, lr, r8, lsl #28
    a948:	51011c00 	tstpl	r1, r0, lsl #24
    a94c:	011c3001 	tsteq	ip, r1
    a950:	00300150 	eorseq	r0, r0, r0, asr r1
    a954:	a02f0000 	eorge	r0, pc, r0
    a958:	0108001e 	tsteq	r8, lr, lsl r0
    a95c:	00000913 	andeq	r0, r0, r3, lsl r9
    a960:	371b2a00 	ldrcc	r2, [fp, -r0, lsl #20]
    a964:	3a010000 	bcc	4a96c <__Stack_Size+0x4a56c>
    a968:	92010102 	andls	r0, r1, #-2147483648	; 0x80000000
    a96c:	2100000a 	tstcs	r0, sl
    a970:	00003925 	andeq	r3, r0, r5, lsr #18
    a974:	0c023c01 	stceq	12, cr3, [r2], {1}
    a978:	21000002 	tstcs	r0, r2
    a97c:	00001766 	andeq	r1, r0, r6, ror #14
    a980:	3e023d01 	cdpcc	13, 0, cr3, cr2, cr1, {0}
    a984:	21000000 	mrscs	r0, (UNDEF: 0)
    a988:	000018a0 	andeq	r1, r0, r0, lsr #17
    a98c:	3e023e01 	cdpcc	14, 0, cr3, cr2, cr1, {0}
    a990:	30000000 	andcc	r0, r0, r0
    a994:	00003716 	andeq	r3, r0, r6, lsl r7
    a998:	0002ae01 	andeq	sl, r2, r1, lsl #28
    a99c:	00371d2a 	eorseq	r1, r7, sl, lsr #26
    a9a0:	02ba0100 	adcseq	r0, sl, #0
    a9a4:	0b150101 	bleq	54adb0 <__Stack_Size+0x54a9b0>
    a9a8:	83210000 	teqhi	r1, #0
    a9ac:	01000018 	tsteq	r0, r8, lsl r0
    a9b0:	026c02bc 	rsbeq	r0, ip, #-1073741813	; 0xc000000b
    a9b4:	25210000 	strcs	r0, [r1, #-0]!
    a9b8:	01000039 	tsteq	r0, r9, lsr r0
    a9bc:	020c02bd 	andeq	r0, ip, #-805306357	; 0xd000000b
    a9c0:	bb210000 	bllt	84a9c8 <__Stack_Size+0x84a5c8>
    a9c4:	01000038 	tsteq	r0, r8, lsr r0
    a9c8:	003e02be 	ldrhteq	r0, [lr], -lr
    a9cc:	1b210000 	blne	84a9d4 <__Stack_Size+0x84a5d4>
    a9d0:	01000038 	tsteq	r0, r8, lsr r0
    a9d4:	003e02c0 	eorseq	r0, lr, r0, asr #5
    a9d8:	58210000 	stmdapl	r1!, {}	; <UNPREDICTABLE>
    a9dc:	01000036 	tsteq	r0, r6, lsr r0
    a9e0:	003e02c0 	eorseq	r0, lr, r0, asr #5
    a9e4:	a2210000 	eorge	r0, r1, #0
    a9e8:	01000019 	tsteq	r0, r9, lsl r0
    a9ec:	003e02c1 	eorseq	r0, lr, r1, asr #5
    a9f0:	b8210000 	stmdalt	r1!, {}	; <UNPREDICTABLE>
    a9f4:	01000026 	tsteq	r0, r6, lsr #32
    a9f8:	003e02c1 	eorseq	r0, lr, r1, asr #5
    a9fc:	06310000 	ldrteq	r0, [r1], -r0
    aa00:	2100000b 	tstcs	r0, fp
    aa04:	000037a9 	andeq	r3, r0, r9, lsr #15
    aa08:	6202cd01 	andvs	ip, r2, #64	; 0x40
    aa0c:	00000000 	andeq	r0, r0, r0
    aa10:	15cc212b 	strbne	r2, [ip, #299]	; 0x12b
    aa14:	46010000 	strmi	r0, [r1], -r0
    aa18:	000b1503 	andeq	r1, fp, r3, lsl #10
    aa1c:	32000000 	andcc	r0, r0, #0
    aa20:	0000003e 	andeq	r0, r0, lr, lsr r0
    aa24:	386f0124 	stmdacc	pc!, {r2, r5, r8}^	; <UNPREDICTABLE>
    aa28:	6d010000 	stcvs	0, cr0, [r1, #-0]
    aa2c:	00620103 	rsbeq	r0, r2, r3, lsl #2
    aa30:	1eb80000 	cdpne	0, 11, cr0, cr8, cr0, {0}
    aa34:	21b80800 			; <UNDEFINED> instruction: 0x21b80800
    aa38:	5f750800 	svcpl	0x00750800
    aa3c:	b1010000 	mrslt	r0, (UNDEF: 1)
    aa40:	3300000c 	movwcc	r0, #12
    aa44:	03700104 	cmneq	r0, #1
    aa48:	00000b57 	andeq	r0, r0, r7, asr fp
    aa4c:	01006234 	tsteq	r0, r4, lsr r2
    aa50:	01d60372 	bicseq	r0, r6, r2, ror r3
    aa54:	77340000 	ldrvc	r0, [r4, -r0]!
    aa58:	03730100 	cmneq	r3, #0
    aa5c:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    aa60:	361b1900 	ldrcc	r1, [fp], -r0, lsl #18
    aa64:	74010000 	strvc	r0, [r1], #-0
    aa68:	000b3903 	andeq	r3, fp, r3, lsl #18
    aa6c:	005f9500 	subseq	r9, pc, r0, lsl #10
    aa70:	36bb3500 	ldrtcc	r3, [fp], r0, lsl #10
    aa74:	7d010000 	stcvc	0, cr0, [r1, #-0]
    aa78:	00005003 	andeq	r5, r0, r3
    aa7c:	57360100 	ldrpl	r0, [r6, -r0, lsl #2]!
    aa80:	0e00000a 	cdpeq	0, 0, cr0, cr0, cr10, {0}
    aa84:	5808001f 	stmdapl	r8, {r0, r1, r2, r3, r4}
    aa88:	0100000c 	tsteq	r0, ip
    aa8c:	0bf00392 	bleq	ffc0b8dc <SCS_BASE+0x1fbfd8dc>
    aa90:	702d0000 	eorvc	r0, sp, r0
    aa94:	2e00000c 	cdpcs	0, 0, cr0, cr0, cr12, {0}
    aa98:	00000a65 	andeq	r0, r0, r5, ror #20
    aa9c:	00005fb8 			; <UNDEFINED> instruction: 0x00005fb8
    aaa0:	000a712e 	andeq	r7, sl, lr, lsr #2
    aaa4:	00606100 	rsbeq	r6, r0, r0, lsl #2
    aaa8:	0a7d2e00 	beq	1f562b0 <__Stack_Size+0x1f55eb0>
    aaac:	60740000 	rsbsvs	r0, r4, r0
    aab0:	89370000 	ldmdbhi	r7!, {}	; <UNPREDICTABLE>
    aab4:	dc00000a 	stcle	0, cr0, [r0], {10}
    aab8:	2308001f 	movwcs	r0, #32799	; 0x801f
    aabc:	08001f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp, ip}
    aac0:	000006e1 	andeq	r0, r0, r1, ror #13
    aac4:	001f581b 	andseq	r5, pc, fp, lsl r8	; <UNPREDICTABLE>
    aac8:	000bca08 	andeq	ip, fp, r8, lsl #20
    aacc:	50011c00 	andpl	r1, r1, r0, lsl #24
    aad0:	00007402 	andeq	r7, r0, r2, lsl #8
    aad4:	001f7423 	andseq	r7, pc, r3, lsr #8
    aad8:	0008a308 	andeq	sl, r8, r8, lsl #6
    aadc:	1fa02300 	svcne	0x00a02300
    aae0:	06fb0800 	ldrbteq	r0, [fp], r0, lsl #16
    aae4:	ae230000 	cdpge	0, 2, cr0, cr3, cr0, {0}
    aae8:	2808001f 	stmdacs	r8, {r0, r1, r2, r3, r4}
    aaec:	23000007 	movwcs	r0, #7
    aaf0:	08001fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip}
    aaf4:	0000080f 	andeq	r0, r0, pc, lsl #16
    aaf8:	92360000 	eorsls	r0, r6, #0
    aafc:	e400000a 	str	r0, [r0], #-10
    ab00:	a008001f 	andge	r0, r8, pc, lsl r0
    ab04:	0100000c 	tsteq	r0, ip
    ab08:	0c950397 	ldceq	3, cr0, [r5], {151}	; 0x97
    ab0c:	b82d0000 	stmdalt	sp!, {}	; <UNPREDICTABLE>
    ab10:	2e00000c 	cdpcs	0, 0, cr0, cr0, cr12, {0}
    ab14:	00000aa0 	andeq	r0, r0, r0, lsr #21
    ab18:	00006093 	muleq	r0, r3, r0
    ab1c:	000aac2e 	andeq	sl, sl, lr, lsr #24
    ab20:	00611300 	rsbeq	r1, r1, r0, lsl #6
    ab24:	0ab82e00 	beq	fee1632c <SCS_BASE+0x1ee0832c>
    ab28:	61480000 	mrsvs	r0, (UNDEF: 72)
    ab2c:	c42e0000 	strtgt	r0, [lr], #-0
    ab30:	0300000a 	movweq	r0, #10
    ab34:	2e000062 	cdpcs	0, 0, cr0, cr0, cr2, {3}
    ab38:	00000ae8 	andeq	r0, r0, r8, ror #21
    ab3c:	00006216 	andeq	r6, r0, r6, lsl r2
    ab40:	000ad02e 	andeq	sp, sl, lr, lsr #32
    ab44:	00622900 	rsbeq	r2, r2, r0, lsl #18
    ab48:	0adc2e00 	beq	ff716350 <SCS_BASE+0x1f708350>
    ab4c:	62440000 	subvs	r0, r4, #0
    ab50:	ee150000 	cdp	0, 1, cr0, cr5, cr0, {0}
    ab54:	1008001f 	andne	r0, r8, pc, lsl r0
    ab58:	5f080020 	svcpl	0x00080020
    ab5c:	2e00000c 	cdpcs	0, 0, cr0, cr0, cr12, {0}
    ab60:	00000af9 	strdeq	r0, [r0], -r9
    ab64:	00006264 	andeq	r6, r0, r4, ror #4
    ab68:	213c1500 	teqcs	ip, r0, lsl #10
    ab6c:	21800800 	orrcs	r0, r0, r0, lsl #16
    ab70:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; ab78 <__Stack_Size+0xa778>
    ab74:	072e0000 	streq	r0, [lr, -r0]!
    ab78:	9600000b 	strls	r0, [r0], -fp
    ab7c:	23000062 	movwcs	r0, #98	; 0x62
    ab80:	0800217e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, sp}
    ab84:	00000612 	andeq	r0, r0, r2, lsl r6
    ab88:	20ca3800 	sbccs	r3, sl, r0, lsl #16
    ab8c:	74020800 	strvc	r0, [r2], #-2048	; 0x800
    ab90:	20e03900 	rsccs	r3, r0, r0, lsl #18
    ab94:	011c0800 	tsteq	ip, r0, lsl #16
    ab98:	00740250 	rsbseq	r0, r4, r0, asr r2
    ab9c:	23000000 	movwcs	r0, #0
    aba0:	08001eec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, ip}
    aba4:	00000edd 	ldrdeq	r0, [r0], -sp
    aba8:	001ef623 	andseq	pc, lr, r3, lsr #12
    abac:	000edd08 	andeq	sp, lr, r8, lsl #26
    abb0:	21902300 	orrscs	r2, r0, r0, lsl #6
    abb4:	09130800 	ldmdbeq	r3, {fp}
    abb8:	0a000000 	beq	abc0 <__Stack_Size+0xa7c0>
    abbc:	00005004 	andeq	r5, r0, r4
    abc0:	7f013a00 	svcvc	0x00013a00
    abc4:	01000016 	tsteq	r0, r6, lsl r0
    abc8:	b8010422 	stmdalt	r1, {r1, r5, sl}
    abcc:	f8080021 			; <UNDEFINED> instruction: 0xf8080021
    abd0:	b6080021 	strlt	r0, [r8], -r1, lsr #32
    abd4:	01000062 	tsteq	r0, r2, rrx
    abd8:	00000cff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    abdc:	6c61563b 	stclvs	6, cr5, [r1], #-236	; 0xffffff14
    abe0:	04220100 	strteq	r0, [r2], #-256	; 0x100
    abe4:	00000062 	andeq	r0, r0, r2, rrx
    abe8:	000062d6 	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    abec:	01006922 	tsteq	r0, r2, lsr #18
    abf0:	003e0427 	eorseq	r0, lr, r7, lsr #8
    abf4:	62f70000 	rscsvs	r0, r7, #0
    abf8:	6e3c0000 	cdpvs	0, 3, cr0, cr12, cr0, {0}
    abfc:	01005045 	tsteq	r0, r5, asr #32
    ac00:	003e0428 	eorseq	r0, lr, r8, lsr #8
    ac04:	54010000 	strpl	r0, [r1], #-0
    ac08:	61012400 	tstvs	r1, r0, lsl #8
    ac0c:	01000036 	tsteq	r0, r6, lsr r0
    ac10:	620103a3 	andvs	r0, r1, #-1946157054	; 0x8c000002
    ac14:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    ac18:	58080021 	stmdapl	r8, {r0, r5}
    ac1c:	16080022 	strne	r0, [r8], -r2, lsr #32
    ac20:	01000063 	tsteq	r0, r3, rrx
    ac24:	00000d4b 	andeq	r0, r0, fp, asr #26
    ac28:	0018a019 	andseq	sl, r8, r9, lsl r0
    ac2c:	03a50100 			; <UNDEFINED> instruction: 0x03a50100
    ac30:	0000003e 	andeq	r0, r0, lr, lsr r0
    ac34:	00006336 	andeq	r6, r0, r6, lsr r3
    ac38:	00220e23 	eoreq	r0, r2, r3, lsr #28
    ac3c:	00061208 	andeq	r1, r6, r8, lsl #4
    ac40:	222a2300 	eorcs	r2, sl, #0
    ac44:	0cb70800 	ldceq	8, cr0, [r7]
    ac48:	4a2f0000 	bmi	bcac50 <__Stack_Size+0xbca850>
    ac4c:	01080022 	tsteq	r8, r2, lsr #32
    ac50:	00000913 	andeq	r0, r0, r3, lsl r9
    ac54:	bf013d00 	svclt	0x00013d00
    ac58:	01000039 	tsteq	r0, r9, lsr r0
    ac5c:	5801043a 	stmdapl	r1, {r1, r3, r4, r5, sl}
    ac60:	5a080022 	bpl	20acf0 <__Stack_Size+0x20a8f0>
    ac64:	02080022 	andeq	r0, r8, #34	; 0x22
    ac68:	3e01007d 	mcrcc	0, 0, r0, cr1, cr13, {3}
    ac6c:	000013d4 	ldrdeq	r1, [r0], -r4
    ac70:	04a2ee04 	strteq	lr, [r2], #3588	; 0xe04
    ac74:	01010000 	mrseq	r0, (UNDEF: 1)
    ac78:	0015fb3e 	andseq	pc, r5, lr, lsr fp	; <UNPREDICTABLE>
    ac7c:	a6f00400 	ldrbtge	r0, [r0], r0, lsl #8
    ac80:	01000002 	tsteq	r0, r2
    ac84:	392c3e01 	stmdbcc	ip!, {r0, r9, sl, fp, ip, sp}
    ac88:	f4040000 	vst4.8	{d0-d3}, [r4], r0
    ac8c:	00000d88 	andeq	r0, r0, r8, lsl #27
    ac90:	50320101 	eorspl	r0, r2, r1, lsl #2
    ac94:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    ac98:	00003988 	andeq	r3, r0, r8, lsl #19
    ac9c:	0d88f504 	cfstr32eq	mvfx15, [r8, #16]
    aca0:	01010000 	mrseq	r0, (UNDEF: 1)
    aca4:	0015d43e 	andseq	sp, r5, lr, lsr r4
    aca8:	a7220500 	strge	r0, [r2, -r0, lsl #10]!
    acac:	0100000d 	tsteq	r0, sp
    acb0:	a7040a01 	strge	r0, [r4, -r1, lsl #20]
    acb4:	3e000003 	cdpcc	0, 0, cr0, cr0, cr3, {0}
    acb8:	0000359c 	muleq	r0, ip, r5
    acbc:	0dba2505 	cfldr32eq	mvfx2, [sl, #20]!
    acc0:	01010000 	mrseq	r0, (UNDEF: 1)
    acc4:	04a2040a 	strteq	r0, [r2], #1034	; 0x40a
    acc8:	613e0000 	teqvs	lr, r0
    accc:	05000035 	streq	r0, [r0, #-53]	; 0x35
    acd0:	000dcd2a 	andeq	ip, sp, sl, lsr #26
    acd4:	0a010100 	beq	4b0dc <__Stack_Size+0x4acdc>
    acd8:	00053804 	andeq	r3, r5, r4, lsl #16
    acdc:	36e73f00 	strbtcc	r3, [r7], r0, lsl #30
    ace0:	2b010000 	blcs	4ace8 <__Stack_Size+0x4a8e8>
    ace4:	000002f5 	strdeq	r0, [r0], -r5
    ace8:	1a030501 	bne	cc0f4 <__Stack_Size+0xcbcf4>
    acec:	3f200007 	svccc	0x00200007
    acf0:	00003738 	andeq	r3, r0, r8, lsr r7
    acf4:	00882d01 	addeq	r2, r8, r1, lsl #26
    acf8:	05010000 	streq	r0, [r1, #-0]
    acfc:	00013003 	andeq	r3, r1, r3
    ad00:	db014020 	blle	5ad88 <__Stack_Size+0x5a988>
    ad04:	07000036 	smladxeq	r0, r6, r0, r0
    ad08:	50010285 	andpl	r0, r1, r5, lsl #5
    ad0c:	01000000 	mrseq	r0, (UNDEF: 0)
    ad10:	00000e10 	andeq	r0, r0, r0, lsl lr
    ad14:	0000620c 	andeq	r6, r0, ip, lsl #4
    ad18:	01410000 	mrseq	r0, (UNDEF: 65)
    ad1c:	00001add 	ldrdeq	r1, [r0], -sp
    ad20:	01011906 	tsteq	r1, r6, lsl #18
    ad24:	00000e2e 	andeq	r0, r0, lr, lsr #28
    ad28:	0001d60c 	andeq	sp, r1, ip, lsl #12
    ad2c:	00500c00 	subseq	r0, r0, r0, lsl #24
    ad30:	500c0000 	andpl	r0, ip, r0
    ad34:	00000000 	andeq	r0, r0, r0
    ad38:	1a6d0142 	bne	1b4b248 <__Stack_Size+0x1b4ae48>
    ad3c:	88070000 	stmdahi	r7, {}	; <UNPREDICTABLE>
    ad40:	48010102 	stmdami	r1, {r1, r8}
    ad44:	0c00000e 	stceq	0, cr0, [r0], {14}
    ad48:	00000062 	andeq	r0, r0, r2, rrx
    ad4c:	0000500c 	andeq	r5, r0, ip
    ad50:	01420000 	mrseq	r0, (UNDEF: 66)
    ad54:	00003859 	andeq	r3, r0, r9, asr r8
    ad58:	01028007 	tsteq	r2, r7
    ad5c:	000e5d01 	andeq	r5, lr, r1, lsl #26
    ad60:	00620c00 	rsbeq	r0, r2, r0, lsl #24
    ad64:	42000000 	andmi	r0, r0, #0
    ad68:	0014be01 	andseq	fp, r4, r1, lsl #28
    ad6c:	026c0700 	rsbeq	r0, ip, #0
    ad70:	0e770101 	rpweqs	f0, f7, f1
    ad74:	620c0000 	andvs	r0, ip, #0
    ad78:	0c000000 	stceq	0, cr0, [r0], {-0}
    ad7c:	00000050 	andeq	r0, r0, r0, asr r0
    ad80:	26014200 	strcs	r4, [r1], -r0, lsl #4
    ad84:	0700001a 	smladeq	r0, sl, r0, r0
    ad88:	01010289 	smlabbeq	r1, r9, r2, r0
    ad8c:	00000e91 	muleq	r0, r1, lr
    ad90:	0000620c 	andeq	r6, r0, ip, lsl #4
    ad94:	00500c00 	subseq	r0, r0, r0, lsl #24
    ad98:	42000000 	andmi	r0, r0, #0
    ad9c:	0037ba01 	eorseq	fp, r7, r1, lsl #20
    ada0:	027f0700 	rsbseq	r0, pc, #0
    ada4:	0ea60101 	fdveqs	f0, f6, f1
    ada8:	620c0000 	andvs	r0, ip, #0
    adac:	00000000 	andeq	r0, r0, r0
    adb0:	36200140 	strtcc	r0, [r0], -r0, asr #2
    adb4:	86070000 	strhi	r0, [r7], -r0
    adb8:	00500102 	subseq	r0, r0, r2, lsl #2
    adbc:	bf010000 	svclt	0x00010000
    adc0:	0c00000e 	stceq	0, cr0, [r0], {14}
    adc4:	00000062 	andeq	r0, r0, r2, rrx
    adc8:	ec014100 	stfs	f4, [r1], {-0}
    adcc:	06000038 			; <UNDEFINED> instruction: 0x06000038
    add0:	dd01011a 	stfles	f0, [r1, #-104]	; 0xffffff98
    add4:	0c00000e 	stceq	0, cr0, [r0], {14}
    add8:	000001d6 	ldrdeq	r0, [r0], -r6
    addc:	0000500c 	andeq	r5, r0, ip
    ade0:	00500c00 	subseq	r0, r0, r0, lsl #24
    ade4:	43000000 	movwmi	r0, #0
    ade8:	0037b101 	eorseq	fp, r7, r1, lsl #2
    adec:	02990700 	addseq	r0, r9, #0
    adf0:	00005001 	andeq	r5, r0, r1
    adf4:	500c0100 	andpl	r0, ip, r0, lsl #2
    adf8:	00000000 	andeq	r0, r0, r0
    adfc:	00018500 	andeq	r8, r1, r0, lsl #10
    ae00:	23000200 	movwcs	r0, #512	; 0x200
    ae04:	04000025 	streq	r0, [r0], #-37	; 0x25
    ae08:	00069601 	andeq	r9, r6, r1, lsl #12
    ae0c:	39fb0100 	ldmibcc	fp!, {r8}^
    ae10:	0b710000 	bleq	1c4ae18 <__Stack_Size+0x1c4aa18>
    ae14:	0d780000 	ldcleq	0, cr0, [r8, #-0]
	...
    ae20:	2f4f0000 	svccs	0x004f0000
    ae24:	04020000 	streq	r0, [r2], #-0
    ae28:	0007d805 	andeq	sp, r7, r5, lsl #16
    ae2c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    ae30:	000007aa 	andeq	r0, r0, sl, lsr #15
    ae34:	89060102 	stmdbhi	r6, {r1, r8}
    ae38:	03000009 	movweq	r0, #9
    ae3c:	00323375 	eorseq	r3, r2, r5, ror r3
    ae40:	00492702 	subeq	r2, r9, r2, lsl #14
    ae44:	04020000 	streq	r0, [r2], #-0
    ae48:	0008e507 	andeq	lr, r8, r7, lsl #10
    ae4c:	31750300 	cmncc	r5, r0, lsl #6
    ae50:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    ae54:	0000005b 	andeq	r0, r0, fp, asr r0
    ae58:	ce070202 	cdpgt	2, 0, cr0, cr7, cr2, {0}
    ae5c:	0300000b 	movweq	r0, #11
    ae60:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    ae64:	00006c29 	andeq	r6, r0, r9, lsr #24
    ae68:	08010200 	stmdaeq	r1, {r9}
    ae6c:	00000987 	andeq	r0, r0, r7, lsl #19
    ae70:	dc070402 	cfstrsle	mvf0, [r7], {2}
    ae74:	04000008 	streq	r0, [r0], #-8
    ae78:	00006204 	andeq	r6, r0, r4, lsl #4
    ae7c:	dd010500 	cfstr32le	mvfx0, [r1, #-0]
    ae80:	0100001a 	tsteq	r0, sl, lsl r0
    ae84:	225a0124 	subscs	r0, sl, #9
    ae88:	22880800 	addcs	r0, r8, #0
    ae8c:	636a0800 	cmnvs	sl, #0
    ae90:	0d010000 	stceq	0, cr0, [r1, #-0]
    ae94:	06000001 	streq	r0, [r0], -r1
    ae98:	000039cb 	andeq	r3, r0, fp, asr #19
    ae9c:	007a2401 	rsbseq	r2, sl, r1, lsl #8
    aea0:	638a0000 	orrvs	r0, sl, #0
    aea4:	e8060000 	stmda	r6, {}	; <UNPREDICTABLE>
    aea8:	01000039 	tsteq	r0, r9, lsr r0
    aeac:	00005024 	andeq	r5, r0, r4, lsr #32
    aeb0:	00639d00 	rsbeq	r9, r3, r0, lsl #26
    aeb4:	39d40600 	ldmibcc	r4, {r9, sl}^
    aeb8:	24010000 	strcs	r0, [r1], #-0
    aebc:	00000050 	andeq	r0, r0, r0, asr r0
    aec0:	000063be 			; <UNDEFINED> instruction: 0x000063be
    aec4:	01006e07 	tsteq	r0, r7, lsl #28
    aec8:	00003e26 	andeq	r3, r0, r6, lsr #28
    aecc:	08520100 	ldmdaeq	r2, {r8}^
    aed0:	27010069 	strcs	r0, [r1, -r9, rrx]
    aed4:	0000003e 	andeq	r0, r0, lr, lsr r0
    aed8:	000063df 	ldrdeq	r6, [r0], -pc	; <UNPREDICTABLE>
    aedc:	0039dc09 	eorseq	sp, r9, r9, lsl #24
    aee0:	3e270100 	sufccs	f0, f7, f0
    aee4:	f2000000 	vhadd.s8	d0, d0, d0
    aee8:	09000063 	stmdbeq	r0, {r0, r1, r5, r6}
    aeec:	000039e2 	andeq	r3, r0, r2, ror #19
    aef0:	003e2701 	eorseq	r2, lr, r1, lsl #14
    aef4:	64290000 	strtvs	r0, [r9], #-0
    aef8:	f4090000 	vst4.8	{d0-d3}, [r9], r0
    aefc:	01000039 	tsteq	r0, r9, lsr r0
    af00:	00010d28 	andeq	r0, r1, r8, lsr #26
    af04:	00644d00 	rsbeq	r4, r4, r0, lsl #26
    af08:	04040000 	streq	r0, [r4], #-0
    af0c:	00000050 	andeq	r0, r0, r0, asr r0
    af10:	38ec0105 	stmiacc	ip!, {r0, r2, r8}^
    af14:	3d010000 	stccc	0, cr0, [r1, #-0]
    af18:	00228801 	eoreq	r8, r2, r1, lsl #16
    af1c:	0022ac08 	eoreq	sl, r2, r8, lsl #24
    af20:	00646008 	rsbeq	r6, r4, r8
    af24:	01820100 	orreq	r0, r2, r0, lsl #2
    af28:	cb060000 	blgt	18af30 <__Stack_Size+0x18ab30>
    af2c:	01000039 	tsteq	r0, r9, lsr r0
    af30:	00007a3d 	andeq	r7, r0, sp, lsr sl
    af34:	00648000 	rsbeq	r8, r4, r0
    af38:	39e80600 	stmibcc	r8!, {r9, sl}^
    af3c:	3d010000 	stccc	0, cr0, [r1, #-0]
    af40:	00000050 	andeq	r0, r0, r0, asr r0
    af44:	00006493 	muleq	r0, r3, r4
    af48:	0039d406 	eorseq	sp, r9, r6, lsl #8
    af4c:	503d0100 	eorspl	r0, sp, r0, lsl #2
    af50:	b4000000 	strlt	r0, [r0], #-0
    af54:	07000064 	streq	r0, [r0, -r4, rrx]
    af58:	3f01006e 	svccc	0x0001006e
    af5c:	0000003e 	andeq	r0, r0, lr, lsr r0
    af60:	69085201 	stmdbvs	r8, {r0, r9, ip, lr}
    af64:	3e400100 	dvfccs	f0, f0, f0
    af68:	d5000000 	strle	r0, [r0, #-0]
    af6c:	09000064 	stmdbeq	r0, {r2, r5, r6}
    af70:	000039f4 	strdeq	r3, [r0], -r4
    af74:	01824101 	orreq	r4, r2, r1, lsl #2
    af78:	64e80000 	strbtvs	r0, [r8], #0
    af7c:	04000000 	streq	r0, [r0], #-0
    af80:	00003e04 	andeq	r3, r0, r4, lsl #28
    af84:	0d9b0000 	ldceq	0, cr0, [fp]
    af88:	00020000 	andeq	r0, r2, r0
    af8c:	000025b0 			; <UNDEFINED> instruction: 0x000025b0
    af90:	06960104 	ldreq	r0, [r6], r4, lsl #2
    af94:	45010000 	strmi	r0, [r1, #-0]
    af98:	7100003b 	tstvc	r0, fp, lsr r0
    af9c:	d800000b 	stmdale	r0, {r0, r1, r3}
    afa0:	0000000d 	andeq	r0, r0, sp
    afa4:	00000000 	andeq	r0, r0, r0
    afa8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    afac:	0200002f 	andeq	r0, r0, #47	; 0x2f
    afb0:	07d80504 	ldrbeq	r0, [r8, r4, lsl #10]
    afb4:	02020000 	andeq	r0, r2, #0
    afb8:	0007aa05 	andeq	sl, r7, r5, lsl #20
    afbc:	06010200 	streq	r0, [r1], -r0, lsl #4
    afc0:	00000989 	andeq	r0, r0, r9, lsl #19
    afc4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    afc8:	49270200 	stmdbmi	r7!, {r9}
    afcc:	02000000 	andeq	r0, r0, #0
    afd0:	08e50704 	stmiaeq	r5!, {r2, r8, r9, sl}^
    afd4:	75030000 	strvc	r0, [r3, #-0]
    afd8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    afdc:	00005b28 	andeq	r5, r0, r8, lsr #22
    afe0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    afe4:	00000bce 	andeq	r0, r0, lr, asr #23
    afe8:	00387503 	eorseq	r7, r8, r3, lsl #10
    afec:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    aff0:	01020000 	mrseq	r0, (UNDEF: 2)
    aff4:	00098708 	andeq	r8, r9, r8, lsl #14
    aff8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    affc:	000008dc 	ldrdeq	r0, [r0], -ip
    b000:	003a7804 	eorseq	r7, sl, r4, lsl #16
    b004:	18030100 	stmdane	r3, {r8}
    b008:	00000099 	muleq	r0, r9, r0
    b00c:	003a1505 	eorseq	r1, sl, r5, lsl #10
    b010:	26050000 	strcs	r0, [r5], -r0
    b014:	0100003c 	tsteq	r0, ip, lsr r0
    b018:	003ab405 	eorseq	fp, sl, r5, lsl #8
    b01c:	06000200 	streq	r0, [r0], -r0, lsl #4
    b020:	00003a79 	andeq	r3, r0, r9, ror sl
    b024:	007a1e03 	rsbseq	r1, sl, r3, lsl #28
    b028:	01070000 	mrseq	r0, (UNDEF: 7)
    b02c:	00003cb7 			; <UNDEFINED> instruction: 0x00003cb7
    b030:	50019c01 	andpl	r9, r1, r1, lsl #24
    b034:	01000000 	mrseq	r0, (UNDEF: 0)
    b038:	000000c2 	andeq	r0, r0, r2, asr #1
    b03c:	003b8d08 	eorseq	r8, fp, r8, lsl #26
    b040:	629c0100 	addsvs	r0, ip, #0
    b044:	00000000 	andeq	r0, r0, r0
    b048:	3a850109 	bcc	fe14b474 <SCS_BASE+0x1e13d474>
    b04c:	23010000 	movwcs	r0, #4096	; 0x1000
    b050:	00000001 	andeq	r0, r0, r1
    b054:	00000000 	andeq	r0, r0, r0
    b058:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b05c:	0000e901 	andeq	lr, r0, r1, lsl #18
    b060:	3cad0a00 	vstmiacc	sp!, {s0-s-1}
    b064:	23010000 	movwcs	r0, #4096	; 0x1000
    b068:	00000050 	andeq	r0, r0, r0, asr r0
    b06c:	0b005001 	bleq	1f078 <__Stack_Size+0x1ec78>
    b070:	003ae101 	eorseq	lr, sl, r1, lsl #2
    b074:	012f0100 	teqeq	pc, r0, lsl #2
    b078:	00000050 	andeq	r0, r0, r0, asr r0
	...
    b084:	01007d02 	tsteq	r0, r2, lsl #26
    b088:	3a510109 	bcc	144b4b4 <__Stack_Size+0x144b0b4>
    b08c:	3b010000 	blcc	4b094 <__Stack_Size+0x4ac94>
    b090:	00000001 	andeq	r0, r0, r1
    b094:	00000000 	andeq	r0, r0, r0
    b098:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b09c:	00012901 	andeq	r2, r1, r1, lsl #18
    b0a0:	3cad0a00 	vstmiacc	sp!, {s0-s-1}
    b0a4:	3b010000 	blcc	4b0ac <__Stack_Size+0x4acac>
    b0a8:	00000050 	andeq	r0, r0, r0, asr r0
    b0ac:	0b005001 	bleq	1f0b8 <__Stack_Size+0x1ecb8>
    b0b0:	003c6001 	eorseq	r6, ip, r1
    b0b4:	01470100 	mrseq	r0, (UNDEF: 87)
    b0b8:	00000050 	andeq	r0, r0, r0, asr r0
	...
    b0c4:	01007d02 	tsteq	r0, r2, lsl #26
    b0c8:	3af0010b 	bcc	ffc0b4fc <SCS_BASE+0x1fbfd4fc>
    b0cc:	53010000 	movwpl	r0, #4096	; 0x1000
    b0d0:	00005001 	andeq	r5, r0, r1
	...
    b0dc:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b0e0:	84010901 	strhi	r0, [r1], #-2305	; 0x901
    b0e4:	0100003b 	tsteq	r0, fp, lsr r0
    b0e8:	0000015f 	andeq	r0, r0, pc, asr r1
    b0ec:	00000000 	andeq	r0, r0, r0
    b0f0:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b0f4:	01820100 	orreq	r0, r2, r0, lsl #2
    b0f8:	ad0a0000 	stcge	0, cr0, [sl, #-0]
    b0fc:	0100003c 	tsteq	r0, ip, lsr r0
    b100:	0000505f 	andeq	r5, r0, pc, asr r0
    b104:	00500100 	subseq	r0, r0, r0, lsl #2
    b108:	3afd010b 	bcc	fff4b53c <SCS_BASE+0x1ff3d53c>
    b10c:	6b010000 	blvs	4b114 <__Stack_Size+0x4ad14>
    b110:	00005001 	andeq	r5, r0, r1
	...
    b11c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b120:	5e010901 	cdppl	9, 0, cr0, cr1, cr1, {0}
    b124:	01000016 	tsteq	r0, r6, lsl r0
    b128:	22ac0177 	adccs	r0, ip, #-1073741795	; 0xc000001d
    b12c:	22bc0800 	adcscs	r0, ip, #0
    b130:	7d020800 	stcvc	8, cr0, [r2, #-0]
    b134:	01c20100 	biceq	r0, r2, r0, lsl #2
    b138:	ad0a0000 	stcge	0, cr0, [sl, #-0]
    b13c:	0100003c 	tsteq	r0, ip, lsr r0
    b140:	00005077 	andeq	r5, r0, r7, ror r0
    b144:	00500100 	subseq	r0, r0, r0, lsl #2
    b148:	3a47010b 	bcc	11cb57c <__Stack_Size+0x11cb17c>
    b14c:	83010000 	movwhi	r0, #4096	; 0x1000
    b150:	00005001 	andeq	r5, r0, r1
	...
    b15c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b160:	a8010901 	stmdage	r1, {r0, r8, fp}
    b164:	0100003a 	tsteq	r0, sl, lsr r0
    b168:	00000190 	muleq	r0, r0, r1
    b16c:	00000000 	andeq	r0, r0, r0
    b170:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b174:	02110100 	andseq	r0, r1, #0
    b178:	8d0c0000 	stchi	0, cr0, [ip, #-0]
    b17c:	0100003b 	tsteq	r0, fp, lsr r0
    b180:	00006290 	muleq	r0, r0, r2
    b184:	0064fb00 	rsbeq	pc, r4, r0, lsl #22
    b188:	3cad0a00 	vstmiacc	sp!, {s0-s-1}
    b18c:	90010000 	andls	r0, r1, r0
    b190:	00000050 	andeq	r0, r0, r0, asr r0
    b194:	0d005101 	stfeqs	f5, [r0, #-4]
    b198:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
    b1a4:	01007d02 	tsteq	r0, r2, lsl #26
    b1a8:	00000230 	andeq	r0, r0, r0, lsr r2
    b1ac:	0000b60e 	andeq	fp, r0, lr, lsl #12
    b1b0:	00651c00 	rsbeq	r1, r5, r0, lsl #24
    b1b4:	01090000 	mrseq	r0, (UNDEF: 9)
    b1b8:	000014cc 	andeq	r1, r0, ip, asr #9
    b1bc:	bc01a901 	stclt	9, cr10, [r1], {1}
    b1c0:	d4080022 	strle	r0, [r8], #-34	; 0x22
    b1c4:	02080022 	andeq	r0, r8, #34	; 0x22
    b1c8:	6801007d 	stmdavs	r1, {r0, r2, r3, r4, r5, r6}
    b1cc:	0c000002 	stceq	0, cr0, [r0], {2}
    b1d0:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b1d4:	0062a901 	rsbeq	sl, r2, r1, lsl #18
    b1d8:	653d0000 	ldrvs	r0, [sp, #-0]!
    b1dc:	f70c0000 			; <UNDEFINED> instruction: 0xf70c0000
    b1e0:	0100003a 	tsteq	r0, sl, lsr r0
    b1e4:	000050a9 	andeq	r5, r0, r9, lsr #1
    b1e8:	00655e00 	rsbeq	r5, r5, r0, lsl #28
    b1ec:	010f0000 	mrseq	r0, CPSR
    b1f0:	00003d1a 	andeq	r3, r0, sl, lsl sp
    b1f4:	5001b501 	andpl	fp, r1, r1, lsl #10
	...
    b200:	02000000 	andeq	r0, r0, #0
    b204:	9501007d 	strls	r0, [r1, #-125]	; 0x7d
    b208:	0c000002 	stceq	0, cr0, [r0], {2}
    b20c:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b210:	0062b501 	rsbeq	fp, r2, r1, lsl #10
    b214:	657f0000 	ldrbvs	r0, [pc, #-0]!	; b21c <__Stack_Size+0xae1c>
    b218:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    b21c:	0014be01 	andseq	fp, r4, r1, lsl #28
    b220:	01c20100 	biceq	r0, r2, r0, lsl #2
    b224:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
    b228:	0800230e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sp}
    b22c:	01007d02 	tsteq	r0, r2, lsl #26
    b230:	000002e6 	andeq	r0, r0, r6, ror #5
    b234:	003b8d0c 	eorseq	r8, fp, ip, lsl #26
    b238:	62c20100 	sbcvs	r0, r2, #0
    b23c:	a0000000 	andge	r0, r0, r0
    b240:	0c000065 	stceq	0, cr0, [r0], {101}	; 0x65
    b244:	00001a7c 	andeq	r1, r0, ip, ror sl
    b248:	0050c201 	subseq	ip, r0, r1, lsl #4
    b24c:	65c10000 	strbvs	r0, [r1]
    b250:	d4100000 	ldrle	r0, [r0], #-0
    b254:	0e080022 	cdpeq	0, 0, cr0, cr8, cr2, {1}
    b258:	11080023 	tstne	r8, r3, lsr #32
    b25c:	00003866 	andeq	r3, r0, r6, ror #16
    b260:	0050c401 	subseq	ip, r0, r1, lsl #8
    b264:	65e20000 	strbvs	r0, [r2, #0]!
    b268:	00000000 	andeq	r0, r0, r0
    b26c:	16f60109 	ldrbtne	r0, [r6], r9, lsl #2
    b270:	cf010000 	svcgt	0x00010000
    b274:	00230e01 	eoreq	r0, r3, r1, lsl #28
    b278:	00234808 	eoreq	r4, r3, r8, lsl #16
    b27c:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    b280:	00033701 	andeq	r3, r3, r1, lsl #14
    b284:	3b8d0c00 	blcc	fe34e28c <SCS_BASE+0x1e34028c>
    b288:	cf010000 	svcgt	0x00010000
    b28c:	00000062 	andeq	r0, r0, r2, rrx
    b290:	00006600 	andeq	r6, r0, r0, lsl #12
    b294:	001a7c0c 	andseq	r7, sl, ip, lsl #24
    b298:	50cf0100 	sbcpl	r0, pc, r0, lsl #2
    b29c:	21000000 	mrscs	r0, (UNDEF: 0)
    b2a0:	10000066 	andne	r0, r0, r6, rrx
    b2a4:	0800230e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sp}
    b2a8:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
    b2ac:	00386611 	eorseq	r6, r8, r1, lsl r6
    b2b0:	50d10100 	sbcspl	r0, r1, r0, lsl #2
    b2b4:	42000000 	andmi	r0, r0, #0
    b2b8:	00000066 	andeq	r0, r0, r6, rrx
    b2bc:	98010900 	stmdals	r1, {r8, fp}
    b2c0:	0100003c 	tsteq	r0, ip, lsr r0
    b2c4:	000001dc 	ldrdeq	r0, [r0], -ip
    b2c8:	00000000 	andeq	r0, r0, r0
    b2cc:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b2d0:	03910100 	orrseq	r0, r1, #0
    b2d4:	8d0c0000 	stchi	0, cr0, [ip, #-0]
    b2d8:	0100003b 	tsteq	r0, fp, lsr r0
    b2dc:	000062dc 	ldrdeq	r6, [r0], -ip
    b2e0:	00666000 	rsbeq	r6, r6, r0
    b2e4:	3c320a00 	ldccc	10, cr0, [r2], #-0
    b2e8:	dc010000 	stcle	0, cr0, [r1], {-0}
    b2ec:	00000062 	andeq	r0, r0, r2, rrx
    b2f0:	cb125101 	blgt	49f6fc <__Stack_Size+0x49f2fc>
    b2f4:	0100003b 	tsteq	r0, fp, lsr r0
    b2f8:	000050de 	ldrdeq	r5, [r0], -lr
    b2fc:	00a41300 	adceq	r1, r4, r0, lsl #6
    b300:	00000000 	andeq	r0, r0, r0
    b304:	0d900000 	ldceq	0, cr0, [r0]
    b308:	df010000 	svcle	0x00010000
    b30c:	0000b60e 	andeq	fp, r0, lr, lsl #12
    b310:	00666000 	rsbeq	r6, r6, r0
    b314:	0f000000 	svceq	0x00000000
    b318:	003b1701 	eorseq	r1, fp, r1, lsl #14
    b31c:	01f10100 	mvnseq	r0, r0, lsl #2
    b320:	00000050 	andeq	r0, r0, r0, asr r0
	...
    b32c:	01007d02 	tsteq	r0, r2, lsl #26
    b330:	000003be 			; <UNDEFINED> instruction: 0x000003be
    b334:	003b8d0c 	eorseq	r8, fp, ip, lsl #26
    b338:	62f10100 	rscsvs	r0, r1, #0
    b33c:	81000000 	mrshi	r0, (UNDEF: 0)
    b340:	00000066 	andeq	r0, r0, r6, rrx
    b344:	3b65010f 	blcc	194b788 <__Stack_Size+0x194b388>
    b348:	fd010000 	stc2	0, cr0, [r1, #-0]
    b34c:	00005001 	andeq	r5, r0, r1
	...
    b358:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b35c:	0003eb01 	andeq	lr, r3, r1, lsl #22
    b360:	3b8d0c00 	blcc	fe34e368 <SCS_BASE+0x1e340368>
    b364:	fd010000 	stc2	0, cr0, [r1, #-0]
    b368:	00000062 	andeq	r0, r0, r2, rrx
    b36c:	000066a2 	andeq	r6, r0, r2, lsr #13
    b370:	f1011400 			; <UNDEFINED> instruction: 0xf1011400
    b374:	0100001a 	tsteq	r0, sl, lsl r0
    b378:	48010109 	stmdami	r1, {r0, r3, r8}
    b37c:	6a080023 	bvs	20b410 <__Stack_Size+0x20b010>
    b380:	02080023 	andeq	r0, r8, #35	; 0x23
    b384:	3001007d 	andcc	r0, r1, sp, ror r0
    b388:	15000004 	strne	r0, [r0, #-4]
    b38c:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b390:	62010901 	andvs	r0, r1, #16384	; 0x4000
    b394:	c3000000 	movwgt	r0, #0
    b398:	10000066 	andne	r0, r0, r6, rrx
    b39c:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
    b3a0:	0800236a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sp}
    b3a4:	00386616 	eorseq	r6, r8, r6, lsl r6
    b3a8:	010b0100 	mrseq	r0, (UNDEF: 27)
    b3ac:	00000050 	andeq	r0, r0, r0, asr r0
    b3b0:	000066e4 	andeq	r6, r0, r4, ror #13
    b3b4:	01140000 	tsteq	r4, r0
    b3b8:	00001382 	andeq	r1, r0, r2, lsl #7
    b3bc:	01011501 	tsteq	r1, r1, lsl #10
    b3c0:	0800236a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sp}
    b3c4:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    b3c8:	01007d02 	tsteq	r0, r2, lsl #26
    b3cc:	00000475 	andeq	r0, r0, r5, ror r4
    b3d0:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    b3d4:	01150100 	tsteq	r5, r0, lsl #2
    b3d8:	00000062 	andeq	r0, r0, r2, rrx
    b3dc:	00006700 	andeq	r6, r0, r0, lsl #14
    b3e0:	00236a10 	eoreq	r6, r3, r0, lsl sl
    b3e4:	00238c08 	eoreq	r8, r3, r8, lsl #24
    b3e8:	38661608 	stmdacc	r6!, {r3, r9, sl, ip}^
    b3ec:	17010000 	strne	r0, [r1, -r0]
    b3f0:	00005001 	andeq	r5, r0, r1
    b3f4:	00672100 	rsbeq	r2, r7, r0, lsl #2
    b3f8:	14000000 	strne	r0, [r0], #-0
    b3fc:	003ce101 	eorseq	lr, ip, r1, lsl #2
    b400:	01210100 	teqeq	r1, r0, lsl #2
    b404:	00000001 	andeq	r0, r0, r1
    b408:	00000000 	andeq	r0, r0, r0
    b40c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b410:	0004a001 	andeq	sl, r4, r1
    b414:	3b8d1500 	blcc	fe35081c <SCS_BASE+0x1e34281c>
    b418:	21010000 	mrscs	r0, (UNDEF: 1)
    b41c:	00006201 	andeq	r6, r0, r1, lsl #4
    b420:	00673e00 	rsbeq	r3, r7, r0, lsl #28
    b424:	01140000 	tsteq	r4, r0
    b428:	00003abf 			; <UNDEFINED> instruction: 0x00003abf
    b42c:	01012d01 	tsteq	r1, r1, lsl #26
	...
    b438:	01007d02 	tsteq	r0, r2, lsl #26
    b43c:	000004cb 	andeq	r0, r0, fp, asr #9
    b440:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    b444:	012d0100 	teqeq	sp, r0, lsl #2
    b448:	00000062 	andeq	r0, r0, r2, rrx
    b44c:	0000675f 	andeq	r6, r0, pc, asr r7
    b450:	2e011400 	cfcpyscs	mvf1, mvf1
    b454:	01000019 	tsteq	r0, r9, lsl r0
    b458:	8c010138 	stfhis	f0, [r1], {56}	; 0x38
    b45c:	aa080023 	bge	20b4f0 <__Stack_Size+0x20b0f0>
    b460:	02080023 	andeq	r0, r8, #35	; 0x23
    b464:	f601007d 			; <UNDEFINED> instruction: 0xf601007d
    b468:	15000004 	strne	r0, [r0, #-4]
    b46c:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b470:	62013801 	andvs	r3, r1, #65536	; 0x10000
    b474:	80000000 	andhi	r0, r0, r0
    b478:	00000067 	andeq	r0, r0, r7, rrx
    b47c:	3c4b0114 	stfcce	f0, [fp], {20}
    b480:	43010000 	movwmi	r0, #4096	; 0x1000
    b484:	00000101 	andeq	r0, r0, r1, lsl #2
    b488:	00000000 	andeq	r0, r0, r0
    b48c:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b490:	05210100 	streq	r0, [r1, #-256]!	; 0x100
    b494:	8d150000 	ldchi	0, cr0, [r5, #-0]
    b498:	0100003b 	tsteq	r0, fp, lsr r0
    b49c:	00620143 	rsbeq	r0, r2, r3, asr #2
    b4a0:	67a10000 	strvs	r0, [r1, r0]!
    b4a4:	14000000 	strne	r0, [r0], #-0
    b4a8:	003cec01 	eorseq	lr, ip, r1, lsl #24
    b4ac:	014e0100 	mrseq	r0, (UNDEF: 94)
    b4b0:	00000001 	andeq	r0, r0, r1
    b4b4:	00000000 	andeq	r0, r0, r0
    b4b8:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b4bc:	00054c01 	andeq	r4, r5, r1, lsl #24
    b4c0:	3b8d1500 	blcc	fe3508c8 <SCS_BASE+0x1e3428c8>
    b4c4:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    b4c8:	00006201 	andeq	r6, r0, r1, lsl #4
    b4cc:	0067c200 	rsbeq	ip, r7, r0, lsl #4
    b4d0:	01140000 	tsteq	r4, r0
    b4d4:	00003a35 	andeq	r3, r0, r5, lsr sl
    b4d8:	01015901 	tsteq	r1, r1, lsl #18
	...
    b4e4:	01007d02 	tsteq	r0, r2, lsl #26
    b4e8:	00000577 	andeq	r0, r0, r7, ror r5
    b4ec:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    b4f0:	01590100 	cmpeq	r9, r0, lsl #2
    b4f4:	00000062 	andeq	r0, r0, r2, rrx
    b4f8:	000067e3 	andeq	r6, r0, r3, ror #15
    b4fc:	15011700 	strne	r1, [r1, #-1792]	; 0x700
    b500:	0100003c 	tsteq	r0, ip, lsr r0
    b504:	50010164 	andpl	r0, r1, r4, ror #2
	...
    b510:	02000000 	andeq	r0, r0, #0
    b514:	a601007d 			; <UNDEFINED> instruction: 0xa601007d
    b518:	15000005 	strne	r0, [r0, #-5]
    b51c:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b520:	62016401 	andvs	r6, r1, #16777216	; 0x1000000
    b524:	04000000 	streq	r0, [r0], #-0
    b528:	00000068 	andeq	r0, r0, r8, rrx
    b52c:	3be00117 	blcc	ff80b990 <SCS_BASE+0x1f7fd990>
    b530:	6f010000 	svcvs	0x00010000
    b534:	00500101 	subseq	r0, r0, r1, lsl #2
	...
    b540:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b544:	05d50100 	ldrbeq	r0, [r5, #256]	; 0x100
    b548:	8d150000 	ldchi	0, cr0, [r5, #-0]
    b54c:	0100003b 	tsteq	r0, fp, lsr r0
    b550:	0062016f 	rsbeq	r0, r2, pc, ror #2
    b554:	68250000 	stmdavs	r5!, {}	; <UNPREDICTABLE>
    b558:	14000000 	strne	r0, [r0], #-0
    b55c:	003b9401 	eorseq	r9, fp, r1, lsl #8
    b560:	017a0100 	cmneq	sl, r0, lsl #2
    b564:	00000001 	andeq	r0, r0, r1
    b568:	00000000 	andeq	r0, r0, r0
    b56c:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b570:	00060001 	andeq	r0, r6, r1
    b574:	3b8d1500 	blcc	fe35097c <SCS_BASE+0x1e34297c>
    b578:	7a010000 	bvc	4b580 <__Stack_Size+0x4b180>
    b57c:	00006201 	andeq	r6, r0, r1, lsl #4
    b580:	00684600 	rsbeq	r4, r8, r0, lsl #12
    b584:	01140000 	tsteq	r4, r0
    b588:	00003acc 	andeq	r3, r0, ip, asr #21
    b58c:	01018501 	tsteq	r1, r1, lsl #10
	...
    b598:	01007d02 	tsteq	r0, r2, lsl #26
    b59c:	0000062b 	andeq	r0, r0, fp, lsr #12
    b5a0:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    b5a4:	01850100 	orreq	r0, r5, r0, lsl #2
    b5a8:	00000062 	andeq	r0, r0, r2, rrx
    b5ac:	00006867 	andeq	r6, r0, r7, ror #16
    b5b0:	27011400 	strcs	r1, [r1, -r0, lsl #8]
    b5b4:	0100003a 	tsteq	r0, sl, lsr r0
    b5b8:	00010190 	muleq	r1, r0, r1
    b5bc:	00000000 	andeq	r0, r0, r0
    b5c0:	02000000 	andeq	r0, r0, #0
    b5c4:	5601007d 			; <UNDEFINED> instruction: 0x5601007d
    b5c8:	15000006 	strne	r0, [r0, #-6]
    b5cc:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b5d0:	62019001 	andvs	r9, r1, #1
    b5d4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    b5d8:	00000068 	andeq	r0, r0, r8, rrx
    b5dc:	3bb30114 	blcc	feccba34 <SCS_BASE+0x1ecbda34>
    b5e0:	9b010000 	blls	4b5e8 <__Stack_Size+0x4b1e8>
    b5e4:	00000101 	andeq	r0, r0, r1, lsl #2
    b5e8:	00000000 	andeq	r0, r0, r0
    b5ec:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b5f0:	06810100 	streq	r0, [r1], r0, lsl #2
    b5f4:	8d150000 	ldchi	0, cr0, [r5, #-0]
    b5f8:	0100003b 	tsteq	r0, fp, lsr r0
    b5fc:	0062019b 	mlseq	r2, fp, r1, r0
    b600:	68a90000 	stmiavs	r9!, {}	; <UNPREDICTABLE>
    b604:	14000000 	strne	r0, [r0], #-0
    b608:	0037ba01 	eorseq	fp, r7, r1, lsl #20
    b60c:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    b610:	0023aa01 	eoreq	sl, r3, r1, lsl #20
    b614:	0023ce08 	eoreq	ip, r3, r8, lsl #28
    b618:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    b61c:	0006ac01 	andeq	sl, r6, r1, lsl #24
    b620:	3b8d1500 	blcc	fe350a28 <SCS_BASE+0x1e342a28>
    b624:	a6010000 	strge	r0, [r1], -r0
    b628:	00006201 	andeq	r6, r0, r1, lsl #4
    b62c:	0068ca00 	rsbeq	ip, r8, r0, lsl #20
    b630:	01140000 	tsteq	r4, r0
    b634:	00003859 	andeq	r3, r0, r9, asr r8
    b638:	0101b101 	tsteq	r1, r1, lsl #2
    b63c:	080023ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sp}
    b640:	080023f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sp}
    b644:	01007d02 	tsteq	r0, r2, lsl #26
    b648:	000006d7 	ldrdeq	r0, [r0], -r7
    b64c:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    b650:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    b654:	00000062 	andeq	r0, r0, r2, rrx
    b658:	000068eb 	andeq	r6, r0, fp, ror #17
    b65c:	59011400 	stmdbpl	r1, {sl, ip}
    b660:	0100003a 	tsteq	r0, sl, lsr r0
    b664:	000101bd 			; <UNDEFINED> instruction: 0x000101bd
    b668:	00000000 	andeq	r0, r0, r0
    b66c:	02000000 	andeq	r0, r0, #0
    b670:	1201007d 	andne	r0, r1, #125	; 0x7d
    b674:	15000007 	strne	r0, [r0, #-7]
    b678:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b67c:	6201bd01 	andvs	fp, r1, #64	; 0x40
    b680:	0c000000 	stceq	0, cr0, [r0], {-0}
    b684:	15000069 	strne	r0, [r0, #-105]	; 0x69
    b688:	00003adb 	ldrdeq	r3, [r0], -fp
    b68c:	6201bd01 	andvs	fp, r1, #64	; 0x40
    b690:	2d000000 	stccs	0, cr0, [r0, #-0]
    b694:	00000069 	andeq	r0, r0, r9, rrx
    b698:	3c370117 	ldfccs	f0, [r7], #-92	; 0xffffffa4
    b69c:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    b6a0:	00620101 	rsbeq	r0, r2, r1, lsl #2
	...
    b6ac:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b6b0:	07410100 	strbeq	r0, [r1, -r0, lsl #2]
    b6b4:	8d150000 	ldchi	0, cr0, [r5, #-0]
    b6b8:	0100003b 	tsteq	r0, fp, lsr r0
    b6bc:	006201c8 	rsbeq	r0, r2, r8, asr #3
    b6c0:	694e0000 	stmdbvs	lr, {}^	; <UNPREDICTABLE>
    b6c4:	14000000 	strne	r0, [r0], #-0
    b6c8:	00160801 	andseq	r0, r6, r1, lsl #16
    b6cc:	01d40100 	bicseq	r0, r4, r0, lsl #2
    b6d0:	0023f401 	eoreq	pc, r3, r1, lsl #8
    b6d4:	00241408 	eoreq	r1, r4, r8, lsl #8
    b6d8:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    b6dc:	00077c01 	andeq	r7, r7, r1, lsl #24
    b6e0:	3b8d1500 	blcc	fe350ae8 <SCS_BASE+0x1e342ae8>
    b6e4:	d4010000 	strle	r0, [r1], #-0
    b6e8:	00006201 	andeq	r6, r0, r1, lsl #4
    b6ec:	00696f00 	rsbeq	r6, r9, r0, lsl #30
    b6f0:	3c5a1500 	cfldr64cc	mvdx1, [sl], {-0}
    b6f4:	d4010000 	strle	r0, [r1], #-0
    b6f8:	00005001 	andeq	r5, r0, r1
    b6fc:	00699000 	rsbeq	r9, r9, r0
    b700:	01140000 	tsteq	r4, r0
    b704:	000014e4 	andeq	r1, r0, r4, ror #9
    b708:	0101e001 	tsteq	r1, r1
    b70c:	08002414 	stmdaeq	r0, {r2, r4, sl, sp}
    b710:	08002434 	stmdaeq	r0, {r2, r4, r5, sl, sp}
    b714:	01007d02 	tsteq	r0, r2, lsl #26
    b718:	000007b7 			; <UNDEFINED> instruction: 0x000007b7
    b71c:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    b720:	01e00100 	mvneq	r0, r0, lsl #2
    b724:	00000062 	andeq	r0, r0, r2, rrx
    b728:	000069b1 			; <UNDEFINED> instruction: 0x000069b1
    b72c:	003c5a15 	eorseq	r5, ip, r5, lsl sl
    b730:	01e00100 	mvneq	r0, r0, lsl #2
    b734:	00000050 	andeq	r0, r0, r0, asr r0
    b738:	000069d2 	ldrdeq	r6, [r0], -r2
    b73c:	db011700 	blle	51344 <__Stack_Size+0x50f44>
    b740:	01000036 	tsteq	r0, r6, lsr r0
    b744:	500101eb 	andpl	r0, r1, fp, ror #3
    b748:	34000000 	strcc	r0, [r0], #-0
    b74c:	50080024 	andpl	r0, r8, r4, lsr #32
    b750:	02080024 	andeq	r0, r8, #36	; 0x24
    b754:	e601007d 			; <UNDEFINED> instruction: 0xe601007d
    b758:	15000007 	strne	r0, [r0, #-7]
    b75c:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b760:	6201eb01 	andvs	lr, r1, #1024	; 0x400
    b764:	f3000000 	vhadd.u8	d0, d0, d0
    b768:	00000069 	andeq	r0, r0, r9, rrx
    b76c:	36200117 			; <UNDEFINED> instruction: 0x36200117
    b770:	f6010000 			; <UNDEFINED> instruction: 0xf6010000
    b774:	00500101 	subseq	r0, r0, r1, lsl #2
    b778:	24500000 	ldrbcs	r0, [r0], #-0
    b77c:	246c0800 	strbtcs	r0, [ip], #-2048	; 0x800
    b780:	7d020800 	stcvc	8, cr0, [r2, #-0]
    b784:	08150100 	ldmdaeq	r5, {r8}
    b788:	8d150000 	ldchi	0, cr0, [r5, #-0]
    b78c:	0100003b 	tsteq	r0, fp, lsr r0
    b790:	006201f6 	strdeq	r0, [r2], #-22	; 0xffffffea	; <UNPREDICTABLE>
    b794:	6a140000 	bvs	50b79c <__Stack_Size+0x50b39c>
    b798:	14000000 	strne	r0, [r0], #-0
    b79c:	001a6d01 	andseq	r6, sl, r1, lsl #26
    b7a0:	02020100 	andeq	r0, r2, #0
    b7a4:	00246c01 	eoreq	r6, r4, r1, lsl #24
    b7a8:	00248808 	eoreq	r8, r4, r8, lsl #16
    b7ac:	007d0208 	rsbseq	r0, sp, r8, lsl #4
    b7b0:	00084e01 	andeq	r4, r8, r1, lsl #28
    b7b4:	3b8d1500 	blcc	fe350bbc <SCS_BASE+0x1e342bbc>
    b7b8:	02010000 	andeq	r0, r1, #0
    b7bc:	00006202 	andeq	r6, r0, r2, lsl #4
    b7c0:	006a3500 	rsbeq	r3, sl, r0, lsl #10
    b7c4:	00111800 	andseq	r1, r1, r0, lsl #16
    b7c8:	02010000 	andeq	r0, r1, #0
    b7cc:	00005002 	andeq	r5, r0, r2
    b7d0:	00510100 	subseq	r0, r1, r0, lsl #2
    b7d4:	3ba30114 	blcc	fe8cbc2c <SCS_BASE+0x1e8bdc2c>
    b7d8:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    b7dc:	00000102 	andeq	r0, r0, r2, lsl #2
    b7e0:	00000000 	andeq	r0, r0, r0
    b7e4:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b7e8:	08a10100 	stmiaeq	r1!, {r8}
    b7ec:	e9180000 	ldmdb	r8, {}	; <UNPREDICTABLE>
    b7f0:	0100003a 	tsteq	r0, sl, lsr r0
    b7f4:	08a1020e 	stmiaeq	r1!, {r1, r2, r3, r9}
    b7f8:	50010000 	andpl	r0, r1, r0
    b7fc:	00001115 	andeq	r1, r0, r5, lsl r1
    b800:	020e0100 	andeq	r0, lr, #0
    b804:	00000050 	andeq	r0, r0, r0, asr r0
    b808:	00006a56 	andeq	r6, r0, r6, asr sl
    b80c:	00000010 	andeq	r0, r0, r0, lsl r0
    b810:	00000000 	andeq	r0, r0, r0
    b814:	3a9f1600 	bcc	fe7d101c <SCS_BASE+0x1e7c301c>
    b818:	10010000 	andne	r0, r1, r0
    b81c:	00005002 	andeq	r5, r0, r2
    b820:	006a9000 	rsbeq	r9, sl, r0
    b824:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    b828:	00003e04 	andeq	r3, r0, r4, lsl #28
    b82c:	26011400 	strcs	r1, [r1], -r0, lsl #8
    b830:	0100001a 	tsteq	r0, sl, lsl r0
    b834:	8801021a 	stmdahi	r1, {r1, r3, r4, r9}
    b838:	c4080024 	strgt	r0, [r8], #-36	; 0x24
    b83c:	02080024 	andeq	r0, r8, #36	; 0x24
    b840:	1401007d 	strne	r0, [r1], #-125	; 0x7d
    b844:	15000009 	strne	r0, [r0, #-9]
    b848:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b84c:	62021a01 	andvs	r1, r2, #4096	; 0x1000
    b850:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    b854:	1500006a 	strne	r0, [r0, #-106]	; 0x6a
    b858:	00000011 	andeq	r0, r0, r1, lsl r0
    b85c:	50021a01 	andpl	r1, r2, r1, lsl #20
    b860:	cf000000 	svcgt	0x00000000
    b864:	1000006a 	andne	r0, r0, sl, rrx
    b868:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
    b86c:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
    b870:	003ae91a 	eorseq	lr, sl, sl, lsl r9
    b874:	021c0100 	andseq	r0, ip, #0
    b878:	000008a1 	andeq	r0, r0, r1, lsr #17
    b87c:	98105201 	ldmdals	r0, {r0, r9, ip, lr}
    b880:	c4080024 	strgt	r0, [r8], #-36	; 0x24
    b884:	16080024 	strne	r0, [r8], -r4, lsr #32
    b888:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    b88c:	50021c01 	andpl	r1, r2, r1, lsl #24
    b890:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    b894:	0000006b 	andeq	r0, r0, fp, rrx
    b898:	01170000 	tsteq	r7, r0
    b89c:	00003cc3 	andeq	r3, r0, r3, asr #25
    b8a0:	01022501 	tsteq	r2, r1, lsl #10
    b8a4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    b8b0:	01007d02 	tsteq	r0, r2, lsl #26
    b8b4:	00000943 	andeq	r0, r0, r3, asr #18
    b8b8:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    b8bc:	02250100 	eoreq	r0, r5, #0
    b8c0:	00000062 	andeq	r0, r0, r2, rrx
    b8c4:	00006b27 	andeq	r6, r0, r7, lsr #22
    b8c8:	68011700 	stmdavs	r1, {r8, r9, sl, ip}
    b8cc:	0100003c 	tsteq	r0, ip, lsr r0
    b8d0:	50010230 	andpl	r0, r1, r0, lsr r2
    b8d4:	c4000000 	strgt	r0, [r0], #-0
    b8d8:	e4080024 	str	r0, [r8], #-36	; 0x24
    b8dc:	02080024 	andeq	r0, r8, #36	; 0x24
    b8e0:	7201007d 	andvc	r0, r1, #125	; 0x7d
    b8e4:	15000009 	strne	r0, [r0, #-9]
    b8e8:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b8ec:	62023001 	andvs	r3, r2, #1
    b8f0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    b8f4:	0000006b 	andeq	r0, r0, fp, rrx
    b8f8:	3b25011b 	blcc	94bd6c <__Stack_Size+0x94b96c>
    b8fc:	3d010000 	stccc	0, cr0, [r1, #-0]
    b900:	00000102 	andeq	r0, r0, r2, lsl #2
    b904:	00000000 	andeq	r0, r0, r0
    b908:	6b690000 	blvs	1a4b910 <__Stack_Size+0x1a4b510>
    b90c:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    b910:	15000009 	strne	r0, [r0, #-9]
    b914:	00003b8d 	andeq	r3, r0, sp, lsl #23
    b918:	62023d01 	andvs	r3, r2, #64	; 0x40
    b91c:	89000000 	stmdbhi	r0, {}	; <UNPREDICTABLE>
    b920:	1500006b 	strne	r0, [r0, #-107]	; 0x6b
    b924:	00003bc1 	andeq	r3, r0, r1, asr #23
    b928:	50023d01 	andpl	r3, r2, r1, lsl #26
    b92c:	aa000000 	bge	b934 <__Stack_Size+0xb534>
    b930:	1500006b 	strne	r0, [r0, #-107]	; 0x6b
    b934:	00003d01 	andeq	r3, r0, r1, lsl #26
    b938:	50023d01 	andpl	r3, r2, r1, lsl #26
    b93c:	cb000000 	blgt	b944 <__Stack_Size+0xb544>
    b940:	0000006b 	andeq	r0, r0, fp, rrx
    b944:	3b730114 	blcc	1ccbd9c <__Stack_Size+0x1ccb99c>
    b948:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    b94c:	00000102 	andeq	r0, r0, r2, lsl #2
    b950:	00000000 	andeq	r0, r0, r0
    b954:	7d020000 	stcvc	0, cr0, [r2, #-0]
    b958:	09f90100 	ldmibeq	r9!, {r8}^
    b95c:	8d150000 	ldchi	0, cr0, [r5, #-0]
    b960:	0100003b 	tsteq	r0, fp, lsr r0
    b964:	00620249 	rsbeq	r0, r2, r9, asr #4
    b968:	6bec0000 	blvs	ffb0b970 <SCS_BASE+0x1fafd970>
    b96c:	c1150000 	tstgt	r5, r0
    b970:	0100003b 	tsteq	r0, fp, lsr r0
    b974:	00500249 	subseq	r0, r0, r9, asr #4
    b978:	6c0d0000 	stcvs	0, cr0, [sp], {-0}
    b97c:	14000000 	strne	r0, [r0], #-0
    b980:	003cd001 	eorseq	sp, ip, r1
    b984:	02550100 	subseq	r0, r5, #0
    b988:	00000001 	andeq	r0, r0, r1
    b98c:	00000000 	andeq	r0, r0, r0
    b990:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    b994:	000a3401 	andeq	r3, sl, r1, lsl #8
    b998:	3b8d1500 	blcc	fe350da0 <SCS_BASE+0x1e342da0>
    b99c:	55010000 	strpl	r0, [r1, #-0]
    b9a0:	00006202 	andeq	r6, r0, r2, lsl #4
    b9a4:	006c2e00 	rsbeq	r2, ip, r0, lsl #28
    b9a8:	3d011500 	cfstr32cc	mvfx1, [r1, #-0]
    b9ac:	55010000 	strpl	r0, [r1, #-0]
    b9b0:	00005002 	andeq	r5, r0, r2
    b9b4:	006c4f00 	rsbeq	r4, ip, r0, lsl #30
    b9b8:	01170000 	tsteq	r7, r0
    b9bc:	00003b06 	andeq	r3, r0, r6, lsl #22
    b9c0:	01026001 	tsteq	r2, r1
    b9c4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    b9d0:	01007d02 	tsteq	r0, r2, lsl #26
    b9d4:	00000a63 	andeq	r0, r0, r3, ror #20
    b9d8:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    b9dc:	02600100 	rsbeq	r0, r0, #0
    b9e0:	00000062 	andeq	r0, r0, r2, rrx
    b9e4:	00006c70 	andeq	r6, r0, r0, ror ip
    b9e8:	75011700 	strvc	r1, [r1, #-1792]	; 0x700
    b9ec:	0100003c 	tsteq	r0, ip, lsr r0
    b9f0:	5001026b 	andpl	r0, r1, fp, ror #4
	...
    b9fc:	02000000 	andeq	r0, r0, #0
    ba00:	9201007d 	andls	r0, r1, #125	; 0x7d
    ba04:	1500000a 	strne	r0, [r0, #-10]
    ba08:	00003b8d 	andeq	r3, r0, sp, lsl #23
    ba0c:	62026b01 	andvs	r6, r2, #1024	; 0x400
    ba10:	91000000 	mrsls	r0, (UNDEF: 0)
    ba14:	0000006c 	andeq	r0, r0, ip, rrx
    ba18:	3c86011b 	stfccs	f0, [r6], {27}
    ba1c:	77010000 	strvc	r0, [r1, -r0]
    ba20:	00000102 	andeq	r0, r0, r2, lsl #2
    ba24:	00000000 	andeq	r0, r0, r0
    ba28:	6cb20000 	ldcvs	0, cr0, [r2]
    ba2c:	42010000 	andmi	r0, r1, #0
    ba30:	1500000b 	strne	r0, [r0, #-11]
    ba34:	00003b8d 	andeq	r3, r0, sp, lsl #23
    ba38:	62027701 	andvs	r7, r2, #262144	; 0x40000
    ba3c:	d2000000 	andle	r0, r0, #0
    ba40:	1500006c 	strne	r0, [r0, #-108]	; 0x6c
    ba44:	00003c32 	andeq	r3, r0, r2, lsr ip
    ba48:	62027701 	andvs	r7, r2, #262144	; 0x40000
    ba4c:	17000000 	strne	r0, [r0, -r0]
    ba50:	1500006d 	strne	r0, [r0, #-109]	; 0x6d
    ba54:	00000011 	andeq	r0, r0, r1, lsl r0
    ba58:	50027701 	andpl	r7, r2, r1, lsl #14
    ba5c:	5c000000 	stcpl	0, cr0, [r0], {-0}
    ba60:	1c00006d 	stcne	0, cr0, [r0], {109}	; 0x6d
	...
    ba6c:	00000b15 	andeq	r0, r0, r5, lsl fp
    ba70:	003ae916 	eorseq	lr, sl, r6, lsl r9
    ba74:	02790100 	rsbseq	r0, r9, #0
    ba78:	000008a1 	andeq	r0, r0, r1, lsr #17
    ba7c:	00006da1 	andeq	r6, r0, r1, lsr #27
    ba80:	00000010 	andeq	r0, r0, r0, lsl r0
    ba84:	00000000 	andeq	r0, r0, r0
    ba88:	3a9f1600 	bcc	fe7d1290 <SCS_BASE+0x1e7c3290>
    ba8c:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ba90:	00005002 	andeq	r5, r0, r2
    ba94:	006db400 	rsbeq	fp, sp, r0, lsl #8
    ba98:	1d000000 	stcne	0, cr0, [r0, #-0]
    ba9c:	00000da8 	andeq	r0, r0, r8, lsr #27
    baa0:	003ae916 	eorseq	lr, sl, r6, lsl r9
    baa4:	02790100 	rsbseq	r0, r9, #0
    baa8:	000008a1 	andeq	r0, r0, r1, lsr #17
    baac:	00006dea 	andeq	r6, r0, sl, ror #27
    bab0:	000dc01d 	andeq	ip, sp, sp, lsl r0
    bab4:	3a9f1600 	bcc	fe7d12bc <SCS_BASE+0x1e7c32bc>
    bab8:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    babc:	00005002 	andeq	r5, r0, r2
    bac0:	006e0800 	rsbeq	r0, lr, r0, lsl #16
    bac4:	00000000 	andeq	r0, r0, r0
    bac8:	3c030114 	stfccs	f0, [r3], {20}
    bacc:	83010000 	movwhi	r0, #4096	; 0x1000
    bad0:	00000102 	andeq	r0, r0, r2, lsl #2
    bad4:	00000000 	andeq	r0, r0, r0
    bad8:	7d020000 	stcvc	0, cr0, [r2, #-0]
    badc:	0bc10100 	bleq	ff04bee4 <SCS_BASE+0x1f03dee4>
    bae0:	8d150000 	ldchi	0, cr0, [r5, #-0]
    bae4:	0100003b 	tsteq	r0, fp, lsr r0
    bae8:	00620283 	rsbeq	r0, r2, r3, lsl #5
    baec:	6e260000 	cdpvs	0, 2, cr0, cr6, cr0, {0}
    baf0:	32150000 	andscc	r0, r5, #0
    baf4:	0100003c 	tsteq	r0, ip, lsr r0
    baf8:	00620283 	rsbeq	r0, r2, r3, lsl #5
    bafc:	6e600000 	cdpvs	0, 6, cr0, cr0, cr0, {0}
    bb00:	11150000 	tstne	r5, r0
    bb04:	01000000 	mrseq	r0, (UNDEF: 0)
    bb08:	00500283 	subseq	r0, r0, r3, lsl #5
    bb0c:	6e9a0000 	cdpvs	0, 9, cr0, cr10, cr0, {0}
    bb10:	00100000 	andseq	r0, r0, r0
    bb14:	00000000 	andeq	r0, r0, r0
    bb18:	16000000 	strne	r0, [r0], -r0
    bb1c:	00003ae9 	andeq	r3, r0, r9, ror #21
    bb20:	a1028501 	tstge	r2, r1, lsl #10
    bb24:	df000008 	svcle	0x00000008
    bb28:	1000006e 	andne	r0, r0, lr, rrx
	...
    bb34:	003a9f16 	eorseq	r9, sl, r6, lsl pc
    bb38:	02850100 	addeq	r0, r5, #0
    bb3c:	00000050 	andeq	r0, r0, r0, asr r0
    bb40:	00006ef2 	strdeq	r6, [r0], -r2
    bb44:	14000000 	strne	r0, [r0], #-0
    bb48:	003a8d01 	eorseq	r8, sl, r1, lsl #26
    bb4c:	028f0100 	addeq	r0, pc, #0
    bb50:	00000001 	andeq	r0, r0, r1
    bb54:	00000000 	andeq	r0, r0, r0
    bb58:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    bb5c:	000c4001 	andeq	r4, ip, r1
    bb60:	3b8d1500 	blcc	fe350f68 <SCS_BASE+0x1e342f68>
    bb64:	8f010000 	svchi	0x00010000
    bb68:	00006202 	andeq	r6, r0, r2, lsl #4
    bb6c:	006f2800 	rsbeq	r2, pc, r0, lsl #16
    bb70:	3c321500 	cfldr32cc	mvfx1, [r2], #-0
    bb74:	8f010000 	svchi	0x00010000
    bb78:	00006202 	andeq	r6, r0, r2, lsl #4
    bb7c:	006f6200 	rsbeq	r6, pc, r0, lsl #4
    bb80:	00111500 	andseq	r1, r1, r0, lsl #10
    bb84:	8f010000 	svchi	0x00010000
    bb88:	00005002 	andeq	r5, r0, r2
    bb8c:	006f9c00 	rsbeq	r9, pc, r0, lsl #24
    bb90:	00001000 	andeq	r1, r0, r0
    bb94:	00000000 	andeq	r0, r0, r0
    bb98:	e9160000 	ldmdb	r6, {}	; <UNPREDICTABLE>
    bb9c:	0100003a 	tsteq	r0, sl, lsr r0
    bba0:	08a10291 	stmiaeq	r1!, {r0, r4, r7, r9}
    bba4:	6fe10000 	svcvs	0x00e10000
    bba8:	00100000 	andseq	r0, r0, r0
    bbac:	00000000 	andeq	r0, r0, r0
    bbb0:	16000000 	strne	r0, [r0], -r0
    bbb4:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    bbb8:	50029101 	andpl	r9, r2, r1, lsl #2
    bbbc:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    bbc0:	0000006f 	andeq	r0, r0, pc, rrx
    bbc4:	01170000 	tsteq	r7, r0
    bbc8:	00003bf1 	strdeq	r3, [r0], -r1
    bbcc:	01029b01 	tsteq	r2, r1, lsl #22
    bbd0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    bbdc:	01007d02 	tsteq	r0, r2, lsl #26
    bbe0:	00000c6f 	andeq	r0, r0, pc, ror #24
    bbe4:	003b8d15 	eorseq	r8, fp, r5, lsl sp
    bbe8:	029b0100 	addseq	r0, fp, #0
    bbec:	00000062 	andeq	r0, r0, r2, rrx
    bbf0:	0000702a 	andeq	r7, r0, sl, lsr #32
    bbf4:	66011700 	strvs	r1, [r1], -r0, lsl #14
    bbf8:	0100003a 	tsteq	r0, sl, lsr r0
    bbfc:	500102a7 	andpl	r0, r1, r7, lsr #5
	...
    bc08:	02000000 	andeq	r0, r0, #0
    bc0c:	9e01007d 	mcrls	0, 0, r0, cr1, cr13, {3}
    bc10:	1500000c 	strne	r0, [r0, #-12]
    bc14:	00003b8d 	andeq	r3, r0, sp, lsl #23
    bc18:	6202a701 	andvs	sl, r2, #262144	; 0x40000
    bc1c:	4b000000 	blmi	bc24 <__Stack_Size+0xb824>
    bc20:	00000070 	andeq	r0, r0, r0, ror r0
    bc24:	3b360117 	blcc	d8c088 <__Stack_Size+0xd8bc88>
    bc28:	b3010000 	movwlt	r0, #4096	; 0x1000
    bc2c:	00990102 	addseq	r0, r9, r2, lsl #2
	...
    bc38:	7d020000 	stcvc	0, cr0, [r2, #-0]
    bc3c:	0ccd0100 	stfeqe	f0, [sp], {0}
    bc40:	8d150000 	ldchi	0, cr0, [r5, #-0]
    bc44:	0100003b 	tsteq	r0, fp, lsr r0
    bc48:	006202b3 	strhteq	r0, [r2], #-35	; 0xffffffdd
    bc4c:	706c0000 	rsbvc	r0, ip, r0
    bc50:	14000000 	strne	r0, [r0], #-0
    bc54:	003d0b01 	eorseq	r0, sp, r1, lsl #22
    bc58:	02c40100 	sbceq	r0, r4, #0
    bc5c:	00000001 	andeq	r0, r0, r1
    bc60:	00000000 	andeq	r0, r0, r0
    bc64:	007d0200 	rsbseq	r0, sp, r0, lsl #4
    bc68:	000d0801 	andeq	r0, sp, r1, lsl #16
    bc6c:	3b8d1500 	blcc	fe351074 <SCS_BASE+0x1e343074>
    bc70:	c4010000 	strgt	r0, [r1], #-0
    bc74:	00006202 	andeq	r6, r0, r2, lsl #4
    bc78:	00708d00 	rsbseq	r8, r0, r0, lsl #26
    bc7c:	3c321500 	cfldr32cc	mvfx1, [r2], #-0
    bc80:	c4010000 	strgt	r0, [r1], #-0
    bc84:	00006202 	andeq	r6, r0, r2, lsl #4
    bc88:	0070c700 	rsbseq	ip, r0, r0, lsl #14
    bc8c:	01170000 	tsteq	r7, r0
    bc90:	00003c44 	andeq	r3, r0, r4, asr #24
    bc94:	0102d701 	tsteq	r2, r1, lsl #14
    bc98:	00000050 	andeq	r0, r0, r0, asr r0
	...
    bca4:	01007d02 	tsteq	r0, r2, lsl #26
    bca8:	00000d53 	andeq	r0, r0, r3, asr sp
    bcac:	0068621e 	rsbeq	r6, r8, lr, lsl r2
    bcb0:	6202d701 	andvs	sp, r2, #262144	; 0x40000
    bcb4:	01000000 	mrseq	r0, (UNDEF: 0)
    bcb8:	1f000071 	svcne	0x00000071
    bcbc:	01006c62 	tsteq	r0, r2, ror #24
    bcc0:	006202d7 	ldrdeq	r0, [r2], #-39	; 0xffffffd9	; <UNPREDICTABLE>
    bcc4:	51010000 	mrspl	r0, (UNDEF: 1)
    bcc8:	003cfc16 	eorseq	pc, ip, r6, lsl ip	; <UNPREDICTABLE>
    bccc:	02d90100 	sbcseq	r0, r9, #0
    bcd0:	00000050 	andeq	r0, r0, r0, asr r0
    bcd4:	00007122 	andeq	r7, r0, r2, lsr #2
    bcd8:	b1012000 	mrslt	r2, (UNDEF: 1)
    bcdc:	01000037 	tsteq	r0, r7, lsr r0
    bce0:	500102e4 	andpl	r0, r1, r4, ror #5
    bce4:	e4000000 	str	r0, [r0], #-0
    bce8:	ee080024 	cdp	0, 0, cr0, cr8, cr4, {1}
    bcec:	02080024 	andeq	r0, r8, #36	; 0x24
    bcf0:	1501007d 	strne	r0, [r1, #-125]	; 0x7d
    bcf4:	00003b60 	andeq	r3, r0, r0, ror #22
    bcf8:	5002e401 	andpl	lr, r2, r1, lsl #8
    bcfc:	5b000000 	blpl	bd04 <__Stack_Size+0xb904>
    bd00:	16000071 			; <UNDEFINED> instruction: 0x16000071
    bd04:	00003a21 	andeq	r3, r0, r1, lsr #20
    bd08:	6202e601 	andvs	lr, r2, #1048576	; 0x100000
    bd0c:	7c000000 	stcvc	0, cr0, [r0], {-0}
    bd10:	16000071 			; <UNDEFINED> instruction: 0x16000071
    bd14:	00003cfc 	strdeq	r3, [r0], -ip
    bd18:	5002e701 	andpl	lr, r2, r1, lsl #14
    bd1c:	8f000000 	svchi	0x00000000
    bd20:	00000071 	andeq	r0, r0, r1, ror r0
    bd24:	00017900 	andeq	r7, r1, r0, lsl #18
    bd28:	c1000200 	mrsgt	r0, R8_usr
    bd2c:	04000027 	streq	r0, [r0], #-39	; 0x27
    bd30:	00069601 	andeq	r9, r6, r1, lsl #12
    bd34:	3d460100 	stfcce	f0, [r6, #-0]
    bd38:	0b710000 	bleq	1c4bd40 <__Stack_Size+0x1c4b940>
    bd3c:	0fb80000 	svceq	0x00b80000
	...
    bd48:	369c0000 	ldrcc	r0, [ip], r0
    bd4c:	04020000 	streq	r0, [r2], #-0
    bd50:	0007d805 	andeq	sp, r7, r5, lsl #16
    bd54:	05020200 	streq	r0, [r2, #-512]	; 0x200
    bd58:	000007aa 	andeq	r0, r0, sl, lsr #15
    bd5c:	89060102 	stmdbhi	r6, {r1, r8}
    bd60:	03000009 	movweq	r0, #9
    bd64:	00323375 	eorseq	r3, r2, r5, ror r3
    bd68:	00492702 	subeq	r2, r9, r2, lsl #14
    bd6c:	04020000 	streq	r0, [r2], #-0
    bd70:	0008e507 	andeq	lr, r8, r7, lsl #10
    bd74:	31750300 	cmncc	r5, r0, lsl #6
    bd78:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    bd7c:	0000005b 	andeq	r0, r0, fp, asr r0
    bd80:	ce070202 	cdpgt	2, 0, cr0, cr7, cr2, {0}
    bd84:	0300000b 	movweq	r0, #11
    bd88:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    bd8c:	00006c29 	andeq	r6, r0, r9, lsr #24
    bd90:	08010200 	stmdaeq	r1, {r9}
    bd94:	00000987 	andeq	r0, r0, r7, lsl #19
    bd98:	dc070402 	cfstrsle	mvf0, [r7], {2}
    bd9c:	04000008 	streq	r0, [r0], #-8
    bda0:	00006204 	andeq	r6, r0, r4, lsl #4
    bda4:	22010500 	andcs	r0, r1, #0
    bda8:	01000015 	tsteq	r0, r5, lsl r0
    bdac:	003e0123 	eorseq	r0, lr, r3, lsr #2
    bdb0:	24f00000 	ldrbtcs	r0, [r0], #0
    bdb4:	25100800 	ldrcs	r0, [r0, #-2048]	; 0x800
    bdb8:	7d020800 	stcvc	8, cr0, [r2, #-0]
    bdbc:	01060100 	mrseq	r0, (UNDEF: 22)
    bdc0:	0000134d 	andeq	r1, r0, sp, asr #6
    bdc4:	3e015f01 	cdpcc	15, 0, cr5, cr1, cr1, {0}
    bdc8:	10000000 	andne	r0, r0, r0
    bdcc:	34080025 	strcc	r0, [r8], #-37	; 0x25
    bdd0:	ae080025 	cdpge	0, 0, cr0, cr8, cr5, {1}
    bdd4:	01000071 	tsteq	r0, r1, ror r0
    bdd8:	00000123 	andeq	r0, r0, r3, lsr #2
    bddc:	003d2407 	eorseq	r2, sp, r7, lsl #8
    bde0:	625f0100 	subsvs	r0, pc, #0
    bde4:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    bde8:	07000071 	smlsdxeq	r0, r1, r0, r0
    bdec:	00003d37 	andeq	r3, r0, r7, lsr sp
    bdf0:	007a5f01 	rsbseq	r5, sl, r1, lsl #30
    bdf4:	71ef0000 	mvnvc	r0, r0
    bdf8:	2c080000 	stccs	0, cr0, [r8], {-0}
    bdfc:	0100003d 	tsteq	r0, sp, lsr r0
    be00:	00003e61 	andeq	r3, r0, r1, ror #28
    be04:	00720d00 	rsbseq	r0, r2, r0, lsl #26
    be08:	251e0900 	ldrcs	r0, [lr, #-2304]	; 0x900
    be0c:	01300800 	teqeq	r0, r0, lsl #16
    be10:	00f80000 	rscseq	r0, r8, r0
    be14:	010a0000 	mrseq	r0, (UNDEF: 10)
    be18:	00750250 	rsbseq	r0, r5, r0, asr r2
    be1c:	25260900 	strcs	r0, [r6, #-2304]!	; 0x900
    be20:	01490800 	cmpeq	r9, r0, lsl #16
    be24:	010c0000 	mrseq	r0, (UNDEF: 12)
    be28:	010a0000 	mrseq	r0, (UNDEF: 10)
    be2c:	00750250 	rsbseq	r0, r5, r0, asr r2
    be30:	25300b00 	ldrcs	r0, [r0, #-2816]!	; 0xb00
    be34:	01620800 	cmneq	r2, r0, lsl #16
    be38:	010a0000 	mrseq	r0, (UNDEF: 10)
    be3c:	00740252 	rsbseq	r0, r4, r2, asr r2
    be40:	0250010a 	subseq	r0, r0, #-2147483646	; 0x80000002
    be44:	00000076 	andeq	r0, r0, r6, ror r0
    be48:	001a830c 	andseq	r8, sl, ip, lsl #6
    be4c:	502d0400 	eorpl	r0, sp, r0, lsl #8
    be50:	01000000 	mrseq	r0, (UNDEF: 0)
    be54:	68010d01 	stmdavs	r1, {r0, r8, sl, fp}
    be58:	0300003c 	movweq	r0, #60	; 0x3c
    be5c:	5001028b 	andpl	r0, r1, fp, lsl #5
    be60:	01000000 	mrseq	r0, (UNDEF: 0)
    be64:	00000149 	andeq	r0, r0, r9, asr #2
    be68:	0000620e 	andeq	r6, r0, lr, lsl #4
    be6c:	010d0000 	mrseq	r0, (UNDEF: 13)
    be70:	00003620 	andeq	r3, r0, r0, lsr #12
    be74:	01028603 	tsteq	r2, r3, lsl #12
    be78:	00000050 	andeq	r0, r0, r0, asr r0
    be7c:	00016201 	andeq	r6, r1, r1, lsl #4
    be80:	00620e00 	rsbeq	r0, r2, r0, lsl #28
    be84:	0f000000 	svceq	0x00000000
    be88:	0038ec01 	eorseq	lr, r8, r1, lsl #24
    be8c:	011a0500 	tsteq	sl, r0, lsl #10
    be90:	007a0e01 	rsbseq	r0, sl, r1, lsl #28
    be94:	500e0000 	andpl	r0, lr, r0
    be98:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    be9c:	00000050 	andeq	r0, r0, r0, asr r0
    bea0:	01bc0000 			; <UNDEFINED> instruction: 0x01bc0000
    bea4:	00020000 	andeq	r0, r2, r0
    bea8:	000028ae 	andeq	r2, r0, lr, lsr #17
    beac:	06960104 	ldreq	r0, [r6], r4, lsl #2
    beb0:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
    beb4:	7100003d 	tstvc	r0, sp, lsr r0
    beb8:	e800000b 	stmda	r0, {r0, r1, r3}
    bebc:	0000000f 	andeq	r0, r0, pc
    bec0:	00000000 	andeq	r0, r0, r0
    bec4:	5d000000 	stcpl	0, cr0, [r0, #-0]
    bec8:	02000037 	andeq	r0, r0, #55	; 0x37
    becc:	07d80504 	ldrbeq	r0, [r8, r4, lsl #10]
    bed0:	02020000 	andeq	r0, r2, #0
    bed4:	0007aa05 	andeq	sl, r7, r5, lsl #20
    bed8:	06010200 	streq	r0, [r1], -r0, lsl #4
    bedc:	00000989 	andeq	r0, r0, r9, lsl #19
    bee0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    bee4:	49270200 	stmdbmi	r7!, {r9}
    bee8:	02000000 	andeq	r0, r0, #0
    beec:	08e50704 	stmiaeq	r5!, {r2, r8, r9, sl}^
    bef0:	75030000 	strvc	r0, [r3, #-0]
    bef4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    bef8:	00005b28 	andeq	r5, r0, r8, lsr #22
    befc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    bf00:	00000bce 	andeq	r0, r0, lr, asr #23
    bf04:	00387503 	eorseq	r7, r8, r3, lsl #10
    bf08:	006c2902 	rsbeq	r2, ip, r2, lsl #18
    bf0c:	01020000 	mrseq	r0, (UNDEF: 2)
    bf10:	00098708 	andeq	r8, r9, r8, lsl #14
    bf14:	07040200 	streq	r0, [r4, -r0, lsl #4]
    bf18:	000008dc 	ldrdeq	r0, [r0], -ip
    bf1c:	04050104 	streq	r0, [r5], #-260	; 0x104
    bf20:	0000007a 	andeq	r0, r0, sl, ror r0
    bf24:	147f0106 	ldrbtne	r0, [pc], #-262	; bf2c <__Stack_Size+0xbb2c>
    bf28:	2a010000 	bcs	4bf30 <__Stack_Size+0x4bb30>
    bf2c:	00253401 	eoreq	r3, r5, r1, lsl #8
    bf30:	0026c008 	eoreq	ip, r6, r8
    bf34:	00724308 	rsbseq	r4, r2, r8, lsl #6
    bf38:	00fd0100 	rscseq	r0, sp, r0, lsl #2
    bf3c:	67070000 	strvs	r0, [r7, -r0]
    bf40:	0100003d 	tsteq	r0, sp, lsr r0
    bf44:	0000fd2c 	andeq	pc, r0, ip, lsr #26
    bf48:	00726300 	rsbseq	r6, r2, r0, lsl #6
    bf4c:	0fd00800 	svceq	0x00d00800
    bf50:	00c40000 	sbceq	r0, r4, r0
    bf54:	66070000 	strvs	r0, [r7], -r0
    bf58:	01000038 	tsteq	r0, r8, lsr r0
    bf5c:	00003e40 	andeq	r3, r0, r0, asr #28
    bf60:	0072ba00 	rsbseq	fp, r2, r0, lsl #20
    bf64:	e6090000 	str	r0, [r9], -r0
    bf68:	36080025 	strcc	r0, [r8], -r5, lsr #32
    bf6c:	e1080026 	tst	r8, r6, lsr #32
    bf70:	07000000 	streq	r0, [r0, -r0]
    bf74:	00003866 	andeq	r3, r0, r6, ror #16
    bf78:	003e6d01 	eorseq	r6, lr, r1, lsl #26
    bf7c:	72ee0000 	rscvc	r0, lr, #0
    bf80:	0a000000 	beq	bf88 <__Stack_Size+0xbb88>
    bf84:	080025a8 	stmdaeq	r0, {r3, r5, r7, r8, sl, sp}
    bf88:	00000195 	muleq	r0, r5, r1
    bf8c:	0025cc0a 	eoreq	ip, r5, sl, lsl #24
    bf90:	0001a308 	andeq	sl, r1, r8, lsl #6
    bf94:	25e60a00 	strbcs	r0, [r6, #2560]!	; 0xa00
    bf98:	01b10800 			; <UNDEFINED> instruction: 0x01b10800
    bf9c:	0b000000 	bleq	bfa4 <__Stack_Size+0xbba4>
    bfa0:	00000050 	andeq	r0, r0, r0, asr r0
    bfa4:	3d600106 	stfcce	f0, [r0, #-24]!	; 0xffffffe8
    bfa8:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    bfac:	00000001 	andeq	r0, r0, r1
    bfb0:	00000000 	andeq	r0, r0, r0
    bfb4:	00730100 	rsbseq	r0, r3, r0, lsl #2
    bfb8:	012c0100 	teqeq	ip, r0, lsl #2
    bfbc:	67070000 	strvs	r0, [r7, -r0]
    bfc0:	0100003d 	tsteq	r0, sp, lsr r0
    bfc4:	00003e9a 	muleq	r0, sl, lr
    bfc8:	00732100 	rsbseq	r2, r3, r0, lsl #2
    bfcc:	e40c0000 	str	r0, [ip], #-0
    bfd0:	03000013 	movweq	r0, #19
    bfd4:	00fd025b 	rscseq	r0, sp, fp, asr r2
    bfd8:	01010000 	mrseq	r0, (UNDEF: 1)
    bfdc:	00392c0d 	eorseq	r2, r9, sp, lsl #24
    bfe0:	fd180100 	ldc2	1, cr0, [r8, #-0]
    bfe4:	01000000 	mrseq	r0, (UNDEF: 0)
    bfe8:	071c0305 	ldreq	r0, [ip, -r5, lsl #6]
    bfec:	880d2000 	stmdahi	sp, {sp}
    bff0:	01000039 	tsteq	r0, r9, lsr r0
    bff4:	0000fd19 	andeq	pc, r0, r9, lsl sp	; <UNPREDICTABLE>
    bff8:	03050100 	movweq	r0, #20736	; 0x5100
    bffc:	2000071e 	andcs	r0, r0, lr, lsl r7
    c000:	0035940e 	eorseq	r9, r5, lr, lsl #8
    c004:	621d0400 	andsvs	r0, sp, #0
    c008:	01000000 	mrseq	r0, (UNDEF: 0)
    c00c:	007c0f01 	rsbseq	r0, ip, r1, lsl #30
    c010:	017b0000 	cmneq	fp, r0
    c014:	73100000 	tstvc	r0, #0
    c018:	06000000 	streq	r0, [r0], -r0
    c01c:	141d0e00 	ldrne	r0, [sp], #-3584	; 0xe00
    c020:	1c010000 	stcne	0, cr0, [r1], {-0}
    c024:	0000016b 	andeq	r0, r0, fp, ror #2
    c028:	b60e0101 	strlt	r0, [lr], -r1, lsl #2
    c02c:	01000013 	tsteq	r0, r3, lsl r0
    c030:	00016b1d 	andeq	r6, r1, sp, lsl fp
    c034:	11010100 	mrsne	r0, (UNDEF: 17)
    c038:	00366101 	eorseq	r6, r6, r1, lsl #2
    c03c:	01de0500 	bicseq	r0, lr, r0, lsl #10
    c040:	00000062 	andeq	r0, r0, r2, rrx
    c044:	6f011101 	svcvs	0x00011101
    c048:	05000038 	streq	r0, [r0, #-56]	; 0x38
    c04c:	006201db 	ldrdeq	r0, [r2], #-27	; 0xffffffe5	; <UNPREDICTABLE>
    c050:	11010000 	mrsne	r0, (UNDEF: 1)
    c054:	00360501 	eorseq	r0, r6, r1, lsl #10
    c058:	01dd0500 	bicseq	r0, sp, r0, lsl #10
    c05c:	00000062 	andeq	r0, r0, r2, rrx
    c060:	Address 0x000000000000c060 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	00061001 	andeq	r1, r6, r1
      14:	00240200 	eoreq	r0, r4, r0, lsl #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0b3e0b0b 	bleq	f82c4c <__Stack_Size+0xf8284c>
      1c:	00000e03 	andeq	r0, r0, r3, lsl #28
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	03001603 	movweq	r1, #1539	; 0x603

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	3b0b3a08 	blcc	2ce84c <__Stack_Size+0x2ce44c>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	0013490b 	andseq	r4, r3, fp, lsl #18
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00160400 	andseq	r0, r6, r0, lsl #8
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3a0e03 	bleq	e83844 <__Stack_Size+0xe83444>
      34:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      38:	35050000 	strcc	r0, [r5, #-0]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00134900 	andseq	r4, r3, r0, lsl #18

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	01040600 	tsteq	r4, r0, lsl #12
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3a0b0b 	bleq	e82c78 <__Stack_Size+0xe82878>
      48:	13010b3b 	movwne	r0, #6971	; 0x1b3b
      4c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	1c0e0300 	stcne	3, cr0, [lr], {-0}
      54:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      58:	08030028 	stmdaeq	r3, {r3, r5}
      5c:	00000d1c 	andeq	r0, r0, ip, lsl sp
      60:	0b011309 	bleq	44c8c <__Stack_Size+0x4488c>
      64:	3b0b3a0b 	blcc	2ce898 <__Stack_Size+0x2ce498>
      68:	00130105 	andseq	r0, r3, r5, lsl #2
      6c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      70:	0b3a0803 	bleq	e82084 <__Stack_Size+0xe81c84>
      74:	1349053b 	movtne	r0, #38203	; 0x953b
      78:	00000a38 	andeq	r0, r0, r8, lsr sl
      7c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      80:	3b0b3a0e 	blcc	2ce8c0 <__Stack_Size+0x2ce4c0>
      84:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      88:	0c00000a 	stceq	0, cr0, [r0], {10}
      8c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      90:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      94:	00001349 	andeq	r1, r0, r9, asr #6
      98:	0b01130d 	bleq	44cd4 <__Stack_Size+0x448d4>
      9c:	3b0b3a0b 	blcc	2ce8d0 <__Stack_Size+0x2ce4d0>
      a0:	0013010b 	andseq	r0, r3, fp, lsl #2
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	000d0e00 	andeq	r0, sp, r0, lsl #28
      a8:	0b3a0e03 	bleq	e838bc <__Stack_Size+0xe834bc>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      break; 
      
    default:
      break;
  }
}
      b0:	00000a38 	andeq	r0, r0, r8, lsr sl
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	2700150f 	strcs	r1, [r0, -pc, lsl #10]
      b8:	1000000c 	andne	r0, r0, ip
      bc:	0b0b000f 	bleq	2c0100 <__Stack_Size+0x2bfd00>
      c0:	00001349 	andeq	r1, r0, r9, asr #6
      c4:	03010411 	movweq	r0, #5137	; 0x1411
      c8:	3a0b0b0e 	bcc	2c2d08 <__Stack_Size+0x2c2908>
      cc:	010b3b0b 	tsteq	fp, fp, lsl #22
      d0:	12000013 	andne	r0, r0, #19
      d4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 24 <_Minimum_Stack_Size-0xdc>
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
      e0:	0b201349 	bleq	804e0c <__Stack_Size+0x804a0c>
      e4:	00001301 	andeq	r1, r0, r1, lsl #6
      e8:	03000513 	movweq	r0, #1299	; 0x513
      ec:	3b0b3a0e 	blcc	2ce92c <__Stack_Size+0x2ce52c>
      f0:	00134905 	andseq	r4, r3, r5, lsl #18
      f4:	00241400 	eoreq	r1, r4, r0, lsl #8
      f8:	0b3e0b0b 	bleq	f82d2c <__Stack_Size+0xf8292c>
      fc:	00000803 	andeq	r0, r0, r3, lsl #16
     100:	3f002e15 	svccc	0x00002e15
     104:	3a0e030c 	bcc	380d3c <__Stack_Size+0x38093c>
     108:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     10c:	000b200c 	andeq	r2, fp, ip
     110:	002e1600 	eoreq	r1, lr, r0, lsl #12
     114:	01111331 	tsteq	r1, r1, lsr r3
     118:	0a400112 	beq	1000568 <__Stack_Size+0x1000168>
     11c:	000c4297 	muleq	ip, r7, r2
     120:	002e1700 	eoreq	r1, lr, r0, lsl #14
     124:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     128:	0b3b0b3a 	bleq	ec2e18 <__Stack_Size+0xec2a18>
     12c:	13490c27 	movtne	r0, #39975	; 0x9c27
     130:	01120111 	tsteq	r2, r1, lsl r1
     134:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     138:	1800000c 	stmdane	r0, {r2, r3}
     13c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 8c <_Minimum_Stack_Size-0x74>
     140:	0b3a0e03 	bleq	e83954 <__Stack_Size+0xe83554>
     144:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     148:	01120111 	tsteq	r2, r1, lsl r1
     14c:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     150:	1900000c 	stmdbne	r0, {r2, r3}
     154:	0c3f012e 	ldfeqs	f0, [pc], #-184	; a4 <_Minimum_Stack_Size-0x5c>
     158:	0b3a0e03 	bleq	e8396c <__Stack_Size+0xe8356c>
     15c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     160:	01120111 	tsteq	r2, r1, lsl r1
     164:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     168:	0013010c 	andseq	r0, r3, ip, lsl #2
     16c:	00341a00 	eorseq	r1, r4, r0, lsl #20
     170:	0b3a0e03 	bleq	e83984 <__Stack_Size+0xe83584>
     174:	1349053b 	movtne	r0, #38203	; 0x953b
     178:	00000a02 	andeq	r0, r0, r2, lsl #20
     17c:	0182891b 	orreq	r8, r2, fp, lsl r9
     180:	31011101 	tstcc	r1, r1, lsl #2
     184:	00130113 	andseq	r0, r3, r3, lsl r1
     188:	828a1c00 	addhi	r1, sl, #0
     18c:	0a020001 	beq	80198 <__Stack_Size+0x7fd98>
     190:	000a4291 	muleq	sl, r1, r2
     194:	82891d00 	addhi	r1, r9, #0
     198:	01110101 	tsteq	r1, r1, lsl #2
     19c:	00001331 	andeq	r1, r0, r1, lsr r3
     1a0:	31012e1e 	tstcc	r1, lr, lsl lr
     1a4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     1a8:	970a4001 	strls	r4, [sl, -r1]
     1ac:	13010c42 	movwne	r0, #7234	; 0x1c42
     1b0:	051f0000 	ldreq	r0, [pc, #-0]	; 1b8 <_Minimum_Stack_Size+0xb8>
     1b4:	02133100 	andseq	r3, r3, #0
     1b8:	20000006 	andcs	r0, r0, r6
     1bc:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     1c0:	01120111 	tsteq	r2, r1, lsl r1
     1c4:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     1c8:	0b210000 	bleq	8401d0 <__Stack_Size+0x83fdd0>
     1cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     1d0:	22000001 	andcs	r0, r0, #1
     1d4:	13310005 	teqne	r1, #5
     1d8:	05230000 	streq	r0, [r3, #-0]!
     1dc:	3a080300 	bcc	200de4 <__Stack_Size+0x2009e4>
     1e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     1e4:	00060213 	andeq	r0, r6, r3, lsl r2
     1e8:	00052400 	andeq	r2, r5, r0, lsl #8
     1ec:	0b3a0e03 	bleq	e83a00 <__Stack_Size+0xe83600>
     1f0:	1349053b 	movtne	r0, #38203	; 0x953b
     1f4:	00000602 	andeq	r0, r0, r2, lsl #12
     1f8:	03003425 	movweq	r3, #1061	; 0x425
     1fc:	3b0b3a0e 	blcc	2cea3c <__Stack_Size+0x2ce63c>
     200:	02134905 	andseq	r4, r3, #81920	; 0x14000
     204:	26000006 	strcs	r0, [r0], -r6
     208:	01018289 	smlabbeq	r1, r9, r2, r8
     20c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     210:	0013310c 	andseq	r3, r3, ip, lsl #2
     214:	00342700 	eorseq	r2, r4, r0, lsl #14
     218:	0b3a0803 	bleq	e8222c <__Stack_Size+0xe81e2c>
     21c:	1349053b 	movtne	r0, #38203	; 0x953b
     220:	00000602 	andeq	r0, r0, r2, lsl #12
     224:	01828928 	orreq	r8, r2, r8, lsr #18
     228:	31011100 	mrscc	r1, (UNDEF: 17)
     22c:	29000013 	stmdbcs	r0, {r0, r1, r4}
     230:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 180 <_Minimum_Stack_Size+0x80>
     234:	0b3a0e03 	bleq	e83a48 <__Stack_Size+0xe83648>
     238:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     23c:	01111349 	tsteq	r1, r9, asr #6
     240:	0a400112 	beq	1000690 <__Stack_Size+0x1000290>
     244:	000c4297 	muleq	ip, r7, r2
     248:	012e2a00 	teqeq	lr, r0, lsl #20
     24c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     250:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     254:	13490c27 	movtne	r0, #39975	; 0x9c27
     258:	01120111 	tsteq	r2, r1, lsl r1
     25c:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     260:	0013010c 	andseq	r0, r3, ip, lsl #2
     264:	00052b00 	andeq	r2, r5, r0, lsl #22
     268:	0b3a0803 	bleq	e8227c <__Stack_Size+0xe81e7c>
     26c:	1349053b 	movtne	r0, #38203	; 0x953b
     270:	00000a02 	andeq	r0, r0, r2, lsl #20
     274:	0300052c 	movweq	r0, #1324	; 0x52c
     278:	3b0b3a0e 	blcc	2ceab8 <__Stack_Size+0x2ce6b8>
     27c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     280:	2d00000a 	stccs	0, cr0, [r0, #-40]	; 0xffffffd8
     284:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     288:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     28c:	0b1c1349 	bleq	704fb8 <__Stack_Size+0x704bb8>
     290:	0b2e0000 	bleq	b80298 <__Stack_Size+0xb7fe98>
     294:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     298:	00130101 	andseq	r0, r3, r1, lsl #2
     29c:	001d2f00 	andseq	r2, sp, r0, lsl #30
     2a0:	01111331 	tsteq	r1, r1, lsr r3
     2a4:	0b580112 	bleq	16006f4 <__Stack_Size+0x16002f4>
     2a8:	00000559 	andeq	r0, r0, r9, asr r5
     2ac:	01828930 	orreq	r8, r2, r0, lsr r9
     2b0:	93011100 	movwls	r1, #4352	; 0x1100
     2b4:	00000a42 	andeq	r0, r0, r2, asr #20
     2b8:	31011d31 	tstcc	r1, r1, lsr sp
     2bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     2c0:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
     2c4:	00130105 	andseq	r0, r3, r5, lsl #2
     2c8:	01013200 	mrseq	r3, R9_usr
     2cc:	13011349 	movwne	r1, #4937	; 0x1349
     2d0:	21330000 	teqcs	r3, r0
     2d4:	2f134900 	svccs	0x00134900
     2d8:	3400000b 	strcc	r0, [r0], #-11
     2dc:	01018289 	smlabbeq	r1, r9, r2, r8
     2e0:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     2e4:	0113310c 	tsteq	r3, ip, lsl #2
     2e8:	35000013 	strcc	r0, [r0, #-19]
     2ec:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 23c <_Minimum_Stack_Size+0x13c>
     2f0:	0b3a0e03 	bleq	e83b04 <__Stack_Size+0xe83704>
     2f4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     2f8:	01111349 	tsteq	r1, r9, asr #6
     2fc:	06400112 			; <UNDEFINED> instruction: 0x06400112
     300:	010c4296 			; <UNDEFINED> instruction: 0x010c4296
     304:	36000013 			; <UNDEFINED> instruction: 0x36000013
     308:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     30c:	0b3b0b3a 	bleq	ec2ffc <__Stack_Size+0xec2bfc>
     310:	06021349 	streq	r1, [r2], -r9, asr #6
     314:	34370000 	ldrtcc	r0, [r7], #-0
     318:	3a0e0300 	bcc	380f20 <__Stack_Size+0x380b20>
     31c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     320:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     324:	3800000a 	stmdacc	r0, {r1, r3}
     328:	13490021 	movtne	r0, #36897	; 0x9021
     32c:	0000052f 	andeq	r0, r0, pc, lsr #10
     330:	03003439 	movweq	r3, #1081	; 0x439
     334:	3b0b3a0e 	blcc	2ceb74 <__Stack_Size+0x2ce774>
     338:	3f13490b 	svccc	0x0013490b
     33c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     340:	00343a00 	eorseq	r3, r4, r0, lsl #20
     344:	0b3a0e03 	bleq	e83b58 <__Stack_Size+0xe83758>
     348:	1349053b 	movtne	r0, #38203	; 0x953b
     34c:	0a020c3f 	beq	83450 <__Stack_Size+0x83050>
     350:	343b0000 	ldrtcc	r0, [fp], #-0
     354:	3a0e0300 	bcc	380f5c <__Stack_Size+0x380b5c>
     358:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     35c:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     360:	3c00000c 	stccc	0, cr0, [r0], {12}
     364:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 2b4 <_Minimum_Stack_Size+0x1b4>
     368:	0b3a0e03 	bleq	e83b7c <__Stack_Size+0xe8377c>
     36c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     370:	13010c3c 	movwne	r0, #7228	; 0x1c3c
     374:	053d0000 	ldreq	r0, [sp, #-0]!
     378:	00134900 	andseq	r4, r3, r0, lsl #18
     37c:	012e3e00 	teqeq	lr, r0, lsl #28
     380:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     384:	0b3b0b3a 	bleq	ec3074 <__Stack_Size+0xec2c74>
     388:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     38c:	00001301 	andeq	r1, r0, r1, lsl #6
     390:	3f012e3f 	svccc	0x00012e3f
     394:	3a0e030c 	bcc	380fcc <__Stack_Size+0x380bcc>
     398:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     39c:	3c13490c 	ldccc	9, cr4, [r3], {12}
     3a0:	0013010c 	andseq	r0, r3, ip, lsl #2
     3a4:	002e4000 	eoreq	r4, lr, r0
     3a8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3ac:	0b3b0b3a 	bleq	ec309c <__Stack_Size+0xec2c9c>
     3b0:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     3b4:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     3b8:	030c3f00 	movweq	r3, #52992	; 0xcf00
     3bc:	3b0b3a0e 	blcc	2cebfc <__Stack_Size+0x2ce7fc>
     3c0:	3c0c2705 	stccc	7, cr2, [ip], {5}
     3c4:	4200000c 	andmi	r0, r0, #12
     3c8:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 318 <_Minimum_Stack_Size+0x218>
     3cc:	0b3a0e03 	bleq	e83be0 <__Stack_Size+0xe837e0>
     3d0:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     3d4:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     3d8:	2e430000 	cdpcs	0, 4, cr0, cr3, cr0, {0}
     3dc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     3e0:	3b0b3a0e 	blcc	2cec20 <__Stack_Size+0x2ce820>
     3e4:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     3e8:	010c3c13 	tsteq	ip, r3, lsl ip
     3ec:	44000013 	strmi	r0, [r0], #-19
     3f0:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 340 <_Minimum_Stack_Size+0x240>
     3f4:	0b3a0e03 	bleq	e83c08 <__Stack_Size+0xe83808>
     3f8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     3fc:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     400:	01000000 	mrseq	r0, (UNDEF: 0)
     404:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     408:	0e030b13 	vmoveq.32	d3[0], r0
     40c:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
     410:	01520111 	cmpeq	r2, r1, lsl r1
     414:	00000610 	andeq	r0, r0, r0, lsl r6
     418:	0b002402 	bleq	9428 <__Stack_Size+0x9028>
     41c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     420:	0300000e 	movweq	r0, #14
     424:	08030016 	stmdaeq	r3, {r1, r2, r4}
     428:	0b3b0b3a 	bleq	ec3118 <__Stack_Size+0xec2d18>
     42c:	00001349 	andeq	r1, r0, r9, asr #6
     430:	03001604 	movweq	r1, #1540	; 0x604
     434:	3b0b3a0e 	blcc	2cec74 <__Stack_Size+0x2ce874>
     438:	0013490b 	andseq	r4, r3, fp, lsl #18
     43c:	00350500 	eorseq	r0, r5, r0, lsl #10
     440:	00001349 	andeq	r1, r0, r9, asr #6
     444:	0b010406 	bleq	41464 <__Stack_Size+0x41064>
     448:	3b0b3a0b 	blcc	2cec7c <__Stack_Size+0x2ce87c>
     44c:	0013010b 	andseq	r0, r3, fp, lsl #2
     450:	00280700 	eoreq	r0, r8, r0, lsl #14
     454:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     458:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     45c:	1c080300 	stcne	3, cr0, [r8], {-0}
     460:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     464:	0b0b0113 	bleq	2c08b8 <__Stack_Size+0x2c04b8>
     468:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     46c:	00001301 	andeq	r1, r0, r1, lsl #6
     470:	03000d0a 	movweq	r0, #3338	; 0xd0a
     474:	3b0b3a08 	blcc	2cec9c <__Stack_Size+0x2ce89c>
     478:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     47c:	0b00000a 	bleq	4ac <__Stack_Size+0xac>
     480:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     484:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     488:	0a381349 	beq	e051b4 <__Stack_Size+0xe04db4>
     48c:	160c0000 	strne	r0, [ip], -r0
     490:	3a0e0300 	bcc	381098 <__Stack_Size+0x380c98>
     494:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     498:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     49c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 3ec <_Minimum_Stack_Size+0x2ec>
     4a0:	0b3a0e03 	bleq	e83cb4 <__Stack_Size+0xe838b4>
     4a4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     4a8:	01120111 	tsteq	r2, r1, lsl r1
     4ac:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     4b0:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
     4b4:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 404 <__Stack_Size+0x4>
     4b8:	0b3a0e03 	bleq	e83ccc <__Stack_Size+0xe838cc>
     4bc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     4c0:	01120111 	tsteq	r2, r1, lsl r1
     4c4:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     4c8:	0f00000c 	svceq	0x0000000c
     4cc:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 41c <__Stack_Size+0x1c>
     4d0:	0b3a0e03 	bleq	e83ce4 <__Stack_Size+0xe838e4>
     4d4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     4d8:	01120111 	tsteq	r2, r1, lsl r1
     4dc:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     4e0:	0013010c 	andseq	r0, r3, ip, lsl #2
     4e4:	82891000 	addhi	r1, r9, #0
     4e8:	01110001 	tsteq	r1, r1
     4ec:	310c4295 			; <UNDEFINED> instruction: 0x310c4295
     4f0:	11000013 	tstne	r0, r3, lsl r0
     4f4:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 444 <__Stack_Size+0x44>
     4f8:	0b3a0e03 	bleq	e83d0c <__Stack_Size+0xe8390c>
     4fc:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     500:	01120111 	tsteq	r2, r1, lsl r1
     504:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     508:	0013010c 	andseq	r0, r3, ip, lsl #2
     50c:	82891200 	addhi	r1, r9, #0
     510:	01110101 	tsteq	r1, r1, lsl #2
     514:	13011331 	movwne	r1, #4913	; 0x1331
     518:	8a130000 	bhi	4c0520 <__Stack_Size+0x4c0120>
     51c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     520:	0a42910a 	beq	10a4950 <__Stack_Size+0x10a4550>
     524:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     528:	11010182 	smlabbne	r1, r2, r1, r0
     52c:	00133101 	andseq	r3, r3, r1, lsl #2
     530:	00341500 	eorseq	r1, r4, r0, lsl #10
     534:	0b3a0803 	bleq	e82548 <__Stack_Size+0xe82148>
     538:	1349053b 	movtne	r0, #38203	; 0x953b
     53c:	00000a02 	andeq	r0, r0, r2, lsl #20
     540:	03003416 	movweq	r3, #1046	; 0x416
     544:	3b0b3a0e 	blcc	2ced84 <__Stack_Size+0x2ce984>
     548:	3f13490b 	svccc	0x0013490b
     54c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     550:	01011700 	tsteq	r1, r0, lsl #14
     554:	13011349 	movwne	r1, #4937	; 0x1349
     558:	21180000 	tstcs	r8, r0
     55c:	2f134900 	svccs	0x00134900
     560:	19000005 	stmdbne	r0, {r0, r2}
     564:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     568:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     56c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 450 <__Stack_Size+0x50>
     570:	00000c3c 	andeq	r0, r0, ip, lsr ip
     574:	4900211a 	stmdbmi	r0, {r1, r3, r4, r8, sp}
     578:	000b2f13 	andeq	r2, fp, r3, lsl pc
     57c:	002e1b00 	eoreq	r1, lr, r0, lsl #22
     580:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     584:	0b3b0b3a 	bleq	ec3274 <__Stack_Size+0xec2e74>
     588:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     58c:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     590:	030c3f01 	movweq	r3, #52993	; 0xcf01
     594:	3b0b3a0e 	blcc	2cedd4 <__Stack_Size+0x2ce9d4>
     598:	3c0c2705 	stccc	7, cr2, [ip], {5}
     59c:	0013010c 	andseq	r0, r3, ip, lsl #2
     5a0:	00051d00 	andeq	r1, r5, r0, lsl #26
     5a4:	00001349 	andeq	r1, r0, r9, asr #6
     5a8:	0b000f1e 	bleq	4228 <__Stack_Size+0x3e28>
     5ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     5b0:	002e1f00 	eoreq	r1, lr, r0, lsl #30
     5b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     5b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     5bc:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     5c0:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     5c4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     5c8:	3b0b3a0e 	blcc	2cee08 <__Stack_Size+0x2cea08>
     5cc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     5d0:	010c3c13 	tsteq	ip, r3, lsl ip
     5d4:	21000013 	tstcs	r0, r3, lsl r0
     5d8:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 528 <__Stack_Size+0x128>
     5dc:	0b3a0e03 	bleq	e83df0 <__Stack_Size+0xe839f0>
     5e0:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     5e4:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     5e8:	01000000 	mrseq	r0, (UNDEF: 0)
     5ec:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     5f0:	0e030b13 	vmoveq.32	d3[0], r0
     5f4:	06100e1b 			; <UNDEFINED> instruction: 0x06100e1b
     5f8:	24020000 	strcs	r0, [r2], #-0
     5fc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     600:	000e030b 	andeq	r0, lr, fp, lsl #6
     604:	00160300 	andseq	r0, r6, r0, lsl #6
     608:	0b3a0803 	bleq	e8261c <__Stack_Size+0xe8221c>
     60c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     610:	01040000 	mrseq	r0, (UNDEF: 4)
     614:	01134901 	tsteq	r3, r1, lsl #18
     618:	05000013 	streq	r0, [r0, #-19]
     61c:	13490021 	movtne	r0, #36897	; 0x9021
     620:	00000b2f 	andeq	r0, r0, pc, lsr #22
     624:	03003406 	movweq	r3, #1030	; 0x406
     628:	3b0b3a0e 	blcc	2cee68 <__Stack_Size+0x2cea68>
     62c:	3f13490b 	svccc	0x0013490b
     630:	000a020c 	andeq	r0, sl, ip, lsl #4
     634:	00260700 	eoreq	r0, r6, r0, lsl #14
     638:	00001349 	andeq	r1, r0, r9, asr #6
     63c:	01110100 	tsteq	r1, r0, lsl #2
     640:	0b130e25 	bleq	4c3edc <__Stack_Size+0x4c3adc>
     644:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     648:	01110655 	tsteq	r1, r5, asr r6
     64c:	06100152 			; <UNDEFINED> instruction: 0x06100152
     650:	24020000 	strcs	r0, [r2], #-0
     654:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     658:	000e030b 	andeq	r0, lr, fp, lsl #6
     65c:	00160300 	andseq	r0, r6, r0, lsl #6
     660:	0b3a0803 	bleq	e82674 <__Stack_Size+0xe82274>
     664:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     668:	16040000 	strne	r0, [r4], -r0
     66c:	3a0e0300 	bcc	381274 <__Stack_Size+0x380e74>
     670:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     674:	05000013 	streq	r0, [r0, #-19]
     678:	13490035 	movtne	r0, #36917	; 0x9035
     67c:	04060000 	streq	r0, [r6], #-0
     680:	3a0b0b01 	bcc	2c328c <__Stack_Size+0x2c2e8c>
     684:	010b3b0b 	tsteq	fp, fp, lsl #22
     688:	07000013 	smladeq	r0, r3, r0, r0
     68c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     690:	00000d1c 	andeq	r0, r0, ip, lsl sp
     694:	0b000f08 	bleq	42bc <__Stack_Size+0x3ebc>
     698:	0013490b 	andseq	r4, r3, fp, lsl #18
     69c:	01040900 	tsteq	r4, r0, lsl #18
     6a0:	0b0b0e03 	bleq	2c3eb4 <__Stack_Size+0x2c3ab4>
     6a4:	0b3b0b3a 	bleq	ec3394 <__Stack_Size+0xec2f94>
     6a8:	00001301 	andeq	r1, r0, r1, lsl #6
     6ac:	3f002e0a 	svccc	0x00002e0a
     6b0:	3a0e030c 	bcc	3812e8 <__Stack_Size+0x380ee8>
     6b4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6b8:	1201110c 	andne	r1, r1, #3
     6bc:	970a4001 	strls	r4, [sl, -r1]
     6c0:	00000c42 	andeq	r0, r0, r2, asr #24
     6c4:	3f012e0b 	svccc	0x00012e0b
     6c8:	3a0e030c 	bcc	381300 <__Stack_Size+0x380f00>
     6cc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     6d0:	1113490c 	tstne	r3, ip, lsl #18
     6d4:	40011201 	andmi	r1, r1, r1, lsl #4
     6d8:	0c429706 	mcrreq	7, 0, r9, r2, cr6
     6dc:	00001301 	andeq	r1, r0, r1, lsl #6
     6e0:	0300050c 	movweq	r0, #1292	; 0x50c
     6e4:	3b0b3a0e 	blcc	2cef24 <__Stack_Size+0x2ceb24>
     6e8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6ec:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
     6f0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     6f4:	0b3b0b3a 	bleq	ec33e4 <__Stack_Size+0xec2fe4>
     6f8:	06021349 	streq	r1, [r2], -r9, asr #6
     6fc:	0b0e0000 	bleq	380704 <__Stack_Size+0x380304>
     700:	00065501 	andeq	r5, r6, r1, lsl #10
     704:	82890f00 	addhi	r0, r9, #0
     708:	01110001 	tsteq	r1, r1
     70c:	00001331 	andeq	r1, r0, r1, lsr r3
     710:	3f012e10 	svccc	0x00012e10
     714:	3a0e030c 	bcc	38134c <__Stack_Size+0x380f4c>
     718:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     71c:	1201110c 	andne	r1, r1, #3
     720:	97064001 	strls	r4, [r6, -r1]
     724:	13010c42 	movwne	r0, #7234	; 0x1c42
     728:	0b110000 	bleq	440730 <__Stack_Size+0x440330>
     72c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     730:	00130101 	andseq	r0, r3, r1, lsl #2
     734:	012e1200 	teqeq	lr, r0, lsl #4
     738:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     73c:	0b3b0b3a 	bleq	ec342c <__Stack_Size+0xec302c>
     740:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
     744:	00001301 	andeq	r1, r0, r1, lsl #6
     748:	00001813 	andeq	r1, r0, r3, lsl r8
     74c:	82891400 	addhi	r1, r9, #0
     750:	01110101 	tsteq	r1, r1, lsl #2
     754:	00001331 	andeq	r1, r0, r1, lsr r3
     758:	01828a15 	orreq	r8, r2, r5, lsl sl
     75c:	910a0200 	mrsls	r0, R10_fiq
     760:	00000a42 	andeq	r0, r0, r2, asr #20
     764:	01828916 	orreq	r8, r2, r6, lsl r9
     768:	31011101 	tstcc	r1, r1, lsl #2
     76c:	00130113 	andseq	r0, r3, r3, lsl r1
     770:	82891700 	addhi	r1, r9, #0
     774:	01110101 	tsteq	r1, r1, lsl #2
     778:	310c4295 			; <UNDEFINED> instruction: 0x310c4295
     77c:	18000013 	stmdane	r0, {r0, r1, r4}
     780:	0b0b0024 	bleq	2c0818 <__Stack_Size+0x2c0418>
     784:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     788:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     78c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     790:	3b0b3a0e 	blcc	2cefd0 <__Stack_Size+0x2cebd0>
     794:	110c270b 	tstne	ip, fp, lsl #14
     798:	40011201 	andmi	r1, r1, r1, lsl #4
     79c:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
     7a0:	00001301 	andeq	r1, r0, r1, lsl #6
     7a4:	0300341a 	movweq	r3, #1050	; 0x41a
     7a8:	3b0b3a0e 	blcc	2cefe8 <__Stack_Size+0x2cebe8>
     7ac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     7b0:	1b00000a 	blne	7e0 <__Stack_Size+0x3e0>
     7b4:	13490101 	movtne	r0, #37121	; 0x9101
     7b8:	00001301 	andeq	r1, r0, r1, lsl #6
     7bc:	4900211c 	stmdbmi	r0, {r2, r3, r4, r8, sp}
     7c0:	000b2f13 	andeq	r2, fp, r3, lsl pc
     7c4:	00341d00 	eorseq	r1, r4, r0, lsl #26
     7c8:	0b3a0e03 	bleq	e83fdc <__Stack_Size+0xe83bdc>
     7cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7d0:	0a020c3f 	beq	838d4 <__Stack_Size+0x834d4>
     7d4:	211e0000 	tstcs	lr, r0
     7d8:	1f000000 	svcne	0x00000000
     7dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     7e0:	0b3b0b3a 	bleq	ec34d0 <__Stack_Size+0xec30d0>
     7e4:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 6c8 <__Stack_Size+0x2c8>
     7e8:	00000c3c 	andeq	r0, r0, ip, lsr ip
     7ec:	3f012e20 	svccc	0x00012e20
     7f0:	3a0e030c 	bcc	381428 <__Stack_Size+0x381028>
     7f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7f8:	3c13490c 	ldccc	9, cr4, [r3], {12}
     7fc:	0013010c 	andseq	r0, r3, ip, lsl #2
     800:	00052100 	andeq	r2, r5, r0, lsl #2
     804:	00001349 	andeq	r1, r0, r9, asr #6
     808:	3f012e22 	svccc	0x00012e22
     80c:	3a0e030c 	bcc	381444 <__Stack_Size+0x381044>
     810:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     814:	010c3c0c 	tsteq	ip, ip, lsl #24
     818:	23000013 	movwcs	r0, #19
     81c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 76c <__Stack_Size+0x36c>
     820:	0b3a0e03 	bleq	e84034 <__Stack_Size+0xe83c34>
     824:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     828:	00000c3c 	andeq	r0, r0, ip, lsr ip
     82c:	01110100 	tsteq	r1, r0, lsl #2
     830:	0b130e25 	bleq	4c40cc <__Stack_Size+0x4c3ccc>
     834:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     838:	01110655 	tsteq	r1, r5, asr r6
     83c:	06100152 			; <UNDEFINED> instruction: 0x06100152
     840:	24020000 	strcs	r0, [r2], #-0
     844:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     848:	000e030b 	andeq	r0, lr, fp, lsl #6
     84c:	00160300 	andseq	r0, r6, r0, lsl #6
     850:	0b3a0803 	bleq	e82864 <__Stack_Size+0xe82464>
     854:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     858:	0f040000 	svceq	0x00040000
     85c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     860:	05000013 	streq	r0, [r0, #-19]
     864:	0e030104 	adfeqs	f0, f3, f4
     868:	0b3a0b0b 	bleq	e8349c <__Stack_Size+0xe8309c>
     86c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     870:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     874:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     878:	0700000d 	streq	r0, [r0, -sp]
     87c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     880:	0b3b0b3a 	bleq	ec3570 <__Stack_Size+0xec3170>
     884:	00001349 	andeq	r1, r0, r9, asr #6
     888:	27011508 	strcs	r1, [r1, -r8, lsl #10]
     88c:	0113490c 	tsteq	r3, ip, lsl #18
     890:	09000013 	stmdbeq	r0, {r0, r1, r4}
     894:	13490005 	movtne	r0, #36869	; 0x9005
     898:	130a0000 	movwne	r0, #40960	; 0xa000
     89c:	0b0e0301 	bleq	3814a8 <__Stack_Size+0x3810a8>
     8a0:	3b0b3a0b 	blcc	2cf0d4 <__Stack_Size+0x2cecd4>
     8a4:	0013010b 	andseq	r0, r3, fp, lsl #2
     8a8:	000d0b00 	andeq	r0, sp, r0, lsl #22
     8ac:	0b3a0e03 	bleq	e840c0 <__Stack_Size+0xe83cc0>
     8b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8b4:	00000a38 	andeq	r0, r0, r8, lsr sl
     8b8:	2700150c 	strcs	r1, [r0, -ip, lsl #10]
     8bc:	0d00000c 	stceq	0, cr0, [r0, #-48]	; 0xffffffd0
     8c0:	0b0b000f 	bleq	2c0904 <__Stack_Size+0x2c0504>
     8c4:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     8c8:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8cc:	3b0b3a0e 	blcc	2cf10c <__Stack_Size+0x2ced0c>
     8d0:	110c270b 	tstne	ip, fp, lsl #14
     8d4:	40011201 	andmi	r1, r1, r1, lsl #4
     8d8:	0c429606 	mcrreq	6, 0, r9, r2, cr6
     8dc:	00001301 	andeq	r1, r0, r1, lsl #6
     8e0:	0182890f 	orreq	r8, r2, pc, lsl #18
     8e4:	31011100 	mrscc	r1, (UNDEF: 17)
     8e8:	10000013 	andne	r0, r0, r3, lsl r0
     8ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8f0:	0b3b0b3a 	bleq	ec35e0 <__Stack_Size+0xec31e0>
     8f4:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 7d8 <__Stack_Size+0x3d8>
     8f8:	00000a02 	andeq	r0, r0, r2, lsl #20
     8fc:	49003511 	stmdbmi	r0, {r0, r4, r8, sl, ip, sp}
     900:	12000013 	andne	r0, r0, #19
     904:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     908:	0b3b0b3a 	bleq	ec35f8 <__Stack_Size+0xec31f8>
     90c:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 7f0 <__Stack_Size+0x3f0>
     910:	00000c3c 	andeq	r0, r0, ip, lsr ip
     914:	49010113 	stmdbmi	r1, {r0, r1, r4, r8}
     918:	00130113 	andseq	r0, r3, r3, lsl r1
     91c:	00211400 	eoreq	r1, r1, r0, lsl #8
     920:	0b2f1349 	bleq	bc564c <__Stack_Size+0xbc524c>
     924:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     928:	030c3f00 	movweq	r3, #52992	; 0xcf00
     92c:	3b0b3a0e 	blcc	2cf16c <__Stack_Size+0x2ced6c>
     930:	3c0c270b 	stccc	7, cr2, [ip], {11}
     934:	0000000c 	andeq	r0, r0, ip
     938:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     93c:	030b130e 	movweq	r1, #45838	; 0xb30e
     940:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
     944:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
     948:	00061001 	andeq	r1, r6, r1
     94c:	00240200 	eoreq	r0, r4, r0, lsl #4
     950:	0b3e0b0b 	bleq	f83584 <__Stack_Size+0xf83184>
     954:	00000e03 	andeq	r0, r0, r3, lsl #28
     958:	03001603 	movweq	r1, #1539	; 0x603
     95c:	3b0b3a08 	blcc	2cf184 <__Stack_Size+0x2ced84>
     960:	0013490b 	andseq	r4, r3, fp, lsl #18
     964:	01040400 	tsteq	r4, r0, lsl #8
     968:	0b0b0e03 	bleq	2c417c <__Stack_Size+0x2c3d7c>
     96c:	0b3b0b3a 	bleq	ec365c <__Stack_Size+0xec325c>
     970:	00001301 	andeq	r1, r0, r1, lsl #6
     974:	03002805 	movweq	r2, #2053	; 0x805
     978:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     97c:	01130600 	tsteq	r3, r0, lsl #12
     980:	0b0b0e03 	bleq	2c4194 <__Stack_Size+0x2c3d94>
     984:	0b3b0b3a 	bleq	ec3674 <__Stack_Size+0xec3274>
     988:	00001301 	andeq	r1, r0, r1, lsl #6
     98c:	03000d07 	movweq	r0, #3335	; 0xd07
     990:	3b0b3a0e 	blcc	2cf1d0 <__Stack_Size+0x2cedd0>
     994:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     998:	0800000a 	stmdaeq	r0, {r1, r3}
     99c:	0b0b000f 	bleq	2c09e0 <__Stack_Size+0x2c05e0>
     9a0:	00001349 	andeq	r1, r0, r9, asr #6
     9a4:	03001609 	movweq	r1, #1545	; 0x609
     9a8:	3b0b3a0e 	blcc	2cf1e8 <__Stack_Size+0x2cede8>
     9ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     9b0:	01150a00 	tsteq	r5, r0, lsl #20
     9b4:	13490c27 	movtne	r0, #39975	; 0x9c27
     9b8:	00001301 	andeq	r1, r0, r1, lsl #6
     9bc:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
     9c0:	0c000013 	stceq	0, cr0, [r0], {19}
     9c4:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
     9c8:	0b3a0b0b 	bleq	e835fc <__Stack_Size+0xe831fc>
     9cc:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9d0:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     9d4:	3a080300 	bcc	2015dc <__Stack_Size+0x2011dc>
     9d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9dc:	000a3813 	andeq	r3, sl, r3, lsl r8
     9e0:	01170e00 	tsteq	r7, r0, lsl #28
     9e4:	0b3a0b0b 	bleq	e83618 <__Stack_Size+0xe83218>
     9e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9ec:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 9f4 <__Stack_Size+0x5f4>
     9f0:	3a080300 	bcc	2015f8 <__Stack_Size+0x2011f8>
     9f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9f8:	10000013 	andne	r0, r0, r3, lsl r0
     9fc:	0c270015 	stceq	0, cr0, [r7], #-84	; 0xffffffac
     a00:	0f110000 	svceq	0x00110000
     a04:	000b0b00 	andeq	r0, fp, r0, lsl #22
     a08:	01131200 	tsteq	r3, r0, lsl #4
     a0c:	0b3a0b0b 	bleq	e83640 <__Stack_Size+0xe83240>
     a10:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     a14:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     a18:	030c3f01 	movweq	r3, #52993	; 0xcf01
     a1c:	3b0b3a0e 	blcc	2cf25c <__Stack_Size+0x2cee5c>
     a20:	110c270b 	tstne	ip, fp, lsl #14
     a24:	40011201 	andmi	r1, r1, r1, lsl #4
     a28:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
     a2c:	00001301 	andeq	r1, r0, r1, lsl #6
     a30:	03003414 	movweq	r3, #1044	; 0x414
     a34:	3b0b3a0e 	blcc	2cf274 <__Stack_Size+0x2cee74>
     a38:	0013490b 	andseq	r4, r3, fp, lsl #18
     a3c:	002e1500 	eoreq	r1, lr, r0, lsl #10
     a40:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a44:	0b3b0b3a 	bleq	ec3734 <__Stack_Size+0xec3334>
     a48:	01110c27 	tsteq	r1, r7, lsr #24
     a4c:	0a400112 	beq	1000e9c <__Stack_Size+0x1000a9c>
     a50:	000c4297 	muleq	ip, r7, r2
     a54:	012e1600 	teqeq	lr, r0, lsl #12
     a58:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     a5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     a60:	13490c27 	movtne	r0, #39975	; 0x9c27
     a64:	01120111 	tsteq	r2, r1, lsl r1
     a68:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     a6c:	0013010c 	andseq	r0, r3, ip, lsl #2
     a70:	00051700 	andeq	r1, r5, r0, lsl #14
     a74:	0b3a0e03 	bleq	e84288 <__Stack_Size+0xe83e88>
     a78:	1349053b 	movtne	r0, #38203	; 0x953b
     a7c:	00000602 	andeq	r0, r0, r2, lsl #12
     a80:	03003418 	movweq	r3, #1048	; 0x418
     a84:	3b0b3a0e 	blcc	2cf2c4 <__Stack_Size+0x2ceec4>
     a88:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a8c:	19000006 	stmdbne	r0, {r1, r2}
     a90:	01018289 	smlabbeq	r1, r9, r2, r8
     a94:	00000111 	andeq	r0, r0, r1, lsl r1
     a98:	01828a1a 	orreq	r8, r2, sl, lsl sl
     a9c:	910a0200 	mrsls	r0, R10_fiq
     aa0:	00000a42 	andeq	r0, r0, r2, asr #20
     aa4:	3f012e1b 	svccc	0x00012e1b
     aa8:	3a0e030c 	bcc	3816e0 <__Stack_Size+0x3812e0>
     aac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ab0:	1113490c 	tstne	r3, ip, lsl #18
     ab4:	40011201 	andmi	r1, r1, r1, lsl #4
     ab8:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
     abc:	00001301 	andeq	r1, r0, r1, lsl #6
     ac0:	0300051c 	movweq	r0, #1308	; 0x51c
     ac4:	3b0b3a0e 	blcc	2cf304 <__Stack_Size+0x2cef04>
     ac8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     acc:	1d00000a 	stcne	0, cr0, [r0, #-40]	; 0xffffffd8
     ad0:	00018289 	andeq	r8, r1, r9, lsl #5
     ad4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     ad8:	0013310c 	andseq	r3, r3, ip, lsl #2
     adc:	82891e00 	addhi	r1, r9, #0
     ae0:	01110101 	tsteq	r1, r1, lsl #2
     ae4:	310c4295 			; <UNDEFINED> instruction: 0x310c4295
     ae8:	1f000013 	svcne	0x00000013
     aec:	0c3f012e 	ldfeqs	f0, [pc], #-184	; a3c <__Stack_Size+0x63c>
     af0:	0b3a0e03 	bleq	e84304 <__Stack_Size+0xe83f04>
     af4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     af8:	01120111 	tsteq	r2, r1, lsl r1
     afc:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     b00:	0013010c 	andseq	r0, r3, ip, lsl #2
     b04:	82892000 	addhi	r2, r9, #0
     b08:	01110101 	tsteq	r1, r1, lsl #2
     b0c:	13011331 	movwne	r1, #4913	; 0x1331
     b10:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
     b14:	11010182 	smlabbne	r1, r2, r1, r0
     b18:	00133101 	andseq	r3, r3, r1, lsl #2
     b1c:	82892200 	addhi	r2, r9, #0
     b20:	01110001 	tsteq	r1, r1
     b24:	00001331 	andeq	r1, r0, r1, lsr r3
     b28:	03003423 	movweq	r3, #1059	; 0x423
     b2c:	3b0b3a0e 	blcc	2cf36c <__Stack_Size+0x2cef6c>
     b30:	3f13490b 	svccc	0x0013490b
     b34:	000a020c 	andeq	r0, sl, ip, lsl #4
     b38:	00342400 	eorseq	r2, r4, r0, lsl #8
     b3c:	0b3a0e03 	bleq	e84350 <__Stack_Size+0xe83f50>
     b40:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b44:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
     b48:	01250000 	teqeq	r5, r0
     b4c:	01134901 	tsteq	r3, r1, lsl #18
     b50:	26000013 			; <UNDEFINED> instruction: 0x26000013
     b54:	13490021 	movtne	r0, #36897	; 0x9021
     b58:	00000b2f 	andeq	r0, r0, pc, lsr #22
     b5c:	49002627 	stmdbmi	r0, {r0, r1, r2, r5, r9, sl, sp}
     b60:	28000013 	stmdacs	r0, {r0, r1, r4}
     b64:	13490035 	movtne	r0, #36917	; 0x9035
     b68:	34290000 	strtcc	r0, [r9], #-0
     b6c:	3a0e0300 	bcc	381774 <__Stack_Size+0x381374>
     b70:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b74:	020c3f13 	andeq	r3, ip, #76	; 0x4c
     b78:	2a00000a 	bcs	ba8 <__Stack_Size+0x7a8>
     b7c:	0b0b0024 	bleq	2c0c14 <__Stack_Size+0x2c0814>
     b80:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     b84:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     b88:	030c3f01 	movweq	r3, #52993	; 0xcf01
     b8c:	3b0b3a0e 	blcc	2cf3cc <__Stack_Size+0x2cefcc>
     b90:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     b94:	010c3c13 	tsteq	ip, r3, lsl ip
     b98:	2c000013 	stccs	0, cr0, [r0], {19}
     b9c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; aec <__Stack_Size+0x6ec>
     ba0:	0b3a0e03 	bleq	e843b4 <__Stack_Size+0xe83fb4>
     ba4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     ba8:	13010c3c 	movwne	r0, #7228	; 0x1c3c
     bac:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     bb0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     bb4:	3b0b3a0e 	blcc	2cf3f4 <__Stack_Size+0x2ceff4>
     bb8:	3c0c270b 	stccc	7, cr2, [ip], {11}
     bbc:	0013010c 	andseq	r0, r3, ip, lsl #2
     bc0:	002e2e00 	eoreq	r2, lr, r0, lsl #28
     bc4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     bc8:	0b3b0b3a 	bleq	ec38b8 <__Stack_Size+0xec34b8>
     bcc:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
     bd0:	2e2f0000 	cdpcs	0, 2, cr0, cr15, cr0, {0}
     bd4:	030c3f00 	movweq	r3, #52992	; 0xcf00
     bd8:	3b0b3a0e 	blcc	2cf418 <__Stack_Size+0x2cf018>
     bdc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     be0:	000c3c13 	andeq	r3, ip, r3, lsl ip
     be4:	11010000 	mrsne	r0, (UNDEF: 1)
     be8:	130e2501 	movwne	r2, #58625	; 0xe501
     bec:	1b0e030b 	blne	381820 <__Stack_Size+0x381420>
     bf0:	1106550e 	tstne	r6, lr, lsl #10
     bf4:	10015201 	andne	r5, r1, r1, lsl #4
     bf8:	02000006 	andeq	r0, r0, #6
     bfc:	0b0b0024 	bleq	2c0c94 <__Stack_Size+0x2c0894>
     c00:	0e030b3e 	vmoveq.16	d3[0], r0
     c04:	16030000 	strne	r0, [r3], -r0
     c08:	3a080300 	bcc	201810 <__Stack_Size+0x201410>
     c0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c10:	04000013 	streq	r0, [r0], #-19
     c14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     c18:	0b3b0b3a 	bleq	ec3908 <__Stack_Size+0xec3508>
     c1c:	00001349 	andeq	r1, r0, r9, asr #6
     c20:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     c24:	06000013 			; <UNDEFINED> instruction: 0x06000013
     c28:	0b0b0104 	bleq	2c1040 <__Stack_Size+0x2c0c40>
     c2c:	0b3b0b3a 	bleq	ec391c <__Stack_Size+0xec351c>
     c30:	00001301 	andeq	r1, r0, r1, lsl #6
     c34:	03002807 	movweq	r2, #2055	; 0x807
     c38:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     c3c:	01130800 	tsteq	r3, r0, lsl #16
     c40:	0b3a0b0b 	bleq	e83874 <__Stack_Size+0xe83474>
     c44:	1301053b 	movwne	r0, #5435	; 0x153b
     c48:	0d090000 	stceq	0, cr0, [r9, #-0]
     c4c:	3a080300 	bcc	201854 <__Stack_Size+0x201454>
     c50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c54:	000a3813 	andeq	r3, sl, r3, lsl r8
     c58:	000d0a00 	andeq	r0, sp, r0, lsl #20
     c5c:	0b3a0e03 	bleq	e84470 <__Stack_Size+0xe84070>
     c60:	1349053b 	movtne	r0, #38203	; 0x953b
     c64:	00000a38 	andeq	r0, r0, r8, lsr sl
     c68:	0300160b 	movweq	r1, #1547	; 0x60b
     c6c:	3b0b3a0e 	blcc	2cf4ac <__Stack_Size+0x2cf0ac>
     c70:	00134905 	andseq	r4, r3, r5, lsl #18
     c74:	000f0c00 	andeq	r0, pc, r0, lsl #24
     c78:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     c7c:	040d0000 	streq	r0, [sp], #-0
     c80:	0b0e0301 	bleq	38188c <__Stack_Size+0x38148c>
     c84:	3b0b3a0b 	blcc	2cf4b8 <__Stack_Size+0x2cf0b8>
     c88:	0013010b 	andseq	r0, r3, fp, lsl #2
     c8c:	012e0e00 	teqeq	lr, r0, lsl #28
     c90:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     c94:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c98:	0b200c27 	bleq	803d3c <__Stack_Size+0x80393c>
     c9c:	00001301 	andeq	r1, r0, r1, lsl #6
     ca0:	0300050f 	movweq	r0, #1295	; 0x50f
     ca4:	3b0b3a0e 	blcc	2cf4e4 <__Stack_Size+0x2cf0e4>
     ca8:	00134905 	andseq	r4, r3, r5, lsl #18
     cac:	012e1000 	teqeq	lr, r0
     cb0:	0b3a0e03 	bleq	e844c4 <__Stack_Size+0xe840c4>
     cb4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     cb8:	01120111 	tsteq	r2, r1, lsl r1
     cbc:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
     cc0:	0013010c 	andseq	r0, r3, ip, lsl #2
     cc4:	00051100 	andeq	r1, r5, r0, lsl #2
     cc8:	0b3a0e03 	bleq	e844dc <__Stack_Size+0xe840dc>
     ccc:	1349053b 	movtne	r0, #38203	; 0x953b
     cd0:	00000602 	andeq	r0, r0, r2, lsl #12
     cd4:	03000512 	movweq	r0, #1298	; 0x512
     cd8:	3b0b3a08 	blcc	2cf500 <__Stack_Size+0x2cf100>
     cdc:	02134905 	andseq	r4, r3, #81920	; 0x14000
     ce0:	1300000a 	movwne	r0, #10
     ce4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     ce8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     cec:	06021349 	streq	r1, [r2], -r9, asr #6
     cf0:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     cf4:	030c3f01 	movweq	r3, #52993	; 0xcf01
     cf8:	3b0b3a0e 	blcc	2cf538 <__Stack_Size+0x2cf138>
     cfc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
     d00:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d04:	97064001 	strls	r4, [r6, -r1]
     d08:	13010c42 	movwne	r0, #7234	; 0x1c42
     d0c:	34150000 	ldrcc	r0, [r5], #-0
     d10:	3a0e0300 	bcc	381918 <__Stack_Size+0x381518>
     d14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d18:	000b1c13 	andeq	r1, fp, r3, lsl ip
     d1c:	011d1600 	tsteq	sp, r0, lsl #12
     d20:	01111331 	tsteq	r1, r1, lsr r3
     d24:	0b580112 	bleq	1601174 <__Stack_Size+0x1600d74>
     d28:	00000b59 	andeq	r0, r0, r9, asr fp
     d2c:	31000517 	tstcc	r0, r7, lsl r5
     d30:	000b1c13 	andeq	r1, fp, r3, lsl ip
     d34:	010b1800 	tsteq	fp, r0, lsl #16
     d38:	01120111 	tsteq	r2, r1, lsl r1
     d3c:	05190000 	ldreq	r0, [r9, #-0]
     d40:	00133100 	andseq	r3, r3, r0, lsl #2
     d44:	82891a00 	addhi	r1, r9, #0
     d48:	01110101 	tsteq	r1, r1, lsl #2
     d4c:	00001331 	andeq	r1, r0, r1, lsr r3
     d50:	01828a1b 	orreq	r8, r2, fp, lsl sl
     d54:	910a0200 	mrsls	r0, R10_fiq
     d58:	00000a42 	andeq	r0, r0, r2, asr #20
     d5c:	3f012e1c 	svccc	0x00012e1c
     d60:	3a0e030c 	bcc	381998 <__Stack_Size+0x381598>
     d64:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d68:	1201110c 	andne	r1, r1, #3
     d6c:	970a4001 	strls	r4, [sl, -r1]
     d70:	13010c42 	movwne	r0, #7234	; 0x1c42
     d74:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     d78:	11000182 	smlabbne	r0, r2, r1, r0
     d7c:	0c429501 	cfstr64eq	mvdx9, [r2], {1}
     d80:	00001331 	andeq	r1, r0, r1, lsr r3
     d84:	31012e1e 	tstcc	r1, lr, lsl lr
     d88:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     d8c:	970a4001 	strls	r4, [sl, -r1]
     d90:	13010c42 	movwne	r0, #7234	; 0x1c42
     d94:	051f0000 	ldreq	r0, [pc, #-0]	; d9c <__Stack_Size+0x99c>
     d98:	02133100 	andseq	r3, r3, #0
     d9c:	20000006 	andcs	r0, r0, r6
     da0:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     da4:	06550152 			; <UNDEFINED> instruction: 0x06550152
     da8:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
     dac:	00001301 	andeq	r1, r0, r1, lsl #6
     db0:	55010b21 	strpl	r0, [r1, #-2849]	; 0xb21
     db4:	22000006 	andcs	r0, r0, #6
     db8:	01018289 	smlabbeq	r1, r9, r2, r8
     dbc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     dc0:	0013310c 	andseq	r3, r3, ip, lsl #2
     dc4:	012e2300 	teqeq	lr, r0, lsl #6
     dc8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     dcc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     dd0:	01110c27 	tsteq	r1, r7, lsr #24
     dd4:	06400112 			; <UNDEFINED> instruction: 0x06400112
     dd8:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     ddc:	24000013 	strcs	r0, [r0], #-19
     de0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     de4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     de8:	06021349 	streq	r1, [r2], -r9, asr #6
     dec:	34250000 	strtcc	r0, [r5], #-0
     df0:	3a0e0300 	bcc	3819f8 <__Stack_Size+0x3815f8>
     df4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     df8:	000a0213 	andeq	r0, sl, r3, lsl r2
     dfc:	82892600 	addhi	r2, r9, #0
     e00:	01110101 	tsteq	r1, r1, lsl #2
     e04:	13011331 	movwne	r1, #4913	; 0x1331
     e08:	05270000 	streq	r0, [r7, #-0]!
     e0c:	3a080300 	bcc	201a14 <__Stack_Size+0x201614>
     e10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e14:	00060213 	andeq	r0, r6, r3, lsl r2
     e18:	00342800 	eorseq	r2, r4, r0, lsl #16
     e1c:	0b3a0e03 	bleq	e84630 <__Stack_Size+0xe84230>
     e20:	1349053b 	movtne	r0, #38203	; 0x953b
     e24:	34290000 	strtcc	r0, [r9], #-0
     e28:	3a0e0300 	bcc	381a30 <__Stack_Size+0x381630>
     e2c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e30:	3c0c3f13 	stccc	15, cr3, [ip], {19}
     e34:	2a00000c 	bcs	e6c <__Stack_Size+0xa6c>
     e38:	13490101 	movtne	r0, #37121	; 0x9101
     e3c:	00001301 	andeq	r1, r0, r1, lsl #6
     e40:	4900212b 	stmdbmi	r0, {r0, r1, r3, r5, r8, sp}
     e44:	000b2f13 	andeq	r2, fp, r3, lsl pc
     e48:	00342c00 	eorseq	r2, r4, r0, lsl #24
     e4c:	0b3a0e03 	bleq	e84660 <__Stack_Size+0xe84260>
     e50:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e54:	0a020c3f 	beq	83f58 <__Stack_Size+0x83b58>
     e58:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     e5c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     e60:	3b0b3a0e 	blcc	2cf6a0 <__Stack_Size+0x2cf2a0>
     e64:	3c0c270b 	stccc	7, cr2, [ip], {11}
     e68:	0013010c 	andseq	r0, r3, ip, lsl #2
     e6c:	00052e00 	andeq	r2, r5, r0, lsl #28
     e70:	00001349 	andeq	r1, r0, r9, asr #6
     e74:	3f012e2f 	svccc	0x00012e2f
     e78:	3a0e030c 	bcc	381ab0 <__Stack_Size+0x3816b0>
     e7c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     e80:	010c3c0c 	tsteq	ip, ip, lsl #24
     e84:	30000013 	andcc	r0, r0, r3, lsl r0
     e88:	0c3f012e 	ldfeqs	f0, [pc], #-184	; dd8 <__Stack_Size+0x9d8>
     e8c:	0b3a0e03 	bleq	e846a0 <__Stack_Size+0xe842a0>
     e90:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
     e94:	00000c3c 	andeq	r0, r0, ip, lsr ip
     e98:	01110100 	tsteq	r1, r0, lsl #2
     e9c:	0b130e25 	bleq	4c4738 <__Stack_Size+0x4c4338>
     ea0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     ea4:	01110655 	tsteq	r1, r5, asr r6
     ea8:	06100152 			; <UNDEFINED> instruction: 0x06100152
     eac:	24020000 	strcs	r0, [r2], #-0
     eb0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     eb4:	000e030b 	andeq	r0, lr, fp, lsl #6
     eb8:	00160300 	andseq	r0, r6, r0, lsl #6
     ebc:	0b3a0803 	bleq	e82ed0 <__Stack_Size+0xe82ad0>
     ec0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec4:	16040000 	strne	r0, [r4], -r0
     ec8:	3a0e0300 	bcc	381ad0 <__Stack_Size+0x3816d0>
     ecc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ed0:	05000013 	streq	r0, [r0, #-19]
     ed4:	13490035 	movtne	r0, #36917	; 0x9035
     ed8:	04060000 	streq	r0, [r6], #-0
     edc:	3a0b0b01 	bcc	2c3ae8 <__Stack_Size+0x2c36e8>
     ee0:	010b3b0b 	tsteq	fp, fp, lsl #22
     ee4:	07000013 	smladeq	r0, r3, r0, r0
     ee8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     eec:	00000d1c 	andeq	r0, r0, ip, lsl sp
     ef0:	03002808 	movweq	r2, #2056	; 0x808
     ef4:	000d1c08 	andeq	r1, sp, r8, lsl #24
     ef8:	01130900 	tsteq	r3, r0, lsl #18
     efc:	0b3a0b0b 	bleq	e83b30 <__Stack_Size+0xe83730>
     f00:	1301053b 	movwne	r0, #5435	; 0x153b
     f04:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     f08:	3a080300 	bcc	201b10 <__Stack_Size+0x201710>
     f0c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f10:	000a3813 	andeq	r3, sl, r3, lsl r8
     f14:	000d0b00 	andeq	r0, sp, r0, lsl #22
     f18:	0b3a0e03 	bleq	e8472c <__Stack_Size+0xe8432c>
     f1c:	1349053b 	movtne	r0, #38203	; 0x953b
     f20:	00000a38 	andeq	r0, r0, r8, lsr sl
     f24:	0300160c 	movweq	r1, #1548	; 0x60c
     f28:	3b0b3a0e 	blcc	2cf768 <__Stack_Size+0x2cf368>
     f2c:	00134905 	andseq	r4, r3, r5, lsl #18
     f30:	012e0d00 	teqeq	lr, r0, lsl #26
     f34:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f3c:	13490c27 	movtne	r0, #39975	; 0x9c27
     f40:	13010b20 	movwne	r0, #6944	; 0x1b20
     f44:	340e0000 	strcc	r0, [lr], #-0
     f48:	3a0e0300 	bcc	381b50 <__Stack_Size+0x381750>
     f4c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f50:	0f000013 	svceq	0x00000013
     f54:	0c3f012e 	ldfeqs	f0, [pc], #-184	; ea4 <__Stack_Size+0xaa4>
     f58:	0b3a0e03 	bleq	e8476c <__Stack_Size+0xe8436c>
     f5c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
     f60:	01120111 	tsteq	r2, r1, lsl r1
     f64:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
     f68:	0013010c 	andseq	r0, r3, ip, lsl #2
     f6c:	00051000 	andeq	r1, r5, r0
     f70:	0b3a0e03 	bleq	e84784 <__Stack_Size+0xe84384>
     f74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f78:	00000602 	andeq	r0, r0, r2, lsl #12
     f7c:	3f002e11 	svccc	0x00002e11
     f80:	3a0e030c 	bcc	381bb8 <__Stack_Size+0x3817b8>
     f84:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f88:	1201110c 	andne	r1, r1, #3
     f8c:	970a4001 	strls	r4, [sl, -r1]
     f90:	00000c42 	andeq	r0, r0, r2, asr #24
     f94:	3f002e12 	svccc	0x00002e12
     f98:	3a0e030c 	bcc	381bd0 <__Stack_Size+0x3817d0>
     f9c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     fa0:	1113490c 	tstne	r3, ip, lsl #18
     fa4:	40011201 	andmi	r1, r1, r1, lsl #4
     fa8:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
     fac:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     fb0:	030c3f01 	movweq	r3, #52993	; 0xcf01
     fb4:	3b0b3a0e 	blcc	2cf7f4 <__Stack_Size+0x2cf3f4>
     fb8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     fbc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     fc0:	970a4001 	strls	r4, [sl, -r1]
     fc4:	13010c42 	movwne	r0, #7234	; 0x1c42
     fc8:	34140000 	ldrcc	r0, [r4], #-0
     fcc:	3a0e0300 	bcc	381bd4 <__Stack_Size+0x3817d4>
     fd0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     fd4:	00060213 	andeq	r0, r6, r3, lsl r2
     fd8:	012e1500 	teqeq	lr, r0, lsl #10
     fdc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     fe0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fe4:	01110c27 	tsteq	r1, r7, lsr #24
     fe8:	0a400112 	beq	1001438 <__Stack_Size+0x1001038>
     fec:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
     ff0:	16000013 			; <UNDEFINED> instruction: 0x16000013
     ff4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     ff8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ffc:	06021349 	streq	r1, [r2], -r9, asr #6
    1000:	05170000 	ldreq	r0, [r7, #-0]
    1004:	3a0e0300 	bcc	381c0c <__Stack_Size+0x38180c>
    1008:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    100c:	000a0213 	andeq	r0, sl, r3, lsl r2
    1010:	012e1800 	teqeq	lr, r0, lsl #16
    1014:	01111331 	tsteq	r1, r1, lsr r3
    1018:	0a400112 	beq	1001468 <__Stack_Size+0x1001068>
    101c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1020:	19000013 	stmdbne	r0, {r0, r1, r4}
    1024:	13310034 	teqne	r1, #52	; 0x34
    1028:	00000602 	andeq	r0, r0, r2, lsl #12
    102c:	31011d1a 	tstcc	r1, sl, lsl sp
    1030:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1034:	590b5801 	stmdbpl	fp, {r0, fp, ip, lr}
    1038:	1b000005 	blne	1054 <__Stack_Size+0xc54>
    103c:	0111010b 	tsteq	r1, fp, lsl #2
    1040:	00000112 	andeq	r0, r0, r2, lsl r1
    1044:	3100341c 	tstcc	r0, ip, lsl r4
    1048:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    104c:	0e03012e 	adfeqsp	f0, f3, #0.5
    1050:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1054:	0b200c27 	bleq	8040f8 <__Stack_Size+0x803cf8>
    1058:	00001301 	andeq	r1, r0, r1, lsl #6
    105c:	0300341e 	movweq	r3, #1054	; 0x41e
    1060:	3b0b3a08 	blcc	2cf888 <__Stack_Size+0x2cf488>
    1064:	00134905 	andseq	r4, r3, r5, lsl #18
    1068:	012e1f00 	teqeq	lr, r0, lsl #30
    106c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1070:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1074:	13490c27 	movtne	r0, #39975	; 0x9c27
    1078:	01120111 	tsteq	r2, r1, lsl r1
    107c:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    1080:	0013010c 	andseq	r0, r3, ip, lsl #2
    1084:	011d2000 	tsteq	sp, r0
    1088:	01111331 	tsteq	r1, r1, lsr r3
    108c:	0b580112 	bleq	16014dc <__Stack_Size+0x16010dc>
    1090:	13010559 	movwne	r0, #5465	; 0x1559
    1094:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
    1098:	11000182 	smlabbne	r0, r2, r1, r0
    109c:	00133101 	andseq	r3, r3, r1, lsl #2
    10a0:	82892200 	addhi	r2, r9, #0
    10a4:	01110101 	tsteq	r1, r1, lsl #2
    10a8:	13011331 	movwne	r1, #4913	; 0x1331
    10ac:	8a230000 	bhi	8c10b4 <__Stack_Size+0x8c0cb4>
    10b0:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    10b4:	0a42910a 	beq	10a54e4 <__Stack_Size+0x10a50e4>
    10b8:	89240000 	stmdbhi	r4!, {}	; <UNPREDICTABLE>
    10bc:	11010182 	smlabbne	r1, r2, r1, r0
    10c0:	00133101 	andseq	r3, r3, r1, lsl #2
    10c4:	012e2500 	teqeq	lr, r0, lsl #10
    10c8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    10cc:	0b3b0b3a 	bleq	ec3dbc <__Stack_Size+0xec39bc>
    10d0:	13490c27 	movtne	r0, #39975	; 0x9c27
    10d4:	01120111 	tsteq	r2, r1, lsl r1
    10d8:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    10dc:	0013010c 	andseq	r0, r3, ip, lsl #2
    10e0:	00342600 	eorseq	r2, r4, r0, lsl #12
    10e4:	0b3a0e03 	bleq	e848f8 <__Stack_Size+0xe844f8>
    10e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10ec:	00000602 	andeq	r0, r0, r2, lsl #12
    10f0:	3f012e27 	svccc	0x00012e27
    10f4:	3a0e030c 	bcc	381d2c <__Stack_Size+0x38192c>
    10f8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10fc:	1113490c 	tstne	r3, ip, lsl #18
    1100:	40011201 	andmi	r1, r1, r1, lsl #4
    1104:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1108:	01000000 	mrseq	r0, (UNDEF: 0)
    110c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1110:	0e030b13 	vmoveq.32	d3[0], r0
    1114:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
    1118:	01520111 	cmpeq	r2, r1, lsl r1
    111c:	00000610 	andeq	r0, r0, r0, lsl r6
    1120:	0b002402 	bleq	a130 <__Stack_Size+0x9d30>
    1124:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1128:	0300000e 	movweq	r0, #14
    112c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1130:	0b3b0b3a 	bleq	ec3e20 <__Stack_Size+0xec3a20>
    1134:	00001349 	andeq	r1, r0, r9, asr #6
    1138:	03001604 	movweq	r1, #1540	; 0x604
    113c:	3b0b3a0e 	blcc	2cf97c <__Stack_Size+0x2cf57c>
    1140:	0013490b 	andseq	r4, r3, fp, lsl #18
    1144:	00350500 	eorseq	r0, r5, r0, lsl #10
    1148:	00001349 	andeq	r1, r0, r9, asr #6
    114c:	0b010406 	bleq	4216c <__Stack_Size+0x41d6c>
    1150:	3b0b3a0b 	blcc	2cf984 <__Stack_Size+0x2cf584>
    1154:	0013010b 	andseq	r0, r3, fp, lsl #2
    1158:	00280700 	eoreq	r0, r8, r0, lsl #14
    115c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1160:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1164:	1c080300 	stcne	3, cr0, [r8], {-0}
    1168:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    116c:	0b0b0113 	bleq	2c15c0 <__Stack_Size+0x2c11c0>
    1170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1174:	00001301 	andeq	r1, r0, r1, lsl #6
    1178:	03000d0a 	movweq	r0, #3338	; 0xd0a
    117c:	3b0b3a08 	blcc	2cf9a4 <__Stack_Size+0x2cf5a4>
    1180:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1184:	0b00000a 	bleq	11b4 <__Stack_Size+0xdb4>
    1188:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    118c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1190:	00001349 	andeq	r1, r0, r9, asr #6
    1194:	3f012e0c 	svccc	0x00012e0c
    1198:	3a0e030c 	bcc	381dd0 <__Stack_Size+0x3819d0>
    119c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11a0:	1201110c 	andne	r1, r1, #3
    11a4:	970a4001 	strls	r4, [sl, -r1]
    11a8:	13010c42 	movwne	r0, #7234	; 0x1c42
    11ac:	050d0000 	streq	r0, [sp, #-0]
    11b0:	3a0e0300 	bcc	381db8 <__Stack_Size+0x3819b8>
    11b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11b8:	000a0213 	andeq	r0, sl, r3, lsl r2
    11bc:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    11c0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    11c4:	0b3b0b3a 	bleq	ec3eb4 <__Stack_Size+0xec3ab4>
    11c8:	01110c27 	tsteq	r1, r7, lsr #24
    11cc:	0a400112 	beq	100161c <__Stack_Size+0x100121c>
    11d0:	000c4297 	muleq	ip, r7, r2
    11d4:	012e0f00 	teqeq	lr, r0, lsl #30
    11d8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    11dc:	0b3b0b3a 	bleq	ec3ecc <__Stack_Size+0xec3acc>
    11e0:	13490c27 	movtne	r0, #39975	; 0x9c27
    11e4:	01120111 	tsteq	r2, r1, lsl r1
    11e8:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    11ec:	1000000c 	andne	r0, r0, ip
    11f0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    11f4:	0b3b0b3a 	bleq	ec3ee4 <__Stack_Size+0xec3ae4>
    11f8:	06021349 	streq	r1, [r2], -r9, asr #6
    11fc:	34110000 	ldrcc	r0, [r1], #-0
    1200:	3a0e0300 	bcc	381e08 <__Stack_Size+0x381a08>
    1204:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1208:	00060213 	andeq	r0, r6, r3, lsl r2
    120c:	11010000 	mrsne	r0, (UNDEF: 1)
    1210:	130e2501 	movwne	r2, #58625	; 0xe501
    1214:	1b0e030b 	blne	381e48 <__Stack_Size+0x381a48>
    1218:	1106550e 	tstne	r6, lr, lsl #10
    121c:	10015201 	andne	r5, r1, r1, lsl #4
    1220:	02000006 	andeq	r0, r0, #6
    1224:	0b0b0024 	bleq	2c12bc <__Stack_Size+0x2c0ebc>
    1228:	0e030b3e 	vmoveq.16	d3[0], r0
    122c:	16030000 	strne	r0, [r3], -r0
    1230:	3a080300 	bcc	201e38 <__Stack_Size+0x201a38>
    1234:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1238:	04000013 	streq	r0, [r0], #-19
    123c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1240:	0b3b0b3a 	bleq	ec3f30 <__Stack_Size+0xec3b30>
    1244:	00001349 	andeq	r1, r0, r9, asr #6
    1248:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    124c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1250:	0b0b0104 	bleq	2c1668 <__Stack_Size+0x2c1268>
    1254:	0b3b0b3a 	bleq	ec3f44 <__Stack_Size+0xec3b44>
    1258:	00001301 	andeq	r1, r0, r1, lsl #6
    125c:	03002807 	movweq	r2, #2055	; 0x807
    1260:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1264:	01130800 	tsteq	r3, r0, lsl #16
    1268:	0b3a0b0b 	bleq	e83e9c <__Stack_Size+0xe83a9c>
    126c:	1301053b 	movwne	r0, #5435	; 0x153b
    1270:	0d090000 	stceq	0, cr0, [r9, #-0]
    1274:	3a080300 	bcc	201e7c <__Stack_Size+0x201a7c>
    1278:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    127c:	000a3813 	andeq	r3, sl, r3, lsl r8
    1280:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1284:	0b3a0e03 	bleq	e84a98 <__Stack_Size+0xe84698>
    1288:	1349053b 	movtne	r0, #38203	; 0x953b
    128c:	00000a38 	andeq	r0, r0, r8, lsr sl
    1290:	0300160b 	movweq	r1, #1547	; 0x60b
    1294:	3b0b3a0e 	blcc	2cfad4 <__Stack_Size+0x2cf6d4>
    1298:	00134905 	andseq	r4, r3, r5, lsl #18
    129c:	01010c00 	tsteq	r1, r0, lsl #24
    12a0:	13011349 	movwne	r1, #4937	; 0x1349
    12a4:	210d0000 	mrscs	r0, (UNDEF: 13)
    12a8:	2f134900 	svccs	0x00134900
    12ac:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    12b0:	0b0b0113 	bleq	2c1704 <__Stack_Size+0x2c1304>
    12b4:	0b3b0b3a 	bleq	ec3fa4 <__Stack_Size+0xec3ba4>
    12b8:	00001301 	andeq	r1, r0, r1, lsl #6
    12bc:	03000d0f 	movweq	r0, #3343	; 0xd0f
    12c0:	3b0b3a0e 	blcc	2cfb00 <__Stack_Size+0x2cf700>
    12c4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    12c8:	1000000a 	andne	r0, r0, sl
    12cc:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 121c <__Stack_Size+0xe1c>
    12d0:	0b3a0e03 	bleq	e84ae4 <__Stack_Size+0xe846e4>
    12d4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    12d8:	01120111 	tsteq	r2, r1, lsl r1
    12dc:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    12e0:	0013010c 	andseq	r0, r3, ip, lsl #2
    12e4:	00051100 	andeq	r1, r5, r0, lsl #2
    12e8:	0b3a0e03 	bleq	e84afc <__Stack_Size+0xe846fc>
    12ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12f0:	00000602 	andeq	r0, r0, r2, lsl #12
    12f4:	01828912 	orreq	r8, r2, r2, lsl r9
    12f8:	31011101 	tstcc	r1, r1, lsl #2
    12fc:	00130113 	andseq	r0, r3, r3, lsl r1
    1300:	828a1300 	addhi	r1, sl, #0
    1304:	0a020001 	beq	81310 <__Stack_Size+0x80f10>
    1308:	000a4291 	muleq	sl, r1, r2
    130c:	82891400 	addhi	r1, r9, #0
    1310:	01110101 	tsteq	r1, r1, lsl #2
    1314:	310c4295 			; <UNDEFINED> instruction: 0x310c4295
    1318:	15000013 	strne	r0, [r0, #-19]
    131c:	0b0b000f 	bleq	2c1360 <__Stack_Size+0x2c0f60>
    1320:	00001349 	andeq	r1, r0, r9, asr #6
    1324:	03000516 	movweq	r0, #1302	; 0x516
    1328:	3b0b3a0e 	blcc	2cfb68 <__Stack_Size+0x2cf768>
    132c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1330:	1700000a 	strne	r0, [r0, -sl]
    1334:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1338:	0b3b0b3a 	bleq	ec4028 <__Stack_Size+0xec3c28>
    133c:	06021349 	streq	r1, [r2], -r9, asr #6
    1340:	34180000 	ldrcc	r0, [r8], #-0
    1344:	3a080300 	bcc	201f4c <__Stack_Size+0x201b4c>
    1348:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    134c:	00060213 	andeq	r0, r6, r3, lsl r2
    1350:	012e1900 	teqeq	lr, r0, lsl #18
    1354:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1358:	0b3b0b3a 	bleq	ec4048 <__Stack_Size+0xec3c48>
    135c:	01110c27 	tsteq	r1, r7, lsr #24
    1360:	0a400112 	beq	10017b0 <__Stack_Size+0x10013b0>
    1364:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1368:	1a000013 	bne	13bc <__Stack_Size+0xfbc>
    136c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 12bc <__Stack_Size+0xebc>
    1370:	0b3a0e03 	bleq	e84b84 <__Stack_Size+0xe84784>
    1374:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1378:	01111349 	tsteq	r1, r9, asr #6
    137c:	0a400112 	beq	10017cc <__Stack_Size+0x10013cc>
    1380:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1384:	1b000013 	blne	13d8 <__Stack_Size+0xfd8>
    1388:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 12d8 <__Stack_Size+0xed8>
    138c:	0b3a0e03 	bleq	e84ba0 <__Stack_Size+0xe847a0>
    1390:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1394:	01111349 	tsteq	r1, r9, asr #6
    1398:	0a400112 	beq	10017e8 <__Stack_Size+0x10013e8>
    139c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    13a0:	1c000013 	stcne	0, cr0, [r0], {19}
    13a4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    13a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13ac:	06021349 	streq	r1, [r2], -r9, asr #6
    13b0:	051d0000 	ldreq	r0, [sp, #-0]
    13b4:	3a0e0300 	bcc	381fbc <__Stack_Size+0x381bbc>
    13b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13bc:	000a0213 	andeq	r0, sl, r3, lsl r2
    13c0:	00341e00 	eorseq	r1, r4, r0, lsl #28
    13c4:	0b3a0e03 	bleq	e84bd8 <__Stack_Size+0xe847d8>
    13c8:	1349053b 	movtne	r0, #38203	; 0x953b
    13cc:	00000602 	andeq	r0, r0, r2, lsl #12
    13d0:	3f012e1f 	svccc	0x00012e1f
    13d4:	3a0e030c 	bcc	38200c <__Stack_Size+0x381c0c>
    13d8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    13dc:	1201110c 	andne	r1, r1, #3
    13e0:	970a4001 	strls	r4, [sl, -r1]
    13e4:	13010c42 	movwne	r0, #7234	; 0x1c42
    13e8:	34200000 	strtcc	r0, [r0], #-0
    13ec:	3a080300 	bcc	201ff4 <__Stack_Size+0x201bf4>
    13f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13f4:	00060213 	andeq	r0, r6, r3, lsl r2
    13f8:	012e2100 	teqeq	lr, r0, lsl #2
    13fc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1400:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1404:	01110c27 	tsteq	r1, r7, lsr #24
    1408:	06400112 			; <UNDEFINED> instruction: 0x06400112
    140c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    1410:	22000013 	andcs	r0, r0, #19
    1414:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1364 <__Stack_Size+0xf64>
    1418:	0b3a0e03 	bleq	e84c2c <__Stack_Size+0xe8482c>
    141c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1420:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1424:	49000523 	stmdbmi	r0, {r0, r1, r5, r8, sl}
    1428:	00000013 	andeq	r0, r0, r3, lsl r0
    142c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1430:	030b130e 	movweq	r1, #45838	; 0xb30e
    1434:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1438:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    143c:	00061001 	andeq	r1, r6, r1
    1440:	00240200 	eoreq	r0, r4, r0, lsl #4
    1444:	0b3e0b0b 	bleq	f84078 <__Stack_Size+0xf83c78>
    1448:	00000e03 	andeq	r0, r0, r3, lsl #28
    144c:	03001603 	movweq	r1, #1539	; 0x603
    1450:	3b0b3a08 	blcc	2cfc78 <__Stack_Size+0x2cf878>
    1454:	0013490b 	andseq	r4, r3, fp, lsl #18
    1458:	00160400 	andseq	r0, r6, r0, lsl #8
    145c:	0b3a0e03 	bleq	e84c70 <__Stack_Size+0xe84870>
    1460:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1464:	35050000 	strcc	r0, [r5, #-0]
    1468:	00134900 	andseq	r4, r3, r0, lsl #18
    146c:	00260600 	eoreq	r0, r6, r0, lsl #12
    1470:	00001349 	andeq	r1, r0, r9, asr #6
    1474:	0b010407 	bleq	42498 <__Stack_Size+0x42098>
    1478:	3b0b3a0b 	blcc	2cfcac <__Stack_Size+0x2cf8ac>
    147c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1480:	00280800 	eoreq	r0, r8, r0, lsl #16
    1484:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1488:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    148c:	1c080300 	stcne	3, cr0, [r8], {-0}
    1490:	0a00000d 	beq	14cc <__Stack_Size+0x10cc>
    1494:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    1498:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    149c:	00001301 	andeq	r1, r0, r1, lsl #6
    14a0:	03000d0b 	movweq	r0, #3339	; 0xd0b
    14a4:	3b0b3a0e 	blcc	2cfce4 <__Stack_Size+0x2cf8e4>
    14a8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    14ac:	0c00000a 	stceq	0, cr0, [r0], {10}
    14b0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    14b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    14b8:	0a381349 	beq	e061e4 <__Stack_Size+0xe05de4>
    14bc:	010d0000 	mrseq	r0, (UNDEF: 13)
    14c0:	01134901 	tsteq	r3, r1, lsl #18
    14c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    14c8:	13490021 	movtne	r0, #36897	; 0x9021
    14cc:	00000b2f 	andeq	r0, r0, pc, lsr #22
    14d0:	0300160f 	movweq	r1, #1551	; 0x60f
    14d4:	3b0b3a0e 	blcc	2cfd14 <__Stack_Size+0x2cf914>
    14d8:	00134905 	andseq	r4, r3, r5, lsl #18
    14dc:	01131000 	tsteq	r3, r0
    14e0:	0b3a0b0b 	bleq	e84114 <__Stack_Size+0xe83d14>
    14e4:	1301053b 	movwne	r0, #5435	; 0x153b
    14e8:	13110000 	tstne	r1, #0
    14ec:	3a0b0b01 	bcc	2c40f8 <__Stack_Size+0x2c3cf8>
    14f0:	010b3b0b 	tsteq	fp, fp, lsl #22
    14f4:	12000013 	andne	r0, r0, #19
    14f8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    14fc:	0b3b0b3a 	bleq	ec41ec <__Stack_Size+0xec3dec>
    1500:	0a381349 	beq	e0622c <__Stack_Size+0xe05e2c>
    1504:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1508:	030c3f01 	movweq	r3, #52993	; 0xcf01
    150c:	3b0b3a0e 	blcc	2cfd4c <__Stack_Size+0x2cf94c>
    1510:	110c270b 	tstne	ip, fp, lsl #14
    1514:	40011201 	andmi	r1, r1, r1, lsl #4
    1518:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    151c:	00001301 	andeq	r1, r0, r1, lsl #6
    1520:	03003414 	movweq	r3, #1044	; 0x414
    1524:	3b0b3a0e 	blcc	2cfd64 <__Stack_Size+0x2cf964>
    1528:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    152c:	15000006 	strne	r0, [r0, #-6]
    1530:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1534:	0b3b0b3a 	bleq	ec4224 <__Stack_Size+0xec3e24>
    1538:	06021349 	streq	r1, [r2], -r9, asr #6
    153c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
    1540:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1544:	3b0b3a0e 	blcc	2cfd84 <__Stack_Size+0x2cf984>
    1548:	110c270b 	tstne	ip, fp, lsl #14
    154c:	40011201 	andmi	r1, r1, r1, lsl #4
    1550:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1554:	00001301 	andeq	r1, r0, r1, lsl #6
    1558:	0b000f17 	bleq	51bc <__Stack_Size+0x4dbc>
    155c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1560:	00051800 	andeq	r1, r5, r0, lsl #16
    1564:	0b3a0e03 	bleq	e84d78 <__Stack_Size+0xe84978>
    1568:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    156c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1570:	01828919 	orreq	r8, r2, r9, lsl r9
    1574:	95011100 	strls	r1, [r1, #-256]	; 0x100
    1578:	13310c42 	teqne	r1, #16896	; 0x4200
    157c:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    1580:	11010182 	smlabbne	r1, r2, r1, r0
    1584:	0c429501 	cfstr64eq	mvdx9, [r2], {1}
    1588:	00001331 	andeq	r1, r0, r1, lsr r3
    158c:	01828a1b 	orreq	r8, r2, fp, lsl sl
    1590:	910a0200 	mrsls	r0, R10_fiq
    1594:	00000a42 	andeq	r0, r0, r2, asr #20
    1598:	3f012e1c 	svccc	0x00012e1c
    159c:	3a0e030c 	bcc	3821d4 <__Stack_Size+0x381dd4>
    15a0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15a4:	1113490c 	tstne	r3, ip, lsl #18
    15a8:	40011201 	andmi	r1, r1, r1, lsl #4
    15ac:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    15b0:	00001301 	andeq	r1, r0, r1, lsl #6
    15b4:	3f002e1d 	svccc	0x00002e1d
    15b8:	3a0e030c 	bcc	3821f0 <__Stack_Size+0x381df0>
    15bc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    15c0:	1113490c 	tstne	r3, ip, lsl #18
    15c4:	40011201 	andmi	r1, r1, r1, lsl #4
    15c8:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    15cc:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
    15d0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    15d4:	3b0b3a0e 	blcc	2cfe14 <__Stack_Size+0x2cfa14>
    15d8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    15dc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    15e0:	970a4001 	strls	r4, [sl, -r1]
    15e4:	13010c42 	movwne	r0, #7234	; 0x1c42
    15e8:	051f0000 	ldreq	r0, [pc, #-0]	; 15f0 <__Stack_Size+0x11f0>
    15ec:	3a0e0300 	bcc	3821f4 <__Stack_Size+0x381df4>
    15f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    15f4:	00060213 	andeq	r0, r6, r3, lsl r2
    15f8:	00342000 	eorseq	r2, r4, r0
    15fc:	0b3a0e03 	bleq	e84e10 <__Stack_Size+0xe84a10>
    1600:	1349053b 	movtne	r0, #38203	; 0x953b
    1604:	00000602 	andeq	r0, r0, r2, lsl #12
    1608:	03003421 	movweq	r3, #1057	; 0x421
    160c:	3b0b3a08 	blcc	2cfe34 <__Stack_Size+0x2cfa34>
    1610:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1614:	22000006 	andcs	r0, r0, #6
    1618:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1568 <__Stack_Size+0x1168>
    161c:	0b3a0e03 	bleq	e84e30 <__Stack_Size+0xe84a30>
    1620:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    1624:	01120111 	tsteq	r2, r1, lsl r1
    1628:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    162c:	0013010c 	andseq	r0, r3, ip, lsl #2
    1630:	00052300 	andeq	r2, r5, r0, lsl #6
    1634:	0b3a0e03 	bleq	e84e48 <__Stack_Size+0xe84a48>
    1638:	1349053b 	movtne	r0, #38203	; 0x953b
    163c:	00000a02 	andeq	r0, r0, r2, lsl #20
    1640:	3f012e24 	svccc	0x00012e24
    1644:	3a0e030c 	bcc	38227c <__Stack_Size+0x381e7c>
    1648:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    164c:	1201110c 	andne	r1, r1, #3
    1650:	97064001 	strls	r4, [r6, -r1]
    1654:	13010c42 	movwne	r0, #7234	; 0x1c42
    1658:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
    165c:	11000182 	smlabbne	r0, r2, r1, r0
    1660:	00133101 	andseq	r3, r3, r1, lsl #2
    1664:	002e2600 	eoreq	r2, lr, r0, lsl #12
    1668:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    166c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1670:	01110c27 	tsteq	r1, r7, lsr #24
    1674:	0a400112 	beq	1001ac4 <__Stack_Size+0x10016c4>
    1678:	000c4297 	muleq	ip, r7, r2
    167c:	002e2700 	eoreq	r2, lr, r0, lsl #14
    1680:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1684:	0b3b0b3a 	bleq	ec4374 <__Stack_Size+0xec3f74>
    1688:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
    168c:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
    1690:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1694:	3b0b3a0e 	blcc	2cfed4 <__Stack_Size+0x2cfad4>
    1698:	3c0c270b 	stccc	7, cr2, [ip], {11}
    169c:	0013010c 	andseq	r0, r3, ip, lsl #2
    16a0:	00052900 	andeq	r2, r5, r0, lsl #18
    16a4:	00001349 	andeq	r1, r0, r9, asr #6
    16a8:	3f002e2a 	svccc	0x00002e2a
    16ac:	3a0e030c 	bcc	3822e4 <__Stack_Size+0x381ee4>
    16b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    16b4:	3c13490c 	ldccc	9, cr4, [r3], {12}
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    16c0:	030b130e 	movweq	r1, #45838	; 0xb30e
    16c4:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    16c8:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    16cc:	00061001 	andeq	r1, r6, r1
    16d0:	00240200 	eoreq	r0, r4, r0, lsl #4
    16d4:	0b3e0b0b 	bleq	f84308 <__Stack_Size+0xf83f08>
    16d8:	00000e03 	andeq	r0, r0, r3, lsl #28
    16dc:	03001603 	movweq	r1, #1539	; 0x603
    16e0:	3b0b3a08 	blcc	2cff08 <__Stack_Size+0x2cfb08>
    16e4:	0013490b 	andseq	r4, r3, fp, lsl #18
    16e8:	00260400 	eoreq	r0, r6, r0, lsl #8
    16ec:	00001349 	andeq	r1, r0, r9, asr #6
    16f0:	03001605 	movweq	r1, #1541	; 0x605
    16f4:	3b0b3a0e 	blcc	2cff34 <__Stack_Size+0x2cfb34>
    16f8:	0013490b 	andseq	r4, r3, fp, lsl #18
    16fc:	00350600 	eorseq	r0, r5, r0, lsl #12
    1700:	00001349 	andeq	r1, r0, r9, asr #6
    1704:	0b010407 	bleq	42728 <__Stack_Size+0x42328>
    1708:	3b0b3a0b 	blcc	2cff3c <__Stack_Size+0x2cfb3c>
    170c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1710:	00280800 	eoreq	r0, r8, r0, lsl #16
    1714:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1718:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    171c:	1c080300 	stcne	3, cr0, [r8], {-0}
    1720:	0a00000d 	beq	175c <__Stack_Size+0x135c>
    1724:	0b0b0113 	bleq	2c1b78 <__Stack_Size+0x2c1778>
    1728:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    172c:	00001301 	andeq	r1, r0, r1, lsl #6
    1730:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1734:	3b0b3a08 	blcc	2cff5c <__Stack_Size+0x2cfb5c>
    1738:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    173c:	0c00000a 	stceq	0, cr0, [r0], {10}
    1740:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1744:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1748:	0a381349 	beq	e06474 <__Stack_Size+0xe06074>
    174c:	160d0000 	strne	r0, [sp], -r0
    1750:	3a0e0300 	bcc	382358 <__Stack_Size+0x381f58>
    1754:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1758:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    175c:	0b0b0113 	bleq	2c1bb0 <__Stack_Size+0x2c17b0>
    1760:	0b3b0b3a 	bleq	ec4450 <__Stack_Size+0xec4050>
    1764:	00001301 	andeq	r1, r0, r1, lsl #6
    1768:	03000d0f 	movweq	r0, #3343	; 0xd0f
    176c:	3b0b3a0e 	blcc	2cffac <__Stack_Size+0x2cfbac>
    1770:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1774:	1000000a 	andne	r0, r0, sl
    1778:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 16c8 <__Stack_Size+0x12c8>
    177c:	0b3a0e03 	bleq	e84f90 <__Stack_Size+0xe84b90>
    1780:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1784:	01120111 	tsteq	r2, r1, lsl r1
    1788:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    178c:	1100000c 	tstne	r0, ip
    1790:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 16e0 <__Stack_Size+0x12e0>
    1794:	0b3a0e03 	bleq	e84fa8 <__Stack_Size+0xe84ba8>
    1798:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    179c:	01120111 	tsteq	r2, r1, lsl r1
    17a0:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    17a4:	0013010c 	andseq	r0, r3, ip, lsl #2
    17a8:	00051200 	andeq	r1, r5, r0, lsl #4
    17ac:	0b3a0e03 	bleq	e84fc0 <__Stack_Size+0xe84bc0>
    17b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17b4:	00000602 	andeq	r0, r0, r2, lsl #12
    17b8:	03003413 	movweq	r3, #1043	; 0x413
    17bc:	3b0b3a0e 	blcc	2cfffc <__Stack_Size+0x2cfbfc>
    17c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    17c4:	14000006 	strne	r0, [r0], #-6
    17c8:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1718 <__Stack_Size+0x1318>
    17cc:	0b3a0e03 	bleq	e84fe0 <__Stack_Size+0xe84be0>
    17d0:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    17d4:	01120111 	tsteq	r2, r1, lsl r1
    17d8:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    17dc:	0013010c 	andseq	r0, r3, ip, lsl #2
    17e0:	00051500 	andeq	r1, r5, r0, lsl #10
    17e4:	0b3a0e03 	bleq	e84ff8 <__Stack_Size+0xe84bf8>
    17e8:	1349053b 	movtne	r0, #38203	; 0x953b
    17ec:	00000a02 	andeq	r0, r0, r2, lsl #20
    17f0:	03000516 	movweq	r0, #1302	; 0x516
    17f4:	3b0b3a0e 	blcc	2d0034 <__Stack_Size+0x2cfc34>
    17f8:	02134905 	andseq	r4, r3, #81920	; 0x14000
    17fc:	17000006 	strne	r0, [r0, -r6]
    1800:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1804:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1808:	06021349 	streq	r1, [r2], -r9, asr #6
    180c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    1810:	030c3f00 	movweq	r3, #52992	; 0xcf00
    1814:	3b0b3a0e 	blcc	2d0054 <__Stack_Size+0x2cfc54>
    1818:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    181c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1820:	970a4001 	strls	r4, [sl, -r1]
    1824:	00000c42 	andeq	r0, r0, r2, asr #24
    1828:	3f012e19 	svccc	0x00012e19
    182c:	3a0e030c 	bcc	382464 <__Stack_Size+0x382064>
    1830:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1834:	1201110c 	andne	r1, r1, #3
    1838:	97064001 	strls	r4, [r6, -r1]
    183c:	13010c42 	movwne	r0, #7234	; 0x1c42
    1840:	341a0000 	ldrcc	r0, [sl], #-0
    1844:	3a080300 	bcc	20244c <__Stack_Size+0x20204c>
    1848:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    184c:	00060213 	andeq	r0, r6, r3, lsl r2
    1850:	000f1b00 	andeq	r1, pc, r0, lsl #22
    1854:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1858:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
    185c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    1868:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    186c:	970a4001 	strls	r4, [sl, -r1]
    1870:	13010c42 	movwne	r0, #7234	; 0x1c42
    1874:	2e1d0000 	cdpcs	0, 1, cr0, cr13, cr0, {0}
    1878:	030c3f01 	movweq	r3, #52993	; 0xcf01
    187c:	3b0b3a0e 	blcc	2d00bc <__Stack_Size+0x2cfcbc>
    1880:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1884:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1888:	97064001 	strls	r4, [r6, -r1]
    188c:	13010c42 	movwne	r0, #7234	; 0x1c42
    1890:	891e0000 	ldmdbhi	lr, {}	; <UNPREDICTABLE>
    1894:	11010182 	smlabbne	r1, r2, r1, r0
    1898:	01133101 	tsteq	r3, r1, lsl #2
    189c:	1f000013 	svcne	0x00000013
    18a0:	0001828a 	andeq	r8, r1, sl, lsl #5
    18a4:	42910a02 	addsmi	r0, r1, #8192	; 0x2000
    18a8:	2000000a 	andcs	r0, r0, sl
    18ac:	01018289 	smlabbeq	r1, r9, r2, r8
    18b0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    18b4:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    18b8:	030c3f00 	movweq	r3, #52992	; 0xcf00
    18bc:	3b0b3a0e 	blcc	2d00fc <__Stack_Size+0x2cfcfc>
    18c0:	110c2705 	tstne	ip, r5, lsl #14
    18c4:	40011201 	andmi	r1, r1, r1, lsl #4
    18c8:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    18cc:	01220000 	teqeq	r2, r0
    18d0:	01134901 	tsteq	r3, r1, lsl #18
    18d4:	23000013 	movwcs	r0, #19
    18d8:	13490021 	movtne	r0, #36897	; 0x9021
    18dc:	00000b2f 	andeq	r0, r0, pc, lsr #22
    18e0:	03003424 	movweq	r3, #1060	; 0x424
    18e4:	3b0b3a0e 	blcc	2d0124 <__Stack_Size+0x2cfd24>
    18e8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    18ec:	0000000a 	andeq	r0, r0, sl
    18f0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    18f4:	030b130e 	movweq	r1, #45838	; 0xb30e
    18f8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    18fc:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    1900:	00061001 	andeq	r1, r6, r1
    1904:	00240200 	eoreq	r0, r4, r0, lsl #4
    1908:	0b3e0b0b 	bleq	f8453c <__Stack_Size+0xf8413c>
    190c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1910:	03001603 	movweq	r1, #1539	; 0x603
    1914:	3b0b3a08 	blcc	2d013c <__Stack_Size+0x2cfd3c>
    1918:	0013490b 	andseq	r4, r3, fp, lsl #18
    191c:	00160400 	andseq	r0, r6, r0, lsl #8
    1920:	0b3a0e03 	bleq	e85134 <__Stack_Size+0xe84d34>
    1924:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1928:	35050000 	strcc	r0, [r5, #-0]
    192c:	00134900 	andseq	r4, r3, r0, lsl #18
    1930:	01040600 	tsteq	r4, r0, lsl #12
    1934:	0b3a0b0b 	bleq	e84568 <__Stack_Size+0xe84168>
    1938:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    193c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1940:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1944:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1948:	08030028 	stmdaeq	r3, {r3, r5}
    194c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1950:	0b011309 	bleq	4657c <__Stack_Size+0x4617c>
    1954:	3b0b3a0b 	blcc	2d0188 <__Stack_Size+0x2cfd88>
    1958:	00130105 	andseq	r0, r3, r5, lsl #2
    195c:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1960:	0b3a0803 	bleq	e83974 <__Stack_Size+0xe83574>
    1964:	1349053b 	movtne	r0, #38203	; 0x953b
    1968:	00000a38 	andeq	r0, r0, r8, lsr sl
    196c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1970:	3b0b3a0e 	blcc	2d01b0 <__Stack_Size+0x2cfdb0>
    1974:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1978:	0c00000a 	stceq	0, cr0, [r0], {10}
    197c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1980:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1984:	00001349 	andeq	r1, r0, r9, asr #6
    1988:	0b01130d 	bleq	465c4 <__Stack_Size+0x461c4>
    198c:	3b0b3a0b 	blcc	2d01c0 <__Stack_Size+0x2cfdc0>
    1990:	0013010b 	andseq	r0, r3, fp, lsl #2
    1994:	000d0e00 	andeq	r0, sp, r0, lsl #28
    1998:	0b3a0e03 	bleq	e851ac <__Stack_Size+0xe84dac>
    199c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    19a0:	00000a38 	andeq	r0, r0, r8, lsr sl
    19a4:	3f012e0f 	svccc	0x00012e0f
    19a8:	3a0e030c 	bcc	3825e0 <__Stack_Size+0x3821e0>
    19ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    19b0:	010b200c 	tsteq	fp, ip
    19b4:	10000013 	andne	r0, r0, r3, lsl r0
    19b8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    19bc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    19c0:	00001349 	andeq	r1, r0, r9, asr #6
    19c4:	03003411 	movweq	r3, #1041	; 0x411
    19c8:	3b0b3a0e 	blcc	2d0208 <__Stack_Size+0x2cfe08>
    19cc:	00134905 	andseq	r4, r3, r5, lsl #18
    19d0:	000f1200 	andeq	r1, pc, r0, lsl #4
    19d4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    19d8:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    19dc:	3a0e0301 	bcc	3825e8 <__Stack_Size+0x3821e8>
    19e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    19e4:	1201110c 	andne	r1, r1, #3
    19e8:	97064001 	strls	r4, [r6, -r1]
    19ec:	13010c42 	movwne	r0, #7234	; 0x1c42
    19f0:	05140000 	ldreq	r0, [r4, #-0]
    19f4:	3a0e0300 	bcc	3825fc <__Stack_Size+0x3821fc>
    19f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    19fc:	000a0213 	andeq	r0, sl, r3, lsl r2
    1a00:	00051500 	andeq	r1, r5, r0, lsl #10
    1a04:	0b3a0e03 	bleq	e85218 <__Stack_Size+0xe84e18>
    1a08:	1349053b 	movtne	r0, #38203	; 0x953b
    1a0c:	00000602 	andeq	r0, r0, r2, lsl #12
    1a10:	03003416 	movweq	r3, #1046	; 0x416
    1a14:	3b0b3a0e 	blcc	2d0254 <__Stack_Size+0x2cfe54>
    1a18:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1a1c:	17000006 	strne	r0, [r0, -r6]
    1a20:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1a24:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a28:	06021349 	streq	r1, [r2], -r9, asr #6
    1a2c:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    1a30:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1a34:	3b0b3a0e 	blcc	2d0274 <__Stack_Size+0x2cfe74>
    1a38:	110c270b 	tstne	ip, fp, lsl #14
    1a3c:	40011201 	andmi	r1, r1, r1, lsl #4
    1a40:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1a44:	00001301 	andeq	r1, r0, r1, lsl #6
    1a48:	03000519 	movweq	r0, #1305	; 0x519
    1a4c:	3b0b3a0e 	blcc	2d028c <__Stack_Size+0x2cfe8c>
    1a50:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1a54:	1a000006 	bne	1a74 <__Stack_Size+0x1674>
    1a58:	01018289 	smlabbeq	r1, r9, r2, r8
    1a5c:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1a60:	00001301 	andeq	r1, r0, r1, lsl #6
    1a64:	01828a1b 	orreq	r8, r2, fp, lsl sl
    1a68:	910a0200 	mrsls	r0, R10_fiq
    1a6c:	00000a42 	andeq	r0, r0, r2, asr #20
    1a70:	0182891c 	orreq	r8, r2, ip, lsl r9
    1a74:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1a78:	13310c42 	teqne	r1, #16896	; 0x4200
    1a7c:	00001301 	andeq	r1, r0, r1, lsl #6
    1a80:	0182891d 	orreq	r8, r2, sp, lsl r9
    1a84:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1a88:	13310c42 	teqne	r1, #16896	; 0x4200
    1a8c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
    1a90:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1a94:	3b0b3a0e 	blcc	2d02d4 <__Stack_Size+0x2cfed4>
    1a98:	110c270b 	tstne	ip, fp, lsl #14
    1a9c:	40011201 	andmi	r1, r1, r1, lsl #4
    1aa0:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    1aa4:	00001301 	andeq	r1, r0, r1, lsl #6
    1aa8:	0300051f 	movweq	r0, #1311	; 0x51f
    1aac:	3b0b3a0e 	blcc	2d02ec <__Stack_Size+0x2cfeec>
    1ab0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ab4:	2000000a 	andcs	r0, r0, sl
    1ab8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1abc:	0b3b0b3a 	bleq	ec47ac <__Stack_Size+0xec43ac>
    1ac0:	06021349 	streq	r1, [r2], -r9, asr #6
    1ac4:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    1ac8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1acc:	3b0b3a0e 	blcc	2d030c <__Stack_Size+0x2cff0c>
    1ad0:	110c2705 	tstne	ip, r5, lsl #14
    1ad4:	40011201 	andmi	r1, r1, r1, lsl #4
    1ad8:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1adc:	00001301 	andeq	r1, r0, r1, lsl #6
    1ae0:	3f012e22 	svccc	0x00012e22
    1ae4:	3a0e030c 	bcc	38271c <__Stack_Size+0x38231c>
    1ae8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1aec:	1201110c 	andne	r1, r1, #3
    1af0:	970a4001 	strls	r4, [sl, -r1]
    1af4:	13010c42 	movwne	r0, #7234	; 0x1c42
    1af8:	1d230000 	stcne	0, cr0, [r3, #-0]
    1afc:	11133101 	tstne	r3, r1, lsl #2
    1b00:	58011201 	stmdapl	r1, {r0, r9, ip}
    1b04:	0005590b 	andeq	r5, r5, fp, lsl #18
    1b08:	00052400 	andeq	r2, r5, r0, lsl #8
    1b0c:	06021331 			; <UNDEFINED> instruction: 0x06021331
    1b10:	05250000 	streq	r0, [r5, #-0]!
    1b14:	02133100 	andseq	r3, r3, #0
    1b18:	2600000a 	strcs	r0, [r0], -sl
    1b1c:	0111010b 	tsteq	r1, fp, lsl #2
    1b20:	00000112 	andeq	r0, r0, r2, lsl r1
    1b24:	31003427 	tstcc	r0, r7, lsr #8
    1b28:	00060213 	andeq	r0, r6, r3, lsl r2
    1b2c:	011d2800 	tsteq	sp, r0, lsl #16
    1b30:	01111331 	tsteq	r1, r1, lsr r3
    1b34:	0b580112 	bleq	1601f84 <__Stack_Size+0x1601b84>
    1b38:	13010559 	movwne	r0, #5465	; 0x1559
    1b3c:	89290000 	stmdbhi	r9!, {}	; <UNPREDICTABLE>
    1b40:	11000182 	smlabbne	r0, r2, r1, r0
    1b44:	00133101 	andseq	r3, r3, r1, lsl #2
    1b48:	82892a00 	addhi	r2, r9, #0
    1b4c:	01110101 	tsteq	r1, r1, lsl #2
    1b50:	00001331 	andeq	r1, r0, r1, lsr r3
    1b54:	31012e2b 	tstcc	r1, fp, lsr #28
    1b58:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b5c:	970a4001 	strls	r4, [sl, -r1]
    1b60:	13010c42 	movwne	r0, #7234	; 0x1c42
    1b64:	2e2c0000 	cdpcs	0, 2, cr0, cr12, cr0, {0}
    1b68:	3a0e0301 	bcc	382774 <__Stack_Size+0x382374>
    1b6c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1b70:	010b200c 	tsteq	fp, ip
    1b74:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    1b78:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b80:	00001349 	andeq	r1, r0, r9, asr #6
    1b84:	31011d2e 	tstcc	r1, lr, lsr #26
    1b88:	55015213 	strpl	r5, [r1, #-531]	; 0x213
    1b8c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    1b90:	00130105 	andseq	r0, r3, r5, lsl #2
    1b94:	010b2f00 	tsteq	fp, r0, lsl #30
    1b98:	00000655 	andeq	r0, r0, r5, asr r6
    1b9c:	3f012e30 	svccc	0x00012e30
    1ba0:	3a0e030c 	bcc	3827d8 <__Stack_Size+0x3823d8>
    1ba4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1ba8:	1113490c 	tstne	r3, ip, lsl #18
    1bac:	40011201 	andmi	r1, r1, r1, lsl #4
    1bb0:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    1bb4:	00001301 	andeq	r1, r0, r1, lsl #6
    1bb8:	3f012e31 	svccc	0x00012e31
    1bbc:	3a0e030c 	bcc	3827f4 <__Stack_Size+0x3823f4>
    1bc0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1bc4:	010c3c0c 	tsteq	ip, ip, lsl #24
    1bc8:	32000013 	andcc	r0, r0, #19
    1bcc:	13490005 	movtne	r0, #36869	; 0x9005
    1bd0:	2e330000 	cdpcs	0, 3, cr0, cr3, cr0, {0}
    1bd4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1bd8:	3b0b3a0e 	blcc	2d0418 <__Stack_Size+0x2d0018>
    1bdc:	3c0c2705 	stccc	7, cr2, [ip], {5}
    1be0:	0000000c 	andeq	r0, r0, ip
    1be4:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1be8:	030b130e 	movweq	r1, #45838	; 0xb30e
    1bec:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1bf0:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    1bf4:	00061001 	andeq	r1, r6, r1
    1bf8:	00240200 	eoreq	r0, r4, r0, lsl #4
    1bfc:	0b3e0b0b 	bleq	f84830 <__Stack_Size+0xf84430>
    1c00:	00000e03 	andeq	r0, r0, r3, lsl #28
    1c04:	03001603 	movweq	r1, #1539	; 0x603
    1c08:	3b0b3a08 	blcc	2d0430 <__Stack_Size+0x2d0030>
    1c0c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1c10:	00160400 	andseq	r0, r6, r0, lsl #8
    1c14:	0b3a0e03 	bleq	e85428 <__Stack_Size+0xe85028>
    1c18:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c1c:	35050000 	strcc	r0, [r5, #-0]
    1c20:	00134900 	andseq	r4, r3, r0, lsl #18
    1c24:	00260600 	eoreq	r0, r6, r0, lsl #12
    1c28:	00001349 	andeq	r1, r0, r9, asr #6
    1c2c:	0b010407 	bleq	42c50 <__Stack_Size+0x42850>
    1c30:	3b0b3a0b 	blcc	2d0464 <__Stack_Size+0x2d0064>
    1c34:	0013010b 	andseq	r0, r3, fp, lsl #2
    1c38:	00280800 	eoreq	r0, r8, r0, lsl #16
    1c3c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1c40:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    1c44:	1c080300 	stcne	3, cr0, [r8], {-0}
    1c48:	0a00000d 	beq	1c84 <__Stack_Size+0x1884>
    1c4c:	0b0b0113 	bleq	2c20a0 <__Stack_Size+0x2c1ca0>
    1c50:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c54:	00001301 	andeq	r1, r0, r1, lsl #6
    1c58:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1c5c:	3b0b3a0e 	blcc	2d049c <__Stack_Size+0x2d009c>
    1c60:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1c64:	0c00000a 	stceq	0, cr0, [r0], {10}
    1c68:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1c6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1c70:	0a381349 	beq	e0699c <__Stack_Size+0xe0659c>
    1c74:	160d0000 	strne	r0, [sp], -r0
    1c78:	3a0e0300 	bcc	382880 <__Stack_Size+0x382480>
    1c7c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c80:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1c84:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 1bd4 <__Stack_Size+0x17d4>
    1c88:	0b3a0e03 	bleq	e8549c <__Stack_Size+0xe8509c>
    1c8c:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1c90:	01120111 	tsteq	r2, r1, lsl r1
    1c94:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    1c98:	0013010c 	andseq	r0, r3, ip, lsl #2
    1c9c:	00050f00 	andeq	r0, r5, r0, lsl #30
    1ca0:	0b3a0e03 	bleq	e854b4 <__Stack_Size+0xe850b4>
    1ca4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1ca8:	00000a02 	andeq	r0, r0, r2, lsl #20
    1cac:	03000510 	movweq	r0, #1296	; 0x510
    1cb0:	3b0b3a0e 	blcc	2d04f0 <__Stack_Size+0x2d00f0>
    1cb4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1cb8:	11000006 	tstne	r0, r6
    1cbc:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 1c0c <__Stack_Size+0x180c>
    1cc0:	0b3a0e03 	bleq	e854d4 <__Stack_Size+0xe850d4>
    1cc4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    1cc8:	01111349 	tsteq	r1, r9, asr #6
    1ccc:	0a400112 	beq	100211c <__Stack_Size+0x1001d1c>
    1cd0:	000c4297 	muleq	ip, r7, r2
    1cd4:	012e1200 	teqeq	lr, r0, lsl #4
    1cd8:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1cdc:	0b3b0b3a 	bleq	ec49cc <__Stack_Size+0xec45cc>
    1ce0:	13490c27 	movtne	r0, #39975	; 0x9c27
    1ce4:	01120111 	tsteq	r2, r1, lsl r1
    1ce8:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    1cec:	1300000c 	movwne	r0, #12
    1cf0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1cf4:	0b3b0b3a 	bleq	ec49e4 <__Stack_Size+0xec45e4>
    1cf8:	06021349 	streq	r1, [r2], -r9, asr #6
    1cfc:	34140000 	ldrcc	r0, [r4], #-0
    1d00:	3a080300 	bcc	202908 <__Stack_Size+0x202508>
    1d04:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d08:	00060213 	andeq	r0, r6, r3, lsl r2
    1d0c:	11010000 	mrsne	r0, (UNDEF: 1)
    1d10:	130e2501 	movwne	r2, #58625	; 0xe501
    1d14:	1b0e030b 	blne	382948 <__Stack_Size+0x382548>
    1d18:	1106550e 	tstne	r6, lr, lsl #10
    1d1c:	10015201 	andne	r5, r1, r1, lsl #4
    1d20:	02000006 	andeq	r0, r0, #6
    1d24:	0b0b0024 	bleq	2c1dbc <__Stack_Size+0x2c19bc>
    1d28:	0e030b3e 	vmoveq.16	d3[0], r0
    1d2c:	16030000 	strne	r0, [r3], -r0
    1d30:	3a080300 	bcc	202938 <__Stack_Size+0x202538>
    1d34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d38:	04000013 	streq	r0, [r0], #-19
    1d3c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1d40:	0b3b0b3a 	bleq	ec4a30 <__Stack_Size+0xec4630>
    1d44:	00001349 	andeq	r1, r0, r9, asr #6
    1d48:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    1d4c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1d50:	0b0b0104 	bleq	2c2168 <__Stack_Size+0x2c1d68>
    1d54:	0b3b0b3a 	bleq	ec4a44 <__Stack_Size+0xec4644>
    1d58:	00001301 	andeq	r1, r0, r1, lsl #6
    1d5c:	03002807 	movweq	r2, #2055	; 0x807
    1d60:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1d64:	00280800 	eoreq	r0, r8, r0, lsl #16
    1d68:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1d6c:	13090000 	movwne	r0, #36864	; 0x9000
    1d70:	3a0b0b01 	bcc	2c497c <__Stack_Size+0x2c457c>
    1d74:	01053b0b 	tsteq	r5, fp, lsl #22
    1d78:	0a000013 	beq	1dcc <__Stack_Size+0x19cc>
    1d7c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1d80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d84:	0a381349 	beq	e06ab0 <__Stack_Size+0xe066b0>
    1d88:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1d8c:	3a0e0300 	bcc	382994 <__Stack_Size+0x382594>
    1d90:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d94:	000a3813 	andeq	r3, sl, r3, lsl r8
    1d98:	00160c00 	andseq	r0, r6, r0, lsl #24
    1d9c:	0b3a0e03 	bleq	e855b0 <__Stack_Size+0xe851b0>
    1da0:	1349053b 	movtne	r0, #38203	; 0x953b
    1da4:	130d0000 	movwne	r0, #53248	; 0xd000
    1da8:	3a0b0b01 	bcc	2c49b4 <__Stack_Size+0x2c45b4>
    1dac:	010b3b0b 	tsteq	fp, fp, lsl #22
    1db0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1db4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1db8:	0b3b0b3a 	bleq	ec4aa8 <__Stack_Size+0xec46a8>
    1dbc:	0a381349 	beq	e06ae8 <__Stack_Size+0xe066e8>
    1dc0:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    1dc4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1dc8:	3b0b3a0e 	blcc	2d0608 <__Stack_Size+0x2d0208>
    1dcc:	110c270b 	tstne	ip, fp, lsl #14
    1dd0:	40011201 	andmi	r1, r1, r1, lsl #4
    1dd4:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1dd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1ddc:	03000510 	movweq	r0, #1296	; 0x510
    1de0:	3b0b3a0e 	blcc	2d0620 <__Stack_Size+0x2d0220>
    1de4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1de8:	11000006 	tstne	r0, r6
    1dec:	01018289 	smlabbeq	r1, r9, r2, r8
    1df0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1df4:	00001301 	andeq	r1, r0, r1, lsl #6
    1df8:	01828a12 	orreq	r8, r2, r2, lsl sl
    1dfc:	910a0200 	mrsls	r0, R10_fiq
    1e00:	00000a42 	andeq	r0, r0, r2, asr #20
    1e04:	01828913 	orreq	r8, r2, r3, lsl r9
    1e08:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1e0c:	13310c42 	teqne	r1, #16896	; 0x4200
    1e10:	00001301 	andeq	r1, r0, r1, lsl #6
    1e14:	01828914 	orreq	r8, r2, r4, lsl r9
    1e18:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1e1c:	13310c42 	teqne	r1, #16896	; 0x4200
    1e20:	0f150000 	svceq	0x00150000
    1e24:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1e28:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1e2c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1e30:	0b3b0b3a 	bleq	ec4b20 <__Stack_Size+0xec4720>
    1e34:	06021349 	streq	r1, [r2], -r9, asr #6
    1e38:	34170000 	ldrcc	r0, [r7], #-0
    1e3c:	3a0e0300 	bcc	382a44 <__Stack_Size+0x382644>
    1e40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e44:	000a0213 	andeq	r0, sl, r3, lsl r2
    1e48:	82891800 	addhi	r1, r9, #0
    1e4c:	01110101 	tsteq	r1, r1, lsl #2
    1e50:	00001331 	andeq	r1, r0, r1, lsr r3
    1e54:	3f012e19 	svccc	0x00012e19
    1e58:	3a0e030c 	bcc	382a90 <__Stack_Size+0x382690>
    1e5c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1e60:	1201110c 	andne	r1, r1, #3
    1e64:	970a4001 	strls	r4, [sl, -r1]
    1e68:	13010c42 	movwne	r0, #7234	; 0x1c42
    1e6c:	051a0000 	ldreq	r0, [sl, #-0]
    1e70:	3a0e0300 	bcc	382a78 <__Stack_Size+0x382678>
    1e74:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e78:	000a0213 	andeq	r0, sl, r3, lsl r2
    1e7c:	00341b00 	eorseq	r1, r4, r0, lsl #22
    1e80:	0b3a0e03 	bleq	e85694 <__Stack_Size+0xe85294>
    1e84:	1349053b 	movtne	r0, #38203	; 0x953b
    1e88:	00000602 	andeq	r0, r0, r2, lsl #12
    1e8c:	3f012e1c 	svccc	0x00012e1c
    1e90:	3a0e030c 	bcc	382ac8 <__Stack_Size+0x3826c8>
    1e94:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1e98:	1201110c 	andne	r1, r1, #3
    1e9c:	970a4001 	strls	r4, [sl, -r1]
    1ea0:	13010c42 	movwne	r0, #7234	; 0x1c42
    1ea4:	051d0000 	ldreq	r0, [sp, #-0]
    1ea8:	3a0e0300 	bcc	382ab0 <__Stack_Size+0x3826b0>
    1eac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1eb0:	000a0213 	andeq	r0, sl, r3, lsl r2
    1eb4:	00051e00 	andeq	r1, r5, r0, lsl #28
    1eb8:	0b3a0e03 	bleq	e856cc <__Stack_Size+0xe852cc>
    1ebc:	1349053b 	movtne	r0, #38203	; 0x953b
    1ec0:	00000602 	andeq	r0, r0, r2, lsl #12
    1ec4:	3f012e1f 	svccc	0x00012e1f
    1ec8:	3a0e030c 	bcc	382b00 <__Stack_Size+0x382700>
    1ecc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1ed0:	1201110c 	andne	r1, r1, #3
    1ed4:	97064001 	strls	r4, [r6, -r1]
    1ed8:	13010c42 	movwne	r0, #7234	; 0x1c42
    1edc:	34200000 	strtcc	r0, [r0], #-0
    1ee0:	3a0e0300 	bcc	382ae8 <__Stack_Size+0x3826e8>
    1ee4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ee8:	000a0213 	andeq	r0, sl, r3, lsl r2
    1eec:	012e2100 	teqeq	lr, r0, lsl #2
    1ef0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1ef4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1ef8:	13490c27 	movtne	r0, #39975	; 0x9c27
    1efc:	01120111 	tsteq	r2, r1, lsl r1
    1f00:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    1f04:	0013010c 	andseq	r0, r3, ip, lsl #2
    1f08:	012e2200 	teqeq	lr, r0, lsl #4
    1f0c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1f10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1f14:	13490c27 	movtne	r0, #39975	; 0x9c27
    1f18:	01120111 	tsteq	r2, r1, lsl r1
    1f1c:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    1f20:	0013010c 	andseq	r0, r3, ip, lsl #2
    1f24:	00342300 	eorseq	r2, r4, r0, lsl #6
    1f28:	0b3a0e03 	bleq	e8573c <__Stack_Size+0xe8533c>
    1f2c:	1349053b 	movtne	r0, #38203	; 0x953b
    1f30:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
    1f34:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1f38:	3b0b3a0e 	blcc	2d0778 <__Stack_Size+0x2d0378>
    1f3c:	3c0c2705 	stccc	7, cr2, [ip], {5}
    1f40:	0013010c 	andseq	r0, r3, ip, lsl #2
    1f44:	00052500 	andeq	r2, r5, r0, lsl #10
    1f48:	00001349 	andeq	r1, r0, r9, asr #6
    1f4c:	00110100 	andseq	r0, r1, r0, lsl #2
    1f50:	01110610 	tsteq	r1, r0, lsl r6
    1f54:	08030112 	stmdaeq	r3, {r1, r4, r8}
    1f58:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    1f5c:	00000513 	andeq	r0, r0, r3, lsl r5
    1f60:	01110100 	tsteq	r1, r0, lsl #2
    1f64:	0b130e25 	bleq	4c5800 <__Stack_Size+0x4c5400>
    1f68:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1f6c:	01110655 	tsteq	r1, r5, asr r6
    1f70:	06100152 			; <UNDEFINED> instruction: 0x06100152
    1f74:	2e020000 	cdpcs	0, 0, cr0, cr2, cr0, {0}
    1f78:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1f7c:	3b0b3a0e 	blcc	2d07bc <__Stack_Size+0x2d03bc>
    1f80:	110c270b 	tstne	ip, fp, lsl #14
    1f84:	40011201 	andmi	r1, r1, r1, lsl #4
    1f88:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    1f8c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f90:	03003403 	movweq	r3, #1027	; 0x403
    1f94:	3b0b3a0e 	blcc	2d07d4 <__Stack_Size+0x2d03d4>
    1f98:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f9c:	00340400 	eorseq	r0, r4, r0, lsl #8
    1fa0:	0b3a0e03 	bleq	e857b4 <__Stack_Size+0xe853b4>
    1fa4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fa8:	00000602 	andeq	r0, r0, r2, lsl #12
    1fac:	01828905 	orreq	r8, r2, r5, lsl #18
    1fb0:	31011100 	mrscc	r1, (UNDEF: 17)
    1fb4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1fb8:	0b0b000f 	bleq	2c1ffc <__Stack_Size+0x2c1bfc>
    1fbc:	00001349 	andeq	r1, r0, r9, asr #6
    1fc0:	0b002407 	bleq	afe4 <__Stack_Size+0xabe4>
    1fc4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1fc8:	0800000e 	stmdaeq	r0, {r1, r2, r3}
    1fcc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1fd0:	0b3b0b3a 	bleq	ec4cc0 <__Stack_Size+0xec48c0>
    1fd4:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 1eb8 <__Stack_Size+0x1ab8>
    1fd8:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1fdc:	03003409 	movweq	r3, #1033	; 0x409
    1fe0:	3b0b3a0e 	blcc	2d0820 <__Stack_Size+0x2d0420>
    1fe4:	3c0c3f0b 	stccc	15, cr3, [ip], {11}
    1fe8:	0a00000c 	beq	2020 <__Stack_Size+0x1c20>
    1fec:	13490101 	movtne	r0, #37121	; 0x9101
    1ff0:	00001301 	andeq	r1, r0, r1, lsl #6
    1ff4:	4900210b 	stmdbmi	r0, {r0, r1, r3, r8, sp}
    1ff8:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1ffc:	00150c00 	andseq	r0, r5, r0, lsl #24
    2000:	00000c27 	andeq	r0, r0, r7, lsr #24
    2004:	0300340d 	movweq	r3, #1037	; 0x40d
    2008:	3b0b3a0e 	blcc	2d0848 <__Stack_Size+0x2d0448>
    200c:	3f13490b 	svccc	0x0013490b
    2010:	000a020c 	andeq	r0, sl, ip, lsl #4
    2014:	00260e00 	eoreq	r0, r6, r0, lsl #28
    2018:	00001349 	andeq	r1, r0, r9, asr #6
    201c:	3f002e0f 	svccc	0x00002e0f
    2020:	3a0e030c 	bcc	382c58 <__Stack_Size+0x382858>
    2024:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2028:	3c13490c 	ldccc	9, cr4, [r3], {12}
    202c:	1000000c 	andne	r0, r0, ip
    2030:	0b0b0024 	bleq	2c20c8 <__Stack_Size+0x2c1cc8>
    2034:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    2038:	01000000 	mrseq	r0, (UNDEF: 0)
    203c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2040:	0e030b13 	vmoveq.32	d3[0], r0
    2044:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
    2048:	01520111 	cmpeq	r2, r1, lsl r1
    204c:	00000610 	andeq	r0, r0, r0, lsl r6
    2050:	0b002402 	bleq	b060 <__Stack_Size+0xac60>
    2054:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2058:	0300000e 	movweq	r0, #14
    205c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2060:	0b3b0b3a 	bleq	ec4d50 <__Stack_Size+0xec4950>
    2064:	00001349 	andeq	r1, r0, r9, asr #6
    2068:	0b000f04 	bleq	5c80 <__Stack_Size+0x5880>
    206c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2070:	01040500 	tsteq	r4, r0, lsl #10
    2074:	0b0b0e03 	bleq	2c5888 <__Stack_Size+0x2c5488>
    2078:	0b3b0b3a 	bleq	ec4d68 <__Stack_Size+0xec4968>
    207c:	00001301 	andeq	r1, r0, r1, lsl #6
    2080:	03002806 	movweq	r2, #2054	; 0x806
    2084:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    2088:	00160700 	andseq	r0, r6, r0, lsl #14
    208c:	0b3a0e03 	bleq	e858a0 <__Stack_Size+0xe854a0>
    2090:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2094:	13080000 	movwne	r0, #32768	; 0x8000
    2098:	0b0e0301 	bleq	382ca4 <__Stack_Size+0x3828a4>
    209c:	3b0b3a0b 	blcc	2d08d0 <__Stack_Size+0x2d04d0>
    20a0:	0013010b 	andseq	r0, r3, fp, lsl #2
    20a4:	000d0900 	andeq	r0, sp, r0, lsl #18
    20a8:	0b3a0e03 	bleq	e858bc <__Stack_Size+0xe854bc>
    20ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20b0:	00000a38 	andeq	r0, r0, r8, lsr sl
    20b4:	2701150a 	strcs	r1, [r1, -sl, lsl #10]
    20b8:	0113490c 	tsteq	r3, ip, lsl #18
    20bc:	0b000013 	bleq	2110 <__Stack_Size+0x1d10>
    20c0:	13490005 	movtne	r0, #36869	; 0x9005
    20c4:	130c0000 	movwne	r0, #49152	; 0xc000
    20c8:	0b080301 	bleq	202cd4 <__Stack_Size+0x2028d4>
    20cc:	3b0b3a0b 	blcc	2d0900 <__Stack_Size+0x2d0500>
    20d0:	0013010b 	andseq	r0, r3, fp, lsl #2
    20d4:	000d0d00 	andeq	r0, sp, r0, lsl #26
    20d8:	0b3a0803 	bleq	e840ec <__Stack_Size+0xe83cec>
    20dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20e0:	00000a38 	andeq	r0, r0, r8, lsr sl
    20e4:	0b01170e 	bleq	47d24 <__Stack_Size+0x47924>
    20e8:	3b0b3a0b 	blcc	2d091c <__Stack_Size+0x2d051c>
    20ec:	0013010b 	andseq	r0, r3, fp, lsl #2
    20f0:	000d0f00 	andeq	r0, sp, r0, lsl #30
    20f4:	0b3a0803 	bleq	e84108 <__Stack_Size+0xe83d08>
    20f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20fc:	15100000 	ldrne	r0, [r0, #-0]
    2100:	000c2700 	andeq	r2, ip, r0, lsl #14
    2104:	000f1100 	andeq	r1, pc, r0, lsl #2
    2108:	00000b0b 	andeq	r0, r0, fp, lsl #22
    210c:	3f002e12 	svccc	0x00002e12
    2110:	3a0e030c 	bcc	382d48 <__Stack_Size+0x382948>
    2114:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2118:	1201110c 	andne	r1, r1, #3
    211c:	96064001 	strls	r4, [r6], -r1
    2120:	00000c42 	andeq	r0, r0, r2, asr #24
    2124:	03003413 	movweq	r3, #1043	; 0x413
    2128:	3b0b3a0e 	blcc	2d0968 <__Stack_Size+0x2d0568>
    212c:	3f13490b 	svccc	0x0013490b
    2130:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    2134:	00341400 	eorseq	r1, r4, r0, lsl #8
    2138:	0b3a0e03 	bleq	e8594c <__Stack_Size+0xe8554c>
    213c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2140:	0a020c3f 	beq	85244 <__Stack_Size+0x84e44>
    2144:	01000000 	mrseq	r0, (UNDEF: 0)
    2148:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    214c:	0e030b13 	vmoveq.32	d3[0], r0
    2150:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
    2154:	01520111 	cmpeq	r2, r1, lsl r1
    2158:	00000610 	andeq	r0, r0, r0, lsl r6
    215c:	0b002402 	bleq	b16c <__Stack_Size+0xad6c>
    2160:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2164:	0300000e 	movweq	r0, #14
    2168:	08030016 	stmdaeq	r3, {r1, r2, r4}
    216c:	0b3b0b3a 	bleq	ec4e5c <__Stack_Size+0xec4a5c>
    2170:	00001349 	andeq	r1, r0, r9, asr #6
    2174:	0b010404 	bleq	4318c <__Stack_Size+0x42d8c>
    2178:	3b0b3a0b 	blcc	2d09ac <__Stack_Size+0x2d05ac>
    217c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2180:	00280500 	eoreq	r0, r8, r0, lsl #10
    2184:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2188:	16060000 	strne	r0, [r6], -r0
    218c:	3a0e0300 	bcc	382d94 <__Stack_Size+0x382994>
    2190:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2194:	07000013 	smladeq	r0, r3, r0, r0
    2198:	0e030104 	adfeqs	f0, f3, f4
    219c:	0b3a0b0b 	bleq	e84dd0 <__Stack_Size+0xe849d0>
    21a0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    21a4:	13080000 	movwne	r0, #32768	; 0x8000
    21a8:	0b0e0301 	bleq	382db4 <__Stack_Size+0x3829b4>
    21ac:	3b0b3a0b 	blcc	2d09e0 <__Stack_Size+0x2d05e0>
    21b0:	0013010b 	andseq	r0, r3, fp, lsl #2
    21b4:	000d0900 	andeq	r0, sp, r0, lsl #18
    21b8:	0b3a0e03 	bleq	e859cc <__Stack_Size+0xe855cc>
    21bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    21c0:	00000a38 	andeq	r0, r0, r8, lsr sl
    21c4:	0b000f0a 	bleq	5df4 <__Stack_Size+0x59f4>
    21c8:	0013490b 	andseq	r4, r3, fp, lsl #18
    21cc:	01150b00 	tsteq	r5, r0, lsl #22
    21d0:	13490c27 	movtne	r0, #39975	; 0x9c27
    21d4:	00001301 	andeq	r1, r0, r1, lsl #6
    21d8:	4900050c 	stmdbmi	r0, {r2, r3, r8, sl}
    21dc:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    21e0:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
    21e4:	0b3a0b0b 	bleq	e84e18 <__Stack_Size+0xe84a18>
    21e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    21ec:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    21f0:	3a080300 	bcc	202df8 <__Stack_Size+0x2029f8>
    21f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    21f8:	000a3813 	andeq	r3, sl, r3, lsl r8
    21fc:	01170f00 	tsteq	r7, r0, lsl #30
    2200:	0b3a0b0b 	bleq	e84e34 <__Stack_Size+0xe84a34>
    2204:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2208:	0d100000 	ldceq	0, cr0, [r0, #-0]
    220c:	3a080300 	bcc	202e14 <__Stack_Size+0x202a14>
    2210:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2214:	11000013 	tstne	r0, r3, lsl r0
    2218:	0c270015 	stceq	0, cr0, [r7], #-84	; 0xffffffac
    221c:	0f120000 	svceq	0x00120000
    2220:	000b0b00 	andeq	r0, fp, r0, lsl #22
    2224:	012e1300 	teqeq	lr, r0, lsl #6
    2228:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    222c:	0b3b0b3a 	bleq	ec4f1c <__Stack_Size+0xec4b1c>
    2230:	13490c27 	movtne	r0, #39975	; 0x9c27
    2234:	01120111 	tsteq	r2, r1, lsl r1
    2238:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
    223c:	0013010c 	andseq	r0, r3, ip, lsl #2
    2240:	00051400 	andeq	r1, r5, r0, lsl #8
    2244:	0b3a0e03 	bleq	e85a58 <__Stack_Size+0xe85658>
    2248:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    224c:	00000602 	andeq	r0, r0, r2, lsl #12
    2250:	11010b15 	tstne	r1, r5, lsl fp
    2254:	01011201 	tsteq	r1, r1, lsl #4
    2258:	16000013 			; <UNDEFINED> instruction: 0x16000013
    225c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2260:	0b3b0b3a 	bleq	ec4f50 <__Stack_Size+0xec4b50>
    2264:	06021349 	streq	r1, [r2], -r9, asr #6
    2268:	0b170000 	bleq	5c2270 <__Stack_Size+0x5c1e70>
    226c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    2270:	18000001 	stmdane	r0, {r0}
    2274:	0e03012e 	adfeqsp	f0, f3, #0.5
    2278:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    227c:	01110c27 	tsteq	r1, r7, lsr #24
    2280:	06400112 			; <UNDEFINED> instruction: 0x06400112
    2284:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    2288:	19000013 	stmdbne	r0, {r0, r1, r4}
    228c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2290:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2294:	06021349 	streq	r1, [r2], -r9, asr #6
    2298:	0a1a0000 	beq	6822a0 <__Stack_Size+0x681ea0>
    229c:	3a0e0300 	bcc	382ea4 <__Stack_Size+0x382aa4>
    22a0:	11053b0b 	tstne	r5, fp, lsl #22
    22a4:	1b000001 	blne	22b0 <__Stack_Size+0x1eb0>
    22a8:	01018289 	smlabbeq	r1, r9, r2, r8
    22ac:	13010111 	movwne	r0, #4369	; 0x1111
    22b0:	8a1c0000 	bhi	7022b8 <__Stack_Size+0x701eb8>
    22b4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    22b8:	0a42910a 	beq	10a66e8 <__Stack_Size+0x10a62e8>
    22bc:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
    22c0:	11010182 	smlabbne	r1, r2, r1, r0
    22c4:	01133101 	tsteq	r3, r1, lsl #2
    22c8:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    22cc:	01018289 	smlabbeq	r1, r9, r2, r8
    22d0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    22d4:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    22d8:	030c3f00 	movweq	r3, #52992	; 0xcf00
    22dc:	3b0b3a0e 	blcc	2d0b1c <__Stack_Size+0x2d071c>
    22e0:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    22e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    22e8:	96064001 	strls	r4, [r6], -r1
    22ec:	00000c42 	andeq	r0, r0, r2, asr #24
    22f0:	03003420 	movweq	r3, #1056	; 0x420
    22f4:	3b0b3a08 	blcc	2d0b1c <__Stack_Size+0x2d071c>
    22f8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    22fc:	21000006 	tstcs	r0, r6
    2300:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2304:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2308:	00001349 	andeq	r1, r0, r9, asr #6
    230c:	03003422 	movweq	r3, #1058	; 0x422
    2310:	3b0b3a08 	blcc	2d0b38 <__Stack_Size+0x2d0738>
    2314:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2318:	23000006 	movwcs	r0, #6
    231c:	00018289 	andeq	r8, r1, r9, lsl #5
    2320:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2324:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
    2328:	030c3f01 	movweq	r3, #52993	; 0xcf01
    232c:	3b0b3a0e 	blcc	2d0b6c <__Stack_Size+0x2d076c>
    2330:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    2334:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2338:	96064001 	strls	r4, [r6], -r1
    233c:	13010c42 	movwne	r0, #7234	; 0x1c42
    2340:	0b250000 	bleq	942348 <__Stack_Size+0x941f48>
    2344:	01065501 	tsteq	r6, r1, lsl #10
    2348:	26000013 			; <UNDEFINED> instruction: 0x26000013
    234c:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 229c <__Stack_Size+0x1e9c>
    2350:	0b3a0e03 	bleq	e85b64 <__Stack_Size+0xe85764>
    2354:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    2358:	01111349 	tsteq	r1, r9, asr #6
    235c:	06400112 			; <UNDEFINED> instruction: 0x06400112
    2360:	000c4296 	muleq	ip, r6, r2
    2364:	012e2700 	teqeq	lr, r0, lsl #14
    2368:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    236c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2370:	13490c27 	movtne	r0, #39975	; 0x9c27
    2374:	01120111 	tsteq	r2, r1, lsl r1
    2378:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    237c:	0013010c 	andseq	r0, r3, ip, lsl #2
    2380:	00052800 	andeq	r2, r5, r0, lsl #16
    2384:	0b3a0e03 	bleq	e85b98 <__Stack_Size+0xe85798>
    2388:	1349053b 	movtne	r0, #38203	; 0x953b
    238c:	00000602 	andeq	r0, r0, r2, lsl #12
    2390:	3f012e29 	svccc	0x00012e29
    2394:	3a0e030c 	bcc	382fcc <__Stack_Size+0x382bcc>
    2398:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    239c:	1113490c 	tstne	r3, ip, lsl #18
    23a0:	40011201 	andmi	r1, r1, r1, lsl #4
    23a4:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    23a8:	00001301 	andeq	r1, r0, r1, lsl #6
    23ac:	03012e2a 	movweq	r2, #7722	; 0x1e2a
    23b0:	3b0b3a0e 	blcc	2d0bf0 <__Stack_Size+0x2d07f0>
    23b4:	200c2705 	andcs	r2, ip, r5, lsl #14
    23b8:	0013010b 	andseq	r0, r3, fp, lsl #2
    23bc:	010b2b00 	tsteq	fp, r0, lsl #22
    23c0:	1d2c0000 	stcne	0, cr0, [ip, #-0]
    23c4:	11133101 	tstne	r3, r1, lsl #2
    23c8:	58011201 	stmdapl	r1, {r0, r9, ip}
    23cc:	0105590b 	tsteq	r5, fp, lsl #18
    23d0:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    23d4:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    23d8:	342e0000 	strtcc	r0, [lr], #-0
    23dc:	02133100 	andseq	r3, r3, #0
    23e0:	2f000006 	svccs	0x00000006
    23e4:	00018289 	andeq	r8, r1, r9, lsl #5
    23e8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    23ec:	0013310c 	andseq	r3, r3, ip, lsl #2
    23f0:	000a3000 	andeq	r3, sl, r0
    23f4:	0b3a0e03 	bleq	e85c08 <__Stack_Size+0xe85808>
    23f8:	0000053b 	andeq	r0, r0, fp, lsr r5
    23fc:	01010b31 	tsteq	r1, r1, lsr fp
    2400:	32000013 	andcc	r0, r0, #19
    2404:	13490035 	movtne	r0, #36917	; 0x9035
    2408:	17330000 	ldrne	r0, [r3, -r0]!
    240c:	3a0b0b01 	bcc	2c5018 <__Stack_Size+0x2c4c18>
    2410:	01053b0b 	tsteq	r5, fp, lsl #22
    2414:	34000013 	strcc	r0, [r0], #-19
    2418:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    241c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2420:	00001349 	andeq	r1, r0, r9, asr #6
    2424:	03003435 	movweq	r3, #1077	; 0x435
    2428:	3b0b3a0e 	blcc	2d0c68 <__Stack_Size+0x2d0868>
    242c:	1c134905 	ldcne	9, cr4, [r3], {5}
    2430:	3600000b 	strcc	r0, [r0], -fp
    2434:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    2438:	06550152 			; <UNDEFINED> instruction: 0x06550152
    243c:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    2440:	00001301 	andeq	r1, r0, r1, lsl #6
    2444:	31000a37 	tstcc	r0, r7, lsr sl
    2448:	00011113 	andeq	r1, r1, r3, lsl r1
    244c:	82893800 	addhi	r3, r9, #0
    2450:	01110001 	tsteq	r1, r1
    2454:	000a4293 	muleq	sl, r3, r2
    2458:	82893900 	addhi	r3, r9, #0
    245c:	01110101 	tsteq	r1, r1, lsl #2
    2460:	2e3a0000 	cdpcs	0, 3, cr0, cr10, cr0, {0}
    2464:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2468:	3b0b3a0e 	blcc	2d0ca8 <__Stack_Size+0x2d08a8>
    246c:	110c2705 	tstne	ip, r5, lsl #14
    2470:	40011201 	andmi	r1, r1, r1, lsl #4
    2474:	0c429706 	mcrreq	7, 0, r9, r2, cr6
    2478:	00001301 	andeq	r1, r0, r1, lsl #6
    247c:	0300053b 	movweq	r0, #1339	; 0x53b
    2480:	3b0b3a08 	blcc	2d0ca8 <__Stack_Size+0x2d08a8>
    2484:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2488:	3c000006 	stccc	0, cr0, [r0], {6}
    248c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2490:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2494:	0a021349 	beq	871c0 <__Stack_Size+0x86dc0>
    2498:	2e3d0000 	cdpcs	0, 3, cr0, cr13, cr0, {0}
    249c:	030c3f00 	movweq	r3, #52992	; 0xcf00
    24a0:	3b0b3a0e 	blcc	2d0ce0 <__Stack_Size+0x2d08e0>
    24a4:	110c2705 	tstne	ip, r5, lsl #14
    24a8:	40011201 	andmi	r1, r1, r1, lsl #4
    24ac:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    24b0:	343e0000 	ldrtcc	r0, [lr], #-0
    24b4:	3a0e0300 	bcc	3830bc <__Stack_Size+0x382cbc>
    24b8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    24bc:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    24c0:	3f00000c 	svccc	0x0000000c
    24c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    24c8:	0b3b0b3a 	bleq	ec51b8 <__Stack_Size+0xec4db8>
    24cc:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 23b0 <__Stack_Size+0x1fb0>
    24d0:	00000a02 	andeq	r0, r0, r2, lsl #20
    24d4:	3f012e40 	svccc	0x00012e40
    24d8:	3a0e030c 	bcc	383110 <__Stack_Size+0x382d10>
    24dc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    24e0:	3c13490c 	ldccc	9, cr4, [r3], {12}
    24e4:	0013010c 	andseq	r0, r3, ip, lsl #2
    24e8:	012e4100 	teqeq	lr, r0, lsl #2
    24ec:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    24f0:	0b3b0b3a 	bleq	ec51e0 <__Stack_Size+0xec4de0>
    24f4:	0c3c0c27 	ldceq	12, cr0, [ip], #-156	; 0xffffff64
    24f8:	00001301 	andeq	r1, r0, r1, lsl #6
    24fc:	3f012e42 	svccc	0x00012e42
    2500:	3a0e030c 	bcc	383138 <__Stack_Size+0x382d38>
    2504:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2508:	010c3c0c 	tsteq	ip, ip, lsl #24
    250c:	43000013 	movwmi	r0, #19
    2510:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 2460 <__Stack_Size+0x2060>
    2514:	0b3a0e03 	bleq	e85d28 <__Stack_Size+0xe85928>
    2518:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236	; 0xffffff14
    251c:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
    2520:	01000000 	mrseq	r0, (UNDEF: 0)
    2524:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2528:	0e030b13 	vmoveq.32	d3[0], r0
    252c:	06550e1b 			; <UNDEFINED> instruction: 0x06550e1b
    2530:	01520111 	cmpeq	r2, r1, lsl r1
    2534:	00000610 	andeq	r0, r0, r0, lsl r6
    2538:	0b002402 	bleq	b548 <__Stack_Size+0xb148>
    253c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2540:	0300000e 	movweq	r0, #14
    2544:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2548:	0b3b0b3a 	bleq	ec5238 <__Stack_Size+0xec4e38>
    254c:	00001349 	andeq	r1, r0, r9, asr #6
    2550:	0b000f04 	bleq	6168 <__Stack_Size+0x5d68>
    2554:	0013490b 	andseq	r4, r3, fp, lsl #18
    2558:	012e0500 	teqeq	lr, r0, lsl #10
    255c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2560:	0b3b0b3a 	bleq	ec5250 <__Stack_Size+0xec4e50>
    2564:	01110c27 	tsteq	r1, r7, lsr #24
    2568:	06400112 			; <UNDEFINED> instruction: 0x06400112
    256c:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    2570:	06000013 			; <UNDEFINED> instruction: 0x06000013
    2574:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2578:	0b3b0b3a 	bleq	ec5268 <__Stack_Size+0xec4e68>
    257c:	06021349 	streq	r1, [r2], -r9, asr #6
    2580:	34070000 	strcc	r0, [r7], #-0
    2584:	3a080300 	bcc	20318c <__Stack_Size+0x202d8c>
    2588:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    258c:	000a0213 	andeq	r0, sl, r3, lsl r2
    2590:	00340800 	eorseq	r0, r4, r0, lsl #16
    2594:	0b3a0803 	bleq	e845a8 <__Stack_Size+0xe841a8>
    2598:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    259c:	00000602 	andeq	r0, r0, r2, lsl #12
    25a0:	03003409 	movweq	r3, #1033	; 0x409
    25a4:	3b0b3a0e 	blcc	2d0de4 <__Stack_Size+0x2d09e4>
    25a8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    25ac:	00000006 	andeq	r0, r0, r6
    25b0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    25b4:	030b130e 	movweq	r1, #45838	; 0xb30e
    25b8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    25bc:	52011106 	andpl	r1, r1, #-2147483647	; 0x80000001
    25c0:	00061001 	andeq	r1, r6, r1
    25c4:	00240200 	eoreq	r0, r4, r0, lsl #4
    25c8:	0b3e0b0b 	bleq	f851fc <__Stack_Size+0xf84dfc>
    25cc:	00000e03 	andeq	r0, r0, r3, lsl #28
    25d0:	03001603 	movweq	r1, #1539	; 0x603
    25d4:	3b0b3a08 	blcc	2d0dfc <__Stack_Size+0x2d09fc>
    25d8:	0013490b 	andseq	r4, r3, fp, lsl #18
    25dc:	01040400 	tsteq	r4, r0, lsl #8
    25e0:	0b0b0e03 	bleq	2c5df4 <__Stack_Size+0x2c59f4>
    25e4:	0b3b0b3a 	bleq	ec52d4 <__Stack_Size+0xec4ed4>
    25e8:	00001301 	andeq	r1, r0, r1, lsl #6
    25ec:	03002805 	movweq	r2, #2053	; 0x805
    25f0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    25f4:	00160600 	andseq	r0, r6, r0, lsl #12
    25f8:	0b3a0e03 	bleq	e85e0c <__Stack_Size+0xe85a0c>
    25fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2600:	2e070000 	cdpcs	0, 0, cr0, cr7, cr0, {0}
    2604:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2608:	3b0b3a0e 	blcc	2d0e48 <__Stack_Size+0x2d0a48>
    260c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    2610:	010b2013 	tsteq	fp, r3, lsl r0
    2614:	08000013 	stmdaeq	r0, {r0, r1, r4}
    2618:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    261c:	0b3b0b3a 	bleq	ec530c <__Stack_Size+0xec4f0c>
    2620:	00001349 	andeq	r1, r0, r9, asr #6
    2624:	3f012e09 	svccc	0x00012e09
    2628:	3a0e030c 	bcc	383260 <__Stack_Size+0x382e60>
    262c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2630:	1201110c 	andne	r1, r1, #3
    2634:	970a4001 	strls	r4, [sl, -r1]
    2638:	13010c42 	movwne	r0, #7234	; 0x1c42
    263c:	050a0000 	streq	r0, [sl, #-0]
    2640:	3a0e0300 	bcc	383248 <__Stack_Size+0x382e48>
    2644:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2648:	000a0213 	andeq	r0, sl, r3, lsl r2
    264c:	002e0b00 	eoreq	r0, lr, r0, lsl #22
    2650:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2654:	0b3b0b3a 	bleq	ec5344 <__Stack_Size+0xec4f44>
    2658:	13490c27 	movtne	r0, #39975	; 0x9c27
    265c:	01120111 	tsteq	r2, r1, lsl r1
    2660:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    2664:	0c00000c 	stceq	0, cr0, [r0], {12}
    2668:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    266c:	0b3b0b3a 	bleq	ec535c <__Stack_Size+0xec4f5c>
    2670:	06021349 	streq	r1, [r2], -r9, asr #6
    2674:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    2678:	11133101 	tstne	r3, r1, lsl #2
    267c:	40011201 	andmi	r1, r1, r1, lsl #4
    2680:	0c42970a 	mcrreq	7, 0, r9, r2, cr10
    2684:	00001301 	andeq	r1, r0, r1, lsl #6
    2688:	3100050e 	tstcc	r0, lr, lsl #10
    268c:	00060213 	andeq	r0, r6, r3, lsl r2
    2690:	012e0f00 	teqeq	lr, r0, lsl #30
    2694:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2698:	0b3b0b3a 	bleq	ec5388 <__Stack_Size+0xec4f88>
    269c:	13490c27 	movtne	r0, #39975	; 0x9c27
    26a0:	01120111 	tsteq	r2, r1, lsl r1
    26a4:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    26a8:	0013010c 	andseq	r0, r3, ip, lsl #2
    26ac:	010b1000 	mrseq	r1, (UNDEF: 11)
    26b0:	01120111 	tsteq	r2, r1, lsl r1
    26b4:	34110000 	ldrcc	r0, [r1], #-0
    26b8:	3a0e0300 	bcc	3832c0 <__Stack_Size+0x382ec0>
    26bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26c0:	00060213 	andeq	r0, r6, r3, lsl r2
    26c4:	00341200 	eorseq	r1, r4, r0, lsl #4
    26c8:	0b3a0e03 	bleq	e85edc <__Stack_Size+0xe85adc>
    26cc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    26d0:	1d130000 	ldcne	0, cr0, [r3, #-0]
    26d4:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    26d8:	58065501 	stmdapl	r6, {r0, r8, sl, ip, lr}
    26dc:	000b590b 	andeq	r5, fp, fp, lsl #18
    26e0:	012e1400 	teqeq	lr, r0, lsl #8
    26e4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    26e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    26ec:	01110c27 	tsteq	r1, r7, lsr #24
    26f0:	0a400112 	beq	1002b40 <__Stack_Size+0x1002740>
    26f4:	010c4297 			; <UNDEFINED> instruction: 0x010c4297
    26f8:	15000013 	strne	r0, [r0, #-19]
    26fc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2700:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2704:	06021349 	streq	r1, [r2], -r9, asr #6
    2708:	34160000 	ldrcc	r0, [r6], #-0
    270c:	3a0e0300 	bcc	383314 <__Stack_Size+0x382f14>
    2710:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2714:	00060213 	andeq	r0, r6, r3, lsl r2
    2718:	012e1700 	teqeq	lr, r0, lsl #14
    271c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2720:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2724:	13490c27 	movtne	r0, #39975	; 0x9c27
    2728:	01120111 	tsteq	r2, r1, lsl r1
    272c:	42970a40 	addsmi	r0, r7, #262144	; 0x40000
    2730:	0013010c 	andseq	r0, r3, ip, lsl #2
    2734:	00051800 	andeq	r1, r5, r0, lsl #16
    2738:	0b3a0e03 	bleq	e85f4c <__Stack_Size+0xe85b4c>
    273c:	1349053b 	movtne	r0, #38203	; 0x953b
    2740:	00000a02 	andeq	r0, r0, r2, lsl #20
    2744:	0b000f19 	bleq	63b0 <__Stack_Size+0x5fb0>
    2748:	0013490b 	andseq	r4, r3, fp, lsl #18
    274c:	00341a00 	eorseq	r1, r4, r0, lsl #20
    2750:	0b3a0e03 	bleq	e85f64 <__Stack_Size+0xe85b64>
    2754:	1349053b 	movtne	r0, #38203	; 0x953b
    2758:	00000a02 	andeq	r0, r0, r2, lsl #20
    275c:	3f012e1b 	svccc	0x00012e1b
    2760:	3a0e030c 	bcc	383398 <__Stack_Size+0x382f98>
    2764:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2768:	1201110c 	andne	r1, r1, #3
    276c:	97064001 	strls	r4, [r6, -r1]
    2770:	13010c42 	movwne	r0, #7234	; 0x1c42
    2774:	0b1c0000 	bleq	70277c <__Stack_Size+0x70237c>
    2778:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    277c:	00130101 	andseq	r0, r3, r1, lsl #2
    2780:	010b1d00 	tsteq	fp, r0, lsl #26
    2784:	00000655 	andeq	r0, r0, r5, asr r6
    2788:	0300051e 	movweq	r0, #1310	; 0x51e
    278c:	3b0b3a08 	blcc	2d0fb4 <__Stack_Size+0x2d0bb4>
    2790:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2794:	1f000006 	svcne	0x00000006
    2798:	08030005 	stmdaeq	r3, {r0, r2}
    279c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    27a0:	0a021349 	beq	874cc <__Stack_Size+0x870cc>
    27a4:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    27a8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    27ac:	3b0b3a0e 	blcc	2d0fec <__Stack_Size+0x2d0bec>
    27b0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    27b4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    27b8:	970a4001 	strls	r4, [sl, -r1]
    27bc:	00000c42 	andeq	r0, r0, r2, asr #24
    27c0:	01110100 	tsteq	r1, r0, lsl #2
    27c4:	0b130e25 	bleq	4c6060 <__Stack_Size+0x4c5c60>
    27c8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    27cc:	01110655 	tsteq	r1, r5, asr r6
    27d0:	06100152 			; <UNDEFINED> instruction: 0x06100152
    27d4:	24020000 	strcs	r0, [r2], #-0
    27d8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    27dc:	000e030b 	andeq	r0, lr, fp, lsl #6
    27e0:	00160300 	andseq	r0, r6, r0, lsl #6
    27e4:	0b3a0803 	bleq	e847f8 <__Stack_Size+0xe843f8>
    27e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    27ec:	0f040000 	svceq	0x00040000
    27f0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    27f4:	05000013 	streq	r0, [r0, #-19]
    27f8:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 2748 <__Stack_Size+0x2348>
    27fc:	0b3a0e03 	bleq	e86010 <__Stack_Size+0xe85c10>
    2800:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    2804:	01111349 	tsteq	r1, r9, asr #6
    2808:	0a400112 	beq	1002c58 <__Stack_Size+0x1002858>
    280c:	000c4297 	muleq	ip, r7, r2
    2810:	012e0600 	teqeq	lr, r0, lsl #12
    2814:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    2818:	0b3b0b3a 	bleq	ec5508 <__Stack_Size+0xec5108>
    281c:	13490c27 	movtne	r0, #39975	; 0x9c27
    2820:	01120111 	tsteq	r2, r1, lsl r1
    2824:	42970640 	addsmi	r0, r7, #67108864	; 0x4000000
    2828:	0013010c 	andseq	r0, r3, ip, lsl #2
    282c:	00050700 	andeq	r0, r5, r0, lsl #14
    2830:	0b3a0e03 	bleq	e86044 <__Stack_Size+0xe85c44>
    2834:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2838:	00000602 	andeq	r0, r0, r2, lsl #12
    283c:	03003408 	movweq	r3, #1032	; 0x408
    2840:	3b0b3a0e 	blcc	2d1080 <__Stack_Size+0x2d0c80>
    2844:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2848:	09000006 	stmdbeq	r0, {r1, r2}
    284c:	01018289 	smlabbeq	r1, r9, r2, r8
    2850:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2854:	00001301 	andeq	r1, r0, r1, lsl #6
    2858:	01828a0a 	orreq	r8, r2, sl, lsl #20
    285c:	910a0200 	mrsls	r0, R10_fiq
    2860:	00000a42 	andeq	r0, r0, r2, asr #20
    2864:	0182890b 	orreq	r8, r2, fp, lsl #18
    2868:	31011101 	tstcc	r1, r1, lsl #2
    286c:	0c000013 	stceq	0, cr0, [r0], {19}
    2870:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2874:	0b3b0b3a 	bleq	ec5564 <__Stack_Size+0xec5164>
    2878:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 275c <__Stack_Size+0x235c>
    287c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    2880:	3f012e0d 	svccc	0x00012e0d
    2884:	3a0e030c 	bcc	3834bc <__Stack_Size+0x3830bc>
    2888:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    288c:	3c13490c 	ldccc	9, cr4, [r3], {12}
    2890:	0013010c 	andseq	r0, r3, ip, lsl #2
    2894:	00050e00 	andeq	r0, r5, r0, lsl #28
    2898:	00001349 	andeq	r1, r0, r9, asr #6
    289c:	3f012e0f 	svccc	0x00012e0f
    28a0:	3a0e030c 	bcc	3834d8 <__Stack_Size+0x3830d8>
    28a4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    28a8:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    28ac:	11010000 	mrsne	r0, (UNDEF: 1)
    28b0:	130e2501 	movwne	r2, #58625	; 0xe501
    28b4:	1b0e030b 	blne	3834e8 <__Stack_Size+0x3830e8>
    28b8:	1106550e 	tstne	r6, lr, lsl #10
    28bc:	10015201 	andne	r5, r1, r1, lsl #4
    28c0:	02000006 	andeq	r0, r0, #6
    28c4:	0b0b0024 	bleq	2c295c <__Stack_Size+0x2c255c>
    28c8:	0e030b3e 	vmoveq.16	d3[0], r0
    28cc:	16030000 	strne	r0, [r3], -r0
    28d0:	3a080300 	bcc	2034d8 <__Stack_Size+0x2030d8>
    28d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    28d8:	04000013 	streq	r0, [r0], #-19
    28dc:	0c270015 	stceq	0, cr0, [r7], #-84	; 0xffffffac
    28e0:	0f050000 	svceq	0x00050000
    28e4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    28e8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    28ec:	0c3f012e 	ldfeqs	f0, [pc], #-184	; 283c <__Stack_Size+0x243c>
    28f0:	0b3a0e03 	bleq	e86104 <__Stack_Size+0xe85d04>
    28f4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    28f8:	01120111 	tsteq	r2, r1, lsl r1
    28fc:	42960640 	addsmi	r0, r6, #67108864	; 0x4000000
    2900:	0013010c 	andseq	r0, r3, ip, lsl #2
    2904:	00340700 	eorseq	r0, r4, r0, lsl #14
    2908:	0b3a0e03 	bleq	e8611c <__Stack_Size+0xe85d1c>
    290c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2910:	00000602 	andeq	r0, r0, r2, lsl #12
    2914:	55010b08 	strpl	r0, [r1, #-2824]	; 0xb08
    2918:	00130106 	andseq	r0, r3, r6, lsl #2
    291c:	010b0900 	tsteq	fp, r0, lsl #18
    2920:	01120111 	tsteq	r2, r1, lsl r1
    2924:	00001301 	andeq	r1, r0, r1, lsl #6
    2928:	0182890a 	orreq	r8, r2, sl, lsl #18
    292c:	31011100 	mrscc	r1, (UNDEF: 17)
    2930:	0b000013 	bleq	2984 <__Stack_Size+0x2584>
    2934:	13490035 	movtne	r0, #36917	; 0x9035
    2938:	340c0000 	strcc	r0, [ip], #-0
    293c:	3a0e0300 	bcc	383544 <__Stack_Size+0x383144>
    2940:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2944:	3c0c3f13 	stccc	15, cr3, [ip], {19}
    2948:	0d00000c 	stceq	0, cr0, [r0, #-48]	; 0xffffffd0
    294c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2950:	0b3b0b3a 	bleq	ec5640 <__Stack_Size+0xec5240>
    2954:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 2838 <__Stack_Size+0x2438>
    2958:	00000a02 	andeq	r0, r0, r2, lsl #20
    295c:	0300340e 	movweq	r3, #1038	; 0x40e
    2960:	3b0b3a0e 	blcc	2d11a0 <__Stack_Size+0x2d0da0>
    2964:	3f13490b 	svccc	0x0013490b
    2968:	000c3c0c 	andeq	r3, ip, ip, lsl #24
    296c:	01010f00 	tsteq	r1, r0, lsl #30
    2970:	13011349 	movwne	r1, #4937	; 0x1349
    2974:	21100000 	tstcs	r0, r0
    2978:	2f134900 	svccs	0x00134900
    297c:	1100000b 	tstne	r0, fp
    2980:	0c3f002e 	ldceq	0, cr0, [pc], #-184	; 28d0 <__Stack_Size+0x24d0>
    2984:	0b3a0e03 	bleq	e86198 <__Stack_Size+0xe85d98>
    2988:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
    298c:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
    2990:	Address 0x0000000000002990 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000058f 	andeq	r0, r0, pc, lsl #11
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	011a0002 	tsteq	sl, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      break; 
      
    default:
      break;
  }
}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	74730000 	ldrbtvc	r0, [r3], #-0
      cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      d0:	5f783031 	svcpl	0x00783031
      d4:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
      d8:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
      dc:	00010068 	andeq	r0, r1, r8, rrx
      e0:	42535500 	subsmi	r5, r3, #0
      e4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
      e8:	0000682e 	andeq	r6, r0, lr, lsr #16
      ec:	74730000 	ldrbtvc	r0, [r3], #-0
      f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      f4:	5f783031 	svcpl	0x00783031
      f8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
      fc:	00010068 	andeq	r0, r1, r8, rrx
     100:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     104:	31663233 	cmncc	r6, r3, lsr r2
     108:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     10c:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
     110:	00010068 	andeq	r0, r1, r8, rrx
     114:	62737500 	rsbsvs	r7, r3, #0
     118:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     11c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     120:	00000002 	andeq	r0, r0, r2
     124:	a4020500 	strge	r0, [r2], #-1280	; 0x500
     128:	03080001 	movweq	r0, #32769	; 0x8001
     12c:	140101ef 	strne	r0, [r1], #-495	; 0x1ef
     130:	01000602 	tsteq	r0, r2, lsl #12
     134:	02050001 	andeq	r0, r5, #1
     138:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
     13c:	0101f403 	tsteq	r1, r3, lsl #8
     140:	08023316 	stmdaeq	r2, {r1, r2, r4, r8, r9, ip, sp}
     144:	00010100 	andeq	r0, r1, r0, lsl #2
     148:	01c40205 	biceq	r0, r4, r5, lsl #4
     14c:	81030800 	tsthi	r3, r0, lsl #16
     150:	4b130102 	blmi	4c0560 <__Stack_Size+0x4c0160>
     154:	01000602 	tsteq	r0, r2, lsl #12
     158:	02050001 	andeq	r0, r5, #1
     15c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
     160:	01028703 	tsteq	r2, r3, lsl #14
     164:	2f221e26 	svccs	0x00221e26
     168:	03302f2f 	teqeq	r0, #188	; 0xbc
     16c:	33353c79 	teqcc	r5, #30976	; 0x7900
     170:	026d5d77 	rsbeq	r5, sp, #7616	; 0x1dc0
     174:	01010002 	tsteq	r1, r2
     178:	00020500 	andeq	r0, r2, r0, lsl #10
     17c:	03000000 	movweq	r0, #0
     180:	130102a8 	movwne	r0, #4776	; 0x12a8
     184:	01000a02 	tsteq	r0, r2, lsl #20
     188:	02050001 	andeq	r0, r5, #1
     18c:	00000000 	andeq	r0, r0, r0
     190:	0102ad03 	tsteq	r2, r3, lsl #26
     194:	1c032f13 	stcne	15, cr2, [r3], {19}
     198:	06024cba 			; <UNDEFINED> instruction: 0x06024cba
     19c:	00010100 	andeq	r0, r1, r0, lsl #2
     1a0:	02240205 	eoreq	r0, r4, #1342177280	; 0x50000000
     1a4:	fb030800 	blx	c21ae <__Stack_Size+0xc1dae>
     1a8:	1f210102 	svcne	0x00210102
     1ac:	02003d21 	andeq	r3, r0, #2112	; 0x840
     1b0:	674b0104 	strbvs	r0, [fp, -r4, lsl #2]
     1b4:	01000402 	tsteq	r0, r2, lsl #8
     1b8:	02050001 	andeq	r0, r5, #1
     1bc:	00000000 	andeq	r0, r0, r0
     1c0:	01038103 	tsteq	r3, r3, lsl #2
     1c4:	59233a22 	stmdbpl	r3!, {r1, r5, r9, fp, ip, sp}
     1c8:	2f211f4b 	svccs	0x00211f4b
     1cc:	2d592159 	ldfcse	f2, [r9, #-356]	; 0xfffffe9c
     1d0:	01000202 	tsteq	r0, r2, lsl #4
     1d4:	02050001 	andeq	r0, r5, #1
     1d8:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     1dc:	01038d03 	tsteq	r3, r3, lsl #26
     1e0:	0402001f 	streq	r0, [r2], #-31
     1e4:	02002301 	andeq	r2, r0, #67108864	; 0x4000000
     1e8:	3e3e0204 	cdpcc	2, 3, cr0, cr14, cr4, {0}
     1ec:	01000102 	tsteq	r0, r2, lsl #2
     1f0:	02050001 	andeq	r0, r5, #1
     1f4:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     1f8:	01039603 	tsteq	r3, r3, lsl #12
     1fc:	23202b15 	teqcs	r0, #21504	; 0x5400
     200:	4b304b2f 	blmi	c12ec4 <__Stack_Size+0xc12ac4>
     204:	02022d4c 	andeq	r2, r2, #4864	; 0x1300
     208:	00010100 	andeq	r0, r1, r0, lsl #2
     20c:	028e0205 	addeq	r0, lr, #1342177280	; 0x50000000
     210:	a3030800 	movwge	r0, #14336	; 0x3800
     214:	21200103 	teqcs	r0, r3, lsl #2
     218:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     21c:	01010002 	tsteq	r1, r2
     220:	a2020500 	andge	r0, r2, #0
     224:	03080002 	movweq	r0, #32770	; 0x8002
     228:	200103a9 	andcs	r0, r1, r9, lsr #7
     22c:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     230:	01000202 	tsteq	r0, r2, lsl #4
     234:	02050001 	andeq	r0, r5, #1
     238:	00000000 	andeq	r0, r0, r0
     23c:	0103b003 	tsteq	r3, r3
     240:	59233a22 	stmdbpl	r3!, {r1, r5, r9, fp, ip, sp}
     244:	2f211f4b 	svccs	0x00211f4b
     248:	2d592159 	ldfcse	f2, [r9, #-356]	; 0xfffffe9c
     24c:	01000202 	tsteq	r0, r2, lsl #4
     250:	02050001 	andeq	r0, r5, #1
     254:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     258:	0103bd03 	tsteq	r3, r3, lsl #26
     25c:	0402001f 	streq	r0, [r2], #-31
     260:	02002301 	andeq	r2, r0, #67108864	; 0x4000000
     264:	3e3e0204 	cdpcc	2, 3, cr0, cr14, cr4, {0}
     268:	01000102 	tsteq	r0, r2, lsl #2
     26c:	02050001 	andeq	r0, r5, #1
     270:	00000000 	andeq	r0, r0, r0
     274:	0103c603 	tsteq	r3, r3, lsl #12
     278:	23202b15 	teqcs	r0, #21504	; 0x5400
     27c:	4b304b2f 	blmi	c12f40 <__Stack_Size+0xc12b40>
     280:	02022d4c 	andeq	r2, r2, #4864	; 0x1300
     284:	00010100 	andeq	r0, r1, r0, lsl #2
     288:	00000205 	andeq	r0, r0, r5, lsl #4
     28c:	d3030000 	movwle	r0, #12288	; 0x3000
     290:	21200103 	teqcs	r0, r3, lsl #2
     294:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     298:	01010002 	tsteq	r1, r2
     29c:	00020500 	andeq	r0, r2, r0, lsl #10
     2a0:	03000000 	movweq	r0, #0
     2a4:	200103d9 	ldrdcs	r0, [r1], -r9
     2a8:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     2ac:	01000202 	tsteq	r0, r2, lsl #4
     2b0:	02050001 	andeq	r0, r5, #1
     2b4:	00000000 	andeq	r0, r0, r0
     2b8:	0103e003 	tsteq	r3, r3
     2bc:	06029f13 			; <UNDEFINED> instruction: 0x06029f13
     2c0:	00010100 	andeq	r0, r1, r0, lsl #2
     2c4:	02c80205 	sbceq	r0, r8, #1342177280	; 0x50000000
     2c8:	ec030800 	stc	8, cr0, [r3], {-0}
     2cc:	22200103 	eorcs	r0, r0, #-1073741824	; 0xc0000000
     2d0:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     2d4:	4c3f3001 	ldcmi	0, cr3, [pc], #-4	; 2d8 <_Minimum_Stack_Size+0x1d8>
     2d8:	05022d21 	streq	r2, [r2, #-3361]	; 0xd21
     2dc:	00010100 	andeq	r0, r1, r0, lsl #2
     2e0:	02f40205 	rscseq	r0, r4, #1342177280	; 0x50000000
     2e4:	bd030800 	stclt	8, cr0, [r3, #-0]
     2e8:	1d230107 	stfnes	f0, [r3, #-28]!	; 0xffffffe4
     2ec:	01040200 	mrseq	r0, R12_usr
     2f0:	0402001f 	streq	r0, [r2], #-31
     2f4:	1f693201 	svcne	0x00693201
     2f8:	02002221 	andeq	r2, r0, #268435458	; 0x10000002
     2fc:	2e060104 	adfcss	f0, f6, f4
     300:	02040200 	andeq	r0, r4, #0
     304:	30062e3c 	andcc	r2, r6, ip, lsr lr
     308:	0001022f 	andeq	r0, r1, pc, lsr #4
     30c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     310:	00032802 	andeq	r2, r3, r2, lsl #16
     314:	07cb0308 	strbeq	r0, [fp, r8, lsl #6]
     318:	3d242001 	stccc	0, cr2, [r4, #-4]!
     31c:	02024239 	andeq	r4, r2, #-1879048189	; 0x90000003
     320:	00010100 	andeq	r0, r1, r0, lsl #2
     324:	03440205 	movteq	r0, #16901	; 0x4205
     328:	92030800 	andls	r0, r3, #0
     32c:	232e0108 	teqcs	lr, #2
     330:	2431231d 	ldrtcs	r2, [r1], #-797	; 0x31d
     334:	20790322 	rsbscs	r0, r9, r2, lsr #6
     338:	2f2f2f21 	svccs	0x002f2f21
     33c:	3d22302f 	stccc	0, cr3, [r2, #-188]!	; 0xffffff44
     340:	3f6a4d3e 	svccc	0x006a4d3e
     344:	4d3e3d30 	ldcmi	13, cr3, [lr, #-192]!	; 0xffffff40
     348:	3d313169 	ldfccs	f3, [r1, #-420]!	; 0xfffffe5c
     34c:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248	; 0xffffff08
     350:	01000902 	tsteq	r0, r2, lsl #18
     354:	02050001 	andeq	r0, r5, #1
     358:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     35c:	0103ff03 	tsteq	r3, r3, lsl #30
     360:	02001b33 	andeq	r1, r0, #52224	; 0xcc00
     364:	00260204 	eoreq	r0, r6, r4, lsl #4
     368:	3b020402 	blcc	81378 <__Stack_Size+0x80f78>
     36c:	37594b43 	ldrbcc	r4, [r9, -r3, asr #22]
     370:	20740325 	rsbscs	r0, r4, r5, lsr #6
     374:	01040200 	mrseq	r0, R12_usr
     378:	03201903 	teqeq	r0, #49152	; 0xc000
     37c:	4b1f8217 	blmi	7e0be0 <__Stack_Size+0x7e07e0>
     380:	00251b41 	eoreq	r1, r5, r1, asr #22
     384:	22020402 	andcs	r0, r2, #33554432	; 0x2000000
     388:	02040200 	andeq	r0, r4, #0
     38c:	0200433b 	andeq	r4, r0, #-335544320	; 0xec000000
     390:	58060104 	stmdapl	r6, {r2, r8}
     394:	0f038506 	svceq	0x00038506
     398:	1f2a3082 	svcne	0x002a3082
     39c:	28207803 	stmdacs	r0!, {r0, r1, fp, ip, sp, lr}
     3a0:	0322302f 	teqeq	r2, #47	; 0x2f
     3a4:	32302015 	eorscc	r2, r0, #21
     3a8:	1d232b32 	vstmdbne	r3!, {d2-d26}
     3ac:	251b2523 	ldrcs	r2, [fp, #-1315]	; 0x523
     3b0:	01040200 	mrseq	r0, R12_usr
     3b4:	04020034 	streq	r0, [r2], #-52	; 0x34
     3b8:	063c0602 	ldrteq	r0, [ip], -r2, lsl #12
     3bc:	7eff034d 	cdpvc	3, 15, cr0, cr15, cr13, {2}
     3c0:	0181032e 	orreq	r0, r1, lr, lsr #6
     3c4:	25296820 	strcs	r6, [r9, #-2080]!	; 0x820
     3c8:	660a0359 			; <UNDEFINED> instruction: 0x660a0359
     3cc:	3d232f4c 	stccc	15, cr2, [r3, #-304]!	; 0xfffffed0
     3d0:	2f212d2f 	svccs	0x00212d2f
     3d4:	4b2f4b42 	blmi	bd30e4 <__Stack_Size+0xbd2ce4>
     3d8:	d3033a30 	movwle	r3, #14896	; 0x3a30
     3dc:	af03207c 	svcge	0x0003207c
     3e0:	0b032003 	bleq	c83f4 <__Stack_Size+0xc7ff4>
     3e4:	2077032e 	rsbscs	r0, r7, lr, lsr #6
     3e8:	032e0903 	teqeq	lr, #49152	; 0xc000
     3ec:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     3f0:	03353d2e 	teqeq	r5, #2944	; 0xb80
     3f4:	32342079 	eorscc	r2, r4, #121	; 0x79
     3f8:	232b232b 	teqcs	fp, #-1409286144	; 0xac000000
     3fc:	01040200 	mrseq	r0, R12_usr
     400:	3d062006 	stccc	0, cr2, [r6, #-24]	; 0xffffffe8
     404:	034d3e31 	movteq	r3, #56881	; 0xde31
     408:	2824660c 	stmdacs	r4!, {r2, r3, r9, sl, sp, lr}
     40c:	6a303d32 	bvs	c0f8dc <__Stack_Size+0xc0f4dc>
     410:	003d863e 	eorseq	r8, sp, lr, lsr r6
     414:	06010402 	streq	r0, [r1], -r2, lsl #8
     418:	4b3e064a 	blmi	f81d48 <__Stack_Size+0xf81948>
     41c:	02002f86 	andeq	r2, r0, #536	; 0x218
     420:	66060104 	strvs	r0, [r6], -r4, lsl #2
     424:	09036706 	stmdbeq	r3, {r1, r2, r8, r9, sl, sp, lr}
     428:	ce033058 	mcrgt	0, 0, r3, cr3, cr8, {2}
     42c:	b203207c 	andlt	r2, r3, #124	; 0x7c
     430:	3fb02003 	svccc	0x00b02003
     434:	1e212f1f 	mcrne	15, 1, r2, cr1, cr15, {0}
     438:	5e242f3d 	mcrpl	15, 1, r2, cr4, cr13, {1}
     43c:	01040200 	mrseq	r0, R12_usr
     440:	68064a06 	stmdavs	r6, {r1, r2, r9, fp, lr}
     444:	21211e4c 	teqcs	r1, ip, asr #28
     448:	004b223d 	subeq	r2, fp, sp, lsr r2
     44c:	06010402 	streq	r0, [r1], -r2, lsl #8
     450:	00590620 	subseq	r0, r9, r0, lsr #12
     454:	59010402 	stmdbpl	r1, {r1, sl}
     458:	16310264 	ldrtne	r0, [r1], -r4, ror #4
     45c:	32212d21 	eorcc	r2, r1, #2112	; 0x840
     460:	01040200 	mrseq	r0, R12_usr
     464:	42836867 	addmi	r6, r3, #6750208	; 0x670000
     468:	004e3167 	subeq	r3, lr, r7, ror #2
     46c:	06010402 	streq	r0, [r1], -r2, lsl #8
     470:	3f4b062e 	svccc	0x004b062e
     474:	02040200 	andeq	r0, r4, #0
     478:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     47c:	023f3b02 	eorseq	r3, pc, #2048	; 0x800
     480:	0101001b 	tsteq	r1, fp, lsl r0
     484:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
     488:	03080007 	movweq	r0, #32775	; 0x8007
     48c:	220108f7 	andcs	r0, r1, #16187392	; 0xf70000
     490:	1e3e4d31 	mrcne	13, 1, r4, cr14, cr1, {1}
     494:	20280330 	eorcs	r0, r8, r0, lsr r3
     498:	36580b03 	ldrbcc	r0, [r8], -r3, lsl #22
     49c:	032e7803 	teqeq	lr, #196608	; 0x30000
     4a0:	3f3f2e50 	svccc	0x003f2e50
     4a4:	694d3f3f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}^
     4a8:	01040200 	mrseq	r0, R12_usr
     4ac:	003e5c3f 	eorseq	r5, lr, pc, lsr ip
     4b0:	3e010402 	cdpcc	4, 0, cr0, cr1, cr2, {0}
     4b4:	01000902 	tsteq	r0, r2, lsl #18
     4b8:	02050001 	andeq	r0, r5, #1
     4bc:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     4c0:	0109c803 	tsteq	r9, r3, lsl #16
     4c4:	032e0b03 	teqeq	lr, #3072	; 0xc00
     4c8:	11032075 	tstne	r3, r5, ror r0
     4cc:	2e770320 	cdpcs	3, 7, cr0, cr7, cr0, {1}
     4d0:	2d212121 	stfcss	f2, [r1, #-132]!	; 0xffffff7c
     4d4:	31302f2c 	teqcc	r0, ip, lsr #30
     4d8:	2d302b31 	fldmdbxcs	r0!, {d2-d25}	;@ Deprecated
     4dc:	1f213230 	svcne	0x00213230
     4e0:	7a033330 	bvc	cd1a8 <__Stack_Size+0xccda8>
     4e4:	23312f2e 	teqcs	r1, #184	; 0xb8
     4e8:	032e0c03 	teqeq	lr, #768	; 0x300
     4ec:	0b032e74 	bleq	cbec4 <__Stack_Size+0xcbac4>
     4f0:	2e720320 	cdpcs	3, 7, cr0, cr2, cr0, {1}
     4f4:	032f2f2f 	teqeq	pc, #188	; 0xbc
     4f8:	03312e0c 	teqeq	r1, #192	; 0xc0
     4fc:	2f2f2e7a 	svccs	0x002f2e7a
     500:	2f2b342f 	svccs	0x002b342f
     504:	1f322f2f 	svcne	0x00322f2f
     508:	312b302f 	teqcc	fp, pc, lsr #32
     50c:	5a302f1f 	bpl	c0c190 <__Stack_Size+0xc0bd90>
     510:	2f2f2b31 	svccs	0x002f2b31
     514:	3e1f312f 	mufccep	f3, f7, #10.0
     518:	3f302f2d 	svccc	0x00302f2d
     51c:	302f2f2c 	eorcc	r2, pc, ip, lsr #30
     520:	4c4d4b4c 	mcrrmi	11, 4, r4, sp, cr12
     524:	0009024d 	andeq	r0, r9, sp, asr #4
     528:	05000101 	streq	r0, [r0, #-257]	; 0x101
     52c:	00099c02 	andeq	r9, r9, r2, lsl #24
     530:	0aa40308 	beq	fe901158 <SCS_BASE+0x1e8f3158>
     534:	200b0301 	andcs	r0, fp, r1, lsl #6
     538:	211d515d 	tstcs	sp, sp, asr r1
     53c:	2f2f1c23 	svccs	0x002f1c23
     540:	40312f2f 	eorsmi	r2, r1, pc, lsr #30
     544:	2f2f2f1d 	svccs	0x002f2f1d
     548:	2f1c2431 	svccs	0x001c2431
     54c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     550:	2f2f1c24 	svccs	0x002f1c24
     554:	02302f2f 	eorseq	r2, r0, #188	; 0xbc
     558:	01010001 	tsteq	r1, r1
     55c:	18020500 	stmdane	r2, {r8, sl}
     560:	0308000a 	movweq	r0, #32778	; 0x800a
     564:	2201019b 	andcs	r0, r1, #-1073741786	; 0xc0000026
     568:	31303131 	teqcc	r0, r1, lsr r1
     56c:	3e4c3e4d 	cdpcc	14, 4, cr3, cr12, cr13, {2}
     570:	593c0c03 	ldmdbpl	ip!, {r0, r1, sl, fp}
     574:	67313f59 			; <UNDEFINED> instruction: 0x67313f59
     578:	251b2544 	ldrcs	r2, [fp, #-1348]	; 0x544
     57c:	02002f4e 	andeq	r2, r0, #312	; 0x138
     580:	031b0104 	tsteq	fp, #1
     584:	0030e419 	eorseq	lr, r0, r9, lsl r4
     588:	03010402 	movweq	r0, #5122	; 0x1402
     58c:	084e2e6a 	stmdaeq	lr, {r1, r3, r5, r6, r9, sl, fp, sp}^
     590:	dd010100 	stfles	f0, [r1, #-0]
     594:	02000004 	andeq	r0, r0, #4
     598:	00007c00 	andeq	r7, r0, r0, lsl #24
     59c:	fb010200 	blx	40da6 <__Stack_Size+0x409a6>
     5a0:	01000d0e 	tsteq	r0, lr, lsl #26
     5a4:	00010101 	andeq	r0, r1, r1, lsl #2
     5a8:	00010000 	andeq	r0, r1, r0
     5ac:	696c0100 	stmdbvs	ip!, {r8}^
     5b0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     5b4:	73000063 	movwvc	r0, #99	; 0x63
     5b8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     5bc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5c0:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     5c4:	00000063 	andeq	r0, r0, r3, rrx
     5c8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5cc:	31663233 	cmncc	r6, r3, lsr r2
     5d0:	745f7830 	ldrbvc	r7, [pc], #-2096	; 5d8 <__Stack_Size+0x1d8>
     5d4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     5d8:	00010068 	andeq	r0, r1, r8, rrx
     5dc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5e0:	31663233 	cmncc	r6, r3, lsr r2
     5e4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 52c <__Stack_Size+0x12c>
     5e8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     5ec:	00000100 	andeq	r0, r0, r0, lsl #2
     5f0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     5f4:	30316632 	eorscc	r6, r1, r2, lsr r6
     5f8:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     5fc:	00682e6d 	rsbeq	r2, r8, sp, ror #28
     600:	73000001 	movwvc	r0, #1
     604:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     608:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     60c:	6173755f 	cmnvs	r3, pc, asr r5
     610:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     614:	00000100 	andeq	r0, r0, r0, lsl #2
     618:	02050000 	andeq	r0, r5, #0
     61c:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
     620:	02012903 	andeq	r2, r1, #49152	; 0xc000
     624:	01010001 	tsteq	r1, r1
     628:	e2020500 	and	r0, r2, #0
     62c:	0308000a 	movweq	r0, #32778	; 0x800a
     630:	01020135 	tsteq	r2, r5, lsr r1
     634:	00010100 	andeq	r0, r1, r0, lsl #2
     638:	0ae40205 	beq	ff900e54 <SCS_BASE+0x1f8f2e54>
     63c:	c4030800 	strgt	r0, [r3], #-2048	; 0x800
     640:	01020100 	mrseq	r0, (UNDEF: 18)
     644:	00010100 	andeq	r0, r1, r0, lsl #2
     648:	0ae60205 	beq	ff980e64 <SCS_BASE+0x1f972e64>
     64c:	d1030800 	tstle	r3, r0, lsl #16
     650:	01020100 	mrseq	r0, (UNDEF: 18)
     654:	00010100 	andeq	r0, r1, r0, lsl #2
     658:	0ae80205 	beq	ffa00e74 <SCS_BASE+0x1f9f2e74>
     65c:	de030800 	cdple	8, 0, cr0, cr3, cr0, {0}
     660:	01020100 	mrseq	r0, (UNDEF: 18)
     664:	00010100 	andeq	r0, r1, r0, lsl #2
     668:	0aea0205 	beq	ffa80e84 <SCS_BASE+0x1fa72e84>
     66c:	eb030800 	bl	c2674 <__Stack_Size+0xc2274>
     670:	01020100 	mrseq	r0, (UNDEF: 18)
     674:	00010100 	andeq	r0, r1, r0, lsl #2
     678:	0aec0205 	beq	ffb00e94 <SCS_BASE+0x1faf2e94>
     67c:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
     680:	01020100 	mrseq	r0, (UNDEF: 18)
     684:	00010100 	andeq	r0, r1, r0, lsl #2
     688:	0aee0205 	beq	ffb80ea4 <SCS_BASE+0x1fb72ea4>
     68c:	81030800 	tsthi	r3, r0, lsl #16
     690:	01020101 	tsteq	r2, r1, lsl #2
     694:	00010100 	andeq	r0, r1, r0, lsl #2
     698:	0af00205 	beq	ffc00eb4 <SCS_BASE+0x1fbf2eb4>
     69c:	8c030800 	stchi	8, cr0, [r3], {-0}
     6a0:	3e170101 	mufccs	f0, f7, f1
     6a4:	01000702 	tsteq	r0, r2, lsl #14
     6a8:	02050001 	andeq	r0, r5, #1
     6ac:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
     6b0:	01019f03 	tsteq	r1, r3, lsl #30
     6b4:	01000102 	tsteq	r0, r2, lsl #2
     6b8:	02050001 	andeq	r0, r5, #1
     6bc:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
     6c0:	0101aa03 	tsteq	r1, r3, lsl #20
     6c4:	01000102 	tsteq	r0, r2, lsl #2
     6c8:	02050001 	andeq	r0, r5, #1
     6cc:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
     6d0:	0101b503 	tsteq	r1, r3, lsl #10
     6d4:	01000102 	tsteq	r0, r2, lsl #2
     6d8:	02050001 	andeq	r0, r5, #1
     6dc:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
     6e0:	0101c003 	tsteq	r1, r3
     6e4:	01000102 	tsteq	r0, r2, lsl #2
     6e8:	02050001 	andeq	r0, r5, #1
     6ec:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
     6f0:	0101cb03 	tsteq	r1, r3, lsl #22
     6f4:	01000102 	tsteq	r0, r2, lsl #2
     6f8:	02050001 	andeq	r0, r5, #1
     6fc:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
     700:	0101d603 	tsteq	r1, r3, lsl #12
     704:	01000102 	tsteq	r0, r2, lsl #2
     708:	02050001 	andeq	r0, r5, #1
     70c:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
     710:	0101e103 	tsteq	r1, r3, lsl #2
     714:	01000102 	tsteq	r0, r2, lsl #2
     718:	02050001 	andeq	r0, r5, #1
     71c:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
     720:	0101ec03 	tsteq	r1, r3, lsl #24
     724:	01000102 	tsteq	r0, r2, lsl #2
     728:	02050001 	andeq	r0, r5, #1
     72c:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     730:	0101f703 	tsteq	r1, r3, lsl #14
     734:	01000102 	tsteq	r0, r2, lsl #2
     738:	02050001 	andeq	r0, r5, #1
     73c:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     740:	01028203 	tsteq	r2, r3, lsl #4
     744:	01000102 	tsteq	r0, r2, lsl #2
     748:	02050001 	andeq	r0, r5, #1
     74c:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     750:	01028d03 	tsteq	r2, r3, lsl #26
     754:	01000102 	tsteq	r0, r2, lsl #2
     758:	02050001 	andeq	r0, r5, #1
     75c:	00000000 	andeq	r0, r0, r0
     760:	01029803 	tsteq	r2, r3, lsl #16
     764:	01000102 	tsteq	r0, r2, lsl #2
     768:	02050001 	andeq	r0, r5, #1
     76c:	00000000 	andeq	r0, r0, r0
     770:	0102a303 	tsteq	r2, r3, lsl #6
     774:	01000102 	tsteq	r0, r2, lsl #2
     778:	02050001 	andeq	r0, r5, #1
     77c:	00000000 	andeq	r0, r0, r0
     780:	0102ae03 	tsteq	r2, r3, lsl #28
     784:	01000102 	tsteq	r0, r2, lsl #2
     788:	02050001 	andeq	r0, r5, #1
     78c:	00000000 	andeq	r0, r0, r0
     790:	0102b903 	tsteq	r2, r3, lsl #18
     794:	01000102 	tsteq	r0, r2, lsl #2
     798:	02050001 	andeq	r0, r5, #1
     79c:	00000000 	andeq	r0, r0, r0
     7a0:	0102c403 	tsteq	r2, r3, lsl #8
     7a4:	01000102 	tsteq	r0, r2, lsl #2
     7a8:	02050001 	andeq	r0, r5, #1
     7ac:	00000000 	andeq	r0, r0, r0
     7b0:	0102cf03 	tsteq	r2, r3, lsl #30
     7b4:	01000102 	tsteq	r0, r2, lsl #2
     7b8:	02050001 	andeq	r0, r5, #1
     7bc:	00000000 	andeq	r0, r0, r0
     7c0:	0102da03 	tsteq	r2, r3, lsl #20
     7c4:	01000102 	tsteq	r0, r2, lsl #2
     7c8:	02050001 	andeq	r0, r5, #1
     7cc:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     7d0:	0102e503 	tsteq	r2, r3, lsl #10
     7d4:	01000102 	tsteq	r0, r2, lsl #2
     7d8:	02050001 	andeq	r0, r5, #1
     7dc:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     7e0:	0102f103 	tsteq	r2, r3, lsl #2
     7e4:	01000102 	tsteq	r0, r2, lsl #2
     7e8:	02050001 	andeq	r0, r5, #1
     7ec:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     7f0:	0102fd03 	tsteq	r2, r3, lsl #26
     7f4:	02021114 	andeq	r1, r2, #5
     7f8:	00010100 	andeq	r0, r1, r0, lsl #2
     7fc:	0b220205 	bleq	881018 <__Stack_Size+0x880c18>
     800:	89030800 	stmdbhi	r3, {fp}
     804:	01020103 	tsteq	r2, r3, lsl #2
     808:	00010100 	andeq	r0, r1, r0, lsl #2
     80c:	0b240205 	bleq	901028 <__Stack_Size+0x900c28>
     810:	94030800 	strls	r0, [r3], #-2048	; 0x800
     814:	01020103 	tsteq	r2, r3, lsl #2
     818:	00010100 	andeq	r0, r1, r0, lsl #2
     81c:	0b260205 	bleq	981038 <__Stack_Size+0x980c38>
     820:	9f030800 	svcls	0x00030800
     824:	01020103 	tsteq	r2, r3, lsl #2
     828:	00010100 	andeq	r0, r1, r0, lsl #2
     82c:	0b280205 	bleq	a01048 <__Stack_Size+0xa00c48>
     830:	aa030800 	bge	c2838 <__Stack_Size+0xc2438>
     834:	01020103 	tsteq	r2, r3, lsl #2
     838:	00010100 	andeq	r0, r1, r0, lsl #2
     83c:	0b2a0205 	bleq	a81058 <__Stack_Size+0xa80c58>
     840:	b6030800 	strlt	r0, [r3], -r0, lsl #16
     844:	01020103 	tsteq	r2, r3, lsl #2
     848:	00010100 	andeq	r0, r1, r0, lsl #2
     84c:	0b2c0205 	bleq	b01068 <__Stack_Size+0xb00c68>
     850:	c2030800 	andgt	r0, r3, #0
     854:	01020103 	tsteq	r2, r3, lsl #2
     858:	00010100 	andeq	r0, r1, r0, lsl #2
     85c:	0b2e0205 	bleq	b81078 <__Stack_Size+0xb80c78>
     860:	cd030800 	stcgt	8, cr0, [r3, #-0]
     864:	01020103 	tsteq	r2, r3, lsl #2
     868:	00010100 	andeq	r0, r1, r0, lsl #2
     86c:	0b300205 	bleq	c01088 <__Stack_Size+0xc00c88>
     870:	dc030800 	stcle	8, cr0, [r3], {-0}
     874:	23010103 	movwcs	r0, #4355	; 0x1103
     878:	02022c5e 	andeq	r2, r2, #24064	; 0x5e00
     87c:	00010100 	andeq	r0, r1, r0, lsl #2
     880:	0b440205 	bleq	110109c <__Stack_Size+0x1100c9c>
     884:	ef030800 	svc	0x00030800
     888:	01020103 	tsteq	r2, r3, lsl #2
     88c:	00010100 	andeq	r0, r1, r0, lsl #2
     890:	0b460205 	bleq	11810ac <__Stack_Size+0x1180cac>
     894:	fa030800 	blx	c289c <__Stack_Size+0xc249c>
     898:	01020103 	tsteq	r2, r3, lsl #2
     89c:	00010100 	andeq	r0, r1, r0, lsl #2
     8a0:	0b480205 	bleq	12010bc <__Stack_Size+0x1200cbc>
     8a4:	85030800 	strhi	r0, [r3, #-2048]	; 0x800
     8a8:	01020104 	tsteq	r2, r4, lsl #2
     8ac:	00010100 	andeq	r0, r1, r0, lsl #2
     8b0:	0b4a0205 	bleq	12810cc <__Stack_Size+0x1280ccc>
     8b4:	90030800 	andls	r0, r3, r0, lsl #16
     8b8:	01020104 	tsteq	r2, r4, lsl #2
     8bc:	00010100 	andeq	r0, r1, r0, lsl #2
     8c0:	0b4c0205 	bleq	13010dc <__Stack_Size+0x1300cdc>
     8c4:	9b030800 	blls	c28cc <__Stack_Size+0xc24cc>
     8c8:	01020104 	tsteq	r2, r4, lsl #2
     8cc:	00010100 	andeq	r0, r1, r0, lsl #2
     8d0:	0b4e0205 	bleq	13810ec <__Stack_Size+0x1380cec>
     8d4:	a6030800 	strge	r0, [r3], -r0, lsl #16
     8d8:	01020104 	tsteq	r2, r4, lsl #2
     8dc:	00010100 	andeq	r0, r1, r0, lsl #2
     8e0:	0b500205 	bleq	14010fc <__Stack_Size+0x1400cfc>
     8e4:	b1030800 	tstlt	r3, r0, lsl #16
     8e8:	01020104 	tsteq	r2, r4, lsl #2
     8ec:	00010100 	andeq	r0, r1, r0, lsl #2
     8f0:	0b520205 	bleq	148110c <__Stack_Size+0x1480d0c>
     8f4:	bc030800 	stclt	8, cr0, [r3], {-0}
     8f8:	01020104 	tsteq	r2, r4, lsl #2
     8fc:	00010100 	andeq	r0, r1, r0, lsl #2
     900:	0b540205 	bleq	150111c <__Stack_Size+0x1500d1c>
     904:	cd030800 	stcgt	8, cr0, [r3, #-0]
     908:	21010104 	tstcs	r1, r4, lsl #2
     90c:	00130267 	andseq	r0, r3, r7, ror #4
     910:	05000101 	streq	r0, [r0, #-257]	; 0x101
     914:	000b8802 	andeq	r8, fp, r2, lsl #16
     918:	04dd0308 	ldrbeq	r0, [sp], #776	; 0x308
     91c:	02e52601 	rsceq	r2, r5, #1048576	; 0x100000
     920:	0101000e 	tsteq	r1, lr
     924:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
     928:	0308000b 	movweq	r0, #32779	; 0x800b
     92c:	020104f3 	andeq	r0, r1, #-218103808	; 0xf3000000
     930:	01010001 	tsteq	r1, r1
     934:	c6020500 	strgt	r0, [r2], -r0, lsl #10
     938:	0308000b 	movweq	r0, #32779	; 0x800b
     93c:	020104ff 	andeq	r0, r1, #-16777216	; 0xff000000
     940:	01010001 	tsteq	r1, r1
     944:	c8020500 	stmdagt	r2, {r8, sl}
     948:	0308000b 	movweq	r0, #32779	; 0x800b
     94c:	0201058a 	andeq	r0, r1, #578813952	; 0x22800000
     950:	01010001 	tsteq	r1, r1
     954:	ca020500 	bgt	81d5c <__Stack_Size+0x8195c>
     958:	0308000b 	movweq	r0, #32779	; 0x800b
     95c:	02010595 	andeq	r0, r1, #624951296	; 0x25400000
     960:	01010001 	tsteq	r1, r1
     964:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
     968:	0308000b 	movweq	r0, #32779	; 0x800b
     96c:	020105a0 	andeq	r0, r1, #671088640	; 0x28000000
     970:	01010001 	tsteq	r1, r1
     974:	ce020500 	cfsh32gt	mvfx0, mvfx2, #0
     978:	0308000b 	movweq	r0, #32779	; 0x800b
     97c:	020105ac 	andeq	r0, r1, #721420288	; 0x2b000000
     980:	01010001 	tsteq	r1, r1
     984:	d0020500 	andle	r0, r2, r0, lsl #10
     988:	0308000b 	movweq	r0, #32779	; 0x800b
     98c:	020105b8 	andeq	r0, r1, #771751936	; 0x2e000000
     990:	01010001 	tsteq	r1, r1
     994:	d2020500 	andle	r0, r2, #0
     998:	0308000b 	movweq	r0, #32779	; 0x800b
     99c:	020105c3 	andeq	r0, r1, #817889280	; 0x30c00000
     9a0:	01010001 	tsteq	r1, r1
     9a4:	d4020500 	strle	r0, [r2], #-1280	; 0x500
     9a8:	0308000b 	movweq	r0, #32779	; 0x800b
     9ac:	020105ce 	andeq	r0, r1, #864026624	; 0x33800000
     9b0:	01010001 	tsteq	r1, r1
     9b4:	d6020500 	strle	r0, [r2], -r0, lsl #10
     9b8:	0308000b 	movweq	r0, #32779	; 0x800b
     9bc:	020105d9 	andeq	r0, r1, #910163968	; 0x36400000
     9c0:	01010001 	tsteq	r1, r1
     9c4:	d8020500 	stmdale	r2, {r8, sl}
     9c8:	0308000b 	movweq	r0, #32779	; 0x800b
     9cc:	020105e4 	andeq	r0, r1, #956301312	; 0x39000000
     9d0:	01010001 	tsteq	r1, r1
     9d4:	da020500 	ble	81ddc <__Stack_Size+0x819dc>
     9d8:	0308000b 	movweq	r0, #32779	; 0x800b
     9dc:	020105ef 	andeq	r0, r1, #1002438656	; 0x3bc00000
     9e0:	01010001 	tsteq	r1, r1
     9e4:	dc020500 	cfstr32le	mvfx0, [r2], {-0}
     9e8:	0308000b 	movweq	r0, #32779	; 0x800b
     9ec:	020105fa 	andeq	r0, r1, #1048576000	; 0x3e800000
     9f0:	01010001 	tsteq	r1, r1
     9f4:	de020500 	cfsh32le	mvfx0, mvfx2, #0
     9f8:	0308000b 	movweq	r0, #32779	; 0x800b
     9fc:	02010685 	andeq	r0, r1, #139460608	; 0x8500000
     a00:	01010001 	tsteq	r1, r1
     a04:	e0020500 	and	r0, r2, r0, lsl #10
     a08:	0308000b 	movweq	r0, #32779	; 0x800b
     a0c:	02010690 	andeq	r0, r1, #150994944	; 0x9000000
     a10:	01010001 	tsteq	r1, r1
     a14:	e2020500 	and	r0, r2, #0
     a18:	0308000b 	movweq	r0, #32779	; 0x800b
     a1c:	0201069b 	andeq	r0, r1, #162529280	; 0x9b00000
     a20:	01010001 	tsteq	r1, r1
     a24:	e4020500 	str	r0, [r2], #-1280	; 0x500
     a28:	0308000b 	movweq	r0, #32779	; 0x800b
     a2c:	020106a6 	andeq	r0, r1, #174063616	; 0xa600000
     a30:	01010001 	tsteq	r1, r1
     a34:	e6020500 	str	r0, [r2], -r0, lsl #10
     a38:	0308000b 	movweq	r0, #32779	; 0x800b
     a3c:	020106b1 	andeq	r0, r1, #185597952	; 0xb100000
     a40:	01010001 	tsteq	r1, r1
     a44:	e8020500 	stmda	r2, {r8, sl}
     a48:	0308000b 	movweq	r0, #32779	; 0x800b
     a4c:	020106bc 	andeq	r0, r1, #197132288	; 0xbc00000
     a50:	01010001 	tsteq	r1, r1
     a54:	ea020500 	b	81e5c <__Stack_Size+0x81a5c>
     a58:	0308000b 	movweq	r0, #32779	; 0x800b
     a5c:	020106c7 	andeq	r0, r1, #208666624	; 0xc700000
     a60:	01010001 	tsteq	r1, r1
     a64:	ec020500 	cfstr32	mvfx0, [r2], {-0}
     a68:	0308000b 	movweq	r0, #32779	; 0x800b
     a6c:	020106d3 	andeq	r0, r1, #221249536	; 0xd300000
     a70:	01010001 	tsteq	r1, r1
     a74:	00000043 	andeq	r0, r0, r3, asr #32
     a78:	003d0002 	eorseq	r0, sp, r2
     a7c:	01020000 	mrseq	r0, (UNDEF: 2)
     a80:	000d0efb 	strdeq	r0, [sp], -fp
     a84:	01010101 	tsteq	r1, r1, lsl #2
     a88:	01000000 	mrseq	r0, (UNDEF: 0)
     a8c:	6c010000 	stcvs	0, cr0, [r1], {-0}
     a90:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     a94:	0000636e 	andeq	r6, r0, lr, ror #6
     a98:	5f627375 	svcpl	0x00627375
     a9c:	63736564 	cmnvs	r3, #419430400	; 0x19000000
     aa0:	0000632e 	andeq	r6, r0, lr, lsr #6
     aa4:	74730000 	ldrbtvc	r0, [r3], #-0
     aa8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     aac:	5f783031 	svcpl	0x00783031
     ab0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     ab4:	0100682e 	tsteq	r0, lr, lsr #16
     ab8:	31000000 	mrscc	r0, (UNDEF: 0)
     abc:	02000001 	andeq	r0, r0, #1
     ac0:	00008c00 	andeq	r8, r0, r0, lsl #24
     ac4:	fb010200 	blx	412ce <__Stack_Size+0x40ece>
     ac8:	01000d0e 	tsteq	r0, lr, lsl #26
     acc:	00010101 	andeq	r0, r1, r1, lsl #2
     ad0:	00010000 	andeq	r0, r1, r0
     ad4:	696c0100 	stmdbvs	ip!, {r8}^
     ad8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     adc:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     ae0:	53552f62 	cmppl	r5, #392	; 0x188
     ae4:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     ae8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     aec:	002e0063 	eoreq	r0, lr, r3, rrx
     af0:	62737500 	rsbsvs	r7, r3, #0
     af4:	646e655f 	strbtvs	r6, [lr], #-1375	; 0x55f
     af8:	00632e70 	rsbeq	r2, r3, r0, ror lr
     afc:	73000000 	movwvc	r0, #0
     b00:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     b04:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     b08:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     b0c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     b10:	73000001 	movwvc	r0, #1
     b14:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     b18:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     b1c:	616c665f 	cmnvs	ip, pc, asr r6
     b20:	682e6873 	stmdavs	lr!, {r0, r1, r4, r5, r6, fp, sp, lr}
     b24:	00000100 	andeq	r0, r0, r0, lsl #2
     b28:	5f627375 	svcpl	0x00627375
     b2c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
     b30:	00020068 	andeq	r0, r2, r8, rrx
     b34:	42535500 	subsmi	r5, r3, #0
     b38:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     b3c:	0300682e 	movweq	r6, #2094	; 0x82e
     b40:	73750000 	cmnvc	r5, #0
     b44:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     b48:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     b4c:	00000200 	andeq	r0, r0, r0, lsl #4
     b50:	02050000 	andeq	r0, r5, #0
     b54:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
     b58:	0100c103 	tsteq	r0, r3, lsl #2
     b5c:	00060214 	andeq	r0, r6, r4, lsl r2
     b60:	05000101 	streq	r0, [r0, #-257]	; 0x101
     b64:	000bfc02 	andeq	pc, fp, r2, lsl #24
     b68:	00f50308 	rscseq	r0, r5, r8, lsl #6
     b6c:	7a033401 	bvc	cdb78 <__Stack_Size+0xcd778>
     b70:	7a032620 	bvc	ca3f8 <__Stack_Size+0xc9ff8>
     b74:	7a032620 	bvc	ca3fc <__Stack_Size+0xc9ffc>
     b78:	5a232620 	bpl	8ca400 <__Stack_Size+0x8ca000>
     b7c:	01040200 	mrseq	r0, R12_usr
     b80:	36062006 	strcc	r2, [r6], -r6
     b84:	2f1f2108 	svccs	0x001f2108
     b88:	4c326884 	ldcmi	8, cr6, [r2], #-528	; 0xfffffdf0
     b8c:	314c233d 	cmpcc	ip, sp, lsr r3
     b90:	03206403 	teqeq	r0, #50331648	; 0x3000000
     b94:	d830201c 	ldmdale	r0!, {r2, r3, r4, sp}
     b98:	03206003 	teqeq	r0, #3
     b9c:	304e2020 	subcc	r2, lr, r0, lsr #32
     ba0:	1e1e4c4d 	cdpne	12, 1, cr4, cr14, cr13, {2}
     ba4:	09031e30 	stmdbeq	r3, {r4, r5, r9, sl, fp, ip}
     ba8:	00140220 	andseq	r0, r4, r0, lsr #4
     bac:	05000101 	streq	r0, [r0, #-257]	; 0x101
     bb0:	000cfc02 	andeq	pc, ip, r2, lsl #24
     bb4:	00d90308 	sbcseq	r0, r9, r8, lsl #6
     bb8:	09032301 	stmdbeq	r3, {r0, r8, r9, sp}
     bbc:	2077034a 	rsbscs	r0, r7, sl, asr #6
     bc0:	03200903 	teqeq	r0, #49152	; 0xc000
     bc4:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
     bc8:	20770320 	rsbscs	r0, r7, r0, lsr #6
     bcc:	21200903 	teqcs	r0, r3, lsl #18
     bd0:	03b25b2f 			; <UNDEFINED> instruction: 0x03b25b2f
     bd4:	2c28207a 	stccs	0, cr2, [r8], #-488	; 0xfffffe18
     bd8:	01000c02 	tsteq	r0, r2, lsl #24
     bdc:	02050001 	andeq	r0, r5, #1
     be0:	00000000 	andeq	r0, r0, r0
     be4:	0101be03 	tsteq	r1, r3, lsl #28
     be8:	02694c15 	rsbeq	r4, r9, #5376	; 0x1500
     bec:	01010008 	tsteq	r1, r8
     bf0:	00000090 	muleq	r0, r0, r0
     bf4:	00680002 	rsbeq	r0, r8, r2
     bf8:	01020000 	mrseq	r0, (UNDEF: 2)
     bfc:	000d0efb 	strdeq	r0, [sp], -fp
     c00:	01010101 	tsteq	r1, r1, lsl #2
     c04:	01000000 	mrseq	r0, (UNDEF: 0)
     c08:	6c010000 	stcvs	0, cr0, [r1], {-0}
     c0c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     c10:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     c14:	552f6269 	strpl	r6, [pc, #-617]!	; 9b3 <__Stack_Size+0x5b3>
     c18:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     c1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     c20:	0000636e 	andeq	r6, r0, lr, ror #6
     c24:	5f627375 	svcpl	0x00627375
     c28:	72747369 	rsbsvc	r7, r4, #-1543503871	; 0xa4000001
     c2c:	0000632e 	andeq	r6, r0, lr, lsr #6
     c30:	74730000 	ldrbtvc	r0, [r3], #-0
     c34:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c38:	5f783031 	svcpl	0x00783031
     c3c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     c40:	0100682e 	tsteq	r0, lr, lsr #16
     c44:	73750000 	cmnvc	r5, #0
     c48:	6f635f62 	svcvs	0x00635f62
     c4c:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
     c50:	00000200 	andeq	r0, r0, r0, lsl #4
     c54:	5f627375 	svcpl	0x00627375
     c58:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     c5c:	00020068 	andeq	r0, r2, r8, rrx
     c60:	05000000 	streq	r0, [r0, #-0]
     c64:	000d5802 	andeq	r5, sp, r2, lsl #16
     c68:	013e0308 	teqeq	lr, r8, lsl #6
     c6c:	31223a14 	teqcc	r2, r4, lsl sl
     c70:	035e3d5f 	cmpeq	lr, #6080	; 0x17c0
     c74:	60346609 	eorsvs	r6, r4, r9, lsl #12
     c78:	353d1f21 	ldrcc	r1, [sp, #-3873]!	; 0xf21
     c7c:	0260506d 	rsbeq	r5, r0, #109	; 0x6d
     c80:	0101000e 	tsteq	r1, lr
     c84:	0000021a 	andeq	r0, r0, sl, lsl r2
     c88:	00ba0002 	adcseq	r0, sl, r2
     c8c:	01020000 	mrseq	r0, (UNDEF: 2)
     c90:	000d0efb 	strdeq	r0, [sp], -fp
     c94:	01010101 	tsteq	r1, r1, lsl #2
     c98:	01000000 	mrseq	r0, (UNDEF: 0)
     c9c:	6c010000 	stcvs	0, cr0, [r1], {-0}
     ca0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     ca4:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     ca8:	552f6269 	strpl	r6, [pc, #-617]!	; a47 <__Stack_Size+0x647>
     cac:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     cb0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     cb4:	0000636e 	andeq	r6, r0, lr, ror #6
     cb8:	5f627375 	svcpl	0x00627375
     cbc:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
     cc0:	0000632e 	andeq	r6, r0, lr, lsr #6
     cc4:	74730000 	ldrbtvc	r0, [r3], #-0
     cc8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ccc:	5f783031 	svcpl	0x00783031
     cd0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     cd4:	0100682e 	tsteq	r0, lr, lsr #16
     cd8:	73750000 	cmnvc	r5, #0
     cdc:	6f635f62 	svcvs	0x00635f62
     ce0:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
     ce4:	00000200 	andeq	r0, r0, r0, lsl #4
     ce8:	5f627375 	svcpl	0x00627375
     cec:	2e666564 	cdpcs	5, 6, cr6, cr6, cr4, {3}
     cf0:	00020068 	andeq	r0, r2, r8, rrx
     cf4:	62737500 	rsbsvs	r7, r3, #0
     cf8:	6f72705f 	svcvs	0x0072705f
     cfc:	00682e70 	rsbeq	r2, r8, r0, ror lr
     d00:	55000000 	strpl	r0, [r0, #-0]
     d04:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
     d08:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     d0c:	00000000 	andeq	r0, r0, r0
     d10:	5f627375 	svcpl	0x00627375
     d14:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     d18:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d1c:	73750000 	cmnvc	r5, #0
     d20:	65645f62 	strbvs	r5, [r4, #-3938]!	; 0xf62
     d24:	682e6373 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}
     d28:	00000000 	andeq	r0, r0, r0
     d2c:	5f627375 	svcpl	0x00627375
     d30:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     d34:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d38:	73750000 	cmnvc	r5, #0
     d3c:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     d40:	00682e6c 	rsbeq	r2, r8, ip, ror #28
     d44:	00000002 	andeq	r0, r0, r2
     d48:	e0020500 	and	r0, r2, r0, lsl #10
     d4c:	0308000d 	movweq	r0, #32781	; 0x800d
     d50:	150101c9 	strne	r0, [r1, #-457]	; 0x1c9
     d54:	0009023f 	andeq	r0, r9, pc, lsr r2
     d58:	05000101 	streq	r0, [r0, #-257]	; 0x101
     d5c:	000df802 	andeq	pc, sp, r2, lsl #16
     d60:	01db0308 	bicseq	r0, fp, r8, lsl #6
     d64:	06021301 	streq	r1, [r2], -r1, lsl #6
     d68:	00010100 	andeq	r0, r1, r0, lsl #2
     d6c:	0e040205 	cdpeq	2, 0, cr0, cr4, cr5, {0}
     d70:	e8030800 	stmda	r3, {fp}
     d74:	4f130101 	svcmi	0x00130101
     d78:	01000602 	tsteq	r0, r2, lsl #12
     d7c:	02050001 	andeq	r0, r5, #1
     d80:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
     d84:	0101fb03 	tsteq	r1, r3, lsl #22
     d88:	01000102 	tsteq	r0, r2, lsl #2
     d8c:	02050001 	andeq	r0, r5, #1
     d90:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
     d94:	01028803 	tsteq	r2, r3, lsl #16
     d98:	20790319 	rsbscs	r0, r9, r9, lsl r3
     d9c:	10032227 	andne	r2, r3, r7, lsr #4
     da0:	2e750374 	mrccs	3, 3, r0, cr5, cr4, {3}
     da4:	3c750330 	ldclcc	3, cr0, [r5], #-192	; 0xffffff40
     da8:	32200b03 	eorcc	r0, r0, #3072	; 0xc00
     dac:	03207103 	teqeq	r0, #-1073741824	; 0xc0000000
     db0:	03234a0f 	teqeq	r3, #61440	; 0xf000
     db4:	11032e74 	tstne	r3, r4, ror lr
     db8:	211f2f20 	tstcs	pc, r0, lsr #30
     dbc:	02212f21 	eoreq	r2, r1, #132	; 0x84
     dc0:	01010009 	tsteq	r1, r9
     dc4:	78020500 	stmdavc	r2, {r8, sl}
     dc8:	0308000e 	movweq	r0, #32782	; 0x800e
     dcc:	030102b4 	movweq	r0, #4788	; 0x12b4
     dd0:	30760112 	rsbscc	r0, r6, r2, lsl r1
     dd4:	02213430 	eoreq	r3, r1, #805306368	; 0x30000000
     dd8:	01010004 	tsteq	r1, r4
     ddc:	9c020500 	cfstr32ls	mvfx0, [r2], {-0}
     de0:	0308000e 	movweq	r0, #32782	; 0x800e
     de4:	1401038e 	strne	r0, [r1], #-910	; 0x38e
     de8:	21323022 	teqcs	r2, r2, lsr #32
     dec:	01000102 	tsteq	r0, r2, lsl #2
     df0:	02050001 	andeq	r0, r5, #1
     df4:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
     df8:	0103a303 	tsteq	r3, r3, lsl #6
     dfc:	22010e03 	andcs	r0, r1, #48	; 0x30
     e00:	0221224b 	eoreq	r2, r1, #-1342177276	; 0xb0000004
     e04:	01010005 	tsteq	r1, r5
     e08:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
     e0c:	0308000e 	movweq	r0, #32782	; 0x800e
     e10:	160103c1 	strne	r0, [r1], -r1, asr #7
     e14:	4b223e5a 	blmi	890784 <__Stack_Size+0x890384>
     e18:	07022123 	streq	r2, [r2, -r3, lsr #2]
     e1c:	00010100 	andeq	r0, r1, r0, lsl #2
     e20:	0ef00205 	cdpeq	2, 15, cr0, cr0, cr5, {0}
     e24:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
     e28:	3d140102 	ldfccs	f0, [r4, #-8]
     e2c:	30103e34 	andscc	r3, r0, r4, lsr lr
     e30:	01000602 	tsteq	r0, r2, lsl #12
     e34:	02050001 	andeq	r0, r5, #1
     e38:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
     e3c:	0102ea03 	tsteq	r2, r3, lsl #20
     e40:	02112114 	andseq	r2, r1, #5
     e44:	01010005 	tsteq	r1, r5
     e48:	1c020500 	cfstr32ne	mvfx0, [r2], {-0}
     e4c:	0308000f 	movweq	r0, #32783	; 0x800f
     e50:	140102dd 	strne	r0, [r1], #-733	; 0x2dd
     e54:	05021121 	streq	r1, [r2, #-289]	; 0x121
     e58:	00010100 	andeq	r0, r1, r0, lsl #2
     e5c:	0f280205 	svceq	0x00280205
     e60:	84030800 	strhi	r0, [r3], #-2048	; 0x800
     e64:	1d170101 	ldfnes	f0, [r7, #-4]
     e68:	221e1d23 	andscs	r1, lr, #2240	; 0x8c0
     e6c:	03261d23 	teqeq	r6, #2240	; 0x8c0
     e70:	593f200f 	ldmdbpl	pc!, {r0, r1, r2, r3, sp}	; <UNPREDICTABLE>
     e74:	3d4b4b4b 	vstrcc	d20, [fp, #-300]	; 0xfffffed4
     e78:	4b4b3f67 	blmi	12d0c1c <__Stack_Size+0x12d081c>
     e7c:	59594d4b 	ldmdbpl	r9, {r0, r1, r3, r6, r8, sl, fp, lr}^
     e80:	594b4d4b 	stmdbpl	fp, {r0, r1, r3, r6, r8, sl, fp, lr}^
     e84:	3f4d594b 	svccc	0x004d594b
     e88:	01000c02 	tsteq	r0, r2, lsl #24
     e8c:	02050001 	andeq	r0, r5, #1
     e90:	08001008 	stmdaeq	r0, {r3, ip}
     e94:	0100ea03 	tsteq	r0, r3, lsl #20
     e98:	314d3024 	cmpcc	sp, r4, lsr #32
     e9c:	00070230 	andeq	r0, r7, r0, lsr r2
     ea0:	019e0101 	orrseq	r0, lr, r1, lsl #2
     ea4:	00020000 	andeq	r0, r2, r0
     ea8:	000000c5 	andeq	r0, r0, r5, asr #1
     eac:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     eb0:	0101000d 	tsteq	r1, sp
     eb4:	00000101 	andeq	r0, r0, r1, lsl #2
     eb8:	00000100 	andeq	r0, r0, r0, lsl #2
     ebc:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     ec0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ec4:	62696c00 	rsbvs	r6, r9, #0
     ec8:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     ecc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     ed0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ed4:	53550000 	cmppl	r5, #0
     ed8:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     edc:	00632e74 	rsbeq	r2, r3, r4, ror lr
     ee0:	73000000 	movwvc	r0, #0
     ee4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     ee8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     eec:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     ef0:	00682e65 	rsbeq	r2, r8, r5, ror #28
     ef4:	73000001 	movwvc	r0, #1
     ef8:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     efc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f00:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     f04:	0100682e 	tsteq	r0, lr, lsr #16
     f08:	73750000 	cmnvc	r5, #0
     f0c:	6f635f62 	svcvs	0x00635f62
     f10:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
     f14:	00000200 	andeq	r0, r0, r0, lsl #4
     f18:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     f1c:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     f20:	00000068 	andeq	r0, r0, r8, rrx
     f24:	62737500 	rsbsvs	r7, r3, #0
     f28:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     f2c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     f30:	75000002 	strvc	r0, [r0, #-2]
     f34:	645f6273 	ldrbvs	r6, [pc], #-627	; f3c <__Stack_Size+0xb3c>
     f38:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     f3c:	00000068 	andeq	r0, r0, r8, rrx
     f40:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f44:	31663233 	cmncc	r6, r3, lsr r2
     f48:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     f4c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     f50:	00010068 	andeq	r0, r1, r8, rrx
     f54:	62737500 	rsbsvs	r7, r3, #0
     f58:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
     f5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f60:	73750000 	cmnvc	r5, #0
     f64:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     f68:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     f6c:	00000200 	andeq	r0, r0, r0, lsl #4
     f70:	02050000 	andeq	r0, r5, #0
     f74:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
     f78:	0102f303 	tsteq	r2, r3, lsl #6
     f7c:	0200241f 	andeq	r2, r0, #520093696	; 0x1f000000
     f80:	20060104 	andcs	r0, r6, r4, lsl #2
     f84:	323e3006 	eorscc	r3, lr, #6
     f88:	033c7803 	teqeq	ip, #196608	; 0x30000
     f8c:	221e200d 	andscs	r2, lr, #13
     f90:	032e7303 	teqeq	lr, #201326592	; 0xc000000
     f94:	01022e0f 	tsteq	r2, pc, lsl #28
     f98:	00010100 	andeq	r0, r1, r0, lsl #2
     f9c:	10580205 	subsne	r0, r8, r5, lsl #4
     fa0:	27030800 	strcs	r0, [r3, -r0, lsl #16]
     fa4:	02830301 	addeq	r0, r3, #67108864	; 0x4000000
     fa8:	7e860320 	cdpvc	3, 8, cr0, cr6, cr0, {1}
     fac:	7a032658 	bvc	ca914 <__Stack_Size+0xca514>
     fb0:	241c2420 	ldrcs	r2, [ip], #-1056	; 0x420
     fb4:	244b2222 	strbcs	r2, [fp], #-546	; 0x222
     fb8:	01000a02 	tsteq	r0, r2, lsl #20
     fbc:	02050001 	andeq	r0, r5, #1
     fc0:	00000000 	andeq	r0, r0, r0
     fc4:	0100da03 	tsteq	r0, r3, lsl #20
     fc8:	02021114 	andeq	r1, r2, #5
     fcc:	00010100 	andeq	r0, r1, r0, lsl #2
     fd0:	10900205 	addsne	r0, r0, r5, lsl #4
     fd4:	a6030800 	strge	r0, [r3], -r0, lsl #16
     fd8:	23130102 	tstcs	r3, #-2147483648	; 0x80000000
     fdc:	01790343 	cmneq	r9, r3, asr #6
     fe0:	02103e33 	andseq	r3, r0, #816	; 0x330
     fe4:	01010005 	tsteq	r1, r5
     fe8:	ac020500 	cfstr32ge	mvfx0, [r2], {-0}
     fec:	03080010 	movweq	r0, #32784	; 0x8010
     ff0:	250100c7 	strcs	r0, [r1, #-199]	; 0xc7
     ff4:	301e221e 	andscc	r2, lr, lr, lsl r2
     ff8:	02353e22 	eorseq	r3, r5, #544	; 0x220
     ffc:	01010006 	tsteq	r1, r6
    1000:	d0020500 	andle	r0, r2, r0, lsl #10
    1004:	03080010 	movweq	r0, #32784	; 0x8010
    1008:	140100df 	strne	r0, [r1], #-223	; 0xdf
    100c:	00020211 	andeq	r0, r2, r1, lsl r2
    1010:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1014:	0010d402 	andseq	sp, r0, r2, lsl #8
    1018:	02bb0308 	adcseq	r0, fp, #536870912	; 0x20000000
    101c:	221f1601 	andscs	r1, pc, #1048576	; 0x100000
    1020:	21241d1e 	teqcs	r4, lr, lsl sp
    1024:	3f4b3024 	svccc	0x004b3024
    1028:	000c022b 	andeq	r0, ip, fp, lsr #4
    102c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1030:	00111002 	andseq	r1, r1, r2
    1034:	02dd0308 	sbcseq	r0, sp, #536870912	; 0x20000000
    1038:	3e402001 	cdpcc	0, 4, cr2, cr0, cr1, {0}
    103c:	023e4b59 	eorseq	r4, lr, #91136	; 0x16400
    1040:	01010001 	tsteq	r1, r1
    1044:	00000311 	andeq	r0, r0, r1, lsl r3
    1048:	00740002 	rsbseq	r0, r4, r2
    104c:	01020000 	mrseq	r0, (UNDEF: 2)
    1050:	000d0efb 	strdeq	r0, [sp], -fp
    1054:	01010101 	tsteq	r1, r1, lsl #2
    1058:	01000000 	mrseq	r0, (UNDEF: 0)
    105c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    1060:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1064:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    1068:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    106c:	0000636e 	andeq	r6, r0, lr, ror #6
    1070:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1074:	30316632 	eorscc	r6, r1, r2, lsr r6
    1078:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    107c:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    1080:	00010063 	andeq	r0, r1, r3, rrx
    1084:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1088:	31663233 	cmncc	r6, r3, lsr r2
    108c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1094 <__Stack_Size+0xc94>
    1090:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1094:	00020068 	andeq	r0, r2, r8, rrx
    1098:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    109c:	31663233 	cmncc	r6, r3, lsr r2
    10a0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; fe8 <__Stack_Size+0xbe8>
    10a4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    10a8:	00000200 	andeq	r0, r0, r0, lsl #4
    10ac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    10b0:	30316632 	eorscc	r6, r1, r2, lsr r6
    10b4:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    10b8:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    10bc:	00020068 	andeq	r0, r2, r8, rrx
    10c0:	05000000 	streq	r0, [r0, #-0]
    10c4:	00113802 	andseq	r3, r1, r2, lsl #16
    10c8:	00d60308 	sbcseq	r0, r6, r8, lsl #6
    10cc:	02591701 	subseq	r1, r9, #262144	; 0x40000
    10d0:	01010007 	tsteq	r1, r7
    10d4:	00020500 	andeq	r0, r2, r0, lsl #10
    10d8:	03000000 	movweq	r0, #0
    10dc:	170100ea 	strne	r0, [r1, -sl, ror #1]
    10e0:	00070259 	andeq	r0, r7, r9, asr r2
    10e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    10e8:	00115002 	andseq	r5, r1, r2
    10ec:	00fe0308 	rscseq	r0, lr, r8, lsl #6
    10f0:	02591701 	subseq	r1, r9, #262144	; 0x40000
    10f4:	01010007 	tsteq	r1, r7
    10f8:	68020500 	stmdavs	r2, {r8, sl}
    10fc:	03080011 	movweq	r0, #32785	; 0x8011
    1100:	14010190 	strne	r0, [r1], #-400	; 0x190
    1104:	02212d2f 	eoreq	r2, r1, #3008	; 0xbc0
    1108:	01010007 	tsteq	r1, r7
    110c:	80020500 	andhi	r0, r2, r0, lsl #10
    1110:	03080011 	movweq	r0, #32785	; 0x8011
    1114:	1401019e 	strne	r0, [r1], #-414	; 0x19e
    1118:	01000802 	tsteq	r0, r2, lsl #16
    111c:	02050001 	andeq	r0, r5, #1
    1120:	00000000 	andeq	r0, r0, r0
    1124:	01059603 	tsteq	r5, r3, lsl #12
    1128:	04022f14 	streq	r2, [r2], #-3860	; 0xf14
    112c:	00010100 	andeq	r0, r1, r0, lsl #2
    1130:	00000205 	andeq	r0, r0, r5, lsl #4
    1134:	a3030000 	movwge	r0, #12288	; 0x3000
    1138:	2f140105 	svccs	0x00140105
    113c:	01000402 	tsteq	r0, r2, lsl #8
    1140:	02050001 	andeq	r0, r5, #1
    1144:	00000000 	andeq	r0, r0, r0
    1148:	0105b103 	tsteq	r5, r3, lsl #2
    114c:	2e090315 	mcrcs	3, 0, r0, cr9, cr5, {0}
    1150:	01000602 	tsteq	r0, r2, lsl #12
    1154:	02050001 	andeq	r0, r5, #1
    1158:	00000000 	andeq	r0, r0, r0
    115c:	0105c703 	tsteq	r5, r3, lsl #14
    1160:	2e0a0315 	mcrcs	3, 0, r0, cr10, cr5, {0}
    1164:	01000602 	tsteq	r0, r2, lsl #12
    1168:	02050001 	andeq	r0, r5, #1
    116c:	00000000 	andeq	r0, r0, r0
    1170:	0105e203 	tsteq	r5, r3, lsl #4
    1174:	33231d28 	teqcc	r3, #2560	; 0xa00
    1178:	01000702 	tsteq	r0, r2, lsl #14
    117c:	02050001 	andeq	r0, r5, #1
    1180:	00000000 	andeq	r0, r0, r0
    1184:	01068103 	tsteq	r6, r3, lsl #2
    1188:	41263e18 	teqmi	r6, r8, lsl lr
    118c:	3c100329 	ldccc	3, cr0, [r0], {41}	; 0x29
    1190:	01000402 	tsteq	r0, r2, lsl #8
    1194:	02050001 	andeq	r0, r5, #1
    1198:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
    119c:	0106ae03 	tsteq	r6, r3, lsl #28
    11a0:	00060217 	andeq	r0, r6, r7, lsl r2
    11a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    11a8:	00119c02 	andseq	r9, r1, r2, lsl #24
    11ac:	06bf0308 	ldrteq	r0, [pc], r8, lsl #6
    11b0:	42501501 	subsmi	r1, r0, #4194304	; 0x400000
    11b4:	4a74033e 	bmi	1d01eb4 <__Stack_Size+0x1d01ab4>
    11b8:	20100334 	andscs	r0, r0, r4, lsr r3
    11bc:	01000302 	tsteq	r0, r2, lsl #6
    11c0:	02050001 	andeq	r0, r5, #1
    11c4:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
    11c8:	0106e603 	tsteq	r6, r3, lsl #12
    11cc:	02002420 	andeq	r2, r0, #536870912	; 0x20000000
    11d0:	00310104 	eorseq	r0, r1, r4, lsl #2
    11d4:	06020402 	streq	r0, [r2], -r2, lsl #8
    11d8:	1903062e 	stmdbne	r3, {r1, r2, r3, r5, r9, sl}
    11dc:	68033020 	stmdavs	r3, {r5, ip, sp}
    11e0:	5d332f74 	ldcpl	15, cr2, [r3, #-464]!	; 0xfffffe30
    11e4:	01000102 	tsteq	r0, r2, lsl #2
    11e8:	02050001 	andeq	r0, r5, #1
    11ec:	00000000 	andeq	r0, r0, r0
    11f0:	0104ea03 	tsteq	r4, r3, lsl #20
    11f4:	03200903 	teqeq	r0, #49152	; 0xc000
    11f8:	0a032e77 	beq	ccbdc <__Stack_Size+0xcc7dc>
    11fc:	23212d20 	teqcs	r1, #2048	; 0x800
    1200:	03207303 	teqeq	r0, #201326592	; 0xc000000
    1204:	31302e0d 	teqcc	r0, sp, lsl #28
    1208:	1e304822 	cdpne	8, 3, cr4, cr0, cr2, {1}
    120c:	30231d25 	eorcc	r1, r3, r5, lsr #26
    1210:	07025d31 	smladxeq	r2, r1, sp, r5
    1214:	00010100 	andeq	r0, r1, r0, lsl #2
    1218:	00000205 	andeq	r0, r0, r5, lsl #4
    121c:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    1220:	26200104 	strtcs	r0, [r0], -r4, lsl #2
    1224:	2d2f314c 	stfcss	f3, [pc, #-304]!	; 10fc <__Stack_Size+0xcfc>
    1228:	4d4b2221 	sfmmi	f2, 2, [fp, #-132]	; 0xffffff7c
    122c:	5a5b314c 	bpl	16cd764 <__Stack_Size+0x16cd364>
    1230:	4c323222 	lfmmi	f3, 4, [r2], #-136	; 0xffffff78
    1234:	032e5803 	teqeq	lr, #196608	; 0x30000
    1238:	31792e2b 	cmncc	r9, fp, lsr #28
    123c:	0007025e 	andeq	r0, r7, lr, asr r2
    1240:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1244:	00000002 	andeq	r0, r0, r2
    1248:	03ca0300 	biceq	r0, sl, #0
    124c:	0f032001 	svceq	0x00032001
    1250:	2f313e20 	svccs	0x00313e20
    1254:	7303212d 	movwvc	r2, #12589	; 0x312d
    1258:	200e0320 	andcs	r0, lr, r0, lsr #6
    125c:	03207303 	teqeq	r0, #201326592	; 0xc000000
    1260:	1e30200d 	cdpne	0, 3, cr2, cr0, cr13, {0}
    1264:	20720322 	rsbscs	r0, r2, r2, lsr #6
    1268:	372e1503 	strcc	r1, [lr, -r3, lsl #10]!
    126c:	30231d23 	eorcc	r1, r3, r3, lsr #26
    1270:	231d233e 	tstcs	sp, #-134217728	; 0xf8000000
    1274:	2e640331 	mcrcs	3, 3, r0, cr4, cr1, {1}
    1278:	302e1c03 	eorcc	r1, lr, r3, lsl #24
    127c:	5d033f31 	stcpl	15, cr3, [r3, #-196]	; 0xffffff3c
    1280:	2023032e 	eorcs	r0, r3, lr, lsr #6
    1284:	231d234c 	tstcs	sp, #805306369	; 0x30000001
    1288:	026b3131 	rsbeq	r3, fp, #1073741836	; 0x4000000c
    128c:	01010008 	tsteq	r1, r8
    1290:	00020500 	andeq	r0, r2, r0, lsl #10
    1294:	03000000 	movweq	r0, #0
    1298:	20010399 	mulcs	r1, r9, r3
    129c:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    12a0:	2f313026 	svccs	0x00313026
    12a4:	2423212d 	strtcs	r2, [r3], #-301	; 0x12d
    12a8:	30233d1c 	eorcc	r3, r3, ip, lsl sp
    12ac:	05025d31 	streq	r5, [r2, #-3377]	; 0xd31
    12b0:	00010100 	andeq	r0, r1, r0, lsl #2
    12b4:	00000205 	andeq	r0, r0, r5, lsl #4
    12b8:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    12bc:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    12c0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    12c4:	1e5c3130 	mrcne	1, 2, r3, cr12, cr0, {1}
    12c8:	5d313022 	ldcpl	0, cr3, [r1, #-136]!	; 0xffffff78
    12cc:	01000402 	tsteq	r0, r2, lsl #8
    12d0:	02050001 	andeq	r0, r5, #1
    12d4:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
    12d8:	0102b603 	tsteq	r2, r3, lsl #12
    12dc:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
    12e0:	32302720 	eorscc	r2, r0, #8388608	; 0x800000
    12e4:	1d4f1e22 	stclne	14, cr1, [pc, #-136]	; 1264 <__Stack_Size+0xe64>
    12e8:	31323023 	teqcc	r2, r3, lsr #32
    12ec:	2e63033e 	mcrcs	3, 3, r0, cr3, cr14, {1}
    12f0:	5e2e2803 	cdppl	8, 2, cr2, cr14, cr3, {0}
    12f4:	01000402 	tsteq	r0, r2, lsl #8
    12f8:	02050001 	andeq	r0, r5, #1
    12fc:	00000000 	andeq	r0, r0, r0
    1300:	0101f703 	tsteq	r1, r3, lsl #14
    1304:	2f314c24 	svccs	0x00314c24
    1308:	4b23212d 	blmi	8c97c4 <__Stack_Size+0x8c93c4>
    130c:	5b314c4d 	blpl	c54448 <__Stack_Size+0xc54048>
    1310:	1d311d23 	ldcne	13, cr1, [r1, #-140]!	; 0xffffff74
    1314:	033e2323 	teqeq	lr, #-1946157056	; 0x8c000000
    1318:	2c032e5f 	stccs	14, cr2, [r3], {95}	; 0x5f
    131c:	07025e2e 	streq	r5, [r2, -lr, lsr #28]
    1320:	00010100 	andeq	r0, r1, r0, lsl #2
    1324:	00000205 	andeq	r0, r0, r5, lsl #4
    1328:	d4030000 	strle	r0, [r3], #-0
    132c:	4c240101 	stfmis	f0, [r4], #-4
    1330:	2b235931 	blcs	8d77fc <__Stack_Size+0x8d73fc>
    1334:	5d31303f 	ldcpl	0, cr3, [r1, #-252]!	; 0xffffff04
    1338:	01000302 	tsteq	r0, r2, lsl #6
    133c:	02050001 	andeq	r0, r5, #1
    1340:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
    1344:	0101ad03 	tsteq	r1, r3, lsl #26
    1348:	314c2720 	cmpcc	ip, r0, lsr #14
    134c:	2b232159 	blcs	8c98b8 <__Stack_Size+0x8c94b8>
    1350:	5d31303f 	ldcpl	0, cr3, [r1, #-252]!	; 0xffffff04
    1354:	01000302 	tsteq	r0, r2, lsl #6
    1358:	0000cc01 	andeq	ip, r0, r1, lsl #24
    135c:	5e000200 	cdppl	2, 0, cr0, cr0, cr0, {0}
    1360:	02000000 	andeq	r0, r0, #0
    1364:	0d0efb01 	vstreq	d15, [lr, #-4]
    1368:	01010100 	mrseq	r0, (UNDEF: 17)
    136c:	00000001 	andeq	r0, r0, r1
    1370:	01000001 	tsteq	r0, r1
    1374:	2f62696c 	svccs	0x0062696c
    1378:	00637273 	rsbeq	r7, r3, r3, ror r2
    137c:	2f62696c 	svccs	0x0062696c
    1380:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1384:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1388:	31663233 	cmncc	r6, r3, lsr r2
    138c:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    1390:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
    1394:	00010063 	andeq	r0, r1, r3, rrx
    1398:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    139c:	31663233 	cmncc	r6, r3, lsr r2
    13a0:	745f7830 	ldrbvc	r7, [pc], #-2096	; 13a8 <__Stack_Size+0xfa8>
    13a4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    13a8:	00020068 	andeq	r0, r2, r8, rrx
    13ac:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    13b0:	31663233 	cmncc	r6, r3, lsr r2
    13b4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 12fc <__Stack_Size+0xefc>
    13b8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    13bc:	00000200 	andeq	r0, r0, r0, lsl #4
    13c0:	02050000 	andeq	r0, r5, #0
    13c4:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
    13c8:	16012d03 	strne	r2, [r1], -r3, lsl #26
    13cc:	01000602 	tsteq	r0, r2, lsl #12
    13d0:	02050001 	andeq	r0, r5, #1
    13d4:	08001290 	stmdaeq	r0, {r4, r7, r9, ip}
    13d8:	0100c403 	tsteq	r0, r3, lsl #8
    13dc:	00060216 	andeq	r0, r6, r6, lsl r2
    13e0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    13e4:	00129c02 	andseq	r9, r2, r2, lsl #24
    13e8:	00d40308 	sbcseq	r0, r4, r8, lsl #6
    13ec:	06021601 	streq	r1, [r2], -r1, lsl #12
    13f0:	00010100 	andeq	r0, r1, r0, lsl #2
    13f4:	00000205 	andeq	r0, r0, r5, lsl #4
    13f8:	e4030000 	str	r0, [r3], #-0
    13fc:	02130100 	andseq	r0, r3, #0
    1400:	01010008 	tsteq	r1, r8
    1404:	00020500 	andeq	r0, r2, r0, lsl #10
    1408:	03000000 	movweq	r0, #0
    140c:	130100f1 	movwne	r0, #4337	; 0x10f1
    1410:	01000802 	tsteq	r0, r2, lsl #16
    1414:	02050001 	andeq	r0, r5, #1
    1418:	00000000 	andeq	r0, r0, r0
    141c:	01018003 	tsteq	r1, r3
    1420:	3c0b0318 	stccc	3, cr0, [fp], {24}
    1424:	01000702 	tsteq	r0, r2, lsl #14
    1428:	00024001 	andeq	r4, r2, r1
    142c:	85000200 	strhi	r0, [r0, #-512]	; 0x200
    1430:	02000000 	andeq	r0, r0, #0
    1434:	0d0efb01 	vstreq	d15, [lr, #-4]
    1438:	01010100 	mrseq	r0, (UNDEF: 17)
    143c:	00000001 	andeq	r0, r0, r1
    1440:	01000001 	tsteq	r0, r1
    1444:	2f62696c 	svccs	0x0062696c
    1448:	00637273 	rsbeq	r7, r3, r3, ror r2
    144c:	2f62696c 	svccs	0x0062696c
    1450:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1454:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1458:	31663233 	cmncc	r6, r3, lsr r2
    145c:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    1460:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1464:	00010063 	andeq	r0, r1, r3, rrx
    1468:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    146c:	31663233 	cmncc	r6, r3, lsr r2
    1470:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1478 <__Stack_Size+0x1078>
    1474:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1478:	00020068 	andeq	r0, r2, r8, rrx
    147c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1480:	31663233 	cmncc	r6, r3, lsr r2
    1484:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 13cc <__Stack_Size+0xfcc>
    1488:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    148c:	00000200 	andeq	r0, r0, r0, lsl #4
    1490:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1494:	30316632 	eorscc	r6, r1, r2, lsr r6
    1498:	70675f78 	rsbvc	r5, r7, r8, ror pc
    149c:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    14a0:	00000200 	andeq	r0, r0, r0, lsl #4
    14a4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    14a8:	30316632 	eorscc	r6, r1, r2, lsr r6
    14ac:	63725f78 	cmnvs	r2, #480	; 0x1e0
    14b0:	00682e63 	rsbeq	r2, r8, r3, ror #28
    14b4:	00000002 	andeq	r0, r0, r2
    14b8:	00020500 	andeq	r0, r2, r0, lsl #10
    14bc:	03000000 	movweq	r0, #0
    14c0:	f5240133 			; <UNDEFINED> instruction: 0xf5240133
    14c4:	17032a4b 	strne	r2, [r3, -fp, asr #20]
    14c8:	70034bac 	andvc	r4, r3, ip, lsr #23
    14cc:	4b324b2e 	blmi	c9418c <__Stack_Size+0xc93d8c>
    14d0:	09034b32 	stmdbeq	r3, {r1, r4, r5, r8, r9, fp, lr}
    14d4:	59324b2e 	ldmdbpl	r2!, {r1, r2, r3, r5, r8, r9, fp, lr}
    14d8:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    14dc:	01000802 	tsteq	r0, r2, lsl #16
    14e0:	02050001 	andeq	r0, r5, #1
    14e4:	00000000 	andeq	r0, r0, r0
    14e8:	0100eb03 	tsteq	r0, r3, lsl #22
    14ec:	2f212d13 	svccs	0x00212d13
    14f0:	02022d2f 	andeq	r2, r2, #3008	; 0xbc0
    14f4:	00010100 	andeq	r0, r1, r0, lsl #2
    14f8:	12a80205 	adcne	r0, r8, #1342177280	; 0x50000000
    14fc:	fc030800 	stc2	8, cr0, [r3], {-0}
    1500:	0a030100 	beq	c1908 <__Stack_Size+0xc1508>
    1504:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1508:	25200c03 	strcs	r0, [r0, #-3075]!	; 0xc03
    150c:	20740333 	rsbscs	r0, r4, r3, lsr r3
    1510:	223e3335 	eorscs	r3, lr, #-738197504	; 0xd4000000
    1514:	30303e22 	eorscc	r3, r0, r2, lsr #28
    1518:	342b4e22 	strtcc	r4, [fp], #-3618	; 0xe22
    151c:	3322311d 	teqcc	r2, #1073741831	; 0x40000007
    1520:	2e660322 	cdpcs	3, 6, cr0, cr6, cr2, {1}
    1524:	253c1f03 	ldrcs	r1, [ip, #-3843]!	; 0xf03
    1528:	be032130 	fltltsp	f3, r2
    152c:	c403207f 	strgt	r2, [r3], #-127	; 0x7f
    1530:	2f3e2e00 	svccs	0x003e2e00
    1534:	2b4e2230 	blcs	1389dfc <__Stack_Size+0x13899fc>
    1538:	22311d34 	eorscs	r1, r1, #3328	; 0xd00
    153c:	69032231 	stmdbvs	r3, {r0, r4, r5, r9, sp}
    1540:	3c1b032e 	ldccc	3, cr0, [fp], {46}	; 0x2e
    1544:	01000202 	tsteq	r0, r2, lsl #4
    1548:	02050001 	andeq	r0, r5, #1
    154c:	00000000 	andeq	r0, r0, r0
    1550:	0101e503 	tsteq	r1, r3, lsl #10
    1554:	1e212f14 	mcrne	15, 1, r2, cr1, cr4, {0}
    1558:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    155c:	00010100 	andeq	r0, r1, r0, lsl #2
    1560:	13480205 	movtne	r0, #33285	; 0x8205
    1564:	f6030800 			; <UNDEFINED> instruction: 0xf6030800
    1568:	03190101 	tsteq	r9, #1073741824	; 0x40000000
    156c:	04022e09 	streq	r2, [r2], #-3593	; 0xe09
    1570:	00010100 	andeq	r0, r1, r0, lsl #2
    1574:	00000205 	andeq	r0, r0, r5, lsl #4
    1578:	90030000 	andls	r0, r3, r0
    157c:	21160102 	tstcs	r6, r2, lsl #2
    1580:	01000202 	tsteq	r0, r2, lsl #4
    1584:	02050001 	andeq	r0, r5, #1
    1588:	00000000 	andeq	r0, r0, r0
    158c:	0102a103 	tsteq	r2, r3, lsl #2
    1590:	2e090319 	mcrcs	3, 0, r0, cr9, cr9, {0}
    1594:	01000402 	tsteq	r0, r2, lsl #8
    1598:	02050001 	andeq	r0, r5, #1
    159c:	00000000 	andeq	r0, r0, r0
    15a0:	0102bb03 	tsteq	r2, r3, lsl #22
    15a4:	02022116 	andeq	r2, r2, #-2147483643	; 0x80000005
    15a8:	00010100 	andeq	r0, r1, r0, lsl #2
    15ac:	13540205 	cmpne	r4, #1342177280	; 0x50000000
    15b0:	cd030800 	stcgt	8, cr0, [r3, #-0]
    15b4:	02170102 	andseq	r0, r7, #-2147483648	; 0x80000000
    15b8:	01010002 	tsteq	r1, r2
    15bc:	58020500 	stmdapl	r2, {r8, sl}
    15c0:	03080013 	movweq	r0, #32787	; 0x8013
    15c4:	170102e0 	strne	r0, [r1, -r0, ror #5]
    15c8:	01000202 	tsteq	r0, r2, lsl #4
    15cc:	02050001 	andeq	r0, r5, #1
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	0102f603 	tsteq	r2, r3, lsl #12
    15d8:	02322218 	eorseq	r2, r2, #-2147483647	; 0x80000001
    15dc:	01010002 	tsteq	r1, r2
    15e0:	00020500 	andeq	r0, r2, r0, lsl #10
    15e4:	03000000 	movweq	r0, #0
    15e8:	16010390 			; <UNDEFINED> instruction: 0x16010390
    15ec:	01000202 	tsteq	r0, r2, lsl #4
    15f0:	02050001 	andeq	r0, r5, #1
    15f4:	00000000 	andeq	r0, r0, r0
    15f8:	0103a203 	tsteq	r3, r3, lsl #4
    15fc:	22223019 	eorcs	r3, r2, #25
    1600:	02022222 	andeq	r2, r2, #536870914	; 0x20000002
    1604:	00010100 	andeq	r0, r1, r0, lsl #2
    1608:	00000205 	andeq	r0, r0, r5, lsl #4
    160c:	c3030000 	movwgt	r0, #12288	; 0x3000
    1610:	03190103 	tsteq	r9, #-1073741824	; 0xc0000000
    1614:	22272079 	eorcs	r2, r7, #121	; 0x79
    1618:	02302f3d 	eorseq	r2, r0, #244	; 0xf4
    161c:	01010004 	tsteq	r1, r4
    1620:	00020500 	andeq	r0, r2, r0, lsl #10
    1624:	03000000 	movweq	r0, #0
    1628:	160103dc 			; <UNDEFINED> instruction: 0x160103dc
    162c:	01000602 	tsteq	r0, r2, lsl #12
    1630:	02050001 	andeq	r0, r5, #1
    1634:	0800135c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip}
    1638:	01048703 	tsteq	r4, r3, lsl #14
    163c:	23452527 	movtcs	r2, #21799	; 0x5527
    1640:	2f1f2322 	svccs	0x001f2322
    1644:	2e78034c 	cdpcs	3, 7, cr0, cr8, cr12, {2}
    1648:	502e0a03 	eorpl	r0, lr, r3, lsl #20
    164c:	5b223167 	blpl	88dbf0 <__Stack_Size+0x88d7f0>
    1650:	01000602 	tsteq	r0, r2, lsl #12
    1654:	02050001 	andeq	r0, r5, #1
    1658:	00000000 	andeq	r0, r0, r0
    165c:	0104b903 	tsteq	r4, r3, lsl #18
    1660:	2e790319 	mrccs	3, 3, r0, cr9, cr9, {0}
    1664:	912d4d27 	teqls	sp, r7, lsr #26
    1668:	01000802 	tsteq	r0, r2, lsl #16
    166c:	00033401 	andeq	r3, r3, r1, lsl #8
    1670:	86000200 	strhi	r0, [r0], -r0, lsl #4
    1674:	02000000 	andeq	r0, r0, #0
    1678:	0d0efb01 	vstreq	d15, [lr, #-4]
    167c:	01010100 	mrseq	r0, (UNDEF: 17)
    1680:	00000001 	andeq	r0, r0, r1
    1684:	01000001 	tsteq	r0, r1
    1688:	2f62696c 	svccs	0x0062696c
    168c:	00637273 	rsbeq	r7, r3, r3, ror r2
    1690:	2f62696c 	svccs	0x0062696c
    1694:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1698:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    169c:	31663233 	cmncc	r6, r3, lsr r2
    16a0:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    16a4:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    16a8:	00010063 	andeq	r0, r1, r3, rrx
    16ac:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16b0:	31663233 	cmncc	r6, r3, lsr r2
    16b4:	745f7830 	ldrbvc	r7, [pc], #-2096	; 16bc <__Stack_Size+0x12bc>
    16b8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    16bc:	00020068 	andeq	r0, r2, r8, rrx
    16c0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16c4:	31663233 	cmncc	r6, r3, lsr r2
    16c8:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1610 <__Stack_Size+0x1210>
    16cc:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    16d0:	00000200 	andeq	r0, r0, r0, lsl #4
    16d4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    16d8:	30316632 	eorscc	r6, r1, r2, lsr r6
    16dc:	766e5f78 	uqsub16vc	r5, lr, r8
    16e0:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
    16e4:	00000200 	andeq	r0, r0, r0, lsl #4
    16e8:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    16ec:	336d7865 	cmncc	sp, #6619136	; 0x650000
    16f0:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    16f4:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    16f8:	00000200 	andeq	r0, r0, r0, lsl #4
    16fc:	02050000 	andeq	r0, r5, #0
    1700:	00000000 	andeq	r0, r0, r0
    1704:	15012403 	strne	r2, [r1, #-1027]	; 0x403
    1708:	2f4b2d21 	svccs	0x004b2d21
    170c:	0200302f 	andeq	r3, r0, #47	; 0x2f
    1710:	00220204 	eoreq	r0, r2, r4, lsl #4
    1714:	2c020402 	cfstrscs	mvf0, [r2], {2}
    1718:	02040200 	andeq	r0, r4, #0
    171c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1720:	02001e02 	andeq	r1, r0, #32
    1724:	00220204 	eoreq	r0, r2, r4, lsl #4
    1728:	2c020402 	cfstrscs	mvf0, [r2], {2}
    172c:	00040224 	andeq	r0, r4, r4, lsr #4
    1730:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1734:	00000002 	andeq	r0, r0, r2
    1738:	013b0300 	teqeq	fp, r0, lsl #6
    173c:	211e3e15 	tstcs	lr, r5, lsl lr
    1740:	03200903 	teqeq	r0, #49152	; 0xc000
    1744:	21212e77 	teqcs	r1, r7, ror lr
    1748:	213e2321 	teqcs	lr, r1, lsr #6
    174c:	06022121 	streq	r2, [r2], -r1, lsr #2
    1750:	00010100 	andeq	r0, r1, r0, lsl #2
    1754:	13b40205 			; <UNDEFINED> instruction: 0x13b40205
    1758:	e1030800 	tst	r3, r0, lsl #16
    175c:	02170100 	andseq	r0, r7, #0
    1760:	0101000a 	tsteq	r1, sl
    1764:	c8020500 	stmdagt	r2, {r8, sl}
    1768:	03080013 	movweq	r0, #32787	; 0x8013
    176c:	030100f4 	movweq	r0, #4340	; 0x10f4
    1770:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1774:	200a0320 	andcs	r0, sl, r0, lsr #6
    1778:	4c1c2423 	cfldrsmi	mvf2, [ip], {35}	; 0x23
    177c:	2f302f1f 	svccs	0x00302f1f
    1780:	2b231d23 	blcs	8c8c14 <__Stack_Size+0x8c8814>
    1784:	21222122 	teqcs	r2, r2, lsr #2
    1788:	4c2d311d 	stfmis	f3, [sp], #-116	; 0xffffff8c
    178c:	3122212f 	teqcc	r2, pc, lsr #2
    1790:	2142572f 	cmpcs	r2, pc, lsr #14
    1794:	022d213b 	eoreq	r2, sp, #-1073741810	; 0xc000000e
    1798:	01010009 	tsteq	r1, r9
    179c:	00020500 	andeq	r0, r2, r0, lsl #10
    17a0:	03000000 	movweq	r0, #0
    17a4:	140101a8 	strne	r0, [r1], #-424	; 0x1a8
    17a8:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    17ac:	01010002 	tsteq	r1, r2
    17b0:	00020500 	andeq	r0, r2, r0, lsl #10
    17b4:	03000000 	movweq	r0, #0
    17b8:	140101b8 	strne	r0, [r1], #-440	; 0x1b8
    17bc:	00020211 	andeq	r0, r2, r1, lsl r2
    17c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17c4:	00000002 	andeq	r0, r0, r2
    17c8:	01c40300 	biceq	r0, r4, r0, lsl #6
    17cc:	02111401 	andseq	r1, r1, #16777216	; 0x1000000
    17d0:	01010002 	tsteq	r1, r2
    17d4:	00020500 	andeq	r0, r2, r0, lsl #10
    17d8:	03000000 	movweq	r0, #0
    17dc:	140101d0 	strne	r0, [r1], #-464	; 0x1d0
    17e0:	00020211 	andeq	r0, r2, r1, lsl r2
    17e4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17e8:	00000002 	andeq	r0, r0, r2
    17ec:	01dc0300 	bicseq	r0, ip, r0, lsl #6
    17f0:	02111401 	andseq	r1, r1, #16777216	; 0x1000000
    17f4:	01010002 	tsteq	r1, r2
    17f8:	00020500 	andeq	r0, r2, r0, lsl #10
    17fc:	03000000 	movweq	r0, #0
    1800:	160101ea 	strne	r0, [r1], -sl, ror #3
    1804:	02021121 	andeq	r1, r2, #1073741832	; 0x40000008
    1808:	00010100 	andeq	r0, r1, r0, lsl #2
    180c:	00000205 	andeq	r0, r0, r5, lsl #4
    1810:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    1814:	11140101 	tstne	r4, r1, lsl #2
    1818:	01000202 	tsteq	r0, r2, lsl #4
    181c:	02050001 	andeq	r0, r5, #1
    1820:	00000000 	andeq	r0, r0, r0
    1824:	01028503 	tsteq	r2, r3, lsl #10
    1828:	06022f13 			; <UNDEFINED> instruction: 0x06022f13
    182c:	00010100 	andeq	r0, r1, r0, lsl #2
    1830:	00000205 	andeq	r0, r0, r5, lsl #4
    1834:	92030000 	andls	r0, r3, #0
    1838:	5a190102 	bpl	641c48 <__Stack_Size+0x641848>
    183c:	02660903 	rsbeq	r0, r6, #49152	; 0xc000
    1840:	01010007 	tsteq	r1, r7
    1844:	00020500 	andeq	r0, r2, r0, lsl #10
    1848:	03000000 	movweq	r0, #0
    184c:	160102ae 	strne	r0, [r1], -lr, lsr #5
    1850:	01000602 	tsteq	r0, r2, lsl #12
    1854:	02050001 	andeq	r0, r5, #1
    1858:	00000000 	andeq	r0, r0, r0
    185c:	0102bd03 	tsteq	r2, r3, lsl #26
    1860:	000e0216 	andeq	r0, lr, r6, lsl r2
    1864:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1868:	00000002 	andeq	r0, r0, r2
    186c:	02cd0300 	sbceq	r0, sp, #0
    1870:	023d1301 	eorseq	r1, sp, #67108864	; 0x4000000
    1874:	01010005 	tsteq	r1, r5
    1878:	00020500 	andeq	r0, r2, r0, lsl #10
    187c:	03000000 	movweq	r0, #0
    1880:	190102da 	stmdbne	r1, {r1, r3, r4, r6, r7, r9}
    1884:	6609035a 			; <UNDEFINED> instruction: 0x6609035a
    1888:	01000702 	tsteq	r0, r2, lsl #14
    188c:	02050001 	andeq	r0, r5, #1
    1890:	00000000 	andeq	r0, r0, r0
    1894:	0102f703 	tsteq	r2, r3, lsl #14
    1898:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    189c:	00010100 	andeq	r0, r1, r0, lsl #2
    18a0:	144c0205 	strbne	r0, [ip], #-517	; 0x205
    18a4:	89030800 	stmdbhi	r3, {fp}
    18a8:	02170103 	andseq	r0, r7, #-1073741824	; 0xc0000000
    18ac:	0101000a 	tsteq	r1, sl
    18b0:	60020500 	andvs	r0, r2, r0, lsl #10
    18b4:	03080014 	movweq	r0, #32788	; 0x8014
    18b8:	21010399 			; <UNDEFINED> instruction: 0x21010399
    18bc:	0008023d 	andeq	r0, r8, sp, lsr r2
    18c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    18c4:	00000002 	andeq	r0, r0, r2
    18c8:	03a70300 			; <UNDEFINED> instruction: 0x03a70300
    18cc:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    18d0:	00010100 	andeq	r0, r1, r0, lsl #2
    18d4:	00000205 	andeq	r0, r0, r5, lsl #4
    18d8:	ba030000 	blt	c18e0 <__Stack_Size+0xc14e0>
    18dc:	1e270103 	sufnes	f0, f7, f3
    18e0:	07023222 	streq	r3, [r2, -r2, lsr #4]
    18e4:	00010100 	andeq	r0, r1, r0, lsl #2
    18e8:	00000205 	andeq	r0, r0, r5, lsl #4
    18ec:	d8030000 	stmdale	r3, {}	; <UNPREDICTABLE>
    18f0:	6a190103 	bvs	641d04 <__Stack_Size+0x641904>
    18f4:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    18f8:	01010006 	tsteq	r1, r6
    18fc:	00020500 	andeq	r0, r2, r0, lsl #10
    1900:	03000000 	movweq	r0, #0
    1904:	03010481 	movweq	r0, #5249	; 0x1481
    1908:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    190c:	20090320 	andcs	r0, r9, r0, lsr #6
    1910:	302f1f4c 	eorcc	r1, pc, ip, asr #30
    1914:	2f2f322f 	svccs	0x002f322f
    1918:	31242921 	teqcc	r4, r1, lsr #18
    191c:	00080275 	andeq	r0, r8, r5, ror r2
    1920:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1924:	00000002 	andeq	r0, r0, r2
    1928:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    192c:	3e301a01 	vaddcc.f32	s2, s0, s2
    1930:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
    1934:	01010006 	tsteq	r1, r6
    1938:	00020500 	andeq	r0, r2, r0, lsl #10
    193c:	03000000 	movweq	r0, #0
    1940:	190104d0 	stmdbne	r1, {r4, r6, r7, sl}
    1944:	000a0230 	andeq	r0, sl, r0, lsr r2
    1948:	05000101 	streq	r0, [r0, #-257]	; 0x101
    194c:	00000002 	andeq	r0, r0, r2
    1950:	04e80300 	strbteq	r0, [r8], #768	; 0x300
    1954:	02301901 	eorseq	r1, r0, #16384	; 0x4000
    1958:	0101000c 	tsteq	r1, ip
    195c:	00020500 	andeq	r0, r2, r0, lsl #10
    1960:	03000000 	movweq	r0, #0
    1964:	1a010586 	bne	42f84 <__Stack_Size+0x42b84>
    1968:	0b033e30 	bleq	d1230 <__Stack_Size+0xd0e30>
    196c:	000a023c 	andeq	r0, sl, ip, lsr r2
    1970:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1974:	00000002 	andeq	r0, r0, r2
    1978:	05ae0300 	streq	r0, [lr, #768]!	; 0x300
    197c:	223f1901 	eorscs	r1, pc, #16384	; 0x4000
    1980:	2e7a0330 	mrccs	3, 3, r0, cr10, cr0, {1}
    1984:	40224b36 	eormi	r4, r2, r6, lsr fp
    1988:	03022333 	movweq	r2, #9011	; 0x2333
    198c:	00010100 	andeq	r0, r1, r0, lsl #2
    1990:	00000205 	andeq	r0, r0, r5, lsl #4
    1994:	dc030000 	stcle	0, cr0, [r3], {-0}
    1998:	09030105 	stmdbeq	r3, {r0, r2, r8}
    199c:	23323020 	teqcs	r2, #32
    19a0:	01000402 	tsteq	r0, r2, lsl #8
    19a4:	00031c01 	andeq	r1, r3, r1, lsl #24
    19a8:	70000200 	andvc	r0, r0, r0, lsl #4
    19ac:	02000000 	andeq	r0, r0, #0
    19b0:	0d0efb01 	vstreq	d15, [lr, #-4]
    19b4:	01010100 	mrseq	r0, (UNDEF: 17)
    19b8:	00000001 	andeq	r0, r0, r1
    19bc:	01000001 	tsteq	r0, r1
    19c0:	2f62696c 	svccs	0x0062696c
    19c4:	00637273 	rsbeq	r7, r3, r3, ror r2
    19c8:	2f62696c 	svccs	0x0062696c
    19cc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    19d0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    19d4:	31663233 	cmncc	r6, r3, lsr r2
    19d8:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    19dc:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    19e0:	00000100 	andeq	r0, r0, r0, lsl #2
    19e4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    19e8:	30316632 	eorscc	r6, r1, r2, lsr r6
    19ec:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    19f0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    19f4:	00000200 	andeq	r0, r0, r0, lsl #4
    19f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    19fc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a00:	616d5f78 	smcvs	54776	; 0xd5f8
    1a04:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1a08:	73000002 	movwvc	r0, #2
    1a0c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1a10:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1a14:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1a18:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	14780205 	ldrbtne	r0, [r8], #-517	; 0x205
    1a24:	fc030800 	stc2	8, cr0, [r3], {-0}
    1a28:	5b140100 	blpl	501e30 <__Stack_Size+0x501a30>
    1a2c:	234d694d 	movtcs	r6, #55629	; 0xd94d
    1a30:	06023f1d 			; <UNDEFINED> instruction: 0x06023f1d
    1a34:	00010100 	andeq	r0, r1, r0, lsl #2
    1a38:	14b40205 	ldrtne	r0, [r4], #517	; 0x205
    1a3c:	9f030800 	svcls	0x00030800
    1a40:	26180101 	ldrcs	r0, [r8], -r1, lsl #2
    1a44:	4d2e7a03 	vstmdbmi	lr!, {s14-s16}
    1a48:	4a09034d 	bmi	242784 <__Stack_Size+0x242384>
    1a4c:	04024145 	streq	r4, [r2], #-325	; 0x145
    1a50:	00010100 	andeq	r0, r1, r0, lsl #2
    1a54:	00000205 	andeq	r0, r0, r5, lsl #4
    1a58:	e9030000 	stmdb	r3, {}	; <UNPREDICTABLE>
    1a5c:	31180101 	tstcc	r8, r1, lsl #2
    1a60:	04023131 	streq	r3, [r2], #-305	; 0x131
    1a64:	00010100 	andeq	r0, r1, r0, lsl #2
    1a68:	00000205 	andeq	r0, r0, r5, lsl #4
    1a6c:	86030000 	strhi	r0, [r3], -r0
    1a70:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1a74:	01010006 	tsteq	r1, r6
    1a78:	e8020500 	stmda	r2, {r8, sl}
    1a7c:	03080014 	movweq	r0, #32788	; 0x8014
    1a80:	1901029f 	stmdbne	r1, {r0, r1, r2, r3, r4, r7, r9}
    1a84:	02313131 	eorseq	r3, r1, #1073741836	; 0x4000000c
    1a88:	01010004 	tsteq	r1, r4
    1a8c:	fc020500 	stc2	5, cr0, [r2], {-0}
    1a90:	03080014 	movweq	r0, #32788	; 0x8014
    1a94:	160102bc 			; <UNDEFINED> instruction: 0x160102bc
    1a98:	01000602 	tsteq	r0, r2, lsl #12
    1a9c:	02050001 	andeq	r0, r5, #1
    1aa0:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
    1aa4:	0102cf03 	tsteq	r2, r3, lsl #30
    1aa8:	23313118 	teqcs	r1, #6
    1aac:	01000502 	tsteq	r0, r2, lsl #10
    1ab0:	02050001 	andeq	r0, r5, #1
    1ab4:	0800151c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip}
    1ab8:	0102ed03 	tsteq	r2, r3, lsl #26
    1abc:	06022f13 			; <UNDEFINED> instruction: 0x06022f13
    1ac0:	00010100 	andeq	r0, r1, r0, lsl #2
    1ac4:	152c0205 	strne	r0, [ip, #-517]!	; 0x205
    1ac8:	84030800 	strhi	r0, [r3], #-2048	; 0x800
    1acc:	31180103 	tstcc	r8, r3, lsl #2
    1ad0:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1ad4:	00010100 	andeq	r0, r1, r0, lsl #2
    1ad8:	15400205 	strbne	r0, [r0, #-517]	; 0x205
    1adc:	a5030800 	strge	r0, [r3, #-2048]	; 0x800
    1ae0:	31180103 	tstcc	r8, r3, lsl #2
    1ae4:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1ae8:	00010100 	andeq	r0, r1, r0, lsl #2
    1aec:	15540205 	ldrbne	r0, [r4, #-517]	; 0x205
    1af0:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1af4:	31180103 	tstcc	r8, r3, lsl #2
    1af8:	04023131 	streq	r3, [r2], #-305	; 0x131
    1afc:	00010100 	andeq	r0, r1, r0, lsl #2
    1b00:	00000205 	andeq	r0, r0, r5, lsl #4
    1b04:	e9030000 	stmdb	r3, {}	; <UNPREDICTABLE>
    1b08:	1d280103 	stfnes	f0, [r8, #-12]!
    1b0c:	07023323 	streq	r3, [r2, -r3, lsr #6]
    1b10:	00010100 	andeq	r0, r1, r0, lsl #2
    1b14:	15680205 	strbne	r0, [r8, #-517]!	; 0x205
    1b18:	88030800 	stmdahi	r3, {fp}
    1b1c:	02160104 	andseq	r0, r6, #1
    1b20:	01010006 	tsteq	r1, r6
    1b24:	00020500 	andeq	r0, r2, r0, lsl #10
    1b28:	03000000 	movweq	r0, #0
    1b2c:	1801049d 	stmdane	r1, {r0, r2, r3, r4, r7, sl}
    1b30:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1b34:	01010005 	tsteq	r1, r5
    1b38:	00020500 	andeq	r0, r2, r0, lsl #10
    1b3c:	03000000 	movweq	r0, #0
    1b40:	180104bc 	stmdane	r1, {r2, r3, r4, r5, r7, sl}
    1b44:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    1b48:	09032323 	stmdbeq	r3, {r0, r1, r5, r8, r9, sp}
    1b4c:	7a032f3c 	bvc	cd844 <__Stack_Size+0xcd444>
    1b50:	04022120 	streq	r2, [r2], #-288	; 0x120
    1b54:	00010100 	andeq	r0, r1, r0, lsl #2
    1b58:	00000205 	andeq	r0, r0, r5, lsl #4
    1b5c:	e3030000 	movw	r0, #12288	; 0x3000
    1b60:	02160104 	andseq	r0, r6, #1
    1b64:	01010006 	tsteq	r1, r6
    1b68:	00020500 	andeq	r0, r2, r0, lsl #10
    1b6c:	03000000 	movweq	r0, #0
    1b70:	170104f9 			; <UNDEFINED> instruction: 0x170104f9
    1b74:	01000802 	tsteq	r0, r2, lsl #16
    1b78:	02050001 	andeq	r0, r5, #1
    1b7c:	00000000 	andeq	r0, r0, r0
    1b80:	01058c03 	tsteq	r5, r3, lsl #24
    1b84:	00060216 	andeq	r0, r6, r6, lsl r2
    1b88:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b8c:	00157402 	andseq	r7, r5, r2, lsl #8
    1b90:	059c0308 	ldreq	r0, [ip, #776]	; 0x308
    1b94:	241c1601 	ldrcs	r1, [ip], #-1537	; 0x601
    1b98:	242f513e 	strtcs	r5, [pc], #-318	; 1ba0 <__Stack_Size+0x17a0>
    1b9c:	35401e23 	strbcc	r1, [r0, #-3619]	; 0xe23
    1ba0:	0c03323f 	sfmeq	f3, 4, [r3], {63}	; 0x3f
    1ba4:	211e223c 	tstcs	lr, ip, lsr r2
    1ba8:	32215b32 	eorcc	r5, r1, #51200	; 0xc800
    1bac:	4d32214d 	ldfmis	f2, [r2, #-308]!	; 0xfffffecc
    1bb0:	02312f21 	eorseq	r2, r1, #132	; 0x84
    1bb4:	0101000c 	tsteq	r1, ip
    1bb8:	00020500 	andeq	r0, r2, r0, lsl #10
    1bbc:	03000000 	movweq	r0, #0
    1bc0:	27010680 	strcs	r0, [r1, -r0, lsl #13]
    1bc4:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1bc8:	01010007 	tsteq	r1, r7
    1bcc:	fc020500 	stc2	5, cr0, [r2], {-0}
    1bd0:	03080015 	movweq	r0, #32789	; 0x8015
    1bd4:	270106a1 	strcs	r0, [r1, -r1, lsr #13]
    1bd8:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1bdc:	01010007 	tsteq	r1, r7
    1be0:	14020500 	strne	r0, [r2], #-1280	; 0x500
    1be4:	03080016 	movweq	r0, #32790	; 0x8016
    1be8:	270106c3 	strcs	r0, [r1, -r3, asr #13]
    1bec:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1bf0:	01010007 	tsteq	r1, r7
    1bf4:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
    1bf8:	03080016 	movweq	r0, #32790	; 0x8016
    1bfc:	270106e3 	strcs	r0, [r1, -r3, ror #13]
    1c00:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1c04:	01010007 	tsteq	r1, r7
    1c08:	44020500 	strmi	r0, [r2], #-1280	; 0x500
    1c0c:	03080016 	movweq	r0, #32790	; 0x8016
    1c10:	27010784 	strcs	r0, [r1, -r4, lsl #15]
    1c14:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    1c18:	01010007 	tsteq	r1, r7
    1c1c:	00020500 	andeq	r0, r2, r0, lsl #10
    1c20:	03000000 	movweq	r0, #0
    1c24:	1601079c 			; <UNDEFINED> instruction: 0x1601079c
    1c28:	01000602 	tsteq	r0, r2, lsl #12
    1c2c:	02050001 	andeq	r0, r5, #1
    1c30:	00000000 	andeq	r0, r0, r0
    1c34:	0107ac03 	tsteq	r7, r3, lsl #24
    1c38:	00060216 	andeq	r0, r6, r6, lsl r2
    1c3c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c40:	00000002 	andeq	r0, r0, r2
    1c44:	07c10300 	strbeq	r0, [r1, r0, lsl #6]
    1c48:	06021701 	streq	r1, [r2], -r1, lsl #14
    1c4c:	00010100 	andeq	r0, r1, r0, lsl #2
    1c50:	165c0205 	ldrbne	r0, [ip], -r5, lsl #4
    1c54:	dd030800 	stcle	8, cr0, [r3, #-0]
    1c58:	09030107 	stmdbeq	r3, {r0, r1, r2, r8}
    1c5c:	303e2201 	eorscc	r2, lr, r1, lsl #4
    1c60:	03263222 	teqeq	r6, #536870914	; 0x20000002
    1c64:	06024a0b 	streq	r4, [r2], -fp, lsl #20
    1c68:	00010100 	andeq	r0, r1, r0, lsl #2
    1c6c:	16840205 	strne	r0, [r4], r5, lsl #4
    1c70:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1c74:	00210101 	eoreq	r0, r1, r1, lsl #2
    1c78:	35010402 	strcc	r0, [r1, #-1026]	; 0x402
    1c7c:	01040200 	mrseq	r0, R12_usr
    1c80:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    1c84:	035b3d01 	cmpeq	fp, #64	; 0x40
    1c88:	04023c0a 	streq	r3, [r2], #-3082	; 0xc0a
    1c8c:	00010100 	andeq	r0, r1, r0, lsl #2
    1c90:	16b00205 	ldrtne	r0, [r0], r5, lsl #4
    1c94:	90030800 	andls	r0, r3, r0, lsl #16
    1c98:	02140108 	andseq	r0, r4, #2
    1c9c:	01010008 	tsteq	r1, r8
    1ca0:	00020500 	andeq	r0, r2, r0, lsl #10
    1ca4:	03000000 	movweq	r0, #0
    1ca8:	190108a4 	stmdbne	r1, {r2, r5, r7, fp}
    1cac:	023c0b03 	eorseq	r0, ip, #3072	; 0xc00
    1cb0:	01010007 	tsteq	r1, r7
    1cb4:	00020500 	andeq	r0, r2, r0, lsl #10
    1cb8:	03000000 	movweq	r0, #0
    1cbc:	180108c7 	stmdane	r1, {r0, r1, r2, r6, r7, fp}
    1cc0:	01000602 	tsteq	r0, r2, lsl #12
    1cc4:	00091901 	andeq	r1, r9, r1, lsl #18
    1cc8:	83000200 	movwhi	r0, #512	; 0x200
    1ccc:	02000000 	andeq	r0, r0, #0
    1cd0:	0d0efb01 	vstreq	d15, [lr, #-4]
    1cd4:	01010100 	mrseq	r0, (UNDEF: 17)
    1cd8:	00000001 	andeq	r0, r0, r1
    1cdc:	01000001 	tsteq	r0, r1
    1ce0:	2f62696c 	svccs	0x0062696c
    1ce4:	00637273 	rsbeq	r7, r3, r3, ror r2
    1ce8:	2f62696c 	svccs	0x0062696c
    1cec:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1cf0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1cf4:	31663233 	cmncc	r6, r3, lsr r2
    1cf8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1d00 <__Stack_Size+0x1900>
    1cfc:	632e6d69 	teqvs	lr, #6720	; 0x1a40
    1d00:	00000100 	andeq	r0, r0, r0, lsl #2
    1d04:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d08:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d0c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1d10:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1d14:	00000200 	andeq	r0, r0, r0, lsl #4
    1d18:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d1c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d20:	616d5f78 	smcvs	54776	; 0xd5f8
    1d24:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1d28:	73000002 	movwvc	r0, #2
    1d2c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1d30:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d34:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    1d38:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d3c:	74730000 	ldrbtvc	r0, [r3], #-0
    1d40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d44:	5f783031 	svcpl	0x00783031
    1d48:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    1d4c:	00020068 	andeq	r0, r2, r8, rrx
    1d50:	05000000 	streq	r0, [r0, #-0]
    1d54:	00000002 	andeq	r0, r0, r2
    1d58:	17ee0300 	strbne	r0, [lr, r0, lsl #6]!
    1d5c:	2f682401 	svccs	0x00682401
    1d60:	241c2f23 	ldrcs	r2, [ip], #-3875	; 0xf23
    1d64:	242a2f31 	strtcs	r2, [sl], #-3889	; 0xf31
    1d68:	02022123 	andeq	r2, r2, #-1073741816	; 0xc0000008
    1d6c:	00010100 	andeq	r0, r1, r0, lsl #2
    1d70:	00000205 	andeq	r0, r0, r5, lsl #4
    1d74:	9c030000 	stcls	0, cr0, [r3], {-0}
    1d78:	68240118 	stmdavs	r4!, {r3, r4, r8}
    1d7c:	294b2421 	stmdbcs	fp, {r0, r5, sl, sp}^
    1d80:	242b3126 	strtcs	r3, [fp], #-294	; 0x126
    1d84:	0202215b 	andeq	r2, r2, #-1073741802	; 0xc0000016
    1d88:	00010100 	andeq	r0, r1, r0, lsl #2
    1d8c:	00000205 	andeq	r0, r0, r5, lsl #4
    1d90:	86030000 	strhi	r0, [r3], -r0
    1d94:	ec240101 	stfs	f0, [r4], #-4
    1d98:	2e77034b 	cdpcs	3, 7, cr0, cr7, cr11, {2}
    1d9c:	4b821c03 	blmi	fe088db0 <SCS_BASE+0x1e07adb0>
    1da0:	032e6303 	teqeq	lr, #201326592	; 0xc000000
    1da4:	03597426 	cmpeq	r9, #637534208	; 0x26000000
    1da8:	03593c5c 	cmpeq	r9, #23552	; 0x5c00
    1dac:	034b3c09 	movteq	r3, #48137	; 0xbc09
    1db0:	61032e1f 	tstvs	r3, pc, lsl lr
    1db4:	324b322e 	subcc	r3, fp, #-536870910	; 0xe0000002
    1db8:	2e09034b 	cdpcs	3, 0, cr0, cr9, cr11, {2}
    1dbc:	0326334b 	teqeq	r6, #738197505	; 0x2c000001
    1dc0:	0a022e7a 	beq	8d7b0 <__Stack_Size+0x8d3b0>
    1dc4:	00010100 	andeq	r0, r1, r0, lsl #2
    1dc8:	16c00205 	strbne	r0, [r0], r5, lsl #4
    1dcc:	c6030800 	strgt	r0, [r3], -r0, lsl #16
    1dd0:	4b190101 	blmi	6421dc <__Stack_Size+0x641ddc>
    1dd4:	231d2385 	tstcs	sp, #335544322	; 0x14000002
    1dd8:	1e221e25 	cdpne	14, 2, cr1, cr2, cr5, {1}
    1ddc:	04020022 	streq	r0, [r2], #-34	; 0x22
    1de0:	06200601 	strteq	r0, [r0], -r1, lsl #12
    1de4:	0005024d 	andeq	r0, r5, sp, asr #4
    1de8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1dec:	00000002 	andeq	r0, r0, r2
    1df0:	01ed0300 	mvneq	r0, r0, lsl #6
    1df4:	010a0301 	tsteq	sl, r1, lsl #6
    1df8:	03207603 	teqeq	r0, #3145728	; 0x300000
    1dfc:	235b200a 	cmpcs	fp, #10
    1e00:	3f261d23 	svccc	0x00261d23
    1e04:	2639261d 			; <UNDEFINED> instruction: 0x2639261d
    1e08:	2331232b 	teqcs	r1, #-1409286144	; 0xac000000
    1e0c:	04020030 	streq	r0, [r2], #-48	; 0x30
    1e10:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1e14:	1d4a0b03 	vstrne	d16, [sl, #-12]
    1e18:	311d2631 	tstcc	sp, r1, lsr r6
    1e1c:	234d3f24 	movtcs	r3, #57124	; 0xdf24
    1e20:	05022323 	streq	r2, [r2, #-803]	; 0x323
    1e24:	00010100 	andeq	r0, r1, r0, lsl #2
    1e28:	00000205 	andeq	r0, r0, r5, lsl #4
    1e2c:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    1e30:	0a030102 	beq	c2240 <__Stack_Size+0xc1e40>
    1e34:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1e38:	5b200a03 	blpl	80464c <__Stack_Size+0x80424c>
    1e3c:	09032323 	stmdbeq	r3, {r0, r1, r5, r8, r9, sp}
    1e40:	2e7a0320 	cdpcs	3, 7, cr0, cr10, cr0, {1}
    1e44:	31231d3f 	teqcc	r3, pc, lsr sp
    1e48:	20710331 	rsbscs	r0, r1, r1, lsr r3
    1e4c:	31200f03 	teqcc	r0, r3, lsl #30
    1e50:	03207703 	teqeq	r0, #786432	; 0xc0000
    1e54:	1d312009 	ldcne	0, cr2, [r1, #-36]!	; 0xffffffdc
    1e58:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    1e5c:	3c060104 	stfccs	f0, [r6], {4}
    1e60:	4a0b0306 	bmi	2c2a80 <__Stack_Size+0x2c2680>
    1e64:	3f313f1d 	svccc	0x00313f1d
    1e68:	1d233f4e 	stcne	15, cr3, [r3, #-312]!	; 0xfffffec8
    1e6c:	23234031 	teqcs	r3, #49	; 0x31
    1e70:	01000402 	tsteq	r0, r2, lsl #8
    1e74:	02050001 	andeq	r0, r5, #1
    1e78:	00000000 	andeq	r0, r0, r0
    1e7c:	0103a403 	tsteq	r3, r3, lsl #8
    1e80:	03010a03 	movweq	r0, #6659	; 0x1a03
    1e84:	0a032076 	beq	ca064 <__Stack_Size+0xc9c64>
    1e88:	23235b20 	teqcs	r3, #32768	; 0x8000
    1e8c:	03200903 	teqeq	r0, #49152	; 0xc000
    1e90:	1d3f2e7a 	ldcne	14, cr2, [pc, #-488]!	; 1cb0 <__Stack_Size+0x18b0>
    1e94:	03312323 	teqeq	r1, #-1946157056	; 0x8c000000
    1e98:	0f032071 	svceq	0x00032071
    1e9c:	1d3f3120 	ldfnes	f3, [pc, #-128]!	; 1e24 <__Stack_Size+0x1a24>
    1ea0:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    1ea4:	3c060104 	stfccs	f0, [r6], {4}
    1ea8:	4a0b0306 	bmi	2c2ac8 <__Stack_Size+0x2c26c8>
    1eac:	3f313f1d 	svccc	0x00313f1d
    1eb0:	1d233f4e 	stcne	15, cr3, [r3, #-312]!	; 0xfffffec8
    1eb4:	23234031 	teqcs	r3, #49	; 0x31
    1eb8:	01000402 	tsteq	r0, r2, lsl #8
    1ebc:	02050001 	andeq	r0, r5, #1
    1ec0:	00000000 	andeq	r0, r0, r0
    1ec4:	01048003 	tsteq	r4, r3
    1ec8:	03010a03 	movweq	r0, #6659	; 0x1a03
    1ecc:	0a032076 	beq	ca0ac <__Stack_Size+0xc9cac>
    1ed0:	23235b20 	teqcs	r3, #32768	; 0x8000
    1ed4:	234d261d 	movtcs	r2, #54813	; 0xd61d
    1ed8:	0331312b 	teqeq	r1, #-1073741814	; 0xc000000a
    1edc:	3126207a 	teqcc	r6, sl, ror r0
    1ee0:	30231d3f 	eorcc	r1, r3, pc, lsr sp
    1ee4:	01040200 	mrseq	r0, R12_usr
    1ee8:	52063c06 	andpl	r3, r6, #1536	; 0x600
    1eec:	234e231d 	movtcs	r2, #58141	; 0xe31d
    1ef0:	00040223 	andeq	r0, r4, r3, lsr #4
    1ef4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ef8:	00000002 	andeq	r0, r0, r2
    1efc:	05d10300 	ldrbeq	r0, [r1, #768]	; 0x300
    1f00:	010d0301 	tsteq	sp, r1, lsl #6
    1f04:	01010008 	tsteq	r1, r8
    1f08:	00020500 	andeq	r0, r2, r0, lsl #10
    1f0c:	03000000 	movweq	r0, #0
    1f10:	150105ee 	strne	r0, [r1, #-1518]	; 0x5ee
    1f14:	21213d1f 	teqcs	r1, pc, lsl sp
    1f18:	00020221 	andeq	r0, r2, r1, lsr #4
    1f1c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f20:	00000002 	andeq	r0, r0, r2
    1f24:	06800300 	streq	r0, [r0], r0, lsl #6
    1f28:	212f1401 	teqcs	pc, r1, lsl #8
    1f2c:	21212121 	teqcs	r1, r1, lsr #2
    1f30:	00020221 	andeq	r0, r2, r1, lsr #4
    1f34:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f38:	00000002 	andeq	r0, r0, r2
    1f3c:	06950300 	ldreq	r0, [r5], r0, lsl #6
    1f40:	1e221401 	cdpne	4, 2, cr1, cr2, cr1, {0}
    1f44:	21212121 	teqcs	r1, r1, lsr #2
    1f48:	01000202 	tsteq	r0, r2, lsl #4
    1f4c:	02050001 	andeq	r0, r5, #1
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	0106a703 	tsteq	r6, r3, lsl #14
    1f58:	21212f14 	teqcs	r1, r4, lsl pc
    1f5c:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    1f60:	01010002 	tsteq	r1, r2
    1f64:	fc020500 	stc2	5, cr0, [r2], {-0}
    1f68:	03080016 	movweq	r0, #32790	; 0x8016
    1f6c:	1a0106bc 	bne	43a64 <__Stack_Size+0x43664>
    1f70:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    1f74:	01010006 	tsteq	r1, r6
    1f78:	00020500 	andeq	r0, r2, r0, lsl #10
    1f7c:	03000000 	movweq	r0, #0
    1f80:	1a0106d7 	bne	43ae4 <__Stack_Size+0x436e4>
    1f84:	026b232b 	rsbeq	r2, fp, #-1409286144	; 0xac000000
    1f88:	01010005 	tsteq	r1, r5
    1f8c:	14020500 	strne	r0, [r2], #-1280	; 0x500
    1f90:	03080017 	movweq	r0, #32791	; 0x8017
    1f94:	030106fd 	movweq	r0, #5885	; 0x16fd
    1f98:	232b010a 	teqcs	fp, #-2147483646	; 0x80000002
    1f9c:	00040233 	andeq	r0, r4, r3, lsr r2
    1fa0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fa4:	00000002 	andeq	r0, r0, r2
    1fa8:	07a00300 	streq	r0, [r0, r0, lsl #6]!
    1fac:	02021901 	andeq	r1, r2, #16384	; 0x4000
    1fb0:	00010100 	andeq	r0, r1, r0, lsl #2
    1fb4:	00000205 	andeq	r0, r0, r5, lsl #4
    1fb8:	bf030000 	svclt	0x00030000
    1fbc:	02190107 	andseq	r0, r9, #-1073741823	; 0xc0000001
    1fc0:	01010004 	tsteq	r1, r4
    1fc4:	00020500 	andeq	r0, r2, r0, lsl #10
    1fc8:	03000000 	movweq	r0, #0
    1fcc:	030107dc 	movweq	r0, #6108	; 0x17dc
    1fd0:	232b010a 	teqcs	fp, #-2147483646	; 0x80000002
    1fd4:	00040233 	andeq	r0, r4, r3, lsr r2
    1fd8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fdc:	00000002 	andeq	r0, r0, r2
    1fe0:	07f80300 	ldrbeq	r0, [r8, r0, lsl #6]!
    1fe4:	07021701 	streq	r1, [r2, -r1, lsl #14]
    1fe8:	00010100 	andeq	r0, r1, r0, lsl #2
    1fec:	00000205 	andeq	r0, r0, r5, lsl #4
    1ff0:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    1ff4:	92030108 	andls	r0, r3, #2
    1ff8:	4d230102 	stfmis	f0, [r3, #-8]!
    1ffc:	7dee0323 	stclvc	3, cr0, [lr, #140]!	; 0x8c
    2000:	00060220 	andeq	r0, r6, r0, lsr #4
    2004:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2008:	00000002 	andeq	r0, r0, r2
    200c:	08ae0300 	stmiaeq	lr!, {r8, r9}
    2010:	0a032001 	beq	ca01c <__Stack_Size+0xc9c1c>
    2014:	78031e2e 	stmdavc	r3, {r1, r2, r3, r5, r9, sl, fp, ip}
    2018:	40222820 	eormi	r2, r2, r0, lsr #16
    201c:	2e01e403 	cdpcs	4, 0, cr14, cr1, cr3, {0}
    2020:	03314d23 	teqeq	r1, #2240	; 0x8c0
    2024:	02207e9a 	eoreq	r7, r0, #2464	; 0x9a0
    2028:	01010006 	tsteq	r1, r6
    202c:	00020500 	andeq	r0, r2, r0, lsl #10
    2030:	03000000 	movweq	r0, #0
    2034:	030109b2 	movweq	r0, #6578	; 0x19b2
    2038:	23232009 	teqcs	r3, #9
    203c:	0002025b 	andeq	r0, r2, fp, asr r2
    2040:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2044:	00000002 	andeq	r0, r0, r2
    2048:	098e0300 	stmibeq	lr, {r8, r9}
    204c:	31282001 	teqcc	r8, r1
    2050:	01000602 	tsteq	r0, r2, lsl #12
    2054:	02050001 	andeq	r0, r5, #1
    2058:	00000000 	andeq	r0, r0, r0
    205c:	0108dc03 	tsteq	r8, r3, lsl #24
    2060:	200a0320 	andcs	r0, sl, r0, lsr #6
    2064:	314b2831 	cmpcc	fp, r1, lsr r8
    2068:	01000202 	tsteq	r0, r2, lsl #4
    206c:	02050001 	andeq	r0, r5, #1
    2070:	08001726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, ip}
    2074:	0109d603 	tsteq	r9, r3, lsl #12
    2078:	02022318 	andeq	r2, r2, #1610612736	; 0x60000000
    207c:	00010100 	andeq	r0, r1, r0, lsl #2
    2080:	00000205 	andeq	r0, r0, r5, lsl #4
    2084:	f2030000 	vhadd.s8	d0, d3, d0
    2088:	23190109 	tstcs	r9, #1073741826	; 0x40000002
    208c:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2090:	00010100 	andeq	r0, r1, r0, lsl #2
    2094:	00000205 	andeq	r0, r0, r5, lsl #4
    2098:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    209c:	231a010a 	tstcs	sl, #-2147483646	; 0x80000002
    20a0:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    20a4:	00010100 	andeq	r0, r1, r0, lsl #2
    20a8:	00000205 	andeq	r0, r0, r5, lsl #4
    20ac:	c6030000 	strgt	r0, [r3], -r0
    20b0:	0c03010a 	stfeqs	f0, [r3], {10}
    20b4:	27232320 	strcs	r2, [r3, -r0, lsr #6]!
    20b8:	272e7903 	strcs	r7, [lr, -r3, lsl #18]!
    20bc:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    20c0:	77032532 	smladxvc	r3, r2, r5, r2
    20c4:	251c2420 	ldrcs	r2, [ip, #-1056]	; 0x420
    20c8:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    20cc:	23233224 	teqcs	r3, #1073741826	; 0x40000002
    20d0:	00020223 	andeq	r0, r2, r3, lsr #4
    20d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    20d8:	00000002 	andeq	r0, r0, r2
    20dc:	0aff0300 	beq	fffc2ce4 <SCS_BASE+0x1ffb4ce4>
    20e0:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    20e4:	00020223 	andeq	r0, r2, r3, lsr #4
    20e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    20ec:	00000002 	andeq	r0, r0, r2
    20f0:	0ba10300 	bleq	fe842cf8 <SCS_BASE+0x1e834cf8>
    20f4:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    20f8:	0002023f 	andeq	r0, r2, pc, lsr r2
    20fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2100:	00000002 	andeq	r0, r0, r2
    2104:	0bc30300 	bleq	ff0c2d0c <SCS_BASE+0x1f0b4d0c>
    2108:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    210c:	00020223 	andeq	r0, r2, r3, lsr #4
    2110:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2114:	00000002 	andeq	r0, r0, r2
    2118:	0be50300 	bleq	ff942d20 <SCS_BASE+0x1f934d20>
    211c:	4d231801 	stcmi	8, cr1, [r3, #-4]!
    2120:	0002023f 	andeq	r0, r2, pc, lsr r2
    2124:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2128:	00000002 	andeq	r0, r0, r2
    212c:	0c820300 	stceq	3, cr0, [r2], {0}
    2130:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2134:	0006024f 	andeq	r0, r6, pc, asr #4
    2138:	05000101 	streq	r0, [r0, #-257]	; 0x101
    213c:	00000002 	andeq	r0, r0, r2
    2140:	0c9d0300 	ldceq	3, cr0, [sp], {0}
    2144:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2148:	0006024f 	andeq	r0, r6, pc, asr #4
    214c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2150:	00000002 	andeq	r0, r0, r2
    2154:	0cb90300 	ldceq	3, cr0, [r9]
    2158:	231d1a01 	tstcs	sp, #4096	; 0x1000
    215c:	0006024f 	andeq	r0, r6, pc, asr #4
    2160:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2164:	00000002 	andeq	r0, r0, r2
    2168:	0cd50300 	ldcleq	3, cr0, [r5], {0}
    216c:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2170:	0006024f 	andeq	r0, r6, pc, asr #4
    2174:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2178:	00000002 	andeq	r0, r0, r2
    217c:	0cf40300 	ldcleq	3, cr0, [r4]
    2180:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2184:	00020223 	andeq	r0, r2, r3, lsr #4
    2188:	05000101 	streq	r0, [r0, #-257]	; 0x101
    218c:	00000002 	andeq	r0, r0, r2
    2190:	0d950300 	ldceq	3, cr0, [r5]
    2194:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2198:	0002023f 	andeq	r0, r2, pc, lsr r2
    219c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21a0:	00000002 	andeq	r0, r0, r2
    21a4:	0db60300 	ldceq	3, cr0, [r6]
    21a8:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    21ac:	00020223 	andeq	r0, r2, r3, lsr #4
    21b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21b4:	00000002 	andeq	r0, r0, r2
    21b8:	0dd70300 	ldcleq	3, cr0, [r7]
    21bc:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    21c0:	0002023f 	andeq	r0, r2, pc, lsr r2
    21c4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21c8:	00000002 	andeq	r0, r0, r2
    21cc:	0df70300 	ldcleq	3, cr0, [r7]
    21d0:	4d231a01 	vstmdbmi	r3!, {s2}
    21d4:	00020223 	andeq	r0, r2, r3, lsr #4
    21d8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21dc:	00000002 	andeq	r0, r0, r2
    21e0:	0e980300 	cdpeq	3, 9, cr0, cr8, cr0, {0}
    21e4:	4d231a01 	vstmdbmi	r3!, {s2}
    21e8:	0002023f 	andeq	r0, r2, pc, lsr r2
    21ec:	05000101 	streq	r0, [r0, #-257]	; 0x101
    21f0:	00000002 	andeq	r0, r0, r2
    21f4:	0eb90300 	cdpeq	3, 11, cr0, cr9, cr0, {0}
    21f8:	4d231a01 	vstmdbmi	r3!, {s2}
    21fc:	00020223 	andeq	r0, r2, r3, lsr #4
    2200:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2204:	00000002 	andeq	r0, r0, r2
    2208:	0eda0300 	cdpeq	3, 13, cr0, cr10, cr0, {0}
    220c:	4d231a01 	vstmdbmi	r3!, {s2}
    2210:	0002023f 	andeq	r0, r2, pc, lsr r2
    2214:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2218:	00000002 	andeq	r0, r0, r2
    221c:	0efb0300 	cdpeq	3, 15, cr0, cr11, cr0, {0}
    2220:	4d231901 	stcmi	9, cr1, [r3, #-4]!
    2224:	00020223 	andeq	r0, r2, r3, lsr #4
    2228:	05000101 	streq	r0, [r0, #-257]	; 0x101
    222c:	00000002 	andeq	r0, r0, r2
    2230:	0f9b0300 	svceq	0x009b0300
    2234:	1d261901 	stcne	9, cr1, [r6, #-4]!
    2238:	02023f23 	andeq	r3, r2, #140	; 0x8c
    223c:	00010100 	andeq	r0, r1, r0, lsl #2
    2240:	00000205 	andeq	r0, r0, r5, lsl #4
    2244:	bb030000 	bllt	c224c <__Stack_Size+0xc1e4c>
    2248:	2319010f 	tstcs	r9, #-1073741821	; 0xc0000003
    224c:	0202234d 	andeq	r2, r2, #872415233	; 0x34000001
    2250:	00010100 	andeq	r0, r1, r0, lsl #2
    2254:	00000205 	andeq	r0, r0, r5, lsl #4
    2258:	db030000 	blle	c2260 <__Stack_Size+0xc1e60>
    225c:	2619010f 	ldrcs	r0, [r9], -pc, lsl #2
    2260:	023f231d 	eorseq	r2, pc, #1946157056	; 0x74000000
    2264:	01010002 	tsteq	r1, r2
    2268:	00020500 	andeq	r0, r2, r0, lsl #10
    226c:	03000000 	movweq	r0, #0
    2270:	19010ffb 	stmdbne	r1, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp}
    2274:	02234b23 	eoreq	r4, r3, #35840	; 0x8c00
    2278:	01010002 	tsteq	r1, r2
    227c:	00020500 	andeq	r0, r2, r0, lsl #10
    2280:	03000000 	movweq	r0, #0
    2284:	19011098 	stmdbne	r1, {r3, r4, r7, ip}
    2288:	02234b23 	eoreq	r4, r3, #35840	; 0x8c00
    228c:	01010002 	tsteq	r1, r2
    2290:	00020500 	andeq	r0, r2, r0, lsl #10
    2294:	03000000 	movweq	r0, #0
    2298:	190110b6 	stmdbne	r1, {r1, r2, r4, r5, r7, ip}
    229c:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22a0:	01010002 	tsteq	r1, r2
    22a4:	00020500 	andeq	r0, r2, r0, lsl #10
    22a8:	03000000 	movweq	r0, #0
    22ac:	190110d3 	stmdbne	r1, {r0, r1, r4, r6, r7, ip}
    22b0:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22b4:	01010002 	tsteq	r1, r2
    22b8:	00020500 	andeq	r0, r2, r0, lsl #10
    22bc:	03000000 	movweq	r0, #0
    22c0:	190110f1 	stmdbne	r1, {r0, r4, r5, r6, r7, ip}
    22c4:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22c8:	01010002 	tsteq	r1, r2
    22cc:	00020500 	andeq	r0, r2, r0, lsl #10
    22d0:	03000000 	movweq	r0, #0
    22d4:	1901118e 	stmdbne	r1, {r1, r2, r3, r7, r8, ip}
    22d8:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22dc:	01010002 	tsteq	r1, r2
    22e0:	00020500 	andeq	r0, r2, r0, lsl #10
    22e4:	03000000 	movweq	r0, #0
    22e8:	190111ac 	stmdbne	r1, {r2, r3, r5, r7, r8, ip}
    22ec:	023f4b23 	eorseq	r4, pc, #35840	; 0x8c00
    22f0:	01010002 	tsteq	r1, r2
    22f4:	00020500 	andeq	r0, r2, r0, lsl #10
    22f8:	03000000 	movweq	r0, #0
    22fc:	190111ce 	stmdbne	r1, {r1, r2, r3, r6, r7, r8, ip}
    2300:	2e76033f 	mrccs	3, 3, r0, cr6, cr15, {1}
    2304:	06025b27 	streq	r5, [r2], -r7, lsr #22
    2308:	00010100 	andeq	r0, r1, r0, lsl #2
    230c:	00000205 	andeq	r0, r0, r5, lsl #4
    2310:	ea030000 	b	c2318 <__Stack_Size+0xc1f18>
    2314:	3f190111 	svccc	0x00190111
    2318:	272e7603 	strcs	r7, [lr, -r3, lsl #12]!
    231c:	0006025b 	andeq	r0, r6, fp, asr r2
    2320:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2324:	00000002 	andeq	r0, r0, r2
    2328:	12920300 	addsne	r0, r2, #0
    232c:	79031901 	stmdbvc	r3, {r0, r8, fp, ip}
    2330:	0068273c 	rsbeq	r2, r8, ip, lsr r7
    2334:	06010402 	streq	r0, [r1], -r2, lsl #8
    2338:	69310620 	ldmdbvs	r1!, {r5, r9, sl}
    233c:	06028534 			; <UNDEFINED> instruction: 0x06028534
    2340:	00010100 	andeq	r0, r1, r0, lsl #2
    2344:	00000205 	andeq	r0, r0, r5, lsl #4
    2348:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
    234c:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    2350:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2354:	00010100 	andeq	r0, r1, r0, lsl #2
    2358:	00000205 	andeq	r0, r0, r5, lsl #4
    235c:	d5030000 	strle	r0, [r3, #-0]
    2360:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    2364:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2368:	00010100 	andeq	r0, r1, r0, lsl #2
    236c:	00000205 	andeq	r0, r0, r5, lsl #4
    2370:	f0030000 			; <UNDEFINED> instruction: 0xf0030000
    2374:	1d1a0112 	ldfnes	f0, [sl, #-72]	; 0xffffffb8
    2378:	06024f23 	streq	r4, [r2], -r3, lsr #30
    237c:	00010100 	andeq	r0, r1, r0, lsl #2
    2380:	00000205 	andeq	r0, r0, r5, lsl #4
    2384:	8d030000 	stchi	0, cr0, [r3, #-0]
    2388:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    238c:	01000502 	tsteq	r0, r2, lsl #10
    2390:	02050001 	andeq	r0, r5, #1
    2394:	00000000 	andeq	r0, r0, r0
    2398:	0113ae03 	tsteq	r3, r3, lsl #28
    239c:	05026919 	streq	r6, [r2, #-2329]	; 0x919
    23a0:	00010100 	andeq	r0, r1, r0, lsl #2
    23a4:	00000205 	andeq	r0, r0, r5, lsl #4
    23a8:	ca030000 	bgt	c23b0 <__Stack_Size+0xc1fb0>
    23ac:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    23b0:	01000502 	tsteq	r0, r2, lsl #10
    23b4:	02050001 	andeq	r0, r5, #1
    23b8:	00000000 	andeq	r0, r0, r0
    23bc:	0113e403 	tsteq	r3, r3, lsl #8
    23c0:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    23c4:	00010100 	andeq	r0, r1, r0, lsl #2
    23c8:	00000205 	andeq	r0, r0, r5, lsl #4
    23cc:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    23d0:	02170113 	andseq	r0, r7, #-1073741820	; 0xc0000004
    23d4:	01010002 	tsteq	r1, r2
    23d8:	00020500 	andeq	r0, r2, r0, lsl #10
    23dc:	03000000 	movweq	r0, #0
    23e0:	1701148a 	strne	r1, [r1, -sl, lsl #9]
    23e4:	01000202 	tsteq	r0, r2, lsl #4
    23e8:	02050001 	andeq	r0, r5, #1
    23ec:	00000000 	andeq	r0, r0, r0
    23f0:	01149c03 	tsteq	r4, r3, lsl #24
    23f4:	00020217 	andeq	r0, r2, r7, lsl r2
    23f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23fc:	00000002 	andeq	r0, r0, r2
    2400:	14ae0300 	strtne	r0, [lr], #768	; 0x300
    2404:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2408:	00010100 	andeq	r0, r1, r0, lsl #2
    240c:	00000205 	andeq	r0, r0, r5, lsl #4
    2410:	c0030000 	andgt	r0, r3, r0
    2414:	02170114 	andseq	r0, r7, #5
    2418:	01010002 	tsteq	r1, r2
    241c:	00020500 	andeq	r0, r2, r0, lsl #10
    2420:	03000000 	movweq	r0, #0
    2424:	170114d2 			; <UNDEFINED> instruction: 0x170114d2
    2428:	01000302 	tsteq	r0, r2, lsl #6
    242c:	02050001 	andeq	r0, r5, #1
    2430:	00000000 	andeq	r0, r0, r0
    2434:	0114ea03 	tsteq	r4, r3, lsl #20
    2438:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    243c:	00010100 	andeq	r0, r1, r0, lsl #2
    2440:	00000205 	andeq	r0, r0, r5, lsl #4
    2444:	86030000 	strhi	r0, [r3], -r0
    2448:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    244c:	01000702 	tsteq	r0, r2, lsl #14
    2450:	02050001 	andeq	r0, r5, #1
    2454:	00000000 	andeq	r0, r0, r0
    2458:	01058a03 	tsteq	r5, r3, lsl #20
    245c:	20120320 	andscs	r0, r2, r0, lsr #6
    2460:	03207603 	teqeq	r0, #3145728	; 0x300000
    2464:	65032013 	strvs	r2, [r3, #-19]
    2468:	200a032e 	andcs	r0, sl, lr, lsr #6
    246c:	5f4a0a03 	svcpl	0x004a0a03
    2470:	694d323f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r9, ip, sp}^
    2474:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
    2478:	32332e6f 	eorscc	r2, r3, #1776	; 0x6f0
    247c:	2c30694d 	ldccs	9, cr6, [r0], #-308	; 0xfffffecc
    2480:	01000202 	tsteq	r0, r2, lsl #4
    2484:	02050001 	andeq	r0, r5, #1
    2488:	00000000 	andeq	r0, r0, r0
    248c:	0115a203 	tsteq	r5, r3, lsl #4
    2490:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    2494:	00010100 	andeq	r0, r1, r0, lsl #2
    2498:	00000205 	andeq	r0, r0, r5, lsl #4
    249c:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    24a0:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    24a4:	01000702 	tsteq	r0, r2, lsl #14
    24a8:	02050001 	andeq	r0, r5, #1
    24ac:	00000000 	andeq	r0, r0, r0
    24b0:	0104c903 	tsteq	r4, r3, lsl #18
    24b4:	03200903 	teqeq	r0, #49152	; 0xc000
    24b8:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    24bc:	0341234a 	movteq	r2, #4938	; 0x134a
    24c0:	60032e20 	andvs	r2, r3, r0, lsr #28
    24c4:	4131302e 	teqmi	r1, lr, lsr #32
    24c8:	032e1603 	teqeq	lr, #3145728	; 0x300000
    24cc:	03302e6a 	teqeq	r0, #1696	; 0x6a0
    24d0:	032e13ea 	teqeq	lr, #-1476395005	; 0xa8000003
    24d4:	03206c96 	teqeq	r0, #38400	; 0x9600
    24d8:	5a2013ea 	bpl	807488 <__Stack_Size+0x807088>
    24dc:	282a242f 	stmdacs	sl!, {r0, r1, r2, r3, r5, sl, sp}
    24e0:	242a322b 	strtcs	r3, [sl], #-555	; 0x22b
    24e4:	03212738 	teqeq	r1, #14680064	; 0xe00000
    24e8:	03206c8e 	teqeq	r0, #36352	; 0x8e00
    24ec:	7403200c 	strvc	r2, [r3], #-12
    24f0:	1491032e 	ldrne	r0, [r1], #814	; 0x32e
    24f4:	24215a2e 	strtcs	r5, [r1], #-2606	; 0xa2e
    24f8:	2f4d2546 	svccs	0x004d2546
    24fc:	03212754 	teqeq	r1, #22020096	; 0x1500000
    2500:	22206be9 	eorcs	r6, r0, #238592	; 0x3a400
    2504:	0002022c 	andeq	r0, r2, ip, lsr #4
    2508:	05000101 	streq	r0, [r0, #-257]	; 0x101
    250c:	00000002 	andeq	r0, r0, r2
    2510:	15d80300 	ldrbne	r0, [r8, #768]	; 0x300
    2514:	023f1801 	eorseq	r1, pc, #65536	; 0x10000
    2518:	01010005 	tsteq	r1, r5
    251c:	00020500 	andeq	r0, r2, r0, lsl #10
    2520:	03000000 	movweq	r0, #0
    2524:	170115ec 	strne	r1, [r1, -ip, ror #11]
    2528:	00020221 	andeq	r0, r2, r1, lsr #4
    252c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2530:	00000002 	andeq	r0, r0, r2
    2534:	15fd0300 	ldrbne	r0, [sp, #768]!	; 0x300
    2538:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    253c:	01010002 	tsteq	r1, r2
    2540:	00020500 	andeq	r0, r2, r0, lsl #10
    2544:	03000000 	movweq	r0, #0
    2548:	1701168e 	strne	r1, [r1, -lr, lsl #13]
    254c:	00020221 	andeq	r0, r2, r1, lsr #4
    2550:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2554:	00000002 	andeq	r0, r0, r2
    2558:	169f0300 	ldrne	r0, [pc], r0, lsl #6
    255c:	022f1701 	eoreq	r1, pc, #262144	; 0x40000
    2560:	01010002 	tsteq	r1, r2
    2564:	00020500 	andeq	r0, r2, r0, lsl #10
    2568:	03000000 	movweq	r0, #0
    256c:	170116af 	strne	r1, [r1, -pc, lsr #13]
    2570:	00020221 	andeq	r0, r2, r1, lsr #4
    2574:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2578:	00000002 	andeq	r0, r0, r2
    257c:	16bf0300 	ldrtne	r0, [pc], r0, lsl #6
    2580:	02211701 	eoreq	r1, r1, #262144	; 0x40000
    2584:	01010002 	tsteq	r1, r2
    2588:	00020500 	andeq	r0, r2, r0, lsl #10
    258c:	03000000 	movweq	r0, #0
    2590:	1a0116dd 	bne	4810c <__Stack_Size+0x47d0c>
    2594:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    2598:	01010004 	tsteq	r1, r4
    259c:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
    25a0:	03080017 	movweq	r0, #32791	; 0x8017
    25a4:	18011786 	stmdane	r1, {r1, r2, r7, r8, r9, sl, ip}
    25a8:	01000402 	tsteq	r0, r2, lsl #8
    25ac:	02050001 	andeq	r0, r5, #1
    25b0:	00000000 	andeq	r0, r0, r0
    25b4:	0117a203 	tsteq	r7, r3, lsl #4
    25b8:	22010903 	andcs	r0, r1, #49152	; 0xc000
    25bc:	00222c22 	eoreq	r2, r2, r2, lsr #24
    25c0:	06010402 	streq	r0, [r1], -r2, lsl #8
    25c4:	04020020 	streq	r0, [r2], #-32
    25c8:	43220601 	teqmi	r2, #1048576	; 0x100000
    25cc:	01000102 	tsteq	r0, r2, lsl #2
    25d0:	02050001 	andeq	r0, r5, #1
    25d4:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
    25d8:	0117cd03 	tsteq	r7, r3, lsl #26
    25dc:	00040218 	andeq	r0, r4, r8, lsl r2
    25e0:	00de0101 	sbcseq	r0, lr, r1, lsl #2
    25e4:	00020000 	andeq	r0, r2, r0
    25e8:	00000061 	andeq	r0, r0, r1, rrx
    25ec:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    25f0:	0101000d 	tsteq	r1, sp
    25f4:	00000101 	andeq	r0, r0, r1, lsl #2
    25f8:	00000100 	andeq	r0, r0, r0, lsl #2
    25fc:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2600:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2604:	62696c00 	rsbvs	r6, r9, #0
    2608:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    260c:	74730000 	ldrbtvc	r0, [r3], #-0
    2610:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2614:	5f783031 	svcpl	0x00783031
    2618:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
    261c:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
    2620:	00010063 	andeq	r0, r1, r3, rrx
    2624:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2628:	31663233 	cmncc	r6, r3, lsr r2
    262c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2634 <__Stack_Size+0x2234>
    2630:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2634:	00020068 	andeq	r0, r2, r8, rrx
    2638:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    263c:	31663233 	cmncc	r6, r3, lsr r2
    2640:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 2588 <__Stack_Size+0x2188>
    2644:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    2648:	00000200 	andeq	r0, r0, r0, lsl #4
    264c:	02050000 	andeq	r0, r5, #0
    2650:	00000000 	andeq	r0, r0, r0
    2654:	24012b03 	strcs	r2, [r1], #-2819	; 0xb03
    2658:	06024e22 	streq	r4, [r2], -r2, lsr #28
    265c:	00010100 	andeq	r0, r1, r0, lsl #2
    2660:	173c0205 	ldrne	r0, [ip, -r5, lsl #4]!
    2664:	c2030800 	andgt	r0, r3, #0
    2668:	02160100 	andseq	r0, r6, #0
    266c:	01010006 	tsteq	r1, r6
    2670:	48020500 	stmdami	r2, {r8, sl}
    2674:	03080017 	movweq	r0, #32791	; 0x8017
    2678:	160100d5 			; <UNDEFINED> instruction: 0x160100d5
    267c:	5c304c3e 	ldcpl	12, cr4, [r0], #-248	; 0xffffff08
    2680:	01000602 	tsteq	r0, r2, lsl #12
    2684:	02050001 	andeq	r0, r5, #1
    2688:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    268c:	0100f003 	tsteq	r0, r3
    2690:	40221e26 	eormi	r1, r2, r6, lsr #28
    2694:	01000602 	tsteq	r0, r2, lsl #12
    2698:	02050001 	andeq	r0, r5, #1
    269c:	00000000 	andeq	r0, r0, r0
    26a0:	01018603 	tsteq	r1, r3, lsl #12
    26a4:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    26a8:	00010100 	andeq	r0, r1, r0, lsl #2
    26ac:	00000205 	andeq	r0, r0, r5, lsl #4
    26b0:	96030000 	strls	r0, [r3], -r0
    26b4:	0a030101 	beq	c2ac0 <__Stack_Size+0xc26c0>
    26b8:	23323020 	teqcs	r2, #32
    26bc:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    26c0:	01010006 	tsteq	r1, r6
    26c4:	0000032c 	andeq	r0, r0, ip, lsr #6
    26c8:	00870002 	addeq	r0, r7, r2
    26cc:	01020000 	mrseq	r0, (UNDEF: 2)
    26d0:	000d0efb 	strdeq	r0, [sp], -fp
    26d4:	01010101 	tsteq	r1, r1, lsl #2
    26d8:	01000000 	mrseq	r0, (UNDEF: 0)
    26dc:	6c010000 	stcvs	0, cr0, [r1], {-0}
    26e0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    26e4:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    26e8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    26ec:	0000636e 	andeq	r6, r0, lr, ror #6
    26f0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    26f4:	30316632 	eorscc	r6, r1, r2, lsr r6
    26f8:	73755f78 	cmnvc	r5, #480	; 0x1e0
    26fc:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2700:	00010063 	andeq	r0, r1, r3, rrx
    2704:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2708:	31663233 	cmncc	r6, r3, lsr r2
    270c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2714 <__Stack_Size+0x2314>
    2710:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2714:	00020068 	andeq	r0, r2, r8, rrx
    2718:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    271c:	31663233 	cmncc	r6, r3, lsr r2
    2720:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 2668 <__Stack_Size+0x2268>
    2724:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    2728:	00000200 	andeq	r0, r0, r0, lsl #4
    272c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2730:	30316632 	eorscc	r6, r1, r2, lsr r6
    2734:	73755f78 	cmnvc	r5, #480	; 0x1e0
    2738:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    273c:	00020068 	andeq	r0, r2, r8, rrx
    2740:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2744:	31663233 	cmncc	r6, r3, lsr r2
    2748:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    274c:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    2750:	00000200 	andeq	r0, r0, r0, lsl #4
    2754:	02050000 	andeq	r0, r5, #0
    2758:	08001788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip}
    275c:	0100da03 	tsteq	r0, r3, lsl #20
    2760:	ba0d0324 	blt	3433f8 <__Stack_Size+0x342ff8>
    2764:	3c720359 	ldclcc	3, cr0, [r2], #-356	; 0xfffffe9c
    2768:	1a035977 	bne	d8d4c <__Stack_Size+0xd894c>
    276c:	2e66033c 	mcrcs	3, 3, r0, cr6, cr12, {1}
    2770:	09035932 	stmdbeq	r3, {r1, r4, r5, r8, fp, ip, lr}
    2774:	5940593c 	stmdbpl	r0, {r2, r3, r4, r5, r8, fp, ip, lr}^
    2778:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    277c:	01000802 	tsteq	r0, r2, lsl #16
    2780:	02050001 	andeq	r0, r5, #1
    2784:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
    2788:	01018c03 	tsteq	r1, r3, lsl #24
    278c:	03011503 	movweq	r1, #5379	; 0x1503
    2790:	1b03206b 	blne	ca944 <__Stack_Size+0xca544>
    2794:	207a033c 	rsbscs	r0, sl, ip, lsr r3
    2798:	23233222 	teqcs	r3, #536870914	; 0x20000002
    279c:	2e7a0328 	cdpcs	3, 7, cr0, cr10, cr8, {1}
    27a0:	3c7a0334 	ldclcc	3, cr0, [sl], #-208	; 0xffffff30
    27a4:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    27a8:	26233234 			; <UNDEFINED> instruction: 0x26233234
    27ac:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    27b0:	032e4e03 	teqeq	lr, #48	; 0x30
    27b4:	24232036 	strtcs	r2, [r3], #-54	; 0x36
    27b8:	200a033d 	andcs	r0, sl, sp, lsr r3
    27bc:	22207603 	eorcs	r7, r0, #3145728	; 0x300000
    27c0:	4d592432 	cfldrdmi	mvd2, [r9, #-200]	; 0xffffff38
    27c4:	022f773d 	eoreq	r7, pc, #15990784	; 0xf40000
    27c8:	01010004 	tsteq	r1, r4
    27cc:	a4020500 	strge	r0, [r2], #-1280	; 0x500
    27d0:	03080018 	movweq	r0, #32792	; 0x8018
    27d4:	150101e8 	strne	r0, [r1, #-488]	; 0x1e8
    27d8:	211c321f 	tstcs	ip, pc, lsl r2
    27dc:	21212121 	teqcs	r1, r1, lsr #2
    27e0:	01000202 	tsteq	r0, r2, lsl #4
    27e4:	02050001 	andeq	r0, r5, #1
    27e8:	00000000 	andeq	r0, r0, r0
    27ec:	0101ff03 	tsteq	r1, r3, lsl #30
    27f0:	03011503 	movweq	r1, #5379	; 0x1503
    27f4:	1503206b 	strne	r2, [r3, #-107]	; 0x6b
    27f8:	20760320 	rsbscs	r0, r6, r0, lsr #6
    27fc:	03200a03 	teqeq	r0, #12288	; 0x3000
    2800:	0a033c76 	beq	d19e0 <__Stack_Size+0xd15e0>
    2804:	2e780320 	cdpcs	3, 7, cr0, cr8, cr0, {1}
    2808:	02023235 	andeq	r3, r2, #1342177283	; 0x50000003
    280c:	00010100 	andeq	r0, r1, r0, lsl #2
    2810:	00000205 	andeq	r0, r0, r5, lsl #4
    2814:	a3030000 	movwge	r0, #12288	; 0x3000
    2818:	2f140102 	svccs	0x00140102
    281c:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    2820:	00010100 	andeq	r0, r1, r0, lsl #2
    2824:	18ba0205 	ldmne	sl!, {r0, r2, r9}
    2828:	b7030800 	strlt	r0, [r3, -r0, lsl #16]
    282c:	1d1a0102 	ldfnes	f0, [sl, #-8]
    2830:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2834:	00010100 	andeq	r0, r1, r0, lsl #2
    2838:	18d20205 	ldmne	r2, {r0, r2, r9}^
    283c:	e2030800 	and	r0, r3, #0
    2840:	0d030102 	stfeqs	f0, [r3, #-8]
    2844:	2e730301 	cdpcs	3, 7, cr0, cr3, cr1, {0}
    2848:	3e201203 	cdpcc	2, 2, cr1, cr0, cr3, {0}
    284c:	3022301e 	eorcc	r3, r2, lr, lsl r0
    2850:	1e243230 	mcrne	2, 1, r3, cr4, cr0, {1}
    2854:	04024022 	streq	r4, [r2], #-34	; 0x22
    2858:	00010100 	andeq	r0, r1, r0, lsl #2
    285c:	00000205 	andeq	r0, r0, r5, lsl #4
    2860:	9d030000 	stcls	0, cr0, [r3, #-0]
    2864:	0a030103 	beq	c2c78 <__Stack_Size+0xc2878>
    2868:	34242a01 	strtcc	r2, [r4], #-2561	; 0xa01
    286c:	01000402 	tsteq	r0, r2, lsl #8
    2870:	02050001 	andeq	r0, r5, #1
    2874:	00000000 	andeq	r0, r0, r0
    2878:	0103bc03 	tsteq	r3, r3, lsl #24
    287c:	05026818 	streq	r6, [r2, #-2072]	; 0x818
    2880:	00010100 	andeq	r0, r1, r0, lsl #2
    2884:	00000205 	andeq	r0, r0, r5, lsl #4
    2888:	d5030000 	strle	r0, [r3, #-0]
    288c:	67170103 	ldrvs	r0, [r7, -r3, lsl #2]
    2890:	01000502 	tsteq	r0, r2, lsl #10
    2894:	02050001 	andeq	r0, r5, #1
    2898:	00000000 	andeq	r0, r0, r0
    289c:	0103ea03 	tsteq	r3, r3, lsl #20
    28a0:	4f231d1a 	svcmi	0x00231d1a
    28a4:	01000602 	tsteq	r0, r2, lsl #12
    28a8:	02050001 	andeq	r0, r5, #1
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	01048a03 	tsteq	r4, r3, lsl #20
    28b4:	05026717 	streq	r6, [r2, #-1815]	; 0x717
    28b8:	00010100 	andeq	r0, r1, r0, lsl #2
    28bc:	00000205 	andeq	r0, r0, r5, lsl #4
    28c0:	9f030000 	svcls	0x00030000
    28c4:	1d1a0104 	ldfnes	f0, [sl, #-16]
    28c8:	06024f23 	streq	r4, [r2], -r3, lsr #30
    28cc:	00010100 	andeq	r0, r1, r0, lsl #2
    28d0:	19060205 	stmdbne	r6, {r0, r2, r9}
    28d4:	bb030800 	bllt	c48dc <__Stack_Size+0xc44dc>
    28d8:	02180104 	andseq	r0, r8, #1
    28dc:	01010004 	tsteq	r1, r4
    28e0:	0e020500 	cfsh32eq	mvfx0, mvfx2, #0
    28e4:	03080019 	movweq	r0, #32793	; 0x8019
    28e8:	170104ce 	strne	r0, [r1, -lr, asr #9]
    28ec:	0002022f 	andeq	r0, r2, pc, lsr #4
    28f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28f4:	00000002 	andeq	r0, r0, r2
    28f8:	04e00300 	strbteq	r0, [r0], #768	; 0x300
    28fc:	06021701 	streq	r1, [r2], -r1, lsl #14
    2900:	00010100 	andeq	r0, r1, r0, lsl #2
    2904:	00000205 	andeq	r0, r0, r5, lsl #4
    2908:	f3030000 	vhadd.u8	d0, d3, d0
    290c:	3e170104 	mufccs	f0, f7, f4
    2910:	01000602 	tsteq	r0, r2, lsl #12
    2914:	02050001 	andeq	r0, r5, #1
    2918:	00000000 	andeq	r0, r0, r0
    291c:	01058903 	tsteq	r5, r3, lsl #18
    2920:	05024c17 	streq	r4, [r2, #-3095]	; 0xc17
    2924:	00010100 	andeq	r0, r1, r0, lsl #2
    2928:	00000205 	andeq	r0, r0, r5, lsl #4
    292c:	9f030000 	svcls	0x00030000
    2930:	1d1a0105 	ldfnes	f0, [sl, #-20]	; 0xffffffec
    2934:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2938:	00010100 	andeq	r0, r1, r0, lsl #2
    293c:	00000205 	andeq	r0, r0, r5, lsl #4
    2940:	bc030000 	stclt	0, cr0, [r3], {-0}
    2944:	1d1a0105 	ldfnes	f0, [sl, #-20]	; 0xffffffec
    2948:	06024f23 	streq	r4, [r2], -r3, lsr #30
    294c:	00010100 	andeq	r0, r1, r0, lsl #2
    2950:	00000205 	andeq	r0, r0, r5, lsl #4
    2954:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    2958:	1d1a0105 	ldfnes	f0, [sl, #-20]	; 0xffffffec
    295c:	06024f23 	streq	r4, [r2], -r3, lsr #30
    2960:	00010100 	andeq	r0, r1, r0, lsl #2
    2964:	00000205 	andeq	r0, r0, r5, lsl #4
    2968:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    296c:	67170105 	ldrvs	r0, [r7, -r5, lsl #2]
    2970:	01000502 	tsteq	r0, r2, lsl #10
    2974:	02050001 	andeq	r0, r5, #1
    2978:	00000000 	andeq	r0, r0, r0
    297c:	01068d03 	tsteq	r6, r3, lsl #26
    2980:	4f231d1a 	svcmi	0x00231d1a
    2984:	01000602 	tsteq	r0, r2, lsl #12
    2988:	02050001 	andeq	r0, r5, #1
    298c:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    2990:	0106b503 	tsteq	r6, r3, lsl #10
    2994:	2e09031a 	mcrcs	3, 0, r0, cr9, cr10, {0}
    2998:	01000402 	tsteq	r0, r2, lsl #8
    299c:	02050001 	andeq	r0, r5, #1
    29a0:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
    29a4:	0106e903 	tsteq	r6, r3, lsl #18
    29a8:	00040218 	andeq	r0, r4, r8, lsl r2
    29ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    29b0:	00192a02 	andseq	r2, r9, r2, lsl #20
    29b4:	078a0308 	streq	r0, [sl, r8, lsl #6]
    29b8:	200a0301 	andcs	r0, sl, r1, lsl #6
    29bc:	301e3e33 	andscc	r3, lr, r3, lsr lr
    29c0:	32223022 	eorcc	r3, r2, #34	; 0x22
    29c4:	207a0334 	rsbscs	r0, sl, r4, lsr r3
    29c8:	02002226 	andeq	r2, r0, #1610612738	; 0x60000002
    29cc:	001d0104 	andseq	r0, sp, r4, lsl #2
    29d0:	4d010402 	cfstrsmi	mvf0, [r1, #-8]
    29d4:	01040200 	mrseq	r0, R12_usr
    29d8:	02244e22 	eoreq	r4, r4, #544	; 0x220
    29dc:	01010001 	tsteq	r1, r1
    29e0:	00020500 	andeq	r0, r2, r0, lsl #10
    29e4:	03000000 	movweq	r0, #0
    29e8:	030107da 	movweq	r0, #6106	; 0x17da
    29ec:	024b010a 	subeq	r0, fp, #-2147483646	; 0x80000002
    29f0:	01010004 	tsteq	r1, r4
    29f4:	00000096 	muleq	r0, r6, r0
    29f8:	002f0002 	eoreq	r0, pc, r2
    29fc:	01020000 	mrseq	r0, (UNDEF: 2)
    2a00:	000d0efb 	strdeq	r0, [sp], -fp
    2a04:	01010101 	tsteq	r1, r1, lsl #2
    2a08:	01000000 	mrseq	r0, (UNDEF: 0)
    2a0c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2a10:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2a14:	00006372 	andeq	r6, r0, r2, ror r3
    2a18:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    2a1c:	336d7865 	cmncc	sp, #6619136	; 0x650000
    2a20:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    2a24:	732e6f72 	teqvc	lr, #456	; 0x1c8
    2a28:	00000100 	andeq	r0, r0, r0, lsl #2
    2a2c:	02050000 	andeq	r0, r5, #0
    2a30:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
    2a34:	21013403 	tstcs	r1, r3, lsl #8
    2a38:	21200b03 	teqcs	r0, r3, lsl #22
    2a3c:	21200b03 	teqcs	r0, r3, lsl #22
    2a40:	2f200b03 	svccs	0x00200b03
    2a44:	2f200b03 	svccs	0x00200b03
    2a48:	2f200b03 	svccs	0x00200b03
    2a4c:	21200b03 	teqcs	r0, r3, lsl #22
    2a50:	2f200b03 	svccs	0x00200b03
    2a54:	2f200b03 	svccs	0x00200b03
    2a58:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a5c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a60:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a64:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a68:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a6c:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a70:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a74:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a78:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a7c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a80:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a84:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a88:	00010221 	andeq	r0, r1, r1, lsr #4
    2a8c:	006a0101 	rsbeq	r0, sl, r1, lsl #2
    2a90:	00020000 	andeq	r0, r2, r0
    2a94:	00000031 	andeq	r0, r0, r1, lsr r0
    2a98:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2a9c:	0101000d 	tsteq	r1, sp
    2aa0:	00000101 	andeq	r0, r0, r1, lsl #2
    2aa4:	00000100 	andeq	r0, r0, r0, lsl #2
    2aa8:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    2aac:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2ab0:	74730000 	ldrbtvc	r0, [r3], #-0
    2ab4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2ab8:	5f783031 	svcpl	0x00783031
    2abc:	74636576 	strbtvc	r6, [r3], #-1398	; 0x576
    2ac0:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    2ac4:	00000100 	andeq	r0, r0, r0, lsl #2
    2ac8:	02050000 	andeq	r0, r5, #0
    2acc:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    2ad0:	0101d703 	tsteq	r1, r3, lsl #14
    2ad4:	0402005f 	streq	r0, [r2], #-95	; 0x5f
    2ad8:	20780301 	rsbscs	r0, r8, r1, lsl #6
    2adc:	01040200 	mrseq	r0, R12_usr
    2ae0:	04020028 	streq	r0, [r2], #-40	; 0x28
    2ae4:	20780301 	rsbscs	r0, r8, r1, lsl #6
    2ae8:	01040200 	mrseq	r0, R12_usr
    2aec:	00563028 	subseq	r3, r6, r8, lsr #32
    2af0:	28010402 	stmdacs	r1, {r1, sl}
    2af4:	022f503e 	eoreq	r5, pc, #62	; 0x3e
    2af8:	0101000e 	tsteq	r1, lr
    2afc:	0000008b 	andeq	r0, r0, fp, lsl #1
    2b00:	006d0002 	rsbeq	r0, sp, r2
    2b04:	01020000 	mrseq	r0, (UNDEF: 2)
    2b08:	000d0efb 	strdeq	r0, [sp], -fp
    2b0c:	01010101 	tsteq	r1, r1, lsl #2
    2b10:	01000000 	mrseq	r0, (UNDEF: 0)
    2b14:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2b18:	552f6269 	strpl	r6, [pc, #-617]!	; 28b7 <__Stack_Size+0x24b7>
    2b1c:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2b20:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2b24:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2b28:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2b2c:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    2b30:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2b34:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2b38:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b3c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2b40:	73750000 	cmnvc	r5, #0
    2b44:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    2b48:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2b4c:	00000100 	andeq	r0, r0, r0, lsl #2
    2b50:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2b54:	30316632 	eorscc	r6, r1, r2, lsr r6
    2b58:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2b5c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2b60:	00000200 	andeq	r0, r0, r0, lsl #4
    2b64:	5f627375 	svcpl	0x00627375
    2b68:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2b6c:	0300682e 	movweq	r6, #2094	; 0x82e
    2b70:	00000000 	andeq	r0, r0, r0
    2b74:	19bc0205 	ldmibne	ip!, {r0, r2, r9}
    2b78:	35030800 	strcc	r0, [r3, #-2048]	; 0x800
    2b7c:	1f2f2101 	svcne	0x002f2101
    2b80:	2d2f2121 	stfcss	f2, [pc, #-132]!	; 2b04 <__Stack_Size+0x2704>
    2b84:	10022221 	andne	r2, r2, r1, lsr #4
    2b88:	c0010100 	andgt	r0, r1, r0, lsl #2
    2b8c:	02000003 	andeq	r0, r0, #3
    2b90:	0000a300 	andeq	sl, r0, r0, lsl #6
    2b94:	fb010200 	blx	4339e <__Stack_Size+0x42f9e>
    2b98:	01000d0e 	tsteq	r0, lr, lsl #26
    2b9c:	00010101 	andeq	r0, r1, r1, lsl #2
    2ba0:	00010000 	andeq	r0, r1, r0
    2ba4:	696c0100 	stmdbvs	ip!, {r8}^
    2ba8:	53552f62 	cmppl	r5, #392	; 0x188
    2bac:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2bb0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2bb4:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2bb8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2bbc:	2f2e0063 	svccs	0x002e0063
    2bc0:	2f62696c 	svccs	0x0062696c
    2bc4:	5f425355 	svcpl	0x00425355
    2bc8:	2f62696c 	svccs	0x0062696c
    2bcc:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2bd0:	62737500 	rsbsvs	r7, r3, #0
    2bd4:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    2bd8:	00632e65 	rsbeq	r2, r3, r5, ror #28
    2bdc:	73000001 	movwvc	r0, #1
    2be0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2be4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2be8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2bec:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2bf0:	75000002 	strvc	r0, [r0, #-2]
    2bf4:	645f6273 	ldrbvs	r6, [pc], #-627	; 2bfc <__Stack_Size+0x27fc>
    2bf8:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    2bfc:	00000300 	andeq	r0, r0, r0, lsl #6
    2c00:	5f627375 	svcpl	0x00627375
    2c04:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2c08:	0300682e 	movweq	r6, #2094	; 0x82e
    2c0c:	73750000 	cmnvc	r5, #0
    2c10:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    2c14:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    2c18:	00000300 	andeq	r0, r0, r0, lsl #6
    2c1c:	5f627375 	svcpl	0x00627375
    2c20:	2e6d656d 	cdpcs	5, 6, cr6, cr13, cr13, {3}
    2c24:	00030068 	andeq	r0, r3, r8, rrx
    2c28:	62737500 	rsbsvs	r7, r3, #0
    2c2c:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    2c30:	00682e73 	rsbeq	r2, r8, r3, ror lr
    2c34:	00000003 	andeq	r0, r0, r3
    2c38:	f4020500 	vst3.8	{d0,d2,d4}, [r2], r0
    2c3c:	03080019 	movweq	r0, #32793	; 0x8019
    2c40:	222f013d 	eorcs	r0, pc, #1073741839	; 0x4000000f
    2c44:	2f4b223e 	svccs	0x004b223e
    2c48:	01000502 	tsteq	r0, r2, lsl #10
    2c4c:	02050001 	andeq	r0, r5, #1
    2c50:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
    2c54:	0100eb03 	tsteq	r0, r3, lsl #22
    2c58:	223e222f 	eorscs	r2, lr, #-268435454	; 0xf0000002
    2c5c:	05022f4b 	streq	r2, [r2, #-3915]	; 0xf4b
    2c60:	00010100 	andeq	r0, r1, r0, lsl #2
    2c64:	1a3c0205 	bne	f03480 <__Stack_Size+0xf03080>
    2c68:	a3030800 	movwge	r0, #14336	; 0x3800
    2c6c:	222f0101 	eorcs	r0, pc, #1073741824	; 0x40000000
    2c70:	1e30243d 	mrcne	4, 1, r2, cr0, cr13, {1}
    2c74:	4c234d22 	stcmi	13, cr4, [r3], #-136	; 0xffffff78
    2c78:	4e4e5a36 	mcrmi	10, 2, r5, cr14, cr6, {1}
    2c7c:	4b223133 	blmi	88f150 <__Stack_Size+0x88ed50>
    2c80:	52235531 	eorpl	r5, r3, #205520896	; 0xc400000
    2c84:	2e09035a 	mcrcs	3, 0, r0, cr9, cr10, {2}
    2c88:	2e60034b 	cdpcs	3, 6, cr0, cr0, cr11, {2}
    2c8c:	02202103 	eoreq	r2, r0, #-1073741824	; 0xc0000000
    2c90:	01010008 	tsteq	r1, r8
    2c94:	d8020500 	stmdale	r2, {r8, sl}
    2c98:	0308001a 	movweq	r0, #32794	; 0x801a
    2c9c:	210103f4 	strdcs	r0, [r1, -r4]
    2ca0:	0025212f 	eoreq	r2, r5, pc, lsr #2
    2ca4:	06010402 	streq	r0, [r1], -r2, lsl #8
    2ca8:	5b300620 	blpl	c04530 <__Stack_Size+0xc04130>
    2cac:	2e04ba03 	vmlacs.f32	s22, s8, s6
    2cb0:	207bc603 	rsbscs	ip, fp, r3, lsl #12
    2cb4:	2e0c0368 	cdpcs	3, 0, cr0, cr12, cr8, {3}
    2cb8:	032e7903 	teqeq	lr, #49152	; 0xc000
    2cbc:	03282e0e 	teqeq	r8, #224	; 0xe0
    2cc0:	6b512079 	blvs	144aeac <__Stack_Size+0x144aaac>
    2cc4:	1f214c85 	svcne	0x00214c85
    2cc8:	1c222121 	stfnes	f2, [r2], #-132	; 0xffffff7c
    2ccc:	1f2c2222 	svcne	0x002c2222
    2cd0:	00082323 	andeq	r2, r8, r3, lsr #6
    2cd4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2cd8:	001b7c02 	andseq	r7, fp, r2, lsl #24
    2cdc:	00d20308 	sbcseq	r0, r2, r8, lsl #6
    2ce0:	1f212201 	svcne	0x00212201
    2ce4:	21302f59 	teqcs	r0, r9, asr pc
    2ce8:	0222324b 	eoreq	r3, r2, #-1342177276	; 0xb0000004
    2cec:	01010008 	tsteq	r1, r8
    2cf0:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
    2cf4:	0308001b 	movweq	r0, #32795	; 0x801b
    2cf8:	24010180 	strcs	r0, [r1], #-384	; 0x180
    2cfc:	02003e84 	andeq	r3, r0, #2112	; 0x840
    2d00:	20060104 	andcs	r0, r6, r4, lsl #2
    2d04:	4b342f06 	blmi	d0e924 <__Stack_Size+0xd0e524>
    2d08:	21211f2f 	teqcs	r1, pc, lsr #30
    2d0c:	07022133 	smladxeq	r2, r3, r1, r2
    2d10:	00010100 	andeq	r0, r1, r0, lsl #2
    2d14:	1bfc0205 	blne	fff03530 <SCS_BASE+0x1fef5530>
    2d18:	f5030800 			; <UNDEFINED> instruction: 0xf5030800
    2d1c:	40210101 	eormi	r0, r1, r1, lsl #2
    2d20:	35224b3e 	strcc	r4, [r2, #-2878]!	; 0xb3e
    2d24:	5121423d 	teqpl	r1, sp, lsr r2
    2d28:	2075035f 	rsbscs	r0, r5, pc, asr r3
    2d2c:	032e0b03 	teqeq	lr, #3072	; 0xc00
    2d30:	31402079 	hvccc	521	; 0x209
    2d34:	01040200 	mrseq	r0, R12_usr
    2d38:	2f062e06 	svccs	0x00062e06
    2d3c:	232b3150 	teqcs	fp, #20
    2d40:	4c4d2339 	mcrrmi	3, 3, r2, sp, cr9
    2d44:	6c235a5e 	stcvs	10, cr5, [r3], #-376	; 0xfffffe88
    2d48:	314bb030 	cmpcc	fp, r0, lsr r0
    2d4c:	00090221 	andeq	r0, r9, r1, lsr #4
    2d50:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2d54:	001cd802 	andseq	sp, ip, r2, lsl #16
    2d58:	02d20308 	sbcseq	r0, r2, #536870912	; 0x20000000
    2d5c:	513d2601 	teqpl	sp, r1, lsl #12
    2d60:	20790351 	rsbscs	r0, r9, r1, asr r3
    2d64:	20750327 	rsbscs	r0, r5, r7, lsr #6
    2d68:	2f314032 	svccs	0x00314032
    2d6c:	01040200 	mrseq	r0, R12_usr
    2d70:	21062e06 	tstcs	r6, r6, lsl #28
    2d74:	2b3c0903 	blcs	f05188 <__Stack_Size+0xf04d88>
    2d78:	1d232b31 	fstmdbxne	r3!, {d2-d25}	;@ Deprecated
    2d7c:	4ba16c23 	blmi	fe85de10 <SCS_BASE+0x1e84fe10>
    2d80:	032e6f03 	teqeq	lr, #12
    2d84:	08022012 	stmdaeq	r2, {r1, r4, sp}
    2d88:	00010100 	andeq	r0, r1, r0, lsl #2
    2d8c:	1d640205 	sfmne	f0, 2, [r4, #-20]!	; 0xffffffec
    2d90:	88030800 	stmdahi	r3, {fp}
    2d94:	2f210103 	svccs	0x00210103
    2d98:	023e4b1f 	eorseq	r4, lr, #31744	; 0x7c00
    2d9c:	01010007 	tsteq	r1, r7
    2da0:	88020500 	stmdahi	r2, {r8, sl}
    2da4:	0308001d 	movweq	r0, #32797	; 0x801d
    2da8:	150103a2 	strne	r0, [r1, #-930]	; 0x3a2
    2dac:	233d223d 	teqcs	sp, #-805306365	; 0xd0000003
    2db0:	0004022f 	andeq	r0, r4, pc, lsr #4
    2db4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2db8:	001da402 	andseq	sl, sp, r2, lsl #8
    2dbc:	07f60308 	ldrbeq	r0, [r6, r8, lsl #6]!
    2dc0:	5a682501 	bpl	1a0c1cc <__Stack_Size+0x1a0bdcc>
    2dc4:	3c18034b 	ldccc	3, cr0, [r8], {75}	; 0x4b
    2dc8:	01000d02 	tsteq	r0, r2, lsl #26
    2dcc:	02050001 	andeq	r0, r5, #1
    2dd0:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
    2dd4:	0107cb03 	tsteq	r7, r3, lsl #22
    2dd8:	02003e21 	andeq	r3, r0, #528	; 0x210
    2ddc:	2e060104 	adfcss	f0, f6, f4
    2de0:	02003306 	andeq	r3, r0, #402653184	; 0x18000000
    2de4:	2e060104 	adfcss	f0, f6, f4
    2de8:	7bea0306 	blvc	ffa83a08 <SCS_BASE+0x1fa75a08>
    2dec:	33221e2e 	teqcc	r2, #736	; 0x2e0
    2df0:	221f5926 	andscs	r5, pc, #622592	; 0x98000
    2df4:	262d211f 			; <UNDEFINED> instruction: 0x262d211f
    2df8:	4b4b3086 	blmi	12cf018 <__Stack_Size+0x12cec18>
    2dfc:	22405a3f 	subcs	r5, r0, #258048	; 0x3f000
    2e00:	211f2f4e 	tstcs	pc, lr, asr #30
    2e04:	2e04d403 	cdpcs	4, 0, cr13, cr4, cr3, {0}
    2e08:	207bac03 	rsbscs	sl, fp, r3, lsl #24
    2e0c:	6603ef03 	strvs	lr, [r3], -r3, lsl #30
    2e10:	7603304d 	strvc	r3, [r3], -sp, asr #32
    2e14:	2017034a 	andscs	r0, r7, sl, asr #6
    2e18:	0e022d3f 	mcreq	13, 0, r2, cr2, cr15, {1}
    2e1c:	00010100 	andeq	r0, r1, r0, lsl #2
    2e20:	1eb80205 	cdpne	2, 11, cr0, cr8, cr5, {0}
    2e24:	ed030800 	stc	8, cr0, [r3, #-0]
    2e28:	11030106 	tstne	r3, r6, lsl #2
    2e2c:	206f0301 	rsbcs	r0, pc, r1, lsl #6
    2e30:	03201103 	teqeq	r0, #-1073741824	; 0xc0000000
    2e34:	032e01bd 	teqeq	lr, #1073741871	; 0x4000002f
    2e38:	23207ec3 	teqcs	r0, #3120	; 0xc30
    2e3c:	ba03311d 	blt	cf2b8 <__Stack_Size+0xceeb8>
    2e40:	c3034a01 	movwgt	r4, #14849	; 0x3a01
    2e44:	2f5d207e 	svccs	0x005d207e
    2e48:	3f5a4c30 	svccc	0x005a4c30
    2e4c:	032f1f3d 	teqeq	pc, #244	; 0xf4
    2e50:	4e2e7db1 	mcrmi	13, 1, r7, cr14, cr1, {5}
    2e54:	4f304030 	svcmi	0x00304030
    2e58:	033d3d29 	teqeq	sp, #2624	; 0xa40
    2e5c:	03304a10 	teqeq	r0, #65536	; 0x10000
    2e60:	03593c3c 	cmpeq	r9, #15360	; 0x3c00
    2e64:	683d3c44 	ldmdavs	sp!, {r2, r6, sl, fp, ip, sp}
    2e68:	3d3d3044 	ldccc	0, cr3, [sp, #-272]!	; 0xfffffef0
    2e6c:	31740d03 	cmncc	r4, r3, lsl #26
    2e70:	30314130 	eorscc	r4, r1, r0, lsr r1
    2e74:	0903303f 	stmdbeq	r3, {r0, r1, r2, r3, r4, r5, ip, sp}
    2e78:	2e0a032e 	cdpcs	3, 0, cr0, cr10, cr14, {1}
    2e7c:	03900336 	orrseq	r0, r0, #-671088640	; 0xd8000000
    2e80:	7cf0033c 	ldclvc	3, cr0, [r0], #240	; 0xf0
    2e84:	75037220 	strvc	r7, [r3, #-544]	; 0x220
    2e88:	2010032e 	andscs	r0, r0, lr, lsr #6
    2e8c:	304a1a03 	subcc	r1, sl, r3, lsl #20
    2e90:	3e302f3e 	mrccc	15, 1, r2, cr0, cr14, {1}
    2e94:	42303e30 	eorsmi	r3, r0, #768	; 0x300
    2e98:	5e4b695a 	mcrpl	9, 2, r6, cr11, cr10, {2}
    2e9c:	306d7530 	rsbcc	r7, sp, r0, lsr r5
    2ea0:	7903515f 	stmdbvc	r3, {r0, r1, r2, r3, r4, r6, r8, ip, lr}
    2ea4:	75032720 	strvc	r2, [r3, #-1824]	; 0x720
    2ea8:	31403220 	cmpcc	r0, r0, lsr #4
    2eac:	4a090359 	bmi	243c18 <__Stack_Size+0x243818>
    2eb0:	59305030 	ldmdbpl	r0!, {r4, r5, ip, lr}
    2eb4:	2289674b 	addcs	r6, r9, #19660800	; 0x12c0000
    2eb8:	23211c40 	teqcs	r1, #16384	; 0x4000
    2ebc:	30753221 	rsbscc	r3, r5, r1, lsr #4
    2ec0:	3ff57733 	svccc	0x00f57733
    2ec4:	3e314d41 	cdpcc	13, 3, cr4, cr1, cr1, {2}
    2ec8:	3068303f 	rsbcc	r3, r8, pc, lsr r0
    2ecc:	4059405a 	subsmi	r4, r9, sl, asr r0
    2ed0:	4a39032f 	bmi	e43b94 <__Stack_Size+0xe43794>
    2ed4:	7ecc032f 	cdpvc	3, 12, cr0, cr12, cr15, {1}
    2ed8:	2e2c0320 	cdpcs	3, 2, cr0, cr12, cr0, {1}
    2edc:	022e0b03 	eoreq	r0, lr, #3072	; 0xc00
    2ee0:	0101000f 	tsteq	r1, pc
    2ee4:	b8020500 	stmdalt	r2, {r8, sl}
    2ee8:	03080021 	movweq	r0, #32801	; 0x8021
    2eec:	250108a2 	strcs	r0, [r1, #-2210]	; 0x8a2
    2ef0:	04020031 	streq	r0, [r2], #-49	; 0x31
    2ef4:	00200601 	eoreq	r0, r0, r1, lsl #12
    2ef8:	06020402 	streq	r0, [r2], -r2, lsl #8
    2efc:	002e7703 	eoreq	r7, lr, r3, lsl #14
    2f00:	03020402 	movweq	r0, #9218	; 0x2402
    2f04:	0200580b 	andeq	r5, r0, #720896	; 0xb0000
    2f08:	329c0204 	addscc	r0, ip, #1073741824	; 0x40000000
    2f0c:	01000902 	tsteq	r0, r2, lsl #18
    2f10:	02050001 	andeq	r0, r5, #1
    2f14:	080021f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sp}
    2f18:	0107a303 	tsteq	r7, r3, lsl #6
    2f1c:	02004c21 	andeq	r4, r0, #8448	; 0x2100
    2f20:	2e060104 	adfcss	f0, f6, f4
    2f24:	3f303006 	svccc	0x00303006
    2f28:	04020030 	streq	r0, [r2], #-48	; 0x30
    2f2c:	02003d01 	andeq	r3, r0, #64	; 0x40
    2f30:	311f0104 	tstcc	pc, r4, lsl #2
    2f34:	23504c3d 	cmpcs	r0, #15616	; 0x3d00
    2f38:	09022d3f 	stmdbeq	r2, {r0, r1, r2, r3, r4, r5, r8, sl, fp, sp}
    2f3c:	00010100 	andeq	r0, r1, r0, lsl #2
    2f40:	22580205 	subscs	r0, r8, #1342177280	; 0x50000000
    2f44:	ba030800 	blt	c4f4c <__Stack_Size+0xc4b4c>
    2f48:	01020108 	tsteq	r2, r8, lsl #2
    2f4c:	a5010100 	strge	r0, [r1, #-256]	; 0x100
    2f50:	02000000 	andeq	r0, r0, #0
    2f54:	00004c00 	andeq	r4, r0, r0, lsl #24
    2f58:	fb010200 	blx	43762 <__Stack_Size+0x43362>
    2f5c:	01000d0e 	tsteq	r0, lr, lsl #26
    2f60:	00010101 	andeq	r0, r1, r1, lsl #2
    2f64:	00010000 	andeq	r0, r1, r0
    2f68:	696c0100 	stmdbvs	ip!, {r8}^
    2f6c:	53552f62 	cmppl	r5, #392	; 0x188
    2f70:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2f74:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2f78:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2f7c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2f80:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    2f84:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 2dc0 <__Stack_Size+0x29c0>
    2f88:	632e6d65 	teqvs	lr, #6464	; 0x1940
    2f8c:	00000100 	andeq	r0, r0, r0, lsl #2
    2f90:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f94:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f98:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2f9c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2fa0:	00000200 	andeq	r0, r0, r0, lsl #4
    2fa4:	02050000 	andeq	r0, r5, #0
    2fa8:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
    2fac:	24012403 	strcs	r2, [r1], #-1027	; 0x403
    2fb0:	241d2347 	ldrcs	r2, [sp], #-839	; 0x347
    2fb4:	01040200 	mrseq	r0, R12_usr
    2fb8:	02002e06 	andeq	r2, r0, #96	; 0x60
    2fbc:	32060204 	andcc	r0, r6, #1073741824	; 0x40000000
    2fc0:	02040200 	andeq	r0, r4, #0
    2fc4:	0402002c 	streq	r0, [r2], #-44	; 0x2c
    2fc8:	02003002 	andeq	r3, r0, #2
    2fcc:	4e2f0204 	cdpmi	2, 2, cr0, cr15, cr4, {0}
    2fd0:	01000102 	tsteq	r0, r2, lsl #2
    2fd4:	02050001 	andeq	r0, r5, #1
    2fd8:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
    2fdc:	16013d03 	strne	r3, [r1], -r3, lsl #26
    2fe0:	2b23212a 	blcs	8cb490 <__Stack_Size+0x8cb090>
    2fe4:	02002123 	andeq	r2, r0, #-1073741816	; 0xc0000008
    2fe8:	20060104 	andcs	r0, r6, r4, lsl #2
    2fec:	02040200 	andeq	r0, r4, #0
    2ff0:	02693006 	rsbeq	r3, r9, #6
    2ff4:	01010001 	tsteq	r1, r1
    2ff8:	000006a0 	andeq	r0, r0, r0, lsr #13
    2ffc:	006d0002 	rsbeq	r0, sp, r2
    3000:	01020000 	mrseq	r0, (UNDEF: 2)
    3004:	000d0efb 	strdeq	r0, [sp], -fp
    3008:	01010101 	tsteq	r1, r1, lsl #2
    300c:	01000000 	mrseq	r0, (UNDEF: 0)
    3010:	6c010000 	stcvs	0, cr0, [r1], {-0}
    3014:	552f6269 	strpl	r6, [pc, #-617]!	; 2db3 <__Stack_Size+0x29b3>
    3018:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    301c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3020:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    3024:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3028:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    302c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    3030:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3034:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3038:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    303c:	73750000 	cmnvc	r5, #0
    3040:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3044:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3048:	00000100 	andeq	r0, r0, r0, lsl #2
    304c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3050:	30316632 	eorscc	r6, r1, r2, lsr r6
    3054:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3058:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    305c:	00000200 	andeq	r0, r0, r0, lsl #4
    3060:	5f627375 	svcpl	0x00627375
    3064:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    3068:	0300682e 	movweq	r6, #2094	; 0x82e
    306c:	00000000 	andeq	r0, r0, r0
    3070:	00000205 	andeq	r0, r0, r5, lsl #4
    3074:	23030000 	movwcs	r0, #12288	; 0x3000
    3078:	06021301 	streq	r1, [r2], -r1, lsl #6
    307c:	00010100 	andeq	r0, r1, r0, lsl #2
    3080:	00000205 	andeq	r0, r0, r5, lsl #4
    3084:	2f030000 	svccs	0x00030000
    3088:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    308c:	01010004 	tsteq	r1, r4
    3090:	00020500 	andeq	r0, r2, r0, lsl #10
    3094:	03000000 	movweq	r0, #0
    3098:	0213013b 	andseq	r0, r3, #-1073741810	; 0xc000000e
    309c:	01010006 	tsteq	r1, r6
    30a0:	00020500 	andeq	r0, r2, r0, lsl #10
    30a4:	03000000 	movweq	r0, #0
    30a8:	130100c7 	movwne	r0, #4295	; 0x10c7
    30ac:	0004022f 	andeq	r0, r4, pc, lsr #4
    30b0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30b4:	00000002 	andeq	r0, r0, r2
    30b8:	00d30300 	sbcseq	r0, r3, r0, lsl #6
    30bc:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    30c0:	01010004 	tsteq	r1, r4
    30c4:	00020500 	andeq	r0, r2, r0, lsl #10
    30c8:	03000000 	movweq	r0, #0
    30cc:	130100df 	movwne	r0, #4319	; 0x10df
    30d0:	01000602 	tsteq	r0, r2, lsl #12
    30d4:	02050001 	andeq	r0, r5, #1
    30d8:	00000000 	andeq	r0, r0, r0
    30dc:	0100eb03 	tsteq	r0, r3, lsl #22
    30e0:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    30e4:	00010100 	andeq	r0, r1, r0, lsl #2
    30e8:	22ac0205 	adccs	r0, ip, #1342177280	; 0x50000000
    30ec:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
    30f0:	02130100 	andseq	r0, r3, #0
    30f4:	01010008 	tsteq	r1, r8
    30f8:	00020500 	andeq	r0, r2, r0, lsl #10
    30fc:	03000000 	movweq	r0, #0
    3100:	13010183 	movwne	r0, #4483	; 0x1183
    3104:	0004022f 	andeq	r0, r4, pc, lsr #4
    3108:	05000101 	streq	r0, [r0, #-257]	; 0x101
    310c:	00000002 	andeq	r0, r0, r2
    3110:	01900300 	orrseq	r0, r0, r0, lsl #6
    3114:	07021301 	streq	r1, [r2, -r1, lsl #6]
    3118:	00010100 	andeq	r0, r1, r0, lsl #2
    311c:	00000205 	andeq	r0, r0, r5, lsl #4
    3120:	9c030000 	stcls	0, cr0, [r3], {-0}
    3124:	67130101 	ldrvs	r0, [r3, -r1, lsl #2]
    3128:	01000202 	tsteq	r0, r2, lsl #4
    312c:	02050001 	andeq	r0, r5, #1
    3130:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
    3134:	0101a903 	tsteq	r1, r3, lsl #18
    3138:	000c0213 	andeq	r0, ip, r3, lsl r2
    313c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3140:	00000002 	andeq	r0, r0, r2
    3144:	01b50300 			; <UNDEFINED> instruction: 0x01b50300
    3148:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    314c:	01010003 	tsteq	r1, r3
    3150:	d4020500 	strle	r0, [r2], #-1280	; 0x500
    3154:	03080022 	movweq	r0, #32802	; 0x8022
    3158:	130101c2 	movwne	r0, #4546	; 0x11c2
    315c:	01040200 	mrseq	r0, R12_usr
    3160:	0200e406 	andeq	lr, r0, #100663296	; 0x6000000
    3164:	002e0204 	eoreq	r0, lr, r4, lsl #4
    3168:	4a030402 	bmi	c4178 <__Stack_Size+0xc3d78>
    316c:	04040200 	streq	r0, [r4], #-512	; 0x200
    3170:	0006022e 	andeq	r0, r6, lr, lsr #4
    3174:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3178:	00230e02 	eoreq	r0, r3, r2, lsl #28
    317c:	01cf0308 	biceq	r0, pc, r8, lsl #6
    3180:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    3184:	e4060104 	str	r0, [r6], #-260	; 0x104
    3188:	02040200 	andeq	r0, r4, #0
    318c:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3190:	02004a03 	andeq	r4, r0, #12288	; 0x3000
    3194:	022e0404 	eoreq	r0, lr, #67108864	; 0x4000000
    3198:	01010006 	tsteq	r1, r6
    319c:	00020500 	andeq	r0, r2, r0, lsl #10
    31a0:	03000000 	movweq	r0, #0
    31a4:	030101dc 	movweq	r0, #4572	; 0x11dc
    31a8:	c2030141 	andgt	r0, r3, #1073741840	; 0x40000010
    31ac:	be035800 	cdplt	8, 0, cr5, cr3, cr0, {0}
    31b0:	c203207f 	andgt	r2, r3, #127	; 0x7f
    31b4:	3e222000 	cdpcc	0, 2, cr2, cr2, cr0, {0}
    31b8:	00050230 	andeq	r0, r5, r0, lsr r2
    31bc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31c0:	00000002 	andeq	r0, r0, r2
    31c4:	01f10300 	mvnseq	r0, r0, lsl #6
    31c8:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    31cc:	01010003 	tsteq	r1, r3
    31d0:	00020500 	andeq	r0, r2, r0, lsl #10
    31d4:	03000000 	movweq	r0, #0
    31d8:	130101fd 	movwne	r0, #4605	; 0x11fd
    31dc:	00030267 	andeq	r0, r3, r7, ror #4
    31e0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31e4:	00234802 	eoreq	r4, r3, r2, lsl #16
    31e8:	02890308 	addeq	r0, r9, #536870912	; 0x20000000
    31ec:	00081301 	andeq	r1, r8, r1, lsl #6
    31f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31f4:	00236a02 	eoreq	r6, r3, r2, lsl #20
    31f8:	02950308 	addseq	r0, r5, #536870912	; 0x20000000
    31fc:	00081301 	andeq	r1, r8, r1, lsl #6
    3200:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3204:	00000002 	andeq	r0, r0, r2
    3208:	02a10300 	adceq	r0, r1, #0
    320c:	0f021301 	svceq	0x00021301
    3210:	00010100 	andeq	r0, r1, r0, lsl #2
    3214:	00000205 	andeq	r0, r0, r5, lsl #4
    3218:	ad030000 	stcge	0, cr0, [r3, #-0]
    321c:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    3220:	0101000f 	tsteq	r1, pc
    3224:	8c020500 	cfstr32hi	mvfx0, [r2], {-0}
    3228:	03080023 	movweq	r0, #32803	; 0x8023
    322c:	130102b8 	movwne	r0, #4792	; 0x12b8
    3230:	01000f02 	tsteq	r0, r2, lsl #30
    3234:	02050001 	andeq	r0, r5, #1
    3238:	00000000 	andeq	r0, r0, r0
    323c:	0102c303 	tsteq	r2, r3, lsl #6
    3240:	000f0213 	andeq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
    3244:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3248:	00000002 	andeq	r0, r0, r2
    324c:	02ce0300 	sbceq	r0, lr, #0
    3250:	0f021301 	svceq	0x00021301
    3254:	00010100 	andeq	r0, r1, r0, lsl #2
    3258:	00000205 	andeq	r0, r0, r5, lsl #4
    325c:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    3260:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    3264:	0101000f 	tsteq	r1, pc
    3268:	00020500 	andeq	r0, r2, r0, lsl #10
    326c:	03000000 	movweq	r0, #0
    3270:	130102e4 	movwne	r0, #4836	; 0x12e4
    3274:	00060283 	andeq	r0, r6, r3, lsl #5
    3278:	05000101 	streq	r0, [r0, #-257]	; 0x101
    327c:	00000002 	andeq	r0, r0, r2
    3280:	02ef0300 	rsceq	r0, pc, #0
    3284:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    3288:	01010006 	tsteq	r1, r6
    328c:	00020500 	andeq	r0, r2, r0, lsl #10
    3290:	03000000 	movweq	r0, #0
    3294:	130102fa 	movwne	r0, #4858	; 0x12fa
    3298:	01000b02 	tsteq	r0, r2, lsl #22
    329c:	02050001 	andeq	r0, r5, #1
    32a0:	00000000 	andeq	r0, r0, r0
    32a4:	01038503 	tsteq	r3, r3, lsl #10
    32a8:	000b0213 	andeq	r0, fp, r3, lsl r2
    32ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32b0:	00000002 	andeq	r0, r0, r2
    32b4:	03900300 	orrseq	r0, r0, #0
    32b8:	0f021301 	svceq	0x00021301
    32bc:	00010100 	andeq	r0, r1, r0, lsl #2
    32c0:	00000205 	andeq	r0, r0, r5, lsl #4
    32c4:	9b030000 	blls	c32cc <__Stack_Size+0xc2ecc>
    32c8:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    32cc:	0101000f 	tsteq	r1, pc
    32d0:	aa020500 	bge	846d8 <__Stack_Size+0x842d8>
    32d4:	03080023 	movweq	r0, #32803	; 0x8023
    32d8:	130103a6 	movwne	r0, #5030	; 0x13a6
    32dc:	01040200 	mrseq	r0, R12_usr
    32e0:	0a028206 	beq	a3b00 <__Stack_Size+0xa3700>
    32e4:	00010100 	andeq	r0, r1, r0, lsl #2
    32e8:	23ce0205 	biccs	r0, lr, #1342177280	; 0x50000000
    32ec:	b1030800 	tstlt	r3, r0, lsl #16
    32f0:	00130103 	andseq	r0, r3, r3, lsl #2
    32f4:	06010402 	streq	r0, [r1], -r2, lsl #8
    32f8:	000a0282 	andeq	r0, sl, r2, lsl #5
    32fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3300:	00000002 	andeq	r0, r0, r2
    3304:	03bd0300 			; <UNDEFINED> instruction: 0x03bd0300
    3308:	10021301 	andne	r1, r2, r1, lsl #6
    330c:	00010100 	andeq	r0, r1, r0, lsl #2
    3310:	00000205 	andeq	r0, r0, r5, lsl #4
    3314:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    3318:	67130103 	ldrvs	r0, [r3, -r3, lsl #2]
    331c:	01000302 	tsteq	r0, r2, lsl #6
    3320:	02050001 	andeq	r0, r5, #1
    3324:	080023f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sp}
    3328:	0103d403 	tsteq	r3, r3, lsl #8
    332c:	02950313 	addseq	r0, r5, #1275068416	; 0x4c000000
    3330:	7deb033c 	stclvc	3, cr0, [fp, #240]!	; 0xf0
    3334:	000c0220 	andeq	r0, ip, r0, lsr #4
    3338:	05000101 	streq	r0, [r0, #-257]	; 0x101
    333c:	00241402 	eoreq	r1, r4, r2, lsl #8
    3340:	03e00308 	mvneq	r0, #536870912	; 0x20000000
    3344:	89031301 	stmdbhi	r3, {r0, r8, r9, ip}
    3348:	f7033c02 			; <UNDEFINED> instruction: 0xf7033c02
    334c:	0c02207d 	stceq	0, cr2, [r2], {125}	; 0x7d
    3350:	00010100 	andeq	r0, r1, r0, lsl #2
    3354:	24340205 	ldrtcs	r0, [r4], #-517	; 0x205
    3358:	eb030800 	bl	c5360 <__Stack_Size+0xc4f60>
    335c:	03130103 	tsteq	r3, #-1073741824	; 0xc0000000
    3360:	032e01fe 	teqeq	lr, #-2147483585	; 0x8000003f
    3364:	75207e82 	strvc	r7, [r0, #-3714]!	; 0xe82
    3368:	01000402 	tsteq	r0, r2, lsl #8
    336c:	02050001 	andeq	r0, r5, #1
    3370:	08002450 	stmdaeq	r0, {r4, r6, sl, sp}
    3374:	0103f603 	tsteq	r3, r3, lsl #12
    3378:	01f30313 	mvnseq	r0, r3, lsl r3
    337c:	7e8d033c 	mcrvc	3, 4, r0, cr13, cr12, {1}
    3380:	06024b20 	streq	r4, [r2], -r0, lsr #22
    3384:	00010100 	andeq	r0, r1, r0, lsl #2
    3388:	246c0205 	strbtcs	r0, [ip], #-517	; 0x205
    338c:	82030800 	andhi	r0, r3, #0
    3390:	03130104 	tsteq	r3, #1
    3394:	032e01e7 	teqeq	lr, #-1073741767	; 0xc0000039
    3398:	02207e99 	eoreq	r7, r0, #2448	; 0x990
    339c:	0101000b 	tsteq	r1, fp
    33a0:	00020500 	andeq	r0, r2, r0, lsl #10
    33a4:	03000000 	movweq	r0, #0
    33a8:	1301048e 	movwne	r0, #5262	; 0x148e
    33ac:	01040200 	mrseq	r0, R12_usr
    33b0:	02002e06 	andeq	r2, r0, #96	; 0x60
    33b4:	003c0304 	eorseq	r0, ip, r4, lsl #6
    33b8:	2e040402 	cdpcs	4, 0, cr0, cr4, cr2, {0}
    33bc:	02040200 	andeq	r0, r4, #0
    33c0:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    33c4:	02025806 	andeq	r5, r2, #393216	; 0x60000
    33c8:	00010100 	andeq	r0, r1, r0, lsl #2
    33cc:	24880205 	strcs	r0, [r8], #517	; 0x205
    33d0:	9a030800 	bls	c53d8 <__Stack_Size+0xc4fd8>
    33d4:	03130104 	tsteq	r3, #1
    33d8:	032e01cf 	teqeq	lr, #-1073741773	; 0xc0000033
    33dc:	00207eb1 			; <UNDEFINED> instruction: 0x00207eb1
    33e0:	06010402 	streq	r0, [r1], -r2, lsl #8
    33e4:	04020074 	streq	r0, [r2], #-116	; 0x74
    33e8:	02003c03 	andeq	r3, r0, #768	; 0x300
    33ec:	002e0404 	eoreq	r0, lr, r4, lsl #8
    33f0:	4a020402 	bmi	84400 <__Stack_Size+0x84000>
    33f4:	06040200 	streq	r0, [r4], -r0, lsl #4
    33f8:	00060258 	andeq	r0, r6, r8, asr r2
    33fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3400:	00000002 	andeq	r0, r0, r2
    3404:	04a50300 	strteq	r0, [r5], #768	; 0x300
    3408:	c4031301 	strgt	r1, [r3], #-769	; 0x301
    340c:	bc033c01 	stclt	12, cr3, [r3], {1}
    3410:	0267207e 	rsbeq	r2, r7, #126	; 0x7e
    3414:	01010006 	tsteq	r1, r6
    3418:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
    341c:	03080024 	movweq	r0, #32804	; 0x8024
    3420:	130104b0 	movwne	r0, #5296	; 0x14b0
    3424:	3c01b903 	stccc	9, cr11, [r1], {3}
    3428:	207ec703 	rsbscs	ip, lr, r3, lsl #14
    342c:	00060267 	andeq	r0, r6, r7, ror #4
    3430:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3434:	00000002 	andeq	r0, r0, r2
    3438:	04bd0300 	ldrteq	r0, [sp], #768	; 0x300
    343c:	211f1301 	tstcs	pc, r1, lsl #6
    3440:	2e01ac03 	cdpcs	12, 0, cr10, cr1, cr3, {0}
    3444:	207ed403 	rsbscs	sp, lr, r3, lsl #8
    3448:	9e01ac03 	cdpls	12, 0, cr10, cr1, cr3, {0}
    344c:	207ed403 	rsbscs	sp, lr, r3, lsl #8
    3450:	01000c02 	tsteq	r0, r2, lsl #24
    3454:	02050001 	andeq	r0, r5, #1
    3458:	00000000 	andeq	r0, r0, r0
    345c:	0104c903 	tsteq	r4, r3, lsl #18
    3460:	01a00313 	lsleq	r0, r3, r3
    3464:	7ee0033c 	mcrvc	3, 7, r0, cr0, cr12, {1}
    3468:	000c0220 	andeq	r0, ip, r0, lsr #4
    346c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3470:	00000002 	andeq	r0, r0, r2
    3474:	04d50300 	ldrbeq	r0, [r5], #768	; 0x300
    3478:	94031301 	strls	r1, [r3], #-769	; 0x301
    347c:	ec033c01 	stc	12, cr3, [r3], {1}
    3480:	0c02207e 	stceq	0, cr2, [r2], {126}	; 0x7e
    3484:	00010100 	andeq	r0, r1, r0, lsl #2
    3488:	00000205 	andeq	r0, r0, r5, lsl #4
    348c:	e0030000 	and	r0, r3, r0
    3490:	03130104 	tsteq	r3, #1
    3494:	032e0189 	teqeq	lr, #1073741858	; 0x40000022
    3498:	75207ef7 	strvc	r7, [r0, #-3831]!	; 0xef7
    349c:	01000402 	tsteq	r0, r2, lsl #8
    34a0:	02050001 	andeq	r0, r5, #1
    34a4:	00000000 	andeq	r0, r0, r0
    34a8:	0104eb03 	tsteq	r4, r3, lsl #22
    34ac:	00fe0313 	rscseq	r0, lr, r3, lsl r3
    34b0:	7f82033c 	svcvc	0x0082033c
    34b4:	06024b20 	streq	r4, [r2], -r0, lsr #22
    34b8:	00010100 	andeq	r0, r1, r0, lsl #2
    34bc:	00000205 	andeq	r0, r0, r5, lsl #4
    34c0:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    34c4:	1f130104 	svcne	0x00130104
    34c8:	04020021 	streq	r0, [r2], #-33	; 0x21
    34cc:	00200601 	eoreq	r0, r0, r1, lsl #12
    34d0:	06010402 	streq	r0, [r1], -r2, lsl #8
    34d4:	3c00f203 	sfmcc	f7, 1, [r0], {3}
    34d8:	01040200 	mrseq	r0, R12_usr
    34dc:	207f8e03 	rsbscs	r8, pc, r3, lsl #28
    34e0:	03040200 	movweq	r0, #16896	; 0x4200
    34e4:	02006606 	andeq	r6, r0, #6291456	; 0x600000
    34e8:	004a0504 	subeq	r0, sl, r4, lsl #10
    34ec:	2e060402 	cdpcs	4, 0, cr0, cr6, cr2, {0}
    34f0:	04040200 	streq	r0, [r4], #-512	; 0x200
    34f4:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    34f8:	02006608 	andeq	r6, r0, #8388608	; 0x800000
    34fc:	03060804 	movweq	r0, #26628	; 0x6804
    3500:	003c00f2 	ldrshteq	r0, [ip], -r2
    3504:	03080402 	movweq	r0, #33794	; 0x8402
    3508:	00207f8e 	eoreq	r7, r0, lr, lsl #31
    350c:	06020402 	streq	r0, [r2], -r2, lsl #8
    3510:	04020074 	streq	r0, [r2], #-116	; 0x74
    3514:	02002e09 	andeq	r2, r0, #144	; 0x90
    3518:	03060904 	movweq	r0, #26884	; 0x6904
    351c:	004a00f2 	strdeq	r0, [sl], #-2
    3520:	03090402 	movweq	r0, #37890	; 0x9402
    3524:	00207f8e 	eoreq	r7, r0, lr, lsl #31
    3528:	03090402 	movweq	r0, #37890	; 0x9402
    352c:	005800f2 	ldrsheq	r0, [r8], #-2
    3530:	03090402 	movweq	r0, #37890	; 0x9402
    3534:	00207f8e 	eoreq	r7, r0, lr, lsl #31
    3538:	060d0402 	streq	r0, [sp], -r2, lsl #8
    353c:	04020066 	streq	r0, [r2], #-102	; 0x66
    3540:	02003c0f 	andeq	r3, r0, #3840	; 0xf00
    3544:	002e1004 	eoreq	r1, lr, r4
    3548:	4a0e0402 	bmi	384558 <__Stack_Size+0x384158>
    354c:	12040200 	andne	r0, r4, #0
    3550:	00090258 	andeq	r0, r9, r8, asr r2
    3554:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3558:	00000002 	andeq	r0, r0, r2
    355c:	05830300 	streq	r0, [r3, #768]	; 0x300
    3560:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    3564:	2e060104 	adfcss	f0, f6, f4
    3568:	01040200 	mrseq	r0, R12_usr
    356c:	00e60306 	rsceq	r0, r6, r6, lsl #6
    3570:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3574:	7f9a0301 	svcvc	0x009a0301
    3578:	04020020 	streq	r0, [r2], #-32
    357c:	00740603 	rsbseq	r0, r4, r3, lsl #12
    3580:	3c050402 	cfstrscc	mvf0, [r5], {2}
    3584:	06040200 	streq	r0, [r4], -r0, lsl #4
    3588:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    358c:	02004a04 	andeq	r4, r0, #16384	; 0x4000
    3590:	00580804 	subseq	r0, r8, r4, lsl #16
    3594:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    3598:	09040200 	stmdbeq	r4, {r9}
    359c:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    35a0:	e6030609 	str	r0, [r3], -r9, lsl #12
    35a4:	02002e00 	andeq	r2, r0, #0
    35a8:	9a030904 	bls	c59c0 <__Stack_Size+0xc55c0>
    35ac:	0b02207f 	bleq	8b7b0 <__Stack_Size+0x8b3b0>
    35b0:	00010100 	andeq	r0, r1, r0, lsl #2
    35b4:	00000205 	andeq	r0, r0, r5, lsl #4
    35b8:	8f030000 	svchi	0x00030000
    35bc:	00130105 	andseq	r0, r3, r5, lsl #2
    35c0:	06010402 	streq	r0, [r1], -r2, lsl #8
    35c4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    35c8:	da030601 	ble	c4dd4 <__Stack_Size+0xc49d4>
    35cc:	02002e00 	andeq	r2, r0, #0
    35d0:	a6030104 	strge	r0, [r3], -r4, lsl #2
    35d4:	0200207f 	andeq	r2, r0, #127	; 0x7f
    35d8:	74060304 	strvc	r0, [r6], #-772	; 0x304
    35dc:	05040200 	streq	r0, [r4, #-512]	; 0x200
    35e0:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    35e4:	02002e06 	andeq	r2, r0, #96	; 0x60
    35e8:	004a0404 	subeq	r0, sl, r4, lsl #8
    35ec:	58080402 	stmdapl	r8, {r1, sl}
    35f0:	02040200 	andeq	r0, r4, #0
    35f4:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    35f8:	02002e09 	andeq	r2, r0, #144	; 0x90
    35fc:	03060904 	movweq	r0, #26884	; 0x6904
    3600:	002e00da 	ldrdeq	r0, [lr], -sl	; <UNPREDICTABLE>
    3604:	03090402 	movweq	r0, #37890	; 0x9402
    3608:	02207fa6 	eoreq	r7, r0, #664	; 0x298
    360c:	0101000b 	tsteq	r1, fp
    3610:	00020500 	andeq	r0, r2, r0, lsl #10
    3614:	03000000 	movweq	r0, #0
    3618:	1301059b 	movwne	r0, #5531	; 0x159b
    361c:	3c00ce03 	stccc	14, cr12, [r0], {3}
    3620:	207fb203 	rsbscs	fp, pc, r3, lsl #4
    3624:	00060267 	andeq	r0, r6, r7, ror #4
    3628:	05000101 	streq	r0, [r0, #-257]	; 0x101
    362c:	00000002 	andeq	r0, r0, r2
    3630:	05a70300 	streq	r0, [r7, #768]!	; 0x300
    3634:	c2031301 	andgt	r1, r3, #67108864	; 0x4000000
    3638:	be033c00 	cdplt	12, 0, cr3, cr3, cr0, {0}
    363c:	0267207f 	rsbeq	r2, r7, #127	; 0x7f
    3640:	01010006 	tsteq	r1, r6
    3644:	00020500 	andeq	r0, r2, r0, lsl #10
    3648:	03000000 	movweq	r0, #0
    364c:	130105b3 	movwne	r0, #5555	; 0x15b3
    3650:	033c3603 	teqeq	ip, #3145728	; 0x300000
    3654:	0384204a 	orreq	r2, r4, #74	; 0x4a
    3658:	4c032e34 	stcmi	14, cr2, [r3], {52}	; 0x34
    365c:	25485920 	strbcs	r5, [r8, #-2336]	; 0x920
    3660:	01000702 	tsteq	r0, r2, lsl #14
    3664:	02050001 	andeq	r0, r5, #1
    3668:	00000000 	andeq	r0, r0, r0
    366c:	0105c403 	tsteq	r5, r3, lsl #8
    3670:	30d83013 	sbcscc	r3, r8, r3, lsl r0
    3674:	01000f02 	tsteq	r0, r2, lsl #30
    3678:	02050001 	andeq	r0, r5, #1
    367c:	00000000 	andeq	r0, r0, r0
    3680:	0105d703 	tsteq	r5, r3, lsl #14
    3684:	00030216 	andeq	r0, r3, r6, lsl r2
    3688:	05000101 	streq	r0, [r0, #-257]	; 0x101
    368c:	0024e402 	eoreq	lr, r4, r2, lsl #8
    3690:	05e40308 	strbeq	r0, [r4, #776]!	; 0x308
    3694:	02301601 	eorseq	r1, r0, #1048576	; 0x100000
    3698:	01010003 	tsteq	r1, r3
    369c:	000000bd 	strheq	r0, [r0], -sp
    36a0:	00870002 	addeq	r0, r7, r2
    36a4:	01020000 	mrseq	r0, (UNDEF: 2)
    36a8:	000d0efb 	strdeq	r0, [sp], -fp
    36ac:	01010101 	tsteq	r1, r1, lsl #2
    36b0:	01000000 	mrseq	r0, (UNDEF: 0)
    36b4:	6c010000 	stcvs	0, cr0, [r1], {-0}
    36b8:	552f6269 	strpl	r6, [pc, #-617]!	; 3457 <__Stack_Size+0x3057>
    36bc:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    36c0:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    36c4:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    36c8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    36cc:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    36d0:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    36d4:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    36d8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    36dc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    36e0:	73750000 	cmnvc	r5, #0
    36e4:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    36e8:	00632e6c 	rsbeq	r2, r3, ip, ror #28
    36ec:	73000001 	movwvc	r0, #1
    36f0:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    36f4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    36f8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    36fc:	00682e65 	rsbeq	r2, r8, r5, ror #28
    3700:	75000002 	strvc	r0, [r0, #-2]
    3704:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
    3708:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
    370c:	00030068 	andeq	r0, r3, r8, rrx
    3710:	62737500 	rsbsvs	r7, r3, #0
    3714:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    3718:	00682e74 	rsbeq	r2, r8, r4, ror lr
    371c:	75000003 	strvc	r0, [r0, #-3]
    3720:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 355c <__Stack_Size+0x315c>
    3724:	682e6d65 	stmdavs	lr!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}
    3728:	00000300 	andeq	r0, r0, r0, lsl #6
    372c:	02050000 	andeq	r0, r5, #0
    3730:	080024f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp}
    3734:	17012303 	strne	r2, [r1, -r3, lsl #6]
    3738:	3e1e223d 	mrccc	2, 0, r2, cr14, cr13, {1}
    373c:	02200a03 	eoreq	r0, r0, #12288	; 0x3000
    3740:	01010007 	tsteq	r1, r7
    3744:	10020500 	andne	r0, r2, r0, lsl #10
    3748:	03080025 	movweq	r0, #32805	; 0x8025
    374c:	260100df 			; <UNDEFINED> instruction: 0x260100df
    3750:	263c7a03 	ldrtcs	r7, [ip], -r3, lsl #20
    3754:	8213033f 	andshi	r0, r3, #-67108864	; 0xfc000000
    3758:	01000202 	tsteq	r0, r2, lsl #4
    375c:	00010e01 	andeq	r0, r1, r1, lsl #28
    3760:	88000200 	stmdahi	r0, {r9}
    3764:	02000000 	andeq	r0, r0, #0
    3768:	0d0efb01 	vstreq	d15, [lr, #-4]
    376c:	01010100 	mrseq	r0, (UNDEF: 17)
    3770:	00000001 	andeq	r0, r0, r1
    3774:	01000001 	tsteq	r0, r1
    3778:	2f62696c 	svccs	0x0062696c
    377c:	5f425355 	svcpl	0x00425355
    3780:	2f62696c 	svccs	0x0062696c
    3784:	00637273 	rsbeq	r7, r3, r3, ror r2
    3788:	2f62696c 	svccs	0x0062696c
    378c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    3790:	696c2f2e 	stmdbvs	ip!, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
    3794:	53552f62 	cmppl	r5, #392	; 0x188
    3798:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    379c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    37a0:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    37a4:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    37a8:	632e746e 	teqvs	lr, #1845493760	; 0x6e000000
    37ac:	00000100 	andeq	r0, r0, r0, lsl #2
    37b0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    37b4:	30316632 	eorscc	r6, r1, r2, lsr r6
    37b8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    37bc:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    37c0:	00000200 	andeq	r0, r0, r0, lsl #4
    37c4:	5f627375 	svcpl	0x00627375
    37c8:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    37cc:	0300682e 	movweq	r6, #2094	; 0x82e
    37d0:	73750000 	cmnvc	r5, #0
    37d4:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    37d8:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    37dc:	00000300 	andeq	r0, r0, r0, lsl #6
    37e0:	5f627375 	svcpl	0x00627375
    37e4:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    37e8:	0300682e 	movweq	r6, #2094	; 0x82e
    37ec:	00000000 	andeq	r0, r0, r0
    37f0:	25340205 	ldrcs	r0, [r4, #-517]!	; 0x205
    37f4:	2a030800 	bcs	c57fc <__Stack_Size+0xc53fc>
    37f8:	02002101 	andeq	r2, r0, #1073741824	; 0x40000000
    37fc:	853e0104 	ldrhi	r0, [lr, #-260]!	; 0x104
    3800:	2e0a0359 	mcrcs	3, 0, r0, cr10, cr9, {2}
    3804:	2c225959 	stccs	9, cr5, [r2], #-356	; 0xfffffe9c
    3808:	5960b03e 	stmdbpl	r0!, {r1, r2, r3, r4, r5, ip, sp, pc}^
    380c:	4c3c0e03 	ldcmi	14, cr0, [ip], #-12
    3810:	5a435968 	bpl	10d9db8 <__Stack_Size+0x10d99b8>
    3814:	02003159 	andeq	r3, r0, #1073741846	; 0x40000016
    3818:	90060104 	andls	r0, r6, r4, lsl #2
    381c:	02040200 	andeq	r0, r4, #0
    3820:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3824:	02006603 	andeq	r6, r0, #3145728	; 0x300000
    3828:	002e0404 	eoreq	r0, lr, r4, lsl #8
    382c:	66050402 	strvs	r0, [r5], -r2, lsl #8
    3830:	06040200 	streq	r0, [r4], -r0, lsl #4
    3834:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3838:	02005807 	andeq	r5, r0, #458752	; 0x70000
    383c:	002e0804 	eoreq	r0, lr, r4, lsl #16
    3840:	06080402 	streq	r0, [r8], -r2, lsl #8
    3844:	20090367 	andcs	r0, r9, r7, ror #6
    3848:	5c5b5b91 	mrrcpl	11, 9, r5, fp, cr1
    384c:	026cbd85 	rsbeq	fp, ip, #8512	; 0x2140
    3850:	01010012 	tsteq	r1, r2, lsl r0
    3854:	00020500 	andeq	r0, r2, r0, lsl #10
    3858:	03000000 	movweq	r0, #0
    385c:	23010198 	movwcs	r0, #4504	; 0x1198
    3860:	3a4c3e76 	bcc	1313240 <__Stack_Size+0x1312e40>
    3864:	5b313d22 	blpl	c52cf4 <__Stack_Size+0xc528f4>
    3868:	085b313f 	ldmdaeq	fp, {r0, r1, r2, r3, r4, r5, r8, ip, sp}^
    386c:	Address 0x000000000000386c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0000001c 	andeq	r0, r0, ip, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004c 	andeq	r0, r0, ip, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	80180e41 	andshi	r0, r8, r1, asr #28
      54:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
      58:	84038304 	strhi	r8, [r3], #-772	; 0x304
      5c:	00018e02 	andeq	r8, r1, r2, lsl #28
      60:	0000000c 	andeq	r0, r0, ip
	...
      6c:	00000014 	andeq	r0, r0, r4, lsl r0
      70:	0000000c 	andeq	r0, r0, ip
	...
      7c:	00000030 	andeq	r0, r0, r0, lsr r0
      80:	00000014 	andeq	r0, r0, r4, lsl r0
      84:	00000000 	andeq	r0, r0, r0
      88:	08000224 	stmdaeq	r0, {r2, r5, r9}
      8c:	00000028 	andeq	r0, r0, r8, lsr #32
      90:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      94:	00018e02 	andeq	r8, r1, r2, lsl #28
      98:	00000018 	andeq	r0, r0, r8, lsl r0
	...
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	00000042 	andeq	r0, r0, r2, asr #32
      a8:	83100e41 	tsthi	r0, #1040	; 0x410
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      break; 
      
    default:
      break;
  }
}
      b0:	00018e02 	andeq	r8, r1, r2, lsl #28
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      b8:	00000000 	andeq	r0, r0, r0
      bc:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000014 	andeq	r0, r0, r4, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
      d8:	00000030 	andeq	r0, r0, r0, lsr r0
      dc:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
      e0:	00018e02 	andeq	r8, r1, r2, lsl #28
      e4:	00000014 	andeq	r0, r0, r4, lsl r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
      f0:	00000014 	andeq	r0, r0, r4, lsl r0
      f4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      f8:	00018e02 	andeq	r8, r1, r2, lsl #28
      fc:	00000014 	andeq	r0, r0, r4, lsl r0
     100:	00000000 	andeq	r0, r0, r0
     104:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
     108:	00000014 	andeq	r0, r0, r4, lsl r0
     10c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     110:	00018e02 	andeq	r8, r1, r2, lsl #28
     114:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     120:	00000042 	andeq	r0, r0, r2, asr #32
     124:	83100e41 	tsthi	r0, #1040	; 0x410
     128:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     12c:	00018e02 	andeq	r8, r1, r2, lsl #28
     130:	00000014 	andeq	r0, r0, r4, lsl r0
     134:	00000000 	andeq	r0, r0, r0
     138:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     13c:	00000012 	andeq	r0, r0, r2, lsl r0
     140:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     144:	00018e02 	andeq	r8, r1, r2, lsl #28
     148:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     154:	00000030 	andeq	r0, r0, r0, lsr r0
     158:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
     15c:	00018e02 	andeq	r8, r1, r2, lsl #28
     160:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     16c:	00000014 	andeq	r0, r0, r4, lsl r0
     170:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     174:	00018e02 	andeq	r8, r1, r2, lsl #28
     178:	00000014 	andeq	r0, r0, r4, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	00018e02 	andeq	r8, r1, r2, lsl #28
     190:	0000000c 	andeq	r0, r0, ip
	...
     19c:	00000020 	andeq	r0, r0, r0, lsr #32
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	080002c8 	stmdaeq	r0, {r3, r6, r7, r9}
     1ac:	0000002c 	andeq	r0, r0, ip, lsr #32
     1b0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1b4:	00018e02 	andeq	r8, r1, r2, lsl #28
     1b8:	00000018 	andeq	r0, r0, r8, lsl r0
     1bc:	00000000 	andeq	r0, r0, r0
     1c0:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     1c4:	00000034 	andeq	r0, r0, r4, lsr r0
     1c8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1cc:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1d0:	00000001 	andeq	r0, r0, r1
     1d4:	00000014 	andeq	r0, r0, r4, lsl r0
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
     1e0:	0000001a 	andeq	r0, r0, sl, lsl r0
     1e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     1ec:	00000018 	andeq	r0, r0, r8, lsl r0
     1f0:	00000000 	andeq	r0, r0, r0
     1f4:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     1f8:	000000b8 	strheq	r0, [r0], -r8
     1fc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     200:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     204:	200e4101 	andcs	r4, lr, r1, lsl #2
     208:	00000020 	andeq	r0, r0, r0, lsr #32
     20c:	00000000 	andeq	r0, r0, r0
     210:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     214:	000003d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     218:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xe42
     21c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     220:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     224:	42018e02 	andmi	r8, r1, #32
     228:	0000380e 	andeq	r3, r0, lr, lsl #16
     22c:	00000014 	andeq	r0, r0, r4, lsl r0
     230:	00000000 	andeq	r0, r0, r0
     234:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
     238:	0000008c 	andeq	r0, r0, ip, lsl #1
     23c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     240:	00018e02 	andeq	r8, r1, r2, lsl #28
     244:	00000024 	andeq	r0, r0, r4, lsr #32
     248:	00000000 	andeq	r0, r0, r0
     24c:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     250:	00000144 	andeq	r0, r0, r4, asr #2
     254:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     258:	86088509 	strhi	r8, [r8], -r9, lsl #10
     25c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     260:	8a048905 	bhi	12267c <__Stack_Size+0x12227c>
     264:	8e028b03 	vmlahi.f64	d8, d2, d3
     268:	380e4201 	stmdacc	lr, {r0, r9, lr}
     26c:	0000001c 	andeq	r0, r0, ip, lsl r0
     270:	00000000 	andeq	r0, r0, r0
     274:	0800099c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp}
     278:	0000007a 	andeq	r0, r0, sl, ror r0
     27c:	80180e41 	andshi	r0, r8, r1, asr #28
     280:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     284:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     288:	00018e02 	andeq	r8, r1, r2, lsl #28
     28c:	00000018 	andeq	r0, r0, r8, lsl r0
     290:	00000000 	andeq	r0, r0, r0
     294:	08000a18 	stmdaeq	r0, {r3, r4, r9, fp}
     298:	000000c8 	andeq	r0, r0, r8, asr #1
     29c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     2a0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2a4:	00018e02 	andeq	r8, r1, r2, lsl #28
     2a8:	0000000c 	andeq	r0, r0, ip
     2ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2b8:	0000000c 	andeq	r0, r0, ip
     2bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2c0:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
     2c4:	00000002 	andeq	r0, r0, r2
     2c8:	0000000c 	andeq	r0, r0, ip
     2cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2d0:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
     2d4:	00000002 	andeq	r0, r0, r2
     2d8:	0000000c 	andeq	r0, r0, ip
     2dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     2e0:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
     2e4:	00000002 	andeq	r0, r0, r2
     2e8:	0000000c 	andeq	r0, r0, ip
     2ec:	000002a8 	andeq	r0, r0, r8, lsr #5
     2f0:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
     2f4:	00000002 	andeq	r0, r0, r2
     2f8:	0000000c 	andeq	r0, r0, ip
     2fc:	000002a8 	andeq	r0, r0, r8, lsr #5
     300:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
     304:	00000002 	andeq	r0, r0, r2
     308:	0000000c 	andeq	r0, r0, ip
     30c:	000002a8 	andeq	r0, r0, r8, lsr #5
     310:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
     314:	00000002 	andeq	r0, r0, r2
     318:	0000000c 	andeq	r0, r0, ip
     31c:	000002a8 	andeq	r0, r0, r8, lsr #5
     320:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
     324:	00000002 	andeq	r0, r0, r2
     328:	0000000c 	andeq	r0, r0, ip
     32c:	000002a8 	andeq	r0, r0, r8, lsr #5
     330:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
     334:	00000002 	andeq	r0, r0, r2
     338:	0000000c 	andeq	r0, r0, ip
     33c:	000002a8 	andeq	r0, r0, r8, lsr #5
     340:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
     344:	00000014 	andeq	r0, r0, r4, lsl r0
     348:	0000000c 	andeq	r0, r0, ip
     34c:	000002a8 	andeq	r0, r0, r8, lsr #5
     350:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
     354:	00000002 	andeq	r0, r0, r2
     358:	0000000c 	andeq	r0, r0, ip
     35c:	000002a8 	andeq	r0, r0, r8, lsr #5
     360:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
     364:	00000002 	andeq	r0, r0, r2
     368:	0000000c 	andeq	r0, r0, ip
     36c:	000002a8 	andeq	r0, r0, r8, lsr #5
     370:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
     374:	00000002 	andeq	r0, r0, r2
     378:	0000000c 	andeq	r0, r0, ip
     37c:	000002a8 	andeq	r0, r0, r8, lsr #5
     380:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
     384:	00000002 	andeq	r0, r0, r2
     388:	0000000c 	andeq	r0, r0, ip
     38c:	000002a8 	andeq	r0, r0, r8, lsr #5
     390:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
     394:	00000002 	andeq	r0, r0, r2
     398:	0000000c 	andeq	r0, r0, ip
     39c:	000002a8 	andeq	r0, r0, r8, lsr #5
     3a0:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
     3a4:	00000002 	andeq	r0, r0, r2
     3a8:	0000000c 	andeq	r0, r0, ip
     3ac:	000002a8 	andeq	r0, r0, r8, lsr #5
     3b0:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
     3b4:	00000002 	andeq	r0, r0, r2
     3b8:	0000000c 	andeq	r0, r0, ip
     3bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     3c0:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
     3c4:	00000002 	andeq	r0, r0, r2
     3c8:	0000000c 	andeq	r0, r0, ip
     3cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     3d0:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     3d4:	00000002 	andeq	r0, r0, r2
     3d8:	0000000c 	andeq	r0, r0, ip
     3dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     3e0:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     3e4:	00000002 	andeq	r0, r0, r2
     3e8:	0000000c 	andeq	r0, r0, ip
     3ec:	000002a8 	andeq	r0, r0, r8, lsr #5
     3f0:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     3f4:	00000002 	andeq	r0, r0, r2
     3f8:	0000000c 	andeq	r0, r0, ip
     3fc:	000002a8 	andeq	r0, r0, r8, lsr #5
     400:	00000000 	andeq	r0, r0, r0
     404:	00000002 	andeq	r0, r0, r2
     408:	0000000c 	andeq	r0, r0, ip
     40c:	000002a8 	andeq	r0, r0, r8, lsr #5
     410:	00000000 	andeq	r0, r0, r0
     414:	00000002 	andeq	r0, r0, r2
     418:	0000000c 	andeq	r0, r0, ip
     41c:	000002a8 	andeq	r0, r0, r8, lsr #5
     420:	00000000 	andeq	r0, r0, r0
     424:	00000002 	andeq	r0, r0, r2
     428:	0000000c 	andeq	r0, r0, ip
     42c:	000002a8 	andeq	r0, r0, r8, lsr #5
     430:	00000000 	andeq	r0, r0, r0
     434:	00000002 	andeq	r0, r0, r2
     438:	0000000c 	andeq	r0, r0, ip
     43c:	000002a8 	andeq	r0, r0, r8, lsr #5
     440:	00000000 	andeq	r0, r0, r0
     444:	00000002 	andeq	r0, r0, r2
     448:	0000000c 	andeq	r0, r0, ip
     44c:	000002a8 	andeq	r0, r0, r8, lsr #5
     450:	00000000 	andeq	r0, r0, r0
     454:	00000002 	andeq	r0, r0, r2
     458:	0000000c 	andeq	r0, r0, ip
     45c:	000002a8 	andeq	r0, r0, r8, lsr #5
     460:	00000000 	andeq	r0, r0, r0
     464:	00000002 	andeq	r0, r0, r2
     468:	0000000c 	andeq	r0, r0, ip
     46c:	000002a8 	andeq	r0, r0, r8, lsr #5
     470:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     474:	00000002 	andeq	r0, r0, r2
     478:	0000000c 	andeq	r0, r0, ip
     47c:	000002a8 	andeq	r0, r0, r8, lsr #5
     480:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     484:	00000002 	andeq	r0, r0, r2
     488:	0000000c 	andeq	r0, r0, ip
     48c:	000002a8 	andeq	r0, r0, r8, lsr #5
     490:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     494:	00000004 	andeq	r0, r0, r4
     498:	0000000c 	andeq	r0, r0, ip
     49c:	000002a8 	andeq	r0, r0, r8, lsr #5
     4a0:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     4a4:	00000002 	andeq	r0, r0, r2
     4a8:	0000000c 	andeq	r0, r0, ip
     4ac:	000002a8 	andeq	r0, r0, r8, lsr #5
     4b0:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     4b4:	00000002 	andeq	r0, r0, r2
     4b8:	0000000c 	andeq	r0, r0, ip
     4bc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4c0:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
     4c4:	00000002 	andeq	r0, r0, r2
     4c8:	0000000c 	andeq	r0, r0, ip
     4cc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4d0:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
     4d4:	00000002 	andeq	r0, r0, r2
     4d8:	0000000c 	andeq	r0, r0, ip
     4dc:	000002a8 	andeq	r0, r0, r8, lsr #5
     4e0:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
     4e4:	00000002 	andeq	r0, r0, r2
     4e8:	0000000c 	andeq	r0, r0, ip
     4ec:	000002a8 	andeq	r0, r0, r8, lsr #5
     4f0:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
     4f4:	00000002 	andeq	r0, r0, r2
     4f8:	0000000c 	andeq	r0, r0, ip
     4fc:	000002a8 	andeq	r0, r0, r8, lsr #5
     500:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
     504:	00000002 	andeq	r0, r0, r2
     508:	00000014 	andeq	r0, r0, r4, lsl r0
     50c:	000002a8 	andeq	r0, r0, r8, lsr #5
     510:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     514:	00000014 	andeq	r0, r0, r4, lsl r0
     518:	83080e41 	movwhi	r0, #36417	; 0x8e41
     51c:	00018e02 	andeq	r8, r1, r2, lsl #28
     520:	0000000c 	andeq	r0, r0, ip
     524:	000002a8 	andeq	r0, r0, r8, lsr #5
     528:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
     52c:	00000002 	andeq	r0, r0, r2
     530:	0000000c 	andeq	r0, r0, ip
     534:	000002a8 	andeq	r0, r0, r8, lsr #5
     538:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
     53c:	00000002 	andeq	r0, r0, r2
     540:	0000000c 	andeq	r0, r0, ip
     544:	000002a8 	andeq	r0, r0, r8, lsr #5
     548:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
     54c:	00000002 	andeq	r0, r0, r2
     550:	0000000c 	andeq	r0, r0, ip
     554:	000002a8 	andeq	r0, r0, r8, lsr #5
     558:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
     55c:	00000002 	andeq	r0, r0, r2
     560:	0000000c 	andeq	r0, r0, ip
     564:	000002a8 	andeq	r0, r0, r8, lsr #5
     568:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     56c:	00000002 	andeq	r0, r0, r2
     570:	0000000c 	andeq	r0, r0, ip
     574:	000002a8 	andeq	r0, r0, r8, lsr #5
     578:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
     57c:	00000002 	andeq	r0, r0, r2
     580:	0000000c 	andeq	r0, r0, ip
     584:	000002a8 	andeq	r0, r0, r8, lsr #5
     588:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
     58c:	00000002 	andeq	r0, r0, r2
     590:	0000000c 	andeq	r0, r0, ip
     594:	000002a8 	andeq	r0, r0, r8, lsr #5
     598:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
     59c:	00000002 	andeq	r0, r0, r2
     5a0:	00000018 	andeq	r0, r0, r8, lsl r0
     5a4:	000002a8 	andeq	r0, r0, r8, lsr #5
     5a8:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
     5ac:	00000034 	andeq	r0, r0, r4, lsr r0
     5b0:	83100e41 	tsthi	r0, #1040	; 0x410
     5b4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     5b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5bc:	0000001c 	andeq	r0, r0, ip, lsl r0
     5c0:	000002a8 	andeq	r0, r0, r8, lsr #5
     5c4:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
     5c8:	0000003c 	andeq	r0, r0, ip, lsr r0
     5cc:	83180e41 	tsthi	r8, #1040	; 0x410
     5d0:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     5d4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     5d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     5dc:	0000000c 	andeq	r0, r0, ip
     5e0:	000002a8 	andeq	r0, r0, r8, lsr #5
     5e4:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
     5e8:	00000002 	andeq	r0, r0, r2
     5ec:	0000000c 	andeq	r0, r0, ip
     5f0:	000002a8 	andeq	r0, r0, r8, lsr #5
     5f4:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
     5f8:	00000002 	andeq	r0, r0, r2
     5fc:	0000000c 	andeq	r0, r0, ip
     600:	000002a8 	andeq	r0, r0, r8, lsr #5
     604:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
     608:	00000002 	andeq	r0, r0, r2
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000002a8 	andeq	r0, r0, r8, lsr #5
     614:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	000002a8 	andeq	r0, r0, r8, lsr #5
     624:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	000002a8 	andeq	r0, r0, r8, lsr #5
     634:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	000002a8 	andeq	r0, r0, r8, lsr #5
     644:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	000002a8 	andeq	r0, r0, r8, lsr #5
     654:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	000002a8 	andeq	r0, r0, r8, lsr #5
     664:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	000002a8 	andeq	r0, r0, r8, lsr #5
     674:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	000002a8 	andeq	r0, r0, r8, lsr #5
     684:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	000002a8 	andeq	r0, r0, r8, lsr #5
     694:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6a4:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6b4:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6c4:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6d4:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6e4:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000002a8 	andeq	r0, r0, r8, lsr #5
     6f4:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	000002a8 	andeq	r0, r0, r8, lsr #5
     704:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	000002a8 	andeq	r0, r0, r8, lsr #5
     714:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
     718:	00000002 	andeq	r0, r0, r2
     71c:	0000000c 	andeq	r0, r0, ip
     720:	000002a8 	andeq	r0, r0, r8, lsr #5
     724:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
     728:	00000002 	andeq	r0, r0, r2
     72c:	0000000c 	andeq	r0, r0, ip
     730:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     734:	7c020001 	stcvc	0, cr0, [r2], {1}
     738:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     73c:	0000000c 	andeq	r0, r0, ip
     740:	0000072c 	andeq	r0, r0, ip, lsr #14
     744:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
     748:	0000000c 	andeq	r0, r0, ip
     74c:	00000024 	andeq	r0, r0, r4, lsr #32
     750:	0000072c 	andeq	r0, r0, ip, lsr #14
     754:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
     758:	00000100 	andeq	r0, r0, r0, lsl #2
     75c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     760:	86088509 	strhi	r8, [r8], -r9, lsl #10
     764:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     768:	8a048905 	bhi	122b84 <__Stack_Size+0x122784>
     76c:	8e028b03 	vmlahi.f64	d8, d2, d3
     770:	380e4401 	stmdacc	lr, {r0, sl, lr}
     774:	00000014 	andeq	r0, r0, r4, lsl r0
     778:	0000072c 	andeq	r0, r0, ip, lsr #14
     77c:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
     780:	0000005c 	andeq	r0, r0, ip, asr r0
     784:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     788:	00018e02 	andeq	r8, r1, r2, lsl #28
     78c:	0000000c 	andeq	r0, r0, ip
     790:	0000072c 	andeq	r0, r0, ip, lsr #14
     794:	00000000 	andeq	r0, r0, r0
     798:	00000024 	andeq	r0, r0, r4, lsr #32
     79c:	0000000c 	andeq	r0, r0, ip
     7a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7a4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7ac:	00000014 	andeq	r0, r0, r4, lsl r0
     7b0:	0000079c 	muleq	r0, ip, r7
     7b4:	08000d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp}
     7b8:	00000088 	andeq	r0, r0, r8, lsl #1
     7bc:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
     7c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c4:	0000000c 	andeq	r0, r0, ip
     7c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7cc:	7c020001 	stcvc	0, cr0, [r2], {1}
     7d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	000007c4 	andeq	r0, r0, r4, asr #15
     7dc:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
     7e0:	00000018 	andeq	r0, r0, r8, lsl r0
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	000007c4 	andeq	r0, r0, r4, asr #15
     7ec:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
     7f0:	0000000c 	andeq	r0, r0, ip
     7f4:	0000000c 	andeq	r0, r0, ip
     7f8:	000007c4 	andeq	r0, r0, r4, asr #15
     7fc:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
     800:	00000014 	andeq	r0, r0, r4, lsl r0
     804:	0000000c 	andeq	r0, r0, ip
     808:	000007c4 	andeq	r0, r0, r4, asr #15
     80c:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
     810:	00000002 	andeq	r0, r0, r2
     814:	00000014 	andeq	r0, r0, r4, lsl r0
     818:	000007c4 	andeq	r0, r0, r4, asr #15
     81c:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
     820:	0000005c 	andeq	r0, r0, ip, asr r0
     824:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     828:	00018e02 	andeq	r8, r1, r2, lsl #28
     82c:	0000000c 	andeq	r0, r0, ip
     830:	000007c4 	andeq	r0, r0, r4, asr #15
     834:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
     838:	00000024 	andeq	r0, r0, r4, lsr #32
     83c:	0000000c 	andeq	r0, r0, ip
     840:	000007c4 	andeq	r0, r0, r4, asr #15
     844:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
     848:	0000000e 	andeq	r0, r0, lr
     84c:	0000000c 	andeq	r0, r0, ip
     850:	000007c4 	andeq	r0, r0, r4, asr #15
     854:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
     858:	00000018 	andeq	r0, r0, r8, lsl r0
     85c:	0000000c 	andeq	r0, r0, ip
     860:	000007c4 	andeq	r0, r0, r4, asr #15
     864:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     868:	0000002c 	andeq	r0, r0, ip, lsr #32
     86c:	0000000c 	andeq	r0, r0, ip
     870:	000007c4 	andeq	r0, r0, r4, asr #15
     874:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
     878:	00000020 	andeq	r0, r0, r0, lsr #32
     87c:	0000000c 	andeq	r0, r0, ip
     880:	000007c4 	andeq	r0, r0, r4, asr #15
     884:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
     888:	0000000c 	andeq	r0, r0, ip
     88c:	0000000c 	andeq	r0, r0, ip
     890:	000007c4 	andeq	r0, r0, r4, asr #15
     894:	08000f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp}
     898:	0000000c 	andeq	r0, r0, ip
     89c:	00000014 	andeq	r0, r0, r4, lsl r0
     8a0:	000007c4 	andeq	r0, r0, r4, asr #15
     8a4:	08000f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp}
     8a8:	000000e0 	andeq	r0, r0, r0, ror #1
     8ac:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8b4:	00000014 	andeq	r0, r0, r4, lsl r0
     8b8:	000007c4 	andeq	r0, r0, r4, asr #15
     8bc:	08001008 	stmdaeq	r0, {r3, ip}
     8c0:	00000024 	andeq	r0, r0, r4, lsr #32
     8c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8c8:	00018e02 	andeq	r8, r1, r2, lsl #28
     8cc:	0000000c 	andeq	r0, r0, ip
     8d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8d4:	7c020001 	stcvc	0, cr0, [r2], {1}
     8d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8dc:	00000014 	andeq	r0, r0, r4, lsl r0
     8e0:	000008cc 	andeq	r0, r0, ip, asr #17
     8e4:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
     8e8:	0000002a 	andeq	r0, r0, sl, lsr #32
     8ec:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8f0:	00018e02 	andeq	r8, r1, r2, lsl #28
     8f4:	00000014 	andeq	r0, r0, r4, lsl r0
     8f8:	000008cc 	andeq	r0, r0, ip, asr #17
     8fc:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
     900:	00000038 	andeq	r0, r0, r8, lsr r0
     904:	83080e41 	movwhi	r0, #36417	; 0x8e41
     908:	00018e02 	andeq	r8, r1, r2, lsl #28
     90c:	0000000c 	andeq	r0, r0, ip
     910:	000008cc 	andeq	r0, r0, ip, asr #17
     914:	00000000 	andeq	r0, r0, r0
     918:	00000004 	andeq	r0, r0, r4
     91c:	0000000c 	andeq	r0, r0, ip
     920:	000008cc 	andeq	r0, r0, ip, asr #17
     924:	08001090 	stmdaeq	r0, {r4, r7, ip}
     928:	0000001c 	andeq	r0, r0, ip, lsl r0
     92c:	00000018 	andeq	r0, r0, r8, lsl r0
     930:	000008cc 	andeq	r0, r0, ip, asr #17
     934:	080010ac 	stmdaeq	r0, {r2, r3, r5, r7, ip}
     938:	00000024 	andeq	r0, r0, r4, lsr #32
     93c:	83100e41 	tsthi	r0, #1040	; 0x410
     940:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     944:	00018e02 	andeq	r8, r1, r2, lsl #28
     948:	0000000c 	andeq	r0, r0, ip
     94c:	000008cc 	andeq	r0, r0, ip, asr #17
     950:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
     954:	00000004 	andeq	r0, r0, r4
     958:	00000014 	andeq	r0, r0, r4, lsl r0
     95c:	000008cc 	andeq	r0, r0, ip, asr #17
     960:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
     964:	0000003c 	andeq	r0, r0, ip, lsr r0
     968:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     96c:	00018e02 	andeq	r8, r1, r2, lsl #28
     970:	00000018 	andeq	r0, r0, r8, lsl r0
     974:	000008cc 	andeq	r0, r0, ip, asr #17
     978:	08001110 	stmdaeq	r0, {r4, r8, ip}
     97c:	00000028 	andeq	r0, r0, r8, lsr #32
     980:	80100e41 	andshi	r0, r0, r1, asr #28
     984:	84038104 	strhi	r8, [r3], #-260	; 0x104
     988:	00018e02 	andeq	r8, r1, r2, lsl #28
     98c:	0000000c 	andeq	r0, r0, ip
     990:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     994:	7c020001 	stcvc	0, cr0, [r2], {1}
     998:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     99c:	0000000c 	andeq	r0, r0, ip
     9a0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9a4:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
     9a8:	00000018 	andeq	r0, r0, r8, lsl r0
     9ac:	0000000c 	andeq	r0, r0, ip
     9b0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9b4:	00000000 	andeq	r0, r0, r0
     9b8:	00000018 	andeq	r0, r0, r8, lsl r0
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9c4:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
     9c8:	00000018 	andeq	r0, r0, r8, lsl r0
     9cc:	0000000c 	andeq	r0, r0, ip
     9d0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9d4:	08001168 	stmdaeq	r0, {r3, r5, r6, r8, ip}
     9d8:	00000018 	andeq	r0, r0, r8, lsl r0
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9e4:	08001180 	stmdaeq	r0, {r7, r8, ip}
     9e8:	00000010 	andeq	r0, r0, r0, lsl r0
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	0000098c 	andeq	r0, r0, ip, lsl #19
     9f4:	00000000 	andeq	r0, r0, r0
     9f8:	0000000c 	andeq	r0, r0, ip
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	0000098c 	andeq	r0, r0, ip, lsl #19
     a04:	00000000 	andeq	r0, r0, r0
     a08:	0000000c 	andeq	r0, r0, ip
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	0000098c 	andeq	r0, r0, ip, lsl #19
     a14:	00000000 	andeq	r0, r0, r0
     a18:	00000010 	andeq	r0, r0, r0, lsl r0
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	0000098c 	andeq	r0, r0, ip, lsl #19
     a24:	00000000 	andeq	r0, r0, r0
     a28:	00000010 	andeq	r0, r0, r0, lsl r0
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	0000098c 	andeq	r0, r0, ip, lsl #19
     a34:	00000000 	andeq	r0, r0, r0
     a38:	00000018 	andeq	r0, r0, r8, lsl r0
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	0000098c 	andeq	r0, r0, ip, lsl #19
     a44:	00000000 	andeq	r0, r0, r0
     a48:	00000020 	andeq	r0, r0, r0, lsr #32
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	0000098c 	andeq	r0, r0, ip, lsl #19
     a54:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	0000000c 	andeq	r0, r0, ip
     a60:	0000098c 	andeq	r0, r0, ip, lsl #19
     a64:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
     a68:	00000028 	andeq	r0, r0, r8, lsr #32
     a6c:	00000018 	andeq	r0, r0, r8, lsl r0
     a70:	0000098c 	andeq	r0, r0, ip, lsl #19
     a74:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
     a78:	00000034 	andeq	r0, r0, r4, lsr r0
     a7c:	80100e41 	andshi	r0, r0, r1, asr #28
     a80:	84038104 	strhi	r8, [r3], #-260	; 0x104
     a84:	00018e02 	andeq	r8, r1, r2, lsl #28
     a88:	0000001c 	andeq	r0, r0, ip, lsl r0
     a8c:	0000098c 	andeq	r0, r0, ip, lsl #19
     a90:	00000000 	andeq	r0, r0, r0
     a94:	00000054 	andeq	r0, r0, r4, asr r0
     a98:	83180e41 	tsthi	r8, #1040	; 0x410
     a9c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     aa0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     aa4:	00018e02 	andeq	r8, r1, r2, lsl #28
     aa8:	00000018 	andeq	r0, r0, r8, lsl r0
     aac:	0000098c 	andeq	r0, r0, ip, lsl #19
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	00000090 	muleq	r0, r0, r0
     ab8:	83100e41 	tsthi	r0, #1040	; 0x410
     abc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ac0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ac4:	00000014 	andeq	r0, r0, r4, lsl r0
     ac8:	0000098c 	andeq	r0, r0, ip, lsl #19
     acc:	00000000 	andeq	r0, r0, r0
     ad0:	0000009c 	muleq	r0, ip, r0
     ad4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     ad8:	00018e02 	andeq	r8, r1, r2, lsl #28
     adc:	00000018 	andeq	r0, r0, r8, lsl r0
     ae0:	0000098c 	andeq	r0, r0, ip, lsl #19
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	00000044 	andeq	r0, r0, r4, asr #32
     aec:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     af0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     af4:	00018e02 	andeq	r8, r1, r2, lsl #28
     af8:	00000018 	andeq	r0, r0, r8, lsl r0
     afc:	0000098c 	andeq	r0, r0, ip, lsl #19
     b00:	00000000 	andeq	r0, r0, r0
     b04:	00000038 	andeq	r0, r0, r8, lsr r0
     b08:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b0c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b10:	00018e02 	andeq	r8, r1, r2, lsl #28
     b14:	00000018 	andeq	r0, r0, r8, lsl r0
     b18:	0000098c 	andeq	r0, r0, ip, lsl #19
     b1c:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
     b20:	0000004c 	andeq	r0, r0, ip, asr #32
     b24:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b28:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b2c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b30:	00000014 	andeq	r0, r0, r4, lsl r0
     b34:	0000098c 	andeq	r0, r0, ip, lsl #19
     b38:	00000000 	andeq	r0, r0, r0
     b3c:	00000074 	andeq	r0, r0, r4, ror r0
     b40:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b44:	00018e02 	andeq	r8, r1, r2, lsl #28
     b48:	00000014 	andeq	r0, r0, r4, lsl r0
     b4c:	0000098c 	andeq	r0, r0, ip, lsl #19
     b50:	00000000 	andeq	r0, r0, r0
     b54:	0000003c 	andeq	r0, r0, ip, lsr r0
     b58:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b5c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b60:	00000018 	andeq	r0, r0, r8, lsl r0
     b64:	0000098c 	andeq	r0, r0, ip, lsl #19
     b68:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
     b6c:	00000040 	andeq	r0, r0, r0, asr #32
     b70:	83100e41 	tsthi	r0, #1040	; 0x410
     b74:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     b78:	00018e02 	andeq	r8, r1, r2, lsl #28
     b7c:	0000000c 	andeq	r0, r0, ip
     b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b84:	7c020001 	stcvc	0, cr0, [r2], {1}
     b88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b8c:	0000000c 	andeq	r0, r0, ip
     b90:	00000b7c 	andeq	r0, r0, ip, ror fp
     b94:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
     b98:	0000000c 	andeq	r0, r0, ip
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	00000b7c 	andeq	r0, r0, ip, ror fp
     ba4:	08001290 	stmdaeq	r0, {r4, r7, r9, ip}
     ba8:	0000000c 	andeq	r0, r0, ip
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bb4:	0800129c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip}
     bb8:	0000000c 	andeq	r0, r0, ip
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bc4:	00000000 	andeq	r0, r0, r0
     bc8:	00000010 	andeq	r0, r0, r0, lsl r0
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	00000b7c 	andeq	r0, r0, ip, ror fp
     bd4:	00000000 	andeq	r0, r0, r0
     bd8:	00000010 	andeq	r0, r0, r0, lsl r0
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000b7c 	andeq	r0, r0, ip, ror fp
     be4:	00000000 	andeq	r0, r0, r0
     be8:	00000014 	andeq	r0, r0, r4, lsl r0
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bf4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bf8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bfc:	00000014 	andeq	r0, r0, r4, lsl r0
     c00:	00000bec 	andeq	r0, r0, ip, ror #23
     c04:	00000000 	andeq	r0, r0, r0
     c08:	000000a4 	andeq	r0, r0, r4, lsr #1
     c0c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c10:	00018e02 	andeq	r8, r1, r2, lsl #28
     c14:	00000014 	andeq	r0, r0, r4, lsl r0
     c18:	00000bec 	andeq	r0, r0, ip, ror #23
     c1c:	00000000 	andeq	r0, r0, r0
     c20:	00000016 	andeq	r0, r0, r6, lsl r0
     c24:	83080e43 	movwhi	r0, #36419	; 0x8e43
     c28:	00018e02 	andeq	r8, r1, r2, lsl #28
     c2c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c30:	00000bec 	andeq	r0, r0, ip, ror #23
     c34:	080012a8 	stmdaeq	r0, {r3, r5, r7, r9, ip}
     c38:	000000a0 	andeq	r0, r0, r0, lsr #1
     c3c:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     c40:	86048505 	strhi	r8, [r4], -r5, lsl #10
     c44:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     c48:	00000001 	andeq	r0, r0, r1
     c4c:	0000000c 	andeq	r0, r0, ip
     c50:	00000bec 	andeq	r0, r0, ip, ror #23
     c54:	00000000 	andeq	r0, r0, r0
     c58:	00000010 	andeq	r0, r0, r0, lsl r0
     c5c:	0000000c 	andeq	r0, r0, ip
     c60:	00000bec 	andeq	r0, r0, ip, ror #23
     c64:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
     c68:	0000000c 	andeq	r0, r0, ip
     c6c:	0000000c 	andeq	r0, r0, ip
     c70:	00000bec 	andeq	r0, r0, ip, ror #23
     c74:	00000000 	andeq	r0, r0, r0
     c78:	00000006 	andeq	r0, r0, r6
     c7c:	0000000c 	andeq	r0, r0, ip
     c80:	00000bec 	andeq	r0, r0, ip, ror #23
     c84:	00000000 	andeq	r0, r0, r0
     c88:	0000000c 	andeq	r0, r0, ip
     c8c:	0000000c 	andeq	r0, r0, ip
     c90:	00000bec 	andeq	r0, r0, ip, ror #23
     c94:	00000000 	andeq	r0, r0, r0
     c98:	00000006 	andeq	r0, r0, r6
     c9c:	0000000c 	andeq	r0, r0, ip
     ca0:	00000bec 	andeq	r0, r0, ip, ror #23
     ca4:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
     ca8:	00000004 	andeq	r0, r0, r4
     cac:	0000000c 	andeq	r0, r0, ip
     cb0:	00000bec 	andeq	r0, r0, ip, ror #23
     cb4:	08001358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip}
     cb8:	00000004 	andeq	r0, r0, r4
     cbc:	0000000c 	andeq	r0, r0, ip
     cc0:	00000bec 	andeq	r0, r0, ip, ror #23
     cc4:	00000000 	andeq	r0, r0, r0
     cc8:	0000000a 	andeq	r0, r0, sl
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	00000bec 	andeq	r0, r0, ip, ror #23
     cd4:	00000000 	andeq	r0, r0, r0
     cd8:	00000004 	andeq	r0, r0, r4
     cdc:	0000000c 	andeq	r0, r0, ip
     ce0:	00000bec 	andeq	r0, r0, ip, ror #23
     ce4:	00000000 	andeq	r0, r0, r0
     ce8:	00000010 	andeq	r0, r0, r0, lsl r0
     cec:	00000014 	andeq	r0, r0, r4, lsl r0
     cf0:	00000bec 	andeq	r0, r0, ip, ror #23
     cf4:	00000000 	andeq	r0, r0, r0
     cf8:	0000001c 	andeq	r0, r0, ip, lsl r0
     cfc:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     d00:	00018e02 	andeq	r8, r1, r2, lsl #28
     d04:	0000000c 	andeq	r0, r0, ip
     d08:	00000bec 	andeq	r0, r0, ip, ror #23
     d0c:	00000000 	andeq	r0, r0, r0
     d10:	0000000c 	andeq	r0, r0, ip
     d14:	00000018 	andeq	r0, r0, r8, lsl r0
     d18:	00000bec 	andeq	r0, r0, ip, ror #23
     d1c:	0800135c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip}
     d20:	00000058 	andeq	r0, r0, r8, asr r0
     d24:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d28:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d2c:	00000001 	andeq	r0, r0, r1
     d30:	00000018 	andeq	r0, r0, r8, lsl r0
     d34:	00000bec 	andeq	r0, r0, ip, ror #23
     d38:	00000000 	andeq	r0, r0, r0
     d3c:	00000034 	andeq	r0, r0, r4, lsr r0
     d40:	840c0e43 	strhi	r0, [ip], #-3651	; 0xe43
     d44:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d48:	00000001 	andeq	r0, r0, r1
     d4c:	0000000c 	andeq	r0, r0, ip
     d50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     d54:	7c020001 	stcvc	0, cr0, [r2], {1}
     d58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d5c:	0000000c 	andeq	r0, r0, ip
     d60:	00000d4c 	andeq	r0, r0, ip, asr #26
     d64:	00000000 	andeq	r0, r0, r0
     d68:	00000034 	andeq	r0, r0, r4, lsr r0
     d6c:	0000000c 	andeq	r0, r0, ip
     d70:	00000d4c 	andeq	r0, r0, ip, asr #26
     d74:	00000000 	andeq	r0, r0, r0
     d78:	00000030 	andeq	r0, r0, r0, lsr r0
     d7c:	0000000c 	andeq	r0, r0, ip
     d80:	00000d4c 	andeq	r0, r0, ip, asr #26
     d84:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
     d88:	00000014 	andeq	r0, r0, r4, lsl r0
     d8c:	00000018 	andeq	r0, r0, r8, lsl r0
     d90:	00000d4c 	andeq	r0, r0, ip, asr #26
     d94:	080013c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip}
     d98:	00000084 	andeq	r0, r0, r4, lsl #1
     d9c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     da0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     da4:	00018e02 	andeq	r8, r1, r2, lsl #28
     da8:	0000000c 	andeq	r0, r0, ip
     dac:	00000d4c 	andeq	r0, r0, ip, asr #26
     db0:	00000000 	andeq	r0, r0, r0
     db4:	0000000c 	andeq	r0, r0, ip
     db8:	0000000c 	andeq	r0, r0, ip
     dbc:	00000d4c 	andeq	r0, r0, ip, asr #26
     dc0:	00000000 	andeq	r0, r0, r0
     dc4:	00000004 	andeq	r0, r0, r4
     dc8:	0000000c 	andeq	r0, r0, ip
     dcc:	00000d4c 	andeq	r0, r0, ip, asr #26
     dd0:	00000000 	andeq	r0, r0, r0
     dd4:	00000004 	andeq	r0, r0, r4
     dd8:	0000000c 	andeq	r0, r0, ip
     ddc:	00000d4c 	andeq	r0, r0, ip, asr #26
     de0:	00000000 	andeq	r0, r0, r0
     de4:	00000004 	andeq	r0, r0, r4
     de8:	0000000c 	andeq	r0, r0, ip
     dec:	00000d4c 	andeq	r0, r0, ip, asr #26
     df0:	00000000 	andeq	r0, r0, r0
     df4:	00000004 	andeq	r0, r0, r4
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	00000d4c 	andeq	r0, r0, ip, asr #26
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00000006 	andeq	r0, r0, r6
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00000004 	andeq	r0, r0, r4
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e20:	00000000 	andeq	r0, r0, r0
     e24:	00000010 	andeq	r0, r0, r0, lsl r0
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e30:	00000000 	andeq	r0, r0, r0
     e34:	00000024 	andeq	r0, r0, r4, lsr #32
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e40:	00000000 	andeq	r0, r0, r0
     e44:	0000000c 	andeq	r0, r0, ip
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e50:	00000000 	andeq	r0, r0, r0
     e54:	0000001c 	andeq	r0, r0, ip, lsl r0
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00000010 	andeq	r0, r0, r0, lsl r0
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e70:	00000000 	andeq	r0, r0, r0
     e74:	00000024 	andeq	r0, r0, r4, lsr #32
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e80:	00000000 	andeq	r0, r0, r0
     e84:	0000000c 	andeq	r0, r0, ip
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000d4c 	andeq	r0, r0, ip, asr #26
     e90:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
     e94:	00000014 	andeq	r0, r0, r4, lsl r0
     e98:	00000014 	andeq	r0, r0, r4, lsl r0
     e9c:	00000d4c 	andeq	r0, r0, ip, asr #26
     ea0:	08001460 	stmdaeq	r0, {r5, r6, sl, ip}
     ea4:	00000018 	andeq	r0, r0, r8, lsl r0
     ea8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     eac:	00018e02 	andeq	r8, r1, r2, lsl #28
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000d4c 	andeq	r0, r0, ip, asr #26
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	00000010 	andeq	r0, r0, r0, lsl r0
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000d4c 	andeq	r0, r0, ip, asr #26
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	00000018 	andeq	r0, r0, r8, lsl r0
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	00000d4c 	andeq	r0, r0, ip, asr #26
     ed8:	00000000 	andeq	r0, r0, r0
     edc:	00000020 	andeq	r0, r0, r0, lsr #32
     ee0:	00000018 	andeq	r0, r0, r8, lsl r0
     ee4:	00000d4c 	andeq	r0, r0, ip, asr #26
     ee8:	00000000 	andeq	r0, r0, r0
     eec:	00000050 	andeq	r0, r0, r0, asr r0
     ef0:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     ef4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     ef8:	00018e02 	andeq	r8, r1, r2, lsl #28
     efc:	0000000c 	andeq	r0, r0, ip
     f00:	00000d4c 	andeq	r0, r0, ip, asr #26
     f04:	00000000 	andeq	r0, r0, r0
     f08:	0000001c 	andeq	r0, r0, ip, lsl r0
     f0c:	0000000c 	andeq	r0, r0, ip
     f10:	00000d4c 	andeq	r0, r0, ip, asr #26
     f14:	00000000 	andeq	r0, r0, r0
     f18:	00000018 	andeq	r0, r0, r8, lsl r0
     f1c:	0000000c 	andeq	r0, r0, ip
     f20:	00000d4c 	andeq	r0, r0, ip, asr #26
     f24:	00000000 	andeq	r0, r0, r0
     f28:	0000001c 	andeq	r0, r0, ip, lsl r0
     f2c:	0000000c 	andeq	r0, r0, ip
     f30:	00000d4c 	andeq	r0, r0, ip, asr #26
     f34:	00000000 	andeq	r0, r0, r0
     f38:	00000024 	andeq	r0, r0, r4, lsr #32
     f3c:	0000000c 	andeq	r0, r0, ip
     f40:	00000d4c 	andeq	r0, r0, ip, asr #26
     f44:	00000000 	andeq	r0, r0, r0
     f48:	00000030 	andeq	r0, r0, r0, lsr r0
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	00000d4c 	andeq	r0, r0, ip, asr #26
     f54:	00000000 	andeq	r0, r0, r0
     f58:	00000014 	andeq	r0, r0, r4, lsl r0
     f5c:	0000000c 	andeq	r0, r0, ip
     f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f64:	7c020001 	stcvc	0, cr0, [r2], {1}
     f68:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f6c:	0000000c 	andeq	r0, r0, ip
     f70:	00000f5c 	andeq	r0, r0, ip, asr pc
     f74:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
     f78:	0000003c 	andeq	r0, r0, ip, lsr r0
     f7c:	0000000c 	andeq	r0, r0, ip
     f80:	00000f5c 	andeq	r0, r0, ip, asr pc
     f84:	080014b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip}
     f88:	00000034 	andeq	r0, r0, r4, lsr r0
     f8c:	0000000c 	andeq	r0, r0, ip
     f90:	00000f5c 	andeq	r0, r0, ip, asr pc
     f94:	00000000 	andeq	r0, r0, r0
     f98:	00000014 	andeq	r0, r0, r4, lsl r0
     f9c:	0000000c 	andeq	r0, r0, ip
     fa0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fa4:	00000000 	andeq	r0, r0, r0
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	0000000c 	andeq	r0, r0, ip
     fb0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fb4:	080014e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip}
     fb8:	00000014 	andeq	r0, r0, r4, lsl r0
     fbc:	0000000c 	andeq	r0, r0, ip
     fc0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fc4:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	0000000c 	andeq	r0, r0, ip
     fd0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fd4:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
     fd8:	00000014 	andeq	r0, r0, r4, lsl r0
     fdc:	0000000c 	andeq	r0, r0, ip
     fe0:	00000f5c 	andeq	r0, r0, ip, asr pc
     fe4:	0800151c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip}
     fe8:	00000010 	andeq	r0, r0, r0, lsl r0
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	00000f5c 	andeq	r0, r0, ip, asr pc
     ff4:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
     ff8:	00000014 	andeq	r0, r0, r4, lsl r0
     ffc:	0000000c 	andeq	r0, r0, ip
    1000:	00000f5c 	andeq	r0, r0, ip, asr pc
    1004:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
    1008:	00000014 	andeq	r0, r0, r4, lsl r0
    100c:	0000000c 	andeq	r0, r0, ip
    1010:	00000f5c 	andeq	r0, r0, ip, asr pc
    1014:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
    1018:	00000014 	andeq	r0, r0, r4, lsl r0
    101c:	0000000c 	andeq	r0, r0, ip
    1020:	00000f5c 	andeq	r0, r0, ip, asr pc
    1024:	00000000 	andeq	r0, r0, r0
    1028:	00000018 	andeq	r0, r0, r8, lsl r0
    102c:	0000000c 	andeq	r0, r0, ip
    1030:	00000f5c 	andeq	r0, r0, ip, asr pc
    1034:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	0000000c 	andeq	r0, r0, ip
    1040:	00000f5c 	andeq	r0, r0, ip, asr pc
    1044:	00000000 	andeq	r0, r0, r0
    1048:	00000014 	andeq	r0, r0, r4, lsl r0
    104c:	0000000c 	andeq	r0, r0, ip
    1050:	00000f5c 	andeq	r0, r0, ip, asr pc
    1054:	00000000 	andeq	r0, r0, r0
    1058:	00000020 	andeq	r0, r0, r0, lsr #32
    105c:	0000000c 	andeq	r0, r0, ip
    1060:	00000f5c 	andeq	r0, r0, ip, asr pc
    1064:	00000000 	andeq	r0, r0, r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	0000000c 	andeq	r0, r0, ip
    1070:	00000f5c 	andeq	r0, r0, ip, asr pc
    1074:	00000000 	andeq	r0, r0, r0
    1078:	00000010 	andeq	r0, r0, r0, lsl r0
    107c:	0000000c 	andeq	r0, r0, ip
    1080:	00000f5c 	andeq	r0, r0, ip, asr pc
    1084:	00000000 	andeq	r0, r0, r0
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000014 	andeq	r0, r0, r4, lsl r0
    1090:	00000f5c 	andeq	r0, r0, ip, asr pc
    1094:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    1098:	00000088 	andeq	r0, r0, r8, lsl #1
    109c:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    10a4:	0000000c 	andeq	r0, r0, ip
    10a8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	00000018 	andeq	r0, r0, r8, lsl r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10bc:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
    10c0:	00000018 	andeq	r0, r0, r8, lsl r0
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10cc:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
    10d0:	00000018 	andeq	r0, r0, r8, lsl r0
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10dc:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
    10e0:	00000018 	andeq	r0, r0, r8, lsl r0
    10e4:	0000000c 	andeq	r0, r0, ip
    10e8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10ec:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
    10f0:	00000018 	andeq	r0, r0, r8, lsl r0
    10f4:	0000000c 	andeq	r0, r0, ip
    10f8:	00000f5c 	andeq	r0, r0, ip, asr pc
    10fc:	00000000 	andeq	r0, r0, r0
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	0000000c 	andeq	r0, r0, ip
    1108:	00000f5c 	andeq	r0, r0, ip, asr pc
    110c:	00000000 	andeq	r0, r0, r0
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	0000000c 	andeq	r0, r0, ip
    1118:	00000f5c 	andeq	r0, r0, ip, asr pc
    111c:	00000000 	andeq	r0, r0, r0
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	00000f5c 	andeq	r0, r0, ip, asr pc
    112c:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
    1130:	00000028 	andeq	r0, r0, r8, lsr #32
    1134:	00000018 	andeq	r0, r0, r8, lsl r0
    1138:	00000f5c 	andeq	r0, r0, ip, asr pc
    113c:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
    1140:	0000002a 	andeq	r0, r0, sl, lsr #32
    1144:	80100e41 	andshi	r0, r0, r1, asr #28
    1148:	82038104 	andhi	r8, r3, #1
    114c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	00000f5c 	andeq	r0, r0, ip, asr pc
    1158:	080016b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip}
    115c:	00000010 	andeq	r0, r0, r0, lsl r0
    1160:	0000000c 	andeq	r0, r0, ip
    1164:	00000f5c 	andeq	r0, r0, ip, asr pc
    1168:	00000000 	andeq	r0, r0, r0
    116c:	00000014 	andeq	r0, r0, r4, lsl r0
    1170:	0000000c 	andeq	r0, r0, ip
    1174:	00000f5c 	andeq	r0, r0, ip, asr pc
    1178:	00000000 	andeq	r0, r0, r0
    117c:	0000000c 	andeq	r0, r0, ip
    1180:	0000000c 	andeq	r0, r0, ip
    1184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1188:	7c020001 	stcvc	0, cr0, [r2], {1}
    118c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1190:	00000018 	andeq	r0, r0, r8, lsl r0
    1194:	00001180 	andeq	r1, r0, r0, lsl #3
    1198:	00000000 	andeq	r0, r0, r0
    119c:	00000032 	andeq	r0, r0, r2, lsr r0
    11a0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11a4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11a8:	00000001 	andeq	r0, r0, r1
    11ac:	00000018 	andeq	r0, r0, r8, lsl r0
    11b0:	00001180 	andeq	r1, r0, r0, lsl #3
    11b4:	00000000 	andeq	r0, r0, r0
    11b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    11bc:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11c0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11c4:	00000001 	andeq	r0, r0, r1
    11c8:	00000014 	andeq	r0, r0, r4, lsl r0
    11cc:	00001180 	andeq	r1, r0, r0, lsl #3
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	000000c8 	andeq	r0, r0, r8, asr #1
    11d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
    11dc:	00018e02 	andeq	r8, r1, r2, lsl #28
    11e0:	0000000c 	andeq	r0, r0, ip
    11e4:	00001180 	andeq	r1, r0, r0, lsl #3
    11e8:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
    11ec:	0000003c 	andeq	r0, r0, ip, lsr r0
    11f0:	00000018 	andeq	r0, r0, r8, lsl r0
    11f4:	00001180 	andeq	r1, r0, r0, lsl #3
    11f8:	00000000 	andeq	r0, r0, r0
    11fc:	00000074 	andeq	r0, r0, r4, ror r0
    1200:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1204:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1208:	00018e02 	andeq	r8, r1, r2, lsl #28
    120c:	00000018 	andeq	r0, r0, r8, lsl r0
    1210:	00001180 	andeq	r1, r0, r0, lsl #3
    1214:	00000000 	andeq	r0, r0, r0
    1218:	00000088 	andeq	r0, r0, r8, lsl #1
    121c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1220:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1224:	00000001 	andeq	r0, r0, r1
    1228:	00000018 	andeq	r0, r0, r8, lsl r0
    122c:	00001180 	andeq	r1, r0, r0, lsl #3
    1230:	00000000 	andeq	r0, r0, r0
    1234:	00000084 	andeq	r0, r0, r4, lsl #1
    1238:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    123c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1240:	00000001 	andeq	r0, r0, r1
    1244:	00000018 	andeq	r0, r0, r8, lsl r0
    1248:	00001180 	andeq	r1, r0, r0, lsl #3
    124c:	00000000 	andeq	r0, r0, r0
    1250:	00000068 	andeq	r0, r0, r8, rrx
    1254:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1258:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    125c:	00000001 	andeq	r0, r0, r1
    1260:	0000000c 	andeq	r0, r0, ip
    1264:	00001180 	andeq	r1, r0, r0, lsl #3
    1268:	00000000 	andeq	r0, r0, r0
    126c:	00000022 	andeq	r0, r0, r2, lsr #32
    1270:	0000000c 	andeq	r0, r0, ip
    1274:	00001180 	andeq	r1, r0, r0, lsl #3
    1278:	00000000 	andeq	r0, r0, r0
    127c:	00000012 	andeq	r0, r0, r2, lsl r0
    1280:	0000000c 	andeq	r0, r0, ip
    1284:	00001180 	andeq	r1, r0, r0, lsl #3
    1288:	00000000 	andeq	r0, r0, r0
    128c:	00000014 	andeq	r0, r0, r4, lsl r0
    1290:	0000000c 	andeq	r0, r0, ip
    1294:	00001180 	andeq	r1, r0, r0, lsl #3
    1298:	00000000 	andeq	r0, r0, r0
    129c:	00000010 	andeq	r0, r0, r0, lsl r0
    12a0:	0000000c 	andeq	r0, r0, ip
    12a4:	00001180 	andeq	r1, r0, r0, lsl #3
    12a8:	00000000 	andeq	r0, r0, r0
    12ac:	00000012 	andeq	r0, r0, r2, lsl r0
    12b0:	0000000c 	andeq	r0, r0, ip
    12b4:	00001180 	andeq	r1, r0, r0, lsl #3
    12b8:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
    12bc:	00000018 	andeq	r0, r0, r8, lsl r0
    12c0:	0000000c 	andeq	r0, r0, ip
    12c4:	00001180 	andeq	r1, r0, r0, lsl #3
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	0000001c 	andeq	r0, r0, ip, lsl r0
    12d0:	0000000c 	andeq	r0, r0, ip
    12d4:	00001180 	andeq	r1, r0, r0, lsl #3
    12d8:	08001714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip}
    12dc:	00000012 	andeq	r0, r0, r2, lsl r0
    12e0:	0000000c 	andeq	r0, r0, ip
    12e4:	00001180 	andeq	r1, r0, r0, lsl #3
    12e8:	00000000 	andeq	r0, r0, r0
    12ec:	00000004 	andeq	r0, r0, r4
    12f0:	0000000c 	andeq	r0, r0, ip
    12f4:	00001180 	andeq	r1, r0, r0, lsl #3
    12f8:	00000000 	andeq	r0, r0, r0
    12fc:	00000008 	andeq	r0, r0, r8
    1300:	0000000c 	andeq	r0, r0, ip
    1304:	00001180 	andeq	r1, r0, r0, lsl #3
    1308:	00000000 	andeq	r0, r0, r0
    130c:	00000012 	andeq	r0, r0, r2, lsl r0
    1310:	0000000c 	andeq	r0, r0, ip
    1314:	00001180 	andeq	r1, r0, r0, lsl #3
    1318:	00000000 	andeq	r0, r0, r0
    131c:	0000000e 	andeq	r0, r0, lr
    1320:	0000000c 	andeq	r0, r0, ip
    1324:	00001180 	andeq	r1, r0, r0, lsl #3
    1328:	00000000 	andeq	r0, r0, r0
    132c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1330:	00000018 	andeq	r0, r0, r8, lsl r0
    1334:	00001180 	andeq	r1, r0, r0, lsl #3
    1338:	00000000 	andeq	r0, r0, r0
    133c:	00000034 	andeq	r0, r0, r4, lsr r0
    1340:	83100e41 	tsthi	r0, #1040	; 0x410
    1344:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1348:	00018e02 	andeq	r8, r1, r2, lsl #28
    134c:	00000014 	andeq	r0, r0, r4, lsl r0
    1350:	00001180 	andeq	r1, r0, r0, lsl #3
    1354:	00000000 	andeq	r0, r0, r0
    1358:	00000014 	andeq	r0, r0, r4, lsl r0
    135c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1360:	00018e02 	andeq	r8, r1, r2, lsl #28
    1364:	00000014 	andeq	r0, r0, r4, lsl r0
    1368:	00001180 	andeq	r1, r0, r0, lsl #3
    136c:	00000000 	andeq	r0, r0, r0
    1370:	00000014 	andeq	r0, r0, r4, lsl r0
    1374:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1378:	00018e02 	andeq	r8, r1, r2, lsl #28
    137c:	00000014 	andeq	r0, r0, r4, lsl r0
    1380:	00001180 	andeq	r1, r0, r0, lsl #3
    1384:	00000000 	andeq	r0, r0, r0
    1388:	0000001a 	andeq	r0, r0, sl, lsl r0
    138c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1390:	00018e02 	andeq	r8, r1, r2, lsl #28
    1394:	0000000c 	andeq	r0, r0, ip
    1398:	00001180 	andeq	r1, r0, r0, lsl #3
    139c:	08001726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, ip}
    13a0:	00000006 	andeq	r0, r0, r6
    13a4:	0000000c 	andeq	r0, r0, ip
    13a8:	00001180 	andeq	r1, r0, r0, lsl #3
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	00000010 	andeq	r0, r0, r0, lsl r0
    13b4:	0000000c 	andeq	r0, r0, ip
    13b8:	00001180 	andeq	r1, r0, r0, lsl #3
    13bc:	00000000 	andeq	r0, r0, r0
    13c0:	00000010 	andeq	r0, r0, r0, lsl r0
    13c4:	00000018 	andeq	r0, r0, r8, lsl r0
    13c8:	00001180 	andeq	r1, r0, r0, lsl #3
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	0000003c 	andeq	r0, r0, ip, lsr r0
    13d4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    13d8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    13dc:	00018e02 	andeq	r8, r1, r2, lsl #28
    13e0:	0000000c 	andeq	r0, r0, ip
    13e4:	00001180 	andeq	r1, r0, r0, lsl #3
    13e8:	00000000 	andeq	r0, r0, r0
    13ec:	00000010 	andeq	r0, r0, r0, lsl r0
    13f0:	0000000c 	andeq	r0, r0, ip
    13f4:	00001180 	andeq	r1, r0, r0, lsl #3
    13f8:	00000000 	andeq	r0, r0, r0
    13fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1400:	0000000c 	andeq	r0, r0, ip
    1404:	00001180 	andeq	r1, r0, r0, lsl #3
    1408:	00000000 	andeq	r0, r0, r0
    140c:	00000010 	andeq	r0, r0, r0, lsl r0
    1410:	0000000c 	andeq	r0, r0, ip
    1414:	00001180 	andeq	r1, r0, r0, lsl #3
    1418:	00000000 	andeq	r0, r0, r0
    141c:	00000014 	andeq	r0, r0, r4, lsl r0
    1420:	0000000c 	andeq	r0, r0, ip
    1424:	00001180 	andeq	r1, r0, r0, lsl #3
    1428:	00000000 	andeq	r0, r0, r0
    142c:	00000018 	andeq	r0, r0, r8, lsl r0
    1430:	0000000c 	andeq	r0, r0, ip
    1434:	00001180 	andeq	r1, r0, r0, lsl #3
    1438:	00000000 	andeq	r0, r0, r0
    143c:	00000018 	andeq	r0, r0, r8, lsl r0
    1440:	0000000c 	andeq	r0, r0, ip
    1444:	00001180 	andeq	r1, r0, r0, lsl #3
    1448:	00000000 	andeq	r0, r0, r0
    144c:	00000018 	andeq	r0, r0, r8, lsl r0
    1450:	0000000c 	andeq	r0, r0, ip
    1454:	00001180 	andeq	r1, r0, r0, lsl #3
    1458:	00000000 	andeq	r0, r0, r0
    145c:	00000018 	andeq	r0, r0, r8, lsl r0
    1460:	0000000c 	andeq	r0, r0, ip
    1464:	00001180 	andeq	r1, r0, r0, lsl #3
    1468:	00000000 	andeq	r0, r0, r0
    146c:	00000010 	andeq	r0, r0, r0, lsl r0
    1470:	0000000c 	andeq	r0, r0, ip
    1474:	00001180 	andeq	r1, r0, r0, lsl #3
    1478:	00000000 	andeq	r0, r0, r0
    147c:	00000014 	andeq	r0, r0, r4, lsl r0
    1480:	0000000c 	andeq	r0, r0, ip
    1484:	00001180 	andeq	r1, r0, r0, lsl #3
    1488:	00000000 	andeq	r0, r0, r0
    148c:	00000010 	andeq	r0, r0, r0, lsl r0
    1490:	0000000c 	andeq	r0, r0, ip
    1494:	00001180 	andeq	r1, r0, r0, lsl #3
    1498:	00000000 	andeq	r0, r0, r0
    149c:	00000014 	andeq	r0, r0, r4, lsl r0
    14a0:	0000000c 	andeq	r0, r0, ip
    14a4:	00001180 	andeq	r1, r0, r0, lsl #3
    14a8:	00000000 	andeq	r0, r0, r0
    14ac:	00000010 	andeq	r0, r0, r0, lsl r0
    14b0:	0000000c 	andeq	r0, r0, ip
    14b4:	00001180 	andeq	r1, r0, r0, lsl #3
    14b8:	00000000 	andeq	r0, r0, r0
    14bc:	00000014 	andeq	r0, r0, r4, lsl r0
    14c0:	0000000c 	andeq	r0, r0, ip
    14c4:	00001180 	andeq	r1, r0, r0, lsl #3
    14c8:	00000000 	andeq	r0, r0, r0
    14cc:	00000010 	andeq	r0, r0, r0, lsl r0
    14d0:	0000000c 	andeq	r0, r0, ip
    14d4:	00001180 	andeq	r1, r0, r0, lsl #3
    14d8:	00000000 	andeq	r0, r0, r0
    14dc:	00000014 	andeq	r0, r0, r4, lsl r0
    14e0:	0000000c 	andeq	r0, r0, ip
    14e4:	00001180 	andeq	r1, r0, r0, lsl #3
    14e8:	00000000 	andeq	r0, r0, r0
    14ec:	00000010 	andeq	r0, r0, r0, lsl r0
    14f0:	0000000c 	andeq	r0, r0, ip
    14f4:	00001180 	andeq	r1, r0, r0, lsl #3
    14f8:	00000000 	andeq	r0, r0, r0
    14fc:	00000010 	andeq	r0, r0, r0, lsl r0
    1500:	0000000c 	andeq	r0, r0, ip
    1504:	00001180 	andeq	r1, r0, r0, lsl #3
    1508:	00000000 	andeq	r0, r0, r0
    150c:	00000010 	andeq	r0, r0, r0, lsl r0
    1510:	0000000c 	andeq	r0, r0, ip
    1514:	00001180 	andeq	r1, r0, r0, lsl #3
    1518:	00000000 	andeq	r0, r0, r0
    151c:	00000010 	andeq	r0, r0, r0, lsl r0
    1520:	0000000c 	andeq	r0, r0, ip
    1524:	00001180 	andeq	r1, r0, r0, lsl #3
    1528:	00000000 	andeq	r0, r0, r0
    152c:	00000010 	andeq	r0, r0, r0, lsl r0
    1530:	0000000c 	andeq	r0, r0, ip
    1534:	00001180 	andeq	r1, r0, r0, lsl #3
    1538:	00000000 	andeq	r0, r0, r0
    153c:	00000010 	andeq	r0, r0, r0, lsl r0
    1540:	0000000c 	andeq	r0, r0, ip
    1544:	00001180 	andeq	r1, r0, r0, lsl #3
    1548:	00000000 	andeq	r0, r0, r0
    154c:	00000014 	andeq	r0, r0, r4, lsl r0
    1550:	0000000c 	andeq	r0, r0, ip
    1554:	00001180 	andeq	r1, r0, r0, lsl #3
    1558:	00000000 	andeq	r0, r0, r0
    155c:	00000014 	andeq	r0, r0, r4, lsl r0
    1560:	0000000c 	andeq	r0, r0, ip
    1564:	00001180 	andeq	r1, r0, r0, lsl #3
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00000014 	andeq	r0, r0, r4, lsl r0
    1570:	0000000c 	andeq	r0, r0, ip
    1574:	00001180 	andeq	r1, r0, r0, lsl #3
    1578:	00000000 	andeq	r0, r0, r0
    157c:	00000014 	andeq	r0, r0, r4, lsl r0
    1580:	0000000c 	andeq	r0, r0, ip
    1584:	00001180 	andeq	r1, r0, r0, lsl #3
    1588:	00000000 	andeq	r0, r0, r0
    158c:	00000014 	andeq	r0, r0, r4, lsl r0
    1590:	00000014 	andeq	r0, r0, r4, lsl r0
    1594:	00001180 	andeq	r1, r0, r0, lsl #3
    1598:	00000000 	andeq	r0, r0, r0
    159c:	00000022 	andeq	r0, r0, r2, lsr #32
    15a0:	84080e46 	strhi	r0, [r8], #-3654	; 0xe46
    15a4:	00018e02 	andeq	r8, r1, r2, lsl #28
    15a8:	00000014 	andeq	r0, r0, r4, lsl r0
    15ac:	00001180 	andeq	r1, r0, r0, lsl #3
    15b0:	00000000 	andeq	r0, r0, r0
    15b4:	00000022 	andeq	r0, r0, r2, lsr #32
    15b8:	84080e46 	strhi	r0, [r8], #-3654	; 0xe46
    15bc:	00018e02 	andeq	r8, r1, r2, lsl #28
    15c0:	00000014 	andeq	r0, r0, r4, lsl r0
    15c4:	00001180 	andeq	r1, r0, r0, lsl #3
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	00000046 	andeq	r0, r0, r6, asr #32
    15d0:	84080e44 	strhi	r0, [r8], #-3652	; 0xe44
    15d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    15d8:	0000000c 	andeq	r0, r0, ip
    15dc:	00001180 	andeq	r1, r0, r0, lsl #3
    15e0:	00000000 	andeq	r0, r0, r0
    15e4:	00000018 	andeq	r0, r0, r8, lsl r0
    15e8:	0000000c 	andeq	r0, r0, ip
    15ec:	00001180 	andeq	r1, r0, r0, lsl #3
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	00000018 	andeq	r0, r0, r8, lsl r0
    15f8:	0000000c 	andeq	r0, r0, ip
    15fc:	00001180 	andeq	r1, r0, r0, lsl #3
    1600:	00000000 	andeq	r0, r0, r0
    1604:	00000018 	andeq	r0, r0, r8, lsl r0
    1608:	0000000c 	andeq	r0, r0, ip
    160c:	00001180 	andeq	r1, r0, r0, lsl #3
    1610:	00000000 	andeq	r0, r0, r0
    1614:	00000016 	andeq	r0, r0, r6, lsl r0
    1618:	0000000c 	andeq	r0, r0, ip
    161c:	00001180 	andeq	r1, r0, r0, lsl #3
    1620:	00000000 	andeq	r0, r0, r0
    1624:	00000016 	andeq	r0, r0, r6, lsl r0
    1628:	0000000c 	andeq	r0, r0, ip
    162c:	00001180 	andeq	r1, r0, r0, lsl #3
    1630:	00000000 	andeq	r0, r0, r0
    1634:	00000016 	andeq	r0, r0, r6, lsl r0
    1638:	0000000c 	andeq	r0, r0, ip
    163c:	00001180 	andeq	r1, r0, r0, lsl #3
    1640:	00000000 	andeq	r0, r0, r0
    1644:	00000016 	andeq	r0, r0, r6, lsl r0
    1648:	0000000c 	andeq	r0, r0, ip
    164c:	00001180 	andeq	r1, r0, r0, lsl #3
    1650:	00000000 	andeq	r0, r0, r0
    1654:	00000004 	andeq	r0, r0, r4
    1658:	0000000c 	andeq	r0, r0, ip
    165c:	00001180 	andeq	r1, r0, r0, lsl #3
    1660:	00000000 	andeq	r0, r0, r0
    1664:	00000004 	andeq	r0, r0, r4
    1668:	0000000c 	andeq	r0, r0, ip
    166c:	00001180 	andeq	r1, r0, r0, lsl #3
    1670:	00000000 	andeq	r0, r0, r0
    1674:	00000004 	andeq	r0, r0, r4
    1678:	0000000c 	andeq	r0, r0, ip
    167c:	00001180 	andeq	r1, r0, r0, lsl #3
    1680:	00000000 	andeq	r0, r0, r0
    1684:	00000004 	andeq	r0, r0, r4
    1688:	0000000c 	andeq	r0, r0, ip
    168c:	00001180 	andeq	r1, r0, r0, lsl #3
    1690:	00000000 	andeq	r0, r0, r0
    1694:	00000004 	andeq	r0, r0, r4
    1698:	0000000c 	andeq	r0, r0, ip
    169c:	00001180 	andeq	r1, r0, r0, lsl #3
    16a0:	00000000 	andeq	r0, r0, r0
    16a4:	00000006 	andeq	r0, r0, r6
    16a8:	0000000c 	andeq	r0, r0, ip
    16ac:	00001180 	andeq	r1, r0, r0, lsl #3
    16b0:	00000000 	andeq	r0, r0, r0
    16b4:	00000016 	andeq	r0, r0, r6, lsl r0
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	00001180 	andeq	r1, r0, r0, lsl #3
    16c0:	00000000 	andeq	r0, r0, r0
    16c4:	0000001a 	andeq	r0, r0, sl, lsl r0
    16c8:	0000001c 	andeq	r0, r0, ip, lsl r0
    16cc:	00001180 	andeq	r1, r0, r0, lsl #3
    16d0:	00000000 	andeq	r0, r0, r0
    16d4:	0000006e 	andeq	r0, r0, lr, rrx
    16d8:	83180e41 	tsthi	r8, #1040	; 0x410
    16dc:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    16e0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    16e4:	00018e02 	andeq	r8, r1, r2, lsl #28
    16e8:	0000000c 	andeq	r0, r0, ip
    16ec:	00001180 	andeq	r1, r0, r0, lsl #3
    16f0:	00000000 	andeq	r0, r0, r0
    16f4:	00000016 	andeq	r0, r0, r6, lsl r0
    16f8:	0000000c 	andeq	r0, r0, ip
    16fc:	00001180 	andeq	r1, r0, r0, lsl #3
    1700:	00000000 	andeq	r0, r0, r0
    1704:	0000001a 	andeq	r0, r0, sl, lsl r0
    1708:	0000001c 	andeq	r0, r0, ip, lsl r0
    170c:	00001180 	andeq	r1, r0, r0, lsl #3
    1710:	00000000 	andeq	r0, r0, r0
    1714:	000000b6 	strheq	r0, [r0], -r6
    1718:	83180e41 	tsthi	r8, #1040	; 0x410
    171c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1720:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1724:	00018e02 	andeq	r8, r1, r2, lsl #28
    1728:	0000000c 	andeq	r0, r0, ip
    172c:	00001180 	andeq	r1, r0, r0, lsl #3
    1730:	00000000 	andeq	r0, r0, r0
    1734:	00000010 	andeq	r0, r0, r0, lsl r0
    1738:	0000000c 	andeq	r0, r0, ip
    173c:	00001180 	andeq	r1, r0, r0, lsl #3
    1740:	00000000 	andeq	r0, r0, r0
    1744:	00000006 	andeq	r0, r0, r6
    1748:	0000000c 	andeq	r0, r0, ip
    174c:	00001180 	andeq	r1, r0, r0, lsl #3
    1750:	00000000 	andeq	r0, r0, r0
    1754:	00000006 	andeq	r0, r0, r6
    1758:	0000000c 	andeq	r0, r0, ip
    175c:	00001180 	andeq	r1, r0, r0, lsl #3
    1760:	00000000 	andeq	r0, r0, r0
    1764:	00000006 	andeq	r0, r0, r6
    1768:	0000000c 	andeq	r0, r0, ip
    176c:	00001180 	andeq	r1, r0, r0, lsl #3
    1770:	00000000 	andeq	r0, r0, r0
    1774:	00000008 	andeq	r0, r0, r8
    1778:	0000000c 	andeq	r0, r0, ip
    177c:	00001180 	andeq	r1, r0, r0, lsl #3
    1780:	00000000 	andeq	r0, r0, r0
    1784:	00000006 	andeq	r0, r0, r6
    1788:	0000000c 	andeq	r0, r0, ip
    178c:	00001180 	andeq	r1, r0, r0, lsl #3
    1790:	00000000 	andeq	r0, r0, r0
    1794:	00000006 	andeq	r0, r0, r6
    1798:	0000000c 	andeq	r0, r0, ip
    179c:	00001180 	andeq	r1, r0, r0, lsl #3
    17a0:	00000000 	andeq	r0, r0, r0
    17a4:	0000000c 	andeq	r0, r0, ip
    17a8:	0000000c 	andeq	r0, r0, ip
    17ac:	00001180 	andeq	r1, r0, r0, lsl #3
    17b0:	0800172c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip}
    17b4:	00000008 	andeq	r0, r0, r8
    17b8:	0000000c 	andeq	r0, r0, ip
    17bc:	00001180 	andeq	r1, r0, r0, lsl #3
    17c0:	00000000 	andeq	r0, r0, r0
    17c4:	00000016 	andeq	r0, r0, r6, lsl r0
    17c8:	0000000c 	andeq	r0, r0, ip
    17cc:	00001180 	andeq	r1, r0, r0, lsl #3
    17d0:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
    17d4:	00000008 	andeq	r0, r0, r8
    17d8:	0000000c 	andeq	r0, r0, ip
    17dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    17e0:	7c020001 	stcvc	0, cr0, [r2], {1}
    17e4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    17e8:	0000000c 	andeq	r0, r0, ip
    17ec:	000017d8 	ldrdeq	r1, [r0], -r8
    17f0:	00000000 	andeq	r0, r0, r0
    17f4:	00000018 	andeq	r0, r0, r8, lsl r0
    17f8:	0000000c 	andeq	r0, r0, ip
    17fc:	000017d8 	ldrdeq	r1, [r0], -r8
    1800:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
    1804:	0000000c 	andeq	r0, r0, ip
    1808:	0000000c 	andeq	r0, r0, ip
    180c:	000017d8 	ldrdeq	r1, [r0], -r8
    1810:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
    1814:	00000028 	andeq	r0, r0, r8, lsr #32
    1818:	0000000c 	andeq	r0, r0, ip
    181c:	000017d8 	ldrdeq	r1, [r0], -r8
    1820:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    1824:	00000018 	andeq	r0, r0, r8, lsl r0
    1828:	0000000c 	andeq	r0, r0, ip
    182c:	000017d8 	ldrdeq	r1, [r0], -r8
    1830:	00000000 	andeq	r0, r0, r0
    1834:	0000000c 	andeq	r0, r0, ip
    1838:	0000000c 	andeq	r0, r0, ip
    183c:	000017d8 	ldrdeq	r1, [r0], -r8
    1840:	00000000 	andeq	r0, r0, r0
    1844:	0000001c 	andeq	r0, r0, ip, lsl r0
    1848:	0000000c 	andeq	r0, r0, ip
    184c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1850:	7c020001 	stcvc	0, cr0, [r2], {1}
    1854:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1858:	00000014 	andeq	r0, r0, r4, lsl r0
    185c:	00001848 	andeq	r1, r0, r8, asr #16
    1860:	08001788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip}
    1864:	00000094 	muleq	r0, r4, r0
    1868:	83080e41 	movwhi	r0, #36417	; 0x8e41
    186c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1870:	00000018 	andeq	r0, r0, r8, lsl r0
    1874:	00001848 	andeq	r1, r0, r8, asr #16
    1878:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
    187c:	00000088 	andeq	r0, r0, r8, lsl #1
    1880:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1884:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1888:	280e5e01 	stmdacs	lr, {r0, r9, sl, fp, ip, lr}
    188c:	0000000c 	andeq	r0, r0, ip
    1890:	00001848 	andeq	r1, r0, r8, asr #16
    1894:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
    1898:	00000016 	andeq	r0, r0, r6, lsl r0
    189c:	00000014 	andeq	r0, r0, r4, lsl r0
    18a0:	00001848 	andeq	r1, r0, r8, asr #16
    18a4:	00000000 	andeq	r0, r0, r0
    18a8:	00000020 	andeq	r0, r0, r0, lsr #32
    18ac:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    18b0:	00018e02 	andeq	r8, r1, r2, lsl #28
    18b4:	0000000c 	andeq	r0, r0, ip
    18b8:	00001848 	andeq	r1, r0, r8, asr #16
    18bc:	00000000 	andeq	r0, r0, r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	0000000c 	andeq	r0, r0, ip
    18c8:	00001848 	andeq	r1, r0, r8, asr #16
    18cc:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
    18d0:	00000018 	andeq	r0, r0, r8, lsl r0
    18d4:	00000014 	andeq	r0, r0, r4, lsl r0
    18d8:	00001848 	andeq	r1, r0, r8, asr #16
    18dc:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
    18e0:	00000034 	andeq	r0, r0, r4, lsr r0
    18e4:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    18e8:	00018e02 	andeq	r8, r1, r2, lsl #28
    18ec:	0000000c 	andeq	r0, r0, ip
    18f0:	00001848 	andeq	r1, r0, r8, asr #16
    18f4:	00000000 	andeq	r0, r0, r0
    18f8:	00000012 	andeq	r0, r0, r2, lsl r0
    18fc:	0000000c 	andeq	r0, r0, ip
    1900:	00001848 	andeq	r1, r0, r8, asr #16
    1904:	00000000 	andeq	r0, r0, r0
    1908:	00000016 	andeq	r0, r0, r6, lsl r0
    190c:	0000000c 	andeq	r0, r0, ip
    1910:	00001848 	andeq	r1, r0, r8, asr #16
    1914:	00000000 	andeq	r0, r0, r0
    1918:	00000016 	andeq	r0, r0, r6, lsl r0
    191c:	0000000c 	andeq	r0, r0, ip
    1920:	00001848 	andeq	r1, r0, r8, asr #16
    1924:	00000000 	andeq	r0, r0, r0
    1928:	00000018 	andeq	r0, r0, r8, lsl r0
    192c:	0000000c 	andeq	r0, r0, ip
    1930:	00001848 	andeq	r1, r0, r8, asr #16
    1934:	00000000 	andeq	r0, r0, r0
    1938:	00000016 	andeq	r0, r0, r6, lsl r0
    193c:	0000000c 	andeq	r0, r0, ip
    1940:	00001848 	andeq	r1, r0, r8, asr #16
    1944:	00000000 	andeq	r0, r0, r0
    1948:	00000018 	andeq	r0, r0, r8, lsl r0
    194c:	0000000c 	andeq	r0, r0, ip
    1950:	00001848 	andeq	r1, r0, r8, asr #16
    1954:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
    1958:	00000008 	andeq	r0, r0, r8
    195c:	0000000c 	andeq	r0, r0, ip
    1960:	00001848 	andeq	r1, r0, r8, asr #16
    1964:	0800190e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip}
    1968:	00000008 	andeq	r0, r0, r8
    196c:	0000000c 	andeq	r0, r0, ip
    1970:	00001848 	andeq	r1, r0, r8, asr #16
    1974:	00000000 	andeq	r0, r0, r0
    1978:	0000000c 	andeq	r0, r0, ip
    197c:	0000000c 	andeq	r0, r0, ip
    1980:	00001848 	andeq	r1, r0, r8, asr #16
    1984:	00000000 	andeq	r0, r0, r0
    1988:	00000012 	andeq	r0, r0, r2, lsl r0
    198c:	0000000c 	andeq	r0, r0, ip
    1990:	00001848 	andeq	r1, r0, r8, asr #16
    1994:	00000000 	andeq	r0, r0, r0
    1998:	00000012 	andeq	r0, r0, r2, lsl r0
    199c:	0000000c 	andeq	r0, r0, ip
    19a0:	00001848 	andeq	r1, r0, r8, asr #16
    19a4:	00000000 	andeq	r0, r0, r0
    19a8:	00000018 	andeq	r0, r0, r8, lsl r0
    19ac:	0000000c 	andeq	r0, r0, ip
    19b0:	00001848 	andeq	r1, r0, r8, asr #16
    19b4:	00000000 	andeq	r0, r0, r0
    19b8:	00000018 	andeq	r0, r0, r8, lsl r0
    19bc:	0000000c 	andeq	r0, r0, ip
    19c0:	00001848 	andeq	r1, r0, r8, asr #16
    19c4:	00000000 	andeq	r0, r0, r0
    19c8:	00000018 	andeq	r0, r0, r8, lsl r0
    19cc:	0000000c 	andeq	r0, r0, ip
    19d0:	00001848 	andeq	r1, r0, r8, asr #16
    19d4:	00000000 	andeq	r0, r0, r0
    19d8:	00000016 	andeq	r0, r0, r6, lsl r0
    19dc:	0000000c 	andeq	r0, r0, ip
    19e0:	00001848 	andeq	r1, r0, r8, asr #16
    19e4:	00000000 	andeq	r0, r0, r0
    19e8:	00000018 	andeq	r0, r0, r8, lsl r0
    19ec:	0000000c 	andeq	r0, r0, ip
    19f0:	00001848 	andeq	r1, r0, r8, asr #16
    19f4:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	0000000c 	andeq	r0, r0, ip
    1a00:	00001848 	andeq	r1, r0, r8, asr #16
    1a04:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
    1a08:	00000008 	andeq	r0, r0, r8
    1a0c:	00000014 	andeq	r0, r0, r4, lsl r0
    1a10:	00001848 	andeq	r1, r0, r8, asr #16
    1a14:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    1a18:	00000040 	andeq	r0, r0, r0, asr #32
    1a1c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1a20:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a24:	0000000c 	andeq	r0, r0, ip
    1a28:	00001848 	andeq	r1, r0, r8, asr #16
    1a2c:	00000000 	andeq	r0, r0, r0
    1a30:	00000010 	andeq	r0, r0, r0, lsl r0
    1a34:	0000000c 	andeq	r0, r0, ip
    1a38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a3c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a40:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a44:	00000018 	andeq	r0, r0, r8, lsl r0
    1a48:	00001a34 	andeq	r1, r0, r4, lsr sl
    1a4c:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
    1a50:	00000050 	andeq	r0, r0, r0, asr r0
    1a54:	000d0941 	andeq	r0, sp, r1, asr #18
    1a58:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1a5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a60:	0000000c 	andeq	r0, r0, ip
    1a64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a68:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a70:	00000014 	andeq	r0, r0, r4, lsl r0
    1a74:	00001a60 	andeq	r1, r0, r0, ror #20
    1a78:	080019bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, ip}
    1a7c:	00000038 	andeq	r0, r0, r8, lsr r0
    1a80:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1a84:	00018e02 	andeq	r8, r1, r2, lsl #28
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1a90:	7c020001 	stcvc	0, cr0, [r2], {1}
    1a94:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1a98:	00000014 	andeq	r0, r0, r4, lsl r0
    1a9c:	00001a88 	andeq	r1, r0, r8, lsl #21
    1aa0:	080019f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip}
    1aa4:	00000024 	andeq	r0, r0, r4, lsr #32
    1aa8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1aac:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ab0:	00000014 	andeq	r0, r0, r4, lsl r0
    1ab4:	00001a88 	andeq	r1, r0, r8, lsl #21
    1ab8:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
    1abc:	00000024 	andeq	r0, r0, r4, lsr #32
    1ac0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ac4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ac8:	00000014 	andeq	r0, r0, r4, lsl r0
    1acc:	00001a88 	andeq	r1, r0, r8, lsl #21
    1ad0:	08001a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip}
    1ad4:	0000009c 	muleq	r0, ip, r0
    1ad8:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1adc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ae0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ae4:	00001a88 	andeq	r1, r0, r8, lsl #21
    1ae8:	08001ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip}
    1aec:	000000a4 	andeq	r0, r0, r4, lsr #1
    1af0:	83180e41 	tsthi	r8, #1040	; 0x410
    1af4:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1af8:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1afc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b00:	00000014 	andeq	r0, r0, r4, lsl r0
    1b04:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b08:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
    1b0c:	00000038 	andeq	r0, r0, r8, lsr r0
    1b10:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b14:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b18:	00000018 	andeq	r0, r0, r8, lsl r0
    1b1c:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b20:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    1b24:	00000048 	andeq	r0, r0, r8, asr #32
    1b28:	83100e41 	tsthi	r0, #1040	; 0x410
    1b2c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1b30:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b34:	00000014 	andeq	r0, r0, r4, lsl r0
    1b38:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b3c:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
    1b40:	000000dc 	ldrdeq	r0, [r0], -ip
    1b44:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b48:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b4c:	00000014 	andeq	r0, r0, r4, lsl r0
    1b50:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b54:	08001cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip}
    1b58:	0000008c 	andeq	r0, r0, ip, lsl #1
    1b5c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b60:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b64:	00000014 	andeq	r0, r0, r4, lsl r0
    1b68:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b6c:	08001d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip}
    1b70:	00000024 	andeq	r0, r0, r4, lsr #32
    1b74:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1b78:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b7c:	0000000c 	andeq	r0, r0, ip
    1b80:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b84:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
    1b88:	0000001c 	andeq	r0, r0, ip, lsl r0
    1b8c:	00000014 	andeq	r0, r0, r4, lsl r0
    1b90:	00001a88 	andeq	r1, r0, r8, lsl #21
    1b94:	08001da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip}
    1b98:	00000040 	andeq	r0, r0, r0, asr #32
    1b9c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1ba0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ba4:	00000018 	andeq	r0, r0, r8, lsl r0
    1ba8:	00001a88 	andeq	r1, r0, r8, lsl #21
    1bac:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
    1bb0:	000000d4 	ldrdeq	r0, [r0], -r4
    1bb4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1bb8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1bbc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bc0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1bc4:	00001a88 	andeq	r1, r0, r8, lsl #21
    1bc8:	08001eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip}
    1bcc:	00000300 	andeq	r0, r0, r0, lsl #6
    1bd0:	80180e42 	andshi	r0, r8, r2, asr #28
    1bd4:	84058106 	strhi	r8, [r5], #-262	; 0x106
    1bd8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1bdc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be0:	00000018 	andeq	r0, r0, r8, lsl r0
    1be4:	00001a88 	andeq	r1, r0, r8, lsl #21
    1be8:	080021b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sp}
    1bec:	00000040 	andeq	r0, r0, r0, asr #32
    1bf0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1bf4:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bfc:	00000014 	andeq	r0, r0, r4, lsl r0
    1c00:	00001a88 	andeq	r1, r0, r8, lsl #21
    1c04:	080021f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sp}
    1c08:	00000060 	andeq	r0, r0, r0, rrx
    1c0c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1c10:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c14:	0000000c 	andeq	r0, r0, ip
    1c18:	00001a88 	andeq	r1, r0, r8, lsl #21
    1c1c:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
    1c20:	00000002 	andeq	r0, r0, r2
    1c24:	0000000c 	andeq	r0, r0, ip
    1c28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1c2c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1c30:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1c34:	00000018 	andeq	r0, r0, r8, lsl r0
    1c38:	00001c24 	andeq	r1, r0, r4, lsr #24
    1c3c:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
    1c40:	0000002e 	andeq	r0, r0, lr, lsr #32
    1c44:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1c48:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c4c:	00000001 	andeq	r0, r0, r1
    1c50:	00000014 	andeq	r0, r0, r4, lsl r0
    1c54:	00001c24 	andeq	r1, r0, r4, lsr #24
    1c58:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
    1c5c:	00000024 	andeq	r0, r0, r4, lsr #32
    1c60:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    1c64:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c68:	0000000c 	andeq	r0, r0, ip
    1c6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1c70:	7c020001 	stcvc	0, cr0, [r2], {1}
    1c74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1c78:	0000000c 	andeq	r0, r0, ip
    1c7c:	00001c68 	andeq	r1, r0, r8, ror #24
    1c80:	00000000 	andeq	r0, r0, r0
    1c84:	0000000c 	andeq	r0, r0, ip
    1c88:	0000000c 	andeq	r0, r0, ip
    1c8c:	00001c68 	andeq	r1, r0, r8, ror #24
    1c90:	00000000 	andeq	r0, r0, r0
    1c94:	0000000c 	andeq	r0, r0, ip
    1c98:	0000000c 	andeq	r0, r0, ip
    1c9c:	00001c68 	andeq	r1, r0, r8, ror #24
    1ca0:	00000000 	andeq	r0, r0, r0
    1ca4:	0000000c 	andeq	r0, r0, ip
    1ca8:	0000000c 	andeq	r0, r0, ip
    1cac:	00001c68 	andeq	r1, r0, r8, ror #24
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	0000000c 	andeq	r0, r0, ip
    1cb8:	0000000c 	andeq	r0, r0, ip
    1cbc:	00001c68 	andeq	r1, r0, r8, ror #24
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	0000000c 	andeq	r0, r0, ip
    1cc8:	0000000c 	andeq	r0, r0, ip
    1ccc:	00001c68 	andeq	r1, r0, r8, ror #24
    1cd0:	00000000 	andeq	r0, r0, r0
    1cd4:	0000000c 	andeq	r0, r0, ip
    1cd8:	0000000c 	andeq	r0, r0, ip
    1cdc:	00001c68 	andeq	r1, r0, r8, ror #24
    1ce0:	00000000 	andeq	r0, r0, r0
    1ce4:	0000000c 	andeq	r0, r0, ip
    1ce8:	0000000c 	andeq	r0, r0, ip
    1cec:	00001c68 	andeq	r1, r0, r8, ror #24
    1cf0:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
    1cf4:	00000010 	andeq	r0, r0, r0, lsl r0
    1cf8:	0000000c 	andeq	r0, r0, ip
    1cfc:	00001c68 	andeq	r1, r0, r8, ror #24
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	0000000c 	andeq	r0, r0, ip
    1d08:	0000000c 	andeq	r0, r0, ip
    1d0c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d10:	00000000 	andeq	r0, r0, r0
    1d14:	0000000e 	andeq	r0, r0, lr
    1d18:	0000000c 	andeq	r0, r0, ip
    1d1c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d20:	00000000 	andeq	r0, r0, r0
    1d24:	00000010 	andeq	r0, r0, r0, lsl r0
    1d28:	0000000c 	andeq	r0, r0, ip
    1d2c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d30:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
    1d34:	00000018 	andeq	r0, r0, r8, lsl r0
    1d38:	0000000c 	andeq	r0, r0, ip
    1d3c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d40:	00000000 	andeq	r0, r0, r0
    1d44:	00000012 	andeq	r0, r0, r2, lsl r0
    1d48:	0000000c 	andeq	r0, r0, ip
    1d4c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d50:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
    1d54:	0000003a 	andeq	r0, r0, sl, lsr r0
    1d58:	0000000c 	andeq	r0, r0, ip
    1d5c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d60:	0800230e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sp}
    1d64:	0000003a 	andeq	r0, r0, sl, lsr r0
    1d68:	0000000c 	andeq	r0, r0, ip
    1d6c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d70:	00000000 	andeq	r0, r0, r0
    1d74:	00000024 	andeq	r0, r0, r4, lsr #32
    1d78:	0000000c 	andeq	r0, r0, ip
    1d7c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d80:	00000000 	andeq	r0, r0, r0
    1d84:	00000012 	andeq	r0, r0, r2, lsl r0
    1d88:	0000000c 	andeq	r0, r0, ip
    1d8c:	00001c68 	andeq	r1, r0, r8, ror #24
    1d90:	00000000 	andeq	r0, r0, r0
    1d94:	00000012 	andeq	r0, r0, r2, lsl r0
    1d98:	0000000c 	andeq	r0, r0, ip
    1d9c:	00001c68 	andeq	r1, r0, r8, ror #24
    1da0:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
    1da4:	00000022 	andeq	r0, r0, r2, lsr #32
    1da8:	0000000c 	andeq	r0, r0, ip
    1dac:	00001c68 	andeq	r1, r0, r8, ror #24
    1db0:	0800236a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sp}
    1db4:	00000022 	andeq	r0, r0, r2, lsr #32
    1db8:	0000000c 	andeq	r0, r0, ip
    1dbc:	00001c68 	andeq	r1, r0, r8, ror #24
    1dc0:	00000000 	andeq	r0, r0, r0
    1dc4:	0000001e 	andeq	r0, r0, lr, lsl r0
    1dc8:	0000000c 	andeq	r0, r0, ip
    1dcc:	00001c68 	andeq	r1, r0, r8, ror #24
    1dd0:	00000000 	andeq	r0, r0, r0
    1dd4:	0000001e 	andeq	r0, r0, lr, lsl r0
    1dd8:	0000000c 	andeq	r0, r0, ip
    1ddc:	00001c68 	andeq	r1, r0, r8, ror #24
    1de0:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    1de4:	0000001e 	andeq	r0, r0, lr, lsl r0
    1de8:	0000000c 	andeq	r0, r0, ip
    1dec:	00001c68 	andeq	r1, r0, r8, ror #24
    1df0:	00000000 	andeq	r0, r0, r0
    1df4:	0000001e 	andeq	r0, r0, lr, lsl r0
    1df8:	0000000c 	andeq	r0, r0, ip
    1dfc:	00001c68 	andeq	r1, r0, r8, ror #24
    1e00:	00000000 	andeq	r0, r0, r0
    1e04:	0000001e 	andeq	r0, r0, lr, lsl r0
    1e08:	0000000c 	andeq	r0, r0, ip
    1e0c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e10:	00000000 	andeq	r0, r0, r0
    1e14:	0000001e 	andeq	r0, r0, lr, lsl r0
    1e18:	0000000c 	andeq	r0, r0, ip
    1e1c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e28:	0000000c 	andeq	r0, r0, ip
    1e2c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e30:	00000000 	andeq	r0, r0, r0
    1e34:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e38:	0000000c 	andeq	r0, r0, ip
    1e3c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e40:	00000000 	andeq	r0, r0, r0
    1e44:	00000016 	andeq	r0, r0, r6, lsl r0
    1e48:	0000000c 	andeq	r0, r0, ip
    1e4c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e50:	00000000 	andeq	r0, r0, r0
    1e54:	00000016 	andeq	r0, r0, r6, lsl r0
    1e58:	0000000c 	andeq	r0, r0, ip
    1e5c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e60:	00000000 	andeq	r0, r0, r0
    1e64:	0000001e 	andeq	r0, r0, lr, lsl r0
    1e68:	0000000c 	andeq	r0, r0, ip
    1e6c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e70:	00000000 	andeq	r0, r0, r0
    1e74:	0000001e 	andeq	r0, r0, lr, lsl r0
    1e78:	0000000c 	andeq	r0, r0, ip
    1e7c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e80:	080023aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sp}
    1e84:	00000024 	andeq	r0, r0, r4, lsr #32
    1e88:	0000000c 	andeq	r0, r0, ip
    1e8c:	00001c68 	andeq	r1, r0, r8, ror #24
    1e90:	080023ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sp}
    1e94:	00000024 	andeq	r0, r0, r4, lsr #32
    1e98:	0000000c 	andeq	r0, r0, ip
    1e9c:	00001c68 	andeq	r1, r0, r8, ror #24
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea8:	0000000c 	andeq	r0, r0, ip
    1eac:	00001c68 	andeq	r1, r0, r8, ror #24
    1eb0:	00000000 	andeq	r0, r0, r0
    1eb4:	00000012 	andeq	r0, r0, r2, lsl r0
    1eb8:	0000000c 	andeq	r0, r0, ip
    1ebc:	00001c68 	andeq	r1, r0, r8, ror #24
    1ec0:	080023f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sp}
    1ec4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec8:	0000000c 	andeq	r0, r0, ip
    1ecc:	00001c68 	andeq	r1, r0, r8, ror #24
    1ed0:	08002414 	stmdaeq	r0, {r2, r4, sl, sp}
    1ed4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed8:	0000000c 	andeq	r0, r0, ip
    1edc:	00001c68 	andeq	r1, r0, r8, ror #24
    1ee0:	08002434 	stmdaeq	r0, {r2, r4, r5, sl, sp}
    1ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ee8:	0000000c 	andeq	r0, r0, ip
    1eec:	00001c68 	andeq	r1, r0, r8, ror #24
    1ef0:	08002450 	stmdaeq	r0, {r4, r6, sl, sp}
    1ef4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ef8:	0000000c 	andeq	r0, r0, ip
    1efc:	00001c68 	andeq	r1, r0, r8, ror #24
    1f00:	0800246c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp}
    1f04:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f08:	0000000c 	andeq	r0, r0, ip
    1f0c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f10:	00000000 	andeq	r0, r0, r0
    1f14:	00000024 	andeq	r0, r0, r4, lsr #32
    1f18:	0000000c 	andeq	r0, r0, ip
    1f1c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f20:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
    1f24:	0000003c 	andeq	r0, r0, ip, lsr r0
    1f28:	0000000c 	andeq	r0, r0, ip
    1f2c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f30:	00000000 	andeq	r0, r0, r0
    1f34:	00000020 	andeq	r0, r0, r0, lsr #32
    1f38:	0000000c 	andeq	r0, r0, ip
    1f3c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f40:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
    1f44:	00000020 	andeq	r0, r0, r0, lsr #32
    1f48:	00000014 	andeq	r0, r0, r4, lsl r0
    1f4c:	00001c68 	andeq	r1, r0, r8, ror #24
    1f50:	00000000 	andeq	r0, r0, r0
    1f54:	00000038 	andeq	r0, r0, r8, lsr r0
    1f58:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1f5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001c68 	andeq	r1, r0, r8, ror #24
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001c68 	andeq	r1, r0, r8, ror #24
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001c68 	andeq	r1, r0, r8, ror #24
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001c68 	andeq	r1, r0, r8, ror #24
    1f98:	00000000 	andeq	r0, r0, r0
    1f9c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fa0:	00000014 	andeq	r0, r0, r4, lsl r0
    1fa4:	00001c68 	andeq	r1, r0, r8, ror #24
    1fa8:	00000000 	andeq	r0, r0, r0
    1fac:	000000a4 	andeq	r0, r0, r4, lsr #1
    1fb0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1fb4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1fb8:	0000000c 	andeq	r0, r0, ip
    1fbc:	00001c68 	andeq	r1, r0, r8, ror #24
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00000058 	andeq	r0, r0, r8, asr r0
    1fc8:	0000000c 	andeq	r0, r0, ip
    1fcc:	00001c68 	andeq	r1, r0, r8, ror #24
    1fd0:	00000000 	andeq	r0, r0, r0
    1fd4:	00000058 	andeq	r0, r0, r8, asr r0
    1fd8:	0000000c 	andeq	r0, r0, ip
    1fdc:	00001c68 	andeq	r1, r0, r8, ror #24
    1fe0:	00000000 	andeq	r0, r0, r0
    1fe4:	00000020 	andeq	r0, r0, r0, lsr #32
    1fe8:	0000000c 	andeq	r0, r0, ip
    1fec:	00001c68 	andeq	r1, r0, r8, ror #24
    1ff0:	00000000 	andeq	r0, r0, r0
    1ff4:	00000020 	andeq	r0, r0, r0, lsr #32
    1ff8:	0000000c 	andeq	r0, r0, ip
    1ffc:	00001c68 	andeq	r1, r0, r8, ror #24
    2000:	00000000 	andeq	r0, r0, r0
    2004:	00000040 	andeq	r0, r0, r0, asr #32
    2008:	0000000c 	andeq	r0, r0, ip
    200c:	00001c68 	andeq	r1, r0, r8, ror #24
    2010:	00000000 	andeq	r0, r0, r0
    2014:	00000042 	andeq	r0, r0, r2, asr #32
    2018:	0000000c 	andeq	r0, r0, ip
    201c:	00001c68 	andeq	r1, r0, r8, ror #24
    2020:	00000000 	andeq	r0, r0, r0
    2024:	00000006 	andeq	r0, r0, r6
    2028:	0000000c 	andeq	r0, r0, ip
    202c:	00001c68 	andeq	r1, r0, r8, ror #24
    2030:	080024e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, sp}
    2034:	0000000a 	andeq	r0, r0, sl
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2040:	7c020001 	stcvc	0, cr0, [r2], {1}
    2044:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00002038 	andeq	r2, r0, r8, lsr r0
    2050:	080024f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp}
    2054:	00000020 	andeq	r0, r0, r0, lsr #32
    2058:	00000018 	andeq	r0, r0, r8, lsl r0
    205c:	00002038 	andeq	r2, r0, r8, lsr r0
    2060:	08002510 	stmdaeq	r0, {r4, r8, sl, sp}
    2064:	00000024 	andeq	r0, r0, r4, lsr #32
    2068:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    206c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2070:	00018e02 	andeq	r8, r1, r2, lsl #28
    2074:	0000000c 	andeq	r0, r0, ip
    2078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    207c:	7c020001 	stcvc	0, cr0, [r2], {1}
    2080:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2084:	0000001c 	andeq	r0, r0, ip, lsl r0
    2088:	00002074 	andeq	r2, r0, r4, ror r0
    208c:	08002534 	stmdaeq	r0, {r2, r4, r5, r8, sl, sp}
    2090:	0000018c 	andeq	r0, r0, ip, lsl #3
    2094:	80180e41 	andshi	r0, r8, r1, asr #28
    2098:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
    209c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    20a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    20a4:	00000014 	andeq	r0, r0, r4, lsl r0
    20a8:	00002074 	andeq	r2, r0, r4, ror r0
    20ac:	00000000 	andeq	r0, r0, r0
    20b0:	00000070 	andeq	r0, r0, r0, ror r0
    20b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
    20b8:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	70776700 	rsbsvc	r6, r7, r0, lsl #14
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	66754254 			; <UNDEFINED> instruction: 0x66754254
      34:	00726566 	rsbseq	r6, r2, r6, ror #10
      38:	5f434352 	svcpl	0x00434352

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	67007469 	strvs	r7, [r0, -r9, ror #8]
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      48:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      4c:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffced <SCS_BASE+0x1fff1ced>

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      54:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      58:	6e69616d 	powvsez	f6, f1, #5.0
      5c:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      60:	00525253 	subseq	r5, r2, r3, asr r2
      64:	4f495047 	svcmi	0x00495047
      68:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 70 <_Minimum_Stack_Size-0x90>
      6c:	70620065 	rsbvc	r0, r2, r5, rrx
      70:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      74:	00646e61 	rsbeq	r6, r4, r1, ror #28
      78:	61656c43 	cmnvs	r5, r3, asr #24
      7c:	66754272 			; <UNDEFINED> instruction: 0x66754272
      80:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
      84:	47003635 	smladxmi	r0, r5, r6, r3
      88:	5f4f4950 	svcpl	0x004f4950
      8c:	006e6950 	rsbeq	r6, lr, r0, asr r9
      90:	5f425355 	svcpl	0x00425355
      94:	5f447854 	svcpl	0x00447854
      98:	5f636544 	svcpl	0x00636544
      9c:	46003855 			; <UNDEFINED> instruction: 0x46003855
      a0:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
      a8:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
      break; 
      
    default:
      break;
  }
}
      b0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
      b8:	5f485341 	svcpl	0x00485341
      bc:	4f525245 	svcmi	0x00525245
      c0:	52575f52 	subspl	r5, r7, #328	; 0x148
      c4:	536c0050 	cmnpl	ip, #80	; 0x50
      c8:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
      cc:	00617461 	rsbeq	r7, r1, r1, ror #8
      d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      d4:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
      d8:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
      dc:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
      e0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
      e4:	4a007375 	bmi	1cec0 <__Stack_Size+0x1cac0>
      e8:	41706d75 	cmnmi	r0, r5, ror sp
      ec:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
      f0:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
      f4:	505f4343 	subspl	r4, pc, r3, asr #6
      f8:	6f434c4c 	svcvs	0x00434c4c
      fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     100:	41535500 	cmpmi	r3, r0, lsl #10
     104:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     108:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     10c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     110:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     114:	6f547852 	svcvs	0x00547852
     118:	436c6174 	cmnmi	ip, #29
     11c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     120:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     124:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     128:	6172656e 	cmnvs	r2, lr, ror #10
     12c:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     130:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     134:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     138:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     13c:	0074696d 	rsbseq	r6, r4, sp, ror #18
     140:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     144:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     148:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     14c:	46007374 			; <UNDEFINED> instruction: 0x46007374
     150:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     154:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     158:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     15c:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     160:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     164:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     168:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     16c:	47006d75 	smlsdxmi	r0, r5, sp, r6
     170:	5f4f4950 	svcpl	0x004f4950
     174:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     178:	43435200 	movtmi	r5, #12800	; 0x3200
     17c:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     180:	6f43324b 	svcvs	0x0043324b
     184:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     188:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     18c:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     190:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     194:	73655400 	cmnvc	r5, #0
     198:	61745374 	cmnvs	r4, r4, ror r3
     19c:	00737574 	rsbseq	r7, r3, r4, ror r5
     1a0:	4f495047 	svcmi	0x00495047
     1a4:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     1a8:	325f6465 	subscc	r6, pc, #1694498816	; 0x65000000
     1ac:	007a484d 	rsbseq	r4, sl, sp, asr #16
     1b0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     1b4:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
     1b8:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     1bc:	0067616c 	rsbeq	r6, r7, ip, ror #2
     1c0:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
     1c4:	43435200 	movtmi	r5, #12800	; 0x3200
     1c8:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     1cc:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
     1d0:	53455348 	movtpl	r5, #21320	; 0x5348
     1d4:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     1d8:	54007055 	strpl	r7, [r0], #-85	; 0x55
     1dc:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 1e4 <_Minimum_Stack_Size+0xe4>
     1e0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     1e4:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
     1e8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     1ec:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
     1f0:	42535500 	subsmi	r5, r3, #0
     1f4:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     1f8:	31786548 	cmncc	r8, r8, asr #10
     1fc:	53550036 	cmppl	r5, #54	; 0x36
     200:	5f545241 	svcpl	0x00545241
     204:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     208:	65746152 	ldrbvs	r6, [r4, #-338]!	; 0x152
     20c:	55525400 	ldrbpl	r5, [r2, #-1024]	; 0x400
     210:	49540045 	ldmdbmi	r4, {r0, r2, r6}^
     214:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
     218:	446b636f 	strbtmi	r6, [fp], #-879	; 0x36f
     21c:	73697669 	cmnvc	r9, #110100480	; 0x6900000
     220:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     224:	5f4d4954 	svcpl	0x004d4954
     228:	61656c43 	cmnvs	r5, r3, asr #24
     22c:	616c4672 	smcvs	50274	; 0xc462
     230:	44420067 	strbmi	r0, [r2], #-103	; 0x67
     234:	47005254 	smlsdmi	r0, r4, r2, r5
     238:	5f4f4950 	svcpl	0x004f4950
     23c:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     240:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     244:	75760073 	ldrbvc	r0, [r6, #-115]!	; 0x73
     248:	4e003631 	mcrmi	6, 0, r3, cr0, cr1, {1}
     24c:	5f434956 	svcpl	0x00434956
     250:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     254:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     258:	00666544 	rsbeq	r6, r6, r4, asr #10
     25c:	6e655362 	cdpvs	3, 6, cr5, cr5, cr2, {3}
     260:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
     264:	43430061 	movtmi	r0, #12385	; 0x3061
     268:	43003152 	movwmi	r3, #338	; 0x152
     26c:	00325243 	eorseq	r5, r2, r3, asr #4
     270:	33524343 	cmpcc	r2, #201326593	; 0xc000001
     274:	52434300 	subpl	r4, r3, #0
     278:	43430034 	movtmi	r0, #12340	; 0x3034
     27c:	0031524d 	eorseq	r5, r1, sp, asr #4
     280:	524d4343 	subpl	r4, sp, #201326593	; 0xc000001
     284:	50470032 	subpl	r0, r7, r2, lsr r0
     288:	535f4f49 	cmppl	pc, #292	; 0x124
     28c:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     290:	4d30315f 	ldfmis	f3, [r0, #-380]!	; 0xfffffe84
     294:	67007a48 	strvs	r7, [r0, -r8, asr #20]
     298:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
     29c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     2a0:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     2a4:	00726574 	rsbseq	r6, r2, r4, ror r5
     2a8:	41746f4e 	cmnmi	r4, lr, asr #30
     2ac:	49007070 	stmdbmi	r0, {r4, r5, r6, ip, sp, lr}
     2b0:	5f474457 	svcpl	0x00474457
     2b4:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     2b8:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
     2bc:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
     2c0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     2c4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     2c8:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     2cc:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     2d0:	53770061 	cmnpl	r7, #97	; 0x61
     2d4:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     2d8:	00617461 	rsbeq	r7, r1, r1, ror #8
     2dc:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     2e0:	66754278 			; <UNDEFINED> instruction: 0x66754278
     2e4:	00726566 	rsbseq	r6, r2, r6, ror #10
     2e8:	4f495047 	svcmi	0x00495047
     2ec:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     2f0:	73746942 	cmnvc	r4, #1081344	; 0x108000
     2f4:	42535500 	subsmi	r5, r3, #0
     2f8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     2fc:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
     300:	53485341 	movtpl	r5, #33601	; 0x8341
     304:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     308:	50470073 	subpl	r0, r7, r3, ror r0
     30c:	505f4f49 	subspl	r4, pc, r9, asr #30
     310:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
     314:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
     318:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     31c:	53550067 	cmppl	r5, #103	; 0x67
     320:	5f545241 	svcpl	0x00545241
     324:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     328:	5367616c 	cmnpl	r7, #27
     32c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     330:	44620073 	strbtmi	r0, [r2], #-115	; 0x73
     334:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     338:	61745365 	cmnvs	r4, r5, ror #6
     33c:	47006574 	smlsdxmi	r0, r4, r5, r6
     340:	5f4f4950 	svcpl	0x004f4950
     344:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     348:	4450495f 	ldrbmi	r4, [r0], #-2399	; 0x95f
     34c:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     350:	5079726f 	rsbspl	r7, r9, pc, ror #4
     354:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     358:	74536d61 	ldrbvc	r6, [r3], #-3425	; 0xd61
     35c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     360:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0x700
     364:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     368:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     36c:	72745065 	rsbsvc	r5, r4, #101	; 0x65
     370:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     374:	6f4d5f4f 	svcvs	0x004d5f4f
     378:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     37c:	46005550 			; <UNDEFINED> instruction: 0x46005550
     380:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     384:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     388:	54554f45 	ldrbpl	r4, [r5], #-3909	; 0xf45
     38c:	42535500 	subsmi	r5, r3, #0
     390:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     394:	33786548 	cmncc	r8, #301989888	; 0x12000000
     398:	50470032 	subpl	r0, r7, r2, lsr r0
     39c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 280 <_Minimum_Stack_Size+0x180>
     3a0:	5f65646f 	svcpl	0x0065646f
     3a4:	5f74754f 	svcpl	0x0074754f
     3a8:	4500444f 	strmi	r4, [r0, #-1103]	; 0x44f
     3ac:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     3b0:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     3b4:	00726574 	rsbseq	r6, r2, r4, ror r5
     3b8:	44785262 	ldrbtmi	r5, [r8], #-610	; 0x262
     3bc:	00617461 	rsbeq	r7, r1, r1, ror #8
     3c0:	4f72624e 	svcmi	0x0072624e
     3c4:	67615066 	strbvs	r5, [r1, -r6, rrx]!
     3c8:	75760065 	ldrbvc	r0, [r6, #-101]!	; 0x65
     3cc:	54003233 	strpl	r3, [r0], #-563	; 0x233
     3d0:	505f4d49 	subspl	r4, pc, r9, asr #26
     3d4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     3d8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
     3dc:	414c4600 	cmpmi	ip, r0, lsl #12
     3e0:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
     3e4:	00595355 	subseq	r5, r9, r5, asr r3
     3e8:	52454944 	subpl	r4, r5, #1114112	; 0x110000
     3ec:	42535500 	subsmi	r5, r3, #0
     3f0:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     3f4:	38786548 	ldmdacc	r8!, {r3, r6, r8, sl, sp, lr}^
     3f8:	414c4600 	cmpmi	ip, r0, lsl #12
     3fc:	555f4853 	ldrbpl	r4, [pc, #-2131]	; fffffbb1 <SCS_BASE+0x1fff1bb1>
     400:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
     404:	5047006b 	subpl	r0, r7, fp, rrx
     408:	525f4f49 	subspl	r4, pc, #292	; 0x124
     40c:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
     410:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
     414:	61746144 	cmnvs	r4, r4, asr #2
     418:	00746942 	rsbseq	r6, r4, r2, asr #18
     41c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     420:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     424:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     428:	44410066 	strbmi	r0, [r1], #-102	; 0x66
     42c:	53455244 	movtpl	r5, #21060	; 0x5244
     430:	00444553 	subeq	r4, r4, r3, asr r5
     434:	5f4d4954 	svcpl	0x004d4954
     438:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0x552
     43c:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
     440:	6f436e6f 	svcvs	0x00436e6f
     444:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     448:	62670072 	rsbvs	r0, r7, #114	; 0x72
     44c:	73616c46 	cmnvc	r1, #17920	; 0x4600
     450:	776f4468 	strbvc	r4, [pc, -r8, ror #8]!
     454:	616f6c6e 	cmnvs	pc, lr, ror #24
     458:	61745364 	cmnvs	r4, r4, ror #6
     45c:	54007472 	strpl	r7, [r0], #-1138	; 0x472
     460:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     464:	4600646d 	strmi	r6, [r0], -sp, ror #8
     468:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     46c:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 2f8 <_Minimum_Stack_Size+0x1f8>
     470:	54454c50 	strbpl	r4, [r5], #-3152	; 0xc50
     474:	53550045 	cmppl	r5, #69	; 0x45
     478:	5f545241 	svcpl	0x00545241
     47c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     480:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     484:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     488:	74530065 	ldrbvc	r0, [r3], #-101	; 0x65
     48c:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     490:	706d6f43 	rsbvc	r6, sp, r3, asr #30
     494:	00657261 	rsbeq	r7, r5, r1, ror #4
     498:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
     49c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     4a0:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     4a4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     4a8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     4ac:	00657275 	rsbeq	r7, r5, r5, ror r2
     4b0:	41534944 	cmpmi	r3, r4, asr #18
     4b4:	00454c42 	subeq	r4, r5, r2, asr #24
     4b8:	5f434352 	svcpl	0x00434352
     4bc:	31425041 	cmpcc	r2, r1, asr #32
     4c0:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     4c4:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     4c8:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     4cc:	7500646d 	strvc	r6, [r0, #-1133]	; 0x46d
     4d0:	78526273 	ldmdavc	r2, {r0, r1, r4, r5, r6, r9, sp, lr}^
     4d4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     4d8:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
     4dc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     4e0:	65567465 	ldrbvs	r7, [r6, #-1125]	; 0x465
     4e4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     4e8:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     4ec:	70620065 	rsbvc	r0, r2, r5, rrx
     4f0:	00747344 	rsbseq	r7, r4, r4, asr #6
     4f4:	5f4d4954 	svcpl	0x004d4954
     4f8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     4fc:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
     500:	0065646f 	rsbeq	r6, r5, pc, ror #8
     504:	53557767 	cmppl	r5, #27000832	; 0x19c0000
     508:	52545241 	subspl	r5, r4, #268435460	; 0x10000004
     50c:	50646165 	rsbpl	r6, r4, r5, ror #2
     510:	55007274 	strpl	r7, [r0, #-628]	; 0x274
     514:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     518:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 520 <__Stack_Size+0x120>
     51c:	4d530065 	ldclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
     520:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
     524:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     528:	6f434553 	svcvs	0x00434553
     52c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     530:	41535500 	cmpmi	r3, r0, lsl #10
     534:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     538:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
     53c:	46657261 	strbtmi	r7, [r5], -r1, ror #4
     540:	43776f6c 	cmnmi	r7, #432	; 0x1b0
     544:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     548:	67006c6f 	strvs	r6, [r0, -pc, ror #24]
     54c:	69725777 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     550:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     554:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     558:	50646574 	rsbpl	r6, r4, r4, ror r5
     55c:	73656761 	cmnvc	r5, #25427968	; 0x1840000
     560:	574f5000 	strbpl	r5, [pc, -r0]
     564:	44455245 	strbmi	r5, [r5], #-581	; 0x245
     568:	414c4600 	cmpmi	ip, r0, lsl #12
     56c:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
     570:	006b636f 	rsbeq	r6, fp, pc, ror #6
     574:	6c6f6f62 	stclvs	15, cr6, [pc], #-392	; 3f4 <_Minimum_Stack_Size+0x2f4>
     578:	43435200 	movtmi	r5, #12800	; 0x3200
     57c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     580:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     584:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     588:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     58c:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
     590:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
     594:	756f4367 	strbvc	r4, [pc, #-871]!	; 235 <_Minimum_Stack_Size+0x135>
     598:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     59c:	5f736d31 	svcpl	0x00736d31
     5a0:	00647854 	rsbeq	r7, r4, r4, asr r8
     5a4:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     5a8:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     5ac:	6f6c6552 	svcvs	0x006c6552
     5b0:	67006461 	strvs	r6, [r0, -r1, ror #8]
     5b4:	46734962 	ldrbtmi	r4, [r3], -r2, ror #18
     5b8:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     5bc:	6b636f4c 	blvs	18dc2f4 <__Stack_Size+0x18dbef4>
     5c0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     5c4:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     5c8:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     5cc:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     5d0:	00657275 	rsbeq	r7, r5, r5, ror r2
     5d4:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     5d8:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     5dc:	73657250 	cmnvc	r5, #5
     5e0:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
     5e4:	78520072 	ldmdavc	r2, {r1, r4, r5, r6}^
     5e8:	66754244 	ldrbtvs	r4, [r5], -r4, asr #4
     5ec:	46726566 	ldrbtmi	r6, [r2], -r6, ror #10
     5f0:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     5f4:	0074736f 	rsbseq	r7, r4, pc, ror #6
     5f8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     5fc:	70757272 	rsbsvc	r7, r5, r2, ror r2
     600:	736d3174 	cmnvc	sp, #29
     604:	43435200 	movtmi	r5, #12800	; 0x3200
     608:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
     60c:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     610:	00676966 	rsbeq	r6, r7, r6, ror #18
     614:	74794262 	ldrbtvc	r4, [r9], #-610	; 0x262
     618:	564e0065 	strbpl	r0, [lr], -r5, rrx
     61c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     620:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     624:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     628:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
     62c:	65505f4d 	ldrbvs	r5, [r0, #-3917]	; 0xf4d
     630:	646f6972 	strbtvs	r6, [pc], #-2418	; 638 <__Stack_Size+0x238>
     634:	43435200 	movtmi	r5, #12800	; 0x3200
     638:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     63c:	6f43314b 	svcvs	0x0043314b
     640:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     644:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     648:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     64c:	6f007469 	svcvs	0x00007469
     650:	6f697470 	svcvs	0x00697470
     654:	6267006e 	rsbvs	r0, r7, #110	; 0x6e
     658:	4c584470 	cfldrdmi	mvd4, [r8], {112}	; 0x70
     65c:	61746144 	cmnvs	r4, r4, asr #2
     660:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     664:	47007265 	strmi	r7, [r0, -r5, ror #4]
     668:	5f4f4950 	svcpl	0x004f4950
     66c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     670:	5f46415f 	svcpl	0x0046415f
     674:	5400444f 	strpl	r4, [r0], #-1103	; 0x44f
     678:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     67c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     680:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     684:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     688:	74006e6f 	strvc	r6, [r0], #-3695	; 0xe6f
     68c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     690:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
     694:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
     698:	20432055 	subcs	r2, r3, r5, asr r0
     69c:	2e372e34 	mrccs	14, 1, r2, cr7, cr4, {1}
     6a0:	30322034 	eorscc	r2, r2, r4, lsr r0
     6a4:	39303331 	ldmdbcc	r0!, {r0, r4, r5, r8, r9, ip, sp}
     6a8:	28203331 	stmdacs	r0!, {r0, r4, r5, r8, r9, ip, sp}
     6ac:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0x572
     6b0:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     6b4:	52415b20 	subpl	r5, r1, #32768	; 0x8000
     6b8:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
     6bc:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
     6c0:	342d6465 	strtcc	r6, [sp], #-1125	; 0x465
     6c4:	622d375f 	eorvs	r3, sp, #24903680	; 0x17c0000
     6c8:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
     6cc:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0x68
     6d0:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     6d4:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
     6d8:	30363230 	eorscc	r3, r6, r0, lsr r2
     6dc:	43005d31 	movwmi	r5, #3377	; 0xd31
     6e0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     6e4:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     6e8:	4274754f 	rsbsmi	r7, r4, #331350016	; 0x13c00000
     6ec:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     6f0:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
     6f4:	5f485341 	svcpl	0x00485341
     6f8:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
     6fc:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
     700:	46007963 	strmi	r7, [r0], -r3, ror #18
     704:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     708:	6174535f 	cmnvs	r4, pc, asr r3
     70c:	00737574 	rsbseq	r7, r3, r4, ror r5
     710:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
     714:	5f6b6369 	svcpl	0x006b6369
     718:	6f435449 	svcvs	0x00435449
     71c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     720:	43435200 	movtmi	r5, #12800	; 0x3200
     724:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
     728:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     72c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     730:	43520067 	cmpmi	r2, #103	; 0x67
     734:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     738:	616c4674 	smcvs	50276	; 0xc464
     73c:	61745367 	cmnvs	r4, r7, ror #6
     740:	00737574 	rsbseq	r7, r3, r4, ror r5
     744:	4f495047 	svcmi	0x00495047
     748:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     74c:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     750:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     754:	50470066 	subpl	r0, r7, r6, rrx
     758:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 63c <__Stack_Size+0x23c>
     75c:	5f65646f 	svcpl	0x0065646f
     760:	004e4941 	subeq	r4, lr, r1, asr #18
     764:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     768:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     76c:	45520030 	ldrbmi	r0, [r2, #-48]	; 0x30
     770:	56524553 			; <UNDEFINED> instruction: 0x56524553
     774:	00314445 	eorseq	r4, r1, r5, asr #8
     778:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     77c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     780:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     784:	56524553 			; <UNDEFINED> instruction: 0x56524553
     788:	00334445 	eorseq	r4, r3, r5, asr #8
     78c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     790:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     794:	45520034 	ldrbmi	r0, [r2, #-52]	; 0x34
     798:	56524553 			; <UNDEFINED> instruction: 0x56524553
     79c:	00354445 	eorseq	r4, r5, r5, asr #8
     7a0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7a4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7a8:	68730036 	ldmdavs	r3!, {r1, r2, r4, r5}^
     7ac:	2074726f 	rsbscs	r7, r4, pc, ror #4
     7b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
     7b4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7b8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7bc:	45520038 	ldrbmi	r0, [r2, #-56]	; 0x38
     7c0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7c4:	00394445 	eorseq	r4, r9, r5, asr #8
     7c8:	4f495047 	svcmi	0x00495047
     7cc:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 7d4 <__Stack_Size+0x3d4>
     7d0:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     7d4:	0050505f 	subseq	r5, r0, pc, asr r0
     7d8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
     7dc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     7e0:	414d4400 	cmpmi	sp, r0, lsl #8
     7e4:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
     7e8:	5f485341 	svcpl	0x00485341
     7ec:	4f525245 	svcmi	0x00525245
     7f0:	47505f52 			; <UNDEFINED> instruction: 0x47505f52
     7f4:	53415000 	movtpl	r5, #4096	; 0x1000
     7f8:	00444553 	subeq	r4, r4, r3, asr r5
     7fc:	6f436267 	svcvs	0x00436267
     800:	00746e75 	rsbseq	r6, r4, r5, ror lr
     804:	63656843 	cmnvs	r5, #4390912	; 0x430000
     808:	6d69546b 	cfstrdvs	mvd5, [r9, #-428]!	; 0xfffffe54
     80c:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
     810:	41535500 	cmpmi	r3, r0, lsl #10
     814:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     818:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     81c:	00676966 	rsbeq	r6, r7, r6, ror #18
     820:	534c4146 	movtpl	r4, #49478	; 0xc146
     824:	77670045 	strbvc	r0, [r7, -r5, asr #32]!
     828:	41646e45 	cmnmi	r4, r5, asr #28
     82c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     830:	6f507373 	svcvs	0x00507373
     834:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     838:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     83c:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
     840:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     844:	53006769 	movwpl	r6, #1897	; 0x769
     848:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     84c:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
     850:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     854:	6d437265 	sfmvs	f7, 2, [r3, #-404]	; 0xfffffe6c
     858:	77670064 	strbvc	r0, [r7, -r4, rrx]!
     85c:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
     860:	64657669 	strbtvs	r7, [r5], #-1641	; 0x669
     864:	63656843 	cmnvs	r5, #4390912	; 0x430000
     868:	6d75536b 	ldclvs	3, cr5, [r5, #-428]!	; 0xfffffe54
     86c:	6d6f7246 	sfmvs	f7, 2, [pc, #-280]!	; 75c <__Stack_Size+0x35c>
     870:	74736f48 	ldrbtvc	r6, [r3], #-3912	; 0xf48
     874:	41535500 	cmpmi	r3, r0, lsl #10
     878:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     87c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     880:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     884:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     888:	79545f4f 	ldmdbvc	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     88c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     890:	50470066 	subpl	r0, r7, r6, rrx
     894:	6f4d4f49 	svcvs	0x004d4f49
     898:	545f6564 	ldrbpl	r6, [pc], #-1380	; 8a0 <__Stack_Size+0x4a0>
     89c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     8a0:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
     8a4:	525f4253 	subspl	r4, pc, #805306373	; 0x30000005
     8a8:	6e435f78 	mcrvs	15, 2, r5, cr3, cr8, {3}
     8ac:	43520074 	cmpmi	r2, #116	; 0x74
     8b0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     8b4:	53595374 	cmppl	r9, #-805306367	; 0xd0000001
     8b8:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     8bc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     8c0:	4e450065 	cdpmi	0, 4, cr0, cr5, cr5, {3}
     8c4:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
     8c8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     8cc:	52495f43 	subpl	r5, r9, #268	; 0x10c
     8d0:	61684351 	cmnvs	r8, r1, asr r3
     8d4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     8d8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     8dc:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
     8e0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     8e4:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     8e8:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
     8ec:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     8f0:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     8f4:	5500746e 	strpl	r7, [r0, #-1134]	; 0x46e
     8f8:	63566273 	cmpvs	r6, #805306375	; 0x30000007
     8fc:	73694470 	cmnvc	r9, #1879048192	; 0x70000000
     900:	6e6e6f63 	cdpvs	15, 6, cr6, cr14, cr3, {3}
     904:	00746365 	rsbseq	r6, r4, r5, ror #6
     908:	5f434352 	svcpl	0x00434352
     90c:	61656c43 	cmnvs	r5, r3, asr #24
     910:	616c4672 	smcvs	50274	; 0xc462
     914:	65530067 	ldrbvs	r0, [r3, #-103]	; 0x67
     918:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
     91c:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
     920:	00726f74 	rsbseq	r6, r2, r4, ror pc
     924:	58446267 	stmdapl	r4, {r0, r1, r2, r5, r6, r9, sp, lr}^
     928:	6972574c 	ldmdbvs	r2!, {r2, r3, r6, r8, r9, sl, ip, lr}^
     92c:	6f506574 	svcvs	0x00506574
     930:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     934:	53550072 	cmppl	r5, #114	; 0x72
     938:	78545f42 	ldmdavc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
     93c:	72745344 	rsbsvc	r5, r4, #268435457	; 0x10000001
     940:	00676e69 	rsbeq	r6, r7, r9, ror #28
     944:	5f4d4954 	svcpl	0x004d4954
     948:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     94c:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
     950:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     954:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     958:	78640065 	stmdavc	r4!, {r0, r2, r5, r6}^
     95c:	65675f6c 	strbvs	r5, [r7, #-3948]!	; 0xf6c
     960:	61625f74 	smcvs	9716	; 0x25f4
     964:	61726475 	cmnvs	r2, r5, ror r4
     968:	43006574 	movwmi	r6, #1396	; 0x574
     96c:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
     970:	45525547 	ldrbmi	r5, [r2, #-1351]	; 0x547
     974:	50470044 	subpl	r0, r7, r4, asr #32
     978:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     97c:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
     980:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     984:	75006665 	strvc	r6, [r0, #-1637]	; 0x665
     988:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
     98c:	2064656e 	rsbcs	r6, r4, lr, ror #10
     990:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
     994:	6d546200 	lfmvs	f6, 2, [r4, #-0]
     998:	50470070 	subpl	r0, r7, r0, ror r0
     99c:	535f4f49 	cmppl	pc, #292	; 0x124
     9a0:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
     9a4:	4d30355f 	cfldr32mi	mvfx3, [r0, #-380]!	; 0xfffffe84
     9a8:	55007a48 	strpl	r7, [r0, #-2632]	; 0xa48
     9ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     9b0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     9b4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     9b8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     9bc:	53006e6f 	movwpl	r6, #3695	; 0xe6f
     9c0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     9c4:	535f6b63 	cmppl	pc, #101376	; 0x18c00
     9c8:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
     9cc:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
     9d0:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
     9d4:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
     9d8:	4154535f 	cmpmi	r4, pc, asr r3
     9dc:	55004554 	strpl	r4, [r0, #-1364]	; 0x554
     9e0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     9e4:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     9e8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     9ec:	706d754a 	rsbvc	r7, sp, sl, asr #10
     9f0:	5f6f545f 	svcpl	0x006f545f
     9f4:	6c707041 	ldclvs	0, cr7, [r0], #-260	; 0xfffffefc
     9f8:	74616369 	strbtvc	r6, [r1], #-873	; 0x369
     9fc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     a00:	4349564e 	movtmi	r5, #38478	; 0x964e
     a04:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     a08:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     a0c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     a10:	55006e6f 	strpl	r6, [r0, #-3695]	; 0xe6f
     a14:	4e4f434e 	cdpmi	3, 4, cr4, cr15, cr14, {2}
     a18:	5443454e 	strbpl	r4, [r3], #-1358	; 0x54e
     a1c:	52004445 	andpl	r4, r0, #1157627904	; 0x45000000
     a20:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a24:	31444556 	cmpcc	r4, r6, asr r5
     a28:	45520030 	ldrbmi	r0, [r2, #-48]	; 0x30
     a2c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a30:	31314445 	teqcc	r1, r5, asr #8
     a34:	53455200 	movtpl	r5, #20992	; 0x5200
     a38:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a3c:	00323144 	eorseq	r3, r2, r4, asr #2
     a40:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     a44:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     a48:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
     a4c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a50:	31444556 	cmpcc	r4, r6, asr r5
     a54:	45520034 	ldrbmi	r0, [r2, #-52]	; 0x34
     a58:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a5c:	35314445 	ldrcc	r4, [r1, #-1093]!	; 0x445
     a60:	53455200 	movtpl	r5, #20992	; 0x5200
     a64:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a68:	00363144 	eorseq	r3, r6, r4, asr #2
     a6c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     a70:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     a74:	52003731 	andpl	r3, r0, #12845056	; 0xc40000
     a78:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a7c:	31444556 	cmpcc	r4, r6, asr r5
     a80:	45520038 	ldrbmi	r0, [r2, #-56]	; 0x38
     a84:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a88:	39314445 	ldmdbcc	r1!, {r0, r2, r6, sl, lr}
     a8c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     a90:	6f435f4f 	svcvs	0x00435f4f
     a94:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     a98:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
     a9c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     aa0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     aa4:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     aa8:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     aac:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     ab0:	564e0066 	strbpl	r0, [lr], -r6, rrx
     ab4:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     ab8:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     abc:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     ac0:	6275536c 	rsbsvs	r5, r5, #-1342177279	; 0xb0000001
     ac4:	6f697250 	svcvs	0x00697250
     ac8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     acc:	41535500 	cmpmi	r3, r0, lsl #10
     ad0:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
     ad4:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
     ad8:	43520079 	cmpmi	r2, #121	; 0x79
     adc:	50415f43 	subpl	r5, r1, r3, asr #30
     ae0:	65503242 	ldrbvs	r3, [r0, #-578]	; 0x242
     ae4:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     ae8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
     aec:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
     af0:	42535500 	subsmi	r5, r3, #0
     af4:	5f78525f 	svcpl	0x0078525f
     af8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     afc:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     b00:	6d726554 	cfldr64vs	mvdx6, [r2, #-336]!	; 0xfffffeb0
     b04:	74616e69 	strbtvc	r6, [r1], #-3689	; 0xe69
     b08:	53550065 	cmppl	r5, #101	; 0x65
     b0c:	78545f42 	ldmdavc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
     b10:	74794244 	ldrbtvc	r4, [r9], #-580	; 0x244
     b14:	43520065 	cmpmi	r2, #101	; 0x65
     b18:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
     b1c:	646d434c 	strbtvs	r4, [sp], #-844	; 0x34c
     b20:	75467000 	strbvc	r7, [r6, #-0]
     b24:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     b28:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     b2c:	545f4d49 	ldrbpl	r4, [pc], #-3401	; b34 <__Stack_Size+0x734>
     b30:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
     b34:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     b38:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
     b3c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     b40:	67006665 	strvs	r6, [r0, -r5, ror #12]
     b44:	6c614377 	stclvs	3, cr4, [r1], #-476	; 0xfffffe24
     b48:	616c7563 	cmnvs	ip, r3, ror #10
     b4c:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     b50:	6b636568 	blvs	18da0f8 <__Stack_Size+0x18d9cf8>
     b54:	006d7553 	rsbeq	r7, sp, r3, asr r5
     b58:	4349564e 	movtmi	r5, #38478	; 0x964e
     b5c:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
     b60:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
     b64:	6f724779 	svcvs	0x00724779
     b68:	6f437075 	svcvs	0x00437075
     b6c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     b70:	73552f00 	cmpvc	r5, #0
     b74:	2f737265 	svccs	0x00737265
     b78:	63616d69 	cmnvs	r1, #6720	; 0x1a40
     b7c:	7665442f 	strbtvc	r4, [r5], -pc, lsr #8
     b80:	706f6c65 	rsbvc	r6, pc, r5, ror #24
     b84:	6f726f2f 	svcvs	0x00726f2f
     b88:	532f6163 	teqpl	pc, #-1073741800	; 0xc0000018
     b8c:	6f52796b 	svcvs	0x0052796b
     b90:	2f726576 	svccs	0x00726576
     b94:	52796b53 	rsbspl	r6, r9, #84992	; 0x14c00
     b98:	7265766f 	rsbvc	r7, r5, #116391936	; 0x6f00000
     b9c:	6f72505f 	svcvs	0x0072505f
     ba0:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
     ba4:	6f422f73 	svcvs	0x00422f73
     ba8:	6f4c746f 	svcvs	0x004c746f
     bac:	72656461 	rsbvc	r6, r5, #1627389952	; 0x61000000
     bb0:	6f6f422f 	svcvs	0x006f422f
     bb4:	704f5f74 	subvc	r5, pc, r4, ror pc	; <UNPREDICTABLE>
     bb8:	4d436e65 	stclmi	14, cr6, [r3, #-404]	; 0xfffffe6c
     bbc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     bc0:	70535f4f 	subsvc	r5, r3, pc, asr #30
     bc4:	00646565 	rsbeq	r6, r4, r5, ror #10
     bc8:	72537062 	subsvc	r7, r3, #98	; 0x62
     bcc:	68730063 	ldmdavs	r3!, {r0, r1, r5, r6}^
     bd0:	2074726f 	rsbscs	r7, r4, pc, ror #4
     bd4:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     bd8:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     bdc:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     be0:	54544100 	ldrbpl	r4, [r4], #-256	; 0x100
     be4:	45484341 	strbmi	r4, [r8, #-833]	; 0x341
     be8:	616d0044 	cmnvs	sp, r4, asr #32
     bec:	46006e69 	strmi	r6, [r0], -r9, ror #28
     bf0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     bf4:	6172455f 	cmnvs	r2, pc, asr r5
     bf8:	61506573 	cmpvs	r0, r3, ror r5
     bfc:	4e006567 	cfsh32mi	mvfx6, mvfx0, #55
     c00:	5f434956 	svcpl	0x00434956
     c04:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     c08:	6e6e6168 	powvsez	f6, f6, #0.0
     c0c:	72506c65 	subsvc	r6, r0, #25856	; 0x6500
     c10:	706d6565 	rsbvc	r6, sp, r5, ror #10
     c14:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     c18:	6f697250 	svcvs	0x00697250
     c1c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     c20:	53555300 	cmppl	r5, #0
     c24:	444e4550 	strbmi	r4, [lr], #-1360	; 0x550
     c28:	47004445 	strmi	r4, [r0, -r5, asr #8]
     c2c:	5f4f4950 	svcpl	0x004f4950
     c30:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     c34:	5f4e495f 	svcpl	0x004e495f
     c38:	414f4c46 	cmpmi	pc, r6, asr #24
     c3c:	474e4954 	smlsldmi	r4, lr, r4, r9
     c40:	53455200 	movtpl	r5, #20992	; 0x5200
     c44:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     c48:	54003744 	strpl	r3, [r0], #-1860	; 0x744
     c4c:	505f4d49 	subspl	r4, pc, r9, asr #26
     c50:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     c54:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
     c58:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     c5c:	67006769 	strvs	r6, [r0, -r9, ror #14]
     c60:	4c584462 	cfldrdmi	mvd4, [r8], {98}	; 0x62
     c64:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     c68:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     c6c:	00726574 	rsbseq	r6, r2, r4, ror r5
     c70:	6d69546e 	cfstrdvs	mvd5, [r9, #-440]!	; 0xfffffe48
     c74:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
     c78:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     c7c:	6142656d 	cmpvs	r2, sp, ror #10
     c80:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
     c84:	48007469 	stmdami	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
     c88:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
     c8c:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
     c90:	61745370 	cmnvs	r4, r0, ror r3
     c94:	00737574 	rsbseq	r7, r3, r4, ror r5
     c98:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     c9c:	6f43676e 	svcvs	0x0043676e
     ca0:	55007970 	strpl	r7, [r0, #-2416]	; 0x970
     ca4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     ca8:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     cac:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     cb0:	0074696e 	rsbseq	r6, r4, lr, ror #18
     cb4:	524b434c 	subpl	r4, fp, #805306369	; 0x30000001
     cb8:	6c786400 	cfldrdvs	mvd6, [r8], #-0
     cbc:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     cc0:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
     cc4:	43324900 	teqmi	r2, #0
     cc8:	56455f32 			; <UNDEFINED> instruction: 0x56455f32
     ccc:	5152495f 	cmppl	r2, pc, asr r9
     cd0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     cd4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     cd8:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     cdc:	5f355f39 	svcpl	0x00355f39
     ce0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ce4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ce8:	50007265 	andpl	r7, r0, r5, ror #4
     cec:	53646e65 	cmnpl	r4, #1616	; 0x650
     cf0:	73004356 	movwvc	r4, #854	; 0x356
     cf4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     cf8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     cfc:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     d00:	4d440063 	stclmi	0, cr0, [r4, #-396]	; 0xfffffe74
     d04:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     d08:	6e6e6168 	powvsez	f6, f6, #0.0
     d0c:	5f346c65 	svcpl	0x00346c65
     d10:	52495f35 	subpl	r5, r9, #212	; 0xd4
     d14:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d18:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     d1c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     d20:	5f353149 	svcpl	0x00353149
     d24:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     d28:	61485152 	cmpvs	r8, r2, asr r1
     d2c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d30:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     d34:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
     d38:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
     d3c:	61485152 	cmpvs	r8, r2, asr r1
     d40:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d44:	41550072 	cmpmi	r5, r2, ror r0
     d48:	5f345452 	svcpl	0x00345452
     d4c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d50:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d54:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     d58:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
     d5c:	5f6d7261 	svcpl	0x006d7261
     d60:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d64:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d68:	54007265 	strpl	r7, [r0], #-613	; 0x265
     d6c:	5f384d49 	svcpl	0x00384d49
     d70:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     d74:	61485152 	cmpvs	r8, r2, asr r1
     d78:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     d7c:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     d80:	5f304954 	svcpl	0x00304954
     d84:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d88:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d8c:	44007265 	strmi	r7, [r0], #-613	; 0x265
     d90:	5f32414d 	svcpl	0x0032414d
     d94:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     d98:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     d9c:	5152495f 	cmppl	r2, pc, asr r9
     da0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     da4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     da8:	31433249 	cmpcc	r3, r9, asr #4
     dac:	5f56455f 	svcpl	0x0056455f
     db0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     db4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     db8:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     dbc:	61574253 	cmpvs	r7, r3, asr r2
     dc0:	7055656b 	subsvc	r6, r5, fp, ror #10
     dc4:	5152495f 	cmppl	r2, pc, asr r9
     dc8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     dcc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     dd0:	31414d44 	cmpcc	r1, r4, asr #26
     dd4:	6168435f 	cmnvs	r8, pc, asr r3
     dd8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     ddc:	52495f35 	subpl	r5, r9, #212	; 0xd4
     de0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     de4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     de8:	414d4400 	cmpmi	sp, r0, lsl #8
     dec:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     df0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     df4:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     df8:	61485152 	cmpvs	r8, r2, asr r1
     dfc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e00:	44410072 	strbmi	r0, [r1], #-114	; 0x72
     e04:	325f3143 	subscc	r3, pc, #-1073741808	; 0xc0000010
     e08:	5152495f 	cmppl	r2, pc, asr r9
     e0c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e10:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e14:	4f494453 	svcmi	0x00494453
     e18:	5152495f 	cmppl	r2, pc, asr r9
     e1c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e20:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e24:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     e28:	65525f54 	ldrbvs	r5, [r2, #-3924]	; 0xf54
     e2c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
     e30:	74614465 	strbtvc	r4, [r1], #-1125	; 0x465
     e34:	58450061 	stmdapl	r5, {r0, r5, r6}^
     e38:	5f334954 	svcpl	0x00334954
     e3c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e40:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e44:	53007265 	movwpl	r7, #613	; 0x265
     e48:	5f334950 	svcpl	0x00334950
     e4c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e50:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e54:	54007265 	strpl	r7, [r0], #-613	; 0x265
     e58:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     e5c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     e60:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
     e64:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     e68:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
     e6c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     e70:	52495f37 	subpl	r5, r9, #220	; 0xdc
     e74:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e78:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     e7c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     e80:	52495f33 	subpl	r5, r9, #204	; 0xcc
     e84:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e88:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     e8c:	42535500 	subsmi	r5, r3, #0
     e90:	5f50485f 	svcpl	0x0050485f
     e94:	5f4e4143 	svcpl	0x004e4143
     e98:	495f5854 	ldmdbmi	pc, {r2, r4, r6, fp, ip, lr}^	; <UNPREDICTABLE>
     e9c:	61485152 	cmpvs	r8, r2, asr r1
     ea0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ea4:	73550072 	cmpvc	r5, #114	; 0x72
     ea8:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     eac:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     eb0:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     eb4:	6f697470 	svcvs	0x00697470
     eb8:	5355006e 	cmppl	r5, #110	; 0x6e
     ebc:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     ec0:	5152495f 	cmppl	r2, pc, asr r9
     ec4:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     ec8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ecc:	5f4e4143 	svcpl	0x004e4143
     ed0:	5f454353 	svcpl	0x00454353
     ed4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ed8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     edc:	54007265 	strpl	r7, [r0], #-613	; 0x265
     ee0:	5f384d49 	svcpl	0x00384d49
     ee4:	5f475254 	svcpl	0x00475254
     ee8:	5f4d4f43 	svcpl	0x004d4f43
     eec:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     ef0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ef4:	54007265 	strpl	r7, [r0], #-613	; 0x265
     ef8:	5f364d49 	svcpl	0x00364d49
     efc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f00:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f04:	53007265 	movwpl	r7, #613	; 0x265
     f08:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     f0c:	61486b63 	cmpvs	r8, r3, ror #22
     f10:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f14:	61480072 	hvcvs	32770	; 0x8002
     f18:	61466472 	hvcvs	26178	; 0x6642
     f1c:	45746c75 	ldrbmi	r6, [r4, #-3189]!	; 0xc75
     f20:	70656378 	rsbvc	r6, r5, r8, ror r3
     f24:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f28:	43444100 	movtmi	r4, #16640	; 0x4100
     f2c:	52495f33 	subpl	r5, r9, #204	; 0xcc
     f30:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f34:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     f38:	44575700 	ldrbmi	r5, [r7], #-1792	; 0x700
     f3c:	52495f47 	subpl	r5, r9, #284	; 0x11c
     f40:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f44:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     f48:	494d4e00 	stmdbmi	sp, {r9, sl, fp, lr}^
     f4c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     f50:	6f697470 	svcvs	0x00697470
     f54:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     f58:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     f5c:	6e6e6168 	powvsez	f6, f6, #0.0
     f60:	5f316c65 	svcpl	0x00316c65
     f64:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f68:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f6c:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
     f70:	61467375 	hvcvs	26421	; 0x6735
     f74:	45746c75 	ldrbmi	r6, [r4, #-3189]!	; 0xc75
     f78:	70656378 	rsbvc	r6, r5, r8, ror r3
     f7c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f80:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     f84:	50555f38 	subspl	r5, r5, r8, lsr pc
     f88:	5152495f 	cmppl	r2, pc, asr r9
     f8c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f90:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f94:	314d4954 	cmpcc	sp, r4, asr r9
     f98:	5f43435f 	svcpl	0x0043435f
     f9c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     fa0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     fa4:	44007265 	strmi	r7, [r0], #-613	; 0x265
     fa8:	5f31414d 	svcpl	0x0031414d
     fac:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     fb0:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     fb4:	5152495f 	cmppl	r2, pc, asr r9
     fb8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fbc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fc0:	434d5346 	movtmi	r5, #54086	; 0xd346
     fc4:	5152495f 	cmppl	r2, pc, asr r9
     fc8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     fcc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     fd0:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     fd4:	52495f35 	subpl	r5, r9, #212	; 0xd4
     fd8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fdc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     fe0:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
     fe4:	5f524550 	svcpl	0x00524550
     fe8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     fec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     ff0:	54007265 	strpl	r7, [r0], #-613	; 0x265
     ff4:	5f314d49 	svcpl	0x00314d49
     ff8:	5f475254 	svcpl	0x00475254
     ffc:	5f4d4f43 	svcpl	0x004d4f43
    1000:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1004:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1008:	45007265 	strmi	r7, [r0, #-613]	; 0x265
    100c:	34495458 	strbcc	r5, [r9], #-1112	; 0x458
    1010:	5152495f 	cmppl	r2, pc, asr r9
    1014:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1018:	0072656c 	rsbseq	r6, r2, ip, ror #10
    101c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1020:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xf54
    1024:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1028:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    102c:	5f5f0073 	svcpl	0x005f0073
    1030:	43425355 	movtmi	r5, #9045	; 0x2355
    1034:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1038:	45005253 	strmi	r5, [r0, #-595]	; 0x253
    103c:	31495458 	cmpcc	r9, r8, asr r4
    1040:	5152495f 	cmppl	r2, pc, asr r9
    1044:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1048:	0072656c 	rsbseq	r6, r2, ip, ror #10
    104c:	31495053 	qdaddcc	r5, r3, r9
    1050:	5152495f 	cmppl	r2, pc, asr r9
    1054:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1058:	0072656c 	rsbseq	r6, r2, ip, ror #10
    105c:	5f425355 	svcpl	0x00425355
    1060:	435f504c 	cmpmi	pc, #76	; 0x4c
    1064:	525f4e41 	subspl	r4, pc, #1040	; 0x410
    1068:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
    106c:	61485152 	cmpvs	r8, r2, asr r1
    1070:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1074:	65440072 	strbvs	r0, [r4, #-114]	; 0x72
    1078:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
    107c:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
    1080:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
    1084:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1088:	61485152 	cmpvs	r8, r2, asr r1
    108c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1090:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1094:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    1098:	6e6e6168 	powvsez	f6, f6, #0.0
    109c:	5f366c65 	svcpl	0x00366c65
    10a0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10a4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10a8:	54007265 	strpl	r7, [r0], #-613	; 0x265
    10ac:	5f344d49 	svcpl	0x00344d49
    10b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10b4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10b8:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    10bc:	5f324332 	svcpl	0x00324332
    10c0:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    10c4:	61485152 	cmpvs	r8, r2, asr r1
    10c8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    10cc:	53550072 	cmppl	r5, #114	; 0x72
    10d0:	31545241 	cmpcc	r4, r1, asr #4
    10d4:	5152495f 	cmppl	r2, pc, asr r9
    10d8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10e0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    10e4:	52495f48 	subpl	r5, r9, #288	; 0x120
    10e8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10ec:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    10f0:	43324900 	teqmi	r2, #0
    10f4:	52455f31 	subpl	r5, r5, #196	; 0xc4
    10f8:	5152495f 	cmppl	r2, pc, asr r9
    10fc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1100:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1104:	5f4e4143 	svcpl	0x004e4143
    1108:	5f315852 	svcpl	0x00315852
    110c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1110:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1114:	53007265 	movwpl	r7, #613	; 0x265
    1118:	61484356 	cmpvs	r8, r6, asr r3
    111c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1120:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    1124:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
    1128:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    112c:	61485152 	cmpvs	r8, r2, asr r1
    1130:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1134:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    1138:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
    113c:	6e6e6168 	powvsez	f6, f6, #0.0
    1140:	5f326c65 	svcpl	0x00326c65
    1144:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1148:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    114c:	44007265 	strmi	r7, [r0], #-613	; 0x265
    1150:	5f31414d 	svcpl	0x0031414d
    1154:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1158:	346c656e 	strbtcc	r6, [ip], #-1390	; 0x56e
    115c:	5152495f 	cmppl	r2, pc, asr r9
    1160:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1164:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1168:	5f434352 	svcpl	0x00434352
    116c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1170:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1174:	44007265 	strmi	r7, [r0], #-613	; 0x265
    1178:	5f31414d 	svcpl	0x0031414d
    117c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1180:	316c656e 	cmncc	ip, lr, ror #10
    1184:	5152495f 	cmppl	r2, pc, asr r9
    1188:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    118c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1190:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1194:	52495f32 	subpl	r5, r9, #200	; 0xc8
    1198:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    119c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    11a0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    11a4:	52495f32 	subpl	r5, r9, #200	; 0xc8
    11a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    11b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    11b4:	50555f31 	subspl	r5, r5, r1, lsr pc
    11b8:	5152495f 	cmppl	r2, pc, asr r9
    11bc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    11c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
    11c4:	31414d44 	cmpcc	r1, r4, asr #26
    11c8:	6168435f 	cmnvs	r8, pc, asr r3
    11cc:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    11d0:	52495f37 	subpl	r5, r9, #220	; 0xdc
    11d4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    11dc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    11e0:	52495f35 	subpl	r5, r9, #212	; 0xd4
    11e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    11e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    11ec:	6d654d00 	stclvs	13, cr4, [r5, #-0]
    11f0:	616e614d 	cmnvs	lr, sp, asr #2
    11f4:	78456567 	stmdavc	r5, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
    11f8:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
    11fc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1200:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
    1204:	5152495f 	cmppl	r2, pc, asr r9
    1208:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    120c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1210:	5f445650 	svcpl	0x00445650
    1214:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    1218:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    121c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1220:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1224:	52495f32 	subpl	r5, r9, #200	; 0xc8
    1228:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    122c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1230:	62737500 	rsbsvs	r7, r3, #0
    1234:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
    1238:	00632e63 	rsbeq	r2, r3, r3, ror #28
    123c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1240:	5f6c6175 	svcpl	0x006c6175
    1244:	5f6d6f43 	svcpl	0x006d6f43
    1248:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    124c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1250:	56676e69 	strbtpl	r6, [r7], -r9, ror #28
    1254:	6f646e65 	svcvs	0x00646e65
    1258:	69560072 	ldmdbvs	r6, {r1, r4, r5, r6}^
    125c:	61757472 	cmnvs	r5, r2, ror r4
    1260:	6f435f6c 	svcvs	0x00435f6c
    1264:	6f505f6d 	svcvs	0x00505f6d
    1268:	445f7472 	ldrbmi	r7, [pc], #-1138	; 1270 <__Stack_Size+0xe70>
    126c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1270:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    1274:	70697263 	rsbvc	r7, r9, r3, ror #4
    1278:	00726f74 	rsbseq	r6, r2, r4, ror pc
    127c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1280:	5f6c6175 	svcpl	0x006c6175
    1284:	5f6d6f43 	svcpl	0x006d6f43
    1288:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    128c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1290:	4c676e69 	stclmi	14, cr6, [r7], #-420	; 0xfffffe5c
    1294:	49676e61 	stmdbmi	r7!, {r0, r5, r6, r9, sl, fp, sp, lr}^
    1298:	69560044 	ldmdbvs	r6, {r2, r6}^
    129c:	61757472 	cmnvs	r5, r2, ror r4
    12a0:	6f435f6c 	svcvs	0x00435f6c
    12a4:	6f505f6d 	svcvs	0x00505f6d
    12a8:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    12ac:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    12b0:	6f725067 	svcvs	0x00725067
    12b4:	74637564 	strbtvc	r7, [r3], #-1380	; 0x564
    12b8:	72695600 	rsbvc	r5, r9, #0
    12bc:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12c0:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 114c <__Stack_Size+0xd4c>
    12c4:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12c8:	6f435f74 	svcvs	0x00435f74
    12cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    12d0:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    12d4:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    12d8:	5600726f 	strpl	r7, [r0], -pc, ror #4
    12dc:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    12e0:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    12e4:	505f6d6f 	subspl	r6, pc, pc, ror #26
    12e8:	5f74726f 	svcpl	0x0074726f
    12ec:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    12f0:	6553676e 	ldrbvs	r6, [r3, #-1902]	; 0x76e
    12f4:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
    12f8:	33504500 	cmpcc	r0, #0
    12fc:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xf5f
    1300:	6c61435f 	stclvs	3, cr4, [r1], #-380	; 0xfffffe84
    1304:	6361626c 	cmnvs	r1, #-1073741818	; 0xc0000006
    1308:	7375006b 	cmnvc	r5, #107	; 0x6b
    130c:	6e655f62 	cdpvs	15, 6, cr5, cr5, cr2, {3}
    1310:	632e7064 	teqvs	lr, #100	; 0x64
    1314:	6c466c00 	mcrrvs	12, 0, r6, r6, cr0
    1318:	43687361 	cmnmi	r8, #-2080374783	; 0x84000001
    131c:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1320:	414c4600 	cmpmi	ip, r0, lsl #12
    1324:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1328:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    132c:	6f576d61 	svcvs	0x00576d61
    1330:	57006472 	smlsdxpl	r0, r2, r4, r6
    1334:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1338:	73616c46 	cmnvc	r1, #17920	; 0x4600
    133c:	00343668 	eorseq	r3, r4, r8, ror #12
    1340:	696e6946 	stmdbvs	lr!, {r1, r2, r6, r8, fp, sp, lr}^
    1344:	6f546873 	svcvs	0x00546873
    1348:	646e6553 	strbtvs	r6, [lr], #-1363	; 0x553
    134c:	42535500 	subsmi	r5, r3, #0
    1350:	4c49535f 	mcrrmi	3, 5, r5, r9, cr15
    1354:	6165525f 	cmnvs	r5, pc, asr r2
    1358:	50450064 	subpl	r0, r5, r4, rrx
    135c:	4e495f31 	mcrmi	15, 2, r5, cr9, cr1, {1}
    1360:	6c61435f 	stclvs	3, cr4, [r1], #-380	; 0xfffffe84
    1364:	6361626c 	cmnvs	r1, #-1073741818	; 0xc0000006
    1368:	4f53006b 	svcmi	0x0053006b
    136c:	61435f46 	cmpvs	r3, r6, asr #30
    1370:	61626c6c 	cmnvs	r2, ip, ror #24
    1374:	46006b63 	strmi	r6, [r0], -r3, ror #22
    1378:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
    137c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1380:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    1384:	52504574 	subspl	r4, r0, #486539264	; 0x1d000000
    1388:	6c615678 	stclvs	6, cr5, [r1], #-480	; 0xfffffe20
    138c:	6c006469 	cfstrsvs	mvf6, [r0], {105}	; 0x69
    1390:	52656854 	rsbpl	r6, r5, #5505024	; 0x540000
    1394:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    1398:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    139c:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    13a0:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    13a4:	4f52505f 	svcmi	0x0052505f
    13a8:	78520050 	ldmdavc	r2, {r4, r6}^
    13ac:	625f5045 	subsvs	r5, pc, #69	; 0x45
    13b0:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    13b4:	45700072 	ldrbmi	r0, [r0, #-114]!	; 0x72
    13b8:	746e4970 	strbtvc	r4, [lr], #-2416	; 0x970
    13bc:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xf5f
    13c0:	616c4300 	cmnvs	ip, r0, lsl #6
    13c4:	4e5f7373 	mrcmi	3, 2, r7, cr15, cr3, {3}
    13c8:	7461446f 	strbtvc	r4, [r1], #-1135	; 0x46f
    13cc:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    13d0:	00707574 	rsbseq	r7, r0, r4, ror r5
    13d4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    13d8:	505f6563 	subspl	r6, pc, r3, ror #10
    13dc:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    13e0:	00797472 	rsbseq	r7, r9, r2, ror r4
    13e4:	74734977 	ldrbtvc	r4, [r3], #-2423	; 0x977
    13e8:	525f0072 	subspl	r0, pc, #114	; 0x72
    13ec:	4c555345 	mrrcmi	3, 4, r5, r5, cr5	; <UNPREDICTABLE>
    13f0:	49620054 	stmdbmi	r2!, {r2, r4, r6}^
    13f4:	6150746e 	cmpvs	r0, lr, ror #8
    13f8:	4f536b63 	svcmi	0x00536b63
    13fc:	53550046 	cmppl	r5, #70	; 0x46
    1400:	55535f42 	ldrbpl	r5, [r3, #-3906]	; 0xf42
    1404:	53454343 	movtpl	r4, #21315	; 0x5343
    1408:	72500053 	subsvc	r0, r0, #83	; 0x53
    140c:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    1410:	74535f73 	ldrbvc	r5, [r3], #-3955	; 0xf73
    1414:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1418:	54554f5f 	ldrbpl	r4, [r5], #-3935	; 0xf5f
    141c:	70457000 	subvc	r7, r5, r0
    1420:	5f746e49 	svcpl	0x00746e49
    1424:	55004e49 	strpl	r4, [r0, #-3657]	; 0xe49
    1428:	555f4253 	ldrbpl	r4, [pc, #-595]	; 11dd <__Stack_Size+0xddd>
    142c:	5055534e 	subspl	r5, r5, lr, asr #6
    1430:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    1434:	62737500 	rsbsvs	r7, r3, #0
    1438:	7473695f 	ldrbtvc	r6, [r3], #-2399	; 0x95f
    143c:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1440:	73616c43 	cmnvc	r1, #17152	; 0x4300
    1444:	61445f73 	hvcvs	17907	; 0x45f3
    1448:	535f6174 	cmppl	pc, #29
    144c:	70757465 	rsbsvc	r7, r5, r5, ror #8
    1450:	616c4300 	cmnvs	ip, r0, lsl #6
    1454:	475f7373 			; <UNDEFINED> instruction: 0x475f7373
    1458:	495f7465 	ldmdbmi	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    145c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1460:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    1464:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1468:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
    146c:	6f725000 	svcvs	0x00725000
    1470:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1474:	6174535f 	cmnvs	r4, pc, asr r3
    1478:	5f737574 	svcpl	0x00737574
    147c:	43004e49 	movwmi	r4, #3657	; 0xe49
    1480:	4c5f5254 	lfmmi	f5, 2, [pc], {84}	; 0x54
    1484:	53550050 	cmppl	r5, #80	; 0x50
    1488:	4f4e5f42 	svcmi	0x004e5f42
    148c:	45525f54 	ldrbmi	r5, [r2, #-3924]	; 0xf54
    1490:	00594441 	subseq	r4, r9, r1, asr #8
    1494:	5f425355 	svcpl	0x00425355
    1498:	4f525245 	svcmi	0x00525245
    149c:	53550052 	cmppl	r5, #82	; 0x52
    14a0:	65526242 	ldrbvs	r6, [r2, #-578]	; 0x242
    14a4:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    14a8:	6f630074 	svcvs	0x00630074
    14ac:	6174736d 	cmnvs	r4, sp, ror #6
    14b0:	65746574 	ldrbvs	r6, [r4, #-1396]!	; 0x574
    14b4:	6600706d 	strvs	r7, [r0], -sp, rrx
    14b8:	616d726f 	cmnvs	sp, pc, ror #4
    14bc:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    14c0:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    14c4:	61745378 	cmnvs	r4, r8, ror r3
    14c8:	00737574 	rsbseq	r7, r3, r4, ror r5
    14cc:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    14d0:	70795450 	rsbsvc	r5, r9, r0, asr r4
    14d4:	6e4f0065 	cdpvs	0, 4, cr0, cr15, cr5, {3}
    14d8:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    14dc:	70697263 	rsbvc	r7, r9, r3, ror #4
    14e0:	00726f74 	rsbseq	r6, r2, r4, ror pc
    14e4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    14e8:	41785250 	cmnmi	r8, r0, asr r2
    14ec:	00726464 	rsbseq	r6, r2, r4, ror #8
    14f0:	4553555f 	ldrbmi	r5, [r3, #-1375]	; 0x55f
    14f4:	54535f52 	ldrbpl	r5, [r3], #-3922	; 0xf52
    14f8:	41444e41 	cmpmi	r4, r1, asr #28
    14fc:	525f4452 	subspl	r4, pc, #1375731712	; 0x52000000
    1500:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    1504:	00535453 	subseq	r5, r3, r3, asr r4
    1508:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    150c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1510:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1514:	70007375 	andvc	r7, r0, r5, ror r3
    1518:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    151c:	70797479 	rsbsvc	r7, r9, r9, ror r4
    1520:	53550065 	cmppl	r5, #101	; 0x65
    1524:	49535f42 	ldmdbmi	r3, {r1, r6, r8, r9, sl, fp, ip, lr}^
    1528:	6e495f4c 	cdpvs	15, 4, cr5, cr9, cr12, {2}
    152c:	5f007469 	svcpl	0x00007469
    1530:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
    1534:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
    1538:	004f464e 	subeq	r4, pc, lr, asr #12
    153c:	5f627375 	svcpl	0x00627375
    1540:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
    1544:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
    1548:	535f7465 	cmppl	pc, #1694498816	; 0x65000000
    154c:	61697265 	cmnvs	r9, r5, ror #4
    1550:	6d754e6c 	ldclvs	14, cr4, [r5, #-432]!	; 0xfffffe50
    1554:	42535500 	subsmi	r5, r3, #0
    1558:	646e4977 	strbtvs	r4, [lr], #-2423	; 0x977
    155c:	00737865 	rsbseq	r7, r3, r5, ror #16
    1560:	656e696c 	strbvs	r6, [lr, #-2412]!	; 0x96c
    1564:	69646f63 	stmdbvs	r4!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, lr}^
    1568:	5600676e 	strpl	r6, [r0], -lr, ror #14
    156c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1570:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1574:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1578:	5f74726f 	svcpl	0x0074726f
    157c:	61446f4e 	cmpvs	r4, lr, asr #30
    1580:	535f6174 	cmppl	pc, #29
    1584:	70757465 	rsbsvc	r7, r5, r5, ror #8
    1588:	444e4500 	strbmi	r4, [lr], #-1280	; 0x500
    158c:	4e494f50 	mcrmi	15, 2, r4, cr9, cr0, {2}
    1590:	45525f54 	ldrbmi	r5, [r2, #-3924]	; 0xf54
    1594:	49504943 	ldmdbmi	r0, {r0, r1, r6, r8, fp, lr}^
    1598:	00544e45 	subseq	r4, r4, r5, asr #28
    159c:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    15a0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    15a4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    15a8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    15ac:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    15b0:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    15b4:	61757472 	cmnvs	r5, r2, ror r4
    15b8:	6f435f6c 	svcvs	0x00435f6c
    15bc:	6f505f6d 	svcvs	0x00505f6d
    15c0:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    15c4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    15c8:	5f627355 	svcpl	0x00627355
    15cc:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    15d0:	00687467 	rsbeq	r7, r8, r7, ror #8
    15d4:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    15d8:	616d726f 	cmnvs	sp, pc, ror #4
    15dc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    15e0:	72745300 	rsbsvc	r5, r4, #0
    15e4:	5f676e69 	svcpl	0x00676e69
    15e8:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    15ec:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    15f0:	6200726f 	andvs	r7, r0, #-268435450	; 0xf0000006
    15f4:	61727469 	cmnvs	r2, r9, ror #8
    15f8:	44006574 	strmi	r6, [r0], #-1396	; 0x574
    15fc:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1600:	61545f65 	cmpvs	r4, r5, ror #30
    1604:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1608:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    160c:	41785450 	cmnmi	r8, r0, asr r4
    1610:	00726464 	rsbseq	r6, r2, r4, ror #8
    1614:	4345525f 	movtmi	r5, #21087	; 0x525f
    1618:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    161c:	545f544e 	ldrbpl	r5, [pc], #-1102	; 1624 <__Stack_Size+0x1224>
    1620:	00455059 	subeq	r5, r5, r9, asr r0
    1624:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    1628:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    162c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1630:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    1634:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1638:	6144726f 	cmpvs	r4, pc, ror #4
    163c:	56006174 			; <UNDEFINED> instruction: 0x56006174
    1640:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1644:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1648:	505f6d6f 	subspl	r6, pc, pc, ror #26
    164c:	5f74726f 	svcpl	0x0074726f
    1650:	4c746547 	cfldr64mi	mvdx6, [r4], #-284	; 0xfffffee4
    1654:	43656e69 	cmnmi	r5, #1680	; 0x690
    1658:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    165c:	65530067 	ldrbvs	r0, [r3, #-103]	; 0x67
    1660:	41544274 	cmpmi	r4, r4, ror r2
    1664:	00454c42 	subeq	r4, r5, r2, asr #24
    1668:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    166c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1670:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1674:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1678:	73550065 	cmpvc	r5, #101	; 0x65
    167c:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    1680:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1684:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1688:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    168c:	00737365 	rsbseq	r7, r3, r5, ror #6
    1690:	77425355 	smlsldvc	r5, r2, r5, r3
    1694:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1698:	56007365 	strpl	r7, [r0], -r5, ror #6
    169c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    16a0:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    16a4:	505f6d6f 	subspl	r6, pc, pc, ror #26
    16a8:	5f74726f 	svcpl	0x0074726f
    16ac:	44746547 	ldrbtmi	r6, [r4], #-1351	; 0x547
    16b0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    16b4:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    16b8:	70697263 	rsbvc	r7, r9, r3, ror #4
    16bc:	00726f74 	rsbseq	r6, r2, r4, ror pc
    16c0:	61746f54 	cmnvs	r4, r4, asr pc
    16c4:	6e455f6c 	cdpvs	15, 4, cr5, cr5, cr12, {3}
    16c8:	696f7064 	stmdbvs	pc!, {r2, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
    16cc:	5600746e 	strpl	r7, [r0], -lr, ror #8
    16d0:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    16d4:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    16d8:	505f6d6f 	subspl	r6, pc, pc, ror #26
    16dc:	5f74726f 	svcpl	0x0074726f
    16e0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    16e4:	65440074 	strbvs	r0, [r4, #-116]	; 0x74
    16e8:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16ec:	726f7470 	rsbvc	r7, pc, #1879048192	; 0x70000000
    16f0:	7a69535f 	bvc	1a56474 <__Stack_Size+0x1a56074>
    16f4:	65530065 	ldrbvs	r0, [r3, #-101]	; 0x65
    16f8:	52504574 	subspl	r4, r0, #486539264	; 0x1d000000
    16fc:	61745378 	cmnvs	r4, r8, ror r3
    1700:	00737574 	rsbseq	r7, r3, r4, ror r5
    1704:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1708:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    170c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1710:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1714:	6f697461 	svcvs	0x00697461
    1718:	7355006e 	cmpvc	r5, #110	; 0x6e
    171c:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    1720:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    1724:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1728:	00656361 	rsbeq	r6, r5, r1, ror #6
    172c:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    1730:	6956006f 	ldmdbvs	r6, {r0, r1, r2, r3, r5, r6}^
    1734:	61757472 	cmnvs	r5, r2, ror r4
    1738:	6f435f6c 	svcvs	0x00435f6c
    173c:	6f505f6d 	svcvs	0x00505f6d
    1740:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1744:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1748:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    174c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1750:	00737365 	rsbseq	r7, r3, r5, ror #6
    1754:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1758:	445f6563 	ldrbmi	r6, [pc], #-1379	; 1760 <__Stack_Size+0x1360>
    175c:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1760:	6f747069 	svcvs	0x00747069
    1764:	65520072 	ldrbvs	r0, [r2, #-114]	; 0x72
    1768:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    176c:	006f4e74 	rsbeq	r4, pc, r4, ror lr	; <UNPREDICTABLE>
    1770:	77425355 	smlsldvc	r5, r2, r5, r3
    1774:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1778:	00736874 	rsbseq	r6, r3, r4, ror r8
    177c:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1780:	5f746e65 	svcpl	0x00746e65
    1784:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1788:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    178c:	6f697461 	svcvs	0x00697461
    1790:	4544006e 	strbmi	r0, [r4, #-110]	; 0x6e
    1794:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1798:	4345525f 	movtmi	r5, #21087	; 0x525f
    179c:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    17a0:	7700544e 	strvc	r5, [r0, -lr, asr #8]
    17a4:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    17a8:	56003065 	strpl	r3, [r0], -r5, rrx
    17ac:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    17b0:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    17b4:	505f6d6f 	subspl	r6, pc, pc, ror #26
    17b8:	5f74726f 	svcpl	0x0074726f
    17bc:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
    17c0:	43656e69 	cmnmi	r5, #1680	; 0x690
    17c4:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    17c8:	75430067 	strbvc	r0, [r3, #-103]	; 0x67
    17cc:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    17d0:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    17d4:	66726574 			; <UNDEFINED> instruction: 0x66726574
    17d8:	00656361 	rsbeq	r6, r5, r1, ror #6
    17dc:	454e4f50 	strbmi	r4, [lr, #-3920]	; 0xf50
    17e0:	5345445f 	movtpl	r4, #21599	; 0x545f
    17e4:	50495243 	subpl	r5, r9, r3, asr #4
    17e8:	00524f54 	subseq	r4, r2, r4, asr pc
    17ec:	61746f54 	cmnvs	r4, r4, asr pc
    17f0:	6f435f6c 	svcvs	0x00435f6c
    17f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17f8:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    17fc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1800:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    1804:	006e4f72 	rsbeq	r4, lr, r2, ror pc
    1808:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    180c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1810:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1814:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1818:	6f697461 	svcvs	0x00697461
    181c:	6956006e 	ldmdbvs	r6, {r1, r2, r3, r5, r6}^
    1820:	61757472 	cmnvs	r5, r2, ror r4
    1824:	6f435f6c 	svcvs	0x00435f6c
    1828:	6f505f6d 	svcvs	0x00505f6d
    182c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1830:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1834:	6e495f73 	mcrvs	15, 2, r5, cr9, cr3, {3}
    1838:	72754300 	rsbsvc	r4, r5, #0
    183c:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1840:	746c415f 	strbtvc	r4, [ip], #-351	; 0x15f
    1844:	616e7265 	cmnvs	lr, r5, ror #4
    1848:	65536574 	ldrbvs	r6, [r3, #-1396]	; 0x574
    184c:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    1850:	455f0067 	ldrbmi	r0, [pc, #-103]	; 17f1 <__Stack_Size+0x13f1>
    1854:	4f50444e 	svcmi	0x0050444e
    1858:	5f544e49 	svcpl	0x00544e49
    185c:	4f464e49 	svcmi	0x00464e49
    1860:	72695600 	rsbvc	r5, r9, #0
    1864:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1868:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 16f4 <__Stack_Size+0x12f4>
    186c:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    1870:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1874:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1878:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    187c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    1880:	43006e6f 	movwmi	r6, #3695	; 0xe6f
    1884:	5279706f 	rsbspl	r7, r9, #111	; 0x6f
    1888:	6974756f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^
    188c:	6400656e 	strvs	r6, [r0], #-1390	; 0x56e
    1890:	74617461 	strbtvc	r7, [r1], #-1121	; 0x461
    1894:	00657079 	rsbeq	r7, r5, r9, ror r0
    1898:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
    189c:	00454349 	subeq	r4, r5, r9, asr #6
    18a0:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    18a4:	536c6f72 	cmnpl	ip, #456	; 0x1c8
    18a8:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    18ac:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    18b0:	41465245 	cmpmi	r6, r5, asr #4
    18b4:	525f4543 	subspl	r4, pc, #281018368	; 0x10c00000
    18b8:	50494345 	subpl	r4, r9, r5, asr #6
    18bc:	544e4549 	strbpl	r4, [lr], #-1353	; 0x549
    18c0:	706f4300 	rsbvc	r4, pc, r0, lsl #6
    18c4:	74614479 	strbtvc	r4, [r1], #-1145	; 0x479
    18c8:	73550061 	cmpvc	r5, #97	; 0x61
    18cc:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
    18d0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    18d4:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    18d8:	00657275 	rsbeq	r7, r5, r5, ror r2
    18dc:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    18e0:	5f6c6175 	svcpl	0x006c6175
    18e4:	5f6d6f43 	svcpl	0x006d6f43
    18e8:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    18ec:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    18f0:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    18f4:	6544676e 	strbvs	r6, [r4, #-1902]	; 0x76e
    18f8:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    18fc:	726f7470 	rsbvc	r7, pc, #1879048192	; 0x70000000
    1900:	42535500 	subsmi	r5, r3, #0
    1904:	65526d62 	ldrbvs	r6, [r2, #-3426]	; 0xd62
    1908:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    190c:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1910:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    1914:	61757472 	cmnvs	r5, r2, ror r4
    1918:	6f435f6c 	svcvs	0x00435f6c
    191c:	6f505f6d 	svcvs	0x00505f6d
    1920:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1924:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1928:	754f5f73 	strbvc	r5, [pc, #-3955]	; 9bd <__Stack_Size+0x5bd>
    192c:	6c430074 	mcrrvs	0, 7, r0, r3, cr4
    1930:	5f726165 	svcpl	0x00726165
    1934:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1938:	4f5f7375 	svcmi	0x005f7375
    193c:	56007475 			; <UNDEFINED> instruction: 0x56007475
    1940:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1944:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1948:	505f6d6f 	subspl	r6, pc, pc, ror #26
    194c:	5f74726f 	svcpl	0x0074726f
    1950:	5f746547 	svcpl	0x00746547
    1954:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1958:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    195c:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xf65
    1960:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    1964:	65440067 	strbvs	r0, [r4, #-103]	; 0x67
    1968:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    196c:	666e495f 			; <UNDEFINED> instruction: 0x666e495f
    1970:	7443006f 	strbvc	r0, [r3], #-111	; 0x6f
    1974:	495f6c72 	ldmdbmi	pc, {r1, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1978:	006f666e 	rsbeq	r6, pc, lr, ror #12
    197c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1980:	445f6769 	ldrbmi	r6, [pc], #-1897	; 1988 <__Stack_Size+0x1588>
    1984:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1988:	6f747069 	svcvs	0x00747069
    198c:	75430072 	strbvc	r0, [r3, #-114]	; 0x72
    1990:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1994:	65465f74 	strbvs	r5, [r6, #-3956]	; 0xf74
    1998:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    199c:	73550065 	cmpvc	r5, #101	; 0x65
    19a0:	4f775f62 	svcmi	0x00775f62
    19a4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    19a8:	73550074 	cmpvc	r5, #116	; 0x74
    19ac:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    19b0:	6e457465 	cdpvs	4, 4, cr7, cr5, cr5, {3}
    19b4:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    19b8:	6546746e 	strbvs	r7, [r6, #-1134]	; 0x46e
    19bc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    19c0:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    19c4:	61757472 	cmnvs	r5, r2, ror r4
    19c8:	6f435f6c 	svcvs	0x00435f6c
    19cc:	6f505f6d 	svcvs	0x00505f6d
    19d0:	445f7472 	ldrbmi	r7, [pc], #-1138	; 19d8 <__Stack_Size+0x15d8>
    19d4:	5f617461 	svcpl	0x00617461
    19d8:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    19dc:	69560070 	ldmdbvs	r6, {r4, r5, r6}^
    19e0:	61757472 	cmnvs	r5, r2, ror r4
    19e4:	6f435f6c 	svcvs	0x00435f6c
    19e8:	6f505f6d 	svcvs	0x00505f6d
    19ec:	475f7472 			; <UNDEFINED> instruction: 0x475f7472
    19f0:	6f437465 	svcvs	0x00437465
    19f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19f8:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    19fc:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1a00:	4f00726f 	svcmi	0x0000726f
    1a04:	52454854 	subpl	r4, r5, #5505024	; 0x540000
    1a08:	4345525f 	movtmi	r5, #21087	; 0x525f
    1a0c:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    1a10:	7500544e 	strvc	r5, [r0, #-1102]	; 0x44e
    1a14:	755f3631 	ldrbvc	r3, [pc, #-1585]	; 13eb <__Stack_Size+0xfeb>
    1a18:	494c0038 	stmdbmi	ip, {r3, r4, r5}^
    1a1c:	435f454e 	cmpmi	pc, #327155712	; 0x13800000
    1a20:	4e49444f 	cdpmi	4, 4, cr4, cr9, cr15, {2}
    1a24:	65530047 	ldrbvs	r0, [r3, #-71]	; 0x47
    1a28:	52504574 	subspl	r4, r0, #486539264	; 0x1d000000
    1a2c:	756f4378 	strbvc	r4, [pc, #-888]!	; 16bc <__Stack_Size+0x12bc>
    1a30:	5000746e 	andpl	r7, r0, lr, ror #8
    1a34:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
    1a38:	0066664f 	rsbeq	r6, r6, pc, asr #12
    1a3c:	54746e49 	ldrbtpl	r6, [r4], #-3657	; 0xe49
    1a40:	696e556f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, lr}^
    1a44:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    1a48:	42535500 	subsmi	r5, r3, #0
    1a4c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1a50:	5300632e 	movwpl	r6, #814	; 0x32e
    1a54:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    1a58:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1a5c:	65440072 	strbvs	r0, [r4, #-114]	; 0x72
    1a60:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1a64:	7265535f 	rsbvc	r5, r5, #2080374785	; 0x7c000001
    1a68:	316c6169 	cmncc	ip, r9, ror #2
    1a6c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1a70:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    1a74:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1a78:	654e0074 	strbvs	r0, [lr, #-116]	; 0x74
    1a7c:	61745377 	cmnvs	r4, r7, ror r3
    1a80:	77006574 	smlsdxvc	r0, r4, r5, r6
    1a84:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1a88:	70757272 	rsbsvc	r7, r5, r2, ror r2
    1a8c:	614d5f74 	hvcvs	54772	; 0xd5f4
    1a90:	44006b73 	strmi	r6, [r0], #-2931	; 0xb73
    1a94:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1a98:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xf65
    1a9c:	6c616972 	stclvs	9, cr6, [r1], #-456	; 0xfffffe38
    1aa0:	65440030 	strbvs	r0, [r4, #-48]	; 0x30
    1aa4:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1aa8:	7265535f 	rsbvc	r5, r5, #2080374785	; 0x7c000001
    1aac:	326c6169 	rsbcc	r6, ip, #1073741850	; 0x4000001a
    1ab0:	42535500 	subsmi	r5, r3, #0
    1ab4:	6261435f 	rsbvs	r4, r1, #2080374785	; 0x7c000001
    1ab8:	435f656c 	cmpmi	pc, #452984832	; 0x1b000000
    1abc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1ac0:	53550067 	cmppl	r5, #103	; 0x67
    1ac4:	78545f42 	ldmdavc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
    1ac8:	6174535f 	cmnvs	r4, pc, asr r3
    1acc:	55006574 	strpl	r6, [r0, #-1396]	; 0x574
    1ad0:	63566273 	cmpvs	r6, #805306375	; 0x30000007
    1ad4:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1ad8:	7463656e 	strbtvc	r6, [r3], #-1390	; 0x56e
    1adc:	65735500 	ldrbvs	r5, [r3, #-1280]!	; 0x500
    1ae0:	506f5472 	rsbpl	r5, pc, r2, ror r4	; <UNPREDICTABLE>
    1ae4:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    1ae8:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1aec:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
    1af0:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1af4:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    1af8:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
    1afc:	61760064 	cmnvs	r6, r4, rrx
    1b00:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1b04:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1b08:	78525f54 	ldmdavc	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    1b0c:	6e656c5f 	mcrvs	12, 3, r6, cr5, cr15, {2}
    1b10:	00687467 	rsbeq	r7, r8, r7, ror #8
    1b14:	66756270 			; <UNDEFINED> instruction: 0x66756270
    1b18:	414c4600 	cmpmi	ip, r0, lsl #12
    1b1c:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    1b20:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1b24:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b28:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1b2c:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    1b30:	424f0061 	submi	r0, pc, #97	; 0x61
    1b34:	4f54535f 	svcmi	0x0054535f
    1b38:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    1b3c:	5f485341 	svcpl	0x00485341
    1b40:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1b44:	74704f65 	ldrbtvc	r4, [r0], #-3941	; 0xf65
    1b48:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1b4c:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    1b50:	61657200 	cmnvs	r5, r0, lsl #4
    1b54:	74756f64 	ldrbtvc	r6, [r5], #-3940	; 0xf64
    1b58:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    1b5c:	46007375 			; <UNDEFINED> instruction: 0x46007375
    1b60:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b64:	74614c5f 	strbtvc	r4, [r1], #-3167	; 0xc5f
    1b68:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1b6c:	414c4600 	cmpmi	ip, r0, lsl #12
    1b70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1b74:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    1b78:	74656665 	strbtvc	r6, [r5], #-1637	; 0x665
    1b7c:	75426863 	strbvc	r6, [r2, #-2147]	; 0x863
    1b80:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1b84:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1b88:	64007375 	strvs	r7, [r0], #-885	; 0x375
    1b8c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    1b90:	62696c00 	rsbvs	r6, r9, #0
    1b94:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1b98:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    1b9c:	31663233 	cmncc	r6, r3, lsr r2
    1ba0:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    1ba4:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1ba8:	5700632e 	strpl	r6, [r0, -lr, lsr #6]
    1bac:	00525052 	subseq	r5, r2, r2, asr r0
    1bb0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1bb4:	72455f48 	subvc	r5, r5, #288	; 0x120
    1bb8:	41657361 	cmnmi	r5, r1, ror #6
    1bbc:	61506c6c 	cmpvs	r0, ip, ror #24
    1bc0:	00736567 	rsbseq	r6, r3, r7, ror #10
    1bc4:	30505257 	subscc	r5, r0, r7, asr r2
    1bc8:	50525700 	subspl	r5, r2, r0, lsl #14
    1bcc:	52570031 	subspl	r0, r7, #49	; 0x31
    1bd0:	57003250 	smlsdpl	r0, r0, r2, r3
    1bd4:	00335052 	eorseq	r5, r3, r2, asr r0
    1bd8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1bdc:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    1be0:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
    1be4:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
    1be8:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    1bec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bf0:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1bf4:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1bf8:	4f006574 	svcmi	0x00006574
    1bfc:	454b5450 	strbmi	r5, [fp, #-1104]	; 0x450
    1c00:	46005259 			; <UNDEFINED> instruction: 0x46005259
    1c04:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c08:	6573555f 	ldrbvs	r5, [r3, #-1375]!	; 0x55f
    1c0c:	74704f72 	ldrbtvc	r4, [r0], #-3954	; 0xf72
    1c10:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1c14:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
    1c18:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c1c:	424f0067 	submi	r0, pc, #103	; 0x67
    1c20:	4457495f 	ldrbmi	r4, [r7], #-2399	; 0x95f
    1c24:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1c28:	5f485341 	svcpl	0x00485341
    1c2c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1c30:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1c34:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1c38:	6f697463 	svcvs	0x00697463
    1c3c:	6c66006e 	stclvs	0, cr0, [r6], #-440	; 0xfffffe48
    1c40:	73687361 	cmnvc	r8, #-2080374783	; 0x84000001
    1c44:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c48:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    1c4c:	61747374 	cmnvs	r4, r4, ror r3
    1c50:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c54:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1c58:	6464415f 	strbtvs	r4, [r4], #-351	; 0x15f
    1c5c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1c60:	50525700 	subspl	r5, r2, r0, lsl #14
    1c64:	61445f33 	cmpvs	r4, r3, lsr pc
    1c68:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1c6c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c70:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c74:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1c78:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1c7c:	57007375 	smlsdxpl	r0, r5, r3, r7
    1c80:	5f315052 	svcpl	0x00315052
    1c84:	61746144 	cmnvs	r4, r4, asr #2
    1c88:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
    1c8c:	74756f65 	ldrbtvc	r6, [r5], #-3941	; 0xf65
    1c90:	414c4600 	cmpmi	ip, r0, lsl #12
    1c94:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c98:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
    1c9c:	754f6461 	strbvc	r6, [pc, #-1121]	; 1843 <__Stack_Size+0x1443>
    1ca0:	6f725074 	svcvs	0x00725074
    1ca4:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1ca8:	536e6f69 	cmnpl	lr, #420	; 0x1a4
    1cac:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1cb0:	424f0073 	submi	r0, pc, #115	; 0x73
    1cb4:	4454535f 	ldrbmi	r5, [r4], #-863	; 0x35f
    1cb8:	57005942 	strpl	r5, [r0, -r2, asr #18]
    1cbc:	5f305052 	svcpl	0x00305052
    1cc0:	61746144 	cmnvs	r4, r4, asr #2
    1cc4:	414c4600 	cmpmi	ip, r0, lsl #12
    1cc8:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    1ccc:	43666c61 	cmnmi	r6, #24832	; 0x6100
    1cd0:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
    1cd4:	65636341 	strbvs	r6, [r3, #-833]!	; 0x341
    1cd8:	46007373 			; <UNDEFINED> instruction: 0x46007373
    1cdc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ce0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1ce4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1ce8:	4f007375 	svcmi	0x00007375
    1cec:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
    1cf0:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1cf4:	4c460066 	mcrrmi	0, 6, r0, r6, cr6
    1cf8:	5f485341 	svcpl	0x00485341
    1cfc:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    1d00:	6c637943 	stclvs	9, cr7, [r3], #-268	; 0xfffffef4
    1d04:	63634165 	cmnvs	r3, #1073741849	; 0x40000019
    1d08:	43737365 	cmnmi	r3, #-1811939327	; 0x94000001
    1d0c:	4600646d 	strmi	r6, [r0], -sp, ror #8
    1d10:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d14:	6f72505f 	svcvs	0x0072505f
    1d18:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    1d1c:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1d20:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d24:	61446574 	hvcvs	18004	; 0x4654
    1d28:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1d2c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d30:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1d34:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1d38:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1d3c:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d40:	46006574 			; <UNDEFINED> instruction: 0x46006574
    1d44:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d48:	6f72505f 	svcvs	0x0072505f
    1d4c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    1d50:	666c6148 	strbtvs	r6, [ip], -r8, asr #2
    1d54:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    1d58:	414c4600 	cmpmi	ip, r0, lsl #12
    1d5c:	465f4853 			; <UNDEFINED> instruction: 0x465f4853
    1d60:	0047414c 	subeq	r4, r7, ip, asr #2
    1d64:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1d68:	6e455f48 	cdpvs	15, 4, cr5, cr5, cr8, {2}
    1d6c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1d70:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1d74:	6f725065 	svcvs	0x00725065
    1d78:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1d7c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1d80:	52455355 	subpl	r5, r5, #1409286145	; 0x54000001
    1d84:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d88:	44003061 	strmi	r3, [r0], #-97	; 0x61
    1d8c:	31617461 	cmncc	r1, r1, ror #8
    1d90:	414c4600 	cmpmi	ip, r0, lsl #12
    1d94:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d98:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    1d9c:	414c4600 	cmpmi	ip, r0, lsl #12
    1da0:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    1da4:	45520054 	ldrbmi	r0, [r2, #-84]	; 0x54
    1da8:	56524553 			; <UNDEFINED> instruction: 0x56524553
    1dac:	46004445 	strmi	r4, [r0], -r5, asr #8
    1db0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1db4:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1db8:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1dbc:	414c4600 	cmpmi	ip, r0, lsl #12
    1dc0:	575f4853 			; <UNDEFINED> instruction: 0x575f4853
    1dc4:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
    1dc8:	614c726f 	cmpvs	ip, pc, ror #4
    1dcc:	704f7473 	subvc	r7, pc, r3, ror r4	; <UNPREDICTABLE>
    1dd0:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
    1dd4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1dd8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1ddc:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1de0:	74656665 	strbtvc	r6, [r5], #-1637	; 0x665
    1de4:	75426863 	strbvc	r6, [r2, #-2147]	; 0x863
    1de8:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1dec:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1df0:	6e455f47 	cdpvs	15, 4, cr5, cr5, cr7, {2}
    1df4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1df8:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1dfc:	72505f47 	subsvc	r5, r0, #284	; 0x11c
    1e00:	61637365 	cmnvs	r3, r5, ror #6
    1e04:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1e08:	2f62696c 	svccs	0x0062696c
    1e0c:	2f637273 	svccs	0x00637273
    1e10:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1e14:	30316632 	eorscc	r6, r1, r2, lsr r6
    1e18:	77695f78 			; <UNDEFINED> instruction: 0x77695f78
    1e1c:	632e6764 	teqvs	lr, #26214400	; 0x1900000
    1e20:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e24:	65525f47 	ldrbvs	r5, [r2, #-3911]	; 0xf47
    1e28:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    1e2c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1e30:	00726574 	rsbseq	r6, r2, r4, ror r5
    1e34:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e38:	414c465f 	cmpmi	ip, pc, asr r6
    1e3c:	57490047 	strbpl	r0, [r9, -r7, asr #32]
    1e40:	575f4744 	ldrbpl	r4, [pc, -r4, asr #14]
    1e44:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1e48:	65636341 	strbvs	r6, [r3, #-833]!	; 0x341
    1e4c:	49007373 	stmdbmi	r0, {r0, r1, r4, r5, r6, r8, r9, ip, sp, lr}
    1e50:	5f474457 	svcpl	0x00474457
    1e54:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1e58:	5367616c 	cmnpl	r7, #27
    1e5c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1e60:	57490073 	smlsldxpl	r0, r9, r3, r0
    1e64:	545f4744 	ldrbpl	r4, [pc], #-1860	; 1e6c <__Stack_Size+0x1a6c>
    1e68:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1e6c:	70006665 	andvc	r6, r0, r5, ror #12
    1e70:	6f706e69 	svcvs	0x00706e69
    1e74:	69420073 	stmdbvs	r2, {r0, r1, r4, r5, r6}^
    1e78:	45535f74 	ldrbmi	r5, [r3, #-3956]	; 0xf74
    1e7c:	50470054 	subpl	r0, r7, r4, asr r0
    1e80:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1e84:	4f646165 	svcmi	0x00646165
    1e88:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    1e8c:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    1e90:	50470061 	subpl	r0, r7, r1, rrx
    1e94:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; f53 <__Stack_Size+0xb53>
    1e98:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    1e9c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1ea0:	6d437475 	cfstrdvs	mvd7, [r3, #-468]	; 0xfffffe2c
    1ea4:	50470064 	subpl	r0, r7, r4, rrx
    1ea8:	535f4f49 	cmppl	pc, #292	; 0x124
    1eac:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    1eb0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1eb4:	69420074 	stmdbvs	r2, {r2, r4, r5, r6}^
    1eb8:	6c615674 	stclvs	6, cr5, [r1], #-464	; 0xfffffe30
    1ebc:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    1ec0:	5345525f 	movtpl	r5, #21087	; 0x525f
    1ec4:	47005445 	strmi	r5, [r0, -r5, asr #8]
    1ec8:	5f4f4950 	svcpl	0x004f4950
    1ecc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1ed0:	74694265 	strbtvc	r4, [r9], #-613	; 0x265
    1ed4:	62696c00 	rsbvs	r6, r9, #0
    1ed8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1edc:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    1ee0:	31663233 	cmncc	r6, r3, lsr r2
    1ee4:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    1ee8:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1eec:	58450063 	stmdapl	r5, {r0, r1, r5, r6}^
    1ef0:	52434954 	subpl	r4, r3, #1376256	; 0x150000
    1ef4:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1ef8:	6b73616d 	blvs	1cda4b4 <__Stack_Size+0x1cda0b4>
    1efc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f00:	6f505f4f 	svcvs	0x00505f4f
    1f04:	6f537472 	svcvs	0x00537472
    1f08:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    1f0c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f10:	65445f4f 	strbvs	r5, [r4, #-3919]	; 0xf4f
    1f14:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1f18:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f1c:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    1f20:	4f746e65 	svcmi	0x00746e65
    1f24:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    1f28:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1f2c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f30:	4f495047 	svcmi	0x00495047
    1f34:	6d65525f 	sfmvs	f5, 2, [r5, #-380]!	; 0xfffffe84
    1f38:	74007061 	strvc	r7, [r0], #-97	; 0x61
    1f3c:	6572706d 	ldrbvs	r7, [r2, #-109]!	; 0x6d
    1f40:	6f500067 	svcvs	0x00500067
    1f44:	61567472 	cmpvs	r6, r2, ror r4
    1f48:	7563006c 	strbvc	r0, [r3, #-108]!	; 0x6c
    1f4c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1f50:	646f6d74 	strbtvs	r6, [pc], #-3444	; 1f58 <__Stack_Size+0x1b58>
    1f54:	50470065 	subpl	r0, r7, r5, rrx
    1f58:	505f4f49 	subspl	r4, pc, r9, asr #30
    1f5c:	6f536e69 	svcvs	0x00536e69
    1f60:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    1f64:	43435200 	movtmi	r5, #12800	; 0x3200
    1f68:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1f6c:	72655032 	rsbvc	r5, r5, #50	; 0x32
    1f70:	52687069 	rsbpl	r7, r8, #105	; 0x69
    1f74:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    1f78:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1f7c:	4f495047 	svcmi	0x00495047
    1f80:	6165525f 	cmnvs	r5, pc, asr r2
    1f84:	706e4964 	rsbvc	r4, lr, r4, ror #18
    1f88:	61447475 	hvcvs	18245	; 0x4745
    1f8c:	74006174 	strvc	r6, [r0], #-372	; 0x174
    1f90:	616d706d 	cmnvs	sp, sp, rrx
    1f94:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1f98:	5f4f4950 	svcpl	0x004f4950
    1f9c:	4c6e6950 	stclmi	9, cr6, [lr], #-320	; 0xfffffec0
    1fa0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1fa4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fa8:	75630067 	strbvc	r0, [r3, #-103]!	; 0x67
    1fac:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1fb0:	6e697074 	mcrvs	0, 3, r7, cr9, cr4, {3}
    1fb4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fb8:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1fbc:	00657469 	rsbeq	r7, r5, r9, ror #8
    1fc0:	31706d74 	cmncc	r0, r4, ror sp
    1fc4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fc8:	58455f4f 	stmdapl	r5, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fcc:	694c4954 	stmdbvs	ip, {r2, r4, r6, r8, fp, lr}^
    1fd0:	6f43656e 	svcvs	0x0043656e
    1fd4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1fd8:	49464100 	stmdbmi	r6, {r8, lr}^
    1fdc:	79545f4f 	ldmdbvc	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fe0:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1fe4:	69420066 	stmdbvs	r2, {r1, r2, r5, r6}^
    1fe8:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    1fec:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1ff0:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
    1ff4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ff8:	4700784f 	strmi	r7, [r0, -pc, asr #16]
    1ffc:	5f4f4950 	svcpl	0x004f4950
    2000:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2004:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2008:	45007463 	strmi	r7, [r0, #-1123]	; 0x463
    200c:	00524356 	subseq	r4, r2, r6, asr r3
    2010:	4f495047 	svcmi	0x00495047
    2014:	6165525f 	cmnvs	r5, pc, asr r2
    2018:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    201c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    2020:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    2024:	47007469 	strmi	r7, [r0, -r9, ror #8]
    2028:	5f4f4950 	svcpl	0x004f4950
    202c:	4f494641 	svcmi	0x00494641
    2030:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2034:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    2038:	00524241 	subseq	r4, r2, r1, asr #4
    203c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2040:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2044:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    2048:	61684351 	cmnvs	r8, r1, asr r3
    204c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2050:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2054:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2058:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    205c:	5f434956 	svcpl	0x00434956
    2060:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2064:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2068:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    206c:	5f434956 	svcpl	0x00434956
    2070:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2074:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    2078:	6550746e 	ldrbvs	r7, [r0, #-1134]	; 0x46e
    207c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2080:	51524967 	cmppl	r2, r7, ror #18
    2084:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2088:	006c656e 	rsbeq	r6, ip, lr, ror #10
    208c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2090:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2094:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2098:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
    209c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    20a0:	73795300 	cmnvc	r9, #0
    20a4:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    20a8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    20ac:	75537265 	ldrbvc	r7, [r3, #-613]	; 0x265
    20b0:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    20b4:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    20b8:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    20bc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    20c0:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    20c4:	53414d49 	movtpl	r4, #7497	; 0x1d49
    20c8:	6d74004b 	ldclvs	0, cr0, [r4, #-300]!	; 0xfffffed4
    20cc:	65727070 	ldrbvs	r7, [r2, #-112]!	; 0x70
    20d0:	62696c00 	rsbvs	r6, r9, #0
    20d4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    20d8:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    20dc:	31663233 	cmncc	r6, r3, lsr r2
    20e0:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    20e4:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    20e8:	564e0063 	strbpl	r0, [lr], -r3, rrx
    20ec:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    20f0:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    20f4:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20f8:	004b5341 	subeq	r5, fp, r1, asr #6
    20fc:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
    2100:	64646174 	strbtvs	r6, [r4], #-372	; 0x174
    2104:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    2108:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    210c:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2110:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2114:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    2118:	5072656c 	rsbspl	r6, r2, ip, ror #10
    211c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2120:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2124:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2128:	5f5f0067 	svcpl	0x005f0067
    212c:	42746547 	rsbsmi	r6, r4, #297795584	; 0x11c00000
    2130:	50455341 	subpl	r5, r5, r1, asr #6
    2134:	4e004952 	mcrmi	9, 0, r4, cr0, cr2, {2}
    2138:	5f434956 	svcpl	0x00434956
    213c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2140:	44495550 	strbmi	r5, [r9], #-1360	; 0x550
    2144:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2148:	72505f43 	subsvc	r5, r0, #268	; 0x10c
    214c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2150:	72477974 	subvc	r7, r7, #1900544	; 0x1d0000
    2154:	0070756f 	rsbseq	r7, r0, pc, ror #10
    2158:	4349564e 	movtmi	r5, #38478	; 0x964e
    215c:	5345525f 	movtpl	r5, #21087	; 0x525f
    2160:	41465445 	cmpmi	r6, r5, asr #8
    2164:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    2168:	004b5341 	subeq	r5, fp, r1, asr #6
    216c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2170:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2174:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    2178:	41746e65 	cmnmi	r4, r5, ror #28
    217c:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    2180:	6e614865 	cdpvs	8, 6, cr4, cr1, cr5, {3}
    2184:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2188:	73795300 	cmnvc	r9, #0
    218c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2190:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2194:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    2198:	00525343 	subseq	r5, r2, r3, asr #6
    219c:	52455352 	subpl	r5, r5, #1207959553	; 0x48000001
    21a0:	31444556 	cmpcc	r4, r6, asr r5
    21a4:	535f5f00 	cmppl	pc, #0
    21a8:	41465445 	cmpmi	r6, r5, asr #8
    21ac:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    21b0:	004b5341 	subeq	r5, fp, r1, asr #6
    21b4:	4349564e 	movtmi	r5, #38478	; 0x964e
    21b8:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    21bc:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
    21c0:	726f4365 	rsbvc	r4, pc, #-1811939327	; 0x94000001
    21c4:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    21c8:	4e007465 	cdpmi	4, 0, cr7, cr0, cr5, {3}
    21cc:	5f434956 	svcpl	0x00434956
    21d0:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    21d4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    21d8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    21dc:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    21e0:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    21e4:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    21e8:	61745374 	cmnvs	r4, r4, ror r3
    21ec:	00737574 	rsbseq	r7, r3, r4, ror r5
    21f0:	4349564e 	movtmi	r5, #38478	; 0x964e
    21f4:	5341425f 	movtpl	r4, #4703	; 0x125f
    21f8:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    21fc:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    2200:	42004749 	andmi	r4, r0, #19136512	; 0x1240000
    2204:	00524146 	subseq	r4, r2, r6, asr #2
    2208:	4349564e 	movtmi	r5, #38478	; 0x964e
    220c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2210:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    2214:	6e6e6168 	powvsez	f6, f6, #0.0
    2218:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    221c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2220:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2224:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2228:	00736f70 	rsbseq	r6, r3, r0, ror pc
    222c:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
    2230:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2234:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
    2238:	73795374 	cmnvc	r9, #-805306367	; 0xd0000001
    223c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2240:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2244:	65507265 	ldrbvs	r7, [r0, #-613]	; 0x265
    2248:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    224c:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2250:	52494100 	subpl	r4, r9, #0
    2254:	49005243 	stmdbmi	r0, {r0, r1, r6, r9, ip, lr}
    2258:	00525043 	subseq	r5, r2, r3, asr #32
    225c:	41425f5f 	cmpmi	r2, pc, asr pc
    2260:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2264:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    2268:	00474946 	subeq	r4, r7, r6, asr #18
    226c:	53445f5f 	movtpl	r5, #20319	; 0x4f5f
    2270:	48530042 	ldmdami	r3, {r1, r6}^
    2274:	53005250 	movwpl	r5, #592	; 0x250
    2278:	52534348 	subspl	r4, r3, #536870913	; 0x20000001
    227c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2280:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2284:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2288:	564e0066 	strbpl	r0, [lr], -r6, rrx
    228c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2290:	41427465 	cmpmi	r2, r5, ror #8
    2294:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2298:	5f5f0049 	svcpl	0x005f0049
    229c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    22a0:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    22a4:	414d544c 	cmpmi	sp, ip, asr #8
    22a8:	4d004b53 	vstrmi	d4, [r0, #-332]	; 0xfffffeb4
    22ac:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
    22b0:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    22b4:	00627573 	rsbeq	r7, r2, r3, ror r5
    22b8:	4349564e 	movtmi	r5, #38478	; 0x964e
    22bc:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    22c0:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    22c4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    22c8:	6f437265 	svcvs	0x00437265
    22cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22d0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    22d4:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    22d8:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    22dc:	6f43504c 	svcvs	0x0043504c
    22e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22e4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    22e8:	74535f43 	ldrbvc	r5, [r3], #-3907	; 0xf43
    22ec:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    22f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    22f4:	45434900 	strbmi	r4, [r3, #-2304]	; 0x900
    22f8:	6d740052 	ldclvs	0, cr0, [r4, #-328]!	; 0xfffffeb8
    22fc:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
    2300:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2304:	54560079 	ldrbpl	r0, [r6], #-121	; 0x79
    2308:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
    230c:	00525053 	subseq	r5, r2, r3, asr r0
    2310:	52534644 	subspl	r4, r3, #71303168	; 0x4400000
    2314:	53464800 	movtpl	r4, #26624	; 0x6800
    2318:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    231c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2320:	41465445 	cmpmi	r6, r5, asr #8
    2324:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    2328:	004b5341 	subeq	r5, fp, r1, asr #6
    232c:	32706d74 	rsbscc	r6, r0, #7424	; 0x1d00
    2330:	45534900 	ldrbmi	r4, [r3, #-2304]	; 0x900
    2334:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2338:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    233c:	61467465 	cmpvs	r6, r5, ror #8
    2340:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    2344:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2348:	6f537265 	svcvs	0x00537265
    234c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2350:	43530073 	cmpmi	r3, #115	; 0x73
    2354:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2358:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    235c:	564e0066 	strbpl	r0, [lr], -r6, rrx
    2360:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2364:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2368:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    236c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    2370:	5072656c 	rsbspl	r6, r2, ip, ror #10
    2374:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2378:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    237c:	61745374 	cmnvs	r4, r4, ror r3
    2380:	00737574 	rsbseq	r7, r3, r4, ror r5
    2384:	4349564e 	movtmi	r5, #38478	; 0x964e
    2388:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    238c:	79537261 	ldmdbvc	r3, {r0, r5, r6, r9, ip, sp, lr}^
    2390:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2394:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    2398:	5072656c 	rsbspl	r6, r2, ip, ror #10
    239c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    23a0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    23a4:	75760074 	ldrbvc	r0, [r6, #-116]!	; 0x74
    23a8:	00323363 	eorseq	r3, r2, r3, ror #6
    23ac:	6c756166 	ldfvse	f6, [r5], #-408	; 0xfffffe68
    23b0:	756f7374 	strbvc	r7, [pc, #-884]!	; 2044 <__Stack_Size+0x1c44>
    23b4:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    23b8:	73795300 	cmnvc	r9, #0
    23bc:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    23c0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    23c4:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    23c8:	706d6565 	rsbvc	r6, sp, r5, ror #10
    23cc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    23d0:	6f697250 	svcvs	0x00697250
    23d4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    23d8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    23dc:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    23e0:	51524974 	cmppl	r2, r4, ror r9
    23e4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    23e8:	506c656e 	rsbpl	r6, ip, lr, ror #10
    23ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    23f0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    23f4:	61745374 	cmnvs	r4, r4, ror r3
    23f8:	00737574 	rsbseq	r7, r3, r4, ror r5
    23fc:	4349564e 	movtmi	r5, #38478	; 0x964e
    2400:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
    2404:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2408:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    240c:	72507765 	subsvc	r7, r0, #26476544	; 0x1940000
    2410:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2414:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    2418:	5f434956 	svcpl	0x00434956
    241c:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
    2420:	00626154 	rsbeq	r6, r2, r4, asr r1
    2424:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    2428:	72696576 	rsbvc	r6, r9, #494927872	; 0x1d800000
    242c:	61747371 	cmnvs	r4, r1, ror r3
    2430:	00737574 	rsbseq	r7, r3, r4, ror r5
    2434:	45535f5f 	ldrbmi	r5, [r3, #-3935]	; 0xf5f
    2438:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    243c:	4b53414d 	blmi	14d2978 <__Stack_Size+0x14d2578>
    2440:	53464100 	movtpl	r4, #24832	; 0x6100
    2444:	61680052 	qdsubvs	r0, r2, r8
    2448:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    244c:	73616d72 	cmnvc	r1, #7296	; 0x1c80
    2450:	5f5f006b 	svcpl	0x005f006b
    2454:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2458:	49525054 	ldmdbmi	r2, {r2, r4, r6, ip, lr}^
    245c:	4b53414d 	blmi	14d2998 <__Stack_Size+0x14d2598>
    2460:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    2464:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    2468:	646f4d72 	strbtvs	r4, [pc], #-3442	; 2470 <__Stack_Size+0x2070>
    246c:	564e0065 	strbpl	r0, [lr], -r5, rrx
    2470:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2474:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2478:	61684351 	cmnvs	r8, r1, asr r3
    247c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2480:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    2484:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    2488:	61745374 	cmnvs	r4, r4, ror r3
    248c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2490:	4349564e 	movtmi	r5, #38478	; 0x964e
    2494:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    2498:	0074696e 	rsbseq	r6, r4, lr, ror #18
    249c:	646e6570 	strbtvs	r6, [lr], #-1392	; 0x570
    24a0:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    24a4:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    24a8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    24ac:	43435200 	movtmi	r5, #12800	; 0x3200
    24b0:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    24b4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    24b8:	42504100 	subsmi	r4, r0, #0
    24bc:	54535231 	ldrbpl	r5, [r3], #-561	; 0x231
    24c0:	43520052 	cmpmi	r2, #82	; 0x52
    24c4:	43485f43 	movtmi	r5, #36675	; 0x8f43
    24c8:	52004b4c 	andpl	r4, r0, #77824	; 0x13000
    24cc:	415f4343 	cmpmi	pc, r3, asr #6
    24d0:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    24d4:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    24d8:	00676966 	rsbeq	r6, r7, r6, ror #18
    24dc:	5f434352 	svcpl	0x00434352
    24e0:	61656c43 	cmnvs	r5, r3, asr #24
    24e4:	50544972 	subspl	r4, r4, r2, ror r9
    24e8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    24ec:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    24f0:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
    24f4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    24f8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    24fc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2500:	5f783031 	svcpl	0x00783031
    2504:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2508:	43520063 	cmpmi	r2, #99	; 0x63
    250c:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    2510:	43520045 	cmpmi	r2, #69	; 0x45
    2514:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2518:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    251c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2520:	44420073 	strbmi	r0, [r2], #-115	; 0x73
    2524:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    2528:	415f4343 	cmpmi	pc, r3, asr #6
    252c:	50324250 	eorspl	r4, r2, r0, asr r2
    2530:	70697265 	rsbvc	r7, r9, r5, ror #4
    2534:	43520068 	cmpmi	r2, #104	; 0x68
    2538:	43505f43 	cmpmi	r0, #268	; 0x10c
    253c:	00324b4c 	eorseq	r4, r2, ip, asr #22
    2540:	5f434352 	svcpl	0x00434352
    2544:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2548:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
    254c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2550:	43520066 	cmpmi	r2, #102	; 0x66
    2554:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    2558:	6c754d4c 	ldclvs	13, cr4, [r5], #-304	; 0xfffffed0
    255c:	43435200 	movtmi	r5, #12800	; 0x3200
    2560:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    2564:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    2568:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    256c:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2570:	4300646d 	movwmi	r6, #1133	; 0x46d
    2574:	00524746 	subseq	r4, r2, r6, asr #14
    2578:	4b4c4348 	blmi	13132a0 <__Stack_Size+0x1312ea0>
    257c:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    2580:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2584:	41007963 	tstmi	r0, r3, ror #18
    2588:	45314250 	ldrmi	r4, [r1, #-592]!	; 0x250
    258c:	5200524e 	andpl	r5, r0, #-536870908	; 0xe0000004
    2590:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 248c <__Stack_Size+0x208c>
    2594:	6f434f43 	svcvs	0x00434f43
    2598:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    259c:	43435200 	movtmi	r5, #12800	; 0x3200
    25a0:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    25a4:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    25a8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    25ac:	43520065 	cmpmi	r2, #101	; 0x65
    25b0:	50415f43 	subpl	r5, r1, r3, asr #30
    25b4:	65503142 	ldrbvs	r3, [r0, #-322]	; 0x142
    25b8:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    25bc:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    25c0:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    25c4:	43435200 	movtmi	r5, #12800	; 0x3200
    25c8:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    25cc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    25d0:	6c700067 	ldclvs	0, cr0, [r0], #-412	; 0xfffffe64
    25d4:	6c756d6c 	ldclvs	13, cr6, [r5], #-432	; 0xfffffe50
    25d8:	4352006c 	cmpmi	r2, #108	; 0x6c
    25dc:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    25e0:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    25e4:	42504100 	subsmi	r4, r0, #0
    25e8:	54535232 	ldrbpl	r5, [r3], #-562	; 0x232
    25ec:	43520052 	cmpmi	r2, #82	; 0x52
    25f0:	50415f43 	subpl	r5, r1, r3, asr #30
    25f4:	65503142 	ldrbvs	r3, [r0, #-322]	; 0x142
    25f8:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    25fc:	6c6c7000 	stclvs	0, cr7, [ip], #-0
    2600:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    2604:	41006563 	tstmi	r0, r3, ror #10
    2608:	4e454248 	cdpmi	2, 4, cr4, cr5, cr8, {2}
    260c:	74730052 	ldrbtvc	r0, [r3], #-82	; 0x52
    2610:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2614:	00676572 	rsbeq	r6, r7, r2, ror r5
    2618:	32425041 	subcc	r5, r2, #65	; 0x41
    261c:	00524e45 	subseq	r4, r2, r5, asr #28
    2620:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    2624:	43705574 	cmnmi	r0, #486539264	; 0x1d000000
    2628:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    262c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    2630:	425f4343 	subsmi	r4, pc, #201326593	; 0xc000001
    2634:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
    2638:	73655270 	cmnvc	r5, #7
    263c:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    2640:	43520064 	cmpmi	r2, #100	; 0x64
    2644:	64415f43 	strbvs	r5, [r1], #-3907	; 0xf43
    2648:	7473756a 	ldrbtvc	r7, [r3], #-1386	; 0x56a
    264c:	43495348 	movtmi	r5, #37704	; 0x9348
    2650:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    2654:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    2658:	61566e6f 	cmpvs	r6, pc, ror #28
    265c:	0065756c 	rsbeq	r7, r5, ip, ror #10
    2660:	43434441 	movtmi	r4, #13377	; 0x3441
    2664:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2668:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    266c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2670:	43435200 	movtmi	r5, #12800	; 0x3200
    2674:	414c465f 	cmpmi	ip, pc, asr r6
    2678:	43520047 	cmpmi	r2, #71	; 0x47
    267c:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    2680:	756f534c 	strbvc	r5, [pc, #-844]!	; 233c <__Stack_Size+0x1f3c>
    2684:	00656372 	rsbeq	r6, r5, r2, ror r3
    2688:	5f434352 	svcpl	0x00434352
    268c:	43435452 	movtmi	r5, #13394	; 0x3452
    2690:	6f434b4c 	svcvs	0x00434b4c
    2694:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2698:	43435200 	movtmi	r5, #12800	; 0x3200
    269c:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    26a0:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    26a4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    26a8:	43520065 	cmpmi	r2, #101	; 0x65
    26ac:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    26b0:	4b4c4353 	blmi	1313404 <__Stack_Size+0x1313004>
    26b4:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
    26b8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    26bc:	53007375 	movwpl	r7, #885	; 0x375
    26c0:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26c4:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    26c8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    26cc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    26d0:	5f434352 	svcpl	0x00434352
    26d4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    26d8:	5000736b 	andpl	r7, r0, fp, ror #6
    26dc:	324b4c43 	subcc	r4, fp, #17152	; 0x4300
    26e0:	6572465f 	ldrbvs	r4, [r2, #-1631]!	; 0x65f
    26e4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    26e8:	70007963 	andvc	r7, r0, r3, ror #18
    26ec:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    26f0:	43435200 	movtmi	r5, #12800	; 0x3200
    26f4:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
    26f8:	43435200 	movtmi	r5, #12800	; 0x3200
    26fc:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    2700:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2704:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2708:	43500065 	cmpmi	r0, #101	; 0x65
    270c:	5f314b4c 	svcpl	0x00314b4c
    2710:	71657246 	cmnvc	r5, r6, asr #4
    2714:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2718:	43520079 	cmpmi	r2, #121	; 0x79
    271c:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    2720:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    2724:	00676966 	rsbeq	r6, r7, r6, ror #18
    2728:	41425041 	cmpmi	r2, r1, asr #32
    272c:	72504248 	subsvc	r4, r0, #-2147483644	; 0x80000004
    2730:	54637365 	strbtpl	r7, [r3], #-869	; 0x365
    2734:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2738:	43435200 	movtmi	r5, #12800	; 0x3200
    273c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2740:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2744:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    2748:	52007165 	andpl	r7, r0, #1073741849	; 0x40000019
    274c:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    2750:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    2754:	646d434b 	strbtvs	r4, [sp], #-843	; 0x34b
    2758:	43435200 	movtmi	r5, #12800	; 0x3200
    275c:	6f6c435f 	svcvs	0x006c435f
    2760:	65536b63 	ldrbvs	r6, [r3, #-2915]	; 0xb63
    2764:	69727563 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^
    2768:	79537974 	ldmdbvc	r3, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^
    276c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2770:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2774:	5f434352 	svcpl	0x00434352
    2778:	43495348 	movtmi	r5, #37704	; 0x9348
    277c:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2780:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 267c <__Stack_Size+0x227c>
    2784:	52004f43 	andpl	r4, r0, #268	; 0x10c
    2788:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    278c:	43520054 	cmpmi	r2, #84	; 0x54
    2790:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2794:	72655042 	rsbvc	r5, r5, #66	; 0x42
    2798:	00687069 	rsbeq	r7, r8, r9, rrx
    279c:	50434441 	subpl	r4, r3, r1, asr #8
    27a0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    27a4:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
    27a8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    27ac:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    27b0:	73614634 	cmnvc	r1, #54525952	; 0x3400000
    27b4:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    27b8:	00676966 	rsbeq	r6, r7, r6, ror #18
    27bc:	5f4d4954 	svcpl	0x004d4954
    27c0:	5031434f 	eorspl	r4, r1, pc, asr #6
    27c4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    27c8:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    27cc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27d0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27d4:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    27d8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27dc:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27e0:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    27e4:	4f5f4d49 	svcmi	0x005f4d49
    27e8:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    27ec:	616f6c65 	cmnvs	pc, r5, ror #24
    27f0:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    27f4:	00676966 	rsbeq	r6, r7, r6, ror #18
    27f8:	5f4d4954 	svcpl	0x004d4954
    27fc:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2800:	61706d6f 	cmnvs	r0, pc, ror #26
    2804:	00316572 	eorseq	r6, r1, r2, ror r5
    2808:	5f4d4954 	svcpl	0x004d4954
    280c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2810:	61706d6f 	cmnvs	r0, pc, ror #26
    2814:	00326572 	eorseq	r6, r2, r2, ror r5
    2818:	5f4d4954 	svcpl	0x004d4954
    281c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2820:	61706d6f 	cmnvs	r0, pc, ror #26
    2824:	00346572 	eorseq	r6, r4, r2, ror r5
    2828:	5f4d4954 	svcpl	0x004d4954
    282c:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    2830:	616c6f50 	cmnvs	ip, r0, asr pc
    2834:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2838:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    283c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2840:	4f5f4d49 	svcmi	0x005f4d49
    2844:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2848:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    284c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2850:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2854:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2858:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    285c:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2860:	4f5f4d49 	svcmi	0x005f4d49
    2864:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 2760 <__Stack_Size+0x2360>
    2868:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    286c:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    2870:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2874:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2878:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    287c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2880:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2884:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2888:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    288c:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    2890:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2894:	32495400 	subcc	r5, r9, #0
    2898:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    289c:	00676966 	rsbeq	r6, r7, r6, ror #18
    28a0:	5f4d4954 	svcpl	0x004d4954
    28a4:	6146434f 	cmpvs	r6, pc, asr #6
    28a8:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    28ac:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    28b0:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    28b4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28b8:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    28bc:	70795474 	rsbsvc	r5, r9, r4, ror r4
    28c0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    28c4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28c8:	706e495f 	rsbvc	r4, lr, pc, asr r9
    28cc:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    28d0:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    28d4:	756f5372 	strbvc	r5, [pc, #-882]!	; 256a <__Stack_Size+0x216a>
    28d8:	00656372 	rsbeq	r6, r5, r2, ror r3
    28dc:	5f4d4954 	svcpl	0x004d4954
    28e0:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    28e4:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    28e8:	61637365 	cmnvs	r3, r5, ror #6
    28ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28f0:	5f4d4954 	svcpl	0x004d4954
    28f4:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    28f8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28fc:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    2900:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2904:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2908:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    290c:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    2910:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    291c:	6f465f4d 	svcvs	0x00465f4d
    2920:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2924:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2928:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    292c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2930:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2934:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2938:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    293c:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    2940:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1bff <__Stack_Size+0x17ff>
    2944:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2948:	71655265 	cmnvc	r5, r5, ror #4
    294c:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    2950:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2954:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2958:	535f4d49 	cmppl	pc, #4672	; 0x1240
    295c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2960:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    2964:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    2968:	4f5f4d49 	svcmi	0x005f4d49
    296c:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2974 <__Stack_Size+0x2574>
    2970:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2974:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2978:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    297c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2980:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2984:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2988:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    298c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2990:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2994:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2998:	6f503143 	svcvs	0x00503143
    299c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    29a0:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    29a4:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    29a8:	61437465 	cmpvs	r3, r5, ror #8
    29ac:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    29b0:	54003165 	strpl	r3, [r0], #-357	; 0x165
    29b4:	4f5f4d49 	svcmi	0x005f4d49
    29b8:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    29bc:	61745365 	cmnvs	r4, r5, ror #6
    29c0:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    29c4:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    29c8:	54007263 	strpl	r7, [r0], #-611	; 0x263
    29cc:	4f5f4d49 	svcmi	0x005f4d49
    29d0:	61463343 	cmpvs	r6, r3, asr #6
    29d4:	6f437473 	svcvs	0x00437473
    29d8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29dc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29e0:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    29e4:	6f465f4d 	svcvs	0x00465f4d
    29e8:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    29ec:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    29f0:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    29f4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    29f8:	6f503243 	svcvs	0x00503243
    29fc:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2a00:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2a04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a08:	43497465 	movtmi	r7, #37989	; 0x9465
    2a0c:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    2a10:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2a14:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2a18:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a1c:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2a20:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a24:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a28:	53534f5f 	cmppl	r3, #380	; 0x17c
    2a2c:	61745349 	cmnvs	r4, r9, asr #6
    2a30:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2a34:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2a38:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2a3c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a40:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    2a44:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a48:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2a4c:	6f6c4352 	svcvs	0x006c4352
    2a50:	6f4d6b63 	svcvs	0x004d6b63
    2a54:	43326564 	teqmi	r2, #419430400	; 0x19000000
    2a58:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a5c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a60:	6f435f31 	svcvs	0x00435f31
    2a64:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a6c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a70:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a74:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2a78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a7c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a80:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a84:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    2a88:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a8c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a90:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a94:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    2a98:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a9c:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    2aa0:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2aa4:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2aac <__Stack_Size+0x26ac>
    2aa8:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2aac:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2ab0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2ab4:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    2ab8:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1b73 <__Stack_Size+0x1773>
    2abc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2ac0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2ac4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ac8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2acc:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2ad0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ad4:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ad8:	4f726165 	svcmi	0x00726165
    2adc:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    2ae0:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2ae4:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    2ae8:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    2aec:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2af0:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2af4:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2af8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2afc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2b00:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2b04:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2b08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2b0c:	5f4d4954 	svcpl	0x004d4954
    2b10:	50525241 	subspl	r5, r2, r1, asr #4
    2b14:	6f6c6572 	svcvs	0x006c6572
    2b18:	6f436461 	svcvs	0x00436461
    2b1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b20:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b24:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2b28:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2b2c:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2b30:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b34:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    2b38:	00726563 	rsbseq	r6, r2, r3, ror #10
    2b3c:	5f4d4954 	svcpl	0x004d4954
    2b40:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2b44:	6b636f6c 	blvs	18de8fc <__Stack_Size+0x18de4fc>
    2b48:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2b4c:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2b50:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b54:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2b58:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2b5c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b60:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2b64:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b68:	6b616572 	blvs	185c138 <__Stack_Size+0x185bd38>
    2b6c:	616c6f50 	cmnvs	ip, r0, asr pc
    2b70:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b78:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2b7c:	4f746365 	svcmi	0x00746365
    2b80:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b84:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2b88:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2b8c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b90:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2b94:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2b98:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2b9c:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2ba0:	00746375 	rsbseq	r6, r4, r5, ror r3
    2ba4:	5f4d4954 	svcpl	0x004d4954
    2ba8:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2bac:	434f7463 	movtmi	r7, #62563	; 0xf463
    2bb0:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    2bb4:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2bb8:	0047414c 	subeq	r4, r7, ip, asr #2
    2bbc:	5f4d4954 	svcpl	0x004d4954
    2bc0:	4b434f4c 	blmi	10d68f8 <__Stack_Size+0x10d64f8>
    2bc4:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2bc8:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2bcc:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2bd0:	756f4374 	strbvc	r4, [pc, #-884]!	; 2864 <__Stack_Size+0x2464>
    2bd4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2bd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bdc:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2be0:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2be4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2be8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bec:	5043495f 	subpl	r4, r3, pc, asr r9
    2bf0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2bf4:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2bf8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bfc:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    2c00:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2c04:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c08:	4353505f 	cmpmi	r3, #95	; 0x5f
    2c0c:	6f6c6552 	svcvs	0x006c6552
    2c10:	6f4d6461 	svcvs	0x004d6461
    2c14:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2c18:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c1c:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    2c20:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2c24:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2c28:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c2c:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c30:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2c34:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c3c <__Stack_Size+0x283c>
    2c38:	6142414d 	cmpvs	r2, sp, asr #2
    2c3c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2c40:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2c44:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2c48:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2c4c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c50:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2c54:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c58:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c5c:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    2c60:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2c64:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2c68:	5f4d4954 	svcpl	0x004d4954
    2c6c:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    2c70:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    2c74:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2c78:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2c7c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c80:	32434974 	subcc	r4, r3, #1900544	; 0x1d0000
    2c84:	73657250 	cmnvc	r5, #5
    2c88:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c8c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c90:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2c94:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2c98:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    2c9c:	61667265 	cmnvs	r6, r5, ror #4
    2ca0:	6f436563 	svcvs	0x00436563
    2ca4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ca8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cac:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2cb0:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2cb4:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2cb8:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2cbc:	5f4d4954 	svcpl	0x004d4954
    2cc0:	504e434f 	subpl	r4, lr, pc, asr #6
    2cc4:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cc8:	00797469 	rsbseq	r7, r9, r9, ror #8
    2ccc:	5f4d4954 	svcpl	0x004d4954
    2cd0:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2cd4:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    2cd8:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2cdc:	6f534b4c 	svcvs	0x00534b4c
    2ce0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2ce4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ce8:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    2cec:	44657461 	strbtmi	r7, [r5], #-1121	; 0x461
    2cf0:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    2cf4:	6f43656c 	svcvs	0x0043656c
    2cf8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2cfc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d00:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    2d04:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    2d08:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2d0c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2d10:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2d14:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2d18:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2d1c:	54007463 	strpl	r7, [r0], #-1123	; 0x463
    2d20:	435f3349 	cmpmi	pc, #603979777	; 0x24000001
    2d24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d2c:	6f435f4d 	svcvs	0x00435f4d
    2d30:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    2d34:	646f4d72 	strbtvs	r4, [pc], #-3442	; 2d3c <__Stack_Size+0x293c>
    2d38:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2d3c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d40:	5f4d4954 	svcpl	0x004d4954
    2d44:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2d48:	61706d6f 	cmnvs	r0, pc, ror #26
    2d4c:	00336572 	eorseq	r6, r3, r2, ror r5
    2d50:	5f4d4954 	svcpl	0x004d4954
    2d54:	61656c43 	cmnvs	r5, r3, asr #24
    2d58:	33434f72 	movtcc	r4, #16242	; 0x3f72
    2d5c:	00666552 	rsbeq	r6, r6, r2, asr r5
    2d60:	5f4d4954 	svcpl	0x004d4954
    2d64:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2d68:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2d6c:	5f4d4954 	svcpl	0x004d4954
    2d70:	63726f46 	cmnvs	r2, #280	; 0x118
    2d74:	434f6465 	movtmi	r6, #62565	; 0xf465
    2d78:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    2d7c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d80:	2f62696c 	svccs	0x0062696c
    2d84:	2f637273 	svccs	0x00637273
    2d88:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2d8c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2d90:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2d94:	00632e6d 	rsbeq	r2, r3, sp, ror #28
    2d98:	5f4d4954 	svcpl	0x004d4954
    2d9c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2da0:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    2da4:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2da8:	4f5f4d49 	svcmi	0x005f4d49
    2dac:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    2db0:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2db4:	00746375 	rsbseq	r6, r4, r5, ror r3
    2db8:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    2dbc:	69464752 	stmdbvs	r6, {r1, r4, r6, r8, r9, sl, lr}^
    2dc0:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    2dc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2dc8:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2dcc:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    2dd0:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2dd4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2dd8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ddc:	31434f5f 	cmpcc	r3, pc, asr pc
    2de0:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2de4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2de8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2dec:	4f5f4d49 	svcmi	0x005f4d49
    2df0:	64494e43 	strbvs	r4, [r9], #-3651	; 0xe43
    2df4:	7453656c 	ldrbvc	r6, [r3], #-1388	; 0x56c
    2df8:	00657461 	rsbeq	r7, r5, r1, ror #8
    2dfc:	5f4d4954 	svcpl	0x004d4954
    2e00:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2e04:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2e08:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2e0c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2e10:	6f504e31 	svcvs	0x00504e31
    2e14:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2e18:	6f437974 	svcvs	0x00437974
    2e1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e20:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e24:	5043495f 	subpl	r4, r3, pc, asr r9
    2e28:	54004353 	strpl	r4, [r0], #-851	; 0x353
    2e2c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 20eb <__Stack_Size+0x1ceb>
    2e30:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    2e34:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2e38:	74006563 	strvc	r6, [r0], #-1379	; 0x563
    2e3c:	6363706d 	cmnvs	r3, #109	; 0x6d
    2e40:	0031726d 	eorseq	r7, r1, sp, ror #4
    2e44:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    2e48:	32726d63 	rsbscc	r6, r2, #6336	; 0x18c0
    2e4c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e50:	6168435f 	cmnvs	r8, pc, asr r3
    2e54:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2e58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e5c:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2e60:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    2e64:	54004d4f 	strpl	r4, [r0], #-3407	; 0xd4f
    2e68:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2e6c:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2e70:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2e74:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    2e78:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    2e7c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2e80:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2e84:	65736574 	ldrbvs	r6, [r3, #-1396]!	; 0x574
    2e88:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2e8c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    2e90:	5f4d4954 	svcpl	0x004d4954
    2e94:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    2e98:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    2e9c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2ea0:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    2ea4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2ea8:	5f4d4954 	svcpl	0x004d4954
    2eac:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    2eb0:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    2eb4:	61637365 	cmnvs	r3, r5, ror #6
    2eb8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2ebc:	5f4d4954 	svcpl	0x004d4954
    2ec0:	00784343 	rsbseq	r4, r8, r3, asr #6
    2ec4:	5f4d4954 	svcpl	0x004d4954
    2ec8:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    2ecc:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    2ed0:	61637365 	cmnvs	r3, r5, ror #6
    2ed4:	0072656c 	rsbseq	r6, r2, ip, ror #10
    2ed8:	5f4d4954 	svcpl	0x004d4954
    2edc:	65534349 	ldrbvs	r4, [r3, #-841]	; 0x349
    2ee0:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    2ee4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    2ee8:	5f4d4954 	svcpl	0x004d4954
    2eec:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    2ef0:	6b636f6c 	blvs	18deca8 <__Stack_Size+0x18de8a8>
    2ef4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2ef8:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    2efc:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f00:	63706d74 	cmnvs	r0, #7424	; 0x1d00
    2f04:	78726d63 	ldmdavc	r2!, {r0, r1, r5, r6, r8, sl, fp, sp, lr}^
    2f08:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f0c:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2f10:	4f746365 	svcmi	0x00746365
    2f14:	7550656e 	ldrbvc	r6, [r0, #-1390]	; 0x56e
    2f18:	4d65736c 	stclmi	3, cr7, [r5, #-432]!	; 0xfffffe50
    2f1c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2f20:	5f4d4954 	svcpl	0x004d4954
    2f24:	6f4d434f 	svcvs	0x004d434f
    2f28:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2f2c:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 2f34 <__Stack_Size+0x2b34>
    2f30:	534f4752 	movtpl	r4, #63314	; 0xf752
    2f34:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2f38:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f3c:	534f5f4d 	movtpl	r5, #65357	; 0xff4d
    2f40:	74535253 	ldrbvc	r5, [r3], #-595	; 0x253
    2f44:	00657461 	rsbeq	r7, r5, r1, ror #8
    2f48:	5f4d4954 	svcpl	0x004d4954
    2f4c:	6f504349 	svcvs	0x00504349
    2f50:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f54:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f58:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2f5c:	506c7274 	rsbpl	r7, ip, r4, ror r2
    2f60:	754f4d57 	strbvc	r4, [pc, #-3415]	; 2211 <__Stack_Size+0x1e11>
    2f64:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2f68:	63690073 	cmnvs	r9, #115	; 0x73
    2f6c:	6f70706f 	svcvs	0x0070706f
    2f70:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2f74:	616c6f70 	smcvs	50928	; 0xc6f0
    2f78:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f7c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f80:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2f84:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2f88:	00676966 	rsbeq	r6, r7, r6, ror #18
    2f8c:	5f4d4954 	svcpl	0x004d4954
    2f90:	61656c43 	cmnvs	r5, r3, asr #24
    2f94:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    2f98:	00666552 	rsbeq	r6, r6, r2, asr r5
    2f9c:	5f4d4954 	svcpl	0x004d4954
    2fa0:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2fa4:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    2fa8:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2fac:	6b636f6c 	blvs	18ded64 <__Stack_Size+0x18de964>
    2fb0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2fb4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2fb8:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 2e9c <__Stack_Size+0x2a9c>
    2fbc:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    2fc0:	616c5372 	smcvs	50482	; 0xc532
    2fc4:	6f4d6576 	svcvs	0x004d6576
    2fc8:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2fcc:	415f4d49 	cmpmi	pc, r9, asr #26
    2fd0:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!	; 2e04 <__Stack_Size+0x2a04>
    2fd4:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
    2fd8:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2fdc:	54007475 	strpl	r7, [r0], #-1141	; 0x475
    2fe0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2fe4:	75417465 	strbvc	r7, [r1, #-1125]	; 0x465
    2fe8:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
    2fec:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2ff0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2ff4:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    2ff8:	4e747570 	mrcmi	5, 3, r7, cr4, cr0, {3}
    2ffc:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3000:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3004:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    3008:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    300c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3010:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    3014:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    3018:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
    301c:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3020:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3024:	5f4d4954 	svcpl	0x004d4954
    3028:	63726f46 	cmnvs	r2, #280	; 0x118
    302c:	434f6465 	movtmi	r6, #62565	; 0xf465
    3030:	6e6f4331 	mcrvs	3, 3, r4, cr15, cr1, {1}
    3034:	00676966 	rsbeq	r6, r7, r6, ror #18
    3038:	5f344954 	svcpl	0x00344954
    303c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3040:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3044:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 304c <__Stack_Size+0x2c4c>
    3048:	54646165 	strbtpl	r6, [r4], #-357	; 0x165
    304c:	00656d69 	rsbeq	r6, r5, r9, ror #26
    3050:	5f4d4954 	svcpl	0x004d4954
    3054:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    3058:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    305c:	4f5f4d49 	svcmi	0x005f4d49
    3060:	504e3243 	subpl	r3, lr, r3, asr #4
    3064:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3068:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    306c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3070:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3074:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3078:	6c6f5034 	stclvs	0, cr5, [pc], #-208	; 2fb0 <__Stack_Size+0x2bb0>
    307c:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3080:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3084:	00676966 	rsbeq	r6, r7, r6, ror #18
    3088:	5f4d4954 	svcpl	0x004d4954
    308c:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    3090:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3094:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3098:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    309c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    30a0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    30a4:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    30a8:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    30ac:	4f5f4d49 	svcmi	0x005f4d49
    30b0:	6f503343 	svcvs	0x00503343
    30b4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    30b8:	6f437974 	svcvs	0x00437974
    30bc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30c0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30c4:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0x55f
    30c8:	50475254 	subpl	r5, r7, r4, asr r2
    30cc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    30d0:	00797469 	rsbseq	r7, r9, r9, ror #8
    30d4:	5f4d4954 	svcpl	0x004d4954
    30d8:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    30dc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30e0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30e4:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    30e8:	54497465 	strbpl	r7, [r9], #-1125	; 0x465
    30ec:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    30f0:	74007375 	strvc	r7, [r0], #-885	; 0x375
    30f4:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    30f8:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    30fc:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    3100:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3104:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    3108:	4f646563 	svcmi	0x00646563
    310c:	6f433343 	svcvs	0x00433343
    3110:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3114:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3118:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    311c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3120:	5f4d4954 	svcpl	0x004d4954
    3124:	69464349 	stmdbvs	r6, {r0, r3, r6, r8, r9, lr}^
    3128:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    312c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3130:	414d445f 	cmpmi	sp, pc, asr r4
    3134:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3138:	54006563 	strpl	r6, [r0], #-1379	; 0x563
    313c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3140:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3144:	73614d74 	cmnvc	r1, #7424	; 0x1d00
    3148:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    314c:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    3150:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3154:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3158:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    315c:	49746365 	ldmdbmi	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3160:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    3164:	67697254 			; <UNDEFINED> instruction: 0x67697254
    3168:	00726567 	rsbseq	r6, r2, r7, ror #10
    316c:	5f4d4954 	svcpl	0x004d4954
    3170:	5032434f 	eorspl	r4, r2, pc, asr #6
    3174:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3178:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    317c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3180:	79530067 	ldmdbvc	r3, {r0, r1, r2, r5, r6}^
    3184:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3188:	65475f6b 	strbvs	r5, [r7, #-3947]	; 0xf6b
    318c:	756f4374 	strbvc	r4, [pc, #-884]!	; 2e20 <__Stack_Size+0x2a20>
    3190:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3194:	62696c00 	rsbvs	r6, r9, #0
    3198:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    319c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    31a0:	31663233 	cmncc	r6, r3, lsr r2
    31a4:	735f7830 	cmpvc	pc, #3145728	; 0x300000
    31a8:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31ac:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    31b0:	73795300 	cmnvc	r9, #0
    31b4:	6b636954 	blvs	18dd70c <__Stack_Size+0x18dd30c>
    31b8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    31bc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    31c0:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    31c4:	53007375 	movwpl	r7, #885	; 0x375
    31c8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31cc:	465f6b63 	ldrbmi	r6, [pc], -r3, ror #22
    31d0:	0047414c 	subeq	r4, r7, ip, asr #2
    31d4:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
    31d8:	79530042 	ldmdbvc	r3, {r1, r6}^
    31dc:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    31e0:	79545f6b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    31e4:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    31e8:	54430066 	strbpl	r0, [r3], #-102	; 0x66
    31ec:	53004c52 	movwpl	r4, #3154	; 0xc52
    31f0:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31f4:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    31f8:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    31fc:	53007265 	movwpl	r7, #613	; 0x265
    3200:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3204:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    3208:	6f534b4c 	svcvs	0x00534b4c
    320c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3210:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3214:	4c006769 	stcmi	7, cr6, [r0], {105}	; 0x69
    3218:	0044414f 	subeq	r4, r4, pc, asr #2
    321c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3220:	5f6b6369 	svcpl	0x006b6369
    3224:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    3228:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    322c:	6e690065 	cdpvs	0, 6, cr0, cr9, cr5, {3}
    3230:	65676574 	strbvs	r6, [r7, #-1396]!	; 0x574
    3234:	76696472 			; <UNDEFINED> instruction: 0x76696472
    3238:	72656469 	rsbvc	r6, r5, #1761607680	; 0x69000000
    323c:	41535500 	cmpmi	r3, r0, lsl #10
    3240:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    3244:	00414850 	subeq	r4, r1, r0, asr r8
    3248:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    324c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    3250:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    3254:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3258:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    325c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3260:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    3264:	61657242 	cmnvs	r5, r2, asr #4
    3268:	7465446b 	strbtvc	r4, [r5], #-1131	; 0x46b
    326c:	4c746365 	ldclmi	3, cr6, [r4], #-404	; 0xfffffe6c
    3270:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    3274:	53550068 	cmppl	r5, #104	; 0x68
    3278:	5f545241 	svcpl	0x00545241
    327c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3280:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3284:	70795474 	rsbsvc	r5, r9, r4, ror r4
    3288:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    328c:	41535500 	cmpmi	r3, r0, lsl #10
    3290:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    3294:	44666c61 	strbtmi	r6, [r6], #-3169	; 0xc61
    3298:	656c7075 	strbvs	r7, [ip, #-117]!	; 0x75
    329c:	646d4378 	strbtvs	r4, [sp], #-888	; 0x378
    32a0:	41535500 	cmpmi	r3, r0, lsl #10
    32a4:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
    32a8:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
    32ac:	53550070 	cmppl	r5, #112	; 0x70
    32b0:	5f545241 	svcpl	0x00545241
    32b4:	43414d44 	movtmi	r4, #7492	; 0x1d44
    32b8:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    32bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32c0:	0054495f 	subseq	r4, r4, pc, asr r9
    32c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32c8:	72495f54 	subvc	r5, r9, #336	; 0x150
    32cc:	6f4d4144 	svcvs	0x004d4144
    32d0:	61006564 	tstvs	r0, r4, ror #10
    32d4:	6c636270 	sfmvs	f6, 2, [r3], #-448	; 0xfffffe40
    32d8:	006b636f 	rsbeq	r6, fp, pc, ror #6
    32dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32e0:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    32e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    32e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    32ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    32f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    32f4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32f8:	75475f54 	strbvc	r5, [r7, #-3924]	; 0xf54
    32fc:	54647261 	strbtpl	r7, [r4], #-609	; 0x261
    3300:	00656d69 	rsbeq	r6, r5, r9, ror #26
    3304:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3308:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    330c:	6572424e 	ldrbvs	r4, [r2, #-590]!	; 0x24e
    3310:	65446b61 	strbvs	r6, [r4, #-2913]	; 0xb61
    3314:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    3318:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    331c:	6f436874 	svcvs	0x00436874
    3320:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3324:	41535500 	cmpmi	r3, r0, lsl #10
    3328:	465f5452 			; <UNDEFINED> instruction: 0x465f5452
    332c:	0047414c 	subeq	r4, r7, ip, asr #2
    3330:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3334:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3338:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    333c:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3340:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    3344:	53550074 	cmppl	r5, #116	; 0x74
    3348:	5f545241 	svcpl	0x00545241
    334c:	52414d44 	subpl	r4, r1, #4352	; 0x1100
    3350:	55007165 	strpl	r7, [r0, #-357]	; 0x165
    3354:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3358:	6f6c435f 	svcvs	0x006c435f
    335c:	74536b63 	ldrbvc	r6, [r3], #-2915	; 0xb63
    3360:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3364:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3368:	61737500 	cmnvs	r3, r0, lsl #10
    336c:	62787472 	rsbsvs	r7, r8, #1912602624	; 0x72000000
    3370:	00657361 	rsbeq	r7, r5, r1, ror #6
    3374:	5f434352 	svcpl	0x00434352
    3378:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    337c:	7453736b 	ldrbvc	r7, [r3], #-875	; 0x36b
    3380:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3384:	41535500 	cmpmi	r3, r0, lsl #10
    3388:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    338c:	64417465 	strbvs	r7, [r1], #-1125	; 0x465
    3390:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    3394:	53550073 	cmppl	r5, #115	; 0x73
    3398:	5f545241 	svcpl	0x00545241
    339c:	47746553 			; <UNDEFINED> instruction: 0x47746553
    33a0:	64726175 	ldrbtvs	r6, [r2], #-373	; 0x175
    33a4:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    33a8:	41535500 	cmpmi	r3, r0, lsl #10
    33ac:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    33b0:	42646e65 	rsbmi	r6, r4, #1616	; 0x650
    33b4:	6b616572 	blvs	185c984 <__Stack_Size+0x185c584>
    33b8:	41535500 	cmpmi	r3, r0, lsl #10
    33bc:	00785452 	rsbseq	r5, r8, r2, asr r4
    33c0:	2f62696c 	svccs	0x0062696c
    33c4:	2f637273 	svccs	0x00637273
    33c8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    33cc:	30316632 	eorscc	r6, r1, r2, lsr r6
    33d0:	73755f78 	cmnvc	r5, #480	; 0x1e0
    33d4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    33d8:	53550063 	cmppl	r5, #99	; 0x63
    33dc:	5f545241 	svcpl	0x00545241
    33e0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    33e4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    33e8:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    33ec:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33f0:	6464415f 	strbtvs	r4, [r4], #-351	; 0x15f
    33f4:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    33f8:	74696200 	strbtvc	r6, [r9], #-512	; 0x200
    33fc:	00736f70 	rsbseq	r6, r3, r0, ror pc
    3400:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3404:	72495f54 	subvc	r5, r9, #336	; 0x150
    3408:	6f434144 	svcvs	0x00434144
    340c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3410:	41535500 	cmpmi	r3, r0, lsl #10
    3414:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    3418:	6b636f6c 	blvs	18df1d0 <__Stack_Size+0x18dedd0>
    341c:	41535500 	cmpmi	r3, r0, lsl #10
    3420:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    3424:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3428:	57726576 			; <UNDEFINED> instruction: 0x57726576
    342c:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
    3430:	646d4370 	strbtvs	r4, [sp], #-880	; 0x370
    3434:	41535500 	cmpmi	r3, r0, lsl #10
    3438:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    343c:	43414472 	movtmi	r4, #5234	; 0x1472
    3440:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3444:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3448:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    344c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    3450:	63617266 	cmnvs	r1, #1610612742	; 0x60000006
    3454:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    3458:	69646c61 	stmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    345c:	65646976 	strbvs	r6, [r4, #-2422]!	; 0x976
    3460:	53550072 	cmppl	r5, #114	; 0x72
    3464:	5f545241 	svcpl	0x00545241
    3468:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    346c:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    3470:	43414e64 	movtmi	r4, #7780	; 0x1e64
    3474:	646d434b 	strbtvs	r4, [sp], #-843	; 0x34b
    3478:	41535500 	cmpmi	r3, r0, lsl #10
    347c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    3480:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0x16d
    3484:	64726143 	ldrbtvs	r6, [r2], #-323	; 0x143
    3488:	00646d43 	rsbeq	r6, r4, r3, asr #26
    348c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3490:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3494:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3498:	0074696e 	rsbseq	r6, r4, lr, ror #18
    349c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    34a0:	61575f54 	cmpvs	r7, r4, asr pc
    34a4:	7055656b 	subsvc	r6, r5, fp, ror #10
    34a8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    34ac:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    34b0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34b4:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    34b8:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    34bc:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    34c0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34c4:	4f50435f 	svcmi	0x0050435f
    34c8:	7469004c 	strbtvc	r0, [r9], #-76	; 0x4c
    34cc:	6b73616d 	blvs	1cdba88 <__Stack_Size+0x1cdb688>
    34d0:	41535500 	cmpmi	r3, r0, lsl #10
    34d4:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    34d8:	42747361 	rsbsmi	r7, r4, #-2080374783	; 0x84000001
    34dc:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    34e0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    34e4:	00676572 	rsbeq	r6, r7, r2, ror r5
    34e8:	7362655f 	cmnvc	r2, #398458880	; 0x17c00000
    34ec:	655f0073 	ldrbvs	r0, [pc, #-115]	; 3481 <__Stack_Size+0x3081>
    34f0:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    34f4:	696c006b 	stmdbvs	ip!, {r0, r1, r3, r5, r6}^
    34f8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    34fc:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    3500:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3504:	5f783031 	svcpl	0x00783031
    3508:	74636576 	strbtvc	r6, [r3], #-1398	; 0x576
    350c:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    3510:	6c757000 	ldclvs	0, cr7, [r5], #-0
    3514:	74736544 	ldrbtvc	r6, [r3], #-1348	; 0x544
    3518:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    351c:	61746164 	cmnvs	r4, r4, ror #2
    3520:	6c757000 	ldclvs	0, cr7, [r5], #-0
    3524:	00637253 	rsbeq	r7, r3, r3, asr r2
    3528:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    352c:	61485f74 	hvcvs	34292	; 0x85f4
    3530:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    3534:	735f0072 	cmpvc	pc, #114	; 0x72
    3538:	00737362 	rsbseq	r7, r3, r2, ror #6
    353c:	6164735f 	cmnvs	r4, pc, asr r3
    3540:	67006174 	smlsdxvs	r0, r4, r1, r6
    3544:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    3548:	74636556 	strbtvc	r6, [r3], #-1366	; 0x556
    354c:	0073726f 	rsbseq	r7, r3, pc, ror #4
    3550:	6164655f 	cmnvs	r4, pc, asr r5
    3554:	53006174 	movwpl	r6, #372	; 0x174
    3558:	53657661 	cmnpl	r5, #101711872	; 0x6100000
    355c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3560:	73557000 	cmpvc	r5, #0
    3564:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    3568:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    356c:	5f647261 	svcpl	0x00647261
    3570:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    3574:	73747365 	cmnvc	r4, #-1811939327	; 0x94000001
    3578:	62696c00 	rsbvs	r6, r9, #0
    357c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3580:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3584:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3588:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    358c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
    3590:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3594:	6e695045 	cdpvs	0, 6, cr5, cr9, cr5, {2}
    3598:	00786564 	rsbseq	r6, r8, r4, ror #10
    359c:	6f725070 	svcvs	0x00725070
    35a0:	74726570 	ldrbtvc	r6, [r2], #-1392	; 0x570
    35a4:	435f0079 	cmpmi	pc, #121	; 0x79
    35a8:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
    35ac:	535f4c4f 	cmppl	pc, #20224	; 0x4f00
    35b0:	45544154 	ldrbmi	r4, [r4, #-340]	; 0x154
    35b4:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    35b8:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    35bc:	524f5450 	subpl	r5, pc, #1342177280	; 0x50000000
    35c0:	5059545f 	subspl	r5, r9, pc, asr r4
    35c4:	696c0045 	stmdbvs	ip!, {r0, r2, r6}^
    35c8:	53552f62 	cmppl	r5, #392	; 0x188
    35cc:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    35d0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    35d4:	73752f63 	cmnvc	r5, #396	; 0x18c
    35d8:	6f635f62 	svcvs	0x00635f62
    35dc:	632e6572 	teqvs	lr, #478150656	; 0x1c800000
    35e0:	61745300 	cmnvs	r4, r0, lsl #6
    35e4:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    35e8:	6c435f64 	mcrrvs	15, 6, r5, r3, cr4
    35ec:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    35f0:	75746165 	ldrbvc	r6, [r4, #-357]!	; 0x165
    35f4:	4c006572 	cfstr32mi	mvfx6, [r0], {114}	; 0x72
    35f8:	5f545341 	svcpl	0x00545341
    35fc:	5f54554f 	svcpl	0x0054554f
    3600:	41544144 	cmpmi	r4, r4, asr #2
    3604:	74754f00 	ldrbtvc	r4, [r5], #-3840	; 0xf00
    3608:	72505f30 	subsvc	r5, r0, #192	; 0xc0
    360c:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    3610:	79540073 	ldmdbvc	r4, {r0, r1, r4, r5, r6}^
    3614:	525f6570 	subspl	r6, pc, #469762048	; 0x1c000000
    3618:	70006365 	andvc	r6, r0, r5, ror #6
    361c:	00667542 	rsbeq	r7, r6, r2, asr #10
    3620:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3624:	41785250 	cmnmi	r8, r0, asr r2
    3628:	00726464 	rsbseq	r6, r2, r4, ror #8
    362c:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3630:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    3634:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3638:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    363c:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    3640:	6f697461 	svcvs	0x00697461
    3644:	4f43006e 	svcmi	0x0043006e
    3648:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    364c:	5345445f 	movtpl	r4, #21599	; 0x545f
    3650:	50495243 	subpl	r5, r9, r3, asr #4
    3654:	00524f54 	subseq	r4, r2, r4, asr pc
    3658:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    365c:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
    3660:	306e4900 	rsbcc	r4, lr, r0, lsl #18
    3664:	6f72505f 	svcvs	0x0072505f
    3668:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    366c:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    3670:	4145465f 	cmpmi	r5, pc, asr r6
    3674:	45525554 	ldrbmi	r5, [r2, #-1364]	; 0x554
    3678:	45465f00 	strbmi	r5, [r6, #-3840]	; 0xf00
    367c:	52555441 	subspl	r5, r5, #1090519040	; 0x41000000
    3680:	45535f45 	ldrbmi	r5, [r3, #-3909]	; 0xf45
    3684:	5443454c 	strbpl	r4, [r3], #-1356	; 0x54c
    3688:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    368c:	43495645 	movtmi	r5, #38469	; 0x9645
    3690:	45525f45 	ldrbmi	r5, [r2, #-3909]	; 0xf45
    3694:	45544f4d 	ldrbmi	r4, [r4, #-3917]	; 0xf4d
    3698:	4b41575f 	blmi	105941c <__Stack_Size+0x105901c>
    369c:	00505545 	subseq	r5, r0, r5, asr #10
    36a0:	54494157 	strbpl	r4, [r9], #-343	; 0x157
    36a4:	4154535f 	cmpmi	r4, pc, asr r3
    36a8:	5f535554 	svcpl	0x00535554
    36ac:	0054554f 	subseq	r5, r4, pc, asr #10
    36b0:	54494157 	strbpl	r4, [r9], #-343	; 0x157
    36b4:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    36b8:	6f005055 	svcvs	0x00005055
    36bc:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    36c0:	414c0074 	hvcmi	49156	; 0xc004
    36c4:	495f5453 	ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    36c8:	41445f4e 	cmpmi	r4, lr, asr #30
    36cc:	53004154 	movwpl	r4, #340	; 0x154
    36d0:	415f5445 	cmpmi	pc, r5, asr #8
    36d4:	45524444 	ldrbmi	r4, [r2, #-1092]	; 0x444
    36d8:	47005353 	smlsdmi	r0, r3, r3, r5
    36dc:	50457465 	subpl	r7, r5, r5, ror #8
    36e0:	64417854 	strbvs	r7, [r1], #-2132	; 0x854
    36e4:	53007264 	movwpl	r7, #612	; 0x264
    36e8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    36ec:	666e4973 			; <UNDEFINED> instruction: 0x666e4973
    36f0:	4f54006f 	svcmi	0x0054006f
    36f4:	5f4c4154 	svcpl	0x004c4154
    36f8:	51455273 	hvcpl	21795	; 0x5523
    36fc:	54534555 	ldrbpl	r4, [r3], #-1365	; 0x555
    3700:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    3704:	30786564 	rsbscc	r6, r8, r4, ror #10
    3708:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    370c:	4c775f65 	ldclmi	15, cr5, [r7], #-404	; 0xfffffe6c
    3710:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    3714:	78650068 	stmdavc	r5!, {r3, r5, r6}^
    3718:	4e5f7469 	cdpmi	4, 5, cr7, cr15, cr9, {3}
    371c:	7461446f 	strbtvc	r4, [r1], #-1135	; 0x46f
    3720:	65535f61 	ldrbvs	r5, [r3, #-3937]	; 0xf61
    3724:	30707574 	rsbscc	r7, r0, r4, ror r5
    3728:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    372c:	5345445f 	movtpl	r4, #21599	; 0x545f
    3730:	50495243 	subpl	r5, r9, r3, asr #4
    3734:	00524f54 	subseq	r4, r2, r4, asr pc
    3738:	61746144 	cmnvs	r4, r4, asr #2
    373c:	6c754d5f 	ldclvs	13, cr4, [r5], #-380	; 0xfffffe84
    3740:	78614d5f 	stmdavc	r1!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^
    3744:	6b636150 	blvs	18dbc8c <__Stack_Size+0x18db88c>
    3748:	69537465 	ldmdbvs	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    374c:	7000657a 	andvc	r6, r0, sl, ror r5
    3750:	6e695045 	cdpvs	0, 6, cr5, cr9, cr5, {2}
    3754:	53006f66 	movwpl	r6, #3942	; 0xf66
    3758:	49545445 	ldmdbmi	r4, {r0, r2, r6, sl, ip, lr}^
    375c:	555f474e 	ldrbpl	r4, [pc, #-1870]	; 3016 <__Stack_Size+0x2c16>
    3760:	74530050 	ldrbvc	r0, [r3], #-80	; 0x50
    3764:	61646e61 	cmnvs	r4, r1, ror #28
    3768:	535f6472 	cmppl	pc, #1912602624	; 0x72000000
    376c:	6e457465 	cdpvs	4, 4, cr7, cr5, cr5, {3}
    3770:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    3774:	6546746e 	strbvs	r7, [r6, #-1134]	; 0x46e
    3778:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    377c:	6f500065 	svcvs	0x00500065
    3780:	5f307473 	svcpl	0x00307473
    3784:	636f7250 	cmnvs	pc, #5
    3788:	00737365 	rsbseq	r7, r3, r5, ror #6
    378c:	50444e45 	subpl	r4, r4, r5, asr #28
    3790:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3794:	4154535f 	cmpmi	r4, pc, asr r3
    3798:	47004c4c 	strmi	r4, [r0, -ip, asr #24]
    379c:	495f5445 	ldmdbmi	pc, {r0, r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    37a0:	5245544e 	subpl	r5, r5, #1308622848	; 0x4e000000
    37a4:	45434146 	strbmi	r4, [r3, #-326]	; 0x146
    37a8:	61567700 	cmpvs	r6, r0, lsl #14
    37ac:	3165756c 	cmncc	r5, ip, ror #10
    37b0:	74794200 	ldrbtvc	r4, [r9], #-512	; 0x200
    37b4:	61775365 	cmnvs	r7, r5, ror #6
    37b8:	6c430070 	mcrrvs	0, 7, r0, r3, cr0
    37bc:	44726165 	ldrbtmi	r6, [r2], #-357	; 0x165
    37c0:	5f474f54 	svcpl	0x00474f54
    37c4:	73005852 	movwvc	r5, #2130	; 0x852
    37c8:	5f657661 	svcpl	0x00657661
    37cc:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    37d0:	00687467 	rsbeq	r7, r8, r7, ror #8
    37d4:	41454c43 	cmpmi	r5, r3, asr #24
    37d8:	45465f52 	strbmi	r5, [r6, #-3922]	; 0xf52
    37dc:	52555441 	subspl	r5, r5, #1090519040	; 0x41000000
    37e0:	54530045 	ldrbpl	r0, [r3], #-69	; 0x45
    37e4:	454c4c41 	strbmi	r4, [ip, #-3137]	; 0xc41
    37e8:	61440044 	cmpvs	r4, r4, asr #32
    37ec:	74536174 	ldrbvc	r6, [r3], #-372	; 0x174
    37f0:	4f656761 	svcmi	0x00656761
    37f4:	53007475 	movwpl	r7, #1141	; 0x475
    37f8:	495f5445 	ldmdbmi	pc, {r0, r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    37fc:	5245544e 	subpl	r5, r5, #1308622848	; 0x4e000000
    3800:	45434146 	strbmi	r4, [r3, #-326]	; 0x146
    3804:	61745300 	cmnvs	r4, r0, lsl #6
    3808:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    380c:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xf64
    3810:	746e4974 	strbtvc	r4, [lr], #-2420	; 0x974
    3814:	61667265 	cmnvs	r6, r5, ror #4
    3818:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    381c:	74616c65 	strbtvc	r6, [r1], #-3173	; 0xc65
    3820:	455f6465 	ldrbmi	r6, [pc, #-1125]	; 33c3 <__Stack_Size+0x2fc3>
    3824:	6f70646e 	svcvs	0x0070646e
    3828:	00746e69 	rsbseq	r6, r4, r9, ror #28
    382c:	5f544547 	svcpl	0x00544547
    3830:	43534544 	cmpmi	r3, #285212672	; 0x11000000
    3834:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3838:	5300524f 	movwpl	r5, #591	; 0x24f
    383c:	4e495254 	mcrmi	2, 2, r5, cr9, cr4, {2}
    3840:	45445f47 	strbmi	r5, [r4, #-3911]	; 0xf47
    3844:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3848:	524f5450 	subpl	r5, pc, #1342177280	; 0x50000000
    384c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    3850:	61745361 	cmnvs	r4, r1, ror #6
    3854:	6e496567 	cdpvs	5, 4, cr6, cr9, cr7, {3}
    3858:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    385c:	54447261 	strbpl	r7, [r4], #-609	; 0x261
    3860:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3868 <__Stack_Size+0x3468>
    3864:	775f0058 			; <UNDEFINED> instruction: 0x775f0058
    3868:	56676552 			; <UNDEFINED> instruction: 0x56676552
    386c:	53006c61 	movwpl	r6, #3169	; 0xc61
    3870:	70757465 	rsbsvc	r7, r5, r5, ror #8
    3874:	72505f30 	subsvc	r5, r0, #192	; 0xc0
    3878:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    387c:	78450073 	stmdavc	r5, {r0, r1, r4, r5, r6}^
    3880:	74636570 	strbtvc	r6, [r3], #-1392	; 0x570
    3884:	6174535f 	cmnvs	r4, pc, asr r3
    3888:	5f737574 	svcpl	0x00737574
    388c:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3890:	54494157 	strbpl	r4, [r9], #-343	; 0x157
    3894:	4154535f 	cmpmi	r4, pc, asr r3
    3898:	5f535554 	svcpl	0x00535554
    389c:	50004e49 	andpl	r4, r0, r9, asr #28
    38a0:	45535541 	ldrbmi	r5, [r3, #-1345]	; 0x541
    38a4:	61745300 	cmnvs	r4, r0, lsl #6
    38a8:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    38ac:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    38b0:	746e4974 	strbtvc	r4, [lr], #-2420	; 0x974
    38b4:	61667265 	cmnvs	r6, r5, ror #4
    38b8:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    38bc:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    38c0:	4e5f7473 	mrcmi	4, 2, r7, cr15, cr3, {3}
    38c4:	7453006f 	ldrbvc	r0, [r3], #-111	; 0x6f
    38c8:	61646e61 	cmnvs	r4, r1, ror #28
    38cc:	535f6472 	cmppl	pc, #1912602624	; 0x72000000
    38d0:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    38d4:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    38d8:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    38dc:	00657275 	rsbeq	r7, r5, r5, ror r2
    38e0:	434e5953 	movtmi	r5, #59731	; 0xe953
    38e4:	52465f48 	subpl	r5, r6, #288	; 0x120
    38e8:	00454d41 	subeq	r4, r5, r1, asr #26
    38ec:	54414d50 	strbpl	r4, [r1], #-3408	; 0xd50
    38f0:	6573556f 	ldrbvs	r5, [r3, #-1391]!	; 0x56f
    38f4:	66754272 			; <UNDEFINED> instruction: 0x66754272
    38f8:	43726566 	cmnmi	r2, #427819008	; 0x19800000
    38fc:	0079706f 	rsbseq	r7, r9, pc, rrx
    3900:	73654470 	cmnvc	r5, #1879048192	; 0x70000000
    3904:	45470063 	strbmi	r0, [r7, #-99]	; 0x63
    3908:	54535f54 	ldrbpl	r5, [r3], #-3924	; 0xf54
    390c:	53555441 	cmppl	r5, #1090519040	; 0x41000000
    3910:	444e4500 	strbmi	r4, [lr], #-1280	; 0x500
    3914:	4e494f50 	mcrmi	15, 2, r4, cr9, cr0, {2}
    3918:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    391c:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3920:	524f5450 	subpl	r5, pc, #1342177280	; 0x50000000
    3924:	73655200 	cmnvc	r5, #0
    3928:	00746c75 	rsbseq	r6, r4, r5, ror ip
    392c:	65766153 	ldrbvs	r6, [r6, #-339]!	; 0x153
    3930:	61745352 	cmnvs	r4, r2, asr r3
    3934:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
    3938:	5245544e 	subpl	r5, r5, #1308622848	; 0x4e000000
    393c:	45434146 	strbmi	r4, [r3, #-326]	; 0x146
    3940:	5345445f 	movtpl	r4, #21599	; 0x545f
    3944:	50495243 	subpl	r5, r9, r3, asr #4
    3948:	00524f54 	subseq	r4, r2, r4, asr pc
    394c:	76654470 			; <UNDEFINED> instruction: 0x76654470
    3950:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    3954:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    3958:	55474946 	strbpl	r4, [r7, #-2374]	; 0x946
    395c:	49544152 	ldmdbmi	r4, {r1, r4, r6, r8, lr}^
    3960:	44004e4f 	strmi	r4, [r0], #-3663	; 0xe4f
    3964:	43495645 	movtmi	r5, #38469	; 0x9645
    3968:	45445f45 	strbmi	r5, [r4, #-3909]	; 0xf45
    396c:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3970:	524f5450 	subpl	r5, pc, #1342177280	; 0x50000000
    3974:	61745300 	cmnvs	r4, r0, lsl #6
    3978:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    397c:	65475f64 	strbvs	r5, [r7, #-3940]	; 0xf64
    3980:	61745374 	cmnvs	r4, r4, ror r3
    3984:	00737574 	rsbseq	r7, r3, r4, ror r5
    3988:	65766153 	ldrbvs	r6, [r6, #-339]!	; 0x153
    398c:	61745354 	cmnvs	r4, r4, asr r3
    3990:	53006574 	movwpl	r6, #1396	; 0x574
    3994:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    3998:	5f647261 	svcpl	0x00647261
    399c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    39a0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    39a4:	61727567 	cmnvs	r2, r7, ror #10
    39a8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    39ac:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    39b0:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    39b4:	55474946 	strbpl	r4, [r7, #-2374]	; 0x946
    39b8:	49544152 	ldmdbmi	r4, {r1, r4, r6, r8, lr}^
    39bc:	4e004e4f 	cdpmi	14, 0, cr4, cr0, cr15, {2}
    39c0:	505f504f 	subspl	r5, pc, pc, asr #32
    39c4:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    39c8:	70007373 	andvc	r7, r0, r3, ror r3
    39cc:	72735562 	rsbsvc	r5, r3, #411041792	; 0x18800000
    39d0:	00667542 	rsbeq	r7, r6, r2, asr #10
    39d4:	79424e77 	stmdbvc	r2, {r0, r1, r2, r4, r5, r6, r9, sl, fp, lr}^
    39d8:	00736574 	rsbseq	r6, r3, r4, ror r5
    39dc:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39e0:	65740031 	ldrbvs	r0, [r4, #-49]!	; 0x31
    39e4:	0032706d 	eorseq	r7, r2, sp, rrx
    39e8:	414d5077 	hvcmi	54535	; 0xd507
    39ec:	41667542 	cmnmi	r6, r2, asr #10
    39f0:	00726464 	rsbseq	r6, r2, r4, ror #8
    39f4:	56776470 			; <UNDEFINED> instruction: 0x56776470
    39f8:	6c006c61 	stcvs	12, cr6, [r0], {97}	; 0x61
    39fc:	552f6269 	strpl	r6, [pc, #-617]!	; 379b <__Stack_Size+0x339b>
    3a00:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3a04:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3a08:	752f6372 	strvc	r6, [pc, #-882]!	; 369e <__Stack_Size+0x329e>
    3a0c:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 3848 <__Stack_Size+0x3448>
    3a10:	632e6d65 	teqvs	lr, #6464	; 0x1940
    3a14:	5f504500 	svcpl	0x00504500
    3a18:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3a1c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    3a20:	65546200 	ldrbvs	r6, [r4, #-512]	; 0x200
    3a24:	5400706d 	strpl	r7, [r0], #-109	; 0x6d
    3a28:	6c67676f 	stclvs	7, cr6, [r7], #-444	; 0xfffffe44
    3a2c:	4f544465 	svcmi	0x00544465
    3a30:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a34:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3a38:	50457261 	subpl	r7, r5, r1, ror #4
    3a3c:	62756f44 	rsbsvs	r6, r5, #272	; 0x110
    3a40:	7542656c 	strbvc	r6, [r2, #-1388]	; 0x56c
    3a44:	47006666 	strmi	r6, [r0, -r6, ror #12]
    3a48:	54427465 	strbpl	r7, [r2], #-1125	; 0x465
    3a4c:	454c4241 	strbmi	r4, [ip, #-577]	; 0x241
    3a50:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3a54:	52545349 	subspl	r5, r4, #603979777	; 0x24000001
    3a58:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3a5c:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3a60:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    3a64:	65470073 	strbvs	r0, [r7, #-115]	; 0x73
    3a68:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a6c:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a70:	6f433166 	svcvs	0x00433166
    3a74:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3a78:	5f50455f 	svcpl	0x0050455f
    3a7c:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3a80:	5249445f 	subpl	r4, r9, #1593835520	; 0x5f000000
    3a84:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3a88:	52544e43 	subspl	r4, r4, #1072	; 0x430
    3a8c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3a90:	62445045 	subvs	r5, r4, #69	; 0x45
    3a94:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3a98:	756f4331 	strbvc	r4, [pc, #-817]!	; 376f <__Stack_Size+0x336f>
    3a9c:	7700746e 	strvc	r7, [r0, -lr, ror #8]
    3aa0:	6f6c424e 	svcvs	0x006c424e
    3aa4:	00736b63 	rsbseq	r6, r3, r3, ror #22
    3aa8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3aac:	4f50444e 	svcmi	0x0050444e
    3ab0:	00544e49 	subseq	r4, r4, r9, asr #28
    3ab4:	445f5045 	ldrbmi	r5, [pc], #-69	; 3abc <__Stack_Size+0x36bc>
    3ab8:	5f465542 	svcpl	0x00465542
    3abc:	43004e49 	movwmi	r4, #3657	; 0xe49
    3ac0:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    3ac4:	4b5f5045 	blmi	17d7be0 <__Stack_Size+0x17d77e0>
    3ac8:	00444e49 	subeq	r4, r4, r9, asr #28
    3acc:	61656c43 	cmnvs	r5, r3, asr #24
    3ad0:	5f504572 	svcpl	0x00504572
    3ad4:	5f525443 	svcpl	0x00525443
    3ad8:	62005854 	andvs	r5, r0, #5505024	; 0x540000
    3adc:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3ae0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3ae4:	52544e43 	subspl	r4, r4, #1072	; 0x430
    3ae8:	77647000 	strbvc	r7, [r4, -r0]!
    3aec:	00676552 	rsbeq	r6, r7, r2, asr r5
    3af0:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    3af4:	7700524e 	strvc	r5, [r0, -lr, asr #4]
    3af8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3afc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3b00:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b04:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3b08:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b0c:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b10:	64413066 	strbvs	r3, [r1], #-102	; 0x66
    3b14:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b18:	50457465 	subpl	r7, r5, r5, ror #8
    3b1c:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3b20:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3b24:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b28:	62445045 	subvs	r5, r4, #69	; 0x45
    3b2c:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3b30:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    3b34:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3b38:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b3c:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b40:	72694466 	rsbvc	r4, r9, #1711276032	; 0x66000000
    3b44:	62696c00 	rsbvs	r6, r9, #0
    3b48:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3b4c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3b50:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3b54:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3b58:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    3b5c:	00632e73 	rsbeq	r2, r3, r3, ror lr
    3b60:	57775377 			; <UNDEFINED> instruction: 0x57775377
    3b64:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3b68:	78525045 	ldmdavc	r2, {r0, r2, r6, ip, lr}^
    3b6c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3b70:	53007375 	movwpl	r7, #885	; 0x375
    3b74:	50457465 	subpl	r7, r5, r5, ror #8
    3b78:	426c6244 	rsbmi	r6, ip, #1073741828	; 0x40000004
    3b7c:	41306675 	teqmi	r0, r5, ror r6
    3b80:	00726464 	rsbseq	r6, r2, r4, ror #8
    3b84:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    3b88:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
    3b8c:	70456200 	subvc	r6, r5, r0, lsl #4
    3b90:	006d754e 	rsbeq	r7, sp, lr, asr #10
    3b94:	61656c43 	cmnvs	r5, r3, asr #24
    3b98:	5f504572 	svcpl	0x00504572
    3b9c:	5f525443 	svcpl	0x00525443
    3ba0:	53005852 	movwpl	r5, #2130	; 0x852
    3ba4:	50457465 	subpl	r7, r5, r5, ror #8
    3ba8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3bac:	52785274 	rsbspl	r5, r8, #1073741831	; 0x40000007
    3bb0:	54006765 	strpl	r6, [r0], #-1893	; 0x765
    3bb4:	6c67676f 	stclvs	7, cr6, [r7], #-444	; 0xfffffe44
    3bb8:	4f544465 	svcmi	0x00544465
    3bbc:	58545f47 	ldmdapl	r4, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3bc0:	75427700 	strbvc	r7, [r2, #-1792]	; 0x700
    3bc4:	64413066 	strbvs	r3, [r1], #-102	; 0x66
    3bc8:	45007264 	strmi	r7, [r0, #-612]	; 0x264
    3bcc:	6f70646e 	svcvs	0x0070646e
    3bd0:	5f746e69 	svcpl	0x00746e69
    3bd4:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3bd8:	6174535f 	cmnvs	r4, pc, asr r3
    3bdc:	00737574 	rsbseq	r7, r3, r4, ror r5
    3be0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3be4:	61745378 	cmnvs	r4, r8, ror r3
    3be8:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bec:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3bf0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3bf4:	62445045 	subvs	r5, r4, #69	; 0x45
    3bf8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bfc:	756f4330 	strbvc	r4, [pc, #-816]!	; 38d4 <__Stack_Size+0x34d4>
    3c00:	5300746e 	movwpl	r7, #1134	; 0x46e
    3c04:	50457465 	subpl	r7, r5, r5, ror #8
    3c08:	426c6244 	rsbmi	r6, ip, #1073741828	; 0x40000004
    3c0c:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3c10:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c14:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c18:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3c1c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3c20:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c24:	50450073 	subpl	r0, r5, r3, ror r0
    3c28:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c2c:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cee <__Stack_Size+0x28ee>
    3c30:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c34:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c38:	50457465 	subpl	r7, r5, r5, ror #8
    3c3c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3c40:	00737365 	rsbseq	r7, r3, r5, ror #6
    3c44:	6f576f54 	svcvs	0x00576f54
    3c48:	53006472 	movwpl	r6, #1138	; 0x472
    3c4c:	535f7465 	cmppl	pc, #1694498816	; 0x65000000
    3c50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c54:	754f5f73 	strbvc	r5, [pc, #-3955]	; 2ce9 <__Stack_Size+0x28e9>
    3c58:	41770074 	cmnmi	r7, r4, ror r0
    3c5c:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c60:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3c64:	00525453 	subseq	r5, r2, r3, asr r4
    3c68:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3c6c:	43785250 	cmnmi	r8, #5
    3c70:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c74:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c78:	62445045 	subvs	r5, r4, #69	; 0x45
    3c7c:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3c80:	64644131 	strbtvs	r4, [r4], #-305	; 0x131
    3c84:	65530072 	ldrbvs	r0, [r3, #-114]	; 0x72
    3c88:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3c8c:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3c90:	6f436666 	svcvs	0x00436666
    3c94:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3c98:	44746553 	ldrbtmi	r6, [r4], #-1363	; 0x553
    3c9c:	6c42756f 	cfstr64vs	mvdx7, [r2], {111}	; 0x6f
    3ca0:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3ca4:	53504566 	cmppl	r0, #427819008	; 0x19800000
    3ca8:	6c6c6174 	stfvse	f6, [ip], #-464	; 0xfffffe30
    3cac:	65527700 	ldrbvs	r7, [r2, #-1792]	; 0x700
    3cb0:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    3cb4:	47006575 	smlsdxmi	r0, r5, r5, r6
    3cb8:	4e457465 	cdpmi	4, 4, cr7, cr5, cr5, {3}
    3cbc:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3cc0:	4700544e 	strmi	r5, [r0, -lr, asr #8]
    3cc4:	50457465 	subpl	r7, r5, r5, ror #8
    3cc8:	6f437854 	svcvs	0x00437854
    3ccc:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3cd0:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3cd4:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3cd8:	31667542 	cmncc	r6, r2, asr #10
    3cdc:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3ce0:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ce4:	4b5f5045 	blmi	17d7e00 <__Stack_Size+0x17d7a00>
    3ce8:	00444e49 	subeq	r4, r4, r9, asr #28
    3cec:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3cf0:	756f4450 	strbvc	r4, [pc, #-1104]!	; 38a8 <__Stack_Size+0x34a8>
    3cf4:	42656c62 	rsbmi	r6, r5, #25088	; 0x6200
    3cf8:	00666675 	rsbeq	r6, r6, r5, ror r6
    3cfc:	74655277 	strbtvc	r5, [r5], #-631	; 0x277
    3d00:	75427700 	strbvc	r7, [r2, #-1792]	; 0x700
    3d04:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3d08:	46007264 	strmi	r7, [r0], -r4, ror #4
    3d0c:	55656572 	strbpl	r6, [r5, #-1394]!	; 0x572
    3d10:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    3d14:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    3d18:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3d1c:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    3d20:	00657079 	rsbeq	r7, r5, r9, ror r0
    3d24:	41704562 	cmnmi	r0, r2, ror #10
    3d28:	00726464 	rsbseq	r6, r2, r4, ror #8
    3d2c:	61746144 	cmnvs	r4, r4, asr #2
    3d30:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    3d34:	70006874 	andvc	r6, r0, r4, ror r8
    3d38:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3d3c:	6f507265 	svcvs	0x00507265
    3d40:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3d44:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    3d48:	53552f62 	cmppl	r5, #392	; 0x188
    3d4c:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3d50:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3d54:	73752f63 	cmnvc	r5, #396	; 0x18c
    3d58:	69735f62 	ldmdbvs	r3!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
    3d5c:	00632e6c 	rsbeq	r2, r3, ip, ror #28
    3d60:	5f525443 	svcpl	0x00525443
    3d64:	77005048 	strvc	r5, [r0, -r8, asr #32]
    3d68:	61565045 	cmpvs	r6, r5, asr #32
    3d6c:	696c006c 	stmdbvs	ip!, {r2, r3, r5, r6}^
    3d70:	53552f62 	cmppl	r5, #392	; 0x188
    3d74:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3d78:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3d7c:	73752f63 	cmnvc	r5, #396	; 0x18c
    3d80:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    3d84:	00632e74 	rsbeq	r2, r3, r4, ror lr

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	080001da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8}
       8:	007d0002 	rsbseq	r0, sp, r2
       c:	080001da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8}
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	08000224 	stmdaeq	r0, {r2, r5, r9}
      14:	187d0002 	ldmdane	sp!, {r1}^
	...
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	00500001 	subseq	r0, r0, r1
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	04000000 	streq	r0, [r0], #-0
      34:	5001f300 	andpl	pc, r1, r0, lsl #6
      38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000000 	andeq	r0, r0, r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      4c:	01f30004 	mvnseq	r0, r4

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00009f50 	andeq	r9, r0, r0, asr pc
      54:	00000000 	andeq	r0, r0, r0
      58:	00010000 	andeq	r0, r1, r0
      5c:	00000050 	andeq	r0, r0, r0, asr r0
      60:	00000000 	andeq	r0, r0, r0
      64:	70000300 	andvc	r0, r0, r0, lsl #6
      68:	00009f7f 	andeq	r9, r0, pc, ror pc
      6c:	00000000 	andeq	r0, r0, r0
      70:	00040000 	andeq	r0, r4, r0
      74:	9f5001f3 	svcls	0x005001f3
	...
      88:	00510001 	subseq	r0, r1, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
      b4:	00500001 	subseq	r0, r0, r1
      b8:	00000000 	andeq	r0, r0, r0
      bc:	04000000 	streq	r0, [r0], #-0
      c0:	5001f300 	andpl	pc, r1, r0, lsl #6
      c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      c8:	00000000 	andeq	r0, r0, r0
      cc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      d8:	01f30004 	mvnseq	r0, r4
      dc:	00009f50 	andeq	r9, r0, r0, asr pc
      e0:	00000000 	andeq	r0, r0, r0
      e4:	02240000 	eoreq	r0, r4, #0
      e8:	02260800 	eoreq	r0, r6, #0
      ec:	00020800 	andeq	r0, r2, r0, lsl #16
      f0:	0226007d 	eoreq	r0, r6, #125	; 0x7d
      f4:	024c0800 	subeq	r0, ip, #0
      f8:	00020800 	andeq	r0, r2, r0, lsl #16
      fc:	0000087d 	andeq	r0, r0, sp, ror r8
     100:	00000000 	andeq	r0, r0, r0
     104:	02240000 	eoreq	r0, r4, #0
     108:	022c0800 	eoreq	r0, ip, #0
     10c:	00010800 	andeq	r0, r1, r0, lsl #16
     110:	00022c50 	andeq	r2, r2, r0, asr ip
     114:	00024c08 	andeq	r4, r2, r8, lsl #24
     118:	f3000408 	vshl.u8	d0, d8, d0
     11c:	009f5001 	addseq	r5, pc, r1
	...
     12c:	02000000 	andeq	r0, r0, #0
     130:	00007d00 	andeq	r7, r0, r0, lsl #26
     134:	00000000 	andeq	r0, r0, r0
     138:	02000000 	andeq	r0, r0, #0
     13c:	00107d00 	andseq	r7, r0, r0, lsl #26
	...
     14c:	01000000 	mrseq	r0, (UNDEF: 0)
     150:	00005000 	andeq	r5, r0, r0
     154:	00000000 	andeq	r0, r0, r0
     158:	00040000 	andeq	r0, r4, r0
     15c:	9f5001f3 	svcls	0x005001f3
	...
     168:	00510001 	subseq	r0, r1, r1
     16c:	00000000 	andeq	r0, r0, r0
     170:	01000000 	mrseq	r0, (UNDEF: 0)
     174:	00005500 	andeq	r5, r0, r0, lsl #10
     178:	00000000 	andeq	r0, r0, r0
     17c:	00090000 	andeq	r0, r9, r0
     180:	f6090074 			; <UNDEFINED> instruction: 0xf6090074
     184:	2200751e 	andcs	r7, r0, #125829120	; 0x7800000
     188:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     18c:	00000000 	andeq	r0, r0, r0
     190:	74000900 	strvc	r0, [r0], #-2304	; 0x900
     194:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     198:	9f225075 	svcls	0x00225075
	...
     1ac:	00550001 	subseq	r0, r5, r1
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	0c000000 	stceq	0, cr0, [r0], {-0}
     1b8:	f7007400 			; <UNDEFINED> instruction: 0xf7007400
     1bc:	f7640829 			; <UNDEFINED> instruction: 0xf7640829
     1c0:	00f71b29 	rscseq	r1, r7, r9, lsr #22
     1c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     1c8:	00000000 	andeq	r0, r0, r0
     1cc:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     1d8:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     1dc:	0800024e 	stmdaeq	r0, {r1, r2, r3, r6, r9}
     1e0:	007d0002 	rsbseq	r0, sp, r2
     1e4:	0800024e 	stmdaeq	r0, {r1, r2, r3, r6, r9}
     1e8:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     1ec:	087d0002 	ldmdaeq	sp!, {r1}^
	...
     1f8:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     1fc:	08000250 	stmdaeq	r0, {r4, r6, r9}
     200:	50500001 	subspl	r0, r0, r1
     204:	5e080002 	cdppl	0, 0, cr0, cr8, cr2, {0}
     208:	04080002 	streq	r0, [r8], #-2
     20c:	5001f300 	andpl	pc, r1, r0, lsl #6
     210:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     214:	00000000 	andeq	r0, r0, r0
     218:	00024c00 	andeq	r4, r2, r0, lsl #24
     21c:	00025008 	andeq	r5, r2, r8
     220:	30000208 	andcc	r0, r0, r8, lsl #4
     224:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     228:	00000000 	andeq	r0, r0, r0
     22c:	00025e00 	andeq	r5, r2, r0, lsl #28
     230:	00026408 	andeq	r6, r2, r8, lsl #8
     234:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     238:	00026400 	andeq	r6, r2, r0, lsl #8
     23c:	00028e08 	andeq	r8, r2, r8, lsl #28
     240:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     244:	00000008 	andeq	r0, r0, r8
     248:	00000000 	andeq	r0, r0, r0
     24c:	00025e00 	andeq	r5, r2, r0, lsl #28
     250:	00026a08 	andeq	r6, r2, r8, lsl #20
     254:	50000108 	andpl	r0, r0, r8, lsl #2
     258:	0800026a 	stmdaeq	r0, {r1, r3, r5, r6, r9}
     25c:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
     260:	01f30004 	mvnseq	r0, r4
     264:	00009f50 	andeq	r9, r0, r0, asr pc
     268:	00000000 	andeq	r0, r0, r0
     26c:	026a0000 	rsbeq	r0, sl, #0
     270:	02750800 	rsbseq	r0, r5, #0
     274:	00010800 	andeq	r0, r1, r0, lsl #16
     278:	00027550 	andeq	r7, r2, r0, asr r5
     27c:	00027a08 	andeq	r7, r2, r8, lsl #20
     280:	74002508 	strvc	r2, [r0], #-1288	; 0x508
     284:	24fc0900 	ldrbtcs	r0, [ip], #2304	; 0x900
     288:	00743723 	rsbseq	r3, r4, r3, lsr #14
     28c:	2324fc09 	msrcs	CPSR_s, #2304	; 0x900
     290:	09007430 	stmdbeq	r0, {r4, r5, sl, ip, sp, lr}
     294:	302324fc 	strdcc	r2, [r3], -ip	; <UNPREDICTABLE>
     298:	22244b40 	eorcs	r4, r4, #65536	; 0x10000
     29c:	0000390c 	andeq	r3, r0, ip, lsl #18
     2a0:	01282b80 	smlawbeq	r8, r0, fp, r2
     2a4:	9f131600 	svcls	0x00131600
     2a8:	0800027e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9}
     2ac:	0800028d 	stmdaeq	r0, {r0, r2, r3, r7, r9}
     2b0:	8d500001 	ldclhi	0, cr0, [r0, #-4]
     2b4:	8e080002 	cdphi	0, 0, cr0, cr8, cr2, {0}
     2b8:	16080002 	strne	r0, [r8], -r2
     2bc:	74377400 	ldrtvc	r7, [r7], #-1024	; 0x400
     2c0:	40307430 	eorsmi	r7, r0, r0, lsr r4
     2c4:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
     2c8:	80000039 	andhi	r0, r0, r9, lsr r0
     2cc:	0001282b 	andeq	r2, r1, fp, lsr #16
     2d0:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
     2d4:	00000000 	andeq	r0, r0, r0
     2d8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
     2dc:	90080002 	andls	r0, r8, r2
     2e0:	02080002 	andeq	r0, r8, #2
     2e4:	90007d00 	andls	r7, r0, r0, lsl #26
     2e8:	a2080002 	andge	r0, r8, #2
     2ec:	02080002 	andeq	r0, r8, #2
     2f0:	00087d00 	andeq	r7, r8, r0, lsl #26
     2f4:	00000000 	andeq	r0, r0, r0
     2f8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
     2fc:	94080002 	strls	r0, [r8], #-2
     300:	01080002 	tsteq	r8, r2
     304:	02945000 	addseq	r5, r4, #0
     308:	02a20800 	adceq	r0, r2, #0
     30c:	00040800 	andeq	r0, r4, r0, lsl #16
     310:	9f5001f3 	svcls	0x005001f3
	...
     31c:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
     320:	080002a4 	stmdaeq	r0, {r2, r5, r7, r9}
     324:	007d0002 	rsbseq	r0, sp, r2
     328:	080002a4 	stmdaeq	r0, {r2, r5, r7, r9}
     32c:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     330:	087d0002 	ldmdaeq	sp!, {r1}^
	...
     33c:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
     340:	080002a8 	stmdaeq	r0, {r3, r5, r7, r9}
     344:	a8500001 	ldmdage	r0, {r0}^
     348:	b6080002 	strlt	r0, [r8], -r2
     34c:	01080002 	tsteq	r8, r2
     350:	00005400 	andeq	r5, r0, r0, lsl #8
	...
     360:	00020000 	andeq	r0, r2, r0
     364:	0000007d 	andeq	r0, r0, sp, ror r0
     368:	00000000 	andeq	r0, r0, r0
     36c:	00020000 	andeq	r0, r2, r0
     370:	0000107d 	andeq	r1, r0, sp, ror r0
	...
     380:	00010000 	andeq	r0, r1, r0
     384:	00000050 	andeq	r0, r0, r0, asr r0
     388:	00000000 	andeq	r0, r0, r0
     38c:	f3000400 	vshl.u8	d0, d0, d0
     390:	009f5001 	addseq	r5, pc, r1
     394:	00000000 	andeq	r0, r0, r0
     398:	01000000 	mrseq	r0, (UNDEF: 0)
     39c:	00005100 	andeq	r5, r0, r0, lsl #2
     3a0:	00000000 	andeq	r0, r0, r0
     3a4:	00010000 	andeq	r0, r1, r0
     3a8:	00000055 	andeq	r0, r0, r5, asr r0
     3ac:	00000000 	andeq	r0, r0, r0
     3b0:	74000900 	strvc	r0, [r0], #-2304	; 0x900
     3b4:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     3b8:	9f220075 	svcls	0x00220075
	...
     3c4:	00740009 	rsbseq	r0, r4, r9
     3c8:	751ef609 	ldrvc	pc, [lr, #-1545]	; 0x609
     3cc:	009f2250 	addseq	r2, pc, r0, asr r2	; <UNPREDICTABLE>
	...
     3dc:	01000000 	mrseq	r0, (UNDEF: 0)
     3e0:	00005500 	andeq	r5, r0, r0, lsl #10
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	000c0000 	andeq	r0, ip, r0
     3ec:	29f70074 	ldmibcs	r7!, {r2, r4, r5, r6}^
     3f0:	29f76408 	ldmibcs	r7!, {r3, sl, sp, lr}^
     3f4:	9f00f71b 	svcls	0x0000f71b
	...
     400:	00540001 	subseq	r0, r4, r1
     404:	00000000 	andeq	r0, r0, r0
     408:	b6000000 	strlt	r0, [r0], -r0
     40c:	b8080002 	stmdalt	r8, {r1}
     410:	02080002 	andeq	r0, r8, #2
     414:	b8007d00 	stmdalt	r0, {r8, sl, fp, ip, sp, lr}
     418:	c8080002 	stmdagt	r8, {r1}
     41c:	02080002 	andeq	r0, r8, #2
     420:	00087d00 	andeq	r7, r8, r0, lsl #26
     424:	00000000 	andeq	r0, r0, r0
     428:	b6000000 	strlt	r0, [r0], -r0
     42c:	ba080002 	blt	20043c <__Stack_Size+0x20003c>
     430:	01080002 	tsteq	r8, r2
     434:	02ba5000 	adcseq	r5, sl, #0
     438:	02c80800 	sbceq	r0, r8, #0
     43c:	00040800 	andeq	r0, r4, r0, lsl #16
     440:	9f5001f3 	svcls	0x005001f3
	...
     44c:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
     450:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     454:	9f300002 	svcls	0x00300002
	...
     468:	007d0002 	rsbseq	r0, sp, r2
	...
     474:	087d0002 	ldmdaeq	sp!, {r1}^
	...
     488:	00500001 	subseq	r0, r0, r1
     48c:	00000000 	andeq	r0, r0, r0
     490:	04000000 	streq	r0, [r0], #-0
     494:	5001f300 	andpl	pc, r1, r0, lsl #6
     498:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     4a8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     4b4:	00740025 	rsbseq	r0, r4, r5, lsr #32
     4b8:	2324fc09 	msrcs	CPSR_s, #2304	; 0x900
     4bc:	09007437 	stmdbeq	r0, {r0, r1, r2, r4, r5, sl, ip, sp, lr}
     4c0:	302324fc 	strdcc	r2, [r3], -ip	; <UNPREDICTABLE>
     4c4:	fc090074 	stc2	0, cr0, [r9], {116}	; 0x74
     4c8:	40302324 	eorsmi	r2, r0, r4, lsr #6
     4cc:	0c22244b 	cfstrseq	mvf2, [r2], #-300	; 0xfffffed4
     4d0:	80000039 	andhi	r0, r0, r9, lsr r0
     4d4:	0001282b 	andeq	r2, r1, fp, lsr #16
     4d8:	009f1316 	addseq	r1, pc, r6, lsl r3	; <UNPREDICTABLE>
     4dc:	00000000 	andeq	r0, r0, r0
     4e0:	01000000 	mrseq	r0, (UNDEF: 0)
     4e4:	00005000 	andeq	r5, r0, r0
     4e8:	00000000 	andeq	r0, r0, r0
     4ec:	00160000 	andseq	r0, r6, r0
     4f0:	30743774 	rsbscc	r3, r4, r4, ror r7
     4f4:	4b403074 	blmi	100c6cc <__Stack_Size+0x100c2cc>
     4f8:	390c2224 	stmdbcc	ip, {r2, r5, r9, sp}
     4fc:	2b800000 	blcs	fe000504 <SCS_BASE+0x1dff2504>
     500:	16000128 	strne	r0, [r0], -r8, lsr #2
     504:	00009f13 	andeq	r9, r0, r3, lsl pc
	...
     514:	00020000 	andeq	r0, r2, r0
     518:	0000007d 	andeq	r0, r0, sp, ror r0
     51c:	00000000 	andeq	r0, r0, r0
     520:	00020000 	andeq	r0, r2, r0
     524:	0000087d 	andeq	r0, r0, sp, ror r8
	...
     534:	00010000 	andeq	r0, r1, r0
     538:	00000050 	andeq	r0, r0, r0, asr r0
     53c:	00000000 	andeq	r0, r0, r0
     540:	f3000400 	vshl.u8	d0, d0, d0
     544:	009f5001 	addseq	r5, pc, r1
	...
     554:	02000000 	andeq	r0, r0, #0
     558:	00007d00 	andeq	r7, r0, r0, lsl #26
     55c:	00000000 	andeq	r0, r0, r0
     560:	02000000 	andeq	r0, r0, #0
     564:	00087d00 	andeq	r7, r8, r0, lsl #26
	...
     574:	01000000 	mrseq	r0, (UNDEF: 0)
     578:	00005000 	andeq	r5, r0, r0
     57c:	00000000 	andeq	r0, r0, r0
     580:	00010000 	andeq	r0, r1, r0
     584:	00000054 	andeq	r0, r0, r4, asr r0
     588:	00000000 	andeq	r0, r0, r0
     58c:	0002c800 	andeq	ip, r2, r0, lsl #16
     590:	0002ca08 	andeq	ip, r2, r8, lsl #20
     594:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     598:	0002ca00 	andeq	ip, r2, r0, lsl #20
     59c:	0002f408 	andeq	pc, r2, r8, lsl #8
     5a0:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     5a4:	00000008 	andeq	r0, r0, r8
     5a8:	00000000 	andeq	r0, r0, r0
     5ac:	0002c800 	andeq	ip, r2, r0, lsl #16
     5b0:	0002ce08 	andeq	ip, r2, r8, lsl #28
     5b4:	50000108 	andpl	r0, r0, r8, lsl #2
     5b8:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     5bc:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     5c0:	d6540001 	ldrble	r0, [r4], -r1
     5c4:	e3080002 	movw	r0, #32770	; 0x8002
     5c8:	05080002 	streq	r0, [r8, #-2]
     5cc:	01380300 	teqeq	r8, r0, lsl #6
     5d0:	02e32000 	rsceq	r2, r3, #0
     5d4:	02f40800 	rscseq	r0, r4, #0
     5d8:	00040800 	andeq	r0, r4, r0, lsl #16
     5dc:	9f5001f3 	svcls	0x005001f3
	...
     5e8:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     5ec:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     5f0:	007d0002 	rsbseq	r0, sp, r2
     5f4:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     5f8:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
     5fc:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
	...
     608:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
     60c:	080002fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9}
     610:	fa500001 	blx	140061c <__Stack_Size+0x140021c>
     614:	28080002 	stmdacs	r8, {r1}
     618:	01080003 	tsteq	r8, r3
     61c:	00005400 	andeq	r5, r0, r0, lsl #8
     620:	00000000 	andeq	r0, r0, r0
     624:	02f40000 	rscseq	r0, r4, #0
     628:	02fa0800 	rscseq	r0, sl, #0
     62c:	00020800 	andeq	r0, r2, r0, lsl #16
     630:	00009f30 	andeq	r9, r0, r0, lsr pc
     634:	00000000 	andeq	r0, r0, r0
     638:	03280000 	teqeq	r8, #0
     63c:	032a0800 	teqeq	sl, #0
     640:	00020800 	andeq	r0, r2, r0, lsl #16
     644:	032a007d 	teqeq	sl, #125	; 0x7d
     648:	03420800 	movteq	r0, #10240	; 0x2800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	0000087d 	andeq	r0, r0, sp, ror r8
     654:	00000000 	andeq	r0, r0, r0
     658:	03280000 	teqeq	r8, #0
     65c:	03400800 	movteq	r0, #2048	; 0x800
     660:	00010800 	andeq	r0, r1, r0, lsl #16
     664:	00034050 	andeq	r4, r3, r0, asr r0
     668:	00034208 	andeq	r4, r3, r8, lsl #4
     66c:	f3000408 	vshl.u8	d0, d8, d0
     670:	009f5001 	addseq	r5, pc, r1
     674:	00000000 	andeq	r0, r0, r0
     678:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     67c:	2c080003 	stccs	0, cr0, [r8], {3}
     680:	02080003 	andeq	r0, r8, #3
     684:	009f3000 	addseq	r3, pc, r0
     688:	00000000 	andeq	r0, r0, r0
     68c:	44000000 	strmi	r0, [r0], #-0
     690:	46080003 	strmi	r0, [r8], -r3
     694:	02080003 	andeq	r0, r8, #3
     698:	46007d00 	strmi	r7, [r0], -r0, lsl #26
     69c:	48080003 	stmdami	r8, {r0, r1}
     6a0:	02080003 	andeq	r0, r8, #3
     6a4:	480c7d00 	stmdami	ip, {r8, sl, fp, ip, sp, lr}
     6a8:	fc080003 	stc2	0, cr0, [r8], {3}
     6ac:	02080003 	andeq	r0, r8, #3
     6b0:	00207d00 	eoreq	r7, r0, r0, lsl #26
     6b4:	00000000 	andeq	r0, r0, r0
     6b8:	44000000 	strmi	r0, [r0], #-0
     6bc:	4c080003 	stcmi	0, cr0, [r8], {3}
     6c0:	01080003 	tsteq	r8, r3
     6c4:	034c5000 	movteq	r5, #49152	; 0xc000
     6c8:	03fc0800 	mvnseq	r0, #0
     6cc:	00040800 	andeq	r0, r4, r0, lsl #16
     6d0:	9f5001f3 	svcls	0x005001f3
	...
     6dc:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     6e0:	08000351 	stmdaeq	r0, {r0, r4, r6, r8, r9}
     6e4:	51510001 	cmppl	r1, r1
     6e8:	fc080003 	stc2	0, cr0, [r8], {3}
     6ec:	01080003 	tsteq	r8, r3
     6f0:	00005500 	andeq	r5, r0, r0, lsl #10
     6f4:	00000000 	andeq	r0, r0, r0
     6f8:	03fc0000 	mvnseq	r0, #0
     6fc:	04000800 	streq	r0, [r0], #-2048	; 0x800
     700:	00020800 	andeq	r0, r2, r0, lsl #16
     704:	0400007d 	streq	r0, [r0], #-125	; 0x7d
     708:	04040800 	streq	r0, [r4], #-2048	; 0x800
     70c:	00020800 	andeq	r0, r2, r0, lsl #16
     710:	0404187d 	streq	r1, [r4], #-2173	; 0x87d
     714:	07cc0800 	strbeq	r0, [ip, r0, lsl #16]
     718:	00020800 	andeq	r0, r2, r0, lsl #16
     71c:	0000387d 	andeq	r3, r0, sp, ror r8
     720:	00000000 	andeq	r0, r0, r0
     724:	03fc0000 	mvnseq	r0, #0
     728:	042e0800 	strteq	r0, [lr], #-2048	; 0x800
     72c:	00020800 	andeq	r0, r2, r0, lsl #16
     730:	06269f30 	qasxeq	r9, r6, r0
     734:	075a0800 	ldrbeq	r0, [sl, -r0, lsl #16]
     738:	00010800 	andeq	r0, r1, r0, lsl #16
     73c:	00078455 	andeq	r8, r7, r5, asr r4
     740:	0007cc08 	andeq	ip, r7, r8, lsl #24
     744:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     750:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     754:	08000404 	stmdaeq	r0, {r2, sl}
     758:	9f300002 	svcls	0x00300002
     75c:	0800040c 	stmdaeq	r0, {r2, r3, sl}
     760:	08000417 	stmdaeq	r0, {r0, r1, r2, r4, sl}
     764:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     768:	7e080004 	cdpvc	0, 0, cr0, cr8, cr4, {0}
     76c:	01080004 	tsteq	r8, r4
     770:	069c5100 	ldreq	r5, [ip], r0, lsl #2
     774:	069e0800 	ldreq	r0, [lr], r0, lsl #16
     778:	00020800 	andeq	r0, r2, r0, lsl #16
     77c:	069e9f30 			; <UNDEFINED> instruction: 0x069e9f30
     780:	07220800 	streq	r0, [r2, -r0, lsl #16]!
     784:	00010800 	andeq	r0, r1, r0, lsl #16
     788:	00077254 	andeq	r7, r7, r4, asr r2
     78c:	00078008 	andeq	r8, r7, r8
     790:	51000108 	tstpl	r0, r8, lsl #2
     794:	08000792 	stmdaeq	r0, {r1, r4, r7, r8, r9, sl}
     798:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
     79c:	00530001 	subseq	r0, r3, r1
     7a0:	00000000 	andeq	r0, r0, r0
     7a4:	10000000 	andne	r0, r0, r0
     7a8:	2e080004 	cdpcs	0, 0, cr0, cr8, cr4, {0}
     7ac:	02080004 	andeq	r0, r8, #4
     7b0:	849f3000 	ldrhi	r3, [pc], #0	; 7b8 <__Stack_Size+0x3b8>
     7b4:	cc080007 	stcgt	0, cr0, [r8], {7}
     7b8:	01080007 	tsteq	r8, r7
     7bc:	00005700 	andeq	r5, r0, r0, lsl #14
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	048a0000 	streq	r0, [sl], #0
     7c8:	04c40800 	strbeq	r0, [r4], #2048	; 0x800
     7cc:	00020800 	andeq	r0, r2, r0, lsl #16
     7d0:	04c49f30 	strbeq	r9, [r4], #3888	; 0xf30
     7d4:	04ea0800 	strbteq	r0, [sl], #2048	; 0x800
     7d8:	00010800 	andeq	r0, r1, r0, lsl #16
     7dc:	0004ea56 	andeq	lr, r4, r6, asr sl
     7e0:	0004fe08 	andeq	pc, r4, r8, lsl #28
     7e4:	76000308 	strvc	r0, [r0], -r8, lsl #6
     7e8:	04fe9f7f 	ldrbteq	r9, [lr], #3967	; 0xf7f
     7ec:	05400800 	strbeq	r0, [r0, #-2048]	; 0x800
     7f0:	00010800 	andeq	r0, r1, r0, lsl #16
     7f4:	00000056 	andeq	r0, r0, r6, asr r0
     7f8:	00000000 	andeq	r0, r0, r0
     7fc:	00042e00 	andeq	r2, r4, r0, lsl #28
     800:	0004bc08 	andeq	fp, r4, r8, lsl #24
     804:	91000208 	tstls	r0, r8, lsl #4
     808:	0004c050 	andeq	ip, r4, r0, asr r0
     80c:	0004c308 	andeq	ip, r4, r8, lsl #6
     810:	52000108 	andpl	r0, r0, #2
     814:	080004c3 	stmdaeq	r0, {r0, r1, r6, r7, sl}
     818:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
     81c:	50910002 	addspl	r0, r1, r2
	...
     828:	0800042e 	stmdaeq	r0, {r1, r2, r3, r5, sl}
     82c:	08000434 	stmdaeq	r0, {r2, r4, r5, sl}
     830:	9c540001 	mrrcls	0, 0, r0, r4, cr1
     834:	ce080004 	cdpgt	0, 0, cr0, cr8, cr4, {0}
     838:	02080004 	andeq	r0, r8, #4
     83c:	ce4e9100 	sqtgte	f1, f0
     840:	e8080004 	stmda	r8, {r2}
     844:	01080004 	tsteq	r8, r4
     848:	04f45100 	ldrbteq	r5, [r4], #256	; 0x100
     84c:	05000800 	streq	r0, [r0, #-2048]	; 0x800
     850:	00020800 	andeq	r0, r2, r0, lsl #16
     854:	05004e91 	streq	r4, [r0, #-3729]	; 0xe91
     858:	05040800 	streq	r0, [r4, #-2048]	; 0x800
     85c:	00010800 	andeq	r0, r1, r0, lsl #16
     860:	00050451 	andeq	r0, r5, r1, asr r4
     864:	00053e08 	andeq	r3, r5, r8, lsl #28
     868:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
     874:	0800042e 	stmdaeq	r0, {r1, r2, r3, r5, sl}
     878:	080004a6 	stmdaeq	r0, {r1, r2, r5, r7, sl}
     87c:	54910002 	ldrpl	r0, [r1], #2
     880:	080004a6 	stmdaeq	r0, {r1, r2, r5, r7, sl}
     884:	080004af 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, sl}
     888:	af520001 	svcge	0x00520001
     88c:	cc080004 	stcgt	0, cr0, [r8], {4}
     890:	02080007 	andeq	r0, r8, #7
     894:	00549100 	subseq	r9, r4, r0, lsl #2
     898:	00000000 	andeq	r0, r0, r0
     89c:	a4000000 	strge	r0, [r0], #-0
     8a0:	a7080005 	strge	r0, [r8, -r5]
     8a4:	02080005 	andeq	r0, r8, #5
     8a8:	a7007300 	strge	r7, [r0, -r0, lsl #6]
     8ac:	b2080005 	andlt	r0, r8, #5
     8b0:	01080005 	tsteq	r8, r5
     8b4:	00005600 	andeq	r5, r0, r0, lsl #12
     8b8:	00000000 	andeq	r0, r0, r0
     8bc:	05a00000 	streq	r0, [r0, #0]!
     8c0:	05a20800 	streq	r0, [r2, #2048]!	; 0x800
     8c4:	00050800 	andeq	r0, r5, r0, lsl #16
     8c8:	0030040c 	eorseq	r0, r0, ip, lsl #8
     8cc:	0005a208 	andeq	sl, r5, r8, lsl #4
     8d0:	0005a708 	andeq	sl, r5, r8, lsl #14
     8d4:	73000208 	movwvc	r0, #520	; 0x208
     8d8:	0005a700 	andeq	sl, r5, r0, lsl #14
     8dc:	0005b208 	andeq	fp, r5, r8, lsl #4
     8e0:	56000108 	strpl	r0, [r0], -r8, lsl #2
	...
     8ec:	0800062a 	stmdaeq	r0, {r1, r3, r5, r9, sl}
     8f0:	08000636 	stmdaeq	r0, {r1, r2, r4, r5, r9, sl}
     8f4:	9f300002 	svcls	0x00300002
	...
     900:	0800062a 	stmdaeq	r0, {r1, r3, r5, r9, sl}
     904:	08000636 	stmdaeq	r0, {r1, r2, r4, r5, r9, sl}
     908:	00750006 	rsbseq	r0, r5, r6
     90c:	9f1aff08 	svcls	0x001aff08
	...
     918:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
     91c:	080007ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl}
     920:	007d0002 	rsbseq	r0, sp, r2
     924:	080007ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl}
     928:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     92c:	087d0002 	ldmdaeq	sp!, {r1}^
	...
     938:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
     93c:	0800085c 	stmdaeq	r0, {r2, r3, r4, r6, fp}
     940:	007d0002 	rsbseq	r0, sp, r2
     944:	0800085c 	stmdaeq	r0, {r2, r3, r4, r6, fp}
     948:	08000860 	stmdaeq	r0, {r5, r6, fp}
     94c:	247d0002 	ldrbtcs	r0, [sp], #-2
     950:	08000860 	stmdaeq	r0, {r5, r6, fp}
     954:	0800099c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp}
     958:	387d0002 	ldmdacc	sp!, {r1}^
	...
     964:	0800099c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp}
     968:	0800099e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, fp}
     96c:	007d0002 	rsbseq	r0, sp, r2
     970:	0800099e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, fp}
     974:	08000a16 	stmdaeq	r0, {r1, r2, r4, r9, fp}
     978:	187d0002 	ldmdane	sp!, {r1}^
	...
     984:	08000a18 	stmdaeq	r0, {r3, r4, r9, fp}
     988:	08000a1a 	stmdaeq	r0, {r1, r3, r4, r9, fp}
     98c:	007d0002 	rsbseq	r0, sp, r2
     990:	08000a1a 	stmdaeq	r0, {r1, r3, r4, r9, fp}
     994:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
     998:	107d0002 	rsbsne	r0, sp, r2
	...
     9a4:	08000a7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp}
     9a8:	08000a82 	stmdaeq	r0, {r1, r7, r9, fp}
     9ac:	9f300002 	svcls	0x00300002
     9b0:	08000a82 	stmdaeq	r0, {r1, r7, r9, fp}
     9b4:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
     9b8:	00760009 	rsbseq	r0, r6, r9
     9bc:	0829ff09 	stmdaeq	r9!, {r0, r3, r8, r9, sl, fp, ip, sp, lr, pc}
     9c0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     9c4:	00000000 	andeq	r0, r0, r0
     9c8:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
     9cc:	b108000a 	tstlt	r8, sl
     9d0:	0208000a 	andeq	r0, r8, #10
     9d4:	00007500 	andeq	r7, r0, r0, lsl #10
     9d8:	00000000 	andeq	r0, r0, r0
     9dc:	30000000 	andcc	r0, r0, r0
     9e0:	3208000b 	andcc	r0, r8, #11
     9e4:	0208000b 	andeq	r0, r8, #11
     9e8:	32007d00 	andcc	r7, r0, #0
     9ec:	4408000b 	strmi	r0, [r8], #-11
     9f0:	0208000b 	andeq	r0, r8, #11
     9f4:	00087d00 	andeq	r7, r8, r0, lsl #26
     9f8:	00000000 	andeq	r0, r0, r0
     9fc:	54000000 	strpl	r0, [r0], #-0
     a00:	5608000b 	strpl	r0, [r8], -fp
     a04:	0208000b 	andeq	r0, r8, #11
     a08:	56007d00 	strpl	r7, [r0], -r0, lsl #26
     a0c:	8808000b 	stmdahi	r8, {r0, r1, r3}
     a10:	0208000b 	andeq	r0, r8, #11
     a14:	00107d00 	andseq	r7, r0, r0, lsl #26
     a18:	00000000 	andeq	r0, r0, r0
     a1c:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     a20:	8a08000b 	bhi	200a54 <__Stack_Size+0x200654>
     a24:	0208000b 	andeq	r0, r8, #11
     a28:	8a007d00 	bhi	1fe30 <__Stack_Size+0x1fa30>
     a2c:	c408000b 	strgt	r0, [r8], #-11
     a30:	0208000b 	andeq	r0, r8, #11
     a34:	00187d00 	andseq	r7, r8, r0, lsl #26
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	fc000000 	stc2	0, cr0, [r0], {-0}
     a40:	0008000b 	andeq	r0, r8, fp
     a44:	0208000c 	andeq	r0, r8, #12
     a48:	00007d00 	andeq	r7, r0, r0, lsl #26
     a4c:	0808000c 	stmdaeq	r8, {r2, r3}
     a50:	0208000c 	andeq	r0, r8, #12
     a54:	08247d00 	stmdaeq	r4!, {r8, sl, fp, ip, sp, lr}
     a58:	fc08000c 	stc2	0, cr0, [r8], {12}
     a5c:	0208000c 	andeq	r0, r8, #12
     a60:	00387d00 	eorseq	r7, r8, r0, lsl #26
     a64:	00000000 	andeq	r0, r0, r0
     a68:	fc000000 	stc2	0, cr0, [r0], {-0}
     a6c:	0608000b 	streq	r0, [r8], -fp
     a70:	0108000c 	tsteq	r8, ip
     a74:	0c065000 	stceq	0, cr5, [r6], {-0}
     a78:	0cfc0800 	ldcleq	8, cr0, [ip]
     a7c:	00010800 	andeq	r0, r1, r0, lsl #16
     a80:	00000054 	andeq	r0, r0, r4, asr r0
     a84:	00000000 	andeq	r0, r0, r0
     a88:	000bfc00 	andeq	pc, fp, r0, lsl #24
     a8c:	000c1608 	andeq	r1, ip, r8, lsl #12
     a90:	51000108 	tstpl	r0, r8, lsl #2
     a94:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
     a98:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
     a9c:	01f30004 	mvnseq	r0, r4
     aa0:	00009f51 	andeq	r9, r0, r1, asr pc
     aa4:	00000000 	andeq	r0, r0, r0
     aa8:	0c180000 	ldceq	0, cr0, [r8], {-0}
     aac:	0c1a0800 	ldceq	8, cr0, [sl], {-0}
     ab0:	00020800 	andeq	r0, r2, r0, lsl #16
     ab4:	0c1a9f30 	ldceq	15, cr9, [sl], {48}	; 0x30
     ab8:	0c880800 	stceq	8, cr0, [r8], {0}
     abc:	00010800 	andeq	r0, r1, r0, lsl #16
     ac0:	000c8855 	andeq	r8, ip, r5, asr r8
     ac4:	000cac08 	andeq	sl, ip, r8, lsl #24
     ac8:	75000308 	strvc	r0, [r0, #-776]	; 0x308
     acc:	0cac9f7c 	stceq	15, cr9, [ip], #496	; 0x1f0
     ad0:	0cd40800 	ldcleq	8, cr0, [r4], {0}
     ad4:	00010800 	andeq	r0, r1, r0, lsl #16
     ad8:	00000055 	andeq	r0, r0, r5, asr r0
     adc:	00000000 	andeq	r0, r0, r0
     ae0:	000bfc00 	andeq	pc, fp, r0, lsl #24
     ae4:	000c1808 	andeq	r1, ip, r8, lsl #16
     ae8:	30000208 	andcc	r0, r0, r8, lsl #4
     aec:	000c189f 	muleq	ip, pc, r8	; <UNPREDICTABLE>
     af0:	000c1a08 	andeq	r1, ip, r8, lsl #20
     af4:	51000108 	tstpl	r0, r8, lsl #2
     af8:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
     afc:	08000cc0 	stmdaeq	r0, {r6, r7, sl, fp}
     b00:	ca560001 	bgt	1580b0c <__Stack_Size+0x158070c>
     b04:	d008000c 	andle	r0, r8, ip
     b08:	0108000c 	tsteq	r8, ip
     b0c:	00005600 	andeq	r5, r0, r0, lsl #12
     b10:	00000000 	andeq	r0, r0, r0
     b14:	0c580000 	mraeq	r0, r8, acc0
     b18:	0c7c0800 	ldcleq	8, cr0, [ip], #-0
     b1c:	00020800 	andeq	r0, r2, r0, lsl #16
     b20:	0c7c5791 	ldcleq	7, cr5, [ip], #-580	; 0xfffffdbc
     b24:	0c820800 	stceq	8, cr0, [r2], {0}
     b28:	00010800 	andeq	r0, r1, r0, lsl #16
     b2c:	000c8450 	andeq	r8, ip, r0, asr r4
     b30:	000c9008 	andeq	r9, ip, r8
     b34:	50000108 	andpl	r0, r0, r8, lsl #2
     b38:	08000cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp}
     b3c:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
     b40:	57910002 	ldrpl	r0, [r1, r2]
	...
     b4c:	08000c46 	stmdaeq	r0, {r1, r2, r6, sl, fp}
     b50:	08000c53 	stmdaeq	r0, {r0, r1, r4, r6, sl, fp}
     b54:	00530001 	subseq	r0, r3, r1
     b58:	00000000 	andeq	r0, r0, r0
     b5c:	fc000000 	stc2	0, cr0, [r0], {-0}
     b60:	fe08000c 	cdp2	0, 0, cr0, cr8, cr12, {0}
     b64:	0208000c 	andeq	r0, r8, #12
     b68:	fe007d00 	cdp2	13, 0, cr7, cr0, cr0, {0}
     b6c:	5808000c 	stmdapl	r8, {r2, r3}
     b70:	0208000d 	andeq	r0, r8, #13
     b74:	00087d00 	andeq	r7, r8, r0, lsl #26
     b78:	00000000 	andeq	r0, r0, r0
     b7c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     b80:	6008000d 	andvs	r0, r8, sp
     b84:	0208000d 	andeq	r0, r8, #13
     b88:	60007d00 	andvs	r7, r0, r0, lsl #26
     b8c:	e008000d 	and	r0, r8, sp
     b90:	0208000d 	andeq	r0, r8, #13
     b94:	00087d00 	andeq	r7, r8, r0, lsl #26
     b98:	00000000 	andeq	r0, r0, r0
     b9c:	1c000000 	stcne	0, cr0, [r0], {-0}
     ba0:	2008000e 	andcs	r0, r8, lr
     ba4:	0208000e 	andeq	r0, r8, #14
     ba8:	20007d00 	andcs	r7, r0, r0, lsl #26
     bac:	7808000e 	stmdavc	r8, {r1, r2, r3}
     bb0:	0208000e 	andeq	r0, r8, #14
     bb4:	00087d00 	andeq	r7, r8, r0, lsl #26
     bb8:	00000000 	andeq	r0, r0, r0
     bbc:	1c000000 	stcne	0, cr0, [r0], {-0}
     bc0:	2408000e 	strcs	r0, [r8], #-14
     bc4:	0108000e 	tsteq	r8, lr
     bc8:	0e245000 	cdpeq	0, 2, cr5, cr4, cr0, {0}
     bcc:	0e340800 	cdpeq	8, 3, cr0, cr4, cr0, {0}
     bd0:	00040800 	andeq	r0, r4, r0, lsl #16
     bd4:	9f5001f3 	svcls	0x005001f3
     bd8:	08000e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp}
     bdc:	08000e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp}
     be0:	54500001 	ldrbpl	r0, [r0], #-1
     be4:	7808000e 	stmdavc	r8, {r1, r2, r3}
     be8:	0408000e 	streq	r0, [r8], #-14
     bec:	5001f300 	andpl	pc, r1, r0, lsl #6
     bf0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     bf4:	00000000 	andeq	r0, r0, r0
     bf8:	000e1c00 	andeq	r1, lr, r0, lsl #24
     bfc:	000e3008 	andeq	r3, lr, r8
     c00:	30000208 	andcc	r0, r0, r8, lsl #4
     c04:	000e349f 	muleq	lr, pc, r4	; <UNPREDICTABLE>
     c08:	000e4e08 	andeq	r4, lr, r8, lsl #28
     c0c:	30000208 	andcc	r0, r0, r8, lsl #4
     c10:	000e4e9f 	muleq	lr, pc, lr	; <UNPREDICTABLE>
     c14:	000e5408 	andeq	r5, lr, r8, lsl #8
     c18:	53000108 	movwpl	r0, #264	; 0x108
     c1c:	08000e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp}
     c20:	08000e56 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, fp}
     c24:	9f300002 	svcls	0x00300002
	...
     c30:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
     c34:	08000e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp}
     c38:	8c500001 	mrrchi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     c3c:	8e08000e 	cdphi	0, 0, cr0, cr8, cr14, {0}
     c40:	0408000e 	streq	r0, [r8], #-14
     c44:	5001f300 	andpl	pc, r1, r0, lsl #6
     c48:	000e8e9f 	muleq	lr, pc, lr	; <UNPREDICTABLE>
     c4c:	000e9408 	andeq	r9, lr, r8, lsl #8
     c50:	50000108 	andpl	r0, r0, r8, lsl #2
     c54:	08000e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp}
     c58:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
     c5c:	01f30004 	mvnseq	r0, r4
     c60:	00009f50 	andeq	r9, r0, r0, asr pc
     c64:	00000000 	andeq	r0, r0, r0
     c68:	0e9c0000 	cdpeq	0, 9, cr0, cr12, cr0, {0}
     c6c:	0ea00800 	cdpeq	8, 10, cr0, cr0, cr0, {0}
     c70:	00010800 	andeq	r0, r1, r0, lsl #16
     c74:	000ea050 	andeq	sl, lr, r0, asr r0
     c78:	000ea208 	andeq	sl, lr, r8, lsl #4
     c7c:	f3000408 	vshl.u8	d0, d8, d0
     c80:	a29f5001 	addsge	r5, pc, #1
     c84:	a808000e 	stmdage	r8, {r1, r2, r3}
     c88:	0108000e 	tsteq	r8, lr
     c8c:	0ea85000 	cdpeq	0, 10, cr5, cr8, cr0, {0}
     c90:	0eaa0800 	cdpeq	8, 10, cr0, cr10, cr0, {0}
     c94:	00040800 	andeq	r0, r4, r0, lsl #16
     c98:	9f5001f3 	svcls	0x005001f3
	...
     ca4:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
     ca8:	08000eba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, fp}
     cac:	ba500001 	blt	1400cb8 <__Stack_Size+0x14008b8>
     cb0:	c408000e 	strgt	r0, [r8], #-14
     cb4:	0408000e 	streq	r0, [r8], #-14
     cb8:	5001f300 	andpl	pc, r1, r0, lsl #6
     cbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     cc0:	00000000 	andeq	r0, r0, r0
     cc4:	000ec400 	andeq	ip, lr, r0, lsl #8
     cc8:	000ee208 	andeq	lr, lr, r8, lsl #4
     ccc:	50000108 	andpl	r0, r0, r8, lsl #2
     cd0:	08000ee2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, fp}
     cd4:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
     cd8:	01f30004 	mvnseq	r0, r4
     cdc:	00009f50 	andeq	r9, r0, r0, asr pc
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	0ef00000 	cdpeq	0, 15, cr0, cr0, cr0, {0}
     ce8:	0f030800 	svceq	0x00030800
     cec:	00010800 	andeq	r0, r1, r0, lsl #16
     cf0:	000f0350 	andeq	r0, pc, r0, asr r3	; <UNPREDICTABLE>
     cf4:	000f0408 	andeq	r0, pc, r8, lsl #8
     cf8:	f3000408 	vshl.u8	d0, d8, d0
     cfc:	049f5001 	ldreq	r5, [pc], #1	; d04 <__Stack_Size+0x904>
     d00:	0608000f 	streq	r0, [r8], -pc
     d04:	0108000f 	tsteq	r8, pc
     d08:	0f065000 	svceq	0x00065000
     d0c:	0f100800 	svceq	0x00100800
     d10:	00040800 	andeq	r0, r4, r0, lsl #16
     d14:	9f5001f3 	svcls	0x005001f3
	...
     d20:	08000ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp}
     d24:	08000f00 	stmdaeq	r0, {r8, r9, sl, fp}
     d28:	03710002 	cmneq	r1, #2
     d2c:	08000f04 	stmdaeq	r0, {r2, r8, r9, sl, fp}
     d30:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
     d34:	03710002 	cmneq	r1, #2
	...
     d40:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
     d44:	08000f15 	stmdaeq	r0, {r0, r2, r4, r8, r9, sl, fp}
     d48:	15500001 	ldrbne	r0, [r0, #-1]
     d4c:	1c08000f 	stcne	0, cr0, [r8], {15}
     d50:	0408000f 	streq	r0, [r8], #-15
     d54:	5001f300 	andpl	pc, r1, r0, lsl #6
     d58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     d5c:	00000000 	andeq	r0, r0, r0
     d60:	000f1c00 	andeq	r1, pc, r0, lsl #24
     d64:	000f2108 	andeq	r2, pc, r8, lsl #2
     d68:	50000108 	andpl	r0, r0, r8, lsl #2
     d6c:	08000f21 	stmdaeq	r0, {r0, r5, r8, r9, sl, fp}
     d70:	08000f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp}
     d74:	01f30004 	mvnseq	r0, r4
     d78:	00009f50 	andeq	r9, r0, r0, asr pc
     d7c:	00000000 	andeq	r0, r0, r0
     d80:	0f280000 	svceq	0x00280000
     d84:	0f320800 	svceq	0x00320800
     d88:	00020800 	andeq	r0, r2, r0, lsl #16
     d8c:	0f32007d 	svceq	0x0032007d
     d90:	10080800 	andne	r0, r8, r0, lsl #16
     d94:	00020800 	andeq	r0, r2, r0, lsl #16
     d98:	0000087d 	andeq	r0, r0, sp, ror r8
     d9c:	00000000 	andeq	r0, r0, r0
     da0:	10080000 	andne	r0, r8, r0
     da4:	100a0800 	andne	r0, sl, r0, lsl #16
     da8:	00020800 	andeq	r0, r2, r0, lsl #16
     dac:	100a007d 	andne	r0, sl, sp, ror r0
     db0:	102c0800 	eorne	r0, ip, r0, lsl #16
     db4:	00020800 	andeq	r0, r2, r0, lsl #16
     db8:	0000087d 	andeq	r0, r0, sp, ror r8
     dbc:	00000000 	andeq	r0, r0, r0
     dc0:	102c0000 	eorne	r0, ip, r0
     dc4:	102e0800 	eorne	r0, lr, r0, lsl #16
     dc8:	00020800 	andeq	r0, r2, r0, lsl #16
     dcc:	102e007d 	eorne	r0, lr, sp, ror r0
     dd0:	10560800 	subsne	r0, r6, r0, lsl #16
     dd4:	00020800 	andeq	r0, r2, r0, lsl #16
     dd8:	0000087d 	andeq	r0, r0, sp, ror r8
     ddc:	00000000 	andeq	r0, r0, r0
     de0:	102c0000 	eorne	r0, ip, r0
     de4:	104c0800 	subne	r0, ip, r0, lsl #16
     de8:	00010800 	andeq	r0, r1, r0, lsl #16
     dec:	00104c50 	andseq	r4, r0, r0, asr ip
     df0:	00105608 	andseq	r5, r0, r8, lsl #12
     df4:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     e00:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
     e04:	08001030 	stmdaeq	r0, {r4, r5, ip}
     e08:	30510001 	subscc	r0, r1, r1
     e0c:	32080010 	andcc	r0, r8, #16
     e10:	03080010 	movweq	r0, #32784	; 0x8010
     e14:	9f7f7100 	svcls	0x007f7100
     e18:	08001032 	stmdaeq	r0, {r1, r4, r5, ip}
     e1c:	08001056 	stmdaeq	r0, {r1, r2, r4, r6, ip}
     e20:	01f30004 	mvnseq	r0, r4
     e24:	00009f51 	andeq	r9, r0, r1, asr pc
     e28:	00000000 	andeq	r0, r0, r0
     e2c:	102c0000 	eorne	r0, ip, r0
     e30:	10320800 	eorsne	r0, r2, r0, lsl #16
     e34:	00020800 	andeq	r0, r2, r0, lsl #16
     e38:	10329f30 	eorsne	r9, r2, r0, lsr pc
     e3c:	10480800 	subne	r0, r8, r0, lsl #16
     e40:	00010800 	andeq	r0, r1, r0, lsl #16
     e44:	00104853 	andseq	r4, r0, r3, asr r8
     e48:	00105208 	andseq	r5, r0, r8, lsl #4
     e4c:	73000308 	movwvc	r0, #776	; 0x308
     e50:	10529f7f 	subsne	r9, r2, pc, ror pc
     e54:	10560800 	subsne	r0, r6, r0, lsl #16
     e58:	00010800 	andeq	r0, r1, r0, lsl #16
     e5c:	00000053 	andeq	r0, r0, r3, asr r0
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00105800 	andseq	r5, r0, r0, lsl #16
     e68:	00105a08 	andseq	r5, r0, r8, lsl #20
     e6c:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     e70:	00105a00 	andseq	r5, r0, r0, lsl #20
     e74:	00109008 	andseq	r9, r0, r8
     e78:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
     e7c:	00000008 	andeq	r0, r0, r8
     e80:	00000000 	andeq	r0, r0, r0
     e84:	00109000 	andseq	r9, r0, r0
     e88:	00109408 	andseq	r9, r0, r8, lsl #8
     e8c:	50000108 	andpl	r0, r0, r8, lsl #2
     e90:	08001094 	stmdaeq	r0, {r2, r4, r7, ip}
     e94:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
     e98:	01f30004 	mvnseq	r0, r4
     e9c:	109c9f50 	addsne	r9, ip, r0, asr pc
     ea0:	109e0800 	addsne	r0, lr, r0, lsl #16
     ea4:	00010800 	andeq	r0, r1, r0, lsl #16
     ea8:	00109e50 	andseq	r9, r0, r0, asr lr
     eac:	0010ac08 	andseq	sl, r0, r8, lsl #24
     eb0:	f3000408 	vshl.u8	d0, d8, d0
     eb4:	009f5001 	addseq	r5, pc, r1
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	ac000000 	stcge	0, cr0, [r0], {-0}
     ec0:	ae080010 	mcrge	0, 0, r0, cr8, cr0, {0}
     ec4:	02080010 	andeq	r0, r8, #16
     ec8:	ae007d00 	cdpge	13, 0, cr7, cr0, cr0, {0}
     ecc:	d0080010 	andle	r0, r8, r0, lsl r0
     ed0:	02080010 	andeq	r0, r8, #16
     ed4:	00107d00 	andseq	r7, r0, r0, lsl #26
     ed8:	00000000 	andeq	r0, r0, r0
     edc:	d4000000 	strle	r0, [r0], #-0
     ee0:	de080010 	mcrle	0, 0, r0, cr8, cr0, {0}
     ee4:	02080010 	andeq	r0, r8, #16
     ee8:	de007d00 	cdple	13, 0, cr7, cr0, cr0, {0}
     eec:	10080010 	andne	r0, r8, r0, lsl r0
     ef0:	02080011 	andeq	r0, r8, #17
     ef4:	00087d00 	andeq	r7, r8, r0, lsl #26
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	dc000000 	stcle	0, cr0, [r0], {-0}
     f00:	e2080010 	and	r0, r8, #16
     f04:	01080010 	tsteq	r8, r0, lsl r0
     f08:	10e25000 	rscne	r5, r2, r0
     f0c:	10e40800 	rscne	r0, r4, r0, lsl #16
     f10:	00060800 	andeq	r0, r6, r0, lsl #16
     f14:	00700073 	rsbseq	r0, r0, r3, ror r0
     f18:	10e49f22 	rscne	r9, r4, r2, lsr #30
     f1c:	10ed0800 	rscne	r0, sp, r0, lsl #16
     f20:	00010800 	andeq	r0, r1, r0, lsl #16
     f24:	0010fc50 	andseq	pc, r0, r0, asr ip	; <UNPREDICTABLE>
     f28:	00111008 	andseq	r1, r1, r8
     f2c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     f38:	080010e2 	stmdaeq	r0, {r1, r5, r6, r7, ip}
     f3c:	080010ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip}
     f40:	fc530001 	mrrc2	0, 0, r0, r3, cr1
     f44:	10080010 	andne	r0, r8, r0, lsl r0
     f48:	01080011 	tsteq	r8, r1, lsl r0
     f4c:	00005300 	andeq	r5, r0, r0, lsl #6
     f50:	00000000 	andeq	r0, r0, r0
     f54:	11100000 	tstne	r0, r0
     f58:	11120800 	tstne	r2, r0, lsl #16
     f5c:	00020800 	andeq	r0, r2, r0, lsl #16
     f60:	1112007d 	tstne	r2, sp, ror r0
     f64:	11380800 	teqne	r8, r0, lsl #16
     f68:	00020800 	andeq	r0, r2, r0, lsl #16
     f6c:	0000107d 	andeq	r1, r0, sp, ror r0
     f70:	00000000 	andeq	r0, r0, r0
     f74:	11100000 	tstne	r0, r0
     f78:	111a0800 	tstne	sl, r0, lsl #16
     f7c:	00010800 	andeq	r0, r1, r0, lsl #16
     f80:	00111a50 	andseq	r1, r1, r0, asr sl
     f84:	00113808 	andseq	r3, r1, r8, lsl #16
     f88:	74000208 	strvc	r0, [r0], #-520	; 0x208
     f8c:	0000007f 	andeq	r0, r0, pc, ror r0
     f90:	00000000 	andeq	r0, r0, r0
     f94:	00113800 	andseq	r3, r1, r0, lsl #16
     f98:	00114608 	andseq	r4, r1, r8, lsl #12
     f9c:	50000108 	andpl	r0, r0, r8, lsl #2
     fa0:	08001146 	stmdaeq	r0, {r1, r2, r6, r8, ip}
     fa4:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
     fa8:	01f30004 	mvnseq	r0, r4
     fac:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     fbc:	00010000 	andeq	r0, r1, r0
     fc0:	00000050 	andeq	r0, r0, r0, asr r0
     fc4:	00000000 	andeq	r0, r0, r0
     fc8:	f3000400 	vshl.u8	d0, d0, d0
     fcc:	009f5001 	addseq	r5, pc, r1
     fd0:	00000000 	andeq	r0, r0, r0
     fd4:	50000000 	andpl	r0, r0, r0
     fd8:	5e080011 	mcrpl	0, 0, r0, cr8, cr1, {0}
     fdc:	01080011 	tsteq	r8, r1, lsl r0
     fe0:	115e5000 	cmpne	lr, r0
     fe4:	11680800 	cmnne	r8, r0, lsl #16
     fe8:	00040800 	andeq	r0, r4, r0, lsl #16
     fec:	9f5001f3 	svcls	0x005001f3
	...
    1000:	9f300002 	svcls	0x00300002
	...
    100c:	00700007 	rsbseq	r0, r0, r7
    1010:	2e301a32 	mrccs	10, 1, r1, cr0, cr2, {1}
    1014:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1024:	30000200 	andcc	r0, r0, r0, lsl #4
    1028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    102c:	00000000 	andeq	r0, r0, r0
    1030:	70000800 	andvc	r0, r0, r0, lsl #16
    1034:	1a200800 	bne	80303c <__Stack_Size+0x802c3c>
    1038:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    1048:	01000000 	mrseq	r0, (UNDEF: 0)
    104c:	00005000 	andeq	r5, r0, r0
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00040000 	andeq	r0, r4, r0
    1058:	9f5001f3 	svcls	0x005001f3
	...
    1064:	00500001 	subseq	r0, r0, r1
    1068:	00000000 	andeq	r0, r0, r0
    106c:	04000000 	streq	r0, [r0], #-0
    1070:	5001f300 	andpl	pc, r1, r0, lsl #6
    1074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1084:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1090:	01f30004 	mvnseq	r0, r4
    1094:	00009f50 	andeq	r9, r0, r0, asr pc
    1098:	00000000 	andeq	r0, r0, r0
    109c:	00010000 	andeq	r0, r1, r0
    10a0:	00000050 	andeq	r0, r0, r0, asr r0
    10a4:	00000000 	andeq	r0, r0, r0
    10a8:	f3000400 	vshl.u8	d0, d0, d0
    10ac:	009f5001 	addseq	r5, pc, r1
	...
    10bc:	02000000 	andeq	r0, r0, #0
    10c0:	009f3000 	addseq	r3, pc, r0
    10c4:	00000000 	andeq	r0, r0, r0
    10c8:	01000000 	mrseq	r0, (UNDEF: 0)
    10cc:	00005000 	andeq	r5, r0, r0
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	119c0000 	orrsne	r0, ip, r0
    10d8:	11be0800 			; <UNDEFINED> instruction: 0x11be0800
    10dc:	00020800 	andeq	r0, r2, r0, lsl #16
    10e0:	11be9f34 			; <UNDEFINED> instruction: 0x11be9f34
    10e4:	11c40800 	bicne	r0, r4, r0, lsl #16
    10e8:	00010800 	andeq	r0, r1, r0, lsl #16
    10ec:	00000050 	andeq	r0, r0, r0, asr r0
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	0011c400 	andseq	ip, r1, r0, lsl #8
    10f8:	0011c608 	andseq	ip, r1, r8, lsl #12
    10fc:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    1100:	0011c600 	andseq	ip, r1, r0, lsl #12
    1104:	0011f808 	andseq	pc, r1, r8, lsl #16
    1108:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    110c:	00000010 	andeq	r0, r0, r0, lsl r0
    1110:	00000000 	andeq	r0, r0, r0
    1114:	0011c400 	andseq	ip, r1, r0, lsl #8
    1118:	0011cb08 	andseq	ip, r1, r8, lsl #22
    111c:	50000108 	andpl	r0, r0, r8, lsl #2
    1120:	080011cb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r8, ip}
    1124:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
    1128:	00540001 	subseq	r0, r4, r1
    112c:	00000000 	andeq	r0, r0, r0
    1130:	c4000000 	strgt	r0, [r0], #-0
    1134:	cc080011 	stcgt	0, cr0, [r8], {17}
    1138:	02080011 	andeq	r0, r8, #17
    113c:	cc9f3400 	cfldrsgt	mvf3, [pc], {0}
    1140:	d8080011 	stmdale	r8, {r0, r4}
    1144:	01080011 	tsteq	r8, r1, lsl r0
    1148:	11e85000 	mvnne	r5, r0
    114c:	11ee0800 	mvnne	r0, r0, lsl #16
    1150:	00010800 	andeq	r0, r1, r0, lsl #16
    1154:	0011f050 	andseq	pc, r1, r0, asr r0	; <UNPREDICTABLE>
    1158:	0011f608 	andseq	pc, r1, r8, lsl #12
    115c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    1168:	080011cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip}
    116c:	080011d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip}
    1170:	74910002 	ldrvc	r0, [r1], #2
    1174:	080011d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip}
    1178:	080011e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, ip}
    117c:	e4520001 	ldrb	r0, [r2], #-1
    1180:	f8080011 			; <UNDEFINED> instruction: 0xf8080011
    1184:	02080011 	andeq	r0, r8, #17
    1188:	00749100 	rsbseq	r9, r4, r0, lsl #2
	...
    1198:	02000000 	andeq	r0, r0, #0
    119c:	00007d00 	andeq	r7, r0, r0, lsl #26
    11a0:	00000000 	andeq	r0, r0, r0
    11a4:	02000000 	andeq	r0, r0, #0
    11a8:	00187d00 	andseq	r7, r8, r0, lsl #26
	...
    11b8:	01000000 	mrseq	r0, (UNDEF: 0)
    11bc:	00005000 	andeq	r5, r0, r0
    11c0:	00000000 	andeq	r0, r0, r0
    11c4:	00040000 	andeq	r0, r4, r0
    11c8:	9f5001f3 	svcls	0x005001f3
	...
    11dc:	00510001 	subseq	r0, r1, r1
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	04000000 	streq	r0, [r0], #-0
    11e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    11ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    11fc:	52000100 	andpl	r0, r0, #0
	...
    1208:	01f30004 	mvnseq	r0, r4
    120c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    121c:	00020000 	andeq	r0, r2, r0
    1220:	00009f34 	andeq	r9, r0, r4, lsr pc
    1224:	00000000 	andeq	r0, r0, r0
    1228:	00010000 	andeq	r0, r1, r0
    122c:	00000050 	andeq	r0, r0, r0, asr r0
    1230:	00000000 	andeq	r0, r0, r0
    1234:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1248:	007d0002 	rsbseq	r0, sp, r2
	...
    1254:	107d0002 	rsbsne	r0, sp, r2
	...
    1268:	00500001 	subseq	r0, r0, r1
    126c:	00000000 	andeq	r0, r0, r0
    1270:	04000000 	streq	r0, [r0], #-0
    1274:	5001f300 	andpl	pc, r1, r0, lsl #6
    1278:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1288:	34000200 	strcc	r0, [r0], #-512	; 0x200
    128c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1290:	00000000 	andeq	r0, r0, r0
    1294:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12a0:	00500001 	subseq	r0, r0, r1
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	01000000 	mrseq	r0, (UNDEF: 0)
    12ac:	00005000 	andeq	r5, r0, r0
    12b0:	00000000 	andeq	r0, r0, r0
    12b4:	00010000 	andeq	r0, r1, r0
    12b8:	00000050 	andeq	r0, r0, r0, asr r0
	...
    12c8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    12d4:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    12d8:	00000008 	andeq	r0, r0, r8
	...
    12e8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12f4:	00700004 	rsbseq	r0, r0, r4
    12f8:	00009f20 	andeq	r9, r0, r0, lsr #30
    12fc:	00000000 	andeq	r0, r0, r0
    1300:	00040000 	andeq	r0, r4, r0
    1304:	9f200074 	svcls	0x00200074
	...
    1310:	00540001 	subseq	r0, r4, r1
    1314:	00000000 	andeq	r0, r0, r0
    1318:	05000000 	streq	r0, [r0, #-0]
    131c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1320:	00009f20 	andeq	r9, r0, r0, lsr #30
	...
    1330:	00070000 	andeq	r0, r7, r0
    1334:	08200070 	stmdaeq	r0!, {r4, r5, r6}
    1338:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    133c:	00000000 	andeq	r0, r0, r0
    1340:	07000000 	streq	r0, [r0, -r0]
    1344:	20007400 	andcs	r7, r0, r0, lsl #8
    1348:	9f1aff08 	svcls	0x001aff08
	...
    1354:	00740006 	rsbseq	r0, r4, r6
    1358:	9f1aff08 	svcls	0x001aff08
	...
    1364:	01f30008 	mvnseq	r0, r8
    1368:	ff082050 			; <UNDEFINED> instruction: 0xff082050
    136c:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    137c:	000a0000 	andeq	r0, sl, r0
    1380:	0a200070 	beq	801548 <__Stack_Size+0x801148>
    1384:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
    1388:	00009f25 	andeq	r9, r0, r5, lsr #30
    138c:	00000000 	andeq	r0, r0, r0
    1390:	000a0000 	andeq	r0, sl, r0
    1394:	0a200074 	beq	80156c <__Stack_Size+0x80116c>
    1398:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
    139c:	00009f25 	andeq	r9, r0, r5, lsr #30
    13a0:	00000000 	andeq	r0, r0, r0
    13a4:	00090000 	andeq	r0, r9, r0
    13a8:	000a0074 	andeq	r0, sl, r4, ror r0
    13ac:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    13b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    13b4:	00000000 	andeq	r0, r0, r0
    13b8:	f3000b00 	vqrdmulh.s<illegal width 8>	d0, d0, d0
    13bc:	0a205001 	beq	8153c8 <__Stack_Size+0x814fc8>
    13c0:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
    13c4:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    13d4:	000b0000 	andeq	r0, fp, r0
    13d8:	08200070 	stmdaeq	r0!, {r4, r5, r6}
    13dc:	1a2440ff 	bne	9117e0 <__Stack_Size+0x9113e0>
    13e0:	009f2540 	addseq	r2, pc, r0, asr #10
    13e4:	00000000 	andeq	r0, r0, r0
    13e8:	0b000000 	bleq	13f0 <__Stack_Size+0xff0>
    13ec:	20007400 	andcs	r7, r0, r0, lsl #8
    13f0:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
    13f4:	9f25401a 	svcls	0x0025401a
	...
    1400:	0074000a 	rsbseq	r0, r4, sl
    1404:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
    1408:	9f25401a 	svcls	0x0025401a
	...
    1414:	01f3000c 	mvnseq	r0, ip
    1418:	ff082050 			; <UNDEFINED> instruction: 0xff082050
    141c:	401a2440 	andsmi	r2, sl, r0, asr #8
    1420:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    1430:	00060000 	andeq	r0, r6, r0
    1434:	48200070 	stmdami	r0!, {r4, r5, r6}
    1438:	00009f25 	andeq	r9, r0, r5, lsr #30
    143c:	00000000 	andeq	r0, r0, r0
    1440:	00060000 	andeq	r0, r6, r0
    1444:	48200074 	stmdami	r0!, {r2, r4, r5, r6}
    1448:	00009f25 	andeq	r9, r0, r5, lsr #30
    144c:	00000000 	andeq	r0, r0, r0
    1450:	00050000 	andeq	r0, r5, r0
    1454:	25480074 	strbcs	r0, [r8, #-116]	; 0x74
    1458:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    145c:	00000000 	andeq	r0, r0, r0
    1460:	f3000700 	vabd.u8	d0, d0, d0
    1464:	48205001 	stmdami	r0!, {r0, ip, lr}
    1468:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    1478:	00020000 	andeq	r0, r2, r0
    147c:	00009f34 	andeq	r9, r0, r4, lsr pc
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00010000 	andeq	r0, r1, r0
    1488:	00000050 	andeq	r0, r0, r0, asr r0
    148c:	00000000 	andeq	r0, r0, r0
    1490:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    149c:	00500001 	subseq	r0, r0, r1
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	01000000 	mrseq	r0, (UNDEF: 0)
    14a8:	00005000 	andeq	r5, r0, r0
    14ac:	00000000 	andeq	r0, r0, r0
    14b0:	00010000 	andeq	r0, r1, r0
    14b4:	00000050 	andeq	r0, r0, r0, asr r0
    14b8:	00000000 	andeq	r0, r0, r0
    14bc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    14d0:	007d0002 	rsbseq	r0, sp, r2
	...
    14dc:	107d0002 	rsbsne	r0, sp, r2
	...
    14f0:	00500001 	subseq	r0, r0, r1
    14f4:	00000000 	andeq	r0, r0, r0
    14f8:	01000000 	mrseq	r0, (UNDEF: 0)
    14fc:	00005500 	andeq	r5, r0, r0, lsl #10
	...
    150c:	00010000 	andeq	r0, r1, r0
    1510:	00000051 	andeq	r0, r0, r1, asr r0
    1514:	00000000 	andeq	r0, r0, r0
    1518:	f3000400 	vshl.u8	d0, d0, d0
    151c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    152c:	02000000 	andeq	r0, r0, #0
    1530:	009f3400 	addseq	r3, pc, r0, lsl #8
    1534:	00000000 	andeq	r0, r0, r0
    1538:	01000000 	mrseq	r0, (UNDEF: 0)
    153c:	00005000 	andeq	r5, r0, r0
    1540:	00000000 	andeq	r0, r0, r0
    1544:	00010000 	andeq	r0, r1, r0
    1548:	00000050 	andeq	r0, r0, r0, asr r0
	...
    1558:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    1564:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    1568:	00000010 	andeq	r0, r0, r0, lsl r0
	...
    1578:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1584:	00550001 	subseq	r0, r5, r1
	...
    1594:	01000000 	mrseq	r0, (UNDEF: 0)
    1598:	00005100 	andeq	r5, r0, r0, lsl #2
    159c:	00000000 	andeq	r0, r0, r0
    15a0:	00040000 	andeq	r0, r4, r0
    15a4:	9f5101f3 	svcls	0x005101f3
	...
    15b8:	9f340002 	svcls	0x00340002
	...
    15c4:	00500001 	subseq	r0, r0, r1
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	01000000 	mrseq	r0, (UNDEF: 0)
    15d0:	00005000 	andeq	r5, r0, r0
    15d4:	00000000 	andeq	r0, r0, r0
    15d8:	11f80000 	mvnsne	r0, r0
    15dc:	11fa0800 	mvnsne	r0, r0, lsl #16
    15e0:	00020800 	andeq	r0, r2, r0, lsl #16
    15e4:	11fa007d 	mvnsne	r0, sp, ror r0
    15e8:	12440800 	subne	r0, r4, #0
    15ec:	00020800 	andeq	r0, r2, r0, lsl #16
    15f0:	0000107d 	andeq	r1, r0, sp, ror r0
    15f4:	00000000 	andeq	r0, r0, r0
    15f8:	11f80000 	mvnsne	r0, r0
    15fc:	11fe0800 	mvnsne	r0, r0, lsl #16
    1600:	00010800 	andeq	r0, r1, r0, lsl #16
    1604:	0011fe50 	andseq	pc, r1, r0, asr lr	; <UNPREDICTABLE>
    1608:	00124408 	andseq	r4, r2, r8, lsl #8
    160c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    1618:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
    161c:	08001203 	stmdaeq	r0, {r0, r1, r9, ip}
    1620:	03510001 	cmpeq	r1, #1
    1624:	22080012 	andcs	r0, r8, #18
    1628:	01080012 	tsteq	r8, r2, lsl r0
    162c:	12225600 	eorne	r5, r2, #0
    1630:	12440800 	subne	r0, r4, #0
    1634:	00040800 	andeq	r0, r4, r0, lsl #16
    1638:	9f5101f3 	svcls	0x005101f3
	...
    1644:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
    1648:	08001204 	stmdaeq	r0, {r2, r9, ip}
    164c:	9f340002 	svcls	0x00340002
    1650:	08001204 	stmdaeq	r0, {r2, r9, ip}
    1654:	08001212 	stmdaeq	r0, {r1, r4, r9, ip}
    1658:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    165c:	26080012 			; <UNDEFINED> instruction: 0x26080012
    1660:	01080012 	tsteq	r8, r2, lsl r0
    1664:	122a5000 	eorne	r5, sl, #0
    1668:	12300800 	eorsne	r0, r0, #0
    166c:	00010800 	andeq	r0, r1, r0, lsl #16
    1670:	00123250 	andseq	r3, r2, r0, asr r2
    1674:	00124408 	andseq	r4, r2, r8, lsl #8
    1678:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    168c:	007d0002 	rsbseq	r0, sp, r2
	...
    1698:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    16ac:	9f340002 	svcls	0x00340002
	...
    16b8:	00500001 	subseq	r0, r0, r1
    16bc:	00000000 	andeq	r0, r0, r0
    16c0:	01000000 	mrseq	r0, (UNDEF: 0)
    16c4:	00005000 	andeq	r5, r0, r0
    16c8:	00000000 	andeq	r0, r0, r0
    16cc:	00010000 	andeq	r0, r1, r0
    16d0:	00000050 	andeq	r0, r0, r0, asr r0
    16d4:	00000000 	andeq	r0, r0, r0
    16d8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    16ec:	007d0002 	rsbseq	r0, sp, r2
	...
    16f8:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    170c:	9f340002 	svcls	0x00340002
	...
    1718:	00500001 	subseq	r0, r0, r1
    171c:	00000000 	andeq	r0, r0, r0
    1720:	01000000 	mrseq	r0, (UNDEF: 0)
    1724:	00005000 	andeq	r5, r0, r0
    1728:	00000000 	andeq	r0, r0, r0
    172c:	12440000 	subne	r0, r4, #0
    1730:	12460800 	subne	r0, r6, #0
    1734:	00020800 	andeq	r0, r2, r0, lsl #16
    1738:	1246007d 	subne	r0, r6, #125	; 0x7d
    173c:	12840800 	addne	r0, r4, #0
    1740:	00020800 	andeq	r0, r2, r0, lsl #16
    1744:	0000107d 	andeq	r1, r0, sp, ror r0
    1748:	00000000 	andeq	r0, r0, r0
    174c:	12440000 	subne	r0, r4, #0
    1750:	124c0800 	subne	r0, ip, #0
    1754:	00010800 	andeq	r0, r1, r0, lsl #16
    1758:	00124c50 	andseq	r4, r2, r0, asr ip
    175c:	00128408 	andseq	r8, r2, r8, lsl #8
    1760:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    176c:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
    1770:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
    1774:	9f340002 	svcls	0x00340002
    1778:	08001250 	stmdaeq	r0, {r4, r6, r9, ip}
    177c:	0800125c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip}
    1780:	70500001 	subsvc	r0, r0, r1
    1784:	84080012 	strhi	r0, [r8], #-18
    1788:	01080012 	tsteq	r8, r2, lsl r0
    178c:	00005000 	andeq	r5, r0, r0
	...
    179c:	00010000 	andeq	r0, r1, r0
    17a0:	00000050 	andeq	r0, r0, r0, asr r0
    17a4:	00000000 	andeq	r0, r0, r0
    17a8:	f3000400 	vshl.u8	d0, d0, d0
    17ac:	009f5001 	addseq	r5, pc, r1
	...
    17bc:	02000000 	andeq	r0, r0, #0
    17c0:	009f3000 	addseq	r3, pc, r0
    17c4:	00000000 	andeq	r0, r0, r0
    17c8:	0c000000 	stceq	0, cr0, [r0], {-0}
    17cc:	0a007000 	beq	1d7d4 <__Stack_Size+0x1d3d4>
    17d0:	711affff 			; <UNDEFINED> instruction: 0x711affff
    17d4:	2e301a00 	vaddcs.f32	s2, s0, s0
    17d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17dc:	00000000 	andeq	r0, r0, r0
    17e0:	f3000d00 	vpadd.f32	d0, d0, d0
    17e4:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    17e8:	00711aff 	ldrshteq	r1, [r1], #-175	; 0xffffff51
    17ec:	9f2e301a 	svcls	0x002e301a
	...
    1800:	007d0002 	rsbseq	r0, sp, r2
	...
    180c:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    1820:	00500001 	subseq	r0, r0, r1
    1824:	00000000 	andeq	r0, r0, r0
    1828:	04000000 	streq	r0, [r0], #-0
    182c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1830:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1834:	00000000 	andeq	r0, r0, r0
    1838:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1844:	01f30004 	mvnseq	r0, r4
    1848:	00009f50 	andeq	r9, r0, r0, asr pc
    184c:	00000000 	andeq	r0, r0, r0
    1850:	00010000 	andeq	r0, r1, r0
    1854:	00000050 	andeq	r0, r0, r0, asr r0
    1858:	00000000 	andeq	r0, r0, r0
    185c:	f3000400 	vshl.u8	d0, d0, d0
    1860:	009f5001 	addseq	r5, pc, r1
    1864:	00000000 	andeq	r0, r0, r0
    1868:	01000000 	mrseq	r0, (UNDEF: 0)
    186c:	00005000 	andeq	r5, r0, r0
    1870:	00000000 	andeq	r0, r0, r0
    1874:	00040000 	andeq	r0, r4, r0
    1878:	9f5001f3 	svcls	0x005001f3
	...
    1884:	00500001 	subseq	r0, r0, r1
    1888:	00000000 	andeq	r0, r0, r0
    188c:	04000000 	streq	r0, [r0], #-0
    1890:	5001f300 	andpl	pc, r1, r0, lsl #6
    1894:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1898:	00000000 	andeq	r0, r0, r0
    189c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    18a8:	01f30004 	mvnseq	r0, r4
    18ac:	00009f50 	andeq	r9, r0, r0, asr pc
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	00010000 	andeq	r0, r1, r0
    18b8:	00000050 	andeq	r0, r0, r0, asr r0
    18bc:	00000000 	andeq	r0, r0, r0
    18c0:	f3000400 	vshl.u8	d0, d0, d0
    18c4:	009f5001 	addseq	r5, pc, r1
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	01000000 	mrseq	r0, (UNDEF: 0)
    18d0:	00005000 	andeq	r5, r0, r0
	...
    18e0:	00020000 	andeq	r0, r2, r0
    18e4:	0000007d 	andeq	r0, r0, sp, ror r0
    18e8:	00000000 	andeq	r0, r0, r0
    18ec:	00020000 	andeq	r0, r2, r0
    18f0:	0000087d 	andeq	r0, r0, sp, ror r8
    18f4:	00000000 	andeq	r0, r0, r0
    18f8:	12a80000 	adcne	r0, r8, #0
    18fc:	12ac0800 	adcne	r0, ip, #0
    1900:	00020800 	andeq	r0, r2, r0, lsl #16
    1904:	12ac007d 	adcne	r0, ip, #125	; 0x7d
    1908:	13480800 	movtne	r0, #34816	; 0x8800
    190c:	00020800 	andeq	r0, r2, r0, lsl #16
    1910:	0000147d 	andeq	r1, r0, sp, ror r4
    1914:	00000000 	andeq	r0, r0, r0
    1918:	12a80000 	adcne	r0, r8, #0
    191c:	12b40800 	adcsne	r0, r4, #0
    1920:	00010800 	andeq	r0, r1, r0, lsl #16
    1924:	0012b451 	andseq	fp, r2, r1, asr r4
    1928:	00134808 	andseq	r4, r3, r8, lsl #16
    192c:	f3000408 	vshl.u8	d0, d8, d0
    1930:	009f5101 	addseq	r5, pc, r1, lsl #2
    1934:	00000000 	andeq	r0, r0, r0
    1938:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    193c:	b8080012 	stmdalt	r8, {r1, r4}
    1940:	02080012 	andeq	r0, r8, #18
    1944:	b89f3000 	ldmlt	pc, {ip, sp}	; <UNPREDICTABLE>
    1948:	bc080012 	stclt	0, cr0, [r8], {18}
    194c:	06080012 			; <UNDEFINED> instruction: 0x06080012
    1950:	08007500 	stmdaeq	r0, {r8, sl, ip, sp, lr}
    1954:	bc9f1aff 	vldmialt	pc, {s2-s256}
    1958:	48080012 	stmdami	r8, {r1, r4}
    195c:	01080013 	tsteq	r8, r3, lsl r0
    1960:	00005500 	andeq	r5, r0, r0, lsl #10
    1964:	00000000 	andeq	r0, r0, r0
    1968:	12a80000 	adcne	r0, r8, #0
    196c:	12c60800 	sbcne	r0, r6, #0
    1970:	00020800 	andeq	r0, r2, r0, lsl #16
    1974:	12d09f30 	sbcsne	r9, r0, #192	; 0xc0
    1978:	13000800 	movwne	r0, #2048	; 0x800
    197c:	00010800 	andeq	r0, r1, r0, lsl #16
    1980:	00131656 	andseq	r1, r3, r6, asr r6
    1984:	00134608 	andseq	r4, r3, r8, lsl #12
    1988:	56000108 	strpl	r0, [r0], -r8, lsl #2
	...
    1994:	080012a8 	stmdaeq	r0, {r3, r5, r7, r9, ip}
    1998:	080012c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, ip}
    199c:	9f300002 	svcls	0x00300002
    19a0:	080012fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, ip}
    19a4:	08001300 	stmdaeq	r0, {r8, r9, ip}
    19a8:	06520001 	ldrbeq	r0, [r2], -r1
    19ac:	08080013 	stmdaeq	r8, {r0, r1, r4}
    19b0:	02080013 	andeq	r0, r8, #19
    19b4:	409f3000 	addsmi	r3, pc, r0
    19b8:	46080013 			; <UNDEFINED> instruction: 0x46080013
    19bc:	01080013 	tsteq	r8, r3, lsl r0
    19c0:	00005200 	andeq	r5, r0, r0, lsl #4
    19c4:	00000000 	andeq	r0, r0, r0
    19c8:	12a80000 	adcne	r0, r8, #0
    19cc:	12c60800 	sbcne	r0, r6, #0
    19d0:	00020800 	andeq	r0, r2, r0, lsl #16
    19d4:	12cc9f30 	sbcne	r9, ip, #192	; 0xc0
    19d8:	12d40800 	sbcsne	r0, r4, #0
    19dc:	00010800 	andeq	r0, r1, r0, lsl #16
    19e0:	0012d457 	andseq	sp, r2, r7, asr r4
    19e4:	0012d608 	andseq	sp, r2, r8, lsl #12
    19e8:	72000508 	andvc	r0, r0, #33554432	; 0x2000000
    19ec:	9f243200 	svcls	0x00243200
    19f0:	080012d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, ip}
    19f4:	080012e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, ip}
    19f8:	e2570001 	subs	r0, r7, #1
    19fc:	f8080012 			; <UNDEFINED> instruction: 0xf8080012
    1a00:	05080012 	streq	r0, [r8, #-18]
    1a04:	32007200 	andcc	r7, r0, #0
    1a08:	13129f24 	tstne	r2, #144	; 0x90
    1a0c:	131a0800 	tstne	sl, #0
    1a10:	00010800 	andeq	r0, r1, r0, lsl #16
    1a14:	00131a57 	andseq	r1, r3, r7, asr sl
    1a18:	00131c08 	andseq	r1, r3, r8, lsl #24
    1a1c:	72000508 	andvc	r0, r0, #33554432	; 0x2000000
    1a20:	9f243200 	svcls	0x00243200
    1a24:	0800131c 	stmdaeq	r0, {r2, r3, r4, r8, r9, ip}
    1a28:	08001328 	stmdaeq	r0, {r3, r5, r8, r9, ip}
    1a2c:	28570001 	ldmdacs	r7, {r0}^
    1a30:	3e080013 	mcrcc	0, 0, r0, cr8, cr3, {0}
    1a34:	05080013 	streq	r0, [r8, #-19]
    1a38:	32007200 	andcc	r7, r0, #0
    1a3c:	00009f24 	andeq	r9, r0, r4, lsr #30
    1a40:	00000000 	andeq	r0, r0, r0
    1a44:	12a80000 	adcne	r0, r8, #0
    1a48:	12c40800 	sbcne	r0, r4, #0
    1a4c:	00020800 	andeq	r0, r2, r0, lsl #16
    1a50:	12c49f30 	sbcne	r9, r4, #192	; 0xc0
    1a54:	13000800 	movwne	r0, #2048	; 0x800
    1a58:	00010800 	andeq	r0, r1, r0, lsl #16
    1a5c:	00130654 	andseq	r0, r3, r4, asr r6
    1a60:	00134608 	andseq	r4, r3, r8, lsl #12
    1a64:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    1a70:	080012a8 	stmdaeq	r0, {r3, r5, r7, r9, ip}
    1a74:	080012c6 	stmdaeq	r0, {r1, r2, r6, r7, r9, ip}
    1a78:	9f300002 	svcls	0x00300002
    1a7c:	080012d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, ip}
    1a80:	080012de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, ip}
    1a84:	773f0005 	ldrvc	r0, [pc, -r5]!
    1a88:	de9f2400 	cdple	4, 9, cr2, cr15, cr0, {0}
    1a8c:	f8080012 			; <UNDEFINED> instruction: 0xf8080012
    1a90:	01080012 	tsteq	r8, r2, lsl r0
    1a94:	131c5c00 	tstne	ip, #0
    1a98:	13240800 	teqne	r4, #0
    1a9c:	00050800 	andeq	r0, r5, r0, lsl #16
    1aa0:	2400773f 	strcs	r7, [r0], #-1855	; 0x73f
    1aa4:	0013249f 	mulseq	r3, pc, r4	; <UNPREDICTABLE>
    1aa8:	00133e08 	andseq	r3, r3, r8, lsl #28
    1aac:	5c000108 	stfpls	f0, [r0], {8}
	...
    1ab8:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
    1abc:	08001352 	stmdaeq	r0, {r1, r4, r6, r8, r9, ip}
    1ac0:	52500001 	subspl	r0, r0, #1
    1ac4:	54080013 	strpl	r0, [r8], #-19
    1ac8:	04080013 	streq	r0, [r8], #-19
    1acc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ad0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ad4:	00000000 	andeq	r0, r0, r0
    1ad8:	00134800 	andseq	r4, r3, r0, lsl #16
    1adc:	00134a08 	andseq	r4, r3, r8, lsl #20
    1ae0:	30000208 	andcc	r0, r0, r8, lsl #4
    1ae4:	00134a9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1ae8:	00135408 	andseq	r5, r3, r8, lsl #8
    1aec:	71000c08 	tstvc	r0, r8, lsl #24
    1af0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    1af4:	1a00731a 	bne	1e764 <__Stack_Size+0x1e364>
    1af8:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    1b08:	01000000 	mrseq	r0, (UNDEF: 0)
    1b0c:	00005000 	andeq	r5, r0, r0
    1b10:	00000000 	andeq	r0, r0, r0
    1b14:	00040000 	andeq	r0, r4, r0
    1b18:	9f5001f3 	svcls	0x005001f3
	...
    1b2c:	00500001 	subseq	r0, r0, r1
    1b30:	00000000 	andeq	r0, r0, r0
    1b34:	04000000 	streq	r0, [r0], #-0
    1b38:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b4c:	30000200 	andcc	r0, r0, r0, lsl #4
    1b50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b54:	00000000 	andeq	r0, r0, r0
    1b58:	71000c00 	tstvc	r0, r0, lsl #24
    1b5c:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    1b60:	1a00731a 	bne	1e7d0 <__Stack_Size+0x1e3d0>
    1b64:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
    1b74:	01000000 	mrseq	r0, (UNDEF: 0)
    1b78:	00005000 	andeq	r5, r0, r0
    1b7c:	00000000 	andeq	r0, r0, r0
    1b80:	00040000 	andeq	r0, r4, r0
    1b84:	9f5001f3 	svcls	0x005001f3
	...
    1b98:	3c400004 	mcrrcc	0, 0, r0, r0, cr4
    1b9c:	00009f24 	andeq	r9, r0, r4, lsr #30
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	00010000 	andeq	r0, r1, r0
    1ba8:	00000053 	andeq	r0, r0, r3, asr r0
	...
    1bb8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    1bc4:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    1bc8:	00000008 	andeq	r0, r0, r8
	...
    1bd8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1be4:	01f30004 	mvnseq	r0, r4
    1be8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1bf8:	00010000 	andeq	r0, r1, r0
    1bfc:	00000051 	andeq	r0, r0, r1, asr r0
    1c00:	00000000 	andeq	r0, r0, r0
    1c04:	f3000400 	vshl.u8	d0, d0, d0
    1c08:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1c18:	02000000 	andeq	r0, r0, #0
    1c1c:	009f3000 	addseq	r3, pc, r0
    1c20:	00000000 	andeq	r0, r0, r0
    1c24:	01000000 	mrseq	r0, (UNDEF: 0)
    1c28:	00005400 	andeq	r5, r0, r0, lsl #8
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	000b0000 	andeq	r0, fp, r0
    1c34:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    1c38:	7324341a 	teqvc	r4, #436207616	; 0x1a000000
    1c3c:	009f2100 	addseq	r2, pc, r0, lsl #2
    1c40:	00000000 	andeq	r0, r0, r0
    1c44:	01000000 	mrseq	r0, (UNDEF: 0)
    1c48:	00005000 	andeq	r5, r0, r0
    1c4c:	00000000 	andeq	r0, r0, r0
    1c50:	135c0000 	cmpne	ip, #0
    1c54:	135e0800 	cmpne	lr, #0
    1c58:	00020800 	andeq	r0, r2, r0, lsl #16
    1c5c:	135e007d 	cmpne	lr, #125	; 0x7d
    1c60:	13b40800 			; <UNDEFINED> instruction: 0x13b40800
    1c64:	00020800 	andeq	r0, r2, r0, lsl #16
    1c68:	00000c7d 	andeq	r0, r0, sp, ror ip
    1c6c:	00000000 	andeq	r0, r0, r0
    1c70:	135c0000 	cmpne	ip, #0
    1c74:	13a00800 	movne	r0, #0
    1c78:	00010800 	andeq	r0, r1, r0, lsl #16
    1c7c:	0013a050 	andseq	sl, r3, r0, asr r0
    1c80:	0013b408 	andseq	fp, r3, r8, lsl #8
    1c84:	f3000408 	vshl.u8	d0, d8, d0
    1c88:	009f5001 	addseq	r5, pc, r1
    1c8c:	00000000 	andeq	r0, r0, r0
    1c90:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1c94:	a2080013 	andge	r0, r8, #19
    1c98:	01080013 	tsteq	r8, r3, lsl r0
    1c9c:	13a25100 			; <UNDEFINED> instruction: 0x13a25100
    1ca0:	13b40800 			; <UNDEFINED> instruction: 0x13b40800
    1ca4:	00040800 	andeq	r0, r4, r0, lsl #16
    1ca8:	9f5101f3 	svcls	0x005101f3
	...
    1cb4:	0800135c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip}
    1cb8:	0800136c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip}
    1cbc:	9f300002 	svcls	0x00300002
    1cc0:	0800136c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, ip}
    1cc4:	080013a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, ip}
    1cc8:	a6540001 	ldrbge	r0, [r4], -r1
    1ccc:	b4080013 	strlt	r0, [r8], #-19
    1cd0:	08080013 	stmdaeq	r8, {r0, r1, r4}
    1cd4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1cd8:	1affff0a 	bne	1908 <__Stack_Size+0x1508>
    1cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce0:	00000000 	andeq	r0, r0, r0
    1ce4:	00135c00 	andseq	r5, r3, r0, lsl #24
    1ce8:	00138008 	andseq	r8, r3, r8
    1cec:	30000208 	andcc	r0, r0, r8, lsl #4
    1cf0:	0013809f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    1cf4:	00138c08 	andseq	r8, r3, r8, lsl #24
    1cf8:	33000b08 	movwcc	r0, #2824	; 0xb08
    1cfc:	3f4e0070 	svccc	0x004e0070
    1d00:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1d04:	138c9f24 	orrne	r9, ip, #144	; 0x90
    1d08:	13940800 	orrsne	r0, r4, #0
    1d0c:	00020800 	andeq	r0, r2, r0, lsl #16
    1d10:	00009f30 	andeq	r9, r0, r0, lsr pc
    1d14:	00000000 	andeq	r0, r0, r0
    1d18:	135c0000 	cmpne	ip, #0
    1d1c:	136a0800 	cmnne	sl, #0
    1d20:	00020800 	andeq	r0, r2, r0, lsl #16
    1d24:	136a9f30 	cmnne	sl, #192	; 0xc0
    1d28:	13b40800 			; <UNDEFINED> instruction: 0x13b40800
    1d2c:	00010800 	andeq	r0, r1, r0, lsl #16
    1d30:	00000053 	andeq	r0, r0, r3, asr r0
    1d34:	00000000 	andeq	r0, r0, r0
    1d38:	00135c00 	andseq	r5, r3, r0, lsl #24
    1d3c:	00136a08 	andseq	r6, r3, r8, lsl #20
    1d40:	30000208 	andcc	r0, r0, r8, lsl #4
    1d44:	00136a9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1d48:	0013a008 	andseq	sl, r3, r8
    1d4c:	70000908 	andvc	r0, r0, r8, lsl #18
    1d50:	243f4e00 	ldrtcs	r4, [pc], #-3584	; 1d58 <__Stack_Size+0x1958>
    1d54:	9f25401a 	svcls	0x0025401a
    1d58:	080013a0 	stmdaeq	r0, {r5, r7, r8, r9, ip}
    1d5c:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
    1d60:	01f3000a 	mvnseq	r0, sl
    1d64:	243f4e50 	ldrtcs	r4, [pc], #-3664	; 1d6c <__Stack_Size+0x196c>
    1d68:	9f25401a 	svcls	0x0025401a
	...
    1d7c:	007d0002 	rsbseq	r0, sp, r2
	...
    1d88:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
	...
    1d9c:	00500001 	subseq	r0, r0, r1
    1da0:	00000000 	andeq	r0, r0, r0
    1da4:	04000000 	streq	r0, [r0], #-0
    1da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1dc8:	01f30004 	mvnseq	r0, r4
    1dcc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1ddc:	00020000 	andeq	r0, r2, r0
    1de0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1de4:	00000000 	andeq	r0, r0, r0
    1de8:	00050000 	andeq	r0, r5, r0
    1dec:	2400723f 	strcs	r7, [r0], #-575	; 0x23f
    1df0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1df4:	00000000 	andeq	r0, r0, r0
    1df8:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    1e04:	723f0005 	eorsvc	r0, pc, #5
    1e08:	009f2400 	addseq	r2, pc, r0, lsl #8
	...
    1e18:	02000000 	andeq	r0, r0, #0
    1e1c:	009f3000 	addseq	r3, pc, r0
    1e20:	00000000 	andeq	r0, r0, r0
    1e24:	01000000 	mrseq	r0, (UNDEF: 0)
    1e28:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    1e38:	00020000 	andeq	r0, r2, r0
    1e3c:	00009f30 	andeq	r9, r0, r0, lsr pc
    1e40:	00000000 	andeq	r0, r0, r0
    1e44:	00020000 	andeq	r0, r2, r0
    1e48:	00009f31 	andeq	r9, r0, r1, lsr pc
    1e4c:	00000000 	andeq	r0, r0, r0
    1e50:	00020000 	andeq	r0, r2, r0
    1e54:	00009f32 	andeq	r9, r0, r2, lsr pc
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00020000 	andeq	r0, r2, r0
    1e60:	00009f33 	andeq	r9, r0, r3, lsr pc
    1e64:	00000000 	andeq	r0, r0, r0
    1e68:	13b40000 			; <UNDEFINED> instruction: 0x13b40000
    1e6c:	13b80800 			; <UNDEFINED> instruction: 0x13b80800
    1e70:	00010800 	andeq	r0, r1, r0, lsl #16
    1e74:	0013b850 	andseq	fp, r3, r0, asr r8
    1e78:	0013c808 	andseq	ip, r3, r8, lsl #16
    1e7c:	f3000408 	vshl.u8	d0, d8, d0
    1e80:	009f5001 	addseq	r5, pc, r1
    1e84:	00000000 	andeq	r0, r0, r0
    1e88:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1e8c:	cc080013 	stcgt	0, cr0, [r8], {19}
    1e90:	02080013 	andeq	r0, r8, #19
    1e94:	cc007d00 	stcgt	13, cr7, [r0], {-0}
    1e98:	4c080013 	stcmi	0, cr0, [r8], {19}
    1e9c:	02080014 	andeq	r0, r8, #20
    1ea0:	00107d00 	andseq	r7, r0, r0, lsl #26
    1ea4:	00000000 	andeq	r0, r0, r0
    1ea8:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1eac:	1a080013 	bne	201f00 <__Stack_Size+0x201b00>
    1eb0:	01080014 	tsteq	r8, r4, lsl r0
    1eb4:	141a5000 	ldrne	r5, [sl], #-0
    1eb8:	142c0800 	strtne	r0, [ip], #-2048	; 0x800
    1ebc:	00040800 	andeq	r0, r4, r0, lsl #16
    1ec0:	9f5001f3 	svcls	0x005001f3
    1ec4:	0800142c 	stmdaeq	r0, {r2, r3, r5, sl, ip}
    1ec8:	0800142e 	stmdaeq	r0, {r1, r2, r3, r5, sl, ip}
    1ecc:	2e500001 	cdpcs	0, 5, cr0, cr0, cr1, {0}
    1ed0:	4c080014 	stcmi	0, cr0, [r8], {20}
    1ed4:	04080014 	streq	r0, [r8], #-20
    1ed8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1edc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ee0:	00000000 	andeq	r0, r0, r0
    1ee4:	0013c800 	andseq	ip, r3, r0, lsl #16
    1ee8:	0013da08 	andseq	sp, r3, r8, lsl #20
    1eec:	30000208 	andcc	r0, r0, r8, lsl #4
    1ef0:	0013da9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1ef4:	0013e808 	andseq	lr, r3, r8, lsl #16
    1ef8:	51000108 	tstpl	r0, r8, lsl #2
    1efc:	080013e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip}
    1f00:	080013f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, ip}
    1f04:	f4540001 			; <UNDEFINED> instruction: 0xf4540001
    1f08:	10080013 	andne	r0, r8, r3, lsl r0
    1f0c:	01080014 	tsteq	r8, r4, lsl r0
    1f10:	14105500 	ldrne	r5, [r0], #-1280	; 0x500
    1f14:	14120800 	ldrne	r0, [r2], #-2048	; 0x800
    1f18:	00060800 	andeq	r0, r6, r0, lsl #16
    1f1c:	00710075 	rsbseq	r0, r1, r5, ror r0
    1f20:	14129f1a 	ldrne	r9, [r2], #-3866	; 0xf1a
    1f24:	14140800 	ldrne	r0, [r4], #-2048	; 0x800
    1f28:	00010800 	andeq	r0, r1, r0, lsl #16
    1f2c:	00141451 	andseq	r1, r4, r1, asr r4
    1f30:	00141a08 	andseq	r1, r4, r8, lsl #20
    1f34:	08001208 	stmdaeq	r0, {r3, r9, ip}
    1f38:	940070ff 	strls	r7, [r0], #-255	; 0xff
    1f3c:	081a3301 	ldmdaeq	sl, {r0, r8, r9, ip, sp}
    1f40:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xaff
    1f44:	1a007524 	bne	1f3dc <__Stack_Size+0x1efdc>
    1f48:	00141a9f 	mulseq	r4, pc, sl	; <UNPREDICTABLE>
    1f4c:	00142c08 	andseq	r2, r4, r8, lsl #24
    1f50:	08001308 	stmdaeq	r0, {r3, r8, r9, ip}
    1f54:	5001f3ff 	strdpl	pc, [r1], -pc	; <UNPREDICTABLE>
    1f58:	1a330194 	bne	cc25b0 <__Stack_Size+0xcc21b0>
    1f5c:	331aff08 	tstcc	sl, #32
    1f60:	00752424 	rsbseq	r2, r5, r4, lsr #8
    1f64:	142c9f1a 	strtne	r9, [ip], #-3866	; 0xf1a
    1f68:	144c0800 	strbne	r0, [ip], #-2048	; 0x800
    1f6c:	00020800 	andeq	r0, r2, r0, lsl #16
    1f70:	00009f30 	andeq	r9, r0, r0, lsr pc
    1f74:	00000000 	andeq	r0, r0, r0
    1f78:	13c80000 	bicne	r0, r8, #0
    1f7c:	140c0800 	strne	r0, [ip], #-2048	; 0x800
    1f80:	00020800 	andeq	r0, r2, r0, lsl #16
    1f84:	140c9f30 	strne	r9, [ip], #-3888	; 0xf30
    1f88:	14100800 	ldrne	r0, [r0], #-2048	; 0x800
    1f8c:	00010800 	andeq	r0, r1, r0, lsl #16
    1f90:	00141056 	andseq	r1, r4, r6, asr r0
    1f94:	00141408 	andseq	r1, r4, r8, lsl #8
    1f98:	54000108 	strpl	r0, [r0], #-264	; 0x108
    1f9c:	08001414 	stmdaeq	r0, {r2, r4, sl, ip}
    1fa0:	0800141c 	stmdaeq	r0, {r2, r3, r4, sl, ip}
    1fa4:	1c510001 	mrrcne	0, 0, r0, r1, cr1
    1fa8:	20080014 	andcs	r0, r8, r4, lsl r0
    1fac:	07080014 	smladeq	r8, r4, r0, r0
    1fb0:	32007200 	andcc	r7, r0, #0
    1fb4:	22007324 	andcs	r7, r0, #-1879048192	; 0x90000000
    1fb8:	08001420 	stmdaeq	r0, {r5, sl, ip}
    1fbc:	0800142c 	stmdaeq	r0, {r2, r3, r5, sl, ip}
    1fc0:	01f30012 	mvnseq	r0, r2, lsl r0
    1fc4:	08019450 	stmdaeq	r1, {r4, r6, sl, ip, pc}
    1fc8:	25321aff 	ldrcs	r1, [r2, #-2815]!	; 0xaff
    1fcc:	3201c023 	andcc	ip, r1, #35	; 0x23
    1fd0:	22007324 	andcs	r7, r0, #-1879048192	; 0x90000000
    1fd4:	0800142c 	stmdaeq	r0, {r2, r3, r5, sl, ip}
    1fd8:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
    1fdc:	9f300002 	svcls	0x00300002
	...
    1fe8:	080013c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip}
    1fec:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
    1ff0:	9f300002 	svcls	0x00300002
    1ff4:	0800140c 	stmdaeq	r0, {r2, r3, sl, ip}
    1ff8:	08001412 	stmdaeq	r0, {r1, r4, sl, ip}
    1ffc:	12510001 	subsne	r0, r1, #1
    2000:	1a080014 	bne	202058 <__Stack_Size+0x201c58>
    2004:	0f080014 	svceq	0x00080014
    2008:	70ff0800 	rscsvc	r0, pc, r0, lsl #16
    200c:	33019400 	movwcc	r9, #5120	; 0x1400
    2010:	1aff081a 	bne	fffc4080 <SCS_BASE+0x1ffb6080>
    2014:	9f242433 	svcls	0x00242433
    2018:	0800141a 	stmdaeq	r0, {r1, r3, r4, sl, ip}
    201c:	0800142c 	stmdaeq	r0, {r2, r3, r5, sl, ip}
    2020:	ff080010 			; <UNDEFINED> instruction: 0xff080010
    2024:	945001f3 	ldrbls	r0, [r0], #-499	; 0x1f3
    2028:	081a3301 	ldmdaeq	sl, {r0, r8, r9, ip, sp}
    202c:	24331aff 	ldrtcs	r1, [r3], #-2815	; 0xaff
    2030:	142c9f24 	strtne	r9, [ip], #-3876	; 0xf24
    2034:	144c0800 	strbne	r0, [ip], #-2048	; 0x800
    2038:	00020800 	andeq	r0, r2, r0, lsl #16
    203c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2040:	00000000 	andeq	r0, r0, r0
    2044:	13c80000 	bicne	r0, r8, #0
    2048:	13da0800 	bicsne	r0, sl, #0
    204c:	00020800 	andeq	r0, r2, r0, lsl #16
    2050:	13da9f30 	bicsne	r9, sl, #192	; 0xc0
    2054:	13e00800 	mvnne	r0, #0
    2058:	00050800 	andeq	r0, r5, r0, lsl #16
    205c:	1c007134 	stfnes	f7, [r0], {52}	; 0x34
    2060:	0013e09f 	mulseq	r3, pc, r0	; <UNPREDICTABLE>
    2064:	0013f208 	andseq	pc, r3, r8, lsl #4
    2068:	52000108 	andpl	r0, r0, #2
    206c:	0800142c 	stmdaeq	r0, {r2, r3, r5, sl, ip}
    2070:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
    2074:	9f300002 	svcls	0x00300002
	...
    2080:	080013c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip}
    2084:	080013da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, ip}
    2088:	9f3f0002 	svcls	0x003f0002
    208c:	080013da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, ip}
    2090:	080013e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, ip}
    2094:	713f0005 	teqvc	pc, r5
    2098:	e49f2500 	ldr	r2, [pc], #1280	; 20a0 <__Stack_Size+0x1ca0>
    209c:	ee080013 	mcr	0, 0, r0, cr8, cr3, {0}
    20a0:	01080013 	tsteq	r8, r3, lsl r0
    20a4:	142c5500 	strtne	r5, [ip], #-1280	; 0x500
    20a8:	144c0800 	strbne	r0, [ip], #-2048	; 0x800
    20ac:	00020800 	andeq	r0, r2, r0, lsl #16
    20b0:	00009f3f 	andeq	r9, r0, pc, lsr pc
	...
    20c0:	00010000 	andeq	r0, r1, r0
    20c4:	00000050 	andeq	r0, r0, r0, asr r0
    20c8:	00000000 	andeq	r0, r0, r0
    20cc:	f3000400 	vshl.u8	d0, d0, d0
    20d0:	009f5001 	addseq	r5, pc, r1
	...
    20e0:	01000000 	mrseq	r0, (UNDEF: 0)
    20e4:	00005000 	andeq	r5, r0, r0
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	00040000 	andeq	r0, r4, r0
    20f0:	9f5001f3 	svcls	0x005001f3
	...
    2104:	9f300002 	svcls	0x00300002
	...
    2110:	00720009 	rsbseq	r0, r2, r9
    2114:	711a0071 	tstvc	sl, r1, ror r0
    2118:	009f2900 	addseq	r2, pc, r0, lsl #18
	...
    2128:	02000000 	andeq	r0, r0, #0
    212c:	009f3000 	addseq	r3, pc, r0
    2130:	00000000 	andeq	r0, r0, r0
    2134:	01000000 	mrseq	r0, (UNDEF: 0)
    2138:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2148:	00010000 	andeq	r0, r1, r0
    214c:	00000050 	andeq	r0, r0, r0, asr r0
    2150:	00000000 	andeq	r0, r0, r0
    2154:	f3000400 	vshl.u8	d0, d0, d0
    2158:	009f5001 	addseq	r5, pc, r1
	...
    2168:	01000000 	mrseq	r0, (UNDEF: 0)
    216c:	00005000 	andeq	r5, r0, r0
    2170:	00000000 	andeq	r0, r0, r0
    2174:	00040000 	andeq	r0, r4, r0
    2178:	9f5001f3 	svcls	0x005001f3
	...
    218c:	9f300002 	svcls	0x00300002
	...
    2198:	00720009 	rsbseq	r0, r2, r9
    219c:	711a0071 	tstvc	sl, r1, ror r0
    21a0:	009f2900 	addseq	r2, pc, r0, lsl #18
	...
    21b0:	02000000 	andeq	r0, r0, #0
    21b4:	009f3000 	addseq	r3, pc, r0
    21b8:	00000000 	andeq	r0, r0, r0
    21bc:	01000000 	mrseq	r0, (UNDEF: 0)
    21c0:	00005100 	andeq	r5, r0, r0, lsl #2
    21c4:	00000000 	andeq	r0, r0, r0
    21c8:	144c0000 	strbne	r0, [ip], #-0
    21cc:	14580800 	ldrbne	r0, [r8], #-2048	; 0x800
    21d0:	00010800 	andeq	r0, r1, r0, lsl #16
    21d4:	00145850 	andseq	r5, r4, r0, asr r8
    21d8:	00146008 	andseq	r6, r4, r8
    21dc:	f3000408 	vshl.u8	d0, d8, d0
    21e0:	009f5001 	addseq	r5, pc, r1
    21e4:	00000000 	andeq	r0, r0, r0
    21e8:	4c000000 	stcmi	0, cr0, [r0], {-0}
    21ec:	50080014 	andpl	r0, r8, r4, lsl r0
    21f0:	01080014 	tsteq	r8, r4, lsl r0
    21f4:	14505100 	ldrbne	r5, [r0], #-256	; 0x100
    21f8:	14600800 	strbtne	r0, [r0], #-2048	; 0x800
    21fc:	00040800 	andeq	r0, r4, r0, lsl #16
    2200:	9f5101f3 	svcls	0x005101f3
	...
    220c:	08001460 	stmdaeq	r0, {r5, r6, sl, ip}
    2210:	08001462 	stmdaeq	r0, {r1, r5, r6, sl, ip}
    2214:	007d0002 	rsbseq	r0, sp, r2
    2218:	08001462 	stmdaeq	r0, {r1, r5, r6, sl, ip}
    221c:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
    2220:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    2234:	00500001 	subseq	r0, r0, r1
    2238:	00000000 	andeq	r0, r0, r0
    223c:	04000000 	streq	r0, [r0], #-0
    2240:	5001f300 	andpl	pc, r1, r0, lsl #6
    2244:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2248:	00000000 	andeq	r0, r0, r0
    224c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2258:	01f30004 	mvnseq	r0, r4
    225c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    226c:	00010000 	andeq	r0, r1, r0
    2270:	00000050 	andeq	r0, r0, r0, asr r0
    2274:	00000000 	andeq	r0, r0, r0
    2278:	f3000400 	vshl.u8	d0, d0, d0
    227c:	009f5001 	addseq	r5, pc, r1
	...
    228c:	02000000 	andeq	r0, r0, #0
    2290:	009f3000 	addseq	r3, pc, r0
    2294:	00000000 	andeq	r0, r0, r0
    2298:	01000000 	mrseq	r0, (UNDEF: 0)
    229c:	00005000 	andeq	r5, r0, r0
    22a0:	00000000 	andeq	r0, r0, r0
    22a4:	00080000 	andeq	r0, r8, r0
    22a8:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    22ac:	9f241a4f 	svcls	0x00241a4f
	...
    22b8:	00500001 	subseq	r0, r0, r1
    22bc:	00000000 	andeq	r0, r0, r0
    22c0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    22c4:	01f33100 	mvnseq	r3, r0, lsl #2
    22c8:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xf50
    22cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    22dc:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    22e8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    22ec:	00000010 	andeq	r0, r0, r0, lsl r0
	...
    22fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2308:	01f30004 	mvnseq	r0, r4
    230c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    231c:	00010000 	andeq	r0, r1, r0
    2320:	00000051 	andeq	r0, r0, r1, asr r0
    2324:	00000000 	andeq	r0, r0, r0
    2328:	f3000400 	vshl.u8	d0, d0, d0
    232c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    233c:	01000000 	mrseq	r0, (UNDEF: 0)
    2340:	00005200 	andeq	r5, r0, r0, lsl #4
    2344:	00000000 	andeq	r0, r0, r0
    2348:	00040000 	andeq	r0, r4, r0
    234c:	9f5201f3 	svcls	0x005201f3
	...
    2360:	9f300002 	svcls	0x00300002
	...
    236c:	76340005 	ldrtvc	r0, [r4], -r5
    2370:	009f1c00 	addseq	r1, pc, r0, lsl #24
    2374:	00000000 	andeq	r0, r0, r0
    2378:	01000000 	mrseq	r0, (UNDEF: 0)
    237c:	00005400 	andeq	r5, r0, r0, lsl #8
    2380:	00000000 	andeq	r0, r0, r0
    2384:	00010000 	andeq	r0, r1, r0
    2388:	00000052 	andeq	r0, r0, r2, asr r0
    238c:	00000000 	andeq	r0, r0, r0
    2390:	72000300 	andvc	r0, r0, #0
    2394:	00009f7a 	andeq	r9, r0, sl, ror pc
	...
    23a4:	00030000 	andeq	r0, r3, r0
    23a8:	009fff08 	addseq	pc, pc, r8, lsl #30
    23ac:	00000000 	andeq	r0, r0, r0
    23b0:	06000000 	streq	r0, [r0], -r0
    23b4:	76ff0800 	ldrbtvc	r0, [pc], r0, lsl #16
    23b8:	009f2500 	addseq	r2, pc, r0, lsl #10
    23bc:	00000000 	andeq	r0, r0, r0
    23c0:	01000000 	mrseq	r0, (UNDEF: 0)
    23c4:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    23d4:	00020000 	andeq	r0, r2, r0
    23d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    23dc:	00000000 	andeq	r0, r0, r0
    23e0:	00010000 	andeq	r0, r1, r0
    23e4:	00000055 	andeq	r0, r0, r5, asr r0
    23e8:	00000000 	andeq	r0, r0, r0
    23ec:	08000600 	stmdaeq	r0, {r9, sl}
    23f0:	240070ff 	strcs	r7, [r0], #-255	; 0xff
    23f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2404:	30000200 	andcc	r0, r0, r0, lsl #4
    2408:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    240c:	00000000 	andeq	r0, r0, r0
    2410:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    241c:	00510001 	subseq	r0, r1, r1
    2420:	00000000 	andeq	r0, r0, r0
    2424:	06000000 	streq	r0, [r0], -r0
    2428:	70007100 	andvc	r7, r0, r0, lsl #2
    242c:	009f2400 	addseq	r2, pc, r0, lsl #8
    2430:	00000000 	andeq	r0, r0, r0
    2434:	01000000 	mrseq	r0, (UNDEF: 0)
    2438:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2448:	00010000 	andeq	r0, r1, r0
    244c:	00000050 	andeq	r0, r0, r0, asr r0
    2450:	00000000 	andeq	r0, r0, r0
    2454:	f3000400 	vshl.u8	d0, d0, d0
    2458:	009f5001 	addseq	r5, pc, r1
	...
    2468:	02000000 	andeq	r0, r0, #0
    246c:	009f3000 	addseq	r3, pc, r0
    2470:	00000000 	andeq	r0, r0, r0
    2474:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2478:	71007300 	mrsvc	r7, LR_irq
    247c:	00731a00 	rsbseq	r1, r3, r0, lsl #20
    2480:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    2490:	00020000 	andeq	r0, r2, r0
    2494:	00009f30 	andeq	r9, r0, r0, lsr pc
    2498:	00000000 	andeq	r0, r0, r0
    249c:	00060000 	andeq	r0, r6, r0
    24a0:	00710073 	rsbseq	r0, r1, r3, ror r0
    24a4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    24a8:	00000000 	andeq	r0, r0, r0
    24ac:	00010000 	andeq	r0, r1, r0
    24b0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    24c0:	70000700 	andvc	r0, r0, r0, lsl #14
    24c4:	3f253a00 	svccc	0x00253a00
    24c8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    24cc:	00000000 	andeq	r0, r0, r0
    24d0:	00080000 	andeq	r0, r8, r0
    24d4:	3a5001f3 	bcc	1402ca8 <__Stack_Size+0x14028a8>
    24d8:	9f1a3f25 	svcls	0x001a3f25
	...
    24e4:	00530001 	subseq	r0, r3, r1
    24e8:	00000000 	andeq	r0, r0, r0
    24ec:	05000000 	streq	r0, [r0, #-0]
    24f0:	00703100 	rsbseq	r3, r0, r0, lsl #2
    24f4:	00009f24 	andeq	r9, r0, r4, lsr #30
    24f8:	00000000 	andeq	r0, r0, r0
    24fc:	00090000 	andeq	r0, r9, r0
    2500:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    2504:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    2508:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2518:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2524:	01f30004 	mvnseq	r0, r4
    2528:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    2538:	00050000 	andeq	r0, r5, r0
    253c:	1a4f0070 	bne	13c2704 <__Stack_Size+0x13c2304>
    2540:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2544:	00000000 	andeq	r0, r0, r0
    2548:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2554:	01f30006 	mvnseq	r0, r6
    2558:	9f1a4f50 	svcls	0x001a4f50
	...
    256c:	00500001 	subseq	r0, r0, r1
    2570:	00000000 	andeq	r0, r0, r0
    2574:	04000000 	streq	r0, [r0], #-0
    2578:	5001f300 	andpl	pc, r1, r0, lsl #6
    257c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    258c:	70000500 	andvc	r0, r0, r0, lsl #10
    2590:	9f1a4f00 	svcls	0x001a4f00
	...
    259c:	00500001 	subseq	r0, r0, r1
    25a0:	00000000 	andeq	r0, r0, r0
    25a4:	03000000 	movweq	r0, #0
    25a8:	9f017100 	svcls	0x00017100
	...
    25b4:	01f30006 	mvnseq	r0, r6
    25b8:	9f1a4f50 	svcls	0x001a4f50
	...
    25cc:	00500001 	subseq	r0, r0, r1
    25d0:	00000000 	andeq	r0, r0, r0
    25d4:	04000000 	streq	r0, [r0], #-0
    25d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    25dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    25ec:	30000200 	andcc	r0, r0, r0, lsl #4
    25f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    25f4:	00000000 	andeq	r0, r0, r0
    25f8:	73000900 	movwvc	r0, #2304	; 0x900
    25fc:	1a007100 	bne	1ea04 <__Stack_Size+0x1e604>
    2600:	9f290073 	svcls	0x00290073
	...
    2614:	9f300002 	svcls	0x00300002
	...
    2620:	00730006 	rsbseq	r0, r3, r6
    2624:	9f1a0071 	svcls	0x001a0071
	...
    2630:	00510001 	subseq	r0, r1, r1
	...
    2640:	07000000 	streq	r0, [r0, -r0]
    2644:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    2648:	9f1a3f25 	svcls	0x001a3f25
	...
    2654:	01f30008 	mvnseq	r0, r8
    2658:	3f253e50 	svccc	0x00253e50
    265c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2660:	00000000 	andeq	r0, r0, r0
    2664:	00010000 	andeq	r0, r1, r0
    2668:	00000053 	andeq	r0, r0, r3, asr r0
	...
    2678:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2684:	01f30004 	mvnseq	r0, r4
    2688:	00009f50 	andeq	r9, r0, r0, asr pc
    268c:	00000000 	andeq	r0, r0, r0
    2690:	00010000 	andeq	r0, r1, r0
    2694:	00000050 	andeq	r0, r0, r0, asr r0
    2698:	00000000 	andeq	r0, r0, r0
    269c:	f3000400 	vshl.u8	d0, d0, d0
    26a0:	009f5001 	addseq	r5, pc, r1
    26a4:	00000000 	andeq	r0, r0, r0
    26a8:	01000000 	mrseq	r0, (UNDEF: 0)
    26ac:	00005000 	andeq	r5, r0, r0
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	00040000 	andeq	r0, r4, r0
    26b8:	9f5001f3 	svcls	0x005001f3
	...
    26cc:	9f300002 	svcls	0x00300002
	...
    26d8:	00500001 	subseq	r0, r0, r1
    26dc:	00000000 	andeq	r0, r0, r0
    26e0:	02000000 	andeq	r0, r0, #0
    26e4:	009f3000 	addseq	r3, pc, r0
    26e8:	00000000 	andeq	r0, r0, r0
    26ec:	01000000 	mrseq	r0, (UNDEF: 0)
    26f0:	00005000 	andeq	r5, r0, r0
    26f4:	00000000 	andeq	r0, r0, r0
    26f8:	00020000 	andeq	r0, r2, r0
    26fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2700:	00000000 	andeq	r0, r0, r0
    2704:	00010000 	andeq	r0, r1, r0
    2708:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2718:	30000200 	andcc	r0, r0, r0, lsl #4
    271c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2720:	00000000 	andeq	r0, r0, r0
    2724:	52000100 	andpl	r0, r0, #0
	...
    2730:	01f30009 	mvnseq	r0, r9
    2734:	24f00950 	ldrbtcs	r0, [r0], #2384	; 0x950
    2738:	009f2532 	addseq	r2, pc, r2, lsr r5	; <UNPREDICTABLE>
    273c:	00000000 	andeq	r0, r0, r0
    2740:	01000000 	mrseq	r0, (UNDEF: 0)
    2744:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2754:	00020000 	andeq	r0, r2, r0
    2758:	00009f30 	andeq	r9, r0, r0, lsr pc
    275c:	00000000 	andeq	r0, r0, r0
    2760:	00070000 	andeq	r0, r7, r0
    2764:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    2768:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    276c:	00000000 	andeq	r0, r0, r0
    2770:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2774:	5001f300 	andpl	pc, r1, r0, lsl #6
    2778:	1a332544 	bne	ccbc90 <__Stack_Size+0xccb890>
    277c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2780:	00000000 	andeq	r0, r0, r0
    2784:	70000700 	andvc	r0, r0, r0, lsl #14
    2788:	33254400 	teqcc	r5, #0
    278c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2790:	00000000 	andeq	r0, r0, r0
    2794:	00080000 	andeq	r0, r8, r0
    2798:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    279c:	9f1a3325 	svcls	0x001a3325
	...
    27a8:	00700007 	rsbseq	r0, r0, r7
    27ac:	1a332544 	bne	ccbcc4 <__Stack_Size+0xccb8c4>
    27b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	f3000800 	vsub.i8	d0, d0, d0
    27bc:	25445001 	strbcs	r5, [r4, #-1]
    27c0:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
	...
    27d0:	01000000 	mrseq	r0, (UNDEF: 0)
    27d4:	00005000 	andeq	r5, r0, r0
    27d8:	00000000 	andeq	r0, r0, r0
    27dc:	00040000 	andeq	r0, r4, r0
    27e0:	9f5001f3 	svcls	0x005001f3
	...
    27f4:	9f300002 	svcls	0x00300002
	...
    2800:	00500001 	subseq	r0, r0, r1
	...
    2810:	07000000 	streq	r0, [r0, -r0]
    2814:	46007000 	strmi	r7, [r0], -r0
    2818:	9f1a3125 	svcls	0x001a3125
	...
    2824:	01f30008 	mvnseq	r0, r8
    2828:	31254650 	teqcc	r5, r0, asr r6
    282c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2830:	00000000 	andeq	r0, r0, r0
    2834:	14b40000 	ldrtne	r0, [r4], #0
    2838:	14d40800 	ldrbne	r0, [r4], #2048	; 0x800
    283c:	00010800 	andeq	r0, r1, r0, lsl #16
    2840:	0014d450 	andseq	sp, r4, r0, asr r4
    2844:	0014da08 	andseq	sp, r4, r8, lsl #20
    2848:	f3000408 	vshl.u8	d0, d8, d0
    284c:	da9f5001 	ble	fe7d6858 <SCS_BASE+0x1e7c8858>
    2850:	e0080014 	and	r0, r8, r4, lsl r0
    2854:	01080014 	tsteq	r8, r4, lsl r0
    2858:	14e05000 	strbtne	r5, [r0], #0
    285c:	14e80800 	strbtne	r0, [r8], #2048	; 0x800
    2860:	00040800 	andeq	r0, r4, r0, lsl #16
    2864:	9f5001f3 	svcls	0x005001f3
	...
    2878:	00500001 	subseq	r0, r0, r1
    287c:	00000000 	andeq	r0, r0, r0
    2880:	04000000 	streq	r0, [r0], #-0
    2884:	5001f300 	andpl	pc, r1, r0, lsl #6
    2888:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2898:	30000200 	andcc	r0, r0, r0, lsl #4
    289c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	52000100 	andpl	r0, r0, #0
	...
    28b0:	00510001 	subseq	r0, r1, r1
    28b4:	00000000 	andeq	r0, r0, r0
    28b8:	01000000 	mrseq	r0, (UNDEF: 0)
    28bc:	00005000 	andeq	r5, r0, r0
    28c0:	00000000 	andeq	r0, r0, r0
    28c4:	14e80000 	strbtne	r0, [r8], #0
    28c8:	14f20800 	ldrbtne	r0, [r2], #2048	; 0x800
    28cc:	00010800 	andeq	r0, r1, r0, lsl #16
    28d0:	0014f250 	andseq	pc, r4, r0, asr r2	; <UNPREDICTABLE>
    28d4:	0014fc08 	andseq	pc, r4, r8, lsl #24
    28d8:	f3000408 	vshl.u8	d0, d8, d0
    28dc:	009f5001 	addseq	r5, pc, r1
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    28e8:	f4080014 	vst4.8	{d0-d3}, [r8 :64], r4
    28ec:	01080014 	tsteq	r8, r4, lsl r0
    28f0:	14f45100 	ldrbtne	r5, [r4], #256	; 0x100
    28f4:	14fc0800 	ldrbtne	r0, [ip], #2048	; 0x800
    28f8:	00040800 	andeq	r0, r4, r0, lsl #16
    28fc:	9f5101f3 	svcls	0x005101f3
	...
    2908:	080014e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip}
    290c:	080014ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip}
    2910:	9f300002 	svcls	0x00300002
    2914:	080014ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, sl, ip}
    2918:	080014f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, ip}
    291c:	00720009 	rsbseq	r0, r2, r9
    2920:	83ffff11 	mvnshi	pc, #68	; 0x44
    2924:	f09f1a7e 			; <UNDEFINED> instruction: 0xf09f1a7e
    2928:	f4080014 	vst4.8	{d0-d3}, [r8 :64], r4
    292c:	01080014 	tsteq	r8, r4, lsl r0
    2930:	14f45200 	ldrbtne	r5, [r4], #512	; 0x200
    2934:	14fc0800 	ldrbtne	r0, [ip], #2048	; 0x800
    2938:	00010800 	andeq	r0, r1, r0, lsl #16
    293c:	00000051 	andeq	r0, r0, r1, asr r0
    2940:	00000000 	andeq	r0, r0, r0
    2944:	00150800 	andseq	r0, r5, r0, lsl #16
    2948:	00151208 	andseq	r1, r5, r8, lsl #4
    294c:	50000108 	andpl	r0, r0, r8, lsl #2
    2950:	08001512 	stmdaeq	r0, {r1, r4, r8, sl, ip}
    2954:	0800151c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip}
    2958:	01f30004 	mvnseq	r0, r4
    295c:	00009f50 	andeq	r9, r0, r0, asr pc
    2960:	00000000 	andeq	r0, r0, r0
    2964:	15080000 	strne	r0, [r8, #-0]
    2968:	150c0800 	strne	r0, [ip, #-2048]	; 0x800
    296c:	00020800 	andeq	r0, r2, r0, lsl #16
    2970:	150c9f30 	strne	r9, [ip, #-3888]	; 0xf30
    2974:	15100800 	ldrne	r0, [r0, #-2048]	; 0x800
    2978:	00010800 	andeq	r0, r1, r0, lsl #16
    297c:	00151052 	andseq	r1, r5, r2, asr r0
    2980:	00151208 	andseq	r1, r5, r8, lsl #4
    2984:	51000108 	tstpl	r0, r8, lsl #2
    2988:	08001512 	stmdaeq	r0, {r1, r4, r8, sl, ip}
    298c:	0800151c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip}
    2990:	00500001 	subseq	r0, r0, r1
    2994:	00000000 	andeq	r0, r0, r0
    2998:	2c000000 	stccs	0, cr0, [r0], {-0}
    299c:	36080015 			; <UNDEFINED> instruction: 0x36080015
    29a0:	01080015 	tsteq	r8, r5, lsl r0
    29a4:	15365000 	ldrne	r5, [r6, #-0]!
    29a8:	15400800 	strbne	r0, [r0, #-2048]	; 0x800
    29ac:	00040800 	andeq	r0, r4, r0, lsl #16
    29b0:	9f5001f3 	svcls	0x005001f3
	...
    29bc:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
    29c0:	08001530 	stmdaeq	r0, {r4, r5, r8, sl, ip}
    29c4:	9f300002 	svcls	0x00300002
    29c8:	08001530 	stmdaeq	r0, {r4, r5, r8, sl, ip}
    29cc:	08001534 	stmdaeq	r0, {r2, r4, r5, r8, sl, ip}
    29d0:	34520001 	ldrbcc	r0, [r2], #-1
    29d4:	36080015 			; <UNDEFINED> instruction: 0x36080015
    29d8:	01080015 	tsteq	r8, r5, lsl r0
    29dc:	15365100 	ldrne	r5, [r6, #-256]!	; 0x100
    29e0:	15400800 	strbne	r0, [r0, #-2048]	; 0x800
    29e4:	00010800 	andeq	r0, r1, r0, lsl #16
    29e8:	00000050 	andeq	r0, r0, r0, asr r0
    29ec:	00000000 	andeq	r0, r0, r0
    29f0:	00154000 	andseq	r4, r5, r0
    29f4:	00154a08 	andseq	r4, r5, r8, lsl #20
    29f8:	50000108 	andpl	r0, r0, r8, lsl #2
    29fc:	0800154a 	stmdaeq	r0, {r1, r3, r6, r8, sl, ip}
    2a00:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
    2a04:	01f30004 	mvnseq	r0, r4
    2a08:	00009f50 	andeq	r9, r0, r0, asr pc
    2a0c:	00000000 	andeq	r0, r0, r0
    2a10:	15400000 	strbne	r0, [r0, #-0]
    2a14:	15440800 	strbne	r0, [r4, #-2048]	; 0x800
    2a18:	00020800 	andeq	r0, r2, r0, lsl #16
    2a1c:	15449f30 	strbne	r9, [r4, #-3888]	; 0xf30
    2a20:	15480800 	strbne	r0, [r8, #-2048]	; 0x800
    2a24:	00010800 	andeq	r0, r1, r0, lsl #16
    2a28:	00154852 	andseq	r4, r5, r2, asr r8
    2a2c:	00154a08 	andseq	r4, r5, r8, lsl #20
    2a30:	51000108 	tstpl	r0, r8, lsl #2
    2a34:	0800154a 	stmdaeq	r0, {r1, r3, r6, r8, sl, ip}
    2a38:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
    2a3c:	00500001 	subseq	r0, r0, r1
    2a40:	00000000 	andeq	r0, r0, r0
    2a44:	54000000 	strpl	r0, [r0], #-0
    2a48:	60080015 	andvs	r0, r8, r5, lsl r0
    2a4c:	01080015 	tsteq	r8, r5, lsl r0
    2a50:	15605000 	strbne	r5, [r0, #-0]!
    2a54:	15680800 	strbne	r0, [r8, #-2048]!	; 0x800
    2a58:	00040800 	andeq	r0, r4, r0, lsl #16
    2a5c:	9f5001f3 	svcls	0x005001f3
	...
    2a68:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
    2a6c:	08001558 	stmdaeq	r0, {r3, r4, r6, r8, sl, ip}
    2a70:	9f300002 	svcls	0x00300002
    2a74:	08001558 	stmdaeq	r0, {r3, r4, r6, r8, sl, ip}
    2a78:	0800155c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, ip}
    2a7c:	5c520001 	mrrcpl	0, 0, r0, r2, cr1
    2a80:	60080015 	andvs	r0, r8, r5, lsl r0
    2a84:	01080015 	tsteq	r8, r5, lsl r0
    2a88:	15605100 	strbne	r5, [r0, #-256]!	; 0x100
    2a8c:	15680800 	strbne	r0, [r8, #-2048]!	; 0x800
    2a90:	00010800 	andeq	r0, r1, r0, lsl #16
    2a94:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2aa4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2ab0:	01f30004 	mvnseq	r0, r4
    2ab4:	00009f50 	andeq	r9, r0, r0, asr pc
    2ab8:	00000000 	andeq	r0, r0, r0
    2abc:	00010000 	andeq	r0, r1, r0
    2ac0:	00000050 	andeq	r0, r0, r0, asr r0
    2ac4:	00000000 	andeq	r0, r0, r0
    2ac8:	f3000400 	vshl.u8	d0, d0, d0
    2acc:	009f5001 	addseq	r5, pc, r1
	...
    2adc:	01000000 	mrseq	r0, (UNDEF: 0)
    2ae0:	00005000 	andeq	r5, r0, r0
    2ae4:	00000000 	andeq	r0, r0, r0
    2ae8:	00040000 	andeq	r0, r4, r0
    2aec:	9f5001f3 	svcls	0x005001f3
	...
    2b00:	9f300002 	svcls	0x00300002
	...
    2b0c:	00520001 	subseq	r0, r2, r1
    2b10:	00000000 	andeq	r0, r0, r0
    2b14:	01000000 	mrseq	r0, (UNDEF: 0)
    2b18:	00005100 	andeq	r5, r0, r0, lsl #2
    2b1c:	00000000 	andeq	r0, r0, r0
    2b20:	00010000 	andeq	r0, r1, r0
    2b24:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2b34:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2b40:	01f30004 	mvnseq	r0, r4
    2b44:	00009f50 	andeq	r9, r0, r0, asr pc
    2b48:	00000000 	andeq	r0, r0, r0
    2b4c:	00010000 	andeq	r0, r1, r0
    2b50:	00000050 	andeq	r0, r0, r0, asr r0
    2b54:	00000000 	andeq	r0, r0, r0
    2b58:	f3000400 	vshl.u8	d0, d0, d0
    2b5c:	009f5001 	addseq	r5, pc, r1
	...
    2b6c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b70:	00005000 	andeq	r5, r0, r0
    2b74:	00000000 	andeq	r0, r0, r0
    2b78:	00040000 	andeq	r0, r4, r0
    2b7c:	9f5001f3 	svcls	0x005001f3
	...
    2b88:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    2b8c:	08001578 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, ip}
    2b90:	007d0002 	rsbseq	r0, sp, r2
    2b94:	08001578 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, ip}
    2b98:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
    2b9c:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    2ba8:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    2bac:	0800157a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, ip}
    2bb0:	9f300002 	svcls	0x00300002
    2bb4:	0800157a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, ip}
    2bb8:	0800157e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, sl, ip}
    2bbc:	00720005 	rsbseq	r0, r2, r5
    2bc0:	7e9f1a3c 	mrcvc	10, 4, r1, cr15, cr12, {1}
    2bc4:	90080015 	andls	r0, r8, r5, lsl r0
    2bc8:	01080015 	tsteq	r8, r5, lsl r0
    2bcc:	15905100 	ldrne	r5, [r0, #256]	; 0x100
    2bd0:	15940800 	ldrne	r0, [r4, #2048]	; 0x800
    2bd4:	00050800 	andeq	r0, r5, r0, lsl #16
    2bd8:	1a3c0072 	bne	f02da8 <__Stack_Size+0xf029a8>
    2bdc:	0015b09f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    2be0:	0015b808 	andseq	fp, r5, r8, lsl #16
    2be4:	71000808 	tstvc	r0, r8, lsl #16
    2be8:	1af00800 	bne	ffc04bf0 <SCS_BASE+0x1fbf6bf0>
    2bec:	c09f2534 	addsgt	r2, pc, r4, lsr r5	; <UNPREDICTABLE>
    2bf0:	c4080015 	strgt	r0, [r8], #-21
    2bf4:	09080015 	stmdbeq	r8, {r0, r2, r4}
    2bf8:	0a007400 	beq	1fc00 <__Stack_Size+0x1f800>
    2bfc:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    2c00:	15ce9f25 	strbne	r9, [lr, #3877]	; 0xf25
    2c04:	15d20800 	ldrbne	r0, [r2, #2048]	; 0x800
    2c08:	00090800 	andeq	r0, r9, r0, lsl #16
    2c0c:	000a0074 	andeq	r0, sl, r4, ror r0
    2c10:	253b1a38 	ldrcs	r1, [fp, #-2616]!	; 0xa38
    2c14:	0015dc9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    2c18:	0015e008 	andseq	lr, r5, r8
    2c1c:	72000908 	andvc	r0, r0, #131072	; 0x20000
    2c20:	c0000a00 	andgt	r0, r0, r0, lsl #20
    2c24:	9f253e1a 	svcls	0x00253e1a
	...
    2c30:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    2c34:	0800158e 	stmdaeq	r0, {r1, r2, r3, r7, r8, sl, ip}
    2c38:	9f300002 	svcls	0x00300002
    2c3c:	0800158e 	stmdaeq	r0, {r1, r2, r3, r7, r8, sl, ip}
    2c40:	08001596 	stmdaeq	r0, {r1, r2, r4, r7, r8, sl, ip}
    2c44:	00740007 	rsbseq	r0, r4, r7
    2c48:	1a24414e 	bne	913188 <__Stack_Size+0x912d88>
    2c4c:	0015969f 	mulseq	r5, pc, r6	; <UNPREDICTABLE>
    2c50:	0015a808 	andseq	sl, r5, r8, lsl #16
    2c54:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    2c60:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    2c64:	08001596 	stmdaeq	r0, {r1, r2, r4, r7, r8, sl, ip}
    2c68:	9f300002 	svcls	0x00300002
    2c6c:	08001596 	stmdaeq	r0, {r1, r2, r4, r7, r8, sl, ip}
    2c70:	08001598 	stmdaeq	r0, {r3, r4, r7, r8, sl, ip}
    2c74:	00710007 	rsbseq	r0, r1, r7
    2c78:	1a243c40 	bne	911d80 <__Stack_Size+0x911980>
    2c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c80:	00000000 	andeq	r0, r0, r0
    2c84:	00157400 	andseq	r7, r5, r0, lsl #8
    2c88:	0015b008 	andseq	fp, r5, r8
    2c8c:	30000208 	andcc	r0, r0, r8, lsl #4
    2c90:	0015b09f 	mulseq	r5, pc, r0	; <UNPREDICTABLE>
    2c94:	0015b808 	andseq	fp, r5, r8, lsl #16
    2c98:	71001308 	tstvc	r0, r8, lsl #6
    2c9c:	1af00800 	bne	ffc04ca4 <SCS_BASE+0x1fbf6ca4>
    2ca0:	81032534 	tsthi	r3, r4, lsr r5
    2ca4:	22080027 	andcs	r0, r8, #39	; 0x27
    2ca8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2cac:	15c09f1a 	strbne	r9, [r0, #3866]	; 0xf1a
    2cb0:	15c40800 	strbne	r0, [r4, #2048]	; 0x800
    2cb4:	00140800 	andseq	r0, r4, r0, lsl #16
    2cb8:	000a0074 	andeq	r0, sl, r4, ror r0
    2cbc:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2cc0:	00278103 	eoreq	r8, r7, r3, lsl #2
    2cc4:	01942208 	orrseq	r2, r4, r8, lsl #4
    2cc8:	9f1aff08 	svcls	0x001aff08
    2ccc:	080015ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, sl, ip}
    2cd0:	080015d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl, ip}
    2cd4:	00740014 	rsbseq	r0, r4, r4, lsl r0
    2cd8:	1a38000a 	bne	e02d08 <__Stack_Size+0xe02908>
    2cdc:	8103253b 	tsthi	r3, fp, lsr r5
    2ce0:	22080027 	andcs	r0, r8, #39	; 0x27
    2ce4:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    2ce8:	15dc9f1a 	ldrbne	r9, [ip, #3866]	; 0xf1a
    2cec:	15e00800 	strbne	r0, [r0, #2048]!	; 0x800
    2cf0:	00140800 	andseq	r0, r4, r0, lsl #16
    2cf4:	000a0072 	andeq	r0, sl, r2, ror r0
    2cf8:	253e1ac0 	ldrcs	r1, [lr, #-2752]!	; 0xac0
    2cfc:	00279103 	eoreq	r9, r7, r3, lsl #2
    2d00:	01942208 	orrseq	r2, r4, r8, lsl #4
    2d04:	9f1aff08 	svcls	0x001aff08
	...
    2d18:	00500001 	subseq	r0, r0, r1
    2d1c:	00000000 	andeq	r0, r0, r0
    2d20:	04000000 	streq	r0, [r0], #-0
    2d24:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d28:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2d2c:	00000000 	andeq	r0, r0, r0
    2d30:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2d3c:	01f30004 	mvnseq	r0, r4
    2d40:	00009f50 	andeq	r9, r0, r0, asr pc
    2d44:	00000000 	andeq	r0, r0, r0
    2d48:	15fc0000 	ldrbne	r0, [ip, #0]!
    2d4c:	16040800 	strne	r0, [r4], -r0, lsl #16
    2d50:	00010800 	andeq	r0, r1, r0, lsl #16
    2d54:	00160450 	andseq	r0, r6, r0, asr r4
    2d58:	00160608 	andseq	r0, r6, r8, lsl #12
    2d5c:	f3000408 	vshl.u8	d0, d8, d0
    2d60:	069f5001 	ldreq	r5, [pc], r1
    2d64:	0a080016 	beq	202dc4 <__Stack_Size+0x2029c4>
    2d68:	01080016 	tsteq	r8, r6, lsl r0
    2d6c:	160a5000 	strne	r5, [sl], -r0
    2d70:	16140800 	ldrne	r0, [r4], -r0, lsl #16
    2d74:	00040800 	andeq	r0, r4, r0, lsl #16
    2d78:	9f5001f3 	svcls	0x005001f3
	...
    2d84:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
    2d88:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
    2d8c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2d90:	1e080016 	mcrne	0, 0, r0, cr8, cr6, {0}
    2d94:	04080016 	streq	r0, [r8], #-22
    2d98:	5001f300 	andpl	pc, r1, r0, lsl #6
    2d9c:	00161e9f 	mulseq	r6, pc, lr	; <UNPREDICTABLE>
    2da0:	00162208 	andseq	r2, r6, r8, lsl #4
    2da4:	50000108 	andpl	r0, r0, r8, lsl #2
    2da8:	08001622 	stmdaeq	r0, {r1, r5, r9, sl, ip}
    2dac:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
    2db0:	01f30004 	mvnseq	r0, r4
    2db4:	00009f50 	andeq	r9, r0, r0, asr pc
    2db8:	00000000 	andeq	r0, r0, r0
    2dbc:	162c0000 	strtne	r0, [ip], -r0
    2dc0:	16340800 	ldrtne	r0, [r4], -r0, lsl #16
    2dc4:	00010800 	andeq	r0, r1, r0, lsl #16
    2dc8:	00163450 	andseq	r3, r6, r0, asr r4
    2dcc:	00163608 	andseq	r3, r6, r8, lsl #12
    2dd0:	f3000408 	vshl.u8	d0, d8, d0
    2dd4:	369f5001 	ldrcc	r5, [pc], r1
    2dd8:	3a080016 	bcc	202e38 <__Stack_Size+0x202a38>
    2ddc:	01080016 	tsteq	r8, r6, lsl r0
    2de0:	163a5000 	ldrtne	r5, [sl], -r0
    2de4:	16440800 	strbne	r0, [r4], -r0, lsl #16
    2de8:	00040800 	andeq	r0, r4, r0, lsl #16
    2dec:	9f5001f3 	svcls	0x005001f3
	...
    2df8:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
    2dfc:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
    2e00:	4c500001 	mrrcmi	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2e04:	4e080016 	mcrmi	0, 0, r0, cr8, cr6, {0}
    2e08:	04080016 	streq	r0, [r8], #-22
    2e0c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2e10:	00164e9f 	mulseq	r6, pc, lr	; <UNPREDICTABLE>
    2e14:	00165208 	andseq	r5, r6, r8, lsl #4
    2e18:	50000108 	andpl	r0, r0, r8, lsl #2
    2e1c:	08001652 	stmdaeq	r0, {r1, r4, r6, r9, sl, ip}
    2e20:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
    2e24:	01f30004 	mvnseq	r0, r4
    2e28:	00009f50 	andeq	r9, r0, r0, asr pc
    2e2c:	00000000 	andeq	r0, r0, r0
    2e30:	165c0000 	ldrbne	r0, [ip], -r0
    2e34:	16740800 	ldrbtne	r0, [r4], -r0, lsl #16
    2e38:	00010800 	andeq	r0, r1, r0, lsl #16
    2e3c:	00167450 	andseq	r7, r6, r0, asr r4
    2e40:	00168408 	andseq	r8, r6, r8, lsl #8
    2e44:	f3000408 	vshl.u8	d0, d8, d0
    2e48:	009f5001 	addseq	r5, pc, r1
    2e4c:	00000000 	andeq	r0, r0, r0
    2e50:	5c000000 	stcpl	0, cr0, [r0], {-0}
    2e54:	5e080016 	mcrpl	0, 0, r0, cr8, cr6, {0}
    2e58:	02080016 	andeq	r0, r8, #22
    2e5c:	5e9f3000 	cdppl	0, 9, cr3, cr15, cr0, {0}
    2e60:	66080016 			; <UNDEFINED> instruction: 0x66080016
    2e64:	01080016 	tsteq	r8, r6, lsl r0
    2e68:	16665300 	strbtne	r5, [r6], -r0, lsl #6
    2e6c:	16680800 	strbtne	r0, [r8], -r0, lsl #16
    2e70:	00050800 	andeq	r0, r5, r0, lsl #16
    2e74:	25350070 	ldrcs	r0, [r5, #-112]!	; 0x70
    2e78:	0016689f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    2e7c:	00166e08 	andseq	r6, r6, r8, lsl #28
    2e80:	53000108 	movwpl	r0, #264	; 0x108
    2e84:	0800166e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, ip}
    2e88:	08001670 	stmdaeq	r0, {r4, r5, r6, r9, sl, ip}
    2e8c:	00700005 	rsbseq	r0, r0, r5
    2e90:	709f2535 	addsvc	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    2e94:	74080016 	strvc	r0, [r8], #-22
    2e98:	08080016 	stmdaeq	r8, {r1, r2, r4}
    2e9c:	4f007000 	svcmi	0x00007000
    2ea0:	1aff081a 	bne	fffc4f10 <SCS_BASE+0x1ffb6f10>
    2ea4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ea8:	00000000 	andeq	r0, r0, r0
    2eac:	00165c00 	andseq	r5, r6, r0, lsl #24
    2eb0:	00166608 	andseq	r6, r6, r8, lsl #12
    2eb4:	30000208 	andcc	r0, r0, r8, lsl #4
    2eb8:	0016669f 	mulseq	r6, pc, r6	; <UNPREDICTABLE>
    2ebc:	00166808 	andseq	r6, r6, r8, lsl #16
    2ec0:	53000108 	movwpl	r0, #264	; 0x108
    2ec4:	08001668 	stmdaeq	r0, {r3, r5, r6, r9, sl, ip}
    2ec8:	0800166e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, ip}
    2ecc:	9f300002 	svcls	0x00300002
    2ed0:	0800166e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, ip}
    2ed4:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
    2ed8:	00530001 	subseq	r0, r3, r1
    2edc:	00000000 	andeq	r0, r0, r0
    2ee0:	5c000000 	stcpl	0, cr0, [r0], {-0}
    2ee4:	70080016 	andvc	r0, r8, r6, lsl r0
    2ee8:	02080016 	andeq	r0, r8, #22
    2eec:	709f3000 	addsvc	r3, pc, r0
    2ef0:	74080016 	strvc	r0, [r8], #-22
    2ef4:	0d080016 	stceq	0, cr0, [r8, #-88]	; 0xffffffa8
    2ef8:	70007300 	andvc	r7, r0, r0, lsl #6
    2efc:	081a4f00 	ldmdaeq	sl, {r8, r9, sl, fp, lr}
    2f00:	31251aff 	strdcc	r1, [r5, -pc]!
    2f04:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2f08:	00000000 	andeq	r0, r0, r0
    2f0c:	16840000 	strne	r0, [r4], r0
    2f10:	16860800 	strne	r0, [r6], r0, lsl #16
    2f14:	00020800 	andeq	r0, r2, r0, lsl #16
    2f18:	1686007d 	sxtab16ne	r0, r6, sp
    2f1c:	16ae0800 	strtne	r0, [lr], r0, lsl #16
    2f20:	00020800 	andeq	r0, r2, r0, lsl #16
    2f24:	0000107d 	andeq	r1, r0, sp, ror r0
    2f28:	00000000 	andeq	r0, r0, r0
    2f2c:	168a0000 	strne	r0, [sl], r0
    2f30:	16940800 	ldrne	r0, [r4], r0, lsl #16
    2f34:	00020800 	andeq	r0, r2, r0, lsl #16
    2f38:	16967491 			; <UNDEFINED> instruction: 0x16967491
    2f3c:	16ae0800 	strtne	r0, [lr], r0, lsl #16
    2f40:	00010800 	andeq	r0, r1, r0, lsl #16
    2f44:	00000052 	andeq	r0, r0, r2, asr r0
    2f48:	00000000 	andeq	r0, r0, r0
    2f4c:	00168a00 	andseq	r8, r6, r0, lsl #20
    2f50:	0016a608 	andseq	sl, r6, r8, lsl #12
    2f54:	30000208 	andcc	r0, r0, r8, lsl #4
    2f58:	0016a69f 	mulseq	r6, pc, r6	; <UNPREDICTABLE>
    2f5c:	0016a808 	andseq	sl, r6, r8, lsl #16
    2f60:	70000708 	andvc	r0, r0, r8, lsl #14
    2f64:	30244800 	eorcc	r4, r4, r0, lsl #16
    2f68:	00009f2e 	andeq	r9, r0, lr, lsr #30
    2f6c:	00000000 	andeq	r0, r0, r0
    2f70:	16900000 	ldrne	r0, [r0], r0
    2f74:	169a0800 	ldrne	r0, [sl], r0, lsl #16
    2f78:	00010800 	andeq	r0, r1, r0, lsl #16
    2f7c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2f8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2f98:	01f30004 	mvnseq	r0, r4
    2f9c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    2fac:	00020000 	andeq	r0, r2, r0
    2fb0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2fb4:	00000000 	andeq	r0, r0, r0
    2fb8:	000b0000 	andeq	r0, fp, r0
    2fbc:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    2fc0:	1a00711a 	bne	1f430 <__Stack_Size+0x1f030>
    2fc4:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	0c000000 	stceq	0, cr0, [r0], {-0}
    2fd0:	5001f300 	andpl	pc, r1, r0, lsl #6
    2fd4:	711aff08 	tstvc	sl, r8, lsl #30
    2fd8:	2e301a00 	vaddcs.f32	s2, s0, s0
    2fdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2fec:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    2ff8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    2ffc:	0000000c 	andeq	r0, r0, ip
	...
    300c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3018:	01f30004 	mvnseq	r0, r4
    301c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    302c:	00010000 	andeq	r0, r1, r0
    3030:	00000052 	andeq	r0, r0, r2, asr r0
    3034:	00000000 	andeq	r0, r0, r0
    3038:	f3000400 	vshl.u8	d0, d0, d0
    303c:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    304c:	01000000 	mrseq	r0, (UNDEF: 0)
    3050:	00005300 	andeq	r5, r0, r0, lsl #6
    3054:	00000000 	andeq	r0, r0, r0
    3058:	00040000 	andeq	r0, r4, r0
    305c:	9f5301f3 	svcls	0x005301f3
	...
    3070:	9f300002 	svcls	0x00300002
	...
    307c:	00540001 	subseq	r0, r4, r1
    3080:	00000000 	andeq	r0, r0, r0
    3084:	01000000 	mrseq	r0, (UNDEF: 0)
    3088:	00005500 	andeq	r5, r0, r0, lsl #10
    308c:	00000000 	andeq	r0, r0, r0
    3090:	00010000 	andeq	r0, r1, r0
    3094:	00000053 	andeq	r0, r0, r3, asr r0
	...
    30a4:	30000200 	andcc	r0, r0, r0, lsl #4
    30a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30ac:	00000000 	andeq	r0, r0, r0
    30b0:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    30bc:	00510001 	subseq	r0, r1, r1
	...
    30cc:	02000000 	andeq	r0, r0, #0
    30d0:	00007d00 	andeq	r7, r0, r0, lsl #26
    30d4:	00000000 	andeq	r0, r0, r0
    30d8:	02000000 	andeq	r0, r0, #0
    30dc:	000c7d00 	andeq	r7, ip, r0, lsl #26
	...
    30ec:	01000000 	mrseq	r0, (UNDEF: 0)
    30f0:	00005100 	andeq	r5, r0, r0, lsl #2
    30f4:	00000000 	andeq	r0, r0, r0
    30f8:	00040000 	andeq	r0, r4, r0
    30fc:	9f5101f3 	svcls	0x005101f3
	...
    3110:	00520001 	subseq	r0, r2, r1
    3114:	00000000 	andeq	r0, r0, r0
    3118:	04000000 	streq	r0, [r0], #-0
    311c:	5201f300 	andpl	pc, r1, #0
    3120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3130:	53000100 	movwpl	r0, #256	; 0x100
	...
    313c:	01f30004 	mvnseq	r0, r4
    3140:	00009f53 	andeq	r9, r0, r3, asr pc
	...
    3150:	00020000 	andeq	r0, r2, r0
    3154:	00009f30 	andeq	r9, r0, r0, lsr pc
    3158:	00000000 	andeq	r0, r0, r0
    315c:	00010000 	andeq	r0, r1, r0
    3160:	00000054 	andeq	r0, r0, r4, asr r0
    3164:	00000000 	andeq	r0, r0, r0
    3168:	73000800 	movwvc	r0, #2048	; 0x800
    316c:	74243c00 	strtvc	r3, [r4], #-3072	; 0xc00
    3170:	009f2100 	addseq	r2, pc, r0, lsl #2
    3174:	00000000 	andeq	r0, r0, r0
    3178:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    317c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3180:	0074243c 	rsbseq	r2, r4, ip, lsr r4
    3184:	00009f21 	andeq	r9, r0, r1, lsr #30
    3188:	00000000 	andeq	r0, r0, r0
    318c:	00010000 	andeq	r0, r1, r0
    3190:	00000053 	andeq	r0, r0, r3, asr r0
    3194:	00000000 	andeq	r0, r0, r0
    3198:	52000100 	andpl	r0, r0, #0
	...
    31ac:	9f300002 	svcls	0x00300002
	...
    31b8:	00550001 	subseq	r0, r5, r1
    31bc:	00000000 	andeq	r0, r0, r0
    31c0:	01000000 	mrseq	r0, (UNDEF: 0)
    31c4:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    31d4:	00020000 	andeq	r0, r2, r0
    31d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    31dc:	00000000 	andeq	r0, r0, r0
    31e0:	00050000 	andeq	r0, r5, r0
    31e4:	24340071 	ldrtcs	r0, [r4], #-113	; 0x71
    31e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    31ec:	00000000 	andeq	r0, r0, r0
    31f0:	f3000600 	vmax.u8	d0, d0, d0
    31f4:	24345101 	ldrtcs	r5, [r4], #-257	; 0x101
    31f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3208:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    3214:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    3218:	00000008 	andeq	r0, r0, r8
	...
    3228:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3234:	01f30004 	mvnseq	r0, r4
    3238:	00009f50 	andeq	r9, r0, r0, asr pc
    323c:	00000000 	andeq	r0, r0, r0
    3240:	00010000 	andeq	r0, r1, r0
    3244:	00000050 	andeq	r0, r0, r0, asr r0
    3248:	00000000 	andeq	r0, r0, r0
    324c:	f3000400 	vshl.u8	d0, d0, d0
    3250:	009f5001 	addseq	r5, pc, r1
    3254:	00000000 	andeq	r0, r0, r0
    3258:	01000000 	mrseq	r0, (UNDEF: 0)
    325c:	00005000 	andeq	r5, r0, r0
    3260:	00000000 	andeq	r0, r0, r0
    3264:	00040000 	andeq	r0, r4, r0
    3268:	9f5001f3 	svcls	0x005001f3
	...
    3274:	00500001 	subseq	r0, r0, r1
    3278:	00000000 	andeq	r0, r0, r0
    327c:	04000000 	streq	r0, [r0], #-0
    3280:	5001f300 	andpl	pc, r1, r0, lsl #6
    3284:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3288:	00000000 	andeq	r0, r0, r0
    328c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3298:	01f30004 	mvnseq	r0, r4
    329c:	00009f50 	andeq	r9, r0, r0, asr pc
    32a0:	00000000 	andeq	r0, r0, r0
    32a4:	00010000 	andeq	r0, r1, r0
    32a8:	00000050 	andeq	r0, r0, r0, asr r0
    32ac:	00000000 	andeq	r0, r0, r0
    32b0:	f3000400 	vshl.u8	d0, d0, d0
    32b4:	009f5001 	addseq	r5, pc, r1
    32b8:	00000000 	andeq	r0, r0, r0
    32bc:	01000000 	mrseq	r0, (UNDEF: 0)
    32c0:	00005000 	andeq	r5, r0, r0
    32c4:	00000000 	andeq	r0, r0, r0
    32c8:	00040000 	andeq	r0, r4, r0
    32cc:	9f5001f3 	svcls	0x005001f3
	...
    32d8:	00500001 	subseq	r0, r0, r1
    32dc:	00000000 	andeq	r0, r0, r0
    32e0:	04000000 	streq	r0, [r0], #-0
    32e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    32e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32ec:	00000000 	andeq	r0, r0, r0
    32f0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    32fc:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
    3300:	080016f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip}
    3304:	f4510001 			; <UNDEFINED> instruction: 0xf4510001
    3308:	fc080016 	stc2	0, cr0, [r8], {22}
    330c:	04080016 	streq	r0, [r8], #-22
    3310:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3314:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3324:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    3330:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    3334:	00000010 	andeq	r0, r0, r0, lsl r0
	...
    3344:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3350:	01f30004 	mvnseq	r0, r4
    3354:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3364:	00020000 	andeq	r0, r2, r0
    3368:	00009f30 	andeq	r9, r0, r0, lsr pc
    336c:	00000000 	andeq	r0, r0, r0
    3370:	00010000 	andeq	r0, r1, r0
    3374:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3384:	30000200 	andcc	r0, r0, r0, lsl #4
    3388:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    338c:	00000000 	andeq	r0, r0, r0
    3390:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    339c:	08710008 	ldmdaeq	r1!, {r3}^
    33a0:	00730294 			; <UNDEFINED> instruction: 0x00730294
    33a4:	00009f21 	andeq	r9, r0, r1, lsr #30
    33a8:	00000000 	andeq	r0, r0, r0
    33ac:	00010000 	andeq	r0, r1, r0
    33b0:	00000053 	andeq	r0, r0, r3, asr r0
	...
    33c0:	30000200 	andcc	r0, r0, r0, lsl #4
    33c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    33c8:	00000000 	andeq	r0, r0, r0
    33cc:	53000100 	movwpl	r0, #256	; 0x100
	...
    33d8:	00540001 	subseq	r0, r4, r1
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	07000000 	streq	r0, [r0, -r0]
    33e4:	0a007400 	beq	203ec <__Stack_Size+0x1ffec>
    33e8:	9f1a7eff 	svcls	0x001a7eff
	...
    33f4:	0c710008 	ldcleq	0, cr0, [r1], #-32	; 0xffffffe0
    33f8:	00750294 			; <UNDEFINED> instruction: 0x00750294
    33fc:	00009f21 	andeq	r9, r0, r1, lsr #30
    3400:	00000000 	andeq	r0, r0, r0
    3404:	000b0000 	andeq	r0, fp, r0
    3408:	235101f3 	cmpcs	r1, #-1073741764	; 0xc000003c
    340c:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    3410:	009f2100 	addseq	r2, pc, r0, lsl #2
    3414:	00000000 	andeq	r0, r0, r0
    3418:	01000000 	mrseq	r0, (UNDEF: 0)
    341c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    342c:	00020000 	andeq	r0, r2, r0
    3430:	0000007d 	andeq	r0, r0, sp, ror r0
    3434:	00000000 	andeq	r0, r0, r0
    3438:	00020000 	andeq	r0, r2, r0
    343c:	00000c7d 	andeq	r0, r0, sp, ror ip
	...
    344c:	00010000 	andeq	r0, r1, r0
    3450:	00000051 	andeq	r0, r0, r1, asr r0
    3454:	00000000 	andeq	r0, r0, r0
    3458:	f3000400 	vshl.u8	d0, d0, d0
    345c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    346c:	02000000 	andeq	r0, r0, #0
    3470:	009f3000 	addseq	r3, pc, r0
    3474:	00000000 	andeq	r0, r0, r0
    3478:	01000000 	mrseq	r0, (UNDEF: 0)
    347c:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    348c:	00020000 	andeq	r0, r2, r0
    3490:	00009f30 	andeq	r9, r0, r0, lsr pc
    3494:	00000000 	andeq	r0, r0, r0
    3498:	00010000 	andeq	r0, r1, r0
    349c:	00000053 	andeq	r0, r0, r3, asr r0
    34a0:	00000000 	andeq	r0, r0, r0
    34a4:	53000100 	movwpl	r0, #256	; 0x100
	...
    34b0:	00530001 	subseq	r0, r3, r1
    34b4:	00000000 	andeq	r0, r0, r0
    34b8:	01000000 	mrseq	r0, (UNDEF: 0)
    34bc:	00005300 	andeq	r5, r0, r0, lsl #6
    34c0:	00000000 	andeq	r0, r0, r0
    34c4:	00010000 	andeq	r0, r1, r0
    34c8:	00000055 	andeq	r0, r0, r5, asr r0
    34cc:	00000000 	andeq	r0, r0, r0
    34d0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    34dc:	00530001 	subseq	r0, r3, r1
	...
    34ec:	02000000 	andeq	r0, r0, #0
    34f0:	009f3000 	addseq	r3, pc, r0
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	01000000 	mrseq	r0, (UNDEF: 0)
    34fc:	00005200 	andeq	r5, r0, r0, lsl #4
    3500:	00000000 	andeq	r0, r0, r0
    3504:	00070000 	andeq	r0, r7, r0
    3508:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    350c:	009f1a7b 	addseq	r1, pc, fp, ror sl	; <UNPREDICTABLE>
    3510:	00000000 	andeq	r0, r0, r0
    3514:	01000000 	mrseq	r0, (UNDEF: 0)
    3518:	00005500 	andeq	r5, r0, r0, lsl #10
    351c:	00000000 	andeq	r0, r0, r0
    3520:	00010000 	andeq	r0, r1, r0
    3524:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3534:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    3540:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    3544:	0000000c 	andeq	r0, r0, ip
	...
    3554:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3560:	01f30004 	mvnseq	r0, r4
    3564:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3574:	00020000 	andeq	r0, r2, r0
    3578:	00009f30 	andeq	r9, r0, r0, lsr pc
    357c:	00000000 	andeq	r0, r0, r0
    3580:	00010000 	andeq	r0, r1, r0
    3584:	00000054 	andeq	r0, r0, r4, asr r0
	...
    3594:	30000200 	andcc	r0, r0, r0, lsl #4
    3598:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    359c:	00000000 	andeq	r0, r0, r0
    35a0:	53000100 	movwpl	r0, #256	; 0x100
	...
    35ac:	00530001 	subseq	r0, r3, r1
    35b0:	00000000 	andeq	r0, r0, r0
    35b4:	01000000 	mrseq	r0, (UNDEF: 0)
    35b8:	00005300 	andeq	r5, r0, r0, lsl #6
    35bc:	00000000 	andeq	r0, r0, r0
    35c0:	00010000 	andeq	r0, r1, r0
    35c4:	00000053 	andeq	r0, r0, r3, asr r0
    35c8:	00000000 	andeq	r0, r0, r0
    35cc:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    35d8:	00550001 	subseq	r0, r5, r1
    35dc:	00000000 	andeq	r0, r0, r0
    35e0:	01000000 	mrseq	r0, (UNDEF: 0)
    35e4:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    35f4:	00020000 	andeq	r0, r2, r0
    35f8:	00009f30 	andeq	r9, r0, r0, lsr pc
    35fc:	00000000 	andeq	r0, r0, r0
    3600:	00010000 	andeq	r0, r1, r0
    3604:	00000052 	andeq	r0, r0, r2, asr r0
    3608:	00000000 	andeq	r0, r0, r0
    360c:	72000700 	andvc	r0, r0, #0
    3610:	6fff0a00 	svcvs	0x00ff0a00
    3614:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3618:	00000000 	andeq	r0, r0, r0
    361c:	00010000 	andeq	r0, r1, r0
    3620:	00000055 	andeq	r0, r0, r5, asr r0
    3624:	00000000 	andeq	r0, r0, r0
    3628:	52000100 	andpl	r0, r0, #0
	...
    363c:	007d0002 	rsbseq	r0, sp, r2
	...
    3648:	0c7d0002 	ldcleq	0, cr0, [sp], #-8
	...
    365c:	00510001 	subseq	r0, r1, r1
    3660:	00000000 	andeq	r0, r0, r0
    3664:	04000000 	streq	r0, [r0], #-0
    3668:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    366c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    367c:	30000200 	andcc	r0, r0, r0, lsl #4
    3680:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3684:	00000000 	andeq	r0, r0, r0
    3688:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3694:	00520001 	subseq	r0, r2, r1
    3698:	00000000 	andeq	r0, r0, r0
    369c:	01000000 	mrseq	r0, (UNDEF: 0)
    36a0:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    36b0:	00020000 	andeq	r0, r2, r0
    36b4:	00009f30 	andeq	r9, r0, r0, lsr pc
    36b8:	00000000 	andeq	r0, r0, r0
    36bc:	00010000 	andeq	r0, r1, r0
    36c0:	00000053 	andeq	r0, r0, r3, asr r0
    36c4:	00000000 	andeq	r0, r0, r0
    36c8:	53000100 	movwpl	r0, #256	; 0x100
	...
    36d4:	00530001 	subseq	r0, r3, r1
	...
    36e4:	02000000 	andeq	r0, r0, #0
    36e8:	009f3000 	addseq	r3, pc, r0
    36ec:	00000000 	andeq	r0, r0, r0
    36f0:	01000000 	mrseq	r0, (UNDEF: 0)
    36f4:	00005200 	andeq	r5, r0, r0, lsl #4
    36f8:	00000000 	andeq	r0, r0, r0
    36fc:	00010000 	andeq	r0, r1, r0
    3700:	00000054 	andeq	r0, r0, r4, asr r0
    3704:	00000000 	andeq	r0, r0, r0
    3708:	74000500 	strvc	r0, [r0], #-1280	; 0x500
    370c:	9f254200 	svcls	0x00254200
	...
    3718:	00540001 	subseq	r0, r4, r1
	...
    3728:	01000000 	mrseq	r0, (UNDEF: 0)
    372c:	00005100 	andeq	r5, r0, r0, lsl #2
    3730:	00000000 	andeq	r0, r0, r0
    3734:	00040000 	andeq	r0, r4, r0
    3738:	9f5101f3 	svcls	0x005101f3
	...
    3744:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
    3748:	08001702 	stmdaeq	r0, {r1, r8, r9, sl, ip}
    374c:	02510001 	subseq	r0, r1, #1
    3750:	08080017 	stmdaeq	r8, {r0, r1, r2, r4}
    3754:	04080017 	streq	r0, [r8], #-23
    3758:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    375c:	0017089f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    3760:	00170c08 	andseq	r0, r7, r8, lsl #24
    3764:	51000108 	tstpl	r0, r8, lsl #2
    3768:	0800170c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip}
    376c:	08001714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip}
    3770:	01f30004 	mvnseq	r0, r4
    3774:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3784:	00010000 	andeq	r0, r1, r0
    3788:	00000051 	andeq	r0, r0, r1, asr r0
    378c:	00000000 	andeq	r0, r0, r0
    3790:	f3000400 	vshl.u8	d0, d0, d0
    3794:	009f5101 	addseq	r5, pc, r1, lsl #2
    3798:	00000000 	andeq	r0, r0, r0
    379c:	01000000 	mrseq	r0, (UNDEF: 0)
    37a0:	00005100 	andeq	r5, r0, r0, lsl #2
    37a4:	00000000 	andeq	r0, r0, r0
    37a8:	00040000 	andeq	r0, r4, r0
    37ac:	9f5101f3 	svcls	0x005101f3
	...
    37b8:	08001714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip}
    37bc:	0800171c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, ip}
    37c0:	1c510001 	mrrcne	0, 0, r0, r1, cr1
    37c4:	1e080017 	mcrne	0, 0, r0, cr8, cr7, {0}
    37c8:	04080017 	streq	r0, [r8], #-23
    37cc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    37d0:	00171e9f 	mulseq	r7, pc, lr	; <UNPREDICTABLE>
    37d4:	00172208 	andseq	r2, r7, r8, lsl #4
    37d8:	51000108 	tstpl	r0, r8, lsl #2
    37dc:	08001722 	stmdaeq	r0, {r1, r5, r8, r9, sl, ip}
    37e0:	08001726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, ip}
    37e4:	01f30004 	mvnseq	r0, r4
    37e8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    37f8:	00010000 	andeq	r0, r1, r0
    37fc:	00000052 	andeq	r0, r0, r2, asr r0
    3800:	00000000 	andeq	r0, r0, r0
    3804:	f3000400 	vshl.u8	d0, d0, d0
    3808:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3818:	01000000 	mrseq	r0, (UNDEF: 0)
    381c:	00005100 	andeq	r5, r0, r0, lsl #2
    3820:	00000000 	andeq	r0, r0, r0
    3824:	00040000 	andeq	r0, r4, r0
    3828:	9f5101f3 	svcls	0x005101f3
	...
    3834:	00510001 	subseq	r0, r1, r1
    3838:	00000000 	andeq	r0, r0, r0
    383c:	04000000 	streq	r0, [r0], #-0
    3840:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3844:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3854:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3860:	01f30004 	mvnseq	r0, r4
    3864:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3874:	00020000 	andeq	r0, r2, r0
    3878:	00009f30 	andeq	r9, r0, r0, lsr pc
    387c:	00000000 	andeq	r0, r0, r0
    3880:	00010000 	andeq	r0, r1, r0
    3884:	00000053 	andeq	r0, r0, r3, asr r0
    3888:	00000000 	andeq	r0, r0, r0
    388c:	52000100 	andpl	r0, r0, #0
	...
    3898:	00510001 	subseq	r0, r1, r1
	...
    38a8:	02000000 	andeq	r0, r0, #0
    38ac:	00007d00 	andeq	r7, r0, r0, lsl #26
    38b0:	00000000 	andeq	r0, r0, r0
    38b4:	02000000 	andeq	r0, r0, #0
    38b8:	00107d00 	andseq	r7, r0, r0, lsl #26
	...
    38c8:	01000000 	mrseq	r0, (UNDEF: 0)
    38cc:	00005000 	andeq	r5, r0, r0
    38d0:	00000000 	andeq	r0, r0, r0
    38d4:	00010000 	andeq	r0, r1, r0
    38d8:	00000054 	andeq	r0, r0, r4, asr r0
    38dc:	00000000 	andeq	r0, r0, r0
    38e0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    38ec:	00540001 	subseq	r0, r4, r1
	...
    38fc:	01000000 	mrseq	r0, (UNDEF: 0)
    3900:	00005100 	andeq	r5, r0, r0, lsl #2
    3904:	00000000 	andeq	r0, r0, r0
    3908:	00040000 	andeq	r0, r4, r0
    390c:	9f5101f3 	svcls	0x005101f3
	...
    3920:	00520001 	subseq	r0, r2, r1
    3924:	00000000 	andeq	r0, r0, r0
    3928:	04000000 	streq	r0, [r0], #-0
    392c:	5201f300 	andpl	pc, r1, #0
    3930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3940:	53000100 	movwpl	r0, #256	; 0x100
	...
    394c:	01f30004 	mvnseq	r0, r4
    3950:	00009f53 	andeq	r9, r0, r3, asr pc
    3954:	00000000 	andeq	r0, r0, r0
    3958:	00010000 	andeq	r0, r1, r0
    395c:	00000053 	andeq	r0, r0, r3, asr r0
    3960:	00000000 	andeq	r0, r0, r0
    3964:	f3000400 	vshl.u8	d0, d0, d0
    3968:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    3978:	02000000 	andeq	r0, r0, #0
    397c:	009f3000 	addseq	r3, pc, r0
    3980:	00000000 	andeq	r0, r0, r0
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	00005300 	andeq	r5, r0, r0, lsl #6
    398c:	00000000 	andeq	r0, r0, r0
    3990:	00010000 	andeq	r0, r1, r0
    3994:	00000052 	andeq	r0, r0, r2, asr r0
    3998:	00000000 	andeq	r0, r0, r0
    399c:	53000100 	movwpl	r0, #256	; 0x100
	...
    39b0:	007d0002 	rsbseq	r0, sp, r2
	...
    39bc:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    39d0:	00510001 	subseq	r0, r1, r1
    39d4:	00000000 	andeq	r0, r0, r0
    39d8:	04000000 	streq	r0, [r0], #-0
    39dc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39f0:	52000100 	andpl	r0, r0, #0
	...
    39fc:	01f30004 	mvnseq	r0, r4
    3a00:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3a10:	00010000 	andeq	r0, r1, r0
    3a14:	00000053 	andeq	r0, r0, r3, asr r0
    3a18:	00000000 	andeq	r0, r0, r0
    3a1c:	f3000400 	vshl.u8	d0, d0, d0
    3a20:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    3a30:	02000000 	andeq	r0, r0, #0
    3a34:	009f3000 	addseq	r3, pc, r0
    3a38:	00000000 	andeq	r0, r0, r0
    3a3c:	06000000 	streq	r0, [r0], -r0
    3a40:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    3a44:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    3a48:	00000000 	andeq	r0, r0, r0
    3a4c:	01000000 	mrseq	r0, (UNDEF: 0)
    3a50:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3a60:	00020000 	andeq	r0, r2, r0
    3a64:	0000007d 	andeq	r0, r0, sp, ror r0
    3a68:	00000000 	andeq	r0, r0, r0
    3a6c:	00020000 	andeq	r0, r2, r0
    3a70:	0000087d 	andeq	r0, r0, sp, ror r8
	...
    3a80:	00010000 	andeq	r0, r1, r0
    3a84:	00000050 	andeq	r0, r0, r0, asr r0
    3a88:	00000000 	andeq	r0, r0, r0
    3a8c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3aa0:	00510001 	subseq	r0, r1, r1
    3aa4:	00000000 	andeq	r0, r0, r0
    3aa8:	04000000 	streq	r0, [r0], #-0
    3aac:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3ab0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ac0:	52000100 	andpl	r0, r0, #0
	...
    3acc:	01f30004 	mvnseq	r0, r4
    3ad0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3ae0:	00010000 	andeq	r0, r1, r0
    3ae4:	00000053 	andeq	r0, r0, r3, asr r0
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	f3000400 	vshl.u8	d0, d0, d0
    3af0:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    3b00:	02000000 	andeq	r0, r0, #0
    3b04:	00007d00 	andeq	r7, r0, r0, lsl #26
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	02000000 	andeq	r0, r0, #0
    3b10:	00087d00 	andeq	r7, r8, r0, lsl #26
	...
    3b20:	01000000 	mrseq	r0, (UNDEF: 0)
    3b24:	00005000 	andeq	r5, r0, r0
    3b28:	00000000 	andeq	r0, r0, r0
    3b2c:	00010000 	andeq	r0, r1, r0
    3b30:	00000054 	andeq	r0, r0, r4, asr r0
	...
    3b40:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3b4c:	01f30004 	mvnseq	r0, r4
    3b50:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3b60:	00010000 	andeq	r0, r1, r0
    3b64:	00000052 	andeq	r0, r0, r2, asr r0
    3b68:	00000000 	andeq	r0, r0, r0
    3b6c:	f3000400 	vshl.u8	d0, d0, d0
    3b70:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	00005300 	andeq	r5, r0, r0, lsl #6
    3b88:	00000000 	andeq	r0, r0, r0
    3b8c:	00040000 	andeq	r0, r4, r0
    3b90:	9f5301f3 	svcls	0x005301f3
	...
    3ba4:	9f300002 	svcls	0x00300002
	...
    3bb0:	00730005 	rsbseq	r0, r3, r5
    3bb4:	009f2137 	addseq	r2, pc, r7, lsr r1	; <UNPREDICTABLE>
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	05000000 	streq	r0, [r0, #-0]
    3bc0:	37007200 	strcc	r7, [r0, -r0, lsl #4]
    3bc4:	00009f21 	andeq	r9, r0, r1, lsr #30
    3bc8:	00000000 	andeq	r0, r0, r0
    3bcc:	00010000 	andeq	r0, r1, r0
    3bd0:	00000053 	andeq	r0, r0, r3, asr r0
	...
    3be0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3bec:	01f30004 	mvnseq	r0, r4
    3bf0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3c00:	00020000 	andeq	r0, r2, r0
    3c04:	00009f30 	andeq	r9, r0, r0, lsr pc
    3c08:	00000000 	andeq	r0, r0, r0
    3c0c:	00010000 	andeq	r0, r1, r0
    3c10:	00000053 	andeq	r0, r0, r3, asr r0
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	52000100 	andpl	r0, r0, #0
	...
    3c24:	00510001 	subseq	r0, r1, r1
	...
    3c34:	01000000 	mrseq	r0, (UNDEF: 0)
    3c38:	00005100 	andeq	r5, r0, r0, lsl #2
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00040000 	andeq	r0, r4, r0
    3c44:	9f5101f3 	svcls	0x005101f3
	...
    3c58:	9f300002 	svcls	0x00300002
	...
    3c64:	00530001 	subseq	r0, r3, r1
    3c68:	00000000 	andeq	r0, r0, r0
    3c6c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c70:	00005200 	andeq	r5, r0, r0, lsl #4
    3c74:	00000000 	andeq	r0, r0, r0
    3c78:	00010000 	andeq	r0, r1, r0
    3c7c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3c8c:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    3c98:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    3c9c:	00000010 	andeq	r0, r0, r0, lsl r0
	...
    3cac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3cb8:	01f30004 	mvnseq	r0, r4
    3cbc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3ccc:	00010000 	andeq	r0, r1, r0
    3cd0:	00000052 	andeq	r0, r0, r2, asr r0
    3cd4:	00000000 	andeq	r0, r0, r0
    3cd8:	f3000400 	vshl.u8	d0, d0, d0
    3cdc:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3cec:	01000000 	mrseq	r0, (UNDEF: 0)
    3cf0:	00005300 	andeq	r5, r0, r0, lsl #6
    3cf4:	00000000 	andeq	r0, r0, r0
    3cf8:	00040000 	andeq	r0, r4, r0
    3cfc:	9f5301f3 	svcls	0x005301f3
	...
    3d10:	9f300002 	svcls	0x00300002
	...
    3d1c:	00550001 	subseq	r0, r5, r1
    3d20:	00000000 	andeq	r0, r0, r0
    3d24:	01000000 	mrseq	r0, (UNDEF: 0)
    3d28:	00005500 	andeq	r5, r0, r0, lsl #10
    3d2c:	00000000 	andeq	r0, r0, r0
    3d30:	00010000 	andeq	r0, r1, r0
    3d34:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3d44:	30000200 	andcc	r0, r0, r0, lsl #4
    3d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3d4c:	00000000 	andeq	r0, r0, r0
    3d50:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3d5c:	00540001 	subseq	r0, r4, r1
	...
    3d6c:	02000000 	andeq	r0, r0, #0
    3d70:	009f3000 	addseq	r3, pc, r0
    3d74:	00000000 	andeq	r0, r0, r0
    3d78:	01000000 	mrseq	r0, (UNDEF: 0)
    3d7c:	00005600 	andeq	r5, r0, r0, lsl #12
    3d80:	00000000 	andeq	r0, r0, r0
    3d84:	00010000 	andeq	r0, r1, r0
    3d88:	00000053 	andeq	r0, r0, r3, asr r0
	...
    3d98:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3da4:	01f30004 	mvnseq	r0, r4
    3da8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3db8:	00020000 	andeq	r0, r2, r0
    3dbc:	00009f30 	andeq	r9, r0, r0, lsr pc
    3dc0:	00000000 	andeq	r0, r0, r0
    3dc4:	00010000 	andeq	r0, r1, r0
    3dc8:	00000053 	andeq	r0, r0, r3, asr r0
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	52000100 	andpl	r0, r0, #0
	...
    3ddc:	00510001 	subseq	r0, r1, r1
	...
    3dec:	01000000 	mrseq	r0, (UNDEF: 0)
    3df0:	00005100 	andeq	r5, r0, r0, lsl #2
    3df4:	00000000 	andeq	r0, r0, r0
    3df8:	00040000 	andeq	r0, r4, r0
    3dfc:	9f5101f3 	svcls	0x005101f3
	...
    3e10:	9f300002 	svcls	0x00300002
	...
    3e1c:	00530001 	subseq	r0, r3, r1
    3e20:	00000000 	andeq	r0, r0, r0
    3e24:	01000000 	mrseq	r0, (UNDEF: 0)
    3e28:	00005200 	andeq	r5, r0, r0, lsl #4
    3e2c:	00000000 	andeq	r0, r0, r0
    3e30:	00010000 	andeq	r0, r1, r0
    3e34:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3e44:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3e50:	01f30004 	mvnseq	r0, r4
    3e54:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3e64:	00020000 	andeq	r0, r2, r0
    3e68:	00009f30 	andeq	r9, r0, r0, lsr pc
    3e6c:	00000000 	andeq	r0, r0, r0
    3e70:	00010000 	andeq	r0, r1, r0
    3e74:	00000053 	andeq	r0, r0, r3, asr r0
    3e78:	00000000 	andeq	r0, r0, r0
    3e7c:	52000100 	andpl	r0, r0, #0
	...
    3e88:	00510001 	subseq	r0, r1, r1
	...
    3e98:	01000000 	mrseq	r0, (UNDEF: 0)
    3e9c:	00005100 	andeq	r5, r0, r0, lsl #2
    3ea0:	00000000 	andeq	r0, r0, r0
    3ea4:	00040000 	andeq	r0, r4, r0
    3ea8:	9f5101f3 	svcls	0x005101f3
	...
    3ebc:	9f300002 	svcls	0x00300002
	...
    3ec8:	00530001 	subseq	r0, r3, r1
    3ecc:	00000000 	andeq	r0, r0, r0
    3ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ed4:	00005200 	andeq	r5, r0, r0, lsl #4
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	00010000 	andeq	r0, r1, r0
    3ee0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3ef0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3efc:	01f30004 	mvnseq	r0, r4
    3f00:	00009f51 	andeq	r9, r0, r1, asr pc
    3f04:	00000000 	andeq	r0, r0, r0
    3f08:	00010000 	andeq	r0, r1, r0
    3f0c:	00000051 	andeq	r0, r0, r1, asr r0
    3f10:	00000000 	andeq	r0, r0, r0
    3f14:	f3000400 	vshl.u8	d0, d0, d0
    3f18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3f28:	01000000 	mrseq	r0, (UNDEF: 0)
    3f2c:	00005100 	andeq	r5, r0, r0, lsl #2
    3f30:	00000000 	andeq	r0, r0, r0
    3f34:	00040000 	andeq	r0, r4, r0
    3f38:	9f5101f3 	svcls	0x005101f3
	...
    3f44:	00510001 	subseq	r0, r1, r1
    3f48:	00000000 	andeq	r0, r0, r0
    3f4c:	04000000 	streq	r0, [r0], #-0
    3f50:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3f64:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3f70:	01f30004 	mvnseq	r0, r4
    3f74:	00009f51 	andeq	r9, r0, r1, asr pc
    3f78:	00000000 	andeq	r0, r0, r0
    3f7c:	00010000 	andeq	r0, r1, r0
    3f80:	00000051 	andeq	r0, r0, r1, asr r0
    3f84:	00000000 	andeq	r0, r0, r0
    3f88:	f3000400 	vshl.u8	d0, d0, d0
    3f8c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3f9c:	01000000 	mrseq	r0, (UNDEF: 0)
    3fa0:	00005100 	andeq	r5, r0, r0, lsl #2
    3fa4:	00000000 	andeq	r0, r0, r0
    3fa8:	00040000 	andeq	r0, r4, r0
    3fac:	9f5101f3 	svcls	0x005101f3
	...
    3fb8:	00510001 	subseq	r0, r1, r1
    3fbc:	00000000 	andeq	r0, r0, r0
    3fc0:	04000000 	streq	r0, [r0], #-0
    3fc4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3fc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3fd8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3fe4:	01f30004 	mvnseq	r0, r4
    3fe8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3ff8:	00020000 	andeq	r0, r2, r0
    3ffc:	00009f30 	andeq	r9, r0, r0, lsr pc
    4000:	00000000 	andeq	r0, r0, r0
    4004:	00010000 	andeq	r0, r1, r0
    4008:	00000053 	andeq	r0, r0, r3, asr r0
    400c:	00000000 	andeq	r0, r0, r0
    4010:	52000100 	andpl	r0, r0, #0
	...
    401c:	00510001 	subseq	r0, r1, r1
	...
    402c:	01000000 	mrseq	r0, (UNDEF: 0)
    4030:	00005100 	andeq	r5, r0, r0, lsl #2
    4034:	00000000 	andeq	r0, r0, r0
    4038:	00040000 	andeq	r0, r4, r0
    403c:	9f5101f3 	svcls	0x005101f3
	...
    4050:	9f300002 	svcls	0x00300002
	...
    405c:	00530001 	subseq	r0, r3, r1
    4060:	00000000 	andeq	r0, r0, r0
    4064:	01000000 	mrseq	r0, (UNDEF: 0)
    4068:	00005200 	andeq	r5, r0, r0, lsl #4
    406c:	00000000 	andeq	r0, r0, r0
    4070:	00010000 	andeq	r0, r1, r0
    4074:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4084:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4090:	01f30004 	mvnseq	r0, r4
    4094:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    40a4:	00020000 	andeq	r0, r2, r0
    40a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	00000053 	andeq	r0, r0, r3, asr r0
    40b8:	00000000 	andeq	r0, r0, r0
    40bc:	52000100 	andpl	r0, r0, #0
	...
    40c8:	00510001 	subseq	r0, r1, r1
	...
    40d8:	01000000 	mrseq	r0, (UNDEF: 0)
    40dc:	00005100 	andeq	r5, r0, r0, lsl #2
    40e0:	00000000 	andeq	r0, r0, r0
    40e4:	00040000 	andeq	r0, r4, r0
    40e8:	9f5101f3 	svcls	0x005101f3
	...
    40fc:	9f300002 	svcls	0x00300002
	...
    4108:	00530001 	subseq	r0, r3, r1
    410c:	00000000 	andeq	r0, r0, r0
    4110:	01000000 	mrseq	r0, (UNDEF: 0)
    4114:	00005200 	andeq	r5, r0, r0, lsl #4
    4118:	00000000 	andeq	r0, r0, r0
    411c:	00010000 	andeq	r0, r1, r0
    4120:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4130:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    413c:	01f30004 	mvnseq	r0, r4
    4140:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4150:	00020000 	andeq	r0, r2, r0
    4154:	00009f30 	andeq	r9, r0, r0, lsr pc
    4158:	00000000 	andeq	r0, r0, r0
    415c:	00010000 	andeq	r0, r1, r0
    4160:	00000053 	andeq	r0, r0, r3, asr r0
    4164:	00000000 	andeq	r0, r0, r0
    4168:	52000100 	andpl	r0, r0, #0
	...
    4174:	00510001 	subseq	r0, r1, r1
	...
    4184:	01000000 	mrseq	r0, (UNDEF: 0)
    4188:	00005100 	andeq	r5, r0, r0, lsl #2
    418c:	00000000 	andeq	r0, r0, r0
    4190:	00040000 	andeq	r0, r4, r0
    4194:	9f5101f3 	svcls	0x005101f3
	...
    41a8:	9f300002 	svcls	0x00300002
	...
    41b4:	00530001 	subseq	r0, r3, r1
    41b8:	00000000 	andeq	r0, r0, r0
    41bc:	01000000 	mrseq	r0, (UNDEF: 0)
    41c0:	00005200 	andeq	r5, r0, r0, lsl #4
    41c4:	00000000 	andeq	r0, r0, r0
    41c8:	00010000 	andeq	r0, r1, r0
    41cc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    41dc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    41e8:	01f30004 	mvnseq	r0, r4
    41ec:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    41fc:	00020000 	andeq	r0, r2, r0
    4200:	00009f30 	andeq	r9, r0, r0, lsr pc
    4204:	00000000 	andeq	r0, r0, r0
    4208:	00010000 	andeq	r0, r1, r0
    420c:	00000053 	andeq	r0, r0, r3, asr r0
    4210:	00000000 	andeq	r0, r0, r0
    4214:	52000100 	andpl	r0, r0, #0
	...
    4220:	00510001 	subseq	r0, r1, r1
	...
    4230:	01000000 	mrseq	r0, (UNDEF: 0)
    4234:	00005100 	andeq	r5, r0, r0, lsl #2
    4238:	00000000 	andeq	r0, r0, r0
    423c:	00040000 	andeq	r0, r4, r0
    4240:	9f5101f3 	svcls	0x005101f3
	...
    4254:	9f300002 	svcls	0x00300002
	...
    4260:	00530001 	subseq	r0, r3, r1
    4264:	00000000 	andeq	r0, r0, r0
    4268:	01000000 	mrseq	r0, (UNDEF: 0)
    426c:	00005200 	andeq	r5, r0, r0, lsl #4
    4270:	00000000 	andeq	r0, r0, r0
    4274:	00010000 	andeq	r0, r1, r0
    4278:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4288:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4294:	01f30004 	mvnseq	r0, r4
    4298:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    42a8:	00020000 	andeq	r0, r2, r0
    42ac:	00009f30 	andeq	r9, r0, r0, lsr pc
    42b0:	00000000 	andeq	r0, r0, r0
    42b4:	00010000 	andeq	r0, r1, r0
    42b8:	00000053 	andeq	r0, r0, r3, asr r0
    42bc:	00000000 	andeq	r0, r0, r0
    42c0:	52000100 	andpl	r0, r0, #0
	...
    42cc:	00510001 	subseq	r0, r1, r1
	...
    42dc:	01000000 	mrseq	r0, (UNDEF: 0)
    42e0:	00005100 	andeq	r5, r0, r0, lsl #2
    42e4:	00000000 	andeq	r0, r0, r0
    42e8:	00040000 	andeq	r0, r4, r0
    42ec:	9f5101f3 	svcls	0x005101f3
	...
    4300:	9f300002 	svcls	0x00300002
	...
    430c:	00530001 	subseq	r0, r3, r1
    4310:	00000000 	andeq	r0, r0, r0
    4314:	05000000 	streq	r0, [r0, #-0]
    4318:	41007200 	mrsmi	r7, R8_usr
    431c:	00009f25 	andeq	r9, r0, r5, lsr #30
    4320:	00000000 	andeq	r0, r0, r0
    4324:	00010000 	andeq	r0, r1, r0
    4328:	00000053 	andeq	r0, r0, r3, asr r0
	...
    4338:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4344:	01f30004 	mvnseq	r0, r4
    4348:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4358:	00020000 	andeq	r0, r2, r0
    435c:	00009f30 	andeq	r9, r0, r0, lsr pc
    4360:	00000000 	andeq	r0, r0, r0
    4364:	00010000 	andeq	r0, r1, r0
    4368:	00000053 	andeq	r0, r0, r3, asr r0
    436c:	00000000 	andeq	r0, r0, r0
    4370:	52000100 	andpl	r0, r0, #0
	...
    437c:	00510001 	subseq	r0, r1, r1
	...
    438c:	01000000 	mrseq	r0, (UNDEF: 0)
    4390:	00005100 	andeq	r5, r0, r0, lsl #2
    4394:	00000000 	andeq	r0, r0, r0
    4398:	00040000 	andeq	r0, r4, r0
    439c:	9f5101f3 	svcls	0x005101f3
	...
    43b0:	9f300002 	svcls	0x00300002
	...
    43bc:	00530001 	subseq	r0, r3, r1
    43c0:	00000000 	andeq	r0, r0, r0
    43c4:	05000000 	streq	r0, [r0, #-0]
    43c8:	41007200 	mrsmi	r7, R8_usr
    43cc:	00009f25 	andeq	r9, r0, r5, lsr #30
    43d0:	00000000 	andeq	r0, r0, r0
    43d4:	00010000 	andeq	r0, r1, r0
    43d8:	00000053 	andeq	r0, r0, r3, asr r0
	...
    43e8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    43f4:	01f30004 	mvnseq	r0, r4
    43f8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4408:	00020000 	andeq	r0, r2, r0
    440c:	00009f30 	andeq	r9, r0, r0, lsr pc
    4410:	00000000 	andeq	r0, r0, r0
    4414:	00010000 	andeq	r0, r1, r0
    4418:	00000053 	andeq	r0, r0, r3, asr r0
    441c:	00000000 	andeq	r0, r0, r0
    4420:	52000100 	andpl	r0, r0, #0
	...
    442c:	00510001 	subseq	r0, r1, r1
	...
    443c:	01000000 	mrseq	r0, (UNDEF: 0)
    4440:	00005100 	andeq	r5, r0, r0, lsl #2
    4444:	00000000 	andeq	r0, r0, r0
    4448:	00040000 	andeq	r0, r4, r0
    444c:	9f5101f3 	svcls	0x005101f3
	...
    4460:	9f300002 	svcls	0x00300002
	...
    446c:	00530001 	subseq	r0, r3, r1
    4470:	00000000 	andeq	r0, r0, r0
    4474:	01000000 	mrseq	r0, (UNDEF: 0)
    4478:	00005200 	andeq	r5, r0, r0, lsl #4
    447c:	00000000 	andeq	r0, r0, r0
    4480:	00010000 	andeq	r0, r1, r0
    4484:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4494:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    44a0:	01f30004 	mvnseq	r0, r4
    44a4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    44b4:	00020000 	andeq	r0, r2, r0
    44b8:	00009f30 	andeq	r9, r0, r0, lsr pc
    44bc:	00000000 	andeq	r0, r0, r0
    44c0:	00010000 	andeq	r0, r1, r0
    44c4:	00000053 	andeq	r0, r0, r3, asr r0
    44c8:	00000000 	andeq	r0, r0, r0
    44cc:	52000100 	andpl	r0, r0, #0
	...
    44d8:	00510001 	subseq	r0, r1, r1
	...
    44e8:	01000000 	mrseq	r0, (UNDEF: 0)
    44ec:	00005100 	andeq	r5, r0, r0, lsl #2
    44f0:	00000000 	andeq	r0, r0, r0
    44f4:	00040000 	andeq	r0, r4, r0
    44f8:	9f5101f3 	svcls	0x005101f3
	...
    450c:	9f300002 	svcls	0x00300002
	...
    4518:	00530001 	subseq	r0, r3, r1
    451c:	00000000 	andeq	r0, r0, r0
    4520:	01000000 	mrseq	r0, (UNDEF: 0)
    4524:	00005200 	andeq	r5, r0, r0, lsl #4
    4528:	00000000 	andeq	r0, r0, r0
    452c:	00010000 	andeq	r0, r1, r0
    4530:	00000051 	andeq	r0, r0, r1, asr r0
	...
    4540:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    454c:	01f30004 	mvnseq	r0, r4
    4550:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4560:	00020000 	andeq	r0, r2, r0
    4564:	00009f30 	andeq	r9, r0, r0, lsr pc
    4568:	00000000 	andeq	r0, r0, r0
    456c:	00010000 	andeq	r0, r1, r0
    4570:	00000053 	andeq	r0, r0, r3, asr r0
    4574:	00000000 	andeq	r0, r0, r0
    4578:	52000100 	andpl	r0, r0, #0
	...
    4584:	00510001 	subseq	r0, r1, r1
	...
    4594:	01000000 	mrseq	r0, (UNDEF: 0)
    4598:	00005100 	andeq	r5, r0, r0, lsl #2
    459c:	00000000 	andeq	r0, r0, r0
    45a0:	00040000 	andeq	r0, r4, r0
    45a4:	9f5101f3 	svcls	0x005101f3
	...
    45b8:	9f300002 	svcls	0x00300002
	...
    45c4:	00530001 	subseq	r0, r3, r1
    45c8:	00000000 	andeq	r0, r0, r0
    45cc:	01000000 	mrseq	r0, (UNDEF: 0)
    45d0:	00005200 	andeq	r5, r0, r0, lsl #4
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	00010000 	andeq	r0, r1, r0
    45dc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    45ec:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    45f8:	01f30004 	mvnseq	r0, r4
    45fc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    460c:	00020000 	andeq	r0, r2, r0
    4610:	00009f30 	andeq	r9, r0, r0, lsr pc
    4614:	00000000 	andeq	r0, r0, r0
    4618:	00010000 	andeq	r0, r1, r0
    461c:	00000053 	andeq	r0, r0, r3, asr r0
    4620:	00000000 	andeq	r0, r0, r0
    4624:	52000100 	andpl	r0, r0, #0
	...
    4630:	00510001 	subseq	r0, r1, r1
	...
    4640:	02000000 	andeq	r0, r0, #0
    4644:	00007d00 	andeq	r7, r0, r0, lsl #26
    4648:	00000000 	andeq	r0, r0, r0
    464c:	02000000 	andeq	r0, r0, #0
    4650:	00087d00 	andeq	r7, r8, r0, lsl #26
	...
    4660:	01000000 	mrseq	r0, (UNDEF: 0)
    4664:	00005100 	andeq	r5, r0, r0, lsl #2
    4668:	00000000 	andeq	r0, r0, r0
    466c:	00040000 	andeq	r0, r4, r0
    4670:	9f5101f3 	svcls	0x005101f3
	...
    4684:	00520001 	subseq	r0, r2, r1
    4688:	00000000 	andeq	r0, r0, r0
    468c:	04000000 	streq	r0, [r0], #-0
    4690:	5201f300 	andpl	pc, r1, #0
    4694:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    46a4:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    46b0:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    46b4:	00000008 	andeq	r0, r0, r8
	...
    46c4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    46d0:	01f30004 	mvnseq	r0, r4
    46d4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    46e4:	00010000 	andeq	r0, r1, r0
    46e8:	00000052 	andeq	r0, r0, r2, asr r0
    46ec:	00000000 	andeq	r0, r0, r0
    46f0:	f3000400 	vshl.u8	d0, d0, d0
    46f4:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    4704:	02000000 	andeq	r0, r0, #0
    4708:	00007d00 	andeq	r7, r0, r0, lsl #26
    470c:	00000000 	andeq	r0, r0, r0
    4710:	02000000 	andeq	r0, r0, #0
    4714:	00087d00 	andeq	r7, r8, r0, lsl #26
	...
    4724:	01000000 	mrseq	r0, (UNDEF: 0)
    4728:	00005000 	andeq	r5, r0, r0
    472c:	00000000 	andeq	r0, r0, r0
    4730:	00030000 	andeq	r0, r3, r0
    4734:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    4744:	01000000 	mrseq	r0, (UNDEF: 0)
    4748:	00005100 	andeq	r5, r0, r0, lsl #2
    474c:	00000000 	andeq	r0, r0, r0
    4750:	00040000 	andeq	r0, r4, r0
    4754:	9f5101f3 	svcls	0x005101f3
	...
    4760:	00510001 	subseq	r0, r1, r1
    4764:	00000000 	andeq	r0, r0, r0
    4768:	04000000 	streq	r0, [r0], #-0
    476c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4770:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4780:	52000100 	andpl	r0, r0, #0
	...
    478c:	01f30004 	mvnseq	r0, r4
    4790:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    47a0:	00010000 	andeq	r0, r1, r0
    47a4:	00000051 	andeq	r0, r0, r1, asr r0
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	f3000400 	vshl.u8	d0, d0, d0
    47b0:	009f5101 	addseq	r5, pc, r1, lsl #2
    47b4:	00000000 	andeq	r0, r0, r0
    47b8:	01000000 	mrseq	r0, (UNDEF: 0)
    47bc:	00005100 	andeq	r5, r0, r0, lsl #2
    47c0:	00000000 	andeq	r0, r0, r0
    47c4:	00040000 	andeq	r0, r4, r0
    47c8:	9f5101f3 	svcls	0x005101f3
	...
    47dc:	00510001 	subseq	r0, r1, r1
    47e0:	00000000 	andeq	r0, r0, r0
    47e4:	04000000 	streq	r0, [r0], #-0
    47e8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    47ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47f0:	00000000 	andeq	r0, r0, r0
    47f4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4800:	01f30004 	mvnseq	r0, r4
    4804:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4814:	00010000 	andeq	r0, r1, r0
    4818:	00000051 	andeq	r0, r0, r1, asr r0
    481c:	00000000 	andeq	r0, r0, r0
    4820:	f3000400 	vshl.u8	d0, d0, d0
    4824:	009f5101 	addseq	r5, pc, r1, lsl #2
    4828:	00000000 	andeq	r0, r0, r0
    482c:	01000000 	mrseq	r0, (UNDEF: 0)
    4830:	00005100 	andeq	r5, r0, r0, lsl #2
    4834:	00000000 	andeq	r0, r0, r0
    4838:	00040000 	andeq	r0, r4, r0
    483c:	9f5101f3 	svcls	0x005101f3
	...
    4850:	00510001 	subseq	r0, r1, r1
    4854:	00000000 	andeq	r0, r0, r0
    4858:	04000000 	streq	r0, [r0], #-0
    485c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4860:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4870:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    487c:	01f30004 	mvnseq	r0, r4
    4880:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4890:	00010000 	andeq	r0, r1, r0
    4894:	00000051 	andeq	r0, r0, r1, asr r0
    4898:	00000000 	andeq	r0, r0, r0
    489c:	f3000400 	vshl.u8	d0, d0, d0
    48a0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    48b0:	01000000 	mrseq	r0, (UNDEF: 0)
    48b4:	00005100 	andeq	r5, r0, r0, lsl #2
    48b8:	00000000 	andeq	r0, r0, r0
    48bc:	00040000 	andeq	r0, r4, r0
    48c0:	9f5101f3 	svcls	0x005101f3
	...
    48d4:	00510001 	subseq	r0, r1, r1
    48d8:	00000000 	andeq	r0, r0, r0
    48dc:	04000000 	streq	r0, [r0], #-0
    48e0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    48e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    48f4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4900:	01f30004 	mvnseq	r0, r4
    4904:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4914:	00020000 	andeq	r0, r2, r0
    4918:	0000007d 	andeq	r0, r0, sp, ror r0
    491c:	00000000 	andeq	r0, r0, r0
    4920:	00020000 	andeq	r0, r2, r0
    4924:	0000187d 	andeq	r1, r0, sp, ror r8
	...
    4934:	00010000 	andeq	r0, r1, r0
    4938:	00000050 	andeq	r0, r0, r0, asr r0
    493c:	00000000 	andeq	r0, r0, r0
    4940:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    494c:	00500001 	subseq	r0, r0, r1
    4950:	00000000 	andeq	r0, r0, r0
    4954:	01000000 	mrseq	r0, (UNDEF: 0)
    4958:	00005500 	andeq	r5, r0, r0, lsl #10
	...
    4968:	00010000 	andeq	r0, r1, r0
    496c:	00000051 	andeq	r0, r0, r1, asr r0
    4970:	00000000 	andeq	r0, r0, r0
    4974:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    4988:	9f300002 	svcls	0x00300002
	...
    4994:	00570001 	subseq	r0, r7, r1
	...
    49a4:	02000000 	andeq	r0, r0, #0
    49a8:	009f3100 	addseq	r3, pc, r0, lsl #2
    49ac:	00000000 	andeq	r0, r0, r0
    49b0:	01000000 	mrseq	r0, (UNDEF: 0)
    49b4:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    49c4:	00010000 	andeq	r0, r1, r0
    49c8:	00000051 	andeq	r0, r0, r1, asr r0
    49cc:	00000000 	andeq	r0, r0, r0
    49d0:	f3000400 	vshl.u8	d0, d0, d0
    49d4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    49e4:	01000000 	mrseq	r0, (UNDEF: 0)
    49e8:	00005100 	andeq	r5, r0, r0, lsl #2
    49ec:	00000000 	andeq	r0, r0, r0
    49f0:	00040000 	andeq	r0, r4, r0
    49f4:	9f5101f3 	svcls	0x005101f3
	...
    4a08:	007d0002 	rsbseq	r0, sp, r2
	...
    4a14:	187d0002 	ldmdane	sp!, {r1}^
	...
    4a28:	00500001 	subseq	r0, r0, r1
    4a2c:	00000000 	andeq	r0, r0, r0
    4a30:	01000000 	mrseq	r0, (UNDEF: 0)
    4a34:	00005400 	andeq	r5, r0, r0, lsl #8
    4a38:	00000000 	andeq	r0, r0, r0
    4a3c:	00010000 	andeq	r0, r1, r0
    4a40:	00000050 	andeq	r0, r0, r0, asr r0
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    4a54:	00500001 	subseq	r0, r0, r1
    4a58:	00000000 	andeq	r0, r0, r0
    4a5c:	01000000 	mrseq	r0, (UNDEF: 0)
    4a60:	00005400 	andeq	r5, r0, r0, lsl #8
    4a64:	00000000 	andeq	r0, r0, r0
    4a68:	00010000 	andeq	r0, r1, r0
    4a6c:	00000050 	andeq	r0, r0, r0, asr r0
    4a70:	00000000 	andeq	r0, r0, r0
    4a74:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    4a88:	00510001 	subseq	r0, r1, r1
    4a8c:	00000000 	andeq	r0, r0, r0
    4a90:	01000000 	mrseq	r0, (UNDEF: 0)
    4a94:	00005500 	andeq	r5, r0, r0, lsl #10
	...
    4aa4:	00020000 	andeq	r0, r2, r0
    4aa8:	00000875 	andeq	r0, r0, r5, ror r8
	...
    4ab8:	00010000 	andeq	r0, r1, r0
    4abc:	00000052 	andeq	r0, r0, r2, asr r0
    4ac0:	00000000 	andeq	r0, r0, r0
    4ac4:	75000200 	strvc	r0, [r0, #-512]	; 0x200
    4ac8:	00000004 	andeq	r0, r0, r4
	...
    4ad8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4ae4:	02750002 	rsbseq	r0, r5, #2
	...
    4af8:	00500001 	subseq	r0, r0, r1
    4afc:	00000000 	andeq	r0, r0, r0
    4b00:	01000000 	mrseq	r0, (UNDEF: 0)
    4b04:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    4b14:	00020000 	andeq	r0, r2, r0
    4b18:	00009f30 	andeq	r9, r0, r0, lsr pc
    4b1c:	00000000 	andeq	r0, r0, r0
    4b20:	00010000 	andeq	r0, r1, r0
    4b24:	00000053 	andeq	r0, r0, r3, asr r0
    4b28:	00000000 	andeq	r0, r0, r0
    4b2c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    4b38:	00520001 	subseq	r0, r2, r1
	...
    4b48:	02000000 	andeq	r0, r0, #0
    4b4c:	009f3000 	addseq	r3, pc, r0
    4b50:	00000000 	andeq	r0, r0, r0
    4b54:	01000000 	mrseq	r0, (UNDEF: 0)
    4b58:	00005300 	andeq	r5, r0, r0, lsl #6
    4b5c:	00000000 	andeq	r0, r0, r0
    4b60:	00010000 	andeq	r0, r1, r0
    4b64:	00000051 	andeq	r0, r0, r1, asr r0
    4b68:	00000000 	andeq	r0, r0, r0
    4b6c:	73000700 	movwvc	r0, #1792	; 0x700
    4b70:	01000a00 	tsteq	r0, r0, lsl #20
    4b74:	00009f21 	andeq	r9, r0, r1, lsr #30
	...
    4b84:	00020000 	andeq	r0, r2, r0
    4b88:	00009f30 	andeq	r9, r0, r0, lsr pc
    4b8c:	00000000 	andeq	r0, r0, r0
    4b90:	00050000 	andeq	r0, r5, r0
    4b94:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    4b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4b9c:	00000000 	andeq	r0, r0, r0
    4ba0:	75000700 	strvc	r0, [r0, #-1792]	; 0x700
    4ba4:	38029402 	stmdacc	r2, {r1, sl, ip, pc}
    4ba8:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    4bb8:	00010000 	andeq	r0, r1, r0
    4bbc:	00000052 	andeq	r0, r0, r2, asr r0
    4bc0:	00000000 	andeq	r0, r0, r0
    4bc4:	75000200 	strvc	r0, [r0, #-512]	; 0x200
    4bc8:	00000004 	andeq	r0, r0, r4
	...
    4bd8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4be4:	02750002 	rsbseq	r0, r5, #2
	...
    4bf8:	00500001 	subseq	r0, r0, r1
    4bfc:	00000000 	andeq	r0, r0, r0
    4c00:	01000000 	mrseq	r0, (UNDEF: 0)
    4c04:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    4c14:	00020000 	andeq	r0, r2, r0
    4c18:	00009f30 	andeq	r9, r0, r0, lsr pc
    4c1c:	00000000 	andeq	r0, r0, r0
    4c20:	00010000 	andeq	r0, r1, r0
    4c24:	00000053 	andeq	r0, r0, r3, asr r0
    4c28:	00000000 	andeq	r0, r0, r0
    4c2c:	53000100 	movwpl	r0, #256	; 0x100
	...
    4c40:	9f300002 	svcls	0x00300002
	...
    4c4c:	00560001 	subseq	r0, r6, r1
    4c50:	00000000 	andeq	r0, r0, r0
    4c54:	01000000 	mrseq	r0, (UNDEF: 0)
    4c58:	00005100 	andeq	r5, r0, r0, lsl #2
    4c5c:	00000000 	andeq	r0, r0, r0
    4c60:	00070000 	andeq	r0, r7, r0
    4c64:	000a0072 	andeq	r0, sl, r2, ror r0
    4c68:	009f2110 	addseq	r2, pc, r0, lsl r1	; <UNPREDICTABLE>
	...
    4c78:	02000000 	andeq	r0, r0, #0
    4c7c:	009f3000 	addseq	r3, pc, r0
    4c80:	00000000 	andeq	r0, r0, r0
    4c84:	05000000 	streq	r0, [r0, #-0]
    4c88:	3c007100 	stfccs	f7, [r0], {-0}
    4c8c:	00009f24 	andeq	r9, r0, r4, lsr #30
    4c90:	00000000 	andeq	r0, r0, r0
    4c94:	00070000 	andeq	r0, r7, r0
    4c98:	02940275 	addseq	r0, r4, #1342177287	; 0x50000007
    4c9c:	009f243c 	addseq	r2, pc, ip, lsr r4	; <UNPREDICTABLE>
	...
    4cac:	01000000 	mrseq	r0, (UNDEF: 0)
    4cb0:	00005100 	andeq	r5, r0, r0, lsl #2
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	00040000 	andeq	r0, r4, r0
    4cbc:	9f5101f3 	svcls	0x005101f3
	...
    4cd0:	00500001 	subseq	r0, r0, r1
    4cd4:	00000000 	andeq	r0, r0, r0
    4cd8:	04000000 	streq	r0, [r0], #-0
    4cdc:	5001f300 	andpl	pc, r1, r0, lsl #6
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4cf0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4cfc:	01f30004 	mvnseq	r0, r4
    4d00:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4d10:	00010000 	andeq	r0, r1, r0
    4d14:	00000050 	andeq	r0, r0, r0, asr r0
    4d18:	00000000 	andeq	r0, r0, r0
    4d1c:	f3000400 	vshl.u8	d0, d0, d0
    4d20:	009f5001 	addseq	r5, pc, r1
	...
    4d30:	01000000 	mrseq	r0, (UNDEF: 0)
    4d34:	00005000 	andeq	r5, r0, r0
    4d38:	00000000 	andeq	r0, r0, r0
    4d3c:	00040000 	andeq	r0, r4, r0
    4d40:	9f5001f3 	svcls	0x005001f3
	...
    4d54:	00500001 	subseq	r0, r0, r1
    4d58:	00000000 	andeq	r0, r0, r0
    4d5c:	04000000 	streq	r0, [r0], #-0
    4d60:	5001f300 	andpl	pc, r1, r0, lsl #6
    4d64:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4d74:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4d80:	01f30004 	mvnseq	r0, r4
    4d84:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4d94:	00010000 	andeq	r0, r1, r0
    4d98:	00000050 	andeq	r0, r0, r0, asr r0
    4d9c:	00000000 	andeq	r0, r0, r0
    4da0:	f3000400 	vshl.u8	d0, d0, d0
    4da4:	009f5001 	addseq	r5, pc, r1
	...
    4db4:	02000000 	andeq	r0, r0, #0
    4db8:	009f3000 	addseq	r3, pc, r0
    4dbc:	00000000 	andeq	r0, r0, r0
    4dc0:	0a000000 	beq	4dc8 <__Stack_Size+0x49c8>
    4dc4:	73007100 	movwvc	r7, #256	; 0x100
    4dc8:	24401a00 	strbcs	r1, [r0], #-2560	; 0xa00
    4dcc:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    4dd0:	00000000 	andeq	r0, r0, r0
    4dd4:	2c000000 	stccs	0, cr0, [r0], {-0}
    4dd8:	2e080017 	mcrcs	0, 0, r0, cr8, cr7, {0}
    4ddc:	01080017 	tsteq	r8, r7, lsl r0
    4de0:	172e5100 	strne	r5, [lr, -r0, lsl #2]!
    4de4:	17340800 	ldrne	r0, [r4, -r0, lsl #16]!
    4de8:	00040800 	andeq	r0, r4, r0, lsl #16
    4dec:	9f5101f3 	svcls	0x005101f3
	...
    4e00:	00500001 	subseq	r0, r0, r1
    4e04:	00000000 	andeq	r0, r0, r0
    4e08:	04000000 	streq	r0, [r0], #-0
    4e0c:	5001f300 	andpl	pc, r1, r0, lsl #6
    4e10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4e20:	30000200 	andcc	r0, r0, r0, lsl #4
    4e24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e28:	00000000 	andeq	r0, r0, r0
    4e2c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4e40:	9f300002 	svcls	0x00300002
	...
    4e4c:	00730006 	rsbseq	r0, r3, r6
    4e50:	9f1a0071 	svcls	0x001a0071
	...
    4e64:	9f300002 	svcls	0x00300002
	...
    4e70:	00710006 	rsbseq	r0, r1, r6
    4e74:	9f1a0072 	svcls	0x001a0072
	...
    4e80:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
    4e84:	08001736 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sl, ip}
    4e88:	36510001 	ldrbcc	r0, [r1], -r1
    4e8c:	3c080017 	stccc	0, cr0, [r8], {23}
    4e90:	04080017 	streq	r0, [r8], #-23
    4e94:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4e98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4e9c:	00000000 	andeq	r0, r0, r0
    4ea0:	00174800 	andseq	r4, r7, r0, lsl #16
    4ea4:	00175808 	andseq	r5, r7, r8, lsl #16
    4ea8:	50000108 	andpl	r0, r0, r8, lsl #2
    4eac:	08001758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, ip}
    4eb0:	0800175c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, ip}
    4eb4:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4eb8:	00175c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    4ebc:	00176408 	andseq	r6, r7, r8, lsl #8
    4ec0:	f3000408 	vshl.u8	d0, d8, d0
    4ec4:	649f5001 	ldrvs	r5, [pc], #1	; 4ecc <__Stack_Size+0x4acc>
    4ec8:	70080017 	andvc	r0, r8, r7, lsl r0
    4ecc:	03080017 	movweq	r0, #32791	; 0x8017
    4ed0:	9f7e7000 	svcls	0x007e7000
	...
    4edc:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    4ee0:	0800177a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, sl, ip}
    4ee4:	7a500001 	bvc	1404ef0 <__Stack_Size+0x1404af0>
    4ee8:	7c080017 	stcvc	0, cr0, [r8], {23}
    4eec:	04080017 	streq	r0, [r8], #-23
    4ef0:	5001f300 	andpl	pc, r1, r0, lsl #6
    4ef4:	00177c9f 	mulseq	r7, pc, ip	; <UNPREDICTABLE>
    4ef8:	00178008 	andseq	r8, r7, r8
    4efc:	50000108 	andpl	r0, r0, r8, lsl #2
    4f00:	08001780 	stmdaeq	r0, {r7, r8, r9, sl, ip}
    4f04:	08001788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip}
    4f08:	01f30004 	mvnseq	r0, r4
    4f0c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    4f1c:	00010000 	andeq	r0, r1, r0
    4f20:	00000050 	andeq	r0, r0, r0, asr r0
    4f24:	00000000 	andeq	r0, r0, r0
    4f28:	f3000400 	vshl.u8	d0, d0, d0
    4f2c:	009f5001 	addseq	r5, pc, r1
	...
    4f3c:	02000000 	andeq	r0, r0, #0
    4f40:	009f3000 	addseq	r3, pc, r0
    4f44:	00000000 	andeq	r0, r0, r0
    4f48:	01000000 	mrseq	r0, (UNDEF: 0)
    4f4c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    4f5c:	00080000 	andeq	r0, r8, r0
    4f60:	25330070 	ldrcs	r0, [r3, #-112]!	; 0x70
    4f64:	9f1aff08 	svcls	0x001aff08
	...
    4f78:	9f300002 	svcls	0x00300002
	...
    4f84:	0071000b 	rsbseq	r0, r1, fp
    4f88:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    4f8c:	1a31251a 	bne	c4e3fc <__Stack_Size+0xc4dffc>
    4f90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f94:	00000000 	andeq	r0, r0, r0
    4f98:	00178800 	andseq	r8, r7, r0, lsl #16
    4f9c:	00178a08 	andseq	r8, r7, r8, lsl #20
    4fa0:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    4fa4:	00178a00 	andseq	r8, r7, r0, lsl #20
    4fa8:	00181c08 	andseq	r1, r8, r8, lsl #24
    4fac:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    4fb0:	00000008 	andeq	r0, r0, r8
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	00178800 	andseq	r8, r7, r0, lsl #16
    4fbc:	0017a608 	andseq	sl, r7, r8, lsl #12
    4fc0:	50000108 	andpl	r0, r0, r8, lsl #2
    4fc4:	080017a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, sl, ip}
    4fc8:	080017b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, sl, ip}
    4fcc:	01f30004 	mvnseq	r0, r4
    4fd0:	17b29f50 	sbfxne	r9, r0, #30, #19
    4fd4:	17c60800 	strbne	r0, [r6, r0, lsl #16]
    4fd8:	00010800 	andeq	r0, r1, r0, lsl #16
    4fdc:	0017c650 	andseq	ip, r7, r0, asr r6
    4fe0:	0017d808 	andseq	sp, r7, r8, lsl #16
    4fe4:	f3000408 	vshl.u8	d0, d8, d0
    4fe8:	d89f5001 	ldmle	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    4fec:	dc080017 	stcle	0, cr0, [r8], {23}
    4ff0:	01080017 	tsteq	r8, r7, lsl r0
    4ff4:	17dc5000 	ldrbne	r5, [ip, r0]
    4ff8:	17e80800 	strbne	r0, [r8, r0, lsl #16]!
    4ffc:	00040800 	andeq	r0, r4, r0, lsl #16
    5000:	9f5001f3 	svcls	0x005001f3
    5004:	080017e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, ip}
    5008:	080017ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip}
    500c:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    5010:	f8080017 			; <UNDEFINED> instruction: 0xf8080017
    5014:	04080017 	streq	r0, [r8], #-23
    5018:	5001f300 	andpl	pc, r1, r0, lsl #6
    501c:	0017f89f 	mulseq	r7, pc, r8	; <UNPREDICTABLE>
    5020:	0017fc08 	andseq	pc, r7, r8, lsl #24
    5024:	50000108 	andpl	r0, r0, r8, lsl #2
    5028:	080017fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip}
    502c:	08001810 	stmdaeq	r0, {r4, fp, ip}
    5030:	01f30004 	mvnseq	r0, r4
    5034:	18109f50 	ldmdane	r0, {r4, r6, r8, r9, sl, fp, ip, pc}
    5038:	181c0800 	ldmdane	ip, {fp}
    503c:	00010800 	andeq	r0, r1, r0, lsl #16
    5040:	00000050 	andeq	r0, r0, r0, asr r0
    5044:	00000000 	andeq	r0, r0, r0
    5048:	00181c00 	andseq	r1, r8, r0, lsl #24
    504c:	00182008 	andseq	r2, r8, r8
    5050:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5054:	00182000 	andseq	r2, r8, r0
    5058:	00185c08 	andseq	r5, r8, r8, lsl #24
    505c:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5060:	00185c0c 	andseq	r5, r8, ip, lsl #24
    5064:	0018a408 	andseq	sl, r8, r8, lsl #8
    5068:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    506c:	00000028 	andeq	r0, r0, r8, lsr #32
    5070:	00000000 	andeq	r0, r0, r0
    5074:	00181c00 	andseq	r1, r8, r0, lsl #24
    5078:	00182808 	andseq	r2, r8, r8, lsl #16
    507c:	50000108 	andpl	r0, r0, r8, lsl #2
    5080:	08001828 	stmdaeq	r0, {r3, r5, fp, ip}
    5084:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
    5088:	00540001 	subseq	r0, r4, r1
    508c:	00000000 	andeq	r0, r0, r0
    5090:	1c000000 	stcne	0, cr0, [r0], {-0}
    5094:	2c080018 	stccs	0, cr0, [r8], {24}
    5098:	01080018 	tsteq	r8, r8, lsl r0
    509c:	182c5100 	stmdane	ip!, {r8, ip, lr}
    50a0:	18a40800 	stmiane	r4!, {fp}
    50a4:	00010800 	andeq	r0, r1, r0, lsl #16
    50a8:	00000055 	andeq	r0, r0, r5, asr r0
    50ac:	00000000 	andeq	r0, r0, r0
    50b0:	00181c00 	andseq	r1, r8, r0, lsl #24
    50b4:	00182808 	andseq	r2, r8, r8, lsl #16
    50b8:	30000208 	andcc	r0, r0, r8, lsl #4
    50bc:	0018289f 	mulseq	r8, pc, r8	; <UNPREDICTABLE>
    50c0:	00182e08 	andseq	r2, r8, r8, lsl #28
    50c4:	70000b08 	andvc	r0, r0, r8, lsl #22
    50c8:	cfff0b00 	svcgt	0x00ff0b00
    50cc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    50d0:	182e9f1a 	stmdane	lr!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    50d4:	18320800 	ldmdane	r2!, {fp}
    50d8:	00070800 	andeq	r0, r7, r0, lsl #16
    50dc:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    50e0:	329f1aff 	addscc	r1, pc, #1044480	; 0xff000
    50e4:	3a080018 	bcc	20514c <__Stack_Size+0x204d4c>
    50e8:	0b080018 	bleq	205150 <__Stack_Size+0x204d50>
    50ec:	0b007300 	bleq	21cf4 <__Stack_Size+0x218f4>
    50f0:	0a1ae9f3 	beq	6bf8c4 <__Stack_Size+0x6bf4c4>
    50f4:	9f1affff 	svcls	0x001affff
    50f8:	0800184e 	stmdaeq	r0, {r1, r2, r3, r6, fp, ip}
    50fc:	08001856 	stmdaeq	r0, {r1, r2, r4, r6, fp, ip}
    5100:	00710007 	rsbseq	r0, r1, r7
    5104:	1affff0a 	bne	4d34 <__Stack_Size+0x4934>
    5108:	0018569f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    510c:	00185e08 	andseq	r5, r8, r8, lsl #28
    5110:	73000b08 	movwvc	r0, #2824	; 0xb08
    5114:	fcff0b00 	ldc2l	11, cr0, [pc]	; 511c <__Stack_Size+0x4d1c>
    5118:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    511c:	185e9f1a 	ldmdane	lr, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    5120:	18650800 	stmdane	r5!, {fp}^
    5124:	00070800 	andeq	r0, r7, r0, lsl #16
    5128:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    512c:	849f1aff 	ldrhi	r1, [pc], #2815	; 5134 <__Stack_Size+0x4d34>
    5130:	96080018 			; <UNDEFINED> instruction: 0x96080018
    5134:	01080018 	tsteq	r8, r8, lsl r0
    5138:	18965200 	ldmne	r6, {r9, ip, lr}
    513c:	18980800 	ldmne	r8, {fp}
    5140:	00060800 	andeq	r0, r6, r0, lsl #16
    5144:	00720071 	rsbseq	r0, r2, r1, ror r0
    5148:	18989f21 	ldmne	r8, {r0, r5, r8, r9, sl, fp, ip, pc}
    514c:	18a40800 	stmiane	r4!, {fp}
    5150:	00010800 	andeq	r0, r1, r0, lsl #16
    5154:	00000052 	andeq	r0, r0, r2, asr r0
    5158:	00000000 	andeq	r0, r0, r0
    515c:	00181c00 	andseq	r1, r8, r0, lsl #24
    5160:	00187008 	andseq	r7, r8, r8
    5164:	30000208 	andcc	r0, r0, r8, lsl #4
    5168:	0018709f 	mulseq	r8, pc, r0	; <UNPREDICTABLE>
    516c:	00187608 	andseq	r7, r8, r8, lsl #12
    5170:	50000108 	andpl	r0, r0, r8, lsl #2
    5174:	08001876 	stmdaeq	r0, {r1, r2, r4, r5, r6, fp, ip}
    5178:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
    517c:	64910026 	ldrvs	r0, [r1], #38	; 0x26
    5180:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    5184:	0138000c 	teqeq	r8, ip
    5188:	0c007440 	cfstrseq	mvf7, [r0], {64}	; 0x40
    518c:	40013800 	andmi	r3, r1, r0, lsl #16
    5190:	00012829 	andeq	r2, r1, r9, lsr #16
    5194:	00741316 	rsbseq	r1, r4, r6, lsl r3
    5198:	0138000c 	teqeq	r8, ip
    519c:	01282e40 	teqeq	r8, r0, asr #28
    51a0:	9f131600 	svcls	0x00131600
	...
    51ac:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
    51b0:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
    51b4:	9f300002 	svcls	0x00300002
    51b8:	0800187c 	stmdaeq	r0, {r2, r3, r4, r5, r6, fp, ip}
    51bc:	0800188a 	stmdaeq	r0, {r1, r3, r7, fp, ip}
    51c0:	8a510001 	bhi	14451cc <__Stack_Size+0x1444dcc>
    51c4:	a4080018 	strge	r0, [r8], #-24
    51c8:	34080018 	strcc	r0, [r8], #-24
    51cc:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    51d0:	0c066891 	stceq	8, cr6, [r6], {145}	; 0x91
    51d4:	40013800 	andmi	r3, r1, r0, lsl #16
    51d8:	000c0074 	andeq	r0, ip, r4, ror r0
    51dc:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    51e0:	16000128 	strne	r0, [r0], -r8, lsr #2
    51e4:	0c007413 	cfstrseq	mvf7, [r0], {19}
    51e8:	40013800 	andmi	r3, r1, r0, lsl #16
    51ec:	0001282e 	andeq	r2, r1, lr, lsr #16
    51f0:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    51f4:	007529f7 	ldrshteq	r2, [r5], #-151	; 0xffffff69
    51f8:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    51fc:	00f71b29 	rscseq	r1, r7, r9, lsr #22
    5200:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5204:	00000000 	andeq	r0, r0, r0
    5208:	00181c00 	andseq	r1, r8, r0, lsl #24
    520c:	00188408 	andseq	r8, r8, r8, lsl #8
    5210:	30000208 	andcc	r0, r0, r8, lsl #4
    5214:	0018849f 	mulseq	r8, pc, r4	; <UNPREDICTABLE>
    5218:	00188a08 	andseq	r8, r8, r8, lsl #20
    521c:	71000b08 	tstvc	r0, r8, lsl #22
    5220:	34007200 	strcc	r7, [r0], #-512	; 0x200
    5224:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    5228:	188a9f1c 	stmne	sl, {r2, r3, r4, r8, r9, sl, fp, ip, pc}
    522c:	18960800 	ldmne	r6, {fp}
    5230:	00010800 	andeq	r0, r1, r0, lsl #16
    5234:	00189651 	andseq	r9, r8, r1, asr r6
    5238:	00189808 	andseq	r9, r8, r8, lsl #16
    523c:	91003c08 	tstls	r0, r8, lsl #24
    5240:	68910664 	ldmvs	r1, {r2, r5, r6, r9, sl}
    5244:	38000c06 	stmdacc	r0, {r1, r2, sl, fp}
    5248:	00744001 	rsbseq	r4, r4, r1
    524c:	0138000c 	teqeq	r8, ip
    5250:	01282940 	teqeq	r8, r0, asr #18
    5254:	74131600 	ldrvc	r1, [r3], #-1536	; 0x600
    5258:	38000c00 	stmdacc	r0, {sl, fp}
    525c:	282e4001 	stmdacs	lr!, {r0, lr}
    5260:	13160001 	tstne	r6, #1
    5264:	29f71e49 	ldmibcs	r7!, {r0, r3, r6, r9, sl, fp, ip}^
    5268:	32060075 	andcc	r0, r6, #117	; 0x75
    526c:	1b29f724 	blne	a82f04 <__Stack_Size+0xa82b04>
    5270:	007200f7 	ldrshteq	r0, [r2], #-7
    5274:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    5278:	989f1c1e 	ldmls	pc, {r1, r2, r3, r4, sl, fp, ip}	; <UNPREDICTABLE>
    527c:	a4080018 	strge	r0, [r8], #-24
    5280:	78080018 	stmdavc	r8, {r3, r4}
    5284:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    5288:	0c066891 	stceq	8, cr6, [r6], {145}	; 0x91
    528c:	40013800 	andmi	r3, r1, r0, lsl #16
    5290:	000c0074 	andeq	r0, ip, r4, ror r0
    5294:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    5298:	16000128 	strne	r0, [r0], -r8, lsr #2
    529c:	0c007413 	cfstrseq	mvf7, [r0], {19}
    52a0:	40013800 	andmi	r3, r1, r0, lsl #16
    52a4:	0001282e 	andeq	r2, r1, lr, lsr #16
    52a8:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    52ac:	007529f7 	ldrshteq	r2, [r5], #-151	; 0xffffff69
    52b0:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    52b4:	00f71b29 	rscseq	r1, r7, r9, lsr #22
    52b8:	91066491 			; <UNDEFINED> instruction: 0x91066491
    52bc:	000c0668 	andeq	r0, ip, r8, ror #12
    52c0:	74400138 	strbvc	r0, [r0], #-312	; 0x138
    52c4:	38000c00 	stmdacc	r0, {sl, fp}
    52c8:	28294001 	stmdacs	r9!, {r0, lr}
    52cc:	13160001 	tstne	r6, #1
    52d0:	000c0074 	andeq	r0, ip, r4, ror r0
    52d4:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    52d8:	16000128 	strne	r0, [r0], -r8, lsr #2
    52dc:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    52e0:	06007529 	streq	r7, [r0], -r9, lsr #10
    52e4:	29f72432 	ldmibcs	r7!, {r1, r4, r5, sl, sp}^
    52e8:	f700f71b 			; <UNDEFINED> instruction: 0xf700f71b
    52ec:	f7640829 			; <UNDEFINED> instruction: 0xf7640829
    52f0:	00f71b29 	rscseq	r1, r7, r9, lsr #22
    52f4:	25342434 	ldrcs	r2, [r4, #-1076]!	; 0x434
    52f8:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    52fc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    530c:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    5318:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    531c:	00000008 	andeq	r0, r0, r8
	...
    532c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5338:	01f30004 	mvnseq	r0, r4
    533c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    534c:	00020000 	andeq	r0, r2, r0
    5350:	00009f30 	andeq	r9, r0, r0, lsr pc
    5354:	00000000 	andeq	r0, r0, r0
    5358:	000b0000 	andeq	r0, fp, r0
    535c:	ff0b0072 			; <UNDEFINED> instruction: 0xff0b0072
    5360:	ff0a1af0 			; <UNDEFINED> instruction: 0xff0a1af0
    5364:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5368:	00000000 	andeq	r0, r0, r0
    536c:	07000000 	streq	r0, [r0, -r0]
    5370:	0a007300 	beq	21f78 <__Stack_Size+0x21b78>
    5374:	9f1affff 	svcls	0x001affff
	...
    5380:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
    5384:	080018c0 	stmdaeq	r0, {r6, r7, fp, ip}
    5388:	c0510001 	subsgt	r0, r1, r1
    538c:	c6080018 			; <UNDEFINED> instruction: 0xc6080018
    5390:	04080018 	streq	r0, [r8], #-24
    5394:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5398:	0018c69f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    539c:	0018ca08 	andseq	ip, r8, r8, lsl #20
    53a0:	51000108 	tstpl	r0, r8, lsl #2
    53a4:	080018ca 	stmdaeq	r0, {r1, r3, r6, r7, fp, ip}
    53a8:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
    53ac:	01f30004 	mvnseq	r0, r4
    53b0:	00009f51 	andeq	r9, r0, r1, asr pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    53bc:	18d80800 	ldmne	r8, {fp}^
    53c0:	00020800 	andeq	r0, r2, r0, lsl #16
    53c4:	18d8007d 	ldmne	r8, {r0, r2, r3, r4, r5, r6}^
    53c8:	19060800 	stmdbne	r6, {fp}
    53cc:	00020800 	andeq	r0, r2, r0, lsl #16
    53d0:	0000087d 	andeq	r0, r0, sp, ror r8
    53d4:	00000000 	andeq	r0, r0, r0
    53d8:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    53dc:	18e80800 	stmiane	r8!, {fp}^
    53e0:	00010800 	andeq	r0, r1, r0, lsl #16
    53e4:	0018e850 	andseq	lr, r8, r0, asr r8
    53e8:	0018ea08 	andseq	lr, r8, r8, lsl #20
    53ec:	70000308 	andvc	r0, r0, r8, lsl #6
    53f0:	18ea9f74 	stmiane	sl!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, pc}^
    53f4:	18f00800 	ldmne	r0!, {fp}^
    53f8:	00010800 	andeq	r0, r1, r0, lsl #16
    53fc:	0018f050 	andseq	pc, r8, r0, asr r0	; <UNPREDICTABLE>
    5400:	0018f208 	andseq	pc, r8, r8, lsl #4
    5404:	70000308 	andvc	r0, r0, r8, lsl #6
    5408:	18f29f70 	ldmne	r2!, {r4, r5, r6, r8, r9, sl, fp, ip, pc}^
    540c:	18f40800 	ldmne	r4!, {fp}^
    5410:	00010800 	andeq	r0, r1, r0, lsl #16
    5414:	0018f450 	andseq	pc, r8, r0, asr r4	; <UNPREDICTABLE>
    5418:	00190608 	andseq	r0, r9, r8, lsl #12
    541c:	f3000408 	vshl.u8	d0, d8, d0
    5420:	009f5001 	addseq	r5, pc, r1
    5424:	00000000 	andeq	r0, r0, r0
    5428:	d2000000 	andle	r0, r0, #0
    542c:	de080018 	mcrle	0, 0, r0, cr8, cr8, {0}
    5430:	01080018 	tsteq	r8, r8, lsl r0
    5434:	18de5100 	ldmne	lr, {r8, ip, lr}^
    5438:	19060800 	stmdbne	r6, {fp}
    543c:	00040800 	andeq	r0, r4, r0, lsl #16
    5440:	9f5101f3 	svcls	0x005101f3
	...
    544c:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
    5450:	080018fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, ip}
    5454:	fc520001 	mrrc2	0, 0, r0, r2, cr1
    5458:	fe080018 	mcr2	0, 0, r0, cr8, cr8, {0}
    545c:	04080018 	streq	r0, [r8], #-24
    5460:	5201f300 	andpl	pc, r1, #0
    5464:	0018fe9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    5468:	00190208 	andseq	r0, r9, r8, lsl #4
    546c:	52000108 	andpl	r0, r0, #2
    5470:	08001902 	stmdaeq	r0, {r1, r8, fp, ip}
    5474:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
    5478:	01f30004 	mvnseq	r0, r4
    547c:	00009f52 	andeq	r9, r0, r2, asr pc
    5480:	00000000 	andeq	r0, r0, r0
    5484:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    5488:	18d60800 	ldmne	r6, {fp}^
    548c:	00020800 	andeq	r0, r2, r0, lsl #16
    5490:	18d69f30 	ldmne	r6, {r4, r5, r8, r9, sl, fp, ip, pc}^
    5494:	18f60800 	ldmne	r6!, {fp}^
    5498:	00010800 	andeq	r0, r1, r0, lsl #16
    549c:	00000053 	andeq	r0, r0, r3, asr r0
    54a0:	00000000 	andeq	r0, r0, r0
    54a4:	0018d200 	andseq	sp, r8, r0, lsl #4
    54a8:	0018d608 	andseq	sp, r8, r8, lsl #12
    54ac:	30000208 	andcc	r0, r0, r8, lsl #4
    54b0:	0018d69f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    54b4:	0018de08 	andseq	sp, r8, r8, lsl #28
    54b8:	71000908 	tstvc	r0, r8, lsl #18
    54bc:	0a1a4f00 	beq	6990c4 <__Stack_Size+0x698cc4>
    54c0:	9f1affff 	svcls	0x001affff
	...
    54cc:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
    54d0:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
    54d4:	9f300002 	svcls	0x00300002
    54d8:	080018e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, ip}
    54dc:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
    54e0:	00510001 	subseq	r0, r1, r1
	...
    54f0:	01000000 	mrseq	r0, (UNDEF: 0)
    54f4:	00005100 	andeq	r5, r0, r0, lsl #2
    54f8:	00000000 	andeq	r0, r0, r0
    54fc:	00040000 	andeq	r0, r4, r0
    5500:	9f5101f3 	svcls	0x005101f3
	...
    550c:	00510001 	subseq	r0, r1, r1
    5510:	00000000 	andeq	r0, r0, r0
    5514:	04000000 	streq	r0, [r0], #-0
    5518:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    551c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    552c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5538:	01f30004 	mvnseq	r0, r4
    553c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    554c:	00010000 	andeq	r0, r1, r0
    5550:	00000051 	andeq	r0, r0, r1, asr r0
    5554:	00000000 	andeq	r0, r0, r0
    5558:	f3000400 	vshl.u8	d0, d0, d0
    555c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    556c:	01000000 	mrseq	r0, (UNDEF: 0)
    5570:	00005100 	andeq	r5, r0, r0, lsl #2
    5574:	00000000 	andeq	r0, r0, r0
    5578:	00040000 	andeq	r0, r4, r0
    557c:	9f5101f3 	svcls	0x005101f3
	...
    5588:	00510001 	subseq	r0, r1, r1
    558c:	00000000 	andeq	r0, r0, r0
    5590:	04000000 	streq	r0, [r0], #-0
    5594:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5598:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    55a8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    55b4:	01f30004 	mvnseq	r0, r4
    55b8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    55c8:	00010000 	andeq	r0, r1, r0
    55cc:	00000051 	andeq	r0, r0, r1, asr r0
    55d0:	00000000 	andeq	r0, r0, r0
    55d4:	f3000400 	vshl.u8	d0, d0, d0
    55d8:	009f5101 	addseq	r5, pc, r1, lsl #2
    55dc:	00000000 	andeq	r0, r0, r0
    55e0:	01000000 	mrseq	r0, (UNDEF: 0)
    55e4:	00005100 	andeq	r5, r0, r0, lsl #2
    55e8:	00000000 	andeq	r0, r0, r0
    55ec:	00040000 	andeq	r0, r4, r0
    55f0:	9f5101f3 	svcls	0x005101f3
	...
    55fc:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
    5600:	08001908 	stmdaeq	r0, {r3, r8, fp, ip}
    5604:	08510001 	ldmdaeq	r1, {r0}^
    5608:	0e080019 	mcreq	0, 0, r0, cr8, cr9, {0}
    560c:	04080019 	streq	r0, [r8], #-25
    5610:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5618:	00000000 	andeq	r0, r0, r0
    561c:	00190e00 	andseq	r0, r9, r0, lsl #28
    5620:	00191008 	andseq	r1, r9, r8
    5624:	50000108 	andpl	r0, r0, r8, lsl #2
    5628:	08001910 	stmdaeq	r0, {r4, r8, fp, ip}
    562c:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
    5630:	01f30004 	mvnseq	r0, r4
    5634:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5644:	00010000 	andeq	r0, r1, r0
    5648:	00000051 	andeq	r0, r0, r1, asr r0
    564c:	00000000 	andeq	r0, r0, r0
    5650:	f3000400 	vshl.u8	d0, d0, d0
    5654:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    5664:	01000000 	mrseq	r0, (UNDEF: 0)
    5668:	00005100 	andeq	r5, r0, r0, lsl #2
    566c:	00000000 	andeq	r0, r0, r0
    5670:	00040000 	andeq	r0, r4, r0
    5674:	9f5101f3 	svcls	0x005101f3
	...
    5688:	00510001 	subseq	r0, r1, r1
    568c:	00000000 	andeq	r0, r0, r0
    5690:	04000000 	streq	r0, [r0], #-0
    5694:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    569c:	00000000 	andeq	r0, r0, r0
    56a0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    56ac:	01f30004 	mvnseq	r0, r4
    56b0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    56c0:	00010000 	andeq	r0, r1, r0
    56c4:	00000051 	andeq	r0, r0, r1, asr r0
    56c8:	00000000 	andeq	r0, r0, r0
    56cc:	f3000400 	vshl.u8	d0, d0, d0
    56d0:	009f5101 	addseq	r5, pc, r1, lsl #2
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	01000000 	mrseq	r0, (UNDEF: 0)
    56dc:	00005100 	andeq	r5, r0, r0, lsl #2
    56e0:	00000000 	andeq	r0, r0, r0
    56e4:	00040000 	andeq	r0, r4, r0
    56e8:	9f5101f3 	svcls	0x005101f3
	...
    56fc:	00510001 	subseq	r0, r1, r1
    5700:	00000000 	andeq	r0, r0, r0
    5704:	04000000 	streq	r0, [r0], #-0
    5708:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    570c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5710:	00000000 	andeq	r0, r0, r0
    5714:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5720:	01f30004 	mvnseq	r0, r4
    5724:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5734:	00010000 	andeq	r0, r1, r0
    5738:	00000051 	andeq	r0, r0, r1, asr r0
    573c:	00000000 	andeq	r0, r0, r0
    5740:	f3000400 	vshl.u8	d0, d0, d0
    5744:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    5754:	01000000 	mrseq	r0, (UNDEF: 0)
    5758:	00005100 	andeq	r5, r0, r0, lsl #2
    575c:	00000000 	andeq	r0, r0, r0
    5760:	00040000 	andeq	r0, r4, r0
    5764:	9f5101f3 	svcls	0x005101f3
	...
    5770:	00510001 	subseq	r0, r1, r1
    5774:	00000000 	andeq	r0, r0, r0
    5778:	04000000 	streq	r0, [r0], #-0
    577c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5780:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5784:	00000000 	andeq	r0, r0, r0
    5788:	00191600 	andseq	r1, r9, r0, lsl #12
    578c:	00192008 	andseq	r2, r9, r8
    5790:	50000108 	andpl	r0, r0, r8, lsl #2
    5794:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
    5798:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
    579c:	01f30004 	mvnseq	r0, r4
    57a0:	00009f50 	andeq	r9, r0, r0, asr pc
    57a4:	00000000 	andeq	r0, r0, r0
    57a8:	19160000 	ldmdbne	r6, {}	; <UNPREDICTABLE>
    57ac:	19180800 	ldmdbne	r8, {fp}
    57b0:	00020800 	andeq	r0, r2, r0, lsl #16
    57b4:	19189f30 	ldmdbne	r8, {r4, r5, r8, r9, sl, fp, ip, pc}
    57b8:	19220800 	stmdbne	r2!, {fp}
    57bc:	000a0800 	andeq	r0, sl, r0, lsl #16
    57c0:	00730071 	rsbseq	r0, r3, r1, ror r0
    57c4:	3024401a 	eorcc	r4, r4, sl, lsl r0
    57c8:	00009f2e 	andeq	r9, r0, lr, lsr #30
    57cc:	00000000 	andeq	r0, r0, r0
    57d0:	19220000 	stmdbne	r2!, {}	; <UNPREDICTABLE>
    57d4:	19240800 	stmdbne	r4!, {fp}
    57d8:	00010800 	andeq	r0, r1, r0, lsl #16
    57dc:	00192451 	andseq	r2, r9, r1, asr r4
    57e0:	00192a08 	andseq	r2, r9, r8, lsl #20
    57e4:	f3000408 	vshl.u8	d0, d8, d0
    57e8:	009f5101 	addseq	r5, pc, r1, lsl #2
    57ec:	00000000 	andeq	r0, r0, r0
    57f0:	2a000000 	bcs	57f8 <__Stack_Size+0x53f8>
    57f4:	2c080019 	stccs	0, cr0, [r8], {25}
    57f8:	02080019 	andeq	r0, r8, #25
    57fc:	2c007d00 	stccs	13, cr7, [r0], {-0}
    5800:	6a080019 	bvs	20586c <__Stack_Size+0x20546c>
    5804:	02080019 	andeq	r0, r8, #25
    5808:	00087d00 	andeq	r7, r8, r0, lsl #26
    580c:	00000000 	andeq	r0, r0, r0
    5810:	2a000000 	bcs	5818 <__Stack_Size+0x5418>
    5814:	4e080019 	mcrmi	0, 0, r0, cr8, cr9, {0}
    5818:	01080019 	tsteq	r8, r9, lsl r0
    581c:	194e5000 	stmdbne	lr, {ip, lr}^
    5820:	196a0800 	stmdbne	sl!, {fp}^
    5824:	00040800 	andeq	r0, r4, r0, lsl #16
    5828:	9f5001f3 	svcls	0x005001f3
	...
    5834:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    5838:	08001956 	stmdaeq	r0, {r1, r2, r4, r6, r8, fp, ip}
    583c:	56510001 	ldrbpl	r0, [r1], -r1
    5840:	66080019 			; <UNDEFINED> instruction: 0x66080019
    5844:	04080019 	streq	r0, [r8], #-25
    5848:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    584c:	0019669f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    5850:	00196a08 	andseq	r6, r9, r8, lsl #20
    5854:	51000108 	tstpl	r0, r8, lsl #2
	...
    5860:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    5864:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
    5868:	9f300002 	svcls	0x00300002
    586c:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
    5870:	08001952 	stmdaeq	r0, {r1, r4, r6, r8, fp, ip}
    5874:	7131000b 	teqvc	r1, fp
    5878:	0a253800 	beq	953880 <__Stack_Size+0x953480>
    587c:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    5880:	0019529f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    5884:	00195608 	andseq	r5, r9, r8, lsl #12
    5888:	31001208 	tstcc	r0, r8, lsl #4
    588c:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    5890:	1affff0a 	bne	54c0 <__Stack_Size+0x50c0>
    5894:	0a007224 	beq	2212c <__Stack_Size+0x21d2c>
    5898:	1a1affff 	bne	6c589c <__Stack_Size+0x6c549c>
    589c:	0019669f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    58a0:	00196a08 	andseq	r6, r9, r8, lsl #20
    58a4:	31001208 	tstcc	r0, r8, lsl #4
    58a8:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    58ac:	1affff0a 	bne	54dc <__Stack_Size+0x50dc>
    58b0:	0a007224 	beq	22148 <__Stack_Size+0x21d48>
    58b4:	1a1affff 	bne	6c58b8 <__Stack_Size+0x6c54b8>
    58b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58bc:	00000000 	andeq	r0, r0, r0
    58c0:	00192a00 	andseq	r2, r9, r0, lsl #20
    58c4:	00193008 	andseq	r3, r9, r8
    58c8:	30000208 	andcc	r0, r0, r8, lsl #4
    58cc:	0019309f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    58d0:	00193c08 	andseq	r3, r9, r8, lsl #24
    58d4:	71000908 	tstvc	r0, r8, lsl #18
    58d8:	0a1a4f00 	beq	6994e0 <__Stack_Size+0x6990e0>
    58dc:	9f1affff 	svcls	0x001affff
    58e0:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
    58e4:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
    58e8:	50520001 	subspl	r0, r2, r1
    58ec:	58080019 	stmdapl	r8, {r0, r3, r4}
    58f0:	01080019 	tsteq	r8, r9, lsl r0
    58f4:	19665300 	stmdbne	r6!, {r8, r9, ip, lr}^
    58f8:	196a0800 	stmdbne	sl!, {fp}^
    58fc:	00010800 	andeq	r0, r1, r0, lsl #16
    5900:	00000053 	andeq	r0, r0, r3, asr r0
    5904:	00000000 	andeq	r0, r0, r0
    5908:	00192a00 	andseq	r2, r9, r0, lsl #20
    590c:	00193008 	andseq	r3, r9, r8
    5910:	30000208 	andcc	r0, r0, r8, lsl #4
    5914:	0019309f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    5918:	00196a08 	andseq	r6, r9, r8, lsl #20
    591c:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    5928:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
    592c:	08001968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip}
    5930:	9f300002 	svcls	0x00300002
    5934:	08001968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip}
    5938:	0800196a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp, ip}
    593c:	00500001 	subseq	r0, r0, r1
	...
    594c:	01000000 	mrseq	r0, (UNDEF: 0)
    5950:	00005100 	andeq	r5, r0, r0, lsl #2
    5954:	00000000 	andeq	r0, r0, r0
    5958:	00040000 	andeq	r0, r4, r0
    595c:	9f5101f3 	svcls	0x005101f3
	...
    5970:	00710005 	rsbseq	r0, r1, r5
    5974:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    5978:	00000000 	andeq	r0, r0, r0
    597c:	06000000 	streq	r0, [r0], -r0
    5980:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5984:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    5988:	00000000 	andeq	r0, r0, r0
    598c:	6c000000 	stcvs	0, cr0, [r0], {-0}
    5990:	76080019 			; <UNDEFINED> instruction: 0x76080019
    5994:	02080019 	andeq	r0, r8, #25
    5998:	76007d00 	strvc	r7, [r0], -r0, lsl #26
    599c:	bc080019 	stclt	0, cr0, [r8], {25}
    59a0:	02080019 	andeq	r0, r8, #25
    59a4:	00087d00 	andeq	r7, r8, r0, lsl #26
    59a8:	00000000 	andeq	r0, r0, r0
    59ac:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    59b0:	9f080019 	svcls	0x00080019
    59b4:	01080019 	tsteq	r8, r9, lsl r0
    59b8:	00005300 	andeq	r5, r0, r0, lsl #6
    59bc:	00000000 	andeq	r0, r0, r0
    59c0:	19bc0000 	ldmibne	ip!, {}	; <UNPREDICTABLE>
    59c4:	19be0800 	ldmibne	lr!, {fp}
    59c8:	00020800 	andeq	r0, r2, r0, lsl #16
    59cc:	19be007d 	ldmibne	lr!, {r0, r2, r3, r4, r5, r6}
    59d0:	19f40800 	ldmibne	r4!, {fp}^
    59d4:	00020800 	andeq	r0, r2, r0, lsl #16
    59d8:	0000087d 	andeq	r0, r0, sp, ror r8
    59dc:	00000000 	andeq	r0, r0, r0
    59e0:	19f40000 	ldmibne	r4!, {}^	; <UNPREDICTABLE>
    59e4:	19f60800 	ldmibne	r6!, {fp}^
    59e8:	00020800 	andeq	r0, r2, r0, lsl #16
    59ec:	19f6007d 	ldmibne	r6!, {r0, r2, r3, r4, r5, r6}^
    59f0:	1a180800 	bne	6079f8 <__Stack_Size+0x6075f8>
    59f4:	00020800 	andeq	r0, r2, r0, lsl #16
    59f8:	0000087d 	andeq	r0, r0, sp, ror r8
    59fc:	00000000 	andeq	r0, r0, r0
    5a00:	19f40000 	ldmibne	r4!, {}^	; <UNPREDICTABLE>
    5a04:	1a060800 	bne	187a0c <__Stack_Size+0x18760c>
    5a08:	00010800 	andeq	r0, r1, r0, lsl #16
    5a0c:	001a0650 	andseq	r0, sl, r0, asr r6
    5a10:	001a1808 	andseq	r1, sl, r8, lsl #16
    5a14:	f3000408 	vshl.u8	d0, d8, d0
    5a18:	009f5001 	addseq	r5, pc, r1
    5a1c:	00000000 	andeq	r0, r0, r0
    5a20:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5a24:	1a08001a 	bne	205a94 <__Stack_Size+0x205694>
    5a28:	0208001a 	andeq	r0, r8, #26
    5a2c:	1a007d00 	bne	24e34 <__Stack_Size+0x24a34>
    5a30:	3c08001a 	stccc	0, cr0, [r8], {26}
    5a34:	0208001a 	andeq	r0, r8, #26
    5a38:	00087d00 	andeq	r7, r8, r0, lsl #26
    5a3c:	00000000 	andeq	r0, r0, r0
    5a40:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5a44:	2a08001a 	bcs	205ab4 <__Stack_Size+0x2056b4>
    5a48:	0108001a 	tsteq	r8, sl, lsl r0
    5a4c:	1a2a5000 	bne	a99a54 <__Stack_Size+0xa99654>
    5a50:	1a3c0800 	bne	f07a58 <__Stack_Size+0xf07658>
    5a54:	00040800 	andeq	r0, r4, r0, lsl #16
    5a58:	9f5001f3 	svcls	0x005001f3
	...
    5a64:	08001a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip}
    5a68:	08001a3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, fp, ip}
    5a6c:	007d0002 	rsbseq	r0, sp, r2
    5a70:	08001a3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, fp, ip}
    5a74:	08001ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip}
    5a78:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    5a84:	08001a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip}
    5a88:	08001a4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, fp, ip}
    5a8c:	4e500001 	cdpmi	0, 5, cr0, cr0, cr1, {0}
    5a90:	d808001a 	stmdale	r8, {r1, r3, r4}
    5a94:	0408001a 	streq	r0, [r8], #-26
    5a98:	5001f300 	andpl	pc, r1, r0, lsl #6
    5a9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5aa0:	00000000 	andeq	r0, r0, r0
    5aa4:	001a5c00 	andseq	r5, sl, r0, lsl #24
    5aa8:	001a6008 	andseq	r6, sl, r8
    5aac:	72000208 	andvc	r0, r0, #-2147483648	; 0x80000000
    5ab0:	00000009 	andeq	r0, r0, r9
    5ab4:	00000000 	andeq	r0, r0, r0
    5ab8:	001a9000 	andseq	r9, sl, r0
    5abc:	001aa008 	andseq	sl, sl, r8
    5ac0:	52000108 	andpl	r0, r0, #2
	...
    5acc:	08001a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip}
    5ad0:	08001a90 	stmdaeq	r0, {r4, r7, r9, fp, ip}
    5ad4:	05720002 	ldrbeq	r0, [r2, #-2]!
	...
    5ae0:	08001ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip}
    5ae4:	08001ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp, ip}
    5ae8:	007d0002 	rsbseq	r0, sp, r2
    5aec:	08001ada 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, fp, ip}
    5af0:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
    5af4:	187d0002 	ldmdane	sp!, {r1}^
	...
    5b00:	08001ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp, ip}
    5b04:	08001af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, ip}
    5b08:	10740003 	rsbsne	r0, r4, r3
    5b0c:	001b089f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    5b10:	001b5a08 	andseq	r5, fp, r8, lsl #20
    5b14:	74000308 	strvc	r0, [r0], #-776	; 0x308
    5b18:	00009f10 	andeq	r9, r0, r0, lsl pc
    5b1c:	00000000 	andeq	r0, r0, r0
    5b20:	1ae00000 	bne	ff805b28 <SCS_BASE+0x1f7f7b28>
    5b24:	1b250800 	blne	947b2c <__Stack_Size+0x94772c>
    5b28:	00010800 	andeq	r0, r1, r0, lsl #16
    5b2c:	00000053 	andeq	r0, r0, r3, asr r0
    5b30:	00000000 	andeq	r0, r0, r0
    5b34:	001ae200 	andseq	lr, sl, r0, lsl #4
    5b38:	001b0408 	andseq	r0, fp, r8, lsl #8
    5b3c:	76000608 	strvc	r0, [r0], -r8, lsl #12
    5b40:	1aff0800 	bne	fffc7b48 <SCS_BASE+0x1ffb9b48>
    5b44:	001b049f 	mulseq	fp, pc, r4	; <UNPREDICTABLE>
    5b48:	001b0808 	andseq	r0, fp, r8, lsl #16
    5b4c:	34000208 	strcc	r0, [r0], #-520	; 0x208
    5b50:	001b089f 	mulseq	fp, pc, r8	; <UNPREDICTABLE>
    5b54:	001b1008 	andseq	r1, fp, r8
    5b58:	37000208 	strcc	r0, [r0, -r8, lsl #4]
    5b5c:	001b109f 	mulseq	fp, pc, r0	; <UNPREDICTABLE>
    5b60:	001b1c08 	andseq	r1, fp, r8, lsl #24
    5b64:	76000608 	strvc	r0, [r0], -r8, lsl #12
    5b68:	1aff0800 	bne	fffc7b70 <SCS_BASE+0x1ffb9b70>
    5b6c:	001b1c9f 	mulseq	fp, pc, ip	; <UNPREDICTABLE>
    5b70:	001b7c08 	andseq	r7, fp, r8, lsl #24
    5b74:	56000108 	strpl	r0, [r0], -r8, lsl #2
	...
    5b80:	08001b28 	stmdaeq	r0, {r3, r5, r8, r9, fp, ip}
    5b84:	08001b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp, ip}
    5b88:	2a500001 	bcs	1405b94 <__Stack_Size+0x1405794>
    5b8c:	5a08001b 	bpl	205c00 <__Stack_Size+0x205800>
    5b90:	0108001b 	tsteq	r8, fp, lsl r0
    5b94:	00005700 	andeq	r5, r0, r0, lsl #14
    5b98:	00000000 	andeq	r0, r0, r0
    5b9c:	1b120000 	blne	485ba4 <__Stack_Size+0x4857a4>
    5ba0:	1b1c0800 	blne	707ba8 <__Stack_Size+0x7077a8>
    5ba4:	00010800 	andeq	r0, r1, r0, lsl #16
    5ba8:	001b1c55 	andseq	r1, fp, r5, asr ip
    5bac:	001b2208 	andseq	r2, fp, r8, lsl #4
    5bb0:	75001608 	strvc	r1, [r0, #-1544]	; 0x608
    5bb4:	4b401200 	blmi	100a3bc <__Stack_Size+0x1009fbc>
    5bb8:	00732224 	rsbseq	r2, r3, r4, lsr #4
    5bbc:	4b401416 	blmi	100ac1c <__Stack_Size+0x100a81c>
    5bc0:	282d2224 	stmdacs	sp!, {r2, r5, r9, sp}
    5bc4:	13160001 	tstne	r6, #1
    5bc8:	001b229f 	mulseq	fp, pc, r2	; <UNPREDICTABLE>
    5bcc:	001b4808 	andseq	r4, fp, r8, lsl #16
    5bd0:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5bdc:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
    5be0:	08001b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, ip}
    5be4:	007d0002 	rsbseq	r0, sp, r2
    5be8:	08001b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, ip}
    5bec:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    5bf0:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    5bfc:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    5c00:	08001bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp, ip}
    5c04:	007d0002 	rsbseq	r0, sp, r2
    5c08:	08001bb6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, fp, ip}
    5c0c:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
    5c10:	107d0002 	rsbsne	r0, sp, r2
	...
    5c1c:	08001bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp, ip}
    5c20:	08001bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp, ip}
    5c24:	00500001 	subseq	r0, r0, r1
    5c28:	00000000 	andeq	r0, r0, r0
    5c2c:	fc000000 	stc2	0, cr0, [r0], {-0}
    5c30:	fe08001b 	mcr2	0, 0, r0, cr8, cr11, {0}
    5c34:	0208001b 	andeq	r0, r8, #27
    5c38:	fe007d00 	cdp2	13, 0, cr7, cr0, cr0, {0}
    5c3c:	d808001b 	stmdale	r8, {r0, r1, r3, r4}
    5c40:	0208001c 	andeq	r0, r8, #28
    5c44:	00087d00 	andeq	r7, r8, r0, lsl #26
    5c48:	00000000 	andeq	r0, r0, r0
    5c4c:	04000000 	streq	r0, [r0], #-0
    5c50:	0808001c 	stmdaeq	r8, {r2, r3, r4}
    5c54:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    5c58:	08007000 	stmdaeq	r0, {ip, sp, lr}
    5c5c:	089f1a7f 	ldmeq	pc, {r0, r1, r2, r3, r4, r5, r6, r9, fp, ip}	; <UNPREDICTABLE>
    5c60:	2a08001c 	bcs	205cd8 <__Stack_Size+0x2058d8>
    5c64:	0108001c 	tsteq	r8, ip, lsl r0
    5c68:	1c2a5000 	stcne	0, cr5, [sl], #-0
    5c6c:	1c540800 	mrrcne	8, 0, r0, r4, cr0
    5c70:	000b0800 	andeq	r0, fp, r0, lsl #16
    5c74:	01940073 	orrseq	r0, r4, r3, ror r0
    5c78:	081a7f08 	ldmdaeq	sl, {r3, r8, r9, sl, fp, ip, sp, lr}
    5c7c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5c80:	00000000 	andeq	r0, r0, r0
    5c84:	46000000 	strmi	r0, [r0], -r0
    5c88:	6408001c 	strvs	r0, [r8], #-28
    5c8c:	0108001c 	tsteq	r8, ip, lsl r0
    5c90:	00005100 	andeq	r5, r0, r0, lsl #2
    5c94:	00000000 	andeq	r0, r0, r0
    5c98:	1c2a0000 	stcne	0, cr0, [sl], #-0
    5c9c:	1c780800 	ldclne	8, cr0, [r8], #-0
    5ca0:	00010800 	andeq	r0, r1, r0, lsl #16
    5ca4:	001c8650 	andseq	r8, ip, r0, asr r6
    5ca8:	001c9b08 	andseq	r9, ip, r8, lsl #22
    5cac:	50000108 	andpl	r0, r0, r8, lsl #2
    5cb0:	08001c9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl, fp, ip}
    5cb4:	08001ca1 	stmdaeq	r0, {r0, r5, r7, sl, fp, ip}
    5cb8:	00500001 	subseq	r0, r0, r1
    5cbc:	00000000 	andeq	r0, r0, r0
    5cc0:	26000000 	strcs	r0, [r0], -r0
    5cc4:	5e08001c 	mcrpl	0, 0, r0, cr8, cr12, {0}
    5cc8:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    5ccc:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    5cd0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    5cd4:	00000000 	andeq	r0, r0, r0
    5cd8:	a4000000 	strge	r0, [r0], #-0
    5cdc:	b608001c 			; <UNDEFINED> instruction: 0xb608001c
    5ce0:	0b08001c 	bleq	205d58 <__Stack_Size+0x205958>
    5ce4:	0a007000 	beq	21cec <__Stack_Size+0x218ec>
    5ce8:	0a1abf8f 	beq	6b5b2c <__Stack_Size+0x6b572c>
    5cec:	9f273000 	svcls	0x00273000
	...
    5cf8:	08001cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip}
    5cfc:	08001cda 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, fp, ip}
    5d00:	007d0002 	rsbseq	r0, sp, r2
    5d04:	08001cda 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, fp, ip}
    5d08:	08001d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip}
    5d0c:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    5d18:	08001ce0 	stmdaeq	r0, {r5, r6, r7, sl, fp, ip}
    5d1c:	08001d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, ip}
    5d20:	00720006 	rsbseq	r0, r2, r6
    5d24:	9f1aff08 	svcls	0x001aff08
    5d28:	08001d52 	stmdaeq	r0, {r1, r4, r6, r8, sl, fp, ip}
    5d2c:	08001d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip}
    5d30:	00720006 	rsbseq	r0, r2, r6
    5d34:	9f1aff08 	svcls	0x001aff08
	...
    5d40:	08001ce4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, ip}
    5d44:	08001d14 	stmdaeq	r0, {r2, r4, r8, sl, fp, ip}
    5d48:	14530001 	ldrbne	r0, [r3], #-1
    5d4c:	1c08001d 	stcne	0, cr0, [r8], {29}
    5d50:	0708001d 	smladeq	r8, sp, r0, r0
    5d54:	0b007200 	bleq	2255c <__Stack_Size+0x2215c>
    5d58:	9f1aff7f 	svcls	0x001aff7f
    5d5c:	08001d52 	stmdaeq	r0, {r1, r4, r6, r8, sl, fp, ip}
    5d60:	08001d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip}
    5d64:	00530001 	subseq	r0, r3, r1
	...
    5d70:	2208001d 	andcs	r0, r8, #29
    5d74:	0108001d 	tsteq	r8, sp, lsl r0
    5d78:	1d525000 	ldclne	0, cr5, [r2, #-0]
    5d7c:	1d540800 	ldclne	8, cr0, [r4, #-0]
    5d80:	00010800 	andeq	r0, r1, r0, lsl #16
    5d84:	00000050 	andeq	r0, r0, r0, asr r0
    5d88:	00000000 	andeq	r0, r0, r0
    5d8c:	001d2600 	andseq	r2, sp, r0, lsl #12
    5d90:	001d3208 	andseq	r3, sp, r8, lsl #4
    5d94:	71000908 	tstvc	r0, r8, lsl #18
    5d98:	8fbf0a00 	svchi	0x00bf0a00
    5d9c:	9f27401a 	svcls	0x0027401a
	...
    5da8:	08001d32 	stmdaeq	r0, {r1, r4, r5, r8, sl, fp, ip}
    5dac:	08001d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, ip}
    5db0:	0071000b 	rsbseq	r0, r1, fp
    5db4:	1abf8f0a 	bne	fefe99e4 <SCS_BASE+0x1efdb9e4>
    5db8:	2710000a 	ldrcs	r0, [r0, -sl]
    5dbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5dc0:	00000000 	andeq	r0, r0, r0
    5dc4:	001d6400 	andseq	r6, sp, r0, lsl #8
    5dc8:	001d6608 	andseq	r6, sp, r8, lsl #12
    5dcc:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5dd0:	001d6600 	andseq	r6, sp, r0, lsl #12
    5dd4:	001d8808 	andseq	r8, sp, r8, lsl #16
    5dd8:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5ddc:	00000008 	andeq	r0, r0, r8
    5de0:	00000000 	andeq	r0, r0, r0
    5de4:	001d8800 	andseq	r8, sp, r0, lsl #16
    5de8:	001d9a08 	andseq	r9, sp, r8, lsl #20
    5dec:	50000108 	andpl	r0, r0, r8, lsl #2
    5df0:	08001d9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, fp, ip}
    5df4:	08001da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip}
    5df8:	01f30004 	mvnseq	r0, r4
    5dfc:	00009f50 	andeq	r9, r0, r0, asr pc
    5e00:	00000000 	andeq	r0, r0, r0
    5e04:	1d880000 	stcne	0, cr0, [r8]
    5e08:	1d920800 	ldcne	8, cr0, [r2]
    5e0c:	00010800 	andeq	r0, r1, r0, lsl #16
    5e10:	001d9251 	andseq	r9, sp, r1, asr r2
    5e14:	001d9808 	andseq	r9, sp, r8, lsl #16
    5e18:	f3000408 	vshl.u8	d0, d8, d0
    5e1c:	989f5101 	ldmls	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
    5e20:	a408001d 	strge	r0, [r8], #-29
    5e24:	0108001d 	tsteq	r8, sp, lsl r0
    5e28:	00005100 	andeq	r5, r0, r0, lsl #2
    5e2c:	00000000 	andeq	r0, r0, r0
    5e30:	1d8e0000 	stcne	0, cr0, [lr]
    5e34:	1d940800 	ldcne	8, cr0, [r4]
    5e38:	00010800 	andeq	r0, r1, r0, lsl #16
    5e3c:	001d9453 	andseq	r9, sp, r3, asr r4
    5e40:	001d9808 	andseq	r9, sp, r8, lsl #16
    5e44:	72000908 	andvc	r0, r0, #131072	; 0x20000
    5e48:	0a029412 	beq	aae98 <__Stack_Size+0xaaa98>
    5e4c:	9f1affff 	svcls	0x001affff
    5e50:	08001d98 	stmdaeq	r0, {r3, r4, r7, r8, sl, fp, ip}
    5e54:	08001da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip}
    5e58:	00530001 	subseq	r0, r3, r1
    5e5c:	00000000 	andeq	r0, r0, r0
    5e60:	a4000000 	strge	r0, [r0], #-0
    5e64:	a608001d 			; <UNDEFINED> instruction: 0xa608001d
    5e68:	0208001d 	andeq	r0, r8, #29
    5e6c:	a6007d00 	strge	r7, [r0], -r0, lsl #26
    5e70:	e408001d 	str	r0, [r8], #-29
    5e74:	0208001d 	andeq	r0, r8, #29
    5e78:	00087d00 	andeq	r7, r8, r0, lsl #26
    5e7c:	00000000 	andeq	r0, r0, r0
    5e80:	e4000000 	str	r0, [r0], #-0
    5e84:	e608001d 			; <UNDEFINED> instruction: 0xe608001d
    5e88:	0208001d 	andeq	r0, r8, #29
    5e8c:	e6007d00 	str	r7, [r0], -r0, lsl #26
    5e90:	b808001d 	stmdalt	r8, {r0, r2, r3, r4}
    5e94:	0208001e 	andeq	r0, r8, #30
    5e98:	00107d00 	andseq	r7, r0, r0, lsl #26
    5e9c:	00000000 	andeq	r0, r0, r0
    5ea0:	ec000000 	stc	0, cr0, [r0], {-0}
    5ea4:	0008001d 	andeq	r0, r8, sp, lsl r0
    5ea8:	0108001e 	tsteq	r8, lr, lsl r0
    5eac:	1e005000 	cdpne	0, 0, cr5, cr0, cr0, {0}
    5eb0:	1e0f0800 	cdpne	8, 0, cr0, cr15, cr0, {0}
    5eb4:	00080800 	andeq	r0, r8, r0, lsl #16
    5eb8:	01940874 	orrseq	r0, r4, r4, ror r8
    5ebc:	9f1aff08 	svcls	0x001aff08
    5ec0:	08001e82 	stmdaeq	r0, {r1, r7, r9, sl, fp, ip}
    5ec4:	08001e84 	stmdaeq	r0, {r2, r7, r9, sl, fp, ip}
    5ec8:	84530001 	ldrbhi	r0, [r3], #-1
    5ecc:	8f08001e 	svchi	0x0008001e
    5ed0:	0108001e 	tsteq	r8, lr, lsl r0
    5ed4:	1e925000 	cdpne	0, 9, cr5, cr2, cr0, {0}
    5ed8:	1e9f0800 	cdpne	8, 9, cr0, cr15, cr0, {0}
    5edc:	00010800 	andeq	r0, r1, r0, lsl #16
    5ee0:	00000053 	andeq	r0, r0, r3, asr r0
    5ee4:	00000000 	andeq	r0, r0, r0
    5ee8:	001dfc00 	andseq	pc, sp, r0, lsl #24
    5eec:	001e8408 	andseq	r8, lr, r8, lsl #8
    5ef0:	74000308 	strvc	r0, [r0], #-776	; 0x308
    5ef4:	00009f10 	andeq	r9, r0, r0, lsl pc
    5ef8:	00000000 	andeq	r0, r0, r0
    5efc:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5f00:	1e0e0800 	cdpne	8, 0, cr0, cr14, cr0, {0}
    5f04:	00010800 	andeq	r0, r1, r0, lsl #16
    5f08:	001e0e50 	andseq	r0, lr, r0, asr lr
    5f0c:	001e0f08 	andseq	r0, lr, r8, lsl #30
    5f10:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    5f14:	0a029410 	beq	aaf5c <__Stack_Size+0xaab5c>
    5f18:	9f1affff 	svcls	0x001affff
	...
    5f24:	08001e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, ip}
    5f28:	08001e16 	stmdaeq	r0, {r1, r2, r4, r9, sl, fp, ip}
    5f2c:	16500001 	ldrbne	r0, [r0], -r1
    5f30:	2e08001e 	mcrcs	0, 0, r0, cr8, cr14, {0}
    5f34:	0108001e 	tsteq	r8, lr, lsl r0
    5f38:	00005600 	andeq	r5, r0, r0, lsl #12
    5f3c:	00000000 	andeq	r0, r0, r0
    5f40:	1e060000 	cdpne	0, 0, cr0, cr6, cr0, {0}
    5f44:	1e0c0800 	cdpne	8, 0, cr0, cr12, cr0, {0}
    5f48:	00160800 	andseq	r0, r6, r0, lsl #16
    5f4c:	40120075 	andsmi	r0, r2, r5, ror r0
    5f50:	7022244b 	eorvc	r2, r2, fp, asr #8
    5f54:	40141600 	andsmi	r1, r4, r0, lsl #12
    5f58:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    5f5c:	16000128 	strne	r0, [r0], -r8, lsr #2
    5f60:	1e0c9f13 	mcrne	15, 0, r9, cr12, cr3, {0}
    5f64:	1e2e0800 	cdpne	8, 2, cr0, cr14, cr0, {0}
    5f68:	00010800 	andeq	r0, r1, r0, lsl #16
    5f6c:	00000055 	andeq	r0, r0, r5, asr r0
    5f70:	00000000 	andeq	r0, r0, r0
    5f74:	001eb800 	andseq	fp, lr, r0, lsl #16
    5f78:	001ebc08 	andseq	fp, lr, r8, lsl #24
    5f7c:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5f80:	001ebc00 	andseq	fp, lr, r0, lsl #24
    5f84:	0021b808 	eoreq	fp, r1, r8, lsl #16
    5f88:	7d000208 	sfmvc	f0, 4, [r0, #-32]	; 0xffffffe0
    5f8c:	00000018 	andeq	r0, r0, r8, lsl r0
    5f90:	00000000 	andeq	r0, r0, r0
    5f94:	001eca00 	andseq	ip, lr, r0, lsl #20
    5f98:	001ee008 	andseq	lr, lr, r8
    5f9c:	72001108 	andvc	r1, r0, #2
    5fa0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5fa4:	2324311a 	teqcs	r4, #-2147483642	; 0x80000006
    5fa8:	8081c080 	addhi	ip, r1, r0, lsl #1
    5fac:	04939f04 	ldreq	r9, [r3], #3844	; 0xf04
	...
    5fb8:	08001f0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sl, fp, ip}
    5fbc:	08001f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp, ip}
    5fc0:	9f320002 	svcls	0x00320002
    5fc4:	08001f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp, ip}
    5fc8:	08001f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip}
    5fcc:	20500001 	subscs	r0, r0, r1
    5fd0:	2c08001f 	stccs	0, cr0, [r8], {31}
    5fd4:	0208001f 	andeq	r0, r8, #31
    5fd8:	309f3200 	addscc	r3, pc, r0, lsl #4
    5fdc:	4e08001f 	mcrmi	0, 0, r0, cr8, cr15, {0}
    5fe0:	0208001f 	andeq	r0, r8, #31
    5fe4:	589f3200 	ldmpl	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    5fe8:	5e08001f 	mcrpl	0, 0, r0, cr8, cr15, {0}
    5fec:	0108001f 	tsteq	r8, pc, lsl r0
    5ff0:	1f5e5000 	svcne	0x005e5000
    5ff4:	1f740800 	svcne	0x00740800
    5ff8:	00020800 	andeq	r0, r2, r0, lsl #16
    5ffc:	1f749f32 	svcne	0x00749f32
    6000:	1f760800 	svcne	0x00760800
    6004:	00010800 	andeq	r0, r1, r0, lsl #16
    6008:	001f7650 	andseq	r7, pc, r0, asr r6	; <UNPREDICTABLE>
    600c:	001fa008 	andseq	sl, pc, r8
    6010:	32000208 	andcc	r0, r0, #-2147483648	; 0x80000000
    6014:	001fa09f 	mulseq	pc, pc, r0	; <UNPREDICTABLE>
    6018:	001fa208 	andseq	sl, pc, r8, lsl #4
    601c:	50000108 	andpl	r0, r0, r8, lsl #2
    6020:	08001fa2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sl, fp, ip}
    6024:	08001fae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, ip}
    6028:	9f320002 	svcls	0x00320002
    602c:	08001fae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, ip}
    6030:	08001fb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, fp, ip}
    6034:	b0500001 	subslt	r0, r0, r1
    6038:	b808001f 	stmdalt	r8, {r0, r1, r2, r3, r4}
    603c:	0208001f 	andeq	r0, r8, #31
    6040:	b89f3200 	ldmlt	pc, {r9, ip, sp}	; <UNPREDICTABLE>
    6044:	c008001f 	andgt	r0, r8, pc, lsl r0
    6048:	0108001f 	tsteq	r8, pc, lsl r0
    604c:	1fda5000 	svcne	0x00da5000
    6050:	1fdc0800 	svcne	0x00dc0800
    6054:	00010800 	andeq	r0, r1, r0, lsl #16
    6058:	00000050 	andeq	r0, r0, r0, asr r0
    605c:	00000000 	andeq	r0, r0, r0
    6060:	001f0e00 	andseq	r0, pc, r0, lsl #28
    6064:	001fe408 	andseq	lr, pc, r8, lsl #8
    6068:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    6074:	08001fc0 	stmdaeq	r0, {r6, r7, r8, r9, sl, fp, ip}
    6078:	08001fda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp, ip}
    607c:	9f360002 	svcls	0x00360002
    6080:	08001fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, ip}
    6084:	08001fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip}
    6088:	00510001 	subseq	r0, r1, r1
    608c:	00000000 	andeq	r0, r0, r0
    6090:	e4000000 	str	r0, [r0], #-0
    6094:	fa08001f 	blx	206118 <__Stack_Size+0x205d18>
    6098:	0208001f 	andeq	r0, r8, #31
    609c:	fa9f3000 	blx	fe7d20a4 <SCS_BASE+0x1e7c40a4>
    60a0:	fc08001f 	stc2	0, cr0, [r8], {31}
    60a4:	0108001f 	tsteq	r8, pc, lsl r0
    60a8:	1ffc5300 	svcne	0x00fc5300
    60ac:	20040800 	andcs	r0, r4, r0, lsl #16
    60b0:	00020800 	andeq	r0, r2, r0, lsl #16
    60b4:	20049f30 	andcs	r9, r4, r0, lsr pc
    60b8:	20060800 	andcs	r0, r6, r0, lsl #16
    60bc:	00010800 	andeq	r0, r1, r0, lsl #16
    60c0:	00200653 	eoreq	r0, r0, r3, asr r6
    60c4:	00200e08 	eoreq	r0, r0, r8, lsl #28
    60c8:	30000208 	andcc	r0, r0, r8, lsl #4
    60cc:	00200e9f 	mlaeq	r0, pc, lr, r0	; <UNPREDICTABLE>
    60d0:	00201008 	eoreq	r1, r0, r8
    60d4:	53000108 	movwpl	r0, #264	; 0x108
    60d8:	08002010 	stmdaeq	r0, {r4, sp}
    60dc:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
    60e0:	9f300002 	svcls	0x00300002
    60e4:	080020d0 	stmdaeq	r0, {r4, r6, r7, sp}
    60e8:	080020d2 	stmdaeq	r0, {r1, r4, r6, r7, sp}
    60ec:	92530001 	subsls	r0, r3, #1
    60f0:	9c080021 	stcls	0, cr0, [r8], {33}	; 0x21
    60f4:	02080021 	andeq	r0, r8, #33	; 0x21
    60f8:	9c9f3000 	ldcls	0, cr3, [pc], {0}
    60fc:	b8080021 	stmdalt	r8, {r0, r5}
    6100:	06080021 	streq	r0, [r8], -r1, lsr #32
    6104:	1a190300 	bne	646d0c <__Stack_Size+0x64690c>
    6108:	009f0800 	addseq	r0, pc, r0, lsl #16
    610c:	00000000 	andeq	r0, r0, r0
    6110:	e0000000 	and	r0, r0, r0
    6114:	e4080020 	str	r0, [r8], #-32
    6118:	02080020 	andeq	r0, r8, #32
    611c:	f29f3000 	vaddl.s16	<illegal reg q1.5>, d15, d0
    6120:	08080020 	stmdaeq	r8, {r5}
    6124:	01080021 	tsteq	r8, r1, lsr #32
    6128:	21285000 	teqcs	r8, r0
    612c:	21300800 	teqcs	r0, r0, lsl #16
    6130:	00010800 	andeq	r0, r1, r0, lsl #16
    6134:	00213450 	eoreq	r3, r1, r0, asr r4
    6138:	00213808 	eoreq	r3, r1, r8, lsl #16
    613c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    6148:	08001fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip}
    614c:	08001fea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, ip}
    6150:	ea540001 	b	150615c <__Stack_Size+0x1505d5c>
    6154:	f208001f 	vqadd.s8	d0, d8, d15
    6158:	0808001f 	stmdaeq	r8, {r0, r1, r2, r3, r4}
    615c:	94017300 	strls	r7, [r1], #-768	; 0x300
    6160:	1aff0801 	bne	fffc816c <SCS_BASE+0x1ffba16c>
    6164:	001ff29f 	mulseq	pc, pc, r2	; <UNPREDICTABLE>
    6168:	00201008 	eoreq	r1, r0, r8
    616c:	75000b08 	strvc	r0, [r0, #-2824]	; 0xb08
    6170:	01230600 	teqeq	r3, r0, lsl #12
    6174:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    6178:	20109f1a 	andscs	r9, r0, sl, lsl pc
    617c:	20280800 	eorcs	r0, r8, r0, lsl #16
    6180:	00010800 	andeq	r0, r1, r0, lsl #16
    6184:	00202854 	eoreq	r2, r0, r4, asr r8
    6188:	00204508 	eoreq	r4, r0, r8, lsl #10
    618c:	73000808 	movwvc	r0, #2056	; 0x808
    6190:	08019401 	stmdaeq	r1, {r0, sl, ip, pc}
    6194:	569f1aff 			; <UNDEFINED> instruction: 0x569f1aff
    6198:	5c080020 	stcpl	0, cr0, [r8], {32}
    619c:	08080020 	stmdaeq	r8, {r5}
    61a0:	94017300 	strls	r7, [r1], #-768	; 0x300
    61a4:	1aff0801 	bne	fffc81b0 <SCS_BASE+0x1ffba1b0>
    61a8:	00205c9f 	mlaeq	r0, pc, ip, r5	; <UNPREDICTABLE>
    61ac:	00209208 	eoreq	r9, r0, r8, lsl #4
    61b0:	75000b08 	strvc	r0, [r0, #-2824]	; 0xb08
    61b4:	01230600 	teqeq	r3, r0, lsl #12
    61b8:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    61bc:	20929f1a 	addscs	r9, r2, sl, lsl pc
    61c0:	20ae0800 	adccs	r0, lr, r0, lsl #16
    61c4:	00010800 	andeq	r0, r1, r0, lsl #16
    61c8:	0020ae54 	eoreq	sl, r0, r4, asr lr
    61cc:	0020c908 	eoreq	ip, r0, r8, lsl #18
    61d0:	73000808 	movwvc	r0, #2056	; 0x808
    61d4:	08019401 	stmdaeq	r1, {r0, sl, ip, pc}
    61d8:	d09f1aff 			; <UNDEFINED> instruction: 0xd09f1aff
    61dc:	d2080020 	andle	r0, r8, #32
    61e0:	0b080020 	bleq	206268 <__Stack_Size+0x205e68>
    61e4:	06007500 	streq	r7, [r0], -r0, lsl #10
    61e8:	01940123 	orrseq	r0, r4, r3, lsr #2
    61ec:	9f1aff08 	svcls	0x001aff08
    61f0:	08002196 	stmdaeq	r0, {r1, r2, r4, r7, r8, sp}
    61f4:	0800219a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sp}
    61f8:	00540001 	subseq	r0, r4, r1
    61fc:	00000000 	andeq	r0, r0, r0
    6200:	60000000 	andvs	r0, r0, r0
    6204:	92080020 	andls	r0, r8, #32
    6208:	01080020 	tsteq	r8, r0, lsr #32
    620c:	00005100 	andeq	r5, r0, r0, lsl #2
    6210:	00000000 	andeq	r0, r0, r0
    6214:	207c0000 	rsbscs	r0, ip, r0
    6218:	20920800 	addscs	r0, r2, r0, lsl #16
    621c:	00010800 	andeq	r0, r1, r0, lsl #16
    6220:	00000052 	andeq	r0, r0, r2, asr r0
    6224:	00000000 	andeq	r0, r0, r0
    6228:	00206000 	eoreq	r6, r0, r0
    622c:	00209208 	eoreq	r9, r0, r8, lsl #4
    6230:	73000908 	movwvc	r0, #2312	; 0x908
    6234:	1a700800 	bne	1c0823c <__Stack_Size+0x1c07e3c>
    6238:	9f1aff08 	svcls	0x001aff08
	...
    6244:	08001fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip}
    6248:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
    624c:	9f300002 	svcls	0x00300002
    6250:	08002192 	stmdaeq	r0, {r1, r4, r7, r8, sp}
    6254:	080021b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sp}
    6258:	9f300002 	svcls	0x00300002
	...
    6264:	08001ff0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
    6268:	08001ff2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip}
    626c:	02730002 	rsbseq	r0, r3, #2
    6270:	08001ff2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip}
    6274:	08002010 	stmdaeq	r0, {r4, sp}
    6278:	00750005 	rsbseq	r0, r5, r5
    627c:	d0022306 	andle	r2, r2, r6, lsl #6
    6280:	d2080020 	andle	r0, r8, #32
    6284:	05080020 	streq	r0, [r8, #-32]
    6288:	06007500 	streq	r7, [r0], -r0, lsl #10
    628c:	00000223 	andeq	r0, r0, r3, lsr #4
    6290:	00000000 	andeq	r0, r0, r0
    6294:	21400000 	mrscs	r0, (UNDEF: 64)
    6298:	21800800 	orrcs	r0, r0, r0, lsl #16
    629c:	00020800 	andeq	r0, r2, r0, lsl #16
    62a0:	218c6c91 			; <UNDEFINED> instruction: 0x218c6c91
    62a4:	21920800 	orrscs	r0, r2, r0, lsl #16
    62a8:	00020800 	andeq	r0, r2, r0, lsl #16
    62ac:	00006c91 	muleq	r0, r1, ip
    62b0:	00000000 	andeq	r0, r0, r0
    62b4:	21b80000 			; <UNDEFINED> instruction: 0x21b80000
    62b8:	21ba0800 			; <UNDEFINED> instruction: 0x21ba0800
    62bc:	00020800 	andeq	r0, r2, r0, lsl #16
    62c0:	21ba007d 			; <UNDEFINED> instruction: 0x21ba007d
    62c4:	21f80800 	mvnscs	r0, r0, lsl #16
    62c8:	00020800 	andeq	r0, r2, r0, lsl #16
    62cc:	0000107d 	andeq	r1, r0, sp, ror r0
    62d0:	00000000 	andeq	r0, r0, r0
    62d4:	21b80000 			; <UNDEFINED> instruction: 0x21b80000
    62d8:	21ec0800 	mvncs	r0, r0, lsl #16
    62dc:	00010800 	andeq	r0, r1, r0, lsl #16
    62e0:	0021ec50 	eoreq	lr, r1, r0, asr ip
    62e4:	0021f808 	eoreq	pc, r1, r8, lsl #16
    62e8:	f3000408 	vshl.u8	d0, d8, d0
    62ec:	009f5001 	addseq	r5, pc, r1
    62f0:	00000000 	andeq	r0, r0, r0
    62f4:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    62f8:	c0080021 	andgt	r0, r8, r1, lsr #32
    62fc:	02080021 	andeq	r0, r8, #33	; 0x21
    6300:	c09f3000 	addsgt	r3, pc, r0
    6304:	f8080021 			; <UNDEFINED> instruction: 0xf8080021
    6308:	01080021 	tsteq	r8, r1, lsr #32
    630c:	00005300 	andeq	r5, r0, r0, lsl #6
    6310:	00000000 	andeq	r0, r0, r0
    6314:	21f80000 	mvnscs	r0, r0
    6318:	21fa0800 	mvnscs	r0, r0, lsl #16
    631c:	00020800 	andeq	r0, r2, r0, lsl #16
    6320:	21fa007d 	mvnscs	r0, sp, ror r0
    6324:	22580800 	subscs	r0, r8, #0
    6328:	00020800 	andeq	r0, r2, r0, lsl #16
    632c:	0000087d 	andeq	r0, r0, sp, ror r8
    6330:	00000000 	andeq	r0, r0, r0
    6334:	22020000 	andcs	r0, r2, #0
    6338:	220d0800 	andcs	r0, sp, #0
    633c:	00010800 	andeq	r0, r1, r0, lsl #16
    6340:	00221252 	eoreq	r1, r2, r2, asr r2
    6344:	00221408 	eoreq	r1, r2, r8, lsl #8
    6348:	50000108 	andpl	r0, r0, r8, lsl #2
    634c:	08002214 	stmdaeq	r0, {r2, r4, r9, sp}
    6350:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
    6354:	3c520001 	mrrccc	0, 0, r0, r2, cr1
    6358:	49080022 	stmdbmi	r8, {r1, r5}
    635c:	01080022 	tsteq	r8, r2, lsr #32
    6360:	00005000 	andeq	r5, r0, r0
    6364:	00000000 	andeq	r0, r0, r0
    6368:	225a0000 	subscs	r0, sl, #0
    636c:	225c0800 	subscs	r0, ip, #0
    6370:	00020800 	andeq	r0, r2, r0, lsl #16
    6374:	225c007d 	subscs	r0, ip, #125	; 0x7d
    6378:	22880800 	addcs	r0, r8, #0
    637c:	00020800 	andeq	r0, r2, r0, lsl #16
    6380:	00000c7d 	andeq	r0, r0, sp, ror ip
    6384:	00000000 	andeq	r0, r0, r0
    6388:	225a0000 	subscs	r0, sl, #0
    638c:	226c0800 	rsbcs	r0, ip, #0
    6390:	00010800 	andeq	r0, r1, r0, lsl #16
    6394:	00000050 	andeq	r0, r0, r0, asr r0
    6398:	00000000 	andeq	r0, r0, r0
    639c:	00225a00 	eoreq	r5, r2, r0, lsl #20
    63a0:	00226008 	eoreq	r6, r2, r8
    63a4:	51000108 	tstpl	r0, r8, lsl #2
    63a8:	08002260 	stmdaeq	r0, {r5, r6, r9, sp}
    63ac:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
    63b0:	01f30004 	mvnseq	r0, r4
    63b4:	00009f51 	andeq	r9, r0, r1, asr pc
    63b8:	00000000 	andeq	r0, r0, r0
    63bc:	225a0000 	subscs	r0, sl, #0
    63c0:	22660800 	rsbcs	r0, r6, #0
    63c4:	00010800 	andeq	r0, r1, r0, lsl #16
    63c8:	00226652 	eoreq	r6, r2, r2, asr r6
    63cc:	00228808 	eoreq	r8, r2, r8, lsl #16
    63d0:	f3000408 	vshl.u8	d0, d8, d0
    63d4:	009f5201 	addseq	r5, pc, r1, lsl #4
    63d8:	00000000 	andeq	r0, r0, r0
    63dc:	6a000000 	bvs	63e4 <__Stack_Size+0x5fe4>
    63e0:	6c080022 	stcvs	0, cr0, [r8], {34}	; 0x22
    63e4:	01080022 	tsteq	r8, r2, lsr #32
    63e8:	00005200 	andeq	r5, r0, r0, lsl #4
    63ec:	00000000 	andeq	r0, r0, r0
    63f0:	22720000 	rsbscs	r0, r2, #0
    63f4:	227a0800 	rsbscs	r0, sl, #0
    63f8:	00080800 	andeq	r0, r8, r0, lsl #16
    63fc:	01947e70 	orrseq	r7, r4, r0, ror lr
    6400:	9f1aff08 	svcls	0x001aff08
    6404:	0800227a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r9, sp}
    6408:	0800227e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sp}
    640c:	7e540001 	cdpvc	0, 5, cr0, cr4, cr1, {0}
    6410:	86080022 	strhi	r0, [r8], -r2, lsr #32
    6414:	08080022 	stmdaeq	r8, {r1, r5}
    6418:	947e7000 	ldrbtls	r7, [lr], #-0
    641c:	1aff0801 	bne	fffc8428 <SCS_BASE+0x1ffba428>
    6420:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6424:	00000000 	andeq	r0, r0, r0
    6428:	00227200 	eoreq	r7, r2, r0, lsl #4
    642c:	00228608 	eoreq	r8, r2, r8, lsl #12
    6430:	70001208 	andvc	r1, r0, r8, lsl #4
    6434:	0801947f 	stmdaeq	r1, {r0, r1, r2, r3, r4, r5, r6, sl, ip, pc}
    6438:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    643c:	01947e70 	orrseq	r7, r4, r0, ror lr
    6440:	211aff08 	tstcs	sl, r8, lsl #30
    6444:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6448:	00000000 	andeq	r0, r0, r0
    644c:	00226a00 	eoreq	r6, r2, r0, lsl #20
    6450:	00226c08 	eoreq	r6, r2, r8, lsl #24
    6454:	51000108 	tstpl	r0, r8, lsl #2
	...
    6460:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
    6464:	0800228e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sp}
    6468:	007d0002 	rsbseq	r0, sp, r2
    646c:	0800228e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sp}
    6470:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
    6474:	087d0002 	ldmdaeq	sp!, {r1}^
	...
    6480:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
    6484:	0800229a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sp}
    6488:	00500001 	subseq	r0, r0, r1
    648c:	00000000 	andeq	r0, r0, r0
    6490:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    6494:	8c080022 	stchi	0, cr0, [r8], {34}	; 0x22
    6498:	01080022 	tsteq	r8, r2, lsr #32
    649c:	228c5100 	addcs	r5, ip, #0
    64a0:	22ac0800 	adccs	r0, ip, #0
    64a4:	00040800 	andeq	r0, r4, r0, lsl #16
    64a8:	9f5101f3 	svcls	0x005101f3
	...
    64b4:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
    64b8:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
    64bc:	90520001 	subsls	r0, r2, r1
    64c0:	ac080022 	stcge	0, cr0, [r8], {34}	; 0x22
    64c4:	04080022 	streq	r0, [r8], #-34	; 0x22
    64c8:	5201f300 	andpl	pc, r1, #0
    64cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    64d0:	00000000 	andeq	r0, r0, r0
    64d4:	00229800 	eoreq	r9, r2, r0, lsl #16
    64d8:	00229a08 	eoreq	r9, r2, r8, lsl #20
    64dc:	52000108 	andpl	r0, r0, #2
	...
    64e8:	08002298 	stmdaeq	r0, {r3, r4, r7, r9, sp}
    64ec:	0800229a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sp}
    64f0:	00540001 	subseq	r0, r4, r1
	...
    6500:	01000000 	mrseq	r0, (UNDEF: 0)
    6504:	00005000 	andeq	r5, r0, r0
    6508:	00000000 	andeq	r0, r0, r0
    650c:	00040000 	andeq	r0, r4, r0
    6510:	9f5001f3 	svcls	0x005001f3
	...
    6524:	00500001 	subseq	r0, r0, r1
    6528:	00000000 	andeq	r0, r0, r0
    652c:	04000000 	streq	r0, [r0], #-0
    6530:	5001f300 	andpl	pc, r1, r0, lsl #6
    6534:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6538:	00000000 	andeq	r0, r0, r0
    653c:	0022bc00 	eoreq	fp, r2, r0, lsl #24
    6540:	0022be08 	eoreq	fp, r2, r8, lsl #28
    6544:	50000108 	andpl	r0, r0, r8, lsl #2
    6548:	080022be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sp}
    654c:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
    6550:	01f30004 	mvnseq	r0, r4
    6554:	00009f50 	andeq	r9, r0, r0, asr pc
    6558:	00000000 	andeq	r0, r0, r0
    655c:	22bc0000 	adcscs	r0, ip, #0
    6560:	22d00800 	sbcscs	r0, r0, #0
    6564:	00010800 	andeq	r0, r1, r0, lsl #16
    6568:	0022d051 	eoreq	sp, r2, r1, asr r0
    656c:	0022d408 	eoreq	sp, r2, r8, lsl #8
    6570:	f3000408 	vshl.u8	d0, d8, d0
    6574:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    6584:	01000000 	mrseq	r0, (UNDEF: 0)
    6588:	00005000 	andeq	r5, r0, r0
    658c:	00000000 	andeq	r0, r0, r0
    6590:	00040000 	andeq	r0, r4, r0
    6594:	9f5001f3 	svcls	0x005001f3
	...
    65a0:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
    65a4:	080022d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sp}
    65a8:	d6500001 	ldrble	r0, [r0], -r1
    65ac:	0e080022 	cdpeq	0, 0, cr0, cr8, cr2, {1}
    65b0:	04080023 	streq	r0, [r8], #-35	; 0x23
    65b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    65b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    65bc:	00000000 	andeq	r0, r0, r0
    65c0:	0022d400 	eoreq	sp, r2, r0, lsl #8
    65c4:	0022fa08 	eoreq	pc, r2, r8, lsl #20
    65c8:	51000108 	tstpl	r0, r8, lsl #2
    65cc:	080022fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sp}
    65d0:	0800230e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sp}
    65d4:	01f30004 	mvnseq	r0, r4
    65d8:	00009f51 	andeq	r9, r0, r1, asr pc
    65dc:	00000000 	andeq	r0, r0, r0
    65e0:	22e60000 	rsccs	r0, r6, #0
    65e4:	22f00800 	rscscs	r0, r0, #0
    65e8:	00010800 	andeq	r0, r1, r0, lsl #16
    65ec:	0022f253 	eoreq	pc, r2, r3, asr r2	; <UNPREDICTABLE>
    65f0:	00230e08 	eoreq	r0, r3, r8, lsl #28
    65f4:	53000108 	movwpl	r0, #264	; 0x108
	...
    6600:	0800230e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sp}
    6604:	08002310 	stmdaeq	r0, {r4, r8, r9, sp}
    6608:	10500001 	subsne	r0, r0, r1
    660c:	48080023 	stmdami	r8, {r0, r1, r5}
    6610:	04080023 	streq	r0, [r8], #-35	; 0x23
    6614:	5001f300 	andpl	pc, r1, r0, lsl #6
    6618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    661c:	00000000 	andeq	r0, r0, r0
    6620:	00230e00 	eoreq	r0, r3, r0, lsl #28
    6624:	00233408 	eoreq	r3, r3, r8, lsl #8
    6628:	51000108 	tstpl	r0, r8, lsl #2
    662c:	08002334 	stmdaeq	r0, {r2, r4, r5, r8, r9, sp}
    6630:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
    6634:	01f30004 	mvnseq	r0, r4
    6638:	00009f51 	andeq	r9, r0, r1, asr pc
    663c:	00000000 	andeq	r0, r0, r0
    6640:	23200000 	teqcs	r0, #0
    6644:	232a0800 	teqcs	sl, #0
    6648:	00010800 	andeq	r0, r1, r0, lsl #16
    664c:	00232c53 	eoreq	r2, r3, r3, asr ip
    6650:	00234808 	eoreq	r4, r3, r8, lsl #16
    6654:	53000108 	movwpl	r0, #264	; 0x108
	...
    6668:	00500001 	subseq	r0, r0, r1
    666c:	00000000 	andeq	r0, r0, r0
    6670:	04000000 	streq	r0, [r0], #-0
    6674:	5001f300 	andpl	pc, r1, r0, lsl #6
    6678:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6688:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6694:	01f30004 	mvnseq	r0, r4
    6698:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    66a8:	00010000 	andeq	r0, r1, r0
    66ac:	00000050 	andeq	r0, r0, r0, asr r0
    66b0:	00000000 	andeq	r0, r0, r0
    66b4:	f3000400 	vshl.u8	d0, d0, d0
    66b8:	009f5001 	addseq	r5, pc, r1
    66bc:	00000000 	andeq	r0, r0, r0
    66c0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    66c4:	4a080023 	bmi	206758 <__Stack_Size+0x206358>
    66c8:	01080023 	tsteq	r8, r3, lsr #32
    66cc:	234a5000 	movtcs	r5, #40960	; 0xa000
    66d0:	236a0800 	cmncs	sl, #0
    66d4:	00040800 	andeq	r0, r4, r0, lsl #16
    66d8:	9f5001f3 	svcls	0x005001f3
	...
    66e4:	08002354 	stmdaeq	r0, {r2, r4, r6, r8, r9, sp}
    66e8:	08002362 	stmdaeq	r0, {r1, r5, r6, r8, r9, sp}
    66ec:	0071000a 	rsbseq	r0, r1, sl
    66f0:	1a8fbf0a 	bne	fe3f6320 <SCS_BASE+0x1e3e8320>
    66f4:	9f273008 	svcls	0x00273008
	...
    6700:	0800236a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sp}
    6704:	0800236c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sp}
    6708:	6c500001 	mrrcvs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    670c:	8c080023 	stchi	0, cr0, [r8], {35}	; 0x23
    6710:	04080023 	streq	r0, [r8], #-35	; 0x23
    6714:	5001f300 	andpl	pc, r1, r0, lsl #6
    6718:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    671c:	00000000 	andeq	r0, r0, r0
    6720:	00237600 	eoreq	r7, r3, r0, lsl #12
    6724:	00238408 	eoreq	r8, r3, r8, lsl #8
    6728:	71000b08 	tstvc	r0, r8, lsl #22
    672c:	bf8f0a00 	svclt	0x008f0a00
    6730:	30000a1a 	andcc	r0, r0, sl, lsl sl
    6734:	00009f27 	andeq	r9, r0, r7, lsr #30
	...
    6744:	00010000 	andeq	r0, r1, r0
    6748:	00000050 	andeq	r0, r0, r0, asr r0
    674c:	00000000 	andeq	r0, r0, r0
    6750:	f3000400 	vshl.u8	d0, d0, d0
    6754:	009f5001 	addseq	r5, pc, r1
	...
    6764:	01000000 	mrseq	r0, (UNDEF: 0)
    6768:	00005000 	andeq	r5, r0, r0
    676c:	00000000 	andeq	r0, r0, r0
    6770:	00040000 	andeq	r0, r4, r0
    6774:	9f5001f3 	svcls	0x005001f3
	...
    6780:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
    6784:	0800238e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sp}
    6788:	8e500001 	cdphi	0, 5, cr0, cr0, cr1, {0}
    678c:	aa080023 	bge	206820 <__Stack_Size+0x206420>
    6790:	04080023 	streq	r0, [r8], #-35	; 0x23
    6794:	5001f300 	andpl	pc, r1, r0, lsl #6
    6798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    67a8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    67b4:	01f30004 	mvnseq	r0, r4
    67b8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    67c8:	00010000 	andeq	r0, r1, r0
    67cc:	00000050 	andeq	r0, r0, r0, asr r0
    67d0:	00000000 	andeq	r0, r0, r0
    67d4:	f3000400 	vshl.u8	d0, d0, d0
    67d8:	009f5001 	addseq	r5, pc, r1
	...
    67e8:	01000000 	mrseq	r0, (UNDEF: 0)
    67ec:	00005000 	andeq	r5, r0, r0
    67f0:	00000000 	andeq	r0, r0, r0
    67f4:	00040000 	andeq	r0, r4, r0
    67f8:	9f5001f3 	svcls	0x005001f3
	...
    680c:	00500001 	subseq	r0, r0, r1
    6810:	00000000 	andeq	r0, r0, r0
    6814:	04000000 	streq	r0, [r0], #-0
    6818:	5001f300 	andpl	pc, r1, r0, lsl #6
    681c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    682c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6838:	01f30004 	mvnseq	r0, r4
    683c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    684c:	00010000 	andeq	r0, r1, r0
    6850:	00000050 	andeq	r0, r0, r0, asr r0
    6854:	00000000 	andeq	r0, r0, r0
    6858:	f3000400 	vshl.u8	d0, d0, d0
    685c:	009f5001 	addseq	r5, pc, r1
	...
    686c:	01000000 	mrseq	r0, (UNDEF: 0)
    6870:	00005000 	andeq	r5, r0, r0
    6874:	00000000 	andeq	r0, r0, r0
    6878:	00040000 	andeq	r0, r4, r0
    687c:	9f5001f3 	svcls	0x005001f3
	...
    6890:	00500001 	subseq	r0, r0, r1
    6894:	00000000 	andeq	r0, r0, r0
    6898:	04000000 	streq	r0, [r0], #-0
    689c:	5001f300 	andpl	pc, r1, r0, lsl #6
    68a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    68b0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    68bc:	01f30004 	mvnseq	r0, r4
    68c0:	00009f50 	andeq	r9, r0, r0, asr pc
    68c4:	00000000 	andeq	r0, r0, r0
    68c8:	23aa0000 			; <UNDEFINED> instruction: 0x23aa0000
    68cc:	23ac0800 			; <UNDEFINED> instruction: 0x23ac0800
    68d0:	00010800 	andeq	r0, r1, r0, lsl #16
    68d4:	0023ac50 	eoreq	sl, r3, r0, asr ip
    68d8:	0023ce08 	eoreq	ip, r3, r8, lsl #28
    68dc:	f3000408 	vshl.u8	d0, d8, d0
    68e0:	009f5001 	addseq	r5, pc, r1
    68e4:	00000000 	andeq	r0, r0, r0
    68e8:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    68ec:	d0080023 	andle	r0, r8, r3, lsr #32
    68f0:	01080023 	tsteq	r8, r3, lsr #32
    68f4:	23d05000 	bicscs	r5, r0, #0
    68f8:	23f20800 	mvnscs	r0, #0
    68fc:	00040800 	andeq	r0, r4, r0, lsl #16
    6900:	9f5001f3 	svcls	0x005001f3
	...
    6914:	00500001 	subseq	r0, r0, r1
    6918:	00000000 	andeq	r0, r0, r0
    691c:	04000000 	streq	r0, [r0], #-0
    6920:	5001f300 	andpl	pc, r1, r0, lsl #6
    6924:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6934:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6940:	01f30004 	mvnseq	r0, r4
    6944:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    6954:	00010000 	andeq	r0, r1, r0
    6958:	00000050 	andeq	r0, r0, r0, asr r0
    695c:	00000000 	andeq	r0, r0, r0
    6960:	f3000400 	vshl.u8	d0, d0, d0
    6964:	009f5001 	addseq	r5, pc, r1
    6968:	00000000 	andeq	r0, r0, r0
    696c:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    6970:	00080023 	andeq	r0, r8, r3, lsr #32
    6974:	01080024 	tsteq	r8, r4, lsr #32
    6978:	24005000 	strcs	r5, [r0], #-0
    697c:	24140800 	ldrcs	r0, [r4], #-2048	; 0x800
    6980:	00040800 	andeq	r0, r4, r0, lsl #16
    6984:	9f5001f3 	svcls	0x005001f3
	...
    6990:	080023f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sp}
    6994:	080023f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sp}
    6998:	f8510001 			; <UNDEFINED> instruction: 0xf8510001
    699c:	14080023 	strne	r0, [r8], #-35	; 0x23
    69a0:	04080024 	streq	r0, [r8], #-36	; 0x24
    69a4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    69a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    69ac:	00000000 	andeq	r0, r0, r0
    69b0:	00241400 	eoreq	r1, r4, r0, lsl #8
    69b4:	00242208 	eoreq	r2, r4, r8, lsl #4
    69b8:	50000108 	andpl	r0, r0, r8, lsl #2
    69bc:	08002422 	stmdaeq	r0, {r1, r5, sl, sp}
    69c0:	08002434 	stmdaeq	r0, {r2, r4, r5, sl, sp}
    69c4:	01f30004 	mvnseq	r0, r4
    69c8:	00009f50 	andeq	r9, r0, r0, asr pc
    69cc:	00000000 	andeq	r0, r0, r0
    69d0:	24140000 	ldrcs	r0, [r4], #-0
    69d4:	24180800 	ldrcs	r0, [r8], #-2048	; 0x800
    69d8:	00010800 	andeq	r0, r1, r0, lsl #16
    69dc:	00241851 	eoreq	r1, r4, r1, asr r8
    69e0:	00243408 	eoreq	r3, r4, r8, lsl #8
    69e4:	f3000408 	vshl.u8	d0, d8, d0
    69e8:	009f5101 	addseq	r5, pc, r1, lsl #2
    69ec:	00000000 	andeq	r0, r0, r0
    69f0:	34000000 	strcc	r0, [r0], #-0
    69f4:	3e080024 	cdpcc	0, 0, cr0, cr8, cr4, {1}
    69f8:	01080024 	tsteq	r8, r4, lsr #32
    69fc:	243e5000 	ldrtcs	r5, [lr], #-0
    6a00:	24500800 	ldrbcs	r0, [r0], #-2048	; 0x800
    6a04:	00040800 	andeq	r0, r4, r0, lsl #16
    6a08:	9f5001f3 	svcls	0x005001f3
	...
    6a14:	08002450 	stmdaeq	r0, {r4, r6, sl, sp}
    6a18:	0800245c 	stmdaeq	r0, {r2, r3, r4, r6, sl, sp}
    6a1c:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    6a20:	6c080024 	stcvs	0, cr0, [r8], {36}	; 0x24
    6a24:	04080024 	streq	r0, [r8], #-36	; 0x24
    6a28:	5001f300 	andpl	pc, r1, r0, lsl #6
    6a2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6a30:	00000000 	andeq	r0, r0, r0
    6a34:	00246c00 	eoreq	r6, r4, r0, lsl #24
    6a38:	00247808 	eoreq	r7, r4, r8, lsl #16
    6a3c:	50000108 	andpl	r0, r0, r8, lsl #2
    6a40:	08002478 	stmdaeq	r0, {r3, r4, r5, r6, sl, sp}
    6a44:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
    6a48:	01f30004 	mvnseq	r0, r4
    6a4c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    6a5c:	00010000 	andeq	r0, r1, r0
    6a60:	00000051 	andeq	r0, r0, r1, asr r0
    6a64:	00000000 	andeq	r0, r0, r0
    6a68:	f3000400 	vshl.u8	d0, d0, d0
    6a6c:	009f5101 	addseq	r5, pc, r1, lsl #2
    6a70:	00000000 	andeq	r0, r0, r0
    6a74:	01000000 	mrseq	r0, (UNDEF: 0)
    6a78:	00005100 	andeq	r5, r0, r0, lsl #2
    6a7c:	00000000 	andeq	r0, r0, r0
    6a80:	00040000 	andeq	r0, r4, r0
    6a84:	9f5101f3 	svcls	0x005101f3
	...
    6a98:	00530001 	subseq	r0, r3, r1
    6a9c:	00000000 	andeq	r0, r0, r0
    6aa0:	01000000 	mrseq	r0, (UNDEF: 0)
    6aa4:	00005300 	andeq	r5, r0, r0, lsl #6
    6aa8:	00000000 	andeq	r0, r0, r0
    6aac:	24880000 	strcs	r0, [r8], #0
    6ab0:	24940800 	ldrcs	r0, [r4], #2048	; 0x800
    6ab4:	00010800 	andeq	r0, r1, r0, lsl #16
    6ab8:	00249450 	eoreq	r9, r4, r0, asr r4
    6abc:	0024c408 	eoreq	ip, r4, r8, lsl #8
    6ac0:	f3000408 	vshl.u8	d0, d8, d0
    6ac4:	009f5001 	addseq	r5, pc, r1
    6ac8:	00000000 	andeq	r0, r0, r0
    6acc:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    6ad0:	a0080024 	andge	r0, r8, r4, lsr #32
    6ad4:	01080024 	tsteq	r8, r4, lsr #32
    6ad8:	24a05100 	strtcs	r5, [r0], #256	; 0x100
    6adc:	24ae0800 	strtcs	r0, [lr], #2048	; 0x800
    6ae0:	00040800 	andeq	r0, r4, r0, lsl #16
    6ae4:	9f5101f3 	svcls	0x005101f3
    6ae8:	080024ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, sl, sp}
    6aec:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
    6af0:	b8510001 	ldmdalt	r1, {r0}^
    6af4:	c4080024 	strgt	r0, [r8], #-36	; 0x24
    6af8:	04080024 	streq	r0, [r8], #-36	; 0x24
    6afc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    6b00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6b04:	00000000 	andeq	r0, r0, r0
    6b08:	00249e00 	eoreq	r9, r4, r0, lsl #28
    6b0c:	0024ae08 	eoreq	sl, r4, r8, lsl #28
    6b10:	53000108 	movwpl	r0, #264	; 0x108
    6b14:	080024b0 	stmdaeq	r0, {r4, r5, r7, sl, sp}
    6b18:	080024b8 	stmdaeq	r0, {r3, r4, r5, r7, sl, sp}
    6b1c:	00530001 	subseq	r0, r3, r1
	...
    6b2c:	01000000 	mrseq	r0, (UNDEF: 0)
    6b30:	00005000 	andeq	r5, r0, r0
    6b34:	00000000 	andeq	r0, r0, r0
    6b38:	00040000 	andeq	r0, r4, r0
    6b3c:	9f5001f3 	svcls	0x005001f3
	...
    6b48:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
    6b4c:	080024d0 	stmdaeq	r0, {r4, r6, r7, sl, sp}
    6b50:	d0500001 	subsle	r0, r0, r1
    6b54:	e4080024 	str	r0, [r8], #-36	; 0x24
    6b58:	04080024 	streq	r0, [r8], #-36	; 0x24
    6b5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    6b60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6b70:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    6b7c:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    6b80:	00000008 	andeq	r0, r0, r8
	...
    6b90:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6b9c:	01f30004 	mvnseq	r0, r4
    6ba0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    6bb0:	00010000 	andeq	r0, r1, r0
    6bb4:	00000051 	andeq	r0, r0, r1, asr r0
    6bb8:	00000000 	andeq	r0, r0, r0
    6bbc:	f3000400 	vshl.u8	d0, d0, d0
    6bc0:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    6bd0:	01000000 	mrseq	r0, (UNDEF: 0)
    6bd4:	00005200 	andeq	r5, r0, r0, lsl #4
    6bd8:	00000000 	andeq	r0, r0, r0
    6bdc:	00040000 	andeq	r0, r4, r0
    6be0:	9f5201f3 	svcls	0x005201f3
	...
    6bf4:	00500001 	subseq	r0, r0, r1
    6bf8:	00000000 	andeq	r0, r0, r0
    6bfc:	04000000 	streq	r0, [r0], #-0
    6c00:	5001f300 	andpl	pc, r1, r0, lsl #6
    6c04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6c14:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6c20:	01f30004 	mvnseq	r0, r4
    6c24:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    6c34:	00010000 	andeq	r0, r1, r0
    6c38:	00000050 	andeq	r0, r0, r0, asr r0
    6c3c:	00000000 	andeq	r0, r0, r0
    6c40:	f3000400 	vshl.u8	d0, d0, d0
    6c44:	009f5001 	addseq	r5, pc, r1
	...
    6c54:	01000000 	mrseq	r0, (UNDEF: 0)
    6c58:	00005100 	andeq	r5, r0, r0, lsl #2
    6c5c:	00000000 	andeq	r0, r0, r0
    6c60:	00040000 	andeq	r0, r4, r0
    6c64:	9f5101f3 	svcls	0x005101f3
	...
    6c78:	00500001 	subseq	r0, r0, r1
    6c7c:	00000000 	andeq	r0, r0, r0
    6c80:	04000000 	streq	r0, [r0], #-0
    6c84:	5001f300 	andpl	pc, r1, r0, lsl #6
    6c88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    6c98:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6ca4:	01f30004 	mvnseq	r0, r4
    6ca8:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    6cb8:	00020000 	andeq	r0, r2, r0
    6cbc:	0000007d 	andeq	r0, r0, sp, ror r0
    6cc0:	00000000 	andeq	r0, r0, r0
    6cc4:	00020000 	andeq	r0, r2, r0
    6cc8:	0000087d 	andeq	r0, r0, sp, ror r8
	...
    6cd8:	00010000 	andeq	r0, r1, r0
    6cdc:	00000050 	andeq	r0, r0, r0, asr r0
    6ce0:	00000000 	andeq	r0, r0, r0
    6ce4:	f3000400 	vshl.u8	d0, d0, d0
    6ce8:	009f5001 	addseq	r5, pc, r1
    6cec:	00000000 	andeq	r0, r0, r0
    6cf0:	01000000 	mrseq	r0, (UNDEF: 0)
    6cf4:	00005000 	andeq	r5, r0, r0
    6cf8:	00000000 	andeq	r0, r0, r0
    6cfc:	00040000 	andeq	r0, r4, r0
    6d00:	9f5001f3 	svcls	0x005001f3
	...
    6d0c:	00500001 	subseq	r0, r0, r1
	...
    6d1c:	01000000 	mrseq	r0, (UNDEF: 0)
    6d20:	00005100 	andeq	r5, r0, r0, lsl #2
    6d24:	00000000 	andeq	r0, r0, r0
    6d28:	00040000 	andeq	r0, r4, r0
    6d2c:	9f5101f3 	svcls	0x005101f3
	...
    6d38:	00510001 	subseq	r0, r1, r1
    6d3c:	00000000 	andeq	r0, r0, r0
    6d40:	04000000 	streq	r0, [r0], #-0
    6d44:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    6d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6d4c:	00000000 	andeq	r0, r0, r0
    6d50:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6d64:	00520001 	subseq	r0, r2, r1
    6d68:	00000000 	andeq	r0, r0, r0
    6d6c:	04000000 	streq	r0, [r0], #-0
    6d70:	5201f300 	andpl	pc, r1, #0
    6d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6d78:	00000000 	andeq	r0, r0, r0
    6d7c:	52000100 	andpl	r0, r0, #0
	...
    6d88:	01f30004 	mvnseq	r0, r4
    6d8c:	00009f52 	andeq	r9, r0, r2, asr pc
    6d90:	00000000 	andeq	r0, r0, r0
    6d94:	00010000 	andeq	r0, r1, r0
    6d98:	00000052 	andeq	r0, r0, r2, asr r0
	...
    6da8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6dbc:	00530001 	subseq	r0, r3, r1
    6dc0:	00000000 	andeq	r0, r0, r0
    6dc4:	03000000 	movweq	r0, #0
    6dc8:	9f017300 	svcls	0x00017300
	...
    6dd4:	00530001 	subseq	r0, r3, r1
    6dd8:	00000000 	andeq	r0, r0, r0
    6ddc:	01000000 	mrseq	r0, (UNDEF: 0)
    6de0:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    6df0:	00010000 	andeq	r0, r1, r0
    6df4:	00000053 	andeq	r0, r0, r3, asr r0
    6df8:	00000000 	andeq	r0, r0, r0
    6dfc:	53000100 	movwpl	r0, #256	; 0x100
	...
    6e10:	00510001 	subseq	r0, r1, r1
    6e14:	00000000 	andeq	r0, r0, r0
    6e18:	01000000 	mrseq	r0, (UNDEF: 0)
    6e1c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    6e2c:	00010000 	andeq	r0, r1, r0
    6e30:	00000050 	andeq	r0, r0, r0, asr r0
    6e34:	00000000 	andeq	r0, r0, r0
    6e38:	f3000400 	vshl.u8	d0, d0, d0
    6e3c:	009f5001 	addseq	r5, pc, r1
    6e40:	00000000 	andeq	r0, r0, r0
    6e44:	01000000 	mrseq	r0, (UNDEF: 0)
    6e48:	00005000 	andeq	r5, r0, r0
    6e4c:	00000000 	andeq	r0, r0, r0
    6e50:	00040000 	andeq	r0, r4, r0
    6e54:	9f5001f3 	svcls	0x005001f3
	...
    6e68:	00510001 	subseq	r0, r1, r1
    6e6c:	00000000 	andeq	r0, r0, r0
    6e70:	04000000 	streq	r0, [r0], #-0
    6e74:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    6e78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6e7c:	00000000 	andeq	r0, r0, r0
    6e80:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6e8c:	01f30004 	mvnseq	r0, r4
    6e90:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    6ea0:	00010000 	andeq	r0, r1, r0
    6ea4:	00000052 	andeq	r0, r0, r2, asr r0
    6ea8:	00000000 	andeq	r0, r0, r0
    6eac:	f3000400 	vshl.u8	d0, d0, d0
    6eb0:	009f5201 	addseq	r5, pc, r1, lsl #4
    6eb4:	00000000 	andeq	r0, r0, r0
    6eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    6ebc:	00005200 	andeq	r5, r0, r0, lsl #4
    6ec0:	00000000 	andeq	r0, r0, r0
    6ec4:	00040000 	andeq	r0, r4, r0
    6ec8:	9f5201f3 	svcls	0x005201f3
	...
    6ed4:	00520001 	subseq	r0, r2, r1
	...
    6ee4:	01000000 	mrseq	r0, (UNDEF: 0)
    6ee8:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    6ef8:	00010000 	andeq	r0, r1, r0
    6efc:	00000053 	andeq	r0, r0, r3, asr r0
    6f00:	00000000 	andeq	r0, r0, r0
    6f04:	73000300 	movwvc	r0, #768	; 0x300
    6f08:	00009f01 	andeq	r9, r0, r1, lsl #30
    6f0c:	00000000 	andeq	r0, r0, r0
    6f10:	00010000 	andeq	r0, r1, r0
    6f14:	00000053 	andeq	r0, r0, r3, asr r0
    6f18:	00000000 	andeq	r0, r0, r0
    6f1c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6f30:	00500001 	subseq	r0, r0, r1
    6f34:	00000000 	andeq	r0, r0, r0
    6f38:	04000000 	streq	r0, [r0], #-0
    6f3c:	5001f300 	andpl	pc, r1, r0, lsl #6
    6f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6f44:	00000000 	andeq	r0, r0, r0
    6f48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    6f54:	01f30004 	mvnseq	r0, r4
    6f58:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    6f68:	00010000 	andeq	r0, r1, r0
    6f6c:	00000051 	andeq	r0, r0, r1, asr r0
    6f70:	00000000 	andeq	r0, r0, r0
    6f74:	f3000400 	vshl.u8	d0, d0, d0
    6f78:	009f5101 	addseq	r5, pc, r1, lsl #2
    6f7c:	00000000 	andeq	r0, r0, r0
    6f80:	01000000 	mrseq	r0, (UNDEF: 0)
    6f84:	00005100 	andeq	r5, r0, r0, lsl #2
    6f88:	00000000 	andeq	r0, r0, r0
    6f8c:	00040000 	andeq	r0, r4, r0
    6f90:	9f5101f3 	svcls	0x005101f3
	...
    6fa4:	00520001 	subseq	r0, r2, r1
    6fa8:	00000000 	andeq	r0, r0, r0
    6fac:	04000000 	streq	r0, [r0], #-0
    6fb0:	5201f300 	andpl	pc, r1, #0
    6fb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    6fb8:	00000000 	andeq	r0, r0, r0
    6fbc:	52000100 	andpl	r0, r0, #0
	...
    6fc8:	01f30004 	mvnseq	r0, r4
    6fcc:	00009f52 	andeq	r9, r0, r2, asr pc
    6fd0:	00000000 	andeq	r0, r0, r0
    6fd4:	00010000 	andeq	r0, r1, r0
    6fd8:	00000052 	andeq	r0, r0, r2, asr r0
	...
    6fe8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    6ffc:	00530001 	subseq	r0, r3, r1
    7000:	00000000 	andeq	r0, r0, r0
    7004:	03000000 	movweq	r0, #0
    7008:	9f017300 	svcls	0x00017300
	...
    7014:	00530001 	subseq	r0, r3, r1
    7018:	00000000 	andeq	r0, r0, r0
    701c:	01000000 	mrseq	r0, (UNDEF: 0)
    7020:	00005000 	andeq	r5, r0, r0
	...
    7030:	00010000 	andeq	r0, r1, r0
    7034:	00000050 	andeq	r0, r0, r0, asr r0
    7038:	00000000 	andeq	r0, r0, r0
    703c:	f3000400 	vshl.u8	d0, d0, d0
    7040:	009f5001 	addseq	r5, pc, r1
	...
    7050:	01000000 	mrseq	r0, (UNDEF: 0)
    7054:	00005000 	andeq	r5, r0, r0
    7058:	00000000 	andeq	r0, r0, r0
    705c:	00040000 	andeq	r0, r4, r0
    7060:	9f5001f3 	svcls	0x005001f3
	...
    7074:	00500001 	subseq	r0, r0, r1
    7078:	00000000 	andeq	r0, r0, r0
    707c:	04000000 	streq	r0, [r0], #-0
    7080:	5001f300 	andpl	pc, r1, r0, lsl #6
    7084:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    7094:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    70a0:	01f30004 	mvnseq	r0, r4
    70a4:	00009f50 	andeq	r9, r0, r0, asr pc
    70a8:	00000000 	andeq	r0, r0, r0
    70ac:	00010000 	andeq	r0, r1, r0
    70b0:	00000050 	andeq	r0, r0, r0, asr r0
    70b4:	00000000 	andeq	r0, r0, r0
    70b8:	f3000400 	vshl.u8	d0, d0, d0
    70bc:	009f5001 	addseq	r5, pc, r1
	...
    70cc:	01000000 	mrseq	r0, (UNDEF: 0)
    70d0:	00005100 	andeq	r5, r0, r0, lsl #2
    70d4:	00000000 	andeq	r0, r0, r0
    70d8:	00040000 	andeq	r0, r4, r0
    70dc:	9f5101f3 	svcls	0x005101f3
	...
    70e8:	00510001 	subseq	r0, r1, r1
    70ec:	00000000 	andeq	r0, r0, r0
    70f0:	04000000 	streq	r0, [r0], #-0
    70f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    70f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    7108:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    7114:	01f30004 	mvnseq	r0, r4
    7118:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    7128:	000e0000 	andeq	r0, lr, r0
    712c:	ff080070 			; <UNDEFINED> instruction: 0xff080070
    7130:	7124381a 	teqvc	r4, sl, lsl r8
    7134:	1aff0800 	bne	fffc913c <SCS_BASE+0x1ffbb13c>
    7138:	00009f21 	andeq	r9, r0, r1, lsr #30
    713c:	00000000 	andeq	r0, r0, r0
    7140:	000f0000 	andeq	r0, pc, r0
    7144:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    7148:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    714c:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    7150:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    7154:	00000000 	andeq	r0, r0, r0
    7158:	e4000000 	str	r0, [r0], #-0
    715c:	e8080024 	stmda	r8, {r2, r5}
    7160:	01080024 	tsteq	r8, r4, lsr #32
    7164:	24e85000 	strbtcs	r5, [r8], #0
    7168:	24ee0800 	strbtcs	r0, [lr], #2048	; 0x800
    716c:	00040800 	andeq	r0, r4, r0, lsl #16
    7170:	9f5001f3 	svcls	0x005001f3
	...
    717c:	080024e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, sp}
    7180:	080024e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, sp}
    7184:	00500001 	subseq	r0, r0, r1
    7188:	00000000 	andeq	r0, r0, r0
    718c:	e4000000 	str	r0, [r0], #-0
    7190:	e8080024 	stmda	r8, {r2, r5}
    7194:	0d080024 	stceq	0, cr0, [r8, #-144]	; 0xffffff70
    7198:	38007000 	stmdacc	r0, {ip, sp, lr}
    719c:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    71a0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    71a4:	00009f21 	andeq	r9, r0, r1, lsr #30
    71a8:	00000000 	andeq	r0, r0, r0
    71ac:	25100000 	ldrcs	r0, [r0, #-0]
    71b0:	25120800 	ldrcs	r0, [r2, #-2048]	; 0x800
    71b4:	00020800 	andeq	r0, r2, r0, lsl #16
    71b8:	2512007d 	ldrcs	r0, [r2, #-125]	; 0x7d
    71bc:	25340800 	ldrcs	r0, [r4, #-2048]!	; 0x800
    71c0:	00020800 	andeq	r0, r2, r0, lsl #16
    71c4:	0000107d 	andeq	r1, r0, sp, ror r0
    71c8:	00000000 	andeq	r0, r0, r0
    71cc:	25100000 	ldrcs	r0, [r0, #-0]
    71d0:	25180800 	ldrcs	r0, [r8, #-2048]	; 0x800
    71d4:	00010800 	andeq	r0, r1, r0, lsl #16
    71d8:	00251850 	eoreq	r1, r5, r0, asr r8
    71dc:	00253408 	eoreq	r3, r5, r8, lsl #8
    71e0:	f3000408 	vshl.u8	d0, d8, d0
    71e4:	009f5001 	addseq	r5, pc, r1
    71e8:	00000000 	andeq	r0, r0, r0
    71ec:	10000000 	andne	r0, r0, r0
    71f0:	1d080025 	stcne	0, cr0, [r8, #-148]	; 0xffffff6c
    71f4:	01080025 	tsteq	r8, r5, lsr #32
    71f8:	251d5100 	ldrcs	r5, [sp, #-256]	; 0x100
    71fc:	25340800 	ldrcs	r0, [r4, #-2048]!	; 0x800
    7200:	00010800 	andeq	r0, r1, r0, lsl #16
    7204:	00000056 	andeq	r0, r0, r6, asr r0
    7208:	00000000 	andeq	r0, r0, r0
    720c:	00251000 	eoreq	r1, r5, r0
    7210:	00252008 	eoreq	r2, r5, r8
    7214:	30000208 	andcc	r0, r0, r8, lsl #4
    7218:	0025209f 	mlaeq	r5, pc, r0, r2	; <UNPREDICTABLE>
    721c:	00252208 	eoreq	r2, r5, r8, lsl #4
    7220:	70000708 	andvc	r0, r0, r8, lsl #14
    7224:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    7228:	25229f1a 	strcs	r9, [r2, #-3866]!	; 0xf1a
    722c:	25340800 	ldrcs	r0, [r4, #-2048]!	; 0x800
    7230:	00070800 	andeq	r0, r7, r0, lsl #16
    7234:	ff0a0074 			; <UNDEFINED> instruction: 0xff0a0074
    7238:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    723c:	00000000 	andeq	r0, r0, r0
    7240:	34000000 	strcc	r0, [r0], #-0
    7244:	36080025 	strcc	r0, [r8], -r5, lsr #32
    7248:	02080025 	andeq	r0, r8, #37	; 0x25
    724c:	36007d00 	strcc	r7, [r0], -r0, lsl #26
    7250:	c0080025 	andgt	r0, r8, r5, lsr #32
    7254:	02080026 	andeq	r0, r8, #38	; 0x26
    7258:	00187d00 	andseq	r7, r8, r0, lsl #26
    725c:	00000000 	andeq	r0, r0, r0
    7260:	3c000000 	stccc	0, cr0, [r0], {-0}
    7264:	ae080025 	cdpge	0, 0, cr0, cr8, cr5, {1}
    7268:	02080025 	andeq	r0, r8, #37	; 0x25
    726c:	ae6e9100 	lgngee	f1, f0
    7270:	ce080025 	cdpgt	0, 0, cr0, cr8, cr5, {1}
    7274:	01080025 	tsteq	r8, r5, lsr #32
    7278:	25ce5300 	strbcs	r5, [lr, #768]	; 0x300
    727c:	25d40800 	ldrbcs	r0, [r4, #2048]	; 0x800
    7280:	00010800 	andeq	r0, r1, r0, lsl #16
    7284:	0025d451 	eoreq	sp, r5, r1, asr r4
    7288:	00264608 	eoreq	r4, r6, r8, lsl #12
    728c:	53000108 	movwpl	r0, #264	; 0x108
    7290:	08002646 	stmdaeq	r0, {r1, r2, r6, r9, sl, sp}
    7294:	08002650 	stmdaeq	r0, {r4, r6, r9, sl, sp}
    7298:	50500001 	subspl	r0, r0, r1
    729c:	68080026 	stmdavs	r8, {r1, r2, r5}
    72a0:	01080026 	tsteq	r8, r6, lsr #32
    72a4:	26685100 	strbtcs	r5, [r8], -r0, lsl #2
    72a8:	26c00800 	strbcs	r0, [r0], r0, lsl #16
    72ac:	00020800 	andeq	r0, r2, r0, lsl #16
    72b0:	00006e91 	muleq	r0, r1, lr
    72b4:	00000000 	andeq	r0, r0, r0
    72b8:	257e0000 	ldrbcs	r0, [lr, #-0]!
    72bc:	258a0800 	strcs	r0, [sl, #2048]	; 0x800
    72c0:	00070800 	andeq	r0, r7, r0, lsl #16
    72c4:	200a0072 	andcs	r0, sl, r2, ror r0
    72c8:	8a9f2720 	bhi	fe7d0f50 <SCS_BASE+0x1e7c2f50>
    72cc:	8e080025 	cdphi	0, 0, cr0, cr8, cr5, {1}
    72d0:	06080025 	streq	r0, [r8], -r5, lsr #32
    72d4:	08007000 	stmdaeq	r0, {ip, sp, lr}
    72d8:	8e9f2720 	cdphi	7, 9, cr2, cr15, cr0, {1}
    72dc:	96080025 	strls	r0, [r8], -r5, lsr #32
    72e0:	01080025 	tsteq	r8, r5, lsr #32
    72e4:	00005100 	andeq	r5, r0, r0, lsl #2
    72e8:	00000000 	andeq	r0, r0, r0
    72ec:	25f40000 	ldrbcs	r0, [r4, #0]!
    72f0:	26380800 	ldrtcs	r0, [r8], -r0, lsl #16
    72f4:	00010800 	andeq	r0, r1, r0, lsl #16
    72f8:	00000053 	andeq	r0, r0, r3, asr r0
	...
    7308:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    7314:	7d000200 	sfmvc	f0, 4, [r0, #-0]
    7318:	00000008 	andeq	r0, r0, r8
	...
    7328:	30000200 	andcc	r0, r0, r0, lsl #4
    732c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    7330:	00000000 	andeq	r0, r0, r0
    7334:	71000700 	tstvc	r0, r0, lsl #14
    7338:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    733c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    7340:	00000000 	andeq	r0, r0, r0
    7344:	00070000 	andeq	r0, r7, r0
    7348:	ff0a0071 			; <UNDEFINED> instruction: 0xff0a0071
    734c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    7350:	00000000 	andeq	r0, r0, r0
    7354:	02000000 	andeq	r0, r0, #0
    7358:	009f3000 	addseq	r3, pc, r0
    735c:	00000000 	andeq	r0, r0, r0
    7360:	Address 0x0000000000007360 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
       8:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
       c:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
      14:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      1c:	08000224 	stmdaeq	r0, {r2, r5, r9}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	00000001 	andeq	r0, r0, r1

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      24:	00000001 	andeq	r0, r0, r1
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      28:	00000001 	andeq	r0, r0, r1
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	08000224 	stmdaeq	r0, {r2, r5, r9}
      34:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
      38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
      48:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
      4c:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	0800028e 	stmdaeq	r0, {r1, r2, r3, r7, r9}
      54:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
      58:	080002a2 	stmdaeq	r0, {r1, r5, r7, r9}
      5c:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
      60:	00000001 	andeq	r0, r0, r1
      64:	00000001 	andeq	r0, r0, r1
      68:	080002b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9}
      6c:	080002c8 	stmdaeq	r0, {r3, r6, r7, r9}
      70:	00000001 	andeq	r0, r0, r1
      74:	00000001 	andeq	r0, r0, r1
      78:	00000001 	andeq	r0, r0, r1
      7c:	00000001 	andeq	r0, r0, r1
      80:	00000001 	andeq	r0, r0, r1
      84:	00000001 	andeq	r0, r0, r1
      88:	00000001 	andeq	r0, r0, r1
      8c:	00000001 	andeq	r0, r0, r1
      90:	080002c8 	stmdaeq	r0, {r3, r6, r7, r9}
      94:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
      98:	080002f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9}
      9c:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
      a0:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      a4:	08000342 	stmdaeq	r0, {r1, r6, r8, r9}
      a8:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      ac:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
      break; 
      
    default:
      break;
  }
}
      b0:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b4:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
      b8:	080007cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl}
      bc:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
      c0:	08000858 	stmdaeq	r0, {r3, r4, r6, fp}
      c4:	0800099c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp}
      c8:	0800099c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp}
      cc:	08000a16 	stmdaeq	r0, {r1, r2, r4, r9, fp}
      d0:	08000a18 	stmdaeq	r0, {r3, r4, r9, fp}
      d4:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
	...
      e0:	08000ae0 	stmdaeq	r0, {r5, r6, r7, r9, fp}
      e4:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
      e8:	08000ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp}
      ec:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
      f0:	08000ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp}
      f4:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
      f8:	08000ae6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, fp}
      fc:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
     100:	08000ae8 	stmdaeq	r0, {r3, r5, r6, r7, r9, fp}
     104:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
     108:	08000aea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, fp}
     10c:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
     110:	08000aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp}
     114:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
     118:	08000aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp}
     11c:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
     120:	08000af0 	stmdaeq	r0, {r4, r5, r6, r7, r9, fp}
     124:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
     128:	08000b04 	stmdaeq	r0, {r2, r8, r9, fp}
     12c:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
     130:	08000b06 	stmdaeq	r0, {r1, r2, r8, r9, fp}
     134:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
     138:	08000b08 	stmdaeq	r0, {r3, r8, r9, fp}
     13c:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
     140:	08000b0a 	stmdaeq	r0, {r1, r3, r8, r9, fp}
     144:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
     148:	08000b0c 	stmdaeq	r0, {r2, r3, r8, r9, fp}
     14c:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
     150:	08000b0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, fp}
     154:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
     158:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
     15c:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
     160:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
     164:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     168:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     16c:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     170:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     174:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     178:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     17c:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     180:	00000001 	andeq	r0, r0, r1
     184:	00000001 	andeq	r0, r0, r1
     188:	00000001 	andeq	r0, r0, r1
     18c:	00000001 	andeq	r0, r0, r1
     190:	00000001 	andeq	r0, r0, r1
     194:	00000001 	andeq	r0, r0, r1
     198:	00000001 	andeq	r0, r0, r1
     19c:	00000001 	andeq	r0, r0, r1
     1a0:	00000001 	andeq	r0, r0, r1
     1a4:	00000001 	andeq	r0, r0, r1
     1a8:	00000001 	andeq	r0, r0, r1
     1ac:	00000001 	andeq	r0, r0, r1
     1b0:	00000001 	andeq	r0, r0, r1
     1b4:	00000001 	andeq	r0, r0, r1
     1b8:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     1bc:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     1c0:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     1c4:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     1c8:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     1cc:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     1d0:	08000b22 	stmdaeq	r0, {r1, r5, r8, r9, fp}
     1d4:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     1d8:	08000b24 	stmdaeq	r0, {r2, r5, r8, r9, fp}
     1dc:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
     1e0:	08000b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp}
     1e4:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
     1e8:	08000b28 	stmdaeq	r0, {r3, r5, r8, r9, fp}
     1ec:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
     1f0:	08000b2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, fp}
     1f4:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
     1f8:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
     1fc:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
     200:	08000b2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, fp}
     204:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     208:	08000b30 	stmdaeq	r0, {r4, r5, r8, r9, fp}
     20c:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
     210:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
     214:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
     218:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
     21c:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
     220:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
     224:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
     228:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
     22c:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     230:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     234:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
     238:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
     23c:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
     240:	08000b50 	stmdaeq	r0, {r4, r6, r8, r9, fp}
     244:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
     248:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
     24c:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
     250:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
     254:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
     258:	08000b88 	stmdaeq	r0, {r3, r7, r8, r9, fp}
     25c:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
     260:	08000bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp}
     264:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
     268:	08000bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp}
     26c:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
     270:	08000bc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp}
     274:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
     278:	08000bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp}
     27c:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     280:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
     284:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
     288:	08000bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp}
     28c:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
     290:	08000bd0 	stmdaeq	r0, {r4, r6, r7, r8, r9, fp}
     294:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
     298:	08000bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp}
     29c:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
     2a0:	08000bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp}
     2a4:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
     2a8:	08000bd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, fp}
     2ac:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
     2b0:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
     2b4:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
     2b8:	08000bda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, fp}
     2bc:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
     2c0:	08000bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp}
     2c4:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
     2c8:	08000bde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, r9, fp}
     2cc:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
     2d0:	08000be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp}
     2d4:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
     2d8:	08000be2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, fp}
     2dc:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
     2e0:	08000be4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp}
     2e4:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
     2e8:	08000be6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, fp}
     2ec:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
     2f0:	08000be8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, fp}
     2f4:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
     2f8:	08000bea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, fp}
     2fc:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
     300:	08000bec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, fp}
     304:	08000bee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, fp}
	...
     310:	08000c1e 	stmdaeq	r0, {r1, r2, r3, r4, sl, fp}
     314:	08000c86 	stmdaeq	r0, {r1, r2, r7, sl, fp}
     318:	08000c88 	stmdaeq	r0, {r3, r7, sl, fp}
     31c:	08000caa 	stmdaeq	r0, {r1, r3, r5, r7, sl, fp}
     320:	08000cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp}
     324:	08000cb4 	stmdaeq	r0, {r2, r4, r5, r7, sl, fp}
	...
     330:	08000bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp}
     334:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
     338:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
     33c:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
     340:	08000cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp}
     344:	08000d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp}
     348:	00000001 	andeq	r0, r0, r1
     34c:	00000001 	andeq	r0, r0, r1
	...
     358:	08000d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp}
     35c:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
	...
     368:	08000de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp}
     36c:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
     370:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
     374:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
     378:	08000e04 	stmdaeq	r0, {r2, r9, sl, fp}
     37c:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
     380:	08000e18 	stmdaeq	r0, {r3, r4, r9, sl, fp}
     384:	08000e1a 	stmdaeq	r0, {r1, r3, r4, r9, sl, fp}
     388:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
     38c:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
     390:	08000e78 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, fp}
     394:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
     398:	08000e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp}
     39c:	08000eaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, fp}
     3a0:	08000eac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp}
     3a4:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     3a8:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     3ac:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
     3b0:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
     3b4:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
     3b8:	08000f10 	stmdaeq	r0, {r4, r8, r9, sl, fp}
     3bc:	08000f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp}
     3c0:	08000f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp}
     3c4:	08000f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp}
     3c8:	08000f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp}
     3cc:	08001008 	stmdaeq	r0, {r3, ip}
     3d0:	08001008 	stmdaeq	r0, {r3, ip}
     3d4:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
	...
     3e0:	08001092 	stmdaeq	r0, {r1, r4, r7, ip}
     3e4:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
     3e8:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
     3ec:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
	...
     3f8:	08001092 	stmdaeq	r0, {r1, r4, r7, ip}
     3fc:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
     400:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
     404:	0800109c 	stmdaeq	r0, {r2, r3, r4, r7, ip}
	...
     410:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
     414:	08001056 	stmdaeq	r0, {r1, r2, r4, r6, ip}
     418:	08001058 	stmdaeq	r0, {r3, r4, r6, ip}
     41c:	08001090 	stmdaeq	r0, {r4, r7, ip}
     420:	00000001 	andeq	r0, r0, r1
     424:	00000001 	andeq	r0, r0, r1
     428:	08001090 	stmdaeq	r0, {r4, r7, ip}
     42c:	080010ac 	stmdaeq	r0, {r2, r3, r5, r7, ip}
     430:	080010ac 	stmdaeq	r0, {r2, r3, r5, r7, ip}
     434:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
     438:	080010d0 	stmdaeq	r0, {r4, r6, r7, ip}
     43c:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
     440:	080010d4 	stmdaeq	r0, {r2, r4, r6, r7, ip}
     444:	08001110 	stmdaeq	r0, {r4, r8, ip}
     448:	08001110 	stmdaeq	r0, {r4, r8, ip}
     44c:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
	...
     458:	08001138 	stmdaeq	r0, {r3, r4, r5, r8, ip}
     45c:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
     460:	00000001 	andeq	r0, r0, r1
     464:	00000001 	andeq	r0, r0, r1
     468:	08001150 	stmdaeq	r0, {r4, r6, r8, ip}
     46c:	08001168 	stmdaeq	r0, {r3, r5, r6, r8, ip}
     470:	08001168 	stmdaeq	r0, {r3, r5, r6, r8, ip}
     474:	08001180 	stmdaeq	r0, {r7, r8, ip}
     478:	08001180 	stmdaeq	r0, {r7, r8, ip}
     47c:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
     480:	00000001 	andeq	r0, r0, r1
     484:	00000001 	andeq	r0, r0, r1
     488:	00000001 	andeq	r0, r0, r1
     48c:	00000001 	andeq	r0, r0, r1
     490:	00000001 	andeq	r0, r0, r1
     494:	00000001 	andeq	r0, r0, r1
     498:	00000001 	andeq	r0, r0, r1
     49c:	00000001 	andeq	r0, r0, r1
     4a0:	00000001 	andeq	r0, r0, r1
     4a4:	00000001 	andeq	r0, r0, r1
     4a8:	00000001 	andeq	r0, r0, r1
     4ac:	00000001 	andeq	r0, r0, r1
     4b0:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
     4b4:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
     4b8:	0800119c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip}
     4bc:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
     4c0:	080011c4 	stmdaeq	r0, {r2, r6, r7, r8, ip}
     4c4:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
     4c8:	00000001 	andeq	r0, r0, r1
     4cc:	00000001 	andeq	r0, r0, r1
     4d0:	00000001 	andeq	r0, r0, r1
     4d4:	00000001 	andeq	r0, r0, r1
     4d8:	00000001 	andeq	r0, r0, r1
     4dc:	00000001 	andeq	r0, r0, r1
     4e0:	00000001 	andeq	r0, r0, r1
     4e4:	00000001 	andeq	r0, r0, r1
     4e8:	00000001 	andeq	r0, r0, r1
     4ec:	00000001 	andeq	r0, r0, r1
     4f0:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
     4f4:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
     4f8:	00000001 	andeq	r0, r0, r1
     4fc:	00000001 	andeq	r0, r0, r1
     500:	00000001 	andeq	r0, r0, r1
     504:	00000001 	andeq	r0, r0, r1
     508:	08001244 	stmdaeq	r0, {r2, r6, r9, ip}
     50c:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
	...
     518:	08001284 	stmdaeq	r0, {r2, r7, r9, ip}
     51c:	08001290 	stmdaeq	r0, {r4, r7, r9, ip}
     520:	08001290 	stmdaeq	r0, {r4, r7, r9, ip}
     524:	0800129c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip}
     528:	0800129c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip}
     52c:	080012a8 	stmdaeq	r0, {r3, r5, r7, r9, ip}
     530:	00000001 	andeq	r0, r0, r1
     534:	00000001 	andeq	r0, r0, r1
     538:	00000001 	andeq	r0, r0, r1
     53c:	00000001 	andeq	r0, r0, r1
     540:	00000001 	andeq	r0, r0, r1
     544:	00000001 	andeq	r0, r0, r1
	...
     550:	00000001 	andeq	r0, r0, r1
     554:	00000001 	andeq	r0, r0, r1
     558:	00000001 	andeq	r0, r0, r1
     55c:	00000001 	andeq	r0, r0, r1
     560:	080012a8 	stmdaeq	r0, {r3, r5, r7, r9, ip}
     564:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
     568:	00000001 	andeq	r0, r0, r1
     56c:	00000001 	andeq	r0, r0, r1
     570:	08001348 	stmdaeq	r0, {r3, r6, r8, r9, ip}
     574:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
     578:	00000001 	andeq	r0, r0, r1
     57c:	00000001 	andeq	r0, r0, r1
     580:	00000001 	andeq	r0, r0, r1
     584:	00000001 	andeq	r0, r0, r1
     588:	00000001 	andeq	r0, r0, r1
     58c:	00000001 	andeq	r0, r0, r1
     590:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
     594:	08001358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip}
     598:	08001358 	stmdaeq	r0, {r3, r4, r6, r8, r9, ip}
     59c:	0800135c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip}
     5a0:	00000001 	andeq	r0, r0, r1
     5a4:	00000001 	andeq	r0, r0, r1
     5a8:	00000001 	andeq	r0, r0, r1
     5ac:	00000001 	andeq	r0, r0, r1
     5b0:	00000001 	andeq	r0, r0, r1
     5b4:	00000001 	andeq	r0, r0, r1
     5b8:	00000001 	andeq	r0, r0, r1
     5bc:	00000001 	andeq	r0, r0, r1
     5c0:	00000001 	andeq	r0, r0, r1
     5c4:	00000001 	andeq	r0, r0, r1
     5c8:	0800135c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, ip}
     5cc:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
     5d0:	00000001 	andeq	r0, r0, r1
     5d4:	00000001 	andeq	r0, r0, r1
	...
     5e0:	00000001 	andeq	r0, r0, r1
     5e4:	00000001 	andeq	r0, r0, r1
     5e8:	00000001 	andeq	r0, r0, r1
     5ec:	00000001 	andeq	r0, r0, r1
     5f0:	080013b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip}
     5f4:	080013c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip}
     5f8:	080013c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip}
     5fc:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
     600:	00000001 	andeq	r0, r0, r1
     604:	00000001 	andeq	r0, r0, r1
     608:	00000001 	andeq	r0, r0, r1
     60c:	00000001 	andeq	r0, r0, r1
     610:	00000001 	andeq	r0, r0, r1
     614:	00000001 	andeq	r0, r0, r1
     618:	00000001 	andeq	r0, r0, r1
     61c:	00000001 	andeq	r0, r0, r1
     620:	00000001 	andeq	r0, r0, r1
     624:	00000001 	andeq	r0, r0, r1
     628:	00000001 	andeq	r0, r0, r1
     62c:	00000001 	andeq	r0, r0, r1
     630:	00000001 	andeq	r0, r0, r1
     634:	00000001 	andeq	r0, r0, r1
     638:	00000001 	andeq	r0, r0, r1
     63c:	00000001 	andeq	r0, r0, r1
     640:	00000001 	andeq	r0, r0, r1
     644:	00000001 	andeq	r0, r0, r1
     648:	00000001 	andeq	r0, r0, r1
     64c:	00000001 	andeq	r0, r0, r1
     650:	00000001 	andeq	r0, r0, r1
     654:	00000001 	andeq	r0, r0, r1
     658:	00000001 	andeq	r0, r0, r1
     65c:	00000001 	andeq	r0, r0, r1
     660:	00000001 	andeq	r0, r0, r1
     664:	00000001 	andeq	r0, r0, r1
     668:	00000001 	andeq	r0, r0, r1
     66c:	00000001 	andeq	r0, r0, r1
     670:	0800144c 	stmdaeq	r0, {r2, r3, r6, sl, ip}
     674:	08001460 	stmdaeq	r0, {r5, r6, sl, ip}
     678:	08001460 	stmdaeq	r0, {r5, r6, sl, ip}
     67c:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
     680:	00000001 	andeq	r0, r0, r1
     684:	00000001 	andeq	r0, r0, r1
     688:	00000001 	andeq	r0, r0, r1
     68c:	00000001 	andeq	r0, r0, r1
     690:	00000001 	andeq	r0, r0, r1
     694:	00000001 	andeq	r0, r0, r1
     698:	00000001 	andeq	r0, r0, r1
     69c:	00000001 	andeq	r0, r0, r1
     6a0:	00000001 	andeq	r0, r0, r1
     6a4:	00000001 	andeq	r0, r0, r1
     6a8:	00000001 	andeq	r0, r0, r1
     6ac:	00000001 	andeq	r0, r0, r1
     6b0:	00000001 	andeq	r0, r0, r1
     6b4:	00000001 	andeq	r0, r0, r1
     6b8:	00000001 	andeq	r0, r0, r1
     6bc:	00000001 	andeq	r0, r0, r1
     6c0:	00000001 	andeq	r0, r0, r1
     6c4:	00000001 	andeq	r0, r0, r1
     6c8:	00000001 	andeq	r0, r0, r1
     6cc:	00000001 	andeq	r0, r0, r1
	...
     6d8:	08001478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip}
     6dc:	080014b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip}
     6e0:	080014b4 	stmdaeq	r0, {r2, r4, r5, r7, sl, ip}
     6e4:	080014e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip}
     6e8:	00000001 	andeq	r0, r0, r1
     6ec:	00000001 	andeq	r0, r0, r1
     6f0:	00000001 	andeq	r0, r0, r1
     6f4:	00000001 	andeq	r0, r0, r1
     6f8:	080014e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, ip}
     6fc:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
     700:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
     704:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
     708:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
     70c:	0800151c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip}
     710:	0800151c 	stmdaeq	r0, {r2, r3, r4, r8, sl, ip}
     714:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
     718:	0800152c 	stmdaeq	r0, {r2, r3, r5, r8, sl, ip}
     71c:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
     720:	08001540 	stmdaeq	r0, {r6, r8, sl, ip}
     724:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
     728:	08001554 	stmdaeq	r0, {r2, r4, r6, r8, sl, ip}
     72c:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
     730:	00000001 	andeq	r0, r0, r1
     734:	00000001 	andeq	r0, r0, r1
     738:	08001568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip}
     73c:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
     740:	00000001 	andeq	r0, r0, r1
     744:	00000001 	andeq	r0, r0, r1
     748:	00000001 	andeq	r0, r0, r1
     74c:	00000001 	andeq	r0, r0, r1
     750:	00000001 	andeq	r0, r0, r1
     754:	00000001 	andeq	r0, r0, r1
     758:	00000001 	andeq	r0, r0, r1
     75c:	00000001 	andeq	r0, r0, r1
     760:	00000001 	andeq	r0, r0, r1
     764:	00000001 	andeq	r0, r0, r1
     768:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
     76c:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
     770:	00000001 	andeq	r0, r0, r1
     774:	00000001 	andeq	r0, r0, r1
     778:	080015fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip}
     77c:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
     780:	08001614 	stmdaeq	r0, {r2, r4, r9, sl, ip}
     784:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
     788:	0800162c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip}
     78c:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
     790:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
     794:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
     798:	00000001 	andeq	r0, r0, r1
     79c:	00000001 	andeq	r0, r0, r1
     7a0:	00000001 	andeq	r0, r0, r1
     7a4:	00000001 	andeq	r0, r0, r1
     7a8:	00000001 	andeq	r0, r0, r1
     7ac:	00000001 	andeq	r0, r0, r1
     7b0:	0800165c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, ip}
     7b4:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
     7b8:	08001684 	stmdaeq	r0, {r2, r7, r9, sl, ip}
     7bc:	080016ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, ip}
     7c0:	080016b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip}
     7c4:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
     7c8:	00000001 	andeq	r0, r0, r1
     7cc:	00000001 	andeq	r0, r0, r1
     7d0:	00000001 	andeq	r0, r0, r1
     7d4:	00000001 	andeq	r0, r0, r1
	...
     7e0:	00000001 	andeq	r0, r0, r1
     7e4:	00000001 	andeq	r0, r0, r1
     7e8:	00000001 	andeq	r0, r0, r1
     7ec:	00000001 	andeq	r0, r0, r1
	...
     7f8:	00000001 	andeq	r0, r0, r1
     7fc:	00000001 	andeq	r0, r0, r1
     800:	00000001 	andeq	r0, r0, r1
     804:	00000001 	andeq	r0, r0, r1
	...
     810:	00000001 	andeq	r0, r0, r1
     814:	00000001 	andeq	r0, r0, r1
     818:	00000001 	andeq	r0, r0, r1
     81c:	00000001 	andeq	r0, r0, r1
     820:	00000001 	andeq	r0, r0, r1
     824:	00000001 	andeq	r0, r0, r1
     828:	080016c0 	stmdaeq	r0, {r6, r7, r9, sl, ip}
     82c:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
     830:	00000001 	andeq	r0, r0, r1
     834:	00000001 	andeq	r0, r0, r1
     838:	00000001 	andeq	r0, r0, r1
     83c:	00000001 	andeq	r0, r0, r1
     840:	00000001 	andeq	r0, r0, r1
     844:	00000001 	andeq	r0, r0, r1
     848:	00000001 	andeq	r0, r0, r1
     84c:	00000001 	andeq	r0, r0, r1
     850:	00000001 	andeq	r0, r0, r1
     854:	00000001 	andeq	r0, r0, r1
     858:	00000001 	andeq	r0, r0, r1
     85c:	00000001 	andeq	r0, r0, r1
     860:	00000001 	andeq	r0, r0, r1
     864:	00000001 	andeq	r0, r0, r1
     868:	00000001 	andeq	r0, r0, r1
     86c:	00000001 	andeq	r0, r0, r1
     870:	00000001 	andeq	r0, r0, r1
     874:	00000001 	andeq	r0, r0, r1
     878:	080016fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, ip}
     87c:	08001714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip}
     880:	00000001 	andeq	r0, r0, r1
     884:	00000001 	andeq	r0, r0, r1
     888:	08001714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip}
     88c:	08001726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, ip}
     890:	00000001 	andeq	r0, r0, r1
     894:	00000001 	andeq	r0, r0, r1
     898:	00000001 	andeq	r0, r0, r1
     89c:	00000001 	andeq	r0, r0, r1
     8a0:	00000001 	andeq	r0, r0, r1
     8a4:	00000001 	andeq	r0, r0, r1
     8a8:	00000001 	andeq	r0, r0, r1
     8ac:	00000001 	andeq	r0, r0, r1
     8b0:	00000001 	andeq	r0, r0, r1
     8b4:	00000001 	andeq	r0, r0, r1
     8b8:	00000001 	andeq	r0, r0, r1
     8bc:	00000001 	andeq	r0, r0, r1
     8c0:	00000001 	andeq	r0, r0, r1
     8c4:	00000001 	andeq	r0, r0, r1
     8c8:	00000001 	andeq	r0, r0, r1
     8cc:	00000001 	andeq	r0, r0, r1
     8d0:	00000001 	andeq	r0, r0, r1
     8d4:	00000001 	andeq	r0, r0, r1
     8d8:	08001726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, ip}
     8dc:	0800172c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip}
     8e0:	00000001 	andeq	r0, r0, r1
     8e4:	00000001 	andeq	r0, r0, r1
     8e8:	00000001 	andeq	r0, r0, r1
     8ec:	00000001 	andeq	r0, r0, r1
     8f0:	00000001 	andeq	r0, r0, r1
     8f4:	00000001 	andeq	r0, r0, r1
     8f8:	00000001 	andeq	r0, r0, r1
     8fc:	00000001 	andeq	r0, r0, r1
     900:	00000001 	andeq	r0, r0, r1
     904:	00000001 	andeq	r0, r0, r1
     908:	00000001 	andeq	r0, r0, r1
     90c:	00000001 	andeq	r0, r0, r1
     910:	00000001 	andeq	r0, r0, r1
     914:	00000001 	andeq	r0, r0, r1
     918:	00000001 	andeq	r0, r0, r1
     91c:	00000001 	andeq	r0, r0, r1
     920:	00000001 	andeq	r0, r0, r1
     924:	00000001 	andeq	r0, r0, r1
     928:	00000001 	andeq	r0, r0, r1
     92c:	00000001 	andeq	r0, r0, r1
     930:	00000001 	andeq	r0, r0, r1
     934:	00000001 	andeq	r0, r0, r1
     938:	00000001 	andeq	r0, r0, r1
     93c:	00000001 	andeq	r0, r0, r1
     940:	00000001 	andeq	r0, r0, r1
     944:	00000001 	andeq	r0, r0, r1
     948:	00000001 	andeq	r0, r0, r1
     94c:	00000001 	andeq	r0, r0, r1
     950:	00000001 	andeq	r0, r0, r1
     954:	00000001 	andeq	r0, r0, r1
     958:	00000001 	andeq	r0, r0, r1
     95c:	00000001 	andeq	r0, r0, r1
     960:	00000001 	andeq	r0, r0, r1
     964:	00000001 	andeq	r0, r0, r1
     968:	00000001 	andeq	r0, r0, r1
     96c:	00000001 	andeq	r0, r0, r1
     970:	00000001 	andeq	r0, r0, r1
     974:	00000001 	andeq	r0, r0, r1
     978:	00000001 	andeq	r0, r0, r1
     97c:	00000001 	andeq	r0, r0, r1
     980:	00000001 	andeq	r0, r0, r1
     984:	00000001 	andeq	r0, r0, r1
     988:	00000001 	andeq	r0, r0, r1
     98c:	00000001 	andeq	r0, r0, r1
     990:	00000001 	andeq	r0, r0, r1
     994:	00000001 	andeq	r0, r0, r1
     998:	00000001 	andeq	r0, r0, r1
     99c:	00000001 	andeq	r0, r0, r1
     9a0:	00000001 	andeq	r0, r0, r1
     9a4:	00000001 	andeq	r0, r0, r1
     9a8:	00000001 	andeq	r0, r0, r1
     9ac:	00000001 	andeq	r0, r0, r1
     9b0:	00000001 	andeq	r0, r0, r1
     9b4:	00000001 	andeq	r0, r0, r1
     9b8:	00000001 	andeq	r0, r0, r1
     9bc:	00000001 	andeq	r0, r0, r1
     9c0:	00000001 	andeq	r0, r0, r1
     9c4:	00000001 	andeq	r0, r0, r1
     9c8:	00000001 	andeq	r0, r0, r1
     9cc:	00000001 	andeq	r0, r0, r1
     9d0:	00000001 	andeq	r0, r0, r1
     9d4:	00000001 	andeq	r0, r0, r1
     9d8:	00000001 	andeq	r0, r0, r1
     9dc:	00000001 	andeq	r0, r0, r1
     9e0:	00000001 	andeq	r0, r0, r1
     9e4:	00000001 	andeq	r0, r0, r1
     9e8:	00000001 	andeq	r0, r0, r1
     9ec:	00000001 	andeq	r0, r0, r1
     9f0:	00000001 	andeq	r0, r0, r1
     9f4:	00000001 	andeq	r0, r0, r1
     9f8:	00000001 	andeq	r0, r0, r1
     9fc:	00000001 	andeq	r0, r0, r1
     a00:	00000001 	andeq	r0, r0, r1
     a04:	00000001 	andeq	r0, r0, r1
     a08:	00000001 	andeq	r0, r0, r1
     a0c:	00000001 	andeq	r0, r0, r1
     a10:	00000001 	andeq	r0, r0, r1
     a14:	00000001 	andeq	r0, r0, r1
     a18:	00000001 	andeq	r0, r0, r1
     a1c:	00000001 	andeq	r0, r0, r1
     a20:	00000001 	andeq	r0, r0, r1
     a24:	00000001 	andeq	r0, r0, r1
     a28:	00000001 	andeq	r0, r0, r1
     a2c:	00000001 	andeq	r0, r0, r1
     a30:	00000001 	andeq	r0, r0, r1
     a34:	00000001 	andeq	r0, r0, r1
     a38:	00000001 	andeq	r0, r0, r1
     a3c:	00000001 	andeq	r0, r0, r1
     a40:	00000001 	andeq	r0, r0, r1
     a44:	00000001 	andeq	r0, r0, r1
     a48:	00000001 	andeq	r0, r0, r1
     a4c:	00000001 	andeq	r0, r0, r1
     a50:	00000001 	andeq	r0, r0, r1
     a54:	00000001 	andeq	r0, r0, r1
     a58:	00000001 	andeq	r0, r0, r1
     a5c:	00000001 	andeq	r0, r0, r1
     a60:	00000001 	andeq	r0, r0, r1
     a64:	00000001 	andeq	r0, r0, r1
     a68:	00000001 	andeq	r0, r0, r1
     a6c:	00000001 	andeq	r0, r0, r1
     a70:	00000001 	andeq	r0, r0, r1
     a74:	00000001 	andeq	r0, r0, r1
     a78:	00000001 	andeq	r0, r0, r1
     a7c:	00000001 	andeq	r0, r0, r1
     a80:	00000001 	andeq	r0, r0, r1
     a84:	00000001 	andeq	r0, r0, r1
     a88:	00000001 	andeq	r0, r0, r1
     a8c:	00000001 	andeq	r0, r0, r1
     a90:	00000001 	andeq	r0, r0, r1
     a94:	00000001 	andeq	r0, r0, r1
     a98:	00000001 	andeq	r0, r0, r1
     a9c:	00000001 	andeq	r0, r0, r1
     aa0:	00000001 	andeq	r0, r0, r1
     aa4:	00000001 	andeq	r0, r0, r1
     aa8:	00000001 	andeq	r0, r0, r1
     aac:	00000001 	andeq	r0, r0, r1
     ab0:	00000001 	andeq	r0, r0, r1
     ab4:	00000001 	andeq	r0, r0, r1
     ab8:	00000001 	andeq	r0, r0, r1
     abc:	00000001 	andeq	r0, r0, r1
     ac0:	0800172c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip}
     ac4:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
     ac8:	00000001 	andeq	r0, r0, r1
     acc:	00000001 	andeq	r0, r0, r1
     ad0:	08001734 	stmdaeq	r0, {r2, r4, r5, r8, r9, sl, ip}
     ad4:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
	...
     ae0:	00000001 	andeq	r0, r0, r1
     ae4:	00000001 	andeq	r0, r0, r1
     ae8:	0800173c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip}
     aec:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
     af0:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
     af4:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
     af8:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
     afc:	08001788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip}
     b00:	00000001 	andeq	r0, r0, r1
     b04:	00000001 	andeq	r0, r0, r1
     b08:	00000001 	andeq	r0, r0, r1
     b0c:	00000001 	andeq	r0, r0, r1
	...
     b18:	08001788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip}
     b1c:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
     b20:	0800181c 	stmdaeq	r0, {r2, r3, r4, fp, ip}
     b24:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
     b28:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
     b2c:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
     b30:	00000001 	andeq	r0, r0, r1
     b34:	00000001 	andeq	r0, r0, r1
     b38:	00000001 	andeq	r0, r0, r1
     b3c:	00000001 	andeq	r0, r0, r1
     b40:	080018ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, fp, ip}
     b44:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
     b48:	080018d2 	stmdaeq	r0, {r1, r4, r6, r7, fp, ip}
     b4c:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
     b50:	00000001 	andeq	r0, r0, r1
     b54:	00000001 	andeq	r0, r0, r1
     b58:	00000001 	andeq	r0, r0, r1
     b5c:	00000001 	andeq	r0, r0, r1
     b60:	00000001 	andeq	r0, r0, r1
     b64:	00000001 	andeq	r0, r0, r1
     b68:	00000001 	andeq	r0, r0, r1
     b6c:	00000001 	andeq	r0, r0, r1
     b70:	00000001 	andeq	r0, r0, r1
     b74:	00000001 	andeq	r0, r0, r1
     b78:	00000001 	andeq	r0, r0, r1
     b7c:	00000001 	andeq	r0, r0, r1
     b80:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
     b84:	0800190e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip}
     b88:	0800190e 	stmdaeq	r0, {r1, r2, r3, r8, fp, ip}
     b8c:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
     b90:	00000001 	andeq	r0, r0, r1
     b94:	00000001 	andeq	r0, r0, r1
     b98:	00000001 	andeq	r0, r0, r1
     b9c:	00000001 	andeq	r0, r0, r1
     ba0:	00000001 	andeq	r0, r0, r1
     ba4:	00000001 	andeq	r0, r0, r1
     ba8:	00000001 	andeq	r0, r0, r1
     bac:	00000001 	andeq	r0, r0, r1
     bb0:	00000001 	andeq	r0, r0, r1
     bb4:	00000001 	andeq	r0, r0, r1
     bb8:	00000001 	andeq	r0, r0, r1
     bbc:	00000001 	andeq	r0, r0, r1
     bc0:	00000001 	andeq	r0, r0, r1
     bc4:	00000001 	andeq	r0, r0, r1
     bc8:	00000001 	andeq	r0, r0, r1
     bcc:	00000001 	andeq	r0, r0, r1
     bd0:	08001916 	stmdaeq	r0, {r1, r2, r4, r8, fp, ip}
     bd4:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
     bd8:	08001922 	stmdaeq	r0, {r1, r5, r8, fp, ip}
     bdc:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
     be0:	0800192a 	stmdaeq	r0, {r1, r3, r5, r8, fp, ip}
     be4:	0800196a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp, ip}
     be8:	00000001 	andeq	r0, r0, r1
     bec:	00000001 	andeq	r0, r0, r1
	...
     bf8:	0800196c 	stmdaeq	r0, {r2, r3, r5, r6, r8, fp, ip}
     bfc:	080019bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, ip}
	...
     c08:	080019bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, fp, ip}
     c0c:	080019f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip}
	...
     c18:	08001d14 	stmdaeq	r0, {r2, r4, r8, sl, fp, ip}
     c1c:	08001d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip}
     c20:	08001d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, ip}
     c24:	08001d20 	stmdaeq	r0, {r5, r8, sl, fp, ip}
     c28:	08001d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip}
     c2c:	08001d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip}
     c30:	08001d26 	stmdaeq	r0, {r1, r2, r5, r8, sl, fp, ip}
     c34:	08001d32 	stmdaeq	r0, {r1, r4, r5, r8, sl, fp, ip}
	...
     c40:	08001dfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, ip}
     c44:	08001e6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r9, sl, fp, ip}
     c48:	08001e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip}
     c4c:	08001e7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, fp, ip}
	...
     c58:	08001f0e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sl, fp, ip}
     c5c:	08001f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp, ip}
     c60:	08001f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip}
     c64:	08001fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip}
	...
     c70:	08001f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, ip}
     c74:	08001f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp, ip}
     c78:	08001f30 	stmdaeq	r0, {r4, r5, r8, r9, sl, fp, ip}
     c7c:	08001f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp, ip}
     c80:	08001f66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, fp, ip}
     c84:	08001f86 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, fp, ip}
     c88:	08001f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp, ip}
     c8c:	08001fc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, fp, ip}
     c90:	08001fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp, ip}
     c94:	08001fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip}
	...
     ca0:	08001fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip}
     ca4:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
     ca8:	08002192 	stmdaeq	r0, {r1, r4, r7, r8, sp}
     cac:	080021b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sp}
	...
     cb8:	08001fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip}
     cbc:	08001fe8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, fp, ip}
     cc0:	08001fea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, r9, sl, fp, ip}
     cc4:	08002026 	stmdaeq	r0, {r1, r2, r5, sp}
     cc8:	08002028 	stmdaeq	r0, {r3, r5, sp}
     ccc:	08002096 	stmdaeq	r0, {r1, r2, r4, r7, sp}
     cd0:	08002098 	stmdaeq	r0, {r3, r4, r7, sp}
     cd4:	080020a2 	stmdaeq	r0, {r1, r5, r7, sp}
     cd8:	080020a4 	stmdaeq	r0, {r2, r5, r7, sp}
     cdc:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
     ce0:	08002192 	stmdaeq	r0, {r1, r4, r7, r8, sp}
     ce4:	080021b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sp}
	...
     cf0:	080019f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, ip}
     cf4:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
     cf8:	08001a18 	stmdaeq	r0, {r3, r4, r9, fp, ip}
     cfc:	08001a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip}
     d00:	08001a3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, fp, ip}
     d04:	08001ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip}
     d08:	08001ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip}
     d0c:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
     d10:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
     d14:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
     d18:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
     d1c:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
     d20:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
     d24:	08001cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip}
     d28:	08001cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp, ip}
     d2c:	08001d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip}
     d30:	08001d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip}
     d34:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
     d38:	08001d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip}
     d3c:	08001da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip}
     d40:	08001da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip}
     d44:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
     d48:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
     d4c:	08001eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip}
     d50:	08001eb8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, fp, ip}
     d54:	080021b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sp}
     d58:	080021b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sp}
     d5c:	080021f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sp}
     d60:	080021f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sp}
     d64:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
     d68:	08002258 	stmdaeq	r0, {r3, r4, r6, r9, sp}
     d6c:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
	...
     d78:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
     d7c:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
     d80:	08002288 	stmdaeq	r0, {r3, r7, r9, sp}
     d84:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
	...
     d90:	00000001 	andeq	r0, r0, r1
     d94:	00000001 	andeq	r0, r0, r1
     d98:	00000001 	andeq	r0, r0, r1
     d9c:	00000001 	andeq	r0, r0, r1
	...
     da8:	00000001 	andeq	r0, r0, r1
     dac:	00000001 	andeq	r0, r0, r1
     db0:	00000001 	andeq	r0, r0, r1
     db4:	00000001 	andeq	r0, r0, r1
	...
     dc0:	00000001 	andeq	r0, r0, r1
     dc4:	00000001 	andeq	r0, r0, r1
     dc8:	00000001 	andeq	r0, r0, r1
     dcc:	00000001 	andeq	r0, r0, r1
	...
     dd8:	00000001 	andeq	r0, r0, r1
     ddc:	00000001 	andeq	r0, r0, r1
     de0:	00000001 	andeq	r0, r0, r1
     de4:	00000001 	andeq	r0, r0, r1
     de8:	00000001 	andeq	r0, r0, r1
     dec:	00000001 	andeq	r0, r0, r1
     df0:	00000001 	andeq	r0, r0, r1
     df4:	00000001 	andeq	r0, r0, r1
     df8:	00000001 	andeq	r0, r0, r1
     dfc:	00000001 	andeq	r0, r0, r1
     e00:	00000001 	andeq	r0, r0, r1
     e04:	00000001 	andeq	r0, r0, r1
     e08:	00000001 	andeq	r0, r0, r1
     e0c:	00000001 	andeq	r0, r0, r1
     e10:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
     e14:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
     e18:	00000001 	andeq	r0, r0, r1
     e1c:	00000001 	andeq	r0, r0, r1
     e20:	00000001 	andeq	r0, r0, r1
     e24:	00000001 	andeq	r0, r0, r1
     e28:	00000001 	andeq	r0, r0, r1
     e2c:	00000001 	andeq	r0, r0, r1
     e30:	080022bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sp}
     e34:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
     e38:	00000001 	andeq	r0, r0, r1
     e3c:	00000001 	andeq	r0, r0, r1
     e40:	080022d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp}
     e44:	0800230e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sp}
     e48:	0800230e 	stmdaeq	r0, {r1, r2, r3, r8, r9, sp}
     e4c:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
     e50:	00000001 	andeq	r0, r0, r1
     e54:	00000001 	andeq	r0, r0, r1
     e58:	00000001 	andeq	r0, r0, r1
     e5c:	00000001 	andeq	r0, r0, r1
     e60:	00000001 	andeq	r0, r0, r1
     e64:	00000001 	andeq	r0, r0, r1
     e68:	08002348 	stmdaeq	r0, {r3, r6, r8, r9, sp}
     e6c:	0800236a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sp}
     e70:	0800236a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sp}
     e74:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
     e78:	00000001 	andeq	r0, r0, r1
     e7c:	00000001 	andeq	r0, r0, r1
     e80:	00000001 	andeq	r0, r0, r1
     e84:	00000001 	andeq	r0, r0, r1
     e88:	0800238c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sp}
     e8c:	080023aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sp}
     e90:	00000001 	andeq	r0, r0, r1
     e94:	00000001 	andeq	r0, r0, r1
     e98:	00000001 	andeq	r0, r0, r1
     e9c:	00000001 	andeq	r0, r0, r1
     ea0:	00000001 	andeq	r0, r0, r1
     ea4:	00000001 	andeq	r0, r0, r1
     ea8:	00000001 	andeq	r0, r0, r1
     eac:	00000001 	andeq	r0, r0, r1
     eb0:	00000001 	andeq	r0, r0, r1
     eb4:	00000001 	andeq	r0, r0, r1
     eb8:	00000001 	andeq	r0, r0, r1
     ebc:	00000001 	andeq	r0, r0, r1
     ec0:	00000001 	andeq	r0, r0, r1
     ec4:	00000001 	andeq	r0, r0, r1
     ec8:	00000001 	andeq	r0, r0, r1
     ecc:	00000001 	andeq	r0, r0, r1
     ed0:	00000001 	andeq	r0, r0, r1
     ed4:	00000001 	andeq	r0, r0, r1
     ed8:	080023aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, sp}
     edc:	080023ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sp}
     ee0:	080023ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sp}
     ee4:	080023f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sp}
     ee8:	00000001 	andeq	r0, r0, r1
     eec:	00000001 	andeq	r0, r0, r1
     ef0:	00000001 	andeq	r0, r0, r1
     ef4:	00000001 	andeq	r0, r0, r1
     ef8:	080023f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sp}
     efc:	08002414 	stmdaeq	r0, {r2, r4, sl, sp}
     f00:	08002414 	stmdaeq	r0, {r2, r4, sl, sp}
     f04:	08002434 	stmdaeq	r0, {r2, r4, r5, sl, sp}
     f08:	08002434 	stmdaeq	r0, {r2, r4, r5, sl, sp}
     f0c:	08002450 	stmdaeq	r0, {r4, r6, sl, sp}
     f10:	08002450 	stmdaeq	r0, {r4, r6, sl, sp}
     f14:	0800246c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp}
     f18:	0800246c 	stmdaeq	r0, {r2, r3, r5, r6, sl, sp}
     f1c:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
     f20:	00000001 	andeq	r0, r0, r1
     f24:	00000001 	andeq	r0, r0, r1
     f28:	08002488 	stmdaeq	r0, {r3, r7, sl, sp}
     f2c:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
     f30:	00000001 	andeq	r0, r0, r1
     f34:	00000001 	andeq	r0, r0, r1
     f38:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
     f3c:	080024e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, sp}
     f40:	00000001 	andeq	r0, r0, r1
     f44:	00000001 	andeq	r0, r0, r1
     f48:	00000001 	andeq	r0, r0, r1
     f4c:	00000001 	andeq	r0, r0, r1
     f50:	00000001 	andeq	r0, r0, r1
     f54:	00000001 	andeq	r0, r0, r1
     f58:	00000001 	andeq	r0, r0, r1
     f5c:	00000001 	andeq	r0, r0, r1
     f60:	00000001 	andeq	r0, r0, r1
     f64:	00000001 	andeq	r0, r0, r1
     f68:	00000001 	andeq	r0, r0, r1
     f6c:	00000001 	andeq	r0, r0, r1
     f70:	00000001 	andeq	r0, r0, r1
     f74:	00000001 	andeq	r0, r0, r1
     f78:	00000001 	andeq	r0, r0, r1
     f7c:	00000001 	andeq	r0, r0, r1
     f80:	00000001 	andeq	r0, r0, r1
     f84:	00000001 	andeq	r0, r0, r1
     f88:	00000001 	andeq	r0, r0, r1
     f8c:	00000001 	andeq	r0, r0, r1
     f90:	00000001 	andeq	r0, r0, r1
     f94:	00000001 	andeq	r0, r0, r1
     f98:	00000001 	andeq	r0, r0, r1
     f9c:	00000001 	andeq	r0, r0, r1
     fa0:	00000001 	andeq	r0, r0, r1
     fa4:	00000001 	andeq	r0, r0, r1
     fa8:	080024e4 	stmdaeq	r0, {r2, r5, r6, r7, sl, sp}
     fac:	080024ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, sl, sp}
	...
     fb8:	080024f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp}
     fbc:	08002510 	stmdaeq	r0, {r4, r8, sl, sp}
     fc0:	08002510 	stmdaeq	r0, {r4, r8, sl, sp}
     fc4:	08002534 	stmdaeq	r0, {r2, r4, r5, r8, sl, sp}
	...
     fd0:	08002570 	stmdaeq	r0, {r4, r5, r6, r8, sl, sp}
     fd4:	08002574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, sp}
     fd8:	0800257a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, sp}
     fdc:	08002590 	stmdaeq	r0, {r4, r7, r8, sl, sp}
	...
     fe8:	08002534 	stmdaeq	r0, {r2, r4, r5, r8, sl, sp}
     fec:	080026c0 	stmdaeq	r0, {r6, r7, r9, sl, sp}
     ff0:	00000001 	andeq	r0, r0, r1
     ff4:	00000001 	andeq	r0, r0, r1
	...
