{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668283460698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668283460698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 20:04:20 2022 " "Processing started: Sat Nov 12 20:04:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668283460698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668283460698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_encoder -c parallel_encoder --convert_bdf_to_vhdl=C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/parallel/paralEcn.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_encoder -c parallel_encoder --convert_bdf_to_vhdl=C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/parallel/paralEcn.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668283460698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paralecn.bdf 1 1 " "Found 1 design units, including 1 entities, in source file paralecn.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 paralEcn " "Found entity 1: paralEcn" {  } { { "paralecn.bdf" "" { Schematic "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/parallel/paralecn.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668283461526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668283461526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1668283461593 ""}
{ "Error" "EGDFX_INCORRECT_PIN_CONNECTOR_STYLE" "x\[7..0\] " "Bus name allowed only on bus line -- pin \"x\[7..0\]\"" {  } { { "paralecn.bdf" "" { Schematic "C:/Users/repol/Documents/GitHub/projetoAAD/HAD_T1G2/COD/parallel/paralecn.bdf" { { 376 456 632 392 "x\[7..0\]" "" } } } }  } 0 275028 "Bus name allowed only on bus line -- pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668283461605 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1668283461605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 2 s 0 s Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668283461625 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 12 20:04:21 2022 " "Processing ended: Sat Nov 12 20:04:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668283461625 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668283461625 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668283461625 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668283461625 ""}
