# RISCy-Business
MIPS32 Processor Implementation written in SystemVerilog.

Specification:
    - It works!
    - Pipelined with 5 stages.
    - Branch prediction.
    - Data forwarding.
    - All MIPS32 instructions with exception of interrupts and division instructions.
    - 400MHz.
    
Extended specification:
    - Pipelined with 11 stages.
    - Floating Point Unit.
    - N-bit branch prediction.
    
Testbench specification:
    - Randomely constrained.
    - Coverage driven.
    - Stimulus generated from cross-compiler.
    - Inclusion of SystemVerilog assertions.
    
How to use github:
http://rogerdudler.github.io/git-guide/
    
