
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    GCALLSEN
Date:        Sun Jan 20 10:39:00 2019
Version:     L-2016.09M-2

Arguments:   -product synplify_pro m2s010_som_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
TCL script complete: "m2s010_som_syn.tcl"
New HDL Analyst: enabled
Note: Opening integrated instrumentor
@N: Check out instrumentor license 'identinstrumentor_actel'
Running: identify_ui_flow in background

Running: identify_ui_flow
# Sun Jan 20 10:39:08 2019

Running: identify_db_generator (Identify Database Generator)
# Sun Jan 20 10:39:08 2019
Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\synlog\m2s010_som_identify_db_generator.srr to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\identify.srr

identify_db_generator completed
# Sun Jan 20 10:39:09 2019

Return Code: 0
Run Time:00h:00m:01s
Complete: identify_ui_flow
Instrumentor
*** Integrated Instrumentor ***
Added instrumentation 'rev_12' to the project
"design_flow" is unrecognized option for current device
Added instrumentation 'rev_coms_debug' to the project
"design_flow" is unrecognized option for current device
Warning: CommsFPGA_top.vhd(353): Process `bit_clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: CommsFPGA_top.vhd(367): Process `clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: MII_DataGen.vhd(95): Process `packet_length_incrementor_proc' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: MII_DataCheck.vhd(84): Process `packet_length_incrementor_proc' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: uP_if.vhd(161): Process `ready_delay_proc' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: ManchesEncoder2.vhd(193): Process `collision_detect_clear_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: ManchesEncoder2.vhd(227): Process `jabber_detect_clear_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: mdio_slave_interface.vhd(178): Process `process_178' contains multiple clock-event conditions. No breakpoints will be detected in this process
Warning: mdio_slave_interface.vhd(192): Process `process_192' contains multiple clock-event conditions. No breakpoints will be detected in this process
Warning: mdio_slave_interface.vhd(206): Process `process_206' contains multiple clock-event conditions. No breakpoints will be detected in this process
Warning: coreresetp.vhd(1368): Process `process_1368' is sensitive to a clock edge, but contains multiple top-level conditional statements
Warning: No breakpoints will be detected in this process
Current design is m2s010_som
Loading instrumentation 'rev_coms_debug'
Source IDC file C:/Users/gcallsen/Documents/GitHubBF/PPI.SOC.FPGAv2.0-M2S060/synthesis/rev_coms_debug/identify.idc
Setting IICE sampler (sampledepth) to 8192 for IICE named 'IICE'(previous value: 128)
Setting IICE sampler (set IICE clock) to '/rtl/CommsFPGA_top_0/clk16x' for IICE named 'IICE' (previous value: '')
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_ENCODER_2_INST/tx_state_idle added for sampling and triggering to iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 82
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 82
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_ENCODER_2_INST/mii_tx_en added for sampling and triggering to iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 83
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 83
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_ENCODER_2_INST/mii_tx_d added for sampling and triggering to iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 87
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 87
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_ENCODER_2_INST/behavioral/NIBBLE_TO_SERIAL_SM_INST/reset_all_pkt_cntrs deleted from iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 86
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 86
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_ENCODER_2_INST/behavioral/NIBBLE_TO_SERIAL_SM_INST/behavioral/rs_pkt_reg deleted from iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 85
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 85
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_ENCODER_2_INST/behavioral/NIBBLE_TO_SERIAL_SM_INST/behavioral/reset_all_pkt_cntrs_d deleted from iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 82
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 82
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_ENCODER_2_INST/behavioral/NIBBLE_TO_SERIAL_SM_INST/behavioral/tx_state added for sampling and triggering to iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 88
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 88
/rtl/CommsFPGA_top_0/behavioral/MANCHESTER_DECODER2_INST/v1/MANCHESTER_DECODER_ADAPTER_INST/v1/irx_center_sample added for sampling and triggering to iice: IICE
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 89
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 89
Instrumenting design `m2s010_som' in directory C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug
The target device family is 'SmartFusion2' (and considered a ProAsic3-based family; hence we do care about UJTAG / UJTAG_WRAPPER instances).
The design does not contain a UJTAG_WRAPPER instance.
OK, the design does not contain a UJTAG instance.
Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 89
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 89

log file: "C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srr"
Running: rev_coms_debug in foreground

Running m2s010_som_syn|rev_coms_debug

Running: compile (Compile) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:41 2019

Running: compile_flow (Compile Process) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:41 2019

Running: identify_db_generator (Identify Database Generator) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:41 2019
Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\synlog\m2s010_som_identify_db_generator.srr to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\identify.srr

identify_db_generator completed
# Sun Jan 20 10:42:41 2019

Return Code: 0
Run Time:00h:00m:00s

Running: identify_compile (Identify Compile) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:41 2019

identify_compile completed
# Sun Jan 20 10:42:42 2019

Return Code: 0
Run Time:00h:00m:01s

Running: compiler (Compile Input) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:42 2019
Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\synwork\m2s010_som_comp.srs to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srs

compiler completed
# Sun Jan 20 10:42:46 2019

Return Code: 0
Run Time:00h:00m:04s

Running: multi_srs_gen (Multi-srs Generator) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:46 2019

multi_srs_gen completed
# Sun Jan 20 10:42:46 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\synwork\m2s010_som_mult.srs to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srs
Complete: Compile Process on m2s010_som_syn|rev_coms_debug

Running: premap (Pre-mapping) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:46 2019

premap completed with warnings
# Sun Jan 20 10:42:49 2019

Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on m2s010_som_syn|rev_coms_debug

Running: map (Map) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:50 2019

Running: fpga_mapper (Map & Optimize) on m2s010_som_syn|rev_coms_debug
# Sun Jan 20 10:42:50 2019
Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\synwork\m2s010_som_m.srm to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_coms_debug\m2s010_som.srm

fpga_mapper completed with warnings
# Sun Jan 20 10:42:57 2019

Return Code: 1
Run Time:00h:00m:07s
Complete: Map on m2s010_som_syn|rev_coms_debug
Complete: Logic Synthesis on m2s010_som_syn|rev_coms_debug
License checkin: identinstrumentor_actel
@N: Check in instrumentor license 'identinstrumentor_actel'
Unloading current instrumentation 'rev_coms_debug'
exit status=0
License checkin: synplifypro_actel
