
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000058  00800200  00001624  000016b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001624  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  00800258  00800258  00001710  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001710  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000320  00000000  00000000  0000176c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000225b  00000000  00000000  00001a8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000011ff  00000000  00000000  00003ce7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a5d  00000000  00000000  00004ee6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000770  00000000  00000000  00006944  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000783  00000000  00000000  000070b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001004  00000000  00000000  00007837  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000240  00000000  00000000  0000883b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	25 c2       	rjmp	.+1098   	; 0x488 <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	de c2       	rjmp	.+1468   	; 0x602 <__vector_17>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b9 c3       	rjmp	.+1906   	; 0x7d8 <__vector_25>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	43 c1       	rjmp	.+646    	; 0x2fc <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	ef c2       	rjmp	.+1502   	; 0x67c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	59 03       	fmul	r21, r17
      e6:	ab 03       	fmulsu	r18, r19
      e8:	ab 03       	fmulsu	r18, r19
      ea:	ab 03       	fmulsu	r18, r19
      ec:	ab 03       	fmulsu	r18, r19
      ee:	ab 03       	fmulsu	r18, r19
      f0:	ab 03       	fmulsu	r18, r19
      f2:	ab 03       	fmulsu	r18, r19
      f4:	59 03       	fmul	r21, r17
      f6:	ab 03       	fmulsu	r18, r19
      f8:	ab 03       	fmulsu	r18, r19
      fa:	ab 03       	fmulsu	r18, r19
      fc:	ab 03       	fmulsu	r18, r19
      fe:	ab 03       	fmulsu	r18, r19
     100:	ab 03       	fmulsu	r18, r19
     102:	ab 03       	fmulsu	r18, r19
     104:	5b 03       	fmul	r21, r19
     106:	ab 03       	fmulsu	r18, r19
     108:	ab 03       	fmulsu	r18, r19
     10a:	ab 03       	fmulsu	r18, r19
     10c:	ab 03       	fmulsu	r18, r19
     10e:	ab 03       	fmulsu	r18, r19
     110:	ab 03       	fmulsu	r18, r19
     112:	ab 03       	fmulsu	r18, r19
     114:	ab 03       	fmulsu	r18, r19
     116:	ab 03       	fmulsu	r18, r19
     118:	ab 03       	fmulsu	r18, r19
     11a:	ab 03       	fmulsu	r18, r19
     11c:	ab 03       	fmulsu	r18, r19
     11e:	ab 03       	fmulsu	r18, r19
     120:	ab 03       	fmulsu	r18, r19
     122:	ab 03       	fmulsu	r18, r19
     124:	5b 03       	fmul	r21, r19
     126:	ab 03       	fmulsu	r18, r19
     128:	ab 03       	fmulsu	r18, r19
     12a:	ab 03       	fmulsu	r18, r19
     12c:	ab 03       	fmulsu	r18, r19
     12e:	ab 03       	fmulsu	r18, r19
     130:	ab 03       	fmulsu	r18, r19
     132:	ab 03       	fmulsu	r18, r19
     134:	ab 03       	fmulsu	r18, r19
     136:	ab 03       	fmulsu	r18, r19
     138:	ab 03       	fmulsu	r18, r19
     13a:	ab 03       	fmulsu	r18, r19
     13c:	ab 03       	fmulsu	r18, r19
     13e:	ab 03       	fmulsu	r18, r19
     140:	ab 03       	fmulsu	r18, r19
     142:	ab 03       	fmulsu	r18, r19
     144:	a7 03       	fmuls	r18, r23
     146:	ab 03       	fmulsu	r18, r19
     148:	ab 03       	fmulsu	r18, r19
     14a:	ab 03       	fmulsu	r18, r19
     14c:	ab 03       	fmulsu	r18, r19
     14e:	ab 03       	fmulsu	r18, r19
     150:	ab 03       	fmulsu	r18, r19
     152:	ab 03       	fmulsu	r18, r19
     154:	84 03       	fmuls	r16, r20
     156:	ab 03       	fmulsu	r18, r19
     158:	ab 03       	fmulsu	r18, r19
     15a:	ab 03       	fmulsu	r18, r19
     15c:	ab 03       	fmulsu	r18, r19
     15e:	ab 03       	fmulsu	r18, r19
     160:	ab 03       	fmulsu	r18, r19
     162:	ab 03       	fmulsu	r18, r19
     164:	ab 03       	fmulsu	r18, r19
     166:	ab 03       	fmulsu	r18, r19
     168:	ab 03       	fmulsu	r18, r19
     16a:	ab 03       	fmulsu	r18, r19
     16c:	ab 03       	fmulsu	r18, r19
     16e:	ab 03       	fmulsu	r18, r19
     170:	ab 03       	fmulsu	r18, r19
     172:	ab 03       	fmulsu	r18, r19
     174:	78 03       	fmul	r23, r16
     176:	ab 03       	fmulsu	r18, r19
     178:	ab 03       	fmulsu	r18, r19
     17a:	ab 03       	fmulsu	r18, r19
     17c:	ab 03       	fmulsu	r18, r19
     17e:	ab 03       	fmulsu	r18, r19
     180:	ab 03       	fmulsu	r18, r19
     182:	ab 03       	fmulsu	r18, r19
     184:	96 03       	fmuls	r17, r22

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e4 e2       	ldi	r30, 0x24	; 36
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 35       	cpi	r26, 0x58	; 88
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 e5       	ldi	r26, 0x58	; 88
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 36       	cpi	r26, 0x6D	; 109
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	37 d3       	rcall	.+1646   	; 0x830 <main>
     1c2:	0c 94 10 0b 	jmp	0x1620	; 0x1620 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 62 02 	sts	0x0262, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <CAN_init>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	c2 d0       	rcall	.+388    	; 0x366 <MCP2515_init>
     1e2:	40 e6       	ldi	r20, 0x60	; 96
     1e4:	64 e6       	ldi	r22, 0x64	; 100
     1e6:	80 e6       	ldi	r24, 0x60	; 96
     1e8:	a5 d0       	rcall	.+330    	; 0x334 <MCP2515_bit_modify>
     1ea:	40 e0       	ldi	r20, 0x00	; 0
     1ec:	60 ee       	ldi	r22, 0xE0	; 224
     1ee:	8f e0       	ldi	r24, 0x0F	; 15
     1f0:	a1 d0       	rcall	.+322    	; 0x334 <MCP2515_bit_modify>
     1f2:	4f ef       	ldi	r20, 0xFF	; 255
     1f4:	61 e0       	ldi	r22, 0x01	; 1
     1f6:	8b e2       	ldi	r24, 0x2B	; 43
     1f8:	9d d0       	rcall	.+314    	; 0x334 <MCP2515_bit_modify>
     1fa:	4f ef       	ldi	r20, 0xFF	; 255
     1fc:	60 e6       	ldi	r22, 0x60	; 96
     1fe:	80 e6       	ldi	r24, 0x60	; 96
     200:	99 c0       	rjmp	.+306    	; 0x334 <MCP2515_bit_modify>
     202:	08 95       	ret

00000204 <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     204:	1f 93       	push	r17
     206:	cf 93       	push	r28
     208:	df 93       	push	r29
     20a:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	if(MCP2515_read(MCP_CANINTF) & 1) {
     20c:	8c e2       	ldi	r24, 0x2C	; 44
     20e:	85 d0       	rcall	.+266    	; 0x31a <MCP2515_read>
     210:	80 ff       	sbrs	r24, 0
     212:	35 c0       	rjmp	.+106    	; 0x27e <CAN_recieve_data+0x7a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     214:	2f ef       	ldi	r18, 0xFF	; 255
     216:	80 e7       	ldi	r24, 0x70	; 112
     218:	92 e0       	ldi	r25, 0x02	; 2
     21a:	21 50       	subi	r18, 0x01	; 1
     21c:	80 40       	sbci	r24, 0x00	; 0
     21e:	90 40       	sbci	r25, 0x00	; 0
     220:	e1 f7       	brne	.-8      	; 0x21a <CAN_recieve_data+0x16>
     222:	00 c0       	rjmp	.+0      	; 0x224 <CAN_recieve_data+0x20>
     224:	00 00       	nop
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     226:	81 e6       	ldi	r24, 0x61	; 97
     228:	78 d0       	rcall	.+240    	; 0x31a <MCP2515_read>
     22a:	18 2f       	mov	r17, r24
     22c:	82 e6       	ldi	r24, 0x62	; 98
     22e:	75 d0       	rcall	.+234    	; 0x31a <MCP2515_read>
     230:	48 2f       	mov	r20, r24
     232:	42 95       	swap	r20
     234:	46 95       	lsr	r20
     236:	47 70       	andi	r20, 0x07	; 7
     238:	21 2f       	mov	r18, r17
     23a:	30 e0       	ldi	r19, 0x00	; 0
     23c:	c9 01       	movw	r24, r18
     23e:	88 0f       	add	r24, r24
     240:	99 1f       	adc	r25, r25
     242:	88 0f       	add	r24, r24
     244:	99 1f       	adc	r25, r25
     246:	88 0f       	add	r24, r24
     248:	99 1f       	adc	r25, r25
     24a:	84 2b       	or	r24, r20
     24c:	99 27       	eor	r25, r25
     24e:	99 83       	std	Y+1, r25	; 0x01
     250:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     252:	85 e6       	ldi	r24, 0x65	; 101
     254:	62 d0       	rcall	.+196    	; 0x31a <MCP2515_read>
     256:	8f 70       	andi	r24, 0x0F	; 15
     258:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     25a:	88 23       	and	r24, r24
     25c:	61 f0       	breq	.+24     	; 0x276 <CAN_recieve_data+0x72>
     25e:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     260:	86 e6       	ldi	r24, 0x66	; 102
     262:	81 0f       	add	r24, r17
     264:	5a d0       	rcall	.+180    	; 0x31a <MCP2515_read>
     266:	fe 01       	movw	r30, r28
     268:	e1 0f       	add	r30, r17
     26a:	f1 1d       	adc	r31, r1
     26c:	83 83       	std	Z+3, r24	; 0x03
		//printf("Jeg er i datarecieve__");
		_delay_ms(50);
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     26e:	1f 5f       	subi	r17, 0xFF	; 255
     270:	8a 81       	ldd	r24, Y+2	; 0x02
     272:	18 17       	cp	r17, r24
     274:	a8 f3       	brcs	.-22     	; 0x260 <CAN_recieve_data+0x5c>
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
			//printf("Msg i = %d = %d\n", i, message->data[i]);
		}
		//printf("\tbefore modify %2x\n",MCP2515_read(MCP_CANINTF));
		MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     276:	40 e0       	ldi	r20, 0x00	; 0
     278:	61 e0       	ldi	r22, 0x01	; 1
     27a:	8c e2       	ldi	r24, 0x2C	; 44
     27c:	5b d0       	rcall	.+182    	; 0x334 <MCP2515_bit_modify>
	
	//MCP_CANINTF &= (~(0b00000001));

	
	
}
     27e:	df 91       	pop	r29
     280:	cf 91       	pop	r28
     282:	1f 91       	pop	r17
     284:	08 95       	ret

00000286 <DAC_init>:
#include "DAC.h"
#include "../TWI/TWI_Master.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	sei();
     286:	78 94       	sei
	TWI_Master_Initialise();
     288:	cd c1       	rjmp	.+922    	; 0x624 <TWI_Master_Initialise>
     28a:	08 95       	ret

0000028c <DAC_write>:
}

void DAC_write(uint8_t data){
     28c:	cf 93       	push	r28
     28e:	df 93       	push	r29
     290:	00 d0       	rcall	.+0      	; 0x292 <DAC_write+0x6>
     292:	cd b7       	in	r28, 0x3d	; 61
     294:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     296:	9e e5       	ldi	r25, 0x5E	; 94
     298:	99 83       	std	Y+1, r25	; 0x01
     29a:	1a 82       	std	Y+2, r1	; 0x02
     29c:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     29e:	63 e0       	ldi	r22, 0x03	; 3
     2a0:	ce 01       	movw	r24, r28
     2a2:	01 96       	adiw	r24, 0x01	; 1
     2a4:	c9 d1       	rcall	.+914    	; 0x638 <TWI_Start_Transceiver_With_Data>
     2a6:	0f 90       	pop	r0
     2a8:	0f 90       	pop	r0
     2aa:	0f 90       	pop	r0
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	08 95       	ret

000002b2 <IR_init>:
		return ADC;
	};
		*/
		

	}
     2b2:	ea e7       	ldi	r30, 0x7A	; 122
     2b4:	f0 e0       	ldi	r31, 0x00	; 0
     2b6:	80 81       	ld	r24, Z
     2b8:	87 68       	ori	r24, 0x87	; 135
     2ba:	80 83       	st	Z, r24
     2bc:	80 98       	cbi	0x10, 0	; 16
     2be:	ec e7       	ldi	r30, 0x7C	; 124
     2c0:	f0 e0       	ldi	r31, 0x00	; 0
     2c2:	80 81       	ld	r24, Z
     2c4:	80 64       	ori	r24, 0x40	; 64
     2c6:	80 83       	st	Z, r24
     2c8:	80 81       	ld	r24, Z
     2ca:	8f 77       	andi	r24, 0x7F	; 127
     2cc:	80 83       	st	Z, r24
     2ce:	80 81       	ld	r24, Z
     2d0:	80 7e       	andi	r24, 0xE0	; 224
     2d2:	80 83       	st	Z, r24
     2d4:	eb e7       	ldi	r30, 0x7B	; 123
     2d6:	f0 e0       	ldi	r31, 0x00	; 0
     2d8:	80 81       	ld	r24, Z
     2da:	87 7f       	andi	r24, 0xF7	; 247
     2dc:	80 83       	st	Z, r24
     2de:	78 94       	sei
     2e0:	ea e7       	ldi	r30, 0x7A	; 122
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	80 81       	ld	r24, Z
     2e6:	88 60       	ori	r24, 0x08	; 8
     2e8:	80 83       	st	Z, r24
     2ea:	80 81       	ld	r24, Z
     2ec:	8f 7e       	andi	r24, 0xEF	; 239
     2ee:	80 83       	st	Z, r24
     2f0:	ec e7       	ldi	r30, 0x7C	; 124
     2f2:	f0 e0       	ldi	r31, 0x00	; 0
     2f4:	80 81       	ld	r24, Z
     2f6:	80 62       	ori	r24, 0x20	; 32
     2f8:	80 83       	st	Z, r24
     2fa:	08 95       	ret

000002fc <__vector_29>:
	
ISR(ADC_vect){
     2fc:	1f 92       	push	r1
     2fe:	0f 92       	push	r0
     300:	0f b6       	in	r0, 0x3f	; 63
     302:	0f 92       	push	r0
     304:	11 24       	eor	r1, r1
     306:	8f 93       	push	r24
	IR_intflag = true;
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	80 93 58 02 	sts	0x0258, r24
     30e:	8f 91       	pop	r24
     310:	0f 90       	pop	r0
     312:	0f be       	out	0x3f, r0	; 63
     314:	0f 90       	pop	r0
     316:	1f 90       	pop	r1
     318:	18 95       	reti

0000031a <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     31a:	cf 93       	push	r28
     31c:	c8 2f       	mov	r28, r24
     31e:	6d d1       	rcall	.+730    	; 0x5fa <SPI_enable_chipselect>
     320:	83 e0       	ldi	r24, 0x03	; 3
     322:	62 d1       	rcall	.+708    	; 0x5e8 <SPI_send>
     324:	8c 2f       	mov	r24, r28
     326:	60 d1       	rcall	.+704    	; 0x5e8 <SPI_send>
     328:	64 d1       	rcall	.+712    	; 0x5f2 <SPI_read>
     32a:	c8 2f       	mov	r28, r24
     32c:	68 d1       	rcall	.+720    	; 0x5fe <SPI_disable_chipselect>
     32e:	8c 2f       	mov	r24, r28
     330:	cf 91       	pop	r28
     332:	08 95       	ret

00000334 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     334:	1f 93       	push	r17
     336:	cf 93       	push	r28
     338:	df 93       	push	r29
     33a:	18 2f       	mov	r17, r24
     33c:	d6 2f       	mov	r29, r22
     33e:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     340:	5c d1       	rcall	.+696    	; 0x5fa <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     342:	85 e0       	ldi	r24, 0x05	; 5
     344:	51 d1       	rcall	.+674    	; 0x5e8 <SPI_send>
	SPI_send(addr);
     346:	81 2f       	mov	r24, r17
     348:	4f d1       	rcall	.+670    	; 0x5e8 <SPI_send>
	SPI_send(maskbyte);
     34a:	8d 2f       	mov	r24, r29
     34c:	4d d1       	rcall	.+666    	; 0x5e8 <SPI_send>
	SPI_send(databyte);
     34e:	8c 2f       	mov	r24, r28
     350:	4b d1       	rcall	.+662    	; 0x5e8 <SPI_send>
	
	SPI_disable_chipselect();
     352:	55 d1       	rcall	.+682    	; 0x5fe <SPI_disable_chipselect>
	
}
     354:	df 91       	pop	r29
     356:	cf 91       	pop	r28
     358:	1f 91       	pop	r17
     35a:	08 95       	ret

0000035c <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
     35c:	4e d1       	rcall	.+668    	; 0x5fa <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
     35e:	80 ec       	ldi	r24, 0xC0	; 192
     360:	43 d1       	rcall	.+646    	; 0x5e8 <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
     362:	4d c1       	rjmp	.+666    	; 0x5fe <SPI_disable_chipselect>
     364:	08 95       	ret

00000366 <MCP2515_init>:
#include <stdio.h>
#include "MCP2515.h"
#include <stdint.h>
#include <util/delay.h>

uint8_t MCP2515_init() {
     366:	cf 93       	push	r28
	
	uint8_t val;
	
	SPI_init();
     368:	36 d1       	rcall	.+620    	; 0x5d6 <SPI_init>
	
	MCP2515_reset();
     36a:	f8 df       	rcall	.-16     	; 0x35c <MCP2515_reset>
     36c:	8f e9       	ldi	r24, 0x9F	; 159
     36e:	9f e0       	ldi	r25, 0x0F	; 15
     370:	01 97       	sbiw	r24, 0x01	; 1
     372:	f1 f7       	brne	.-4      	; 0x370 <MCP2515_init+0xa>
     374:	00 c0       	rjmp	.+0      	; 0x376 <MCP2515_init+0x10>
     376:	00 00       	nop
	_delay_ms(1);
	
	MCP2515_bit_modify(MCP_CANINTE, 0b00000001, 0b00000001);
     378:	41 e0       	ldi	r20, 0x01	; 1
     37a:	61 e0       	ldi	r22, 0x01	; 1
     37c:	8b e2       	ldi	r24, 0x2B	; 43
     37e:	da df       	rcall	.-76     	; 0x334 <MCP2515_bit_modify>

	//test
	val = MCP2515_read(MCP_CANSTAT);
     380:	8e e0       	ldi	r24, 0x0E	; 14
     382:	cb df       	rcall	.-106    	; 0x31a <MCP2515_read>
     384:	c8 2f       	mov	r28, r24
	printf("val = %d\n",val);
     386:	1f 92       	push	r1
     388:	8f 93       	push	r24
     38a:	27 e0       	ldi	r18, 0x07	; 7
     38c:	32 e0       	ldi	r19, 0x02	; 2
     38e:	3f 93       	push	r19
     390:	2f 93       	push	r18
     392:	53 d6       	rcall	.+3238   	; 0x103a <printf>
	if((val & MODE_MASK) != MODE_CONFIG) {
     394:	c0 7e       	andi	r28, 0xE0	; 224
     396:	0f 90       	pop	r0
     398:	0f 90       	pop	r0
     39a:	0f 90       	pop	r0
     39c:	0f 90       	pop	r0
     39e:	c0 38       	cpi	r28, 0x80	; 128
     3a0:	29 f0       	breq	.+10     	; 0x3ac <MCP2515_init+0x46>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     3a2:	81 e1       	ldi	r24, 0x11	; 17
     3a4:	92 e0       	ldi	r25, 0x02	; 2
     3a6:	5a d6       	rcall	.+3252   	; 0x105c <puts>
		return 1;
     3a8:	81 e0       	ldi	r24, 0x01	; 1
     3aa:	01 c0       	rjmp	.+2      	; 0x3ae <MCP2515_init+0x48>
	}
	
	
	
	return 0;
     3ac:	80 e0       	ldi	r24, 0x00	; 0
}
     3ae:	cf 91       	pop	r28
     3b0:	08 95       	ret

000003b2 <MOTOR_init>:
		while (target_pos < PID_scale(MOTOR_read())) {
			DAC_write(127);
		}
	}
	
}
     3b2:	e1 e0       	ldi	r30, 0x01	; 1
     3b4:	f1 e0       	ldi	r31, 0x01	; 1
     3b6:	80 81       	ld	r24, Z
     3b8:	8a 67       	ori	r24, 0x7A	; 122
     3ba:	80 83       	st	Z, r24
     3bc:	33 d1       	rcall	.+614    	; 0x624 <TWI_Master_Initialise>
     3be:	e2 e0       	ldi	r30, 0x02	; 2
     3c0:	f1 e0       	ldi	r31, 0x01	; 1
     3c2:	80 81       	ld	r24, Z
     3c4:	82 61       	ori	r24, 0x12	; 18
     3c6:	80 83       	st	Z, r24
     3c8:	80 81       	ld	r24, Z
     3ca:	8f 7b       	andi	r24, 0xBF	; 191
     3cc:	80 83       	st	Z, r24
     3ce:	80 81       	ld	r24, Z
     3d0:	80 64       	ori	r24, 0x40	; 64
     3d2:	80 83       	st	Z, r24
     3d4:	80 81       	ld	r24, Z
     3d6:	8f 7d       	andi	r24, 0xDF	; 223
     3d8:	80 83       	st	Z, r24
     3da:	80 81       	ld	r24, Z
     3dc:	87 7f       	andi	r24, 0xF7	; 247
     3de:	80 83       	st	Z, r24
     3e0:	08 95       	ret

000003e2 <MOTOR_write_speed>:
     3e2:	61 30       	cpi	r22, 0x01	; 1
     3e4:	31 f4       	brne	.+12     	; 0x3f2 <MOTOR_write_speed+0x10>
     3e6:	e2 e0       	ldi	r30, 0x02	; 2
     3e8:	f1 e0       	ldi	r31, 0x01	; 1
     3ea:	90 81       	ld	r25, Z
     3ec:	92 60       	ori	r25, 0x02	; 2
     3ee:	90 83       	st	Z, r25
     3f0:	05 c0       	rjmp	.+10     	; 0x3fc <MOTOR_write_speed+0x1a>
     3f2:	e2 e0       	ldi	r30, 0x02	; 2
     3f4:	f1 e0       	ldi	r31, 0x01	; 1
     3f6:	90 81       	ld	r25, Z
     3f8:	9d 7f       	andi	r25, 0xFD	; 253
     3fa:	90 83       	st	Z, r25
     3fc:	47 cf       	rjmp	.-370    	; 0x28c <DAC_write>
     3fe:	08 95       	ret

00000400 <MOTOR_get_speed>:




uint8_t MOTOR_get_speed(can_message_t msg){
     400:	ef 92       	push	r14
     402:	ff 92       	push	r15
     404:	0f 93       	push	r16
     406:	1f 93       	push	r17
     408:	cf 93       	push	r28
     40a:	df 93       	push	r29
     40c:	cd b7       	in	r28, 0x3d	; 61
     40e:	de b7       	in	r29, 0x3e	; 62
     410:	2b 97       	sbiw	r28, 0x0b	; 11
     412:	0f b6       	in	r0, 0x3f	; 63
     414:	f8 94       	cli
     416:	de bf       	out	0x3e, r29	; 62
     418:	0f be       	out	0x3f, r0	; 63
     41a:	cd bf       	out	0x3d, r28	; 61

	/*can_message_t msg;
	CAN_recieve_data(&msg);*/
	
	int8_t pos = msg.data[2]-127;
     41c:	3f 57       	subi	r19, 0x7F	; 127
	uint8_t speed = (abs(pos)) /*+ PID_control()*/;
     41e:	83 2f       	mov	r24, r19
     420:	99 27       	eor	r25, r25
     422:	87 fd       	sbrc	r24, 7
     424:	90 95       	com	r25
     426:	99 23       	and	r25, r25
     428:	1c f4       	brge	.+6      	; 0x430 <MOTOR_get_speed+0x30>
     42a:	91 95       	neg	r25
     42c:	81 95       	neg	r24
     42e:	91 09       	sbc	r25, r1
		speed = -pos;
	}*/
	
	
	return speed;
};
     430:	2b 96       	adiw	r28, 0x0b	; 11
     432:	0f b6       	in	r0, 0x3f	; 63
     434:	f8 94       	cli
     436:	de bf       	out	0x3e, r29	; 62
     438:	0f be       	out	0x3f, r0	; 63
     43a:	cd bf       	out	0x3d, r28	; 61
     43c:	df 91       	pop	r29
     43e:	cf 91       	pop	r28
     440:	1f 91       	pop	r17
     442:	0f 91       	pop	r16
     444:	ff 90       	pop	r15
     446:	ef 90       	pop	r14
     448:	08 95       	ret

0000044a <MOTOR_get_direction>:

uint8_t MOTOR_get_direction(can_message_t msg) {
     44a:	ef 92       	push	r14
     44c:	ff 92       	push	r15
     44e:	0f 93       	push	r16
     450:	1f 93       	push	r17
     452:	cf 93       	push	r28
     454:	df 93       	push	r29
     456:	cd b7       	in	r28, 0x3d	; 61
     458:	de b7       	in	r29, 0x3e	; 62
     45a:	2b 97       	sbiw	r28, 0x0b	; 11
     45c:	0f b6       	in	r0, 0x3f	; 63
     45e:	f8 94       	cli
     460:	de bf       	out	0x3e, r29	; 62
     462:	0f be       	out	0x3f, r0	; 63
     464:	cd bf       	out	0x3d, r28	; 61
	if (msg.data[2] > 127) {
		return RIGHT;
	}
	return LEFT;
	
}
     466:	83 2f       	mov	r24, r19
     468:	88 1f       	adc	r24, r24
     46a:	88 27       	eor	r24, r24
     46c:	88 1f       	adc	r24, r24
     46e:	2b 96       	adiw	r28, 0x0b	; 11
     470:	0f b6       	in	r0, 0x3f	; 63
     472:	f8 94       	cli
     474:	de bf       	out	0x3e, r29	; 62
     476:	0f be       	out	0x3f, r0	; 63
     478:	cd bf       	out	0x3d, r28	; 61
     47a:	df 91       	pop	r29
     47c:	cf 91       	pop	r28
     47e:	1f 91       	pop	r17
     480:	0f 91       	pop	r16
     482:	ff 90       	pop	r15
     484:	ef 90       	pop	r14
     486:	08 95       	ret

00000488 <__vector_15>:
//static uint8_t left_ref = 0;
//static uint8_t mid_ref = 127;
//static uint8_t scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
     488:	1f 92       	push	r1
     48a:	0f 92       	push	r0
     48c:	0f b6       	in	r0, 0x3f	; 63
     48e:	0f 92       	push	r0
     490:	11 24       	eor	r1, r1
	//
	//MOTOR_write(abs(gain),dir);
	

	
}
     492:	0f 90       	pop	r0
     494:	0f be       	out	0x3f, r0	; 63
     496:	0f 90       	pop	r0
     498:	1f 90       	pop	r1
     49a:	18 95       	reti

0000049c <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     49c:	a0 e8       	ldi	r26, 0x80	; 128
     49e:	b0 e0       	ldi	r27, 0x00	; 0
     4a0:	8c 91       	ld	r24, X
     4a2:	8e 7f       	andi	r24, 0xFE	; 254
     4a4:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     4a6:	8c 91       	ld	r24, X
     4a8:	82 60       	ori	r24, 0x02	; 2
     4aa:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     4ac:	e1 e8       	ldi	r30, 0x81	; 129
     4ae:	f0 e0       	ldi	r31, 0x00	; 0
     4b0:	80 81       	ld	r24, Z
     4b2:	88 60       	ori	r24, 0x08	; 8
     4b4:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     4b6:	80 81       	ld	r24, Z
     4b8:	80 61       	ori	r24, 0x10	; 16
     4ba:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     4bc:	8c 91       	ld	r24, X
     4be:	80 68       	ori	r24, 0x80	; 128
     4c0:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     4c2:	80 81       	ld	r24, Z
     4c4:	84 60       	ori	r24, 0x04	; 4
     4c6:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     4c8:	80 81       	ld	r24, Z
     4ca:	8d 7f       	andi	r24, 0xFD	; 253
     4cc:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     4ce:	80 81       	ld	r24, Z
     4d0:	81 60       	ori	r24, 0x01	; 1
     4d2:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     4d4:	88 e3       	ldi	r24, 0x38	; 56
     4d6:	91 e0       	ldi	r25, 0x01	; 1
     4d8:	90 93 87 00 	sts	0x0087, r25
     4dc:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     4e0:	85 e1       	ldi	r24, 0x15	; 21
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	90 93 89 00 	sts	0x0089, r25
     4e8:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     4ec:	25 9a       	sbi	0x04, 5	; 4
     4ee:	08 95       	ret

000004f0 <PWM_get_duty_cycle>:
	
}



float PWM_get_duty_cycle(can_message_t msg) {
     4f0:	ef 92       	push	r14
     4f2:	ff 92       	push	r15
     4f4:	0f 93       	push	r16
     4f6:	1f 93       	push	r17
     4f8:	cf 93       	push	r28
     4fa:	df 93       	push	r29
     4fc:	cd b7       	in	r28, 0x3d	; 61
     4fe:	de b7       	in	r29, 0x3e	; 62
     500:	2b 97       	sbiw	r28, 0x0b	; 11
     502:	0f b6       	in	r0, 0x3f	; 63
     504:	f8 94       	cli
     506:	de bf       	out	0x3e, r29	; 62
     508:	0f be       	out	0x3f, r0	; 63
     50a:	cd bf       	out	0x3d, r28	; 61
     50c:	1c 83       	std	Y+4, r17	; 0x04
	
	
	//printf("MCP2515_read(MCP_CANINTF) & 1 = %d\n\n", MCP2515_read(MCP_CANINTF) & 1);
	//if(MCP2515_read(MCP_CANINTF) & 1){		printf("IN GET DC:\n");
		//CAN_print_message(msg);
		printf("\n\n\n");
     50e:	83 e4       	ldi	r24, 0x43	; 67
     510:	92 e0       	ldi	r25, 0x02	; 2
     512:	a4 d5       	rcall	.+2888   	; 0x105c <puts>
		MCP2515_bit_modify(MCP_CANINTF,0x1,0x1);	
     514:	41 e0       	ldi	r20, 0x01	; 1
     516:	61 e0       	ldi	r22, 0x01	; 1
     518:	8c e2       	ldi	r24, 0x2C	; 44
     51a:	0c df       	rcall	.-488    	; 0x334 <MCP2515_bit_modify>
	//}
	double x_pos = msg.data[0];
     51c:	6c 81       	ldd	r22, Y+4	; 0x04
     51e:	70 e0       	ldi	r23, 0x00	; 0
     520:	80 e0       	ldi	r24, 0x00	; 0
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	fa d2       	rcall	.+1524   	; 0xb1a <__floatunsisf>
	
	return (x_pos/255)*(PWM_max-PWM_min) + PWM_min;
     526:	20 e0       	ldi	r18, 0x00	; 0
     528:	30 e0       	ldi	r19, 0x00	; 0
     52a:	4f e7       	ldi	r20, 0x7F	; 127
     52c:	53 e4       	ldi	r21, 0x43	; 67
     52e:	61 d2       	rcall	.+1218   	; 0x9f2 <__divsf3>
     530:	23 e3       	ldi	r18, 0x33	; 51
     532:	33 e3       	ldi	r19, 0x33	; 51
     534:	43 e4       	ldi	r20, 0x43	; 67
     536:	51 e4       	ldi	r21, 0x41	; 65
     538:	a6 d3       	rcall	.+1868   	; 0xc86 <__mulsf3>
     53a:	2a e9       	ldi	r18, 0x9A	; 154
     53c:	39 e9       	ldi	r19, 0x99	; 153
     53e:	49 e7       	ldi	r20, 0x79	; 121
     540:	51 e4       	ldi	r21, 0x41	; 65
     542:	ef d1       	rcall	.+990    	; 0x922 <__addsf3>
     544:	2a e9       	ldi	r18, 0x9A	; 154
     546:	39 e9       	ldi	r19, 0x99	; 153
     548:	49 ed       	ldi	r20, 0xD9	; 217
     54a:	5f e3       	ldi	r21, 0x3F	; 63
     54c:	e9 d1       	rcall	.+978    	; 0x920 <__subsf3>
	
}
     54e:	2b 96       	adiw	r28, 0x0b	; 11
     550:	0f b6       	in	r0, 0x3f	; 63
     552:	f8 94       	cli
     554:	de bf       	out	0x3e, r29	; 62
     556:	0f be       	out	0x3f, r0	; 63
     558:	cd bf       	out	0x3d, r28	; 61
     55a:	df 91       	pop	r29
     55c:	cf 91       	pop	r28
     55e:	1f 91       	pop	r17
     560:	0f 91       	pop	r16
     562:	ff 90       	pop	r15
     564:	ef 90       	pop	r14
     566:	08 95       	ret

00000568 <PWM_set_duty_cycle>:


void PWM_set_duty_cycle(float val) {
     568:	cf 92       	push	r12
     56a:	df 92       	push	r13
     56c:	ef 92       	push	r14
     56e:	ff 92       	push	r15
     570:	6b 01       	movw	r12, r22
     572:	7c 01       	movw	r14, r24

	if (val >= PWM_max) {
     574:	20 e0       	ldi	r18, 0x00	; 0
     576:	30 e0       	ldi	r19, 0x00	; 0
     578:	4c ee       	ldi	r20, 0xEC	; 236
     57a:	51 e4       	ldi	r21, 0x41	; 65
     57c:	80 d3       	rcall	.+1792   	; 0xc7e <__gesf2>
     57e:	88 23       	and	r24, r24
     580:	3c f0       	brlt	.+14     	; 0x590 <PWM_set_duty_cycle+0x28>
		OCR1A = PWM_max;
     582:	8d e1       	ldi	r24, 0x1D	; 29
     584:	90 e0       	ldi	r25, 0x00	; 0
     586:	90 93 89 00 	sts	0x0089, r25
     58a:	80 93 88 00 	sts	0x0088, r24
     58e:	18 c0       	rjmp	.+48     	; 0x5c0 <PWM_set_duty_cycle+0x58>
	}
	else if (val <= PWM_min) {
     590:	27 e6       	ldi	r18, 0x67	; 103
     592:	36 e6       	ldi	r19, 0x66	; 102
     594:	4e e5       	ldi	r20, 0x5E	; 94
     596:	51 e4       	ldi	r21, 0x41	; 65
     598:	c7 01       	movw	r24, r14
     59a:	b6 01       	movw	r22, r12
     59c:	26 d2       	rcall	.+1100   	; 0x9ea <__cmpsf2>
     59e:	18 16       	cp	r1, r24
     5a0:	3c f0       	brlt	.+14     	; 0x5b0 <PWM_set_duty_cycle+0x48>
		OCR1A = PWM_min;
     5a2:	8d e0       	ldi	r24, 0x0D	; 13
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	90 93 89 00 	sts	0x0089, r25
     5aa:	80 93 88 00 	sts	0x0088, r24
     5ae:	08 c0       	rjmp	.+16     	; 0x5c0 <PWM_set_duty_cycle+0x58>
	}
	else {
		OCR1A = (uint8_t) val;	
     5b0:	c7 01       	movw	r24, r14
     5b2:	b6 01       	movw	r22, r12
     5b4:	86 d2       	rcall	.+1292   	; 0xac2 <__fixunssfsi>
     5b6:	70 e0       	ldi	r23, 0x00	; 0
     5b8:	70 93 89 00 	sts	0x0089, r23
     5bc:	60 93 88 00 	sts	0x0088, r22
	}
	
}
     5c0:	ff 90       	pop	r15
     5c2:	ef 90       	pop	r14
     5c4:	df 90       	pop	r13
     5c6:	cf 90       	pop	r12
     5c8:	08 95       	ret

000005ca <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRB |= (1<<DDB4);	
     5ca:	24 9a       	sbi	0x04, 4	; 4
     5cc:	08 95       	ret

000005ce <SOLENOID_disable>:
}


void SOLENOID_disable(){
	
		PORTB |= (1 << PB4);
     5ce:	2c 9a       	sbi	0x05, 4	; 5
     5d0:	08 95       	ret

000005d2 <SOLENOID_enable>:
		
}

void SOLENOID_enable(){
	
	PORTB &= ~(1 << PB4);
     5d2:	2c 98       	cbi	0x05, 4	; 5
     5d4:	08 95       	ret

000005d6 <SPI_init>:

void SPI_init() {
	
	

	DDRB |= (1<<DDB1);						//SCK
     5d6:	21 9a       	sbi	0x04, 1	; 4
	DDRB |= (1<<DDB2);						//MOSI
     5d8:	22 9a       	sbi	0x04, 2	; 4
	DDRB |= (1<<DDB7);
     5da:	27 9a       	sbi	0x04, 7	; 4
	DDRB |= (1<<DDB0);						//SS
     5dc:	20 9a       	sbi	0x04, 0	; 4
	DDRB &= ~(1<<DDB3);						//MISO
     5de:	23 98       	cbi	0x04, 3	; 4
	
	SPCR |= (1<<SPE)|(1<<MSTR)|(1<<SPR0);					//Master mode enable;						//SPI Enable
     5e0:	8c b5       	in	r24, 0x2c	; 44
     5e2:	81 65       	ori	r24, 0x51	; 81
     5e4:	8c bd       	out	0x2c, r24	; 44
     5e6:	08 95       	ret

000005e8 <SPI_send>:



void SPI_send(uint8_t message) {
	
	SPDR = message;							//Start transmission
     5e8:	8e bd       	out	0x2e, r24	; 46
	//printf("SPI_send \n");
	
	while (!(SPSR & (1<<SPIF))){
     5ea:	0d b4       	in	r0, 0x2d	; 45
     5ec:	07 fe       	sbrs	r0, 7
     5ee:	fd cf       	rjmp	.-6      	; 0x5ea <SPI_send+0x2>
		//printf("stuck\n");
	}			//Wait until transmission is complete
}
     5f0:	08 95       	ret

000005f2 <SPI_read>:



uint8_t SPI_read() {
	
	SPI_send(0x01);							//Transmisson of dummy byte, to be able to read from slave
     5f2:	81 e0       	ldi	r24, 0x01	; 1
     5f4:	f9 df       	rcall	.-14     	; 0x5e8 <SPI_send>
	
	//while (!(SPSR & (1<<SPIF))) {}			//Wait until transmission is complete
	
	return SPDR;							//All messages will end with the dummy byte????
     5f6:	8e b5       	in	r24, 0x2e	; 46
	
}
     5f8:	08 95       	ret

000005fa <SPI_enable_chipselect>:


void SPI_enable_chipselect(void) { // 1 --> enable
	PORTB &= ~(1<<PB7);
     5fa:	2f 98       	cbi	0x05, 7	; 5
     5fc:	08 95       	ret

000005fe <SPI_disable_chipselect>:
}



void SPI_disable_chipselect(void) { // 1 --> enable
	PORTB |= (1<<PB7);
     5fe:	2f 9a       	sbi	0x05, 7	; 5
     600:	08 95       	ret

00000602 <__vector_17>:
#include "TIMER.h"

static uint8_t stopwatch = 0;


void TIMER1_COMPA_vect() {
     602:	1f 92       	push	r1
     604:	0f 92       	push	r0
     606:	0f b6       	in	r0, 0x3f	; 63
     608:	0f 92       	push	r0
     60a:	11 24       	eor	r1, r1
     60c:	8f 93       	push	r24
	stopwatch = stopwatch + 1;
     60e:	80 91 59 02 	lds	r24, 0x0259
     612:	8f 5f       	subi	r24, 0xFF	; 255
     614:	80 93 59 02 	sts	0x0259, r24
} 
     618:	8f 91       	pop	r24
     61a:	0f 90       	pop	r0
     61c:	0f be       	out	0x3f, r0	; 63
     61e:	0f 90       	pop	r0
     620:	1f 90       	pop	r1
     622:	18 95       	reti

00000624 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     624:	8c e0       	ldi	r24, 0x0C	; 12
     626:	80 93 b8 00 	sts	0x00B8, r24
     62a:	8f ef       	ldi	r24, 0xFF	; 255
     62c:	80 93 bb 00 	sts	0x00BB, r24
     630:	84 e0       	ldi	r24, 0x04	; 4
     632:	80 93 bc 00 	sts	0x00BC, r24
     636:	08 95       	ret

00000638 <TWI_Start_Transceiver_With_Data>:
     638:	ec eb       	ldi	r30, 0xBC	; 188
     63a:	f0 e0       	ldi	r31, 0x00	; 0
     63c:	20 81       	ld	r18, Z
     63e:	20 fd       	sbrc	r18, 0
     640:	fd cf       	rjmp	.-6      	; 0x63c <TWI_Start_Transceiver_With_Data+0x4>
     642:	60 93 5c 02 	sts	0x025C, r22
     646:	fc 01       	movw	r30, r24
     648:	20 81       	ld	r18, Z
     64a:	20 93 5d 02 	sts	0x025D, r18
     64e:	20 fd       	sbrc	r18, 0
     650:	0c c0       	rjmp	.+24     	; 0x66a <TWI_Start_Transceiver_With_Data+0x32>
     652:	62 30       	cpi	r22, 0x02	; 2
     654:	50 f0       	brcs	.+20     	; 0x66a <TWI_Start_Transceiver_With_Data+0x32>
     656:	dc 01       	movw	r26, r24
     658:	11 96       	adiw	r26, 0x01	; 1
     65a:	ee e5       	ldi	r30, 0x5E	; 94
     65c:	f2 e0       	ldi	r31, 0x02	; 2
     65e:	81 e0       	ldi	r24, 0x01	; 1
     660:	9d 91       	ld	r25, X+
     662:	91 93       	st	Z+, r25
     664:	8f 5f       	subi	r24, 0xFF	; 255
     666:	86 13       	cpse	r24, r22
     668:	fb cf       	rjmp	.-10     	; 0x660 <TWI_Start_Transceiver_With_Data+0x28>
     66a:	10 92 5b 02 	sts	0x025B, r1
     66e:	88 ef       	ldi	r24, 0xF8	; 248
     670:	80 93 06 02 	sts	0x0206, r24
     674:	85 ea       	ldi	r24, 0xA5	; 165
     676:	80 93 bc 00 	sts	0x00BC, r24
     67a:	08 95       	ret

0000067c <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     67c:	1f 92       	push	r1
     67e:	0f 92       	push	r0
     680:	0f b6       	in	r0, 0x3f	; 63
     682:	0f 92       	push	r0
     684:	11 24       	eor	r1, r1
     686:	0b b6       	in	r0, 0x3b	; 59
     688:	0f 92       	push	r0
     68a:	2f 93       	push	r18
     68c:	3f 93       	push	r19
     68e:	8f 93       	push	r24
     690:	9f 93       	push	r25
     692:	af 93       	push	r26
     694:	bf 93       	push	r27
     696:	ef 93       	push	r30
     698:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     69a:	80 91 b9 00 	lds	r24, 0x00B9
     69e:	90 e0       	ldi	r25, 0x00	; 0
     6a0:	fc 01       	movw	r30, r24
     6a2:	38 97       	sbiw	r30, 0x08	; 8
     6a4:	e1 35       	cpi	r30, 0x51	; 81
     6a6:	f1 05       	cpc	r31, r1
     6a8:	08 f0       	brcs	.+2      	; 0x6ac <__vector_39+0x30>
     6aa:	55 c0       	rjmp	.+170    	; 0x756 <__vector_39+0xda>
     6ac:	ee 58       	subi	r30, 0x8E	; 142
     6ae:	ff 4f       	sbci	r31, 0xFF	; 255
     6b0:	4d c3       	rjmp	.+1690   	; 0xd4c <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     6b2:	10 92 5a 02 	sts	0x025A, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     6b6:	e0 91 5a 02 	lds	r30, 0x025A
     6ba:	80 91 5c 02 	lds	r24, 0x025C
     6be:	e8 17       	cp	r30, r24
     6c0:	70 f4       	brcc	.+28     	; 0x6de <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     6c2:	81 e0       	ldi	r24, 0x01	; 1
     6c4:	8e 0f       	add	r24, r30
     6c6:	80 93 5a 02 	sts	0x025A, r24
     6ca:	f0 e0       	ldi	r31, 0x00	; 0
     6cc:	e3 5a       	subi	r30, 0xA3	; 163
     6ce:	fd 4f       	sbci	r31, 0xFD	; 253
     6d0:	80 81       	ld	r24, Z
     6d2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6d6:	85 e8       	ldi	r24, 0x85	; 133
     6d8:	80 93 bc 00 	sts	0x00BC, r24
     6dc:	43 c0       	rjmp	.+134    	; 0x764 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     6de:	80 91 5b 02 	lds	r24, 0x025B
     6e2:	81 60       	ori	r24, 0x01	; 1
     6e4:	80 93 5b 02 	sts	0x025B, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6e8:	84 e9       	ldi	r24, 0x94	; 148
     6ea:	80 93 bc 00 	sts	0x00BC, r24
     6ee:	3a c0       	rjmp	.+116    	; 0x764 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     6f0:	e0 91 5a 02 	lds	r30, 0x025A
     6f4:	81 e0       	ldi	r24, 0x01	; 1
     6f6:	8e 0f       	add	r24, r30
     6f8:	80 93 5a 02 	sts	0x025A, r24
     6fc:	80 91 bb 00 	lds	r24, 0x00BB
     700:	f0 e0       	ldi	r31, 0x00	; 0
     702:	e3 5a       	subi	r30, 0xA3	; 163
     704:	fd 4f       	sbci	r31, 0xFD	; 253
     706:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     708:	20 91 5a 02 	lds	r18, 0x025A
     70c:	30 e0       	ldi	r19, 0x00	; 0
     70e:	80 91 5c 02 	lds	r24, 0x025C
     712:	90 e0       	ldi	r25, 0x00	; 0
     714:	01 97       	sbiw	r24, 0x01	; 1
     716:	28 17       	cp	r18, r24
     718:	39 07       	cpc	r19, r25
     71a:	24 f4       	brge	.+8      	; 0x724 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     71c:	85 ec       	ldi	r24, 0xC5	; 197
     71e:	80 93 bc 00 	sts	0x00BC, r24
     722:	20 c0       	rjmp	.+64     	; 0x764 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     724:	85 e8       	ldi	r24, 0x85	; 133
     726:	80 93 bc 00 	sts	0x00BC, r24
     72a:	1c c0       	rjmp	.+56     	; 0x764 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     72c:	80 91 bb 00 	lds	r24, 0x00BB
     730:	e0 91 5a 02 	lds	r30, 0x025A
     734:	f0 e0       	ldi	r31, 0x00	; 0
     736:	e3 5a       	subi	r30, 0xA3	; 163
     738:	fd 4f       	sbci	r31, 0xFD	; 253
     73a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     73c:	80 91 5b 02 	lds	r24, 0x025B
     740:	81 60       	ori	r24, 0x01	; 1
     742:	80 93 5b 02 	sts	0x025B, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     746:	84 e9       	ldi	r24, 0x94	; 148
     748:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     74c:	0b c0       	rjmp	.+22     	; 0x764 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     74e:	85 ea       	ldi	r24, 0xA5	; 165
     750:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     754:	07 c0       	rjmp	.+14     	; 0x764 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     756:	80 91 b9 00 	lds	r24, 0x00B9
     75a:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     75e:	84 e0       	ldi	r24, 0x04	; 4
     760:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     764:	ff 91       	pop	r31
     766:	ef 91       	pop	r30
     768:	bf 91       	pop	r27
     76a:	af 91       	pop	r26
     76c:	9f 91       	pop	r25
     76e:	8f 91       	pop	r24
     770:	3f 91       	pop	r19
     772:	2f 91       	pop	r18
     774:	0f 90       	pop	r0
     776:	0b be       	out	0x3b, r0	; 59
     778:	0f 90       	pop	r0
     77a:	0f be       	out	0x3f, r0	; 63
     77c:	0f 90       	pop	r0
     77e:	1f 90       	pop	r1
     780:	18 95       	reti

00000782 <UART_Init>:



int UART_Init(unsigned int ubrr) {
	// Set baud rate
	UBRR0H = (unsigned char)(ubrr>>8);
     782:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     786:	80 93 c4 00 	sts	0x00C4, r24
	// Enable receiver and transmitter
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     78a:	88 e1       	ldi	r24, 0x18	; 24
     78c:	80 93 c1 00 	sts	0x00C1, r24
	// Set frame format: 8data, 2 stop bit
	
	#ifdef __AVR_ATmega162__
		UCSR0A &= ~(_BV(U2X0));
	#elif __AVR_ATmega2560__
		UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     790:	8e e0       	ldi	r24, 0x0E	; 14
     792:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	
	
	
	
	cli();
     796:	f8 94       	cli

	
	//RX Complete Interrupt Enable
	UCSR0B |= (1 << RXCIE0);
     798:	e1 ec       	ldi	r30, 0xC1	; 193
     79a:	f0 e0       	ldi	r31, 0x00	; 0
     79c:	80 81       	ld	r24, Z
     79e:	80 68       	ori	r24, 0x80	; 128
     7a0:	80 83       	st	Z, r24
	
	//Receive Complete Flag Enable
	UCSR0A |= (1 << RXC0);
     7a2:	e0 ec       	ldi	r30, 0xC0	; 192
     7a4:	f0 e0       	ldi	r31, 0x00	; 0
     7a6:	80 81       	ld	r24, Z
     7a8:	80 68       	ori	r24, 0x80	; 128
     7aa:	80 83       	st	Z, r24
	
	//Global Interrupt Flag Enable
	sei();
     7ac:	78 94       	sei


	return 1;
}
     7ae:	81 e0       	ldi	r24, 0x01	; 1
     7b0:	90 e0       	ldi	r25, 0x00	; 0
     7b2:	08 95       	ret

000007b4 <UART_Transmit>:


int UART_Transmit(unsigned char data) {
	while (!(UCSR0A & (1<<UDRE0) )){}
     7b4:	e0 ec       	ldi	r30, 0xC0	; 192
     7b6:	f0 e0       	ldi	r31, 0x00	; 0
     7b8:	90 81       	ld	r25, Z
     7ba:	95 ff       	sbrs	r25, 5
     7bc:	fd cf       	rjmp	.-6      	; 0x7b8 <UART_Transmit+0x4>
	
	UDR0 = data;
     7be:	80 93 c6 00 	sts	0x00C6, r24
	return 3;
};
     7c2:	83 e0       	ldi	r24, 0x03	; 3
     7c4:	90 e0       	ldi	r25, 0x00	; 0
     7c6:	08 95       	ret

000007c8 <UART_Recieve>:


unsigned char UART_Recieve(void) {
	

	while ( !(UCSR0A & (1<<RXC0)));
     7c8:	e0 ec       	ldi	r30, 0xC0	; 192
     7ca:	f0 e0       	ldi	r31, 0x00	; 0
     7cc:	80 81       	ld	r24, Z
     7ce:	88 23       	and	r24, r24
     7d0:	ec f7       	brge	.-6      	; 0x7cc <UART_Recieve+0x4>
	
	return UDR0;
     7d2:	80 91 c6 00 	lds	r24, 0x00C6
	
     7d6:	08 95       	ret

000007d8 <__vector_25>:
#include "../lib/PID/PID.h"
#include "../lib/SOLEDNOID/SOLENOID.h"
uint8_t RECEIVED = 0;

ISR(USART0_RX_vect)
{
     7d8:	1f 92       	push	r1
     7da:	0f 92       	push	r0
     7dc:	0f b6       	in	r0, 0x3f	; 63
     7de:	0f 92       	push	r0
     7e0:	11 24       	eor	r1, r1
     7e2:	0b b6       	in	r0, 0x3b	; 59
     7e4:	0f 92       	push	r0
     7e6:	2f 93       	push	r18
     7e8:	3f 93       	push	r19
     7ea:	4f 93       	push	r20
     7ec:	5f 93       	push	r21
     7ee:	6f 93       	push	r22
     7f0:	7f 93       	push	r23
     7f2:	8f 93       	push	r24
     7f4:	9f 93       	push	r25
     7f6:	af 93       	push	r26
     7f8:	bf 93       	push	r27
     7fa:	ef 93       	push	r30
     7fc:	ff 93       	push	r31
	RECEIVED = 1;
     7fe:	81 e0       	ldi	r24, 0x01	; 1
     800:	80 93 61 02 	sts	0x0261, r24
	
	unsigned char temp = UDR0;
     804:	80 91 c6 00 	lds	r24, 0x00C6
	UART_Transmit(temp); // for å teste at det funker
     808:	d5 df       	rcall	.-86     	; 0x7b4 <UART_Transmit>
}
     80a:	ff 91       	pop	r31
     80c:	ef 91       	pop	r30
     80e:	bf 91       	pop	r27
     810:	af 91       	pop	r26
     812:	9f 91       	pop	r25
     814:	8f 91       	pop	r24
     816:	7f 91       	pop	r23
     818:	6f 91       	pop	r22
     81a:	5f 91       	pop	r21
     81c:	4f 91       	pop	r20
     81e:	3f 91       	pop	r19
     820:	2f 91       	pop	r18
     822:	0f 90       	pop	r0
     824:	0b be       	out	0x3b, r0	; 59
     826:	0f 90       	pop	r0
     828:	0f be       	out	0x3f, r0	; 63
     82a:	0f 90       	pop	r0
     82c:	1f 90       	pop	r1
     82e:	18 95       	reti

00000830 <main>:


int main(void) {
     830:	cf 93       	push	r28
     832:	df 93       	push	r29
     834:	cd b7       	in	r28, 0x3d	; 61
     836:	de b7       	in	r29, 0x3e	; 62
     838:	2b 97       	sbiw	r28, 0x0b	; 11
     83a:	0f b6       	in	r0, 0x3f	; 63
     83c:	f8 94       	cli
     83e:	de bf       	out	0x3e, r29	; 62
     840:	0f be       	out	0x3f, r0	; 63
     842:	cd bf       	out	0x3d, r28	; 61
	
	
	//disable alle interrupts
	cli();
     844:	f8 94       	cli
	
	DDRA = 0xFF;
     846:	8f ef       	ldi	r24, 0xFF	; 255
     848:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     84a:	87 e6       	ldi	r24, 0x67	; 103
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	99 df       	rcall	.-206    	; 0x782 <UART_Init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     850:	64 ee       	ldi	r22, 0xE4	; 228
     852:	73 e0       	ldi	r23, 0x03	; 3
     854:	8a ed       	ldi	r24, 0xDA	; 218
     856:	93 e0       	ldi	r25, 0x03	; 3
     858:	a6 d3       	rcall	.+1868   	; 0xfa6 <fdevopen>
	//init_SRAM();
	
	
	CAN_init();
     85a:	c2 dc       	rcall	.-1660   	; 0x1e0 <CAN_init>
	m.data[0] = (uint8_t) 'H';*/
	//CAN_send_message(&m);
	
	
	//MCP2515_init();
	PWM_init();
     85c:	1f de       	rcall	.-962    	; 0x49c <PWM_init>
	DAC_init();
     85e:	13 dd       	rcall	.-1498   	; 0x286 <DAC_init>
	MOTOR_init();
     860:	a8 dd       	rcall	.-1200   	; 0x3b2 <MOTOR_init>
	IR_init();
     862:	27 dd       	rcall	.-1458   	; 0x2b2 <IR_init>
	SOLENOID_init();;
     864:	b2 de       	rcall	.-668    	; 0x5ca <SOLENOID_init>
			_delay_ms(50);
			SOLENOID_disable();

			//_delay_ms(1000);
		}
		printf("msg data 2 = %d\n", msg.data[2]);
     866:	0f 2e       	mov	r0, r31
     868:	f6 e4       	ldi	r31, 0x46	; 70
     86a:	cf 2e       	mov	r12, r31
     86c:	f2 e0       	ldi	r31, 0x02	; 2
     86e:	df 2e       	mov	r13, r31
     870:	f0 2d       	mov	r31, r0
     872:	2f ef       	ldi	r18, 0xFF	; 255
     874:	81 ee       	ldi	r24, 0xE1	; 225
     876:	94 e0       	ldi	r25, 0x04	; 4
     878:	21 50       	subi	r18, 0x01	; 1
     87a:	80 40       	sbci	r24, 0x00	; 0
     87c:	90 40       	sbci	r25, 0x00	; 0
     87e:	e1 f7       	brne	.-8      	; 0x878 <main+0x48>
     880:	00 c0       	rjmp	.+0      	; 0x882 <main+0x52>
     882:	00 00       	nop
		 
		/*can_message_t msg;
		CAN_recieve_data(&msg);*/
		
		can_message_t msg;
		CAN_recieve_data(&msg);
     884:	ce 01       	movw	r24, r28
     886:	01 96       	adiw	r24, 0x01	; 1
     888:	bd dc       	rcall	.-1670   	; 0x204 <CAN_recieve_data>
		//printf("IN MAIN:\n");
		//CAN_print_message(msg);
		
		
		
		if (msg.id == 100) {
     88a:	89 81       	ldd	r24, Y+1	; 0x01
     88c:	9a 81       	ldd	r25, Y+2	; 0x02
     88e:	84 36       	cpi	r24, 0x64	; 100
     890:	91 05       	cpc	r25, r1
     892:	01 f5       	brne	.+64     	; 0x8d4 <main+0xa4>
			//printf("msg.data[0] = %d\n\n", msg.data[0]);
			float dc = PWM_get_duty_cycle(msg);
     894:	e9 80       	ldd	r14, Y+1	; 0x01
     896:	fa 80       	ldd	r15, Y+2	; 0x02
     898:	0b 81       	ldd	r16, Y+3	; 0x03
     89a:	1c 81       	ldd	r17, Y+4	; 0x04
     89c:	2d 81       	ldd	r18, Y+5	; 0x05
     89e:	3e 81       	ldd	r19, Y+6	; 0x06
     8a0:	4f 81       	ldd	r20, Y+7	; 0x07
     8a2:	58 85       	ldd	r21, Y+8	; 0x08
     8a4:	69 85       	ldd	r22, Y+9	; 0x09
     8a6:	7a 85       	ldd	r23, Y+10	; 0x0a
     8a8:	8b 85       	ldd	r24, Y+11	; 0x0b
     8aa:	22 de       	rcall	.-956    	; 0x4f0 <PWM_get_duty_cycle>
			PWM_set_duty_cycle(dc);	
     8ac:	5d de       	rcall	.-838    	; 0x568 <PWM_set_duty_cycle>
		//printf("dc = %d\n", dc);
		
		
		//printf("Motor speed: %d\nMotor dir: %d\n", MOTOR_get_speed(msg),MOTOR_get_direction(msg));
		
		if (msg.id == 100 && msg.data[3]) {
     8ae:	89 81       	ldd	r24, Y+1	; 0x01
     8b0:	9a 81       	ldd	r25, Y+2	; 0x02
     8b2:	84 36       	cpi	r24, 0x64	; 100
     8b4:	91 05       	cpc	r25, r1
     8b6:	71 f4       	brne	.+28     	; 0x8d4 <main+0xa4>
     8b8:	8f 81       	ldd	r24, Y+7	; 0x07
     8ba:	88 23       	and	r24, r24
     8bc:	59 f0       	breq	.+22     	; 0x8d4 <main+0xa4>
			
			SOLENOID_enable();
     8be:	89 de       	rcall	.-750    	; 0x5d2 <SOLENOID_enable>
     8c0:	2f ef       	ldi	r18, 0xFF	; 255
     8c2:	80 e7       	ldi	r24, 0x70	; 112
     8c4:	92 e0       	ldi	r25, 0x02	; 2
     8c6:	21 50       	subi	r18, 0x01	; 1
     8c8:	80 40       	sbci	r24, 0x00	; 0
     8ca:	90 40       	sbci	r25, 0x00	; 0
     8cc:	e1 f7       	brne	.-8      	; 0x8c6 <main+0x96>
     8ce:	00 c0       	rjmp	.+0      	; 0x8d0 <main+0xa0>
     8d0:	00 00       	nop
			//printf("SOLENOID_enabled\n");
			_delay_ms(50);
			SOLENOID_disable();
     8d2:	7d de       	rcall	.-774    	; 0x5ce <SOLENOID_disable>

			//_delay_ms(1000);
		}
		printf("msg data 2 = %d\n", msg.data[2]);
     8d4:	8e 81       	ldd	r24, Y+6	; 0x06
     8d6:	1f 92       	push	r1
     8d8:	8f 93       	push	r24
     8da:	df 92       	push	r13
     8dc:	cf 92       	push	r12
     8de:	ad d3       	rcall	.+1882   	; 0x103a <printf>
		uint8_t target_pos = msg.data[2];
		//MOTOR_write_pos(target_pos - PID_control(msg));
		
		MOTOR_write_speed(MOTOR_get_speed(msg),MOTOR_get_direction(msg));
     8e0:	e9 80       	ldd	r14, Y+1	; 0x01
     8e2:	fa 80       	ldd	r15, Y+2	; 0x02
     8e4:	0b 81       	ldd	r16, Y+3	; 0x03
     8e6:	1c 81       	ldd	r17, Y+4	; 0x04
     8e8:	2d 81       	ldd	r18, Y+5	; 0x05
     8ea:	3e 81       	ldd	r19, Y+6	; 0x06
     8ec:	4f 81       	ldd	r20, Y+7	; 0x07
     8ee:	58 85       	ldd	r21, Y+8	; 0x08
     8f0:	69 85       	ldd	r22, Y+9	; 0x09
     8f2:	7a 85       	ldd	r23, Y+10	; 0x0a
     8f4:	8b 85       	ldd	r24, Y+11	; 0x0b
     8f6:	a9 dd       	rcall	.-1198   	; 0x44a <MOTOR_get_direction>
     8f8:	b8 2e       	mov	r11, r24
     8fa:	e9 80       	ldd	r14, Y+1	; 0x01
     8fc:	fa 80       	ldd	r15, Y+2	; 0x02
     8fe:	0b 81       	ldd	r16, Y+3	; 0x03
     900:	1c 81       	ldd	r17, Y+4	; 0x04
     902:	2d 81       	ldd	r18, Y+5	; 0x05
     904:	3e 81       	ldd	r19, Y+6	; 0x06
     906:	4f 81       	ldd	r20, Y+7	; 0x07
     908:	58 85       	ldd	r21, Y+8	; 0x08
     90a:	69 85       	ldd	r22, Y+9	; 0x09
     90c:	7a 85       	ldd	r23, Y+10	; 0x0a
     90e:	8b 85       	ldd	r24, Y+11	; 0x0b
     910:	77 dd       	rcall	.-1298   	; 0x400 <MOTOR_get_speed>
     912:	6b 2d       	mov	r22, r11
     914:	66 dd       	rcall	.-1332   	; 0x3e2 <MOTOR_write_speed>
		
		//MCP_CANINTF = MCP_CANINTF | 0b00000001;
		

	}
     916:	0f 90       	pop	r0
     918:	0f 90       	pop	r0
     91a:	0f 90       	pop	r0
     91c:	0f 90       	pop	r0
     91e:	a9 cf       	rjmp	.-174    	; 0x872 <main+0x42>

00000920 <__subsf3>:
     920:	50 58       	subi	r21, 0x80	; 128

00000922 <__addsf3>:
     922:	bb 27       	eor	r27, r27
     924:	aa 27       	eor	r26, r26
     926:	0e d0       	rcall	.+28     	; 0x944 <__addsf3x>
     928:	70 c1       	rjmp	.+736    	; 0xc0a <__fp_round>
     92a:	61 d1       	rcall	.+706    	; 0xbee <__fp_pscA>
     92c:	30 f0       	brcs	.+12     	; 0x93a <__addsf3+0x18>
     92e:	66 d1       	rcall	.+716    	; 0xbfc <__fp_pscB>
     930:	20 f0       	brcs	.+8      	; 0x93a <__addsf3+0x18>
     932:	31 f4       	brne	.+12     	; 0x940 <__addsf3+0x1e>
     934:	9f 3f       	cpi	r25, 0xFF	; 255
     936:	11 f4       	brne	.+4      	; 0x93c <__addsf3+0x1a>
     938:	1e f4       	brtc	.+6      	; 0x940 <__addsf3+0x1e>
     93a:	56 c1       	rjmp	.+684    	; 0xbe8 <__fp_nan>
     93c:	0e f4       	brtc	.+2      	; 0x940 <__addsf3+0x1e>
     93e:	e0 95       	com	r30
     940:	e7 fb       	bst	r30, 7
     942:	4c c1       	rjmp	.+664    	; 0xbdc <__fp_inf>

00000944 <__addsf3x>:
     944:	e9 2f       	mov	r30, r25
     946:	72 d1       	rcall	.+740    	; 0xc2c <__fp_split3>
     948:	80 f3       	brcs	.-32     	; 0x92a <__addsf3+0x8>
     94a:	ba 17       	cp	r27, r26
     94c:	62 07       	cpc	r22, r18
     94e:	73 07       	cpc	r23, r19
     950:	84 07       	cpc	r24, r20
     952:	95 07       	cpc	r25, r21
     954:	18 f0       	brcs	.+6      	; 0x95c <__addsf3x+0x18>
     956:	71 f4       	brne	.+28     	; 0x974 <__addsf3x+0x30>
     958:	9e f5       	brtc	.+102    	; 0x9c0 <__addsf3x+0x7c>
     95a:	8a c1       	rjmp	.+788    	; 0xc70 <__fp_zero>
     95c:	0e f4       	brtc	.+2      	; 0x960 <__addsf3x+0x1c>
     95e:	e0 95       	com	r30
     960:	0b 2e       	mov	r0, r27
     962:	ba 2f       	mov	r27, r26
     964:	a0 2d       	mov	r26, r0
     966:	0b 01       	movw	r0, r22
     968:	b9 01       	movw	r22, r18
     96a:	90 01       	movw	r18, r0
     96c:	0c 01       	movw	r0, r24
     96e:	ca 01       	movw	r24, r20
     970:	a0 01       	movw	r20, r0
     972:	11 24       	eor	r1, r1
     974:	ff 27       	eor	r31, r31
     976:	59 1b       	sub	r21, r25
     978:	99 f0       	breq	.+38     	; 0x9a0 <__addsf3x+0x5c>
     97a:	59 3f       	cpi	r21, 0xF9	; 249
     97c:	50 f4       	brcc	.+20     	; 0x992 <__addsf3x+0x4e>
     97e:	50 3e       	cpi	r21, 0xE0	; 224
     980:	68 f1       	brcs	.+90     	; 0x9dc <__addsf3x+0x98>
     982:	1a 16       	cp	r1, r26
     984:	f0 40       	sbci	r31, 0x00	; 0
     986:	a2 2f       	mov	r26, r18
     988:	23 2f       	mov	r18, r19
     98a:	34 2f       	mov	r19, r20
     98c:	44 27       	eor	r20, r20
     98e:	58 5f       	subi	r21, 0xF8	; 248
     990:	f3 cf       	rjmp	.-26     	; 0x978 <__addsf3x+0x34>
     992:	46 95       	lsr	r20
     994:	37 95       	ror	r19
     996:	27 95       	ror	r18
     998:	a7 95       	ror	r26
     99a:	f0 40       	sbci	r31, 0x00	; 0
     99c:	53 95       	inc	r21
     99e:	c9 f7       	brne	.-14     	; 0x992 <__addsf3x+0x4e>
     9a0:	7e f4       	brtc	.+30     	; 0x9c0 <__addsf3x+0x7c>
     9a2:	1f 16       	cp	r1, r31
     9a4:	ba 0b       	sbc	r27, r26
     9a6:	62 0b       	sbc	r22, r18
     9a8:	73 0b       	sbc	r23, r19
     9aa:	84 0b       	sbc	r24, r20
     9ac:	ba f0       	brmi	.+46     	; 0x9dc <__addsf3x+0x98>
     9ae:	91 50       	subi	r25, 0x01	; 1
     9b0:	a1 f0       	breq	.+40     	; 0x9da <__addsf3x+0x96>
     9b2:	ff 0f       	add	r31, r31
     9b4:	bb 1f       	adc	r27, r27
     9b6:	66 1f       	adc	r22, r22
     9b8:	77 1f       	adc	r23, r23
     9ba:	88 1f       	adc	r24, r24
     9bc:	c2 f7       	brpl	.-16     	; 0x9ae <__addsf3x+0x6a>
     9be:	0e c0       	rjmp	.+28     	; 0x9dc <__addsf3x+0x98>
     9c0:	ba 0f       	add	r27, r26
     9c2:	62 1f       	adc	r22, r18
     9c4:	73 1f       	adc	r23, r19
     9c6:	84 1f       	adc	r24, r20
     9c8:	48 f4       	brcc	.+18     	; 0x9dc <__addsf3x+0x98>
     9ca:	87 95       	ror	r24
     9cc:	77 95       	ror	r23
     9ce:	67 95       	ror	r22
     9d0:	b7 95       	ror	r27
     9d2:	f7 95       	ror	r31
     9d4:	9e 3f       	cpi	r25, 0xFE	; 254
     9d6:	08 f0       	brcs	.+2      	; 0x9da <__addsf3x+0x96>
     9d8:	b3 cf       	rjmp	.-154    	; 0x940 <__addsf3+0x1e>
     9da:	93 95       	inc	r25
     9dc:	88 0f       	add	r24, r24
     9de:	08 f0       	brcs	.+2      	; 0x9e2 <__addsf3x+0x9e>
     9e0:	99 27       	eor	r25, r25
     9e2:	ee 0f       	add	r30, r30
     9e4:	97 95       	ror	r25
     9e6:	87 95       	ror	r24
     9e8:	08 95       	ret

000009ea <__cmpsf2>:
     9ea:	d4 d0       	rcall	.+424    	; 0xb94 <__fp_cmp>
     9ec:	08 f4       	brcc	.+2      	; 0x9f0 <__cmpsf2+0x6>
     9ee:	81 e0       	ldi	r24, 0x01	; 1
     9f0:	08 95       	ret

000009f2 <__divsf3>:
     9f2:	0c d0       	rcall	.+24     	; 0xa0c <__divsf3x>
     9f4:	0a c1       	rjmp	.+532    	; 0xc0a <__fp_round>
     9f6:	02 d1       	rcall	.+516    	; 0xbfc <__fp_pscB>
     9f8:	40 f0       	brcs	.+16     	; 0xa0a <__divsf3+0x18>
     9fa:	f9 d0       	rcall	.+498    	; 0xbee <__fp_pscA>
     9fc:	30 f0       	brcs	.+12     	; 0xa0a <__divsf3+0x18>
     9fe:	21 f4       	brne	.+8      	; 0xa08 <__divsf3+0x16>
     a00:	5f 3f       	cpi	r21, 0xFF	; 255
     a02:	19 f0       	breq	.+6      	; 0xa0a <__divsf3+0x18>
     a04:	eb c0       	rjmp	.+470    	; 0xbdc <__fp_inf>
     a06:	51 11       	cpse	r21, r1
     a08:	34 c1       	rjmp	.+616    	; 0xc72 <__fp_szero>
     a0a:	ee c0       	rjmp	.+476    	; 0xbe8 <__fp_nan>

00000a0c <__divsf3x>:
     a0c:	0f d1       	rcall	.+542    	; 0xc2c <__fp_split3>
     a0e:	98 f3       	brcs	.-26     	; 0x9f6 <__divsf3+0x4>

00000a10 <__divsf3_pse>:
     a10:	99 23       	and	r25, r25
     a12:	c9 f3       	breq	.-14     	; 0xa06 <__divsf3+0x14>
     a14:	55 23       	and	r21, r21
     a16:	b1 f3       	breq	.-20     	; 0xa04 <__divsf3+0x12>
     a18:	95 1b       	sub	r25, r21
     a1a:	55 0b       	sbc	r21, r21
     a1c:	bb 27       	eor	r27, r27
     a1e:	aa 27       	eor	r26, r26
     a20:	62 17       	cp	r22, r18
     a22:	73 07       	cpc	r23, r19
     a24:	84 07       	cpc	r24, r20
     a26:	38 f0       	brcs	.+14     	; 0xa36 <__divsf3_pse+0x26>
     a28:	9f 5f       	subi	r25, 0xFF	; 255
     a2a:	5f 4f       	sbci	r21, 0xFF	; 255
     a2c:	22 0f       	add	r18, r18
     a2e:	33 1f       	adc	r19, r19
     a30:	44 1f       	adc	r20, r20
     a32:	aa 1f       	adc	r26, r26
     a34:	a9 f3       	breq	.-22     	; 0xa20 <__divsf3_pse+0x10>
     a36:	33 d0       	rcall	.+102    	; 0xa9e <__divsf3_pse+0x8e>
     a38:	0e 2e       	mov	r0, r30
     a3a:	3a f0       	brmi	.+14     	; 0xa4a <__divsf3_pse+0x3a>
     a3c:	e0 e8       	ldi	r30, 0x80	; 128
     a3e:	30 d0       	rcall	.+96     	; 0xaa0 <__divsf3_pse+0x90>
     a40:	91 50       	subi	r25, 0x01	; 1
     a42:	50 40       	sbci	r21, 0x00	; 0
     a44:	e6 95       	lsr	r30
     a46:	00 1c       	adc	r0, r0
     a48:	ca f7       	brpl	.-14     	; 0xa3c <__divsf3_pse+0x2c>
     a4a:	29 d0       	rcall	.+82     	; 0xa9e <__divsf3_pse+0x8e>
     a4c:	fe 2f       	mov	r31, r30
     a4e:	27 d0       	rcall	.+78     	; 0xa9e <__divsf3_pse+0x8e>
     a50:	66 0f       	add	r22, r22
     a52:	77 1f       	adc	r23, r23
     a54:	88 1f       	adc	r24, r24
     a56:	bb 1f       	adc	r27, r27
     a58:	26 17       	cp	r18, r22
     a5a:	37 07       	cpc	r19, r23
     a5c:	48 07       	cpc	r20, r24
     a5e:	ab 07       	cpc	r26, r27
     a60:	b0 e8       	ldi	r27, 0x80	; 128
     a62:	09 f0       	breq	.+2      	; 0xa66 <__divsf3_pse+0x56>
     a64:	bb 0b       	sbc	r27, r27
     a66:	80 2d       	mov	r24, r0
     a68:	bf 01       	movw	r22, r30
     a6a:	ff 27       	eor	r31, r31
     a6c:	93 58       	subi	r25, 0x83	; 131
     a6e:	5f 4f       	sbci	r21, 0xFF	; 255
     a70:	2a f0       	brmi	.+10     	; 0xa7c <__divsf3_pse+0x6c>
     a72:	9e 3f       	cpi	r25, 0xFE	; 254
     a74:	51 05       	cpc	r21, r1
     a76:	68 f0       	brcs	.+26     	; 0xa92 <__divsf3_pse+0x82>
     a78:	b1 c0       	rjmp	.+354    	; 0xbdc <__fp_inf>
     a7a:	fb c0       	rjmp	.+502    	; 0xc72 <__fp_szero>
     a7c:	5f 3f       	cpi	r21, 0xFF	; 255
     a7e:	ec f3       	brlt	.-6      	; 0xa7a <__divsf3_pse+0x6a>
     a80:	98 3e       	cpi	r25, 0xE8	; 232
     a82:	dc f3       	brlt	.-10     	; 0xa7a <__divsf3_pse+0x6a>
     a84:	86 95       	lsr	r24
     a86:	77 95       	ror	r23
     a88:	67 95       	ror	r22
     a8a:	b7 95       	ror	r27
     a8c:	f7 95       	ror	r31
     a8e:	9f 5f       	subi	r25, 0xFF	; 255
     a90:	c9 f7       	brne	.-14     	; 0xa84 <__divsf3_pse+0x74>
     a92:	88 0f       	add	r24, r24
     a94:	91 1d       	adc	r25, r1
     a96:	96 95       	lsr	r25
     a98:	87 95       	ror	r24
     a9a:	97 f9       	bld	r25, 7
     a9c:	08 95       	ret
     a9e:	e1 e0       	ldi	r30, 0x01	; 1
     aa0:	66 0f       	add	r22, r22
     aa2:	77 1f       	adc	r23, r23
     aa4:	88 1f       	adc	r24, r24
     aa6:	bb 1f       	adc	r27, r27
     aa8:	62 17       	cp	r22, r18
     aaa:	73 07       	cpc	r23, r19
     aac:	84 07       	cpc	r24, r20
     aae:	ba 07       	cpc	r27, r26
     ab0:	20 f0       	brcs	.+8      	; 0xaba <__divsf3_pse+0xaa>
     ab2:	62 1b       	sub	r22, r18
     ab4:	73 0b       	sbc	r23, r19
     ab6:	84 0b       	sbc	r24, r20
     ab8:	ba 0b       	sbc	r27, r26
     aba:	ee 1f       	adc	r30, r30
     abc:	88 f7       	brcc	.-30     	; 0xaa0 <__divsf3_pse+0x90>
     abe:	e0 95       	com	r30
     ac0:	08 95       	ret

00000ac2 <__fixunssfsi>:
     ac2:	bc d0       	rcall	.+376    	; 0xc3c <__fp_splitA>
     ac4:	88 f0       	brcs	.+34     	; 0xae8 <__fixunssfsi+0x26>
     ac6:	9f 57       	subi	r25, 0x7F	; 127
     ac8:	90 f0       	brcs	.+36     	; 0xaee <__fixunssfsi+0x2c>
     aca:	b9 2f       	mov	r27, r25
     acc:	99 27       	eor	r25, r25
     ace:	b7 51       	subi	r27, 0x17	; 23
     ad0:	a0 f0       	brcs	.+40     	; 0xafa <__fixunssfsi+0x38>
     ad2:	d1 f0       	breq	.+52     	; 0xb08 <__fixunssfsi+0x46>
     ad4:	66 0f       	add	r22, r22
     ad6:	77 1f       	adc	r23, r23
     ad8:	88 1f       	adc	r24, r24
     ada:	99 1f       	adc	r25, r25
     adc:	1a f0       	brmi	.+6      	; 0xae4 <__fixunssfsi+0x22>
     ade:	ba 95       	dec	r27
     ae0:	c9 f7       	brne	.-14     	; 0xad4 <__fixunssfsi+0x12>
     ae2:	12 c0       	rjmp	.+36     	; 0xb08 <__fixunssfsi+0x46>
     ae4:	b1 30       	cpi	r27, 0x01	; 1
     ae6:	81 f0       	breq	.+32     	; 0xb08 <__fixunssfsi+0x46>
     ae8:	c3 d0       	rcall	.+390    	; 0xc70 <__fp_zero>
     aea:	b1 e0       	ldi	r27, 0x01	; 1
     aec:	08 95       	ret
     aee:	c0 c0       	rjmp	.+384    	; 0xc70 <__fp_zero>
     af0:	67 2f       	mov	r22, r23
     af2:	78 2f       	mov	r23, r24
     af4:	88 27       	eor	r24, r24
     af6:	b8 5f       	subi	r27, 0xF8	; 248
     af8:	39 f0       	breq	.+14     	; 0xb08 <__fixunssfsi+0x46>
     afa:	b9 3f       	cpi	r27, 0xF9	; 249
     afc:	cc f3       	brlt	.-14     	; 0xaf0 <__fixunssfsi+0x2e>
     afe:	86 95       	lsr	r24
     b00:	77 95       	ror	r23
     b02:	67 95       	ror	r22
     b04:	b3 95       	inc	r27
     b06:	d9 f7       	brne	.-10     	; 0xafe <__fixunssfsi+0x3c>
     b08:	3e f4       	brtc	.+14     	; 0xb18 <__fixunssfsi+0x56>
     b0a:	90 95       	com	r25
     b0c:	80 95       	com	r24
     b0e:	70 95       	com	r23
     b10:	61 95       	neg	r22
     b12:	7f 4f       	sbci	r23, 0xFF	; 255
     b14:	8f 4f       	sbci	r24, 0xFF	; 255
     b16:	9f 4f       	sbci	r25, 0xFF	; 255
     b18:	08 95       	ret

00000b1a <__floatunsisf>:
     b1a:	e8 94       	clt
     b1c:	09 c0       	rjmp	.+18     	; 0xb30 <__floatsisf+0x12>

00000b1e <__floatsisf>:
     b1e:	97 fb       	bst	r25, 7
     b20:	3e f4       	brtc	.+14     	; 0xb30 <__floatsisf+0x12>
     b22:	90 95       	com	r25
     b24:	80 95       	com	r24
     b26:	70 95       	com	r23
     b28:	61 95       	neg	r22
     b2a:	7f 4f       	sbci	r23, 0xFF	; 255
     b2c:	8f 4f       	sbci	r24, 0xFF	; 255
     b2e:	9f 4f       	sbci	r25, 0xFF	; 255
     b30:	99 23       	and	r25, r25
     b32:	a9 f0       	breq	.+42     	; 0xb5e <__floatsisf+0x40>
     b34:	f9 2f       	mov	r31, r25
     b36:	96 e9       	ldi	r25, 0x96	; 150
     b38:	bb 27       	eor	r27, r27
     b3a:	93 95       	inc	r25
     b3c:	f6 95       	lsr	r31
     b3e:	87 95       	ror	r24
     b40:	77 95       	ror	r23
     b42:	67 95       	ror	r22
     b44:	b7 95       	ror	r27
     b46:	f1 11       	cpse	r31, r1
     b48:	f8 cf       	rjmp	.-16     	; 0xb3a <__floatsisf+0x1c>
     b4a:	fa f4       	brpl	.+62     	; 0xb8a <__floatsisf+0x6c>
     b4c:	bb 0f       	add	r27, r27
     b4e:	11 f4       	brne	.+4      	; 0xb54 <__floatsisf+0x36>
     b50:	60 ff       	sbrs	r22, 0
     b52:	1b c0       	rjmp	.+54     	; 0xb8a <__floatsisf+0x6c>
     b54:	6f 5f       	subi	r22, 0xFF	; 255
     b56:	7f 4f       	sbci	r23, 0xFF	; 255
     b58:	8f 4f       	sbci	r24, 0xFF	; 255
     b5a:	9f 4f       	sbci	r25, 0xFF	; 255
     b5c:	16 c0       	rjmp	.+44     	; 0xb8a <__floatsisf+0x6c>
     b5e:	88 23       	and	r24, r24
     b60:	11 f0       	breq	.+4      	; 0xb66 <__floatsisf+0x48>
     b62:	96 e9       	ldi	r25, 0x96	; 150
     b64:	11 c0       	rjmp	.+34     	; 0xb88 <__floatsisf+0x6a>
     b66:	77 23       	and	r23, r23
     b68:	21 f0       	breq	.+8      	; 0xb72 <__floatsisf+0x54>
     b6a:	9e e8       	ldi	r25, 0x8E	; 142
     b6c:	87 2f       	mov	r24, r23
     b6e:	76 2f       	mov	r23, r22
     b70:	05 c0       	rjmp	.+10     	; 0xb7c <__floatsisf+0x5e>
     b72:	66 23       	and	r22, r22
     b74:	71 f0       	breq	.+28     	; 0xb92 <__floatsisf+0x74>
     b76:	96 e8       	ldi	r25, 0x86	; 134
     b78:	86 2f       	mov	r24, r22
     b7a:	70 e0       	ldi	r23, 0x00	; 0
     b7c:	60 e0       	ldi	r22, 0x00	; 0
     b7e:	2a f0       	brmi	.+10     	; 0xb8a <__floatsisf+0x6c>
     b80:	9a 95       	dec	r25
     b82:	66 0f       	add	r22, r22
     b84:	77 1f       	adc	r23, r23
     b86:	88 1f       	adc	r24, r24
     b88:	da f7       	brpl	.-10     	; 0xb80 <__floatsisf+0x62>
     b8a:	88 0f       	add	r24, r24
     b8c:	96 95       	lsr	r25
     b8e:	87 95       	ror	r24
     b90:	97 f9       	bld	r25, 7
     b92:	08 95       	ret

00000b94 <__fp_cmp>:
     b94:	99 0f       	add	r25, r25
     b96:	00 08       	sbc	r0, r0
     b98:	55 0f       	add	r21, r21
     b9a:	aa 0b       	sbc	r26, r26
     b9c:	e0 e8       	ldi	r30, 0x80	; 128
     b9e:	fe ef       	ldi	r31, 0xFE	; 254
     ba0:	16 16       	cp	r1, r22
     ba2:	17 06       	cpc	r1, r23
     ba4:	e8 07       	cpc	r30, r24
     ba6:	f9 07       	cpc	r31, r25
     ba8:	c0 f0       	brcs	.+48     	; 0xbda <__fp_cmp+0x46>
     baa:	12 16       	cp	r1, r18
     bac:	13 06       	cpc	r1, r19
     bae:	e4 07       	cpc	r30, r20
     bb0:	f5 07       	cpc	r31, r21
     bb2:	98 f0       	brcs	.+38     	; 0xbda <__fp_cmp+0x46>
     bb4:	62 1b       	sub	r22, r18
     bb6:	73 0b       	sbc	r23, r19
     bb8:	84 0b       	sbc	r24, r20
     bba:	95 0b       	sbc	r25, r21
     bbc:	39 f4       	brne	.+14     	; 0xbcc <__fp_cmp+0x38>
     bbe:	0a 26       	eor	r0, r26
     bc0:	61 f0       	breq	.+24     	; 0xbda <__fp_cmp+0x46>
     bc2:	23 2b       	or	r18, r19
     bc4:	24 2b       	or	r18, r20
     bc6:	25 2b       	or	r18, r21
     bc8:	21 f4       	brne	.+8      	; 0xbd2 <__fp_cmp+0x3e>
     bca:	08 95       	ret
     bcc:	0a 26       	eor	r0, r26
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__fp_cmp+0x3e>
     bd0:	a1 40       	sbci	r26, 0x01	; 1
     bd2:	a6 95       	lsr	r26
     bd4:	8f ef       	ldi	r24, 0xFF	; 255
     bd6:	81 1d       	adc	r24, r1
     bd8:	81 1d       	adc	r24, r1
     bda:	08 95       	ret

00000bdc <__fp_inf>:
     bdc:	97 f9       	bld	r25, 7
     bde:	9f 67       	ori	r25, 0x7F	; 127
     be0:	80 e8       	ldi	r24, 0x80	; 128
     be2:	70 e0       	ldi	r23, 0x00	; 0
     be4:	60 e0       	ldi	r22, 0x00	; 0
     be6:	08 95       	ret

00000be8 <__fp_nan>:
     be8:	9f ef       	ldi	r25, 0xFF	; 255
     bea:	80 ec       	ldi	r24, 0xC0	; 192
     bec:	08 95       	ret

00000bee <__fp_pscA>:
     bee:	00 24       	eor	r0, r0
     bf0:	0a 94       	dec	r0
     bf2:	16 16       	cp	r1, r22
     bf4:	17 06       	cpc	r1, r23
     bf6:	18 06       	cpc	r1, r24
     bf8:	09 06       	cpc	r0, r25
     bfa:	08 95       	ret

00000bfc <__fp_pscB>:
     bfc:	00 24       	eor	r0, r0
     bfe:	0a 94       	dec	r0
     c00:	12 16       	cp	r1, r18
     c02:	13 06       	cpc	r1, r19
     c04:	14 06       	cpc	r1, r20
     c06:	05 06       	cpc	r0, r21
     c08:	08 95       	ret

00000c0a <__fp_round>:
     c0a:	09 2e       	mov	r0, r25
     c0c:	03 94       	inc	r0
     c0e:	00 0c       	add	r0, r0
     c10:	11 f4       	brne	.+4      	; 0xc16 <__fp_round+0xc>
     c12:	88 23       	and	r24, r24
     c14:	52 f0       	brmi	.+20     	; 0xc2a <__fp_round+0x20>
     c16:	bb 0f       	add	r27, r27
     c18:	40 f4       	brcc	.+16     	; 0xc2a <__fp_round+0x20>
     c1a:	bf 2b       	or	r27, r31
     c1c:	11 f4       	brne	.+4      	; 0xc22 <__fp_round+0x18>
     c1e:	60 ff       	sbrs	r22, 0
     c20:	04 c0       	rjmp	.+8      	; 0xc2a <__fp_round+0x20>
     c22:	6f 5f       	subi	r22, 0xFF	; 255
     c24:	7f 4f       	sbci	r23, 0xFF	; 255
     c26:	8f 4f       	sbci	r24, 0xFF	; 255
     c28:	9f 4f       	sbci	r25, 0xFF	; 255
     c2a:	08 95       	ret

00000c2c <__fp_split3>:
     c2c:	57 fd       	sbrc	r21, 7
     c2e:	90 58       	subi	r25, 0x80	; 128
     c30:	44 0f       	add	r20, r20
     c32:	55 1f       	adc	r21, r21
     c34:	59 f0       	breq	.+22     	; 0xc4c <__fp_splitA+0x10>
     c36:	5f 3f       	cpi	r21, 0xFF	; 255
     c38:	71 f0       	breq	.+28     	; 0xc56 <__fp_splitA+0x1a>
     c3a:	47 95       	ror	r20

00000c3c <__fp_splitA>:
     c3c:	88 0f       	add	r24, r24
     c3e:	97 fb       	bst	r25, 7
     c40:	99 1f       	adc	r25, r25
     c42:	61 f0       	breq	.+24     	; 0xc5c <__fp_splitA+0x20>
     c44:	9f 3f       	cpi	r25, 0xFF	; 255
     c46:	79 f0       	breq	.+30     	; 0xc66 <__fp_splitA+0x2a>
     c48:	87 95       	ror	r24
     c4a:	08 95       	ret
     c4c:	12 16       	cp	r1, r18
     c4e:	13 06       	cpc	r1, r19
     c50:	14 06       	cpc	r1, r20
     c52:	55 1f       	adc	r21, r21
     c54:	f2 cf       	rjmp	.-28     	; 0xc3a <__fp_split3+0xe>
     c56:	46 95       	lsr	r20
     c58:	f1 df       	rcall	.-30     	; 0xc3c <__fp_splitA>
     c5a:	08 c0       	rjmp	.+16     	; 0xc6c <__fp_splitA+0x30>
     c5c:	16 16       	cp	r1, r22
     c5e:	17 06       	cpc	r1, r23
     c60:	18 06       	cpc	r1, r24
     c62:	99 1f       	adc	r25, r25
     c64:	f1 cf       	rjmp	.-30     	; 0xc48 <__fp_splitA+0xc>
     c66:	86 95       	lsr	r24
     c68:	71 05       	cpc	r23, r1
     c6a:	61 05       	cpc	r22, r1
     c6c:	08 94       	sec
     c6e:	08 95       	ret

00000c70 <__fp_zero>:
     c70:	e8 94       	clt

00000c72 <__fp_szero>:
     c72:	bb 27       	eor	r27, r27
     c74:	66 27       	eor	r22, r22
     c76:	77 27       	eor	r23, r23
     c78:	cb 01       	movw	r24, r22
     c7a:	97 f9       	bld	r25, 7
     c7c:	08 95       	ret

00000c7e <__gesf2>:
     c7e:	8a df       	rcall	.-236    	; 0xb94 <__fp_cmp>
     c80:	08 f4       	brcc	.+2      	; 0xc84 <__gesf2+0x6>
     c82:	8f ef       	ldi	r24, 0xFF	; 255
     c84:	08 95       	ret

00000c86 <__mulsf3>:
     c86:	0b d0       	rcall	.+22     	; 0xc9e <__mulsf3x>
     c88:	c0 cf       	rjmp	.-128    	; 0xc0a <__fp_round>
     c8a:	b1 df       	rcall	.-158    	; 0xbee <__fp_pscA>
     c8c:	28 f0       	brcs	.+10     	; 0xc98 <__mulsf3+0x12>
     c8e:	b6 df       	rcall	.-148    	; 0xbfc <__fp_pscB>
     c90:	18 f0       	brcs	.+6      	; 0xc98 <__mulsf3+0x12>
     c92:	95 23       	and	r25, r21
     c94:	09 f0       	breq	.+2      	; 0xc98 <__mulsf3+0x12>
     c96:	a2 cf       	rjmp	.-188    	; 0xbdc <__fp_inf>
     c98:	a7 cf       	rjmp	.-178    	; 0xbe8 <__fp_nan>
     c9a:	11 24       	eor	r1, r1
     c9c:	ea cf       	rjmp	.-44     	; 0xc72 <__fp_szero>

00000c9e <__mulsf3x>:
     c9e:	c6 df       	rcall	.-116    	; 0xc2c <__fp_split3>
     ca0:	a0 f3       	brcs	.-24     	; 0xc8a <__mulsf3+0x4>

00000ca2 <__mulsf3_pse>:
     ca2:	95 9f       	mul	r25, r21
     ca4:	d1 f3       	breq	.-12     	; 0xc9a <__mulsf3+0x14>
     ca6:	95 0f       	add	r25, r21
     ca8:	50 e0       	ldi	r21, 0x00	; 0
     caa:	55 1f       	adc	r21, r21
     cac:	62 9f       	mul	r22, r18
     cae:	f0 01       	movw	r30, r0
     cb0:	72 9f       	mul	r23, r18
     cb2:	bb 27       	eor	r27, r27
     cb4:	f0 0d       	add	r31, r0
     cb6:	b1 1d       	adc	r27, r1
     cb8:	63 9f       	mul	r22, r19
     cba:	aa 27       	eor	r26, r26
     cbc:	f0 0d       	add	r31, r0
     cbe:	b1 1d       	adc	r27, r1
     cc0:	aa 1f       	adc	r26, r26
     cc2:	64 9f       	mul	r22, r20
     cc4:	66 27       	eor	r22, r22
     cc6:	b0 0d       	add	r27, r0
     cc8:	a1 1d       	adc	r26, r1
     cca:	66 1f       	adc	r22, r22
     ccc:	82 9f       	mul	r24, r18
     cce:	22 27       	eor	r18, r18
     cd0:	b0 0d       	add	r27, r0
     cd2:	a1 1d       	adc	r26, r1
     cd4:	62 1f       	adc	r22, r18
     cd6:	73 9f       	mul	r23, r19
     cd8:	b0 0d       	add	r27, r0
     cda:	a1 1d       	adc	r26, r1
     cdc:	62 1f       	adc	r22, r18
     cde:	83 9f       	mul	r24, r19
     ce0:	a0 0d       	add	r26, r0
     ce2:	61 1d       	adc	r22, r1
     ce4:	22 1f       	adc	r18, r18
     ce6:	74 9f       	mul	r23, r20
     ce8:	33 27       	eor	r19, r19
     cea:	a0 0d       	add	r26, r0
     cec:	61 1d       	adc	r22, r1
     cee:	23 1f       	adc	r18, r19
     cf0:	84 9f       	mul	r24, r20
     cf2:	60 0d       	add	r22, r0
     cf4:	21 1d       	adc	r18, r1
     cf6:	82 2f       	mov	r24, r18
     cf8:	76 2f       	mov	r23, r22
     cfa:	6a 2f       	mov	r22, r26
     cfc:	11 24       	eor	r1, r1
     cfe:	9f 57       	subi	r25, 0x7F	; 127
     d00:	50 40       	sbci	r21, 0x00	; 0
     d02:	8a f0       	brmi	.+34     	; 0xd26 <__mulsf3_pse+0x84>
     d04:	e1 f0       	breq	.+56     	; 0xd3e <__mulsf3_pse+0x9c>
     d06:	88 23       	and	r24, r24
     d08:	4a f0       	brmi	.+18     	; 0xd1c <__mulsf3_pse+0x7a>
     d0a:	ee 0f       	add	r30, r30
     d0c:	ff 1f       	adc	r31, r31
     d0e:	bb 1f       	adc	r27, r27
     d10:	66 1f       	adc	r22, r22
     d12:	77 1f       	adc	r23, r23
     d14:	88 1f       	adc	r24, r24
     d16:	91 50       	subi	r25, 0x01	; 1
     d18:	50 40       	sbci	r21, 0x00	; 0
     d1a:	a9 f7       	brne	.-22     	; 0xd06 <__mulsf3_pse+0x64>
     d1c:	9e 3f       	cpi	r25, 0xFE	; 254
     d1e:	51 05       	cpc	r21, r1
     d20:	70 f0       	brcs	.+28     	; 0xd3e <__mulsf3_pse+0x9c>
     d22:	5c cf       	rjmp	.-328    	; 0xbdc <__fp_inf>
     d24:	a6 cf       	rjmp	.-180    	; 0xc72 <__fp_szero>
     d26:	5f 3f       	cpi	r21, 0xFF	; 255
     d28:	ec f3       	brlt	.-6      	; 0xd24 <__mulsf3_pse+0x82>
     d2a:	98 3e       	cpi	r25, 0xE8	; 232
     d2c:	dc f3       	brlt	.-10     	; 0xd24 <__mulsf3_pse+0x82>
     d2e:	86 95       	lsr	r24
     d30:	77 95       	ror	r23
     d32:	67 95       	ror	r22
     d34:	b7 95       	ror	r27
     d36:	f7 95       	ror	r31
     d38:	e7 95       	ror	r30
     d3a:	9f 5f       	subi	r25, 0xFF	; 255
     d3c:	c1 f7       	brne	.-16     	; 0xd2e <__mulsf3_pse+0x8c>
     d3e:	fe 2b       	or	r31, r30
     d40:	88 0f       	add	r24, r24
     d42:	91 1d       	adc	r25, r1
     d44:	96 95       	lsr	r25
     d46:	87 95       	ror	r24
     d48:	97 f9       	bld	r25, 7
     d4a:	08 95       	ret

00000d4c <__tablejump2__>:
     d4c:	ee 0f       	add	r30, r30
     d4e:	ff 1f       	adc	r31, r31

00000d50 <__tablejump__>:
     d50:	05 90       	lpm	r0, Z+
     d52:	f4 91       	lpm	r31, Z
     d54:	e0 2d       	mov	r30, r0
     d56:	19 94       	eijmp

00000d58 <malloc>:
     d58:	cf 93       	push	r28
     d5a:	df 93       	push	r29
     d5c:	82 30       	cpi	r24, 0x02	; 2
     d5e:	91 05       	cpc	r25, r1
     d60:	10 f4       	brcc	.+4      	; 0xd66 <malloc+0xe>
     d62:	82 e0       	ldi	r24, 0x02	; 2
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	e0 91 65 02 	lds	r30, 0x0265
     d6a:	f0 91 66 02 	lds	r31, 0x0266
     d6e:	20 e0       	ldi	r18, 0x00	; 0
     d70:	30 e0       	ldi	r19, 0x00	; 0
     d72:	a0 e0       	ldi	r26, 0x00	; 0
     d74:	b0 e0       	ldi	r27, 0x00	; 0
     d76:	30 97       	sbiw	r30, 0x00	; 0
     d78:	39 f1       	breq	.+78     	; 0xdc8 <malloc+0x70>
     d7a:	40 81       	ld	r20, Z
     d7c:	51 81       	ldd	r21, Z+1	; 0x01
     d7e:	48 17       	cp	r20, r24
     d80:	59 07       	cpc	r21, r25
     d82:	b8 f0       	brcs	.+46     	; 0xdb2 <malloc+0x5a>
     d84:	48 17       	cp	r20, r24
     d86:	59 07       	cpc	r21, r25
     d88:	71 f4       	brne	.+28     	; 0xda6 <malloc+0x4e>
     d8a:	82 81       	ldd	r24, Z+2	; 0x02
     d8c:	93 81       	ldd	r25, Z+3	; 0x03
     d8e:	10 97       	sbiw	r26, 0x00	; 0
     d90:	29 f0       	breq	.+10     	; 0xd9c <malloc+0x44>
     d92:	13 96       	adiw	r26, 0x03	; 3
     d94:	9c 93       	st	X, r25
     d96:	8e 93       	st	-X, r24
     d98:	12 97       	sbiw	r26, 0x02	; 2
     d9a:	2c c0       	rjmp	.+88     	; 0xdf4 <malloc+0x9c>
     d9c:	90 93 66 02 	sts	0x0266, r25
     da0:	80 93 65 02 	sts	0x0265, r24
     da4:	27 c0       	rjmp	.+78     	; 0xdf4 <malloc+0x9c>
     da6:	21 15       	cp	r18, r1
     da8:	31 05       	cpc	r19, r1
     daa:	31 f0       	breq	.+12     	; 0xdb8 <malloc+0x60>
     dac:	42 17       	cp	r20, r18
     dae:	53 07       	cpc	r21, r19
     db0:	18 f0       	brcs	.+6      	; 0xdb8 <malloc+0x60>
     db2:	a9 01       	movw	r20, r18
     db4:	db 01       	movw	r26, r22
     db6:	01 c0       	rjmp	.+2      	; 0xdba <malloc+0x62>
     db8:	ef 01       	movw	r28, r30
     dba:	9a 01       	movw	r18, r20
     dbc:	bd 01       	movw	r22, r26
     dbe:	df 01       	movw	r26, r30
     dc0:	02 80       	ldd	r0, Z+2	; 0x02
     dc2:	f3 81       	ldd	r31, Z+3	; 0x03
     dc4:	e0 2d       	mov	r30, r0
     dc6:	d7 cf       	rjmp	.-82     	; 0xd76 <malloc+0x1e>
     dc8:	21 15       	cp	r18, r1
     dca:	31 05       	cpc	r19, r1
     dcc:	f9 f0       	breq	.+62     	; 0xe0c <malloc+0xb4>
     dce:	28 1b       	sub	r18, r24
     dd0:	39 0b       	sbc	r19, r25
     dd2:	24 30       	cpi	r18, 0x04	; 4
     dd4:	31 05       	cpc	r19, r1
     dd6:	80 f4       	brcc	.+32     	; 0xdf8 <malloc+0xa0>
     dd8:	8a 81       	ldd	r24, Y+2	; 0x02
     dda:	9b 81       	ldd	r25, Y+3	; 0x03
     ddc:	61 15       	cp	r22, r1
     dde:	71 05       	cpc	r23, r1
     de0:	21 f0       	breq	.+8      	; 0xdea <malloc+0x92>
     de2:	fb 01       	movw	r30, r22
     de4:	93 83       	std	Z+3, r25	; 0x03
     de6:	82 83       	std	Z+2, r24	; 0x02
     de8:	04 c0       	rjmp	.+8      	; 0xdf2 <malloc+0x9a>
     dea:	90 93 66 02 	sts	0x0266, r25
     dee:	80 93 65 02 	sts	0x0265, r24
     df2:	fe 01       	movw	r30, r28
     df4:	32 96       	adiw	r30, 0x02	; 2
     df6:	44 c0       	rjmp	.+136    	; 0xe80 <malloc+0x128>
     df8:	fe 01       	movw	r30, r28
     dfa:	e2 0f       	add	r30, r18
     dfc:	f3 1f       	adc	r31, r19
     dfe:	81 93       	st	Z+, r24
     e00:	91 93       	st	Z+, r25
     e02:	22 50       	subi	r18, 0x02	; 2
     e04:	31 09       	sbc	r19, r1
     e06:	39 83       	std	Y+1, r19	; 0x01
     e08:	28 83       	st	Y, r18
     e0a:	3a c0       	rjmp	.+116    	; 0xe80 <malloc+0x128>
     e0c:	20 91 63 02 	lds	r18, 0x0263
     e10:	30 91 64 02 	lds	r19, 0x0264
     e14:	23 2b       	or	r18, r19
     e16:	41 f4       	brne	.+16     	; 0xe28 <malloc+0xd0>
     e18:	20 91 02 02 	lds	r18, 0x0202
     e1c:	30 91 03 02 	lds	r19, 0x0203
     e20:	30 93 64 02 	sts	0x0264, r19
     e24:	20 93 63 02 	sts	0x0263, r18
     e28:	20 91 00 02 	lds	r18, 0x0200
     e2c:	30 91 01 02 	lds	r19, 0x0201
     e30:	21 15       	cp	r18, r1
     e32:	31 05       	cpc	r19, r1
     e34:	41 f4       	brne	.+16     	; 0xe46 <malloc+0xee>
     e36:	2d b7       	in	r18, 0x3d	; 61
     e38:	3e b7       	in	r19, 0x3e	; 62
     e3a:	40 91 04 02 	lds	r20, 0x0204
     e3e:	50 91 05 02 	lds	r21, 0x0205
     e42:	24 1b       	sub	r18, r20
     e44:	35 0b       	sbc	r19, r21
     e46:	e0 91 63 02 	lds	r30, 0x0263
     e4a:	f0 91 64 02 	lds	r31, 0x0264
     e4e:	e2 17       	cp	r30, r18
     e50:	f3 07       	cpc	r31, r19
     e52:	a0 f4       	brcc	.+40     	; 0xe7c <malloc+0x124>
     e54:	2e 1b       	sub	r18, r30
     e56:	3f 0b       	sbc	r19, r31
     e58:	28 17       	cp	r18, r24
     e5a:	39 07       	cpc	r19, r25
     e5c:	78 f0       	brcs	.+30     	; 0xe7c <malloc+0x124>
     e5e:	ac 01       	movw	r20, r24
     e60:	4e 5f       	subi	r20, 0xFE	; 254
     e62:	5f 4f       	sbci	r21, 0xFF	; 255
     e64:	24 17       	cp	r18, r20
     e66:	35 07       	cpc	r19, r21
     e68:	48 f0       	brcs	.+18     	; 0xe7c <malloc+0x124>
     e6a:	4e 0f       	add	r20, r30
     e6c:	5f 1f       	adc	r21, r31
     e6e:	50 93 64 02 	sts	0x0264, r21
     e72:	40 93 63 02 	sts	0x0263, r20
     e76:	81 93       	st	Z+, r24
     e78:	91 93       	st	Z+, r25
     e7a:	02 c0       	rjmp	.+4      	; 0xe80 <malloc+0x128>
     e7c:	e0 e0       	ldi	r30, 0x00	; 0
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	cf 01       	movw	r24, r30
     e82:	df 91       	pop	r29
     e84:	cf 91       	pop	r28
     e86:	08 95       	ret

00000e88 <free>:
     e88:	cf 93       	push	r28
     e8a:	df 93       	push	r29
     e8c:	00 97       	sbiw	r24, 0x00	; 0
     e8e:	09 f4       	brne	.+2      	; 0xe92 <free+0xa>
     e90:	87 c0       	rjmp	.+270    	; 0xfa0 <free+0x118>
     e92:	fc 01       	movw	r30, r24
     e94:	32 97       	sbiw	r30, 0x02	; 2
     e96:	13 82       	std	Z+3, r1	; 0x03
     e98:	12 82       	std	Z+2, r1	; 0x02
     e9a:	c0 91 65 02 	lds	r28, 0x0265
     e9e:	d0 91 66 02 	lds	r29, 0x0266
     ea2:	20 97       	sbiw	r28, 0x00	; 0
     ea4:	81 f4       	brne	.+32     	; 0xec6 <free+0x3e>
     ea6:	20 81       	ld	r18, Z
     ea8:	31 81       	ldd	r19, Z+1	; 0x01
     eaa:	28 0f       	add	r18, r24
     eac:	39 1f       	adc	r19, r25
     eae:	80 91 63 02 	lds	r24, 0x0263
     eb2:	90 91 64 02 	lds	r25, 0x0264
     eb6:	82 17       	cp	r24, r18
     eb8:	93 07       	cpc	r25, r19
     eba:	79 f5       	brne	.+94     	; 0xf1a <free+0x92>
     ebc:	f0 93 64 02 	sts	0x0264, r31
     ec0:	e0 93 63 02 	sts	0x0263, r30
     ec4:	6d c0       	rjmp	.+218    	; 0xfa0 <free+0x118>
     ec6:	de 01       	movw	r26, r28
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	ae 17       	cp	r26, r30
     ece:	bf 07       	cpc	r27, r31
     ed0:	50 f4       	brcc	.+20     	; 0xee6 <free+0x5e>
     ed2:	12 96       	adiw	r26, 0x02	; 2
     ed4:	4d 91       	ld	r20, X+
     ed6:	5c 91       	ld	r21, X
     ed8:	13 97       	sbiw	r26, 0x03	; 3
     eda:	9d 01       	movw	r18, r26
     edc:	41 15       	cp	r20, r1
     ede:	51 05       	cpc	r21, r1
     ee0:	09 f1       	breq	.+66     	; 0xf24 <free+0x9c>
     ee2:	da 01       	movw	r26, r20
     ee4:	f3 cf       	rjmp	.-26     	; 0xecc <free+0x44>
     ee6:	b3 83       	std	Z+3, r27	; 0x03
     ee8:	a2 83       	std	Z+2, r26	; 0x02
     eea:	40 81       	ld	r20, Z
     eec:	51 81       	ldd	r21, Z+1	; 0x01
     eee:	84 0f       	add	r24, r20
     ef0:	95 1f       	adc	r25, r21
     ef2:	8a 17       	cp	r24, r26
     ef4:	9b 07       	cpc	r25, r27
     ef6:	71 f4       	brne	.+28     	; 0xf14 <free+0x8c>
     ef8:	8d 91       	ld	r24, X+
     efa:	9c 91       	ld	r25, X
     efc:	11 97       	sbiw	r26, 0x01	; 1
     efe:	84 0f       	add	r24, r20
     f00:	95 1f       	adc	r25, r21
     f02:	02 96       	adiw	r24, 0x02	; 2
     f04:	91 83       	std	Z+1, r25	; 0x01
     f06:	80 83       	st	Z, r24
     f08:	12 96       	adiw	r26, 0x02	; 2
     f0a:	8d 91       	ld	r24, X+
     f0c:	9c 91       	ld	r25, X
     f0e:	13 97       	sbiw	r26, 0x03	; 3
     f10:	93 83       	std	Z+3, r25	; 0x03
     f12:	82 83       	std	Z+2, r24	; 0x02
     f14:	21 15       	cp	r18, r1
     f16:	31 05       	cpc	r19, r1
     f18:	29 f4       	brne	.+10     	; 0xf24 <free+0x9c>
     f1a:	f0 93 66 02 	sts	0x0266, r31
     f1e:	e0 93 65 02 	sts	0x0265, r30
     f22:	3e c0       	rjmp	.+124    	; 0xfa0 <free+0x118>
     f24:	d9 01       	movw	r26, r18
     f26:	13 96       	adiw	r26, 0x03	; 3
     f28:	fc 93       	st	X, r31
     f2a:	ee 93       	st	-X, r30
     f2c:	12 97       	sbiw	r26, 0x02	; 2
     f2e:	4d 91       	ld	r20, X+
     f30:	5d 91       	ld	r21, X+
     f32:	a4 0f       	add	r26, r20
     f34:	b5 1f       	adc	r27, r21
     f36:	ea 17       	cp	r30, r26
     f38:	fb 07       	cpc	r31, r27
     f3a:	79 f4       	brne	.+30     	; 0xf5a <free+0xd2>
     f3c:	80 81       	ld	r24, Z
     f3e:	91 81       	ldd	r25, Z+1	; 0x01
     f40:	84 0f       	add	r24, r20
     f42:	95 1f       	adc	r25, r21
     f44:	02 96       	adiw	r24, 0x02	; 2
     f46:	d9 01       	movw	r26, r18
     f48:	11 96       	adiw	r26, 0x01	; 1
     f4a:	9c 93       	st	X, r25
     f4c:	8e 93       	st	-X, r24
     f4e:	82 81       	ldd	r24, Z+2	; 0x02
     f50:	93 81       	ldd	r25, Z+3	; 0x03
     f52:	13 96       	adiw	r26, 0x03	; 3
     f54:	9c 93       	st	X, r25
     f56:	8e 93       	st	-X, r24
     f58:	12 97       	sbiw	r26, 0x02	; 2
     f5a:	e0 e0       	ldi	r30, 0x00	; 0
     f5c:	f0 e0       	ldi	r31, 0x00	; 0
     f5e:	8a 81       	ldd	r24, Y+2	; 0x02
     f60:	9b 81       	ldd	r25, Y+3	; 0x03
     f62:	00 97       	sbiw	r24, 0x00	; 0
     f64:	19 f0       	breq	.+6      	; 0xf6c <free+0xe4>
     f66:	fe 01       	movw	r30, r28
     f68:	ec 01       	movw	r28, r24
     f6a:	f9 cf       	rjmp	.-14     	; 0xf5e <free+0xd6>
     f6c:	ce 01       	movw	r24, r28
     f6e:	02 96       	adiw	r24, 0x02	; 2
     f70:	28 81       	ld	r18, Y
     f72:	39 81       	ldd	r19, Y+1	; 0x01
     f74:	82 0f       	add	r24, r18
     f76:	93 1f       	adc	r25, r19
     f78:	20 91 63 02 	lds	r18, 0x0263
     f7c:	30 91 64 02 	lds	r19, 0x0264
     f80:	28 17       	cp	r18, r24
     f82:	39 07       	cpc	r19, r25
     f84:	69 f4       	brne	.+26     	; 0xfa0 <free+0x118>
     f86:	30 97       	sbiw	r30, 0x00	; 0
     f88:	29 f4       	brne	.+10     	; 0xf94 <free+0x10c>
     f8a:	10 92 66 02 	sts	0x0266, r1
     f8e:	10 92 65 02 	sts	0x0265, r1
     f92:	02 c0       	rjmp	.+4      	; 0xf98 <free+0x110>
     f94:	13 82       	std	Z+3, r1	; 0x03
     f96:	12 82       	std	Z+2, r1	; 0x02
     f98:	d0 93 64 02 	sts	0x0264, r29
     f9c:	c0 93 63 02 	sts	0x0263, r28
     fa0:	df 91       	pop	r29
     fa2:	cf 91       	pop	r28
     fa4:	08 95       	ret

00000fa6 <fdevopen>:
     fa6:	0f 93       	push	r16
     fa8:	1f 93       	push	r17
     faa:	cf 93       	push	r28
     fac:	df 93       	push	r29
     fae:	ec 01       	movw	r28, r24
     fb0:	8b 01       	movw	r16, r22
     fb2:	00 97       	sbiw	r24, 0x00	; 0
     fb4:	31 f4       	brne	.+12     	; 0xfc2 <fdevopen+0x1c>
     fb6:	61 15       	cp	r22, r1
     fb8:	71 05       	cpc	r23, r1
     fba:	19 f4       	brne	.+6      	; 0xfc2 <fdevopen+0x1c>
     fbc:	80 e0       	ldi	r24, 0x00	; 0
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	37 c0       	rjmp	.+110    	; 0x1030 <fdevopen+0x8a>
     fc2:	6e e0       	ldi	r22, 0x0E	; 14
     fc4:	70 e0       	ldi	r23, 0x00	; 0
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	63 d2       	rcall	.+1222   	; 0x1492 <calloc>
     fcc:	fc 01       	movw	r30, r24
     fce:	00 97       	sbiw	r24, 0x00	; 0
     fd0:	a9 f3       	breq	.-22     	; 0xfbc <fdevopen+0x16>
     fd2:	80 e8       	ldi	r24, 0x80	; 128
     fd4:	83 83       	std	Z+3, r24	; 0x03
     fd6:	01 15       	cp	r16, r1
     fd8:	11 05       	cpc	r17, r1
     fda:	71 f0       	breq	.+28     	; 0xff8 <fdevopen+0x52>
     fdc:	13 87       	std	Z+11, r17	; 0x0b
     fde:	02 87       	std	Z+10, r16	; 0x0a
     fe0:	81 e8       	ldi	r24, 0x81	; 129
     fe2:	83 83       	std	Z+3, r24	; 0x03
     fe4:	80 91 67 02 	lds	r24, 0x0267
     fe8:	90 91 68 02 	lds	r25, 0x0268
     fec:	89 2b       	or	r24, r25
     fee:	21 f4       	brne	.+8      	; 0xff8 <fdevopen+0x52>
     ff0:	f0 93 68 02 	sts	0x0268, r31
     ff4:	e0 93 67 02 	sts	0x0267, r30
     ff8:	20 97       	sbiw	r28, 0x00	; 0
     ffa:	c9 f0       	breq	.+50     	; 0x102e <fdevopen+0x88>
     ffc:	d1 87       	std	Z+9, r29	; 0x09
     ffe:	c0 87       	std	Z+8, r28	; 0x08
    1000:	83 81       	ldd	r24, Z+3	; 0x03
    1002:	82 60       	ori	r24, 0x02	; 2
    1004:	83 83       	std	Z+3, r24	; 0x03
    1006:	80 91 69 02 	lds	r24, 0x0269
    100a:	90 91 6a 02 	lds	r25, 0x026A
    100e:	89 2b       	or	r24, r25
    1010:	71 f4       	brne	.+28     	; 0x102e <fdevopen+0x88>
    1012:	f0 93 6a 02 	sts	0x026A, r31
    1016:	e0 93 69 02 	sts	0x0269, r30
    101a:	80 91 6b 02 	lds	r24, 0x026B
    101e:	90 91 6c 02 	lds	r25, 0x026C
    1022:	89 2b       	or	r24, r25
    1024:	21 f4       	brne	.+8      	; 0x102e <fdevopen+0x88>
    1026:	f0 93 6c 02 	sts	0x026C, r31
    102a:	e0 93 6b 02 	sts	0x026B, r30
    102e:	cf 01       	movw	r24, r30
    1030:	df 91       	pop	r29
    1032:	cf 91       	pop	r28
    1034:	1f 91       	pop	r17
    1036:	0f 91       	pop	r16
    1038:	08 95       	ret

0000103a <printf>:
    103a:	cf 93       	push	r28
    103c:	df 93       	push	r29
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
    1042:	fe 01       	movw	r30, r28
    1044:	36 96       	adiw	r30, 0x06	; 6
    1046:	61 91       	ld	r22, Z+
    1048:	71 91       	ld	r23, Z+
    104a:	af 01       	movw	r20, r30
    104c:	80 91 69 02 	lds	r24, 0x0269
    1050:	90 91 6a 02 	lds	r25, 0x026A
    1054:	30 d0       	rcall	.+96     	; 0x10b6 <vfprintf>
    1056:	df 91       	pop	r29
    1058:	cf 91       	pop	r28
    105a:	08 95       	ret

0000105c <puts>:
    105c:	0f 93       	push	r16
    105e:	1f 93       	push	r17
    1060:	cf 93       	push	r28
    1062:	df 93       	push	r29
    1064:	e0 91 69 02 	lds	r30, 0x0269
    1068:	f0 91 6a 02 	lds	r31, 0x026A
    106c:	23 81       	ldd	r18, Z+3	; 0x03
    106e:	21 ff       	sbrs	r18, 1
    1070:	1b c0       	rjmp	.+54     	; 0x10a8 <puts+0x4c>
    1072:	ec 01       	movw	r28, r24
    1074:	00 e0       	ldi	r16, 0x00	; 0
    1076:	10 e0       	ldi	r17, 0x00	; 0
    1078:	89 91       	ld	r24, Y+
    107a:	60 91 69 02 	lds	r22, 0x0269
    107e:	70 91 6a 02 	lds	r23, 0x026A
    1082:	db 01       	movw	r26, r22
    1084:	18 96       	adiw	r26, 0x08	; 8
    1086:	ed 91       	ld	r30, X+
    1088:	fc 91       	ld	r31, X
    108a:	19 97       	sbiw	r26, 0x09	; 9
    108c:	88 23       	and	r24, r24
    108e:	31 f0       	breq	.+12     	; 0x109c <puts+0x40>
    1090:	19 95       	eicall
    1092:	89 2b       	or	r24, r25
    1094:	89 f3       	breq	.-30     	; 0x1078 <puts+0x1c>
    1096:	0f ef       	ldi	r16, 0xFF	; 255
    1098:	1f ef       	ldi	r17, 0xFF	; 255
    109a:	ee cf       	rjmp	.-36     	; 0x1078 <puts+0x1c>
    109c:	8a e0       	ldi	r24, 0x0A	; 10
    109e:	19 95       	eicall
    10a0:	89 2b       	or	r24, r25
    10a2:	11 f4       	brne	.+4      	; 0x10a8 <puts+0x4c>
    10a4:	c8 01       	movw	r24, r16
    10a6:	02 c0       	rjmp	.+4      	; 0x10ac <puts+0x50>
    10a8:	8f ef       	ldi	r24, 0xFF	; 255
    10aa:	9f ef       	ldi	r25, 0xFF	; 255
    10ac:	df 91       	pop	r29
    10ae:	cf 91       	pop	r28
    10b0:	1f 91       	pop	r17
    10b2:	0f 91       	pop	r16
    10b4:	08 95       	ret

000010b6 <vfprintf>:
    10b6:	2f 92       	push	r2
    10b8:	3f 92       	push	r3
    10ba:	4f 92       	push	r4
    10bc:	5f 92       	push	r5
    10be:	6f 92       	push	r6
    10c0:	7f 92       	push	r7
    10c2:	8f 92       	push	r8
    10c4:	9f 92       	push	r9
    10c6:	af 92       	push	r10
    10c8:	bf 92       	push	r11
    10ca:	cf 92       	push	r12
    10cc:	df 92       	push	r13
    10ce:	ef 92       	push	r14
    10d0:	ff 92       	push	r15
    10d2:	0f 93       	push	r16
    10d4:	1f 93       	push	r17
    10d6:	cf 93       	push	r28
    10d8:	df 93       	push	r29
    10da:	cd b7       	in	r28, 0x3d	; 61
    10dc:	de b7       	in	r29, 0x3e	; 62
    10de:	2c 97       	sbiw	r28, 0x0c	; 12
    10e0:	0f b6       	in	r0, 0x3f	; 63
    10e2:	f8 94       	cli
    10e4:	de bf       	out	0x3e, r29	; 62
    10e6:	0f be       	out	0x3f, r0	; 63
    10e8:	cd bf       	out	0x3d, r28	; 61
    10ea:	7c 01       	movw	r14, r24
    10ec:	6b 01       	movw	r12, r22
    10ee:	8a 01       	movw	r16, r20
    10f0:	fc 01       	movw	r30, r24
    10f2:	17 82       	std	Z+7, r1	; 0x07
    10f4:	16 82       	std	Z+6, r1	; 0x06
    10f6:	83 81       	ldd	r24, Z+3	; 0x03
    10f8:	81 ff       	sbrs	r24, 1
    10fa:	b0 c1       	rjmp	.+864    	; 0x145c <vfprintf+0x3a6>
    10fc:	ce 01       	movw	r24, r28
    10fe:	01 96       	adiw	r24, 0x01	; 1
    1100:	4c 01       	movw	r8, r24
    1102:	f7 01       	movw	r30, r14
    1104:	93 81       	ldd	r25, Z+3	; 0x03
    1106:	f6 01       	movw	r30, r12
    1108:	93 fd       	sbrc	r25, 3
    110a:	85 91       	lpm	r24, Z+
    110c:	93 ff       	sbrs	r25, 3
    110e:	81 91       	ld	r24, Z+
    1110:	6f 01       	movw	r12, r30
    1112:	88 23       	and	r24, r24
    1114:	09 f4       	brne	.+2      	; 0x1118 <vfprintf+0x62>
    1116:	9e c1       	rjmp	.+828    	; 0x1454 <vfprintf+0x39e>
    1118:	85 32       	cpi	r24, 0x25	; 37
    111a:	39 f4       	brne	.+14     	; 0x112a <vfprintf+0x74>
    111c:	93 fd       	sbrc	r25, 3
    111e:	85 91       	lpm	r24, Z+
    1120:	93 ff       	sbrs	r25, 3
    1122:	81 91       	ld	r24, Z+
    1124:	6f 01       	movw	r12, r30
    1126:	85 32       	cpi	r24, 0x25	; 37
    1128:	21 f4       	brne	.+8      	; 0x1132 <vfprintf+0x7c>
    112a:	b7 01       	movw	r22, r14
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	e8 d1       	rcall	.+976    	; 0x1500 <fputc>
    1130:	e8 cf       	rjmp	.-48     	; 0x1102 <vfprintf+0x4c>
    1132:	51 2c       	mov	r5, r1
    1134:	31 2c       	mov	r3, r1
    1136:	20 e0       	ldi	r18, 0x00	; 0
    1138:	20 32       	cpi	r18, 0x20	; 32
    113a:	a0 f4       	brcc	.+40     	; 0x1164 <vfprintf+0xae>
    113c:	8b 32       	cpi	r24, 0x2B	; 43
    113e:	69 f0       	breq	.+26     	; 0x115a <vfprintf+0xa4>
    1140:	30 f4       	brcc	.+12     	; 0x114e <vfprintf+0x98>
    1142:	80 32       	cpi	r24, 0x20	; 32
    1144:	59 f0       	breq	.+22     	; 0x115c <vfprintf+0xa6>
    1146:	83 32       	cpi	r24, 0x23	; 35
    1148:	69 f4       	brne	.+26     	; 0x1164 <vfprintf+0xae>
    114a:	20 61       	ori	r18, 0x10	; 16
    114c:	2c c0       	rjmp	.+88     	; 0x11a6 <vfprintf+0xf0>
    114e:	8d 32       	cpi	r24, 0x2D	; 45
    1150:	39 f0       	breq	.+14     	; 0x1160 <vfprintf+0xaa>
    1152:	80 33       	cpi	r24, 0x30	; 48
    1154:	39 f4       	brne	.+14     	; 0x1164 <vfprintf+0xae>
    1156:	21 60       	ori	r18, 0x01	; 1
    1158:	26 c0       	rjmp	.+76     	; 0x11a6 <vfprintf+0xf0>
    115a:	22 60       	ori	r18, 0x02	; 2
    115c:	24 60       	ori	r18, 0x04	; 4
    115e:	23 c0       	rjmp	.+70     	; 0x11a6 <vfprintf+0xf0>
    1160:	28 60       	ori	r18, 0x08	; 8
    1162:	21 c0       	rjmp	.+66     	; 0x11a6 <vfprintf+0xf0>
    1164:	27 fd       	sbrc	r18, 7
    1166:	27 c0       	rjmp	.+78     	; 0x11b6 <vfprintf+0x100>
    1168:	30 ed       	ldi	r19, 0xD0	; 208
    116a:	38 0f       	add	r19, r24
    116c:	3a 30       	cpi	r19, 0x0A	; 10
    116e:	78 f4       	brcc	.+30     	; 0x118e <vfprintf+0xd8>
    1170:	26 ff       	sbrs	r18, 6
    1172:	06 c0       	rjmp	.+12     	; 0x1180 <vfprintf+0xca>
    1174:	fa e0       	ldi	r31, 0x0A	; 10
    1176:	5f 9e       	mul	r5, r31
    1178:	30 0d       	add	r19, r0
    117a:	11 24       	eor	r1, r1
    117c:	53 2e       	mov	r5, r19
    117e:	13 c0       	rjmp	.+38     	; 0x11a6 <vfprintf+0xf0>
    1180:	8a e0       	ldi	r24, 0x0A	; 10
    1182:	38 9e       	mul	r3, r24
    1184:	30 0d       	add	r19, r0
    1186:	11 24       	eor	r1, r1
    1188:	33 2e       	mov	r3, r19
    118a:	20 62       	ori	r18, 0x20	; 32
    118c:	0c c0       	rjmp	.+24     	; 0x11a6 <vfprintf+0xf0>
    118e:	8e 32       	cpi	r24, 0x2E	; 46
    1190:	21 f4       	brne	.+8      	; 0x119a <vfprintf+0xe4>
    1192:	26 fd       	sbrc	r18, 6
    1194:	5f c1       	rjmp	.+702    	; 0x1454 <vfprintf+0x39e>
    1196:	20 64       	ori	r18, 0x40	; 64
    1198:	06 c0       	rjmp	.+12     	; 0x11a6 <vfprintf+0xf0>
    119a:	8c 36       	cpi	r24, 0x6C	; 108
    119c:	11 f4       	brne	.+4      	; 0x11a2 <vfprintf+0xec>
    119e:	20 68       	ori	r18, 0x80	; 128
    11a0:	02 c0       	rjmp	.+4      	; 0x11a6 <vfprintf+0xf0>
    11a2:	88 36       	cpi	r24, 0x68	; 104
    11a4:	41 f4       	brne	.+16     	; 0x11b6 <vfprintf+0x100>
    11a6:	f6 01       	movw	r30, r12
    11a8:	93 fd       	sbrc	r25, 3
    11aa:	85 91       	lpm	r24, Z+
    11ac:	93 ff       	sbrs	r25, 3
    11ae:	81 91       	ld	r24, Z+
    11b0:	6f 01       	movw	r12, r30
    11b2:	81 11       	cpse	r24, r1
    11b4:	c1 cf       	rjmp	.-126    	; 0x1138 <vfprintf+0x82>
    11b6:	98 2f       	mov	r25, r24
    11b8:	9f 7d       	andi	r25, 0xDF	; 223
    11ba:	95 54       	subi	r25, 0x45	; 69
    11bc:	93 30       	cpi	r25, 0x03	; 3
    11be:	28 f4       	brcc	.+10     	; 0x11ca <vfprintf+0x114>
    11c0:	0c 5f       	subi	r16, 0xFC	; 252
    11c2:	1f 4f       	sbci	r17, 0xFF	; 255
    11c4:	ff e3       	ldi	r31, 0x3F	; 63
    11c6:	f9 83       	std	Y+1, r31	; 0x01
    11c8:	0d c0       	rjmp	.+26     	; 0x11e4 <vfprintf+0x12e>
    11ca:	83 36       	cpi	r24, 0x63	; 99
    11cc:	31 f0       	breq	.+12     	; 0x11da <vfprintf+0x124>
    11ce:	83 37       	cpi	r24, 0x73	; 115
    11d0:	71 f0       	breq	.+28     	; 0x11ee <vfprintf+0x138>
    11d2:	83 35       	cpi	r24, 0x53	; 83
    11d4:	09 f0       	breq	.+2      	; 0x11d8 <vfprintf+0x122>
    11d6:	57 c0       	rjmp	.+174    	; 0x1286 <vfprintf+0x1d0>
    11d8:	21 c0       	rjmp	.+66     	; 0x121c <vfprintf+0x166>
    11da:	f8 01       	movw	r30, r16
    11dc:	80 81       	ld	r24, Z
    11de:	89 83       	std	Y+1, r24	; 0x01
    11e0:	0e 5f       	subi	r16, 0xFE	; 254
    11e2:	1f 4f       	sbci	r17, 0xFF	; 255
    11e4:	44 24       	eor	r4, r4
    11e6:	43 94       	inc	r4
    11e8:	51 2c       	mov	r5, r1
    11ea:	54 01       	movw	r10, r8
    11ec:	14 c0       	rjmp	.+40     	; 0x1216 <vfprintf+0x160>
    11ee:	38 01       	movw	r6, r16
    11f0:	f2 e0       	ldi	r31, 0x02	; 2
    11f2:	6f 0e       	add	r6, r31
    11f4:	71 1c       	adc	r7, r1
    11f6:	f8 01       	movw	r30, r16
    11f8:	a0 80       	ld	r10, Z
    11fa:	b1 80       	ldd	r11, Z+1	; 0x01
    11fc:	26 ff       	sbrs	r18, 6
    11fe:	03 c0       	rjmp	.+6      	; 0x1206 <vfprintf+0x150>
    1200:	65 2d       	mov	r22, r5
    1202:	70 e0       	ldi	r23, 0x00	; 0
    1204:	02 c0       	rjmp	.+4      	; 0x120a <vfprintf+0x154>
    1206:	6f ef       	ldi	r22, 0xFF	; 255
    1208:	7f ef       	ldi	r23, 0xFF	; 255
    120a:	c5 01       	movw	r24, r10
    120c:	2c 87       	std	Y+12, r18	; 0x0c
    120e:	6d d1       	rcall	.+730    	; 0x14ea <strnlen>
    1210:	2c 01       	movw	r4, r24
    1212:	83 01       	movw	r16, r6
    1214:	2c 85       	ldd	r18, Y+12	; 0x0c
    1216:	2f 77       	andi	r18, 0x7F	; 127
    1218:	22 2e       	mov	r2, r18
    121a:	16 c0       	rjmp	.+44     	; 0x1248 <vfprintf+0x192>
    121c:	38 01       	movw	r6, r16
    121e:	f2 e0       	ldi	r31, 0x02	; 2
    1220:	6f 0e       	add	r6, r31
    1222:	71 1c       	adc	r7, r1
    1224:	f8 01       	movw	r30, r16
    1226:	a0 80       	ld	r10, Z
    1228:	b1 80       	ldd	r11, Z+1	; 0x01
    122a:	26 ff       	sbrs	r18, 6
    122c:	03 c0       	rjmp	.+6      	; 0x1234 <vfprintf+0x17e>
    122e:	65 2d       	mov	r22, r5
    1230:	70 e0       	ldi	r23, 0x00	; 0
    1232:	02 c0       	rjmp	.+4      	; 0x1238 <vfprintf+0x182>
    1234:	6f ef       	ldi	r22, 0xFF	; 255
    1236:	7f ef       	ldi	r23, 0xFF	; 255
    1238:	c5 01       	movw	r24, r10
    123a:	2c 87       	std	Y+12, r18	; 0x0c
    123c:	44 d1       	rcall	.+648    	; 0x14c6 <strnlen_P>
    123e:	2c 01       	movw	r4, r24
    1240:	2c 85       	ldd	r18, Y+12	; 0x0c
    1242:	20 68       	ori	r18, 0x80	; 128
    1244:	22 2e       	mov	r2, r18
    1246:	83 01       	movw	r16, r6
    1248:	23 fc       	sbrc	r2, 3
    124a:	19 c0       	rjmp	.+50     	; 0x127e <vfprintf+0x1c8>
    124c:	83 2d       	mov	r24, r3
    124e:	90 e0       	ldi	r25, 0x00	; 0
    1250:	48 16       	cp	r4, r24
    1252:	59 06       	cpc	r5, r25
    1254:	a0 f4       	brcc	.+40     	; 0x127e <vfprintf+0x1c8>
    1256:	b7 01       	movw	r22, r14
    1258:	80 e2       	ldi	r24, 0x20	; 32
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	51 d1       	rcall	.+674    	; 0x1500 <fputc>
    125e:	3a 94       	dec	r3
    1260:	f5 cf       	rjmp	.-22     	; 0x124c <vfprintf+0x196>
    1262:	f5 01       	movw	r30, r10
    1264:	27 fc       	sbrc	r2, 7
    1266:	85 91       	lpm	r24, Z+
    1268:	27 fe       	sbrs	r2, 7
    126a:	81 91       	ld	r24, Z+
    126c:	5f 01       	movw	r10, r30
    126e:	b7 01       	movw	r22, r14
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	46 d1       	rcall	.+652    	; 0x1500 <fputc>
    1274:	31 10       	cpse	r3, r1
    1276:	3a 94       	dec	r3
    1278:	f1 e0       	ldi	r31, 0x01	; 1
    127a:	4f 1a       	sub	r4, r31
    127c:	51 08       	sbc	r5, r1
    127e:	41 14       	cp	r4, r1
    1280:	51 04       	cpc	r5, r1
    1282:	79 f7       	brne	.-34     	; 0x1262 <vfprintf+0x1ac>
    1284:	de c0       	rjmp	.+444    	; 0x1442 <vfprintf+0x38c>
    1286:	84 36       	cpi	r24, 0x64	; 100
    1288:	11 f0       	breq	.+4      	; 0x128e <vfprintf+0x1d8>
    128a:	89 36       	cpi	r24, 0x69	; 105
    128c:	31 f5       	brne	.+76     	; 0x12da <vfprintf+0x224>
    128e:	f8 01       	movw	r30, r16
    1290:	27 ff       	sbrs	r18, 7
    1292:	07 c0       	rjmp	.+14     	; 0x12a2 <vfprintf+0x1ec>
    1294:	60 81       	ld	r22, Z
    1296:	71 81       	ldd	r23, Z+1	; 0x01
    1298:	82 81       	ldd	r24, Z+2	; 0x02
    129a:	93 81       	ldd	r25, Z+3	; 0x03
    129c:	0c 5f       	subi	r16, 0xFC	; 252
    129e:	1f 4f       	sbci	r17, 0xFF	; 255
    12a0:	08 c0       	rjmp	.+16     	; 0x12b2 <vfprintf+0x1fc>
    12a2:	60 81       	ld	r22, Z
    12a4:	71 81       	ldd	r23, Z+1	; 0x01
    12a6:	88 27       	eor	r24, r24
    12a8:	77 fd       	sbrc	r23, 7
    12aa:	80 95       	com	r24
    12ac:	98 2f       	mov	r25, r24
    12ae:	0e 5f       	subi	r16, 0xFE	; 254
    12b0:	1f 4f       	sbci	r17, 0xFF	; 255
    12b2:	2f 76       	andi	r18, 0x6F	; 111
    12b4:	b2 2e       	mov	r11, r18
    12b6:	97 ff       	sbrs	r25, 7
    12b8:	09 c0       	rjmp	.+18     	; 0x12cc <vfprintf+0x216>
    12ba:	90 95       	com	r25
    12bc:	80 95       	com	r24
    12be:	70 95       	com	r23
    12c0:	61 95       	neg	r22
    12c2:	7f 4f       	sbci	r23, 0xFF	; 255
    12c4:	8f 4f       	sbci	r24, 0xFF	; 255
    12c6:	9f 4f       	sbci	r25, 0xFF	; 255
    12c8:	20 68       	ori	r18, 0x80	; 128
    12ca:	b2 2e       	mov	r11, r18
    12cc:	2a e0       	ldi	r18, 0x0A	; 10
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	a4 01       	movw	r20, r8
    12d2:	48 d1       	rcall	.+656    	; 0x1564 <__ultoa_invert>
    12d4:	a8 2e       	mov	r10, r24
    12d6:	a8 18       	sub	r10, r8
    12d8:	43 c0       	rjmp	.+134    	; 0x1360 <vfprintf+0x2aa>
    12da:	85 37       	cpi	r24, 0x75	; 117
    12dc:	29 f4       	brne	.+10     	; 0x12e8 <vfprintf+0x232>
    12de:	2f 7e       	andi	r18, 0xEF	; 239
    12e0:	b2 2e       	mov	r11, r18
    12e2:	2a e0       	ldi	r18, 0x0A	; 10
    12e4:	30 e0       	ldi	r19, 0x00	; 0
    12e6:	25 c0       	rjmp	.+74     	; 0x1332 <vfprintf+0x27c>
    12e8:	f2 2f       	mov	r31, r18
    12ea:	f9 7f       	andi	r31, 0xF9	; 249
    12ec:	bf 2e       	mov	r11, r31
    12ee:	8f 36       	cpi	r24, 0x6F	; 111
    12f0:	c1 f0       	breq	.+48     	; 0x1322 <vfprintf+0x26c>
    12f2:	18 f4       	brcc	.+6      	; 0x12fa <vfprintf+0x244>
    12f4:	88 35       	cpi	r24, 0x58	; 88
    12f6:	79 f0       	breq	.+30     	; 0x1316 <vfprintf+0x260>
    12f8:	ad c0       	rjmp	.+346    	; 0x1454 <vfprintf+0x39e>
    12fa:	80 37       	cpi	r24, 0x70	; 112
    12fc:	19 f0       	breq	.+6      	; 0x1304 <vfprintf+0x24e>
    12fe:	88 37       	cpi	r24, 0x78	; 120
    1300:	21 f0       	breq	.+8      	; 0x130a <vfprintf+0x254>
    1302:	a8 c0       	rjmp	.+336    	; 0x1454 <vfprintf+0x39e>
    1304:	2f 2f       	mov	r18, r31
    1306:	20 61       	ori	r18, 0x10	; 16
    1308:	b2 2e       	mov	r11, r18
    130a:	b4 fe       	sbrs	r11, 4
    130c:	0d c0       	rjmp	.+26     	; 0x1328 <vfprintf+0x272>
    130e:	8b 2d       	mov	r24, r11
    1310:	84 60       	ori	r24, 0x04	; 4
    1312:	b8 2e       	mov	r11, r24
    1314:	09 c0       	rjmp	.+18     	; 0x1328 <vfprintf+0x272>
    1316:	24 ff       	sbrs	r18, 4
    1318:	0a c0       	rjmp	.+20     	; 0x132e <vfprintf+0x278>
    131a:	9f 2f       	mov	r25, r31
    131c:	96 60       	ori	r25, 0x06	; 6
    131e:	b9 2e       	mov	r11, r25
    1320:	06 c0       	rjmp	.+12     	; 0x132e <vfprintf+0x278>
    1322:	28 e0       	ldi	r18, 0x08	; 8
    1324:	30 e0       	ldi	r19, 0x00	; 0
    1326:	05 c0       	rjmp	.+10     	; 0x1332 <vfprintf+0x27c>
    1328:	20 e1       	ldi	r18, 0x10	; 16
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	02 c0       	rjmp	.+4      	; 0x1332 <vfprintf+0x27c>
    132e:	20 e1       	ldi	r18, 0x10	; 16
    1330:	32 e0       	ldi	r19, 0x02	; 2
    1332:	f8 01       	movw	r30, r16
    1334:	b7 fe       	sbrs	r11, 7
    1336:	07 c0       	rjmp	.+14     	; 0x1346 <vfprintf+0x290>
    1338:	60 81       	ld	r22, Z
    133a:	71 81       	ldd	r23, Z+1	; 0x01
    133c:	82 81       	ldd	r24, Z+2	; 0x02
    133e:	93 81       	ldd	r25, Z+3	; 0x03
    1340:	0c 5f       	subi	r16, 0xFC	; 252
    1342:	1f 4f       	sbci	r17, 0xFF	; 255
    1344:	06 c0       	rjmp	.+12     	; 0x1352 <vfprintf+0x29c>
    1346:	60 81       	ld	r22, Z
    1348:	71 81       	ldd	r23, Z+1	; 0x01
    134a:	80 e0       	ldi	r24, 0x00	; 0
    134c:	90 e0       	ldi	r25, 0x00	; 0
    134e:	0e 5f       	subi	r16, 0xFE	; 254
    1350:	1f 4f       	sbci	r17, 0xFF	; 255
    1352:	a4 01       	movw	r20, r8
    1354:	07 d1       	rcall	.+526    	; 0x1564 <__ultoa_invert>
    1356:	a8 2e       	mov	r10, r24
    1358:	a8 18       	sub	r10, r8
    135a:	fb 2d       	mov	r31, r11
    135c:	ff 77       	andi	r31, 0x7F	; 127
    135e:	bf 2e       	mov	r11, r31
    1360:	b6 fe       	sbrs	r11, 6
    1362:	0b c0       	rjmp	.+22     	; 0x137a <vfprintf+0x2c4>
    1364:	2b 2d       	mov	r18, r11
    1366:	2e 7f       	andi	r18, 0xFE	; 254
    1368:	a5 14       	cp	r10, r5
    136a:	50 f4       	brcc	.+20     	; 0x1380 <vfprintf+0x2ca>
    136c:	b4 fe       	sbrs	r11, 4
    136e:	0a c0       	rjmp	.+20     	; 0x1384 <vfprintf+0x2ce>
    1370:	b2 fc       	sbrc	r11, 2
    1372:	08 c0       	rjmp	.+16     	; 0x1384 <vfprintf+0x2ce>
    1374:	2b 2d       	mov	r18, r11
    1376:	2e 7e       	andi	r18, 0xEE	; 238
    1378:	05 c0       	rjmp	.+10     	; 0x1384 <vfprintf+0x2ce>
    137a:	7a 2c       	mov	r7, r10
    137c:	2b 2d       	mov	r18, r11
    137e:	03 c0       	rjmp	.+6      	; 0x1386 <vfprintf+0x2d0>
    1380:	7a 2c       	mov	r7, r10
    1382:	01 c0       	rjmp	.+2      	; 0x1386 <vfprintf+0x2d0>
    1384:	75 2c       	mov	r7, r5
    1386:	24 ff       	sbrs	r18, 4
    1388:	0d c0       	rjmp	.+26     	; 0x13a4 <vfprintf+0x2ee>
    138a:	fe 01       	movw	r30, r28
    138c:	ea 0d       	add	r30, r10
    138e:	f1 1d       	adc	r31, r1
    1390:	80 81       	ld	r24, Z
    1392:	80 33       	cpi	r24, 0x30	; 48
    1394:	11 f4       	brne	.+4      	; 0x139a <vfprintf+0x2e4>
    1396:	29 7e       	andi	r18, 0xE9	; 233
    1398:	09 c0       	rjmp	.+18     	; 0x13ac <vfprintf+0x2f6>
    139a:	22 ff       	sbrs	r18, 2
    139c:	06 c0       	rjmp	.+12     	; 0x13aa <vfprintf+0x2f4>
    139e:	73 94       	inc	r7
    13a0:	73 94       	inc	r7
    13a2:	04 c0       	rjmp	.+8      	; 0x13ac <vfprintf+0x2f6>
    13a4:	82 2f       	mov	r24, r18
    13a6:	86 78       	andi	r24, 0x86	; 134
    13a8:	09 f0       	breq	.+2      	; 0x13ac <vfprintf+0x2f6>
    13aa:	73 94       	inc	r7
    13ac:	23 fd       	sbrc	r18, 3
    13ae:	12 c0       	rjmp	.+36     	; 0x13d4 <vfprintf+0x31e>
    13b0:	20 ff       	sbrs	r18, 0
    13b2:	06 c0       	rjmp	.+12     	; 0x13c0 <vfprintf+0x30a>
    13b4:	5a 2c       	mov	r5, r10
    13b6:	73 14       	cp	r7, r3
    13b8:	18 f4       	brcc	.+6      	; 0x13c0 <vfprintf+0x30a>
    13ba:	53 0c       	add	r5, r3
    13bc:	57 18       	sub	r5, r7
    13be:	73 2c       	mov	r7, r3
    13c0:	73 14       	cp	r7, r3
    13c2:	60 f4       	brcc	.+24     	; 0x13dc <vfprintf+0x326>
    13c4:	b7 01       	movw	r22, r14
    13c6:	80 e2       	ldi	r24, 0x20	; 32
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	2c 87       	std	Y+12, r18	; 0x0c
    13cc:	99 d0       	rcall	.+306    	; 0x1500 <fputc>
    13ce:	73 94       	inc	r7
    13d0:	2c 85       	ldd	r18, Y+12	; 0x0c
    13d2:	f6 cf       	rjmp	.-20     	; 0x13c0 <vfprintf+0x30a>
    13d4:	73 14       	cp	r7, r3
    13d6:	10 f4       	brcc	.+4      	; 0x13dc <vfprintf+0x326>
    13d8:	37 18       	sub	r3, r7
    13da:	01 c0       	rjmp	.+2      	; 0x13de <vfprintf+0x328>
    13dc:	31 2c       	mov	r3, r1
    13de:	24 ff       	sbrs	r18, 4
    13e0:	11 c0       	rjmp	.+34     	; 0x1404 <vfprintf+0x34e>
    13e2:	b7 01       	movw	r22, r14
    13e4:	80 e3       	ldi	r24, 0x30	; 48
    13e6:	90 e0       	ldi	r25, 0x00	; 0
    13e8:	2c 87       	std	Y+12, r18	; 0x0c
    13ea:	8a d0       	rcall	.+276    	; 0x1500 <fputc>
    13ec:	2c 85       	ldd	r18, Y+12	; 0x0c
    13ee:	22 ff       	sbrs	r18, 2
    13f0:	16 c0       	rjmp	.+44     	; 0x141e <vfprintf+0x368>
    13f2:	21 ff       	sbrs	r18, 1
    13f4:	03 c0       	rjmp	.+6      	; 0x13fc <vfprintf+0x346>
    13f6:	88 e5       	ldi	r24, 0x58	; 88
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	02 c0       	rjmp	.+4      	; 0x1400 <vfprintf+0x34a>
    13fc:	88 e7       	ldi	r24, 0x78	; 120
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	b7 01       	movw	r22, r14
    1402:	0c c0       	rjmp	.+24     	; 0x141c <vfprintf+0x366>
    1404:	82 2f       	mov	r24, r18
    1406:	86 78       	andi	r24, 0x86	; 134
    1408:	51 f0       	breq	.+20     	; 0x141e <vfprintf+0x368>
    140a:	21 fd       	sbrc	r18, 1
    140c:	02 c0       	rjmp	.+4      	; 0x1412 <vfprintf+0x35c>
    140e:	80 e2       	ldi	r24, 0x20	; 32
    1410:	01 c0       	rjmp	.+2      	; 0x1414 <vfprintf+0x35e>
    1412:	8b e2       	ldi	r24, 0x2B	; 43
    1414:	27 fd       	sbrc	r18, 7
    1416:	8d e2       	ldi	r24, 0x2D	; 45
    1418:	b7 01       	movw	r22, r14
    141a:	90 e0       	ldi	r25, 0x00	; 0
    141c:	71 d0       	rcall	.+226    	; 0x1500 <fputc>
    141e:	a5 14       	cp	r10, r5
    1420:	30 f4       	brcc	.+12     	; 0x142e <vfprintf+0x378>
    1422:	b7 01       	movw	r22, r14
    1424:	80 e3       	ldi	r24, 0x30	; 48
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	6b d0       	rcall	.+214    	; 0x1500 <fputc>
    142a:	5a 94       	dec	r5
    142c:	f8 cf       	rjmp	.-16     	; 0x141e <vfprintf+0x368>
    142e:	aa 94       	dec	r10
    1430:	f4 01       	movw	r30, r8
    1432:	ea 0d       	add	r30, r10
    1434:	f1 1d       	adc	r31, r1
    1436:	80 81       	ld	r24, Z
    1438:	b7 01       	movw	r22, r14
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	61 d0       	rcall	.+194    	; 0x1500 <fputc>
    143e:	a1 10       	cpse	r10, r1
    1440:	f6 cf       	rjmp	.-20     	; 0x142e <vfprintf+0x378>
    1442:	33 20       	and	r3, r3
    1444:	09 f4       	brne	.+2      	; 0x1448 <vfprintf+0x392>
    1446:	5d ce       	rjmp	.-838    	; 0x1102 <vfprintf+0x4c>
    1448:	b7 01       	movw	r22, r14
    144a:	80 e2       	ldi	r24, 0x20	; 32
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	58 d0       	rcall	.+176    	; 0x1500 <fputc>
    1450:	3a 94       	dec	r3
    1452:	f7 cf       	rjmp	.-18     	; 0x1442 <vfprintf+0x38c>
    1454:	f7 01       	movw	r30, r14
    1456:	86 81       	ldd	r24, Z+6	; 0x06
    1458:	97 81       	ldd	r25, Z+7	; 0x07
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <vfprintf+0x3aa>
    145c:	8f ef       	ldi	r24, 0xFF	; 255
    145e:	9f ef       	ldi	r25, 0xFF	; 255
    1460:	2c 96       	adiw	r28, 0x0c	; 12
    1462:	0f b6       	in	r0, 0x3f	; 63
    1464:	f8 94       	cli
    1466:	de bf       	out	0x3e, r29	; 62
    1468:	0f be       	out	0x3f, r0	; 63
    146a:	cd bf       	out	0x3d, r28	; 61
    146c:	df 91       	pop	r29
    146e:	cf 91       	pop	r28
    1470:	1f 91       	pop	r17
    1472:	0f 91       	pop	r16
    1474:	ff 90       	pop	r15
    1476:	ef 90       	pop	r14
    1478:	df 90       	pop	r13
    147a:	cf 90       	pop	r12
    147c:	bf 90       	pop	r11
    147e:	af 90       	pop	r10
    1480:	9f 90       	pop	r9
    1482:	8f 90       	pop	r8
    1484:	7f 90       	pop	r7
    1486:	6f 90       	pop	r6
    1488:	5f 90       	pop	r5
    148a:	4f 90       	pop	r4
    148c:	3f 90       	pop	r3
    148e:	2f 90       	pop	r2
    1490:	08 95       	ret

00001492 <calloc>:
    1492:	0f 93       	push	r16
    1494:	1f 93       	push	r17
    1496:	cf 93       	push	r28
    1498:	df 93       	push	r29
    149a:	86 9f       	mul	r24, r22
    149c:	80 01       	movw	r16, r0
    149e:	87 9f       	mul	r24, r23
    14a0:	10 0d       	add	r17, r0
    14a2:	96 9f       	mul	r25, r22
    14a4:	10 0d       	add	r17, r0
    14a6:	11 24       	eor	r1, r1
    14a8:	c8 01       	movw	r24, r16
    14aa:	56 dc       	rcall	.-1876   	; 0xd58 <malloc>
    14ac:	ec 01       	movw	r28, r24
    14ae:	00 97       	sbiw	r24, 0x00	; 0
    14b0:	21 f0       	breq	.+8      	; 0x14ba <calloc+0x28>
    14b2:	a8 01       	movw	r20, r16
    14b4:	60 e0       	ldi	r22, 0x00	; 0
    14b6:	70 e0       	ldi	r23, 0x00	; 0
    14b8:	11 d0       	rcall	.+34     	; 0x14dc <memset>
    14ba:	ce 01       	movw	r24, r28
    14bc:	df 91       	pop	r29
    14be:	cf 91       	pop	r28
    14c0:	1f 91       	pop	r17
    14c2:	0f 91       	pop	r16
    14c4:	08 95       	ret

000014c6 <strnlen_P>:
    14c6:	fc 01       	movw	r30, r24
    14c8:	05 90       	lpm	r0, Z+
    14ca:	61 50       	subi	r22, 0x01	; 1
    14cc:	70 40       	sbci	r23, 0x00	; 0
    14ce:	01 10       	cpse	r0, r1
    14d0:	d8 f7       	brcc	.-10     	; 0x14c8 <strnlen_P+0x2>
    14d2:	80 95       	com	r24
    14d4:	90 95       	com	r25
    14d6:	8e 0f       	add	r24, r30
    14d8:	9f 1f       	adc	r25, r31
    14da:	08 95       	ret

000014dc <memset>:
    14dc:	dc 01       	movw	r26, r24
    14de:	01 c0       	rjmp	.+2      	; 0x14e2 <memset+0x6>
    14e0:	6d 93       	st	X+, r22
    14e2:	41 50       	subi	r20, 0x01	; 1
    14e4:	50 40       	sbci	r21, 0x00	; 0
    14e6:	e0 f7       	brcc	.-8      	; 0x14e0 <memset+0x4>
    14e8:	08 95       	ret

000014ea <strnlen>:
    14ea:	fc 01       	movw	r30, r24
    14ec:	61 50       	subi	r22, 0x01	; 1
    14ee:	70 40       	sbci	r23, 0x00	; 0
    14f0:	01 90       	ld	r0, Z+
    14f2:	01 10       	cpse	r0, r1
    14f4:	d8 f7       	brcc	.-10     	; 0x14ec <strnlen+0x2>
    14f6:	80 95       	com	r24
    14f8:	90 95       	com	r25
    14fa:	8e 0f       	add	r24, r30
    14fc:	9f 1f       	adc	r25, r31
    14fe:	08 95       	ret

00001500 <fputc>:
    1500:	0f 93       	push	r16
    1502:	1f 93       	push	r17
    1504:	cf 93       	push	r28
    1506:	df 93       	push	r29
    1508:	18 2f       	mov	r17, r24
    150a:	09 2f       	mov	r16, r25
    150c:	eb 01       	movw	r28, r22
    150e:	8b 81       	ldd	r24, Y+3	; 0x03
    1510:	81 fd       	sbrc	r24, 1
    1512:	03 c0       	rjmp	.+6      	; 0x151a <fputc+0x1a>
    1514:	8f ef       	ldi	r24, 0xFF	; 255
    1516:	9f ef       	ldi	r25, 0xFF	; 255
    1518:	20 c0       	rjmp	.+64     	; 0x155a <fputc+0x5a>
    151a:	82 ff       	sbrs	r24, 2
    151c:	10 c0       	rjmp	.+32     	; 0x153e <fputc+0x3e>
    151e:	4e 81       	ldd	r20, Y+6	; 0x06
    1520:	5f 81       	ldd	r21, Y+7	; 0x07
    1522:	2c 81       	ldd	r18, Y+4	; 0x04
    1524:	3d 81       	ldd	r19, Y+5	; 0x05
    1526:	42 17       	cp	r20, r18
    1528:	53 07       	cpc	r21, r19
    152a:	7c f4       	brge	.+30     	; 0x154a <fputc+0x4a>
    152c:	e8 81       	ld	r30, Y
    152e:	f9 81       	ldd	r31, Y+1	; 0x01
    1530:	9f 01       	movw	r18, r30
    1532:	2f 5f       	subi	r18, 0xFF	; 255
    1534:	3f 4f       	sbci	r19, 0xFF	; 255
    1536:	39 83       	std	Y+1, r19	; 0x01
    1538:	28 83       	st	Y, r18
    153a:	10 83       	st	Z, r17
    153c:	06 c0       	rjmp	.+12     	; 0x154a <fputc+0x4a>
    153e:	e8 85       	ldd	r30, Y+8	; 0x08
    1540:	f9 85       	ldd	r31, Y+9	; 0x09
    1542:	81 2f       	mov	r24, r17
    1544:	19 95       	eicall
    1546:	89 2b       	or	r24, r25
    1548:	29 f7       	brne	.-54     	; 0x1514 <fputc+0x14>
    154a:	2e 81       	ldd	r18, Y+6	; 0x06
    154c:	3f 81       	ldd	r19, Y+7	; 0x07
    154e:	2f 5f       	subi	r18, 0xFF	; 255
    1550:	3f 4f       	sbci	r19, 0xFF	; 255
    1552:	3f 83       	std	Y+7, r19	; 0x07
    1554:	2e 83       	std	Y+6, r18	; 0x06
    1556:	81 2f       	mov	r24, r17
    1558:	90 2f       	mov	r25, r16
    155a:	df 91       	pop	r29
    155c:	cf 91       	pop	r28
    155e:	1f 91       	pop	r17
    1560:	0f 91       	pop	r16
    1562:	08 95       	ret

00001564 <__ultoa_invert>:
    1564:	fa 01       	movw	r30, r20
    1566:	aa 27       	eor	r26, r26
    1568:	28 30       	cpi	r18, 0x08	; 8
    156a:	51 f1       	breq	.+84     	; 0x15c0 <__ultoa_invert+0x5c>
    156c:	20 31       	cpi	r18, 0x10	; 16
    156e:	81 f1       	breq	.+96     	; 0x15d0 <__ultoa_invert+0x6c>
    1570:	e8 94       	clt
    1572:	6f 93       	push	r22
    1574:	6e 7f       	andi	r22, 0xFE	; 254
    1576:	6e 5f       	subi	r22, 0xFE	; 254
    1578:	7f 4f       	sbci	r23, 0xFF	; 255
    157a:	8f 4f       	sbci	r24, 0xFF	; 255
    157c:	9f 4f       	sbci	r25, 0xFF	; 255
    157e:	af 4f       	sbci	r26, 0xFF	; 255
    1580:	b1 e0       	ldi	r27, 0x01	; 1
    1582:	3e d0       	rcall	.+124    	; 0x1600 <__ultoa_invert+0x9c>
    1584:	b4 e0       	ldi	r27, 0x04	; 4
    1586:	3c d0       	rcall	.+120    	; 0x1600 <__ultoa_invert+0x9c>
    1588:	67 0f       	add	r22, r23
    158a:	78 1f       	adc	r23, r24
    158c:	89 1f       	adc	r24, r25
    158e:	9a 1f       	adc	r25, r26
    1590:	a1 1d       	adc	r26, r1
    1592:	68 0f       	add	r22, r24
    1594:	79 1f       	adc	r23, r25
    1596:	8a 1f       	adc	r24, r26
    1598:	91 1d       	adc	r25, r1
    159a:	a1 1d       	adc	r26, r1
    159c:	6a 0f       	add	r22, r26
    159e:	71 1d       	adc	r23, r1
    15a0:	81 1d       	adc	r24, r1
    15a2:	91 1d       	adc	r25, r1
    15a4:	a1 1d       	adc	r26, r1
    15a6:	20 d0       	rcall	.+64     	; 0x15e8 <__ultoa_invert+0x84>
    15a8:	09 f4       	brne	.+2      	; 0x15ac <__ultoa_invert+0x48>
    15aa:	68 94       	set
    15ac:	3f 91       	pop	r19
    15ae:	2a e0       	ldi	r18, 0x0A	; 10
    15b0:	26 9f       	mul	r18, r22
    15b2:	11 24       	eor	r1, r1
    15b4:	30 19       	sub	r19, r0
    15b6:	30 5d       	subi	r19, 0xD0	; 208
    15b8:	31 93       	st	Z+, r19
    15ba:	de f6       	brtc	.-74     	; 0x1572 <__ultoa_invert+0xe>
    15bc:	cf 01       	movw	r24, r30
    15be:	08 95       	ret
    15c0:	46 2f       	mov	r20, r22
    15c2:	47 70       	andi	r20, 0x07	; 7
    15c4:	40 5d       	subi	r20, 0xD0	; 208
    15c6:	41 93       	st	Z+, r20
    15c8:	b3 e0       	ldi	r27, 0x03	; 3
    15ca:	0f d0       	rcall	.+30     	; 0x15ea <__ultoa_invert+0x86>
    15cc:	c9 f7       	brne	.-14     	; 0x15c0 <__ultoa_invert+0x5c>
    15ce:	f6 cf       	rjmp	.-20     	; 0x15bc <__ultoa_invert+0x58>
    15d0:	46 2f       	mov	r20, r22
    15d2:	4f 70       	andi	r20, 0x0F	; 15
    15d4:	40 5d       	subi	r20, 0xD0	; 208
    15d6:	4a 33       	cpi	r20, 0x3A	; 58
    15d8:	18 f0       	brcs	.+6      	; 0x15e0 <__ultoa_invert+0x7c>
    15da:	49 5d       	subi	r20, 0xD9	; 217
    15dc:	31 fd       	sbrc	r19, 1
    15de:	40 52       	subi	r20, 0x20	; 32
    15e0:	41 93       	st	Z+, r20
    15e2:	02 d0       	rcall	.+4      	; 0x15e8 <__ultoa_invert+0x84>
    15e4:	a9 f7       	brne	.-22     	; 0x15d0 <__ultoa_invert+0x6c>
    15e6:	ea cf       	rjmp	.-44     	; 0x15bc <__ultoa_invert+0x58>
    15e8:	b4 e0       	ldi	r27, 0x04	; 4
    15ea:	a6 95       	lsr	r26
    15ec:	97 95       	ror	r25
    15ee:	87 95       	ror	r24
    15f0:	77 95       	ror	r23
    15f2:	67 95       	ror	r22
    15f4:	ba 95       	dec	r27
    15f6:	c9 f7       	brne	.-14     	; 0x15ea <__ultoa_invert+0x86>
    15f8:	00 97       	sbiw	r24, 0x00	; 0
    15fa:	61 05       	cpc	r22, r1
    15fc:	71 05       	cpc	r23, r1
    15fe:	08 95       	ret
    1600:	9b 01       	movw	r18, r22
    1602:	ac 01       	movw	r20, r24
    1604:	0a 2e       	mov	r0, r26
    1606:	06 94       	lsr	r0
    1608:	57 95       	ror	r21
    160a:	47 95       	ror	r20
    160c:	37 95       	ror	r19
    160e:	27 95       	ror	r18
    1610:	ba 95       	dec	r27
    1612:	c9 f7       	brne	.-14     	; 0x1606 <__ultoa_invert+0xa2>
    1614:	62 0f       	add	r22, r18
    1616:	73 1f       	adc	r23, r19
    1618:	84 1f       	adc	r24, r20
    161a:	95 1f       	adc	r25, r21
    161c:	a0 1d       	adc	r26, r0
    161e:	08 95       	ret

00001620 <_exit>:
    1620:	f8 94       	cli

00001622 <__stop_program>:
    1622:	ff cf       	rjmp	.-2      	; 0x1622 <__stop_program>
