
../repos/charybdis/bandb/.libs/bantool:     file format elf32-littlearm


Disassembly of section .init:

00010e44 <.init>:
   10e44:	push	{r3, lr}
   10e48:	bl	13a6c <fputs@plt+0x28fc>
   10e4c:	pop	{r3, pc}

Disassembly of section .plt:

00010e50 <rb_sleep@plt-0x14>:
   10e50:	push	{lr}		; (str lr, [sp, #-4]!)
   10e54:	ldr	lr, [pc, #4]	; 10e60 <rb_sleep@plt-0x4>
   10e58:	add	lr, pc, lr
   10e5c:	ldr	pc, [lr, #8]!
   10e60:	andeq	fp, r7, r0, lsr #3

00010e64 <rb_sleep@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #503808	; 0x7b000
   10e6c:	ldr	pc, [ip, #416]!	; 0x1a0

00010e70 <strerror@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #503808	; 0x7b000
   10e78:	ldr	pc, [ip, #408]!	; 0x198

00010e7c <mkdir@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #503808	; 0x7b000
   10e84:	ldr	pc, [ip, #400]!	; 0x190

00010e88 <geteuid@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #503808	; 0x7b000
   10e90:	ldr	pc, [ip, #392]!	; 0x188

00010e94 <abort@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #503808	; 0x7b000
   10e9c:	ldr	pc, [ip, #384]!	; 0x180

00010ea0 <localtime@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #503808	; 0x7b000
   10ea8:	ldr	pc, [ip, #376]!	; 0x178

00010eac <memcmp@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #503808	; 0x7b000
   10eb4:	ldr	pc, [ip, #368]!	; 0x170

00010eb8 <sysconf@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #503808	; 0x7b000
   10ec0:	ldr	pc, [ip, #360]!	; 0x168

00010ec4 <__libc_start_main@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #503808	; 0x7b000
   10ecc:	ldr	pc, [ip, #352]!	; 0x160

00010ed0 <mremap@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #503808	; 0x7b000
   10ed8:	ldr	pc, [ip, #344]!	; 0x158

00010edc <__gmon_start__@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #503808	; 0x7b000
   10ee4:	ldr	pc, [ip, #336]!	; 0x150

00010ee8 <vsnprintf@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #503808	; 0x7b000
   10ef0:	ldr	pc, [ip, #328]!	; 0x148

00010ef4 <fclose@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #503808	; 0x7b000
   10efc:	ldr	pc, [ip, #320]!	; 0x140

00010f00 <fgets@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #503808	; 0x7b000
   10f08:	ldr	pc, [ip, #312]!	; 0x138

00010f0c <getenv@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #503808	; 0x7b000
   10f14:	ldr	pc, [ip, #304]!	; 0x130

00010f18 <strchr@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #503808	; 0x7b000
   10f20:	ldr	pc, [ip, #296]!	; 0x128

00010f24 <fchown@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #503808	; 0x7b000
   10f2c:	ldr	pc, [ip, #288]!	; 0x120

00010f30 <calloc@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #503808	; 0x7b000
   10f38:	ldr	pc, [ip, #280]!	; 0x118

00010f3c <fopen@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #503808	; 0x7b000
   10f44:	ldr	pc, [ip, #272]!	; 0x110

00010f48 <memset@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #503808	; 0x7b000
   10f50:	ldr	pc, [ip, #264]!	; 0x108

00010f54 <fsync@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #503808	; 0x7b000
   10f5c:	ldr	pc, [ip, #256]!	; 0x100

00010f60 <__fxstat64@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #503808	; 0x7b000
   10f68:	ldr	pc, [ip, #248]!	; 0xf8

00010f6c <rb_strlcpy@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #503808	; 0x7b000
   10f74:	ldr	pc, [ip, #240]!	; 0xf0

00010f78 <free@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #503808	; 0x7b000
   10f80:	ldr	pc, [ip, #232]!	; 0xe8

00010f84 <read@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #503808	; 0x7b000
   10f8c:	ldr	pc, [ip, #224]!	; 0xe0

00010f90 <write@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #503808	; 0x7b000
   10f98:	ldr	pc, [ip, #216]!	; 0xd8

00010f9c <access@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #503808	; 0x7b000
   10fa4:	ldr	pc, [ip, #208]!	; 0xd0

00010fa8 <gettimeofday@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #503808	; 0x7b000
   10fb0:	ldr	pc, [ip, #200]!	; 0xc8

00010fb4 <fflush@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #503808	; 0x7b000
   10fbc:	ldr	pc, [ip, #192]!	; 0xc0

00010fc0 <strlen@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #503808	; 0x7b000
   10fc8:	ldr	pc, [ip, #184]!	; 0xb8

00010fcc <unlink@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #503808	; 0x7b000
   10fd4:	ldr	pc, [ip, #176]!	; 0xb0

00010fd8 <getopt@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #503808	; 0x7b000
   10fe0:	ldr	pc, [ip, #168]!	; 0xa8

00010fe4 <memcpy@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #503808	; 0x7b000
   10fec:	ldr	pc, [ip, #160]!	; 0xa0

00010ff0 <strtol@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #503808	; 0x7b000
   10ff8:	ldr	pc, [ip, #152]!	; 0x98

00010ffc <open64@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #503808	; 0x7b000
   11004:	ldr	pc, [ip, #144]!	; 0x90

00011008 <raise@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #503808	; 0x7b000
   11010:	ldr	pc, [ip, #136]!	; 0x88

00011014 <fcntl64@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #503808	; 0x7b000
   1101c:	ldr	pc, [ip, #128]!	; 0x80

00011020 <strstr@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #503808	; 0x7b000
   11028:	ldr	pc, [ip, #120]!	; 0x78

0001102c <close@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #503808	; 0x7b000
   11034:	ldr	pc, [ip, #112]!	; 0x70

00011038 <rb_outofmemory@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #503808	; 0x7b000
   11040:	ldr	pc, [ip, #104]!	; 0x68

00011044 <time@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #503808	; 0x7b000
   1104c:	ldr	pc, [ip, #96]!	; 0x60

00011050 <__xstat64@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #503808	; 0x7b000
   11058:	ldr	pc, [ip, #88]!	; 0x58

0001105c <fprintf@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #503808	; 0x7b000
   11064:	ldr	pc, [ip, #80]!	; 0x50

00011068 <lseek64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #503808	; 0x7b000
   11070:	ldr	pc, [ip, #72]!	; 0x48

00011074 <malloc@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #503808	; 0x7b000
   1107c:	ldr	pc, [ip, #64]!	; 0x40

00011080 <mmap64@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #503808	; 0x7b000
   11088:	ldr	pc, [ip, #56]!	; 0x38

0001108c <getcwd@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #503808	; 0x7b000
   11094:	ldr	pc, [ip, #48]!	; 0x30

00011098 <rmdir@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #503808	; 0x7b000
   110a0:	ldr	pc, [ip, #40]!	; 0x28

000110a4 <sleep@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #503808	; 0x7b000
   110ac:	ldr	pc, [ip, #32]!

000110b0 <memmove@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #503808	; 0x7b000
   110b8:	ldr	pc, [ip, #24]!

000110bc <getpid@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #503808	; 0x7b000
   110c4:	ldr	pc, [ip, #16]!

000110c8 <readlink@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #503808	; 0x7b000
   110d0:	ldr	pc, [ip, #8]!

000110d4 <munmap@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #503808	; 0x7b000
   110dc:	ldr	pc, [ip, #0]!

000110e0 <__lxstat64@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #499712	; 0x7a000
   110e8:	ldr	pc, [ip, #4088]!	; 0xff8

000110ec <snprintf@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #499712	; 0x7a000
   110f4:	ldr	pc, [ip, #4080]!	; 0xff0

000110f8 <strncmp@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #499712	; 0x7a000
   11100:	ldr	pc, [ip, #4072]!	; 0xfe8

00011104 <gmtime@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #499712	; 0x7a000
   1110c:	ldr	pc, [ip, #4064]!	; 0xfe0

00011110 <utimes@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #499712	; 0x7a000
   11118:	ldr	pc, [ip, #4056]!	; 0xfd8

0001111c <realloc@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #499712	; 0x7a000
   11124:	ldr	pc, [ip, #4048]!	; 0xfd0

00011128 <ftruncate64@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #499712	; 0x7a000
   11130:	ldr	pc, [ip, #4040]!	; 0xfc8

00011134 <strpbrk@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #499712	; 0x7a000
   1113c:	ldr	pc, [ip, #4032]!	; 0xfc0

00011140 <fchmod@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #499712	; 0x7a000
   11148:	ldr	pc, [ip, #4024]!	; 0xfb8

0001114c <strcmp@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #499712	; 0x7a000
   11154:	ldr	pc, [ip, #4016]!	; 0xfb0

00011158 <exit@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #499712	; 0x7a000
   11160:	ldr	pc, [ip, #4008]!	; 0xfa8

00011164 <__errno_location@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #499712	; 0x7a000
   1116c:	ldr	pc, [ip, #4000]!	; 0xfa0

00011170 <fputs@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #499712	; 0x7a000
   11178:	ldr	pc, [ip, #3992]!	; 0xf98

Disassembly of section .text:

00011180 <.text>:
   11180:	ldr	r3, [r0, #4]
   11184:	ldr	r2, [r0]
   11188:	uxtb	r1, r1
   1118c:	str	r2, [r3, #4]
   11190:	ldrh	r2, [r3, #22]
   11194:	tst	r2, #2
   11198:	beq	111b0 <fputs@plt+0x40>
   1119c:	ldrb	r2, [r3, #17]
   111a0:	adds	r0, r1, #0
   111a4:	movne	r0, #1
   111a8:	cmp	r0, r2
   111ac:	bne	111d4 <fputs@plt+0x64>
   111b0:	adds	r2, r1, #0
   111b4:	movne	r2, #1
   111b8:	sub	r1, r1, #2
   111bc:	clz	r1, r1
   111c0:	lsr	r1, r1, #5
   111c4:	strb	r2, [r3, #17]
   111c8:	strb	r1, [r3, #18]
   111cc:	mov	r0, #0
   111d0:	bx	lr
   111d4:	mov	r0, #8
   111d8:	bx	lr
   111dc:	ldm	r0, {r2, r3}
   111e0:	ldrb	r0, [r3, #17]
   111e4:	str	r2, [r3, #4]
   111e8:	cmp	r0, #0
   111ec:	bxeq	lr
   111f0:	ldrb	r0, [r3, #18]
   111f4:	cmp	r0, #0
   111f8:	moveq	r0, #1
   111fc:	movne	r0, #2
   11200:	bx	lr
   11204:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11208:	mov	r5, r0
   1120c:	clz	r4, r1
   11210:	clz	r0, r0
   11214:	lsr	r4, r4, #5
   11218:	lsr	r0, r0, #5
   1121c:	tst	r0, r4
   11220:	bne	11298 <fputs@plt+0x128>
   11224:	orrs	r4, r0, r4
   11228:	bne	11248 <fputs@plt+0xd8>
   1122c:	ldr	r8, [r5]
   11230:	ldr	r3, [r1]
   11234:	mov	r6, r1
   11238:	cmp	r8, r3
   1123c:	moveq	r7, r2
   11240:	moveq	r9, #20
   11244:	beq	11290 <fputs@plt+0x120>
   11248:	mov	r0, #1
   1124c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11250:	mul	r3, r9, r4
   11254:	ldr	r2, [r5, #4]
   11258:	add	lr, r2, r3
   1125c:	ldr	r0, [r2, r3]
   11260:	ldr	r2, [r6, #4]
   11264:	add	ip, r2, r3
   11268:	ldr	r1, [r2, r3]
   1126c:	ldrb	r2, [lr, #12]
   11270:	ldrb	r3, [ip, #12]
   11274:	cmp	r2, r3
   11278:	bne	11248 <fputs@plt+0xd8>
   1127c:	mov	r2, r7
   11280:	bl	1d5a4 <fputs@plt+0xc434>
   11284:	cmp	r0, #0
   11288:	bne	11248 <fputs@plt+0xd8>
   1128c:	add	r4, r4, #1
   11290:	cmp	r8, r4
   11294:	bgt	11250 <fputs@plt+0xe0>
   11298:	mov	r0, #0
   1129c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   112a0:	ldrb	r3, [r0, #67]	; 0x43
   112a4:	cmp	r3, #0
   112a8:	bxeq	lr
   112ac:	push	{r4, r5, r6, lr}
   112b0:	mov	r4, r0
   112b4:	ldr	r5, [r0, #16]
   112b8:	ldr	r6, [r0, #20]
   112bc:	cmp	r6, #0
   112c0:	bgt	112c8 <fputs@plt+0x158>
   112c4:	pop	{r4, r5, r6, pc}
   112c8:	ldr	r2, [r5, #4]
   112cc:	cmp	r2, #0
   112d0:	beq	112f8 <fputs@plt+0x188>
   112d4:	ldr	r0, [r2, #4]
   112d8:	ldr	r3, [r4, #24]
   112dc:	ldrb	r1, [r5, #8]
   112e0:	ldr	r2, [r2]
   112e4:	and	r3, r3, #56	; 0x38
   112e8:	str	r2, [r0, #4]
   112ec:	orr	r1, r3, r1
   112f0:	ldr	r0, [r0]
   112f4:	bl	16410 <fputs@plt+0x52a0>
   112f8:	add	r5, r5, #16
   112fc:	sub	r6, r6, #1
   11300:	b	112bc <fputs@plt+0x14c>
   11304:	mov	r3, #0
   11308:	push	{r0, r1, r4, lr}
   1130c:	mov	r4, r2
   11310:	str	r3, [sp]
   11314:	mov	r2, #2
   11318:	mov	r3, #1
   1131c:	bl	20740 <fputs@plt+0xf5d0>
   11320:	cmp	r0, #0
   11324:	ldrhne	r2, [r0, #2]
   11328:	orrne	r2, r2, r4
   1132c:	strhne	r2, [r0, #2]
   11330:	add	sp, sp, #8
   11334:	pop	{r4, pc}
   11338:	ldrb	r3, [r0, #13]
   1133c:	cmp	r3, #0
   11340:	bne	113a0 <fputs@plt+0x230>
   11344:	ldr	r3, [r0, #216]	; 0xd8
   11348:	push	{r4, lr}
   1134c:	cmp	r3, #0
   11350:	mov	r4, r0
   11354:	bne	11388 <fputs@plt+0x218>
   11358:	bl	164cc <fputs@plt+0x535c>
   1135c:	cmp	r0, #0
   11360:	beq	11398 <fputs@plt+0x228>
   11364:	ldr	r0, [r4, #68]	; 0x44
   11368:	bl	148d8 <fputs@plt+0x3768>
   1136c:	mov	r0, r4
   11370:	bl	23dd4 <fputs@plt+0x12c64>
   11374:	cmp	r0, #0
   11378:	moveq	r3, #5
   1137c:	strbeq	r3, [r4, #5]
   11380:	strbeq	r0, [r4, #17]
   11384:	pop	{r4, pc}
   11388:	mov	r3, #1
   1138c:	str	r3, [r1]
   11390:	mov	r0, #0
   11394:	pop	{r4, pc}
   11398:	mov	r0, #14
   1139c:	pop	{r4, pc}
   113a0:	mov	r3, #1
   113a4:	str	r3, [r1]
   113a8:	mov	r0, #0
   113ac:	bx	lr
   113b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   113b4:	ldrh	r3, [r1, #50]	; 0x32
   113b8:	ldrh	r7, [r0, #50]	; 0x32
   113bc:	cmp	r3, r7
   113c0:	bne	11494 <fputs@plt+0x324>
   113c4:	ldrb	r2, [r0, #54]	; 0x36
   113c8:	ldrb	r3, [r1, #54]	; 0x36
   113cc:	cmp	r2, r3
   113d0:	bne	11494 <fputs@plt+0x324>
   113d4:	mov	r4, r1
   113d8:	mov	r5, r0
   113dc:	mov	r6, #0
   113e0:	mov	r8, #20
   113e4:	mvn	r9, #0
   113e8:	cmp	r6, r7
   113ec:	blt	1140c <fputs@plt+0x29c>
   113f0:	mvn	r2, #0
   113f4:	ldr	r1, [r5, #36]	; 0x24
   113f8:	ldr	r0, [r4, #36]	; 0x24
   113fc:	bl	1d5a4 <fputs@plt+0xc434>
   11400:	clz	r0, r0
   11404:	lsr	r0, r0, #5
   11408:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1140c:	ldr	r2, [r4, #4]
   11410:	ldr	r1, [r5, #4]
   11414:	lsl	r3, r6, #1
   11418:	ldrsh	r2, [r2, r3]
   1141c:	ldrsh	r3, [r1, r3]
   11420:	cmp	r3, r2
   11424:	bne	11494 <fputs@plt+0x324>
   11428:	cmn	r3, #2
   1142c:	bne	1145c <fputs@plt+0x2ec>
   11430:	ldr	r2, [r5, #40]	; 0x28
   11434:	mul	r3, r8, r6
   11438:	ldr	r1, [r2, #4]
   1143c:	ldr	r2, [r4, #40]	; 0x28
   11440:	ldr	r1, [r1, r3]
   11444:	ldr	r0, [r2, #4]
   11448:	mov	r2, r9
   1144c:	ldr	r0, [r0, r3]
   11450:	bl	1d5a4 <fputs@plt+0xc434>
   11454:	cmp	r0, #0
   11458:	bne	11494 <fputs@plt+0x324>
   1145c:	ldr	r2, [r4, #28]
   11460:	ldr	r3, [r5, #28]
   11464:	ldrb	r2, [r2, r6]
   11468:	ldrb	r3, [r3, r6]
   1146c:	cmp	r2, r3
   11470:	bne	11494 <fputs@plt+0x324>
   11474:	ldr	r2, [r5, #32]
   11478:	ldr	r3, [r4, #32]
   1147c:	ldr	r1, [r2, r6, lsl #2]
   11480:	ldr	r0, [r3, r6, lsl #2]
   11484:	bl	259f8 <fputs@plt+0x14888>
   11488:	cmp	r0, #0
   1148c:	addeq	r6, r6, #1
   11490:	beq	113e8 <fputs@plt+0x278>
   11494:	mov	r0, #0
   11498:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1149c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   114a0:	mov	r5, #0
   114a4:	ldr	r4, [r1, #40]	; 0x28
   114a8:	mov	r8, r0
   114ac:	mov	r6, r1
   114b0:	add	r4, r4, #16
   114b4:	mov	r7, r5
   114b8:	mvn	r9, #4
   114bc:	mov	sl, #145	; 0x91
   114c0:	ldr	r3, [r6, #44]	; 0x2c
   114c4:	cmp	r5, r3
   114c8:	blt	114d4 <fputs@plt+0x364>
   114cc:	add	sp, sp, #16
   114d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   114d4:	ldr	r3, [r4, #-16]
   114d8:	ldr	r2, [r4, #-8]
   114dc:	mov	r0, r8
   114e0:	ldr	r3, [r3, #20]
   114e4:	add	r5, r5, #1
   114e8:	cmp	r3, #0
   114ec:	moveq	r3, r7
   114f0:	ldrne	r3, [r3]
   114f4:	str	r9, [sp, #8]
   114f8:	ldr	r1, [r4, #-12]
   114fc:	str	r7, [sp]
   11500:	str	r1, [sp, #4]
   11504:	mov	r1, sl
   11508:	bl	2902c <fputs@plt+0x17ebc>
   1150c:	add	r4, r4, #16
   11510:	b	114c0 <fputs@plt+0x350>
   11514:	push	{r4, r5, lr}
   11518:	sub	sp, sp, #28
   1151c:	mov	r5, r1
   11520:	add	r1, sp, #24
   11524:	mov	r4, r0
   11528:	strd	r2, [r1, #-16]!
   1152c:	mvn	r3, #12
   11530:	str	r3, [sp]
   11534:	mov	r2, #1
   11538:	mov	r3, r1
   1153c:	mov	r1, #23
   11540:	bl	292d0 <fputs@plt+0x18160>
   11544:	add	r2, sp, #24
   11548:	mov	r0, r4
   1154c:	str	r5, [r2, #-4]!
   11550:	mov	r1, #1
   11554:	bl	284bc <fputs@plt+0x1734c>
   11558:	mov	r3, #1
   1155c:	mov	r2, r3
   11560:	mov	r1, #33	; 0x21
   11564:	mov	r0, r4
   11568:	bl	29404 <fputs@plt+0x18294>
   1156c:	add	sp, sp, #28
   11570:	pop	{r4, r5, pc}
   11574:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11578:	sub	sp, sp, #36	; 0x24
   1157c:	mov	r5, r3
   11580:	ldr	r3, [sp, #72]	; 0x48
   11584:	mov	r6, r1
   11588:	str	r3, [sp, #8]
   1158c:	ldr	r3, [sp, #80]	; 0x50
   11590:	ldr	r9, [sp, #76]	; 0x4c
   11594:	str	r3, [sp, #24]
   11598:	ldr	r3, [sp, #84]	; 0x54
   1159c:	mov	r8, r0
   115a0:	str	r3, [sp, #28]
   115a4:	ldr	r3, [sp, #88]	; 0x58
   115a8:	str	r2, [sp, #20]
   115ac:	str	r3, [sp, #12]
   115b0:	bl	28f9c <fputs@plt+0x17e2c>
   115b4:	ldr	r3, [sp, #12]
   115b8:	ldr	r7, [r6, #8]
   115bc:	cmp	r3, #0
   115c0:	movne	fp, #16
   115c4:	moveq	fp, #0
   115c8:	sub	r9, r9, r5, lsl #2
   115cc:	mov	sl, #0
   115d0:	orr	r3, fp, #1
   115d4:	str	r3, [sp, #16]
   115d8:	mov	r4, r0
   115dc:	cmp	r7, #0
   115e0:	bne	116c8 <fputs@plt+0x558>
   115e4:	ldrb	r3, [r6, #42]	; 0x2a
   115e8:	tst	r3, #32
   115ec:	bne	11748 <fputs@plt+0x5d8>
   115f0:	ldr	r3, [sp, #8]
   115f4:	mov	r0, r8
   115f8:	add	r7, r3, #1
   115fc:	bl	17498 <fputs@plt+0x6328>
   11600:	ldrsh	r3, [r6, #34]	; 0x22
   11604:	mov	r2, r7
   11608:	mov	r1, #49	; 0x31
   1160c:	str	r0, [sp]
   11610:	mov	r5, r0
   11614:	mov	r0, r4
   11618:	bl	28f0c <fputs@plt+0x17d9c>
   1161c:	cmp	sl, #0
   11620:	bne	11634 <fputs@plt+0x4c4>
   11624:	mov	r2, sl
   11628:	mov	r1, r6
   1162c:	mov	r0, r4
   11630:	bl	290f4 <fputs@plt+0x17f84>
   11634:	mov	r1, r7
   11638:	ldrsh	r2, [r6, #34]	; 0x22
   1163c:	mov	r0, r8
   11640:	bl	1e964 <fputs@plt+0xd7f4>
   11644:	ldrb	r3, [r8, #18]
   11648:	cmp	r3, #0
   1164c:	movne	r7, #0
   11650:	bne	11664 <fputs@plt+0x4f4>
   11654:	ldr	r3, [sp, #24]
   11658:	cmp	r3, #0
   1165c:	movne	r7, #5
   11660:	moveq	r7, #3
   11664:	ldr	r3, [sp, #28]
   11668:	ldr	r2, [sp, #20]
   1166c:	cmp	r3, #0
   11670:	ldr	r3, [sp, #12]
   11674:	orrne	r7, r7, #8
   11678:	cmp	r3, #0
   1167c:	ldr	r3, [sp, #8]
   11680:	mov	r1, #75	; 0x4b
   11684:	str	r3, [sp]
   11688:	mov	r0, r4
   1168c:	mov	r3, r5
   11690:	orrne	r7, r7, #16
   11694:	bl	28f0c <fputs@plt+0x17d9c>
   11698:	ldrb	r3, [r8, #18]
   1169c:	cmp	r3, #0
   116a0:	bne	116b4 <fputs@plt+0x544>
   116a4:	ldr	r2, [r6]
   116a8:	mvn	r1, #0
   116ac:	mov	r0, r4
   116b0:	bl	25510 <fputs@plt+0x143a0>
   116b4:	mov	r1, r7
   116b8:	mov	r0, r4
   116bc:	add	sp, sp, #36	; 0x24
   116c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   116c4:	b	1bd68 <fputs@plt+0xabf8>
   116c8:	ldr	r2, [r9, r5, lsl #2]
   116cc:	cmp	r2, #0
   116d0:	beq	1173c <fputs@plt+0x5cc>
   116d4:	ldr	r3, [r7, #36]	; 0x24
   116d8:	cmp	r3, #0
   116dc:	beq	116f4 <fputs@plt+0x584>
   116e0:	ldr	r3, [r4, #32]
   116e4:	mov	r1, #76	; 0x4c
   116e8:	add	r3, r3, #2
   116ec:	mov	r0, r4
   116f0:	bl	29404 <fputs@plt+0x18294>
   116f4:	ldr	r3, [r9, r5, lsl #2]
   116f8:	mov	r1, #110	; 0x6e
   116fc:	mov	r2, r5
   11700:	mov	r0, r4
   11704:	bl	29404 <fputs@plt+0x18294>
   11708:	ldrb	r3, [r7, #55]	; 0x37
   1170c:	and	r3, r3, #3
   11710:	cmp	r3, #2
   11714:	movne	r1, fp
   11718:	bne	11730 <fputs@plt+0x5c0>
   1171c:	ldrb	r3, [r6, #42]	; 0x2a
   11720:	tst	r3, #32
   11724:	ldr	r3, [sp, #16]
   11728:	moveq	r1, fp
   1172c:	movne	r1, r3
   11730:	mov	r0, r4
   11734:	bl	1bd68 <fputs@plt+0xabf8>
   11738:	mov	sl, #1
   1173c:	ldr	r7, [r7, #20]
   11740:	add	r5, r5, #1
   11744:	b	115dc <fputs@plt+0x46c>
   11748:	add	sp, sp, #36	; 0x24
   1174c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11750:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11754:	mov	fp, r3
   11758:	ldr	r3, [r0, #52]	; 0x34
   1175c:	mov	r5, r1
   11760:	ldrb	r1, [r0, #6]
   11764:	ldr	r8, [r3, #36]	; 0x24
   11768:	ldrb	r3, [r0, #5]
   1176c:	ldr	r7, [r0, #56]	; 0x38
   11770:	sub	sp, sp, #20
   11774:	add	r3, r3, #8
   11778:	add	r3, r3, r1
   1177c:	add	r3, r7, r3
   11780:	str	r3, [sp, #4]
   11784:	add	r3, r5, r2
   11788:	mov	r2, #0
   1178c:	mov	r4, r0
   11790:	add	r8, r7, r8
   11794:	mov	r1, r2
   11798:	mov	r6, r2
   1179c:	str	r3, [sp, #8]
   117a0:	ldr	r3, [sp, #8]
   117a4:	cmp	r5, r3
   117a8:	blt	117d4 <fputs@plt+0x664>
   117ac:	cmp	r1, #0
   117b0:	beq	117c8 <fputs@plt+0x658>
   117b4:	sub	r1, r1, r7
   117b8:	uxth	r2, r2
   117bc:	uxth	r1, r1
   117c0:	mov	r0, r4
   117c4:	bl	2f98c <fputs@plt+0x1e81c>
   117c8:	mov	r0, r6
   117cc:	add	sp, sp, #20
   117d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   117d4:	ldr	r3, [fp, #8]
   117d8:	ldr	r9, [r3, r5, lsl #2]
   117dc:	ldr	r3, [sp, #4]
   117e0:	cmp	r3, r9
   117e4:	movls	r3, #1
   117e8:	movhi	r3, #0
   117ec:	cmp	r8, r9
   117f0:	movls	r3, #0
   117f4:	cmp	r3, #0
   117f8:	beq	11858 <fputs@plt+0x6e8>
   117fc:	ldr	r0, [fp, #12]
   11800:	lsl	r3, r5, #1
   11804:	ldrh	sl, [r0, r3]
   11808:	add	r3, r9, sl
   1180c:	cmp	r1, r3
   11810:	beq	11848 <fputs@plt+0x6d8>
   11814:	cmp	r1, #0
   11818:	beq	11838 <fputs@plt+0x6c8>
   1181c:	sub	r1, r1, r7
   11820:	uxth	r2, r2
   11824:	uxth	r1, r1
   11828:	mov	r0, r4
   1182c:	str	r3, [sp, #12]
   11830:	bl	2f98c <fputs@plt+0x1e81c>
   11834:	ldr	r3, [sp, #12]
   11838:	cmp	r8, r3
   1183c:	bcs	1184c <fputs@plt+0x6dc>
   11840:	mov	r6, #0
   11844:	b	117c8 <fputs@plt+0x658>
   11848:	add	sl, sl, r2
   1184c:	add	r6, r6, #1
   11850:	mov	r2, sl
   11854:	mov	r1, r9
   11858:	add	r5, r5, #1
   1185c:	b	117a0 <fputs@plt+0x630>
   11860:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11864:	sub	sp, sp, #20
   11868:	mov	r9, r2
   1186c:	ldr	r4, [sp, #56]	; 0x38
   11870:	ldr	r5, [r2]
   11874:	ldr	r7, [r0, #56]	; 0x38
   11878:	ldr	r2, [sp, #60]	; 0x3c
   1187c:	mov	sl, r0
   11880:	add	r6, r3, #2
   11884:	lsl	r8, r4, #2
   11888:	add	r2, r4, r2
   1188c:	str	r1, [sp, #4]
   11890:	str	r2, [sp]
   11894:	ldr	r3, [sp]
   11898:	cmp	r4, r3
   1189c:	strge	r5, [r9]
   118a0:	movge	r0, #0
   118a4:	bge	1193c <fputs@plt+0x7cc>
   118a8:	mov	r1, r4
   118ac:	ldr	r0, [sp, #64]	; 0x40
   118b0:	bl	16d04 <fputs@plt+0x5b94>
   118b4:	ldrb	r3, [r7, #1]
   118b8:	cmp	r3, #0
   118bc:	mov	fp, r0
   118c0:	bne	1191c <fputs@plt+0x7ac>
   118c4:	ldrb	r3, [r7, #2]
   118c8:	cmp	r3, #0
   118cc:	bne	1191c <fputs@plt+0x7ac>
   118d0:	ldr	r3, [sp, #4]
   118d4:	sub	r5, r5, fp
   118d8:	cmp	r5, r3
   118dc:	bcc	11938 <fputs@plt+0x7c8>
   118e0:	mov	r3, r5
   118e4:	ldr	r2, [sp, #64]	; 0x40
   118e8:	mov	r0, r3
   118ec:	add	r4, r4, #1
   118f0:	ldr	r1, [r2, #8]
   118f4:	mov	r2, fp
   118f8:	add	r6, r6, #2
   118fc:	ldr	r1, [r1, r8]
   11900:	bl	110b0 <memmove@plt>
   11904:	add	r8, r8, #4
   11908:	sub	r3, r0, r7
   1190c:	strb	r3, [r6, #-3]
   11910:	asr	r2, r3, #8
   11914:	strb	r2, [r6, #-4]
   11918:	b	11894 <fputs@plt+0x724>
   1191c:	add	r2, sp, #12
   11920:	mov	r1, fp
   11924:	mov	r0, sl
   11928:	bl	2fcec <fputs@plt+0x1eb7c>
   1192c:	subs	r3, r0, #0
   11930:	bne	118e4 <fputs@plt+0x774>
   11934:	b	118d0 <fputs@plt+0x760>
   11938:	mov	r0, #1
   1193c:	add	sp, sp, #20
   11940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11944:	push	{r4, r5, r6, lr}
   11948:	mov	r5, r0
   1194c:	mov	r0, r1
   11950:	mov	r4, r1
   11954:	bl	18f64 <fputs@plt+0x7df4>
   11958:	cmp	r0, #6
   1195c:	ble	11990 <fputs@plt+0x820>
   11960:	mov	r2, #7
   11964:	ldr	r1, [pc, #44]	; 11998 <fputs@plt+0x828>
   11968:	mov	r0, r4
   1196c:	bl	25a20 <fputs@plt+0x148b0>
   11970:	cmp	r0, #0
   11974:	bne	11990 <fputs@plt+0x820>
   11978:	mov	r0, r5
   1197c:	mov	r2, r4
   11980:	ldr	r1, [pc, #20]	; 1199c <fputs@plt+0x82c>
   11984:	bl	319cc <fputs@plt+0x2085c>
   11988:	mov	r0, #1
   1198c:	pop	{r4, r5, r6, pc}
   11990:	mov	r0, #0
   11994:	pop	{r4, r5, r6, pc}
   11998:	andeq	r7, r7, r6, asr #28
   1199c:	andeq	r8, r7, r9, ror #2
   119a0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119a4:	mov	r5, r0
   119a8:	ldr	r8, [r0, #8]
   119ac:	ldr	r9, [r0]
   119b0:	ldr	r4, [r0, #412]	; 0x19c
   119b4:	ldr	fp, [pc, #156]	; 11a58 <fputs@plt+0x8e8>
   119b8:	mov	sl, #55	; 0x37
   119bc:	cmp	r4, #0
   119c0:	bne	119cc <fputs@plt+0x85c>
   119c4:	add	sp, sp, #12
   119c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   119cc:	ldr	r3, [r4, #8]
   119d0:	ldr	r2, [r9, #16]
   119d4:	mov	r0, r5
   119d8:	add	r2, r2, r3, lsl #4
   119dc:	ldr	r6, [r4, #12]
   119e0:	bl	17498 <fputs@plt+0x6328>
   119e4:	mov	r1, #0
   119e8:	ldr	r3, [r2, #12]
   119ec:	mov	r7, r0
   119f0:	str	sl, [sp]
   119f4:	mov	r0, r5
   119f8:	ldr	r3, [r3, #72]	; 0x48
   119fc:	ldr	r2, [r4, #8]
   11a00:	bl	33a64 <fputs@plt+0x228f4>
   11a04:	mov	r2, fp
   11a08:	mov	r1, #5
   11a0c:	mov	r0, r8
   11a10:	bl	29ddc <fputs@plt+0x18c6c>
   11a14:	cmp	r0, #0
   11a18:	beq	119c4 <fputs@plt+0x854>
   11a1c:	add	r3, r6, #1
   11a20:	str	r3, [r0, #4]
   11a24:	str	r3, [r0, #28]
   11a28:	str	r3, [r0, #72]	; 0x48
   11a2c:	sub	r6, r6, #1
   11a30:	mov	r3, #8
   11a34:	str	r6, [r0, #44]	; 0x2c
   11a38:	str	r7, [r0, #52]	; 0x34
   11a3c:	str	r7, [r0, #68]	; 0x44
   11a40:	strb	r3, [r0, #63]	; 0x3f
   11a44:	mov	r1, r7
   11a48:	mov	r0, r5
   11a4c:	bl	1c98c <fputs@plt+0xb81c>
   11a50:	ldr	r4, [r4]
   11a54:	b	119bc <fputs@plt+0x84c>
   11a58:	andeq	r4, r7, sp, lsr #29
   11a5c:	ldr	r3, [r0, #412]	; 0x19c
   11a60:	cmp	r3, #0
   11a64:	bxeq	lr
   11a68:	b	119a0 <fputs@plt+0x830>
   11a6c:	ldr	r3, [r1, #44]	; 0x2c
   11a70:	ldr	r2, [r1, #32]
   11a74:	cmn	r3, r2
   11a78:	bxeq	lr
   11a7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11a80:	sub	sp, sp, #20
   11a84:	ldr	r3, [r1, #20]
   11a88:	ldr	r8, [r0, #8]
   11a8c:	mov	r4, r1
   11a90:	str	r3, [sp]
   11a94:	mov	r6, r0
   11a98:	ldr	r3, [r1, #16]
   11a9c:	mov	r2, #0
   11aa0:	mov	r1, #25
   11aa4:	mov	r0, r8
   11aa8:	bl	28f0c <fputs@plt+0x17d9c>
   11aac:	ldr	r5, [r4, #40]	; 0x28
   11ab0:	ldr	r9, [pc, #148]	; 11b4c <fputs@plt+0x9dc>
   11ab4:	add	r5, r5, #16
   11ab8:	mov	r7, #0
   11abc:	mvn	sl, #0
   11ac0:	mvn	fp, #5
   11ac4:	ldr	r3, [r4, #44]	; 0x2c
   11ac8:	cmp	r7, r3
   11acc:	blt	11ad8 <fputs@plt+0x968>
   11ad0:	add	sp, sp, #20
   11ad4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ad8:	ldr	r3, [r5, #-4]
   11adc:	cmp	r3, #0
   11ae0:	blt	11b10 <fputs@plt+0x9a0>
   11ae4:	ldr	r3, [r5, #-16]
   11ae8:	ldr	r1, [r3, #20]
   11aec:	cmp	r1, #0
   11af0:	beq	11b00 <fputs@plt+0x990>
   11af4:	ldr	r3, [r1]
   11af8:	cmp	r3, #1
   11afc:	beq	11b1c <fputs@plt+0x9ac>
   11b00:	mov	r1, r9
   11b04:	mov	r0, r6
   11b08:	bl	319cc <fputs@plt+0x2085c>
   11b0c:	str	sl, [r5, #-4]
   11b10:	add	r7, r7, #1
   11b14:	add	r5, r5, #16
   11b18:	b	11ac4 <fputs@plt+0x954>
   11b1c:	mov	r3, #0
   11b20:	mov	r2, r3
   11b24:	mov	r0, r6
   11b28:	bl	35e78 <fputs@plt+0x24d08>
   11b2c:	mov	r3, #0
   11b30:	str	r3, [sp]
   11b34:	mov	r1, #57	; 0x39
   11b38:	stmib	sp, {r0, fp}
   11b3c:	mov	r0, r8
   11b40:	ldr	r2, [r5, #-4]
   11b44:	bl	2902c <fputs@plt+0x17ebc>
   11b48:	b	11b10 <fputs@plt+0x9a0>
   11b4c:	ldrdeq	r8, [r7], -lr
   11b50:	push	{r4, r5, r6, lr}
   11b54:	subs	r4, r1, #0
   11b58:	bne	11b68 <fputs@plt+0x9f8>
   11b5c:	ldr	r1, [pc, #48]	; 11b94 <fputs@plt+0xa24>
   11b60:	pop	{r4, r5, r6, lr}
   11b64:	b	38c54 <fputs@plt+0x27ae4>
   11b68:	mov	r3, r2
   11b6c:	ldr	r1, [pc, #36]	; 11b98 <fputs@plt+0xa28>
   11b70:	mov	r2, r4
   11b74:	mov	r5, r0
   11b78:	bl	38c54 <fputs@plt+0x27ae4>
   11b7c:	mov	r1, r4
   11b80:	mov	r6, r0
   11b84:	mov	r0, r5
   11b88:	bl	1e0ec <fputs@plt+0xcf7c>
   11b8c:	mov	r0, r6
   11b90:	pop	{r4, r5, r6, pc}
   11b94:	strdeq	sl, [r7], -r5
   11b98:			; <UNDEFINED> instruction: 0x000786b7
   11b9c:	push	{r4, r5, r6, r7, r8, lr}
   11ba0:	ldr	r7, [r0]
   11ba4:	ldr	r3, [r7, #16]
   11ba8:	ldr	r8, [r3, #28]
   11bac:	ldr	r3, [r1, #64]	; 0x40
   11bb0:	cmp	r8, r3
   11bb4:	bne	11bc4 <fputs@plt+0xa54>
   11bb8:	mov	r6, #0
   11bbc:	mov	r0, r6
   11bc0:	pop	{r4, r5, r6, r7, r8, pc}
   11bc4:	mov	r4, r0
   11bc8:	bl	18188 <fputs@plt+0x7018>
   11bcc:	mov	r5, #0
   11bd0:	mov	r6, r0
   11bd4:	cmp	r6, #0
   11bd8:	bne	11c08 <fputs@plt+0xa98>
   11bdc:	cmp	r5, #0
   11be0:	beq	11bb8 <fputs@plt+0xa48>
   11be4:	mov	r2, r5
   11be8:	ldr	r1, [pc, #64]	; 11c30 <fputs@plt+0xac0>
   11bec:	ldr	r0, [r4]
   11bf0:	bl	38c54 <fputs@plt+0x27ae4>
   11bf4:	mov	r1, r5
   11bf8:	mov	r6, r0
   11bfc:	ldr	r0, [r4]
   11c00:	bl	1e0ec <fputs@plt+0xcf7c>
   11c04:	b	11bbc <fputs@plt+0xa4c>
   11c08:	ldr	r3, [r6, #20]
   11c0c:	cmp	r8, r3
   11c10:	bne	11c28 <fputs@plt+0xab8>
   11c14:	mov	r1, r5
   11c18:	ldr	r2, [r6]
   11c1c:	mov	r0, r7
   11c20:	bl	11b50 <fputs@plt+0x9e0>
   11c24:	mov	r5, r0
   11c28:	ldr	r6, [r6, #32]
   11c2c:	b	11bd4 <fputs@plt+0xa64>
   11c30:	andeq	r8, r7, r5, asr #13
   11c34:	ldrsh	r3, [r2, #32]
   11c38:	push	{r0, r1, r2, r4, r5, lr}
   11c3c:	mov	r4, r0
   11c40:	cmp	r3, #0
   11c44:	mov	r5, r1
   11c48:	blt	11c8c <fputs@plt+0xb1c>
   11c4c:	ldr	r1, [r2, #4]
   11c50:	ldr	r0, [r0]
   11c54:	ldr	r2, [r2]
   11c58:	ldr	r3, [r1, r3, lsl #4]
   11c5c:	ldr	r1, [pc, #64]	; 11ca4 <fputs@plt+0xb34>
   11c60:	bl	38c54 <fputs@plt+0x27ae4>
   11c64:	ldr	r1, [pc, #60]	; 11ca8 <fputs@plt+0xb38>
   11c68:	mvn	r2, #0
   11c6c:	mov	r3, #2
   11c70:	stm	sp, {r2, r3}
   11c74:	mov	r3, r0
   11c78:	mov	r2, r5
   11c7c:	mov	r0, r4
   11c80:	bl	2908c <fputs@plt+0x17f1c>
   11c84:	add	sp, sp, #12
   11c88:	pop	{r4, r5, pc}
   11c8c:	ldr	r1, [pc, #24]	; 11cac <fputs@plt+0xb3c>
   11c90:	ldr	r2, [r2]
   11c94:	ldr	r0, [r0]
   11c98:	bl	38c54 <fputs@plt+0x27ae4>
   11c9c:	ldr	r1, [pc, #12]	; 11cb0 <fputs@plt+0xb40>
   11ca0:	b	11c68 <fputs@plt+0xaf8>
   11ca4:	andeq	sl, r7, r5, lsr #28
   11ca8:	andeq	r0, r0, r3, lsl r6
   11cac:	strdeq	r8, [r7], -r3
   11cb0:	andeq	r0, r0, r3, lsl sl
   11cb4:	ldrb	r3, [r0, #453]	; 0x1c5
   11cb8:	cmp	r3, #2
   11cbc:	bxne	lr
   11cc0:	push	{r4, r5, lr}
   11cc4:	mov	r2, r1
   11cc8:	sub	sp, sp, #20
   11ccc:	ldr	r5, [r0, #8]
   11cd0:	mov	r4, r0
   11cd4:	ldr	r1, [pc, #44]	; 11d08 <fputs@plt+0xb98>
   11cd8:	ldr	r0, [r0]
   11cdc:	bl	38c54 <fputs@plt+0x27ae4>
   11ce0:	mvn	r3, #0
   11ce4:	mov	r1, #161	; 0xa1
   11ce8:	stmib	sp, {r0, r3}
   11cec:	mov	r3, #0
   11cf0:	str	r3, [sp]
   11cf4:	mov	r0, r5
   11cf8:	ldr	r2, [r4, #468]	; 0x1d4
   11cfc:	bl	2902c <fputs@plt+0x17ebc>
   11d00:	add	sp, sp, #20
   11d04:	pop	{r4, r5, pc}
   11d08:	andeq	r8, r7, r4, lsr r7
   11d0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11d10:	sub	sp, sp, #20
   11d14:	mov	r5, r0
   11d18:	mov	r7, r1
   11d1c:	mov	sl, r2
   11d20:	bl	28f9c <fputs@plt+0x17e2c>
   11d24:	subs	r6, r0, #0
   11d28:	beq	11e04 <fputs@plt+0xc94>
   11d2c:	ldr	r1, [r7, #64]	; 0x40
   11d30:	ldr	r0, [r5]
   11d34:	bl	18040 <fputs@plt+0x6ed0>
   11d38:	mov	r1, r7
   11d3c:	mov	r9, #0
   11d40:	mov	fp, #127	; 0x7f
   11d44:	mov	r8, r0
   11d48:	mov	r0, r5
   11d4c:	bl	18188 <fputs@plt+0x7018>
   11d50:	mov	r4, r0
   11d54:	cmp	r4, #0
   11d58:	bne	11dcc <fputs@plt+0xc5c>
   11d5c:	ldr	r3, [r7]
   11d60:	mov	r2, r8
   11d64:	str	r3, [sp, #4]
   11d68:	mov	r1, #125	; 0x7d
   11d6c:	mov	r3, r4
   11d70:	str	r4, [sp, #8]
   11d74:	str	r4, [sp]
   11d78:	mov	r0, r6
   11d7c:	bl	2902c <fputs@plt+0x17ebc>
   11d80:	mov	r2, sl
   11d84:	ldr	r1, [pc, #128]	; 11e0c <fputs@plt+0xc9c>
   11d88:	ldr	r0, [r5]
   11d8c:	bl	38c54 <fputs@plt+0x27ae4>
   11d90:	subs	r2, r0, #0
   11d94:	beq	11e04 <fputs@plt+0xc94>
   11d98:	mov	r1, r8
   11d9c:	mov	r0, r6
   11da0:	bl	291dc <fputs@plt+0x1806c>
   11da4:	mov	r1, r7
   11da8:	mov	r0, r5
   11dac:	bl	11b9c <fputs@plt+0xa2c>
   11db0:	subs	r2, r0, #0
   11db4:	beq	11e04 <fputs@plt+0xc94>
   11db8:	mov	r1, #1
   11dbc:	mov	r0, r6
   11dc0:	add	sp, sp, #20
   11dc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11dc8:	b	291dc <fputs@plt+0x1806c>
   11dcc:	ldr	r1, [r4, #20]
   11dd0:	ldr	r0, [r5]
   11dd4:	bl	18040 <fputs@plt+0x6ed0>
   11dd8:	str	r9, [sp, #8]
   11ddc:	ldr	r3, [r4]
   11de0:	mov	r1, fp
   11de4:	str	r3, [sp, #4]
   11de8:	str	r9, [sp]
   11dec:	mov	r3, #0
   11df0:	mov	r2, r0
   11df4:	mov	r0, r6
   11df8:	bl	2902c <fputs@plt+0x17ebc>
   11dfc:	ldr	r4, [r4, #32]
   11e00:	b	11d54 <fputs@plt+0xbe4>
   11e04:	add	sp, sp, #20
   11e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11e0c:	andeq	r8, r7, fp, asr #14
   11e10:	push	{r4, r5, r6, lr}
   11e14:	ldr	r4, [r0]
   11e18:	ldr	r3, [r4, #16]
   11e1c:	ldr	r3, [r3, #20]
   11e20:	cmp	r3, #0
   11e24:	beq	11e70 <fputs@plt+0xd00>
   11e28:	ldrb	r2, [r4, #67]	; 0x43
   11e2c:	cmp	r2, #0
   11e30:	beq	11e40 <fputs@plt+0xcd0>
   11e34:	ldrb	r5, [r3, #8]
   11e38:	cmp	r5, #0
   11e3c:	beq	11e50 <fputs@plt+0xce0>
   11e40:	ldr	r1, [pc, #48]	; 11e78 <fputs@plt+0xd08>
   11e44:	bl	319cc <fputs@plt+0x2085c>
   11e48:	mov	r0, #1
   11e4c:	pop	{r4, r5, r6, pc}
   11e50:	mov	r0, r3
   11e54:	bl	47098 <fputs@plt+0x35f28>
   11e58:	ldr	r3, [r4, #16]
   11e5c:	mov	r0, r4
   11e60:	str	r5, [r3, #20]
   11e64:	bl	1f820 <fputs@plt+0xe6b0>
   11e68:	mov	r0, r5
   11e6c:	pop	{r4, r5, r6, pc}
   11e70:	mov	r0, r3
   11e74:	pop	{r4, r5, r6, pc}
   11e78:	andeq	r8, r7, r6, asr #24
   11e7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11e80:	mov	r5, r0
   11e84:	ldr	r6, [r1, #40]	; 0x28
   11e88:	sub	sp, sp, #44	; 0x2c
   11e8c:	mov	r8, r1
   11e90:	add	r6, r6, #16
   11e94:	mov	r3, #1
   11e98:	mov	r4, #0
   11e9c:	ldr	r7, [r0, #8]
   11ea0:	str	r4, [sp, #24]
   11ea4:	strb	r3, [r1]
   11ea8:	str	r3, [sp, #28]
   11eac:	ldr	r3, [r8, #44]	; 0x2c
   11eb0:	ldr	r2, [sp, #24]
   11eb4:	cmp	r2, r3
   11eb8:	blt	11f20 <fputs@plt+0xdb0>
   11ebc:	cmp	r4, #0
   11ec0:	beq	11ed8 <fputs@plt+0xd68>
   11ec4:	mov	r2, r4
   11ec8:	mov	r1, #45	; 0x2d
   11ecc:	mov	r0, r7
   11ed0:	bl	293a0 <fputs@plt+0x18230>
   11ed4:	mov	r4, r0
   11ed8:	mov	r0, r5
   11edc:	bl	1e810 <fputs@plt+0xd6a0>
   11ee0:	ldr	r6, [r8, #28]
   11ee4:	mov	r9, #0
   11ee8:	ldr	r3, [r8, #36]	; 0x24
   11eec:	cmp	r9, r3
   11ef0:	blt	120d4 <fputs@plt+0xf64>
   11ef4:	mov	r3, #0
   11ef8:	strb	r3, [r8]
   11efc:	mov	r0, r5
   11f00:	bl	1e810 <fputs@plt+0xd6a0>
   11f04:	cmp	r4, #0
   11f08:	beq	120f0 <fputs@plt+0xf80>
   11f0c:	mov	r1, r4
   11f10:	mov	r0, r7
   11f14:	add	sp, sp, #44	; 0x2c
   11f18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11f1c:	b	1e06c <fputs@plt+0xcefc>
   11f20:	ldr	r3, [r6, #-16]
   11f24:	ldr	fp, [r3, #20]
   11f28:	cmp	fp, #0
   11f2c:	moveq	r9, #0
   11f30:	moveq	sl, r9
   11f34:	beq	11f68 <fputs@plt+0xdf8>
   11f38:	ldr	sl, [fp]
   11f3c:	mov	r0, r5
   11f40:	mov	r1, sl
   11f44:	bl	174c8 <fputs@plt+0x6358>
   11f48:	ldr	r3, [sp, #28]
   11f4c:	mov	r1, fp
   11f50:	str	r3, [sp]
   11f54:	mov	r3, #0
   11f58:	mov	r9, r0
   11f5c:	mov	r2, r0
   11f60:	mov	r0, r5
   11f64:	bl	52008 <fputs@plt+0x40e98>
   11f68:	ldr	r3, [r6, #-4]
   11f6c:	cmp	r3, #0
   11f70:	movlt	r3, #0
   11f74:	strlt	r3, [sp, #20]
   11f78:	blt	11fa0 <fputs@plt+0xe30>
   11f7c:	ldr	r0, [r7, #24]
   11f80:	bl	28e04 <fputs@plt+0x17c94>
   11f84:	str	r9, [sp]
   11f88:	ldr	r3, [sp, #28]
   11f8c:	ldr	r1, [r6, #-4]
   11f90:	str	r0, [sp, #20]
   11f94:	mov	r2, r0
   11f98:	mov	r0, r5
   11f9c:	bl	29928 <fputs@plt+0x187b8>
   11fa0:	ldr	r3, [r6, #-12]
   11fa4:	ldrh	r3, [r3, #2]
   11fa8:	tst	r3, #32
   11fac:	beq	12020 <fputs@plt+0xeb0>
   11fb0:	ldr	r2, [fp, #4]
   11fb4:	mov	fp, #0
   11fb8:	mov	r0, fp
   11fbc:	mov	r3, #20
   11fc0:	cmp	sl, fp
   11fc4:	clz	r1, r0
   11fc8:	lsr	r1, r1, #5
   11fcc:	movle	r1, #0
   11fd0:	cmp	r1, #0
   11fd4:	bne	120ac <fputs@plt+0xf3c>
   11fd8:	cmp	r0, #0
   11fdc:	ldreq	r3, [r5]
   11fe0:	ldreq	r0, [r3, #8]
   11fe4:	cmp	r4, #0
   11fe8:	bne	12000 <fputs@plt+0xe90>
   11fec:	ldr	r4, [r8, #36]	; 0x24
   11ff0:	cmp	r4, #0
   11ff4:	ldrne	r4, [r5, #76]	; 0x4c
   11ff8:	addne	r4, r4, #1
   11ffc:	strne	r4, [r5, #76]	; 0x4c
   12000:	mvn	r3, #3
   12004:	mov	r2, r4
   12008:	stmib	sp, {r0, r3}
   1200c:	mov	r3, #0
   12010:	str	r3, [sp]
   12014:	mov	r1, #34	; 0x22
   12018:	mov	r0, r7
   1201c:	bl	2902c <fputs@plt+0x17ebc>
   12020:	mvn	r3, #4
   12024:	str	r3, [sp, #8]
   12028:	ldr	r3, [r6, #-12]
   1202c:	mov	r2, #0
   12030:	str	r3, [sp, #4]
   12034:	ldr	r3, [r6, #-8]
   12038:	mov	r1, #143	; 0x8f
   1203c:	str	r3, [sp]
   12040:	mov	r0, r7
   12044:	mov	r3, r9
   12048:	bl	2902c <fputs@plt+0x17ebc>
   1204c:	uxtb	r1, sl
   12050:	mov	r0, r7
   12054:	bl	1bd68 <fputs@plt+0xabf8>
   12058:	mov	r2, sl
   1205c:	mov	r1, r9
   12060:	mov	r0, r5
   12064:	bl	1e964 <fputs@plt+0xd7f4>
   12068:	mov	r2, sl
   1206c:	mov	r1, r9
   12070:	mov	r0, r5
   12074:	bl	1e9d8 <fputs@plt+0xd868>
   12078:	ldr	r3, [sp, #20]
   1207c:	cmp	r3, #0
   12080:	beq	12098 <fputs@plt+0xf28>
   12084:	mov	r0, r7
   12088:	mov	r1, r3
   1208c:	bl	16e4c <fputs@plt+0x5cdc>
   12090:	mov	r0, r5
   12094:	bl	1e810 <fputs@plt+0xd6a0>
   12098:	ldr	r3, [sp, #24]
   1209c:	add	r6, r6, #16
   120a0:	add	r3, r3, #1
   120a4:	str	r3, [sp, #24]
   120a8:	b	11eac <fputs@plt+0xd3c>
   120ac:	mul	r1, r3, fp
   120b0:	mov	r0, r5
   120b4:	str	r3, [sp, #36]	; 0x24
   120b8:	ldr	r1, [r2, r1]
   120bc:	str	r2, [sp, #32]
   120c0:	add	fp, fp, #1
   120c4:	bl	346bc <fputs@plt+0x2354c>
   120c8:	ldr	r3, [sp, #36]	; 0x24
   120cc:	ldr	r2, [sp, #32]
   120d0:	b	11fc0 <fputs@plt+0xe50>
   120d4:	ldr	r2, [r6, #16]
   120d8:	ldr	r1, [r6, #20]
   120dc:	mov	r0, r5
   120e0:	bl	51ca8 <fputs@plt+0x40b38>
   120e4:	add	r9, r9, #1
   120e8:	add	r6, r6, #24
   120ec:	b	11ee8 <fputs@plt+0xd78>
   120f0:	add	sp, sp, #44	; 0x2c
   120f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   120f8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   120fc:	mov	r6, r0
   12100:	ldr	r4, [r1, #8]
   12104:	mov	r7, r1
   12108:	mov	r8, r2
   1210c:	mov	r9, #0
   12110:	mvn	sl, #0
   12114:	cmp	r4, #0
   12118:	bne	12120 <fputs@plt+0xfb0>
   1211c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12120:	cmp	r8, #0
   12124:	movne	r5, #0
   12128:	ldrhne	fp, [r4, #52]	; 0x34
   1212c:	bne	12190 <fputs@plt+0x1020>
   12130:	ldr	r1, [r7, #64]	; 0x40
   12134:	ldr	r0, [r6]
   12138:	bl	18040 <fputs@plt+0x6ed0>
   1213c:	mov	r1, r9
   12140:	mov	r2, r0
   12144:	mov	r0, r6
   12148:	bl	4b754 <fputs@plt+0x3a5e4>
   1214c:	mov	r2, sl
   12150:	mov	r1, r4
   12154:	mov	r0, r6
   12158:	bl	53a08 <fputs@plt+0x42898>
   1215c:	b	12198 <fputs@plt+0x1028>
   12160:	ldr	r2, [r4, #4]
   12164:	lsl	r3, r5, #1
   12168:	ldrsh	r3, [r2, r3]
   1216c:	cmp	r3, #0
   12170:	blt	1218c <fputs@plt+0x101c>
   12174:	ldr	r3, [r4, #32]
   12178:	mov	r1, r8
   1217c:	ldr	r0, [r3, r5, lsl #2]
   12180:	bl	14c44 <fputs@plt+0x3ad4>
   12184:	cmp	r0, #0
   12188:	beq	12130 <fputs@plt+0xfc0>
   1218c:	add	r5, r5, #1
   12190:	cmp	r5, fp
   12194:	blt	12160 <fputs@plt+0xff0>
   12198:	ldr	r4, [r4, #20]
   1219c:	b	12114 <fputs@plt+0xfa4>
   121a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   121a4:	mov	r8, r0
   121a8:	ldr	r7, [r0]
   121ac:	mov	r9, r1
   121b0:	mov	r5, #0
   121b4:	ldr	r6, [r7, #16]
   121b8:	ldr	r3, [r7, #20]
   121bc:	cmp	r5, r3
   121c0:	blt	121c8 <fputs@plt+0x1058>
   121c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   121c8:	ldr	r3, [r6, #12]
   121cc:	ldr	r4, [r3, #16]
   121d0:	cmp	r4, #0
   121d4:	addeq	r5, r5, #1
   121d8:	addeq	r6, r6, #16
   121dc:	beq	121b8 <fputs@plt+0x1048>
   121e0:	ldr	r1, [r4, #8]
   121e4:	mov	r2, r9
   121e8:	mov	r0, r8
   121ec:	bl	120f8 <fputs@plt+0xf88>
   121f0:	ldr	r4, [r4]
   121f4:	b	121d0 <fputs@plt+0x1060>
   121f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   121fc:	sub	sp, sp, #148	; 0x94
   12200:	mov	r8, r1
   12204:	str	r3, [sp, #76]	; 0x4c
   12208:	ldrb	r3, [sp, #196]	; 0xc4
   1220c:	str	r2, [sp, #48]	; 0x30
   12210:	mov	sl, r0
   12214:	str	r3, [sp, #88]	; 0x58
   12218:	ldrb	r3, [sp, #200]	; 0xc8
   1221c:	str	r3, [sp, #36]	; 0x24
   12220:	ldr	r3, [sp, #192]	; 0xc0
   12224:	adds	r3, r3, #0
   12228:	movne	r3, #1
   1222c:	str	r3, [sp, #96]	; 0x60
   12230:	ldr	r3, [r0]
   12234:	str	r3, [sp, #72]	; 0x48
   12238:	bl	28f9c <fputs@plt+0x17e2c>
   1223c:	ldrsh	r3, [r8, #34]	; 0x22
   12240:	str	r3, [sp, #32]
   12244:	ldrb	r3, [r8, #42]	; 0x2a
   12248:	ands	r3, r3, #32
   1224c:	moveq	r2, #1
   12250:	moveq	fp, r3
   12254:	mov	r4, r0
   12258:	streq	r2, [sp, #68]	; 0x44
   1225c:	beq	12274 <fputs@plt+0x1104>
   12260:	ldr	r0, [r8, #8]
   12264:	bl	1c9e4 <fputs@plt+0xb874>
   12268:	ldrh	r3, [r0, #50]	; 0x32
   1226c:	mov	fp, r0
   12270:	str	r3, [sp, #68]	; 0x44
   12274:	ldr	r3, [sp, #188]	; 0xbc
   12278:	mov	r6, #0
   1227c:	add	r7, r3, #1
   12280:	ldr	r3, [sp, #32]
   12284:	cmp	r6, r3
   12288:	blt	12348 <fputs@plt+0x11d8>
   1228c:	ldr	r7, [r8, #24]
   12290:	cmp	r7, #0
   12294:	bne	12480 <fputs@plt+0x1310>
   12298:	ldr	r3, [sp, #88]	; 0x58
   1229c:	adds	r3, r3, #0
   122a0:	movne	r3, #1
   122a4:	cmp	fp, #0
   122a8:	movne	r3, #0
   122ac:	cmp	r3, #0
   122b0:	streq	r3, [sp, #52]	; 0x34
   122b4:	streq	r3, [sp, #32]
   122b8:	streq	r3, [sp, #44]	; 0x2c
   122bc:	beq	12758 <fputs@plt+0x15e8>
   122c0:	ldr	r0, [r4, #24]
   122c4:	bl	28e04 <fputs@plt+0x17c94>
   122c8:	ldr	r3, [sp, #36]	; 0x24
   122cc:	cmp	r3, #10
   122d0:	movne	r6, r3
   122d4:	mov	r5, r0
   122d8:	bne	122e8 <fputs@plt+0x1178>
   122dc:	ldrb	r6, [r8, #43]	; 0x2b
   122e0:	cmp	r6, #10
   122e4:	beq	12cf0 <fputs@plt+0x1b80>
   122e8:	ldr	r3, [sp, #192]	; 0xc0
   122ec:	cmp	r3, #0
   122f0:	beq	1231c <fputs@plt+0x11ac>
   122f4:	ldr	r3, [sp, #192]	; 0xc0
   122f8:	mov	r1, #79	; 0x4f
   122fc:	str	r3, [sp]
   12300:	ldr	r2, [sp, #188]	; 0xbc
   12304:	mov	r3, r5
   12308:	mov	r0, r4
   1230c:	bl	28f0c <fputs@plt+0x17d9c>
   12310:	mov	r1, #144	; 0x90
   12314:	mov	r0, r4
   12318:	bl	1bd68 <fputs@plt+0xabf8>
   1231c:	ldr	r2, [sp, #36]	; 0x24
   12320:	sub	r3, r6, #5
   12324:	cmp	r2, #5
   12328:	clz	r3, r3
   1232c:	lsr	r3, r3, #5
   12330:	moveq	r3, #0
   12334:	cmp	r3, #0
   12338:	ldrne	r3, [r8, #8]
   1233c:	bne	12610 <fputs@plt+0x14a0>
   12340:	str	r3, [sp, #32]
   12344:	b	125cc <fputs@plt+0x145c>
   12348:	ldrsh	r3, [r8, #32]
   1234c:	cmp	r6, r3
   12350:	beq	12400 <fputs@plt+0x1290>
   12354:	ldr	r3, [sp, #212]	; 0xd4
   12358:	cmp	r3, #0
   1235c:	beq	1236c <fputs@plt+0x11fc>
   12360:	ldr	r3, [r3, r6, lsl #2]
   12364:	cmp	r3, #0
   12368:	blt	12400 <fputs@plt+0x1290>
   1236c:	ldr	r3, [r8, #4]
   12370:	lsl	r9, r6, #4
   12374:	add	r3, r3, r9
   12378:	ldrb	r5, [r3, #12]
   1237c:	cmp	r5, #0
   12380:	beq	12400 <fputs@plt+0x1290>
   12384:	ldr	r2, [sp, #36]	; 0x24
   12388:	cmp	r2, #10
   1238c:	movne	r5, r2
   12390:	bne	1239c <fputs@plt+0x122c>
   12394:	cmp	r5, #10
   12398:	beq	123b0 <fputs@plt+0x1240>
   1239c:	cmp	r5, #5
   123a0:	bne	1240c <fputs@plt+0x129c>
   123a4:	ldr	r3, [r3, #4]
   123a8:	cmp	r3, #0
   123ac:	bne	12444 <fputs@plt+0x12d4>
   123b0:	mov	r0, sl
   123b4:	bl	17afc <fputs@plt+0x698c>
   123b8:	mov	r5, #2
   123bc:	ldr	r3, [r8, #4]
   123c0:	ldr	r2, [r8]
   123c4:	ldr	r1, [pc, #2368]	; 12d0c <fputs@plt+0x1b9c>
   123c8:	ldr	r3, [r3, r9]
   123cc:	ldr	r0, [sp, #72]	; 0x48
   123d0:	bl	38c54 <fputs@plt+0x27ae4>
   123d4:	mvn	r3, #0
   123d8:	mov	r1, #20
   123dc:	str	r7, [sp]
   123e0:	ldr	r2, [pc, #2344]	; 12d10 <fputs@plt+0x1ba0>
   123e4:	stmib	sp, {r0, r3}
   123e8:	mov	r3, r5
   123ec:	mov	r0, r4
   123f0:	bl	2902c <fputs@plt+0x17ebc>
   123f4:	mov	r1, #1
   123f8:	mov	r0, r4
   123fc:	bl	1bd68 <fputs@plt+0xabf8>
   12400:	add	r6, r6, #1
   12404:	add	r7, r7, #1
   12408:	b	12280 <fputs@plt+0x1110>
   1240c:	sub	r3, r5, #1
   12410:	cmp	r3, #3
   12414:	ldrls	pc, [pc, r3, lsl #2]
   12418:	b	12444 <fputs@plt+0x12d4>
   1241c:			; <UNDEFINED> instruction: 0x000123bc
   12420:			; <UNDEFINED> instruction: 0x000123b0
   12424:			; <UNDEFINED> instruction: 0x000123bc
   12428:	andeq	r2, r1, ip, lsr #8
   1242c:	ldr	r3, [sp, #204]	; 0xcc
   12430:	mov	r2, r7
   12434:	mov	r1, #76	; 0x4c
   12438:	mov	r0, r4
   1243c:	bl	29404 <fputs@plt+0x18294>
   12440:	b	12400 <fputs@plt+0x1290>
   12444:	mov	r2, r7
   12448:	mov	r1, #77	; 0x4d
   1244c:	mov	r0, r4
   12450:	bl	293a0 <fputs@plt+0x18230>
   12454:	ldr	r3, [r8, #4]
   12458:	mov	r2, r7
   1245c:	add	r9, r3, r9
   12460:	ldr	r1, [r9, #4]
   12464:	mov	r5, r0
   12468:	mov	r0, sl
   1246c:	bl	51ca8 <fputs@plt+0x40b38>
   12470:	mov	r1, r5
   12474:	mov	r0, r4
   12478:	bl	1e06c <fputs@plt+0xcefc>
   1247c:	b	12400 <fputs@plt+0x1290>
   12480:	ldr	r3, [sp, #72]	; 0x48
   12484:	ldr	r5, [r3, #24]
   12488:	ands	r5, r5, #8192	; 0x2000
   1248c:	bne	12298 <fputs@plt+0x1128>
   12490:	ldr	r6, [sp, #36]	; 0x24
   12494:	ldr	r3, [sp, #188]	; 0xbc
   12498:	cmp	r6, #10
   1249c:	moveq	r6, #2
   124a0:	add	r3, r3, #1
   124a4:	str	r3, [sl, #100]	; 0x64
   124a8:	ldr	r3, [r7]
   124ac:	cmp	r5, r3
   124b0:	bge	12298 <fputs@plt+0x1128>
   124b4:	mov	r3, #20
   124b8:	mul	r9, r3, r5
   124bc:	ldr	r3, [r7, #4]
   124c0:	ldr	r3, [r3, r9]
   124c4:	str	r3, [sp, #32]
   124c8:	ldr	r3, [sp, #212]	; 0xd4
   124cc:	cmp	r3, #0
   124d0:	bne	12518 <fputs@plt+0x13a8>
   124d4:	ldr	r0, [r4, #24]
   124d8:	bl	28e04 <fputs@plt+0x17c94>
   124dc:	mov	r3, #16
   124e0:	ldr	r1, [sp, #32]
   124e4:	str	r0, [sp, #40]	; 0x28
   124e8:	mov	r2, r0
   124ec:	mov	r0, sl
   124f0:	bl	534a8 <fputs@plt+0x42338>
   124f4:	cmp	r6, #4
   124f8:	bne	1256c <fputs@plt+0x13fc>
   124fc:	ldr	r1, [sp, #204]	; 0xcc
   12500:	mov	r0, r4
   12504:	bl	2956c <fputs@plt+0x183fc>
   12508:	ldr	r1, [sp, #40]	; 0x28
   1250c:	mov	r0, r4
   12510:	bl	16e4c <fputs@plt+0x5cdc>
   12514:	b	12564 <fputs@plt+0x13f4>
   12518:	mov	r2, #28
   1251c:	mov	r1, #0
   12520:	add	r0, sp, #116	; 0x74
   12524:	bl	10f48 <memset@plt>
   12528:	ldr	r3, [pc, #2020]	; 12d14 <fputs@plt+0x1ba4>
   1252c:	ldr	r1, [sp, #32]
   12530:	str	r3, [sp, #120]	; 0x78
   12534:	ldr	r3, [sp, #212]	; 0xd4
   12538:	add	r0, sp, #116	; 0x74
   1253c:	str	r3, [sp, #140]	; 0x8c
   12540:	bl	1c138 <fputs@plt+0xafc8>
   12544:	ldr	r3, [sp, #88]	; 0x58
   12548:	cmp	r3, #0
   1254c:	ldrbeq	r3, [sp, #136]	; 0x88
   12550:	biceq	r3, r3, #2
   12554:	strbeq	r3, [sp, #136]	; 0x88
   12558:	ldrb	r3, [sp, #136]	; 0x88
   1255c:	cmp	r3, #0
   12560:	bne	124d4 <fputs@plt+0x1364>
   12564:	add	r5, r5, #1
   12568:	b	124a8 <fputs@plt+0x1338>
   1256c:	ldr	r3, [r7, #4]
   12570:	mov	r1, #0
   12574:	add	r9, r3, r9
   12578:	mov	r2, #3
   1257c:	ldr	r3, [r9, #4]
   12580:	mov	r0, sl
   12584:	cmp	r3, #0
   12588:	stm	sp, {r1, r2}
   1258c:	ldreq	r3, [r8]
   12590:	cmp	r6, #5
   12594:	moveq	r6, #2
   12598:	mov	r2, r6
   1259c:	ldr	r1, [pc, #1908]	; 12d18 <fputs@plt+0x1ba8>
   125a0:	bl	2908c <fputs@plt+0x17f1c>
   125a4:	b	12508 <fputs@plt+0x1398>
   125a8:	ldrb	r2, [r3, #54]	; 0x36
   125ac:	sub	r2, r2, #3
   125b0:	cmp	r2, #1
   125b4:	bhi	1260c <fputs@plt+0x149c>
   125b8:	mov	r1, #13
   125bc:	mov	r0, r4
   125c0:	bl	28f80 <fputs@plt+0x17e10>
   125c4:	mov	r6, #5
   125c8:	str	r0, [sp, #32]
   125cc:	ldr	r3, [sp, #188]	; 0xbc
   125d0:	ldr	r2, [sp, #76]	; 0x4c
   125d4:	str	r3, [sp]
   125d8:	mov	r1, #70	; 0x46
   125dc:	mov	r3, r5
   125e0:	mov	r0, r4
   125e4:	bl	28f0c <fputs@plt+0x17d9c>
   125e8:	sub	r3, r6, #1
   125ec:	cmp	r3, #4
   125f0:	ldrls	pc, [pc, r3, lsl #2]
   125f4:	b	12620 <fputs@plt+0x14b0>
   125f8:	andeq	r2, r1, r4, lsr #12
   125fc:	andeq	r2, r1, r4, lsr #12
   12600:	andeq	r2, r1, r4, lsr #12
   12604:	andeq	r2, r1, r8, ror #15
   12608:	andeq	r2, r1, r0, asr #12
   1260c:	ldr	r3, [r3, #20]
   12610:	cmp	r3, #0
   12614:	bne	125a8 <fputs@plt+0x1438>
   12618:	mov	r6, #5
   1261c:	b	12340 <fputs@plt+0x11d0>
   12620:	mov	r6, #2
   12624:	mov	r2, r8
   12628:	mov	r1, r6
   1262c:	mov	r0, sl
   12630:	bl	11c34 <fputs@plt+0xac4>
   12634:	mov	r3, #0
   12638:	str	r3, [sp, #44]	; 0x2c
   1263c:	b	1271c <fputs@plt+0x15ac>
   12640:	ldr	r3, [sp, #72]	; 0x48
   12644:	ldr	r3, [r3, #24]
   12648:	tst	r3, #262144	; 0x40000
   1264c:	bne	126a4 <fputs@plt+0x1534>
   12650:	ldr	r3, [sl]
   12654:	ldr	r3, [r3, #24]
   12658:	tst	r3, #524288	; 0x80000
   1265c:	bne	127d0 <fputs@plt+0x1660>
   12660:	ldr	r3, [r8, #8]
   12664:	cmp	r3, #0
   12668:	beq	127f8 <fputs@plt+0x1688>
   1266c:	ldr	r3, [sl, #416]	; 0x1a0
   12670:	mov	r6, #1
   12674:	cmp	r3, #0
   12678:	moveq	r3, sl
   1267c:	mov	r2, #0
   12680:	strb	r6, [r3, #20]
   12684:	mvn	r3, #0
   12688:	mov	r1, r8
   1268c:	stm	sp, {r2, r3}
   12690:	mov	r0, sl
   12694:	ldr	r3, [sp, #184]	; 0xb8
   12698:	ldr	r2, [sp, #76]	; 0x4c
   1269c:	bl	538fc <fputs@plt+0x4278c>
   126a0:	b	12718 <fputs@plt+0x15a8>
   126a4:	mov	r3, #0
   126a8:	mov	r2, #109	; 0x6d
   126ac:	str	r3, [sp]
   126b0:	mov	r1, r8
   126b4:	mov	r0, sl
   126b8:	bl	1cb14 <fputs@plt+0xb9a4>
   126bc:	subs	r2, r0, #0
   126c0:	beq	12650 <fputs@plt+0x14e0>
   126c4:	ldr	r3, [sl, #416]	; 0x1a0
   126c8:	mov	r6, #1
   126cc:	cmp	r3, #0
   126d0:	moveq	r3, sl
   126d4:	mov	r1, r8
   126d8:	strb	r6, [r3, #20]
   126dc:	mvn	r3, #0
   126e0:	str	r3, [sp, #24]
   126e4:	mov	r3, #5
   126e8:	str	r3, [sp, #16]
   126ec:	mov	r3, #0
   126f0:	str	r3, [sp, #12]
   126f4:	ldr	r3, [sp, #188]	; 0xbc
   126f8:	str	r6, [sp, #20]
   126fc:	str	r3, [sp, #4]
   12700:	ldr	r3, [sp, #184]	; 0xb8
   12704:	str	r6, [sp, #8]
   12708:	str	r3, [sp]
   1270c:	mov	r0, sl
   12710:	ldr	r3, [sp, #76]	; 0x4c
   12714:	bl	629f8 <fputs@plt+0x51888>
   12718:	str	r6, [sp, #44]	; 0x2c
   1271c:	mov	r1, r5
   12720:	mov	r0, r4
   12724:	bl	16e4c <fputs@plt+0x5cdc>
   12728:	ldr	r3, [sp, #32]
   1272c:	cmp	r3, #0
   12730:	ldreq	r3, [sp, #32]
   12734:	streq	r3, [sp, #52]	; 0x34
   12738:	beq	12758 <fputs@plt+0x15e8>
   1273c:	mov	r1, #13
   12740:	mov	r0, r4
   12744:	bl	28f80 <fputs@plt+0x17e10>
   12748:	ldr	r1, [sp, #32]
   1274c:	str	r0, [sp, #52]	; 0x34
   12750:	mov	r0, r4
   12754:	bl	1e06c <fputs@plt+0xcefc>
   12758:	ldr	r3, [sp, #48]	; 0x30
   1275c:	ldr	r2, [sp, #188]	; 0xbc
   12760:	str	r3, [sp, #60]	; 0x3c
   12764:	ldr	r3, [sp, #184]	; 0xb8
   12768:	add	r2, r2, #1
   1276c:	str	r3, [sp, #64]	; 0x40
   12770:	str	r2, [sp, #92]	; 0x5c
   12774:	mvn	r3, #0
   12778:	ldr	r2, [sp, #192]	; 0xc0
   1277c:	ldr	r5, [r8, #8]
   12780:	str	r3, [sp, #56]	; 0x38
   12784:	mov	r3, #0
   12788:	add	r2, r2, #1
   1278c:	str	r2, [sp, #108]	; 0x6c
   12790:	cmp	r5, #0
   12794:	bne	12800 <fputs@plt+0x1690>
   12798:	ldr	r3, [sp, #32]
   1279c:	cmp	r3, #0
   127a0:	beq	127bc <fputs@plt+0x164c>
   127a4:	add	r1, r3, #1
   127a8:	mov	r0, r4
   127ac:	bl	2956c <fputs@plt+0x183fc>
   127b0:	ldr	r1, [sp, #52]	; 0x34
   127b4:	mov	r0, r4
   127b8:	bl	1e06c <fputs@plt+0xcefc>
   127bc:	ldr	r3, [sp, #208]	; 0xd0
   127c0:	ldr	r2, [sp, #44]	; 0x2c
   127c4:	str	r2, [r3]
   127c8:	add	sp, sp, #148	; 0x94
   127cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   127d0:	mov	r0, r8
   127d4:	bl	1ca40 <fputs@plt+0xb8d0>
   127d8:	cmp	r0, #0
   127dc:	beq	12660 <fputs@plt+0x14f0>
   127e0:	mov	r2, #0
   127e4:	b	126c4 <fputs@plt+0x1554>
   127e8:	ldr	r1, [sp, #204]	; 0xcc
   127ec:	mov	r0, r4
   127f0:	bl	2956c <fputs@plt+0x183fc>
   127f4:	b	12634 <fputs@plt+0x14c4>
   127f8:	mov	r3, #1
   127fc:	b	12638 <fputs@plt+0x14c8>
   12800:	ldr	r2, [sp, #60]	; 0x3c
   12804:	ldr	r2, [r2]
   12808:	cmp	r2, #0
   1280c:	beq	12910 <fputs@plt+0x17a0>
   12810:	cmp	r3, #0
   12814:	bne	12828 <fputs@plt+0x16b8>
   12818:	ldr	r2, [sp, #92]	; 0x5c
   1281c:	mov	r1, r8
   12820:	mov	r0, r4
   12824:	bl	290f4 <fputs@plt+0x17f84>
   12828:	ldr	r0, [r4, #24]
   1282c:	bl	28e04 <fputs@plt+0x17c94>
   12830:	ldr	r3, [r5, #36]	; 0x24
   12834:	cmp	r3, #0
   12838:	str	r0, [sp, #48]	; 0x30
   1283c:	beq	12878 <fputs@plt+0x1708>
   12840:	ldr	r3, [sp, #60]	; 0x3c
   12844:	mov	r2, #0
   12848:	mov	r1, #25
   1284c:	ldr	r3, [r3]
   12850:	mov	r0, r4
   12854:	bl	29404 <fputs@plt+0x18294>
   12858:	ldr	r3, [sp, #92]	; 0x5c
   1285c:	ldr	r2, [sp, #48]	; 0x30
   12860:	str	r3, [sl, #100]	; 0x64
   12864:	ldr	r1, [r5, #36]	; 0x24
   12868:	mov	r0, sl
   1286c:	bl	53710 <fputs@plt+0x425a0>
   12870:	mov	r3, #0
   12874:	str	r3, [sl, #100]	; 0x64
   12878:	ldrh	r1, [r5, #52]	; 0x34
   1287c:	mov	r0, sl
   12880:	bl	174c8 <fputs@plt+0x6358>
   12884:	mov	r7, #0
   12888:	mov	r9, r0
   1288c:	mov	r6, r0
   12890:	ldrh	r3, [r5, #52]	; 0x34
   12894:	cmp	r7, r3
   12898:	blt	12930 <fputs@plt+0x17c0>
   1289c:	ldr	r2, [sp, #60]	; 0x3c
   128a0:	mov	r1, #49	; 0x31
   128a4:	mov	r0, r4
   128a8:	ldr	r2, [r2]
   128ac:	str	r2, [sp]
   128b0:	mov	r2, r9
   128b4:	bl	28f0c <fputs@plt+0x17d9c>
   128b8:	ldrh	r2, [r5, #52]	; 0x34
   128bc:	mov	r1, r9
   128c0:	mov	r0, sl
   128c4:	bl	1e964 <fputs@plt+0xd7f4>
   128c8:	sub	r3, r5, fp
   128cc:	clz	r3, r3
   128d0:	lsr	r3, r3, #5
   128d4:	ldr	r2, [sp, #88]	; 0x58
   128d8:	str	r3, [sp, #104]	; 0x68
   128dc:	ldr	r3, [sp, #96]	; 0x60
   128e0:	cmp	r2, #0
   128e4:	movne	r3, #0
   128e8:	andeq	r3, r3, #1
   128ec:	sub	r2, r5, fp
   128f0:	clz	r2, r2
   128f4:	lsr	r2, r2, #5
   128f8:	tst	r2, r3
   128fc:	beq	129ec <fputs@plt+0x187c>
   12900:	ldr	r1, [sp, #48]	; 0x30
   12904:	mov	r0, r4
   12908:	bl	16e4c <fputs@plt+0x5cdc>
   1290c:	mov	r3, #1
   12910:	ldr	r2, [sp, #60]	; 0x3c
   12914:	ldr	r5, [r5, #20]
   12918:	add	r2, r2, #4
   1291c:	str	r2, [sp, #60]	; 0x3c
   12920:	ldr	r2, [sp, #64]	; 0x40
   12924:	add	r2, r2, #1
   12928:	str	r2, [sp, #64]	; 0x40
   1292c:	b	12790 <fputs@plt+0x1620>
   12930:	ldr	r2, [r5, #4]
   12934:	lsl	r3, r7, #1
   12938:	ldrsh	r1, [r2, r3]
   1293c:	cmn	r1, #2
   12940:	bne	12988 <fputs@plt+0x1818>
   12944:	ldr	r3, [sp, #92]	; 0x5c
   12948:	mov	r2, r6
   1294c:	str	r3, [sl, #100]	; 0x64
   12950:	ldr	r3, [r5, #40]	; 0x28
   12954:	mov	r0, sl
   12958:	ldr	r1, [r3, #4]
   1295c:	mov	r3, #20
   12960:	mul	r3, r3, r7
   12964:	ldr	r1, [r1, r3]
   12968:	bl	51e48 <fputs@plt+0x40cd8>
   1296c:	mov	r3, #0
   12970:	str	r3, [sl, #100]	; 0x64
   12974:	ldr	r3, [sp, #56]	; 0x38
   12978:	add	r7, r7, #1
   1297c:	add	r6, r6, #1
   12980:	str	r3, [sp, #56]	; 0x38
   12984:	b	12890 <fputs@plt+0x1720>
   12988:	cmn	r1, #1
   1298c:	beq	129a8 <fputs@plt+0x1838>
   12990:	ldrsh	r3, [r8, #32]
   12994:	cmp	r1, r3
   12998:	ldrne	r3, [sp, #188]	; 0xbc
   1299c:	addne	r2, r3, r1
   129a0:	addne	r2, r2, #1
   129a4:	bne	129d0 <fputs@plt+0x1860>
   129a8:	ldr	r2, [sp, #56]	; 0x38
   129ac:	mov	r3, r6
   129b0:	cmp	r2, r6
   129b4:	beq	12978 <fputs@plt+0x1808>
   129b8:	ldr	r3, [r5, #36]	; 0x24
   129bc:	ldr	r2, [sp, #188]	; 0xbc
   129c0:	cmp	r3, #0
   129c4:	moveq	r3, r6
   129c8:	mvnne	r3, #0
   129cc:	str	r3, [sp, #56]	; 0x38
   129d0:	cmp	r1, #0
   129d4:	mov	r3, r6
   129d8:	movlt	r1, #32
   129dc:	movge	r1, #31
   129e0:	mov	r0, r4
   129e4:	bl	29404 <fputs@plt+0x18294>
   129e8:	b	12974 <fputs@plt+0x1804>
   129ec:	ldrb	r6, [r5, #54]	; 0x36
   129f0:	cmp	r6, #0
   129f4:	bne	12a0c <fputs@plt+0x189c>
   129f8:	ldrh	r2, [r5, #52]	; 0x34
   129fc:	mov	r1, r9
   12a00:	mov	r0, sl
   12a04:	bl	1e9d8 <fputs@plt+0xd868>
   12a08:	b	12900 <fputs@plt+0x1790>
   12a0c:	ldr	r3, [sp, #36]	; 0x24
   12a10:	cmp	r3, #10
   12a14:	movne	r6, r3
   12a18:	bne	12a24 <fputs@plt+0x18b4>
   12a1c:	cmp	r6, #10
   12a20:	moveq	r6, #2
   12a24:	ldrh	r3, [r5, #50]	; 0x32
   12a28:	ldr	r2, [sp, #64]	; 0x40
   12a2c:	str	r9, [sp]
   12a30:	str	r3, [sp, #4]
   12a34:	mov	r1, #67	; 0x43
   12a38:	ldr	r3, [sp, #48]	; 0x30
   12a3c:	mov	r0, r4
   12a40:	bl	28ff4 <fputs@plt+0x17e84>
   12a44:	cmp	r5, fp
   12a48:	streq	r9, [sp, #40]	; 0x28
   12a4c:	beq	12a60 <fputs@plt+0x18f0>
   12a50:	ldr	r1, [sp, #68]	; 0x44
   12a54:	mov	r0, sl
   12a58:	bl	174c8 <fputs@plt+0x6358>
   12a5c:	str	r0, [sp, #40]	; 0x28
   12a60:	ldr	r3, [sp, #96]	; 0x60
   12a64:	cmp	r6, #5
   12a68:	orreq	r3, r3, #1
   12a6c:	cmp	r3, #0
   12a70:	beq	12ac4 <fputs@plt+0x1954>
   12a74:	ldrb	r3, [r8, #42]	; 0x2a
   12a78:	tst	r3, #32
   12a7c:	bne	12b70 <fputs@plt+0x1a00>
   12a80:	ldr	r3, [sp, #40]	; 0x28
   12a84:	ldr	r2, [sp, #64]	; 0x40
   12a88:	mov	r1, #113	; 0x71
   12a8c:	mov	r0, r4
   12a90:	bl	29404 <fputs@plt+0x18294>
   12a94:	ldr	r3, [sp, #192]	; 0xc0
   12a98:	cmp	r3, #0
   12a9c:	beq	12ac4 <fputs@plt+0x1954>
   12aa0:	str	r3, [sp]
   12aa4:	mov	r1, #79	; 0x4f
   12aa8:	ldr	r3, [sp, #48]	; 0x30
   12aac:	ldr	r2, [sp, #40]	; 0x28
   12ab0:	mov	r0, r4
   12ab4:	bl	28f0c <fputs@plt+0x17d9c>
   12ab8:	mov	r1, #144	; 0x90
   12abc:	mov	r0, r4
   12ac0:	bl	1bd68 <fputs@plt+0xabf8>
   12ac4:	cmp	r6, #1
   12ac8:	blt	12adc <fputs@plt+0x196c>
   12acc:	cmp	r6, #3
   12ad0:	ble	12c94 <fputs@plt+0x1b24>
   12ad4:	cmp	r6, #4
   12ad8:	beq	12ce0 <fputs@plt+0x1b70>
   12adc:	ldr	r3, [sl, #416]	; 0x1a0
   12ae0:	mov	r2, #1
   12ae4:	cmp	r3, #0
   12ae8:	moveq	r3, sl
   12aec:	strb	r2, [r3, #20]
   12af0:	ldr	r3, [sp, #72]	; 0x48
   12af4:	ldr	r2, [r3, #24]
   12af8:	mov	r3, #0
   12afc:	ands	r2, r2, #262144	; 0x40000
   12b00:	beq	12b1c <fputs@plt+0x19ac>
   12b04:	mov	r2, #109	; 0x6d
   12b08:	str	r3, [sp]
   12b0c:	mov	r1, r8
   12b10:	mov	r0, sl
   12b14:	bl	1cb14 <fputs@plt+0xb9a4>
   12b18:	mov	r2, r0
   12b1c:	mvn	r3, #0
   12b20:	str	r3, [sp, #24]
   12b24:	ldr	r3, [sp, #104]	; 0x68
   12b28:	mov	r1, r8
   12b2c:	str	r3, [sp, #20]
   12b30:	mov	r3, #5
   12b34:	str	r3, [sp, #16]
   12b38:	mov	r3, #0
   12b3c:	str	r3, [sp, #12]
   12b40:	ldrsh	r3, [sp, #68]	; 0x44
   12b44:	mov	r0, sl
   12b48:	str	r3, [sp, #8]
   12b4c:	ldr	r3, [sp, #40]	; 0x28
   12b50:	str	r3, [sp, #4]
   12b54:	ldr	r3, [sp, #184]	; 0xb8
   12b58:	str	r3, [sp]
   12b5c:	ldr	r3, [sp, #76]	; 0x4c
   12b60:	bl	629f8 <fputs@plt+0x51888>
   12b64:	mov	r3, #1
   12b68:	str	r3, [sp, #44]	; 0x2c
   12b6c:	b	12ca4 <fputs@plt+0x1b34>
   12b70:	cmp	r5, fp
   12b74:	movne	r7, #0
   12b78:	bne	12c84 <fputs@plt+0x1b14>
   12b7c:	ldr	r3, [sp, #192]	; 0xc0
   12b80:	cmp	r3, #0
   12b84:	beq	12ac4 <fputs@plt+0x1954>
   12b88:	ldrh	r3, [fp, #50]	; 0x32
   12b8c:	ldr	r2, [r4, #32]
   12b90:	mov	r7, #0
   12b94:	add	r3, r3, r2
   12b98:	str	r3, [sp, #80]	; 0x50
   12b9c:	ldrb	r3, [r5, #55]	; 0x37
   12ba0:	ldr	r2, [sp, #40]	; 0x28
   12ba4:	and	r3, r3, #3
   12ba8:	cmp	r3, #2
   12bac:	moveq	r2, r9
   12bb0:	mov	r3, #78	; 0x4e
   12bb4:	str	r2, [sp, #100]	; 0x64
   12bb8:	str	r3, [sp, #84]	; 0x54
   12bbc:	ldrh	r3, [fp, #50]	; 0x32
   12bc0:	cmp	r7, r3
   12bc4:	bge	12ac4 <fputs@plt+0x1954>
   12bc8:	ldr	r3, [fp, #32]
   12bcc:	mov	r0, sl
   12bd0:	ldr	r1, [r3, r7, lsl #2]
   12bd4:	bl	33928 <fputs@plt+0x227b8>
   12bd8:	ldr	r2, [fp, #4]
   12bdc:	lsl	r3, r7, #1
   12be0:	ldr	r1, [sp, #48]	; 0x30
   12be4:	ldrsh	r2, [r2, r3]
   12be8:	ldrh	r3, [fp, #50]	; 0x32
   12bec:	sub	r3, r3, #1
   12bf0:	cmp	r7, r3
   12bf4:	ldr	r3, [sp, #80]	; 0x50
   12bf8:	moveq	r3, r1
   12bfc:	str	r3, [sp, #80]	; 0x50
   12c00:	ldr	r3, [sp, #84]	; 0x54
   12c04:	moveq	r3, #79	; 0x4f
   12c08:	str	r3, [sp, #84]	; 0x54
   12c0c:	mvn	r3, #3
   12c10:	ldr	r1, [sp, #108]	; 0x6c
   12c14:	add	r2, r1, r2
   12c18:	ldr	r1, [sp, #84]	; 0x54
   12c1c:	stmib	sp, {r0, r3}
   12c20:	ldr	r3, [sp, #100]	; 0x64
   12c24:	mov	r0, r4
   12c28:	add	r3, r3, r7
   12c2c:	str	r3, [sp]
   12c30:	ldr	r3, [sp, #80]	; 0x50
   12c34:	bl	2902c <fputs@plt+0x17ebc>
   12c38:	mov	r1, #144	; 0x90
   12c3c:	mov	r0, r4
   12c40:	bl	1bd68 <fputs@plt+0xabf8>
   12c44:	add	r7, r7, #1
   12c48:	b	12bbc <fputs@plt+0x1a4c>
   12c4c:	ldr	r2, [fp, #4]
   12c50:	lsl	r3, r7, #1
   12c54:	mov	r0, r5
   12c58:	ldrsh	r1, [r2, r3]
   12c5c:	bl	1764c <fputs@plt+0x64dc>
   12c60:	ldr	r3, [sp, #40]	; 0x28
   12c64:	ldr	r2, [sp, #64]	; 0x40
   12c68:	add	r3, r3, r7
   12c6c:	str	r3, [sp]
   12c70:	mov	r1, #47	; 0x2f
   12c74:	add	r7, r7, #1
   12c78:	mov	r3, r0
   12c7c:	mov	r0, r4
   12c80:	bl	28f0c <fputs@plt+0x17d9c>
   12c84:	ldrh	r3, [fp, #50]	; 0x32
   12c88:	cmp	r7, r3
   12c8c:	blt	12c4c <fputs@plt+0x1adc>
   12c90:	b	12b7c <fputs@plt+0x1a0c>
   12c94:	mov	r2, r5
   12c98:	mov	r1, r6
   12c9c:	mov	r0, sl
   12ca0:	bl	39eac <fputs@plt+0x28d3c>
   12ca4:	ldr	r1, [sp, #48]	; 0x30
   12ca8:	mov	r0, r4
   12cac:	bl	16e4c <fputs@plt+0x5cdc>
   12cb0:	ldrh	r2, [r5, #52]	; 0x34
   12cb4:	mov	r1, r9
   12cb8:	mov	r0, sl
   12cbc:	bl	1e9d8 <fputs@plt+0xd868>
   12cc0:	ldr	r3, [sp, #40]	; 0x28
   12cc4:	cmp	r3, r9
   12cc8:	beq	1290c <fputs@plt+0x179c>
   12ccc:	ldr	r2, [sp, #68]	; 0x44
   12cd0:	mov	r1, r3
   12cd4:	mov	r0, sl
   12cd8:	bl	1e9d8 <fputs@plt+0xd868>
   12cdc:	b	1290c <fputs@plt+0x179c>
   12ce0:	ldr	r1, [sp, #204]	; 0xcc
   12ce4:	mov	r0, r4
   12ce8:	bl	2956c <fputs@plt+0x183fc>
   12cec:	b	12ca4 <fputs@plt+0x1b34>
   12cf0:	ldr	r3, [sp, #192]	; 0xc0
   12cf4:	cmp	r3, #0
   12cf8:	streq	r3, [sp, #32]
   12cfc:	moveq	r6, #2
   12d00:	beq	125cc <fputs@plt+0x145c>
   12d04:	mov	r6, #2
   12d08:	b	122f4 <fputs@plt+0x1184>
   12d0c:	andeq	sl, r7, r5, lsr #28
   12d10:	andeq	r0, r0, r3, lsl r5
   12d14:	andeq	ip, r1, ip, ror #20
   12d18:	andeq	r0, r0, r3, lsl r1
   12d1c:	push	{r4, r5, r6, r7, lr}
   12d20:	sub	sp, sp, #20
   12d24:	mov	r3, #0
   12d28:	str	r3, [sp]
   12d2c:	mov	r6, r1
   12d30:	add	r3, sp, #12
   12d34:	mov	r1, r2
   12d38:	mvn	r2, #0
   12d3c:	mov	r5, r0
   12d40:	bl	6cdd4 <fputs@plt+0x5bc64>
   12d44:	subs	r4, r0, #0
   12d48:	moveq	r7, r4
   12d4c:	beq	12d94 <fputs@plt+0x1c24>
   12d50:	mov	r0, r4
   12d54:	add	sp, sp, #20
   12d58:	pop	{r4, r5, r6, r7, pc}
   12d5c:	mov	r1, r7
   12d60:	ldr	r0, [sp, #12]
   12d64:	bl	2c16c <fputs@plt+0x1affc>
   12d68:	mov	r1, r6
   12d6c:	mov	r2, r0
   12d70:	mov	r0, r5
   12d74:	bl	6fdc4 <fputs@plt+0x5ec54>
   12d78:	subs	r4, r0, #0
   12d7c:	beq	12d94 <fputs@plt+0x1c24>
   12d80:	mov	r2, r6
   12d84:	ldr	r1, [sp, #12]
   12d88:	mov	r0, r5
   12d8c:	bl	495b0 <fputs@plt+0x38440>
   12d90:	b	12d50 <fputs@plt+0x1be0>
   12d94:	ldr	r0, [sp, #12]
   12d98:	bl	5da94 <fputs@plt+0x4c924>
   12d9c:	cmp	r0, #100	; 0x64
   12da0:	beq	12d5c <fputs@plt+0x1bec>
   12da4:	mov	r2, r6
   12da8:	ldr	r1, [sp, #12]
   12dac:	mov	r0, r5
   12db0:	bl	495b0 <fputs@plt+0x38440>
   12db4:	mov	r4, r0
   12db8:	b	12d50 <fputs@plt+0x1be0>
   12dbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12dc0:	sub	sp, sp, #8960	; 0x2300
   12dc4:	sub	sp, sp, #60	; 0x3c
   12dc8:	mov	r7, r0
   12dcc:	mov	r6, r1
   12dd0:	mov	r2, #4096	; 0x1000
   12dd4:	ldr	r1, [r1]
   12dd8:	ldr	r0, [pc, #2908]	; 1393c <fputs@plt+0x27cc>
   12ddc:	bl	10f6c <rb_strlcpy@plt>
   12de0:	ldr	r8, [pc, #2904]	; 13940 <fputs@plt+0x27d0>
   12de4:	ldr	r4, [pc, #2904]	; 13944 <fputs@plt+0x27d4>
   12de8:	mov	r5, #1
   12dec:	mov	r2, r8
   12df0:	mov	r1, r6
   12df4:	mov	r0, r7
   12df8:	bl	10fd8 <getopt@plt>
   12dfc:	cmn	r0, #1
   12e00:	bne	12e18 <fputs@plt+0x1ca8>
   12e04:	ldrb	r3, [r4]
   12e08:	cmp	r3, #0
   12e0c:	beq	12ee0 <fputs@plt+0x1d70>
   12e10:	mov	r0, #1
   12e14:	b	12e7c <fputs@plt+0x1d0c>
   12e18:	sub	r0, r0, #100	; 0x64
   12e1c:	cmp	r0, #19
   12e20:	ldrls	pc, [pc, r0, lsl #2]
   12e24:	b	12e10 <fputs@plt+0x1ca0>
   12e28:	ldrdeq	r2, [r1], -r8
   12e2c:	muleq	r1, r0, lr
   12e30:	andeq	r2, r1, r0, lsl lr
   12e34:	andeq	r2, r1, r0, lsl lr
   12e38:	andeq	r2, r1, r8, ror lr
   12e3c:	andeq	r2, r1, r0, lsl #29
   12e40:	andeq	r2, r1, r0, lsl lr
   12e44:	andeq	r2, r1, r0, lsl lr
   12e48:	andeq	r2, r1, r0, lsl lr
   12e4c:	andeq	r2, r1, r0, lsl lr
   12e50:	andeq	r2, r1, r0, lsl lr
   12e54:	andeq	r2, r1, r0, lsl lr
   12e58:	andeq	r2, r1, r0, asr #29
   12e5c:	andeq	r2, r1, r0, lsl lr
   12e60:	andeq	r2, r1, r0, lsl lr
   12e64:			; <UNDEFINED> instruction: 0x00012eb0
   12e68:	andeq	r2, r1, r0, lsl lr
   12e6c:	andeq	r2, r1, r0, lsr #29
   12e70:	andeq	r2, r1, r8, asr #29
   12e74:	ldrdeq	r2, [r1], -r0
   12e78:	mov	r0, #0
   12e7c:	bl	13c00 <fputs@plt+0x2a90>
   12e80:	mov	r3, #0
   12e84:	strb	r3, [r4]
   12e88:	strb	r5, [r4, #2]
   12e8c:	b	12dec <fputs@plt+0x1c7c>
   12e90:	mov	r3, #0
   12e94:	strb	r3, [r4]
   12e98:	strb	r5, [r4, #1]
   12e9c:	b	12dec <fputs@plt+0x1c7c>
   12ea0:	mov	r3, #0
   12ea4:	strb	r3, [r4]
   12ea8:	strb	r5, [r4, #3]
   12eac:	b	12dec <fputs@plt+0x1c7c>
   12eb0:	mov	r3, #0
   12eb4:	strb	r3, [r4]
   12eb8:	strb	r5, [r4, #4]
   12ebc:	b	12dec <fputs@plt+0x1c7c>
   12ec0:	strb	r5, [r4, #5]
   12ec4:	b	12dec <fputs@plt+0x1c7c>
   12ec8:	strb	r5, [r4, #6]
   12ecc:	b	12dec <fputs@plt+0x1c7c>
   12ed0:	strb	r5, [r4, #7]
   12ed4:	b	12dec <fputs@plt+0x1c7c>
   12ed8:	strb	r5, [r4, #8]
   12edc:	b	12dec <fputs@plt+0x1c7c>
   12ee0:	ldrb	r3, [r4, #2]
   12ee4:	cmp	r3, #0
   12ee8:	beq	12ef8 <fputs@plt+0x1d88>
   12eec:	ldrb	r3, [r4, #1]
   12ef0:	cmp	r3, #0
   12ef4:	bne	12f9c <fputs@plt+0x1e2c>
   12ef8:	ldrb	r3, [r4, #1]
   12efc:	cmp	r3, #0
   12f00:	beq	12f10 <fputs@plt+0x1da0>
   12f04:	ldrb	r2, [r4, #7]
   12f08:	cmp	r2, #0
   12f0c:	bne	12f9c <fputs@plt+0x1e2c>
   12f10:	ldrb	r2, [r4, #3]
   12f14:	cmp	r2, #0
   12f18:	beq	12f90 <fputs@plt+0x1e20>
   12f1c:	ldrb	r3, [r4, #5]
   12f20:	cmp	r3, #0
   12f24:	bne	12f9c <fputs@plt+0x1e2c>
   12f28:	ldr	r3, [pc, #2584]	; 13948 <fputs@plt+0x27d8>
   12f2c:	add	r0, sp, #824	; 0x338
   12f30:	ldr	r3, [r3]
   12f34:	ldr	r1, [r6, r3, lsl #2]
   12f38:	ldr	r6, [pc, #2572]	; 1394c <fputs@plt+0x27dc>
   12f3c:	cmp	r1, #0
   12f40:	movne	r2, #4096	; 0x1000
   12f44:	moveq	r2, #18
   12f48:	ldreq	r1, [pc, #2560]	; 13950 <fputs@plt+0x27e0>
   12f4c:	bl	10f6c <rb_strlcpy@plt>
   12f50:	ldr	r2, [pc, #2556]	; 13954 <fputs@plt+0x27e4>
   12f54:	ldr	r1, [pc, #2556]	; 13958 <fputs@plt+0x27e8>
   12f58:	ldr	r0, [r6]
   12f5c:	bl	1105c <fprintf@plt>
   12f60:	ldrb	r5, [r4, #5]
   12f64:	cmp	r5, #0
   12f68:	bne	130b4 <fputs@plt+0x1f44>
   12f6c:	ldr	r0, [pc, #2536]	; 1395c <fputs@plt+0x27ec>
   12f70:	bl	14030 <fputs@plt+0x2ec0>
   12f74:	cmn	r0, #1
   12f78:	bne	12fe8 <fputs@plt+0x1e78>
   12f7c:	ldr	r3, [pc, #2524]	; 13960 <fputs@plt+0x27f0>
   12f80:	ldr	r0, [pc, #2524]	; 13964 <fputs@plt+0x27f4>
   12f84:	ldr	r1, [r3]
   12f88:	bl	11170 <fputs@plt>
   12f8c:	b	12fe0 <fputs@plt+0x1e70>
   12f90:	cmp	r3, #0
   12f94:	bne	12f1c <fputs@plt+0x1dac>
   12f98:	b	12f28 <fputs@plt+0x1db8>
   12f9c:	ldr	r5, [pc, #2492]	; 13960 <fputs@plt+0x27f0>
   12fa0:	ldr	r0, [pc, #2496]	; 13968 <fputs@plt+0x27f8>
   12fa4:	ldr	r1, [r5]
   12fa8:	bl	11170 <fputs@plt>
   12fac:	ldrb	r3, [r4, #1]
   12fb0:	cmp	r3, #0
   12fb4:	beq	12fd0 <fputs@plt+0x1e60>
   12fb8:	ldrb	r3, [r4, #5]
   12fbc:	cmp	r3, #0
   12fc0:	beq	12fd0 <fputs@plt+0x1e60>
   12fc4:	ldr	r1, [r5]
   12fc8:	ldr	r0, [pc, #2460]	; 1396c <fputs@plt+0x27fc>
   12fcc:	bl	11170 <fputs@plt>
   12fd0:	ldr	r2, [pc, #2404]	; 1393c <fputs@plt+0x27cc>
   12fd4:	ldr	r1, [pc, #2452]	; 13970 <fputs@plt+0x2800>
   12fd8:	ldr	r0, [r5]
   12fdc:	bl	1105c <fprintf@plt>
   12fe0:	mov	r0, #1
   12fe4:	bl	11158 <exit@plt>
   12fe8:	bl	13d58 <fputs@plt+0x2be8>
   12fec:	ldrb	r3, [r4, #4]
   12ff0:	cmp	r3, #0
   12ff4:	beq	13010 <fputs@plt+0x1ea0>
   12ff8:	ldr	r1, [r6]
   12ffc:	ldr	r0, [pc, #2416]	; 13974 <fputs@plt+0x2804>
   13000:	bl	11170 <fputs@plt>
   13004:	ldr	r1, [pc, #2412]	; 13978 <fputs@plt+0x2808>
   13008:	mov	r0, r5
   1300c:	bl	14154 <fputs@plt+0x2fe4>
   13010:	ldrb	r3, [r4, #2]
   13014:	cmp	r3, #0
   13018:	beq	130b4 <fputs@plt+0x1f44>
   1301c:	ldrb	r3, [r4, #7]
   13020:	cmp	r3, #0
   13024:	beq	130b4 <fputs@plt+0x1f44>
   13028:	ldr	r7, [pc, #2380]	; 1397c <fputs@plt+0x280c>
   1302c:	mov	r5, #3
   13030:	mov	r3, #1
   13034:	strb	r3, [r4, #8]
   13038:	ldr	r1, [r6]
   1303c:	mov	r0, r7
   13040:	bl	11170 <fputs@plt>
   13044:	subs	r5, r5, #1
   13048:	bne	13038 <fputs@plt+0x1ec8>
   1304c:	ldr	r1, [r6]
   13050:	ldr	r0, [pc, #2344]	; 13980 <fputs@plt+0x2810>
   13054:	bl	11170 <fputs@plt>
   13058:	ldr	r0, [r6]
   1305c:	bl	10fb4 <fflush@plt>
   13060:	mov	r1, r5
   13064:	mov	r0, #10
   13068:	bl	10e64 <rb_sleep@plt>
   1306c:	ldr	r1, [r6]
   13070:	ldr	r0, [pc, #2316]	; 13984 <fputs@plt+0x2814>
   13074:	bl	11170 <fputs@plt>
   13078:	mov	r0, r5
   1307c:	bl	14400 <fputs@plt+0x3290>
   13080:	ldr	r9, [pc, #2304]	; 13988 <fputs@plt+0x2818>
   13084:	ldr	r8, [pc, #2304]	; 1398c <fputs@plt+0x281c>
   13088:	mov	r7, r5
   1308c:	ldr	r2, [r9, r5, lsl #2]
   13090:	mov	r1, r8
   13094:	mov	r0, r7
   13098:	add	r5, r5, #2
   1309c:	bl	14154 <fputs@plt+0x2fe4>
   130a0:	cmp	r5, #8
   130a4:	bne	1308c <fputs@plt+0x1f1c>
   130a8:	mov	r0, #1
   130ac:	bl	14400 <fputs@plt+0x3290>
   130b0:	bl	13d58 <fputs@plt+0x2be8>
   130b4:	ldrb	r3, [r4, #6]
   130b8:	cmp	r3, #0
   130bc:	beq	130d8 <fputs@plt+0x1f68>
   130c0:	ldrb	r3, [r4, #8]
   130c4:	cmp	r3, #0
   130c8:	beq	130d8 <fputs@plt+0x1f68>
   130cc:	ldr	r1, [r6]
   130d0:	ldr	r0, [pc, #2232]	; 13990 <fputs@plt+0x2820>
   130d4:	bl	11170 <fputs@plt>
   130d8:	ldr	fp, [pc, #2216]	; 13988 <fputs@plt+0x2818>
   130dc:	mov	r6, #0
   130e0:	lsl	r3, r6, #2
   130e4:	str	r3, [sp, #44]	; 0x2c
   130e8:	ldr	r3, [pc, #2212]	; 13994 <fputs@plt+0x2824>
   130ec:	add	r0, sp, #4864	; 0x1300
   130f0:	ldr	r2, [pc, #2208]	; 13998 <fputs@plt+0x2828>
   130f4:	ldr	r4, [r3, r6, lsl #2]
   130f8:	mov	r1, #4096	; 0x1000
   130fc:	str	r4, [sp, #4]
   13100:	ldr	r3, [fp]
   13104:	add	r0, r0, #56	; 0x38
   13108:	str	r3, [sp]
   1310c:	add	r3, sp, #824	; 0x338
   13110:	bl	110ec <snprintf@plt>
   13114:	cmp	r0, #4096	; 0x1000
   13118:	ldrcs	r3, [pc, #2112]	; 13960 <fputs@plt+0x27f0>
   1311c:	ldrcs	r0, [pc, #2168]	; 1399c <fputs@plt+0x282c>
   13120:	ldrcs	r1, [r3]
   13124:	bcs	12f88 <fputs@plt+0x1e18>
   13128:	ldr	r5, [pc, #2068]	; 13944 <fputs@plt+0x27d4>
   1312c:	ldrb	r3, [r5, #2]
   13130:	cmp	r3, #0
   13134:	beq	13148 <fputs@plt+0x1fd8>
   13138:	ldrb	r0, [r5, #5]
   1313c:	cmp	r0, #0
   13140:	bne	13148 <fputs@plt+0x1fd8>
   13144:	bl	14400 <fputs@plt+0x3290>
   13148:	ldrb	r3, [r5, #2]
   1314c:	cmp	r3, #0
   13150:	beq	131d4 <fputs@plt+0x2064>
   13154:	ldrb	r3, [r5, #6]
   13158:	cmp	r3, #0
   1315c:	beq	13178 <fputs@plt+0x2008>
   13160:	ldr	r3, [pc, #2020]	; 1394c <fputs@plt+0x27dc>
   13164:	add	r2, sp, #4864	; 0x1300
   13168:	add	r2, r2, #56	; 0x38
   1316c:	ldr	r1, [pc, #2092]	; 139a0 <fputs@plt+0x2830>
   13170:	ldr	r0, [r3]
   13174:	bl	1105c <fprintf@plt>
   13178:	add	r0, sp, #4864	; 0x1300
   1317c:	ldr	r1, [pc, #2080]	; 139a4 <fputs@plt+0x2834>
   13180:	add	r0, r0, #56	; 0x38
   13184:	bl	10f3c <fopen@plt>
   13188:	subs	r3, r0, #0
   1318c:	str	r3, [sp, #28]
   13190:	bne	13320 <fputs@plt+0x21b0>
   13194:	ldrb	r3, [r5, #6]
   13198:	cmp	r3, #0
   1319c:	beq	131c4 <fputs@plt+0x2054>
   131a0:	ldrb	r2, [r4]
   131a4:	ldr	r0, [pc, #1952]	; 1394c <fputs@plt+0x27dc>
   131a8:	ldr	r3, [pc, #2040]	; 139a8 <fputs@plt+0x2838>
   131ac:	cmp	r2, #0
   131b0:	movne	r2, #10
   131b4:	moveq	r2, #15
   131b8:	ldr	r1, [pc, #2028]	; 139ac <fputs@plt+0x283c>
   131bc:	ldr	r0, [r0]
   131c0:	bl	1105c <fprintf@plt>
   131c4:	ldr	r2, [pc, #2020]	; 139b0 <fputs@plt+0x2840>
   131c8:	ldr	r3, [r2, #-948]	; 0xfffffc4c
   131cc:	add	r3, r3, #1
   131d0:	str	r3, [r2, #-948]	; 0xfffffc4c
   131d4:	ldr	r5, [pc, #1896]	; 13944 <fputs@plt+0x27d4>
   131d8:	mov	r9, r5
   131dc:	ldrb	r3, [r5, #1]
   131e0:	cmp	r3, #0
   131e4:	beq	1325c <fputs@plt+0x20ec>
   131e8:	ldr	r4, [fp]
   131ec:	ldr	r1, [pc, #1984]	; 139b4 <fputs@plt+0x2844>
   131f0:	mov	r2, r4
   131f4:	add	r0, sp, #312	; 0x138
   131f8:	bl	1423c <fputs@plt+0x30cc>
   131fc:	add	r0, sp, #312	; 0x138
   13200:	bl	143b4 <fputs@plt+0x3244>
   13204:	ldr	r3, [sp, #316]	; 0x13c
   13208:	cmp	r3, #0
   1320c:	beq	1325c <fputs@plt+0x20ec>
   13210:	add	r0, sp, #4864	; 0x1300
   13214:	ldr	r1, [pc, #1948]	; 139b8 <fputs@plt+0x2848>
   13218:	add	r0, r0, #56	; 0x38
   1321c:	bl	11020 <strstr@plt>
   13220:	mov	r3, r4
   13224:	mov	r1, #1024	; 0x400
   13228:	cmp	r0, #0
   1322c:	ldr	r0, [pc, #1928]	; 139bc <fputs@plt+0x284c>
   13230:	ldrne	r2, [pc, #1928]	; 139c0 <fputs@plt+0x2850>
   13234:	ldreq	r2, [pc, #1928]	; 139c4 <fputs@plt+0x2854>
   13238:	bl	110ec <snprintf@plt>
   1323c:	ldr	r1, [pc, #1912]	; 139bc <fputs@plt+0x284c>
   13240:	add	r0, sp, #312	; 0x138
   13244:	bl	1423c <fputs@plt+0x30cc>
   13248:	ldr	r3, [sp, #316]	; 0x13c
   1324c:	cmp	r3, #0
   13250:	bgt	136e0 <fputs@plt+0x2570>
   13254:	add	r0, sp, #312	; 0x138
   13258:	bl	143b4 <fputs@plt+0x3244>
   1325c:	ldrb	r3, [r5, #2]
   13260:	cmp	r3, #0
   13264:	beq	1327c <fputs@plt+0x210c>
   13268:	ldrb	r3, [r5, #5]
   1326c:	cmp	r3, #0
   13270:	bne	1327c <fputs@plt+0x210c>
   13274:	mov	r0, #1
   13278:	bl	14400 <fputs@plt+0x3290>
   1327c:	add	r6, r6, #1
   13280:	cmp	r6, #8
   13284:	add	fp, fp, #4
   13288:	bne	130e0 <fputs@plt+0x1f70>
   1328c:	ldrb	r3, [r9, #2]
   13290:	cmp	r3, #0
   13294:	beq	13310 <fputs@plt+0x21a0>
   13298:	ldr	r4, [pc, #1808]	; 139b0 <fputs@plt+0x2840>
   1329c:	ldr	r2, [r4, #-948]	; 0xfffffc4c
   132a0:	cmp	r2, #0
   132a4:	beq	132c4 <fputs@plt+0x2154>
   132a8:	ldrb	r3, [r9, #6]
   132ac:	cmp	r3, #0
   132b0:	beq	132c4 <fputs@plt+0x2154>
   132b4:	ldr	r3, [pc, #1700]	; 13960 <fputs@plt+0x27f0>
   132b8:	ldr	r1, [pc, #1800]	; 139c8 <fputs@plt+0x2858>
   132bc:	ldr	r0, [r3]
   132c0:	bl	1105c <fprintf@plt>
   132c4:	ldr	r3, [r4, #-952]	; 0xfffffc48
   132c8:	ldr	r5, [pc, #1660]	; 1394c <fputs@plt+0x27dc>
   132cc:	str	r3, [sp, #4]
   132d0:	ldr	r3, [r4, #-956]	; 0xfffffc44
   132d4:	ldr	r1, [pc, #1776]	; 139cc <fputs@plt+0x285c>
   132d8:	str	r3, [sp]
   132dc:	ldr	r3, [r4, #-960]	; 0xfffffc40
   132e0:	ldr	r2, [r4, #-964]	; 0xfffffc3c
   132e4:	ldr	r0, [r5]
   132e8:	bl	1105c <fprintf@plt>
   132ec:	ldr	r1, [r5]
   132f0:	ldr	r0, [pc, #1752]	; 139d0 <fputs@plt+0x2860>
   132f4:	bl	11170 <fputs@plt>
   132f8:	ldrb	r3, [r9, #5]
   132fc:	cmp	r3, #0
   13300:	beq	13310 <fputs@plt+0x21a0>
   13304:	ldr	r1, [r5]
   13308:	ldr	r0, [pc, #1732]	; 139d4 <fputs@plt+0x2864>
   1330c:	bl	11170 <fputs@plt>
   13310:	mov	r0, #0
   13314:	add	sp, sp, #8960	; 0x2300
   13318:	add	sp, sp, #60	; 0x3c
   1331c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13320:	add	r0, sp, #4864	; 0x1300
   13324:	ldr	r1, [pc, #1676]	; 139b8 <fputs@plt+0x2848>
   13328:	add	r0, r0, #56	; 0x38
   1332c:	bl	11020 <strstr@plt>
   13330:	mov	r9, #0
   13334:	mov	sl, r9
   13338:	mov	r8, r9
   1333c:	adds	r3, r0, #0
   13340:	movne	r3, #1
   13344:	str	r3, [sp, #36]	; 0x24
   13348:	mov	r3, #1
   1334c:	lsl	r3, r3, r6
   13350:	and	r2, r3, #204	; 0xcc
   13354:	and	r3, r3, #48	; 0x30
   13358:	str	r2, [sp, #40]	; 0x28
   1335c:	str	r3, [sp, #32]
   13360:	ldr	r4, [pc, #1648]	; 139d8 <fputs@plt+0x2868>
   13364:	mov	r5, #0
   13368:	ldr	r2, [sp, #28]
   1336c:	mov	r1, #512	; 0x200
   13370:	add	r0, sp, #312	; 0x138
   13374:	bl	10f00 <fgets@plt>
   13378:	cmp	r0, #0
   1337c:	bne	133e8 <fputs@plt+0x2278>
   13380:	ldr	r3, [pc, #1620]	; 139dc <fputs@plt+0x286c>
   13384:	ldrb	r3, [r3, r6]
   13388:	cmp	r3, #75	; 0x4b
   1338c:	beq	136a4 <fputs@plt+0x2534>
   13390:	bhi	13684 <fputs@plt+0x2514>
   13394:	cmp	r3, #68	; 0x44
   13398:	beq	136b8 <fputs@plt+0x2548>
   1339c:	ldr	r3, [pc, #1440]	; 13944 <fputs@plt+0x27d4>
   133a0:	ldrb	r3, [r3, #6]
   133a4:	cmp	r3, #0
   133a8:	beq	133dc <fputs@plt+0x226c>
   133ac:	ldr	r2, [sp, #44]	; 0x2c
   133b0:	ldr	r3, [pc, #1500]	; 13994 <fputs@plt+0x2824>
   133b4:	ldr	r0, [pc, #1424]	; 1394c <fputs@plt+0x27dc>
   133b8:	ldr	r1, [pc, #1568]	; 139e0 <fputs@plt+0x2870>
   133bc:	ldr	r3, [r2, r3]
   133c0:	ldr	r0, [r0]
   133c4:	ldrb	r2, [r3]
   133c8:	ldr	r3, [pc, #1556]	; 139e4 <fputs@plt+0x2874>
   133cc:	cmp	r2, #0
   133d0:	movne	r2, #10
   133d4:	moveq	r2, #15
   133d8:	bl	1105c <fprintf@plt>
   133dc:	ldr	r0, [sp, #28]
   133e0:	bl	10ef4 <fclose@plt>
   133e4:	b	131d4 <fputs@plt+0x2064>
   133e8:	mov	r1, r4
   133ec:	add	r0, sp, #312	; 0x138
   133f0:	bl	11134 <strpbrk@plt>
   133f4:	cmp	r0, #0
   133f8:	strbne	r5, [r0]
   133fc:	ldrb	r3, [sp, #312]	; 0x138
   13400:	cmp	r3, #35	; 0x23
   13404:	cmpne	r3, #0
   13408:	beq	13368 <fputs@plt+0x21f8>
   1340c:	add	r0, sp, #312	; 0x138
   13410:	bl	13e98 <fputs@plt+0x2d28>
   13414:	subs	r5, r0, #0
   13418:	beq	13360 <fputs@plt+0x21f0>
   1341c:	ldrb	r3, [r5]
   13420:	cmp	r3, #0
   13424:	beq	13360 <fputs@plt+0x21f0>
   13428:	ldr	r3, [sp, #40]	; 0x28
   1342c:	cmp	r3, #0
   13430:	bne	13474 <fputs@plt+0x2304>
   13434:	ldr	r3, [sp, #32]
   13438:	cmp	r3, #0
   1343c:	beq	13560 <fputs@plt+0x23f0>
   13440:	ldr	r3, [pc, #1440]	; 139e8 <fputs@plt+0x2878>
   13444:	sub	r5, r5, #1
   13448:	mov	r1, #92	; 0x5c
   1344c:	mov	r0, #115	; 0x73
   13450:	ldrb	r4, [r5, #1]!
   13454:	cmp	r4, #0
   13458:	bne	13540 <fputs@plt+0x23d0>
   1345c:	strb	r4, [r3]
   13460:	ldr	r0, [pc, #1408]	; 139e8 <fputs@plt+0x2878>
   13464:	bl	13b58 <fputs@plt+0x29e8>
   13468:	mov	r5, r0
   1346c:	mov	r0, r4
   13470:	bl	13e98 <fputs@plt+0x2d28>
   13474:	mov	r0, #0
   13478:	bl	13e98 <fputs@plt+0x2d28>
   1347c:	subs	r3, r0, #0
   13480:	str	r3, [sp, #24]
   13484:	beq	13360 <fputs@plt+0x21f0>
   13488:	ldrb	r3, [r3]
   1348c:	cmp	r3, #0
   13490:	beq	13360 <fputs@plt+0x21f0>
   13494:	cmp	r6, #3
   13498:	bhi	134b0 <fputs@plt+0x2340>
   1349c:	mov	r0, #0
   134a0:	bl	13e98 <fputs@plt+0x2d28>
   134a4:	mov	r9, r0
   134a8:	mov	r0, #0
   134ac:	bl	13e98 <fputs@plt+0x2d28>
   134b0:	mov	r0, #0
   134b4:	bl	13e98 <fputs@plt+0x2d28>
   134b8:	mov	r7, r0
   134bc:	bl	10fc0 <strlen@plt>
   134c0:	add	r4, r0, #2
   134c4:	adds	r4, r7, r4
   134c8:	beq	134e8 <fputs@plt+0x2378>
   134cc:	ldr	r3, [pc, #1304]	; 139ec <fputs@plt+0x287c>
   134d0:	sub	r4, r4, #1
   134d4:	ldrb	r2, [r4, #1]!
   134d8:	cmp	r2, #0
   134dc:	bne	13580 <fputs@plt+0x2410>
   134e0:	ldr	r4, [pc, #1284]	; 139ec <fputs@plt+0x287c>
   134e4:	strb	r2, [r3]
   134e8:	ldrb	r2, [r7]
   134ec:	ldr	r3, [pc, #1276]	; 139f0 <fputs@plt+0x2880>
   134f0:	cmp	r2, #0
   134f4:	moveq	r7, r3
   134f8:	cmp	r6, #1
   134fc:	bgt	13590 <fputs@plt+0x2420>
   13500:	mov	r1, #33	; 0x21
   13504:	mov	r0, r5
   13508:	bl	10f18 <strchr@plt>
   1350c:	cmp	r0, #0
   13510:	beq	13590 <fputs@plt+0x2420>
   13514:	ldr	r4, [pc, #1092]	; 13960 <fputs@plt+0x27f0>
   13518:	str	r7, [sp]
   1351c:	mov	r3, sl
   13520:	mov	r2, r5
   13524:	ldr	r1, [pc, #1224]	; 139f4 <fputs@plt+0x2884>
   13528:	ldr	r0, [r4]
   1352c:	bl	1105c <fprintf@plt>
   13530:	ldr	r1, [r4]
   13534:	ldr	r0, [pc, #1212]	; 139f8 <fputs@plt+0x2888>
   13538:	bl	11170 <fputs@plt>
   1353c:	b	13360 <fputs@plt+0x21f0>
   13540:	cmp	r4, #32
   13544:	moveq	r2, r3
   13548:	strbne	r4, [r3]
   1354c:	strbeq	r1, [r2], #2
   13550:	addne	r3, r3, #1
   13554:	strbeq	r0, [r3, #1]
   13558:	moveq	r3, r2
   1355c:	b	13450 <fputs@plt+0x22e0>
   13560:	ldr	r0, [sp, #32]
   13564:	bl	13e98 <fputs@plt+0x2d28>
   13568:	subs	sl, r0, #0
   1356c:	beq	13360 <fputs@plt+0x21f0>
   13570:	ldrb	r3, [sl]
   13574:	cmp	r3, #0
   13578:	beq	13360 <fputs@plt+0x21f0>
   1357c:	b	13474 <fputs@plt+0x2304>
   13580:	cmp	r2, #34	; 0x22
   13584:	strbne	r2, [r3]
   13588:	addne	r3, r3, #1
   1358c:	b	134d4 <fputs@plt+0x2364>
   13590:	cmp	r9, #0
   13594:	beq	1366c <fputs@plt+0x24fc>
   13598:	ldrb	r3, [r9]
   1359c:	cmp	r3, #0
   135a0:	beq	1366c <fputs@plt+0x24fc>
   135a4:	str	r9, [sp]
   135a8:	ldr	r3, [sp, #24]
   135ac:	ldr	r2, [pc, #1096]	; 139fc <fputs@plt+0x288c>
   135b0:	mov	r1, #260	; 0x104
   135b4:	add	r0, sp, #52	; 0x34
   135b8:	bl	110ec <snprintf@plt>
   135bc:	ldr	r3, [pc, #896]	; 13944 <fputs@plt+0x27d4>
   135c0:	ldrb	r2, [r3, #5]
   135c4:	cmp	r2, #0
   135c8:	bne	1361c <fputs@plt+0x24ac>
   135cc:	ldrb	r0, [r3, #8]
   135d0:	cmp	r0, #0
   135d4:	bne	135ec <fputs@plt+0x247c>
   135d8:	str	sl, [sp]
   135dc:	mov	r3, r5
   135e0:	ldr	r2, [fp]
   135e4:	ldr	r1, [pc, #1044]	; 13a00 <fputs@plt+0x2890>
   135e8:	bl	14154 <fputs@plt+0x2fe4>
   135ec:	add	r3, sp, #52	; 0x34
   135f0:	str	r3, [sp, #16]
   135f4:	ldr	r3, [sp, #36]	; 0x24
   135f8:	str	r4, [sp, #8]
   135fc:	str	r3, [sp, #12]
   13600:	str	r7, [sp, #4]
   13604:	str	sl, [sp]
   13608:	mov	r3, r5
   1360c:	ldr	r2, [fp]
   13610:	ldr	r1, [pc, #1004]	; 13a04 <fputs@plt+0x2894>
   13614:	mov	r0, #0
   13618:	bl	14154 <fputs@plt+0x2fe4>
   1361c:	ldr	r3, [pc, #800]	; 13944 <fputs@plt+0x27d4>
   13620:	ldrb	r2, [r3, #5]
   13624:	cmp	r2, #0
   13628:	beq	13664 <fputs@plt+0x24f4>
   1362c:	ldrb	r3, [r3, #6]
   13630:	cmp	r3, #0
   13634:	beq	13664 <fputs@plt+0x24f4>
   13638:	ldr	r0, [pc, #780]	; 1394c <fputs@plt+0x27dc>
   1363c:	add	r3, sp, #52	; 0x34
   13640:	str	r3, [sp, #12]
   13644:	str	r4, [sp, #16]
   13648:	str	r7, [sp, #8]
   1364c:	stm	sp, {r5, sl}
   13650:	ldr	r3, [sp, #36]	; 0x24
   13654:	ldr	r2, [fp]
   13658:	ldr	r1, [pc, #936]	; 13a08 <fputs@plt+0x2898>
   1365c:	ldr	r0, [r0]
   13660:	bl	1105c <fprintf@plt>
   13664:	add	r8, r8, #1
   13668:	b	13360 <fputs@plt+0x21f0>
   1366c:	ldr	r3, [sp, #24]
   13670:	ldr	r2, [pc, #916]	; 13a0c <fputs@plt+0x289c>
   13674:	mov	r1, #260	; 0x104
   13678:	add	r0, sp, #52	; 0x34
   1367c:	bl	110ec <snprintf@plt>
   13680:	b	135bc <fputs@plt+0x244c>
   13684:	cmp	r3, #82	; 0x52
   13688:	beq	136cc <fputs@plt+0x255c>
   1368c:	cmp	r3, #88	; 0x58
   13690:	ldreq	r2, [pc, #792]	; 139b0 <fputs@plt+0x2840>
   13694:	ldreq	r3, [r2, #-956]	; 0xfffffc44
   13698:	addeq	r8, r3, r8
   1369c:	streq	r8, [r2, #-956]	; 0xfffffc44
   136a0:	b	1339c <fputs@plt+0x222c>
   136a4:	ldr	r2, [pc, #772]	; 139b0 <fputs@plt+0x2840>
   136a8:	ldr	r3, [r2, #-964]	; 0xfffffc3c
   136ac:	add	r8, r3, r8
   136b0:	str	r8, [r2, #-964]	; 0xfffffc3c
   136b4:	b	1339c <fputs@plt+0x222c>
   136b8:	ldr	r2, [pc, #752]	; 139b0 <fputs@plt+0x2840>
   136bc:	ldr	r3, [r2, #-960]	; 0xfffffc40
   136c0:	add	r8, r3, r8
   136c4:	str	r8, [r2, #-960]	; 0xfffffc40
   136c8:	b	1339c <fputs@plt+0x222c>
   136cc:	ldr	r2, [pc, #732]	; 139b0 <fputs@plt+0x2840>
   136d0:	ldr	r3, [r2, #-952]	; 0xfffffc48
   136d4:	add	r8, r3, r8
   136d8:	str	r8, [r2, #-952]	; 0xfffffc48
   136dc:	b	1339c <fputs@plt+0x222c>
   136e0:	ldrb	r3, [r5, #6]
   136e4:	cmp	r3, #0
   136e8:	beq	13704 <fputs@plt+0x2594>
   136ec:	ldr	r3, [pc, #600]	; 1394c <fputs@plt+0x27dc>
   136f0:	add	r2, sp, #4864	; 0x1300
   136f4:	add	r2, r2, #56	; 0x38
   136f8:	ldr	r1, [pc, #672]	; 139a0 <fputs@plt+0x2830>
   136fc:	ldr	r0, [r3]
   13700:	bl	1105c <fprintf@plt>
   13704:	add	r0, sp, #4864	; 0x1300
   13708:	ldr	r1, [pc, #768]	; 13a10 <fputs@plt+0x28a0>
   1370c:	add	r0, r0, #56	; 0x38
   13710:	bl	10f3c <fopen@plt>
   13714:	subs	sl, r0, #0
   13718:	beq	13780 <fputs@plt+0x2610>
   1371c:	mov	r3, #1
   13720:	ldr	r8, [pc, #748]	; 13a14 <fputs@plt+0x28a4>
   13724:	lsl	r3, r3, r6
   13728:	mov	r7, #0
   1372c:	and	r2, r3, #192	; 0xc0
   13730:	str	r2, [sp, #24]
   13734:	and	r2, r3, #48	; 0x30
   13738:	and	r3, r3, #12
   1373c:	str	r2, [sp, #28]
   13740:	str	r3, [sp, #32]
   13744:	ldr	r3, [sp, #316]	; 0x13c
   13748:	cmp	r7, r3
   1374c:	blt	137b0 <fputs@plt+0x2640>
   13750:	add	r0, sp, #312	; 0x138
   13754:	bl	143b4 <fputs@plt+0x3244>
   13758:	ldrb	r3, [r5, #6]
   1375c:	cmp	r3, #0
   13760:	beq	13774 <fputs@plt+0x2604>
   13764:	ldr	r3, [pc, #480]	; 1394c <fputs@plt+0x27dc>
   13768:	ldr	r0, [pc, #680]	; 13a18 <fputs@plt+0x28a8>
   1376c:	ldr	r1, [r3]
   13770:	bl	11170 <fputs@plt>
   13774:	mov	r0, sl
   13778:	bl	10ef4 <fclose@plt>
   1377c:	b	1325c <fputs@plt+0x20ec>
   13780:	ldrb	r3, [r5, #6]
   13784:	cmp	r3, #0
   13788:	beq	1379c <fputs@plt+0x262c>
   1378c:	ldr	r3, [pc, #440]	; 1394c <fputs@plt+0x27dc>
   13790:	ldr	r0, [pc, #644]	; 13a1c <fputs@plt+0x28ac>
   13794:	ldr	r1, [r3]
   13798:	bl	11170 <fputs@plt>
   1379c:	ldr	r2, [pc, #524]	; 139b0 <fputs@plt+0x2840>
   137a0:	ldr	r3, [r2, #-948]	; 0xfffffc4c
   137a4:	add	r3, r3, #1
   137a8:	str	r3, [r2, #-948]	; 0xfffffc4c
   137ac:	b	1325c <fputs@plt+0x20ec>
   137b0:	ldr	r3, [sp, #24]
   137b4:	lsl	r4, r7, #2
   137b8:	cmp	r3, #0
   137bc:	ldr	r3, [sp, #312]	; 0x138
   137c0:	bne	1389c <fputs@plt+0x272c>
   137c4:	ldr	r2, [sp, #28]
   137c8:	cmp	r2, #0
   137cc:	bne	1384c <fputs@plt+0x26dc>
   137d0:	ldr	r2, [sp, #32]
   137d4:	cmp	r2, #0
   137d8:	ldr	r2, [r3, r4]
   137dc:	ldr	r3, [r2]
   137e0:	beq	138d0 <fputs@plt+0x2760>
   137e4:	ldr	r0, [r2, #8]
   137e8:	str	r3, [sp, #40]	; 0x28
   137ec:	bl	13ba8 <fputs@plt+0x2a38>
   137f0:	ldr	r2, [sp, #312]	; 0x138
   137f4:	ldr	r2, [r2, r4]
   137f8:	str	r0, [sp, #36]	; 0x24
   137fc:	ldr	r0, [r2, #16]
   13800:	bl	13f3c <fputs@plt+0x2dcc>
   13804:	ldr	r2, [sp, #312]	; 0x138
   13808:	ldr	r1, [sp, #36]	; 0x24
   1380c:	ldr	r3, [sp, #40]	; 0x28
   13810:	ldr	r2, [r2, r4]
   13814:	ldr	ip, [r2, #16]
   13818:	str	ip, [sp, #12]
   1381c:	ldr	r2, [r2, #12]
   13820:	str	r1, [sp]
   13824:	mov	r1, #512	; 0x200
   13828:	stmib	sp, {r0, r2}
   1382c:	ldr	r2, [pc, #492]	; 13a20 <fputs@plt+0x28b0>
   13830:	mov	r0, r8
   13834:	bl	110ec <snprintf@plt>
   13838:	mov	r1, sl
   1383c:	mov	r0, r8
   13840:	bl	11170 <fputs@plt>
   13844:	add	r7, r7, #1
   13848:	b	13744 <fputs@plt+0x25d4>
   1384c:	ldr	r3, [r3, r4]
   13850:	ldr	r0, [r3]
   13854:	bl	13b58 <fputs@plt+0x29e8>
   13858:	ldr	r2, [sp, #312]	; 0x138
   1385c:	ldr	r2, [r2, r4]
   13860:	str	r0, [sp, #36]	; 0x24
   13864:	ldr	r0, [r2, #8]
   13868:	bl	13ba8 <fputs@plt+0x2a38>
   1386c:	ldr	r2, [sp, #312]	; 0x138
   13870:	ldr	r3, [sp, #36]	; 0x24
   13874:	ldr	r2, [r2, r4]
   13878:	ldr	r1, [r2, #16]
   1387c:	str	r1, [sp, #8]
   13880:	ldr	r2, [r2, #12]
   13884:	stm	sp, {r0, r2}
   13888:	ldr	r2, [pc, #404]	; 13a24 <fputs@plt+0x28b4>
   1388c:	mov	r1, #512	; 0x200
   13890:	mov	r0, r8
   13894:	bl	110ec <snprintf@plt>
   13898:	b	13838 <fputs@plt+0x26c8>
   1389c:	ldr	r2, [r3, r7, lsl #2]
   138a0:	ldr	r0, [r2, #8]
   138a4:	ldr	r4, [r2]
   138a8:	bl	13ba8 <fputs@plt+0x2a38>
   138ac:	ldr	r3, [sp, #312]	; 0x138
   138b0:	ldr	r2, [r3, r7, lsl #2]
   138b4:	ldr	r3, [r2, #16]
   138b8:	str	r3, [sp, #8]
   138bc:	ldr	r3, [r2, #12]
   138c0:	ldr	r2, [pc, #352]	; 13a28 <fputs@plt+0x28b8>
   138c4:	stm	sp, {r0, r3}
   138c8:	mov	r3, r4
   138cc:	b	1388c <fputs@plt+0x271c>
   138d0:	ldr	r1, [r2, #4]
   138d4:	ldr	r0, [r2, #8]
   138d8:	str	r3, [sp, #44]	; 0x2c
   138dc:	str	r1, [sp, #40]	; 0x28
   138e0:	bl	13ba8 <fputs@plt+0x2a38>
   138e4:	str	r0, [sp, #36]	; 0x24
   138e8:	ldr	r0, [sp, #312]	; 0x138
   138ec:	ldr	r0, [r0, r4]
   138f0:	ldr	r0, [r0, #16]
   138f4:	bl	13f3c <fputs@plt+0x2dcc>
   138f8:	ldr	ip, [sp, #312]	; 0x138
   138fc:	ldr	r2, [sp, #36]	; 0x24
   13900:	ldr	r1, [sp, #40]	; 0x28
   13904:	ldr	ip, [ip, r4]
   13908:	ldr	r3, [sp, #44]	; 0x2c
   1390c:	ldr	lr, [ip, #16]
   13910:	str	lr, [sp, #16]
   13914:	ldr	ip, [ip, #12]
   13918:	str	r2, [sp, #4]
   1391c:	str	r1, [sp]
   13920:	str	ip, [sp, #12]
   13924:	ldr	r2, [pc, #256]	; 13a2c <fputs@plt+0x28bc>
   13928:	mov	r1, #512	; 0x200
   1392c:	str	r0, [sp, #8]
   13930:	mov	r0, r8
   13934:	bl	110ec <snprintf@plt>
   13938:	b	13838 <fputs@plt+0x26c8>
   1393c:	andeq	sp, r8, r0, ror r5
   13940:	strdeq	r1, [r7], -r5
   13944:	andeq	ip, r8, r0, lsr #2
   13948:	andeq	ip, r8, r0, ror #26
   1394c:	andeq	ip, r8, r4, ror #26
   13950:	andeq	r1, r7, fp, ror fp
   13954:	andeq	r1, r7, r8, lsl #9
   13958:	andeq	r1, r7, sp, lsl #23
   1395c:	strdeq	r3, [r1], -ip
   13960:	andeq	ip, r8, r8, ror #26
   13964:	andeq	r1, r7, r7, lsr #23
   13968:	strdeq	r1, [r7], -pc	; <UNPREDICTABLE>
   1396c:	andeq	r1, r7, ip, lsl fp
   13970:	andeq	r1, r7, sp, asr #22
   13974:	andeq	r1, r7, r9, asr #23
   13978:	andeq	r1, r7, r3, ror #23
   1397c:	andeq	r1, r7, sl, ror #23
   13980:	andeq	r1, r7, fp, lsl ip
   13984:	andeq	r1, r7, r1, lsr ip
   13988:	andeq	r1, r7, r0, asr #8
   1398c:	andeq	r1, r7, r1, asr #24
   13990:	andeq	r1, r7, pc, asr #24
   13994:	andeq	r1, r7, r0, ror #8
   13998:	andeq	r1, r7, sp, ror #24
   1399c:	andeq	r1, r7, sl, ror ip
   139a0:	muleq	r7, sp, ip
   139a4:	andeq	fp, r7, lr, lsl #7
   139a8:	andeq	r1, r7, fp, lsr #29
   139ac:			; <UNDEFINED> instruction: 0x00071cb1
   139b0:	andeq	lr, r8, r8, ror #26
   139b4:	strdeq	r1, [r7], -r5
   139b8:			; <UNDEFINED> instruction: 0x00071cb5
   139bc:			; <UNDEFINED> instruction: 0x0008e9b8
   139c0:	andeq	r1, r7, r6, lsl #28
   139c4:	andeq	r1, r7, r8, asr lr
   139c8:	andeq	r1, r7, sl, lsl #30
   139cc:	andeq	r1, r7, pc, lsr pc
   139d0:	andeq	r1, r7, pc, ror pc
   139d4:	andeq	r2, r7, r9
   139d8:			; <UNDEFINED> instruction: 0x00071cbb
   139dc:	andeq	r1, r7, r0, lsl #9
   139e0:	strdeq	r1, [r7], -r0
   139e4:	andeq	r1, r7, r6, ror #27
   139e8:	muleq	r8, r4, r5
   139ec:	muleq	r8, r4, r9
   139f0:	andeq	r1, r7, sp, ror #21
   139f4:			; <UNDEFINED> instruction: 0x00071cbe
   139f8:	andeq	r1, r7, r8, ror #25
   139fc:	andeq	r1, r7, r2, lsl sp
   13a00:	andeq	r1, r7, sl, lsl sp
   13a04:	andeq	r1, r7, r9, asr #26
   13a08:	andeq	r1, r7, r7, lsr #27
   13a0c:	andeq	r7, r7, r0, asr fp
   13a10:	andeq	sl, r7, r3, asr r8
   13a14:			; <UNDEFINED> instruction: 0x0008edb8
   13a18:	strdeq	r1, [r7], -pc	; <UNPREDICTABLE>
   13a1c:	andeq	r1, r7, sl, lsr #29
   13a20:	andeq	r1, r7, r4, ror #29
   13a24:			; <UNDEFINED> instruction: 0x00071eb5
   13a28:	andeq	r1, r7, ip, asr #29
   13a2c:	ldrdeq	r1, [r7], -pc	; <UNPREDICTABLE>
   13a30:	mov	fp, #0
   13a34:	mov	lr, #0
   13a38:	pop	{r1}		; (ldr r1, [sp], #4)
   13a3c:	mov	r2, sp
   13a40:	push	{r2}		; (str r2, [sp, #-4]!)
   13a44:	push	{r0}		; (str r0, [sp, #-4]!)
   13a48:	ldr	ip, [pc, #16]	; 13a60 <fputs@plt+0x28f0>
   13a4c:	push	{ip}		; (str ip, [sp, #-4]!)
   13a50:	ldr	r0, [pc, #12]	; 13a64 <fputs@plt+0x28f4>
   13a54:	ldr	r3, [pc, #12]	; 13a68 <fputs@plt+0x28f8>
   13a58:	bl	10ec4 <__libc_start_main@plt>
   13a5c:	bl	10e94 <abort@plt>
   13a60:	andeq	r1, r7, r0, ror #7
   13a64:			; <UNDEFINED> instruction: 0x00012dbc
   13a68:	andeq	r1, r7, r0, lsl #7
   13a6c:	ldr	r3, [pc, #20]	; 13a88 <fputs@plt+0x2918>
   13a70:	ldr	r2, [pc, #20]	; 13a8c <fputs@plt+0x291c>
   13a74:	add	r3, pc, r3
   13a78:	ldr	r2, [r3, r2]
   13a7c:	cmp	r2, #0
   13a80:	bxeq	lr
   13a84:	b	10edc <__gmon_start__@plt>
   13a88:	andeq	r8, r7, r4, lsl #11
   13a8c:	andeq	r0, r0, r4, lsl r1
   13a90:	ldr	r3, [pc, #28]	; 13ab4 <fputs@plt+0x2944>
   13a94:	ldr	r0, [pc, #28]	; 13ab8 <fputs@plt+0x2948>
   13a98:	sub	r3, r3, r0
   13a9c:	cmp	r3, #6
   13aa0:	bxls	lr
   13aa4:	ldr	r3, [pc, #16]	; 13abc <fputs@plt+0x294c>
   13aa8:	cmp	r3, #0
   13aac:	bxeq	lr
   13ab0:	bx	r3
   13ab4:	andeq	ip, r8, r3, ror #26
   13ab8:	andeq	ip, r8, r0, ror #26
   13abc:	andeq	r0, r0, r0
   13ac0:	ldr	r1, [pc, #36]	; 13aec <fputs@plt+0x297c>
   13ac4:	ldr	r0, [pc, #36]	; 13af0 <fputs@plt+0x2980>
   13ac8:	sub	r1, r1, r0
   13acc:	asr	r1, r1, #2
   13ad0:	add	r1, r1, r1, lsr #31
   13ad4:	asrs	r1, r1, #1
   13ad8:	bxeq	lr
   13adc:	ldr	r3, [pc, #16]	; 13af4 <fputs@plt+0x2984>
   13ae0:	cmp	r3, #0
   13ae4:	bxeq	lr
   13ae8:	bx	r3
   13aec:	andeq	ip, r8, r0, ror #26
   13af0:	andeq	ip, r8, r0, ror #26
   13af4:	andeq	r0, r0, r0
   13af8:	push	{r4, lr}
   13afc:	ldr	r4, [pc, #24]	; 13b1c <fputs@plt+0x29ac>
   13b00:	ldrb	r3, [r4]
   13b04:	cmp	r3, #0
   13b08:	popne	{r4, pc}
   13b0c:	bl	13a90 <fputs@plt+0x2920>
   13b10:	mov	r3, #1
   13b14:	strb	r3, [r4]
   13b18:	pop	{r4, pc}
   13b1c:	andeq	ip, r8, ip, ror #26
   13b20:	ldr	r0, [pc, #40]	; 13b50 <fputs@plt+0x29e0>
   13b24:	ldr	r3, [r0]
   13b28:	cmp	r3, #0
   13b2c:	bne	13b34 <fputs@plt+0x29c4>
   13b30:	b	13ac0 <fputs@plt+0x2950>
   13b34:	ldr	r3, [pc, #24]	; 13b54 <fputs@plt+0x29e4>
   13b38:	cmp	r3, #0
   13b3c:	beq	13b30 <fputs@plt+0x29c0>
   13b40:	push	{r4, lr}
   13b44:	blx	r3
   13b48:	pop	{r4, lr}
   13b4c:	b	13ac0 <fputs@plt+0x2950>
   13b50:	strdeq	fp, [r8], -ip
   13b54:	andeq	r0, r0, r0
   13b58:	cmp	r0, #0
   13b5c:	bxeq	lr
   13b60:	ldr	r3, [pc, #60]	; 13ba4 <fputs@plt+0x2a34>
   13b64:	sub	r0, r0, #1
   13b68:	mov	ip, #92	; 0x5c
   13b6c:	ldrb	r2, [r0, #1]!
   13b70:	cmp	r2, #0
   13b74:	bne	13b84 <fputs@plt+0x2a14>
   13b78:	strb	r2, [r3]
   13b7c:	ldr	r0, [pc, #32]	; 13ba4 <fputs@plt+0x2a34>
   13b80:	bx	lr
   13b84:	cmp	r2, #34	; 0x22
   13b88:	moveq	r1, r3
   13b8c:	strbne	r2, [r3]
   13b90:	strbeq	ip, [r1], #2
   13b94:	addne	r3, r3, #1
   13b98:	strbeq	r2, [r3, #1]
   13b9c:	moveq	r3, r1
   13ba0:	b	13b6c <fputs@plt+0x29fc>
   13ba4:	andeq	ip, r8, r0, ror sp
   13ba8:	cmp	r0, #0
   13bac:	bxeq	lr
   13bb0:	ldr	r3, [pc, #64]	; 13bf8 <fputs@plt+0x2a88>
   13bb4:	sub	r0, r0, #1
   13bb8:	mov	r1, #39	; 0x27
   13bbc:	mov	ip, #32
   13bc0:	ldrb	r2, [r0, #1]!
   13bc4:	cmp	r2, #0
   13bc8:	bne	13bd8 <fputs@plt+0x2a68>
   13bcc:	strb	r2, [r3]
   13bd0:	ldr	r0, [pc, #32]	; 13bf8 <fputs@plt+0x2a88>
   13bd4:	bx	lr
   13bd8:	cmp	r2, #34	; 0x22
   13bdc:	strbeq	r1, [r3]
   13be0:	beq	13bf0 <fputs@plt+0x2a80>
   13be4:	cmp	r2, #58	; 0x3a
   13be8:	strbeq	ip, [r3]
   13bec:	strbne	r2, [r3]
   13bf0:	add	r3, r3, #1
   13bf4:	b	13bc0 <fputs@plt+0x2a50>
   13bf8:	andeq	sp, r8, r0, ror r1
   13bfc:	bx	lr
   13c00:	push	{r4, lr}
   13c04:	mov	r5, r0
   13c08:	ldr	r4, [pc, #240]	; 13d00 <fputs@plt+0x2b90>
   13c0c:	ldr	r2, [pc, #240]	; 13d04 <fputs@plt+0x2b94>
   13c10:	ldr	r1, [pc, #240]	; 13d08 <fputs@plt+0x2b98>
   13c14:	ldr	r0, [r4]
   13c18:	bl	1105c <fprintf@plt>
   13c1c:	ldr	r1, [r4]
   13c20:	ldr	r0, [pc, #228]	; 13d0c <fputs@plt+0x2b9c>
   13c24:	bl	11170 <fputs@plt>
   13c28:	ldr	r1, [r4]
   13c2c:	ldr	r0, [pc, #220]	; 13d10 <fputs@plt+0x2ba0>
   13c30:	bl	11170 <fputs@plt>
   13c34:	ldr	r2, [pc, #216]	; 13d14 <fputs@plt+0x2ba4>
   13c38:	ldr	r1, [pc, #216]	; 13d18 <fputs@plt+0x2ba8>
   13c3c:	ldr	r0, [r4]
   13c40:	bl	1105c <fprintf@plt>
   13c44:	ldr	r1, [r4]
   13c48:	ldr	r0, [pc, #204]	; 13d1c <fputs@plt+0x2bac>
   13c4c:	bl	11170 <fputs@plt>
   13c50:	ldr	r1, [r4]
   13c54:	ldr	r0, [pc, #196]	; 13d20 <fputs@plt+0x2bb0>
   13c58:	bl	11170 <fputs@plt>
   13c5c:	ldr	r1, [r4]
   13c60:	ldr	r0, [pc, #188]	; 13d24 <fputs@plt+0x2bb4>
   13c64:	bl	11170 <fputs@plt>
   13c68:	ldr	r1, [r4]
   13c6c:	ldr	r0, [pc, #180]	; 13d28 <fputs@plt+0x2bb8>
   13c70:	bl	11170 <fputs@plt>
   13c74:	ldr	r1, [r4]
   13c78:	ldr	r0, [pc, #172]	; 13d2c <fputs@plt+0x2bbc>
   13c7c:	bl	11170 <fputs@plt>
   13c80:	ldr	r1, [r4]
   13c84:	ldr	r0, [pc, #164]	; 13d30 <fputs@plt+0x2bc0>
   13c88:	bl	11170 <fputs@plt>
   13c8c:	ldr	r1, [r4]
   13c90:	ldr	r0, [pc, #156]	; 13d34 <fputs@plt+0x2bc4>
   13c94:	bl	11170 <fputs@plt>
   13c98:	ldr	r1, [r4]
   13c9c:	ldr	r0, [pc, #148]	; 13d38 <fputs@plt+0x2bc8>
   13ca0:	bl	11170 <fputs@plt>
   13ca4:	ldr	r1, [r4]
   13ca8:	ldr	r0, [pc, #140]	; 13d3c <fputs@plt+0x2bcc>
   13cac:	bl	11170 <fputs@plt>
   13cb0:	ldr	r1, [r4]
   13cb4:	ldr	r0, [pc, #132]	; 13d40 <fputs@plt+0x2bd0>
   13cb8:	bl	11170 <fputs@plt>
   13cbc:	ldr	r1, [r4]
   13cc0:	ldr	r0, [pc, #124]	; 13d44 <fputs@plt+0x2bd4>
   13cc4:	bl	11170 <fputs@plt>
   13cc8:	ldr	r1, [r4]
   13ccc:	ldr	r0, [pc, #116]	; 13d48 <fputs@plt+0x2bd8>
   13cd0:	bl	11170 <fputs@plt>
   13cd4:	ldr	r1, [r4]
   13cd8:	ldr	r0, [pc, #108]	; 13d4c <fputs@plt+0x2bdc>
   13cdc:	bl	11170 <fputs@plt>
   13ce0:	ldr	r1, [r4]
   13ce4:	ldr	r0, [pc, #100]	; 13d50 <fputs@plt+0x2be0>
   13ce8:	bl	11170 <fputs@plt>
   13cec:	ldr	r1, [r4]
   13cf0:	ldr	r0, [pc, #92]	; 13d54 <fputs@plt+0x2be4>
   13cf4:	bl	11170 <fputs@plt>
   13cf8:	mov	r0, r5
   13cfc:	bl	11158 <exit@plt>
   13d00:	andeq	ip, r8, r8, ror #26
   13d04:	andeq	r1, r7, r8, lsl #9
   13d08:	andeq	r1, r7, lr, lsl #9
   13d0c:			; <UNDEFINED> instruction: 0x000714bb
   13d10:	strdeq	r1, [r7], -r1	; <UNPREDICTABLE>
   13d14:	andeq	sp, r8, r0, ror r5
   13d18:	ldrdeq	r1, [r7], -sp
   13d1c:	andeq	r1, r7, r0, lsl r6
   13d20:	andeq	r1, r7, r0, asr #12
   13d24:	andeq	r1, r7, r9, ror r6
   13d28:			; <UNDEFINED> instruction: 0x000716b4
   13d2c:	andeq	r1, r7, r9, lsl #14
   13d30:	andeq	r1, r7, pc, asr #14
   13d34:	muleq	r7, r4, r7
   13d38:	ldrdeq	r1, [r7], -lr
   13d3c:	andeq	r1, r7, ip, lsl r8
   13d40:	andeq	r1, r7, r7, ror r8
   13d44:	andeq	r1, r7, r6, lsr #17
   13d48:	strdeq	r1, [r7], -r4
   13d4c:	andeq	r1, r7, r8, lsr #18
   13d50:	andeq	r1, r7, pc, ror #18
   13d54:	andeq	r1, r7, r7, asr #19
   13d58:	ldr	r3, [pc, #268]	; 13e6c <fputs@plt+0x2cfc>
   13d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13d60:	sub	sp, sp, #68	; 0x44
   13d64:	ldrb	r2, [r3, #3]
   13d68:	cmp	r2, #0
   13d6c:	bne	13d7c <fputs@plt+0x2c0c>
   13d70:	ldrb	r3, [r3, #6]
   13d74:	cmp	r3, #0
   13d78:	beq	13d8c <fputs@plt+0x2c1c>
   13d7c:	ldr	r3, [pc, #236]	; 13e70 <fputs@plt+0x2d00>
   13d80:	ldr	r0, [pc, #236]	; 13e74 <fputs@plt+0x2d04>
   13d84:	ldr	r1, [r3]
   13d88:	bl	11170 <fputs@plt>
   13d8c:	ldr	ip, [pc, #228]	; 13e78 <fputs@plt+0x2d08>
   13d90:	add	lr, sp, #36	; 0x24
   13d94:	mov	r5, #0
   13d98:	ldm	ip!, {r0, r1, r2, r3}
   13d9c:	add	r7, sp, #12
   13da0:	stmia	lr!, {r0, r1, r2, r3}
   13da4:	add	r4, ip, #12
   13da8:	ldm	ip, {r0, r1, r2}
   13dac:	stm	lr, {r0, r1, r2}
   13db0:	add	r0, sp, #20
   13db4:	ldr	r8, [r4, r5, lsl #2]
   13db8:	ldr	r1, [pc, #188]	; 13e7c <fputs@plt+0x2d0c>
   13dbc:	mov	r2, r8
   13dc0:	bl	1423c <fputs@plt+0x30cc>
   13dc4:	add	r0, sp, #20
   13dc8:	bl	143b4 <fputs@plt+0x3244>
   13dcc:	ldr	r0, [sp, #24]
   13dd0:	cmp	r0, #0
   13dd4:	beq	13e4c <fputs@plt+0x2cdc>
   13dd8:	ldr	sl, [pc, #160]	; 13e80 <fputs@plt+0x2d10>
   13ddc:	ldr	fp, [pc, #160]	; 13e84 <fputs@plt+0x2d14>
   13de0:	add	r9, sp, #36	; 0x24
   13de4:	ldr	r6, [r9], #4
   13de8:	cmp	r6, #0
   13dec:	beq	13e58 <fputs@plt+0x2ce8>
   13df0:	mov	r1, sl
   13df4:	mov	r0, r6
   13df8:	bl	1114c <strcmp@plt>
   13dfc:	cmp	r0, #0
   13e00:	bne	13e20 <fputs@plt+0x2cb0>
   13e04:	ldr	r1, [pc, #124]	; 13e88 <fputs@plt+0x2d18>
   13e08:	mov	r0, r6
   13e0c:	bl	1114c <strcmp@plt>
   13e10:	cmp	r0, #0
   13e14:	moveq	r2, #8
   13e18:	ldreq	r1, [pc, #108]	; 13e8c <fputs@plt+0x2d1c>
   13e1c:	beq	13e28 <fputs@plt+0x2cb8>
   13e20:	mov	r2, #8
   13e24:	mov	r1, fp
   13e28:	mov	r0, r7
   13e2c:	bl	10f6c <rb_strlcpy@plt>
   13e30:	str	r7, [sp]
   13e34:	mov	r3, r6
   13e38:	mov	r2, r8
   13e3c:	ldr	r1, [pc, #76]	; 13e90 <fputs@plt+0x2d20>
   13e40:	mov	r0, #0
   13e44:	bl	14154 <fputs@plt+0x2fe4>
   13e48:	b	13de4 <fputs@plt+0x2c74>
   13e4c:	mov	r2, r8
   13e50:	ldr	r1, [pc, #60]	; 13e94 <fputs@plt+0x2d24>
   13e54:	bl	14154 <fputs@plt+0x2fe4>
   13e58:	add	r5, r5, #2
   13e5c:	cmp	r5, #8
   13e60:	bne	13db0 <fputs@plt+0x2c40>
   13e64:	add	sp, sp, #68	; 0x44
   13e68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e6c:	andeq	ip, r8, r0, lsr #2
   13e70:	andeq	ip, r8, r4, ror #26
   13e74:	strdeq	r1, [r7], -lr
   13e78:	andeq	r1, r7, r4, lsr #8
   13e7c:	andeq	r1, r7, r5, lsl sl
   13e80:	andeq	r1, r7, r5, lsr #29
   13e84:	andeq	fp, r7, r4, lsr r7
   13e88:			; <UNDEFINED> instruction: 0x00071cb6
   13e8c:			; <UNDEFINED> instruction: 0x00071ab2
   13e90:			; <UNDEFINED> instruction: 0x00071aba
   13e94:	andeq	r1, r7, r5, asr sl
   13e98:	push	{r4, r5, r6, r7, r8, lr}
   13e9c:	cmp	r0, #0
   13ea0:	ldr	r6, [pc, #144]	; 13f38 <fputs@plt+0x2dc8>
   13ea4:	strne	r0, [r6, #-2040]	; 0xfffff808
   13ea8:	ldr	r5, [r6, #-2040]	; 0xfffff808
   13eac:	cmp	r5, #0
   13eb0:	beq	13efc <fputs@plt+0x2d8c>
   13eb4:	ldrb	r3, [r5]
   13eb8:	cmp	r3, #34	; 0x22
   13ebc:	bne	13efc <fputs@plt+0x2d8c>
   13ec0:	mov	r1, #44	; 0x2c
   13ec4:	mov	r0, r5
   13ec8:	bl	10f18 <strchr@plt>
   13ecc:	add	r7, r5, #1
   13ed0:	mov	r8, #44	; 0x2c
   13ed4:	mov	r4, r0
   13ed8:	cmp	r4, #0
   13edc:	bne	13f04 <fputs@plt+0x2d94>
   13ee0:	mov	r0, r5
   13ee4:	bl	10fc0 <strlen@plt>
   13ee8:	str	r4, [r6, #-2040]	; 0xfffff808
   13eec:	ldrb	r3, [r5, r0]
   13ef0:	cmp	r3, #34	; 0x22
   13ef4:	strbeq	r4, [r5, r0]
   13ef8:	beq	13f20 <fputs@plt+0x2db0>
   13efc:	mov	r7, #0
   13f00:	b	13f20 <fputs@plt+0x2db0>
   13f04:	ldrb	r3, [r4, #-1]
   13f08:	add	r0, r4, #1
   13f0c:	cmp	r3, #34	; 0x22
   13f10:	bne	13f28 <fputs@plt+0x2db8>
   13f14:	mov	r3, #0
   13f18:	str	r0, [r6, #-2040]	; 0xfffff808
   13f1c:	strb	r3, [r4, #-1]
   13f20:	mov	r0, r7
   13f24:	pop	{r4, r5, r6, r7, r8, pc}
   13f28:	mov	r1, r8
   13f2c:	bl	10f18 <strchr@plt>
   13f30:	mov	r4, r0
   13f34:	b	13ed8 <fputs@plt+0x2d68>
   13f38:	andeq	lr, r8, r8, ror #26
   13f3c:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   13f40:	mov	r2, #10
   13f44:	mov	r1, #0
   13f48:	bl	10ff0 <strtol@plt>
   13f4c:	add	r3, sp, #24
   13f50:	str	r0, [r3, #-4]!
   13f54:	mov	r0, r3
   13f58:	bl	11104 <gmtime@plt>
   13f5c:	cmp	r0, #0
   13f60:	beq	13fa8 <fputs@plt+0x2e38>
   13f64:	ldr	r2, [r0, #4]
   13f68:	ldr	r3, [r0, #20]
   13f6c:	str	r2, [sp, #12]
   13f70:	ldr	r2, [r0, #8]
   13f74:	add	r3, r3, #1888	; 0x760
   13f78:	str	r2, [sp, #8]
   13f7c:	ldr	r2, [r0, #12]
   13f80:	add	r3, r3, #12
   13f84:	str	r2, [sp, #4]
   13f88:	ldr	r2, [r0, #16]
   13f8c:	mov	r1, #32
   13f90:	add	r2, r2, #1
   13f94:	str	r2, [sp]
   13f98:	ldr	r0, [pc, #16]	; 13fb0 <fputs@plt+0x2e40>
   13f9c:	ldr	r2, [pc, #16]	; 13fb4 <fputs@plt+0x2e44>
   13fa0:	bl	110ec <snprintf@plt>
   13fa4:	ldr	r0, [pc, #4]	; 13fb0 <fputs@plt+0x2e40>
   13fa8:	add	sp, sp, #28
   13fac:	pop	{pc}		; (ldr pc, [sp], #4)
   13fb0:	andeq	lr, r8, r4, ror r5
   13fb4:	ldrdeq	r1, [r7], -sl
   13fb8:	mov	r3, r0
   13fbc:	push	{r4, lr}
   13fc0:	mov	r0, r1
   13fc4:	mov	r1, r2
   13fc8:	blx	r3
   13fcc:	mov	r0, #0
   13fd0:	pop	{r4, pc}
   13fd4:	push	{r0, r1, r2, r3}
   13fd8:	push	{r4, lr}
   13fdc:	sub	sp, sp, #264	; 0x108
   13fe0:	ldr	r4, [pc, #68]	; 1402c <fputs@plt+0x2ebc>
   13fe4:	ldr	r3, [r4]
   13fe8:	cmp	r3, #0
   13fec:	beq	14024 <fputs@plt+0x2eb4>
   13ff0:	add	r3, sp, #276	; 0x114
   13ff4:	ldr	r2, [sp, #272]	; 0x110
   13ff8:	mov	r1, #256	; 0x100
   13ffc:	add	r0, sp, #8
   14000:	str	r3, [sp, #4]
   14004:	bl	10ee8 <vsnprintf@plt>
   14008:	ldr	r3, [r4]
   1400c:	add	r0, sp, #8
   14010:	blx	r3
   14014:	add	sp, sp, #264	; 0x108
   14018:	pop	{r4, lr}
   1401c:	add	sp, sp, #16
   14020:	bx	lr
   14024:	mov	r0, #1
   14028:	bl	11158 <exit@plt>
   1402c:	andeq	r0, r9, r4, asr fp
   14030:	ldr	r3, [pc, #152]	; 140d0 <fputs@plt+0x2f60>
   14034:	push	{r4, lr}
   14038:	sub	sp, sp, #4224	; 0x1080
   1403c:	str	r0, [r3]
   14040:	ldr	r0, [pc, #140]	; 140d4 <fputs@plt+0x2f64>
   14044:	bl	10f0c <getenv@plt>
   14048:	ldr	r4, [pc, #136]	; 140d8 <fputs@plt+0x2f68>
   1404c:	mov	r2, #4096	; 0x1000
   14050:	subs	r1, r0, #0
   14054:	add	r0, sp, #128	; 0x80
   14058:	ldreq	r1, [pc, #124]	; 140dc <fputs@plt+0x2f6c>
   1405c:	bl	10f6c <rb_strlcpy@plt>
   14060:	mov	r1, r4
   14064:	add	r0, sp, #128	; 0x80
   14068:	bl	7073c <fputs@plt+0x5f5cc>
   1406c:	cmp	r0, #0
   14070:	beq	140a4 <fputs@plt+0x2f34>
   14074:	ldr	r0, [r4]
   14078:	bl	49554 <fputs@plt+0x383e4>
   1407c:	ldr	r2, [pc, #92]	; 140e0 <fputs@plt+0x2f70>
   14080:	mov	r3, r0
   14084:	mov	r1, #128	; 0x80
   14088:	mov	r0, sp
   1408c:	bl	110ec <snprintf@plt>
   14090:	mov	r0, sp
   14094:	bl	13fd4 <fputs@plt+0x2e64>
   14098:	mvn	r0, #0
   1409c:	add	sp, sp, #4224	; 0x1080
   140a0:	pop	{r4, pc}
   140a4:	mov	r1, #2
   140a8:	add	r0, sp, #128	; 0x80
   140ac:	bl	10f9c <access@plt>
   140b0:	cmp	r0, #0
   140b4:	beq	1409c <fputs@plt+0x2f2c>
   140b8:	bl	11164 <__errno_location@plt>
   140bc:	ldr	r0, [r0]
   140c0:	bl	10e70 <strerror@plt>
   140c4:	ldr	r2, [pc, #24]	; 140e4 <fputs@plt+0x2f74>
   140c8:	mov	r3, r0
   140cc:	b	14084 <fputs@plt+0x2f14>
   140d0:	andeq	r0, r9, r4, asr fp
   140d4:	andeq	r2, r7, r1, lsl #1
   140d8:	andeq	r0, r9, r0, asr fp
   140dc:	andeq	r2, r7, lr, lsl #1
   140e0:	andeq	r2, r7, r7, lsr #1
   140e4:	andeq	r2, r7, sl, asr #1
   140e8:	ldr	r3, [pc, #12]	; 140fc <fputs@plt+0x2f8c>
   140ec:	ldr	r0, [r3]
   140f0:	cmp	r0, #0
   140f4:	bxeq	lr
   140f8:	b	491b8 <fputs@plt+0x38048>
   140fc:	andeq	r0, r9, r0, asr fp
   14100:	push	{r4, lr}
   14104:	mov	r4, r0
   14108:	bl	10fc0 <strlen@plt>
   1410c:	cmp	r0, #1024	; 0x400
   14110:	ldrcc	r3, [pc, #56]	; 14150 <fputs@plt+0x2fe0>
   14114:	bcc	14138 <fputs@plt+0x2fc8>
   14118:	mov	r0, #0
   1411c:	pop	{r4, pc}
   14120:	cmp	r2, #39	; 0x27
   14124:	strbeq	r2, [r3]
   14128:	ldrb	r2, [r4], #1
   1412c:	addeq	r3, r3, #1
   14130:	add	r3, r3, #1
   14134:	strb	r2, [r3, #-1]
   14138:	ldrb	r2, [r4]
   1413c:	cmp	r2, #0
   14140:	bne	14120 <fputs@plt+0x2fb0>
   14144:	strb	r2, [r3]
   14148:	ldr	r0, [pc]	; 14150 <fputs@plt+0x2fe0>
   1414c:	pop	{r4, pc}
   14150:			; <UNDEFINED> instruction: 0x0008efb8
   14154:	push	{r1, r2, r3}
   14158:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1415c:	mov	r8, r0
   14160:	add	r3, sp, #56	; 0x38
   14164:	ldr	r2, [sp, #52]	; 0x34
   14168:	mov	r1, #2048	; 0x800
   1416c:	ldr	r0, [pc, #176]	; 14224 <fputs@plt+0x30b4>
   14170:	str	r3, [sp, #8]
   14174:	bl	14428 <fputs@plt+0x32b8>
   14178:	cmp	r0, #2048	; 0x800
   1417c:	bcc	14188 <fputs@plt+0x3018>
   14180:	ldr	r0, [pc, #160]	; 14228 <fputs@plt+0x30b8>
   14184:	bl	13fd4 <fputs@plt+0x2e64>
   14188:	ldr	r3, [pc, #156]	; 1422c <fputs@plt+0x30bc>
   1418c:	cmp	r8, #0
   14190:	ldr	r5, [pc, #152]	; 14230 <fputs@plt+0x30c0>
   14194:	add	r6, sp, #12
   14198:	moveq	r5, #0
   1419c:	ldr	r0, [r3]
   141a0:	mov	r7, r3
   141a4:	str	r6, [sp]
   141a8:	mov	r3, r8
   141ac:	mov	r2, r5
   141b0:	ldr	r1, [pc, #108]	; 14224 <fputs@plt+0x30b4>
   141b4:	bl	5e630 <fputs@plt+0x4d4c0>
   141b8:	subs	r4, r0, #0
   141bc:	beq	14214 <fputs@plt+0x30a4>
   141c0:	cmp	r4, #5
   141c4:	bne	14208 <fputs@plt+0x3098>
   141c8:	ldr	r9, [pc, #100]	; 14234 <fputs@plt+0x30c4>
   141cc:	ldr	fp, [pc, #80]	; 14224 <fputs@plt+0x30b4>
   141d0:	mov	sl, #0
   141d4:	mov	r1, r9
   141d8:	mov	r0, sl
   141dc:	bl	10e64 <rb_sleep@plt>
   141e0:	str	r6, [sp]
   141e4:	mov	r3, r8
   141e8:	mov	r2, r5
   141ec:	mov	r1, fp
   141f0:	ldr	r0, [r7]
   141f4:	bl	5e630 <fputs@plt+0x4d4c0>
   141f8:	cmp	r0, #0
   141fc:	beq	14214 <fputs@plt+0x30a4>
   14200:	subs	r4, r4, #1
   14204:	bne	141d4 <fputs@plt+0x3064>
   14208:	ldr	r1, [sp, #12]
   1420c:	ldr	r0, [pc, #36]	; 14238 <fputs@plt+0x30c8>
   14210:	bl	13fd4 <fputs@plt+0x2e64>
   14214:	add	sp, sp, #16
   14218:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1421c:	add	sp, sp, #12
   14220:	bx	lr
   14224:			; <UNDEFINED> instruction: 0x0008f7b8
   14228:	strdeq	r2, [r7], -r7
   1422c:	andeq	r0, r9, r0, asr fp
   14230:			; <UNDEFINED> instruction: 0x00013fb8
   14234:	andeq	sl, r7, r0, lsr #2
   14238:	andeq	r2, r7, r6, lsr #2
   1423c:	push	{r1, r2, r3}
   14240:	mov	r1, #2048	; 0x800
   14244:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14248:	sub	sp, sp, #32
   1424c:	add	r3, sp, #72	; 0x48
   14250:	mov	r4, r0
   14254:	ldr	r2, [sp, #68]	; 0x44
   14258:	ldr	r0, [pc, #320]	; 143a0 <fputs@plt+0x3230>
   1425c:	str	r3, [sp, #20]
   14260:	bl	14428 <fputs@plt+0x32b8>
   14264:	ldr	r9, [pc, #308]	; 143a0 <fputs@plt+0x3230>
   14268:	cmp	r0, #2048	; 0x800
   1426c:	bcc	14278 <fputs@plt+0x3108>
   14270:	ldr	r0, [pc, #300]	; 143a4 <fputs@plt+0x3234>
   14274:	bl	13fd4 <fputs@plt+0x2e64>
   14278:	ldr	sl, [pc, #296]	; 143a8 <fputs@plt+0x3238>
   1427c:	add	r7, r4, #8
   14280:	add	r8, sp, #24
   14284:	add	r6, r4, #4
   14288:	stm	sp, {r7, r8}
   1428c:	mov	r3, r6
   14290:	add	r2, sp, #28
   14294:	mov	r1, r9
   14298:	ldr	r0, [sl]
   1429c:	bl	6fc2c <fputs@plt+0x5eabc>
   142a0:	subs	r5, r0, #0
   142a4:	beq	142f4 <fputs@plt+0x3184>
   142a8:	cmp	r5, #5
   142ac:	bne	142e8 <fputs@plt+0x3178>
   142b0:	mov	fp, #0
   142b4:	ldr	r1, [pc, #240]	; 143ac <fputs@plt+0x323c>
   142b8:	mov	r0, fp
   142bc:	bl	10e64 <rb_sleep@plt>
   142c0:	stm	sp, {r7, r8}
   142c4:	mov	r3, r6
   142c8:	add	r2, sp, #28
   142cc:	mov	r1, r9
   142d0:	ldr	r0, [sl]
   142d4:	bl	6fc2c <fputs@plt+0x5eabc>
   142d8:	cmp	r0, #0
   142dc:	beq	142f4 <fputs@plt+0x3184>
   142e0:	subs	r5, r5, #1
   142e4:	bne	142b4 <fputs@plt+0x3144>
   142e8:	ldr	r1, [sp, #24]
   142ec:	ldr	r0, [pc, #188]	; 143b0 <fputs@plt+0x3240>
   142f0:	bl	13fd4 <fputs@plt+0x2e64>
   142f4:	ldr	r5, [r4, #4]
   142f8:	ldr	r8, [sp, #28]
   142fc:	cmp	r5, #0
   14300:	str	r8, [r4, #12]
   14304:	streq	r5, [r4]
   14308:	beq	14348 <fputs@plt+0x31d8>
   1430c:	lsl	r1, r5, #2
   14310:	mov	r0, #1
   14314:	ldr	r6, [r4, #8]
   14318:	bl	10f30 <calloc@plt>
   1431c:	subs	r9, r0, #0
   14320:	bne	14328 <fputs@plt+0x31b8>
   14324:	bl	11038 <rb_outofmemory@plt>
   14328:	bic	r2, r6, r6, asr #31
   1432c:	str	r9, [r4]
   14330:	lsl	sl, r6, #2
   14334:	mov	r7, r6
   14338:	mov	r4, #0
   1433c:	mov	fp, #1
   14340:	cmp	r4, r5
   14344:	blt	14358 <fputs@plt+0x31e8>
   14348:	add	sp, sp, #32
   1434c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14350:	add	sp, sp, #12
   14354:	bx	lr
   14358:	mov	r1, sl
   1435c:	mov	r0, fp
   14360:	str	r2, [sp, #12]
   14364:	bl	10f30 <calloc@plt>
   14368:	cmp	r0, #0
   1436c:	beq	14324 <fputs@plt+0x31b4>
   14370:	ldr	r2, [sp, #12]
   14374:	add	r1, r8, r7, lsl #2
   14378:	mov	r3, #0
   1437c:	str	r0, [r9, r4, lsl #2]
   14380:	cmp	r3, r6
   14384:	addge	r7, r7, r2
   14388:	addge	r4, r4, #1
   1438c:	bge	14340 <fputs@plt+0x31d0>
   14390:	ldr	ip, [r1, r3, lsl #2]
   14394:	str	ip, [r0, r3, lsl #2]
   14398:	add	r3, r3, #1
   1439c:	b	14380 <fputs@plt+0x3210>
   143a0:			; <UNDEFINED> instruction: 0x0008ffb8
   143a4:	strdeq	r2, [r7], -r7
   143a8:	andeq	r0, r9, r0, asr fp
   143ac:	andeq	sl, r7, r0, lsr #2
   143b0:	andeq	r2, r7, r6, lsr #2
   143b4:	push	{r4, r5, r6, lr}
   143b8:	mov	r5, r0
   143bc:	mov	r4, #0
   143c0:	ldr	r3, [r5, #4]
   143c4:	ldr	r0, [r5]
   143c8:	cmp	r4, r3
   143cc:	blt	143e8 <fputs@plt+0x3278>
   143d0:	cmp	r0, #0
   143d4:	beq	143dc <fputs@plt+0x326c>
   143d8:	bl	10f78 <free@plt>
   143dc:	ldr	r0, [r5, #12]
   143e0:	pop	{r4, r5, r6, lr}
   143e4:	b	266dc <fputs@plt+0x1556c>
   143e8:	ldr	r0, [r0, r4, lsl #2]
   143ec:	cmp	r0, #0
   143f0:	beq	143f8 <fputs@plt+0x3288>
   143f4:	bl	10f78 <free@plt>
   143f8:	add	r4, r4, #1
   143fc:	b	143c0 <fputs@plt+0x3250>
   14400:	subs	r3, r0, #0
   14404:	ldreq	r1, [pc, #20]	; 14420 <fputs@plt+0x32b0>
   14408:	beq	1441c <fputs@plt+0x32ac>
   1440c:	cmp	r3, #1
   14410:	bxne	lr
   14414:	ldr	r1, [pc, #8]	; 14424 <fputs@plt+0x32b4>
   14418:	mov	r0, #0
   1441c:	b	14154 <fputs@plt+0x2fe4>
   14420:	andeq	r2, r7, ip, asr #2
   14424:	andeq	r2, r7, lr, asr r1
   14428:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1442c:	mov	r5, r0
   14430:	ldr	r8, [pc, #1092]	; 1487c <fputs@plt+0x370c>
   14434:	sub	r7, r1, #1
   14438:	mov	r4, #0
   1443c:	ldrb	r0, [r2]
   14440:	cmp	r0, #0
   14444:	cmpne	r4, r7
   14448:	movlt	r1, #1
   1444c:	movge	r1, #0
   14450:	blt	14464 <fputs@plt+0x32f4>
   14454:	mov	r0, r4
   14458:	strb	r1, [r5]
   1445c:	add	sp, sp, #12
   14460:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14464:	cmp	r0, #37	; 0x25
   14468:	addne	r9, r2, #1
   1446c:	bne	14868 <fputs@plt+0x36f8>
   14470:	ldrb	r0, [r2, #1]
   14474:	add	r9, r2, #2
   14478:	cmp	r0, #115	; 0x73
   1447c:	bne	144c0 <fputs@plt+0x3350>
   14480:	add	r6, r3, #4
   14484:	ldr	r3, [r3]
   14488:	sub	r3, r3, #1
   1448c:	ldrb	r2, [r3, #1]!
   14490:	mov	r1, r5
   14494:	cmp	r2, #0
   14498:	strb	r2, [r5], #1
   1449c:	beq	144b0 <fputs@plt+0x3340>
   144a0:	add	r4, r4, #1
   144a4:	cmp	r7, r4
   144a8:	mov	r1, r5
   144ac:	bgt	1448c <fputs@plt+0x331c>
   144b0:	mov	r3, r6
   144b4:	mov	r2, r9
   144b8:	mov	r5, r1
   144bc:	b	1443c <fputs@plt+0x32cc>
   144c0:	cmp	r0, #100	; 0x64
   144c4:	bne	145a4 <fputs@plt+0x3434>
   144c8:	ldr	sl, [r3]
   144cc:	add	r6, r3, #4
   144d0:	cmp	sl, #0
   144d4:	bne	144ec <fputs@plt+0x337c>
   144d8:	add	r1, r5, #1
   144dc:	mov	r3, #48	; 0x30
   144e0:	strb	r3, [r5]
   144e4:	add	r4, r4, #1
   144e8:	b	144b0 <fputs@plt+0x3340>
   144ec:	bge	14510 <fputs@plt+0x33a0>
   144f0:	add	r4, r4, #1
   144f4:	mov	r3, #45	; 0x2d
   144f8:	cmp	r7, r4
   144fc:	add	r1, r5, #1
   14500:	strb	r3, [r5]
   14504:	ble	144b0 <fputs@plt+0x3340>
   14508:	rsb	sl, sl, #0
   1450c:	mov	r5, r1
   14510:	mov	fp, r8
   14514:	mov	r3, #1000	; 0x3e8
   14518:	mov	r1, r3
   1451c:	mov	r0, sl
   14520:	str	r3, [sp]
   14524:	bl	70a94 <fputs@plt+0x5f924>
   14528:	ldr	r3, [pc, #848]	; 14880 <fputs@plt+0x3710>
   1452c:	mov	r2, fp
   14530:	mla	sl, r3, r0, sl
   14534:	ldr	r3, [pc, #840]	; 14884 <fputs@plt+0x3714>
   14538:	ldr	r1, [r3, sl, lsl #2]
   1453c:	ldr	r3, [sp]
   14540:	sub	r1, r1, #1
   14544:	ldrb	lr, [r1, #1]!
   14548:	mov	ip, r2
   1454c:	mov	fp, r2
   14550:	cmp	lr, #0
   14554:	strb	lr, [ip], #1
   14558:	bne	1459c <fputs@plt+0x342c>
   1455c:	subs	sl, r0, #0
   14560:	bne	14518 <fputs@plt+0x33a8>
   14564:	mov	r3, r2
   14568:	sub	r2, r2, #1
   1456c:	ldrb	r1, [r3, #-1]
   14570:	cmp	r1, #48	; 0x30
   14574:	beq	14564 <fputs@plt+0x33f4>
   14578:	mov	r1, r5
   1457c:	cmp	r3, r8
   14580:	beq	144b0 <fputs@plt+0x3340>
   14584:	ldrb	r2, [r3, #-1]!
   14588:	add	r4, r4, #1
   1458c:	cmp	r7, r4
   14590:	strb	r2, [r1], #1
   14594:	bgt	1457c <fputs@plt+0x340c>
   14598:	b	144b0 <fputs@plt+0x3340>
   1459c:	mov	r2, ip
   145a0:	b	14544 <fputs@plt+0x33d4>
   145a4:	cmp	r0, #99	; 0x63
   145a8:	addeq	r6, r3, #4
   145ac:	addeq	r1, r5, #1
   145b0:	ldreq	r3, [r3]
   145b4:	beq	144e0 <fputs@plt+0x3370>
   145b8:	cmp	r0, #117	; 0x75
   145bc:	bne	14674 <fputs@plt+0x3504>
   145c0:	ldr	sl, [r3]
   145c4:	add	r6, r3, #4
   145c8:	cmp	sl, #0
   145cc:	beq	144d8 <fputs@plt+0x3368>
   145d0:	mov	r2, r8
   145d4:	mov	fp, #1000	; 0x3e8
   145d8:	mov	r1, fp
   145dc:	mov	r0, sl
   145e0:	str	r2, [sp, #4]
   145e4:	bl	70888 <fputs@plt+0x5f718>
   145e8:	mov	r1, fp
   145ec:	str	r0, [sp]
   145f0:	mov	r0, sl
   145f4:	bl	70a74 <fputs@plt+0x5f904>
   145f8:	ldr	r3, [pc, #644]	; 14884 <fputs@plt+0x3714>
   145fc:	ldr	r2, [sp, #4]
   14600:	mov	ip, r2
   14604:	ldr	r1, [r3, r1, lsl #2]
   14608:	ldr	r3, [sp]
   1460c:	sub	r1, r1, #1
   14610:	ldrb	lr, [r1, #1]!
   14614:	mov	r0, ip
   14618:	mov	r2, ip
   1461c:	cmp	lr, #0
   14620:	strb	lr, [r0], #1
   14624:	bne	1464c <fputs@plt+0x34dc>
   14628:	subs	sl, r3, #0
   1462c:	bne	145d8 <fputs@plt+0x3468>
   14630:	mov	r3, ip
   14634:	sub	ip, ip, #1
   14638:	ldrb	r2, [r3, #-1]
   1463c:	cmp	r2, #48	; 0x30
   14640:	beq	14630 <fputs@plt+0x34c0>
   14644:	mov	r1, r5
   14648:	b	14668 <fputs@plt+0x34f8>
   1464c:	mov	ip, r0
   14650:	b	14610 <fputs@plt+0x34a0>
   14654:	ldrb	r2, [r3, #-1]!
   14658:	add	r4, r4, #1
   1465c:	cmp	r7, r4
   14660:	strb	r2, [r1], #1
   14664:	ble	144b0 <fputs@plt+0x3340>
   14668:	cmp	r3, r8
   1466c:	bne	14654 <fputs@plt+0x34e4>
   14670:	b	144b0 <fputs@plt+0x3340>
   14674:	cmp	r0, #81	; 0x51
   14678:	bne	146c0 <fputs@plt+0x3550>
   1467c:	ldr	r0, [r3]
   14680:	add	r6, r3, #4
   14684:	cmp	r0, #0
   14688:	moveq	r1, r5
   1468c:	beq	144b0 <fputs@plt+0x3340>
   14690:	bl	14100 <fputs@plt+0x2f90>
   14694:	sub	r0, r0, #1
   14698:	ldrb	r3, [r0, #1]!
   1469c:	mov	r1, r5
   146a0:	cmp	r3, #0
   146a4:	strb	r3, [r5], #1
   146a8:	beq	144b0 <fputs@plt+0x3340>
   146ac:	add	r4, r4, #1
   146b0:	cmp	r7, r4
   146b4:	mov	r1, r5
   146b8:	bgt	14698 <fputs@plt+0x3528>
   146bc:	b	144b0 <fputs@plt+0x3340>
   146c0:	cmp	r0, #108	; 0x6c
   146c4:	bne	14858 <fputs@plt+0x36e8>
   146c8:	ldrb	r1, [r2, #2]
   146cc:	add	r6, r3, #4
   146d0:	add	r9, r2, #3
   146d4:	cmp	r1, #117	; 0x75
   146d8:	bne	1478c <fputs@plt+0x361c>
   146dc:	ldr	sl, [r3]
   146e0:	cmp	sl, #0
   146e4:	beq	144d8 <fputs@plt+0x3368>
   146e8:	mov	r2, r8
   146ec:	mov	fp, #1000	; 0x3e8
   146f0:	mov	r1, fp
   146f4:	mov	r0, sl
   146f8:	str	r2, [sp, #4]
   146fc:	bl	70888 <fputs@plt+0x5f718>
   14700:	mov	r1, fp
   14704:	str	r0, [sp]
   14708:	mov	r0, sl
   1470c:	bl	70a74 <fputs@plt+0x5f904>
   14710:	ldr	r3, [pc, #364]	; 14884 <fputs@plt+0x3714>
   14714:	ldr	r2, [sp, #4]
   14718:	mov	ip, r2
   1471c:	ldr	r1, [r3, r1, lsl #2]
   14720:	ldr	r3, [sp]
   14724:	sub	r1, r1, #1
   14728:	ldrb	lr, [r1, #1]!
   1472c:	mov	r0, ip
   14730:	mov	r2, ip
   14734:	cmp	lr, #0
   14738:	strb	lr, [r0], #1
   1473c:	bne	14764 <fputs@plt+0x35f4>
   14740:	subs	sl, r3, #0
   14744:	bne	146f0 <fputs@plt+0x3580>
   14748:	mov	r3, ip
   1474c:	sub	ip, ip, #1
   14750:	ldrb	r2, [r3, #-1]
   14754:	cmp	r2, #48	; 0x30
   14758:	beq	14748 <fputs@plt+0x35d8>
   1475c:	mov	r1, r5
   14760:	b	14780 <fputs@plt+0x3610>
   14764:	mov	ip, r0
   14768:	b	14728 <fputs@plt+0x35b8>
   1476c:	ldrb	r2, [r3, #-1]!
   14770:	add	r4, r4, #1
   14774:	cmp	r7, r4
   14778:	strb	r2, [r1], #1
   1477c:	ble	144b0 <fputs@plt+0x3340>
   14780:	cmp	r3, r8
   14784:	bne	1476c <fputs@plt+0x35fc>
   14788:	b	144b0 <fputs@plt+0x3340>
   1478c:	cmp	r1, #100	; 0x64
   14790:	bne	14860 <fputs@plt+0x36f0>
   14794:	ldr	sl, [r3]
   14798:	cmp	sl, #0
   1479c:	beq	144d8 <fputs@plt+0x3368>
   147a0:	bge	147c4 <fputs@plt+0x3654>
   147a4:	add	r4, r4, #1
   147a8:	mov	r3, #45	; 0x2d
   147ac:	cmp	r7, r4
   147b0:	add	r1, r5, #1
   147b4:	strb	r3, [r5]
   147b8:	ble	144b0 <fputs@plt+0x3340>
   147bc:	rsb	sl, sl, #0
   147c0:	mov	r5, r1
   147c4:	mov	fp, r8
   147c8:	mov	r3, #1000	; 0x3e8
   147cc:	mov	r1, r3
   147d0:	mov	r0, sl
   147d4:	str	r3, [sp]
   147d8:	bl	70a94 <fputs@plt+0x5f924>
   147dc:	ldr	r3, [pc, #156]	; 14880 <fputs@plt+0x3710>
   147e0:	mov	r2, fp
   147e4:	mla	sl, r3, r0, sl
   147e8:	ldr	r3, [pc, #148]	; 14884 <fputs@plt+0x3714>
   147ec:	ldr	r1, [r3, sl, lsl #2]
   147f0:	ldr	r3, [sp]
   147f4:	sub	r1, r1, #1
   147f8:	ldrb	lr, [r1, #1]!
   147fc:	mov	ip, r2
   14800:	mov	fp, r2
   14804:	cmp	lr, #0
   14808:	strb	lr, [ip], #1
   1480c:	bne	14850 <fputs@plt+0x36e0>
   14810:	subs	sl, r0, #0
   14814:	bne	147cc <fputs@plt+0x365c>
   14818:	mov	r3, r2
   1481c:	sub	r2, r2, #1
   14820:	ldrb	r1, [r3, #-1]
   14824:	cmp	r1, #48	; 0x30
   14828:	beq	14818 <fputs@plt+0x36a8>
   1482c:	mov	r1, r5
   14830:	cmp	r3, r8
   14834:	beq	144b0 <fputs@plt+0x3340>
   14838:	ldrb	r2, [r3, #-1]!
   1483c:	add	r4, r4, #1
   14840:	cmp	r7, r4
   14844:	strb	r2, [r1], #1
   14848:	bgt	14830 <fputs@plt+0x36c0>
   1484c:	b	144b0 <fputs@plt+0x3340>
   14850:	mov	r2, ip
   14854:	b	147f8 <fputs@plt+0x3688>
   14858:	cmp	r0, #37	; 0x25
   1485c:	beq	14868 <fputs@plt+0x36f8>
   14860:	mov	r0, #1
   14864:	bl	11158 <exit@plt>
   14868:	add	r1, r5, #1
   1486c:	strb	r0, [r5]
   14870:	add	r4, r4, #1
   14874:	mov	r6, r3
   14878:	b	144b0 <fputs@plt+0x3340>
   1487c:			; <UNDEFINED> instruction: 0x000907b8
   14880:			; <UNDEFINED> instruction: 0xfffffc18
   14884:	andeq	r2, r7, r4, ror r1
   14888:	push	{r2, r3}
   1488c:	push	{r0, r1, r2, lr}
   14890:	add	r3, sp, #20
   14894:	ldr	r2, [sp, #16]
   14898:	str	r3, [sp, #4]
   1489c:	bl	14428 <fputs@plt+0x32b8>
   148a0:	add	sp, sp, #12
   148a4:	pop	{lr}		; (ldr lr, [sp], #4)
   148a8:	add	sp, sp, #8
   148ac:	bx	lr
   148b0:	ldr	r2, [pc, #28]	; 148d4 <fputs@plt+0x3764>
   148b4:	ldr	r3, [r2, r0, lsl #2]
   148b8:	add	r1, r1, r3
   148bc:	str	r1, [r2, r0, lsl #2]
   148c0:	add	r0, r0, #10
   148c4:	ldr	r3, [r2, r0, lsl #2]
   148c8:	cmp	r1, r3
   148cc:	strhi	r1, [r2, r0, lsl #2]
   148d0:	bx	lr
   148d4:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   148d8:	ldr	r3, [r0]
   148dc:	cmp	r3, #0
   148e0:	beq	14900 <fputs@plt+0x3790>
   148e4:	push	{r4, lr}
   148e8:	mov	r4, r0
   148ec:	ldr	r3, [r3, #4]
   148f0:	blx	r3
   148f4:	mov	r3, #0
   148f8:	str	r3, [r4]
   148fc:	pop	{r4, pc}
   14900:	mov	r0, r3
   14904:	bx	lr
   14908:	ldr	r3, [r0]
   1490c:	ldr	r3, [r3, #8]
   14910:	bx	r3
   14914:	ldr	r3, [r0]
   14918:	ldr	r3, [r3, #12]
   1491c:	bx	r3
   14920:	ldr	r1, [r0]
   14924:	ldr	r1, [r1, #16]
   14928:	bx	r1
   1492c:	ldr	r3, [r0]
   14930:	ldr	r3, [r3, #20]
   14934:	bx	r3
   14938:	ldr	r3, [r0]
   1493c:	ldr	r3, [r3, #24]
   14940:	bx	r3
   14944:	ldr	r3, [r0]
   14948:	ldr	r3, [r3, #40]	; 0x28
   1494c:	bx	r3
   14950:	ldr	r3, [r0]
   14954:	ldr	r3, [r3, #40]	; 0x28
   14958:	bx	r3
   1495c:	ldr	r3, [r0]
   14960:	ldr	r3, [r3, #48]	; 0x30
   14964:	bx	r3
   14968:	ldr	ip, [r0]
   1496c:	push	{lr}		; (str lr, [sp, #-4]!)
   14970:	ldr	lr, [ip, #56]	; 0x38
   14974:	mov	ip, lr
   14978:	pop	{lr}		; (ldr lr, [sp], #4)
   1497c:	bx	ip
   14980:	ldr	r1, [r0]
   14984:	ldr	r1, [r1, #72]	; 0x48
   14988:	bx	r1
   1498c:	bic	r3, r3, #-16777216	; 0xff000000
   14990:	bic	r3, r3, #16187392	; 0xf70000
   14994:	bic	r3, r3, #32768	; 0x8000
   14998:	bic	r3, r3, #128	; 0x80
   1499c:	ldr	ip, [r0, #24]
   149a0:	bx	ip
   149a4:	ldr	r3, [r0, #28]
   149a8:	bx	r3
   149ac:	ldr	ip, [r0, #32]
   149b0:	bx	ip
   149b4:	ldr	r3, [r0, #60]	; 0x3c
   149b8:	bx	r3
   149bc:	cmp	r0, #0
   149c0:	bxeq	lr
   149c4:	ldr	r2, [pc, #68]	; 14a10 <fputs@plt+0x38a0>
   149c8:	ldr	r3, [r2, #80]	; 0x50
   149cc:	cmp	r0, r3
   149d0:	bne	149e0 <fputs@plt+0x3870>
   149d4:	ldr	r3, [r0, #12]
   149d8:	str	r3, [r2, #80]	; 0x50
   149dc:	bx	lr
   149e0:	cmp	r3, #0
   149e4:	bne	149f0 <fputs@plt+0x3880>
   149e8:	bx	lr
   149ec:	mov	r3, r2
   149f0:	ldr	r2, [r3, #12]
   149f4:	cmp	r2, #0
   149f8:	bxeq	lr
   149fc:	cmp	r0, r2
   14a00:	bne	149ec <fputs@plt+0x387c>
   14a04:	ldr	r2, [r0, #12]
   14a08:	str	r2, [r3, #12]
   14a0c:	bx	lr
   14a10:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   14a14:	ldr	r3, [pc, #12]	; 14a28 <fputs@plt+0x38b8>
   14a18:	ldr	r3, [r3, #84]	; 0x54
   14a1c:	cmp	r3, #0
   14a20:	bxeq	lr
   14a24:	bx	r3
   14a28:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   14a2c:	ldr	r3, [pc, #12]	; 14a40 <fputs@plt+0x38d0>
   14a30:	ldr	r3, [r3, #88]	; 0x58
   14a34:	cmp	r3, #0
   14a38:	bxeq	lr
   14a3c:	bx	r3
   14a40:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   14a44:	ldr	r0, [r0, #-8]
   14a48:	bx	lr
   14a4c:	add	r0, r0, #7
   14a50:	bic	r0, r0, #7
   14a54:	bx	lr
   14a58:	mov	r0, #0
   14a5c:	bx	lr
   14a60:	ldr	r3, [pc, #4]	; 14a6c <fputs@plt+0x38fc>
   14a64:	ldr	r3, [r3, #52]	; 0x34
   14a68:	bx	r3
   14a6c:	andeq	ip, r8, r0, lsr r1
   14a70:	ldr	r3, [r0]
   14a74:	add	r2, r3, #1
   14a78:	str	r2, [r0]
   14a7c:	ldrb	r3, [r3]
   14a80:	cmp	r3, #191	; 0xbf
   14a84:	bls	14ad4 <fputs@plt+0x3964>
   14a88:	ldr	r2, [pc, #108]	; 14afc <fputs@plt+0x398c>
   14a8c:	add	r3, r2, r3
   14a90:	ldrb	r3, [r3, #-192]	; 0xffffff40
   14a94:	ldr	r1, [r0]
   14a98:	ldrb	r2, [r1]
   14a9c:	and	r2, r2, #192	; 0xc0
   14aa0:	cmp	r2, #128	; 0x80
   14aa4:	beq	14adc <fputs@plt+0x396c>
   14aa8:	cmp	r3, #127	; 0x7f
   14aac:	bls	14af4 <fputs@plt+0x3984>
   14ab0:	bic	r2, r3, #2032	; 0x7f0
   14ab4:	bic	r2, r2, #15
   14ab8:	cmp	r2, #55296	; 0xd800
   14abc:	beq	14af4 <fputs@plt+0x3984>
   14ac0:	ldr	r1, [pc, #56]	; 14b00 <fputs@plt+0x3990>
   14ac4:	bic	r0, r3, #1
   14ac8:	ldr	r2, [pc, #52]	; 14b04 <fputs@plt+0x3994>
   14acc:	cmp	r0, r1
   14ad0:	moveq	r3, r2
   14ad4:	mov	r0, r3
   14ad8:	bx	lr
   14adc:	add	r2, r1, #1
   14ae0:	str	r2, [r0]
   14ae4:	ldrb	r2, [r1]
   14ae8:	and	r2, r2, #63	; 0x3f
   14aec:	add	r3, r2, r3, lsl #6
   14af0:	b	14a94 <fputs@plt+0x3924>
   14af4:	ldr	r3, [pc, #8]	; 14b04 <fputs@plt+0x3994>
   14af8:	b	14ad4 <fputs@plt+0x3964>
   14afc:	strheq	r4, [r7], -r0
   14b00:	strdeq	pc, [r0], -lr
   14b04:	strdeq	pc, [r0], -sp
   14b08:	cmp	r1, #0
   14b0c:	addge	r1, r0, r1
   14b10:	mov	r3, r0
   14b14:	mvnlt	r1, #0
   14b18:	mov	r0, #0
   14b1c:	ldrb	r2, [r3]
   14b20:	cmp	r2, #0
   14b24:	cmpne	r3, r1
   14b28:	bcc	14b30 <fputs@plt+0x39c0>
   14b2c:	bx	lr
   14b30:	cmp	r2, #191	; 0xbf
   14b34:	add	r3, r3, #1
   14b38:	bls	14b58 <fputs@plt+0x39e8>
   14b3c:	mov	ip, r3
   14b40:	mov	r3, ip
   14b44:	add	ip, ip, #1
   14b48:	ldrb	r2, [r3]
   14b4c:	and	r2, r2, #192	; 0xc0
   14b50:	cmp	r2, #128	; 0x80
   14b54:	beq	14b40 <fputs@plt+0x39d0>
   14b58:	add	r0, r0, #1
   14b5c:	b	14b1c <fputs@plt+0x39ac>
   14b60:	ldr	r3, [pc, #20]	; 14b7c <fputs@plt+0x3a0c>
   14b64:	ldr	r3, [r3, #264]	; 0x108
   14b68:	cmp	r3, #0
   14b6c:	beq	14b74 <fputs@plt+0x3a04>
   14b70:	bx	r3
   14b74:	mov	r0, r3
   14b78:	bx	lr
   14b7c:	andeq	ip, r8, r0, lsr r1
   14b80:	sub	sp, sp, #16
   14b84:	vstr	d0, [sp]
   14b88:	ldrd	r2, [sp]
   14b8c:	strd	r2, [sp, #8]
   14b90:	vldr	d6, [sp]
   14b94:	vldr	d7, [sp, #8]
   14b98:	vcmp.f64	d6, d7
   14b9c:	vmrs	APSR_nzcv, fpscr
   14ba0:	movne	r0, #1
   14ba4:	moveq	r0, #0
   14ba8:	add	sp, sp, #16
   14bac:	bx	lr
   14bb0:	subs	r1, r0, #0
   14bb4:	beq	14c3c <fputs@plt+0x3acc>
   14bb8:	ldrb	r3, [r1]
   14bbc:	cmp	r3, #39	; 0x27
   14bc0:	beq	14bd0 <fputs@plt+0x3a60>
   14bc4:	bhi	14c1c <fputs@plt+0x3aac>
   14bc8:	cmp	r3, #34	; 0x22
   14bcc:	bne	14c3c <fputs@plt+0x3acc>
   14bd0:	push	{r4, lr}
   14bd4:	mov	lr, #1
   14bd8:	mov	ip, r1
   14bdc:	mov	r2, lr
   14be0:	ldrb	r4, [r1, r2]
   14be4:	sub	r0, lr, #1
   14be8:	cmp	r3, r4
   14bec:	strbne	r4, [ip]
   14bf0:	bne	14c0c <fputs@plt+0x3a9c>
   14bf4:	add	r4, r1, r2
   14bf8:	ldrb	r4, [r4, #1]
   14bfc:	cmp	r4, r3
   14c00:	bne	14c30 <fputs@plt+0x3ac0>
   14c04:	add	r2, r2, #1
   14c08:	strb	r3, [ip]
   14c0c:	add	r2, r2, #1
   14c10:	add	lr, lr, #1
   14c14:	add	ip, ip, #1
   14c18:	b	14be0 <fputs@plt+0x3a70>
   14c1c:	cmp	r3, #91	; 0x5b
   14c20:	moveq	r3, #93	; 0x5d
   14c24:	beq	14bd0 <fputs@plt+0x3a60>
   14c28:	cmp	r3, #96	; 0x60
   14c2c:	b	14bcc <fputs@plt+0x3a5c>
   14c30:	mov	r3, #0
   14c34:	strb	r3, [r1, r0]
   14c38:	pop	{r4, pc}
   14c3c:	mvn	r0, #0
   14c40:	bx	lr
   14c44:	push	{r4, lr}
   14c48:	sub	r1, r1, #1
   14c4c:	ldr	r4, [pc, #44]	; 14c80 <fputs@plt+0x3b10>
   14c50:	sub	lr, r0, #1
   14c54:	ldrb	ip, [lr, #1]!
   14c58:	ldrb	r2, [r1, #1]!
   14c5c:	add	r3, r4, ip
   14c60:	add	r2, r4, r2
   14c64:	ldrb	r3, [r3, #64]	; 0x40
   14c68:	ldrb	r0, [r2, #64]	; 0x40
   14c6c:	subs	r0, r3, r0
   14c70:	popne	{r4, pc}
   14c74:	cmp	ip, #0
   14c78:	bne	14c54 <fputs@plt+0x3ae4>
   14c7c:	pop	{r4, pc}
   14c80:	strheq	r4, [r7], -r0
   14c84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14c88:	vpush	{d8-d9}
   14c8c:	vldr	d8, [pc, #924]	; 15030 <fputs@plt+0x3ec0>
   14c90:	cmp	r3, #1
   14c94:	addeq	r6, r0, r2
   14c98:	sub	sp, sp, #20
   14c9c:	moveq	r2, #0
   14ca0:	str	r1, [sp, #12]
   14ca4:	vstr	d8, [r1]
   14ca8:	mov	r4, r0
   14cac:	streq	r2, [sp, #8]
   14cb0:	rsbne	r1, r3, #3
   14cb4:	bne	14d74 <fputs@plt+0x3c04>
   14cb8:	ldr	r7, [pc, #904]	; 15048 <fputs@plt+0x3ed8>
   14cbc:	cmp	r4, r6
   14cc0:	bcs	14f94 <fputs@plt+0x3e24>
   14cc4:	ldrb	r2, [r4]
   14cc8:	add	r1, r7, r2
   14ccc:	ldrb	r1, [r1, #320]	; 0x140
   14cd0:	tst	r1, #1
   14cd4:	bne	14db4 <fputs@plt+0x3c44>
   14cd8:	cmp	r2, #45	; 0x2d
   14cdc:	addeq	r4, r4, r3
   14ce0:	mvneq	r2, #0
   14ce4:	beq	14cf4 <fputs@plt+0x3b84>
   14ce8:	cmp	r2, #43	; 0x2b
   14cec:	addeq	r4, r4, r3
   14cf0:	mov	r2, #1
   14cf4:	mov	ip, #0
   14cf8:	str	r2, [sp, #4]
   14cfc:	cmp	r4, r6
   14d00:	bcs	15250 <fputs@plt+0x40e0>
   14d04:	ldrb	r2, [r4]
   14d08:	cmp	r2, #48	; 0x30
   14d0c:	beq	14dbc <fputs@plt+0x3c4c>
   14d10:	mov	sl, #0
   14d14:	mov	fp, #0
   14d18:	mov	r8, #10
   14d1c:	ldrb	lr, [r4]
   14d20:	add	r1, pc, #784	; 0x310
   14d24:	ldrd	r0, [r1]
   14d28:	add	r2, r7, lr
   14d2c:	cmp	r0, sl
   14d30:	ldrb	r2, [r2, #320]	; 0x140
   14d34:	sbcs	r1, r1, fp
   14d38:	movge	r5, #1
   14d3c:	movlt	r5, #0
   14d40:	ands	r5, r5, r2, lsr #2
   14d44:	bne	14dc8 <fputs@plt+0x3c58>
   14d48:	mov	r2, r5
   14d4c:	ldr	r5, [pc, #756]	; 15048 <fputs@plt+0x3ed8>
   14d50:	add	lr, ip, r2
   14d54:	cmp	r4, r6
   14d58:	str	lr, [sp]
   14d5c:	bcc	14e04 <fputs@plt+0x3c94>
   14d60:	mov	r7, #1
   14d64:	mov	r1, #0
   14d68:	mov	r5, #1
   14d6c:	b	14f20 <fputs@plt+0x3db0>
   14d70:	add	r1, r1, #2
   14d74:	cmp	r1, r2
   14d78:	bge	14d88 <fputs@plt+0x3c18>
   14d7c:	ldrb	r0, [r4, r1]
   14d80:	cmp	r0, #0
   14d84:	beq	14d70 <fputs@plt+0x3c00>
   14d88:	cmp	r1, r2
   14d8c:	sub	r6, r3, #3
   14d90:	movge	r2, #0
   14d94:	and	r3, r3, #1
   14d98:	movlt	r2, #1
   14d9c:	add	r6, r6, r1
   14da0:	add	r6, r4, r6
   14da4:	str	r2, [sp, #8]
   14da8:	add	r4, r4, r3
   14dac:	mov	r3, #2
   14db0:	b	14cb8 <fputs@plt+0x3b48>
   14db4:	add	r4, r4, r3
   14db8:	b	14cbc <fputs@plt+0x3b4c>
   14dbc:	add	r4, r4, r3
   14dc0:	add	ip, ip, #1
   14dc4:	b	14cfc <fputs@plt+0x3b8c>
   14dc8:	umull	r0, r1, sl, r8
   14dcc:	mla	r1, r8, fp, r1
   14dd0:	sub	lr, lr, #48	; 0x30
   14dd4:	adds	sl, r0, lr
   14dd8:	add	r4, r4, r3
   14ddc:	adc	fp, r1, lr, asr #31
   14de0:	cmp	r6, r4
   14de4:	add	ip, ip, #1
   14de8:	bhi	14d1c <fputs@plt+0x3bac>
   14dec:	str	ip, [sp]
   14df0:	mov	r2, #0
   14df4:	b	14d60 <fputs@plt+0x3bf0>
   14df8:	add	r4, r4, r3
   14dfc:	add	r2, r2, #1
   14e00:	b	14d50 <fputs@plt+0x3be0>
   14e04:	ldrb	r1, [r4]
   14e08:	add	r0, r5, r1
   14e0c:	ldrb	r0, [r0, #320]	; 0x140
   14e10:	tst	r0, #4
   14e14:	bne	14df8 <fputs@plt+0x3c88>
   14e18:	cmp	r1, #46	; 0x2e
   14e1c:	bne	14e88 <fputs@plt+0x3d18>
   14e20:	ldr	r5, [pc, #544]	; 15048 <fputs@plt+0x3ed8>
   14e24:	add	r9, pc, #524	; 0x20c
   14e28:	ldrd	r8, [r9]
   14e2c:	add	r4, r4, r3
   14e30:	add	lr, r2, lr
   14e34:	mov	r7, #10
   14e38:	sub	r1, lr, r2
   14e3c:	cmp	r4, r6
   14e40:	str	r1, [sp]
   14e44:	bcs	14d60 <fputs@plt+0x3bf0>
   14e48:	ldrb	ip, [r4]
   14e4c:	cmp	r8, sl
   14e50:	add	r1, r5, ip
   14e54:	ldrb	r0, [r1, #320]	; 0x140
   14e58:	sbcs	r1, r9, fp
   14e5c:	movge	r1, #1
   14e60:	movlt	r1, #0
   14e64:	ands	r1, r1, r0, lsr #2
   14e68:	bne	14fa4 <fputs@plt+0x3e34>
   14e6c:	cmp	r4, r6
   14e70:	bcs	14d60 <fputs@plt+0x3bf0>
   14e74:	ldrb	r1, [r4]
   14e78:	add	r1, r5, r1
   14e7c:	ldrb	r1, [r1, #320]	; 0x140
   14e80:	tst	r1, #4
   14e84:	bne	14fc4 <fputs@plt+0x3e54>
   14e88:	ldrb	r1, [r4]
   14e8c:	and	r1, r1, #223	; 0xdf
   14e90:	cmp	r1, #69	; 0x45
   14e94:	movne	r7, #1
   14e98:	movne	r1, #0
   14e9c:	movne	r5, r7
   14ea0:	bne	14f04 <fputs@plt+0x3d94>
   14ea4:	add	r4, r4, r3
   14ea8:	cmp	r4, r6
   14eac:	bcs	15020 <fputs@plt+0x3eb0>
   14eb0:	ldrb	r1, [r4]
   14eb4:	cmp	r1, #45	; 0x2d
   14eb8:	addeq	r4, r4, r3
   14ebc:	mvneq	r5, #0
   14ec0:	beq	14ed0 <fputs@plt+0x3d60>
   14ec4:	cmp	r1, #43	; 0x2b
   14ec8:	addeq	r4, r4, r3
   14ecc:	mov	r5, #1
   14ed0:	mov	r7, #0
   14ed4:	ldr	r9, [pc, #368]	; 1504c <fputs@plt+0x3edc>
   14ed8:	mov	r1, r7
   14edc:	mov	r8, #10
   14ee0:	mov	lr, #1
   14ee4:	cmp	r4, r6
   14ee8:	bcs	14f04 <fputs@plt+0x3d94>
   14eec:	ldrb	r0, [r4]
   14ef0:	ldr	ip, [pc, #336]	; 15048 <fputs@plt+0x3ed8>
   14ef4:	add	ip, ip, r0
   14ef8:	ldrb	ip, [ip, #320]	; 0x140
   14efc:	tst	ip, #4
   14f00:	bne	14fd8 <fputs@plt+0x3e68>
   14f04:	ldr	r0, [sp]
   14f08:	cmp	r0, #0
   14f0c:	moveq	r0, #0
   14f10:	andne	r0, r7, #1
   14f14:	cmp	r0, #0
   14f18:	ldrne	ip, [pc, #296]	; 15048 <fputs@plt+0x3ed8>
   14f1c:	bne	14ffc <fputs@plt+0x3e8c>
   14f20:	mlas	r5, r1, r5, r2
   14f24:	bpl	15238 <fputs@plt+0x40c8>
   14f28:	orrs	r3, sl, fp
   14f2c:	rsbne	r5, r5, #0
   14f30:	movne	r8, #10
   14f34:	movne	r9, #0
   14f38:	bne	1511c <fputs@plt+0x3fac>
   14f3c:	ldr	r3, [sp]
   14f40:	ldr	r2, [sp, #4]
   14f44:	adds	r3, r3, #0
   14f48:	vldr	d6, [pc, #224]	; 15030 <fputs@plt+0x3ec0>
   14f4c:	vldr	d7, [pc, #236]	; 15040 <fputs@plt+0x3ed0>
   14f50:	movne	r3, #1
   14f54:	ands	r3, r3, r2, lsr #31
   14f58:	vmoveq.f64	d7, d6
   14f5c:	ldr	r3, [sp, #12]
   14f60:	cmp	r4, r6
   14f64:	movcc	r4, #0
   14f68:	vstr	d7, [r3]
   14f6c:	ldr	r3, [sp]
   14f70:	movcs	r4, #1
   14f74:	cmp	r3, #0
   14f78:	movle	r4, #0
   14f7c:	cmp	r4, #0
   14f80:	beq	14f94 <fputs@plt+0x3e24>
   14f84:	ldr	r3, [sp, #8]
   14f88:	eor	r0, r3, #1
   14f8c:	ands	r0, r0, r7
   14f90:	bne	14f98 <fputs@plt+0x3e28>
   14f94:	mov	r0, #0
   14f98:	add	sp, sp, #20
   14f9c:	vpop	{d8-d9}
   14fa0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14fa4:	umull	r0, r1, sl, r7
   14fa8:	mla	r1, r7, fp, r1
   14fac:	sub	ip, ip, #48	; 0x30
   14fb0:	adds	sl, r0, ip
   14fb4:	adc	fp, r1, ip, asr #31
   14fb8:	add	r4, r4, r3
   14fbc:	sub	r2, r2, #1
   14fc0:	b	14e38 <fputs@plt+0x3cc8>
   14fc4:	ldr	r1, [sp]
   14fc8:	add	r4, r4, r3
   14fcc:	add	r1, r1, #1
   14fd0:	str	r1, [sp]
   14fd4:	b	14e6c <fputs@plt+0x3cfc>
   14fd8:	ldr	ip, [pc, #112]	; 15050 <fputs@plt+0x3ee0>
   14fdc:	add	r4, r4, r3
   14fe0:	cmp	r1, ip
   14fe4:	suble	r0, r0, #48	; 0x30
   14fe8:	mlale	r1, r8, r1, r0
   14fec:	movgt	r1, r9
   14ff0:	mov	r7, lr
   14ff4:	b	14ee4 <fputs@plt+0x3d74>
   14ff8:	add	r4, r4, r3
   14ffc:	cmp	r4, r6
   15000:	bcs	15018 <fputs@plt+0x3ea8>
   15004:	ldrb	r0, [r4]
   15008:	add	r0, ip, r0
   1500c:	ldrb	r0, [r0, #320]	; 0x140
   15010:	tst	r0, #1
   15014:	bne	14ff8 <fputs@plt+0x3e88>
   15018:	mov	r7, #1
   1501c:	b	14f20 <fputs@plt+0x3db0>
   15020:	mov	r7, #0
   15024:	mov	r1, r7
   15028:	b	14d68 <fputs@plt+0x3bf8>
   1502c:	nop			; (mov r0, r0)
	...
   15038:	stclgt	12, cr12, [ip], {202}	; 0xca
   1503c:	stcleq	12, cr12, [ip], {204}	; 0xcc
   15040:	andeq	r0, r0, r0
   15044:	andhi	r0, r0, r0
   15048:	strheq	r4, [r7], -r0
   1504c:	andeq	r2, r0, r0, lsl r7
   15050:	andeq	r2, r0, pc, lsl #14
   15054:	mul	r3, r2, fp
   15058:	umull	sl, fp, sl, r2
   1505c:	sub	r5, r5, #1
   15060:	add	fp, r3, fp
   15064:	cmp	r0, sl
   15068:	sbcs	r3, r1, fp
   1506c:	movge	r3, #1
   15070:	movlt	r3, #0
   15074:	cmp	r5, #0
   15078:	movle	r3, #0
   1507c:	andgt	r3, r3, #1
   15080:	cmp	r3, #0
   15084:	bne	15054 <fputs@plt+0x3ee4>
   15088:	mov	r8, #1
   1508c:	ldr	r3, [sp, #4]
   15090:	cmn	r3, #1
   15094:	bne	150a0 <fputs@plt+0x3f30>
   15098:	rsbs	sl, sl, #0
   1509c:	rsc	fp, fp, #0
   150a0:	cmp	r5, #0
   150a4:	beq	15224 <fputs@plt+0x40b4>
   150a8:	sub	r3, r5, #308	; 0x134
   150ac:	cmp	r3, #33	; 0x21
   150b0:	bhi	1517c <fputs@plt+0x400c>
   150b4:	vldr	d8, [pc, #420]	; 15260 <fputs@plt+0x40f0>
   150b8:	vldr	d9, [pc, #424]	; 15268 <fputs@plt+0x40f8>
   150bc:	mov	r9, #308	; 0x134
   150c0:	mov	r1, r9
   150c4:	mov	r0, r5
   150c8:	bl	70cb4 <fputs@plt+0x5fb44>
   150cc:	cmp	r1, #0
   150d0:	bne	1515c <fputs@plt+0x3fec>
   150d4:	cmn	r8, #1
   150d8:	mov	r0, sl
   150dc:	mov	r1, fp
   150e0:	vldr	d9, [pc, #392]	; 15270 <fputs@plt+0x4100>
   150e4:	bne	15168 <fputs@plt+0x3ff8>
   150e8:	bl	71064 <fputs@plt+0x5fef4>
   150ec:	vmov	d7, r0, r1
   150f0:	vdiv.f64	d6, d7, d8
   150f4:	vdiv.f64	d7, d6, d9
   150f8:	b	14f5c <fputs@plt+0x3dec>
   150fc:	mov	r0, sl
   15100:	mov	r1, fp
   15104:	mov	r2, r8
   15108:	mov	r3, r9
   1510c:	bl	710c4 <fputs@plt+0x5ff54>
   15110:	sub	r5, r5, #1
   15114:	mov	sl, r0
   15118:	mov	fp, r1
   1511c:	mov	r2, r8
   15120:	mov	r3, r9
   15124:	mov	r0, sl
   15128:	mov	r1, fp
   1512c:	bl	710c4 <fputs@plt+0x5ff54>
   15130:	orrs	r3, r2, r3
   15134:	bne	15154 <fputs@plt+0x3fe4>
   15138:	cmp	r5, #0
   1513c:	bne	150fc <fputs@plt+0x3f8c>
   15140:	ldr	r3, [sp, #4]
   15144:	cmn	r3, #1
   15148:	bne	15224 <fputs@plt+0x40b4>
   1514c:	ldr	r8, [sp, #4]
   15150:	b	15098 <fputs@plt+0x3f28>
   15154:	mvn	r8, #0
   15158:	b	1508c <fputs@plt+0x3f1c>
   1515c:	vmul.f64	d8, d8, d9
   15160:	sub	r5, r5, #1
   15164:	b	150c0 <fputs@plt+0x3f50>
   15168:	bl	71064 <fputs@plt+0x5fef4>
   1516c:	vmov	d7, r0, r1
   15170:	vmul.f64	d7, d7, d8
   15174:	vmul.f64	d7, d7, d9
   15178:	b	14f5c <fputs@plt+0x3dec>
   1517c:	ldr	r3, [pc, #260]	; 15288 <fputs@plt+0x4118>
   15180:	cmp	r5, r3
   15184:	bgt	151d4 <fputs@plt+0x4064>
   15188:	vldr	d8, [pc, #208]	; 15260 <fputs@plt+0x40f0>
   1518c:	vldr	d9, [pc, #212]	; 15268 <fputs@plt+0x40f8>
   15190:	mov	r9, #22
   15194:	mov	r1, r9
   15198:	mov	r0, r5
   1519c:	bl	70cb4 <fputs@plt+0x5fb44>
   151a0:	cmp	r1, #0
   151a4:	bne	1520c <fputs@plt+0x409c>
   151a8:	vldr	d7, [pc, #200]	; 15278 <fputs@plt+0x4108>
   151ac:	cmp	r5, #0
   151b0:	bgt	15218 <fputs@plt+0x40a8>
   151b4:	cmn	r8, #1
   151b8:	mov	r0, sl
   151bc:	mov	r1, fp
   151c0:	bne	151e4 <fputs@plt+0x4074>
   151c4:	bl	71064 <fputs@plt+0x5fef4>
   151c8:	vmov	d6, r0, r1
   151cc:	vdiv.f64	d7, d6, d8
   151d0:	b	14f5c <fputs@plt+0x3dec>
   151d4:	cmn	r8, #1
   151d8:	mov	r0, sl
   151dc:	mov	r1, fp
   151e0:	bne	151f4 <fputs@plt+0x4084>
   151e4:	bl	71064 <fputs@plt+0x5fef4>
   151e8:	vmov	d7, r0, r1
   151ec:	vmul.f64	d7, d7, d8
   151f0:	b	14f5c <fputs@plt+0x3dec>
   151f4:	bl	71064 <fputs@plt+0x5fef4>
   151f8:	vldr	d7, [pc, #112]	; 15270 <fputs@plt+0x4100>
   151fc:	vmul.f64	d7, d7, d7
   15200:	vmov	d6, r0, r1
   15204:	vmul.f64	d7, d6, d7
   15208:	b	14f5c <fputs@plt+0x3dec>
   1520c:	vmul.f64	d8, d8, d9
   15210:	sub	r5, r5, #1
   15214:	b	15194 <fputs@plt+0x4024>
   15218:	vmul.f64	d8, d8, d7
   1521c:	sub	r5, r5, #22
   15220:	b	151ac <fputs@plt+0x403c>
   15224:	mov	r0, sl
   15228:	mov	r1, fp
   1522c:	bl	71064 <fputs@plt+0x5fef4>
   15230:	vmov	d7, r0, r1
   15234:	b	14f5c <fputs@plt+0x3dec>
   15238:	orrs	r3, sl, fp
   1523c:	add	r1, pc, #60	; 0x3c
   15240:	ldrd	r0, [r1]
   15244:	mov	r2, #10
   15248:	bne	15064 <fputs@plt+0x3ef4>
   1524c:	b	14f3c <fputs@plt+0x3dcc>
   15250:	mov	sl, #0
   15254:	mov	fp, #0
   15258:	b	14dec <fputs@plt+0x3c7c>
   1525c:	nop			; (mov r0, r0)
   15260:	andeq	r0, r0, r0
   15264:	svccc	0x00f00000	; IMB
   15268:	andeq	r0, r0, r0
   1526c:	eormi	r0, r4, r0
   15270:	strbhi	ip, [fp, #2208]!	; 0x8a0
   15274:	svcvc	0x00e1ccf3
   15278:			; <UNDEFINED> instruction: 0x064dd592
   1527c:	strmi	pc, [r0], #207	; 0xcf
   15280:	stclgt	12, cr12, [ip], {203}	; 0xcb
   15284:	stcleq	12, cr12, [ip], {204}	; 0xcc
   15288:	andeq	r0, r0, r5, asr r1
   1528c:	cmp	r3, #1
   15290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15294:	addeq	r2, r0, r2
   15298:	mov	r6, r1
   1529c:	sub	sp, sp, #20
   152a0:	moveq	fp, #0
   152a4:	rsbne	r1, r3, #3
   152a8:	bne	153f0 <fputs@plt+0x4280>
   152ac:	ldr	lr, [pc, #512]	; 154b4 <fputs@plt+0x4344>
   152b0:	cmp	r0, r2
   152b4:	bcs	15434 <fputs@plt+0x42c4>
   152b8:	ldrb	ip, [r0]
   152bc:	add	r1, lr, ip
   152c0:	ldrb	r1, [r1, #320]	; 0x140
   152c4:	ands	r1, r1, #1
   152c8:	bne	1542c <fputs@plt+0x42bc>
   152cc:	cmp	ip, #45	; 0x2d
   152d0:	addeq	r0, r0, r3
   152d4:	moveq	r1, #1
   152d8:	beq	152e4 <fputs@plt+0x4174>
   152dc:	cmp	ip, #43	; 0x2b
   152e0:	addeq	r0, r0, r3
   152e4:	mov	ip, r0
   152e8:	cmp	ip, r2
   152ec:	bcc	15440 <fputs@plt+0x42d0>
   152f0:	mov	r7, ip
   152f4:	mov	lr, #0
   152f8:	mov	r4, #0
   152fc:	mov	r5, #0
   15300:	mov	sl, #10
   15304:	str	ip, [sp, #4]
   15308:	ldr	r8, [sp, #4]
   1530c:	cmp	r8, r2
   15310:	sub	r9, r8, ip
   15314:	str	r8, [sp, #8]
   15318:	bcs	15330 <fputs@plt+0x41c0>
   1531c:	ldrb	lr, [r8], r3
   15320:	str	r8, [sp, #4]
   15324:	sub	r8, lr, #48	; 0x30
   15328:	cmp	r8, #9
   1532c:	bls	15454 <fputs@plt+0x42e4>
   15330:	cmp	r4, #0
   15334:	sbcs	r8, r5, #0
   15338:	bge	15480 <fputs@plt+0x4310>
   1533c:	cmp	r1, #0
   15340:	movne	r4, #0
   15344:	movne	r5, #-2147483648	; 0x80000000
   15348:	mvneq	r4, #0
   1534c:	mvneq	r5, #-2147483648	; 0x80000000
   15350:	strd	r4, [r6]
   15354:	ldr	r4, [sp, #8]
   15358:	cmp	lr, #0
   1535c:	cmpne	r4, r2
   15360:	bcc	154ac <fputs@plt+0x433c>
   15364:	cmp	r9, #0
   15368:	cmpeq	r0, ip
   1536c:	beq	154ac <fputs@plt+0x433c>
   15370:	mov	r2, #19
   15374:	mul	r2, r2, r3
   15378:	cmp	r2, r9
   1537c:	movge	r0, fp
   15380:	orrlt	r0, fp, #1
   15384:	cmp	r0, #0
   15388:	bne	154ac <fputs@plt+0x433c>
   1538c:	cmp	r2, r9
   15390:	bgt	153e4 <fputs@plt+0x4274>
   15394:	ldr	r4, [pc, #284]	; 154b8 <fputs@plt+0x4348>
   15398:	mov	fp, r0
   1539c:	rsb	r2, r3, #0
   153a0:	mov	r5, #10
   153a4:	cmp	fp, #17
   153a8:	cmple	r0, #0
   153ac:	add	r7, r7, r3
   153b0:	beq	15494 <fputs@plt+0x4324>
   153b4:	cmp	r0, #0
   153b8:	moveq	r2, #18
   153bc:	muleq	r3, r2, r3
   153c0:	ldrbeq	r0, [ip, r3]
   153c4:	subeq	r0, r0, #56	; 0x38
   153c8:	cmp	r0, #0
   153cc:	movlt	r0, #0
   153d0:	blt	153e4 <fputs@plt+0x4274>
   153d4:	bne	154ac <fputs@plt+0x433c>
   153d8:	cmp	r1, #0
   153dc:	moveq	r0, #2
   153e0:	movne	r0, #0
   153e4:	add	sp, sp, #20
   153e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   153ec:	add	r1, r1, #2
   153f0:	cmp	r1, r2
   153f4:	bge	15404 <fputs@plt+0x4294>
   153f8:	ldrb	ip, [r0, r1]
   153fc:	cmp	ip, #0
   15400:	beq	153ec <fputs@plt+0x427c>
   15404:	cmp	r1, r2
   15408:	sub	r2, r3, #3
   1540c:	add	r2, r2, r1
   15410:	and	r3, r3, #1
   15414:	add	r2, r0, r2
   15418:	movge	fp, #0
   1541c:	add	r0, r0, r3
   15420:	movlt	fp, #1
   15424:	mov	r3, #2
   15428:	b	152ac <fputs@plt+0x413c>
   1542c:	add	r0, r0, r3
   15430:	b	152b0 <fputs@plt+0x4140>
   15434:	mov	ip, r0
   15438:	mov	r1, #0
   1543c:	b	152f0 <fputs@plt+0x4180>
   15440:	ldrb	lr, [ip]
   15444:	cmp	lr, #48	; 0x30
   15448:	bne	152f0 <fputs@plt+0x4180>
   1544c:	add	ip, ip, r3
   15450:	b	152e8 <fputs@plt+0x4178>
   15454:	umull	r8, r9, r4, sl
   15458:	strd	r8, [sp, #8]
   1545c:	ldr	r8, [sp, #12]
   15460:	mla	r4, sl, r5, r8
   15464:	str	r4, [sp, #12]
   15468:	ldrd	r4, [sp, #8]
   1546c:	subs	r4, r4, #48	; 0x30
   15470:	sbc	r5, r5, #0
   15474:	adds	r4, r4, lr
   15478:	adc	r5, r5, #0
   1547c:	b	15308 <fputs@plt+0x4198>
   15480:	cmp	r1, #0
   15484:	beq	15350 <fputs@plt+0x41e0>
   15488:	rsbs	r4, r4, #0
   1548c:	rsc	r5, r5, #0
   15490:	b	15350 <fputs@plt+0x41e0>
   15494:	ldrb	r0, [r4, fp]
   15498:	ldrb	lr, [r7, r2]
   1549c:	add	fp, fp, #1
   154a0:	sub	lr, lr, r0
   154a4:	mul	r0, r5, lr
   154a8:	b	153a4 <fputs@plt+0x4234>
   154ac:	mov	r0, #1
   154b0:	b	153e4 <fputs@plt+0x4274>
   154b4:	strheq	r4, [r7], -r0
   154b8:	andeq	r7, r7, r4, lsr #17
   154bc:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   154c0:	mov	r4, #0
   154c4:	and	r5, r3, #-16777216	; 0xff000000
   154c8:	orrs	r1, r4, r5
   154cc:	beq	15514 <fputs@plt+0x43a4>
   154d0:	mov	r1, r0
   154d4:	mvn	lr, #127	; 0x7f
   154d8:	strb	r2, [r1, #8]!
   154dc:	lsr	r2, r2, #8
   154e0:	orr	r2, r2, r3, lsl #24
   154e4:	lsr	r3, r3, #8
   154e8:	orr	ip, r2, lr
   154ec:	strb	ip, [r1, #-1]!
   154f0:	lsr	r2, r2, #7
   154f4:	cmp	r0, r1
   154f8:	orr	r2, r2, r3, lsl #25
   154fc:	lsr	r3, r3, #7
   15500:	bne	154e8 <fputs@plt+0x4378>
   15504:	mov	ip, #9
   15508:	mov	r0, ip
   1550c:	add	sp, sp, #16
   15510:	pop	{r4, r5, r6, pc}
   15514:	mov	lr, #0
   15518:	add	r4, sp, #4
   1551c:	mvn	r6, #127	; 0x7f
   15520:	mov	r1, lr
   15524:	add	ip, lr, #1
   15528:	orr	lr, r6, r2
   1552c:	strb	lr, [r4, r1]
   15530:	lsr	lr, r2, #7
   15534:	orr	lr, lr, r3, lsl #25
   15538:	lsr	r5, r3, #7
   1553c:	mov	r2, lr
   15540:	mov	r3, r5
   15544:	orrs	r5, r2, r3
   15548:	mov	lr, ip
   1554c:	bne	15520 <fputs@plt+0x43b0>
   15550:	ldrb	r3, [sp, #4]
   15554:	and	r3, r3, #127	; 0x7f
   15558:	strb	r3, [sp, #4]
   1555c:	sub	r3, r0, #1
   15560:	ldrb	r2, [r4, r1]
   15564:	subs	r1, r1, #1
   15568:	strb	r2, [r3, #1]!
   1556c:	bcs	15560 <fputs@plt+0x43f0>
   15570:	b	15508 <fputs@plt+0x4398>
   15574:	ldrb	r3, [r0]
   15578:	tst	r3, #128	; 0x80
   1557c:	bne	15594 <fputs@plt+0x4424>
   15580:	uxtb	r2, r3
   15584:	mov	r3, #0
   15588:	mov	r0, #1
   1558c:	strd	r2, [r1]
   15590:	bx	lr
   15594:	ldrb	r2, [r0, #1]
   15598:	tst	r2, #128	; 0x80
   1559c:	bne	155b8 <fputs@plt+0x4448>
   155a0:	and	r3, r3, #127	; 0x7f
   155a4:	mov	r0, #2
   155a8:	orr	r2, r2, r3, lsl #7
   155ac:	mov	r3, #0
   155b0:	strd	r2, [r1]
   155b4:	bx	lr
   155b8:	ldrb	ip, [r0, #2]
   155bc:	orr	r3, ip, r3, lsl #14
   155c0:	ldr	ip, [pc, #344]	; 15720 <fputs@plt+0x45b0>
   155c4:	tst	r3, #128	; 0x80
   155c8:	and	ip, ip, r3
   155cc:	bne	155e8 <fputs@plt+0x4478>
   155d0:	and	r2, r2, #127	; 0x7f
   155d4:	mov	r3, #0
   155d8:	orr	r2, ip, r2, lsl #7
   155dc:	mov	r0, #3
   155e0:	strd	r2, [r1]
   155e4:	bx	lr
   155e8:	ldrb	r3, [r0, #3]
   155ec:	orr	r3, r3, r2, lsl #14
   155f0:	ldr	r2, [pc, #296]	; 15720 <fputs@plt+0x45b0>
   155f4:	tst	r3, #128	; 0x80
   155f8:	and	r2, r2, r3
   155fc:	bne	15614 <fputs@plt+0x44a4>
   15600:	orr	r2, r2, ip, lsl #7
   15604:	mov	r3, #0
   15608:	mov	r0, #4
   1560c:	strd	r2, [r1]
   15610:	bx	lr
   15614:	push	{r4, r5, r6, r7, lr}
   15618:	ldrb	r4, [r0, #4]
   1561c:	orr	r5, r4, ip, lsl #14
   15620:	ands	r3, r5, #128	; 0x80
   15624:	bne	15640 <fputs@plt+0x44d0>
   15628:	orr	r2, r5, r2, lsl #7
   1562c:	lsr	r7, ip, #18
   15630:	orr	r6, r3, r2
   15634:	mov	r0, #5
   15638:	strd	r6, [r1]
   1563c:	pop	{r4, r5, r6, r7, pc}
   15640:	ldrb	lr, [r0, #5]
   15644:	orr	ip, r2, ip, lsl #7
   15648:	orr	lr, lr, r2, lsl #14
   1564c:	ands	r3, lr, #128	; 0x80
   15650:	bne	15674 <fputs@plt+0x4504>
   15654:	ldr	r2, [pc, #200]	; 15724 <fputs@plt+0x45b4>
   15658:	mov	r0, #6
   1565c:	and	r2, r2, r5, lsl #7
   15660:	orr	r2, lr, r2
   15664:	lsr	r5, ip, #18
   15668:	orr	r4, r3, r2
   1566c:	strd	r4, [r1]
   15670:	pop	{r4, r5, r6, r7, pc}
   15674:	ldrb	r3, [r0, #6]
   15678:	orr	r3, r3, r5, lsl #14
   1567c:	ands	r2, r3, #128	; 0x80
   15680:	bne	156b0 <fputs@plt+0x4540>
   15684:	mov	r4, r2
   15688:	ldr	r2, [pc, #148]	; 15724 <fputs@plt+0x45b4>
   1568c:	bic	r3, r3, #266338304	; 0xfe00000
   15690:	and	r2, r2, lr, lsl #7
   15694:	bic	r3, r3, #16256	; 0x3f80
   15698:	orr	r3, r2, r3
   1569c:	lsr	r5, ip, #11
   156a0:	orr	r4, r4, r3
   156a4:	mov	r0, #7
   156a8:	strd	r4, [r1]
   156ac:	pop	{r4, r5, r6, r7, pc}
   156b0:	ldrb	r2, [r0, #7]
   156b4:	bic	r3, r3, #-16777216	; 0xff000000
   156b8:	bic	r3, r3, #14680064	; 0xe00000
   156bc:	orr	r2, r2, lr, lsl #14
   156c0:	ands	lr, r2, #128	; 0x80
   156c4:	bic	r3, r3, #16256	; 0x3f80
   156c8:	bne	156ec <fputs@plt+0x457c>
   156cc:	bic	r2, r2, #266338304	; 0xfe00000
   156d0:	bic	r2, r2, #16256	; 0x3f80
   156d4:	orr	r3, r2, r3, lsl #7
   156d8:	lsr	r5, ip, #4
   156dc:	orr	r4, lr, r3
   156e0:	mov	r0, #8
   156e4:	strd	r4, [r1]
   156e8:	pop	{r4, r5, r6, r7, pc}
   156ec:	ldr	lr, [pc, #52]	; 15728 <fputs@plt+0x45b8>
   156f0:	and	r4, r4, #127	; 0x7f
   156f4:	and	r2, lr, r2, lsl #8
   156f8:	orr	r3, r2, r3, lsl #15
   156fc:	ldrb	r2, [r0, #8]
   15700:	lsr	r4, r4, #3
   15704:	mov	r6, #0
   15708:	orr	r3, r2, r3
   1570c:	orr	r7, r4, ip, lsl #4
   15710:	orr	r6, r6, r3
   15714:	mov	r0, #9
   15718:	strd	r6, [r1]
   1571c:	pop	{r4, r5, r6, r7, pc}
   15720:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   15724:	svceq	0x00e03f80
   15728:	svcne	0x00c07f00
   1572c:	asr	r3, r0, #6
   15730:	and	r3, r3, #1
   15734:	add	r0, r0, r3, lsl #3
   15738:	add	r0, r0, r3
   1573c:	and	r0, r0, #15
   15740:	bx	lr
   15744:	push	{r4, r5, r6, r7, r8, lr}
   15748:	ldrb	r3, [r0]
   1574c:	cmp	r3, #45	; 0x2d
   15750:	addeq	r0, r0, #1
   15754:	moveq	r3, #1
   15758:	beq	157fc <fputs@plt+0x468c>
   1575c:	cmp	r3, #43	; 0x2b
   15760:	addeq	r0, r0, #1
   15764:	beq	157f8 <fputs@plt+0x4688>
   15768:	cmp	r3, #48	; 0x30
   1576c:	movne	r3, #0
   15770:	bne	15814 <fputs@plt+0x46a4>
   15774:	ldrb	r3, [r0, #1]
   15778:	and	r3, r3, #223	; 0xdf
   1577c:	cmp	r3, #88	; 0x58
   15780:	bne	157f8 <fputs@plt+0x4688>
   15784:	ldrb	r3, [r0, #2]
   15788:	ldr	r6, [pc, #260]	; 15894 <fputs@plt+0x4724>
   1578c:	add	r3, r6, r3
   15790:	ldrb	r3, [r3, #320]	; 0x140
   15794:	ands	r3, r3, #8
   15798:	beq	157fc <fputs@plt+0x468c>
   1579c:	add	r0, r0, #2
   157a0:	mov	r3, r0
   157a4:	add	r0, r0, #1
   157a8:	ldrb	r2, [r3]
   157ac:	cmp	r2, #48	; 0x30
   157b0:	beq	157a0 <fputs@plt+0x4630>
   157b4:	sub	r5, r3, #1
   157b8:	add	r4, r3, #8
   157bc:	mov	r2, #0
   157c0:	ldrb	r0, [r5, #1]!
   157c4:	add	r3, r6, r0
   157c8:	ldrb	r3, [r3, #320]	; 0x140
   157cc:	ands	r3, r3, #8
   157d0:	beq	157dc <fputs@plt+0x466c>
   157d4:	cmp	r4, r5
   157d8:	bne	15868 <fputs@plt+0x46f8>
   157dc:	cmp	r2, #0
   157e0:	cmpge	r3, #0
   157e4:	moveq	r0, #1
   157e8:	movne	r0, #0
   157ec:	streq	r2, [r1]
   157f0:	beq	15860 <fputs@plt+0x46f0>
   157f4:	pop	{r4, r5, r6, r7, r8, pc}
   157f8:	mov	r3, #0
   157fc:	mov	r2, r0
   15800:	mov	r0, r2
   15804:	add	r2, r2, #1
   15808:	ldrb	ip, [r0]
   1580c:	cmp	ip, #48	; 0x30
   15810:	beq	15800 <fputs@plt+0x4690>
   15814:	sub	ip, r0, #1
   15818:	mov	r4, #0
   1581c:	add	r0, r0, #10
   15820:	mov	r5, #0
   15824:	mov	lr, #10
   15828:	ldrb	r2, [ip, #1]!
   1582c:	sub	r2, r2, #48	; 0x30
   15830:	cmp	r2, #9
   15834:	bls	15874 <fputs@plt+0x4704>
   15838:	subs	r6, r4, r3
   1583c:	sbc	r7, r5, r3, asr #31
   15840:	cmp	r6, #-2147483648	; 0x80000000
   15844:	sbcs	r2, r7, #0
   15848:	bge	1588c <fputs@plt+0x471c>
   1584c:	cmp	r3, #0
   15850:	beq	1585c <fputs@plt+0x46ec>
   15854:	rsbs	r4, r4, #0
   15858:	rsc	r5, r5, #0
   1585c:	str	r4, [r1]
   15860:	mov	r0, #1
   15864:	pop	{r4, r5, r6, r7, r8, pc}
   15868:	bl	1572c <fputs@plt+0x45bc>
   1586c:	add	r2, r0, r2, lsl #4
   15870:	b	157c0 <fputs@plt+0x4650>
   15874:	umull	r6, r7, r4, lr
   15878:	mla	r7, lr, r5, r7
   1587c:	adds	r4, r6, r2
   15880:	adc	r5, r7, r2, asr #31
   15884:	cmp	r0, ip
   15888:	bne	15828 <fputs@plt+0x46b8>
   1588c:	mov	r0, #0
   15890:	pop	{r4, r5, r6, r7, r8, pc}
   15894:	strheq	r4, [r7], -r0
   15898:	mov	r3, #0
   1589c:	cmp	r0, r3
   158a0:	push	{r0, r1, r2, lr}
   158a4:	str	r3, [sp, #4]
   158a8:	beq	158b4 <fputs@plt+0x4744>
   158ac:	add	r1, sp, #4
   158b0:	bl	15744 <fputs@plt+0x45d4>
   158b4:	ldr	r0, [sp, #4]
   158b8:	add	sp, sp, #12
   158bc:	pop	{pc}		; (ldr pc, [sp], #4)
   158c0:	cmp	r2, #0
   158c4:	sbcs	r1, r3, #0
   158c8:	push	{r4, r5, r6, r7, r8, r9, lr}
   158cc:	ldrd	r4, [r0]
   158d0:	blt	15910 <fputs@plt+0x47a0>
   158d4:	cmp	r4, #1
   158d8:	sbcs	r1, r5, #0
   158dc:	blt	158fc <fputs@plt+0x478c>
   158e0:	mvn	r6, #0
   158e4:	subs	r6, r6, r4
   158e8:	mvn	r7, #-2147483648	; 0x80000000
   158ec:	sbc	r7, r7, r5
   158f0:	cmp	r6, r2
   158f4:	sbcs	r1, r7, r3
   158f8:	blt	15940 <fputs@plt+0x47d0>
   158fc:	adds	r4, r4, r2
   15900:	adc	r5, r5, r3
   15904:	strd	r4, [r0]
   15908:	mov	r0, #0
   1590c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15910:	cmp	r4, #0
   15914:	sbcs	r1, r5, #0
   15918:	bge	158fc <fputs@plt+0x478c>
   1591c:	mov	r6, #1
   15920:	subs	r6, r6, r4
   15924:	mov	r7, #-2147483648	; 0x80000000
   15928:	sbc	r7, r7, r5
   1592c:	adds	r8, r2, #1
   15930:	adc	r9, r3, #0
   15934:	cmp	r8, r6
   15938:	sbcs	r1, r9, r7
   1593c:	b	158f8 <fputs@plt+0x4788>
   15940:	mov	r0, #1
   15944:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15948:	cmp	r0, #0
   1594c:	bxge	lr
   15950:	cmp	r0, #-2147483648	; 0x80000000
   15954:	rsbne	r0, r0, #0
   15958:	mvneq	r0, #-2147483648	; 0x80000000
   1595c:	bx	lr
   15960:	cmp	r1, #0
   15964:	cmpeq	r0, #7
   15968:	movhi	r3, #40	; 0x28
   1596c:	bhi	159d8 <fputs@plt+0x4868>
   15970:	cmp	r1, #0
   15974:	cmpeq	r0, #1
   15978:	bls	15a04 <fputs@plt+0x4894>
   1597c:	mov	r3, #40	; 0x28
   15980:	adds	r0, r0, r0
   15984:	adc	r1, r1, r1
   15988:	sub	r3, r3, #10
   1598c:	cmp	r1, #0
   15990:	cmpeq	r0, #7
   15994:	sxth	r3, r3
   15998:	bls	15980 <fputs@plt+0x4810>
   1599c:	and	r0, r0, #7
   159a0:	ldr	r2, [pc, #100]	; 15a0c <fputs@plt+0x489c>
   159a4:	lsl	r0, r0, #1
   159a8:	sub	r3, r3, #10
   159ac:	ldrh	r0, [r2, r0]
   159b0:	add	r3, r0, r3
   159b4:	sxth	r0, r3
   159b8:	bx	lr
   159bc:	lsr	r2, r0, #4
   159c0:	add	r3, r3, #40	; 0x28
   159c4:	orr	r2, r2, r1, lsl #28
   159c8:	lsr	ip, r1, #4
   159cc:	sxth	r3, r3
   159d0:	mov	r0, r2
   159d4:	mov	r1, ip
   159d8:	cmp	r1, #0
   159dc:	cmpeq	r0, #255	; 0xff
   159e0:	bhi	159bc <fputs@plt+0x484c>
   159e4:	cmp	r1, #0
   159e8:	cmpeq	r0, #15
   159ec:	bls	1599c <fputs@plt+0x482c>
   159f0:	add	r3, r3, #10
   159f4:	lsrs	r1, r1, #1
   159f8:	rrx	r0, r0
   159fc:	sxth	r3, r3
   15a00:	b	159e4 <fputs@plt+0x4874>
   15a04:	mov	r0, #0
   15a08:	bx	lr
   15a0c:	strdeq	r4, [r7], -r0
   15a10:	ldr	r1, [pc, #40]	; 15a40 <fputs@plt+0x48d0>
   15a14:	mov	r3, #0
   15a18:	ldrb	r2, [r0], #1
   15a1c:	cmp	r2, #0
   15a20:	bne	15a2c <fputs@plt+0x48bc>
   15a24:	mov	r0, r3
   15a28:	bx	lr
   15a2c:	add	r2, r1, r2
   15a30:	ldrb	r2, [r2, #64]	; 0x40
   15a34:	eor	r2, r2, r3, lsl #3
   15a38:	eor	r3, r3, r2
   15a3c:	b	15a18 <fputs@plt+0x48a8>
   15a40:	strheq	r4, [r7], -r0
   15a44:	push	{r4, r5, r6, r7, r8, lr}
   15a48:	mov	r4, r0
   15a4c:	ldr	r6, [r0, #12]
   15a50:	mov	r7, r1
   15a54:	cmp	r6, #0
   15a58:	mov	r8, r2
   15a5c:	beq	15a94 <fputs@plt+0x4924>
   15a60:	mov	r0, r1
   15a64:	bl	15a10 <fputs@plt+0x48a0>
   15a68:	ldr	r1, [r4]
   15a6c:	bl	70a74 <fputs@plt+0x5f904>
   15a70:	add	r3, r6, r1, lsl #3
   15a74:	ldr	r4, [r6, r1, lsl #3]
   15a78:	ldr	r5, [r3, #4]
   15a7c:	str	r1, [r8]
   15a80:	cmp	r4, #0
   15a84:	bne	15aa0 <fputs@plt+0x4930>
   15a88:	mov	r5, r4
   15a8c:	mov	r0, r5
   15a90:	pop	{r4, r5, r6, r7, r8, pc}
   15a94:	ldmib	r0, {r4, r5}
   15a98:	mov	r1, r6
   15a9c:	b	15a7c <fputs@plt+0x490c>
   15aa0:	mov	r1, r7
   15aa4:	ldr	r0, [r5, #12]
   15aa8:	bl	14c44 <fputs@plt+0x3ad4>
   15aac:	sub	r4, r4, #1
   15ab0:	cmp	r0, #0
   15ab4:	beq	15a8c <fputs@plt+0x491c>
   15ab8:	ldr	r5, [r5]
   15abc:	b	15a80 <fputs@plt+0x4910>
   15ac0:	push	{r0, r1, r2, lr}
   15ac4:	add	r2, sp, #4
   15ac8:	bl	15a44 <fputs@plt+0x48d4>
   15acc:	cmp	r0, #0
   15ad0:	ldrne	r0, [r0, #8]
   15ad4:	add	sp, sp, #12
   15ad8:	pop	{pc}		; (ldr pc, [sp], #4)
   15adc:	ldr	r3, [r0, #8]
   15ae0:	cmp	r3, #0
   15ae4:	beq	15b38 <fputs@plt+0x49c8>
   15ae8:	ldr	r3, [pc, #80]	; 15b40 <fputs@plt+0x49d0>
   15aec:	push	{r4, lr}
   15af0:	sub	sp, sp, #104	; 0x68
   15af4:	mov	r4, r0
   15af8:	ldr	r3, [r3, #324]	; 0x144
   15afc:	mov	r1, sp
   15b00:	ldr	r0, [r0, #32]
   15b04:	blx	r3
   15b08:	cmp	r0, #0
   15b0c:	movne	r0, #1
   15b10:	bne	15b30 <fputs@plt+0x49c0>
   15b14:	ldr	r3, [r4, #8]
   15b18:	ldrd	r0, [r3, #8]
   15b1c:	ldrd	r2, [sp, #96]	; 0x60
   15b20:	cmp	r1, r3
   15b24:	cmpeq	r0, r2
   15b28:	movne	r0, #1
   15b2c:	moveq	r0, #0
   15b30:	add	sp, sp, #104	; 0x68
   15b34:	pop	{r4, pc}
   15b38:	mov	r0, r3
   15b3c:	bx	lr
   15b40:	andeq	ip, r8, r0, lsr r1
   15b44:	mov	r0, #0
   15b48:	str	r0, [r1]
   15b4c:	bx	lr
   15b50:	ldr	r3, [pc, #40]	; 15b80 <fputs@plt+0x4a10>
   15b54:	push	{r4, lr}
   15b58:	mov	r4, r1
   15b5c:	ldr	r3, [r3, #300]	; 0x12c
   15b60:	mov	r1, #0
   15b64:	ldr	r0, [r0, #24]
   15b68:	blx	r3
   15b6c:	clz	r0, r0
   15b70:	lsr	r0, r0, #5
   15b74:	str	r0, [r4]
   15b78:	mov	r0, #0
   15b7c:	pop	{r4, pc}
   15b80:	andeq	ip, r8, r0, lsr r1
   15b84:	mov	r0, #4096	; 0x1000
   15b88:	bx	lr
   15b8c:	ldrh	r3, [r0, #18]
   15b90:	tst	r3, #16
   15b94:	movne	r0, #4096	; 0x1000
   15b98:	moveq	r0, #0
   15b9c:	bx	lr
   15ba0:	ldr	r3, [pc, #24]	; 15bc0 <fputs@plt+0x4a50>
   15ba4:	push	{r4, lr}
   15ba8:	ldr	r3, [r3, #576]	; 0x240
   15bac:	blx	r3
   15bb0:	cmp	r0, #32768	; 0x8000
   15bb4:	asrge	r0, r0, #15
   15bb8:	movlt	r0, #1
   15bbc:	pop	{r4, pc}
   15bc0:	andeq	ip, r8, r0, lsr r1
   15bc4:	bx	lr
   15bc8:	push	{r4, lr}
   15bcc:	mov	r4, r0
   15bd0:	ldr	r0, [r0, #72]	; 0x48
   15bd4:	cmp	r0, #0
   15bd8:	popeq	{r4, pc}
   15bdc:	ldr	r3, [pc, #36]	; 15c08 <fputs@plt+0x4a98>
   15be0:	ldr	r1, [r4, #56]	; 0x38
   15be4:	ldr	r3, [r3, #552]	; 0x228
   15be8:	blx	r3
   15bec:	mov	r3, #0
   15bf0:	mov	r2, #0
   15bf4:	str	r3, [r4, #72]	; 0x48
   15bf8:	mov	r3, #0
   15bfc:	strd	r2, [r4, #48]	; 0x30
   15c00:	strd	r2, [r4, #56]	; 0x38
   15c04:	pop	{r4, pc}
   15c08:	andeq	ip, r8, r0, lsr r1
   15c0c:	push	{r4, lr}
   15c10:	ldr	r3, [sp, #8]
   15c14:	cmp	r3, #0
   15c18:	beq	15c30 <fputs@plt+0x4ac0>
   15c1c:	ldr	r3, [r0, #44]	; 0x2c
   15c20:	sub	r3, r3, #1
   15c24:	str	r3, [r0, #44]	; 0x2c
   15c28:	mov	r0, #0
   15c2c:	pop	{r4, pc}
   15c30:	bl	15bc8 <fputs@plt+0x4a58>
   15c34:	b	15c28 <fputs@plt+0x4ab8>
   15c38:	ldr	r0, [pc]	; 15c40 <fputs@plt+0x4ad0>
   15c3c:	bx	lr
   15c40:	andeq	r4, r7, r0, lsl #6
   15c44:	ldr	r0, [pc]	; 15c4c <fputs@plt+0x4adc>
   15c48:	bx	lr
   15c4c:	andeq	r4, r7, ip, asr #6
   15c50:	ldr	r0, [pc]	; 15c58 <fputs@plt+0x4ae8>
   15c54:	bx	lr
   15c58:	muleq	r7, r8, r3
   15c5c:	ldr	r3, [r0]
   15c60:	push	{r4, r5, r6, r7, r8, lr}
   15c64:	sub	r5, r1, #1
   15c68:	cmp	r5, r3
   15c6c:	movcc	r4, r0
   15c70:	bcc	15cac <fputs@plt+0x4b3c>
   15c74:	mov	r0, #0
   15c78:	pop	{r4, r5, r6, r7, r8, pc}
   15c7c:	mov	r1, r6
   15c80:	mov	r0, r5
   15c84:	bl	70888 <fputs@plt+0x5f718>
   15c88:	mov	r1, r6
   15c8c:	mov	r7, r0
   15c90:	mov	r0, r5
   15c94:	bl	70a74 <fputs@plt+0x5f904>
   15c98:	add	r4, r4, r7, lsl #2
   15c9c:	ldr	r4, [r4, #12]
   15ca0:	cmp	r4, #0
   15ca4:	mov	r5, r1
   15ca8:	beq	15c74 <fputs@plt+0x4b04>
   15cac:	ldr	r6, [r4, #8]
   15cb0:	cmp	r6, #0
   15cb4:	bne	15c7c <fputs@plt+0x4b0c>
   15cb8:	ldr	r3, [r4]
   15cbc:	cmp	r3, #4000	; 0xfa0
   15cc0:	bhi	15cdc <fputs@plt+0x4b6c>
   15cc4:	add	r4, r4, r5, lsr #3
   15cc8:	and	r5, r5, #7
   15ccc:	ldrb	r0, [r4, #12]
   15cd0:	asr	r0, r0, r5
   15cd4:	and	r0, r0, #1
   15cd8:	pop	{r4, r5, r6, r7, r8, pc}
   15cdc:	mov	r0, r5
   15ce0:	mov	r1, #125	; 0x7d
   15ce4:	bl	70a74 <fputs@plt+0x5f904>
   15ce8:	add	r6, r5, #1
   15cec:	mov	r5, #125	; 0x7d
   15cf0:	mov	r3, r1
   15cf4:	add	r2, r4, r3, lsl #2
   15cf8:	ldr	r0, [r2, #12]
   15cfc:	cmp	r0, #0
   15d00:	bne	15d08 <fputs@plt+0x4b98>
   15d04:	pop	{r4, r5, r6, r7, r8, pc}
   15d08:	cmp	r6, r0
   15d0c:	beq	15d24 <fputs@plt+0x4bb4>
   15d10:	add	r0, r3, #1
   15d14:	mov	r1, r5
   15d18:	bl	70a74 <fputs@plt+0x5f904>
   15d1c:	mov	r3, r1
   15d20:	b	15cf4 <fputs@plt+0x4b84>
   15d24:	mov	r0, #1
   15d28:	pop	{r4, r5, r6, r7, r8, pc}
   15d2c:	subs	r3, r0, #0
   15d30:	beq	15d48 <fputs@plt+0x4bd8>
   15d34:	push	{r4, lr}
   15d38:	bl	15c5c <fputs@plt+0x4aec>
   15d3c:	adds	r0, r0, #0
   15d40:	movne	r0, #1
   15d44:	pop	{r4, pc}
   15d48:	mov	r0, r3
   15d4c:	bx	lr
   15d50:	tst	r1, #1
   15d54:	ldr	r3, [r0, #28]
   15d58:	beq	15db8 <fputs@plt+0x4c48>
   15d5c:	ldr	r2, [r3, #8]
   15d60:	ldr	ip, [r0, #36]	; 0x24
   15d64:	cmp	r0, r2
   15d68:	moveq	r2, ip
   15d6c:	beq	15ebc <fputs@plt+0x4d4c>
   15d70:	ldr	r2, [r0, #32]
   15d74:	cmp	r2, #0
   15d78:	strne	ip, [r2, #36]	; 0x24
   15d7c:	streq	ip, [r3, #4]
   15d80:	ldr	ip, [r0, #36]	; 0x24
   15d84:	cmp	ip, #0
   15d88:	strne	r2, [ip, #32]
   15d8c:	bne	15dac <fputs@plt+0x4c3c>
   15d90:	cmp	r2, #0
   15d94:	str	r2, [r3]
   15d98:	bne	15dac <fputs@plt+0x4c3c>
   15d9c:	ldrb	r2, [r3, #32]
   15da0:	cmp	r2, #0
   15da4:	movne	r2, #2
   15da8:	strbne	r2, [r3, #33]	; 0x21
   15dac:	mov	r2, #0
   15db0:	str	r2, [r0, #32]
   15db4:	str	r2, [r0, #36]	; 0x24
   15db8:	tst	r1, #2
   15dbc:	bxeq	lr
   15dc0:	ldr	r2, [r3]
   15dc4:	cmp	r2, #0
   15dc8:	str	r2, [r0, #32]
   15dcc:	strne	r0, [r2, #36]	; 0x24
   15dd0:	bne	15de8 <fputs@plt+0x4c78>
   15dd4:	ldrb	r2, [r3, #32]
   15dd8:	str	r0, [r3, #4]
   15ddc:	cmp	r2, #0
   15de0:	movne	r2, #1
   15de4:	strbne	r2, [r3, #33]	; 0x21
   15de8:	ldr	r2, [r3, #8]
   15dec:	str	r0, [r3]
   15df0:	cmp	r2, #0
   15df4:	bxne	lr
   15df8:	ldrh	r2, [r0, #24]
   15dfc:	tst	r2, #8
   15e00:	streq	r0, [r3, #8]
   15e04:	bx	lr
   15e08:	ldr	r2, [r2, #36]	; 0x24
   15e0c:	cmp	r2, #0
   15e10:	beq	15e20 <fputs@plt+0x4cb0>
   15e14:	ldrh	lr, [r2, #24]
   15e18:	tst	lr, #8
   15e1c:	bne	15e08 <fputs@plt+0x4c98>
   15e20:	str	r2, [r3, #8]
   15e24:	ldr	r2, [r0, #32]
   15e28:	cmp	r2, #0
   15e2c:	strne	ip, [r2, #36]	; 0x24
   15e30:	streq	ip, [r3, #4]
   15e34:	ldr	ip, [r0, #36]	; 0x24
   15e38:	cmp	ip, #0
   15e3c:	strne	r2, [ip, #32]
   15e40:	bne	15e60 <fputs@plt+0x4cf0>
   15e44:	cmp	r2, #0
   15e48:	str	r2, [r3]
   15e4c:	bne	15e60 <fputs@plt+0x4cf0>
   15e50:	ldrb	r2, [r3, #32]
   15e54:	cmp	r2, #0
   15e58:	movne	r2, #2
   15e5c:	strbne	r2, [r3, #33]	; 0x21
   15e60:	tst	r1, #2
   15e64:	mov	r2, #0
   15e68:	str	r2, [r0, #32]
   15e6c:	str	r2, [r0, #36]	; 0x24
   15e70:	popeq	{pc}		; (ldreq pc, [sp], #4)
   15e74:	ldr	r2, [r3]
   15e78:	cmp	r2, #0
   15e7c:	str	r2, [r0, #32]
   15e80:	strne	r0, [r2, #36]	; 0x24
   15e84:	bne	15e9c <fputs@plt+0x4d2c>
   15e88:	ldrb	r2, [r3, #32]
   15e8c:	str	r0, [r3, #4]
   15e90:	cmp	r2, #0
   15e94:	movne	r2, #1
   15e98:	strbne	r2, [r3, #33]	; 0x21
   15e9c:	ldr	r2, [r3, #8]
   15ea0:	str	r0, [r3]
   15ea4:	cmp	r2, #0
   15ea8:	popne	{pc}		; (ldrne pc, [sp], #4)
   15eac:	ldrh	r2, [r0, #24]
   15eb0:	tst	r2, #8
   15eb4:	streq	r0, [r3, #8]
   15eb8:	pop	{pc}		; (ldr pc, [sp], #4)
   15ebc:	cmp	r2, #0
   15ec0:	pushne	{lr}		; (strne lr, [sp, #-4]!)
   15ec4:	bne	15e14 <fputs@plt+0x4ca4>
   15ec8:	str	r2, [r3, #8]
   15ecc:	b	15d70 <fputs@plt+0x4c00>
   15ed0:	ldr	r3, [r0, #28]
   15ed4:	ldrb	r2, [r3, #32]
   15ed8:	cmp	r2, #0
   15edc:	bxeq	lr
   15ee0:	ldr	r2, [pc, #28]	; 15f04 <fputs@plt+0x4d94>
   15ee4:	push	{lr}		; (str lr, [sp, #-4]!)
   15ee8:	ldr	lr, [r2, #140]	; 0x8c
   15eec:	ldr	r1, [r0]
   15ef0:	mov	r2, #0
   15ef4:	ldr	r0, [r3, #44]	; 0x2c
   15ef8:	mov	r3, lr
   15efc:	pop	{lr}		; (ldr lr, [sp], #4)
   15f00:	bx	r3
   15f04:	andeq	ip, r8, r0, lsr r1
   15f08:	mov	r3, r0
   15f0c:	ldr	r0, [r0, #16]
   15f10:	cmp	r0, #0
   15f14:	bxge	lr
   15f18:	ldr	r2, [r3, #24]
   15f1c:	ldr	r3, [r3, #28]
   15f20:	ldr	r1, [pc, #20]	; 15f3c <fputs@plt+0x4dcc>
   15f24:	add	r2, r2, r3
   15f28:	push	{r4, lr}
   15f2c:	asr	r3, r2, #31
   15f30:	smull	r0, r1, r0, r1
   15f34:	bl	710c4 <fputs@plt+0x5ff54>
   15f38:	pop	{r4, pc}
   15f3c:			; <UNDEFINED> instruction: 0xfffffc00
   15f40:	ldr	r1, [r0, #28]
   15f44:	ldr	r3, [r1, #12]
   15f48:	sub	r3, r3, #1
   15f4c:	str	r3, [r1, #12]
   15f50:	ldrh	r3, [r0, #26]
   15f54:	sub	r3, r3, #1
   15f58:	sxth	r3, r3
   15f5c:	cmp	r3, #0
   15f60:	strh	r3, [r0, #26]
   15f64:	bxne	lr
   15f68:	ldrh	r3, [r0, #24]
   15f6c:	tst	r3, #1
   15f70:	beq	15f78 <fputs@plt+0x4e08>
   15f74:	b	15ed0 <fputs@plt+0x4d60>
   15f78:	ldr	r3, [r0, #36]	; 0x24
   15f7c:	cmp	r3, #0
   15f80:	bxeq	lr
   15f84:	mov	r1, #3
   15f88:	b	15d50 <fputs@plt+0x4be0>
   15f8c:	ldrh	r3, [r0, #24]
   15f90:	push	{r4, lr}
   15f94:	mov	r4, r0
   15f98:	tst	r3, #2
   15f9c:	beq	15fa8 <fputs@plt+0x4e38>
   15fa0:	mov	r1, #1
   15fa4:	bl	15d50 <fputs@plt+0x4be0>
   15fa8:	ldr	r3, [r4, #28]
   15fac:	ldr	r1, [r4]
   15fb0:	ldr	r2, [r3, #12]
   15fb4:	ldr	r0, [r3, #44]	; 0x2c
   15fb8:	sub	r2, r2, #1
   15fbc:	str	r2, [r3, #12]
   15fc0:	ldr	r2, [pc, #16]	; 15fd8 <fputs@plt+0x4e68>
   15fc4:	ldr	lr, [r2, #140]	; 0x8c
   15fc8:	mov	r2, #1
   15fcc:	mov	r3, lr
   15fd0:	pop	{r4, lr}
   15fd4:	bx	r3
   15fd8:	andeq	ip, r8, r0, lsr r1
   15fdc:	ldrh	r1, [r0, #24]
   15fe0:	tst	r1, #33	; 0x21
   15fe4:	bxeq	lr
   15fe8:	bic	r3, r1, #32
   15fec:	tst	r1, #1
   15ff0:	uxth	r3, r3
   15ff4:	bne	16000 <fputs@plt+0x4e90>
   15ff8:	strh	r3, [r0, #24]
   15ffc:	bx	lr
   16000:	eor	r3, r3, #3
   16004:	strh	r3, [r0, #24]
   16008:	mov	r1, #2
   1600c:	b	15d50 <fputs@plt+0x4be0>
   16010:	push	{r4, r5, r6, lr}
   16014:	mov	r4, r0
   16018:	ldr	r3, [pc, #64]	; 16060 <fputs@plt+0x4ef0>
   1601c:	ldr	r0, [r0, #28]
   16020:	mov	r5, r1
   16024:	ldr	r6, [r3, #144]	; 0x90
   16028:	ldr	r2, [r4, #20]
   1602c:	mov	r3, r1
   16030:	ldr	r0, [r0, #44]	; 0x2c
   16034:	ldr	r1, [r4]
   16038:	blx	r6
   1603c:	ldrh	r3, [r4, #24]
   16040:	str	r5, [r4, #20]
   16044:	and	r3, r3, #10
   16048:	cmp	r3, #10
   1604c:	popne	{r4, r5, r6, pc}
   16050:	mov	r0, r4
   16054:	mov	r1, #3
   16058:	pop	{r4, r5, r6, lr}
   1605c:	b	15d50 <fputs@plt+0x4be0>
   16060:	andeq	ip, r8, r0, lsr r1
   16064:	sub	sp, sp, #40	; 0x28
   16068:	mov	r3, sp
   1606c:	cmp	r0, #0
   16070:	cmpne	r1, #0
   16074:	bne	16090 <fputs@plt+0x4f20>
   16078:	cmp	r0, #0
   1607c:	movne	r1, r0
   16080:	str	r1, [r3, #12]
   16084:	ldr	r0, [sp, #12]
   16088:	add	sp, sp, #40	; 0x28
   1608c:	bx	lr
   16090:	ldr	ip, [r0, #20]
   16094:	ldr	r2, [r1, #20]
   16098:	cmp	ip, r2
   1609c:	strcc	r0, [r3, #12]
   160a0:	strcs	r1, [r3, #12]
   160a4:	movcc	r3, r0
   160a8:	movcs	r3, r1
   160ac:	ldrcc	r0, [r0, #12]
   160b0:	ldrcs	r1, [r1, #12]
   160b4:	b	1606c <fputs@plt+0x4efc>
   160b8:	ldr	r1, [r0, #28]
   160bc:	ldr	ip, [r0, #24]
   160c0:	ldr	r2, [r0, #20]
   160c4:	str	ip, [r1, #24]
   160c8:	ldr	ip, [r0, #24]
   160cc:	str	r1, [ip, #28]
   160d0:	mov	r1, #0
   160d4:	str	r1, [r0, #24]
   160d8:	str	r1, [r0, #28]
   160dc:	mov	r1, #1
   160e0:	strb	r1, [r0, #12]
   160e4:	ldr	r3, [r2, #36]	; 0x24
   160e8:	sub	r3, r3, #1
   160ec:	str	r3, [r2, #36]	; 0x24
   160f0:	bx	lr
   160f4:	ldr	r0, [r0, #40]	; 0x28
   160f8:	bx	lr
   160fc:	push	{r4, r5, r6, r7, r8, lr}
   16100:	mov	r5, r0
   16104:	ldr	r8, [r0, #44]	; 0x2c
   16108:	ldr	r7, [r0, #48]	; 0x30
   1610c:	mov	r4, r1
   16110:	mov	r0, r2
   16114:	mov	r1, r8
   16118:	mov	r6, r3
   1611c:	bl	70a74 <fputs@plt+0x5f904>
   16120:	add	r1, r7, r1, lsl #2
   16124:	ldr	r3, [r1]
   16128:	cmp	r4, r3
   1612c:	bne	16164 <fputs@plt+0x4ff4>
   16130:	ldr	r3, [r4, #16]
   16134:	mov	r0, r6
   16138:	str	r3, [r1]
   1613c:	str	r6, [r4, #8]
   16140:	mov	r1, r8
   16144:	bl	70a74 <fputs@plt+0x5f904>
   16148:	ldr	r3, [r7, r1, lsl #2]
   1614c:	str	r3, [r4, #16]
   16150:	ldr	r3, [r5, #32]
   16154:	str	r4, [r7, r1, lsl #2]
   16158:	cmp	r6, r3
   1615c:	strhi	r6, [r5, #32]
   16160:	pop	{r4, r5, r6, r7, r8, pc}
   16164:	add	r1, r3, #16
   16168:	b	16124 <fputs@plt+0x4fb4>
   1616c:	push	{r4, r5, r6, r7, lr}
   16170:	sub	sp, sp, #20
   16174:	mov	r3, sp
   16178:	cmp	r0, #0
   1617c:	cmpne	r1, #0
   16180:	bne	1619c <fputs@plt+0x502c>
   16184:	cmp	r0, #0
   16188:	moveq	r0, r1
   1618c:	str	r0, [r3, #8]
   16190:	ldr	r0, [sp, #8]
   16194:	add	sp, sp, #20
   16198:	pop	{r4, r5, r6, r7, pc}
   1619c:	ldrd	r4, [r0]
   161a0:	ldrd	r6, [r1]
   161a4:	cmp	r4, r6
   161a8:	sbcs	r2, r5, r7
   161ac:	strlt	r0, [r3, #8]
   161b0:	movlt	r3, r0
   161b4:	blt	161d0 <fputs@plt+0x5060>
   161b8:	cmp	r6, r4
   161bc:	sbcs	r2, r7, r5
   161c0:	strlt	r1, [r3, #8]
   161c4:	movlt	r3, r1
   161c8:	ldrlt	r1, [r1, #8]
   161cc:	blt	16178 <fputs@plt+0x5008>
   161d0:	ldr	r0, [r0, #8]
   161d4:	b	16178 <fputs@plt+0x5008>
   161d8:	push	{r0, r1, r2, r4, r5, lr}
   161dc:	mov	r4, r0
   161e0:	ldr	r0, [r0, #12]
   161e4:	mov	r5, r2
   161e8:	cmp	r0, #0
   161ec:	moveq	r3, r1
   161f0:	streq	r4, [r3]
   161f4:	beq	16208 <fputs@plt+0x5098>
   161f8:	add	r2, sp, #4
   161fc:	bl	161d8 <fputs@plt+0x5068>
   16200:	ldr	r3, [sp, #4]
   16204:	str	r4, [r3, #8]
   16208:	ldr	r0, [r4, #8]
   1620c:	cmp	r0, #0
   16210:	streq	r4, [r5]
   16214:	beq	16224 <fputs@plt+0x50b4>
   16218:	mov	r2, r5
   1621c:	add	r1, r4, #8
   16220:	bl	161d8 <fputs@plt+0x5068>
   16224:	add	sp, sp, #12
   16228:	pop	{r4, r5, pc}
   1622c:	ldr	r3, [r0]
   16230:	cmp	r3, #0
   16234:	beq	162a4 <fputs@plt+0x5134>
   16238:	cmp	r1, #1
   1623c:	push	{r4, r5, r6, lr}
   16240:	mov	r4, r0
   16244:	bne	16264 <fputs@plt+0x50f4>
   16248:	ldr	r2, [r3, #8]
   1624c:	str	r2, [r0]
   16250:	mov	r2, #0
   16254:	str	r2, [r3, #8]
   16258:	str	r2, [r3, #12]
   1625c:	mov	r0, r3
   16260:	pop	{r4, r5, r6, pc}
   16264:	sub	r5, r1, #1
   16268:	mov	r1, r5
   1626c:	bl	1622c <fputs@plt+0x50bc>
   16270:	ldr	r6, [r4]
   16274:	cmp	r6, #0
   16278:	mov	r3, r0
   1627c:	beq	1625c <fputs@plt+0x50ec>
   16280:	ldr	r3, [r6, #8]
   16284:	str	r0, [r6, #12]
   16288:	mov	r1, r5
   1628c:	str	r3, [r4]
   16290:	mov	r0, r4
   16294:	bl	1622c <fputs@plt+0x50bc>
   16298:	mov	r3, r6
   1629c:	str	r0, [r6, #8]
   162a0:	b	1625c <fputs@plt+0x50ec>
   162a4:	mov	r0, r3
   162a8:	bx	lr
   162ac:	push	{r0, r1, r4, r5, r6, lr}
   162b0:	add	r6, sp, #8
   162b4:	ldr	r3, [r0, #8]
   162b8:	mov	r5, #1
   162bc:	str	r3, [r6, #-4]!
   162c0:	mov	r3, #0
   162c4:	str	r3, [r0, #8]
   162c8:	str	r3, [r0, #12]
   162cc:	ldr	r4, [sp, #4]
   162d0:	cmp	r4, #0
   162d4:	bne	162e0 <fputs@plt+0x5170>
   162d8:	add	sp, sp, #8
   162dc:	pop	{r4, r5, r6, pc}
   162e0:	ldr	r3, [r4, #8]
   162e4:	str	r0, [r4, #12]
   162e8:	mov	r1, r5
   162ec:	mov	r0, r6
   162f0:	str	r3, [sp, #4]
   162f4:	bl	1622c <fputs@plt+0x50bc>
   162f8:	add	r5, r5, #1
   162fc:	str	r0, [r4, #8]
   16300:	mov	r0, r4
   16304:	b	162cc <fputs@plt+0x515c>
   16308:	push	{r4, r5, r6, lr}
   1630c:	mov	r4, r0
   16310:	ldr	r0, [r0, #64]	; 0x40
   16314:	ldr	r3, [r0]
   16318:	cmp	r3, #0
   1631c:	beq	1634c <fputs@plt+0x51dc>
   16320:	ldrb	r2, [r4, #14]
   16324:	mov	r5, r1
   16328:	cmp	r2, #0
   1632c:	movne	r0, #0
   16330:	bne	1633c <fputs@plt+0x51cc>
   16334:	ldr	r3, [r3, #32]
   16338:	blx	r3
   1633c:	ldrb	r3, [r4, #18]
   16340:	cmp	r3, #5
   16344:	strbne	r5, [r4, #18]
   16348:	pop	{r4, r5, r6, pc}
   1634c:	mov	r0, r3
   16350:	pop	{r4, r5, r6, pc}
   16354:	push	{r4, r5, r6, r7, r8, lr}
   16358:	ldrd	r4, [r0, #80]	; 0x50
   1635c:	orrs	r3, r4, r5
   16360:	beq	16390 <fputs@plt+0x5220>
   16364:	ldr	r6, [r0, #156]	; 0x9c
   16368:	mov	r7, #0
   1636c:	subs	r0, r4, #1
   16370:	sbc	r1, r5, #0
   16374:	mov	r2, r6
   16378:	mov	r3, r7
   1637c:	bl	710c4 <fputs@plt+0x5ff54>
   16380:	adds	r0, r0, #1
   16384:	adc	r1, r1, #0
   16388:	umull	r4, r5, r0, r6
   1638c:	mla	r5, r6, r1, r5
   16390:	mov	r0, r4
   16394:	mov	r1, r5
   16398:	pop	{r4, r5, r6, r7, r8, pc}
   1639c:	uxtb	r3, r1
   163a0:	cmp	r3, #10
   163a4:	cmpne	r3, #13
   163a8:	moveq	r3, #6
   163ac:	streq	r1, [r0, #44]	; 0x2c
   163b0:	strbeq	r3, [r0, #17]
   163b4:	mov	r0, r1
   163b8:	bx	lr
   163bc:	push	{r0, r1, r2, r4, r5, lr}
   163c0:	mov	r3, r0
   163c4:	ldr	r0, [r0, #64]	; 0x40
   163c8:	ldr	r2, [r0]
   163cc:	cmp	r2, #0
   163d0:	beq	16408 <fputs@plt+0x5298>
   163d4:	ldr	r2, [r2]
   163d8:	cmp	r2, #2
   163dc:	ble	16408 <fputs@plt+0x5298>
   163e0:	ldrd	r4, [r3, #136]	; 0x88
   163e4:	add	r2, sp, #8
   163e8:	cmp	r4, #1
   163ec:	sbcs	r1, r5, #0
   163f0:	movge	r1, #1
   163f4:	movlt	r1, #0
   163f8:	strb	r1, [r3, #23]
   163fc:	strd	r4, [r2, #-8]!
   16400:	mov	r1, #18
   16404:	bl	14950 <fputs@plt+0x37e0>
   16408:	add	sp, sp, #12
   1640c:	pop	{r4, r5, pc}
   16410:	ldrb	r3, [r0, #13]
   16414:	cmp	r3, #0
   16418:	beq	16484 <fputs@plt+0x5314>
   1641c:	mov	r3, #1
   16420:	strb	r3, [r0, #7]
   16424:	mov	r3, #0
   16428:	strb	r3, [r0, #8]
   1642c:	strb	r3, [r0, #9]
   16430:	ldrb	r3, [r0, #7]
   16434:	cmp	r3, #0
   16438:	movne	r3, #0
   1643c:	bne	1644c <fputs@plt+0x52dc>
   16440:	tst	r1, #8
   16444:	beq	164b8 <fputs@plt+0x5348>
   16448:	mov	r3, #3
   1644c:	strb	r3, [r0, #12]
   16450:	ldrb	r2, [r0, #8]
   16454:	strb	r3, [r0, #10]
   16458:	ldrb	r3, [r0, #12]
   1645c:	cmp	r2, #0
   16460:	strb	r3, [r0, #11]
   16464:	orrne	r3, r3, #32
   16468:	strbne	r3, [r0, #11]
   1646c:	ldrb	r3, [r0, #21]
   16470:	tst	r1, #32
   16474:	bicne	r3, r3, #1
   16478:	orreq	r3, r3, #1
   1647c:	strb	r3, [r0, #21]
   16480:	bx	lr
   16484:	and	r3, r1, #7
   16488:	cmp	r3, #2
   1648c:	sub	r2, r3, #1
   16490:	clz	r2, r2
   16494:	lsr	r2, r2, #5
   16498:	strb	r2, [r0, #7]
   1649c:	movls	r2, #0
   164a0:	movhi	r2, #1
   164a4:	sub	r3, r3, #4
   164a8:	strb	r2, [r0, #8]
   164ac:	clz	r3, r3
   164b0:	lsr	r3, r3, #5
   164b4:	b	1642c <fputs@plt+0x52bc>
   164b8:	mov	r3, #2
   164bc:	tst	r1, #16
   164c0:	strb	r3, [r0, #12]
   164c4:	movne	r3, #3
   164c8:	b	16450 <fputs@plt+0x52e0>
   164cc:	ldrb	r3, [r0, #14]
   164d0:	cmp	r3, #0
   164d4:	bne	16508 <fputs@plt+0x5398>
   164d8:	ldrb	r3, [r0, #4]
   164dc:	cmp	r3, #0
   164e0:	bne	16510 <fputs@plt+0x53a0>
   164e4:	ldr	r2, [r0, #64]	; 0x40
   164e8:	ldr	r2, [r2]
   164ec:	ldr	r1, [r2]
   164f0:	cmp	r1, #1
   164f4:	ble	16508 <fputs@plt+0x5398>
   164f8:	ldr	r0, [r2, #52]	; 0x34
   164fc:	adds	r0, r0, #0
   16500:	movne	r0, #1
   16504:	bx	lr
   16508:	mov	r0, #0
   1650c:	bx	lr
   16510:	mov	r0, #1
   16514:	bx	lr
   16518:	cmp	r3, #0
   1651c:	push	{r4, r5, lr}
   16520:	moveq	lr, r3
   16524:	ldrne	lr, [r3]
   16528:	ldrne	r3, [r3, #4]
   1652c:	cmp	r0, #0
   16530:	ldr	ip, [sp, #12]
   16534:	add	r2, r1, r2
   16538:	beq	16568 <fputs@plt+0x53f8>
   1653c:	ldr	r0, [r1], #8
   16540:	add	r0, r3, r0
   16544:	add	lr, lr, r0
   16548:	ldr	r0, [r1, #-4]
   1654c:	cmp	r2, r1
   16550:	add	r0, lr, r0
   16554:	add	r3, r3, r0
   16558:	bhi	1653c <fputs@plt+0x53cc>
   1655c:	str	lr, [ip]
   16560:	str	r3, [ip, #4]
   16564:	pop	{r4, r5, pc}
   16568:	ldr	r4, [r1]
   1656c:	add	r1, r1, #8
   16570:	lsr	r0, r4, #24
   16574:	add	r0, r0, r4, lsl #24
   16578:	lsl	r5, r4, #8
   1657c:	add	r0, r0, r3
   16580:	and	r5, r5, #16711680	; 0xff0000
   16584:	lsr	r4, r4, #8
   16588:	and	r4, r4, #65280	; 0xff00
   1658c:	add	r0, r0, r5
   16590:	add	r0, r0, r4
   16594:	ldr	r4, [r1, #-4]
   16598:	add	lr, lr, r0
   1659c:	cmp	r2, r1
   165a0:	lsr	r0, r4, #24
   165a4:	add	r0, r0, r4, lsl #24
   165a8:	add	r3, r0, r3
   165ac:	lsl	r0, r4, #8
   165b0:	and	r0, r0, #16711680	; 0xff0000
   165b4:	lsr	r4, r4, #8
   165b8:	add	r3, r3, r0
   165bc:	and	r4, r4, #65280	; 0xff00
   165c0:	add	r3, r3, r4
   165c4:	add	r3, lr, r3
   165c8:	bhi	16568 <fputs@plt+0x53f8>
   165cc:	b	1655c <fputs@plt+0x53ec>
   165d0:	ldrb	r3, [r0, #43]	; 0x2b
   165d4:	cmp	r3, #2
   165d8:	bxeq	lr
   165dc:	ldr	r0, [r0, #4]
   165e0:	ldr	r3, [r0]
   165e4:	ldr	r3, [r3, #60]	; 0x3c
   165e8:	bx	r3
   165ec:	ldr	r3, [r0, #216]	; 0xd8
   165f0:	push	{r0, r1, r2, r4, r5, lr}
   165f4:	cmp	r3, #0
   165f8:	mov	r4, r0
   165fc:	mov	r5, r1
   16600:	beq	1661c <fputs@plt+0x54ac>
   16604:	ldrsh	r2, [r3, #40]	; 0x28
   16608:	cmp	r2, #0
   1660c:	blt	1661c <fputs@plt+0x54ac>
   16610:	ldr	r0, [r3, #72]	; 0x48
   16614:	cmp	r0, #0
   16618:	bne	16668 <fputs@plt+0x54f8>
   1661c:	ldr	r0, [r4, #64]	; 0x40
   16620:	mov	r3, #0
   16624:	mov	r2, #0
   16628:	strd	r2, [sp]
   1662c:	ldr	r3, [r0]
   16630:	cmp	r3, #0
   16634:	beq	16648 <fputs@plt+0x54d8>
   16638:	mov	r1, sp
   1663c:	bl	14938 <fputs@plt+0x37c8>
   16640:	cmp	r0, #0
   16644:	bne	1667c <fputs@plt+0x550c>
   16648:	ldr	r2, [r4, #160]	; 0xa0
   1664c:	ldrd	r0, [sp]
   16650:	asr	r3, r2, #31
   16654:	adds	r0, r0, r2
   16658:	adc	r1, r1, r3
   1665c:	subs	r0, r0, #1
   16660:	sbc	r1, r1, #0
   16664:	bl	710c4 <fputs@plt+0x5ff54>
   16668:	ldr	r3, [r4, #164]	; 0xa4
   1666c:	cmp	r0, r3
   16670:	strhi	r0, [r4, #164]	; 0xa4
   16674:	str	r0, [r5]
   16678:	mov	r0, #0
   1667c:	add	sp, sp, #12
   16680:	pop	{r4, r5, pc}
   16684:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   16688:	mov	r7, r2
   1668c:	ldrd	r4, [sp, #40]	; 0x28
   16690:	ldrd	r2, [r0, #8]
   16694:	mov	r6, r0
   16698:	mov	sl, r1
   1669c:	cmp	r4, r2
   166a0:	sbcs	r0, r5, r3
   166a4:	bge	16710 <fputs@plt+0x55a0>
   166a8:	adds	r8, r4, r7
   166ac:	adc	r9, r5, r7, asr #31
   166b0:	cmp	r8, r2
   166b4:	sbcs	r0, r9, r3
   166b8:	blt	16710 <fputs@plt+0x55a0>
   166bc:	sub	r8, r2, r4
   166c0:	strd	r4, [sp]
   166c4:	mov	r2, r8
   166c8:	ldr	r0, [r6, #4]
   166cc:	bl	14914 <fputs@plt+0x37a4>
   166d0:	cmp	r0, #0
   166d4:	bne	1672c <fputs@plt+0x55bc>
   166d8:	ldr	r1, [r6, #16]
   166dc:	ldr	r0, [r6, #4]
   166e0:	and	r1, r1, #19
   166e4:	bl	1492c <fputs@plt+0x37bc>
   166e8:	sub	r7, r7, r8
   166ec:	adds	r3, r0, #0
   166f0:	movne	r3, #1
   166f4:	cmp	r7, #0
   166f8:	orreq	r3, r3, #1
   166fc:	cmp	r3, #0
   16700:	bne	1672c <fputs@plt+0x55bc>
   16704:	adds	r4, r4, r8
   16708:	adc	r5, r5, r8, asr #31
   1670c:	add	sl, sl, r8
   16710:	strd	r4, [sp, #40]	; 0x28
   16714:	mov	r2, r7
   16718:	mov	r1, sl
   1671c:	ldr	r0, [r6, #4]
   16720:	add	sp, sp, #8
   16724:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   16728:	b	14914 <fputs@plt+0x37a4>
   1672c:	add	sp, sp, #8
   16730:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16734:	cmp	r1, #0
   16738:	blt	16764 <fputs@plt+0x55f4>
   1673c:	ldrb	r3, [r0, #13]
   16740:	cmp	r3, #0
   16744:	bne	16764 <fputs@plt+0x55f4>
   16748:	ldr	r3, [r0, #216]	; 0xd8
   1674c:	cmp	r3, #0
   16750:	beq	16760 <fputs@plt+0x55f0>
   16754:	ldrb	r3, [r3, #43]	; 0x2b
   16758:	cmp	r3, #2
   1675c:	beq	16764 <fputs@plt+0x55f4>
   16760:	strb	r1, [r0, #4]
   16764:	ldrb	r0, [r0, #4]
   16768:	bx	lr
   1676c:	ldr	r1, [r0, #20]
   16770:	mov	r3, #0
   16774:	cmp	r3, r1
   16778:	blt	16780 <fputs@plt+0x5610>
   1677c:	bx	lr
   16780:	ldr	r2, [r0, #16]
   16784:	add	r2, r2, r3, lsl #4
   16788:	add	r3, r3, #1
   1678c:	ldr	r2, [r2, #4]
   16790:	cmp	r2, #0
   16794:	ldmne	r2, {r2, ip}
   16798:	strne	r2, [ip, #4]
   1679c:	b	16774 <fputs@plt+0x5604>
   167a0:	ldrb	r3, [r0, #9]
   167a4:	cmp	r3, #0
   167a8:	beq	167d4 <fputs@plt+0x5664>
   167ac:	ldr	ip, [r0, #4]
   167b0:	ldr	r3, [ip, #76]	; 0x4c
   167b4:	cmp	r0, r3
   167b8:	beq	167c8 <fputs@plt+0x5658>
   167bc:	ldrh	r3, [ip, #22]
   167c0:	tst	r3, #32
   167c4:	bne	167f0 <fputs@plt+0x5680>
   167c8:	ldr	r3, [ip, #72]	; 0x48
   167cc:	cmp	r3, #0
   167d0:	bne	167f8 <fputs@plt+0x5688>
   167d4:	mov	r0, r3
   167d8:	bx	lr
   167dc:	ldr	r3, [r3, #12]
   167e0:	cmp	r3, #0
   167e4:	bne	167fc <fputs@plt+0x568c>
   167e8:	mov	r0, r3
   167ec:	pop	{pc}		; (ldr pc, [sp], #4)
   167f0:	ldr	r0, [pc, #64]	; 16838 <fputs@plt+0x56c8>
   167f4:	bx	lr
   167f8:	push	{lr}		; (str lr, [sp, #-4]!)
   167fc:	ldr	lr, [r3]
   16800:	cmp	r0, lr
   16804:	beq	167dc <fputs@plt+0x566c>
   16808:	ldr	lr, [r3, #4]
   1680c:	cmp	lr, r1
   16810:	bne	167dc <fputs@plt+0x566c>
   16814:	ldrb	lr, [r3, #8]
   16818:	cmp	lr, r2
   1681c:	beq	167dc <fputs@plt+0x566c>
   16820:	cmp	r2, #2
   16824:	ldr	r0, [pc, #12]	; 16838 <fputs@plt+0x56c8>
   16828:	ldrheq	r3, [ip, #22]
   1682c:	orreq	r3, r3, #64	; 0x40
   16830:	strheq	r3, [ip, #22]
   16834:	pop	{pc}		; (ldr pc, [sp], #4)
   16838:	andeq	r0, r0, r6, lsl #2
   1683c:	cmp	r1, #1
   16840:	push	{r4, r5, r6, lr}
   16844:	movls	r5, #0
   16848:	bls	16894 <fputs@plt+0x5724>
   1684c:	mov	r5, r1
   16850:	mov	r6, r0
   16854:	mov	r1, #5
   16858:	ldr	r0, [r0, #36]	; 0x24
   1685c:	bl	70888 <fputs@plt+0x5f718>
   16860:	add	r4, r0, #1
   16864:	mov	r1, r4
   16868:	sub	r0, r5, #2
   1686c:	bl	70888 <fputs@plt+0x5f718>
   16870:	ldr	r3, [pc, #36]	; 1689c <fputs@plt+0x572c>
   16874:	ldr	r1, [r6, #32]
   16878:	mul	r4, r4, r0
   1687c:	ldr	r0, [r3, #608]	; 0x260
   16880:	bl	70888 <fputs@plt+0x5f718>
   16884:	add	r5, r4, #2
   16888:	add	r0, r0, #1
   1688c:	cmp	r5, r0
   16890:	addeq	r5, r4, #3
   16894:	mov	r0, r5
   16898:	pop	{r4, r5, r6, pc}
   1689c:	andeq	ip, r8, r0, lsr r1
   168a0:	push	{r4, r5, r6, r7, r8, lr}
   168a4:	mov	r6, r0
   168a8:	ldrh	r5, [r0, #12]
   168ac:	ldr	r3, [r6, #52]	; 0x34
   168b0:	ldr	r0, [r2, #12]
   168b4:	mov	r7, r1
   168b8:	ldr	r1, [r3, #36]	; 0x24
   168bc:	sub	r0, r0, r5
   168c0:	sub	r1, r1, #4
   168c4:	mov	r4, r2
   168c8:	bl	70a74 <fputs@plt+0x5f904>
   168cc:	ldrh	r3, [r6, #10]
   168d0:	add	r1, r1, r5
   168d4:	cmp	r3, r1
   168d8:	strhge	r1, [r4, #16]
   168dc:	strhlt	r5, [r4, #16]
   168e0:	ldrh	r3, [r4, #16]
   168e4:	ldr	r1, [r4, #8]
   168e8:	add	r1, r1, r3
   168ec:	sub	r1, r1, r7
   168f0:	add	r1, r1, #4
   168f4:	strh	r1, [r4, #18]
   168f8:	pop	{r4, r5, r6, r7, r8, pc}
   168fc:	push	{r4, lr}
   16900:	add	r0, r1, #4
   16904:	mov	r1, r2
   16908:	mov	r4, r2
   1690c:	bl	15574 <fputs@plt+0x4404>
   16910:	mov	r3, #0
   16914:	str	r3, [r4, #12]
   16918:	strh	r3, [r4, #16]
   1691c:	str	r3, [r4, #8]
   16920:	add	r0, r0, #4
   16924:	strh	r0, [r4, #18]
   16928:	pop	{r4, pc}
   1692c:	ldrb	ip, [r1]
   16930:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16934:	cmp	ip, #127	; 0x7f
   16938:	movls	lr, r1
   1693c:	bls	16970 <fputs@plt+0x5800>
   16940:	add	r4, r1, #8
   16944:	and	ip, ip, #127	; 0x7f
   16948:	mov	lr, r1
   1694c:	ldrb	r3, [lr, #1]!
   16950:	and	r5, r3, #127	; 0x7f
   16954:	lsr	r3, r3, #7
   16958:	cmp	r4, lr
   1695c:	movls	r3, #0
   16960:	andhi	r3, r3, #1
   16964:	cmp	r3, #0
   16968:	orr	ip, r5, ip, lsl #7
   1696c:	bne	1694c <fputs@plt+0x57dc>
   16970:	ldrb	r8, [lr, #1]
   16974:	mov	r5, #0
   16978:	cmp	r5, #0
   1697c:	add	r3, lr, #1
   16980:	uxtb	r4, r8
   16984:	cmpeq	r4, #127	; 0x7f
   16988:	bls	169ec <fputs@plt+0x587c>
   1698c:	and	r4, r8, #127	; 0x7f
   16990:	add	lr, lr, #8
   16994:	uxtb	r4, r4
   16998:	mov	r5, #0
   1699c:	mov	r8, r3
   169a0:	ldrb	r9, [r3, #1]!
   169a4:	lsl	r7, r5, #7
   169a8:	orr	r7, r7, r4, lsr #25
   169ac:	lsl	r6, r4, #7
   169b0:	and	sl, r9, #127	; 0x7f
   169b4:	tst	r9, #128	; 0x80
   169b8:	orr	r4, r6, sl
   169bc:	mov	r5, r7
   169c0:	beq	169ec <fputs@plt+0x587c>
   169c4:	cmp	lr, r3
   169c8:	bhi	1699c <fputs@plt+0x582c>
   169cc:	lsl	r7, r7, #8
   169d0:	orr	r7, r7, r4, lsr #24
   169d4:	lsl	r6, r4, #8
   169d8:	ldrb	r4, [r3, #1]
   169dc:	mov	r5, #0
   169e0:	orr	r5, r5, r7
   169e4:	orr	r4, r4, r6
   169e8:	add	r3, r8, #2
   169ec:	ldrh	lr, [r0, #10]
   169f0:	add	r3, r3, #1
   169f4:	strd	r4, [r2]
   169f8:	cmp	ip, lr
   169fc:	str	ip, [r2, #12]
   16a00:	str	r3, [r2, #8]
   16a04:	bhi	16a2c <fputs@plt+0x58bc>
   16a08:	uxth	ip, ip
   16a0c:	sub	r3, r3, r1
   16a10:	add	r3, ip, r3
   16a14:	strh	ip, [r2, #16]
   16a18:	uxth	r3, r3
   16a1c:	cmp	r3, #3
   16a20:	movls	r3, #4
   16a24:	strh	r3, [r2, #18]
   16a28:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16a2c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   16a30:	b	168a0 <fputs@plt+0x5730>
   16a34:	ldrb	ip, [r0, #6]
   16a38:	push	{r4, r5, lr}
   16a3c:	add	r3, r1, ip
   16a40:	ldrb	ip, [r1, ip]
   16a44:	cmp	ip, #127	; 0x7f
   16a48:	bls	16a78 <fputs@plt+0x5908>
   16a4c:	add	r4, r3, #8
   16a50:	and	ip, ip, #127	; 0x7f
   16a54:	ldrb	lr, [r3, #1]!
   16a58:	and	r5, lr, #127	; 0x7f
   16a5c:	lsr	lr, lr, #7
   16a60:	cmp	r4, r3
   16a64:	movls	lr, #0
   16a68:	andhi	lr, lr, #1
   16a6c:	cmp	lr, #0
   16a70:	orr	ip, r5, ip, lsl #7
   16a74:	bne	16a54 <fputs@plt+0x58e4>
   16a78:	ldrh	lr, [r0, #10]
   16a7c:	mov	r4, ip
   16a80:	mov	r5, #0
   16a84:	add	r3, r3, #1
   16a88:	cmp	ip, lr
   16a8c:	strd	r4, [r2]
   16a90:	str	ip, [r2, #12]
   16a94:	str	r3, [r2, #8]
   16a98:	bhi	16ac0 <fputs@plt+0x5950>
   16a9c:	uxth	ip, ip
   16aa0:	sub	r3, r3, r1
   16aa4:	add	r3, ip, r3
   16aa8:	strh	ip, [r2, #16]
   16aac:	uxth	r3, r3
   16ab0:	cmp	r3, #3
   16ab4:	movls	r3, #4
   16ab8:	strh	r3, [r2, #18]
   16abc:	pop	{r4, r5, pc}
   16ac0:	pop	{r4, r5, lr}
   16ac4:	b	168a0 <fputs@plt+0x5730>
   16ac8:	push	{r4, r5, r6, lr}
   16acc:	ldrb	r3, [r0, #6]
   16ad0:	add	ip, r1, r3
   16ad4:	ldrb	r2, [r1, r3]
   16ad8:	cmp	r2, #127	; 0x7f
   16adc:	bls	16b0c <fputs@plt+0x599c>
   16ae0:	add	r3, ip, #8
   16ae4:	and	r2, r2, #127	; 0x7f
   16ae8:	ldrb	lr, [ip, #1]!
   16aec:	and	r4, lr, #127	; 0x7f
   16af0:	lsr	lr, lr, #7
   16af4:	cmp	r3, ip
   16af8:	movls	lr, #0
   16afc:	andhi	lr, lr, #1
   16b00:	cmp	lr, #0
   16b04:	orr	r2, r4, r2, lsl #7
   16b08:	bne	16ae8 <fputs@plt+0x5978>
   16b0c:	ldrb	lr, [r0, #2]
   16b10:	add	r3, ip, #1
   16b14:	cmp	lr, #0
   16b18:	beq	16b38 <fputs@plt+0x59c8>
   16b1c:	add	ip, ip, #10
   16b20:	ldrb	r4, [r3], #1
   16b24:	cmp	ip, r3
   16b28:	movls	lr, #0
   16b2c:	movhi	lr, #1
   16b30:	ands	lr, lr, r4, lsr #7
   16b34:	bne	16b20 <fputs@plt+0x59b0>
   16b38:	ldrh	r6, [r0, #10]
   16b3c:	sub	r4, r3, r1
   16b40:	cmp	r2, r6
   16b44:	bhi	16b5c <fputs@plt+0x59ec>
   16b48:	add	r0, r4, r2
   16b4c:	cmp	r0, #4
   16b50:	movcc	r0, #4
   16b54:	uxth	r0, r0
   16b58:	pop	{r4, r5, r6, pc}
   16b5c:	ldr	r3, [r0, #52]	; 0x34
   16b60:	ldrh	r5, [r0, #12]
   16b64:	ldr	r1, [r3, #36]	; 0x24
   16b68:	sub	r0, r2, r5
   16b6c:	sub	r1, r1, #4
   16b70:	bl	70a74 <fputs@plt+0x5f904>
   16b74:	uxth	r0, r4
   16b78:	add	r0, r0, #4
   16b7c:	add	r1, r5, r1
   16b80:	cmp	r6, r1
   16b84:	movcc	r1, r5
   16b88:	add	r0, r0, r1
   16b8c:	b	16b54 <fputs@plt+0x59e4>
   16b90:	add	r0, r1, #4
   16b94:	add	ip, r1, #13
   16b98:	ldrb	r2, [r0], #1
   16b9c:	cmp	ip, r0
   16ba0:	movls	r3, #0
   16ba4:	movhi	r3, #1
   16ba8:	ands	r3, r3, r2, lsr #7
   16bac:	bne	16b98 <fputs@plt+0x5a28>
   16bb0:	sub	r0, r0, r1
   16bb4:	uxth	r0, r0
   16bb8:	bx	lr
   16bbc:	ldr	r3, [r0, #8]
   16bc0:	ldr	ip, [r3, #84]	; 0x54
   16bc4:	cmp	ip, r1
   16bc8:	beq	16bf0 <fputs@plt+0x5a80>
   16bcc:	ldr	ip, [r0, #4]
   16bd0:	cmp	r1, #1
   16bd4:	str	r1, [r3, #84]	; 0x54
   16bd8:	moveq	r1, #100	; 0x64
   16bdc:	movne	r1, #0
   16be0:	str	ip, [r3, #56]	; 0x38
   16be4:	str	r0, [r3, #72]	; 0x48
   16be8:	str	r2, [r3, #52]	; 0x34
   16bec:	strb	r1, [r3, #5]
   16bf0:	mov	r0, r3
   16bf4:	bx	lr
   16bf8:	cmp	r0, #0
   16bfc:	bxeq	lr
   16c00:	ldr	r2, [r0, #4]
   16c04:	ldr	r3, [r0]
   16c08:	cmp	r1, #0
   16c0c:	str	r3, [r2, #4]
   16c10:	blt	16c28 <fputs@plt+0x5ab8>
   16c14:	ldrh	r3, [r2, #22]
   16c18:	bic	r3, r3, #4
   16c1c:	uxth	r3, r3
   16c20:	orrne	r3, r3, #4
   16c24:	strh	r3, [r2, #22]
   16c28:	ldrh	r0, [r2, #22]
   16c2c:	lsr	r0, r0, #2
   16c30:	and	r0, r0, #1
   16c34:	bx	lr
   16c38:	push	{r4, r5, r6, r7, r8, lr}
   16c3c:	mov	r5, r1
   16c40:	mov	r6, r0
   16c44:	mov	r1, #5
   16c48:	ldr	r0, [r0, #36]	; 0x24
   16c4c:	mov	r4, r2
   16c50:	bl	70888 <fputs@plt+0x5f718>
   16c54:	mov	r1, r5
   16c58:	sub	r7, r4, r5
   16c5c:	sub	r4, r5, r4
   16c60:	mov	r8, r0
   16c64:	mov	r0, r6
   16c68:	bl	1683c <fputs@plt+0x56cc>
   16c6c:	add	r7, r8, r7
   16c70:	mov	r1, r8
   16c74:	add	r0, r7, r0
   16c78:	bl	70888 <fputs@plt+0x5f718>
   16c7c:	ldr	r3, [pc, #80]	; 16cd4 <fputs@plt+0x5b64>
   16c80:	ldr	r1, [r6, #32]
   16c84:	sub	r4, r4, r0
   16c88:	ldr	r0, [r3, #608]	; 0x260
   16c8c:	bl	70888 <fputs@plt+0x5f718>
   16c90:	add	r7, r0, #1
   16c94:	cmp	r5, r7
   16c98:	movls	r5, #0
   16c9c:	movhi	r5, #1
   16ca0:	cmp	r4, r7
   16ca4:	movcs	r5, #0
   16ca8:	cmp	r5, #0
   16cac:	beq	16cb4 <fputs@plt+0x5b44>
   16cb0:	sub	r4, r4, #1
   16cb4:	mov	r1, r4
   16cb8:	mov	r0, r6
   16cbc:	bl	1683c <fputs@plt+0x56cc>
   16cc0:	cmp	r4, r0
   16cc4:	cmpne	r4, r7
   16cc8:	beq	16cb0 <fputs@plt+0x5b40>
   16ccc:	mov	r0, r4
   16cd0:	pop	{r4, r5, r6, r7, r8, pc}
   16cd4:	andeq	ip, r8, r0, lsr r1
   16cd8:	push	{r4, r5, r6, lr}
   16cdc:	mov	r4, r0
   16ce0:	ldmib	r0, {r0, r2, r6}
   16ce4:	lsl	r5, r1, #1
   16ce8:	ldr	r3, [r0, #76]	; 0x4c
   16cec:	ldr	r1, [r2, r1, lsl #2]
   16cf0:	blx	r3
   16cf4:	ldr	r3, [r4, #12]
   16cf8:	strh	r0, [r6, r5]
   16cfc:	ldrh	r0, [r3, r5]
   16d00:	pop	{r4, r5, r6, pc}
   16d04:	ldr	r2, [r0, #12]
   16d08:	lsl	r3, r1, #1
   16d0c:	ldrh	r3, [r2, r3]
   16d10:	cmp	r3, #0
   16d14:	bne	16d1c <fputs@plt+0x5bac>
   16d18:	b	16cd8 <fputs@plt+0x5b68>
   16d1c:	mov	r0, r3
   16d20:	bx	lr
   16d24:	ldr	r3, [r0]
   16d28:	add	r3, r3, #1
   16d2c:	str	r3, [r0]
   16d30:	str	r1, [r0, r3, lsl #2]
   16d34:	lsrs	r2, r3, #1
   16d38:	bxeq	lr
   16d3c:	ldr	ip, [r0, r2, lsl #2]
   16d40:	ldr	r1, [r0, r3, lsl #2]
   16d44:	cmp	ip, r1
   16d48:	bhi	16d50 <fputs@plt+0x5be0>
   16d4c:	bx	lr
   16d50:	str	r1, [r0, r2, lsl #2]
   16d54:	str	ip, [r0, r3, lsl #2]
   16d58:	mov	r3, r2
   16d5c:	b	16d34 <fputs@plt+0x5bc4>
   16d60:	push	{r4, r5, r6, lr}
   16d64:	vpush	{d8}
   16d68:	vldr	d7, [pc, #144]	; 16e00 <fputs@plt+0x5c90>
   16d6c:	mov	r6, r0
   16d70:	vldr	d8, [r0]
   16d74:	vcmpe.f64	d8, d7
   16d78:	vmrs	APSR_nzcv, fpscr
   16d7c:	movls	r4, #0
   16d80:	movls	r5, #-2147483648	; 0x80000000
   16d84:	bls	16db0 <fputs@plt+0x5c40>
   16d88:	vldr	d7, [pc, #120]	; 16e08 <fputs@plt+0x5c98>
   16d8c:	vcmpe.f64	d8, d7
   16d90:	vmrs	APSR_nzcv, fpscr
   16d94:	mvnge	r4, #0
   16d98:	mvnge	r5, #-2147483648	; 0x80000000
   16d9c:	bge	16db0 <fputs@plt+0x5c40>
   16da0:	vmov	r0, r1, d8
   16da4:	bl	711e4 <fputs@plt+0x60074>
   16da8:	mov	r4, r0
   16dac:	mov	r5, r1
   16db0:	mov	r0, r4
   16db4:	mov	r1, r5
   16db8:	bl	71064 <fputs@plt+0x5fef4>
   16dbc:	vmov	d7, r0, r1
   16dc0:	vcmp.f64	d8, d7
   16dc4:	vmrs	APSR_nzcv, fpscr
   16dc8:	bne	16df8 <fputs@plt+0x5c88>
   16dcc:	subs	r0, r4, #1
   16dd0:	sbc	r1, r5, #-2147483648	; 0x80000000
   16dd4:	mvn	r3, #0
   16dd8:	mvn	r2, #2
   16ddc:	cmp	r1, r3
   16de0:	cmpeq	r0, r2
   16de4:	ldrhls	r3, [r6, #8]
   16de8:	strdls	r4, [r6]
   16dec:	andls	r3, r3, #15872	; 0x3e00
   16df0:	orrls	r3, r3, #4
   16df4:	strhls	r3, [r6, #8]
   16df8:	vpop	{d8}
   16dfc:	pop	{r4, r5, r6, pc}
   16e00:	andeq	r0, r0, r0
   16e04:	mvngt	r0, #0
   16e08:	andeq	r0, r0, r0
   16e0c:	mvnmi	r0, #0
   16e10:	ldrh	r2, [r0, #8]
   16e14:	ands	r3, r2, #18
   16e18:	beq	16e44 <fputs@plt+0x5cd4>
   16e1c:	tst	r2, #16384	; 0x4000
   16e20:	ldr	r3, [r0, #12]
   16e24:	ldrne	r2, [r0]
   16e28:	addne	r3, r3, r2
   16e2c:	ldr	r2, [r0, #32]
   16e30:	ldr	r0, [r2, #92]	; 0x5c
   16e34:	cmp	r3, r0
   16e38:	movle	r0, #0
   16e3c:	movgt	r0, #1
   16e40:	bx	lr
   16e44:	mov	r0, r3
   16e48:	bx	lr
   16e4c:	ldr	r2, [r0, #24]
   16e50:	mvn	r1, r1
   16e54:	ldr	r3, [r2, #120]	; 0x78
   16e58:	cmp	r3, #0
   16e5c:	ldrne	ip, [r0, #32]
   16e60:	strne	ip, [r3, r1, lsl #2]
   16e64:	ldr	r3, [r0, #32]
   16e68:	sub	r3, r3, #1
   16e6c:	str	r3, [r2, #96]	; 0x60
   16e70:	bx	lr
   16e74:	ldr	r3, [r0]
   16e78:	cmp	r1, #0
   16e7c:	ldrb	r3, [r3, #69]	; 0x45
   16e80:	ldrlt	r1, [r0, #32]
   16e84:	sublt	r1, r1, #1
   16e88:	cmp	r3, #0
   16e8c:	moveq	r3, #20
   16e90:	ldreq	r0, [r0, #4]
   16e94:	mlaeq	r0, r3, r1, r0
   16e98:	ldrne	r0, [pc]	; 16ea0 <fputs@plt+0x5d30>
   16e9c:	bx	lr
   16ea0:	andeq	r0, r9, ip, lsr #16
   16ea4:	mov	r3, #1
   16ea8:	ldr	r2, [r0, #96]	; 0x60
   16eac:	lsl	r3, r3, r1
   16eb0:	cmp	r1, #1
   16eb4:	orr	r2, r2, r3
   16eb8:	str	r2, [r0, #96]	; 0x60
   16ebc:	bxeq	lr
   16ec0:	ldr	r2, [r0]
   16ec4:	ldr	r2, [r2, #16]
   16ec8:	add	r1, r2, r1, lsl #4
   16ecc:	ldr	r2, [r1, #4]
   16ed0:	ldrb	r2, [r2, #9]
   16ed4:	cmp	r2, #0
   16ed8:	ldrne	r2, [r0, #100]	; 0x64
   16edc:	orrne	r3, r2, r3
   16ee0:	strne	r3, [r0, #100]	; 0x64
   16ee4:	bx	lr
   16ee8:	ldr	ip, [r0, #100]	; 0x64
   16eec:	cmp	ip, #0
   16ef0:	bxeq	lr
   16ef4:	ldr	r3, [r0]
   16ef8:	push	{r4, lr}
   16efc:	mov	lr, #1
   16f00:	ldr	r0, [r3, #20]
   16f04:	ldr	r2, [r3, #16]
   16f08:	mov	r3, #0
   16f0c:	cmp	r3, r0
   16f10:	blt	16f18 <fputs@plt+0x5da8>
   16f14:	pop	{r4, pc}
   16f18:	cmp	r3, #1
   16f1c:	beq	16f38 <fputs@plt+0x5dc8>
   16f20:	ands	r1, ip, lr, lsl r3
   16f24:	beq	16f38 <fputs@plt+0x5dc8>
   16f28:	ldr	r1, [r2, #4]
   16f2c:	cmp	r1, #0
   16f30:	ldmne	r1, {r1, r4}
   16f34:	strne	r1, [r4, #4]
   16f38:	add	r3, r3, #1
   16f3c:	add	r2, r2, #16
   16f40:	b	16f0c <fputs@plt+0x5d9c>
   16f44:	cmp	r0, #127	; 0x7f
   16f48:	subhi	r0, r0, #12
   16f4c:	ldrls	r3, [pc, #12]	; 16f60 <fputs@plt+0x5df0>
   16f50:	lsrhi	r0, r0, #1
   16f54:	addls	r0, r3, r0
   16f58:	ldrbls	r0, [r0, #820]	; 0x334
   16f5c:	bx	lr
   16f60:	strheq	r4, [r7], -r0
   16f64:	ldr	r3, [r0, #4]
   16f68:	cmp	r3, #0
   16f6c:	bne	16f74 <fputs@plt+0x5e04>
   16f70:	bx	lr
   16f74:	ldrb	r2, [r3, #87]	; 0x57
   16f78:	orr	r2, r2, #1
   16f7c:	strb	r2, [r3, #87]	; 0x57
   16f80:	ldr	r3, [r3, #52]	; 0x34
   16f84:	b	16f68 <fputs@plt+0x5df8>
   16f88:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   16f8c:	mov	r4, r0
   16f90:	ldrb	r5, [r0, #10]
   16f94:	ldr	r2, [r0, #12]
   16f98:	mov	r6, r1
   16f9c:	mov	r3, r5
   16fa0:	mov	r1, sp
   16fa4:	ldr	r0, [r0, #16]
   16fa8:	bl	14c84 <fputs@plt+0x3b14>
   16fac:	cmp	r0, #0
   16fb0:	beq	16fe4 <fputs@plt+0x5e74>
   16fb4:	mov	r3, r5
   16fb8:	ldr	r2, [r4, #12]
   16fbc:	add	r1, sp, #8
   16fc0:	ldr	r0, [r4, #16]
   16fc4:	bl	1528c <fputs@plt+0x411c>
   16fc8:	ldrh	r3, [r4, #8]
   16fcc:	cmp	r0, #0
   16fd0:	bne	16fec <fputs@plt+0x5e7c>
   16fd4:	ldrd	r0, [sp, #8]
   16fd8:	orr	r3, r3, #4
   16fdc:	strh	r3, [r4, #8]
   16fe0:	strd	r0, [r4]
   16fe4:	add	sp, sp, #16
   16fe8:	pop	{r4, r5, r6, pc}
   16fec:	ldrd	r0, [sp]
   16ff0:	orr	r3, r3, #8
   16ff4:	cmp	r6, #0
   16ff8:	strd	r0, [r4]
   16ffc:	strh	r3, [r4, #8]
   17000:	beq	16fe4 <fputs@plt+0x5e74>
   17004:	mov	r0, r4
   17008:	bl	16d60 <fputs@plt+0x5bf0>
   1700c:	b	16fe4 <fputs@plt+0x5e74>
   17010:	push	{r4, lr}
   17014:	mov	r1, r0
   17018:	ldrb	r3, [r0, #10]
   1701c:	ldr	r2, [r0, #12]
   17020:	mov	r4, r0
   17024:	ldr	r0, [r0, #16]
   17028:	bl	14c84 <fputs@plt+0x3b14>
   1702c:	cmp	r0, #0
   17030:	popeq	{r4, pc}
   17034:	ldrb	r3, [r4, #10]
   17038:	ldr	r2, [r4, #12]
   1703c:	mov	r1, r4
   17040:	ldr	r0, [r4, #16]
   17044:	bl	1528c <fputs@plt+0x411c>
   17048:	cmp	r0, #0
   1704c:	moveq	r0, #4
   17050:	movne	r0, #8
   17054:	pop	{r4, pc}
   17058:	ldrh	r3, [r0, #8]
   1705c:	ands	r2, r3, #12
   17060:	bne	17070 <fputs@plt+0x5f00>
   17064:	tst	r3, #18
   17068:	beq	17070 <fputs@plt+0x5f00>
   1706c:	b	17010 <fputs@plt+0x5ea0>
   17070:	mov	r0, r2
   17074:	bx	lr
   17078:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1707c:	mov	r9, r3
   17080:	mov	r3, #0
   17084:	mov	r8, r0
   17088:	mov	r5, r1
   1708c:	mov	r4, r2
   17090:	add	r6, sp, #8
   17094:	mov	r7, r3
   17098:	str	r3, [sp, #8]
   1709c:	str	r3, [sp, #12]
   170a0:	cmp	r5, #0
   170a4:	cmpne	r4, #0
   170a8:	bne	170c8 <fputs@plt+0x5f58>
   170ac:	cmp	r5, #0
   170b0:	movne	r4, r5
   170b4:	str	r4, [r6]
   170b8:	ldr	r3, [sp, #8]
   170bc:	str	r3, [r9]
   170c0:	add	sp, sp, #16
   170c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   170c8:	mov	r3, r4
   170cc:	ldr	sl, [r8, #32]
   170d0:	ldr	r2, [r3], #8
   170d4:	add	r1, sp, #12
   170d8:	str	r2, [sp, #4]
   170dc:	str	r3, [sp]
   170e0:	add	r2, r5, #8
   170e4:	ldr	r3, [r5]
   170e8:	mov	r0, r8
   170ec:	blx	sl
   170f0:	cmp	r0, #0
   170f4:	strgt	r4, [r6]
   170f8:	strle	r5, [r6]
   170fc:	addgt	r6, r4, #4
   17100:	addle	r6, r5, #4
   17104:	ldrgt	r4, [r4, #4]
   17108:	ldrle	r5, [r5, #4]
   1710c:	strgt	r7, [sp, #12]
   17110:	b	170a0 <fputs@plt+0x5f30>
   17114:	mov	r0, #0
   17118:	bx	lr
   1711c:	ldrd	r2, [r0, #24]
   17120:	mov	r0, #0
   17124:	strd	r2, [r1]
   17128:	bx	lr
   1712c:	ldrb	r3, [r1]
   17130:	cmp	r3, #153	; 0x99
   17134:	ldrbeq	r3, [r1, #38]	; 0x26
   17138:	ldreq	r2, [r0, #24]
   1713c:	mov	r0, #0
   17140:	addeq	r3, r3, r2
   17144:	strbeq	r3, [r1, #38]	; 0x26
   17148:	bx	lr
   1714c:	cmp	r0, #0
   17150:	bxeq	lr
   17154:	ldr	r3, [r0, #4]
   17158:	tst	r3, #4096	; 0x1000
   1715c:	bne	17164 <fputs@plt+0x5ff4>
   17160:	bx	lr
   17164:	tst	r3, #262144	; 0x40000
   17168:	ldrne	r3, [r0, #20]
   1716c:	ldreq	r0, [r0, #12]
   17170:	ldrne	r3, [r3, #4]
   17174:	ldrne	r0, [r3]
   17178:	b	1714c <fputs@plt+0x5fdc>
   1717c:	cmp	r0, #0
   17180:	bxeq	lr
   17184:	ldr	r3, [r0, #24]
   17188:	ldr	r2, [r1]
   1718c:	cmp	r3, r2
   17190:	strgt	r3, [r1]
   17194:	bx	lr
   17198:	push	{r4, r5, r6, r7, r8, lr}
   1719c:	subs	r5, r0, #0
   171a0:	movne	r6, r1
   171a4:	movne	r4, #0
   171a8:	movne	r7, #20
   171ac:	bne	171cc <fputs@plt+0x605c>
   171b0:	pop	{r4, r5, r6, r7, r8, pc}
   171b4:	mul	r3, r7, r4
   171b8:	ldr	r2, [r5, #4]
   171bc:	mov	r1, r6
   171c0:	add	r4, r4, #1
   171c4:	ldr	r0, [r2, r3]
   171c8:	bl	1717c <fputs@plt+0x600c>
   171cc:	ldr	r3, [r5]
   171d0:	cmp	r4, r3
   171d4:	blt	171b4 <fputs@plt+0x6044>
   171d8:	pop	{r4, r5, r6, r7, r8, pc}
   171dc:	push	{r4, r5, r6, lr}
   171e0:	mov	r4, r0
   171e4:	mov	r5, r1
   171e8:	cmp	r4, #0
   171ec:	popeq	{r4, r5, r6, pc}
   171f0:	ldr	r0, [r4, #32]
   171f4:	mov	r1, r5
   171f8:	bl	1717c <fputs@plt+0x600c>
   171fc:	ldr	r0, [r4, #40]	; 0x28
   17200:	mov	r1, r5
   17204:	bl	1717c <fputs@plt+0x600c>
   17208:	ldr	r0, [r4, #56]	; 0x38
   1720c:	mov	r1, r5
   17210:	bl	1717c <fputs@plt+0x600c>
   17214:	ldr	r0, [r4, #60]	; 0x3c
   17218:	mov	r1, r5
   1721c:	bl	1717c <fputs@plt+0x600c>
   17220:	ldr	r0, [r4]
   17224:	mov	r1, r5
   17228:	bl	17198 <fputs@plt+0x6028>
   1722c:	ldr	r0, [r4, #36]	; 0x24
   17230:	mov	r1, r5
   17234:	bl	17198 <fputs@plt+0x6028>
   17238:	ldr	r0, [r4, #44]	; 0x2c
   1723c:	mov	r1, r5
   17240:	bl	17198 <fputs@plt+0x6028>
   17244:	ldr	r4, [r4, #48]	; 0x30
   17248:	b	171e8 <fputs@plt+0x6078>
   1724c:	mov	r2, r0
   17250:	clz	r0, r0
   17254:	lsr	r0, r0, #5
   17258:	orrs	r3, r0, r1, lsr #31
   1725c:	moveq	r0, #20
   17260:	ldreq	r3, [r2]
   17264:	ldreq	r2, [r2, #4]
   17268:	mlaeq	r3, r0, r3, r2
   1726c:	strbeq	r1, [r3, #-8]
   17270:	bx	lr
   17274:	subs	r2, r0, #0
   17278:	beq	17298 <fputs@plt+0x6128>
   1727c:	ldr	r1, [r2]
   17280:	mov	r0, #0
   17284:	cmp	r0, r1
   17288:	mov	r3, r0
   1728c:	mov	ip, #20
   17290:	blt	172a0 <fputs@plt+0x6130>
   17294:	bx	lr
   17298:	mov	r0, r2
   1729c:	bx	lr
   172a0:	push	{r4, lr}
   172a4:	mul	lr, ip, r3
   172a8:	ldr	r4, [r2, #4]
   172ac:	add	r3, r3, #1
   172b0:	cmp	r3, r1
   172b4:	ldr	lr, [r4, lr]
   172b8:	ldr	lr, [lr, #4]
   172bc:	orr	r0, r0, lr
   172c0:	blt	172a4 <fputs@plt+0x6134>
   172c4:	pop	{r4, pc}
   172c8:	push	{r0, r1, r2, r4, r5, lr}
   172cc:	add	r5, sp, #8
   172d0:	mov	r3, #0
   172d4:	mov	r4, r0
   172d8:	str	r3, [r5, #-4]!
   172dc:	ldr	r0, [r0, #12]
   172e0:	mov	r1, r5
   172e4:	bl	1717c <fputs@plt+0x600c>
   172e8:	mov	r1, r5
   172ec:	ldr	r0, [r4, #16]
   172f0:	bl	1717c <fputs@plt+0x600c>
   172f4:	ldr	r3, [r4, #4]
   172f8:	tst	r3, #2048	; 0x800
   172fc:	beq	17320 <fputs@plt+0x61b0>
   17300:	mov	r1, r5
   17304:	ldr	r0, [r4, #20]
   17308:	bl	171dc <fputs@plt+0x606c>
   1730c:	ldr	r3, [sp, #4]
   17310:	add	r3, r3, #1
   17314:	str	r3, [r4, #24]
   17318:	add	sp, sp, #12
   1731c:	pop	{r4, r5, pc}
   17320:	ldr	r0, [r4, #20]
   17324:	cmp	r0, #0
   17328:	beq	1730c <fputs@plt+0x619c>
   1732c:	mov	r1, r5
   17330:	bl	17198 <fputs@plt+0x6028>
   17334:	ldr	r0, [r4, #20]
   17338:	bl	17274 <fputs@plt+0x6104>
   1733c:	ldr	r3, [pc, #16]	; 17354 <fputs@plt+0x61e4>
   17340:	and	r3, r3, r0
   17344:	ldr	r0, [r4, #4]
   17348:	orr	r0, r0, r3
   1734c:	str	r0, [r4, #4]
   17350:	b	1730c <fputs@plt+0x619c>
   17354:	eoreq	r0, r0, r0, lsl #2
   17358:	mov	r3, #0
   1735c:	strb	r3, [r0, #20]
   17360:	mov	r0, #2
   17364:	bx	lr
   17368:	ldrb	r3, [r0]
   1736c:	add	r2, r3, #101	; 0x65
   17370:	uxtb	r2, r2
   17374:	cmp	r2, #1
   17378:	bls	173a4 <fputs@plt+0x6234>
   1737c:	cmp	r3, #157	; 0x9d
   17380:	ldrbeq	r3, [r0, #38]	; 0x26
   17384:	cmp	r3, #134	; 0x86
   17388:	bhi	173ac <fputs@plt+0x623c>
   1738c:	cmp	r3, #132	; 0x84
   17390:	bcs	173e8 <fputs@plt+0x6278>
   17394:	cmp	r3, #97	; 0x61
   17398:	beq	173e8 <fputs@plt+0x6278>
   1739c:	mov	r0, #1
   173a0:	bx	lr
   173a4:	ldr	r0, [r0, #12]
   173a8:	b	17368 <fputs@plt+0x61f8>
   173ac:	cmp	r3, #152	; 0x98
   173b0:	bne	1739c <fputs@plt+0x622c>
   173b4:	ldr	r3, [r0, #4]
   173b8:	ands	r3, r3, #1048576	; 0x100000
   173bc:	bne	1739c <fputs@plt+0x622c>
   173c0:	ldrsh	r2, [r0, #32]
   173c4:	cmp	r2, #0
   173c8:	blt	173e8 <fputs@plt+0x6278>
   173cc:	ldr	r3, [r0, #44]	; 0x2c
   173d0:	ldr	r3, [r3, #4]
   173d4:	add	r3, r3, r2, lsl #4
   173d8:	ldrb	r0, [r3, #12]
   173dc:	clz	r0, r0
   173e0:	lsr	r0, r0, #5
   173e4:	bx	lr
   173e8:	mov	r0, #0
   173ec:	bx	lr
   173f0:	cmp	r1, #65	; 0x41
   173f4:	bne	17404 <fputs@plt+0x6294>
   173f8:	mov	r0, #1
   173fc:	bx	lr
   17400:	ldr	r0, [r0, #12]
   17404:	ldrb	r3, [r0]
   17408:	add	r2, r3, #101	; 0x65
   1740c:	uxtb	r2, r2
   17410:	cmp	r2, #1
   17414:	bls	17400 <fputs@plt+0x6290>
   17418:	cmp	r3, #157	; 0x9d
   1741c:	ldrbeq	r3, [r0, #38]	; 0x26
   17420:	cmp	r3, #133	; 0x85
   17424:	beq	17474 <fputs@plt+0x6304>
   17428:	bhi	17444 <fputs@plt+0x62d4>
   1742c:	cmp	r3, #97	; 0x61
   17430:	beq	17488 <fputs@plt+0x6318>
   17434:	cmp	r3, #132	; 0x84
   17438:	beq	17460 <fputs@plt+0x62f0>
   1743c:	mov	r0, #0
   17440:	bx	lr
   17444:	cmp	r3, #134	; 0x86
   17448:	beq	173f8 <fputs@plt+0x6288>
   1744c:	cmp	r3, #152	; 0x98
   17450:	bne	1743c <fputs@plt+0x62cc>
   17454:	ldrsh	r3, [r0, #32]
   17458:	cmp	r3, #0
   1745c:	bge	1743c <fputs@plt+0x62cc>
   17460:	sub	r0, r1, #67	; 0x43
   17464:	cmp	r0, #1
   17468:	movhi	r0, #0
   1746c:	movls	r0, #1
   17470:	bx	lr
   17474:	sub	r0, r1, #67	; 0x43
   17478:	tst	r0, #253	; 0xfd
   1747c:	moveq	r0, #1
   17480:	movne	r0, #0
   17484:	bx	lr
   17488:	sub	r0, r1, #66	; 0x42
   1748c:	clz	r0, r0
   17490:	lsr	r0, r0, #5
   17494:	bx	lr
   17498:	mov	r3, r0
   1749c:	ldrb	r0, [r0, #19]
   174a0:	cmp	r0, #0
   174a4:	ldreq	r0, [r3, #76]	; 0x4c
   174a8:	addeq	r0, r0, #1
   174ac:	subne	r0, r0, #1
   174b0:	streq	r0, [r3, #76]	; 0x4c
   174b4:	uxtbne	r0, r0
   174b8:	strbne	r0, [r3, #19]
   174bc:	addne	r3, r3, r0, lsl #2
   174c0:	ldrne	r0, [r3, #28]
   174c4:	bx	lr
   174c8:	ldr	r2, [r0, #60]	; 0x3c
   174cc:	mov	r3, r0
   174d0:	cmp	r2, r1
   174d4:	ldrge	r0, [r0, #64]	; 0x40
   174d8:	ldrlt	r2, [r3, #76]	; 0x4c
   174dc:	addge	ip, r0, r1
   174e0:	addlt	r1, r1, r2
   174e4:	subge	r1, r2, r1
   174e8:	strge	ip, [r3, #64]	; 0x40
   174ec:	strge	r1, [r3, #60]	; 0x3c
   174f0:	addlt	r0, r2, #1
   174f4:	strlt	r1, [r3, #76]	; 0x4c
   174f8:	bx	lr
   174fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17500:	mov	r7, r0
   17504:	mov	r9, r1
   17508:	mov	r8, r2
   1750c:	mov	r4, #0
   17510:	ldr	r3, [r7, #20]
   17514:	cmp	r4, r3
   17518:	blt	17524 <fputs@plt+0x63b4>
   1751c:	mov	r0, #0
   17520:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17524:	cmp	r4, #1
   17528:	eorle	r6, r4, #1
   1752c:	movgt	r6, r4
   17530:	cmp	r8, #0
   17534:	ldr	r5, [r7, #16]
   17538:	beq	17558 <fputs@plt+0x63e8>
   1753c:	ldr	r1, [r5, r6, lsl #4]
   17540:	mov	r0, r8
   17544:	bl	14c44 <fputs@plt+0x3ad4>
   17548:	cmp	r0, #0
   1754c:	beq	17558 <fputs@plt+0x63e8>
   17550:	add	r4, r4, #1
   17554:	b	17510 <fputs@plt+0x63a0>
   17558:	add	r5, r5, r6, lsl #4
   1755c:	mov	r1, r9
   17560:	ldr	r0, [r5, #12]
   17564:	add	r0, r0, #8
   17568:	bl	15ac0 <fputs@plt+0x4950>
   1756c:	cmp	r0, #0
   17570:	beq	17550 <fputs@plt+0x63e0>
   17574:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17578:	push	{r4, r5, r6, r7, r8, lr}
   1757c:	mov	r5, r0
   17580:	mov	r7, r1
   17584:	mov	r6, r2
   17588:	mov	r4, #0
   1758c:	ldr	r3, [r5, #20]
   17590:	cmp	r4, r3
   17594:	blt	175a0 <fputs@plt+0x6430>
   17598:	mov	r0, #0
   1759c:	pop	{r4, r5, r6, r7, r8, pc}
   175a0:	cmp	r4, #1
   175a4:	eorle	r3, r4, #1
   175a8:	movgt	r3, r4
   175ac:	ldr	r2, [r5, #16]
   175b0:	cmp	r6, #0
   175b4:	add	r8, r2, r3, lsl #4
   175b8:	beq	175d8 <fputs@plt+0x6468>
   175bc:	ldr	r1, [r2, r3, lsl #4]
   175c0:	mov	r0, r6
   175c4:	bl	14c44 <fputs@plt+0x3ad4>
   175c8:	cmp	r0, #0
   175cc:	beq	175d8 <fputs@plt+0x6468>
   175d0:	add	r4, r4, #1
   175d4:	b	1758c <fputs@plt+0x641c>
   175d8:	ldr	r0, [r8, #12]
   175dc:	mov	r1, r7
   175e0:	add	r0, r0, #24
   175e4:	bl	15ac0 <fputs@plt+0x4950>
   175e8:	cmp	r0, #0
   175ec:	beq	175d0 <fputs@plt+0x6460>
   175f0:	pop	{r4, r5, r6, r7, r8, pc}
   175f4:	push	{r4, r5, r6, lr}
   175f8:	subs	r6, r1, #0
   175fc:	mvneq	r4, #0
   17600:	beq	17624 <fputs@plt+0x64b4>
   17604:	ldr	r4, [r0, #20]
   17608:	sub	r4, r4, #1
   1760c:	lsl	r5, r4, #4
   17610:	sub	r3, r5, #16
   17614:	ldr	r5, [r0, #16]
   17618:	add	r5, r5, r3
   1761c:	cmp	r4, #0
   17620:	bge	1762c <fputs@plt+0x64bc>
   17624:	mov	r0, r4
   17628:	pop	{r4, r5, r6, pc}
   1762c:	ldr	r0, [r5, #16]
   17630:	mov	r1, r6
   17634:	bl	14c44 <fputs@plt+0x3ad4>
   17638:	sub	r5, r5, #16
   1763c:	cmp	r0, #0
   17640:	beq	17624 <fputs@plt+0x64b4>
   17644:	sub	r4, r4, #1
   17648:	b	1761c <fputs@plt+0x64ac>
   1764c:	ldrh	r2, [r0, #52]	; 0x34
   17650:	mov	r3, #0
   17654:	cmp	r3, r2
   17658:	blt	17678 <fputs@plt+0x6508>
   1765c:	mvn	r0, #0
   17660:	bx	lr
   17664:	add	r3, r3, #1
   17668:	cmp	r3, r2
   1766c:	blt	1767c <fputs@plt+0x650c>
   17670:	mvn	r0, #0
   17674:	pop	{pc}		; (ldr pc, [sp], #4)
   17678:	push	{lr}		; (str lr, [sp, #-4]!)
   1767c:	lsl	ip, r3, #1
   17680:	ldr	lr, [r0, #4]
   17684:	ldrsh	ip, [lr, ip]
   17688:	cmp	ip, r1
   1768c:	bne	17664 <fputs@plt+0x64f4>
   17690:	sxth	r0, r3
   17694:	pop	{pc}		; (ldr pc, [sp], #4)
   17698:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1769c:	mov	r2, #0
   176a0:	ldr	r7, [pc, #424]	; 17850 <fputs@plt+0x66e0>
   176a4:	ldr	r8, [pc, #424]	; 17854 <fputs@plt+0x66e4>
   176a8:	ldr	r9, [pc, #424]	; 17858 <fputs@plt+0x66e8>
   176ac:	ldr	ip, [pc, #424]	; 1785c <fputs@plt+0x66ec>
   176b0:	ldr	lr, [pc, #424]	; 17860 <fputs@plt+0x66f0>
   176b4:	ldr	r6, [pc, #424]	; 17864 <fputs@plt+0x66f4>
   176b8:	ldr	sl, [pc, #424]	; 17868 <fputs@plt+0x66f8>
   176bc:	mov	r5, r1
   176c0:	mov	r4, #67	; 0x43
   176c4:	mov	r3, r2
   176c8:	ldrb	r1, [r0], #1
   176cc:	cmp	r1, #0
   176d0:	bne	17700 <fputs@plt+0x6590>
   176d4:	cmp	r5, #0
   176d8:	beq	17844 <fputs@plt+0x66d4>
   176dc:	mov	r3, #1
   176e0:	cmp	r4, #66	; 0x42
   176e4:	strb	r3, [r5]
   176e8:	bhi	17844 <fputs@plt+0x66d4>
   176ec:	cmp	r2, #0
   176f0:	ldrne	r1, [pc, #372]	; 1786c <fputs@plt+0x66fc>
   176f4:	bne	17834 <fputs@plt+0x66c4>
   176f8:	mov	r3, #5
   176fc:	b	1782c <fputs@plt+0x66bc>
   17700:	ldr	fp, [pc, #356]	; 1786c <fputs@plt+0x66fc>
   17704:	add	r1, fp, r1
   17708:	ldrb	r1, [r1, #64]	; 0x40
   1770c:	add	r3, r1, r3, lsl #8
   17710:	ldr	r1, [pc, #344]	; 17870 <fputs@plt+0x6700>
   17714:	cmp	r3, r1
   17718:	beq	177b4 <fputs@plt+0x6644>
   1771c:	cmp	r3, r7
   17720:	beq	177b8 <fputs@plt+0x6648>
   17724:	cmp	r3, r8
   17728:	beq	177b8 <fputs@plt+0x6648>
   1772c:	cmp	r3, r9
   17730:	bne	17754 <fputs@plt+0x65e4>
   17734:	sub	r1, r4, #67	; 0x43
   17738:	tst	r1, #253	; 0xfd
   1773c:	bne	17754 <fputs@plt+0x65e4>
   17740:	ldrb	r1, [r0]
   17744:	mov	r4, #65	; 0x41
   17748:	cmp	r1, #40	; 0x28
   1774c:	moveq	r2, r0
   17750:	b	176c8 <fputs@plt+0x6558>
   17754:	cmp	r3, ip
   17758:	cmpeq	r4, #67	; 0x43
   1775c:	sub	r1, r4, #67	; 0x43
   17760:	clz	r1, r1
   17764:	lsr	r1, r1, #5
   17768:	beq	177c0 <fputs@plt+0x6650>
   1776c:	cmp	r3, lr
   17770:	movne	fp, #0
   17774:	andeq	fp, r1, #1
   17778:	cmp	fp, #0
   1777c:	bne	177cc <fputs@plt+0x665c>
   17780:	cmp	r3, r6
   17784:	movne	r1, #0
   17788:	andeq	r1, r1, #1
   1778c:	cmp	r1, #0
   17790:	bne	177d8 <fputs@plt+0x6668>
   17794:	bic	r1, r3, #-16777216	; 0xff000000
   17798:	cmp	r1, sl
   1779c:	bne	176c8 <fputs@plt+0x6558>
   177a0:	cmp	r5, #0
   177a4:	movne	r3, #1
   177a8:	strbne	r3, [r5]
   177ac:	mov	r4, #68	; 0x44
   177b0:	b	17844 <fputs@plt+0x66d4>
   177b4:	mov	r2, r0
   177b8:	mov	r4, #66	; 0x42
   177bc:	b	176c8 <fputs@plt+0x6558>
   177c0:	mov	r4, #69	; 0x45
   177c4:	mov	r3, ip
   177c8:	b	176c8 <fputs@plt+0x6558>
   177cc:	mov	r4, #69	; 0x45
   177d0:	mov	r3, lr
   177d4:	b	176c8 <fputs@plt+0x6558>
   177d8:	mov	r4, #69	; 0x45
   177dc:	mov	r3, r6
   177e0:	b	176c8 <fputs@plt+0x6558>
   177e4:	add	r3, r1, r3
   177e8:	ldrb	r3, [r3, #320]	; 0x140
   177ec:	tst	r3, #4
   177f0:	beq	17834 <fputs@plt+0x66c4>
   177f4:	add	r1, sp, #8
   177f8:	mov	r3, #0
   177fc:	str	r3, [r1, #-4]!
   17800:	bl	15744 <fputs@plt+0x45d4>
   17804:	ldr	r3, [sp, #4]
   17808:	cmp	r3, #0
   1780c:	add	r2, r3, #3
   17810:	movlt	r3, r2
   17814:	asr	r3, r3, #2
   17818:	add	r3, r3, #1
   1781c:	cmp	r3, #255	; 0xff
   17820:	movgt	r3, #255	; 0xff
   17824:	str	r3, [sp, #4]
   17828:	ldr	r3, [sp, #4]
   1782c:	strb	r3, [r5]
   17830:	b	17844 <fputs@plt+0x66d4>
   17834:	mov	r0, r2
   17838:	ldrb	r3, [r2], #1
   1783c:	cmp	r3, #0
   17840:	bne	177e4 <fputs@plt+0x6674>
   17844:	mov	r0, r4
   17848:	add	sp, sp, #12
   1784c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17850:	cmnvs	ip, #392	; 0x188
   17854:	strbtvc	r7, [r5], #-2164	; 0xfffff78c
   17858:	rsbvs	r6, ip, #392	; 0x188
   1785c:	rsbvc	r6, r5, #108, 2
   17860:	strbtvs	r6, [ip], -r1, ror #30
   17864:	strbtvs	r7, [pc], #-1378	; 1786c <fputs@plt+0x66fc>
   17868:	rsbeq	r6, r9, r4, ror lr
   1786c:	strheq	r4, [r7], -r0
   17870:	cmnvs	r8, #-2147483620	; 0x8000001c
   17874:	push	{r4, lr}
   17878:	bl	1714c <fputs@plt+0x5fdc>
   1787c:	ldr	r1, [r0, #4]
   17880:	ands	r1, r1, #512	; 0x200
   17884:	bne	178f8 <fputs@plt+0x6788>
   17888:	ldrb	r3, [r0]
   1788c:	cmp	r3, #119	; 0x77
   17890:	ldreq	r3, [r0, #20]
   17894:	ldreq	r3, [r3]
   17898:	ldreq	r3, [r3, #4]
   1789c:	ldreq	r0, [r3]
   178a0:	beq	17878 <fputs@plt+0x6708>
   178a4:	cmp	r3, #38	; 0x26
   178a8:	bne	178b8 <fputs@plt+0x6748>
   178ac:	ldr	r0, [r0, #8]
   178b0:	pop	{r4, lr}
   178b4:	b	17698 <fputs@plt+0x6528>
   178b8:	and	r2, r3, #253	; 0xfd
   178bc:	cmp	r3, #157	; 0x9d
   178c0:	cmpne	r2, #152	; 0x98
   178c4:	bne	178f0 <fputs@plt+0x6780>
   178c8:	ldr	r3, [r0, #44]	; 0x2c
   178cc:	cmp	r3, #0
   178d0:	beq	178f0 <fputs@plt+0x6780>
   178d4:	ldrsh	r2, [r0, #32]
   178d8:	cmp	r2, #0
   178dc:	blt	17900 <fputs@plt+0x6790>
   178e0:	ldr	r3, [r3, #4]
   178e4:	add	r3, r3, r2, lsl #4
   178e8:	ldrb	r0, [r3, #13]
   178ec:	pop	{r4, pc}
   178f0:	ldrb	r0, [r0, #1]
   178f4:	pop	{r4, pc}
   178f8:	mov	r0, #0
   178fc:	pop	{r4, pc}
   17900:	mov	r0, #68	; 0x44
   17904:	pop	{r4, pc}
   17908:	push	{r4, lr}
   1790c:	mov	r4, r1
   17910:	bl	17874 <fputs@plt+0x6704>
   17914:	cmp	r0, #0
   17918:	cmpne	r4, #0
   1791c:	beq	17934 <fputs@plt+0x67c4>
   17920:	cmp	r4, #66	; 0x42
   17924:	cmpls	r0, #66	; 0x42
   17928:	movls	r0, #65	; 0x41
   1792c:	movhi	r0, #67	; 0x43
   17930:	pop	{r4, pc}
   17934:	orr	r3, r0, r4
   17938:	tst	r3, #255	; 0xff
   1793c:	addne	r0, r0, r4
   17940:	uxtbne	r0, r0
   17944:	moveq	r0, #65	; 0x41
   17948:	pop	{r4, pc}
   1794c:	push	{r4, lr}
   17950:	mov	r4, r0
   17954:	ldr	r0, [r0, #12]
   17958:	bl	17874 <fputs@plt+0x6704>
   1795c:	mov	r1, r0
   17960:	ldr	r0, [r4, #16]
   17964:	cmp	r0, #0
   17968:	beq	17974 <fputs@plt+0x6804>
   1796c:	pop	{r4, lr}
   17970:	b	17908 <fputs@plt+0x6798>
   17974:	ldr	r3, [r4, #4]
   17978:	tst	r3, #2048	; 0x800
   1797c:	ldrne	r3, [r4, #20]
   17980:	ldrne	r3, [r3]
   17984:	ldrne	r3, [r3, #4]
   17988:	ldrne	r0, [r3]
   1798c:	bne	1796c <fputs@plt+0x67fc>
   17990:	cmp	r1, #0
   17994:	movne	r0, r1
   17998:	moveq	r0, #65	; 0x41
   1799c:	pop	{r4, pc}
   179a0:	push	{r4, lr}
   179a4:	mov	r4, r1
   179a8:	bl	1794c <fputs@plt+0x67dc>
   179ac:	cmp	r0, #65	; 0x41
   179b0:	beq	179dc <fputs@plt+0x686c>
   179b4:	cmp	r0, #66	; 0x42
   179b8:	bne	179cc <fputs@plt+0x685c>
   179bc:	sub	r0, r4, #66	; 0x42
   179c0:	clz	r0, r0
   179c4:	lsr	r0, r0, #5
   179c8:	pop	{r4, pc}
   179cc:	cmp	r4, #66	; 0x42
   179d0:	movls	r0, #0
   179d4:	movhi	r0, #1
   179d8:	pop	{r4, pc}
   179dc:	mov	r0, #1
   179e0:	pop	{r4, pc}
   179e4:	ldr	r3, [r0, #12]
   179e8:	push	{r4, r5, r6, lr}
   179ec:	mov	r4, r0
   179f0:	ldr	ip, [r3, #4]
   179f4:	mov	r3, #0
   179f8:	ldrh	r1, [r0, #52]	; 0x34
   179fc:	mov	lr, #1
   17a00:	mov	r0, r3
   17a04:	cmp	r3, r1
   17a08:	blt	17a20 <fputs@plt+0x68b0>
   17a0c:	lsl	r0, r0, #2
   17a10:	mov	r1, #0
   17a14:	bl	15960 <fputs@plt+0x47f0>
   17a18:	strh	r0, [r4, #48]	; 0x30
   17a1c:	pop	{r4, r5, r6, pc}
   17a20:	ldr	r5, [r4, #4]
   17a24:	lsl	r2, r3, #1
   17a28:	add	r3, r3, #1
   17a2c:	ldrsh	r2, [r5, r2]
   17a30:	cmp	r2, #0
   17a34:	addge	r2, ip, r2, lsl #4
   17a38:	movlt	r2, lr
   17a3c:	ldrbge	r2, [r2, #14]
   17a40:	add	r0, r0, r2
   17a44:	b	17a04 <fputs@plt+0x6894>
   17a48:	push	{r4, r5, r6, r7, r8, lr}
   17a4c:	subs	r5, r0, #0
   17a50:	movne	r6, r1
   17a54:	ldrne	r7, [r5, #4]
   17a58:	movne	r4, #0
   17a5c:	bne	17a88 <fputs@plt+0x6918>
   17a60:	mvn	r4, #0
   17a64:	mov	r0, r4
   17a68:	pop	{r4, r5, r6, r7, r8, pc}
   17a6c:	ldr	r3, [r5]
   17a70:	mov	r1, r6
   17a74:	ldr	r0, [r3, r4, lsl #3]
   17a78:	bl	14c44 <fputs@plt+0x3ad4>
   17a7c:	cmp	r0, #0
   17a80:	beq	17a64 <fputs@plt+0x68f4>
   17a84:	add	r4, r4, #1
   17a88:	cmp	r4, r7
   17a8c:	blt	17a6c <fputs@plt+0x68fc>
   17a90:	b	17a60 <fputs@plt+0x68f0>
   17a94:	push	{r4, r5, r6, r7, r8, lr}
   17a98:	subs	r6, r1, #0
   17a9c:	movne	r5, r0
   17aa0:	addne	r4, r6, #8
   17aa4:	movne	r7, #0
   17aa8:	bne	17aec <fputs@plt+0x697c>
   17aac:	pop	{r4, r5, r6, r7, r8, pc}
   17ab0:	ldr	r3, [r4, #44]	; 0x2c
   17ab4:	cmp	r3, #0
   17ab8:	popge	{r4, r5, r6, r7, r8, pc}
   17abc:	ldr	r3, [r5, #72]	; 0x48
   17ac0:	add	r2, r3, #1
   17ac4:	str	r2, [r5, #72]	; 0x48
   17ac8:	str	r3, [r4, #44]	; 0x2c
   17acc:	ldr	r3, [r4, #20]
   17ad0:	cmp	r3, #0
   17ad4:	beq	17ae4 <fputs@plt+0x6974>
   17ad8:	ldr	r1, [r3, #28]
   17adc:	mov	r0, r5
   17ae0:	bl	17a94 <fputs@plt+0x6924>
   17ae4:	add	r7, r7, #1
   17ae8:	add	r4, r4, #72	; 0x48
   17aec:	ldr	r3, [r6]
   17af0:	cmp	r7, r3
   17af4:	blt	17ab0 <fputs@plt+0x6940>
   17af8:	pop	{r4, r5, r6, r7, r8, pc}
   17afc:	ldr	r3, [r0, #416]	; 0x1a0
   17b00:	cmp	r3, #0
   17b04:	movne	r0, r3
   17b08:	mov	r3, #1
   17b0c:	strb	r3, [r0, #21]
   17b10:	bx	lr
   17b14:	cmn	r1, #2
   17b18:	bne	17b34 <fputs@plt+0x69c4>
   17b1c:	ldr	r3, [r0, #12]
   17b20:	cmp	r3, #0
   17b24:	movne	r3, #6
   17b28:	moveq	r3, #0
   17b2c:	mov	r0, r3
   17b30:	bx	lr
   17b34:	ldrsb	r3, [r0]
   17b38:	cmp	r1, r3
   17b3c:	beq	17b54 <fputs@plt+0x69e4>
   17b40:	cmp	r3, #0
   17b44:	movlt	r3, #1
   17b48:	blt	17b58 <fputs@plt+0x69e8>
   17b4c:	mov	r3, #0
   17b50:	b	17b2c <fputs@plt+0x69bc>
   17b54:	mov	r3, #4
   17b58:	ldrh	r1, [r0, #2]
   17b5c:	and	r0, r1, #3
   17b60:	cmp	r2, r0
   17b64:	addeq	r3, r3, #2
   17b68:	beq	17b2c <fputs@plt+0x69bc>
   17b6c:	and	r2, r2, #2
   17b70:	tst	r2, r1
   17b74:	addne	r3, r3, #1
   17b78:	b	17b2c <fputs@plt+0x69bc>
   17b7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b80:	mov	r5, r3
   17b84:	ldrb	r7, [r2, #1]
   17b88:	ldrb	r3, [r2]
   17b8c:	ldrb	r9, [r2, #3]
   17b90:	sub	sp, sp, #28
   17b94:	ldr	sl, [pc, #976]	; 17f6c <fputs@plt+0x6dfc>
   17b98:	mov	r4, r2
   17b9c:	str	r3, [sp, #8]
   17ba0:	mov	r3, #0
   17ba4:	str	r0, [sp, #20]
   17ba8:	str	r1, [sp, #16]
   17bac:	str	r3, [sp, #4]
   17bb0:	ldr	r3, [sp, #20]
   17bb4:	ldrsb	r2, [r3]
   17bb8:	cmp	r2, #0
   17bbc:	addge	r2, r3, #1
   17bc0:	strge	r2, [sp, #20]
   17bc4:	ldrbge	fp, [r3]
   17bc8:	bge	17bd8 <fputs@plt+0x6a68>
   17bcc:	add	r0, sp, #20
   17bd0:	bl	14a70 <fputs@plt+0x3900>
   17bd4:	mov	fp, r0
   17bd8:	cmp	fp, #0
   17bdc:	ldreq	r3, [sp, #16]
   17be0:	ldrbeq	r0, [r3]
   17be4:	clzeq	r0, r0
   17be8:	lsreq	r0, r0, #5
   17bec:	beq	17c60 <fputs@plt+0x6af0>
   17bf0:	ldr	r3, [sp, #8]
   17bf4:	cmp	fp, r3
   17bf8:	bne	17dc0 <fputs@plt+0x6c50>
   17bfc:	ldr	r3, [sp, #20]
   17c00:	ldrsb	r2, [r3]
   17c04:	cmp	r2, #0
   17c08:	addge	r2, r3, #1
   17c0c:	strge	r2, [sp, #20]
   17c10:	ldrbge	r6, [r3]
   17c14:	bge	17c24 <fputs@plt+0x6ab4>
   17c18:	add	r0, sp, #20
   17c1c:	bl	14a70 <fputs@plt+0x3900>
   17c20:	mov	r6, r0
   17c24:	cmp	r6, fp
   17c28:	beq	17c44 <fputs@plt+0x6ad4>
   17c2c:	cmp	r6, r7
   17c30:	beq	17c4c <fputs@plt+0x6adc>
   17c34:	cmp	r6, #0
   17c38:	bne	17c68 <fputs@plt+0x6af8>
   17c3c:	mov	r0, #1
   17c40:	b	17c60 <fputs@plt+0x6af0>
   17c44:	cmp	fp, r7
   17c48:	bne	17bfc <fputs@plt+0x6a8c>
   17c4c:	add	r0, sp, #16
   17c50:	bl	14a70 <fputs@plt+0x3900>
   17c54:	cmp	r0, #0
   17c58:	bne	17bfc <fputs@plt+0x6a8c>
   17c5c:	mov	r0, #0
   17c60:	add	sp, sp, #28
   17c64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17c68:	cmp	r6, r5
   17c6c:	bne	17c8c <fputs@plt+0x6b1c>
   17c70:	ldrb	r3, [r4, #2]
   17c74:	cmp	r3, #0
   17c78:	bne	17d48 <fputs@plt+0x6bd8>
   17c7c:	add	r0, sp, #20
   17c80:	bl	14a70 <fputs@plt+0x3900>
   17c84:	subs	r6, r0, #0
   17c88:	beq	17c5c <fputs@plt+0x6aec>
   17c8c:	cmp	r6, #128	; 0x80
   17c90:	bhi	17d90 <fputs@plt+0x6c20>
   17c94:	cmp	r9, #0
   17c98:	moveq	r7, r6
   17c9c:	ldrne	r3, [pc, #712]	; 17f6c <fputs@plt+0x6dfc>
   17ca0:	addne	r3, r3, r6
   17ca4:	ldrbne	r7, [r3, #320]	; 0x140
   17ca8:	andne	r7, r7, #32
   17cac:	bicne	r7, r6, r7
   17cb0:	ldrbne	r6, [r3, #64]	; 0x40
   17cb4:	ldr	r3, [sp, #16]
   17cb8:	add	r1, r3, #1
   17cbc:	str	r1, [sp, #16]
   17cc0:	ldrb	r3, [r3]
   17cc4:	cmp	r3, #0
   17cc8:	beq	17c5c <fputs@plt+0x6aec>
   17ccc:	cmp	r6, r3
   17cd0:	cmpne	r7, r3
   17cd4:	bne	17cb4 <fputs@plt+0x6b44>
   17cd8:	mov	r3, r5
   17cdc:	mov	r2, r4
   17ce0:	ldr	r0, [sp, #20]
   17ce4:	bl	17b7c <fputs@plt+0x6a0c>
   17ce8:	cmp	r0, #0
   17cec:	beq	17cb4 <fputs@plt+0x6b44>
   17cf0:	b	17c3c <fputs@plt+0x6acc>
   17cf4:	add	r3, r3, #1
   17cf8:	str	r3, [sp, #16]
   17cfc:	b	17d34 <fputs@plt+0x6bc4>
   17d00:	ldr	r0, [sp, #20]
   17d04:	mov	r3, r6
   17d08:	mov	r2, r4
   17d0c:	sub	r0, r0, #1
   17d10:	bl	17b7c <fputs@plt+0x6a0c>
   17d14:	cmp	r0, #0
   17d18:	bne	17d58 <fputs@plt+0x6be8>
   17d1c:	ldr	r3, [sp, #16]
   17d20:	add	r2, r3, #1
   17d24:	str	r2, [sp, #16]
   17d28:	ldrb	r3, [r3]
   17d2c:	cmp	r3, #191	; 0xbf
   17d30:	bls	17d48 <fputs@plt+0x6bd8>
   17d34:	ldr	r3, [sp, #16]
   17d38:	ldrb	r2, [r3]
   17d3c:	and	r2, r2, #192	; 0xc0
   17d40:	cmp	r2, #128	; 0x80
   17d44:	beq	17cf4 <fputs@plt+0x6b84>
   17d48:	ldr	r1, [sp, #16]
   17d4c:	ldrb	r3, [r1]
   17d50:	cmp	r3, #0
   17d54:	bne	17d00 <fputs@plt+0x6b90>
   17d58:	ldr	r3, [sp, #16]
   17d5c:	ldrb	r0, [r3]
   17d60:	adds	r0, r0, #0
   17d64:	movne	r0, #1
   17d68:	b	17c60 <fputs@plt+0x6af0>
   17d6c:	cmp	r6, r0
   17d70:	bne	17d90 <fputs@plt+0x6c20>
   17d74:	mov	r3, r5
   17d78:	mov	r2, r4
   17d7c:	ldr	r1, [sp, #16]
   17d80:	ldr	r0, [sp, #20]
   17d84:	bl	17b7c <fputs@plt+0x6a0c>
   17d88:	cmp	r0, #0
   17d8c:	bne	17c3c <fputs@plt+0x6acc>
   17d90:	ldr	r3, [sp, #16]
   17d94:	ldrsb	r2, [r3]
   17d98:	cmp	r2, #0
   17d9c:	addge	r2, r3, #1
   17da0:	strge	r2, [sp, #16]
   17da4:	ldrbge	r0, [r3]
   17da8:	bge	17db4 <fputs@plt+0x6c44>
   17dac:	add	r0, sp, #16
   17db0:	bl	14a70 <fputs@plt+0x3900>
   17db4:	cmp	r0, #0
   17db8:	bne	17d6c <fputs@plt+0x6bfc>
   17dbc:	b	17c5c <fputs@plt+0x6aec>
   17dc0:	cmp	fp, r5
   17dc4:	bne	17dec <fputs@plt+0x6c7c>
   17dc8:	ldrb	r3, [r4, #2]
   17dcc:	cmp	r3, #0
   17dd0:	bne	17e74 <fputs@plt+0x6d04>
   17dd4:	add	r0, sp, #20
   17dd8:	bl	14a70 <fputs@plt+0x3900>
   17ddc:	subs	fp, r0, #0
   17de0:	beq	17c5c <fputs@plt+0x6aec>
   17de4:	ldr	r3, [sp, #20]
   17de8:	str	r3, [sp, #4]
   17dec:	ldr	r3, [sp, #16]
   17df0:	ldrsb	r2, [r3]
   17df4:	cmp	r2, #0
   17df8:	addge	r2, r3, #1
   17dfc:	strge	r2, [sp, #16]
   17e00:	ldrbge	r0, [r3]
   17e04:	bge	17e10 <fputs@plt+0x6ca0>
   17e08:	add	r0, sp, #16
   17e0c:	bl	14a70 <fputs@plt+0x3900>
   17e10:	cmp	fp, r0
   17e14:	beq	17bb0 <fputs@plt+0x6a40>
   17e18:	adds	r3, r9, #0
   17e1c:	movne	r3, #1
   17e20:	cmp	fp, #127	; 0x7f
   17e24:	movhi	r3, #0
   17e28:	cmp	r0, #127	; 0x7f
   17e2c:	movhi	r3, #0
   17e30:	andls	r3, r3, #1
   17e34:	cmp	r3, #0
   17e38:	beq	17e54 <fputs@plt+0x6ce4>
   17e3c:	add	r2, sl, fp
   17e40:	add	r3, sl, r0
   17e44:	ldrb	r2, [r2, #64]	; 0x40
   17e48:	ldrb	r3, [r3, #64]	; 0x40
   17e4c:	cmp	r2, r3
   17e50:	beq	17bb0 <fputs@plt+0x6a40>
   17e54:	cmp	fp, r7
   17e58:	bne	17c5c <fputs@plt+0x6aec>
   17e5c:	ldr	r3, [sp, #20]
   17e60:	ldr	r2, [sp, #4]
   17e64:	cmp	r3, r2
   17e68:	cmpne	r0, #0
   17e6c:	bne	17bb0 <fputs@plt+0x6a40>
   17e70:	b	17c5c <fputs@plt+0x6aec>
   17e74:	add	r0, sp, #16
   17e78:	bl	14a70 <fputs@plt+0x3900>
   17e7c:	subs	r6, r0, #0
   17e80:	beq	17c5c <fputs@plt+0x6aec>
   17e84:	add	r0, sp, #20
   17e88:	bl	14a70 <fputs@plt+0x3900>
   17e8c:	cmp	r0, #94	; 0x5e
   17e90:	mov	r3, r0
   17e94:	movne	fp, #0
   17e98:	bne	17eac <fputs@plt+0x6d3c>
   17e9c:	add	r0, sp, #20
   17ea0:	bl	14a70 <fputs@plt+0x3900>
   17ea4:	mov	fp, #1
   17ea8:	mov	r3, r0
   17eac:	cmp	r3, #93	; 0x5d
   17eb0:	movne	r8, #0
   17eb4:	bne	17ed0 <fputs@plt+0x6d60>
   17eb8:	add	r0, sp, #20
   17ebc:	bl	14a70 <fputs@plt+0x3900>
   17ec0:	sub	r8, r6, #93	; 0x5d
   17ec4:	clz	r8, r8
   17ec8:	lsr	r8, r8, #5
   17ecc:	mov	r3, r0
   17ed0:	mov	r1, #0
   17ed4:	cmp	r3, #0
   17ed8:	cmpne	r3, #93	; 0x5d
   17edc:	bne	17ef0 <fputs@plt+0x6d80>
   17ee0:	cmp	r8, fp
   17ee4:	cmpne	r3, #0
   17ee8:	bne	17bb0 <fputs@plt+0x6a40>
   17eec:	b	17c5c <fputs@plt+0x6aec>
   17ef0:	cmp	r3, #45	; 0x2d
   17ef4:	bne	17f60 <fputs@plt+0x6df0>
   17ef8:	ldr	r0, [sp, #20]
   17efc:	ldrb	r0, [r0]
   17f00:	cmp	r0, #0
   17f04:	cmpne	r0, #93	; 0x5d
   17f08:	movne	r0, #1
   17f0c:	moveq	r0, #0
   17f10:	cmp	r1, #0
   17f14:	moveq	r0, #0
   17f18:	andne	r0, r0, #1
   17f1c:	cmp	r0, #0
   17f20:	beq	17f60 <fputs@plt+0x6df0>
   17f24:	add	r0, sp, #20
   17f28:	str	r1, [sp, #12]
   17f2c:	bl	14a70 <fputs@plt+0x3900>
   17f30:	ldr	r1, [sp, #12]
   17f34:	mov	r3, #0
   17f38:	cmp	r1, r6
   17f3c:	cmpls	r6, r0
   17f40:	movls	r8, #1
   17f44:	add	r0, sp, #20
   17f48:	str	r3, [sp, #12]
   17f4c:	bl	14a70 <fputs@plt+0x3900>
   17f50:	ldr	r3, [sp, #12]
   17f54:	mov	r1, r3
   17f58:	mov	r3, r0
   17f5c:	b	17ed4 <fputs@plt+0x6d64>
   17f60:	cmp	r3, r6
   17f64:	moveq	r8, #1
   17f68:	b	17f44 <fputs@plt+0x6dd4>
   17f6c:	strheq	r4, [r7], -r0
   17f70:	ldr	r3, [r0, #64]	; 0x40
   17f74:	ldr	r1, [r0]
   17f78:	add	r0, r3, #56	; 0x38
   17f7c:	b	15ac0 <fputs@plt+0x4950>
   17f80:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17f84:	mov	r7, r0
   17f88:	ldr	r9, [r1, #20]
   17f8c:	mov	sl, r2
   17f90:	mov	fp, r3
   17f94:	mov	r5, r1
   17f98:	mov	r6, #0
   17f9c:	cmp	r6, r9
   17fa0:	blt	17fb0 <fputs@plt+0x6e40>
   17fa4:	mov	r0, #0
   17fa8:	add	sp, sp, #12
   17fac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17fb0:	ldrsh	r3, [r7, #34]	; 0x22
   17fb4:	ldr	r8, [r5, #40]	; 0x28
   17fb8:	mov	r4, #0
   17fbc:	cmp	r4, r3
   17fc0:	addge	r6, r6, #1
   17fc4:	addge	r5, r5, #8
   17fc8:	bge	17f9c <fputs@plt+0x6e2c>
   17fcc:	ldr	r2, [sl, r4, lsl #2]
   17fd0:	cmp	r2, #0
   17fd4:	bge	17ff8 <fputs@plt+0x6e88>
   17fd8:	ldrsh	r1, [r7, #32]
   17fdc:	cmp	fp, #0
   17fe0:	sub	r1, r1, r4
   17fe4:	clz	r1, r1
   17fe8:	lsr	r1, r1, #5
   17fec:	moveq	r1, #0
   17ff0:	cmp	r1, #0
   17ff4:	beq	18038 <fputs@plt+0x6ec8>
   17ff8:	ldr	r2, [r7, #4]
   17ffc:	cmp	r8, #0
   18000:	add	r1, r2, r4, lsl #4
   18004:	beq	1802c <fputs@plt+0x6ebc>
   18008:	mov	r1, r8
   1800c:	ldr	r0, [r2, r4, lsl #4]
   18010:	str	r3, [sp, #4]
   18014:	bl	14c44 <fputs@plt+0x3ad4>
   18018:	ldr	r3, [sp, #4]
   1801c:	cmp	r0, #0
   18020:	bne	18038 <fputs@plt+0x6ec8>
   18024:	mov	r0, #1
   18028:	b	17fa8 <fputs@plt+0x6e38>
   1802c:	ldrb	r2, [r1, #15]
   18030:	tst	r2, #1
   18034:	bne	18024 <fputs@plt+0x6eb4>
   18038:	add	r4, r4, #1
   1803c:	b	17fbc <fputs@plt+0x6e4c>
   18040:	cmp	r1, #0
   18044:	movne	r3, #0
   18048:	ldrne	ip, [r0, #20]
   1804c:	bne	18070 <fputs@plt+0x6f00>
   18050:	ldr	r3, [pc, #40]	; 18080 <fputs@plt+0x6f10>
   18054:	b	18078 <fputs@plt+0x6f08>
   18058:	ldr	r2, [r0, #16]
   1805c:	add	r2, r2, r3, lsl #4
   18060:	ldr	r2, [r2, #12]
   18064:	cmp	r1, r2
   18068:	beq	18078 <fputs@plt+0x6f08>
   1806c:	add	r3, r3, #1
   18070:	cmp	r3, ip
   18074:	blt	18058 <fputs@plt+0x6ee8>
   18078:	mov	r0, r3
   1807c:	bx	lr
   18080:			; <UNDEFINED> instruction: 0xfff0bdc0
   18084:	push	{r4, r5, r6, r7, r8, lr}
   18088:	mov	r5, r0
   1808c:	ldrsh	r6, [r0, #34]	; 0x22
   18090:	mov	r7, r1
   18094:	mov	r4, #0
   18098:	cmp	r4, r6
   1809c:	blt	180ac <fputs@plt+0x6f3c>
   180a0:	mvn	r4, #0
   180a4:	mov	r0, r4
   180a8:	pop	{r4, r5, r6, r7, r8, pc}
   180ac:	ldr	r3, [r5, #4]
   180b0:	mov	r1, r7
   180b4:	ldr	r0, [r3, r4, lsl #4]
   180b8:	bl	14c44 <fputs@plt+0x3ad4>
   180bc:	cmp	r0, #0
   180c0:	beq	180a4 <fputs@plt+0x6f34>
   180c4:	add	r4, r4, #1
   180c8:	b	18098 <fputs@plt+0x6f28>
   180cc:	push	{r4, r5, r6, r7, r8, lr}
   180d0:	mov	r4, r0
   180d4:	mov	r6, r1
   180d8:	mov	r7, #20
   180dc:	cmp	r4, #0
   180e0:	bne	180e8 <fputs@plt+0x6f78>
   180e4:	pop	{r4, r5, r6, r7, r8, pc}
   180e8:	ldr	r3, [r4, #4]
   180ec:	strh	r6, [r4, #36]	; 0x24
   180f0:	orr	r3, r3, #1
   180f4:	str	r3, [r4, #4]
   180f8:	ldrb	r3, [r4]
   180fc:	cmp	r3, #151	; 0x97
   18100:	beq	18118 <fputs@plt+0x6fa8>
   18104:	ldr	r0, [r4, #12]
   18108:	mov	r1, r6
   1810c:	bl	180cc <fputs@plt+0x6f5c>
   18110:	ldr	r4, [r4, #16]
   18114:	b	180dc <fputs@plt+0x6f6c>
   18118:	ldr	r3, [r4, #20]
   1811c:	cmp	r3, #0
   18120:	movne	r5, #0
   18124:	beq	18104 <fputs@plt+0x6f94>
   18128:	ldr	r3, [r4, #20]
   1812c:	ldr	r2, [r3]
   18130:	cmp	r5, r2
   18134:	bge	18104 <fputs@plt+0x6f94>
   18138:	ldr	r2, [r3, #4]
   1813c:	mul	r3, r7, r5
   18140:	mov	r1, r6
   18144:	add	r5, r5, #1
   18148:	ldr	r0, [r2, r3]
   1814c:	bl	180cc <fputs@plt+0x6f5c>
   18150:	b	18128 <fputs@plt+0x6fb8>
   18154:	ldr	r2, [r0]
   18158:	ldr	r3, [r1, #52]	; 0x34
   1815c:	cmp	r3, #0
   18160:	bne	18178 <fputs@plt+0x7008>
   18164:	ldr	r3, [r1, #64]	; 0x40
   18168:	cmp	r3, #0
   1816c:	ldrne	r3, [r3, #4]
   18170:	strne	r3, [r2, #536]	; 0x218
   18174:	bx	lr
   18178:	mov	r1, r3
   1817c:	b	18158 <fputs@plt+0x6fe8>
   18180:	mov	r0, #0
   18184:	bx	lr
   18188:	ldr	r3, [r0]
   1818c:	push	{r4, r5, r6, r7, r8, lr}
   18190:	ldrb	r4, [r0, #442]	; 0x1ba
   18194:	ldr	r3, [r3, #16]
   18198:	cmp	r4, #0
   1819c:	ldr	r3, [r3, #28]
   181a0:	movne	r4, #0
   181a4:	bne	181c0 <fputs@plt+0x7050>
   181a8:	ldr	r8, [r1, #64]	; 0x40
   181ac:	mov	r5, r1
   181b0:	cmp	r3, r8
   181b4:	ldrne	r6, [r3, #48]	; 0x30
   181b8:	bne	18200 <fputs@plt+0x7090>
   181bc:	ldr	r4, [r5, #60]	; 0x3c
   181c0:	mov	r0, r4
   181c4:	pop	{r4, r5, r6, r7, r8, pc}
   181c8:	ldr	r7, [r6, #8]
   181cc:	ldr	r3, [r7, #24]
   181d0:	cmp	r8, r3
   181d4:	bne	181fc <fputs@plt+0x708c>
   181d8:	ldr	r1, [r5]
   181dc:	ldr	r0, [r7, #4]
   181e0:	bl	14c44 <fputs@plt+0x3ad4>
   181e4:	cmp	r0, #0
   181e8:	bne	181fc <fputs@plt+0x708c>
   181ec:	cmp	r4, #0
   181f0:	ldreq	r4, [r5, #60]	; 0x3c
   181f4:	str	r4, [r7, #32]
   181f8:	mov	r4, r7
   181fc:	ldr	r6, [r6]
   18200:	cmp	r6, #0
   18204:	bne	181c8 <fputs@plt+0x7058>
   18208:	cmp	r4, #0
   1820c:	bne	181c0 <fputs@plt+0x7050>
   18210:	b	181bc <fputs@plt+0x704c>
   18214:	ldr	r3, [r0, #340]	; 0x154
   18218:	cmp	r3, #0
   1821c:	bne	182a0 <fputs@plt+0x7130>
   18220:	mov	r0, #0
   18224:	bx	lr
   18228:	ldr	r3, [r5, #340]	; 0x154
   1822c:	ldr	ip, [r3, r4, lsl #2]
   18230:	ldr	r3, [ip, #4]
   18234:	ldr	r0, [ip, #8]
   18238:	cmp	r0, #0
   1823c:	ldr	r3, [r3]
   18240:	bne	18258 <fputs@plt+0x70e8>
   18244:	mov	r0, r9
   18248:	cmp	r0, #0
   1824c:	add	r4, r4, #1
   18250:	beq	182bc <fputs@plt+0x714c>
   18254:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18258:	ldr	r2, [r3]
   1825c:	cmp	r2, #1
   18260:	ble	18244 <fputs@plt+0x70d4>
   18264:	cmp	r7, #0
   18268:	ldreq	r3, [r3, #80]	; 0x50
   1826c:	streq	r8, [ip, #20]
   18270:	beq	18280 <fputs@plt+0x7110>
   18274:	cmp	r7, #2
   18278:	ldreq	r3, [r3, #88]	; 0x58
   1827c:	ldrne	r3, [r3, #84]	; 0x54
   18280:	cmp	r3, #0
   18284:	beq	18244 <fputs@plt+0x70d4>
   18288:	ldr	r2, [ip, #20]
   1828c:	cmp	r6, r2
   18290:	bge	18244 <fputs@plt+0x70d4>
   18294:	mov	r1, r6
   18298:	blx	r3
   1829c:	b	18248 <fputs@plt+0x70d8>
   182a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   182a4:	mov	r4, #0
   182a8:	mov	r6, r2
   182ac:	mov	r7, r1
   182b0:	mov	r5, r0
   182b4:	add	r8, r2, #1
   182b8:	mov	r9, r4
   182bc:	ldr	r3, [r5, #316]	; 0x13c
   182c0:	cmp	r3, r4
   182c4:	bgt	18228 <fputs@plt+0x70b8>
   182c8:	mov	r0, #0
   182cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   182d0:	ldr	r3, [r0, #4]
   182d4:	lsl	r1, r1, #1
   182d8:	ldrsh	r3, [r3, r1]
   182dc:	cmn	r3, #2
   182e0:	beq	182fc <fputs@plt+0x718c>
   182e4:	cmn	r3, #1
   182e8:	beq	18304 <fputs@plt+0x7194>
   182ec:	ldr	r2, [r0, #12]
   182f0:	ldr	r2, [r2, #4]
   182f4:	ldr	r0, [r2, r3, lsl #4]
   182f8:	bx	lr
   182fc:	ldr	r0, [pc, #8]	; 1830c <fputs@plt+0x719c>
   18300:	bx	lr
   18304:	ldr	r0, [pc, #4]	; 18310 <fputs@plt+0x71a0>
   18308:	bx	lr
   1830c:			; <UNDEFINED> instruction: 0x000778b7
   18310:	andeq	r9, r7, r3, ror #5
   18314:	push	{r4, r5, r6, lr}
   18318:	mov	lr, #0
   1831c:	mov	r6, #48	; 0x30
   18320:	cmp	r1, #0
   18324:	popeq	{r4, r5, r6, pc}
   18328:	ldrh	ip, [r1, #20]
   1832c:	tst	ip, #4
   18330:	popne	{r4, r5, r6, pc}
   18334:	ldr	r3, [r0]
   18338:	cmp	r3, #0
   1833c:	beq	18350 <fputs@plt+0x71e0>
   18340:	ldr	r3, [r1]
   18344:	ldr	r3, [r3, #4]
   18348:	tst	r3, #1
   1834c:	popeq	{r4, r5, r6, pc}
   18350:	ldrd	r2, [r0, #72]	; 0x48
   18354:	ldrd	r4, [r1, #40]	; 0x28
   18358:	and	r2, r2, r4
   1835c:	and	r3, r3, r5
   18360:	orrs	r3, r2, r3
   18364:	beq	1836c <fputs@plt+0x71fc>
   18368:	pop	{r4, r5, r6, pc}
   1836c:	cmp	lr, #0
   18370:	beq	18380 <fputs@plt+0x7210>
   18374:	tst	ip, #1024	; 0x400
   18378:	orrne	ip, ip, #512	; 0x200
   1837c:	bne	18384 <fputs@plt+0x7214>
   18380:	orr	ip, ip, #4
   18384:	ldr	r3, [r1, #4]
   18388:	strh	ip, [r1, #20]
   1838c:	cmp	r3, #0
   18390:	poplt	{r4, r5, r6, pc}
   18394:	ldr	r2, [r1, #24]
   18398:	ldr	r1, [r2, #20]
   1839c:	mla	r1, r6, r3, r1
   183a0:	ldrb	r3, [r1, #22]
   183a4:	sub	r3, r3, #1
   183a8:	uxtb	r3, r3
   183ac:	cmp	r3, #0
   183b0:	strb	r3, [r1, #22]
   183b4:	popne	{r4, r5, r6, pc}
   183b8:	add	lr, lr, #1
   183bc:	b	18320 <fputs@plt+0x71b0>
   183c0:	cmp	r0, #0
   183c4:	bxeq	lr
   183c8:	ldr	r3, [r1, #4]
   183cc:	and	r2, r3, #1
   183d0:	ldr	r3, [r0, #4]
   183d4:	orr	r3, r3, r2
   183d8:	str	r3, [r0, #4]
   183dc:	ldrsh	r3, [r1, #36]	; 0x24
   183e0:	strh	r3, [r0, #36]	; 0x24
   183e4:	bx	lr
   183e8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   183ec:	mov	r9, r0
   183f0:	mov	r5, r3
   183f4:	ldrh	r3, [r9], #8
   183f8:	mov	r4, r2
   183fc:	ldrsh	r8, [sp, #52]	; 0x34
   18400:	ldrsh	r2, [sp, #48]	; 0x30
   18404:	add	lr, r0, #24
   18408:	mov	ip, lr
   1840c:	mov	r1, r3
   18410:	cmp	r1, #0
   18414:	sub	sl, ip, #16
   18418:	bne	1845c <fputs@plt+0x72ec>
   1841c:	cmp	r3, #2
   18420:	bhi	184b8 <fputs@plt+0x7348>
   18424:	add	r1, r3, #1
   18428:	add	r3, r0, r3, lsl #4
   1842c:	strh	r1, [r0]
   18430:	add	sl, r3, #8
   18434:	add	r0, r0, r1, lsl #4
   18438:	strh	r8, [r0, #2]
   1843c:	ldrsh	r3, [sl, #10]
   18440:	mov	r0, #1
   18444:	strd	r4, [sl]
   18448:	cmp	r3, r8
   1844c:	strh	r2, [sl, #8]
   18450:	strhgt	r8, [sl, #10]
   18454:	add	sp, sp, #12
   18458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1845c:	ldrsh	fp, [ip, #-8]
   18460:	ldrd	r6, [ip, #-16]
   18464:	cmp	fp, r2
   18468:	strd	r6, [sp]
   1846c:	blt	1848c <fputs@plt+0x731c>
   18470:	and	r7, r7, r5
   18474:	and	r6, r6, r4
   18478:	cmp	r5, r7
   1847c:	cmpeq	r4, r6
   18480:	beq	1843c <fputs@plt+0x72cc>
   18484:	cmp	fp, r2
   18488:	bgt	184a8 <fputs@plt+0x7338>
   1848c:	ldrd	r6, [sp]
   18490:	ldrd	sl, [sp]
   18494:	and	r7, r7, r5
   18498:	and	r6, r6, r4
   1849c:	cmp	fp, r7
   184a0:	cmpeq	sl, r6
   184a4:	beq	184f4 <fputs@plt+0x7384>
   184a8:	sub	r1, r1, #1
   184ac:	add	ip, ip, #16
   184b0:	uxth	r1, r1
   184b4:	b	18410 <fputs@plt+0x72a0>
   184b8:	mov	sl, r9
   184bc:	mov	r1, #1
   184c0:	ldrsh	r6, [sl, #8]
   184c4:	ldrsh	ip, [r0, #32]
   184c8:	add	r1, r1, #1
   184cc:	add	r0, r0, #16
   184d0:	cmp	r6, ip
   184d4:	uxth	r1, r1
   184d8:	movgt	sl, lr
   184dc:	cmp	r3, r1
   184e0:	add	lr, lr, #16
   184e4:	bne	184c0 <fputs@plt+0x7350>
   184e8:	ldrsh	r3, [sl, #8]
   184ec:	cmp	r3, r2
   184f0:	bgt	1843c <fputs@plt+0x72cc>
   184f4:	mov	r0, #0
   184f8:	b	18454 <fputs@plt+0x72e4>
   184fc:	ldr	r3, [r0], #4
   18500:	mov	r2, #0
   18504:	cmp	r2, r3
   18508:	blt	18518 <fputs@plt+0x73a8>
   1850c:	mov	r0, #0
   18510:	mov	r1, #0
   18514:	bx	lr
   18518:	ldr	ip, [r0], #4
   1851c:	cmp	ip, r1
   18520:	bne	18538 <fputs@plt+0x73c8>
   18524:	push	{r4, lr}
   18528:	mov	r0, #1
   1852c:	mov	r1, #0
   18530:	bl	70cf0 <fputs@plt+0x5fb80>
   18534:	pop	{r4, pc}
   18538:	add	r2, r2, #1
   1853c:	b	18504 <fputs@plt+0x7394>
   18540:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18544:	mov	r7, r0
   18548:	mov	r6, r3
   1854c:	mov	r4, r1
   18550:	bl	16e74 <fputs@plt+0x5d04>
   18554:	ldr	r5, [sp, #32]
   18558:	ldr	ip, [r7, #32]
   1855c:	mov	r3, #25
   18560:	mov	lr, #37	; 0x25
   18564:	mov	r7, #1
   18568:	mov	r8, #30
   1856c:	mov	r9, #0
   18570:	add	r0, r0, #20
   18574:	cmp	r4, ip
   18578:	blt	18580 <fputs@plt+0x7410>
   1857c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18580:	ldr	r1, [r0, #-16]
   18584:	cmp	r1, r2
   18588:	bne	185b4 <fputs@plt+0x7444>
   1858c:	ldrb	r1, [r0, #-20]	; 0xffffffec
   18590:	cmp	r1, #47	; 0x2f
   18594:	bne	185c0 <fputs@plt+0x7450>
   18598:	ldr	r1, [r0, #-12]
   1859c:	strb	r8, [r0, #-20]	; 0xffffffec
   185a0:	add	r1, r1, r6
   185a4:	str	r1, [r0, #-16]
   185a8:	ldr	r1, [r0, #-8]
   185ac:	str	r9, [r0, #-8]
   185b0:	str	r1, [r0, #-12]
   185b4:	add	r4, r4, #1
   185b8:	add	r0, r0, #20
   185bc:	b	18574 <fputs@plt+0x7404>
   185c0:	cmp	r1, #103	; 0x67
   185c4:	bne	185b4 <fputs@plt+0x7444>
   185c8:	cmp	r5, #0
   185cc:	strbne	lr, [r0, #-20]	; 0xffffffec
   185d0:	ldrne	r1, [r0, #-12]
   185d4:	strbeq	r3, [r0, #-20]	; 0xffffffec
   185d8:	strne	r1, [r0, #-16]
   185dc:	strne	r7, [r0, #-12]
   185e0:	streq	r5, [r0, #-16]
   185e4:	streq	r5, [r0, #-8]
   185e8:	b	185b4 <fputs@plt+0x7444>
   185ec:	ldrh	r3, [r0, #42]	; 0x2a
   185f0:	push	{r4, r5, r6, r7, lr}
   185f4:	mov	lr, r0
   185f8:	ldrh	r2, [r0, #40]	; 0x28
   185fc:	ldrh	r0, [r1, #42]	; 0x2a
   18600:	ldrh	r4, [r1, #40]	; 0x28
   18604:	sub	r5, r2, r3
   18608:	cmp	r3, r0
   1860c:	movcs	r3, #0
   18610:	movcc	r3, #1
   18614:	sub	ip, r4, r0
   18618:	cmp	r5, ip
   1861c:	movlt	r0, r3
   18620:	orrge	r0, r3, #1
   18624:	cmp	r0, #0
   18628:	bne	186b4 <fputs@plt+0x7544>
   1862c:	ldrsh	ip, [lr, #20]
   18630:	ldrsh	r3, [r1, #20]
   18634:	cmp	ip, r3
   18638:	blt	18650 <fputs@plt+0x74e0>
   1863c:	popgt	{r4, r5, r6, r7, pc}
   18640:	ldrsh	ip, [lr, #22]
   18644:	ldrsh	r3, [r1, #22]
   18648:	cmp	ip, r3
   1864c:	popgt	{r4, r5, r6, r7, pc}
   18650:	sub	ip, r2, #1
   18654:	sub	r0, r4, #1
   18658:	lsl	ip, ip, #2
   1865c:	lsl	r0, r0, #2
   18660:	cmp	r2, #0
   18664:	bne	18670 <fputs@plt+0x7500>
   18668:	mov	r0, #1
   1866c:	pop	{r4, r5, r6, r7, pc}
   18670:	ldr	r3, [lr, #48]	; 0x30
   18674:	ldr	r6, [r3, ip]
   18678:	cmp	r6, #0
   1867c:	movne	r3, r4
   18680:	movne	r5, r0
   18684:	bne	186ac <fputs@plt+0x753c>
   18688:	sub	r2, r2, #1
   1868c:	sub	ip, ip, #4
   18690:	b	18660 <fputs@plt+0x74f0>
   18694:	ldr	r7, [r1, #48]	; 0x30
   18698:	sub	r3, r3, #1
   1869c:	ldr	r7, [r7, r5]
   186a0:	sub	r5, r5, #4
   186a4:	cmp	r6, r7
   186a8:	beq	18688 <fputs@plt+0x7518>
   186ac:	cmp	r3, #0
   186b0:	bne	18694 <fputs@plt+0x7524>
   186b4:	mov	r0, #0
   186b8:	pop	{r4, r5, r6, r7, pc}
   186bc:	ldr	r3, [r0]
   186c0:	ldr	r2, [pc, #248]	; 187c0 <fputs@plt+0x7650>
   186c4:	cmp	r3, #0
   186c8:	bne	186e8 <fputs@plt+0x7578>
   186cc:	bx	lr
   186d0:	mov	r0, #0
   186d4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   186d8:	cmp	r7, r5
   186dc:	cmpeq	r6, r4
   186e0:	bne	187ac <fputs@plt+0x763c>
   186e4:	b	1879c <fputs@plt+0x762c>
   186e8:	push	{r4, r5, r6, r7, r8, r9, lr}
   186ec:	ldrh	lr, [r3, #16]
   186f0:	ldrh	ip, [r1, #16]
   186f4:	cmp	lr, ip
   186f8:	bne	187ac <fputs@plt+0x763c>
   186fc:	ldr	ip, [r3, #36]	; 0x24
   18700:	ldrd	r4, [r1]
   18704:	tst	ip, #16384	; 0x4000
   18708:	ldrd	r6, [r3]
   1870c:	beq	1873c <fputs@plt+0x75cc>
   18710:	ldrh	ip, [r1, #42]	; 0x2a
   18714:	cmp	ip, #0
   18718:	bne	1873c <fputs@plt+0x75cc>
   1871c:	ldr	ip, [r1, #36]	; 0x24
   18720:	bics	ip, r2, ip
   18724:	bne	1873c <fputs@plt+0x75cc>
   18728:	and	r9, r5, r7
   1872c:	cmp	r5, r9
   18730:	and	r8, r4, r6
   18734:	cmpeq	r4, r8
   18738:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   1873c:	and	r9, r7, r5
   18740:	and	r8, r6, r4
   18744:	cmp	r7, r9
   18748:	cmpeq	r6, r8
   1874c:	bne	18780 <fputs@plt+0x7610>
   18750:	ldrsh	lr, [r3, #18]
   18754:	ldrsh	ip, [r1, #18]
   18758:	cmp	lr, ip
   1875c:	bgt	18780 <fputs@plt+0x7610>
   18760:	ldrsh	lr, [r3, #20]
   18764:	ldrsh	ip, [r1, #20]
   18768:	cmp	lr, ip
   1876c:	bgt	186d8 <fputs@plt+0x7568>
   18770:	ldrsh	lr, [r3, #22]
   18774:	ldrsh	ip, [r1, #22]
   18778:	cmp	lr, ip
   1877c:	ble	186d0 <fputs@plt+0x7560>
   18780:	cmp	r5, r9
   18784:	cmpeq	r4, r8
   18788:	bne	187ac <fputs@plt+0x763c>
   1878c:	ldrsh	lr, [r3, #20]
   18790:	ldrsh	ip, [r1, #20]
   18794:	cmp	lr, ip
   18798:	blt	187ac <fputs@plt+0x763c>
   1879c:	ldrsh	lr, [r3, #22]
   187a0:	ldrsh	ip, [r1, #22]
   187a4:	cmp	lr, ip
   187a8:	popge	{r4, r5, r6, r7, r8, r9, pc}
   187ac:	add	r0, r3, #52	; 0x34
   187b0:	ldr	r3, [r3, #52]	; 0x34
   187b4:	cmp	r3, #0
   187b8:	bne	186ec <fputs@plt+0x757c>
   187bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   187c0:	andeq	r0, r0, r1, lsl #4
   187c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   187c8:	mov	r5, r0
   187cc:	ldrh	r4, [r0, #52]	; 0x34
   187d0:	mov	r6, #0
   187d4:	mov	r7, #0
   187d8:	sub	r4, r4, #1
   187dc:	mov	r8, #1
   187e0:	lsl	r4, r4, #1
   187e4:	mov	r9, #0
   187e8:	cmn	r4, #2
   187ec:	bne	187fc <fputs@plt+0x768c>
   187f0:	mov	r0, r6
   187f4:	mov	r1, r7
   187f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   187fc:	ldr	r3, [r5, #4]
   18800:	ldrsh	r2, [r3, r4]
   18804:	cmp	r2, #62	; 0x3e
   18808:	bhi	18820 <fputs@plt+0x76b0>
   1880c:	mov	r0, r8
   18810:	mov	r1, r9
   18814:	bl	70cf0 <fputs@plt+0x5fb80>
   18818:	orr	r6, r6, r0
   1881c:	orr	r7, r7, r1
   18820:	sub	r4, r4, #2
   18824:	b	187e8 <fputs@plt+0x7678>
   18828:	cmp	r1, #1
   1882c:	push	{r4, r5, r6, r7, r8, lr}
   18830:	mov	r5, r1
   18834:	ble	188f8 <fputs@plt+0x7788>
   18838:	add	r3, r0, r1
   1883c:	ldr	r4, [pc, #188]	; 18900 <fputs@plt+0x7790>
   18840:	ldrb	r3, [r3, #-1]
   18844:	mov	r6, r0
   18848:	mov	r7, r2
   1884c:	add	r3, r4, r3
   18850:	ldrb	r0, [r3, #64]	; 0x40
   18854:	ldrb	r3, [r6]
   18858:	add	r3, r4, r3
   1885c:	add	r0, r0, r0, lsl #1
   18860:	ldrb	r3, [r3, #64]	; 0x40
   18864:	eor	r3, r1, r3, lsl #2
   18868:	eor	r0, r0, r3
   1886c:	mov	r1, #127	; 0x7f
   18870:	bl	70cb4 <fputs@plt+0x5fb44>
   18874:	add	r2, r4, #1184	; 0x4a0
   18878:	add	lr, r2, #15
   1887c:	add	ip, r2, #568	; 0x238
   18880:	add	r1, r4, r1
   18884:	ldrb	r3, [r1, #948]	; 0x3b4
   18888:	sub	r3, r3, #1
   1888c:	cmn	r3, #1
   18890:	beq	188f8 <fputs@plt+0x7788>
   18894:	add	r2, r4, r3
   18898:	ldrb	r2, [r2, #1075]	; 0x433
   1889c:	cmp	r5, r2
   188a0:	bne	188d0 <fputs@plt+0x7760>
   188a4:	lsl	r2, r3, #1
   188a8:	mov	r1, #0
   188ac:	ldrh	r2, [ip, r2]
   188b0:	add	r2, lr, r2
   188b4:	ldrb	r0, [r6, r1]
   188b8:	ldrb	r8, [r2, r1]
   188bc:	bic	r0, r0, #32
   188c0:	cmp	r0, r8
   188c4:	beq	188e0 <fputs@plt+0x7770>
   188c8:	cmp	r5, r1
   188cc:	ble	188ec <fputs@plt+0x777c>
   188d0:	add	r3, r4, r3
   188d4:	ldrb	r3, [r3, #2124]	; 0x84c
   188d8:	sub	r3, r3, #1
   188dc:	b	1888c <fputs@plt+0x771c>
   188e0:	add	r1, r1, #1
   188e4:	cmp	r5, r1
   188e8:	bne	188b4 <fputs@plt+0x7744>
   188ec:	add	r4, r4, r3
   188f0:	ldrb	r3, [r4, #2000]	; 0x7d0
   188f4:	str	r3, [r7]
   188f8:	mov	r0, r5
   188fc:	pop	{r4, r5, r6, r7, r8, pc}
   18900:	strheq	r4, [r7], -r0
   18904:	push	{r4, lr}
   18908:	mov	r2, r1
   1890c:	ldrb	r1, [r0]
   18910:	ldr	ip, [pc, #1428]	; 18eac <fputs@plt+0x7d3c>
   18914:	add	r3, ip, r1
   18918:	ldrb	r3, [r3, #2248]	; 0x8c8
   1891c:	cmp	r3, #26
   18920:	ldrls	pc, [pc, r3, lsl #2]
   18924:	b	18b70 <fputs@plt+0x7a00>
   18928:	strdeq	r8, [r1], -ip
   1892c:	strdeq	r8, [r1], -r4
   18930:	andeq	r8, r1, r4, lsl lr
   18934:	andeq	r8, r1, r4, ror #23
   18938:	andeq	r8, r1, r0, asr #26
   1893c:	andeq	r8, r1, r0, asr #26
   18940:	andeq	r8, r1, r8, lsl sp
   18944:	andeq	r8, r1, ip, asr #19
   18948:	muleq	r1, r4, r9
   1894c:	andeq	r8, r1, ip, lsr #19
   18950:	andeq	r8, r1, r8, ror fp
   18954:	andeq	r8, r1, r0, lsr sl
   18958:	andeq	r8, r1, r4, lsl #22
   1895c:	andeq	r8, r1, r0, asr #22
   18960:	andeq	r8, r1, r8, ror #21
   18964:	andeq	r8, r1, r4, ror #22
   18968:	muleq	r1, r4, sl
   1896c:	andeq	r8, r1, ip, asr sl
   18970:	andeq	r8, r1, ip, ror #20
   18974:	andeq	r8, r1, r4, ror sl
   18978:	andeq	r8, r1, r4, lsl #21
   1897c:	andeq	r8, r1, ip, lsl #21
   18980:	andeq	r8, r1, r0, ror #21
   18984:	muleq	r1, r0, fp
   18988:	muleq	r1, r8, fp
   1898c:	andeq	r8, r1, r0, lsr #23
   18990:	andeq	r8, r1, ip, asr #23
   18994:	mov	r3, #1
   18998:	ldrb	ip, [r0, r3]
   1899c:	cmp	ip, #0
   189a0:	bne	18ba8 <fputs@plt+0x7a38>
   189a4:	mov	r1, #161	; 0xa1
   189a8:	b	189ec <fputs@plt+0x787c>
   189ac:	add	ip, r0, #1
   189b0:	cmp	r1, #93	; 0x5d
   189b4:	sub	r3, ip, r0
   189b8:	beq	18e34 <fputs@plt+0x7cc4>
   189bc:	ldrb	r1, [ip], #1
   189c0:	cmp	r1, #0
   189c4:	bne	189b0 <fputs@plt+0x7840>
   189c8:	b	189a4 <fputs@plt+0x7834>
   189cc:	add	lr, r0, #1
   189d0:	sub	r3, lr, r0
   189d4:	ldrb	r1, [lr], #1
   189d8:	add	r1, ip, r1
   189dc:	ldrb	r1, [r1, #320]	; 0x140
   189e0:	tst	r1, #1
   189e4:	bne	189d0 <fputs@plt+0x7860>
   189e8:	mov	r1, #160	; 0xa0
   189ec:	str	r1, [r2]
   189f0:	b	18a7c <fputs@plt+0x790c>
   189f4:	add	lr, r0, #1
   189f8:	sub	r1, lr, r0
   189fc:	ldrb	r3, [lr], #1
   18a00:	add	r3, ip, r3
   18a04:	ldrb	r4, [r3, #2248]	; 0x8c8
   18a08:	cmp	r4, #1
   18a0c:	bls	189f8 <fputs@plt+0x7888>
   18a10:	ldrb	r3, [r3, #320]	; 0x140
   18a14:	tst	r3, #70	; 0x46
   18a18:	addne	r1, r1, #1
   18a1c:	bne	18e18 <fputs@plt+0x7ca8>
   18a20:	mov	r3, #27
   18a24:	str	r3, [r2]
   18a28:	pop	{r4, lr}
   18a2c:	b	18828 <fputs@plt+0x76b8>
   18a30:	ldrb	r3, [r0, #1]
   18a34:	cmp	r3, #45	; 0x2d
   18a38:	movne	r3, #90	; 0x5a
   18a3c:	bne	18a60 <fputs@plt+0x78f0>
   18a40:	add	r1, r0, #2
   18a44:	sub	r3, r1, r0
   18a48:	ldrb	ip, [r1], #1
   18a4c:	cmp	ip, #0
   18a50:	cmpne	ip, #10
   18a54:	bne	18a44 <fputs@plt+0x78d4>
   18a58:	b	189e8 <fputs@plt+0x7878>
   18a5c:	mov	r3, #22
   18a60:	str	r3, [r2]
   18a64:	mov	r3, #1
   18a68:	b	18a7c <fputs@plt+0x790c>
   18a6c:	mov	r3, #23
   18a70:	b	18a60 <fputs@plt+0x78f0>
   18a74:	mov	r3, #1
   18a78:	str	r3, [r2]
   18a7c:	mov	r0, r3
   18a80:	pop	{r4, pc}
   18a84:	mov	r3, #89	; 0x59
   18a88:	b	18a60 <fputs@plt+0x78f0>
   18a8c:	mov	r3, #91	; 0x5b
   18a90:	b	18a60 <fputs@plt+0x78f0>
   18a94:	ldrb	r3, [r0, #1]
   18a98:	cmp	r3, #42	; 0x2a
   18a9c:	bne	18ab0 <fputs@plt+0x7940>
   18aa0:	ldrb	r1, [r0, #2]
   18aa4:	cmp	r1, #0
   18aa8:	addne	ip, r0, #3
   18aac:	bne	18ab8 <fputs@plt+0x7948>
   18ab0:	mov	r3, #92	; 0x5c
   18ab4:	b	18a60 <fputs@plt+0x78f0>
   18ab8:	cmp	r1, #42	; 0x2a
   18abc:	sub	r3, ip, r0
   18ac0:	bne	18ad0 <fputs@plt+0x7960>
   18ac4:	ldrb	r1, [ip]
   18ac8:	cmp	r1, #47	; 0x2f
   18acc:	beq	18e94 <fputs@plt+0x7d24>
   18ad0:	ldrb	r1, [ip], #1
   18ad4:	cmp	r1, #0
   18ad8:	bne	18ab8 <fputs@plt+0x7948>
   18adc:	b	189e8 <fputs@plt+0x7878>
   18ae0:	mov	r3, #93	; 0x5d
   18ae4:	b	18a60 <fputs@plt+0x78f0>
   18ae8:	mov	r3, #79	; 0x4f
   18aec:	str	r3, [r2]
   18af0:	ldrb	r3, [r0, #1]
   18af4:	cmp	r3, #61	; 0x3d
   18af8:	movne	r3, #1
   18afc:	moveq	r3, #2
   18b00:	b	18a7c <fputs@plt+0x790c>
   18b04:	ldrb	r3, [r0, #1]
   18b08:	cmp	r3, #61	; 0x3d
   18b0c:	moveq	r3, #81	; 0x51
   18b10:	beq	18b20 <fputs@plt+0x79b0>
   18b14:	cmp	r3, #62	; 0x3e
   18b18:	bne	18b2c <fputs@plt+0x79bc>
   18b1c:	mov	r3, #78	; 0x4e
   18b20:	str	r3, [r2]
   18b24:	mov	r3, #2
   18b28:	b	18a7c <fputs@plt+0x790c>
   18b2c:	cmp	r3, #60	; 0x3c
   18b30:	moveq	r3, #87	; 0x57
   18b34:	movne	r3, #82	; 0x52
   18b38:	bne	18a60 <fputs@plt+0x78f0>
   18b3c:	b	18b20 <fputs@plt+0x79b0>
   18b40:	ldrb	r3, [r0, #1]
   18b44:	cmp	r3, #61	; 0x3d
   18b48:	moveq	r3, #83	; 0x53
   18b4c:	beq	18b20 <fputs@plt+0x79b0>
   18b50:	cmp	r3, #62	; 0x3e
   18b54:	moveq	r3, #88	; 0x58
   18b58:	movne	r3, #80	; 0x50
   18b5c:	bne	18a60 <fputs@plt+0x78f0>
   18b60:	b	18b20 <fputs@plt+0x79b0>
   18b64:	ldrb	r3, [r0, #1]
   18b68:	cmp	r3, #61	; 0x3d
   18b6c:	beq	18b1c <fputs@plt+0x79ac>
   18b70:	mov	r3, #161	; 0xa1
   18b74:	b	18a60 <fputs@plt+0x78f0>
   18b78:	ldrb	r3, [r0, #1]
   18b7c:	cmp	r3, #124	; 0x7c
   18b80:	movne	r3, #86	; 0x56
   18b84:	bne	18a60 <fputs@plt+0x78f0>
   18b88:	mov	r3, #94	; 0x5e
   18b8c:	b	18b20 <fputs@plt+0x79b0>
   18b90:	mov	r3, #26
   18b94:	b	18a60 <fputs@plt+0x78f0>
   18b98:	mov	r3, #85	; 0x55
   18b9c:	b	18a60 <fputs@plt+0x78f0>
   18ba0:	mov	r3, #96	; 0x60
   18ba4:	b	18a60 <fputs@plt+0x78f0>
   18ba8:	cmp	r1, ip
   18bac:	bne	18bc4 <fputs@plt+0x7a54>
   18bb0:	add	ip, r0, r3
   18bb4:	add	r3, r3, #1
   18bb8:	ldrb	ip, [ip, #1]
   18bbc:	cmp	r1, ip
   18bc0:	bne	18e9c <fputs@plt+0x7d2c>
   18bc4:	add	r3, r3, #1
   18bc8:	b	18998 <fputs@plt+0x7828>
   18bcc:	ldrb	r3, [r0, #1]
   18bd0:	add	r3, ip, r3
   18bd4:	ldrb	r3, [r3, #320]	; 0x140
   18bd8:	tst	r3, #4
   18bdc:	moveq	r3, #122	; 0x7a
   18be0:	beq	18a60 <fputs@plt+0x78f0>
   18be4:	mov	r3, #132	; 0x84
   18be8:	str	r3, [r2]
   18bec:	ldrb	r3, [r0]
   18bf0:	cmp	r3, #48	; 0x30
   18bf4:	bne	18c08 <fputs@plt+0x7a98>
   18bf8:	ldrb	r3, [r0, #1]
   18bfc:	and	r3, r3, #223	; 0xdf
   18c00:	cmp	r3, #88	; 0x58
   18c04:	beq	18cdc <fputs@plt+0x7b6c>
   18c08:	mov	r1, r0
   18c0c:	sub	r3, r1, r0
   18c10:	ldrb	lr, [r1], #1
   18c14:	add	r4, ip, lr
   18c18:	ldrb	r4, [r4, #320]	; 0x140
   18c1c:	tst	r4, #4
   18c20:	bne	18c0c <fputs@plt+0x7a9c>
   18c24:	cmp	lr, #46	; 0x2e
   18c28:	bne	18c4c <fputs@plt+0x7adc>
   18c2c:	add	r3, r3, #1
   18c30:	ldrb	r1, [r0, r3]
   18c34:	add	r1, ip, r1
   18c38:	ldrb	r1, [r1, #320]	; 0x140
   18c3c:	tst	r1, #4
   18c40:	bne	18c2c <fputs@plt+0x7abc>
   18c44:	mov	r1, #133	; 0x85
   18c48:	str	r1, [r2]
   18c4c:	ldrb	r1, [r0, r3]
   18c50:	and	r1, r1, #223	; 0xdf
   18c54:	cmp	r1, #69	; 0x45
   18c58:	bne	18cb4 <fputs@plt+0x7b44>
   18c5c:	add	lr, r0, r3
   18c60:	ldrb	r1, [lr, #1]
   18c64:	add	r4, ip, r1
   18c68:	ldrb	r4, [r4, #320]	; 0x140
   18c6c:	tst	r4, #4
   18c70:	bne	18c94 <fputs@plt+0x7b24>
   18c74:	sub	r1, r1, #43	; 0x2b
   18c78:	tst	r1, #253	; 0xfd
   18c7c:	bne	18cb4 <fputs@plt+0x7b44>
   18c80:	ldrb	r1, [lr, #2]
   18c84:	add	r1, ip, r1
   18c88:	ldrb	r1, [r1, #320]	; 0x140
   18c8c:	tst	r1, #4
   18c90:	beq	18cb4 <fputs@plt+0x7b44>
   18c94:	add	r3, r3, #2
   18c98:	ldrb	r1, [r0, r3]
   18c9c:	add	r1, ip, r1
   18ca0:	ldrb	r1, [r1, #320]	; 0x140
   18ca4:	tst	r1, #4
   18ca8:	bne	18d10 <fputs@plt+0x7ba0>
   18cac:	mov	r1, #133	; 0x85
   18cb0:	str	r1, [r2]
   18cb4:	add	r1, r0, r3
   18cb8:	mov	r4, #161	; 0xa1
   18cbc:	sub	r3, r1, r0
   18cc0:	ldrb	lr, [r1], #1
   18cc4:	add	lr, ip, lr
   18cc8:	ldrb	lr, [lr, #320]	; 0x140
   18ccc:	tst	lr, #70	; 0x46
   18cd0:	beq	18a7c <fputs@plt+0x790c>
   18cd4:	str	r4, [r2]
   18cd8:	b	18cbc <fputs@plt+0x7b4c>
   18cdc:	ldrb	r3, [r0, #2]
   18ce0:	add	r3, ip, r3
   18ce4:	ldrb	r3, [r3, #320]	; 0x140
   18ce8:	tst	r3, #8
   18cec:	beq	18c08 <fputs@plt+0x7a98>
   18cf0:	add	r1, r0, #3
   18cf4:	sub	r3, r1, r0
   18cf8:	ldrb	r2, [r1], #1
   18cfc:	add	r2, ip, r2
   18d00:	ldrb	r2, [r2, #320]	; 0x140
   18d04:	tst	r2, #8
   18d08:	bne	18cf4 <fputs@plt+0x7b84>
   18d0c:	b	18a7c <fputs@plt+0x790c>
   18d10:	add	r3, r3, #1
   18d14:	b	18c98 <fputs@plt+0x7b28>
   18d18:	add	r1, r0, #1
   18d1c:	mov	r3, #135	; 0x87
   18d20:	str	r3, [r2]
   18d24:	sub	r3, r1, r0
   18d28:	ldrb	r2, [r1], #1
   18d2c:	add	r2, ip, r2
   18d30:	ldrb	r2, [r2, #320]	; 0x140
   18d34:	tst	r2, #4
   18d38:	bne	18d24 <fputs@plt+0x7bb4>
   18d3c:	b	18a7c <fputs@plt+0x790c>
   18d40:	mov	r3, #135	; 0x87
   18d44:	str	r3, [r2]
   18d48:	mov	r1, #0
   18d4c:	mov	r3, #1
   18d50:	ldrb	lr, [r0, r3]
   18d54:	cmp	lr, #0
   18d58:	bne	18d68 <fputs@plt+0x7bf8>
   18d5c:	cmp	r1, #0
   18d60:	beq	189a4 <fputs@plt+0x7834>
   18d64:	b	18a7c <fputs@plt+0x790c>
   18d68:	add	r4, ip, lr
   18d6c:	ldrb	r4, [r4, #320]	; 0x140
   18d70:	tst	r4, #70	; 0x46
   18d74:	addne	r1, r1, #1
   18d78:	bne	18df4 <fputs@plt+0x7c84>
   18d7c:	cmp	r1, #0
   18d80:	sub	r4, lr, #40	; 0x28
   18d84:	clz	r4, r4
   18d88:	lsr	r4, r4, #5
   18d8c:	movle	r4, #0
   18d90:	cmp	r4, #0
   18d94:	beq	18dd8 <fputs@plt+0x7c68>
   18d98:	mov	lr, r3
   18d9c:	add	r3, r3, #1
   18da0:	ldrb	r1, [r0, r3]
   18da4:	cmp	r1, #0
   18da8:	beq	189a4 <fputs@plt+0x7834>
   18dac:	add	r4, ip, r1
   18db0:	ldrb	r4, [r4, #320]	; 0x140
   18db4:	tst	r4, #1
   18db8:	bne	18dcc <fputs@plt+0x7c5c>
   18dbc:	cmp	r1, #41	; 0x29
   18dc0:	bne	18d98 <fputs@plt+0x7c28>
   18dc4:	add	r3, lr, #2
   18dc8:	b	18a7c <fputs@plt+0x790c>
   18dcc:	cmp	r1, #41	; 0x29
   18dd0:	bne	189a4 <fputs@plt+0x7834>
   18dd4:	b	18dc4 <fputs@plt+0x7c54>
   18dd8:	cmp	lr, #58	; 0x3a
   18ddc:	bne	18d5c <fputs@plt+0x7bec>
   18de0:	add	lr, r0, r3
   18de4:	ldrb	lr, [lr, #1]
   18de8:	cmp	lr, #58	; 0x3a
   18dec:	bne	18d5c <fputs@plt+0x7bec>
   18df0:	add	r3, r3, #1
   18df4:	add	r3, r3, #1
   18df8:	b	18d50 <fputs@plt+0x7be0>
   18dfc:	ldrb	r3, [r0, #1]
   18e00:	cmp	r3, #39	; 0x27
   18e04:	moveq	r3, #134	; 0x86
   18e08:	streq	r3, [r2]
   18e0c:	moveq	r3, #2
   18e10:	beq	18e40 <fputs@plt+0x7cd0>
   18e14:	mov	r1, #1
   18e18:	add	r1, r0, r1
   18e1c:	sub	r3, r1, r0
   18e20:	ldrb	lr, [r1], #1
   18e24:	add	lr, ip, lr
   18e28:	ldrb	lr, [lr, #320]	; 0x140
   18e2c:	tst	lr, #70	; 0x46
   18e30:	bne	18e1c <fputs@plt+0x7cac>
   18e34:	mov	r1, #27
   18e38:	b	189ec <fputs@plt+0x787c>
   18e3c:	add	r3, r3, #1
   18e40:	ldrb	r1, [r0, r3]
   18e44:	add	lr, ip, r1
   18e48:	ldrb	lr, [lr, #320]	; 0x140
   18e4c:	tst	lr, #8
   18e50:	bne	18e3c <fputs@plt+0x7ccc>
   18e54:	cmp	r1, #39	; 0x27
   18e58:	bne	18e64 <fputs@plt+0x7cf4>
   18e5c:	tst	r3, #1
   18e60:	beq	18e84 <fputs@plt+0x7d14>
   18e64:	mov	r1, #161	; 0xa1
   18e68:	str	r1, [r2]
   18e6c:	add	r2, r0, r3
   18e70:	sub	r3, r2, r0
   18e74:	ldrb	r1, [r2], #1
   18e78:	cmp	r1, #0
   18e7c:	cmpne	r1, #39	; 0x27
   18e80:	bne	18e70 <fputs@plt+0x7d00>
   18e84:	ldrb	r2, [r0, r3]
   18e88:	cmp	r2, #0
   18e8c:	addne	r3, r3, #1
   18e90:	b	18a7c <fputs@plt+0x790c>
   18e94:	add	r3, r3, #1
   18e98:	b	189e8 <fputs@plt+0x7878>
   18e9c:	cmp	r1, #39	; 0x27
   18ea0:	moveq	r1, #97	; 0x61
   18ea4:	beq	189ec <fputs@plt+0x787c>
   18ea8:	b	18e34 <fputs@plt+0x7cc4>
   18eac:	strheq	r4, [r7], -r0
   18eb0:	push	{r4, lr}
   18eb4:	ldr	r4, [r0, #4]
   18eb8:	adds	r0, r4, #380	; 0x17c
   18ebc:	popeq	{r4, pc}
   18ec0:	ldr	r3, [r4, #380]	; 0x17c
   18ec4:	cmp	r3, #0
   18ec8:	beq	18ef8 <fputs@plt+0x7d88>
   18ecc:	ldr	r1, [r4, #388]	; 0x184
   18ed0:	cmp	r1, #0
   18ed4:	blt	18ef8 <fputs@plt+0x7d88>
   18ed8:	ldr	r0, [r4, #384]	; 0x180
   18edc:	blx	r3
   18ee0:	cmp	r0, #0
   18ee4:	mvneq	r3, #0
   18ee8:	ldrne	r3, [r4, #388]	; 0x184
   18eec:	addne	r3, r3, #1
   18ef0:	str	r3, [r4, #388]	; 0x184
   18ef4:	pop	{r4, pc}
   18ef8:	mov	r0, #0
   18efc:	pop	{r4, pc}
   18f00:	push	{r4, r5, r6, r7, r8, lr}
   18f04:	mov	r6, r0
   18f08:	ldr	r8, [r0, #20]
   18f0c:	mov	r7, r1
   18f10:	mov	r4, #0
   18f14:	cmp	r4, r8
   18f18:	blt	18f28 <fputs@plt+0x7db8>
   18f1c:	mov	r5, #0
   18f20:	mov	r0, r5
   18f24:	pop	{r4, r5, r6, r7, r8, pc}
   18f28:	ldr	r2, [r6, #16]
   18f2c:	lsl	r3, r4, #4
   18f30:	add	r1, r2, r3
   18f34:	ldr	r5, [r1, #4]
   18f38:	cmp	r5, #0
   18f3c:	beq	18f5c <fputs@plt+0x7dec>
   18f40:	cmp	r7, #0
   18f44:	beq	18f20 <fputs@plt+0x7db0>
   18f48:	ldr	r1, [r2, r3]
   18f4c:	mov	r0, r7
   18f50:	bl	14c44 <fputs@plt+0x3ad4>
   18f54:	cmp	r0, #0
   18f58:	beq	18f20 <fputs@plt+0x7db0>
   18f5c:	add	r4, r4, #1
   18f60:	b	18f14 <fputs@plt+0x7da4>
   18f64:	subs	r3, r0, #0
   18f68:	beq	18f7c <fputs@plt+0x7e0c>
   18f6c:	push	{r4, lr}
   18f70:	bl	10fc0 <strlen@plt>
   18f74:	bic	r0, r0, #-1073741824	; 0xc0000000
   18f78:	pop	{r4, pc}
   18f7c:	mov	r0, r3
   18f80:	bx	lr
   18f84:	push	{r4, r5, r6, r7, r8, lr}
   18f88:	mov	r5, r2
   18f8c:	ldr	r4, [r2, #4]
   18f90:	mov	r6, r0
   18f94:	mov	r7, r1
   18f98:	mov	r2, #40	; 0x28
   18f9c:	mov	r1, #0
   18fa0:	mov	r0, r4
   18fa4:	bl	10f48 <memset@plt>
   18fa8:	ldr	r3, [r5]
   18fac:	add	r0, r4, #40	; 0x28
   18fb0:	str	r3, [r4, #4]
   18fb4:	ldr	r2, [r6, #28]
   18fb8:	str	r5, [r4]
   18fbc:	str	r0, [r4, #8]
   18fc0:	mov	r1, #0
   18fc4:	bl	10f48 <memset@plt>
   18fc8:	mov	r3, #1
   18fcc:	str	r6, [r4, #28]
   18fd0:	str	r7, [r4, #20]
   18fd4:	strh	r3, [r4, #24]
   18fd8:	mov	r2, r5
   18fdc:	mov	r1, r7
   18fe0:	mov	r0, r6
   18fe4:	pop	{r4, r5, r6, r7, r8, lr}
   18fe8:	b	18fec <fputs@plt+0x7e7c>
   18fec:	ldr	r3, [r2, #4]
   18ff0:	push	{lr}		; (str lr, [sp, #-4]!)
   18ff4:	ldr	lr, [r3]
   18ff8:	cmp	lr, #0
   18ffc:	bne	19008 <fputs@plt+0x7e98>
   19000:	pop	{lr}		; (ldr lr, [sp], #4)
   19004:	b	18f84 <fputs@plt+0x7e14>
   19008:	ldr	r2, [r0, #12]
   1900c:	add	r2, r2, #1
   19010:	str	r2, [r0, #12]
   19014:	ldrh	r2, [r3, #26]
   19018:	mov	r0, r3
   1901c:	add	r2, r2, #1
   19020:	strh	r2, [r3, #26]
   19024:	pop	{pc}		; (ldr pc, [sp], #4)
   19028:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1902c:	mov	r4, r0
   19030:	ldr	r0, [r0, #64]	; 0x40
   19034:	sub	sp, sp, #28
   19038:	ldr	r5, [r0]
   1903c:	cmp	r5, #0
   19040:	beq	190d0 <fputs@plt+0x7f60>
   19044:	ldrb	r3, [r4, #17]
   19048:	sub	r3, r3, #1
   1904c:	cmp	r3, #2
   19050:	movls	r5, #0
   19054:	bls	190d0 <fputs@plt+0x7f60>
   19058:	mov	sl, r1
   1905c:	add	r1, sp, #16
   19060:	ldr	fp, [r4, #160]	; 0xa0
   19064:	bl	14938 <fputs@plt+0x37c8>
   19068:	subs	r5, r0, #0
   1906c:	bne	190d0 <fputs@plt+0x7f60>
   19070:	umull	r6, r7, sl, fp
   19074:	ldrd	r2, [sp, #16]
   19078:	asr	r9, fp, #31
   1907c:	mla	r7, sl, r9, r7
   19080:	cmp	r7, r3
   19084:	cmpeq	r6, r2
   19088:	beq	190d0 <fputs@plt+0x7f60>
   1908c:	cmp	r6, r2
   19090:	sbcs	r1, r7, r3
   19094:	bge	190b8 <fputs@plt+0x7f48>
   19098:	mov	r2, r6
   1909c:	mov	r3, r7
   190a0:	ldr	r0, [r4, #64]	; 0x40
   190a4:	bl	14920 <fputs@plt+0x37b0>
   190a8:	cmp	r0, #0
   190ac:	movne	r5, r0
   190b0:	bne	190d0 <fputs@plt+0x7f60>
   190b4:	b	190cc <fputs@plt+0x7f5c>
   190b8:	adds	r2, r2, fp
   190bc:	adc	r3, r3, r9
   190c0:	cmp	r6, r2
   190c4:	sbcs	r3, r7, r3
   190c8:	bge	190dc <fputs@plt+0x7f6c>
   190cc:	str	sl, [r4, #36]	; 0x24
   190d0:	mov	r0, r5
   190d4:	add	sp, sp, #28
   190d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   190dc:	ldr	r3, [r4, #208]	; 0xd0
   190e0:	mov	r2, fp
   190e4:	mov	r1, r5
   190e8:	mov	r0, r3
   190ec:	str	r3, [sp, #12]
   190f0:	bl	10f48 <memset@plt>
   190f4:	subs	r6, r6, fp
   190f8:	sbc	r7, r7, r9
   190fc:	ldr	r3, [sp, #12]
   19100:	strd	r6, [sp]
   19104:	mov	r2, fp
   19108:	mov	r1, r3
   1910c:	ldr	r0, [r4, #64]	; 0x40
   19110:	bl	14914 <fputs@plt+0x37a4>
   19114:	b	190a8 <fputs@plt+0x7f38>
   19118:	push	{r4, r5, r6, lr}
   1911c:	sub	sp, sp, #160	; 0xa0
   19120:	mov	r4, r0
   19124:	mov	r2, #160	; 0xa0
   19128:	mov	r1, #0
   1912c:	mov	r0, sp
   19130:	bl	10f48 <memset@plt>
   19134:	mov	r5, #0
   19138:	mov	r3, r4
   1913c:	cmp	r3, #0
   19140:	bne	1916c <fputs@plt+0x7ffc>
   19144:	mov	r4, r3
   19148:	ldr	r1, [sp, r4, lsl #2]
   1914c:	mov	r0, r3
   19150:	bl	1616c <fputs@plt+0x4ffc>
   19154:	add	r4, r4, #1
   19158:	cmp	r4, #40	; 0x28
   1915c:	mov	r3, r0
   19160:	bne	19148 <fputs@plt+0x7fd8>
   19164:	add	sp, sp, #160	; 0xa0
   19168:	pop	{r4, r5, r6, pc}
   1916c:	mov	r4, #0
   19170:	ldr	r6, [r3, #8]
   19174:	str	r5, [r3, #8]
   19178:	ldr	r0, [sp, r4, lsl #2]
   1917c:	cmp	r0, #0
   19180:	addeq	r2, sp, #160	; 0xa0
   19184:	addeq	r4, r2, r4, lsl #2
   19188:	streq	r3, [r4, #-160]	; 0xffffff60
   1918c:	moveq	r3, r6
   19190:	beq	1913c <fputs@plt+0x7fcc>
   19194:	mov	r1, r3
   19198:	bl	1616c <fputs@plt+0x4ffc>
   1919c:	str	r5, [sp, r4, lsl #2]
   191a0:	add	r4, r4, #1
   191a4:	mov	r3, r0
   191a8:	b	19178 <fputs@plt+0x8008>
   191ac:	mov	r2, #100	; 0x64
   191b0:	mov	r1, #0
   191b4:	ldr	r0, [pc]	; 191bc <fputs@plt+0x804c>
   191b8:	b	10f48 <memset@plt>
   191bc:	andeq	r0, r9, r0, asr #16
   191c0:	push	{r4, lr}
   191c4:	mov	r2, #100	; 0x64
   191c8:	ldr	r4, [pc, #72]	; 19218 <fputs@plt+0x80a8>
   191cc:	mov	r1, #0
   191d0:	add	r0, r4, #112	; 0x70
   191d4:	bl	10f48 <memset@plt>
   191d8:	ldr	r3, [pc, #60]	; 1921c <fputs@plt+0x80ac>
   191dc:	ldr	r2, [r3, #204]	; 0xcc
   191e0:	cmp	r2, #0
   191e4:	moveq	r2, #1
   191e8:	movne	r2, #0
   191ec:	str	r2, [r4, #168]	; 0xa8
   191f0:	bne	19200 <fputs@plt+0x8090>
   191f4:	ldr	r3, [r3, #212]	; 0xd4
   191f8:	cmp	r3, #0
   191fc:	strne	r3, [r4, #172]	; 0xac
   19200:	mov	r3, #10
   19204:	str	r3, [r4, #124]	; 0x7c
   19208:	mov	r3, #1
   1920c:	str	r3, [r4, #164]	; 0xa4
   19210:	mov	r0, #0
   19214:	pop	{r4, pc}
   19218:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   1921c:	andeq	ip, r8, r0, lsr r1
   19220:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19224:	mov	sl, r2
   19228:	ldrd	r6, [sp, #40]	; 0x28
   1922c:	ldrd	r2, [r0, #40]	; 0x28
   19230:	mov	r5, r0
   19234:	mov	r9, r1
   19238:	cmp	r3, r7
   1923c:	cmpeq	r2, r6
   19240:	movne	r3, #1
   19244:	moveq	r3, #0
   19248:	orrs	r2, r6, r7
   1924c:	orreq	r3, r3, #1
   19250:	cmp	r3, #0
   19254:	ldr	ip, [r0, #4]
   19258:	ldreq	r4, [r0, #48]	; 0x30
   1925c:	beq	19290 <fputs@plt+0x8120>
   19260:	ldr	r4, [r0, #16]
   19264:	mov	r1, #0
   19268:	mov	r0, #0
   1926c:	mov	r2, ip
   19270:	asr	r3, ip, #31
   19274:	cmp	r4, #0
   19278:	beq	19290 <fputs@plt+0x8120>
   1927c:	adds	r0, r0, r2
   19280:	adc	r1, r1, r3
   19284:	cmp	r6, r0
   19288:	sbcs	lr, r7, r1
   1928c:	bge	19314 <fputs@plt+0x81a4>
   19290:	mov	r2, ip
   19294:	asr	r3, ip, #31
   19298:	mov	r0, r6
   1929c:	mov	r1, r7
   192a0:	bl	710c4 <fputs@plt+0x5ff54>
   192a4:	mov	r8, sl
   192a8:	mov	r3, r9
   192ac:	mov	r0, r2
   192b0:	ldr	r9, [r5, #4]
   192b4:	add	r1, r4, #4
   192b8:	sub	r9, r9, r0
   192bc:	cmp	r8, r9
   192c0:	movlt	fp, r8
   192c4:	movge	fp, r9
   192c8:	add	r1, r1, r0
   192cc:	mov	r2, fp
   192d0:	mov	r0, r3
   192d4:	bl	10fe4 <memcpy@plt>
   192d8:	subs	r8, r8, r9
   192dc:	add	r3, r0, fp
   192e0:	bmi	192fc <fputs@plt+0x818c>
   192e4:	ldr	r4, [r4]
   192e8:	cmp	r4, #0
   192ec:	beq	192fc <fputs@plt+0x818c>
   192f0:	mov	r0, #0
   192f4:	cmp	r8, r0
   192f8:	bne	192b0 <fputs@plt+0x8140>
   192fc:	adds	r6, r6, sl
   19300:	adc	r7, r7, sl, asr #31
   19304:	str	r4, [r5, #48]	; 0x30
   19308:	strd	r6, [r5, #40]	; 0x28
   1930c:	mov	r0, #0
   19310:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19314:	ldr	r4, [r4]
   19318:	b	19274 <fputs@plt+0x8104>
   1931c:	ldr	r3, [r0, #32]
   19320:	push	{r0, r1, r4, r5, r6, lr}
   19324:	mov	r5, r0
   19328:	ldr	r6, [r3]
   1932c:	mov	r4, r5
   19330:	ldr	r3, [pc, #96]	; 19398 <fputs@plt+0x8228>
   19334:	mov	r0, #1
   19338:	strb	r0, [r5, #64]	; 0x40
   1933c:	str	r3, [r4, #52]!	; 0x34
   19340:	add	r3, r5, #92	; 0x5c
   19344:	str	r3, [sp]
   19348:	mov	r2, #40	; 0x28
   1934c:	mov	r3, #0
   19350:	mov	r1, r4
   19354:	bl	16518 <fputs@plt+0x53a8>
   19358:	mov	r3, r4
   1935c:	add	r2, r6, #48	; 0x30
   19360:	add	r1, r5, #100	; 0x64
   19364:	ldr	r0, [r3], #4
   19368:	cmp	r3, r1
   1936c:	str	r0, [r2], #4
   19370:	bne	19364 <fputs@plt+0x81f4>
   19374:	mov	r0, r5
   19378:	bl	165d0 <fputs@plt+0x5460>
   1937c:	add	r3, r4, #48	; 0x30
   19380:	ldr	r2, [r4], #4
   19384:	cmp	r4, r3
   19388:	str	r2, [r6], #4
   1938c:	bne	19380 <fputs@plt+0x8210>
   19390:	add	sp, sp, #8
   19394:	pop	{r4, r5, r6, pc}
   19398:	eoreq	lr, sp, r8, lsl r2
   1939c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   193a0:	subs	r5, r1, #0
   193a4:	ldr	r4, [r0, #16]
   193a8:	mov	r6, r0
   193ac:	ldr	r7, [r0, #20]
   193b0:	ldr	r2, [r4, #160]	; 0xa0
   193b4:	beq	19434 <fputs@plt+0x82c4>
   193b8:	ldr	r3, [r4, #216]	; 0xd8
   193bc:	sub	r5, r5, #1
   193c0:	ldrh	r1, [r3, #66]	; 0x42
   193c4:	lsl	ip, r1, #16
   193c8:	and	ip, ip, #65536	; 0x10000
   193cc:	and	r1, r1, #65024	; 0xfe00
   193d0:	orr	ip, r1, ip
   193d4:	add	r0, ip, #24
   193d8:	asr	r9, r0, #31
   193dc:	umull	r0, r1, r5, r0
   193e0:	mla	r1, r5, r9, r1
   193e4:	adds	r0, r0, #56	; 0x38
   193e8:	adc	r1, r1, #0
   193ec:	cmp	r2, ip
   193f0:	strd	r0, [sp]
   193f4:	movge	r2, ip
   193f8:	ldr	r1, [r6, #4]
   193fc:	ldr	r0, [r3, #8]
   19400:	bl	14908 <fputs@plt+0x3798>
   19404:	mov	r8, r0
   19408:	cmp	r7, #1
   1940c:	bne	19428 <fputs@plt+0x82b8>
   19410:	cmp	r8, #0
   19414:	beq	19470 <fputs@plt+0x8300>
   19418:	mov	r2, #16
   1941c:	mov	r1, #255	; 0xff
   19420:	add	r0, r4, #112	; 0x70
   19424:	bl	10f48 <memset@plt>
   19428:	mov	r0, r8
   1942c:	add	sp, sp, #12
   19430:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19434:	sub	r3, r7, #1
   19438:	asr	r9, r2, #31
   1943c:	umull	r0, r1, r3, r2
   19440:	mla	r1, r3, r9, r1
   19444:	strd	r0, [sp]
   19448:	ldr	r1, [r6, #4]
   1944c:	ldr	r0, [r4, #64]	; 0x40
   19450:	bl	14908 <fputs@plt+0x3798>
   19454:	ldr	r3, [pc, #60]	; 19498 <fputs@plt+0x8328>
   19458:	cmp	r0, r3
   1945c:	mov	r8, r0
   19460:	bne	19408 <fputs@plt+0x8298>
   19464:	cmp	r7, #1
   19468:	movne	r8, r5
   1946c:	bne	19428 <fputs@plt+0x82b8>
   19470:	ldr	r3, [r6, #4]
   19474:	add	r4, r4, #112	; 0x70
   19478:	add	r2, r3, #24
   1947c:	add	r3, r3, #40	; 0x28
   19480:	ldr	r1, [r2], #4
   19484:	cmp	r2, r3
   19488:	str	r1, [r4], #4
   1948c:	bne	19480 <fputs@plt+0x8310>
   19490:	mov	r8, #0
   19494:	b	19428 <fputs@plt+0x82b8>
   19498:	andeq	r0, r0, sl, lsl #4
   1949c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   194a0:	mov	r5, r0
   194a4:	ldr	r7, [sp, #36]	; 0x24
   194a8:	mov	r0, r1
   194ac:	ldr	r1, [sp, #40]	; 0x28
   194b0:	mov	lr, #0
   194b4:	ldr	r8, [r7]
   194b8:	ldr	r9, [r3]
   194bc:	sub	sl, r1, #2
   194c0:	mov	r4, lr
   194c4:	mov	ip, lr
   194c8:	cmp	ip, r2
   194cc:	cmpge	r4, r8
   194d0:	blt	194e8 <fputs@plt+0x8378>
   194d4:	str	r0, [r3]
   194d8:	lsl	r2, lr, #1
   194dc:	str	lr, [r7]
   194e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   194e4:	b	10fe4 <memcpy@plt>
   194e8:	cmp	ip, r2
   194ec:	bge	19550 <fputs@plt+0x83e0>
   194f0:	cmp	r4, r8
   194f4:	bge	19518 <fputs@plt+0x83a8>
   194f8:	lsl	r6, ip, #1
   194fc:	ldrh	fp, [r0, r6]
   19500:	lsl	r6, r4, #1
   19504:	ldrh	r6, [r9, r6]
   19508:	ldr	fp, [r5, fp, lsl #2]
   1950c:	ldr	r6, [r5, r6, lsl #2]
   19510:	cmp	fp, r6
   19514:	bcs	19550 <fputs@plt+0x83e0>
   19518:	lsl	r6, ip, #1
   1951c:	add	ip, ip, #1
   19520:	ldrh	r6, [r0, r6]
   19524:	cmp	ip, r2
   19528:	ldr	fp, [r5, r6, lsl #2]
   1952c:	add	lr, lr, #1
   19530:	strh	r6, [sl, #2]!
   19534:	bge	194c8 <fputs@plt+0x8358>
   19538:	lsl	r6, ip, #1
   1953c:	ldrh	r6, [r0, r6]
   19540:	ldr	r6, [r5, r6, lsl #2]
   19544:	cmp	fp, r6
   19548:	addeq	ip, ip, #1
   1954c:	b	194c8 <fputs@plt+0x8358>
   19550:	lsl	r6, r4, #1
   19554:	add	r4, r4, #1
   19558:	ldrh	r6, [r9, r6]
   1955c:	b	19524 <fputs@plt+0x83b4>
   19560:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19564:	subs	r4, r0, #0
   19568:	movne	r6, r2
   1956c:	subne	r5, r1, #1
   19570:	bne	195a8 <fputs@plt+0x8438>
   19574:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19578:	mov	r1, r7
   1957c:	mov	r0, r5
   19580:	bl	70888 <fputs@plt+0x5f718>
   19584:	mov	r1, r7
   19588:	mov	r8, r0
   1958c:	mov	r0, r5
   19590:	bl	70a74 <fputs@plt+0x5f904>
   19594:	add	r4, r4, r8, lsl #2
   19598:	ldr	r4, [r4, #12]
   1959c:	cmp	r4, #0
   195a0:	mov	r5, r1
   195a4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   195a8:	ldr	r7, [r4, #8]
   195ac:	cmp	r7, #0
   195b0:	bne	19578 <fputs@plt+0x8408>
   195b4:	ldr	r3, [r4]
   195b8:	cmp	r3, #4000	; 0xfa0
   195bc:	bhi	195dc <fputs@plt+0x846c>
   195c0:	add	r4, r4, r5, lsr #3
   195c4:	mov	r1, #1
   195c8:	ldrb	r3, [r4, #12]
   195cc:	and	r5, r5, #7
   195d0:	bic	r5, r3, r1, lsl r5
   195d4:	strb	r5, [r4, #12]
   195d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   195dc:	add	r8, r4, #12
   195e0:	mov	r1, r8
   195e4:	mov	r2, #500	; 0x1f4
   195e8:	mov	r0, r6
   195ec:	bl	10fe4 <memcpy@plt>
   195f0:	add	r5, r5, #1
   195f4:	mov	r0, r8
   195f8:	mov	r9, #125	; 0x7d
   195fc:	add	r8, r6, #500	; 0x1f4
   19600:	mov	r2, #500	; 0x1f4
   19604:	mov	r1, r7
   19608:	bl	10f48 <memset@plt>
   1960c:	str	r7, [r4, #4]
   19610:	ldr	r0, [r6]
   19614:	cmp	r0, #0
   19618:	beq	19674 <fputs@plt+0x8504>
   1961c:	cmp	r0, r5
   19620:	beq	19674 <fputs@plt+0x8504>
   19624:	mov	r1, r9
   19628:	sub	r0, r0, #1
   1962c:	bl	70a74 <fputs@plt+0x5f904>
   19630:	ldr	r3, [r4, #4]
   19634:	add	r3, r3, #1
   19638:	str	r3, [r4, #4]
   1963c:	add	r2, r1, #3
   19640:	mov	r3, r1
   19644:	add	r2, r4, r2, lsl #2
   19648:	b	1965c <fputs@plt+0x84ec>
   1964c:	add	r3, r3, #1
   19650:	cmp	r3, #125	; 0x7d
   19654:	mov	r1, r7
   19658:	beq	1963c <fputs@plt+0x84cc>
   1965c:	ldr	r1, [r2], #4
   19660:	cmp	r1, #0
   19664:	bne	1964c <fputs@plt+0x84dc>
   19668:	ldr	r2, [r6]
   1966c:	add	r3, r4, r3, lsl #2
   19670:	str	r2, [r3, #12]
   19674:	add	r6, r6, #4
   19678:	cmp	r8, r6
   1967c:	bne	19610 <fputs@plt+0x84a0>
   19680:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19684:	push	{r0, r1, r4, r6, r7, lr}
   19688:	mov	r6, #0
   1968c:	ldrb	ip, [r0]
   19690:	ldrb	r3, [r0, #3]
   19694:	orr	r3, r3, ip, lsl #24
   19698:	ldrb	ip, [r0, #1]
   1969c:	orr	r3, r3, ip, lsl #16
   196a0:	ldrb	ip, [r0, #2]
   196a4:	orr	r7, r3, ip, lsl #8
   196a8:	ldrb	ip, [r0, #4]
   196ac:	ldrb	r3, [r0, #7]
   196b0:	orr	r3, r3, ip, lsl #24
   196b4:	ldrb	ip, [r0, #5]
   196b8:	ldrb	r0, [r0, #6]
   196bc:	orr	r3, r3, ip, lsl #16
   196c0:	orr	r3, r3, r0, lsl #8
   196c4:	adds	r6, r6, r3
   196c8:	adc	r7, r7, #0
   196cc:	cmp	r1, #6
   196d0:	strd	r6, [sp]
   196d4:	bne	196f0 <fputs@plt+0x8580>
   196d8:	mov	r3, #4
   196dc:	strd	r6, [r2]
   196e0:	strh	r3, [r2, #8]
   196e4:	mov	r0, #8
   196e8:	add	sp, sp, #8
   196ec:	pop	{r4, r6, r7, pc}
   196f0:	mov	r3, sp
   196f4:	vmov	d0, r6, r7
   196f8:	ldm	r3!, {r0, r1}
   196fc:	mov	r4, r2
   19700:	str	r0, [r2]
   19704:	str	r1, [r2, #4]
   19708:	bl	14b80 <fputs@plt+0x3a10>
   1970c:	cmp	r0, #0
   19710:	movne	r0, #1
   19714:	moveq	r0, #8
   19718:	strh	r0, [r4, #8]
   1971c:	b	196e4 <fputs@plt+0x8574>
   19720:	push	{r4, r5, lr}
   19724:	cmp	r1, #11
   19728:	ldrls	pc, [pc, r1, lsl #2]
   1972c:	b	19840 <fputs@plt+0x86d0>
   19730:	andeq	r9, r1, r0, ror #14
   19734:	andeq	r9, r1, r0, ror r7
   19738:	andeq	r9, r1, ip, lsl #15
   1973c:	muleq	r1, ip, r7
   19740:			; <UNDEFINED> instruction: 0x000197b4
   19744:	ldrdeq	r9, [r1], -r8
   19748:	andeq	r9, r1, r0, lsr #16
   1974c:	andeq	r9, r1, r0, lsr #16
   19750:	andeq	r9, r1, r8, lsr #16
   19754:	andeq	r9, r1, r8, lsr #16
   19758:	andeq	r9, r1, r0, ror #14
   1975c:	andeq	r9, r1, r0, ror #14
   19760:	mov	r3, #1
   19764:	strh	r3, [r2, #8]
   19768:	mov	r1, #0
   1976c:	b	19784 <fputs@plt+0x8614>
   19770:	ldrsb	r4, [r0]
   19774:	asr	r5, r4, #31
   19778:	mov	r3, #4
   1977c:	strd	r4, [r2]
   19780:	strh	r3, [r2, #8]
   19784:	mov	r0, r1
   19788:	pop	{r4, r5, pc}
   1978c:	ldrsb	r3, [r0]
   19790:	ldrb	r4, [r0, #1]
   19794:	orr	r4, r4, r3, lsl #8
   19798:	b	19774 <fputs@plt+0x8604>
   1979c:	ldrb	r3, [r0, #1]
   197a0:	ldrb	r4, [r0, #2]
   197a4:	orr	r4, r4, r3, lsl #8
   197a8:	ldrsb	r3, [r0]
   197ac:	orr	r4, r4, r3, lsl #16
   197b0:	b	19774 <fputs@plt+0x8604>
   197b4:	ldrb	r4, [r0, #2]
   197b8:	ldrb	r3, [r0, #1]
   197bc:	lsl	r4, r4, #8
   197c0:	orr	r4, r4, r3, lsl #16
   197c4:	ldrb	r3, [r0, #3]
   197c8:	orr	r4, r4, r3
   197cc:	ldrsb	r3, [r0]
   197d0:	orr	r4, r4, r3, lsl #24
   197d4:	b	19774 <fputs@plt+0x8604>
   197d8:	ldrb	r1, [r0, #2]
   197dc:	ldrb	r3, [r0, #5]
   197e0:	ldrsb	lr, [r0]
   197e4:	ldrb	ip, [r0, #1]
   197e8:	orr	r3, r3, r1, lsl #24
   197ec:	ldrb	r1, [r0, #3]
   197f0:	orr	r3, r3, r1, lsl #16
   197f4:	ldrb	r1, [r0, #4]
   197f8:	mov	r0, #0
   197fc:	orr	r3, r3, r1, lsl #8
   19800:	adds	r0, r0, r3
   19804:	orr	r1, ip, lr, lsl #8
   19808:	adc	r1, r1, #0
   1980c:	mov	r3, #4
   19810:	strd	r0, [r2]
   19814:	strh	r3, [r2, #8]
   19818:	mov	r1, #6
   1981c:	b	19784 <fputs@plt+0x8614>
   19820:	pop	{r4, r5, lr}
   19824:	b	19684 <fputs@plt+0x8514>
   19828:	sub	r1, r1, #8
   1982c:	mov	r0, r1
   19830:	mov	r1, #0
   19834:	mov	r3, #4
   19838:	strd	r0, [r2]
   1983c:	b	19764 <fputs@plt+0x85f4>
   19840:	sub	r3, r1, #12
   19844:	and	r1, r1, #1
   19848:	str	r0, [r2, #16]
   1984c:	ldr	r0, [pc, #24]	; 1986c <fputs@plt+0x86fc>
   19850:	lsl	r1, r1, #1
   19854:	lsr	r3, r3, #1
   19858:	ldrh	r1, [r0, r1]
   1985c:	str	r3, [r2, #12]
   19860:	strh	r1, [r2, #8]
   19864:	mov	r1, r3
   19868:	b	19784 <fputs@plt+0x8614>
   1986c:	andeq	r4, r7, r8, ror sl
   19870:	ldr	r2, [pc, #168]	; 19920 <fputs@plt+0x87b0>
   19874:	push	{r4, r5, r6, r7, lr}
   19878:	mov	r5, r0
   1987c:	ldr	r1, [r2, #4]
   19880:	ldr	r0, [r2]
   19884:	sub	sp, sp, #20
   19888:	ldrh	r2, [r2, #8]
   1988c:	add	r3, sp, #4
   19890:	ldrh	r4, [r5, #50]	; 0x32
   19894:	stmia	r3!, {r0, r1}
   19898:	strh	r2, [r3]
   1989c:	ldr	r3, [r5, #12]
   198a0:	ldr	r6, [r5, #8]
   198a4:	cmp	r4, #5
   198a8:	ldrsh	r3, [r3, #38]	; 0x26
   198ac:	movcs	r4, #5
   198b0:	mov	r0, r6
   198b4:	cmp	r3, #33	; 0x21
   198b8:	movlt	r3, #33	; 0x21
   198bc:	lsl	r7, r4, #1
   198c0:	strh	r3, [r0], #2
   198c4:	mov	r2, r7
   198c8:	add	r1, sp, #4
   198cc:	bl	10fe4 <memcpy@plt>
   198d0:	mvn	r3, #1
   198d4:	add	r2, r4, #1
   198d8:	mul	r4, r3, r4
   198dc:	add	r1, r6, r7
   198e0:	mov	r0, #23
   198e4:	ldrh	r3, [r5, #50]	; 0x32
   198e8:	cmp	r2, r3
   198ec:	ble	1990c <fputs@plt+0x879c>
   198f0:	ldrb	r2, [r5, #54]	; 0x36
   198f4:	cmp	r2, #0
   198f8:	lslne	r3, r3, #1
   198fc:	movne	r2, #0
   19900:	strhne	r2, [r6, r3]
   19904:	add	sp, sp, #20
   19908:	pop	{r4, r5, r6, r7, pc}
   1990c:	add	r1, r1, #2
   19910:	add	r3, r1, r4
   19914:	add	r2, r2, #1
   19918:	strh	r0, [r3, r7]
   1991c:	b	198e4 <fputs@plt+0x8774>
   19920:	andeq	r4, r7, ip, ror sl
   19924:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   19928:	mov	r4, r0
   1992c:	mov	r8, r1
   19930:	mov	r7, r2
   19934:	mov	r6, r2
   19938:	cmp	r6, #0
   1993c:	ble	1994c <fputs@plt+0x87dc>
   19940:	ldr	r9, [r4]
   19944:	cmp	r9, #0
   19948:	beq	19954 <fputs@plt+0x87e4>
   1994c:	add	sp, sp, #12
   19950:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19954:	ldr	r3, [r4, #16]
   19958:	ldr	r5, [r4, #8]
   1995c:	ldr	r0, [r4, #4]
   19960:	sub	r5, r5, r3
   19964:	cmp	r5, r6
   19968:	movge	r5, r6
   1996c:	sub	r1, r7, r6
   19970:	mov	r2, r5
   19974:	add	r0, r0, r3
   19978:	add	r1, r8, r1
   1997c:	bl	10fe4 <memcpy@plt>
   19980:	ldr	r2, [r4, #16]
   19984:	ldr	r3, [r4, #8]
   19988:	add	r2, r5, r2
   1998c:	cmp	r2, r3
   19990:	str	r2, [r4, #16]
   19994:	bne	199e0 <fputs@plt+0x8870>
   19998:	ldrd	r0, [r4, #24]
   1999c:	ldr	r3, [r4, #12]
   199a0:	ldr	ip, [r4, #4]
   199a4:	adds	r0, r0, r3
   199a8:	adc	r1, r1, r3, asr #31
   199ac:	sub	r2, r2, r3
   199b0:	strd	r0, [sp]
   199b4:	add	r1, ip, r3
   199b8:	ldr	r0, [r4, #32]
   199bc:	bl	14914 <fputs@plt+0x37a4>
   199c0:	ldrd	r2, [r4, #24]
   199c4:	ldr	r1, [r4, #8]
   199c8:	str	r9, [r4, #16]
   199cc:	adds	r2, r2, r1
   199d0:	adc	r3, r3, r1, asr #31
   199d4:	str	r9, [r4, #12]
   199d8:	strd	r2, [r4, #24]
   199dc:	str	r0, [r4]
   199e0:	sub	r6, r6, r5
   199e4:	b	19938 <fputs@plt+0x87c8>
   199e8:	push	{r4, r5, r6, r7, r8, lr}
   199ec:	subs	r5, r1, #0
   199f0:	mvneq	r4, #0
   199f4:	beq	19a28 <fputs@plt+0x88b8>
   199f8:	ldr	r6, [pc, #112]	; 19a70 <fputs@plt+0x8900>
   199fc:	mov	r4, #0
   19a00:	mov	r7, #12
   19a04:	mul	r3, r7, r4
   19a08:	mov	r0, r5
   19a0c:	ldr	r1, [r3, r6]
   19a10:	bl	1114c <strcmp@plt>
   19a14:	cmp	r0, #0
   19a18:	beq	19a28 <fputs@plt+0x88b8>
   19a1c:	add	r4, r4, #1
   19a20:	cmp	r4, #27
   19a24:	bne	19a04 <fputs@plt+0x8894>
   19a28:	ldr	r3, [pc, #68]	; 19a74 <fputs@plt+0x8904>
   19a2c:	add	r4, r4, #1
   19a30:	add	r1, r3, #272	; 0x110
   19a34:	mov	r0, #12
   19a38:	cmp	r4, #28
   19a3c:	bne	19a48 <fputs@plt+0x88d8>
   19a40:	mov	r0, #0
   19a44:	pop	{r4, r5, r6, r7, r8, pc}
   19a48:	mul	r2, r0, r4
   19a4c:	add	ip, r1, r2
   19a50:	ldr	ip, [ip, #4]
   19a54:	cmp	ip, #0
   19a58:	beq	19a68 <fputs@plt+0x88f8>
   19a5c:	add	r3, r3, r2
   19a60:	ldr	r0, [r3, #272]	; 0x110
   19a64:	pop	{r4, r5, r6, r7, r8, pc}
   19a68:	add	r4, r4, #1
   19a6c:	b	19a38 <fputs@plt+0x88c8>
   19a70:	andeq	ip, r8, r0, asr #4
   19a74:	andeq	ip, r8, r0, lsr r1
   19a78:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   19a7c:	mov	r7, r1
   19a80:	ldr	r5, [pc, #64]	; 19ac8 <fputs@plt+0x8958>
   19a84:	mov	r4, #0
   19a88:	add	r8, r5, #272	; 0x110
   19a8c:	mov	r9, #12
   19a90:	mul	r6, r9, r4
   19a94:	mov	r0, r7
   19a98:	ldr	r1, [r6, r8]
   19a9c:	bl	1114c <strcmp@plt>
   19aa0:	cmp	r0, #0
   19aa4:	bne	19ab4 <fputs@plt+0x8944>
   19aa8:	add	r5, r5, r6
   19aac:	ldr	r0, [r5, #276]	; 0x114
   19ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19ab4:	add	r4, r4, #1
   19ab8:	cmp	r4, #28
   19abc:	bne	19a90 <fputs@plt+0x8920>
   19ac0:	mov	r0, #0
   19ac4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   19ac8:	andeq	ip, r8, r0, lsr r1
   19acc:	push	{r1, r2, r3}
   19ad0:	push	{r0, r1, r4, r5, r6, r7, r8, r9, lr}
   19ad4:	mov	r1, r0
   19ad8:	ldr	r2, [sp, #36]	; 0x24
   19adc:	mov	r0, #0
   19ae0:	ldr	r4, [pc, #200]	; 19bb0 <fputs@plt+0x8a40>
   19ae4:	ldr	r7, [pc, #200]	; 19bb4 <fputs@plt+0x8a44>
   19ae8:	add	r2, r2, #4
   19aec:	mov	r6, r0
   19af0:	mov	r5, #10
   19af4:	add	lr, sp, #40	; 0x28
   19af8:	str	lr, [sp, #4]
   19afc:	ldrb	r3, [r2, #-4]
   19b00:	mov	ip, r6
   19b04:	sub	r3, r3, #48	; 0x30
   19b08:	uxtb	r3, r3
   19b0c:	cmp	r3, #0
   19b10:	mov	r8, r1
   19b14:	bne	19b84 <fputs@plt+0x8a14>
   19b18:	ldrb	r3, [r2, #-3]
   19b1c:	sub	r3, r3, #48	; 0x30
   19b20:	uxtb	r3, r3
   19b24:	cmp	ip, r3
   19b28:	blt	19b74 <fputs@plt+0x8a04>
   19b2c:	ldrb	r3, [r2, #-2]
   19b30:	add	r3, r7, r3, lsl #1
   19b34:	ldrh	r3, [r3, #-194]	; 0xffffff3e
   19b38:	cmp	ip, r3
   19b3c:	bgt	19b74 <fputs@plt+0x8a04>
   19b40:	ldrb	r3, [r2, #-1]
   19b44:	cmp	r3, #0
   19b48:	beq	19b58 <fputs@plt+0x89e8>
   19b4c:	ldrb	r8, [r1]
   19b50:	cmp	r8, r3
   19b54:	bne	19b74 <fputs@plt+0x8a04>
   19b58:	ldr	r8, [lr, r0, lsl #2]
   19b5c:	cmp	r3, #0
   19b60:	add	r1, r1, #1
   19b64:	str	ip, [r8]
   19b68:	add	r0, r0, #1
   19b6c:	add	r2, r2, #4
   19b70:	bne	19afc <fputs@plt+0x898c>
   19b74:	add	sp, sp, #8
   19b78:	pop	{r4, r5, r6, r7, r8, r9, lr}
   19b7c:	add	sp, sp, #12
   19b80:	bx	lr
   19b84:	ldrb	r8, [r8]
   19b88:	sub	r3, r3, #1
   19b8c:	add	r1, r1, #1
   19b90:	add	r9, r4, r8
   19b94:	uxtb	r3, r3
   19b98:	ldrb	r9, [r9, #320]	; 0x140
   19b9c:	tst	r9, #4
   19ba0:	beq	19b74 <fputs@plt+0x8a04>
   19ba4:	mla	ip, r5, ip, r8
   19ba8:	sub	ip, ip, #48	; 0x30
   19bac:	b	19b0c <fputs@plt+0x899c>
   19bb0:	strheq	r4, [r7], -r0
   19bb4:	andeq	r4, r7, r6, lsl #21
   19bb8:	push	{r4, r5, r6, r7, lr}
   19bbc:	sub	sp, sp, #28
   19bc0:	mov	r5, r1
   19bc4:	add	r3, sp, #8
   19bc8:	add	r2, sp, #4
   19bcc:	ldr	r1, [pc, #508]	; 19dd0 <fputs@plt+0x8c60>
   19bd0:	mov	r4, r0
   19bd4:	bl	19acc <fputs@plt+0x895c>
   19bd8:	cmp	r0, #2
   19bdc:	beq	19be8 <fputs@plt+0x8a78>
   19be0:	mov	r0, #1
   19be4:	b	19d14 <fputs@plt+0x8ba4>
   19be8:	ldrb	r2, [r4, #5]
   19bec:	add	r3, r4, #5
   19bf0:	cmp	r2, #58	; 0x3a
   19bf4:	movne	r2, #0
   19bf8:	strne	r2, [sp, #12]
   19bfc:	bne	19d34 <fputs@plt+0x8bc4>
   19c00:	add	r2, sp, #12
   19c04:	ldr	r1, [pc, #456]	; 19dd4 <fputs@plt+0x8c64>
   19c08:	add	r0, r4, #6
   19c0c:	bl	19acc <fputs@plt+0x895c>
   19c10:	cmp	r0, #1
   19c14:	bne	19be0 <fputs@plt+0x8a70>
   19c18:	ldrb	r2, [r4, #8]
   19c1c:	add	r3, r4, #8
   19c20:	cmp	r2, #46	; 0x2e
   19c24:	bne	19d34 <fputs@plt+0x8bc4>
   19c28:	ldrb	r1, [r4, #9]
   19c2c:	ldr	r2, [pc, #420]	; 19dd8 <fputs@plt+0x8c68>
   19c30:	add	r1, r2, r1
   19c34:	ldrb	r1, [r1, #320]	; 0x140
   19c38:	tst	r1, #4
   19c3c:	mov	r1, r2
   19c40:	beq	19d34 <fputs@plt+0x8bc4>
   19c44:	vldr	d5, [pc, #356]	; 19db0 <fputs@plt+0x8c40>
   19c48:	vldr	d4, [pc, #360]	; 19db8 <fputs@plt+0x8c48>
   19c4c:	vldr	d6, [pc, #364]	; 19dc0 <fputs@plt+0x8c50>
   19c50:	vldr	d3, [pc, #368]	; 19dc8 <fputs@plt+0x8c58>
   19c54:	add	r4, r4, #9
   19c58:	mov	r3, r4
   19c5c:	add	r4, r4, #1
   19c60:	ldrb	r2, [r3]
   19c64:	add	r0, r1, r2
   19c68:	ldrb	r0, [r0, #320]	; 0x140
   19c6c:	tst	r0, #4
   19c70:	bne	19d1c <fputs@plt+0x8bac>
   19c74:	vdiv.f64	d6, d4, d5
   19c78:	vldr	s15, [sp, #12]
   19c7c:	mov	r2, #0
   19c80:	strb	r2, [r5, #42]	; 0x2a
   19c84:	mov	r2, #1
   19c88:	vcvt.f64.s32	d7, s15
   19c8c:	strb	r2, [r5, #41]	; 0x29
   19c90:	ldr	r1, [pc, #320]	; 19dd8 <fputs@plt+0x8c68>
   19c94:	ldr	r2, [sp, #4]
   19c98:	mov	r7, r1
   19c9c:	str	r2, [r5, #20]
   19ca0:	ldr	r2, [sp, #8]
   19ca4:	vadd.f64	d7, d7, d6
   19ca8:	str	r2, [r5, #24]
   19cac:	vstr	d7, [r5, #32]
   19cb0:	mov	r4, r3
   19cb4:	add	r3, r3, #1
   19cb8:	ldrb	r2, [r4]
   19cbc:	add	r2, r1, r2
   19cc0:	ldrb	r2, [r2, #320]	; 0x140
   19cc4:	ands	r2, r2, #1
   19cc8:	bne	19cb0 <fputs@plt+0x8b40>
   19ccc:	str	r2, [r5, #28]
   19cd0:	ldrb	r0, [r4]
   19cd4:	cmp	r0, #45	; 0x2d
   19cd8:	beq	19d3c <fputs@plt+0x8bcc>
   19cdc:	cmp	r0, #43	; 0x2b
   19ce0:	beq	19da4 <fputs@plt+0x8c34>
   19ce4:	and	r3, r0, #223	; 0xdf
   19ce8:	cmp	r3, #90	; 0x5a
   19cec:	addeq	r4, r4, #1
   19cf0:	beq	19d78 <fputs@plt+0x8c08>
   19cf4:	adds	r0, r0, #0
   19cf8:	movne	r0, #1
   19cfc:	cmp	r0, #0
   19d00:	bne	19be0 <fputs@plt+0x8a70>
   19d04:	ldr	r3, [r5, #28]
   19d08:	adds	r3, r3, #0
   19d0c:	movne	r3, #1
   19d10:	strb	r3, [r5, #43]	; 0x2b
   19d14:	add	sp, sp, #28
   19d18:	pop	{r4, r5, r6, r7, pc}
   19d1c:	vmov	s15, r2
   19d20:	vmul.f64	d5, d5, d6
   19d24:	vcvt.f64.s32	d7, s15
   19d28:	vmla.f64	d7, d4, d6
   19d2c:	vsub.f64	d4, d7, d3
   19d30:	b	19c58 <fputs@plt+0x8ae8>
   19d34:	vldr	d6, [pc, #124]	; 19db8 <fputs@plt+0x8c48>
   19d38:	b	19c78 <fputs@plt+0x8b08>
   19d3c:	mvn	r6, #0
   19d40:	add	r3, sp, #20
   19d44:	add	r2, sp, #16
   19d48:	ldr	r1, [pc, #140]	; 19ddc <fputs@plt+0x8c6c>
   19d4c:	add	r0, r4, #1
   19d50:	bl	19acc <fputs@plt+0x895c>
   19d54:	cmp	r0, #2
   19d58:	bne	19be0 <fputs@plt+0x8a70>
   19d5c:	ldr	r3, [sp, #16]
   19d60:	ldr	r2, [sp, #20]
   19d64:	mov	r1, #60	; 0x3c
   19d68:	add	r4, r4, #6
   19d6c:	mla	r3, r1, r3, r2
   19d70:	mul	r6, r6, r3
   19d74:	str	r6, [r5, #28]
   19d78:	mov	r2, r4
   19d7c:	add	r4, r4, #1
   19d80:	ldrb	r3, [r2]
   19d84:	add	r3, r7, r3
   19d88:	ldrb	r3, [r3, #320]	; 0x140
   19d8c:	tst	r3, #1
   19d90:	bne	19d78 <fputs@plt+0x8c08>
   19d94:	mov	r3, #1
   19d98:	strb	r3, [r5, #44]	; 0x2c
   19d9c:	ldrb	r0, [r2]
   19da0:	b	19cf4 <fputs@plt+0x8b84>
   19da4:	mov	r6, #1
   19da8:	b	19d40 <fputs@plt+0x8bd0>
   19dac:	nop			; (mov r0, r0)
   19db0:	andeq	r0, r0, r0
   19db4:	svccc	0x00f00000	; IMB
	...
   19dc4:	eormi	r0, r4, r0
   19dc8:	andeq	r0, r0, r0
   19dcc:	submi	r0, r8, r0
   19dd0:			; <UNDEFINED> instruction: 0x000778be
   19dd4:	ldrdeq	r7, [r7], -fp
   19dd8:	strheq	r4, [r7], -r0
   19ddc:	andeq	r7, r7, r6, asr #17
   19de0:	mov	r0, #30
   19de4:	b	10eb8 <sysconf@plt>
   19de8:	push	{r4, r5, r6, r7, r8, lr}
   19dec:	mov	r5, r0
   19df0:	ldr	r8, [pc, #56]	; 19e30 <fputs@plt+0x8cc0>
   19df4:	mov	r6, r2
   19df8:	mov	r7, r3
   19dfc:	mov	r2, r6
   19e00:	mov	r3, r7
   19e04:	mov	r0, r5
   19e08:	ldr	r1, [r8, #348]	; 0x15c
   19e0c:	blx	r1
   19e10:	subs	r4, r0, #0
   19e14:	bge	19e28 <fputs@plt+0x8cb8>
   19e18:	bl	11164 <__errno_location@plt>
   19e1c:	ldr	r3, [r0]
   19e20:	cmp	r3, #4
   19e24:	beq	19dfc <fputs@plt+0x8c8c>
   19e28:	mov	r0, r4
   19e2c:	pop	{r4, r5, r6, r7, r8, pc}
   19e30:	andeq	ip, r8, r0, lsr r1
   19e34:	push	{r4, lr}
   19e38:	bl	11164 <__errno_location@plt>
   19e3c:	ldr	r0, [r0]
   19e40:	pop	{r4, pc}
   19e44:	ldr	r3, [r0, #8]
   19e48:	push	{r4, r5, r6, lr}
   19e4c:	mov	r5, r1
   19e50:	ldrb	r2, [r3, #20]
   19e54:	sub	sp, sp, #32
   19e58:	cmp	r2, #1
   19e5c:	movhi	r3, #1
   19e60:	movhi	r0, #0
   19e64:	bhi	19edc <fputs@plt+0x8d6c>
   19e68:	ldrb	r4, [r3, #21]
   19e6c:	cmp	r4, #0
   19e70:	movne	r3, #0
   19e74:	movne	r0, r3
   19e78:	bne	19edc <fputs@plt+0x8d6c>
   19e7c:	ldr	r1, [pc, #116]	; 19ef8 <fputs@plt+0x8d88>
   19e80:	mov	r6, r0
   19e84:	strh	r4, [sp, #2]
   19e88:	ldr	r2, [r1, #608]	; 0x260
   19e8c:	ldr	r0, [r0, #12]
   19e90:	add	r2, r2, #1
   19e94:	asr	r3, r2, #31
   19e98:	strd	r2, [sp, #8]
   19e9c:	mov	r2, #1
   19ea0:	mov	r3, #0
   19ea4:	strd	r2, [sp, #16]
   19ea8:	add	r2, sp, #32
   19eac:	mov	r3, #1
   19eb0:	strh	r3, [r2, #-32]!	; 0xffffffe0
   19eb4:	ldr	r3, [r1, #360]	; 0x168
   19eb8:	mov	r1, #12
   19ebc:	blx	r3
   19ec0:	cmp	r0, #0
   19ec4:	beq	19ee8 <fputs@plt+0x8d78>
   19ec8:	bl	11164 <__errno_location@plt>
   19ecc:	ldr	r3, [r0]
   19ed0:	ldr	r0, [pc, #36]	; 19efc <fputs@plt+0x8d8c>
   19ed4:	str	r3, [r6, #20]
   19ed8:	mov	r3, r4
   19edc:	str	r3, [r5]
   19ee0:	add	sp, sp, #32
   19ee4:	pop	{r4, r5, r6, pc}
   19ee8:	ldrsh	r3, [sp]
   19eec:	subs	r3, r3, #2
   19ef0:	movne	r3, #1
   19ef4:	b	19edc <fputs@plt+0x8d6c>
   19ef8:	andeq	ip, r8, r0, lsr r1
   19efc:	andeq	r0, r0, sl, lsl #28
   19f00:	b	10ffc <open64@plt>
   19f04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19f08:	sub	sp, sp, #20
   19f0c:	mov	r4, r0
   19f10:	ldrd	sl, [sp, #56]	; 0x38
   19f14:	mov	r5, r1
   19f18:	ldrd	r0, [r0, #48]	; 0x30
   19f1c:	mov	r6, r2
   19f20:	cmp	sl, r0
   19f24:	sbcs	r3, fp, r1
   19f28:	bge	19f7c <fputs@plt+0x8e0c>
   19f2c:	adds	r8, sl, r2
   19f30:	adc	r9, fp, r2, asr #31
   19f34:	cmp	r0, r8
   19f38:	sbcs	r3, r1, r9
   19f3c:	ldr	r3, [r4, #72]	; 0x48
   19f40:	blt	19f58 <fputs@plt+0x8de8>
   19f44:	add	r1, r3, sl
   19f48:	mov	r0, r5
   19f4c:	bl	10fe4 <memcpy@plt>
   19f50:	mov	r0, #0
   19f54:	b	19fe8 <fputs@plt+0x8e78>
   19f58:	sub	r7, r0, sl
   19f5c:	add	r1, r3, sl
   19f60:	mov	r0, r5
   19f64:	mov	r2, r7
   19f68:	bl	10fe4 <memcpy@plt>
   19f6c:	adds	sl, sl, r7
   19f70:	add	r5, r5, r7
   19f74:	sub	r6, r6, r7
   19f78:	adc	fp, fp, r7, asr #31
   19f7c:	mov	r8, r6
   19f80:	mov	r9, r5
   19f84:	mov	r7, #0
   19f88:	mov	r3, #0
   19f8c:	str	r3, [sp]
   19f90:	mov	r2, sl
   19f94:	mov	r3, fp
   19f98:	ldr	r0, [r4, #12]
   19f9c:	bl	11068 <lseek64@plt>
   19fa0:	cmp	r0, #0
   19fa4:	sbcs	r3, r1, #0
   19fa8:	bge	19ff0 <fputs@plt+0x8e80>
   19fac:	bl	11164 <__errno_location@plt>
   19fb0:	ldr	r3, [r0]
   19fb4:	mvn	r0, #0
   19fb8:	str	r3, [r4, #20]
   19fbc:	cmp	r6, r0
   19fc0:	beq	19f50 <fputs@plt+0x8de0>
   19fc4:	cmp	r0, #0
   19fc8:	ldrlt	r0, [pc, #144]	; 1a060 <fputs@plt+0x8ef0>
   19fcc:	blt	19fe8 <fputs@plt+0x8e78>
   19fd0:	mov	r1, #0
   19fd4:	sub	r2, r6, r0
   19fd8:	str	r1, [r4, #20]
   19fdc:	add	r0, r5, r0
   19fe0:	bl	10f48 <memset@plt>
   19fe4:	ldr	r0, [pc, #120]	; 1a064 <fputs@plt+0x8ef4>
   19fe8:	add	sp, sp, #20
   19fec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ff0:	ldr	r3, [pc, #112]	; 1a068 <fputs@plt+0x8ef8>
   19ff4:	mov	r2, r8
   19ff8:	mov	r1, r9
   19ffc:	ldr	r3, [r3, #372]	; 0x174
   1a000:	ldr	r0, [r4, #12]
   1a004:	blx	r3
   1a008:	cmp	r8, r0
   1a00c:	mov	r3, r0
   1a010:	beq	1a03c <fputs@plt+0x8ecc>
   1a014:	cmp	r0, #0
   1a018:	bge	1a044 <fputs@plt+0x8ed4>
   1a01c:	str	r0, [sp, #12]
   1a020:	bl	11164 <__errno_location@plt>
   1a024:	ldr	r2, [r0]
   1a028:	cmp	r2, #4
   1a02c:	beq	19f88 <fputs@plt+0x8e18>
   1a030:	ldr	r3, [sp, #12]
   1a034:	mov	r7, #0
   1a038:	str	r2, [r4, #20]
   1a03c:	add	r0, r3, r7
   1a040:	b	19fbc <fputs@plt+0x8e4c>
   1a044:	beq	1a03c <fputs@plt+0x8ecc>
   1a048:	adds	sl, sl, r0
   1a04c:	sub	r8, r8, r0
   1a050:	adc	fp, fp, r0, asr #31
   1a054:	add	r7, r7, r0
   1a058:	add	r9, r9, r0
   1a05c:	b	19f88 <fputs@plt+0x8e18>
   1a060:	andeq	r0, r0, sl, lsl #2
   1a064:	andeq	r0, r0, sl, lsl #4
   1a068:	andeq	ip, r8, r0, lsr r1
   1a06c:	push	{r0, r1, r4, r5, r6, lr}
   1a070:	mov	r6, r1
   1a074:	mov	r0, sp
   1a078:	mov	r1, #0
   1a07c:	bl	10fa8 <gettimeofday@plt>
   1a080:	add	r5, pc, #56	; 0x38
   1a084:	ldrd	r4, [r5]
   1a088:	ldr	r3, [sp]
   1a08c:	mov	r1, #1000	; 0x3e8
   1a090:	ldr	r0, [sp, #4]
   1a094:	smlal	r4, r5, r1, r3
   1a098:	bl	70a94 <fputs@plt+0x5f924>
   1a09c:	adds	r2, r4, r0
   1a0a0:	adc	r3, r5, r0, asr #31
   1a0a4:	mov	r1, r3
   1a0a8:	mov	r0, r2
   1a0ac:	strd	r0, [r6]
   1a0b0:	mov	r0, #0
   1a0b4:	add	sp, sp, #8
   1a0b8:	pop	{r4, r5, r6, pc}
   1a0bc:	nop			; (mov r0, r0)
   1a0c0:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   1a0c4:	andeq	fp, r0, r8, asr #31
   1a0c8:	push	{r0, r1, r2, r4, r5, lr}
   1a0cc:	mov	r3, #0
   1a0d0:	mov	r2, #0
   1a0d4:	mov	r5, r1
   1a0d8:	add	r1, sp, #8
   1a0dc:	mov	r0, #0
   1a0e0:	strd	r2, [r1, #-8]!
   1a0e4:	bl	1a06c <fputs@plt+0x8efc>
   1a0e8:	mov	r4, r0
   1a0ec:	ldrd	r0, [sp]
   1a0f0:	bl	71064 <fputs@plt+0x5fef4>
   1a0f4:	vldr	d6, [pc, #20]	; 1a110 <fputs@plt+0x8fa0>
   1a0f8:	vmov	d5, r0, r1
   1a0fc:	mov	r0, r4
   1a100:	vdiv.f64	d7, d5, d6
   1a104:	vstr	d7, [r5]
   1a108:	add	sp, sp, #12
   1a10c:	pop	{r4, r5, pc}
   1a110:	andeq	r0, r0, r0
   1a114:	orrsmi	r9, r4, r0, ror r9
   1a118:	ldr	r0, [pc, #32]	; 1a140 <fputs@plt+0x8fd0>
   1a11c:	push	{r4, lr}
   1a120:	add	r0, r1, r0
   1a124:	ldr	r1, [pc, #24]	; 1a144 <fputs@plt+0x8fd4>
   1a128:	bl	70a94 <fputs@plt+0x5f924>
   1a12c:	mov	r4, r0
   1a130:	bl	110a4 <sleep@plt>
   1a134:	ldr	r0, [pc, #8]	; 1a144 <fputs@plt+0x8fd4>
   1a138:	mul	r0, r0, r4
   1a13c:	pop	{r4, pc}
   1a140:	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
   1a144:	andeq	r4, pc, r0, asr #4
   1a148:	ldr	r3, [r0, #32]
   1a14c:	push	{r4, r5, r6, r7, lr}
   1a150:	sub	sp, sp, #116	; 0x74
   1a154:	ldr	r6, [r3]
   1a158:	mov	r5, r0
   1a15c:	mov	r7, r1
   1a160:	mov	r4, r6
   1a164:	add	r2, sp, #16
   1a168:	add	ip, r6, #48	; 0x30
   1a16c:	ldr	r0, [r4]
   1a170:	ldr	r1, [r4, #4]
   1a174:	mov	r3, r2
   1a178:	add	r4, r4, #8
   1a17c:	cmp	r4, ip
   1a180:	stmia	r3!, {r0, r1}
   1a184:	mov	r2, r3
   1a188:	bne	1a16c <fputs@plt+0x8ffc>
   1a18c:	mov	r0, r5
   1a190:	bl	165d0 <fputs@plt+0x5460>
   1a194:	add	r6, r6, #96	; 0x60
   1a198:	add	r2, sp, #64	; 0x40
   1a19c:	ldr	r0, [r4]
   1a1a0:	ldr	r1, [r4, #4]
   1a1a4:	mov	r3, r2
   1a1a8:	add	r4, r4, #8
   1a1ac:	cmp	r4, r6
   1a1b0:	stmia	r3!, {r0, r1}
   1a1b4:	mov	r2, r3
   1a1b8:	bne	1a19c <fputs@plt+0x902c>
   1a1bc:	mov	r2, #48	; 0x30
   1a1c0:	add	r1, sp, #64	; 0x40
   1a1c4:	add	r0, sp, #16
   1a1c8:	bl	10eac <memcmp@plt>
   1a1cc:	subs	r6, r0, #0
   1a1d0:	beq	1a1e0 <fputs@plt+0x9070>
   1a1d4:	mov	r0, #1
   1a1d8:	add	sp, sp, #116	; 0x74
   1a1dc:	pop	{r4, r5, r6, r7, pc}
   1a1e0:	ldrb	r3, [sp, #28]
   1a1e4:	cmp	r3, #0
   1a1e8:	beq	1a1d4 <fputs@plt+0x9064>
   1a1ec:	add	r3, sp, #8
   1a1f0:	str	r3, [sp]
   1a1f4:	mov	r2, #40	; 0x28
   1a1f8:	mov	r3, r6
   1a1fc:	add	r1, sp, #16
   1a200:	mov	r0, #1
   1a204:	bl	16518 <fputs@plt+0x53a8>
   1a208:	ldr	r3, [sp, #56]	; 0x38
   1a20c:	ldr	r2, [sp, #8]
   1a210:	cmp	r2, r3
   1a214:	bne	1a1d4 <fputs@plt+0x9064>
   1a218:	ldr	r3, [sp, #60]	; 0x3c
   1a21c:	ldr	r2, [sp, #12]
   1a220:	cmp	r2, r3
   1a224:	bne	1a1d4 <fputs@plt+0x9064>
   1a228:	add	r4, r5, #52	; 0x34
   1a22c:	mov	r2, #48	; 0x30
   1a230:	add	r1, sp, #16
   1a234:	mov	r0, r4
   1a238:	bl	10eac <memcmp@plt>
   1a23c:	cmp	r0, #0
   1a240:	beq	1a1d8 <fputs@plt+0x9068>
   1a244:	mov	r3, #1
   1a248:	str	r3, [r7]
   1a24c:	mov	r2, r4
   1a250:	add	r3, sp, #16
   1a254:	add	lr, sp, #64	; 0x40
   1a258:	mov	ip, r3
   1a25c:	add	r2, r2, #8
   1a260:	ldm	ip!, {r0, r1}
   1a264:	cmp	ip, lr
   1a268:	str	r0, [r2, #-8]
   1a26c:	str	r1, [r2, #-4]
   1a270:	mov	r3, ip
   1a274:	bne	1a258 <fputs@plt+0x90e8>
   1a278:	ldrh	r2, [r5, #66]	; 0x42
   1a27c:	mov	r0, r6
   1a280:	lsl	r3, r2, #16
   1a284:	and	r3, r3, #65536	; 0x10000
   1a288:	and	r2, r2, #65024	; 0xfe00
   1a28c:	orr	r3, r3, r2
   1a290:	str	r3, [r5, #36]	; 0x24
   1a294:	b	1a1d8 <fputs@plt+0x9068>
   1a298:	push	{r4, r5, r6, lr}
   1a29c:	ldr	r5, [r0, #12]
   1a2a0:	ldr	r4, [r1, #12]
   1a2a4:	ldr	r0, [r0, #16]
   1a2a8:	cmp	r5, r4
   1a2ac:	movlt	r2, r5
   1a2b0:	movge	r2, r4
   1a2b4:	ldr	r1, [r1, #16]
   1a2b8:	bl	10eac <memcmp@plt>
   1a2bc:	cmp	r0, #0
   1a2c0:	subeq	r0, r5, r4
   1a2c4:	pop	{r4, r5, r6, pc}
   1a2c8:	ldrh	r3, [r0, #34]	; 0x22
   1a2cc:	cmp	r3, #0
   1a2d0:	bxne	lr
   1a2d4:	push	{lr}		; (str lr, [sp, #-4]!)
   1a2d8:	mov	r2, r0
   1a2dc:	ldrsb	r3, [r0, #68]	; 0x44
   1a2e0:	ldrb	r1, [r0, #64]	; 0x40
   1a2e4:	orr	r1, r1, #2
   1a2e8:	strb	r1, [r0, #64]	; 0x40
   1a2ec:	add	r1, r3, #30
   1a2f0:	add	r3, r2, r3, lsl #1
   1a2f4:	ldr	r0, [r0, r1, lsl #2]
   1a2f8:	ldrh	r3, [r3, #80]	; 0x50
   1a2fc:	add	r2, r2, #16
   1a300:	ldr	r1, [r0, #64]	; 0x40
   1a304:	ldr	lr, [r0, #80]	; 0x50
   1a308:	lsl	r3, r3, #1
   1a30c:	ldrh	r1, [r1, r3]
   1a310:	ldrh	r3, [r0, #20]
   1a314:	rev16	r1, r1
   1a318:	and	r3, r3, r1
   1a31c:	ldr	r1, [r0, #56]	; 0x38
   1a320:	add	r1, r1, r3
   1a324:	mov	r3, lr
   1a328:	pop	{lr}		; (ldr lr, [sp], #4)
   1a32c:	bx	r3
   1a330:	push	{r0, r1, r2, r3, r4, lr}
   1a334:	add	r1, sp, #16
   1a338:	ldr	ip, [sp, #24]
   1a33c:	rev	ip, ip
   1a340:	str	ip, [r1, #-4]!
   1a344:	strd	r2, [sp]
   1a348:	mov	r2, #4
   1a34c:	bl	14914 <fputs@plt+0x37a4>
   1a350:	add	sp, sp, #20
   1a354:	pop	{pc}		; (ldr pc, [sp], #4)
   1a358:	ldr	r3, [r0, #16]
   1a35c:	ldr	r2, [r0, #4]
   1a360:	ldr	r3, [r3, #112]	; 0x70
   1a364:	rev	r3, r3
   1a368:	add	r3, r3, #1
   1a36c:	rev	r3, r3
   1a370:	str	r3, [r2, #24]
   1a374:	ldr	r2, [r0, #4]
   1a378:	str	r3, [r2, #92]	; 0x5c
   1a37c:	ldr	r3, [r0, #4]
   1a380:	ldr	r2, [pc, #4]	; 1a38c <fputs@plt+0x921c>
   1a384:	str	r2, [r3, #96]	; 0x60
   1a388:	bx	lr
   1a38c:	rscsge	r2, r5, r0, lsl #26
   1a390:	ldr	r2, [r0, #32]
   1a394:	push	{r4, r5, r6, lr}
   1a398:	mov	r5, #0
   1a39c:	ldr	r4, [r2]
   1a3a0:	ldr	r2, [r0, #112]	; 0x70
   1a3a4:	str	r5, [r0, #68]	; 0x44
   1a3a8:	add	r2, r2, #1
   1a3ac:	str	r2, [r0, #112]	; 0x70
   1a3b0:	ldr	r2, [r0, #84]	; 0x54
   1a3b4:	str	r1, [r0, #88]	; 0x58
   1a3b8:	rev	r2, r2
   1a3bc:	add	r2, r2, #1
   1a3c0:	rev	r2, r2
   1a3c4:	str	r2, [r0, #84]	; 0x54
   1a3c8:	bl	1931c <fputs@plt+0x81ac>
   1a3cc:	mvn	r3, #0
   1a3d0:	str	r5, [r4, #96]	; 0x60
   1a3d4:	str	r5, [r4, #128]	; 0x80
   1a3d8:	str	r5, [r4, #104]	; 0x68
   1a3dc:	str	r3, [r4, #108]	; 0x6c
   1a3e0:	str	r3, [r4, #112]	; 0x70
   1a3e4:	str	r3, [r4, #116]	; 0x74
   1a3e8:	pop	{r4, r5, r6, pc}
   1a3ec:	push	{r0, r1, r2, r3, r4, lr}
   1a3f0:	add	r1, sp, #12
   1a3f4:	strd	r2, [sp]
   1a3f8:	mov	r2, #4
   1a3fc:	bl	14908 <fputs@plt+0x3798>
   1a400:	cmp	r0, #0
   1a404:	ldreq	r3, [sp, #12]
   1a408:	ldreq	r2, [sp, #24]
   1a40c:	reveq	r3, r3
   1a410:	streq	r3, [r2]
   1a414:	add	sp, sp, #20
   1a418:	pop	{pc}		; (ldr pc, [sp], #4)
   1a41c:	push	{r4, r5, r6, r7, r8, lr}
   1a420:	mov	r3, #0
   1a424:	sub	sp, sp, #32
   1a428:	strb	r3, [r1]
   1a42c:	mov	r6, r1
   1a430:	add	r1, sp, #16
   1a434:	mov	r7, r0
   1a438:	mov	r8, r2
   1a43c:	bl	14938 <fputs@plt+0x37c8>
   1a440:	subs	r5, r0, #0
   1a444:	bne	1a560 <fputs@plt+0x93f0>
   1a448:	ldrd	r2, [sp, #16]
   1a44c:	cmp	r2, #16
   1a450:	sbcs	r1, r3, #0
   1a454:	blt	1a560 <fputs@plt+0x93f0>
   1a458:	subs	r2, r2, #16
   1a45c:	add	r1, sp, #8
   1a460:	sbc	r3, r3, #0
   1a464:	str	r1, [sp]
   1a468:	mov	r0, r7
   1a46c:	bl	1a3ec <fputs@plt+0x927c>
   1a470:	cmp	r0, #0
   1a474:	bne	1a57c <fputs@plt+0x940c>
   1a478:	ldr	r4, [sp, #8]
   1a47c:	cmp	r4, #0
   1a480:	cmpne	r4, r8
   1a484:	movcs	r4, #1
   1a488:	movcc	r4, #0
   1a48c:	bcs	1a560 <fputs@plt+0x93f0>
   1a490:	add	r3, sp, #12
   1a494:	str	r3, [sp]
   1a498:	ldrd	r2, [sp, #16]
   1a49c:	mov	r0, r7
   1a4a0:	subs	r2, r2, #12
   1a4a4:	sbc	r3, r3, #0
   1a4a8:	bl	1a3ec <fputs@plt+0x927c>
   1a4ac:	cmp	r0, #0
   1a4b0:	bne	1a57c <fputs@plt+0x940c>
   1a4b4:	ldrd	r2, [sp, #16]
   1a4b8:	add	r1, sp, #24
   1a4bc:	mov	r0, r7
   1a4c0:	subs	r2, r2, #8
   1a4c4:	sbc	r3, r3, #0
   1a4c8:	strd	r2, [sp]
   1a4cc:	mov	r2, #8
   1a4d0:	bl	14908 <fputs@plt+0x3798>
   1a4d4:	cmp	r0, #0
   1a4d8:	bne	1a57c <fputs@plt+0x940c>
   1a4dc:	mov	r2, #8
   1a4e0:	ldr	r1, [pc, #156]	; 1a584 <fputs@plt+0x9414>
   1a4e4:	add	r0, sp, #24
   1a4e8:	bl	10eac <memcmp@plt>
   1a4ec:	cmp	r0, #0
   1a4f0:	bne	1a560 <fputs@plt+0x93f0>
   1a4f4:	ldrd	r0, [sp, #16]
   1a4f8:	ldr	r2, [sp, #8]
   1a4fc:	subs	r0, r0, #16
   1a500:	sbc	r1, r1, #0
   1a504:	subs	r0, r0, r2
   1a508:	sbc	r1, r1, #0
   1a50c:	strd	r0, [sp]
   1a510:	mov	r1, r6
   1a514:	mov	r0, r7
   1a518:	bl	14908 <fputs@plt+0x3798>
   1a51c:	subs	r5, r0, #0
   1a520:	bne	1a560 <fputs@plt+0x93f0>
   1a524:	ldr	r1, [sp, #8]
   1a528:	ldr	r3, [sp, #12]
   1a52c:	mov	r2, r6
   1a530:	add	r1, r6, r1
   1a534:	mov	r0, #1
   1a538:	cmp	r1, r2
   1a53c:	bne	1a56c <fputs@plt+0x93fc>
   1a540:	cmp	r4, #0
   1a544:	strne	r3, [sp, #12]
   1a548:	ldr	r3, [sp, #12]
   1a54c:	cmp	r3, #0
   1a550:	mov	r3, #0
   1a554:	strne	r3, [sp, #8]
   1a558:	ldr	r2, [sp, #8]
   1a55c:	strb	r3, [r6, r2]
   1a560:	mov	r0, r5
   1a564:	add	sp, sp, #32
   1a568:	pop	{r4, r5, r6, r7, r8, pc}
   1a56c:	ldrb	ip, [r2], #1
   1a570:	mov	r4, r0
   1a574:	sub	r3, r3, ip
   1a578:	b	1a538 <fputs@plt+0x93c8>
   1a57c:	mov	r5, r0
   1a580:	b	1a560 <fputs@plt+0x93f0>
   1a584:	muleq	r7, r2, sl
   1a588:	ldr	r3, [r0, #4]
   1a58c:	cmp	r1, #15
   1a590:	ldr	ip, [r0]
   1a594:	addne	r1, r1, #9
   1a598:	str	ip, [r3, #4]
   1a59c:	ldrne	r3, [r3, #12]
   1a5a0:	ldreq	r3, [r3]
   1a5a4:	ldreq	r1, [r0, #20]
   1a5a8:	ldrne	r3, [r3, #56]	; 0x38
   1a5ac:	ldreq	r3, [r3, #108]	; 0x6c
   1a5b0:	ldrne	r3, [r3, r1, lsl #2]
   1a5b4:	addeq	r3, r3, r1
   1a5b8:	revne	r3, r3
   1a5bc:	str	r3, [r2]
   1a5c0:	bx	lr
   1a5c4:	cmp	r1, #0
   1a5c8:	cmpne	r0, #0
   1a5cc:	movne	r3, #1
   1a5d0:	moveq	r3, #0
   1a5d4:	beq	1a648 <fputs@plt+0x94d8>
   1a5d8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a5dc:	mov	r3, #0
   1a5e0:	ldrsh	r9, [r0, #70]	; 0x46
   1a5e4:	mov	r8, r0
   1a5e8:	mov	r7, r1
   1a5ec:	mov	r5, r2
   1a5f0:	cmp	r3, r9
   1a5f4:	blt	1a600 <fputs@plt+0x9490>
   1a5f8:	mov	r0, #0
   1a5fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a600:	ldr	r2, [r8, #64]	; 0x40
   1a604:	add	r4, r3, #1
   1a608:	ldr	r6, [r2, r3, lsl #2]
   1a60c:	cmp	r6, #0
   1a610:	beq	1a640 <fputs@plt+0x94d0>
   1a614:	mov	r2, r5
   1a618:	mov	r1, r7
   1a61c:	mov	r0, r6
   1a620:	bl	110f8 <strncmp@plt>
   1a624:	cmp	r0, #0
   1a628:	bne	1a640 <fputs@plt+0x94d0>
   1a62c:	ldrb	r3, [r6, r5]
   1a630:	cmp	r3, #0
   1a634:	bne	1a640 <fputs@plt+0x94d0>
   1a638:	mov	r0, r4
   1a63c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a640:	mov	r3, r4
   1a644:	b	1a5f0 <fputs@plt+0x9480>
   1a648:	mov	r0, r3
   1a64c:	bx	lr
   1a650:	sub	r0, r0, #8
   1a654:	b	10f78 <free@plt>
   1a658:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1a65c:	mov	r4, r0
   1a660:	ldrb	r3, [r0, #40]	; 0x28
   1a664:	cmp	r3, #0
   1a668:	beq	1a79c <fputs@plt+0x962c>
   1a66c:	ldr	r6, [r0, #12]
   1a670:	ldr	r7, [r0, #8]
   1a674:	cmp	r6, #2
   1a678:	ldr	r8, [r0, #16]
   1a67c:	bgt	1a688 <fputs@plt+0x9518>
   1a680:	sub	r7, r7, #1
   1a684:	add	r6, r6, #12
   1a688:	add	r3, r7, #4672	; 0x1240
   1a68c:	ldr	r0, [pc, #308]	; 1a7c8 <fputs@plt+0x9658>
   1a690:	add	r3, r3, #44	; 0x2c
   1a694:	mov	r1, #100	; 0x64
   1a698:	mul	r0, r0, r3
   1a69c:	bl	70a94 <fputs@plt+0x5f924>
   1a6a0:	add	r6, r6, #1
   1a6a4:	ldr	r1, [pc, #288]	; 1a7cc <fputs@plt+0x965c>
   1a6a8:	mov	r5, r0
   1a6ac:	ldr	r0, [pc, #284]	; 1a7d0 <fputs@plt+0x9660>
   1a6b0:	mul	r0, r0, r6
   1a6b4:	bl	70a94 <fputs@plt+0x5f924>
   1a6b8:	mov	r1, #100	; 0x64
   1a6bc:	add	r5, r5, r0
   1a6c0:	mov	r0, r7
   1a6c4:	bl	70a94 <fputs@plt+0x5f924>
   1a6c8:	mov	r1, #400	; 0x190
   1a6cc:	add	r5, r5, r8
   1a6d0:	rsb	r6, r0, #2
   1a6d4:	mov	r0, r7
   1a6d8:	bl	70a94 <fputs@plt+0x5f924>
   1a6dc:	vldr	d6, [pc, #204]	; 1a7b0 <fputs@plt+0x9640>
   1a6e0:	add	r0, r6, r0
   1a6e4:	add	r3, r5, r0
   1a6e8:	vmov	s14, r3
   1a6ec:	vcvt.f64.s32	d7, s14
   1a6f0:	vsub.f64	d7, d7, d6
   1a6f4:	vldr	d6, [pc, #188]	; 1a7b8 <fputs@plt+0x9648>
   1a6f8:	vmul.f64	d7, d7, d6
   1a6fc:	vmov	r0, r1, d7
   1a700:	bl	711e4 <fputs@plt+0x60074>
   1a704:	mov	r3, #1
   1a708:	strb	r3, [r4, #42]	; 0x2a
   1a70c:	ldrb	r3, [r4, #41]	; 0x29
   1a710:	cmp	r3, #0
   1a714:	mov	r8, r0
   1a718:	mov	r9, r1
   1a71c:	strd	r8, [r4]
   1a720:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a724:	vldr	d6, [r4, #32]
   1a728:	vldr	d7, [pc, #144]	; 1a7c0 <fputs@plt+0x9650>
   1a72c:	ldr	r0, [r4, #24]
   1a730:	ldr	r5, [pc, #156]	; 1a7d4 <fputs@plt+0x9664>
   1a734:	ldr	r3, [pc, #156]	; 1a7d8 <fputs@plt+0x9668>
   1a738:	vmul.f64	d7, d6, d7
   1a73c:	mul	r0, r5, r0
   1a740:	ldr	r6, [r4, #20]
   1a744:	mla	r6, r3, r6, r0
   1a748:	vmov	r0, r1, d7
   1a74c:	bl	711e4 <fputs@plt+0x60074>
   1a750:	ldrb	r3, [r4, #43]	; 0x2b
   1a754:	asr	r7, r6, #31
   1a758:	adds	r0, r0, r6
   1a75c:	adc	r1, r1, r7
   1a760:	adds	r0, r0, r8
   1a764:	adc	r1, r1, r9
   1a768:	cmp	r3, #0
   1a76c:	strd	r0, [r4]
   1a770:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a774:	ldr	r3, [r4, #28]
   1a778:	mul	r5, r5, r3
   1a77c:	mov	r3, #0
   1a780:	subs	r0, r0, r5
   1a784:	sbc	r1, r1, r5, asr #31
   1a788:	strb	r3, [r4, #40]	; 0x28
   1a78c:	strd	r0, [r4]
   1a790:	strb	r3, [r4, #41]	; 0x29
   1a794:	strb	r3, [r4, #43]	; 0x2b
   1a798:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1a79c:	mov	r8, #1
   1a7a0:	mov	r7, #2000	; 0x7d0
   1a7a4:	mov	r6, r8
   1a7a8:	b	1a680 <fputs@plt+0x9510>
   1a7ac:	nop			; (mov r0, r0)
   1a7b0:	andeq	r0, r0, r0
   1a7b4:	addsmi	sp, r7, r0, lsl #4
   1a7b8:	andeq	r0, r0, r0
   1a7bc:	orrsmi	r9, r4, r0, ror r9
   1a7c0:	andeq	r0, r0, r0
   1a7c4:	addmi	r4, pc, r0
   1a7c8:	andeq	r8, r0, sp, lsr #29
   1a7cc:	andeq	r2, r0, r0, lsl r7
   1a7d0:	andeq	sl, r4, r1, asr fp
   1a7d4:	andeq	lr, r0, r0, ror #20
   1a7d8:	eorseq	lr, r6, r0, lsl #29
   1a7dc:	ldrb	r3, [r0, #42]	; 0x2a
   1a7e0:	cmp	r3, #0
   1a7e4:	bxne	lr
   1a7e8:	b	1a658 <fputs@plt+0x94e8>
   1a7ec:	ldrb	r3, [r0, #40]	; 0x28
   1a7f0:	cmp	r3, #0
   1a7f4:	bxne	lr
   1a7f8:	push	{r4, r5, r6, r7, r8, lr}
   1a7fc:	mov	r5, r0
   1a800:	ldrb	r3, [r0, #42]	; 0x2a
   1a804:	cmp	r3, #0
   1a808:	bne	1a82c <fputs@plt+0x96bc>
   1a80c:	mov	r3, #2000	; 0x7d0
   1a810:	str	r3, [r0, #8]
   1a814:	mov	r3, #1
   1a818:	str	r3, [r0, #12]
   1a81c:	str	r3, [r0, #16]
   1a820:	mov	r3, #1
   1a824:	strb	r3, [r5, #40]	; 0x28
   1a828:	pop	{r4, r5, r6, r7, r8, pc}
   1a82c:	ldrd	r0, [r0]
   1a830:	ldr	r6, [pc, #280]	; 1a950 <fputs@plt+0x97e0>
   1a834:	mov	r7, #0
   1a838:	adds	r0, r0, r6
   1a83c:	add	r3, pc, #220	; 0xdc
   1a840:	ldrd	r2, [r3]
   1a844:	adc	r1, r1, r7
   1a848:	bl	710c4 <fputs@plt+0x5ff54>
   1a84c:	vldr	d5, [pc, #212]	; 1a928 <fputs@plt+0x97b8>
   1a850:	mov	r1, #100	; 0x64
   1a854:	vmov	s15, r0
   1a858:	add	r4, r0, #1
   1a85c:	vcvt.f64.s32	d6, s15
   1a860:	vldr	d7, [pc, #200]	; 1a930 <fputs@plt+0x97c0>
   1a864:	vsub.f64	d6, d6, d7
   1a868:	vdiv.f64	d7, d6, d5
   1a86c:	vldr	d5, [pc, #196]	; 1a938 <fputs@plt+0x97c8>
   1a870:	vcvt.s32.f64	s15, d7
   1a874:	vmov	r3, s15
   1a878:	cmp	r3, #0
   1a87c:	add	r0, r3, #3
   1a880:	add	r4, r4, r3
   1a884:	movlt	r3, r0
   1a888:	ldr	r0, [pc, #196]	; 1a954 <fputs@plt+0x97e4>
   1a88c:	sub	r4, r4, r3, asr #2
   1a890:	add	r4, r4, #1520	; 0x5f0
   1a894:	add	r4, r4, #4
   1a898:	vmov	s15, r4
   1a89c:	vcvt.f64.s32	d6, s15
   1a8a0:	vldr	d7, [pc, #152]	; 1a940 <fputs@plt+0x97d0>
   1a8a4:	vsub.f64	d6, d6, d7
   1a8a8:	vdiv.f64	d7, d6, d5
   1a8ac:	vcvt.s32.f64	s15, d7
   1a8b0:	vmov	r6, s15
   1a8b4:	lsl	r3, r6, #17
   1a8b8:	lsr	r3, r3, #17
   1a8bc:	mul	r0, r0, r3
   1a8c0:	bl	70a94 <fputs@plt+0x5f924>
   1a8c4:	vldr	d6, [pc, #124]	; 1a948 <fputs@plt+0x97d8>
   1a8c8:	sub	r0, r4, r0
   1a8cc:	vmov	s15, r0
   1a8d0:	vcvt.f64.s32	d5, s15
   1a8d4:	vdiv.f64	d7, d5, d6
   1a8d8:	vcvt.s32.f64	s15, d7
   1a8dc:	vmov	r3, s15
   1a8e0:	vcvt.f64.s32	d7, s15
   1a8e4:	cmp	r3, #13
   1a8e8:	suble	r3, r3, #1
   1a8ec:	subgt	r3, r3, #13
   1a8f0:	cmp	r3, #2
   1a8f4:	str	r3, [r5, #12]
   1a8f8:	vmul.f64	d7, d7, d6
   1a8fc:	sub	r3, r6, #4672	; 0x1240
   1a900:	subgt	r3, r3, #44	; 0x2c
   1a904:	suble	r3, r3, #43	; 0x2b
   1a908:	str	r3, [r5, #8]
   1a90c:	vcvt.s32.f64	s15, d7
   1a910:	vmov	r4, s15
   1a914:	sub	r4, r0, r4
   1a918:	str	r4, [r5, #16]
   1a91c:	b	1a820 <fputs@plt+0x96b0>
   1a920:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   1a92c:	rscmi	sp, r1, r8, lsl #11
   1a930:	andmi	r0, r0, r0
   1a934:	teqmi	ip, r0	; <illegal shifter operand>
   1a938:	andeq	r0, r0, r0
   1a93c:	rsbsmi	sp, r6, r0, lsl #8
   1a940:	strbtvs	r6, [r6], -r6, ror #12
   1a944:	subsmi	r8, lr, r6, ror #12
   1a948:	ldrbcs	r5, [r2, -r1, ror #8]
   1a94c:	eorsmi	r9, lr, r0, lsr #19
   1a950:	addseq	r2, r3, #0, 28
   1a954:	andeq	r8, r0, sp, lsr #29
   1a958:	push	{r4, r5, r6, r7, r8, lr}
   1a95c:	mov	r4, r0
   1a960:	vpush	{d8-d9}
   1a964:	bl	1a7dc <fputs@plt+0x966c>
   1a968:	ldrd	r0, [r4]
   1a96c:	ldr	r6, [pc, #148]	; 1aa08 <fputs@plt+0x9898>
   1a970:	mov	r7, #0
   1a974:	adds	r0, r0, r6
   1a978:	adc	r1, r1, r7
   1a97c:	add	r3, pc, #116	; 0x74
   1a980:	ldrd	r2, [r3]
   1a984:	bl	710c4 <fputs@plt+0x5ff54>
   1a988:	mov	r1, #3600	; 0xe10
   1a98c:	ldr	r5, [pc, #120]	; 1aa0c <fputs@plt+0x989c>
   1a990:	vmov	s15, r2
   1a994:	vcvt.f64.s32	d6, s15
   1a998:	vldr	d7, [pc, #96]	; 1aa00 <fputs@plt+0x9890>
   1a99c:	vdiv.f64	d9, d6, d7
   1a9a0:	vcvt.s32.f64	s16, d9
   1a9a4:	vmov	r0, s16
   1a9a8:	bl	70a94 <fputs@plt+0x5f924>
   1a9ac:	vmov	r3, s16
   1a9b0:	mov	r1, #60	; 0x3c
   1a9b4:	mla	r5, r5, r0, r3
   1a9b8:	str	r0, [r4, #20]
   1a9bc:	mov	r0, r5
   1a9c0:	bl	70a94 <fputs@plt+0x5f924>
   1a9c4:	mvn	r3, #59	; 0x3b
   1a9c8:	vcvt.f64.s32	d6, s16
   1a9cc:	vsub.f64	d6, d9, d6
   1a9d0:	vpop	{d8-d9}
   1a9d4:	mla	r3, r3, r0, r5
   1a9d8:	str	r0, [r4, #24]
   1a9dc:	vmov	s14, r3
   1a9e0:	mov	r3, #1
   1a9e4:	strb	r3, [r4, #41]	; 0x29
   1a9e8:	vcvt.f64.s32	d7, s14
   1a9ec:	vadd.f64	d7, d7, d6
   1a9f0:	vstr	d7, [r4, #32]
   1a9f4:	pop	{r4, r5, r6, r7, r8, pc}
   1a9f8:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   1aa04:	addmi	r4, pc, r0
   1aa08:	addseq	r2, r3, #0, 28
   1aa0c:			; <UNDEFINED> instruction: 0xfffff1f0
   1aa10:	push	{r0, r1, r2, r4, r5, lr}
   1aa14:	mov	r3, r0
   1aa18:	ldr	r2, [r0]
   1aa1c:	mov	r5, r1
   1aa20:	cmp	r2, #1
   1aa24:	ble	1aa48 <fputs@plt+0x98d8>
   1aa28:	ldr	r2, [r0, #72]	; 0x48
   1aa2c:	cmp	r2, #0
   1aa30:	beq	1aa48 <fputs@plt+0x98d8>
   1aa34:	blx	r2
   1aa38:	mov	r4, r0
   1aa3c:	mov	r0, r4
   1aa40:	add	sp, sp, #12
   1aa44:	pop	{r4, r5, pc}
   1aa48:	ldr	r2, [r3, #64]	; 0x40
   1aa4c:	mov	r1, sp
   1aa50:	mov	r0, r3
   1aa54:	blx	r2
   1aa58:	vldr	d6, [sp]
   1aa5c:	vldr	d7, [pc, #20]	; 1aa78 <fputs@plt+0x9908>
   1aa60:	vmul.f64	d7, d6, d7
   1aa64:	mov	r4, r0
   1aa68:	vmov	r0, r1, d7
   1aa6c:	bl	711e4 <fputs@plt+0x60074>
   1aa70:	strd	r0, [r5]
   1aa74:	b	1aa3c <fputs@plt+0x98cc>
   1aa78:	andeq	r0, r0, r0
   1aa7c:	orrsmi	r9, r4, r0, ror r9
   1aa80:	push	{r0, r1, r4, r5, r6, lr}
   1aa84:	mov	r4, r1
   1aa88:	mov	r5, r0
   1aa8c:	mov	r1, sp
   1aa90:	ldr	r0, [r0]
   1aa94:	bl	1aa10 <fputs@plt+0x98a0>
   1aa98:	ldrd	r2, [r4, #128]	; 0x80
   1aa9c:	ldrd	r0, [sp]
   1aaa0:	ldr	ip, [pc, #48]	; 1aad8 <fputs@plt+0x9968>
   1aaa4:	ldr	r6, [r5, #188]	; 0xbc
   1aaa8:	subs	r0, r0, r2
   1aaac:	sbc	r1, r1, r3
   1aab0:	umull	r2, r3, r0, ip
   1aab4:	ldr	r0, [r5, #192]	; 0xc0
   1aab8:	mla	r3, ip, r1, r3
   1aabc:	ldr	r1, [r4, #168]	; 0xa8
   1aac0:	blx	r6
   1aac4:	mov	r2, #0
   1aac8:	mov	r3, #0
   1aacc:	strd	r2, [r4, #128]	; 0x80
   1aad0:	add	sp, sp, #8
   1aad4:	pop	{r4, r5, r6, pc}
   1aad8:	andeq	r4, pc, r0, asr #4
   1aadc:	push	{r4, r5, r6, r7, r8, lr}
   1aae0:	mov	r5, r1
   1aae4:	ldr	r4, [r0, #12]
   1aae8:	ldrd	r6, [r4, #136]	; 0x88
   1aaec:	orrs	r3, r6, r7
   1aaf0:	bne	1ab10 <fputs@plt+0x99a0>
   1aaf4:	ldr	r3, [r0]
   1aaf8:	add	r1, r4, #136	; 0x88
   1aafc:	ldr	r3, [r3, #32]
   1ab00:	ldr	r0, [r3]
   1ab04:	bl	1aa10 <fputs@plt+0x98a0>
   1ab08:	cmp	r0, #0
   1ab0c:	strdne	r6, [r4, #136]	; 0x88
   1ab10:	ldrd	r2, [r4, #136]	; 0x88
   1ab14:	mov	r0, #1
   1ab18:	cmp	r2, #1
   1ab1c:	strd	r2, [r5]
   1ab20:	sbcs	r3, r3, #0
   1ab24:	strbge	r0, [r5, #42]	; 0x2a
   1ab28:	movge	r0, #0
   1ab2c:	pop	{r4, r5, r6, r7, r8, pc}
   1ab30:	cmp	r0, #0
   1ab34:	bxeq	lr
   1ab38:	push	{r4, r5, r6, lr}
   1ab3c:	ldr	r5, [pc, #144]	; 1abd4 <fputs@plt+0x9a64>
   1ab40:	ldr	r3, [r5, #192]	; 0xc0
   1ab44:	cmp	r3, r0
   1ab48:	bhi	1ab84 <fputs@plt+0x9a14>
   1ab4c:	ldr	r3, [pc, #132]	; 1abd8 <fputs@plt+0x9a68>
   1ab50:	ldr	r2, [r3, #232]	; 0xe8
   1ab54:	cmp	r2, r0
   1ab58:	bls	1ab84 <fputs@plt+0x9a14>
   1ab5c:	ldr	r2, [r3, #236]	; 0xec
   1ab60:	str	r2, [r0]
   1ab64:	ldr	r2, [r3, #240]	; 0xf0
   1ab68:	str	r0, [r3, #236]	; 0xec
   1ab6c:	add	r2, r2, #1
   1ab70:	str	r2, [r3, #240]	; 0xf0
   1ab74:	ldr	r2, [r3, #12]
   1ab78:	sub	r2, r2, #1
   1ab7c:	str	r2, [r3, #12]
   1ab80:	pop	{r4, r5, r6, pc}
   1ab84:	ldr	r3, [r5]
   1ab88:	cmp	r3, #0
   1ab8c:	ldreq	r3, [r5, #44]	; 0x2c
   1ab90:	beq	1abcc <fputs@plt+0x9a5c>
   1ab94:	mov	r4, r0
   1ab98:	bl	14a60 <fputs@plt+0x38f0>
   1ab9c:	ldr	r3, [pc, #52]	; 1abd8 <fputs@plt+0x9a68>
   1aba0:	ldr	r2, [r3, #16]
   1aba4:	sub	r2, r2, r0
   1aba8:	str	r2, [r3, #16]
   1abac:	ldr	r2, [r3]
   1abb0:	sub	r0, r2, r0
   1abb4:	ldr	r2, [r3, #36]	; 0x24
   1abb8:	str	r0, [r3]
   1abbc:	sub	r2, r2, #1
   1abc0:	str	r2, [r3, #36]	; 0x24
   1abc4:	ldr	r3, [r5, #44]	; 0x2c
   1abc8:	mov	r0, r4
   1abcc:	pop	{r4, r5, r6, lr}
   1abd0:	bx	r3
   1abd4:	andeq	ip, r8, r0, lsr r1
   1abd8:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   1abdc:	push	{r4, r5, r6, lr}
   1abe0:	subs	r5, r0, #0
   1abe4:	popeq	{r4, r5, r6, pc}
   1abe8:	ldr	r4, [pc, #60]	; 1ac2c <fputs@plt+0x9abc>
   1abec:	ldr	r3, [r4]
   1abf0:	cmp	r3, #0
   1abf4:	ldreq	r3, [r4, #44]	; 0x2c
   1abf8:	beq	1ac24 <fputs@plt+0x9ab4>
   1abfc:	bl	14a60 <fputs@plt+0x38f0>
   1ac00:	ldr	r3, [pc, #40]	; 1ac30 <fputs@plt+0x9ac0>
   1ac04:	ldr	r2, [r3]
   1ac08:	sub	r0, r2, r0
   1ac0c:	ldr	r2, [r3, #36]	; 0x24
   1ac10:	str	r0, [r3]
   1ac14:	sub	r2, r2, #1
   1ac18:	str	r2, [r3, #36]	; 0x24
   1ac1c:	ldr	r3, [r4, #44]	; 0x2c
   1ac20:	mov	r0, r5
   1ac24:	pop	{r4, r5, r6, lr}
   1ac28:	bx	r3
   1ac2c:	andeq	ip, r8, r0, lsr r1
   1ac30:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   1ac34:	push	{r4, r5, r6, lr}
   1ac38:	mov	r5, r0
   1ac3c:	bl	148d8 <fputs@plt+0x3768>
   1ac40:	mov	r4, r0
   1ac44:	mov	r0, r5
   1ac48:	bl	1abdc <fputs@plt+0x9a6c>
   1ac4c:	mov	r0, r4
   1ac50:	pop	{r4, r5, r6, pc}
   1ac54:	push	{r4, r5, r6, lr}
   1ac58:	mov	r4, r0
   1ac5c:	mov	r6, #0
   1ac60:	ldr	r5, [r0, #8]
   1ac64:	str	r6, [r0, #8]
   1ac68:	ldr	r0, [r0, #12]
   1ac6c:	bl	1abdc <fputs@plt+0x9a6c>
   1ac70:	str	r6, [r4, #12]
   1ac74:	str	r6, [r4]
   1ac78:	cmp	r5, #0
   1ac7c:	bne	1ac88 <fputs@plt+0x9b18>
   1ac80:	str	r5, [r4, #4]
   1ac84:	pop	{r4, r5, r6, pc}
   1ac88:	ldr	r6, [r5]
   1ac8c:	mov	r0, r5
   1ac90:	bl	1abdc <fputs@plt+0x9a6c>
   1ac94:	mov	r5, r6
   1ac98:	b	1ac78 <fputs@plt+0x9b08>
   1ac9c:	push	{r4, r5, r6, lr}
   1aca0:	subs	r4, r0, #0
   1aca4:	popeq	{r4, r5, r6, pc}
   1aca8:	ldr	r3, [r4, #8]
   1acac:	cmp	r3, #0
   1acb0:	bne	1acc0 <fputs@plt+0x9b50>
   1acb4:	mov	r0, r4
   1acb8:	pop	{r4, r5, r6, lr}
   1acbc:	b	1abdc <fputs@plt+0x9a6c>
   1acc0:	add	r5, r4, #12
   1acc4:	add	r6, r4, #512	; 0x200
   1acc8:	ldr	r0, [r5], #4
   1accc:	bl	1ac9c <fputs@plt+0x9b2c>
   1acd0:	cmp	r5, r6
   1acd4:	bne	1acc8 <fputs@plt+0x9b58>
   1acd8:	b	1acb4 <fputs@plt+0x9b44>
   1acdc:	push	{r4, r5, r6, lr}
   1ace0:	mov	r4, r0
   1ace4:	mov	r5, #0
   1ace8:	mov	r6, #48	; 0x30
   1acec:	ldr	r3, [r4, #104]	; 0x68
   1acf0:	cmp	r5, r3
   1acf4:	blt	1ad3c <fputs@plt+0x9bcc>
   1acf8:	ldrb	r3, [r4, #4]
   1acfc:	cmp	r3, #0
   1ad00:	beq	1ad18 <fputs@plt+0x9ba8>
   1ad04:	ldr	r3, [r4, #72]	; 0x48
   1ad08:	ldr	r2, [r3]
   1ad0c:	ldr	r3, [pc, #64]	; 1ad54 <fputs@plt+0x9be4>
   1ad10:	cmp	r2, r3
   1ad14:	bne	1ad20 <fputs@plt+0x9bb0>
   1ad18:	ldr	r0, [r4, #72]	; 0x48
   1ad1c:	bl	148d8 <fputs@plt+0x3768>
   1ad20:	ldr	r0, [r4, #100]	; 0x64
   1ad24:	bl	1abdc <fputs@plt+0x9a6c>
   1ad28:	mov	r3, #0
   1ad2c:	str	r3, [r4, #100]	; 0x64
   1ad30:	str	r3, [r4, #104]	; 0x68
   1ad34:	str	r3, [r4, #56]	; 0x38
   1ad38:	pop	{r4, r5, r6, pc}
   1ad3c:	ldr	r3, [r4, #100]	; 0x64
   1ad40:	mla	r3, r6, r5, r3
   1ad44:	add	r5, r5, #1
   1ad48:	ldr	r0, [r3, #16]
   1ad4c:	bl	1ac9c <fputs@plt+0x9b2c>
   1ad50:	b	1acec <fputs@plt+0x9b7c>
   1ad54:	muleq	r7, ip, sl
   1ad58:	push	{r0, r1, r2, r4, r5, lr}
   1ad5c:	mov	r4, r0
   1ad60:	ldr	r0, [r0, #28]
   1ad64:	bl	1abdc <fputs@plt+0x9a6c>
   1ad68:	ldr	r0, [r4, #36]	; 0x24
   1ad6c:	bl	1abdc <fputs@plt+0x9a6c>
   1ad70:	ldr	r3, [r4, #44]	; 0x2c
   1ad74:	cmp	r3, #0
   1ad78:	beq	1ad90 <fputs@plt+0x9c20>
   1ad7c:	str	r3, [sp]
   1ad80:	mov	r2, #0
   1ad84:	mov	r3, #0
   1ad88:	ldr	r0, [r4, #24]
   1ad8c:	bl	14980 <fputs@plt+0x3810>
   1ad90:	ldr	r5, [r4, #48]	; 0x30
   1ad94:	cmp	r5, #0
   1ad98:	beq	1adac <fputs@plt+0x9c3c>
   1ad9c:	ldr	r0, [r5, #4]
   1ada0:	bl	1adc4 <fputs@plt+0x9c54>
   1ada4:	mov	r0, r5
   1ada8:	bl	1abdc <fputs@plt+0x9a6c>
   1adac:	mov	r2, #56	; 0x38
   1adb0:	mov	r1, #0
   1adb4:	mov	r0, r4
   1adb8:	add	sp, sp, #12
   1adbc:	pop	{r4, r5, lr}
   1adc0:	b	10f48 <memset@plt>
   1adc4:	push	{r4, r5, r6, lr}
   1adc8:	subs	r5, r0, #0
   1adcc:	movne	r4, #0
   1add0:	movne	r6, #56	; 0x38
   1add4:	bne	1adf4 <fputs@plt+0x9c84>
   1add8:	mov	r0, r5
   1addc:	pop	{r4, r5, r6, lr}
   1ade0:	b	1abdc <fputs@plt+0x9a6c>
   1ade4:	ldr	r0, [r5, #12]
   1ade8:	mla	r0, r6, r4, r0
   1adec:	bl	1ad58 <fputs@plt+0x9be8>
   1adf0:	add	r4, r4, #1
   1adf4:	ldr	r3, [r5]
   1adf8:	cmp	r4, r3
   1adfc:	blt	1ade4 <fputs@plt+0x9c74>
   1ae00:	b	1add8 <fputs@plt+0x9c68>
   1ae04:	ldr	r3, [r0]
   1ae08:	push	{r0, r1, r2, r4, r5, lr}
   1ae0c:	cmp	r3, #0
   1ae10:	mov	r4, r0
   1ae14:	mov	r5, r1
   1ae18:	bne	1ae5c <fputs@plt+0x9cec>
   1ae1c:	ldr	ip, [r0, #4]
   1ae20:	cmp	ip, #0
   1ae24:	beq	1ae5c <fputs@plt+0x9cec>
   1ae28:	ldr	r2, [r0, #16]
   1ae2c:	ldr	r3, [r0, #12]
   1ae30:	cmp	r2, r3
   1ae34:	ble	1ae5c <fputs@plt+0x9cec>
   1ae38:	ldrd	r0, [r0, #24]
   1ae3c:	sub	r2, r2, r3
   1ae40:	adds	r0, r0, r3
   1ae44:	adc	r1, r1, r3, asr #31
   1ae48:	strd	r0, [sp]
   1ae4c:	add	r1, ip, r3
   1ae50:	ldr	r0, [r4, #32]
   1ae54:	bl	14914 <fputs@plt+0x37a4>
   1ae58:	str	r0, [r4]
   1ae5c:	ldrd	r2, [r4, #24]
   1ae60:	ldr	r1, [r4, #16]
   1ae64:	ldr	r0, [r4, #4]
   1ae68:	adds	r2, r2, r1
   1ae6c:	adc	r3, r3, r1, asr #31
   1ae70:	strd	r2, [r5]
   1ae74:	bl	1abdc <fputs@plt+0x9a6c>
   1ae78:	mov	r2, #40	; 0x28
   1ae7c:	mov	r1, #0
   1ae80:	mov	r0, r4
   1ae84:	ldr	r5, [r4]
   1ae88:	bl	10f48 <memset@plt>
   1ae8c:	mov	r0, r5
   1ae90:	add	sp, sp, #12
   1ae94:	pop	{r4, r5, pc}
   1ae98:	ldr	r3, [r0, #68]	; 0x44
   1ae9c:	bic	r3, r3, #-16777216	; 0xff000000
   1aea0:	bic	r3, r3, #255	; 0xff
   1aea4:	cmp	r3, #0
   1aea8:	bxne	lr
   1aeac:	ldr	r2, [r0, #164]	; 0xa4
   1aeb0:	mov	r3, #1
   1aeb4:	cmp	r2, #0
   1aeb8:	strb	r3, [r0, #69]	; 0x45
   1aebc:	strgt	r3, [r0, #248]	; 0xf8
   1aec0:	ldr	r3, [r0, #256]	; 0x100
   1aec4:	add	r3, r3, #1
   1aec8:	str	r3, [r0, #256]	; 0x100
   1aecc:	bx	lr
   1aed0:	ldrb	r3, [r0, #69]	; 0x45
   1aed4:	cmp	r3, #0
   1aed8:	bxeq	lr
   1aedc:	ldr	r3, [r0, #164]	; 0xa4
   1aee0:	cmp	r3, #0
   1aee4:	strbeq	r3, [r0, #69]	; 0x45
   1aee8:	streq	r3, [r0, #248]	; 0xf8
   1aeec:	ldreq	r3, [r0, #256]	; 0x100
   1aef0:	subeq	r3, r3, #1
   1aef4:	streq	r3, [r0, #256]	; 0x100
   1aef8:	bx	lr
   1aefc:	push	{r4, lr}
   1af00:	ldrh	lr, [r0, #84]	; 0x54
   1af04:	cmp	r1, lr
   1af08:	movlt	ip, #1
   1af0c:	movge	ip, #0
   1af10:	cmp	r1, #0
   1af14:	movlt	ip, #0
   1af18:	cmp	ip, #0
   1af1c:	beq	1af4c <fputs@plt+0x9ddc>
   1af20:	mla	r3, lr, r3, r1
   1af24:	ldr	r4, [r0]
   1af28:	ldr	r1, [r0, #16]
   1af2c:	mov	r0, #40	; 0x28
   1af30:	mla	r0, r0, r3, r1
   1af34:	blx	r2
   1af38:	ldrb	r3, [r4, #69]	; 0x45
   1af3c:	cmp	r3, #0
   1af40:	popeq	{r4, pc}
   1af44:	mov	r0, r4
   1af48:	bl	1aed0 <fputs@plt+0x9d60>
   1af4c:	mov	r0, #0
   1af50:	pop	{r4, pc}
   1af54:	ldr	r3, [pc, #64]	; 1af9c <fputs@plt+0x9e2c>
   1af58:	cmp	r1, r3
   1af5c:	bxeq	lr
   1af60:	and	r1, r1, #251	; 0xfb
   1af64:	cmp	r1, #10
   1af68:	bxne	lr
   1af6c:	push	{r4, lr}
   1af70:	mov	r4, r0
   1af74:	ldr	r0, [r0]
   1af78:	ldr	r3, [r0, #68]	; 0x44
   1af7c:	cmp	r3, #0
   1af80:	moveq	r0, r3
   1af84:	beq	1af94 <fputs@plt+0x9e24>
   1af88:	mov	r2, #0
   1af8c:	mov	r1, r2
   1af90:	blx	r3
   1af94:	str	r0, [r4, #60]	; 0x3c
   1af98:	pop	{r4, pc}
   1af9c:	andeq	r0, r0, sl, lsl #24
   1afa0:	cmp	r3, #0
   1afa4:	cmpeq	r2, #127	; 0x7f
   1afa8:	push	{r4, r5, r6, r7}
   1afac:	mov	r1, r0
   1afb0:	strbls	r2, [r0]
   1afb4:	movls	r0, #1
   1afb8:	bls	1afec <fputs@plt+0x9e7c>
   1afbc:	ldr	r6, [pc, #56]	; 1affc <fputs@plt+0x9e8c>
   1afc0:	mov	r7, #0
   1afc4:	cmp	r3, r7
   1afc8:	cmpeq	r2, r6
   1afcc:	bhi	1aff4 <fputs@plt+0x9e84>
   1afd0:	lsr	r3, r2, #7
   1afd4:	mov	r0, #2
   1afd8:	mvn	r3, r3, lsl #25
   1afdc:	and	r4, r2, #127	; 0x7f
   1afe0:	mvn	r3, r3, lsr #25
   1afe4:	strb	r3, [r1]
   1afe8:	strb	r4, [r1, #1]
   1afec:	pop	{r4, r5, r6, r7}
   1aff0:	bx	lr
   1aff4:	pop	{r4, r5, r6, r7}
   1aff8:	b	154bc <fputs@plt+0x434c>
   1affc:	strdeq	r3, [r0], -pc	; <UNPREDICTABLE>
   1b000:	push	{r0, r1, r2, r3, r4, lr}
   1b004:	mov	r4, r0
   1b008:	add	r0, sp, #4
   1b00c:	bl	1afa0 <fputs@plt+0x9e30>
   1b010:	add	r1, sp, #4
   1b014:	mov	r2, r0
   1b018:	mov	r0, r4
   1b01c:	bl	19924 <fputs@plt+0x87b4>
   1b020:	add	sp, sp, #16
   1b024:	pop	{r4, pc}
   1b028:	push	{r0, r1, r4, r6, r7, lr}
   1b02c:	ldrb	r3, [r0, #1]
   1b030:	ldrb	r2, [r0]
   1b034:	tst	r3, #128	; 0x80
   1b038:	bne	1b054 <fputs@plt+0x9ee4>
   1b03c:	and	ip, r2, #127	; 0x7f
   1b040:	mov	r0, #2
   1b044:	orr	r3, r3, ip, lsl #7
   1b048:	str	r3, [r1]
   1b04c:	add	sp, sp, #8
   1b050:	pop	{r4, r6, r7, pc}
   1b054:	ldrb	ip, [r0, #2]
   1b058:	orr	ip, ip, r2, lsl #14
   1b05c:	tst	ip, #128	; 0x80
   1b060:	bne	1b080 <fputs@plt+0x9f10>
   1b064:	ldr	r2, [pc, #64]	; 1b0ac <fputs@plt+0x9f3c>
   1b068:	and	r3, r3, #127	; 0x7f
   1b06c:	and	r2, r2, ip
   1b070:	orr	r3, r2, r3, lsl #7
   1b074:	str	r3, [r1]
   1b078:	mov	r0, #3
   1b07c:	b	1b04c <fputs@plt+0x9edc>
   1b080:	mov	r4, r1
   1b084:	mov	r1, sp
   1b088:	bl	15574 <fputs@plt+0x4404>
   1b08c:	ldrd	r2, [sp]
   1b090:	mov	r7, #0
   1b094:	cmp	r3, r7
   1b098:	cmpeq	r2, r2
   1b09c:	mvnne	r3, #0
   1b0a0:	strne	r3, [r4]
   1b0a4:	streq	r2, [r4]
   1b0a8:	b	1b04c <fputs@plt+0x9edc>
   1b0ac:	andseq	ip, pc, pc, ror r0	; <UNPREDICTABLE>
   1b0b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b0b4:	mov	r8, r3
   1b0b8:	ldr	r6, [r3, #4]
   1b0bc:	mov	r3, #0
   1b0c0:	strb	r3, [r8, #10]
   1b0c4:	ldrb	r3, [r2]
   1b0c8:	sub	sp, sp, #20
   1b0cc:	mov	r9, r0
   1b0d0:	tst	r3, #128	; 0x80
   1b0d4:	str	r1, [sp, #4]
   1b0d8:	mov	r7, r2
   1b0dc:	streq	r3, [sp, #8]
   1b0e0:	moveq	r5, #1
   1b0e4:	beq	1b0f8 <fputs@plt+0x9f88>
   1b0e8:	add	r1, sp, #8
   1b0ec:	mov	r0, r2
   1b0f0:	bl	1b028 <fputs@plt+0x9eb8>
   1b0f4:	mov	r5, r0
   1b0f8:	mov	r4, #0
   1b0fc:	ldr	sl, [sp, #8]
   1b100:	mov	fp, r4
   1b104:	ldr	r2, [sp, #8]
   1b108:	ldr	r3, [sp, #4]
   1b10c:	cmp	r5, r2
   1b110:	movcs	r2, #0
   1b114:	movcc	r2, #1
   1b118:	cmp	sl, r3
   1b11c:	movgt	r2, #0
   1b120:	cmp	r2, #0
   1b124:	beq	1b18c <fputs@plt+0xa01c>
   1b128:	ldrb	r2, [r7, r5]
   1b12c:	add	r0, r7, r5
   1b130:	tst	r2, #128	; 0x80
   1b134:	streq	r2, [sp, #12]
   1b138:	moveq	r0, #1
   1b13c:	beq	1b148 <fputs@plt+0x9fd8>
   1b140:	add	r1, sp, #12
   1b144:	bl	1b028 <fputs@plt+0x9eb8>
   1b148:	ldrb	r2, [r9, #4]
   1b14c:	add	r5, r5, r0
   1b150:	add	r0, r7, sl
   1b154:	strb	r2, [r6, #10]
   1b158:	ldr	r2, [r9, #12]
   1b15c:	str	fp, [r6, #24]
   1b160:	str	r2, [r6, #32]
   1b164:	ldr	r1, [sp, #12]
   1b168:	mov	r2, r6
   1b16c:	bl	19720 <fputs@plt+0x85b0>
   1b170:	add	r4, r4, #1
   1b174:	ldrh	r2, [r8, #8]
   1b178:	uxth	r4, r4
   1b17c:	add	r6, r6, #40	; 0x28
   1b180:	cmp	r2, r4
   1b184:	add	sl, sl, r0
   1b188:	bhi	1b104 <fputs@plt+0x9f94>
   1b18c:	strh	r4, [r8, #8]
   1b190:	add	sp, sp, #20
   1b194:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b198:	cmp	r0, r1
   1b19c:	blt	1b1d8 <fputs@plt+0xa068>
   1b1a0:	add	r3, r1, #49	; 0x31
   1b1a4:	cmp	r0, r3
   1b1a8:	movgt	r1, r0
   1b1ac:	bgt	1b1f8 <fputs@plt+0xa088>
   1b1b0:	add	r3, r1, #31
   1b1b4:	cmp	r0, r3
   1b1b8:	addgt	r1, r0, #1
   1b1bc:	bgt	1b1f4 <fputs@plt+0xa084>
   1b1c0:	ldr	r3, [pc, #76]	; 1b214 <fputs@plt+0xa0a4>
   1b1c4:	sub	r1, r0, r1
   1b1c8:	add	r1, r3, r1
   1b1cc:	ldrb	r1, [r1, #2616]	; 0xa38
   1b1d0:	add	r1, r0, r1
   1b1d4:	b	1b1f4 <fputs@plt+0xa084>
   1b1d8:	add	r3, r0, #49	; 0x31
   1b1dc:	cmp	r1, r3
   1b1e0:	bgt	1b1f8 <fputs@plt+0xa088>
   1b1e4:	add	r3, r0, #31
   1b1e8:	cmp	r1, r3
   1b1ec:	ble	1b200 <fputs@plt+0xa090>
   1b1f0:	add	r1, r1, #1
   1b1f4:	sxth	r1, r1
   1b1f8:	mov	r0, r1
   1b1fc:	bx	lr
   1b200:	ldr	r3, [pc, #12]	; 1b214 <fputs@plt+0xa0a4>
   1b204:	sub	r0, r1, r0
   1b208:	add	r0, r3, r0
   1b20c:	ldrb	r0, [r0, #2616]	; 0xa38
   1b210:	b	1b1d0 <fputs@plt+0xa060>
   1b214:	strheq	r4, [r7], -r0
   1b218:	cmp	r1, #0
   1b21c:	beq	1b268 <fputs@plt+0xa0f8>
   1b220:	ldr	ip, [r1]
   1b224:	cmp	ip, #0
   1b228:	moveq	r3, ip
   1b22c:	ldrne	r3, [r1, #4]
   1b230:	add	ip, ip, #1
   1b234:	cmp	r3, #0
   1b238:	str	ip, [r1]
   1b23c:	str	r2, [r1, #4]
   1b240:	beq	1b268 <fputs@plt+0xa0f8>
   1b244:	ldr	r1, [r3, #4]
   1b248:	str	r3, [r2]
   1b24c:	str	r1, [r2, #4]
   1b250:	ldr	r1, [r3, #4]
   1b254:	cmp	r1, #0
   1b258:	strne	r2, [r1]
   1b25c:	streq	r2, [r0]
   1b260:	str	r2, [r3, #4]
   1b264:	bx	lr
   1b268:	ldr	r3, [r0]
   1b26c:	cmp	r3, #0
   1b270:	str	r3, [r2]
   1b274:	strne	r2, [r3, #4]
   1b278:	mov	r3, #0
   1b27c:	str	r3, [r2, #4]
   1b280:	str	r2, [r0]
   1b284:	bx	lr
   1b288:	push	{r4, r5, r6, r7, r8, lr}
   1b28c:	mov	r5, r0
   1b290:	ldr	r4, [pc, #52]	; 1b2cc <fputs@plt+0xa15c>
   1b294:	mov	r6, r1
   1b298:	mov	r7, r2
   1b29c:	ldr	r3, [r4, #528]	; 0x210
   1b2a0:	blx	r3
   1b2a4:	cmp	r0, #0
   1b2a8:	bne	1b2c4 <fputs@plt+0xa154>
   1b2ac:	ldr	r3, [r4, #516]	; 0x204
   1b2b0:	mov	r2, r7
   1b2b4:	mov	r1, r6
   1b2b8:	mov	r0, r5
   1b2bc:	pop	{r4, r5, r6, r7, r8, lr}
   1b2c0:	bx	r3
   1b2c4:	mov	r0, #0
   1b2c8:	pop	{r4, r5, r6, r7, r8, pc}
   1b2cc:	andeq	ip, r8, r0, lsr r1
   1b2d0:	push	{r4, r5, lr}
   1b2d4:	sub	sp, sp, #36	; 0x24
   1b2d8:	ldrh	r4, [r0, #18]
   1b2dc:	and	r4, r4, #3
   1b2e0:	cmp	r4, #1
   1b2e4:	bne	1b354 <fputs@plt+0xa1e4>
   1b2e8:	ldr	r5, [r0, #8]
   1b2ec:	ldrb	r3, [r5, #21]
   1b2f0:	cmp	r3, #0
   1b2f4:	movne	r0, #0
   1b2f8:	bne	1b34c <fputs@plt+0xa1dc>
   1b2fc:	ldr	r1, [pc, #108]	; 1b370 <fputs@plt+0xa200>
   1b300:	strh	r3, [sp, #2]
   1b304:	ldr	r0, [r0, #12]
   1b308:	ldr	r2, [r1, #608]	; 0x260
   1b30c:	add	r2, r2, #2
   1b310:	asr	r3, r2, #31
   1b314:	strd	r2, [sp, #8]
   1b318:	ldr	r2, [pc, #84]	; 1b374 <fputs@plt+0xa204>
   1b31c:	mov	r3, #0
   1b320:	strd	r2, [sp, #16]
   1b324:	add	r2, sp, #32
   1b328:	ldr	r3, [r1, #360]	; 0x168
   1b32c:	strh	r4, [r2, #-32]!	; 0xffffffe0
   1b330:	mov	r1, #13
   1b334:	blx	r3
   1b338:	cmp	r0, #0
   1b33c:	ldrge	r3, [r5, #32]
   1b340:	strbge	r4, [r5, #21]
   1b344:	addge	r3, r3, #1
   1b348:	strge	r3, [r5, #32]
   1b34c:	add	sp, sp, #36	; 0x24
   1b350:	pop	{r4, r5, pc}
   1b354:	ldr	r3, [pc, #20]	; 1b370 <fputs@plt+0xa200>
   1b358:	mov	r2, r1
   1b35c:	ldr	r0, [r0, #12]
   1b360:	ldr	r3, [r3, #360]	; 0x168
   1b364:	mov	r1, #13
   1b368:	blx	r3
   1b36c:	b	1b34c <fputs@plt+0xa1dc>
   1b370:	andeq	ip, r8, r0, lsr r1
   1b374:	strdeq	r0, [r0], -lr
   1b378:	push	{r4, r5, lr}
   1b37c:	subs	r4, r2, #0
   1b380:	mov	r5, r3
   1b384:	sub	sp, sp, #108	; 0x6c
   1b388:	mov	r0, r1
   1b38c:	ldr	r3, [pc, #88]	; 1b3ec <fputs@plt+0xa27c>
   1b390:	bne	1b3d0 <fputs@plt+0xa260>
   1b394:	ldr	r3, [r3, #324]	; 0x144
   1b398:	mov	r1, sp
   1b39c:	blx	r3
   1b3a0:	cmp	r0, #0
   1b3a4:	movne	r2, r4
   1b3a8:	bne	1b3c0 <fputs@plt+0xa250>
   1b3ac:	ldrd	r2, [sp, #48]	; 0x30
   1b3b0:	cmp	r2, #1
   1b3b4:	sbcs	r3, r3, #0
   1b3b8:	movge	r2, #1
   1b3bc:	movlt	r2, #0
   1b3c0:	str	r2, [r5]
   1b3c4:	mov	r0, #0
   1b3c8:	add	sp, sp, #108	; 0x6c
   1b3cc:	pop	{r4, r5, pc}
   1b3d0:	ldr	r3, [r3, #300]	; 0x12c
   1b3d4:	mov	r1, #6
   1b3d8:	blx	r3
   1b3dc:	clz	r0, r0
   1b3e0:	lsr	r0, r0, #5
   1b3e4:	str	r0, [r5]
   1b3e8:	b	1b3c4 <fputs@plt+0xa254>
   1b3ec:	andeq	ip, r8, r0, lsr r1
   1b3f0:	push	{r4, r5, r6, r7, r8, lr}
   1b3f4:	mov	r6, r1
   1b3f8:	ldr	r5, [pc, #100]	; 1b464 <fputs@plt+0xa2f4>
   1b3fc:	ldr	r1, [r0, #28]
   1b400:	ldrb	r2, [r0, #32]
   1b404:	mov	r4, r0
   1b408:	ldr	r3, [r5, #124]	; 0x7c
   1b40c:	add	r1, r1, #40	; 0x28
   1b410:	mov	r0, r6
   1b414:	blx	r3
   1b418:	subs	r7, r0, #0
   1b41c:	beq	1b45c <fputs@plt+0xa2ec>
   1b420:	mov	r0, r4
   1b424:	bl	15f08 <fputs@plt+0x4d98>
   1b428:	ldr	r8, [r5, #128]	; 0x80
   1b42c:	mov	r1, r0
   1b430:	mov	r0, r7
   1b434:	blx	r8
   1b438:	ldr	r0, [r4, #44]	; 0x2c
   1b43c:	cmp	r0, #0
   1b440:	beq	1b44c <fputs@plt+0xa2dc>
   1b444:	ldr	r3, [r5, #152]	; 0x98
   1b448:	blx	r3
   1b44c:	str	r7, [r4, #44]	; 0x2c
   1b450:	str	r6, [r4, #24]
   1b454:	mov	r0, #0
   1b458:	pop	{r4, r5, r6, r7, r8, pc}
   1b45c:	mov	r0, #7
   1b460:	pop	{r4, r5, r6, r7, r8, pc}
   1b464:	andeq	ip, r8, r0, lsr r1
   1b468:	ldrh	r3, [r0, #24]
   1b46c:	tst	r3, #2
   1b470:	bxeq	lr
   1b474:	push	{r4, lr}
   1b478:	mov	r1, #1
   1b47c:	mov	r4, r0
   1b480:	bl	15d50 <fputs@plt+0x4be0>
   1b484:	ldrh	r3, [r0, #24]
   1b488:	bic	r3, r3, #14
   1b48c:	orr	r3, r3, #1
   1b490:	strh	r3, [r0, #24]
   1b494:	ldrsh	r3, [r0, #26]
   1b498:	cmp	r3, #0
   1b49c:	popne	{r4, pc}
   1b4a0:	pop	{r4, lr}
   1b4a4:	b	15ed0 <fputs@plt+0x4d60>
   1b4a8:	ldr	r3, [r0, #44]	; 0x2c
   1b4ac:	cmp	r3, #0
   1b4b0:	bxeq	lr
   1b4b4:	push	{r4, r5, r6, lr}
   1b4b8:	mov	r4, r0
   1b4bc:	ldr	r0, [r0]
   1b4c0:	mov	r5, r1
   1b4c4:	cmp	r0, #0
   1b4c8:	bne	1b528 <fputs@plt+0xa3b8>
   1b4cc:	cmp	r5, #0
   1b4d0:	ldr	r6, [pc, #108]	; 1b544 <fputs@plt+0xa3d4>
   1b4d4:	bne	1b514 <fputs@plt+0xa3a4>
   1b4d8:	ldr	r3, [r4, #12]
   1b4dc:	cmp	r3, #0
   1b4e0:	beq	1b514 <fputs@plt+0xa3a4>
   1b4e4:	ldr	r3, [r6, #136]	; 0x88
   1b4e8:	mov	r2, r5
   1b4ec:	mov	r1, #1
   1b4f0:	ldr	r0, [r4, #44]	; 0x2c
   1b4f4:	blx	r3
   1b4f8:	cmp	r0, #0
   1b4fc:	beq	1b514 <fputs@plt+0xa3a4>
   1b500:	mov	r1, r5
   1b504:	ldr	r2, [r4, #24]
   1b508:	ldr	r0, [r0]
   1b50c:	bl	10f48 <memset@plt>
   1b510:	mov	r5, #1
   1b514:	ldr	r3, [r6, #148]	; 0x94
   1b518:	add	r1, r5, #1
   1b51c:	ldr	r0, [r4, #44]	; 0x2c
   1b520:	pop	{r4, r5, r6, lr}
   1b524:	bx	r3
   1b528:	ldr	r3, [r0, #20]
   1b52c:	ldr	r6, [r0, #32]
   1b530:	cmp	r3, r5
   1b534:	bls	1b53c <fputs@plt+0xa3cc>
   1b538:	bl	1b468 <fputs@plt+0xa2f8>
   1b53c:	mov	r0, r6
   1b540:	b	1b4c4 <fputs@plt+0xa354>
   1b544:	andeq	ip, r8, r0, lsr r1
   1b548:	push	{r4, lr}
   1b54c:	mov	r4, r0
   1b550:	ldr	r0, [r4]
   1b554:	cmp	r0, #0
   1b558:	bne	1b560 <fputs@plt+0xa3f0>
   1b55c:	pop	{r4, pc}
   1b560:	bl	1b468 <fputs@plt+0xa2f8>
   1b564:	b	1b550 <fputs@plt+0xa3e0>
   1b568:	push	{r4, r5, r6, lr}
   1b56c:	subs	r4, r0, #0
   1b570:	popeq	{r4, r5, r6, pc}
   1b574:	ldr	r3, [pc, #116]	; 1b5f0 <fputs@plt+0xa480>
   1b578:	mov	r5, r3
   1b57c:	ldr	r2, [r3, #188]	; 0xbc
   1b580:	cmp	r2, r4
   1b584:	bhi	1b5d0 <fputs@plt+0xa460>
   1b588:	ldr	r2, [r3, #192]	; 0xc0
   1b58c:	cmp	r2, r4
   1b590:	bls	1b5d0 <fputs@plt+0xa460>
   1b594:	ldr	r2, [r3, #4]
   1b598:	ldr	r1, [r3, #184]	; 0xb8
   1b59c:	sub	r2, r2, #1
   1b5a0:	str	r2, [r3, #4]
   1b5a4:	ldr	r2, [r3, #200]	; 0xc8
   1b5a8:	str	r2, [r4]
   1b5ac:	ldr	r2, [r3, #204]	; 0xcc
   1b5b0:	str	r4, [r3, #200]	; 0xc8
   1b5b4:	add	r2, r2, #1
   1b5b8:	cmp	r2, r1
   1b5bc:	str	r2, [r3, #204]	; 0xcc
   1b5c0:	movge	r2, #0
   1b5c4:	movlt	r2, #1
   1b5c8:	str	r2, [r3, #208]	; 0xd0
   1b5cc:	pop	{r4, r5, r6, pc}
   1b5d0:	mov	r0, r4
   1b5d4:	bl	14a60 <fputs@plt+0x38f0>
   1b5d8:	ldr	r3, [r5, #8]
   1b5dc:	sub	r0, r3, r0
   1b5e0:	str	r0, [r5, #8]
   1b5e4:	mov	r0, r4
   1b5e8:	pop	{r4, r5, r6, lr}
   1b5ec:	b	1abdc <fputs@plt+0x9a6c>
   1b5f0:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   1b5f4:	push	{r4, lr}
   1b5f8:	ldrb	r3, [r0, #13]
   1b5fc:	ldr	r4, [r0, #20]
   1b600:	cmp	r3, #0
   1b604:	ldrne	r3, [r4, #52]	; 0x34
   1b608:	strne	r3, [r0, #16]
   1b60c:	strne	r0, [r4, #52]	; 0x34
   1b610:	bne	1b61c <fputs@plt+0xa4ac>
   1b614:	ldr	r0, [r0]
   1b618:	bl	1b568 <fputs@plt+0xa3f8>
   1b61c:	ldr	r3, [r4, #16]
   1b620:	cmp	r3, #0
   1b624:	ldrne	r2, [r4]
   1b628:	ldrne	r3, [r2, #16]
   1b62c:	subne	r3, r3, #1
   1b630:	strne	r3, [r2, #16]
   1b634:	pop	{r4, pc}
   1b638:	push	{r4, r5, r6, lr}
   1b63c:	mov	r4, r0
   1b640:	ldr	r5, [r0, #20]
   1b644:	mov	r6, r1
   1b648:	ldr	r0, [r0, #8]
   1b64c:	ldr	r1, [r5, #44]	; 0x2c
   1b650:	bl	70a74 <fputs@plt+0x5f904>
   1b654:	ldr	r3, [r5, #48]	; 0x30
   1b658:	add	r1, r3, r1, lsl #2
   1b65c:	ldr	r3, [r1]
   1b660:	cmp	r4, r3
   1b664:	bne	1b690 <fputs@plt+0xa520>
   1b668:	ldr	r3, [r4, #16]
   1b66c:	cmp	r6, #0
   1b670:	str	r3, [r1]
   1b674:	ldr	r3, [r5, #40]	; 0x28
   1b678:	sub	r3, r3, #1
   1b67c:	str	r3, [r5, #40]	; 0x28
   1b680:	popeq	{r4, r5, r6, pc}
   1b684:	mov	r0, r4
   1b688:	pop	{r4, r5, r6, lr}
   1b68c:	b	1b5f4 <fputs@plt+0xa484>
   1b690:	add	r1, r3, #16
   1b694:	b	1b65c <fputs@plt+0xa4ec>
   1b698:	cmp	r2, #0
   1b69c:	mov	r3, r1
   1b6a0:	bne	1b6f8 <fputs@plt+0xa588>
   1b6a4:	ldr	r1, [r0]
   1b6a8:	push	{lr}		; (str lr, [sp, #-4]!)
   1b6ac:	ldr	ip, [r1, #4]
   1b6b0:	ldr	lr, [r1, #16]
   1b6b4:	cmp	lr, ip
   1b6b8:	bls	1b6cc <fputs@plt+0xa55c>
   1b6bc:	pop	{lr}		; (ldr lr, [sp], #4)
   1b6c0:	mov	r1, #1
   1b6c4:	mov	r0, r3
   1b6c8:	b	1b638 <fputs@plt+0xa4c8>
   1b6cc:	add	ip, r1, #20
   1b6d0:	str	ip, [r3, #28]
   1b6d4:	ldr	ip, [r1, #44]	; 0x2c
   1b6d8:	str	ip, [r3, #24]
   1b6dc:	str	r3, [ip, #28]
   1b6e0:	str	r3, [r1, #44]	; 0x2c
   1b6e4:	ldr	r1, [r0, #36]	; 0x24
   1b6e8:	add	r1, r1, #1
   1b6ec:	str	r1, [r0, #36]	; 0x24
   1b6f0:	strb	r2, [r3, #12]
   1b6f4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b6f8:	mov	r1, #1
   1b6fc:	mov	r0, r3
   1b700:	b	1b6c8 <fputs@plt+0xa558>
   1b704:	push	{r4, r5, r6, r7, r8, lr}
   1b708:	mov	r7, r0
   1b70c:	mov	r8, r1
   1b710:	mov	r6, #0
   1b714:	ldr	r3, [r7, #44]	; 0x2c
   1b718:	cmp	r6, r3
   1b71c:	bcc	1b724 <fputs@plt+0xa5b4>
   1b720:	pop	{r4, r5, r6, r7, r8, pc}
   1b724:	ldr	r5, [r7, #48]	; 0x30
   1b728:	add	r5, r5, r6, lsl #2
   1b72c:	ldr	r4, [r5]
   1b730:	cmp	r4, #0
   1b734:	addeq	r6, r6, #1
   1b738:	beq	1b714 <fputs@plt+0xa5a4>
   1b73c:	ldr	r3, [r4, #8]
   1b740:	cmp	r3, r8
   1b744:	addcc	r5, r4, #16
   1b748:	bcc	1b72c <fputs@plt+0xa5bc>
   1b74c:	ldr	r3, [r7, #40]	; 0x28
   1b750:	sub	r3, r3, #1
   1b754:	str	r3, [r7, #40]	; 0x28
   1b758:	ldr	r3, [r4, #16]
   1b75c:	str	r3, [r5]
   1b760:	ldrb	r3, [r4, #12]
   1b764:	cmp	r3, #0
   1b768:	bne	1b774 <fputs@plt+0xa604>
   1b76c:	mov	r0, r4
   1b770:	bl	160b8 <fputs@plt+0x4f48>
   1b774:	mov	r0, r4
   1b778:	bl	1b5f4 <fputs@plt+0xa484>
   1b77c:	b	1b72c <fputs@plt+0xa5bc>
   1b780:	push	{r4, r5, r6, r7, r8, lr}
   1b784:	mov	r4, r0
   1b788:	ldr	r6, [r0]
   1b78c:	mov	r7, #1
   1b790:	ldr	r2, [r6, #16]
   1b794:	ldr	r3, [r6, #4]
   1b798:	cmp	r2, r3
   1b79c:	bls	1b7b0 <fputs@plt+0xa640>
   1b7a0:	ldr	r5, [r6, #48]	; 0x30
   1b7a4:	ldrb	r3, [r5, #14]
   1b7a8:	cmp	r3, #0
   1b7ac:	beq	1b7d8 <fputs@plt+0xa668>
   1b7b0:	ldr	r5, [r4, #40]	; 0x28
   1b7b4:	cmp	r5, #0
   1b7b8:	popne	{r4, r5, r6, r7, r8, pc}
   1b7bc:	ldr	r0, [r4, #56]	; 0x38
   1b7c0:	cmp	r0, #0
   1b7c4:	popeq	{r4, r5, r6, r7, r8, pc}
   1b7c8:	bl	1abdc <fputs@plt+0x9a6c>
   1b7cc:	str	r5, [r4, #52]	; 0x34
   1b7d0:	str	r5, [r4, #56]	; 0x38
   1b7d4:	pop	{r4, r5, r6, r7, r8, pc}
   1b7d8:	mov	r0, r5
   1b7dc:	bl	160b8 <fputs@plt+0x4f48>
   1b7e0:	mov	r1, r7
   1b7e4:	mov	r0, r5
   1b7e8:	bl	1b638 <fputs@plt+0xa4c8>
   1b7ec:	b	1b790 <fputs@plt+0xa620>
   1b7f0:	push	{r4, r5, r6, lr}
   1b7f4:	mov	r4, r0
   1b7f8:	ldr	r5, [r0]
   1b7fc:	mov	r1, #0
   1b800:	bl	1b704 <fputs@plt+0xa594>
   1b804:	ldr	r2, [r4, #24]
   1b808:	ldr	r3, [r5, #4]
   1b80c:	ldr	r1, [r4, #20]
   1b810:	sub	r3, r3, r2
   1b814:	ldr	r2, [r5, #8]
   1b818:	str	r3, [r5, #4]
   1b81c:	sub	r2, r2, r1
   1b820:	add	r3, r3, #10
   1b824:	sub	r3, r3, r2
   1b828:	str	r2, [r5, #8]
   1b82c:	str	r3, [r5, #12]
   1b830:	mov	r0, r4
   1b834:	bl	1b780 <fputs@plt+0xa610>
   1b838:	ldr	r0, [r4, #56]	; 0x38
   1b83c:	bl	1abdc <fputs@plt+0x9a6c>
   1b840:	ldr	r0, [r4, #48]	; 0x30
   1b844:	bl	1abdc <fputs@plt+0x9a6c>
   1b848:	mov	r0, r4
   1b84c:	pop	{r4, r5, r6, lr}
   1b850:	b	1abdc <fputs@plt+0x9a6c>
   1b854:	ldr	r3, [r0, #16]
   1b858:	cmp	r3, #0
   1b85c:	bxeq	lr
   1b860:	push	{r4, lr}
   1b864:	mov	r4, r0
   1b868:	ldr	r0, [r0]
   1b86c:	mov	r3, r1
   1b870:	ldr	r1, [r4, #24]
   1b874:	ldr	r2, [r0, #4]
   1b878:	sub	r2, r2, r1
   1b87c:	ldr	r1, [r0, #8]
   1b880:	add	r2, r2, r3
   1b884:	rsb	r1, r1, #10
   1b888:	str	r2, [r0, #4]
   1b88c:	add	r2, r1, r2
   1b890:	str	r2, [r0, #12]
   1b894:	mov	r1, #10
   1b898:	str	r3, [r4, #24]
   1b89c:	add	r0, r3, r3, lsl #3
   1b8a0:	bl	70888 <fputs@plt+0x5f718>
   1b8a4:	str	r0, [r4, #28]
   1b8a8:	mov	r0, r4
   1b8ac:	pop	{r4, lr}
   1b8b0:	b	1b780 <fputs@plt+0xa610>
   1b8b4:	ldr	r2, [r0, #16]
   1b8b8:	cmp	r2, #0
   1b8bc:	bxeq	lr
   1b8c0:	push	{r4, r5, r6, lr}
   1b8c4:	mov	r3, #0
   1b8c8:	ldr	r4, [r0]
   1b8cc:	ldr	r5, [r4, #4]
   1b8d0:	str	r3, [r4, #4]
   1b8d4:	bl	1b780 <fputs@plt+0xa610>
   1b8d8:	str	r5, [r4, #4]
   1b8dc:	pop	{r4, r5, r6, pc}
   1b8e0:	ldr	ip, [r0, #32]
   1b8e4:	cmp	ip, r1
   1b8e8:	bxcc	lr
   1b8ec:	push	{r4, r5, r6, lr}
   1b8f0:	mov	r5, r0
   1b8f4:	mov	r4, r1
   1b8f8:	bl	1b704 <fputs@plt+0xa594>
   1b8fc:	sub	r3, r4, #1
   1b900:	str	r3, [r5, #32]
   1b904:	pop	{r4, r5, r6, pc}
   1b908:	push	{r4, lr}
   1b90c:	mov	r4, r0
   1b910:	ldrb	r3, [r0, #7]
   1b914:	cmp	r3, #0
   1b918:	beq	1b92c <fputs@plt+0xa7bc>
   1b91c:	add	r1, r4, #88	; 0x58
   1b920:	ldr	r0, [r4, #68]	; 0x44
   1b924:	pop	{r4, lr}
   1b928:	b	14938 <fputs@plt+0x37c8>
   1b92c:	mov	r1, #2
   1b930:	ldr	r0, [r0, #68]	; 0x44
   1b934:	bl	1492c <fputs@plt+0x37bc>
   1b938:	cmp	r0, #0
   1b93c:	beq	1b91c <fputs@plt+0xa7ac>
   1b940:	pop	{r4, pc}
   1b944:	push	{r4, lr}
   1b948:	mov	r4, r0
   1b94c:	ldr	r0, [r0, #64]	; 0x40
   1b950:	ldr	r3, [r0]
   1b954:	cmp	r3, #0
   1b958:	bne	1b970 <fputs@plt+0xa800>
   1b95c:	ldrb	r3, [r4, #7]
   1b960:	cmp	r3, #0
   1b964:	beq	1b990 <fputs@plt+0xa820>
   1b968:	mov	r0, #0
   1b96c:	pop	{r4, pc}
   1b970:	mov	r2, r1
   1b974:	mov	r1, #21
   1b978:	bl	14944 <fputs@plt+0x37d4>
   1b97c:	cmp	r0, #12
   1b980:	beq	1b95c <fputs@plt+0xa7ec>
   1b984:	cmp	r0, #0
   1b988:	popne	{r4, pc}
   1b98c:	b	1b95c <fputs@plt+0xa7ec>
   1b990:	ldrb	r1, [r4, #12]
   1b994:	ldr	r0, [r4, #64]	; 0x40
   1b998:	pop	{r4, lr}
   1b99c:	b	1492c <fputs@plt+0x37bc>
   1b9a0:	ldrb	r3, [r0, #43]	; 0x2b
   1b9a4:	cmp	r3, #0
   1b9a8:	bne	1b9bc <fputs@plt+0xa84c>
   1b9ac:	mov	r3, #6
   1b9b0:	mov	r2, #1
   1b9b4:	ldr	r0, [r0, #4]
   1b9b8:	b	14968 <fputs@plt+0x37f8>
   1b9bc:	mov	r0, #0
   1b9c0:	bx	lr
   1b9c4:	ldrb	r3, [r0, #43]	; 0x2b
   1b9c8:	cmp	r3, #0
   1b9cc:	bxne	lr
   1b9d0:	mov	r3, #5
   1b9d4:	mov	r2, #1
   1b9d8:	ldr	r0, [r0, #4]
   1b9dc:	b	14968 <fputs@plt+0x37f8>
   1b9e0:	ldrb	r3, [r0, #43]	; 0x2b
   1b9e4:	cmp	r3, #0
   1b9e8:	bne	1b9f8 <fputs@plt+0xa888>
   1b9ec:	mov	r3, #10
   1b9f0:	ldr	r0, [r0, #4]
   1b9f4:	b	14968 <fputs@plt+0x37f8>
   1b9f8:	mov	r0, #0
   1b9fc:	bx	lr
   1ba00:	push	{r4, r5, r6, r7, r8, lr}
   1ba04:	mov	r6, r0
   1ba08:	mov	r4, r1
   1ba0c:	mov	r5, r2
   1ba10:	mov	r7, r3
   1ba14:	ldr	r2, [sp, #24]
   1ba18:	mov	r1, r7
   1ba1c:	mov	r0, r6
   1ba20:	bl	1b9e0 <fputs@plt+0xa870>
   1ba24:	adds	r3, r4, #0
   1ba28:	movne	r3, #1
   1ba2c:	cmp	r0, #5
   1ba30:	movne	r3, #0
   1ba34:	cmp	r3, #0
   1ba38:	popeq	{r4, r5, r6, r7, r8, pc}
   1ba3c:	mov	r0, r5
   1ba40:	blx	r4
   1ba44:	cmp	r0, #0
   1ba48:	bne	1ba14 <fputs@plt+0xa8a4>
   1ba4c:	mov	r0, #5
   1ba50:	pop	{r4, r5, r6, r7, r8, pc}
   1ba54:	ldrb	r3, [r0, #43]	; 0x2b
   1ba58:	cmp	r3, #0
   1ba5c:	bxne	lr
   1ba60:	mov	r3, #9
   1ba64:	ldr	r0, [r0, #4]
   1ba68:	b	14968 <fputs@plt+0x37f8>
   1ba6c:	ldrb	r3, [r0, #43]	; 0x2b
   1ba70:	cmp	r3, #2
   1ba74:	bne	1bab4 <fputs@plt+0xa944>
   1ba78:	push	{r4, r5, r6, lr}
   1ba7c:	mov	r5, #0
   1ba80:	mov	r4, r0
   1ba84:	mov	r6, r5
   1ba88:	ldr	r3, [r4, #24]
   1ba8c:	cmp	r5, r3
   1ba90:	blt	1ba98 <fputs@plt+0xa928>
   1ba94:	pop	{r4, r5, r6, pc}
   1ba98:	ldr	r3, [r4, #32]
   1ba9c:	ldr	r0, [r3, r5, lsl #2]
   1baa0:	bl	1abdc <fputs@plt+0x9a6c>
   1baa4:	ldr	r3, [r4, #32]
   1baa8:	str	r6, [r3, r5, lsl #2]
   1baac:	add	r5, r5, #1
   1bab0:	b	1ba88 <fputs@plt+0xa918>
   1bab4:	ldr	r0, [r0, #4]
   1bab8:	ldr	r3, [r0]
   1babc:	ldr	r3, [r3, #64]	; 0x40
   1bac0:	bx	r3
   1bac4:	cmp	r0, #0
   1bac8:	bne	1bad0 <fputs@plt+0xa960>
   1bacc:	bx	lr
   1bad0:	ldrb	r3, [r0, #64]	; 0x40
   1bad4:	bic	r3, r3, #4
   1bad8:	strb	r3, [r0, #64]	; 0x40
   1badc:	ldr	r0, [r0, #8]
   1bae0:	b	1bac4 <fputs@plt+0xa954>
   1bae4:	push	{r4, r5, r6, r7, lr}
   1bae8:	mov	r7, r3
   1baec:	ldrb	r3, [r0, #11]
   1baf0:	mov	r6, r2
   1baf4:	ldr	r2, [sp, #20]
   1baf8:	cmp	r3, #0
   1bafc:	popeq	{r4, r5, r6, r7, pc}
   1bb00:	ldr	r3, [r0, #4]
   1bb04:	mov	r1, #0
   1bb08:	strb	r1, [r0, #11]
   1bb0c:	ldr	r3, [r3, #8]
   1bb10:	mov	ip, #1
   1bb14:	cmp	r3, #0
   1bb18:	bne	1bb20 <fputs@plt+0xa9b0>
   1bb1c:	pop	{r4, r5, r6, r7, pc}
   1bb20:	ldrb	lr, [r3, #64]	; 0x40
   1bb24:	tst	lr, #16
   1bb28:	beq	1bb4c <fputs@plt+0xa9dc>
   1bb2c:	cmp	r2, #0
   1bb30:	strb	ip, [r0, #11]
   1bb34:	bne	1bb48 <fputs@plt+0xa9d8>
   1bb38:	ldrd	r4, [r3, #16]
   1bb3c:	cmp	r7, r5
   1bb40:	cmpeq	r6, r4
   1bb44:	bne	1bb4c <fputs@plt+0xa9dc>
   1bb48:	strb	r1, [r3, #66]	; 0x42
   1bb4c:	ldr	r3, [r3, #8]
   1bb50:	b	1bb14 <fputs@plt+0xa9a4>
   1bb54:	ldr	r3, [r0]
   1bb58:	cmp	r3, #0
   1bb5c:	bxeq	lr
   1bb60:	push	{r4, lr}
   1bb64:	mov	r4, r0
   1bb68:	sub	r0, r3, #4
   1bb6c:	str	r0, [r4]
   1bb70:	bl	1b568 <fputs@plt+0xa3f8>
   1bb74:	mov	r3, #0
   1bb78:	str	r3, [r4]
   1bb7c:	pop	{r4, pc}
   1bb80:	push	{r0, r1, r2, lr}
   1bb84:	ldrh	r2, [r0, #8]
   1bb88:	tst	r2, #4
   1bb8c:	beq	1bb9c <fputs@plt+0xaa2c>
   1bb90:	ldm	r0, {r0, r1}
   1bb94:	add	sp, sp, #12
   1bb98:	pop	{pc}		; (ldr pc, [sp], #4)
   1bb9c:	tst	r2, #8
   1bba0:	beq	1bbe4 <fputs@plt+0xaa74>
   1bba4:	vldr	d7, [r0]
   1bba8:	vldr	d6, [pc, #112]	; 1bc20 <fputs@plt+0xaab0>
   1bbac:	vcmpe.f64	d7, d6
   1bbb0:	vmrs	APSR_nzcv, fpscr
   1bbb4:	movls	r0, #0
   1bbb8:	movls	r1, #-2147483648	; 0x80000000
   1bbbc:	bls	1bb94 <fputs@plt+0xaa24>
   1bbc0:	vldr	d6, [pc, #96]	; 1bc28 <fputs@plt+0xaab8>
   1bbc4:	vcmpe.f64	d7, d6
   1bbc8:	vmrs	APSR_nzcv, fpscr
   1bbcc:	mvnge	r0, #0
   1bbd0:	mvnge	r1, #-2147483648	; 0x80000000
   1bbd4:	bge	1bb94 <fputs@plt+0xaa24>
   1bbd8:	vmov	r0, r1, d7
   1bbdc:	bl	711e4 <fputs@plt+0x60074>
   1bbe0:	b	1bb94 <fputs@plt+0xaa24>
   1bbe4:	tst	r2, #18
   1bbe8:	mov	r3, #0
   1bbec:	mov	r2, #0
   1bbf0:	moveq	r0, r2
   1bbf4:	moveq	r1, r3
   1bbf8:	beq	1bb94 <fputs@plt+0xaa24>
   1bbfc:	add	r1, sp, #8
   1bc00:	strd	r2, [r1, #-8]!
   1bc04:	ldrb	r3, [r0, #10]
   1bc08:	ldr	r2, [r0, #12]
   1bc0c:	ldr	r0, [r0, #16]
   1bc10:	bl	1528c <fputs@plt+0x411c>
   1bc14:	ldm	sp, {r0, r1}
   1bc18:	b	1bb94 <fputs@plt+0xaa24>
   1bc1c:	nop			; (mov r0, r0)
   1bc20:	andeq	r0, r0, r0
   1bc24:	mvngt	r0, #0
   1bc28:	andeq	r0, r0, r0
   1bc2c:	mvnmi	r0, #0
   1bc30:	push	{r4, lr}
   1bc34:	mov	r4, r0
   1bc38:	bl	1bb80 <fputs@plt+0xaa10>
   1bc3c:	ldrh	r3, [r4, #8]
   1bc40:	and	r3, r3, #15872	; 0x3e00
   1bc44:	orr	r3, r3, #4
   1bc48:	strh	r3, [r4, #8]
   1bc4c:	strd	r0, [r4]
   1bc50:	mov	r0, #0
   1bc54:	pop	{r4, pc}
   1bc58:	ldm	r0, {r2, r3}
   1bc5c:	cmp	r2, r3
   1bc60:	ble	1bc78 <fputs@plt+0xab08>
   1bc64:	ldr	r2, [r0, #8]
   1bc68:	add	r1, r3, #1
   1bc6c:	str	r1, [r0, #4]
   1bc70:	ldr	r0, [r2, r3, lsl #2]
   1bc74:	b	1bb80 <fputs@plt+0xaa10>
   1bc78:	mov	r0, #0
   1bc7c:	mov	r1, #0
   1bc80:	bx	lr
   1bc84:	ldrh	r3, [r0, #8]
   1bc88:	push	{r0, r1, r2, lr}
   1bc8c:	tst	r3, #8
   1bc90:	ldrdne	r0, [r0]
   1bc94:	bne	1bcac <fputs@plt+0xab3c>
   1bc98:	tst	r3, #4
   1bc9c:	mov	ip, r0
   1bca0:	beq	1bcb8 <fputs@plt+0xab48>
   1bca4:	ldrd	r0, [r0]
   1bca8:	bl	71064 <fputs@plt+0x5fef4>
   1bcac:	vmov	d0, r0, r1
   1bcb0:	add	sp, sp, #12
   1bcb4:	pop	{pc}		; (ldr pc, [sp], #4)
   1bcb8:	tst	r3, #18
   1bcbc:	mov	r0, #0
   1bcc0:	mov	r1, #0
   1bcc4:	beq	1bcac <fputs@plt+0xab3c>
   1bcc8:	add	lr, sp, #8
   1bccc:	ldrb	r3, [ip, #10]
   1bcd0:	strd	r0, [lr, #-8]!
   1bcd4:	ldr	r2, [ip, #12]
   1bcd8:	mov	r1, lr
   1bcdc:	ldr	r0, [ip, #16]
   1bce0:	bl	14c84 <fputs@plt+0x3b14>
   1bce4:	ldrd	r0, [sp]
   1bce8:	b	1bcac <fputs@plt+0xab3c>
   1bcec:	ldrh	r3, [r0, #8]
   1bcf0:	push	{r4, lr}
   1bcf4:	mov	r4, r0
   1bcf8:	tst	r3, #13
   1bcfc:	bne	1bd2c <fputs@plt+0xabbc>
   1bd00:	ldrb	r3, [r0, #10]
   1bd04:	ldr	r2, [r0, #12]
   1bd08:	mov	r1, r0
   1bd0c:	ldr	r0, [r0, #16]
   1bd10:	bl	1528c <fputs@plt+0x411c>
   1bd14:	cmp	r0, #0
   1bd18:	bne	1bd40 <fputs@plt+0xabd0>
   1bd1c:	ldrh	r3, [r4, #8]
   1bd20:	and	r3, r3, #15872	; 0x3e00
   1bd24:	orr	r3, r3, #4
   1bd28:	strh	r3, [r4, #8]
   1bd2c:	ldrh	r3, [r4, #8]
   1bd30:	mov	r0, #0
   1bd34:	bic	r3, r3, #18
   1bd38:	strh	r3, [r4, #8]
   1bd3c:	pop	{r4, pc}
   1bd40:	mov	r0, r4
   1bd44:	bl	1bc84 <fputs@plt+0xab14>
   1bd48:	ldrh	r3, [r4, #8]
   1bd4c:	mov	r0, r4
   1bd50:	and	r3, r3, #15872	; 0x3e00
   1bd54:	orr	r3, r3, #8
   1bd58:	strh	r3, [r4, #8]
   1bd5c:	vstr	d0, [r4]
   1bd60:	bl	16d60 <fputs@plt+0x5bf0>
   1bd64:	b	1bd2c <fputs@plt+0xabbc>
   1bd68:	ldr	r3, [r0]
   1bd6c:	ldrb	r3, [r3, #69]	; 0x45
   1bd70:	cmp	r3, #0
   1bd74:	ldreq	r3, [r0, #32]
   1bd78:	ldreq	r2, [r0, #4]
   1bd7c:	moveq	r0, #20
   1bd80:	mlaeq	r3, r0, r3, r2
   1bd84:	strbeq	r1, [r3, #-17]	; 0xffffffef
   1bd88:	bx	lr
   1bd8c:	ldr	r3, [r0, #4]
   1bd90:	add	r2, r2, #7
   1bd94:	bic	r2, r2, #7
   1bd98:	cmp	r2, r3
   1bd9c:	suble	r2, r3, r2
   1bda0:	ldrgt	r3, [r0, #8]
   1bda4:	strle	r2, [r0, #4]
   1bda8:	ldrle	r0, [r0]
   1bdac:	addgt	r2, r3, r2
   1bdb0:	addle	r0, r0, r2
   1bdb4:	strgt	r2, [r0, #8]
   1bdb8:	movgt	r0, r1
   1bdbc:	bx	lr
   1bdc0:	vldr	d7, [pc, #184]	; 1be80 <fputs@plt+0xad10>
   1bdc4:	vcmpe.f64	d0, d7
   1bdc8:	vmrs	APSR_nzcv, fpscr
   1bdcc:	bmi	1be64 <fputs@plt+0xacf4>
   1bdd0:	vldr	d7, [pc, #176]	; 1be88 <fputs@plt+0xad18>
   1bdd4:	vcmpe.f64	d0, d7
   1bdd8:	vmrs	APSR_nzcv, fpscr
   1bddc:	bgt	1be6c <fputs@plt+0xacfc>
   1bde0:	push	{r4, r5, r6, lr}
   1bde4:	mov	r4, r0
   1bde8:	vpush	{d8}
   1bdec:	mov	r5, r1
   1bdf0:	vmov	r0, r1, d0
   1bdf4:	vmov.f64	d8, d0
   1bdf8:	bl	711e4 <fputs@plt+0x60074>
   1bdfc:	cmp	r4, r0
   1be00:	sbcs	r3, r5, r1
   1be04:	blt	1be74 <fputs@plt+0xad04>
   1be08:	cmp	r0, r4
   1be0c:	sbcs	r3, r1, r5
   1be10:	bge	1be3c <fputs@plt+0xaccc>
   1be14:	cmp	r1, #-2147483648	; 0x80000000
   1be18:	cmpeq	r0, #0
   1be1c:	movne	r0, #1
   1be20:	bne	1be34 <fputs@plt+0xacc4>
   1be24:	vcmpe.f64	d8, #0.0
   1be28:	vmrs	APSR_nzcv, fpscr
   1be2c:	mvngt	r0, #0
   1be30:	movle	r0, #1
   1be34:	vpop	{d8}
   1be38:	pop	{r4, r5, r6, pc}
   1be3c:	mov	r0, r4
   1be40:	mov	r1, r5
   1be44:	bl	71064 <fputs@plt+0x5fef4>
   1be48:	vmov	d7, r0, r1
   1be4c:	vcmpe.f64	d8, d7
   1be50:	vmrs	APSR_nzcv, fpscr
   1be54:	bgt	1be74 <fputs@plt+0xad04>
   1be58:	movmi	r0, #1
   1be5c:	movpl	r0, #0
   1be60:	b	1be34 <fputs@plt+0xacc4>
   1be64:	mov	r0, #1
   1be68:	bx	lr
   1be6c:	mvn	r0, #0
   1be70:	bx	lr
   1be74:	mvn	r0, #0
   1be78:	b	1be34 <fputs@plt+0xacc4>
   1be7c:	nop			; (mov r0, r0)
   1be80:	andeq	r0, r0, r0
   1be84:	mvngt	r0, #0
   1be88:	andeq	r0, r0, r0
   1be8c:	mvnmi	r0, #0
   1be90:	push	{r4, r5, r6, lr}
   1be94:	mov	r4, r0
   1be98:	ldr	r0, [r0]
   1be9c:	cmp	r0, #0
   1bea0:	bne	1beac <fputs@plt+0xad3c>
   1bea4:	str	r0, [r4]
   1bea8:	pop	{r4, r5, r6, pc}
   1beac:	ldr	r5, [r0]
   1beb0:	bl	1abdc <fputs@plt+0x9a6c>
   1beb4:	mov	r0, r5
   1beb8:	b	1be9c <fputs@plt+0xad2c>
   1bebc:	push	{r4, lr}
   1bec0:	add	r0, r0, #16
   1bec4:	bl	1be90 <fputs@plt+0xad20>
   1bec8:	mov	r0, #0
   1becc:	pop	{r4, pc}
   1bed0:	orrs	r1, r2, r3
   1bed4:	bne	1bf10 <fputs@plt+0xada0>
   1bed8:	push	{r4, r6, r7, lr}
   1bedc:	mov	r4, r0
   1bee0:	mov	r7, r3
   1bee4:	mov	r6, r2
   1bee8:	add	r0, r0, #16
   1beec:	bl	1be90 <fputs@plt+0xad20>
   1bef0:	mov	r3, #0
   1bef4:	str	r3, [r4, #12]
   1bef8:	str	r3, [r4, #32]
   1befc:	strd	r6, [r4, #24]
   1bf00:	str	r3, [r4, #48]	; 0x30
   1bf04:	strd	r6, [r4, #40]	; 0x28
   1bf08:	mov	r0, #0
   1bf0c:	pop	{r4, r6, r7, pc}
   1bf10:	mov	r0, #0
   1bf14:	bx	lr
   1bf18:	push	{r4, r5, r6, r7, r8, lr}
   1bf1c:	subs	r5, r1, #0
   1bf20:	beq	1c0a4 <fputs@plt+0xaf34>
   1bf24:	ldr	r3, [r0, #8]
   1bf28:	mov	r4, r0
   1bf2c:	cmp	r3, #0
   1bf30:	bne	1bf40 <fputs@plt+0xadd0>
   1bf34:	ldr	r0, [r0, #12]
   1bf38:	cmp	r0, #0
   1bf3c:	popeq	{r4, r5, r6, r7, r8, pc}
   1bf40:	ldr	r3, [r4, #16]
   1bf44:	add	r3, r3, #1
   1bf48:	str	r3, [r4, #16]
   1bf4c:	ldr	r3, [r4, #8]
   1bf50:	cmp	r3, #0
   1bf54:	bne	1bff8 <fputs@plt+0xae88>
   1bf58:	ldr	r1, [r5]
   1bf5c:	mov	r0, r4
   1bf60:	bl	1c14c <fputs@plt+0xafdc>
   1bf64:	cmp	r0, #0
   1bf68:	bne	1c080 <fputs@plt+0xaf10>
   1bf6c:	ldr	r1, [r5, #32]
   1bf70:	mov	r0, r4
   1bf74:	bl	1c138 <fputs@plt+0xafc8>
   1bf78:	cmp	r0, #0
   1bf7c:	bne	1c080 <fputs@plt+0xaf10>
   1bf80:	ldr	r1, [r5, #36]	; 0x24
   1bf84:	mov	r0, r4
   1bf88:	bl	1c14c <fputs@plt+0xafdc>
   1bf8c:	cmp	r0, #0
   1bf90:	bne	1c080 <fputs@plt+0xaf10>
   1bf94:	ldr	r1, [r5, #40]	; 0x28
   1bf98:	mov	r0, r4
   1bf9c:	bl	1c138 <fputs@plt+0xafc8>
   1bfa0:	cmp	r0, #0
   1bfa4:	bne	1c080 <fputs@plt+0xaf10>
   1bfa8:	ldr	r1, [r5, #44]	; 0x2c
   1bfac:	mov	r0, r4
   1bfb0:	bl	1c14c <fputs@plt+0xafdc>
   1bfb4:	cmp	r0, #0
   1bfb8:	bne	1c080 <fputs@plt+0xaf10>
   1bfbc:	ldr	r1, [r5, #56]	; 0x38
   1bfc0:	mov	r0, r4
   1bfc4:	bl	1c138 <fputs@plt+0xafc8>
   1bfc8:	cmp	r0, #0
   1bfcc:	bne	1c080 <fputs@plt+0xaf10>
   1bfd0:	ldr	r1, [r5, #60]	; 0x3c
   1bfd4:	mov	r0, r4
   1bfd8:	bl	1c138 <fputs@plt+0xafc8>
   1bfdc:	subs	r6, r0, #0
   1bfe0:	bne	1c080 <fputs@plt+0xaf10>
   1bfe4:	ldr	r7, [r5, #28]
   1bfe8:	cmp	r7, #0
   1bfec:	ldrne	r8, [r7], #8
   1bff0:	bne	1c048 <fputs@plt+0xaed8>
   1bff4:	b	1c050 <fputs@plt+0xaee0>
   1bff8:	mov	r1, r5
   1bffc:	mov	r0, r4
   1c000:	blx	r3
   1c004:	subs	r6, r0, #0
   1c008:	beq	1bf58 <fputs@plt+0xade8>
   1c00c:	ldr	r3, [r4, #16]
   1c010:	and	r0, r6, #2
   1c014:	sub	r3, r3, #1
   1c018:	str	r3, [r4, #16]
   1c01c:	pop	{r4, r5, r6, r7, r8, pc}
   1c020:	ldr	r1, [r7, #20]
   1c024:	mov	r0, r4
   1c028:	bl	1bf18 <fputs@plt+0xada8>
   1c02c:	cmp	r0, #0
   1c030:	bne	1c080 <fputs@plt+0xaf10>
   1c034:	ldrb	r3, [r7, #37]	; 0x25
   1c038:	tst	r3, #4
   1c03c:	bne	1c06c <fputs@plt+0xaefc>
   1c040:	sub	r8, r8, #1
   1c044:	add	r7, r7, #72	; 0x48
   1c048:	cmp	r8, #0
   1c04c:	bgt	1c020 <fputs@plt+0xaeb0>
   1c050:	ldr	r3, [r4, #12]
   1c054:	cmp	r3, #0
   1c058:	bne	1c094 <fputs@plt+0xaf24>
   1c05c:	ldr	r5, [r5, #48]	; 0x30
   1c060:	cmp	r5, #0
   1c064:	bne	1bf4c <fputs@plt+0xaddc>
   1c068:	b	1c00c <fputs@plt+0xae9c>
   1c06c:	ldr	r1, [r7, #64]	; 0x40
   1c070:	mov	r0, r4
   1c074:	bl	1c14c <fputs@plt+0xafdc>
   1c078:	cmp	r0, #0
   1c07c:	beq	1c040 <fputs@plt+0xaed0>
   1c080:	ldr	r3, [r4, #16]
   1c084:	mov	r0, #2
   1c088:	sub	r3, r3, #1
   1c08c:	str	r3, [r4, #16]
   1c090:	pop	{r4, r5, r6, r7, r8, pc}
   1c094:	mov	r1, r5
   1c098:	mov	r0, r4
   1c09c:	blx	r3
   1c0a0:	b	1c05c <fputs@plt+0xaeec>
   1c0a4:	mov	r0, r5
   1c0a8:	pop	{r4, r5, r6, r7, r8, pc}
   1c0ac:	push	{r4, r5, r6, lr}
   1c0b0:	mov	r5, r0
   1c0b4:	ldr	r3, [r0, #4]
   1c0b8:	mov	r4, r1
   1c0bc:	blx	r3
   1c0c0:	subs	r6, r0, #0
   1c0c4:	beq	1c0d0 <fputs@plt+0xaf60>
   1c0c8:	and	r0, r6, #2
   1c0cc:	pop	{r4, r5, r6, pc}
   1c0d0:	ldr	r3, [r4, #4]
   1c0d4:	tst	r3, #16384	; 0x4000
   1c0d8:	bne	1c0c8 <fputs@plt+0xaf58>
   1c0dc:	ldr	r1, [r4, #12]
   1c0e0:	mov	r0, r5
   1c0e4:	bl	1c138 <fputs@plt+0xafc8>
   1c0e8:	cmp	r0, #0
   1c0ec:	beq	1c0f8 <fputs@plt+0xaf88>
   1c0f0:	mov	r0, #2
   1c0f4:	pop	{r4, r5, r6, pc}
   1c0f8:	ldr	r1, [r4, #16]
   1c0fc:	mov	r0, r5
   1c100:	bl	1c138 <fputs@plt+0xafc8>
   1c104:	cmp	r0, #0
   1c108:	bne	1c0f0 <fputs@plt+0xaf80>
   1c10c:	ldr	r3, [r4, #4]
   1c110:	ldr	r1, [r4, #20]
   1c114:	tst	r3, #2048	; 0x800
   1c118:	mov	r0, r5
   1c11c:	beq	1c130 <fputs@plt+0xafc0>
   1c120:	bl	1bf18 <fputs@plt+0xada8>
   1c124:	cmp	r0, #0
   1c128:	bne	1c0f0 <fputs@plt+0xaf80>
   1c12c:	b	1c0c8 <fputs@plt+0xaf58>
   1c130:	bl	1c14c <fputs@plt+0xafdc>
   1c134:	b	1c124 <fputs@plt+0xafb4>
   1c138:	subs	r3, r1, #0
   1c13c:	beq	1c144 <fputs@plt+0xafd4>
   1c140:	b	1c0ac <fputs@plt+0xaf3c>
   1c144:	mov	r0, r3
   1c148:	bx	lr
   1c14c:	cmp	r1, #0
   1c150:	bne	1c15c <fputs@plt+0xafec>
   1c154:	mov	r0, #0
   1c158:	bx	lr
   1c15c:	push	{r4, r5, r6, lr}
   1c160:	mov	r6, r0
   1c164:	ldr	r4, [r1, #4]
   1c168:	ldr	r5, [r1]
   1c16c:	add	r4, r4, #20
   1c170:	cmp	r5, #0
   1c174:	bgt	1c180 <fputs@plt+0xb010>
   1c178:	mov	r0, #0
   1c17c:	pop	{r4, r5, r6, pc}
   1c180:	ldr	r1, [r4, #-20]	; 0xffffffec
   1c184:	mov	r0, r6
   1c188:	bl	1c138 <fputs@plt+0xafc8>
   1c18c:	add	r4, r4, #20
   1c190:	cmp	r0, #0
   1c194:	subeq	r5, r5, #1
   1c198:	beq	1c170 <fputs@plt+0xb000>
   1c19c:	mov	r0, #2
   1c1a0:	pop	{r4, r5, r6, pc}
   1c1a4:	push	{r4, r5, r6, lr}
   1c1a8:	sub	sp, sp, #32
   1c1ac:	mov	r4, r0
   1c1b0:	mov	r6, r1
   1c1b4:	mov	r5, r2
   1c1b8:	mov	r1, #0
   1c1bc:	mov	r2, #28
   1c1c0:	add	r0, sp, #4
   1c1c4:	bl	10f48 <memset@plt>
   1c1c8:	ldr	r3, [pc, #40]	; 1c1f8 <fputs@plt+0xb088>
   1c1cc:	mov	r1, r4
   1c1d0:	str	r3, [sp, #8]
   1c1d4:	ldr	r3, [pc, #32]	; 1c1fc <fputs@plt+0xb08c>
   1c1d8:	add	r0, sp, #4
   1c1dc:	strb	r6, [sp, #24]
   1c1e0:	str	r3, [sp, #12]
   1c1e4:	str	r5, [sp, #28]
   1c1e8:	bl	1c138 <fputs@plt+0xafc8>
   1c1ec:	ldrb	r0, [sp, #24]
   1c1f0:	add	sp, sp, #32
   1c1f4:	pop	{r4, r5, r6, pc}
   1c1f8:	andeq	ip, r1, ip, lsr r4
   1c1fc:	andeq	r7, r1, r8, asr r3
   1c200:	mov	r2, #0
   1c204:	mov	r1, #1
   1c208:	b	1c1a4 <fputs@plt+0xb034>
   1c20c:	push	{r4, r5, lr}
   1c210:	sub	sp, sp, #36	; 0x24
   1c214:	mov	r5, r0
   1c218:	mov	r4, r1
   1c21c:	mov	r2, #28
   1c220:	mov	r1, #0
   1c224:	add	r0, sp, #4
   1c228:	bl	10f48 <memset@plt>
   1c22c:	ldr	r3, [pc, #32]	; 1c254 <fputs@plt+0xb0e4>
   1c230:	mov	r1, r4
   1c234:	str	r3, [sp, #8]
   1c238:	ldr	r3, [pc, #24]	; 1c258 <fputs@plt+0xb0e8>
   1c23c:	add	r0, sp, #4
   1c240:	str	r3, [sp, #12]
   1c244:	str	r5, [sp, #28]
   1c248:	bl	1c138 <fputs@plt+0xafc8>
   1c24c:	add	sp, sp, #36	; 0x24
   1c250:	pop	{r4, r5, pc}
   1c254:	andeq	sl, r2, ip, lsr #4
   1c258:	andeq	sp, r1, ip, asr #31
   1c25c:	push	{r4, r5, r6, r7, r8, lr}
   1c260:	subs	r5, r1, #0
   1c264:	popeq	{r4, r5, r6, r7, r8, pc}
   1c268:	ldr	r7, [r5, #4]
   1c26c:	mov	r6, r0
   1c270:	mov	r4, #0
   1c274:	mov	r8, #20
   1c278:	ldr	r3, [r5]
   1c27c:	cmp	r4, r3
   1c280:	blt	1c288 <fputs@plt+0xb118>
   1c284:	pop	{r4, r5, r6, r7, r8, pc}
   1c288:	mul	r3, r8, r4
   1c28c:	mov	r0, r6
   1c290:	add	r4, r4, #1
   1c294:	ldr	r1, [r7, r3]
   1c298:	bl	1c20c <fputs@plt+0xb09c>
   1c29c:	b	1c278 <fputs@plt+0xb108>
   1c2a0:	push	{r4, r5, r6, r7, r8, lr}
   1c2a4:	subs	r5, r1, #0
   1c2a8:	sub	sp, sp, #32
   1c2ac:	beq	1c3b8 <fputs@plt+0xb248>
   1c2b0:	ldr	r7, [r0]
   1c2b4:	ldrb	r3, [r7, #69]	; 0x45
   1c2b8:	cmp	r3, #0
   1c2bc:	bne	1c3b8 <fputs@plt+0xb248>
   1c2c0:	ldr	r3, [r5, #8]
   1c2c4:	ands	r1, r3, #64	; 0x40
   1c2c8:	bne	1c3b8 <fputs@plt+0xb248>
   1c2cc:	mov	r4, r0
   1c2d0:	mov	r8, r2
   1c2d4:	add	r0, sp, #4
   1c2d8:	mov	r2, #28
   1c2dc:	bl	10f48 <memset@plt>
   1c2e0:	ldrb	r2, [r4, #22]
   1c2e4:	ldr	r3, [pc, #212]	; 1c3c0 <fputs@plt+0xb250>
   1c2e8:	str	r4, [sp, #4]
   1c2ec:	cmp	r2, #0
   1c2f0:	str	r3, [sp, #8]
   1c2f4:	mov	r6, r3
   1c2f8:	beq	1c310 <fputs@plt+0xb1a0>
   1c2fc:	ldr	r3, [pc, #192]	; 1c3c4 <fputs@plt+0xb254>
   1c300:	mov	r1, r5
   1c304:	add	r0, sp, #4
   1c308:	str	r3, [sp, #12]
   1c30c:	bl	1bf18 <fputs@plt+0xada8>
   1c310:	ldr	r3, [pc, #176]	; 1c3c8 <fputs@plt+0xb258>
   1c314:	mov	r1, r5
   1c318:	str	r3, [sp, #12]
   1c31c:	ldr	r3, [r5, #8]
   1c320:	add	r0, sp, #4
   1c324:	tst	r3, #512	; 0x200
   1c328:	ldreq	r3, [pc, #156]	; 1c3cc <fputs@plt+0xb25c>
   1c32c:	streq	r3, [sp, #16]
   1c330:	bl	1bf18 <fputs@plt+0xada8>
   1c334:	ldr	r3, [r4, #68]	; 0x44
   1c338:	cmp	r3, #0
   1c33c:	bne	1c3b8 <fputs@plt+0xb248>
   1c340:	ldrb	r1, [r7, #69]	; 0x45
   1c344:	cmp	r1, #0
   1c348:	bne	1c3b8 <fputs@plt+0xb248>
   1c34c:	mov	r2, #28
   1c350:	add	r0, sp, #4
   1c354:	bl	10f48 <memset@plt>
   1c358:	ldr	r3, [pc, #112]	; 1c3d0 <fputs@plt+0xb260>
   1c35c:	mov	r1, r5
   1c360:	str	r3, [sp, #8]
   1c364:	ldr	r3, [pc, #104]	; 1c3d4 <fputs@plt+0xb264>
   1c368:	add	r0, sp, #4
   1c36c:	str	r3, [sp, #12]
   1c370:	str	r4, [sp, #4]
   1c374:	str	r8, [sp, #28]
   1c378:	bl	1bf18 <fputs@plt+0xada8>
   1c37c:	ldr	r3, [r4, #68]	; 0x44
   1c380:	cmp	r3, #0
   1c384:	bne	1c3b8 <fputs@plt+0xb248>
   1c388:	ldrb	r1, [r7, #69]	; 0x45
   1c38c:	cmp	r1, #0
   1c390:	bne	1c3b8 <fputs@plt+0xb248>
   1c394:	mov	r2, #28
   1c398:	add	r0, sp, #4
   1c39c:	bl	10f48 <memset@plt>
   1c3a0:	ldr	r3, [pc, #48]	; 1c3d8 <fputs@plt+0xb268>
   1c3a4:	mov	r1, r5
   1c3a8:	add	r0, sp, #4
   1c3ac:	str	r3, [sp, #16]
   1c3b0:	stmib	sp, {r4, r6}
   1c3b4:	bl	1bf18 <fputs@plt+0xada8>
   1c3b8:	add	sp, sp, #32
   1c3bc:	pop	{r4, r5, r6, r7, r8, pc}
   1c3c0:	andeq	r8, r1, r0, lsl #3
   1c3c4:	strheq	r7, [r3], -r4
   1c3c8:	muleq	r5, r8, r5
   1c3cc:	andeq	r8, r1, r4, asr r1
   1c3d0:	ldrdeq	r8, [r3], -r4
   1c3d4:	andeq	r7, r3, r0, lsl #12
   1c3d8:	andeq	r5, r3, r4, lsr #27
   1c3dc:	push	{r4, r5, r6, r7, r8, lr}
   1c3e0:	mov	r3, #0
   1c3e4:	ldr	r7, [r1, #8]
   1c3e8:	ldr	r6, [r0]
   1c3ec:	mov	r5, r0
   1c3f0:	mov	r8, #20
   1c3f4:	cmp	r3, r6
   1c3f8:	blt	1c404 <fputs@plt+0xb294>
   1c3fc:	mov	r0, #0
   1c400:	pop	{r4, r5, r6, r7, r8, pc}
   1c404:	ldr	r2, [r5, #4]
   1c408:	add	r4, r3, #1
   1c40c:	mla	r2, r8, r3, r2
   1c410:	ldr	r0, [r2, #4]
   1c414:	cmp	r0, #0
   1c418:	beq	1c434 <fputs@plt+0xb2c4>
   1c41c:	mov	r1, r7
   1c420:	bl	14c44 <fputs@plt+0x3ad4>
   1c424:	cmp	r0, #0
   1c428:	bne	1c434 <fputs@plt+0xb2c4>
   1c42c:	mov	r0, r4
   1c430:	pop	{r4, r5, r6, r7, r8, pc}
   1c434:	mov	r3, r4
   1c438:	b	1c3f4 <fputs@plt+0xb284>
   1c43c:	ldrb	r3, [r0, #20]
   1c440:	cmp	r3, #2
   1c444:	bne	1c464 <fputs@plt+0xb2f4>
   1c448:	ldr	r2, [r1, #4]
   1c44c:	tst	r2, #1
   1c450:	beq	1c464 <fputs@plt+0xb2f4>
   1c454:	mov	r3, #0
   1c458:	strb	r3, [r0, #20]
   1c45c:	mov	r0, #2
   1c460:	bx	lr
   1c464:	ldrb	r2, [r1]
   1c468:	cmp	r2, #151	; 0x97
   1c46c:	beq	1c4b0 <fputs@plt+0xb340>
   1c470:	bhi	1c48c <fputs@plt+0xb31c>
   1c474:	cmp	r2, #27
   1c478:	beq	1c494 <fputs@plt+0xb324>
   1c47c:	cmp	r2, #135	; 0x87
   1c480:	beq	1c4c8 <fputs@plt+0xb358>
   1c484:	mov	r0, #0
   1c488:	bx	lr
   1c48c:	cmp	r2, #154	; 0x9a
   1c490:	bhi	1c484 <fputs@plt+0xb314>
   1c494:	cmp	r3, #3
   1c498:	bne	1c454 <fputs@plt+0xb2e4>
   1c49c:	ldr	r2, [r1, #28]
   1c4a0:	ldr	r3, [r0, #24]
   1c4a4:	cmp	r2, r3
   1c4a8:	bne	1c454 <fputs@plt+0xb2e4>
   1c4ac:	b	1c484 <fputs@plt+0xb314>
   1c4b0:	cmp	r3, #3
   1c4b4:	bhi	1c484 <fputs@plt+0xb314>
   1c4b8:	ldr	r3, [r1, #4]
   1c4bc:	tst	r3, #524288	; 0x80000
   1c4c0:	beq	1c454 <fputs@plt+0xb2e4>
   1c4c4:	b	1c484 <fputs@plt+0xb314>
   1c4c8:	cmp	r3, #5
   1c4cc:	moveq	r3, #101	; 0x65
   1c4d0:	strbeq	r3, [r1]
   1c4d4:	beq	1c484 <fputs@plt+0xb314>
   1c4d8:	cmp	r3, #4
   1c4dc:	bne	1c484 <fputs@plt+0xb314>
   1c4e0:	b	1c454 <fputs@plt+0xb2e4>
   1c4e4:	ldr	r3, [r0, #4]
   1c4e8:	push	{r0, r1, r4, lr}
   1c4ec:	ands	r3, r3, #1024	; 0x400
   1c4f0:	mov	r4, r1
   1c4f4:	ldrne	r3, [r0, #8]
   1c4f8:	bne	1c540 <fputs@plt+0xb3d0>
   1c4fc:	ldrb	r2, [r0]
   1c500:	cmp	r2, #155	; 0x9b
   1c504:	beq	1c524 <fputs@plt+0xb3b4>
   1c508:	cmp	r2, #156	; 0x9c
   1c50c:	movne	r0, r3
   1c510:	bne	1c51c <fputs@plt+0xb3ac>
   1c514:	ldr	r0, [r0, #12]
   1c518:	bl	1c4e4 <fputs@plt+0xb374>
   1c51c:	add	sp, sp, #8
   1c520:	pop	{r4, pc}
   1c524:	add	r1, sp, #4
   1c528:	ldr	r0, [r0, #12]
   1c52c:	bl	1c4e4 <fputs@plt+0xb374>
   1c530:	cmp	r0, #0
   1c534:	beq	1c51c <fputs@plt+0xb3ac>
   1c538:	ldr	r3, [sp, #4]
   1c53c:	rsb	r3, r3, #0
   1c540:	str	r3, [r4]
   1c544:	mov	r0, #1
   1c548:	b	1c51c <fputs@plt+0xb3ac>
   1c54c:	mov	r3, #0
   1c550:	push	{r0, r1, r2, lr}
   1c554:	str	r3, [sp, #4]
   1c558:	ldr	r3, [r0, #4]
   1c55c:	tst	r3, #1
   1c560:	beq	1c570 <fputs@plt+0xb400>
   1c564:	mov	r0, #0
   1c568:	add	sp, sp, #12
   1c56c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c570:	add	r1, sp, #4
   1c574:	bl	1c4e4 <fputs@plt+0xb374>
   1c578:	cmp	r0, #0
   1c57c:	beq	1c564 <fputs@plt+0xb3f4>
   1c580:	ldr	r0, [sp, #4]
   1c584:	clz	r0, r0
   1c588:	lsr	r0, r0, #5
   1c58c:	b	1c568 <fputs@plt+0xb3f8>
   1c590:	mov	r3, #0
   1c594:	push	{r0, r1, r2, lr}
   1c598:	str	r3, [sp, #4]
   1c59c:	ldr	r3, [r0, #4]
   1c5a0:	tst	r3, #1
   1c5a4:	beq	1c5b4 <fputs@plt+0xb444>
   1c5a8:	mov	r0, #0
   1c5ac:	add	sp, sp, #12
   1c5b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c5b4:	add	r1, sp, #4
   1c5b8:	bl	1c4e4 <fputs@plt+0xb374>
   1c5bc:	cmp	r0, #0
   1c5c0:	beq	1c5a8 <fputs@plt+0xb438>
   1c5c4:	ldr	r0, [sp, #4]
   1c5c8:	adds	r0, r0, #0
   1c5cc:	movne	r0, #1
   1c5d0:	b	1c5ac <fputs@plt+0xb43c>
   1c5d4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   1c5d8:	mov	r8, r0
   1c5dc:	mov	r4, r1
   1c5e0:	mov	sl, r2
   1c5e4:	ldrd	r2, [r1]
   1c5e8:	ldrd	r0, [r1, #8]
   1c5ec:	ldr	r7, [r8, #12]
   1c5f0:	ldr	r5, [r8, #20]
   1c5f4:	orr	r2, r2, r0
   1c5f8:	orr	r3, r3, r1
   1c5fc:	mvn	r0, r2
   1c600:	mvn	r1, r3
   1c604:	mov	r6, #0
   1c608:	mov	r9, #48	; 0x30
   1c60c:	strd	r0, [sp]
   1c610:	cmp	r7, #0
   1c614:	ble	1c624 <fputs@plt+0xb4b4>
   1c618:	ldrh	r3, [r5, #20]
   1c61c:	tst	r3, #2
   1c620:	beq	1c63c <fputs@plt+0xb4cc>
   1c624:	ldrsh	r3, [r4, #22]
   1c628:	sub	r6, sl, r6
   1c62c:	cmp	r3, r6
   1c630:	strhgt	r6, [r4, #22]
   1c634:	add	sp, sp, #16
   1c638:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c63c:	ldrd	r0, [r5, #40]	; 0x28
   1c640:	ldrd	r2, [r4, #8]
   1c644:	and	r2, r2, r0
   1c648:	and	r3, r3, r1
   1c64c:	orrs	r3, r2, r3
   1c650:	beq	1c69c <fputs@plt+0xb52c>
   1c654:	ldrd	r2, [sp]
   1c658:	and	r3, r3, r1
   1c65c:	and	r2, r2, r0
   1c660:	mov	r0, r2
   1c664:	mov	r1, r3
   1c668:	orrs	r3, r0, r1
   1c66c:	bne	1c69c <fputs@plt+0xb52c>
   1c670:	ldrh	r2, [r4, #40]	; 0x28
   1c674:	sub	r3, r2, #1
   1c678:	lsl	r3, r3, #2
   1c67c:	cmp	r2, #0
   1c680:	bne	1c6a8 <fputs@plt+0xb538>
   1c684:	ldrsh	r2, [r5, #16]
   1c688:	ldrh	r3, [r4, #22]
   1c68c:	cmp	r2, #0
   1c690:	bgt	1c6e8 <fputs@plt+0xb578>
   1c694:	add	r3, r3, r2
   1c698:	strh	r3, [r4, #22]
   1c69c:	sub	r7, r7, #1
   1c6a0:	add	r5, r5, #48	; 0x30
   1c6a4:	b	1c610 <fputs@plt+0xb4a0>
   1c6a8:	ldr	r1, [r4, #48]	; 0x30
   1c6ac:	ldr	r1, [r1, r3]
   1c6b0:	cmp	r1, #0
   1c6b4:	beq	1c6dc <fputs@plt+0xb56c>
   1c6b8:	cmp	r5, r1
   1c6bc:	beq	1c69c <fputs@plt+0xb52c>
   1c6c0:	ldr	r1, [r1, #4]
   1c6c4:	cmp	r1, #0
   1c6c8:	blt	1c6dc <fputs@plt+0xb56c>
   1c6cc:	ldr	r0, [r8, #20]
   1c6d0:	mla	r1, r9, r1, r0
   1c6d4:	cmp	r5, r1
   1c6d8:	beq	1c69c <fputs@plt+0xb52c>
   1c6dc:	sub	r2, r2, #1
   1c6e0:	sub	r3, r3, #4
   1c6e4:	b	1c67c <fputs@plt+0xb50c>
   1c6e8:	sub	r3, r3, #1
   1c6ec:	strh	r3, [r4, #22]
   1c6f0:	ldrh	r3, [r5, #18]
   1c6f4:	tst	r3, #130	; 0x82
   1c6f8:	beq	1c69c <fputs@plt+0xb52c>
   1c6fc:	ldr	r3, [r5]
   1c700:	add	r1, sp, #12
   1c704:	ldr	r0, [r3, #16]
   1c708:	bl	1c4e4 <fputs@plt+0xb374>
   1c70c:	cmp	r0, #0
   1c710:	beq	1c728 <fputs@plt+0xb5b8>
   1c714:	ldr	r3, [sp, #12]
   1c718:	add	r3, r3, #1
   1c71c:	cmp	r3, #2
   1c720:	movls	r3, #10
   1c724:	bls	1c72c <fputs@plt+0xb5bc>
   1c728:	mov	r3, #20
   1c72c:	str	r3, [sp, #12]
   1c730:	ldr	r3, [sp, #12]
   1c734:	cmp	r6, r3
   1c738:	sxthlt	r6, r3
   1c73c:	b	1c69c <fputs@plt+0xb52c>
   1c740:	push	{r4, lr}
   1c744:	mov	r4, r0
   1c748:	ldr	r1, [pc, #60]	; 1c78c <fputs@plt+0xb61c>
   1c74c:	bl	14c44 <fputs@plt+0x3ad4>
   1c750:	cmp	r0, #0
   1c754:	beq	1c784 <fputs@plt+0xb614>
   1c758:	ldr	r1, [pc, #48]	; 1c790 <fputs@plt+0xb620>
   1c75c:	mov	r0, r4
   1c760:	bl	14c44 <fputs@plt+0x3ad4>
   1c764:	cmp	r0, #0
   1c768:	beq	1c784 <fputs@plt+0xb614>
   1c76c:	ldr	r1, [pc, #32]	; 1c794 <fputs@plt+0xb624>
   1c770:	mov	r0, r4
   1c774:	bl	14c44 <fputs@plt+0x3ad4>
   1c778:	clz	r0, r0
   1c77c:	lsr	r0, r0, #5
   1c780:	pop	{r4, pc}
   1c784:	mov	r0, #1
   1c788:	pop	{r4, pc}
   1c78c:	andeq	r7, r7, lr, asr #17
   1c790:	ldrdeq	r7, [r7], -r6
   1c794:	ldrdeq	r7, [r7], -ip
   1c798:	ldr	r3, [r0, #108]	; 0x6c
   1c79c:	add	ip, r0, #324	; 0x144
   1c7a0:	sub	r3, r3, #1
   1c7a4:	str	r3, [r0, #108]	; 0x6c
   1c7a8:	mov	r1, #0
   1c7ac:	add	r3, r0, #124	; 0x7c
   1c7b0:	ldr	r2, [r3, #12]
   1c7b4:	cmp	r2, #0
   1c7b8:	beq	1c820 <fputs@plt+0xb6b0>
   1c7bc:	push	{lr}		; (str lr, [sp, #-4]!)
   1c7c0:	b	1c7d0 <fputs@plt+0xb660>
   1c7c4:	ldr	r2, [r3, #12]
   1c7c8:	cmp	r2, #0
   1c7cc:	beq	1c810 <fputs@plt+0xb6a0>
   1c7d0:	ldr	lr, [r3, #8]
   1c7d4:	ldr	r2, [r0, #108]	; 0x6c
   1c7d8:	cmp	lr, r2
   1c7dc:	ble	1c810 <fputs@plt+0xb6a0>
   1c7e0:	ldrb	r2, [r3, #6]
   1c7e4:	cmp	r2, #0
   1c7e8:	beq	1c80c <fputs@plt+0xb69c>
   1c7ec:	ldrb	r2, [r0, #19]
   1c7f0:	cmp	r2, #7
   1c7f4:	addls	lr, r2, #1
   1c7f8:	strbls	lr, [r0, #19]
   1c7fc:	addls	r2, r0, r2, lsl #2
   1c800:	ldrls	lr, [r3, #12]
   1c804:	strls	lr, [r2, #28]
   1c808:	strb	r1, [r3, #6]
   1c80c:	str	r1, [r3, #12]
   1c810:	add	r3, r3, #20
   1c814:	cmp	r3, ip
   1c818:	bne	1c7c4 <fputs@plt+0xb654>
   1c81c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c820:	add	r3, r3, #20
   1c824:	cmp	r3, ip
   1c828:	bne	1c7b0 <fputs@plt+0xb640>
   1c82c:	bx	lr
   1c830:	ldr	ip, [r0]
   1c834:	ldrh	ip, [ip, #64]	; 0x40
   1c838:	tst	ip, #2
   1c83c:	bxne	lr
   1c840:	push	{r4, r5, r6, lr}
   1c844:	add	r4, r0, #124	; 0x7c
   1c848:	add	r5, r0, #324	; 0x144
   1c84c:	mov	ip, r4
   1c850:	ldr	lr, [ip, #12]
   1c854:	cmp	lr, #0
   1c858:	bne	1c888 <fputs@plt+0xb718>
   1c85c:	ldr	r4, [r0, #108]	; 0x6c
   1c860:	str	r3, [ip, #12]
   1c864:	strb	lr, [ip, #6]
   1c868:	ldr	r3, [r0, #112]	; 0x70
   1c86c:	strh	r2, [ip, #4]
   1c870:	add	r2, r3, #1
   1c874:	str	r4, [ip, #8]
   1c878:	str	r1, [ip]
   1c87c:	str	r2, [r0, #112]	; 0x70
   1c880:	str	r3, [ip, #16]
   1c884:	pop	{r4, r5, r6, pc}
   1c888:	add	ip, ip, #20
   1c88c:	cmp	ip, r5
   1c890:	bne	1c850 <fputs@plt+0xb6e0>
   1c894:	mvn	ip, #0
   1c898:	mov	lr, #0
   1c89c:	mvn	r5, #-2147483648	; 0x80000000
   1c8a0:	ldr	r6, [r4, #16]
   1c8a4:	add	r4, r4, #20
   1c8a8:	cmp	r6, r5
   1c8ac:	movlt	ip, lr
   1c8b0:	add	lr, lr, #1
   1c8b4:	movlt	r5, r6
   1c8b8:	cmp	lr, #10
   1c8bc:	bne	1c8a0 <fputs@plt+0xb730>
   1c8c0:	cmn	ip, #1
   1c8c4:	popeq	{r4, r5, r6, pc}
   1c8c8:	mov	lr, #20
   1c8cc:	mla	ip, lr, ip, r0
   1c8d0:	ldr	lr, [r0, #108]	; 0x6c
   1c8d4:	str	r3, [ip, #136]	; 0x88
   1c8d8:	mov	r3, #0
   1c8dc:	strh	r2, [ip, #128]	; 0x80
   1c8e0:	str	lr, [ip, #132]	; 0x84
   1c8e4:	str	r1, [ip, #124]	; 0x7c
   1c8e8:	strb	r3, [ip, #130]	; 0x82
   1c8ec:	ldr	r3, [r0, #112]	; 0x70
   1c8f0:	add	r2, r3, #1
   1c8f4:	str	r2, [r0, #112]	; 0x70
   1c8f8:	str	r3, [ip, #140]	; 0x8c
   1c8fc:	pop	{r4, r5, r6, pc}
   1c900:	ldrb	r3, [r1]
   1c904:	and	r3, r3, #253	; 0xfd
   1c908:	cmp	r3, #152	; 0x98
   1c90c:	bne	1c934 <fputs@plt+0xb7c4>
   1c910:	ldr	r2, [r0, #24]
   1c914:	ldr	r3, [r2]
   1c918:	cmp	r3, #0
   1c91c:	movne	r0, #0
   1c920:	ldrne	ip, [r3]
   1c924:	bne	1c950 <fputs@plt+0xb7e0>
   1c928:	ldr	r3, [r2, #8]
   1c92c:	add	r3, r3, #1
   1c930:	str	r3, [r2, #8]
   1c934:	mov	r0, #0
   1c938:	bx	lr
   1c93c:	ldr	r3, [r2, #4]
   1c940:	add	r3, r3, #1
   1c944:	str	r3, [r2, #4]
   1c948:	mov	r0, #0
   1c94c:	pop	{r4, pc}
   1c950:	cmp	ip, r0
   1c954:	ble	1c928 <fputs@plt+0xb7b8>
   1c958:	push	{r4, lr}
   1c95c:	add	r3, r3, #72	; 0x48
   1c960:	ldr	r4, [r1, #28]
   1c964:	ldr	lr, [r3, #-20]	; 0xffffffec
   1c968:	cmp	r4, lr
   1c96c:	beq	1c93c <fputs@plt+0xb7cc>
   1c970:	add	r0, r0, #1
   1c974:	cmp	ip, r0
   1c978:	bgt	1c95c <fputs@plt+0xb7ec>
   1c97c:	ldr	r3, [r2, #8]
   1c980:	add	r3, r3, #1
   1c984:	str	r3, [r2, #8]
   1c988:	b	1c948 <fputs@plt+0xb7d8>
   1c98c:	cmp	r1, #0
   1c990:	bxeq	lr
   1c994:	ldrb	r2, [r0, #19]
   1c998:	cmp	r2, #7
   1c99c:	bxhi	lr
   1c9a0:	add	r3, r0, #124	; 0x7c
   1c9a4:	add	ip, r0, #324	; 0x144
   1c9a8:	push	{lr}		; (str lr, [sp, #-4]!)
   1c9ac:	ldr	lr, [r3, #12]
   1c9b0:	cmp	r1, lr
   1c9b4:	bne	1c9c4 <fputs@plt+0xb854>
   1c9b8:	mov	r2, #1
   1c9bc:	strb	r2, [r3, #6]
   1c9c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c9c4:	add	r3, r3, #20
   1c9c8:	cmp	ip, r3
   1c9cc:	bne	1c9ac <fputs@plt+0xb83c>
   1c9d0:	add	r3, r2, #1
   1c9d4:	strb	r3, [r0, #19]
   1c9d8:	add	r0, r0, r2, lsl #2
   1c9dc:	str	r1, [r0, #28]
   1c9e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c9e4:	cmp	r0, #0
   1c9e8:	bxeq	lr
   1c9ec:	ldrb	r3, [r0, #55]	; 0x37
   1c9f0:	and	r3, r3, #3
   1c9f4:	cmp	r3, #2
   1c9f8:	bne	1ca00 <fputs@plt+0xb890>
   1c9fc:	bx	lr
   1ca00:	ldr	r0, [r0, #20]
   1ca04:	b	1c9e4 <fputs@plt+0xb874>
   1ca08:	ldrb	r3, [r0]
   1ca0c:	cmp	r3, #97	; 0x61
   1ca10:	bne	1ca20 <fputs@plt+0xb8b0>
   1ca14:	mov	r3, #27
   1ca18:	strb	r3, [r0]
   1ca1c:	bx	lr
   1ca20:	cmp	r3, #95	; 0x5f
   1ca24:	bxne	lr
   1ca28:	ldr	r3, [r0, #12]
   1ca2c:	ldrb	r2, [r3]
   1ca30:	cmp	r2, #97	; 0x61
   1ca34:	moveq	r2, #27
   1ca38:	strbeq	r2, [r3]
   1ca3c:	bx	lr
   1ca40:	push	{r4, lr}
   1ca44:	mov	r4, r0
   1ca48:	bl	17f70 <fputs@plt+0x6e00>
   1ca4c:	cmp	r0, #0
   1ca50:	bne	1ca64 <fputs@plt+0xb8f4>
   1ca54:	ldr	r0, [r4, #16]
   1ca58:	adds	r0, r0, #0
   1ca5c:	movne	r0, #1
   1ca60:	pop	{r4, pc}
   1ca64:	mov	r0, #1
   1ca68:	pop	{r4, pc}
   1ca6c:	ldrb	r3, [r1]
   1ca70:	cmp	r3, #152	; 0x98
   1ca74:	bne	1ca9c <fputs@plt+0xb92c>
   1ca78:	ldrsh	r3, [r1, #32]
   1ca7c:	cmp	r3, #0
   1ca80:	blt	1caa4 <fputs@plt+0xb934>
   1ca84:	ldr	r2, [r0, #24]
   1ca88:	ldr	r3, [r2, r3, lsl #2]
   1ca8c:	cmp	r3, #0
   1ca90:	ldrbge	r3, [r0, #20]
   1ca94:	orrge	r3, r3, #1
   1ca98:	bge	1caac <fputs@plt+0xb93c>
   1ca9c:	mov	r0, #0
   1caa0:	bx	lr
   1caa4:	ldrb	r3, [r0, #20]
   1caa8:	orr	r3, r3, #2
   1caac:	strb	r3, [r0, #20]
   1cab0:	b	1ca9c <fputs@plt+0xb92c>
   1cab4:	cmp	r1, #0
   1cab8:	cmpne	r0, #0
   1cabc:	push	{r4, r5, r6, r7, r8, lr}
   1cac0:	moveq	r4, #1
   1cac4:	movne	r4, #0
   1cac8:	beq	1cb0c <fputs@plt+0xb99c>
   1cacc:	ldr	r7, [r1]
   1cad0:	mov	r5, r1
   1cad4:	mov	r6, r0
   1cad8:	mov	r8, #20
   1cadc:	cmp	r4, r7
   1cae0:	blt	1caec <fputs@plt+0xb97c>
   1cae4:	mov	r0, #0
   1cae8:	pop	{r4, r5, r6, r7, r8, pc}
   1caec:	ldr	r3, [r5, #4]
   1caf0:	mov	r0, r6
   1caf4:	mla	r3, r8, r4, r3
   1caf8:	ldr	r1, [r3, #4]
   1cafc:	bl	17a48 <fputs@plt+0x68d8>
   1cb00:	cmp	r0, #0
   1cb04:	addlt	r4, r4, #1
   1cb08:	blt	1cadc <fputs@plt+0xb96c>
   1cb0c:	mov	r0, #1
   1cb10:	pop	{r4, r5, r6, r7, r8, pc}
   1cb14:	ldr	ip, [r0]
   1cb18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cb1c:	ldr	r4, [ip, #24]
   1cb20:	ldr	r7, [sp, #32]
   1cb24:	ands	r4, r4, #8388608	; 0x800000
   1cb28:	beq	1cb94 <fputs@plt+0xba24>
   1cb2c:	mov	r9, r3
   1cb30:	mov	r8, r2
   1cb34:	bl	18188 <fputs@plt+0x7018>
   1cb38:	mov	r4, #0
   1cb3c:	mov	r6, r0
   1cb40:	mov	r5, r0
   1cb44:	cmp	r5, #0
   1cb48:	bne	1cb68 <fputs@plt+0xb9f8>
   1cb4c:	cmp	r7, #0
   1cb50:	bne	1cba0 <fputs@plt+0xba30>
   1cb54:	cmp	r4, #0
   1cb58:	bne	1cb60 <fputs@plt+0xb9f0>
   1cb5c:	mov	r6, #0
   1cb60:	mov	r0, r6
   1cb64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cb68:	ldrb	r3, [r5, #8]
   1cb6c:	cmp	r3, r8
   1cb70:	bne	1cb8c <fputs@plt+0xba1c>
   1cb74:	mov	r1, r9
   1cb78:	ldr	r0, [r5, #16]
   1cb7c:	bl	1cab4 <fputs@plt+0xb944>
   1cb80:	cmp	r0, #0
   1cb84:	ldrbne	r3, [r5, #9]
   1cb88:	orrne	r4, r4, r3
   1cb8c:	ldr	r5, [r5, #32]
   1cb90:	b	1cb44 <fputs@plt+0xb9d4>
   1cb94:	cmp	r7, #0
   1cb98:	movne	r6, r4
   1cb9c:	beq	1cb5c <fputs@plt+0xb9ec>
   1cba0:	str	r4, [r7]
   1cba4:	b	1cb54 <fputs@plt+0xb9e4>
   1cba8:	cmp	r1, #0
   1cbac:	beq	1cbbc <fputs@plt+0xba4c>
   1cbb0:	ldr	r3, [r1]
   1cbb4:	cmp	r3, r0
   1cbb8:	bne	1cbc4 <fputs@plt+0xba54>
   1cbbc:	mov	r0, r1
   1cbc0:	bx	lr
   1cbc4:	ldr	r1, [r1, #24]
   1cbc8:	b	1cba8 <fputs@plt+0xba38>
   1cbcc:	mov	r2, #0
   1cbd0:	push	{r4, r5, lr}
   1cbd4:	mov	ip, r0
   1cbd8:	mov	lr, r2
   1cbdc:	mov	r0, r2
   1cbe0:	ldr	r3, [r1]
   1cbe4:	str	r2, [r1]
   1cbe8:	cmp	r3, #0
   1cbec:	bne	1cbf4 <fputs@plt+0xba84>
   1cbf0:	pop	{r4, r5, pc}
   1cbf4:	ldr	r2, [r3]
   1cbf8:	ldr	r4, [r3, #24]
   1cbfc:	cmp	r2, ip
   1cc00:	streq	r3, [r1]
   1cc04:	ldrne	r5, [r2, #344]	; 0x158
   1cc08:	streq	lr, [r3, #24]
   1cc0c:	strne	r5, [r3, #24]
   1cc10:	moveq	r0, r3
   1cc14:	strne	r3, [r2, #344]	; 0x158
   1cc18:	mov	r3, r4
   1cc1c:	b	1cbe8 <fputs@plt+0xba78>
   1cc20:	sub	r3, r0, #79	; 0x4f
   1cc24:	cmp	r0, #75	; 0x4b
   1cc28:	cmpne	r3, #4
   1cc2c:	movls	r3, #1
   1cc30:	movhi	r3, #0
   1cc34:	bls	1cc48 <fputs@plt+0xbad8>
   1cc38:	cmp	r0, #73	; 0x49
   1cc3c:	cmpne	r0, #76	; 0x4c
   1cc40:	moveq	r3, #1
   1cc44:	movne	r3, #0
   1cc48:	mov	r0, r3
   1cc4c:	bx	lr
   1cc50:	mov	r3, #48	; 0x30
   1cc54:	mla	r1, r3, r1, r0
   1cc58:	str	r2, [r1, #4]
   1cc5c:	mla	r2, r3, r2, r0
   1cc60:	ldrsh	r3, [r2, #16]
   1cc64:	strh	r3, [r1, #16]
   1cc68:	ldrb	r3, [r2, #22]
   1cc6c:	add	r3, r3, #1
   1cc70:	strb	r3, [r2, #22]
   1cc74:	bx	lr
   1cc78:	push	{r4, r5, r6, r7, r8, lr}
   1cc7c:	subs	r4, r1, #0
   1cc80:	beq	1ccf0 <fputs@plt+0xbb80>
   1cc84:	ldrb	r3, [r4]
   1cc88:	cmp	r3, #152	; 0x98
   1cc8c:	bne	1cc9c <fputs@plt+0xbb2c>
   1cc90:	ldr	r1, [r4, #28]
   1cc94:	pop	{r4, r5, r6, r7, r8, lr}
   1cc98:	b	184fc <fputs@plt+0x738c>
   1cc9c:	ldr	r1, [r4, #16]
   1cca0:	mov	r5, r0
   1cca4:	bl	1cc78 <fputs@plt+0xbb08>
   1cca8:	mov	r6, r0
   1ccac:	mov	r7, r1
   1ccb0:	mov	r0, r5
   1ccb4:	ldr	r1, [r4, #12]
   1ccb8:	bl	1cc78 <fputs@plt+0xbb08>
   1ccbc:	ldr	r3, [r4, #4]
   1ccc0:	tst	r3, #2048	; 0x800
   1ccc4:	orr	r6, r6, r0
   1ccc8:	orr	r7, r7, r1
   1cccc:	mov	r0, r5
   1ccd0:	ldr	r1, [r4, #20]
   1ccd4:	beq	1cce8 <fputs@plt+0xbb78>
   1ccd8:	bl	1cd60 <fputs@plt+0xbbf0>
   1ccdc:	orr	r0, r0, r6
   1cce0:	orr	r1, r1, r7
   1cce4:	pop	{r4, r5, r6, r7, r8, pc}
   1cce8:	bl	1ccfc <fputs@plt+0xbb8c>
   1ccec:	b	1ccdc <fputs@plt+0xbb6c>
   1ccf0:	mov	r0, #0
   1ccf4:	mov	r1, #0
   1ccf8:	pop	{r4, r5, r6, r7, r8, pc}
   1ccfc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cd00:	subs	r7, r1, #0
   1cd04:	moveq	r4, #0
   1cd08:	moveq	r5, #0
   1cd0c:	beq	1cd30 <fputs@plt+0xbbc0>
   1cd10:	ldr	r9, [r7]
   1cd14:	mov	r8, r0
   1cd18:	mov	r4, #0
   1cd1c:	mov	r5, #0
   1cd20:	mov	r6, #0
   1cd24:	mov	sl, #20
   1cd28:	cmp	r6, r9
   1cd2c:	blt	1cd3c <fputs@plt+0xbbcc>
   1cd30:	mov	r0, r4
   1cd34:	mov	r1, r5
   1cd38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1cd3c:	mul	r3, sl, r6
   1cd40:	ldr	r2, [r7, #4]
   1cd44:	mov	r0, r8
   1cd48:	add	r6, r6, #1
   1cd4c:	ldr	r1, [r2, r3]
   1cd50:	bl	1cc78 <fputs@plt+0xbb08>
   1cd54:	orr	r4, r4, r0
   1cd58:	orr	r5, r5, r1
   1cd5c:	b	1cd28 <fputs@plt+0xbbb8>
   1cd60:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cd64:	mov	sl, r0
   1cd68:	mov	r4, r1
   1cd6c:	mov	r8, #0
   1cd70:	mov	r9, #0
   1cd74:	cmp	r4, #0
   1cd78:	bne	1cd8c <fputs@plt+0xbc1c>
   1cd7c:	mov	r0, r8
   1cd80:	mov	r1, r9
   1cd84:	add	sp, sp, #12
   1cd88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cd8c:	ldr	r1, [r4]
   1cd90:	mov	r0, sl
   1cd94:	bl	1ccfc <fputs@plt+0xbb8c>
   1cd98:	ldr	r5, [r4, #28]
   1cd9c:	mov	r6, r0
   1cda0:	mov	r7, r1
   1cda4:	mov	r0, sl
   1cda8:	ldr	r1, [r4, #36]	; 0x24
   1cdac:	bl	1ccfc <fputs@plt+0xbb8c>
   1cdb0:	orr	r0, r0, r6
   1cdb4:	orr	r1, r1, r7
   1cdb8:	orr	r8, r8, r0
   1cdbc:	orr	r9, r9, r1
   1cdc0:	mov	r0, sl
   1cdc4:	ldr	r1, [r4, #44]	; 0x2c
   1cdc8:	bl	1ccfc <fputs@plt+0xbb8c>
   1cdcc:	orr	r8, r8, r0
   1cdd0:	orr	r9, r9, r1
   1cdd4:	mov	r0, sl
   1cdd8:	ldr	r1, [r4, #32]
   1cddc:	bl	1cc78 <fputs@plt+0xbb08>
   1cde0:	orr	r8, r8, r0
   1cde4:	orr	r9, r9, r1
   1cde8:	mov	r0, sl
   1cdec:	ldr	r1, [r4, #40]	; 0x28
   1cdf0:	bl	1cc78 <fputs@plt+0xbb08>
   1cdf4:	cmp	r5, #0
   1cdf8:	movne	fp, #0
   1cdfc:	ldrne	r3, [r5], #28
   1ce00:	orr	r8, r8, r0
   1ce04:	orr	r9, r9, r1
   1ce08:	bne	1ce50 <fputs@plt+0xbce0>
   1ce0c:	ldr	r4, [r4, #48]	; 0x30
   1ce10:	b	1cd74 <fputs@plt+0xbc04>
   1ce14:	ldr	r1, [r5, #-72]	; 0xffffffb8
   1ce18:	mov	r0, sl
   1ce1c:	str	r3, [sp, #4]
   1ce20:	bl	1cd60 <fputs@plt+0xbbf0>
   1ce24:	add	fp, fp, #1
   1ce28:	mov	r6, r0
   1ce2c:	mov	r7, r1
   1ce30:	mov	r0, sl
   1ce34:	ldr	r1, [r5, #-44]	; 0xffffffd4
   1ce38:	bl	1cc78 <fputs@plt+0xbb08>
   1ce3c:	ldr	r3, [sp, #4]
   1ce40:	orr	r0, r0, r6
   1ce44:	orr	r1, r1, r7
   1ce48:	orr	r8, r8, r0
   1ce4c:	orr	r9, r9, r1
   1ce50:	cmp	fp, r3
   1ce54:	add	r5, r5, #72	; 0x48
   1ce58:	blt	1ce14 <fputs@plt+0xbca4>
   1ce5c:	b	1ce0c <fputs@plt+0xbc9c>
   1ce60:	push	{r4, r5, r6, r7, r8, lr}
   1ce64:	mov	r6, r2
   1ce68:	mov	r7, r3
   1ce6c:	ldr	r2, [r0, #8]
   1ce70:	ldr	r3, [r1, #44]	; 0x2c
   1ce74:	cmp	r2, r3
   1ce78:	bne	1cecc <fputs@plt+0xbd5c>
   1ce7c:	ldrh	r3, [r0, #18]
   1ce80:	ands	r3, r3, #130	; 0x82
   1ce84:	beq	1cecc <fputs@plt+0xbd5c>
   1ce88:	ldrd	r4, [r0, #32]
   1ce8c:	and	r4, r4, r6
   1ce90:	and	r5, r5, r7
   1ce94:	orrs	r3, r4, r5
   1ce98:	bne	1cecc <fputs@plt+0xbd5c>
   1ce9c:	ldr	r2, [r0, #12]
   1cea0:	cmp	r2, #0
   1cea4:	blt	1cecc <fputs@plt+0xbd5c>
   1cea8:	ldr	r3, [r1, #16]
   1ceac:	ldr	r0, [r0]
   1ceb0:	ldr	r3, [r3, #4]
   1ceb4:	add	r3, r3, r2, lsl #4
   1ceb8:	ldrb	r1, [r3, #13]
   1cebc:	bl	179a0 <fputs@plt+0x6830>
   1cec0:	adds	r0, r0, #0
   1cec4:	movne	r0, #1
   1cec8:	pop	{r4, r5, r6, r7, r8, pc}
   1cecc:	mov	r0, #0
   1ced0:	pop	{r4, r5, r6, r7, r8, pc}
   1ced4:	ldr	r1, [r0, #20]
   1ced8:	mov	r3, #0
   1cedc:	cmp	r3, r1
   1cee0:	blt	1ceec <fputs@plt+0xbd7c>
   1cee4:	mov	r0, #0
   1cee8:	bx	lr
   1ceec:	ldr	r2, [r0, #16]
   1cef0:	add	r2, r2, r3, lsl #4
   1cef4:	ldr	r2, [r2, #4]
   1cef8:	cmp	r2, #0
   1cefc:	beq	1cf0c <fputs@plt+0xbd9c>
   1cf00:	ldr	r2, [r2, #16]
   1cf04:	cmp	r2, #0
   1cf08:	bne	1cf14 <fputs@plt+0xbda4>
   1cf0c:	add	r3, r3, #1
   1cf10:	b	1cedc <fputs@plt+0xbd6c>
   1cf14:	mov	r0, #1
   1cf18:	bx	lr
   1cf1c:	cmp	r0, #516	; 0x204
   1cf20:	beq	1cf4c <fputs@plt+0xbddc>
   1cf24:	uxtb	r0, r0
   1cf28:	cmp	r0, #26
   1cf2c:	bgt	1cf54 <fputs@plt+0xbde4>
   1cf30:	ldr	r3, [pc, #36]	; 1cf5c <fputs@plt+0xbdec>
   1cf34:	add	r0, r3, r0, lsl #2
   1cf38:	ldr	r3, [pc, #32]	; 1cf60 <fputs@plt+0xbdf0>
   1cf3c:	ldr	r0, [r0, #2648]	; 0xa58
   1cf40:	cmp	r0, #0
   1cf44:	moveq	r0, r3
   1cf48:	bx	lr
   1cf4c:	ldr	r0, [pc, #16]	; 1cf64 <fputs@plt+0xbdf4>
   1cf50:	bx	lr
   1cf54:	ldr	r0, [pc, #4]	; 1cf60 <fputs@plt+0xbdf0>
   1cf58:	bx	lr
   1cf5c:	strheq	r4, [r7], -r0
   1cf60:	strdeq	r7, [r7], -r6
   1cf64:	andeq	r7, r7, r0, ror #17
   1cf68:	mov	r3, #1000	; 0x3e8
   1cf6c:	add	r1, r1, #1
   1cf70:	mul	r1, r3, r1
   1cf74:	ldr	r3, [r0, #428]	; 0x1ac
   1cf78:	cmp	r3, r1
   1cf7c:	blt	1cf98 <fputs@plt+0xbe28>
   1cf80:	push	{r4, lr}
   1cf84:	ldr	r1, [pc, #20]	; 1cfa0 <fputs@plt+0xbe30>
   1cf88:	ldr	r0, [r0]
   1cf8c:	bl	149b4 <fputs@plt+0x3844>
   1cf90:	mov	r0, #1
   1cf94:	pop	{r4, pc}
   1cf98:	mov	r0, #0
   1cf9c:	bx	lr
   1cfa0:	andeq	r4, pc, r0, asr #4
   1cfa4:	ldrb	r3, [r0, #15]
   1cfa8:	tst	r3, #4
   1cfac:	beq	1cfd0 <fputs@plt+0xbe60>
   1cfb0:	push	{r4, lr}
   1cfb4:	ldr	r4, [r0]
   1cfb8:	mov	r0, r4
   1cfbc:	bl	10fc0 <strlen@plt>
   1cfc0:	add	r0, r0, #1
   1cfc4:	add	r1, r4, r0
   1cfc8:	mov	r0, r1
   1cfcc:	pop	{r4, pc}
   1cfd0:	mov	r0, r1
   1cfd4:	bx	lr
   1cfd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cfdc:	sub	sp, sp, #44	; 0x2c
   1cfe0:	mov	r3, #1
   1cfe4:	strb	r3, [sp, #7]
   1cfe8:	ldrb	r3, [r1]
   1cfec:	mov	r4, r2
   1cff0:	cmp	r3, #152	; 0x98
   1cff4:	beq	1d03c <fputs@plt+0xbecc>
   1cff8:	cmp	r3, #154	; 0x9a
   1cffc:	beq	1d03c <fputs@plt+0xbecc>
   1d000:	cmp	r3, #119	; 0x77
   1d004:	bne	1d0a0 <fputs@plt+0xbf30>
   1d008:	ldr	r3, [r1, #20]
   1d00c:	ldr	r2, [r3]
   1d010:	ldr	r2, [r2, #4]
   1d014:	ldr	r1, [r2]
   1d018:	ldr	r3, [r3, #28]
   1d01c:	add	r2, sp, #7
   1d020:	str	r3, [sp, #12]
   1d024:	ldr	r3, [r0]
   1d028:	str	r0, [sp, #24]
   1d02c:	add	r0, sp, #8
   1d030:	str	r3, [sp, #8]
   1d034:	bl	1cfd8 <fputs@plt+0xbe68>
   1d038:	b	1d128 <fputs@plt+0xbfb8>
   1d03c:	ldrsh	ip, [r1, #32]
   1d040:	mov	r3, #0
   1d044:	mov	r2, r3
   1d048:	mov	lr, ip
   1d04c:	mov	r7, r3
   1d050:	mov	r8, #72	; 0x48
   1d054:	adds	r5, r0, #0
   1d058:	movne	r5, #1
   1d05c:	cmp	r2, #0
   1d060:	movne	r5, #0
   1d064:	cmp	r5, #0
   1d068:	bne	1d0a8 <fputs@plt+0xbf38>
   1d06c:	cmp	r2, #0
   1d070:	beq	1d0a0 <fputs@plt+0xbf30>
   1d074:	cmp	r3, #0
   1d078:	beq	1d0e8 <fputs@plt+0xbf78>
   1d07c:	cmp	ip, #0
   1d080:	blt	1d0a0 <fputs@plt+0xbf30>
   1d084:	ldr	r2, [r3]
   1d088:	ldr	r1, [r2]
   1d08c:	cmp	ip, r1
   1d090:	addlt	ip, ip, ip, lsl #2
   1d094:	ldrlt	r2, [r2, #4]
   1d098:	ldrlt	r1, [r2, ip, lsl #2]
   1d09c:	blt	1d018 <fputs@plt+0xbea8>
   1d0a0:	mov	r0, #0
   1d0a4:	b	1d128 <fputs@plt+0xbfb8>
   1d0a8:	ldr	r5, [r0, #4]
   1d0ac:	mov	r2, #0
   1d0b0:	mov	r6, r5
   1d0b4:	ldr	fp, [r5]
   1d0b8:	cmp	r2, fp
   1d0bc:	bge	1d13c <fputs@plt+0xbfcc>
   1d0c0:	ldr	sl, [r6, #52]	; 0x34
   1d0c4:	ldr	r9, [r1, #28]
   1d0c8:	add	r6, r6, #72	; 0x48
   1d0cc:	cmp	sl, r9
   1d0d0:	mlaeq	r3, r8, r2, r5
   1d0d4:	ldreq	r2, [r3, #24]
   1d0d8:	ldreq	r3, [r3, #28]
   1d0dc:	beq	1d054 <fputs@plt+0xbee4>
   1d0e0:	add	r2, r2, #1
   1d0e4:	b	1d0b8 <fputs@plt+0xbf48>
   1d0e8:	ldr	r1, [r2, #64]	; 0x40
   1d0ec:	cmp	r1, #0
   1d0f0:	beq	1d0a0 <fputs@plt+0xbf30>
   1d0f4:	cmp	ip, #0
   1d0f8:	bge	1d10c <fputs@plt+0xbf9c>
   1d0fc:	ldrsh	lr, [r2, #32]
   1d100:	cmp	lr, #0
   1d104:	ldrlt	r0, [pc, #60]	; 1d148 <fputs@plt+0xbfd8>
   1d108:	blt	1d128 <fputs@plt+0xbfb8>
   1d10c:	ldr	r5, [r2, #4]
   1d110:	mov	r1, #0
   1d114:	add	r5, r5, lr, lsl #4
   1d118:	mov	r0, r5
   1d11c:	bl	1cfa4 <fputs@plt+0xbe34>
   1d120:	ldrb	r3, [r5, #14]
   1d124:	strb	r3, [sp, #7]
   1d128:	cmp	r4, #0
   1d12c:	ldrbne	r3, [sp, #7]
   1d130:	strbne	r3, [r4]
   1d134:	add	sp, sp, #44	; 0x2c
   1d138:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d13c:	ldr	r0, [r0, #16]
   1d140:	mov	r2, r7
   1d144:	b	1d054 <fputs@plt+0xbee4>
   1d148:			; <UNDEFINED> instruction: 0x00071ab2
   1d14c:	push	{r4, r5, r6, r7, lr}
   1d150:	sub	sp, sp, #36	; 0x24
   1d154:	ldr	r6, [r0, #28]
   1d158:	ldr	r0, [r6, #12]
   1d15c:	cmp	r0, #0
   1d160:	bge	1d170 <fputs@plt+0xc000>
   1d164:	mov	r0, #0
   1d168:	add	sp, sp, #36	; 0x24
   1d16c:	pop	{r4, r5, r6, r7, pc}
   1d170:	mov	r5, r2
   1d174:	mov	r7, r1
   1d178:	mov	r2, #32
   1d17c:	mov	r1, #0
   1d180:	mov	r0, sp
   1d184:	mov	r4, r3
   1d188:	bl	10f48 <memset@plt>
   1d18c:	mov	r2, r5
   1d190:	asr	r3, r5, #31
   1d194:	asr	r5, r4, #31
   1d198:	strd	r2, [sp, #8]
   1d19c:	ldr	r3, [pc, #40]	; 1d1cc <fputs@plt+0xc05c>
   1d1a0:	strh	r7, [sp]
   1d1a4:	strd	r4, [sp, #16]
   1d1a8:	ldr	r3, [r3, #360]	; 0x168
   1d1ac:	mov	r2, sp
   1d1b0:	mov	r1, #13
   1d1b4:	ldr	r0, [r6, #12]
   1d1b8:	blx	r3
   1d1bc:	cmn	r0, #1
   1d1c0:	bne	1d164 <fputs@plt+0xbff4>
   1d1c4:	mov	r0, #5
   1d1c8:	b	1d168 <fputs@plt+0xbff8>
   1d1cc:	andeq	ip, r8, r0, lsr r1
   1d1d0:	mov	ip, r1
   1d1d4:	mov	r1, r3
   1d1d8:	mov	r3, #1
   1d1dc:	push	{r4, r5, r6, lr}
   1d1e0:	add	r6, ip, r2
   1d1e4:	ldr	r5, [r0, #36]	; 0x24
   1d1e8:	lsl	r4, r3, ip
   1d1ec:	ldr	lr, [r5]
   1d1f0:	rsb	r4, r4, r3, lsl r6
   1d1f4:	ands	r6, r1, r3
   1d1f8:	uxth	r4, r4
   1d1fc:	ldr	r3, [lr, #32]
   1d200:	movne	r1, #0
   1d204:	bne	1d250 <fputs@plt+0xc0e0>
   1d208:	tst	r1, #4
   1d20c:	movne	r1, r3
   1d210:	movne	r3, r6
   1d214:	bne	1d2c0 <fputs@plt+0xc150>
   1d218:	cmp	r3, #0
   1d21c:	bne	1d2fc <fputs@plt+0xc18c>
   1d220:	mov	r3, r2
   1d224:	mov	r1, #1
   1d228:	add	r2, ip, #120	; 0x78
   1d22c:	ldr	r0, [r0, #8]
   1d230:	bl	1d14c <fputs@plt+0xbfdc>
   1d234:	cmp	r0, #0
   1d238:	beq	1d31c <fputs@plt+0xc1ac>
   1d23c:	pop	{r4, r5, r6, pc}
   1d240:	cmp	r3, r5
   1d244:	ldrhne	lr, [r3, #10]
   1d248:	ldr	r3, [r3, #4]
   1d24c:	orrne	r1, r1, lr
   1d250:	cmp	r3, #0
   1d254:	bne	1d240 <fputs@plt+0xc0d0>
   1d258:	tst	r1, r4
   1d25c:	beq	1d288 <fputs@plt+0xc118>
   1d260:	ldrh	r3, [r5, #12]
   1d264:	mvn	r4, r4
   1d268:	mov	r0, #0
   1d26c:	sxth	r4, r4
   1d270:	and	r3, r3, r4
   1d274:	strh	r3, [r5, #12]
   1d278:	ldrh	r3, [r5, #10]
   1d27c:	and	r4, r4, r3
   1d280:	strh	r4, [r5, #10]
   1d284:	pop	{r4, r5, r6, pc}
   1d288:	mov	r3, r2
   1d28c:	mov	r1, #2
   1d290:	add	r2, ip, #120	; 0x78
   1d294:	ldr	r0, [r0, #8]
   1d298:	bl	1d14c <fputs@plt+0xbfdc>
   1d29c:	cmp	r0, #0
   1d2a0:	popne	{r4, r5, r6, pc}
   1d2a4:	b	1d260 <fputs@plt+0xc0f0>
   1d2a8:	ldrh	lr, [r1, #12]
   1d2ac:	tst	r4, lr
   1d2b0:	bne	1d32c <fputs@plt+0xc1bc>
   1d2b4:	ldrh	lr, [r1, #10]
   1d2b8:	ldr	r1, [r1, #4]
   1d2bc:	orr	r3, r3, lr
   1d2c0:	cmp	r1, #0
   1d2c4:	bne	1d2a8 <fputs@plt+0xc138>
   1d2c8:	tst	r3, r4
   1d2cc:	bne	1d2e8 <fputs@plt+0xc178>
   1d2d0:	mov	r3, r2
   1d2d4:	ldr	r0, [r0, #8]
   1d2d8:	add	r2, ip, #120	; 0x78
   1d2dc:	bl	1d14c <fputs@plt+0xbfdc>
   1d2e0:	cmp	r0, #0
   1d2e4:	popne	{r4, r5, r6, pc}
   1d2e8:	ldrh	r3, [r5, #10]
   1d2ec:	mov	r0, r6
   1d2f0:	orr	r4, r4, r3
   1d2f4:	strh	r4, [r5, #10]
   1d2f8:	pop	{r4, r5, r6, pc}
   1d2fc:	ldrh	r1, [r3, #12]
   1d300:	tst	r4, r1
   1d304:	bne	1d32c <fputs@plt+0xc1bc>
   1d308:	ldrh	r1, [r3, #10]
   1d30c:	tst	r4, r1
   1d310:	bne	1d32c <fputs@plt+0xc1bc>
   1d314:	ldr	r3, [r3, #4]
   1d318:	b	1d218 <fputs@plt+0xc0a8>
   1d31c:	ldrh	r3, [r5, #12]
   1d320:	orr	r4, r4, r3
   1d324:	strh	r4, [r5, #12]
   1d328:	pop	{r4, r5, r6, pc}
   1d32c:	mov	r0, #5
   1d330:	pop	{r4, r5, r6, pc}
   1d334:	push	{r4, r5, r6, r7, lr}
   1d338:	mov	r4, r0
   1d33c:	sub	sp, sp, #132	; 0x84
   1d340:	mov	r5, r0
   1d344:	cmp	r5, #0
   1d348:	bne	1d390 <fputs@plt+0xc220>
   1d34c:	mov	r2, #128	; 0x80
   1d350:	mov	r1, r5
   1d354:	mov	r0, sp
   1d358:	bl	10f48 <memset@plt>
   1d35c:	cmp	r4, #0
   1d360:	bne	1d3a0 <fputs@plt+0xc230>
   1d364:	ldr	r3, [sp]
   1d368:	mov	r4, #1
   1d36c:	ldr	r1, [sp, r4, lsl #2]
   1d370:	mov	r0, r3
   1d374:	bl	16064 <fputs@plt+0x4ef4>
   1d378:	add	r4, r4, #1
   1d37c:	cmp	r4, #32
   1d380:	mov	r3, r0
   1d384:	bne	1d36c <fputs@plt+0xc1fc>
   1d388:	add	sp, sp, #132	; 0x84
   1d38c:	pop	{r4, r5, r6, r7, pc}
   1d390:	ldr	r3, [r5, #32]
   1d394:	str	r3, [r5, #12]
   1d398:	mov	r5, r3
   1d39c:	b	1d344 <fputs@plt+0xc1d4>
   1d3a0:	mov	r6, #0
   1d3a4:	ldr	r7, [r4, #12]
   1d3a8:	str	r5, [r4, #12]
   1d3ac:	ldr	r0, [sp, r6, lsl #2]
   1d3b0:	cmp	r0, #0
   1d3b4:	bne	1d3cc <fputs@plt+0xc25c>
   1d3b8:	add	r3, sp, #128	; 0x80
   1d3bc:	add	r6, r3, r6, lsl #2
   1d3c0:	str	r4, [r6, #-128]	; 0xffffff80
   1d3c4:	mov	r4, r7
   1d3c8:	b	1d35c <fputs@plt+0xc1ec>
   1d3cc:	mov	r1, r4
   1d3d0:	bl	16064 <fputs@plt+0x4ef4>
   1d3d4:	str	r5, [sp, r6, lsl #2]
   1d3d8:	add	r6, r6, #1
   1d3dc:	cmp	r6, #31
   1d3e0:	mov	r4, r0
   1d3e4:	bne	1d3ac <fputs@plt+0xc23c>
   1d3e8:	mov	r1, r0
   1d3ec:	ldr	r0, [sp, #124]	; 0x7c
   1d3f0:	bl	16064 <fputs@plt+0x4ef4>
   1d3f4:	str	r0, [sp, #124]	; 0x7c
   1d3f8:	b	1d3c4 <fputs@plt+0xc254>
   1d3fc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d400:	mov	r4, r0
   1d404:	ldrb	r3, [r0]
   1d408:	mov	r5, r1
   1d40c:	cmp	r3, #48	; 0x30
   1d410:	bne	1d4c4 <fputs@plt+0xc354>
   1d414:	ldrb	r3, [r0, #1]
   1d418:	and	r3, r3, #223	; 0xdf
   1d41c:	cmp	r3, #88	; 0x58
   1d420:	bne	1d4c4 <fputs@plt+0xc354>
   1d424:	ldrb	r3, [r0, #2]
   1d428:	ldr	r2, [pc, #188]	; 1d4ec <fputs@plt+0xc37c>
   1d42c:	add	r3, r2, r3
   1d430:	ldrb	r3, [r3, #320]	; 0x140
   1d434:	tst	r3, #8
   1d438:	beq	1d4c4 <fputs@plt+0xc354>
   1d43c:	add	r3, r0, #2
   1d440:	sub	sl, r3, r4
   1d444:	ldrb	r1, [r3], #1
   1d448:	cmp	r1, #48	; 0x30
   1d44c:	beq	1d440 <fputs@plt+0xc2d0>
   1d450:	add	r1, r4, sl
   1d454:	mov	r6, #0
   1d458:	mov	r7, #0
   1d45c:	mov	ip, r1
   1d460:	sub	r3, r1, r4
   1d464:	ldrb	r0, [ip]
   1d468:	add	r1, r1, #1
   1d46c:	add	lr, r2, r0
   1d470:	ldrb	lr, [lr, #320]	; 0x140
   1d474:	tst	lr, #8
   1d478:	bne	1d4a0 <fputs@plt+0xc330>
   1d47c:	strd	r6, [r5]
   1d480:	ldrb	r2, [ip]
   1d484:	cmp	r2, #0
   1d488:	bne	1d4e4 <fputs@plt+0xc374>
   1d48c:	sub	r0, r3, sl
   1d490:	cmp	r0, #16
   1d494:	movle	r0, #0
   1d498:	movgt	r0, #1
   1d49c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d4a0:	bl	1572c <fputs@plt+0x45bc>
   1d4a4:	lsl	r9, r7, #4
   1d4a8:	orr	r9, r9, r6, lsr #28
   1d4ac:	lsl	r8, r6, #4
   1d4b0:	mov	r7, #0
   1d4b4:	uxtb	r6, r0
   1d4b8:	adds	r6, r6, r8
   1d4bc:	adc	r7, r7, r9
   1d4c0:	b	1d45c <fputs@plt+0xc2ec>
   1d4c4:	mov	r0, r4
   1d4c8:	bl	18f64 <fputs@plt+0x7df4>
   1d4cc:	mov	r1, r5
   1d4d0:	mov	r3, #1
   1d4d4:	mov	r2, r0
   1d4d8:	mov	r0, r4
   1d4dc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d4e0:	b	1528c <fputs@plt+0x411c>
   1d4e4:	mov	r0, #1
   1d4e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d4ec:	strheq	r4, [r7], -r0
   1d4f0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d4f4:	subs	r6, r1, #0
   1d4f8:	ldr	r4, [pc, #160]	; 1d5a0 <fputs@plt+0xc430>
   1d4fc:	bne	1d52c <fputs@plt+0xc3bc>
   1d500:	mov	r3, r4
   1d504:	mov	r0, r6
   1d508:	ldr	r2, [r3, #8]
   1d50c:	add	r0, r0, #1
   1d510:	cmp	r2, #0
   1d514:	strne	r2, [r3, #4]
   1d518:	cmp	r0, #28
   1d51c:	add	r3, r3, #12
   1d520:	bne	1d508 <fputs@plt+0xc398>
   1d524:	mov	r0, #0
   1d528:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d52c:	sub	r7, r4, #272	; 0x110
   1d530:	mov	r8, r2
   1d534:	mov	r5, #0
   1d538:	mov	fp, #12
   1d53c:	mov	r9, r7
   1d540:	mul	sl, fp, r5
   1d544:	mov	r0, r6
   1d548:	ldr	r1, [sl, r4]
   1d54c:	bl	1114c <strcmp@plt>
   1d550:	cmp	r0, #0
   1d554:	bne	1d58c <fputs@plt+0xc41c>
   1d558:	add	r3, r7, sl
   1d55c:	ldr	r2, [r3, #280]	; 0x118
   1d560:	cmp	r2, #0
   1d564:	ldreq	r2, [r3, #276]	; 0x114
   1d568:	streq	r2, [r3, #280]	; 0x118
   1d56c:	cmp	r8, #0
   1d570:	moveq	r3, #12
   1d574:	mlaeq	r3, r3, r5, r9
   1d578:	ldreq	r8, [r3, #280]	; 0x118
   1d57c:	mov	r3, #12
   1d580:	mla	r5, r3, r5, r9
   1d584:	str	r8, [r5, #276]	; 0x114
   1d588:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d58c:	add	r5, r5, #1
   1d590:	cmp	r5, #28
   1d594:	bne	1d540 <fputs@plt+0xc3d0>
   1d598:	mov	r0, #12
   1d59c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d5a0:	andeq	ip, r8, r0, asr #4
   1d5a4:	cmp	r1, #0
   1d5a8:	cmpne	r0, #0
   1d5ac:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d5b0:	mov	r6, r1
   1d5b4:	bne	1d5c8 <fputs@plt+0xc458>
   1d5b8:	cmp	r0, r1
   1d5bc:	movne	r0, #2
   1d5c0:	moveq	r0, #0
   1d5c4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d5c8:	ldr	r4, [r0, #4]
   1d5cc:	ldr	sl, [r1, #4]
   1d5d0:	orr	r7, r4, sl
   1d5d4:	tst	r7, #1024	; 0x400
   1d5d8:	beq	1d5f8 <fputs@plt+0xc488>
   1d5dc:	and	sl, sl, #1024	; 0x400
   1d5e0:	tst	sl, r4
   1d5e4:	beq	1d75c <fputs@plt+0xc5ec>
   1d5e8:	ldr	r3, [r0, #8]
   1d5ec:	ldr	r0, [r1, #8]
   1d5f0:	cmp	r3, r0
   1d5f4:	b	1d5bc <fputs@plt+0xc44c>
   1d5f8:	ldrb	r9, [r0]
   1d5fc:	ldrb	fp, [r1]
   1d600:	mov	r8, r2
   1d604:	mov	r5, r0
   1d608:	cmp	r9, fp
   1d60c:	beq	1d650 <fputs@plt+0xc4e0>
   1d610:	cmp	r9, #95	; 0x5f
   1d614:	bne	1d628 <fputs@plt+0xc4b8>
   1d618:	ldr	r0, [r0, #12]
   1d61c:	bl	1d5a4 <fputs@plt+0xc434>
   1d620:	cmp	r0, #1
   1d624:	ble	1d754 <fputs@plt+0xc5e4>
   1d628:	cmp	fp, #95	; 0x5f
   1d62c:	bne	1d75c <fputs@plt+0xc5ec>
   1d630:	mov	r2, r8
   1d634:	ldr	r1, [r6, #12]
   1d638:	mov	r0, r5
   1d63c:	bl	1d5a4 <fputs@plt+0xc434>
   1d640:	cmp	r0, #1
   1d644:	movgt	r0, #2
   1d648:	movle	r0, #1
   1d64c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d650:	and	r3, r9, #253	; 0xfd
   1d654:	cmp	r3, #152	; 0x98
   1d658:	beq	1d680 <fputs@plt+0xc510>
   1d65c:	ldr	r0, [r0, #8]
   1d660:	cmp	r0, #0
   1d664:	beq	1d680 <fputs@plt+0xc510>
   1d668:	cmp	r9, #151	; 0x97
   1d66c:	ldr	r1, [r1, #8]
   1d670:	bne	1d738 <fputs@plt+0xc5c8>
   1d674:	bl	14c44 <fputs@plt+0x3ad4>
   1d678:	cmp	r0, #0
   1d67c:	bne	1d75c <fputs@plt+0xc5ec>
   1d680:	eor	r4, r4, sl
   1d684:	ands	r0, r4, #16
   1d688:	bne	1d75c <fputs@plt+0xc5ec>
   1d68c:	tst	r7, #16384	; 0x4000
   1d690:	popne	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d694:	tst	r7, #2048	; 0x800
   1d698:	bne	1d75c <fputs@plt+0xc5ec>
   1d69c:	mov	r2, r8
   1d6a0:	ldr	r1, [r6, #12]
   1d6a4:	ldr	r0, [r5, #12]
   1d6a8:	bl	1d5a4 <fputs@plt+0xc434>
   1d6ac:	cmp	r0, #0
   1d6b0:	bne	1d75c <fputs@plt+0xc5ec>
   1d6b4:	mov	r2, r8
   1d6b8:	ldr	r1, [r6, #16]
   1d6bc:	ldr	r0, [r5, #16]
   1d6c0:	bl	1d5a4 <fputs@plt+0xc434>
   1d6c4:	cmp	r0, #0
   1d6c8:	bne	1d75c <fputs@plt+0xc5ec>
   1d6cc:	mov	r2, r8
   1d6d0:	ldr	r1, [r6, #20]
   1d6d4:	ldr	r0, [r5, #20]
   1d6d8:	bl	11204 <fputs@plt+0x94>
   1d6dc:	cmp	r0, #0
   1d6e0:	bne	1d75c <fputs@plt+0xc5ec>
   1d6e4:	lsr	r7, r7, #13
   1d6e8:	eor	r7, r7, #1
   1d6ec:	cmp	r9, #97	; 0x61
   1d6f0:	moveq	r9, #0
   1d6f4:	andne	r9, r7, #1
   1d6f8:	cmp	r9, #0
   1d6fc:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d700:	ldrsh	r2, [r5, #32]
   1d704:	ldrsh	r3, [r6, #32]
   1d708:	cmp	r2, r3
   1d70c:	bne	1d75c <fputs@plt+0xc5ec>
   1d710:	ldr	r2, [r5, #28]
   1d714:	ldr	r3, [r6, #28]
   1d718:	cmp	r2, r3
   1d71c:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d720:	mvn	r0, r3
   1d724:	lsr	r0, r0, #31
   1d728:	cmp	r8, r2
   1d72c:	orrne	r0, r0, #1
   1d730:	lsl	r0, r0, #1
   1d734:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d738:	bl	1114c <strcmp@plt>
   1d73c:	cmp	r0, #0
   1d740:	beq	1d680 <fputs@plt+0xc510>
   1d744:	cmp	r9, #95	; 0x5f
   1d748:	movne	r0, #2
   1d74c:	moveq	r0, #1
   1d750:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d754:	mov	r0, #1
   1d758:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d75c:	mov	r0, #2
   1d760:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d764:	push	{r4, r5, r6, lr}
   1d768:	mov	r4, r0
   1d76c:	mov	r5, r1
   1d770:	mov	r6, r2
   1d774:	bl	1d5a4 <fputs@plt+0xc434>
   1d778:	cmp	r0, #0
   1d77c:	beq	1d7f8 <fputs@plt+0xc688>
   1d780:	ldrb	r3, [r5]
   1d784:	cmp	r3, #71	; 0x47
   1d788:	bne	1d7c0 <fputs@plt+0xc650>
   1d78c:	mov	r2, r6
   1d790:	ldr	r1, [r5, #12]
   1d794:	mov	r0, r4
   1d798:	bl	1d764 <fputs@plt+0xc5f4>
   1d79c:	cmp	r0, #0
   1d7a0:	bne	1d7f8 <fputs@plt+0xc688>
   1d7a4:	mov	r2, r6
   1d7a8:	ldr	r1, [r5, #16]
   1d7ac:	mov	r0, r4
   1d7b0:	bl	1d764 <fputs@plt+0xc5f4>
   1d7b4:	adds	r0, r0, #0
   1d7b8:	movne	r0, #1
   1d7bc:	pop	{r4, r5, r6, pc}
   1d7c0:	cmp	r3, #77	; 0x4d
   1d7c4:	bne	1d800 <fputs@plt+0xc690>
   1d7c8:	mov	r2, r6
   1d7cc:	ldr	r1, [r5, #12]
   1d7d0:	ldr	r0, [r4, #12]
   1d7d4:	bl	1d5a4 <fputs@plt+0xc434>
   1d7d8:	cmp	r0, #0
   1d7dc:	bne	1d800 <fputs@plt+0xc690>
   1d7e0:	ldrb	r0, [r4]
   1d7e4:	cmp	r0, #76	; 0x4c
   1d7e8:	cmpne	r0, #73	; 0x49
   1d7ec:	movne	r0, #1
   1d7f0:	moveq	r0, #0
   1d7f4:	pop	{r4, r5, r6, pc}
   1d7f8:	mov	r0, #1
   1d7fc:	pop	{r4, r5, r6, pc}
   1d800:	mov	r0, #0
   1d804:	pop	{r4, r5, r6, pc}
   1d808:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d80c:	mov	r6, r0
   1d810:	mov	r5, r1
   1d814:	mov	r4, r2
   1d818:	ldrb	r3, [r4]
   1d81c:	cmp	r3, #72	; 0x48
   1d820:	beq	1d844 <fputs@plt+0xc6d4>
   1d824:	ldr	r9, [r5, #20]
   1d828:	ldr	r8, [r5, #12]
   1d82c:	mov	sl, #48	; 0x30
   1d830:	mov	r5, #0
   1d834:	cmp	r5, r8
   1d838:	blt	1d864 <fputs@plt+0xc6f4>
   1d83c:	mov	r0, #0
   1d840:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d844:	ldr	r2, [r4, #12]
   1d848:	mov	r1, r5
   1d84c:	mov	r0, r6
   1d850:	bl	1d808 <fputs@plt+0xc698>
   1d854:	cmp	r0, #0
   1d858:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d85c:	ldr	r4, [r4, #16]
   1d860:	b	1d818 <fputs@plt+0xc6a8>
   1d864:	mul	r3, sl, r5
   1d868:	mov	r2, r6
   1d86c:	mov	r1, r4
   1d870:	ldr	r7, [r9, r3]
   1d874:	mov	r0, r7
   1d878:	bl	1d764 <fputs@plt+0xc5f4>
   1d87c:	cmp	r0, #0
   1d880:	beq	1d89c <fputs@plt+0xc72c>
   1d884:	ldr	r3, [r7, #4]
   1d888:	tst	r3, #1
   1d88c:	beq	1d8a4 <fputs@plt+0xc734>
   1d890:	ldrsh	r3, [r7, #36]	; 0x24
   1d894:	cmp	r6, r3
   1d898:	beq	1d8a4 <fputs@plt+0xc734>
   1d89c:	add	r5, r5, #1
   1d8a0:	b	1d834 <fputs@plt+0xc6c4>
   1d8a4:	mov	r0, #1
   1d8a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d8ac:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d8b0:	mov	r5, r3
   1d8b4:	ldr	r6, [sp, #40]	; 0x28
   1d8b8:	ldrb	r3, [r6]
   1d8bc:	cmp	r3, #152	; 0x98
   1d8c0:	bne	1d8e4 <fputs@plt+0xc774>
   1d8c4:	ldr	r2, [sp, #44]	; 0x2c
   1d8c8:	ldr	r3, [r6, #28]
   1d8cc:	str	r3, [r2]
   1d8d0:	ldrsh	r3, [r6, #32]
   1d8d4:	ldr	r2, [sp, #48]	; 0x30
   1d8d8:	str	r3, [r2]
   1d8dc:	mov	r0, #1
   1d8e0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d8e4:	mov	r4, r2
   1d8e8:	orrs	r3, r4, r5
   1d8ec:	beq	1d90c <fputs@plt+0xc79c>
   1d8f0:	subs	r2, r2, #1
   1d8f4:	sbc	r3, r5, #0
   1d8f8:	and	r3, r3, r5
   1d8fc:	and	r2, r2, r4
   1d900:	orrs	r3, r2, r3
   1d904:	moveq	r3, #0
   1d908:	beq	1d920 <fputs@plt+0xc7b0>
   1d90c:	mov	r0, #0
   1d910:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d914:	add	r3, r3, #1
   1d918:	lsrs	r5, r5, #1
   1d91c:	rrx	r4, r4
   1d920:	cmp	r5, #0
   1d924:	cmpeq	r4, #1
   1d928:	bhi	1d914 <fputs@plt+0xc7a4>
   1d92c:	mov	r2, #72	; 0x48
   1d930:	mov	r9, #10
   1d934:	mla	r3, r2, r3, r0
   1d938:	ldr	r8, [r3, #52]	; 0x34
   1d93c:	ldr	r3, [r3, #24]
   1d940:	ldr	r4, [r3, #8]
   1d944:	cmp	r4, #0
   1d948:	beq	1d90c <fputs@plt+0xc79c>
   1d94c:	ldr	sl, [r4, #40]	; 0x28
   1d950:	cmp	sl, #0
   1d954:	movne	r5, #0
   1d958:	ldrhne	r7, [r4, #50]	; 0x32
   1d95c:	lslne	r7, r7, #1
   1d960:	bne	1d970 <fputs@plt+0xc800>
   1d964:	ldr	r4, [r4, #20]
   1d968:	b	1d944 <fputs@plt+0xc7d4>
   1d96c:	add	r5, r5, #2
   1d970:	cmp	r7, r5
   1d974:	beq	1d964 <fputs@plt+0xc7f4>
   1d978:	ldr	r2, [r4, #4]
   1d97c:	ldrsh	fp, [r2, r5]
   1d980:	cmn	fp, #2
   1d984:	bne	1d96c <fputs@plt+0xc7fc>
   1d988:	mul	r1, r9, r5
   1d98c:	ldr	r0, [sl, #4]
   1d990:	mov	r2, r8
   1d994:	ldr	r1, [r0, r1]
   1d998:	mov	r0, r6
   1d99c:	bl	1d5a4 <fputs@plt+0xc434>
   1d9a0:	cmp	r0, #0
   1d9a4:	bne	1d96c <fputs@plt+0xc7fc>
   1d9a8:	ldr	r3, [sp, #44]	; 0x2c
   1d9ac:	str	r8, [r3]
   1d9b0:	ldr	r3, [sp, #48]	; 0x30
   1d9b4:	str	fp, [r3]
   1d9b8:	b	1d8dc <fputs@plt+0xc76c>
   1d9bc:	ldrb	r3, [r0, #16]
   1d9c0:	cmp	r3, r1
   1d9c4:	bne	1d9d8 <fputs@plt+0xc868>
   1d9c8:	mov	r0, #0
   1d9cc:	bx	lr
   1d9d0:	mov	r0, #0
   1d9d4:	pop	{r4, pc}
   1d9d8:	cmp	r1, #1
   1d9dc:	strbeq	r1, [r0, #16]
   1d9e0:	beq	1d9c8 <fputs@plt+0xc858>
   1d9e4:	ldr	r3, [pc, #64]	; 1da2c <fputs@plt+0xc8bc>
   1d9e8:	push	{r4, lr}
   1d9ec:	mov	r4, r0
   1d9f0:	ldr	r3, [r3, #504]	; 0x1f8
   1d9f4:	ldr	r0, [r0, #24]
   1d9f8:	blx	r3
   1d9fc:	cmp	r0, #0
   1da00:	bge	1da20 <fputs@plt+0xc8b0>
   1da04:	bl	11164 <__errno_location@plt>
   1da08:	ldr	r3, [r0]
   1da0c:	cmp	r3, #2
   1da10:	beq	1d9d0 <fputs@plt+0xc860>
   1da14:	str	r3, [r4, #20]
   1da18:	ldr	r0, [pc, #16]	; 1da30 <fputs@plt+0xc8c0>
   1da1c:	pop	{r4, pc}
   1da20:	mov	r0, #0
   1da24:	strb	r0, [r4, #16]
   1da28:	pop	{r4, pc}
   1da2c:	andeq	ip, r8, r0, lsr r1
   1da30:	andeq	r0, r0, sl, lsl #16
   1da34:	ldr	r3, [pc, #88]	; 1da94 <fputs@plt+0xc924>
   1da38:	push	{r4, r5, lr}
   1da3c:	sub	sp, sp, #108	; 0x6c
   1da40:	mov	r5, r0
   1da44:	mov	r4, r1
   1da48:	ldr	r3, [r3, #336]	; 0x150
   1da4c:	mov	r1, sp
   1da50:	ldr	r0, [r0, #12]
   1da54:	blx	r3
   1da58:	cmp	r0, #0
   1da5c:	beq	1da78 <fputs@plt+0xc908>
   1da60:	bl	11164 <__errno_location@plt>
   1da64:	ldr	r3, [r0]
   1da68:	ldr	r0, [pc, #40]	; 1da98 <fputs@plt+0xc928>
   1da6c:	str	r3, [r5, #20]
   1da70:	add	sp, sp, #108	; 0x6c
   1da74:	pop	{r4, r5, pc}
   1da78:	ldrd	r2, [sp, #48]	; 0x30
   1da7c:	cmp	r3, #0
   1da80:	cmpeq	r2, #1
   1da84:	moveq	r2, #0
   1da88:	moveq	r3, #0
   1da8c:	strd	r2, [r4]
   1da90:	b	1da70 <fputs@plt+0xc900>
   1da94:	andeq	ip, r8, r0, lsr r1
   1da98:	andeq	r0, r0, sl, lsl #14
   1da9c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   1daa0:	mov	r6, r0
   1daa4:	ldr	r4, [sp, #44]	; 0x2c
   1daa8:	ldr	sl, [pc, #128]	; 1db30 <fputs@plt+0xc9c0>
   1daac:	bic	r4, r4, #-16777216	; 0xff000000
   1dab0:	mov	r8, r2
   1dab4:	mov	r9, r3
   1dab8:	bic	r4, r4, #16646144	; 0xfe0000
   1dabc:	mov	r7, #0
   1dac0:	mov	r3, r9
   1dac4:	str	r7, [sp]
   1dac8:	mov	r2, r8
   1dacc:	mov	r0, r6
   1dad0:	bl	11068 <lseek64@plt>
   1dad4:	cmp	r0, #0
   1dad8:	sbcs	r3, r1, #0
   1dadc:	blt	1db28 <fputs@plt+0xc9b8>
   1dae0:	mov	r2, r4
   1dae4:	ldr	r1, [sp, #40]	; 0x28
   1dae8:	mov	r0, r6
   1daec:	ldr	r3, [sl, #408]	; 0x198
   1daf0:	blx	r3
   1daf4:	subs	r5, r0, #0
   1daf8:	bge	1db1c <fputs@plt+0xc9ac>
   1dafc:	bl	11164 <__errno_location@plt>
   1db00:	ldr	r3, [r0]
   1db04:	cmp	r3, #4
   1db08:	beq	1dac0 <fputs@plt+0xc950>
   1db0c:	bl	11164 <__errno_location@plt>
   1db10:	ldr	r3, [sp, #48]	; 0x30
   1db14:	ldr	r2, [r0]
   1db18:	str	r2, [r3]
   1db1c:	mov	r0, r5
   1db20:	add	sp, sp, #8
   1db24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1db28:	mvn	r5, #0
   1db2c:	b	1db0c <fputs@plt+0xc99c>
   1db30:	andeq	ip, r8, r0, lsr r1
   1db34:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1db38:	rev	r2, r2
   1db3c:	ldr	r5, [sp, #32]
   1db40:	rev	r1, r1
   1db44:	mov	r4, r0
   1db48:	str	r1, [r5]
   1db4c:	str	r2, [r5, #4]
   1db50:	ldr	r2, [r0, #104]	; 0x68
   1db54:	add	r0, r5, #8
   1db58:	cmp	r2, #0
   1db5c:	bne	1dbd8 <fputs@plt+0xca68>
   1db60:	mov	r8, r3
   1db64:	mov	r3, r4
   1db68:	mov	r2, r0
   1db6c:	ldr	r0, [r3, #84]!	; 0x54
   1db70:	add	r7, r4, #76	; 0x4c
   1db74:	ldr	r1, [r3, #4]
   1db78:	mov	r3, r7
   1db7c:	stmia	r2!, {r0, r1}
   1db80:	ldrb	r6, [r4, #65]	; 0x41
   1db84:	clz	r6, r6
   1db88:	lsr	r6, r6, #5
   1db8c:	mov	r1, r5
   1db90:	mov	r0, r6
   1db94:	str	r7, [sp]
   1db98:	mov	r2, #8
   1db9c:	bl	16518 <fputs@plt+0x53a8>
   1dba0:	mov	r3, r7
   1dba4:	str	r7, [sp]
   1dba8:	ldr	r2, [r4, #36]	; 0x24
   1dbac:	mov	r1, r8
   1dbb0:	mov	r0, r6
   1dbb4:	bl	16518 <fputs@plt+0x53a8>
   1dbb8:	ldr	r3, [r4, #76]	; 0x4c
   1dbbc:	rev	r3, r3
   1dbc0:	str	r3, [r5, #16]
   1dbc4:	ldr	r3, [r4, #80]	; 0x50
   1dbc8:	rev	r3, r3
   1dbcc:	str	r3, [r5, #20]
   1dbd0:	add	sp, sp, #8
   1dbd4:	pop	{r4, r5, r6, r7, r8, pc}
   1dbd8:	mov	r2, #16
   1dbdc:	mov	r1, #0
   1dbe0:	add	sp, sp, #8
   1dbe4:	pop	{r4, r5, r6, r7, r8, lr}
   1dbe8:	b	10f48 <memset@plt>
   1dbec:	push	{r4, r5, r6, r7, r8, lr}
   1dbf0:	sub	sp, sp, #32
   1dbf4:	ldr	r5, [r1, #4]
   1dbf8:	ldrd	r6, [sp, #56]	; 0x38
   1dbfc:	add	r8, sp, #8
   1dc00:	str	r8, [sp]
   1dc04:	mov	r4, r0
   1dc08:	mov	r3, r5
   1dc0c:	ldr	r1, [r1, #20]
   1dc10:	ldr	r0, [r0]
   1dc14:	bl	1db34 <fputs@plt+0xc9c4>
   1dc18:	strd	r6, [sp]
   1dc1c:	mov	r2, #24
   1dc20:	mov	r1, r8
   1dc24:	mov	r0, r4
   1dc28:	bl	16684 <fputs@plt+0x5514>
   1dc2c:	cmp	r0, #0
   1dc30:	bne	1dc50 <fputs@plt+0xcae0>
   1dc34:	adds	r6, r6, #24
   1dc38:	adc	r7, r7, #0
   1dc3c:	ldr	r2, [r4, #20]
   1dc40:	strd	r6, [sp]
   1dc44:	mov	r1, r5
   1dc48:	mov	r0, r4
   1dc4c:	bl	16684 <fputs@plt+0x5514>
   1dc50:	add	sp, sp, #32
   1dc54:	pop	{r4, r5, r6, r7, r8, pc}
   1dc58:	mov	r0, #0
   1dc5c:	bx	lr
   1dc60:	cmp	r0, #13
   1dc64:	beq	1dca4 <fputs@plt+0xcb34>
   1dc68:	bgt	1dc8c <fputs@plt+0xcb1c>
   1dc6c:	cmp	r0, #4
   1dc70:	beq	1dca4 <fputs@plt+0xcb34>
   1dc74:	cmp	r0, #11
   1dc78:	beq	1dca4 <fputs@plt+0xcb34>
   1dc7c:	cmp	r0, #1
   1dc80:	beq	1dcac <fputs@plt+0xcb3c>
   1dc84:	ldr	r0, [pc, #40]	; 1dcb4 <fputs@plt+0xcb44>
   1dc88:	bx	lr
   1dc8c:	cmp	r0, #37	; 0x25
   1dc90:	beq	1dca4 <fputs@plt+0xcb34>
   1dc94:	cmp	r0, #110	; 0x6e
   1dc98:	beq	1dca4 <fputs@plt+0xcb34>
   1dc9c:	cmp	r0, #16
   1dca0:	bne	1dc84 <fputs@plt+0xcb14>
   1dca4:	mov	r0, #5
   1dca8:	bx	lr
   1dcac:	mov	r0, #3
   1dcb0:	bx	lr
   1dcb4:	andeq	r0, r0, sl, lsl #30
   1dcb8:	push	{r4, r5, r6, lr}
   1dcbc:	mov	r4, r0
   1dcc0:	mov	r5, r1
   1dcc4:	ldrb	r3, [r4, #16]
   1dcc8:	ldr	r0, [r0, #24]
   1dccc:	cmp	r3, #0
   1dcd0:	beq	1dce8 <fputs@plt+0xcb78>
   1dcd4:	strb	r1, [r4, #16]
   1dcd8:	mov	r1, #0
   1dcdc:	bl	11110 <utimes@plt>
   1dce0:	mov	r0, #0
   1dce4:	pop	{r4, r5, r6, pc}
   1dce8:	ldr	r3, [pc, #68]	; 1dd34 <fputs@plt+0xcbc4>
   1dcec:	ldr	r1, [pc, #68]	; 1dd38 <fputs@plt+0xcbc8>
   1dcf0:	ldr	r3, [r3, #492]	; 0x1ec
   1dcf4:	blx	r3
   1dcf8:	cmp	r0, #0
   1dcfc:	bge	1dd24 <fputs@plt+0xcbb4>
   1dd00:	bl	11164 <__errno_location@plt>
   1dd04:	ldr	r3, [r0]
   1dd08:	cmp	r3, #17
   1dd0c:	beq	1dd2c <fputs@plt+0xcbbc>
   1dd10:	mov	r0, r3
   1dd14:	bl	1dc60 <fputs@plt+0xcaf0>
   1dd18:	cmp	r0, #5
   1dd1c:	strne	r3, [r4, #20]
   1dd20:	pop	{r4, r5, r6, pc}
   1dd24:	strb	r5, [r4, #16]
   1dd28:	pop	{r4, r5, r6, pc}
   1dd2c:	mov	r0, #5
   1dd30:	pop	{r4, r5, r6, pc}
   1dd34:	andeq	ip, r8, r0, lsr r1
   1dd38:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   1dd3c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1dd40:	sub	sp, sp, #36	; 0x24
   1dd44:	ldrb	r2, [r0, #16]
   1dd48:	cmp	r2, r1
   1dd4c:	bge	1ddb0 <fputs@plt+0xcc40>
   1dd50:	ldr	r7, [r0, #8]
   1dd54:	ldrb	r3, [r7, #20]
   1dd58:	cmp	r2, r3
   1dd5c:	beq	1dd7c <fputs@plt+0xcc0c>
   1dd60:	cmp	r3, #2
   1dd64:	cmpls	r1, #1
   1dd68:	beq	1dd84 <fputs@plt+0xcc14>
   1dd6c:	mov	r4, #5
   1dd70:	mov	r0, r4
   1dd74:	add	sp, sp, #36	; 0x24
   1dd78:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1dd7c:	cmp	r1, #1
   1dd80:	bne	1ddb8 <fputs@plt+0xcc48>
   1dd84:	sub	r3, r3, #1
   1dd88:	cmp	r3, #1
   1dd8c:	bhi	1ddb8 <fputs@plt+0xcc48>
   1dd90:	mov	r3, #1
   1dd94:	strb	r3, [r0, #16]
   1dd98:	ldr	r3, [r7, #16]
   1dd9c:	add	r3, r3, #1
   1dda0:	str	r3, [r7, #16]
   1dda4:	ldr	r3, [r7, #32]
   1dda8:	add	r3, r3, #1
   1ddac:	str	r3, [r7, #32]
   1ddb0:	mov	r4, #0
   1ddb4:	b	1dd70 <fputs@plt+0xcc00>
   1ddb8:	mov	r5, r1
   1ddbc:	mov	r6, r0
   1ddc0:	mov	r1, #0
   1ddc4:	mov	r0, #1
   1ddc8:	mov	r3, #0
   1ddcc:	cmp	r5, #1
   1ddd0:	strd	r0, [sp, #16]
   1ddd4:	strh	r3, [sp, #2]
   1ddd8:	beq	1dde8 <fputs@plt+0xcc78>
   1dddc:	cmp	r2, #2
   1dde0:	cmpls	r5, #4
   1dde4:	bne	1df10 <fputs@plt+0xcda0>
   1dde8:	ldr	r8, [pc, #464]	; 1dfc0 <fputs@plt+0xce50>
   1ddec:	subs	r3, r5, #1
   1ddf0:	movne	r3, #1
   1ddf4:	ldr	r2, [r8, #608]	; 0x260
   1ddf8:	strh	r3, [sp]
   1ddfc:	mov	r1, sp
   1de00:	asr	r3, r2, #31
   1de04:	mov	r0, r6
   1de08:	strd	r2, [sp, #8]
   1de0c:	bl	1b2d0 <fputs@plt+0xa160>
   1de10:	cmp	r0, #0
   1de14:	beq	1de38 <fputs@plt+0xccc8>
   1de18:	bl	11164 <__errno_location@plt>
   1de1c:	ldr	r3, [r0]
   1de20:	mov	r0, r3
   1de24:	bl	1dc60 <fputs@plt+0xcaf0>
   1de28:	cmp	r0, #5
   1de2c:	mov	r4, r0
   1de30:	strne	r3, [r6, #20]
   1de34:	b	1dd70 <fputs@plt+0xcc00>
   1de38:	cmp	r5, #1
   1de3c:	bne	1df10 <fputs@plt+0xcda0>
   1de40:	ldr	r2, [r8, #608]	; 0x260
   1de44:	mov	r1, sp
   1de48:	add	r2, r2, #2
   1de4c:	mov	r0, r6
   1de50:	asr	r3, r2, #31
   1de54:	strd	r2, [sp, #8]
   1de58:	ldr	r2, [pc, #356]	; 1dfc4 <fputs@plt+0xce54>
   1de5c:	mov	r3, #0
   1de60:	strd	r2, [sp, #16]
   1de64:	bl	1b2d0 <fputs@plt+0xa160>
   1de68:	subs	r4, r0, #0
   1de6c:	moveq	r9, r4
   1de70:	beq	1de88 <fputs@plt+0xcd18>
   1de74:	bl	11164 <__errno_location@plt>
   1de78:	ldr	r9, [r0]
   1de7c:	mov	r0, r9
   1de80:	bl	1dc60 <fputs@plt+0xcaf0>
   1de84:	mov	r4, r0
   1de88:	ldr	r2, [r8, #608]	; 0x260
   1de8c:	mov	r1, sp
   1de90:	mov	r0, r6
   1de94:	asr	r3, r2, #31
   1de98:	strd	r2, [sp, #8]
   1de9c:	mov	r2, #1
   1dea0:	mov	r3, #0
   1dea4:	strd	r2, [sp, #16]
   1dea8:	mov	r3, #2
   1deac:	strh	r3, [sp]
   1deb0:	bl	1b2d0 <fputs@plt+0xa160>
   1deb4:	cmp	r0, #0
   1deb8:	beq	1ded8 <fputs@plt+0xcd68>
   1debc:	cmp	r4, #0
   1dec0:	bne	1dee0 <fputs@plt+0xcd70>
   1dec4:	bl	11164 <__errno_location@plt>
   1dec8:	ldr	r4, [pc, #248]	; 1dfc8 <fputs@plt+0xce58>
   1decc:	ldr	r9, [r0]
   1ded0:	str	r9, [r6, #20]
   1ded4:	b	1dd70 <fputs@plt+0xcc00>
   1ded8:	cmp	r4, #0
   1dedc:	beq	1deec <fputs@plt+0xcd7c>
   1dee0:	cmp	r4, #5
   1dee4:	beq	1dd6c <fputs@plt+0xcbfc>
   1dee8:	b	1ded0 <fputs@plt+0xcd60>
   1deec:	ldr	r3, [r7, #32]
   1def0:	add	r3, r3, #1
   1def4:	str	r3, [r7, #32]
   1def8:	mov	r3, #1
   1defc:	str	r3, [r7, #16]
   1df00:	uxtb	r5, r5
   1df04:	strb	r5, [r6, #16]
   1df08:	strb	r5, [r7, #20]
   1df0c:	b	1ddb0 <fputs@plt+0xcc40>
   1df10:	cmp	r5, #4
   1df14:	bne	1df28 <fputs@plt+0xcdb8>
   1df18:	ldr	r3, [r7, #16]
   1df1c:	cmp	r3, #1
   1df20:	movgt	r4, #5
   1df24:	bgt	1df9c <fputs@plt+0xce2c>
   1df28:	mov	r3, #1
   1df2c:	strh	r3, [sp]
   1df30:	ldr	r3, [pc, #136]	; 1dfc0 <fputs@plt+0xce50>
   1df34:	cmp	r5, #2
   1df38:	ldr	r2, [r3, #608]	; 0x260
   1df3c:	bne	1dfac <fputs@plt+0xce3c>
   1df40:	add	r2, r2, #1
   1df44:	asr	r3, r2, #31
   1df48:	strd	r2, [sp, #8]
   1df4c:	mov	r2, #1
   1df50:	mov	r3, #0
   1df54:	mov	r1, sp
   1df58:	mov	r0, r6
   1df5c:	strd	r2, [sp, #16]
   1df60:	bl	1b2d0 <fputs@plt+0xa160>
   1df64:	cmp	r0, #0
   1df68:	beq	1df00 <fputs@plt+0xcd90>
   1df6c:	bl	11164 <__errno_location@plt>
   1df70:	ldr	r3, [r0]
   1df74:	mov	r0, r3
   1df78:	bl	1dc60 <fputs@plt+0xcaf0>
   1df7c:	cmp	r0, #5
   1df80:	mov	r4, r0
   1df84:	beq	1df94 <fputs@plt+0xce24>
   1df88:	cmp	r0, #0
   1df8c:	str	r3, [r6, #20]
   1df90:	beq	1df00 <fputs@plt+0xcd90>
   1df94:	cmp	r5, #4
   1df98:	bne	1dd70 <fputs@plt+0xcc00>
   1df9c:	mov	r3, #3
   1dfa0:	strb	r3, [r6, #16]
   1dfa4:	strb	r3, [r7, #20]
   1dfa8:	b	1dd70 <fputs@plt+0xcc00>
   1dfac:	add	r2, r2, #2
   1dfb0:	asr	r3, r2, #31
   1dfb4:	strd	r2, [sp, #8]
   1dfb8:	ldr	r2, [pc, #4]	; 1dfc4 <fputs@plt+0xce54>
   1dfbc:	b	1df50 <fputs@plt+0xcde0>
   1dfc0:	andeq	ip, r8, r0, lsr r1
   1dfc4:	strdeq	r0, [r0], -lr
   1dfc8:	andeq	r0, r0, sl, lsl #16
   1dfcc:	mov	r0, #0
   1dfd0:	bx	lr
   1dfd4:	mov	r0, #0
   1dfd8:	bx	lr
   1dfdc:	bx	lr
   1dfe0:	push	{r4, r5, r6, r7, r8, r9, lr}
   1dfe4:	sub	sp, sp, #20
   1dfe8:	mov	r4, r0
   1dfec:	ldrd	r6, [sp, #48]	; 0x30
   1dff0:	mov	r8, r1
   1dff4:	mov	r5, r2
   1dff8:	add	r9, r0, #20
   1dffc:	stmib	sp, {r5, r9}
   1e000:	str	r8, [sp]
   1e004:	mov	r2, r6
   1e008:	mov	r3, r7
   1e00c:	ldr	r0, [r4, #12]
   1e010:	bl	1da9c <fputs@plt+0xc92c>
   1e014:	cmp	r5, r0
   1e018:	ble	1e060 <fputs@plt+0xcef0>
   1e01c:	cmp	r0, #0
   1e020:	bgt	1e04c <fputs@plt+0xcedc>
   1e024:	beq	1e038 <fputs@plt+0xcec8>
   1e028:	ldr	r3, [r4, #20]
   1e02c:	cmp	r3, #28
   1e030:	ldrne	r0, [pc, #48]	; 1e068 <fputs@plt+0xcef8>
   1e034:	bne	1e044 <fputs@plt+0xced4>
   1e038:	mov	r0, #13
   1e03c:	mov	r3, #0
   1e040:	str	r3, [r4, #20]
   1e044:	add	sp, sp, #20
   1e048:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1e04c:	adds	r6, r6, r0
   1e050:	sub	r5, r5, r0
   1e054:	adc	r7, r7, r0, asr #31
   1e058:	add	r8, r8, r0
   1e05c:	b	1dffc <fputs@plt+0xce8c>
   1e060:	mov	r0, #0
   1e064:	b	1e044 <fputs@plt+0xced4>
   1e068:	andeq	r0, r0, sl, lsl #6
   1e06c:	ldr	r2, [r0, #32]
   1e070:	ldr	r3, [r0, #24]
   1e074:	sub	ip, r2, #1
   1e078:	push	{r4, lr}
   1e07c:	str	ip, [r3, #96]	; 0x60
   1e080:	bl	16e74 <fputs@plt+0x5d04>
   1e084:	str	r2, [r0, #8]
   1e088:	pop	{r4, pc}
   1e08c:	cmp	r0, #0
   1e090:	beq	1e0ac <fputs@plt+0xcf3c>
   1e094:	ldr	r3, [r0, #288]	; 0x120
   1e098:	cmp	r3, r1
   1e09c:	bhi	1e0ac <fputs@plt+0xcf3c>
   1e0a0:	ldr	r3, [r0, #292]	; 0x124
   1e0a4:	cmp	r3, r1
   1e0a8:	bhi	1e0bc <fputs@plt+0xcf4c>
   1e0ac:	ldr	r3, [pc, #20]	; 1e0c8 <fputs@plt+0xcf58>
   1e0b0:	mov	r0, r1
   1e0b4:	ldr	r3, [r3, #52]	; 0x34
   1e0b8:	bx	r3
   1e0bc:	add	r0, r0, #260	; 0x104
   1e0c0:	ldrh	r0, [r0]
   1e0c4:	bx	lr
   1e0c8:	andeq	ip, r8, r0, lsr r1
   1e0cc:	push	{r4, lr}
   1e0d0:	mov	r4, r0
   1e0d4:	bl	1e08c <fputs@plt+0xcf1c>
   1e0d8:	ldr	r2, [r4, #456]	; 0x1c8
   1e0dc:	ldr	r3, [r2]
   1e0e0:	add	r0, r3, r0
   1e0e4:	str	r0, [r2]
   1e0e8:	pop	{r4, pc}
   1e0ec:	subs	r2, r1, #0
   1e0f0:	bxeq	lr
   1e0f4:	cmp	r0, #0
   1e0f8:	beq	1e124 <fputs@plt+0xcfb4>
   1e0fc:	ldr	ip, [r0, #456]	; 0x1c8
   1e100:	cmp	ip, #0
   1e104:	beq	1e10c <fputs@plt+0xcf9c>
   1e108:	b	1e0cc <fputs@plt+0xcf5c>
   1e10c:	ldr	r1, [r0, #288]	; 0x120
   1e110:	cmp	r1, r2
   1e114:	bhi	1e124 <fputs@plt+0xcfb4>
   1e118:	ldr	r1, [r0, #292]	; 0x124
   1e11c:	cmp	r1, r2
   1e120:	bhi	1e12c <fputs@plt+0xcfbc>
   1e124:	mov	r0, r2
   1e128:	b	1abdc <fputs@plt+0x9a6c>
   1e12c:	ldr	r1, [r0, #284]	; 0x11c
   1e130:	str	r1, [r2]
   1e134:	str	r2, [r0, #284]	; 0x11c
   1e138:	ldr	r2, [r0, #264]	; 0x108
   1e13c:	sub	r2, r2, #1
   1e140:	str	r2, [r0, #264]	; 0x108
   1e144:	bx	lr
   1e148:	push	{r4, lr}
   1e14c:	mov	r4, r0
   1e150:	ldrb	r3, [r0, #25]
   1e154:	tst	r3, #4
   1e158:	beq	1e174 <fputs@plt+0xd004>
   1e15c:	ldr	r1, [r0, #8]
   1e160:	ldr	r0, [r0]
   1e164:	bl	1e0ec <fputs@plt+0xcf7c>
   1e168:	ldrb	r3, [r4, #25]
   1e16c:	bic	r3, r3, #4
   1e170:	strb	r3, [r4, #25]
   1e174:	mov	r3, #0
   1e178:	str	r3, [r4, #8]
   1e17c:	pop	{r4, pc}
   1e180:	ldrb	r3, [r0, #89]	; 0x59
   1e184:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e188:	mov	r6, r1
   1e18c:	ldr	r5, [r0, #24]
   1e190:	orr	r3, r3, #32
   1e194:	bic	r3, r3, #64	; 0x40
   1e198:	ldr	r4, [r1]
   1e19c:	ldr	r2, [r0, #32]
   1e1a0:	ldr	r1, [r5, #120]	; 0x78
   1e1a4:	strb	r3, [r0, #89]	; 0x59
   1e1a8:	ldr	r3, [r0, #4]
   1e1ac:	ldr	r8, [pc, #260]	; 1e2b8 <fputs@plt+0xd148>
   1e1b0:	ldr	r9, [pc, #260]	; 1e2bc <fputs@plt+0xd14c>
   1e1b4:	ldr	sl, [pc, #260]	; 1e2c0 <fputs@plt+0xd150>
   1e1b8:	sub	r2, r2, #1
   1e1bc:	add	r3, r3, #20
   1e1c0:	mvn	r7, #18
   1e1c4:	cmp	r2, #0
   1e1c8:	bge	1e1e8 <fputs@plt+0xd078>
   1e1cc:	ldr	r0, [r0]
   1e1d0:	bl	1e0ec <fputs@plt+0xcf7c>
   1e1d4:	mov	r3, #0
   1e1d8:	str	r3, [r5, #120]	; 0x78
   1e1dc:	str	r3, [r5, #116]	; 0x74
   1e1e0:	str	r4, [r6]
   1e1e4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e1e8:	ldrb	ip, [r3, #-20]	; 0xffffffec
   1e1ec:	cmp	ip, #12
   1e1f0:	ldrls	pc, [pc, ip, lsl #2]
   1e1f4:	b	1e24c <fputs@plt+0xd0dc>
   1e1f8:	andeq	lr, r1, r0, asr #4
   1e1fc:	andeq	lr, r1, r0, asr #4
   1e200:	andeq	lr, r1, ip, lsr #4
   1e204:	andeq	lr, r1, r4, lsr #5
   1e208:			; <UNDEFINED> instruction: 0x0001e2b0
   1e20c:	andeq	lr, r1, r4, lsr #5
   1e210:			; <UNDEFINED> instruction: 0x0001e2b0
   1e214:	andeq	lr, r1, r4, lsr #5
   1e218:	andeq	lr, r1, r0, lsl #5
   1e21c:	andeq	lr, r1, r0, lsl #5
   1e220:	andeq	lr, r1, r0, lsl #5
   1e224:	muleq	r1, ip, r2
   1e228:	andeq	lr, r1, ip, lsl #5
   1e22c:	ldr	lr, [r3, #-12]
   1e230:	cmp	lr, #0
   1e234:	ldrbne	lr, [r0, #89]	; 0x59
   1e238:	bicne	lr, lr, #32
   1e23c:	strbne	lr, [r0, #89]	; 0x59
   1e240:	ldrb	lr, [r0, #89]	; 0x59
   1e244:	orr	lr, lr, #64	; 0x40
   1e248:	strb	lr, [r0, #89]	; 0x59
   1e24c:	add	ip, sl, ip
   1e250:	ldrb	ip, [ip, #2756]	; 0xac4
   1e254:	tst	ip, #1
   1e258:	strb	ip, [r3, #-18]	; 0xffffffee
   1e25c:	beq	1e274 <fputs@plt+0xd104>
   1e260:	ldr	ip, [r3, #-12]
   1e264:	cmp	ip, #0
   1e268:	mvnlt	ip, ip
   1e26c:	ldrlt	ip, [r1, ip, lsl #2]
   1e270:	strlt	ip, [r3, #-12]
   1e274:	sub	r2, r2, #1
   1e278:	add	r3, r3, #20
   1e27c:	b	1e1c4 <fputs@plt+0xd054>
   1e280:	ldrb	lr, [r0, #89]	; 0x59
   1e284:	and	lr, lr, #223	; 0xdf
   1e288:	b	1e244 <fputs@plt+0xd0d4>
   1e28c:	ldr	lr, [r3, #-12]
   1e290:	cmp	r4, lr
   1e294:	movlt	r4, lr
   1e298:	b	1e24c <fputs@plt+0xd0dc>
   1e29c:	ldr	lr, [r3, #-36]	; 0xffffffdc
   1e2a0:	b	1e290 <fputs@plt+0xd120>
   1e2a4:	str	r9, [r3, #-4]
   1e2a8:	strb	r7, [r3, #-19]	; 0xffffffed
   1e2ac:	b	1e24c <fputs@plt+0xd0dc>
   1e2b0:	str	r8, [r3, #-4]
   1e2b4:	b	1e2a8 <fputs@plt+0xd138>
   1e2b8:	andeq	r4, r4, r4, ror #6
   1e2bc:	andeq	r4, r4, r4, lsl r5
   1e2c0:	strheq	r4, [r7], -r0
   1e2c4:	push	{r4, r5, r6, r7, r8, lr}
   1e2c8:	mov	r7, r0
   1e2cc:	mov	r5, r1
   1e2d0:	mov	r6, r2
   1e2d4:	mov	r8, r3
   1e2d8:	ldr	r4, [r5]
   1e2dc:	cmp	r4, #0
   1e2e0:	bne	1e2e8 <fputs@plt+0xd178>
   1e2e4:	pop	{r4, r5, r6, r7, r8, pc}
   1e2e8:	cmp	r6, #0
   1e2ec:	blt	1e314 <fputs@plt+0xd1a4>
   1e2f0:	ldr	r3, [r4]
   1e2f4:	cmp	r6, r3
   1e2f8:	bne	1e340 <fputs@plt+0xd1d0>
   1e2fc:	ldr	r3, [r4, #4]
   1e300:	cmp	r3, #31
   1e304:	bgt	1e314 <fputs@plt+0xd1a4>
   1e308:	lsr	r3, r8, r3
   1e30c:	tst	r3, #1
   1e310:	bne	1e340 <fputs@plt+0xd1d0>
   1e314:	ldr	r3, [r4, #12]
   1e318:	cmp	r3, #0
   1e31c:	beq	1e328 <fputs@plt+0xd1b8>
   1e320:	ldr	r0, [r4, #8]
   1e324:	blx	r3
   1e328:	ldr	r3, [r4, #16]
   1e32c:	mov	r1, r4
   1e330:	str	r3, [r5]
   1e334:	mov	r0, r7
   1e338:	bl	1e0ec <fputs@plt+0xcf7c>
   1e33c:	b	1e2d8 <fputs@plt+0xd168>
   1e340:	add	r5, r4, #16
   1e344:	b	1e2d8 <fputs@plt+0xd168>
   1e348:	mov	r1, r0
   1e34c:	ldr	r0, [r0, #52]	; 0x34
   1e350:	b	1e0ec <fputs@plt+0xcf7c>
   1e354:	push	{r4, r5, r6, lr}
   1e358:	subs	r4, r1, #0
   1e35c:	movne	r5, r0
   1e360:	movne	r6, #0
   1e364:	bne	1e380 <fputs@plt+0xd210>
   1e368:	pop	{r4, r5, r6, pc}
   1e36c:	ldr	r3, [r4]
   1e370:	mov	r0, r5
   1e374:	ldr	r1, [r3, r6, lsl #3]
   1e378:	bl	1e0ec <fputs@plt+0xcf7c>
   1e37c:	add	r6, r6, #1
   1e380:	ldr	r3, [r4, #4]
   1e384:	cmp	r6, r3
   1e388:	blt	1e36c <fputs@plt+0xd1fc>
   1e38c:	ldr	r1, [r4]
   1e390:	mov	r0, r5
   1e394:	bl	1e0ec <fputs@plt+0xcf7c>
   1e398:	mov	r1, r4
   1e39c:	mov	r0, r5
   1e3a0:	pop	{r4, r5, r6, lr}
   1e3a4:	b	1e0ec <fputs@plt+0xcf7c>
   1e3a8:	subs	r1, r0, #0
   1e3ac:	bxeq	lr
   1e3b0:	ldr	r0, [r1]
   1e3b4:	sub	r0, r0, #1
   1e3b8:	cmp	r0, #0
   1e3bc:	str	r0, [r1]
   1e3c0:	bxne	lr
   1e3c4:	b	1e0ec <fputs@plt+0xcf7c>
   1e3c8:	ldr	r3, [r0, #12]
   1e3cc:	push	{r4, r5, r6, lr}
   1e3d0:	sub	r3, r3, #1
   1e3d4:	cmp	r3, #0
   1e3d8:	ldr	r5, [r0]
   1e3dc:	str	r3, [r0, #12]
   1e3e0:	popne	{r4, r5, r6, pc}
   1e3e4:	mov	r4, r0
   1e3e8:	ldr	r0, [r0, #8]
   1e3ec:	cmp	r0, #0
   1e3f0:	beq	1e400 <fputs@plt+0xd290>
   1e3f4:	ldr	r3, [r0]
   1e3f8:	ldr	r3, [r3, #16]
   1e3fc:	blx	r3
   1e400:	mov	r1, r4
   1e404:	mov	r0, r5
   1e408:	pop	{r4, r5, r6, lr}
   1e40c:	b	1e0ec <fputs@plt+0xcf7c>
   1e410:	ldr	r3, [r1, #56]	; 0x38
   1e414:	add	r2, r1, #56	; 0x38
   1e418:	cmp	r3, #0
   1e41c:	bne	1e424 <fputs@plt+0xd2b4>
   1e420:	bx	lr
   1e424:	ldr	r1, [r3]
   1e428:	cmp	r1, r0
   1e42c:	bne	1e440 <fputs@plt+0xd2d0>
   1e430:	ldr	r1, [r3, #24]
   1e434:	mov	r0, r3
   1e438:	str	r1, [r2]
   1e43c:	b	1e3c8 <fputs@plt+0xd258>
   1e440:	add	r2, r3, #24
   1e444:	ldr	r3, [r3, #24]
   1e448:	b	1e418 <fputs@plt+0xd2a8>
   1e44c:	ldr	r1, [r0, #344]	; 0x158
   1e450:	mov	r2, #0
   1e454:	cmp	r1, r2
   1e458:	str	r2, [r0, #344]	; 0x158
   1e45c:	bxeq	lr
   1e460:	push	{r4, lr}
   1e464:	bl	16f64 <fputs@plt+0x5df4>
   1e468:	ldr	r4, [r1, #24]
   1e46c:	mov	r0, r1
   1e470:	bl	1e3c8 <fputs@plt+0xd258>
   1e474:	subs	r1, r4, #0
   1e478:	bne	1e468 <fputs@plt+0xd2f8>
   1e47c:	pop	{r4, pc}
   1e480:	push	{r4, r5, r6, lr}
   1e484:	subs	r6, r0, #0
   1e488:	mov	r4, r1
   1e48c:	beq	1e49c <fputs@plt+0xd32c>
   1e490:	ldr	r3, [r6, #456]	; 0x1c8
   1e494:	cmp	r3, #0
   1e498:	bne	1e4a8 <fputs@plt+0xd338>
   1e49c:	add	r1, r4, #56	; 0x38
   1e4a0:	mov	r0, #0
   1e4a4:	bl	1cbcc <fputs@plt+0xba5c>
   1e4a8:	ldr	r3, [r4, #52]	; 0x34
   1e4ac:	cmp	r3, #0
   1e4b0:	movne	r5, #0
   1e4b4:	bne	1e4d8 <fputs@plt+0xd368>
   1e4b8:	pop	{r4, r5, r6, pc}
   1e4bc:	cmp	r5, #1
   1e4c0:	beq	1e4d4 <fputs@plt+0xd364>
   1e4c4:	ldr	r3, [r4, #52]	; 0x34
   1e4c8:	mov	r0, r6
   1e4cc:	ldr	r1, [r3, r5, lsl #2]
   1e4d0:	bl	1e0ec <fputs@plt+0xcf7c>
   1e4d4:	add	r5, r5, #1
   1e4d8:	ldr	r3, [r4, #48]	; 0x30
   1e4dc:	cmp	r5, r3
   1e4e0:	blt	1e4bc <fputs@plt+0xd34c>
   1e4e4:	ldr	r1, [r4, #52]	; 0x34
   1e4e8:	mov	r0, r6
   1e4ec:	pop	{r4, r5, r6, lr}
   1e4f0:	b	1e0ec <fputs@plt+0xcf7c>
   1e4f4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1e4f8:	ldr	r6, [r0, #340]	; 0x154
   1e4fc:	cmp	r6, #0
   1e500:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e504:	mov	r4, #0
   1e508:	mov	r7, r1
   1e50c:	mov	r5, r0
   1e510:	mov	r9, r4
   1e514:	str	r4, [r0, #340]	; 0x154
   1e518:	ldr	r3, [r5, #316]	; 0x13c
   1e51c:	cmp	r4, r3
   1e520:	blt	1e53c <fputs@plt+0xd3cc>
   1e524:	mov	r1, r6
   1e528:	mov	r0, r5
   1e52c:	bl	1e0ec <fputs@plt+0xcf7c>
   1e530:	mov	r3, #0
   1e534:	str	r3, [r5, #316]	; 0x13c
   1e538:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1e53c:	ldr	r8, [r6, r4, lsl #2]
   1e540:	ldr	r0, [r8, #8]
   1e544:	cmp	r0, #0
   1e548:	beq	1e560 <fputs@plt+0xd3f0>
   1e54c:	ldr	r3, [r0]
   1e550:	ldr	r3, [r3, r7]
   1e554:	cmp	r3, #0
   1e558:	beq	1e560 <fputs@plt+0xd3f0>
   1e55c:	blx	r3
   1e560:	str	r9, [r8, #20]
   1e564:	mov	r0, r8
   1e568:	bl	1e3c8 <fputs@plt+0xd258>
   1e56c:	add	r4, r4, #1
   1e570:	b	1e518 <fputs@plt+0xd3a8>
   1e574:	ldr	r3, [r1, #36]	; 0x24
   1e578:	tst	r3, #17408	; 0x4400
   1e57c:	bxeq	lr
   1e580:	tst	r3, #1024	; 0x400
   1e584:	push	{r4, r5, r6, lr}
   1e588:	mov	r4, r1
   1e58c:	mov	r5, r0
   1e590:	beq	1e5b8 <fputs@plt+0xd448>
   1e594:	ldrb	r2, [r1, #28]
   1e598:	cmp	r2, #0
   1e59c:	beq	1e5b8 <fputs@plt+0xd448>
   1e5a0:	ldr	r0, [r1, #32]
   1e5a4:	bl	1abdc <fputs@plt+0x9a6c>
   1e5a8:	mov	r3, #0
   1e5ac:	strb	r3, [r4, #28]
   1e5b0:	str	r3, [r4, #32]
   1e5b4:	pop	{r4, r5, r6, pc}
   1e5b8:	tst	r3, #16384	; 0x4000
   1e5bc:	popeq	{r4, r5, r6, pc}
   1e5c0:	ldr	r3, [r4, #28]
   1e5c4:	cmp	r3, #0
   1e5c8:	popeq	{r4, r5, r6, pc}
   1e5cc:	ldr	r1, [r3, #16]
   1e5d0:	mov	r0, r5
   1e5d4:	bl	1e0ec <fputs@plt+0xcf7c>
   1e5d8:	ldr	r1, [r4, #28]
   1e5dc:	mov	r0, r5
   1e5e0:	bl	1e0ec <fputs@plt+0xcf7c>
   1e5e4:	mov	r3, #0
   1e5e8:	str	r3, [r4, #28]
   1e5ec:	pop	{r4, r5, r6, pc}
   1e5f0:	push	{r4, r5, r6, lr}
   1e5f4:	mov	r4, r1
   1e5f8:	ldr	r1, [r1, #48]	; 0x30
   1e5fc:	add	r5, r4, #56	; 0x38
   1e600:	cmp	r1, r5
   1e604:	mov	r6, r0
   1e608:	beq	1e610 <fputs@plt+0xd4a0>
   1e60c:	bl	1e0ec <fputs@plt+0xcf7c>
   1e610:	mov	r1, r4
   1e614:	mov	r0, r6
   1e618:	bl	1e574 <fputs@plt+0xd404>
   1e61c:	mov	r3, #0
   1e620:	mov	r2, #3
   1e624:	str	r5, [r4, #48]	; 0x30
   1e628:	strh	r3, [r4, #40]	; 0x28
   1e62c:	strh	r2, [r4, #44]	; 0x2c
   1e630:	str	r3, [r4, #36]	; 0x24
   1e634:	pop	{r4, r5, r6, pc}
   1e638:	push	{r4, lr}
   1e63c:	mov	r4, r0
   1e640:	ldr	r1, [r4, #424]	; 0x1a8
   1e644:	cmp	r1, #0
   1e648:	bne	1e65c <fputs@plt+0xd4ec>
   1e64c:	str	r1, [r4, #432]	; 0x1b0
   1e650:	str	r1, [r4, #436]	; 0x1b4
   1e654:	strb	r1, [r4, #75]	; 0x4b
   1e658:	pop	{r4, pc}
   1e65c:	ldr	r3, [r1, #24]
   1e660:	mov	r0, r4
   1e664:	str	r3, [r4, #424]	; 0x1a8
   1e668:	bl	1e0ec <fputs@plt+0xcf7c>
   1e66c:	b	1e640 <fputs@plt+0xd4d0>
   1e670:	push	{r4, r5, r6, lr}
   1e674:	subs	r4, r1, #0
   1e678:	popeq	{r4, r5, r6, pc}
   1e67c:	ldr	r3, [r4]
   1e680:	sub	r3, r3, #1
   1e684:	cmp	r3, #0
   1e688:	str	r3, [r4]
   1e68c:	popne	{r4, r5, r6, pc}
   1e690:	mov	r5, r0
   1e694:	ldr	r3, [r4, #4]
   1e698:	ldr	r0, [r4, #8]
   1e69c:	blx	r3
   1e6a0:	mov	r1, r4
   1e6a4:	mov	r0, r5
   1e6a8:	pop	{r4, r5, r6, lr}
   1e6ac:	b	1e0ec <fputs@plt+0xcf7c>
   1e6b0:	push	{r4, r5, r6, r7, lr}
   1e6b4:	subs	r7, r1, #0
   1e6b8:	sub	sp, sp, #76	; 0x4c
   1e6bc:	moveq	r0, r7
   1e6c0:	beq	1e760 <fputs@plt+0xd5f0>
   1e6c4:	ldr	r5, [r7, #16]
   1e6c8:	cmp	r5, #0
   1e6cc:	moveq	r0, r5
   1e6d0:	beq	1e760 <fputs@plt+0xd5f0>
   1e6d4:	mov	r4, r0
   1e6d8:	mov	r2, #32
   1e6dc:	mov	r1, #0
   1e6e0:	add	r6, sp, #32
   1e6e4:	mov	r0, sp
   1e6e8:	bl	10f48 <memset@plt>
   1e6ec:	mov	r2, #40	; 0x28
   1e6f0:	mov	r1, #0
   1e6f4:	mov	r0, r6
   1e6f8:	bl	10f48 <memset@plt>
   1e6fc:	mov	r3, #1
   1e700:	strh	r3, [sp, #40]	; 0x28
   1e704:	ldr	r3, [r4, #32]
   1e708:	str	r6, [sp]
   1e70c:	str	r3, [sp, #64]	; 0x40
   1e710:	str	r4, [sp, #8]
   1e714:	str	r7, [sp, #4]
   1e718:	mov	r0, sp
   1e71c:	blx	r5
   1e720:	ldr	r3, [r4, #24]
   1e724:	cmp	r3, #0
   1e728:	ble	1e738 <fputs@plt+0xd5c8>
   1e72c:	ldr	r1, [r4, #20]
   1e730:	ldr	r0, [r4, #32]
   1e734:	bl	1e0ec <fputs@plt+0xcf7c>
   1e738:	add	r2, sp, #72	; 0x48
   1e73c:	mov	r3, r6
   1e740:	add	r4, r4, #8
   1e744:	ldm	r3!, {r0, r1}
   1e748:	cmp	r3, r2
   1e74c:	str	r0, [r4, #-8]
   1e750:	str	r1, [r4, #-4]
   1e754:	mov	r6, r3
   1e758:	bne	1e73c <fputs@plt+0xd5cc>
   1e75c:	ldr	r0, [sp, #20]
   1e760:	add	sp, sp, #76	; 0x4c
   1e764:	pop	{r4, r5, r6, r7, pc}
   1e768:	push	{r4, r5, r6, r7, r8, lr}
   1e76c:	mov	r6, #2
   1e770:	mov	r5, r0
   1e774:	mov	r7, r6
   1e778:	ldr	r3, [r5, #20]
   1e77c:	cmp	r7, r3
   1e780:	blt	1e7cc <fputs@plt+0xd65c>
   1e784:	cmp	r6, #2
   1e788:	str	r6, [r5, #20]
   1e78c:	popne	{r4, r5, r6, r7, r8, pc}
   1e790:	ldr	r1, [r5, #16]
   1e794:	add	r4, r5, #392	; 0x188
   1e798:	cmp	r1, r4
   1e79c:	popeq	{r4, r5, r6, r7, r8, pc}
   1e7a0:	mov	r3, r1
   1e7a4:	mov	r2, r4
   1e7a8:	add	r0, r1, #32
   1e7ac:	ldr	ip, [r3], #4
   1e7b0:	cmp	r3, r0
   1e7b4:	str	ip, [r2], #4
   1e7b8:	bne	1e7ac <fputs@plt+0xd63c>
   1e7bc:	mov	r0, r5
   1e7c0:	bl	1e0ec <fputs@plt+0xcf7c>
   1e7c4:	str	r4, [r5, #16]
   1e7c8:	pop	{r4, r5, r6, r7, r8, pc}
   1e7cc:	ldr	r4, [r5, #16]
   1e7d0:	add	r3, r4, r7, lsl #4
   1e7d4:	ldr	r8, [r3, #4]
   1e7d8:	cmp	r8, #0
   1e7dc:	bne	1e7f8 <fputs@plt+0xd688>
   1e7e0:	ldr	r1, [r4, r7, lsl #4]
   1e7e4:	mov	r0, r5
   1e7e8:	bl	1e0ec <fputs@plt+0xcf7c>
   1e7ec:	str	r8, [r4, r7, lsl #4]
   1e7f0:	add	r7, r7, #1
   1e7f4:	b	1e778 <fputs@plt+0xd608>
   1e7f8:	cmp	r7, r6
   1e7fc:	addgt	ip, r4, r6, lsl #4
   1e800:	ldmgt	r3, {r0, r1, r2, r3}
   1e804:	add	r6, r6, #1
   1e808:	stmgt	ip, {r0, r1, r2, r3}
   1e80c:	b	1e7f0 <fputs@plt+0xd680>
   1e810:	add	r3, r0, #124	; 0x7c
   1e814:	add	ip, r0, #324	; 0x144
   1e818:	mov	r1, #0
   1e81c:	ldr	r2, [r3, #12]
   1e820:	cmp	r2, #0
   1e824:	beq	1e8a0 <fputs@plt+0xd730>
   1e828:	ldrb	r2, [r3, #6]
   1e82c:	cmp	r2, #0
   1e830:	beq	1e89c <fputs@plt+0xd72c>
   1e834:	ldrb	r2, [r0, #19]
   1e838:	cmp	r2, #7
   1e83c:	bhi	1e898 <fputs@plt+0xd728>
   1e840:	push	{lr}		; (str lr, [sp, #-4]!)
   1e844:	b	1e86c <fputs@plt+0xd6fc>
   1e848:	ldr	r2, [r3, #12]
   1e84c:	cmp	r2, #0
   1e850:	beq	1e888 <fputs@plt+0xd718>
   1e854:	ldrb	r2, [r3, #6]
   1e858:	cmp	r2, #0
   1e85c:	beq	1e884 <fputs@plt+0xd714>
   1e860:	ldrb	r2, [r0, #19]
   1e864:	cmp	r2, #7
   1e868:	bhi	1e880 <fputs@plt+0xd710>
   1e86c:	add	lr, r2, #1
   1e870:	strb	lr, [r0, #19]
   1e874:	add	r2, r0, r2, lsl #2
   1e878:	ldr	lr, [r3, #12]
   1e87c:	str	lr, [r2, #28]
   1e880:	strb	r1, [r3, #6]
   1e884:	str	r1, [r3, #12]
   1e888:	add	r3, r3, #20
   1e88c:	cmp	r3, ip
   1e890:	bne	1e848 <fputs@plt+0xd6d8>
   1e894:	pop	{pc}		; (ldr pc, [sp], #4)
   1e898:	strb	r1, [r3, #6]
   1e89c:	str	r1, [r3, #12]
   1e8a0:	add	r3, r3, #20
   1e8a4:	cmp	r3, ip
   1e8a8:	bne	1e81c <fputs@plt+0xd6ac>
   1e8ac:	bx	lr
   1e8b0:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e8b4:	mov	r9, r1
   1e8b8:	ldr	sl, [pc, #156]	; 1e95c <fputs@plt+0xd7ec>
   1e8bc:	ldr	r8, [pc, #156]	; 1e960 <fputs@plt+0xd7f0>
   1e8c0:	mov	r4, r0
   1e8c4:	mov	r7, #0
   1e8c8:	cmp	r7, r9
   1e8cc:	blt	1e8d8 <fputs@plt+0xd768>
   1e8d0:	add	sp, sp, #12
   1e8d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e8d8:	ldr	fp, [r4, #20]
   1e8dc:	mov	r0, fp
   1e8e0:	bl	18f64 <fputs@plt+0x7df4>
   1e8e4:	ldrb	r3, [fp]
   1e8e8:	mov	r1, #23
   1e8ec:	add	r3, sl, r3
   1e8f0:	ldrb	r3, [r3, #64]	; 0x40
   1e8f4:	add	r0, r3, r0
   1e8f8:	bl	70cb4 <fputs@plt+0x5fb44>
   1e8fc:	lsl	r6, r1, #2
   1e900:	add	r3, r8, r6
   1e904:	ldr	r3, [r3, #248]	; 0xf8
   1e908:	mov	r5, r3
   1e90c:	cmp	r5, #0
   1e910:	addeq	r6, r8, r6
   1e914:	streq	r5, [r4, #8]
   1e918:	streq	r3, [r4, #24]
   1e91c:	streq	r4, [r6, #248]	; 0xf8
   1e920:	beq	1e950 <fputs@plt+0xd7e0>
   1e924:	mov	r1, fp
   1e928:	ldr	r0, [r5, #20]
   1e92c:	str	r3, [sp, #4]
   1e930:	bl	14c44 <fputs@plt+0x3ad4>
   1e934:	cmp	r0, #0
   1e938:	ldrne	r5, [r5, #24]
   1e93c:	ldrne	r3, [sp, #4]
   1e940:	bne	1e90c <fputs@plt+0xd79c>
   1e944:	ldr	r3, [r5, #8]
   1e948:	str	r3, [r4, #8]
   1e94c:	str	r4, [r5, #8]
   1e950:	add	r7, r7, #1
   1e954:	add	r4, r4, #28
   1e958:	b	1e8c8 <fputs@plt+0xd758>
   1e95c:	strheq	r4, [r7], -r0
   1e960:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   1e964:	push	{r4, r5, lr}
   1e968:	add	r2, r1, r2
   1e96c:	add	r3, r0, #124	; 0x7c
   1e970:	add	r4, r0, #324	; 0x144
   1e974:	mov	lr, #0
   1e978:	ldr	ip, [r3, #12]
   1e97c:	cmp	r1, ip
   1e980:	movle	r5, #1
   1e984:	movgt	r5, #0
   1e988:	cmp	r2, ip
   1e98c:	movle	r5, #0
   1e990:	cmp	r5, #0
   1e994:	beq	1e9c8 <fputs@plt+0xd858>
   1e998:	ldrb	ip, [r3, #6]
   1e99c:	cmp	ip, #0
   1e9a0:	beq	1e9c4 <fputs@plt+0xd854>
   1e9a4:	ldrb	ip, [r0, #19]
   1e9a8:	cmp	ip, #7
   1e9ac:	addls	r5, ip, #1
   1e9b0:	strbls	r5, [r0, #19]
   1e9b4:	addls	ip, r0, ip, lsl #2
   1e9b8:	ldrls	r5, [r3, #12]
   1e9bc:	strls	r5, [ip, #28]
   1e9c0:	strb	lr, [r3, #6]
   1e9c4:	str	lr, [r3, #12]
   1e9c8:	add	r3, r3, #20
   1e9cc:	cmp	r3, r4
   1e9d0:	bne	1e978 <fputs@plt+0xd808>
   1e9d4:	pop	{r4, r5, pc}
   1e9d8:	push	{r4, r5, r6, lr}
   1e9dc:	mov	r5, r2
   1e9e0:	bl	1e964 <fputs@plt+0xd7f4>
   1e9e4:	ldr	r3, [r0, #60]	; 0x3c
   1e9e8:	cmp	r5, r3
   1e9ec:	movgt	r4, r0
   1e9f0:	movgt	r6, r1
   1e9f4:	strgt	r5, [r4, #60]	; 0x3c
   1e9f8:	strgt	r6, [r4, #64]	; 0x40
   1e9fc:	pop	{r4, r5, r6, pc}
   1ea00:	ldr	r3, [r0, #108]	; 0x6c
   1ea04:	ldr	r1, [r0, #96]	; 0x60
   1ea08:	add	r3, r3, #1
   1ea0c:	str	r3, [r0, #108]	; 0x6c
   1ea10:	mov	r3, #1
   1ea14:	cmp	r1, #0
   1ea18:	bne	1ea24 <fputs@plt+0xd8b4>
   1ea1c:	ldr	r0, [r0, #212]	; 0xd4
   1ea20:	b	1b4a8 <fputs@plt+0xa338>
   1ea24:	str	r3, [r1, #16]
   1ea28:	ldr	r1, [r1, #44]	; 0x2c
   1ea2c:	b	1ea14 <fputs@plt+0xd8a4>
   1ea30:	push	{r4, lr}
   1ea34:	mov	r4, r0
   1ea38:	bl	1a7ec <fputs@plt+0x967c>
   1ea3c:	ldrb	r3, [r4, #41]	; 0x29
   1ea40:	cmp	r3, #0
   1ea44:	popne	{r4, pc}
   1ea48:	mov	r0, r4
   1ea4c:	pop	{r4, lr}
   1ea50:	b	1a958 <fputs@plt+0x97e8>
   1ea54:	push	{r4, r5, r6, r8, r9, lr}
   1ea58:	subs	r4, r0, #1
   1ea5c:	sbc	r5, r1, #0
   1ea60:	ldr	r2, [pc, #184]	; 1eb20 <fputs@plt+0xd9b0>
   1ea64:	mov	r3, #0
   1ea68:	cmp	r5, r3
   1ea6c:	cmpeq	r4, r2
   1ea70:	bhi	1eb18 <fputs@plt+0xd9a8>
   1ea74:	ldr	r3, [pc, #168]	; 1eb24 <fputs@plt+0xd9b4>
   1ea78:	mov	r6, r3
   1ea7c:	ldr	r2, [r3]
   1ea80:	cmp	r2, #0
   1ea84:	beq	1eb0c <fputs@plt+0xd99c>
   1ea88:	ldr	r3, [r3, #56]	; 0x38
   1ea8c:	mov	r4, r0
   1ea90:	blx	r3
   1ea94:	ldr	r3, [pc, #140]	; 1eb28 <fputs@plt+0xd9b8>
   1ea98:	ldr	r2, [r3, #60]	; 0x3c
   1ea9c:	cmp	r4, r2
   1eaa0:	strhi	r4, [r3, #60]	; 0x3c
   1eaa4:	ldrd	r4, [r3, #224]	; 0xe0
   1eaa8:	cmp	r4, #1
   1eaac:	sbcs	r2, r5, #0
   1eab0:	blt	1ead8 <fputs@plt+0xd968>
   1eab4:	ldr	r8, [r3]
   1eab8:	subs	r4, r4, r0
   1eabc:	sbc	r5, r5, r0, asr #31
   1eac0:	mov	r9, #0
   1eac4:	cmp	r8, r4
   1eac8:	sbcs	r2, r9, r5
   1eacc:	movge	r2, #1
   1ead0:	movlt	r2, #0
   1ead4:	str	r2, [r3, #244]	; 0xf4
   1ead8:	ldr	r3, [r6, #40]	; 0x28
   1eadc:	blx	r3
   1eae0:	subs	r4, r0, #0
   1eae4:	beq	1eb04 <fputs@plt+0xd994>
   1eae8:	bl	14a60 <fputs@plt+0x38f0>
   1eaec:	mov	r1, r0
   1eaf0:	mov	r0, #0
   1eaf4:	bl	148b0 <fputs@plt+0x3740>
   1eaf8:	mov	r1, #1
   1eafc:	mov	r0, #9
   1eb00:	bl	148b0 <fputs@plt+0x3740>
   1eb04:	mov	r0, r4
   1eb08:	pop	{r4, r5, r6, r8, r9, pc}
   1eb0c:	ldr	r3, [r3, #40]	; 0x28
   1eb10:	pop	{r4, r5, r6, r8, r9, lr}
   1eb14:	bx	r3
   1eb18:	mov	r4, #0
   1eb1c:	b	1eb04 <fputs@plt+0xd994>
   1eb20:	svcvc	0x00fffefe
   1eb24:	andeq	ip, r8, r0, lsr r1
   1eb28:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   1eb2c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1eb30:	mov	r5, r2
   1eb34:	add	r2, sp, #4
   1eb38:	mov	r4, r0
   1eb3c:	mov	r7, r1
   1eb40:	bl	15a44 <fputs@plt+0x48d4>
   1eb44:	subs	r6, r0, #0
   1eb48:	beq	1ebdc <fputs@plt+0xda6c>
   1eb4c:	cmp	r5, #0
   1eb50:	ldr	r8, [r6, #8]
   1eb54:	strne	r7, [r6, #12]
   1eb58:	strne	r5, [r6, #8]
   1eb5c:	bne	1ebd0 <fputs@plt+0xda60>
   1eb60:	ldr	r3, [r6, #4]
   1eb64:	ldr	r1, [r6]
   1eb68:	cmp	r3, #0
   1eb6c:	streq	r1, [r4, #8]
   1eb70:	ldr	r2, [sp, #4]
   1eb74:	strne	r1, [r3]
   1eb78:	ldr	r1, [r6]
   1eb7c:	cmp	r1, #0
   1eb80:	strne	r3, [r1, #4]
   1eb84:	ldr	r3, [r4, #12]
   1eb88:	cmp	r3, #0
   1eb8c:	beq	1ebac <fputs@plt+0xda3c>
   1eb90:	add	r0, r3, r2, lsl #3
   1eb94:	ldr	ip, [r0, #4]
   1eb98:	cmp	r6, ip
   1eb9c:	streq	r1, [r0, #4]
   1eba0:	ldr	r1, [r3, r2, lsl #3]
   1eba4:	sub	r1, r1, #1
   1eba8:	str	r1, [r3, r2, lsl #3]
   1ebac:	mov	r0, r6
   1ebb0:	bl	1abdc <fputs@plt+0x9a6c>
   1ebb4:	ldr	r3, [r4, #4]
   1ebb8:	sub	r3, r3, #1
   1ebbc:	cmp	r3, #0
   1ebc0:	str	r3, [r4, #4]
   1ebc4:	bne	1ebd0 <fputs@plt+0xda60>
   1ebc8:	mov	r0, r4
   1ebcc:	bl	1ac54 <fputs@plt+0x9ae4>
   1ebd0:	mov	r0, r8
   1ebd4:	add	sp, sp, #12
   1ebd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ebdc:	cmp	r5, #0
   1ebe0:	beq	1ecfc <fputs@plt+0xdb8c>
   1ebe4:	mov	r0, #16
   1ebe8:	mov	r1, #0
   1ebec:	bl	1ea54 <fputs@plt+0xd8e4>
   1ebf0:	subs	r8, r0, #0
   1ebf4:	beq	1ecfc <fputs@plt+0xdb8c>
   1ebf8:	ldr	r0, [r4, #4]
   1ebfc:	str	r7, [r8, #12]
   1ec00:	add	r0, r0, #1
   1ec04:	cmp	r0, #9
   1ec08:	str	r5, [r8, #8]
   1ec0c:	add	r9, r4, #8
   1ec10:	str	r0, [r4, #4]
   1ec14:	bls	1ecac <fputs@plt+0xdb3c>
   1ec18:	ldr	r3, [r4]
   1ec1c:	cmp	r0, r3, lsl #1
   1ec20:	bls	1ecac <fputs@plt+0xdb3c>
   1ec24:	ldr	r2, [pc, #216]	; 1ed04 <fputs@plt+0xdb94>
   1ec28:	cmp	r2, r0, lsl #4
   1ec2c:	movls	r5, #128	; 0x80
   1ec30:	lslhi	r5, r0, #1
   1ec34:	cmp	r3, r5
   1ec38:	beq	1ecac <fputs@plt+0xdb3c>
   1ec3c:	bl	14a14 <fputs@plt+0x38a4>
   1ec40:	mov	r1, #0
   1ec44:	lsl	r0, r5, #3
   1ec48:	bl	1ea54 <fputs@plt+0xd8e4>
   1ec4c:	mov	sl, r0
   1ec50:	bl	14a2c <fputs@plt+0x38bc>
   1ec54:	cmp	sl, #0
   1ec58:	beq	1ecac <fputs@plt+0xdb3c>
   1ec5c:	ldr	r0, [r4, #12]
   1ec60:	bl	1abdc <fputs@plt+0x9a6c>
   1ec64:	str	sl, [r4, #12]
   1ec68:	mov	r0, sl
   1ec6c:	bl	14a60 <fputs@plt+0x38f0>
   1ec70:	mov	r1, r6
   1ec74:	lsr	fp, r0, #3
   1ec78:	bic	r2, r0, #7
   1ec7c:	str	fp, [r4]
   1ec80:	mov	r0, sl
   1ec84:	bl	10f48 <memset@plt>
   1ec88:	ldr	r5, [r4, #8]
   1ec8c:	str	r6, [r4, #8]
   1ec90:	cmp	r5, #0
   1ec94:	bne	1ecd0 <fputs@plt+0xdb60>
   1ec98:	mov	r0, r7
   1ec9c:	bl	15a10 <fputs@plt+0x48a0>
   1eca0:	ldr	r1, [r4]
   1eca4:	bl	70a74 <fputs@plt+0x5f904>
   1eca8:	str	r1, [sp, #4]
   1ecac:	ldr	r1, [r4, #12]
   1ecb0:	mov	r2, r8
   1ecb4:	cmp	r1, #0
   1ecb8:	mov	r0, r9
   1ecbc:	ldrne	r3, [sp, #4]
   1ecc0:	mov	r8, #0
   1ecc4:	addne	r1, r1, r3, lsl #3
   1ecc8:	bl	1b218 <fputs@plt+0xa0a8>
   1eccc:	b	1ebd0 <fputs@plt+0xda60>
   1ecd0:	ldr	r0, [r5, #12]
   1ecd4:	bl	15a10 <fputs@plt+0x48a0>
   1ecd8:	mov	r1, fp
   1ecdc:	bl	70a74 <fputs@plt+0x5f904>
   1ece0:	ldr	r6, [r5]
   1ece4:	mov	r2, r5
   1ece8:	mov	r0, r9
   1ecec:	mov	r5, r6
   1ecf0:	add	r1, sl, r1, lsl #3
   1ecf4:	bl	1b218 <fputs@plt+0xa0a8>
   1ecf8:	b	1ec90 <fputs@plt+0xdb20>
   1ecfc:	mov	r8, r5
   1ed00:	b	1ebd0 <fputs@plt+0xda60>
   1ed04:	andeq	r0, r0, r1, lsl #8
   1ed08:	push	{r4, r5, r6, r7, r8, lr}
   1ed0c:	subs	r6, r1, #0
   1ed10:	popeq	{r4, r5, r6, r7, r8, pc}
   1ed14:	cmp	r0, #0
   1ed18:	beq	1eda0 <fputs@plt+0xdc30>
   1ed1c:	ldr	r3, [r0, #456]	; 0x1c8
   1ed20:	cmp	r3, #0
   1ed24:	beq	1eda0 <fputs@plt+0xdc30>
   1ed28:	ldr	r5, [r6, #8]
   1ed2c:	mov	r4, r0
   1ed30:	mov	r7, #0
   1ed34:	cmp	r5, #0
   1ed38:	bne	1edbc <fputs@plt+0xdc4c>
   1ed3c:	ldr	r5, [r6, #16]
   1ed40:	cmp	r5, #0
   1ed44:	bne	1edfc <fputs@plt+0xdc8c>
   1ed48:	mov	r1, r6
   1ed4c:	mov	r0, r4
   1ed50:	bl	1f188 <fputs@plt+0xe018>
   1ed54:	ldr	r1, [r6]
   1ed58:	mov	r0, r4
   1ed5c:	bl	1e0ec <fputs@plt+0xcf7c>
   1ed60:	ldr	r1, [r6, #20]
   1ed64:	mov	r0, r4
   1ed68:	bl	1e0ec <fputs@plt+0xcf7c>
   1ed6c:	ldr	r1, [r6, #12]
   1ed70:	mov	r0, r4
   1ed74:	bl	1eff0 <fputs@plt+0xde80>
   1ed78:	ldr	r1, [r6, #24]
   1ed7c:	mov	r0, r4
   1ed80:	bl	1f07c <fputs@plt+0xdf0c>
   1ed84:	mov	r1, r6
   1ed88:	mov	r0, r4
   1ed8c:	bl	1e480 <fputs@plt+0xd310>
   1ed90:	mov	r1, r6
   1ed94:	mov	r0, r4
   1ed98:	pop	{r4, r5, r6, r7, r8, lr}
   1ed9c:	b	1e0ec <fputs@plt+0xcf7c>
   1eda0:	ldrh	r3, [r6, #36]	; 0x24
   1eda4:	sub	r3, r3, #1
   1eda8:	uxth	r3, r3
   1edac:	cmp	r3, #0
   1edb0:	strh	r3, [r6, #36]	; 0x24
   1edb4:	beq	1ed28 <fputs@plt+0xdbb8>
   1edb8:	pop	{r4, r5, r6, r7, r8, pc}
   1edbc:	cmp	r4, #0
   1edc0:	ldr	r8, [r5, #20]
   1edc4:	beq	1edd4 <fputs@plt+0xdc64>
   1edc8:	ldr	r3, [r4, #456]	; 0x1c8
   1edcc:	cmp	r3, #0
   1edd0:	bne	1ede8 <fputs@plt+0xdc78>
   1edd4:	ldr	r0, [r5, #24]
   1edd8:	mov	r2, r7
   1eddc:	ldr	r1, [r5]
   1ede0:	add	r0, r0, #24
   1ede4:	bl	1eb2c <fputs@plt+0xd9bc>
   1ede8:	mov	r1, r5
   1edec:	mov	r0, r4
   1edf0:	bl	1f134 <fputs@plt+0xdfc4>
   1edf4:	mov	r5, r8
   1edf8:	b	1ed34 <fputs@plt+0xdbc4>
   1edfc:	cmp	r4, #0
   1ee00:	beq	1ee10 <fputs@plt+0xdca0>
   1ee04:	ldr	r3, [r4, #456]	; 0x1c8
   1ee08:	cmp	r3, #0
   1ee0c:	bne	1ee4c <fputs@plt+0xdcdc>
   1ee10:	ldr	r3, [r5, #16]
   1ee14:	ldr	r2, [r5, #12]
   1ee18:	cmp	r3, #0
   1ee1c:	strne	r2, [r3, #12]
   1ee20:	bne	1ee3c <fputs@plt+0xdccc>
   1ee24:	cmp	r2, #0
   1ee28:	ldr	r0, [r6, #64]	; 0x40
   1ee2c:	ldrne	r1, [r2, #8]
   1ee30:	ldreq	r1, [r5, #8]
   1ee34:	add	r0, r0, #56	; 0x38
   1ee38:	bl	1eb2c <fputs@plt+0xd9bc>
   1ee3c:	ldr	r3, [r5, #12]
   1ee40:	cmp	r3, #0
   1ee44:	ldrne	r2, [r5, #16]
   1ee48:	strne	r2, [r3, #16]
   1ee4c:	ldr	r1, [r5, #28]
   1ee50:	mov	r0, r4
   1ee54:	bl	1f504 <fputs@plt+0xe394>
   1ee58:	ldr	r1, [r5, #32]
   1ee5c:	mov	r0, r4
   1ee60:	bl	1f504 <fputs@plt+0xe394>
   1ee64:	ldr	r7, [r5, #4]
   1ee68:	mov	r1, r5
   1ee6c:	mov	r0, r4
   1ee70:	bl	1e0ec <fputs@plt+0xcf7c>
   1ee74:	mov	r5, r7
   1ee78:	b	1ed40 <fputs@plt+0xdbd0>
   1ee7c:	push	{r4, r5, r6, r7, r8, lr}
   1ee80:	subs	r6, r1, #0
   1ee84:	movne	r5, r0
   1ee88:	addne	r4, r6, #8
   1ee8c:	movne	r7, #0
   1ee90:	bne	1ef24 <fputs@plt+0xddb4>
   1ee94:	pop	{r4, r5, r6, r7, r8, pc}
   1ee98:	ldr	r1, [r4, #4]
   1ee9c:	mov	r0, r5
   1eea0:	bl	1e0ec <fputs@plt+0xcf7c>
   1eea4:	ldr	r1, [r4, #8]
   1eea8:	mov	r0, r5
   1eeac:	bl	1e0ec <fputs@plt+0xcf7c>
   1eeb0:	ldr	r1, [r4, #12]
   1eeb4:	mov	r0, r5
   1eeb8:	bl	1e0ec <fputs@plt+0xcf7c>
   1eebc:	ldrb	r3, [r4, #37]	; 0x25
   1eec0:	tst	r3, #2
   1eec4:	beq	1eed4 <fputs@plt+0xdd64>
   1eec8:	ldr	r1, [r4, #64]	; 0x40
   1eecc:	mov	r0, r5
   1eed0:	bl	1e0ec <fputs@plt+0xcf7c>
   1eed4:	ldrb	r3, [r4, #37]	; 0x25
   1eed8:	tst	r3, #4
   1eedc:	beq	1eeec <fputs@plt+0xdd7c>
   1eee0:	ldr	r1, [r4, #64]	; 0x40
   1eee4:	mov	r0, r5
   1eee8:	bl	1f07c <fputs@plt+0xdf0c>
   1eeec:	ldr	r1, [r4, #16]
   1eef0:	mov	r0, r5
   1eef4:	bl	1ed08 <fputs@plt+0xdb98>
   1eef8:	ldr	r1, [r4, #20]
   1eefc:	mov	r0, r5
   1ef00:	bl	1eff0 <fputs@plt+0xde80>
   1ef04:	ldr	r1, [r4, #48]	; 0x30
   1ef08:	mov	r0, r5
   1ef0c:	bl	1eff8 <fputs@plt+0xde88>
   1ef10:	ldr	r1, [r4, #52]	; 0x34
   1ef14:	mov	r0, r5
   1ef18:	bl	1e354 <fputs@plt+0xd1e4>
   1ef1c:	add	r7, r7, #1
   1ef20:	add	r4, r4, #72	; 0x48
   1ef24:	ldr	r3, [r6]
   1ef28:	cmp	r7, r3
   1ef2c:	blt	1ee98 <fputs@plt+0xdd28>
   1ef30:	mov	r1, r6
   1ef34:	mov	r0, r5
   1ef38:	pop	{r4, r5, r6, r7, r8, lr}
   1ef3c:	b	1e0ec <fputs@plt+0xcf7c>
   1ef40:	push	{r4, r5, r6, r7, r8, lr}
   1ef44:	mov	r5, r0
   1ef48:	mov	r4, r1
   1ef4c:	mov	r6, r2
   1ef50:	mov	r7, #1
   1ef54:	cmp	r4, #0
   1ef58:	bne	1ef60 <fputs@plt+0xddf0>
   1ef5c:	pop	{r4, r5, r6, r7, r8, pc}
   1ef60:	ldr	r1, [r4]
   1ef64:	mov	r0, r5
   1ef68:	ldr	r8, [r4, #48]	; 0x30
   1ef6c:	bl	1f07c <fputs@plt+0xdf0c>
   1ef70:	ldr	r1, [r4, #28]
   1ef74:	mov	r0, r5
   1ef78:	bl	1ee7c <fputs@plt+0xdd0c>
   1ef7c:	ldr	r1, [r4, #32]
   1ef80:	mov	r0, r5
   1ef84:	bl	1eff8 <fputs@plt+0xde88>
   1ef88:	ldr	r1, [r4, #36]	; 0x24
   1ef8c:	mov	r0, r5
   1ef90:	bl	1f07c <fputs@plt+0xdf0c>
   1ef94:	ldr	r1, [r4, #40]	; 0x28
   1ef98:	mov	r0, r5
   1ef9c:	bl	1eff8 <fputs@plt+0xde88>
   1efa0:	ldr	r1, [r4, #44]	; 0x2c
   1efa4:	mov	r0, r5
   1efa8:	bl	1f07c <fputs@plt+0xdf0c>
   1efac:	ldr	r1, [r4, #56]	; 0x38
   1efb0:	mov	r0, r5
   1efb4:	bl	1eff8 <fputs@plt+0xde88>
   1efb8:	ldr	r1, [r4, #60]	; 0x3c
   1efbc:	mov	r0, r5
   1efc0:	bl	1eff8 <fputs@plt+0xde88>
   1efc4:	ldr	r1, [r4, #64]	; 0x40
   1efc8:	mov	r0, r5
   1efcc:	bl	1f4a0 <fputs@plt+0xe330>
   1efd0:	cmp	r6, #0
   1efd4:	beq	1efe4 <fputs@plt+0xde74>
   1efd8:	mov	r1, r4
   1efdc:	mov	r0, r5
   1efe0:	bl	1e0ec <fputs@plt+0xcf7c>
   1efe4:	mov	r6, r7
   1efe8:	mov	r4, r8
   1efec:	b	1ef54 <fputs@plt+0xdde4>
   1eff0:	mov	r2, #1
   1eff4:	b	1ef40 <fputs@plt+0xddd0>
   1eff8:	push	{r4, r5, r6, lr}
   1effc:	subs	r4, r1, #0
   1f000:	popeq	{r4, r5, r6, pc}
   1f004:	ldr	r3, [r4, #4]
   1f008:	mov	r5, r0
   1f00c:	tst	r3, #16384	; 0x4000
   1f010:	bne	1f058 <fputs@plt+0xdee8>
   1f014:	ldr	r1, [r4, #12]
   1f018:	bl	1eff8 <fputs@plt+0xde88>
   1f01c:	ldr	r1, [r4, #16]
   1f020:	mov	r0, r5
   1f024:	bl	1eff8 <fputs@plt+0xde88>
   1f028:	ldr	r3, [r4, #4]
   1f02c:	tst	r3, #65536	; 0x10000
   1f030:	beq	1f040 <fputs@plt+0xded0>
   1f034:	ldr	r1, [r4, #8]
   1f038:	mov	r0, r5
   1f03c:	bl	1e0ec <fputs@plt+0xcf7c>
   1f040:	ldr	r3, [r4, #4]
   1f044:	ldr	r1, [r4, #20]
   1f048:	tst	r3, #2048	; 0x800
   1f04c:	mov	r0, r5
   1f050:	beq	1f074 <fputs@plt+0xdf04>
   1f054:	bl	1eff0 <fputs@plt+0xde80>
   1f058:	ldr	r3, [r4, #4]
   1f05c:	tst	r3, #32768	; 0x8000
   1f060:	popne	{r4, r5, r6, pc}
   1f064:	mov	r1, r4
   1f068:	mov	r0, r5
   1f06c:	pop	{r4, r5, r6, lr}
   1f070:	b	1e0ec <fputs@plt+0xcf7c>
   1f074:	bl	1f07c <fputs@plt+0xdf0c>
   1f078:	b	1f058 <fputs@plt+0xdee8>
   1f07c:	push	{r4, r5, r6, r7, r8, lr}
   1f080:	subs	r5, r1, #0
   1f084:	movne	r4, r0
   1f088:	ldrne	r6, [r5, #4]
   1f08c:	movne	r7, #0
   1f090:	bne	1f0c0 <fputs@plt+0xdf50>
   1f094:	pop	{r4, r5, r6, r7, r8, pc}
   1f098:	ldr	r1, [r6, #-20]	; 0xffffffec
   1f09c:	mov	r0, r4
   1f0a0:	bl	1eff8 <fputs@plt+0xde88>
   1f0a4:	ldr	r1, [r6, #-16]
   1f0a8:	mov	r0, r4
   1f0ac:	bl	1e0ec <fputs@plt+0xcf7c>
   1f0b0:	ldr	r1, [r6, #-12]
   1f0b4:	mov	r0, r4
   1f0b8:	bl	1e0ec <fputs@plt+0xcf7c>
   1f0bc:	add	r7, r7, #1
   1f0c0:	ldr	r3, [r5]
   1f0c4:	add	r6, r6, #20
   1f0c8:	cmp	r7, r3
   1f0cc:	blt	1f098 <fputs@plt+0xdf28>
   1f0d0:	ldr	r1, [r5, #4]
   1f0d4:	mov	r0, r4
   1f0d8:	bl	1e0ec <fputs@plt+0xcf7c>
   1f0dc:	mov	r1, r5
   1f0e0:	mov	r0, r4
   1f0e4:	pop	{r4, r5, r6, r7, r8, lr}
   1f0e8:	b	1e0ec <fputs@plt+0xcf7c>
   1f0ec:	push	{r4, r5, r6, lr}
   1f0f0:	subs	r4, r0, #0
   1f0f4:	popeq	{r4, r5, r6, pc}
   1f0f8:	ldr	r5, [r4]
   1f0fc:	ldr	r1, [r4, #120]	; 0x78
   1f100:	mov	r0, r5
   1f104:	bl	1e0ec <fputs@plt+0xcf7c>
   1f108:	ldr	r1, [r4, #324]	; 0x144
   1f10c:	mov	r0, r5
   1f110:	bl	1f07c <fputs@plt+0xdf0c>
   1f114:	cmp	r5, #0
   1f118:	ldrbne	r2, [r4, #24]
   1f11c:	ldrne	r3, [r5, #256]	; 0x100
   1f120:	subne	r3, r3, r2
   1f124:	strne	r3, [r5, #256]	; 0x100
   1f128:	mov	r3, #0
   1f12c:	strb	r3, [r4, #24]
   1f130:	pop	{r4, r5, r6, pc}
   1f134:	push	{r4, r5, r6, lr}
   1f138:	mov	r4, r1
   1f13c:	mov	r5, r0
   1f140:	ldr	r1, [r1, #36]	; 0x24
   1f144:	bl	1eff8 <fputs@plt+0xde88>
   1f148:	ldr	r1, [r4, #40]	; 0x28
   1f14c:	mov	r0, r5
   1f150:	bl	1f07c <fputs@plt+0xdf0c>
   1f154:	ldr	r1, [r4, #16]
   1f158:	mov	r0, r5
   1f15c:	bl	1e0ec <fputs@plt+0xcf7c>
   1f160:	ldrb	r3, [r4, #55]	; 0x37
   1f164:	tst	r3, #16
   1f168:	beq	1f178 <fputs@plt+0xe008>
   1f16c:	ldr	r1, [r4, #32]
   1f170:	mov	r0, r5
   1f174:	bl	1e0ec <fputs@plt+0xcf7c>
   1f178:	mov	r1, r4
   1f17c:	mov	r0, r5
   1f180:	pop	{r4, r5, r6, lr}
   1f184:	b	1e0ec <fputs@plt+0xcf7c>
   1f188:	push	{r4, r5, r6, r7, r8, lr}
   1f18c:	ldr	r4, [r1, #4]
   1f190:	cmp	r4, #0
   1f194:	movne	r6, r1
   1f198:	movne	r5, r0
   1f19c:	movne	r7, #0
   1f1a0:	bne	1f1d0 <fputs@plt+0xe060>
   1f1a4:	pop	{r4, r5, r6, r7, r8, pc}
   1f1a8:	ldr	r1, [r4, #-16]
   1f1ac:	mov	r0, r5
   1f1b0:	bl	1e0ec <fputs@plt+0xcf7c>
   1f1b4:	ldr	r1, [r4, #-12]
   1f1b8:	mov	r0, r5
   1f1bc:	bl	1eff8 <fputs@plt+0xde88>
   1f1c0:	ldr	r1, [r4, #-8]
   1f1c4:	mov	r0, r5
   1f1c8:	bl	1e0ec <fputs@plt+0xcf7c>
   1f1cc:	add	r7, r7, #1
   1f1d0:	ldrsh	r3, [r6, #34]	; 0x22
   1f1d4:	add	r4, r4, #16
   1f1d8:	cmp	r7, r3
   1f1dc:	blt	1f1a8 <fputs@plt+0xe038>
   1f1e0:	ldr	r1, [r6, #4]
   1f1e4:	mov	r0, r5
   1f1e8:	pop	{r4, r5, r6, r7, r8, lr}
   1f1ec:	b	1e0ec <fputs@plt+0xcf7c>
   1f1f0:	push	{r4, r5, r6, lr}
   1f1f4:	ldr	r6, [r1]
   1f1f8:	cmp	r6, #0
   1f1fc:	popeq	{r4, r5, r6, pc}
   1f200:	mov	r5, r0
   1f204:	mov	r4, r1
   1f208:	mov	r1, r6
   1f20c:	bl	1f188 <fputs@plt+0xe018>
   1f210:	mov	r1, r6
   1f214:	mov	r0, r5
   1f218:	bl	1e480 <fputs@plt+0xd310>
   1f21c:	mov	r1, r6
   1f220:	mov	r0, r5
   1f224:	bl	1e0ec <fputs@plt+0xcf7c>
   1f228:	mov	r3, #0
   1f22c:	str	r3, [r4]
   1f230:	pop	{r4, r5, r6, pc}
   1f234:	subs	ip, r1, #0
   1f238:	bne	1f260 <fputs@plt+0xe0f0>
   1f23c:	push	{r4, r5, r6, lr}
   1f240:	mov	r1, r2
   1f244:	mov	r5, r0
   1f248:	mov	r4, r3
   1f24c:	bl	1eff8 <fputs@plt+0xde88>
   1f250:	mov	r1, r4
   1f254:	mov	r0, r5
   1f258:	pop	{r4, r5, r6, lr}
   1f25c:	b	1eff8 <fputs@plt+0xde88>
   1f260:	cmp	r3, #0
   1f264:	beq	1f284 <fputs@plt+0xe114>
   1f268:	str	r3, [ip, #16]
   1f26c:	ldr	r1, [pc, #60]	; 1f2b0 <fputs@plt+0xe140>
   1f270:	ldr	r3, [r3, #4]
   1f274:	and	r1, r1, r3
   1f278:	ldr	r3, [ip, #4]
   1f27c:	orr	r3, r3, r1
   1f280:	str	r3, [ip, #4]
   1f284:	cmp	r2, #0
   1f288:	beq	1f2a8 <fputs@plt+0xe138>
   1f28c:	ldr	r3, [r2, #4]
   1f290:	str	r2, [ip, #12]
   1f294:	ldr	r2, [pc, #20]	; 1f2b0 <fputs@plt+0xe140>
   1f298:	and	r2, r2, r3
   1f29c:	ldr	r3, [ip, #4]
   1f2a0:	orr	r3, r3, r2
   1f2a4:	str	r3, [ip, #4]
   1f2a8:	mov	r0, ip
   1f2ac:	b	172c8 <fputs@plt+0x6158>
   1f2b0:	eoreq	r0, r0, r0, lsl #2
   1f2b4:	ldr	r3, [r0]
   1f2b8:	push	{r4, r5, r6, r7, r8, lr}
   1f2bc:	mov	r5, r0
   1f2c0:	ldr	r3, [r3]
   1f2c4:	ldr	r6, [r0, #12]
   1f2c8:	ldr	r4, [r0, #20]
   1f2cc:	ldr	r7, [r3]
   1f2d0:	sub	r6, r6, #1
   1f2d4:	cmp	r6, #0
   1f2d8:	add	r4, r4, #48	; 0x30
   1f2dc:	bge	1f2fc <fputs@plt+0xe18c>
   1f2e0:	ldr	r1, [r5, #20]
   1f2e4:	add	r5, r5, #24
   1f2e8:	cmp	r1, r5
   1f2ec:	popeq	{r4, r5, r6, r7, r8, pc}
   1f2f0:	mov	r0, r7
   1f2f4:	pop	{r4, r5, r6, r7, r8, lr}
   1f2f8:	b	1e0ec <fputs@plt+0xcf7c>
   1f2fc:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   1f300:	tst	r3, #1
   1f304:	beq	1f314 <fputs@plt+0xe1a4>
   1f308:	ldr	r1, [r4, #-48]	; 0xffffffd0
   1f30c:	mov	r0, r7
   1f310:	bl	1eff8 <fputs@plt+0xde88>
   1f314:	ldrh	r3, [r4, #-28]	; 0xffffffe4
   1f318:	tst	r3, #16
   1f31c:	beq	1f33c <fputs@plt+0xe1cc>
   1f320:	ldr	r8, [r4, #-36]	; 0xffffffdc
   1f324:	mov	r0, r8
   1f328:	bl	1f2b4 <fputs@plt+0xe144>
   1f32c:	mov	r1, r8
   1f330:	mov	r0, r7
   1f334:	bl	1e0ec <fputs@plt+0xcf7c>
   1f338:	b	1f344 <fputs@plt+0xe1d4>
   1f33c:	tst	r3, #32
   1f340:	bne	1f320 <fputs@plt+0xe1b0>
   1f344:	sub	r6, r6, #1
   1f348:	b	1f2d4 <fputs@plt+0xe164>
   1f34c:	push	{r4, r5, r6, r7, r8, lr}
   1f350:	subs	r4, r1, #0
   1f354:	movne	r5, r0
   1f358:	movne	r6, r4
   1f35c:	movne	r7, #0
   1f360:	bne	1f394 <fputs@plt+0xe224>
   1f364:	pop	{r4, r5, r6, r7, r8, pc}
   1f368:	ldr	r3, [r6, #800]	; 0x320
   1f36c:	cmp	r3, #0
   1f370:	beq	1f38c <fputs@plt+0xe21c>
   1f374:	ldr	r3, [r3, #36]	; 0x24
   1f378:	tst	r3, #2048	; 0x800
   1f37c:	beq	1f38c <fputs@plt+0xe21c>
   1f380:	ldr	r1, [r6, #796]	; 0x31c
   1f384:	mov	r0, r5
   1f388:	bl	1e0ec <fputs@plt+0xcf7c>
   1f38c:	add	r7, r7, #1
   1f390:	add	r6, r6, #80	; 0x50
   1f394:	ldrb	r3, [r4, #43]	; 0x2b
   1f398:	cmp	r7, r3
   1f39c:	blt	1f368 <fputs@plt+0xe1f8>
   1f3a0:	add	r0, r4, #328	; 0x148
   1f3a4:	bl	1f2b4 <fputs@plt+0xe144>
   1f3a8:	ldr	r6, [r4, #16]
   1f3ac:	cmp	r6, #0
   1f3b0:	bne	1f3c4 <fputs@plt+0xe254>
   1f3b4:	mov	r1, r4
   1f3b8:	mov	r0, r5
   1f3bc:	pop	{r4, r5, r6, r7, r8, lr}
   1f3c0:	b	1e0ec <fputs@plt+0xcf7c>
   1f3c4:	ldr	r3, [r6, #52]	; 0x34
   1f3c8:	mov	r1, r6
   1f3cc:	mov	r0, r5
   1f3d0:	str	r3, [r4, #16]
   1f3d4:	bl	1e5f0 <fputs@plt+0xd480>
   1f3d8:	mov	r1, r6
   1f3dc:	mov	r0, r5
   1f3e0:	bl	1e0ec <fputs@plt+0xcf7c>
   1f3e4:	b	1f3a8 <fputs@plt+0xe238>
   1f3e8:	push	{r4, r5, r6, lr}
   1f3ec:	mov	r5, r0
   1f3f0:	mov	r4, r1
   1f3f4:	cmp	r4, #0
   1f3f8:	bne	1f400 <fputs@plt+0xe290>
   1f3fc:	pop	{r4, r5, r6, pc}
   1f400:	ldr	r1, [r4, #16]
   1f404:	mov	r0, r5
   1f408:	ldr	r6, [r4, #28]
   1f40c:	bl	1eff8 <fputs@plt+0xde88>
   1f410:	ldr	r1, [r4, #20]
   1f414:	mov	r0, r5
   1f418:	bl	1f07c <fputs@plt+0xdf0c>
   1f41c:	ldr	r1, [r4, #8]
   1f420:	mov	r0, r5
   1f424:	bl	1eff0 <fputs@plt+0xde80>
   1f428:	ldr	r1, [r4, #24]
   1f42c:	mov	r0, r5
   1f430:	bl	1e354 <fputs@plt+0xd1e4>
   1f434:	mov	r1, r4
   1f438:	mov	r0, r5
   1f43c:	bl	1e0ec <fputs@plt+0xcf7c>
   1f440:	mov	r4, r6
   1f444:	b	1f3f4 <fputs@plt+0xe284>
   1f448:	push	{r4, r5, r6, lr}
   1f44c:	subs	r4, r1, #0
   1f450:	popeq	{r4, r5, r6, pc}
   1f454:	mov	r5, r0
   1f458:	ldr	r1, [r4, #28]
   1f45c:	bl	1f3e8 <fputs@plt+0xe278>
   1f460:	ldr	r1, [r4]
   1f464:	mov	r0, r5
   1f468:	bl	1e0ec <fputs@plt+0xcf7c>
   1f46c:	ldr	r1, [r4, #4]
   1f470:	mov	r0, r5
   1f474:	bl	1e0ec <fputs@plt+0xcf7c>
   1f478:	ldr	r1, [r4, #12]
   1f47c:	mov	r0, r5
   1f480:	bl	1eff8 <fputs@plt+0xde88>
   1f484:	ldr	r1, [r4, #16]
   1f488:	mov	r0, r5
   1f48c:	bl	1e354 <fputs@plt+0xd1e4>
   1f490:	mov	r1, r4
   1f494:	mov	r0, r5
   1f498:	pop	{r4, r5, r6, lr}
   1f49c:	b	1e0ec <fputs@plt+0xcf7c>
   1f4a0:	push	{r4, r5, r6, r7, r8, lr}
   1f4a4:	subs	r5, r1, #0
   1f4a8:	movne	r4, r0
   1f4ac:	addne	r6, r5, #8
   1f4b0:	movne	r7, #0
   1f4b4:	bne	1f4e4 <fputs@plt+0xe374>
   1f4b8:	pop	{r4, r5, r6, r7, r8, pc}
   1f4bc:	ldr	r1, [r6, #-12]
   1f4c0:	mov	r0, r4
   1f4c4:	bl	1f07c <fputs@plt+0xdf0c>
   1f4c8:	ldr	r1, [r6, #-8]
   1f4cc:	mov	r0, r4
   1f4d0:	bl	1eff0 <fputs@plt+0xde80>
   1f4d4:	ldr	r1, [r6, #-16]
   1f4d8:	mov	r0, r4
   1f4dc:	bl	1e0ec <fputs@plt+0xcf7c>
   1f4e0:	add	r7, r7, #1
   1f4e4:	ldr	r3, [r5]
   1f4e8:	add	r6, r6, #16
   1f4ec:	cmp	r7, r3
   1f4f0:	blt	1f4bc <fputs@plt+0xe34c>
   1f4f4:	mov	r1, r5
   1f4f8:	mov	r0, r4
   1f4fc:	pop	{r4, r5, r6, r7, r8, lr}
   1f500:	b	1e0ec <fputs@plt+0xcf7c>
   1f504:	push	{r4, r5, r6, lr}
   1f508:	subs	r5, r1, #0
   1f50c:	popeq	{r4, r5, r6, pc}
   1f510:	ldr	r6, [r5, #28]
   1f514:	mov	r4, r0
   1f518:	ldr	r1, [r6, #16]
   1f51c:	bl	1eff8 <fputs@plt+0xde88>
   1f520:	ldr	r1, [r6, #20]
   1f524:	mov	r0, r4
   1f528:	bl	1f07c <fputs@plt+0xdf0c>
   1f52c:	ldr	r1, [r6, #8]
   1f530:	mov	r0, r4
   1f534:	bl	1eff0 <fputs@plt+0xde80>
   1f538:	ldr	r1, [r5, #12]
   1f53c:	mov	r0, r4
   1f540:	bl	1eff8 <fputs@plt+0xde88>
   1f544:	mov	r1, r5
   1f548:	mov	r0, r4
   1f54c:	pop	{r4, r5, r6, lr}
   1f550:	b	1e0ec <fputs@plt+0xcf7c>
   1f554:	sub	r1, r1, #163	; 0xa3
   1f558:	cmp	r1, #86	; 0x56
   1f55c:	ldrls	pc, [pc, r1, lsl #2]
   1f560:	b	1f71c <fputs@plt+0xe5ac>
   1f564:	andeq	pc, r1, r0, asr #13
   1f568:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f56c:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f570:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f574:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f578:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f57c:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f580:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f584:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f588:	strdeq	pc, [r1], -r0
   1f58c:	strdeq	pc, [r1], -r0
   1f590:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f594:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f598:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f59c:	andeq	pc, r1, ip, asr #13
   1f5a0:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5a4:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5a8:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5ac:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5b0:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5b4:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5b8:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5bc:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5c0:	andeq	pc, r1, ip, asr #13
   1f5c4:	andeq	pc, r1, ip, asr #13
   1f5c8:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5cc:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5d0:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5d4:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5d8:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5dc:	ldrdeq	pc, [r1], -r8
   1f5e0:	andeq	pc, r1, r0, asr #13
   1f5e4:	andeq	pc, r1, r0, asr #13
   1f5e8:	andeq	pc, r1, r4, ror #13
   1f5ec:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5f0:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f5f4:	andeq	pc, r1, ip, asr #13
   1f5f8:	ldrdeq	pc, [r1], -r8
   1f5fc:	strdeq	pc, [r1], -r0
   1f600:	andeq	pc, r1, ip, asr #13
   1f604:	strdeq	pc, [r1], -r0
   1f608:	andeq	pc, r1, ip, asr #13
   1f60c:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f610:	andeq	pc, r1, r0, asr #13
   1f614:	andeq	pc, r1, ip, asr #13
   1f618:	andeq	pc, r1, ip, asr #13
   1f61c:	andeq	pc, r1, ip, asr #13
   1f620:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f624:	ldrdeq	pc, [r1], -r8
   1f628:	ldrdeq	pc, [r1], -r8
   1f62c:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f630:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f634:	strdeq	pc, [r1], -r0
   1f638:	strdeq	pc, [r1], -ip
   1f63c:	strdeq	pc, [r1], -ip
   1f640:	andeq	pc, r1, ip, asr #13
   1f644:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f648:	strdeq	pc, [r1], -ip
   1f64c:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f650:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f654:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f658:	strdeq	pc, [r1], -r0
   1f65c:	andeq	pc, r1, ip, asr #13
   1f660:	strdeq	pc, [r1], -r0
   1f664:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f668:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f66c:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f670:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f674:	andeq	pc, r1, r8, lsl #14
   1f678:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f67c:	andeq	pc, r1, r4, lsl r7	; <UNPREDICTABLE>
   1f680:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f684:	strdeq	pc, [r1], -r0
   1f688:	andeq	pc, r1, r8, lsl #14
   1f68c:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f690:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f694:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f698:	strdeq	pc, [r1], -r0
   1f69c:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f6a0:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f6a4:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f6a8:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f6ac:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f6b0:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f6b4:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f6b8:	andeq	pc, r1, ip, lsl r7	; <UNPREDICTABLE>
   1f6bc:	andeq	pc, r1, r4, ror #13
   1f6c0:	ldr	r1, [r2]
   1f6c4:	ldr	r0, [r0]
   1f6c8:	b	1eff0 <fputs@plt+0xde80>
   1f6cc:	ldr	r1, [r2]
   1f6d0:	ldr	r0, [r0]
   1f6d4:	b	1f07c <fputs@plt+0xdf0c>
   1f6d8:	ldr	r1, [r2]
   1f6dc:	ldr	r0, [r0]
   1f6e0:	b	1ee7c <fputs@plt+0xdd0c>
   1f6e4:	ldr	r1, [r2]
   1f6e8:	ldr	r0, [r0]
   1f6ec:	b	1f4a0 <fputs@plt+0xe330>
   1f6f0:	ldr	r1, [r2]
   1f6f4:	ldr	r0, [r0]
   1f6f8:	b	1eff8 <fputs@plt+0xde88>
   1f6fc:	ldr	r1, [r2]
   1f700:	ldr	r0, [r0]
   1f704:	b	1e354 <fputs@plt+0xd1e4>
   1f708:	ldr	r1, [r2]
   1f70c:	ldr	r0, [r0]
   1f710:	b	1f3e8 <fputs@plt+0xe278>
   1f714:	ldr	r1, [r2, #4]
   1f718:	b	1f700 <fputs@plt+0xe590>
   1f71c:	bx	lr
   1f720:	ldr	r3, [r0]
   1f724:	sub	r2, r3, #1
   1f728:	lsl	r3, r3, #4
   1f72c:	str	r2, [r0]
   1f730:	add	r2, r3, #12
   1f734:	add	r3, r0, r3
   1f738:	add	r2, r0, r2
   1f73c:	ldrb	r1, [r3, #10]
   1f740:	ldr	r0, [r0, #4]
   1f744:	b	1f554 <fputs@plt+0xe3e4>
   1f748:	add	r3, r0, #8
   1f74c:	push	{r4, r5, r6, r7, r8, lr}
   1f750:	mov	r4, r0
   1f754:	ldm	r3, {r0, r1, r2, r3}
   1f758:	sub	sp, sp, #32
   1f75c:	add	r8, sp, #16
   1f760:	mov	r6, #0
   1f764:	stm	sp, {r0, r1, r2, r3}
   1f768:	add	r3, r4, #40	; 0x28
   1f76c:	mov	r7, sp
   1f770:	ldm	r3, {r0, r1, r2, r3}
   1f774:	str	r6, [r4, #48]	; 0x30
   1f778:	str	r6, [r4, #44]	; 0x2c
   1f77c:	stm	r8, {r0, r1, r2, r3}
   1f780:	add	r0, r4, #24
   1f784:	str	r6, [r4, #40]	; 0x28
   1f788:	str	r6, [r4, #52]	; 0x34
   1f78c:	bl	1ac54 <fputs@plt+0x9ae4>
   1f790:	ldr	r5, [sp, #24]
   1f794:	cmp	r5, #0
   1f798:	bne	1f7f8 <fputs@plt+0xe688>
   1f79c:	mov	r0, r8
   1f7a0:	bl	1ac54 <fputs@plt+0x9ae4>
   1f7a4:	ldr	r6, [sp, #8]
   1f7a8:	str	r5, [r4, #16]
   1f7ac:	str	r5, [r4, #12]
   1f7b0:	str	r5, [r4, #8]
   1f7b4:	str	r5, [r4, #20]
   1f7b8:	cmp	r6, #0
   1f7bc:	bne	1f80c <fputs@plt+0xe69c>
   1f7c0:	mov	r0, r7
   1f7c4:	bl	1ac54 <fputs@plt+0x9ae4>
   1f7c8:	add	r0, r4, #56	; 0x38
   1f7cc:	bl	1ac54 <fputs@plt+0x9ae4>
   1f7d0:	ldrh	r3, [r4, #78]	; 0x4e
   1f7d4:	str	r6, [r4, #72]	; 0x48
   1f7d8:	tst	r3, #1
   1f7dc:	bicne	r3, r3, #1
   1f7e0:	ldrne	r2, [r4, #4]
   1f7e4:	strhne	r3, [r4, #78]	; 0x4e
   1f7e8:	addne	r2, r2, #1
   1f7ec:	strne	r2, [r4, #4]
   1f7f0:	add	sp, sp, #32
   1f7f4:	pop	{r4, r5, r6, r7, r8, pc}
   1f7f8:	ldr	r1, [r5, #8]
   1f7fc:	mov	r0, r6
   1f800:	bl	1f448 <fputs@plt+0xe2d8>
   1f804:	ldr	r5, [r5]
   1f808:	b	1f794 <fputs@plt+0xe624>
   1f80c:	ldr	r1, [r6, #8]
   1f810:	mov	r0, r5
   1f814:	bl	1ed08 <fputs@plt+0xdb98>
   1f818:	ldr	r6, [r6]
   1f81c:	b	1f7b8 <fputs@plt+0xe648>
   1f820:	push	{r4, r5, r6, lr}
   1f824:	mov	r4, r0
   1f828:	bl	1676c <fputs@plt+0x55fc>
   1f82c:	mov	r5, #0
   1f830:	ldr	r3, [r4, #20]
   1f834:	cmp	r5, r3
   1f838:	blt	1f85c <fputs@plt+0xe6ec>
   1f83c:	ldr	r3, [r4, #24]
   1f840:	mov	r0, r4
   1f844:	bic	r3, r3, #2
   1f848:	str	r3, [r4, #24]
   1f84c:	bl	1e44c <fputs@plt+0xd2dc>
   1f850:	mov	r0, r4
   1f854:	pop	{r4, r5, r6, lr}
   1f858:	b	1e768 <fputs@plt+0xd5f8>
   1f85c:	ldr	r3, [r4, #16]
   1f860:	add	r3, r3, r5, lsl #4
   1f864:	ldr	r0, [r3, #12]
   1f868:	cmp	r0, #0
   1f86c:	beq	1f874 <fputs@plt+0xe704>
   1f870:	bl	1f748 <fputs@plt+0xe5d8>
   1f874:	add	r5, r5, #1
   1f878:	b	1f830 <fputs@plt+0xe6c0>
   1f87c:	ldr	r3, [r0, #16]
   1f880:	push	{r4, r5, r6, lr}
   1f884:	add	r3, r3, r1, lsl #4
   1f888:	mov	r5, r1
   1f88c:	mov	r4, r0
   1f890:	ldr	r0, [r3, #12]
   1f894:	bl	1f748 <fputs@plt+0xe5d8>
   1f898:	cmp	r5, #1
   1f89c:	popeq	{r4, r5, r6, pc}
   1f8a0:	ldr	r3, [r4, #16]
   1f8a4:	pop	{r4, r5, r6, lr}
   1f8a8:	ldr	r0, [r3, #28]
   1f8ac:	b	1f748 <fputs@plt+0xe5d8>
   1f8b0:	push	{r4, lr}
   1f8b4:	mov	r1, r3
   1f8b8:	mov	r4, r0
   1f8bc:	mov	r0, r2
   1f8c0:	bl	1ea54 <fputs@plt+0xd8e4>
   1f8c4:	subs	r1, r0, #0
   1f8c8:	bne	1f8d4 <fputs@plt+0xe764>
   1f8cc:	mov	r0, r4
   1f8d0:	bl	1ae98 <fputs@plt+0x9d28>
   1f8d4:	mov	r0, r1
   1f8d8:	pop	{r4, pc}
   1f8dc:	push	{r4, r5}
   1f8e0:	mov	r5, r3
   1f8e4:	ldr	r3, [r0, #256]	; 0x100
   1f8e8:	mov	r4, r2
   1f8ec:	cmp	r3, #0
   1f8f0:	bne	1f968 <fputs@plt+0xe7f8>
   1f8f4:	add	r3, r0, #260	; 0x104
   1f8f8:	ldrh	r2, [r3]
   1f8fc:	mov	r3, #0
   1f900:	cmp	r3, r5
   1f904:	cmpeq	r2, r4
   1f908:	ldrcc	r3, [r0, #276]	; 0x114
   1f90c:	addcc	r3, r3, #1
   1f910:	strcc	r3, [r0, #276]	; 0x114
   1f914:	bcc	1f974 <fputs@plt+0xe804>
   1f918:	ldr	r3, [r0, #284]	; 0x11c
   1f91c:	cmp	r3, #0
   1f920:	ldreq	r3, [r0, #280]	; 0x118
   1f924:	addeq	r3, r3, #1
   1f928:	streq	r3, [r0, #280]	; 0x118
   1f92c:	beq	1f974 <fputs@plt+0xe804>
   1f930:	ldr	r2, [r3]
   1f934:	ldr	r1, [r0, #272]	; 0x110
   1f938:	str	r2, [r0, #284]	; 0x11c
   1f93c:	add	r1, r1, #1
   1f940:	ldr	r2, [r0, #264]	; 0x108
   1f944:	str	r1, [r0, #272]	; 0x110
   1f948:	ldr	r1, [r0, #268]	; 0x10c
   1f94c:	add	r2, r2, #1
   1f950:	cmp	r2, r1
   1f954:	str	r2, [r0, #264]	; 0x108
   1f958:	strgt	r2, [r0, #268]	; 0x10c
   1f95c:	mov	r0, r3
   1f960:	pop	{r4, r5}
   1f964:	bx	lr
   1f968:	ldrb	r3, [r0, #69]	; 0x45
   1f96c:	cmp	r3, #0
   1f970:	bne	1f984 <fputs@plt+0xe814>
   1f974:	mov	r2, r4
   1f978:	mov	r3, r5
   1f97c:	pop	{r4, r5}
   1f980:	b	1f8b0 <fputs@plt+0xe740>
   1f984:	mov	r0, #0
   1f988:	b	1f960 <fputs@plt+0xe7f0>
   1f98c:	push	{r4, r5, r6, r7, r8, lr}
   1f990:	subs	r4, r1, #0
   1f994:	beq	1f9d0 <fputs@plt+0xe860>
   1f998:	mov	r6, r2
   1f99c:	adds	r2, r2, #1
   1f9a0:	mov	r7, r3
   1f9a4:	adc	r3, r3, #0
   1f9a8:	bl	1f8dc <fputs@plt+0xe76c>
   1f9ac:	mov	r8, r4
   1f9b0:	subs	r4, r0, #0
   1f9b4:	beq	1f9d0 <fputs@plt+0xe860>
   1f9b8:	mov	r2, r6
   1f9bc:	mov	r1, r8
   1f9c0:	mov	r5, r6
   1f9c4:	bl	10fe4 <memcpy@plt>
   1f9c8:	mov	r3, #0
   1f9cc:	strb	r3, [r4, r6]
   1f9d0:	mov	r0, r4
   1f9d4:	pop	{r4, r5, r6, r7, r8, pc}
   1f9d8:	cmp	r1, #0
   1f9dc:	push	{r4, lr}
   1f9e0:	moveq	r4, r1
   1f9e4:	beq	1fa00 <fputs@plt+0xe890>
   1f9e8:	ldr	r2, [r1, #4]
   1f9ec:	mov	r3, #0
   1f9f0:	ldr	r1, [r1]
   1f9f4:	bl	1f98c <fputs@plt+0xe81c>
   1f9f8:	mov	r4, r0
   1f9fc:	bl	14bb0 <fputs@plt+0x3a40>
   1fa00:	mov	r0, r4
   1fa04:	pop	{r4, pc}
   1fa08:	push	{r4, r5, r6, lr}
   1fa0c:	subs	r5, r1, #0
   1fa10:	popeq	{r4, r5, r6, pc}
   1fa14:	ldr	r4, [r5]
   1fa18:	cmp	r4, #0
   1fa1c:	pople	{r4, r5, r6, pc}
   1fa20:	ldr	r1, [r2, #4]
   1fa24:	sub	r4, r4, #1
   1fa28:	cmp	r1, #1
   1fa2c:	bne	1fa58 <fputs@plt+0xe8e8>
   1fa30:	ldr	r1, [r2]
   1fa34:	cmp	r1, #0
   1fa38:	bne	1fa58 <fputs@plt+0xe8e8>
   1fa3c:	mov	r1, #72	; 0x48
   1fa40:	mla	r4, r1, r4, r5
   1fa44:	ldrb	r3, [r4, #45]	; 0x2d
   1fa48:	orr	r3, r3, #1
   1fa4c:	strb	r3, [r4, #45]	; 0x2d
   1fa50:	add	r4, r4, #40	; 0x28
   1fa54:	pop	{r4, r5, r6, pc}
   1fa58:	mov	r1, r2
   1fa5c:	ldr	r0, [r0]
   1fa60:	bl	1f9d8 <fputs@plt+0xe868>
   1fa64:	add	r3, r4, #1
   1fa68:	mov	r1, #72	; 0x48
   1fa6c:	mul	r3, r1, r3
   1fa70:	mla	r4, r1, r4, r5
   1fa74:	str	r0, [r5, r3]
   1fa78:	ldrb	r3, [r4, #45]	; 0x2d
   1fa7c:	cmp	r0, #0
   1fa80:	movne	r0, #2
   1fa84:	bic	r3, r3, #2
   1fa88:	moveq	r0, #0
   1fa8c:	orr	r0, r0, r3
   1fa90:	strb	r0, [r4, #45]	; 0x2d
   1fa94:	b	1fa50 <fputs@plt+0xe8e0>
   1fa98:	cmp	r1, #0
   1fa9c:	bxeq	lr
   1faa0:	push	{r4, r5, r6, lr}
   1faa4:	mov	r4, r3
   1faa8:	ldr	r3, [r1]
   1faac:	mov	ip, #20
   1fab0:	mov	lr, r2
   1fab4:	mul	ip, ip, r3
   1fab8:	ldr	r5, [r1, #4]
   1fabc:	sub	ip, ip, #20
   1fac0:	ldr	r2, [r2, #4]
   1fac4:	mov	r3, #0
   1fac8:	ldr	r1, [lr]
   1facc:	ldr	r0, [r0]
   1fad0:	add	r5, r5, ip
   1fad4:	bl	1f98c <fputs@plt+0xe81c>
   1fad8:	cmp	r4, #0
   1fadc:	cmpne	r0, #0
   1fae0:	str	r0, [r5, #4]
   1fae4:	popeq	{r4, r5, r6, pc}
   1fae8:	pop	{r4, r5, r6, lr}
   1faec:	b	14bb0 <fputs@plt+0x3a40>
   1faf0:	push	{r4, r5, r6, r7, r8, lr}
   1faf4:	mov	r5, r2
   1faf8:	add	r2, r2, r2, lsr #31
   1fafc:	mov	r4, r1
   1fb00:	asr	r2, r2, #1
   1fb04:	add	r2, r2, #1
   1fb08:	asr	r3, r2, #31
   1fb0c:	bl	1f8dc <fputs@plt+0xe76c>
   1fb10:	subs	r6, r0, #0
   1fb14:	beq	1fb40 <fputs@plt+0xe9d0>
   1fb18:	sub	r2, r5, #1
   1fb1c:	mov	r1, r4
   1fb20:	mov	r5, #0
   1fb24:	cmp	r5, r2
   1fb28:	add	r1, r1, #2
   1fb2c:	lsr	r3, r5, #31
   1fb30:	blt	1fb48 <fputs@plt+0xe9d8>
   1fb34:	add	r3, r3, r5
   1fb38:	mov	r2, #0
   1fb3c:	strb	r2, [r6, r3, asr #1]
   1fb40:	mov	r0, r6
   1fb44:	pop	{r4, r5, r6, r7, r8, pc}
   1fb48:	ldrb	r0, [r1, #-2]
   1fb4c:	add	r4, r3, r5
   1fb50:	bl	1572c <fputs@plt+0x45bc>
   1fb54:	add	r5, r5, #2
   1fb58:	mov	r7, r0
   1fb5c:	ldrb	r0, [r1, #-1]
   1fb60:	bl	1572c <fputs@plt+0x45bc>
   1fb64:	orr	r0, r0, r7, lsl #4
   1fb68:	strb	r0, [r6, r4, asr #1]
   1fb6c:	b	1fb24 <fputs@plt+0xe9b4>
   1fb70:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   1fb74:	mov	r8, r3
   1fb78:	subs	r5, r2, #0
   1fb7c:	mov	r3, #0
   1fb80:	mov	r4, r0
   1fb84:	mov	r7, r1
   1fb88:	str	r3, [sp, #4]
   1fb8c:	bne	1fbfc <fputs@plt+0xea8c>
   1fb90:	mov	r6, #0
   1fb94:	mov	r0, r4
   1fb98:	add	r2, r6, #48	; 0x30
   1fb9c:	mov	r3, #0
   1fba0:	bl	1f8dc <fputs@plt+0xe76c>
   1fba4:	subs	r4, r0, #0
   1fba8:	beq	1fbf0 <fputs@plt+0xea80>
   1fbac:	mov	r2, #48	; 0x30
   1fbb0:	mov	r1, #0
   1fbb4:	bl	10f48 <memset@plt>
   1fbb8:	mvn	r3, #0
   1fbbc:	cmp	r5, #0
   1fbc0:	strb	r7, [r4]
   1fbc4:	strh	r3, [r4, #34]	; 0x22
   1fbc8:	beq	1fbe8 <fputs@plt+0xea78>
   1fbcc:	cmp	r6, #0
   1fbd0:	bne	1fc30 <fputs@plt+0xeac0>
   1fbd4:	ldr	r3, [r4, #4]
   1fbd8:	orr	r3, r3, #1024	; 0x400
   1fbdc:	str	r3, [r4, #4]
   1fbe0:	ldr	r3, [sp, #4]
   1fbe4:	str	r3, [r4, #8]
   1fbe8:	mov	r3, #1
   1fbec:	str	r3, [r4, #24]
   1fbf0:	mov	r0, r4
   1fbf4:	add	sp, sp, #8
   1fbf8:	pop	{r4, r5, r6, r7, r8, pc}
   1fbfc:	cmp	r1, #132	; 0x84
   1fc00:	beq	1fc10 <fputs@plt+0xeaa0>
   1fc04:	ldr	r6, [r5, #4]
   1fc08:	add	r6, r6, #1
   1fc0c:	b	1fb94 <fputs@plt+0xea24>
   1fc10:	ldr	r0, [r5]
   1fc14:	cmp	r0, #0
   1fc18:	beq	1fc04 <fputs@plt+0xea94>
   1fc1c:	add	r1, sp, #4
   1fc20:	bl	15744 <fputs@plt+0x45d4>
   1fc24:	cmp	r0, #0
   1fc28:	beq	1fc04 <fputs@plt+0xea94>
   1fc2c:	b	1fb90 <fputs@plt+0xea20>
   1fc30:	add	r3, r4, #48	; 0x30
   1fc34:	str	r3, [r4, #8]
   1fc38:	ldr	r2, [r5, #4]
   1fc3c:	cmp	r2, #0
   1fc40:	beq	1fc54 <fputs@plt+0xeae4>
   1fc44:	mov	r0, r3
   1fc48:	ldr	r1, [r5]
   1fc4c:	bl	10fe4 <memcpy@plt>
   1fc50:	mov	r3, r0
   1fc54:	ldr	r2, [r5, #4]
   1fc58:	mov	r1, #0
   1fc5c:	cmp	r8, r1
   1fc60:	cmpne	r6, #2
   1fc64:	strb	r1, [r3, r2]
   1fc68:	ble	1fbe8 <fputs@plt+0xea78>
   1fc6c:	ldr	r3, [r5]
   1fc70:	ldrb	r5, [r3]
   1fc74:	cmp	r5, #39	; 0x27
   1fc78:	beq	1fc9c <fputs@plt+0xeb2c>
   1fc7c:	cmp	r5, #91	; 0x5b
   1fc80:	cmpne	r5, #34	; 0x22
   1fc84:	moveq	r3, #1
   1fc88:	movne	r3, #0
   1fc8c:	cmp	r5, #96	; 0x60
   1fc90:	orreq	r3, r3, #1
   1fc94:	cmp	r3, r1
   1fc98:	beq	1fbe8 <fputs@plt+0xea78>
   1fc9c:	ldr	r0, [r4, #8]
   1fca0:	bl	14bb0 <fputs@plt+0x3a40>
   1fca4:	cmp	r5, #34	; 0x22
   1fca8:	ldreq	r3, [r4, #4]
   1fcac:	orreq	r3, r3, #64	; 0x40
   1fcb0:	streq	r3, [r4, #4]
   1fcb4:	b	1fbe8 <fputs@plt+0xea78>
   1fcb8:	push	{r4, r5, r6, r7, r8, lr}
   1fcbc:	subs	r6, r1, #0
   1fcc0:	mov	r4, r2
   1fcc4:	beq	1fd50 <fputs@plt+0xebe0>
   1fcc8:	cmp	r2, #0
   1fccc:	beq	1fd58 <fputs@plt+0xebe8>
   1fcd0:	mov	r5, r0
   1fcd4:	mov	r0, r6
   1fcd8:	bl	1c54c <fputs@plt+0xb3dc>
   1fcdc:	cmp	r0, #0
   1fce0:	beq	1fd14 <fputs@plt+0xeba4>
   1fce4:	mov	r1, r6
   1fce8:	mov	r0, r5
   1fcec:	bl	1eff8 <fputs@plt+0xde88>
   1fcf0:	mov	r1, r4
   1fcf4:	mov	r0, r5
   1fcf8:	bl	1eff8 <fputs@plt+0xde88>
   1fcfc:	mov	r0, r5
   1fd00:	mov	r3, #0
   1fd04:	ldr	r2, [pc, #84]	; 1fd60 <fputs@plt+0xebf0>
   1fd08:	mov	r1, #132	; 0x84
   1fd0c:	pop	{r4, r5, r6, r7, r8, lr}
   1fd10:	b	1fb70 <fputs@plt+0xea00>
   1fd14:	mov	r0, r4
   1fd18:	bl	1c54c <fputs@plt+0xb3dc>
   1fd1c:	subs	r3, r0, #0
   1fd20:	bne	1fce4 <fputs@plt+0xeb74>
   1fd24:	mov	r2, r3
   1fd28:	mov	r1, #72	; 0x48
   1fd2c:	mov	r0, r5
   1fd30:	bl	1fb70 <fputs@plt+0xea00>
   1fd34:	mov	r3, r4
   1fd38:	mov	r2, r6
   1fd3c:	mov	r7, r0
   1fd40:	mov	r1, r0
   1fd44:	mov	r0, r5
   1fd48:	bl	1f234 <fputs@plt+0xe0c4>
   1fd4c:	mov	r4, r7
   1fd50:	mov	r0, r4
   1fd54:	pop	{r4, r5, r6, r7, r8, pc}
   1fd58:	mov	r4, r6
   1fd5c:	b	1fd50 <fputs@plt+0xebe0>
   1fd60:	andeq	r4, r7, r8, lsl ip
   1fd64:	push	{r4, r5, r6, r7, r8, lr}
   1fd68:	mov	r6, r3
   1fd6c:	mov	r3, #0
   1fd70:	mov	r7, r1
   1fd74:	mov	r5, r2
   1fd78:	mov	r1, #152	; 0x98
   1fd7c:	mov	r2, r3
   1fd80:	bl	1fb70 <fputs@plt+0xea00>
   1fd84:	subs	r4, r0, #0
   1fd88:	beq	1fdf0 <fputs@plt+0xec80>
   1fd8c:	mov	r3, #72	; 0x48
   1fd90:	mla	r5, r3, r5, r7
   1fd94:	ldr	r3, [r5, #24]
   1fd98:	ldr	r2, [r5, #52]	; 0x34
   1fd9c:	str	r3, [r4, #44]	; 0x2c
   1fda0:	ldrsh	r3, [r3, #32]
   1fda4:	str	r2, [r4, #28]
   1fda8:	cmp	r3, r6
   1fdac:	mvneq	r3, #0
   1fdb0:	strheq	r3, [r4, #32]
   1fdb4:	beq	1fde4 <fputs@plt+0xec74>
   1fdb8:	cmp	r6, #63	; 0x3f
   1fdbc:	movlt	r2, r6
   1fdc0:	movge	r2, #63	; 0x3f
   1fdc4:	strh	r6, [r4, #32]
   1fdc8:	mov	r0, #1
   1fdcc:	mov	r1, #0
   1fdd0:	bl	70cf0 <fputs@plt+0x5fb80>
   1fdd4:	ldrd	r2, [r5, #64]	; 0x40
   1fdd8:	orr	r0, r0, r2
   1fddc:	orr	r1, r1, r3
   1fde0:	strd	r0, [r5, #64]	; 0x40
   1fde4:	ldr	r3, [r4, #4]
   1fde8:	orr	r3, r3, #4
   1fdec:	str	r3, [r4, #4]
   1fdf0:	mov	r0, r4
   1fdf4:	pop	{r4, r5, r6, r7, r8, pc}
   1fdf8:	cmp	r2, #0
   1fdfc:	push	{r0, r1, r2, r4, r5, lr}
   1fe00:	mov	r4, r0
   1fe04:	mov	r5, r1
   1fe08:	mov	r0, r2
   1fe0c:	str	r2, [sp]
   1fe10:	beq	1fe18 <fputs@plt+0xeca8>
   1fe14:	bl	18f64 <fputs@plt+0x7df4>
   1fe18:	str	r0, [sp, #4]
   1fe1c:	mov	r3, #0
   1fe20:	mov	r2, sp
   1fe24:	mov	r1, r5
   1fe28:	mov	r0, r4
   1fe2c:	bl	1fb70 <fputs@plt+0xea00>
   1fe30:	add	sp, sp, #12
   1fe34:	pop	{r4, r5, pc}
   1fe38:	push	{r0, r1, r2, r4, r5, lr}
   1fe3c:	mov	r5, r0
   1fe40:	mov	r0, r2
   1fe44:	mov	r4, r1
   1fe48:	str	r2, [sp]
   1fe4c:	bl	18f64 <fputs@plt+0x7df4>
   1fe50:	cmp	r0, #0
   1fe54:	str	r0, [sp, #4]
   1fe58:	bne	1fe68 <fputs@plt+0xecf8>
   1fe5c:	mov	r0, r4
   1fe60:	add	sp, sp, #12
   1fe64:	pop	{r4, r5, pc}
   1fe68:	mov	r3, #0
   1fe6c:	mov	r2, sp
   1fe70:	mov	r1, #95	; 0x5f
   1fe74:	ldr	r0, [r5]
   1fe78:	bl	1fb70 <fputs@plt+0xea00>
   1fe7c:	cmp	r0, #0
   1fe80:	beq	1fe5c <fputs@plt+0xecec>
   1fe84:	ldr	r3, [r0, #4]
   1fe88:	str	r4, [r0, #12]
   1fe8c:	orr	r3, r3, #4352	; 0x1100
   1fe90:	str	r3, [r0, #4]
   1fe94:	b	1fe60 <fputs@plt+0xecf0>
   1fe98:	push	{r4, r5, r6, r7, r8, lr}
   1fe9c:	mov	r5, r0
   1fea0:	ldr	r6, [r0]
   1fea4:	mov	r8, r1
   1fea8:	mov	r7, r2
   1feac:	mov	r1, #157	; 0x9d
   1feb0:	mov	r2, #0
   1feb4:	mov	r0, r6
   1feb8:	mov	r4, r3
   1febc:	bl	1fdf8 <fputs@plt+0xec88>
   1fec0:	cmp	r0, #0
   1fec4:	popeq	{r4, r5, r6, r7, r8, pc}
   1fec8:	cmp	r4, #0
   1fecc:	blt	1ff18 <fputs@plt+0xeda8>
   1fed0:	ldrsh	r3, [r8, #32]
   1fed4:	cmp	r3, r4
   1fed8:	beq	1ff18 <fputs@plt+0xeda8>
   1fedc:	ldr	r3, [r8, #4]
   1fee0:	mov	r1, r0
   1fee4:	add	r3, r3, r4, lsl #4
   1fee8:	add	r4, r4, r7
   1feec:	add	r4, r4, #1
   1fef0:	str	r4, [r0, #28]
   1fef4:	ldrb	r2, [r3, #13]
   1fef8:	strb	r2, [r0, #1]
   1fefc:	ldr	r2, [r3, #8]
   1ff00:	mov	r0, r5
   1ff04:	cmp	r2, #0
   1ff08:	ldreq	r3, [r6, #8]
   1ff0c:	pop	{r4, r5, r6, r7, r8, lr}
   1ff10:	ldreq	r2, [r3]
   1ff14:	b	1fe38 <fputs@plt+0xecc8>
   1ff18:	mov	r3, #68	; 0x44
   1ff1c:	str	r7, [r0, #28]
   1ff20:	strb	r3, [r0, #1]
   1ff24:	pop	{r4, r5, r6, r7, r8, pc}
   1ff28:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1ff2c:	mov	r9, r2
   1ff30:	ldr	r3, [r0, #16]
   1ff34:	ldr	r2, [r0, #12]
   1ff38:	mov	r4, r0
   1ff3c:	cmp	r2, r3
   1ff40:	mov	r6, r1
   1ff44:	blt	20000 <fputs@plt+0xee90>
   1ff48:	ldr	r2, [r0]
   1ff4c:	ldr	r7, [r0, #20]
   1ff50:	ldr	r2, [r2]
   1ff54:	ldr	r5, [r2]
   1ff58:	mov	r2, #96	; 0x60
   1ff5c:	mov	r0, r5
   1ff60:	mul	r2, r2, r3
   1ff64:	mov	r3, #0
   1ff68:	bl	1f8dc <fputs@plt+0xe76c>
   1ff6c:	cmp	r0, #0
   1ff70:	str	r0, [r4, #20]
   1ff74:	bne	1ff9c <fputs@plt+0xee2c>
   1ff78:	tst	r9, #1
   1ff7c:	beq	1ff8c <fputs@plt+0xee1c>
   1ff80:	mov	r1, r6
   1ff84:	mov	r0, r5
   1ff88:	bl	1eff8 <fputs@plt+0xde88>
   1ff8c:	str	r7, [r4, #20]
   1ff90:	mov	r7, #0
   1ff94:	mov	r0, r7
   1ff98:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ff9c:	ldr	r3, [r4, #12]
   1ffa0:	mov	r2, #48	; 0x30
   1ffa4:	mov	r1, r7
   1ffa8:	mul	r2, r2, r3
   1ffac:	bl	10fe4 <memcpy@plt>
   1ffb0:	add	r3, r4, #24
   1ffb4:	cmp	r7, r3
   1ffb8:	beq	1ffc8 <fputs@plt+0xee58>
   1ffbc:	mov	r1, r7
   1ffc0:	mov	r0, r5
   1ffc4:	bl	1e0ec <fputs@plt+0xcf7c>
   1ffc8:	ldr	r1, [r4, #20]
   1ffcc:	mov	r0, r5
   1ffd0:	bl	1e08c <fputs@plt+0xcf1c>
   1ffd4:	mov	r1, #48	; 0x30
   1ffd8:	bl	70888 <fputs@plt+0x5f718>
   1ffdc:	ldr	r3, [r4, #12]
   1ffe0:	ldr	ip, [r4, #20]
   1ffe4:	mov	r1, #0
   1ffe8:	sub	r2, r0, r3
   1ffec:	str	r0, [r4, #16]
   1fff0:	mov	r0, #48	; 0x30
   1fff4:	mul	r2, r0, r2
   1fff8:	mla	r0, r0, r3, ip
   1fffc:	bl	10f48 <memset@plt>
   20000:	ldr	r7, [r4, #12]
   20004:	mov	r8, #48	; 0x30
   20008:	ldr	sl, [r4, #20]
   2000c:	mul	r8, r8, r7
   20010:	add	r3, r7, #1
   20014:	cmp	r6, #0
   20018:	str	r3, [r4, #12]
   2001c:	add	r5, sl, r8
   20020:	beq	20068 <fputs@plt+0xeef8>
   20024:	ldr	r3, [r6, #4]
   20028:	tst	r3, #262144	; 0x40000
   2002c:	beq	20068 <fputs@plt+0xeef8>
   20030:	ldr	r0, [r6, #28]
   20034:	asr	r1, r0, #31
   20038:	bl	15960 <fputs@plt+0x47f0>
   2003c:	sub	r0, r0, #268	; 0x10c
   20040:	sub	r0, r0, #2
   20044:	strh	r0, [r5, #16]
   20048:	mov	r0, r6
   2004c:	bl	1714c <fputs@plt+0x5fdc>
   20050:	mvn	r3, #0
   20054:	str	r0, [sl, r8]
   20058:	strh	r9, [r5, #20]
   2005c:	str	r4, [r5, #24]
   20060:	str	r3, [r5, #4]
   20064:	b	1ff94 <fputs@plt+0xee24>
   20068:	mov	r3, #1
   2006c:	strh	r3, [r5, #16]
   20070:	b	20048 <fputs@plt+0xeed8>
   20074:	push	{r4, r5, r6, lr}
   20078:	mov	r5, r0
   2007c:	mov	r6, r2
   20080:	mov	r0, r1
   20084:	bl	1714c <fputs@plt+0x5fdc>
   20088:	strb	r6, [r5, #8]
   2008c:	subs	r4, r0, #0
   20090:	popeq	{r4, r5, r6, pc}
   20094:	ldrb	r3, [r4]
   20098:	cmp	r3, r6
   2009c:	beq	200b0 <fputs@plt+0xef40>
   200a0:	mov	r0, r5
   200a4:	mov	r2, #0
   200a8:	pop	{r4, r5, r6, lr}
   200ac:	b	1ff28 <fputs@plt+0xedb8>
   200b0:	ldr	r1, [r4, #12]
   200b4:	mov	r2, r6
   200b8:	mov	r0, r5
   200bc:	bl	20074 <fputs@plt+0xef04>
   200c0:	ldr	r1, [r4, #16]
   200c4:	b	20080 <fputs@plt+0xef10>
   200c8:	ldrh	r3, [r1, #44]	; 0x2c
   200cc:	cmp	r3, r2
   200d0:	bge	20134 <fputs@plt+0xefc4>
   200d4:	push	{r4, r5, r6, r7, r8, lr}
   200d8:	add	r5, r2, #7
   200dc:	bic	r5, r5, #7
   200e0:	mov	r3, #0
   200e4:	lsl	r2, r5, #2
   200e8:	mov	r6, r0
   200ec:	mov	r4, r1
   200f0:	bl	1f8dc <fputs@plt+0xe76c>
   200f4:	subs	r7, r0, #0
   200f8:	beq	2013c <fputs@plt+0xefcc>
   200fc:	ldrh	r2, [r4, #44]	; 0x2c
   20100:	ldr	r1, [r4, #48]	; 0x30
   20104:	lsl	r2, r2, #2
   20108:	bl	10fe4 <memcpy@plt>
   2010c:	ldr	r1, [r4, #48]	; 0x30
   20110:	add	r3, r4, #56	; 0x38
   20114:	cmp	r1, r3
   20118:	beq	20124 <fputs@plt+0xefb4>
   2011c:	mov	r0, r6
   20120:	bl	1e0ec <fputs@plt+0xcf7c>
   20124:	str	r7, [r4, #48]	; 0x30
   20128:	strh	r5, [r4, #44]	; 0x2c
   2012c:	mov	r0, #0
   20130:	pop	{r4, r5, r6, r7, r8, pc}
   20134:	mov	r0, #0
   20138:	bx	lr
   2013c:	mov	r0, #7
   20140:	pop	{r4, r5, r6, r7, r8, pc}
   20144:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   20148:	mov	r3, r0
   2014c:	ldr	r0, [r0, #16]
   20150:	mov	r5, r1
   20154:	cmp	r0, #0
   20158:	beq	20194 <fputs@plt+0xf024>
   2015c:	ldrh	r3, [r1, #40]	; 0x28
   20160:	cmp	r3, #0
   20164:	bne	20178 <fputs@plt+0xf008>
   20168:	mov	r6, #0
   2016c:	mov	r0, r6
   20170:	add	sp, sp, #8
   20174:	pop	{r4, r5, r6, r7, r8, pc}
   20178:	ldrsh	r3, [r1, #22]
   2017c:	str	r3, [sp, #4]
   20180:	ldrsh	r3, [r1, #20]
   20184:	str	r3, [sp]
   20188:	ldrd	r2, [r1]
   2018c:	bl	183e8 <fputs@plt+0x7278>
   20190:	b	20168 <fputs@plt+0xeff8>
   20194:	ldr	r7, [r3]
   20198:	ldr	r3, [r7]
   2019c:	ldr	r6, [r3]
   201a0:	ldr	r3, [r1, #36]	; 0x24
   201a4:	tst	r3, #512	; 0x200
   201a8:	ldrne	r4, [r7, #16]
   201ac:	bne	202c0 <fputs@plt+0xf150>
   201b0:	add	r0, r7, #16
   201b4:	mov	r1, r5
   201b8:	bl	186bc <fputs@plt+0x754c>
   201bc:	subs	r7, r0, #0
   201c0:	beq	20168 <fputs@plt+0xeff8>
   201c4:	ldr	r4, [r7]
   201c8:	cmp	r4, #0
   201cc:	addne	r7, r4, #52	; 0x34
   201d0:	bne	20334 <fputs@plt+0xf1c4>
   201d4:	mov	r0, r6
   201d8:	mov	r2, #72	; 0x48
   201dc:	mov	r3, #0
   201e0:	bl	1f8dc <fputs@plt+0xe76c>
   201e4:	cmp	r0, #0
   201e8:	mov	r4, r0
   201ec:	str	r0, [r7]
   201f0:	moveq	r6, #7
   201f4:	beq	2016c <fputs@plt+0xeffc>
   201f8:	add	r3, r0, #56	; 0x38
   201fc:	str	r3, [r0, #48]	; 0x30
   20200:	mov	r2, #3
   20204:	mov	r3, #0
   20208:	strh	r3, [r0, #40]	; 0x28
   2020c:	strh	r2, [r0, #44]	; 0x2c
   20210:	str	r3, [r0, #36]	; 0x24
   20214:	str	r3, [r0, #52]	; 0x34
   20218:	mov	r0, r6
   2021c:	mov	r1, r4
   20220:	bl	1e574 <fputs@plt+0xd404>
   20224:	mov	r0, r6
   20228:	ldrh	r2, [r5, #40]	; 0x28
   2022c:	mov	r1, r4
   20230:	bl	200c8 <fputs@plt+0xef58>
   20234:	subs	r6, r0, #0
   20238:	beq	20344 <fputs@plt+0xf1d4>
   2023c:	mov	r6, #7
   20240:	mov	r2, #0
   20244:	str	r2, [r4, #24]
   20248:	str	r2, [r4, #28]
   2024c:	str	r2, [r4, #32]
   20250:	ldr	r3, [r4, #36]	; 0x24
   20254:	tst	r3, #1024	; 0x400
   20258:	bne	2016c <fputs@plt+0xeffc>
   2025c:	ldr	r3, [r4, #28]
   20260:	cmp	r3, #0
   20264:	beq	2016c <fputs@plt+0xeffc>
   20268:	ldr	r3, [r3, #44]	; 0x2c
   2026c:	cmp	r3, #0
   20270:	streq	r3, [r4, #28]
   20274:	b	2016c <fputs@plt+0xeffc>
   20278:	ldrb	r2, [r4, #16]
   2027c:	ldrb	r3, [r5, #16]
   20280:	cmp	r2, r3
   20284:	bne	202bc <fputs@plt+0xf14c>
   20288:	ldr	r3, [r4, #36]	; 0x24
   2028c:	tst	r3, #512	; 0x200
   20290:	beq	202bc <fputs@plt+0xf14c>
   20294:	mov	r1, r5
   20298:	mov	r0, r4
   2029c:	bl	185ec <fputs@plt+0x747c>
   202a0:	cmp	r0, #0
   202a4:	beq	202cc <fputs@plt+0xf15c>
   202a8:	ldrsh	r3, [r4, #20]
   202ac:	strh	r3, [r5, #20]
   202b0:	ldrh	r3, [r4, #22]
   202b4:	sub	r3, r3, #1
   202b8:	strh	r3, [r5, #22]
   202bc:	ldr	r4, [r4, #52]	; 0x34
   202c0:	cmp	r4, #0
   202c4:	bne	20278 <fputs@plt+0xf108>
   202c8:	b	201b0 <fputs@plt+0xf040>
   202cc:	mov	r1, r4
   202d0:	mov	r0, r5
   202d4:	bl	185ec <fputs@plt+0x747c>
   202d8:	cmp	r0, #0
   202dc:	beq	202bc <fputs@plt+0xf14c>
   202e0:	ldrsh	r3, [r4, #20]
   202e4:	strh	r3, [r5, #20]
   202e8:	ldrh	r3, [r4, #22]
   202ec:	add	r3, r3, #1
   202f0:	b	202b8 <fputs@plt+0xf148>
   202f4:	mov	r0, r7
   202f8:	mov	r1, r5
   202fc:	bl	186bc <fputs@plt+0x754c>
   20300:	subs	r7, r0, #0
   20304:	beq	20218 <fputs@plt+0xf0a8>
   20308:	ldr	r8, [r7]
   2030c:	cmp	r8, #0
   20310:	beq	20218 <fputs@plt+0xf0a8>
   20314:	ldr	r3, [r8, #52]	; 0x34
   20318:	mov	r1, r8
   2031c:	mov	r0, r6
   20320:	str	r3, [r7]
   20324:	bl	1e5f0 <fputs@plt+0xd480>
   20328:	mov	r1, r8
   2032c:	mov	r0, r6
   20330:	bl	1e0ec <fputs@plt+0xcf7c>
   20334:	ldr	r3, [r7]
   20338:	cmp	r3, #0
   2033c:	bne	202f4 <fputs@plt+0xf184>
   20340:	b	20218 <fputs@plt+0xf0a8>
   20344:	mov	r3, r5
   20348:	mov	r2, r4
   2034c:	add	r1, r5, #44	; 0x2c
   20350:	ldr	r0, [r3], #4
   20354:	cmp	r3, r1
   20358:	str	r0, [r2], #4
   2035c:	bne	20350 <fputs@plt+0xf1e0>
   20360:	ldrh	r2, [r4, #40]	; 0x28
   20364:	ldr	r1, [r5, #48]	; 0x30
   20368:	ldr	r0, [r4, #48]	; 0x30
   2036c:	lsl	r2, r2, #2
   20370:	bl	10fe4 <memcpy@plt>
   20374:	ldr	r3, [r5, #36]	; 0x24
   20378:	ands	r2, r3, #1024	; 0x400
   2037c:	movne	r3, #0
   20380:	strbne	r3, [r5, #28]
   20384:	bne	20250 <fputs@plt+0xf0e0>
   20388:	tst	r3, #16384	; 0x4000
   2038c:	strne	r2, [r5, #28]
   20390:	b	20250 <fputs@plt+0xf0e0>
   20394:	ldrb	r3, [r2, #42]	; 0x2a
   20398:	tst	r3, #8
   2039c:	bne	203a8 <fputs@plt+0xf238>
   203a0:	mov	r0, #0
   203a4:	bx	lr
   203a8:	push	{r4, r5, r6, lr}
   203ac:	ldr	r4, [r0, #416]	; 0x1a0
   203b0:	cmp	r4, #0
   203b4:	moveq	r4, r0
   203b8:	ldr	r3, [r4, #412]	; 0x19c
   203bc:	cmp	r3, #0
   203c0:	beq	20408 <fputs@plt+0xf298>
   203c4:	ldr	ip, [r3, #4]
   203c8:	cmp	r2, ip
   203cc:	bne	203d8 <fputs@plt+0xf268>
   203d0:	ldr	r0, [r3, #12]
   203d4:	pop	{r4, r5, r6, pc}
   203d8:	ldr	r3, [r3]
   203dc:	b	203bc <fputs@plt+0xf24c>
   203e0:	ldr	r2, [r4, #412]	; 0x19c
   203e4:	str	r2, [r3]
   203e8:	ldr	r2, [r4, #76]	; 0x4c
   203ec:	str	r3, [r4, #412]	; 0x19c
   203f0:	add	r1, r2, #2
   203f4:	add	r2, r2, #3
   203f8:	stmib	r3, {r5, r6}
   203fc:	str	r1, [r3, #12]
   20400:	str	r2, [r4, #76]	; 0x4c
   20404:	b	203d0 <fputs@plt+0xf260>
   20408:	mov	r3, #0
   2040c:	mov	r5, r2
   20410:	ldr	r0, [r0]
   20414:	mov	r2, #16
   20418:	mov	r6, r1
   2041c:	bl	1f8dc <fputs@plt+0xe76c>
   20420:	subs	r3, r0, #0
   20424:	bne	203e0 <fputs@plt+0xf270>
   20428:	mov	r0, #0
   2042c:	pop	{r4, r5, r6, pc}
   20430:	ldrh	r3, [r0, #24]
   20434:	push	{r4, lr}
   20438:	mov	r4, r0
   2043c:	cmp	r3, #0
   20440:	bne	20478 <fputs@plt+0xf308>
   20444:	mov	r2, #1016	; 0x3f8
   20448:	mov	r3, #0
   2044c:	ldr	r0, [r0, #4]
   20450:	bl	1f8dc <fputs@plt+0xe76c>
   20454:	cmp	r0, #0
   20458:	popeq	{r4, pc}
   2045c:	ldr	r3, [r4]
   20460:	str	r3, [r0]
   20464:	str	r0, [r4]
   20468:	mov	r3, #63	; 0x3f
   2046c:	add	r0, r0, #8
   20470:	str	r0, [r4, #16]
   20474:	strh	r3, [r4, #24]
   20478:	ldrh	r3, [r4, #24]
   2047c:	ldr	r0, [r4, #16]
   20480:	sub	r3, r3, #1
   20484:	strh	r3, [r4, #24]
   20488:	add	r3, r0, #16
   2048c:	str	r3, [r4, #16]
   20490:	pop	{r4, pc}
   20494:	push	{r4, r6, r7, r8, r9, lr}
   20498:	mov	r4, r0
   2049c:	mov	r8, r2
   204a0:	mov	r9, r3
   204a4:	bl	20430 <fputs@plt+0xf2c0>
   204a8:	cmp	r0, #0
   204ac:	popeq	{r4, r6, r7, r8, r9, pc}
   204b0:	ldr	r2, [r4, #12]
   204b4:	mov	r3, #0
   204b8:	cmp	r2, r3
   204bc:	strd	r8, [r0]
   204c0:	str	r3, [r0, #8]
   204c4:	streq	r0, [r4, #8]
   204c8:	beq	204f0 <fputs@plt+0xf380>
   204cc:	ldrh	r3, [r4, #26]
   204d0:	tst	r3, #1
   204d4:	beq	204ec <fputs@plt+0xf37c>
   204d8:	ldrd	r6, [r2]
   204dc:	cmp	r6, r8
   204e0:	sbcs	r1, r7, r9
   204e4:	bicge	r3, r3, #1
   204e8:	strhge	r3, [r4, #26]
   204ec:	str	r0, [r2, #8]
   204f0:	str	r0, [r4, #12]
   204f4:	pop	{r4, r6, r7, r8, r9, pc}
   204f8:	cmp	r0, #0
   204fc:	beq	20504 <fputs@plt+0xf394>
   20500:	b	1f8dc <fputs@plt+0xe76c>
   20504:	push	{r4, r5}
   20508:	mov	r0, r2
   2050c:	mov	r1, r3
   20510:	pop	{r4, r5}
   20514:	b	1ea54 <fputs@plt+0xd8e4>
   20518:	ldr	r3, [r0, #8]
   2051c:	push	{r4, lr}
   20520:	cmp	r3, #0
   20524:	mov	r4, r0
   20528:	beq	20598 <fputs@plt+0xf428>
   2052c:	ldr	r2, [r0, #12]
   20530:	mov	r1, #0
   20534:	strb	r1, [r3, r2]
   20538:	ldr	r3, [r0, #20]
   2053c:	cmp	r3, r1
   20540:	beq	20598 <fputs@plt+0xf428>
   20544:	ldrb	r3, [r0, #25]
   20548:	tst	r3, #4
   2054c:	bne	20598 <fputs@plt+0xf428>
   20550:	ldr	r2, [r0, #12]
   20554:	mov	r3, #0
   20558:	add	r2, r2, #1
   2055c:	ldr	r0, [r0]
   20560:	bl	204f8 <fputs@plt+0xf388>
   20564:	cmp	r0, #0
   20568:	moveq	r2, #1
   2056c:	str	r0, [r4, #8]
   20570:	strbeq	r2, [r4, #24]
   20574:	streq	r0, [r4, #16]
   20578:	beq	20598 <fputs@plt+0xf428>
   2057c:	ldr	r2, [r4, #12]
   20580:	ldr	r1, [r4, #4]
   20584:	add	r2, r2, #1
   20588:	bl	10fe4 <memcpy@plt>
   2058c:	ldrb	r3, [r4, #25]
   20590:	orr	r3, r3, #4
   20594:	strb	r3, [r4, #25]
   20598:	ldr	r0, [r4, #8]
   2059c:	pop	{r4, pc}
   205a0:	push	{r4, r5, r6, lr}
   205a4:	mov	r5, r2
   205a8:	bl	204f8 <fputs@plt+0xf388>
   205ac:	subs	r4, r0, #0
   205b0:	beq	205c0 <fputs@plt+0xf450>
   205b4:	mov	r2, r5
   205b8:	mov	r1, #0
   205bc:	bl	10f48 <memset@plt>
   205c0:	mov	r0, r4
   205c4:	pop	{r4, r5, r6, pc}
   205c8:	mov	r3, #0
   205cc:	push	{r4, lr}
   205d0:	mov	r2, #40	; 0x28
   205d4:	mov	r4, r0
   205d8:	bl	205a0 <fputs@plt+0xf430>
   205dc:	cmp	r0, #0
   205e0:	movne	r3, #1
   205e4:	strhne	r3, [r0, #8]
   205e8:	strne	r4, [r0, #32]
   205ec:	pop	{r4, pc}
   205f0:	push	{r4, r5, r6, lr}
   205f4:	mov	r2, #208	; 0xd0
   205f8:	ldr	r4, [r0]
   205fc:	mov	r5, r0
   20600:	mov	r3, #0
   20604:	mov	r0, r4
   20608:	bl	205a0 <fputs@plt+0xf430>
   2060c:	cmp	r0, #0
   20610:	popeq	{r4, r5, r6, pc}
   20614:	ldr	r3, [r4, #4]
   20618:	str	r4, [r0]
   2061c:	cmp	r3, #0
   20620:	strne	r0, [r3, #48]	; 0x30
   20624:	str	r3, [r0, #52]	; 0x34
   20628:	mov	r3, #0
   2062c:	str	r3, [r0, #48]	; 0x30
   20630:	ldr	r3, [pc, #12]	; 20644 <fputs@plt+0xf4d4>
   20634:	str	r0, [r4, #4]
   20638:	str	r3, [r0, #40]	; 0x28
   2063c:	str	r5, [r0, #24]
   20640:	pop	{r4, r5, r6, pc}
   20644:	ldrtcs	lr, [ip], r5, lsr #21
   20648:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2064c:	subs	r5, r2, #0
   20650:	mov	r6, r0
   20654:	mov	r7, r1
   20658:	beq	20724 <fputs@plt+0xf5b4>
   2065c:	add	r9, r0, #364	; 0x16c
   20660:	mov	r1, r5
   20664:	mov	r0, r9
   20668:	mov	r8, r3
   2066c:	bl	15ac0 <fputs@plt+0x4950>
   20670:	cmp	r8, #0
   20674:	clz	r2, r0
   20678:	lsr	r2, r2, #5
   2067c:	moveq	r2, #0
   20680:	cmp	r2, #0
   20684:	mov	r4, r0
   20688:	beq	20728 <fputs@plt+0xf5b8>
   2068c:	mov	r0, r5
   20690:	bl	18f64 <fputs@plt+0x7df4>
   20694:	mov	r3, #0
   20698:	add	r2, r0, #61	; 0x3d
   2069c:	mov	r8, r0
   206a0:	mov	r0, r6
   206a4:	bl	205a0 <fputs@plt+0xf430>
   206a8:	subs	r4, r0, #0
   206ac:	bne	206b8 <fputs@plt+0xf548>
   206b0:	mov	r0, #0
   206b4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   206b8:	mov	r2, #1
   206bc:	strb	r2, [r4, #4]
   206c0:	mov	r2, #2
   206c4:	add	r3, r4, #60	; 0x3c
   206c8:	strb	r2, [r4, #24]
   206cc:	mov	r2, #3
   206d0:	mov	r1, r5
   206d4:	str	r3, [r4]
   206d8:	str	r3, [r4, #20]
   206dc:	str	r3, [r4, #40]	; 0x28
   206e0:	strb	r2, [r4, #44]	; 0x2c
   206e4:	mov	r0, r3
   206e8:	mov	r2, r8
   206ec:	bl	10fe4 <memcpy@plt>
   206f0:	mov	r5, #0
   206f4:	mov	r2, r4
   206f8:	strb	r5, [r0, r8]
   206fc:	mov	r0, r9
   20700:	ldr	r1, [r4]
   20704:	bl	1eb2c <fputs@plt+0xd9bc>
   20708:	subs	r1, r0, #0
   2070c:	beq	20730 <fputs@plt+0xf5c0>
   20710:	mov	r0, r6
   20714:	bl	1ae98 <fputs@plt+0x9d28>
   20718:	mov	r0, r6
   2071c:	bl	1e0ec <fputs@plt+0xcf7c>
   20720:	b	206b0 <fputs@plt+0xf540>
   20724:	ldr	r4, [r0, #8]
   20728:	cmp	r4, #0
   2072c:	beq	206b0 <fputs@plt+0xf540>
   20730:	mov	r0, #20
   20734:	mla	r0, r0, r7, r4
   20738:	sub	r0, r0, #20
   2073c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20740:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20744:	sub	sp, sp, #20
   20748:	mov	sl, r3
   2074c:	ldrb	r3, [sp, #56]	; 0x38
   20750:	mov	r6, r0
   20754:	mov	r0, r1
   20758:	mov	r7, r1
   2075c:	mov	fp, r2
   20760:	str	r3, [sp, #4]
   20764:	bl	18f64 <fputs@plt+0x7df4>
   20768:	add	r3, r6, #348	; 0x15c
   2076c:	mov	r1, r7
   20770:	str	r3, [sp, #8]
   20774:	mov	r9, r0
   20778:	mov	r0, r3
   2077c:	bl	15ac0 <fputs@plt+0x4950>
   20780:	mov	r3, #0
   20784:	mov	r4, r3
   20788:	mov	r5, r0
   2078c:	cmp	r5, #0
   20790:	bne	20878 <fputs@plt+0xf708>
   20794:	ldr	r2, [sp, #4]
   20798:	cmp	r2, #0
   2079c:	bne	207e8 <fputs@plt+0xf678>
   207a0:	cmp	r4, #0
   207a4:	beq	207b4 <fputs@plt+0xf644>
   207a8:	ldr	r2, [r6, #24]
   207ac:	tst	r2, #2097152	; 0x200000
   207b0:	beq	207e8 <fputs@plt+0xf678>
   207b4:	ldrb	r2, [r7]
   207b8:	ldr	r3, [pc, #344]	; 20918 <fputs@plt+0xf7a8>
   207bc:	mov	r1, #23
   207c0:	add	r3, r3, r2
   207c4:	ldrb	r0, [r3, #64]	; 0x40
   207c8:	add	r0, r0, r9
   207cc:	bl	70cb4 <fputs@plt+0x5fb44>
   207d0:	ldr	r3, [pc, #324]	; 2091c <fputs@plt+0xf7ac>
   207d4:	add	r1, r3, r1, lsl #2
   207d8:	ldr	r8, [r1, #248]	; 0xf8
   207dc:	cmp	r8, #0
   207e0:	bne	208a4 <fputs@plt+0xf734>
   207e4:	mov	r3, r8
   207e8:	ldr	r2, [sp, #4]
   207ec:	adds	r8, r2, #0
   207f0:	movne	r8, #1
   207f4:	cmp	r3, #5
   207f8:	movgt	r3, #0
   207fc:	andle	r3, r8, #1
   20800:	cmp	r3, #0
   20804:	beq	208f0 <fputs@plt+0xf780>
   20808:	add	r2, r9, #29
   2080c:	mov	r3, #0
   20810:	mov	r0, r6
   20814:	bl	205a0 <fputs@plt+0xf430>
   20818:	subs	r4, r0, #0
   2081c:	beq	20870 <fputs@plt+0xf700>
   20820:	add	r3, r4, #28
   20824:	str	r3, [r4, #20]
   20828:	add	r2, r9, #1
   2082c:	mov	r1, r7
   20830:	mov	r0, r3
   20834:	strb	fp, [r4]
   20838:	strh	sl, [r4, #2]
   2083c:	bl	10fe4 <memcpy@plt>
   20840:	mov	r2, r4
   20844:	mov	r1, r0
   20848:	ldr	r0, [sp, #8]
   2084c:	bl	1eb2c <fputs@plt+0xd9bc>
   20850:	cmp	r4, r0
   20854:	strne	r0, [r4, #8]
   20858:	bne	208f8 <fputs@plt+0xf788>
   2085c:	mov	r0, r6
   20860:	mov	r1, r4
   20864:	bl	1e0ec <fputs@plt+0xcf7c>
   20868:	mov	r0, r6
   2086c:	bl	1ae98 <fputs@plt+0x9d28>
   20870:	mov	r4, r5
   20874:	b	2090c <fputs@plt+0xf79c>
   20878:	mov	r0, r5
   2087c:	mov	r2, sl
   20880:	mov	r1, fp
   20884:	str	r3, [sp, #12]
   20888:	bl	17b14 <fputs@plt+0x69a4>
   2088c:	ldr	r3, [sp, #12]
   20890:	cmp	r3, r0
   20894:	movlt	r4, r5
   20898:	movlt	r3, r0
   2089c:	ldr	r5, [r5, #8]
   208a0:	b	2078c <fputs@plt+0xf61c>
   208a4:	mov	r1, r7
   208a8:	ldr	r0, [r8, #20]
   208ac:	bl	14c44 <fputs@plt+0x3ad4>
   208b0:	subs	r3, r0, #0
   208b4:	ldrne	r8, [r8, #24]
   208b8:	bne	207dc <fputs@plt+0xf66c>
   208bc:	mov	r0, r8
   208c0:	mov	r2, sl
   208c4:	mov	r1, fp
   208c8:	str	r3, [sp, #12]
   208cc:	bl	17b14 <fputs@plt+0x69a4>
   208d0:	ldr	r3, [sp, #12]
   208d4:	cmp	r0, r3
   208d8:	movgt	r4, r8
   208dc:	ldr	r8, [r8, #8]
   208e0:	movgt	r3, r0
   208e4:	cmp	r8, #0
   208e8:	bne	208bc <fputs@plt+0xf74c>
   208ec:	b	207e8 <fputs@plt+0xf678>
   208f0:	cmp	r4, #0
   208f4:	beq	20870 <fputs@plt+0xf700>
   208f8:	ldr	r3, [r4, #12]
   208fc:	cmp	r3, #0
   20900:	orrne	r8, r8, #1
   20904:	cmp	r8, #0
   20908:	beq	20870 <fputs@plt+0xf700>
   2090c:	mov	r0, r4
   20910:	add	sp, sp, #20
   20914:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20918:	strheq	r4, [r7], -r0
   2091c:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   20920:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20924:	add	r3, r1, #444	; 0x1bc
   20928:	ldr	fp, [r1, #72]	; 0x48
   2092c:	ldr	r8, [r1, #84]	; 0x54
   20930:	ldr	r6, [r1, #76]	; 0x4c
   20934:	sub	sp, sp, #36	; 0x24
   20938:	cmp	r8, #0
   2093c:	add	r6, r6, fp
   20940:	ldrsh	sl, [r3]
   20944:	ldr	r3, [r1, #400]	; 0x190
   20948:	moveq	r8, #1
   2094c:	cmp	r6, #0
   20950:	str	r3, [sp, #16]
   20954:	clz	r3, fp
   20958:	lsr	r3, r3, #5
   2095c:	movle	r3, #0
   20960:	cmp	r3, #0
   20964:	ldr	r3, [r0, #32]
   20968:	mov	r2, #20
   2096c:	mov	r4, r0
   20970:	mul	r2, r2, r3
   20974:	ldr	r9, [r0]
   20978:	add	r2, r2, #7
   2097c:	ldr	r0, [r0, #4]
   20980:	ldr	r3, [r1, #92]	; 0x5c
   20984:	bic	r2, r2, #7
   20988:	add	r0, r0, r2
   2098c:	sub	r2, r3, r2
   20990:	bic	r2, r2, #7
   20994:	addne	r6, r6, #1
   20998:	cmp	r2, #0
   2099c:	mov	r5, r1
   209a0:	str	r0, [sp, #20]
   209a4:	str	r2, [sp, #24]
   209a8:	ble	209b4 <fputs@plt+0xf844>
   209ac:	mov	r1, #0
   209b0:	bl	10f48 <memset@plt>
   209b4:	add	r1, sp, #16
   209b8:	mov	r0, r4
   209bc:	bl	1e180 <fputs@plt+0xd010>
   209c0:	ldrb	r3, [r5, #20]
   209c4:	cmp	r3, #0
   209c8:	beq	209d8 <fputs@plt+0xf868>
   209cc:	ldrb	r3, [r5, #21]
   209d0:	adds	r3, r3, #0
   209d4:	movne	r3, #1
   209d8:	ldrb	r2, [r4, #89]	; 0x59
   209dc:	mov	r7, #0
   209e0:	bic	r2, r2, #16
   209e4:	orr	r3, r2, r3, lsl #4
   209e8:	strb	r3, [r4, #89]	; 0x59
   209ec:	ldrb	r3, [r5, #453]	; 0x1c5
   209f0:	adds	r3, r3, #0
   209f4:	movne	r3, #1
   209f8:	cmp	r6, #9
   209fc:	movgt	r3, #0
   20a00:	cmp	r3, #0
   20a04:	ldrb	r3, [r4, #87]	; 0x57
   20a08:	movne	r6, #10
   20a0c:	bic	r3, r3, #1
   20a10:	strb	r3, [r4, #87]	; 0x57
   20a14:	mov	r3, #40	; 0x28
   20a18:	mul	r3, r3, r6
   20a1c:	str	r3, [sp, #4]
   20a20:	add	r3, sl, sl, lsl #2
   20a24:	lsl	r3, r3, #3
   20a28:	str	r3, [sp, #12]
   20a2c:	lsl	r3, fp, #2
   20a30:	str	r3, [sp, #8]
   20a34:	ldr	r0, [r4, #8]
   20a38:	str	r7, [sp, #28]
   20a3c:	cmp	r0, #0
   20a40:	bne	20a54 <fputs@plt+0xf8e4>
   20a44:	ldr	r2, [sp, #4]
   20a48:	mov	r1, r7
   20a4c:	add	r0, sp, #20
   20a50:	bl	1bd8c <fputs@plt+0xac1c>
   20a54:	str	r0, [r4, #8]
   20a58:	ldr	r0, [r4, #60]	; 0x3c
   20a5c:	cmp	r0, #0
   20a60:	bne	20a74 <fputs@plt+0xf904>
   20a64:	ldr	r2, [sp, #12]
   20a68:	mov	r1, r7
   20a6c:	add	r0, sp, #20
   20a70:	bl	1bd8c <fputs@plt+0xac1c>
   20a74:	str	r0, [r4, #60]	; 0x3c
   20a78:	ldr	r0, [r4, #12]
   20a7c:	cmp	r0, #0
   20a80:	bne	20a98 <fputs@plt+0xf928>
   20a84:	ldr	r2, [sp, #16]
   20a88:	mov	r1, r7
   20a8c:	add	r0, sp, #20
   20a90:	lsl	r2, r2, #2
   20a94:	bl	1bd8c <fputs@plt+0xac1c>
   20a98:	str	r0, [r4, #12]
   20a9c:	ldr	r0, [r4, #56]	; 0x38
   20aa0:	cmp	r0, #0
   20aa4:	bne	20ab8 <fputs@plt+0xf948>
   20aa8:	ldr	r2, [sp, #8]
   20aac:	mov	r1, r7
   20ab0:	add	r0, sp, #20
   20ab4:	bl	1bd8c <fputs@plt+0xac1c>
   20ab8:	str	r0, [r4, #56]	; 0x38
   20abc:	ldr	r0, [r4, #200]	; 0xc8
   20ac0:	cmp	r0, #0
   20ac4:	bne	20ad8 <fputs@plt+0xf968>
   20ac8:	mov	r2, r8
   20acc:	mov	r1, r7
   20ad0:	add	r0, sp, #20
   20ad4:	bl	1bd8c <fputs@plt+0xac1c>
   20ad8:	ldr	r2, [sp, #28]
   20adc:	str	r0, [r4, #200]	; 0xc8
   20ae0:	cmp	r2, #0
   20ae4:	bne	20b90 <fputs@plt+0xfa20>
   20ae8:	ldr	r3, [r4, #60]	; 0x3c
   20aec:	str	fp, [r4, #36]	; 0x24
   20af0:	cmp	r3, #0
   20af4:	str	r8, [r4, #196]	; 0xc4
   20af8:	bne	20bbc <fputs@plt+0xfa4c>
   20afc:	ldr	r3, [r5, #448]	; 0x1c0
   20b00:	ldr	r2, [r4, #8]
   20b04:	strh	r3, [r4, #70]	; 0x46
   20b08:	ldr	r3, [r5, #476]	; 0x1dc
   20b0c:	str	r3, [r4, #64]	; 0x40
   20b10:	mov	r3, #0
   20b14:	cmp	r2, r3
   20b18:	str	r3, [r5, #448]	; 0x1c0
   20b1c:	str	r3, [r5, #476]	; 0x1dc
   20b20:	addne	r2, r2, #8
   20b24:	strne	r6, [r4, #28]
   20b28:	movne	r1, #128	; 0x80
   20b2c:	bne	20bf4 <fputs@plt+0xfa84>
   20b30:	ldrb	r3, [r5, #453]	; 0x1c5
   20b34:	ldrb	r2, [r4, #89]	; 0x59
   20b38:	mov	r1, #2
   20b3c:	and	r3, r3, #3
   20b40:	bic	r2, r2, #3
   20b44:	orr	r3, r3, r2
   20b48:	strb	r3, [r4, #89]	; 0x59
   20b4c:	ldr	r3, [pc, #176]	; 20c04 <fputs@plt+0xfa94>
   20b50:	mvn	r2, #0
   20b54:	str	r3, [r4, #40]	; 0x28
   20b58:	mov	r3, #0
   20b5c:	str	r2, [r4, #76]	; 0x4c
   20b60:	str	r3, [r4, #80]	; 0x50
   20b64:	str	r3, [r4, #92]	; 0x5c
   20b68:	strb	r2, [r4, #88]	; 0x58
   20b6c:	str	r3, [r4, #104]	; 0x68
   20b70:	mov	r2, #0
   20b74:	mov	r3, #0
   20b78:	strb	r1, [r4, #86]	; 0x56
   20b7c:	mov	r1, #1
   20b80:	str	r1, [r4, #72]	; 0x48
   20b84:	strd	r2, [r4, #144]	; 0x90
   20b88:	add	sp, sp, #36	; 0x24
   20b8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20b90:	asr	r3, r2, #31
   20b94:	mov	r0, r9
   20b98:	bl	205a0 <fputs@plt+0xf430>
   20b9c:	ldr	r3, [sp, #28]
   20ba0:	str	r3, [sp, #24]
   20ba4:	str	r0, [r4, #172]	; 0xac
   20ba8:	ldrb	r3, [r9, #69]	; 0x45
   20bac:	str	r0, [sp, #20]
   20bb0:	cmp	r3, #0
   20bb4:	beq	20a34 <fputs@plt+0xf8c4>
   20bb8:	b	20ae8 <fputs@plt+0xf978>
   20bbc:	add	r3, r3, #8
   20bc0:	mov	r2, #0
   20bc4:	mov	r1, #1
   20bc8:	strh	sl, [r4, #68]	; 0x44
   20bcc:	cmp	r2, sl
   20bd0:	add	r3, r3, #40	; 0x28
   20bd4:	bge	20afc <fputs@plt+0xf98c>
   20bd8:	strh	r1, [r3, #-40]	; 0xffffffd8
   20bdc:	str	r9, [r3, #-16]
   20be0:	add	r2, r2, #1
   20be4:	b	20bcc <fputs@plt+0xfa5c>
   20be8:	add	r3, r3, #1
   20bec:	strh	r1, [r2, #-40]	; 0xffffffd8
   20bf0:	str	r9, [r2, #-16]
   20bf4:	cmp	r6, r3
   20bf8:	add	r2, r2, #40	; 0x28
   20bfc:	bgt	20be8 <fputs@plt+0xfa78>
   20c00:	b	20b30 <fputs@plt+0xf9c0>
   20c04:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   20c08:	push	{r4, r5, r6, r7, r8, lr}
   20c0c:	mov	r6, #7
   20c10:	mov	r7, r2
   20c14:	mul	r2, r6, r2
   20c18:	mov	r4, r1
   20c1c:	asr	r3, r2, #31
   20c20:	bl	205a0 <fputs@plt+0xf430>
   20c24:	subs	r5, r0, #0
   20c28:	beq	20c8c <fputs@plt+0xfb1c>
   20c2c:	ldrh	r2, [r4, #52]	; 0x34
   20c30:	ldr	r1, [r4, #32]
   20c34:	lsl	r2, r2, #2
   20c38:	bl	10fe4 <memcpy@plt>
   20c3c:	ldrh	r2, [r4, #52]	; 0x34
   20c40:	add	r3, r5, r7, lsl #2
   20c44:	ldr	r1, [r4, #4]
   20c48:	str	r5, [r4, #32]
   20c4c:	lsl	r2, r2, #1
   20c50:	mov	r0, r3
   20c54:	bl	10fe4 <memcpy@plt>
   20c58:	ldrh	r2, [r4, #52]	; 0x34
   20c5c:	ldr	r1, [r4, #28]
   20c60:	add	r3, r0, r7, lsl #1
   20c64:	str	r0, [r4, #4]
   20c68:	mov	r0, r3
   20c6c:	bl	10fe4 <memcpy@plt>
   20c70:	ldrb	r3, [r4, #55]	; 0x37
   20c74:	strh	r7, [r4, #52]	; 0x34
   20c78:	orr	r3, r3, #16
   20c7c:	strb	r3, [r4, #55]	; 0x37
   20c80:	str	r0, [r4, #28]
   20c84:	mov	r0, #0
   20c88:	pop	{r4, r5, r6, r7, r8, pc}
   20c8c:	mov	r0, r6
   20c90:	pop	{r4, r5, r6, r7, r8, pc}
   20c94:	push	{r4, r5, r6, r7, r8, lr}
   20c98:	mov	r6, r3
   20c9c:	mov	r3, #7
   20ca0:	add	r3, r3, r1, lsl #2
   20ca4:	mov	r4, #5
   20ca8:	bic	r7, r3, #7
   20cac:	mov	r3, #9
   20cb0:	smlabb	r4, r1, r4, r3
   20cb4:	mov	r5, r1
   20cb8:	bic	r4, r4, #7
   20cbc:	add	r4, r4, r7
   20cc0:	add	r4, r4, #56	; 0x38
   20cc4:	add	r2, r4, r2
   20cc8:	asr	r3, r2, #31
   20ccc:	bl	205a0 <fputs@plt+0xf430>
   20cd0:	cmp	r0, #0
   20cd4:	popeq	{r4, r5, r6, r7, r8, pc}
   20cd8:	add	r2, r5, #1
   20cdc:	add	r3, r0, #56	; 0x38
   20ce0:	str	r3, [r0, #32]
   20ce4:	lsl	r2, r2, #1
   20ce8:	add	r3, r3, r7
   20cec:	str	r3, [r0, #8]
   20cf0:	uxth	r5, r5
   20cf4:	add	r3, r3, r2
   20cf8:	sub	r2, r2, #2
   20cfc:	str	r3, [r0, #4]
   20d00:	strh	r5, [r0, #52]	; 0x34
   20d04:	add	r3, r3, r2
   20d08:	sub	r5, r5, #1
   20d0c:	add	r4, r0, r4
   20d10:	str	r3, [r0, #28]
   20d14:	strh	r5, [r0, #50]	; 0x32
   20d18:	str	r4, [r6]
   20d1c:	pop	{r4, r5, r6, r7, r8, pc}
   20d20:	push	{r4, r5, r6, r7, r8, lr}
   20d24:	mov	r6, r2
   20d28:	ldr	r2, [r2, #4]
   20d2c:	mov	r3, #0
   20d30:	add	r2, r2, #37	; 0x25
   20d34:	mov	r7, r1
   20d38:	bl	205a0 <fputs@plt+0xf430>
   20d3c:	subs	r5, r0, #0
   20d40:	beq	20d64 <fputs@plt+0xfbf4>
   20d44:	add	r4, r5, #36	; 0x24
   20d48:	ldm	r6, {r1, r2}
   20d4c:	mov	r0, r4
   20d50:	bl	10fe4 <memcpy@plt>
   20d54:	mov	r0, r4
   20d58:	bl	14bb0 <fputs@plt+0x3a40>
   20d5c:	str	r4, [r5, #12]
   20d60:	strb	r7, [r5]
   20d64:	mov	r0, r5
   20d68:	pop	{r4, r5, r6, r7, r8, pc}
   20d6c:	push	{r4, r5, r6, r7, r8, lr}
   20d70:	subs	r4, r1, #0
   20d74:	beq	20db0 <fputs@plt+0xfc40>
   20d78:	mov	r5, r0
   20d7c:	mov	r0, r4
   20d80:	bl	18f64 <fputs@plt+0x7df4>
   20d84:	mov	r6, r4
   20d88:	add	r7, r0, #1
   20d8c:	mov	r2, r7
   20d90:	asr	r3, r7, #31
   20d94:	mov	r0, r5
   20d98:	bl	204f8 <fputs@plt+0xf388>
   20d9c:	subs	r4, r0, #0
   20da0:	beq	20db0 <fputs@plt+0xfc40>
   20da4:	mov	r2, r7
   20da8:	mov	r1, r6
   20dac:	bl	10fe4 <memcpy@plt>
   20db0:	mov	r0, r4
   20db4:	pop	{r4, r5, r6, r7, r8, pc}
   20db8:	ldr	r3, [r1]
   20dbc:	cmp	r3, #0
   20dc0:	bxeq	lr
   20dc4:	push	{r4, r5, r6, lr}
   20dc8:	mov	r4, r1
   20dcc:	ldr	r6, [r0]
   20dd0:	ldr	r1, [r0, #44]	; 0x2c
   20dd4:	mov	r5, r0
   20dd8:	mov	r0, r6
   20ddc:	bl	1e0ec <fputs@plt+0xcf7c>
   20de0:	ldr	r1, [r4]
   20de4:	mov	r0, r6
   20de8:	bl	20d6c <fputs@plt+0xfbfc>
   20dec:	str	r0, [r5, #44]	; 0x2c
   20df0:	ldr	r0, [r4]
   20df4:	bl	1abdc <fputs@plt+0x9a6c>
   20df8:	mov	r3, #0
   20dfc:	str	r3, [r4]
   20e00:	pop	{r4, r5, r6, pc}
   20e04:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20e08:	subs	r6, r1, #0
   20e0c:	bne	20e1c <fputs@plt+0xfcac>
   20e10:	mov	r4, #0
   20e14:	mov	r0, r4
   20e18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20e1c:	mov	r2, #8
   20e20:	mov	r3, #0
   20e24:	mov	r7, r0
   20e28:	bl	1f8dc <fputs@plt+0xe76c>
   20e2c:	subs	r4, r0, #0
   20e30:	beq	20e10 <fputs@plt+0xfca0>
   20e34:	ldr	r3, [r6, #4]
   20e38:	mov	r0, r7
   20e3c:	str	r3, [r4, #4]
   20e40:	ldr	r2, [r6, #4]
   20e44:	mov	r3, #0
   20e48:	lsl	r2, r2, #3
   20e4c:	bl	1f8dc <fputs@plt+0xe76c>
   20e50:	cmp	r0, #0
   20e54:	mov	r5, r0
   20e58:	str	r0, [r4]
   20e5c:	movne	r5, #0
   20e60:	bne	20ea4 <fputs@plt+0xfd34>
   20e64:	mov	r1, r4
   20e68:	mov	r0, r7
   20e6c:	bl	1e0ec <fputs@plt+0xcf7c>
   20e70:	b	20e10 <fputs@plt+0xfca0>
   20e74:	ldr	r2, [r6]
   20e78:	ldr	r9, [r4]
   20e7c:	lsl	r3, r5, #3
   20e80:	ldr	r1, [r2, r5, lsl #3]
   20e84:	mov	r0, r7
   20e88:	add	sl, r9, r3
   20e8c:	add	r8, r2, r3
   20e90:	bl	20d6c <fputs@plt+0xfbfc>
   20e94:	ldr	r3, [r8, #4]
   20e98:	str	r0, [r9, r5, lsl #3]
   20e9c:	add	r5, r5, #1
   20ea0:	str	r3, [sl, #4]
   20ea4:	ldr	r3, [r6, #4]
   20ea8:	cmp	r5, r3
   20eac:	blt	20e74 <fputs@plt+0xfd04>
   20eb0:	b	20e14 <fputs@plt+0xfca4>
   20eb4:	push	{r4, r5, r6, r7, r8, r9, lr}
   20eb8:	sub	sp, sp, #20
   20ebc:	mov	r7, r2
   20ec0:	cmp	r3, #0
   20ec4:	mov	r2, #0
   20ec8:	mov	r5, r1
   20ecc:	str	r2, [sp, #8]
   20ed0:	str	r2, [sp, #12]
   20ed4:	bne	20ee8 <fputs@plt+0xfd78>
   20ed8:	mov	r4, r5
   20edc:	mov	r0, r4
   20ee0:	add	sp, sp, #20
   20ee4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   20ee8:	ldrb	r2, [r3]
   20eec:	cmp	r2, #152	; 0x98
   20ef0:	bne	20ed8 <fputs@plt+0xfd68>
   20ef4:	ldr	r3, [r3, #44]	; 0x2c
   20ef8:	cmp	r3, #0
   20efc:	beq	20ed8 <fputs@plt+0xfd68>
   20f00:	ldrb	r2, [r3, #42]	; 0x2a
   20f04:	tst	r2, #16
   20f08:	beq	20ed8 <fputs@plt+0xfd68>
   20f0c:	ldr	r1, [r3, #56]	; 0x38
   20f10:	mov	r4, r0
   20f14:	bl	1cba8 <fputs@plt+0xba38>
   20f18:	ldr	r8, [r0, #8]
   20f1c:	ldr	r9, [r8]
   20f20:	ldr	r3, [r9, #72]	; 0x48
   20f24:	cmp	r3, #0
   20f28:	beq	20ed8 <fputs@plt+0xfd68>
   20f2c:	ldr	r1, [r5, #20]
   20f30:	mov	r0, r4
   20f34:	bl	20d6c <fputs@plt+0xfbfc>
   20f38:	subs	r6, r0, #0
   20f3c:	movne	r2, r6
   20f40:	ldrne	r1, [pc, #208]	; 21018 <fputs@plt+0xfea8>
   20f44:	beq	20ed8 <fputs@plt+0xfd68>
   20f48:	ldrb	r3, [r2]
   20f4c:	cmp	r3, #0
   20f50:	bne	21008 <fputs@plt+0xfe98>
   20f54:	add	r3, sp, #12
   20f58:	str	r3, [sp]
   20f5c:	mov	r1, r7
   20f60:	add	r3, sp, #8
   20f64:	mov	r2, r6
   20f68:	ldr	r9, [r9, #72]	; 0x48
   20f6c:	mov	r0, r8
   20f70:	blx	r9
   20f74:	mov	r1, r6
   20f78:	mov	r7, r0
   20f7c:	mov	r0, r4
   20f80:	bl	1e0ec <fputs@plt+0xcf7c>
   20f84:	cmp	r7, #0
   20f88:	beq	20ed8 <fputs@plt+0xfd68>
   20f8c:	ldr	r0, [r5, #20]
   20f90:	bl	18f64 <fputs@plt+0x7df4>
   20f94:	mov	r3, #0
   20f98:	add	r2, r0, #29
   20f9c:	mov	r0, r4
   20fa0:	bl	205a0 <fputs@plt+0xf430>
   20fa4:	subs	r4, r0, #0
   20fa8:	beq	20ed8 <fputs@plt+0xfd68>
   20fac:	mov	lr, r5
   20fb0:	mov	ip, r4
   20fb4:	ldm	lr!, {r0, r1, r2, r3}
   20fb8:	add	r6, r4, #28
   20fbc:	stmia	ip!, {r0, r1, r2, r3}
   20fc0:	ldm	lr, {r0, r1, r2}
   20fc4:	stm	ip, {r0, r1, r2}
   20fc8:	str	r6, [r4, #20]
   20fcc:	ldr	r5, [r5, #20]
   20fd0:	mov	r0, r5
   20fd4:	bl	18f64 <fputs@plt+0x7df4>
   20fd8:	mov	r1, r5
   20fdc:	add	r2, r0, #1
   20fe0:	mov	r0, r6
   20fe4:	bl	10fe4 <memcpy@plt>
   20fe8:	ldr	r3, [sp, #8]
   20fec:	str	r3, [r4, #12]
   20ff0:	ldr	r3, [sp, #12]
   20ff4:	str	r3, [r4, #4]
   20ff8:	ldrh	r3, [r4, #2]
   20ffc:	orr	r3, r3, #16
   21000:	strh	r3, [r4, #2]
   21004:	b	20edc <fputs@plt+0xfd6c>
   21008:	add	r3, r1, r3
   2100c:	ldrb	r3, [r3, #64]	; 0x40
   21010:	strb	r3, [r2], #1
   21014:	b	20f48 <fputs@plt+0xfdd8>
   21018:	strheq	r4, [r7], -r0
   2101c:	push	{r4, r5, r6, lr}
   21020:	mov	r5, r1
   21024:	mov	r6, r2
   21028:	ldr	r1, [r0]
   2102c:	mov	r4, r0
   21030:	mov	r0, r5
   21034:	bl	1e0ec <fputs@plt+0xcf7c>
   21038:	mov	r1, r6
   2103c:	mov	r0, r5
   21040:	bl	20d6c <fputs@plt+0xfbfc>
   21044:	str	r0, [r4]
   21048:	pop	{r4, r5, r6, pc}
   2104c:	push	{r4, r5, r6, lr}
   21050:	mov	r4, r0
   21054:	mov	r5, r3
   21058:	ldrh	r3, [r4, #6]
   2105c:	rsb	r0, r1, #0
   21060:	and	r0, r0, #7
   21064:	add	ip, r3, #1
   21068:	mov	r3, #40	; 0x28
   2106c:	add	r2, r0, r2
   21070:	mul	r3, r3, ip
   21074:	add	r3, r3, #16
   21078:	cmp	r3, r2
   2107c:	movle	r3, #0
   21080:	addle	r0, r1, r0
   21084:	strle	r3, [r5]
   21088:	ble	210ac <fputs@plt+0xff3c>
   2108c:	mov	r2, r3
   21090:	ldr	r0, [r4, #12]
   21094:	asr	r3, r3, #31
   21098:	bl	204f8 <fputs@plt+0xf388>
   2109c:	cmp	r0, #0
   210a0:	str	r0, [r5]
   210a4:	bne	210ac <fputs@plt+0xff3c>
   210a8:	pop	{r4, r5, r6, pc}
   210ac:	add	r3, r0, #16
   210b0:	str	r3, [r0, #4]
   210b4:	ldrh	r3, [r4, #6]
   210b8:	str	r4, [r0]
   210bc:	add	r3, r3, #1
   210c0:	strh	r3, [r0, #8]
   210c4:	pop	{r4, r5, r6, pc}
   210c8:	push	{r0, r1, r2, r4, r5, lr}
   210cc:	ldr	r4, [r0, #12]
   210d0:	cmp	r4, #0
   210d4:	bne	2111c <fputs@plt+0xffac>
   210d8:	mov	r5, r0
   210dc:	ldr	r0, [r0, #8]
   210e0:	add	r3, sp, #4
   210e4:	mov	r2, r4
   210e8:	mov	r1, r4
   210ec:	ldr	r0, [r0, #28]
   210f0:	bl	2104c <fputs@plt+0xfedc>
   210f4:	ldr	r3, [sp, #4]
   210f8:	cmp	r3, #0
   210fc:	str	r0, [r5, #12]
   21100:	moveq	r0, #7
   21104:	beq	21120 <fputs@plt+0xffb0>
   21108:	ldr	r3, [r5, #8]
   2110c:	ldr	r3, [r3, #28]
   21110:	ldrh	r3, [r3, #6]
   21114:	strb	r4, [r0, #11]
   21118:	strh	r3, [r0, #8]
   2111c:	mov	r0, #0
   21120:	add	sp, sp, #12
   21124:	pop	{r4, r5, pc}
   21128:	push	{r4, r5, r6, r7, r8, lr}
   2112c:	mov	r4, r1
   21130:	ldr	r5, [r1, #16]
   21134:	cmp	r5, #0
   21138:	bne	211c0 <fputs@plt+0x10050>
   2113c:	mov	r7, r0
   21140:	ldrh	r0, [r1, #52]	; 0x34
   21144:	ldr	r6, [r1, #12]
   21148:	add	r0, r0, #1
   2114c:	asr	r1, r0, #31
   21150:	bl	1ea54 <fputs@plt+0xd8e4>
   21154:	cmp	r0, #0
   21158:	mov	r1, r0
   2115c:	str	r0, [r4, #16]
   21160:	movne	r7, #20
   21164:	movne	r8, #68	; 0x44
   21168:	bne	211a8 <fputs@plt+0x10038>
   2116c:	mov	r0, r7
   21170:	bl	1ae98 <fputs@plt+0x9d28>
   21174:	mov	r0, r1
   21178:	pop	{r4, r5, r6, r7, r8, pc}
   2117c:	ldr	r2, [r4, #4]
   21180:	lsl	r3, r5, #1
   21184:	ldrsh	r3, [r2, r3]
   21188:	cmp	r3, #0
   2118c:	blt	211c8 <fputs@plt+0x10058>
   21190:	ldr	r2, [r6, #4]
   21194:	add	r3, r2, r3, lsl #4
   21198:	ldrb	r2, [r3, #13]
   2119c:	ldr	r3, [r4, #16]
   211a0:	strb	r2, [r3, r5]
   211a4:	add	r5, r5, #1
   211a8:	ldrh	r3, [r4, #52]	; 0x34
   211ac:	cmp	r5, r3
   211b0:	blt	2117c <fputs@plt+0x1000c>
   211b4:	ldr	r3, [r4, #16]
   211b8:	mov	r2, #0
   211bc:	strb	r2, [r3, r5]
   211c0:	ldr	r0, [r4, #16]
   211c4:	pop	{r4, r5, r6, r7, r8, pc}
   211c8:	cmn	r3, #1
   211cc:	ldreq	r3, [r4, #16]
   211d0:	strbeq	r8, [r3, r5]
   211d4:	beq	211a4 <fputs@plt+0x10034>
   211d8:	ldr	r3, [r4, #40]	; 0x28
   211dc:	ldr	r2, [r3, #4]
   211e0:	mul	r3, r7, r5
   211e4:	ldr	r0, [r2, r3]
   211e8:	bl	17874 <fputs@plt+0x6704>
   211ec:	ldr	r3, [r4, #16]
   211f0:	cmp	r0, #0
   211f4:	moveq	r0, #65	; 0x41
   211f8:	strb	r0, [r3, r5]
   211fc:	b	211a4 <fputs@plt+0x10034>
   21200:	push	{r4, r5, r6, lr}
   21204:	mov	r5, r0
   21208:	bl	1ea54 <fputs@plt+0xd8e4>
   2120c:	subs	r4, r0, #0
   21210:	beq	21220 <fputs@plt+0x100b0>
   21214:	mov	r2, r5
   21218:	mov	r1, #0
   2121c:	bl	10f48 <memset@plt>
   21220:	mov	r0, r4
   21224:	pop	{r4, r5, r6, pc}
   21228:	push	{r4, lr}
   2122c:	mov	r1, #0
   21230:	mov	r4, r0
   21234:	mov	r0, #512	; 0x200
   21238:	bl	21200 <fputs@plt+0x10090>
   2123c:	cmp	r0, #0
   21240:	strne	r4, [r0]
   21244:	pop	{r4, pc}
   21248:	ldr	r3, [r1]
   2124c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   21250:	mov	r5, r0
   21254:	str	r3, [sp, #4]
   21258:	ldr	r3, [r0, #8]
   2125c:	mov	r7, r1
   21260:	ldrb	r2, [r3, #60]	; 0x3c
   21264:	cmp	r2, #1
   21268:	ldreq	r3, [pc, #220]	; 2134c <fputs@plt+0x101dc>
   2126c:	beq	21280 <fputs@plt+0x10110>
   21270:	ldr	r1, [pc, #216]	; 21350 <fputs@plt+0x101e0>
   21274:	cmp	r2, #2
   21278:	ldr	r3, [pc, #212]	; 21354 <fputs@plt+0x101e4>
   2127c:	movne	r3, r1
   21280:	str	r3, [r5, #32]
   21284:	mov	r0, #256	; 0x100
   21288:	mov	r1, #0
   2128c:	bl	21200 <fputs@plt+0x10090>
   21290:	subs	r8, r0, #0
   21294:	movne	r9, #0
   21298:	bne	212e4 <fputs@plt+0x10174>
   2129c:	mov	r0, #7
   212a0:	b	2132c <fputs@plt+0x101bc>
   212a4:	ldr	r4, [r7, #4]
   212a8:	cmp	r4, #0
   212ac:	ldreq	r4, [r3, #4]
   212b0:	beq	212c4 <fputs@plt+0x10154>
   212b4:	cmp	r4, r3
   212b8:	moveq	r4, r9
   212bc:	ldrne	r2, [r3, #4]
   212c0:	addne	r4, r4, r2
   212c4:	mov	r6, r8
   212c8:	str	r9, [r3, #4]
   212cc:	ldr	r2, [r6]
   212d0:	cmp	r2, #0
   212d4:	bne	21334 <fputs@plt+0x101c4>
   212d8:	ldr	r3, [sp, #4]
   212dc:	str	r3, [r6]
   212e0:	str	r4, [sp, #4]
   212e4:	ldr	r3, [sp, #4]
   212e8:	cmp	r3, #0
   212ec:	bne	212a4 <fputs@plt+0x10134>
   212f0:	sub	r4, r8, #4
   212f4:	add	r6, r8, #252	; 0xfc
   212f8:	ldr	r2, [r4, #4]!
   212fc:	add	r3, sp, #4
   21300:	ldr	r1, [sp, #4]
   21304:	mov	r0, r5
   21308:	bl	17078 <fputs@plt+0x5f08>
   2130c:	cmp	r4, r6
   21310:	bne	212f8 <fputs@plt+0x10188>
   21314:	ldr	r3, [sp, #4]
   21318:	mov	r0, r8
   2131c:	str	r3, [r7]
   21320:	bl	1abdc <fputs@plt+0x9a6c>
   21324:	ldr	r3, [r5, #12]
   21328:	ldrb	r0, [r3, #11]
   2132c:	add	sp, sp, #12
   21330:	pop	{r4, r5, r6, r7, r8, r9, pc}
   21334:	add	r3, sp, #4
   21338:	ldr	r1, [sp, #4]
   2133c:	mov	r0, r5
   21340:	bl	17078 <fputs@plt+0x5f08>
   21344:	str	r9, [r6], #4
   21348:	b	212cc <fputs@plt+0x1015c>
   2134c:	ldrdeq	r0, [r3], -r4
   21350:	strdeq	r0, [r3], -ip
   21354:	andeq	r0, r3, ip, asr #18
   21358:	push	{r4, r5, r6, lr}
   2135c:	mov	r4, #2
   21360:	cmp	r4, r0
   21364:	blt	213b0 <fputs@plt+0x10240>
   21368:	mov	r0, #100	; 0x64
   2136c:	bl	14b60 <fputs@plt+0x39f0>
   21370:	mov	r5, #60	; 0x3c
   21374:	mul	r5, r5, r4
   21378:	add	r5, r5, #16
   2137c:	subs	r6, r0, #0
   21380:	bne	213b8 <fputs@plt+0x10248>
   21384:	mov	r0, r5
   21388:	asr	r1, r5, #31
   2138c:	bl	21200 <fputs@plt+0x10090>
   21390:	cmp	r0, #0
   21394:	movne	r2, #56	; 0x38
   21398:	addne	r3, r0, #16
   2139c:	stmne	r0, {r4, r6}
   213a0:	mlane	r4, r2, r4, r3
   213a4:	strne	r3, [r0, #12]
   213a8:	strne	r4, [r0, #8]
   213ac:	pop	{r4, r5, r6, pc}
   213b0:	lsl	r4, r4, #1
   213b4:	b	21360 <fputs@plt+0x101f0>
   213b8:	mov	r0, #0
   213bc:	pop	{r4, r5, r6, pc}
   213c0:	push	{r4, r5, r6, lr}
   213c4:	mov	r4, r0
   213c8:	mov	r0, #100	; 0x64
   213cc:	mov	r5, r1
   213d0:	mov	r6, r2
   213d4:	bl	14b60 <fputs@plt+0x39f0>
   213d8:	cmp	r0, #0
   213dc:	movne	r0, #0
   213e0:	bne	213f0 <fputs@plt+0x10280>
   213e4:	mov	r0, #64	; 0x40
   213e8:	mov	r1, #0
   213ec:	bl	21200 <fputs@plt+0x10090>
   213f0:	cmp	r0, #0
   213f4:	str	r0, [r6]
   213f8:	beq	2143c <fputs@plt+0x102cc>
   213fc:	ldr	r3, [r4, #8]
   21400:	stm	r0, {r4, r5}
   21404:	ldr	r2, [r3, #8]
   21408:	ldr	r3, [r3, #4]
   2140c:	add	r1, r2, #8
   21410:	add	r3, r3, r3, lsr #31
   21414:	asr	r3, r3, #1
   21418:	cmp	r1, r3
   2141c:	addge	r3, r2, #9
   21420:	str	r3, [r0, #16]
   21424:	ldrd	r0, [r4, #64]	; 0x40
   21428:	adds	r0, r0, r3
   2142c:	adc	r1, r1, r3, asr #31
   21430:	strd	r0, [r4, #64]	; 0x40
   21434:	mov	r0, #0
   21438:	pop	{r4, r5, r6, pc}
   2143c:	mov	r0, r5
   21440:	bl	1adc4 <fputs@plt+0x9c54>
   21444:	mov	r0, #7
   21448:	pop	{r4, r5, r6, pc}
   2144c:	ldr	r3, [r0, #44]	; 0x2c
   21450:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21454:	mov	r4, r0
   21458:	lsl	r5, r3, #1
   2145c:	cmp	r5, #256	; 0x100
   21460:	movcc	r5, #256	; 0x100
   21464:	cmp	r3, #0
   21468:	beq	21470 <fputs@plt+0x10300>
   2146c:	bl	14a14 <fputs@plt+0x38a4>
   21470:	lsl	r0, r5, #2
   21474:	mov	r1, #0
   21478:	bl	21200 <fputs@plt+0x10090>
   2147c:	ldr	r3, [r4, #44]	; 0x2c
   21480:	cmp	r3, #0
   21484:	mov	r7, r0
   21488:	beq	21490 <fputs@plt+0x10320>
   2148c:	bl	14a2c <fputs@plt+0x38bc>
   21490:	cmp	r7, #0
   21494:	movne	r8, #0
   21498:	ldrne	r9, [r4, #44]	; 0x2c
   2149c:	bne	214b8 <fputs@plt+0x10348>
   214a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   214a4:	ldr	r3, [r4, #48]	; 0x30
   214a8:	ldr	r6, [r3, r8, lsl #2]
   214ac:	cmp	r6, #0
   214b0:	bne	214d4 <fputs@plt+0x10364>
   214b4:	add	r8, r8, #1
   214b8:	cmp	r8, r9
   214bc:	bne	214a4 <fputs@plt+0x10334>
   214c0:	ldr	r0, [r4, #48]	; 0x30
   214c4:	bl	1abdc <fputs@plt+0x9a6c>
   214c8:	str	r7, [r4, #48]	; 0x30
   214cc:	str	r5, [r4, #44]	; 0x2c
   214d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   214d4:	ldr	r0, [r6, #8]
   214d8:	mov	r1, r5
   214dc:	bl	70a74 <fputs@plt+0x5f904>
   214e0:	ldr	sl, [r6, #16]
   214e4:	ldr	r3, [r7, r1, lsl #2]
   214e8:	str	r3, [r6, #16]
   214ec:	str	r6, [r7, r1, lsl #2]
   214f0:	mov	r6, sl
   214f4:	b	214ac <fputs@plt+0x1033c>
   214f8:	push	{r4, r5, r6, r7, r8, lr}
   214fc:	mov	r6, r0
   21500:	ldr	r4, [pc, #200]	; 215d0 <fputs@plt+0x10460>
   21504:	mov	r0, #52	; 0x34
   21508:	mov	r8, r1
   2150c:	ldr	r3, [r4, #168]	; 0xa8
   21510:	mov	r7, r2
   21514:	mul	r0, r0, r3
   21518:	add	r0, r0, #60	; 0x3c
   2151c:	asr	r1, r0, #31
   21520:	bl	21200 <fputs@plt+0x10090>
   21524:	subs	r5, r0, #0
   21528:	beq	215c8 <fputs@plt+0x10458>
   2152c:	ldr	r3, [r4, #168]	; 0xa8
   21530:	mov	r0, r5
   21534:	cmp	r3, #0
   21538:	addeq	r4, r4, #112	; 0x70
   2153c:	addne	r4, r5, #60	; 0x3c
   21540:	movne	r3, #10
   21544:	strne	r3, [r5, #72]	; 0x48
   21548:	ldrb	r3, [r4, #34]	; 0x22
   2154c:	cmp	r3, #0
   21550:	moveq	r3, #1
   21554:	strbeq	r3, [r4, #34]	; 0x22
   21558:	addeq	r3, r4, #20
   2155c:	streq	r3, [r4, #44]	; 0x2c
   21560:	streq	r3, [r4, #48]	; 0x30
   21564:	adds	r3, r7, #0
   21568:	stm	r5, {r4, r6, r8}
   2156c:	add	r6, r6, r8
   21570:	movne	r3, #1
   21574:	add	r6, r6, #32
   21578:	str	r6, [r5, #12]
   2157c:	str	r3, [r5, #16]
   21580:	bl	2144c <fputs@plt+0x102dc>
   21584:	cmp	r7, #0
   21588:	beq	215b0 <fputs@plt+0x10440>
   2158c:	mov	r3, #10
   21590:	str	r3, [r5, #20]
   21594:	ldr	r3, [r4, #8]
   21598:	add	r2, r3, #10
   2159c:	ldr	r3, [r4, #4]
   215a0:	str	r2, [r4, #8]
   215a4:	add	r3, r3, #10
   215a8:	sub	r3, r3, r2
   215ac:	str	r3, [r4, #12]
   215b0:	ldr	r4, [r5, #44]	; 0x2c
   215b4:	cmp	r4, #0
   215b8:	bne	215c8 <fputs@plt+0x10458>
   215bc:	mov	r0, r5
   215c0:	bl	1b7f0 <fputs@plt+0xa680>
   215c4:	mov	r5, r4
   215c8:	mov	r0, r5
   215cc:	pop	{r4, r5, r6, r7, r8, pc}
   215d0:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   215d4:	push	{r4, r5, r6, r7, r8, lr}
   215d8:	subs	r4, r0, #0
   215dc:	subne	r5, r1, #1
   215e0:	bne	21620 <fputs@plt+0x104b0>
   215e4:	mov	r5, #0
   215e8:	b	216a0 <fputs@plt+0x10530>
   215ec:	mov	r1, r7
   215f0:	mov	r0, r5
   215f4:	bl	70888 <fputs@plt+0x5f718>
   215f8:	mov	r1, r7
   215fc:	mov	r6, r0
   21600:	mov	r0, r5
   21604:	bl	70a74 <fputs@plt+0x5f904>
   21608:	add	r4, r4, r6, lsl #2
   2160c:	ldr	r3, [r4, #12]
   21610:	cmp	r3, #0
   21614:	mov	r5, r1
   21618:	beq	21688 <fputs@plt+0x10518>
   2161c:	ldr	r4, [r4, #12]
   21620:	ldr	r3, [r4]
   21624:	cmp	r3, #4000	; 0xfa0
   21628:	bls	21768 <fputs@plt+0x105f8>
   2162c:	ldr	r7, [r4, #8]
   21630:	cmp	r7, #0
   21634:	bne	215ec <fputs@plt+0x1047c>
   21638:	mov	r1, #125	; 0x7d
   2163c:	mov	r0, r5
   21640:	bl	70a74 <fputs@plt+0x5f904>
   21644:	add	r6, r5, #1
   21648:	add	r3, r4, r1, lsl #2
   2164c:	ldr	r3, [r3, #12]
   21650:	cmp	r3, #0
   21654:	beq	216a8 <fputs@plt+0x10538>
   21658:	add	r3, r4, r1, lsl #2
   2165c:	ldr	r3, [r3, #12]
   21660:	cmp	r6, r3
   21664:	beq	215e4 <fputs@plt+0x10474>
   21668:	cmp	r1, #124	; 0x7c
   2166c:	addne	r1, r1, #1
   21670:	moveq	r1, #0
   21674:	add	r3, r4, r1, lsl #2
   21678:	ldr	r3, [r3, #12]
   2167c:	cmp	r3, #0
   21680:	bne	21658 <fputs@plt+0x104e8>
   21684:	b	216b4 <fputs@plt+0x10544>
   21688:	mov	r0, r7
   2168c:	bl	21228 <fputs@plt+0x100b8>
   21690:	cmp	r0, #0
   21694:	str	r0, [r4, #12]
   21698:	bne	2161c <fputs@plt+0x104ac>
   2169c:	mov	r5, #7
   216a0:	mov	r0, r5
   216a4:	pop	{r4, r5, r6, r7, r8, pc}
   216a8:	ldr	r3, [r4, #4]
   216ac:	cmp	r3, #123	; 0x7b
   216b0:	bls	21750 <fputs@plt+0x105e0>
   216b4:	ldr	r3, [r4, #4]
   216b8:	cmp	r3, #61	; 0x3d
   216bc:	bls	21750 <fputs@plt+0x105e0>
   216c0:	mov	r0, #500	; 0x1f4
   216c4:	mov	r1, #0
   216c8:	bl	1ea54 <fputs@plt+0xd8e4>
   216cc:	subs	r7, r0, #0
   216d0:	beq	2169c <fputs@plt+0x1052c>
   216d4:	add	r5, r4, #12
   216d8:	mov	r1, r5
   216dc:	mov	r2, #500	; 0x1f4
   216e0:	bl	10fe4 <memcpy@plt>
   216e4:	mov	r2, #500	; 0x1f4
   216e8:	mov	r1, #0
   216ec:	mov	r0, r5
   216f0:	bl	10f48 <memset@plt>
   216f4:	ldr	r0, [r4]
   216f8:	mov	r1, #125	; 0x7d
   216fc:	add	r0, r0, #124	; 0x7c
   21700:	bl	70888 <fputs@plt+0x5f718>
   21704:	mov	r1, r6
   21708:	add	r8, r7, #496	; 0x1f0
   2170c:	sub	r6, r7, #4
   21710:	str	r0, [r4, #8]
   21714:	mov	r0, r4
   21718:	bl	215d4 <fputs@plt+0x10464>
   2171c:	mov	r5, r0
   21720:	ldr	r1, [r6, #4]!
   21724:	cmp	r1, #0
   21728:	beq	21738 <fputs@plt+0x105c8>
   2172c:	mov	r0, r4
   21730:	bl	215d4 <fputs@plt+0x10464>
   21734:	orr	r5, r5, r0
   21738:	cmp	r8, r6
   2173c:	bne	21720 <fputs@plt+0x105b0>
   21740:	mov	r1, r7
   21744:	mov	r0, #0
   21748:	bl	1e0ec <fputs@plt+0xcf7c>
   2174c:	b	216a0 <fputs@plt+0x10530>
   21750:	ldr	r3, [r4, #4]
   21754:	add	r1, r4, r1, lsl #2
   21758:	add	r3, r3, #1
   2175c:	str	r3, [r4, #4]
   21760:	str	r6, [r1, #12]
   21764:	b	215e4 <fputs@plt+0x10474>
   21768:	add	r4, r4, r5, lsr #3
   2176c:	mov	r1, #1
   21770:	ldrb	r3, [r4, #12]
   21774:	and	r5, r5, #7
   21778:	orr	r5, r3, r1, lsl r5
   2177c:	strb	r5, [r4, #12]
   21780:	b	215e4 <fputs@plt+0x10474>
   21784:	push	{r4, r5, r6, r7, r8, lr}
   21788:	mov	r4, #0
   2178c:	mov	r6, r0
   21790:	mov	r7, r1
   21794:	mov	r5, r4
   21798:	mov	r8, #48	; 0x30
   2179c:	ldr	r3, [r6, #104]	; 0x68
   217a0:	cmp	r5, r3
   217a4:	blt	217b0 <fputs@plt+0x10640>
   217a8:	mov	r0, r4
   217ac:	pop	{r4, r5, r6, r7, r8, pc}
   217b0:	ldr	r3, [r6, #100]	; 0x64
   217b4:	mla	r3, r8, r5, r3
   217b8:	ldr	r2, [r3, #20]
   217bc:	cmp	r2, r7
   217c0:	bcc	217d4 <fputs@plt+0x10664>
   217c4:	mov	r1, r7
   217c8:	ldr	r0, [r3, #16]
   217cc:	bl	215d4 <fputs@plt+0x10464>
   217d0:	orr	r4, r4, r0
   217d4:	add	r5, r5, #1
   217d8:	b	2179c <fputs@plt+0x1062c>
   217dc:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   217e0:	mov	r8, r0
   217e4:	ldr	r4, [r0, #16]
   217e8:	ldr	r6, [r0, #20]
   217ec:	mov	r5, #0
   217f0:	ldr	r7, [r4, #104]	; 0x68
   217f4:	mov	r9, #48	; 0x30
   217f8:	cmp	r5, r7
   217fc:	blt	2180c <fputs@plt+0x1069c>
   21800:	mov	r0, #0
   21804:	add	sp, sp, #12
   21808:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2180c:	ldr	r3, [r4, #100]	; 0x64
   21810:	mla	r3, r9, r5, r3
   21814:	ldr	r2, [r3, #20]
   21818:	cmp	r6, r2
   2181c:	bhi	21834 <fputs@plt+0x106c4>
   21820:	mov	r1, r6
   21824:	ldr	r0, [r3, #16]
   21828:	bl	15c5c <fputs@plt+0x4aec>
   2182c:	cmp	r0, #0
   21830:	beq	2186c <fputs@plt+0x106fc>
   21834:	add	r5, r5, #1
   21838:	b	217f8 <fputs@plt+0x10688>
   2183c:	movle	r3, #1020	; 0x3fc
   21840:	strle	r3, [r5, #4]
   21844:	ldr	r3, [pc, #280]	; 21964 <fputs@plt+0x107f4>
   21848:	strgt	r6, [r5, #4]
   2184c:	str	r3, [r5]
   21850:	ldr	r3, [pc, #272]	; 21968 <fputs@plt+0x107f8>
   21854:	str	r6, [r5, #8]
   21858:	str	r3, [r5, #56]	; 0x38
   2185c:	mov	r3, #0
   21860:	str	r3, [r5, #64]	; 0x40
   21864:	str	r7, [r5, #60]	; 0x3c
   21868:	b	218e4 <fputs@plt+0x10774>
   2186c:	ldrb	r3, [r4, #5]
   21870:	cmp	r3, #2
   21874:	beq	21944 <fputs@plt+0x107d4>
   21878:	ldr	r5, [r4, #72]	; 0x48
   2187c:	ldr	r2, [r5]
   21880:	cmp	r2, #0
   21884:	bne	218e4 <fputs@plt+0x10774>
   21888:	cmp	r3, #4
   2188c:	mvneq	r6, #0
   21890:	beq	218a8 <fputs@plt+0x10738>
   21894:	ldr	r3, [pc, #208]	; 2196c <fputs@plt+0x107fc>
   21898:	ldr	r6, [r3, #36]	; 0x24
   2189c:	ldrb	r3, [r4, #22]
   218a0:	cmp	r3, #0
   218a4:	mvnne	r6, #0
   218a8:	mov	r2, #72	; 0x48
   218ac:	mov	r1, #0
   218b0:	mov	r0, r5
   218b4:	ldr	r7, [r4]
   218b8:	bl	10f48 <memset@plt>
   218bc:	cmp	r6, #0
   218c0:	bne	2183c <fputs@plt+0x106cc>
   218c4:	str	r6, [sp]
   218c8:	ldr	r3, [pc, #152]	; 21968 <fputs@plt+0x107f8>
   218cc:	mov	r2, r5
   218d0:	mov	r1, r6
   218d4:	mov	r0, r7
   218d8:	bl	1498c <fputs@plt+0x381c>
   218dc:	cmp	r0, #0
   218e0:	bne	21804 <fputs@plt+0x10694>
   218e4:	ldr	r6, [r4, #160]	; 0xa0
   218e8:	ldr	r2, [r4, #56]	; 0x38
   218ec:	add	r6, r6, #4
   218f0:	ldr	r3, [r8, #20]
   218f4:	asr	r1, r6, #31
   218f8:	umull	r6, r7, r6, r2
   218fc:	str	r3, [sp]
   21900:	mla	r7, r2, r1, r7
   21904:	ldr	r0, [r4, #72]	; 0x48
   21908:	mov	r2, r6
   2190c:	mov	r3, r7
   21910:	ldr	r5, [r8, #4]
   21914:	bl	1a330 <fputs@plt+0x91c0>
   21918:	cmp	r0, #0
   2191c:	bne	21804 <fputs@plt+0x10694>
   21920:	adds	r6, r6, #4
   21924:	adc	r7, r7, #0
   21928:	mov	r1, r5
   2192c:	strd	r6, [sp]
   21930:	ldr	r2, [r4, #160]	; 0xa0
   21934:	ldr	r0, [r4, #72]	; 0x48
   21938:	bl	14914 <fputs@plt+0x37a4>
   2193c:	cmp	r0, #0
   21940:	bne	21804 <fputs@plt+0x10694>
   21944:	ldr	r3, [r4, #56]	; 0x38
   21948:	ldr	r1, [r8, #20]
   2194c:	add	r3, r3, #1
   21950:	str	r3, [r4, #56]	; 0x38
   21954:	mov	r0, r4
   21958:	add	sp, sp, #12
   2195c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   21960:	b	21784 <fputs@plt+0x10614>
   21964:	muleq	r7, ip, sl
   21968:	andeq	r2, r0, lr, lsl r0
   2196c:	andeq	ip, r8, r0, lsr r1
   21970:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21974:	add	r5, r1, r2
   21978:	mov	r6, r0
   2197c:	add	r7, r5, r5, lsl #2
   21980:	mov	r9, r1
   21984:	add	r0, r7, #24
   21988:	mov	r1, #0
   2198c:	mov	r8, r2
   21990:	bl	1ea54 <fputs@plt+0xd8e4>
   21994:	subs	r4, r0, #0
   21998:	beq	219dc <fputs@plt+0x1086c>
   2199c:	add	r5, r5, #5
   219a0:	strh	r9, [r4, #6]
   219a4:	add	r5, r4, r5, lsl #2
   219a8:	str	r5, [r4, #16]
   219ac:	strh	r8, [r4, #8]
   219b0:	ldrb	r3, [r6, #66]	; 0x42
   219b4:	mov	r0, r4
   219b8:	str	r6, [r4, #12]
   219bc:	strb	r3, [r4, #4]
   219c0:	mov	r3, #1
   219c4:	str	r3, [r0], #24
   219c8:	mov	r2, r7
   219cc:	mov	r1, #0
   219d0:	bl	10f48 <memset@plt>
   219d4:	mov	r0, r4
   219d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   219dc:	mov	r0, r6
   219e0:	bl	1ae98 <fputs@plt+0x9d28>
   219e4:	b	219d4 <fputs@plt+0x10864>
   219e8:	ldr	r3, [pc, #128]	; 21a70 <fputs@plt+0x10900>
   219ec:	push	{r4, r5, r6, lr}
   219f0:	ldr	r2, [r3, #72]	; 0x48
   219f4:	ldr	r5, [pc, #120]	; 21a74 <fputs@plt+0x10904>
   219f8:	cmp	r0, r2
   219fc:	ldr	r2, [r3, #240]	; 0xf0
   21a00:	strhi	r0, [r3, #72]	; 0x48
   21a04:	cmp	r2, #0
   21a08:	beq	21a40 <fputs@plt+0x108d0>
   21a0c:	ldr	r1, [r5, #196]	; 0xc4
   21a10:	cmp	r0, r1
   21a14:	bgt	21a40 <fputs@plt+0x108d0>
   21a18:	ldr	r4, [r3, #236]	; 0xec
   21a1c:	mov	r0, #3
   21a20:	sub	r2, r2, #1
   21a24:	ldr	r1, [r4]
   21a28:	str	r2, [r3, #240]	; 0xf0
   21a2c:	str	r1, [r3, #236]	; 0xec
   21a30:	mov	r1, #1
   21a34:	bl	148b0 <fputs@plt+0x3740>
   21a38:	mov	r0, r4
   21a3c:	pop	{r4, r5, r6, pc}
   21a40:	asr	r1, r0, #31
   21a44:	bl	1ea54 <fputs@plt+0xd8e4>
   21a48:	ldr	r3, [r5]
   21a4c:	cmp	r3, #0
   21a50:	mov	r4, r0
   21a54:	beq	21a38 <fputs@plt+0x108c8>
   21a58:	cmp	r0, #0
   21a5c:	beq	21a38 <fputs@plt+0x108c8>
   21a60:	bl	14a60 <fputs@plt+0x38f0>
   21a64:	mov	r1, r0
   21a68:	mov	r0, #4
   21a6c:	b	21a34 <fputs@plt+0x108c4>
   21a70:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   21a74:	andeq	ip, r8, r0, lsr r1
   21a78:	push	{r4, r5, r6, r7, r8, lr}
   21a7c:	mov	r6, r3
   21a80:	ldrb	r3, [r0, #262]	; 0x106
   21a84:	mov	r4, r0
   21a88:	mov	r8, r1
   21a8c:	cmp	r3, #0
   21a90:	mov	r5, r2
   21a94:	beq	21aa0 <fputs@plt+0x10930>
   21a98:	ldr	r0, [r0, #288]	; 0x120
   21a9c:	bl	1abdc <fputs@plt+0x9a6c>
   21aa0:	bic	r5, r5, #7
   21aa4:	cmp	r5, #4
   21aa8:	bic	r6, r6, r6, asr #31
   21aac:	movle	r5, #0
   21ab0:	cmp	r6, #0
   21ab4:	cmpne	r5, #0
   21ab8:	moveq	r5, #0
   21abc:	moveq	r7, r5
   21ac0:	beq	21b04 <fputs@plt+0x10994>
   21ac4:	cmp	r8, #0
   21ac8:	movne	r7, r8
   21acc:	bne	21b04 <fputs@plt+0x10994>
   21ad0:	bl	14a14 <fputs@plt+0x38a4>
   21ad4:	mul	r0, r6, r5
   21ad8:	asr	r1, r0, #31
   21adc:	bl	1ea54 <fputs@plt+0xd8e4>
   21ae0:	mov	r7, r0
   21ae4:	bl	14a2c <fputs@plt+0x38bc>
   21ae8:	cmp	r7, #0
   21aec:	beq	21b04 <fputs@plt+0x10994>
   21af0:	mov	r0, r7
   21af4:	bl	14a60 <fputs@plt+0x38f0>
   21af8:	mov	r1, r5
   21afc:	bl	70a94 <fputs@plt+0x5f924>
   21b00:	mov	r6, r0
   21b04:	mov	r3, #0
   21b08:	str	r3, [r4, #284]	; 0x11c
   21b0c:	add	r3, r4, #260	; 0x104
   21b10:	cmp	r7, #0
   21b14:	str	r7, [r4, #288]	; 0x120
   21b18:	strh	r5, [r3]
   21b1c:	beq	21b78 <fputs@plt+0x10a08>
   21b20:	sub	r2, r6, #1
   21b24:	mov	r3, r7
   21b28:	rsb	r0, r5, #0
   21b2c:	cmp	r2, #0
   21b30:	mov	r1, r3
   21b34:	add	r3, r3, r5
   21b38:	bge	21b64 <fputs@plt+0x109f4>
   21b3c:	bic	r6, r6, r6, asr #31
   21b40:	clz	r8, r8
   21b44:	mov	r3, #0
   21b48:	mla	r5, r5, r6, r7
   21b4c:	lsr	r8, r8, #5
   21b50:	str	r5, [r4, #292]	; 0x124
   21b54:	str	r3, [r4, #256]	; 0x100
   21b58:	strb	r8, [r4, #262]	; 0x106
   21b5c:	mov	r0, #0
   21b60:	pop	{r4, r5, r6, r7, r8, pc}
   21b64:	ldr	ip, [r4, #284]	; 0x11c
   21b68:	sub	r2, r2, #1
   21b6c:	str	ip, [r3, r0]
   21b70:	str	r1, [r4, #284]	; 0x11c
   21b74:	b	21b2c <fputs@plt+0x109bc>
   21b78:	mov	r3, #1
   21b7c:	str	r4, [r4, #288]	; 0x120
   21b80:	str	r4, [r4, #292]	; 0x124
   21b84:	str	r3, [r4, #256]	; 0x100
   21b88:	strb	r7, [r4, #262]	; 0x106
   21b8c:	b	21b5c <fputs@plt+0x109ec>
   21b90:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21b94:	subs	r4, r0, #0
   21b98:	mov	r6, r2
   21b9c:	mov	r7, r3
   21ba0:	bne	21bb4 <fputs@plt+0x10a44>
   21ba4:	mov	r0, r2
   21ba8:	mov	r1, r3
   21bac:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   21bb0:	b	1ea54 <fputs@plt+0xd8e4>
   21bb4:	orrs	r3, r6, r7
   21bb8:	bne	21bcc <fputs@plt+0x10a5c>
   21bbc:	bl	1abdc <fputs@plt+0x9a6c>
   21bc0:	mov	r4, #0
   21bc4:	mov	r0, r4
   21bc8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21bcc:	ldr	r2, [pc, #192]	; 21c94 <fputs@plt+0x10b24>
   21bd0:	mov	r3, #0
   21bd4:	cmp	r7, r3
   21bd8:	cmpeq	r6, r2
   21bdc:	bhi	21bc0 <fputs@plt+0x10a50>
   21be0:	bl	14a60 <fputs@plt+0x38f0>
   21be4:	ldr	r5, [pc, #172]	; 21c98 <fputs@plt+0x10b28>
   21be8:	mov	sl, r5
   21bec:	ldr	r3, [r5, #56]	; 0x38
   21bf0:	mov	r9, r0
   21bf4:	mov	r0, r6
   21bf8:	blx	r3
   21bfc:	cmp	r9, r0
   21c00:	mov	r8, r0
   21c04:	beq	21bc4 <fputs@plt+0x10a54>
   21c08:	ldr	r3, [r5]
   21c0c:	cmp	r3, #0
   21c10:	beq	21c80 <fputs@plt+0x10b10>
   21c14:	ldr	r5, [pc, #128]	; 21c9c <fputs@plt+0x10b2c>
   21c18:	mov	r1, r0
   21c1c:	mov	r0, r4
   21c20:	ldr	r3, [r5, #60]	; 0x3c
   21c24:	cmp	r6, r3
   21c28:	ldr	r3, [sl, #48]	; 0x30
   21c2c:	strhi	r6, [r5, #60]	; 0x3c
   21c30:	blx	r3
   21c34:	subs	r6, r0, #0
   21c38:	bne	21c64 <fputs@plt+0x10af4>
   21c3c:	ldrd	r2, [r5, #224]	; 0xe0
   21c40:	cmp	r2, #1
   21c44:	sbcs	r3, r3, #0
   21c48:	blt	21bc0 <fputs@plt+0x10a50>
   21c4c:	ldr	r3, [sl, #48]	; 0x30
   21c50:	mov	r1, r8
   21c54:	mov	r0, r4
   21c58:	blx	r3
   21c5c:	subs	r6, r0, #0
   21c60:	beq	21bc0 <fputs@plt+0x10a50>
   21c64:	mov	r0, r6
   21c68:	bl	14a60 <fputs@plt+0x38f0>
   21c6c:	mov	r4, r6
   21c70:	sub	r1, r0, r9
   21c74:	mov	r0, #0
   21c78:	bl	148b0 <fputs@plt+0x3740>
   21c7c:	b	21bc4 <fputs@plt+0x10a54>
   21c80:	ldr	r3, [r5, #48]	; 0x30
   21c84:	mov	r1, r0
   21c88:	mov	r0, r4
   21c8c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   21c90:	bx	r3
   21c94:	svcvc	0x00fffeff
   21c98:	andeq	ip, r8, r0, lsr r1
   21c9c:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   21ca0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   21ca4:	mov	r8, #48	; 0x30
   21ca8:	ldr	r6, [r0, #104]	; 0x68
   21cac:	mov	r5, r0
   21cb0:	mul	r2, r8, r1
   21cb4:	mov	r3, #0
   21cb8:	ldr	r0, [r0, #100]	; 0x64
   21cbc:	mov	r7, r1
   21cc0:	bl	21b90 <fputs@plt+0x10a20>
   21cc4:	subs	r9, r0, #0
   21cc8:	bne	21cd4 <fputs@plt+0x10b64>
   21ccc:	mov	r0, #7
   21cd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21cd4:	mla	r4, r8, r6, r9
   21cd8:	sub	r2, r7, r6
   21cdc:	mov	r1, #0
   21ce0:	mul	r2, r8, r2
   21ce4:	mov	r0, r4
   21ce8:	bl	10f48 <memset@plt>
   21cec:	str	r9, [r5, #100]	; 0x64
   21cf0:	cmp	r6, r7
   21cf4:	blt	21d00 <fputs@plt+0x10b90>
   21cf8:	mov	r0, #0
   21cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   21d00:	ldr	r3, [r5, #68]	; 0x44
   21d04:	ldr	r0, [r5, #28]
   21d08:	ldr	r3, [r3]
   21d0c:	str	r0, [r4, #20]
   21d10:	cmp	r3, #0
   21d14:	beq	21d80 <fputs@plt+0x10c10>
   21d18:	ldrd	r2, [r5, #80]	; 0x50
   21d1c:	cmp	r2, #1
   21d20:	sbcs	r1, r3, #0
   21d24:	blt	21d80 <fputs@plt+0x10c10>
   21d28:	strd	r2, [r4]
   21d2c:	ldr	r3, [r5, #56]	; 0x38
   21d30:	str	r3, [r4, #24]
   21d34:	bl	21228 <fputs@plt+0x100b8>
   21d38:	cmp	r0, #0
   21d3c:	str	r0, [r4, #16]
   21d40:	beq	21ccc <fputs@plt+0x10b5c>
   21d44:	ldr	r3, [r5, #216]	; 0xd8
   21d48:	cmp	r3, #0
   21d4c:	beq	21d70 <fputs@plt+0x10c00>
   21d50:	ldr	r2, [r3, #68]	; 0x44
   21d54:	str	r2, [r4, #28]
   21d58:	ldr	r2, [r3, #76]	; 0x4c
   21d5c:	str	r2, [r4, #32]
   21d60:	ldr	r2, [r3, #80]	; 0x50
   21d64:	str	r2, [r4, #36]	; 0x24
   21d68:	ldr	r3, [r3, #112]	; 0x70
   21d6c:	str	r3, [r4, #40]	; 0x28
   21d70:	add	r6, r6, #1
   21d74:	str	r6, [r5, #104]	; 0x68
   21d78:	add	r4, r4, #48	; 0x30
   21d7c:	b	21cf0 <fputs@plt+0x10b80>
   21d80:	ldr	r2, [r5, #156]	; 0x9c
   21d84:	mov	r3, #0
   21d88:	b	21d28 <fputs@plt+0x10bb8>
   21d8c:	ldr	r3, [r0, #44]	; 0x2c
   21d90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21d94:	cmp	r3, #0
   21d98:	sub	sp, sp, #28
   21d9c:	ldrd	r6, [r0]
   21da0:	beq	21dc0 <fputs@plt+0x10c50>
   21da4:	add	r3, r3, r6
   21da8:	adds	r6, r6, r1
   21dac:	adc	r7, r7, r1, asr #31
   21db0:	str	r3, [r2]
   21db4:	strd	r6, [r0]
   21db8:	mov	r8, #0
   21dbc:	b	21e60 <fputs@plt+0x10cf0>
   21dc0:	ldr	fp, [r0, #40]	; 0x28
   21dc4:	str	r2, [sp, #12]
   21dc8:	mov	r5, r1
   21dcc:	asr	r9, fp, #31
   21dd0:	mov	r4, r0
   21dd4:	mov	r2, fp
   21dd8:	mov	r3, r9
   21ddc:	mov	r0, r6
   21de0:	mov	r1, r7
   21de4:	bl	710c4 <fputs@plt+0x5ff54>
   21de8:	mov	r8, fp
   21dec:	cmp	r2, #0
   21df0:	mov	sl, r2
   21df4:	beq	21e2c <fputs@plt+0x10cbc>
   21df8:	ldr	r6, [r4, #40]	; 0x28
   21dfc:	sub	r6, r6, sl
   21e00:	cmp	r5, r6
   21e04:	bgt	21e6c <fputs@plt+0x10cfc>
   21e08:	ldr	r3, [r4, #36]	; 0x24
   21e0c:	add	sl, r3, sl
   21e10:	ldr	r3, [sp, #12]
   21e14:	str	sl, [r3]
   21e18:	ldrd	r2, [r4]
   21e1c:	adds	r2, r2, r5
   21e20:	adc	r3, r3, r5, asr #31
   21e24:	strd	r2, [r4]
   21e28:	b	21db8 <fputs@plt+0x10c48>
   21e2c:	ldrd	r2, [r4, #8]
   21e30:	strd	r6, [sp]
   21e34:	subs	r0, r2, r6
   21e38:	sbc	r1, r3, r7
   21e3c:	cmp	fp, r0
   21e40:	sbcs	r1, r9, r1
   21e44:	subge	fp, r2, r6
   21e48:	mov	r2, fp
   21e4c:	ldr	r1, [r4, #36]	; 0x24
   21e50:	ldr	r0, [r4, #24]
   21e54:	bl	14908 <fputs@plt+0x3798>
   21e58:	subs	r8, r0, #0
   21e5c:	beq	21df8 <fputs@plt+0x10c88>
   21e60:	mov	r0, r8
   21e64:	add	sp, sp, #28
   21e68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21e6c:	ldr	r7, [r4, #16]
   21e70:	cmp	r5, r7
   21e74:	ble	21eb0 <fputs@plt+0x10d40>
   21e78:	lsl	r7, r7, #1
   21e7c:	cmp	r7, #128	; 0x80
   21e80:	movlt	r7, #128	; 0x80
   21e84:	cmp	r5, r7
   21e88:	bgt	21f30 <fputs@plt+0x10dc0>
   21e8c:	mov	r2, r7
   21e90:	asr	r3, r7, #31
   21e94:	ldr	r0, [r4, #28]
   21e98:	bl	21b90 <fputs@plt+0x10a20>
   21e9c:	cmp	r0, #0
   21ea0:	moveq	r8, #7
   21ea4:	beq	21e60 <fputs@plt+0x10cf0>
   21ea8:	str	r7, [r4, #16]
   21eac:	str	r0, [r4, #28]
   21eb0:	ldr	r1, [r4, #36]	; 0x24
   21eb4:	mov	r2, r6
   21eb8:	add	r1, r1, sl
   21ebc:	ldr	r0, [r4, #28]
   21ec0:	bl	10fe4 <memcpy@plt>
   21ec4:	ldrd	r2, [r4]
   21ec8:	adds	r2, r2, r6
   21ecc:	adc	r3, r3, r6, asr #31
   21ed0:	sub	r6, r5, r6
   21ed4:	strd	r2, [r4]
   21ed8:	ldr	r7, [r4, #40]	; 0x28
   21edc:	add	r2, sp, #20
   21ee0:	cmp	r6, r7
   21ee4:	movlt	r7, r6
   21ee8:	mov	r1, r7
   21eec:	mov	r0, r4
   21ef0:	bl	21d8c <fputs@plt+0x10c1c>
   21ef4:	subs	r8, r0, #0
   21ef8:	bne	21e60 <fputs@plt+0x10cf0>
   21efc:	ldr	r0, [r4, #28]
   21f00:	sub	r3, r5, r6
   21f04:	mov	r2, r7
   21f08:	ldr	r1, [sp, #20]
   21f0c:	add	r0, r0, r3
   21f10:	sub	r6, r6, r7
   21f14:	bl	10fe4 <memcpy@plt>
   21f18:	cmp	r6, #0
   21f1c:	bgt	21ed8 <fputs@plt+0x10d68>
   21f20:	ldr	r2, [sp, #12]
   21f24:	ldr	r3, [r4, #28]
   21f28:	str	r3, [r2]
   21f2c:	b	21e60 <fputs@plt+0x10cf0>
   21f30:	lsl	r7, r7, #1
   21f34:	b	21e84 <fputs@plt+0x10d14>
   21f38:	push	{r4, r5, r6, r7, r8, lr}
   21f3c:	mov	r4, r0
   21f40:	ldr	r5, [r0, #44]	; 0x2c
   21f44:	sub	sp, sp, #24
   21f48:	cmp	r5, #0
   21f4c:	beq	21f84 <fputs@plt+0x10e14>
   21f50:	ldr	r0, [r0]
   21f54:	add	r0, r5, r0
   21f58:	bl	15574 <fputs@plt+0x4404>
   21f5c:	ldrd	r2, [r4]
   21f60:	mov	r1, #0
   21f64:	mov	r5, #0
   21f68:	uxtb	r0, r0
   21f6c:	adds	r2, r2, r0
   21f70:	adc	r3, r3, r1
   21f74:	strd	r2, [r4]
   21f78:	mov	r0, r5
   21f7c:	add	sp, sp, #24
   21f80:	pop	{r4, r5, r6, r7, r8, pc}
   21f84:	ldr	r7, [r0, #40]	; 0x28
   21f88:	mov	r8, r1
   21f8c:	mov	r2, r7
   21f90:	asr	r3, r7, #31
   21f94:	ldrd	r0, [r0]
   21f98:	bl	710c4 <fputs@plt+0x5ff54>
   21f9c:	subs	r6, r2, #0
   21fa0:	beq	21fe0 <fputs@plt+0x10e70>
   21fa4:	sub	r7, r7, r2
   21fa8:	cmp	r7, #8
   21fac:	movle	r6, r5
   21fb0:	ble	21fe0 <fputs@plt+0x10e70>
   21fb4:	ldr	r0, [r4, #36]	; 0x24
   21fb8:	mov	r1, r8
   21fbc:	add	r0, r0, r2
   21fc0:	bl	15574 <fputs@plt+0x4404>
   21fc4:	ldrd	r2, [r4]
   21fc8:	mov	r1, #0
   21fcc:	uxtb	r0, r0
   21fd0:	adds	r2, r2, r0
   21fd4:	adc	r3, r3, r1
   21fd8:	strd	r2, [r4]
   21fdc:	b	21f78 <fputs@plt+0x10e08>
   21fe0:	mov	r7, #1
   21fe4:	add	r2, sp, #4
   21fe8:	mov	r1, r7
   21fec:	mov	r0, r4
   21ff0:	bl	21d8c <fputs@plt+0x10c1c>
   21ff4:	subs	r5, r0, #0
   21ff8:	bne	21f78 <fputs@plt+0x10e08>
   21ffc:	ldr	r3, [sp, #4]
   22000:	add	r1, r6, #1
   22004:	add	r0, sp, #24
   22008:	ldrb	r2, [r3]
   2200c:	and	r6, r6, #15
   22010:	add	r6, r0, r6
   22014:	strb	r2, [r6, #-16]
   22018:	ldrsb	r3, [r3]
   2201c:	cmp	r3, #0
   22020:	blt	22034 <fputs@plt+0x10ec4>
   22024:	mov	r1, r8
   22028:	add	r0, sp, #8
   2202c:	bl	15574 <fputs@plt+0x4404>
   22030:	b	21f78 <fputs@plt+0x10e08>
   22034:	mov	r6, r1
   22038:	b	21fe4 <fputs@plt+0x10e74>
   2203c:	push	{r4, lr}
   22040:	mov	r4, r0
   22044:	ldrb	r3, [r0, #44]	; 0x2c
   22048:	cmp	r3, #0
   2204c:	beq	2206c <fputs@plt+0x10efc>
   22050:	mov	r2, #1
   22054:	mov	r1, #0
   22058:	bl	1ba54 <fputs@plt+0xa8e4>
   2205c:	mov	r3, #0
   22060:	strb	r3, [r4, #44]	; 0x2c
   22064:	str	r3, [r4, #104]	; 0x68
   22068:	strb	r3, [r4, #47]	; 0x2f
   2206c:	ldrsh	r1, [r4, #40]	; 0x28
   22070:	cmp	r1, #0
   22074:	poplt	{r4, pc}
   22078:	add	r1, r1, #3
   2207c:	mov	r0, r4
   22080:	bl	1b9c4 <fputs@plt+0xa854>
   22084:	mvn	r3, #0
   22088:	strh	r3, [r4, #40]	; 0x28
   2208c:	pop	{r4, pc}
   22090:	push	{r0, r1, r2, r4, r5, lr}
   22094:	mov	r4, r0
   22098:	mov	r5, #0
   2209c:	ldr	r0, [r0, #60]	; 0x3c
   220a0:	bl	1ac9c <fputs@plt+0x9b2c>
   220a4:	mov	r0, r4
   220a8:	str	r5, [r4, #60]	; 0x3c
   220ac:	bl	1acdc <fputs@plt+0x9b6c>
   220b0:	ldr	r0, [r4, #216]	; 0xd8
   220b4:	cmp	r0, r5
   220b8:	beq	2212c <fputs@plt+0x10fbc>
   220bc:	bl	2203c <fputs@plt+0x10ecc>
   220c0:	strb	r5, [r4, #17]
   220c4:	ldr	r3, [r4, #44]	; 0x2c
   220c8:	cmp	r3, #0
   220cc:	beq	2210c <fputs@plt+0x10f9c>
   220d0:	mov	r0, r4
   220d4:	bl	1ea00 <fputs@plt+0xd890>
   220d8:	ldrb	r3, [r4, #13]
   220dc:	ldrb	r2, [r4, #23]
   220e0:	strb	r3, [r4, #19]
   220e4:	mov	r3, #0
   220e8:	cmp	r2, r3
   220ec:	strb	r3, [r4, #17]
   220f0:	str	r3, [r4, #44]	; 0x2c
   220f4:	beq	2210c <fputs@plt+0x10f9c>
   220f8:	str	r3, [sp]
   220fc:	mov	r2, #0
   22100:	mov	r3, #0
   22104:	ldr	r0, [r4, #64]	; 0x40
   22108:	bl	14980 <fputs@plt+0x3810>
   2210c:	mov	r2, #0
   22110:	mov	r3, #0
   22114:	strd	r2, [r4, #80]	; 0x50
   22118:	strd	r2, [r4, #88]	; 0x58
   2211c:	mov	r3, #0
   22120:	strb	r3, [r4, #20]
   22124:	add	sp, sp, #12
   22128:	pop	{r4, r5, pc}
   2212c:	ldrb	r3, [r4, #4]
   22130:	cmp	r3, #0
   22134:	bne	220c4 <fputs@plt+0x10f54>
   22138:	ldr	r0, [r4, #64]	; 0x40
   2213c:	ldr	r3, [r0]
   22140:	cmp	r3, #0
   22144:	moveq	r0, r3
   22148:	beq	22150 <fputs@plt+0x10fe0>
   2214c:	bl	1495c <fputs@plt+0x37ec>
   22150:	tst	r0, #2048	; 0x800
   22154:	beq	22168 <fputs@plt+0x10ff8>
   22158:	ldrb	r3, [r4, #5]
   2215c:	and	r3, r3, #5
   22160:	cmp	r3, #1
   22164:	beq	22170 <fputs@plt+0x11000>
   22168:	ldr	r0, [r4, #68]	; 0x44
   2216c:	bl	148d8 <fputs@plt+0x3768>
   22170:	mov	r1, #0
   22174:	mov	r0, r4
   22178:	bl	16308 <fputs@plt+0x5198>
   2217c:	cmp	r0, #0
   22180:	beq	22194 <fputs@plt+0x11024>
   22184:	ldrb	r3, [r4, #17]
   22188:	cmp	r3, #6
   2218c:	moveq	r3, #5
   22190:	strbeq	r3, [r4, #18]
   22194:	mov	r3, #0
   22198:	strb	r3, [r4, #19]
   2219c:	strb	r3, [r4, #17]
   221a0:	b	220c4 <fputs@plt+0x10f54>
   221a4:	ldr	r3, [pc, #152]	; 22244 <fputs@plt+0x110d4>
   221a8:	push	{r4, r5, r6, lr}
   221ac:	mov	r4, r0
   221b0:	ldr	r2, [r3, #176]	; 0xb0
   221b4:	mov	r6, r3
   221b8:	cmp	r2, r0
   221bc:	blt	22214 <fputs@plt+0x110a4>
   221c0:	ldr	r5, [r3, #200]	; 0xc8
   221c4:	cmp	r5, #0
   221c8:	beq	22214 <fputs@plt+0x110a4>
   221cc:	ldr	r2, [r5]
   221d0:	ldr	r1, [r3, #184]	; 0xb8
   221d4:	str	r2, [r3, #200]	; 0xc8
   221d8:	ldr	r2, [r3, #204]	; 0xcc
   221dc:	sub	r2, r2, #1
   221e0:	cmp	r2, r1
   221e4:	str	r2, [r3, #204]	; 0xcc
   221e8:	movge	r2, #0
   221ec:	movlt	r2, #1
   221f0:	str	r2, [r3, #208]	; 0xd0
   221f4:	ldr	r2, [r3, #68]	; 0x44
   221f8:	mov	r1, #1
   221fc:	cmp	r0, r2
   22200:	strhi	r0, [r3, #68]	; 0x44
   22204:	mov	r0, r1
   22208:	bl	148b0 <fputs@plt+0x3740>
   2220c:	mov	r0, r5
   22210:	pop	{r4, r5, r6, pc}
   22214:	mov	r0, r4
   22218:	asr	r1, r4, #31
   2221c:	bl	1ea54 <fputs@plt+0xd8e4>
   22220:	subs	r5, r0, #0
   22224:	beq	2220c <fputs@plt+0x1109c>
   22228:	bl	14a60 <fputs@plt+0x38f0>
   2222c:	ldr	r3, [r6, #68]	; 0x44
   22230:	cmp	r4, r3
   22234:	strhi	r4, [r6, #68]	; 0x44
   22238:	mov	r1, r0
   2223c:	mov	r0, #2
   22240:	b	22208 <fputs@plt+0x11098>
   22244:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   22248:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   2224c:	mov	r4, r0
   22250:	ldrb	r3, [r0, #16]
   22254:	mov	r7, r1
   22258:	mov	r6, r2
   2225c:	cmp	r3, #0
   22260:	beq	22270 <fputs@plt+0x11100>
   22264:	ldr	r3, [r0, #28]
   22268:	cmp	r3, #0
   2226c:	bne	22390 <fputs@plt+0x11220>
   22270:	ldr	r5, [r7]
   22274:	ldr	r3, [r4, #212]	; 0xd4
   22278:	cmp	r5, #0
   2227c:	ldr	r8, [r3, #12]
   22280:	clz	r8, r8
   22284:	lsr	r8, r8, #5
   22288:	moveq	r8, #0
   2228c:	cmp	r8, #0
   22290:	beq	222fc <fputs@plt+0x1118c>
   22294:	ldr	r3, [r4, #160]	; 0xa0
   22298:	cmp	r5, r3
   2229c:	beq	22390 <fputs@plt+0x11220>
   222a0:	mov	r3, #0
   222a4:	mov	r2, #0
   222a8:	strd	r2, [sp]
   222ac:	ldrb	r3, [r4, #17]
   222b0:	cmp	r3, #0
   222b4:	bne	222d4 <fputs@plt+0x11164>
   222b8:	mov	r0, r5
   222bc:	bl	221a4 <fputs@plt+0x11034>
   222c0:	subs	r9, r0, #0
   222c4:	bne	22334 <fputs@plt+0x111c4>
   222c8:	mov	r0, r9
   222cc:	mov	r8, #7
   222d0:	b	222f8 <fputs@plt+0x11188>
   222d4:	ldr	r0, [r4, #64]	; 0x40
   222d8:	ldr	r3, [r0]
   222dc:	cmp	r3, #0
   222e0:	beq	222b8 <fputs@plt+0x11148>
   222e4:	mov	r1, sp
   222e8:	bl	14938 <fputs@plt+0x37c8>
   222ec:	subs	r8, r0, #0
   222f0:	movne	r0, #0
   222f4:	beq	222b8 <fputs@plt+0x11148>
   222f8:	bl	1b568 <fputs@plt+0xa3f8>
   222fc:	ldr	r3, [r4, #160]	; 0xa0
   22300:	cmp	r8, #0
   22304:	str	r3, [r7]
   22308:	bne	22320 <fputs@plt+0x111b0>
   2230c:	cmp	r6, #0
   22310:	mov	r0, r4
   22314:	ldrshlt	r6, [r4, #150]	; 0x96
   22318:	strh	r6, [r4, #150]	; 0x96
   2231c:	bl	163bc <fputs@plt+0x524c>
   22320:	mov	r0, r8
   22324:	add	sp, sp, #12
   22328:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2232c:	mov	r0, r9
   22330:	b	222f8 <fputs@plt+0x11188>
   22334:	mov	r0, r4
   22338:	bl	1ea00 <fputs@plt+0xd890>
   2233c:	ldr	r0, [r4, #212]	; 0xd4
   22340:	ldr	r3, [r0, #24]
   22344:	cmp	r3, #0
   22348:	beq	2235c <fputs@plt+0x111ec>
   2234c:	mov	r1, r5
   22350:	bl	1b3f0 <fputs@plt+0xa280>
   22354:	subs	r8, r0, #0
   22358:	bne	2232c <fputs@plt+0x111bc>
   2235c:	ldr	r0, [r4, #208]	; 0xd0
   22360:	bl	1b568 <fputs@plt+0xa3f8>
   22364:	ldrd	r0, [sp]
   22368:	mov	r3, #0
   2236c:	str	r9, [r4, #208]	; 0xd0
   22370:	adds	r0, r0, r5
   22374:	adc	r1, r1, r3
   22378:	subs	r0, r0, #1
   2237c:	mov	r2, r5
   22380:	sbc	r1, r1, #0
   22384:	bl	710c4 <fputs@plt+0x5ff54>
   22388:	str	r5, [r4, #160]	; 0xa0
   2238c:	str	r0, [r4, #28]
   22390:	mov	r8, #0
   22394:	b	222fc <fputs@plt+0x1118c>
   22398:	push	{r4, r5, r6, r7, r8, r9, lr}
   2239c:	sub	sp, sp, #28
   223a0:	mov	r4, r0
   223a4:	mov	r8, r2
   223a8:	mov	r9, r3
   223ac:	mov	r5, r1
   223b0:	bl	16354 <fputs@plt+0x51e4>
   223b4:	mov	r7, r1
   223b8:	ldr	r1, [r4, #156]	; 0x9c
   223bc:	mov	r6, r0
   223c0:	adds	r2, r6, r1
   223c4:	adc	r3, r7, #0
   223c8:	cmp	r8, r2
   223cc:	sbcs	r3, r9, r3
   223d0:	strd	r6, [r4, #80]	; 0x50
   223d4:	bge	223e4 <fputs@plt+0x11274>
   223d8:	mov	r0, #101	; 0x65
   223dc:	add	sp, sp, #28
   223e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   223e4:	cmp	r5, #0
   223e8:	bne	22524 <fputs@plt+0x113b4>
   223ec:	ldrd	r2, [r4, #88]	; 0x58
   223f0:	cmp	r7, r3
   223f4:	cmpeq	r6, r2
   223f8:	bne	22524 <fputs@plt+0x113b4>
   223fc:	ldr	r3, [sp, #56]	; 0x38
   22400:	adds	r2, r6, #8
   22404:	str	r3, [sp]
   22408:	ldr	r0, [r4, #68]	; 0x44
   2240c:	adc	r3, r7, #0
   22410:	bl	1a3ec <fputs@plt+0x927c>
   22414:	cmp	r0, #0
   22418:	bne	223dc <fputs@plt+0x1126c>
   2241c:	adds	r2, r6, #12
   22420:	add	r3, r4, #52	; 0x34
   22424:	str	r3, [sp]
   22428:	ldr	r0, [r4, #68]	; 0x44
   2242c:	adc	r3, r7, #0
   22430:	bl	1a3ec <fputs@plt+0x927c>
   22434:	cmp	r0, #0
   22438:	bne	223dc <fputs@plt+0x1126c>
   2243c:	ldr	r3, [sp, #60]	; 0x3c
   22440:	adds	r2, r6, #16
   22444:	str	r3, [sp]
   22448:	ldr	r0, [r4, #68]	; 0x44
   2244c:	adc	r3, r7, #0
   22450:	bl	1a3ec <fputs@plt+0x927c>
   22454:	cmp	r0, #0
   22458:	bne	223dc <fputs@plt+0x1126c>
   2245c:	ldrd	r2, [r4, #80]	; 0x50
   22460:	orrs	r3, r2, r3
   22464:	bne	2250c <fputs@plt+0x1139c>
   22468:	adds	r2, r6, #20
   2246c:	add	r3, sp, #12
   22470:	str	r3, [sp]
   22474:	ldr	r0, [r4, #68]	; 0x44
   22478:	adc	r3, r7, #0
   2247c:	bl	1a3ec <fputs@plt+0x927c>
   22480:	cmp	r0, #0
   22484:	bne	223dc <fputs@plt+0x1126c>
   22488:	adds	r2, r6, #24
   2248c:	add	r5, sp, #8
   22490:	adc	r3, r7, #0
   22494:	str	r5, [sp]
   22498:	ldr	r0, [r4, #68]	; 0x44
   2249c:	bl	1a3ec <fputs@plt+0x927c>
   224a0:	cmp	r0, #0
   224a4:	bne	223dc <fputs@plt+0x1126c>
   224a8:	ldr	r3, [sp, #8]
   224ac:	cmp	r3, #0
   224b0:	ldreq	r3, [r4, #160]	; 0xa0
   224b4:	streq	r3, [sp, #8]
   224b8:	ldr	r3, [sp, #8]
   224bc:	cmp	r3, #512	; 0x200
   224c0:	bcc	223d8 <fputs@plt+0x11268>
   224c4:	ldr	r2, [sp, #12]
   224c8:	ldr	r1, [pc, #140]	; 2255c <fputs@plt+0x113ec>
   224cc:	sub	r0, r2, #32
   224d0:	cmp	r3, #65536	; 0x10000
   224d4:	cmpls	r0, r1
   224d8:	bhi	223d8 <fputs@plt+0x11268>
   224dc:	sub	r1, r3, #1
   224e0:	tst	r1, r3
   224e4:	bne	223d8 <fputs@plt+0x11268>
   224e8:	sub	r3, r2, #1
   224ec:	tst	r3, r2
   224f0:	bne	223d8 <fputs@plt+0x11268>
   224f4:	mvn	r2, #0
   224f8:	mov	r1, r5
   224fc:	mov	r0, r4
   22500:	bl	22248 <fputs@plt+0x110d8>
   22504:	ldr	r3, [sp, #12]
   22508:	str	r3, [r4, #156]	; 0x9c
   2250c:	ldrd	r2, [r4, #80]	; 0x50
   22510:	ldr	r1, [r4, #156]	; 0x9c
   22514:	adds	r2, r2, r1
   22518:	adc	r3, r3, #0
   2251c:	strd	r2, [r4, #80]	; 0x50
   22520:	b	223dc <fputs@plt+0x1126c>
   22524:	strd	r6, [sp]
   22528:	mov	r2, #8
   2252c:	add	r1, sp, #16
   22530:	ldr	r0, [r4, #68]	; 0x44
   22534:	bl	14908 <fputs@plt+0x3798>
   22538:	cmp	r0, #0
   2253c:	bne	223dc <fputs@plt+0x1126c>
   22540:	mov	r2, #8
   22544:	ldr	r1, [pc, #20]	; 22560 <fputs@plt+0x113f0>
   22548:	add	r0, sp, #16
   2254c:	bl	10eac <memcmp@plt>
   22550:	cmp	r0, #0
   22554:	bne	223d8 <fputs@plt+0x11268>
   22558:	b	223fc <fputs@plt+0x1128c>
   2255c:	andeq	pc, r0, r0, ror #31
   22560:	muleq	r7, r2, sl
   22564:	push	{r4, r5, r6, lr}
   22568:	mov	r6, r3
   2256c:	ldm	r0, {r3, r4}
   22570:	str	r3, [r4, #4]
   22574:	ldrh	r3, [r4, #22]
   22578:	tst	r3, #2
   2257c:	bne	225ec <fputs@plt+0x1147c>
   22580:	cmp	r2, #0
   22584:	mov	r5, r2
   22588:	ldrlt	r3, [r4, #36]	; 0x24
   2258c:	ldrlt	r5, [r4, #32]
   22590:	sublt	r5, r5, r3
   22594:	sub	r3, r1, #512	; 0x200
   22598:	cmp	r3, #65024	; 0xfe00
   2259c:	bhi	225b8 <fputs@plt+0x11448>
   225a0:	sub	r3, r1, #1
   225a4:	tst	r3, r1
   225a8:	bne	225b8 <fputs@plt+0x11448>
   225ac:	str	r1, [r4, #32]
   225b0:	add	r0, r4, #80	; 0x50
   225b4:	bl	1bb54 <fputs@plt+0xa9e4>
   225b8:	mov	r2, r5
   225bc:	add	r1, r4, #32
   225c0:	ldr	r0, [r4]
   225c4:	bl	22248 <fputs@plt+0x110d8>
   225c8:	ldr	r3, [r4, #32]
   225cc:	cmp	r6, #0
   225d0:	uxth	r5, r5
   225d4:	sub	r5, r3, r5
   225d8:	ldrhne	r3, [r4, #22]
   225dc:	str	r5, [r4, #36]	; 0x24
   225e0:	orrne	r3, r3, #2
   225e4:	strhne	r3, [r4, #22]
   225e8:	pop	{r4, r5, r6, pc}
   225ec:	mov	r0, #8
   225f0:	pop	{r4, r5, r6, pc}
   225f4:	push	{r4, lr}
   225f8:	mov	r4, r0
   225fc:	ldrb	r3, [r0, #13]
   22600:	cmp	r3, #0
   22604:	beq	22614 <fputs@plt+0x114a4>
   22608:	mov	r3, #512	; 0x200
   2260c:	str	r3, [r4, #156]	; 0x9c
   22610:	pop	{r4, pc}
   22614:	ldr	r0, [r0, #64]	; 0x40
   22618:	bl	1495c <fputs@plt+0x37ec>
   2261c:	tst	r0, #4096	; 0x1000
   22620:	bne	22608 <fputs@plt+0x11498>
   22624:	ldr	r0, [r4, #64]	; 0x40
   22628:	ldr	r3, [r0]
   2262c:	ldr	r3, [r3, #44]	; 0x2c
   22630:	cmp	r3, #0
   22634:	beq	22658 <fputs@plt+0x114e8>
   22638:	blx	r3
   2263c:	cmp	r0, #31
   22640:	movle	r0, #512	; 0x200
   22644:	ble	22650 <fputs@plt+0x114e0>
   22648:	cmp	r0, #65536	; 0x10000
   2264c:	movge	r0, #65536	; 0x10000
   22650:	str	r0, [r4, #156]	; 0x9c
   22654:	pop	{r4, pc}
   22658:	mov	r0, #4096	; 0x1000
   2265c:	b	22648 <fputs@plt+0x114d8>
   22660:	push	{r4, r5, r6, lr}
   22664:	mov	r4, r0
   22668:	ldr	r3, [pc, #44]	; 2269c <fputs@plt+0x1152c>
   2266c:	ldr	r0, [r0]
   22670:	mov	r2, #0
   22674:	ldr	r3, [r3, #136]	; 0x88
   22678:	ldr	r0, [r0, #44]	; 0x2c
   2267c:	mov	r5, r1
   22680:	blx	r3
   22684:	subs	r2, r0, #0
   22688:	popeq	{r4, r5, r6, pc}
   2268c:	mov	r1, r5
   22690:	ldr	r0, [r4]
   22694:	pop	{r4, r5, r6, lr}
   22698:	b	18fec <fputs@plt+0x7e7c>
   2269c:	andeq	ip, r8, r0, lsr r1
   226a0:	push	{r4, r5, r6, lr}
   226a4:	mov	r4, r0
   226a8:	ldr	r0, [r0]
   226ac:	mov	r5, r1
   226b0:	add	r0, r0, #212	; 0xd4
   226b4:	bl	22660 <fputs@plt+0x114f0>
   226b8:	cmp	r0, #0
   226bc:	popeq	{r4, r5, r6, pc}
   226c0:	mov	r2, r4
   226c4:	mov	r1, r5
   226c8:	pop	{r4, r5, r6, lr}
   226cc:	b	16bbc <fputs@plt+0x5a4c>
   226d0:	tst	r1, #1
   226d4:	push	{r4, lr}
   226d8:	moveq	r4, #48	; 0x30
   226dc:	beq	22704 <fputs@plt+0x11594>
   226e0:	ldr	r3, [r0, #12]
   226e4:	cmp	r3, #0
   226e8:	ldrne	r4, [pc, #72]	; 22738 <fputs@plt+0x115c8>
   226ec:	bne	22704 <fputs@plt+0x11594>
   226f0:	ldr	r2, [r0, #20]
   226f4:	ldr	r3, [pc, #64]	; 2273c <fputs@plt+0x115cc>
   226f8:	cmp	r2, #0
   226fc:	ldr	r4, [pc, #52]	; 22738 <fputs@plt+0x115c8>
   22700:	moveq	r4, r3
   22704:	ldr	r3, [r0, #4]
   22708:	and	r4, r4, #60	; 0x3c
   2270c:	tst	r3, #1024	; 0x400
   22710:	bne	2272c <fputs@plt+0x115bc>
   22714:	ldr	r0, [r0, #8]
   22718:	cmp	r0, #0
   2271c:	beq	2272c <fputs@plt+0x115bc>
   22720:	bl	18f64 <fputs@plt+0x7df4>
   22724:	add	r0, r0, #1
   22728:	add	r4, r4, r0
   2272c:	add	r0, r4, #7
   22730:	bic	r0, r0, #7
   22734:	pop	{r4, pc}
   22738:	andeq	r2, r0, ip, lsl r0
   2273c:	andeq	r4, r0, ip
   22740:	push	{r4, r5, r6, r7, r8, lr}
   22744:	mov	r4, r0
   22748:	mov	r7, r1
   2274c:	mov	r6, #0
   22750:	and	r8, r1, #1
   22754:	cmp	r4, #0
   22758:	beq	22790 <fputs@plt+0x11620>
   2275c:	mov	r1, r7
   22760:	mov	r0, r4
   22764:	bl	226d0 <fputs@plt+0x11560>
   22768:	cmp	r8, #0
   2276c:	mov	r5, r0
   22770:	beq	22794 <fputs@plt+0x11624>
   22774:	ldr	r0, [r4, #12]
   22778:	mov	r1, r7
   2277c:	bl	22740 <fputs@plt+0x115d0>
   22780:	ldr	r4, [r4, #16]
   22784:	add	r0, r5, r0
   22788:	add	r6, r6, r0
   2278c:	b	22754 <fputs@plt+0x115e4>
   22790:	mov	r5, r4
   22794:	add	r0, r5, r6
   22798:	pop	{r4, r5, r6, r7, r8, pc}
   2279c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   227a0:	subs	r4, r1, #0
   227a4:	sub	sp, sp, #28
   227a8:	beq	2293c <fputs@plt+0x117cc>
   227ac:	cmp	r3, #0
   227b0:	mov	r8, r0
   227b4:	mov	fp, r2
   227b8:	mov	r9, r3
   227bc:	and	sl, r2, #1
   227c0:	beq	22948 <fputs@plt+0x117d8>
   227c4:	ldr	r3, [r3]
   227c8:	str	r3, [sp, #20]
   227cc:	mov	r3, #32768	; 0x8000
   227d0:	str	r3, [sp, #4]
   227d4:	ldr	r5, [sp, #20]
   227d8:	cmp	r5, #0
   227dc:	beq	22938 <fputs@plt+0x117c8>
   227e0:	cmp	sl, #0
   227e4:	moveq	r7, #48	; 0x30
   227e8:	beq	22810 <fputs@plt+0x116a0>
   227ec:	ldr	r3, [r4, #12]
   227f0:	cmp	r3, #0
   227f4:	ldrne	r7, [pc, #516]	; 22a00 <fputs@plt+0x11890>
   227f8:	bne	22810 <fputs@plt+0x116a0>
   227fc:	ldr	r2, [r4, #20]
   22800:	ldr	r3, [pc, #508]	; 22a04 <fputs@plt+0x11894>
   22804:	cmp	r2, #0
   22808:	ldr	r7, [pc, #496]	; 22a00 <fputs@plt+0x11890>
   2280c:	moveq	r7, r3
   22810:	and	r3, r7, #60	; 0x3c
   22814:	str	r3, [sp, #8]
   22818:	ldr	r3, [r4, #4]
   2281c:	tst	r3, #1024	; 0x400
   22820:	movne	r6, #0
   22824:	bne	22848 <fputs@plt+0x116d8>
   22828:	ldr	r0, [r4, #8]
   2282c:	cmp	r0, #0
   22830:	moveq	r6, r0
   22834:	beq	22848 <fputs@plt+0x116d8>
   22838:	str	r3, [sp, #12]
   2283c:	bl	18f64 <fputs@plt+0x7df4>
   22840:	ldr	r3, [sp, #12]
   22844:	add	r6, r0, #1
   22848:	cmp	sl, #0
   2284c:	beq	22970 <fputs@plt+0x11800>
   22850:	and	r2, r7, #60	; 0x3c
   22854:	mov	r1, r4
   22858:	mov	r0, r5
   2285c:	bl	10fe4 <memcpy@plt>
   22860:	ldr	r3, [r5, #4]
   22864:	ldr	r2, [sp, #4]
   22868:	bic	r3, r3, #122880	; 0x1e000
   2286c:	orr	r3, r3, r2
   22870:	and	r7, r7, #24576	; 0x6000
   22874:	orr	r7, r3, r7
   22878:	cmp	r6, #0
   2287c:	str	r7, [r5, #4]
   22880:	beq	228a0 <fputs@plt+0x11730>
   22884:	ldr	r0, [sp, #20]
   22888:	ldr	r3, [sp, #8]
   2288c:	mov	r2, r6
   22890:	add	r0, r0, r3
   22894:	str	r0, [r5, #8]
   22898:	ldr	r1, [r4, #8]
   2289c:	bl	10fe4 <memcpy@plt>
   228a0:	ldr	r2, [r4, #4]
   228a4:	ldr	r3, [r5, #4]
   228a8:	orr	r3, r2, r3
   228ac:	tst	r3, #16384	; 0x4000
   228b0:	bne	228d0 <fputs@plt+0x11760>
   228b4:	tst	r2, #2048	; 0x800
   228b8:	ldr	r1, [r4, #20]
   228bc:	mov	r2, sl
   228c0:	mov	r0, r8
   228c4:	beq	229c0 <fputs@plt+0x11850>
   228c8:	bl	22fe8 <fputs@plt+0x11e78>
   228cc:	str	r0, [r5, #20]
   228d0:	ldr	r6, [r5, #4]
   228d4:	tst	r6, #24576	; 0x6000
   228d8:	beq	229c8 <fputs@plt+0x11858>
   228dc:	mov	r1, fp
   228e0:	mov	r0, r4
   228e4:	bl	226d0 <fputs@plt+0x11560>
   228e8:	ldr	r3, [sp, #20]
   228ec:	tst	r6, #8192	; 0x2000
   228f0:	add	r0, r3, r0
   228f4:	str	r0, [sp, #20]
   228f8:	beq	2292c <fputs@plt+0x117bc>
   228fc:	add	r3, sp, #20
   22900:	mov	r2, #1
   22904:	ldr	r1, [r4, #12]
   22908:	mov	r0, r8
   2290c:	bl	2279c <fputs@plt+0x1162c>
   22910:	add	r3, sp, #20
   22914:	mov	r2, #1
   22918:	ldr	r1, [r4, #16]
   2291c:	str	r0, [r5, #12]
   22920:	mov	r0, r8
   22924:	bl	2279c <fputs@plt+0x1162c>
   22928:	str	r0, [r5, #16]
   2292c:	cmp	r9, #0
   22930:	ldrne	r3, [sp, #20]
   22934:	strne	r3, [r9]
   22938:	mov	r4, r5
   2293c:	mov	r0, r4
   22940:	add	sp, sp, #28
   22944:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22948:	mov	r1, r2
   2294c:	mov	r0, r4
   22950:	bl	22740 <fputs@plt+0x115d0>
   22954:	mov	r2, r0
   22958:	asr	r3, r0, #31
   2295c:	mov	r0, r8
   22960:	bl	1f8dc <fputs@plt+0xe76c>
   22964:	str	r9, [sp, #4]
   22968:	str	r0, [sp, #20]
   2296c:	b	227d4 <fputs@plt+0x11664>
   22970:	tst	r3, #16384	; 0x4000
   22974:	movne	r3, #12
   22978:	bne	22988 <fputs@plt+0x11818>
   2297c:	tst	r3, #8192	; 0x2000
   22980:	movne	r3, #28
   22984:	moveq	r3, #48	; 0x30
   22988:	mov	r2, r3
   2298c:	mov	r1, r4
   22990:	mov	r0, r5
   22994:	str	r3, [sp, #12]
   22998:	bl	10fe4 <memcpy@plt>
   2299c:	ldr	r3, [sp, #12]
   229a0:	cmp	r3, #48	; 0x30
   229a4:	beq	22860 <fputs@plt+0x116f0>
   229a8:	ldr	r0, [sp, #20]
   229ac:	rsb	r2, r3, #48	; 0x30
   229b0:	mov	r1, #0
   229b4:	add	r0, r0, r3
   229b8:	bl	10f48 <memset@plt>
   229bc:	b	22860 <fputs@plt+0x116f0>
   229c0:	bl	22a10 <fputs@plt+0x118a0>
   229c4:	b	228cc <fputs@plt+0x1175c>
   229c8:	ldr	r6, [r4, #4]
   229cc:	ands	r6, r6, #16384	; 0x4000
   229d0:	bne	22938 <fputs@plt+0x117c8>
   229d4:	mov	r2, r6
   229d8:	ldr	r1, [r4, #12]
   229dc:	mov	r0, r8
   229e0:	bl	22a08 <fputs@plt+0x11898>
   229e4:	mov	r2, r6
   229e8:	ldr	r1, [r4, #16]
   229ec:	str	r0, [r5, #12]
   229f0:	mov	r0, r8
   229f4:	bl	22a08 <fputs@plt+0x11898>
   229f8:	str	r0, [r5, #16]
   229fc:	b	22938 <fputs@plt+0x117c8>
   22a00:	andeq	r2, r0, ip, lsl r0
   22a04:	andeq	r4, r0, ip
   22a08:	mov	r3, #0
   22a0c:	b	2279c <fputs@plt+0x1162c>
   22a10:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22a14:	subs	r8, r1, #0
   22a18:	bne	22a2c <fputs@plt+0x118bc>
   22a1c:	mov	r7, #0
   22a20:	mov	r0, r7
   22a24:	add	sp, sp, #12
   22a28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22a2c:	mov	r9, r2
   22a30:	mov	r3, #0
   22a34:	mov	r2, #8
   22a38:	mov	r6, r0
   22a3c:	bl	1f8dc <fputs@plt+0xe76c>
   22a40:	subs	r7, r0, #0
   22a44:	beq	22a1c <fputs@plt+0x118ac>
   22a48:	ldr	r3, [r8]
   22a4c:	tst	r9, #1
   22a50:	str	r3, [r7]
   22a54:	moveq	r3, #1
   22a58:	ldreq	r2, [r8]
   22a5c:	beq	22aa0 <fputs@plt+0x11930>
   22a60:	mov	r2, #20
   22a64:	mov	r0, r6
   22a68:	mul	r2, r2, r3
   22a6c:	mov	r3, #0
   22a70:	bl	1f8dc <fputs@plt+0xe76c>
   22a74:	cmp	r0, #0
   22a78:	str	r0, [r7, #4]
   22a7c:	mov	r4, r0
   22a80:	ldrne	r5, [r8, #4]
   22a84:	movne	fp, #0
   22a88:	bne	22b20 <fputs@plt+0x119b0>
   22a8c:	mov	r1, r7
   22a90:	mov	r0, r6
   22a94:	bl	1e0ec <fputs@plt+0xcf7c>
   22a98:	b	22a1c <fputs@plt+0x118ac>
   22a9c:	lsl	r3, r3, #1
   22aa0:	cmp	r3, r2
   22aa4:	blt	22a9c <fputs@plt+0x1192c>
   22aa8:	b	22a60 <fputs@plt+0x118f0>
   22aac:	mov	r2, r9
   22ab0:	ldr	r1, [r5, #-20]	; 0xffffffec
   22ab4:	mov	r0, r6
   22ab8:	str	r3, [sp, #4]
   22abc:	bl	22a08 <fputs@plt+0x11898>
   22ac0:	ldr	r1, [r5, #-16]
   22ac4:	add	fp, fp, #1
   22ac8:	str	r0, [r4, #-20]	; 0xffffffec
   22acc:	mov	r0, r6
   22ad0:	bl	20d6c <fputs@plt+0xfbfc>
   22ad4:	str	r0, [r4, #-16]
   22ad8:	mov	r0, r6
   22adc:	ldr	r1, [r5, #-12]
   22ae0:	bl	20d6c <fputs@plt+0xfbfc>
   22ae4:	ldr	r3, [sp, #4]
   22ae8:	str	r0, [r4, #-12]
   22aec:	ldrb	r2, [r5, #-8]
   22af0:	strb	r2, [r4, #-8]
   22af4:	ldrb	r2, [sl, #13]
   22af8:	bic	r2, r2, #1
   22afc:	strb	r2, [sl, #13]
   22b00:	ldrb	r3, [r3, #13]
   22b04:	uxtb	r2, r2
   22b08:	bic	r2, r2, #2
   22b0c:	and	r3, r3, #2
   22b10:	orr	r3, r3, r2
   22b14:	strb	r3, [sl, #13]
   22b18:	ldr	r3, [r5, #-4]
   22b1c:	str	r3, [r4, #-4]
   22b20:	ldr	r2, [r8]
   22b24:	mov	r3, r5
   22b28:	cmp	fp, r2
   22b2c:	mov	sl, r4
   22b30:	add	r5, r5, #20
   22b34:	add	r4, r4, #20
   22b38:	blt	22aac <fputs@plt+0x1193c>
   22b3c:	b	22a20 <fputs@plt+0x118b0>
   22b40:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   22b44:	subs	r4, r1, #0
   22b48:	beq	22bac <fputs@plt+0x11a3c>
   22b4c:	mov	r7, r3
   22b50:	ldrb	r3, [r4]
   22b54:	mov	r5, r0
   22b58:	mov	r6, r2
   22b5c:	cmp	r3, #152	; 0x98
   22b60:	bne	22bb8 <fputs@plt+0x11a48>
   22b64:	ldr	r3, [r4, #28]
   22b68:	cmp	r3, r2
   22b6c:	bne	22bb8 <fputs@plt+0x11a48>
   22b70:	ldrsh	r3, [r4, #32]
   22b74:	cmp	r3, #0
   22b78:	movlt	r3, #101	; 0x65
   22b7c:	strblt	r3, [r4]
   22b80:	blt	22bac <fputs@plt+0x11a3c>
   22b84:	ldr	r1, [r7, #4]
   22b88:	add	r3, r3, r3, lsl #2
   22b8c:	mov	r2, #0
   22b90:	ldr	r1, [r1, r3, lsl #2]
   22b94:	bl	22a08 <fputs@plt+0x11898>
   22b98:	mov	r1, r4
   22b9c:	mov	r6, r0
   22ba0:	mov	r0, r5
   22ba4:	bl	1eff8 <fputs@plt+0xde88>
   22ba8:	mov	r4, r6
   22bac:	mov	r0, r4
   22bb0:	add	sp, sp, #12
   22bb4:	pop	{r4, r5, r6, r7, pc}
   22bb8:	mov	r3, r7
   22bbc:	mov	r2, r6
   22bc0:	ldr	r1, [r4, #12]
   22bc4:	mov	r0, r5
   22bc8:	bl	22b40 <fputs@plt+0x119d0>
   22bcc:	mov	r3, r7
   22bd0:	mov	r2, r6
   22bd4:	ldr	r1, [r4, #16]
   22bd8:	str	r0, [r4, #12]
   22bdc:	mov	r0, r5
   22be0:	bl	22b40 <fputs@plt+0x119d0>
   22be4:	ldr	r3, [r4, #4]
   22be8:	tst	r3, #2048	; 0x800
   22bec:	str	r0, [r4, #16]
   22bf0:	beq	22c14 <fputs@plt+0x11aa4>
   22bf4:	mov	r3, #1
   22bf8:	str	r3, [sp]
   22bfc:	mov	r2, r6
   22c00:	mov	r3, r7
   22c04:	ldr	r1, [r4, #20]
   22c08:	mov	r0, r5
   22c0c:	bl	22c84 <fputs@plt+0x11b14>
   22c10:	b	22bac <fputs@plt+0x11a3c>
   22c14:	mov	r3, r7
   22c18:	mov	r2, r6
   22c1c:	ldr	r1, [r4, #20]
   22c20:	mov	r0, r5
   22c24:	bl	22c2c <fputs@plt+0x11abc>
   22c28:	b	22bac <fputs@plt+0x11a3c>
   22c2c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c30:	subs	r5, r1, #0
   22c34:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c38:	mov	r8, r3
   22c3c:	mov	r7, r2
   22c40:	mov	r6, r0
   22c44:	mov	r4, #0
   22c48:	mov	fp, #20
   22c4c:	ldr	r3, [r5]
   22c50:	cmp	r4, r3
   22c54:	blt	22c5c <fputs@plt+0x11aec>
   22c58:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22c5c:	mul	r9, fp, r4
   22c60:	ldr	sl, [r5, #4]
   22c64:	mov	r3, r8
   22c68:	mov	r2, r7
   22c6c:	ldr	r1, [sl, r9]
   22c70:	mov	r0, r6
   22c74:	bl	22b40 <fputs@plt+0x119d0>
   22c78:	add	r4, r4, #1
   22c7c:	str	r0, [sl, r9]
   22c80:	b	22c4c <fputs@plt+0x11adc>
   22c84:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22c88:	subs	r4, r1, #0
   22c8c:	ldr	sl, [sp, #48]	; 0x30
   22c90:	beq	22d34 <fputs@plt+0x11bc4>
   22c94:	mov	r5, r0
   22c98:	mov	r6, r2
   22c9c:	mov	r7, r3
   22ca0:	mov	fp, #1
   22ca4:	mov	r3, r7
   22ca8:	mov	r2, r6
   22cac:	ldr	r1, [r4]
   22cb0:	mov	r0, r5
   22cb4:	bl	22c2c <fputs@plt+0x11abc>
   22cb8:	mov	r3, r7
   22cbc:	mov	r2, r6
   22cc0:	ldr	r1, [r4, #36]	; 0x24
   22cc4:	mov	r0, r5
   22cc8:	bl	22c2c <fputs@plt+0x11abc>
   22ccc:	mov	r3, r7
   22cd0:	mov	r2, r6
   22cd4:	ldr	r1, [r4, #44]	; 0x2c
   22cd8:	mov	r0, r5
   22cdc:	bl	22c2c <fputs@plt+0x11abc>
   22ce0:	mov	r3, r7
   22ce4:	mov	r2, r6
   22ce8:	ldr	r1, [r4, #40]	; 0x28
   22cec:	mov	r0, r5
   22cf0:	bl	22b40 <fputs@plt+0x119d0>
   22cf4:	mov	r3, r7
   22cf8:	mov	r2, r6
   22cfc:	ldr	r1, [r4, #32]
   22d00:	str	r0, [r4, #40]	; 0x28
   22d04:	mov	r0, r5
   22d08:	bl	22b40 <fputs@plt+0x119d0>
   22d0c:	ldr	r8, [r4, #28]
   22d10:	ldr	r9, [r8], #8
   22d14:	str	r0, [r4, #32]
   22d18:	cmp	r9, #0
   22d1c:	bgt	22d3c <fputs@plt+0x11bcc>
   22d20:	cmp	sl, #0
   22d24:	beq	22d34 <fputs@plt+0x11bc4>
   22d28:	ldr	r4, [r4, #48]	; 0x30
   22d2c:	cmp	r4, #0
   22d30:	bne	22ca4 <fputs@plt+0x11b34>
   22d34:	add	sp, sp, #12
   22d38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22d3c:	str	fp, [sp]
   22d40:	mov	r3, r7
   22d44:	mov	r2, r6
   22d48:	ldr	r1, [r8, #20]
   22d4c:	mov	r0, r5
   22d50:	bl	22c84 <fputs@plt+0x11b14>
   22d54:	ldrb	r3, [r8, #37]	; 0x25
   22d58:	tst	r3, #4
   22d5c:	beq	22d74 <fputs@plt+0x11c04>
   22d60:	mov	r3, r7
   22d64:	mov	r2, r6
   22d68:	ldr	r1, [r8, #64]	; 0x40
   22d6c:	mov	r0, r5
   22d70:	bl	22c2c <fputs@plt+0x11abc>
   22d74:	sub	r9, r9, #1
   22d78:	add	r8, r8, #72	; 0x48
   22d7c:	b	22d18 <fputs@plt+0x11ba8>
   22d80:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22d84:	subs	r6, r2, #0
   22d88:	bne	22d98 <fputs@plt+0x11c28>
   22d8c:	mov	r4, #0
   22d90:	mov	r0, r4
   22d94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22d98:	mov	r9, r3
   22d9c:	ldr	r2, [r1, #8]
   22da0:	ldr	r3, [pc, #184]	; 22e60 <fputs@plt+0x11cf0>
   22da4:	mov	r5, r1
   22da8:	and	r3, r3, r2
   22dac:	cmp	r3, #0
   22db0:	bne	22d8c <fputs@plt+0x11c1c>
   22db4:	ldr	r4, [r1, #56]	; 0x38
   22db8:	cmp	r4, #0
   22dbc:	moveq	r8, r0
   22dc0:	bne	22d8c <fputs@plt+0x11c1c>
   22dc4:	ldrb	r3, [r6]
   22dc8:	cmp	r3, #72	; 0x48
   22dcc:	beq	22e40 <fputs@plt+0x11cd0>
   22dd0:	ldr	r2, [r6, #4]
   22dd4:	ands	r7, r2, #1
   22dd8:	bne	22d8c <fputs@plt+0x11c1c>
   22ddc:	mov	r2, r9
   22de0:	mov	r1, #3
   22de4:	mov	r0, r6
   22de8:	bl	1c1a4 <fputs@plt+0xb034>
   22dec:	cmp	r0, #0
   22df0:	beq	22d90 <fputs@plt+0x11c20>
   22df4:	add	r4, r4, #1
   22df8:	mov	r2, r7
   22dfc:	mov	r1, r6
   22e00:	mov	r0, r8
   22e04:	bl	22a08 <fputs@plt+0x11898>
   22e08:	ldr	r3, [r5]
   22e0c:	mov	r2, r9
   22e10:	mov	r1, r0
   22e14:	mov	r0, r8
   22e18:	bl	22b40 <fputs@plt+0x119d0>
   22e1c:	ldr	r1, [r5, #32]
   22e20:	mov	r2, r0
   22e24:	mov	r0, r8
   22e28:	bl	1fcb8 <fputs@plt+0xeb48>
   22e2c:	str	r0, [r5, #32]
   22e30:	ldr	r5, [r5, #48]	; 0x30
   22e34:	cmp	r5, #0
   22e38:	bne	22df8 <fputs@plt+0x11c88>
   22e3c:	b	22d90 <fputs@plt+0x11c20>
   22e40:	ldr	r2, [r6, #16]
   22e44:	mov	r3, r9
   22e48:	mov	r1, r5
   22e4c:	mov	r0, r8
   22e50:	bl	22d80 <fputs@plt+0x11c10>
   22e54:	ldr	r6, [r6, #12]
   22e58:	add	r4, r4, r0
   22e5c:	b	22dc4 <fputs@plt+0x11c54>
   22e60:	andeq	r2, r0, r8
   22e64:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22e68:	subs	r8, r1, #0
   22e6c:	bne	22e7c <fputs@plt+0x11d0c>
   22e70:	mov	r7, #0
   22e74:	mov	r0, r7
   22e78:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22e7c:	ldr	r3, [r8]
   22e80:	mov	sl, r2
   22e84:	cmp	r3, #0
   22e88:	subgt	ip, r3, #1
   22e8c:	movgt	r3, #72	; 0x48
   22e90:	movle	r3, #80	; 0x50
   22e94:	mulgt	r3, r3, ip
   22e98:	mov	r6, r0
   22e9c:	addgt	r3, r3, #80	; 0x50
   22ea0:	mov	r2, r3
   22ea4:	asr	r3, r3, #31
   22ea8:	bl	1f8dc <fputs@plt+0xe76c>
   22eac:	subs	r7, r0, #0
   22eb0:	beq	22e70 <fputs@plt+0x11d00>
   22eb4:	ldr	r3, [r8]
   22eb8:	mov	r4, r8
   22ebc:	mov	r5, r7
   22ec0:	mov	r9, #0
   22ec4:	mov	fp, #72	; 0x48
   22ec8:	str	r3, [r7, #4]
   22ecc:	str	r3, [r7]
   22ed0:	ldr	r3, [r8]
   22ed4:	cmp	r9, r3
   22ed8:	bge	22e74 <fputs@plt+0x11d04>
   22edc:	ldr	r3, [r4, #8]
   22ee0:	mov	r0, r6
   22ee4:	str	r3, [r5, #8]
   22ee8:	ldr	r1, [r4, #12]
   22eec:	bl	20d6c <fputs@plt+0xfbfc>
   22ef0:	str	r0, [r5, #12]
   22ef4:	mov	r0, r6
   22ef8:	ldr	r1, [r4, #16]
   22efc:	bl	20d6c <fputs@plt+0xfbfc>
   22f00:	str	r0, [r5, #16]
   22f04:	mov	r0, r6
   22f08:	ldr	r1, [r4, #20]
   22f0c:	bl	20d6c <fputs@plt+0xfbfc>
   22f10:	str	r0, [r5, #20]
   22f14:	ldr	r3, [r4, #44]	; 0x2c
   22f18:	str	r3, [r5, #44]	; 0x2c
   22f1c:	ldr	r3, [r4, #52]	; 0x34
   22f20:	str	r3, [r5, #52]	; 0x34
   22f24:	ldr	r3, [r4, #32]
   22f28:	str	r3, [r5, #32]
   22f2c:	ldr	r3, [r4, #36]	; 0x24
   22f30:	str	r3, [r5, #36]	; 0x24
   22f34:	mla	r3, fp, r9, r7
   22f38:	ldrb	r3, [r3, #45]	; 0x2d
   22f3c:	tst	r3, #2
   22f40:	beq	22f54 <fputs@plt+0x11de4>
   22f44:	ldr	r1, [r4, #72]	; 0x48
   22f48:	mov	r0, r6
   22f4c:	bl	20d6c <fputs@plt+0xfbfc>
   22f50:	str	r0, [r5, #72]	; 0x48
   22f54:	ldr	r3, [r4, #76]	; 0x4c
   22f58:	str	r3, [r5, #76]	; 0x4c
   22f5c:	mla	r3, fp, r9, r7
   22f60:	ldrb	r3, [r3, #45]	; 0x2d
   22f64:	tst	r3, #4
   22f68:	beq	22f80 <fputs@plt+0x11e10>
   22f6c:	mov	r2, sl
   22f70:	ldr	r1, [r4, #72]	; 0x48
   22f74:	mov	r0, r6
   22f78:	bl	22a10 <fputs@plt+0x118a0>
   22f7c:	str	r0, [r5, #72]	; 0x48
   22f80:	ldr	r3, [r4, #24]
   22f84:	mov	r0, r6
   22f88:	cmp	r3, #0
   22f8c:	str	r3, [r5, #24]
   22f90:	ldrhne	r2, [r3, #36]	; 0x24
   22f94:	ldr	r1, [r4, #28]
   22f98:	add	r9, r9, #1
   22f9c:	addne	r2, r2, #1
   22fa0:	strhne	r2, [r3, #36]	; 0x24
   22fa4:	mov	r2, sl
   22fa8:	bl	22fe8 <fputs@plt+0x11e78>
   22fac:	mov	r2, sl
   22fb0:	add	r4, r4, #72	; 0x48
   22fb4:	add	r5, r5, #72	; 0x48
   22fb8:	str	r0, [r5, #-44]	; 0xffffffd4
   22fbc:	mov	r0, r6
   22fc0:	ldr	r1, [r4, #-16]
   22fc4:	bl	22a08 <fputs@plt+0x11898>
   22fc8:	str	r0, [r5, #-16]
   22fcc:	mov	r0, r6
   22fd0:	ldr	r1, [r4, #-12]
   22fd4:	bl	20e04 <fputs@plt+0xfc94>
   22fd8:	str	r0, [r5, #-12]
   22fdc:	ldrd	r2, [r4, #-8]
   22fe0:	strd	r2, [r5, #-8]
   22fe4:	b	22ed0 <fputs@plt+0x11d60>
   22fe8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   22fec:	subs	r6, r1, #0
   22ff0:	bne	23000 <fputs@plt+0x11e90>
   22ff4:	mov	r4, #0
   22ff8:	mov	r0, r4
   22ffc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23000:	mov	r7, r2
   23004:	mov	r3, #0
   23008:	mov	r2, #68	; 0x44
   2300c:	mov	r5, r0
   23010:	bl	1f8dc <fputs@plt+0xe76c>
   23014:	subs	r4, r0, #0
   23018:	beq	22ff4 <fputs@plt+0x11e84>
   2301c:	mov	r2, r7
   23020:	ldr	r1, [r6]
   23024:	mov	r0, r5
   23028:	bl	22a10 <fputs@plt+0x118a0>
   2302c:	mov	r2, r7
   23030:	ldr	r1, [r6, #28]
   23034:	mov	r8, #0
   23038:	str	r0, [r4]
   2303c:	mov	r0, r5
   23040:	bl	22e64 <fputs@plt+0x11cf4>
   23044:	mov	r2, r7
   23048:	ldr	r1, [r6, #32]
   2304c:	str	r0, [r4, #28]
   23050:	mov	r0, r5
   23054:	bl	22a08 <fputs@plt+0x11898>
   23058:	mov	r2, r7
   2305c:	ldr	r1, [r6, #36]	; 0x24
   23060:	str	r0, [r4, #32]
   23064:	mov	r0, r5
   23068:	bl	22a10 <fputs@plt+0x118a0>
   2306c:	mov	r2, r7
   23070:	ldr	r1, [r6, #40]	; 0x28
   23074:	str	r0, [r4, #36]	; 0x24
   23078:	mov	r0, r5
   2307c:	bl	22a08 <fputs@plt+0x11898>
   23080:	mov	r2, r7
   23084:	ldr	r1, [r6, #44]	; 0x2c
   23088:	str	r0, [r4, #40]	; 0x28
   2308c:	mov	r0, r5
   23090:	bl	22a10 <fputs@plt+0x118a0>
   23094:	mov	r2, r7
   23098:	str	r0, [r4, #44]	; 0x2c
   2309c:	ldrb	r3, [r6, #4]
   230a0:	mov	r0, r5
   230a4:	strb	r3, [r4, #4]
   230a8:	ldr	r1, [r6, #48]	; 0x30
   230ac:	bl	22fe8 <fputs@plt+0x11e78>
   230b0:	mov	r2, r7
   230b4:	ldr	r1, [r6, #56]	; 0x38
   230b8:	cmp	r0, #0
   230bc:	str	r0, [r4, #48]	; 0x30
   230c0:	strne	r4, [r0, #52]	; 0x34
   230c4:	str	r8, [r4, #52]	; 0x34
   230c8:	mov	r0, r5
   230cc:	bl	22a08 <fputs@plt+0x11898>
   230d0:	mov	r2, r7
   230d4:	ldr	r1, [r6, #60]	; 0x3c
   230d8:	str	r0, [r4, #56]	; 0x38
   230dc:	mov	r0, r5
   230e0:	bl	22a08 <fputs@plt+0x11898>
   230e4:	ldr	r3, [r6, #8]
   230e8:	ldr	r9, [r6, #64]	; 0x40
   230ec:	bic	r3, r3, #16
   230f0:	str	r3, [r4, #8]
   230f4:	mvn	r3, #0
   230f8:	str	r3, [r4, #20]
   230fc:	str	r3, [r4, #24]
   23100:	ldrsh	r3, [r6, #6]
   23104:	cmp	r9, r8
   23108:	str	r8, [r4, #12]
   2310c:	str	r8, [r4, #16]
   23110:	strh	r3, [r4, #6]
   23114:	str	r0, [r4, #60]	; 0x3c
   23118:	bne	23128 <fputs@plt+0x11fb8>
   2311c:	mov	sl, #0
   23120:	str	sl, [r4, #64]	; 0x40
   23124:	b	22ff8 <fputs@plt+0x11e88>
   23128:	ldr	r2, [r9]
   2312c:	mov	r0, r5
   23130:	lsl	r2, r2, #4
   23134:	add	r2, r2, #8
   23138:	asr	r3, r2, #31
   2313c:	bl	205a0 <fputs@plt+0xf430>
   23140:	subs	sl, r0, #0
   23144:	beq	2311c <fputs@plt+0x11fac>
   23148:	mov	r7, r9
   2314c:	mov	r6, sl
   23150:	ldr	r3, [r7], #8
   23154:	mov	fp, r8
   23158:	str	r3, [r6], #8
   2315c:	ldr	r3, [r9]
   23160:	add	r7, r7, #16
   23164:	cmp	r8, r3
   23168:	add	r6, r6, #16
   2316c:	bge	23120 <fputs@plt+0x11fb0>
   23170:	mov	r2, fp
   23174:	ldr	r1, [r7, #-8]
   23178:	mov	r0, r5
   2317c:	bl	22fe8 <fputs@plt+0x11e78>
   23180:	mov	r2, fp
   23184:	ldr	r1, [r7, #-12]
   23188:	add	r8, r8, #1
   2318c:	str	r0, [r6, #-8]
   23190:	mov	r0, r5
   23194:	bl	22a10 <fputs@plt+0x118a0>
   23198:	ldr	r1, [r7, #-16]
   2319c:	str	r0, [r6, #-12]
   231a0:	mov	r0, r5
   231a4:	bl	20d6c <fputs@plt+0xfbfc>
   231a8:	str	r0, [r6, #-16]
   231ac:	b	2315c <fputs@plt+0x11fec>
   231b0:	push	{r4, r5, r6, r7, r8, lr}
   231b4:	mov	r4, r3
   231b8:	mov	r3, #20
   231bc:	ldr	r6, [r0]
   231c0:	mul	r3, r3, r2
   231c4:	sub	sp, sp, #32
   231c8:	mov	r7, r0
   231cc:	mov	r2, #0
   231d0:	ldr	r1, [r1, r3]
   231d4:	mov	r0, r6
   231d8:	ldr	r8, [sp, #60]	; 0x3c
   231dc:	bl	22a08 <fputs@plt+0x11898>
   231e0:	subs	r5, r0, #0
   231e4:	beq	232c0 <fputs@plt+0x12150>
   231e8:	ldr	r3, [sp, #56]	; 0x38
   231ec:	ldrb	r3, [r3]
   231f0:	cmp	r3, #71	; 0x47
   231f4:	cmpne	r8, #0
   231f8:	ble	23224 <fputs@plt+0x120b4>
   231fc:	mov	r1, #0
   23200:	mov	r2, #28
   23204:	add	r0, sp, #4
   23208:	bl	10f48 <memset@plt>
   2320c:	ldr	r3, [pc, #180]	; 232c8 <fputs@plt+0x12158>
   23210:	mov	r1, r5
   23214:	add	r0, sp, #4
   23218:	str	r3, [sp, #8]
   2321c:	str	r8, [sp, #28]
   23220:	bl	1c138 <fputs@plt+0xafc8>
   23224:	ldrb	r3, [r4]
   23228:	cmp	r3, #95	; 0x5f
   2322c:	bne	23244 <fputs@plt+0x120d4>
   23230:	mov	r1, r5
   23234:	ldr	r2, [r4, #8]
   23238:	mov	r0, r7
   2323c:	bl	1fe38 <fputs@plt+0xecc8>
   23240:	mov	r5, r0
   23244:	ldr	r3, [r5, #4]
   23248:	mov	r1, r4
   2324c:	orr	r3, r3, #4194304	; 0x400000
   23250:	str	r3, [r5, #4]
   23254:	ldr	r3, [r4, #4]
   23258:	mov	r0, r6
   2325c:	orr	r3, r3, #32768	; 0x8000
   23260:	str	r3, [r4, #4]
   23264:	bl	1eff8 <fputs@plt+0xde88>
   23268:	mov	r3, r5
   2326c:	mov	r2, r4
   23270:	add	r1, r5, #48	; 0x30
   23274:	ldr	r0, [r3], #4
   23278:	cmp	r3, r1
   2327c:	str	r0, [r2], #4
   23280:	bne	23274 <fputs@plt+0x12104>
   23284:	ldr	r3, [r4, #4]
   23288:	tst	r3, #1024	; 0x400
   2328c:	bne	232b4 <fputs@plt+0x12144>
   23290:	ldr	r1, [r4, #8]
   23294:	cmp	r1, #0
   23298:	beq	232b4 <fputs@plt+0x12144>
   2329c:	mov	r0, r6
   232a0:	bl	20d6c <fputs@plt+0xfbfc>
   232a4:	ldr	r3, [r4, #4]
   232a8:	orr	r3, r3, #65536	; 0x10000
   232ac:	str	r3, [r4, #4]
   232b0:	str	r0, [r4, #8]
   232b4:	mov	r1, r5
   232b8:	mov	r0, r6
   232bc:	bl	1e0ec <fputs@plt+0xcf7c>
   232c0:	add	sp, sp, #32
   232c4:	pop	{r4, r5, r6, r7, r8, pc}
   232c8:	andeq	r7, r1, ip, lsr #2
   232cc:	ldm	r0, {r2, r3}
   232d0:	push	{r4, r5, r6, lr}
   232d4:	str	r2, [r3, #4]
   232d8:	ldr	r3, [r3]
   232dc:	ldr	r4, [r3, #212]	; 0xd4
   232e0:	ldr	r3, [pc, #32]	; 23308 <fputs@plt+0x12198>
   232e4:	mov	r0, r4
   232e8:	str	r1, [r4, #16]
   232ec:	ldr	r5, [r3, #128]	; 0x80
   232f0:	bl	15f08 <fputs@plt+0x4d98>
   232f4:	mov	r1, r0
   232f8:	ldr	r0, [r4, #44]	; 0x2c
   232fc:	blx	r5
   23300:	mov	r0, #0
   23304:	pop	{r4, r5, r6, pc}
   23308:	andeq	ip, r8, r0, lsr r1
   2330c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   23310:	mov	r5, r0
   23314:	ldr	r4, [r0, #16]
   23318:	ldr	r9, [r0, #4]
   2331c:	ldrd	r6, [r4, #80]	; 0x50
   23320:	ldr	r8, [r4, #52]	; 0x34
   23324:	ldr	r3, [r4, #160]	; 0xa0
   23328:	sub	r3, r3, #200	; 0xc8
   2332c:	cmp	r3, #0
   23330:	bgt	233f8 <fputs@plt+0x12288>
   23334:	ldrh	r3, [r5, #24]
   23338:	mov	r2, r6
   2333c:	orr	r3, r3, #8
   23340:	strh	r3, [r5, #24]
   23344:	ldr	r3, [r5, #20]
   23348:	str	r3, [sp]
   2334c:	mov	r3, r7
   23350:	ldr	r0, [r4, #68]	; 0x44
   23354:	bl	1a330 <fputs@plt+0x91c0>
   23358:	cmp	r0, #0
   2335c:	bne	233f0 <fputs@plt+0x12280>
   23360:	adds	r2, r6, #4
   23364:	adc	r3, r7, #0
   23368:	mov	r1, r9
   2336c:	strd	r2, [sp]
   23370:	ldr	r2, [r4, #160]	; 0xa0
   23374:	ldr	r0, [r4, #68]	; 0x44
   23378:	bl	14914 <fputs@plt+0x37a4>
   2337c:	cmp	r0, #0
   23380:	bne	233f0 <fputs@plt+0x12280>
   23384:	ldr	r1, [r4, #160]	; 0xa0
   23388:	str	r8, [sp]
   2338c:	adds	r2, r6, r1
   23390:	adc	r3, r7, r1, asr #31
   23394:	adds	r2, r2, #4
   23398:	adc	r3, r3, #0
   2339c:	ldr	r0, [r4, #68]	; 0x44
   233a0:	bl	1a330 <fputs@plt+0x91c0>
   233a4:	cmp	r0, #0
   233a8:	bne	233f0 <fputs@plt+0x12280>
   233ac:	ldrd	r2, [r4, #80]	; 0x50
   233b0:	ldr	r1, [r4, #160]	; 0xa0
   233b4:	ldr	r0, [r4, #60]	; 0x3c
   233b8:	add	r1, r1, #8
   233bc:	adds	r2, r2, r1
   233c0:	adc	r3, r3, r1, asr #31
   233c4:	ldr	r1, [r5, #20]
   233c8:	strd	r2, [r4, #80]	; 0x50
   233cc:	ldr	r3, [r4, #48]	; 0x30
   233d0:	add	r3, r3, #1
   233d4:	str	r3, [r4, #48]	; 0x30
   233d8:	bl	215d4 <fputs@plt+0x10464>
   233dc:	ldr	r1, [r5, #20]
   233e0:	mov	r6, r0
   233e4:	mov	r0, r4
   233e8:	bl	21784 <fputs@plt+0x10614>
   233ec:	orr	r0, r6, r0
   233f0:	add	sp, sp, #12
   233f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   233f8:	ldrb	r2, [r9, r3]
   233fc:	add	r8, r8, r2
   23400:	b	23328 <fputs@plt+0x121b8>
   23404:	ldrb	r2, [r0, #18]
   23408:	cmp	r2, r1
   2340c:	movge	r3, #0
   23410:	movlt	r3, #1
   23414:	cmp	r2, #5
   23418:	orreq	r3, r3, #1
   2341c:	cmp	r3, #0
   23420:	bne	2342c <fputs@plt+0x122bc>
   23424:	mov	r0, #0
   23428:	bx	lr
   2342c:	push	{r4, r5, r6, lr}
   23430:	mov	r5, r1
   23434:	ldrb	r3, [r0, #14]
   23438:	mov	r4, r0
   2343c:	cmp	r3, #0
   23440:	beq	2346c <fputs@plt+0x122fc>
   23444:	ldrb	r2, [r4, #18]
   23448:	sub	r3, r5, #4
   2344c:	clz	r3, r3
   23450:	lsr	r3, r3, #5
   23454:	cmp	r2, #5
   23458:	orrne	r3, r3, #1
   2345c:	cmp	r3, #0
   23460:	strbne	r5, [r4, #18]
   23464:	mov	r0, #0
   23468:	pop	{r4, r5, r6, pc}
   2346c:	ldr	r0, [r0, #64]	; 0x40
   23470:	ldr	r3, [r0]
   23474:	ldr	r3, [r3, #28]
   23478:	blx	r3
   2347c:	cmp	r0, #0
   23480:	popne	{r4, r5, r6, pc}
   23484:	b	23444 <fputs@plt+0x122d4>
   23488:	push	{r4, r5, r6, lr}
   2348c:	mov	r4, r0
   23490:	mov	r6, r1
   23494:	mov	r1, r6
   23498:	mov	r0, r4
   2349c:	bl	23404 <fputs@plt+0x12294>
   234a0:	cmp	r0, #5
   234a4:	mov	r5, r0
   234a8:	bne	234c0 <fputs@plt+0x12350>
   234ac:	ldr	r3, [r4, #184]	; 0xb8
   234b0:	ldr	r0, [r4, #188]	; 0xbc
   234b4:	blx	r3
   234b8:	cmp	r0, #0
   234bc:	bne	23494 <fputs@plt+0x12324>
   234c0:	mov	r0, r5
   234c4:	pop	{r4, r5, r6, pc}
   234c8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   234cc:	cmp	r3, r1
   234d0:	ldr	r6, [sp, #32]
   234d4:	movge	r8, r1
   234d8:	movlt	r8, r3
   234dc:	mov	r7, r2
   234e0:	mov	r9, r0
   234e4:	mov	r5, r1
   234e8:	mov	r2, r8
   234ec:	mov	r1, r6
   234f0:	mov	r0, r7
   234f4:	mov	r4, r3
   234f8:	bl	10eac <memcmp@plt>
   234fc:	cmp	r0, #0
   23500:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   23504:	cmp	r9, #0
   23508:	subne	r3, r5, r8
   2350c:	addne	r7, r7, r5
   23510:	bne	23520 <fputs@plt+0x123b0>
   23514:	sub	r0, r5, r4
   23518:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2351c:	sub	r3, r3, #1
   23520:	cmp	r3, #0
   23524:	ble	23538 <fputs@plt+0x123c8>
   23528:	ldrb	r2, [r7, #-1]!
   2352c:	cmp	r2, #32
   23530:	beq	2351c <fputs@plt+0x123ac>
   23534:	b	23514 <fputs@plt+0x123a4>
   23538:	subeq	r0, r4, r8
   2353c:	addeq	r6, r6, r4
   23540:	bne	23514 <fputs@plt+0x123a4>
   23544:	cmp	r0, #0
   23548:	ble	23560 <fputs@plt+0x123f0>
   2354c:	ldrb	r3, [r6, #-1]!
   23550:	cmp	r3, #32
   23554:	bne	23514 <fputs@plt+0x123a4>
   23558:	sub	r0, r0, #1
   2355c:	b	23544 <fputs@plt+0x123d4>
   23560:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   23564:	b	23514 <fputs@plt+0x123a4>
   23568:	ldr	r3, [r1, #44]	; 0x2c
   2356c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23570:	cmp	r3, #0
   23574:	mov	r6, r0
   23578:	mov	r4, r1
   2357c:	mov	r5, r2
   23580:	ldrd	r8, [sp, #48]	; 0x30
   23584:	beq	235a4 <fputs@plt+0x12434>
   23588:	str	r3, [sp]
   2358c:	mov	r2, #0
   23590:	mov	r3, #0
   23594:	ldr	r0, [r1, #24]
   23598:	bl	14980 <fputs@plt+0x3810>
   2359c:	mov	r3, #0
   235a0:	str	r3, [r4, #44]	; 0x2c
   235a4:	ldr	r1, [r6, #8]
   235a8:	ldrd	r2, [r5, #8]
   235ac:	strd	r8, [r4]
   235b0:	ldr	r1, [r1, #24]
   235b4:	ldr	r0, [r5]
   235b8:	strd	r2, [r4, #8]
   235bc:	ldr	r8, [r1, #140]	; 0x8c
   235c0:	str	r0, [r4, #24]
   235c4:	cmp	r8, r2
   235c8:	asr	r9, r8, #31
   235cc:	sbcs	r1, r9, r3
   235d0:	bge	23688 <fputs@plt+0x12518>
   235d4:	ldr	r5, [r4, #44]	; 0x2c
   235d8:	cmp	r5, #0
   235dc:	movne	r0, #0
   235e0:	bne	236b8 <fputs@plt+0x12548>
   235e4:	ldr	r3, [r6, #8]
   235e8:	ldrd	r0, [r4]
   235ec:	ldr	r6, [r3, #12]
   235f0:	mov	r2, r6
   235f4:	asr	r9, r6, #31
   235f8:	mov	r3, r9
   235fc:	bl	710c4 <fputs@plt+0x5ff54>
   23600:	ldr	r3, [r4, #36]	; 0x24
   23604:	cmp	r3, #0
   23608:	movne	r0, r5
   2360c:	mov	r7, r2
   23610:	bne	23634 <fputs@plt+0x124c4>
   23614:	mov	r0, r6
   23618:	mov	r1, r9
   2361c:	bl	1ea54 <fputs@plt+0xd8e4>
   23620:	str	r6, [r4, #40]	; 0x28
   23624:	cmp	r0, #0
   23628:	str	r0, [r4, #36]	; 0x24
   2362c:	moveq	r0, #7
   23630:	movne	r0, #0
   23634:	cmp	r7, #0
   23638:	clz	r3, r0
   2363c:	lsr	r3, r3, #5
   23640:	moveq	r3, #0
   23644:	cmp	r3, #0
   23648:	beq	236b8 <fputs@plt+0x12548>
   2364c:	ldrd	r0, [r4]
   23650:	ldrd	r8, [r4, #8]
   23654:	sub	r2, r6, r7
   23658:	adds	sl, r0, r2
   2365c:	adc	fp, r1, r2, asr #31
   23660:	cmp	r8, sl
   23664:	sbcs	r3, r9, fp
   23668:	ldr	r3, [r4, #36]	; 0x24
   2366c:	strd	r0, [sp, #48]	; 0x30
   23670:	sublt	r2, r8, r0
   23674:	add	r1, r3, r7
   23678:	ldr	r0, [r4, #24]
   2367c:	add	sp, sp, #12
   23680:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23684:	b	14908 <fputs@plt+0x3798>
   23688:	ldr	r1, [r0]
   2368c:	ldr	ip, [r1]
   23690:	cmp	ip, #2
   23694:	ble	235d4 <fputs@plt+0x12464>
   23698:	add	r3, r4, #44	; 0x2c
   2369c:	stm	sp, {r2, r3}
   236a0:	mov	r2, #0
   236a4:	ldr	r1, [r1, #68]	; 0x44
   236a8:	mov	r3, #0
   236ac:	blx	r1
   236b0:	cmp	r0, #0
   236b4:	beq	235d4 <fputs@plt+0x12464>
   236b8:	add	sp, sp, #12
   236bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   236c0:	push	{r4, r5, r6, lr}
   236c4:	mov	r5, r0
   236c8:	subs	r0, r1, #0
   236cc:	beq	23718 <fputs@plt+0x125a8>
   236d0:	ldm	r0, {r3, r4}
   236d4:	ldr	r0, [r4, #48]	; 0x30
   236d8:	str	r3, [r4, #4]
   236dc:	cmp	r0, #0
   236e0:	bne	236fc <fputs@plt+0x1258c>
   236e4:	mov	r3, #0
   236e8:	mov	r2, #84	; 0x54
   236ec:	bl	205a0 <fputs@plt+0xf430>
   236f0:	ldr	r3, [pc, #140]	; 23784 <fputs@plt+0x12614>
   236f4:	str	r3, [r4, #52]	; 0x34
   236f8:	str	r0, [r4, #48]	; 0x30
   236fc:	ldr	r1, [r4, #48]	; 0x30
   23700:	cmp	r1, #0
   23704:	bne	2372c <fputs@plt+0x125bc>
   23708:	mov	r0, r5
   2370c:	bl	1ae98 <fputs@plt+0x9d28>
   23710:	mov	r0, r1
   23714:	pop	{r4, r5, r6, pc}
   23718:	mov	r2, #84	; 0x54
   2371c:	mov	r3, #0
   23720:	bl	205a0 <fputs@plt+0xf430>
   23724:	mov	r1, r0
   23728:	b	23700 <fputs@plt+0x12590>
   2372c:	ldrb	r3, [r1, #76]	; 0x4c
   23730:	cmp	r3, #0
   23734:	bne	23710 <fputs@plt+0x125a0>
   23738:	str	r3, [r1, #16]
   2373c:	str	r3, [r1, #12]
   23740:	str	r3, [r1, #8]
   23744:	str	r3, [r1, #20]
   23748:	str	r3, [r1, #32]
   2374c:	str	r3, [r1, #28]
   23750:	str	r3, [r1, #24]
   23754:	str	r3, [r1, #36]	; 0x24
   23758:	str	r3, [r1, #48]	; 0x30
   2375c:	str	r3, [r1, #44]	; 0x2c
   23760:	str	r3, [r1, #40]	; 0x28
   23764:	str	r3, [r1, #52]	; 0x34
   23768:	str	r3, [r1, #64]	; 0x40
   2376c:	str	r3, [r1, #60]	; 0x3c
   23770:	str	r3, [r1, #56]	; 0x38
   23774:	str	r3, [r1, #68]	; 0x44
   23778:	mov	r3, #1
   2377c:	strb	r3, [r1, #77]	; 0x4d
   23780:	b	23710 <fputs@plt+0x125a0>
   23784:	andeq	pc, r1, r8, asr #14
   23788:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   2378c:	mov	r8, r1
   23790:	mov	r6, r2
   23794:	ldr	r5, [r1]
   23798:	mov	r1, r2
   2379c:	ldr	r2, [pc, #244]	; 23898 <fputs@plt+0x12728>
   237a0:	mov	r7, r0
   237a4:	sub	r4, r1, r6
   237a8:	mov	r9, r1
   237ac:	ldrb	r3, [r1], #1
   237b0:	cmp	r3, #0
   237b4:	beq	237dc <fputs@plt+0x1266c>
   237b8:	add	r0, r2, r3
   237bc:	subs	r3, r3, #95	; 0x5f
   237c0:	ldrb	r0, [r0, #320]	; 0x140
   237c4:	movne	r3, #1
   237c8:	and	r0, r0, #6
   237cc:	cmp	r0, #0
   237d0:	movne	r3, #0
   237d4:	cmp	r3, #0
   237d8:	beq	237a4 <fputs@plt+0x12634>
   237dc:	ldrb	r3, [r6]
   237e0:	add	r2, r2, r3
   237e4:	ldrb	r3, [r2, #320]	; 0x140
   237e8:	tst	r3, #4
   237ec:	bne	23884 <fputs@plt+0x12714>
   237f0:	add	r2, sp, #8
   237f4:	mov	r3, #27
   237f8:	str	r3, [r2, #-4]!
   237fc:	mov	r1, r4
   23800:	mov	r0, r6
   23804:	bl	18828 <fputs@plt+0x76b8>
   23808:	ldr	r3, [sp, #4]
   2380c:	cmp	r3, #27
   23810:	bne	23884 <fputs@plt+0x12714>
   23814:	ldrb	r3, [r9]
   23818:	clz	r1, r4
   2381c:	lsr	r1, r1, #5
   23820:	cmp	r3, #0
   23824:	orrne	r1, r1, #1
   23828:	cmp	r1, #0
   2382c:	bne	23884 <fputs@plt+0x12714>
   23830:	sub	r6, r6, #1
   23834:	ldrb	r2, [r6, #1]
   23838:	cmp	r2, #0
   2383c:	bne	23864 <fputs@plt+0x126f4>
   23840:	cmp	r1, #0
   23844:	movne	r3, #34	; 0x22
   23848:	strbne	r3, [r7, r5]
   2384c:	addne	r5, r5, #1
   23850:	mov	r3, #0
   23854:	strb	r3, [r7, r5]
   23858:	str	r5, [r8]
   2385c:	add	sp, sp, #12
   23860:	pop	{r4, r5, r6, r7, r8, r9, pc}
   23864:	strb	r2, [r7, r5]
   23868:	ldrb	r2, [r6, #1]!
   2386c:	add	r3, r5, #1
   23870:	cmp	r2, #34	; 0x22
   23874:	strbeq	r2, [r7, r3]
   23878:	addeq	r3, r5, #2
   2387c:	mov	r5, r3
   23880:	b	23834 <fputs@plt+0x126c4>
   23884:	mov	r3, #34	; 0x22
   23888:	strb	r3, [r7, r5]
   2388c:	mov	r1, #1
   23890:	add	r5, r5, #1
   23894:	b	23830 <fputs@plt+0x126c0>
   23898:	strheq	r4, [r7], -r0
   2389c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   238a0:	mov	r2, #0
   238a4:	mov	r5, r0
   238a8:	mov	r3, #0
   238ac:	sub	sp, sp, #84	; 0x54
   238b0:	ldrd	r0, [r0]
   238b4:	strd	r2, [sp, #32]
   238b8:	ldrd	r2, [r5, #8]
   238bc:	cmp	r0, r2
   238c0:	sbcs	r3, r1, r3
   238c4:	bge	238e8 <fputs@plt+0x12778>
   238c8:	add	r1, sp, #32
   238cc:	mov	r0, r5
   238d0:	bl	21f38 <fputs@plt+0x10dc8>
   238d4:	subs	r6, r0, #0
   238d8:	beq	23af8 <fputs@plt+0x12988>
   238dc:	mov	r0, r6
   238e0:	add	sp, sp, #84	; 0x54
   238e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   238e8:	ldr	r4, [r5, #48]	; 0x30
   238ec:	cmp	r4, #0
   238f0:	beq	23b14 <fputs@plt+0x129a4>
   238f4:	ldrd	r2, [r4, #8]
   238f8:	mov	r1, #0
   238fc:	ldr	r7, [r4, #4]
   23900:	strd	r2, [sp, #8]
   23904:	ldr	r3, [r4]
   23908:	mov	r2, #40	; 0x28
   2390c:	add	r0, sp, r2
   23910:	ldr	r3, [r3, #8]
   23914:	ldr	r8, [r4, #48]	; 0x30
   23918:	ldr	r6, [r3, #12]
   2391c:	bl	10f48 <memset@plt>
   23920:	mov	r0, r6
   23924:	asr	fp, r6, #31
   23928:	mov	r1, fp
   2392c:	bl	1ea54 <fputs@plt+0xd8e4>
   23930:	cmp	r0, #0
   23934:	moveq	r3, #7
   23938:	str	r0, [sp, #44]	; 0x2c
   2393c:	streq	r3, [sp, #40]	; 0x28
   23940:	beq	2397c <fputs@plt+0x1280c>
   23944:	mov	r2, r6
   23948:	mov	r3, fp
   2394c:	ldrd	r0, [sp, #8]
   23950:	bl	710c4 <fputs@plt+0x5ff54>
   23954:	ldrd	r0, [sp, #8]
   23958:	str	r6, [sp, #48]	; 0x30
   2395c:	str	r8, [sp, #72]	; 0x48
   23960:	subs	r0, r0, r2
   23964:	sbc	r1, r1, r3
   23968:	str	r2, [sp, #52]	; 0x34
   2396c:	str	r2, [sp, #56]	; 0x38
   23970:	mov	r3, r1
   23974:	mov	r2, r0
   23978:	strd	r2, [sp, #64]	; 0x40
   2397c:	mov	r9, #56	; 0x38
   23980:	ldr	r3, [r7, #8]
   23984:	ldr	r1, [sp, #56]	; 0x38
   23988:	ldr	r6, [r3, #4]
   2398c:	ldr	r3, [r7, #12]
   23990:	mla	r6, r9, r6, r3
   23994:	ldrd	r2, [sp, #64]	; 0x40
   23998:	ldr	r8, [r6, #20]
   2399c:	adds	r2, r2, r1
   239a0:	adc	r3, r3, r1, asr #31
   239a4:	ldr	r1, [r6, #24]
   239a8:	cmp	r1, #0
   239ac:	beq	23aa4 <fputs@plt+0x12934>
   239b0:	adds	r0, r8, r2
   239b4:	asr	fp, r8, #31
   239b8:	adc	r1, fp, r3
   239bc:	mov	sl, r8
   239c0:	strd	r0, [sp, #16]
   239c4:	mov	r2, r8
   239c8:	mov	r3, fp
   239cc:	mov	r1, #1
   239d0:	lsr	r0, r2, #7
   239d4:	orr	r0, r0, r3, lsl #25
   239d8:	lsr	ip, r3, #7
   239dc:	mov	r2, r0
   239e0:	mov	r3, ip
   239e4:	orrs	r0, r2, r3
   239e8:	bne	23a9c <fputs@plt+0x1292c>
   239ec:	ldrd	r2, [sp, #16]
   239f0:	ldr	ip, [r4, #16]
   239f4:	adds	r2, r2, r1
   239f8:	adc	r3, r3, r1, asr #31
   239fc:	ldrd	r0, [sp, #8]
   23a00:	adds	r0, r0, ip
   23a04:	adc	r1, r1, ip, asr #31
   23a08:	cmp	r0, r2
   23a0c:	sbcs	r3, r1, r3
   23a10:	blt	23aa4 <fputs@plt+0x12934>
   23a14:	mov	r3, fp
   23a18:	mov	r2, sl
   23a1c:	add	r0, sp, #40	; 0x28
   23a20:	bl	1b000 <fputs@plt+0x9e90>
   23a24:	ldr	r1, [r6, #32]
   23a28:	mov	r2, r8
   23a2c:	add	r0, sp, #40	; 0x28
   23a30:	bl	19924 <fputs@plt+0x87b4>
   23a34:	add	r1, sp, #28
   23a38:	ldr	r0, [r4, #4]
   23a3c:	bl	23b20 <fputs@plt+0x129b0>
   23a40:	subs	r6, r0, #0
   23a44:	beq	23980 <fputs@plt+0x12810>
   23a48:	add	r1, r4, #56	; 0x38
   23a4c:	add	r0, sp, #40	; 0x28
   23a50:	bl	1ae04 <fputs@plt+0x9c94>
   23a54:	add	r3, r4, #48	; 0x30
   23a58:	cmp	r6, #0
   23a5c:	add	r7, r4, #32
   23a60:	ldrd	r8, [r4, #8]
   23a64:	moveq	r6, r0
   23a68:	ldm	r3, {r0, r1, r2, r3}
   23a6c:	stm	r7, {r0, r1, r2, r3}
   23a70:	ldrd	r2, [r4, #40]	; 0x28
   23a74:	cmp	r3, r9
   23a78:	cmpeq	r2, r8
   23a7c:	bne	23aac <fputs@plt+0x1293c>
   23a80:	mov	r3, #1
   23a84:	cmp	r6, #0
   23a88:	str	r3, [r4, #20]
   23a8c:	beq	23b14 <fputs@plt+0x129a4>
   23a90:	mov	r0, r5
   23a94:	bl	1ad58 <fputs@plt+0x9be8>
   23a98:	b	238dc <fputs@plt+0x1276c>
   23a9c:	add	r1, r1, #1
   23aa0:	b	239d0 <fputs@plt+0x12860>
   23aa4:	mov	r6, #0
   23aa8:	b	23a48 <fputs@plt+0x128d8>
   23aac:	cmp	r6, #0
   23ab0:	bne	23a90 <fputs@plt+0x12920>
   23ab4:	ldr	r3, [r4, #20]
   23ab8:	cmp	r3, #0
   23abc:	bne	23b14 <fputs@plt+0x129a4>
   23ac0:	mov	r0, #201	; 0xc9
   23ac4:	ldr	r4, [r4]
   23ac8:	bl	14b60 <fputs@plt+0x39f0>
   23acc:	cmp	r0, #0
   23ad0:	ldrne	r6, [pc, #68]	; 23b1c <fputs@plt+0x129ac>
   23ad4:	bne	238dc <fputs@plt+0x1276c>
   23ad8:	strd	r8, [sp]
   23adc:	mov	r2, r7
   23ae0:	mov	r1, r5
   23ae4:	mov	r0, r4
   23ae8:	bl	23568 <fputs@plt+0x123f8>
   23aec:	subs	r6, r0, #0
   23af0:	bne	238dc <fputs@plt+0x1276c>
   23af4:	b	238c8 <fputs@plt+0x12758>
   23af8:	ldr	r1, [sp, #32]
   23afc:	add	r2, r5, #32
   23b00:	str	r1, [r5, #20]
   23b04:	mov	r0, r5
   23b08:	bl	21d8c <fputs@plt+0x10c1c>
   23b0c:	mov	r6, r0
   23b10:	b	238dc <fputs@plt+0x1276c>
   23b14:	mov	r6, #0
   23b18:	b	23a90 <fputs@plt+0x12920>
   23b1c:	andeq	r0, r0, sl, lsl #2
   23b20:	ldr	r3, [r0, #8]
   23b24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23b28:	mov	r6, r0
   23b2c:	ldr	r4, [r3, #4]
   23b30:	ldr	r8, [r0, #4]
   23b34:	mov	sl, #56	; 0x38
   23b38:	ldr	r0, [r0, #12]
   23b3c:	sub	sp, sp, #28
   23b40:	mla	r0, sl, r4, r0
   23b44:	str	r1, [sp, #8]
   23b48:	bl	2389c <fputs@plt+0x1272c>
   23b4c:	cmp	r0, #0
   23b50:	bne	23bc0 <fputs@plt+0x12a50>
   23b54:	ldr	r5, [pc, #324]	; 23ca0 <fputs@plt+0x12b30>
   23b58:	ldr	r3, [r6, #12]
   23b5c:	and	r5, r5, r4
   23b60:	orr	r7, r4, #1
   23b64:	mla	r5, sl, r5, r3
   23b68:	mla	r7, sl, r7, r3
   23b6c:	ldr	r3, [r6]
   23b70:	ldr	fp, [pc, #300]	; 23ca4 <fputs@plt+0x12b34>
   23b74:	add	r4, r4, r3
   23b78:	add	r9, sp, #24
   23b7c:	add	r4, r4, r4, lsr #31
   23b80:	str	r0, [r9, #-4]!
   23b84:	asr	r4, r4, #1
   23b88:	cmp	r4, #0
   23b8c:	bgt	23bc8 <fputs@plt+0x12a58>
   23b90:	ldr	r3, [r6, #8]
   23b94:	ldr	r2, [r6, #12]
   23b98:	mov	r1, #56	; 0x38
   23b9c:	ldr	r3, [r3, #4]
   23ba0:	mla	r3, r1, r3, r2
   23ba4:	ldr	r2, [sp, #8]
   23ba8:	ldr	r3, [r3, #24]
   23bac:	clz	r3, r3
   23bb0:	lsr	r3, r3, #5
   23bb4:	str	r3, [r2]
   23bb8:	ldr	r3, [r8, #12]
   23bbc:	ldrb	r0, [r3, #11]
   23bc0:	add	sp, sp, #28
   23bc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23bc8:	ldr	r3, [r5, #24]
   23bcc:	cmp	r3, #0
   23bd0:	eor	r3, r4, #1
   23bd4:	str	r3, [sp, #12]
   23bd8:	beq	23c98 <fputs@plt+0x12b28>
   23bdc:	ldr	r3, [r7, #24]
   23be0:	cmp	r3, #0
   23be4:	bne	23c1c <fputs@plt+0x12aac>
   23be8:	ldr	r2, [r6, #12]
   23bec:	ldr	r1, [r6, #8]
   23bf0:	sub	r3, r5, r2
   23bf4:	asr	r3, r3, #3
   23bf8:	mul	r3, fp, r3
   23bfc:	str	r3, [r1, r4, lsl #2]
   23c00:	eor	r3, r4, #1
   23c04:	ldr	r7, [r1, r3, lsl #2]
   23c08:	mov	r3, #0
   23c0c:	str	r3, [sp, #20]
   23c10:	mla	r7, sl, r7, r2
   23c14:	asr	r4, r4, #1
   23c18:	b	23b88 <fputs@plt+0x12a18>
   23c1c:	ldr	r3, [r7, #20]
   23c20:	mov	r1, r9
   23c24:	str	r3, [sp, #4]
   23c28:	ldr	r3, [r7, #32]
   23c2c:	mov	r0, r8
   23c30:	str	r3, [sp]
   23c34:	ldr	r3, [r5, #20]
   23c38:	ldr	r2, [r5, #32]
   23c3c:	ldr	ip, [r8, #32]
   23c40:	blx	ip
   23c44:	subs	r3, r0, #0
   23c48:	blt	23be8 <fputs@plt+0x12a78>
   23c4c:	cmp	r5, r7
   23c50:	clz	r0, r3
   23c54:	lsr	r0, r0, #5
   23c58:	movcs	r0, #0
   23c5c:	cmp	r0, #0
   23c60:	bne	23be8 <fputs@plt+0x12a78>
   23c64:	ldr	r3, [r5, #24]
   23c68:	ldr	r2, [r6, #12]
   23c6c:	cmp	r3, #0
   23c70:	sub	r3, r7, r2
   23c74:	ldr	r1, [r6, #8]
   23c78:	asr	r3, r3, #3
   23c7c:	strne	r0, [sp, #20]
   23c80:	mul	r3, fp, r3
   23c84:	str	r3, [r1, r4, lsl #2]
   23c88:	eor	r3, r4, #1
   23c8c:	ldr	r5, [r1, r3, lsl #2]
   23c90:	mla	r5, sl, r5, r2
   23c94:	b	23c14 <fputs@plt+0x12aa4>
   23c98:	mov	r3, #1
   23c9c:	b	23c4c <fputs@plt+0x12adc>
   23ca0:	strdeq	pc, [r0], -lr
   23ca4:			; <UNDEFINED> instruction: 0xb6db6db7
   23ca8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23cac:	sub	sp, sp, #36	; 0x24
   23cb0:	mov	r7, r0
   23cb4:	mov	r0, r1
   23cb8:	str	r3, [sp, #20]
   23cbc:	str	r1, [sp, #12]
   23cc0:	str	r2, [sp, #16]
   23cc4:	ldrd	r8, [r2]
   23cc8:	bl	21358 <fputs@plt+0x101e8>
   23ccc:	ldr	r3, [sp, #20]
   23cd0:	cmp	r0, #0
   23cd4:	str	r0, [r3]
   23cd8:	movne	r3, #0
   23cdc:	mov	r5, r0
   23ce0:	movne	r6, r3
   23ce4:	bne	23d78 <fputs@plt+0x12c08>
   23ce8:	mov	r3, #7
   23cec:	b	23da0 <fputs@plt+0x12c30>
   23cf0:	mov	r0, #201	; 0xc9
   23cf4:	ldr	fp, [r5, #12]
   23cf8:	bl	14b60 <fputs@plt+0x39f0>
   23cfc:	mov	sl, #56	; 0x38
   23d00:	mul	sl, sl, r6
   23d04:	add	r4, fp, sl
   23d08:	cmp	r0, #0
   23d0c:	ldrne	r3, [pc, #188]	; 23dd0 <fputs@plt+0x12c60>
   23d10:	bne	23d70 <fputs@plt+0x12c00>
   23d14:	strd	r8, [sp]
   23d18:	add	r2, r7, #40	; 0x28
   23d1c:	mov	r1, r4
   23d20:	mov	r0, r7
   23d24:	bl	23568 <fputs@plt+0x123f8>
   23d28:	subs	r3, r0, #0
   23d2c:	bne	23d70 <fputs@plt+0x12c00>
   23d30:	mov	r2, #0
   23d34:	mov	r3, #0
   23d38:	add	r1, sp, #24
   23d3c:	mov	r0, r4
   23d40:	strd	r2, [sp, #24]
   23d44:	bl	21f38 <fputs@plt+0x10dc8>
   23d48:	ldrd	r8, [fp, sl]
   23d4c:	ldrd	r2, [sp, #24]
   23d50:	adds	r2, r2, r8
   23d54:	adc	r3, r3, r9
   23d58:	strd	r2, [r4, #8]
   23d5c:	subs	r3, r0, #0
   23d60:	bne	23d70 <fputs@plt+0x12c00>
   23d64:	mov	r0, r4
   23d68:	bl	2389c <fputs@plt+0x1272c>
   23d6c:	mov	r3, r0
   23d70:	ldrd	r8, [r4, #8]
   23d74:	add	r6, r6, #1
   23d78:	ldr	r2, [sp, #12]
   23d7c:	cmp	r6, r2
   23d80:	movge	r2, #0
   23d84:	movlt	r2, #1
   23d88:	cmp	r3, #0
   23d8c:	movne	r2, #0
   23d90:	cmp	r2, #0
   23d94:	bne	23cf0 <fputs@plt+0x12b80>
   23d98:	cmp	r3, #0
   23d9c:	beq	23dbc <fputs@plt+0x12c4c>
   23da0:	mov	r0, r5
   23da4:	str	r3, [sp, #12]
   23da8:	bl	1adc4 <fputs@plt+0x9c54>
   23dac:	ldr	r3, [sp, #20]
   23db0:	mov	r2, #0
   23db4:	str	r2, [r3]
   23db8:	ldr	r3, [sp, #12]
   23dbc:	ldr	r2, [sp, #16]
   23dc0:	mov	r0, r3
   23dc4:	strd	r8, [r2]
   23dc8:	add	sp, sp, #36	; 0x24
   23dcc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23dd0:	andeq	r0, r0, sl, lsl #2
   23dd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23dd8:	mov	r5, r0
   23ddc:	ldrb	r3, [r0, #4]
   23de0:	sub	sp, sp, #28
   23de4:	cmp	r3, #0
   23de8:	beq	23eb0 <fputs@plt+0x12d40>
   23dec:	mov	r1, #4
   23df0:	bl	23404 <fputs@plt+0x12294>
   23df4:	subs	r6, r0, #0
   23df8:	beq	23eb0 <fputs@plt+0x12d40>
   23dfc:	mov	r1, #1
   23e00:	mov	r0, r5
   23e04:	bl	16308 <fputs@plt+0x5198>
   23e08:	mov	r0, r5
   23e0c:	bl	163bc <fputs@plt+0x524c>
   23e10:	mov	r0, r6
   23e14:	add	sp, sp, #28
   23e18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   23e1c:	cmp	r3, #0
   23e20:	mov	r2, r4
   23e24:	movne	r3, #2
   23e28:	moveq	r3, #0
   23e2c:	mvn	r1, #0
   23e30:	str	r6, [r2], #120	; 0x78
   23e34:	strh	r1, [r4, #40]	; 0x28
   23e38:	strb	r3, [r4, #43]	; 0x2b
   23e3c:	add	r1, sp, #24
   23e40:	ldr	r3, [pc, #204]	; 23f14 <fputs@plt+0x12da4>
   23e44:	strd	r8, [r4, #16]
   23e48:	mov	r8, #1
   23e4c:	str	r3, [r1, #-4]!
   23e50:	str	r2, [r4, #8]
   23e54:	str	r7, [r4, #4]
   23e58:	str	fp, [r4, #108]	; 0x6c
   23e5c:	strb	r8, [r4, #48]	; 0x30
   23e60:	strb	r8, [r4, #49]	; 0x31
   23e64:	mov	r0, r6
   23e68:	str	r1, [sp]
   23e6c:	mov	r1, fp
   23e70:	bl	1498c <fputs@plt+0x381c>
   23e74:	subs	r6, r0, #0
   23e78:	bne	23ef4 <fputs@plt+0x12d84>
   23e7c:	ldr	r3, [sp, #20]
   23e80:	mov	r0, r7
   23e84:	tst	r3, #1
   23e88:	strbne	r8, [r4, #46]	; 0x2e
   23e8c:	bl	1495c <fputs@plt+0x37ec>
   23e90:	tst	r0, #1024	; 0x400
   23e94:	movne	r3, #0
   23e98:	strbne	r3, [r4, #48]	; 0x30
   23e9c:	tst	r0, #4096	; 0x1000
   23ea0:	movne	r3, #0
   23ea4:	strbne	r3, [r4, #49]	; 0x31
   23ea8:	str	r4, [r5, #216]	; 0xd8
   23eac:	b	23e08 <fputs@plt+0x12c98>
   23eb0:	ldr	r6, [r5]
   23eb4:	ldrb	r3, [r5, #4]
   23eb8:	mov	sl, #0
   23ebc:	ldr	r0, [r6, #4]
   23ec0:	str	sl, [r5, #216]	; 0xd8
   23ec4:	add	r0, r0, #120	; 0x78
   23ec8:	mov	r1, #0
   23ecc:	str	r3, [sp, #12]
   23ed0:	ldr	r7, [r5, #64]	; 0x40
   23ed4:	ldr	fp, [r5, #220]	; 0xdc
   23ed8:	ldrd	r8, [r5, #168]	; 0xa8
   23edc:	bl	21200 <fputs@plt+0x10090>
   23ee0:	ldr	r3, [sp, #12]
   23ee4:	subs	r4, r0, #0
   23ee8:	bne	23e1c <fputs@plt+0x12cac>
   23eec:	mov	r6, #7
   23ef0:	b	23e08 <fputs@plt+0x12c98>
   23ef4:	mov	r1, sl
   23ef8:	mov	r0, r4
   23efc:	bl	1ba6c <fputs@plt+0xa8fc>
   23f00:	ldr	r0, [r4, #8]
   23f04:	bl	148d8 <fputs@plt+0x3768>
   23f08:	mov	r0, r4
   23f0c:	bl	1abdc <fputs@plt+0x9a6c>
   23f10:	b	23e08 <fputs@plt+0x12c98>
   23f14:	andeq	r0, r8, r6
   23f18:	ldr	r0, [r0, #140]	; 0x8c
   23f1c:	push	{r4, lr}
   23f20:	sub	sp, sp, #24
   23f24:	mov	r4, r1
   23f28:	cmp	r0, r2
   23f2c:	asr	r1, r0, #31
   23f30:	strd	r2, [sp, #8]
   23f34:	sbcs	r3, r1, r3
   23f38:	blt	23fbc <fputs@plt+0x12e4c>
   23f3c:	ldr	r3, [r4]
   23f40:	ldr	r3, [r3]
   23f44:	cmp	r3, #2
   23f48:	ble	23fbc <fputs@plt+0x12e4c>
   23f4c:	add	r2, sp, #24
   23f50:	mov	r3, #0
   23f54:	str	r3, [sp, #16]
   23f58:	mov	r3, #4096	; 0x1000
   23f5c:	str	r3, [r2, #-4]!
   23f60:	mov	r1, #6
   23f64:	mov	r0, r4
   23f68:	bl	14950 <fputs@plt+0x37e0>
   23f6c:	add	r2, sp, #8
   23f70:	mov	r1, #5
   23f74:	mov	r0, r4
   23f78:	bl	14950 <fputs@plt+0x37e0>
   23f7c:	ldr	r3, [r4]
   23f80:	add	r2, sp, #16
   23f84:	str	r2, [sp, #4]
   23f88:	ldr	r2, [sp, #8]
   23f8c:	mov	r0, r4
   23f90:	str	r2, [sp]
   23f94:	mov	r2, #0
   23f98:	ldr	r1, [r3, #68]	; 0x44
   23f9c:	mov	r3, #0
   23fa0:	blx	r1
   23fa4:	ldr	r3, [sp, #16]
   23fa8:	mov	r2, #0
   23fac:	str	r3, [sp]
   23fb0:	mov	r0, r4
   23fb4:	mov	r3, #0
   23fb8:	bl	14980 <fputs@plt+0x3810>
   23fbc:	add	sp, sp, #24
   23fc0:	pop	{r4, pc}
   23fc4:	push	{r4, r5, r6, r7, r8, r9, lr}
   23fc8:	mov	r9, r0
   23fcc:	ldr	r5, [r0]
   23fd0:	sub	sp, sp, #28
   23fd4:	mov	r6, r2
   23fd8:	ldr	r0, [r5, #4]
   23fdc:	mov	r7, r3
   23fe0:	ldr	r4, [sp, #56]	; 0x38
   23fe4:	asr	r1, r0, #31
   23fe8:	bl	21200 <fputs@plt+0x10090>
   23fec:	subs	r8, r0, #0
   23ff0:	moveq	r5, #7
   23ff4:	beq	24028 <fputs@plt+0x12eb8>
   23ff8:	add	r3, sp, #12
   23ffc:	str	r3, [sp]
   24000:	mov	r0, r5
   24004:	ldr	r3, [pc, #112]	; 2407c <fputs@plt+0x12f0c>
   24008:	mov	r2, r8
   2400c:	mov	r1, #0
   24010:	bl	1498c <fputs@plt+0x381c>
   24014:	subs	r5, r0, #0
   24018:	streq	r8, [r4]
   2401c:	beq	24028 <fputs@plt+0x12eb8>
   24020:	mov	r0, r8
   24024:	bl	1abdc <fputs@plt+0x9a6c>
   24028:	cmp	r5, #0
   2402c:	str	r5, [sp, #12]
   24030:	bne	24070 <fputs@plt+0x12f00>
   24034:	ldr	r0, [pc, #68]	; 24080 <fputs@plt+0x12f10>
   24038:	add	r2, sp, #24
   2403c:	mov	r1, #0
   24040:	strd	r0, [r2, #-8]!
   24044:	mov	r1, #18
   24048:	ldr	r0, [r4]
   2404c:	bl	14950 <fputs@plt+0x37e0>
   24050:	cmp	r6, #1
   24054:	sbcs	r3, r7, #0
   24058:	blt	24070 <fputs@plt+0x12f00>
   2405c:	mov	r2, r6
   24060:	mov	r3, r7
   24064:	ldr	r1, [r4]
   24068:	mov	r0, r9
   2406c:	bl	23f18 <fputs@plt+0x12da8>
   24070:	ldr	r0, [sp, #12]
   24074:	add	sp, sp, #28
   24078:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2407c:	andeq	r1, r0, lr, lsl r0
   24080:	svcvc	0x00ff0000
   24084:	ldr	r3, [r0, #8]
   24088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2408c:	mov	r4, r0
   24090:	sub	sp, sp, #52	; 0x34
   24094:	mov	r6, r1
   24098:	mov	r2, #40	; 0x28
   2409c:	mov	r1, #0
   240a0:	add	r0, sp, #8
   240a4:	ldr	r5, [r3, #24]
   240a8:	bl	10f48 <memset@plt>
   240ac:	ldr	r3, [r4, #40]	; 0x28
   240b0:	cmp	r3, #0
   240b4:	beq	241b0 <fputs@plt+0x13040>
   240b8:	ldrd	r2, [r4, #48]	; 0x30
   240bc:	ldr	r1, [r6, #8]
   240c0:	mov	r0, r5
   240c4:	adds	r2, r2, r1
   240c8:	adc	r3, r3, r1, asr #31
   240cc:	adds	r2, r2, #9
   240d0:	adc	r3, r3, #0
   240d4:	ldr	r1, [r4, #40]	; 0x28
   240d8:	bl	23f18 <fputs@plt+0x12da8>
   240dc:	mov	r0, r4
   240e0:	bl	210c8 <fputs@plt+0xff58>
   240e4:	cmp	r0, #0
   240e8:	bne	241e4 <fputs@plt+0x13074>
   240ec:	mov	r1, r6
   240f0:	mov	r0, r4
   240f4:	bl	21248 <fputs@plt+0x100d8>
   240f8:	cmp	r0, #0
   240fc:	bne	241e4 <fputs@plt+0x13074>
   24100:	ldr	r3, [r4, #8]
   24104:	mov	r1, r0
   24108:	mov	r2, #40	; 0x28
   2410c:	ldr	r5, [r3, #12]
   24110:	add	r0, sp, #8
   24114:	ldr	r7, [r4, #40]	; 0x28
   24118:	asr	fp, r5, #31
   2411c:	ldrd	r8, [r4, #48]	; 0x30
   24120:	bl	10f48 <memset@plt>
   24124:	mov	r0, r5
   24128:	mov	r1, fp
   2412c:	bl	1ea54 <fputs@plt+0xd8e4>
   24130:	cmp	r0, #0
   24134:	moveq	r3, #7
   24138:	str	r0, [sp, #12]
   2413c:	streq	r3, [sp, #8]
   24140:	beq	24174 <fputs@plt+0x13004>
   24144:	mov	r0, r8
   24148:	mov	r1, r9
   2414c:	mov	r2, r5
   24150:	mov	r3, fp
   24154:	bl	710c4 <fputs@plt+0x5ff54>
   24158:	str	r5, [sp, #16]
   2415c:	str	r7, [sp, #40]	; 0x28
   24160:	subs	r8, r8, r2
   24164:	sbc	r9, r9, r3
   24168:	str	r2, [sp, #20]
   2416c:	str	r2, [sp, #24]
   24170:	strd	r8, [sp, #32]
   24174:	ldr	r3, [r4, #28]
   24178:	ldr	r2, [r6, #8]
   2417c:	add	r3, r3, #1
   24180:	str	r3, [r4, #28]
   24184:	add	r0, sp, #8
   24188:	asr	r3, r2, #31
   2418c:	bl	1b000 <fputs@plt+0x9e90>
   24190:	ldr	r5, [r6]
   24194:	cmp	r5, #0
   24198:	bne	241ec <fputs@plt+0x1307c>
   2419c:	str	r5, [r6]
   241a0:	add	r1, r4, #48	; 0x30
   241a4:	add	r0, sp, #8
   241a8:	bl	1ae04 <fputs@plt+0x9c94>
   241ac:	b	241e4 <fputs@plt+0x13074>
   241b0:	mov	r0, #202	; 0xca
   241b4:	bl	14b60 <fputs@plt+0x39f0>
   241b8:	cmp	r0, #0
   241bc:	ldrne	r0, [pc, #108]	; 24230 <fputs@plt+0x130c0>
   241c0:	bne	241e4 <fputs@plt+0x13074>
   241c4:	add	r3, r4, #40	; 0x28
   241c8:	str	r3, [sp]
   241cc:	mov	r2, #0
   241d0:	mov	r3, #0
   241d4:	mov	r0, r5
   241d8:	bl	23fc4 <fputs@plt+0x12e54>
   241dc:	cmp	r0, #0
   241e0:	beq	240b8 <fputs@plt+0x12f48>
   241e4:	add	sp, sp, #52	; 0x34
   241e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   241ec:	mov	r7, r5
   241f0:	add	r0, sp, #8
   241f4:	ldr	r2, [r7], #8
   241f8:	ldr	r8, [r5, #4]
   241fc:	asr	r3, r2, #31
   24200:	bl	1b000 <fputs@plt+0x9e90>
   24204:	ldr	r2, [r5]
   24208:	mov	r1, r7
   2420c:	add	r0, sp, #8
   24210:	bl	19924 <fputs@plt+0x87b4>
   24214:	ldr	r3, [r6, #4]
   24218:	cmp	r3, #0
   2421c:	bne	24228 <fputs@plt+0x130b8>
   24220:	mov	r0, r5
   24224:	bl	1abdc <fputs@plt+0x9a6c>
   24228:	mov	r5, r8
   2422c:	b	24194 <fputs@plt+0x13024>
   24230:	andeq	r0, r0, sl, lsl #26
   24234:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24238:	mov	r4, r1
   2423c:	mov	r6, #0
   24240:	add	r5, r4, #64	; 0x40
   24244:	mov	r8, r6
   24248:	mov	r9, #72	; 0x48
   2424c:	mov	r7, r0
   24250:	ldr	r0, [r1, #20]
   24254:	bl	1adc4 <fputs@plt+0x9c54>
   24258:	str	r6, [r4, #20]
   2425c:	ldrb	r3, [r4, #59]	; 0x3b
   24260:	cmp	r6, r3
   24264:	blt	242a0 <fputs@plt+0x13130>
   24268:	ldr	r0, [r4, #40]	; 0x28
   2426c:	cmp	r0, #0
   24270:	beq	2430c <fputs@plt+0x1319c>
   24274:	mov	r5, #0
   24278:	str	r5, [r4, #36]	; 0x24
   2427c:	str	r5, [r4, #44]	; 0x2c
   24280:	strb	r5, [r4, #56]	; 0x38
   24284:	str	r5, [r4, #48]	; 0x30
   24288:	str	r5, [r4, #8]
   2428c:	ldr	r1, [r4, #32]
   24290:	mov	r0, r7
   24294:	bl	1e0ec <fputs@plt+0xcf7c>
   24298:	str	r5, [r4, #32]
   2429c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   242a0:	ldr	r1, [r5, #12]
   242a4:	mov	r0, r7
   242a8:	bl	1e0ec <fputs@plt+0xcf7c>
   242ac:	ldr	r1, [r5, #16]
   242b0:	cmp	r1, #0
   242b4:	bne	242f8 <fputs@plt+0x13188>
   242b8:	ldr	r0, [r5, #40]	; 0x28
   242bc:	cmp	r0, #0
   242c0:	beq	242c8 <fputs@plt+0x13158>
   242c4:	bl	1ac34 <fputs@plt+0x9ac4>
   242c8:	ldr	r0, [r5, #56]	; 0x38
   242cc:	cmp	r0, #0
   242d0:	beq	242d8 <fputs@plt+0x13168>
   242d4:	bl	1ac34 <fputs@plt+0x9ac4>
   242d8:	mov	r0, r5
   242dc:	mov	r2, r9
   242e0:	mov	r1, r8
   242e4:	bl	10f48 <memset@plt>
   242e8:	add	r6, r6, #1
   242ec:	str	r4, [r5, #8]
   242f0:	add	r5, r5, #72	; 0x48
   242f4:	b	2425c <fputs@plt+0x130ec>
   242f8:	ldr	sl, [r1, #4]
   242fc:	mov	r0, r8
   24300:	bl	1e0ec <fputs@plt+0xcf7c>
   24304:	mov	r1, sl
   24308:	b	242b0 <fputs@plt+0x13140>
   2430c:	ldr	r1, [r4, #36]	; 0x24
   24310:	mov	r5, r0
   24314:	cmp	r1, #0
   24318:	beq	24274 <fputs@plt+0x13104>
   2431c:	ldr	r6, [r1, #4]
   24320:	mov	r0, r5
   24324:	bl	1e0ec <fputs@plt+0xcf7c>
   24328:	mov	r1, r6
   2432c:	b	24314 <fputs@plt+0x131a4>
   24330:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   24334:	ldrb	r3, [r0, #17]
   24338:	cmp	r3, #1
   2433c:	bhi	24350 <fputs@plt+0x131e0>
   24340:	ldrb	r3, [r0, #18]
   24344:	cmp	r3, #1
   24348:	movls	r0, #0
   2434c:	bls	24424 <fputs@plt+0x132b4>
   24350:	mov	r4, r0
   24354:	mov	r8, r2
   24358:	mov	r5, r1
   2435c:	bl	1acdc <fputs@plt+0x9b6c>
   24360:	ldr	r0, [r4, #68]	; 0x44
   24364:	ldr	r3, [r0]
   24368:	cmp	r3, #0
   2436c:	bne	2442c <fputs@plt+0x132bc>
   24370:	mov	r5, #0
   24374:	mov	r7, #0
   24378:	ldr	r0, [r4, #60]	; 0x3c
   2437c:	bl	1ac9c <fputs@plt+0x9b2c>
   24380:	ldr	r0, [r4, #212]	; 0xd4
   24384:	str	r7, [r4, #60]	; 0x3c
   24388:	str	r7, [r4, #48]	; 0x30
   2438c:	bl	1b548 <fputs@plt+0xa3d8>
   24390:	ldr	r1, [r4, #28]
   24394:	ldr	r0, [r4, #212]	; 0xd4
   24398:	bl	1b4a8 <fputs@plt+0xa338>
   2439c:	ldr	r6, [r4, #216]	; 0xd8
   243a0:	cmp	r6, r7
   243a4:	beq	245b8 <fputs@plt+0x13448>
   243a8:	ldrb	r3, [r6, #44]	; 0x2c
   243ac:	cmp	r3, r7
   243b0:	beq	243d0 <fputs@plt+0x13260>
   243b4:	mov	r2, #1
   243b8:	mov	r1, r7
   243bc:	mov	r0, r6
   243c0:	bl	1ba54 <fputs@plt+0xa8e4>
   243c4:	strb	r7, [r6, #44]	; 0x2c
   243c8:	str	r7, [r6, #104]	; 0x68
   243cc:	strb	r7, [r6, #47]	; 0x2f
   243d0:	cmp	r8, #0
   243d4:	clz	r3, r5
   243d8:	lsr	r3, r3, #5
   243dc:	moveq	r3, #0
   243e0:	cmp	r3, #0
   243e4:	beq	243fc <fputs@plt+0x1328c>
   243e8:	ldr	r0, [r4, #64]	; 0x40
   243ec:	ldr	r3, [r0]
   243f0:	cmp	r3, #0
   243f4:	bne	245f4 <fputs@plt+0x13484>
   243f8:	mov	r5, #0
   243fc:	ldrb	r3, [r4, #4]
   24400:	cmp	r3, #0
   24404:	beq	24610 <fputs@plt+0x134a0>
   24408:	mov	r0, #0
   2440c:	mov	r3, #1
   24410:	strb	r3, [r4, #17]
   24414:	mov	r3, #0
   24418:	cmp	r5, r3
   2441c:	movne	r0, r5
   24420:	strb	r3, [r4, #20]
   24424:	add	sp, sp, #16
   24428:	pop	{r4, r5, r6, r7, r8, pc}
   2442c:	ldr	r2, [pc, #580]	; 24678 <fputs@plt+0x13508>
   24430:	cmp	r3, r2
   24434:	bne	24440 <fputs@plt+0x132d0>
   24438:	bl	148d8 <fputs@plt+0x3768>
   2443c:	b	24370 <fputs@plt+0x13200>
   24440:	ldrb	r3, [r4, #5]
   24444:	cmp	r3, #3
   24448:	bne	244a0 <fputs@plt+0x13330>
   2444c:	ldrd	r2, [r4, #80]	; 0x50
   24450:	orrs	r3, r2, r3
   24454:	bne	24460 <fputs@plt+0x132f0>
   24458:	mov	r5, #0
   2445c:	b	24490 <fputs@plt+0x13320>
   24460:	mov	r2, #0
   24464:	mov	r3, #0
   24468:	bl	14920 <fputs@plt+0x37b0>
   2446c:	subs	r5, r0, #0
   24470:	bne	24490 <fputs@plt+0x13320>
   24474:	ldrb	r3, [r4, #8]
   24478:	cmp	r3, #0
   2447c:	beq	24458 <fputs@plt+0x132e8>
   24480:	ldrb	r1, [r4, #12]
   24484:	ldr	r0, [r4, #68]	; 0x44
   24488:	bl	1492c <fputs@plt+0x37bc>
   2448c:	mov	r5, r0
   24490:	mov	r2, #0
   24494:	mov	r3, #0
   24498:	strd	r2, [r4, #80]	; 0x50
   2449c:	b	24374 <fputs@plt+0x13204>
   244a0:	cmp	r3, #1
   244a4:	beq	244b8 <fputs@plt+0x13348>
   244a8:	ldrb	r2, [r4, #4]
   244ac:	cmp	r2, #0
   244b0:	cmpne	r3, #5
   244b4:	beq	24590 <fputs@plt+0x13420>
   244b8:	ldrd	r2, [r4, #80]	; 0x50
   244bc:	orrs	r3, r2, r3
   244c0:	beq	24458 <fputs@plt+0x132e8>
   244c4:	ldrd	r6, [r4, #168]	; 0xa8
   244c8:	mov	r2, #0
   244cc:	orrs	r3, r6, r7
   244d0:	moveq	r3, #1
   244d4:	movne	r3, #0
   244d8:	cmp	r5, #0
   244dc:	moveq	r1, r3
   244e0:	orrne	r1, r3, #1
   244e4:	cmp	r1, #0
   244e8:	mov	r3, #0
   244ec:	beq	2457c <fputs@plt+0x1340c>
   244f0:	bl	14920 <fputs@plt+0x37b0>
   244f4:	cmp	r0, #0
   244f8:	mov	r5, r0
   244fc:	bne	24520 <fputs@plt+0x133b0>
   24500:	ldrb	r3, [r4, #7]
   24504:	cmp	r3, #0
   24508:	bne	24520 <fputs@plt+0x133b0>
   2450c:	ldrb	r1, [r4, #12]
   24510:	ldr	r0, [r4, #68]	; 0x44
   24514:	orr	r1, r1, #16
   24518:	bl	1492c <fputs@plt+0x37bc>
   2451c:	mov	r5, r0
   24520:	cmp	r6, #1
   24524:	sbcs	r3, r7, #0
   24528:	movge	r3, #1
   2452c:	movlt	r3, #0
   24530:	cmp	r5, #0
   24534:	movne	r3, #0
   24538:	andeq	r3, r3, #1
   2453c:	cmp	r3, #0
   24540:	beq	24490 <fputs@plt+0x13320>
   24544:	add	r1, sp, #8
   24548:	ldr	r0, [r4, #68]	; 0x44
   2454c:	bl	14938 <fputs@plt+0x37c8>
   24550:	subs	r5, r0, #0
   24554:	bne	24490 <fputs@plt+0x13320>
   24558:	ldrd	r2, [sp, #8]
   2455c:	cmp	r6, r2
   24560:	sbcs	r3, r7, r3
   24564:	bge	24490 <fputs@plt+0x13320>
   24568:	mov	r2, r6
   2456c:	mov	r3, r7
   24570:	ldr	r0, [r4, #68]	; 0x44
   24574:	bl	14920 <fputs@plt+0x37b0>
   24578:	b	2448c <fputs@plt+0x1331c>
   2457c:	strd	r2, [sp]
   24580:	ldr	r1, [pc, #244]	; 2467c <fputs@plt+0x1350c>
   24584:	mov	r2, #28
   24588:	bl	14914 <fputs@plt+0x37a4>
   2458c:	b	244f4 <fputs@plt+0x13384>
   24590:	ldrb	r5, [r4, #13]
   24594:	bl	148d8 <fputs@plt+0x3768>
   24598:	cmp	r5, #0
   2459c:	bne	24370 <fputs@plt+0x13200>
   245a0:	ldrb	r2, [r4, #9]
   245a4:	ldr	r1, [r4, #180]	; 0xb4
   245a8:	ldr	r0, [r4]
   245ac:	bl	149a4 <fputs@plt+0x3834>
   245b0:	mov	r5, r0
   245b4:	b	24374 <fputs@plt+0x13204>
   245b8:	cmp	r8, #0
   245bc:	clz	r3, r5
   245c0:	lsr	r3, r3, #5
   245c4:	moveq	r3, #0
   245c8:	cmp	r3, #0
   245cc:	beq	243d0 <fputs@plt+0x13260>
   245d0:	ldr	r1, [r4, #28]
   245d4:	ldr	r3, [r4, #36]	; 0x24
   245d8:	cmp	r3, r1
   245dc:	movls	r5, r6
   245e0:	bls	243d0 <fputs@plt+0x13260>
   245e4:	mov	r0, r4
   245e8:	bl	19028 <fputs@plt+0x7eb8>
   245ec:	mov	r5, r0
   245f0:	b	243d0 <fputs@plt+0x13260>
   245f4:	mov	r2, #0
   245f8:	mov	r1, #22
   245fc:	bl	14944 <fputs@plt+0x37d4>
   24600:	cmp	r0, #12
   24604:	mov	r5, r0
   24608:	bne	243fc <fputs@plt+0x1328c>
   2460c:	b	243f8 <fputs@plt+0x13288>
   24610:	ldr	r6, [r4, #216]	; 0xd8
   24614:	cmp	r6, #0
   24618:	bne	24634 <fputs@plt+0x134c4>
   2461c:	mov	r1, #1
   24620:	mov	r0, r4
   24624:	bl	16308 <fputs@plt+0x5198>
   24628:	mov	r3, #0
   2462c:	strb	r3, [r4, #19]
   24630:	b	2440c <fputs@plt+0x1329c>
   24634:	ldrb	r2, [r6, #43]	; 0x2b
   24638:	cmp	r2, #0
   2463c:	beq	24408 <fputs@plt+0x13298>
   24640:	ldrsh	r1, [r6, #40]	; 0x28
   24644:	strb	r3, [r6, #43]	; 0x2b
   24648:	mov	r2, #1
   2464c:	mov	r3, #6
   24650:	add	r1, r1, #3
   24654:	ldr	r0, [r6, #4]
   24658:	bl	14968 <fputs@plt+0x37f8>
   2465c:	cmp	r0, #0
   24660:	movne	r3, #1
   24664:	strbne	r3, [r6, #43]	; 0x2b
   24668:	ldrb	r3, [r6, #43]	; 0x2b
   2466c:	cmp	r3, #0
   24670:	beq	2461c <fputs@plt+0x134ac>
   24674:	b	24408 <fputs@plt+0x13298>
   24678:	muleq	r7, ip, sl
   2467c:	andeq	r4, r7, r8, lsr #24
   24680:	ldrh	r3, [r0, #8]
   24684:	push	{r4, r5, r6, lr}
   24688:	mov	r4, r0
   2468c:	tst	r3, #8192	; 0x2000
   24690:	beq	2469c <fputs@plt+0x1352c>
   24694:	ldr	r1, [r0]
   24698:	bl	1e6b0 <fputs@plt+0xd540>
   2469c:	ldrh	r3, [r4, #8]
   246a0:	tst	r3, #1024	; 0x400
   246a4:	beq	246c0 <fputs@plt+0x13550>
   246a8:	ldr	r3, [r4, #36]	; 0x24
   246ac:	ldr	r0, [r4, #16]
   246b0:	blx	r3
   246b4:	mov	r3, #1
   246b8:	strh	r3, [r4, #8]
   246bc:	pop	{r4, r5, r6, pc}
   246c0:	tst	r3, #32
   246c4:	ldrne	r5, [r4]
   246c8:	ldrne	r1, [r5]
   246cc:	bne	246fc <fputs@plt+0x1358c>
   246d0:	tst	r3, #64	; 0x40
   246d4:	ldrne	r3, [r4]
   246d8:	ldrne	r2, [r3]
   246dc:	ldrne	r1, [r2, #180]	; 0xb4
   246e0:	strne	r1, [r3, #4]
   246e4:	strne	r3, [r2, #180]	; 0xb4
   246e8:	b	246b4 <fputs@plt+0x13544>
   246ec:	ldr	r6, [r1]
   246f0:	ldr	r0, [r5, #4]
   246f4:	bl	1e0ec <fputs@plt+0xcf7c>
   246f8:	mov	r1, r6
   246fc:	cmp	r1, #0
   24700:	bne	246ec <fputs@plt+0x1357c>
   24704:	mov	r3, #1
   24708:	str	r1, [r5]
   2470c:	strh	r1, [r5, #24]
   24710:	str	r1, [r5, #8]
   24714:	str	r1, [r5, #12]
   24718:	str	r1, [r5, #20]
   2471c:	strh	r3, [r5, #26]
   24720:	b	246b4 <fputs@plt+0x13544>
   24724:	ldrh	r2, [r0, #8]
   24728:	ldr	r3, [pc, #64]	; 24770 <fputs@plt+0x13600>
   2472c:	push	{r4, lr}
   24730:	and	r3, r3, r2
   24734:	cmp	r3, #0
   24738:	mov	r4, r0
   2473c:	beq	24744 <fputs@plt+0x135d4>
   24740:	bl	24680 <fputs@plt+0x13510>
   24744:	ldr	r3, [r4, #24]
   24748:	cmp	r3, #0
   2474c:	beq	24764 <fputs@plt+0x135f4>
   24750:	ldr	r1, [r4, #20]
   24754:	ldr	r0, [r4, #32]
   24758:	bl	1e0ec <fputs@plt+0xcf7c>
   2475c:	mov	r3, #0
   24760:	str	r3, [r4, #24]
   24764:	mov	r3, #0
   24768:	str	r3, [r4, #16]
   2476c:	pop	{r4, pc}
   24770:	andeq	r2, r0, r0, ror #8
   24774:	ldrh	r2, [r0, #8]
   24778:	ldr	r3, [pc, #24]	; 24798 <fputs@plt+0x13628>
   2477c:	and	r3, r3, r2
   24780:	cmp	r3, #0
   24784:	bne	24794 <fputs@plt+0x13624>
   24788:	ldr	r3, [r0, #24]
   2478c:	cmp	r3, #0
   24790:	bxeq	lr
   24794:	b	24724 <fputs@plt+0x135b4>
   24798:	andeq	r2, r0, r0, ror #8
   2479c:	cmp	r0, #0
   247a0:	cmpne	r1, #0
   247a4:	bxeq	lr
   247a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   247ac:	mov	r5, #40	; 0x28
   247b0:	ldr	r8, [r0, #32]
   247b4:	mov	r4, r0
   247b8:	mla	r5, r5, r1, r0
   247bc:	ldr	r3, [r8, #456]	; 0x1c8
   247c0:	cmp	r3, #0
   247c4:	beq	247f0 <fputs@plt+0x13680>
   247c8:	ldr	r3, [r4, #24]
   247cc:	cmp	r3, #0
   247d0:	beq	247e0 <fputs@plt+0x13670>
   247d4:	ldr	r1, [r4, #20]
   247d8:	mov	r0, r8
   247dc:	bl	1e0ec <fputs@plt+0xcf7c>
   247e0:	add	r4, r4, #40	; 0x28
   247e4:	cmp	r5, r4
   247e8:	bhi	247c8 <fputs@plt+0x13658>
   247ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   247f0:	ldr	r7, [pc, #72]	; 24840 <fputs@plt+0x136d0>
   247f4:	mov	r9, #128	; 0x80
   247f8:	ldrh	r3, [r4, #8]
   247fc:	ands	r6, r3, r7
   24800:	beq	24820 <fputs@plt+0x136b0>
   24804:	mov	r0, r4
   24808:	bl	24774 <fputs@plt+0x13604>
   2480c:	strh	r9, [r4, #8]
   24810:	add	r4, r4, #40	; 0x28
   24814:	cmp	r5, r4
   24818:	bhi	247f8 <fputs@plt+0x13688>
   2481c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24820:	ldr	r3, [r4, #24]
   24824:	cmp	r3, #0
   24828:	beq	2480c <fputs@plt+0x1369c>
   2482c:	ldr	r1, [r4, #20]
   24830:	mov	r0, r8
   24834:	bl	1e0ec <fputs@plt+0xcf7c>
   24838:	str	r6, [r4, #24]
   2483c:	b	2480c <fputs@plt+0x1369c>
   24840:	andeq	r2, r0, r0, ror #8
   24844:	push	{r4, r5, r6, lr}
   24848:	mov	r4, r1
   2484c:	ldrh	r1, [r0, #84]	; 0x54
   24850:	mov	r5, r0
   24854:	ldr	r6, [r0]
   24858:	ldr	r0, [r0, #16]
   2485c:	lsl	r1, r1, #1
   24860:	bl	2479c <fputs@plt+0x1362c>
   24864:	ldr	r1, [r5, #16]
   24868:	mov	r0, r6
   2486c:	bl	1e0ec <fputs@plt+0xcf7c>
   24870:	strh	r4, [r5, #84]	; 0x54
   24874:	mov	r2, #40	; 0x28
   24878:	lsl	r4, r4, #1
   2487c:	mov	r3, #0
   24880:	mul	r2, r2, r4
   24884:	mov	r0, r6
   24888:	bl	205a0 <fputs@plt+0xf430>
   2488c:	cmp	r0, #0
   24890:	str	r0, [r5, #16]
   24894:	movne	r1, r4
   24898:	movne	r3, #1
   2489c:	bne	248b8 <fputs@plt+0x13748>
   248a0:	pop	{r4, r5, r6, pc}
   248a4:	ldr	r2, [r5]
   248a8:	strh	r3, [r0, #8]
   248ac:	str	r2, [r0, #32]
   248b0:	sub	r1, r1, #1
   248b4:	add	r0, r0, #40	; 0x28
   248b8:	cmp	r1, #0
   248bc:	bgt	248a4 <fputs@plt+0x13734>
   248c0:	pop	{r4, r5, r6, pc}
   248c4:	push	{r4, lr}
   248c8:	subs	r4, r0, #0
   248cc:	popeq	{r4, pc}
   248d0:	bl	24774 <fputs@plt+0x13604>
   248d4:	mov	r1, r4
   248d8:	ldr	r0, [r4, #32]
   248dc:	pop	{r4, lr}
   248e0:	b	1e0ec <fputs@plt+0xcf7c>
   248e4:	push	{r4, r5, r6, lr}
   248e8:	mov	r4, r0
   248ec:	ldr	r6, [r0, #32]
   248f0:	bl	24774 <fputs@plt+0x13604>
   248f4:	mov	r2, #64	; 0x40
   248f8:	mov	r3, #0
   248fc:	mov	r0, r6
   24900:	bl	1f8dc <fputs@plt+0xe76c>
   24904:	str	r0, [r4, #20]
   24908:	ldrb	r5, [r6, #69]	; 0x45
   2490c:	cmp	r5, #0
   24910:	beq	24928 <fputs@plt+0x137b8>
   24914:	mov	r3, #1
   24918:	strh	r3, [r4, #8]
   2491c:	mov	r3, #0
   24920:	str	r3, [r4, #24]
   24924:	pop	{r4, r5, r6, pc}
   24928:	mov	r1, r0
   2492c:	mov	r0, r6
   24930:	bl	1e08c <fputs@plt+0xcf1c>
   24934:	ldr	r3, [r4, #20]
   24938:	add	r2, r3, #32
   2493c:	str	r0, [r4, #24]
   24940:	sub	r0, r0, #32
   24944:	str	r2, [r3, #16]
   24948:	lsr	r0, r0, #4
   2494c:	mov	r2, #1
   24950:	stm	r3, {r5, r6}
   24954:	str	r5, [r3, #8]
   24958:	str	r5, [r3, #12]
   2495c:	str	r5, [r3, #20]
   24960:	strh	r0, [r3, #24]
   24964:	strh	r2, [r3, #26]
   24968:	str	r5, [r3, #28]
   2496c:	str	r3, [r4]
   24970:	mov	r3, #32
   24974:	strh	r3, [r4, #8]
   24978:	pop	{r4, r5, r6, pc}
   2497c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24980:	mov	r6, #0
   24984:	mov	r7, r0
   24988:	mov	r8, r1
   2498c:	mov	r9, #40	; 0x28
   24990:	mov	sl, #1
   24994:	mov	fp, r6
   24998:	ldrsh	r3, [r7, #68]	; 0x44
   2499c:	cmp	r6, r3
   249a0:	blt	249ac <fputs@plt+0x1383c>
   249a4:	mov	r0, #0
   249a8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   249ac:	mul	r5, r9, r6
   249b0:	ldr	r4, [r8, #60]	; 0x3c
   249b4:	ldr	r3, [r7, #60]	; 0x3c
   249b8:	add	r4, r4, r5
   249bc:	mov	r0, r4
   249c0:	add	r5, r3, r5
   249c4:	bl	24774 <fputs@plt+0x13604>
   249c8:	mov	r3, r5
   249cc:	add	r2, r5, #40	; 0x28
   249d0:	ldr	r1, [r3], #4
   249d4:	cmp	r3, r2
   249d8:	str	r1, [r4], #4
   249dc:	bne	249d0 <fputs@plt+0x13860>
   249e0:	strh	sl, [r5, #8]
   249e4:	str	fp, [r5, #24]
   249e8:	add	r6, r6, #1
   249ec:	b	24998 <fputs@plt+0x13828>
   249f0:	ldrh	r1, [r0, #8]
   249f4:	ldr	r3, [pc, #24]	; 24a14 <fputs@plt+0x138a4>
   249f8:	and	r3, r3, r1
   249fc:	cmp	r3, #0
   24a00:	beq	24a08 <fputs@plt+0x13898>
   24a04:	b	24680 <fputs@plt+0x13510>
   24a08:	mov	r3, #1
   24a0c:	strh	r3, [r0, #8]
   24a10:	bx	lr
   24a14:	andeq	r2, r0, r0, ror #8
   24a18:	push	{r4, r5, r6, lr}
   24a1c:	mov	r4, r0
   24a20:	ldr	r0, [r0, #240]	; 0xf0
   24a24:	mov	r5, r1
   24a28:	cmp	r0, #0
   24a2c:	beq	24a34 <fputs@plt+0x138c4>
   24a30:	bl	249f0 <fputs@plt+0x13880>
   24a34:	mov	r1, r5
   24a38:	mov	r0, r4
   24a3c:	pop	{r4, r5, r6, lr}
   24a40:	b	1af54 <fputs@plt+0x9de4>
   24a44:	cmp	r1, #0
   24a48:	str	r1, [r0, #52]	; 0x34
   24a4c:	bne	24a5c <fputs@plt+0x138ec>
   24a50:	ldr	r3, [r0, #240]	; 0xf0
   24a54:	cmp	r3, #0
   24a58:	bxeq	lr
   24a5c:	b	24a18 <fputs@plt+0x138a8>
   24a60:	push	{r4, lr}
   24a64:	bl	1aed0 <fputs@plt+0x9d60>
   24a68:	mov	r1, #7
   24a6c:	bl	24a44 <fputs@plt+0x138d4>
   24a70:	mov	r0, #7
   24a74:	pop	{r4, pc}
   24a78:	ldrb	ip, [r0, #69]	; 0x45
   24a7c:	ldr	r3, [pc, #40]	; 24aac <fputs@plt+0x1393c>
   24a80:	sub	r3, r1, r3
   24a84:	clz	r3, r3
   24a88:	lsr	r3, r3, #5
   24a8c:	cmp	ip, #0
   24a90:	orrne	r3, r3, #1
   24a94:	cmp	r3, #0
   24a98:	beq	24aa0 <fputs@plt+0x13930>
   24a9c:	b	24a60 <fputs@plt+0x138f0>
   24aa0:	ldr	r0, [r0, #56]	; 0x38
   24aa4:	and	r0, r0, r1
   24aa8:	bx	lr
   24aac:	andeq	r0, r0, sl, lsl #24
   24ab0:	push	{r4, lr}
   24ab4:	subs	r4, r0, #0
   24ab8:	popeq	{r4, pc}
   24abc:	ldr	r1, [r4, #80]	; 0x50
   24ac0:	ldr	r0, [r4]
   24ac4:	bl	24a78 <fputs@plt+0x13908>
   24ac8:	str	r0, [r4, #80]	; 0x50
   24acc:	pop	{r4, pc}
   24ad0:	cmp	r0, #0
   24ad4:	beq	24b24 <fputs@plt+0x139b4>
   24ad8:	ldr	r3, [r0, #20]
   24adc:	cmp	r3, #0
   24ae0:	beq	24b00 <fputs@plt+0x13990>
   24ae4:	ldrh	r2, [r0, #84]	; 0x54
   24ae8:	cmp	r1, #0
   24aec:	cmpge	r2, r1
   24af0:	ble	24b00 <fputs@plt+0x13990>
   24af4:	mov	r0, #40	; 0x28
   24af8:	mla	r0, r0, r1, r3
   24afc:	bx	lr
   24b00:	ldr	r0, [r0]
   24b04:	push	{r4, lr}
   24b08:	cmp	r0, #0
   24b0c:	ldr	r4, [pc, #24]	; 24b2c <fputs@plt+0x139bc>
   24b10:	beq	24b1c <fputs@plt+0x139ac>
   24b14:	mov	r1, #25
   24b18:	bl	24a44 <fputs@plt+0x138d4>
   24b1c:	add	r0, r4, #8
   24b20:	pop	{r4, pc}
   24b24:	ldr	r0, [pc, #4]	; 24b30 <fputs@plt+0x139c0>
   24b28:	bx	lr
   24b2c:	andeq	r4, r7, r0, asr #24
   24b30:	andeq	r4, r7, r8, asr #24
   24b34:	push	{r4, r6, r7, lr}
   24b38:	mov	r4, r0
   24b3c:	mov	r7, r3
   24b40:	mov	r6, r2
   24b44:	bl	249f0 <fputs@plt+0x13880>
   24b48:	mov	r3, #4
   24b4c:	strd	r6, [r4]
   24b50:	strh	r3, [r4, #8]
   24b54:	pop	{r4, r6, r7, pc}
   24b58:	push	{r4, r5, lr}
   24b5c:	ldrh	lr, [r0, #8]
   24b60:	ldr	ip, [pc, #40]	; 24b90 <fputs@plt+0x13a20>
   24b64:	and	ip, ip, lr
   24b68:	cmp	ip, #0
   24b6c:	beq	24b78 <fputs@plt+0x13a08>
   24b70:	pop	{r4, r5, lr}
   24b74:	b	24b34 <fputs@plt+0x139c4>
   24b78:	mov	r5, r3
   24b7c:	mov	r4, r2
   24b80:	mov	r3, #4
   24b84:	strd	r4, [r0]
   24b88:	strh	r3, [r0, #8]
   24b8c:	pop	{r4, r5, pc}
   24b90:	andeq	r2, r0, r0, ror #8
   24b94:	push	{r4, lr}
   24b98:	mov	r4, r0
   24b9c:	bl	249f0 <fputs@plt+0x13880>
   24ba0:	mov	r3, #4
   24ba4:	strh	r3, [r4, #8]
   24ba8:	mov	r0, r4
   24bac:	pop	{r4, pc}
   24bb0:	mov	r3, #40	; 0x28
   24bb4:	mla	r0, r3, r1, r0
   24bb8:	ldr	r3, [pc, #28]	; 24bdc <fputs@plt+0x13a6c>
   24bbc:	ldrh	r2, [r0, #8]
   24bc0:	and	r3, r3, r2
   24bc4:	cmp	r3, #0
   24bc8:	beq	24bd0 <fputs@plt+0x13a60>
   24bcc:	b	24b94 <fputs@plt+0x13a24>
   24bd0:	mov	r3, #4
   24bd4:	strh	r3, [r0, #8]
   24bd8:	bx	lr
   24bdc:	andeq	r2, r0, r0, ror #8
   24be0:	push	{r4, r5, r6, lr}
   24be4:	mov	r4, r0
   24be8:	mov	r5, r1
   24bec:	mov	r6, r2
   24bf0:	bl	24680 <fputs@plt+0x13510>
   24bf4:	mov	r2, r6
   24bf8:	mov	r1, r5
   24bfc:	mov	r0, r4
   24c00:	pop	{r4, r5, r6, lr}
   24c04:	b	24c08 <fputs@plt+0x13a98>
   24c08:	push	{r4, r5, lr}
   24c0c:	ldrh	r5, [r0, #8]
   24c10:	ldr	lr, [pc, #84]	; 24c6c <fputs@plt+0x13afc>
   24c14:	and	lr, lr, r5
   24c18:	cmp	lr, #0
   24c1c:	beq	24c28 <fputs@plt+0x13ab8>
   24c20:	pop	{r4, r5, lr}
   24c24:	b	24be0 <fputs@plt+0x13a70>
   24c28:	mov	ip, r1
   24c2c:	mov	r3, r0
   24c30:	mov	r4, r2
   24c34:	mov	r2, r1
   24c38:	mov	r1, r0
   24c3c:	add	r0, ip, #20
   24c40:	ldr	lr, [r2], #4
   24c44:	cmp	r2, r0
   24c48:	str	lr, [r1], #4
   24c4c:	bne	24c40 <fputs@plt+0x13ad0>
   24c50:	ldrh	r2, [ip, #8]
   24c54:	tst	r2, #2048	; 0x800
   24c58:	ldrheq	r2, [r3, #8]
   24c5c:	biceq	r2, r2, #7168	; 0x1c00
   24c60:	orreq	r2, r2, r4
   24c64:	strheq	r2, [r3, #8]
   24c68:	pop	{r4, r5, pc}
   24c6c:	andeq	r2, r0, r0, ror #8
   24c70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   24c74:	mov	sl, r1
   24c78:	sub	sp, sp, #36	; 0x24
   24c7c:	ldr	r3, [r1]
   24c80:	mov	r6, #0
   24c84:	mov	fp, #56	; 0x38
   24c88:	str	r0, [sp, #8]
   24c8c:	str	r3, [sp, #12]
   24c90:	str	r0, [r1, #4]
   24c94:	ldr	r3, [sp, #12]
   24c98:	cmp	r3, r6
   24c9c:	bgt	24ccc <fputs@plt+0x13b5c>
   24ca0:	ldr	r5, [sl]
   24ca4:	mov	r9, #56	; 0x38
   24ca8:	sub	r5, r5, #1
   24cac:	lsl	r7, r5, #2
   24cb0:	lsl	r8, r5, #3
   24cb4:	cmp	r5, #0
   24cb8:	bgt	24d94 <fputs@plt+0x13c24>
   24cbc:	ldr	r3, [sp, #8]
   24cc0:	ldr	r3, [r3, #12]
   24cc4:	ldrb	r0, [r3, #11]
   24cc8:	b	24d44 <fputs@plt+0x13bd4>
   24ccc:	ldr	r7, [sl, #12]
   24cd0:	mla	r7, fp, r6, r7
   24cd4:	ldr	r5, [r7, #48]	; 0x30
   24cd8:	cmp	r5, #0
   24cdc:	bne	24ce8 <fputs@plt+0x13b78>
   24ce0:	add	r6, r6, #1
   24ce4:	b	24c94 <fputs@plt+0x13b24>
   24ce8:	ldr	r4, [r5]
   24cec:	ldr	r1, [r5, #4]
   24cf0:	mov	r0, r4
   24cf4:	ldr	r3, [r4, #8]
   24cf8:	ldr	r9, [r3, #24]
   24cfc:	bl	24c70 <fputs@plt+0x13b00>
   24d00:	cmp	r0, #0
   24d04:	bne	24d44 <fputs@plt+0x13bd4>
   24d08:	ldr	r3, [r4, #56]	; 0x38
   24d0c:	ldr	r8, [r5, #16]
   24d10:	cmp	r3, #0
   24d14:	beq	24d4c <fputs@plt+0x13bdc>
   24d18:	ldrd	r0, [r4, #64]	; 0x40
   24d1c:	ldr	r3, [r4, #56]	; 0x38
   24d20:	adds	r2, r0, r8
   24d24:	str	r3, [r5, #48]	; 0x30
   24d28:	adc	r3, r1, r8, asr #31
   24d2c:	strd	r0, [r5, #8]
   24d30:	strd	r2, [r4, #64]	; 0x40
   24d34:	mov	r0, r7
   24d38:	bl	2389c <fputs@plt+0x1272c>
   24d3c:	cmp	r0, #0
   24d40:	beq	24ce0 <fputs@plt+0x13b70>
   24d44:	add	sp, sp, #36	; 0x24
   24d48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   24d4c:	ldrd	r2, [r4, #64]	; 0x40
   24d50:	mov	r0, #202	; 0xca
   24d54:	strd	r2, [sp, #16]
   24d58:	bl	14b60 <fputs@plt+0x39f0>
   24d5c:	ldrd	r2, [sp, #16]
   24d60:	cmp	r0, #0
   24d64:	ldrne	r0, [pc, #200]	; 24e34 <fputs@plt+0x13cc4>
   24d68:	bne	24d7c <fputs@plt+0x13c0c>
   24d6c:	add	r1, r4, #56	; 0x38
   24d70:	str	r1, [sp]
   24d74:	mov	r0, r9
   24d78:	bl	23fc4 <fputs@plt+0x12e54>
   24d7c:	mov	r2, #0
   24d80:	mov	r3, #0
   24d84:	cmp	r0, #0
   24d88:	strd	r2, [r4, #64]	; 0x40
   24d8c:	bne	24d44 <fputs@plt+0x13bd4>
   24d90:	b	24d18 <fputs@plt+0x13ba8>
   24d94:	ldr	r4, [sl]
   24d98:	add	r4, r4, r4, lsr #31
   24d9c:	asr	r4, r4, #1
   24da0:	cmp	r5, r4
   24da4:	subge	r4, r5, r4
   24da8:	ldrlt	r3, [sl, #8]
   24dac:	lslge	r4, r4, #1
   24db0:	addge	r6, r4, #1
   24db4:	ldrlt	r4, [r3, r8]!
   24db8:	ldrlt	r6, [r3, #4]
   24dbc:	ldr	r3, [sl, #12]
   24dc0:	mla	r2, r9, r4, r3
   24dc4:	mla	r3, r9, r6, r3
   24dc8:	ldr	r1, [r2, #24]
   24dcc:	cmp	r1, #0
   24dd0:	beq	24e1c <fputs@plt+0x13cac>
   24dd4:	ldr	r1, [r3, #24]
   24dd8:	cmp	r1, #0
   24ddc:	moveq	r6, r4
   24de0:	beq	24e1c <fputs@plt+0x13cac>
   24de4:	mov	r1, #0
   24de8:	str	r1, [sp, #28]
   24dec:	ldr	r1, [r3, #20]
   24df0:	ldr	r0, [sl, #4]
   24df4:	str	r1, [sp, #4]
   24df8:	ldr	r3, [r3, #32]
   24dfc:	add	r1, sp, #28
   24e00:	str	r3, [sp]
   24e04:	ldr	r3, [r2, #20]
   24e08:	ldr	fp, [r0, #32]
   24e0c:	ldr	r2, [r2, #32]
   24e10:	blx	fp
   24e14:	cmp	r0, #0
   24e18:	movle	r6, r4
   24e1c:	ldr	r3, [sl, #8]
   24e20:	sub	r5, r5, #1
   24e24:	sub	r8, r8, #8
   24e28:	str	r6, [r3, r7]
   24e2c:	sub	r7, r7, #4
   24e30:	b	24cb4 <fputs@plt+0x13b44>
   24e34:	andeq	r0, r0, sl, lsl #26
   24e38:	cmp	r2, #1
   24e3c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   24e40:	ldr	r7, [r0]
   24e44:	ldr	lr, [r0, #40]	; 0x28
   24e48:	bne	24eb4 <fputs@plt+0x13d44>
   24e4c:	ldr	r4, [r0, #36]	; 0x24
   24e50:	ldr	r3, [r7, #12]
   24e54:	sub	ip, lr, r4
   24e58:	cmp	ip, r3
   24e5c:	bcc	24e6c <fputs@plt+0x13cfc>
   24e60:	mov	r6, #0
   24e64:	mov	r0, r6
   24e68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   24e6c:	ldr	r3, [r0, #28]
   24e70:	cmp	ip, r3
   24e74:	bcs	24e60 <fputs@plt+0x13cf0>
   24e78:	ldr	r3, [pc, #732]	; 2515c <fputs@plt+0x13fec>
   24e7c:	ldr	r5, [r3, #180]	; 0xb4
   24e80:	cmp	r5, #0
   24e84:	mov	r5, r3
   24e88:	beq	24ea4 <fputs@plt+0x13d34>
   24e8c:	ldmib	r0, {r6, r8}
   24e90:	add	r8, r6, r8
   24e94:	ldr	r6, [r3, #176]	; 0xb0
   24e98:	cmp	r8, r6
   24e9c:	ldrle	r3, [r3, #208]	; 0xd0
   24ea0:	ble	24ea8 <fputs@plt+0x13d38>
   24ea4:	ldr	r3, [r5, #244]	; 0xf4
   24ea8:	cmp	r3, #0
   24eac:	cmpne	r4, ip
   24eb0:	bcc	24e60 <fputs@plt+0x13cf0>
   24eb4:	ldr	r3, [r0, #44]	; 0x2c
   24eb8:	mov	sl, r2
   24ebc:	cmp	lr, r3
   24ec0:	mov	r5, r1
   24ec4:	mov	r4, r0
   24ec8:	bcc	24ed0 <fputs@plt+0x13d60>
   24ecc:	bl	2144c <fputs@plt+0x102dc>
   24ed0:	ldr	r3, [r4, #16]
   24ed4:	cmp	r3, #0
   24ed8:	beq	24f68 <fputs@plt+0x13df8>
   24edc:	ldr	r6, [r7, #48]	; 0x30
   24ee0:	ldrb	r3, [r6, #14]
   24ee4:	cmp	r3, #0
   24ee8:	bne	24f68 <fputs@plt+0x13df8>
   24eec:	ldr	r3, [r4, #40]	; 0x28
   24ef0:	ldr	r2, [r4, #24]
   24ef4:	add	r3, r3, #1
   24ef8:	cmp	r3, r2
   24efc:	bcs	24f38 <fputs@plt+0x13dc8>
   24f00:	ldr	r3, [pc, #596]	; 2515c <fputs@plt+0x13fec>
   24f04:	ldr	r2, [r3, #180]	; 0xb4
   24f08:	cmp	r2, #0
   24f0c:	mov	r2, r3
   24f10:	beq	24f2c <fputs@plt+0x13dbc>
   24f14:	ldmib	r4, {r0, r1}
   24f18:	add	r0, r0, r1
   24f1c:	ldr	r1, [r3, #176]	; 0xb0
   24f20:	cmp	r0, r1
   24f24:	ldrle	r3, [r3, #208]	; 0xd0
   24f28:	ble	24f30 <fputs@plt+0x13dc0>
   24f2c:	ldr	r3, [r2, #244]	; 0xf4
   24f30:	cmp	r3, #0
   24f34:	beq	24f68 <fputs@plt+0x13df8>
   24f38:	mov	r1, #0
   24f3c:	mov	r0, r6
   24f40:	bl	1b638 <fputs@plt+0xa4c8>
   24f44:	mov	r0, r6
   24f48:	bl	160b8 <fputs@plt+0x4f48>
   24f4c:	ldr	r3, [r6, #20]
   24f50:	ldr	r2, [r4, #12]
   24f54:	ldr	r1, [r3, #12]
   24f58:	cmp	r1, r2
   24f5c:	beq	25054 <fputs@plt+0x13ee4>
   24f60:	mov	r0, r6
   24f64:	bl	1b5f4 <fputs@plt+0xa484>
   24f68:	ldr	r3, [r4, #52]	; 0x34
   24f6c:	cmp	r3, #0
   24f70:	bne	2512c <fputs@plt+0x13fbc>
   24f74:	ldr	r3, [r4, #40]	; 0x28
   24f78:	cmp	r3, #0
   24f7c:	bne	25004 <fputs@plt+0x13e94>
   24f80:	ldr	r6, [pc, #468]	; 2515c <fputs@plt+0x13fec>
   24f84:	ldr	r3, [r6, #172]	; 0xac
   24f88:	cmp	r3, #0
   24f8c:	beq	25004 <fputs@plt+0x13e94>
   24f90:	ldr	r3, [r4, #24]
   24f94:	cmp	r3, #2
   24f98:	bls	25004 <fputs@plt+0x13e94>
   24f9c:	bl	14a14 <fputs@plt+0x38a4>
   24fa0:	ldr	r0, [r6, #172]	; 0xac
   24fa4:	ldr	lr, [r4, #12]
   24fa8:	cmp	r0, #0
   24fac:	ldr	ip, [r4, #24]
   24fb0:	ldrle	r3, [pc, #424]	; 25160 <fputs@plt+0x13ff0>
   24fb4:	smullgt	r0, r1, r0, lr
   24fb8:	asr	r7, lr, #31
   24fbc:	mov	r8, ip
   24fc0:	mov	r9, #0
   24fc4:	smullle	r0, r1, r0, r3
   24fc8:	umull	r2, r3, lr, ip
   24fcc:	mla	r3, ip, r7, r3
   24fd0:	cmp	r2, r0
   24fd4:	sbcs	r3, r3, r1
   24fd8:	movlt	r1, #0
   24fdc:	mullt	r0, ip, lr
   24fe0:	bl	1ea54 <fputs@plt+0xd8e4>
   24fe4:	mov	r6, r0
   24fe8:	str	r0, [r4, #56]	; 0x38
   24fec:	bl	14a2c <fputs@plt+0x38bc>
   24ff0:	cmp	r6, #0
   24ff4:	bne	250cc <fputs@plt+0x13f5c>
   24ff8:	ldr	r3, [r4, #52]	; 0x34
   24ffc:	cmp	r3, #0
   25000:	bne	2512c <fputs@plt+0x13fbc>
   25004:	cmp	sl, #1
   25008:	bne	25010 <fputs@plt+0x13ea0>
   2500c:	bl	14a14 <fputs@plt+0x38a4>
   25010:	ldr	r0, [r4, #12]
   25014:	bl	221a4 <fputs@plt+0x11034>
   25018:	ldr	r8, [r4, #4]
   2501c:	cmp	sl, #1
   25020:	mov	r7, r0
   25024:	add	r6, r0, r8
   25028:	bne	25030 <fputs@plt+0x13ec0>
   2502c:	bl	14a2c <fputs@plt+0x38bc>
   25030:	cmp	r7, #0
   25034:	beq	24e60 <fputs@plt+0x13cf0>
   25038:	add	r3, r6, #32
   2503c:	str	r7, [r7, r8]
   25040:	str	r3, [r6, #4]
   25044:	mov	r3, #0
   25048:	strb	r3, [r6, #13]
   2504c:	strb	r3, [r6, #14]
   25050:	b	25140 <fputs@plt+0x13fd0>
   25054:	ldr	r3, [r3, #16]
   25058:	ldr	r2, [r4, #16]
   2505c:	sub	r2, r3, r2
   25060:	ldr	r3, [r7, #16]
   25064:	sub	r3, r3, r2
   25068:	str	r3, [r7, #16]
   2506c:	ldr	r1, [r4, #44]	; 0x2c
   25070:	mov	r0, r5
   25074:	bl	70a74 <fputs@plt+0x5f904>
   25078:	ldr	r3, [r4, #40]	; 0x28
   2507c:	mov	r2, #1
   25080:	add	r3, r3, #1
   25084:	str	r3, [r4, #40]	; 0x28
   25088:	ldr	r3, [r4, #48]	; 0x30
   2508c:	str	r5, [r6, #8]
   25090:	ldr	r3, [r3, r1, lsl #2]
   25094:	strb	r2, [r6, #12]
   25098:	ldr	r2, [r6, #4]
   2509c:	str	r3, [r6, #16]
   250a0:	mov	r3, #0
   250a4:	str	r3, [r6, #28]
   250a8:	str	r3, [r6, #24]
   250ac:	str	r4, [r6, #20]
   250b0:	str	r3, [r2]
   250b4:	ldr	r3, [r4, #48]	; 0x30
   250b8:	str	r6, [r3, r1, lsl #2]
   250bc:	ldr	r3, [r4, #32]
   250c0:	cmp	r5, r3
   250c4:	strhi	r5, [r4, #32]
   250c8:	b	24e64 <fputs@plt+0x13cf4>
   250cc:	mov	r0, r6
   250d0:	bl	14a60 <fputs@plt+0x38f0>
   250d4:	ldr	r7, [r4, #12]
   250d8:	mov	r1, r7
   250dc:	bl	70a94 <fputs@plt+0x5f924>
   250e0:	mov	r1, #0
   250e4:	mov	r3, r6
   250e8:	mov	lr, #1
   250ec:	mov	r6, r1
   250f0:	cmp	r0, r1
   250f4:	ble	24ff8 <fputs@plt+0x13e88>
   250f8:	ldr	ip, [r4, #4]
   250fc:	add	r1, r1, #1
   25100:	add	r2, r3, ip
   25104:	str	r3, [r3, ip]
   25108:	add	ip, r2, #32
   2510c:	str	ip, [r2, #4]
   25110:	strb	lr, [r2, #13]
   25114:	strb	r6, [r2, #14]
   25118:	ldr	ip, [r4, #52]	; 0x34
   2511c:	add	r3, r3, r7
   25120:	str	ip, [r2, #16]
   25124:	str	r2, [r4, #52]	; 0x34
   25128:	b	250f0 <fputs@plt+0x13f80>
   2512c:	ldr	r6, [r4, #52]	; 0x34
   25130:	ldr	r3, [r6, #16]
   25134:	str	r3, [r4, #52]	; 0x34
   25138:	mov	r3, #0
   2513c:	str	r3, [r6, #16]
   25140:	ldr	r3, [r4, #16]
   25144:	cmp	r3, #0
   25148:	ldrne	r2, [r4]
   2514c:	ldrne	r3, [r2, #16]
   25150:	addne	r3, r3, #1
   25154:	strne	r3, [r2, #16]
   25158:	b	2506c <fputs@plt+0x13efc>
   2515c:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   25160:			; <UNDEFINED> instruction: 0xfffffc00
   25164:	push	{r4, r5, r6, lr}
   25168:	mov	r5, r1
   2516c:	mov	r4, r0
   25170:	ldr	r1, [r0, #44]	; 0x2c
   25174:	mov	r0, r5
   25178:	mov	r6, r2
   2517c:	bl	70a74 <fputs@plt+0x5f904>
   25180:	ldr	r3, [r4, #48]	; 0x30
   25184:	ldr	r0, [r3, r1, lsl #2]
   25188:	cmp	r0, #0
   2518c:	beq	251cc <fputs@plt+0x1405c>
   25190:	ldr	r3, [r0, #8]
   25194:	cmp	r5, r3
   25198:	bne	251b0 <fputs@plt+0x14040>
   2519c:	ldrb	r3, [r0, #12]
   251a0:	cmp	r3, #0
   251a4:	popne	{r4, r5, r6, pc}
   251a8:	pop	{r4, r5, r6, lr}
   251ac:	b	160b8 <fputs@plt+0x4f48>
   251b0:	ldr	r0, [r0, #16]
   251b4:	b	25188 <fputs@plt+0x14018>
   251b8:	mov	r2, r6
   251bc:	mov	r1, r5
   251c0:	mov	r0, r4
   251c4:	pop	{r4, r5, r6, lr}
   251c8:	b	24e38 <fputs@plt+0x13cc8>
   251cc:	cmp	r6, #0
   251d0:	bne	251b8 <fputs@plt+0x14048>
   251d4:	pop	{r4, r5, r6, pc}
   251d8:	push	{r4, r5, r6, lr}
   251dc:	subs	r4, r2, #0
   251e0:	popeq	{r4, r5, r6, pc}
   251e4:	add	r1, r1, #20
   251e8:	mov	r5, r0
   251ec:	cmp	r1, #19
   251f0:	ldrls	pc, [pc, r1, lsl #2]
   251f4:	b	252fc <fputs@plt+0x1418c>
   251f8:	andeq	r5, r2, r8, asr #4
   251fc:	strdeq	r5, [r2], -ip
   25200:	strdeq	r5, [r2], -ip
   25204:	strdeq	r5, [r2], -ip
   25208:	strdeq	r5, [r2], -ip
   2520c:	andeq	r5, r2, r8, lsr #5
   25210:	strdeq	r5, [r2], -ip
   25214:	andeq	r5, r2, r8, lsr #5
   25218:	andeq	r5, r2, r8, lsr #5
   2521c:	andeq	r5, r2, r4, lsl #5
   25220:	andeq	r5, r2, r4, ror #5
   25224:	strdeq	r5, [r2], -ip
   25228:			; <UNDEFINED> instruction: 0x000252b8
   2522c:	strdeq	r5, [r2], -ip
   25230:	andeq	r5, r2, ip, ror #4
   25234:	muleq	r2, ip, r2
   25238:	strdeq	r5, [r2], -ip
   2523c:	strdeq	r5, [r2], -ip
   25240:	strdeq	r5, [r2], -ip
   25244:	andeq	r5, r2, r8, lsr #5
   25248:	ldr	r1, [r4, #4]
   2524c:	cmp	r1, #0
   25250:	beq	252a8 <fputs@plt+0x14138>
   25254:	ldrh	r3, [r1, #2]
   25258:	tst	r3, #16
   2525c:	beq	252a8 <fputs@plt+0x14138>
   25260:	mov	r0, r5
   25264:	bl	1e0ec <fputs@plt+0xcf7c>
   25268:	b	252a8 <fputs@plt+0x14138>
   2526c:	ldr	r3, [r0, #456]	; 0x1c8
   25270:	cmp	r3, #0
   25274:	popne	{r4, r5, r6, pc}
   25278:	mov	r0, r4
   2527c:	pop	{r4, r5, r6, lr}
   25280:	b	1e3a8 <fputs@plt+0xd238>
   25284:	ldr	r3, [r0, #456]	; 0x1c8
   25288:	cmp	r3, #0
   2528c:	popne	{r4, r5, r6, pc}
   25290:	mov	r0, r4
   25294:	pop	{r4, r5, r6, lr}
   25298:	b	1abdc <fputs@plt+0x9a6c>
   2529c:	ldrh	r3, [r4, #2]
   252a0:	tst	r3, #16
   252a4:	popeq	{r4, r5, r6, pc}
   252a8:	mov	r1, r4
   252ac:	mov	r0, r5
   252b0:	pop	{r4, r5, r6, lr}
   252b4:	b	1e0ec <fputs@plt+0xcf7c>
   252b8:	ldr	r3, [r0, #456]	; 0x1c8
   252bc:	cmp	r3, #0
   252c0:	bne	252d0 <fputs@plt+0x14160>
   252c4:	mov	r0, r4
   252c8:	pop	{r4, r5, r6, lr}
   252cc:	b	248c4 <fputs@plt+0x13754>
   252d0:	ldr	r3, [r4, #24]
   252d4:	cmp	r3, #0
   252d8:	beq	252a8 <fputs@plt+0x14138>
   252dc:	ldr	r1, [r4, #20]
   252e0:	b	25260 <fputs@plt+0x140f0>
   252e4:	ldr	r3, [r0, #456]	; 0x1c8
   252e8:	cmp	r3, #0
   252ec:	popne	{r4, r5, r6, pc}
   252f0:	mov	r0, r4
   252f4:	pop	{r4, r5, r6, lr}
   252f8:	b	1e3c8 <fputs@plt+0xd258>
   252fc:	pop	{r4, r5, r6, pc}
   25300:	push	{r4, r5, r6, r7, r8, lr}
   25304:	subs	r5, r1, #0
   25308:	mov	r7, r0
   2530c:	bne	25320 <fputs@plt+0x141b0>
   25310:	mov	r1, r5
   25314:	mov	r0, r7
   25318:	pop	{r4, r5, r6, r7, r8, lr}
   2531c:	b	1e0ec <fputs@plt+0xcf7c>
   25320:	mov	r6, #20
   25324:	mov	r4, r5
   25328:	mla	r6, r6, r2, r5
   2532c:	cmp	r4, r6
   25330:	bcs	25310 <fputs@plt+0x141a0>
   25334:	ldrsb	r1, [r4, #1]
   25338:	cmp	r1, #0
   2533c:	beq	2534c <fputs@plt+0x141dc>
   25340:	ldr	r2, [r4, #16]
   25344:	mov	r0, r7
   25348:	bl	251d8 <fputs@plt+0x14068>
   2534c:	add	r4, r4, #20
   25350:	b	2532c <fputs@plt+0x141bc>
   25354:	push	{r4, r5, r6, r7, r8, lr}
   25358:	mov	r4, r1
   2535c:	mov	r6, r0
   25360:	ldrsh	r1, [r1, #68]	; 0x44
   25364:	ldr	r0, [r4, #60]	; 0x3c
   25368:	bl	2479c <fputs@plt+0x1362c>
   2536c:	ldrh	r1, [r4, #84]	; 0x54
   25370:	ldr	r0, [r4, #16]
   25374:	lsl	r1, r1, #1
   25378:	bl	2479c <fputs@plt+0x1362c>
   2537c:	ldr	r5, [r4, #192]	; 0xc0
   25380:	cmp	r5, #0
   25384:	bne	253dc <fputs@plt+0x1426c>
   25388:	ldrsh	r7, [r4, #70]	; 0x46
   2538c:	add	r5, r5, #1
   25390:	subs	r3, r7, r5
   25394:	bpl	25400 <fputs@plt+0x14290>
   25398:	ldr	r1, [r4, #64]	; 0x40
   2539c:	mov	r0, r6
   253a0:	bl	1e0ec <fputs@plt+0xcf7c>
   253a4:	ldr	r2, [r4, #32]
   253a8:	ldr	r1, [r4, #4]
   253ac:	mov	r0, r6
   253b0:	bl	25300 <fputs@plt+0x14190>
   253b4:	ldr	r1, [r4, #16]
   253b8:	mov	r0, r6
   253bc:	bl	1e0ec <fputs@plt+0xcf7c>
   253c0:	ldr	r1, [r4, #168]	; 0xa8
   253c4:	mov	r0, r6
   253c8:	bl	1e0ec <fputs@plt+0xcf7c>
   253cc:	ldr	r1, [r4, #172]	; 0xac
   253d0:	mov	r0, r6
   253d4:	pop	{r4, r5, r6, r7, r8, lr}
   253d8:	b	1e0ec <fputs@plt+0xcf7c>
   253dc:	ldm	r5, {r1, r2}
   253e0:	ldr	r7, [r5, #24]
   253e4:	mov	r0, r6
   253e8:	bl	25300 <fputs@plt+0x14190>
   253ec:	mov	r1, r5
   253f0:	mov	r0, r6
   253f4:	bl	1e0ec <fputs@plt+0xcf7c>
   253f8:	mov	r5, r7
   253fc:	b	25380 <fputs@plt+0x14210>
   25400:	ldr	r2, [r4, #64]	; 0x40
   25404:	mov	r0, r6
   25408:	ldr	r1, [r2, r3, lsl #2]
   2540c:	bl	1e0ec <fputs@plt+0xcf7c>
   25410:	b	2538c <fputs@plt+0x1421c>
   25414:	push	{r4, r5, r6, lr}
   25418:	subs	r4, r0, #0
   2541c:	popeq	{r4, r5, r6, pc}
   25420:	ldr	r5, [r4]
   25424:	mov	r1, r4
   25428:	mov	r0, r5
   2542c:	bl	25354 <fputs@plt+0x141e4>
   25430:	ldr	r3, [r4, #48]	; 0x30
   25434:	ldr	r2, [r4, #52]	; 0x34
   25438:	cmp	r3, #0
   2543c:	strne	r2, [r3, #52]	; 0x34
   25440:	streq	r2, [r5, #4]
   25444:	ldr	r2, [r4, #52]	; 0x34
   25448:	mov	r1, r4
   2544c:	cmp	r2, #0
   25450:	strne	r3, [r2, #48]	; 0x30
   25454:	ldr	r3, [pc, #20]	; 25470 <fputs@plt+0x14300>
   25458:	mov	r0, r5
   2545c:	str	r3, [r4, #40]	; 0x28
   25460:	mov	r3, #0
   25464:	str	r3, [r4]
   25468:	pop	{r4, r5, r6, lr}
   2546c:	b	1e0ec <fputs@plt+0xcf7c>
   25470:	strlt	ip, [r6], -r8, asr #7
   25474:	ldr	ip, [r0]
   25478:	push	{r4, r5, r6, r7, r8, lr}
   2547c:	ldrb	r6, [ip, #69]	; 0x45
   25480:	cmp	r6, #0
   25484:	bne	254c0 <fputs@plt+0x14350>
   25488:	mov	r4, #20
   2548c:	ldr	r7, [r0, #4]
   25490:	mul	r4, r4, r1
   25494:	mov	r0, ip
   25498:	add	r5, r7, r4
   2549c:	ldr	r2, [r5, #16]
   254a0:	ldrsb	r1, [r5, #1]
   254a4:	bl	251d8 <fputs@plt+0x14068>
   254a8:	mvn	r3, #95	; 0x5f
   254ac:	strb	r6, [r5, #1]
   254b0:	str	r6, [r5, #16]
   254b4:	mov	r0, #1
   254b8:	strb	r3, [r7, r4]
   254bc:	pop	{r4, r5, r6, r7, r8, pc}
   254c0:	mov	r0, #0
   254c4:	pop	{r4, r5, r6, r7, r8, pc}
   254c8:	push	{lr}		; (str lr, [sp, #-4]!)
   254cc:	mov	ip, r1
   254d0:	ldr	lr, [r0, #24]
   254d4:	ldr	r3, [r0, #32]
   254d8:	ldr	lr, [lr, #96]	; 0x60
   254dc:	sub	r1, r3, #1
   254e0:	cmp	r1, lr
   254e4:	ble	25508 <fputs@plt+0x14398>
   254e8:	ldr	r2, [r0, #4]
   254ec:	mov	lr, #20
   254f0:	mla	r3, lr, r3, r2
   254f4:	ldrb	r3, [r3, #-20]	; 0xffffffec
   254f8:	cmp	r3, ip
   254fc:	bne	25508 <fputs@plt+0x14398>
   25500:	pop	{lr}		; (ldr lr, [sp], #4)
   25504:	b	25474 <fputs@plt+0x14304>
   25508:	mov	r0, #0
   2550c:	pop	{pc}		; (ldr pc, [sp], #4)
   25510:	push	{r4, lr}
   25514:	ldr	lr, [r0]
   25518:	ldrb	r4, [lr, #69]	; 0x45
   2551c:	cmp	r4, #0
   25520:	beq	2553c <fputs@plt+0x143cc>
   25524:	cmn	r3, #10
   25528:	popeq	{r4, pc}
   2552c:	mov	r0, lr
   25530:	mov	r1, r3
   25534:	pop	{r4, lr}
   25538:	b	251d8 <fputs@plt+0x14068>
   2553c:	cmp	r1, #0
   25540:	mov	ip, r2
   25544:	ldrlt	r2, [r0, #32]
   25548:	mov	lr, #20
   2554c:	sublt	r1, r2, #1
   25550:	ldr	r2, [r0, #4]
   25554:	cmp	r3, #0
   25558:	mla	r1, lr, r1, r2
   2555c:	bge	2556c <fputs@plt+0x143fc>
   25560:	ldrsb	r2, [r1, #1]
   25564:	cmp	r2, #0
   25568:	beq	25578 <fputs@plt+0x14408>
   2556c:	mov	r2, ip
   25570:	pop	{r4, lr}
   25574:	b	255b0 <fputs@plt+0x14440>
   25578:	cmn	r3, #14
   2557c:	bne	2558c <fputs@plt+0x1441c>
   25580:	str	ip, [r1, #16]
   25584:	strb	r3, [r1, #1]
   25588:	pop	{r4, pc}
   2558c:	cmp	ip, #0
   25590:	popeq	{r4, pc}
   25594:	cmn	r3, #10
   25598:	str	ip, [r1, #16]
   2559c:	strb	r3, [r1, #1]
   255a0:	ldreq	r3, [ip, #12]
   255a4:	addeq	r3, r3, #1
   255a8:	streq	r3, [ip, #12]
   255ac:	pop	{r4, pc}
   255b0:	push	{r4, r5, r6, r7, r8, lr}
   255b4:	mov	r4, r1
   255b8:	ldrsb	r1, [r1, #1]
   255bc:	mov	r5, r0
   255c0:	mov	r7, r2
   255c4:	cmp	r1, #0
   255c8:	mov	r6, r3
   255cc:	beq	255e8 <fputs@plt+0x14478>
   255d0:	ldr	r2, [r4, #16]
   255d4:	ldr	r0, [r0]
   255d8:	bl	251d8 <fputs@plt+0x14068>
   255dc:	mov	r3, #0
   255e0:	strb	r3, [r4, #1]
   255e4:	str	r3, [r4, #16]
   255e8:	cmp	r6, #0
   255ec:	bge	25618 <fputs@plt+0x144a8>
   255f0:	ldr	r1, [r5, #4]
   255f4:	mov	r3, r6
   255f8:	sub	r4, r4, r1
   255fc:	ldr	r1, [pc, #72]	; 2564c <fputs@plt+0x144dc>
   25600:	asr	r4, r4, #2
   25604:	mov	r2, r7
   25608:	mul	r1, r1, r4
   2560c:	mov	r0, r5
   25610:	pop	{r4, r5, r6, r7, r8, lr}
   25614:	b	25510 <fputs@plt+0x143a0>
   25618:	bne	25628 <fputs@plt+0x144b8>
   2561c:	mov	r0, r7
   25620:	bl	18f64 <fputs@plt+0x7df4>
   25624:	mov	r6, r0
   25628:	asr	r3, r6, #31
   2562c:	mov	r2, r6
   25630:	mov	r1, r7
   25634:	ldr	r0, [r5]
   25638:	bl	1f98c <fputs@plt+0xe81c>
   2563c:	mvn	r3, #0
   25640:	strb	r3, [r4, #1]
   25644:	str	r0, [r4, #16]
   25648:	pop	{r4, r5, r6, r7, r8, pc}
   2564c:	stclgt	12, cr12, [ip], {205}	; 0xcd
   25650:	cmp	r0, #2
   25654:	ldrls	r3, [pc, #12]	; 25668 <fputs@plt+0x144f8>
   25658:	addls	r0, r3, r0, lsl #2
   2565c:	ldrls	r0, [r0, #3008]	; 0xbc0
   25660:	movhi	r0, #0
   25664:	bx	lr
   25668:	strheq	r4, [r7], -r0
   2566c:	push	{r4, lr}
   25670:	bl	149bc <fputs@plt+0x384c>
   25674:	mov	r0, #0
   25678:	pop	{r4, pc}
   2567c:	mov	r0, #0
   25680:	bx	lr
   25684:	mov	r0, #0
   25688:	bx	lr
   2568c:	cmp	r0, #0
   25690:	beq	256ac <fputs@plt+0x1453c>
   25694:	ldr	r3, [pc, #28]	; 256b8 <fputs@plt+0x14548>
   25698:	push	{r4, lr}
   2569c:	ldr	r3, [r3, #52]	; 0x34
   256a0:	blx	r3
   256a4:	asr	r1, r0, #31
   256a8:	pop	{r4, pc}
   256ac:	mov	r0, #0
   256b0:	mov	r1, #0
   256b4:	bx	lr
   256b8:	andeq	ip, r8, r0, lsr r1
   256bc:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   256c0:	mov	r6, r0
   256c4:	mov	r7, r2
   256c8:	mov	r5, r3
   256cc:	ldr	ip, [sp, #48]	; 0x30
   256d0:	cmp	r1, #10
   256d4:	ldrls	pc, [pc, r1, lsl #2]
   256d8:	b	259ec <fputs@plt+0x1487c>
   256dc:	andeq	r5, r2, r0, lsr r7
   256e0:	andeq	r5, r2, r8, ror r7
   256e4:	andeq	r5, r2, ip, lsl #16
   256e8:	andeq	r5, r2, ip, lsr #18
   256ec:	andeq	r5, r2, r8, asr r7
   256f0:	andeq	r5, r2, r8, asr r7
   256f4:	andeq	r5, r2, r8, asr r7
   256f8:	andeq	r5, r2, r8, lsl #14
   256fc:	andeq	r5, r2, r8, lsl #14
   25700:	andeq	r5, r2, r8, lsl #14
   25704:			; <UNDEFINED> instruction: 0x000259b4
   25708:	mov	r3, #0
   2570c:	ldr	lr, [r0, #20]
   25710:	mov	r2, r3
   25714:	lsl	r1, r1, #2
   25718:	mov	r4, r3
   2571c:	cmp	r2, lr
   25720:	blt	2597c <fputs@plt+0x1480c>
   25724:	mov	r1, #0
   25728:	str	r1, [r5]
   2572c:	b	25844 <fputs@plt+0x146d4>
   25730:	ldr	r3, [r0, #264]	; 0x108
   25734:	cmp	ip, #0
   25738:	str	r3, [r2]
   2573c:	ldr	r3, [r0, #268]	; 0x10c
   25740:	str	r3, [r5]
   25744:	ldrne	r3, [r0, #264]	; 0x108
   25748:	strne	r3, [r0, #268]	; 0x10c
   2574c:	bne	257a0 <fputs@plt+0x14630>
   25750:	mov	r1, #0
   25754:	b	257a0 <fputs@plt+0x14630>
   25758:	add	r1, r0, r1, lsl #2
   2575c:	mov	r3, #0
   25760:	str	r3, [r2]
   25764:	ldr	r2, [r1, #256]	; 0x100
   25768:	cmp	ip, r3
   2576c:	str	r2, [r5]
   25770:	strne	r3, [r1, #256]	; 0x100
   25774:	b	25750 <fputs@plt+0x145e0>
   25778:	bl	1676c <fputs@plt+0x55fc>
   2577c:	mov	r8, #0
   25780:	ldr	sl, [pc, #620]	; 259f4 <fputs@plt+0x14884>
   25784:	mov	r9, r8
   25788:	ldr	r3, [r6, #20]
   2578c:	cmp	r8, r3
   25790:	blt	257ac <fputs@plt+0x1463c>
   25794:	mov	r1, #0
   25798:	str	r9, [r7]
   2579c:	str	r1, [r5]
   257a0:	mov	r0, r1
   257a4:	add	sp, sp, #12
   257a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   257ac:	ldr	r3, [r6, #16]
   257b0:	add	r3, r3, r8, lsl #4
   257b4:	ldr	r3, [r3, #4]
   257b8:	cmp	r3, #0
   257bc:	beq	25804 <fputs@plt+0x14694>
   257c0:	ldr	r3, [r3, #4]
   257c4:	ldr	fp, [r3]
   257c8:	ldr	r3, [fp, #212]	; 0xd4
   257cc:	ldrh	r4, [fp, #148]	; 0x94
   257d0:	ldr	r0, [fp, #160]	; 0xa0
   257d4:	add	r4, r4, r0
   257d8:	ldr	r0, [r3, #44]	; 0x2c
   257dc:	ldr	r3, [sl, #132]	; 0x84
   257e0:	blx	r3
   257e4:	add	r4, r4, #60	; 0x3c
   257e8:	mul	r4, r0, r4
   257ec:	mov	r0, fp
   257f0:	bl	14a60 <fputs@plt+0x38f0>
   257f4:	add	r0, r4, r0
   257f8:	ldr	r4, [fp, #160]	; 0xa0
   257fc:	add	r0, r0, r4
   25800:	add	r9, r9, r0
   25804:	add	r8, r8, #1
   25808:	b	25788 <fputs@plt+0x14618>
   2580c:	add	r4, sp, #8
   25810:	mov	r8, #0
   25814:	str	r8, [r4, #-4]!
   25818:	bl	1676c <fputs@plt+0x55fc>
   2581c:	ldr	r9, [pc, #464]	; 259f4 <fputs@plt+0x14884>
   25820:	mov	sl, #16
   25824:	str	r4, [r0, #456]	; 0x1c8
   25828:	ldr	r3, [r6, #20]
   2582c:	cmp	r8, r3
   25830:	blt	2584c <fputs@plt+0x146dc>
   25834:	ldr	r3, [sp, #4]
   25838:	mov	r1, #0
   2583c:	str	r1, [r6, #456]	; 0x1c8
   25840:	str	r1, [r5]
   25844:	str	r3, [r7]
   25848:	b	257a0 <fputs@plt+0x14630>
   2584c:	ldr	r3, [r6, #16]
   25850:	add	r3, r3, r8, lsl #4
   25854:	ldr	r4, [r3, #12]
   25858:	cmp	r4, #0
   2585c:	bne	25868 <fputs@plt+0x146f8>
   25860:	add	r8, r8, #1
   25864:	b	25828 <fputs@plt+0x146b8>
   25868:	ldr	r3, [r9, #56]	; 0x38
   2586c:	mov	r0, sl
   25870:	blx	r3
   25874:	ldr	r2, [r4, #44]	; 0x2c
   25878:	ldr	r3, [r4, #12]
   2587c:	add	r3, r3, r2
   25880:	ldr	r2, [r4, #28]
   25884:	add	r3, r3, r2
   25888:	ldr	r2, [r4, #60]	; 0x3c
   2588c:	add	r3, r3, r2
   25890:	ldr	r2, [sp, #4]
   25894:	mla	r0, r0, r3, r2
   25898:	str	r0, [sp, #4]
   2589c:	ldr	r0, [r4, #20]
   258a0:	bl	2568c <fputs@plt+0x1451c>
   258a4:	ldr	r3, [sp, #4]
   258a8:	add	r0, r3, r0
   258ac:	str	r0, [sp, #4]
   258b0:	ldr	r0, [r4, #52]	; 0x34
   258b4:	bl	2568c <fputs@plt+0x1451c>
   258b8:	ldr	r3, [sp, #4]
   258bc:	add	r0, r3, r0
   258c0:	str	r0, [sp, #4]
   258c4:	ldr	r0, [r4, #36]	; 0x24
   258c8:	bl	2568c <fputs@plt+0x1451c>
   258cc:	ldr	r3, [sp, #4]
   258d0:	add	r0, r3, r0
   258d4:	str	r0, [sp, #4]
   258d8:	ldr	r0, [r4, #68]	; 0x44
   258dc:	bl	2568c <fputs@plt+0x1451c>
   258e0:	ldr	r3, [sp, #4]
   258e4:	ldr	fp, [r4, #48]	; 0x30
   258e8:	add	r0, r3, r0
   258ec:	str	r0, [sp, #4]
   258f0:	cmp	fp, #0
   258f4:	bne	25918 <fputs@plt+0x147a8>
   258f8:	ldr	r4, [r4, #16]
   258fc:	cmp	r4, #0
   25900:	beq	25860 <fputs@plt+0x146f0>
   25904:	ldr	r1, [r4, #8]
   25908:	mov	r0, r6
   2590c:	bl	1ed08 <fputs@plt+0xdb98>
   25910:	ldr	r4, [r4]
   25914:	b	258fc <fputs@plt+0x1478c>
   25918:	ldr	r1, [fp, #8]
   2591c:	mov	r0, r6
   25920:	bl	1f448 <fputs@plt+0xe2d8>
   25924:	ldr	fp, [fp]
   25928:	b	258f0 <fputs@plt+0x14780>
   2592c:	ldr	r4, [r0, #4]
   25930:	add	r3, sp, #8
   25934:	mov	r2, #0
   25938:	str	r2, [r3, #-4]!
   2593c:	str	r3, [r0, #456]	; 0x1c8
   25940:	cmp	r4, #0
   25944:	bne	2595c <fputs@plt+0x147ec>
   25948:	ldr	r3, [sp, #4]
   2594c:	str	r4, [r6, #456]	; 0x1c8
   25950:	str	r4, [r5]
   25954:	str	r3, [r7]
   25958:	b	25750 <fputs@plt+0x145e0>
   2595c:	mov	r1, r4
   25960:	mov	r0, r6
   25964:	bl	25354 <fputs@plt+0x141e4>
   25968:	mov	r1, r4
   2596c:	mov	r0, r6
   25970:	bl	1e0ec <fputs@plt+0xcf7c>
   25974:	ldr	r4, [r4, #52]	; 0x34
   25978:	b	25940 <fputs@plt+0x147d0>
   2597c:	ldr	r0, [r6, #16]
   25980:	add	r0, r0, r2, lsl #4
   25984:	ldr	r0, [r0, #4]
   25988:	cmp	r0, #0
   2598c:	beq	259ac <fputs@plt+0x1483c>
   25990:	ldr	r0, [r0, #4]
   25994:	cmp	ip, #0
   25998:	ldr	r0, [r0]
   2599c:	add	r0, r0, r1
   259a0:	ldr	r8, [r0, #164]	; 0xa4
   259a4:	strne	r4, [r0, #164]	; 0xa4
   259a8:	add	r3, r3, r8
   259ac:	add	r2, r2, #1
   259b0:	b	2571c <fputs@plt+0x145ac>
   259b4:	add	r1, r0, #448	; 0x1c0
   259b8:	mov	r3, #0
   259bc:	str	r3, [r5]
   259c0:	ldrd	r2, [r1]
   259c4:	cmp	r2, #1
   259c8:	sbcs	r3, r3, #0
   259cc:	movge	r3, #1
   259d0:	bge	25954 <fputs@plt+0x147e4>
   259d4:	ldrd	r2, [r1, #-8]
   259d8:	cmp	r2, #1
   259dc:	sbcs	r3, r3, #0
   259e0:	movge	r3, #1
   259e4:	movlt	r3, #0
   259e8:	b	25954 <fputs@plt+0x147e4>
   259ec:	mov	r1, #1
   259f0:	b	257a0 <fputs@plt+0x14630>
   259f4:	andeq	ip, r8, r0, lsr r1
   259f8:	cmp	r0, #0
   259fc:	bne	25a0c <fputs@plt+0x1489c>
   25a00:	adds	r0, r1, #0
   25a04:	mvnne	r0, #0
   25a08:	bx	lr
   25a0c:	cmp	r1, #0
   25a10:	beq	25a18 <fputs@plt+0x148a8>
   25a14:	b	14c44 <fputs@plt+0x3ad4>
   25a18:	mov	r0, #1
   25a1c:	bx	lr
   25a20:	subs	r3, r0, #0
   25a24:	bne	25a34 <fputs@plt+0x148c4>
   25a28:	adds	r0, r1, #0
   25a2c:	mvnne	r0, #0
   25a30:	bx	lr
   25a34:	cmp	r1, #0
   25a38:	beq	25ac4 <fputs@plt+0x14954>
   25a3c:	push	{r4, r5, r6, lr}
   25a40:	mov	r0, r1
   25a44:	ldr	r4, [pc, #128]	; 25acc <fputs@plt+0x1495c>
   25a48:	sub	r2, r2, #1
   25a4c:	add	r1, r2, #1
   25a50:	cmp	r1, #0
   25a54:	mov	lr, r0
   25a58:	mov	r5, r3
   25a5c:	bgt	25a70 <fputs@plt+0x14900>
   25a60:	cmp	r2, #0
   25a64:	bge	25aa0 <fputs@plt+0x14930>
   25a68:	mov	r0, #0
   25a6c:	pop	{r4, r5, r6, pc}
   25a70:	ldrb	r1, [r3], #1
   25a74:	cmp	r1, #0
   25a78:	beq	25a60 <fputs@plt+0x148f0>
   25a7c:	ldrb	ip, [lr]
   25a80:	add	r1, r4, r1
   25a84:	add	r0, r0, #1
   25a88:	add	ip, r4, ip
   25a8c:	ldrb	r6, [r1, #64]	; 0x40
   25a90:	ldrb	r1, [ip, #64]	; 0x40
   25a94:	cmp	r6, r1
   25a98:	beq	25a48 <fputs@plt+0x148d8>
   25a9c:	b	25a60 <fputs@plt+0x148f0>
   25aa0:	ldrb	r2, [r5]
   25aa4:	ldr	r3, [pc, #32]	; 25acc <fputs@plt+0x1495c>
   25aa8:	add	r2, r3, r2
   25aac:	ldrb	r0, [r2, #64]	; 0x40
   25ab0:	ldrb	r2, [lr]
   25ab4:	add	r3, r3, r2
   25ab8:	ldrb	r1, [r3, #64]	; 0x40
   25abc:	sub	r0, r0, r1
   25ac0:	pop	{r4, r5, r6, pc}
   25ac4:	mov	r0, #1
   25ac8:	bx	lr
   25acc:	strheq	r4, [r7], -r0
   25ad0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25ad4:	mov	r2, #7
   25ad8:	ldr	r1, [pc, #112]	; 25b50 <fputs@plt+0x149e0>
   25adc:	mov	r5, r0
   25ae0:	bl	25a20 <fputs@plt+0x148b0>
   25ae4:	ldr	r7, [pc, #104]	; 25b54 <fputs@plt+0x149e4>
   25ae8:	mov	r4, #0
   25aec:	add	r9, r7, #3008	; 0xbc0
   25af0:	cmp	r0, #0
   25af4:	addeq	r5, r5, #7
   25af8:	mov	r0, r5
   25afc:	bl	18f64 <fputs@plt+0x7df4>
   25b00:	mov	r6, r0
   25b04:	ldr	r8, [r9, r4, lsl #2]
   25b08:	mov	r2, r6
   25b0c:	mov	r1, r8
   25b10:	mov	r0, r5
   25b14:	bl	25a20 <fputs@plt+0x148b0>
   25b18:	cmp	r0, #0
   25b1c:	bne	25b34 <fputs@plt+0x149c4>
   25b20:	ldrb	r3, [r8, r6]
   25b24:	add	r3, r7, r3
   25b28:	ldrb	r3, [r3, #320]	; 0x140
   25b2c:	tst	r3, #70	; 0x46
   25b30:	beq	25b48 <fputs@plt+0x149d8>
   25b34:	add	r4, r4, #1
   25b38:	cmp	r4, #3
   25b3c:	bne	25b04 <fputs@plt+0x14994>
   25b40:	mov	r0, #0
   25b44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25b48:	mov	r0, #1
   25b4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25b50:	andeq	r7, r7, r4, lsl #18
   25b54:	strheq	r4, [r7], -r0
   25b58:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   25b5c:	mov	r4, r0
   25b60:	mov	r6, r1
   25b64:	mov	r7, r2
   25b68:	mov	r9, r3
   25b6c:	mov	r5, #0
   25b70:	ldrb	r2, [r4, r5]
   25b74:	cmp	r2, #0
   25b78:	cmpne	r2, #46	; 0x2e
   25b7c:	movne	r8, #1
   25b80:	moveq	r8, #0
   25b84:	bne	25c28 <fputs@plt+0x14ab8>
   25b88:	cmp	r9, #0
   25b8c:	beq	25bb4 <fputs@plt+0x14a44>
   25b90:	mov	r2, r5
   25b94:	mov	r1, r9
   25b98:	mov	r0, r4
   25b9c:	bl	25a20 <fputs@plt+0x148b0>
   25ba0:	cmp	r0, #0
   25ba4:	bne	25c38 <fputs@plt+0x14ac8>
   25ba8:	ldrb	r3, [r9, r5]
   25bac:	cmp	r3, #0
   25bb0:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   25bb4:	add	r5, r5, #1
   25bb8:	add	r4, r4, r5
   25bbc:	mov	r5, #0
   25bc0:	ldrb	r3, [r4, r5]
   25bc4:	cmp	r3, #0
   25bc8:	cmpne	r3, #46	; 0x2e
   25bcc:	movne	r8, #1
   25bd0:	moveq	r8, #0
   25bd4:	bne	25c30 <fputs@plt+0x14ac0>
   25bd8:	cmp	r7, #0
   25bdc:	beq	25c04 <fputs@plt+0x14a94>
   25be0:	mov	r2, r5
   25be4:	mov	r1, r7
   25be8:	mov	r0, r4
   25bec:	bl	25a20 <fputs@plt+0x148b0>
   25bf0:	cmp	r0, #0
   25bf4:	bne	25c38 <fputs@plt+0x14ac8>
   25bf8:	ldrb	r3, [r7, r5]
   25bfc:	cmp	r3, #0
   25c00:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c04:	add	r0, r5, #1
   25c08:	cmp	r6, #0
   25c0c:	add	r0, r4, r0
   25c10:	beq	25c40 <fputs@plt+0x14ad0>
   25c14:	mov	r1, r6
   25c18:	bl	14c44 <fputs@plt+0x3ad4>
   25c1c:	clz	r0, r0
   25c20:	lsr	r0, r0, #5
   25c24:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c28:	add	r5, r5, #1
   25c2c:	b	25b70 <fputs@plt+0x14a00>
   25c30:	add	r5, r5, #1
   25c34:	b	25bc0 <fputs@plt+0x14a50>
   25c38:	mov	r0, r8
   25c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c40:	mov	r0, #1
   25c44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   25c48:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25c4c:	ldrb	r3, [r0]
   25c50:	ldr	r5, [pc, #168]	; 25d00 <fputs@plt+0x14b90>
   25c54:	add	r3, r5, r3
   25c58:	ldrb	r3, [r3, #320]	; 0x140
   25c5c:	ands	r4, r3, #4
   25c60:	beq	25c78 <fputs@plt+0x14b08>
   25c64:	bl	15898 <fputs@plt+0x4728>
   25c68:	uxtb	r7, r0
   25c6c:	mov	r0, r7
   25c70:	add	sp, sp, #12
   25c74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25c78:	mov	r9, r0
   25c7c:	mov	sl, r1
   25c80:	mov	r7, r2
   25c84:	bl	18f64 <fputs@plt+0x7df4>
   25c88:	add	r6, r5, #3024	; 0xbd0
   25c8c:	add	fp, r6, #4
   25c90:	add	r6, r6, #29
   25c94:	add	r3, r6, #8
   25c98:	mov	r8, r0
   25c9c:	ldr	r2, [pc, #96]	; 25d04 <fputs@plt+0x14b94>
   25ca0:	ldrb	r2, [r4, r2]
   25ca4:	cmp	r8, r2
   25ca8:	bne	25cf0 <fputs@plt+0x14b80>
   25cac:	ldrb	r0, [r4, r6]
   25cb0:	mov	r2, r8
   25cb4:	mov	r1, r9
   25cb8:	add	r0, fp, r0
   25cbc:	str	r3, [sp, #4]
   25cc0:	bl	25a20 <fputs@plt+0x148b0>
   25cc4:	ldr	r3, [sp, #4]
   25cc8:	cmp	r0, #0
   25ccc:	bne	25cf0 <fputs@plt+0x14b80>
   25cd0:	cmp	sl, #0
   25cd4:	bne	25ce4 <fputs@plt+0x14b74>
   25cd8:	add	r4, r5, r4
   25cdc:	ldrb	r7, [r4, #3061]	; 0xbf5
   25ce0:	b	25c6c <fputs@plt+0x14afc>
   25ce4:	ldrb	r2, [r4, r3]
   25ce8:	cmp	r2, #1
   25cec:	bls	25cd8 <fputs@plt+0x14b68>
   25cf0:	add	r4, r4, #1
   25cf4:	cmp	r4, #8
   25cf8:	bne	25c9c <fputs@plt+0x14b2c>
   25cfc:	b	25c6c <fputs@plt+0x14afc>
   25d00:	strheq	r4, [r7], -r0
   25d04:	andeq	r4, r7, ip, ror ip
   25d08:	mov	r2, r1
   25d0c:	push	{r4, lr}
   25d10:	mov	r1, #1
   25d14:	bl	25c48 <fputs@plt+0x14ad8>
   25d18:	adds	r0, r0, #0
   25d1c:	movne	r0, #1
   25d20:	pop	{r4, pc}
   25d24:	cmp	r3, r1
   25d28:	push	{r4, r5, r6, lr}
   25d2c:	mov	r0, r2
   25d30:	mov	r5, r1
   25d34:	movge	r2, r1
   25d38:	movlt	r2, r3
   25d3c:	ldr	r1, [sp, #16]
   25d40:	mov	r4, r3
   25d44:	bl	25a20 <fputs@plt+0x148b0>
   25d48:	cmp	r0, #0
   25d4c:	subeq	r0, r5, r4
   25d50:	pop	{r4, r5, r6, pc}
   25d54:	mov	r0, #0
   25d58:	bx	lr
   25d5c:	ldr	r3, [pc, #8]	; 25d6c <fputs@plt+0x14bfc>
   25d60:	str	r0, [r3, #220]	; 0xdc
   25d64:	mov	r0, #0
   25d68:	bx	lr
   25d6c:	andeq	ip, r8, r0, lsr r1
   25d70:	ldr	r0, [r0, #32]
   25d74:	bx	lr
   25d78:	ldr	r0, [r0, #36]	; 0x24
   25d7c:	bx	lr
   25d80:	cmp	r0, #0
   25d84:	ldrne	r0, [r0, #168]	; 0xa8
   25d88:	bx	lr
   25d8c:	cmp	r0, #0
   25d90:	moveq	r0, #1
   25d94:	ldrbne	r0, [r0, #87]	; 0x57
   25d98:	and	r0, r0, #1
   25d9c:	bx	lr
   25da0:	push	{r4, r5, r6, r7, r8, lr}
   25da4:	mov	r4, r0
   25da8:	mov	r5, #0
   25dac:	mov	r7, #40	; 0x28
   25db0:	mov	r8, #1
   25db4:	ldrsh	r3, [r4, #68]	; 0x44
   25db8:	cmp	r5, r3
   25dbc:	blt	25de8 <fputs@plt+0x14c78>
   25dc0:	ldrsb	r3, [r4, #89]	; 0x59
   25dc4:	cmp	r3, #0
   25dc8:	bge	25de0 <fputs@plt+0x14c70>
   25dcc:	ldr	r3, [r4, #188]	; 0xbc
   25dd0:	cmp	r3, #0
   25dd4:	ldrbne	r3, [r4, #87]	; 0x57
   25dd8:	orrne	r3, r3, #1
   25ddc:	strbne	r3, [r4, #87]	; 0x57
   25de0:	mov	r0, #0
   25de4:	pop	{r4, r5, r6, r7, r8, pc}
   25de8:	mul	r6, r7, r5
   25dec:	ldr	r0, [r4, #60]	; 0x3c
   25df0:	add	r5, r5, #1
   25df4:	add	r0, r0, r6
   25df8:	bl	24774 <fputs@plt+0x13604>
   25dfc:	ldr	r3, [r4, #60]	; 0x3c
   25e00:	add	r3, r3, r6
   25e04:	strh	r8, [r3, #8]
   25e08:	b	25db4 <fputs@plt+0x14c44>
   25e0c:	b	1bc84 <fputs@plt+0xab14>
   25e10:	push	{r4, lr}
   25e14:	bl	1bb80 <fputs@plt+0xaa10>
   25e18:	pop	{r4, pc}
   25e1c:	b	1bb80 <fputs@plt+0xaa10>
   25e20:	ldrsh	r3, [r0, #8]
   25e24:	cmp	r3, #0
   25e28:	ldrblt	r0, [r0, #11]
   25e2c:	movge	r0, #0
   25e30:	bx	lr
   25e34:	ldrh	r3, [r0, #8]
   25e38:	and	r2, r3, #31
   25e3c:	ldr	r3, [pc, #8]	; 25e4c <fputs@plt+0x14cdc>
   25e40:	add	r3, r3, r2
   25e44:	ldrb	r0, [r3, #3069]	; 0xbfd
   25e48:	bx	lr
   25e4c:	strheq	r4, [r7], -r0
   25e50:	b	248c4 <fputs@plt+0x13754>
   25e54:	push	{r4, lr}
   25e58:	vpush	{d8}
   25e5c:	vmov.f64	d8, d0
   25e60:	ldr	r4, [r0]
   25e64:	mov	r0, r4
   25e68:	bl	249f0 <fputs@plt+0x13880>
   25e6c:	vmov.f64	d0, d8
   25e70:	bl	14b80 <fputs@plt+0x3a10>
   25e74:	cmp	r0, #0
   25e78:	moveq	r3, #8
   25e7c:	vstreq	d8, [r4]
   25e80:	strheq	r3, [r4, #8]
   25e84:	vpop	{d8}
   25e88:	pop	{r4, pc}
   25e8c:	mov	r2, r1
   25e90:	asr	r3, r1, #31
   25e94:	ldr	r0, [r0]
   25e98:	b	24b58 <fputs@plt+0x139e8>
   25e9c:	ldr	r3, [r0]
   25ea0:	ldr	r3, [r3, #32]
   25ea4:	ldr	r1, [r3, #84]	; 0x54
   25ea8:	b	25e8c <fputs@plt+0x14d1c>
   25eac:	ldr	r3, [r0]
   25eb0:	ldr	r3, [r3, #32]
   25eb4:	ldr	r1, [r3, #88]	; 0x58
   25eb8:	b	25e8c <fputs@plt+0x14d1c>
   25ebc:	ldr	r0, [r0]
   25ec0:	b	24b58 <fputs@plt+0x139e8>
   25ec4:	ldr	r3, [r0]
   25ec8:	ldr	r3, [r3, #32]
   25ecc:	ldrd	r2, [r3, #32]
   25ed0:	b	25ebc <fputs@plt+0x14d4c>
   25ed4:	ldr	r0, [r0]
   25ed8:	b	249f0 <fputs@plt+0x13880>
   25edc:	ldr	r2, [r0]
   25ee0:	ldrh	r3, [r2, #8]
   25ee4:	strb	r1, [r2, #11]
   25ee8:	mvn	r3, r3, lsl #17
   25eec:	mvn	r3, r3, lsr #17
   25ef0:	strh	r3, [r2, #8]
   25ef4:	bx	lr
   25ef8:	push	{r4, r5, r6, lr}
   25efc:	mov	r5, r1
   25f00:	ldr	r4, [r0]
   25f04:	bic	r5, r5, r5, asr #31
   25f08:	mov	r0, r4
   25f0c:	bl	24774 <fputs@plt+0x13604>
   25f10:	ldr	r3, [pc, #28]	; 25f34 <fputs@plt+0x14dc4>
   25f14:	mov	r2, #1
   25f18:	strh	r3, [r4, #8]
   25f1c:	mov	r3, #0
   25f20:	str	r3, [r4, #12]
   25f24:	str	r5, [r4]
   25f28:	strb	r2, [r4, #10]
   25f2c:	str	r3, [r4, #16]
   25f30:	pop	{r4, r5, r6, pc}
   25f34:	andeq	r4, r0, r0, lsl r0
   25f38:	push	{r4, r6, r7, lr}
   25f3c:	ldr	r4, [r0]
   25f40:	ldr	r1, [r4, #32]
   25f44:	ldr	r0, [r1, #92]	; 0x5c
   25f48:	asr	r1, r0, #31
   25f4c:	cmp	r1, r3
   25f50:	cmpeq	r0, r2
   25f54:	bcc	25f90 <fputs@plt+0x14e20>
   25f58:	mov	r6, r2
   25f5c:	mov	r0, r4
   25f60:	mov	r7, r3
   25f64:	bl	24774 <fputs@plt+0x13604>
   25f68:	ldr	r3, [pc, #40]	; 25f98 <fputs@plt+0x14e28>
   25f6c:	bic	r2, r6, r6, asr #31
   25f70:	mov	r0, #0
   25f74:	strh	r3, [r4, #8]
   25f78:	mov	r3, #1
   25f7c:	str	r0, [r4, #12]
   25f80:	str	r2, [r4]
   25f84:	strb	r3, [r4, #10]
   25f88:	str	r0, [r4, #16]
   25f8c:	pop	{r4, r6, r7, pc}
   25f90:	mov	r0, #18
   25f94:	pop	{r4, r6, r7, pc}
   25f98:	andeq	r4, r0, r0, lsl r0
   25f9c:	push	{r4, lr}
   25fa0:	mov	r4, r0
   25fa4:	ldr	r0, [r0]
   25fa8:	bl	249f0 <fputs@plt+0x13880>
   25fac:	mov	r3, #7
   25fb0:	str	r3, [r4, #20]
   25fb4:	mov	r3, #1
   25fb8:	strb	r3, [r4, #25]
   25fbc:	ldr	r3, [r4]
   25fc0:	pop	{r4, lr}
   25fc4:	ldr	r0, [r3, #32]
   25fc8:	b	1ae98 <fputs@plt+0x9d28>
   25fcc:	ldr	r3, [r0, #4]
   25fd0:	ldr	r0, [r3, #4]
   25fd4:	bx	lr
   25fd8:	ldr	r3, [r0]
   25fdc:	ldr	r0, [r3, #32]
   25fe0:	bx	lr
   25fe4:	ldr	r3, [r0, #12]
   25fe8:	ldr	r3, [r3, #204]	; 0xcc
   25fec:	cmp	r3, #0
   25ff0:	bne	25ffc <fputs@plt+0x14e8c>
   25ff4:	mov	r0, r3
   25ff8:	bx	lr
   25ffc:	ldr	ip, [r3]
   26000:	ldr	r2, [r0, #16]
   26004:	cmp	ip, r2
   26008:	bne	26018 <fputs@plt+0x14ea8>
   2600c:	ldr	r2, [r3, #4]
   26010:	cmp	r2, r1
   26014:	beq	26020 <fputs@plt+0x14eb0>
   26018:	ldr	r3, [r3, #16]
   2601c:	b	25fec <fputs@plt+0x14e7c>
   26020:	ldr	r0, [r3, #8]
   26024:	bx	lr
   26028:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2602c:	subs	r9, r1, #0
   26030:	movge	r5, r0
   26034:	mov	r8, r2
   26038:	ldrge	r6, [r5, #12]
   2603c:	mov	r7, r3
   26040:	ldrge	r4, [r6, #204]	; 0xcc
   26044:	bge	26080 <fputs@plt+0x14f10>
   26048:	cmp	r7, #0
   2604c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   26050:	mov	r0, r8
   26054:	mov	r3, r7
   26058:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2605c:	bx	r3
   26060:	ldr	r2, [r4]
   26064:	ldr	r3, [r5, #16]
   26068:	cmp	r2, r3
   2606c:	bne	2607c <fputs@plt+0x14f0c>
   26070:	ldr	r3, [r4, #4]
   26074:	cmp	r9, r3
   26078:	beq	260d4 <fputs@plt+0x14f64>
   2607c:	ldr	r4, [r4, #16]
   26080:	cmp	r4, #0
   26084:	bne	26060 <fputs@plt+0x14ef0>
   26088:	mov	r2, #20
   2608c:	mov	r3, #0
   26090:	ldr	r0, [r6]
   26094:	bl	205a0 <fputs@plt+0xf430>
   26098:	subs	r4, r0, #0
   2609c:	beq	26048 <fputs@plt+0x14ed8>
   260a0:	ldr	r3, [r5, #16]
   260a4:	stm	r4, {r3, r9}
   260a8:	ldr	r3, [r6, #204]	; 0xcc
   260ac:	str	r3, [r4, #16]
   260b0:	str	r4, [r6, #204]	; 0xcc
   260b4:	ldrb	r3, [r5, #25]
   260b8:	cmp	r3, #0
   260bc:	streq	r3, [r5, #20]
   260c0:	moveq	r3, #1
   260c4:	strbeq	r3, [r5, #25]
   260c8:	str	r8, [r4, #8]
   260cc:	str	r7, [r4, #12]
   260d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   260d4:	ldr	r3, [r4, #12]
   260d8:	cmp	r3, #0
   260dc:	beq	260c8 <fputs@plt+0x14f58>
   260e0:	ldr	r0, [r4, #8]
   260e4:	blx	r3
   260e8:	b	260c8 <fputs@plt+0x14f58>
   260ec:	ldr	r3, [r0, #8]
   260f0:	ldr	r0, [r3, #12]
   260f4:	bx	lr
   260f8:	cmp	r0, #0
   260fc:	ldrhne	r0, [r0, #84]	; 0x54
   26100:	bx	lr
   26104:	subs	r3, r0, #0
   26108:	beq	2611c <fputs@plt+0x14fac>
   2610c:	ldr	r0, [r3, #20]
   26110:	cmp	r0, #0
   26114:	ldrhne	r0, [r3, #84]	; 0x54
   26118:	bx	lr
   2611c:	mov	r0, r3
   26120:	bx	lr
   26124:	push	{r4, lr}
   26128:	vpush	{d8}
   2612c:	mov	r4, r0
   26130:	bl	24ad0 <fputs@plt+0x13960>
   26134:	bl	1bc84 <fputs@plt+0xab14>
   26138:	mov	r0, r4
   2613c:	vmov.f64	d8, d0
   26140:	bl	24ab0 <fputs@plt+0x13940>
   26144:	vmov.f64	d0, d8
   26148:	vpop	{d8}
   2614c:	pop	{r4, pc}
   26150:	push	{r4, r5, r6, lr}
   26154:	mov	r5, r0
   26158:	bl	24ad0 <fputs@plt+0x13960>
   2615c:	bl	25e10 <fputs@plt+0x14ca0>
   26160:	mov	r4, r0
   26164:	mov	r0, r5
   26168:	bl	24ab0 <fputs@plt+0x13940>
   2616c:	mov	r0, r4
   26170:	pop	{r4, r5, r6, pc}
   26174:	push	{r4, r5, r6, lr}
   26178:	mov	r6, r0
   2617c:	bl	24ad0 <fputs@plt+0x13960>
   26180:	bl	1bb80 <fputs@plt+0xaa10>
   26184:	mov	r4, r0
   26188:	mov	r5, r1
   2618c:	mov	r0, r6
   26190:	bl	24ab0 <fputs@plt+0x13940>
   26194:	mov	r0, r4
   26198:	mov	r1, r5
   2619c:	pop	{r4, r5, r6, pc}
   261a0:	push	{r4, r5, r6, lr}
   261a4:	mov	r5, r0
   261a8:	bl	24ad0 <fputs@plt+0x13960>
   261ac:	ldrh	r3, [r0, #8]
   261b0:	mov	r4, r0
   261b4:	tst	r3, #2048	; 0x800
   261b8:	bicne	r3, r3, #2048	; 0x800
   261bc:	orrne	r3, r3, #4096	; 0x1000
   261c0:	strhne	r3, [r0, #8]
   261c4:	mov	r0, r5
   261c8:	bl	24ab0 <fputs@plt+0x13940>
   261cc:	mov	r0, r4
   261d0:	pop	{r4, r5, r6, pc}
   261d4:	push	{r4, r5, r6, lr}
   261d8:	mov	r5, r0
   261dc:	bl	24ad0 <fputs@plt+0x13960>
   261e0:	ldrh	r3, [r0, #8]
   261e4:	mov	r0, r5
   261e8:	and	r2, r3, #31
   261ec:	ldr	r3, [pc, #16]	; 26204 <fputs@plt+0x15094>
   261f0:	add	r3, r3, r2
   261f4:	ldrb	r4, [r3, #3069]	; 0xbfd
   261f8:	bl	24ab0 <fputs@plt+0x13940>
   261fc:	mov	r0, r4
   26200:	pop	{r4, r5, r6, pc}
   26204:	strheq	r4, [r7], -r0
   26208:	mov	r3, #0
   2620c:	ldr	r2, [pc]	; 26214 <fputs@plt+0x150a4>
   26210:	b	1aefc <fputs@plt+0x9d8c>
   26214:	muleq	r2, r4, lr
   26218:	mov	r3, #0
   2621c:	ldr	r2, [pc]	; 26224 <fputs@plt+0x150b4>
   26220:	b	1aefc <fputs@plt+0x9d8c>
   26224:			; <UNDEFINED> instruction: 0x0002d4bc
   26228:	mov	r3, #1
   2622c:	ldr	r2, [pc]	; 26234 <fputs@plt+0x150c4>
   26230:	b	1aefc <fputs@plt+0x9d8c>
   26234:	muleq	r2, r4, lr
   26238:	mov	r3, #1
   2623c:	ldr	r2, [pc]	; 26244 <fputs@plt+0x150d4>
   26240:	b	1aefc <fputs@plt+0x9d8c>
   26244:			; <UNDEFINED> instruction: 0x0002d4bc
   26248:	cmp	r0, #0
   2624c:	ldrshne	r0, [r0, #68]	; 0x44
   26250:	bx	lr
   26254:	cmp	r0, #0
   26258:	cmpne	r1, #0
   2625c:	ble	2627c <fputs@plt+0x1510c>
   26260:	ldrsh	r2, [r0, #70]	; 0x46
   26264:	cmp	r1, r2
   26268:	bgt	2627c <fputs@plt+0x1510c>
   2626c:	ldr	r3, [r0, #64]	; 0x40
   26270:	sub	r1, r1, #-1073741823	; 0xc0000001
   26274:	ldr	r0, [r3, r1, lsl #2]
   26278:	bx	lr
   2627c:	mov	r0, #0
   26280:	bx	lr
   26284:	push	{r4, r5, r6, lr}
   26288:	mov	r5, r0
   2628c:	mov	r0, r1
   26290:	mov	r4, r1
   26294:	bl	18f64 <fputs@plt+0x7df4>
   26298:	mov	r1, r4
   2629c:	mov	r2, r0
   262a0:	mov	r0, r5
   262a4:	pop	{r4, r5, r6, lr}
   262a8:	b	1a5c4 <fputs@plt+0x9454>
   262ac:	ldrsh	r2, [r0, #68]	; 0x44
   262b0:	ldrsh	r3, [r1, #68]	; 0x44
   262b4:	cmp	r2, r3
   262b8:	bne	26300 <fputs@plt+0x15190>
   262bc:	ldrsb	r3, [r1, #89]	; 0x59
   262c0:	cmp	r3, #0
   262c4:	bge	262dc <fputs@plt+0x1516c>
   262c8:	ldr	r3, [r1, #188]	; 0xbc
   262cc:	cmp	r3, #0
   262d0:	ldrbne	r3, [r1, #87]	; 0x57
   262d4:	orrne	r3, r3, #1
   262d8:	strbne	r3, [r1, #87]	; 0x57
   262dc:	ldrsb	r3, [r0, #89]	; 0x59
   262e0:	cmp	r3, #0
   262e4:	bge	262fc <fputs@plt+0x1518c>
   262e8:	ldr	r3, [r0, #188]	; 0xbc
   262ec:	cmp	r3, #0
   262f0:	ldrbne	r3, [r0, #87]	; 0x57
   262f4:	orrne	r3, r3, #1
   262f8:	strbne	r3, [r0, #87]	; 0x57
   262fc:	b	2497c <fputs@plt+0x1380c>
   26300:	mov	r0, #1
   26304:	bx	lr
   26308:	cmp	r0, #0
   2630c:	ldrne	r0, [r0]
   26310:	bx	lr
   26314:	cmp	r0, #0
   26318:	ldrbne	r0, [r0, #89]	; 0x59
   2631c:	lsrne	r0, r0, #5
   26320:	andne	r0, r0, #1
   26324:	moveq	r0, #1
   26328:	bx	lr
   2632c:	cmp	r0, #0
   26330:	bxeq	lr
   26334:	ldr	r3, [r0, #76]	; 0x4c
   26338:	cmp	r3, #0
   2633c:	ldrge	r0, [r0, #40]	; 0x28
   26340:	ldrge	r3, [pc, #16]	; 26358 <fputs@plt+0x151e8>
   26344:	subge	r0, r0, r3
   26348:	clzge	r0, r0
   2634c:	lsrge	r0, r0, #5
   26350:	movlt	r0, #0
   26354:	bx	lr
   26358:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   2635c:	cmp	r1, #0
   26360:	ldreq	r0, [r0, #4]
   26364:	ldrne	r0, [r1, #52]	; 0x34
   26368:	bx	lr
   2636c:	add	r1, r0, r1, lsl #2
   26370:	cmp	r2, #0
   26374:	movne	r3, #0
   26378:	ldr	r0, [r1, #108]	; 0x6c
   2637c:	strne	r3, [r1, #108]	; 0x6c
   26380:	bx	lr
   26384:	ldrh	r3, [r0, #8]
   26388:	push	{r4, r5, r6, lr}
   2638c:	ldr	r4, [pc, #52]	; 263c8 <fputs@plt+0x15258>
   26390:	and	r3, r3, #31
   26394:	add	r3, r4, r3
   26398:	ldrb	r3, [r3, #3069]	; 0xbfd
   2639c:	cmp	r3, #3
   263a0:	bne	263c0 <fputs@plt+0x15250>
   263a4:	mov	r5, r0
   263a8:	mov	r1, #0
   263ac:	bl	16f88 <fputs@plt+0x5e18>
   263b0:	ldrh	r3, [r5, #8]
   263b4:	and	r3, r3, #31
   263b8:	add	r4, r4, r3
   263bc:	ldrb	r3, [r4, #3069]	; 0xbfd
   263c0:	mov	r0, r3
   263c4:	pop	{r4, r5, r6, pc}
   263c8:	strheq	r4, [r7], -r0
   263cc:	subs	r3, r0, #0
   263d0:	beq	263e4 <fputs@plt+0x15274>
   263d4:	ldr	r0, [r3, #20]
   263d8:	cmp	r0, #0
   263dc:	ldrne	r0, [r3, #4]
   263e0:	bx	lr
   263e4:	mov	r0, r3
   263e8:	bx	lr
   263ec:	push	{r4, lr}
   263f0:	str	r1, [r0, #296]	; 0x128
   263f4:	str	r2, [r0, #300]	; 0x12c
   263f8:	bl	16f64 <fputs@plt+0x5df4>
   263fc:	mov	r0, #0
   26400:	pop	{r4, pc}
   26404:	push	{r4, lr}
   26408:	mov	r3, #91	; 0x5b
   2640c:	ldr	r2, [pc, #12]	; 26420 <fputs@plt+0x152b0>
   26410:	bl	17b7c <fputs@plt+0x6a0c>
   26414:	clz	r0, r0
   26418:	lsr	r0, r0, #5
   2641c:	pop	{r4, pc}
   26420:	andeq	r4, r7, sp, asr #25
   26424:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26428:	mov	r6, #0
   2642c:	mov	r4, r0
   26430:	mov	r9, r1
   26434:	mov	r5, r3
   26438:	sub	r8, r2, #2
   2643c:	mov	sl, r6
   26440:	mov	fp, #10
   26444:	ldrb	r3, [r4]
   26448:	cmp	r3, #0
   2644c:	cmpne	r6, r9
   26450:	bge	264a0 <fputs@plt+0x15330>
   26454:	mov	r7, r4
   26458:	mov	r0, sl
   2645c:	b	26468 <fputs@plt+0x152f8>
   26460:	mla	r0, fp, r0, r3
   26464:	sub	r0, r0, #48	; 0x30
   26468:	mov	r4, r7
   2646c:	add	r7, r7, #1
   26470:	ldrb	r3, [r4]
   26474:	sub	r2, r3, #48	; 0x30
   26478:	cmp	r2, #9
   2647c:	bls	26460 <fputs@plt+0x152f0>
   26480:	mov	r1, #0
   26484:	bl	15960 <fputs@plt+0x47f0>
   26488:	add	r6, r6, #1
   2648c:	strh	r0, [r8, #2]!
   26490:	ldrb	r3, [r4]
   26494:	cmp	r3, #32
   26498:	moveq	r4, r7
   2649c:	b	26444 <fputs@plt+0x152d4>
   264a0:	ldrb	r3, [r5, #55]	; 0x37
   264a4:	ldr	r6, [pc, #184]	; 26564 <fputs@plt+0x153f4>
   264a8:	ldr	r7, [pc, #184]	; 26568 <fputs@plt+0x153f8>
   264ac:	ldr	r8, [pc, #184]	; 2656c <fputs@plt+0x153fc>
   264b0:	and	r3, r3, #187	; 0xbb
   264b4:	strb	r3, [r5, #55]	; 0x37
   264b8:	ldrb	r3, [r4]
   264bc:	cmp	r3, #0
   264c0:	bne	264c8 <fputs@plt+0x15358>
   264c4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   264c8:	mov	r1, r4
   264cc:	mov	r0, r6
   264d0:	bl	26404 <fputs@plt+0x15294>
   264d4:	cmp	r0, #0
   264d8:	ldrbeq	r3, [r5, #55]	; 0x37
   264dc:	orreq	r3, r3, #4
   264e0:	beq	26554 <fputs@plt+0x153e4>
   264e4:	mov	r1, r4
   264e8:	mov	r0, r7
   264ec:	bl	26404 <fputs@plt+0x15294>
   264f0:	cmp	r0, #0
   264f4:	bne	26538 <fputs@plt+0x153c8>
   264f8:	add	r0, r4, #3
   264fc:	bl	15898 <fputs@plt+0x4728>
   26500:	asr	r1, r0, #31
   26504:	bl	15960 <fputs@plt+0x47f0>
   26508:	strh	r0, [r5, #48]	; 0x30
   2650c:	mov	r3, r4
   26510:	ldrb	r2, [r3]
   26514:	add	r1, r3, #1
   26518:	tst	r2, #223	; 0xdf
   2651c:	bne	2655c <fputs@plt+0x153ec>
   26520:	mov	r4, r3
   26524:	add	r3, r3, #1
   26528:	ldrb	r2, [r4]
   2652c:	cmp	r2, #32
   26530:	beq	26520 <fputs@plt+0x153b0>
   26534:	b	264b8 <fputs@plt+0x15348>
   26538:	mov	r1, r4
   2653c:	mov	r0, r8
   26540:	bl	26404 <fputs@plt+0x15294>
   26544:	cmp	r0, #0
   26548:	bne	2650c <fputs@plt+0x1539c>
   2654c:	ldrb	r3, [r5, #55]	; 0x37
   26550:	orr	r3, r3, #64	; 0x40
   26554:	strb	r3, [r5, #55]	; 0x37
   26558:	b	2650c <fputs@plt+0x1539c>
   2655c:	mov	r3, r1
   26560:	b	26510 <fputs@plt+0x153a0>
   26564:	andeq	r7, r7, ip, lsl #18
   26568:	andeq	r7, r7, r7, lsl r9
   2656c:	andeq	r7, r7, r1, lsr #18
   26570:	push	{r4, r5, r6, r7, lr}
   26574:	subs	r5, r2, #0
   26578:	sub	sp, sp, #60	; 0x3c
   2657c:	beq	26618 <fputs@plt+0x154a8>
   26580:	ldr	r1, [r5]
   26584:	cmp	r1, #0
   26588:	beq	26618 <fputs@plt+0x154a8>
   2658c:	ldr	r3, [r5, #8]
   26590:	cmp	r3, #0
   26594:	beq	26618 <fputs@plt+0x154a8>
   26598:	mov	r6, r0
   2659c:	ldm	r0, {r0, r2}
   265a0:	bl	174fc <fputs@plt+0x638c>
   265a4:	subs	r7, r0, #0
   265a8:	beq	26618 <fputs@plt+0x154a8>
   265ac:	ldr	r4, [r5, #4]
   265b0:	cmp	r4, #0
   265b4:	beq	265d8 <fputs@plt+0x15468>
   265b8:	mov	r1, r4
   265bc:	ldr	r0, [r5]
   265c0:	bl	259f8 <fputs@plt+0x14888>
   265c4:	cmp	r0, #0
   265c8:	bne	26624 <fputs@plt+0x154b4>
   265cc:	ldr	r0, [r7, #8]
   265d0:	bl	1c9e4 <fputs@plt+0xb874>
   265d4:	mov	r4, r0
   265d8:	cmp	r4, #0
   265dc:	ldr	r0, [r5, #8]
   265e0:	beq	26638 <fputs@plt+0x154c8>
   265e4:	ldrb	r3, [r4, #55]	; 0x37
   265e8:	ldrh	r1, [r4, #50]	; 0x32
   265ec:	ldr	r2, [r4, #8]
   265f0:	bic	r3, r3, #4
   265f4:	strb	r3, [r4, #55]	; 0x37
   265f8:	add	r1, r1, #1
   265fc:	mov	r3, r4
   26600:	bl	26424 <fputs@plt+0x152b4>
   26604:	ldr	r3, [r4, #36]	; 0x24
   26608:	cmp	r3, #0
   2660c:	ldreq	r3, [r4, #8]
   26610:	ldrsheq	r3, [r3]
   26614:	strheq	r3, [r7, #38]	; 0x26
   26618:	mov	r0, #0
   2661c:	add	sp, sp, #60	; 0x3c
   26620:	pop	{r4, r5, r6, r7, pc}
   26624:	ldr	r2, [r6, #4]
   26628:	mov	r1, r4
   2662c:	ldr	r0, [r6]
   26630:	bl	17578 <fputs@plt+0x6408>
   26634:	b	265d4 <fputs@plt+0x15464>
   26638:	ldrh	r3, [r7, #40]	; 0x28
   2663c:	add	r2, r7, #38	; 0x26
   26640:	mov	r1, #1
   26644:	strh	r3, [sp, #48]	; 0x30
   26648:	mov	r3, sp
   2664c:	bl	26424 <fputs@plt+0x152b4>
   26650:	ldrh	r3, [sp, #48]	; 0x30
   26654:	strh	r3, [r7, #40]	; 0x28
   26658:	b	26618 <fputs@plt+0x154a8>
   2665c:	mov	r3, r2
   26660:	push	{r4, lr}
   26664:	ldr	r2, [pc, #12]	; 26678 <fputs@plt+0x15508>
   26668:	bl	17b7c <fputs@plt+0x6a0c>
   2666c:	clz	r0, r0
   26670:	lsr	r0, r0, #5
   26674:	pop	{r4, pc}
   26678:	ldrdeq	r4, [r7], -r1
   2667c:	ldr	r2, [pc, #84]	; 266d8 <fputs@plt+0x15568>
   26680:	push	{r4, r5, lr}
   26684:	ldr	r3, [r2, #340]	; 0x154
   26688:	ldr	ip, [r2, #344]	; 0x158
   2668c:	sub	r3, r3, #1
   26690:	mov	lr, r3
   26694:	add	r1, ip, r3, lsl #2
   26698:	cmp	r3, #0
   2669c:	bge	266a8 <fputs@plt+0x15538>
   266a0:	mov	r0, #0
   266a4:	pop	{r4, r5, pc}
   266a8:	mov	r4, r1
   266ac:	sub	r1, r1, #4
   266b0:	ldr	r5, [r4]
   266b4:	cmp	r5, r0
   266b8:	bne	266d0 <fputs@plt+0x15560>
   266bc:	ldr	r3, [ip, lr, lsl #2]
   266c0:	str	lr, [r2, #340]	; 0x154
   266c4:	str	r3, [r4]
   266c8:	mov	r0, #1
   266cc:	pop	{r4, r5, pc}
   266d0:	sub	r3, r3, #1
   266d4:	b	26698 <fputs@plt+0x15528>
   266d8:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   266dc:	cmp	r0, #0
   266e0:	bxeq	lr
   266e4:	push	{r4, r5, r6, r7, r8, lr}
   266e8:	sub	r5, r0, #4
   266ec:	ldr	r7, [r0, #-4]
   266f0:	mov	r6, r5
   266f4:	mov	r4, #1
   266f8:	cmp	r4, r7
   266fc:	blt	2670c <fputs@plt+0x1559c>
   26700:	mov	r0, r5
   26704:	pop	{r4, r5, r6, r7, r8, lr}
   26708:	b	1abdc <fputs@plt+0x9a6c>
   2670c:	ldr	r0, [r6, #4]!
   26710:	cmp	r0, #0
   26714:	beq	2671c <fputs@plt+0x155ac>
   26718:	bl	1abdc <fputs@plt+0x9a6c>
   2671c:	add	r4, r4, #1
   26720:	b	266f8 <fputs@plt+0x15588>
   26724:	ldrb	r2, [r0, #74]	; 0x4a
   26728:	ldr	r3, [pc, #8]	; 26738 <fputs@plt+0x155c8>
   2672c:	add	r3, r3, r2
   26730:	ldrb	r0, [r3, #3108]	; 0xc24
   26734:	bx	lr
   26738:	strheq	r4, [r7], -r0
   2673c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   26740:	mov	r4, r0
   26744:	ldr	r7, [pc, #692]	; 26a00 <fputs@plt+0x15890>
   26748:	ldr	r9, [pc, #692]	; 26a04 <fputs@plt+0x15894>
   2674c:	ldr	sl, [pc, #692]	; 26a08 <fputs@plt+0x15898>
   26750:	ldr	fp, [pc, #692]	; 26a0c <fputs@plt+0x1589c>
   26754:	mov	r6, #0
   26758:	mov	r5, #2
   2675c:	ldrb	r2, [r4]
   26760:	cmp	r2, #0
   26764:	beq	26834 <fputs@plt+0x156c4>
   26768:	cmp	r2, #34	; 0x22
   2676c:	beq	268dc <fputs@plt+0x1576c>
   26770:	bhi	267ec <fputs@plt+0x1567c>
   26774:	cmp	r2, #13
   26778:	bhi	267dc <fputs@plt+0x1566c>
   2677c:	cmp	r2, #12
   26780:	bcs	267e4 <fputs@plt+0x15674>
   26784:	sub	r3, r2, #9
   26788:	cmp	r3, #1
   2678c:	bls	267e4 <fputs@plt+0x15674>
   26790:	add	r3, r7, r2
   26794:	ldrb	r3, [r3, #320]	; 0x140
   26798:	tst	r3, #70	; 0x46
   2679c:	movne	r8, #1
   267a0:	beq	268d4 <fputs@plt+0x15764>
   267a4:	ldrb	r1, [r4, r8]
   267a8:	add	r1, r7, r1
   267ac:	ldrb	r1, [r1, #320]	; 0x140
   267b0:	tst	r1, #70	; 0x46
   267b4:	bne	26900 <fputs@plt+0x15790>
   267b8:	cmp	r2, #84	; 0x54
   267bc:	beq	26950 <fputs@plt+0x157e0>
   267c0:	bhi	26908 <fputs@plt+0x15798>
   267c4:	cmp	r2, #67	; 0x43
   267c8:	beq	26920 <fputs@plt+0x157b0>
   267cc:	cmp	r2, #69	; 0x45
   267d0:	beq	269b0 <fputs@plt+0x15840>
   267d4:	mov	r0, r5
   267d8:	b	26944 <fputs@plt+0x157d4>
   267dc:	cmp	r2, #32
   267e0:	bne	26790 <fputs@plt+0x15620>
   267e4:	mov	r0, #1
   267e8:	b	26860 <fputs@plt+0x156f0>
   267ec:	cmp	r2, #47	; 0x2f
   267f0:	beq	26874 <fputs@plt+0x15704>
   267f4:	bhi	26844 <fputs@plt+0x156d4>
   267f8:	cmp	r2, #39	; 0x27
   267fc:	beq	268dc <fputs@plt+0x1576c>
   26800:	cmp	r2, #45	; 0x2d
   26804:	bne	26790 <fputs@plt+0x15620>
   26808:	ldrb	r3, [r4, #1]
   2680c:	cmp	r3, #45	; 0x2d
   26810:	bne	268d4 <fputs@plt+0x15764>
   26814:	mov	r2, r4
   26818:	mov	r4, r2
   2681c:	ldrb	r3, [r2], #1
   26820:	cmp	r3, #0
   26824:	cmpne	r3, #10
   26828:	bne	26818 <fputs@plt+0x156a8>
   2682c:	cmp	r3, #0
   26830:	bne	267e4 <fputs@plt+0x15674>
   26834:	sub	r0, r6, #1
   26838:	clz	r0, r0
   2683c:	lsr	r0, r0, #5
   26840:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26844:	cmp	r2, #91	; 0x5b
   26848:	beq	268b0 <fputs@plt+0x15740>
   2684c:	cmp	r2, #96	; 0x60
   26850:	beq	268dc <fputs@plt+0x1576c>
   26854:	cmp	r2, #59	; 0x3b
   26858:	moveq	r0, #0
   2685c:	bne	26790 <fputs@plt+0x15620>
   26860:	add	r6, r7, r6, lsl #3
   26864:	add	r0, r6, r0
   26868:	add	r4, r4, #1
   2686c:	ldrb	r6, [r0, #3114]	; 0xc2a
   26870:	b	2675c <fputs@plt+0x155ec>
   26874:	ldrb	r3, [r4, #1]
   26878:	cmp	r3, #42	; 0x2a
   2687c:	bne	268d4 <fputs@plt+0x15764>
   26880:	add	r3, r4, #2
   26884:	mov	r4, r3
   26888:	ldrb	r0, [r3], #1
   2688c:	cmp	r0, #0
   26890:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26894:	cmp	r0, #42	; 0x2a
   26898:	bne	26884 <fputs@plt+0x15714>
   2689c:	ldrb	r2, [r3]
   268a0:	cmp	r2, #47	; 0x2f
   268a4:	bne	26884 <fputs@plt+0x15714>
   268a8:	add	r4, r4, #1
   268ac:	b	267e4 <fputs@plt+0x15674>
   268b0:	add	r3, r4, #1
   268b4:	ldrb	r0, [r3]
   268b8:	mov	r4, r3
   268bc:	add	r3, r3, #1
   268c0:	cmp	r0, #0
   268c4:	cmpne	r0, #93	; 0x5d
   268c8:	bne	268b4 <fputs@plt+0x15744>
   268cc:	cmp	r0, #0
   268d0:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   268d4:	mov	r0, r5
   268d8:	b	26860 <fputs@plt+0x156f0>
   268dc:	add	r3, r4, #1
   268e0:	ldrb	r0, [r3]
   268e4:	mov	r4, r3
   268e8:	add	r3, r3, #1
   268ec:	cmp	r0, #0
   268f0:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   268f4:	cmp	r2, r0
   268f8:	bne	268e0 <fputs@plt+0x15770>
   268fc:	b	268d4 <fputs@plt+0x15764>
   26900:	add	r8, r8, #1
   26904:	b	267a4 <fputs@plt+0x15634>
   26908:	cmp	r2, #101	; 0x65
   2690c:	beq	269b0 <fputs@plt+0x15840>
   26910:	cmp	r2, #116	; 0x74
   26914:	beq	26950 <fputs@plt+0x157e0>
   26918:	cmp	r2, #99	; 0x63
   2691c:	bne	267d4 <fputs@plt+0x15664>
   26920:	cmp	r8, #6
   26924:	bne	267d4 <fputs@plt+0x15664>
   26928:	mov	r2, r8
   2692c:	mov	r1, fp
   26930:	mov	r0, r4
   26934:	bl	25a20 <fputs@plt+0x148b0>
   26938:	cmp	r0, #0
   2693c:	movne	r0, #2
   26940:	moveq	r0, #4
   26944:	sub	r3, r8, #1
   26948:	add	r4, r4, r3
   2694c:	b	26860 <fputs@plt+0x156f0>
   26950:	cmp	r8, #7
   26954:	bne	26978 <fputs@plt+0x15808>
   26958:	mov	r2, r8
   2695c:	ldr	r1, [pc, #172]	; 26a10 <fputs@plt+0x158a0>
   26960:	mov	r0, r4
   26964:	bl	25a20 <fputs@plt+0x148b0>
   26968:	cmp	r0, #0
   2696c:	movne	r0, #2
   26970:	moveq	r0, #6
   26974:	b	26944 <fputs@plt+0x157d4>
   26978:	cmp	r8, #4
   2697c:	moveq	r2, r8
   26980:	ldreq	r1, [pc, #140]	; 26a14 <fputs@plt+0x158a4>
   26984:	beq	26998 <fputs@plt+0x15828>
   26988:	cmp	r8, #9
   2698c:	bne	267d4 <fputs@plt+0x15664>
   26990:	ldr	r1, [pc, #128]	; 26a18 <fputs@plt+0x158a8>
   26994:	mov	r2, r8
   26998:	mov	r0, r4
   2699c:	bl	25a20 <fputs@plt+0x148b0>
   269a0:	cmp	r0, #0
   269a4:	movne	r0, #2
   269a8:	moveq	r0, #5
   269ac:	b	26944 <fputs@plt+0x157d4>
   269b0:	cmp	r8, #3
   269b4:	bne	269d8 <fputs@plt+0x15868>
   269b8:	mov	r2, r8
   269bc:	mov	r1, sl
   269c0:	mov	r0, r4
   269c4:	bl	25a20 <fputs@plt+0x148b0>
   269c8:	cmp	r0, #0
   269cc:	movne	r0, #2
   269d0:	moveq	r0, #7
   269d4:	b	26944 <fputs@plt+0x157d4>
   269d8:	cmp	r8, #7
   269dc:	bne	267d4 <fputs@plt+0x15664>
   269e0:	mov	r2, r8
   269e4:	mov	r1, r9
   269e8:	mov	r0, r4
   269ec:	bl	25a20 <fputs@plt+0x148b0>
   269f0:	cmp	r0, #0
   269f4:	movne	r0, #2
   269f8:	moveq	r0, #3
   269fc:	b	26944 <fputs@plt+0x157d4>
   26a00:	strheq	r4, [r7], -r0
   26a04:	andeq	r7, r7, r7, asr #18
   26a08:	andeq	r7, r7, r3, asr #18
   26a0c:	andeq	r7, r7, sp, lsr #18
   26a10:			; <UNDEFINED> instruction: 0x0007afb4
   26a14:	andeq	r7, r7, r4, lsr r9
   26a18:	andeq	r7, r7, r9, lsr r9
   26a1c:	ldr	r0, [pc]	; 26a24 <fputs@plt+0x158b4>
   26a20:	bx	lr
   26a24:	andeq	r4, r7, sl, lsl sp
   26a28:	ldr	r0, [pc]	; 26a30 <fputs@plt+0x158c0>
   26a2c:	bx	lr
   26a30:	andeq	r7, r7, pc, asr #18
   26a34:	ldr	r0, [pc]	; 26a3c <fputs@plt+0x158cc>
   26a38:	bx	lr
   26a3c:	eoreq	pc, sp, r0, lsr #11
   26a40:	mov	r0, #0
   26a44:	bx	lr
   26a48:	push	{r0, r1, r2, r3}
   26a4c:	ldr	r3, [pc, #648]	; 26cdc <fputs@plt+0x15b6c>
   26a50:	push	{r0, r1, r4, r6, r7, r8, r9, lr}
   26a54:	ldr	r4, [r3, #228]	; 0xe4
   26a58:	cmp	r4, #0
   26a5c:	beq	26a80 <fputs@plt+0x15910>
   26a60:	ldr	r0, [pc, #632]	; 26ce0 <fputs@plt+0x15b70>
   26a64:	bl	2e454 <fputs@plt+0x1d2e4>
   26a68:	mov	r4, r0
   26a6c:	mov	r0, r4
   26a70:	add	sp, sp, #8
   26a74:	pop	{r4, r6, r7, r8, r9, lr}
   26a78:	add	sp, sp, #16
   26a7c:	bx	lr
   26a80:	add	r2, sp, #36	; 0x24
   26a84:	str	r2, [sp, #4]
   26a88:	ldr	r2, [sp, #32]
   26a8c:	sub	r2, r2, #4
   26a90:	cmp	r2, #22
   26a94:	ldrls	pc, [pc, r2, lsl #2]
   26a98:	b	26af8 <fputs@plt+0x15988>
   26a9c:	andeq	r6, r2, r0, lsl #22
   26aa0:	andeq	r6, r2, r0, lsr #22
   26aa4:	andeq	r6, r2, r8, asr fp
   26aa8:	andeq	r6, r2, r8, ror fp
   26aac:	strdeq	r6, [r2], -r8
   26ab0:	andeq	r6, r2, r8, asr #22
   26ab4:	strdeq	r6, [r2], -r8
   26ab8:	strdeq	r6, [r2], -r8
   26abc:	strdeq	r6, [r2], -r8
   26ac0:	andeq	r6, r2, r0, lsl #24
   26ac4:	andeq	r6, r2, ip, ror #20
   26ac8:	strdeq	r6, [r2], -r8
   26acc:	andeq	r6, r2, r8, lsl ip
   26ad0:	andeq	r6, r2, r0, lsr ip
   26ad4:	andeq	r6, r2, r8, lsr #23
   26ad8:	ldrdeq	r6, [r2], -r8
   26adc:	andeq	r6, r2, r0, asr #24
   26ae0:	strdeq	r6, [r2], -r8
   26ae4:	andeq	r6, r2, r0, asr ip
   26ae8:	strdeq	r6, [r2], -r8
   26aec:	muleq	r2, r8, fp
   26af0:			; <UNDEFINED> instruction: 0x00026cbc
   26af4:	andeq	r6, r2, ip, asr #25
   26af8:	mov	r4, #1
   26afc:	b	26a6c <fputs@plt+0x158fc>
   26b00:	ldr	r3, [sp, #4]
   26b04:	ldr	ip, [pc, #472]	; 26ce4 <fputs@plt+0x15b74>
   26b08:	ldr	lr, [r3]
   26b0c:	ldm	lr!, {r0, r1, r2, r3}
   26b10:	stmia	ip!, {r0, r1, r2, r3}
   26b14:	ldm	lr, {r0, r1, r2, r3}
   26b18:	stm	ip, {r0, r1, r2, r3}
   26b1c:	b	26a6c <fputs@plt+0x158fc>
   26b20:	ldr	r3, [r3, #40]	; 0x28
   26b24:	cmp	r3, #0
   26b28:	bne	26b38 <fputs@plt+0x159c8>
   26b2c:	ldr	r1, [pc, #436]	; 26ce8 <fputs@plt+0x15b78>
   26b30:	mov	r0, #4
   26b34:	bl	26a48 <fputs@plt+0x158d8>
   26b38:	ldr	r3, [sp, #4]
   26b3c:	ldr	lr, [pc, #416]	; 26ce4 <fputs@plt+0x15b74>
   26b40:	ldr	ip, [r3]
   26b44:	b	26b0c <fputs@plt+0x1599c>
   26b48:	ldr	r2, [sp, #4]
   26b4c:	ldr	r2, [r2]
   26b50:	str	r2, [r3]
   26b54:	b	26a6c <fputs@plt+0x158fc>
   26b58:	ldr	r2, [sp, #4]
   26b5c:	ldr	r1, [r2]
   26b60:	str	r1, [r3, #192]	; 0xc0
   26b64:	ldr	r1, [r2, #4]
   26b68:	ldr	r2, [r2, #8]
   26b6c:	str	r1, [r3, #196]	; 0xc4
   26b70:	str	r2, [r3, #200]	; 0xc8
   26b74:	b	26a6c <fputs@plt+0x158fc>
   26b78:	ldr	r2, [sp, #4]
   26b7c:	ldr	r1, [r2]
   26b80:	str	r1, [r3, #204]	; 0xcc
   26b84:	ldr	r1, [r2, #4]
   26b88:	ldr	r2, [r2, #8]
   26b8c:	str	r1, [r3, #208]	; 0xd0
   26b90:	str	r2, [r3, #212]	; 0xd4
   26b94:	b	26a6c <fputs@plt+0x158fc>
   26b98:	ldr	r3, [sp, #4]
   26b9c:	mov	r2, #160	; 0xa0
   26ba0:	ldr	r3, [r3]
   26ba4:	b	26b50 <fputs@plt+0x159e0>
   26ba8:	ldr	r3, [sp, #4]
   26bac:	ldr	ip, [pc, #312]	; 26cec <fputs@plt+0x15b7c>
   26bb0:	ldr	lr, [r3]
   26bb4:	ldm	lr!, {r0, r1, r2, r3}
   26bb8:	stmia	ip!, {r0, r1, r2, r3}
   26bbc:	ldm	lr!, {r0, r1, r2, r3}
   26bc0:	stmia	ip!, {r0, r1, r2, r3}
   26bc4:	ldm	lr!, {r0, r1, r2, r3}
   26bc8:	stmia	ip!, {r0, r1, r2, r3}
   26bcc:	ldr	r3, [lr]
   26bd0:	str	r3, [ip]
   26bd4:	b	26a6c <fputs@plt+0x158fc>
   26bd8:	ldr	r3, [r3, #116]	; 0x74
   26bdc:	cmp	r3, #0
   26be0:	bne	26bf0 <fputs@plt+0x15a80>
   26be4:	ldr	r1, [pc, #260]	; 26cf0 <fputs@plt+0x15b80>
   26be8:	mov	r0, #18
   26bec:	bl	26a48 <fputs@plt+0x158d8>
   26bf0:	ldr	r3, [sp, #4]
   26bf4:	ldr	lr, [pc, #240]	; 26cec <fputs@plt+0x15b7c>
   26bf8:	ldr	ip, [r3]
   26bfc:	b	26bb4 <fputs@plt+0x15a44>
   26c00:	ldr	r2, [sp, #4]
   26c04:	ldr	r1, [r2]
   26c08:	ldr	r2, [r2, #4]
   26c0c:	str	r1, [r3, #28]
   26c10:	str	r2, [r3, #32]
   26c14:	b	26a6c <fputs@plt+0x158fc>
   26c18:	ldr	r2, [sp, #4]
   26c1c:	ldr	r1, [r2]
   26c20:	ldr	r2, [r2, #4]
   26c24:	str	r1, [r3, #256]	; 0x100
   26c28:	str	r2, [r3, #260]	; 0x104
   26c2c:	b	26a6c <fputs@plt+0x158fc>
   26c30:	ldr	r2, [sp, #4]
   26c34:	ldr	r2, [r2]
   26c38:	str	r2, [r3, #12]
   26c3c:	b	26a6c <fputs@plt+0x158fc>
   26c40:	ldr	r2, [sp, #4]
   26c44:	ldr	r2, [r2]
   26c48:	str	r2, [r3, #16]
   26c4c:	b	26a6c <fputs@plt+0x158fc>
   26c50:	ldr	r2, [sp, #4]
   26c54:	ldr	r8, [pc, #152]	; 26cf4 <fputs@plt+0x15b84>
   26c58:	add	r2, r2, #7
   26c5c:	bic	r2, r2, #7
   26c60:	mov	r9, #0
   26c64:	ldrd	r6, [r2], #15
   26c68:	bic	r2, r2, #7
   26c6c:	ldrd	r0, [r2]
   26c70:	cmp	r1, r9
   26c74:	cmpeq	r0, r8
   26c78:	movhi	r0, r8
   26c7c:	movhi	r1, r9
   26c80:	cmp	r6, #0
   26c84:	sbcs	r2, r7, #0
   26c88:	movlt	ip, #0
   26c8c:	movlt	r2, ip
   26c90:	blt	26cac <fputs@plt+0x15b3c>
   26c94:	cmp	r6, r0
   26c98:	sbcs	lr, r7, r1
   26c9c:	mov	ip, r0
   26ca0:	mov	r2, r1
   26ca4:	movlt	ip, r6
   26ca8:	movlt	r2, r7
   26cac:	strd	r0, [r3, #184]	; 0xb8
   26cb0:	str	ip, [r3, #176]	; 0xb0
   26cb4:	str	r2, [r3, #180]	; 0xb4
   26cb8:	b	26a6c <fputs@plt+0x158fc>
   26cbc:	ldr	r2, [sp, #4]
   26cc0:	ldr	r2, [r2]
   26cc4:	str	r2, [r3, #224]	; 0xe0
   26cc8:	b	26a6c <fputs@plt+0x158fc>
   26ccc:	ldr	r2, [sp, #4]
   26cd0:	ldr	r2, [r2]
   26cd4:	str	r2, [r3, #36]	; 0x24
   26cd8:	b	26a6c <fputs@plt+0x158fc>
   26cdc:	andeq	ip, r8, r0, lsr r1
   26ce0:			; <UNDEFINED> instruction: 0x000209b3
   26ce4:	andeq	ip, r8, r8, asr r1
   26ce8:	andeq	r4, r7, r4, lsr #26
   26cec:	muleq	r8, ip, r1
   26cf0:	andeq	r4, r7, r4, asr #26
   26cf4:	svcvc	0x00ff0000
   26cf8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   26cfc:	ldr	r4, [pc, #756]	; 26ff8 <fputs@plt+0x15e88>
   26d00:	ldr	r5, [r4, #228]	; 0xe4
   26d04:	cmp	r5, #0
   26d08:	movne	r8, #0
   26d0c:	bne	26e0c <fputs@plt+0x15c9c>
   26d10:	ldr	r7, [r4, #240]	; 0xf0
   26d14:	mov	r3, #1
   26d18:	cmp	r7, #0
   26d1c:	str	r3, [r4, #236]	; 0xec
   26d20:	bne	26f54 <fputs@plt+0x15de4>
   26d24:	ldr	r3, [r4, #40]	; 0x28
   26d28:	cmp	r3, #0
   26d2c:	bne	26d3c <fputs@plt+0x15bcc>
   26d30:	ldr	r1, [pc, #708]	; 26ffc <fputs@plt+0x15e8c>
   26d34:	mov	r0, #4
   26d38:	bl	26a48 <fputs@plt+0x158d8>
   26d3c:	ldr	r6, [pc, #700]	; 27000 <fputs@plt+0x15e90>
   26d40:	mov	r2, #32
   26d44:	mov	r1, #0
   26d48:	add	r0, r6, #216	; 0xd8
   26d4c:	bl	10f48 <memset@plt>
   26d50:	ldr	r0, [r4, #192]	; 0xc0
   26d54:	mov	r3, #8
   26d58:	cmp	r0, #0
   26d5c:	str	r3, [r6, #216]	; 0xd8
   26d60:	beq	26e24 <fputs@plt+0x15cb4>
   26d64:	ldr	r2, [r4, #196]	; 0xc4
   26d68:	cmp	r2, #99	; 0x63
   26d6c:	ble	26e24 <fputs@plt+0x15cb4>
   26d70:	ldr	r3, [r4, #200]	; 0xc8
   26d74:	cmp	r3, #0
   26d78:	ble	26e24 <fputs@plt+0x15cb4>
   26d7c:	bic	r2, r2, #7
   26d80:	str	r3, [r6, #240]	; 0xf0
   26d84:	mov	r1, r0
   26d88:	sub	r3, r3, #1
   26d8c:	rsb	ip, r2, #0
   26d90:	str	r2, [r4, #196]	; 0xc4
   26d94:	str	r0, [r6, #236]	; 0xec
   26d98:	cmp	r7, r3
   26d9c:	blt	26e14 <fputs@plt+0x15ca4>
   26da0:	mul	r3, r3, r2
   26da4:	mov	r1, #0
   26da8:	add	r2, r0, r3
   26dac:	str	r1, [r0, r3]
   26db0:	add	r3, r2, #4
   26db4:	str	r3, [r6, #232]	; 0xe8
   26db8:	ldr	r3, [r4, #204]	; 0xcc
   26dbc:	cmp	r3, #0
   26dc0:	beq	26ddc <fputs@plt+0x15c6c>
   26dc4:	ldr	r3, [r4, #208]	; 0xd0
   26dc8:	cmp	r3, #512	; 0x200
   26dcc:	blt	26ddc <fputs@plt+0x15c6c>
   26dd0:	ldr	r3, [r4, #212]	; 0xd4
   26dd4:	cmp	r3, #0
   26dd8:	bgt	26de8 <fputs@plt+0x15c78>
   26ddc:	mov	r3, #0
   26de0:	str	r3, [r4, #204]	; 0xcc
   26de4:	str	r3, [r4, #208]	; 0xd0
   26de8:	ldr	r3, [r4, #60]	; 0x3c
   26dec:	ldr	r0, [r4, #68]	; 0x44
   26df0:	blx	r3
   26df4:	subs	r8, r0, #0
   26df8:	beq	26f54 <fputs@plt+0x15de4>
   26dfc:	mov	r2, #32
   26e00:	mov	r1, #0
   26e04:	ldr	r0, [pc, #504]	; 27004 <fputs@plt+0x15e94>
   26e08:	bl	10f48 <memset@plt>
   26e0c:	mov	r0, r8
   26e10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   26e14:	add	r1, r1, r2
   26e18:	add	r7, r7, #1
   26e1c:	str	r1, [r1, ip]
   26e20:	b	26d98 <fputs@plt+0x15c28>
   26e24:	mov	r3, #0
   26e28:	str	r3, [r4, #192]	; 0xc0
   26e2c:	str	r3, [r4, #196]	; 0xc4
   26e30:	str	r3, [r4, #200]	; 0xc8
   26e34:	b	26db8 <fputs@plt+0x15c48>
   26e38:	ldr	r3, [r4, #116]	; 0x74
   26e3c:	cmp	r3, #0
   26e40:	bne	26e50 <fputs@plt+0x15ce0>
   26e44:	ldr	r1, [pc, #444]	; 27008 <fputs@plt+0x15e98>
   26e48:	mov	r0, #18
   26e4c:	bl	26a48 <fputs@plt+0x158d8>
   26e50:	ldr	r3, [r4, #116]	; 0x74
   26e54:	ldr	r0, [r4, #112]	; 0x70
   26e58:	blx	r3
   26e5c:	subs	r8, r0, #0
   26e60:	beq	26fd8 <fputs@plt+0x15e68>
   26e64:	mov	r3, #0
   26e68:	str	r3, [r4, #232]	; 0xe8
   26e6c:	ldr	r3, [r4, #248]	; 0xf8
   26e70:	sub	r3, r3, #1
   26e74:	cmp	r3, #0
   26e78:	str	r3, [r4, #248]	; 0xf8
   26e7c:	movle	r3, #0
   26e80:	strle	r3, [r4, #252]	; 0xfc
   26e84:	b	26e0c <fputs@plt+0x15c9c>
   26e88:	bl	1abdc <fputs@plt+0x9a6c>
   26e8c:	bl	270d0 <fputs@plt+0x15f60>
   26e90:	subs	r8, r0, #0
   26e94:	bne	26e64 <fputs@plt+0x15cf4>
   26e98:	ldr	r5, [pc, #352]	; 27000 <fputs@plt+0x15e90>
   26e9c:	ldr	r3, [r5, #164]	; 0xa4
   26ea0:	cmp	r3, #0
   26ea4:	beq	26f38 <fputs@plt+0x15dc8>
   26ea8:	ldr	r9, [r4, #204]	; 0xcc
   26eac:	ldr	r6, [r4, #212]	; 0xd4
   26eb0:	cmp	r9, #0
   26eb4:	ldr	r7, [r4, #208]	; 0xd0
   26eb8:	moveq	r6, r9
   26ebc:	moveq	r7, r9
   26ec0:	bic	r7, r7, #7
   26ec4:	cmp	r6, #90	; 0x5a
   26ec8:	str	r7, [r5, #176]	; 0xb0
   26ecc:	str	r6, [r5, #204]	; 0xcc
   26ed0:	str	r6, [r5, #180]	; 0xb4
   26ed4:	movgt	r0, #10
   26ed8:	bgt	26eec <fputs@plt+0x15d7c>
   26edc:	mov	r1, #10
   26ee0:	mov	r0, r6
   26ee4:	bl	70a94 <fputs@plt+0x5f924>
   26ee8:	add	r0, r0, #1
   26eec:	mov	r3, #0
   26ef0:	str	r0, [r5, #184]	; 0xb8
   26ef4:	mov	r2, r9
   26ef8:	mov	r0, r6
   26efc:	mov	r1, r3
   26f00:	rsb	lr, r7, #0
   26f04:	mov	sl, #1
   26f08:	str	r9, [r5, #188]	; 0xbc
   26f0c:	str	r3, [r5, #200]	; 0xc8
   26f10:	str	r3, [r5, #208]	; 0xd0
   26f14:	sub	r0, r0, #1
   26f18:	cmn	r0, #1
   26f1c:	mov	ip, r2
   26f20:	add	r2, r2, r7
   26f24:	bne	26f44 <fputs@plt+0x15dd4>
   26f28:	mla	r6, r7, r6, r9
   26f2c:	cmp	r3, #0
   26f30:	strne	r1, [r5, #200]	; 0xc8
   26f34:	str	r6, [r5, #192]	; 0xc0
   26f38:	mov	r3, #1
   26f3c:	str	r3, [r4, #228]	; 0xe4
   26f40:	b	26e64 <fputs@plt+0x15cf4>
   26f44:	str	r1, [r2, lr]
   26f48:	mov	r3, sl
   26f4c:	mov	r1, ip
   26f50:	b	26f14 <fputs@plt+0x15da4>
   26f54:	mov	r3, #1
   26f58:	str	r3, [r4, #240]	; 0xf0
   26f5c:	ldr	r3, [r4, #252]	; 0xfc
   26f60:	ldr	r8, [r4, #228]	; 0xe4
   26f64:	cmp	r3, #0
   26f68:	moveq	r3, #8
   26f6c:	streq	r3, [r4, #252]	; 0xfc
   26f70:	ldr	r3, [r4, #248]	; 0xf8
   26f74:	cmp	r8, #0
   26f78:	add	r3, r3, #1
   26f7c:	str	r3, [r4, #248]	; 0xf8
   26f80:	movne	r8, r5
   26f84:	bne	26e6c <fputs@plt+0x15cfc>
   26f88:	ldr	r1, [r4, #232]	; 0xe8
   26f8c:	cmp	r1, #0
   26f90:	bne	26e6c <fputs@plt+0x15cfc>
   26f94:	mov	r3, #1
   26f98:	mov	r2, #92	; 0x5c
   26f9c:	ldr	r0, [pc, #104]	; 2700c <fputs@plt+0x15e9c>
   26fa0:	str	r3, [r4, #232]	; 0xe8
   26fa4:	bl	10f48 <memset@plt>
   26fa8:	mov	r1, #3
   26fac:	ldr	r0, [pc, #92]	; 27010 <fputs@plt+0x15ea0>
   26fb0:	bl	1e8b0 <fputs@plt+0xd740>
   26fb4:	mov	r1, #8
   26fb8:	ldr	r0, [pc, #84]	; 27014 <fputs@plt+0x15ea4>
   26fbc:	bl	1e8b0 <fputs@plt+0xd740>
   26fc0:	mov	r1, #57	; 0x39
   26fc4:	ldr	r0, [pc, #76]	; 27018 <fputs@plt+0x15ea8>
   26fc8:	bl	1e8b0 <fputs@plt+0xd740>
   26fcc:	ldr	r3, [r4, #244]	; 0xf4
   26fd0:	cmp	r3, #0
   26fd4:	beq	26e38 <fputs@plt+0x15cc8>
   26fd8:	mov	r3, #1
   26fdc:	mov	r0, #10
   26fe0:	str	r3, [r4, #244]	; 0xf4
   26fe4:	bl	27114 <fputs@plt+0x15fa4>
   26fe8:	cmp	r0, #0
   26fec:	bne	26e88 <fputs@plt+0x15d18>
   26ff0:	mov	r8, #7
   26ff4:	b	26e64 <fputs@plt+0x15cf4>
   26ff8:	andeq	ip, r8, r0, lsr r1
   26ffc:	andeq	r4, r7, r4, lsr #26
   27000:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   27004:	andeq	r0, r9, r8, lsr #17
   27008:	andeq	r4, r7, r4, asr #26
   2700c:	andeq	r0, r9, r8, asr #17
   27010:	muleq	r8, r4, r3
   27014:	andeq	ip, r8, r8, ror #7
   27018:	andeq	ip, r8, r8, asr #9
   2701c:	push	{r4, r5, r6, lr}
   27020:	mov	r5, r0
   27024:	bl	26cf8 <fputs@plt+0x15b88>
   27028:	cmp	r0, #0
   2702c:	ldreq	r3, [pc, #60]	; 27070 <fputs@plt+0x15f00>
   27030:	ldreq	r4, [r3, #80]	; 0x50
   27034:	beq	27060 <fputs@plt+0x15ef0>
   27038:	mov	r4, #0
   2703c:	b	27068 <fputs@plt+0x15ef8>
   27040:	cmp	r5, #0
   27044:	beq	27068 <fputs@plt+0x15ef8>
   27048:	ldr	r1, [r4, #16]
   2704c:	mov	r0, r5
   27050:	bl	1114c <strcmp@plt>
   27054:	cmp	r0, #0
   27058:	beq	27068 <fputs@plt+0x15ef8>
   2705c:	ldr	r4, [r4, #12]
   27060:	cmp	r4, #0
   27064:	bne	27040 <fputs@plt+0x15ed0>
   27068:	mov	r0, r4
   2706c:	pop	{r4, r5, r6, pc}
   27070:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   27074:	push	{r4, r5, r6, lr}
   27078:	mov	r5, r1
   2707c:	mov	r4, r0
   27080:	bl	26cf8 <fputs@plt+0x15b88>
   27084:	subs	r1, r0, #0
   27088:	bne	270c4 <fputs@plt+0x15f54>
   2708c:	mov	r0, r4
   27090:	bl	149bc <fputs@plt+0x384c>
   27094:	cmp	r5, #0
   27098:	ldr	r2, [pc, #44]	; 270cc <fputs@plt+0x15f5c>
   2709c:	bne	270b8 <fputs@plt+0x15f48>
   270a0:	ldr	r3, [r2, #80]	; 0x50
   270a4:	cmp	r3, #0
   270a8:	ldrne	r2, [r3, #12]
   270ac:	strne	r2, [r4, #12]
   270b0:	strne	r4, [r3, #12]
   270b4:	bne	270c4 <fputs@plt+0x15f54>
   270b8:	ldr	r3, [r2, #80]	; 0x50
   270bc:	str	r4, [r2, #80]	; 0x50
   270c0:	str	r3, [r4, #12]
   270c4:	mov	r0, r1
   270c8:	pop	{r4, r5, r6, pc}
   270cc:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   270d0:	push	{r4, lr}
   270d4:	mov	r1, #1
   270d8:	ldr	r4, [pc, #48]	; 27110 <fputs@plt+0x15fa0>
   270dc:	add	r0, r4, #4
   270e0:	bl	27074 <fputs@plt+0x15f04>
   270e4:	mov	r1, #0
   270e8:	add	r0, r4, #92	; 0x5c
   270ec:	bl	27074 <fputs@plt+0x15f04>
   270f0:	mov	r1, #0
   270f4:	add	r0, r4, #180	; 0xb4
   270f8:	bl	27074 <fputs@plt+0x15f04>
   270fc:	mov	r1, #0
   27100:	add	r0, r4, #268	; 0x10c
   27104:	bl	27074 <fputs@plt+0x15f04>
   27108:	mov	r0, #0
   2710c:	pop	{r4, pc}
   27110:	andeq	ip, r8, r0, lsl #22
   27114:	push	{r4, lr}
   27118:	mov	r4, r0
   2711c:	bl	26cf8 <fputs@plt+0x15b88>
   27120:	cmp	r4, #0
   27124:	movle	r3, #0
   27128:	movgt	r3, #1
   2712c:	cmp	r0, #0
   27130:	movne	r3, #0
   27134:	cmp	r3, #0
   27138:	beq	2714c <fputs@plt+0x15fdc>
   2713c:	mov	r0, r4
   27140:	asr	r1, r4, #31
   27144:	pop	{r4, lr}
   27148:	b	1ea54 <fputs@plt+0xd8e4>
   2714c:	mov	r0, r3
   27150:	pop	{r4, pc}
   27154:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   27158:	mov	r6, r2
   2715c:	ldr	r2, [r0, #8]
   27160:	sub	sp, sp, #84	; 0x54
   27164:	cmp	r2, #0
   27168:	mov	r4, r0
   2716c:	mov	r5, r1
   27170:	ble	27190 <fputs@plt+0x16020>
   27174:	ldrd	r0, [sp, #120]	; 0x78
   27178:	asr	r3, r2, #31
   2717c:	adds	r0, r0, r6
   27180:	adc	r1, r1, r6, asr #31
   27184:	cmp	r2, r0
   27188:	sbcs	r3, r3, r1
   2718c:	blt	271b8 <fputs@plt+0x16048>
   27190:	mov	r8, r6
   27194:	cmp	r8, #0
   27198:	bgt	27280 <fputs@plt+0x16110>
   2719c:	ldr	r3, [sp, #120]	; 0x78
   271a0:	mov	fp, #0
   271a4:	add	r6, r6, r3
   271a8:	str	r6, [r4, #12]
   271ac:	mov	r0, fp
   271b0:	add	sp, sp, #84	; 0x54
   271b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   271b8:	mov	r2, #72	; 0x48
   271bc:	mov	r1, r4
   271c0:	add	r0, sp, #8
   271c4:	bl	10fe4 <memcpy@plt>
   271c8:	mov	r2, #72	; 0x48
   271cc:	mov	r1, #0
   271d0:	mov	r0, r4
   271d4:	bl	10f48 <memset@plt>
   271d8:	mov	r3, #0
   271dc:	str	r3, [sp]
   271e0:	mov	r2, r4
   271e4:	ldr	r3, [sp, #64]	; 0x40
   271e8:	ldr	r1, [sp, #72]	; 0x48
   271ec:	ldr	r0, [sp, #68]	; 0x44
   271f0:	bl	1498c <fputs@plt+0x381c>
   271f4:	subs	fp, r0, #0
   271f8:	bne	27310 <fputs@plt+0x161a0>
   271fc:	ldr	sl, [sp, #12]
   27200:	ldr	r7, [sp, #24]
   27204:	mov	r8, #0
   27208:	mov	r9, #0
   2720c:	cmp	r7, #0
   27210:	bne	2723c <fputs@plt+0x160cc>
   27214:	add	r0, sp, #24
   27218:	bl	1be90 <fputs@plt+0xad20>
   2721c:	ldrd	r2, [sp, #120]	; 0x78
   27220:	mov	r1, r5
   27224:	mov	r0, r4
   27228:	strd	r2, [sp]
   2722c:	mov	r2, r6
   27230:	bl	14914 <fputs@plt+0x37a4>
   27234:	mov	fp, r0
   27238:	b	271ac <fputs@plt+0x1603c>
   2723c:	ldrd	r2, [sp, #32]
   27240:	adds	r0, r8, sl
   27244:	adc	r1, r9, sl, asr #31
   27248:	cmp	r2, r0
   2724c:	sbcs	r1, r3, r1
   27250:	sublt	sl, r2, r8
   27254:	strd	r8, [sp]
   27258:	mov	r2, sl
   2725c:	add	r1, r7, #4
   27260:	mov	r0, r4
   27264:	bl	14914 <fputs@plt+0x37a4>
   27268:	subs	fp, r0, #0
   2726c:	bne	27310 <fputs@plt+0x161a0>
   27270:	adds	r8, r8, sl
   27274:	adc	r9, r9, sl, asr #31
   27278:	ldr	r7, [r7]
   2727c:	b	2720c <fputs@plt+0x1609c>
   27280:	ldr	r9, [r4, #4]
   27284:	ldrd	r0, [r4, #24]
   27288:	mov	r2, r9
   2728c:	asr	r3, r9, #31
   27290:	bl	710c4 <fputs@plt+0x5ff54>
   27294:	sub	r7, r9, r2
   27298:	cmp	r7, r8
   2729c:	movge	r7, r8
   272a0:	cmp	r2, #0
   272a4:	mov	sl, r2
   272a8:	bne	272d4 <fputs@plt+0x16164>
   272ac:	add	r0, r9, #4
   272b0:	ldr	fp, [r4, #32]
   272b4:	bl	27114 <fputs@plt+0x15fa4>
   272b8:	cmp	r0, #0
   272bc:	beq	27308 <fputs@plt+0x16198>
   272c0:	cmp	fp, #0
   272c4:	str	sl, [r0]
   272c8:	strne	r0, [fp]
   272cc:	streq	r0, [r4, #16]
   272d0:	str	r0, [r4, #32]
   272d4:	ldr	r0, [r4, #32]
   272d8:	mov	r2, r7
   272dc:	add	r0, r0, #4
   272e0:	mov	r1, r5
   272e4:	add	r0, r0, sl
   272e8:	bl	10fe4 <memcpy@plt>
   272ec:	ldrd	r2, [r4, #24]
   272f0:	add	r5, r5, r7
   272f4:	sub	r8, r8, r7
   272f8:	adds	r2, r2, r7
   272fc:	adc	r3, r3, r7, asr #31
   27300:	strd	r2, [r4, #24]
   27304:	b	27194 <fputs@plt+0x16024>
   27308:	ldr	fp, [pc, #28]	; 2732c <fputs@plt+0x161bc>
   2730c:	b	271ac <fputs@plt+0x1603c>
   27310:	mov	r0, r4
   27314:	bl	148d8 <fputs@plt+0x3768>
   27318:	mov	r2, #72	; 0x48
   2731c:	add	r1, sp, #8
   27320:	mov	r0, r4
   27324:	bl	10fe4 <memcpy@plt>
   27328:	b	271ac <fputs@plt+0x1603c>
   2732c:	andeq	r0, r0, sl, lsl #24
   27330:	push	{r4, r5, r6, lr}
   27334:	mov	r4, r0
   27338:	mov	r5, r1
   2733c:	bl	26cf8 <fputs@plt+0x15b88>
   27340:	cmp	r0, #0
   27344:	bne	27358 <fputs@plt+0x161e8>
   27348:	mov	r0, r4
   2734c:	mov	r1, r5
   27350:	pop	{r4, r5, r6, lr}
   27354:	b	1ea54 <fputs@plt+0xd8e4>
   27358:	mov	r0, #0
   2735c:	pop	{r4, r5, r6, pc}
   27360:	push	{r4, r5, r6, lr}
   27364:	mov	r5, r0
   27368:	mov	r4, r1
   2736c:	bl	26cf8 <fputs@plt+0x15b88>
   27370:	cmp	r0, #0
   27374:	bne	2738c <fputs@plt+0x1621c>
   27378:	bic	r2, r4, r4, asr #31
   2737c:	mov	r0, r5
   27380:	asr	r3, r2, #31
   27384:	pop	{r4, r5, r6, lr}
   27388:	b	21b90 <fputs@plt+0x10a20>
   2738c:	mov	r0, #0
   27390:	pop	{r4, r5, r6, pc}
   27394:	push	{r4, r6, r7, lr}
   27398:	mov	r4, r0
   2739c:	mov	r6, r2
   273a0:	mov	r7, r3
   273a4:	bl	26cf8 <fputs@plt+0x15b88>
   273a8:	cmp	r0, #0
   273ac:	bne	273c4 <fputs@plt+0x16254>
   273b0:	mov	r2, r6
   273b4:	mov	r3, r7
   273b8:	mov	r0, r4
   273bc:	pop	{r4, r6, r7, lr}
   273c0:	b	21b90 <fputs@plt+0x10a20>
   273c4:	mov	r0, #0
   273c8:	pop	{r4, r6, r7, pc}
   273cc:	push	{r4, r5, r6, r7, r8, lr}
   273d0:	ldrb	ip, [r0, #69]	; 0x45
   273d4:	cmp	ip, #0
   273d8:	movne	r6, #0
   273dc:	bne	27430 <fputs@plt+0x162c0>
   273e0:	mov	r5, r1
   273e4:	ldr	r1, [r0, #288]	; 0x120
   273e8:	mov	r4, r0
   273ec:	cmp	r1, r5
   273f0:	mov	r6, r2
   273f4:	mov	r7, r3
   273f8:	bhi	27438 <fputs@plt+0x162c8>
   273fc:	ldr	r1, [r0, #292]	; 0x124
   27400:	cmp	r1, r5
   27404:	bls	27438 <fputs@plt+0x162c8>
   27408:	bl	1f8dc <fputs@plt+0xe76c>
   2740c:	subs	r6, r0, #0
   27410:	beq	27430 <fputs@plt+0x162c0>
   27414:	add	r3, r4, #260	; 0x104
   27418:	mov	r1, r5
   2741c:	ldrh	r2, [r3]
   27420:	bl	10fe4 <memcpy@plt>
   27424:	mov	r1, r5
   27428:	mov	r0, r4
   2742c:	bl	1e0ec <fputs@plt+0xcf7c>
   27430:	mov	r0, r6
   27434:	pop	{r4, r5, r6, r7, r8, pc}
   27438:	mov	r2, r6
   2743c:	mov	r3, r7
   27440:	mov	r0, r5
   27444:	bl	27394 <fputs@plt+0x16224>
   27448:	subs	r6, r0, #0
   2744c:	bne	27430 <fputs@plt+0x162c0>
   27450:	mov	r0, r4
   27454:	bl	1ae98 <fputs@plt+0x9d28>
   27458:	b	27430 <fputs@plt+0x162c0>
   2745c:	cmp	r1, #0
   27460:	bne	27468 <fputs@plt+0x162f8>
   27464:	b	1f8dc <fputs@plt+0xe76c>
   27468:	push	{r4, r5}
   2746c:	mov	r5, r3
   27470:	ldr	r3, [r0, #288]	; 0x120
   27474:	mov	ip, r0
   27478:	cmp	r3, r1
   2747c:	mov	r4, r2
   27480:	bhi	27490 <fputs@plt+0x16320>
   27484:	ldr	r3, [r0, #292]	; 0x124
   27488:	cmp	r3, r1
   2748c:	bhi	274a4 <fputs@plt+0x16334>
   27490:	mov	r2, r4
   27494:	mov	r3, r5
   27498:	mov	r0, ip
   2749c:	pop	{r4, r5}
   274a0:	b	273cc <fputs@plt+0x1625c>
   274a4:	add	r3, r0, #260	; 0x104
   274a8:	ldrh	r2, [r3]
   274ac:	mov	r3, #0
   274b0:	cmp	r5, r3
   274b4:	cmpeq	r4, r2
   274b8:	bhi	27490 <fputs@plt+0x16320>
   274bc:	mov	r0, r1
   274c0:	pop	{r4, r5}
   274c4:	bx	lr
   274c8:	push	{r4, r5, r6, lr}
   274cc:	mov	r5, r0
   274d0:	mov	r6, r1
   274d4:	bl	2745c <fputs@plt+0x162ec>
   274d8:	subs	r4, r0, #0
   274dc:	bne	274ec <fputs@plt+0x1637c>
   274e0:	mov	r1, r6
   274e4:	mov	r0, r5
   274e8:	bl	1e0ec <fputs@plt+0xcf7c>
   274ec:	mov	r0, r4
   274f0:	pop	{r4, r5, r6, pc}
   274f4:	ldr	r3, [r0, #24]
   274f8:	push	{r4, r5, r6, r7, r8, lr}
   274fc:	cmp	r3, r1
   27500:	mov	r4, r0
   27504:	mov	r8, r2
   27508:	bge	275b8 <fputs@plt+0x16448>
   2750c:	cmp	r1, #32
   27510:	movlt	r1, #32
   27514:	cmp	r2, #0
   27518:	mov	r6, r1
   2751c:	asr	r7, r1, #31
   27520:	beq	2757c <fputs@plt+0x1640c>
   27524:	cmp	r3, #0
   27528:	ble	27590 <fputs@plt+0x16420>
   2752c:	ldr	r1, [r0, #16]
   27530:	ldr	r3, [r0, #20]
   27534:	cmp	r1, r3
   27538:	bne	27584 <fputs@plt+0x16414>
   2753c:	mov	r2, r6
   27540:	mov	r3, r7
   27544:	ldr	r0, [r0, #32]
   27548:	bl	274c8 <fputs@plt+0x16358>
   2754c:	mov	r8, #0
   27550:	str	r0, [r4, #20]
   27554:	str	r0, [r4, #16]
   27558:	ldr	r5, [r4, #20]
   2755c:	cmp	r5, #0
   27560:	bne	275a8 <fputs@plt+0x16438>
   27564:	mov	r0, r4
   27568:	bl	249f0 <fputs@plt+0x13880>
   2756c:	str	r5, [r4, #16]
   27570:	str	r5, [r4, #24]
   27574:	mov	r0, #7
   27578:	pop	{r4, r5, r6, r7, r8, pc}
   2757c:	cmp	r3, #0
   27580:	ble	27590 <fputs@plt+0x16420>
   27584:	ldr	r1, [r4, #20]
   27588:	ldr	r0, [r4, #32]
   2758c:	bl	1e0ec <fputs@plt+0xcf7c>
   27590:	mov	r2, r6
   27594:	mov	r3, r7
   27598:	ldr	r0, [r4, #32]
   2759c:	bl	204f8 <fputs@plt+0xf388>
   275a0:	str	r0, [r4, #20]
   275a4:	b	27558 <fputs@plt+0x163e8>
   275a8:	mov	r1, r5
   275ac:	ldr	r0, [r4, #32]
   275b0:	bl	1e08c <fputs@plt+0xcf1c>
   275b4:	str	r0, [r4, #24]
   275b8:	cmp	r8, #0
   275bc:	beq	275e0 <fputs@plt+0x16470>
   275c0:	ldr	r1, [r4, #16]
   275c4:	cmp	r1, #0
   275c8:	beq	275e0 <fputs@plt+0x16470>
   275cc:	ldr	r0, [r4, #20]
   275d0:	cmp	r1, r0
   275d4:	beq	275e0 <fputs@plt+0x16470>
   275d8:	ldr	r2, [r4, #12]
   275dc:	bl	10fe4 <memcpy@plt>
   275e0:	ldrh	r3, [r4, #8]
   275e4:	tst	r3, #1024	; 0x400
   275e8:	beq	275f8 <fputs@plt+0x16488>
   275ec:	ldr	r3, [r4, #36]	; 0x24
   275f0:	ldr	r0, [r4, #16]
   275f4:	blx	r3
   275f8:	ldr	r3, [r4, #20]
   275fc:	mov	r0, #0
   27600:	str	r3, [r4, #16]
   27604:	ldrh	r3, [r4, #8]
   27608:	bic	r3, r3, #7168	; 0x1c00
   2760c:	strh	r3, [r4, #8]
   27610:	pop	{r4, r5, r6, r7, r8, pc}
   27614:	ldr	r2, [r0, #24]
   27618:	cmp	r2, r1
   2761c:	bge	27628 <fputs@plt+0x164b8>
   27620:	mov	r2, #0
   27624:	b	274f4 <fputs@plt+0x16384>
   27628:	ldr	r2, [r0, #20]
   2762c:	str	r2, [r0, #16]
   27630:	ldrh	r2, [r0, #8]
   27634:	and	r2, r2, #13
   27638:	strh	r2, [r0, #8]
   2763c:	mov	r0, #0
   27640:	bx	lr
   27644:	push	{r4, r5, r6, lr}
   27648:	subs	r6, r1, #0
   2764c:	ldr	r4, [r0, #8]
   27650:	bgt	2766c <fputs@plt+0x164fc>
   27654:	mov	r0, r4
   27658:	bl	249f0 <fputs@plt+0x13880>
   2765c:	mov	r3, #0
   27660:	str	r3, [r4, #16]
   27664:	ldr	r0, [r4, #16]
   27668:	pop	{r4, r5, r6, pc}
   2766c:	mov	r5, r0
   27670:	mov	r0, r4
   27674:	bl	27614 <fputs@plt+0x164a4>
   27678:	mov	r3, #8192	; 0x2000
   2767c:	ldr	r0, [r4, #16]
   27680:	strh	r3, [r4, #8]
   27684:	ldr	r3, [r5, #4]
   27688:	cmp	r0, #0
   2768c:	str	r3, [r4]
   27690:	beq	27664 <fputs@plt+0x164f4>
   27694:	mov	r2, r6
   27698:	mov	r1, #0
   2769c:	bl	10f48 <memset@plt>
   276a0:	b	27664 <fputs@plt+0x164f4>
   276a4:	ldr	r3, [r0, #8]
   276a8:	ldrh	r2, [r3, #8]
   276ac:	tst	r2, #8192	; 0x2000
   276b0:	bne	276b8 <fputs@plt+0x16548>
   276b4:	b	27644 <fputs@plt+0x164d4>
   276b8:	ldr	r0, [r3, #16]
   276bc:	bx	lr
   276c0:	push	{r4, lr}
   276c4:	mov	r1, #0
   276c8:	mov	r4, r0
   276cc:	bl	276a4 <fputs@plt+0x16534>
   276d0:	cmp	r0, #0
   276d4:	moveq	r2, #0
   276d8:	moveq	r3, #0
   276dc:	ldrdne	r2, [r0]
   276e0:	mov	r0, r4
   276e4:	pop	{r4, lr}
   276e8:	b	25ebc <fputs@plt+0x14d4c>
   276ec:	push	{r4, r5, r6, lr}
   276f0:	mov	r5, r1
   276f4:	mov	r1, #8
   276f8:	mov	r4, r2
   276fc:	bl	276a4 <fputs@plt+0x16534>
   27700:	cmp	r5, #0
   27704:	beq	27728 <fputs@plt+0x165b8>
   27708:	ldr	r3, [r4]
   2770c:	ldrh	r3, [r3, #8]
   27710:	and	r2, r3, #31
   27714:	ldr	r3, [pc, #40]	; 27744 <fputs@plt+0x165d4>
   27718:	add	r3, r3, r2
   2771c:	ldrb	r3, [r3, #3069]	; 0xbfd
   27720:	cmp	r3, #5
   27724:	popeq	{r4, r5, r6, pc}
   27728:	cmp	r0, #0
   2772c:	popeq	{r4, r5, r6, pc}
   27730:	ldrd	r2, [r0]
   27734:	adds	r2, r2, #1
   27738:	adc	r3, r3, #0
   2773c:	strd	r2, [r0]
   27740:	pop	{r4, r5, r6, pc}
   27744:	strheq	r4, [r7], -r0
   27748:	push	{r4, r5, r6, lr}
   2774c:	mov	r1, #0
   27750:	mov	r5, r0
   27754:	bl	276a4 <fputs@plt+0x16534>
   27758:	subs	r4, r0, #0
   2775c:	popeq	{r4, r5, r6, pc}
   27760:	ldrd	r0, [r4, #16]
   27764:	cmp	r0, #1
   27768:	sbcs	r3, r1, #0
   2776c:	poplt	{r4, r5, r6, pc}
   27770:	bl	71064 <fputs@plt+0x5fef4>
   27774:	vldr	d0, [r4]
   27778:	vmov	d7, r0, r1
   2777c:	mov	r0, r5
   27780:	pop	{r4, r5, r6, lr}
   27784:	vdiv.f64	d0, d0, d7
   27788:	b	25e54 <fputs@plt+0x14ce4>
   2778c:	push	{r4, lr}
   27790:	mov	r1, #0
   27794:	mov	r4, r0
   27798:	bl	276a4 <fputs@plt+0x16534>
   2779c:	cmp	r0, #0
   277a0:	vldrne	d0, [r0]
   277a4:	vldreq	d0, [pc, #12]	; 277b8 <fputs@plt+0x16648>
   277a8:	mov	r0, r4
   277ac:	pop	{r4, lr}
   277b0:	b	25e54 <fputs@plt+0x14ce4>
   277b4:	nop			; (mov r0, r0)
	...
   277c0:	push	{r4, r5, r6, r8, r9, lr}
   277c4:	mov	r1, #32
   277c8:	mov	r5, r2
   277cc:	bl	276a4 <fputs@plt+0x16534>
   277d0:	mov	r4, r0
   277d4:	ldr	r0, [r5]
   277d8:	bl	26384 <fputs@plt+0x15214>
   277dc:	cmp	r4, #0
   277e0:	cmpne	r0, #5
   277e4:	popeq	{r4, r5, r6, r8, r9, pc}
   277e8:	ldrd	r2, [r4, #16]
   277ec:	mov	r6, r0
   277f0:	ldr	r0, [r5]
   277f4:	adds	r2, r2, #1
   277f8:	adc	r3, r3, #0
   277fc:	cmp	r6, #1
   27800:	strd	r2, [r4, #16]
   27804:	bne	27854 <fputs@plt+0x166e4>
   27808:	bl	1bb80 <fputs@plt+0xaa10>
   2780c:	mov	r8, r0
   27810:	mov	r9, r1
   27814:	bl	71064 <fputs@plt+0x5fef4>
   27818:	vldr	d7, [r4]
   2781c:	ldrb	r2, [r4, #25]
   27820:	ldrb	r3, [r4, #24]
   27824:	orrs	r3, r2, r3
   27828:	vmov	d6, r0, r1
   2782c:	vadd.f64	d7, d7, d6
   27830:	vstr	d7, [r4]
   27834:	popne	{r4, r5, r6, r8, r9, pc}
   27838:	mov	r2, r8
   2783c:	mov	r3, r9
   27840:	add	r0, r4, #8
   27844:	bl	158c0 <fputs@plt+0x4750>
   27848:	cmp	r0, #0
   2784c:	strbne	r6, [r4, #24]
   27850:	pop	{r4, r5, r6, r8, r9, pc}
   27854:	bl	1bc84 <fputs@plt+0xab14>
   27858:	vldr	d7, [r4]
   2785c:	mov	r3, #1
   27860:	strb	r3, [r4, #25]
   27864:	vadd.f64	d0, d7, d0
   27868:	vstr	d0, [r4]
   2786c:	pop	{r4, r5, r6, r8, r9, pc}
   27870:	push	{r4, r5, r6, lr}
   27874:	ldrh	r5, [r0, #8]
   27878:	ands	r5, r5, #16384	; 0x4000
   2787c:	beq	278e0 <fputs@plt+0x16770>
   27880:	ldr	r1, [r0, #12]
   27884:	ldr	r3, [r0]
   27888:	mov	r2, #1
   2788c:	add	r1, r1, r3
   27890:	cmp	r1, r2
   27894:	movlt	r1, r2
   27898:	mov	r4, r0
   2789c:	bl	274f4 <fputs@plt+0x16384>
   278a0:	subs	r5, r0, #0
   278a4:	movne	r5, #7
   278a8:	bne	278e0 <fputs@plt+0x16770>
   278ac:	ldr	r3, [r4, #12]
   278b0:	ldr	r0, [r4, #16]
   278b4:	ldr	r2, [r4]
   278b8:	add	r0, r0, r3
   278bc:	mov	r1, r5
   278c0:	bl	10f48 <memset@plt>
   278c4:	ldr	r3, [r4, #12]
   278c8:	ldr	r2, [r4]
   278cc:	add	r3, r3, r2
   278d0:	str	r3, [r4, #12]
   278d4:	ldrh	r3, [r4, #8]
   278d8:	bic	r3, r3, #16896	; 0x4200
   278dc:	strh	r3, [r4, #8]
   278e0:	mov	r0, r5
   278e4:	pop	{r4, r5, r6, pc}
   278e8:	ldrh	r3, [r0, #8]
   278ec:	push	{r4, lr}
   278f0:	mov	r4, r0
   278f4:	tst	r3, #16384	; 0x4000
   278f8:	beq	27900 <fputs@plt+0x16790>
   278fc:	bl	27870 <fputs@plt+0x16700>
   27900:	ldrh	r3, [r4, #8]
   27904:	tst	r3, #18
   27908:	beq	2796c <fputs@plt+0x167fc>
   2790c:	ldr	r3, [r4, #24]
   27910:	cmp	r3, #0
   27914:	beq	27928 <fputs@plt+0x167b8>
   27918:	ldr	r2, [r4, #16]
   2791c:	ldr	r3, [r4, #20]
   27920:	cmp	r2, r3
   27924:	beq	2796c <fputs@plt+0x167fc>
   27928:	ldr	r1, [r4, #12]
   2792c:	mov	r2, #1
   27930:	add	r1, r1, #2
   27934:	mov	r0, r4
   27938:	bl	274f4 <fputs@plt+0x16384>
   2793c:	cmp	r0, #0
   27940:	bne	27980 <fputs@plt+0x16810>
   27944:	ldr	r2, [r4, #16]
   27948:	ldr	r3, [r4, #12]
   2794c:	strb	r0, [r2, r3]
   27950:	ldr	r3, [r4, #16]
   27954:	ldr	r2, [r4, #12]
   27958:	add	r3, r3, r2
   2795c:	strb	r0, [r3, #1]
   27960:	ldrh	r3, [r4, #8]
   27964:	orr	r3, r3, #512	; 0x200
   27968:	strh	r3, [r4, #8]
   2796c:	ldrh	r3, [r4, #8]
   27970:	mov	r0, #0
   27974:	bic	r3, r3, #4096	; 0x1000
   27978:	strh	r3, [r4, #8]
   2797c:	pop	{r4, pc}
   27980:	mov	r0, #7
   27984:	pop	{r4, pc}
   27988:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2798c:	subs	r6, r1, #0
   27990:	ldr	r8, [sp, #32]
   27994:	bne	279a4 <fputs@plt+0x16834>
   27998:	bl	249f0 <fputs@plt+0x13880>
   2799c:	mov	r0, #0
   279a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   279a4:	mov	sl, r3
   279a8:	ldr	r3, [r0, #32]
   279ac:	mov	r4, r0
   279b0:	cmp	r3, #0
   279b4:	mov	r5, r2
   279b8:	ldrne	r9, [r3, #92]	; 0x5c
   279bc:	ldreq	r9, [pc, #488]	; 27bac <fputs@plt+0x16a3c>
   279c0:	cmp	sl, #0
   279c4:	beq	27b84 <fputs@plt+0x16a14>
   279c8:	cmp	r2, #0
   279cc:	movge	r7, #2
   279d0:	bge	27b90 <fputs@plt+0x16a20>
   279d4:	cmp	sl, #1
   279d8:	beq	27a08 <fputs@plt+0x16898>
   279dc:	mov	r7, #2
   279e0:	mov	r5, #0
   279e4:	cmp	r5, r9
   279e8:	bgt	27a20 <fputs@plt+0x168b0>
   279ec:	add	r3, r6, r5
   279f0:	ldrb	r2, [r3, #1]
   279f4:	ldrb	r3, [r6, r5]
   279f8:	orrs	r3, r2, r3
   279fc:	beq	27a20 <fputs@plt+0x168b0>
   27a00:	add	r5, r5, #2
   27a04:	b	279e4 <fputs@plt+0x16874>
   27a08:	mov	r0, r6
   27a0c:	bl	18f64 <fputs@plt+0x7df4>
   27a10:	mov	r7, #2
   27a14:	cmp	r9, r0
   27a18:	mov	r5, r0
   27a1c:	addlt	r5, r9, #1
   27a20:	cmn	r8, #1
   27a24:	orr	r7, r7, #512	; 0x200
   27a28:	bne	27b2c <fputs@plt+0x169bc>
   27a2c:	cmp	sl, #1
   27a30:	moveq	r3, #1
   27a34:	movne	r3, #2
   27a38:	mov	r8, r5
   27a3c:	add	r5, r5, r3
   27a40:	b	27b9c <fputs@plt+0x16a2c>
   27a44:	cmp	r5, #32
   27a48:	movge	r1, r5
   27a4c:	movlt	r1, #32
   27a50:	mov	r0, r4
   27a54:	bl	27614 <fputs@plt+0x164a4>
   27a58:	cmp	r0, #0
   27a5c:	beq	27a68 <fputs@plt+0x168f8>
   27a60:	mov	r0, #7
   27a64:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27a68:	mov	r2, r5
   27a6c:	mov	r1, r6
   27a70:	ldr	r0, [r4, #16]
   27a74:	bl	10fe4 <memcpy@plt>
   27a78:	mov	r5, r8
   27a7c:	cmp	sl, #0
   27a80:	moveq	sl, #1
   27a84:	cmp	sl, #1
   27a88:	cmpne	r5, #1
   27a8c:	str	r5, [r4, #12]
   27a90:	strh	r7, [r4, #8]
   27a94:	strb	sl, [r4, #10]
   27a98:	ble	27b20 <fputs@plt+0x169b0>
   27a9c:	ldr	r3, [r4, #16]
   27aa0:	ldrb	r2, [r3]
   27aa4:	ldrb	r3, [r3, #1]
   27aa8:	cmp	r2, #254	; 0xfe
   27aac:	cmpeq	r3, #255	; 0xff
   27ab0:	moveq	r6, #3
   27ab4:	movne	r6, #0
   27ab8:	cmp	r2, #255	; 0xff
   27abc:	cmpeq	r3, #254	; 0xfe
   27ac0:	beq	27b7c <fputs@plt+0x16a0c>
   27ac4:	cmp	r6, #0
   27ac8:	beq	27b20 <fputs@plt+0x169b0>
   27acc:	mov	r0, r4
   27ad0:	bl	278e8 <fputs@plt+0x16778>
   27ad4:	subs	r7, r0, #0
   27ad8:	bne	27a60 <fputs@plt+0x168f0>
   27adc:	ldr	r2, [r4, #12]
   27ae0:	ldr	r0, [r4, #16]
   27ae4:	sub	r2, r2, #2
   27ae8:	str	r2, [r4, #12]
   27aec:	add	r1, r0, #2
   27af0:	bl	110b0 <memmove@plt>
   27af4:	ldr	r2, [r4, #16]
   27af8:	ldr	r3, [r4, #12]
   27afc:	strb	r7, [r2, r3]
   27b00:	ldr	r3, [r4, #16]
   27b04:	ldr	r2, [r4, #12]
   27b08:	add	r3, r3, r2
   27b0c:	strb	r7, [r3, #1]
   27b10:	ldrh	r3, [r4, #8]
   27b14:	strb	r6, [r4, #10]
   27b18:	orr	r3, r3, #512	; 0x200
   27b1c:	strh	r3, [r4, #8]
   27b20:	cmp	r9, r5
   27b24:	blt	27ba4 <fputs@plt+0x16a34>
   27b28:	b	2799c <fputs@plt+0x1682c>
   27b2c:	ldr	r3, [pc, #124]	; 27bb0 <fputs@plt+0x16a40>
   27b30:	mov	r0, r4
   27b34:	cmp	r8, r3
   27b38:	bne	27b5c <fputs@plt+0x169ec>
   27b3c:	bl	24774 <fputs@plt+0x13604>
   27b40:	str	r6, [r4, #16]
   27b44:	str	r6, [r4, #20]
   27b48:	mov	r1, r6
   27b4c:	ldr	r0, [r4, #32]
   27b50:	bl	1e08c <fputs@plt+0xcf1c>
   27b54:	str	r0, [r4, #24]
   27b58:	b	27a7c <fputs@plt+0x1690c>
   27b5c:	bl	24774 <fputs@plt+0x13604>
   27b60:	cmp	r8, #0
   27b64:	str	r8, [r4, #36]	; 0x24
   27b68:	moveq	r8, #2048	; 0x800
   27b6c:	movne	r8, #1024	; 0x400
   27b70:	str	r6, [r4, #16]
   27b74:	orr	r7, r8, r7
   27b78:	b	27a7c <fputs@plt+0x1690c>
   27b7c:	mov	r6, #2
   27b80:	b	27acc <fputs@plt+0x1695c>
   27b84:	cmp	r2, #0
   27b88:	mov	r7, #16
   27b8c:	blt	279e0 <fputs@plt+0x16870>
   27b90:	cmn	r8, #1
   27b94:	bne	27b2c <fputs@plt+0x169bc>
   27b98:	mov	r8, r5
   27b9c:	cmp	r9, r8
   27ba0:	bge	27a44 <fputs@plt+0x168d4>
   27ba4:	mov	r0, #18
   27ba8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   27bac:	blcc	fe6da3b4 <stderr@@GLIBC_2.4+0xfe64d64c>
   27bb0:	andeq	r4, r1, r0, ror #20
   27bb4:	mov	r3, #1
   27bb8:	mvn	ip, #0
   27bbc:	push	{r0, r1, r2, lr}
   27bc0:	str	r3, [r0, #20]
   27bc4:	strb	r3, [r0, #25]
   27bc8:	str	ip, [sp]
   27bcc:	ldr	r0, [r0]
   27bd0:	bl	27988 <fputs@plt+0x16818>
   27bd4:	add	sp, sp, #12
   27bd8:	pop	{pc}		; (ldr pc, [sp], #4)
   27bdc:	push	{r4, r5, r6, lr}
   27be0:	sub	sp, sp, #144	; 0x90
   27be4:	mov	r4, r0
   27be8:	mov	r6, r1
   27bec:	mov	r5, r2
   27bf0:	mov	r1, #0
   27bf4:	mov	r2, #44	; 0x2c
   27bf8:	add	r0, sp, #4
   27bfc:	bl	10f48 <memset@plt>
   27c00:	mov	ip, r4
   27c04:	add	lr, sp, #48	; 0x30
   27c08:	ldm	ip!, {r0, r1, r2, r3}
   27c0c:	stmia	lr!, {r0, r1, r2, r3}
   27c10:	ldm	ip!, {r0, r1, r2, r3}
   27c14:	stmia	lr!, {r0, r1, r2, r3}
   27c18:	ldm	ip, {r0, r1, r2, r3}
   27c1c:	stm	lr, {r0, r1, r2, r3}
   27c20:	add	r0, sp, #48	; 0x30
   27c24:	bl	1ea30 <fputs@plt+0xd8c0>
   27c28:	ldr	r3, [sp, #56]	; 0x38
   27c2c:	sub	r3, r3, #1968	; 0x7b0
   27c30:	sub	r3, r3, #3
   27c34:	cmp	r3, #66	; 0x42
   27c38:	bls	27d50 <fputs@plt+0x16be0>
   27c3c:	mov	r3, #2000	; 0x7d0
   27c40:	str	r3, [sp, #56]	; 0x38
   27c44:	mov	r3, #1
   27c48:	str	r3, [sp, #60]	; 0x3c
   27c4c:	str	r3, [sp, #64]	; 0x40
   27c50:	mov	r3, #0
   27c54:	str	r3, [sp, #68]	; 0x44
   27c58:	str	r3, [sp, #72]	; 0x48
   27c5c:	mov	r2, #0
   27c60:	mov	r3, #0
   27c64:	strd	r2, [sp, #80]	; 0x50
   27c68:	mov	r3, #0
   27c6c:	add	r0, sp, #48	; 0x30
   27c70:	str	r3, [sp, #76]	; 0x4c
   27c74:	strb	r3, [sp, #90]	; 0x5a
   27c78:	bl	1a658 <fputs@plt+0x94e8>
   27c7c:	mov	r2, #1000	; 0x3e8
   27c80:	mov	r3, #0
   27c84:	ldrd	r0, [sp, #48]	; 0x30
   27c88:	bl	710c4 <fputs@plt+0x5ff54>
   27c8c:	ldr	r3, [pc, #260]	; 27d98 <fputs@plt+0x16c28>
   27c90:	add	r3, r0, r3
   27c94:	add	r0, sp, #144	; 0x90
   27c98:	str	r3, [r0, #-144]!	; 0xffffff70
   27c9c:	bl	10ea0 <localtime@plt>
   27ca0:	ldr	r3, [pc, #244]	; 27d9c <fputs@plt+0x16c2c>
   27ca4:	ldr	r4, [r3, #268]	; 0x10c
   27ca8:	cmp	r4, #0
   27cac:	bne	27d6c <fputs@plt+0x16bfc>
   27cb0:	cmp	r0, #0
   27cb4:	beq	27d6c <fputs@plt+0x16bfc>
   27cb8:	mov	lr, r0
   27cbc:	add	ip, sp, #4
   27cc0:	ldm	lr!, {r0, r1, r2, r3}
   27cc4:	stmia	ip!, {r0, r1, r2, r3}
   27cc8:	ldm	lr!, {r0, r1, r2, r3}
   27ccc:	stmia	ip!, {r0, r1, r2, r3}
   27cd0:	ldr	r3, [sp, #24]
   27cd4:	ldm	lr, {r0, r1, r2}
   27cd8:	add	r3, r3, #1888	; 0x760
   27cdc:	add	r3, r3, #12
   27ce0:	str	r3, [sp, #104]	; 0x68
   27ce4:	ldr	r3, [sp, #20]
   27ce8:	stm	ip, {r0, r1, r2}
   27cec:	add	r3, r3, #1
   27cf0:	str	r3, [sp, #108]	; 0x6c
   27cf4:	ldr	r3, [sp, #16]
   27cf8:	add	r0, sp, #96	; 0x60
   27cfc:	str	r3, [sp, #112]	; 0x70
   27d00:	ldr	r3, [sp, #12]
   27d04:	str	r3, [sp, #116]	; 0x74
   27d08:	ldr	r3, [sp, #8]
   27d0c:	str	r3, [sp, #120]	; 0x78
   27d10:	vldr	s15, [sp, #4]
   27d14:	mov	r3, #1
   27d18:	strb	r3, [sp, #136]	; 0x88
   27d1c:	strb	r3, [sp, #137]	; 0x89
   27d20:	vcvt.f64.s32	d7, s15
   27d24:	strb	r4, [sp, #138]	; 0x8a
   27d28:	strb	r4, [sp, #139]	; 0x8b
   27d2c:	vstr	d7, [sp, #128]	; 0x80
   27d30:	bl	1a658 <fputs@plt+0x94e8>
   27d34:	ldrd	r2, [sp, #48]	; 0x30
   27d38:	ldrd	r0, [sp, #96]	; 0x60
   27d3c:	str	r4, [r5]
   27d40:	subs	r0, r0, r2
   27d44:	sbc	r1, r1, r3
   27d48:	add	sp, sp, #144	; 0x90
   27d4c:	pop	{r4, r5, r6, pc}
   27d50:	vldr	d7, [sp, #80]	; 0x50
   27d54:	vldr	d6, [pc, #52]	; 27d90 <fputs@plt+0x16c20>
   27d58:	vadd.f64	d7, d7, d6
   27d5c:	vcvt.s32.f64	s14, d7
   27d60:	vcvt.f64.s32	d7, s14
   27d64:	vstr	d7, [sp, #80]	; 0x50
   27d68:	b	27c68 <fputs@plt+0x16af8>
   27d6c:	ldr	r1, [pc, #44]	; 27da0 <fputs@plt+0x16c30>
   27d70:	mov	r0, r6
   27d74:	mvn	r2, #0
   27d78:	bl	27bb4 <fputs@plt+0x16a44>
   27d7c:	mov	r3, #1
   27d80:	str	r3, [r5]
   27d84:	mov	r0, #0
   27d88:	mov	r1, #0
   27d8c:	b	27d48 <fputs@plt+0x16bd8>
   27d90:	andeq	r0, r0, r0
   27d94:	svccc	0x00e00000
   27d98:	ldrb	r9, [ip, -r0, asr #13]
   27d9c:	andeq	ip, r8, r0, lsr r1
   27da0:	andeq	r7, r7, ip, lsl #19
   27da4:	push	{r4, lr}
   27da8:	mov	r1, #0
   27dac:	mov	r4, r0
   27db0:	bl	276a4 <fputs@plt+0x16534>
   27db4:	cmp	r0, #0
   27db8:	popeq	{r4, pc}
   27dbc:	ldrd	r2, [r0, #16]
   27dc0:	cmp	r2, #1
   27dc4:	sbcs	r3, r3, #0
   27dc8:	poplt	{r4, pc}
   27dcc:	ldrb	r3, [r0, #24]
   27dd0:	cmp	r3, #0
   27dd4:	beq	27dec <fputs@plt+0x16c7c>
   27dd8:	mov	r0, r4
   27ddc:	mvn	r2, #0
   27de0:	ldr	r1, [pc, #48]	; 27e18 <fputs@plt+0x16ca8>
   27de4:	pop	{r4, lr}
   27de8:	b	27bb4 <fputs@plt+0x16a44>
   27dec:	ldrb	r3, [r0, #25]
   27df0:	cmp	r3, #0
   27df4:	beq	27e08 <fputs@plt+0x16c98>
   27df8:	vldr	d0, [r0]
   27dfc:	mov	r0, r4
   27e00:	pop	{r4, lr}
   27e04:	b	25e54 <fputs@plt+0x14ce4>
   27e08:	ldrd	r2, [r0, #8]
   27e0c:	mov	r0, r4
   27e10:	pop	{r4, lr}
   27e14:	b	25ebc <fputs@plt+0x14d4c>
   27e18:	andeq	r7, r7, r3, lsr #19
   27e1c:	ldr	r3, [r2]
   27e20:	push	{r4, lr}
   27e24:	mov	r4, r0
   27e28:	ldrh	r2, [r3, #8]
   27e2c:	and	r1, r2, #31
   27e30:	ldr	r2, [pc, #140]	; 27ec4 <fputs@plt+0x16d54>
   27e34:	add	r2, r2, r1
   27e38:	ldrb	r2, [r2, #3069]	; 0xbfd
   27e3c:	cmp	r2, #1
   27e40:	beq	27e6c <fputs@plt+0x16cfc>
   27e44:	cmp	r2, #5
   27e48:	beq	27ebc <fputs@plt+0x16d4c>
   27e4c:	mov	r0, r3
   27e50:	bl	1bc84 <fputs@plt+0xab14>
   27e54:	mov	r0, r4
   27e58:	pop	{r4, lr}
   27e5c:	vcmpe.f64	d0, #0.0
   27e60:	vmrs	APSR_nzcv, fpscr
   27e64:	vnegmi.f64	d0, d0
   27e68:	b	25e54 <fputs@plt+0x14ce4>
   27e6c:	mov	r0, r3
   27e70:	bl	1bb80 <fputs@plt+0xaa10>
   27e74:	mov	r3, r1
   27e78:	cmp	r0, #0
   27e7c:	sbcs	r1, r3, #0
   27e80:	mov	r2, r0
   27e84:	bge	27eb0 <fputs@plt+0x16d40>
   27e88:	cmp	r3, #-2147483648	; 0x80000000
   27e8c:	cmpeq	r2, #0
   27e90:	bne	27ea8 <fputs@plt+0x16d38>
   27e94:	mov	r0, r4
   27e98:	mvn	r2, #0
   27e9c:	ldr	r1, [pc, #36]	; 27ec8 <fputs@plt+0x16d58>
   27ea0:	pop	{r4, lr}
   27ea4:	b	27bb4 <fputs@plt+0x16a44>
   27ea8:	rsbs	r2, r2, #0
   27eac:	rsc	r3, r3, #0
   27eb0:	mov	r0, r4
   27eb4:	pop	{r4, lr}
   27eb8:	b	25ebc <fputs@plt+0x14d4c>
   27ebc:	pop	{r4, lr}
   27ec0:	b	25ed4 <fputs@plt+0x14d64>
   27ec4:	strheq	r4, [r7], -r0
   27ec8:	andeq	r7, r7, r3, lsr #19
   27ecc:	mov	r3, #1
   27ed0:	push	{r0, r1, r2, lr}
   27ed4:	str	r3, [r0, #20]
   27ed8:	strb	r3, [r0, #25]
   27edc:	mvn	r3, #0
   27ee0:	str	r3, [sp]
   27ee4:	mov	r3, #2
   27ee8:	ldr	r0, [r0]
   27eec:	bl	27988 <fputs@plt+0x16818>
   27ef0:	add	sp, sp, #12
   27ef4:	pop	{pc}		; (ldr pc, [sp], #4)
   27ef8:	push	{r0, r1, r4, lr}
   27efc:	mov	r2, #1
   27f00:	ldr	r4, [r0]
   27f04:	strb	r2, [r0, #25]
   27f08:	str	r1, [r0, #20]
   27f0c:	ldrh	r3, [r4, #8]
   27f10:	tst	r3, #1
   27f14:	beq	27f3c <fputs@plt+0x16dcc>
   27f18:	mov	r0, r1
   27f1c:	bl	1cf1c <fputs@plt+0xbdac>
   27f20:	mov	r3, #0
   27f24:	str	r3, [sp]
   27f28:	mov	r1, r0
   27f2c:	mov	r3, r2
   27f30:	mov	r0, r4
   27f34:	mvn	r2, #0
   27f38:	bl	27988 <fputs@plt+0x16818>
   27f3c:	add	sp, sp, #8
   27f40:	pop	{r4, pc}
   27f44:	push	{r4, lr}
   27f48:	mov	r4, r0
   27f4c:	ldr	r0, [r2]
   27f50:	bl	1bb80 <fputs@plt+0xaa10>
   27f54:	cmp	r0, #0
   27f58:	mov	r3, r1
   27f5c:	sbcs	r1, r1, #0
   27f60:	movge	r2, r0
   27f64:	movlt	r2, #0
   27f68:	movlt	r3, #0
   27f6c:	mov	r0, r4
   27f70:	bl	25f38 <fputs@plt+0x14dc8>
   27f74:	subs	r1, r0, #0
   27f78:	popeq	{r4, pc}
   27f7c:	mov	r0, r4
   27f80:	pop	{r4, lr}
   27f84:	b	27ef8 <fputs@plt+0x16d88>
   27f88:	mov	r3, #18
   27f8c:	push	{r0, r1, r2, lr}
   27f90:	mov	r2, #0
   27f94:	str	r3, [r0, #20]
   27f98:	mov	r3, #1
   27f9c:	strb	r3, [r0, #25]
   27fa0:	ldr	r1, [pc, #20]	; 27fbc <fputs@plt+0x16e4c>
   27fa4:	str	r2, [sp]
   27fa8:	mvn	r2, #0
   27fac:	ldr	r0, [r0]
   27fb0:	bl	27988 <fputs@plt+0x16818>
   27fb4:	add	sp, sp, #12
   27fb8:	pop	{pc}		; (ldr pc, [sp], #4)
   27fbc:			; <UNDEFINED> instruction: 0x000779b4
   27fc0:	sub	r3, r1, #1
   27fc4:	cmn	r3, #3
   27fc8:	push	{r4, lr}
   27fcc:	mov	r4, r2
   27fd0:	bhi	27fd8 <fputs@plt+0x16e68>
   27fd4:	blx	r1
   27fd8:	cmp	r4, #0
   27fdc:	beq	27fe8 <fputs@plt+0x16e78>
   27fe0:	mov	r0, r4
   27fe4:	bl	27f88 <fputs@plt+0x16e18>
   27fe8:	mov	r0, #18
   27fec:	pop	{r4, pc}
   27ff0:	ldr	r1, [r0]
   27ff4:	push	{r4, r5, r6, lr}
   27ff8:	ldr	r1, [r1, #32]
   27ffc:	ldr	r4, [r1, #92]	; 0x5c
   28000:	cmp	r4, r2
   28004:	asr	r5, r4, #31
   28008:	sbcs	r1, r5, r3
   2800c:	bge	28020 <fputs@plt+0x16eb0>
   28010:	bl	27f88 <fputs@plt+0x16e18>
   28014:	mov	r4, #0
   28018:	mov	r0, r4
   2801c:	pop	{r4, r5, r6, pc}
   28020:	mov	r6, r0
   28024:	mov	r1, r3
   28028:	mov	r0, r2
   2802c:	bl	1ea54 <fputs@plt+0xd8e4>
   28030:	subs	r4, r0, #0
   28034:	bne	28018 <fputs@plt+0x16ea8>
   28038:	mov	r0, r6
   2803c:	bl	25f9c <fputs@plt+0x14e2c>
   28040:	b	28018 <fputs@plt+0x16ea8>
   28044:	push	{r0, r1, r4, lr}
   28048:	mov	r4, r0
   2804c:	ldr	r0, [sp, #16]
   28050:	str	r0, [sp]
   28054:	ldr	r0, [r4]
   28058:	bl	27988 <fputs@plt+0x16818>
   2805c:	cmp	r0, #18
   28060:	bne	28074 <fputs@plt+0x16f04>
   28064:	mov	r0, r4
   28068:	add	sp, sp, #8
   2806c:	pop	{r4, lr}
   28070:	b	27f88 <fputs@plt+0x16e18>
   28074:	add	sp, sp, #8
   28078:	pop	{r4, pc}
   2807c:	push	{r0, r1, r2, lr}
   28080:	str	r3, [sp]
   28084:	mov	r3, #0
   28088:	bl	28044 <fputs@plt+0x16ed4>
   2808c:	add	sp, sp, #12
   28090:	pop	{pc}		; (ldr pc, [sp], #4)
   28094:	push	{r4, r5, r6, r7, r8, lr}
   28098:	mov	r5, r0
   2809c:	ldr	r0, [r2]
   280a0:	mov	r4, r2
   280a4:	bl	25e10 <fputs@plt+0x14ca0>
   280a8:	mov	r6, r0
   280ac:	ldr	r0, [r4, #4]
   280b0:	bl	25e10 <fputs@plt+0x14ca0>
   280b4:	add	r3, r6, #1
   280b8:	bic	r4, r3, #1
   280bc:	ldr	r3, [r5]
   280c0:	add	r2, r4, #7
   280c4:	ldr	r7, [r3, #32]
   280c8:	lsl	r2, r2, #3
   280cc:	asr	r3, r2, #31
   280d0:	mov	r8, r0
   280d4:	mov	r0, r7
   280d8:	bl	205a0 <fputs@plt+0xf430>
   280dc:	subs	r1, r0, #0
   280e0:	bne	280f0 <fputs@plt+0x16f80>
   280e4:	mov	r0, r5
   280e8:	pop	{r4, r5, r6, r7, r8, lr}
   280ec:	b	25f9c <fputs@plt+0x14e2c>
   280f0:	mov	r3, #0
   280f4:	str	r3, [r1]
   280f8:	add	r3, r1, #56	; 0x38
   280fc:	str	r3, [r1, #24]
   28100:	add	r3, r3, r4, lsl #2
   28104:	str	r7, [r1, #52]	; 0x34
   28108:	str	r6, [r1, #8]
   2810c:	str	r8, [r1, #12]
   28110:	str	r3, [r1, #20]
   28114:	mov	r0, r5
   28118:	ldr	r3, [pc, #8]	; 28128 <fputs@plt+0x16fb8>
   2811c:	mov	r2, #56	; 0x38
   28120:	pop	{r4, r5, r6, r7, r8, lr}
   28124:	b	2807c <fputs@plt+0x16f0c>
   28128:	andeq	lr, r1, r8, asr #6
   2812c:	push	{r0, r1, r2, lr}
   28130:	str	r3, [sp]
   28134:	mov	r3, #1
   28138:	bl	28044 <fputs@plt+0x16ed4>
   2813c:	add	sp, sp, #12
   28140:	pop	{pc}		; (ldr pc, [sp], #4)
   28144:	mov	r3, #0
   28148:	mvn	r2, #0
   2814c:	ldr	r1, [pc]	; 28154 <fputs@plt+0x16fe4>
   28150:	b	2812c <fputs@plt+0x16fbc>
   28154:	andeq	r7, r7, pc, asr #18
   28158:	ldr	r3, [r2]
   2815c:	ldr	r1, [pc, #44]	; 28190 <fputs@plt+0x17020>
   28160:	mvn	r2, #0
   28164:	ldrh	r3, [r3, #8]
   28168:	and	r3, r3, #31
   2816c:	add	r3, r1, r3
   28170:	ldrb	r3, [r3, #3069]	; 0xbfd
   28174:	sub	r3, r3, #1
   28178:	cmp	r3, #3
   2817c:	addls	r1, r1, r3, lsl #2
   28180:	ldrhi	r1, [pc, #12]	; 28194 <fputs@plt+0x17024>
   28184:	ldrls	r1, [r1, #3272]	; 0xcc8
   28188:	mov	r3, #0
   2818c:	b	2812c <fputs@plt+0x16fbc>
   28190:	strheq	r4, [r7], -r0
   28194:	andeq	r7, r7, pc, lsr #22
   28198:	mov	r3, #0
   2819c:	mvn	r2, #0
   281a0:	ldr	r1, [pc]	; 281a8 <fputs@plt+0x17038>
   281a4:	b	2812c <fputs@plt+0x16fbc>
   281a8:	andeq	r4, r7, sl, lsl sp
   281ac:	push	{r4, lr}
   281b0:	mov	r4, r0
   281b4:	ldr	r0, [r2]
   281b8:	bl	25e10 <fputs@plt+0x14ca0>
   281bc:	mvn	r2, #0
   281c0:	cmp	r0, #2
   281c4:	movhi	r1, #0
   281c8:	ldrls	r3, [pc, #20]	; 281e4 <fputs@plt+0x17074>
   281cc:	addls	r0, r3, r0, lsl #2
   281d0:	mov	r3, #0
   281d4:	ldrls	r1, [r0, #3008]	; 0xbc0
   281d8:	mov	r0, r4
   281dc:	pop	{r4, lr}
   281e0:	b	2812c <fputs@plt+0x16fbc>
   281e4:	strheq	r4, [r7], -r0
   281e8:	push	{r4, lr}
   281ec:	mov	r1, #0
   281f0:	mov	r4, r0
   281f4:	bl	276a4 <fputs@plt+0x16534>
   281f8:	subs	r3, r0, #0
   281fc:	popeq	{r4, pc}
   28200:	ldrb	r3, [r3, #24]
   28204:	cmp	r3, #2
   28208:	bne	28218 <fputs@plt+0x170a8>
   2820c:	mov	r0, r4
   28210:	pop	{r4, lr}
   28214:	b	27f88 <fputs@plt+0x16e18>
   28218:	cmp	r3, #1
   2821c:	bne	2822c <fputs@plt+0x170bc>
   28220:	mov	r0, r4
   28224:	pop	{r4, lr}
   28228:	b	25f9c <fputs@plt+0x14e2c>
   2822c:	bl	20518 <fputs@plt+0xf3a8>
   28230:	ldr	r3, [pc, #16]	; 28248 <fputs@plt+0x170d8>
   28234:	mvn	r2, #0
   28238:	mov	r1, r0
   2823c:	mov	r0, r4
   28240:	pop	{r4, lr}
   28244:	b	2812c <fputs@plt+0x16fbc>
   28248:	ldrdeq	sl, [r1], -ip
   2824c:	push	{r0, r1, r2, lr}
   28250:	str	r3, [sp]
   28254:	mov	r3, #3
   28258:	bl	28044 <fputs@plt+0x16ed4>
   2825c:	add	sp, sp, #12
   28260:	pop	{pc}		; (ldr pc, [sp], #4)
   28264:	push	{r0, r1, r2, lr}
   28268:	str	r3, [sp]
   2826c:	mov	r3, #2
   28270:	bl	28044 <fputs@plt+0x16ed4>
   28274:	add	sp, sp, #12
   28278:	pop	{pc}		; (ldr pc, [sp], #4)
   2827c:	b	28264 <fputs@plt+0x170f4>
   28280:	push	{r4, r6, r7, lr}
   28284:	mov	r7, #0
   28288:	mvn	r6, #-2147483648	; 0x80000000
   2828c:	cmp	r3, r7
   28290:	cmpeq	r2, r6
   28294:	ldr	ip, [sp, #16]
   28298:	bls	282b4 <fputs@plt+0x17144>
   2829c:	mov	lr, r1
   282a0:	mov	r2, r0
   282a4:	mov	r1, ip
   282a8:	mov	r0, lr
   282ac:	pop	{r4, r6, r7, lr}
   282b0:	b	27fc0 <fputs@plt+0x16e50>
   282b4:	str	ip, [sp, #16]
   282b8:	mov	r3, #0
   282bc:	pop	{r4, r6, r7, lr}
   282c0:	b	28044 <fputs@plt+0x16ed4>
   282c4:	push	{r4, r5, r6, r7, r8, lr}
   282c8:	mov	r5, r3
   282cc:	ldrb	r3, [sp, #28]
   282d0:	mov	r7, #0
   282d4:	mvn	r6, #-2147483648	; 0x80000000
   282d8:	cmp	r3, #4
   282dc:	moveq	r3, #2
   282e0:	cmp	r5, r7
   282e4:	cmpeq	r2, r6
   282e8:	ldr	ip, [sp, #24]
   282ec:	bls	28308 <fputs@plt+0x17198>
   282f0:	mov	lr, r1
   282f4:	mov	r2, r0
   282f8:	mov	r1, ip
   282fc:	mov	r0, lr
   28300:	pop	{r4, r5, r6, r7, r8, lr}
   28304:	b	27fc0 <fputs@plt+0x16e50>
   28308:	str	ip, [sp, #24]
   2830c:	pop	{r4, r5, r6, r7, r8, lr}
   28310:	b	28044 <fputs@plt+0x16ed4>
   28314:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28318:	mov	r7, r0
   2831c:	lsl	r0, r1, #2
   28320:	add	r0, r0, #1
   28324:	sub	sp, sp, #20
   28328:	mov	r8, r1
   2832c:	asr	r1, r0, #31
   28330:	mov	r9, r2
   28334:	bl	27330 <fputs@plt+0x161c0>
   28338:	subs	r6, r0, #0
   2833c:	beq	28388 <fputs@plt+0x17218>
   28340:	mov	r5, #0
   28344:	ldr	fp, [pc, #280]	; 28464 <fputs@plt+0x172f4>
   28348:	ldr	sl, [pc, #280]	; 28468 <fputs@plt+0x172f8>
   2834c:	mov	r4, r6
   28350:	mov	r3, r5
   28354:	cmp	r5, r8
   28358:	blt	28398 <fputs@plt+0x17228>
   2835c:	mov	r3, #1
   28360:	sub	r2, r4, r6
   28364:	str	r3, [sp, #4]
   28368:	ldr	r3, [pc, #252]	; 2846c <fputs@plt+0x172fc>
   2836c:	mov	r1, r6
   28370:	str	r3, [sp]
   28374:	mov	r0, r7
   28378:	asr	r3, r2, #31
   2837c:	bl	282c4 <fputs@plt+0x17154>
   28380:	add	sp, sp, #20
   28384:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   28388:	mov	r0, r7
   2838c:	add	sp, sp, #20
   28390:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   28394:	b	25f9c <fputs@plt+0x14e2c>
   28398:	ldr	r0, [r9, r5, lsl #2]
   2839c:	str	r3, [sp, #12]
   283a0:	bl	1bb80 <fputs@plt+0xaa10>
   283a4:	mov	r3, #0
   283a8:	ldr	r2, [pc, #192]	; 28470 <fputs@plt+0x17300>
   283ac:	cmp	r1, r3
   283b0:	cmpeq	r0, r2
   283b4:	ldr	r3, [sp, #12]
   283b8:	movhi	r0, fp
   283bc:	cmp	r0, #127	; 0x7f
   283c0:	strbls	r0, [r4]
   283c4:	mov	ip, r0
   283c8:	addls	r4, r4, #1
   283cc:	bls	283f8 <fputs@plt+0x17288>
   283d0:	cmp	r0, sl
   283d4:	lsr	r2, r0, #6
   283d8:	and	r0, r0, #63	; 0x3f
   283dc:	bhi	28400 <fputs@plt+0x17290>
   283e0:	mov	r1, r4
   283e4:	sub	r2, r2, #64	; 0x40
   283e8:	sub	r0, r0, #128	; 0x80
   283ec:	strb	r2, [r1], #2
   283f0:	strb	r0, [r4, #1]
   283f4:	mov	r4, r1
   283f8:	add	r5, r5, #1
   283fc:	b	28354 <fputs@plt+0x171e4>
   28400:	cmp	ip, #65536	; 0x10000
   28404:	lsr	r1, ip, #12
   28408:	bcs	28430 <fputs@plt+0x172c0>
   2840c:	and	r2, r2, #63	; 0x3f
   28410:	sub	r1, r1, #32
   28414:	sub	r2, r2, #128	; 0x80
   28418:	sub	r0, r0, #128	; 0x80
   2841c:	strb	r1, [r4]
   28420:	strb	r2, [r4, #1]
   28424:	strb	r0, [r4, #2]
   28428:	add	r4, r4, #3
   2842c:	b	283f8 <fputs@plt+0x17288>
   28430:	lsr	ip, ip, #18
   28434:	and	r1, r1, #63	; 0x3f
   28438:	and	r2, r2, #63	; 0x3f
   2843c:	sub	ip, ip, #16
   28440:	sub	r1, r1, #128	; 0x80
   28444:	sub	r2, r2, #128	; 0x80
   28448:	sub	r0, r0, #128	; 0x80
   2844c:	strb	ip, [r4]
   28450:	strb	r1, [r4, #1]
   28454:	strb	r2, [r4, #2]
   28458:	strb	r0, [r4, #3]
   2845c:	add	r4, r4, #4
   28460:	b	283f8 <fputs@plt+0x17288>
   28464:	strdeq	pc, [r0], -sp
   28468:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2846c:	ldrdeq	sl, [r1], -ip
   28470:			; <UNDEFINED> instruction: 0x0010ffff
   28474:	ldr	ip, [r0]
   28478:	push	{lr}		; (str lr, [sp, #-4]!)
   2847c:	mov	lr, r3
   28480:	ldrb	ip, [ip, #69]	; 0x45
   28484:	cmp	ip, #0
   28488:	bne	284b4 <fputs@plt+0x17344>
   2848c:	ldrh	ip, [r0, #84]	; 0x54
   28490:	ldr	r0, [r0, #16]
   28494:	mov	r3, #1
   28498:	mla	ip, r2, ip, r1
   2849c:	mov	r1, lr
   284a0:	mov	lr, #40	; 0x28
   284a4:	mvn	r2, #0
   284a8:	mla	r0, lr, ip, r0
   284ac:	pop	{lr}		; (ldr lr, [sp], #4)
   284b0:	b	27988 <fputs@plt+0x16818>
   284b4:	mov	r0, #7
   284b8:	pop	{pc}		; (ldr pc, [sp], #4)
   284bc:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   284c0:	mov	r6, r0
   284c4:	mov	r5, r1
   284c8:	mov	r7, r2
   284cc:	bl	24844 <fputs@plt+0x136d4>
   284d0:	mov	r4, #0
   284d4:	mov	r8, r4
   284d8:	cmp	r4, r5
   284dc:	blt	284e8 <fputs@plt+0x17378>
   284e0:	add	sp, sp, #8
   284e4:	pop	{r4, r5, r6, r7, r8, pc}
   284e8:	ldr	r3, [r7, r4, lsl #2]
   284ec:	mov	r1, r4
   284f0:	str	r8, [sp]
   284f4:	mov	r2, #0
   284f8:	mov	r0, r6
   284fc:	bl	28474 <fputs@plt+0x17304>
   28500:	add	r4, r4, #1
   28504:	b	284d8 <fputs@plt+0x17368>
   28508:	cmp	r0, #0
   2850c:	bxeq	lr
   28510:	mov	ip, r3
   28514:	push	{r0, r1, r2, lr}
   28518:	mov	r3, r2
   2851c:	str	ip, [sp]
   28520:	mvn	r2, #0
   28524:	bl	27988 <fputs@plt+0x16818>
   28528:	add	sp, sp, #12
   2852c:	pop	{pc}		; (ldr pc, [sp], #4)
   28530:	ldr	r3, [r0, #44]	; 0x2c
   28534:	push	{r4, r5, r6, lr}
   28538:	cmp	r3, #0
   2853c:	ldr	r4, [r0]
   28540:	ldr	r6, [r0, #80]	; 0x50
   28544:	beq	285a4 <fputs@plt+0x17434>
   28548:	ldrb	r3, [r4, #70]	; 0x46
   2854c:	mov	r5, r0
   28550:	add	r3, r3, #1
   28554:	strb	r3, [r4, #70]	; 0x46
   28558:	bl	14a14 <fputs@plt+0x38a4>
   2855c:	ldr	r3, [r4, #240]	; 0xf0
   28560:	cmp	r3, #0
   28564:	bne	28574 <fputs@plt+0x17404>
   28568:	mov	r0, r4
   2856c:	bl	205c8 <fputs@plt+0xf458>
   28570:	str	r0, [r4, #240]	; 0xf0
   28574:	mvn	r3, #0
   28578:	mov	r2, #1
   2857c:	ldr	r1, [r5, #44]	; 0x2c
   28580:	ldr	r0, [r4, #240]	; 0xf0
   28584:	bl	28508 <fputs@plt+0x17398>
   28588:	bl	14a2c <fputs@plt+0x38bc>
   2858c:	ldrb	r3, [r4, #70]	; 0x46
   28590:	str	r6, [r4, #52]	; 0x34
   28594:	sub	r3, r3, #1
   28598:	strb	r3, [r4, #70]	; 0x46
   2859c:	mov	r0, r6
   285a0:	pop	{r4, r5, r6, pc}
   285a4:	mov	r1, r6
   285a8:	mov	r0, r4
   285ac:	bl	24a44 <fputs@plt+0x138d4>
   285b0:	b	2859c <fputs@plt+0x1742c>
   285b4:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   285b8:	mov	r5, r0
   285bc:	ldrb	r3, [r0, #10]
   285c0:	mov	r7, r1
   285c4:	cmp	r3, #1
   285c8:	beq	28624 <fputs@plt+0x174b4>
   285cc:	cmp	r1, #1
   285d0:	beq	28638 <fputs@plt+0x174c8>
   285d4:	bl	278e8 <fputs@plt+0x16778>
   285d8:	cmp	r0, #0
   285dc:	beq	285e8 <fputs@plt+0x17478>
   285e0:	mov	r0, #7
   285e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   285e8:	ldr	r2, [r5, #12]
   285ec:	ldr	r3, [r5, #16]
   285f0:	bic	r2, r2, #1
   285f4:	add	r2, r3, r2
   285f8:	cmp	r2, r3
   285fc:	add	r1, r3, #2
   28600:	bhi	2860c <fputs@plt+0x1749c>
   28604:	strb	r7, [r5, #10]
   28608:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2860c:	ldrb	r3, [r1, #-2]
   28610:	ldrb	ip, [r1, #-1]
   28614:	strb	r3, [r1, #-1]
   28618:	strb	ip, [r1, #-2]
   2861c:	mov	r3, r1
   28620:	b	285f8 <fputs@plt+0x17488>
   28624:	cmp	r1, #1
   28628:	ldrne	r2, [r0, #12]
   2862c:	addne	r2, r2, #1
   28630:	lslne	r2, r2, #1
   28634:	bne	2864c <fputs@plt+0x174dc>
   28638:	ldr	r2, [r5, #12]
   2863c:	bic	r2, r2, #1
   28640:	str	r2, [r5, #12]
   28644:	lsl	r2, r2, #1
   28648:	add	r2, r2, #1
   2864c:	asr	r3, r2, #31
   28650:	ldr	r0, [r5, #32]
   28654:	ldr	r4, [r5, #16]
   28658:	ldr	r8, [r5, #12]
   2865c:	bl	204f8 <fputs@plt+0xf388>
   28660:	subs	r6, r0, #0
   28664:	beq	285e0 <fputs@plt+0x17470>
   28668:	ldrb	r3, [r5, #10]
   2866c:	add	r0, r4, r8
   28670:	cmp	r3, #1
   28674:	bne	288b0 <fputs@plt+0x17740>
   28678:	cmp	r7, #2
   2867c:	mov	r3, r6
   28680:	ldr	lr, [pc, #1096]	; 28ad0 <fputs@plt+0x17960>
   28684:	ldr	r9, [pc, #1096]	; 28ad4 <fputs@plt+0x17964>
   28688:	ldr	sl, [pc, #1096]	; 28ad8 <fputs@plt+0x17968>
   2868c:	ldr	fp, [pc, #1096]	; 28adc <fputs@plt+0x1796c>
   28690:	beq	28778 <fputs@plt+0x17608>
   28694:	cmp	r4, r0
   28698:	bcs	28780 <fputs@plt+0x17610>
   2869c:	ldrb	r2, [r4]
   286a0:	add	r8, r4, #1
   286a4:	cmp	r2, #191	; 0xbf
   286a8:	bls	286f0 <fputs@plt+0x17580>
   286ac:	ldr	r1, [pc, #1068]	; 28ae0 <fputs@plt+0x17970>
   286b0:	mov	ip, r8
   286b4:	add	r2, r1, r2
   286b8:	ldrb	r2, [r2, #-192]	; 0xffffff40
   286bc:	cmp	ip, r0
   286c0:	mov	r8, ip
   286c4:	bne	28848 <fputs@plt+0x176d8>
   286c8:	cmp	r2, #127	; 0x7f
   286cc:	bls	28864 <fputs@plt+0x176f4>
   286d0:	and	r1, r2, r9
   286d4:	cmp	r1, #55296	; 0xd800
   286d8:	beq	28864 <fputs@plt+0x176f4>
   286dc:	bic	r1, r2, #1
   286e0:	cmp	r1, sl
   286e4:	beq	28864 <fputs@plt+0x176f4>
   286e8:	cmp	r2, fp
   286ec:	bhi	2886c <fputs@plt+0x176fc>
   286f0:	mov	r1, r3
   286f4:	lsr	ip, r2, #8
   286f8:	strb	ip, [r1], #2
   286fc:	strb	r2, [r3, #1]
   28700:	mov	r3, r1
   28704:	mov	r4, r8
   28708:	b	28694 <fputs@plt+0x17524>
   2870c:	ldrb	r2, [r4]
   28710:	add	r8, r4, #1
   28714:	cmp	r2, #191	; 0xbf
   28718:	bls	28760 <fputs@plt+0x175f0>
   2871c:	ldr	r1, [pc, #956]	; 28ae0 <fputs@plt+0x17970>
   28720:	mov	ip, r8
   28724:	add	r2, r1, r2
   28728:	ldrb	r2, [r2, #-192]	; 0xffffff40
   2872c:	cmp	r0, ip
   28730:	mov	r8, ip
   28734:	bne	287e0 <fputs@plt+0x17670>
   28738:	cmp	r2, #127	; 0x7f
   2873c:	bls	287fc <fputs@plt+0x1768c>
   28740:	and	r1, r2, r9
   28744:	cmp	r1, #55296	; 0xd800
   28748:	beq	287fc <fputs@plt+0x1768c>
   2874c:	bic	r1, r2, #1
   28750:	cmp	r1, sl
   28754:	beq	287fc <fputs@plt+0x1768c>
   28758:	cmp	r2, fp
   2875c:	bhi	28804 <fputs@plt+0x17694>
   28760:	mov	r1, r3
   28764:	strb	r2, [r1], #2
   28768:	lsr	r2, r2, #8
   2876c:	strb	r2, [r3, #1]
   28770:	mov	r3, r1
   28774:	mov	r4, r8
   28778:	cmp	r4, r0
   2877c:	bcc	2870c <fputs@plt+0x1759c>
   28780:	sub	r2, r3, r6
   28784:	str	r2, [r5, #12]
   28788:	add	r2, r3, #1
   2878c:	mov	r1, #0
   28790:	strb	r1, [r3]
   28794:	mov	r4, #0
   28798:	strb	r4, [r2]
   2879c:	mov	r0, r5
   287a0:	ldrh	r8, [r5, #8]
   287a4:	bl	24774 <fputs@plt+0x13604>
   287a8:	ldr	r3, [pc, #820]	; 28ae4 <fputs@plt+0x17974>
   287ac:	strb	r7, [r5, #10]
   287b0:	and	r3, r3, r8
   287b4:	orr	r3, r3, #512	; 0x200
   287b8:	orr	r3, r3, #2
   287bc:	strh	r3, [r5, #8]
   287c0:	str	r6, [r5, #16]
   287c4:	str	r6, [r5, #20]
   287c8:	mov	r1, r6
   287cc:	ldr	r0, [r5, #32]
   287d0:	bl	1e08c <fputs@plt+0xcf1c>
   287d4:	str	r0, [r5, #24]
   287d8:	mov	r0, r4
   287dc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   287e0:	ldrb	r1, [ip], #1
   287e4:	and	r4, r1, #192	; 0xc0
   287e8:	cmp	r4, #128	; 0x80
   287ec:	bne	28738 <fputs@plt+0x175c8>
   287f0:	and	r1, r1, #63	; 0x3f
   287f4:	add	r2, r1, r2, lsl #6
   287f8:	b	2872c <fputs@plt+0x175bc>
   287fc:	mov	r2, lr
   28800:	b	28760 <fputs@plt+0x175f0>
   28804:	sub	r1, r2, #65536	; 0x10000
   28808:	lsl	r4, r2, #16
   2880c:	lsr	ip, r1, #10
   28810:	strb	r2, [r3, #2]
   28814:	lsr	r1, r1, #18
   28818:	lsr	r2, r2, #8
   2881c:	bic	ip, ip, #63	; 0x3f
   28820:	and	r1, r1, #3
   28824:	and	r2, r2, #3
   28828:	orr	ip, ip, r4, lsr #26
   2882c:	sub	r1, r1, #40	; 0x28
   28830:	sub	r2, r2, #36	; 0x24
   28834:	strb	ip, [r3]
   28838:	strb	r1, [r3, #1]
   2883c:	strb	r2, [r3, #3]
   28840:	add	r3, r3, #4
   28844:	b	28774 <fputs@plt+0x17604>
   28848:	ldrb	r1, [ip], #1
   2884c:	and	r4, r1, #192	; 0xc0
   28850:	cmp	r4, #128	; 0x80
   28854:	bne	286c8 <fputs@plt+0x17558>
   28858:	and	r1, r1, #63	; 0x3f
   2885c:	add	r2, r1, r2, lsl #6
   28860:	b	286bc <fputs@plt+0x1754c>
   28864:	mov	r2, lr
   28868:	b	286f0 <fputs@plt+0x17580>
   2886c:	sub	r1, r2, #65536	; 0x10000
   28870:	strb	r2, [r3, #3]
   28874:	lsr	ip, r1, #18
   28878:	and	ip, ip, #3
   2887c:	sub	ip, ip, #40	; 0x28
   28880:	strb	ip, [r3]
   28884:	lsr	r1, r1, #10
   28888:	lsl	ip, r2, #16
   2888c:	bic	r1, r1, #63	; 0x3f
   28890:	orr	r1, r1, ip, lsr #26
   28894:	strb	r1, [r3, #1]
   28898:	lsr	r1, r2, #8
   2889c:	and	r1, r1, #3
   288a0:	sub	r1, r1, #36	; 0x24
   288a4:	strb	r1, [r3, #2]
   288a8:	add	r3, r3, #4
   288ac:	b	28704 <fputs@plt+0x17594>
   288b0:	cmp	r3, #2
   288b4:	mov	r2, r6
   288b8:	ldr	r8, [pc, #552]	; 28ae8 <fputs@plt+0x17978>
   288bc:	ldr	r9, [pc, #536]	; 28adc <fputs@plt+0x1796c>
   288c0:	ldr	sl, [pc, #548]	; 28aec <fputs@plt+0x1797c>
   288c4:	beq	28a14 <fputs@plt+0x178a4>
   288c8:	cmp	r4, r0
   288cc:	bcs	28a1c <fputs@plt+0x178ac>
   288d0:	mov	lr, r4
   288d4:	ldrb	r3, [r4, #1]
   288d8:	ldrb	r1, [lr], #2
   288dc:	add	r3, r3, r1, lsl #8
   288e0:	sub	r1, r3, #55296	; 0xd800
   288e4:	cmp	r1, r8
   288e8:	bhi	28a5c <fputs@plt+0x178ec>
   288ec:	cmp	r0, lr
   288f0:	bls	2891c <fputs@plt+0x177ac>
   288f4:	ldrb	ip, [r4, #2]
   288f8:	ldrb	r1, [r4, #3]
   288fc:	add	lr, r4, #4
   28900:	add	r1, r1, ip, lsl #8
   28904:	and	ip, r9, r3, lsl #10
   28908:	and	r3, r3, #960	; 0x3c0
   2890c:	and	r1, r1, sl
   28910:	add	r3, r3, #64	; 0x40
   28914:	add	r1, r1, ip
   28918:	add	r3, r1, r3, lsl #10
   2891c:	cmp	r3, r9
   28920:	lsr	r1, r3, #6
   28924:	and	r4, r3, #63	; 0x3f
   28928:	lsr	ip, r3, #12
   2892c:	bhi	28a9c <fputs@plt+0x1792c>
   28930:	and	r1, r1, #63	; 0x3f
   28934:	sub	ip, ip, #32
   28938:	sub	r1, r1, #128	; 0x80
   2893c:	sub	r4, r4, #128	; 0x80
   28940:	strb	ip, [r2]
   28944:	strb	r1, [r2, #1]
   28948:	strb	r4, [r2, #2]
   2894c:	add	r2, r2, #3
   28950:	b	28a94 <fputs@plt+0x17924>
   28954:	mov	lr, r4
   28958:	ldrb	r1, [r4, #1]
   2895c:	ldrb	r3, [lr], #2
   28960:	add	r3, r3, r1, lsl #8
   28964:	sub	r1, r3, #55296	; 0xd800
   28968:	cmp	r1, r8
   2896c:	bhi	289d8 <fputs@plt+0x17868>
   28970:	cmp	r0, lr
   28974:	bls	289a0 <fputs@plt+0x17830>
   28978:	ldrb	ip, [r4, #3]
   2897c:	ldrb	r1, [r4, #2]
   28980:	add	lr, r4, #4
   28984:	add	r1, r1, ip, lsl #8
   28988:	and	ip, r9, r3, lsl #10
   2898c:	and	r3, r3, #960	; 0x3c0
   28990:	and	r1, r1, sl
   28994:	add	r3, r3, #64	; 0x40
   28998:	add	r1, r1, ip
   2899c:	add	r3, r1, r3, lsl #10
   289a0:	cmp	r3, r9
   289a4:	lsr	r1, r3, #6
   289a8:	and	r4, r3, #63	; 0x3f
   289ac:	lsr	ip, r3, #12
   289b0:	bhi	28a28 <fputs@plt+0x178b8>
   289b4:	and	r1, r1, #63	; 0x3f
   289b8:	sub	ip, ip, #32
   289bc:	sub	r1, r1, #128	; 0x80
   289c0:	sub	r4, r4, #128	; 0x80
   289c4:	strb	ip, [r2]
   289c8:	strb	r1, [r2, #1]
   289cc:	strb	r4, [r2, #2]
   289d0:	add	r2, r2, #3
   289d4:	b	28a10 <fputs@plt+0x178a0>
   289d8:	cmp	r3, #127	; 0x7f
   289dc:	strbls	r3, [r2]
   289e0:	addls	r2, r2, #1
   289e4:	bls	28a10 <fputs@plt+0x178a0>
   289e8:	cmp	r3, r8
   289ec:	bhi	289a0 <fputs@plt+0x17830>
   289f0:	lsr	ip, r3, #6
   289f4:	mov	r1, r2
   289f8:	and	r3, r3, #63	; 0x3f
   289fc:	sub	ip, ip, #64	; 0x40
   28a00:	sub	r3, r3, #128	; 0x80
   28a04:	strb	ip, [r1], #2
   28a08:	strb	r3, [r2, #1]
   28a0c:	mov	r2, r1
   28a10:	mov	r4, lr
   28a14:	cmp	r4, r0
   28a18:	bcc	28954 <fputs@plt+0x177e4>
   28a1c:	sub	r3, r2, r6
   28a20:	str	r3, [r5, #12]
   28a24:	b	28794 <fputs@plt+0x17624>
   28a28:	lsr	r3, r3, #18
   28a2c:	and	ip, ip, #63	; 0x3f
   28a30:	and	r1, r1, #63	; 0x3f
   28a34:	sub	r3, r3, #16
   28a38:	sub	ip, ip, #128	; 0x80
   28a3c:	sub	r1, r1, #128	; 0x80
   28a40:	sub	r4, r4, #128	; 0x80
   28a44:	strb	r3, [r2]
   28a48:	strb	ip, [r2, #1]
   28a4c:	strb	r1, [r2, #2]
   28a50:	strb	r4, [r2, #3]
   28a54:	add	r2, r2, #4
   28a58:	b	28a10 <fputs@plt+0x178a0>
   28a5c:	cmp	r3, #127	; 0x7f
   28a60:	strbls	r3, [r2]
   28a64:	addls	r2, r2, #1
   28a68:	bls	28a94 <fputs@plt+0x17924>
   28a6c:	cmp	r3, r8
   28a70:	bhi	2891c <fputs@plt+0x177ac>
   28a74:	lsr	ip, r3, #6
   28a78:	mov	r1, r2
   28a7c:	and	r3, r3, #63	; 0x3f
   28a80:	sub	ip, ip, #64	; 0x40
   28a84:	sub	r3, r3, #128	; 0x80
   28a88:	strb	ip, [r1], #2
   28a8c:	strb	r3, [r2, #1]
   28a90:	mov	r2, r1
   28a94:	mov	r4, lr
   28a98:	b	288c8 <fputs@plt+0x17758>
   28a9c:	lsr	r3, r3, #18
   28aa0:	and	ip, ip, #63	; 0x3f
   28aa4:	and	r1, r1, #63	; 0x3f
   28aa8:	sub	r3, r3, #16
   28aac:	sub	ip, ip, #128	; 0x80
   28ab0:	sub	r1, r1, #128	; 0x80
   28ab4:	sub	r4, r4, #128	; 0x80
   28ab8:	strb	r3, [r2]
   28abc:	strb	ip, [r2, #1]
   28ac0:	strb	r1, [r2, #2]
   28ac4:	strb	r4, [r2, #3]
   28ac8:	add	r2, r2, #4
   28acc:	b	28a94 <fputs@plt+0x17924>
   28ad0:	strdeq	pc, [r0], -sp
   28ad4:			; <UNDEFINED> instruction: 0xfffff800
   28ad8:	strdeq	pc, [r0], -lr
   28adc:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   28ae0:	strheq	r4, [r7], -r0
   28ae4:	andeq	r8, r0, sp, lsl r0
   28ae8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   28aec:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   28af0:	ldrh	r3, [r0, #8]
   28af4:	ands	r3, r3, #2
   28af8:	beq	28b10 <fputs@plt+0x179a0>
   28afc:	ldrb	r3, [r0, #10]
   28b00:	cmp	r1, r3
   28b04:	beq	28b10 <fputs@plt+0x179a0>
   28b08:	uxtb	r1, r1
   28b0c:	b	285b4 <fputs@plt+0x17444>
   28b10:	mov	r0, #0
   28b14:	bx	lr
   28b18:	push	{r4, r5, r6, r7, lr}
   28b1c:	sub	sp, sp, #52	; 0x34
   28b20:	mov	r5, r0
   28b24:	mov	r6, r1
   28b28:	mov	r7, r2
   28b2c:	mov	r1, #0
   28b30:	mov	r2, #40	; 0x28
   28b34:	mov	r4, #0
   28b38:	add	r0, sp, #8
   28b3c:	bl	10f48 <memset@plt>
   28b40:	mov	r3, #2
   28b44:	mov	r2, r7
   28b48:	mov	r1, r6
   28b4c:	str	r4, [sp]
   28b50:	add	r0, sp, #8
   28b54:	str	r5, [sp, #40]	; 0x28
   28b58:	bl	27988 <fputs@plt+0x16818>
   28b5c:	mov	r1, #1
   28b60:	add	r0, sp, #8
   28b64:	bl	28af0 <fputs@plt+0x17980>
   28b68:	ldrb	r3, [r5, #69]	; 0x45
   28b6c:	cmp	r3, r4
   28b70:	beq	28b80 <fputs@plt+0x17a10>
   28b74:	add	r0, sp, #8
   28b78:	bl	24774 <fputs@plt+0x13604>
   28b7c:	str	r4, [sp, #24]
   28b80:	ldr	r0, [sp, #24]
   28b84:	add	sp, sp, #52	; 0x34
   28b88:	pop	{r4, r5, r6, r7, pc}
   28b8c:	push	{r4, r5, r6, lr}
   28b90:	subs	r5, r0, #0
   28b94:	bne	28ba4 <fputs@plt+0x17a34>
   28b98:	mov	r4, #0
   28b9c:	mov	r0, r4
   28ba0:	pop	{r4, r5, r6, pc}
   28ba4:	mov	r0, #40	; 0x28
   28ba8:	bl	27114 <fputs@plt+0x15fa4>
   28bac:	subs	r4, r0, #0
   28bb0:	beq	28b98 <fputs@plt+0x17a28>
   28bb4:	mov	r2, #40	; 0x28
   28bb8:	mov	r1, #0
   28bbc:	bl	10f48 <memset@plt>
   28bc0:	mov	r0, r5
   28bc4:	mov	r3, r4
   28bc8:	add	r2, r5, #20
   28bcc:	ldr	r1, [r0], #4
   28bd0:	cmp	r0, r2
   28bd4:	str	r1, [r3], #4
   28bd8:	bne	28bcc <fputs@plt+0x17a5c>
   28bdc:	ldrh	r3, [r4, #8]
   28be0:	mov	r5, #0
   28be4:	str	r5, [r4, #32]
   28be8:	bic	r2, r3, #1024	; 0x400
   28bec:	tst	r3, #18
   28bf0:	strh	r2, [r4, #8]
   28bf4:	beq	28b9c <fputs@plt+0x17a2c>
   28bf8:	bic	r3, r3, #3072	; 0xc00
   28bfc:	orr	r3, r3, #4096	; 0x1000
   28c00:	strh	r3, [r4, #8]
   28c04:	mov	r0, r4
   28c08:	bl	278e8 <fputs@plt+0x16778>
   28c0c:	cmp	r0, r5
   28c10:	beq	28b9c <fputs@plt+0x17a2c>
   28c14:	mov	r0, r4
   28c18:	bl	248c4 <fputs@plt+0x13754>
   28c1c:	mov	r4, r5
   28c20:	b	28b9c <fputs@plt+0x17a2c>
   28c24:	ldrh	r2, [r0, #8]
   28c28:	ldr	r3, [pc, #116]	; 28ca4 <fputs@plt+0x17b34>
   28c2c:	push	{r4, r5, r6, lr}
   28c30:	and	r3, r3, r2
   28c34:	cmp	r3, #0
   28c38:	mov	r4, r0
   28c3c:	mov	r5, r1
   28c40:	beq	28c48 <fputs@plt+0x17ad8>
   28c44:	bl	24680 <fputs@plt+0x13510>
   28c48:	mov	r3, r5
   28c4c:	mov	r2, r4
   28c50:	add	r1, r5, #20
   28c54:	ldr	r0, [r3], #4
   28c58:	cmp	r3, r1
   28c5c:	str	r0, [r2], #4
   28c60:	bne	28c54 <fputs@plt+0x17ae4>
   28c64:	ldrh	r0, [r4, #8]
   28c68:	bic	r3, r0, #1024	; 0x400
   28c6c:	ands	r0, r0, #18
   28c70:	uxth	r3, r3
   28c74:	strh	r3, [r4, #8]
   28c78:	popeq	{r4, r5, r6, pc}
   28c7c:	ldrh	r2, [r5, #8]
   28c80:	tst	r2, #2048	; 0x800
   28c84:	bne	28c9c <fputs@plt+0x17b2c>
   28c88:	orr	r3, r3, #4096	; 0x1000
   28c8c:	strh	r3, [r4, #8]
   28c90:	mov	r0, r4
   28c94:	pop	{r4, r5, r6, lr}
   28c98:	b	278e8 <fputs@plt+0x16778>
   28c9c:	mov	r0, #0
   28ca0:	pop	{r4, r5, r6, pc}
   28ca4:	andeq	r2, r0, r0, ror #8
   28ca8:	ldr	r0, [r0]
   28cac:	b	28c24 <fputs@plt+0x17ab4>
   28cb0:	push	{r4, r5, r6, lr}
   28cb4:	mov	r1, #0
   28cb8:	mov	r5, r0
   28cbc:	bl	276a4 <fputs@plt+0x16534>
   28cc0:	subs	r4, r0, #0
   28cc4:	popeq	{r4, r5, r6, pc}
   28cc8:	ldrh	r3, [r4, #8]
   28ccc:	cmp	r3, #0
   28cd0:	beq	28ce0 <fputs@plt+0x17b70>
   28cd4:	mov	r1, r4
   28cd8:	mov	r0, r5
   28cdc:	bl	28ca8 <fputs@plt+0x17b38>
   28ce0:	mov	r0, r4
   28ce4:	pop	{r4, r5, r6, lr}
   28ce8:	b	24774 <fputs@plt+0x13604>
   28cec:	ldr	r1, [r0, #12]
   28cf0:	mov	r2, #1
   28cf4:	push	{r4, lr}
   28cf8:	add	r1, r1, #2
   28cfc:	mov	r4, r0
   28d00:	bl	274f4 <fputs@plt+0x16384>
   28d04:	cmp	r0, #0
   28d08:	movne	r0, #7
   28d0c:	ldreq	r3, [r4, #12]
   28d10:	ldreq	r2, [r4, #16]
   28d14:	strbeq	r0, [r2, r3]
   28d18:	ldreq	r3, [r4, #16]
   28d1c:	ldreq	r2, [r4, #12]
   28d20:	addeq	r3, r3, r2
   28d24:	strbeq	r0, [r3, #1]
   28d28:	ldrheq	r3, [r4, #8]
   28d2c:	orreq	r3, r3, #512	; 0x200
   28d30:	strheq	r3, [r4, #8]
   28d34:	pop	{r4, pc}
   28d38:	push	{r4, r5, r6, r7, r8, lr}
   28d3c:	mov	r5, r3
   28d40:	ldr	r3, [r0, #416]	; 0x1a0
   28d44:	mov	r4, r0
   28d48:	cmp	r3, #0
   28d4c:	movne	r4, r3
   28d50:	mov	r6, r2
   28d54:	ldr	r8, [sp, #24]
   28d58:	ldr	r2, [r4, #404]	; 0x194
   28d5c:	mov	r7, r1
   28d60:	mov	r3, #0
   28d64:	cmp	r3, r2
   28d68:	blt	28db4 <fputs@plt+0x17c44>
   28d6c:	add	r2, r2, #1
   28d70:	ldr	r1, [r4, #408]	; 0x198
   28d74:	lsl	r2, r2, #4
   28d78:	ldr	r0, [r4]
   28d7c:	asr	r3, r2, #31
   28d80:	bl	274c8 <fputs@plt+0x16358>
   28d84:	cmp	r0, #0
   28d88:	str	r0, [r4, #408]	; 0x198
   28d8c:	beq	28df4 <fputs@plt+0x17c84>
   28d90:	ldr	r2, [r4, #404]	; 0x194
   28d94:	add	r3, r2, #1
   28d98:	str	r3, [r4, #404]	; 0x194
   28d9c:	add	r3, r0, r2, lsl #4
   28da0:	str	r7, [r0, r2, lsl #4]
   28da4:	str	r6, [r3, #4]
   28da8:	strb	r5, [r3, #8]
   28dac:	str	r8, [r3, #12]
   28db0:	pop	{r4, r5, r6, r7, r8, pc}
   28db4:	ldr	r0, [r4, #408]	; 0x198
   28db8:	add	r1, r0, r3, lsl #4
   28dbc:	ldr	r0, [r0, r3, lsl #4]
   28dc0:	cmp	r0, r7
   28dc4:	bne	28dec <fputs@plt+0x17c7c>
   28dc8:	ldr	r0, [r1, #4]
   28dcc:	cmp	r0, r6
   28dd0:	bne	28dec <fputs@plt+0x17c7c>
   28dd4:	ldrb	r3, [r1, #8]
   28dd8:	orrs	r3, r5, r3
   28ddc:	movne	r3, #1
   28de0:	moveq	r3, #0
   28de4:	strb	r3, [r1, #8]
   28de8:	pop	{r4, r5, r6, r7, r8, pc}
   28dec:	add	r3, r3, #1
   28df0:	b	28d64 <fputs@plt+0x17bf4>
   28df4:	str	r0, [r4, #404]	; 0x194
   28df8:	ldr	r0, [r4]
   28dfc:	pop	{r4, r5, r6, r7, r8, lr}
   28e00:	b	1ae98 <fputs@plt+0x9d28>
   28e04:	push	{r4, r5, r6, lr}
   28e08:	mov	r5, r0
   28e0c:	ldr	r4, [r0, #116]	; 0x74
   28e10:	add	r3, r4, #1
   28e14:	str	r3, [r0, #116]	; 0x74
   28e18:	sub	r3, r4, #1
   28e1c:	tst	r3, r4
   28e20:	bne	28e40 <fputs@plt+0x17cd0>
   28e24:	lsl	r2, r4, #3
   28e28:	ldr	r1, [r0, #120]	; 0x78
   28e2c:	add	r2, r2, #4
   28e30:	mov	r3, #0
   28e34:	ldr	r0, [r0]
   28e38:	bl	274c8 <fputs@plt+0x16358>
   28e3c:	str	r0, [r5, #120]	; 0x78
   28e40:	ldr	r3, [r5, #120]	; 0x78
   28e44:	mvn	r0, r4
   28e48:	cmp	r3, #0
   28e4c:	mvnne	r2, #0
   28e50:	strne	r2, [r3, r4, lsl #2]
   28e54:	pop	{r4, r5, r6, pc}
   28e58:	push	{r4, r5, r6, r7, r8, lr}
   28e5c:	mov	r7, #20
   28e60:	ldr	r4, [r0, #24]
   28e64:	ldr	r1, [r0, #4]
   28e68:	mov	r5, r0
   28e6c:	ldr	r2, [r4, #88]	; 0x58
   28e70:	mov	r3, #0
   28e74:	cmp	r2, #0
   28e78:	lslne	r2, r2, #1
   28e7c:	moveq	r2, #51	; 0x33
   28e80:	ldr	r0, [r4]
   28e84:	mul	r2, r7, r2
   28e88:	bl	2745c <fputs@plt+0x162ec>
   28e8c:	subs	r6, r0, #0
   28e90:	beq	28ebc <fputs@plt+0x17d4c>
   28e94:	mov	r1, r6
   28e98:	ldr	r0, [r4]
   28e9c:	bl	1e08c <fputs@plt+0xcf1c>
   28ea0:	mov	r1, r7
   28ea4:	str	r0, [r4, #92]	; 0x5c
   28ea8:	bl	70888 <fputs@plt+0x5f718>
   28eac:	str	r0, [r4, #88]	; 0x58
   28eb0:	str	r6, [r5, #4]
   28eb4:	mov	r0, #0
   28eb8:	pop	{r4, r5, r6, r7, r8, pc}
   28ebc:	mov	r0, #7
   28ec0:	pop	{r4, r5, r6, r7, r8, pc}
   28ec4:	push	{r4, r5, r6, r7, r8, lr}
   28ec8:	mov	r4, r0
   28ecc:	mov	r5, r1
   28ed0:	mov	r6, r2
   28ed4:	mov	r7, r3
   28ed8:	ldr	r8, [sp, #24]
   28edc:	bl	28e58 <fputs@plt+0x17ce8>
   28ee0:	cmp	r0, #0
   28ee4:	bne	28f04 <fputs@plt+0x17d94>
   28ee8:	str	r8, [sp, #24]
   28eec:	mov	r3, r7
   28ef0:	mov	r2, r6
   28ef4:	mov	r1, r5
   28ef8:	mov	r0, r4
   28efc:	pop	{r4, r5, r6, r7, r8, lr}
   28f00:	b	28f0c <fputs@plt+0x17d9c>
   28f04:	mov	r0, #1
   28f08:	pop	{r4, r5, r6, r7, r8, pc}
   28f0c:	push	{r4, r5, r6, r7, r8, lr}
   28f10:	ldr	r8, [r0, #24]
   28f14:	ldr	ip, [r0, #32]
   28f18:	ldr	r4, [sp, #24]
   28f1c:	ldr	r8, [r8, #88]	; 0x58
   28f20:	cmp	ip, r8
   28f24:	blt	28f30 <fputs@plt+0x17dc0>
   28f28:	pop	{r4, r5, r6, r7, r8, lr}
   28f2c:	b	28ec4 <fputs@plt+0x17d54>
   28f30:	mov	r6, r2
   28f34:	mov	r2, #20
   28f38:	mov	r7, r1
   28f3c:	mul	r2, r2, ip
   28f40:	ldr	r1, [r0, #4]
   28f44:	mov	r5, r3
   28f48:	add	r3, ip, #1
   28f4c:	str	r3, [r0, #32]
   28f50:	add	r3, r1, r2
   28f54:	strb	r7, [r1, r2]
   28f58:	mov	r2, #0
   28f5c:	mov	lr, r0
   28f60:	strb	r2, [r3, #3]
   28f64:	str	r6, [r3, #4]
   28f68:	str	r5, [r3, #8]
   28f6c:	str	r4, [r3, #12]
   28f70:	str	r2, [r3, #16]
   28f74:	strb	r2, [r3, #1]
   28f78:	mov	r0, ip
   28f7c:	pop	{r4, r5, r6, r7, r8, pc}
   28f80:	mov	r3, #0
   28f84:	push	{r0, r1, r2, lr}
   28f88:	mov	r2, r3
   28f8c:	str	r3, [sp]
   28f90:	bl	28f0c <fputs@plt+0x17d9c>
   28f94:	add	sp, sp, #12
   28f98:	pop	{pc}		; (ldr pc, [sp], #4)
   28f9c:	push	{r4, r5, r6, lr}
   28fa0:	ldr	r5, [r0, #8]
   28fa4:	cmp	r5, #0
   28fa8:	bne	28fec <fputs@plt+0x17e7c>
   28fac:	mov	r4, r0
   28fb0:	bl	205f0 <fputs@plt+0xf480>
   28fb4:	cmp	r0, #0
   28fb8:	mov	r5, r0
   28fbc:	str	r0, [r4, #8]
   28fc0:	beq	28fcc <fputs@plt+0x17e5c>
   28fc4:	mov	r1, #158	; 0x9e
   28fc8:	bl	28f80 <fputs@plt+0x17e10>
   28fcc:	ldr	r3, [r4, #416]	; 0x1a0
   28fd0:	cmp	r3, #0
   28fd4:	bne	28fec <fputs@plt+0x17e7c>
   28fd8:	ldr	r3, [r4]
   28fdc:	ldrh	r3, [r3, #64]	; 0x40
   28fe0:	tst	r3, #8
   28fe4:	moveq	r3, #1
   28fe8:	strbeq	r3, [r4, #23]
   28fec:	mov	r0, r5
   28ff0:	pop	{r4, r5, r6, pc}
   28ff4:	push	{r0, r1, r2, r4, r5, lr}
   28ff8:	mov	r5, r0
   28ffc:	ldr	ip, [sp, #24]
   29000:	str	ip, [sp]
   29004:	bl	28f0c <fputs@plt+0x17d9c>
   29008:	mvn	r3, #13
   2900c:	ldr	r2, [sp, #28]
   29010:	mov	r4, r0
   29014:	mov	r1, r0
   29018:	mov	r0, r5
   2901c:	bl	25510 <fputs@plt+0x143a0>
   29020:	mov	r0, r4
   29024:	add	sp, sp, #12
   29028:	pop	{r4, r5, pc}
   2902c:	push	{r0, r1, r2, r4, r5, lr}
   29030:	mov	r5, r0
   29034:	ldr	ip, [sp, #24]
   29038:	str	ip, [sp]
   2903c:	bl	28f0c <fputs@plt+0x17d9c>
   29040:	ldr	r3, [sp, #32]
   29044:	ldr	r2, [sp, #28]
   29048:	mov	r4, r0
   2904c:	mov	r1, r0
   29050:	mov	r0, r5
   29054:	bl	25510 <fputs@plt+0x143a0>
   29058:	mov	r0, r4
   2905c:	add	sp, sp, #12
   29060:	pop	{r4, r5, pc}
   29064:	mov	ip, #0
   29068:	push	{r0, r1, r2, r3, r4, lr}
   2906c:	mov	r3, r1
   29070:	stmib	sp, {r2, ip}
   29074:	str	ip, [sp]
   29078:	mov	r2, ip
   2907c:	mov	r1, #97	; 0x61
   29080:	bl	2902c <fputs@plt+0x17ebc>
   29084:	add	sp, sp, #20
   29088:	pop	{pc}		; (ldr pc, [sp], #4)
   2908c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   29090:	mov	r5, r2
   29094:	mov	sl, r0
   29098:	mov	r7, r1
   2909c:	mov	r8, r3
   290a0:	ldrsb	r9, [sp, #48]	; 0x30
   290a4:	ldrb	r6, [sp, #52]	; 0x34
   290a8:	bl	28f9c <fputs@plt+0x17e2c>
   290ac:	cmp	r5, #2
   290b0:	mov	r4, r0
   290b4:	bne	290c0 <fputs@plt+0x17f50>
   290b8:	mov	r0, sl
   290bc:	bl	17afc <fputs@plt+0x698c>
   290c0:	mov	r3, #0
   290c4:	str	r3, [sp]
   290c8:	stmib	sp, {r8, r9}
   290cc:	mov	r3, r5
   290d0:	mov	r2, r7
   290d4:	mov	r1, #21
   290d8:	mov	r0, r4
   290dc:	bl	2902c <fputs@plt+0x17ebc>
   290e0:	mov	r1, r6
   290e4:	mov	r0, r4
   290e8:	add	sp, sp, #16
   290ec:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   290f0:	b	1bd68 <fputs@plt+0xabf8>
   290f4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   290f8:	mov	r6, r0
   290fc:	ldr	r4, [r1, #20]
   29100:	mov	r7, r2
   29104:	cmp	r4, #0
   29108:	bne	29184 <fputs@plt+0x18014>
   2910c:	ldr	r8, [r0]
   29110:	ldrsh	r0, [r1, #34]	; 0x22
   29114:	mov	r5, r1
   29118:	add	r0, r0, #1
   2911c:	asr	r1, r0, #31
   29120:	bl	1ea54 <fputs@plt+0xd8e4>
   29124:	cmp	r0, #0
   29128:	bne	29150 <fputs@plt+0x17fe0>
   2912c:	mov	r0, r8
   29130:	add	sp, sp, #16
   29134:	pop	{r4, r5, r6, r7, r8, lr}
   29138:	b	1ae98 <fputs@plt+0x9d28>
   2913c:	ldr	r3, [r5, #4]
   29140:	add	r3, r3, r4, lsl #4
   29144:	ldrb	r3, [r3, #13]
   29148:	strb	r3, [r0, r4]
   2914c:	add	r4, r4, #1
   29150:	ldrsh	r3, [r5, #34]	; 0x22
   29154:	cmp	r4, r3
   29158:	blt	2913c <fputs@plt+0x17fcc>
   2915c:	add	r4, r0, r4
   29160:	mov	r2, #0
   29164:	cmp	r4, r0
   29168:	strb	r2, [r4]
   2916c:	beq	2917c <fputs@plt+0x1800c>
   29170:	ldrb	r3, [r4, #-1]!
   29174:	cmp	r3, #65	; 0x41
   29178:	beq	29164 <fputs@plt+0x17ff4>
   2917c:	mov	r4, r0
   29180:	str	r0, [r5, #20]
   29184:	mov	r0, r4
   29188:	bl	18f64 <fputs@plt+0x7df4>
   2918c:	subs	r3, r0, #0
   29190:	beq	291bc <fputs@plt+0x1804c>
   29194:	cmp	r7, #0
   29198:	beq	291c4 <fputs@plt+0x18054>
   2919c:	mov	r2, #0
   291a0:	str	r2, [sp]
   291a4:	str	r3, [sp, #8]
   291a8:	str	r4, [sp, #4]
   291ac:	mov	r2, r7
   291b0:	mov	r1, #48	; 0x30
   291b4:	mov	r0, r6
   291b8:	bl	2902c <fputs@plt+0x17ebc>
   291bc:	add	sp, sp, #16
   291c0:	pop	{r4, r5, r6, r7, r8, pc}
   291c4:	mov	r2, r4
   291c8:	mvn	r1, #0
   291cc:	mov	r0, r6
   291d0:	add	sp, sp, #16
   291d4:	pop	{r4, r5, r6, r7, r8, lr}
   291d8:	b	25510 <fputs@plt+0x143a0>
   291dc:	push	{r4, r5, lr}
   291e0:	mvn	r3, #0
   291e4:	sub	sp, sp, #20
   291e8:	mov	r4, #0
   291ec:	stmib	sp, {r2, r3}
   291f0:	str	r4, [sp]
   291f4:	mov	r2, r1
   291f8:	mov	r3, r4
   291fc:	mov	r1, #123	; 0x7b
   29200:	mov	r5, r0
   29204:	bl	2902c <fputs@plt+0x17ebc>
   29208:	ldr	r3, [r5]
   2920c:	ldr	r3, [r3, #20]
   29210:	cmp	r4, r3
   29214:	blt	29220 <fputs@plt+0x180b0>
   29218:	add	sp, sp, #20
   2921c:	pop	{r4, r5, pc}
   29220:	mov	r1, r4
   29224:	mov	r0, r5
   29228:	bl	16ea4 <fputs@plt+0x5d34>
   2922c:	add	r4, r4, #1
   29230:	b	29208 <fputs@plt+0x18098>
   29234:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   29238:	cmp	r3, #0
   2923c:	movne	r5, r0
   29240:	movne	r4, r2
   29244:	subne	r1, r1, r3
   29248:	bne	29258 <fputs@plt+0x180e8>
   2924c:	add	sp, sp, #16
   29250:	pop	{r4, r5, r6, pc}
   29254:	sub	r4, r4, #1
   29258:	cmp	r4, #0
   2925c:	mov	r2, r3
   29260:	add	r6, r1, r3
   29264:	ble	2924c <fputs@plt+0x180dc>
   29268:	ldrb	r0, [r2]
   2926c:	add	r3, r3, #1
   29270:	cmp	r0, #65	; 0x41
   29274:	beq	29254 <fputs@plt+0x180e4>
   29278:	add	r3, r2, r4
   2927c:	cmp	r4, #1
   29280:	beq	29290 <fputs@plt+0x18120>
   29284:	ldrb	r1, [r3, #-1]!
   29288:	cmp	r1, #65	; 0x41
   2928c:	beq	292c8 <fputs@plt+0x18158>
   29290:	mov	r3, #0
   29294:	stmib	sp, {r2, r4}
   29298:	str	r3, [sp]
   2929c:	mov	r2, r6
   292a0:	mov	r3, r4
   292a4:	mov	r1, #48	; 0x30
   292a8:	ldr	r0, [r5, #8]
   292ac:	bl	2902c <fputs@plt+0x17ebc>
   292b0:	mov	r2, r4
   292b4:	mov	r1, r6
   292b8:	mov	r0, r5
   292bc:	add	sp, sp, #16
   292c0:	pop	{r4, r5, r6, lr}
   292c4:	b	1e964 <fputs@plt+0xd7f4>
   292c8:	sub	r4, r4, #1
   292cc:	b	2927c <fputs@plt+0x1810c>
   292d0:	push	{r4, r5, r6, r7, lr}
   292d4:	mov	r5, r0
   292d8:	sub	sp, sp, #20
   292dc:	mov	r7, r2
   292e0:	mov	r4, r3
   292e4:	mov	r2, #8
   292e8:	mov	r3, #0
   292ec:	ldr	r0, [r0]
   292f0:	mov	r6, r1
   292f4:	bl	1f8dc <fputs@plt+0xe76c>
   292f8:	subs	r2, r0, #0
   292fc:	movne	r3, r4
   29300:	ldmne	r3!, {r0, r1}
   29304:	ldr	r3, [sp, #40]	; 0x28
   29308:	strne	r0, [r2]
   2930c:	strne	r1, [r2, #4]
   29310:	stmib	sp, {r2, r3}
   29314:	mov	r2, #0
   29318:	str	r2, [sp]
   2931c:	mov	r3, r7
   29320:	mov	r1, r6
   29324:	mov	r0, r5
   29328:	bl	2902c <fputs@plt+0x17ebc>
   2932c:	add	sp, sp, #20
   29330:	pop	{r4, r5, r6, r7, pc}
   29334:	push	{r4, r5, r6, r7, lr}
   29338:	subs	r4, r1, #0
   2933c:	sub	sp, sp, #20
   29340:	beq	29398 <fputs@plt+0x18228>
   29344:	mov	r5, r0
   29348:	mov	r0, r4
   2934c:	mov	r6, r3
   29350:	mov	r7, r2
   29354:	bl	18f64 <fputs@plt+0x7df4>
   29358:	mov	r3, #1
   2935c:	add	r1, sp, #8
   29360:	mov	r2, r0
   29364:	mov	r0, r4
   29368:	bl	14c84 <fputs@plt+0x3b14>
   2936c:	cmp	r7, #0
   29370:	mvn	r3, #11
   29374:	vldrne	d7, [sp, #8]
   29378:	str	r3, [sp]
   2937c:	mov	r2, r6
   29380:	add	r3, sp, #8
   29384:	mov	r1, #133	; 0x85
   29388:	mov	r0, r5
   2938c:	vnegne.f64	d7, d7
   29390:	vstrne	d7, [sp, #8]
   29394:	bl	292d0 <fputs@plt+0x18160>
   29398:	add	sp, sp, #20
   2939c:	pop	{r4, r5, r6, r7, pc}
   293a0:	mov	r3, #0
   293a4:	push	{r0, r1, r2, lr}
   293a8:	str	r3, [sp]
   293ac:	bl	28f0c <fputs@plt+0x17d9c>
   293b0:	add	sp, sp, #12
   293b4:	pop	{pc}		; (ldr pc, [sp], #4)
   293b8:	push	{r4, lr}
   293bc:	mov	r4, r0
   293c0:	bl	28f9c <fputs@plt+0x17e2c>
   293c4:	ldr	r2, [r4, #84]	; 0x54
   293c8:	mov	r1, #44	; 0x2c
   293cc:	add	r3, r2, #1
   293d0:	str	r3, [r4, #84]	; 0x54
   293d4:	pop	{r4, lr}
   293d8:	b	293a0 <fputs@plt+0x18230>
   293dc:	push	{r4, lr}
   293e0:	mov	r4, r0
   293e4:	mov	r2, r1
   293e8:	mov	r1, #17
   293ec:	bl	293a0 <fputs@plt+0x18230>
   293f0:	ldr	r3, [r4, #24]
   293f4:	mov	r2, #0
   293f8:	strb	r2, [r3, #19]
   293fc:	str	r2, [r3, #60]	; 0x3c
   29400:	pop	{r4, pc}
   29404:	mov	ip, #0
   29408:	push	{r0, r1, r2, lr}
   2940c:	str	ip, [sp]
   29410:	bl	28f0c <fputs@plt+0x17d9c>
   29414:	add	sp, sp, #12
   29418:	pop	{pc}		; (ldr pc, [sp], #4)
   2941c:	push	{r2, r3}
   29420:	push	{r4, r5, r6, r7, r8, lr}
   29424:	sub	sp, sp, #24
   29428:	mov	r5, r0
   2942c:	ldr	r4, [sp, #48]	; 0x30
   29430:	mov	r8, #22
   29434:	sub	r7, r1, r4
   29438:	mov	r6, #0
   2943c:	add	r3, sp, #52	; 0x34
   29440:	str	r3, [sp, #20]
   29444:	add	r3, r7, r4
   29448:	ldrb	r2, [r4], #1
   2944c:	cmp	r2, #0
   29450:	bne	29464 <fputs@plt+0x182f4>
   29454:	add	sp, sp, #24
   29458:	pop	{r4, r5, r6, r7, r8, lr}
   2945c:	add	sp, sp, #8
   29460:	bx	lr
   29464:	cmp	r2, #115	; 0x73
   29468:	ldr	r2, [sp, #20]
   2946c:	add	r1, r2, #4
   29470:	str	r1, [sp, #20]
   29474:	bne	294a0 <fputs@plt+0x18330>
   29478:	ldr	r1, [r2]
   2947c:	mov	r2, #0
   29480:	cmp	r1, r2
   29484:	stmib	sp, {r1, r6}
   29488:	str	r6, [sp]
   2948c:	moveq	r1, #25
   29490:	movne	r1, #97	; 0x61
   29494:	mov	r0, r5
   29498:	bl	2902c <fputs@plt+0x17ebc>
   2949c:	b	29444 <fputs@plt+0x182d4>
   294a0:	ldr	r2, [r2]
   294a4:	mov	r1, r8
   294a8:	mov	r0, r5
   294ac:	bl	29404 <fputs@plt+0x18294>
   294b0:	b	29444 <fputs@plt+0x182d4>
   294b4:	cmp	r2, #0
   294b8:	bxeq	lr
   294bc:	push	{r0, r1, r2, r4, r5, lr}
   294c0:	mov	r5, r1
   294c4:	mov	r1, #1
   294c8:	mov	r4, r0
   294cc:	bl	29064 <fputs@plt+0x17ef4>
   294d0:	add	r2, sp, #8
   294d4:	mov	r0, r4
   294d8:	str	r5, [r2, #-4]!
   294dc:	mov	r1, #1
   294e0:	bl	284bc <fputs@plt+0x1734c>
   294e4:	mov	r3, #1
   294e8:	mov	r2, r3
   294ec:	mov	r1, #33	; 0x21
   294f0:	mov	r0, r4
   294f4:	bl	29404 <fputs@plt+0x18294>
   294f8:	add	sp, sp, #12
   294fc:	pop	{r4, r5, pc}
   29500:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   29504:	mov	r3, r2
   29508:	mov	r4, r0
   2950c:	mov	r5, r1
   29510:	mov	r6, r2
   29514:	mov	r1, #22
   29518:	mov	r2, #0
   2951c:	bl	29404 <fputs@plt+0x18294>
   29520:	mov	r2, r5
   29524:	mov	r1, #108	; 0x6c
   29528:	mov	r0, r4
   2952c:	bl	293a0 <fputs@plt+0x18230>
   29530:	mov	r3, #0
   29534:	mov	r2, r5
   29538:	str	r6, [sp]
   2953c:	mov	r1, #47	; 0x2f
   29540:	mov	r7, r0
   29544:	mov	r0, r4
   29548:	bl	28f0c <fputs@plt+0x17d9c>
   2954c:	mov	r0, r4
   29550:	mov	r1, #128	; 0x80
   29554:	bl	1bd68 <fputs@plt+0xabf8>
   29558:	mov	r1, r7
   2955c:	mov	r0, r4
   29560:	add	sp, sp, #12
   29564:	pop	{r4, r5, r6, r7, lr}
   29568:	b	1e06c <fputs@plt+0xcefc>
   2956c:	push	{r0, r1, r2, lr}
   29570:	mov	r2, #0
   29574:	mov	r3, r1
   29578:	str	r2, [sp]
   2957c:	mov	r1, #13
   29580:	bl	28f0c <fputs@plt+0x17d9c>
   29584:	add	sp, sp, #12
   29588:	pop	{pc}		; (ldr pc, [sp], #4)
   2958c:	ldr	r3, [r0]
   29590:	push	{r0, r1, r2, lr}
   29594:	mov	r2, r1
   29598:	ldr	r3, [r3, #16]
   2959c:	add	r3, r3, r1, lsl #4
   295a0:	mov	r1, #52	; 0x34
   295a4:	ldr	r3, [r3, #12]
   295a8:	ldr	r3, [r3]
   295ac:	add	r3, r3, #1
   295b0:	str	r3, [sp]
   295b4:	mov	r3, #1
   295b8:	ldr	r0, [r0, #8]
   295bc:	bl	28f0c <fputs@plt+0x17d9c>
   295c0:	add	sp, sp, #12
   295c4:	pop	{pc}		; (ldr pc, [sp], #4)
   295c8:	push	{r0, r1, r2, lr}
   295cc:	cmp	r1, #0
   295d0:	ble	295ec <fputs@plt+0x1847c>
   295d4:	mov	r3, r2
   295d8:	mov	r2, #1
   295dc:	str	r2, [sp]
   295e0:	mov	r2, r1
   295e4:	mov	r1, #138	; 0x8a
   295e8:	bl	28f0c <fputs@plt+0x17d9c>
   295ec:	add	sp, sp, #12
   295f0:	pop	{pc}		; (ldr pc, [sp], #4)
   295f4:	push	{r0, r1, r4, r5, r6, lr}
   295f8:	mov	r4, r0
   295fc:	str	r3, [sp]
   29600:	mov	r5, r1
   29604:	mov	r6, r3
   29608:	ldr	r0, [r0, #8]
   2960c:	mov	r3, r2
   29610:	mov	r2, r1
   29614:	mov	r1, #29
   29618:	bl	28f0c <fputs@plt+0x17d9c>
   2961c:	mov	r2, r6
   29620:	mov	r1, r5
   29624:	mov	r0, r4
   29628:	add	sp, sp, #8
   2962c:	pop	{r4, r5, r6, lr}
   29630:	b	1e964 <fputs@plt+0xd7f4>
   29634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29638:	mov	r7, r3
   2963c:	ldr	r4, [r0, #8]
   29640:	sub	sp, sp, #28
   29644:	mov	r6, r0
   29648:	ldr	r3, [r4, #32]
   2964c:	ldr	r0, [r4, #24]
   29650:	str	r3, [sp, #16]
   29654:	mov	sl, r1
   29658:	mov	r5, r2
   2965c:	ldr	r8, [sp, #72]	; 0x48
   29660:	bl	28e04 <fputs@plt+0x17c94>
   29664:	ldr	r3, [sp, #68]	; 0x44
   29668:	cmp	r3, #0
   2966c:	mov	r9, r0
   29670:	beq	2971c <fputs@plt+0x185ac>
   29674:	mov	r1, #46	; 0x2e
   29678:	mov	r2, r3
   2967c:	mov	r0, r4
   29680:	bl	293a0 <fputs@plt+0x18230>
   29684:	cmp	r8, #0
   29688:	ldr	r3, [sp, #68]	; 0x44
   2968c:	ldrne	r1, [r8]
   29690:	ldr	r2, [r5, #8]
   29694:	add	fp, r3, #1
   29698:	mov	r3, fp
   2969c:	str	r0, [sp, #20]
   296a0:	ldr	r0, [r5, #12]
   296a4:	addne	r1, r1, #1
   296a8:	strne	r1, [r8]
   296ac:	mvn	r1, #5
   296b0:	str	r1, [sp, #8]
   296b4:	stm	sp, {r0, r8}
   296b8:	mov	r1, #42	; 0x2a
   296bc:	mov	r0, r4
   296c0:	bl	2902c <fputs@plt+0x17ebc>
   296c4:	mov	r3, r9
   296c8:	mov	r1, #43	; 0x2b
   296cc:	add	r2, r0, #2
   296d0:	str	r2, [sp]
   296d4:	mov	r0, r4
   296d8:	bl	28f0c <fputs@plt+0x17d9c>
   296dc:	ldr	r1, [sp, #20]
   296e0:	mov	r0, r4
   296e4:	bl	1e06c <fputs@plt+0xcefc>
   296e8:	ldr	r3, [r5, #12]
   296ec:	ldr	r2, [r5, #8]
   296f0:	sub	r3, r3, #1
   296f4:	str	r3, [sp]
   296f8:	mov	r1, #30
   296fc:	mov	r3, fp
   29700:	mov	r0, r4
   29704:	bl	28f0c <fputs@plt+0x17d9c>
   29708:	ldr	r3, [sp, #68]	; 0x44
   2970c:	mov	r2, #1
   29710:	mov	r1, #22
   29714:	mov	r0, r4
   29718:	bl	29404 <fputs@plt+0x18294>
   2971c:	ldr	r3, [r6]
   29720:	ldrb	r3, [r3, #69]	; 0x45
   29724:	cmp	r3, #0
   29728:	movne	r3, #0
   2972c:	strne	r3, [sp, #16]
   29730:	bne	29820 <fputs@plt+0x186b0>
   29734:	mov	r2, r9
   29738:	ldr	r1, [sl, #16]
   2973c:	mov	r0, r4
   29740:	bl	295c8 <fputs@plt+0x18458>
   29744:	ldrb	r3, [r7]
   29748:	sub	r3, r3, #10
   2974c:	cmp	r3, #3
   29750:	ldrls	pc, [pc, r3, lsl #2]
   29754:	b	29900 <fputs@plt+0x18790>
   29758:	muleq	r2, ip, r8
   2975c:	andeq	r9, r2, ip, lsr #16
   29760:	andeq	r9, r2, r8, ror #14
   29764:			; <UNDEFINED> instruction: 0x000298b4
   29768:	mov	r0, r6
   2976c:	bl	17498 <fputs@plt+0x6328>
   29770:	mov	r8, r0
   29774:	mov	r0, r6
   29778:	bl	17498 <fputs@plt+0x6328>
   2977c:	ldr	r3, [r5, #12]
   29780:	ldr	r2, [r5, #8]
   29784:	mov	r1, #49	; 0x31
   29788:	str	r8, [sp]
   2978c:	mov	fp, r0
   29790:	mov	r0, r4
   29794:	bl	28f0c <fputs@plt+0x17d9c>
   29798:	mov	r3, fp
   2979c:	ldr	r2, [r7, #4]
   297a0:	mov	r1, #74	; 0x4a
   297a4:	mov	r0, r4
   297a8:	bl	29404 <fputs@plt+0x18294>
   297ac:	mov	r3, r8
   297b0:	ldr	r2, [r7, #4]
   297b4:	mov	r1, #75	; 0x4b
   297b8:	str	fp, [sp]
   297bc:	mov	r0, r4
   297c0:	bl	28f0c <fputs@plt+0x17d9c>
   297c4:	mov	r1, #8
   297c8:	mov	r0, r4
   297cc:	bl	1bd68 <fputs@plt+0xabf8>
   297d0:	mov	r1, fp
   297d4:	mov	r0, r6
   297d8:	bl	1c98c <fputs@plt+0xb81c>
   297dc:	mov	r1, r8
   297e0:	mov	r0, r6
   297e4:	bl	1c98c <fputs@plt+0xb81c>
   297e8:	ldr	r2, [sl, #12]
   297ec:	cmp	r2, #0
   297f0:	beq	29804 <fputs@plt+0x18694>
   297f4:	ldr	r3, [sp, #76]	; 0x4c
   297f8:	mov	r1, #141	; 0x8d
   297fc:	mov	r0, r4
   29800:	bl	29404 <fputs@plt+0x18294>
   29804:	mov	r1, r9
   29808:	mov	r0, r4
   2980c:	bl	16e4c <fputs@plt+0x5cdc>
   29810:	ldr	r2, [sp, #64]	; 0x40
   29814:	mov	r1, #15
   29818:	mov	r0, r4
   2981c:	bl	293a0 <fputs@plt+0x18230>
   29820:	ldr	r0, [sp, #16]
   29824:	add	sp, sp, #28
   29828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2982c:	ldr	r3, [sl]
   29830:	ldrb	r1, [r7, #1]
   29834:	mov	fp, #1
   29838:	ldr	r3, [r3, #4]
   2983c:	ldr	r0, [r3]
   29840:	bl	17908 <fputs@plt+0x6798>
   29844:	mov	r2, r7
   29848:	strb	r0, [r2, #1]!
   2984c:	mov	r0, r6
   29850:	bl	17498 <fputs@plt+0x6328>
   29854:	mov	r3, fp
   29858:	mov	r1, #49	; 0x31
   2985c:	mov	r8, r0
   29860:	stmib	sp, {r2, fp}
   29864:	str	r0, [sp]
   29868:	ldr	r2, [r5, #8]
   2986c:	mov	r0, r4
   29870:	bl	2902c <fputs@plt+0x17ebc>
   29874:	mov	r2, fp
   29878:	ldr	r1, [r5, #8]
   2987c:	mov	r0, r6
   29880:	bl	1e964 <fputs@plt+0xd7f4>
   29884:	mov	r3, r8
   29888:	ldr	r2, [r7, #4]
   2988c:	mov	r1, #110	; 0x6e
   29890:	mov	r0, r4
   29894:	bl	29404 <fputs@plt+0x18294>
   29898:	b	297dc <fputs@plt+0x1866c>
   2989c:	mov	r3, #1
   298a0:	ldr	r2, [r7, #4]
   298a4:	ldr	r1, [r5, #8]
   298a8:	mov	r0, r6
   298ac:	bl	295f4 <fputs@plt+0x18484>
   298b0:	b	297e8 <fputs@plt+0x18678>
   298b4:	ldr	r3, [r7, #8]
   298b8:	cmp	r3, #0
   298bc:	bne	298d8 <fputs@plt+0x18768>
   298c0:	ldr	r1, [r5, #12]
   298c4:	mov	r0, r6
   298c8:	bl	174c8 <fputs@plt+0x6358>
   298cc:	ldr	r3, [r5, #12]
   298d0:	str	r3, [r7, #12]
   298d4:	str	r0, [r7, #8]
   298d8:	ldr	r2, [r7, #8]
   298dc:	ldr	r1, [r5, #8]
   298e0:	mov	r0, r6
   298e4:	ldr	r3, [r5, #12]
   298e8:	bl	295f4 <fputs@plt+0x18484>
   298ec:	ldr	r2, [r7, #4]
   298f0:	mov	r1, #18
   298f4:	mov	r0, r4
   298f8:	bl	293a0 <fputs@plt+0x18230>
   298fc:	b	297e8 <fputs@plt+0x18678>
   29900:	ldr	r2, [r5, #8]
   29904:	ldr	r3, [r5, #12]
   29908:	mov	r1, #33	; 0x21
   2990c:	mov	r0, r4
   29910:	bl	29404 <fputs@plt+0x18294>
   29914:	ldr	r2, [r5, #12]
   29918:	ldr	r1, [r5, #8]
   2991c:	mov	r0, r6
   29920:	bl	1e964 <fputs@plt+0xd7f4>
   29924:	b	297e8 <fputs@plt+0x18678>
   29928:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   2992c:	mov	r9, r3
   29930:	ldr	r5, [r0, #8]
   29934:	mov	r7, r1
   29938:	ldr	r8, [sp, #40]	; 0x28
   2993c:	mov	r6, r0
   29940:	bl	17498 <fputs@plt+0x6328>
   29944:	stm	sp, {r8, r9}
   29948:	mov	r4, r0
   2994c:	mov	r3, r2
   29950:	mov	r0, r5
   29954:	mov	r2, r1
   29958:	mov	r1, #69	; 0x45
   2995c:	bl	28ff4 <fputs@plt+0x17e84>
   29960:	mov	r3, r9
   29964:	mov	r2, r8
   29968:	str	r4, [sp]
   2996c:	mov	r1, #49	; 0x31
   29970:	mov	r0, r5
   29974:	bl	28f0c <fputs@plt+0x17d9c>
   29978:	mov	r3, r4
   2997c:	mov	r2, r7
   29980:	mov	r1, #110	; 0x6e
   29984:	mov	r0, r5
   29988:	bl	29404 <fputs@plt+0x18294>
   2998c:	mov	r1, r4
   29990:	mov	r0, r6
   29994:	add	sp, sp, #12
   29998:	pop	{r4, r5, r6, r7, r8, r9, lr}
   2999c:	b	1c98c <fputs@plt+0xb81c>
   299a0:	ldr	r3, [r0]
   299a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   299a8:	sub	sp, sp, #28
   299ac:	ldr	r5, [r3, #8]
   299b0:	str	r3, [sp, #8]
   299b4:	ldr	r3, [r0, #4]
   299b8:	mov	r6, r0
   299bc:	str	r3, [sp, #12]
   299c0:	ldr	r3, [sp, #8]
   299c4:	ldr	r0, [sp, #8]
   299c8:	ldr	r3, [r3]
   299cc:	str	r3, [sp, #16]
   299d0:	bl	1e810 <fputs@plt+0xd6a0>
   299d4:	ldrb	r8, [r6, #43]	; 0x2b
   299d8:	ldr	r3, [sp, #12]
   299dc:	sxth	r7, r8
   299e0:	add	r4, r7, r7, lsl #2
   299e4:	add	r7, r7, r7, lsl #3
   299e8:	add	r4, r6, r4, lsl #4
   299ec:	add	r7, r3, r7, lsl #3
   299f0:	cmp	r8, #0
   299f4:	bne	29a34 <fputs@plt+0x188c4>
   299f8:	ldr	r1, [r6, #52]	; 0x34
   299fc:	mov	r0, r5
   29a00:	bl	16e4c <fputs@plt+0x5cdc>
   29a04:	add	r4, r6, #736	; 0x2e0
   29a08:	ldrb	r3, [r6, #43]	; 0x2b
   29a0c:	cmp	r8, r3
   29a10:	blt	29c0c <fputs@plt+0x18a9c>
   29a14:	ldr	r2, [sp, #8]
   29a18:	ldr	r3, [r6, #56]	; 0x38
   29a1c:	mov	r1, r6
   29a20:	str	r3, [r2, #428]	; 0x1ac
   29a24:	ldr	r0, [sp, #16]
   29a28:	add	sp, sp, #28
   29a2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29a30:	b	1f34c <fputs@plt+0xe1dc>
   29a34:	ldr	r1, [r4, #680]	; 0x2a8
   29a38:	mov	r0, r5
   29a3c:	ldr	fp, [r4, #720]	; 0x2d0
   29a40:	bl	16e4c <fputs@plt+0x5cdc>
   29a44:	ldrb	r1, [r4, #701]	; 0x2bd
   29a48:	cmp	r1, #160	; 0xa0
   29a4c:	beq	29a74 <fputs@plt+0x18904>
   29a50:	ldrb	r3, [r4, #702]	; 0x2be
   29a54:	mov	r0, r5
   29a58:	str	r3, [sp]
   29a5c:	ldr	r3, [r4, #708]	; 0x2c4
   29a60:	ldr	r2, [r4, #704]	; 0x2c0
   29a64:	bl	28f0c <fputs@plt+0x17d9c>
   29a68:	ldrb	r1, [r4, #703]	; 0x2bf
   29a6c:	mov	r0, r5
   29a70:	bl	1bd68 <fputs@plt+0xabf8>
   29a74:	ldr	r3, [fp, #36]	; 0x24
   29a78:	tst	r3, #2048	; 0x800
   29a7c:	bne	29b84 <fputs@plt+0x18a14>
   29a80:	ldr	r1, [r4, #668]	; 0x29c
   29a84:	mov	r0, r5
   29a88:	bl	16e4c <fputs@plt+0x5cdc>
   29a8c:	ldr	r1, [r4, #676]	; 0x2a4
   29a90:	cmp	r1, #0
   29a94:	beq	29abc <fputs@plt+0x1894c>
   29a98:	mov	r0, r5
   29a9c:	bl	2956c <fputs@plt+0x183fc>
   29aa0:	ldr	r1, [r4, #676]	; 0x2a4
   29aa4:	mov	r0, r5
   29aa8:	bl	1e06c <fputs@plt+0xcefc>
   29aac:	ldr	r1, [r4, #676]	; 0x2a4
   29ab0:	mov	r0, r5
   29ab4:	sub	r1, r1, #2
   29ab8:	bl	1e06c <fputs@plt+0xcefc>
   29abc:	ldr	r2, [r4, #696]	; 0x2b8
   29ac0:	cmp	r2, #0
   29ac4:	beq	29af4 <fputs@plt+0x18984>
   29ac8:	sub	r1, r2, #1
   29acc:	mov	r0, r5
   29ad0:	bl	16e74 <fputs@plt+0x5d04>
   29ad4:	ldr	r1, [r0, #4]
   29ad8:	mov	r3, r2
   29adc:	cmp	r1, #0
   29ae0:	ldr	r2, [r4, #692]	; 0x2b4
   29ae4:	movne	r1, #141	; 0x8d
   29ae8:	moveq	r1, #142	; 0x8e
   29aec:	mov	r0, r5
   29af0:	bl	29404 <fputs@plt+0x18294>
   29af4:	ldr	r2, [r4, #656]	; 0x290
   29af8:	cmp	r2, #0
   29afc:	beq	29b74 <fputs@plt+0x18a04>
   29b00:	mov	r1, #138	; 0x8a
   29b04:	mov	r0, r5
   29b08:	bl	293a0 <fputs@plt+0x18230>
   29b0c:	ldr	r3, [fp, #36]	; 0x24
   29b10:	tst	r3, #64	; 0x40
   29b14:	mov	r9, r0
   29b18:	bne	29b2c <fputs@plt+0x189bc>
   29b1c:	ldr	r2, [r7, #-20]	; 0xffffffec
   29b20:	mov	r1, #104	; 0x68
   29b24:	mov	r0, r5
   29b28:	bl	293a0 <fputs@plt+0x18230>
   29b2c:	ldr	r3, [fp, #36]	; 0x24
   29b30:	tst	r3, #512	; 0x200
   29b34:	beq	29b48 <fputs@plt+0x189d8>
   29b38:	ldr	r2, [r4, #664]	; 0x298
   29b3c:	mov	r1, #104	; 0x68
   29b40:	mov	r0, r5
   29b44:	bl	293a0 <fputs@plt+0x18230>
   29b48:	ldrb	r3, [r4, #701]	; 0x2bd
   29b4c:	cmp	r3, #15
   29b50:	bne	29bfc <fputs@plt+0x18a8c>
   29b54:	ldr	r3, [r4, #684]	; 0x2ac
   29b58:	ldr	r2, [r4, #704]	; 0x2c0
   29b5c:	mov	r1, #14
   29b60:	mov	r0, r5
   29b64:	bl	29404 <fputs@plt+0x18294>
   29b68:	mov	r1, r9
   29b6c:	mov	r0, r5
   29b70:	bl	1e06c <fputs@plt+0xcefc>
   29b74:	sub	r8, r8, #1
   29b78:	sub	r4, r4, #80	; 0x50
   29b7c:	sub	r7, r7, #72	; 0x48
   29b80:	b	299f0 <fputs@plt+0x18880>
   29b84:	ldr	r3, [r4, #712]	; 0x2c8
   29b88:	cmp	r3, #0
   29b8c:	ble	29a80 <fputs@plt+0x18910>
   29b90:	ldr	r1, [r4, #672]	; 0x2a0
   29b94:	mov	r0, r5
   29b98:	bl	16e4c <fputs@plt+0x5cdc>
   29b9c:	ldr	sl, [r4, #712]	; 0x2c8
   29ba0:	mov	r3, #12
   29ba4:	mul	r9, r3, sl
   29ba8:	sub	r3, r9, #12
   29bac:	ldr	r9, [r4, #716]	; 0x2cc
   29bb0:	add	r9, r9, r3
   29bb4:	cmp	sl, #0
   29bb8:	sub	r9, r9, #12
   29bbc:	ble	29a80 <fputs@plt+0x18910>
   29bc0:	ldr	r1, [r9, #16]
   29bc4:	mov	r0, r5
   29bc8:	add	r1, r1, #1
   29bcc:	bl	1e06c <fputs@plt+0xcefc>
   29bd0:	ldr	r3, [r9, #16]
   29bd4:	ldr	r2, [r9, #12]
   29bd8:	ldrb	r1, [r9, #20]
   29bdc:	mov	r0, r5
   29be0:	bl	29404 <fputs@plt+0x18294>
   29be4:	ldr	r1, [r9, #16]
   29be8:	mov	r0, r5
   29bec:	sub	r1, r1, #1
   29bf0:	bl	1e06c <fputs@plt+0xcefc>
   29bf4:	sub	sl, sl, #1
   29bf8:	b	29bb4 <fputs@plt+0x18a44>
   29bfc:	ldr	r1, [r4, #684]	; 0x2ac
   29c00:	mov	r0, r5
   29c04:	bl	2956c <fputs@plt+0x183fc>
   29c08:	b	29b68 <fputs@plt+0x189f8>
   29c0c:	ldrb	r3, [r4, #44]	; 0x2c
   29c10:	ldr	r1, [sp, #12]
   29c14:	mov	r2, #72	; 0x48
   29c18:	ldr	fp, [r4, #64]	; 0x40
   29c1c:	mla	r2, r2, r3, r1
   29c20:	ldrb	r1, [r2, #45]	; 0x2d
   29c24:	ldr	r9, [r2, #24]
   29c28:	tst	r1, #16
   29c2c:	beq	29c64 <fputs@plt+0x18af4>
   29c30:	ldr	r1, [sp, #16]
   29c34:	ldrb	r1, [r1, #69]	; 0x45
   29c38:	cmp	r1, #0
   29c3c:	bne	29c64 <fputs@plt+0x18af4>
   29c40:	str	r1, [sp]
   29c44:	mov	r0, r5
   29c48:	ldr	r3, [r2, #40]	; 0x28
   29c4c:	ldr	r1, [r4, #32]
   29c50:	ldr	r2, [r4, #4]
   29c54:	bl	18540 <fputs@plt+0x73d0>
   29c58:	add	r8, r8, #1
   29c5c:	add	r4, r4, #80	; 0x50
   29c60:	b	29a08 <fputs@plt+0x18898>
   29c64:	ldrb	r2, [r9, #42]	; 0x2a
   29c68:	tst	r2, #2
   29c6c:	bne	29ce4 <fputs@plt+0x18b74>
   29c70:	ldr	r2, [r9, #12]
   29c74:	cmp	r2, #0
   29c78:	bne	29ce4 <fputs@plt+0x18b74>
   29c7c:	ldrh	r2, [r6, #36]	; 0x24
   29c80:	tst	r2, #16
   29c84:	bne	29ce4 <fputs@plt+0x18b74>
   29c88:	ldrb	r2, [r6, #40]	; 0x28
   29c8c:	ldr	r7, [fp, #36]	; 0x24
   29c90:	cmp	r2, #0
   29c94:	bne	29cbc <fputs@plt+0x18b4c>
   29c98:	tst	r7, #64	; 0x40
   29c9c:	bne	29cbc <fputs@plt+0x18b4c>
   29ca0:	mov	r2, #72	; 0x48
   29ca4:	ldr	r1, [sp, #12]
   29ca8:	mov	r0, r5
   29cac:	mla	r3, r2, r3, r1
   29cb0:	mov	r1, #61	; 0x3d
   29cb4:	ldr	r2, [r3, #52]	; 0x34
   29cb8:	bl	293a0 <fputs@plt+0x18230>
   29cbc:	and	r7, r7, #17152	; 0x4300
   29cc0:	cmp	r7, #512	; 0x200
   29cc4:	bne	29ce4 <fputs@plt+0x18b74>
   29cc8:	ldr	r2, [r4, #8]
   29ccc:	ldr	r3, [r6, #64]	; 0x40
   29cd0:	cmp	r2, r3
   29cd4:	beq	29ce4 <fputs@plt+0x18b74>
   29cd8:	mov	r1, #61	; 0x3d
   29cdc:	mov	r0, r5
   29ce0:	bl	293a0 <fputs@plt+0x18230>
   29ce4:	ldr	r3, [fp, #36]	; 0x24
   29ce8:	tst	r3, #576	; 0x240
   29cec:	ldrne	fp, [fp, #28]
   29cf0:	bne	29d00 <fputs@plt+0x18b90>
   29cf4:	tst	r3, #8192	; 0x2000
   29cf8:	beq	29c58 <fputs@plt+0x18ae8>
   29cfc:	ldr	fp, [r4, #56]	; 0x38
   29d00:	cmp	fp, #0
   29d04:	beq	29c58 <fputs@plt+0x18ae8>
   29d08:	ldrb	r3, [r6, #40]	; 0x28
   29d0c:	cmp	r3, #0
   29d10:	beq	29d24 <fputs@plt+0x18bb4>
   29d14:	ldr	r3, [fp, #12]
   29d18:	ldrb	r3, [r3, #42]	; 0x2a
   29d1c:	tst	r3, #32
   29d20:	beq	29c58 <fputs@plt+0x18ae8>
   29d24:	ldr	r3, [sp, #16]
   29d28:	ldrb	r3, [r3, #69]	; 0x45
   29d2c:	cmp	r3, #0
   29d30:	bne	29c58 <fputs@plt+0x18ae8>
   29d34:	ldr	r7, [r4, #32]
   29d38:	ldr	r3, [r5, #32]
   29d3c:	mov	r1, r7
   29d40:	mov	r0, r5
   29d44:	str	r3, [sp, #20]
   29d48:	bl	16e74 <fputs@plt+0x5d04>
   29d4c:	add	sl, r0, #20
   29d50:	ldr	r3, [sp, #20]
   29d54:	cmp	r7, r3
   29d58:	bge	29c58 <fputs@plt+0x18ae8>
   29d5c:	ldr	r0, [sl, #-16]
   29d60:	ldr	r1, [r4, #4]
   29d64:	cmp	r0, r1
   29d68:	bne	29db8 <fputs@plt+0x18c48>
   29d6c:	ldrb	r1, [sl, #-20]	; 0xffffffec
   29d70:	cmp	r1, #47	; 0x2f
   29d74:	bne	29dc4 <fputs@plt+0x18c54>
   29d78:	ldrb	r0, [r9, #42]	; 0x2a
   29d7c:	ldr	r1, [sl, #-12]
   29d80:	tst	r0, #32
   29d84:	beq	29d9c <fputs@plt+0x18c2c>
   29d88:	ldr	r0, [r9, #8]
   29d8c:	bl	1c9e4 <fputs@plt+0xb874>
   29d90:	ldr	r0, [r0, #4]
   29d94:	lsl	r1, r1, #1
   29d98:	ldrsh	r1, [r0, r1]
   29d9c:	sxth	r1, r1
   29da0:	mov	r0, fp
   29da4:	bl	1764c <fputs@plt+0x64dc>
   29da8:	cmp	r0, #0
   29dac:	strge	r0, [sl, #-12]
   29db0:	ldrge	r1, [r4, #8]
   29db4:	strge	r1, [sl, #-16]
   29db8:	add	r7, r7, #1
   29dbc:	add	sl, sl, #20
   29dc0:	b	29d50 <fputs@plt+0x18be0>
   29dc4:	cmp	r1, #103	; 0x67
   29dc8:	moveq	r3, #113	; 0x71
   29dcc:	ldreq	r1, [r4, #8]
   29dd0:	strbeq	r3, [sl, #-20]	; 0xffffffec
   29dd4:	streq	r1, [sl, #-16]
   29dd8:	b	29db8 <fputs@plt+0x18c48>
   29ddc:	push	{r4, r5, r6, r7, r8, lr}
   29de0:	mov	r6, r2
   29de4:	ldr	r2, [r0, #24]
   29de8:	ldr	r3, [r0, #32]
   29dec:	mov	r4, r0
   29df0:	ldr	r2, [r2, #88]	; 0x58
   29df4:	add	r3, r1, r3
   29df8:	cmp	r3, r2
   29dfc:	mov	r5, r1
   29e00:	bgt	29e3c <fputs@plt+0x18ccc>
   29e04:	ldr	r1, [r4, #32]
   29e08:	mov	r3, #20
   29e0c:	ldr	r0, [r4, #4]
   29e10:	mov	lr, #0
   29e14:	mla	r0, r3, r1, r0
   29e18:	ldr	r8, [pc, #140]	; 29eac <fputs@plt+0x18d3c>
   29e1c:	add	r2, r6, #4
   29e20:	add	r3, r0, r3
   29e24:	mov	r7, lr
   29e28:	cmp	r5, lr
   29e2c:	bgt	29e50 <fputs@plt+0x18ce0>
   29e30:	add	r5, r5, r1
   29e34:	str	r5, [r4, #32]
   29e38:	pop	{r4, r5, r6, r7, r8, pc}
   29e3c:	bl	28e58 <fputs@plt+0x17ce8>
   29e40:	cmp	r0, #0
   29e44:	beq	29e04 <fputs@plt+0x18c94>
   29e48:	mov	r0, #0
   29e4c:	pop	{r4, r5, r6, r7, r8, pc}
   29e50:	ldrb	r6, [r2, #-4]
   29e54:	add	lr, lr, #1
   29e58:	add	r2, r2, #4
   29e5c:	strb	r6, [r3, #-20]	; 0xffffffec
   29e60:	ldrsb	ip, [r2, #-7]
   29e64:	add	r6, r8, r6
   29e68:	add	r3, r3, #20
   29e6c:	str	ip, [r3, #-36]	; 0xffffffdc
   29e70:	ldrb	r6, [r6, #2756]	; 0xac4
   29e74:	ldrsb	ip, [r2, #-6]
   29e78:	cmp	ip, #0
   29e7c:	movle	r6, #0
   29e80:	andgt	r6, r6, #1
   29e84:	cmp	r6, #0
   29e88:	str	ip, [r3, #-32]	; 0xffffffe0
   29e8c:	addne	ip, r1, ip
   29e90:	strne	ip, [r3, #-32]	; 0xffffffe0
   29e94:	ldrsb	ip, [r2, #-5]
   29e98:	strb	r7, [r3, #-39]	; 0xffffffd9
   29e9c:	str	r7, [r3, #-24]	; 0xffffffe8
   29ea0:	str	ip, [r3, #-28]	; 0xffffffe4
   29ea4:	strb	r7, [r3, #-37]	; 0xffffffdb
   29ea8:	b	29e28 <fputs@plt+0x18cb8>
   29eac:	strheq	r4, [r7], -r0
   29eb0:	push	{r4, r5, r6, lr}
   29eb4:	mov	r5, r2
   29eb8:	ldr	r2, [r1, #48]	; 0x30
   29ebc:	mov	r4, r1
   29ec0:	add	r2, r2, #2
   29ec4:	ldr	r1, [r1, #52]	; 0x34
   29ec8:	lsl	r2, r2, #2
   29ecc:	mov	r6, r0
   29ed0:	asr	r3, r2, #31
   29ed4:	bl	2745c <fputs@plt+0x162ec>
   29ed8:	cmp	r0, #0
   29edc:	bne	29ef0 <fputs@plt+0x18d80>
   29ee0:	mov	r1, r5
   29ee4:	mov	r0, r6
   29ee8:	pop	{r4, r5, r6, lr}
   29eec:	b	1e0ec <fputs@plt+0xcf7c>
   29ef0:	ldr	r3, [r4, #48]	; 0x30
   29ef4:	add	r2, r3, #1
   29ef8:	str	r2, [r4, #48]	; 0x30
   29efc:	str	r5, [r0, r3, lsl #2]
   29f00:	add	r3, r0, r3, lsl #2
   29f04:	mov	r2, #0
   29f08:	str	r2, [r3, #4]
   29f0c:	str	r0, [r4, #52]	; 0x34
   29f10:	pop	{r4, r5, r6, pc}
   29f14:	ldr	r1, [r0, #516]	; 0x204
   29f18:	cmp	r1, #0
   29f1c:	bxeq	lr
   29f20:	push	{r4, r5, r6, lr}
   29f24:	ldr	r5, [r0, #488]	; 0x1e8
   29f28:	cmp	r5, #0
   29f2c:	popeq	{r4, r5, r6, pc}
   29f30:	ldr	r2, [r0, #520]	; 0x208
   29f34:	ldr	r4, [r0]
   29f38:	asr	r3, r2, #31
   29f3c:	mov	r0, r4
   29f40:	bl	1f98c <fputs@plt+0xe81c>
   29f44:	mov	r1, r5
   29f48:	mov	r2, r0
   29f4c:	mov	r0, r4
   29f50:	pop	{r4, r5, r6, lr}
   29f54:	b	29eb0 <fputs@plt+0x18d40>
   29f58:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29f5c:	mov	r6, r2
   29f60:	ldr	r2, [r1]
   29f64:	mov	r5, r3
   29f68:	ldr	r3, [r1, #4]
   29f6c:	add	r2, r2, r6
   29f70:	cmp	r2, r3
   29f74:	mov	r4, r1
   29f78:	bls	29fc4 <fputs@plt+0x18e54>
   29f7c:	sub	r2, r2, #1
   29f80:	mov	r8, #72	; 0x48
   29f84:	mov	r3, #0
   29f88:	mul	r2, r8, r2
   29f8c:	mov	r7, r0
   29f90:	add	r2, r2, #80	; 0x50
   29f94:	bl	2745c <fputs@plt+0x162ec>
   29f98:	subs	r9, r0, #0
   29f9c:	beq	2a020 <fputs@plt+0x18eb0>
   29fa0:	mov	r1, r9
   29fa4:	mov	r0, r7
   29fa8:	bl	1e08c <fputs@plt+0xcf1c>
   29fac:	mov	r1, r8
   29fb0:	mov	r4, r9
   29fb4:	sub	r0, r0, #80	; 0x50
   29fb8:	bl	70888 <fputs@plt+0x5f718>
   29fbc:	add	r0, r0, #1
   29fc0:	str	r0, [r9, #4]
   29fc4:	ldr	r7, [r4]
   29fc8:	mov	r8, #72	; 0x48
   29fcc:	sub	fp, r7, #1
   29fd0:	mla	sl, r8, r7, r4
   29fd4:	mul	r9, r8, r6
   29fd8:	cmp	fp, r5
   29fdc:	sub	sl, sl, #72	; 0x48
   29fe0:	bge	2a028 <fputs@plt+0x18eb8>
   29fe4:	mov	r3, #72	; 0x48
   29fe8:	add	r7, r6, r7
   29fec:	str	r7, [r4]
   29ff0:	mul	r7, r3, r5
   29ff4:	mov	r2, r9
   29ff8:	add	r0, r7, #8
   29ffc:	mov	r1, #0
   2a000:	add	r0, r4, r0
   2a004:	bl	10f48 <memset@plt>
   2a008:	add	r6, r6, r5
   2a00c:	add	r3, r4, r7
   2a010:	mvn	r2, #0
   2a014:	cmp	r5, r6
   2a018:	add	r3, r3, #72	; 0x48
   2a01c:	blt	2a044 <fputs@plt+0x18ed4>
   2a020:	mov	r0, r4
   2a024:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a028:	add	r0, sl, r9
   2a02c:	mov	r2, r8
   2a030:	add	r1, sl, #8
   2a034:	add	r0, r0, #8
   2a038:	bl	10fe4 <memcpy@plt>
   2a03c:	sub	fp, fp, #1
   2a040:	b	29fd8 <fputs@plt+0x18e68>
   2a044:	str	r2, [r3, #-20]	; 0xffffffec
   2a048:	add	r5, r5, #1
   2a04c:	b	2a014 <fputs@plt+0x18ea4>
   2a050:	push	{r4, r5, r6, r7, r8, lr}
   2a054:	subs	r4, r1, #0
   2a058:	mov	r7, r0
   2a05c:	mov	r8, r2
   2a060:	mov	r6, r3
   2a064:	bne	2a088 <fputs@plt+0x18f18>
   2a068:	mov	r2, #80	; 0x50
   2a06c:	mov	r3, #0
   2a070:	bl	1f8dc <fputs@plt+0xe76c>
   2a074:	subs	r4, r0, #0
   2a078:	beq	2a0bc <fputs@plt+0x18f4c>
   2a07c:	mov	r2, #0
   2a080:	mov	r3, #1
   2a084:	stm	r4, {r2, r3}
   2a088:	ldr	r3, [r4]
   2a08c:	mov	r1, r4
   2a090:	mov	r2, #1
   2a094:	mov	r0, r7
   2a098:	bl	29f58 <fputs@plt+0x18de8>
   2a09c:	ldrb	r3, [r7, #69]	; 0x45
   2a0a0:	cmp	r3, #0
   2a0a4:	mov	r4, r0
   2a0a8:	beq	2a0c4 <fputs@plt+0x18f54>
   2a0ac:	mov	r1, r0
   2a0b0:	mov	r0, r7
   2a0b4:	bl	1ee7c <fputs@plt+0xdd0c>
   2a0b8:	mov	r4, #0
   2a0bc:	mov	r0, r4
   2a0c0:	pop	{r4, r5, r6, r7, r8, pc}
   2a0c4:	ldr	r5, [r0]
   2a0c8:	cmp	r6, #0
   2a0cc:	sub	r5, r5, #1
   2a0d0:	beq	2a0e8 <fputs@plt+0x18f78>
   2a0d4:	ldr	r3, [r6]
   2a0d8:	cmp	r3, #0
   2a0dc:	movne	r3, r8
   2a0e0:	movne	r8, r6
   2a0e4:	mov	r6, r3
   2a0e8:	mov	r1, r8
   2a0ec:	mov	r0, r7
   2a0f0:	bl	1f9d8 <fputs@plt+0xe868>
   2a0f4:	mov	r3, #72	; 0x48
   2a0f8:	mov	r1, r6
   2a0fc:	mla	r5, r3, r5, r4
   2a100:	str	r0, [r5, #16]
   2a104:	mov	r0, r7
   2a108:	bl	1f9d8 <fputs@plt+0xe868>
   2a10c:	str	r0, [r5, #12]
   2a110:	b	2a0bc <fputs@plt+0x18f4c>
   2a114:	mov	r3, #0
   2a118:	push	{r4, r5, r6, r7, r8, lr}
   2a11c:	mov	r2, r3
   2a120:	mov	r5, r1
   2a124:	mov	r1, r3
   2a128:	mov	r7, r0
   2a12c:	bl	2a050 <fputs@plt+0x18ee0>
   2a130:	subs	r4, r0, #0
   2a134:	beq	2a1a4 <fputs@plt+0x19034>
   2a138:	ldr	r1, [r5, #12]
   2a13c:	mov	r0, r7
   2a140:	ldr	r6, [r4]
   2a144:	bl	20d6c <fputs@plt+0xfbfc>
   2a148:	sub	r6, r6, #1
   2a14c:	mov	r8, #72	; 0x48
   2a150:	ldr	r3, [r5, #4]
   2a154:	mla	r6, r8, r6, r4
   2a158:	ldr	r1, [r3, #20]
   2a15c:	str	r0, [r6, #16]
   2a160:	mov	r0, r7
   2a164:	bl	18040 <fputs@plt+0x6ed0>
   2a168:	cmp	r0, #1
   2a16c:	movle	r3, #0
   2a170:	movgt	r3, #1
   2a174:	cmp	r0, #0
   2a178:	orreq	r3, r3, #1
   2a17c:	cmp	r3, #0
   2a180:	beq	2a1a4 <fputs@plt+0x19034>
   2a184:	ldr	r3, [r7, #16]
   2a188:	ldr	r5, [r4]
   2a18c:	ldr	r1, [r3, r0, lsl #4]
   2a190:	mov	r0, r7
   2a194:	bl	20d6c <fputs@plt+0xfbfc>
   2a198:	sub	r5, r5, #1
   2a19c:	mla	r5, r8, r5, r4
   2a1a0:	str	r0, [r5, #12]
   2a1a4:	mov	r0, r4
   2a1a8:	pop	{r4, r5, r6, r7, r8, pc}
   2a1ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a1b0:	mov	r6, r3
   2a1b4:	ldr	r4, [r3]
   2a1b8:	mov	r7, r1
   2a1bc:	sub	r3, r4, #1
   2a1c0:	tst	r3, r4
   2a1c4:	mov	r9, r2
   2a1c8:	ldr	r8, [sp, #32]
   2a1cc:	bne	2a224 <fputs@plt+0x190b4>
   2a1d0:	cmp	r4, #0
   2a1d4:	lslne	r2, r4, #1
   2a1d8:	moveq	r2, #1
   2a1dc:	mul	r2, r9, r2
   2a1e0:	asr	r3, r2, #31
   2a1e4:	bl	2745c <fputs@plt+0x162ec>
   2a1e8:	subs	r5, r0, #0
   2a1ec:	mvneq	r3, #0
   2a1f0:	streq	r3, [r8]
   2a1f4:	moveq	r5, r7
   2a1f8:	beq	2a21c <fputs@plt+0x190ac>
   2a1fc:	mov	r2, r9
   2a200:	mov	r1, #0
   2a204:	mla	r0, r9, r4, r5
   2a208:	bl	10f48 <memset@plt>
   2a20c:	str	r4, [r8]
   2a210:	ldr	r3, [r6]
   2a214:	add	r3, r3, #1
   2a218:	str	r3, [r6]
   2a21c:	mov	r0, r5
   2a220:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a224:	mov	r5, r1
   2a228:	b	2a1fc <fputs@plt+0x1908c>
   2a22c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   2a230:	mov	r5, r1
   2a234:	ldrb	r2, [r1]
   2a238:	ldr	r3, [r0, #24]
   2a23c:	cmp	r2, #153	; 0x99
   2a240:	ldr	r7, [r3]
   2a244:	ldr	r6, [r3, #12]
   2a248:	beq	2a3cc <fputs@plt+0x1925c>
   2a24c:	cmp	r2, #154	; 0x9a
   2a250:	beq	2a25c <fputs@plt+0x190ec>
   2a254:	cmp	r2, #152	; 0x98
   2a258:	bne	2a3f4 <fputs@plt+0x19284>
   2a25c:	ldr	r3, [r3, #4]
   2a260:	cmp	r3, #0
   2a264:	addne	r2, r3, #8
   2a268:	ldrne	r1, [r3]
   2a26c:	movne	r3, #0
   2a270:	bne	2a2b8 <fputs@plt+0x19148>
   2a274:	mov	r0, #1
   2a278:	add	sp, sp, #16
   2a27c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a280:	ldr	lr, [r3, #4]
   2a284:	cmp	r0, lr
   2a288:	bne	2a29c <fputs@plt+0x1912c>
   2a28c:	ldrsh	lr, [r5, #32]
   2a290:	ldr	r4, [r3, #8]
   2a294:	cmp	r4, lr
   2a298:	beq	2a3b8 <fputs@plt+0x19248>
   2a29c:	add	r2, r2, #1
   2a2a0:	add	r3, r3, #24
   2a2a4:	b	2a2e0 <fputs@plt+0x19170>
   2a2a8:	add	r1, r1, #1
   2a2ac:	b	2a368 <fputs@plt+0x191f8>
   2a2b0:	add	r3, r3, #1
   2a2b4:	add	r2, r2, #72	; 0x48
   2a2b8:	cmp	r3, r1
   2a2bc:	bge	2a274 <fputs@plt+0x19104>
   2a2c0:	ldr	r0, [r5, #28]
   2a2c4:	ldr	ip, [r2, #44]	; 0x2c
   2a2c8:	cmp	r0, ip
   2a2cc:	bne	2a2b0 <fputs@plt+0x19140>
   2a2d0:	ldr	r1, [r6, #28]
   2a2d4:	ldr	ip, [r6, #32]
   2a2d8:	mov	r3, r1
   2a2dc:	mov	r2, #0
   2a2e0:	cmp	r2, ip
   2a2e4:	blt	2a280 <fputs@plt+0x19110>
   2a2e8:	add	r3, sp, #12
   2a2ec:	str	r3, [sp]
   2a2f0:	mov	r2, #24
   2a2f4:	add	r3, r6, #32
   2a2f8:	ldr	r0, [r7]
   2a2fc:	bl	2a1ac <fputs@plt+0x1903c>
   2a300:	ldr	r2, [sp, #12]
   2a304:	cmp	r2, #0
   2a308:	str	r0, [r6, #28]
   2a30c:	blt	2a3b8 <fputs@plt+0x19248>
   2a310:	mov	r1, #24
   2a314:	ldr	ip, [r5, #44]	; 0x2c
   2a318:	mul	r1, r1, r2
   2a31c:	ldrsh	lr, [r5, #32]
   2a320:	add	r3, r0, r1
   2a324:	str	ip, [r0, r1]
   2a328:	ldr	r1, [r7, #76]	; 0x4c
   2a32c:	ldr	ip, [r5, #28]
   2a330:	add	r1, r1, #1
   2a334:	str	ip, [r3, #4]
   2a338:	str	lr, [r3, #8]
   2a33c:	str	r1, [r7, #76]	; 0x4c
   2a340:	str	r1, [r3, #16]
   2a344:	mvn	r1, #0
   2a348:	str	r1, [r3, #12]
   2a34c:	ldr	r1, [r6, #24]
   2a350:	str	r5, [r3, #20]
   2a354:	cmp	r1, #0
   2a358:	beq	2a3a0 <fputs@plt+0x19230>
   2a35c:	ldm	r1, {r4, r7}
   2a360:	mov	r8, #20
   2a364:	mov	r1, #0
   2a368:	cmp	r1, r4
   2a36c:	bge	2a3a0 <fputs@plt+0x19230>
   2a370:	mul	r0, r8, r1
   2a374:	ldr	r0, [r7, r0]
   2a378:	ldrb	r9, [r0]
   2a37c:	cmp	r9, #152	; 0x98
   2a380:	bne	2a2a8 <fputs@plt+0x19138>
   2a384:	ldr	r9, [r0, #28]
   2a388:	cmp	ip, r9
   2a38c:	bne	2a2a8 <fputs@plt+0x19138>
   2a390:	ldrsh	r0, [r0, #32]
   2a394:	cmp	r0, lr
   2a398:	bne	2a2a8 <fputs@plt+0x19138>
   2a39c:	str	r1, [r3, #12]
   2a3a0:	ldr	r1, [r3, #12]
   2a3a4:	cmp	r1, #0
   2a3a8:	ldrlt	r1, [r6, #12]
   2a3ac:	addlt	r0, r1, #1
   2a3b0:	strlt	r0, [r6, #12]
   2a3b4:	strlt	r1, [r3, #12]
   2a3b8:	mvn	r3, #101	; 0x65
   2a3bc:	str	r6, [r5, #40]	; 0x28
   2a3c0:	strb	r3, [r5]
   2a3c4:	strh	r2, [r5, #34]	; 0x22
   2a3c8:	b	2a274 <fputs@plt+0x19104>
   2a3cc:	ldrh	r4, [r3, #28]
   2a3d0:	ands	r4, r4, #8
   2a3d4:	bne	2a3f4 <fputs@plt+0x19284>
   2a3d8:	ldrb	r3, [r1, #38]	; 0x26
   2a3dc:	ldr	r2, [r0, #16]
   2a3e0:	cmp	r2, r3
   2a3e4:	mvneq	sl, #0
   2a3e8:	ldreq	r8, [r6, #40]	; 0x28
   2a3ec:	ldreq	r9, [r6, #44]	; 0x2c
   2a3f0:	beq	2a418 <fputs@plt+0x192a8>
   2a3f4:	mov	r0, #0
   2a3f8:	b	2a278 <fputs@plt+0x19108>
   2a3fc:	mov	r2, sl
   2a400:	mov	r1, r5
   2a404:	ldr	r0, [r8, r4, lsl #4]
   2a408:	bl	1d5a4 <fputs@plt+0xc434>
   2a40c:	cmp	r0, #0
   2a410:	beq	2a4b0 <fputs@plt+0x19340>
   2a414:	add	r4, r4, #1
   2a418:	cmp	r4, r9
   2a41c:	blt	2a3fc <fputs@plt+0x1928c>
   2a420:	ldr	r0, [r7]
   2a424:	add	r3, sp, #12
   2a428:	mov	r2, #16
   2a42c:	ldrb	r9, [r0, #66]	; 0x42
   2a430:	mov	r1, r8
   2a434:	str	r3, [sp]
   2a438:	add	r3, r6, #44	; 0x2c
   2a43c:	bl	2a1ac <fputs@plt+0x1903c>
   2a440:	ldr	r4, [sp, #12]
   2a444:	cmp	r4, #0
   2a448:	str	r0, [r6, #40]	; 0x28
   2a44c:	blt	2a4b0 <fputs@plt+0x19340>
   2a450:	ldr	r3, [r7, #76]	; 0x4c
   2a454:	add	r8, r0, r4, lsl #4
   2a458:	add	r3, r3, #1
   2a45c:	str	r5, [r0, r4, lsl #4]
   2a460:	str	r3, [r7, #76]	; 0x4c
   2a464:	str	r3, [r8, #8]
   2a468:	ldr	r2, [r5, #20]
   2a46c:	mov	r3, #0
   2a470:	cmp	r2, #0
   2a474:	moveq	r2, r3
   2a478:	ldrne	r2, [r2]
   2a47c:	ldr	r0, [r7]
   2a480:	ldr	r1, [r5, #8]
   2a484:	str	r3, [sp]
   2a488:	mov	r3, r9
   2a48c:	bl	20740 <fputs@plt+0xf5d0>
   2a490:	ldr	r3, [r5, #4]
   2a494:	tst	r3, #16
   2a498:	mvneq	r3, #0
   2a49c:	ldrne	r3, [r7, #72]	; 0x48
   2a4a0:	addne	r2, r3, #1
   2a4a4:	str	r0, [r8, #4]
   2a4a8:	strne	r2, [r7, #72]	; 0x48
   2a4ac:	str	r3, [r8, #12]
   2a4b0:	strh	r4, [r5, #34]	; 0x22
   2a4b4:	str	r6, [r5, #40]	; 0x28
   2a4b8:	b	2a274 <fputs@plt+0x19104>
   2a4bc:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   2a4c0:	subs	r4, r1, #0
   2a4c4:	mov	r5, r0
   2a4c8:	mov	r8, r2
   2a4cc:	bne	2a4e4 <fputs@plt+0x19374>
   2a4d0:	mov	r2, #8
   2a4d4:	mov	r3, #0
   2a4d8:	bl	205a0 <fputs@plt+0xf430>
   2a4dc:	subs	r4, r0, #0
   2a4e0:	beq	2a524 <fputs@plt+0x193b4>
   2a4e4:	add	r3, sp, #12
   2a4e8:	str	r3, [sp]
   2a4ec:	mov	r2, #8
   2a4f0:	add	r3, r4, #4
   2a4f4:	ldr	r1, [r4]
   2a4f8:	mov	r0, r5
   2a4fc:	bl	2a1ac <fputs@plt+0x1903c>
   2a500:	ldr	r7, [sp, #12]
   2a504:	cmp	r7, #0
   2a508:	mov	r6, r0
   2a50c:	str	r0, [r4]
   2a510:	bge	2a530 <fputs@plt+0x193c0>
   2a514:	mov	r1, r4
   2a518:	mov	r0, r5
   2a51c:	bl	1e354 <fputs@plt+0xd1e4>
   2a520:	mov	r4, #0
   2a524:	mov	r0, r4
   2a528:	add	sp, sp, #16
   2a52c:	pop	{r4, r5, r6, r7, r8, pc}
   2a530:	mov	r1, r8
   2a534:	mov	r0, r5
   2a538:	bl	1f9d8 <fputs@plt+0xe868>
   2a53c:	str	r0, [r6, r7, lsl #3]
   2a540:	b	2a524 <fputs@plt+0x193b4>
   2a544:	push	{r4, r5, r6, r7, r8, lr}
   2a548:	subs	r4, r1, #0
   2a54c:	mov	r5, r0
   2a550:	mov	r6, r2
   2a554:	bne	2a5b0 <fputs@plt+0x19440>
   2a558:	mov	r2, #8
   2a55c:	mov	r3, #0
   2a560:	bl	1f8dc <fputs@plt+0xe76c>
   2a564:	subs	r4, r0, #0
   2a568:	beq	2a590 <fputs@plt+0x19420>
   2a56c:	mov	r3, #0
   2a570:	str	r3, [r4]
   2a574:	mov	r2, #20
   2a578:	mov	r3, #0
   2a57c:	mov	r0, r5
   2a580:	bl	1f8dc <fputs@plt+0xe76c>
   2a584:	cmp	r0, #0
   2a588:	str	r0, [r4, #4]
   2a58c:	bne	2a5e0 <fputs@plt+0x19470>
   2a590:	mov	r1, r6
   2a594:	mov	r0, r5
   2a598:	bl	1eff8 <fputs@plt+0xde88>
   2a59c:	mov	r1, r4
   2a5a0:	mov	r0, r5
   2a5a4:	bl	1f07c <fputs@plt+0xdf0c>
   2a5a8:	mov	r4, #0
   2a5ac:	b	2a604 <fputs@plt+0x19494>
   2a5b0:	ldr	r3, [r4]
   2a5b4:	sub	r2, r3, #1
   2a5b8:	tst	r2, r3
   2a5bc:	bne	2a5e0 <fputs@plt+0x19470>
   2a5c0:	mov	r2, #40	; 0x28
   2a5c4:	ldr	r1, [r4, #4]
   2a5c8:	mul	r2, r2, r3
   2a5cc:	mov	r3, #0
   2a5d0:	bl	2745c <fputs@plt+0x162ec>
   2a5d4:	cmp	r0, #0
   2a5d8:	beq	2a590 <fputs@plt+0x19420>
   2a5dc:	str	r0, [r4, #4]
   2a5e0:	ldm	r4, {r5, r7}
   2a5e4:	mov	r2, #20
   2a5e8:	mov	r1, #0
   2a5ec:	add	r3, r5, #1
   2a5f0:	mul	r5, r2, r5
   2a5f4:	str	r3, [r4]
   2a5f8:	add	r0, r7, r5
   2a5fc:	bl	10f48 <memset@plt>
   2a600:	str	r6, [r7, r5]
   2a604:	mov	r0, r4
   2a608:	pop	{r4, r5, r6, r7, r8, pc}
   2a60c:	push	{r4, r5, r6, r7, r8, lr}
   2a610:	mov	r4, r0
   2a614:	ldr	r7, [r0, #324]	; 0x144
   2a618:	mov	r6, r2
   2a61c:	ldr	r0, [r0]
   2a620:	mov	r2, #0
   2a624:	mov	r5, r3
   2a628:	bl	22a08 <fputs@plt+0x11898>
   2a62c:	mov	r1, r7
   2a630:	mov	r2, r0
   2a634:	ldr	r0, [r4]
   2a638:	bl	2a544 <fputs@plt+0x193d4>
   2a63c:	cmp	r0, #0
   2a640:	beq	2a674 <fputs@plt+0x19504>
   2a644:	ldr	r1, [r0]
   2a648:	mov	r2, #20
   2a64c:	and	r5, r5, #1
   2a650:	mul	r2, r2, r1
   2a654:	sub	r1, r2, #20
   2a658:	ldr	r2, [r0, #4]
   2a65c:	add	r2, r2, r1
   2a660:	ldrb	r1, [r2, #13]
   2a664:	str	r6, [r2, #16]
   2a668:	bic	r3, r1, #4
   2a66c:	orr	r3, r3, r5, lsl #2
   2a670:	strb	r3, [r2, #13]
   2a674:	str	r0, [r4, #324]	; 0x144
   2a678:	pop	{r4, r5, r6, r7, r8, pc}
   2a67c:	push	{r4, r5, r6, lr}
   2a680:	mov	r4, r0
   2a684:	ldr	r5, [r0, #488]	; 0x1e8
   2a688:	ldr	r0, [r0]
   2a68c:	cmp	r5, #0
   2a690:	beq	2a6f4 <fputs@plt+0x19584>
   2a694:	ldrb	r2, [r4, #454]	; 0x1c6
   2a698:	cmp	r2, #0
   2a69c:	bne	2a6f4 <fputs@plt+0x19584>
   2a6a0:	ldrb	ip, [r0, #148]	; 0x94
   2a6a4:	ldr	r2, [r0, #16]
   2a6a8:	add	r2, r2, ip, lsl #4
   2a6ac:	ldr	r2, [r2, #4]
   2a6b0:	ldr	r2, [r2, #4]
   2a6b4:	ldrh	r2, [r2, #22]
   2a6b8:	tst	r2, #1
   2a6bc:	bne	2a6f4 <fputs@plt+0x19584>
   2a6c0:	mov	r2, r1
   2a6c4:	ldr	r1, [r5, #24]
   2a6c8:	bl	2a544 <fputs@plt+0x193d4>
   2a6cc:	ldr	r3, [r4, #332]	; 0x14c
   2a6d0:	cmp	r3, #0
   2a6d4:	mov	r1, r0
   2a6d8:	str	r0, [r5, #24]
   2a6dc:	popeq	{r4, r5, r6, pc}
   2a6e0:	add	r2, r4, #328	; 0x148
   2a6e4:	mov	r0, r4
   2a6e8:	mov	r3, #1
   2a6ec:	pop	{r4, r5, r6, lr}
   2a6f0:	b	1fa98 <fputs@plt+0xe928>
   2a6f4:	pop	{r4, r5, r6, lr}
   2a6f8:	b	1eff8 <fputs@plt+0xde88>
   2a6fc:	push	{r4, r5, r6, r7, r8, r9, lr}
   2a700:	mov	r8, r0
   2a704:	ldr	r5, [r0]
   2a708:	sub	sp, sp, #76	; 0x4c
   2a70c:	mov	r7, r2
   2a710:	mov	r9, r3
   2a714:	mov	r2, #68	; 0x44
   2a718:	mov	r3, #0
   2a71c:	mov	r0, r5
   2a720:	mov	r6, r1
   2a724:	bl	1f8dc <fputs@plt+0xe76c>
   2a728:	subs	r4, r0, #0
   2a72c:	addeq	r4, sp, #4
   2a730:	cmp	r6, #0
   2a734:	bne	2a75c <fputs@plt+0x195ec>
   2a738:	mov	r2, r6
   2a73c:	mov	r1, #158	; 0x9e
   2a740:	mov	r0, r5
   2a744:	bl	1fdf8 <fputs@plt+0xec88>
   2a748:	mov	r1, r6
   2a74c:	mov	r2, r0
   2a750:	ldr	r0, [r8]
   2a754:	bl	2a544 <fputs@plt+0x193d4>
   2a758:	mov	r6, r0
   2a75c:	mov	r3, #119	; 0x77
   2a760:	strb	r3, [r4, #4]
   2a764:	ldr	r3, [sp, #116]	; 0x74
   2a768:	mvn	r2, #0
   2a76c:	str	r3, [r4, #8]
   2a770:	mov	r3, #0
   2a774:	cmp	r7, r3
   2a778:	str	r6, [r4]
   2a77c:	str	r3, [r4, #12]
   2a780:	str	r3, [r4, #16]
   2a784:	str	r2, [r4, #20]
   2a788:	str	r2, [r4, #24]
   2a78c:	strh	r3, [r4, #6]
   2a790:	bne	2a7a8 <fputs@plt+0x19638>
   2a794:	mov	r2, #80	; 0x50
   2a798:	mov	r3, #0
   2a79c:	mov	r0, r5
   2a7a0:	bl	205a0 <fputs@plt+0xf430>
   2a7a4:	mov	r7, r0
   2a7a8:	ldr	r3, [sp, #104]	; 0x68
   2a7ac:	mov	r6, #0
   2a7b0:	str	r3, [r4, #36]	; 0x24
   2a7b4:	ldr	r3, [sp, #108]	; 0x6c
   2a7b8:	str	r7, [r4, #28]
   2a7bc:	str	r3, [r4, #40]	; 0x28
   2a7c0:	ldr	r3, [sp, #112]	; 0x70
   2a7c4:	str	r9, [r4, #32]
   2a7c8:	str	r3, [r4, #44]	; 0x2c
   2a7cc:	ldr	r3, [sp, #120]	; 0x78
   2a7d0:	str	r6, [r4, #48]	; 0x30
   2a7d4:	str	r3, [r4, #56]	; 0x38
   2a7d8:	ldr	r3, [sp, #124]	; 0x7c
   2a7dc:	str	r6, [r4, #52]	; 0x34
   2a7e0:	str	r3, [r4, #60]	; 0x3c
   2a7e4:	str	r6, [r4, #64]	; 0x40
   2a7e8:	ldrb	r3, [r5, #69]	; 0x45
   2a7ec:	cmp	r3, r6
   2a7f0:	beq	2a810 <fputs@plt+0x196a0>
   2a7f4:	add	r2, sp, #4
   2a7f8:	subs	r2, r4, r2
   2a7fc:	mov	r1, r4
   2a800:	movne	r2, #1
   2a804:	mov	r0, r5
   2a808:	bl	1ef40 <fputs@plt+0xddd0>
   2a80c:	mov	r4, r6
   2a810:	mov	r0, r4
   2a814:	add	sp, sp, #76	; 0x4c
   2a818:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2a81c:	push	{r4, r5, r6, lr}
   2a820:	mov	r1, #5
   2a824:	ldr	r4, [r0, #316]	; 0x13c
   2a828:	mov	r5, r0
   2a82c:	mov	r0, r4
   2a830:	bl	70cb4 <fputs@plt+0x5fb44>
   2a834:	subs	r6, r1, #0
   2a838:	movne	r6, #0
   2a83c:	bne	2a87c <fputs@plt+0x1970c>
   2a840:	add	r2, r4, #5
   2a844:	ldr	r1, [r5, #340]	; 0x154
   2a848:	lsl	r2, r2, #2
   2a84c:	mov	r0, r5
   2a850:	asr	r3, r2, #31
   2a854:	bl	2745c <fputs@plt+0x162ec>
   2a858:	subs	r4, r0, #0
   2a85c:	moveq	r6, #7
   2a860:	beq	2a87c <fputs@plt+0x1970c>
   2a864:	ldr	r0, [r5, #316]	; 0x13c
   2a868:	mov	r2, #20
   2a86c:	mov	r1, r6
   2a870:	add	r0, r4, r0, lsl #2
   2a874:	bl	10f48 <memset@plt>
   2a878:	str	r4, [r5, #340]	; 0x154
   2a87c:	mov	r0, r6
   2a880:	pop	{r4, r5, r6, pc}
   2a884:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a888:	mov	r4, r0
   2a88c:	ldr	r8, [r0, #20]
   2a890:	ldr	r6, [r0, #12]
   2a894:	cmp	r8, #0
   2a898:	bne	2a8bc <fputs@plt+0x1974c>
   2a89c:	ldr	r5, [r0, #16]
   2a8a0:	mov	r3, #2
   2a8a4:	sub	r5, r5, #1
   2a8a8:	sub	r5, r5, r6
   2a8ac:	strb	r3, [r0, #24]
   2a8b0:	str	r8, [r0, #16]
   2a8b4:	mov	r0, r5
   2a8b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a8bc:	mov	r5, r1
   2a8c0:	ldrb	r1, [r0, #25]
   2a8c4:	mov	r7, #0
   2a8c8:	mov	r9, #0
   2a8cc:	ands	r1, r1, #4
   2a8d0:	ldrne	r1, [r0, #8]
   2a8d4:	add	r0, r5, #1
   2a8d8:	adds	r2, r6, r0
   2a8dc:	adc	r3, r7, r0, asr #31
   2a8e0:	adds	r6, r6, r2
   2a8e4:	adc	r7, r7, r3
   2a8e8:	cmp	r8, r6
   2a8ec:	sbcs	r0, r9, r7
   2a8f0:	bge	2a91c <fputs@plt+0x197ac>
   2a8f4:	cmp	r8, r2
   2a8f8:	sbcs	r0, r9, r3
   2a8fc:	bge	2a920 <fputs@plt+0x197b0>
   2a900:	mov	r0, r4
   2a904:	bl	1e148 <fputs@plt+0xcfd8>
   2a908:	mov	r5, #0
   2a90c:	mov	r3, #2
   2a910:	strb	r3, [r4, #24]
   2a914:	str	r5, [r4, #16]
   2a918:	b	2a8b4 <fputs@plt+0x19744>
   2a91c:	mov	r2, r6
   2a920:	ldr	r0, [r4]
   2a924:	str	r2, [r4, #16]
   2a928:	cmp	r0, #0
   2a92c:	mov	r3, #0
   2a930:	beq	2a988 <fputs@plt+0x19818>
   2a934:	bl	2745c <fputs@plt+0x162ec>
   2a938:	cmp	r0, #0
   2a93c:	mov	r6, r0
   2a940:	beq	2a994 <fputs@plt+0x19824>
   2a944:	ldrb	r3, [r4, #25]
   2a948:	tst	r3, #4
   2a94c:	bne	2a964 <fputs@plt+0x197f4>
   2a950:	ldr	r2, [r4, #12]
   2a954:	cmp	r2, #0
   2a958:	beq	2a964 <fputs@plt+0x197f4>
   2a95c:	ldr	r1, [r4, #8]
   2a960:	bl	10fe4 <memcpy@plt>
   2a964:	str	r6, [r4, #8]
   2a968:	mov	r1, r6
   2a96c:	ldr	r0, [r4]
   2a970:	bl	1e08c <fputs@plt+0xcf1c>
   2a974:	ldrb	r3, [r4, #25]
   2a978:	orr	r3, r3, #4
   2a97c:	strb	r3, [r4, #25]
   2a980:	str	r0, [r4, #16]
   2a984:	b	2a8b4 <fputs@plt+0x19744>
   2a988:	mov	r0, r1
   2a98c:	bl	27394 <fputs@plt+0x16224>
   2a990:	b	2a938 <fputs@plt+0x197c8>
   2a994:	mov	r0, r4
   2a998:	bl	1e148 <fputs@plt+0xcfd8>
   2a99c:	mov	r3, #1
   2a9a0:	strb	r3, [r4, #24]
   2a9a4:	str	r6, [r4, #16]
   2a9a8:	mov	r5, r6
   2a9ac:	b	2a8b4 <fputs@plt+0x19744>
   2a9b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a9b4:	mov	r5, r2
   2a9b8:	ldr	r2, [r0, #12]
   2a9bc:	ldr	r6, [r0, #16]
   2a9c0:	adds	r8, r1, r2
   2a9c4:	asr	r9, r1, #31
   2a9c8:	adc	r9, r9, #0
   2a9cc:	mov	r7, #0
   2a9d0:	cmp	r8, r6
   2a9d4:	sbcs	r2, r9, r7
   2a9d8:	mov	r4, r0
   2a9dc:	mov	r3, r1
   2a9e0:	blt	2a9fc <fputs@plt+0x1988c>
   2a9e4:	ldrb	r3, [r0, #24]
   2a9e8:	cmp	r3, #0
   2a9ec:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a9f0:	bl	2a884 <fputs@plt+0x19714>
   2a9f4:	subs	r3, r0, #0
   2a9f8:	pople	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a9fc:	cmp	r3, #0
   2aa00:	bgt	2aa08 <fputs@plt+0x19898>
   2aa04:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2aa08:	ldr	r1, [r4, #12]
   2aa0c:	ldr	r2, [r4, #8]
   2aa10:	add	r0, r1, #1
   2aa14:	str	r0, [r4, #12]
   2aa18:	sub	r3, r3, #1
   2aa1c:	strb	r5, [r2, r1]
   2aa20:	b	2a9fc <fputs@plt+0x1988c>
   2aa24:	ldrb	r3, [r0, #24]
   2aa28:	cmp	r3, #0
   2aa2c:	bxne	lr
   2aa30:	push	{r4, r5, r6, lr}
   2aa34:	mov	r5, r1
   2aa38:	mov	r1, r2
   2aa3c:	mov	r4, r0
   2aa40:	bl	2a884 <fputs@plt+0x19714>
   2aa44:	subs	r6, r0, #0
   2aa48:	pople	{r4, r5, r6, pc}
   2aa4c:	ldr	r0, [r4, #8]
   2aa50:	ldr	r3, [r4, #12]
   2aa54:	mov	r2, r6
   2aa58:	mov	r1, r5
   2aa5c:	add	r0, r0, r3
   2aa60:	bl	10fe4 <memcpy@plt>
   2aa64:	ldr	r2, [r4, #12]
   2aa68:	add	r2, r2, r6
   2aa6c:	str	r2, [r4, #12]
   2aa70:	pop	{r4, r5, r6, pc}
   2aa74:	ldr	ip, [r0, #12]
   2aa78:	push	{r4, lr}
   2aa7c:	add	lr, ip, r2
   2aa80:	ldr	r4, [r0, #16]
   2aa84:	cmp	lr, r4
   2aa88:	bcc	2aa94 <fputs@plt+0x19924>
   2aa8c:	pop	{r4, lr}
   2aa90:	b	2aa24 <fputs@plt+0x198b4>
   2aa94:	str	lr, [r0, #12]
   2aa98:	ldr	r0, [r0, #8]
   2aa9c:	pop	{r4, lr}
   2aaa0:	add	r0, r0, ip
   2aaa4:	b	10fe4 <memcpy@plt>
   2aaa8:	push	{r4, r5, r6, lr}
   2aaac:	mov	r5, r0
   2aab0:	mov	r0, r1
   2aab4:	mov	r4, r1
   2aab8:	bl	18f64 <fputs@plt+0x7df4>
   2aabc:	mov	r1, r4
   2aac0:	mov	r2, r0
   2aac4:	mov	r0, r5
   2aac8:	pop	{r4, r5, r6, lr}
   2aacc:	b	2aa74 <fputs@plt+0x19904>
   2aad0:	cmp	r1, #0
   2aad4:	push	{r4, r5, r6, lr}
   2aad8:	mov	r4, r0
   2aadc:	mov	r6, r2
   2aae0:	mov	r5, r3
   2aae4:	beq	2aaf4 <fputs@plt+0x19984>
   2aae8:	mov	r2, #5
   2aaec:	ldr	r1, [pc, #48]	; 2ab24 <fputs@plt+0x199b4>
   2aaf0:	bl	2aa74 <fputs@plt+0x19904>
   2aaf4:	mov	r1, r6
   2aaf8:	mov	r0, r4
   2aafc:	bl	2aaa8 <fputs@plt+0x19938>
   2ab00:	mov	r1, r5
   2ab04:	mov	r0, r4
   2ab08:	mov	r2, #1
   2ab0c:	bl	2aa74 <fputs@plt+0x19904>
   2ab10:	mov	r0, r4
   2ab14:	mov	r2, #1
   2ab18:	ldr	r1, [pc, #8]	; 2ab28 <fputs@plt+0x199b8>
   2ab1c:	pop	{r4, r5, r6, lr}
   2ab20:	b	2aa74 <fputs@plt+0x19904>
   2ab24:	andeq	r7, r7, fp, asr #19
   2ab28:	andeq	r8, r7, r8, lsr #15
   2ab2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ab30:	vpush	{d8-d12}
   2ab34:	mov	r4, r1
   2ab38:	mov	r5, r2
   2ab3c:	ldrb	r3, [r0, #25]
   2ab40:	sub	sp, sp, #140	; 0x8c
   2ab44:	cmp	r3, #0
   2ab48:	str	r3, [sp, #4]
   2ab4c:	ldreq	r3, [sp, #4]
   2ab50:	str	r0, [sp, #24]
   2ab54:	streq	r3, [sp, #60]	; 0x3c
   2ab58:	streq	r3, [sp, #28]
   2ab5c:	beq	2ab84 <fputs@plt+0x19a14>
   2ab60:	ands	r3, r3, #2
   2ab64:	addne	r5, r5, #4
   2ab68:	ldrne	r2, [r2]
   2ab6c:	streq	r3, [sp, #28]
   2ab70:	strne	r2, [sp, #28]
   2ab74:	ldr	r2, [sp, #4]
   2ab78:	str	r3, [sp, #4]
   2ab7c:	and	r2, r2, #1
   2ab80:	str	r2, [sp, #60]	; 0x3c
   2ab84:	vldr	d10, [pc, #852]	; 2aee0 <fputs@plt+0x19d70>
   2ab88:	vldr	d11, [pc, #856]	; 2aee8 <fputs@plt+0x19d78>
   2ab8c:	vldr	d9, [pc, #860]	; 2aef0 <fputs@plt+0x19d80>
   2ab90:	vldr	d12, [pc, #864]	; 2aef8 <fputs@plt+0x19d88>
   2ab94:	mov	r9, #0
   2ab98:	ldrb	r3, [r4]
   2ab9c:	cmp	r3, #0
   2aba0:	beq	2abdc <fputs@plt+0x19a6c>
   2aba4:	cmp	r3, #37	; 0x25
   2aba8:	mov	r6, r4
   2abac:	beq	2abec <fputs@plt+0x19a7c>
   2abb0:	ldrb	r3, [r6, #1]!
   2abb4:	cmp	r3, #0
   2abb8:	cmpne	r3, #37	; 0x25
   2abbc:	bne	2abb0 <fputs@plt+0x19a40>
   2abc0:	sub	r2, r6, r4
   2abc4:	mov	r1, r4
   2abc8:	ldr	r0, [sp, #24]
   2abcc:	bl	2aa74 <fputs@plt+0x19904>
   2abd0:	ldrb	r3, [r6]
   2abd4:	cmp	r3, #0
   2abd8:	bne	2abe8 <fputs@plt+0x19a78>
   2abdc:	add	sp, sp, #140	; 0x8c
   2abe0:	vpop	{d8-d12}
   2abe4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2abe8:	mov	r9, r4
   2abec:	ldrb	r3, [r6, #1]
   2abf0:	add	r4, r6, #1
   2abf4:	cmp	r3, #0
   2abf8:	bne	2ac10 <fputs@plt+0x19aa0>
   2abfc:	mov	r2, #1
   2ac00:	ldr	r1, [pc, #760]	; 2af00 <fputs@plt+0x19d90>
   2ac04:	ldr	r0, [sp, #24]
   2ac08:	bl	2aa74 <fputs@plt+0x19904>
   2ac0c:	b	2abdc <fputs@plt+0x19a6c>
   2ac10:	mov	r2, #0
   2ac14:	str	r2, [sp, #56]	; 0x38
   2ac18:	str	r2, [sp, #16]
   2ac1c:	str	r2, [sp, #48]	; 0x30
   2ac20:	str	r2, [sp, #44]	; 0x2c
   2ac24:	mov	r7, r2
   2ac28:	str	r2, [sp, #40]	; 0x28
   2ac2c:	mov	r2, #1
   2ac30:	sub	r1, r3, #32
   2ac34:	cmp	r1, #16
   2ac38:	ldrls	pc, [pc, r1, lsl #2]
   2ac3c:	b	2ba04 <fputs@plt+0x1a894>
   2ac40:	andeq	sl, r2, r4, lsl #25
   2ac44:	andeq	sl, r2, r8, lsr #25
   2ac48:	andeq	fp, r2, r4, lsl #20
   2ac4c:	muleq	r2, ip, ip
   2ac50:	andeq	fp, r2, r4, lsl #20
   2ac54:	andeq	fp, r2, r4, lsl #20
   2ac58:	andeq	fp, r2, r4, lsl #20
   2ac5c:	andeq	fp, r2, r4, lsl #20
   2ac60:	andeq	fp, r2, r4, lsl #20
   2ac64:	andeq	fp, r2, r4, lsl #20
   2ac68:	andeq	fp, r2, r4, lsl #20
   2ac6c:	andeq	fp, r2, r0, ror fp
   2ac70:	andeq	fp, r2, r4, lsl #20
   2ac74:	andeq	fp, r2, r8, ror fp
   2ac78:	andeq	fp, r2, r4, lsl #20
   2ac7c:	andeq	fp, r2, r4, lsl #20
   2ac80:			; <UNDEFINED> instruction: 0x0002acb0
   2ac84:	str	r2, [sp, #44]	; 0x2c
   2ac88:	ldrb	r3, [r4, #1]!
   2ac8c:	cmp	r3, #0
   2ac90:	bne	2ac30 <fputs@plt+0x19ac0>
   2ac94:	mov	fp, r3
   2ac98:	b	2acd0 <fputs@plt+0x19b60>
   2ac9c:	mov	r3, #1
   2aca0:	str	r3, [sp, #48]	; 0x30
   2aca4:	b	2ac88 <fputs@plt+0x19b18>
   2aca8:	str	r2, [sp, #16]
   2acac:	b	2ac88 <fputs@plt+0x19b18>
   2acb0:	str	r2, [sp, #56]	; 0x38
   2acb4:	b	2ac88 <fputs@plt+0x19b18>
   2acb8:	mla	fp, r2, fp, r3
   2acbc:	ldrb	r3, [r4, #1]!
   2acc0:	sub	fp, fp, #48	; 0x30
   2acc4:	sub	r1, r3, #48	; 0x30
   2acc8:	cmp	r1, #9
   2accc:	bls	2acb8 <fputs@plt+0x19b48>
   2acd0:	bic	fp, fp, #-2147483648	; 0x80000000
   2acd4:	b	2ba60 <fputs@plt+0x1a8f0>
   2acd8:	ldr	r3, [sp, #4]
   2acdc:	cmp	r3, #0
   2ace0:	ldreq	r6, [r5]
   2ace4:	addeq	r5, r5, #4
   2ace8:	beq	2acf8 <fputs@plt+0x19b88>
   2acec:	ldr	r0, [sp, #28]
   2acf0:	bl	1bc58 <fputs@plt+0xaae8>
   2acf4:	mov	r6, r0
   2acf8:	add	r3, r4, #2
   2acfc:	cmp	r6, #0
   2ad00:	str	r3, [sp, #32]
   2ad04:	ldrb	r3, [r4, #2]
   2ad08:	bge	2ba98 <fputs@plt+0x1a928>
   2ad0c:	cmp	r6, #-2147483648	; 0x80000000
   2ad10:	rsbne	r6, r6, #0
   2ad14:	bne	2ba98 <fputs@plt+0x1a928>
   2ad18:	mvn	r6, #0
   2ad1c:	b	2ba98 <fputs@plt+0x1a928>
   2ad20:	ldr	r2, [sp, #32]
   2ad24:	mla	r6, r1, r6, r3
   2ad28:	ldrb	r3, [r2, #1]!
   2ad2c:	sub	r6, r6, #48	; 0x30
   2ad30:	str	r2, [sp, #32]
   2ad34:	b	2ba88 <fputs@plt+0x1a918>
   2ad38:	ldr	r3, [sp, #32]
   2ad3c:	ldr	r2, [sp, #32]
   2ad40:	add	r2, r2, #2
   2ad44:	str	r2, [sp, #32]
   2ad48:	ldrb	r3, [r3, #2]
   2ad4c:	mov	r2, #1
   2ad50:	b	2bac4 <fputs@plt+0x1a954>
   2ad54:	ldr	r0, [sp, #36]	; 0x24
   2ad58:	add	r0, r0, #1
   2ad5c:	cmp	r0, #23
   2ad60:	str	r0, [sp, #36]	; 0x24
   2ad64:	bne	2bad4 <fputs@plt+0x1a964>
   2ad68:	b	2abdc <fputs@plt+0x19a6c>
   2ad6c:	mov	r2, #0
   2ad70:	ldr	ip, [sp, #36]	; 0x24
   2ad74:	mla	r3, r3, ip, r0
   2ad78:	ldrb	r8, [r3, #3290]	; 0xcda
   2ad7c:	ldr	r3, [sp, #4]
   2ad80:	ands	r8, r8, #1
   2ad84:	beq	2ae14 <fputs@plt+0x19ca4>
   2ad88:	cmp	r3, #0
   2ad8c:	beq	2adbc <fputs@plt+0x19c4c>
   2ad90:	ldr	r0, [sp, #28]
   2ad94:	bl	1bc58 <fputs@plt+0xaae8>
   2ad98:	cmp	r0, #0
   2ad9c:	sbcs	r3, r1, #0
   2ada0:	bge	2adfc <fputs@plt+0x19c8c>
   2ada4:	cmp	r1, #-2147483648	; 0x80000000
   2ada8:	cmpeq	r0, #0
   2adac:	bne	2adf0 <fputs@plt+0x19c80>
   2adb0:	strd	r0, [sp, #16]
   2adb4:	mov	r8, #45	; 0x2d
   2adb8:	b	2ae3c <fputs@plt+0x19ccc>
   2adbc:	cmp	r2, #0
   2adc0:	addne	r5, r5, #7
   2adc4:	bicne	r3, r5, #7
   2adc8:	addne	r5, r3, #8
   2adcc:	ldrdne	r0, [r3]
   2add0:	bne	2ad98 <fputs@plt+0x19c28>
   2add4:	ldr	r0, [r5]
   2add8:	add	r3, r5, #4
   2addc:	cmp	r0, #0
   2ade0:	asr	r1, r0, #31
   2ade4:	mov	r5, r3
   2ade8:	sbcs	r3, r1, #0
   2adec:	bge	2adfc <fputs@plt+0x19c8c>
   2adf0:	rsbs	r0, r0, #0
   2adf4:	rsc	r1, r1, #0
   2adf8:	b	2adb0 <fputs@plt+0x19c40>
   2adfc:	cmp	r7, #0
   2ae00:	strd	r0, [sp, #16]
   2ae04:	ldreq	r3, [sp, #44]	; 0x2c
   2ae08:	lsleq	r8, r3, #5
   2ae0c:	movne	r8, #43	; 0x2b
   2ae10:	b	2ae28 <fputs@plt+0x19cb8>
   2ae14:	cmp	r3, #0
   2ae18:	beq	2aea0 <fputs@plt+0x19d30>
   2ae1c:	ldr	r0, [sp, #28]
   2ae20:	bl	1bc58 <fputs@plt+0xaae8>
   2ae24:	strd	r0, [sp, #16]
   2ae28:	ldrd	r2, [sp, #16]
   2ae2c:	orrs	r3, r2, r3
   2ae30:	ldr	r3, [sp, #48]	; 0x30
   2ae34:	moveq	r3, #0
   2ae38:	str	r3, [sp, #48]	; 0x30
   2ae3c:	ldr	r3, [sp, #56]	; 0x38
   2ae40:	cmp	r3, #0
   2ae44:	beq	2ae5c <fputs@plt+0x19cec>
   2ae48:	cmp	r8, #0
   2ae4c:	moveq	r3, fp
   2ae50:	subne	r3, fp, #1
   2ae54:	cmp	r6, r3
   2ae58:	movlt	r6, r3
   2ae5c:	cmp	r6, #59	; 0x3b
   2ae60:	movle	r7, #0
   2ae64:	movle	r9, #70	; 0x46
   2ae68:	addle	r0, sp, #64	; 0x40
   2ae6c:	ble	2af10 <fputs@plt+0x19da0>
   2ae70:	add	r9, r6, #10
   2ae74:	mov	r0, r9
   2ae78:	asr	r1, r9, #31
   2ae7c:	bl	1ea54 <fputs@plt+0xd8e4>
   2ae80:	cmp	r0, #0
   2ae84:	bne	2af0c <fputs@plt+0x19d9c>
   2ae88:	ldr	r2, [sp, #24]
   2ae8c:	mov	r3, #1
   2ae90:	strb	r3, [r2, #24]
   2ae94:	mov	r3, #0
   2ae98:	str	r3, [r2, #16]
   2ae9c:	b	2abdc <fputs@plt+0x19a6c>
   2aea0:	cmp	r2, #0
   2aea4:	beq	2aec4 <fputs@plt+0x19d54>
   2aea8:	add	r5, r5, #7
   2aeac:	bic	r3, r5, #7
   2aeb0:	add	r5, r3, #8
   2aeb4:	ldrd	r2, [r3]
   2aeb8:	strd	r2, [sp, #16]
   2aebc:	ldr	r8, [sp, #4]
   2aec0:	b	2ae28 <fputs@plt+0x19cb8>
   2aec4:	ldr	r0, [r5]
   2aec8:	add	r3, r5, #4
   2aecc:	mov	r4, r0
   2aed0:	mov	r5, #0
   2aed4:	strd	r4, [sp, #16]
   2aed8:	mov	r5, r3
   2aedc:	b	2aebc <fputs@plt+0x19d4c>
	...
   2aee8:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   2aeec:	svccc	0x00b99999
   2aef0:	andeq	r0, r0, r0
   2aef4:	eormi	r0, r4, r0
   2aef8:	andeq	r0, r0, r0
   2aefc:	svccc	0x00f00000	; IMB
   2af00:	andeq	r8, r7, fp, lsr #3
   2af04:	strheq	r4, [r7], -r0
   2af08:	andeq	r4, r7, fp, lsr lr
   2af0c:	mov	r7, r0
   2af10:	ldr	r3, [sp, #8]
   2af14:	sub	r9, r9, #1
   2af18:	add	r4, r0, r9
   2af1c:	cmp	r3, #16
   2af20:	movne	r9, r4
   2af24:	bne	2af8c <fputs@plt+0x19e1c>
   2af28:	mov	r2, #10
   2af2c:	mov	r3, #0
   2af30:	ldrd	r0, [sp, #16]
   2af34:	bl	71198 <fputs@plt+0x60028>
   2af38:	cmp	r2, #3
   2af3c:	mov	r9, r2
   2af40:	movgt	r9, #0
   2af44:	bgt	2af70 <fputs@plt+0x19e00>
   2af48:	mov	r2, #10
   2af4c:	mov	r3, #0
   2af50:	ldrd	r0, [sp, #16]
   2af54:	bl	71198 <fputs@plt+0x60028>
   2af58:	mov	r2, #10
   2af5c:	mov	r3, #0
   2af60:	bl	71198 <fputs@plt+0x60028>
   2af64:	cmp	r3, #0
   2af68:	cmpeq	r2, #1
   2af6c:	moveq	r9, #0
   2af70:	ldr	r3, [pc, #-116]	; 2af04 <fputs@plt+0x19d94>
   2af74:	add	r3, r3, r9, lsl #1
   2af78:	sub	r9, r4, #2
   2af7c:	ldrb	r2, [r3, #3427]	; 0xd63
   2af80:	ldrb	r3, [r3, #3426]	; 0xd62
   2af84:	strb	r2, [r4, #-1]
   2af88:	strb	r3, [r4, #-2]
   2af8c:	ldr	r2, [sp, #36]	; 0x24
   2af90:	ldr	sl, [pc, #-148]	; 2af04 <fputs@plt+0x19d94>
   2af94:	mov	r3, #6
   2af98:	mov	r1, #0
   2af9c:	mla	r3, r3, r2, sl
   2afa0:	ldrb	r2, [r3, #3292]	; 0xcdc
   2afa4:	ldrb	r0, [r3, #3289]	; 0xcd9
   2afa8:	add	sl, sl, r2
   2afac:	strd	r0, [sp, #8]
   2afb0:	ldrd	r0, [sp, #16]
   2afb4:	ldrd	r2, [sp, #8]
   2afb8:	bl	71198 <fputs@plt+0x60028>
   2afbc:	ldrd	r0, [sp, #16]
   2afc0:	add	r2, sl, r2
   2afc4:	ldrb	r3, [r2, #3435]	; 0xd6b
   2afc8:	strb	r3, [r9, #-1]!
   2afcc:	ldrd	r2, [sp, #8]
   2afd0:	bl	71198 <fputs@plt+0x60028>
   2afd4:	mov	r2, r0
   2afd8:	mov	r3, r1
   2afdc:	orrs	r3, r2, r3
   2afe0:	strd	r0, [sp, #16]
   2afe4:	bne	2afb0 <fputs@plt+0x19e40>
   2afe8:	sub	r3, r4, r9
   2afec:	sub	r6, r6, r3
   2aff0:	sub	r1, r6, r9
   2aff4:	mov	r3, r9
   2aff8:	mov	r0, #48	; 0x30
   2affc:	add	r2, r3, r1
   2b000:	cmp	r2, #0
   2b004:	bgt	2b058 <fputs@plt+0x19ee8>
   2b008:	cmp	r6, #0
   2b00c:	subge	r9, r9, r6
   2b010:	ldr	r3, [sp, #48]	; 0x30
   2b014:	cmp	r8, #0
   2b018:	strbne	r8, [r9, #-1]
   2b01c:	subne	r9, r9, #1
   2b020:	cmp	r3, #0
   2b024:	beq	2b04c <fputs@plt+0x19edc>
   2b028:	ldr	r1, [sp, #36]	; 0x24
   2b02c:	ldr	r2, [pc, #-304]	; 2af04 <fputs@plt+0x19d94>
   2b030:	mov	r3, #6
   2b034:	mla	r3, r3, r1, r2
   2b038:	ldrb	r3, [r3, #3293]	; 0xcdd
   2b03c:	cmp	r3, #0
   2b040:	ldrne	r2, [pc, #-320]	; 2af08 <fputs@plt+0x19d98>
   2b044:	addne	r3, r3, r2
   2b048:	bne	2b064 <fputs@plt+0x19ef4>
   2b04c:	sub	r4, r4, r9
   2b050:	mov	sl, r5
   2b054:	b	2b240 <fputs@plt+0x1a0d0>
   2b058:	strb	r0, [r3, #-1]!
   2b05c:	b	2affc <fputs@plt+0x19e8c>
   2b060:	strb	r2, [r9, #-1]!
   2b064:	ldrb	r2, [r3, #1]!
   2b068:	cmp	r2, #0
   2b06c:	bne	2b060 <fputs@plt+0x19ef0>
   2b070:	b	2b04c <fputs@plt+0x19edc>
   2b074:	ldr	r3, [sp, #4]
   2b078:	cmp	r3, #0
   2b07c:	beq	2b2c4 <fputs@plt+0x1a154>
   2b080:	ldr	r3, [sp, #28]
   2b084:	ldr	r2, [sp, #28]
   2b088:	ldr	r3, [r3, #4]
   2b08c:	ldr	r2, [r2]
   2b090:	cmp	r2, r3
   2b094:	ble	2bb80 <fputs@plt+0x1aa10>
   2b098:	ldr	r2, [sp, #28]
   2b09c:	ldr	r0, [sp, #28]
   2b0a0:	add	r1, r3, #1
   2b0a4:	ldr	r2, [r2, #8]
   2b0a8:	str	r1, [r0, #4]
   2b0ac:	mov	sl, r5
   2b0b0:	ldr	r0, [r2, r3, lsl #2]
   2b0b4:	bl	1bc84 <fputs@plt+0xab14>
   2b0b8:	vmov.f64	d8, d0
   2b0bc:	vcmpe.f64	d8, d10
   2b0c0:	cmn	r6, #1
   2b0c4:	moveq	r6, #6
   2b0c8:	vmrs	APSR_nzcv, fpscr
   2b0cc:	vnegmi.f64	d8, d8
   2b0d0:	movmi	r3, #45	; 0x2d
   2b0d4:	bmi	2b0e8 <fputs@plt+0x19f78>
   2b0d8:	cmp	r7, #0
   2b0dc:	movne	r3, #43	; 0x2b
   2b0e0:	ldreq	r3, [sp, #44]	; 0x2c
   2b0e4:	lsleq	r3, r3, #5
   2b0e8:	str	r3, [sp, #44]	; 0x2c
   2b0ec:	ldr	r3, [sp, #8]
   2b0f0:	cmp	r6, #0
   2b0f4:	sub	r3, r3, #4
   2b0f8:	clz	r3, r3
   2b0fc:	lsr	r3, r3, #5
   2b100:	movle	r3, #0
   2b104:	cmp	r3, #0
   2b108:	subne	r6, r6, #1
   2b10c:	vldr	d5, [pc, #628]	; 2b388 <fputs@plt+0x1a218>
   2b110:	lsl	r3, r6, #20
   2b114:	lsr	r3, r3, #20
   2b118:	cmp	r3, #0
   2b11c:	bne	2b2d8 <fputs@plt+0x1a168>
   2b120:	ldr	r3, [sp, #8]
   2b124:	cmp	r3, #2
   2b128:	vaddeq.f64	d8, d8, d5
   2b12c:	vmov.f64	d0, d8
   2b130:	bl	14b80 <fputs@plt+0x3a10>
   2b134:	subs	r5, r0, #0
   2b138:	bne	2b9f4 <fputs@plt+0x1a884>
   2b13c:	vcmpe.f64	d8, d10
   2b140:	mov	r8, r5
   2b144:	vmrs	APSR_nzcv, fpscr
   2b148:	ble	2b320 <fputs@plt+0x1a1b0>
   2b14c:	vmov.f64	d7, d12
   2b150:	vldr	d4, [pc, #568]	; 2b390 <fputs@plt+0x1a220>
   2b154:	ldr	r2, [pc, #596]	; 2b3b0 <fputs@plt+0x1a240>
   2b158:	vmul.f64	d6, d7, d4
   2b15c:	vcmpe.f64	d6, d8
   2b160:	vmrs	APSR_nzcv, fpscr
   2b164:	movls	r3, #1
   2b168:	movhi	r3, #0
   2b16c:	cmp	r8, r2
   2b170:	movgt	r3, #0
   2b174:	andle	r3, r3, #1
   2b178:	cmp	r3, #0
   2b17c:	bne	2b2e4 <fputs@plt+0x1a174>
   2b180:	vldr	d4, [pc, #528]	; 2b398 <fputs@plt+0x1a228>
   2b184:	ldr	r2, [pc, #548]	; 2b3b0 <fputs@plt+0x1a240>
   2b188:	vmul.f64	d6, d7, d4
   2b18c:	vcmpe.f64	d6, d8
   2b190:	vmrs	APSR_nzcv, fpscr
   2b194:	movls	r3, #1
   2b198:	movhi	r3, #0
   2b19c:	cmp	r8, r2
   2b1a0:	movgt	r3, #0
   2b1a4:	andle	r3, r3, #1
   2b1a8:	cmp	r3, #0
   2b1ac:	bne	2b2f0 <fputs@plt+0x1a180>
   2b1b0:	ldr	r2, [pc, #504]	; 2b3b0 <fputs@plt+0x1a240>
   2b1b4:	vmul.f64	d6, d7, d9
   2b1b8:	vcmpe.f64	d6, d8
   2b1bc:	vmrs	APSR_nzcv, fpscr
   2b1c0:	movls	r3, #1
   2b1c4:	movhi	r3, #0
   2b1c8:	cmp	r8, r2
   2b1cc:	movgt	r3, #0
   2b1d0:	andle	r3, r3, #1
   2b1d4:	cmp	r3, #0
   2b1d8:	bne	2b2fc <fputs@plt+0x1a18c>
   2b1dc:	vdiv.f64	d8, d8, d7
   2b1e0:	vldr	d6, [pc, #440]	; 2b3a0 <fputs@plt+0x1a230>
   2b1e4:	vldr	d7, [pc, #444]	; 2b3a8 <fputs@plt+0x1a238>
   2b1e8:	vcmpe.f64	d8, d7
   2b1ec:	vmrs	APSR_nzcv, fpscr
   2b1f0:	bmi	2b308 <fputs@plt+0x1a198>
   2b1f4:	vcmpe.f64	d8, d12
   2b1f8:	vmrs	APSR_nzcv, fpscr
   2b1fc:	bmi	2b314 <fputs@plt+0x1a1a4>
   2b200:	ldr	r3, [pc, #424]	; 2b3b0 <fputs@plt+0x1a240>
   2b204:	cmp	r8, r3
   2b208:	ble	2b320 <fputs@plt+0x1a1b0>
   2b20c:	ldrb	r3, [sp, #44]	; 0x2c
   2b210:	add	r9, sp, #136	; 0x88
   2b214:	ldr	r2, [pc, #408]	; 2b3b4 <fputs@plt+0x1a244>
   2b218:	strb	r3, [r9, #-72]!	; 0xffffffb8
   2b21c:	ldr	r3, [sp, #44]	; 0x2c
   2b220:	ldr	r2, [r2]
   2b224:	cmp	r3, #0
   2b228:	movne	r3, #1
   2b22c:	moveq	r3, #0
   2b230:	mov	r7, #0
   2b234:	moveq	r4, #3
   2b238:	movne	r4, #4
   2b23c:	str	r2, [r9, r3]
   2b240:	sub	fp, fp, r4
   2b244:	ldr	r3, [sp, #40]	; 0x28
   2b248:	cmp	fp, #0
   2b24c:	movle	r5, #0
   2b250:	movgt	r5, #1
   2b254:	eor	r3, r3, #1
   2b258:	tst	r5, r3
   2b25c:	beq	2b270 <fputs@plt+0x1a100>
   2b260:	mov	r2, #32
   2b264:	mov	r1, fp
   2b268:	ldr	r0, [sp, #24]
   2b26c:	bl	2a9b0 <fputs@plt+0x19840>
   2b270:	mov	r2, r4
   2b274:	mov	r1, r9
   2b278:	ldr	r0, [sp, #24]
   2b27c:	bl	2aa74 <fputs@plt+0x19904>
   2b280:	ldr	r3, [sp, #40]	; 0x28
   2b284:	tst	r5, r3
   2b288:	beq	2b29c <fputs@plt+0x1a12c>
   2b28c:	mov	r2, #32
   2b290:	mov	r1, fp
   2b294:	ldr	r0, [sp, #24]
   2b298:	bl	2a9b0 <fputs@plt+0x19840>
   2b29c:	cmp	r7, #0
   2b2a0:	beq	2b2b4 <fputs@plt+0x1a144>
   2b2a4:	ldr	r3, [sp, #24]
   2b2a8:	mov	r1, r7
   2b2ac:	ldr	r0, [r3]
   2b2b0:	bl	1e0ec <fputs@plt+0xcf7c>
   2b2b4:	ldr	r3, [sp, #32]
   2b2b8:	mov	r5, sl
   2b2bc:	add	r4, r3, #1
   2b2c0:	b	2ab98 <fputs@plt+0x19a28>
   2b2c4:	add	r5, r5, #7
   2b2c8:	bic	r5, r5, #7
   2b2cc:	add	sl, r5, #8
   2b2d0:	vldr	d8, [r5]
   2b2d4:	b	2b0bc <fputs@plt+0x19f4c>
   2b2d8:	sub	r3, r3, #1
   2b2dc:	vmul.f64	d5, d5, d11
   2b2e0:	b	2b118 <fputs@plt+0x19fa8>
   2b2e4:	add	r8, r8, #100	; 0x64
   2b2e8:	vmov.f64	d7, d6
   2b2ec:	b	2b158 <fputs@plt+0x19fe8>
   2b2f0:	add	r8, r8, #10
   2b2f4:	vmov.f64	d7, d6
   2b2f8:	b	2b188 <fputs@plt+0x1a018>
   2b2fc:	add	r8, r8, #1
   2b300:	vmov.f64	d7, d6
   2b304:	b	2b1b4 <fputs@plt+0x1a044>
   2b308:	vmul.f64	d8, d8, d6
   2b30c:	sub	r8, r8, #8
   2b310:	b	2b1e8 <fputs@plt+0x1a078>
   2b314:	vmul.f64	d8, d8, d9
   2b318:	sub	r8, r8, #1
   2b31c:	b	2b1f4 <fputs@plt+0x1a084>
   2b320:	ldr	r3, [sp, #8]
   2b324:	cmp	r3, #2
   2b328:	moveq	r5, r8
   2b32c:	ldreq	r3, [sp, #16]
   2b330:	streq	r3, [sp, #52]	; 0x34
   2b334:	beq	2b3f0 <fputs@plt+0x1a280>
   2b338:	vadd.f64	d8, d8, d5
   2b33c:	ldr	r3, [sp, #8]
   2b340:	vcmpe.f64	d8, d9
   2b344:	vmrs	APSR_nzcv, fpscr
   2b348:	vmulge.f64	d8, d8, d11
   2b34c:	addge	r8, r8, #1
   2b350:	cmp	r3, #4
   2b354:	bne	2b3d4 <fputs@plt+0x1a264>
   2b358:	ldr	r3, [sp, #48]	; 0x30
   2b35c:	cmn	r8, #4
   2b360:	cmpge	r6, r8
   2b364:	eor	r3, r3, #1
   2b368:	subge	r6, r6, r8
   2b36c:	uxtb	r3, r3
   2b370:	str	r3, [sp, #52]	; 0x34
   2b374:	movge	r5, r8
   2b378:	movge	r3, #2
   2b37c:	movlt	r3, #3
   2b380:	str	r3, [sp, #8]
   2b384:	b	2b3f0 <fputs@plt+0x1a280>
   2b388:	andeq	r0, r0, r0
   2b38c:	svccc	0x00e00000
   2b390:	ldrcs	ip, [r4, #893]	; 0x37d
   2b394:	ldrtpl	r4, [r2], #2477	; 0x9ad
   2b398:	andcs	r0, r0, r0
   2b39c:	andmi	sl, r2, #95	; 0x5f
   2b3a0:	andeq	r0, r0, r0
   2b3a4:	orrsmi	sp, r7, r4, lsl #15
   2b3a8:	eors	r8, r0, #14848	; 0x3a00
   2b3ac:	vmlacc.f16	s15, s11, s28	; <UNPREDICTABLE>
   2b3b0:	andeq	r0, r0, lr, asr r1
   2b3b4:	ldrdeq	r7, [r7], -ip
   2b3b8:	ldrdeq	r1, [r7], -ip
   2b3bc:	andeq	sl, r7, r1, lsr pc
   2b3c0:	ldrdeq	r7, [r7], -r1
   2b3c4:	andeq	r1, r7, lr, ror #27
   2b3c8:	ldrdeq	r7, [r7], -r8
   2b3cc:	andeq	r4, r7, r8, lsl #27
   2b3d0:	strheq	r4, [r7], -r0
   2b3d4:	ldr	r3, [sp, #8]
   2b3d8:	cmp	r3, #3
   2b3dc:	ldr	r3, [sp, #16]
   2b3e0:	movne	r5, r8
   2b3e4:	str	r3, [sp, #52]	; 0x34
   2b3e8:	movne	r3, #4
   2b3ec:	bne	2b380 <fputs@plt+0x1a210>
   2b3f0:	bic	r3, r5, r5, asr #31
   2b3f4:	asr	r1, r6, #31
   2b3f8:	adds	r0, r6, r3
   2b3fc:	adc	r1, r1, r3, asr #31
   2b400:	adds	r0, r0, fp
   2b404:	adc	r1, r1, fp, asr #31
   2b408:	cmp	r0, #56	; 0x38
   2b40c:	sbcs	r3, r1, #0
   2b410:	movlt	r7, #0
   2b414:	addlt	r9, sp, #64	; 0x40
   2b418:	blt	2b434 <fputs@plt+0x1a2c4>
   2b41c:	adds	r0, r0, #15
   2b420:	adc	r1, r1, #0
   2b424:	bl	1ea54 <fputs@plt+0xd8e4>
   2b428:	subs	r9, r0, #0
   2b42c:	beq	2ae88 <fputs@plt+0x19d18>
   2b430:	mov	r7, r9
   2b434:	ldrh	r1, [sp, #16]
   2b438:	mov	r2, #10
   2b43c:	mov	r3, #16
   2b440:	smlabb	r3, r2, r1, r3
   2b444:	ldr	r2, [sp, #48]	; 0x30
   2b448:	ldr	r1, [sp, #16]
   2b44c:	orr	r1, r2, r1
   2b450:	cmp	r6, #0
   2b454:	orrgt	r1, r1, #1
   2b458:	sxtb	r1, r1
   2b45c:	uxtb	r2, r1
   2b460:	str	r2, [sp, #48]	; 0x30
   2b464:	ldr	r2, [sp, #44]	; 0x2c
   2b468:	cmp	r2, #0
   2b46c:	addne	r0, r9, #1
   2b470:	ldrbne	r2, [sp, #44]	; 0x2c
   2b474:	moveq	r0, r9
   2b478:	strbne	r2, [r9]
   2b47c:	cmp	r5, #0
   2b480:	movlt	ip, #48	; 0x30
   2b484:	addlt	r2, r0, #1
   2b488:	strblt	ip, [r0]
   2b48c:	blt	2b4dc <fputs@plt+0x1a36c>
   2b490:	sub	ip, r0, #1
   2b494:	add	lr, r0, r5
   2b498:	mov	r4, #48	; 0x30
   2b49c:	cmp	r3, #0
   2b4a0:	movle	r2, r4
   2b4a4:	vcvtgt.s32.f64	s13, d8
   2b4a8:	subgt	r3, r3, #1
   2b4ac:	vcvtgt.f64.s32	d7, s13
   2b4b0:	vmovgt	r2, s13
   2b4b4:	addgt	r2, r2, #48	; 0x30
   2b4b8:	uxtbgt	r2, r2
   2b4bc:	vsubgt.f64	d8, d8, d7
   2b4c0:	strb	r2, [ip, #1]!
   2b4c4:	vmulgt.f64	d8, d8, d9
   2b4c8:	cmp	lr, ip
   2b4cc:	bne	2b49c <fputs@plt+0x1a32c>
   2b4d0:	add	r5, r5, #1
   2b4d4:	add	r2, r0, r5
   2b4d8:	mvn	r5, #0
   2b4dc:	cmp	r1, #0
   2b4e0:	movne	r1, #46	; 0x2e
   2b4e4:	strbne	r1, [r2]
   2b4e8:	add	r5, r5, #1
   2b4ec:	addne	r2, r2, #1
   2b4f0:	mov	r1, r5
   2b4f4:	mov	r0, r2
   2b4f8:	mov	ip, #48	; 0x30
   2b4fc:	cmp	r1, #0
   2b500:	bne	2b664 <fputs@plt+0x1a4f4>
   2b504:	sub	r2, r2, r5
   2b508:	add	r6, r5, r6
   2b50c:	sub	r0, r2, #1
   2b510:	sub	ip, r6, #1
   2b514:	mov	lr, #48	; 0x30
   2b518:	sub	r1, ip, r0
   2b51c:	add	r1, r2, r1
   2b520:	cmp	r1, #0
   2b524:	bgt	2b670 <fputs@plt+0x1a500>
   2b528:	cmp	r6, #0
   2b52c:	addge	r4, r2, r6
   2b530:	addlt	r4, r2, #0
   2b534:	ldr	r3, [sp, #48]	; 0x30
   2b538:	ldr	r2, [sp, #52]	; 0x34
   2b53c:	tst	r3, r2
   2b540:	movne	r2, #0
   2b544:	bne	2b6a4 <fputs@plt+0x1a534>
   2b548:	ldr	r3, [sp, #8]
   2b54c:	cmp	r3, #3
   2b550:	bne	2b5f0 <fputs@plt+0x1a480>
   2b554:	ldr	r1, [sp, #36]	; 0x24
   2b558:	ldr	r3, [pc, #-400]	; 2b3d0 <fputs@plt+0x1a260>
   2b55c:	mov	r2, #6
   2b560:	mov	r6, r4
   2b564:	mla	r2, r2, r1, r3
   2b568:	cmp	r8, #0
   2b56c:	rsblt	r8, r8, #0
   2b570:	ldrb	r2, [r2, #3292]	; 0xcdc
   2b574:	add	r3, r3, r2
   2b578:	ldrb	r3, [r3, #3435]	; 0xd6b
   2b57c:	strb	r3, [r6], #2
   2b580:	movlt	r3, #45	; 0x2d
   2b584:	movge	r3, #43	; 0x2b
   2b588:	strblt	r3, [r4, #1]
   2b58c:	strbge	r3, [r4, #1]
   2b590:	cmp	r8, #99	; 0x63
   2b594:	mov	r5, r6
   2b598:	ble	2b5c4 <fputs@plt+0x1a454>
   2b59c:	mov	r1, #100	; 0x64
   2b5a0:	mov	r0, r8
   2b5a4:	bl	70a94 <fputs@plt+0x5f924>
   2b5a8:	mov	r1, #100	; 0x64
   2b5ac:	add	r5, r6, #1
   2b5b0:	add	r0, r0, #48	; 0x30
   2b5b4:	strb	r0, [r6]
   2b5b8:	mov	r0, r8
   2b5bc:	bl	70cb4 <fputs@plt+0x5fb44>
   2b5c0:	mov	r8, r1
   2b5c4:	mov	r1, #10
   2b5c8:	mov	r0, r8
   2b5cc:	bl	70a94 <fputs@plt+0x5f924>
   2b5d0:	mov	r4, r5
   2b5d4:	mov	r1, #10
   2b5d8:	add	r0, r0, #48	; 0x30
   2b5dc:	strb	r0, [r4], #2
   2b5e0:	mov	r0, r8
   2b5e4:	bl	70cb4 <fputs@plt+0x5fb44>
   2b5e8:	add	r1, r1, #48	; 0x30
   2b5ec:	strb	r1, [r5, #1]
   2b5f0:	mov	r3, #0
   2b5f4:	strb	r3, [r4]
   2b5f8:	ldr	r3, [sp, #40]	; 0x28
   2b5fc:	ldr	r2, [sp, #56]	; 0x38
   2b600:	eor	r3, r3, #1
   2b604:	and	r2, r2, r3
   2b608:	sub	r4, r4, r9
   2b60c:	mov	r3, r2
   2b610:	cmp	fp, r4
   2b614:	movle	r3, #0
   2b618:	andgt	r3, r3, #1
   2b61c:	cmp	r3, #0
   2b620:	subne	r4, fp, r4
   2b624:	addne	r3, r9, fp
   2b628:	rsbne	r1, r4, #0
   2b62c:	beq	2b240 <fputs@plt+0x1a0d0>
   2b630:	sub	r2, r3, r9
   2b634:	cmp	r4, r2
   2b638:	ble	2b6dc <fputs@plt+0x1a56c>
   2b63c:	ldr	r2, [sp, #44]	; 0x2c
   2b640:	mov	r3, #0
   2b644:	cmp	r2, r3
   2b648:	moveq	r8, r9
   2b64c:	addne	r8, r9, #1
   2b650:	mov	r2, #48	; 0x30
   2b654:	cmp	r3, r4
   2b658:	bne	2b6e8 <fputs@plt+0x1a578>
   2b65c:	mov	r4, fp
   2b660:	b	2b240 <fputs@plt+0x1a0d0>
   2b664:	strb	ip, [r0], #1
   2b668:	add	r1, r1, #1
   2b66c:	b	2b4fc <fputs@plt+0x1a38c>
   2b670:	cmp	r3, #0
   2b674:	movle	r1, lr
   2b678:	vcvtgt.s32.f64	s13, d8
   2b67c:	subgt	r3, r3, #1
   2b680:	vcvtgt.f64.s32	d7, s13
   2b684:	vmovgt	r1, s13
   2b688:	addgt	r1, r1, #48	; 0x30
   2b68c:	uxtbgt	r1, r1
   2b690:	vsubgt.f64	d8, d8, d7
   2b694:	strb	r1, [r0, #1]!
   2b698:	vmulgt.f64	d8, d8, d9
   2b69c:	b	2b518 <fputs@plt+0x1a3a8>
   2b6a0:	strb	r2, [r4, #-1]!
   2b6a4:	ldrb	r3, [r4, #-1]
   2b6a8:	cmp	r3, #48	; 0x30
   2b6ac:	beq	2b6a0 <fputs@plt+0x1a530>
   2b6b0:	cmp	r3, #46	; 0x2e
   2b6b4:	bne	2b548 <fputs@plt+0x1a3d8>
   2b6b8:	ldr	r3, [sp, #16]
   2b6bc:	cmp	r3, #0
   2b6c0:	movne	r3, #48	; 0x30
   2b6c4:	ldrbeq	r3, [sp, #16]
   2b6c8:	strbne	r3, [r4]
   2b6cc:	addne	r4, r4, #1
   2b6d0:	strbeq	r3, [r4, #-1]
   2b6d4:	subeq	r4, r4, #1
   2b6d8:	b	2b548 <fputs@plt+0x1a3d8>
   2b6dc:	ldrb	r2, [r3, r1]
   2b6e0:	strb	r2, [r3], #-1
   2b6e4:	b	2b630 <fputs@plt+0x1a4c0>
   2b6e8:	strb	r2, [r8, r3]
   2b6ec:	add	r3, r3, #1
   2b6f0:	b	2b654 <fputs@plt+0x1a4e4>
   2b6f4:	ldr	r3, [sp, #4]
   2b6f8:	cmp	r3, #0
   2b6fc:	movne	sl, r5
   2b700:	bne	2b994 <fputs@plt+0x1a824>
   2b704:	ldr	r2, [sp, #24]
   2b708:	ldr	r3, [r5]
   2b70c:	ldr	r7, [sp, #4]
   2b710:	ldr	r2, [r2, #12]
   2b714:	add	sl, r5, #4
   2b718:	str	r2, [r3]
   2b71c:	mov	fp, r7
   2b720:	b	2b65c <fputs@plt+0x1a4ec>
   2b724:	add	r9, sp, #136	; 0x88
   2b728:	mov	r3, #37	; 0x25
   2b72c:	strb	r3, [r9, #-72]!	; 0xffffffb8
   2b730:	mov	sl, r5
   2b734:	mov	r7, #0
   2b738:	mov	r4, #1
   2b73c:	b	2b240 <fputs@plt+0x1a0d0>
   2b740:	ldr	r3, [sp, #4]
   2b744:	cmp	r3, #0
   2b748:	ldreq	r7, [r5]
   2b74c:	addeq	r5, r5, #4
   2b750:	beq	2b764 <fputs@plt+0x1a5f4>
   2b754:	ldr	r0, [sp, #28]
   2b758:	bl	2be9c <fputs@plt+0x1ad2c>
   2b75c:	subs	r7, r0, #0
   2b760:	ldrbne	r7, [r7]
   2b764:	cmp	r6, #1
   2b768:	ble	2b7b4 <fputs@plt+0x1a644>
   2b76c:	ldr	r3, [sp, #40]	; 0x28
   2b770:	sub	r6, r6, #1
   2b774:	sub	fp, fp, r6
   2b778:	eor	r3, r3, #1
   2b77c:	cmp	fp, #1
   2b780:	movle	r3, #0
   2b784:	andgt	r3, r3, #1
   2b788:	cmp	r3, #0
   2b78c:	beq	2b7a4 <fputs@plt+0x1a634>
   2b790:	sub	r1, fp, #1
   2b794:	mov	r2, #32
   2b798:	ldr	r0, [sp, #24]
   2b79c:	bl	2a9b0 <fputs@plt+0x19840>
   2b7a0:	mov	fp, #0
   2b7a4:	uxtb	r2, r7
   2b7a8:	mov	r1, r6
   2b7ac:	ldr	r0, [sp, #24]
   2b7b0:	bl	2a9b0 <fputs@plt+0x19840>
   2b7b4:	add	r9, sp, #136	; 0x88
   2b7b8:	strb	r7, [r9, #-72]!	; 0xffffffb8
   2b7bc:	b	2b730 <fputs@plt+0x1a5c0>
   2b7c0:	ldr	r3, [sp, #4]
   2b7c4:	cmp	r3, #0
   2b7c8:	beq	2b804 <fputs@plt+0x1a694>
   2b7cc:	ldr	r0, [sp, #28]
   2b7d0:	bl	2be9c <fputs@plt+0x1ad2c>
   2b7d4:	mov	sl, r5
   2b7d8:	subs	r7, r0, #0
   2b7dc:	beq	2b828 <fputs@plt+0x1a6b8>
   2b7e0:	mov	r9, r7
   2b7e4:	mov	r7, #0
   2b7e8:	cmn	r6, #1
   2b7ec:	movne	r4, #0
   2b7f0:	bne	2b834 <fputs@plt+0x1a6c4>
   2b7f4:	mov	r0, r9
   2b7f8:	bl	18f64 <fputs@plt+0x7df4>
   2b7fc:	mov	r4, r0
   2b800:	b	2b240 <fputs@plt+0x1a0d0>
   2b804:	ldr	r7, [r5]
   2b808:	add	sl, r5, #4
   2b80c:	cmp	r7, #0
   2b810:	beq	2b828 <fputs@plt+0x1a6b8>
   2b814:	ldr	r3, [sp, #8]
   2b818:	mov	r9, r7
   2b81c:	cmp	r3, #7
   2b820:	beq	2b7e8 <fputs@plt+0x1a678>
   2b824:	b	2b7e4 <fputs@plt+0x1a674>
   2b828:	ldr	r9, [pc, #-1144]	; 2b3b8 <fputs@plt+0x1a248>
   2b82c:	b	2b7e8 <fputs@plt+0x1a678>
   2b830:	add	r4, r4, #1
   2b834:	cmp	r6, r4
   2b838:	beq	2b240 <fputs@plt+0x1a0d0>
   2b83c:	ldrb	r3, [r9, r4]
   2b840:	cmp	r3, #0
   2b844:	bne	2b830 <fputs@plt+0x1a6c0>
   2b848:	b	2b240 <fputs@plt+0x1a0d0>
   2b84c:	ldr	r3, [sp, #8]
   2b850:	ldr	r2, [sp, #4]
   2b854:	cmp	r3, #15
   2b858:	movne	r3, #39	; 0x27
   2b85c:	moveq	r3, #34	; 0x22
   2b860:	cmp	r2, #0
   2b864:	ldreq	r0, [r5]
   2b868:	addeq	r5, r5, #4
   2b86c:	beq	2b880 <fputs@plt+0x1a710>
   2b870:	ldr	r0, [sp, #28]
   2b874:	str	r3, [sp, #16]
   2b878:	bl	2be9c <fputs@plt+0x1ad2c>
   2b87c:	ldr	r3, [sp, #16]
   2b880:	cmp	r0, #0
   2b884:	movne	r8, r0
   2b888:	bne	2b8a0 <fputs@plt+0x1a730>
   2b88c:	ldr	r1, [sp, #8]
   2b890:	ldr	r2, [pc, #-1244]	; 2b3bc <fputs@plt+0x1a24c>
   2b894:	cmp	r1, #11
   2b898:	ldr	r8, [pc, #-1248]	; 2b3c0 <fputs@plt+0x1a250>
   2b89c:	moveq	r8, r2
   2b8a0:	mov	r2, #0
   2b8a4:	mov	sl, r2
   2b8a8:	cmp	r6, sl
   2b8ac:	beq	2b8bc <fputs@plt+0x1a74c>
   2b8b0:	ldrb	r1, [r8, sl]
   2b8b4:	cmp	r1, #0
   2b8b8:	bne	2b938 <fputs@plt+0x1a7c8>
   2b8bc:	ldr	r1, [sp, #8]
   2b8c0:	adds	r6, r0, #0
   2b8c4:	add	r0, sl, #3
   2b8c8:	movne	r6, #1
   2b8cc:	add	r0, r0, r2
   2b8d0:	cmp	r1, #11
   2b8d4:	movne	r6, #0
   2b8d8:	cmp	r0, #70	; 0x46
   2b8dc:	movle	r7, #0
   2b8e0:	addle	r9, sp, #64	; 0x40
   2b8e4:	ble	2b904 <fputs@plt+0x1a794>
   2b8e8:	asr	r1, r0, #31
   2b8ec:	str	r3, [sp, #8]
   2b8f0:	bl	1ea54 <fputs@plt+0xd8e4>
   2b8f4:	subs	r9, r0, #0
   2b8f8:	beq	2ae88 <fputs@plt+0x19d18>
   2b8fc:	ldr	r3, [sp, #8]
   2b900:	mov	r7, r9
   2b904:	cmp	r6, #0
   2b908:	movne	r4, #1
   2b90c:	moveq	r4, r6
   2b910:	add	sl, r8, sl
   2b914:	strbne	r3, [r9]
   2b918:	cmp	sl, r8
   2b91c:	bne	2b948 <fputs@plt+0x1a7d8>
   2b920:	cmp	r6, #0
   2b924:	strbne	r3, [r9, r4]
   2b928:	addne	r4, r4, #1
   2b92c:	mov	r3, #0
   2b930:	strb	r3, [r9, r4]
   2b934:	b	2b050 <fputs@plt+0x19ee0>
   2b938:	cmp	r3, r1
   2b93c:	addeq	r2, r2, #1
   2b940:	add	sl, sl, #1
   2b944:	b	2b8a8 <fputs@plt+0x1a738>
   2b948:	ldrb	r1, [r8], #1
   2b94c:	add	r2, r4, #1
   2b950:	cmp	r3, r1
   2b954:	strb	r1, [r9, r4]
   2b958:	strbeq	r3, [r9, r2]
   2b95c:	addeq	r2, r4, #2
   2b960:	mov	r4, r2
   2b964:	b	2b918 <fputs@plt+0x1a7a8>
   2b968:	ldr	r3, [r5]
   2b96c:	add	sl, r5, #4
   2b970:	cmp	r3, #0
   2b974:	beq	2b994 <fputs@plt+0x1a824>
   2b978:	ldr	r2, [r3, #4]
   2b97c:	cmp	r2, #0
   2b980:	moveq	r7, r2
   2b984:	beq	2b998 <fputs@plt+0x1a828>
   2b988:	ldr	r1, [r3]
   2b98c:	ldr	r0, [sp, #24]
   2b990:	bl	2aa74 <fputs@plt+0x19904>
   2b994:	mov	r7, #0
   2b998:	mov	fp, r7
   2b99c:	mov	r4, r7
   2b9a0:	b	2b240 <fputs@plt+0x1a0d0>
   2b9a4:	mov	sl, r5
   2b9a8:	ldr	r5, [r5, #4]
   2b9ac:	ldr	r4, [sl], #8
   2b9b0:	mov	r3, #72	; 0x48
   2b9b4:	mla	r3, r3, r5, r4
   2b9b8:	ldr	r1, [r3, #12]
   2b9bc:	cmp	r1, #0
   2b9c0:	beq	2b9dc <fputs@plt+0x1a86c>
   2b9c4:	ldr	r0, [sp, #24]
   2b9c8:	bl	2aaa8 <fputs@plt+0x19938>
   2b9cc:	mov	r2, #1
   2b9d0:	ldr	r1, [pc, #-1556]	; 2b3c4 <fputs@plt+0x1a254>
   2b9d4:	ldr	r0, [sp, #24]
   2b9d8:	bl	2aa74 <fputs@plt+0x19904>
   2b9dc:	mov	r3, #72	; 0x48
   2b9e0:	ldr	r0, [sp, #24]
   2b9e4:	mla	r4, r3, r5, r4
   2b9e8:	ldr	r1, [r4, #16]
   2b9ec:	bl	2aaa8 <fputs@plt+0x19938>
   2b9f0:	b	2b994 <fputs@plt+0x1a824>
   2b9f4:	mov	r7, #0
   2b9f8:	mov	r4, #3
   2b9fc:	ldr	r9, [pc, #-1596]	; 2b3c8 <fputs@plt+0x1a258>
   2ba00:	b	2b240 <fputs@plt+0x1a0d0>
   2ba04:	cmp	r3, #42	; 0x2a
   2ba08:	movne	fp, #0
   2ba0c:	movne	r2, #10
   2ba10:	bne	2acc4 <fputs@plt+0x19b54>
   2ba14:	ldr	r3, [sp, #4]
   2ba18:	cmp	r3, #0
   2ba1c:	ldreq	fp, [r5]
   2ba20:	addeq	r5, r5, #4
   2ba24:	beq	2ba34 <fputs@plt+0x1a8c4>
   2ba28:	ldr	r0, [sp, #28]
   2ba2c:	bl	1bc58 <fputs@plt+0xaae8>
   2ba30:	mov	fp, r0
   2ba34:	cmp	fp, #0
   2ba38:	bge	2ba58 <fputs@plt+0x1a8e8>
   2ba3c:	cmp	fp, #-2147483648	; 0x80000000
   2ba40:	rsbne	fp, fp, #0
   2ba44:	moveq	fp, #0
   2ba48:	movne	r3, #1
   2ba4c:	moveq	r3, #1
   2ba50:	strne	r3, [sp, #40]	; 0x28
   2ba54:	streq	r3, [sp, #40]	; 0x28
   2ba58:	ldrb	r3, [r4, #1]
   2ba5c:	add	r4, r4, #1
   2ba60:	cmp	r3, #46	; 0x2e
   2ba64:	strne	r4, [sp, #32]
   2ba68:	bne	2ad18 <fputs@plt+0x19ba8>
   2ba6c:	ldrb	r3, [r4, #1]
   2ba70:	cmp	r3, #42	; 0x2a
   2ba74:	beq	2acd8 <fputs@plt+0x19b68>
   2ba78:	mov	r6, #0
   2ba7c:	mov	r1, #10
   2ba80:	add	r2, r4, #1
   2ba84:	str	r2, [sp, #32]
   2ba88:	sub	r2, r3, #48	; 0x30
   2ba8c:	cmp	r2, #9
   2ba90:	bls	2ad20 <fputs@plt+0x19bb0>
   2ba94:	bic	r6, r6, #-2147483648	; 0x80000000
   2ba98:	cmp	r3, #108	; 0x6c
   2ba9c:	movne	r2, #0
   2baa0:	bne	2bac4 <fputs@plt+0x1a954>
   2baa4:	ldr	r3, [sp, #32]
   2baa8:	ldrb	r3, [r3, #1]
   2baac:	cmp	r3, #108	; 0x6c
   2bab0:	beq	2ad38 <fputs@plt+0x19bc8>
   2bab4:	ldr	r2, [sp, #32]
   2bab8:	add	r2, r2, #1
   2babc:	str	r2, [sp, #32]
   2bac0:	mov	r2, #0
   2bac4:	ldr	ip, [pc, #-1792]	; 2b3cc <fputs@plt+0x1a25c>
   2bac8:	mov	lr, #6
   2bacc:	mov	r0, #0
   2bad0:	str	r0, [sp, #36]	; 0x24
   2bad4:	ldr	r0, [sp, #36]	; 0x24
   2bad8:	mul	r0, lr, r0
   2badc:	ldrb	r4, [r0, ip]
   2bae0:	cmp	r3, r4
   2bae4:	bne	2ad54 <fputs@plt+0x19be4>
   2bae8:	ldr	r3, [sp, #60]	; 0x3c
   2baec:	cmp	r3, #0
   2baf0:	bne	2bb08 <fputs@plt+0x1a998>
   2baf4:	ldr	r3, [pc, #-1836]	; 2b3d0 <fputs@plt+0x1a260>
   2baf8:	add	r0, r3, r0
   2bafc:	ldrb	r3, [r0, #3290]	; 0xcda
   2bb00:	tst	r3, #2
   2bb04:	bne	2abdc <fputs@plt+0x19a6c>
   2bb08:	ldr	ip, [sp, #36]	; 0x24
   2bb0c:	ldr	r0, [pc, #-1860]	; 2b3d0 <fputs@plt+0x1a260>
   2bb10:	mov	r3, #6
   2bb14:	mla	ip, r3, ip, r0
   2bb18:	ldrb	ip, [ip, #3291]	; 0xcdb
   2bb1c:	str	ip, [sp, #8]
   2bb20:	sub	ip, ip, #1
   2bb24:	cmp	ip, #15
   2bb28:	ldrls	pc, [pc, ip, lsl #2]
   2bb2c:	b	2abdc <fputs@plt+0x19a6c>
   2bb30:	andeq	sl, r2, r0, ror sp
   2bb34:	andeq	fp, r2, r4, ror r0
   2bb38:	andeq	fp, r2, r4, ror r0
   2bb3c:	andeq	fp, r2, r4, ror r0
   2bb40:	strdeq	fp, [r2], -r4
   2bb44:	andeq	fp, r2, r0, asr #15
   2bb48:	andeq	fp, r2, r0, asr #15
   2bb4c:	andeq	fp, r2, r4, lsr #14
   2bb50:	andeq	fp, r2, r0, asr #14
   2bb54:	andeq	fp, r2, ip, asr #16
   2bb58:	andeq	fp, r2, ip, asr #16
   2bb5c:	andeq	fp, r2, r8, ror #18
   2bb60:	andeq	fp, r2, r4, lsr #19
   2bb64:	andeq	sl, r2, ip, ror #26
   2bb68:	andeq	fp, r2, ip, asr #16
   2bb6c:	andeq	sl, r2, r0, ror sp
   2bb70:	mov	r7, r2
   2bb74:	b	2ac88 <fputs@plt+0x19b18>
   2bb78:	str	r2, [sp, #40]	; 0x28
   2bb7c:	b	2ac88 <fputs@plt+0x19b18>
   2bb80:	cmn	r6, #1
   2bb84:	mov	sl, r5
   2bb88:	vldr	d8, [pc, #8]	; 2bb98 <fputs@plt+0x1aa28>
   2bb8c:	moveq	r6, #6
   2bb90:	b	2b0d8 <fputs@plt+0x19f68>
   2bb94:	nop			; (mov r0, r0)
	...
   2bba0:	cmp	r0, #0
   2bba4:	ble	2bbf8 <fputs@plt+0x1aa88>
   2bba8:	push	{lr}		; (str lr, [sp, #-4]!)
   2bbac:	sub	sp, sp, #36	; 0x24
   2bbb0:	mov	lr, r2
   2bbb4:	mov	ip, #0
   2bbb8:	str	r1, [sp, #8]
   2bbbc:	str	r1, [sp, #12]
   2bbc0:	str	r0, [sp, #20]
   2bbc4:	mov	r2, r3
   2bbc8:	mov	r1, lr
   2bbcc:	add	r0, sp, #4
   2bbd0:	str	ip, [sp, #4]
   2bbd4:	str	ip, [sp, #16]
   2bbd8:	str	ip, [sp, #24]
   2bbdc:	strb	ip, [sp, #28]
   2bbe0:	strb	ip, [sp, #29]
   2bbe4:	bl	2ab2c <fputs@plt+0x199bc>
   2bbe8:	add	r0, sp, #4
   2bbec:	bl	20518 <fputs@plt+0xf3a8>
   2bbf0:	add	sp, sp, #36	; 0x24
   2bbf4:	pop	{pc}		; (ldr pc, [sp], #4)
   2bbf8:	mov	r0, r1
   2bbfc:	bx	lr
   2bc00:	push	{r2, r3}
   2bc04:	push	{r0, r1, r2, lr}
   2bc08:	add	r3, sp, #20
   2bc0c:	ldr	r2, [sp, #16]
   2bc10:	str	r3, [sp, #4]
   2bc14:	bl	2bba0 <fputs@plt+0x1aa30>
   2bc18:	add	sp, sp, #12
   2bc1c:	pop	{lr}		; (ldr lr, [sp], #4)
   2bc20:	add	sp, sp, #8
   2bc24:	bx	lr
   2bc28:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   2bc2c:	mov	r6, r1
   2bc30:	mov	r1, #32
   2bc34:	mov	r4, r0
   2bc38:	mov	r7, r2
   2bc3c:	ldrh	r8, [r0, #8]
   2bc40:	bl	27614 <fputs@plt+0x164a4>
   2bc44:	subs	r5, r0, #0
   2bc48:	movne	r5, #7
   2bc4c:	bne	2bca8 <fputs@plt+0x1ab38>
   2bc50:	tst	r8, #4
   2bc54:	beq	2bcb4 <fputs@plt+0x1ab44>
   2bc58:	ldrd	r2, [r4]
   2bc5c:	ldr	r1, [r4, #16]
   2bc60:	mov	r0, #32
   2bc64:	strd	r2, [sp]
   2bc68:	ldr	r2, [pc, #96]	; 2bcd0 <fputs@plt+0x1ab60>
   2bc6c:	bl	2bc00 <fputs@plt+0x1aa90>
   2bc70:	ldr	r0, [r4, #16]
   2bc74:	bl	18f64 <fputs@plt+0x7df4>
   2bc78:	mov	r3, #1
   2bc7c:	strb	r3, [r4, #10]
   2bc80:	ldrh	r3, [r4, #8]
   2bc84:	cmp	r7, #0
   2bc88:	ldr	r2, [pc, #68]	; 2bcd4 <fputs@plt+0x1ab64>
   2bc8c:	bicne	r3, r3, #12
   2bc90:	orr	r3, r3, r2
   2bc94:	strh	r3, [r4, #8]
   2bc98:	mov	r1, r6
   2bc9c:	str	r0, [r4, #12]
   2bca0:	mov	r0, r4
   2bca4:	bl	28af0 <fputs@plt+0x17980>
   2bca8:	mov	r0, r5
   2bcac:	add	sp, sp, #8
   2bcb0:	pop	{r4, r5, r6, r7, r8, pc}
   2bcb4:	ldrd	r2, [r4]
   2bcb8:	ldr	r1, [r4, #16]
   2bcbc:	mov	r0, #32
   2bcc0:	strd	r2, [sp]
   2bcc4:	ldr	r2, [pc, #12]	; 2bcd8 <fputs@plt+0x1ab68>
   2bcc8:	bl	2bc00 <fputs@plt+0x1aa90>
   2bccc:	b	2bc70 <fputs@plt+0x1ab00>
   2bcd0:	andeq	r9, r7, r6, ror #17
   2bcd4:	andeq	r0, r0, r2, lsl #4
   2bcd8:	andeq	r7, r7, r0, ror #19
   2bcdc:	ldrh	r3, [r0, #8]
   2bce0:	push	{r4, r5, r6, lr}
   2bce4:	mov	r4, r0
   2bce8:	ands	r2, r3, #18
   2bcec:	bic	r5, r1, #8
   2bcf0:	beq	2bd80 <fputs@plt+0x1ac10>
   2bcf4:	orr	r2, r3, #2
   2bcf8:	tst	r3, #16384	; 0x4000
   2bcfc:	mov	r6, r1
   2bd00:	strh	r2, [r0, #8]
   2bd04:	beq	2bd0c <fputs@plt+0x1ab9c>
   2bd08:	bl	27870 <fputs@plt+0x16700>
   2bd0c:	ldrb	r3, [r4, #10]
   2bd10:	cmp	r3, r5
   2bd14:	beq	2bd24 <fputs@plt+0x1abb4>
   2bd18:	mov	r1, r5
   2bd1c:	mov	r0, r4
   2bd20:	bl	28af0 <fputs@plt+0x17980>
   2bd24:	tst	r6, #8
   2bd28:	bne	2bd5c <fputs@plt+0x1abec>
   2bd2c:	ldrh	r2, [r4, #8]
   2bd30:	ldr	r3, [pc, #80]	; 2bd88 <fputs@plt+0x1ac18>
   2bd34:	and	r3, r3, r2
   2bd38:	cmp	r3, #2
   2bd3c:	bne	2bd48 <fputs@plt+0x1abd8>
   2bd40:	mov	r0, r4
   2bd44:	bl	28cec <fputs@plt+0x17b7c>
   2bd48:	ldrb	r3, [r4, #10]
   2bd4c:	cmp	r3, r5
   2bd50:	bne	2bd78 <fputs@plt+0x1ac08>
   2bd54:	ldr	r0, [r4, #16]
   2bd58:	pop	{r4, r5, r6, pc}
   2bd5c:	ldr	r3, [r4, #16]
   2bd60:	tst	r3, #1
   2bd64:	beq	2bd2c <fputs@plt+0x1abbc>
   2bd68:	mov	r0, r4
   2bd6c:	bl	278e8 <fputs@plt+0x16778>
   2bd70:	cmp	r0, #0
   2bd74:	beq	2bd2c <fputs@plt+0x1abbc>
   2bd78:	mov	r0, #0
   2bd7c:	pop	{r4, r5, r6, pc}
   2bd80:	bl	2bc28 <fputs@plt+0x1aab8>
   2bd84:	b	2bd48 <fputs@plt+0x1abd8>
   2bd88:	andeq	r0, r0, r2, lsl #4
   2bd8c:	push	{r4, lr}
   2bd90:	mov	r4, r0
   2bd94:	bl	2bcdc <fputs@plt+0x1ab6c>
   2bd98:	cmp	r0, #0
   2bd9c:	ldrne	r0, [r4, #12]
   2bda0:	pop	{r4, pc}
   2bda4:	ldrh	r2, [r0, #8]
   2bda8:	tst	r2, #2
   2bdac:	beq	2bdc4 <fputs@plt+0x1ac54>
   2bdb0:	ldrb	r3, [r0, #10]
   2bdb4:	cmp	r3, r1
   2bdb8:	bne	2bdc4 <fputs@plt+0x1ac54>
   2bdbc:	ldr	r0, [r0, #12]
   2bdc0:	bx	lr
   2bdc4:	ands	r3, r2, #16
   2bdc8:	beq	2bde4 <fputs@plt+0x1ac74>
   2bdcc:	tst	r2, #16384	; 0x4000
   2bdd0:	beq	2bdbc <fputs@plt+0x1ac4c>
   2bdd4:	ldr	r3, [r0, #12]
   2bdd8:	ldr	r0, [r0]
   2bddc:	add	r0, r3, r0
   2bde0:	bx	lr
   2bde4:	tst	r2, #1
   2bde8:	bne	2bdf0 <fputs@plt+0x1ac80>
   2bdec:	b	2bd8c <fputs@plt+0x1ac1c>
   2bdf0:	mov	r0, r3
   2bdf4:	bx	lr
   2bdf8:	mov	r1, #1
   2bdfc:	b	2bda4 <fputs@plt+0x1ac34>
   2be00:	push	{r4, r5, r6, lr}
   2be04:	mov	r5, r0
   2be08:	bl	24ad0 <fputs@plt+0x13960>
   2be0c:	bl	2bdf8 <fputs@plt+0x1ac88>
   2be10:	mov	r4, r0
   2be14:	mov	r0, r5
   2be18:	bl	24ab0 <fputs@plt+0x13940>
   2be1c:	mov	r0, r4
   2be20:	pop	{r4, r5, r6, pc}
   2be24:	mov	r1, #2
   2be28:	b	2bda4 <fputs@plt+0x1ac34>
   2be2c:	push	{r4, r5, r6, lr}
   2be30:	mov	r5, r0
   2be34:	bl	24ad0 <fputs@plt+0x13960>
   2be38:	bl	2be24 <fputs@plt+0x1acb4>
   2be3c:	mov	r4, r0
   2be40:	mov	r0, r5
   2be44:	bl	24ab0 <fputs@plt+0x13940>
   2be48:	mov	r0, r4
   2be4c:	pop	{r4, r5, r6, pc}
   2be50:	cmp	r0, #0
   2be54:	bxeq	lr
   2be58:	ldrh	r3, [r0, #8]
   2be5c:	ldr	r2, [pc, #44]	; 2be90 <fputs@plt+0x1ad20>
   2be60:	bics	r2, r2, r3
   2be64:	bne	2be7c <fputs@plt+0x1ad0c>
   2be68:	ldrb	r2, [r0, #10]
   2be6c:	cmp	r2, r1
   2be70:	bne	2be7c <fputs@plt+0x1ad0c>
   2be74:	ldr	r0, [r0, #16]
   2be78:	bx	lr
   2be7c:	tst	r3, #1
   2be80:	bne	2be88 <fputs@plt+0x1ad18>
   2be84:	b	2bcdc <fputs@plt+0x1ab6c>
   2be88:	mov	r0, #0
   2be8c:	bx	lr
   2be90:	andeq	r0, r0, r2, lsl #4
   2be94:	mov	r1, #1
   2be98:	b	2be50 <fputs@plt+0x1ace0>
   2be9c:	ldm	r0, {r2, r3}
   2bea0:	cmp	r2, r3
   2bea4:	ble	2bebc <fputs@plt+0x1ad4c>
   2bea8:	ldr	r2, [r0, #8]
   2beac:	add	r1, r3, #1
   2beb0:	str	r1, [r0, #4]
   2beb4:	ldr	r0, [r2, r3, lsl #2]
   2beb8:	b	2be94 <fputs@plt+0x1ad24>
   2bebc:	mov	r0, #0
   2bec0:	bx	lr
   2bec4:	ldrh	r3, [r0, #8]
   2bec8:	tst	r3, #18
   2becc:	beq	2bf0c <fputs@plt+0x1ad9c>
   2bed0:	push	{r4, lr}
   2bed4:	mov	r4, r0
   2bed8:	bl	27870 <fputs@plt+0x16700>
   2bedc:	cmp	r0, #0
   2bee0:	beq	2beec <fputs@plt+0x1ad7c>
   2bee4:	mov	r0, #0
   2bee8:	pop	{r4, pc}
   2beec:	ldrh	r3, [r4, #8]
   2bef0:	orr	r3, r3, #16
   2bef4:	strh	r3, [r4, #8]
   2bef8:	ldr	r3, [r4, #12]
   2befc:	cmp	r3, #0
   2bf00:	beq	2bee4 <fputs@plt+0x1ad74>
   2bf04:	ldr	r0, [r4, #16]
   2bf08:	pop	{r4, pc}
   2bf0c:	b	2be94 <fputs@plt+0x1ad24>
   2bf10:	push	{r4, r5, r6, lr}
   2bf14:	mov	r5, r2
   2bf18:	ldr	r0, [r2]
   2bf1c:	bl	2bec4 <fputs@plt+0x1ad54>
   2bf20:	mov	r4, r0
   2bf24:	ldr	r0, [r5, #4]
   2bf28:	bl	25e10 <fputs@plt+0x14ca0>
   2bf2c:	ldr	r3, [r4]
   2bf30:	cmp	r3, #0
   2bf34:	movne	r3, #0
   2bf38:	moveq	r1, #1
   2bf3c:	beq	2bf8c <fputs@plt+0x1ae1c>
   2bf40:	cmp	r3, r0
   2bf44:	blt	2bfa8 <fputs@plt+0x1ae38>
   2bf48:	lsl	r3, r0, #2
   2bf4c:	mov	ip, #1
   2bf50:	ldr	r2, [r4, #8]
   2bf54:	cmp	r0, r2
   2bf58:	bge	2bf98 <fputs@plt+0x1ae28>
   2bf5c:	ldr	r1, [r4, #24]
   2bf60:	add	r0, r0, #1
   2bf64:	ldr	r2, [r1, r3]
   2bf68:	add	r2, r2, #1
   2bf6c:	str	r2, [r1, r3]
   2bf70:	ldr	r2, [r4, #20]
   2bf74:	str	ip, [r2, r3]
   2bf78:	add	r3, r3, #4
   2bf7c:	b	2bf50 <fputs@plt+0x1ade0>
   2bf80:	ldr	r2, [r4, #20]
   2bf84:	str	r1, [r2, r3, lsl #2]
   2bf88:	add	r3, r3, #1
   2bf8c:	ldr	r2, [r4, #8]
   2bf90:	cmp	r3, r2
   2bf94:	blt	2bf80 <fputs@plt+0x1ae10>
   2bf98:	ldr	r3, [r4]
   2bf9c:	add	r3, r3, #1
   2bfa0:	str	r3, [r4]
   2bfa4:	pop	{r4, r5, r6, pc}
   2bfa8:	ldr	r1, [r4, #20]
   2bfac:	ldr	r2, [r1, r3, lsl #2]
   2bfb0:	add	r2, r2, #1
   2bfb4:	str	r2, [r1, r3, lsl #2]
   2bfb8:	add	r3, r3, #1
   2bfbc:	b	2bf40 <fputs@plt+0x1add0>
   2bfc0:	push	{r4, r5, r6, lr}
   2bfc4:	mov	r5, r0
   2bfc8:	bl	24ad0 <fputs@plt+0x13960>
   2bfcc:	bl	2bec4 <fputs@plt+0x1ad54>
   2bfd0:	mov	r4, r0
   2bfd4:	mov	r0, r5
   2bfd8:	bl	24ab0 <fputs@plt+0x13940>
   2bfdc:	mov	r0, r4
   2bfe0:	pop	{r4, r5, r6, pc}
   2bfe4:	push	{r4, r5, r6, lr}
   2bfe8:	mov	r5, r0
   2bfec:	ldr	r0, [r2]
   2bff0:	mov	r4, r2
   2bff4:	bl	2bec4 <fputs@plt+0x1ad54>
   2bff8:	mov	r6, r0
   2bffc:	ldr	r0, [r4]
   2c000:	bl	2bdf8 <fputs@plt+0x1ac88>
   2c004:	mov	r1, #2
   2c008:	mov	r2, #1
   2c00c:	mov	r3, #0
   2c010:	smlal	r2, r3, r1, r0
   2c014:	mov	r4, r0
   2c018:	mov	r0, r5
   2c01c:	bl	27ff0 <fputs@plt+0x16e80>
   2c020:	subs	r1, r0, #0
   2c024:	popeq	{r4, r5, r6, pc}
   2c028:	ldr	ip, [pc, #88]	; 2c088 <fputs@plt+0x1af18>
   2c02c:	mov	r2, r1
   2c030:	mov	r0, r6
   2c034:	sub	r3, r0, r6
   2c038:	cmp	r4, r3
   2c03c:	add	r2, r2, #2
   2c040:	bgt	2c064 <fputs@plt+0x1aef4>
   2c044:	bic	r3, r4, r4, asr #31
   2c048:	mov	r2, #0
   2c04c:	strb	r2, [r1, r3, lsl #1]
   2c050:	mov	r0, r5
   2c054:	lsl	r2, r4, #1
   2c058:	ldr	r3, [pc, #44]	; 2c08c <fputs@plt+0x1af1c>
   2c05c:	pop	{r4, r5, r6, lr}
   2c060:	b	2812c <fputs@plt+0x16fbc>
   2c064:	ldrb	r3, [r0], #1
   2c068:	add	lr, ip, r3, lsr #4
   2c06c:	and	r3, r3, #15
   2c070:	add	r3, ip, r3
   2c074:	ldrb	lr, [lr, #3475]	; 0xd93
   2c078:	ldrb	r3, [r3, #3475]	; 0xd93
   2c07c:	strb	lr, [r2, #-2]
   2c080:	strb	r3, [r2, #-1]
   2c084:	b	2c034 <fputs@plt+0x1aec4>
   2c088:	strheq	r4, [r7], -r0
   2c08c:	ldrdeq	sl, [r1], -ip
   2c090:	ldr	r3, [r0]
   2c094:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   2c098:	mov	r4, r0
   2c09c:	ldr	sl, [r3, #32]
   2c0a0:	ldr	r3, [r0, #4]
   2c0a4:	ldr	r0, [r2]
   2c0a8:	mov	r5, r2
   2c0ac:	mov	r9, r1
   2c0b0:	ldr	r8, [r3, #4]
   2c0b4:	bl	2be94 <fputs@plt+0x1ad24>
   2c0b8:	mov	r6, r0
   2c0bc:	ldr	r0, [r5, #4]
   2c0c0:	bl	2be94 <fputs@plt+0x1ad24>
   2c0c4:	mov	r7, r0
   2c0c8:	ldr	r0, [r5]
   2c0cc:	bl	2bdf8 <fputs@plt+0x1ac88>
   2c0d0:	ldr	r3, [sl, #124]	; 0x7c
   2c0d4:	cmp	r0, r3
   2c0d8:	mvngt	r2, #0
   2c0dc:	ldrgt	r1, [pc, #128]	; 2c164 <fputs@plt+0x1aff4>
   2c0e0:	bgt	2c11c <fputs@plt+0x1afac>
   2c0e4:	cmp	r9, #3
   2c0e8:	ldrbne	r3, [r8, #2]
   2c0ec:	bne	2c138 <fputs@plt+0x1afc8>
   2c0f0:	ldr	r0, [r5, #8]
   2c0f4:	bl	2be94 <fputs@plt+0x1ad24>
   2c0f8:	cmp	r0, #0
   2c0fc:	str	r0, [sp, #4]
   2c100:	beq	2c124 <fputs@plt+0x1afb4>
   2c104:	mvn	r1, #0
   2c108:	bl	14b08 <fputs@plt+0x3998>
   2c10c:	cmp	r0, #1
   2c110:	beq	2c12c <fputs@plt+0x1afbc>
   2c114:	ldr	r1, [pc, #76]	; 2c168 <fputs@plt+0x1aff8>
   2c118:	mvn	r2, #0
   2c11c:	mov	r0, r4
   2c120:	bl	27bb4 <fputs@plt+0x16a44>
   2c124:	add	sp, sp, #8
   2c128:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2c12c:	add	r0, sp, #4
   2c130:	bl	14a70 <fputs@plt+0x3900>
   2c134:	mov	r3, r0
   2c138:	cmp	r7, #0
   2c13c:	cmpne	r6, #0
   2c140:	beq	2c124 <fputs@plt+0x1afb4>
   2c144:	mov	r1, r7
   2c148:	mov	r2, r8
   2c14c:	mov	r0, r6
   2c150:	bl	17b7c <fputs@plt+0x6a0c>
   2c154:	mov	r1, r0
   2c158:	mov	r0, r4
   2c15c:	bl	25e8c <fputs@plt+0x14d1c>
   2c160:	b	2c124 <fputs@plt+0x1afb4>
   2c164:	andeq	r7, r7, r7, ror #19
   2c168:	andeq	r7, r7, r8, lsl #20
   2c16c:	push	{r4, r5, r6, lr}
   2c170:	mov	r5, r0
   2c174:	bl	24ad0 <fputs@plt+0x13960>
   2c178:	bl	2be94 <fputs@plt+0x1ad24>
   2c17c:	mov	r4, r0
   2c180:	mov	r0, r5
   2c184:	bl	24ab0 <fputs@plt+0x13940>
   2c188:	mov	r0, r4
   2c18c:	pop	{r4, r5, r6, pc}
   2c190:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c194:	vpush	{d8-d15}
   2c198:	mov	r5, r0
   2c19c:	mov	fp, r2
   2c1a0:	mov	r0, r3
   2c1a4:	sub	sp, sp, #116	; 0x74
   2c1a8:	mov	r2, #48	; 0x30
   2c1ac:	str	r1, [sp, #8]
   2c1b0:	mov	r1, #0
   2c1b4:	mov	r4, r3
   2c1b8:	bl	10f48 <memset@plt>
   2c1bc:	ldr	r3, [sp, #8]
   2c1c0:	cmp	r3, #0
   2c1c4:	bne	2c1e0 <fputs@plt+0x1b070>
   2c1c8:	mov	r1, r4
   2c1cc:	mov	r0, r5
   2c1d0:	bl	1aadc <fputs@plt+0x996c>
   2c1d4:	add	sp, sp, #116	; 0x74
   2c1d8:	vpop	{d8-d15}
   2c1dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c1e0:	ldr	r0, [fp]
   2c1e4:	ldr	sl, [pc, #1068]	; 2c618 <fputs@plt+0x1b4a8>
   2c1e8:	ldrh	r3, [r0, #8]
   2c1ec:	and	r3, r3, #31
   2c1f0:	add	r3, sl, r3
   2c1f4:	ldrb	r3, [r3, #3069]	; 0xbfd
   2c1f8:	sub	r3, r3, #1
   2c1fc:	cmp	r3, #1
   2c200:	bhi	2c22c <fputs@plt+0x1b0bc>
   2c204:	bl	1bc84 <fputs@plt+0xab14>
   2c208:	vldr	d7, [pc, #968]	; 2c5d8 <fputs@plt+0x1b468>
   2c20c:	vldr	d6, [pc, #972]	; 2c5e0 <fputs@plt+0x1b470>
   2c210:	vmla.f64	d7, d0, d6
   2c214:	vmov	r0, r1, d7
   2c218:	bl	711e4 <fputs@plt+0x60074>
   2c21c:	mov	r3, #1
   2c220:	strb	r3, [r4, #42]	; 0x2a
   2c224:	strd	r0, [r4]
   2c228:	b	2c310 <fputs@plt+0x1b1a0>
   2c22c:	bl	2be94 <fputs@plt+0x1ad24>
   2c230:	subs	r6, r0, #0
   2c234:	bne	2c240 <fputs@plt+0x1b0d0>
   2c238:	mov	r0, #1
   2c23c:	b	2c1d4 <fputs@plt+0x1b064>
   2c240:	ldrb	r3, [r6]
   2c244:	add	r8, sp, #64	; 0x40
   2c248:	str	r8, [sp]
   2c24c:	cmp	r3, #45	; 0x2d
   2c250:	addeq	r7, r6, #1
   2c254:	movne	r7, r6
   2c258:	add	r3, sp, #32
   2c25c:	add	r2, sp, #24
   2c260:	ldr	r1, [pc, #948]	; 2c61c <fputs@plt+0x1b4ac>
   2c264:	mov	r0, r7
   2c268:	moveq	r9, #1
   2c26c:	movne	r9, #0
   2c270:	bl	19acc <fputs@plt+0x895c>
   2c274:	cmp	r0, #3
   2c278:	bne	2cb44 <fputs@plt+0x1b9d4>
   2c27c:	add	r7, r7, #10
   2c280:	mov	r3, r7
   2c284:	ldrb	r1, [r7], #1
   2c288:	add	r2, sl, r1
   2c28c:	ldrb	r2, [r2, #320]	; 0x140
   2c290:	cmp	r1, #84	; 0x54
   2c294:	orreq	r2, r2, #1
   2c298:	tst	r2, #1
   2c29c:	bne	2c280 <fputs@plt+0x1b110>
   2c2a0:	mov	r1, r4
   2c2a4:	mov	r0, r3
   2c2a8:	str	r3, [sp, #12]
   2c2ac:	bl	19bb8 <fputs@plt+0x8a48>
   2c2b0:	cmp	r0, #0
   2c2b4:	beq	2c2cc <fputs@plt+0x1b15c>
   2c2b8:	ldr	r3, [sp, #12]
   2c2bc:	ldrb	r3, [r3]
   2c2c0:	cmp	r3, #0
   2c2c4:	bne	2cb44 <fputs@plt+0x1b9d4>
   2c2c8:	strb	r3, [r4, #41]	; 0x29
   2c2cc:	mov	r3, #0
   2c2d0:	strb	r3, [r4, #42]	; 0x2a
   2c2d4:	mov	r3, #1
   2c2d8:	strb	r3, [r4, #40]	; 0x28
   2c2dc:	ldr	r3, [sp, #24]
   2c2e0:	cmp	r9, #0
   2c2e4:	rsbne	r3, r3, #0
   2c2e8:	str	r3, [r4, #8]
   2c2ec:	ldr	r3, [sp, #32]
   2c2f0:	str	r3, [r4, #12]
   2c2f4:	ldr	r3, [sp, #64]	; 0x40
   2c2f8:	str	r3, [r4, #16]
   2c2fc:	ldrb	r3, [r4, #43]	; 0x2b
   2c300:	cmp	r3, #0
   2c304:	beq	2c310 <fputs@plt+0x1b1a0>
   2c308:	mov	r0, r4
   2c30c:	bl	1a7dc <fputs@plt+0x966c>
   2c310:	mov	r6, #1
   2c314:	vldr	d11, [pc, #716]	; 2c5e8 <fputs@plt+0x1b478>
   2c318:	vldr	d12, [pc, #720]	; 2c5f0 <fputs@plt+0x1b480>
   2c31c:	vldr	d13, [pc, #724]	; 2c5f8 <fputs@plt+0x1b488>
   2c320:	vldr	d14, [pc, #688]	; 2c5d8 <fputs@plt+0x1b468>
   2c324:	vldr	d15, [pc, #724]	; 2c600 <fputs@plt+0x1b490>
   2c328:	vldr	d10, [pc, #688]	; 2c5e0 <fputs@plt+0x1b470>
   2c32c:	b	2c450 <fputs@plt+0x1b2e0>
   2c330:	mov	r0, r6
   2c334:	bl	18f64 <fputs@plt+0x7df4>
   2c338:	mov	r3, #1
   2c33c:	mov	r1, r8
   2c340:	mov	r2, r0
   2c344:	mov	r0, r6
   2c348:	bl	14c84 <fputs@plt+0x3b14>
   2c34c:	cmp	r0, #0
   2c350:	beq	2c238 <fputs@plt+0x1b0c8>
   2c354:	vldr	d7, [pc, #636]	; 2c5d8 <fputs@plt+0x1b468>
   2c358:	vldr	d6, [pc, #640]	; 2c5e0 <fputs@plt+0x1b470>
   2c35c:	vldr	d5, [sp, #64]	; 0x40
   2c360:	vmla.f64	d7, d5, d6
   2c364:	b	2c214 <fputs@plt+0x1b0a4>
   2c368:	ldr	r0, [fp, r6, lsl #2]
   2c36c:	bl	2be94 <fputs@plt+0x1ad24>
   2c370:	cmp	r0, #0
   2c374:	beq	2c238 <fputs@plt+0x1b0c8>
   2c378:	mov	r3, #1
   2c37c:	str	r3, [sp, #20]
   2c380:	add	r1, sp, #32
   2c384:	mov	r3, #0
   2c388:	ldrb	r2, [r0, r3]
   2c38c:	cmp	r2, #0
   2c390:	beq	2c3ac <fputs@plt+0x1b23c>
   2c394:	add	r2, sl, r2
   2c398:	ldrb	r2, [r2, #64]	; 0x40
   2c39c:	strb	r2, [r3, r1]
   2c3a0:	add	r3, r3, #1
   2c3a4:	cmp	r3, #29
   2c3a8:	bne	2c388 <fputs@plt+0x1b218>
   2c3ac:	add	r2, sp, #112	; 0x70
   2c3b0:	add	r3, r2, r3
   2c3b4:	mov	r2, #0
   2c3b8:	strb	r2, [r3, #-80]	; 0xffffffb0
   2c3bc:	ldrb	r3, [sp, #32]
   2c3c0:	cmp	r3, #57	; 0x39
   2c3c4:	bhi	2c42c <fputs@plt+0x1b2bc>
   2c3c8:	cmp	r3, #48	; 0x30
   2c3cc:	bcs	2c3e0 <fputs@plt+0x1b270>
   2c3d0:	cmp	r3, #43	; 0x2b
   2c3d4:	beq	2c3e0 <fputs@plt+0x1b270>
   2c3d8:	cmp	r3, #45	; 0x2d
   2c3dc:	bne	2c440 <fputs@plt+0x1b2d0>
   2c3e0:	mov	r2, #1
   2c3e4:	add	r7, sp, #32
   2c3e8:	ldrb	r3, [r2, r7]
   2c3ec:	add	r8, r7, r2
   2c3f0:	cmp	r3, #0
   2c3f4:	cmpne	r3, #58	; 0x3a
   2c3f8:	beq	2c40c <fputs@plt+0x1b29c>
   2c3fc:	add	r3, sl, r3
   2c400:	ldrb	r3, [r3, #320]	; 0x140
   2c404:	tst	r3, #1
   2c408:	beq	2c7e4 <fputs@plt+0x1b674>
   2c40c:	mov	r3, #1
   2c410:	add	r1, sp, #24
   2c414:	mov	r0, r7
   2c418:	bl	14c84 <fputs@plt+0x3b14>
   2c41c:	cmp	r0, #0
   2c420:	bne	2c7ec <fputs@plt+0x1b67c>
   2c424:	mov	r3, #1
   2c428:	b	2c7dc <fputs@plt+0x1b66c>
   2c42c:	cmp	r3, #115	; 0x73
   2c430:	beq	2c73c <fputs@plt+0x1b5cc>
   2c434:	bhi	2c464 <fputs@plt+0x1b2f4>
   2c438:	cmp	r3, #108	; 0x6c
   2c43c:	beq	2c58c <fputs@plt+0x1b41c>
   2c440:	ldr	r3, [sp, #20]
   2c444:	cmp	r3, #0
   2c448:	bne	2c238 <fputs@plt+0x1b0c8>
   2c44c:	add	r6, r6, #1
   2c450:	ldr	r3, [sp, #8]
   2c454:	cmp	r6, r3
   2c458:	blt	2c368 <fputs@plt+0x1b1f8>
   2c45c:	mov	r0, #0
   2c460:	b	2c1d4 <fputs@plt+0x1b064>
   2c464:	cmp	r3, #117	; 0x75
   2c468:	beq	2c638 <fputs@plt+0x1b4c8>
   2c46c:	cmp	r3, #119	; 0x77
   2c470:	bne	2c440 <fputs@plt+0x1b2d0>
   2c474:	mov	r2, #8
   2c478:	ldr	r1, [pc, #416]	; 2c620 <fputs@plt+0x1b4b0>
   2c47c:	add	r0, sp, #32
   2c480:	bl	110f8 <strncmp@plt>
   2c484:	subs	r8, r0, #0
   2c488:	bne	2c238 <fputs@plt+0x1b0c8>
   2c48c:	add	r7, sp, #40	; 0x28
   2c490:	mov	r0, r7
   2c494:	bl	18f64 <fputs@plt+0x7df4>
   2c498:	mov	r3, #1
   2c49c:	add	r1, sp, #24
   2c4a0:	mov	r2, r0
   2c4a4:	mov	r0, r7
   2c4a8:	bl	14c84 <fputs@plt+0x3b14>
   2c4ac:	cmp	r0, #0
   2c4b0:	beq	2c440 <fputs@plt+0x1b2d0>
   2c4b4:	vldr	d7, [sp, #24]
   2c4b8:	vcvt.s32.f64	s13, d7
   2c4bc:	vmov	r7, s13
   2c4c0:	vcvt.f64.s32	d6, s13
   2c4c4:	vcmp.f64	d6, d7
   2c4c8:	vmrs	APSR_nzcv, fpscr
   2c4cc:	moveq	r3, #1
   2c4d0:	movne	r3, #0
   2c4d4:	cmp	r7, #0
   2c4d8:	movlt	r3, #0
   2c4dc:	andge	r3, r3, #1
   2c4e0:	cmp	r3, #0
   2c4e4:	beq	2c440 <fputs@plt+0x1b2d0>
   2c4e8:	vcmpe.f64	d7, d12
   2c4ec:	vmrs	APSR_nzcv, fpscr
   2c4f0:	bpl	2c440 <fputs@plt+0x1b2d0>
   2c4f4:	mov	r0, r4
   2c4f8:	bl	1ea30 <fputs@plt+0xd8c0>
   2c4fc:	strb	r8, [r4, #43]	; 0x2b
   2c500:	strb	r8, [r4, #42]	; 0x2a
   2c504:	mov	r0, r4
   2c508:	bl	1a658 <fputs@plt+0x94e8>
   2c50c:	ldrd	r8, [r4]
   2c510:	add	r1, pc, #240	; 0xf0
   2c514:	ldrd	r0, [r1]
   2c518:	add	r3, pc, #240	; 0xf0
   2c51c:	ldrd	r2, [r3]
   2c520:	adds	r0, r0, r8
   2c524:	adc	r1, r1, r9
   2c528:	bl	710c4 <fputs@plt+0x5ff54>
   2c52c:	mov	r2, #7
   2c530:	mov	r3, #0
   2c534:	bl	710c4 <fputs@plt+0x5ff54>
   2c538:	asr	r1, r7, #31
   2c53c:	mov	r0, r7
   2c540:	cmp	r7, r2
   2c544:	sbcs	ip, r1, r3
   2c548:	bge	2c554 <fputs@plt+0x1b3e4>
   2c54c:	subs	r2, r2, #7
   2c550:	sbc	r3, r3, #0
   2c554:	ldr	lr, [pc, #200]	; 2c624 <fputs@plt+0x1b4b4>
   2c558:	subs	r2, r0, r2
   2c55c:	sbc	r3, r1, r3
   2c560:	umull	r0, r1, r2, lr
   2c564:	mla	r1, lr, r3, r1
   2c568:	adds	r8, r8, r0
   2c56c:	adc	r9, r9, r1
   2c570:	mov	ip, #0
   2c574:	strd	r8, [r4]
   2c578:	strb	ip, [r4, #40]	; 0x28
   2c57c:	strb	ip, [r4, #41]	; 0x29
   2c580:	strb	ip, [r4, #43]	; 0x2b
   2c584:	str	ip, [sp, #20]
   2c588:	b	2c440 <fputs@plt+0x1b2d0>
   2c58c:	ldr	r1, [pc, #148]	; 2c628 <fputs@plt+0x1b4b8>
   2c590:	add	r0, sp, #32
   2c594:	bl	1114c <strcmp@plt>
   2c598:	subs	r7, r0, #0
   2c59c:	bne	2c238 <fputs@plt+0x1b0c8>
   2c5a0:	mov	r0, r4
   2c5a4:	bl	1a7dc <fputs@plt+0x966c>
   2c5a8:	add	r2, sp, #20
   2c5ac:	mov	r1, r5
   2c5b0:	mov	r0, r4
   2c5b4:	bl	27bdc <fputs@plt+0x16a6c>
   2c5b8:	ldrd	r2, [r4]
   2c5bc:	strb	r7, [r4, #40]	; 0x28
   2c5c0:	strb	r7, [r4, #41]	; 0x29
   2c5c4:	strb	r7, [r4, #43]	; 0x2b
   2c5c8:	adds	r0, r0, r2
   2c5cc:	adc	r1, r1, r3
   2c5d0:	strd	r0, [r4]
   2c5d4:	b	2c440 <fputs@plt+0x1b2d0>
   2c5d8:	andeq	r0, r0, r0
   2c5dc:	svccc	0x00e00000
   2c5e0:	andeq	r0, r0, r0
   2c5e4:	orrsmi	r9, r4, r0, ror r9
	...
   2c5f4:	andsmi	r0, ip, r0
   2c5f8:	andeq	r0, r0, r0
   2c5fc:	svclt	0x00e00000
   2c600:	andeq	r0, r0, r0
   2c604:	eorsmi	r0, lr, r0
   2c608:	ldreq	r8, [r9, r0, lsl #20]!
   2c60c:	andeq	r0, r0, r0
   2c610:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2c614:	andeq	r0, r0, r0
   2c618:	strheq	r4, [r7], -r0
   2c61c:	andeq	r7, r7, r5, lsr sl
   2c620:	andeq	r7, r7, sp, asr sl
   2c624:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2c628:	andeq	r7, r7, r5, asr #20
   2c62c:	andeq	r7, r7, pc, asr #20
   2c630:	andeq	sl, r0, r0, asr #17
   2c634:	andeq	r5, r1, r0, lsl #3
   2c638:	ldr	r1, [pc, #-20]	; 2c62c <fputs@plt+0x1b4bc>
   2c63c:	add	r0, sp, #32
   2c640:	bl	1114c <strcmp@plt>
   2c644:	subs	r7, r0, #0
   2c648:	bne	2c6a0 <fputs@plt+0x1b530>
   2c64c:	ldrb	r3, [r4, #42]	; 0x2a
   2c650:	cmp	r3, #0
   2c654:	beq	2c6a0 <fputs@plt+0x1b530>
   2c658:	ldrd	r0, [r4]
   2c65c:	ldr	r8, [pc, #-52]	; 2c630 <fputs@plt+0x1b4c0>
   2c660:	mov	r9, #0
   2c664:	adds	r0, r0, r8
   2c668:	ldr	r2, [pc, #-60]	; 2c634 <fputs@plt+0x1b4c4>
   2c66c:	mov	r3, #0
   2c670:	adc	r1, r1, r9
   2c674:	bl	710c4 <fputs@plt+0x5ff54>
   2c678:	add	r3, pc, #872	; 0x368
   2c67c:	ldrd	r2, [r3]
   2c680:	strb	r7, [r4, #40]	; 0x28
   2c684:	strb	r7, [r4, #41]	; 0x29
   2c688:	strb	r7, [r4, #43]	; 0x2b
   2c68c:	str	r7, [sp, #20]
   2c690:	adds	r0, r0, r2
   2c694:	adc	r1, r1, r3
   2c698:	strd	r0, [r4]
   2c69c:	b	2c440 <fputs@plt+0x1b2d0>
   2c6a0:	ldr	r1, [pc, #880]	; 2ca18 <fputs@plt+0x1b8a8>
   2c6a4:	add	r0, sp, #32
   2c6a8:	bl	1114c <strcmp@plt>
   2c6ac:	cmp	r0, #0
   2c6b0:	bne	2c238 <fputs@plt+0x1b0c8>
   2c6b4:	ldrb	r3, [r4, #44]	; 0x2c
   2c6b8:	cmp	r3, #0
   2c6bc:	bne	2c7d8 <fputs@plt+0x1b668>
   2c6c0:	mov	r0, r4
   2c6c4:	bl	1a7dc <fputs@plt+0x966c>
   2c6c8:	add	r2, sp, #20
   2c6cc:	mov	r1, r5
   2c6d0:	mov	r0, r4
   2c6d4:	bl	27bdc <fputs@plt+0x16a6c>
   2c6d8:	mov	r9, r1
   2c6dc:	ldr	r1, [sp, #20]
   2c6e0:	mov	r8, r0
   2c6e4:	cmp	r1, #0
   2c6e8:	bne	2c730 <fputs@plt+0x1b5c0>
   2c6ec:	ldrd	r2, [r4]
   2c6f0:	strb	r1, [r4, #40]	; 0x28
   2c6f4:	strb	r1, [r4, #41]	; 0x29
   2c6f8:	subs	r2, r2, r8
   2c6fc:	sbc	r3, r3, r9
   2c700:	strb	r1, [r4, #43]	; 0x2b
   2c704:	strd	r2, [r4]
   2c708:	mov	r1, r5
   2c70c:	add	r2, sp, #20
   2c710:	mov	r0, r4
   2c714:	bl	27bdc <fputs@plt+0x16a6c>
   2c718:	ldrd	r2, [r4]
   2c71c:	subs	r0, r8, r0
   2c720:	sbc	r1, r9, r1
   2c724:	adds	r0, r0, r2
   2c728:	adc	r1, r1, r3
   2c72c:	strd	r0, [r4]
   2c730:	mov	r3, #1
   2c734:	strb	r3, [r4, #44]	; 0x2c
   2c738:	b	2c440 <fputs@plt+0x1b2d0>
   2c73c:	mov	r2, #9
   2c740:	ldr	r1, [pc, #724]	; 2ca1c <fputs@plt+0x1b8ac>
   2c744:	add	r0, sp, #32
   2c748:	bl	110f8 <strncmp@plt>
   2c74c:	subs	r7, r0, #0
   2c750:	bne	2c238 <fputs@plt+0x1b0c8>
   2c754:	mov	r0, r4
   2c758:	bl	1a7ec <fputs@plt+0x967c>
   2c75c:	mov	r8, #1
   2c760:	str	r7, [r4, #24]
   2c764:	str	r7, [r4, #20]
   2c768:	strb	r7, [r4, #43]	; 0x2b
   2c76c:	strb	r7, [r4, #42]	; 0x2a
   2c770:	add	r7, sp, #41	; 0x29
   2c774:	strb	r8, [r4, #41]	; 0x29
   2c778:	vstr	d11, [r4, #32]
   2c77c:	ldr	r1, [pc, #688]	; 2ca34 <fputs@plt+0x1b8c4>
   2c780:	mov	r0, r7
   2c784:	bl	1114c <strcmp@plt>
   2c788:	cmp	r0, #0
   2c78c:	streq	r8, [r4, #16]
   2c790:	streq	r0, [sp, #20]
   2c794:	beq	2c440 <fputs@plt+0x1b2d0>
   2c798:	ldr	r1, [pc, #664]	; 2ca38 <fputs@plt+0x1b8c8>
   2c79c:	mov	r0, r7
   2c7a0:	bl	1114c <strcmp@plt>
   2c7a4:	subs	r9, r0, #0
   2c7a8:	bne	2c7c4 <fputs@plt+0x1b654>
   2c7ac:	mov	r0, r4
   2c7b0:	bl	1a7ec <fputs@plt+0x967c>
   2c7b4:	str	r8, [r4, #12]
   2c7b8:	str	r8, [r4, #16]
   2c7bc:	str	r9, [sp, #20]
   2c7c0:	b	2c440 <fputs@plt+0x1b2d0>
   2c7c4:	ldr	r1, [pc, #596]	; 2ca20 <fputs@plt+0x1b8b0>
   2c7c8:	mov	r0, r7
   2c7cc:	bl	1114c <strcmp@plt>
   2c7d0:	cmp	r0, #0
   2c7d4:	bne	2c440 <fputs@plt+0x1b2d0>
   2c7d8:	mov	r3, #0
   2c7dc:	str	r3, [sp, #20]
   2c7e0:	b	2c440 <fputs@plt+0x1b2d0>
   2c7e4:	add	r2, r2, #1
   2c7e8:	b	2c3e8 <fputs@plt+0x1b278>
   2c7ec:	ldrb	r3, [r8]
   2c7f0:	cmp	r3, #58	; 0x3a
   2c7f4:	bne	2c8c8 <fputs@plt+0x1b758>
   2c7f8:	ldrb	r3, [sp, #32]
   2c7fc:	mov	r2, #48	; 0x30
   2c800:	mov	r1, #0
   2c804:	add	r3, sl, r3
   2c808:	add	r0, sp, #64	; 0x40
   2c80c:	ldrb	r3, [r3, #320]	; 0x140
   2c810:	tst	r3, #4
   2c814:	addeq	r7, r7, #1
   2c818:	bl	10f48 <memset@plt>
   2c81c:	add	r1, sp, #64	; 0x40
   2c820:	mov	r0, r7
   2c824:	bl	19bb8 <fputs@plt+0x8a48>
   2c828:	cmp	r0, #0
   2c82c:	bne	2c440 <fputs@plt+0x1b2d0>
   2c830:	add	r0, sp, #64	; 0x40
   2c834:	bl	1a7dc <fputs@plt+0x966c>
   2c838:	add	r1, pc, #432	; 0x1b0
   2c83c:	ldrd	r0, [r1]
   2c840:	ldrd	r8, [sp, #64]	; 0x40
   2c844:	add	r3, pc, #428	; 0x1ac
   2c848:	ldrd	r2, [r3]
   2c84c:	adds	r8, r8, r0
   2c850:	adc	r9, r9, r1
   2c854:	mov	r0, r8
   2c858:	mov	r1, r9
   2c85c:	bl	710c4 <fputs@plt+0x5ff54>
   2c860:	ldr	r2, [pc, #444]	; 2ca24 <fputs@plt+0x1b8b4>
   2c864:	rsb	r3, r0, #0
   2c868:	mla	r3, r2, r1, r3
   2c86c:	umull	r0, r1, r0, r2
   2c870:	add	r1, r3, r1
   2c874:	ldrb	r3, [sp, #32]
   2c878:	adds	r0, r0, r8
   2c87c:	adc	r1, r1, r9
   2c880:	cmp	r3, #45	; 0x2d
   2c884:	strd	r0, [sp, #64]	; 0x40
   2c888:	bne	2c898 <fputs@plt+0x1b728>
   2c88c:	rsbs	r0, r0, #0
   2c890:	rsc	r1, r1, #0
   2c894:	strd	r0, [sp, #64]	; 0x40
   2c898:	mov	r0, r4
   2c89c:	bl	1a7dc <fputs@plt+0x966c>
   2c8a0:	ldrd	r2, [r4]
   2c8a4:	ldrd	r0, [sp, #64]	; 0x40
   2c8a8:	mov	ip, #0
   2c8ac:	strb	ip, [r4, #40]	; 0x28
   2c8b0:	adds	r2, r2, r0
   2c8b4:	adc	r3, r3, r1
   2c8b8:	strb	ip, [r4, #41]	; 0x29
   2c8bc:	strb	ip, [r4, #43]	; 0x2b
   2c8c0:	strd	r2, [r4]
   2c8c4:	b	2c584 <fputs@plt+0x1b414>
   2c8c8:	mov	r7, r8
   2c8cc:	add	r8, r8, #1
   2c8d0:	ldrb	r3, [r7]
   2c8d4:	add	r3, sl, r3
   2c8d8:	ldrb	r3, [r3, #320]	; 0x140
   2c8dc:	ands	r9, r3, #1
   2c8e0:	bne	2c8c8 <fputs@plt+0x1b758>
   2c8e4:	mov	r0, r7
   2c8e8:	bl	18f64 <fputs@plt+0x7df4>
   2c8ec:	sub	r3, r0, #3
   2c8f0:	cmp	r3, #7
   2c8f4:	mov	r8, r0
   2c8f8:	bhi	2c440 <fputs@plt+0x1b2d0>
   2c8fc:	sub	r3, r0, #1
   2c900:	mov	r0, r4
   2c904:	ldrb	r2, [r7, r3]
   2c908:	cmp	r2, #115	; 0x73
   2c90c:	strbeq	r9, [r7, r3]
   2c910:	moveq	r8, r3
   2c914:	bl	1a7dc <fputs@plt+0x966c>
   2c918:	vldr	d8, [sp, #24]
   2c91c:	mov	r3, #0
   2c920:	str	r3, [sp, #20]
   2c924:	vcmpe.f64	d8, d11
   2c928:	vmrs	APSR_nzcv, fpscr
   2c92c:	vmovpl.f64	d9, d14
   2c930:	vmovmi.f64	d9, d13
   2c934:	cmp	r8, #3
   2c938:	bne	2c958 <fputs@plt+0x1b7e8>
   2c93c:	ldr	r1, [pc, #220]	; 2ca20 <fputs@plt+0x1b8b0>
   2c940:	mov	r0, r7
   2c944:	bl	1114c <strcmp@plt>
   2c948:	cmp	r0, #0
   2c94c:	bne	2cb38 <fputs@plt+0x1b9c8>
   2c950:	vmla.f64	d9, d8, d10
   2c954:	b	2c97c <fputs@plt+0x1b80c>
   2c958:	cmp	r8, #4
   2c95c:	bne	2c9a8 <fputs@plt+0x1b838>
   2c960:	ldr	r1, [pc, #192]	; 2ca28 <fputs@plt+0x1b8b8>
   2c964:	mov	r0, r7
   2c968:	bl	1114c <strcmp@plt>
   2c96c:	cmp	r0, #0
   2c970:	bne	2cad8 <fputs@plt+0x1b968>
   2c974:	vldr	d7, [pc, #132]	; 2ca00 <fputs@plt+0x1b890>
   2c978:	vmla.f64	d9, d8, d7
   2c97c:	vmov	r0, r1, d9
   2c980:	bl	711e4 <fputs@plt+0x60074>
   2c984:	ldrd	r2, [r4]
   2c988:	adds	r0, r0, r2
   2c98c:	adc	r1, r1, r3
   2c990:	strd	r0, [r4]
   2c994:	mov	r3, #0
   2c998:	strb	r3, [r4, #40]	; 0x28
   2c99c:	strb	r3, [r4, #41]	; 0x29
   2c9a0:	strb	r3, [r4, #43]	; 0x2b
   2c9a4:	b	2c440 <fputs@plt+0x1b2d0>
   2c9a8:	cmp	r8, #6
   2c9ac:	bne	2ca3c <fputs@plt+0x1b8cc>
   2c9b0:	ldr	r1, [pc, #116]	; 2ca2c <fputs@plt+0x1b8bc>
   2c9b4:	mov	r0, r7
   2c9b8:	bl	1114c <strcmp@plt>
   2c9bc:	cmp	r0, #0
   2c9c0:	vldreq	d7, [pc, #64]	; 2ca08 <fputs@plt+0x1b898>
   2c9c4:	beq	2c978 <fputs@plt+0x1b808>
   2c9c8:	ldr	r1, [pc, #96]	; 2ca30 <fputs@plt+0x1b8c0>
   2c9cc:	mov	r0, r7
   2c9d0:	bl	1114c <strcmp@plt>
   2c9d4:	cmp	r0, #0
   2c9d8:	bne	2cb38 <fputs@plt+0x1b9c8>
   2c9dc:	vldr	d7, [pc, #44]	; 2ca10 <fputs@plt+0x1b8a0>
   2c9e0:	b	2c978 <fputs@plt+0x1b808>
   2c9e4:	nop			; (mov r0, r0)
   2c9e8:	cdpcc	2, 5, cr2, cr3, cr0, {0}
   2c9ec:	andeq	fp, r0, r8, asr #31
   2c9f0:	stc2l	2, cr13, [ip, #-0]
   2c9f4:			; <UNDEFINED> instruction: 0xffffffff
   2c9f8:	streq	r5, [r6, #-3072]!	; 0xfffff400
	...
   2ca04:	cmpmi	fp, r0, asr #14
   2ca08:	andeq	r0, r0, r0
   2ca0c:	rscmi	r4, sp, r0, lsl #24
   2ca10:	andeq	r0, r0, r0
   2ca14:	addmi	r4, pc, r0
   2ca18:	andeq	r7, r7, r9, asr sl
   2ca1c:	andeq	r7, r7, r6, ror #20
   2ca20:	andeq	sl, r7, r0, asr pc
   2ca24:	blx	ff695a2c <stderr@@GLIBC_2.4+0xff608cc4>
   2ca28:	andeq	r7, r7, fp, ror sl
   2ca2c:	andeq	r7, r7, r0, lsl #21
   2ca30:	andeq	r7, r7, r7, lsl #21
   2ca34:	andeq	r7, r7, r0, ror sl
   2ca38:	andeq	r7, r7, r6, ror sl
   2ca3c:	cmp	r8, #5
   2ca40:	bne	2cb38 <fputs@plt+0x1b9c8>
   2ca44:	ldr	r1, [pc, #-24]	; 2ca34 <fputs@plt+0x1b8c4>
   2ca48:	mov	r0, r7
   2ca4c:	bl	1114c <strcmp@plt>
   2ca50:	cmp	r0, #0
   2ca54:	bne	2cb38 <fputs@plt+0x1b9c8>
   2ca58:	mov	r0, r4
   2ca5c:	bl	1ea30 <fputs@plt+0xd8c0>
   2ca60:	vldr	d7, [sp, #24]
   2ca64:	ldr	r7, [r4, #12]
   2ca68:	mov	r1, #12
   2ca6c:	vcvt.s32.f64	s15, d7
   2ca70:	vmov	r0, s15
   2ca74:	add	r7, r0, r7
   2ca78:	cmp	r7, #0
   2ca7c:	subgt	r0, r7, #1
   2ca80:	suble	r0, r7, #12
   2ca84:	bl	70a94 <fputs@plt+0x5f924>
   2ca88:	ldr	r3, [r4, #8]
   2ca8c:	add	r3, r3, r0
   2ca90:	str	r3, [r4, #8]
   2ca94:	mvn	r3, #11
   2ca98:	mla	r0, r3, r0, r7
   2ca9c:	mov	r3, #0
   2caa0:	str	r0, [r4, #12]
   2caa4:	strb	r3, [r4, #42]	; 0x2a
   2caa8:	mov	r0, r4
   2caac:	bl	1a658 <fputs@plt+0x94e8>
   2cab0:	vldr	d7, [sp, #24]
   2cab4:	vcvt.s32.f64	s12, d7
   2cab8:	vcvt.f64.s32	d6, s12
   2cabc:	vcmp.f64	d7, d6
   2cac0:	vmrs	APSR_nzcv, fpscr
   2cac4:	beq	2c994 <fputs@plt+0x1b824>
   2cac8:	vsub.f64	d7, d7, d6
   2cacc:	vmul.f64	d7, d7, d15
   2cad0:	vmla.f64	d9, d7, d10
   2cad4:	b	2c97c <fputs@plt+0x1b80c>
   2cad8:	mov	r0, r7
   2cadc:	ldr	r1, [pc, #-172]	; 2ca38 <fputs@plt+0x1b8c8>
   2cae0:	bl	1114c <strcmp@plt>
   2cae4:	subs	r7, r0, #0
   2cae8:	bne	2cb38 <fputs@plt+0x1b9c8>
   2caec:	vcvt.s32.f64	s16, d8
   2caf0:	mov	r0, r4
   2caf4:	bl	1ea30 <fputs@plt+0xd8c0>
   2caf8:	ldr	r3, [r4, #8]
   2cafc:	strb	r7, [r4, #42]	; 0x2a
   2cb00:	mov	r0, r4
   2cb04:	vmov	r2, s16
   2cb08:	add	r3, r3, r2
   2cb0c:	str	r3, [r4, #8]
   2cb10:	bl	1a658 <fputs@plt+0x94e8>
   2cb14:	vcvt.f64.s32	d8, s16
   2cb18:	vldr	d7, [sp, #24]
   2cb1c:	vcmp.f64	d8, d7
   2cb20:	vmrs	APSR_nzcv, fpscr
   2cb24:	beq	2c994 <fputs@plt+0x1b824>
   2cb28:	vsub.f64	d8, d7, d8
   2cb2c:	vldr	d7, [pc, #84]	; 2cb88 <fputs@plt+0x1ba18>
   2cb30:	vmul.f64	d8, d8, d7
   2cb34:	b	2c950 <fputs@plt+0x1b7e0>
   2cb38:	mov	r3, #1
   2cb3c:	str	r3, [sp, #20]
   2cb40:	b	2c994 <fputs@plt+0x1b824>
   2cb44:	mov	r1, r4
   2cb48:	mov	r0, r6
   2cb4c:	bl	19bb8 <fputs@plt+0x8a48>
   2cb50:	cmp	r0, #0
   2cb54:	beq	2c310 <fputs@plt+0x1b1a0>
   2cb58:	ldr	r1, [pc, #48]	; 2cb90 <fputs@plt+0x1ba20>
   2cb5c:	mov	r0, r6
   2cb60:	bl	14c44 <fputs@plt+0x3ad4>
   2cb64:	cmp	r0, #0
   2cb68:	bne	2c330 <fputs@plt+0x1b1c0>
   2cb6c:	mov	r1, r4
   2cb70:	mov	r0, r5
   2cb74:	bl	1aadc <fputs@plt+0x996c>
   2cb78:	cmp	r0, #0
   2cb7c:	bne	2c238 <fputs@plt+0x1b0c8>
   2cb80:	b	2c310 <fputs@plt+0x1b1a0>
   2cb84:	nop			; (mov r0, r0)
   2cb88:	andeq	r0, r0, r0
   2cb8c:	rsbsmi	sp, r6, r0
   2cb90:	andeq	r7, r7, r1, asr #20
   2cb94:	push	{r4, lr}
   2cb98:	sub	sp, sp, #48	; 0x30
   2cb9c:	mov	r3, sp
   2cba0:	mov	r4, r0
   2cba4:	bl	2c190 <fputs@plt+0x1b020>
   2cba8:	cmp	r0, #0
   2cbac:	bne	2cbd4 <fputs@plt+0x1ba64>
   2cbb0:	mov	r0, sp
   2cbb4:	bl	1a7dc <fputs@plt+0x966c>
   2cbb8:	ldrd	r0, [sp]
   2cbbc:	bl	71064 <fputs@plt+0x5fef4>
   2cbc0:	vldr	d0, [pc, #24]	; 2cbe0 <fputs@plt+0x1ba70>
   2cbc4:	vmov	d7, r0, r1
   2cbc8:	mov	r0, r4
   2cbcc:	vdiv.f64	d0, d7, d0
   2cbd0:	bl	25e54 <fputs@plt+0x14ce4>
   2cbd4:	add	sp, sp, #48	; 0x30
   2cbd8:	pop	{r4, pc}
   2cbdc:	nop			; (mov r0, r0)
   2cbe0:	andeq	r0, r0, r0
   2cbe4:	orrsmi	r9, r4, r0, ror r9
   2cbe8:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2cbec:	ldr	lr, [r2, #4]
   2cbf0:	ldr	r3, [pc, #744]	; 2cee0 <fputs@plt+0x1bd70>
   2cbf4:	ldrh	ip, [lr, #8]
   2cbf8:	and	ip, ip, #31
   2cbfc:	add	ip, r3, ip
   2cc00:	ldrb	ip, [ip, #3069]	; 0xbfd
   2cc04:	cmp	ip, #5
   2cc08:	beq	2cc84 <fputs@plt+0x1bb14>
   2cc0c:	cmp	r1, #3
   2cc10:	bne	2cc30 <fputs@plt+0x1bac0>
   2cc14:	ldr	ip, [r2, #8]
   2cc18:	ldrh	ip, [ip, #8]
   2cc1c:	and	ip, ip, #31
   2cc20:	add	ip, r3, ip
   2cc24:	ldrb	ip, [ip, #3069]	; 0xbfd
   2cc28:	cmp	ip, #5
   2cc2c:	beq	2cc84 <fputs@plt+0x1bb14>
   2cc30:	mov	r9, r2
   2cc34:	ldr	r2, [r2]
   2cc38:	mov	r7, r0
   2cc3c:	mov	r0, lr
   2cc40:	ldrh	r2, [r2, #8]
   2cc44:	mov	fp, r1
   2cc48:	and	r2, r2, #31
   2cc4c:	add	r3, r3, r2
   2cc50:	ldrb	r8, [r3, #3069]	; 0xbfd
   2cc54:	bl	25e10 <fputs@plt+0x14ca0>
   2cc58:	cmp	r8, #4
   2cc5c:	mov	r4, r0
   2cc60:	asr	r5, r0, #31
   2cc64:	ldr	r0, [r9]
   2cc68:	bne	2cc8c <fputs@plt+0x1bb1c>
   2cc6c:	bl	2bdf8 <fputs@plt+0x1ac88>
   2cc70:	mov	sl, r0
   2cc74:	ldr	r0, [r9]
   2cc78:	bl	2bec4 <fputs@plt+0x1ad54>
   2cc7c:	subs	r6, r0, #0
   2cc80:	bne	2ccec <fputs@plt+0x1bb7c>
   2cc84:	add	sp, sp, #12
   2cc88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2cc8c:	bl	2be94 <fputs@plt+0x1ad24>
   2cc90:	subs	r6, r0, #0
   2cc94:	beq	2cc84 <fputs@plt+0x1bb14>
   2cc98:	cmp	r4, #0
   2cc9c:	sbcs	r3, r5, #0
   2cca0:	movlt	r3, r6
   2cca4:	movlt	sl, #0
   2cca8:	blt	2cce0 <fputs@plt+0x1bb70>
   2ccac:	mov	sl, #0
   2ccb0:	b	2ccec <fputs@plt+0x1bb7c>
   2ccb4:	cmp	r2, #191	; 0xbf
   2ccb8:	add	r3, r3, #1
   2ccbc:	bls	2ccdc <fputs@plt+0x1bb6c>
   2ccc0:	mov	r1, r3
   2ccc4:	mov	r3, r1
   2ccc8:	add	r1, r1, #1
   2cccc:	ldrb	r2, [r3]
   2ccd0:	and	r2, r2, #192	; 0xc0
   2ccd4:	cmp	r2, #128	; 0x80
   2ccd8:	beq	2ccc4 <fputs@plt+0x1bb54>
   2ccdc:	add	sl, sl, #1
   2cce0:	ldrb	r2, [r3]
   2cce4:	cmp	r2, #0
   2cce8:	bne	2ccb4 <fputs@plt+0x1bb44>
   2ccec:	cmp	fp, #3
   2ccf0:	bne	2cd6c <fputs@plt+0x1bbfc>
   2ccf4:	ldr	r0, [r9, #8]
   2ccf8:	bl	25e10 <fputs@plt+0x14ca0>
   2ccfc:	asr	r3, r0, #31
   2cd00:	cmp	r0, #0
   2cd04:	sbcs	r1, r3, #0
   2cd08:	mov	r2, r0
   2cd0c:	bge	2cd7c <fputs@plt+0x1bc0c>
   2cd10:	rsbs	r2, r0, #0
   2cd14:	rsc	r3, r3, #0
   2cd18:	mov	r1, #1
   2cd1c:	cmp	r4, #0
   2cd20:	sbcs	r0, r5, #0
   2cd24:	bge	2cd84 <fputs@plt+0x1bc14>
   2cd28:	adds	r4, r4, sl
   2cd2c:	adc	r5, r5, sl, asr #31
   2cd30:	cmp	r4, #0
   2cd34:	sbcs	r0, r5, #0
   2cd38:	bge	2cd94 <fputs@plt+0x1bc24>
   2cd3c:	adds	r2, r2, r4
   2cd40:	adc	r3, r3, r5
   2cd44:	cmp	r2, #0
   2cd48:	sbcs	r0, r3, #0
   2cd4c:	movge	r4, #0
   2cd50:	movge	r5, #0
   2cd54:	bge	2cd94 <fputs@plt+0x1bc24>
   2cd58:	mov	r2, #0
   2cd5c:	mov	r3, #0
   2cd60:	mov	r4, r2
   2cd64:	mov	r5, r3
   2cd68:	b	2cdc4 <fputs@plt+0x1bc54>
   2cd6c:	ldr	r3, [r7]
   2cd70:	ldr	r3, [r3, #32]
   2cd74:	ldr	r2, [r3, #92]	; 0x5c
   2cd78:	asr	r3, r2, #31
   2cd7c:	mov	r1, #0
   2cd80:	b	2cd1c <fputs@plt+0x1bbac>
   2cd84:	orrs	r0, r4, r5
   2cd88:	beq	2ce14 <fputs@plt+0x1bca4>
   2cd8c:	subs	r4, r4, #1
   2cd90:	sbc	r5, r5, #0
   2cd94:	cmp	r1, #0
   2cd98:	beq	2cdc4 <fputs@plt+0x1bc54>
   2cd9c:	subs	r0, r4, r2
   2cda0:	sbc	r1, r5, r3
   2cda4:	cmp	r0, #0
   2cda8:	sbcs	ip, r1, #0
   2cdac:	movge	r4, r0
   2cdb0:	movge	r5, r1
   2cdb4:	movlt	r2, r4
   2cdb8:	movlt	r3, r5
   2cdbc:	movlt	r4, #0
   2cdc0:	movlt	r5, #0
   2cdc4:	cmp	r8, #4
   2cdc8:	bne	2ce5c <fputs@plt+0x1bcec>
   2cdcc:	adds	r8, r4, r2
   2cdd0:	adc	r9, r5, r3
   2cdd4:	asr	fp, sl, #31
   2cdd8:	cmp	sl, r8
   2cddc:	sbcs	r1, fp, r9
   2cde0:	bge	2cdfc <fputs@plt+0x1bc8c>
   2cde4:	subs	r2, sl, r4
   2cde8:	sbc	r3, fp, r5
   2cdec:	cmp	r2, #0
   2cdf0:	sbcs	r1, r3, #0
   2cdf4:	movlt	r2, #0
   2cdf8:	movlt	r3, #0
   2cdfc:	mvn	r1, #0
   2ce00:	str	r1, [sp]
   2ce04:	mov	r0, r7
   2ce08:	add	r1, r6, r4
   2ce0c:	bl	28280 <fputs@plt+0x17110>
   2ce10:	b	2cc84 <fputs@plt+0x1bb14>
   2ce14:	cmp	r2, #1
   2ce18:	sbcs	r0, r3, #0
   2ce1c:	blt	2cd94 <fputs@plt+0x1bc24>
   2ce20:	subs	r2, r2, #1
   2ce24:	sbc	r3, r3, #0
   2ce28:	b	2cd94 <fputs@plt+0x1bc24>
   2ce2c:	cmp	r1, #191	; 0xbf
   2ce30:	add	r6, r6, #1
   2ce34:	bls	2ce54 <fputs@plt+0x1bce4>
   2ce38:	mov	r0, r6
   2ce3c:	mov	r6, r0
   2ce40:	add	r0, r0, #1
   2ce44:	ldrb	r1, [r6]
   2ce48:	and	r1, r1, #192	; 0xc0
   2ce4c:	cmp	r1, #128	; 0x80
   2ce50:	beq	2ce3c <fputs@plt+0x1bccc>
   2ce54:	subs	r4, r4, #1
   2ce58:	sbc	r5, r5, #0
   2ce5c:	ldrb	r1, [r6]
   2ce60:	orr	r0, r4, r5
   2ce64:	cmp	r1, #0
   2ce68:	cmpne	r0, #0
   2ce6c:	bne	2ce2c <fputs@plt+0x1bcbc>
   2ce70:	mov	r1, r6
   2ce74:	ldrb	r0, [r1]
   2ce78:	orr	ip, r2, r3
   2ce7c:	cmp	r0, #0
   2ce80:	cmpne	ip, #0
   2ce84:	bne	2ceac <fputs@plt+0x1bd3c>
   2ce88:	sub	r2, r1, r6
   2ce8c:	mov	r3, #1
   2ce90:	mvn	r1, #0
   2ce94:	mov	r0, r7
   2ce98:	stm	sp, {r1, r3}
   2ce9c:	asr	r3, r2, #31
   2cea0:	mov	r1, r6
   2cea4:	bl	282c4 <fputs@plt+0x17154>
   2cea8:	b	2cc84 <fputs@plt+0x1bb14>
   2ceac:	cmp	r0, #191	; 0xbf
   2ceb0:	add	r1, r1, #1
   2ceb4:	bls	2ced4 <fputs@plt+0x1bd64>
   2ceb8:	mov	ip, r1
   2cebc:	mov	r1, ip
   2cec0:	add	ip, ip, #1
   2cec4:	ldrb	r0, [r1]
   2cec8:	and	r0, r0, #192	; 0xc0
   2cecc:	cmp	r0, #128	; 0x80
   2ced0:	beq	2cebc <fputs@plt+0x1bd4c>
   2ced4:	subs	r2, r2, #1
   2ced8:	sbc	r3, r3, #0
   2cedc:	b	2ce74 <fputs@plt+0x1bd04>
   2cee0:	strheq	r4, [r7], -r0
   2cee4:	push	{r4, r5, r6, lr}
   2cee8:	mov	r5, r0
   2ceec:	ldr	r0, [r2]
   2cef0:	mov	r4, r2
   2cef4:	bl	2be94 <fputs@plt+0x1ad24>
   2cef8:	mov	r6, r0
   2cefc:	ldr	r0, [r4]
   2cf00:	bl	2bdf8 <fputs@plt+0x1ac88>
   2cf04:	cmp	r6, #0
   2cf08:	popeq	{r4, r5, r6, pc}
   2cf0c:	adds	r2, r0, #1
   2cf10:	asr	r3, r0, #31
   2cf14:	adc	r3, r3, #0
   2cf18:	mov	r4, r0
   2cf1c:	mov	r0, r5
   2cf20:	bl	27ff0 <fputs@plt+0x16e80>
   2cf24:	subs	r1, r0, #0
   2cf28:	movne	r3, #0
   2cf2c:	ldrne	r0, [pc, #52]	; 2cf68 <fputs@plt+0x1bdf8>
   2cf30:	bne	2cf4c <fputs@plt+0x1bddc>
   2cf34:	pop	{r4, r5, r6, pc}
   2cf38:	ldrb	r2, [r6, r3]
   2cf3c:	add	r2, r0, r2
   2cf40:	ldrb	r2, [r2, #64]	; 0x40
   2cf44:	strb	r2, [r1, r3]
   2cf48:	add	r3, r3, #1
   2cf4c:	cmp	r3, r4
   2cf50:	blt	2cf38 <fputs@plt+0x1bdc8>
   2cf54:	mov	r2, r4
   2cf58:	mov	r0, r5
   2cf5c:	ldr	r3, [pc, #8]	; 2cf6c <fputs@plt+0x1bdfc>
   2cf60:	pop	{r4, r5, r6, lr}
   2cf64:	b	2812c <fputs@plt+0x16fbc>
   2cf68:	strheq	r4, [r7], -r0
   2cf6c:	ldrdeq	sl, [r1], -ip
   2cf70:	push	{r4, r5, r6, lr}
   2cf74:	mov	r5, r0
   2cf78:	ldr	r0, [r2]
   2cf7c:	mov	r4, r2
   2cf80:	bl	2be94 <fputs@plt+0x1ad24>
   2cf84:	mov	r6, r0
   2cf88:	ldr	r0, [r4]
   2cf8c:	bl	2bdf8 <fputs@plt+0x1ac88>
   2cf90:	cmp	r6, #0
   2cf94:	popeq	{r4, r5, r6, pc}
   2cf98:	adds	r2, r0, #1
   2cf9c:	asr	r3, r0, #31
   2cfa0:	adc	r3, r3, #0
   2cfa4:	mov	r4, r0
   2cfa8:	mov	r0, r5
   2cfac:	bl	27ff0 <fputs@plt+0x16e80>
   2cfb0:	subs	r1, r0, #0
   2cfb4:	movne	r3, #0
   2cfb8:	ldrne	r0, [pc, #60]	; 2cffc <fputs@plt+0x1be8c>
   2cfbc:	bne	2cfe0 <fputs@plt+0x1be70>
   2cfc0:	pop	{r4, r5, r6, pc}
   2cfc4:	ldrb	r2, [r6, r3]
   2cfc8:	add	ip, r0, r2
   2cfcc:	ldrb	ip, [ip, #320]	; 0x140
   2cfd0:	and	ip, ip, #32
   2cfd4:	bic	r2, r2, ip
   2cfd8:	strb	r2, [r1, r3]
   2cfdc:	add	r3, r3, #1
   2cfe0:	cmp	r3, r4
   2cfe4:	blt	2cfc4 <fputs@plt+0x1be54>
   2cfe8:	mov	r2, r4
   2cfec:	mov	r0, r5
   2cff0:	ldr	r3, [pc, #8]	; 2d000 <fputs@plt+0x1be90>
   2cff4:	pop	{r4, r5, r6, lr}
   2cff8:	b	2812c <fputs@plt+0x16fbc>
   2cffc:	strheq	r4, [r7], -r0
   2d000:	ldrdeq	sl, [r1], -ip
   2d004:	push	{r0, r1, r4, lr}
   2d008:	mov	r4, r0
   2d00c:	ldr	r0, [r2]
   2d010:	bl	2be94 <fputs@plt+0x1ad24>
   2d014:	cmp	r0, #0
   2d018:	str	r0, [sp, #4]
   2d01c:	beq	2d040 <fputs@plt+0x1bed0>
   2d020:	ldrb	r3, [r0]
   2d024:	cmp	r3, #0
   2d028:	beq	2d040 <fputs@plt+0x1bed0>
   2d02c:	add	r0, sp, #4
   2d030:	bl	14a70 <fputs@plt+0x3900>
   2d034:	mov	r1, r0
   2d038:	mov	r0, r4
   2d03c:	bl	25e8c <fputs@plt+0x14d1c>
   2d040:	add	sp, sp, #8
   2d044:	pop	{r4, pc}
   2d048:	ldr	ip, [r2]
   2d04c:	ldr	r1, [pc, #260]	; 2d158 <fputs@plt+0x1bfe8>
   2d050:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d054:	ldrh	r3, [ip, #8]
   2d058:	and	r3, r3, #31
   2d05c:	add	r3, r1, r3
   2d060:	ldrb	sl, [r3, #3069]	; 0xbfd
   2d064:	ldr	r3, [r2, #4]
   2d068:	ldrh	r3, [r3, #8]
   2d06c:	and	r3, r3, #31
   2d070:	add	r1, r1, r3
   2d074:	ldrb	r5, [r1, #3069]	; 0xbfd
   2d078:	cmp	r5, #5
   2d07c:	cmpne	sl, #5
   2d080:	moveq	r6, #1
   2d084:	movne	r6, #0
   2d088:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d08c:	mov	r7, r0
   2d090:	mov	r0, ip
   2d094:	mov	r4, r2
   2d098:	bl	2bdf8 <fputs@plt+0x1ac88>
   2d09c:	mov	r8, r0
   2d0a0:	ldr	r0, [r4, #4]
   2d0a4:	bl	2bdf8 <fputs@plt+0x1ac88>
   2d0a8:	cmp	sl, #4
   2d0ac:	cmpeq	r5, #4
   2d0b0:	mov	r9, r0
   2d0b4:	ldr	r0, [r4]
   2d0b8:	bne	2d104 <fputs@plt+0x1bf94>
   2d0bc:	bl	2bec4 <fputs@plt+0x1ad54>
   2d0c0:	mov	r5, r0
   2d0c4:	ldr	r0, [r4, #4]
   2d0c8:	bl	2bec4 <fputs@plt+0x1ad54>
   2d0cc:	mov	sl, r0
   2d0d0:	mov	r4, #1
   2d0d4:	cmp	r8, r9
   2d0d8:	blt	2d150 <fputs@plt+0x1bfe0>
   2d0dc:	mov	r2, r9
   2d0e0:	mov	r1, sl
   2d0e4:	mov	r0, r5
   2d0e8:	bl	10eac <memcmp@plt>
   2d0ec:	cmp	r0, #0
   2d0f0:	bne	2d120 <fputs@plt+0x1bfb0>
   2d0f4:	mov	r1, r4
   2d0f8:	mov	r0, r7
   2d0fc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d100:	b	25e8c <fputs@plt+0x14d1c>
   2d104:	bl	2be94 <fputs@plt+0x1ad24>
   2d108:	mov	r6, #1
   2d10c:	mov	r5, r0
   2d110:	ldr	r0, [r4, #4]
   2d114:	bl	2be94 <fputs@plt+0x1ad24>
   2d118:	mov	sl, r0
   2d11c:	b	2d0d0 <fputs@plt+0x1bf60>
   2d120:	add	r4, r4, #1
   2d124:	add	r2, r5, #1
   2d128:	cmp	r6, #0
   2d12c:	sub	r8, r8, #1
   2d130:	mov	r5, r2
   2d134:	beq	2d0d4 <fputs@plt+0x1bf64>
   2d138:	ldrb	r3, [r5]
   2d13c:	add	r2, r2, #1
   2d140:	and	r3, r3, #192	; 0xc0
   2d144:	cmp	r3, #128	; 0x80
   2d148:	beq	2d128 <fputs@plt+0x1bfb8>
   2d14c:	b	2d0d4 <fputs@plt+0x1bf64>
   2d150:	mov	r4, #0
   2d154:	b	2d0f4 <fputs@plt+0x1bf84>
   2d158:	strheq	r4, [r7], -r0
   2d15c:	push	{r4, lr}
   2d160:	mov	r4, r0
   2d164:	ldr	r0, [r2]
   2d168:	ldrh	r3, [r0, #8]
   2d16c:	and	r2, r3, #31
   2d170:	ldr	r3, [pc, #148]	; 2d20c <fputs@plt+0x1c09c>
   2d174:	add	r3, r3, r2
   2d178:	ldrb	r3, [r3, #3069]	; 0xbfd
   2d17c:	sub	r3, r3, #1
   2d180:	cmp	r3, #3
   2d184:	ldrls	pc, [pc, r3, lsl #2]
   2d188:	b	2d200 <fputs@plt+0x1c090>
   2d18c:	muleq	r2, ip, r1
   2d190:	muleq	r2, ip, r1
   2d194:			; <UNDEFINED> instruction: 0x0002d1b0
   2d198:	muleq	r2, ip, r1
   2d19c:	bl	2bdf8 <fputs@plt+0x1ac88>
   2d1a0:	mov	r1, r0
   2d1a4:	mov	r0, r4
   2d1a8:	pop	{r4, lr}
   2d1ac:	b	25e8c <fputs@plt+0x14d1c>
   2d1b0:	bl	2be94 <fputs@plt+0x1ad24>
   2d1b4:	cmp	r0, #0
   2d1b8:	movne	r1, #0
   2d1bc:	bne	2d1f0 <fputs@plt+0x1c080>
   2d1c0:	pop	{r4, pc}
   2d1c4:	cmp	r3, #191	; 0xbf
   2d1c8:	add	r1, r1, #1
   2d1cc:	add	r0, r0, #1
   2d1d0:	bls	2d1f0 <fputs@plt+0x1c080>
   2d1d4:	mov	r2, r0
   2d1d8:	mov	r0, r2
   2d1dc:	add	r2, r2, #1
   2d1e0:	ldrb	r3, [r0]
   2d1e4:	and	r3, r3, #192	; 0xc0
   2d1e8:	cmp	r3, #128	; 0x80
   2d1ec:	beq	2d1d8 <fputs@plt+0x1c068>
   2d1f0:	ldrb	r3, [r0]
   2d1f4:	cmp	r3, #0
   2d1f8:	bne	2d1c4 <fputs@plt+0x1c054>
   2d1fc:	b	2d1a4 <fputs@plt+0x1c034>
   2d200:	mov	r0, r4
   2d204:	pop	{r4, lr}
   2d208:	b	25ed4 <fputs@plt+0x14d64>
   2d20c:	strheq	r4, [r7], -r0
   2d210:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d214:	mov	fp, r0
   2d218:	ldr	r0, [r2]
   2d21c:	mov	r6, r2
   2d220:	ldrh	r3, [r0, #8]
   2d224:	and	r2, r3, #31
   2d228:	ldr	r3, [pc, #548]	; 2d454 <fputs@plt+0x1c2e4>
   2d22c:	add	r3, r3, r2
   2d230:	ldrb	r3, [r3, #3069]	; 0xbfd
   2d234:	cmp	r3, #5
   2d238:	beq	2d278 <fputs@plt+0x1c108>
   2d23c:	mov	r4, r1
   2d240:	bl	2be94 <fputs@plt+0x1ad24>
   2d244:	subs	r7, r0, #0
   2d248:	beq	2d278 <fputs@plt+0x1c108>
   2d24c:	ldr	r0, [r6]
   2d250:	bl	2bdf8 <fputs@plt+0x1ac88>
   2d254:	cmp	r4, #1
   2d258:	mov	r5, r0
   2d25c:	beq	2d36c <fputs@plt+0x1c1fc>
   2d260:	ldr	r0, [r6, #4]
   2d264:	bl	2be94 <fputs@plt+0x1ad24>
   2d268:	subs	sl, r0, #0
   2d26c:	movne	r3, sl
   2d270:	movne	r1, #0
   2d274:	bne	2d2ac <fputs@plt+0x1c13c>
   2d278:	add	sp, sp, #12
   2d27c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d280:	cmp	r4, #191	; 0xbf
   2d284:	add	r3, r3, #1
   2d288:	bls	2d2a8 <fputs@plt+0x1c138>
   2d28c:	mov	r0, r3
   2d290:	mov	r3, r0
   2d294:	add	r0, r0, #1
   2d298:	ldrb	r2, [r3]
   2d29c:	and	r2, r2, #192	; 0xc0
   2d2a0:	cmp	r2, #128	; 0x80
   2d2a4:	beq	2d290 <fputs@plt+0x1c120>
   2d2a8:	add	r1, r1, #1
   2d2ac:	ldrb	r4, [r3]
   2d2b0:	cmp	r4, #0
   2d2b4:	bne	2d280 <fputs@plt+0x1c110>
   2d2b8:	cmp	r1, #0
   2d2bc:	beq	2d308 <fputs@plt+0x1c198>
   2d2c0:	asr	r3, r1, #31
   2d2c4:	lsl	r8, r1, #2
   2d2c8:	lsl	r9, r3, #2
   2d2cc:	adds	r2, r1, r8
   2d2d0:	orr	r9, r9, r1, lsr #30
   2d2d4:	adc	r3, r3, r9
   2d2d8:	mov	r0, fp
   2d2dc:	bl	27ff0 <fputs@plt+0x16e80>
   2d2e0:	subs	r6, r0, #0
   2d2e4:	addne	r3, r6, r8
   2d2e8:	strne	r3, [sp]
   2d2ec:	movne	r3, sl
   2d2f0:	beq	2d278 <fputs@plt+0x1c108>
   2d2f4:	ldrb	r2, [r3]
   2d2f8:	cmp	r2, #0
   2d2fc:	bne	2d324 <fputs@plt+0x1c1b4>
   2d300:	cmp	r4, #0
   2d304:	bne	2d37c <fputs@plt+0x1c20c>
   2d308:	mvn	r3, #0
   2d30c:	mov	r2, r5
   2d310:	mov	r1, r7
   2d314:	mov	r0, fp
   2d318:	add	sp, sp, #12
   2d31c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d320:	b	2812c <fputs@plt+0x16fbc>
   2d324:	str	r3, [r6, r4, lsl #2]
   2d328:	ldrb	r1, [r3]
   2d32c:	add	r2, r3, #1
   2d330:	cmp	r1, #191	; 0xbf
   2d334:	bls	2d354 <fputs@plt+0x1c1e4>
   2d338:	mov	r0, r2
   2d33c:	mov	r2, r0
   2d340:	add	r0, r0, #1
   2d344:	ldrb	r1, [r2]
   2d348:	and	r1, r1, #192	; 0xc0
   2d34c:	cmp	r1, #128	; 0x80
   2d350:	beq	2d33c <fputs@plt+0x1c1cc>
   2d354:	ldr	r1, [sp]
   2d358:	sub	r3, r2, r3
   2d35c:	strb	r3, [r1, r4]
   2d360:	add	r4, r4, #1
   2d364:	mov	r3, r2
   2d368:	b	2d2f4 <fputs@plt+0x1c184>
   2d36c:	ldr	r6, [pc, #228]	; 2d458 <fputs@plt+0x1c2e8>
   2d370:	mov	sl, #0
   2d374:	add	r3, r6, #4
   2d378:	str	r3, [sp]
   2d37c:	ldr	r3, [fp, #4]
   2d380:	ldr	r3, [r3, #4]
   2d384:	tst	r3, #1
   2d388:	beq	2d3d4 <fputs@plt+0x1c264>
   2d38c:	cmp	r5, #0
   2d390:	ble	2d3d4 <fputs@plt+0x1c264>
   2d394:	mov	r8, #0
   2d398:	ldr	r2, [sp]
   2d39c:	ldrb	r9, [r2, r8]
   2d3a0:	cmp	r5, r9
   2d3a4:	blt	2d3c8 <fputs@plt+0x1c258>
   2d3a8:	mov	r2, r9
   2d3ac:	ldr	r1, [r6, r8, lsl #2]
   2d3b0:	mov	r0, r7
   2d3b4:	str	r3, [sp, #4]
   2d3b8:	bl	10eac <memcmp@plt>
   2d3bc:	ldr	r3, [sp, #4]
   2d3c0:	cmp	r0, #0
   2d3c4:	beq	2d3f0 <fputs@plt+0x1c280>
   2d3c8:	add	r8, r8, #1
   2d3cc:	cmp	r8, r4
   2d3d0:	blt	2d398 <fputs@plt+0x1c228>
   2d3d4:	tst	r3, #2
   2d3d8:	bne	2d410 <fputs@plt+0x1c2a0>
   2d3dc:	cmp	sl, #0
   2d3e0:	beq	2d308 <fputs@plt+0x1c198>
   2d3e4:	mov	r0, r6
   2d3e8:	bl	1abdc <fputs@plt+0x9a6c>
   2d3ec:	b	2d308 <fputs@plt+0x1c198>
   2d3f0:	cmp	r8, r4
   2d3f4:	bge	2d3d4 <fputs@plt+0x1c264>
   2d3f8:	add	r7, r7, r9
   2d3fc:	sub	r5, r5, r9
   2d400:	b	2d38c <fputs@plt+0x1c21c>
   2d404:	cmp	r8, r4
   2d408:	bge	2d3dc <fputs@plt+0x1c26c>
   2d40c:	mov	r5, r9
   2d410:	cmp	r5, #0
   2d414:	ble	2d3dc <fputs@plt+0x1c26c>
   2d418:	mov	r8, #0
   2d41c:	ldr	r3, [sp]
   2d420:	ldrb	r2, [r3, r8]
   2d424:	cmp	r5, r2
   2d428:	blt	2d444 <fputs@plt+0x1c2d4>
   2d42c:	sub	r9, r5, r2
   2d430:	ldr	r1, [r6, r8, lsl #2]
   2d434:	add	r0, r7, r9
   2d438:	bl	10eac <memcmp@plt>
   2d43c:	cmp	r0, #0
   2d440:	beq	2d404 <fputs@plt+0x1c294>
   2d444:	add	r8, r8, #1
   2d448:	cmp	r8, r4
   2d44c:	blt	2d41c <fputs@plt+0x1c2ac>
   2d450:	b	2d3dc <fputs@plt+0x1c26c>
   2d454:	strheq	r4, [r7], -r0
   2d458:	andeq	r4, r7, r4, asr lr
   2d45c:	push	{r4, lr}
   2d460:	mov	r4, r0
   2d464:	ldr	r0, [r2]
   2d468:	bl	2be94 <fputs@plt+0x1ad24>
   2d46c:	cmp	r0, #0
   2d470:	popeq	{r4, pc}
   2d474:	bl	25ad0 <fputs@plt+0x14960>
   2d478:	mov	r1, r0
   2d47c:	mov	r0, r4
   2d480:	pop	{r4, lr}
   2d484:	b	25e8c <fputs@plt+0x14d1c>
   2d488:	mov	r1, #3
   2d48c:	b	2be50 <fputs@plt+0x1ace0>
   2d490:	mov	r1, #2
   2d494:	b	2be50 <fputs@plt+0x1ace0>
   2d498:	push	{r4, r5, r6, lr}
   2d49c:	mov	r5, r0
   2d4a0:	bl	24ad0 <fputs@plt+0x13960>
   2d4a4:	bl	2d490 <fputs@plt+0x1c320>
   2d4a8:	mov	r4, r0
   2d4ac:	mov	r0, r5
   2d4b0:	bl	24ab0 <fputs@plt+0x13940>
   2d4b4:	mov	r0, r4
   2d4b8:	pop	{r4, r5, r6, pc}
   2d4bc:	b	2d490 <fputs@plt+0x1c320>
   2d4c0:	push	{r4, r5, r6, r7, r8, r9, lr}
   2d4c4:	mov	r5, r2
   2d4c8:	mov	r7, r3
   2d4cc:	ldrb	r2, [r0, #10]
   2d4d0:	ldrb	r3, [r5, #4]
   2d4d4:	sub	sp, sp, #92	; 0x5c
   2d4d8:	mov	r4, r1
   2d4dc:	cmp	r2, r3
   2d4e0:	bne	2d514 <fputs@plt+0x1c3a4>
   2d4e4:	ldr	r3, [r1, #16]
   2d4e8:	str	r3, [sp]
   2d4ec:	ldr	r6, [r5, #12]
   2d4f0:	ldr	r3, [r1, #12]
   2d4f4:	ldr	r2, [r0, #16]
   2d4f8:	ldr	r1, [r0, #12]
   2d4fc:	ldr	r0, [r5, #8]
   2d500:	blx	r6
   2d504:	mov	r5, r0
   2d508:	mov	r0, r5
   2d50c:	add	sp, sp, #92	; 0x5c
   2d510:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2d514:	ldr	r2, [r0, #32]
   2d518:	mov	r1, #1
   2d51c:	mov	r3, #0
   2d520:	strh	r1, [sp, #16]
   2d524:	str	r2, [sp, #40]	; 0x28
   2d528:	strh	r1, [sp, #56]	; 0x38
   2d52c:	str	r2, [sp, #80]	; 0x50
   2d530:	mov	r1, r0
   2d534:	mov	r2, #4096	; 0x1000
   2d538:	add	r0, sp, #8
   2d53c:	str	r3, [sp, #32]
   2d540:	str	r3, [sp, #72]	; 0x48
   2d544:	bl	24c08 <fputs@plt+0x13a98>
   2d548:	mov	r2, #4096	; 0x1000
   2d54c:	mov	r1, r4
   2d550:	add	r0, sp, #48	; 0x30
   2d554:	bl	24c08 <fputs@plt+0x13a98>
   2d558:	ldrb	r1, [r5, #4]
   2d55c:	add	r0, sp, #8
   2d560:	bl	2be50 <fputs@plt+0x1ace0>
   2d564:	ldrb	r1, [r5, #4]
   2d568:	subs	r4, r0, #0
   2d56c:	add	r0, sp, #48	; 0x30
   2d570:	moveq	r8, r4
   2d574:	ldrne	r8, [sp, #20]
   2d578:	bl	2be50 <fputs@plt+0x1ace0>
   2d57c:	mov	r2, r4
   2d580:	mov	r1, r8
   2d584:	subs	r6, r0, #0
   2d588:	moveq	r3, r6
   2d58c:	ldrne	r3, [sp, #60]	; 0x3c
   2d590:	str	r6, [sp]
   2d594:	ldr	r9, [r5, #12]
   2d598:	ldr	r0, [r5, #8]
   2d59c:	blx	r9
   2d5a0:	cmp	r6, #0
   2d5a4:	cmpne	r4, #0
   2d5a8:	moveq	r4, #1
   2d5ac:	movne	r4, #0
   2d5b0:	cmp	r7, #0
   2d5b4:	moveq	r4, #0
   2d5b8:	andne	r4, r4, #1
   2d5bc:	cmp	r4, #0
   2d5c0:	movne	r3, #7
   2d5c4:	mov	r5, r0
   2d5c8:	strbne	r3, [r7]
   2d5cc:	add	r0, sp, #8
   2d5d0:	bl	24774 <fputs@plt+0x13604>
   2d5d4:	add	r0, sp, #48	; 0x30
   2d5d8:	bl	24774 <fputs@plt+0x13604>
   2d5dc:	b	2d508 <fputs@plt+0x1c398>
   2d5e0:	push	{r4, r5, r6, r7, r8, lr}
   2d5e4:	ldrh	ip, [r1, #8]
   2d5e8:	ldrh	r5, [r0, #8]
   2d5ec:	orr	r6, r5, ip
   2d5f0:	tst	r6, #1
   2d5f4:	beq	2d608 <fputs@plt+0x1c498>
   2d5f8:	and	r0, ip, #1
   2d5fc:	and	r5, r5, #1
   2d600:	sub	r0, r0, r5
   2d604:	pop	{r4, r5, r6, r7, r8, pc}
   2d608:	ands	r3, r6, #12
   2d60c:	mov	lr, r0
   2d610:	mov	r4, r1
   2d614:	beq	2d6b8 <fputs@plt+0x1c548>
   2d618:	and	r3, r5, ip
   2d61c:	tst	r3, #4
   2d620:	beq	2d64c <fputs@plt+0x1c4dc>
   2d624:	ldrd	r2, [r0]
   2d628:	ldrd	r0, [r1]
   2d62c:	cmp	r2, r0
   2d630:	sbcs	ip, r3, r1
   2d634:	blt	2d6f8 <fputs@plt+0x1c588>
   2d638:	cmp	r0, r2
   2d63c:	sbcs	r3, r1, r3
   2d640:	movlt	r0, #1
   2d644:	movge	r0, #0
   2d648:	pop	{r4, r5, r6, r7, r8, pc}
   2d64c:	tst	r3, #8
   2d650:	beq	2d674 <fputs@plt+0x1c504>
   2d654:	vldr	d6, [r0]
   2d658:	vldr	d7, [r1]
   2d65c:	vcmpe.f64	d6, d7
   2d660:	vmrs	APSR_nzcv, fpscr
   2d664:	bmi	2d6f8 <fputs@plt+0x1c588>
   2d668:	movgt	r0, #1
   2d66c:	movle	r0, #0
   2d670:	pop	{r4, r5, r6, r7, r8, pc}
   2d674:	tst	r5, #4
   2d678:	beq	2d694 <fputs@plt+0x1c524>
   2d67c:	tst	ip, #8
   2d680:	beq	2d6f8 <fputs@plt+0x1c588>
   2d684:	vldr	d0, [r1]
   2d688:	pop	{r4, r5, r6, r7, r8, lr}
   2d68c:	ldrd	r0, [r0]
   2d690:	b	1bdc0 <fputs@plt+0xac50>
   2d694:	tst	r5, #8
   2d698:	beq	2d6f0 <fputs@plt+0x1c580>
   2d69c:	tst	ip, #4
   2d6a0:	beq	2d6f8 <fputs@plt+0x1c588>
   2d6a4:	vldr	d0, [r0]
   2d6a8:	ldrd	r0, [r1]
   2d6ac:	bl	1bdc0 <fputs@plt+0xac50>
   2d6b0:	rsb	r0, r0, #0
   2d6b4:	pop	{r4, r5, r6, r7, r8, pc}
   2d6b8:	tst	r6, #2
   2d6bc:	beq	2d6e0 <fputs@plt+0x1c570>
   2d6c0:	tst	r5, #2
   2d6c4:	beq	2d6f0 <fputs@plt+0x1c580>
   2d6c8:	tst	ip, #2
   2d6cc:	beq	2d6f8 <fputs@plt+0x1c588>
   2d6d0:	cmp	r2, #0
   2d6d4:	beq	2d6e0 <fputs@plt+0x1c570>
   2d6d8:	pop	{r4, r5, r6, r7, r8, lr}
   2d6dc:	b	2d4c0 <fputs@plt+0x1c350>
   2d6e0:	mov	r1, r4
   2d6e4:	mov	r0, lr
   2d6e8:	pop	{r4, r5, r6, r7, r8, lr}
   2d6ec:	b	1a298 <fputs@plt+0x9128>
   2d6f0:	mov	r0, #1
   2d6f4:	pop	{r4, r5, r6, r7, r8, pc}
   2d6f8:	mvn	r0, #0
   2d6fc:	pop	{r4, r5, r6, r7, r8, pc}
   2d700:	push	{r4, r5, r6, lr}
   2d704:	mov	r5, r2
   2d708:	ldr	r2, [r0, #12]
   2d70c:	ldr	r3, [r0, #16]
   2d710:	mov	r1, #20
   2d714:	ldr	r2, [r2, #4]
   2d718:	mov	r4, r0
   2d71c:	mla	r3, r1, r3, r2
   2d720:	ldm	r5, {r0, r1}
   2d724:	ldr	r2, [r3, #-4]
   2d728:	bl	2d5e0 <fputs@plt+0x1c470>
   2d72c:	cmp	r0, #0
   2d730:	popeq	{r4, r5, r6, pc}
   2d734:	ldr	r1, [r5]
   2d738:	mov	r0, r4
   2d73c:	pop	{r4, r5, r6, lr}
   2d740:	b	28ca8 <fputs@plt+0x17b38>
   2d744:	push	{r4, r5, r6, r7, r8, lr}
   2d748:	mov	r1, #40	; 0x28
   2d74c:	mov	r4, r0
   2d750:	mov	r5, r2
   2d754:	ldr	r6, [r2]
   2d758:	bl	276a4 <fputs@plt+0x16534>
   2d75c:	subs	r7, r0, #0
   2d760:	popeq	{r4, r5, r6, r7, r8, pc}
   2d764:	ldr	r3, [r5]
   2d768:	ldrh	r3, [r3, #8]
   2d76c:	and	r2, r3, #31
   2d770:	ldr	r3, [pc, #168]	; 2d820 <fputs@plt+0x1c6b0>
   2d774:	add	r3, r3, r2
   2d778:	ldrb	r3, [r3, #3069]	; 0xbfd
   2d77c:	cmp	r3, #5
   2d780:	ldrh	r3, [r7, #8]
   2d784:	bne	2d79c <fputs@plt+0x1c62c>
   2d788:	cmp	r3, #0
   2d78c:	popeq	{r4, r5, r6, r7, r8, pc}
   2d790:	mov	r3, #1
   2d794:	strb	r3, [r4, #24]
   2d798:	pop	{r4, r5, r6, r7, r8, pc}
   2d79c:	cmp	r3, #0
   2d7a0:	beq	2d80c <fputs@plt+0x1c69c>
   2d7a4:	ldr	r3, [r4, #4]
   2d7a8:	ldr	r2, [r4, #12]
   2d7ac:	mov	r1, #20
   2d7b0:	ldr	r5, [r3, #4]
   2d7b4:	ldr	r3, [r4, #16]
   2d7b8:	ldr	r2, [r2, #4]
   2d7bc:	mla	r3, r1, r3, r2
   2d7c0:	mov	r1, r6
   2d7c4:	ldr	r2, [r3, #-4]
   2d7c8:	bl	2d5e0 <fputs@plt+0x1c470>
   2d7cc:	lsr	r3, r0, #31
   2d7d0:	cmp	r5, #0
   2d7d4:	moveq	r3, #0
   2d7d8:	andne	r3, r3, #1
   2d7dc:	cmp	r3, #0
   2d7e0:	bne	2d7fc <fputs@plt+0x1c68c>
   2d7e4:	cmp	r0, #0
   2d7e8:	clz	r5, r5
   2d7ec:	lsr	r5, r5, #5
   2d7f0:	movle	r5, #0
   2d7f4:	cmp	r5, #0
   2d7f8:	beq	2d790 <fputs@plt+0x1c620>
   2d7fc:	mov	r1, r6
   2d800:	mov	r0, r7
   2d804:	pop	{r4, r5, r6, r7, r8, lr}
   2d808:	b	28c24 <fputs@plt+0x17ab4>
   2d80c:	ldr	r3, [r4]
   2d810:	mov	r1, r6
   2d814:	ldr	r3, [r3, #32]
   2d818:	str	r3, [r7, #32]
   2d81c:	b	2d804 <fputs@plt+0x1c694>
   2d820:	strheq	r4, [r7], -r0
   2d824:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d828:	ldr	r3, [r0, #4]
   2d82c:	ldr	lr, [r0, #16]
   2d830:	ldr	ip, [r0, #12]
   2d834:	ldr	sl, [r3, #4]
   2d838:	mov	r3, #20
   2d83c:	ldr	ip, [ip, #4]
   2d840:	mul	r3, r3, lr
   2d844:	ldr	r8, [pc, #144]	; 2d8dc <fputs@plt+0x1c76c>
   2d848:	sub	r3, r3, #20
   2d84c:	add	ip, ip, r3
   2d850:	ldr	r3, [r2]
   2d854:	adds	sl, sl, #0
   2d858:	mvnne	sl, #0
   2d85c:	ldrh	r3, [r3, #8]
   2d860:	and	r3, r3, #31
   2d864:	add	r3, r8, r3
   2d868:	ldrb	r3, [r3, #3069]	; 0xbfd
   2d86c:	cmp	r3, #5
   2d870:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d874:	ldr	fp, [ip, #16]
   2d878:	mov	r5, r2
   2d87c:	mov	r9, r1
   2d880:	mov	r4, r0
   2d884:	mov	r7, #0
   2d888:	mov	r6, #1
   2d88c:	cmp	r6, r9
   2d890:	blt	2d8a4 <fputs@plt+0x1c734>
   2d894:	ldr	r1, [r5, r7, lsl #2]
   2d898:	mov	r0, r4
   2d89c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d8a0:	b	28ca8 <fputs@plt+0x17b38>
   2d8a4:	ldr	r1, [r5, r6, lsl #2]
   2d8a8:	ldrh	r3, [r1, #8]
   2d8ac:	and	r3, r3, #31
   2d8b0:	add	r3, r8, r3
   2d8b4:	ldrb	r3, [r3, #3069]	; 0xbfd
   2d8b8:	cmp	r3, #5
   2d8bc:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d8c0:	ldr	r0, [r5, r7, lsl #2]
   2d8c4:	mov	r2, fp
   2d8c8:	bl	2d5e0 <fputs@plt+0x1c470>
   2d8cc:	teq	r0, sl
   2d8d0:	movpl	r7, r6
   2d8d4:	add	r6, r6, #1
   2d8d8:	b	2d88c <fputs@plt+0x1c71c>
   2d8dc:	strheq	r4, [r7], -r0
   2d8e0:	ldrh	r3, [r0, #8]
   2d8e4:	push	{r4, lr}
   2d8e8:	mov	r4, r0
   2d8ec:	tst	r3, #2
   2d8f0:	bne	2d904 <fputs@plt+0x1c794>
   2d8f4:	tst	r3, #12
   2d8f8:	beq	2d904 <fputs@plt+0x1c794>
   2d8fc:	mov	r2, #1
   2d900:	bl	2bc28 <fputs@plt+0x1aab8>
   2d904:	ldrh	r3, [r4, #8]
   2d908:	bic	r3, r3, #12
   2d90c:	strh	r3, [r4, #8]
   2d910:	pop	{r4, pc}
   2d914:	cmp	r1, #66	; 0x42
   2d918:	bls	2d944 <fputs@plt+0x1c7d4>
   2d91c:	ldrh	r3, [r0, #8]
   2d920:	tst	r3, #4
   2d924:	bxne	lr
   2d928:	tst	r3, #8
   2d92c:	bne	2d940 <fputs@plt+0x1c7d0>
   2d930:	tst	r3, #2
   2d934:	bxeq	lr
   2d938:	mov	r1, #1
   2d93c:	b	16f88 <fputs@plt+0x5e18>
   2d940:	b	16d60 <fputs@plt+0x5bf0>
   2d944:	bxne	lr
   2d948:	mov	r1, r2
   2d94c:	b	2d8e0 <fputs@plt+0x1c770>
   2d950:	ldrh	ip, [r0, #8]
   2d954:	tst	ip, #1
   2d958:	bxne	lr
   2d95c:	mov	r3, r1
   2d960:	sub	r3, r3, #65	; 0x41
   2d964:	push	{r4, lr}
   2d968:	mov	r1, r2
   2d96c:	mov	r4, r0
   2d970:	cmp	r3, #4
   2d974:	ldrls	pc, [pc, r3, lsl #2]
   2d978:	b	2d9e0 <fputs@plt+0x1c870>
   2d97c:	muleq	r2, r0, r9
   2d980:	andeq	sp, r2, r0, ror #19
   2d984:			; <UNDEFINED> instruction: 0x0002d9b8
   2d988:	andeq	sp, r2, r0, asr #19
   2d98c:	andeq	sp, r2, r8, asr #19
   2d990:	tst	ip, #16
   2d994:	ldrne	r3, [pc, #104]	; 2da04 <fputs@plt+0x1c894>
   2d998:	andne	r3, r3, ip
   2d99c:	bne	2d9b0 <fputs@plt+0x1c840>
   2d9a0:	bl	2d8e0 <fputs@plt+0x1c770>
   2d9a4:	ldrh	r3, [r4, #8]
   2d9a8:	and	r3, r3, #15872	; 0x3e00
   2d9ac:	orr	r3, r3, #16
   2d9b0:	strh	r3, [r4, #8]
   2d9b4:	pop	{r4, pc}
   2d9b8:	pop	{r4, lr}
   2d9bc:	b	1bcec <fputs@plt+0xab7c>
   2d9c0:	pop	{r4, lr}
   2d9c4:	b	1bc30 <fputs@plt+0xaac0>
   2d9c8:	bl	1bc84 <fputs@plt+0xab14>
   2d9cc:	ldrh	r3, [r4, #8]
   2d9d0:	and	r3, r3, #15872	; 0x3e00
   2d9d4:	orr	r3, r3, #8
   2d9d8:	vstr	d0, [r4]
   2d9dc:	b	2d9b0 <fputs@plt+0x1c840>
   2d9e0:	asr	r3, ip, #3
   2d9e4:	and	r3, r3, #2
   2d9e8:	orr	r3, r3, ip
   2d9ec:	strh	r3, [r0, #8]
   2d9f0:	bl	2d8e0 <fputs@plt+0x1c770>
   2d9f4:	ldrh	r2, [r4, #8]
   2d9f8:	ldr	r3, [pc, #8]	; 2da08 <fputs@plt+0x1c898>
   2d9fc:	and	r3, r3, r2
   2da00:	b	2d9b0 <fputs@plt+0x1c840>
   2da04:	andeq	r7, r0, r0, lsl lr
   2da08:	andeq	fp, r0, r3, ror #31
   2da0c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   2da10:	mov	r8, r0
   2da14:	ldr	r0, [r2]
   2da18:	bl	2bec4 <fputs@plt+0x1ad54>
   2da1c:	mov	r4, r0
   2da20:	ldr	r0, [r0, #12]
   2da24:	add	r3, r0, #1
   2da28:	mov	r0, #25
   2da2c:	mul	r0, r0, r3
   2da30:	asr	r1, r0, #31
   2da34:	bl	21200 <fputs@plt+0x10090>
   2da38:	subs	r5, r0, #0
   2da3c:	bne	2da50 <fputs@plt+0x1c8e0>
   2da40:	mov	r0, r8
   2da44:	add	sp, sp, #8
   2da48:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2da4c:	b	25f9c <fputs@plt+0x14e2c>
   2da50:	ldr	r2, [r4]
   2da54:	mov	r3, #0
   2da58:	mov	r1, r5
   2da5c:	strd	r2, [sp]
   2da60:	mov	r0, #24
   2da64:	ldr	r2, [pc, #148]	; 2db00 <fputs@plt+0x1c990>
   2da68:	bl	2bc00 <fputs@plt+0x1aa90>
   2da6c:	mov	r0, r5
   2da70:	bl	18f64 <fputs@plt+0x7df4>
   2da74:	ldr	r9, [pc, #136]	; 2db04 <fputs@plt+0x1c994>
   2da78:	mov	r6, #0
   2da7c:	mov	sl, #24
   2da80:	add	r7, r5, r0
   2da84:	ldr	r3, [r4, #12]
   2da88:	cmp	r6, r3
   2da8c:	blt	2daac <fputs@plt+0x1c93c>
   2da90:	ldr	r3, [pc, #112]	; 2db08 <fputs@plt+0x1c998>
   2da94:	mvn	r2, #0
   2da98:	mov	r1, r5
   2da9c:	mov	r0, r8
   2daa0:	add	sp, sp, #8
   2daa4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2daa8:	b	2812c <fputs@plt+0x16fbc>
   2daac:	ldr	r3, [r4, #24]
   2dab0:	ldr	r0, [r4]
   2dab4:	mov	r1, #0
   2dab8:	ldr	r2, [r3, r6, lsl #2]
   2dabc:	subs	r0, r0, #1
   2dac0:	add	r2, r2, #1
   2dac4:	mov	r3, #0
   2dac8:	sbc	r1, r1, #0
   2dacc:	adds	r0, r0, r2
   2dad0:	adc	r1, r1, r3
   2dad4:	bl	71198 <fputs@plt+0x60028>
   2dad8:	mov	r2, r9
   2dadc:	add	r6, r6, #1
   2dae0:	strd	r0, [sp]
   2dae4:	mov	r1, r7
   2dae8:	mov	r0, sl
   2daec:	bl	2bc00 <fputs@plt+0x1aa90>
   2daf0:	mov	r0, r7
   2daf4:	bl	18f64 <fputs@plt+0x7df4>
   2daf8:	add	r7, r7, r0
   2dafc:	b	2da84 <fputs@plt+0x1c914>
   2db00:	andeq	r7, r7, pc, lsl #21
   2db04:	andeq	r7, r7, lr, lsl #21
   2db08:	ldrdeq	sl, [r1], -ip
   2db0c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2db10:	vpush	{d8-d9}
   2db14:	subs	r5, r1, #0
   2db18:	sub	sp, sp, #228	; 0xe4
   2db1c:	beq	2db5c <fputs@plt+0x1c9ec>
   2db20:	mov	r6, r0
   2db24:	ldr	r0, [r2]
   2db28:	mov	r4, r2
   2db2c:	bl	2be94 <fputs@plt+0x1ad24>
   2db30:	subs	fp, r0, #0
   2db34:	beq	2db5c <fputs@plt+0x1c9ec>
   2db38:	add	r3, sp, #24
   2db3c:	add	r2, r4, #4
   2db40:	sub	r1, r5, #1
   2db44:	mov	r0, r6
   2db48:	bl	2c190 <fputs@plt+0x1b020>
   2db4c:	cmp	r0, #0
   2db50:	moveq	r2, #1
   2db54:	moveq	r3, #0
   2db58:	beq	2dbb4 <fputs@plt+0x1ca44>
   2db5c:	add	sp, sp, #228	; 0xe4
   2db60:	vpop	{d8-d9}
   2db64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2db68:	cmp	r1, #37	; 0x25
   2db6c:	bne	2dba8 <fputs@plt+0x1ca38>
   2db70:	add	r0, r0, #1
   2db74:	ldrb	r1, [fp, r0]
   2db78:	cmp	r1, #89	; 0x59
   2db7c:	beq	2dc28 <fputs@plt+0x1cab8>
   2db80:	bhi	2dc0c <fputs@plt+0x1ca9c>
   2db84:	cmp	r1, #74	; 0x4a
   2db88:	beq	2dc50 <fputs@plt+0x1cae0>
   2db8c:	bhi	2dbf4 <fputs@plt+0x1ca84>
   2db90:	cmp	r1, #37	; 0x25
   2db94:	beq	2dba8 <fputs@plt+0x1ca38>
   2db98:	cmp	r1, #72	; 0x48
   2db9c:	bne	2db5c <fputs@plt+0x1c9ec>
   2dba0:	adds	r2, r2, #1
   2dba4:	adc	r3, r3, #0
   2dba8:	adds	r2, r2, #1
   2dbac:	add	r0, r0, #1
   2dbb0:	adc	r3, r3, #0
   2dbb4:	ldrb	r1, [fp, r0]
   2dbb8:	cmp	r1, #0
   2dbbc:	bne	2db68 <fputs@plt+0x1c9f8>
   2dbc0:	cmp	r3, #0
   2dbc4:	cmpeq	r2, #99	; 0x63
   2dbc8:	bls	2dc74 <fputs@plt+0x1cb04>
   2dbcc:	ldr	r1, [r6]
   2dbd0:	ldr	r0, [r1, #32]
   2dbd4:	ldr	r4, [r0, #92]	; 0x5c
   2dbd8:	asr	r5, r4, #31
   2dbdc:	cmp	r3, r5
   2dbe0:	cmpeq	r2, r4
   2dbe4:	bls	2dc58 <fputs@plt+0x1cae8>
   2dbe8:	mov	r0, r6
   2dbec:	bl	27f88 <fputs@plt+0x16e18>
   2dbf0:	b	2db5c <fputs@plt+0x1c9ec>
   2dbf4:	cmp	r1, #83	; 0x53
   2dbf8:	beq	2dba0 <fputs@plt+0x1ca30>
   2dbfc:	cmp	r1, #87	; 0x57
   2dc00:	beq	2dba0 <fputs@plt+0x1ca30>
   2dc04:	cmp	r1, #77	; 0x4d
   2dc08:	b	2db9c <fputs@plt+0x1ca2c>
   2dc0c:	cmp	r1, #106	; 0x6a
   2dc10:	beq	2dc48 <fputs@plt+0x1cad8>
   2dc14:	bhi	2dc30 <fputs@plt+0x1cac0>
   2dc18:	cmp	r1, #100	; 0x64
   2dc1c:	beq	2dba0 <fputs@plt+0x1ca30>
   2dc20:	cmp	r1, #102	; 0x66
   2dc24:	bne	2db5c <fputs@plt+0x1c9ec>
   2dc28:	adds	r2, r2, #8
   2dc2c:	b	2dba4 <fputs@plt+0x1ca34>
   2dc30:	cmp	r1, #115	; 0x73
   2dc34:	beq	2dc50 <fputs@plt+0x1cae0>
   2dc38:	cmp	r1, #119	; 0x77
   2dc3c:	beq	2dba8 <fputs@plt+0x1ca38>
   2dc40:	cmp	r1, #109	; 0x6d
   2dc44:	b	2db9c <fputs@plt+0x1ca2c>
   2dc48:	adds	r2, r2, #3
   2dc4c:	b	2dba4 <fputs@plt+0x1ca34>
   2dc50:	adds	r2, r2, #50	; 0x32
   2dc54:	b	2dba4 <fputs@plt+0x1ca34>
   2dc58:	asr	r3, r2, #31
   2dc5c:	bl	1f8dc <fputs@plt+0xe76c>
   2dc60:	subs	r5, r0, #0
   2dc64:	bne	2dc78 <fputs@plt+0x1cb08>
   2dc68:	mov	r0, r6
   2dc6c:	bl	25f9c <fputs@plt+0x14e2c>
   2dc70:	b	2db5c <fputs@plt+0x1c9ec>
   2dc74:	add	r5, sp, #124	; 0x7c
   2dc78:	add	r0, sp, #24
   2dc7c:	bl	1a7dc <fputs@plt+0x966c>
   2dc80:	add	r0, sp, #24
   2dc84:	bl	1ea30 <fputs@plt+0xd8c0>
   2dc88:	vldr	d8, [pc, #768]	; 2df90 <fputs@plt+0x1ce20>
   2dc8c:	vldr	d9, [pc, #772]	; 2df98 <fputs@plt+0x1ce28>
   2dc90:	mov	r4, #0
   2dc94:	mov	sl, r4
   2dc98:	ldrb	r3, [fp, sl]
   2dc9c:	cmp	r3, #0
   2dca0:	bne	2dccc <fputs@plt+0x1cb5c>
   2dca4:	strb	r3, [r5, r4]
   2dca8:	add	r3, sp, #124	; 0x7c
   2dcac:	cmp	r5, r3
   2dcb0:	mvn	r2, #0
   2dcb4:	ldr	r3, [pc, #764]	; 2dfb8 <fputs@plt+0x1ce48>
   2dcb8:	mov	r1, r5
   2dcbc:	mvneq	r3, #0
   2dcc0:	mov	r0, r6
   2dcc4:	bl	2812c <fputs@plt+0x16fbc>
   2dcc8:	b	2db5c <fputs@plt+0x1c9ec>
   2dccc:	cmp	r3, #37	; 0x25
   2dcd0:	beq	2dce0 <fputs@plt+0x1cb70>
   2dcd4:	strb	r3, [r5, r4]
   2dcd8:	add	r4, r4, #1
   2dcdc:	b	2de8c <fputs@plt+0x1cd1c>
   2dce0:	add	sl, sl, #1
   2dce4:	add	r7, fp, sl
   2dce8:	ldrb	r3, [fp, sl]
   2dcec:	cmp	r3, #89	; 0x59
   2dcf0:	beq	2df74 <fputs@plt+0x1ce04>
   2dcf4:	bhi	2de00 <fputs@plt+0x1cc90>
   2dcf8:	cmp	r3, #77	; 0x4d
   2dcfc:	beq	2dee0 <fputs@plt+0x1cd70>
   2dd00:	bhi	2dd1c <fputs@plt+0x1cbac>
   2dd04:	cmp	r3, #72	; 0x48
   2dd08:	beq	2de94 <fputs@plt+0x1cd24>
   2dd0c:	cmp	r3, #74	; 0x4a
   2dd10:	beq	2deb8 <fputs@plt+0x1cd48>
   2dd14:	mov	r3, #37	; 0x25
   2dd18:	b	2dcd4 <fputs@plt+0x1cb64>
   2dd1c:	cmp	r3, #83	; 0x53
   2dd20:	beq	2df24 <fputs@plt+0x1cdb4>
   2dd24:	cmp	r3, #87	; 0x57
   2dd28:	bne	2dd14 <fputs@plt+0x1cba4>
   2dd2c:	add	lr, sp, #24
   2dd30:	add	ip, sp, #72	; 0x48
   2dd34:	ldm	lr!, {r0, r1, r2, r3}
   2dd38:	mov	r9, #0
   2dd3c:	ldr	r8, [pc, #632]	; 2dfbc <fputs@plt+0x1ce4c>
   2dd40:	stmia	ip!, {r0, r1, r2, r3}
   2dd44:	ldm	lr!, {r0, r1, r2, r3}
   2dd48:	stmia	ip!, {r0, r1, r2, r3}
   2dd4c:	ldm	lr, {r0, r1, r2, r3}
   2dd50:	stm	ip, {r0, r1, r2, r3}
   2dd54:	mov	r3, #0
   2dd58:	strb	r3, [sp, #114]	; 0x72
   2dd5c:	add	r0, sp, #72	; 0x48
   2dd60:	mov	r3, #1
   2dd64:	str	r3, [sp, #84]	; 0x54
   2dd68:	str	r3, [sp, #88]	; 0x58
   2dd6c:	bl	1a658 <fputs@plt+0x94e8>
   2dd70:	ldrd	r0, [sp, #72]	; 0x48
   2dd74:	ldrd	r2, [sp, #24]
   2dd78:	strd	r2, [sp, #8]
   2dd7c:	subs	r2, r2, r0
   2dd80:	sbc	r3, r3, r1
   2dd84:	mov	r0, r2
   2dd88:	adds	r8, r8, r0
   2dd8c:	mov	r1, r3
   2dd90:	adc	r9, r9, r1
   2dd94:	add	r3, pc, #516	; 0x204
   2dd98:	ldrd	r2, [r3]
   2dd9c:	mov	r0, r8
   2dda0:	mov	r1, r9
   2dda4:	bl	710c4 <fputs@plt+0x5ff54>
   2dda8:	ldrb	r3, [r7]
   2ddac:	cmp	r3, #87	; 0x57
   2ddb0:	add	r3, r5, r4
   2ddb4:	str	r3, [sp, #20]
   2ddb8:	bne	2de9c <fputs@plt+0x1cd2c>
   2ddbc:	add	r7, r0, #7
   2ddc0:	ldrd	r0, [sp, #8]
   2ddc4:	ldr	r8, [pc, #496]	; 2dfbc <fputs@plt+0x1ce4c>
   2ddc8:	mov	r9, #0
   2ddcc:	adds	r0, r0, r8
   2ddd0:	add	r3, pc, #456	; 0x1c8
   2ddd4:	ldrd	r2, [r3]
   2ddd8:	adc	r1, r1, r9
   2dddc:	bl	710c4 <fputs@plt+0x5ff54>
   2dde0:	mov	r2, #7
   2dde4:	mov	r3, #0
   2dde8:	bl	710c4 <fputs@plt+0x5ff54>
   2ddec:	mov	r1, #7
   2ddf0:	sub	r0, r7, r2
   2ddf4:	bl	70a94 <fputs@plt+0x5f924>
   2ddf8:	mov	r3, r0
   2ddfc:	b	2de78 <fputs@plt+0x1cd08>
   2de00:	cmp	r3, #106	; 0x6a
   2de04:	beq	2dd2c <fputs@plt+0x1cbbc>
   2de08:	bhi	2de54 <fputs@plt+0x1cce4>
   2de0c:	cmp	r3, #100	; 0x64
   2de10:	beq	2de74 <fputs@plt+0x1cd04>
   2de14:	cmp	r3, #102	; 0x66
   2de18:	bne	2dd14 <fputs@plt+0x1cba4>
   2de1c:	vldr	d7, [sp, #56]	; 0x38
   2de20:	add	r7, r5, r4
   2de24:	ldr	r2, [pc, #404]	; 2dfc0 <fputs@plt+0x1ce50>
   2de28:	mov	r1, r7
   2de2c:	vcmp.f64	d7, d8
   2de30:	mov	r0, #7
   2de34:	vmrs	APSR_nzcv, fpscr
   2de38:	vmovgt.f64	d7, d8
   2de3c:	vstr	d7, [sp]
   2de40:	bl	2bc00 <fputs@plt+0x1aa90>
   2de44:	mov	r0, r7
   2de48:	bl	18f64 <fputs@plt+0x7df4>
   2de4c:	add	r4, r4, r0
   2de50:	b	2de8c <fputs@plt+0x1cd1c>
   2de54:	cmp	r3, #115	; 0x73
   2de58:	beq	2dee8 <fputs@plt+0x1cd78>
   2de5c:	cmp	r3, #119	; 0x77
   2de60:	beq	2df34 <fputs@plt+0x1cdc4>
   2de64:	cmp	r3, #109	; 0x6d
   2de68:	bne	2dd14 <fputs@plt+0x1cba4>
   2de6c:	ldr	r3, [sp, #36]	; 0x24
   2de70:	b	2de78 <fputs@plt+0x1cd08>
   2de74:	ldr	r3, [sp, #40]	; 0x28
   2de78:	add	r1, r5, r4
   2de7c:	ldr	r2, [pc, #320]	; 2dfc4 <fputs@plt+0x1ce54>
   2de80:	mov	r0, #3
   2de84:	bl	2bc00 <fputs@plt+0x1aa90>
   2de88:	add	r4, r4, #2
   2de8c:	add	sl, sl, #1
   2de90:	b	2dc98 <fputs@plt+0x1cb28>
   2de94:	ldr	r3, [sp, #44]	; 0x2c
   2de98:	b	2de78 <fputs@plt+0x1cd08>
   2de9c:	add	r3, r0, #1
   2dea0:	add	r1, r5, r4
   2dea4:	ldr	r2, [pc, #284]	; 2dfc8 <fputs@plt+0x1ce58>
   2dea8:	mov	r0, #4
   2deac:	bl	2bc00 <fputs@plt+0x1aa90>
   2deb0:	add	r4, r4, #3
   2deb4:	b	2de8c <fputs@plt+0x1cd1c>
   2deb8:	ldrd	r0, [sp, #24]
   2debc:	bl	71064 <fputs@plt+0x5fef4>
   2dec0:	add	r7, r5, r4
   2dec4:	ldr	r2, [pc, #256]	; 2dfcc <fputs@plt+0x1ce5c>
   2dec8:	vmov	d6, r0, r1
   2decc:	mov	r1, r7
   2ded0:	mov	r0, #20
   2ded4:	vdiv.f64	d7, d6, d9
   2ded8:	vstr	d7, [sp]
   2dedc:	b	2de40 <fputs@plt+0x1ccd0>
   2dee0:	ldr	r3, [sp, #48]	; 0x30
   2dee4:	b	2de78 <fputs@plt+0x1cd08>
   2dee8:	mov	r2, #1000	; 0x3e8
   2deec:	mov	r3, #0
   2def0:	ldrd	r0, [sp, #24]
   2def4:	bl	710c4 <fputs@plt+0x5ff54>
   2def8:	add	r3, pc, #168	; 0xa8
   2defc:	ldrd	r2, [r3]
   2df00:	add	r7, r5, r4
   2df04:	adds	r0, r0, r2
   2df08:	adc	r1, r1, r3
   2df0c:	ldr	r2, [pc, #188]	; 2dfd0 <fputs@plt+0x1ce60>
   2df10:	strd	r0, [sp]
   2df14:	mov	r1, r7
   2df18:	mov	r0, #30
   2df1c:	bl	2bc00 <fputs@plt+0x1aa90>
   2df20:	b	2de44 <fputs@plt+0x1ccd4>
   2df24:	vldr	d7, [sp, #56]	; 0x38
   2df28:	vcvt.s32.f64	s15, d7
   2df2c:	vmov	r3, s15
   2df30:	b	2de78 <fputs@plt+0x1cd08>
   2df34:	ldrd	r0, [sp, #24]
   2df38:	add	r9, pc, #112	; 0x70
   2df3c:	ldrd	r8, [r9]
   2df40:	add	r3, pc, #88	; 0x58
   2df44:	ldrd	r2, [r3]
   2df48:	add	r7, r4, #1
   2df4c:	adds	r0, r0, r8
   2df50:	adc	r1, r1, r9
   2df54:	bl	710c4 <fputs@plt+0x5ff54>
   2df58:	mov	r2, #7
   2df5c:	mov	r3, #0
   2df60:	bl	710c4 <fputs@plt+0x5ff54>
   2df64:	add	r2, r2, #48	; 0x30
   2df68:	strb	r2, [r5, r4]
   2df6c:	mov	r4, r7
   2df70:	b	2de8c <fputs@plt+0x1cd1c>
   2df74:	add	r7, r5, r4
   2df78:	ldr	r3, [sp, #32]
   2df7c:	ldr	r2, [pc, #80]	; 2dfd4 <fputs@plt+0x1ce64>
   2df80:	mov	r1, r7
   2df84:	mov	r0, #5
   2df88:	bl	2bc00 <fputs@plt+0x1aa90>
   2df8c:	b	2de44 <fputs@plt+0x1ccd4>
   2df90:	blcc	194480c <stderr@@GLIBC_2.4+0x18b7aa4>
   2df94:	ldrdmi	pc, [sp], #-255	; 0xffffff01
   2df98:	andeq	r0, r0, r0
   2df9c:	orrsmi	r9, r4, r0, ror r9
   2dfa0:	streq	r5, [r6, #-3072]!	; 0xfffff400
   2dfa4:	andeq	r0, r0, r0
   2dfa8:	ldrb	r9, [ip, -r0, asr #13]
   2dfac:			; <UNDEFINED> instruction: 0xffffffce
   2dfb0:	ldreq	r8, [r9, r0, lsl #20]!
   2dfb4:	andeq	r0, r0, r0
   2dfb8:	andeq	r4, r1, r0, ror #20
   2dfbc:	addseq	r2, r3, #0, 28
   2dfc0:	muleq	r7, r4, sl
   2dfc4:	ldrdeq	r7, [r7], -r3
   2dfc8:	muleq	r7, fp, sl
   2dfcc:	andeq	r7, r7, r0, lsr #21
   2dfd0:	andeq	r9, r7, r6, ror #17
   2dfd4:	andeq	r7, r7, r6, lsr #21
   2dfd8:	push	{r4, lr}
   2dfdc:	sub	sp, sp, #176	; 0xb0
   2dfe0:	add	r3, sp, #24
   2dfe4:	mov	r4, r0
   2dfe8:	bl	2c190 <fputs@plt+0x1b020>
   2dfec:	cmp	r0, #0
   2dff0:	bne	2e050 <fputs@plt+0x1cee0>
   2dff4:	add	r0, sp, #24
   2dff8:	bl	1ea30 <fputs@plt+0xd8c0>
   2dffc:	vldr	d7, [sp, #56]	; 0x38
   2e000:	ldr	r3, [sp, #48]	; 0x30
   2e004:	ldr	r2, [pc, #76]	; 2e058 <fputs@plt+0x1cee8>
   2e008:	str	r3, [sp, #12]
   2e00c:	vcvt.s32.f64	s14, d7
   2e010:	ldr	r3, [sp, #44]	; 0x2c
   2e014:	add	r1, sp, #76	; 0x4c
   2e018:	str	r3, [sp, #8]
   2e01c:	ldr	r3, [sp, #40]	; 0x28
   2e020:	mov	r0, #100	; 0x64
   2e024:	str	r3, [sp, #4]
   2e028:	ldr	r3, [sp, #36]	; 0x24
   2e02c:	vstr	s14, [sp, #16]
   2e030:	str	r3, [sp]
   2e034:	ldr	r3, [sp, #32]
   2e038:	bl	2bc00 <fputs@plt+0x1aa90>
   2e03c:	mvn	r3, #0
   2e040:	mov	r2, r3
   2e044:	add	r1, sp, #76	; 0x4c
   2e048:	mov	r0, r4
   2e04c:	bl	2812c <fputs@plt+0x16fbc>
   2e050:	add	sp, sp, #176	; 0xb0
   2e054:	pop	{r4, pc}
   2e058:	andeq	r7, r7, fp, lsr #21
   2e05c:	mov	r2, #0
   2e060:	mov	r1, r2
   2e064:	b	2dfd8 <fputs@plt+0x1ce68>
   2e068:	push	{r4, lr}
   2e06c:	sub	sp, sp, #160	; 0xa0
   2e070:	add	r3, sp, #8
   2e074:	mov	r4, r0
   2e078:	bl	2c190 <fputs@plt+0x1b020>
   2e07c:	cmp	r0, #0
   2e080:	bne	2e0d4 <fputs@plt+0x1cf64>
   2e084:	ldrb	r3, [sp, #49]	; 0x31
   2e088:	cmp	r3, #0
   2e08c:	bne	2e098 <fputs@plt+0x1cf28>
   2e090:	add	r0, sp, #8
   2e094:	bl	1a958 <fputs@plt+0x97e8>
   2e098:	vldr	d7, [sp, #40]	; 0x28
   2e09c:	ldr	r3, [sp, #32]
   2e0a0:	ldr	r2, [pc, #52]	; 2e0dc <fputs@plt+0x1cf6c>
   2e0a4:	str	r3, [sp]
   2e0a8:	vcvt.s32.f64	s14, d7
   2e0ac:	ldr	r3, [sp, #28]
   2e0b0:	add	r1, sp, #60	; 0x3c
   2e0b4:	mov	r0, #100	; 0x64
   2e0b8:	vstr	s14, [sp, #4]
   2e0bc:	bl	2bc00 <fputs@plt+0x1aa90>
   2e0c0:	mvn	r3, #0
   2e0c4:	mov	r2, r3
   2e0c8:	add	r1, sp, #60	; 0x3c
   2e0cc:	mov	r0, r4
   2e0d0:	bl	2812c <fputs@plt+0x16fbc>
   2e0d4:	add	sp, sp, #160	; 0xa0
   2e0d8:	pop	{r4, pc}
   2e0dc:			; <UNDEFINED> instruction: 0x00077aba
   2e0e0:	mov	r2, #0
   2e0e4:	mov	r1, r2
   2e0e8:	b	2e068 <fputs@plt+0x1cef8>
   2e0ec:	push	{r4, lr}
   2e0f0:	sub	sp, sp, #160	; 0xa0
   2e0f4:	add	r3, sp, #8
   2e0f8:	mov	r4, r0
   2e0fc:	bl	2c190 <fputs@plt+0x1b020>
   2e100:	cmp	r0, #0
   2e104:	bne	2e148 <fputs@plt+0x1cfd8>
   2e108:	add	r0, sp, #8
   2e10c:	bl	1a7ec <fputs@plt+0x967c>
   2e110:	ldr	r3, [sp, #24]
   2e114:	ldr	r2, [pc, #52]	; 2e150 <fputs@plt+0x1cfe0>
   2e118:	str	r3, [sp, #4]
   2e11c:	ldr	r3, [sp, #20]
   2e120:	add	r1, sp, #60	; 0x3c
   2e124:	str	r3, [sp]
   2e128:	mov	r0, #100	; 0x64
   2e12c:	ldr	r3, [sp, #16]
   2e130:	bl	2bc00 <fputs@plt+0x1aa90>
   2e134:	mvn	r3, #0
   2e138:	mov	r2, r3
   2e13c:	add	r1, sp, #60	; 0x3c
   2e140:	mov	r0, r4
   2e144:	bl	2812c <fputs@plt+0x16fbc>
   2e148:	add	sp, sp, #160	; 0xa0
   2e14c:	pop	{r4, pc}
   2e150:	andeq	r7, r7, r9, asr #21
   2e154:	mov	r2, #0
   2e158:	mov	r1, r2
   2e15c:	b	2e0ec <fputs@plt+0x1cf7c>
   2e160:	push	{r4, r5, r6, r7, r8, lr}
   2e164:	mov	r4, r0
   2e168:	ldr	r0, [r2]
   2e16c:	ldr	r7, [pc, #568]	; 2e3ac <fputs@plt+0x1d23c>
   2e170:	vpush	{d8}
   2e174:	ldrh	r3, [r0, #8]
   2e178:	and	r3, r3, #31
   2e17c:	add	r3, r7, r3
   2e180:	sub	sp, sp, #72	; 0x48
   2e184:	ldrb	r3, [r3, #3069]	; 0xbfd
   2e188:	sub	r3, r3, #1
   2e18c:	cmp	r3, #3
   2e190:	ldrls	pc, [pc, r3, lsl #2]
   2e194:	b	2e39c <fputs@plt+0x1d22c>
   2e198:	andeq	lr, r2, r4, lsl r2
   2e19c:	andeq	lr, r2, r8, lsr #3
   2e1a0:	andeq	lr, r2, ip, ror #5
   2e1a4:	andeq	lr, r2, ip, lsr #4
   2e1a8:	bl	1bc84 <fputs@plt+0xab14>
   2e1ac:	ldr	r2, [pc, #508]	; 2e3b0 <fputs@plt+0x1d240>
   2e1b0:	add	r1, sp, #20
   2e1b4:	mov	r0, #50	; 0x32
   2e1b8:	vstr	d0, [sp]
   2e1bc:	vmov.f64	d8, d0
   2e1c0:	bl	2bc00 <fputs@plt+0x1aa90>
   2e1c4:	mov	r2, #20
   2e1c8:	mov	r3, #1
   2e1cc:	add	r1, sp, #8
   2e1d0:	add	r0, sp, r2
   2e1d4:	bl	14c84 <fputs@plt+0x3b14>
   2e1d8:	vldr	d7, [sp, #8]
   2e1dc:	vcmp.f64	d7, d8
   2e1e0:	vmrs	APSR_nzcv, fpscr
   2e1e4:	beq	2e1fc <fputs@plt+0x1d08c>
   2e1e8:	vstr	d8, [sp]
   2e1ec:	ldr	r2, [pc, #448]	; 2e3b4 <fputs@plt+0x1d244>
   2e1f0:	add	r1, sp, #20
   2e1f4:	mov	r0, #50	; 0x32
   2e1f8:	bl	2bc00 <fputs@plt+0x1aa90>
   2e1fc:	mvn	r3, #0
   2e200:	mov	r2, r3
   2e204:	add	r1, sp, #20
   2e208:	mov	r0, r4
   2e20c:	bl	2812c <fputs@plt+0x16fbc>
   2e210:	b	2e220 <fputs@plt+0x1d0b0>
   2e214:	mov	r1, r0
   2e218:	mov	r0, r4
   2e21c:	bl	28ca8 <fputs@plt+0x17b38>
   2e220:	add	sp, sp, #72	; 0x48
   2e224:	vpop	{d8}
   2e228:	pop	{r4, r5, r6, r7, r8, pc}
   2e22c:	mov	r5, r2
   2e230:	bl	2bec4 <fputs@plt+0x1ad54>
   2e234:	mov	r8, r0
   2e238:	ldr	r0, [r5]
   2e23c:	bl	2bdf8 <fputs@plt+0x1ac88>
   2e240:	adds	r2, r0, #2
   2e244:	asr	r3, r0, #31
   2e248:	adc	r3, r3, #0
   2e24c:	adds	r2, r2, r2
   2e250:	adc	r3, r3, r3
   2e254:	mov	r6, r0
   2e258:	mov	r0, r4
   2e25c:	bl	27ff0 <fputs@plt+0x16e80>
   2e260:	subs	r5, r0, #0
   2e264:	addne	r1, r5, #2
   2e268:	movne	r2, r8
   2e26c:	beq	2e220 <fputs@plt+0x1d0b0>
   2e270:	sub	r3, r2, r8
   2e274:	cmp	r6, r3
   2e278:	add	r1, r1, #2
   2e27c:	bgt	2e2c0 <fputs@plt+0x1d150>
   2e280:	add	r6, r5, r6, lsl #1
   2e284:	mov	r3, #39	; 0x27
   2e288:	mov	r2, #0
   2e28c:	strb	r3, [r6, #2]
   2e290:	strb	r2, [r6, #3]
   2e294:	strb	r3, [r5, #1]
   2e298:	mov	r2, #88	; 0x58
   2e29c:	mvn	r3, #0
   2e2a0:	strb	r2, [r5]
   2e2a4:	mov	r0, r4
   2e2a8:	mov	r2, r3
   2e2ac:	mov	r1, r5
   2e2b0:	bl	2812c <fputs@plt+0x16fbc>
   2e2b4:	mov	r0, r5
   2e2b8:	bl	1abdc <fputs@plt+0x9a6c>
   2e2bc:	b	2e220 <fputs@plt+0x1d0b0>
   2e2c0:	mov	r0, r2
   2e2c4:	ldrb	r3, [r2], #1
   2e2c8:	add	r3, r7, r3, lsr #4
   2e2cc:	ldrb	r3, [r3, #3475]	; 0xd93
   2e2d0:	strb	r3, [r1, #-2]
   2e2d4:	ldrb	r3, [r0]
   2e2d8:	and	r3, r3, #15
   2e2dc:	add	r3, r7, r3
   2e2e0:	ldrb	r3, [r3, #3475]	; 0xd93
   2e2e4:	strb	r3, [r1, #-1]
   2e2e8:	b	2e270 <fputs@plt+0x1d100>
   2e2ec:	bl	2be94 <fputs@plt+0x1ad24>
   2e2f0:	subs	r5, r0, #0
   2e2f4:	movne	r1, r5
   2e2f8:	movne	r2, #0
   2e2fc:	movne	r3, #0
   2e300:	beq	2e220 <fputs@plt+0x1d0b0>
   2e304:	sub	ip, r1, r5
   2e308:	ldrb	r0, [r1], #1
   2e30c:	cmp	r0, #0
   2e310:	bne	2e368 <fputs@plt+0x1d1f8>
   2e314:	adds	r2, r2, ip
   2e318:	adc	r3, r3, ip, asr #31
   2e31c:	adds	r2, r2, #3
   2e320:	adc	r3, r3, #0
   2e324:	mov	r0, r4
   2e328:	bl	27ff0 <fputs@plt+0x16e80>
   2e32c:	subs	r1, r0, #0
   2e330:	beq	2e220 <fputs@plt+0x1d0b0>
   2e334:	mov	r3, #39	; 0x27
   2e338:	strb	r3, [r1]
   2e33c:	sub	r5, r5, #1
   2e340:	mov	r3, #1
   2e344:	ldrb	r0, [r5, #1]
   2e348:	add	r2, r3, #1
   2e34c:	cmp	r0, #0
   2e350:	bne	2e37c <fputs@plt+0x1d20c>
   2e354:	mov	ip, #39	; 0x27
   2e358:	strb	ip, [r1, r3]
   2e35c:	strb	r0, [r1, r2]
   2e360:	ldr	r3, [pc, #80]	; 2e3b8 <fputs@plt+0x1d248>
   2e364:	b	2e208 <fputs@plt+0x1d098>
   2e368:	cmp	r0, #39	; 0x27
   2e36c:	bne	2e304 <fputs@plt+0x1d194>
   2e370:	adds	r2, r2, #1
   2e374:	adc	r3, r3, #0
   2e378:	b	2e304 <fputs@plt+0x1d194>
   2e37c:	strb	r0, [r1, r3]
   2e380:	ldrb	r0, [r5, #1]!
   2e384:	mov	ip, r2
   2e388:	cmp	r0, #39	; 0x27
   2e38c:	addeq	ip, r3, #2
   2e390:	strbeq	r0, [r1, r2]
   2e394:	mov	r3, ip
   2e398:	b	2e344 <fputs@plt+0x1d1d4>
   2e39c:	mov	r3, #0
   2e3a0:	mov	r2, #4
   2e3a4:	ldr	r1, [pc, #16]	; 2e3bc <fputs@plt+0x1d24c>
   2e3a8:	b	2e208 <fputs@plt+0x1d098>
   2e3ac:	strheq	r4, [r7], -r0
   2e3b0:	andeq	r7, r7, r0, ror #19
   2e3b4:	ldrdeq	r7, [r7], -r8
   2e3b8:	ldrdeq	sl, [r1], -ip
   2e3bc:	andeq	sl, r7, r1, lsr pc
   2e3c0:	push	{r1, r2, r3}
   2e3c4:	push	{r4, r5, r6, lr}
   2e3c8:	sub	sp, sp, #252	; 0xfc
   2e3cc:	ldr	r5, [pc, #124]	; 2e450 <fputs@plt+0x1d2e0>
   2e3d0:	ldr	r3, [r5, #256]	; 0x100
   2e3d4:	cmp	r3, #0
   2e3d8:	beq	2e440 <fputs@plt+0x1d2d0>
   2e3dc:	add	r3, sp, #36	; 0x24
   2e3e0:	mov	r1, #210	; 0xd2
   2e3e4:	add	r2, sp, #272	; 0x110
   2e3e8:	mov	r4, r0
   2e3ec:	str	r3, [sp, #12]
   2e3f0:	str	r3, [sp, #16]
   2e3f4:	str	r1, [sp, #24]
   2e3f8:	mov	r3, #0
   2e3fc:	ldr	r1, [sp, #268]	; 0x10c
   2e400:	add	r0, sp, #8
   2e404:	str	r2, [sp, #4]
   2e408:	str	r3, [sp, #8]
   2e40c:	str	r3, [sp, #20]
   2e410:	str	r3, [sp, #28]
   2e414:	strb	r3, [sp, #32]
   2e418:	strb	r3, [sp, #33]	; 0x21
   2e41c:	bl	2ab2c <fputs@plt+0x199bc>
   2e420:	add	r0, sp, #8
   2e424:	ldr	r6, [r5, #256]	; 0x100
   2e428:	ldr	r5, [r5, #260]	; 0x104
   2e42c:	bl	20518 <fputs@plt+0xf3a8>
   2e430:	mov	r1, r4
   2e434:	mov	r2, r0
   2e438:	mov	r0, r5
   2e43c:	blx	r6
   2e440:	add	sp, sp, #252	; 0xfc
   2e444:	pop	{r4, r5, r6, lr}
   2e448:	add	sp, sp, #12
   2e44c:	bx	lr
   2e450:	andeq	ip, r8, r0, lsr r1
   2e454:	ldr	r3, [pc, #36]	; 2e480 <fputs@plt+0x1d310>
   2e458:	push	{r0, r1, r2, lr}
   2e45c:	ldr	r2, [pc, #32]	; 2e484 <fputs@plt+0x1d314>
   2e460:	str	r3, [sp]
   2e464:	ldr	r1, [pc, #28]	; 2e488 <fputs@plt+0x1d318>
   2e468:	mov	r3, r0
   2e46c:	mov	r0, #21
   2e470:	bl	2e3c0 <fputs@plt+0x1d250>
   2e474:	mov	r0, #21
   2e478:	add	sp, sp, #12
   2e47c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e480:	andeq	r7, r7, r3, ror #18
   2e484:	ldrdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   2e488:	andeq	r7, r7, r6, ror #21
   2e48c:	cmp	r0, #9
   2e490:	bls	2e49c <fputs@plt+0x1d32c>
   2e494:	ldr	r0, [pc, #60]	; 2e4d8 <fputs@plt+0x1d368>
   2e498:	b	2e454 <fputs@plt+0x1d2e4>
   2e49c:	ldr	ip, [pc, #56]	; 2e4dc <fputs@plt+0x1d36c>
   2e4a0:	push	{r4, r5, lr}
   2e4a4:	mov	r5, #0
   2e4a8:	ldr	lr, [ip, r0, lsl #2]
   2e4ac:	cmp	r3, #0
   2e4b0:	mov	r4, lr
   2e4b4:	movne	r3, #0
   2e4b8:	strd	r4, [r1]
   2e4bc:	add	r1, r0, #10
   2e4c0:	mov	r5, #0
   2e4c4:	ldr	r4, [ip, r1, lsl #2]
   2e4c8:	mov	r0, r3
   2e4cc:	strne	lr, [ip, r1, lsl #2]
   2e4d0:	strd	r4, [r2]
   2e4d4:	pop	{r4, r5, pc}
   2e4d8:	andeq	r4, r0, r1, lsl #1
   2e4dc:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   2e4e0:	push	{r4, r5, lr}
   2e4e4:	sub	sp, sp, #20
   2e4e8:	mov	r5, r1
   2e4ec:	mov	r4, r2
   2e4f0:	mov	r1, sp
   2e4f4:	add	r2, sp, #8
   2e4f8:	bl	2e48c <fputs@plt+0x1d31c>
   2e4fc:	cmp	r0, #0
   2e500:	ldreq	r3, [sp]
   2e504:	streq	r3, [r5]
   2e508:	ldreq	r3, [sp, #8]
   2e50c:	streq	r3, [r4]
   2e510:	add	sp, sp, #20
   2e514:	pop	{r4, r5, pc}
   2e518:	push	{r0, r1, r2, r3, r4, lr}
   2e51c:	mov	r3, #0
   2e520:	mov	r1, sp
   2e524:	add	r2, sp, #8
   2e528:	mov	r0, r3
   2e52c:	bl	2e48c <fputs@plt+0x1d31c>
   2e530:	ldrd	r0, [sp]
   2e534:	add	sp, sp, #20
   2e538:	pop	{pc}		; (ldr pc, [sp], #4)
   2e53c:	push	{r0, r1, r2, r3, r4, lr}
   2e540:	mov	r3, r0
   2e544:	mov	r1, sp
   2e548:	add	r2, sp, #8
   2e54c:	mov	r0, #0
   2e550:	bl	2e48c <fputs@plt+0x1d31c>
   2e554:	ldrd	r0, [sp, #8]
   2e558:	add	sp, sp, #20
   2e55c:	pop	{pc}		; (ldr pc, [sp], #4)
   2e560:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e564:	mov	r6, r0
   2e568:	mov	r0, r1
   2e56c:	mov	r7, r1
   2e570:	mov	fp, r2
   2e574:	mov	r8, r3
   2e578:	bl	18f64 <fputs@plt+0x7df4>
   2e57c:	add	r9, r6, #320	; 0x140
   2e580:	mov	r1, r7
   2e584:	mov	sl, r0
   2e588:	mov	r0, r9
   2e58c:	bl	15ac0 <fputs@plt+0x4950>
   2e590:	subs	r5, r0, #0
   2e594:	beq	2e5d0 <fputs@plt+0x1d460>
   2e598:	ldr	r0, [pc, #172]	; 2e64c <fputs@plt+0x1d4dc>
   2e59c:	bl	2e454 <fputs@plt+0x1d2e4>
   2e5a0:	mov	r1, r0
   2e5a4:	mov	r0, r6
   2e5a8:	bl	24a78 <fputs@plt+0x13908>
   2e5ac:	ldr	r3, [sp, #40]	; 0x28
   2e5b0:	cmp	r0, #0
   2e5b4:	cmpne	r3, #0
   2e5b8:	mov	r4, r0
   2e5bc:	beq	2e5c8 <fputs@plt+0x1d458>
   2e5c0:	mov	r0, r8
   2e5c4:	blx	r3
   2e5c8:	mov	r0, r4
   2e5cc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e5d0:	add	r2, sl, #21
   2e5d4:	mov	r3, #0
   2e5d8:	mov	r0, r6
   2e5dc:	bl	1f8dc <fputs@plt+0xe76c>
   2e5e0:	subs	r4, r0, #0
   2e5e4:	bne	2e5f0 <fputs@plt+0x1d480>
   2e5e8:	mov	r1, #0
   2e5ec:	b	2e5a4 <fputs@plt+0x1d434>
   2e5f0:	add	r3, r4, #20
   2e5f4:	add	r2, sl, #1
   2e5f8:	mov	r1, r7
   2e5fc:	mov	r0, r3
   2e600:	bl	10fe4 <memcpy@plt>
   2e604:	ldr	r2, [sp, #40]	; 0x28
   2e608:	str	fp, [r4]
   2e60c:	str	r2, [r4, #12]
   2e610:	str	r8, [r4, #8]
   2e614:	str	r5, [r4, #16]
   2e618:	mov	r2, r4
   2e61c:	mov	r1, r0
   2e620:	str	r0, [r4, #4]
   2e624:	mov	r0, r9
   2e628:	bl	1eb2c <fputs@plt+0xd9bc>
   2e62c:	subs	r1, r0, #0
   2e630:	beq	2e5e8 <fputs@plt+0x1d478>
   2e634:	mov	r0, r6
   2e638:	bl	1ae98 <fputs@plt+0x9d28>
   2e63c:	mov	r0, r6
   2e640:	bl	1e0ec <fputs@plt+0xcf7c>
   2e644:	mov	r1, r5
   2e648:	b	2e5a4 <fputs@plt+0x1d434>
   2e64c:	andeq	ip, r1, r7, lsr #31
   2e650:	mov	ip, #0
   2e654:	push	{r0, r1, r2, lr}
   2e658:	str	ip, [sp]
   2e65c:	bl	2e560 <fputs@plt+0x1d3f0>
   2e660:	add	sp, sp, #12
   2e664:	pop	{pc}		; (ldr pc, [sp], #4)
   2e668:	b	2e560 <fputs@plt+0x1d3f0>
   2e66c:	push	{r1, r2, r3}
   2e670:	push	{r0, r1, r4, r5, lr}
   2e674:	add	r3, sp, #24
   2e678:	ldr	r2, [sp, #20]
   2e67c:	mov	r5, r0
   2e680:	cmp	r2, #1
   2e684:	str	r3, [sp, #4]
   2e688:	bne	2e6c0 <fputs@plt+0x1d550>
   2e68c:	ldr	r2, [r0, #336]	; 0x150
   2e690:	cmp	r2, #0
   2e694:	ldreq	r0, [pc, #72]	; 2e6e4 <fputs@plt+0x1d574>
   2e698:	beq	2e6c4 <fputs@plt+0x1d554>
   2e69c:	ldr	r2, [r2]
   2e6a0:	ldr	r3, [r3]
   2e6a4:	mov	r4, #0
   2e6a8:	strb	r3, [r2, #16]
   2e6ac:	mov	r0, r4
   2e6b0:	add	sp, sp, #8
   2e6b4:	pop	{r4, r5, lr}
   2e6b8:	add	sp, sp, #12
   2e6bc:	bx	lr
   2e6c0:	ldr	r0, [pc, #32]	; 2e6e8 <fputs@plt+0x1d578>
   2e6c4:	bl	2e454 <fputs@plt+0x1d2e4>
   2e6c8:	cmp	r0, #0
   2e6cc:	mov	r4, r0
   2e6d0:	beq	2e6ac <fputs@plt+0x1d53c>
   2e6d4:	mov	r1, r0
   2e6d8:	mov	r0, r5
   2e6dc:	bl	24a44 <fputs@plt+0x138d4>
   2e6e0:	b	2e6ac <fputs@plt+0x1d53c>
   2e6e4:	andeq	sp, r1, sl, lsl r4
   2e6e8:	andeq	sp, r1, r2, lsr #8
   2e6ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e6f0:	cmp	r2, #0
   2e6f4:	ldr	r6, [pc, #236]	; 2e7e8 <fputs@plt+0x1d678>
   2e6f8:	ldr	r9, [pc, #236]	; 2e7ec <fputs@plt+0x1d67c>
   2e6fc:	sub	sp, sp, #108	; 0x6c
   2e700:	mov	r8, r0
   2e704:	mov	r7, r1
   2e708:	mov	r4, r2
   2e70c:	movne	sl, r2
   2e710:	moveq	sl, #420	; 0x1a4
   2e714:	orr	fp, r1, #524288	; 0x80000
   2e718:	ldr	r3, [r6, #276]	; 0x114
   2e71c:	mov	r2, sl
   2e720:	mov	r1, fp
   2e724:	mov	r0, r8
   2e728:	blx	r3
   2e72c:	subs	r5, r0, #0
   2e730:	bge	2e750 <fputs@plt+0x1d5e0>
   2e734:	bl	11164 <__errno_location@plt>
   2e738:	ldr	r3, [r0]
   2e73c:	cmp	r3, #4
   2e740:	beq	2e718 <fputs@plt+0x1d5a8>
   2e744:	mov	r0, r5
   2e748:	add	sp, sp, #108	; 0x6c
   2e74c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e750:	cmp	r5, #2
   2e754:	bgt	2e798 <fputs@plt+0x1d628>
   2e758:	ldr	r3, [r6, #288]	; 0x120
   2e75c:	blx	r3
   2e760:	mov	r3, r5
   2e764:	mov	r2, r8
   2e768:	mov	r1, r9
   2e76c:	mov	r0, #28
   2e770:	bl	2e3c0 <fputs@plt+0x1d250>
   2e774:	ldr	r3, [r6, #276]	; 0x114
   2e778:	mov	r2, r4
   2e77c:	mov	r1, r7
   2e780:	ldr	r0, [pc, #104]	; 2e7f0 <fputs@plt+0x1d680>
   2e784:	blx	r3
   2e788:	cmp	r0, #0
   2e78c:	bge	2e718 <fputs@plt+0x1d5a8>
   2e790:	mvn	r5, #0
   2e794:	b	2e744 <fputs@plt+0x1d5d4>
   2e798:	cmp	r4, #0
   2e79c:	beq	2e744 <fputs@plt+0x1d5d4>
   2e7a0:	ldr	r3, [r6, #336]	; 0x150
   2e7a4:	mov	r1, sp
   2e7a8:	blx	r3
   2e7ac:	cmp	r0, #0
   2e7b0:	bne	2e744 <fputs@plt+0x1d5d4>
   2e7b4:	ldrd	r2, [sp, #48]	; 0x30
   2e7b8:	orrs	r3, r2, r3
   2e7bc:	bne	2e744 <fputs@plt+0x1d5d4>
   2e7c0:	ldr	r3, [sp, #16]
   2e7c4:	lsl	r3, r3, #23
   2e7c8:	lsr	r3, r3, #23
   2e7cc:	cmp	r4, r3
   2e7d0:	beq	2e744 <fputs@plt+0x1d5d4>
   2e7d4:	ldr	r3, [r6, #444]	; 0x1bc
   2e7d8:	mov	r1, r4
   2e7dc:	mov	r0, r5
   2e7e0:	blx	r3
   2e7e4:	b	2e744 <fputs@plt+0x1d5d4>
   2e7e8:	andeq	ip, r8, r0, lsr r1
   2e7ec:	strdeq	r7, [r7], -pc	; <UNPREDICTABLE>
   2e7f0:	andeq	r7, r7, sl, lsr #22
   2e7f4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   2e7f8:	mov	r4, r2
   2e7fc:	mov	r8, r1
   2e800:	mov	r7, r3
   2e804:	mov	r5, r0
   2e808:	bl	11164 <__errno_location@plt>
   2e80c:	ldr	r6, [r0]
   2e810:	mov	r0, r6
   2e814:	bl	10e70 <strerror@plt>
   2e818:	ldr	r3, [pc, #48]	; 2e850 <fputs@plt+0x1d6e0>
   2e81c:	cmp	r4, #0
   2e820:	moveq	r4, r3
   2e824:	str	r4, [sp, #4]
   2e828:	str	r8, [sp]
   2e82c:	mov	r3, r6
   2e830:	mov	r2, r7
   2e834:	ldr	r1, [pc, #24]	; 2e854 <fputs@plt+0x1d6e4>
   2e838:	str	r0, [sp, #8]
   2e83c:	mov	r0, r5
   2e840:	bl	2e3c0 <fputs@plt+0x1d250>
   2e844:	mov	r0, r5
   2e848:	add	sp, sp, #16
   2e84c:	pop	{r4, r5, r6, r7, r8, pc}
   2e850:	ldrdeq	r1, [r7], -ip
   2e854:	andeq	r7, r7, r4, lsr fp
   2e858:	cmp	r2, #0
   2e85c:	sbcs	r1, r3, #0
   2e860:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2e864:	mov	r4, r0
   2e868:	sub	sp, sp, #132	; 0x84
   2e86c:	bge	2e894 <fputs@plt+0x1d724>
   2e870:	ldr	r3, [pc, #320]	; 2e9b8 <fputs@plt+0x1d848>
   2e874:	add	r1, sp, #24
   2e878:	ldr	r0, [r0, #12]
   2e87c:	ldr	r3, [r3, #336]	; 0x150
   2e880:	blx	r3
   2e884:	cmp	r0, #0
   2e888:	ldrne	r0, [pc, #300]	; 2e9bc <fputs@plt+0x1d84c>
   2e88c:	bne	2e9a8 <fputs@plt+0x1d838>
   2e890:	ldrd	r2, [sp, #72]	; 0x48
   2e894:	ldrd	r6, [r4, #64]	; 0x40
   2e898:	ldrd	r8, [r4, #48]	; 0x30
   2e89c:	cmp	r2, r6
   2e8a0:	sbcs	r1, r3, r7
   2e8a4:	movlt	r7, r3
   2e8a8:	movlt	r6, r2
   2e8ac:	cmp	r9, r7
   2e8b0:	cmpeq	r8, r6
   2e8b4:	beq	2e9a4 <fputs@plt+0x1d834>
   2e8b8:	ldr	sl, [r4, #72]	; 0x48
   2e8bc:	ldr	r3, [r4, #12]
   2e8c0:	cmp	sl, #0
   2e8c4:	str	r3, [sp, #20]
   2e8c8:	ldr	r5, [pc, #232]	; 2e9b8 <fputs@plt+0x1d848>
   2e8cc:	ldrd	r2, [r4, #56]	; 0x38
   2e8d0:	beq	2e9b0 <fputs@plt+0x1d840>
   2e8d4:	cmp	r9, r3
   2e8d8:	cmpeq	r8, r2
   2e8dc:	beq	2e8f0 <fputs@plt+0x1d780>
   2e8e0:	ldr	r3, [r5, #552]	; 0x228
   2e8e4:	sub	r1, r2, r8
   2e8e8:	add	r0, sl, r8
   2e8ec:	blx	r3
   2e8f0:	ldr	fp, [r5, #564]	; 0x234
   2e8f4:	mov	r3, #1
   2e8f8:	mov	r2, r6
   2e8fc:	mov	r1, r8
   2e900:	mov	r0, sl
   2e904:	blx	fp
   2e908:	sub	r3, r0, #1
   2e90c:	cmn	r3, #3
   2e910:	mov	fp, r0
   2e914:	bls	2e928 <fputs@plt+0x1d7b8>
   2e918:	ldr	r3, [r5, #552]	; 0x228
   2e91c:	mov	r1, r8
   2e920:	mov	r0, sl
   2e924:	blx	r3
   2e928:	cmp	fp, #0
   2e92c:	ldr	r8, [pc, #140]	; 2e9c0 <fputs@plt+0x1d850>
   2e930:	bne	2e964 <fputs@plt+0x1d7f4>
   2e934:	mov	r2, #0
   2e938:	mov	r3, #0
   2e93c:	mov	r1, r6
   2e940:	strd	r2, [sp, #8]
   2e944:	ldr	r3, [sp, #20]
   2e948:	mov	r0, #0
   2e94c:	str	r3, [sp]
   2e950:	mov	r3, #1
   2e954:	ldr	r5, [r5, #540]	; 0x21c
   2e958:	mov	r2, r3
   2e95c:	blx	r5
   2e960:	mov	fp, r0
   2e964:	cmn	fp, #1
   2e968:	bne	2e998 <fputs@plt+0x1d828>
   2e96c:	ldr	r2, [r4, #32]
   2e970:	ldr	r3, [pc, #76]	; 2e9c4 <fputs@plt+0x1d854>
   2e974:	mov	r1, r8
   2e978:	mov	r0, #0
   2e97c:	bl	2e7f4 <fputs@plt+0x1d684>
   2e980:	mov	r2, #0
   2e984:	mov	fp, r2
   2e988:	mov	r6, r2
   2e98c:	mov	r7, r2
   2e990:	str	r2, [r4, #64]	; 0x40
   2e994:	str	r2, [r4, #68]	; 0x44
   2e998:	str	fp, [r4, #72]	; 0x48
   2e99c:	strd	r6, [r4, #56]	; 0x38
   2e9a0:	strd	r6, [r4, #48]	; 0x30
   2e9a4:	mov	r0, #0
   2e9a8:	add	sp, sp, #132	; 0x84
   2e9ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e9b0:	ldr	r8, [pc, #16]	; 2e9c8 <fputs@plt+0x1d858>
   2e9b4:	b	2e934 <fputs@plt+0x1d7c4>
   2e9b8:	andeq	ip, r8, r0, lsr r1
   2e9bc:	andeq	r0, r0, sl, lsl #14
   2e9c0:	andeq	r7, r7, r3, asr fp
   2e9c4:	andeq	r7, r0, fp, lsr #28
   2e9c8:	andeq	r7, r7, sl, asr fp
   2e9cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2e9d0:	mov	r1, #0
   2e9d4:	ldrd	r8, [r0, #64]	; 0x40
   2e9d8:	ldr	r5, [sp, #36]	; 0x24
   2e9dc:	cmp	r8, #1
   2e9e0:	str	r1, [r5]
   2e9e4:	sbcs	r1, r9, #0
   2e9e8:	bge	2e9f4 <fputs@plt+0x1d884>
   2e9ec:	mov	r0, #0
   2e9f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2e9f4:	mov	r7, r3
   2e9f8:	ldr	r3, [r0, #72]	; 0x48
   2e9fc:	mov	r4, r0
   2ea00:	cmp	r3, #0
   2ea04:	mov	r6, r2
   2ea08:	beq	2ea44 <fputs@plt+0x1d8d4>
   2ea0c:	ldr	r3, [sp, #32]
   2ea10:	adds	r0, r6, r3
   2ea14:	adc	r1, r7, r3, asr #31
   2ea18:	ldrd	r2, [r4, #48]	; 0x30
   2ea1c:	cmp	r2, r0
   2ea20:	sbcs	r3, r3, r1
   2ea24:	blt	2e9ec <fputs@plt+0x1d87c>
   2ea28:	ldr	r3, [r4, #72]	; 0x48
   2ea2c:	add	r2, r3, r6
   2ea30:	ldr	r3, [r4, #44]	; 0x2c
   2ea34:	str	r2, [r5]
   2ea38:	add	r3, r3, #1
   2ea3c:	str	r3, [r4, #44]	; 0x2c
   2ea40:	b	2e9ec <fputs@plt+0x1d87c>
   2ea44:	ldr	r3, [r0, #44]	; 0x2c
   2ea48:	cmp	r3, #0
   2ea4c:	bgt	2ea0c <fputs@plt+0x1d89c>
   2ea50:	mvn	r2, #0
   2ea54:	mvn	r3, #0
   2ea58:	bl	2e858 <fputs@plt+0x1d6e8>
   2ea5c:	cmp	r0, #0
   2ea60:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   2ea64:	b	2ea0c <fputs@plt+0x1d89c>
   2ea68:	ldr	r3, [pc, #60]	; 2eaac <fputs@plt+0x1d93c>
   2ea6c:	push	{r4, r5, r6, lr}
   2ea70:	mov	r4, r0
   2ea74:	ldr	r3, [r3, #288]	; 0x120
   2ea78:	mov	r0, r1
   2ea7c:	mov	r5, r2
   2ea80:	blx	r3
   2ea84:	cmp	r0, #0
   2ea88:	popeq	{r4, r5, r6, pc}
   2ea8c:	cmp	r4, #0
   2ea90:	moveq	r2, r4
   2ea94:	ldrne	r2, [r4, #32]
   2ea98:	mov	r3, r5
   2ea9c:	ldr	r1, [pc, #12]	; 2eab0 <fputs@plt+0x1d940>
   2eaa0:	ldr	r0, [pc, #12]	; 2eab4 <fputs@plt+0x1d944>
   2eaa4:	pop	{r4, r5, r6, lr}
   2eaa8:	b	2e7f4 <fputs@plt+0x1d684>
   2eaac:	andeq	ip, r8, r0, lsr r1
   2eab0:	andeq	r7, r7, pc, asr fp
   2eab4:	andeq	r1, r0, sl
   2eab8:	ldr	r3, [r0, #8]
   2eabc:	push	{r4, r5, r6, r7, r8, lr}
   2eac0:	ldr	r4, [r3, #28]
   2eac4:	cmp	r4, #0
   2eac8:	popeq	{r4, r5, r6, r7, r8, pc}
   2eacc:	ldr	r5, [r4, #28]
   2ead0:	cmp	r5, #0
   2ead4:	popne	{r4, r5, r6, r7, r8, pc}
   2ead8:	mov	r6, r0
   2eadc:	bl	15ba0 <fputs@plt+0x4a30>
   2eae0:	ldr	r8, [pc, #128]	; 2eb68 <fputs@plt+0x1d9f8>
   2eae4:	mov	r7, r0
   2eae8:	ldrh	r3, [r4, #20]
   2eaec:	cmp	r5, r3
   2eaf0:	blt	2eb34 <fputs@plt+0x1d9c4>
   2eaf4:	ldr	r0, [r4, #24]
   2eaf8:	bl	1abdc <fputs@plt+0x9a6c>
   2eafc:	ldr	r1, [r4, #12]
   2eb00:	cmp	r1, #0
   2eb04:	blt	2eb1c <fputs@plt+0x1d9ac>
   2eb08:	ldr	r2, [pc, #92]	; 2eb6c <fputs@plt+0x1d9fc>
   2eb0c:	mov	r0, r6
   2eb10:	bl	2ea68 <fputs@plt+0x1d8f8>
   2eb14:	mvn	r3, #0
   2eb18:	str	r3, [r4, #12]
   2eb1c:	ldr	r3, [r4]
   2eb20:	mov	r2, #0
   2eb24:	mov	r0, r4
   2eb28:	str	r2, [r3, #28]
   2eb2c:	pop	{r4, r5, r6, r7, r8, lr}
   2eb30:	b	1abdc <fputs@plt+0x9a6c>
   2eb34:	ldr	r3, [r4, #12]
   2eb38:	cmp	r3, #0
   2eb3c:	ldr	r3, [r4, #24]
   2eb40:	blt	2eb5c <fputs@plt+0x1d9ec>
   2eb44:	ldr	r0, [r3, r5, lsl #2]
   2eb48:	ldr	r1, [r4, #16]
   2eb4c:	ldr	r3, [r8, #552]	; 0x228
   2eb50:	blx	r3
   2eb54:	add	r5, r5, r7
   2eb58:	b	2eae8 <fputs@plt+0x1d978>
   2eb5c:	ldr	r0, [r3, r5, lsl #2]
   2eb60:	bl	1abdc <fputs@plt+0x9a6c>
   2eb64:	b	2eb54 <fputs@plt+0x1d9e4>
   2eb68:	andeq	ip, r8, r0, lsr r1
   2eb6c:	ldrdeq	r7, [r0], -r1
   2eb70:	ldr	r3, [r0, #36]	; 0x24
   2eb74:	cmp	r3, #0
   2eb78:	beq	2ec08 <fputs@plt+0x1da98>
   2eb7c:	push	{r4, r5, r6, lr}
   2eb80:	ldr	r4, [r3]
   2eb84:	add	ip, r4, #32
   2eb88:	ldr	r2, [r4, #32]
   2eb8c:	cmp	r3, r2
   2eb90:	bne	2ebfc <fputs@plt+0x1da8c>
   2eb94:	ldr	r2, [r3, #4]
   2eb98:	mov	r5, r0
   2eb9c:	str	r2, [ip]
   2eba0:	mov	r0, r3
   2eba4:	mov	r6, r1
   2eba8:	bl	1abdc <fputs@plt+0x9a6c>
   2ebac:	mov	r3, #0
   2ebb0:	str	r3, [r5, #36]	; 0x24
   2ebb4:	ldr	r3, [r4, #28]
   2ebb8:	sub	r3, r3, #1
   2ebbc:	cmp	r3, #0
   2ebc0:	str	r3, [r4, #28]
   2ebc4:	bne	2ebf4 <fputs@plt+0x1da84>
   2ebc8:	cmp	r6, #0
   2ebcc:	beq	2ebec <fputs@plt+0x1da7c>
   2ebd0:	ldr	r3, [r4, #12]
   2ebd4:	cmp	r3, #0
   2ebd8:	blt	2ebec <fputs@plt+0x1da7c>
   2ebdc:	ldr	r3, [pc, #44]	; 2ec10 <fputs@plt+0x1daa0>
   2ebe0:	ldr	r0, [r4, #8]
   2ebe4:	ldr	r3, [r3, #468]	; 0x1d4
   2ebe8:	blx	r3
   2ebec:	mov	r0, r5
   2ebf0:	bl	2eab8 <fputs@plt+0x1d948>
   2ebf4:	mov	r0, #0
   2ebf8:	pop	{r4, r5, r6, pc}
   2ebfc:	add	ip, r2, #4
   2ec00:	ldr	r2, [r2, #4]
   2ec04:	b	2eb8c <fputs@plt+0x1da1c>
   2ec08:	mov	r0, #0
   2ec0c:	bx	lr
   2ec10:	andeq	ip, r8, r0, lsr r1
   2ec14:	push	{r4, lr}
   2ec18:	mov	r4, r0
   2ec1c:	bl	15bc8 <fputs@plt+0x4a58>
   2ec20:	ldr	r1, [r4, #12]
   2ec24:	cmp	r1, #0
   2ec28:	blt	2ec40 <fputs@plt+0x1dad0>
   2ec2c:	ldr	r2, [pc, #44]	; 2ec60 <fputs@plt+0x1daf0>
   2ec30:	mov	r0, r4
   2ec34:	bl	2ea68 <fputs@plt+0x1d8f8>
   2ec38:	mvn	r3, #0
   2ec3c:	str	r3, [r4, #12]
   2ec40:	ldr	r0, [r4, #28]
   2ec44:	bl	1abdc <fputs@plt+0x9a6c>
   2ec48:	mov	r2, #80	; 0x50
   2ec4c:	mov	r1, #0
   2ec50:	mov	r0, r4
   2ec54:	bl	10f48 <memset@plt>
   2ec58:	mov	r0, #0
   2ec5c:	pop	{r4, pc}
   2ec60:	andeq	r7, r0, r4, lsl #6
   2ec64:	push	{r4, lr}
   2ec68:	mov	r4, r0
   2ec6c:	mov	r1, #0
   2ec70:	bl	1d9bc <fputs@plt+0xc84c>
   2ec74:	ldr	r0, [r4, #24]
   2ec78:	bl	1abdc <fputs@plt+0x9a6c>
   2ec7c:	mov	r0, r4
   2ec80:	pop	{r4, lr}
   2ec84:	b	2ec14 <fputs@plt+0x1daa4>
   2ec88:	b	2ec14 <fputs@plt+0x1daa4>
   2ec8c:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2ec90:	mov	r5, r2
   2ec94:	mov	r4, r1
   2ec98:	mov	r2, r1
   2ec9c:	mov	r0, r5
   2eca0:	mov	r1, #0
   2eca4:	bl	10f48 <memset@plt>
   2eca8:	bl	110bc <getpid@plt>
   2ecac:	ldr	r7, [pc, #132]	; 2ed38 <fputs@plt+0x1dbc8>
   2ecb0:	mov	r2, #0
   2ecb4:	mov	r1, r2
   2ecb8:	str	r0, [r7, #348]	; 0x15c
   2ecbc:	ldr	r0, [pc, #120]	; 2ed3c <fputs@plt+0x1dbcc>
   2ecc0:	bl	2e6ec <fputs@plt+0x1d57c>
   2ecc4:	subs	r6, r0, #0
   2ecc8:	ldrge	r7, [pc, #112]	; 2ed40 <fputs@plt+0x1dbd0>
   2eccc:	bge	2ecf8 <fputs@plt+0x1db88>
   2ecd0:	add	r0, sp, #4
   2ecd4:	bl	11044 <time@plt>
   2ecd8:	ldr	r3, [sp, #4]
   2ecdc:	mov	r4, #8
   2ece0:	str	r3, [r5]
   2ece4:	ldr	r3, [r7, #348]	; 0x15c
   2ece8:	str	r3, [r5, #4]
   2ecec:	mov	r0, r4
   2ecf0:	add	sp, sp, #12
   2ecf4:	pop	{r4, r5, r6, r7, pc}
   2ecf8:	mov	r2, r4
   2ecfc:	mov	r1, r5
   2ed00:	mov	r0, r6
   2ed04:	ldr	r3, [r7, #372]	; 0x174
   2ed08:	blx	r3
   2ed0c:	cmp	r0, #0
   2ed10:	bge	2ed24 <fputs@plt+0x1dbb4>
   2ed14:	bl	11164 <__errno_location@plt>
   2ed18:	ldr	r3, [r0]
   2ed1c:	cmp	r3, #4
   2ed20:	beq	2ecf8 <fputs@plt+0x1db88>
   2ed24:	ldr	r2, [pc, #24]	; 2ed44 <fputs@plt+0x1dbd4>
   2ed28:	mov	r1, r6
   2ed2c:	mov	r0, #0
   2ed30:	bl	2ea68 <fputs@plt+0x1d8f8>
   2ed34:	b	2ecec <fputs@plt+0x1db7c>
   2ed38:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   2ed3c:	andeq	r7, r7, r5, ror #22
   2ed40:	andeq	ip, r8, r0, lsr r1
   2ed44:	andeq	r8, r0, fp, lsl #7
   2ed48:	push	{r4, r5, r6, r7, r8, lr}
   2ed4c:	mov	r6, r0
   2ed50:	ldr	r5, [r0, #8]
   2ed54:	ldr	r7, [pc, #52]	; 2ed90 <fputs@plt+0x1dc20>
   2ed58:	ldr	r4, [r5, #36]	; 0x24
   2ed5c:	cmp	r4, #0
   2ed60:	bne	2ed6c <fputs@plt+0x1dbfc>
   2ed64:	str	r4, [r5, #36]	; 0x24
   2ed68:	pop	{r4, r5, r6, r7, r8, pc}
   2ed6c:	ldr	r1, [r4]
   2ed70:	ldr	r8, [r4, #8]
   2ed74:	mov	r2, r7
   2ed78:	mov	r0, r6
   2ed7c:	bl	2ea68 <fputs@plt+0x1d8f8>
   2ed80:	mov	r0, r4
   2ed84:	bl	1abdc <fputs@plt+0x9a6c>
   2ed88:	mov	r4, r8
   2ed8c:	b	2ed5c <fputs@plt+0x1dbec>
   2ed90:	andeq	r7, r0, ip, lsr #32
   2ed94:	push	{r4, r5, r6, r7, lr}
   2ed98:	sub	sp, sp, #36	; 0x24
   2ed9c:	ldrb	r3, [r0, #16]
   2eda0:	cmp	r1, r3
   2eda4:	bge	2ee80 <fputs@plt+0x1dd10>
   2eda8:	cmp	r3, #1
   2edac:	mov	r4, r0
   2edb0:	mov	r5, r1
   2edb4:	ldr	r7, [r0, #8]
   2edb8:	bls	2ee74 <fputs@plt+0x1dd04>
   2edbc:	cmp	r1, #1
   2edc0:	ldr	r6, [pc, #332]	; 2ef14 <fputs@plt+0x1dda4>
   2edc4:	bne	2ee1c <fputs@plt+0x1dcac>
   2edc8:	ldr	r2, [r6, #608]	; 0x260
   2edcc:	mov	r3, #0
   2edd0:	add	r2, r2, #2
   2edd4:	strh	r3, [sp]
   2edd8:	strh	r3, [sp, #2]
   2eddc:	asr	r3, r2, #31
   2ede0:	mov	r1, sp
   2ede4:	strd	r2, [sp, #8]
   2ede8:	ldr	r2, [pc, #296]	; 2ef18 <fputs@plt+0x1dda8>
   2edec:	mov	r3, #0
   2edf0:	strd	r2, [sp, #16]
   2edf4:	bl	1b2d0 <fputs@plt+0xa160>
   2edf8:	cmp	r0, #0
   2edfc:	beq	2ee1c <fputs@plt+0x1dcac>
   2ee00:	bl	11164 <__errno_location@plt>
   2ee04:	ldr	r6, [pc, #272]	; 2ef1c <fputs@plt+0x1ddac>
   2ee08:	ldr	r3, [r0]
   2ee0c:	str	r3, [r4, #20]
   2ee10:	mov	r0, r6
   2ee14:	add	sp, sp, #36	; 0x24
   2ee18:	pop	{r4, r5, r6, r7, pc}
   2ee1c:	ldr	r2, [r6, #608]	; 0x260
   2ee20:	mov	r3, #2
   2ee24:	strh	r3, [sp]
   2ee28:	mov	r3, #0
   2ee2c:	strh	r3, [sp, #2]
   2ee30:	asr	r3, r2, #31
   2ee34:	mov	r1, sp
   2ee38:	strd	r2, [sp, #8]
   2ee3c:	mov	r3, #0
   2ee40:	mov	r2, #2
   2ee44:	mov	r0, r4
   2ee48:	strd	r2, [sp, #16]
   2ee4c:	bl	1b2d0 <fputs@plt+0xa160>
   2ee50:	cmp	r0, #0
   2ee54:	moveq	r3, #1
   2ee58:	strbeq	r3, [r7, #20]
   2ee5c:	beq	2ee74 <fputs@plt+0x1dd04>
   2ee60:	bl	11164 <__errno_location@plt>
   2ee64:	ldr	r6, [pc, #180]	; 2ef20 <fputs@plt+0x1ddb0>
   2ee68:	ldr	r3, [r0]
   2ee6c:	str	r3, [r4, #20]
   2ee70:	b	2ee10 <fputs@plt+0x1dca0>
   2ee74:	cmp	r5, #0
   2ee78:	beq	2ee88 <fputs@plt+0x1dd18>
   2ee7c:	strb	r5, [r4, #16]
   2ee80:	mov	r6, #0
   2ee84:	b	2ee10 <fputs@plt+0x1dca0>
   2ee88:	ldr	r3, [r7, #16]
   2ee8c:	sub	r3, r3, #1
   2ee90:	cmp	r3, #0
   2ee94:	str	r3, [r7, #16]
   2ee98:	movne	r6, r5
   2ee9c:	bne	2eeec <fputs@plt+0x1dd7c>
   2eea0:	mov	r3, #2
   2eea4:	mov	r2, #0
   2eea8:	strh	r3, [sp]
   2eeac:	mov	r3, #0
   2eeb0:	mov	r1, sp
   2eeb4:	mov	r0, r4
   2eeb8:	strh	r5, [sp, #2]
   2eebc:	strd	r2, [sp, #16]
   2eec0:	strd	r2, [sp, #8]
   2eec4:	bl	1b2d0 <fputs@plt+0xa160>
   2eec8:	subs	r6, r0, #0
   2eecc:	strbeq	r5, [r7, #20]
   2eed0:	beq	2eeec <fputs@plt+0x1dd7c>
   2eed4:	bl	11164 <__errno_location@plt>
   2eed8:	ldr	r6, [pc, #64]	; 2ef20 <fputs@plt+0x1ddb0>
   2eedc:	ldr	r3, [r0]
   2eee0:	str	r3, [r4, #20]
   2eee4:	strb	r5, [r7, #20]
   2eee8:	strb	r5, [r4, #16]
   2eeec:	ldr	r3, [r7, #32]
   2eef0:	sub	r3, r3, #1
   2eef4:	cmp	r3, #0
   2eef8:	str	r3, [r7, #32]
   2eefc:	bne	2ef08 <fputs@plt+0x1dd98>
   2ef00:	mov	r0, r4
   2ef04:	bl	2ed48 <fputs@plt+0x1dbd8>
   2ef08:	cmp	r6, #0
   2ef0c:	beq	2ee7c <fputs@plt+0x1dd0c>
   2ef10:	b	2ee10 <fputs@plt+0x1dca0>
   2ef14:	andeq	ip, r8, r0, lsr r1
   2ef18:	strdeq	r0, [r0], -lr
   2ef1c:	andeq	r0, r0, sl, lsl #18
   2ef20:	andeq	r0, r0, sl, lsl #16
   2ef24:	push	{r0, r1, r2, r4, r5, lr}
   2ef28:	mov	r4, r0
   2ef2c:	ldr	r0, [r0, #12]
   2ef30:	bl	10f54 <fsync@plt>
   2ef34:	subs	r5, r0, #0
   2ef38:	beq	2ef6c <fputs@plt+0x1ddfc>
   2ef3c:	bl	11164 <__errno_location@plt>
   2ef40:	ldr	r2, [r4, #32]
   2ef44:	ldr	r1, [pc, #112]	; 2efbc <fputs@plt+0x1de4c>
   2ef48:	ldr	r3, [r0]
   2ef4c:	ldr	r0, [pc, #108]	; 2efc0 <fputs@plt+0x1de50>
   2ef50:	str	r3, [r4, #20]
   2ef54:	ldr	r3, [pc, #104]	; 2efc4 <fputs@plt+0x1de54>
   2ef58:	bl	2e7f4 <fputs@plt+0x1d684>
   2ef5c:	mov	r5, r0
   2ef60:	mov	r0, r5
   2ef64:	add	sp, sp, #12
   2ef68:	pop	{r4, r5, pc}
   2ef6c:	ldrh	r3, [r4, #18]
   2ef70:	tst	r3, #8
   2ef74:	beq	2ef60 <fputs@plt+0x1ddf0>
   2ef78:	ldr	r3, [pc, #72]	; 2efc8 <fputs@plt+0x1de58>
   2ef7c:	add	r1, sp, #4
   2ef80:	ldr	r0, [r4, #32]
   2ef84:	ldr	r3, [r3, #480]	; 0x1e0
   2ef88:	blx	r3
   2ef8c:	cmp	r0, #0
   2ef90:	bne	2efac <fputs@plt+0x1de3c>
   2ef94:	ldr	r0, [sp, #4]
   2ef98:	bl	10f54 <fsync@plt>
   2ef9c:	ldr	r2, [pc, #40]	; 2efcc <fputs@plt+0x1de5c>
   2efa0:	ldr	r1, [sp, #4]
   2efa4:	mov	r0, r4
   2efa8:	bl	2ea68 <fputs@plt+0x1d8f8>
   2efac:	ldrh	r3, [r4, #18]
   2efb0:	bic	r3, r3, #8
   2efb4:	strh	r3, [r4, #18]
   2efb8:	b	2ef60 <fputs@plt+0x1ddf0>
   2efbc:	andeq	r7, r7, r2, ror fp
   2efc0:	andeq	r0, r0, sl, lsl #8
   2efc4:	andeq	r7, r0, r4, ror #18
   2efc8:	andeq	ip, r8, r0, lsr r1
   2efcc:	andeq	r7, r0, r2, ror r9
   2efd0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2efd4:	mov	r6, r0
   2efd8:	ldr	r7, [r0, #40]	; 0x28
   2efdc:	mov	r4, r2
   2efe0:	cmp	r7, #0
   2efe4:	mov	r5, r3
   2efe8:	ble	2f020 <fputs@plt+0x1deb0>
   2efec:	asr	r9, r7, #31
   2eff0:	adds	r0, r2, r7
   2eff4:	adc	r1, r3, r9
   2eff8:	subs	r0, r0, #1
   2effc:	mov	r2, r7
   2f000:	mov	r3, r9
   2f004:	sbc	r1, r1, #0
   2f008:	bl	710c4 <fputs@plt+0x5ff54>
   2f00c:	mov	r8, r7
   2f010:	mul	r1, r7, r1
   2f014:	umull	r4, r5, r7, r0
   2f018:	mla	r1, r0, r9, r1
   2f01c:	add	r5, r1, r5
   2f020:	mov	r2, r4
   2f024:	mov	r3, r5
   2f028:	ldr	r0, [r6, #12]
   2f02c:	bl	19de8 <fputs@plt+0x8c78>
   2f030:	cmp	r0, #0
   2f034:	beq	2f05c <fputs@plt+0x1deec>
   2f038:	bl	11164 <__errno_location@plt>
   2f03c:	ldr	r2, [r6, #32]
   2f040:	ldr	r1, [pc, #44]	; 2f074 <fputs@plt+0x1df04>
   2f044:	ldr	r3, [r0]
   2f048:	ldr	r0, [pc, #40]	; 2f078 <fputs@plt+0x1df08>
   2f04c:	str	r3, [r6, #20]
   2f050:	ldr	r3, [pc, #36]	; 2f07c <fputs@plt+0x1df0c>
   2f054:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f058:	b	2e7f4 <fputs@plt+0x1d684>
   2f05c:	ldrd	r2, [r6, #48]	; 0x30
   2f060:	cmp	r4, r2
   2f064:	sbcs	r3, r5, r3
   2f068:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f06c:	strd	r4, [r6, #48]	; 0x30
   2f070:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f074:	andeq	r7, r7, sp, ror fp
   2f078:	andeq	r0, r0, sl, lsl #12
   2f07c:	muleq	r0, r1, r9
   2f080:	push	{r0, r1, r4, r5, r6, lr}
   2f084:	mov	r0, r1
   2f088:	ldr	r6, [pc, #172]	; 2f13c <fputs@plt+0x1dfcc>
   2f08c:	mov	r5, r1
   2f090:	mov	r4, r2
   2f094:	ldr	r3, [r6, #468]	; 0x1d4
   2f098:	blx	r3
   2f09c:	cmn	r0, #1
   2f0a0:	bne	2f0dc <fputs@plt+0x1df6c>
   2f0a4:	bl	11164 <__errno_location@plt>
   2f0a8:	ldr	r3, [r0]
   2f0ac:	cmp	r3, #2
   2f0b0:	ldreq	r4, [pc, #136]	; 2f140 <fputs@plt+0x1dfd0>
   2f0b4:	beq	2f0d0 <fputs@plt+0x1df60>
   2f0b8:	ldr	r3, [pc, #132]	; 2f144 <fputs@plt+0x1dfd4>
   2f0bc:	mov	r2, r5
   2f0c0:	ldr	r1, [pc, #128]	; 2f148 <fputs@plt+0x1dfd8>
   2f0c4:	ldr	r0, [pc, #128]	; 2f14c <fputs@plt+0x1dfdc>
   2f0c8:	bl	2e7f4 <fputs@plt+0x1d684>
   2f0cc:	mov	r4, r0
   2f0d0:	mov	r0, r4
   2f0d4:	add	sp, sp, #8
   2f0d8:	pop	{r4, r5, r6, pc}
   2f0dc:	ands	r4, r4, #1
   2f0e0:	beq	2f0d0 <fputs@plt+0x1df60>
   2f0e4:	ldr	r3, [r6, #480]	; 0x1e0
   2f0e8:	add	r1, sp, #4
   2f0ec:	mov	r0, r5
   2f0f0:	blx	r3
   2f0f4:	cmp	r0, #0
   2f0f8:	movne	r4, #0
   2f0fc:	bne	2f0d0 <fputs@plt+0x1df60>
   2f100:	ldr	r0, [sp, #4]
   2f104:	bl	10f54 <fsync@plt>
   2f108:	subs	r4, r0, #0
   2f10c:	beq	2f128 <fputs@plt+0x1dfb8>
   2f110:	ldr	r3, [pc, #56]	; 2f150 <fputs@plt+0x1dfe0>
   2f114:	mov	r2, r5
   2f118:	ldr	r1, [pc, #52]	; 2f154 <fputs@plt+0x1dfe4>
   2f11c:	ldr	r0, [pc, #52]	; 2f158 <fputs@plt+0x1dfe8>
   2f120:	bl	2e7f4 <fputs@plt+0x1d684>
   2f124:	mov	r4, r0
   2f128:	ldr	r2, [pc, #44]	; 2f15c <fputs@plt+0x1dfec>
   2f12c:	ldr	r1, [sp, #4]
   2f130:	mov	r0, #0
   2f134:	bl	2ea68 <fputs@plt+0x1d8f8>
   2f138:	b	2f0d0 <fputs@plt+0x1df60>
   2f13c:	andeq	ip, r8, r0, lsr r1
   2f140:	andeq	r1, r0, sl, lsl #14
   2f144:	andeq	r8, r0, ip, ror r2
   2f148:	andeq	r7, r7, r7, lsl #23
   2f14c:	andeq	r0, r0, sl, lsl #20
   2f150:	andeq	r8, r0, r6, lsl #5
   2f154:	andeq	r7, r7, r7, ror fp
   2f158:	andeq	r0, r0, sl, lsl #10
   2f15c:	andeq	r8, r0, r8, lsl #5
   2f160:	ldrh	r3, [r0, #18]
   2f164:	tst	r3, #128	; 0x80
   2f168:	bxne	lr
   2f16c:	ldr	r3, [pc, #116]	; 2f1e8 <fputs@plt+0x1e078>
   2f170:	push	{r4, lr}
   2f174:	sub	sp, sp, #104	; 0x68
   2f178:	mov	r4, r0
   2f17c:	mov	r1, sp
   2f180:	ldr	r3, [r3, #336]	; 0x150
   2f184:	ldr	r0, [r0, #12]
   2f188:	blx	r3
   2f18c:	cmp	r0, #0
   2f190:	ldrne	r2, [r4, #32]
   2f194:	ldrne	r1, [pc, #80]	; 2f1ec <fputs@plt+0x1e07c>
   2f198:	bne	2f1d8 <fputs@plt+0x1e068>
   2f19c:	ldr	r3, [sp, #20]
   2f1a0:	cmp	r3, #0
   2f1a4:	ldreq	r2, [r4, #32]
   2f1a8:	ldreq	r1, [pc, #64]	; 2f1f0 <fputs@plt+0x1e080>
   2f1ac:	beq	2f1d8 <fputs@plt+0x1e068>
   2f1b0:	cmp	r3, #1
   2f1b4:	ldrhi	r2, [r4, #32]
   2f1b8:	ldrhi	r1, [pc, #52]	; 2f1f4 <fputs@plt+0x1e084>
   2f1bc:	bhi	2f1d8 <fputs@plt+0x1e068>
   2f1c0:	mov	r0, r4
   2f1c4:	bl	15adc <fputs@plt+0x496c>
   2f1c8:	cmp	r0, #0
   2f1cc:	beq	2f1e0 <fputs@plt+0x1e070>
   2f1d0:	ldr	r2, [r4, #32]
   2f1d4:	ldr	r1, [pc, #28]	; 2f1f8 <fputs@plt+0x1e088>
   2f1d8:	mov	r0, #28
   2f1dc:	bl	2e3c0 <fputs@plt+0x1d250>
   2f1e0:	add	sp, sp, #104	; 0x68
   2f1e4:	pop	{r4, pc}
   2f1e8:	andeq	ip, r8, r0, lsr r1
   2f1ec:	andeq	r7, r7, lr, lsl #23
   2f1f0:	andeq	r7, r7, r6, lsr #23
   2f1f4:	andeq	r7, r7, r3, asr #23
   2f1f8:	ldrdeq	r7, [r7], -lr
   2f1fc:	push	{r4, r5, r6, lr}
   2f200:	mov	r5, r0
   2f204:	bl	2f160 <fputs@plt+0x1dff0>
   2f208:	mov	r1, #0
   2f20c:	mov	r0, r5
   2f210:	bl	2ed94 <fputs@plt+0x1dc24>
   2f214:	ldr	r4, [r5, #8]
   2f218:	cmp	r4, #0
   2f21c:	beq	2f294 <fputs@plt+0x1e124>
   2f220:	ldr	r3, [r4, #32]
   2f224:	cmp	r3, #0
   2f228:	beq	2f24c <fputs@plt+0x1e0dc>
   2f22c:	ldr	r3, [r5, #28]
   2f230:	ldr	r2, [r4, #36]	; 0x24
   2f234:	str	r2, [r3, #8]
   2f238:	str	r3, [r4, #36]	; 0x24
   2f23c:	mvn	r3, #0
   2f240:	str	r3, [r5, #12]
   2f244:	mov	r3, #0
   2f248:	str	r3, [r5, #28]
   2f24c:	ldr	r3, [r4, #24]
   2f250:	sub	r3, r3, #1
   2f254:	cmp	r3, #0
   2f258:	str	r3, [r4, #24]
   2f25c:	bne	2f294 <fputs@plt+0x1e124>
   2f260:	mov	r0, r5
   2f264:	bl	2ed48 <fputs@plt+0x1dbd8>
   2f268:	ldr	r3, [r4, #44]	; 0x2c
   2f26c:	ldr	r2, [r4, #40]	; 0x28
   2f270:	cmp	r3, #0
   2f274:	strne	r2, [r3, #40]	; 0x28
   2f278:	ldreq	r1, [pc, #32]	; 2f2a0 <fputs@plt+0x1e130>
   2f27c:	mov	r0, r4
   2f280:	streq	r2, [r1, #352]	; 0x160
   2f284:	ldr	r2, [r4, #40]	; 0x28
   2f288:	cmp	r2, #0
   2f28c:	strne	r3, [r2, #44]	; 0x2c
   2f290:	bl	1abdc <fputs@plt+0x9a6c>
   2f294:	mov	r0, r5
   2f298:	pop	{r4, r5, r6, lr}
   2f29c:	b	2ec14 <fputs@plt+0x1daa4>
   2f2a0:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   2f2a4:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   2f2a8:	mov	r5, r0
   2f2ac:	mov	r6, r2
   2f2b0:	mov	r7, r3
   2f2b4:	bl	14a14 <fputs@plt+0x38a4>
   2f2b8:	mov	r1, sp
   2f2bc:	ldr	r0, [r5, #8]
   2f2c0:	bl	14938 <fputs@plt+0x37c8>
   2f2c4:	subs	r4, r0, #0
   2f2c8:	bne	2f2f0 <fputs@plt+0x1e180>
   2f2cc:	ldrd	r0, [sp]
   2f2d0:	cmp	r6, r0
   2f2d4:	sbcs	r3, r7, r1
   2f2d8:	bge	2f2f0 <fputs@plt+0x1e180>
   2f2dc:	mov	r2, r6
   2f2e0:	mov	r3, r7
   2f2e4:	ldr	r0, [r5, #8]
   2f2e8:	bl	14920 <fputs@plt+0x37b0>
   2f2ec:	mov	r4, r0
   2f2f0:	bl	14a2c <fputs@plt+0x38bc>
   2f2f4:	cmp	r4, #0
   2f2f8:	beq	2f30c <fputs@plt+0x1e19c>
   2f2fc:	ldr	r2, [r5, #108]	; 0x6c
   2f300:	ldr	r1, [pc, #12]	; 2f314 <fputs@plt+0x1e1a4>
   2f304:	mov	r0, r4
   2f308:	bl	2e3c0 <fputs@plt+0x1d250>
   2f30c:	add	sp, sp, #12
   2f310:	pop	{r4, r5, r6, r7, pc}
   2f314:	strdeq	r7, [r7], -sl
   2f318:	push	{r4, r5, r6, lr}
   2f31c:	mov	r6, r0
   2f320:	mov	r4, r1
   2f324:	sub	r0, r0, #8
   2f328:	add	r1, r1, #8
   2f32c:	bl	1111c <realloc@plt>
   2f330:	subs	r5, r0, #0
   2f334:	beq	2f34c <fputs@plt+0x1e1dc>
   2f338:	mov	r2, r4
   2f33c:	asr	r3, r4, #31
   2f340:	strd	r2, [r5], #8
   2f344:	mov	r0, r5
   2f348:	pop	{r4, r5, r6, pc}
   2f34c:	mov	r3, r4
   2f350:	ldr	r2, [r6, #-8]
   2f354:	ldr	r1, [pc, #8]	; 2f364 <fputs@plt+0x1e1f4>
   2f358:	mov	r0, #7
   2f35c:	bl	2e3c0 <fputs@plt+0x1d250>
   2f360:	b	2f344 <fputs@plt+0x1e1d4>
   2f364:	andeq	r7, r7, r4, lsl ip
   2f368:	add	r0, r0, #7
   2f36c:	push	{r4, r5, r6, lr}
   2f370:	bic	r4, r0, #7
   2f374:	add	r0, r4, #8
   2f378:	bl	11074 <malloc@plt>
   2f37c:	subs	r5, r0, #0
   2f380:	beq	2f398 <fputs@plt+0x1e228>
   2f384:	mov	r2, r4
   2f388:	asr	r3, r4, #31
   2f38c:	strd	r2, [r5], #8
   2f390:	mov	r0, r5
   2f394:	pop	{r4, r5, r6, pc}
   2f398:	mov	r2, r4
   2f39c:	ldr	r1, [pc, #8]	; 2f3ac <fputs@plt+0x1e23c>
   2f3a0:	mov	r0, #7
   2f3a4:	bl	2e3c0 <fputs@plt+0x1d250>
   2f3a8:	b	2f390 <fputs@plt+0x1e220>
   2f3ac:	andeq	r7, r7, r8, lsr ip
   2f3b0:	push	{r4, r5, r6, lr}
   2f3b4:	mov	r4, r2
   2f3b8:	ldr	r0, [r2]
   2f3bc:	bl	25e10 <fputs@plt+0x14ca0>
   2f3c0:	mov	r5, r0
   2f3c4:	ldr	r0, [r4, #4]
   2f3c8:	bl	2be94 <fputs@plt+0x1ad24>
   2f3cc:	ldr	r1, [pc, #12]	; 2f3e0 <fputs@plt+0x1e270>
   2f3d0:	mov	r2, r0
   2f3d4:	mov	r0, r5
   2f3d8:	pop	{r4, r5, r6, lr}
   2f3dc:	b	2e3c0 <fputs@plt+0x1d250>
   2f3e0:	andeq	r7, r7, r0, asr fp
   2f3e4:	ldr	r3, [pc, #36]	; 2f410 <fputs@plt+0x1e2a0>
   2f3e8:	push	{r0, r1, r2, lr}
   2f3ec:	ldr	r2, [pc, #32]	; 2f414 <fputs@plt+0x1e2a4>
   2f3f0:	str	r3, [sp]
   2f3f4:	ldr	r1, [pc, #28]	; 2f418 <fputs@plt+0x1e2a8>
   2f3f8:	mov	r3, r0
   2f3fc:	mov	r0, #11
   2f400:	bl	2e3c0 <fputs@plt+0x1d250>
   2f404:	mov	r0, #11
   2f408:	add	sp, sp, #12
   2f40c:	pop	{pc}		; (ldr pc, [sp], #4)
   2f410:	andeq	r7, r7, r3, ror #18
   2f414:	andeq	r7, r7, lr, asr ip
   2f418:	andeq	r7, r7, r6, ror #21
   2f41c:	asr	r3, r1, #3
   2f420:	bic	r1, r1, #8
   2f424:	uxtb	r3, r3
   2f428:	rsb	r2, r3, #1
   2f42c:	cmp	r1, #5
   2f430:	lsl	r2, r2, #2
   2f434:	strb	r2, [r0, #6]
   2f438:	ldr	r2, [pc, #136]	; 2f4c8 <fputs@plt+0x1e358>
   2f43c:	strb	r3, [r0, #4]
   2f440:	str	r2, [r0, #76]	; 0x4c
   2f444:	ldr	r2, [r0, #52]	; 0x34
   2f448:	bne	2f494 <fputs@plt+0x1e324>
   2f44c:	cmp	r3, #0
   2f450:	strbeq	r3, [r0, #3]
   2f454:	ldreq	r3, [pc, #112]	; 2f4cc <fputs@plt+0x1e35c>
   2f458:	ldrne	r3, [pc, #112]	; 2f4d0 <fputs@plt+0x1e360>
   2f45c:	streq	r3, [r0, #76]	; 0x4c
   2f460:	ldreq	r3, [pc, #108]	; 2f4d4 <fputs@plt+0x1e364>
   2f464:	mov	r1, #1
   2f468:	strb	r1, [r0, #2]
   2f46c:	strbne	r1, [r0, #3]
   2f470:	str	r3, [r0, #80]	; 0x50
   2f474:	ldrh	r3, [r2, #28]
   2f478:	strh	r3, [r0, #10]
   2f47c:	ldrh	r3, [r2, #30]
   2f480:	strh	r3, [r0, #12]
   2f484:	ldrb	r3, [r2, #21]
   2f488:	strb	r3, [r0, #7]
   2f48c:	mov	r0, #0
   2f490:	bx	lr
   2f494:	cmp	r1, #2
   2f498:	bne	2f4c0 <fputs@plt+0x1e350>
   2f49c:	mov	r3, #0
   2f4a0:	strb	r3, [r0, #2]
   2f4a4:	strb	r3, [r0, #3]
   2f4a8:	ldr	r3, [pc, #40]	; 2f4d8 <fputs@plt+0x1e368>
   2f4ac:	str	r3, [r0, #80]	; 0x50
   2f4b0:	ldrh	r3, [r2, #24]
   2f4b4:	strh	r3, [r0, #10]
   2f4b8:	ldrh	r3, [r2, #26]
   2f4bc:	b	2f480 <fputs@plt+0x1e310>
   2f4c0:	ldr	r0, [pc, #20]	; 2f4dc <fputs@plt+0x1e36c>
   2f4c4:	b	2f3e4 <fputs@plt+0x1e274>
   2f4c8:	andeq	r6, r1, r8, asr #21
   2f4cc:	muleq	r1, r0, fp
   2f4d0:	andeq	r6, r1, ip, lsr #18
   2f4d4:	strdeq	r6, [r1], -ip
   2f4d8:	andeq	r6, r1, r4, lsr sl
   2f4dc:	andeq	lr, r0, r7, lsr #1
   2f4e0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f4e4:	mov	r4, r0
   2f4e8:	ldr	r6, [r0, #52]	; 0x34
   2f4ec:	ldrb	r8, [r0, #5]
   2f4f0:	ldr	r5, [r0, #56]	; 0x38
   2f4f4:	ldrh	r3, [r6, #22]
   2f4f8:	mov	fp, r1
   2f4fc:	add	sl, r5, r8
   2f500:	tst	r3, #4
   2f504:	beq	2f51c <fputs@plt+0x1e3ac>
   2f508:	ldr	r2, [r6, #36]	; 0x24
   2f50c:	mov	r1, #0
   2f510:	sub	r2, r2, r8
   2f514:	mov	r0, sl
   2f518:	bl	10f48 <memset@plt>
   2f51c:	tst	fp, #8
   2f520:	moveq	r7, #12
   2f524:	movne	r7, #8
   2f528:	strb	fp, [r5, r8]
   2f52c:	add	r7, r7, r8
   2f530:	add	r8, r8, #1
   2f534:	mov	r9, #0
   2f538:	str	r9, [r5, r8]
   2f53c:	strb	r9, [sl, #7]
   2f540:	ldr	r3, [r6, #36]	; 0x24
   2f544:	mov	r1, fp
   2f548:	mov	r0, r4
   2f54c:	lsr	r3, r3, #8
   2f550:	strb	r3, [sl, #5]
   2f554:	ldr	r3, [r6, #36]	; 0x24
   2f558:	strb	r3, [sl, #6]
   2f55c:	ldr	r3, [r6, #36]	; 0x24
   2f560:	sub	r3, r3, r7
   2f564:	strh	r3, [r4, #16]
   2f568:	bl	2f41c <fputs@plt+0x1e2ac>
   2f56c:	ldr	r3, [r6, #36]	; 0x24
   2f570:	strh	r7, [r4, #14]
   2f574:	add	r3, r5, r3
   2f578:	str	r3, [r4, #60]	; 0x3c
   2f57c:	ldrb	r3, [r4, #6]
   2f580:	add	r7, r5, r7
   2f584:	strb	r9, [r4, #1]
   2f588:	add	r5, r5, r3
   2f58c:	ldr	r3, [r6, #32]
   2f590:	str	r7, [r4, #64]	; 0x40
   2f594:	sub	r3, r3, #1
   2f598:	strh	r3, [r4, #20]
   2f59c:	mov	r3, #1
   2f5a0:	str	r5, [r4, #68]	; 0x44
   2f5a4:	strh	r9, [r4, #18]
   2f5a8:	strb	r3, [r4]
   2f5ac:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f5b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f5b4:	sub	sp, sp, #20
   2f5b8:	ldrb	r8, [r0, #5]
   2f5bc:	ldr	r7, [r0, #56]	; 0x38
   2f5c0:	mov	r4, r0
   2f5c4:	ldr	r5, [r0, #52]	; 0x34
   2f5c8:	ldrb	r1, [r7, r8]
   2f5cc:	bl	2f41c <fputs@plt+0x1e2ac>
   2f5d0:	subs	r3, r0, #0
   2f5d4:	ldrne	r0, [pc, #484]	; 2f7c0 <fputs@plt+0x1e650>
   2f5d8:	bne	2f708 <fputs@plt+0x1e598>
   2f5dc:	ldr	r0, [r5, #32]
   2f5e0:	strb	r3, [r4, #1]
   2f5e4:	sub	r2, r0, #1
   2f5e8:	strh	r2, [r4, #20]
   2f5ec:	ldrb	r2, [r4, #6]
   2f5f0:	ldr	r9, [r5, #36]	; 0x24
   2f5f4:	str	r3, [sp, #12]
   2f5f8:	add	r6, r8, r2
   2f5fc:	add	r2, r7, r2
   2f600:	str	r2, [r4, #68]	; 0x44
   2f604:	add	r6, r6, #8
   2f608:	add	r2, r7, r8
   2f60c:	add	r3, r7, r6
   2f610:	add	r1, r7, r9
   2f614:	strh	r6, [r4, #14]
   2f618:	str	r1, [r4, #60]	; 0x3c
   2f61c:	str	r3, [r4, #64]	; 0x40
   2f620:	str	r3, [sp]
   2f624:	ldrb	r1, [r2, #3]
   2f628:	ldrb	r3, [r2, #5]
   2f62c:	ldrb	sl, [r2, #4]
   2f630:	sub	r0, r0, #8
   2f634:	str	r3, [sp, #4]
   2f638:	ldrb	r3, [r2, #6]
   2f63c:	orr	sl, sl, r1, lsl #8
   2f640:	strh	sl, [r4, #18]
   2f644:	mov	r1, #6
   2f648:	str	r3, [sp, #8]
   2f64c:	bl	70888 <fputs@plt+0x5f718>
   2f650:	ldr	r3, [sp, #12]
   2f654:	cmp	sl, r0
   2f658:	ldrhi	r0, [pc, #356]	; 2f7c4 <fputs@plt+0x1e654>
   2f65c:	bhi	2f708 <fputs@plt+0x1e598>
   2f660:	ldr	r2, [r5, #4]
   2f664:	add	r6, r6, sl, lsl #1
   2f668:	sub	sl, r9, #4
   2f66c:	ldr	r2, [r2, #24]
   2f670:	tst	r2, #268435456	; 0x10000000
   2f674:	beq	2f6a0 <fputs@plt+0x1e530>
   2f678:	ldrb	r2, [r4, #4]
   2f67c:	mov	fp, r3
   2f680:	cmp	r2, #0
   2f684:	subeq	sl, r9, #5
   2f688:	ldrh	r2, [r4, #18]
   2f68c:	cmp	fp, r2
   2f690:	blt	2f6e4 <fputs@plt+0x1e574>
   2f694:	ldrb	r2, [r4, #4]
   2f698:	cmp	r2, #0
   2f69c:	addeq	sl, sl, #1
   2f6a0:	add	r8, r7, r8
   2f6a4:	ldrb	r2, [r8, #1]
   2f6a8:	ldrb	r1, [r8, #2]
   2f6ac:	orr	r1, r1, r2, lsl #8
   2f6b0:	ldmib	sp, {r0, r2}
   2f6b4:	orr	r2, r2, r0, lsl #8
   2f6b8:	sub	r2, r2, #1
   2f6bc:	ldrb	r0, [r8, #7]
   2f6c0:	uxth	r2, r2
   2f6c4:	add	r2, r2, #1
   2f6c8:	add	r2, r2, r0
   2f6cc:	cmp	r1, #0
   2f6d0:	bne	2f744 <fputs@plt+0x1e5d4>
   2f6d4:	cmp	r9, r2
   2f6d8:	bge	2f7a4 <fputs@plt+0x1e634>
   2f6dc:	ldr	r0, [pc, #228]	; 2f7c8 <fputs@plt+0x1e658>
   2f6e0:	b	2f708 <fputs@plt+0x1e598>
   2f6e4:	ldr	r1, [sp]
   2f6e8:	lsl	r2, fp, #1
   2f6ec:	ldrh	r5, [r1, r2]
   2f6f0:	rev16	r5, r5
   2f6f4:	uxth	r5, r5
   2f6f8:	cmp	r6, r5
   2f6fc:	cmple	r5, sl
   2f700:	ble	2f714 <fputs@plt+0x1e5a4>
   2f704:	ldr	r0, [pc, #192]	; 2f7cc <fputs@plt+0x1e65c>
   2f708:	add	sp, sp, #20
   2f70c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f710:	b	2f3e4 <fputs@plt+0x1e274>
   2f714:	ldr	r2, [r4, #76]	; 0x4c
   2f718:	add	r1, r7, r5
   2f71c:	mov	r0, r4
   2f720:	str	r3, [sp, #12]
   2f724:	blx	r2
   2f728:	ldr	r3, [sp, #12]
   2f72c:	add	r0, r0, r5
   2f730:	cmp	r9, r0
   2f734:	ldrlt	r0, [pc, #148]	; 2f7d0 <fputs@plt+0x1e660>
   2f738:	blt	2f708 <fputs@plt+0x1e598>
   2f73c:	add	fp, fp, #1
   2f740:	b	2f688 <fputs@plt+0x1e518>
   2f744:	cmp	r6, r1
   2f748:	cmple	r1, sl
   2f74c:	mov	r0, r1
   2f750:	ldrgt	r0, [pc, #124]	; 2f7d4 <fputs@plt+0x1e664>
   2f754:	bgt	2f708 <fputs@plt+0x1e598>
   2f758:	mov	ip, r7
   2f75c:	add	r5, r7, r0
   2f760:	ldrb	lr, [ip, r1]!
   2f764:	ldrb	r8, [r5, #2]
   2f768:	ldrb	r1, [ip, #1]
   2f76c:	ldrb	ip, [r5, #3]
   2f770:	orrs	r1, r1, lr, lsl #8
   2f774:	orr	ip, ip, r8, lsl #8
   2f778:	add	r0, ip, r0
   2f77c:	beq	2f78c <fputs@plt+0x1e61c>
   2f780:	add	lr, r0, #3
   2f784:	cmp	r1, lr
   2f788:	ble	2f794 <fputs@plt+0x1e624>
   2f78c:	cmp	r9, r0
   2f790:	bge	2f79c <fputs@plt+0x1e62c>
   2f794:	ldr	r0, [pc, #60]	; 2f7d8 <fputs@plt+0x1e668>
   2f798:	b	2f708 <fputs@plt+0x1e598>
   2f79c:	add	r2, r2, ip
   2f7a0:	b	2f6cc <fputs@plt+0x1e55c>
   2f7a4:	sub	r6, r2, r6
   2f7a8:	mov	r2, #1
   2f7ac:	mov	r0, r3
   2f7b0:	strh	r6, [r4, #16]
   2f7b4:	strb	r2, [r4]
   2f7b8:	add	sp, sp, #20
   2f7bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2f7c0:	ldrdeq	lr, [r0], -r1
   2f7c4:	andeq	lr, r0, r3, ror #1
   2f7c8:	andeq	lr, r0, sp, lsr #2
   2f7cc:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   2f7d0:	andeq	lr, r0, r4, lsl #2
   2f7d4:	andeq	lr, r0, r8, lsl r1
   2f7d8:	andeq	lr, r0, pc, lsl r1
   2f7dc:	ldrb	r3, [r0]
   2f7e0:	cmp	r3, #0
   2f7e4:	bne	2f7ec <fputs@plt+0x1e67c>
   2f7e8:	b	2f5b0 <fputs@plt+0x1e440>
   2f7ec:	mov	r0, #0
   2f7f0:	bx	lr
   2f7f4:	ldr	r3, [r0, #8]
   2f7f8:	ldrb	r2, [r3]
   2f7fc:	cmp	r2, #0
   2f800:	bxeq	lr
   2f804:	mov	r2, #0
   2f808:	strb	r2, [r3]
   2f80c:	ldrsh	r2, [r0, #26]
   2f810:	cmp	r2, #1
   2f814:	bxle	lr
   2f818:	mov	r0, r3
   2f81c:	b	2f7dc <fputs@plt+0x1e66c>
   2f820:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f824:	subs	r5, r1, #0
   2f828:	ldr	r4, [sp, #32]
   2f82c:	bgt	2f83c <fputs@plt+0x1e6cc>
   2f830:	ldr	r0, [pc, #336]	; 2f988 <fputs@plt+0x1e818>
   2f834:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   2f838:	b	2f3e4 <fputs@plt+0x1e274>
   2f83c:	mov	r9, r3
   2f840:	ldm	r0, {r3, r6}
   2f844:	cmp	r2, #0
   2f848:	mov	r8, r2
   2f84c:	mov	r7, r0
   2f850:	str	r3, [r6, #4]
   2f854:	beq	2f958 <fputs@plt+0x1e7e8>
   2f858:	ldr	sl, [r6, #80]	; 0x50
   2f85c:	cmp	sl, #0
   2f860:	bne	2f894 <fputs@plt+0x1e724>
   2f864:	ldr	r0, [r6, #32]
   2f868:	bl	221a4 <fputs@plt+0x11034>
   2f86c:	cmp	r0, #0
   2f870:	str	r0, [r6, #80]	; 0x50
   2f874:	beq	2f924 <fputs@plt+0x1e7b4>
   2f878:	str	sl, [r0]
   2f87c:	str	sl, [r0, #4]
   2f880:	ldr	r3, [r6, #80]	; 0x50
   2f884:	add	r3, r3, #4
   2f888:	cmp	r3, #0
   2f88c:	str	r3, [r6, #80]	; 0x50
   2f890:	beq	2f924 <fputs@plt+0x1e7b4>
   2f894:	cmp	r5, #1
   2f898:	bne	2f92c <fputs@plt+0x1e7bc>
   2f89c:	ldr	r1, [r6, #44]	; 0x2c
   2f8a0:	mvn	r3, #0
   2f8a4:	adds	r1, r1, #0
   2f8a8:	movne	r1, #1
   2f8ac:	cmp	r8, #0
   2f8b0:	strb	r3, [r4, #68]	; 0x44
   2f8b4:	movne	r3, #1
   2f8b8:	moveq	r3, #0
   2f8bc:	strb	r3, [r4, #64]	; 0x40
   2f8c0:	moveq	r3, #2
   2f8c4:	movne	r3, #0
   2f8c8:	str	r1, [r4, #52]	; 0x34
   2f8cc:	str	r9, [r4, #72]	; 0x48
   2f8d0:	str	r7, [r4]
   2f8d4:	str	r6, [r4, #4]
   2f8d8:	strb	r3, [r4, #65]	; 0x41
   2f8dc:	ldr	r2, [r6, #8]
   2f8e0:	mov	r0, r2
   2f8e4:	cmp	r0, #0
   2f8e8:	bne	2f8fc <fputs@plt+0x1e78c>
   2f8ec:	str	r2, [r4, #8]
   2f8f0:	str	r4, [r6, #8]
   2f8f4:	strb	r0, [r4, #66]	; 0x42
   2f8f8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f8fc:	ldr	r3, [r0, #52]	; 0x34
   2f900:	cmp	r3, r1
   2f904:	ldrbeq	r3, [r0, #64]	; 0x40
   2f908:	orreq	r3, r3, #32
   2f90c:	strbeq	r3, [r0, #64]	; 0x40
   2f910:	ldrbeq	r3, [r4, #64]	; 0x40
   2f914:	orreq	r3, r3, #32
   2f918:	strbeq	r3, [r4, #64]	; 0x40
   2f91c:	ldr	r0, [r0, #8]
   2f920:	b	2f8e4 <fputs@plt+0x1e774>
   2f924:	mov	r0, #7
   2f928:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2f92c:	mvn	r3, #0
   2f930:	strb	r3, [r4, #68]	; 0x44
   2f934:	mov	r3, #1
   2f938:	strb	r3, [r4, #64]	; 0x40
   2f93c:	mov	r1, r5
   2f940:	str	r5, [r4, #52]	; 0x34
   2f944:	str	r9, [r4, #72]	; 0x48
   2f948:	str	r7, [r4]
   2f94c:	str	r6, [r4, #4]
   2f950:	mov	r3, #0
   2f954:	b	2f8d8 <fputs@plt+0x1e768>
   2f958:	cmp	r5, #1
   2f95c:	beq	2f89c <fputs@plt+0x1e72c>
   2f960:	mvn	r3, #0
   2f964:	strb	r3, [r4, #68]	; 0x44
   2f968:	mov	r1, r5
   2f96c:	str	r5, [r4, #52]	; 0x34
   2f970:	str	r9, [r4, #72]	; 0x48
   2f974:	str	r7, [r4]
   2f978:	str	r6, [r4, #4]
   2f97c:	strb	r8, [r4, #64]	; 0x40
   2f980:	mov	r3, #2
   2f984:	b	2f8d8 <fputs@plt+0x1e768>
   2f988:	andeq	lr, r0, r4, lsr sl
   2f98c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2f990:	add	r9, r2, r1
   2f994:	ldr	r3, [r0, #52]	; 0x34
   2f998:	mov	r7, r0
   2f99c:	mov	r5, r1
   2f9a0:	ldr	sl, [r3, #36]	; 0x24
   2f9a4:	ldrh	r3, [r3, #22]
   2f9a8:	mov	r6, r2
   2f9ac:	mov	r8, r9
   2f9b0:	tst	r3, #4
   2f9b4:	ldr	r4, [r0, #56]	; 0x38
   2f9b8:	beq	2f9c8 <fputs@plt+0x1e858>
   2f9bc:	mov	r1, #0
   2f9c0:	add	r0, r4, r5
   2f9c4:	bl	10f48 <memset@plt>
   2f9c8:	ldrb	ip, [r7, #5]
   2f9cc:	add	lr, ip, #1
   2f9d0:	uxth	r0, lr
   2f9d4:	add	r3, r4, r0
   2f9d8:	ldrb	r3, [r3, #1]
   2f9dc:	cmp	r3, #0
   2f9e0:	bne	2f9f0 <fputs@plt+0x1e880>
   2f9e4:	ldrb	r3, [r4, r0]
   2f9e8:	cmp	r3, #0
   2f9ec:	beq	2fb44 <fputs@plt+0x1e9d4>
   2f9f0:	mov	fp, r4
   2f9f4:	ldrb	r3, [fp, r0]!
   2f9f8:	ldrb	r2, [fp, #1]
   2f9fc:	orr	r2, r2, r3, lsl #8
   2fa00:	sxth	r2, r2
   2fa04:	uxth	r3, r2
   2fa08:	cmp	r3, #0
   2fa0c:	beq	2fa18 <fputs@plt+0x1e8a8>
   2fa10:	cmp	r5, r3
   2fa14:	bhi	2fb1c <fputs@plt+0x1e9ac>
   2fa18:	sub	sl, sl, #4
   2fa1c:	cmp	sl, r3
   2fa20:	ldrcc	r0, [pc, #384]	; 2fba8 <fputs@plt+0x1ea38>
   2fa24:	bcc	2fb30 <fputs@plt+0x1e9c0>
   2fa28:	cmp	r3, #0
   2fa2c:	beq	2fb38 <fputs@plt+0x1e9c8>
   2fa30:	add	r1, r9, #3
   2fa34:	cmp	r3, r1
   2fa38:	bhi	2fb38 <fputs@plt+0x1e9c8>
   2fa3c:	cmp	r9, r3
   2fa40:	ldrhi	r0, [pc, #356]	; 2fbac <fputs@plt+0x1ea3c>
   2fa44:	bhi	2fb30 <fputs@plt+0x1e9c0>
   2fa48:	add	r1, r4, r3
   2fa4c:	ldrb	sl, [r1, #2]
   2fa50:	ldrb	r8, [r1, #3]
   2fa54:	orr	r8, r8, sl, lsl #8
   2fa58:	ldr	sl, [r7, #52]	; 0x34
   2fa5c:	add	r8, r8, r3
   2fa60:	ldr	sl, [sl, #36]	; 0x24
   2fa64:	cmp	r8, sl
   2fa68:	ldrhi	r0, [pc, #320]	; 2fbb0 <fputs@plt+0x1ea40>
   2fa6c:	bhi	2fb30 <fputs@plt+0x1e9c0>
   2fa70:	ldrb	sl, [r4, r3]
   2fa74:	ldrb	r3, [r1, #1]
   2fa78:	sub	r2, r2, r9
   2fa7c:	sub	r9, r8, r5
   2fa80:	uxtb	r2, r2
   2fa84:	uxth	r9, r9
   2fa88:	orr	r3, r3, sl, lsl #8
   2fa8c:	cmp	r0, lr
   2fa90:	ble	2fad4 <fputs@plt+0x1e964>
   2fa94:	ldrb	sl, [fp, #2]
   2fa98:	ldrb	r1, [fp, #3]
   2fa9c:	orr	r1, r1, sl, lsl #8
   2faa0:	add	r1, r1, r0
   2faa4:	add	sl, r1, #3
   2faa8:	cmp	r5, sl
   2faac:	bgt	2fad4 <fputs@plt+0x1e964>
   2fab0:	cmp	r5, r1
   2fab4:	ldrlt	r0, [pc, #248]	; 2fbb4 <fputs@plt+0x1ea44>
   2fab8:	blt	2fb30 <fputs@plt+0x1e9c0>
   2fabc:	sub	r5, r5, r1
   2fac0:	add	r2, r2, r5
   2fac4:	sub	r9, r8, r0
   2fac8:	uxtb	r2, r2
   2facc:	uxth	r9, r9
   2fad0:	mov	r5, r0
   2fad4:	add	sl, ip, #7
   2fad8:	ldrb	r1, [r4, sl]
   2fadc:	cmp	r2, r1
   2fae0:	subls	r2, r1, r2
   2fae4:	ldrhi	r0, [pc, #204]	; 2fbb8 <fputs@plt+0x1ea48>
   2fae8:	strbls	r2, [r4, sl]
   2faec:	bhi	2fb30 <fputs@plt+0x1e9c0>
   2faf0:	add	sl, ip, #5
   2faf4:	add	r1, ip, #6
   2faf8:	ldrb	fp, [r4, sl]
   2fafc:	ldrb	r2, [r4, r1]
   2fb00:	orr	r2, r2, fp, lsl #8
   2fb04:	cmp	r5, r2
   2fb08:	bne	2fb7c <fputs@plt+0x1ea0c>
   2fb0c:	cmp	r0, lr
   2fb10:	beq	2fb4c <fputs@plt+0x1e9dc>
   2fb14:	ldr	r0, [pc, #160]	; 2fbbc <fputs@plt+0x1ea4c>
   2fb18:	b	2fb30 <fputs@plt+0x1e9c0>
   2fb1c:	add	r2, r0, #3
   2fb20:	cmp	r2, r3
   2fb24:	mov	r0, r3
   2fb28:	blt	2f9f0 <fputs@plt+0x1e880>
   2fb2c:	ldr	r0, [pc, #140]	; 2fbc0 <fputs@plt+0x1ea50>
   2fb30:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fb34:	b	2f3e4 <fputs@plt+0x1e274>
   2fb38:	mov	r9, r6
   2fb3c:	mov	r2, #0
   2fb40:	b	2fa8c <fputs@plt+0x1e91c>
   2fb44:	mov	r9, r6
   2fb48:	b	2faf0 <fputs@plt+0x1e980>
   2fb4c:	add	ip, r4, ip
   2fb50:	lsr	r2, r3, #8
   2fb54:	strb	r3, [ip, #2]
   2fb58:	lsr	r3, r8, #8
   2fb5c:	strb	r2, [ip, #1]
   2fb60:	strb	r3, [r4, sl]
   2fb64:	strb	r8, [r4, r1]
   2fb68:	ldrh	r3, [r7, #16]
   2fb6c:	mov	r0, #0
   2fb70:	add	r6, r6, r3
   2fb74:	strh	r6, [r7, #16]
   2fb78:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fb7c:	mov	r2, r4
   2fb80:	lsr	r1, r5, #8
   2fb84:	strb	r1, [r2, r0]!
   2fb88:	strb	r5, [r2, #1]
   2fb8c:	lsr	r2, r3, #8
   2fb90:	strb	r2, [r4, r5]!
   2fb94:	strb	r3, [r4, #1]
   2fb98:	lsr	r3, r9, #8
   2fb9c:	strb	r3, [r4, #2]
   2fba0:	strb	r9, [r4, #3]
   2fba4:	b	2fb68 <fputs@plt+0x1e9f8>
   2fba8:	andeq	lr, r0, sp, lsr r0
   2fbac:	andeq	lr, r0, r8, asr #32
   2fbb0:	andeq	lr, r0, sl, asr #32
   2fbb4:	andeq	lr, r0, r6, asr r0
   2fbb8:	andeq	lr, r0, ip, asr r0
   2fbbc:	andeq	lr, r0, r3, rrx
   2fbc0:	andeq	lr, r0, sl, lsr r0
   2fbc4:	ldr	ip, [r3]
   2fbc8:	cmp	ip, #0
   2fbcc:	bxne	lr
   2fbd0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fbd4:	mov	r8, r3
   2fbd8:	ldr	r3, [r0, #64]	; 0x40
   2fbdc:	ldrb	r6, [r0, #5]
   2fbe0:	add	r9, r3, r1, lsl #1
   2fbe4:	ldr	r5, [r0, #56]	; 0x38
   2fbe8:	ldrb	r3, [r3, r1, lsl #1]
   2fbec:	mov	r7, r1
   2fbf0:	add	fp, r6, #5
   2fbf4:	ldrb	r1, [r9, #1]
   2fbf8:	add	sl, r6, #6
   2fbfc:	ldrb	ip, [r5, fp]
   2fc00:	orr	r1, r1, r3, lsl #8
   2fc04:	ldrb	r3, [r5, sl]
   2fc08:	mov	r4, r0
   2fc0c:	orr	r3, r3, ip, lsl #8
   2fc10:	cmp	r1, r3
   2fc14:	bcc	2fc2c <fputs@plt+0x1eabc>
   2fc18:	ldr	ip, [r0, #52]	; 0x34
   2fc1c:	add	r3, r2, r1
   2fc20:	ldr	ip, [ip, #36]	; 0x24
   2fc24:	cmp	r3, ip
   2fc28:	bls	2fc3c <fputs@plt+0x1eacc>
   2fc2c:	ldr	r0, [pc, #180]	; 2fce8 <fputs@plt+0x1eb78>
   2fc30:	bl	2f3e4 <fputs@plt+0x1e274>
   2fc34:	str	r0, [r8]
   2fc38:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fc3c:	uxth	r2, r2
   2fc40:	bl	2f98c <fputs@plt+0x1e81c>
   2fc44:	cmp	r0, #0
   2fc48:	bne	2fc34 <fputs@plt+0x1eac4>
   2fc4c:	ldrh	r2, [r4, #18]
   2fc50:	add	r8, r5, r6
   2fc54:	sub	r2, r2, #1
   2fc58:	uxth	r2, r2
   2fc5c:	cmp	r2, #0
   2fc60:	strh	r2, [r4, #18]
   2fc64:	bne	2fcb4 <fputs@plt+0x1eb44>
   2fc68:	add	r6, r6, #1
   2fc6c:	str	r2, [r5, r6]
   2fc70:	strb	r2, [r8, #7]
   2fc74:	ldr	r3, [r4, #52]	; 0x34
   2fc78:	ldr	r3, [r3, #36]	; 0x24
   2fc7c:	lsr	r3, r3, #8
   2fc80:	strb	r3, [r5, fp]
   2fc84:	ldr	r3, [r4, #52]	; 0x34
   2fc88:	ldr	r3, [r3, #36]	; 0x24
   2fc8c:	strb	r3, [r5, sl]
   2fc90:	ldr	r3, [r4, #52]	; 0x34
   2fc94:	ldrb	r2, [r4, #5]
   2fc98:	ldr	r3, [r3, #36]	; 0x24
   2fc9c:	sub	r3, r3, r2
   2fca0:	ldrb	r2, [r4, #6]
   2fca4:	sub	r3, r3, #8
   2fca8:	sub	r3, r3, r2
   2fcac:	strh	r3, [r4, #16]
   2fcb0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fcb4:	sub	r2, r2, r7
   2fcb8:	add	r1, r9, #2
   2fcbc:	lsl	r2, r2, #1
   2fcc0:	mov	r0, r9
   2fcc4:	bl	110b0 <memmove@plt>
   2fcc8:	ldrh	r3, [r4, #18]
   2fccc:	lsr	r3, r3, #8
   2fcd0:	strb	r3, [r8, #3]
   2fcd4:	ldrh	r3, [r4, #18]
   2fcd8:	strb	r3, [r8, #4]
   2fcdc:	ldrh	r3, [r4, #16]
   2fce0:	add	r3, r3, #2
   2fce4:	b	2fcac <fputs@plt+0x1eb3c>
   2fce8:	andeq	pc, r0, r0, lsl #5
   2fcec:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fcf0:	mov	r5, r2
   2fcf4:	ldrb	r6, [r0, #5]
   2fcf8:	ldr	r2, [r0, #56]	; 0x38
   2fcfc:	add	r4, r6, #1
   2fd00:	mov	ip, r2
   2fd04:	ldrb	lr, [ip, r4]!
   2fd08:	ldrb	r3, [ip, #1]
   2fd0c:	ldr	ip, [r0, #52]	; 0x34
   2fd10:	orr	r3, r3, lr, lsl #8
   2fd14:	ldr	r7, [ip, #36]	; 0x24
   2fd18:	sub	r8, r7, #3
   2fd1c:	cmp	r3, r8
   2fd20:	bge	2fd30 <fputs@plt+0x1ebc0>
   2fd24:	add	ip, r4, #3
   2fd28:	cmp	r3, ip
   2fd2c:	bgt	2fd44 <fputs@plt+0x1ebd4>
   2fd30:	ldr	r0, [pc, #188]	; 2fdf4 <fputs@plt+0x1ec84>
   2fd34:	bl	2f3e4 <fputs@plt+0x1e274>
   2fd38:	str	r0, [r5]
   2fd3c:	mov	r0, #0
   2fd40:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fd44:	add	lr, r3, #2
   2fd48:	add	ip, r3, #3
   2fd4c:	ldrb	fp, [r2, lr]
   2fd50:	add	sl, r2, lr
   2fd54:	ldrb	lr, [r2, ip]
   2fd58:	add	r9, r2, ip
   2fd5c:	orr	lr, lr, fp, lsl #8
   2fd60:	subs	ip, lr, r1
   2fd64:	bmi	2fdd8 <fputs@plt+0x1ec68>
   2fd68:	ldrh	r8, [r0, #18]
   2fd6c:	ldrh	r1, [r0, #14]
   2fd70:	add	r1, r1, r8, lsl #1
   2fd74:	cmp	r3, r1
   2fd78:	blt	2fd88 <fputs@plt+0x1ec18>
   2fd7c:	add	lr, r3, lr
   2fd80:	cmp	r7, lr
   2fd84:	bge	2fd90 <fputs@plt+0x1ec20>
   2fd88:	ldr	r0, [pc, #104]	; 2fdf8 <fputs@plt+0x1ec88>
   2fd8c:	b	2fd34 <fputs@plt+0x1ebc4>
   2fd90:	cmp	ip, #3
   2fd94:	bgt	2fdc8 <fputs@plt+0x1ec58>
   2fd98:	add	r1, r6, #7
   2fd9c:	ldrb	r0, [r2, r1]
   2fda0:	cmp	r0, #57	; 0x39
   2fda4:	bhi	2fd3c <fputs@plt+0x1ebcc>
   2fda8:	ldrh	r0, [r2, r3]
   2fdac:	strh	r0, [r2, r4]
   2fdb0:	ldrb	r0, [r2, r1]
   2fdb4:	add	r0, r0, ip
   2fdb8:	strb	r0, [r2, r1]
   2fdbc:	add	r3, r3, ip
   2fdc0:	add	r0, r2, r3
   2fdc4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2fdc8:	asr	r1, ip, #8
   2fdcc:	strb	r1, [sl]
   2fdd0:	strb	ip, [r9]
   2fdd4:	b	2fdbc <fputs@plt+0x1ec4c>
   2fdd8:	mov	ip, r2
   2fddc:	mov	r4, r3
   2fde0:	ldrb	lr, [ip, r3]!
   2fde4:	ldrb	ip, [ip, #1]
   2fde8:	orrs	r3, ip, lr, lsl #8
   2fdec:	bne	2fd1c <fputs@plt+0x1ebac>
   2fdf0:	b	2fd3c <fputs@plt+0x1ebcc>
   2fdf4:	andeq	sp, r0, lr, lsl #31
   2fdf8:	muleq	r0, r9, pc	; <UNPREDICTABLE>
   2fdfc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fe00:	sub	sp, sp, #28
   2fe04:	ldrb	r3, [r0, #5]
   2fe08:	ldrh	r8, [r0, #18]
   2fe0c:	ldrh	r4, [r0, #14]
   2fe10:	str	r3, [sp, #4]
   2fe14:	ldr	r3, [r0, #52]	; 0x34
   2fe18:	ldr	r6, [r0, #56]	; 0x38
   2fe1c:	add	r8, r4, r8, lsl #1
   2fe20:	ldr	fp, [r3, #36]	; 0x24
   2fe24:	mov	r5, r0
   2fe28:	sub	r3, fp, #4
   2fe2c:	str	r3, [sp, #12]
   2fe30:	add	r3, r6, r8
   2fe34:	str	r3, [sp, #16]
   2fe38:	mov	r3, #0
   2fe3c:	str	r3, [sp]
   2fe40:	ldr	r3, [sp, #4]
   2fe44:	add	r4, r6, r4
   2fe48:	mov	r9, r6
   2fe4c:	mov	r2, fp
   2fe50:	add	r3, r6, r3
   2fe54:	str	r3, [sp, #8]
   2fe58:	ldr	r3, [sp, #16]
   2fe5c:	cmp	r3, r4
   2fe60:	bne	2feb0 <fputs@plt+0x1ed40>
   2fe64:	ldr	r3, [sp, #4]
   2fe68:	mov	r7, #0
   2fe6c:	add	r3, r6, r3
   2fe70:	asr	r1, r2, #8
   2fe74:	sub	r4, r2, r8
   2fe78:	strb	r1, [r3, #5]
   2fe7c:	strb	r2, [r3, #6]
   2fe80:	strb	r7, [r3, #1]
   2fe84:	strb	r7, [r3, #2]
   2fe88:	strb	r7, [r3, #7]
   2fe8c:	mov	r2, r4
   2fe90:	mov	r1, r7
   2fe94:	add	r0, r6, r8
   2fe98:	bl	10f48 <memset@plt>
   2fe9c:	ldrh	r3, [r5, #16]
   2fea0:	cmp	r4, r3
   2fea4:	beq	2ff9c <fputs@plt+0x1ee2c>
   2fea8:	ldr	r0, [pc, #248]	; 2ffa8 <fputs@plt+0x1ee38>
   2feac:	b	2fee0 <fputs@plt+0x1ed70>
   2feb0:	ldrb	r3, [r4]
   2feb4:	ldrb	r7, [r4, #1]
   2feb8:	orr	r7, r7, r3, lsl #8
   2febc:	ldr	r3, [sp, #12]
   2fec0:	cmp	r3, r7
   2fec4:	movge	r3, #0
   2fec8:	movlt	r3, #1
   2fecc:	cmp	r8, r7
   2fed0:	orrgt	r3, r3, #1
   2fed4:	cmp	r3, #0
   2fed8:	beq	2feec <fputs@plt+0x1ed7c>
   2fedc:	ldr	r0, [pc, #200]	; 2ffac <fputs@plt+0x1ee3c>
   2fee0:	add	sp, sp, #28
   2fee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2fee8:	b	2f3e4 <fputs@plt+0x1e274>
   2feec:	ldr	r3, [r5, #76]	; 0x4c
   2fef0:	add	r1, r9, r7
   2fef4:	mov	r0, r5
   2fef8:	str	r2, [sp, #20]
   2fefc:	blx	r3
   2ff00:	ldr	r2, [sp, #20]
   2ff04:	sub	sl, r2, r0
   2ff08:	cmp	r8, sl
   2ff0c:	mov	r3, r0
   2ff10:	bgt	2ff20 <fputs@plt+0x1edb0>
   2ff14:	add	r1, r7, r0
   2ff18:	cmp	fp, r1
   2ff1c:	bge	2ff28 <fputs@plt+0x1edb8>
   2ff20:	ldr	r0, [pc, #136]	; 2ffb0 <fputs@plt+0x1ee40>
   2ff24:	b	2fee0 <fputs@plt+0x1ed70>
   2ff28:	asr	r1, sl, #8
   2ff2c:	strb	r1, [r4]
   2ff30:	ldr	r1, [sp]
   2ff34:	strb	sl, [r4, #1]
   2ff38:	cmp	r1, #0
   2ff3c:	bne	2ff80 <fputs@plt+0x1ee10>
   2ff40:	cmp	r7, sl
   2ff44:	str	r0, [sp, #20]
   2ff48:	beq	2ff90 <fputs@plt+0x1ee20>
   2ff4c:	ldr	r1, [r5, #52]	; 0x34
   2ff50:	ldr	r3, [sp, #8]
   2ff54:	ldr	r1, [r1]
   2ff58:	ldrb	r0, [r3, #6]
   2ff5c:	ldr	r9, [r1, #208]	; 0xd0
   2ff60:	ldrb	r1, [r3, #5]
   2ff64:	orr	r0, r0, r1, lsl #8
   2ff68:	sub	r2, r2, r0
   2ff6c:	add	r1, r6, r0
   2ff70:	add	r0, r9, r0
   2ff74:	bl	10fe4 <memcpy@plt>
   2ff78:	ldr	r3, [sp, #20]
   2ff7c:	str	r9, [sp]
   2ff80:	mov	r2, r3
   2ff84:	add	r1, r9, r7
   2ff88:	add	r0, r6, sl
   2ff8c:	bl	10fe4 <memcpy@plt>
   2ff90:	add	r4, r4, #2
   2ff94:	mov	r2, sl
   2ff98:	b	2fe58 <fputs@plt+0x1ece8>
   2ff9c:	mov	r0, r7
   2ffa0:	add	sp, sp, #28
   2ffa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ffa8:	andeq	sp, r0, sp, ror #30
   2ffac:	andeq	sp, r0, pc, asr #30
   2ffb0:	andeq	sp, r0, r5, asr pc
   2ffb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ffb8:	mov	r9, r3
   2ffbc:	ldr	r3, [r0, #52]	; 0x34
   2ffc0:	sub	sp, sp, #28
   2ffc4:	ldrb	r5, [r0, #5]
   2ffc8:	str	r2, [sp, #8]
   2ffcc:	ldr	r2, [r3, #36]	; 0x24
   2ffd0:	ldr	r3, [r3]
   2ffd4:	ldr	r4, [r0, #56]	; 0x38
   2ffd8:	mov	sl, r1
   2ffdc:	ldr	fp, [r3, #208]	; 0xd0
   2ffe0:	add	r3, r5, #5
   2ffe4:	str	r3, [sp, #12]
   2ffe8:	add	r3, r5, #6
   2ffec:	add	r1, r4, r2
   2fff0:	str	r3, [sp, #16]
   2fff4:	add	r3, r5, #5
   2fff8:	str	r1, [sp, #4]
   2fffc:	add	r1, r5, #6
   30000:	ldrb	r3, [r4, r3]
   30004:	ldr	r8, [r0, #64]	; 0x40
   30008:	mov	r7, r0
   3000c:	ldrb	r0, [r4, r1]
   30010:	add	r8, r8, #2
   30014:	sub	r9, r9, #2
   30018:	orr	r0, r0, r3, lsl #8
   3001c:	sub	r2, r2, r0
   30020:	add	r1, r4, r0
   30024:	add	r0, fp, r0
   30028:	bl	10fe4 <memcpy@plt>
   3002c:	ldr	r6, [sp, #4]
   30030:	mov	r3, #0
   30034:	cmp	r3, sl
   30038:	blt	3008c <fputs@plt+0x1ef1c>
   3003c:	add	r5, r4, r5
   30040:	mov	r0, #0
   30044:	strh	sl, [r7, #18]
   30048:	strb	r0, [r7, #1]
   3004c:	strb	r0, [r5, #1]
   30050:	strb	r0, [r5, #2]
   30054:	ldrh	r3, [r7, #18]
   30058:	sub	r6, r6, r4
   3005c:	ldr	r2, [sp, #12]
   30060:	lsr	r3, r3, #8
   30064:	strb	r3, [r5, #3]
   30068:	ldrh	r3, [r7, #18]
   3006c:	strb	r3, [r5, #4]
   30070:	asr	r3, r6, #8
   30074:	strb	r3, [r4, r2]
   30078:	ldr	r3, [sp, #16]
   3007c:	strb	r6, [r4, r3]
   30080:	strb	r0, [r5, #7]
   30084:	add	sp, sp, #28
   30088:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3008c:	ldr	r2, [sp, #8]
   30090:	ldr	r0, [sp, #4]
   30094:	ldr	r1, [r2, r3, lsl #2]
   30098:	cmp	r4, r1
   3009c:	movls	r2, #1
   300a0:	movhi	r2, #0
   300a4:	cmp	r0, r1
   300a8:	movls	r2, #0
   300ac:	cmp	r2, #0
   300b0:	ldrh	r2, [r9, #2]!
   300b4:	subne	r1, r1, r4
   300b8:	addne	r1, fp, r1
   300bc:	sub	r6, r6, r2
   300c0:	sub	r0, r6, r4
   300c4:	cmp	r6, r8
   300c8:	asr	ip, r0, #8
   300cc:	strb	ip, [r8, #-2]
   300d0:	strb	r0, [r8, #-1]
   300d4:	add	r8, r8, #2
   300d8:	bcs	300ec <fputs@plt+0x1ef7c>
   300dc:	ldr	r0, [pc, #36]	; 30108 <fputs@plt+0x1ef98>
   300e0:	add	sp, sp, #28
   300e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   300e8:	b	2f3e4 <fputs@plt+0x1e274>
   300ec:	ldrh	r2, [r9]
   300f0:	mov	r0, r6
   300f4:	str	r3, [sp, #20]
   300f8:	bl	10fe4 <memcpy@plt>
   300fc:	ldr	r3, [sp, #20]
   30100:	add	r3, r3, #1
   30104:	b	30034 <fputs@plt+0x1eec4>
   30108:	andeq	pc, r0, pc, asr #6
   3010c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30110:	sub	sp, sp, #84	; 0x54
   30114:	subs	r9, r3, #0
   30118:	str	r0, [sp, #4]
   3011c:	mov	r4, r1
   30120:	mov	sl, r2
   30124:	ldr	r6, [r2, #4]
   30128:	ldr	fp, [r2]
   3012c:	beq	301b4 <fputs@plt+0x1f044>
   30130:	ldrb	r3, [r1, #1]
   30134:	tst	r3, #128	; 0x80
   30138:	streq	r3, [sp, #40]	; 0x28
   3013c:	moveq	r7, #2
   30140:	beq	30154 <fputs@plt+0x1efe4>
   30144:	add	r1, sp, #40	; 0x28
   30148:	add	r0, r4, #1
   3014c:	bl	1b028 <fputs@plt+0x9eb8>
   30150:	add	r7, r0, #1
   30154:	ldrb	r5, [r4]
   30158:	ldr	r0, [sp, #40]	; 0x28
   3015c:	add	r6, r6, #40	; 0x28
   30160:	str	r5, [sp, #32]
   30164:	bl	16f44 <fputs@plt+0x5dd4>
   30168:	mov	r9, #1
   3016c:	add	r5, r5, r0
   30170:	add	r6, r6, #40	; 0x28
   30174:	add	r3, fp, r9, lsl #2
   30178:	str	r3, [sp, #24]
   3017c:	ldrh	r3, [r6, #-32]	; 0xffffffe0
   30180:	sub	r8, r6, #40	; 0x28
   30184:	tst	r3, #4
   30188:	beq	303d0 <fputs@plt+0x1f260>
   3018c:	ldrb	r1, [r4, r7]
   30190:	cmp	r1, #9
   30194:	str	r1, [sp, #36]	; 0x24
   30198:	bls	30200 <fputs@plt+0x1f090>
   3019c:	mov	r0, #1
   301a0:	ldr	r3, [fp, #16]
   301a4:	ldrb	r3, [r3, r9]
   301a8:	cmp	r3, #0
   301ac:	rsbne	r0, r0, #0
   301b0:	b	30494 <fputs@plt+0x1f324>
   301b4:	ldrb	r3, [r1]
   301b8:	tst	r3, #128	; 0x80
   301bc:	streq	r3, [sp, #32]
   301c0:	moveq	r7, #1
   301c4:	beq	301d8 <fputs@plt+0x1f068>
   301c8:	add	r1, sp, #32
   301cc:	mov	r0, r4
   301d0:	bl	1b028 <fputs@plt+0x9eb8>
   301d4:	mov	r7, r0
   301d8:	ldr	r5, [sp, #32]
   301dc:	ldr	r3, [sp, #4]
   301e0:	cmp	r5, r3
   301e4:	bls	30170 <fputs@plt+0x1f000>
   301e8:	ldr	r0, [pc, #1016]	; 305e8 <fputs@plt+0x1f478>
   301ec:	bl	2f3e4 <fputs@plt+0x1e274>
   301f0:	strb	r0, [sl, #11]
   301f4:	mov	r0, r9
   301f8:	add	sp, sp, #84	; 0x54
   301fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30200:	cmp	r1, #0
   30204:	bne	30210 <fputs@plt+0x1f0a0>
   30208:	mvn	r0, #0
   3020c:	b	301a0 <fputs@plt+0x1f030>
   30210:	cmp	r1, #7
   30214:	add	r0, r4, r5
   30218:	bne	30240 <fputs@plt+0x1f0d0>
   3021c:	add	r2, sp, #40	; 0x28
   30220:	bl	19720 <fputs@plt+0x85b0>
   30224:	vldr	d0, [sp, #40]	; 0x28
   30228:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   3022c:	bl	1bdc0 <fputs@plt+0xac50>
   30230:	rsb	r0, r0, #0
   30234:	cmp	r0, #0
   30238:	beq	3028c <fputs@plt+0x1f11c>
   3023c:	b	301a0 <fputs@plt+0x1f030>
   30240:	cmp	r1, #6
   30244:	ldrls	pc, [pc, r1, lsl #2]
   30248:	b	303c0 <fputs@plt+0x1f250>
   3024c:	andeq	r0, r3, r8, ror #4
   30250:	andeq	r0, r3, r8, ror #4
   30254:	andeq	r0, r3, r8, ror #5
   30258:	strdeq	r0, [r3], -r8
   3025c:	andeq	r0, r3, r0, lsl r3
   30260:	andeq	r0, r3, ip, lsr #6
   30264:	andeq	r0, r3, r0, ror r3
   30268:	ldrsb	r2, [r0]
   3026c:	asr	r3, r2, #31
   30270:	ldrd	r0, [r6, #-40]	; 0xffffffd8
   30274:	cmp	r2, r0
   30278:	sbcs	ip, r3, r1
   3027c:	blt	30208 <fputs@plt+0x1f098>
   30280:	cmp	r0, r2
   30284:	sbcs	r3, r1, r3
   30288:	blt	3019c <fputs@plt+0x1f02c>
   3028c:	ldr	r2, [sp, #36]	; 0x24
   30290:	add	r9, r9, #1
   30294:	mov	r0, r2
   30298:	bl	16f44 <fputs@plt+0x5dd4>
   3029c:	mov	r1, #0
   302a0:	mov	r3, #1
   302a4:	add	r5, r5, r0
   302a8:	mov	r0, r2
   302ac:	lsr	r2, r0, #7
   302b0:	orr	r2, r2, r1, lsl #25
   302b4:	lsr	ip, r1, #7
   302b8:	mov	r0, r2
   302bc:	mov	r1, ip
   302c0:	orrs	r2, r0, r1
   302c4:	bne	305b4 <fputs@plt+0x1f444>
   302c8:	add	r7, r7, r3
   302cc:	ldr	r3, [sp, #32]
   302d0:	cmp	r7, r3
   302d4:	bcc	305bc <fputs@plt+0x1f44c>
   302d8:	mov	r3, #1
   302dc:	strb	r3, [sl, #14]
   302e0:	ldrsb	r9, [sl, #10]
   302e4:	b	301f4 <fputs@plt+0x1f084>
   302e8:	ldrsb	r1, [r0]
   302ec:	ldrb	r2, [r0, #1]
   302f0:	orr	r2, r2, r1, lsl #8
   302f4:	b	3026c <fputs@plt+0x1f0fc>
   302f8:	ldrb	r3, [r0, #1]
   302fc:	ldrb	r2, [r0, #2]
   30300:	ldrsb	r1, [r0]
   30304:	orr	r2, r2, r3, lsl #8
   30308:	orr	r2, r2, r1, lsl #16
   3030c:	b	3026c <fputs@plt+0x1f0fc>
   30310:	ldrb	r3, [r0]
   30314:	ldrb	r2, [r0, #3]
   30318:	ldrb	r1, [r0, #2]
   3031c:	orr	r2, r2, r3, lsl #24
   30320:	ldrb	r3, [r0, #1]
   30324:	orr	r2, r2, r3, lsl #16
   30328:	b	302f0 <fputs@plt+0x1f180>
   3032c:	ldrb	r3, [r0, #2]
   30330:	ldrb	r1, [r0, #5]
   30334:	ldrsb	r2, [r0]
   30338:	orr	r1, r1, r3, lsl #24
   3033c:	ldrb	r3, [r0, #3]
   30340:	orr	r1, r1, r3, lsl #16
   30344:	ldrb	r3, [r0, #4]
   30348:	orr	r1, r1, r3, lsl #8
   3034c:	ldrb	r3, [r0, #1]
   30350:	orr	r3, r3, r2, lsl #8
   30354:	str	r3, [sp, #12]
   30358:	mov	r3, #0
   3035c:	str	r3, [sp, #8]
   30360:	ldrd	r2, [sp, #8]
   30364:	adds	r2, r2, r1
   30368:	adc	r3, r3, #0
   3036c:	b	30270 <fputs@plt+0x1f100>
   30370:	ldrb	r2, [r0]
   30374:	ldrb	r3, [r0, #3]
   30378:	ldrb	r1, [r0, #7]
   3037c:	orr	r3, r3, r2, lsl #24
   30380:	ldrb	r2, [r0, #1]
   30384:	orr	r3, r3, r2, lsl #16
   30388:	ldrb	r2, [r0, #2]
   3038c:	orr	r3, r3, r2, lsl #8
   30390:	str	r3, [sp, #20]
   30394:	mov	r3, #0
   30398:	str	r3, [sp, #16]
   3039c:	ldrb	r3, [r0, #4]
   303a0:	orr	r1, r1, r3, lsl #24
   303a4:	ldrb	r3, [r0, #5]
   303a8:	orr	r1, r1, r3, lsl #16
   303ac:	ldrb	r3, [r0, #6]
   303b0:	orr	r1, r1, r3, lsl #8
   303b4:	ldrd	r2, [sp, #16]
   303b8:	orr	r2, r2, r1
   303bc:	b	30270 <fputs@plt+0x1f100>
   303c0:	sub	r1, r1, #8
   303c4:	mov	r2, r1
   303c8:	mov	r3, #0
   303cc:	b	30270 <fputs@plt+0x1f100>
   303d0:	tst	r3, #8
   303d4:	beq	30430 <fputs@plt+0x1f2c0>
   303d8:	ldrb	r1, [r4, r7]
   303dc:	cmp	r1, #9
   303e0:	str	r1, [sp, #36]	; 0x24
   303e4:	bhi	3019c <fputs@plt+0x1f02c>
   303e8:	cmp	r1, #0
   303ec:	beq	30208 <fputs@plt+0x1f098>
   303f0:	add	r2, sp, #40	; 0x28
   303f4:	add	r0, r4, r5
   303f8:	bl	19720 <fputs@plt+0x85b0>
   303fc:	ldr	r3, [sp, #36]	; 0x24
   30400:	vldr	d0, [r6, #-40]	; 0xffffffd8
   30404:	cmp	r3, #7
   30408:	bne	30424 <fputs@plt+0x1f2b4>
   3040c:	vldr	d7, [sp, #40]	; 0x28
   30410:	vcmpe.f64	d7, d0
   30414:	vmrs	APSR_nzcv, fpscr
   30418:	bmi	30208 <fputs@plt+0x1f098>
   3041c:	bgt	3019c <fputs@plt+0x1f02c>
   30420:	b	3028c <fputs@plt+0x1f11c>
   30424:	ldrd	r0, [sp, #40]	; 0x28
   30428:	bl	1bdc0 <fputs@plt+0xac50>
   3042c:	b	30234 <fputs@plt+0x1f0c4>
   30430:	tst	r3, #2
   30434:	beq	30514 <fputs@plt+0x1f3a4>
   30438:	ldrb	r3, [r4, r7]
   3043c:	add	r0, r4, r7
   30440:	tst	r3, #128	; 0x80
   30444:	streq	r3, [sp, #36]	; 0x24
   30448:	beq	30454 <fputs@plt+0x1f2e4>
   3044c:	add	r1, sp, #36	; 0x24
   30450:	bl	1b028 <fputs@plt+0x9eb8>
   30454:	ldr	r3, [sp, #36]	; 0x24
   30458:	cmp	r3, #11
   3045c:	bls	30208 <fputs@plt+0x1f098>
   30460:	tst	r3, #1
   30464:	beq	3019c <fputs@plt+0x1f02c>
   30468:	sub	r3, r3, #12
   3046c:	ldr	r1, [sp, #4]
   30470:	lsr	r3, r3, #1
   30474:	add	r2, r5, r3
   30478:	cmp	r2, r1
   3047c:	str	r3, [sp, #52]	; 0x34
   30480:	bls	3049c <fputs@plt+0x1f32c>
   30484:	ldr	r0, [pc, #352]	; 305ec <fputs@plt+0x1f47c>
   30488:	bl	2f3e4 <fputs@plt+0x1e274>
   3048c:	strb	r0, [sl, #11]
   30490:	mov	r0, #0
   30494:	mov	r9, r0
   30498:	b	301f4 <fputs@plt+0x1f084>
   3049c:	ldr	r2, [sp, #24]
   304a0:	ldr	r2, [r2, #20]
   304a4:	cmp	r2, #0
   304a8:	beq	304e0 <fputs@plt+0x1f370>
   304ac:	ldrb	r3, [fp, #4]
   304b0:	mov	r1, r8
   304b4:	add	r0, sp, #40	; 0x28
   304b8:	strb	r3, [sp, #50]	; 0x32
   304bc:	ldr	r3, [fp, #12]
   304c0:	str	r3, [sp, #72]	; 0x48
   304c4:	mov	r3, #2
   304c8:	strh	r3, [sp, #48]	; 0x30
   304cc:	add	r3, r4, r5
   304d0:	str	r3, [sp, #56]	; 0x38
   304d4:	add	r3, sl, #11
   304d8:	bl	2d4c0 <fputs@plt+0x1c350>
   304dc:	b	30234 <fputs@plt+0x1f0c4>
   304e0:	ldr	r8, [r6, #-28]	; 0xffffffe4
   304e4:	ldr	r1, [r6, #-24]	; 0xffffffe8
   304e8:	cmp	r3, r8
   304ec:	movlt	r2, r3
   304f0:	movge	r2, r8
   304f4:	add	r0, r4, r5
   304f8:	str	r3, [sp, #28]
   304fc:	bl	10eac <memcmp@plt>
   30500:	cmp	r0, #0
   30504:	bne	301a0 <fputs@plt+0x1f030>
   30508:	ldr	r3, [sp, #28]
   3050c:	sub	r0, r3, r8
   30510:	b	30234 <fputs@plt+0x1f0c4>
   30514:	tst	r3, #16
   30518:	beq	305a0 <fputs@plt+0x1f430>
   3051c:	ldrb	r3, [r4, r7]
   30520:	add	r0, r4, r7
   30524:	tst	r3, #128	; 0x80
   30528:	streq	r3, [sp, #36]	; 0x24
   3052c:	beq	30538 <fputs@plt+0x1f3c8>
   30530:	add	r1, sp, #36	; 0x24
   30534:	bl	1b028 <fputs@plt+0x9eb8>
   30538:	ldr	r8, [sp, #36]	; 0x24
   3053c:	cmp	r8, #11
   30540:	bls	30208 <fputs@plt+0x1f098>
   30544:	ands	r3, r8, #1
   30548:	bne	30208 <fputs@plt+0x1f098>
   3054c:	sub	r8, r8, #12
   30550:	ldr	r1, [sp, #4]
   30554:	lsr	r8, r8, #1
   30558:	add	r2, r5, r8
   3055c:	cmp	r2, r1
   30560:	strhi	r3, [sp, #4]
   30564:	ldrhi	r0, [pc, #132]	; 305f0 <fputs@plt+0x1f480>
   30568:	bhi	30488 <fputs@plt+0x1f318>
   3056c:	ldr	r3, [r6, #-28]	; 0xffffffe4
   30570:	ldr	r1, [r6, #-24]	; 0xffffffe8
   30574:	cmp	r8, r3
   30578:	movlt	r2, r8
   3057c:	movge	r2, r3
   30580:	add	r0, r4, r5
   30584:	str	r3, [sp, #28]
   30588:	bl	10eac <memcmp@plt>
   3058c:	cmp	r0, #0
   30590:	bne	301a0 <fputs@plt+0x1f030>
   30594:	ldr	r3, [sp, #28]
   30598:	sub	r0, r8, r3
   3059c:	b	30234 <fputs@plt+0x1f0c4>
   305a0:	ldrb	r0, [r4, r7]
   305a4:	str	r0, [sp, #36]	; 0x24
   305a8:	adds	r0, r0, #0
   305ac:	movne	r0, #1
   305b0:	b	30234 <fputs@plt+0x1f0c4>
   305b4:	add	r3, r3, #1
   305b8:	b	302ac <fputs@plt+0x1f13c>
   305bc:	ldrh	r3, [sl, #8]
   305c0:	cmp	r9, r3
   305c4:	bge	302d8 <fputs@plt+0x1f168>
   305c8:	ldr	r3, [sp, #24]
   305cc:	add	r6, r6, #40	; 0x28
   305d0:	add	r3, r3, #4
   305d4:	str	r3, [sp, #24]
   305d8:	ldr	r3, [sp, #4]
   305dc:	cmp	r5, r3
   305e0:	bls	3017c <fputs@plt+0x1f00c>
   305e4:	b	302d8 <fputs@plt+0x1f168>
   305e8:	andeq	r1, r1, r5, lsl #18
   305ec:	andeq	r1, r1, r0, asr r9
   305f0:	andeq	r1, r1, sp, ror #18
   305f4:	mov	r3, #0
   305f8:	b	3010c <fputs@plt+0x1ef9c>
   305fc:	push	{r4, r5, r6, r7, r8, lr}
   30600:	mov	r5, r1
   30604:	mov	r6, r3
   30608:	ldr	r3, [r5]
   3060c:	mov	r7, r2
   30610:	cmp	r3, #0
   30614:	ldr	r2, [sp, #24]
   30618:	ldr	r1, [sp, #28]
   3061c:	ldr	r4, [r0, #12]
   30620:	bne	3063c <fputs@plt+0x1f4cc>
   30624:	ldr	r0, [r0, #8]
   30628:	mov	r3, r4
   3062c:	ldr	r0, [r0, #28]
   30630:	bl	1b0b0 <fputs@plt+0x9f40>
   30634:	mov	r3, #1
   30638:	str	r3, [r5]
   3063c:	mov	r2, r4
   30640:	mov	r1, r7
   30644:	mov	r0, r6
   30648:	pop	{r4, r5, r6, r7, r8, lr}
   3064c:	b	305f4 <fputs@plt+0x1f484>
   30650:	ldrb	r3, [r1]
   30654:	ldrb	ip, [r1, #1]
   30658:	push	{r4, r5, r6, r7, lr}
   3065c:	and	r3, r3, #63	; 0x3f
   30660:	add	lr, r1, r3
   30664:	cmp	ip, #9
   30668:	ldrls	pc, [pc, ip, lsl #2]
   3066c:	b	30788 <fputs@plt+0x1f618>
   30670:	andeq	r0, r3, r8, lsl #15
   30674:	andeq	r0, r3, r4, lsr #13
   30678:	andeq	r0, r3, r8, asr #13
   3067c:	ldrdeq	r0, [r3], -r8
   30680:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   30684:	andeq	r0, r3, ip, lsl #14
   30688:	andeq	r0, r3, r4, asr #14
   3068c:	andeq	r0, r3, r8, lsl #15
   30690:	muleq	r3, r0, r7
   30694:	muleq	r3, r8, r6
   30698:	mov	r4, #1
   3069c:	mov	r5, #0
   306a0:	b	306ac <fputs@plt+0x1f53c>
   306a4:	ldrsb	r4, [r1, r3]
   306a8:	asr	r5, r4, #31
   306ac:	ldr	r3, [r2, #4]
   306b0:	ldrd	r6, [r3]
   306b4:	cmp	r4, r6
   306b8:	sbcs	r3, r5, r7
   306bc:	bge	30798 <fputs@plt+0x1f628>
   306c0:	ldrsb	r0, [r2, #12]
   306c4:	pop	{r4, r5, r6, r7, pc}
   306c8:	ldrsb	r3, [r1, r3]
   306cc:	ldrb	r4, [lr, #1]
   306d0:	orr	r4, r4, r3, lsl #8
   306d4:	b	306a8 <fputs@plt+0x1f538>
   306d8:	ldrb	ip, [lr, #1]
   306dc:	ldrb	r4, [lr, #2]
   306e0:	ldrsb	r3, [r1, r3]
   306e4:	orr	r4, r4, ip, lsl #8
   306e8:	orr	r4, r4, r3, lsl #16
   306ec:	b	306a8 <fputs@plt+0x1f538>
   306f0:	ldrb	r3, [r1, r3]
   306f4:	ldrb	r4, [lr, #3]
   306f8:	orr	r4, r4, r3, lsl #24
   306fc:	ldrb	r3, [lr, #1]
   30700:	orr	r4, r4, r3, lsl #16
   30704:	ldrb	r3, [lr, #2]
   30708:	b	306d0 <fputs@plt+0x1f560>
   3070c:	ldrb	r4, [lr, #2]
   30710:	ldrb	ip, [lr, #5]
   30714:	ldrsb	r6, [r1, r3]
   30718:	ldrb	r3, [lr, #1]
   3071c:	orr	ip, ip, r4, lsl #24
   30720:	ldrb	r4, [lr, #3]
   30724:	orr	r5, r3, r6, lsl #8
   30728:	orr	ip, ip, r4, lsl #16
   3072c:	ldrb	r4, [lr, #4]
   30730:	orr	ip, ip, r4, lsl #8
   30734:	mov	r4, #0
   30738:	adds	r4, r4, ip
   3073c:	adc	r5, r5, #0
   30740:	b	306ac <fputs@plt+0x1f53c>
   30744:	ldrb	ip, [r1, r3]
   30748:	ldrb	r3, [lr, #3]
   3074c:	mov	r4, #0
   30750:	orr	r3, r3, ip, lsl #24
   30754:	ldrb	ip, [lr, #1]
   30758:	orr	r3, r3, ip, lsl #16
   3075c:	ldrb	ip, [lr, #2]
   30760:	orr	r5, r3, ip, lsl #8
   30764:	ldrb	ip, [lr, #4]
   30768:	ldrb	r3, [lr, #7]
   3076c:	orr	r3, r3, ip, lsl #24
   30770:	ldrb	ip, [lr, #5]
   30774:	orr	r3, r3, ip, lsl #16
   30778:	ldrb	ip, [lr, #6]
   3077c:	orr	r3, r3, ip, lsl #8
   30780:	orr	r4, r4, r3
   30784:	b	306ac <fputs@plt+0x1f53c>
   30788:	pop	{r4, r5, r6, r7, lr}
   3078c:	b	305f4 <fputs@plt+0x1f484>
   30790:	mov	r4, #0
   30794:	b	3069c <fputs@plt+0x1f52c>
   30798:	cmp	r6, r4
   3079c:	sbcs	r3, r7, r5
   307a0:	bge	307ac <fputs@plt+0x1f63c>
   307a4:	ldrsb	r0, [r2, #13]
   307a8:	pop	{r4, r5, r6, r7, pc}
   307ac:	ldrh	r3, [r2, #8]
   307b0:	cmp	r3, #1
   307b4:	bls	307c4 <fputs@plt+0x1f654>
   307b8:	mov	r3, #1
   307bc:	pop	{r4, r5, r6, r7, lr}
   307c0:	b	3010c <fputs@plt+0x1ef9c>
   307c4:	mov	r3, #1
   307c8:	ldrsb	r0, [r2, #10]
   307cc:	strb	r3, [r2, #14]
   307d0:	pop	{r4, r5, r6, r7, pc}
   307d4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   307d8:	mov	r6, r0
   307dc:	ldr	r5, [sp, #32]
   307e0:	ldrb	r4, [r2, #1]
   307e4:	ldr	r7, [sp, #36]	; 0x24
   307e8:	ldrb	ip, [r5, #1]
   307ec:	cmp	r4, #7
   307f0:	cmpgt	ip, #7
   307f4:	movgt	lr, #1
   307f8:	movle	lr, #0
   307fc:	subgt	ip, r4, ip
   30800:	bgt	30910 <fputs@plt+0x1f7a0>
   30804:	ldrb	r0, [r2]
   30808:	ldrb	sl, [r5]
   3080c:	cmp	r4, ip
   30810:	add	r8, r2, r0
   30814:	add	r9, r5, sl
   30818:	bne	308e8 <fputs@plt+0x1f778>
   3081c:	ldrb	ip, [r2, r0]
   30820:	ldrb	r0, [r5, sl]
   30824:	eor	r0, r0, ip
   30828:	tst	r0, #128	; 0x80
   3082c:	bne	308a4 <fputs@plt+0x1f734>
   30830:	ldr	ip, [pc, #272]	; 30948 <fputs@plt+0x1f7d8>
   30834:	add	ip, ip, r4
   30838:	ldrb	r4, [ip, #3497]	; 0xda9
   3083c:	cmp	lr, r4
   30840:	blt	308d0 <fputs@plt+0x1f760>
   30844:	ldr	r0, [r6, #8]
   30848:	ldr	r0, [r0, #28]
   3084c:	ldrh	ip, [r0, #6]
   30850:	cmp	ip, #1
   30854:	bls	30940 <fputs@plt+0x1f7d0>
   30858:	mov	r9, r3
   3085c:	ldr	r3, [r1]
   30860:	mov	sl, r2
   30864:	cmp	r3, #0
   30868:	mov	r8, r1
   3086c:	ldr	r4, [r6, #12]
   30870:	bne	3088c <fputs@plt+0x1f71c>
   30874:	mov	r3, r4
   30878:	mov	r2, r5
   3087c:	mov	r1, r7
   30880:	bl	1b0b0 <fputs@plt+0x9f40>
   30884:	mov	r3, #1
   30888:	str	r3, [r8]
   3088c:	mov	r2, r4
   30890:	mov	r1, sl
   30894:	mov	r0, r9
   30898:	mov	r3, #1
   3089c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   308a0:	b	3010c <fputs@plt+0x1ef9c>
   308a4:	tst	ip, #128	; 0x80
   308a8:	mvnne	ip, #0
   308ac:	moveq	ip, #1
   308b0:	ldr	r3, [r6, #8]
   308b4:	ldr	r3, [r3, #28]
   308b8:	ldr	r3, [r3, #16]
   308bc:	ldrb	r3, [r3]
   308c0:	cmp	r3, #0
   308c4:	rsbne	ip, ip, #0
   308c8:	mov	r0, ip
   308cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   308d0:	ldrb	ip, [r8, lr]
   308d4:	ldrb	r0, [r9, lr]
   308d8:	subs	ip, ip, r0
   308dc:	bne	308b0 <fputs@plt+0x1f740>
   308e0:	add	lr, lr, #1
   308e4:	b	3083c <fputs@plt+0x1f6cc>
   308e8:	cmp	ip, #7
   308ec:	bgt	3091c <fputs@plt+0x1f7ac>
   308f0:	cmp	r4, #7
   308f4:	bgt	30930 <fputs@plt+0x1f7c0>
   308f8:	sub	ip, r4, ip
   308fc:	cmp	ip, #0
   30900:	bgt	30920 <fputs@plt+0x1f7b0>
   30904:	ldrsb	r0, [r5, sl]
   30908:	cmp	r0, #0
   3090c:	blt	30938 <fputs@plt+0x1f7c8>
   30910:	cmp	ip, #0
   30914:	beq	30844 <fputs@plt+0x1f6d4>
   30918:	b	308b0 <fputs@plt+0x1f740>
   3091c:	mov	ip, #1
   30920:	ldrsb	r3, [r2, r0]
   30924:	cmp	r3, #0
   30928:	mvnlt	ip, #0
   3092c:	b	308b0 <fputs@plt+0x1f740>
   30930:	mvn	ip, #0
   30934:	b	30904 <fputs@plt+0x1f794>
   30938:	mov	ip, #1
   3093c:	b	308b0 <fputs@plt+0x1f740>
   30940:	mov	ip, #0
   30944:	b	308c8 <fputs@plt+0x1f758>
   30948:	strheq	r4, [r7], -r0
   3094c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30950:	sub	sp, sp, #20
   30954:	mov	fp, r3
   30958:	ldr	r6, [sp, #56]	; 0x38
   3095c:	ldrb	r3, [r2, #1]
   30960:	ldrb	r7, [r2]
   30964:	ldrb	r8, [r6]
   30968:	tst	r3, #128	; 0x80
   3096c:	mov	sl, r0
   30970:	mov	r9, r1
   30974:	mov	r5, r2
   30978:	add	r7, r2, r7
   3097c:	add	r8, r6, r8
   30980:	streq	r3, [sp, #8]
   30984:	beq	30994 <fputs@plt+0x1f824>
   30988:	add	r1, sp, #8
   3098c:	add	r0, r2, #1
   30990:	bl	1b028 <fputs@plt+0x9eb8>
   30994:	ldr	r3, [sp, #8]
   30998:	sub	r3, r3, #13
   3099c:	add	r3, r3, r3, lsr #31
   309a0:	asr	r3, r3, #1
   309a4:	str	r3, [sp, #8]
   309a8:	ldrb	r3, [r6, #1]
   309ac:	tst	r3, #128	; 0x80
   309b0:	streq	r3, [sp, #12]
   309b4:	beq	309c4 <fputs@plt+0x1f854>
   309b8:	add	r1, sp, #12
   309bc:	add	r0, r6, #1
   309c0:	bl	1b028 <fputs@plt+0x9eb8>
   309c4:	ldr	r4, [sp, #12]
   309c8:	ldr	r3, [sp, #8]
   309cc:	sub	r4, r4, #13
   309d0:	mov	r1, r8
   309d4:	add	r4, r4, r4, lsr #31
   309d8:	mov	r0, r7
   309dc:	asr	r4, r4, #1
   309e0:	cmp	r4, r3
   309e4:	movlt	r2, r4
   309e8:	movge	r2, r3
   309ec:	str	r4, [sp, #12]
   309f0:	str	r3, [sp, #4]
   309f4:	bl	10eac <memcmp@plt>
   309f8:	ldr	r2, [sl, #8]
   309fc:	cmp	r0, #0
   30a00:	bne	30a68 <fputs@plt+0x1f8f8>
   30a04:	ldr	r3, [sp, #4]
   30a08:	subs	r0, r3, r4
   30a0c:	bne	30a68 <fputs@plt+0x1f8f8>
   30a10:	ldr	ip, [r2, #28]
   30a14:	ldrh	r3, [ip, #6]
   30a18:	cmp	r3, #1
   30a1c:	bls	30a60 <fputs@plt+0x1f8f0>
   30a20:	ldr	r3, [r9]
   30a24:	ldr	r4, [sl, #12]
   30a28:	cmp	r3, #0
   30a2c:	bne	30a4c <fputs@plt+0x1f8dc>
   30a30:	mov	r3, r4
   30a34:	mov	r2, r6
   30a38:	ldr	r1, [sp, #60]	; 0x3c
   30a3c:	mov	r0, ip
   30a40:	bl	1b0b0 <fputs@plt+0x9f40>
   30a44:	mov	r3, #1
   30a48:	str	r3, [r9]
   30a4c:	mov	r3, #1
   30a50:	mov	r2, r4
   30a54:	mov	r1, r5
   30a58:	mov	r0, fp
   30a5c:	bl	3010c <fputs@plt+0x1ef9c>
   30a60:	add	sp, sp, #20
   30a64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30a68:	ldr	r3, [r2, #28]
   30a6c:	ldr	r3, [r3, #16]
   30a70:	ldrb	r3, [r3]
   30a74:	cmp	r3, #0
   30a78:	rsbne	r0, r0, #0
   30a7c:	b	30a60 <fputs@plt+0x1f8f0>
   30a80:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   30a84:	mov	r8, r0
   30a88:	ldrb	r3, [r1, #1]
   30a8c:	mov	r6, r1
   30a90:	mov	r5, r2
   30a94:	tst	r3, #128	; 0x80
   30a98:	streq	r3, [sp, #4]
   30a9c:	beq	30aac <fputs@plt+0x1f93c>
   30aa0:	add	r1, sp, #4
   30aa4:	add	r0, r6, #1
   30aa8:	bl	1b028 <fputs@plt+0x9eb8>
   30aac:	ldr	r4, [sp, #4]
   30ab0:	cmp	r4, #11
   30ab4:	bgt	30ac4 <fputs@plt+0x1f954>
   30ab8:	ldrsb	r0, [r5, #12]
   30abc:	add	sp, sp, #8
   30ac0:	pop	{r4, r5, r6, r7, r8, pc}
   30ac4:	tst	r4, #1
   30ac8:	bne	30ad4 <fputs@plt+0x1f964>
   30acc:	ldrsb	r0, [r5, #13]
   30ad0:	b	30abc <fputs@plt+0x1f94c>
   30ad4:	ldrb	r0, [r6]
   30ad8:	sub	r4, r4, #12
   30adc:	asr	r4, r4, #1
   30ae0:	add	r3, r0, r4
   30ae4:	cmp	r3, r8
   30ae8:	ble	30b00 <fputs@plt+0x1f990>
   30aec:	ldr	r0, [pc, #120]	; 30b6c <fputs@plt+0x1f9fc>
   30af0:	bl	2f3e4 <fputs@plt+0x1e274>
   30af4:	strb	r0, [r5, #11]
   30af8:	mov	r0, #0
   30afc:	b	30abc <fputs@plt+0x1f94c>
   30b00:	ldr	r3, [r5, #4]
   30b04:	add	r0, r6, r0
   30b08:	ldr	r7, [r3, #12]
   30b0c:	ldr	r1, [r3, #16]
   30b10:	cmp	r4, r7
   30b14:	movlt	r2, r4
   30b18:	movge	r2, r7
   30b1c:	bl	10eac <memcmp@plt>
   30b20:	cmp	r0, #0
   30b24:	bne	30b64 <fputs@plt+0x1f9f4>
   30b28:	sub	r4, r4, r7
   30b2c:	cmp	r4, #0
   30b30:	bne	30b64 <fputs@plt+0x1f9f4>
   30b34:	ldrh	r3, [r5, #8]
   30b38:	cmp	r3, #1
   30b3c:	movls	r3, #1
   30b40:	ldrsbls	r0, [r5, #10]
   30b44:	strbls	r3, [r5, #14]
   30b48:	bls	30abc <fputs@plt+0x1f94c>
   30b4c:	mov	r3, #1
   30b50:	mov	r2, r5
   30b54:	mov	r1, r6
   30b58:	mov	r0, r8
   30b5c:	bl	3010c <fputs@plt+0x1ef9c>
   30b60:	b	30abc <fputs@plt+0x1f94c>
   30b64:	bgt	30acc <fputs@plt+0x1f95c>
   30b68:	b	30ab8 <fputs@plt+0x1f948>
   30b6c:	andeq	r1, r1, pc, lsl sl
   30b70:	ldr	r3, [pc, #36]	; 30b9c <fputs@plt+0x1fa2c>
   30b74:	push	{r0, r1, r2, lr}
   30b78:	ldr	r2, [pc, #32]	; 30ba0 <fputs@plt+0x1fa30>
   30b7c:	str	r3, [sp]
   30b80:	ldr	r1, [pc, #28]	; 30ba4 <fputs@plt+0x1fa34>
   30b84:	mov	r3, r0
   30b88:	mov	r0, #14
   30b8c:	bl	2e3c0 <fputs@plt+0x1d250>
   30b90:	mov	r0, #14
   30b94:	add	sp, sp, #12
   30b98:	pop	{pc}		; (ldr pc, [sp], #4)
   30b9c:	andeq	r7, r7, r3, ror #18
   30ba0:	andeq	r7, r7, r2, ror ip
   30ba4:	andeq	r7, r7, r6, ror #21
   30ba8:	push	{r4, r5, lr}
   30bac:	sub	sp, sp, #524	; 0x20c
   30bb0:	add	r4, sp, #4
   30bb4:	mov	r3, r0
   30bb8:	mov	r5, r1
   30bbc:	ldr	r2, [pc, #152]	; 30c5c <fputs@plt+0x1faec>
   30bc0:	mov	r1, r4
   30bc4:	mov	r0, #512	; 0x200
   30bc8:	bl	2bc00 <fputs@plt+0x1aa90>
   30bcc:	mov	r0, r4
   30bd0:	bl	10fc0 <strlen@plt>
   30bd4:	cmp	r0, #0
   30bd8:	ble	30c40 <fputs@plt+0x1fad0>
   30bdc:	ldrb	r3, [r4, r0]
   30be0:	cmp	r3, #47	; 0x2f
   30be4:	bne	30c38 <fputs@plt+0x1fac8>
   30be8:	add	r3, sp, #520	; 0x208
   30bec:	add	r0, r3, r0
   30bf0:	mov	r3, #0
   30bf4:	strb	r3, [r0, #-516]	; 0xfffffdfc
   30bf8:	mov	r2, #0
   30bfc:	mov	r1, r2
   30c00:	mov	r0, r4
   30c04:	bl	2e6ec <fputs@plt+0x1d57c>
   30c08:	cmp	r0, #0
   30c0c:	str	r0, [r5]
   30c10:	movge	r0, #0
   30c14:	bge	30c30 <fputs@plt+0x1fac0>
   30c18:	ldr	r0, [pc, #64]	; 30c60 <fputs@plt+0x1faf0>
   30c1c:	bl	30b70 <fputs@plt+0x1fa00>
   30c20:	ldr	r3, [pc, #56]	; 30c60 <fputs@plt+0x1faf0>
   30c24:	mov	r2, r4
   30c28:	ldr	r1, [pc, #52]	; 30c64 <fputs@plt+0x1faf4>
   30c2c:	bl	2e7f4 <fputs@plt+0x1d684>
   30c30:	add	sp, sp, #524	; 0x20c
   30c34:	pop	{r4, r5, pc}
   30c38:	sub	r0, r0, #1
   30c3c:	b	30bd4 <fputs@plt+0x1fa64>
   30c40:	ldrb	r3, [sp, #4]
   30c44:	cmp	r3, #47	; 0x2f
   30c48:	movne	r3, #46	; 0x2e
   30c4c:	strbne	r3, [sp, #4]
   30c50:	mov	r3, #0
   30c54:	strb	r3, [sp, #5]
   30c58:	b	30bf8 <fputs@plt+0x1fa88>
   30c5c:	andeq	r7, r7, r0, asr fp
   30c60:	andeq	r7, r0, fp, lsr r9
   30c64:	andeq	r7, r7, r3, lsl #25
   30c68:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30c6c:	mov	r4, r1
   30c70:	ldr	sl, [pc, #668]	; 30f14 <fputs@plt+0x1fda4>
   30c74:	sub	sp, sp, #116	; 0x74
   30c78:	mov	r9, r2
   30c7c:	mov	r6, #0
   30c80:	mov	fp, sl
   30c84:	mov	r8, r3
   30c88:	mov	r3, #1
   30c8c:	str	r3, [sp]
   30c90:	ldr	r3, [sl, #600]	; 0x258
   30c94:	add	r1, sp, #8
   30c98:	mov	r0, r4
   30c9c:	blx	r3
   30ca0:	subs	r5, r0, #0
   30ca4:	beq	30d70 <fputs@plt+0x1fc00>
   30ca8:	bl	11164 <__errno_location@plt>
   30cac:	ldr	r3, [r0]
   30cb0:	cmp	r3, #2
   30cb4:	moveq	r7, #0
   30cb8:	moveq	r5, r7
   30cbc:	beq	30ce0 <fputs@plt+0x1fb70>
   30cc0:	ldr	r0, [pc, #592]	; 30f18 <fputs@plt+0x1fda8>
   30cc4:	bl	30b70 <fputs@plt+0x1fa00>
   30cc8:	ldr	r3, [pc, #584]	; 30f18 <fputs@plt+0x1fda8>
   30ccc:	mov	r2, r4
   30cd0:	ldr	r1, [pc, #580]	; 30f1c <fputs@plt+0x1fdac>
   30cd4:	bl	2e7f4 <fputs@plt+0x1d684>
   30cd8:	mov	r5, r0
   30cdc:	mov	r7, #0
   30ce0:	cmp	r4, r8
   30ce4:	clz	r3, r5
   30ce8:	lsr	r3, r3, #5
   30cec:	moveq	r3, #0
   30cf0:	cmp	r3, #0
   30cf4:	beq	30d44 <fputs@plt+0x1fbd4>
   30cf8:	mov	r0, r4
   30cfc:	bl	18f64 <fputs@plt+0x7df4>
   30d00:	ldrb	r3, [r4]
   30d04:	cmp	r3, #47	; 0x2f
   30d08:	mov	r5, r0
   30d0c:	beq	30ee8 <fputs@plt+0x1fd78>
   30d10:	ldr	r3, [fp, #312]	; 0x138
   30d14:	sub	r1, r9, #2
   30d18:	mov	r0, r8
   30d1c:	blx	r3
   30d20:	cmp	r0, #0
   30d24:	bne	30eb4 <fputs@plt+0x1fd44>
   30d28:	ldr	r0, [pc, #496]	; 30f20 <fputs@plt+0x1fdb0>
   30d2c:	bl	30b70 <fputs@plt+0x1fa00>
   30d30:	ldr	r3, [pc, #488]	; 30f20 <fputs@plt+0x1fdb0>
   30d34:	mov	r2, r4
   30d38:	ldr	r1, [pc, #484]	; 30f24 <fputs@plt+0x1fdb4>
   30d3c:	bl	2e7f4 <fputs@plt+0x1d684>
   30d40:	mov	r5, r0
   30d44:	cmp	r7, #0
   30d48:	beq	30d54 <fputs@plt+0x1fbe4>
   30d4c:	cmp	r5, #0
   30d50:	beq	30d68 <fputs@plt+0x1fbf8>
   30d54:	mov	r0, r6
   30d58:	bl	1abdc <fputs@plt+0x9a6c>
   30d5c:	mov	r0, r5
   30d60:	add	sp, sp, #116	; 0x74
   30d64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30d68:	mov	r4, r8
   30d6c:	b	30c90 <fputs@plt+0x1fb20>
   30d70:	ldr	r3, [sp, #24]
   30d74:	and	r3, r3, #61440	; 0xf000
   30d78:	cmp	r3, #40960	; 0xa000
   30d7c:	bne	30cdc <fputs@plt+0x1fb6c>
   30d80:	cmp	r6, #0
   30d84:	bne	30da8 <fputs@plt+0x1fc38>
   30d88:	mov	r0, r9
   30d8c:	bl	27114 <fputs@plt+0x15fa4>
   30d90:	subs	r6, r0, #0
   30d94:	bne	30dd4 <fputs@plt+0x1fc64>
   30d98:	mov	r7, #1
   30d9c:	mov	r4, r6
   30da0:	mov	r5, #7
   30da4:	b	30ce0 <fputs@plt+0x1fb70>
   30da8:	ldr	r3, [sp]
   30dac:	add	r3, r3, #1
   30db0:	cmp	r3, #100	; 0x64
   30db4:	str	r3, [sp]
   30db8:	ble	30dd4 <fputs@plt+0x1fc64>
   30dbc:	ldr	r0, [pc, #356]	; 30f28 <fputs@plt+0x1fdb8>
   30dc0:	bl	30b70 <fputs@plt+0x1fa00>
   30dc4:	cmp	r0, #0
   30dc8:	movne	r4, r6
   30dcc:	movne	r5, r0
   30dd0:	bne	30e10 <fputs@plt+0x1fca0>
   30dd4:	sub	r2, r9, #1
   30dd8:	ldr	r3, [fp, #588]	; 0x24c
   30ddc:	mov	r1, r6
   30de0:	mov	r0, r4
   30de4:	blx	r3
   30de8:	subs	r2, r0, #0
   30dec:	bge	30e18 <fputs@plt+0x1fca8>
   30df0:	ldr	r0, [pc, #308]	; 30f2c <fputs@plt+0x1fdbc>
   30df4:	bl	30b70 <fputs@plt+0x1fa00>
   30df8:	ldr	r3, [pc, #300]	; 30f2c <fputs@plt+0x1fdbc>
   30dfc:	mov	r2, r4
   30e00:	ldr	r1, [pc, #296]	; 30f30 <fputs@plt+0x1fdc0>
   30e04:	bl	2e7f4 <fputs@plt+0x1d684>
   30e08:	mov	r5, r0
   30e0c:	mov	r4, r6
   30e10:	mov	r7, #1
   30e14:	b	30ce0 <fputs@plt+0x1fb70>
   30e18:	ldrb	r3, [r6]
   30e1c:	cmp	r3, #47	; 0x2f
   30e20:	beq	30ea8 <fputs@plt+0x1fd38>
   30e24:	mov	r0, r4
   30e28:	str	r2, [sp, #4]
   30e2c:	bl	18f64 <fputs@plt+0x7df4>
   30e30:	ldr	r2, [sp, #4]
   30e34:	mov	r7, r0
   30e38:	add	r3, r4, r0
   30e3c:	cmp	r7, #0
   30e40:	bgt	30e80 <fputs@plt+0x1fd10>
   30e44:	add	r3, r7, r2
   30e48:	cmp	r9, r3
   30e4c:	ble	30e94 <fputs@plt+0x1fd24>
   30e50:	add	r2, r2, #1
   30e54:	mov	r1, r6
   30e58:	add	r0, r6, r7
   30e5c:	str	r3, [sp, #4]
   30e60:	bl	110b0 <memmove@plt>
   30e64:	mov	r2, r7
   30e68:	mov	r1, r4
   30e6c:	mov	r0, r6
   30e70:	bl	10fe4 <memcpy@plt>
   30e74:	ldr	r3, [sp, #4]
   30e78:	mov	r2, r3
   30e7c:	b	30ea8 <fputs@plt+0x1fd38>
   30e80:	ldrb	r1, [r3, #-1]!
   30e84:	cmp	r1, #47	; 0x2f
   30e88:	beq	30e44 <fputs@plt+0x1fcd4>
   30e8c:	sub	r7, r7, #1
   30e90:	b	30e3c <fputs@plt+0x1fccc>
   30e94:	ldr	r0, [pc, #152]	; 30f34 <fputs@plt+0x1fdc4>
   30e98:	str	r2, [sp, #4]
   30e9c:	bl	30b70 <fputs@plt+0x1fa00>
   30ea0:	ldr	r2, [sp, #4]
   30ea4:	mov	r5, r0
   30ea8:	mov	r3, #0
   30eac:	strb	r3, [r6, r2]
   30eb0:	b	30e0c <fputs@plt+0x1fc9c>
   30eb4:	mov	r0, r8
   30eb8:	bl	18f64 <fputs@plt+0x7df4>
   30ebc:	mov	r3, #47	; 0x2f
   30ec0:	add	ip, r0, #1
   30ec4:	strb	r3, [r8, r0]
   30ec8:	add	r5, r5, ip
   30ecc:	cmp	r9, r5
   30ed0:	bgt	30ef0 <fputs@plt+0x1fd80>
   30ed4:	mov	r3, #0
   30ed8:	strb	r3, [r8, ip]
   30edc:	ldr	r0, [pc, #84]	; 30f38 <fputs@plt+0x1fdc8>
   30ee0:	bl	30b70 <fputs@plt+0x1fa00>
   30ee4:	b	30d40 <fputs@plt+0x1fbd0>
   30ee8:	mov	ip, #0
   30eec:	b	30ec8 <fputs@plt+0x1fd58>
   30ef0:	mov	r3, r4
   30ef4:	ldr	r2, [pc, #64]	; 30f3c <fputs@plt+0x1fdcc>
   30ef8:	add	r1, r8, ip
   30efc:	sub	r0, r9, ip
   30f00:	bl	2bc00 <fputs@plt+0x1aa90>
   30f04:	cmp	r7, #0
   30f08:	bne	30d68 <fputs@plt+0x1fbf8>
   30f0c:	mov	r5, r7
   30f10:	b	30d54 <fputs@plt+0x1fbe4>
   30f14:	andeq	ip, r8, r0, lsr r1
   30f18:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
   30f1c:	muleq	r7, r1, ip
   30f20:			; <UNDEFINED> instruction: 0x000082bf
   30f24:	andeq	r7, r7, r0, lsr #25
   30f28:	andeq	r8, r0, r3, lsl #6
   30f2c:	andeq	r8, r0, r9, lsl #6
   30f30:	muleq	r7, r7, ip
   30f34:	andeq	r8, r0, pc, lsl #6
   30f38:	andeq	r8, r0, r8, asr #5
   30f3c:	andeq	r7, r7, r0, asr fp
   30f40:	ldr	r3, [pc, #80]	; 30f98 <fputs@plt+0x1fe28>
   30f44:	ldr	r2, [r0, #80]	; 0x50
   30f48:	ldr	r1, [pc, #76]	; 30f9c <fputs@plt+0x1fe2c>
   30f4c:	cmp	r2, r3
   30f50:	cmpne	r2, r1
   30f54:	ldr	r1, [pc, #68]	; 30fa0 <fputs@plt+0x1fe30>
   30f58:	movne	r3, #1
   30f5c:	moveq	r3, #0
   30f60:	cmp	r2, r1
   30f64:	moveq	r3, #0
   30f68:	andne	r3, r3, #1
   30f6c:	cmp	r3, #0
   30f70:	beq	30f90 <fputs@plt+0x1fe20>
   30f74:	push	{r4, lr}
   30f78:	mov	r0, #21
   30f7c:	ldr	r2, [pc, #32]	; 30fa4 <fputs@plt+0x1fe34>
   30f80:	ldr	r1, [pc, #32]	; 30fa8 <fputs@plt+0x1fe38>
   30f84:	bl	2e3c0 <fputs@plt+0x1d250>
   30f88:	mov	r0, #0
   30f8c:	pop	{r4, pc}
   30f90:	mov	r0, #1
   30f94:	bx	lr
   30f98:	blmi	1df59e0 <stderr@@GLIBC_2.4+0x1d68c78>
   30f9c:	mlage	r9, r7, r6, sl
   30fa0:			; <UNDEFINED> instruction: 0xf03b7906
   30fa4:	andeq	r7, r7, r7, lsr #25
   30fa8:	andeq	r7, r7, pc, lsr #25
   30fac:	push	{r4, lr}
   30fb0:	subs	r4, r0, #0
   30fb4:	ldreq	r2, [pc, #60]	; 30ff8 <fputs@plt+0x1fe88>
   30fb8:	beq	30fdc <fputs@plt+0x1fe6c>
   30fbc:	ldr	r2, [r4, #80]	; 0x50
   30fc0:	ldr	r3, [pc, #52]	; 30ffc <fputs@plt+0x1fe8c>
   30fc4:	cmp	r2, r3
   30fc8:	beq	30ff0 <fputs@plt+0x1fe80>
   30fcc:	bl	30f40 <fputs@plt+0x1fdd0>
   30fd0:	cmp	r0, #0
   30fd4:	popeq	{r4, pc}
   30fd8:	ldr	r2, [pc, #32]	; 31000 <fputs@plt+0x1fe90>
   30fdc:	ldr	r1, [pc, #32]	; 31004 <fputs@plt+0x1fe94>
   30fe0:	mov	r0, #21
   30fe4:	bl	2e3c0 <fputs@plt+0x1d250>
   30fe8:	mov	r0, #0
   30fec:	pop	{r4, pc}
   30ff0:	mov	r0, #1
   30ff4:	pop	{r4, pc}
   30ff8:	andeq	sl, r7, r1, lsr pc
   30ffc:	mlage	r9, r7, r6, sl
   31000:	ldrdeq	r7, [r7], -ip
   31004:	andeq	r7, r7, pc, lsr #25
   31008:	cmp	r0, #0
   3100c:	push	{r4, lr}
   31010:	ldreq	r1, [pc, #40]	; 31040 <fputs@plt+0x1fed0>
   31014:	beq	31028 <fputs@plt+0x1feb8>
   31018:	ldr	r3, [r0]
   3101c:	cmp	r3, #0
   31020:	bne	31038 <fputs@plt+0x1fec8>
   31024:	ldr	r1, [pc, #24]	; 31044 <fputs@plt+0x1fed4>
   31028:	mov	r0, #21
   3102c:	bl	2e3c0 <fputs@plt+0x1d250>
   31030:	mov	r0, #1
   31034:	pop	{r4, pc}
   31038:	mov	r0, #0
   3103c:	pop	{r4, pc}
   31040:	andeq	r7, r7, r5, ror #25
   31044:	andeq	r7, r7, sp, lsl #26
   31048:	push	{r4, r5, r6, r7, r8, lr}
   3104c:	mov	r4, r0
   31050:	mov	r5, r1
   31054:	bl	31008 <fputs@plt+0x1fe98>
   31058:	subs	r7, r0, #0
   3105c:	ldrne	r0, [pc, #212]	; 31138 <fputs@plt+0x1ffc8>
   31060:	bne	310a0 <fputs@plt+0x1ff30>
   31064:	ldr	r2, [r4, #40]	; 0x28
   31068:	ldr	r3, [pc, #204]	; 3113c <fputs@plt+0x1ffcc>
   3106c:	cmp	r2, r3
   31070:	bne	31080 <fputs@plt+0x1ff10>
   31074:	ldr	r3, [r4, #76]	; 0x4c
   31078:	cmp	r3, #0
   3107c:	blt	310a8 <fputs@plt+0x1ff38>
   31080:	mov	r1, #21
   31084:	ldr	r0, [r4]
   31088:	bl	24a44 <fputs@plt+0x138d4>
   3108c:	mov	r0, #21
   31090:	ldr	r2, [r4, #168]	; 0xa8
   31094:	ldr	r1, [pc, #164]	; 31140 <fputs@plt+0x1ffd0>
   31098:	bl	2e3c0 <fputs@plt+0x1d250>
   3109c:	ldr	r0, [pc, #160]	; 31144 <fputs@plt+0x1ffd4>
   310a0:	pop	{r4, r5, r6, r7, r8, lr}
   310a4:	b	2e454 <fputs@plt+0x1d2e4>
   310a8:	cmp	r5, #0
   310ac:	ble	310bc <fputs@plt+0x1ff4c>
   310b0:	ldrsh	r3, [r4, #68]	; 0x44
   310b4:	cmp	r5, r3
   310b8:	ble	310d4 <fputs@plt+0x1ff64>
   310bc:	mov	r1, #25
   310c0:	ldr	r0, [r4]
   310c4:	bl	24a44 <fputs@plt+0x138d4>
   310c8:	mov	r7, #25
   310cc:	mov	r0, r7
   310d0:	pop	{r4, r5, r6, r7, r8, pc}
   310d4:	ldr	r3, [r4, #60]	; 0x3c
   310d8:	sub	r5, r5, #1
   310dc:	mov	r6, #40	; 0x28
   310e0:	mov	r8, #1
   310e4:	mla	r6, r6, r5, r3
   310e8:	mov	r0, r6
   310ec:	bl	24774 <fputs@plt+0x13604>
   310f0:	strh	r8, [r6, #8]
   310f4:	mov	r1, r7
   310f8:	ldr	r0, [r4]
   310fc:	bl	24a44 <fputs@plt+0x138d4>
   31100:	ldrsb	r3, [r4, #89]	; 0x59
   31104:	cmp	r3, #0
   31108:	bge	310cc <fputs@plt+0x1ff5c>
   3110c:	cmp	r5, #31
   31110:	ldr	r3, [r4, #188]	; 0xbc
   31114:	bgt	31120 <fputs@plt+0x1ffb0>
   31118:	ands	r2, r3, r8, lsl r5
   3111c:	bne	31128 <fputs@plt+0x1ffb8>
   31120:	cmn	r3, #1
   31124:	bne	310cc <fputs@plt+0x1ff5c>
   31128:	ldrb	r3, [r4, #87]	; 0x57
   3112c:	orr	r3, r3, #1
   31130:	strb	r3, [r4, #87]	; 0x57
   31134:	b	310cc <fputs@plt+0x1ff5c>
   31138:	andeq	r2, r1, sl
   3113c:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   31140:	andeq	r7, r7, sl, lsr sp
   31144:	andeq	r2, r1, r2, lsl r0
   31148:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   3114c:	mov	r4, r0
   31150:	mov	sl, r1
   31154:	mov	r8, r2
   31158:	mov	r9, r3
   3115c:	ldr	r5, [sp, #40]	; 0x28
   31160:	ldrb	r7, [sp, #44]	; 0x2c
   31164:	bl	31048 <fputs@plt+0x1fed8>
   31168:	subs	r6, r0, #0
   3116c:	bne	311f4 <fputs@plt+0x20084>
   31170:	cmp	r8, #0
   31174:	beq	31208 <fputs@plt+0x20098>
   31178:	mov	r1, #40	; 0x28
   3117c:	ldr	r6, [r4, #60]	; 0x3c
   31180:	mul	r1, r1, sl
   31184:	str	r5, [sp]
   31188:	sub	r1, r1, #40	; 0x28
   3118c:	add	r6, r6, r1
   31190:	mov	r3, r7
   31194:	mov	r2, r9
   31198:	mov	r1, r8
   3119c:	mov	r0, r6
   311a0:	bl	27988 <fputs@plt+0x16818>
   311a4:	cmp	r7, #0
   311a8:	clz	r3, r0
   311ac:	lsr	r3, r3, #5
   311b0:	moveq	r3, #0
   311b4:	cmp	r3, #0
   311b8:	mov	r5, r0
   311bc:	beq	311d4 <fputs@plt+0x20064>
   311c0:	ldr	r3, [r4]
   311c4:	mov	r0, r6
   311c8:	ldrb	r1, [r3, #66]	; 0x42
   311cc:	bl	28af0 <fputs@plt+0x17980>
   311d0:	mov	r5, r0
   311d4:	mov	r1, r5
   311d8:	ldr	r0, [r4]
   311dc:	bl	24a44 <fputs@plt+0x138d4>
   311e0:	mov	r1, r5
   311e4:	ldr	r0, [r4]
   311e8:	add	sp, sp, #8
   311ec:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   311f0:	b	24a78 <fputs@plt+0x13908>
   311f4:	sub	r3, r5, #1
   311f8:	cmn	r3, #3
   311fc:	bhi	31208 <fputs@plt+0x20098>
   31200:	mov	r0, r8
   31204:	blx	r5
   31208:	mov	r0, r6
   3120c:	add	sp, sp, #8
   31210:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31214:	push	{r0, r1, r2, lr}
   31218:	mov	ip, #0
   3121c:	str	ip, [sp, #4]
   31220:	ldr	ip, [sp, #16]
   31224:	str	ip, [sp]
   31228:	bl	31148 <fputs@plt+0x1ffd8>
   3122c:	add	sp, sp, #12
   31230:	pop	{pc}		; (ldr pc, [sp], #4)
   31234:	push	{r4, r5, r6, r7}
   31238:	mov	r7, #0
   3123c:	ldrd	r4, [sp, #16]
   31240:	mvn	r6, #-2147483648	; 0x80000000
   31244:	ldr	r3, [sp, #24]
   31248:	cmp	r5, r7
   3124c:	cmpeq	r4, r6
   31250:	bls	3126c <fputs@plt+0x200fc>
   31254:	mov	ip, r2
   31258:	mov	r1, r3
   3125c:	mov	r2, #0
   31260:	mov	r0, ip
   31264:	pop	{r4, r5, r6, r7}
   31268:	b	27fc0 <fputs@plt+0x16e50>
   3126c:	mov	ip, #0
   31270:	str	r3, [sp, #16]
   31274:	str	ip, [sp, #20]
   31278:	mov	r3, r4
   3127c:	pop	{r4, r5, r6, r7}
   31280:	b	31148 <fputs@plt+0x1ffd8>
   31284:	push	{r0, r1, r2, lr}
   31288:	mov	ip, #1
   3128c:	str	ip, [sp, #4]
   31290:	ldr	ip, [sp, #16]
   31294:	str	ip, [sp]
   31298:	bl	31148 <fputs@plt+0x1ffd8>
   3129c:	add	sp, sp, #12
   312a0:	pop	{pc}		; (ldr pc, [sp], #4)
   312a4:	push	{r4, r5, r6, r7, lr}
   312a8:	mov	r7, #0
   312ac:	ldrd	r4, [sp, #20]
   312b0:	mvn	r6, #-2147483648	; 0x80000000
   312b4:	ldr	r3, [sp, #28]
   312b8:	cmp	r5, r7
   312bc:	cmpeq	r4, r6
   312c0:	ldrb	ip, [sp, #32]
   312c4:	bls	312e0 <fputs@plt+0x20170>
   312c8:	mov	lr, r2
   312cc:	mov	r0, lr
   312d0:	mov	r2, #0
   312d4:	mov	r1, r3
   312d8:	pop	{r4, r5, r6, r7, lr}
   312dc:	b	27fc0 <fputs@plt+0x16e50>
   312e0:	cmp	ip, #4
   312e4:	moveq	ip, #2
   312e8:	str	r3, [sp, #20]
   312ec:	str	ip, [sp, #24]
   312f0:	mov	r3, r4
   312f4:	pop	{r4, r5, r6, r7, lr}
   312f8:	b	31148 <fputs@plt+0x1ffd8>
   312fc:	push	{r0, r1, r2, lr}
   31300:	mov	ip, #2
   31304:	str	ip, [sp, #4]
   31308:	ldr	ip, [sp, #16]
   3130c:	str	ip, [sp]
   31310:	bl	31148 <fputs@plt+0x1ffd8>
   31314:	add	sp, sp, #12
   31318:	pop	{pc}		; (ldr pc, [sp], #4)
   3131c:	push	{r4, r5, r6, r7, r8, lr}
   31320:	vpush	{d8}
   31324:	mov	r6, r0
   31328:	mov	r7, r1
   3132c:	vmov.f64	d8, d0
   31330:	bl	31048 <fputs@plt+0x1fed8>
   31334:	subs	r5, r0, #0
   31338:	bne	31370 <fputs@plt+0x20200>
   3133c:	mov	r4, #40	; 0x28
   31340:	mul	r4, r4, r7
   31344:	sub	r3, r4, #40	; 0x28
   31348:	ldr	r4, [r6, #60]	; 0x3c
   3134c:	add	r4, r4, r3
   31350:	mov	r0, r4
   31354:	bl	249f0 <fputs@plt+0x13880>
   31358:	vmov.f64	d0, d8
   3135c:	bl	14b80 <fputs@plt+0x3a10>
   31360:	cmp	r0, #0
   31364:	moveq	r3, #8
   31368:	vstreq	d8, [r4]
   3136c:	strheq	r3, [r4, #8]
   31370:	vpop	{d8}
   31374:	mov	r0, r5
   31378:	pop	{r4, r5, r6, r7, r8, pc}
   3137c:	push	{r4, r5, r6, r7, r8, lr}
   31380:	mov	r7, r0
   31384:	mov	r8, r1
   31388:	mov	r4, r2
   3138c:	mov	r5, r3
   31390:	bl	31048 <fputs@plt+0x1fed8>
   31394:	subs	r6, r0, #0
   31398:	bne	313bc <fputs@plt+0x2024c>
   3139c:	mov	r1, #40	; 0x28
   313a0:	ldr	r0, [r7, #60]	; 0x3c
   313a4:	mul	r1, r1, r8
   313a8:	mov	r2, r4
   313ac:	sub	r1, r1, #40	; 0x28
   313b0:	mov	r3, r5
   313b4:	add	r0, r0, r1
   313b8:	bl	24b58 <fputs@plt+0x139e8>
   313bc:	mov	r0, r6
   313c0:	pop	{r4, r5, r6, r7, r8, pc}
   313c4:	asr	r3, r2, #31
   313c8:	b	3137c <fputs@plt+0x2020c>
   313cc:	b	31048 <fputs@plt+0x1fed8>
   313d0:	push	{r4, r5, r6, r7, r8, lr}
   313d4:	mov	r5, r0
   313d8:	mov	r8, r1
   313dc:	mov	r7, r2
   313e0:	bl	31048 <fputs@plt+0x1fed8>
   313e4:	subs	r6, r0, #0
   313e8:	bne	31428 <fputs@plt+0x202b8>
   313ec:	mov	r4, #40	; 0x28
   313f0:	bic	r7, r7, r7, asr #31
   313f4:	mul	r4, r4, r8
   313f8:	ldr	r8, [r5, #60]	; 0x3c
   313fc:	sub	r4, r4, #40	; 0x28
   31400:	add	r5, r8, r4
   31404:	mov	r0, r5
   31408:	bl	24774 <fputs@plt+0x13604>
   3140c:	ldr	r3, [pc, #28]	; 31430 <fputs@plt+0x202c0>
   31410:	str	r6, [r5, #12]
   31414:	strh	r3, [r5, #8]
   31418:	mov	r3, #1
   3141c:	str	r7, [r8, r4]
   31420:	strb	r3, [r5, #10]
   31424:	str	r6, [r5, #16]
   31428:	mov	r0, r6
   3142c:	pop	{r4, r5, r6, r7, r8, pc}
   31430:	andeq	r4, r0, r0, lsl r0
   31434:	ldr	ip, [r0]
   31438:	push	{r4, r5, r6, lr}
   3143c:	mov	r6, r0
   31440:	ldr	r4, [ip, #92]	; 0x5c
   31444:	asr	r5, r4, #31
   31448:	cmp	r5, r3
   3144c:	cmpeq	r4, r2
   31450:	movcc	r1, #18
   31454:	bcc	31460 <fputs@plt+0x202f0>
   31458:	bl	313d0 <fputs@plt+0x20260>
   3145c:	mov	r1, r0
   31460:	ldr	r0, [r6]
   31464:	pop	{r4, r5, r6, lr}
   31468:	b	24a78 <fputs@plt+0x13908>
   3146c:	ldrh	ip, [r2, #8]
   31470:	ldr	r3, [pc, #172]	; 31524 <fputs@plt+0x203b4>
   31474:	push	{r0, r1, r2, lr}
   31478:	and	lr, ip, #31
   3147c:	add	r3, r3, lr
   31480:	ldrb	r3, [r3, #3069]	; 0xbfd
   31484:	sub	r3, r3, #1
   31488:	cmp	r3, #3
   3148c:	ldrls	pc, [pc, r3, lsl #2]
   31490:	b	31518 <fputs@plt+0x203a8>
   31494:	andeq	r1, r3, r4, lsr #9
   31498:			; <UNDEFINED> instruction: 0x000314b4
   3149c:	strdeq	r1, [r3], -r8
   314a0:	andeq	r1, r3, r4, asr #9
   314a4:	ldrd	r2, [r2]
   314a8:	add	sp, sp, #12
   314ac:	pop	{lr}		; (ldr lr, [sp], #4)
   314b0:	b	3137c <fputs@plt+0x2020c>
   314b4:	vldr	d0, [r2]
   314b8:	add	sp, sp, #12
   314bc:	pop	{lr}		; (ldr lr, [sp], #4)
   314c0:	b	3131c <fputs@plt+0x201ac>
   314c4:	tst	ip, #16384	; 0x4000
   314c8:	beq	314dc <fputs@plt+0x2036c>
   314cc:	ldr	r2, [r2]
   314d0:	add	sp, sp, #12
   314d4:	pop	{lr}		; (ldr lr, [sp], #4)
   314d8:	b	313d0 <fputs@plt+0x20260>
   314dc:	mvn	r3, #0
   314e0:	str	r3, [sp]
   314e4:	ldr	r3, [r2, #12]
   314e8:	ldr	r2, [r2, #16]
   314ec:	bl	31214 <fputs@plt+0x200a4>
   314f0:	add	sp, sp, #12
   314f4:	pop	{pc}		; (ldr pc, [sp], #4)
   314f8:	ldrb	r3, [r2, #10]
   314fc:	str	r3, [sp, #4]
   31500:	mvn	r3, #0
   31504:	str	r3, [sp]
   31508:	ldr	r3, [r2, #12]
   3150c:	ldr	r2, [r2, #16]
   31510:	bl	31148 <fputs@plt+0x1ffd8>
   31514:	b	314f0 <fputs@plt+0x20380>
   31518:	add	sp, sp, #12
   3151c:	pop	{lr}		; (ldr lr, [sp], #4)
   31520:	b	31048 <fputs@plt+0x1fed8>
   31524:	strheq	r4, [r7], -r0
   31528:	push	{r4, lr}
   3152c:	sub	sp, sp, #104	; 0x68
   31530:	add	r3, sp, #32
   31534:	mov	r4, r0
   31538:	ldr	r0, [r0, #92]	; 0x5c
   3153c:	str	r3, [sp, #8]
   31540:	str	r3, [sp, #12]
   31544:	mov	r3, #0
   31548:	mov	ip, #70	; 0x46
   3154c:	str	r3, [sp, #16]
   31550:	str	r0, [sp, #24]
   31554:	strb	r3, [sp, #28]
   31558:	add	r0, sp, #4
   3155c:	mov	r3, #1
   31560:	strb	r3, [sp, #29]
   31564:	str	ip, [sp, #20]
   31568:	str	r4, [sp, #4]
   3156c:	bl	2ab2c <fputs@plt+0x199bc>
   31570:	add	r0, sp, #4
   31574:	bl	20518 <fputs@plt+0xf3a8>
   31578:	ldrb	r3, [sp, #28]
   3157c:	cmp	r3, #1
   31580:	mov	r1, r0
   31584:	bne	31590 <fputs@plt+0x20420>
   31588:	mov	r0, r4
   3158c:	bl	1ae98 <fputs@plt+0x9d28>
   31590:	mov	r0, r1
   31594:	add	sp, sp, #104	; 0x68
   31598:	pop	{r4, pc}
   3159c:	push	{r2, r3}
   315a0:	push	{r0, r1, r4, r5, r6, lr}
   315a4:	mov	r4, r0
   315a8:	ldr	r5, [sp, #24]
   315ac:	str	r1, [r0, #52]	; 0x34
   315b0:	mov	r6, r1
   315b4:	bl	1af54 <fputs@plt+0x9de4>
   315b8:	cmp	r5, #0
   315bc:	bne	315dc <fputs@plt+0x2046c>
   315c0:	mov	r1, r6
   315c4:	mov	r0, r4
   315c8:	bl	24a44 <fputs@plt+0x138d4>
   315cc:	add	sp, sp, #8
   315d0:	pop	{r4, r5, r6, lr}
   315d4:	add	sp, sp, #8
   315d8:	bx	lr
   315dc:	ldr	r3, [r4, #240]	; 0xf0
   315e0:	cmp	r3, #0
   315e4:	beq	31614 <fputs@plt+0x204a4>
   315e8:	add	r2, sp, #28
   315ec:	mov	r1, r5
   315f0:	mov	r0, r4
   315f4:	str	r2, [sp, #4]
   315f8:	bl	31528 <fputs@plt+0x203b8>
   315fc:	ldr	r3, [pc, #40]	; 3162c <fputs@plt+0x204bc>
   31600:	mov	r2, #1
   31604:	mov	r1, r0
   31608:	ldr	r0, [r4, #240]	; 0xf0
   3160c:	bl	28508 <fputs@plt+0x17398>
   31610:	b	315cc <fputs@plt+0x2045c>
   31614:	mov	r0, r4
   31618:	bl	205c8 <fputs@plt+0xf458>
   3161c:	cmp	r0, #0
   31620:	str	r0, [r4, #240]	; 0xf0
   31624:	bne	315e8 <fputs@plt+0x20478>
   31628:	b	315cc <fputs@plt+0x2045c>
   3162c:	andeq	r4, r1, r0, ror #20
   31630:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31634:	sub	sp, sp, #44	; 0x2c
   31638:	subs	r8, r1, #0
   3163c:	ldr	ip, [sp, #80]	; 0x50
   31640:	ldr	r7, [sp, #84]	; 0x54
   31644:	str	ip, [sp, #32]
   31648:	ldr	sl, [sp, #88]	; 0x58
   3164c:	ldr	r9, [sp, #92]	; 0x5c
   31650:	ldr	fp, [sp, #96]	; 0x60
   31654:	beq	3166c <fputs@plt+0x204fc>
   31658:	cmp	r7, #0
   3165c:	beq	3167c <fputs@plt+0x2050c>
   31660:	cmp	sl, #0
   31664:	cmpeq	r9, #0
   31668:	beq	316ac <fputs@plt+0x2053c>
   3166c:	ldr	r0, [pc, #488]	; 3185c <fputs@plt+0x206ec>
   31670:	add	sp, sp, #44	; 0x2c
   31674:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31678:	b	2e454 <fputs@plt+0x1d2e4>
   3167c:	adds	r1, r9, #0
   31680:	movne	r1, #1
   31684:	cmp	sl, #0
   31688:	movne	r1, #0
   3168c:	cmp	r1, #0
   31690:	bne	3166c <fputs@plt+0x204fc>
   31694:	cmp	sl, #0
   31698:	clz	r1, r9
   3169c:	lsr	r1, r1, #5
   316a0:	moveq	r1, #0
   316a4:	cmp	r1, #0
   316a8:	bne	3166c <fputs@plt+0x204fc>
   316ac:	add	r1, r2, #1
   316b0:	cmp	r1, #128	; 0x80
   316b4:	bhi	3166c <fputs@plt+0x204fc>
   316b8:	mov	r5, r0
   316bc:	mov	r0, r8
   316c0:	mov	r4, r3
   316c4:	mov	r6, r2
   316c8:	bl	18f64 <fputs@plt+0x7df4>
   316cc:	cmp	r0, #255	; 0xff
   316d0:	bgt	3166c <fputs@plt+0x204fc>
   316d4:	and	r3, r4, #2048	; 0x800
   316d8:	and	r4, r4, #7
   316dc:	cmp	r4, #4
   316e0:	str	r3, [sp, #28]
   316e4:	beq	31764 <fputs@plt+0x205f4>
   316e8:	cmp	r4, #5
   316ec:	bne	31768 <fputs@plt+0x205f8>
   316f0:	ldr	r3, [sp, #32]
   316f4:	str	fp, [sp, #16]
   316f8:	str	r3, [sp]
   316fc:	ldr	r3, [sp, #28]
   31700:	str	r9, [sp, #12]
   31704:	stmib	sp, {r7, sl}
   31708:	orr	r3, r3, #1
   3170c:	mov	r2, r6
   31710:	mov	r1, r8
   31714:	mov	r0, r5
   31718:	bl	31630 <fputs@plt+0x204c0>
   3171c:	cmp	r0, #0
   31720:	bne	3175c <fputs@plt+0x205ec>
   31724:	ldr	r3, [sp, #32]
   31728:	str	fp, [sp, #16]
   3172c:	str	r3, [sp]
   31730:	ldr	r3, [sp, #28]
   31734:	str	r9, [sp, #12]
   31738:	stmib	sp, {r7, sl}
   3173c:	orr	r3, r3, #2
   31740:	mov	r2, r6
   31744:	mov	r1, r8
   31748:	mov	r0, r5
   3174c:	bl	31630 <fputs@plt+0x204c0>
   31750:	cmp	r0, #0
   31754:	moveq	r4, #3
   31758:	beq	31768 <fputs@plt+0x205f8>
   3175c:	add	sp, sp, #44	; 0x2c
   31760:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31764:	mov	r4, #2
   31768:	uxtb	r3, r4
   3176c:	str	r3, [sp, #36]	; 0x24
   31770:	mov	r3, #0
   31774:	str	r3, [sp]
   31778:	mov	r2, r6
   3177c:	uxtb	r3, r4
   31780:	mov	r1, r8
   31784:	mov	r0, r5
   31788:	bl	20740 <fputs@plt+0xf5d0>
   3178c:	cmp	r0, #0
   31790:	beq	317dc <fputs@plt+0x2066c>
   31794:	ldrh	r3, [r0, #2]
   31798:	and	r3, r3, #3
   3179c:	cmp	r4, r3
   317a0:	bne	317dc <fputs@plt+0x2066c>
   317a4:	ldrsb	r3, [r0]
   317a8:	cmp	r6, r3
   317ac:	bne	317dc <fputs@plt+0x2066c>
   317b0:	ldr	r3, [r5, #152]	; 0x98
   317b4:	cmp	r3, #0
   317b8:	beq	317d4 <fputs@plt+0x20664>
   317bc:	mov	r0, r5
   317c0:	ldr	r2, [pc, #152]	; 31860 <fputs@plt+0x206f0>
   317c4:	mov	r1, #5
   317c8:	bl	3159c <fputs@plt+0x2042c>
   317cc:	mov	r0, #5
   317d0:	b	3175c <fputs@plt+0x205ec>
   317d4:	mov	r0, r5
   317d8:	bl	16f64 <fputs@plt+0x5df4>
   317dc:	mov	r3, #1
   317e0:	str	r3, [sp]
   317e4:	mov	r2, r6
   317e8:	ldr	r3, [sp, #36]	; 0x24
   317ec:	mov	r1, r8
   317f0:	mov	r0, r5
   317f4:	bl	20740 <fputs@plt+0xf5d0>
   317f8:	subs	r4, r0, #0
   317fc:	moveq	r0, #7
   31800:	beq	3175c <fputs@plt+0x205ec>
   31804:	mov	r0, r5
   31808:	ldr	r1, [r4, #24]
   3180c:	bl	1e670 <fputs@plt+0xd500>
   31810:	cmp	fp, #0
   31814:	ldr	r2, [sp, #28]
   31818:	ldrne	r3, [fp]
   3181c:	mov	r0, #0
   31820:	addne	r3, r3, #1
   31824:	strne	r3, [fp]
   31828:	ldrh	r3, [r4, #2]
   3182c:	cmp	r7, #0
   31830:	moveq	r7, sl
   31834:	and	r3, r3, #3
   31838:	orr	r3, r3, r2
   3183c:	strh	r3, [r4, #2]
   31840:	ldr	r3, [sp, #32]
   31844:	str	fp, [r4, #24]
   31848:	str	r7, [r4, #12]
   3184c:	str	r9, [r4, #16]
   31850:	str	r3, [r4, #4]
   31854:	strb	r6, [r4]
   31858:	b	3175c <fputs@plt+0x205ec>
   3185c:	andeq	r0, r2, r8, lsl #29
   31860:	andeq	r7, r7, r2, ror #26
   31864:	sub	ip, r2, #4
   31868:	tst	ip, #251	; 0xfb
   3186c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   31870:	movne	r5, r2
   31874:	moveq	r5, #2
   31878:	sub	sp, sp, #20
   3187c:	sub	ip, r5, #1
   31880:	cmp	ip, #2
   31884:	ldr	fp, [sp, #56]	; 0x38
   31888:	ldr	sl, [sp, #60]	; 0x3c
   3188c:	bls	318a0 <fputs@plt+0x20730>
   31890:	ldr	r0, [pc, #300]	; 319c4 <fputs@plt+0x20854>
   31894:	add	sp, sp, #20
   31898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3189c:	b	2e454 <fputs@plt+0x1d2e4>
   318a0:	str	r2, [sp, #4]
   318a4:	mov	r8, r3
   318a8:	mov	r2, r1
   318ac:	mov	r6, r1
   318b0:	mov	r3, #0
   318b4:	mov	r1, r5
   318b8:	mov	r4, r0
   318bc:	bl	20648 <fputs@plt+0xf4d8>
   318c0:	subs	r9, r0, #0
   318c4:	bne	318ec <fputs@plt+0x2077c>
   318c8:	mov	r3, #1
   318cc:	mov	r2, r6
   318d0:	mov	r1, r5
   318d4:	mov	r0, r4
   318d8:	bl	20648 <fputs@plt+0xf4d8>
   318dc:	cmp	r0, #0
   318e0:	bne	31994 <fputs@plt+0x20824>
   318e4:	mov	r0, #7
   318e8:	b	31918 <fputs@plt+0x207a8>
   318ec:	ldr	r3, [r9, #12]
   318f0:	cmp	r3, #0
   318f4:	beq	318c8 <fputs@plt+0x20758>
   318f8:	ldr	r7, [r4, #152]	; 0x98
   318fc:	cmp	r7, #0
   31900:	beq	31920 <fputs@plt+0x207b0>
   31904:	mov	r0, r4
   31908:	ldr	r2, [pc, #184]	; 319c8 <fputs@plt+0x20858>
   3190c:	mov	r1, #5
   31910:	bl	3159c <fputs@plt+0x2042c>
   31914:	mov	r0, #5
   31918:	add	sp, sp, #20
   3191c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31920:	mov	r0, r4
   31924:	bl	16f64 <fputs@plt+0x5df4>
   31928:	ldrb	r3, [r9, #4]
   3192c:	bic	r3, r3, #8
   31930:	cmp	r5, r3
   31934:	bne	318c8 <fputs@plt+0x20758>
   31938:	mov	r1, r6
   3193c:	add	r0, r4, #364	; 0x16c
   31940:	bl	15ac0 <fputs@plt+0x4950>
   31944:	mov	r3, r0
   31948:	add	r2, r0, #60	; 0x3c
   3194c:	ldrb	r0, [r3, #4]
   31950:	ldrb	r1, [r9, #4]
   31954:	cmp	r0, r1
   31958:	bne	31984 <fputs@plt+0x20814>
   3195c:	ldr	r1, [r3, #16]
   31960:	cmp	r1, #0
   31964:	beq	31980 <fputs@plt+0x20810>
   31968:	ldr	r0, [r3, #8]
   3196c:	str	r2, [sp, #12]
   31970:	str	r3, [sp, #8]
   31974:	blx	r1
   31978:	ldr	r2, [sp, #12]
   3197c:	ldr	r3, [sp, #8]
   31980:	str	r7, [r3, #12]
   31984:	add	r3, r3, #20
   31988:	cmp	r3, r2
   3198c:	bne	3194c <fputs@plt+0x207dc>
   31990:	b	318c8 <fputs@plt+0x20758>
   31994:	ldr	r3, [sp, #4]
   31998:	str	fp, [r0, #12]
   3199c:	and	r2, r3, #8
   319a0:	orr	r5, r2, r5
   319a4:	str	r8, [r0, #8]
   319a8:	str	sl, [r0, #16]
   319ac:	strb	r5, [r0, #4]
   319b0:	mov	r1, #0
   319b4:	mov	r0, r4
   319b8:	bl	24a44 <fputs@plt+0x138d4>
   319bc:	mov	r0, #0
   319c0:	b	31918 <fputs@plt+0x207a8>
   319c4:	andeq	r1, r2, r6, lsr r1
   319c8:	andeq	r7, r7, r1, lsr #27
   319cc:	push	{r1, r2, r3}
   319d0:	push	{r0, r1, r2, r4, r5, r6, lr}
   319d4:	mov	r4, r0
   319d8:	ldr	r5, [r0]
   319dc:	add	r2, sp, #32
   319e0:	ldr	r1, [sp, #28]
   319e4:	mov	r0, r5
   319e8:	str	r2, [sp, #4]
   319ec:	bl	31528 <fputs@plt+0x203b8>
   319f0:	ldrb	r3, [r5, #73]	; 0x49
   319f4:	cmp	r3, #0
   319f8:	mov	r6, r0
   319fc:	beq	31a1c <fputs@plt+0x208ac>
   31a00:	mov	r1, r0
   31a04:	mov	r0, r5
   31a08:	bl	1e0ec <fputs@plt+0xcf7c>
   31a0c:	add	sp, sp, #12
   31a10:	pop	{r4, r5, r6, lr}
   31a14:	add	sp, sp, #12
   31a18:	bx	lr
   31a1c:	ldr	r3, [r4, #68]	; 0x44
   31a20:	ldr	r1, [r4, #4]
   31a24:	add	r3, r3, #1
   31a28:	str	r3, [r4, #68]	; 0x44
   31a2c:	mov	r0, r5
   31a30:	bl	1e0ec <fputs@plt+0xcf7c>
   31a34:	mov	r3, #1
   31a38:	str	r6, [r4, #4]
   31a3c:	str	r3, [r4, #12]
   31a40:	b	31a0c <fputs@plt+0x2089c>
   31a44:	push	{r4, r5, r6, lr}
   31a48:	mov	r4, r0
   31a4c:	ldm	r0, {r3, r5}
   31a50:	sub	r3, r3, #1
   31a54:	str	r3, [r0]
   31a58:	ldr	r3, [r4]
   31a5c:	cmp	r3, #0
   31a60:	bge	31a78 <fputs@plt+0x20908>
   31a64:	ldr	r1, [pc, #24]	; 31a84 <fputs@plt+0x20914>
   31a68:	mov	r0, r5
   31a6c:	bl	319cc <fputs@plt+0x2085c>
   31a70:	str	r5, [r4, #4]
   31a74:	pop	{r4, r5, r6, pc}
   31a78:	mov	r0, r4
   31a7c:	bl	1f720 <fputs@plt+0xe5b0>
   31a80:	b	31a58 <fputs@plt+0x208e8>
   31a84:	andeq	r7, r7, r5, ror #27
   31a88:	ldr	ip, [r0]
   31a8c:	push	{r0, r1, r2, r4, r5, lr}
   31a90:	ldrb	r4, [ip, #149]	; 0x95
   31a94:	cmp	r4, #0
   31a98:	movne	r4, #0
   31a9c:	bne	31af4 <fputs@plt+0x20984>
   31aa0:	ldrb	lr, [r0, #454]	; 0x1c6
   31aa4:	cmp	lr, #0
   31aa8:	bne	31af4 <fputs@plt+0x20984>
   31aac:	ldr	r4, [ip, #296]	; 0x128
   31ab0:	cmp	r4, #0
   31ab4:	beq	31af4 <fputs@plt+0x20984>
   31ab8:	mov	r5, r0
   31abc:	ldr	r0, [r0, #496]	; 0x1f0
   31ac0:	str	r0, [sp, #4]
   31ac4:	ldr	r0, [sp, #24]
   31ac8:	str	r0, [sp]
   31acc:	ldr	r0, [ip, #300]	; 0x12c
   31ad0:	blx	r4
   31ad4:	cmp	r0, #1
   31ad8:	mov	r4, r0
   31adc:	bne	31b00 <fputs@plt+0x20990>
   31ae0:	ldr	r1, [pc, #56]	; 31b20 <fputs@plt+0x209b0>
   31ae4:	mov	r0, r5
   31ae8:	bl	319cc <fputs@plt+0x2085c>
   31aec:	mov	r3, #23
   31af0:	str	r3, [r5, #12]
   31af4:	mov	r0, r4
   31af8:	add	sp, sp, #12
   31afc:	pop	{r4, r5, pc}
   31b00:	bics	r3, r0, #2
   31b04:	beq	31af4 <fputs@plt+0x20984>
   31b08:	ldr	r1, [pc, #20]	; 31b24 <fputs@plt+0x209b4>
   31b0c:	mov	r0, r5
   31b10:	mov	r4, #1
   31b14:	bl	319cc <fputs@plt+0x2085c>
   31b18:	str	r4, [r5, #12]
   31b1c:	b	31af4 <fputs@plt+0x20984>
   31b20:	strdeq	r7, [r7], -fp
   31b24:	andeq	r7, r7, sl, lsl #28
   31b28:	push	{r4, r5, r6, r7, lr}
   31b2c:	mov	r4, r0
   31b30:	sub	sp, sp, #20
   31b34:	mov	r6, r1
   31b38:	ldr	r0, [r0]
   31b3c:	mov	r1, r2
   31b40:	bl	1f9d8 <fputs@plt+0xe868>
   31b44:	subs	r5, r0, #0
   31b48:	beq	31bb8 <fputs@plt+0x20a48>
   31b4c:	mov	r0, r4
   31b50:	bl	28f9c <fputs@plt+0x17e2c>
   31b54:	subs	r7, r0, #0
   31b58:	bne	31b70 <fputs@plt+0x20a00>
   31b5c:	mov	r1, r5
   31b60:	ldr	r0, [r4]
   31b64:	add	sp, sp, #20
   31b68:	pop	{r4, r5, r6, r7, lr}
   31b6c:	b	1e0ec <fputs@plt+0xcf7c>
   31b70:	ldr	r2, [pc, #72]	; 31bc0 <fputs@plt+0x20a50>
   31b74:	mov	r3, #0
   31b78:	add	r2, r2, r6, lsl #2
   31b7c:	str	r3, [sp]
   31b80:	ldr	r2, [r2, #3504]	; 0xdb0
   31b84:	mov	r3, r5
   31b88:	mov	r1, #32
   31b8c:	mov	r0, r4
   31b90:	bl	31a88 <fputs@plt+0x20918>
   31b94:	subs	r3, r0, #0
   31b98:	bne	31b5c <fputs@plt+0x209ec>
   31b9c:	mvn	r2, #0
   31ba0:	str	r2, [sp, #8]
   31ba4:	stm	sp, {r3, r5}
   31ba8:	mov	r2, r6
   31bac:	mov	r1, r3
   31bb0:	mov	r0, r7
   31bb4:	bl	2902c <fputs@plt+0x17ebc>
   31bb8:	add	sp, sp, #20
   31bbc:	pop	{r4, r5, r6, r7, pc}
   31bc0:	strheq	r4, [r7], -r0
   31bc4:	push	{r4, r5, r6, r7, r8, lr}
   31bc8:	mov	r6, r1
   31bcc:	ldr	r4, [r2, #4]
   31bd0:	ldr	r5, [r0]
   31bd4:	cmp	r4, #0
   31bd8:	ldrbeq	r4, [r5, #148]	; 0x94
   31bdc:	streq	r1, [r3]
   31be0:	beq	31bfc <fputs@plt+0x20a8c>
   31be4:	ldrb	ip, [r5, #149]	; 0x95
   31be8:	cmp	ip, #0
   31bec:	beq	31c04 <fputs@plt+0x20a94>
   31bf0:	ldr	r1, [pc, #88]	; 31c50 <fputs@plt+0x20ae0>
   31bf4:	bl	319cc <fputs@plt+0x2085c>
   31bf8:	mvn	r4, #0
   31bfc:	mov	r0, r4
   31c00:	pop	{r4, r5, r6, r7, r8, pc}
   31c04:	str	r2, [r3]
   31c08:	mov	r7, r0
   31c0c:	mov	r0, r5
   31c10:	bl	1f9d8 <fputs@plt+0xe868>
   31c14:	mov	r1, r0
   31c18:	mov	r8, r0
   31c1c:	mov	r0, r5
   31c20:	bl	175f4 <fputs@plt+0x6484>
   31c24:	mov	r1, r8
   31c28:	mov	r4, r0
   31c2c:	mov	r0, r5
   31c30:	bl	1e0ec <fputs@plt+0xcf7c>
   31c34:	cmp	r4, #0
   31c38:	bge	31bfc <fputs@plt+0x20a8c>
   31c3c:	mov	r2, r6
   31c40:	ldr	r1, [pc, #12]	; 31c54 <fputs@plt+0x20ae4>
   31c44:	mov	r0, r7
   31c48:	bl	319cc <fputs@plt+0x2085c>
   31c4c:	b	31bf8 <fputs@plt+0x20a88>
   31c50:	andeq	r7, r7, r1, lsr #28
   31c54:	andeq	r7, r7, r2, lsr lr
   31c58:	ldr	r2, [r0]
   31c5c:	push	{r4, r5, r6, lr}
   31c60:	ldrb	r4, [r2, #149]	; 0x95
   31c64:	cmp	r4, #0
   31c68:	movne	r4, #0
   31c6c:	bne	31cc0 <fputs@plt+0x20b50>
   31c70:	ldrb	r3, [r0, #18]
   31c74:	cmp	r3, #0
   31c78:	bne	31cc0 <fputs@plt+0x20b50>
   31c7c:	ldr	r4, [r2, #24]
   31c80:	ands	r4, r4, #2048	; 0x800
   31c84:	movne	r4, r3
   31c88:	bne	31cc0 <fputs@plt+0x20b50>
   31c8c:	mov	r6, r1
   31c90:	mov	r5, r0
   31c94:	mov	r2, #7
   31c98:	ldr	r1, [pc, #40]	; 31cc8 <fputs@plt+0x20b58>
   31c9c:	mov	r0, r6
   31ca0:	bl	25a20 <fputs@plt+0x148b0>
   31ca4:	cmp	r0, #0
   31ca8:	bne	31cc0 <fputs@plt+0x20b50>
   31cac:	mov	r2, r6
   31cb0:	ldr	r1, [pc, #20]	; 31ccc <fputs@plt+0x20b5c>
   31cb4:	mov	r0, r5
   31cb8:	bl	319cc <fputs@plt+0x2085c>
   31cbc:	mov	r4, #1
   31cc0:	mov	r0, r4
   31cc4:	pop	{r4, r5, r6, pc}
   31cc8:	andeq	r7, r7, r6, asr #28
   31ccc:	andeq	r7, r7, lr, asr #28
   31cd0:	ldr	ip, [r1, #16]
   31cd4:	cmp	ip, #0
   31cd8:	beq	31d28 <fputs@plt+0x20bb8>
   31cdc:	ldrb	r3, [r1, #37]	; 0x25
   31ce0:	ands	r3, r3, #2
   31ce4:	beq	31d30 <fputs@plt+0x20bc0>
   31ce8:	push	{r4, r5, r6, r7, r8, lr}
   31cec:	mov	r4, r1
   31cf0:	ldr	r7, [r1, #64]	; 0x40
   31cf4:	ldr	r5, [ip, #8]
   31cf8:	mov	r6, r0
   31cfc:	cmp	r5, #0
   31d00:	beq	31d38 <fputs@plt+0x20bc8>
   31d04:	mov	r1, r7
   31d08:	ldr	r0, [r5]
   31d0c:	bl	14c44 <fputs@plt+0x3ad4>
   31d10:	cmp	r0, #0
   31d14:	bne	31d20 <fputs@plt+0x20bb0>
   31d18:	str	r5, [r4, #68]	; 0x44
   31d1c:	pop	{r4, r5, r6, r7, r8, pc}
   31d20:	ldr	r5, [r5, #20]
   31d24:	b	31cfc <fputs@plt+0x20b8c>
   31d28:	mov	r0, ip
   31d2c:	bx	lr
   31d30:	mov	r0, r3
   31d34:	bx	lr
   31d38:	mov	r0, r6
   31d3c:	mov	r3, r5
   31d40:	mov	r2, r7
   31d44:	ldr	r1, [pc, #12]	; 31d58 <fputs@plt+0x20be8>
   31d48:	bl	319cc <fputs@plt+0x2085c>
   31d4c:	mov	r0, #1
   31d50:	strb	r0, [r6, #17]
   31d54:	pop	{r4, r5, r6, r7, r8, pc}
   31d58:	andeq	r7, r7, r8, ror lr
   31d5c:	tst	r1, r3
   31d60:	bxeq	lr
   31d64:	tst	r1, #32
   31d68:	ldrne	r3, [pc, #24]	; 31d88 <fputs@plt+0x20c18>
   31d6c:	bne	31d80 <fputs@plt+0x20c10>
   31d70:	tst	r1, #4
   31d74:	ldr	r1, [pc, #16]	; 31d8c <fputs@plt+0x20c1c>
   31d78:	ldr	r3, [pc, #16]	; 31d90 <fputs@plt+0x20c20>
   31d7c:	movne	r3, r1
   31d80:	ldr	r1, [pc, #12]	; 31d94 <fputs@plt+0x20c24>
   31d84:	b	319cc <fputs@plt+0x2085c>
   31d88:	andeq	r7, r7, sl, lsl #29
   31d8c:			; <UNDEFINED> instruction: 0x00077eb8
   31d90:	muleq	r7, ip, lr
   31d94:	andeq	r7, r7, sl, asr #29
   31d98:	ldr	r3, [r0]
   31d9c:	ldr	r2, [r3, #104]	; 0x68
   31da0:	cmp	r2, r1
   31da4:	bge	31dbc <fputs@plt+0x20c4c>
   31da8:	push	{r4, lr}
   31dac:	ldr	r1, [pc, #16]	; 31dc4 <fputs@plt+0x20c54>
   31db0:	bl	319cc <fputs@plt+0x2085c>
   31db4:	mov	r0, #1
   31db8:	pop	{r4, pc}
   31dbc:	mov	r0, #0
   31dc0:	bx	lr
   31dc4:	ldrdeq	r7, [r7], -lr
   31dc8:	push	{r4, r5, r6, lr}
   31dcc:	subs	r4, r1, #0
   31dd0:	sub	sp, sp, #32
   31dd4:	moveq	r0, r4
   31dd8:	beq	31ec4 <fputs@plt+0x20d54>
   31ddc:	ldr	r6, [r0]
   31de0:	ldr	r1, [r4, #24]
   31de4:	mov	r5, r0
   31de8:	ldr	r3, [r6, #464]	; 0x1d0
   31dec:	mov	r0, r6
   31df0:	add	r1, r1, r3
   31df4:	bl	31d98 <fputs@plt+0x20c28>
   31df8:	cmp	r0, #0
   31dfc:	movne	r0, #1
   31e00:	bne	31ec4 <fputs@plt+0x20d54>
   31e04:	ldr	r3, [r6, #464]	; 0x1d0
   31e08:	ldr	r2, [r4, #24]
   31e0c:	str	r0, [sp, #16]
   31e10:	add	r3, r3, r2
   31e14:	ldrh	r2, [r5, #28]
   31e18:	str	r3, [r6, #464]	; 0x1d0
   31e1c:	ldr	r3, [pc, #168]	; 31ecc <fputs@plt+0x20d5c>
   31e20:	ldr	r6, [pc, #168]	; 31ed0 <fputs@plt+0x20d60>
   31e24:	and	r3, r3, r2
   31e28:	strh	r3, [r5, #28]
   31e2c:	ldr	r3, [r5]
   31e30:	str	r0, [sp, #20]
   31e34:	str	r3, [sp, #4]
   31e38:	ldr	r3, [pc, #148]	; 31ed4 <fputs@plt+0x20d64>
   31e3c:	strb	r0, [sp, #24]
   31e40:	str	r3, [sp, #8]
   31e44:	ldr	r3, [pc, #140]	; 31ed8 <fputs@plt+0x20d68>
   31e48:	mov	r1, r4
   31e4c:	add	r0, sp, #4
   31e50:	and	r6, r6, r2
   31e54:	str	r3, [sp, #12]
   31e58:	str	r5, [sp, #28]
   31e5c:	bl	1c138 <fputs@plt+0xafc8>
   31e60:	ldr	r2, [r5]
   31e64:	ldr	r1, [r4, #24]
   31e68:	ldr	r3, [r2, #464]	; 0x1d0
   31e6c:	sub	r3, r3, r1
   31e70:	str	r3, [r2, #464]	; 0x1d0
   31e74:	ldr	r3, [r5, #24]
   31e78:	cmp	r3, #0
   31e7c:	bgt	31e90 <fputs@plt+0x20d20>
   31e80:	ldr	r3, [sp, #4]
   31e84:	ldr	r3, [r3, #68]	; 0x44
   31e88:	cmp	r3, #0
   31e8c:	ble	31e9c <fputs@plt+0x20d2c>
   31e90:	ldr	r3, [r4, #4]
   31e94:	orr	r3, r3, #8
   31e98:	str	r3, [r4, #4]
   31e9c:	ldrh	r2, [r5, #28]
   31ea0:	tst	r2, #2
   31ea4:	orr	r6, r6, r2
   31ea8:	ldrne	r3, [r4, #4]
   31eac:	orrne	r3, r3, #2
   31eb0:	strne	r3, [r4, #4]
   31eb4:	ldr	r0, [r4, #4]
   31eb8:	strh	r6, [r5, #28]
   31ebc:	lsr	r0, r0, #3
   31ec0:	and	r0, r0, #1
   31ec4:	add	sp, sp, #32
   31ec8:	pop	{r4, r5, r6, pc}
   31ecc:	strdeq	lr, [r0], -sp
   31ed0:	andeq	r1, r0, r2
   31ed4:	ldrdeq	r8, [r3], -r4
   31ed8:	andeq	r7, r3, r0, lsl #12
   31edc:	push	{r4, r5, r6, r7, r8, lr}
   31ee0:	subs	r5, r1, #0
   31ee4:	movne	r6, r0
   31ee8:	movne	r4, #0
   31eec:	movne	r7, #20
   31ef0:	bne	31f1c <fputs@plt+0x20dac>
   31ef4:	mov	r0, #0
   31ef8:	pop	{r4, r5, r6, r7, r8, pc}
   31efc:	mul	r3, r7, r4
   31f00:	ldr	r2, [r5, #4]
   31f04:	mov	r0, r6
   31f08:	ldr	r1, [r2, r3]
   31f0c:	bl	31dc8 <fputs@plt+0x20c58>
   31f10:	cmp	r0, #0
   31f14:	bne	31f2c <fputs@plt+0x20dbc>
   31f18:	add	r4, r4, #1
   31f1c:	ldr	r3, [r5]
   31f20:	cmp	r4, r3
   31f24:	blt	31efc <fputs@plt+0x20d8c>
   31f28:	b	31ef4 <fputs@plt+0x20d84>
   31f2c:	mov	r0, #2
   31f30:	pop	{r4, r5, r6, r7, r8, pc}
   31f34:	push	{r4, r5, r6, r7, r8, r9, lr}
   31f38:	sub	sp, sp, #116	; 0x74
   31f3c:	mov	r6, r1
   31f40:	mov	r9, r0
   31f44:	mov	r8, r2
   31f48:	mov	r1, #0
   31f4c:	mov	r2, #32
   31f50:	add	r5, sp, #32
   31f54:	mov	r0, sp
   31f58:	mov	r7, r3
   31f5c:	ldr	r4, [sp, #144]	; 0x90
   31f60:	bl	10f48 <memset@plt>
   31f64:	mov	r2, #80	; 0x50
   31f68:	mov	r1, #0
   31f6c:	mov	r0, r5
   31f70:	bl	10f48 <memset@plt>
   31f74:	mov	r3, #1
   31f78:	str	r3, [sp, #32]
   31f7c:	ldr	r3, [r6]
   31f80:	mov	r1, r7
   31f84:	str	r3, [sp, #48]	; 0x30
   31f88:	mov	r0, sp
   31f8c:	mvn	r3, #0
   31f90:	str	r6, [sp, #56]	; 0x38
   31f94:	str	r3, [sp, #84]	; 0x54
   31f98:	str	r9, [sp]
   31f9c:	str	r5, [sp, #4]
   31fa0:	strh	r8, [sp, #28]
   31fa4:	bl	31dc8 <fputs@plt+0x20c58>
   31fa8:	cmp	r0, #0
   31fac:	bne	31fc4 <fputs@plt+0x20e54>
   31fb0:	cmp	r4, #0
   31fb4:	beq	31fc4 <fputs@plt+0x20e54>
   31fb8:	mov	r1, r4
   31fbc:	mov	r0, sp
   31fc0:	bl	31edc <fputs@plt+0x20d6c>
   31fc4:	add	sp, sp, #116	; 0x74
   31fc8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   31fcc:	subs	r3, r1, #0
   31fd0:	beq	31fec <fputs@plt+0x20e7c>
   31fd4:	ldrb	r2, [r3]
   31fd8:	cmp	r2, #27
   31fdc:	moveq	r2, #97	; 0x61
   31fe0:	strbeq	r2, [r3]
   31fe4:	beq	31fec <fputs@plt+0x20e7c>
   31fe8:	b	31dc8 <fputs@plt+0x20c58>
   31fec:	mov	r0, #0
   31ff0:	bx	lr
   31ff4:	ldr	r3, [r0, #68]	; 0x44
   31ff8:	cmp	r3, #0
   31ffc:	bxne	lr
   32000:	push	{r4, r5, r6, lr}
   32004:	mov	r5, r1
   32008:	mov	r4, r0
   3200c:	mov	r0, r1
   32010:	bl	172c8 <fputs@plt+0x6158>
   32014:	ldr	r1, [r5, #24]
   32018:	mov	r0, r4
   3201c:	pop	{r4, r5, r6, lr}
   32020:	b	31d98 <fputs@plt+0x20c28>
   32024:	push	{r4, r5, r6, r7, r8, lr}
   32028:	mov	r3, #1
   3202c:	ldr	r7, [r0]
   32030:	mov	r5, r0
   32034:	mov	r6, r1
   32038:	mov	r0, r7
   3203c:	mov	r1, #151	; 0x97
   32040:	bl	1fb70 <fputs@plt+0xea00>
   32044:	subs	r4, r0, #0
   32048:	bne	32060 <fputs@plt+0x20ef0>
   3204c:	mov	r1, r6
   32050:	mov	r0, r7
   32054:	bl	1f07c <fputs@plt+0xdf0c>
   32058:	mov	r0, r4
   3205c:	pop	{r4, r5, r6, r7, r8, pc}
   32060:	str	r6, [r4, #20]
   32064:	mov	r1, r4
   32068:	mov	r0, r5
   3206c:	bl	31ff4 <fputs@plt+0x20e84>
   32070:	b	32058 <fputs@plt+0x20ee8>
   32074:	cmp	r1, #72	; 0x48
   32078:	push	{r4, r5, r6, r7, r8, lr}
   3207c:	mov	r5, r0
   32080:	mov	r6, r2
   32084:	mov	r7, r3
   32088:	bne	320c8 <fputs@plt+0x20f58>
   3208c:	ldr	r3, [r0, #68]	; 0x44
   32090:	cmp	r3, #0
   32094:	bne	320c8 <fputs@plt+0x20f58>
   32098:	mov	r2, r7
   3209c:	mov	r1, r6
   320a0:	ldr	r0, [r0]
   320a4:	bl	1fcb8 <fputs@plt+0xeb48>
   320a8:	mov	r4, r0
   320ac:	cmp	r4, #0
   320b0:	beq	320c0 <fputs@plt+0x20f50>
   320b4:	ldr	r1, [r4, #24]
   320b8:	mov	r0, r5
   320bc:	bl	31d98 <fputs@plt+0x20c28>
   320c0:	mov	r0, r4
   320c4:	pop	{r4, r5, r6, r7, r8, pc}
   320c8:	ldr	r2, [sp, #24]
   320cc:	mov	r3, #1
   320d0:	uxtb	r1, r1
   320d4:	ldr	r0, [r5]
   320d8:	bl	1fb70 <fputs@plt+0xea00>
   320dc:	mov	r3, r7
   320e0:	mov	r2, r6
   320e4:	mov	r4, r0
   320e8:	mov	r1, r0
   320ec:	ldr	r0, [r5]
   320f0:	bl	1f234 <fputs@plt+0xe0c4>
   320f4:	b	320ac <fputs@plt+0x20f3c>
   320f8:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   320fc:	mov	r7, r0
   32100:	ldr	r4, [r0]
   32104:	ldr	r5, [sp, #44]	; 0x2c
   32108:	mov	r0, r4
   3210c:	mov	r6, r1
   32110:	bl	1fd64 <fputs@plt+0xebf4>
   32114:	ldr	r3, [sp, #36]	; 0x24
   32118:	ldr	r2, [sp, #32]
   3211c:	mov	r1, r6
   32120:	mov	r8, r0
   32124:	mov	r0, r4
   32128:	bl	1fd64 <fputs@plt+0xebf4>
   3212c:	mov	r3, #0
   32130:	str	r3, [sp]
   32134:	mov	r2, r8
   32138:	mov	r1, #79	; 0x4f
   3213c:	mov	r6, r0
   32140:	mov	r3, r0
   32144:	mov	r0, r7
   32148:	bl	32074 <fputs@plt+0x20f04>
   3214c:	ldr	r3, [sp, #40]	; 0x28
   32150:	ldr	r1, [r5]
   32154:	cmp	r0, #0
   32158:	cmpne	r3, #0
   3215c:	mov	r2, r0
   32160:	ldrne	r3, [r0, #4]
   32164:	orrne	r3, r3, #1
   32168:	strne	r3, [r0, #4]
   3216c:	ldrne	r3, [r6, #28]
   32170:	strhne	r3, [r0, #36]	; 0x24
   32174:	mov	r0, r4
   32178:	bl	1fcb8 <fputs@plt+0xeb48>
   3217c:	str	r0, [r5]
   32180:	add	sp, sp, #8
   32184:	pop	{r4, r5, r6, r7, r8, pc}
   32188:	sub	sp, sp, #8
   3218c:	push	{r0, r1, r4, lr}
   32190:	mov	r4, r0
   32194:	mov	r0, r1
   32198:	mov	r1, r2
   3219c:	add	r2, sp, #12
   321a0:	str	r3, [r2, #8]!
   321a4:	mov	r3, #0
   321a8:	str	r2, [sp]
   321ac:	mov	r2, r3
   321b0:	bl	32074 <fputs@plt+0x20f04>
   321b4:	ldr	r3, [sp, #20]
   321b8:	ldr	r2, [sp, #24]
   321bc:	str	r3, [r4, #4]
   321c0:	add	r3, r3, r2
   321c4:	str	r3, [r4, #8]
   321c8:	str	r0, [r4]
   321cc:	add	sp, sp, #8
   321d0:	pop	{r4, lr}
   321d4:	add	sp, sp, #8
   321d8:	bx	lr
   321dc:	cmp	r1, #0
   321e0:	bxeq	lr
   321e4:	mov	r3, #0
   321e8:	push	{r0, r1, r4, lr}
   321ec:	mov	r4, r2
   321f0:	str	r3, [sp]
   321f4:	mov	r1, #19
   321f8:	ldr	r2, [r2]
   321fc:	bl	32074 <fputs@plt+0x20f04>
   32200:	str	r0, [r4]
   32204:	add	sp, sp, #8
   32208:	pop	{r4, pc}
   3220c:	ldr	r3, [r0, #488]	; 0x1e8
   32210:	push	{r4, r5, r6, r7, r8, r9, lr}
   32214:	cmp	r3, #0
   32218:	sub	sp, sp, #52	; 0x34
   3221c:	mov	r5, r1
   32220:	ldr	r4, [r0]
   32224:	beq	32268 <fputs@plt+0x210f8>
   32228:	ldrb	r1, [r4, #149]	; 0x95
   3222c:	mov	r7, r0
   32230:	mov	r2, #0
   32234:	add	r1, r1, #4
   32238:	ldr	r0, [r5]
   3223c:	ldrsh	r6, [r3, #34]	; 0x22
   32240:	ldr	r9, [r3, #4]
   32244:	bl	1c1a4 <fputs@plt+0xb034>
   32248:	sub	r6, r6, #-268435455	; 0xf0000001
   3224c:	add	r8, r9, r6, lsl #4
   32250:	cmp	r0, #0
   32254:	bne	3227c <fputs@plt+0x2110c>
   32258:	ldr	r2, [r9, r6, lsl #4]
   3225c:	ldr	r1, [pc, #136]	; 322ec <fputs@plt+0x2117c>
   32260:	mov	r0, r7
   32264:	bl	319cc <fputs@plt+0x2085c>
   32268:	ldr	r1, [r5]
   3226c:	mov	r0, r4
   32270:	bl	1eff8 <fputs@plt+0xde88>
   32274:	add	sp, sp, #52	; 0x34
   32278:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3227c:	ldr	r1, [r8, #4]
   32280:	mov	r0, r4
   32284:	bl	1eff8 <fputs@plt+0xde88>
   32288:	mov	r2, #48	; 0x30
   3228c:	mov	r1, #0
   32290:	mov	r0, sp
   32294:	bl	10f48 <memset@plt>
   32298:	ldmib	r5, {r1, r2}
   3229c:	mvn	r3, #96	; 0x60
   322a0:	strb	r3, [sp]
   322a4:	sub	r2, r2, r1
   322a8:	mov	r0, r4
   322ac:	asr	r3, r2, #31
   322b0:	bl	1f98c <fputs@plt+0xe81c>
   322b4:	ldr	r3, [r5]
   322b8:	mov	r1, sp
   322bc:	str	r3, [sp, #12]
   322c0:	mov	r2, #1
   322c4:	mov	r3, #4096	; 0x1000
   322c8:	str	r3, [sp, #4]
   322cc:	str	r0, [sp, #8]
   322d0:	mov	r0, r4
   322d4:	bl	22a08 <fputs@plt+0x11898>
   322d8:	str	r0, [r8, #4]
   322dc:	ldr	r1, [sp, #8]
   322e0:	mov	r0, r4
   322e4:	bl	1e0ec <fputs@plt+0xcf7c>
   322e8:	b	32268 <fputs@plt+0x210f8>
   322ec:	andeq	r7, r7, lr, lsl #30
   322f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   322f4:	sub	sp, sp, #36	; 0x24
   322f8:	mov	r6, r3
   322fc:	ldr	r3, [sp, #72]	; 0x48
   32300:	ldr	r7, [r0, #488]	; 0x1e8
   32304:	str	r3, [sp, #16]
   32308:	ldr	r3, [r0]
   3230c:	cmp	r7, #0
   32310:	str	r0, [sp, #8]
   32314:	str	r1, [sp]
   32318:	str	r3, [sp, #4]
   3231c:	bne	32328 <fputs@plt+0x211b8>
   32320:	mov	r4, #0
   32324:	b	323a4 <fputs@plt+0x21234>
   32328:	ldr	r3, [sp, #8]
   3232c:	ldrb	r4, [r3, #454]	; 0x1c6
   32330:	cmp	r4, #0
   32334:	bne	32320 <fputs@plt+0x211b0>
   32338:	ldr	r3, [sp]
   3233c:	mov	r8, r2
   32340:	cmp	r3, #0
   32344:	bne	32380 <fputs@plt+0x21210>
   32348:	ldrsh	r3, [r7, #34]	; 0x22
   3234c:	subs	r2, r3, #1
   32350:	bmi	32320 <fputs@plt+0x211b0>
   32354:	cmp	r6, #0
   32358:	beq	324c8 <fputs@plt+0x21358>
   3235c:	ldr	fp, [r6]
   32360:	cmp	fp, #1
   32364:	beq	323d4 <fputs@plt+0x21264>
   32368:	ldr	r1, [r7, #4]
   3236c:	mov	r3, r8
   32370:	ldr	r2, [r1, r2, lsl #4]
   32374:	ldr	r1, [pc, #660]	; 32610 <fputs@plt+0x214a0>
   32378:	bl	319cc <fputs@plt+0x2085c>
   3237c:	b	32320 <fputs@plt+0x211b0>
   32380:	ldr	r3, [sp]
   32384:	cmp	r6, #0
   32388:	ldr	r3, [r3]
   3238c:	beq	323d0 <fputs@plt+0x21260>
   32390:	ldr	r2, [r6]
   32394:	cmp	r2, r3
   32398:	beq	323d0 <fputs@plt+0x21260>
   3239c:	ldr	r1, [pc, #624]	; 32614 <fputs@plt+0x214a4>
   323a0:	bl	319cc <fputs@plt+0x2085c>
   323a4:	mov	r1, r4
   323a8:	ldr	r0, [sp, #4]
   323ac:	bl	1e0ec <fputs@plt+0xcf7c>
   323b0:	ldr	r1, [sp]
   323b4:	ldr	r0, [sp, #4]
   323b8:	bl	1f07c <fputs@plt+0xdf0c>
   323bc:	mov	r1, r6
   323c0:	ldr	r0, [sp, #4]
   323c4:	add	sp, sp, #36	; 0x24
   323c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   323cc:	b	1f07c <fputs@plt+0xdf0c>
   323d0:	mov	fp, r3
   323d4:	sub	r5, fp, #1
   323d8:	ldr	r4, [r8, #4]
   323dc:	cmp	r6, #0
   323e0:	lsl	r5, r5, #3
   323e4:	add	r4, r4, #45	; 0x2d
   323e8:	add	r4, r4, r5
   323ec:	ldrne	sl, [r6]
   323f0:	movne	r9, #0
   323f4:	movne	r2, #20
   323f8:	bne	324f4 <fputs@plt+0x21384>
   323fc:	mov	r2, r4
   32400:	asr	r3, r4, #31
   32404:	ldr	r0, [sp, #4]
   32408:	bl	205a0 <fputs@plt+0xf430>
   3240c:	subs	r4, r0, #0
   32410:	beq	32320 <fputs@plt+0x211b0>
   32414:	ldr	r3, [r7, #16]
   32418:	add	r5, r5, #44	; 0x2c
   3241c:	add	r5, r4, r5
   32420:	ldm	r8, {r1, r2}
   32424:	str	r3, [r4, #4]
   32428:	str	r7, [r4]
   3242c:	str	r5, [r4, #8]
   32430:	mov	r0, r5
   32434:	bl	10fe4 <memcpy@plt>
   32438:	ldr	r3, [r8, #4]
   3243c:	mov	r9, #0
   32440:	mov	r0, r5
   32444:	strb	r9, [r5, r3]
   32448:	bl	14bb0 <fputs@plt+0x3a40>
   3244c:	ldr	r3, [r8, #4]
   32450:	str	fp, [r4, #20]
   32454:	str	r3, [sp, #20]
   32458:	ldr	r3, [sp]
   3245c:	cmp	r3, r9
   32460:	movne	sl, r4
   32464:	movne	r8, r9
   32468:	movne	r2, #20
   3246c:	bne	3253c <fputs@plt+0x213cc>
   32470:	ldrsh	r3, [r7, #34]	; 0x22
   32474:	sub	r3, r3, #1
   32478:	str	r3, [r4, #36]	; 0x24
   3247c:	cmp	r6, #0
   32480:	bne	32588 <fputs@plt+0x21418>
   32484:	mov	r3, #0
   32488:	strb	r3, [r4, #24]
   3248c:	ldrb	r3, [sp, #16]
   32490:	mov	r2, r4
   32494:	ldr	r1, [r4, #8]
   32498:	strb	r3, [r4, #25]
   3249c:	ldr	r3, [sp, #16]
   324a0:	asr	r3, r3, #8
   324a4:	strb	r3, [r4, #26]
   324a8:	ldr	r0, [r7, #64]	; 0x40
   324ac:	add	r0, r0, #56	; 0x38
   324b0:	bl	1eb2c <fputs@plt+0xd9bc>
   324b4:	cmp	r4, r0
   324b8:	bne	325fc <fputs@plt+0x2148c>
   324bc:	ldr	r0, [sp, #4]
   324c0:	bl	1ae98 <fputs@plt+0x9d28>
   324c4:	b	323a4 <fputs@plt+0x21234>
   324c8:	mov	fp, #1
   324cc:	b	323d4 <fputs@plt+0x21264>
   324d0:	ldr	r3, [r6, #4]
   324d4:	str	r2, [sp, #12]
   324d8:	mla	r3, r2, r9, r3
   324dc:	add	r9, r9, #1
   324e0:	ldr	r0, [r3, #4]
   324e4:	bl	18f64 <fputs@plt+0x7df4>
   324e8:	ldr	r2, [sp, #12]
   324ec:	add	r0, r0, #1
   324f0:	add	r4, r4, r0
   324f4:	cmp	r9, sl
   324f8:	blt	324d0 <fputs@plt+0x21360>
   324fc:	b	323fc <fputs@plt+0x2128c>
   32500:	str	r3, [sp, #24]
   32504:	ldr	r3, [sp, #12]
   32508:	ldr	r0, [r7, #4]
   3250c:	add	r1, r1, r3
   32510:	str	r2, [sp, #28]
   32514:	ldr	r1, [r1, #4]
   32518:	ldr	r0, [r0, r9, lsl #4]
   3251c:	bl	14c44 <fputs@plt+0x3ad4>
   32520:	ldr	r3, [sp, #24]
   32524:	ldr	r2, [sp, #28]
   32528:	cmp	r0, #0
   3252c:	bne	32558 <fputs@plt+0x213e8>
   32530:	str	r9, [sl, #36]	; 0x24
   32534:	add	r8, r8, #1
   32538:	add	sl, sl, #8
   3253c:	cmp	r8, fp
   32540:	bge	3247c <fputs@plt+0x2130c>
   32544:	mul	r1, r2, r8
   32548:	ldrsh	r3, [r7, #34]	; 0x22
   3254c:	str	r1, [sp, #12]
   32550:	mov	r9, #0
   32554:	b	3255c <fputs@plt+0x213ec>
   32558:	add	r9, r9, #1
   3255c:	ldr	r1, [sp]
   32560:	cmp	r9, r3
   32564:	ldr	r1, [r1, #4]
   32568:	blt	32500 <fputs@plt+0x21390>
   3256c:	ldr	r3, [sp, #12]
   32570:	ldr	r0, [sp, #8]
   32574:	add	fp, r1, r3
   32578:	ldr	r1, [pc, #152]	; 32618 <fputs@plt+0x214a8>
   3257c:	ldr	r2, [fp, #4]
   32580:	bl	319cc <fputs@plt+0x2085c>
   32584:	b	323a4 <fputs@plt+0x21234>
   32588:	ldr	r3, [sp, #20]
   3258c:	mov	r8, #0
   32590:	add	r3, r3, #1
   32594:	add	r5, r5, r3
   32598:	add	sl, r4, #40	; 0x28
   3259c:	mov	r3, r8
   325a0:	cmp	r8, fp
   325a4:	add	sl, sl, #8
   325a8:	bge	32484 <fputs@plt+0x21314>
   325ac:	ldr	r2, [r6, #4]
   325b0:	str	r3, [sp, #12]
   325b4:	mov	r3, #20
   325b8:	mla	r2, r3, r8, r2
   325bc:	add	r8, r8, #1
   325c0:	ldr	r1, [r2, #4]
   325c4:	mov	r0, r1
   325c8:	str	r1, [sp, #8]
   325cc:	bl	18f64 <fputs@plt+0x7df4>
   325d0:	str	r5, [sl, #-8]
   325d4:	ldr	r1, [sp, #8]
   325d8:	mov	r9, r0
   325dc:	mov	r2, r0
   325e0:	mov	r0, r5
   325e4:	bl	10fe4 <memcpy@plt>
   325e8:	ldr	r3, [sp, #12]
   325ec:	strb	r3, [r5, r9]
   325f0:	add	r9, r9, #1
   325f4:	add	r5, r5, r9
   325f8:	b	325a0 <fputs@plt+0x21430>
   325fc:	cmp	r0, #0
   32600:	strne	r0, [r4, #12]
   32604:	strne	r4, [r0, #16]
   32608:	str	r4, [r7, #16]
   3260c:	b	32320 <fputs@plt+0x211b0>
   32610:	andeq	r7, r7, fp, lsr pc
   32614:	andeq	r7, r7, sl, ror pc
   32618:	ldrdeq	r7, [r7], -r8
   3261c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   32620:	subs	r7, r1, #0
   32624:	bne	32634 <fputs@plt+0x214c4>
   32628:	mov	r0, #0
   3262c:	add	sp, sp, #8
   32630:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32634:	mov	r6, #0
   32638:	ldr	r9, [r0, #12]
   3263c:	mov	r4, r0
   32640:	add	r5, r7, #80	; 0x50
   32644:	mov	sl, r6
   32648:	ldr	r3, [r7]
   3264c:	cmp	r6, r3
   32650:	bge	32628 <fputs@plt+0x214b8>
   32654:	ldr	r3, [r4, #8]
   32658:	cmp	r3, #0
   3265c:	bne	326bc <fputs@plt+0x2154c>
   32660:	ldr	r8, [r5, #-68]	; 0xffffffbc
   32664:	cmp	r8, #0
   32668:	beq	326a0 <fputs@plt+0x21530>
   3266c:	mov	r1, r9
   32670:	mov	r0, r8
   32674:	bl	14c44 <fputs@plt+0x3ad4>
   32678:	cmp	r0, #0
   3267c:	beq	326a0 <fputs@plt+0x21530>
   32680:	str	r8, [sp]
   32684:	ldr	r1, [pc, #100]	; 326f0 <fputs@plt+0x21580>
   32688:	ldr	r3, [r4, #20]
   3268c:	ldr	r2, [r4, #16]
   32690:	ldr	r0, [r4]
   32694:	bl	319cc <fputs@plt+0x2085c>
   32698:	mov	r0, #1
   3269c:	b	3262c <fputs@plt+0x214bc>
   326a0:	ldr	r3, [r4]
   326a4:	mov	r1, r8
   326a8:	ldr	r0, [r3]
   326ac:	bl	1e0ec <fputs@plt+0xcf7c>
   326b0:	ldr	r3, [r4, #4]
   326b4:	str	sl, [r5, #-68]	; 0xffffffbc
   326b8:	str	r3, [r5, #-72]	; 0xffffffb8
   326bc:	ldr	r1, [r5, #-52]	; 0xffffffcc
   326c0:	mov	r0, r4
   326c4:	bl	326f4 <fputs@plt+0x21584>
   326c8:	cmp	r0, #0
   326cc:	bne	32698 <fputs@plt+0x21528>
   326d0:	ldr	r1, [r5, #-24]	; 0xffffffe8
   326d4:	mov	r0, r4
   326d8:	bl	327c0 <fputs@plt+0x21650>
   326dc:	add	r5, r5, #72	; 0x48
   326e0:	cmp	r0, #0
   326e4:	bne	32698 <fputs@plt+0x21528>
   326e8:	add	r6, r6, #1
   326ec:	b	32648 <fputs@plt+0x214d8>
   326f0:	andeq	r8, r7, r6
   326f4:	push	{r4, r5, r6, lr}
   326f8:	mov	r5, r0
   326fc:	mov	r4, r1
   32700:	cmp	r4, #0
   32704:	bne	32710 <fputs@plt+0x215a0>
   32708:	mov	r0, r4
   3270c:	pop	{r4, r5, r6, pc}
   32710:	ldr	r1, [r4]
   32714:	mov	r0, r5
   32718:	bl	32868 <fputs@plt+0x216f8>
   3271c:	cmp	r0, #0
   32720:	beq	3272c <fputs@plt+0x215bc>
   32724:	mov	r0, #1
   32728:	pop	{r4, r5, r6, pc}
   3272c:	ldr	r1, [r4, #28]
   32730:	mov	r0, r5
   32734:	bl	3261c <fputs@plt+0x214ac>
   32738:	cmp	r0, #0
   3273c:	bne	32724 <fputs@plt+0x215b4>
   32740:	ldr	r1, [r4, #32]
   32744:	mov	r0, r5
   32748:	bl	327c0 <fputs@plt+0x21650>
   3274c:	cmp	r0, #0
   32750:	bne	32724 <fputs@plt+0x215b4>
   32754:	ldr	r1, [r4, #36]	; 0x24
   32758:	mov	r0, r5
   3275c:	bl	32868 <fputs@plt+0x216f8>
   32760:	cmp	r0, #0
   32764:	bne	32724 <fputs@plt+0x215b4>
   32768:	ldr	r1, [r4, #40]	; 0x28
   3276c:	mov	r0, r5
   32770:	bl	327c0 <fputs@plt+0x21650>
   32774:	cmp	r0, #0
   32778:	bne	32724 <fputs@plt+0x215b4>
   3277c:	ldr	r1, [r4, #44]	; 0x2c
   32780:	mov	r0, r5
   32784:	bl	32868 <fputs@plt+0x216f8>
   32788:	cmp	r0, #0
   3278c:	bne	32724 <fputs@plt+0x215b4>
   32790:	ldr	r1, [r4, #56]	; 0x38
   32794:	mov	r0, r5
   32798:	bl	327c0 <fputs@plt+0x21650>
   3279c:	cmp	r0, #0
   327a0:	bne	32724 <fputs@plt+0x215b4>
   327a4:	ldr	r1, [r4, #60]	; 0x3c
   327a8:	mov	r0, r5
   327ac:	bl	327c0 <fputs@plt+0x21650>
   327b0:	cmp	r0, #0
   327b4:	bne	32724 <fputs@plt+0x215b4>
   327b8:	ldr	r4, [r4, #48]	; 0x30
   327bc:	b	32700 <fputs@plt+0x21590>
   327c0:	push	{r4, r5, r6, lr}
   327c4:	mov	r5, r0
   327c8:	mov	r4, r1
   327cc:	mov	r6, #101	; 0x65
   327d0:	cmp	r4, #0
   327d4:	beq	32808 <fputs@plt+0x21698>
   327d8:	ldrb	r3, [r4]
   327dc:	cmp	r3, #135	; 0x87
   327e0:	bne	327fc <fputs@plt+0x2168c>
   327e4:	ldr	r0, [r5]
   327e8:	ldr	r3, [r0]
   327ec:	ldrb	r3, [r3, #149]	; 0x95
   327f0:	cmp	r3, #0
   327f4:	beq	32810 <fputs@plt+0x216a0>
   327f8:	strb	r6, [r4]
   327fc:	ldr	r3, [r4, #4]
   32800:	tst	r3, #16384	; 0x4000
   32804:	beq	32824 <fputs@plt+0x216b4>
   32808:	mov	r0, #0
   3280c:	pop	{r4, r5, r6, pc}
   32810:	ldr	r2, [r5, #16]
   32814:	ldr	r1, [pc, #72]	; 32864 <fputs@plt+0x216f4>
   32818:	bl	319cc <fputs@plt+0x2085c>
   3281c:	mov	r0, #1
   32820:	pop	{r4, r5, r6, pc}
   32824:	tst	r3, #2048	; 0x800
   32828:	ldr	r1, [r4, #20]
   3282c:	mov	r0, r5
   32830:	beq	3285c <fputs@plt+0x216ec>
   32834:	bl	326f4 <fputs@plt+0x21584>
   32838:	cmp	r0, #0
   3283c:	bne	3281c <fputs@plt+0x216ac>
   32840:	ldr	r1, [r4, #16]
   32844:	mov	r0, r5
   32848:	bl	327c0 <fputs@plt+0x21650>
   3284c:	cmp	r0, #0
   32850:	bne	3281c <fputs@plt+0x216ac>
   32854:	ldr	r4, [r4, #12]
   32858:	b	327d0 <fputs@plt+0x21660>
   3285c:	bl	32868 <fputs@plt+0x216f8>
   32860:	b	32838 <fputs@plt+0x216c8>
   32864:	andeq	r8, r7, r4, lsr r0
   32868:	push	{r4, r5, r6, r7, r8, lr}
   3286c:	subs	r5, r1, #0
   32870:	bne	3287c <fputs@plt+0x2170c>
   32874:	mov	r0, #0
   32878:	pop	{r4, r5, r6, r7, r8, pc}
   3287c:	ldr	r7, [r5, #4]
   32880:	mov	r6, r0
   32884:	mov	r4, #0
   32888:	mov	r8, #20
   3288c:	ldr	r3, [r5]
   32890:	cmp	r4, r3
   32894:	bge	32874 <fputs@plt+0x21704>
   32898:	mul	r3, r8, r4
   3289c:	mov	r0, r6
   328a0:	ldr	r1, [r7, r3]
   328a4:	bl	327c0 <fputs@plt+0x21650>
   328a8:	cmp	r0, #0
   328ac:	addeq	r4, r4, #1
   328b0:	beq	3288c <fputs@plt+0x2171c>
   328b4:	mov	r0, #1
   328b8:	pop	{r4, r5, r6, r7, r8, pc}
   328bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   328c0:	sub	sp, sp, #28
   328c4:	ldr	r4, [r0, #12]
   328c8:	ldr	r5, [sp, #76]	; 0x4c
   328cc:	ldrh	r1, [sp, #72]	; 0x48
   328d0:	mov	ip, #0
   328d4:	ldr	lr, [r5, #4]
   328d8:	str	r1, [sp, #8]
   328dc:	ldr	r1, [r5, #16]
   328e0:	mov	r8, #48	; 0x30
   328e4:	str	r1, [sp, #12]
   328e8:	ldr	r1, [r0]
   328ec:	mov	r9, ip
   328f0:	mov	sl, #1
   328f4:	ldr	r7, [r1]
   328f8:	ldr	r1, [r1, #4]
   328fc:	ldr	fp, [r0, #4]
   32900:	str	r1, [sp, #16]
   32904:	ldrb	r1, [r4, #16]
   32908:	str	r0, [sp, #4]
   3290c:	str	r1, [sp, #20]
   32910:	ldr	r1, [r5]
   32914:	str	r1, [sp]
   32918:	ldr	r1, [sp, #80]	; 0x50
   3291c:	str	ip, [r1]
   32920:	strd	r2, [r4]
   32924:	ldr	r3, [sp]
   32928:	cmp	ip, r3
   3292c:	blt	329f4 <fputs@plt+0x21884>
   32930:	lsl	r2, r3, #3
   32934:	mov	r1, #0
   32938:	ldr	r0, [sp, #12]
   3293c:	bl	10f48 <memset@plt>
   32940:	ldr	r0, [pc, #872]	; 32cb0 <fputs@plt+0x21b40>
   32944:	ldr	r1, [pc, #872]	; 32cb4 <fputs@plt+0x21b44>
   32948:	mov	r3, #0
   3294c:	str	r3, [r5, #24]
   32950:	strd	r0, [r5, #40]	; 0x28
   32954:	mov	r0, #25
   32958:	mov	r1, #0
   3295c:	str	r3, [r5, #20]
   32960:	str	r3, [r5, #32]
   32964:	str	r3, [r5, #56]	; 0x38
   32968:	ldr	r3, [sp, #20]
   3296c:	strd	r0, [r5, #48]	; 0x30
   32970:	ldr	r2, [sp, #16]
   32974:	mov	r1, #72	; 0x48
   32978:	ldr	r0, [r7]
   3297c:	mla	r1, r1, r3, r2
   32980:	ldrd	r2, [r1, #64]	; 0x40
   32984:	strd	r2, [r5, #64]	; 0x40
   32988:	ldr	r3, [r1, #24]
   3298c:	ldr	r1, [r3, #56]	; 0x38
   32990:	bl	1cba8 <fputs@plt+0xba38>
   32994:	mov	r1, r5
   32998:	ldr	r6, [r0, #8]
   3299c:	mov	r0, r6
   329a0:	ldr	r3, [r6]
   329a4:	ldr	r3, [r3, #12]
   329a8:	blx	r3
   329ac:	subs	r3, r0, #0
   329b0:	beq	329c4 <fputs@plt+0x21854>
   329b4:	cmp	r3, #7
   329b8:	bne	32a3c <fputs@plt+0x218cc>
   329bc:	ldr	r0, [r7]
   329c0:	bl	1ae98 <fputs@plt+0x9d28>
   329c4:	ldr	r0, [r6, #8]
   329c8:	bl	1abdc <fputs@plt+0x9a6c>
   329cc:	mov	r3, #0
   329d0:	str	r3, [r6, #8]
   329d4:	ldr	r6, [r7, #68]	; 0x44
   329d8:	cmp	r6, r3
   329dc:	moveq	r3, r6
   329e0:	moveq	r2, r6
   329e4:	beq	32a6c <fputs@plt+0x218fc>
   329e8:	mov	r0, r6
   329ec:	add	sp, sp, #28
   329f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   329f4:	ldr	r6, [lr, #8]
   329f8:	ldr	r3, [fp, #20]
   329fc:	ldrd	r0, [sp, #64]	; 0x40
   32a00:	mla	r6, r8, r6, r3
   32a04:	strb	r9, [lr, #5]
   32a08:	ldrd	r2, [r6, #32]
   32a0c:	and	r1, r1, r3
   32a10:	and	r0, r0, r2
   32a14:	cmp	r3, r1
   32a18:	cmpeq	r2, r0
   32a1c:	bne	32a30 <fputs@plt+0x218c0>
   32a20:	ldrh	r3, [r6, #18]
   32a24:	ldr	r2, [sp, #8]
   32a28:	tst	r2, r3
   32a2c:	strbeq	sl, [lr, #5]
   32a30:	add	ip, ip, #1
   32a34:	add	lr, lr, #12
   32a38:	b	32924 <fputs@plt+0x217b4>
   32a3c:	ldr	r2, [r6, #8]
   32a40:	cmp	r2, #0
   32a44:	bne	32a50 <fputs@plt+0x218e0>
   32a48:	bl	1cf1c <fputs@plt+0xbdac>
   32a4c:	mov	r2, r0
   32a50:	ldr	r1, [pc, #608]	; 32cb8 <fputs@plt+0x21b48>
   32a54:	mov	r0, r7
   32a58:	bl	319cc <fputs@plt+0x2085c>
   32a5c:	b	329c4 <fputs@plt+0x21854>
   32a60:	ldr	r1, [r4, #48]	; 0x30
   32a64:	str	r2, [r1, r3, lsl #2]
   32a68:	add	r3, r3, #1
   32a6c:	ldr	r1, [sp]
   32a70:	cmp	r3, r1
   32a74:	blt	32a60 <fputs@plt+0x218f0>
   32a78:	strh	r2, [r4, #30]
   32a7c:	ldr	r8, [r5, #4]
   32a80:	ldr	r3, [sp, #12]
   32a84:	mvn	sl, #0
   32a88:	str	r3, [sp, #8]
   32a8c:	ldr	r3, [sp]
   32a90:	cmp	r6, r3
   32a94:	blt	32b60 <fputs@plt+0x219f0>
   32a98:	ldr	r3, [r5, #20]
   32a9c:	add	sl, sl, #1
   32aa0:	str	r3, [r4, #24]
   32aa4:	ldr	r3, [r5, #28]
   32aa8:	strh	sl, [r4, #40]	; 0x28
   32aac:	strb	r3, [r4, #28]
   32ab0:	ldr	r2, [r5, #24]
   32ab4:	mov	r3, #0
   32ab8:	str	r3, [r5, #28]
   32abc:	str	r2, [r4, #32]
   32ac0:	ldr	r2, [r5, #32]
   32ac4:	vldr	d6, [pc, #468]	; 32ca0 <fputs@plt+0x21b30>
   32ac8:	cmp	r2, r3
   32acc:	ldrne	r2, [r5, #8]
   32ad0:	strh	r3, [r4, #18]
   32ad4:	strb	r2, [r4, #29]
   32ad8:	vldr	d7, [r5, #40]	; 0x28
   32adc:	vcmpe.f64	d7, d6
   32ae0:	vmrs	APSR_nzcv, fpscr
   32ae4:	movls	r0, #0
   32ae8:	bls	32b08 <fputs@plt+0x21998>
   32aec:	vldr	d6, [pc, #436]	; 32ca8 <fputs@plt+0x21b38>
   32af0:	vcmpe.f64	d7, d6
   32af4:	vmrs	APSR_nzcv, fpscr
   32af8:	bhi	32c7c <fputs@plt+0x21b0c>
   32afc:	vmov	r0, r1, d7
   32b00:	bl	71210 <fputs@plt+0x600a0>
   32b04:	bl	15960 <fputs@plt+0x47f0>
   32b08:	strh	r0, [r4, #20]
   32b0c:	ldrd	r0, [r5, #48]	; 0x30
   32b10:	bl	15960 <fputs@plt+0x47f0>
   32b14:	ldr	r3, [r5, #56]	; 0x38
   32b18:	mov	r1, r4
   32b1c:	tst	r3, #1
   32b20:	ldr	r3, [r4, #36]	; 0x24
   32b24:	orrne	r3, r3, #4096	; 0x1000
   32b28:	biceq	r3, r3, #4096	; 0x1000
   32b2c:	str	r3, [r4, #36]	; 0x24
   32b30:	strh	r0, [r4, #22]
   32b34:	ldr	r0, [sp, #4]
   32b38:	bl	20144 <fputs@plt+0xefd4>
   32b3c:	ldrb	r3, [r4, #28]
   32b40:	cmp	r3, #0
   32b44:	mov	r6, r0
   32b48:	beq	329e8 <fputs@plt+0x21878>
   32b4c:	ldr	r0, [r4, #32]
   32b50:	bl	1abdc <fputs@plt+0x9a6c>
   32b54:	mov	r3, #0
   32b58:	strb	r3, [r4, #28]
   32b5c:	b	329e8 <fputs@plt+0x21878>
   32b60:	ldr	r3, [sp, #12]
   32b64:	ldr	ip, [r3, r6, lsl #3]
   32b68:	subs	ip, ip, #1
   32b6c:	bmi	32c64 <fputs@plt+0x21af4>
   32b70:	ldr	r3, [sp]
   32b74:	ldr	lr, [r8, #8]
   32b78:	cmp	r3, ip
   32b7c:	movgt	r3, #0
   32b80:	movle	r3, #1
   32b84:	orrs	r3, r3, lr, lsr #31
   32b88:	bne	32bb4 <fputs@plt+0x21a44>
   32b8c:	ldr	r3, [fp, #12]
   32b90:	cmp	lr, r3
   32b94:	bge	32bb4 <fputs@plt+0x21a44>
   32b98:	ldr	r9, [r4, #48]	; 0x30
   32b9c:	ldr	r3, [r9, ip, lsl #2]
   32ba0:	cmp	r3, #0
   32ba4:	bne	32bb4 <fputs@plt+0x21a44>
   32ba8:	ldrb	r3, [r8, #5]
   32bac:	cmp	r3, #0
   32bb0:	bne	32be0 <fputs@plt+0x21a70>
   32bb4:	ldr	r2, [sp, #20]
   32bb8:	ldr	r1, [sp, #16]
   32bbc:	mov	r3, #72	; 0x48
   32bc0:	mov	r0, r7
   32bc4:	mla	r3, r3, r2, r1
   32bc8:	ldr	r1, [pc, #236]	; 32cbc <fputs@plt+0x21b4c>
   32bcc:	mov	r6, #1
   32bd0:	ldr	r3, [r3, #24]
   32bd4:	ldr	r2, [r3]
   32bd8:	bl	319cc <fputs@plt+0x2085c>
   32bdc:	b	329e8 <fputs@plt+0x21878>
   32be0:	ldr	r3, [fp, #20]
   32be4:	mov	r2, #48	; 0x30
   32be8:	ldrd	r0, [r4]
   32bec:	mla	lr, r2, lr, r3
   32bf0:	cmp	sl, ip
   32bf4:	movlt	sl, ip
   32bf8:	ldrd	r2, [lr, #32]
   32bfc:	cmp	ip, #15
   32c00:	orr	r0, r0, r2
   32c04:	orr	r1, r1, r3
   32c08:	mov	r2, r0
   32c0c:	mov	r3, r1
   32c10:	strd	r2, [r4]
   32c14:	str	lr, [r9, ip, lsl #2]
   32c18:	bgt	32c38 <fputs@plt+0x21ac8>
   32c1c:	ldr	r3, [sp, #8]
   32c20:	ldrb	r3, [r3, #4]
   32c24:	cmp	r3, #0
   32c28:	movne	r2, #1
   32c2c:	ldrhne	r3, [r4, #30]
   32c30:	orrne	ip, r3, r2, lsl ip
   32c34:	strhne	ip, [r4, #30]
   32c38:	ldrh	r3, [lr, #18]
   32c3c:	tst	r3, #1
   32c40:	beq	32c64 <fputs@plt+0x21af4>
   32c44:	mov	r3, #0
   32c48:	str	r3, [r5, #32]
   32c4c:	ldr	r3, [r5, #56]	; 0x38
   32c50:	mov	r2, #1
   32c54:	bic	r3, r3, #1
   32c58:	str	r3, [r5, #56]	; 0x38
   32c5c:	ldr	r3, [sp, #80]	; 0x50
   32c60:	str	r2, [r3]
   32c64:	ldr	r3, [sp, #8]
   32c68:	add	r6, r6, #1
   32c6c:	add	r3, r3, #8
   32c70:	add	r8, r8, #12
   32c74:	str	r3, [sp, #8]
   32c78:	b	32a8c <fputs@plt+0x2191c>
   32c7c:	vmov	r3, s15
   32c80:	lsr	r0, r3, #20
   32c84:	sub	r0, r0, #1020	; 0x3fc
   32c88:	sub	r0, r0, #2
   32c8c:	mov	r3, #10
   32c90:	smulbb	r0, r0, r3
   32c94:	sxth	r0, r0
   32c98:	b	32b08 <fputs@plt+0x21998>
   32c9c:	nop			; (mov r0, r0)
   32ca0:	andeq	r0, r0, r0
   32ca4:	svccc	0x00f00000	; IMB
   32ca8:	andeq	r0, r0, r0
   32cac:	bicsmi	ip, sp, r5, ror #26
   32cb0:	addge	r9, r7, #46, 30	; 0xb8
   32cb4:	strbtpl	r4, [sp], #-686	; 0xfffffd52
   32cb8:	andeq	r7, r7, r0, asr fp
   32cbc:	andeq	r8, r7, ip, asr #32
   32cc0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32cc4:	sub	sp, sp, #92	; 0x5c
   32cc8:	ldr	r6, [r0, #12]
   32ccc:	strd	r2, [sp, #24]
   32cd0:	ldr	r2, [r0]
   32cd4:	ldrb	r1, [r6, #16]
   32cd8:	mov	r9, #72	; 0x48
   32cdc:	ldr	r3, [r2]
   32ce0:	mov	fp, #0
   32ce4:	str	r3, [sp, #40]	; 0x28
   32ce8:	ldr	r3, [r0, #4]
   32cec:	mov	r7, r0
   32cf0:	str	r3, [sp, #44]	; 0x2c
   32cf4:	mov	r3, #8
   32cf8:	smlabb	r3, r9, r1, r3
   32cfc:	ldr	r9, [r2, #4]
   32d00:	add	r3, r9, r3
   32d04:	str	r3, [sp, #48]	; 0x30
   32d08:	ldr	r3, [r0, #8]
   32d0c:	mov	r0, fp
   32d10:	str	r3, [sp, #32]
   32d14:	ldr	r3, [sp, #44]	; 0x2c
   32d18:	ldr	r1, [r3, #20]
   32d1c:	ldr	ip, [r3, #12]
   32d20:	cmp	r0, ip
   32d24:	blt	32d48 <fputs@plt+0x21bd8>
   32d28:	ldr	r3, [sp, #32]
   32d2c:	cmp	r3, #0
   32d30:	movne	r5, #0
   32d34:	ldrne	r2, [r3]
   32d38:	movne	r1, #20
   32d3c:	bne	32dcc <fputs@plt+0x21c5c>
   32d40:	mov	r5, #0
   32d44:	b	32dd8 <fputs@plt+0x21c68>
   32d48:	ldr	r3, [sp, #48]	; 0x30
   32d4c:	ldr	r2, [r1, #8]
   32d50:	ldr	r3, [r3, #44]	; 0x2c
   32d54:	cmp	r2, r3
   32d58:	bne	32d8c <fputs@plt+0x21c1c>
   32d5c:	ldrd	r2, [r1, #32]
   32d60:	ldrd	r4, [sp, #128]	; 0x80
   32d64:	and	r4, r4, r2
   32d68:	and	r5, r5, r3
   32d6c:	mov	r2, r4
   32d70:	mov	r3, r5
   32d74:	orrs	r3, r2, r3
   32d78:	bne	32d8c <fputs@plt+0x21c1c>
   32d7c:	ldrh	r3, [r1, #18]
   32d80:	bic	r3, r3, #2432	; 0x980
   32d84:	cmp	r3, #0
   32d88:	addne	fp, fp, #1
   32d8c:	add	r0, r0, #1
   32d90:	add	r1, r1, #48	; 0x30
   32d94:	b	32d20 <fputs@plt+0x21bb0>
   32d98:	ldr	r3, [sp, #32]
   32d9c:	ldr	r0, [r3, #4]
   32da0:	mul	r3, r1, r5
   32da4:	ldr	r3, [r0, r3]
   32da8:	ldrb	r0, [r3]
   32dac:	cmp	r0, #152	; 0x98
   32db0:	bne	32d40 <fputs@plt+0x21bd0>
   32db4:	ldr	r0, [r3, #28]
   32db8:	ldr	r3, [sp, #48]	; 0x30
   32dbc:	ldr	r3, [r3, #44]	; 0x2c
   32dc0:	cmp	r0, r3
   32dc4:	bne	32d40 <fputs@plt+0x21bd0>
   32dc8:	add	r5, r5, #1
   32dcc:	cmp	r2, r5
   32dd0:	bgt	32d98 <fputs@plt+0x21c28>
   32dd4:	bne	32d40 <fputs@plt+0x21bd0>
   32dd8:	mov	r2, #20
   32ddc:	lsl	r1, r5, #3
   32de0:	mla	r2, r2, fp, r1
   32de4:	str	r1, [sp, #56]	; 0x38
   32de8:	ldr	r1, [sp, #40]	; 0x28
   32dec:	add	r2, r2, #72	; 0x48
   32df0:	mov	r3, #0
   32df4:	ldr	r0, [r1]
   32df8:	bl	205a0 <fputs@plt+0xf430>
   32dfc:	ldr	r1, [sp, #56]	; 0x38
   32e00:	subs	r4, r0, #0
   32e04:	bne	32e24 <fputs@plt+0x21cb4>
   32e08:	ldr	r1, [pc, #1076]	; 33244 <fputs@plt+0x220d4>
   32e0c:	ldr	r0, [sp, #40]	; 0x28
   32e10:	bl	319cc <fputs@plt+0x2085c>
   32e14:	mov	r5, #7
   32e18:	mov	r0, r5
   32e1c:	add	sp, sp, #92	; 0x5c
   32e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32e24:	mov	r3, #12
   32e28:	add	ip, r4, #72	; 0x48
   32e2c:	mla	sl, r3, fp, ip
   32e30:	mov	lr, #0
   32e34:	add	r2, sl, r1
   32e38:	str	r2, [r4, #16]
   32e3c:	ldr	r2, [sp, #44]	; 0x2c
   32e40:	mov	r0, lr
   32e44:	str	fp, [r4]
   32e48:	ldr	r1, [r2, #20]
   32e4c:	ldr	r2, [r2, #12]
   32e50:	str	r5, [r4, #8]
   32e54:	str	ip, [r4, #4]
   32e58:	str	sl, [r4, #12]
   32e5c:	str	r2, [sp, #56]	; 0x38
   32e60:	str	r3, [sp, #64]	; 0x40
   32e64:	ldr	r3, [sp, #56]	; 0x38
   32e68:	cmp	r0, r3
   32e6c:	blt	32fa0 <fputs@plt+0x21e30>
   32e70:	mov	r3, #0
   32e74:	mov	r0, #20
   32e78:	cmp	r5, r3
   32e7c:	add	sl, sl, #8
   32e80:	bne	3302c <fputs@plt+0x21ebc>
   32e84:	mov	r3, #0
   32e88:	strb	r3, [r6, #28]
   32e8c:	strh	r3, [r6, #18]
   32e90:	strh	r3, [r6, #40]	; 0x28
   32e94:	ldr	r3, [sp, #40]	; 0x28
   32e98:	mov	r2, #1024	; 0x400
   32e9c:	str	r2, [r6, #36]	; 0x24
   32ea0:	mov	r1, r6
   32ea4:	mov	r2, fp
   32ea8:	ldr	r0, [r3]
   32eac:	bl	200c8 <fputs@plt+0xef58>
   32eb0:	cmp	r0, #0
   32eb4:	bne	33058 <fputs@plt+0x21ee8>
   32eb8:	mvn	r8, #0
   32ebc:	mvn	r9, #0
   32ec0:	add	sl, sp, #84	; 0x54
   32ec4:	str	r0, [sp, #8]
   32ec8:	str	sl, [sp, #16]
   32ecc:	str	r4, [sp, #12]
   32ed0:	strd	r8, [sp]
   32ed4:	ldrd	r2, [sp, #24]
   32ed8:	mov	r0, r7
   32edc:	bl	328bc <fputs@plt+0x2174c>
   32ee0:	subs	r5, r0, #0
   32ee4:	bne	3321c <fputs@plt+0x220ac>
   32ee8:	ldrd	r2, [sp, #24]
   32eec:	mvn	r2, r2
   32ef0:	mvn	r3, r3
   32ef4:	strd	r2, [sp, #56]	; 0x38
   32ef8:	ldrd	r0, [sp, #56]	; 0x38
   32efc:	ldrd	r2, [r6]
   32f00:	and	r0, r0, r2
   32f04:	and	r1, r1, r3
   32f08:	mov	r2, r0
   32f0c:	mov	r3, r1
   32f10:	orrs	r3, r2, r3
   32f14:	strd	r0, [sp, #72]	; 0x48
   32f18:	beq	3321c <fputs@plt+0x220ac>
   32f1c:	ldr	r5, [sp, #84]	; 0x54
   32f20:	cmp	r5, #0
   32f24:	beq	3306c <fputs@plt+0x21efc>
   32f28:	mov	r3, #1
   32f2c:	strd	r8, [sp]
   32f30:	str	r3, [sp, #8]
   32f34:	str	sl, [sp, #16]
   32f38:	ldrd	r2, [sp, #24]
   32f3c:	str	r4, [sp, #12]
   32f40:	mov	r0, r7
   32f44:	bl	328bc <fputs@plt+0x2174c>
   32f48:	ldrd	r2, [r6]
   32f4c:	mov	r5, r0
   32f50:	ldrd	r0, [sp, #56]	; 0x38
   32f54:	and	r0, r0, r2
   32f58:	and	r1, r1, r3
   32f5c:	strd	r0, [sp, #48]	; 0x30
   32f60:	ldr	r3, [sp, #48]	; 0x30
   32f64:	ldr	r2, [sp, #52]	; 0x34
   32f68:	orrs	r3, r3, r2
   32f6c:	moveq	r8, #1
   32f70:	movne	r8, #0
   32f74:	mov	r2, #0
   32f78:	mov	r3, #0
   32f7c:	mov	r9, r8
   32f80:	mov	sl, #12
   32f84:	strd	r2, [sp, #64]	; 0x40
   32f88:	cmp	r5, #0
   32f8c:	bne	331b4 <fputs@plt+0x22044>
   32f90:	mov	lr, r5
   32f94:	mvn	r2, #0
   32f98:	mvn	r3, #0
   32f9c:	b	330ec <fputs@plt+0x21f7c>
   32fa0:	ldr	r3, [sp, #48]	; 0x30
   32fa4:	ldr	r2, [r1, #8]
   32fa8:	ldr	r3, [r3, #44]	; 0x2c
   32fac:	cmp	r2, r3
   32fb0:	bne	33020 <fputs@plt+0x21eb0>
   32fb4:	ldrd	r2, [r1, #32]
   32fb8:	ldrd	r8, [sp, #128]	; 0x80
   32fbc:	and	r8, r8, r2
   32fc0:	and	r9, r9, r3
   32fc4:	mov	r2, r8
   32fc8:	mov	r3, r9
   32fcc:	orrs	r3, r2, r3
   32fd0:	bne	33020 <fputs@plt+0x21eb0>
   32fd4:	ldrh	r3, [r1, #18]
   32fd8:	bic	r2, r3, #2432	; 0x980
   32fdc:	cmp	r2, #0
   32fe0:	beq	33020 <fputs@plt+0x21eb0>
   32fe4:	ldr	r2, [sp, #64]	; 0x40
   32fe8:	ldr	r9, [r1, #12]
   32fec:	uxtb	r3, r3
   32ff0:	mul	r2, r2, lr
   32ff4:	cmp	r3, #1
   32ff8:	mov	r8, r2
   32ffc:	add	r2, ip, r2
   33000:	str	r9, [ip, r8]
   33004:	moveq	r3, #2
   33008:	str	r0, [r2, #8]
   3300c:	beq	33018 <fputs@plt+0x21ea8>
   33010:	cmp	r3, #64	; 0x40
   33014:	ldrbeq	r3, [r1, #23]
   33018:	add	lr, lr, #1
   3301c:	strb	r3, [r2, #4]
   33020:	add	r0, r0, #1
   33024:	add	r1, r1, #48	; 0x30
   33028:	b	32e64 <fputs@plt+0x21cf4>
   3302c:	ldr	r1, [sp, #32]
   33030:	mul	r2, r0, r3
   33034:	ldr	r1, [r1, #4]
   33038:	add	r3, r3, #1
   3303c:	add	ip, r1, r2
   33040:	ldr	r2, [r1, r2]
   33044:	ldrsh	r2, [r2, #32]
   33048:	str	r2, [sl, #-8]
   3304c:	ldrb	r2, [ip, #12]
   33050:	strb	r2, [sl, #-4]
   33054:	b	32e78 <fputs@plt+0x21d08>
   33058:	ldr	r3, [sp, #40]	; 0x28
   3305c:	mov	r1, r4
   33060:	ldr	r0, [r3]
   33064:	bl	1e0ec <fputs@plt+0xcf7c>
   33068:	b	32e14 <fputs@plt+0x21ca4>
   3306c:	mov	r2, #0
   33070:	mov	r3, #0
   33074:	mov	r8, r5
   33078:	strd	r2, [sp, #48]	; 0x30
   3307c:	b	32f74 <fputs@plt+0x21e04>
   33080:	ldr	r3, [r4, #4]
   33084:	mov	r1, #48	; 0x30
   33088:	mla	r3, sl, lr, r3
   3308c:	add	lr, lr, #1
   33090:	ldr	r2, [r3, #8]
   33094:	ldr	r3, [sp, #44]	; 0x2c
   33098:	ldr	r3, [r3, #20]
   3309c:	mla	r3, r1, r2, r3
   330a0:	ldrd	r0, [sp, #56]	; 0x38
   330a4:	ldrd	r2, [r3, #32]
   330a8:	and	r0, r0, r2
   330ac:	and	r1, r1, r3
   330b0:	mov	r2, r0
   330b4:	mov	r3, r1
   330b8:	ldrd	r0, [sp, #64]	; 0x40
   330bc:	cmp	r1, r3
   330c0:	cmpeq	r0, r2
   330c4:	ldrd	r0, [sp, #32]
   330c8:	movcc	ip, #1
   330cc:	movcs	ip, #0
   330d0:	cmp	r1, r3
   330d4:	cmpeq	r0, r2
   330d8:	movls	ip, #0
   330dc:	andhi	ip, ip, #1
   330e0:	cmp	ip, #0
   330e4:	moveq	r2, r0
   330e8:	moveq	r3, r1
   330ec:	cmp	lr, fp
   330f0:	strd	r2, [sp, #32]
   330f4:	bne	33080 <fputs@plt+0x21f10>
   330f8:	ldrd	r2, [sp, #32]
   330fc:	mvn	r1, #0
   33100:	mvn	r0, #0
   33104:	cmp	r3, r1
   33108:	cmpeq	r2, r0
   3310c:	beq	331b4 <fputs@plt+0x22044>
   33110:	ldrd	r0, [sp, #72]	; 0x48
   33114:	cmp	r3, r1
   33118:	cmpeq	r2, r0
   3311c:	mov	r1, r3
   33120:	mov	r0, r2
   33124:	ldrd	r2, [sp, #48]	; 0x30
   33128:	moveq	ip, #1
   3312c:	movne	ip, #0
   33130:	cmp	r1, r3
   33134:	cmpeq	r0, r2
   33138:	movne	r3, ip
   3313c:	orreq	r3, ip, #1
   33140:	cmp	r3, #0
   33144:	bne	331a8 <fputs@plt+0x22038>
   33148:	add	r2, sp, #84	; 0x54
   3314c:	str	r2, [sp, #16]
   33150:	str	r3, [sp, #8]
   33154:	mov	r2, r0
   33158:	mov	r3, r1
   3315c:	ldrd	r0, [sp, #24]
   33160:	str	r4, [sp, #12]
   33164:	orr	r3, r3, r1
   33168:	orr	r2, r2, r0
   3316c:	strd	r2, [sp]
   33170:	mov	r2, r0
   33174:	mov	r3, r1
   33178:	mov	r0, r7
   3317c:	bl	328bc <fputs@plt+0x2174c>
   33180:	ldrd	r2, [r6]
   33184:	mov	r5, r0
   33188:	ldrd	r0, [sp, #24]
   3318c:	cmp	r1, r3
   33190:	cmpeq	r0, r2
   33194:	bne	331a8 <fputs@plt+0x22038>
   33198:	ldr	r3, [sp, #84]	; 0x54
   3319c:	mov	r8, #1
   331a0:	cmp	r3, #0
   331a4:	moveq	r9, #1
   331a8:	ldrd	r2, [sp, #32]
   331ac:	strd	r2, [sp, #64]	; 0x40
   331b0:	b	32f88 <fputs@plt+0x21e18>
   331b4:	orrs	r8, r8, r5
   331b8:	bne	331ec <fputs@plt+0x2207c>
   331bc:	add	r3, sp, #84	; 0x54
   331c0:	str	r3, [sp, #16]
   331c4:	ldrd	r2, [sp, #24]
   331c8:	str	r4, [sp, #12]
   331cc:	str	r8, [sp, #8]
   331d0:	strd	r2, [sp]
   331d4:	mov	r0, r7
   331d8:	bl	328bc <fputs@plt+0x2174c>
   331dc:	ldr	r3, [sp, #84]	; 0x54
   331e0:	cmp	r3, #0
   331e4:	moveq	r9, #1
   331e8:	mov	r5, r0
   331ec:	orrs	r3, r5, r9
   331f0:	bne	3321c <fputs@plt+0x220ac>
   331f4:	add	r3, sp, #84	; 0x54
   331f8:	str	r3, [sp, #16]
   331fc:	mov	r3, #1
   33200:	str	r3, [sp, #8]
   33204:	ldrd	r2, [sp, #24]
   33208:	str	r4, [sp, #12]
   3320c:	mov	r0, r7
   33210:	strd	r2, [sp]
   33214:	bl	328bc <fputs@plt+0x2174c>
   33218:	mov	r5, r0
   3321c:	ldr	r3, [r4, #28]
   33220:	cmp	r3, #0
   33224:	beq	33230 <fputs@plt+0x220c0>
   33228:	ldr	r0, [r4, #24]
   3322c:	bl	1abdc <fputs@plt+0x9a6c>
   33230:	ldr	r3, [sp, #40]	; 0x28
   33234:	mov	r1, r4
   33238:	ldr	r0, [r3]
   3323c:	bl	1e0ec <fputs@plt+0xcf7c>
   33240:	b	32e18 <fputs@plt+0x21ca8>
   33244:	andeq	r8, r7, r6, rrx
   33248:	ldr	r3, [r1, #48]	; 0x30
   3324c:	cmp	r3, #0
   33250:	bxeq	lr
   33254:	mov	r2, #0
   33258:	mov	r3, r1
   3325c:	mov	ip, r2
   33260:	str	ip, [r3, #52]	; 0x34
   33264:	ldr	ip, [r3, #8]
   33268:	add	r2, r2, #1
   3326c:	orr	ip, ip, #128	; 0x80
   33270:	str	ip, [r3, #8]
   33274:	mov	ip, r3
   33278:	ldr	r3, [r3, #48]	; 0x30
   3327c:	cmp	r3, #0
   33280:	bne	33260 <fputs@plt+0x220f0>
   33284:	ldr	r3, [r1, #8]
   33288:	tst	r3, #512	; 0x200
   3328c:	bxne	lr
   33290:	ldr	r3, [r0]
   33294:	ldr	r3, [r3, #108]	; 0x6c
   33298:	cmp	r2, r3
   3329c:	cmpgt	r3, #0
   332a0:	bxle	lr
   332a4:	ldr	r1, [pc]	; 332ac <fputs@plt+0x2213c>
   332a8:	b	319cc <fputs@plt+0x2085c>
   332ac:	andeq	r8, r7, r4, ror r0
   332b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   332b4:	mov	r6, #0
   332b8:	sub	sp, sp, #36	; 0x24
   332bc:	mov	r9, r0
   332c0:	mov	sl, r1
   332c4:	mov	fp, r2
   332c8:	mov	r8, r3
   332cc:	mov	r4, r6
   332d0:	str	r1, [sp, #20]
   332d4:	str	r2, [sp, #24]
   332d8:	str	r3, [sp, #28]
   332dc:	add	r3, sp, #20
   332e0:	ldr	r3, [r3, r6, lsl #2]
   332e4:	cmp	r3, #0
   332e8:	beq	3335c <fputs@plt+0x221ec>
   332ec:	ldr	r2, [r3, #4]
   332f0:	mov	r5, #0
   332f4:	str	r2, [sp, #8]
   332f8:	ldr	r2, [pc, #220]	; 333dc <fputs@plt+0x2226c>
   332fc:	add	r7, r5, r5, lsl #1
   33300:	add	r2, r2, r7
   33304:	ldr	r1, [sp, #8]
   33308:	ldrb	r2, [r2, #1]
   3330c:	cmp	r1, r2
   33310:	bne	333a4 <fputs@plt+0x22234>
   33314:	ldr	r2, [pc, #192]	; 333dc <fputs@plt+0x2226c>
   33318:	ldr	r0, [pc, #192]	; 333e0 <fputs@plt+0x22270>
   3331c:	str	r3, [sp, #12]
   33320:	ldrb	r1, [r7, r2]
   33324:	ldr	r2, [sp, #8]
   33328:	add	r1, r0, r1
   3332c:	ldr	r0, [r3]
   33330:	bl	25a20 <fputs@plt+0x148b0>
   33334:	ldr	r3, [sp, #12]
   33338:	cmp	r0, #0
   3333c:	bne	333a4 <fputs@plt+0x22234>
   33340:	ldr	r3, [pc, #156]	; 333e4 <fputs@plt+0x22274>
   33344:	add	r6, r6, #1
   33348:	add	r7, r3, r7
   3334c:	cmp	r6, #3
   33350:	ldrb	r3, [r7, #3518]	; 0xdbe
   33354:	orr	r4, r4, r3
   33358:	bne	332dc <fputs@plt+0x2216c>
   3335c:	and	r3, r4, #33	; 0x21
   33360:	cmp	r3, #33	; 0x21
   33364:	beq	33370 <fputs@plt+0x22200>
   33368:	tst	r4, #64	; 0x40
   3336c:	beq	333b8 <fputs@plt+0x22248>
   33370:	ldr	r3, [pc, #112]	; 333e8 <fputs@plt+0x22278>
   33374:	mov	r2, sl
   33378:	cmp	r8, #0
   3337c:	addeq	r3, r3, #1
   33380:	ldr	r1, [pc, #100]	; 333ec <fputs@plt+0x2227c>
   33384:	stm	sp, {r3, r8}
   33388:	mov	r0, r9
   3338c:	mov	r3, fp
   33390:	bl	319cc <fputs@plt+0x2085c>
   33394:	mov	r4, #1
   33398:	mov	r0, r4
   3339c:	add	sp, sp, #36	; 0x24
   333a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   333a4:	add	r5, r5, #1
   333a8:	cmp	r5, #7
   333ac:	bne	332f8 <fputs@plt+0x22188>
   333b0:	orr	r4, r4, #64	; 0x40
   333b4:	b	3335c <fputs@plt+0x221ec>
   333b8:	tst	r4, #32
   333bc:	beq	33398 <fputs@plt+0x22228>
   333c0:	and	r3, r4, #24
   333c4:	cmp	r3, #8
   333c8:	beq	33398 <fputs@plt+0x22228>
   333cc:	ldr	r1, [pc, #28]	; 333f0 <fputs@plt+0x22280>
   333d0:	mov	r0, r9
   333d4:	bl	319cc <fputs@plt+0x2085c>
   333d8:	b	33394 <fputs@plt+0x22224>
   333dc:	andeq	r4, r7, ip, ror #28
   333e0:	andeq	r4, r7, r1, lsl #29
   333e4:	strheq	r4, [r7], -r0
   333e8:	andeq	sl, r7, r9, asr ip
   333ec:	muleq	r7, r6, r0
   333f0:	andeq	r8, r7, r2, asr #1
   333f4:	push	{r4, r5, r6, lr}
   333f8:	mov	r4, r0
   333fc:	ldrb	r6, [r1, #42]	; 0x2a
   33400:	mov	r5, r1
   33404:	tst	r6, #16
   33408:	beq	3342c <fputs@plt+0x222bc>
   3340c:	ldr	r1, [r1, #56]	; 0x38
   33410:	ldr	r0, [r0]
   33414:	bl	1cba8 <fputs@plt+0xba38>
   33418:	ldr	r3, [r0, #4]
   3341c:	ldr	r3, [r3]
   33420:	ldr	r3, [r3, #52]	; 0x34
   33424:	cmp	r3, #0
   33428:	beq	33450 <fputs@plt+0x222e0>
   3342c:	tst	r6, #1
   33430:	beq	3346c <fputs@plt+0x222fc>
   33434:	ldr	r3, [r4]
   33438:	ldr	r3, [r3, #24]
   3343c:	tst	r3, #2048	; 0x800
   33440:	bne	3346c <fputs@plt+0x222fc>
   33444:	ldrb	r3, [r4, #18]
   33448:	cmp	r3, #0
   3344c:	bne	3346c <fputs@plt+0x222fc>
   33450:	ldr	r2, [r5]
   33454:	ldr	r1, [pc, #52]	; 33490 <fputs@plt+0x22320>
   33458:	mov	r0, r4
   3345c:	bl	319cc <fputs@plt+0x2085c>
   33460:	mov	r2, #1
   33464:	mov	r0, r2
   33468:	pop	{r4, r5, r6, pc}
   3346c:	cmp	r2, #0
   33470:	movne	r2, #0
   33474:	bne	33464 <fputs@plt+0x222f4>
   33478:	ldr	r3, [r5, #12]
   3347c:	cmp	r3, #0
   33480:	beq	33464 <fputs@plt+0x222f4>
   33484:	ldr	r2, [r5]
   33488:	ldr	r1, [pc, #4]	; 33494 <fputs@plt+0x22324>
   3348c:	b	33458 <fputs@plt+0x222e8>
   33490:	strdeq	r8, [r7], -r9
   33494:	andeq	r8, r7, r6, lsl r1
   33498:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3349c:	sub	sp, sp, #20
   334a0:	ldr	r7, [r2, #20]
   334a4:	str	r3, [sp, #4]
   334a8:	ldr	r3, [r2, #40]	; 0x28
   334ac:	cmp	r7, #1
   334b0:	mov	sl, r0
   334b4:	mov	fp, r1
   334b8:	mov	r5, r2
   334bc:	ldr	r6, [sp, #56]	; 0x38
   334c0:	str	r3, [sp]
   334c4:	bne	3353c <fputs@plt+0x223cc>
   334c8:	ldrsh	r3, [r1, #32]
   334cc:	cmp	r3, #0
   334d0:	blt	334f8 <fputs@plt+0x22388>
   334d4:	ldr	r2, [sp]
   334d8:	cmp	r2, #0
   334dc:	beq	335c4 <fputs@plt+0x22454>
   334e0:	ldr	r2, [r1, #4]
   334e4:	ldr	r1, [sp]
   334e8:	ldr	r0, [r2, r3, lsl #4]
   334ec:	bl	14c44 <fputs@plt+0x3ad4>
   334f0:	cmp	r0, #0
   334f4:	beq	33564 <fputs@plt+0x223f4>
   334f8:	mov	r4, #0
   334fc:	ldr	r6, [fp, #8]
   33500:	cmp	r6, #0
   33504:	bne	33574 <fputs@plt+0x22404>
   33508:	ldrb	r3, [sl, #442]	; 0x1ba
   3350c:	cmp	r3, #0
   33510:	bne	3352c <fputs@plt+0x223bc>
   33514:	ldr	r2, [r5]
   33518:	ldr	r3, [r5, #8]
   3351c:	ldr	r1, [pc, #380]	; 336a0 <fputs@plt+0x22530>
   33520:	ldr	r2, [r2]
   33524:	mov	r0, sl
   33528:	bl	319cc <fputs@plt+0x2085c>
   3352c:	mov	r1, r4
   33530:	ldr	r0, [sl]
   33534:	bl	1e0ec <fputs@plt+0xcf7c>
   33538:	b	33560 <fputs@plt+0x223f0>
   3353c:	cmp	r6, #0
   33540:	beq	3356c <fputs@plt+0x223fc>
   33544:	lsl	r2, r7, #2
   33548:	mov	r3, #0
   3354c:	ldr	r0, [r0]
   33550:	bl	1f8dc <fputs@plt+0xe76c>
   33554:	subs	r4, r0, #0
   33558:	strne	r4, [r6]
   3355c:	bne	334fc <fputs@plt+0x2238c>
   33560:	mov	r0, #1
   33564:	add	sp, sp, #20
   33568:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3356c:	mov	r4, r6
   33570:	b	334fc <fputs@plt+0x2238c>
   33574:	ldrh	r3, [r6, #50]	; 0x32
   33578:	cmp	r7, r3
   3357c:	bne	33698 <fputs@plt+0x22528>
   33580:	ldrb	r3, [r6, #54]	; 0x36
   33584:	cmp	r3, #0
   33588:	beq	33698 <fputs@plt+0x22528>
   3358c:	ldr	r3, [sp]
   33590:	cmp	r3, #0
   33594:	movne	r8, #0
   33598:	bne	3367c <fputs@plt+0x2250c>
   3359c:	ldrb	r3, [r6, #55]	; 0x37
   335a0:	and	r3, r3, #3
   335a4:	cmp	r3, #2
   335a8:	bne	33698 <fputs@plt+0x22528>
   335ac:	cmp	r4, #0
   335b0:	addne	r5, r5, #36	; 0x24
   335b4:	addne	r7, r4, r7, lsl #2
   335b8:	bne	335d4 <fputs@plt+0x22464>
   335bc:	ldr	r3, [sp, #4]
   335c0:	str	r6, [r3]
   335c4:	mov	r0, #0
   335c8:	b	33564 <fputs@plt+0x223f4>
   335cc:	ldr	r3, [r5, #-8]
   335d0:	str	r3, [r4], #4
   335d4:	cmp	r4, r7
   335d8:	add	r5, r5, #8
   335dc:	bne	335cc <fputs@plt+0x2245c>
   335e0:	b	335bc <fputs@plt+0x2244c>
   335e4:	ldr	r2, [r6, #4]
   335e8:	lsl	r3, r8, #1
   335ec:	ldrsh	r3, [r2, r3]
   335f0:	cmp	r3, #0
   335f4:	blt	33698 <fputs@plt+0x22528>
   335f8:	ldr	r2, [fp, #4]
   335fc:	ldr	r0, [r6, #32]
   33600:	add	r1, r2, r3, lsl #4
   33604:	str	r3, [sp, #12]
   33608:	ldr	r1, [r1, #8]
   3360c:	ldr	r3, [pc, #144]	; 336a4 <fputs@plt+0x22534>
   33610:	cmp	r1, #0
   33614:	moveq	r1, r3
   33618:	ldr	r0, [r0, r8, lsl #2]
   3361c:	str	r2, [sp, #8]
   33620:	bl	14c44 <fputs@plt+0x3ad4>
   33624:	subs	r9, r0, #0
   33628:	bne	33698 <fputs@plt+0x22528>
   3362c:	ldr	r3, [sp, #12]
   33630:	ldr	r2, [sp, #8]
   33634:	ldr	r2, [r2, r3, lsl #4]
   33638:	mov	r3, r5
   3363c:	mov	r1, r2
   33640:	ldr	r0, [r3, #40]	; 0x28
   33644:	str	r2, [sp, #12]
   33648:	str	r3, [sp, #8]
   3364c:	bl	14c44 <fputs@plt+0x3ad4>
   33650:	ldr	r3, [sp, #8]
   33654:	ldr	r2, [sp, #12]
   33658:	cmp	r0, #0
   3365c:	bne	33688 <fputs@plt+0x22518>
   33660:	cmp	r4, #0
   33664:	addne	r3, r5, r9, lsl #3
   33668:	ldrne	r3, [r3, #36]	; 0x24
   3366c:	strne	r3, [r4, r8, lsl #2]
   33670:	cmp	r7, r9
   33674:	beq	33698 <fputs@plt+0x22528>
   33678:	add	r8, r8, #1
   3367c:	cmp	r8, r7
   33680:	bne	335e4 <fputs@plt+0x22474>
   33684:	b	335bc <fputs@plt+0x2244c>
   33688:	add	r9, r9, #1
   3368c:	cmp	r7, r9
   33690:	add	r3, r3, #8
   33694:	bne	3363c <fputs@plt+0x224cc>
   33698:	ldr	r6, [r6, #20]
   3369c:	b	33500 <fputs@plt+0x22390>
   336a0:	andeq	r8, r7, ip, lsr r1
   336a4:	andeq	r4, r7, r3, lsr #29
   336a8:	ldr	r3, [r1, #16]
   336ac:	push	{r4, r5, r6, r7, r8, r9, lr}
   336b0:	mov	r8, r0
   336b4:	sub	sp, sp, #20
   336b8:	mov	r7, r1
   336bc:	mov	r5, #0
   336c0:	mvn	lr, #0
   336c4:	mov	r4, #1
   336c8:	cmp	r3, #0
   336cc:	beq	3370c <fputs@plt+0x2259c>
   336d0:	ldr	ip, [r3, #20]
   336d4:	mov	r0, r3
   336d8:	mov	r1, #0
   336dc:	b	336fc <fputs@plt+0x2258c>
   336e0:	ldr	r2, [r0, #36]	; 0x24
   336e4:	add	r1, r1, #1
   336e8:	cmp	r2, #31
   336ec:	lslle	r2, r4, r2
   336f0:	movgt	r2, lr
   336f4:	orr	r5, r5, r2
   336f8:	add	r0, r0, #8
   336fc:	cmp	r1, ip
   33700:	blt	336e0 <fputs@plt+0x22570>
   33704:	ldr	r3, [r3, #4]
   33708:	b	336c8 <fputs@plt+0x22558>
   3370c:	mov	r0, r7
   33710:	bl	17f70 <fputs@plt+0x6e00>
   33714:	mvn	r9, #0
   33718:	mov	r6, r0
   3371c:	cmp	r6, #0
   33720:	bne	33730 <fputs@plt+0x225c0>
   33724:	mov	r0, r5
   33728:	add	sp, sp, #20
   3372c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33730:	mov	r4, #0
   33734:	add	r3, sp, #12
   33738:	mov	r1, r7
   3373c:	str	r4, [sp]
   33740:	mov	r2, r6
   33744:	mov	r0, r8
   33748:	str	r4, [sp, #12]
   3374c:	bl	33498 <fputs@plt+0x22328>
   33750:	ldr	r1, [sp, #12]
   33754:	cmp	r1, r4
   33758:	movne	r3, r4
   3375c:	ldrhne	r0, [r1, #50]	; 0x32
   33760:	movne	ip, #1
   33764:	bne	33790 <fputs@plt+0x22620>
   33768:	ldr	r6, [r6, #12]
   3376c:	b	3371c <fputs@plt+0x225ac>
   33770:	ldr	lr, [r1, #4]
   33774:	lsl	r2, r3, #1
   33778:	add	r3, r3, #1
   3377c:	ldrsh	r2, [lr, r2]
   33780:	cmp	r2, #31
   33784:	lslle	r2, ip, r2
   33788:	movgt	r2, r9
   3378c:	orr	r5, r5, r2
   33790:	cmp	r3, r0
   33794:	blt	33770 <fputs@plt+0x22600>
   33798:	b	33768 <fputs@plt+0x225f8>
   3379c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   337a0:	subs	r5, r2, #0
   337a4:	mov	r8, r0
   337a8:	mov	r6, r1
   337ac:	mov	r7, r3
   337b0:	ldr	r4, [r0]
   337b4:	bne	3386c <fputs@plt+0x226fc>
   337b8:	mov	r3, r5
   337bc:	mov	r2, r7
   337c0:	mov	r0, r4
   337c4:	bl	20648 <fputs@plt+0xf4d8>
   337c8:	subs	r5, r0, #0
   337cc:	bne	3386c <fputs@plt+0x226fc>
   337d0:	ldr	r3, [r4, #228]	; 0xe4
   337d4:	cmp	r3, #0
   337d8:	bne	338d4 <fputs@plt+0x22764>
   337dc:	ldr	r3, [r4, #232]	; 0xe8
   337e0:	cmp	r3, #0
   337e4:	beq	33834 <fputs@plt+0x226c4>
   337e8:	mov	r0, r4
   337ec:	bl	205c8 <fputs@plt+0xf458>
   337f0:	mov	r3, #0
   337f4:	mov	r2, #1
   337f8:	mov	r1, r7
   337fc:	mov	r5, r0
   33800:	bl	28508 <fputs@plt+0x17398>
   33804:	mov	r1, #2
   33808:	mov	r0, r5
   3380c:	bl	2be50 <fputs@plt+0x1ace0>
   33810:	subs	r3, r0, #0
   33814:	beq	3382c <fputs@plt+0x226bc>
   33818:	ldr	r9, [r4, #232]	; 0xe8
   3381c:	ldrb	r2, [r4, #66]	; 0x42
   33820:	mov	r1, r4
   33824:	ldr	r0, [r4, #236]	; 0xec
   33828:	blx	r9
   3382c:	mov	r0, r5
   33830:	bl	248c4 <fputs@plt+0x13754>
   33834:	mov	r3, #0
   33838:	mov	r2, r7
   3383c:	mov	r1, r6
   33840:	mov	r0, r4
   33844:	bl	20648 <fputs@plt+0xf4d8>
   33848:	subs	r5, r0, #0
   3384c:	bne	33878 <fputs@plt+0x22708>
   33850:	mov	r2, r7
   33854:	ldr	r1, [pc, #196]	; 33920 <fputs@plt+0x227b0>
   33858:	mov	r0, r8
   3385c:	bl	319cc <fputs@plt+0x2085c>
   33860:	mov	r5, #0
   33864:	mov	r0, r5
   33868:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3386c:	ldr	r3, [r5, #12]
   33870:	cmp	r3, #0
   33874:	beq	337d0 <fputs@plt+0x22660>
   33878:	ldr	r6, [r5, #12]
   3387c:	cmp	r6, #0
   33880:	bne	33864 <fputs@plt+0x226f4>
   33884:	ldr	r9, [r5]
   33888:	ldr	sl, [pc, #148]	; 33924 <fputs@plt+0x227b4>
   3388c:	mov	fp, r6
   33890:	mov	r3, fp
   33894:	mov	r2, r9
   33898:	ldrb	r1, [sl, r6]
   3389c:	mov	r0, r4
   338a0:	bl	20648 <fputs@plt+0xf4d8>
   338a4:	ldr	r3, [r0, #12]
   338a8:	cmp	r3, #0
   338ac:	beq	33910 <fputs@plt+0x227a0>
   338b0:	mov	r3, r5
   338b4:	add	r2, r0, #20
   338b8:	ldr	r1, [r0], #4
   338bc:	cmp	r0, r2
   338c0:	str	r1, [r3], #4
   338c4:	bne	338b8 <fputs@plt+0x22748>
   338c8:	mov	r3, #0
   338cc:	str	r3, [r5, #16]
   338d0:	b	33864 <fputs@plt+0x226f4>
   338d4:	mov	r1, r7
   338d8:	mov	r0, r4
   338dc:	bl	20d6c <fputs@plt+0xfbfc>
   338e0:	subs	r5, r0, #0
   338e4:	beq	33834 <fputs@plt+0x226c4>
   338e8:	mov	r1, r4
   338ec:	ldr	r0, [r4, #236]	; 0xec
   338f0:	ldr	r9, [r4, #228]	; 0xe4
   338f4:	mov	r3, r5
   338f8:	mov	r2, r6
   338fc:	blx	r9
   33900:	mov	r1, r5
   33904:	mov	r0, r4
   33908:	bl	1e0ec <fputs@plt+0xcf7c>
   3390c:	b	337dc <fputs@plt+0x2266c>
   33910:	add	r6, r6, #1
   33914:	cmp	r6, #3
   33918:	bne	33890 <fputs@plt+0x22720>
   3391c:	b	33850 <fputs@plt+0x226e0>
   33920:	andeq	r8, r7, r5, lsl #3
   33924:	andeq	r4, r7, sl, lsr #29
   33928:	push	{r4, r5, r6, r7, r8, lr}
   3392c:	mov	r4, r0
   33930:	ldr	r0, [r0]
   33934:	mov	r2, r1
   33938:	mov	r6, r1
   3393c:	ldrb	r7, [r0, #149]	; 0x95
   33940:	ldrb	r5, [r0, #66]	; 0x42
   33944:	mov	r3, r7
   33948:	mov	r1, r5
   3394c:	bl	20648 <fputs@plt+0xf4d8>
   33950:	cmp	r7, #0
   33954:	popne	{r4, r5, r6, r7, r8, pc}
   33958:	cmp	r0, #0
   3395c:	beq	3396c <fputs@plt+0x227fc>
   33960:	ldr	r3, [r0, #12]
   33964:	cmp	r3, #0
   33968:	popne	{r4, r5, r6, r7, r8, pc}
   3396c:	mov	r3, r6
   33970:	mov	r2, r0
   33974:	mov	r1, r5
   33978:	mov	r0, r4
   3397c:	pop	{r4, r5, r6, r7, r8, lr}
   33980:	b	3379c <fputs@plt+0x2262c>
   33984:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33988:	ldr	r5, [r0, #68]	; 0x44
   3398c:	ldrh	r8, [r1, #52]	; 0x34
   33990:	cmp	r5, #0
   33994:	beq	339a4 <fputs@plt+0x22834>
   33998:	mov	r4, #0
   3399c:	mov	r0, r4
   339a0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   339a4:	ldrb	r3, [r1, #55]	; 0x37
   339a8:	mov	r7, r1
   339ac:	mov	r6, r0
   339b0:	tst	r3, #8
   339b4:	moveq	r2, r5
   339b8:	ldrhne	r1, [r1, #50]	; 0x32
   339bc:	moveq	r1, r8
   339c0:	ldr	r0, [r0]
   339c4:	subne	r2, r8, r1
   339c8:	bl	21970 <fputs@plt+0x10800>
   339cc:	cmp	r0, #0
   339d0:	mov	r4, r0
   339d4:	beq	33998 <fputs@plt+0x22828>
   339d8:	ldr	sl, [pc, #92]	; 33a3c <fputs@plt+0x228cc>
   339dc:	add	r9, r0, #20
   339e0:	mov	fp, #0
   339e4:	cmp	r5, r8
   339e8:	blt	33a04 <fputs@plt+0x22894>
   339ec:	ldr	r3, [r6, #68]	; 0x44
   339f0:	cmp	r3, #0
   339f4:	beq	3399c <fputs@plt+0x2282c>
   339f8:	mov	r0, r4
   339fc:	bl	1e3a8 <fputs@plt+0xd238>
   33a00:	b	33998 <fputs@plt+0x22828>
   33a04:	ldr	r3, [r7, #32]
   33a08:	ldr	r1, [r3, r5, lsl #2]
   33a0c:	cmp	r1, sl
   33a10:	moveq	r0, fp
   33a14:	beq	33a20 <fputs@plt+0x228b0>
   33a18:	mov	r0, r6
   33a1c:	bl	33928 <fputs@plt+0x227b8>
   33a20:	ldr	r3, [r7, #28]
   33a24:	str	r0, [r9], #4
   33a28:	ldrb	r2, [r3, r5]
   33a2c:	ldr	r3, [r4, #16]
   33a30:	strb	r2, [r3, r5]
   33a34:	add	r5, r5, #1
   33a38:	b	339e4 <fputs@plt+0x22874>
   33a3c:	andeq	r4, r7, r3, lsr #29
   33a40:	push	{r4, lr}
   33a44:	ldr	r4, [r0, #8]
   33a48:	bl	33984 <fputs@plt+0x22814>
   33a4c:	mvn	r3, #5
   33a50:	mvn	r1, #0
   33a54:	mov	r2, r0
   33a58:	mov	r0, r4
   33a5c:	pop	{r4, lr}
   33a60:	b	25510 <fputs@plt+0x143a0>
   33a64:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   33a68:	mov	r4, r3
   33a6c:	mov	r6, r2
   33a70:	mov	r7, r0
   33a74:	mov	r9, r1
   33a78:	ldr	r5, [sp, #40]	; 0x28
   33a7c:	bl	28f9c <fputs@plt+0x17e2c>
   33a80:	ldr	r3, [r4]
   33a84:	mov	r1, r6
   33a88:	str	r3, [sp]
   33a8c:	sub	r3, r5, #55	; 0x37
   33a90:	ldr	r2, [r4, #28]
   33a94:	clz	r3, r3
   33a98:	lsr	r3, r3, #5
   33a9c:	mov	r8, r0
   33aa0:	mov	r0, r7
   33aa4:	bl	28d38 <fputs@plt+0x17bc8>
   33aa8:	ldrb	r3, [r4, #42]	; 0x2a
   33aac:	tst	r3, #32
   33ab0:	bne	33adc <fputs@plt+0x2296c>
   33ab4:	ldrsh	r3, [r4, #34]	; 0x22
   33ab8:	mov	r2, r9
   33abc:	str	r6, [sp]
   33ac0:	str	r3, [sp, #4]
   33ac4:	mov	r1, r5
   33ac8:	ldr	r3, [r4, #28]
   33acc:	mov	r0, r8
   33ad0:	bl	28ff4 <fputs@plt+0x17e84>
   33ad4:	add	sp, sp, #12
   33ad8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   33adc:	ldr	r0, [r4, #8]
   33ae0:	bl	1c9e4 <fputs@plt+0xb874>
   33ae4:	str	r6, [sp]
   33ae8:	mov	r1, r5
   33aec:	mov	r2, r9
   33af0:	mov	r4, r0
   33af4:	ldr	r3, [r0, #44]	; 0x2c
   33af8:	mov	r0, r8
   33afc:	bl	28f0c <fputs@plt+0x17d9c>
   33b00:	mov	r1, r4
   33b04:	mov	r0, r7
   33b08:	add	sp, sp, #12
   33b0c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   33b10:	b	33a40 <fputs@plt+0x228d0>
   33b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33b18:	sub	sp, sp, #20
   33b1c:	ldrb	ip, [r1, #42]	; 0x2a
   33b20:	ldr	r7, [sp, #56]	; 0x38
   33b24:	ldr	r8, [sp, #68]	; 0x44
   33b28:	tst	ip, #16
   33b2c:	movne	r0, #0
   33b30:	bne	33be0 <fputs@plt+0x22a70>
   33b34:	mov	r4, r0
   33b38:	mov	r5, r1
   33b3c:	ldr	r0, [r0]
   33b40:	ldr	r1, [r1, #64]	; 0x40
   33b44:	str	r3, [sp, #12]
   33b48:	mov	r9, r2
   33b4c:	bl	18040 <fputs@plt+0x6ed0>
   33b50:	mov	fp, r0
   33b54:	mov	r0, r4
   33b58:	bl	28f9c <fputs@plt+0x17e2c>
   33b5c:	cmp	r7, #0
   33b60:	ldr	r3, [sp, #64]	; 0x40
   33b64:	ldrlt	r7, [r4, #72]	; 0x48
   33b68:	cmp	r3, #0
   33b6c:	strne	r7, [r3]
   33b70:	ldrb	r3, [r5, #42]	; 0x2a
   33b74:	add	r6, r7, #1
   33b78:	tst	r3, #32
   33b7c:	str	r0, [sp, #8]
   33b80:	bne	33be8 <fputs@plt+0x22a78>
   33b84:	ldr	r3, [sp, #60]	; 0x3c
   33b88:	cmp	r3, #0
   33b8c:	beq	33b9c <fputs@plt+0x22a2c>
   33b90:	ldrb	r3, [r3]
   33b94:	cmp	r3, #0
   33b98:	beq	33be8 <fputs@plt+0x22a78>
   33b9c:	str	r9, [sp]
   33ba0:	mov	r3, r5
   33ba4:	mov	r2, fp
   33ba8:	mov	r1, r7
   33bac:	mov	r0, r4
   33bb0:	bl	33a64 <fputs@plt+0x228f4>
   33bb4:	cmp	r8, #0
   33bb8:	strne	r6, [r8]
   33bbc:	ldr	r6, [r5, #8]
   33bc0:	mov	r8, #1
   33bc4:	cmp	r6, #0
   33bc8:	sub	r0, r8, #1
   33bcc:	add	sl, r7, r8
   33bd0:	bne	33c10 <fputs@plt+0x22aa0>
   33bd4:	ldr	r3, [r4, #72]	; 0x48
   33bd8:	cmp	r3, sl
   33bdc:	strlt	sl, [r4, #72]	; 0x48
   33be0:	add	sp, sp, #20
   33be4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33be8:	ldr	r3, [r5]
   33bec:	mov	r1, fp
   33bf0:	str	r3, [sp]
   33bf4:	mov	r0, r4
   33bf8:	sub	r3, r9, #55	; 0x37
   33bfc:	ldr	r2, [r5, #28]
   33c00:	clz	r3, r3
   33c04:	lsr	r3, r3, #5
   33c08:	bl	28d38 <fputs@plt+0x17bc8>
   33c0c:	b	33bb4 <fputs@plt+0x22a44>
   33c10:	ldr	r3, [sp, #60]	; 0x3c
   33c14:	cmp	r3, #0
   33c18:	beq	33c28 <fputs@plt+0x22ab8>
   33c1c:	ldrb	r3, [r3, r8]
   33c20:	cmp	r3, #0
   33c24:	beq	33c4c <fputs@plt+0x22adc>
   33c28:	str	fp, [sp]
   33c2c:	mov	r1, r9
   33c30:	ldr	r3, [r6, #44]	; 0x2c
   33c34:	mov	r2, sl
   33c38:	ldr	r0, [sp, #8]
   33c3c:	bl	28f0c <fputs@plt+0x17d9c>
   33c40:	mov	r1, r6
   33c44:	mov	r0, r4
   33c48:	bl	33a40 <fputs@plt+0x228d0>
   33c4c:	ldrb	r3, [r6, #55]	; 0x37
   33c50:	and	r3, r3, #3
   33c54:	cmp	r3, #2
   33c58:	bne	33c80 <fputs@plt+0x22b10>
   33c5c:	ldrb	r3, [r5, #42]	; 0x2a
   33c60:	tst	r3, #32
   33c64:	beq	33c80 <fputs@plt+0x22b10>
   33c68:	ldr	r3, [sp, #64]	; 0x40
   33c6c:	cmp	r3, #0
   33c70:	strne	sl, [r3]
   33c74:	ldr	r6, [r6, #20]
   33c78:	add	r8, r8, #1
   33c7c:	b	33bc4 <fputs@plt+0x22a54>
   33c80:	ldr	r1, [sp, #12]
   33c84:	ldr	r0, [sp, #8]
   33c88:	bl	1bd68 <fputs@plt+0xabf8>
   33c8c:	b	33c74 <fputs@plt+0x22b04>
   33c90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33c94:	sub	sp, sp, #52	; 0x34
   33c98:	mov	r8, r3
   33c9c:	ldr	r3, [sp, #92]	; 0x5c
   33ca0:	mov	r5, r0
   33ca4:	str	r3, [sp, #32]
   33ca8:	ldr	r3, [sp, #96]	; 0x60
   33cac:	str	r1, [sp, #44]	; 0x2c
   33cb0:	str	r3, [sp, #16]
   33cb4:	ldr	r3, [sp, #100]	; 0x64
   33cb8:	str	r2, [sp, #28]
   33cbc:	str	r3, [sp, #24]
   33cc0:	ldr	sl, [sp, #88]	; 0x58
   33cc4:	ldr	r7, [sp, #104]	; 0x68
   33cc8:	bl	28f9c <fputs@plt+0x17e2c>
   33ccc:	ldr	r3, [r5, #72]	; 0x48
   33cd0:	sub	r3, r3, #1
   33cd4:	str	r3, [sp, #20]
   33cd8:	mov	r4, r0
   33cdc:	ldr	r0, [r0, #24]
   33ce0:	bl	28e04 <fputs@plt+0x17c94>
   33ce4:	ldr	r3, [sp, #24]
   33ce8:	cmp	r3, #0
   33cec:	mov	fp, r0
   33cf0:	bge	33d08 <fputs@plt+0x22b98>
   33cf4:	mov	r3, r0
   33cf8:	ldrb	r2, [sl, #24]
   33cfc:	mov	r1, #136	; 0x88
   33d00:	mov	r0, r4
   33d04:	bl	29404 <fputs@plt+0x18294>
   33d08:	mov	r9, #0
   33d0c:	ldr	r6, [sl, #20]
   33d10:	cmp	r9, r6
   33d14:	blt	33e88 <fputs@plt+0x22d18>
   33d18:	cmp	r7, #0
   33d1c:	bne	33e14 <fputs@plt+0x22ca4>
   33d20:	cmp	r8, #0
   33d24:	bne	33eb4 <fputs@plt+0x22d44>
   33d28:	mov	r0, r5
   33d2c:	bl	17498 <fputs@plt+0x6328>
   33d30:	ldr	r3, [sp, #32]
   33d34:	ldr	r1, [sp, #16]
   33d38:	ldr	r2, [r3]
   33d3c:	add	r2, r2, #1
   33d40:	add	r2, r2, r1
   33d44:	mov	r1, #31
   33d48:	mov	r3, r0
   33d4c:	mov	r6, r0
   33d50:	mov	r0, r4
   33d54:	bl	29404 <fputs@plt+0x18294>
   33d58:	mov	r3, r8
   33d5c:	mov	r2, r6
   33d60:	mov	r1, #38	; 0x26
   33d64:	mov	r0, r4
   33d68:	bl	29404 <fputs@plt+0x18294>
   33d6c:	ldr	r3, [sl]
   33d70:	ldr	r2, [sp, #28]
   33d74:	ldr	r1, [sp, #24]
   33d78:	cmp	r3, r2
   33d7c:	cmpeq	r1, #1
   33d80:	mov	r7, r0
   33d84:	bne	33dac <fputs@plt+0x22c3c>
   33d88:	mov	r1, #79	; 0x4f
   33d8c:	str	r6, [sp]
   33d90:	mov	r3, fp
   33d94:	ldr	r2, [sp, #16]
   33d98:	mov	r0, r4
   33d9c:	bl	28f0c <fputs@plt+0x17d9c>
   33da0:	mov	r1, #144	; 0x90
   33da4:	mov	r0, r4
   33da8:	bl	1bd68 <fputs@plt+0xabf8>
   33dac:	mov	r3, #54	; 0x36
   33db0:	str	r3, [sp]
   33db4:	ldr	r2, [sp, #44]	; 0x2c
   33db8:	ldr	r3, [sp, #28]
   33dbc:	ldr	r1, [sp, #20]
   33dc0:	mov	r0, r5
   33dc4:	bl	33a64 <fputs@plt+0x228f4>
   33dc8:	mov	r3, #0
   33dcc:	ldr	r2, [sp, #20]
   33dd0:	mov	r1, #70	; 0x46
   33dd4:	str	r6, [sp]
   33dd8:	mov	r0, r4
   33ddc:	bl	28f0c <fputs@plt+0x17d9c>
   33de0:	mov	r1, fp
   33de4:	mov	r0, r4
   33de8:	bl	2956c <fputs@plt+0x183fc>
   33dec:	ldr	r1, [r4, #32]
   33df0:	mov	r0, r4
   33df4:	sub	r1, r1, #2
   33df8:	bl	1e06c <fputs@plt+0xcefc>
   33dfc:	mov	r1, r7
   33e00:	mov	r0, r4
   33e04:	bl	1e06c <fputs@plt+0xcefc>
   33e08:	mov	r1, r6
   33e0c:	mov	r0, r5
   33e10:	bl	1c98c <fputs@plt+0xb81c>
   33e14:	ldrb	r2, [sl, #24]
   33e18:	cmp	r2, #0
   33e1c:	bne	34048 <fputs@plt+0x22ed8>
   33e20:	ldr	r3, [r5]
   33e24:	ldr	r3, [r3, #24]
   33e28:	tst	r3, #16777216	; 0x1000000
   33e2c:	bne	34048 <fputs@plt+0x22ed8>
   33e30:	ldr	r3, [r5, #416]	; 0x1a0
   33e34:	cmp	r3, #0
   33e38:	bne	34048 <fputs@plt+0x22ed8>
   33e3c:	ldrb	r3, [r5, #20]
   33e40:	cmp	r3, #0
   33e44:	bne	34048 <fputs@plt+0x22ed8>
   33e48:	mvn	r1, #1
   33e4c:	mov	r2, #4
   33e50:	mov	r0, r5
   33e54:	stm	sp, {r1, r2}
   33e58:	mov	r2, #2
   33e5c:	ldr	r1, [pc, #544]	; 34084 <fputs@plt+0x22f14>
   33e60:	bl	2908c <fputs@plt+0x17f1c>
   33e64:	mov	r1, fp
   33e68:	mov	r0, r4
   33e6c:	bl	16e4c <fputs@plt+0x5cdc>
   33e70:	ldr	r2, [sp, #20]
   33e74:	mov	r1, #61	; 0x3d
   33e78:	mov	r0, r4
   33e7c:	add	sp, sp, #52	; 0x34
   33e80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   33e84:	b	293a0 <fputs@plt+0x18230>
   33e88:	ldr	r3, [sp, #32]
   33e8c:	mov	r1, #76	; 0x4c
   33e90:	mov	r0, r4
   33e94:	ldr	r2, [r3, r9, lsl #2]
   33e98:	ldr	r3, [sp, #16]
   33e9c:	add	r9, r9, #1
   33ea0:	add	r2, r3, r2
   33ea4:	add	r2, r2, #1
   33ea8:	mov	r3, fp
   33eac:	bl	29404 <fputs@plt+0x18294>
   33eb0:	b	33d0c <fputs@plt+0x22b9c>
   33eb4:	mov	r1, r6
   33eb8:	mov	r0, r5
   33ebc:	bl	174c8 <fputs@plt+0x6358>
   33ec0:	mov	r9, r7
   33ec4:	str	r0, [sp, #36]	; 0x24
   33ec8:	mov	r0, r5
   33ecc:	bl	17498 <fputs@plt+0x6328>
   33ed0:	ldr	r3, [sp, #44]	; 0x2c
   33ed4:	ldr	r2, [sp, #20]
   33ed8:	str	r3, [sp]
   33edc:	mov	r1, #54	; 0x36
   33ee0:	ldr	r3, [r8, #44]	; 0x2c
   33ee4:	str	r0, [sp, #40]	; 0x28
   33ee8:	mov	r0, r4
   33eec:	bl	28f0c <fputs@plt+0x17d9c>
   33ef0:	mov	r1, r8
   33ef4:	mov	r0, r5
   33ef8:	bl	33a40 <fputs@plt+0x228d0>
   33efc:	cmp	r9, r6
   33f00:	blt	33fb4 <fputs@plt+0x22e44>
   33f04:	ldr	r3, [sl]
   33f08:	ldr	r2, [sp, #28]
   33f0c:	ldr	r1, [sp, #24]
   33f10:	cmp	r3, r2
   33f14:	cmpeq	r1, #1
   33f18:	bne	33f44 <fputs@plt+0x22dd4>
   33f1c:	ldr	r3, [r4, #32]
   33f20:	mov	r9, #16
   33f24:	add	r3, r6, r3
   33f28:	add	r3, r3, #1
   33f2c:	str	r3, [sp, #44]	; 0x2c
   33f30:	cmp	r7, r6
   33f34:	blt	33fe4 <fputs@plt+0x22e74>
   33f38:	mov	r1, fp
   33f3c:	mov	r0, r4
   33f40:	bl	2956c <fputs@plt+0x183fc>
   33f44:	mov	r1, r8
   33f48:	ldr	r0, [r5]
   33f4c:	bl	21128 <fputs@plt+0xffb8>
   33f50:	ldr	r3, [sp, #40]	; 0x28
   33f54:	ldr	r2, [sp, #36]	; 0x24
   33f58:	str	r3, [sp]
   33f5c:	mov	r1, #49	; 0x31
   33f60:	mov	r3, r6
   33f64:	stmib	sp, {r0, r6}
   33f68:	mov	r0, r4
   33f6c:	bl	2902c <fputs@plt+0x17ebc>
   33f70:	mov	r3, #0
   33f74:	str	r3, [sp, #4]
   33f78:	ldr	r3, [sp, #40]	; 0x28
   33f7c:	ldr	r2, [sp, #20]
   33f80:	str	r3, [sp]
   33f84:	mov	r1, #69	; 0x45
   33f88:	mov	r3, fp
   33f8c:	mov	r0, r4
   33f90:	bl	28ff4 <fputs@plt+0x17e84>
   33f94:	ldr	r1, [sp, #40]	; 0x28
   33f98:	mov	r0, r5
   33f9c:	bl	1c98c <fputs@plt+0xb81c>
   33fa0:	mov	r2, r6
   33fa4:	ldr	r1, [sp, #36]	; 0x24
   33fa8:	mov	r0, r5
   33fac:	bl	1e9d8 <fputs@plt+0xd868>
   33fb0:	b	33e14 <fputs@plt+0x22ca4>
   33fb4:	ldr	r3, [sp, #32]
   33fb8:	ldr	r1, [sp, #16]
   33fbc:	mov	r0, r4
   33fc0:	ldr	r2, [r3, r9, lsl #2]
   33fc4:	ldr	r3, [sp, #36]	; 0x24
   33fc8:	add	r2, r2, #1
   33fcc:	add	r3, r3, r9
   33fd0:	add	r2, r2, r1
   33fd4:	mov	r1, #30
   33fd8:	bl	29404 <fputs@plt+0x18294>
   33fdc:	add	r9, r9, #1
   33fe0:	b	33efc <fputs@plt+0x22d8c>
   33fe4:	ldr	r3, [sp, #32]
   33fe8:	ldr	r1, [r8, #4]
   33fec:	mov	r0, r4
   33ff0:	ldr	r2, [r3, r7, lsl #2]
   33ff4:	ldr	r3, [sp, #16]
   33ff8:	add	r2, r2, #1
   33ffc:	add	r2, r2, r3
   34000:	lsl	r3, r7, #1
   34004:	add	r7, r7, #1
   34008:	ldrsh	r3, [r1, r3]
   3400c:	ldr	r1, [sp, #28]
   34010:	ldrsh	r1, [r1, #32]
   34014:	cmp	r1, r3
   34018:	addne	r3, r3, #1
   3401c:	ldrne	r1, [sp, #16]
   34020:	ldreq	r3, [sp, #16]
   34024:	addne	r3, r3, r1
   34028:	str	r3, [sp]
   3402c:	mov	r1, #78	; 0x4e
   34030:	ldr	r3, [sp, #44]	; 0x2c
   34034:	bl	28f0c <fputs@plt+0x17d9c>
   34038:	mov	r1, r9
   3403c:	mov	r0, r4
   34040:	bl	1bd68 <fputs@plt+0xabf8>
   34044:	b	33f30 <fputs@plt+0x22dc0>
   34048:	ldr	r3, [sp, #24]
   3404c:	clz	r2, r2
   34050:	cmp	r3, #0
   34054:	lsr	r2, r2, #5
   34058:	movle	r2, #0
   3405c:	cmp	r2, #0
   34060:	beq	3406c <fputs@plt+0x22efc>
   34064:	mov	r0, r5
   34068:	bl	17afc <fputs@plt+0x698c>
   3406c:	ldr	r3, [sp, #24]
   34070:	ldrb	r2, [sl, #24]
   34074:	mov	r1, #135	; 0x87
   34078:	mov	r0, r4
   3407c:	bl	29404 <fputs@plt+0x18294>
   34080:	b	33e64 <fputs@plt+0x22cf4>
   34084:	andeq	r0, r0, r3, lsl r3
   34088:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3408c:	sub	sp, sp, #108	; 0x6c
   34090:	mov	r6, r1
   34094:	str	r3, [sp, #36]	; 0x24
   34098:	ldr	r3, [sp, #148]	; 0x94
   3409c:	ldr	fp, [sp, #144]	; 0x90
   340a0:	str	r3, [sp, #40]	; 0x28
   340a4:	ldr	r3, [r0]
   340a8:	str	r2, [sp, #88]	; 0x58
   340ac:	str	r3, [sp, #28]
   340b0:	add	r3, fp, #7
   340b4:	str	r3, [sp, #80]	; 0x50
   340b8:	ldr	r3, [r0, #76]	; 0x4c
   340bc:	add	r2, fp, #7
   340c0:	cmp	r3, r2
   340c4:	strge	r3, [r0, #76]	; 0x4c
   340c8:	strlt	r2, [r0, #76]	; 0x4c
   340cc:	mov	r7, r0
   340d0:	bl	28f9c <fputs@plt+0x17e2c>
   340d4:	cmp	r6, #0
   340d8:	cmpne	r0, #0
   340dc:	moveq	r5, #1
   340e0:	movne	r5, #0
   340e4:	beq	346a4 <fputs@plt+0x23534>
   340e8:	ldr	r3, [r6, #28]
   340ec:	cmp	r3, #0
   340f0:	beq	346a4 <fputs@plt+0x23534>
   340f4:	mov	r4, r0
   340f8:	mov	r2, r5
   340fc:	ldr	r1, [r6]
   34100:	ldr	r0, [pc, #1444]	; 346ac <fputs@plt+0x2353c>
   34104:	bl	2665c <fputs@plt+0x154ec>
   34108:	cmp	r0, #0
   3410c:	beq	346a4 <fputs@plt+0x23534>
   34110:	ldr	r1, [r6, #64]	; 0x40
   34114:	ldr	r0, [sp, #28]
   34118:	bl	18040 <fputs@plt+0x6ed0>
   3411c:	ldr	r3, [sp, #28]
   34120:	mov	r1, #28
   34124:	ldr	r3, [r3, #16]
   34128:	ldr	r3, [r3, r0, lsl #4]
   3412c:	str	r0, [sp, #32]
   34130:	str	r3, [sp]
   34134:	mov	r0, r7
   34138:	mov	r3, r5
   3413c:	ldr	r2, [r6]
   34140:	bl	31a88 <fputs@plt+0x20918>
   34144:	subs	r3, r0, #0
   34148:	str	r3, [sp, #60]	; 0x3c
   3414c:	bne	346a4 <fputs@plt+0x23534>
   34150:	add	r3, fp, #1
   34154:	str	r3, [sp, #52]	; 0x34
   34158:	add	r3, fp, #2
   3415c:	str	r3, [sp, #20]
   34160:	add	r3, fp, #4
   34164:	str	r3, [sp, #72]	; 0x48
   34168:	add	r3, fp, #5
   3416c:	str	r3, [sp, #76]	; 0x4c
   34170:	add	r3, fp, #6
   34174:	str	r3, [sp, #56]	; 0x38
   34178:	ldr	r3, [r6]
   3417c:	ldr	r1, [sp, #32]
   34180:	str	r3, [sp]
   34184:	mov	r3, r0
   34188:	ldr	r2, [r6, #28]
   3418c:	mov	r0, r7
   34190:	bl	28d38 <fputs@plt+0x17bc8>
   34194:	ldr	r3, [sp, #40]	; 0x28
   34198:	ldr	r2, [r7, #72]	; 0x48
   3419c:	add	r3, r3, #1
   341a0:	str	r3, [sp, #24]
   341a4:	ldr	r3, [sp, #40]	; 0x28
   341a8:	ldr	r1, [sp, #40]	; 0x28
   341ac:	add	r3, r3, #2
   341b0:	cmp	r2, r3
   341b4:	strge	r2, [r7, #72]	; 0x48
   341b8:	strlt	r3, [r7, #72]	; 0x48
   341bc:	mov	r3, #54	; 0x36
   341c0:	str	r3, [sp]
   341c4:	ldr	r2, [sp, #32]
   341c8:	mov	r3, r6
   341cc:	mov	r0, r7
   341d0:	bl	33a64 <fputs@plt+0x228f4>
   341d4:	ldr	r2, [r6]
   341d8:	add	r1, fp, #4
   341dc:	mov	r0, r4
   341e0:	bl	29064 <fputs@plt+0x17ef4>
   341e4:	mov	r3, #1
   341e8:	str	r3, [sp, #44]	; 0x2c
   341ec:	ldr	r5, [r6, #8]
   341f0:	ldr	r3, [pc, #1208]	; 346b0 <fputs@plt+0x23540>
   341f4:	add	sl, fp, #3
   341f8:	add	r3, r3, #32
   341fc:	str	r3, [sp, #92]	; 0x5c
   34200:	cmp	r5, #0
   34204:	bne	342d0 <fputs@plt+0x23160>
   34208:	ldr	r3, [sp, #44]	; 0x2c
   3420c:	ldr	r2, [sp, #88]	; 0x58
   34210:	cmp	r2, #0
   34214:	movne	r3, #0
   34218:	andeq	r3, r3, #1
   3421c:	cmp	r3, #0
   34220:	beq	346a4 <fputs@plt+0x23534>
   34224:	ldr	r3, [sp, #56]	; 0x38
   34228:	ldr	r2, [sp, #40]	; 0x28
   3422c:	mov	r1, #50	; 0x32
   34230:	mov	r0, r4
   34234:	bl	29404 <fputs@plt+0x18294>
   34238:	ldr	r2, [sp, #56]	; 0x38
   3423c:	mov	r1, #46	; 0x2e
   34240:	mov	r0, r4
   34244:	bl	293a0 <fputs@plt+0x18230>
   34248:	ldr	r3, [sp, #76]	; 0x4c
   3424c:	mov	r2, r5
   34250:	mov	r1, #25
   34254:	mov	r6, r0
   34258:	mov	r0, r4
   3425c:	bl	29404 <fputs@plt+0x18294>
   34260:	ldr	r3, [pc, #1100]	; 346b4 <fputs@plt+0x23544>
   34264:	ldr	r2, [sp, #72]	; 0x48
   34268:	str	r3, [sp, #4]
   3426c:	str	r5, [sp, #8]
   34270:	str	sl, [sp]
   34274:	mov	r3, #3
   34278:	mov	r1, #49	; 0x31
   3427c:	mov	r0, r4
   34280:	bl	2902c <fputs@plt+0x17ebc>
   34284:	mov	r3, fp
   34288:	ldr	r2, [sp, #36]	; 0x24
   3428c:	mov	r1, #74	; 0x4a
   34290:	mov	r0, r4
   34294:	bl	29404 <fputs@plt+0x18294>
   34298:	mov	r3, sl
   3429c:	ldr	r2, [sp, #36]	; 0x24
   342a0:	str	fp, [sp]
   342a4:	mov	r1, #75	; 0x4b
   342a8:	mov	r0, r4
   342ac:	bl	28f0c <fputs@plt+0x17d9c>
   342b0:	mov	r0, r4
   342b4:	mov	r1, #8
   342b8:	bl	1bd68 <fputs@plt+0xabf8>
   342bc:	mov	r1, r6
   342c0:	mov	r0, r4
   342c4:	add	sp, sp, #108	; 0x6c
   342c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   342cc:	b	1e06c <fputs@plt+0xcefc>
   342d0:	ldr	r3, [sp, #88]	; 0x58
   342d4:	cmp	r3, #0
   342d8:	cmpne	r5, r3
   342dc:	bne	3469c <fputs@plt+0x2352c>
   342e0:	ldr	r3, [r5, #36]	; 0x24
   342e4:	ldr	r2, [sp, #44]	; 0x2c
   342e8:	cmp	r3, #0
   342ec:	ldrb	r3, [r6, #42]	; 0x2a
   342f0:	moveq	r2, #0
   342f4:	str	r2, [sp, #44]	; 0x2c
   342f8:	tst	r3, #32
   342fc:	beq	34318 <fputs@plt+0x231a8>
   34300:	ldrb	r3, [r5, #55]	; 0x37
   34304:	and	r3, r3, #3
   34308:	cmp	r3, #2
   3430c:	ldrheq	r8, [r5, #50]	; 0x32
   34310:	ldreq	r2, [r6]
   34314:	beq	34334 <fputs@plt+0x231c4>
   34318:	ldrb	r3, [r5, #55]	; 0x37
   3431c:	ldrh	r8, [r5, #52]	; 0x34
   34320:	ldr	r2, [r5]
   34324:	tst	r3, #8
   34328:	ldrhne	r9, [r5, #50]	; 0x32
   3432c:	subne	r9, r9, #1
   34330:	bne	34338 <fputs@plt+0x231c8>
   34334:	sub	r9, r8, #1
   34338:	ldr	r1, [sp, #76]	; 0x4c
   3433c:	mov	r0, r4
   34340:	bl	29064 <fputs@plt+0x17ef4>
   34344:	ldr	r3, [sp, #80]	; 0x50
   34348:	ldr	r2, [r7, #76]	; 0x4c
   3434c:	add	r3, r9, r3
   34350:	cmp	r2, r3
   34354:	strge	r2, [r7, #76]	; 0x4c
   34358:	strlt	r3, [r7, #76]	; 0x4c
   3435c:	ldr	r3, [sp, #32]
   34360:	ldr	r2, [sp, #24]
   34364:	str	r3, [sp]
   34368:	mov	r1, #54	; 0x36
   3436c:	ldr	r3, [r5, #44]	; 0x2c
   34370:	mov	r0, r4
   34374:	bl	28f0c <fputs@plt+0x17d9c>
   34378:	mov	r1, r5
   3437c:	mov	r0, r7
   34380:	bl	33a40 <fputs@plt+0x228d0>
   34384:	ldr	r3, [sp, #20]
   34388:	mov	r2, r8
   3438c:	mov	r1, #22
   34390:	mov	r0, r4
   34394:	bl	29404 <fputs@plt+0x18294>
   34398:	mov	r3, sl
   3439c:	ldrh	r2, [r5, #50]	; 0x32
   343a0:	mov	r1, #22
   343a4:	mov	r0, r4
   343a8:	bl	29404 <fputs@plt+0x18294>
   343ac:	mvn	r3, #4
   343b0:	str	r3, [sp, #8]
   343b4:	ldr	r3, [pc, #764]	; 346b8 <fputs@plt+0x23548>
   343b8:	mov	r2, #0
   343bc:	str	r3, [sp, #4]
   343c0:	ldr	r3, [sp, #52]	; 0x34
   343c4:	mov	r1, #35	; 0x23
   343c8:	str	r3, [sp]
   343cc:	mov	r0, r4
   343d0:	ldr	r3, [sp, #20]
   343d4:	bl	2902c <fputs@plt+0x17ebc>
   343d8:	mov	r1, #2
   343dc:	mov	r0, r4
   343e0:	bl	1bd68 <fputs@plt+0xabf8>
   343e4:	ldr	r2, [sp, #24]
   343e8:	mov	r1, #108	; 0x6c
   343ec:	mov	r0, r4
   343f0:	bl	293a0 <fputs@plt+0x18230>
   343f4:	ldr	r3, [sp, #20]
   343f8:	mov	r2, #0
   343fc:	mov	r1, #22
   34400:	str	r0, [sp, #96]	; 0x60
   34404:	mov	r0, r4
   34408:	bl	29404 <fputs@plt+0x18294>
   3440c:	cmp	r9, #0
   34410:	ldrle	r3, [r4, #32]
   34414:	strle	r3, [sp, #48]	; 0x30
   34418:	ble	345b0 <fputs@plt+0x23440>
   3441c:	ldr	r0, [r4, #24]
   34420:	bl	28e04 <fputs@plt+0x17c94>
   34424:	mov	r3, #0
   34428:	lsl	r2, r9, #2
   3442c:	str	r0, [sp, #64]	; 0x40
   34430:	ldr	r0, [sp, #28]
   34434:	bl	1f8dc <fputs@plt+0xe76c>
   34438:	subs	r3, r0, #0
   3443c:	str	r3, [sp, #68]	; 0x44
   34440:	beq	3469c <fputs@plt+0x2352c>
   34444:	mov	r1, #13
   34448:	mov	r0, r4
   3444c:	bl	28f80 <fputs@plt+0x17e10>
   34450:	ldr	r3, [r4, #32]
   34454:	cmp	r9, #1
   34458:	str	r3, [sp, #48]	; 0x30
   3445c:	bne	3448c <fputs@plt+0x2331c>
   34460:	ldrh	r3, [r5, #50]	; 0x32
   34464:	cmp	r3, #1
   34468:	bne	3448c <fputs@plt+0x2331c>
   3446c:	ldrb	r3, [r5, #54]	; 0x36
   34470:	cmp	r3, #0
   34474:	beq	3448c <fputs@plt+0x2331c>
   34478:	ldr	r3, [sp, #64]	; 0x40
   3447c:	ldr	r2, [sp, #80]	; 0x50
   34480:	mov	r1, #77	; 0x4d
   34484:	mov	r0, r4
   34488:	bl	29404 <fputs@plt+0x18294>
   3448c:	ldr	r8, [sp, #60]	; 0x3c
   34490:	add	r3, fp, #7
   34494:	str	r3, [sp, #84]	; 0x54
   34498:	ldr	r3, [r5, #32]
   3449c:	mov	r0, r7
   344a0:	ldr	r1, [r3, r8, lsl #2]
   344a4:	bl	33928 <fputs@plt+0x227b8>
   344a8:	mov	r2, r8
   344ac:	ldr	r3, [sp, #20]
   344b0:	mov	r1, #22
   344b4:	str	r0, [sp, #100]	; 0x64
   344b8:	mov	r0, r4
   344bc:	bl	29404 <fputs@plt+0x18294>
   344c0:	mov	r3, r8
   344c4:	ldr	r2, [sp, #24]
   344c8:	mov	r1, #47	; 0x2f
   344cc:	str	sl, [sp]
   344d0:	mov	r0, r4
   344d4:	bl	28f0c <fputs@plt+0x17d9c>
   344d8:	mvn	r3, #3
   344dc:	str	r3, [sp, #8]
   344e0:	ldr	r3, [sp, #100]	; 0x64
   344e4:	mov	r2, sl
   344e8:	str	r3, [sp, #4]
   344ec:	ldr	r3, [sp, #84]	; 0x54
   344f0:	mov	r1, #78	; 0x4e
   344f4:	add	r3, r3, r8
   344f8:	str	r3, [sp]
   344fc:	mov	r0, r4
   34500:	mov	r3, #0
   34504:	bl	2902c <fputs@plt+0x17ebc>
   34508:	ldr	r3, [sp, #68]	; 0x44
   3450c:	mov	r1, #128	; 0x80
   34510:	str	r0, [r3, r8, lsl #2]
   34514:	mov	r0, r4
   34518:	add	r8, r8, #1
   3451c:	bl	1bd68 <fputs@plt+0xabf8>
   34520:	cmp	r9, r8
   34524:	bne	34498 <fputs@plt+0x23328>
   34528:	ldr	r3, [sp, #20]
   3452c:	mov	r2, r8
   34530:	mov	r1, #22
   34534:	mov	r0, r4
   34538:	bl	29404 <fputs@plt+0x18294>
   3453c:	ldr	r1, [sp, #64]	; 0x40
   34540:	mov	r0, r4
   34544:	bl	2956c <fputs@plt+0x183fc>
   34548:	ldr	r3, [sp, #48]	; 0x30
   3454c:	mov	r0, r4
   34550:	sub	r1, r3, #1
   34554:	bl	1e06c <fputs@plt+0xcefc>
   34558:	ldr	r9, [sp, #60]	; 0x3c
   3455c:	ldr	r3, [sp, #68]	; 0x44
   34560:	mov	r0, r4
   34564:	ldr	r1, [r3, r9, lsl #2]
   34568:	bl	1e06c <fputs@plt+0xcefc>
   3456c:	ldr	r3, [sp, #84]	; 0x54
   34570:	ldr	r2, [sp, #24]
   34574:	add	r3, r3, r9
   34578:	str	r3, [sp]
   3457c:	mov	r1, #47	; 0x2f
   34580:	mov	r3, r9
   34584:	mov	r0, r4
   34588:	add	r9, r9, #1
   3458c:	bl	28f0c <fputs@plt+0x17d9c>
   34590:	cmp	r8, r9
   34594:	bne	3455c <fputs@plt+0x233ec>
   34598:	ldr	r1, [sp, #64]	; 0x40
   3459c:	mov	r0, r4
   345a0:	bl	16e4c <fputs@plt+0x5cdc>
   345a4:	ldr	r1, [sp, #68]	; 0x44
   345a8:	ldr	r0, [sp, #28]
   345ac:	bl	1e0ec <fputs@plt+0xcf7c>
   345b0:	ldr	r3, [sp, #92]	; 0x5c
   345b4:	mvn	r8, #4
   345b8:	mov	r2, #1
   345bc:	str	r3, [sp, #4]
   345c0:	mov	r1, #35	; 0x23
   345c4:	ldr	r3, [sp, #52]	; 0x34
   345c8:	str	r8, [sp, #8]
   345cc:	str	sl, [sp]
   345d0:	mov	r0, r4
   345d4:	bl	2902c <fputs@plt+0x17ebc>
   345d8:	mov	r1, #2
   345dc:	mov	r0, r4
   345e0:	bl	1bd68 <fputs@plt+0xabf8>
   345e4:	ldr	r3, [sp, #48]	; 0x30
   345e8:	ldr	r2, [sp, #24]
   345ec:	mov	r1, #7
   345f0:	mov	r0, r4
   345f4:	bl	29404 <fputs@plt+0x18294>
   345f8:	ldr	r3, [sp, #92]	; 0x5c
   345fc:	mov	r2, #0
   34600:	add	r3, r3, #28
   34604:	str	r3, [sp, #4]
   34608:	ldr	r3, [sp, #56]	; 0x38
   3460c:	mov	r1, #35	; 0x23
   34610:	str	r3, [sp]
   34614:	str	r8, [sp, #8]
   34618:	ldr	r3, [sp, #52]	; 0x34
   3461c:	mov	r0, r4
   34620:	bl	2902c <fputs@plt+0x17ebc>
   34624:	mov	r1, #1
   34628:	mov	r0, r4
   3462c:	bl	1bd68 <fputs@plt+0xabf8>
   34630:	mov	r3, #0
   34634:	str	r3, [sp, #8]
   34638:	ldr	r3, [pc, #116]	; 346b4 <fputs@plt+0x23544>
   3463c:	ldr	r2, [sp, #72]	; 0x48
   34640:	str	r3, [sp, #4]
   34644:	mov	r1, #49	; 0x31
   34648:	mov	r3, #3
   3464c:	str	sl, [sp]
   34650:	mov	r0, r4
   34654:	bl	2902c <fputs@plt+0x17ebc>
   34658:	mov	r3, fp
   3465c:	ldr	r2, [sp, #36]	; 0x24
   34660:	mov	r1, #74	; 0x4a
   34664:	mov	r0, r4
   34668:	bl	29404 <fputs@plt+0x18294>
   3466c:	mov	r3, sl
   34670:	ldr	r2, [sp, #36]	; 0x24
   34674:	mov	r1, #75	; 0x4b
   34678:	str	fp, [sp]
   3467c:	mov	r0, r4
   34680:	bl	28f0c <fputs@plt+0x17d9c>
   34684:	mov	r1, #8
   34688:	mov	r0, r4
   3468c:	bl	1bd68 <fputs@plt+0xabf8>
   34690:	ldr	r1, [sp, #96]	; 0x60
   34694:	mov	r0, r4
   34698:	bl	1e06c <fputs@plt+0xcefc>
   3469c:	ldr	r5, [r5, #20]
   346a0:	b	34200 <fputs@plt+0x23090>
   346a4:	add	sp, sp, #108	; 0x6c
   346a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   346ac:	andeq	r8, r7, r4, lsr #3
   346b0:	andeq	r4, r7, r0, asr #29
   346b4:	andeq	r8, r7, sp, lsr #3
   346b8:	andeq	r4, r7, r4, asr #29
   346bc:	push	{r4, r5, r6, lr}
   346c0:	mov	r5, r0
   346c4:	ldr	r0, [r0]
   346c8:	mov	lr, #20
   346cc:	cmp	r1, #0
   346d0:	beq	346e4 <fputs@plt+0x23574>
   346d4:	ldr	r3, [r1, #4]
   346d8:	ldrb	r2, [r1]
   346dc:	tst	r3, #512	; 0x200
   346e0:	beq	346f0 <fputs@plt+0x23580>
   346e4:	mov	r4, #0
   346e8:	mov	r0, r4
   346ec:	pop	{r4, r5, r6, pc}
   346f0:	cmp	r2, #156	; 0x9c
   346f4:	cmpne	r2, #38	; 0x26
   346f8:	ldreq	r2, [r1, #12]
   346fc:	beq	347e8 <fputs@plt+0x23678>
   34700:	cmp	r2, #95	; 0x5f
   34704:	bne	3474c <fputs@plt+0x235dc>
   34708:	ldr	r3, [r1, #8]
   3470c:	mov	r2, #0
   34710:	ldrb	r1, [r0, #66]	; 0x42
   34714:	mov	r0, r5
   34718:	bl	3379c <fputs@plt+0x2262c>
   3471c:	cmp	r0, #0
   34720:	mov	r4, r0
   34724:	beq	346e4 <fputs@plt+0x23574>
   34728:	ldr	r1, [r5]
   3472c:	ldr	r3, [r0]
   34730:	mov	r2, r0
   34734:	ldrb	r1, [r1, #66]	; 0x42
   34738:	mov	r0, r5
   3473c:	bl	3379c <fputs@plt+0x2262c>
   34740:	cmp	r0, #0
   34744:	bne	346e8 <fputs@plt+0x23578>
   34748:	b	346e4 <fputs@plt+0x23574>
   3474c:	cmp	r2, #157	; 0x9d
   34750:	bne	34760 <fputs@plt+0x235f0>
   34754:	ldrb	ip, [r1, #38]	; 0x26
   34758:	cmp	ip, #95	; 0x5f
   3475c:	beq	34708 <fputs@plt+0x23598>
   34760:	and	ip, r2, #253	; 0xfd
   34764:	cmp	ip, #152	; 0x98
   34768:	beq	34778 <fputs@plt+0x23608>
   3476c:	cmp	r2, #62	; 0x3e
   34770:	cmpne	r2, #157	; 0x9d
   34774:	bne	347ac <fputs@plt+0x2363c>
   34778:	ldr	r2, [r1, #44]	; 0x2c
   3477c:	cmp	r2, #0
   34780:	beq	347ac <fputs@plt+0x2363c>
   34784:	ldrsh	r3, [r1, #32]
   34788:	cmp	r3, #0
   3478c:	blt	346e4 <fputs@plt+0x23574>
   34790:	ldr	r2, [r2, #4]
   34794:	ldrb	r1, [r0, #66]	; 0x42
   34798:	add	r2, r2, r3, lsl #4
   3479c:	mov	r3, #0
   347a0:	ldr	r2, [r2, #8]
   347a4:	bl	20648 <fputs@plt+0xf4d8>
   347a8:	b	3471c <fputs@plt+0x235ac>
   347ac:	tst	r3, #256	; 0x100
   347b0:	beq	346e4 <fputs@plt+0x23574>
   347b4:	ldr	r2, [r1, #12]
   347b8:	cmp	r2, #0
   347bc:	beq	347cc <fputs@plt+0x2365c>
   347c0:	ldr	ip, [r2, #4]
   347c4:	tst	ip, #256	; 0x100
   347c8:	bne	347e8 <fputs@plt+0x23678>
   347cc:	ldr	r2, [r1, #16]
   347d0:	ldr	r1, [r1, #20]
   347d4:	cmp	r1, #0
   347d8:	beq	347e8 <fputs@plt+0x23678>
   347dc:	ands	r3, r3, #2048	; 0x800
   347e0:	ldreq	r4, [r1]
   347e4:	beq	3480c <fputs@plt+0x2369c>
   347e8:	mov	r1, r2
   347ec:	b	346cc <fputs@plt+0x2355c>
   347f0:	mul	ip, lr, r3
   347f4:	ldr	r6, [r1, #4]
   347f8:	ldr	ip, [r6, ip]
   347fc:	ldr	r6, [ip, #4]
   34800:	tst	r6, #256	; 0x100
   34804:	bne	34818 <fputs@plt+0x236a8>
   34808:	add	r3, r3, #1
   3480c:	cmp	r3, r4
   34810:	blt	347f0 <fputs@plt+0x23680>
   34814:	b	347e8 <fputs@plt+0x23678>
   34818:	mov	r2, ip
   3481c:	b	347e8 <fputs@plt+0x23678>
   34820:	ldr	ip, [r1, #4]
   34824:	tst	ip, #256	; 0x100
   34828:	beq	34830 <fputs@plt+0x236c0>
   3482c:	b	346bc <fputs@plt+0x2354c>
   34830:	cmp	r2, #0
   34834:	push	{r4, r5, r6, lr}
   34838:	mov	r3, r1
   3483c:	mov	r5, r0
   34840:	beq	34854 <fputs@plt+0x236e4>
   34844:	ldr	r1, [r2, #4]
   34848:	tst	r1, #256	; 0x100
   3484c:	movne	r1, r2
   34850:	bne	34874 <fputs@plt+0x23704>
   34854:	mov	r1, r3
   34858:	mov	r0, r5
   3485c:	mov	r4, r2
   34860:	bl	346bc <fputs@plt+0x2354c>
   34864:	cmp	r0, #0
   34868:	popne	{r4, r5, r6, pc}
   3486c:	mov	r1, r4
   34870:	mov	r0, r5
   34874:	pop	{r4, r5, r6, lr}
   34878:	b	3482c <fputs@plt+0x236bc>
   3487c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34880:	mov	r4, r0
   34884:	ldr	r6, [r0, #24]
   34888:	ldrb	r3, [r4, #18]
   3488c:	ldrb	r2, [r4, #17]
   34890:	cmp	r2, r3
   34894:	movcc	r7, #0
   34898:	bcc	348c4 <fputs@plt+0x23754>
   3489c:	add	r2, r4, r3, lsl #2
   348a0:	add	r3, r4, r3, lsl #1
   348a4:	ldr	r2, [r2, #24]
   348a8:	ldrsh	r9, [r3, #70]	; 0x46
   348ac:	str	r2, [sp, #4]
   348b0:	cmn	r9, #2
   348b4:	bne	34904 <fputs@plt+0x23794>
   348b8:	ldr	r7, [r4, #12]
   348bc:	cmp	r7, #0
   348c0:	bne	34904 <fputs@plt+0x23794>
   348c4:	mov	r0, r7
   348c8:	add	sp, sp, #12
   348cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   348d0:	mov	r3, #48	; 0x30
   348d4:	mul	r5, r3, r6
   348d8:	add	r3, r5, r3
   348dc:	ldr	r5, [r8, #20]
   348e0:	add	r5, r5, r3
   348e4:	ldr	r3, [r8, #12]
   348e8:	sub	r7, r5, #48	; 0x30
   348ec:	cmp	r6, r3
   348f0:	blt	3492c <fputs@plt+0x237bc>
   348f4:	ldr	r3, [r4, #4]
   348f8:	mov	r6, #0
   348fc:	ldr	r3, [r3, #4]
   34900:	str	r3, [r4, #4]
   34904:	ldr	r8, [r4, #4]
   34908:	cmp	r8, #0
   3490c:	bne	348d0 <fputs@plt+0x23760>
   34910:	ldr	r3, [r4]
   34914:	mov	r6, r8
   34918:	str	r3, [r4, #4]
   3491c:	ldrb	r3, [r4, #18]
   34920:	add	r3, r3, #1
   34924:	strb	r3, [r4, #18]
   34928:	b	34888 <fputs@plt+0x23718>
   3492c:	ldr	r3, [r5, #-40]	; 0xffffffd8
   34930:	ldr	r2, [sp, #4]
   34934:	cmp	r2, r3
   34938:	bne	34aa0 <fputs@plt+0x23930>
   3493c:	ldr	r3, [r5, #-36]	; 0xffffffdc
   34940:	cmp	r3, r9
   34944:	bne	34aa0 <fputs@plt+0x23930>
   34948:	cmn	r9, #2
   3494c:	bne	34968 <fputs@plt+0x237f8>
   34950:	ldr	r3, [r5, #-48]	; 0xffffffd0
   34954:	ldr	r1, [r4, #12]
   34958:	ldr	r0, [r3, #12]
   3495c:	bl	1d5a4 <fputs@plt+0xc434>
   34960:	cmp	r0, #0
   34964:	bne	34aa0 <fputs@plt+0x23930>
   34968:	ldrb	r3, [r4, #18]
   3496c:	cmp	r3, #1
   34970:	bls	34984 <fputs@plt+0x23814>
   34974:	ldr	r3, [r5, #-48]	; 0xffffffd0
   34978:	ldr	r3, [r3, #4]
   3497c:	tst	r3, #1
   34980:	bne	34aa0 <fputs@plt+0x23930>
   34984:	ldrh	r2, [r5, #-30]	; 0xffffffe2
   34988:	tst	r2, #2048	; 0x800
   3498c:	beq	349c0 <fputs@plt+0x23850>
   34990:	ldrb	sl, [r4, #17]
   34994:	cmp	sl, #10
   34998:	bhi	349c0 <fputs@plt+0x23850>
   3499c:	ldr	r3, [r5, #-48]	; 0xffffffd0
   349a0:	ldr	r0, [r3, #16]
   349a4:	bl	1714c <fputs@plt+0x5fdc>
   349a8:	ldrb	r3, [r0]
   349ac:	cmp	r3, #152	; 0x98
   349b0:	addeq	r1, r4, #72	; 0x48
   349b4:	addeq	ip, r4, #28
   349b8:	moveq	r3, #0
   349bc:	beq	34a18 <fputs@plt+0x238a8>
   349c0:	ldr	r3, [r4, #20]
   349c4:	tst	r2, r3
   349c8:	beq	34aa0 <fputs@plt+0x23930>
   349cc:	ldr	r3, [r4, #8]
   349d0:	cmp	r3, #0
   349d4:	bne	34a48 <fputs@plt+0x238d8>
   349d8:	ldrh	r3, [r5, #-30]	; 0xffffffe2
   349dc:	tst	r3, #130	; 0x82
   349e0:	bne	34aac <fputs@plt+0x2393c>
   349e4:	add	r6, r6, #1
   349e8:	str	r6, [r4, #24]
   349ec:	b	348c4 <fputs@plt+0x23754>
   349f0:	ldr	fp, [ip], #4
   349f4:	ldr	lr, [r0, #28]
   349f8:	cmp	fp, lr
   349fc:	bne	34a10 <fputs@plt+0x238a0>
   34a00:	ldrsh	fp, [r1]
   34a04:	ldrsh	lr, [r0, #32]
   34a08:	cmp	fp, lr
   34a0c:	beq	349c0 <fputs@plt+0x23850>
   34a10:	add	r3, r3, #1
   34a14:	add	r1, r1, #2
   34a18:	cmp	r3, sl
   34a1c:	blt	349f0 <fputs@plt+0x23880>
   34a20:	bne	349c0 <fputs@plt+0x23850>
   34a24:	ldr	ip, [r0, #28]
   34a28:	add	r1, r4, r3, lsl #2
   34a2c:	ldrh	r0, [r0, #32]
   34a30:	str	ip, [r1, #28]
   34a34:	add	r1, r4, r3, lsl #1
   34a38:	add	r3, r3, #1
   34a3c:	strh	r0, [r1, #72]	; 0x48
   34a40:	strb	r3, [r4, #17]
   34a44:	b	349c0 <fputs@plt+0x23850>
   34a48:	tst	r2, #256	; 0x100
   34a4c:	bne	349d8 <fputs@plt+0x23868>
   34a50:	ldr	r3, [r8]
   34a54:	ldr	fp, [r5, #-48]	; 0xffffffd0
   34a58:	ldrb	r1, [r4, #16]
   34a5c:	mov	r0, fp
   34a60:	ldr	sl, [r3]
   34a64:	bl	179a0 <fputs@plt+0x6830>
   34a68:	cmp	r0, #0
   34a6c:	beq	34aa0 <fputs@plt+0x23930>
   34a70:	ldr	r2, [fp, #16]
   34a74:	ldr	r1, [fp, #12]
   34a78:	mov	r0, sl
   34a7c:	bl	34820 <fputs@plt+0x236b0>
   34a80:	ldr	r1, [r4, #8]
   34a84:	cmp	r0, #0
   34a88:	ldreq	r3, [sl]
   34a8c:	ldreq	r0, [r3, #8]
   34a90:	ldr	r0, [r0]
   34a94:	bl	14c44 <fputs@plt+0x3ad4>
   34a98:	cmp	r0, #0
   34a9c:	beq	349d8 <fputs@plt+0x23868>
   34aa0:	add	r6, r6, #1
   34aa4:	add	r5, r5, #48	; 0x30
   34aa8:	b	348e4 <fputs@plt+0x23774>
   34aac:	ldr	r3, [r5, #-48]	; 0xffffffd0
   34ab0:	ldr	r3, [r3, #16]
   34ab4:	ldrb	r2, [r3]
   34ab8:	cmp	r2, #152	; 0x98
   34abc:	bne	349e4 <fputs@plt+0x23874>
   34ac0:	ldr	r1, [r3, #28]
   34ac4:	ldr	r2, [r4, #28]
   34ac8:	cmp	r1, r2
   34acc:	bne	349e4 <fputs@plt+0x23874>
   34ad0:	ldrsh	r2, [r3, #32]
   34ad4:	ldrsh	r3, [r4, #72]	; 0x48
   34ad8:	cmp	r2, r3
   34adc:	bne	349e4 <fputs@plt+0x23874>
   34ae0:	b	34aa0 <fputs@plt+0x23930>
   34ae4:	push	{r4, r5, lr}
   34ae8:	ldr	ip, [sp, #16]
   34aec:	str	r1, [r0]
   34af0:	str	r1, [r0, #4]
   34af4:	mov	r1, #0
   34af8:	cmp	ip, r1
   34afc:	str	r1, [r0, #12]
   34b00:	ldr	r4, [sp, #12]
   34b04:	moveq	r1, r3
   34b08:	moveq	r3, ip
   34b0c:	beq	34b48 <fputs@plt+0x239d8>
   34b10:	ldr	lr, [ip, #4]
   34b14:	lsl	r1, r3, #1
   34b18:	ldrsh	r1, [lr, r1]
   34b1c:	cmn	r1, #2
   34b20:	ldreq	lr, [ip, #40]	; 0x28
   34b24:	ldreq	r5, [lr, #4]
   34b28:	moveq	lr, #20
   34b2c:	muleq	lr, lr, r3
   34b30:	ldreq	lr, [r5, lr]
   34b34:	streq	lr, [r0, #12]
   34b38:	ldr	lr, [ip, #12]
   34b3c:	ldrsh	lr, [lr, #32]
   34b40:	cmp	r1, lr
   34b44:	mvneq	r1, #0
   34b48:	adds	lr, ip, #0
   34b4c:	movne	lr, #1
   34b50:	cmp	r1, #0
   34b54:	movlt	lr, #0
   34b58:	cmp	lr, #0
   34b5c:	strbeq	lr, [r0, #16]
   34b60:	ldrne	lr, [ip, #12]
   34b64:	streq	lr, [r0, #8]
   34b68:	ldrne	lr, [lr, #4]
   34b6c:	addne	lr, lr, r1, lsl #4
   34b70:	ldrbne	lr, [lr, #13]
   34b74:	strbne	lr, [r0, #16]
   34b78:	ldrne	ip, [ip, #32]
   34b7c:	ldrne	r3, [ip, r3, lsl #2]
   34b80:	str	r4, [r0, #20]
   34b84:	strne	r3, [r0, #8]
   34b88:	mov	r3, #0
   34b8c:	str	r3, [r0, #24]
   34b90:	mov	r3, #1
   34b94:	strb	r3, [r0, #17]
   34b98:	strb	r3, [r0, #18]
   34b9c:	str	r2, [r0, #28]
   34ba0:	strh	r1, [r0, #72]	; 0x48
   34ba4:	pop	{r4, r5, lr}
   34ba8:	b	3487c <fputs@plt+0x2370c>
   34bac:	push	{r4, r5, r6, r7, r8, r9, lr}
   34bb0:	sub	sp, sp, #108	; 0x6c
   34bb4:	mov	r6, #0
   34bb8:	ldr	r7, [sp, #144]	; 0x90
   34bbc:	ldr	r3, [sp, #148]	; 0x94
   34bc0:	str	r7, [sp]
   34bc4:	str	r3, [sp, #4]
   34bc8:	mov	r3, r2
   34bcc:	mov	r2, r1
   34bd0:	mov	r1, r0
   34bd4:	add	r0, sp, #8
   34bd8:	ldrd	r4, [sp, #136]	; 0x88
   34bdc:	bl	34ae4 <fputs@plt+0x23974>
   34be0:	and	r7, r7, #130	; 0x82
   34be4:	cmp	r0, #0
   34be8:	bne	34bf8 <fputs@plt+0x23a88>
   34bec:	mov	r0, r6
   34bf0:	add	sp, sp, #108	; 0x6c
   34bf4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   34bf8:	ldrd	r2, [r0, #32]
   34bfc:	and	r8, r2, r4
   34c00:	and	r9, r3, r5
   34c04:	orrs	r1, r8, r9
   34c08:	bne	34c28 <fputs@plt+0x23ab8>
   34c0c:	orrs	r3, r2, r3
   34c10:	bne	34c20 <fputs@plt+0x23ab0>
   34c14:	ldrh	r3, [r0, #18]
   34c18:	tst	r3, r7
   34c1c:	bne	34bf0 <fputs@plt+0x23a80>
   34c20:	cmp	r6, #0
   34c24:	moveq	r6, r0
   34c28:	add	r0, sp, #8
   34c2c:	bl	3487c <fputs@plt+0x2370c>
   34c30:	b	34be4 <fputs@plt+0x23a74>
   34c34:	ldr	ip, [r0]
   34c38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34c3c:	sub	sp, sp, #172	; 0xac
   34c40:	ldr	ip, [ip]
   34c44:	ldr	ip, [ip]
   34c48:	str	ip, [sp, #20]
   34c4c:	ldrb	ip, [ip, #69]	; 0x45
   34c50:	cmp	ip, #0
   34c54:	movne	r7, #7
   34c58:	bne	34f0c <fputs@plt+0x23d9c>
   34c5c:	ldr	r4, [r0, #12]
   34c60:	ldr	ip, [r4, #36]	; 0x24
   34c64:	tst	ip, #32
   34c68:	str	ip, [sp, #24]
   34c6c:	movne	ip, #24
   34c70:	bne	34c84 <fputs@plt+0x23b14>
   34c74:	ldrb	ip, [r1, #36]	; 0x24
   34c78:	tst	ip, #8
   34c7c:	ldr	ip, [pc, #1624]	; 352dc <fputs@plt+0x2416c>
   34c80:	movne	ip, #63	; 0x3f
   34c84:	str	r3, [sp, #48]	; 0x30
   34c88:	ldrh	r3, [r4, #42]	; 0x2a
   34c8c:	ldrb	lr, [r2, #55]	; 0x37
   34c90:	mov	r5, r2
   34c94:	str	r3, [sp, #52]	; 0x34
   34c98:	ldrh	r3, [r4, #40]	; 0x28
   34c9c:	ldrh	sl, [r4, #24]
   34ca0:	tst	lr, #4
   34ca4:	str	r3, [sp, #28]
   34ca8:	ldrd	r2, [r4]
   34cac:	bicne	ip, ip, #60	; 0x3c
   34cb0:	str	r1, [sp, #36]	; 0x24
   34cb4:	strd	r2, [sp, #56]	; 0x38
   34cb8:	ldrsh	r3, [r4, #22]
   34cbc:	str	r0, [sp, #16]
   34cc0:	str	r5, [sp, #4]
   34cc4:	str	ip, [sp]
   34cc8:	str	r3, [sp, #32]
   34ccc:	ldr	r2, [r1, #44]	; 0x2c
   34cd0:	mov	r3, sl
   34cd4:	ldr	r1, [r0, #4]
   34cd8:	add	r0, sp, #72	; 0x48
   34cdc:	bl	34ae4 <fputs@plt+0x23974>
   34ce0:	ldr	r3, [r5, #8]
   34ce4:	mov	r8, r0
   34ce8:	mov	r0, #0
   34cec:	strh	r0, [r4, #18]
   34cf0:	ldrsh	r3, [r3]
   34cf4:	cmp	r3, #10
   34cf8:	str	r3, [sp, #40]	; 0x28
   34cfc:	ble	34d14 <fputs@plt+0x23ba4>
   34d00:	ldrsh	r0, [sp, #40]	; 0x28
   34d04:	asr	r1, r0, #31
   34d08:	bl	15960 <fputs@plt+0x47f0>
   34d0c:	sub	r0, r0, #33	; 0x21
   34d10:	uxth	r0, r0
   34d14:	mov	r9, #0
   34d18:	sxth	r3, r0
   34d1c:	mov	fp, r9
   34d20:	mov	r7, r9
   34d24:	str	r3, [sp, #68]	; 0x44
   34d28:	lsl	r3, sl, #1
   34d2c:	str	r3, [sp, #44]	; 0x2c
   34d30:	cmp	r8, #0
   34d34:	clz	r3, r7
   34d38:	lsr	r3, r3, #5
   34d3c:	moveq	r3, #0
   34d40:	cmp	r3, #0
   34d44:	beq	34df4 <fputs@plt+0x23c84>
   34d48:	ldrh	r3, [r8, #18]
   34d4c:	cmp	r3, #256	; 0x100
   34d50:	str	r3, [sp, #12]
   34d54:	bne	34d84 <fputs@plt+0x23c14>
   34d58:	ldr	r3, [r5, #4]
   34d5c:	ldr	r2, [sp, #44]	; 0x2c
   34d60:	ldrsh	r3, [r3, r2]
   34d64:	cmp	r3, #0
   34d68:	blt	34f18 <fputs@plt+0x23da8>
   34d6c:	ldr	r2, [r5, #12]
   34d70:	ldr	r2, [r2, #4]
   34d74:	add	r3, r2, r3, lsl #4
   34d78:	ldrb	r3, [r3, #12]
   34d7c:	cmp	r3, #0
   34d80:	bne	34f20 <fputs@plt+0x23db0>
   34d84:	ldrd	r2, [r4, #8]
   34d88:	ldrd	r0, [r8, #32]
   34d8c:	and	r6, r0, r2
   34d90:	and	r7, r1, r3
   34d94:	mov	r2, r6
   34d98:	mov	r3, r7
   34d9c:	orrs	r3, r2, r3
   34da0:	bne	34f20 <fputs@plt+0x23db0>
   34da4:	ldrh	r2, [r8, #20]
   34da8:	ldr	r3, [sp, #12]
   34dac:	sub	r3, r3, #16
   34db0:	clz	r3, r3
   34db4:	lsr	r3, r3, #5
   34db8:	ands	r3, r3, r2, lsr #8
   34dbc:	bne	34f20 <fputs@plt+0x23db0>
   34dc0:	ldr	r3, [sp, #24]
   34dc4:	strh	sl, [r4, #24]
   34dc8:	str	r3, [r4, #36]	; 0x24
   34dcc:	ldrh	r3, [sp, #28]
   34dd0:	mov	r1, r4
   34dd4:	ldr	r0, [sp, #20]
   34dd8:	strh	r3, [r4, #40]	; 0x28
   34ddc:	ldr	r3, [sp, #28]
   34de0:	add	r2, r3, #1
   34de4:	bl	200c8 <fputs@plt+0xef58>
   34de8:	subs	r6, r0, #0
   34dec:	beq	34f28 <fputs@plt+0x23db8>
   34df0:	mov	r7, #0
   34df4:	ldrd	r2, [sp, #56]	; 0x38
   34df8:	strh	sl, [r4, #24]
   34dfc:	strd	r2, [r4]
   34e00:	ldrh	r3, [sp, #52]	; 0x34
   34e04:	strh	r3, [r4, #42]	; 0x2a
   34e08:	ldr	r3, [sp, #24]
   34e0c:	str	r3, [r4, #36]	; 0x24
   34e10:	ldrh	r3, [sp, #32]
   34e14:	strh	r3, [r4, #22]
   34e18:	ldrh	r3, [sp, #28]
   34e1c:	strh	r3, [r4, #40]	; 0x28
   34e20:	ldr	r3, [sp, #52]	; 0x34
   34e24:	cmp	sl, r3
   34e28:	bne	34f0c <fputs@plt+0x23d9c>
   34e2c:	ldrh	r3, [r5, #50]	; 0x32
   34e30:	add	r6, sl, #1
   34e34:	cmp	r6, r3
   34e38:	bge	34f0c <fputs@plt+0x23d9c>
   34e3c:	ldrb	r3, [r5, #55]	; 0x37
   34e40:	tst	r3, #64	; 0x40
   34e44:	bne	34f0c <fputs@plt+0x23d9c>
   34e48:	ldr	r3, [r5, #8]
   34e4c:	lsl	r6, r6, #1
   34e50:	ldrsh	r3, [r3, r6]
   34e54:	cmp	r3, #41	; 0x29
   34e58:	ble	34f0c <fputs@plt+0x23d9c>
   34e5c:	ldr	r3, [sp, #28]
   34e60:	mov	r1, r4
   34e64:	add	r2, r3, #1
   34e68:	ldr	r0, [sp, #20]
   34e6c:	bl	200c8 <fputs@plt+0xef58>
   34e70:	subs	r7, r0, #0
   34e74:	bne	34f0c <fputs@plt+0x23d9c>
   34e78:	ldrh	r3, [r4, #24]
   34e7c:	ldr	r2, [r4, #48]	; 0x30
   34e80:	ldr	r0, [sp, #16]
   34e84:	add	r3, r3, #1
   34e88:	strh	r3, [r4, #24]
   34e8c:	ldrh	r3, [r4, #42]	; 0x2a
   34e90:	add	r3, r3, #1
   34e94:	strh	r3, [r4, #42]	; 0x2a
   34e98:	ldrh	r3, [r4, #40]	; 0x28
   34e9c:	add	r1, r3, #1
   34ea0:	strh	r1, [r4, #40]	; 0x28
   34ea4:	str	r7, [r2, r3, lsl #2]
   34ea8:	ldr	r3, [r4, #36]	; 0x24
   34eac:	ldr	r1, [sp, #36]	; 0x24
   34eb0:	orr	r3, r3, #32768	; 0x8000
   34eb4:	str	r3, [r4, #36]	; 0x24
   34eb8:	ldr	r3, [r5, #8]
   34ebc:	add	r2, r3, r6
   34ec0:	ldrh	r3, [r3, r6]
   34ec4:	ldrh	r2, [r2, #-2]
   34ec8:	sub	r2, r2, r3
   34ecc:	ldrh	r3, [r4, #22]
   34ed0:	uxth	r2, r2
   34ed4:	sub	r3, r3, r2
   34ed8:	strh	r3, [r4, #22]
   34edc:	ldr	r3, [sp, #48]	; 0x30
   34ee0:	add	r3, r3, #5
   34ee4:	add	r3, r2, r3
   34ee8:	mov	r2, r5
   34eec:	sxth	r3, r3
   34ef0:	bl	34c34 <fputs@plt+0x23ac4>
   34ef4:	ldrh	r3, [sp, #32]
   34ef8:	strh	sl, [r4, #24]
   34efc:	strh	sl, [r4, #42]	; 0x2a
   34f00:	strh	r3, [r4, #22]
   34f04:	ldr	r3, [sp, #24]
   34f08:	str	r3, [r4, #36]	; 0x24
   34f0c:	mov	r0, r7
   34f10:	add	sp, sp, #172	; 0xac
   34f14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34f18:	cmn	r3, #1
   34f1c:	bne	34d84 <fputs@plt+0x23c14>
   34f20:	mov	r7, #0
   34f24:	b	3513c <fputs@plt+0x23fcc>
   34f28:	ldrh	r1, [r4, #40]	; 0x28
   34f2c:	ldr	lr, [r4, #48]	; 0x30
   34f30:	add	r2, r1, #1
   34f34:	uxth	ip, r2
   34f38:	strh	ip, [r4, #40]	; 0x28
   34f3c:	ldrd	r2, [sp, #56]	; 0x38
   34f40:	str	r8, [lr, r1, lsl #2]
   34f44:	ldrd	r0, [r8, #32]
   34f48:	orr	r2, r2, r0
   34f4c:	orr	r3, r3, r1
   34f50:	mov	r0, r2
   34f54:	mov	r1, r3
   34f58:	ldrd	r2, [r4, #8]
   34f5c:	bic	r3, r1, r3
   34f60:	mov	r1, r3
   34f64:	bic	r2, r0, r2
   34f68:	ldr	r3, [sp, #12]
   34f6c:	mov	r0, r2
   34f70:	tst	r3, #1
   34f74:	strd	r0, [r4]
   34f78:	beq	3514c <fputs@plt+0x23fdc>
   34f7c:	ldr	r2, [r8]
   34f80:	ldr	r3, [r4, #36]	; 0x24
   34f84:	orr	r3, r3, #4
   34f88:	str	r3, [r4, #36]	; 0x24
   34f8c:	ldr	r3, [r2, #4]
   34f90:	tst	r3, #2048	; 0x800
   34f94:	movne	r6, #46	; 0x2e
   34f98:	bne	34fc4 <fputs@plt+0x23e54>
   34f9c:	ldr	r3, [r2, #20]
   34fa0:	cmp	r3, #0
   34fa4:	beq	34fc4 <fputs@plt+0x23e54>
   34fa8:	ldr	r6, [r3]
   34fac:	cmp	r6, #0
   34fb0:	beq	34fc4 <fputs@plt+0x23e54>
   34fb4:	mov	r0, r6
   34fb8:	asr	r1, r6, #31
   34fbc:	bl	15960 <fputs@plt+0x47f0>
   34fc0:	mov	r6, r0
   34fc4:	ldr	r3, [r4, #36]	; 0x24
   34fc8:	tst	r3, #2
   34fcc:	str	r3, [sp, #64]	; 0x40
   34fd0:	beq	35270 <fputs@plt+0x24100>
   34fd4:	ldrsh	r3, [r4, #22]
   34fd8:	cmp	r9, #0
   34fdc:	mov	r2, r3
   34fe0:	beq	34ff8 <fputs@plt+0x23e88>
   34fe4:	ldrsh	r1, [r9, #16]
   34fe8:	cmp	r1, #0
   34fec:	addle	r3, r1, r3
   34ff0:	subgt	r3, r3, #20
   34ff4:	sxth	r3, r3
   34ff8:	cmp	fp, #0
   34ffc:	beq	35034 <fputs@plt+0x23ec4>
   35000:	ldrsh	r1, [fp, #16]
   35004:	cmp	r1, #0
   35008:	addle	r3, r1, r3
   3500c:	subgt	r3, r3, #20
   35010:	cmp	r9, #0
   35014:	sxth	r3, r3
   35018:	beq	35034 <fputs@plt+0x23ec4>
   3501c:	ldrsh	r0, [r9, #16]
   35020:	cmp	r0, #0
   35024:	ble	35034 <fputs@plt+0x23ec4>
   35028:	cmp	r1, #0
   3502c:	subgt	r3, r3, #20
   35030:	sxthgt	r3, r3
   35034:	adds	r1, fp, #0
   35038:	movne	r1, #1
   3503c:	cmp	r9, #0
   35040:	addne	r1, r1, #1
   35044:	cmp	r3, #10
   35048:	sub	r2, r2, r1
   3504c:	movlt	r3, #10
   35050:	cmp	r3, r2
   35054:	movge	r3, r2
   35058:	strh	r3, [r4, #22]
   3505c:	ldr	r3, [sp, #36]	; 0x24
   35060:	ldrsh	r0, [r5, #48]	; 0x30
   35064:	ldrsh	r8, [r4, #22]
   35068:	ldr	r3, [r3, #16]
   3506c:	rsb	r0, r0, r0, lsl #4
   35070:	ldrsh	r1, [r3, #40]	; 0x28
   35074:	bl	70a94 <fputs@plt+0x5f924>
   35078:	uxth	r7, r8
   3507c:	add	r1, r7, #1
   35080:	add	r1, r0, r1
   35084:	ldr	r0, [sp, #68]	; 0x44
   35088:	sxth	r1, r1
   3508c:	bl	1b198 <fputs@plt+0xa028>
   35090:	ldr	r2, [sp, #64]	; 0x40
   35094:	tst	r2, #320	; 0x140
   35098:	strhne	r0, [r4, #20]
   3509c:	bne	350b0 <fputs@plt+0x23f40>
   350a0:	add	r1, r7, #16
   350a4:	sxth	r1, r1
   350a8:	bl	1b198 <fputs@plt+0xa028>
   350ac:	strh	r0, [r4, #20]
   350b0:	ldr	r3, [sp, #48]	; 0x30
   350b4:	ldr	r2, [sp, #40]	; 0x28
   350b8:	add	r6, r6, r3
   350bc:	ldrh	r3, [r4, #20]
   350c0:	uxth	r6, r6
   350c4:	add	r7, r7, r6
   350c8:	add	r3, r6, r3
   350cc:	strh	r3, [r4, #20]
   350d0:	ldr	r3, [sp, #16]
   350d4:	strh	r7, [r4, #22]
   350d8:	mov	r1, r4
   350dc:	ldr	r0, [r3, #4]
   350e0:	bl	1c5d4 <fputs@plt+0xb464>
   350e4:	mov	r1, r4
   350e8:	ldr	r0, [sp, #16]
   350ec:	bl	20144 <fputs@plt+0xefd4>
   350f0:	ldr	r3, [r4, #36]	; 0x24
   350f4:	ldr	r2, [sp, #32]
   350f8:	tst	r3, #2
   350fc:	movne	r8, r2
   35100:	tst	r3, #16
   35104:	strh	r8, [r4, #22]
   35108:	mov	r7, r0
   3510c:	bne	35134 <fputs@plt+0x23fc4>
   35110:	ldrh	r2, [r4, #24]
   35114:	ldrh	r3, [r5, #52]	; 0x34
   35118:	cmp	r2, r3
   3511c:	bcs	35134 <fputs@plt+0x23fc4>
   35120:	sxth	r3, r6
   35124:	mov	r2, r5
   35128:	ldr	r1, [sp, #36]	; 0x24
   3512c:	ldr	r0, [sp, #16]
   35130:	bl	34c34 <fputs@plt+0x23ac4>
   35134:	ldrh	r3, [sp, #32]
   35138:	strh	r3, [r4, #22]
   3513c:	add	r0, sp, #72	; 0x48
   35140:	bl	3487c <fputs@plt+0x2370c>
   35144:	mov	r8, r0
   35148:	b	34d30 <fputs@plt+0x23bc0>
   3514c:	ldr	r3, [sp, #12]
   35150:	tst	r3, #130	; 0x82
   35154:	beq	351c8 <fputs@plt+0x24058>
   35158:	ldr	r3, [r5, #4]
   3515c:	ldr	r2, [sp, #44]	; 0x2c
   35160:	ldrsh	r0, [r3, r2]
   35164:	ldr	r3, [r4, #36]	; 0x24
   35168:	cmn	r0, #1
   3516c:	orr	r1, r3, #1
   35170:	str	r1, [r4, #36]	; 0x24
   35174:	beq	351b8 <fputs@plt+0x24048>
   35178:	ldr	r1, [sp, #48]	; 0x30
   3517c:	cmp	r0, #0
   35180:	movle	r2, #0
   35184:	movgt	r2, #1
   35188:	cmp	r1, #0
   3518c:	movne	r2, #0
   35190:	cmp	r2, #0
   35194:	beq	34fc4 <fputs@plt+0x23e54>
   35198:	ldrh	r2, [r5, #50]	; 0x32
   3519c:	sub	r2, r2, #1
   351a0:	cmp	sl, r2
   351a4:	bne	34fc4 <fputs@plt+0x23e54>
   351a8:	ldrb	r2, [r5, #55]	; 0x37
   351ac:	tst	r2, #8
   351b0:	orreq	r3, r3, #65536	; 0x10000
   351b4:	beq	351bc <fputs@plt+0x2404c>
   351b8:	orr	r3, r3, #4096	; 0x1000
   351bc:	orr	r3, r3, #1
   351c0:	str	r3, [r4, #36]	; 0x24
   351c4:	b	34fc4 <fputs@plt+0x23e54>
   351c8:	ldr	r3, [sp, #12]
   351cc:	tst	r3, #256	; 0x100
   351d0:	ldrne	r3, [r4, #36]	; 0x24
   351d4:	orrne	r3, r3, #8
   351d8:	bne	351c0 <fputs@plt+0x24050>
   351dc:	ldr	r3, [sp, #12]
   351e0:	ldr	r1, [r4, #36]	; 0x24
   351e4:	tst	r3, #36	; 0x24
   351e8:	beq	3524c <fputs@plt+0x240dc>
   351ec:	ldrh	r3, [r8, #20]
   351f0:	orr	r1, r1, #34	; 0x22
   351f4:	str	r1, [r4, #36]	; 0x24
   351f8:	tst	r3, #256	; 0x100
   351fc:	moveq	r9, r8
   35200:	moveq	fp, r6
   35204:	beq	34fc4 <fputs@plt+0x23e54>
   35208:	add	r2, ip, #1
   3520c:	mov	r1, r4
   35210:	ldr	r0, [sp, #20]
   35214:	bl	200c8 <fputs@plt+0xef58>
   35218:	add	fp, r8, #48	; 0x30
   3521c:	subs	r6, r0, #0
   35220:	bne	34df0 <fputs@plt+0x23c80>
   35224:	ldrh	r3, [r4, #40]	; 0x28
   35228:	ldr	r2, [r4, #48]	; 0x30
   3522c:	mov	r9, r8
   35230:	add	r1, r3, #1
   35234:	strh	r1, [r4, #40]	; 0x28
   35238:	str	fp, [r2, r3, lsl #2]
   3523c:	ldr	r3, [r4, #36]	; 0x24
   35240:	orr	r3, r3, #16
   35244:	str	r3, [r4, #36]	; 0x24
   35248:	b	34fc4 <fputs@plt+0x23e54>
   3524c:	tst	r1, #32
   35250:	subne	r2, ip, #-1073741822	; 0xc0000002
   35254:	orr	r0, r1, #18
   35258:	str	r0, [r4, #36]	; 0x24
   3525c:	ldrne	r9, [lr, r2, lsl #2]
   35260:	movne	fp, r8
   35264:	moveq	fp, r8
   35268:	moveq	r9, r6
   3526c:	b	34fc4 <fputs@plt+0x23e54>
   35270:	ldrh	r3, [r4, #24]
   35274:	add	r3, r3, #1
   35278:	uxth	r3, r3
   3527c:	strh	r3, [r4, #24]
   35280:	ldrsh	r2, [r8, #16]
   35284:	cmp	r2, #0
   35288:	bgt	352ac <fputs@plt+0x2413c>
   3528c:	ldr	r1, [r5, #4]
   35290:	ldr	r0, [sp, #44]	; 0x2c
   35294:	ldrsh	r1, [r1, r0]
   35298:	cmp	r1, #0
   3529c:	ldrhge	r3, [r4, #22]
   352a0:	addge	r3, r3, r2
   352a4:	subge	r3, r3, r6
   352a8:	bge	35058 <fputs@plt+0x23ee8>
   352ac:	ldr	r2, [r5, #8]
   352b0:	lsl	r3, r3, #1
   352b4:	ldrh	r1, [r4, #22]
   352b8:	ldrh	r3, [r2, r3]!	; <UNPREDICTABLE>
   352bc:	add	r3, r3, r1
   352c0:	ldrh	r2, [r2, #-2]
   352c4:	sub	r3, r3, r2
   352c8:	ldr	r2, [sp, #12]
   352cc:	uxth	r3, r3
   352d0:	tst	r2, #256	; 0x100
   352d4:	addne	r3, r3, #10
   352d8:	b	35058 <fputs@plt+0x23ee8>
   352dc:			; <UNDEFINED> instruction: 0x000001bf
   352e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   352e4:	sub	sp, sp, #124	; 0x7c
   352e8:	ldr	r4, [r0, #12]
   352ec:	strd	r2, [sp, #32]
   352f0:	mvn	r3, #0
   352f4:	strh	r3, [sp, #58]	; 0x3a
   352f8:	ldr	r3, [r0]
   352fc:	mov	r7, r0
   35300:	str	r3, [sp, #8]
   35304:	ldr	sl, [r3, #4]
   35308:	add	r3, sl, #8
   3530c:	ldrb	sl, [r4, #16]
   35310:	add	sl, sl, sl, lsl #3
   35314:	add	sl, r3, sl, lsl #3
   35318:	ldr	r3, [r0, #4]
   3531c:	ldr	r6, [sl, #68]	; 0x44
   35320:	ldr	fp, [sl, #16]
   35324:	cmp	r6, #0
   35328:	str	r3, [sp, #12]
   3532c:	movne	r5, r6
   35330:	bne	353a8 <fputs@plt+0x24238>
   35334:	ldrb	r3, [fp, #42]	; 0x2a
   35338:	tst	r3, #32
   3533c:	ldrne	r5, [fp, #8]
   35340:	bne	353a8 <fputs@plt+0x24238>
   35344:	mov	r2, #56	; 0x38
   35348:	mov	r1, r6
   3534c:	add	r0, sp, #64	; 0x40
   35350:	bl	10f48 <memset@plt>
   35354:	mov	r3, #1
   35358:	strh	r3, [sp, #114]	; 0x72
   3535c:	strh	r3, [sp, #116]	; 0x74
   35360:	add	r3, sp, #58	; 0x3a
   35364:	str	r3, [sp, #68]	; 0x44
   35368:	add	r3, sp, #60	; 0x3c
   3536c:	str	r3, [sp, #72]	; 0x48
   35370:	mov	r3, #5
   35374:	strb	r3, [sp, #118]	; 0x76
   35378:	ldrh	r3, [fp, #40]	; 0x28
   3537c:	add	r5, sp, #64	; 0x40
   35380:	str	fp, [sp, #76]	; 0x4c
   35384:	strh	r3, [sp, #112]	; 0x70
   35388:	ldrh	r3, [fp, #38]	; 0x26
   3538c:	strh	r6, [sp, #62]	; 0x3e
   35390:	strh	r3, [sp, #60]	; 0x3c
   35394:	ldrb	r3, [sl, #37]	; 0x25
   35398:	tst	r3, #1
   3539c:	ldreq	r3, [sl, #16]
   353a0:	ldreq	r3, [r3, #8]
   353a4:	streq	r3, [sp, #84]	; 0x54
   353a8:	ldrsh	r3, [fp, #38]	; 0x26
   353ac:	cmp	r3, #10
   353b0:	str	r3, [sp, #4]
   353b4:	movle	r9, #0
   353b8:	ble	353d0 <fputs@plt+0x24260>
   353bc:	ldrsh	r0, [sp, #4]
   353c0:	asr	r1, r0, #31
   353c4:	bl	15960 <fputs@plt+0x47f0>
   353c8:	sub	r0, r0, #33	; 0x21
   353cc:	uxth	r9, r0
   353d0:	ldr	r0, [r7, #16]
   353d4:	cmp	r0, #0
   353d8:	beq	3552c <fputs@plt+0x243bc>
   353dc:	mov	r0, #0
   353e0:	mov	r3, #1
   353e4:	cmp	r5, #0
   353e8:	str	r3, [sp, #16]
   353ec:	clz	r3, r0
   353f0:	lsr	r3, r3, #5
   353f4:	moveq	r3, #0
   353f8:	cmp	r3, #0
   353fc:	beq	35524 <fputs@plt+0x243b4>
   35400:	ldr	r2, [r5, #36]	; 0x24
   35404:	cmp	r2, #0
   35408:	beq	35420 <fputs@plt+0x242b0>
   3540c:	ldr	r1, [sp, #12]
   35410:	ldr	r0, [sl, #44]	; 0x2c
   35414:	bl	1d808 <fputs@plt+0xc698>
   35418:	cmp	r0, #0
   3541c:	beq	35874 <fputs@plt+0x24704>
   35420:	ldr	r3, [r5, #8]
   35424:	mov	r6, #0
   35428:	ldrsh	r3, [r3]
   3542c:	strh	r6, [r4, #24]
   35430:	strb	r6, [r4, #17]
   35434:	str	r3, [sp, #4]
   35438:	ldrd	r2, [sp, #32]
   3543c:	str	r5, [r4, #28]
   35440:	strh	r6, [r4, #42]	; 0x2a
   35444:	strd	r2, [r4]
   35448:	ldrh	r3, [sp, #4]
   3544c:	strh	r6, [r4, #40]	; 0x28
   35450:	strh	r6, [r4, #18]
   35454:	strh	r3, [r4, #22]
   35458:	ldrb	r3, [r5, #55]	; 0x37
   3545c:	str	r3, [sp, #40]	; 0x28
   35460:	ands	r3, r3, #4
   35464:	str	r3, [sp, #20]
   35468:	bne	354a8 <fputs@plt+0x24338>
   3546c:	ldr	r3, [r7]
   35470:	ldr	r3, [r3, #8]
   35474:	cmp	r3, r6
   35478:	str	r3, [sp, #24]
   3547c:	beq	354a4 <fputs@plt+0x24334>
   35480:	ldr	r3, [sl, #44]	; 0x2c
   35484:	ldr	r9, [sp, #20]
   35488:	str	r3, [sp, #28]
   3548c:	ldr	r3, [sp, #24]
   35490:	ldr	r3, [r3]
   35494:	str	r3, [sp, #44]	; 0x2c
   35498:	ldr	r3, [sp, #44]	; 0x2c
   3549c:	cmp	r9, r3
   354a0:	blt	35688 <fputs@plt+0x24518>
   354a4:	mov	r6, #0
   354a8:	ldr	r3, [r5, #44]	; 0x2c
   354ac:	cmp	r3, #0
   354b0:	bgt	35774 <fputs@plt+0x24604>
   354b4:	mov	r3, #256	; 0x100
   354b8:	str	r3, [r4, #36]	; 0x24
   354bc:	cmp	r6, #0
   354c0:	ldr	r3, [sp, #16]
   354c4:	moveq	r3, #0
   354c8:	strb	r3, [r4, #17]
   354cc:	ldr	r3, [sp, #4]
   354d0:	add	r3, r3, #16
   354d4:	strh	r3, [r4, #20]
   354d8:	ldr	r2, [sp, #4]
   354dc:	mov	r1, r4
   354e0:	ldr	r0, [sp, #12]
   354e4:	bl	1c5d4 <fputs@plt+0xb464>
   354e8:	mov	r1, r4
   354ec:	mov	r0, r7
   354f0:	bl	20144 <fputs@plt+0xefd4>
   354f4:	ldrh	r3, [sp, #4]
   354f8:	strh	r3, [r4, #22]
   354fc:	cmp	r0, #0
   35500:	bne	35524 <fputs@plt+0x243b4>
   35504:	mov	r3, #0
   35508:	mov	r2, r5
   3550c:	mov	r1, sl
   35510:	mov	r0, r7
   35514:	bl	34c34 <fputs@plt+0x23ac4>
   35518:	ldr	r3, [sl, #68]	; 0x44
   3551c:	cmp	r3, #0
   35520:	beq	35874 <fputs@plt+0x24704>
   35524:	add	sp, sp, #124	; 0x7c
   35528:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3552c:	ldr	r3, [sp, #8]
   35530:	ldrh	r2, [r3, #36]	; 0x24
   35534:	ands	r2, r2, #128	; 0x80
   35538:	bne	353e0 <fputs@plt+0x24270>
   3553c:	ldr	r3, [r3]
   35540:	clz	r0, r6
   35544:	lsr	r0, r0, #5
   35548:	ldr	r3, [r3]
   3554c:	ldr	r3, [r3, #24]
   35550:	ands	r0, r0, r3, lsr #20
   35554:	beq	353e0 <fputs@plt+0x24270>
   35558:	ldrb	r3, [sl, #37]	; 0x25
   3555c:	ands	r0, r3, #1
   35560:	bne	353dc <fputs@plt+0x2426c>
   35564:	ldrb	r6, [fp, #42]	; 0x2a
   35568:	ands	r6, r6, #32
   3556c:	bne	353e0 <fputs@plt+0x24270>
   35570:	ands	r0, r3, #40	; 0x28
   35574:	movne	r0, r6
   35578:	bne	353e0 <fputs@plt+0x24270>
   3557c:	ldr	r3, [sp, #12]
   35580:	mov	r2, #48	; 0x30
   35584:	ldr	r8, [r3, #20]
   35588:	ldr	r3, [r3, #12]
   3558c:	mla	r3, r2, r3, r8
   35590:	str	r3, [sp, #16]
   35594:	ldr	r3, [sp, #4]
   35598:	add	r3, r9, r3
   3559c:	uxth	r6, r3
   355a0:	add	r3, r6, #4
   355a4:	str	r3, [sp, #4]
   355a8:	ldr	r2, [sp, #16]
   355ac:	clz	r3, r0
   355b0:	cmp	r8, r2
   355b4:	lsr	r3, r3, #5
   355b8:	movcs	r3, #0
   355bc:	cmp	r3, #0
   355c0:	beq	353e0 <fputs@plt+0x24270>
   355c4:	ldrd	r0, [r4, #8]
   355c8:	ldrd	r2, [r8, #32]
   355cc:	and	r2, r2, r0
   355d0:	and	r3, r3, r1
   355d4:	orrs	r1, r2, r3
   355d8:	beq	355e8 <fputs@plt+0x24478>
   355dc:	mov	r0, #0
   355e0:	add	r8, r8, #48	; 0x30
   355e4:	b	355a8 <fputs@plt+0x24438>
   355e8:	mov	r1, sl
   355ec:	mov	r0, r8
   355f0:	bl	1ce60 <fputs@plt+0xbcf0>
   355f4:	cmp	r0, #0
   355f8:	beq	355dc <fputs@plt+0x2446c>
   355fc:	mov	r3, #1
   35600:	strh	r3, [r4, #24]
   35604:	strh	r3, [r4, #40]	; 0x28
   35608:	ldr	r3, [r4, #48]	; 0x30
   3560c:	mov	r2, #0
   35610:	str	r2, [r4, #28]
   35614:	strh	r2, [r4, #42]	; 0x2a
   35618:	str	r8, [r3]
   3561c:	ldrh	r3, [sp, #4]
   35620:	strh	r3, [r4, #18]
   35624:	ldr	r3, [fp, #12]
   35628:	cmp	r3, r2
   3562c:	bne	35640 <fputs@plt+0x244d0>
   35630:	ldrb	r3, [fp, #42]	; 0x2a
   35634:	tst	r3, #2
   35638:	addeq	r3, r6, #28
   3563c:	strheq	r3, [r4, #18]
   35640:	mov	r1, #43	; 0x2b
   35644:	strh	r1, [r4, #22]
   35648:	sxth	r0, r9
   3564c:	bl	1b198 <fputs@plt+0xa028>
   35650:	mov	r3, #16384	; 0x4000
   35654:	str	r3, [r4, #36]	; 0x24
   35658:	ldrd	r2, [r8, #32]
   3565c:	strh	r0, [r4, #20]
   35660:	ldrd	r0, [sp, #32]
   35664:	orr	r0, r0, r2
   35668:	orr	r1, r1, r3
   3566c:	mov	r2, r0
   35670:	mov	r3, r1
   35674:	mov	r0, r7
   35678:	strd	r2, [r4]
   3567c:	mov	r1, r4
   35680:	bl	20144 <fputs@plt+0xefd4>
   35684:	b	355e0 <fputs@plt+0x24470>
   35688:	ldr	r3, [sp, #24]
   3568c:	ldr	r2, [r3, #4]
   35690:	mov	r3, #20
   35694:	mul	r3, r3, r9
   35698:	ldr	r0, [r2, r3]
   3569c:	bl	1714c <fputs@plt+0x5fdc>
   356a0:	ldrb	r3, [r0]
   356a4:	mov	r8, r0
   356a8:	cmp	r3, #152	; 0x98
   356ac:	bne	35700 <fputs@plt+0x24590>
   356b0:	ldr	r3, [r0, #28]
   356b4:	ldr	r2, [sp, #28]
   356b8:	cmp	r2, r3
   356bc:	bne	35700 <fputs@plt+0x24590>
   356c0:	ldrsh	r2, [r0, #32]
   356c4:	cmp	r2, #0
   356c8:	blt	3576c <fputs@plt+0x245fc>
   356cc:	ldrh	r1, [r5, #50]	; 0x32
   356d0:	mov	r3, #0
   356d4:	cmp	r3, r1
   356d8:	blt	356e4 <fputs@plt+0x24574>
   356dc:	add	r9, r9, #1
   356e0:	b	35498 <fputs@plt+0x24328>
   356e4:	ldr	ip, [r5, #4]
   356e8:	lsl	r0, r3, #1
   356ec:	ldrsh	r0, [ip, r0]
   356f0:	cmp	r0, r2
   356f4:	beq	3576c <fputs@plt+0x245fc>
   356f8:	add	r3, r3, #1
   356fc:	b	356d4 <fputs@plt+0x24564>
   35700:	ldr	r3, [r5, #40]	; 0x28
   35704:	cmp	r3, #0
   35708:	beq	356dc <fputs@plt+0x2456c>
   3570c:	ldrh	r2, [r5, #50]	; 0x32
   35710:	mov	r6, #0
   35714:	lsl	r2, r2, #1
   35718:	str	r2, [sp, #48]	; 0x30
   3571c:	ldr	r2, [sp, #48]	; 0x30
   35720:	cmp	r2, r6
   35724:	beq	356dc <fputs@plt+0x2456c>
   35728:	ldr	r2, [r5, #4]
   3572c:	ldrsh	r2, [r2, r6]
   35730:	cmn	r2, #2
   35734:	bne	35764 <fputs@plt+0x245f4>
   35738:	ldr	r0, [r3, #4]
   3573c:	str	r3, [sp, #52]	; 0x34
   35740:	mov	r3, #10
   35744:	ldr	r2, [sp, #28]
   35748:	mul	r1, r3, r6
   3574c:	ldr	r1, [r0, r1]
   35750:	mov	r0, r8
   35754:	bl	1d5a4 <fputs@plt+0xc434>
   35758:	ldr	r3, [sp, #52]	; 0x34
   3575c:	cmp	r0, #0
   35760:	beq	3576c <fputs@plt+0x245fc>
   35764:	add	r6, r6, #2
   35768:	b	3571c <fputs@plt+0x245ac>
   3576c:	mov	r6, #1
   35770:	b	354a8 <fputs@plt+0x24338>
   35774:	ldr	r3, [sp, #40]	; 0x28
   35778:	tst	r3, #32
   3577c:	beq	35834 <fputs@plt+0x246c4>
   35780:	mov	r8, #0
   35784:	mov	r9, #0
   35788:	mov	r3, #576	; 0x240
   3578c:	str	r3, [r4, #36]	; 0x24
   35790:	cmp	r6, #0
   35794:	bne	3585c <fputs@plt+0x246ec>
   35798:	ldrb	r3, [fp, #42]	; 0x2a
   3579c:	tst	r3, #32
   357a0:	bne	35800 <fputs@plt+0x24690>
   357a4:	ldr	r2, [sp, #20]
   357a8:	orr	r3, r8, r9
   357ac:	cmp	r2, #0
   357b0:	cmpeq	r3, #0
   357b4:	bne	35504 <fputs@plt+0x24394>
   357b8:	ldrsh	r2, [r5, #48]	; 0x30
   357bc:	ldrsh	r3, [fp, #40]	; 0x28
   357c0:	cmp	r2, r3
   357c4:	bge	35504 <fputs@plt+0x24394>
   357c8:	ldr	r3, [sp, #8]
   357cc:	ldrh	r3, [r3, #36]	; 0x24
   357d0:	tst	r3, #4
   357d4:	bne	35504 <fputs@plt+0x24394>
   357d8:	ldr	r3, [pc, #164]	; 35884 <fputs@plt+0x24714>
   357dc:	ldr	r3, [r3, #16]
   357e0:	cmp	r3, #0
   357e4:	beq	35504 <fputs@plt+0x24394>
   357e8:	ldr	r3, [sp, #8]
   357ec:	ldr	r3, [r3]
   357f0:	ldr	r3, [r3]
   357f4:	ldrh	r3, [r3, #64]	; 0x40
   357f8:	tst	r3, #64	; 0x40
   357fc:	bne	35504 <fputs@plt+0x24394>
   35800:	strb	r6, [r4, #17]
   35804:	ldrsh	r0, [r5, #48]	; 0x30
   35808:	ldrsh	r1, [fp, #40]	; 0x28
   3580c:	ldrh	r6, [sp, #4]
   35810:	rsb	r0, r0, r0, lsl #4
   35814:	bl	70a94 <fputs@plt+0x5f924>
   35818:	add	r3, r6, #1
   3581c:	add	r0, r0, r3
   35820:	orrs	r3, r8, r9
   35824:	sxth	r0, r0
   35828:	bne	35864 <fputs@plt+0x246f4>
   3582c:	strh	r0, [r4, #20]
   35830:	b	354d8 <fputs@plt+0x24368>
   35834:	mov	r0, r5
   35838:	bl	187c4 <fputs@plt+0x7654>
   3583c:	ldrd	r8, [sl, #56]	; 0x38
   35840:	bic	r8, r8, r0
   35844:	bic	r9, r9, r1
   35848:	orrs	r3, r8, r9
   3584c:	moveq	r3, #576	; 0x240
   35850:	movne	r3, #512	; 0x200
   35854:	str	r3, [r4, #36]	; 0x24
   35858:	b	35790 <fputs@plt+0x24620>
   3585c:	ldrb	r6, [sp, #16]
   35860:	b	35800 <fputs@plt+0x24690>
   35864:	add	r1, r6, #16
   35868:	sxth	r1, r1
   3586c:	bl	1b198 <fputs@plt+0xa028>
   35870:	b	3582c <fputs@plt+0x246bc>
   35874:	ldr	r3, [sp, #16]
   35878:	ldr	r5, [r5, #20]
   3587c:	add	r3, r3, #1
   35880:	b	353e4 <fputs@plt+0x24274>
   35884:	andeq	ip, r8, r0, lsr r1
   35888:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3588c:	sub	sp, sp, #668	; 0x29c
   35890:	ldm	r0, {r5, r9}
   35894:	strd	r2, [sp, #32]
   35898:	mov	r1, #48	; 0x30
   3589c:	ldr	r2, [r9, #12]
   358a0:	ldr	r3, [r9, #20]
   358a4:	ldr	fp, [r0, #12]
   358a8:	mla	r3, r1, r2, r3
   358ac:	add	sl, sp, #88	; 0x58
   358b0:	str	r0, [sp, #20]
   358b4:	mov	r2, #56	; 0x38
   358b8:	mov	r1, #0
   358bc:	mov	r0, sl
   358c0:	str	r3, [sp, #48]	; 0x30
   358c4:	bl	10f48 <memset@plt>
   358c8:	ldrb	r3, [fp, #16]
   358cc:	ldr	r2, [r5, #4]
   358d0:	ldr	r8, [r9, #20]
   358d4:	add	r2, r2, #8
   358d8:	add	r3, r3, r3, lsl #3
   358dc:	mov	r7, #0
   358e0:	add	r3, r2, r3, lsl #3
   358e4:	str	r3, [sp, #44]	; 0x2c
   358e8:	ldr	r3, [r3, #44]	; 0x2c
   358ec:	str	r3, [sp, #52]	; 0x34
   358f0:	ldr	r3, [sp, #48]	; 0x30
   358f4:	cmp	r8, r3
   358f8:	movcs	r3, #0
   358fc:	movcc	r3, #1
   35900:	cmp	r7, #0
   35904:	movne	r3, #0
   35908:	cmp	r3, #0
   3590c:	bne	3591c <fputs@plt+0x247ac>
   35910:	mov	r0, r7
   35914:	add	sp, sp, #668	; 0x29c
   35918:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3591c:	ldrh	r3, [r8, #18]
   35920:	tst	r3, #512	; 0x200
   35924:	bne	35934 <fputs@plt+0x247c4>
   35928:	mov	r7, #0
   3592c:	add	r8, r8, #48	; 0x30
   35930:	b	358f0 <fputs@plt+0x24780>
   35934:	ldr	ip, [r8, #12]
   35938:	add	r3, ip, #416	; 0x1a0
   3593c:	ldrd	r0, [r3, #-8]
   35940:	ldrd	r2, [fp, #8]
   35944:	and	r2, r2, r0
   35948:	and	r3, r3, r1
   3594c:	orrs	r3, r2, r3
   35950:	beq	35928 <fputs@plt+0x247b8>
   35954:	ldr	r3, [ip, #12]
   35958:	ldr	r6, [ip, #20]
   3595c:	mov	r2, #48	; 0x30
   35960:	ldr	lr, [sp, #20]
   35964:	mla	r3, r2, r3, r6
   35968:	add	ip, sp, #68	; 0x44
   3596c:	str	r3, [sp, #56]	; 0x38
   35970:	ldm	lr!, {r0, r1, r2, r3}
   35974:	mov	r7, #0
   35978:	stmia	ip!, {r0, r1, r2, r3}
   3597c:	add	r3, sp, #144	; 0x90
   35980:	str	r3, [sp, #84]	; 0x54
   35984:	mov	r3, #1
   35988:	str	r7, [sp, #76]	; 0x4c
   3598c:	str	r3, [sp, #8]
   35990:	ldr	r3, [sp, #56]	; 0x38
   35994:	cmp	r6, r3
   35998:	bcs	35a54 <fputs@plt+0x248e4>
   3599c:	ldrh	r3, [r6, #18]
   359a0:	tst	r3, #1024	; 0x400
   359a4:	ldrne	r3, [r6, #12]
   359a8:	bne	359e0 <fputs@plt+0x24870>
   359ac:	ldr	r3, [r6, #8]
   359b0:	ldr	r2, [sp, #52]	; 0x34
   359b4:	cmp	r2, r3
   359b8:	bne	35b10 <fputs@plt+0x249a0>
   359bc:	ldr	r3, [r9]
   359c0:	str	r9, [sp, #260]	; 0x104
   359c4:	str	r3, [sp, #256]	; 0x100
   359c8:	mov	r3, #72	; 0x48
   359cc:	strb	r3, [sp, #264]	; 0x108
   359d0:	mov	r3, #1
   359d4:	str	r3, [sp, #268]	; 0x10c
   359d8:	add	r3, sp, #256	; 0x100
   359dc:	str	r6, [sp, #276]	; 0x114
   359e0:	str	r3, [sp, #72]	; 0x48
   359e4:	mov	r3, #0
   359e8:	strh	r3, [sp, #144]	; 0x90
   359ec:	ldr	r3, [sp, #44]	; 0x2c
   359f0:	ldr	r3, [r3, #16]
   359f4:	ldrb	r3, [r3, #42]	; 0x2a
   359f8:	tst	r3, #16
   359fc:	beq	35ad8 <fputs@plt+0x24968>
   35a00:	add	r3, sp, #704	; 0x2c0
   35a04:	add	r0, sp, #68	; 0x44
   35a08:	ldrd	r2, [r3]
   35a0c:	strd	r2, [sp]
   35a10:	ldrd	r2, [sp, #32]
   35a14:	bl	32cc0 <fputs@plt+0x21b50>
   35a18:	cmp	r0, #0
   35a1c:	mov	r7, r0
   35a20:	bne	35a40 <fputs@plt+0x248d0>
   35a24:	add	r3, sp, #704	; 0x2c0
   35a28:	add	r0, sp, #68	; 0x44
   35a2c:	ldrd	r2, [r3]
   35a30:	strd	r2, [sp]
   35a34:	ldrd	r2, [sp, #32]
   35a38:	bl	35888 <fputs@plt+0x24718>
   35a3c:	mov	r7, r0
   35a40:	add	r5, sp, #144	; 0x90
   35a44:	ldrh	r2, [r5]
   35a48:	cmp	r2, #0
   35a4c:	bne	35ae8 <fputs@plt+0x24978>
   35a50:	strh	r2, [sl]
   35a54:	mov	r3, #1
   35a58:	strh	r3, [fp, #40]	; 0x28
   35a5c:	ldr	r3, [fp, #48]	; 0x30
   35a60:	add	r4, sp, #88	; 0x58
   35a64:	str	r8, [r3]
   35a68:	mov	r3, #8192	; 0x2000
   35a6c:	str	r3, [fp, #36]	; 0x24
   35a70:	mov	r3, #0
   35a74:	mov	r5, r3
   35a78:	strh	r3, [fp, #18]
   35a7c:	strb	r3, [fp, #17]
   35a80:	str	r3, [fp, #24]
   35a84:	str	r3, [fp, #28]
   35a88:	str	r3, [fp, #32]
   35a8c:	cmp	r7, #0
   35a90:	bne	3592c <fputs@plt+0x247bc>
   35a94:	ldrh	r3, [sl]
   35a98:	cmp	r5, r3
   35a9c:	bge	35928 <fputs@plt+0x247b8>
   35aa0:	ldrh	r3, [r4, #16]
   35aa4:	mov	r1, fp
   35aa8:	ldr	r0, [sp, #20]
   35aac:	add	r3, r3, #1
   35ab0:	strh	r3, [fp, #20]
   35ab4:	ldrsh	r3, [r4, #18]
   35ab8:	add	r5, r5, #1
   35abc:	add	r4, r4, #16
   35ac0:	strh	r3, [fp, #22]
   35ac4:	ldrd	r2, [r4, #-8]
   35ac8:	strd	r2, [fp]
   35acc:	bl	20144 <fputs@plt+0xefd4>
   35ad0:	mov	r7, r0
   35ad4:	b	35a8c <fputs@plt+0x2491c>
   35ad8:	ldrd	r2, [sp, #32]
   35adc:	add	r0, sp, #68	; 0x44
   35ae0:	bl	352e0 <fputs@plt+0x24170>
   35ae4:	b	35a18 <fputs@plt+0x248a8>
   35ae8:	ldr	r3, [sp, #8]
   35aec:	cmp	r3, #0
   35af0:	beq	35b18 <fputs@plt+0x249a8>
   35af4:	strh	r2, [sl]
   35af8:	add	r1, sp, #152	; 0x98
   35afc:	lsl	r2, r2, #4
   35b00:	add	r0, sp, #96	; 0x60
   35b04:	bl	10fe4 <memcpy@plt>
   35b08:	mov	r3, #0
   35b0c:	str	r3, [sp, #8]
   35b10:	add	r6, r6, #48	; 0x30
   35b14:	b	35990 <fputs@plt+0x24820>
   35b18:	ldrh	r3, [sl]
   35b1c:	add	r1, sp, #96	; 0x60
   35b20:	add	r0, sp, #208	; 0xd0
   35b24:	str	r3, [sp, #40]	; 0x28
   35b28:	ldrh	r3, [sp, #40]	; 0x28
   35b2c:	add	r4, sp, #200	; 0xc8
   35b30:	strh	r3, [sp, #200]	; 0xc8
   35b34:	ldr	r3, [sp, #40]	; 0x28
   35b38:	lsl	r2, r3, #4
   35b3c:	bl	10fe4 <memcpy@plt>
   35b40:	ldrh	r3, [sp, #8]
   35b44:	str	r4, [sp, #16]
   35b48:	str	r5, [sp, #60]	; 0x3c
   35b4c:	strh	r3, [sl]
   35b50:	ldr	r3, [sp, #8]
   35b54:	str	r3, [sp, #24]
   35b58:	ldr	r3, [sp, #24]
   35b5c:	ldr	r2, [sp, #40]	; 0x28
   35b60:	cmp	r3, r2
   35b64:	bge	35b10 <fputs@plt+0x249a0>
   35b68:	add	r3, sp, #144	; 0x90
   35b6c:	str	r3, [sp, #12]
   35b70:	ldr	r3, [sp, #8]
   35b74:	str	r3, [sp, #28]
   35b78:	b	35bf0 <fputs@plt+0x24a80>
   35b7c:	ldr	r3, [sp, #16]
   35b80:	ldr	r1, [sp, #12]
   35b84:	ldrd	r2, [r3, #8]
   35b88:	ldrd	r0, [r1, #8]
   35b8c:	orr	r5, r3, r1
   35b90:	ldr	r3, [sp, #12]
   35b94:	orr	r4, r2, r0
   35b98:	ldrsh	r1, [r3, #16]
   35b9c:	ldr	r3, [sp, #16]
   35ba0:	ldrsh	r0, [r3, #16]
   35ba4:	bl	1b198 <fputs@plt+0xa028>
   35ba8:	ldr	r3, [sp, #12]
   35bac:	ldrsh	r1, [r3, #18]
   35bb0:	ldr	r3, [sp, #16]
   35bb4:	mov	r2, r0
   35bb8:	ldrsh	r0, [r3, #18]
   35bbc:	bl	1b198 <fputs@plt+0xa028>
   35bc0:	mov	r3, r5
   35bc4:	str	r0, [sp, #4]
   35bc8:	str	r2, [sp]
   35bcc:	mov	r0, sl
   35bd0:	mov	r2, r4
   35bd4:	bl	183e8 <fputs@plt+0x7278>
   35bd8:	ldr	r3, [sp, #28]
   35bdc:	add	r3, r3, #1
   35be0:	str	r3, [sp, #28]
   35be4:	ldr	r3, [sp, #12]
   35be8:	add	r3, r3, #16
   35bec:	str	r3, [sp, #12]
   35bf0:	ldr	r3, [sp, #60]	; 0x3c
   35bf4:	ldr	r2, [sp, #28]
   35bf8:	ldrh	r3, [r3]
   35bfc:	cmp	r2, r3
   35c00:	blt	35b7c <fputs@plt+0x24a0c>
   35c04:	ldr	r3, [sp, #24]
   35c08:	add	r3, r3, #1
   35c0c:	str	r3, [sp, #24]
   35c10:	ldr	r3, [sp, #16]
   35c14:	add	r3, r3, #16
   35c18:	str	r3, [sp, #16]
   35c1c:	b	35b58 <fputs@plt+0x249e8>
   35c20:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   35c24:	mov	r8, r2
   35c28:	mov	r6, r3
   35c2c:	mov	r4, r1
   35c30:	mov	r5, r0
   35c34:	bl	34820 <fputs@plt+0x236b0>
   35c38:	mov	r7, r0
   35c3c:	mov	r0, r8
   35c40:	bl	17874 <fputs@plt+0x6704>
   35c44:	mov	r1, r0
   35c48:	mov	r0, r4
   35c4c:	bl	17908 <fputs@plt+0x6798>
   35c50:	mvn	r3, #3
   35c54:	ldr	r4, [sp, #52]	; 0x34
   35c58:	str	r3, [sp, #8]
   35c5c:	ldr	r3, [sp, #40]	; 0x28
   35c60:	ldr	r2, [sp, #44]	; 0x2c
   35c64:	str	r3, [sp]
   35c68:	mov	r1, r6
   35c6c:	ldr	r3, [sp, #48]	; 0x30
   35c70:	str	r7, [sp, #4]
   35c74:	orr	r4, r0, r4
   35c78:	ldr	r0, [r5, #8]
   35c7c:	bl	2902c <fputs@plt+0x17ebc>
   35c80:	uxtb	r4, r4
   35c84:	mov	r1, r4
   35c88:	mov	r6, r0
   35c8c:	ldr	r0, [r5, #8]
   35c90:	bl	1bd68 <fputs@plt+0xabf8>
   35c94:	mov	r0, r6
   35c98:	add	sp, sp, #16
   35c9c:	pop	{r4, r5, r6, r7, r8, pc}
   35ca0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35ca4:	sub	sp, sp, #44	; 0x2c
   35ca8:	ldr	sl, [r0]
   35cac:	ldrb	r5, [sl, #69]	; 0x45
   35cb0:	cmp	r5, #0
   35cb4:	bne	35d1c <fputs@plt+0x24bac>
   35cb8:	mov	r4, r2
   35cbc:	mov	r6, r1
   35cc0:	str	r0, [sp, #4]
   35cc4:	mov	r2, #32
   35cc8:	mov	r1, r5
   35ccc:	add	r0, sp, #8
   35cd0:	bl	10f48 <memset@plt>
   35cd4:	ldr	r3, [r4, #28]
   35cd8:	mov	r8, #0
   35cdc:	str	r3, [sp, #12]
   35ce0:	ldr	r3, [r4]
   35ce4:	ldr	r4, [r6, #4]
   35ce8:	mov	r9, #0
   35cec:	ldr	r3, [r3, #4]
   35cf0:	add	r4, r4, #14
   35cf4:	mov	fp, #65	; 0x41
   35cf8:	str	r3, [sp]
   35cfc:	ldrsh	r3, [r6, #34]	; 0x22
   35d00:	cmp	r5, r3
   35d04:	blt	35d24 <fputs@plt+0x24bb4>
   35d08:	lsl	r1, r9, #2
   35d0c:	lsl	r0, r8, #2
   35d10:	orr	r1, r1, r8, lsr #30
   35d14:	bl	15960 <fputs@plt+0x47f0>
   35d18:	strh	r0, [r6, #40]	; 0x28
   35d1c:	add	sp, sp, #44	; 0x2c
   35d20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35d24:	mov	r3, #20
   35d28:	ldr	r2, [sp]
   35d2c:	mul	r3, r3, r5
   35d30:	add	r0, sp, #8
   35d34:	ldr	r7, [r2, r3]
   35d38:	mov	r2, r4
   35d3c:	mov	r1, r7
   35d40:	bl	1cfd8 <fputs@plt+0xbe68>
   35d44:	ldrb	r0, [r4]
   35d48:	mov	r1, #0
   35d4c:	adds	r8, r8, r0
   35d50:	mov	r0, r7
   35d54:	adc	r9, r9, r1
   35d58:	bl	17874 <fputs@plt+0x6704>
   35d5c:	mov	r1, r7
   35d60:	cmp	r0, #0
   35d64:	strbne	r0, [r4, #-1]
   35d68:	strbeq	fp, [r4, #-1]
   35d6c:	ldr	r0, [sp, #4]
   35d70:	bl	346bc <fputs@plt+0x2354c>
   35d74:	cmp	r0, #0
   35d78:	beq	35d98 <fputs@plt+0x24c28>
   35d7c:	ldr	r3, [r4, #-6]
   35d80:	cmp	r3, #0
   35d84:	bne	35d98 <fputs@plt+0x24c28>
   35d88:	ldr	r1, [r0]
   35d8c:	mov	r0, sl
   35d90:	bl	20d6c <fputs@plt+0xfbfc>
   35d94:	str	r0, [r4, #-6]
   35d98:	add	r5, r5, #1
   35d9c:	add	r4, r4, #16
   35da0:	b	35cfc <fputs@plt+0x24b8c>
   35da4:	push	{r4, r5, r6, r7, r8, lr}
   35da8:	mov	r5, #0
   35dac:	ldr	r6, [r1, #28]
   35db0:	ldr	r3, [r1, #8]
   35db4:	ldr	r7, [r0]
   35db8:	add	r4, r6, #8
   35dbc:	orr	r3, r3, #64	; 0x40
   35dc0:	str	r3, [r1, #8]
   35dc4:	ldr	r3, [r6]
   35dc8:	cmp	r5, r3
   35dcc:	blt	35dd4 <fputs@plt+0x24c64>
   35dd0:	pop	{r4, r5, r6, r7, r8, pc}
   35dd4:	ldr	r1, [r4, #16]
   35dd8:	ldrb	r3, [r1, #42]	; 0x2a
   35ddc:	tst	r3, #2
   35de0:	beq	35df0 <fputs@plt+0x24c80>
   35de4:	ldr	r2, [r4, #20]
   35de8:	cmp	r2, #0
   35dec:	bne	35e00 <fputs@plt+0x24c90>
   35df0:	add	r5, r5, #1
   35df4:	add	r4, r4, #72	; 0x48
   35df8:	b	35dc4 <fputs@plt+0x24c54>
   35dfc:	mov	r2, r3
   35e00:	ldr	r3, [r2, #48]	; 0x30
   35e04:	cmp	r3, #0
   35e08:	bne	35dfc <fputs@plt+0x24c8c>
   35e0c:	mov	r0, r7
   35e10:	bl	35ca0 <fputs@plt+0x24b30>
   35e14:	b	35df0 <fputs@plt+0x24c80>
   35e18:	push	{r4, r5, r6, lr}
   35e1c:	mov	r5, r1
   35e20:	ldr	r1, [r1, #48]	; 0x30
   35e24:	mov	r6, r0
   35e28:	cmp	r1, #0
   35e2c:	mov	r4, r2
   35e30:	bne	35e4c <fputs@plt+0x24cdc>
   35e34:	ldr	r3, [r5]
   35e38:	ldr	r2, [r3]
   35e3c:	cmp	r4, r2
   35e40:	blt	35e5c <fputs@plt+0x24cec>
   35e44:	mov	r0, #0
   35e48:	pop	{r4, r5, r6, pc}
   35e4c:	bl	35e18 <fputs@plt+0x24ca8>
   35e50:	cmp	r0, #0
   35e54:	popne	{r4, r5, r6, pc}
   35e58:	b	35e34 <fputs@plt+0x24cc4>
   35e5c:	mov	r2, #20
   35e60:	ldr	r3, [r3, #4]
   35e64:	mul	r2, r2, r4
   35e68:	mov	r0, r6
   35e6c:	pop	{r4, r5, r6, lr}
   35e70:	ldr	r1, [r3, r2]
   35e74:	b	346bc <fputs@plt+0x2354c>
   35e78:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35e7c:	mov	r4, r2
   35e80:	ldr	r8, [r0]
   35e84:	ldr	r7, [r1]
   35e88:	mov	r9, r0
   35e8c:	mov	sl, r1
   35e90:	add	r2, r3, #1
   35e94:	sub	r1, r7, r4
   35e98:	mov	r0, r8
   35e9c:	bl	21970 <fputs@plt+0x10800>
   35ea0:	subs	r6, r0, #0
   35ea4:	beq	35ecc <fputs@plt+0x24d5c>
   35ea8:	mov	r5, #20
   35eac:	mov	fp, r4
   35eb0:	mul	r5, r5, r4
   35eb4:	add	r3, r5, #20
   35eb8:	ldr	r5, [sl, #4]
   35ebc:	add	sl, r6, #20
   35ec0:	add	r5, r5, r3
   35ec4:	cmp	r4, r7
   35ec8:	blt	35ed4 <fputs@plt+0x24d64>
   35ecc:	mov	r0, r6
   35ed0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35ed4:	ldr	r1, [r5, #-20]	; 0xffffffec
   35ed8:	mov	r0, r9
   35edc:	bl	346bc <fputs@plt+0x2354c>
   35ee0:	ldr	r2, [r6, #16]
   35ee4:	sub	r3, r4, fp
   35ee8:	add	r5, r5, #20
   35eec:	add	r4, r4, #1
   35ef0:	cmp	r0, #0
   35ef4:	ldreq	r0, [r8, #8]
   35ef8:	str	r0, [sl], #4
   35efc:	ldrb	r1, [r5, #-28]	; 0xffffffe4
   35f00:	strb	r1, [r2, r3]
   35f04:	b	35ec4 <fputs@plt+0x24d54>
   35f08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35f0c:	sub	sp, sp, #148	; 0x94
   35f10:	ldrh	ip, [sp, #184]	; 0xb8
   35f14:	str	ip, [sp, #96]	; 0x60
   35f18:	ldr	ip, [r0]
   35f1c:	ldr	ip, [ip]
   35f20:	str	ip, [sp, #52]	; 0x34
   35f24:	ldr	ip, [sp, #96]	; 0x60
   35f28:	cmp	ip, #0
   35f2c:	beq	35f4c <fputs@plt+0x24ddc>
   35f30:	ldr	ip, [sp, #52]	; 0x34
   35f34:	ldrh	ip, [ip, #64]	; 0x40
   35f38:	tst	ip, #128	; 0x80
   35f3c:	beq	35f4c <fputs@plt+0x24ddc>
   35f40:	mov	r0, #0
   35f44:	add	sp, sp, #148	; 0x94
   35f48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35f4c:	ldr	ip, [r1]
   35f50:	str	ip, [sp, #60]	; 0x3c
   35f54:	ldrh	ip, [sp, #60]	; 0x3c
   35f58:	cmp	ip, #63	; 0x3f
   35f5c:	bhi	35f40 <fputs@plt+0x24dd0>
   35f60:	str	r2, [sp, #140]	; 0x8c
   35f64:	str	r0, [sp, #44]	; 0x2c
   35f68:	mov	r2, ip
   35f6c:	mov	fp, r1
   35f70:	mov	r0, #1
   35f74:	mov	r1, #0
   35f78:	str	r3, [sp, #116]	; 0x74
   35f7c:	str	ip, [sp, #80]	; 0x50
   35f80:	bl	70cf0 <fputs@plt+0x5fb80>
   35f84:	mov	r5, #1
   35f88:	mov	r7, #0
   35f8c:	str	r7, [sp, #40]	; 0x28
   35f90:	subs	r2, r0, #1
   35f94:	sbc	r3, r1, #0
   35f98:	strd	r2, [sp, #64]	; 0x40
   35f9c:	mov	r3, #0
   35fa0:	mov	r2, #0
   35fa4:	strd	r2, [sp, #72]	; 0x48
   35fa8:	strd	r2, [sp, #88]	; 0x58
   35fac:	strd	r2, [sp, #16]
   35fb0:	ldr	r3, [sp, #116]	; 0x74
   35fb4:	and	r3, r3, #768	; 0x300
   35fb8:	str	r3, [sp, #136]	; 0x88
   35fbc:	ldrd	r2, [sp, #64]	; 0x40
   35fc0:	ldrd	r0, [sp, #16]
   35fc4:	cmp	r3, r1
   35fc8:	cmpeq	r2, r0
   35fcc:	movls	r3, #0
   35fd0:	andhi	r3, r5, #1
   35fd4:	cmp	r3, #0
   35fd8:	beq	36578 <fputs@plt+0x25408>
   35fdc:	ldr	r3, [sp, #40]	; 0x28
   35fe0:	ldr	r2, [sp, #96]	; 0x60
   35fe4:	cmp	r3, r2
   35fe8:	bgt	36040 <fputs@plt+0x24ed0>
   35fec:	ldr	r3, [sp, #40]	; 0x28
   35ff0:	cmp	r3, #0
   35ff4:	ldrdne	r0, [sp, #72]	; 0x48
   35ff8:	ldrdne	r2, [r7, #8]
   35ffc:	orrne	r0, r0, r2
   36000:	orrne	r1, r1, r3
   36004:	strdne	r0, [sp, #72]	; 0x48
   36008:	ldr	r3, [sp, #40]	; 0x28
   3600c:	ldr	r2, [sp, #96]	; 0x60
   36010:	cmp	r3, r2
   36014:	ldrlt	r3, [sp, #140]	; 0x8c
   36018:	ldrlt	r2, [sp, #40]	; 0x28
   3601c:	ldrge	r7, [sp, #188]	; 0xbc
   36020:	ldrlt	r3, [r3]
   36024:	ldrlt	r7, [r3, r2, lsl #2]
   36028:	ldr	r3, [r7, #36]	; 0x24
   3602c:	ands	r3, r3, #1024	; 0x400
   36030:	beq	3605c <fputs@plt+0x24eec>
   36034:	ldrsb	r3, [r7, #29]
   36038:	cmp	r3, #0
   3603c:	bne	3658c <fputs@plt+0x2541c>
   36040:	ldrd	r2, [sp, #64]	; 0x40
   36044:	ldrd	r0, [sp, #16]
   36048:	cmp	r3, r1
   3604c:	cmpeq	r2, r0
   36050:	beq	3658c <fputs@plt+0x2541c>
   36054:	mvn	r0, #0
   36058:	b	35f44 <fputs@plt+0x24dd4>
   3605c:	ldr	r2, [sp, #44]	; 0x2c
   36060:	mov	r0, #72	; 0x48
   36064:	ldrd	r8, [sp, #72]	; 0x48
   36068:	ldr	r1, [r2, #4]
   3606c:	ldrb	r2, [r7, #16]
   36070:	ldr	r6, [pc, #1524]	; 3666c <fputs@plt+0x254fc>
   36074:	mov	r5, #20
   36078:	mvn	r8, r8
   3607c:	mla	r2, r0, r2, r1
   36080:	mvn	r9, r9
   36084:	str	r3, [sp, #28]
   36088:	ldr	r2, [r2, #52]	; 0x34
   3608c:	str	r2, [sp, #56]	; 0x38
   36090:	ldr	r3, [sp, #80]	; 0x50
   36094:	ldr	r2, [sp, #28]
   36098:	cmp	r3, r2
   3609c:	bne	3615c <fputs@plt+0x24fec>
   360a0:	ldr	r3, [r7, #36]	; 0x24
   360a4:	ands	r4, r3, #4096	; 0x1000
   360a8:	bne	36448 <fputs@plt+0x252d8>
   360ac:	tst	r3, #256	; 0x100
   360b0:	bne	36280 <fputs@plt+0x25110>
   360b4:	ldr	r4, [r7, #28]
   360b8:	cmp	r4, #0
   360bc:	beq	35f40 <fputs@plt+0x24dd0>
   360c0:	ldrb	r3, [r4, #55]	; 0x37
   360c4:	tst	r3, #4
   360c8:	bne	35f40 <fputs@plt+0x24dd0>
   360cc:	ldrh	r3, [r4, #50]	; 0x32
   360d0:	ldrb	r5, [r4, #54]	; 0x36
   360d4:	str	r3, [sp, #104]	; 0x68
   360d8:	adds	r5, r5, #0
   360dc:	ldrh	r3, [r4, #52]	; 0x34
   360e0:	movne	r5, #1
   360e4:	str	r3, [sp, #108]	; 0x6c
   360e8:	ldr	r2, [sp, #40]	; 0x28
   360ec:	mov	r0, #1
   360f0:	mov	r1, #0
   360f4:	bl	70cf0 <fputs@plt+0x5fb80>
   360f8:	mov	r6, #0
   360fc:	str	r6, [sp, #48]	; 0x30
   36100:	str	r6, [sp, #100]	; 0x64
   36104:	str	r6, [sp, #84]	; 0x54
   36108:	strd	r0, [sp, #120]	; 0x78
   3610c:	ldr	r3, [sp, #108]	; 0x6c
   36110:	cmp	r6, r3
   36114:	bge	36434 <fputs@plt+0x252c4>
   36118:	ldrh	r2, [r7, #24]
   3611c:	cmp	r2, r6
   36120:	ble	36294 <fputs@plt+0x25124>
   36124:	ldrh	r3, [r7, #42]	; 0x2a
   36128:	cmp	r3, #0
   3612c:	bne	36294 <fputs@plt+0x25124>
   36130:	ldr	r3, [r7, #48]	; 0x30
   36134:	ldr	r3, [r3, r6, lsl #2]
   36138:	ldrh	r1, [r3, #18]
   3613c:	ldr	r3, [pc, #1320]	; 3666c <fputs@plt+0x254fc>
   36140:	and	r3, r3, r1
   36144:	cmp	r3, #0
   36148:	beq	36294 <fputs@plt+0x25124>
   3614c:	tst	r1, #256	; 0x100
   36150:	movne	r5, #0
   36154:	add	r6, r6, #1
   36158:	b	3610c <fputs@plt+0x24f9c>
   3615c:	ldr	r2, [sp, #28]
   36160:	ldrd	r0, [sp, #16]
   36164:	bl	70cd4 <fputs@plt+0x5fb64>
   36168:	mov	r1, #0
   3616c:	and	r0, r0, #1
   36170:	orrs	r3, r0, r1
   36174:	bne	36204 <fputs@plt+0x25094>
   36178:	ldr	r3, [sp, #28]
   3617c:	mul	r4, r5, r3
   36180:	ldr	r3, [fp, #4]
   36184:	ldr	r0, [r3, r4]
   36188:	bl	1714c <fputs@plt+0x5fdc>
   3618c:	ldrb	r3, [r0]
   36190:	mov	sl, r0
   36194:	cmp	r3, #152	; 0x98
   36198:	bne	36204 <fputs@plt+0x25094>
   3619c:	ldr	r3, [r0, #28]
   361a0:	ldr	r2, [sp, #56]	; 0x38
   361a4:	cmp	r2, r3
   361a8:	bne	36204 <fputs@plt+0x25094>
   361ac:	mov	r3, #0
   361b0:	ldrsh	r2, [r0, #32]
   361b4:	str	r3, [sp, #12]
   361b8:	ldr	r3, [sp, #44]	; 0x2c
   361bc:	str	r6, [sp, #8]
   361c0:	strd	r8, [sp]
   361c4:	ldr	r1, [sp, #56]	; 0x38
   361c8:	add	r0, r3, #328	; 0x148
   361cc:	bl	34bac <fputs@plt+0x23a3c>
   361d0:	subs	r2, r0, #0
   361d4:	beq	36204 <fputs@plt+0x25094>
   361d8:	ldrh	r3, [r2, #18]
   361dc:	tst	r3, #130	; 0x82
   361e0:	bne	36214 <fputs@plt+0x250a4>
   361e4:	ldr	r2, [sp, #28]
   361e8:	mov	r0, #1
   361ec:	mov	r1, #0
   361f0:	bl	70cf0 <fputs@plt+0x5fb80>
   361f4:	ldrd	r2, [sp, #16]
   361f8:	orr	r2, r2, r0
   361fc:	orr	r3, r3, r1
   36200:	strd	r2, [sp, #16]
   36204:	ldr	r3, [sp, #28]
   36208:	add	r3, r3, #1
   3620c:	str	r3, [sp, #28]
   36210:	b	36090 <fputs@plt+0x24f20>
   36214:	ldrsh	r3, [sl, #32]
   36218:	str	r2, [sp, #32]
   3621c:	cmp	r3, #0
   36220:	blt	361e4 <fputs@plt+0x25074>
   36224:	ldr	r3, [fp, #4]
   36228:	ldr	r1, [r3, r4]
   3622c:	ldr	r3, [sp, #44]	; 0x2c
   36230:	ldr	r0, [r3]
   36234:	bl	346bc <fputs@plt+0x2354c>
   36238:	ldr	r2, [sp, #32]
   3623c:	ldr	r1, [r2]
   36240:	cmp	r0, #0
   36244:	ldreq	r3, [sp, #52]	; 0x34
   36248:	ldreq	r0, [r3, #8]
   3624c:	ldr	r3, [sp, #44]	; 0x2c
   36250:	ldr	r4, [r0]
   36254:	ldr	r0, [r3]
   36258:	bl	346bc <fputs@plt+0x2354c>
   3625c:	cmp	r0, #0
   36260:	ldreq	r3, [sp, #52]	; 0x34
   36264:	ldreq	r0, [r3, #8]
   36268:	ldr	r1, [r0]
   3626c:	mov	r0, r4
   36270:	bl	14c44 <fputs@plt+0x3ad4>
   36274:	cmp	r0, #0
   36278:	beq	361e4 <fputs@plt+0x25074>
   3627c:	b	36204 <fputs@plt+0x25094>
   36280:	mov	r3, #1
   36284:	str	r3, [sp, #108]	; 0x6c
   36288:	str	r4, [sp, #104]	; 0x68
   3628c:	mov	r5, r3
   36290:	b	360e8 <fputs@plt+0x24f78>
   36294:	cmp	r4, #0
   36298:	mvneq	r8, #0
   3629c:	moveq	r9, r4
   362a0:	beq	362c8 <fputs@plt+0x25158>
   362a4:	ldr	r1, [r4, #4]
   362a8:	lsl	r3, r6, #1
   362ac:	ldrsh	r8, [r1, r3]
   362b0:	ldr	r1, [r4, #28]
   362b4:	ldrb	r9, [r1, r6]
   362b8:	ldr	r1, [r4, #12]
   362bc:	ldrsh	r1, [r1, #32]
   362c0:	cmp	r8, r1
   362c4:	mvneq	r8, #0
   362c8:	cmp	r8, #0
   362cc:	movlt	r1, #0
   362d0:	andge	r1, r5, #1
   362d4:	cmp	r1, #0
   362d8:	beq	36300 <fputs@plt+0x25190>
   362dc:	cmp	r2, r6
   362e0:	movgt	r5, #1
   362e4:	bgt	36300 <fputs@plt+0x25190>
   362e8:	ldr	r2, [r4, #12]
   362ec:	ldr	r2, [r2, #4]
   362f0:	add	r2, r2, r8, lsl #4
   362f4:	ldrb	r5, [r2, #12]
   362f8:	adds	r5, r5, #0
   362fc:	movne	r5, #1
   36300:	mov	r2, #20
   36304:	mul	r3, r2, r6
   36308:	str	r3, [sp, #132]	; 0x84
   3630c:	lsl	r3, r6, #2
   36310:	str	r3, [sp, #128]	; 0x80
   36314:	mov	r3, #0
   36318:	str	r3, [sp, #32]
   3631c:	ldr	r3, [sp, #28]
   36320:	ldr	r2, [sp, #32]
   36324:	cmp	r3, r2
   36328:	beq	36420 <fputs@plt+0x252b0>
   3632c:	ldr	r2, [sp, #32]
   36330:	ldrd	r0, [sp, #16]
   36334:	bl	70cd4 <fputs@plt+0x5fb64>
   36338:	mov	r1, #0
   3633c:	and	r0, r0, #1
   36340:	orrs	r3, r0, r1
   36344:	movne	r3, #1
   36348:	strne	r3, [sp, #112]	; 0x70
   3634c:	bne	36408 <fputs@plt+0x25298>
   36350:	ldr	r3, [sp, #32]
   36354:	mov	sl, #20
   36358:	ldr	r2, [fp, #4]
   3635c:	mul	sl, sl, r3
   36360:	ldr	r1, [r2, sl]
   36364:	mov	r0, r1
   36368:	bl	1714c <fputs@plt+0x5fdc>
   3636c:	ldr	r3, [sp, #136]	; 0x88
   36370:	adds	r3, r3, #0
   36374:	movne	r3, #1
   36378:	cmn	r8, #1
   3637c:	str	r3, [sp, #112]	; 0x70
   36380:	mov	r2, r0
   36384:	blt	363e8 <fputs@plt+0x25278>
   36388:	ldrb	r0, [r0]
   3638c:	cmp	r0, #152	; 0x98
   36390:	bne	36408 <fputs@plt+0x25298>
   36394:	ldr	r0, [r2, #28]
   36398:	ldr	r3, [sp, #56]	; 0x38
   3639c:	cmp	r3, r0
   363a0:	bne	36408 <fputs@plt+0x25298>
   363a4:	ldrsh	r2, [r2, #32]
   363a8:	cmp	r8, r2
   363ac:	bne	36408 <fputs@plt+0x25298>
   363b0:	cmp	r8, #0
   363b4:	blt	365f0 <fputs@plt+0x25480>
   363b8:	ldr	r3, [sp, #44]	; 0x2c
   363bc:	ldr	r0, [r3]
   363c0:	bl	346bc <fputs@plt+0x2354c>
   363c4:	ldr	r2, [r4, #32]
   363c8:	cmp	r0, #0
   363cc:	ldreq	r3, [sp, #52]	; 0x34
   363d0:	ldreq	r0, [r3, #8]
   363d4:	ldr	r3, [sp, #128]	; 0x80
   363d8:	ldr	r0, [r0]
   363dc:	ldr	r1, [r2, r3]
   363e0:	bl	14c44 <fputs@plt+0x3ad4>
   363e4:	b	36400 <fputs@plt+0x25290>
   363e8:	ldr	r2, [r4, #40]	; 0x28
   363ec:	ldr	r3, [sp, #132]	; 0x84
   363f0:	ldr	r1, [r2, #4]
   363f4:	ldr	r2, [sp, #56]	; 0x38
   363f8:	ldr	r1, [r1, r3]
   363fc:	bl	1d5a4 <fputs@plt+0xc434>
   36400:	cmp	r0, #0
   36404:	beq	365f0 <fputs@plt+0x25480>
   36408:	ldr	r3, [sp, #32]
   3640c:	add	r3, r3, #1
   36410:	str	r3, [sp, #32]
   36414:	ldr	r3, [sp, #112]	; 0x70
   36418:	cmp	r3, #0
   3641c:	bne	3631c <fputs@plt+0x251ac>
   36420:	cmp	r6, #0
   36424:	beq	36658 <fputs@plt+0x254e8>
   36428:	ldr	r3, [sp, #104]	; 0x68
   3642c:	cmp	r6, r3
   36430:	blt	36658 <fputs@plt+0x254e8>
   36434:	ldr	r3, [sp, #48]	; 0x30
   36438:	cmp	r3, #0
   3643c:	bne	36448 <fputs@plt+0x252d8>
   36440:	cmp	r5, #0
   36444:	beq	36488 <fputs@plt+0x25318>
   36448:	ldrd	r2, [r7, #8]
   3644c:	ldrd	r0, [sp, #88]	; 0x58
   36450:	mov	r4, #0
   36454:	mov	r5, #20
   36458:	orr	r1, r1, r3
   3645c:	ldr	r3, [sp, #44]	; 0x2c
   36460:	orr	r0, r0, r2
   36464:	add	r6, r3, #68	; 0x44
   36468:	mvn	r2, r0
   3646c:	mvn	r3, r1
   36470:	strd	r0, [sp, #88]	; 0x58
   36474:	strd	r2, [sp, #32]
   36478:	ldr	r3, [sp, #28]
   3647c:	cmp	r3, r4
   36480:	bne	364d8 <fputs@plt+0x25368>
   36484:	mov	r5, #1
   36488:	ldr	r3, [sp, #40]	; 0x28
   3648c:	add	r3, r3, #1
   36490:	str	r3, [sp, #40]	; 0x28
   36494:	b	35fbc <fputs@plt+0x24e4c>
   36498:	eor	r3, r9, r2
   3649c:	cmp	r9, r2
   364a0:	str	r3, [sp, #100]	; 0x64
   364a4:	beq	364cc <fputs@plt+0x2535c>
   364a8:	ldr	r3, [sp, #192]	; 0xc0
   364ac:	ldrd	r0, [r3]
   364b0:	ldrd	r2, [sp, #120]	; 0x78
   364b4:	orr	r3, r3, r1
   364b8:	mov	r1, r3
   364bc:	orr	r2, r2, r0
   364c0:	ldr	r3, [sp, #192]	; 0xc0
   364c4:	mov	r0, r2
   364c8:	strd	r0, [r3]
   364cc:	mov	r3, #1
   364d0:	str	r3, [sp, #84]	; 0x54
   364d4:	b	36624 <fputs@plt+0x254b4>
   364d8:	mov	r2, r4
   364dc:	ldrd	r0, [sp, #16]
   364e0:	bl	70cd4 <fputs@plt+0x5fb64>
   364e4:	mov	r1, #0
   364e8:	and	r0, r0, #1
   364ec:	orrs	r3, r0, r1
   364f0:	bne	36538 <fputs@plt+0x253c8>
   364f4:	mul	r3, r5, r4
   364f8:	ldr	r2, [fp, #4]
   364fc:	mov	r0, r6
   36500:	ldr	sl, [r2, r3]
   36504:	mov	r1, sl
   36508:	bl	1cc78 <fputs@plt+0xbb08>
   3650c:	mov	r8, r0
   36510:	mov	r9, r1
   36514:	orrs	r3, r8, r9
   36518:	beq	36540 <fputs@plt+0x253d0>
   3651c:	ldrd	r2, [sp, #32]
   36520:	and	r3, r3, r9
   36524:	and	r2, r2, r8
   36528:	mov	r8, r2
   3652c:	mov	r9, r3
   36530:	orrs	r3, r8, r9
   36534:	beq	36554 <fputs@plt+0x253e4>
   36538:	add	r4, r4, #1
   3653c:	b	36478 <fputs@plt+0x25308>
   36540:	mov	r0, sl
   36544:	bl	1c200 <fputs@plt+0xb090>
   36548:	cmp	r0, #0
   3654c:	beq	36538 <fputs@plt+0x253c8>
   36550:	b	3651c <fputs@plt+0x253ac>
   36554:	mov	r2, r4
   36558:	mov	r0, #1
   3655c:	mov	r1, #0
   36560:	bl	70cf0 <fputs@plt+0x5fb80>
   36564:	ldrd	r2, [sp, #16]
   36568:	orr	r2, r2, r0
   3656c:	orr	r3, r3, r1
   36570:	strd	r2, [sp, #16]
   36574:	b	36538 <fputs@plt+0x253c8>
   36578:	ldrd	r2, [sp, #64]	; 0x40
   3657c:	ldrd	r0, [sp, #16]
   36580:	cmp	r3, r1
   36584:	cmpeq	r2, r0
   36588:	bne	36594 <fputs@plt+0x25424>
   3658c:	ldrsb	r0, [sp, #60]	; 0x3c
   36590:	b	35f44 <fputs@plt+0x24dd4>
   36594:	cmp	r5, #0
   36598:	bne	36054 <fputs@plt+0x24ee4>
   3659c:	ldr	r3, [sp, #80]	; 0x50
   365a0:	mov	r6, #1
   365a4:	sub	r4, r3, #1
   365a8:	mov	r7, #0
   365ac:	cmp	r4, #0
   365b0:	ble	35f40 <fputs@plt+0x24dd0>
   365b4:	mov	r2, r4
   365b8:	mov	r0, r6
   365bc:	mov	r1, r7
   365c0:	bl	70cf0 <fputs@plt+0x5fb80>
   365c4:	ldrd	r2, [sp, #16]
   365c8:	subs	r0, r0, #1
   365cc:	sbc	r1, r1, #0
   365d0:	and	r3, r3, r1
   365d4:	and	r2, r2, r0
   365d8:	cmp	r1, r3
   365dc:	cmpeq	r0, r2
   365e0:	sxtbeq	r0, r4
   365e4:	beq	35f44 <fputs@plt+0x24dd4>
   365e8:	sub	r4, r4, #1
   365ec:	b	365ac <fputs@plt+0x2543c>
   365f0:	ldr	r3, [sp, #116]	; 0x74
   365f4:	tst	r3, #256	; 0x100
   365f8:	bne	36624 <fputs@plt+0x254b4>
   365fc:	ldr	r2, [fp, #4]
   36600:	ldr	r3, [sp, #84]	; 0x54
   36604:	add	sl, r2, sl
   36608:	cmp	r3, #0
   3660c:	ldrb	r2, [sl, #12]
   36610:	beq	36498 <fputs@plt+0x25328>
   36614:	ldr	r3, [sp, #100]	; 0x64
   36618:	eor	r9, r9, r3
   3661c:	cmp	r2, r9
   36620:	bne	36420 <fputs@plt+0x252b0>
   36624:	ldr	r3, [sp, #48]	; 0x30
   36628:	cmp	r8, #0
   3662c:	movlt	r3, #1
   36630:	ldr	r2, [sp, #32]
   36634:	mov	r0, #1
   36638:	mov	r1, #0
   3663c:	str	r3, [sp, #48]	; 0x30
   36640:	bl	70cf0 <fputs@plt+0x5fb80>
   36644:	ldrd	r2, [sp, #16]
   36648:	orr	r2, r2, r0
   3664c:	orr	r3, r3, r1
   36650:	strd	r2, [sp, #16]
   36654:	b	36154 <fputs@plt+0x24fe4>
   36658:	ldr	r3, [sp, #48]	; 0x30
   3665c:	cmp	r3, #0
   36660:	moveq	r5, r3
   36664:	beq	36488 <fputs@plt+0x25318>
   36668:	b	36448 <fputs@plt+0x252d8>
   3666c:	andeq	r0, r0, r2, lsl #3
   36670:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36674:	sub	sp, sp, #20
   36678:	ldr	r5, [r1, #44]	; 0x2c
   3667c:	mov	r2, #1
   36680:	mov	r6, r0
   36684:	ldr	r3, [r5]
   36688:	mov	fp, r1
   3668c:	str	r3, [sp]
   36690:	ldr	r3, [r0]
   36694:	str	r3, [sp, #4]
   36698:	ldr	r3, [sp]
   3669c:	ldr	r0, [sp, #4]
   366a0:	add	r1, r3, r2
   366a4:	bl	21970 <fputs@plt+0x10800>
   366a8:	subs	r9, r0, #0
   366ac:	addne	r3, r9, #20
   366b0:	strne	r3, [sp, #8]
   366b4:	movne	r4, #0
   366b8:	bne	3671c <fputs@plt+0x255ac>
   366bc:	mov	r0, r9
   366c0:	add	sp, sp, #20
   366c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   366c8:	mov	r3, #20
   366cc:	mul	r7, r3, r4
   366d0:	ldr	r3, [r5, #4]
   366d4:	add	r2, r3, r7
   366d8:	ldr	sl, [r3, r7]
   366dc:	ldr	r3, [sl, #4]
   366e0:	tst	r3, #256	; 0x100
   366e4:	beq	3672c <fputs@plt+0x255bc>
   366e8:	mov	r1, sl
   366ec:	mov	r0, r6
   366f0:	bl	346bc <fputs@plt+0x2354c>
   366f4:	mov	r8, r0
   366f8:	ldr	r3, [sp, #8]
   366fc:	str	r8, [r3], #4
   36700:	str	r3, [sp, #8]
   36704:	ldr	r3, [r5, #4]
   36708:	add	r7, r3, r7
   3670c:	ldr	r3, [r9, #16]
   36710:	ldrb	r2, [r7, #12]
   36714:	strb	r2, [r3, r4]
   36718:	add	r4, r4, #1
   3671c:	ldr	r3, [sp]
   36720:	cmp	r3, r4
   36724:	bgt	366c8 <fputs@plt+0x25558>
   36728:	b	366bc <fputs@plt+0x2554c>
   3672c:	ldrh	r2, [r2, #16]
   36730:	mov	r1, fp
   36734:	mov	r0, r6
   36738:	sub	r2, r2, #1
   3673c:	bl	35e18 <fputs@plt+0x24ca8>
   36740:	mov	r1, sl
   36744:	subs	r8, r0, #0
   36748:	mov	r0, r6
   3674c:	ldreq	r3, [sp, #4]
   36750:	ldreq	r8, [r3, #8]
   36754:	ldr	r3, [r5, #4]
   36758:	ldr	r2, [r8]
   3675c:	str	r3, [sp, #12]
   36760:	bl	1fe38 <fputs@plt+0xecc8>
   36764:	ldr	r3, [sp, #12]
   36768:	str	r0, [r3, r7]
   3676c:	b	366f8 <fputs@plt+0x25588>
   36770:	ldr	r3, [r0]
   36774:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   36778:	sub	sp, sp, #132	; 0x84
   3677c:	ldrb	fp, [r0, #43]	; 0x2b
   36780:	str	r3, [sp, #80]	; 0x50
   36784:	ldr	r3, [r3]
   36788:	cmp	fp, #1
   3678c:	str	r3, [sp, #84]	; 0x54
   36790:	mov	r4, r0
   36794:	str	r1, [sp, #48]	; 0x30
   36798:	movle	r3, #1
   3679c:	ble	367ac <fputs@plt+0x2563c>
   367a0:	cmp	fp, #2
   367a4:	moveq	r3, #5
   367a8:	movne	r3, #10
   367ac:	str	r3, [sp, #28]
   367b0:	ldr	r2, [sp, #48]	; 0x30
   367b4:	ldr	r3, [r4, #8]
   367b8:	ldr	r0, [sp, #84]	; 0x54
   367bc:	cmp	r2, #0
   367c0:	cmpne	r3, #0
   367c4:	moveq	r3, #0
   367c8:	ldrne	r3, [r3]
   367cc:	add	r2, fp, #8
   367d0:	str	r3, [sp, #20]
   367d4:	ldr	r3, [sp, #20]
   367d8:	lsl	r2, r2, #3
   367dc:	lsl	r6, r3, #1
   367e0:	ldr	r3, [sp, #28]
   367e4:	mla	r2, r3, r2, r6
   367e8:	asr	r3, r2, #31
   367ec:	bl	1f8dc <fputs@plt+0xe76c>
   367f0:	subs	r3, r0, #0
   367f4:	str	r3, [sp, #40]	; 0x28
   367f8:	moveq	r0, #7
   367fc:	beq	36cf0 <fputs@plt+0x25b80>
   36800:	ldr	r3, [sp, #28]
   36804:	mov	r2, #32
   36808:	mov	r1, #0
   3680c:	lsl	r7, r3, #5
   36810:	add	r5, r0, r7
   36814:	mov	r0, r5
   36818:	bl	10f48 <memset@plt>
   3681c:	lsl	r2, fp, #2
   36820:	str	r2, [sp, #64]	; 0x40
   36824:	ldr	r2, [sp, #28]
   36828:	add	r3, r5, r7
   3682c:	mov	r1, r3
   36830:	lsl	r7, r2, #1
   36834:	ldr	r2, [sp, #40]	; 0x28
   36838:	str	r1, [r2, #24]
   3683c:	ldr	r0, [sp, #64]	; 0x40
   36840:	add	r2, r2, #32
   36844:	cmp	r3, r2
   36848:	add	r1, r1, r0
   3684c:	bne	36838 <fputs@plt+0x256c8>
   36850:	mla	r7, r7, r0, r3
   36854:	ldr	r3, [sp, #20]
   36858:	mov	r2, r0
   3685c:	cmp	r3, #0
   36860:	ldreq	r3, [sp, #20]
   36864:	streq	r3, [sp, #76]	; 0x4c
   36868:	beq	36880 <fputs@plt+0x25710>
   3686c:	mov	r2, r6
   36870:	mov	r1, #0
   36874:	mov	r0, r7
   36878:	bl	10f48 <memset@plt>
   3687c:	str	r7, [sp, #76]	; 0x4c
   36880:	ldr	r3, [sp, #80]	; 0x50
   36884:	ldr	r3, [r3, #428]	; 0x1ac
   36888:	cmp	r3, #48	; 0x30
   3688c:	movcs	r3, #48	; 0x30
   36890:	strh	r3, [r5, #16]
   36894:	ldr	r3, [sp, #20]
   36898:	cmp	r3, #0
   3689c:	beq	368ac <fputs@plt+0x2573c>
   368a0:	cmp	fp, #0
   368a4:	mvnne	r3, #0
   368a8:	strb	r3, [r5, #22]
   368ac:	ldr	r3, [sp, #40]	; 0x28
   368b0:	mov	r7, #0
   368b4:	str	r3, [sp, #24]
   368b8:	mov	r3, #1
   368bc:	str	r3, [sp, #60]	; 0x3c
   368c0:	str	r7, [sp, #52]	; 0x34
   368c4:	str	r7, [sp, #72]	; 0x48
   368c8:	str	r7, [sp, #36]	; 0x24
   368cc:	ldr	r3, [sp, #36]	; 0x24
   368d0:	cmp	r3, fp
   368d4:	bge	36cc0 <fputs@plt+0x25b50>
   368d8:	lsl	r3, r3, #2
   368dc:	str	r3, [sp, #108]	; 0x6c
   368e0:	mov	r3, #0
   368e4:	str	r3, [sp, #56]	; 0x38
   368e8:	str	r3, [sp, #68]	; 0x44
   368ec:	ldr	r3, [sp, #48]	; 0x30
   368f0:	add	r9, r5, #24
   368f4:	sub	r3, r3, #50	; 0x32
   368f8:	str	r3, [sp, #112]	; 0x70
   368fc:	b	3691c <fputs@plt+0x257ac>
   36900:	ldr	r8, [r4, #16]
   36904:	cmp	r8, #0
   36908:	bne	36950 <fputs@plt+0x257e0>
   3690c:	ldr	r3, [sp, #68]	; 0x44
   36910:	add	r9, r9, #32
   36914:	add	r3, r3, #1
   36918:	str	r3, [sp, #68]	; 0x44
   3691c:	ldr	r3, [sp, #68]	; 0x44
   36920:	ldr	r2, [sp, #60]	; 0x3c
   36924:	cmp	r3, r2
   36928:	bne	36900 <fputs@plt+0x25790>
   3692c:	ldr	r3, [sp, #36]	; 0x24
   36930:	add	r3, r3, #1
   36934:	str	r3, [sp, #36]	; 0x24
   36938:	mov	r3, r5
   3693c:	ldr	r5, [sp, #24]
   36940:	str	r3, [sp, #24]
   36944:	ldr	r3, [sp, #56]	; 0x38
   36948:	str	r3, [sp, #60]	; 0x3c
   3694c:	b	368cc <fputs@plt+0x2575c>
   36950:	ldrsb	r3, [r9, #-2]
   36954:	mov	r2, #0
   36958:	str	r3, [sp, #32]
   3695c:	mov	r3, #0
   36960:	strd	r2, [sp, #120]	; 0x78
   36964:	ldrd	r2, [r9, #-24]	; 0xffffffe8
   36968:	strd	r2, [sp, #88]	; 0x58
   3696c:	ldrd	r0, [sp, #88]	; 0x58
   36970:	ldrd	r2, [r8]
   36974:	bic	r0, r2, r0
   36978:	bic	r1, r3, r1
   3697c:	mov	r2, r0
   36980:	mov	r3, r1
   36984:	orrs	r3, r2, r3
   36988:	bne	36b78 <fputs@plt+0x25a08>
   3698c:	ldrd	r2, [r8, #8]
   36990:	strd	r2, [sp, #96]	; 0x60
   36994:	ldrd	r0, [sp, #96]	; 0x60
   36998:	ldrd	r2, [sp, #88]	; 0x58
   3699c:	and	r2, r2, r0
   369a0:	and	r3, r3, r1
   369a4:	orrs	r3, r2, r3
   369a8:	bne	36b78 <fputs@plt+0x25a08>
   369ac:	ldr	r3, [r8, #36]	; 0x24
   369b0:	tst	r3, #16384	; 0x4000
   369b4:	beq	369c4 <fputs@plt+0x25854>
   369b8:	ldrsh	r3, [r9, #-8]
   369bc:	cmp	r3, #9
   369c0:	ble	36b78 <fputs@plt+0x25a08>
   369c4:	ldrh	r6, [r9, #-8]
   369c8:	ldrh	r1, [r8, #20]
   369cc:	ldrsh	r0, [r8, #18]
   369d0:	add	r1, r6, r1
   369d4:	sxth	r1, r1
   369d8:	bl	1b198 <fputs@plt+0xa028>
   369dc:	ldrsh	r1, [r9, #-4]
   369e0:	bl	1b198 <fputs@plt+0xa028>
   369e4:	ldrh	r3, [r8, #22]
   369e8:	add	r2, r6, r3
   369ec:	sxth	r3, r2
   369f0:	str	r3, [sp, #104]	; 0x68
   369f4:	ldrd	r2, [sp, #88]	; 0x58
   369f8:	str	r0, [sp, #44]	; 0x2c
   369fc:	ldrd	r0, [sp, #96]	; 0x60
   36a00:	orr	r3, r3, r1
   36a04:	orr	r2, r2, r0
   36a08:	strd	r2, [sp, #96]	; 0x60
   36a0c:	ldr	r3, [sp, #32]
   36a10:	cmp	r3, #0
   36a14:	bge	36a54 <fputs@plt+0x258e4>
   36a18:	add	r2, sp, #120	; 0x78
   36a1c:	str	r2, [sp, #8]
   36a20:	ldrh	r2, [sp, #36]	; 0x24
   36a24:	ldrh	r3, [r4, #36]	; 0x24
   36a28:	str	r8, [sp, #4]
   36a2c:	str	r2, [sp]
   36a30:	ldr	r1, [r4, #8]
   36a34:	mov	r2, r9
   36a38:	mov	r0, r4
   36a3c:	bl	35f08 <fputs@plt+0x24d98>
   36a40:	subs	r3, r0, #0
   36a44:	str	r3, [sp, #32]
   36a48:	bge	36a5c <fputs@plt+0x258ec>
   36a4c:	ldr	lr, [sp, #44]	; 0x2c
   36a50:	b	36b28 <fputs@plt+0x259b8>
   36a54:	ldrd	r2, [r9, #-16]
   36a58:	strd	r2, [sp, #120]	; 0x78
   36a5c:	ldr	r3, [sp, #20]
   36a60:	ldr	r2, [sp, #32]
   36a64:	cmp	r3, r2
   36a68:	ble	36a4c <fputs@plt+0x258dc>
   36a6c:	ldrsh	r3, [sp, #32]
   36a70:	ldr	r2, [sp, #76]	; 0x4c
   36a74:	lsl	r3, r3, #1
   36a78:	add	r2, r2, r3
   36a7c:	str	r2, [sp, #88]	; 0x58
   36a80:	ldr	r2, [sp, #76]	; 0x4c
   36a84:	ldrsh	r6, [r2, r3]
   36a88:	cmp	r6, #0
   36a8c:	bne	36b14 <fputs@plt+0x259a4>
   36a90:	ldr	r2, [sp, #32]
   36a94:	ldr	r3, [sp, #20]
   36a98:	ldrsh	sl, [r4, #34]	; 0x22
   36a9c:	sub	r0, r3, r2
   36aa0:	mov	r1, r3
   36aa4:	mov	r3, #100	; 0x64
   36aa8:	mul	r0, r3, r0
   36aac:	bl	70a94 <fputs@plt+0x5f924>
   36ab0:	asr	r1, r0, #31
   36ab4:	bl	15960 <fputs@plt+0x47f0>
   36ab8:	ldr	r2, [sp, #48]	; 0x30
   36abc:	ldrh	r1, [r4, #36]	; 0x24
   36ac0:	cmp	r2, sl
   36ac4:	movle	r2, #0
   36ac8:	movgt	r2, #1
   36acc:	ands	r2, r2, r1, lsr #14
   36ad0:	ldr	r3, [sp, #112]	; 0x70
   36ad4:	ldr	r2, [sp, #48]	; 0x30
   36ad8:	moveq	sl, r2
   36adc:	cmp	sl, #10
   36ae0:	add	r0, r3, r0
   36ae4:	uxth	r3, r0
   36ae8:	ble	36b08 <fputs@plt+0x25998>
   36aec:	sxth	r0, sl
   36af0:	str	r3, [sp, #116]	; 0x74
   36af4:	asr	r1, r0, #31
   36af8:	bl	15960 <fputs@plt+0x47f0>
   36afc:	ldr	r3, [sp, #116]	; 0x74
   36b00:	sub	r6, r0, #33	; 0x21
   36b04:	uxth	r6, r6
   36b08:	add	r6, r6, r3
   36b0c:	ldr	r3, [sp, #88]	; 0x58
   36b10:	strh	r6, [r3]
   36b14:	ldr	r3, [sp, #88]	; 0x58
   36b18:	ldr	r0, [sp, #44]	; 0x2c
   36b1c:	ldrsh	r1, [r3]
   36b20:	bl	1b198 <fputs@plt+0xa028>
   36b24:	mov	lr, r0
   36b28:	ldr	sl, [sp, #24]
   36b2c:	mov	ip, #0
   36b30:	ldr	r3, [sp, #56]	; 0x38
   36b34:	cmp	ip, r3
   36b38:	bne	36b80 <fputs@plt+0x25a10>
   36b3c:	ldr	r3, [sp, #28]
   36b40:	cmp	ip, r3
   36b44:	blt	36bb4 <fputs@plt+0x25a44>
   36b48:	ldr	r3, [sp, #52]	; 0x34
   36b4c:	cmp	r3, lr
   36b50:	blt	36b78 <fputs@plt+0x25a08>
   36b54:	ldr	r2, [sp, #44]	; 0x2c
   36b58:	moveq	r3, #1
   36b5c:	movne	r3, #0
   36b60:	cmp	r7, r2
   36b64:	movgt	r3, #0
   36b68:	andle	r3, r3, #1
   36b6c:	cmp	r3, #0
   36b70:	ldreq	sl, [sp, #72]	; 0x48
   36b74:	beq	36bbc <fputs@plt+0x25a4c>
   36b78:	ldr	r8, [r8, #52]	; 0x34
   36b7c:	b	36904 <fputs@plt+0x25794>
   36b80:	ldrd	r2, [sl]
   36b84:	ldrd	r0, [sp, #96]	; 0x60
   36b88:	cmp	r1, r3
   36b8c:	cmpeq	r0, r2
   36b90:	bne	36ba8 <fputs@plt+0x25a38>
   36b94:	ldrb	r3, [sl, #22]
   36b98:	ldr	r2, [sp, #32]
   36b9c:	eor	r3, r3, r2
   36ba0:	tst	r3, #128	; 0x80
   36ba4:	beq	36c9c <fputs@plt+0x25b2c>
   36ba8:	add	ip, ip, #1
   36bac:	add	sl, sl, #32
   36bb0:	b	36b30 <fputs@plt+0x259c0>
   36bb4:	mov	sl, ip
   36bb8:	add	ip, ip, #1
   36bbc:	ldr	r3, [sp, #24]
   36bc0:	str	ip, [sp, #56]	; 0x38
   36bc4:	add	sl, r3, sl, lsl #5
   36bc8:	ldrd	r2, [r8, #8]
   36bcc:	ldrd	r0, [r9, #-24]	; 0xffffffe8
   36bd0:	orr	r0, r0, r2
   36bd4:	orr	r1, r1, r3
   36bd8:	mov	r2, r0
   36bdc:	mov	r3, r1
   36be0:	ldr	r0, [sl, #24]
   36be4:	strd	r2, [sl]
   36be8:	ldrd	r2, [sp, #120]	; 0x78
   36bec:	strh	lr, [sl, #18]
   36bf0:	strd	r2, [sl, #8]
   36bf4:	ldrh	r3, [sp, #104]	; 0x68
   36bf8:	ldr	r2, [sp, #108]	; 0x6c
   36bfc:	strh	r3, [sl, #16]
   36c00:	ldrh	r3, [sp, #44]	; 0x2c
   36c04:	strh	r3, [sl, #20]
   36c08:	ldrb	r3, [sp, #32]
   36c0c:	strb	r3, [sl, #22]
   36c10:	ldr	r1, [r9]
   36c14:	bl	10fe4 <memcpy@plt>
   36c18:	ldr	r3, [sl, #24]
   36c1c:	ldr	r2, [sp, #108]	; 0x6c
   36c20:	str	r8, [r3, r2]
   36c24:	ldr	r3, [sp, #56]	; 0x38
   36c28:	ldr	r2, [sp, #28]
   36c2c:	cmp	r3, r2
   36c30:	blt	36b78 <fputs@plt+0x25a08>
   36c34:	ldr	r3, [sp, #24]
   36c38:	mov	r2, #0
   36c3c:	str	r2, [sp, #72]	; 0x48
   36c40:	ldrsh	r3, [r3, #18]
   36c44:	mov	r2, #1
   36c48:	str	r3, [sp, #52]	; 0x34
   36c4c:	ldr	r3, [sp, #24]
   36c50:	add	r3, r3, #32
   36c54:	ldrsh	r7, [r3, #-16]
   36c58:	ldr	r1, [sp, #28]
   36c5c:	cmp	r2, r1
   36c60:	beq	36b78 <fputs@plt+0x25a08>
   36c64:	ldrsh	r1, [r3, #18]
   36c68:	ldr	r0, [sp, #52]	; 0x34
   36c6c:	cmp	r0, r1
   36c70:	blt	36c84 <fputs@plt+0x25b14>
   36c74:	bne	36c90 <fputs@plt+0x25b20>
   36c78:	ldrsh	r0, [r3, #20]
   36c7c:	cmp	r0, r7
   36c80:	ble	36c90 <fputs@plt+0x25b20>
   36c84:	ldrsh	r7, [r3, #20]
   36c88:	str	r1, [sp, #52]	; 0x34
   36c8c:	str	r2, [sp, #72]	; 0x48
   36c90:	add	r2, r2, #1
   36c94:	add	r3, r3, #32
   36c98:	b	36c58 <fputs@plt+0x25ae8>
   36c9c:	ldrsh	r3, [sl, #18]
   36ca0:	cmp	lr, r3
   36ca4:	bgt	36b78 <fputs@plt+0x25a08>
   36ca8:	bne	36bc8 <fputs@plt+0x25a58>
   36cac:	ldrsh	r3, [sl, #16]
   36cb0:	ldr	r2, [sp, #104]	; 0x68
   36cb4:	cmp	r3, r2
   36cb8:	ble	36b78 <fputs@plt+0x25a08>
   36cbc:	b	36bc8 <fputs@plt+0x25a58>
   36cc0:	ldr	r3, [sp, #60]	; 0x3c
   36cc4:	cmp	r3, #0
   36cc8:	addne	r3, r5, #32
   36ccc:	movne	r2, #1
   36cd0:	bne	36d10 <fputs@plt+0x25ba0>
   36cd4:	ldr	r1, [pc, #496]	; 36ecc <fputs@plt+0x25d5c>
   36cd8:	ldr	r0, [sp, #80]	; 0x50
   36cdc:	bl	319cc <fputs@plt+0x2085c>
   36ce0:	ldr	r0, [sp, #84]	; 0x54
   36ce4:	ldr	r1, [sp, #40]	; 0x28
   36ce8:	bl	1e0ec <fputs@plt+0xcf7c>
   36cec:	mov	r0, #1
   36cf0:	add	sp, sp, #132	; 0x84
   36cf4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   36cf8:	ldrsh	r0, [r5, #18]
   36cfc:	ldrsh	r1, [r3, #18]
   36d00:	add	r2, r2, #1
   36d04:	cmp	r0, r1
   36d08:	movgt	r5, r3
   36d0c:	add	r3, r3, #32
   36d10:	ldr	r1, [sp, #60]	; 0x3c
   36d14:	cmp	r2, r1
   36d18:	bne	36cf8 <fputs@plt+0x25b88>
   36d1c:	add	r3, r4, #740	; 0x2e4
   36d20:	mov	r2, #0
   36d24:	mov	r0, #72	; 0x48
   36d28:	cmp	r2, fp
   36d2c:	add	r3, r3, #80	; 0x50
   36d30:	blt	36e88 <fputs@plt+0x25d18>
   36d34:	ldrh	r3, [r4, #36]	; 0x24
   36d38:	and	r3, r3, #1536	; 0x600
   36d3c:	cmp	r3, #1024	; 0x400
   36d40:	bne	36db4 <fputs@plt+0x25c44>
   36d44:	ldr	r2, [sp, #48]	; 0x30
   36d48:	ldrb	r1, [r4, #42]	; 0x2a
   36d4c:	cmp	r2, #0
   36d50:	clz	r3, r1
   36d54:	lsr	r3, r3, #5
   36d58:	moveq	r3, #0
   36d5c:	cmp	r3, #0
   36d60:	beq	36db4 <fputs@plt+0x25c44>
   36d64:	add	r3, sp, #120	; 0x78
   36d68:	str	r3, [sp, #8]
   36d6c:	ldr	r2, [sp, #64]	; 0x40
   36d70:	ldr	r3, [r5, #24]
   36d74:	ldr	r1, [r4, #12]
   36d78:	add	r3, r3, r2
   36d7c:	mov	r0, r4
   36d80:	ldr	r3, [r3, #-4]
   36d84:	add	r2, r5, #24
   36d88:	str	r3, [sp, #4]
   36d8c:	sub	r3, fp, #1
   36d90:	uxth	r3, r3
   36d94:	str	r3, [sp]
   36d98:	mov	r3, #512	; 0x200
   36d9c:	bl	35f08 <fputs@plt+0x24d98>
   36da0:	ldr	r3, [r4, #12]
   36da4:	ldr	r3, [r3]
   36da8:	cmp	r0, r3
   36dac:	moveq	r3, #2
   36db0:	strbeq	r3, [r4, #42]	; 0x2a
   36db4:	ldr	r1, [r4, #8]
   36db8:	cmp	r1, #0
   36dbc:	beq	36e6c <fputs@plt+0x25cfc>
   36dc0:	ldrh	r0, [r4, #36]	; 0x24
   36dc4:	ldrsb	r3, [r5, #22]
   36dc8:	ands	r2, r0, #512	; 0x200
   36dcc:	beq	36eb4 <fputs@plt+0x25d44>
   36dd0:	ldr	r2, [r1]
   36dd4:	cmp	r3, r2
   36dd8:	moveq	r3, #2
   36ddc:	strbeq	r3, [r4, #42]	; 0x2a
   36de0:	tst	r0, #2048	; 0x800
   36de4:	beq	36e6c <fputs@plt+0x25cfc>
   36de8:	ldrsb	r0, [r4, #38]	; 0x26
   36dec:	ldr	r2, [r1]
   36df0:	cmp	fp, #0
   36df4:	sub	r3, r0, r2
   36df8:	clz	r3, r3
   36dfc:	lsr	r3, r3, #5
   36e00:	moveq	r3, #0
   36e04:	cmp	r3, #0
   36e08:	beq	36e6c <fputs@plt+0x25cfc>
   36e0c:	add	r0, sp, #128	; 0x80
   36e10:	mov	r2, #0
   36e14:	mov	r3, #0
   36e18:	strd	r2, [r0, #-8]!
   36e1c:	ldr	r2, [sp, #64]	; 0x40
   36e20:	str	r0, [sp, #8]
   36e24:	ldr	r3, [r5, #24]
   36e28:	mov	r0, r4
   36e2c:	add	r3, r3, r2
   36e30:	add	r2, r5, #24
   36e34:	ldr	r3, [r3, #-4]
   36e38:	str	r3, [sp, #4]
   36e3c:	sub	r3, fp, #1
   36e40:	uxth	r3, r3
   36e44:	str	r3, [sp]
   36e48:	mov	r3, #0
   36e4c:	bl	35f08 <fputs@plt+0x24d98>
   36e50:	ldr	r3, [r4, #8]
   36e54:	ldr	r3, [r3]
   36e58:	cmp	r0, r3
   36e5c:	moveq	r3, #1
   36e60:	strbeq	r3, [r4, #39]	; 0x27
   36e64:	ldrdeq	r2, [sp, #120]	; 0x78
   36e68:	strdeq	r2, [r4, #24]
   36e6c:	ldrh	r3, [r5, #16]
   36e70:	ldr	r0, [sp, #84]	; 0x54
   36e74:	ldr	r1, [sp, #40]	; 0x28
   36e78:	strh	r3, [r4, #32]
   36e7c:	bl	1e0ec <fputs@plt+0xcf7c>
   36e80:	mov	r0, #0
   36e84:	b	36cf0 <fputs@plt+0x25b80>
   36e88:	ldr	r1, [r5, #24]
   36e8c:	ldr	r1, [r1, r2, lsl #2]
   36e90:	add	r2, r2, #1
   36e94:	str	r1, [r3, #-20]	; 0xffffffec
   36e98:	ldrb	r1, [r1, #16]
   36e9c:	strb	r1, [r3, #-40]	; 0xffffffd8
   36ea0:	ldr	ip, [r4, #4]
   36ea4:	mla	r1, r0, r1, ip
   36ea8:	ldr	r1, [r1, #52]	; 0x34
   36eac:	str	r1, [r3, #-80]	; 0xffffffb0
   36eb0:	b	36d28 <fputs@plt+0x25bb8>
   36eb4:	cmp	r3, #0
   36eb8:	strb	r3, [r4, #38]	; 0x26
   36ebc:	strblt	r2, [r4, #38]	; 0x26
   36ec0:	ldrd	r2, [r5, #8]
   36ec4:	strd	r2, [r4, #24]
   36ec8:	b	36de0 <fputs@plt+0x25c70>
   36ecc:			; <UNDEFINED> instruction: 0x000781b1
   36ed0:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   36ed4:	mov	r7, r3
   36ed8:	ldr	r3, [r1, #4]
   36edc:	mov	r5, r2
   36ee0:	tst	r3, #1024	; 0x400
   36ee4:	ldr	r6, [r0, #8]
   36ee8:	beq	36f10 <fputs@plt+0x25da0>
   36eec:	ldr	r2, [r1, #8]
   36ef0:	cmp	r5, #0
   36ef4:	rsbne	r2, r2, #0
   36ef8:	mov	r3, r7
   36efc:	mov	r1, #22
   36f00:	mov	r0, r6
   36f04:	bl	29404 <fputs@plt+0x18294>
   36f08:	add	sp, sp, #16
   36f0c:	pop	{r4, r5, r6, r7, r8, pc}
   36f10:	ldr	r4, [r1, #8]
   36f14:	mov	r8, r0
   36f18:	add	r1, sp, #8
   36f1c:	mov	r0, r4
   36f20:	bl	1d3fc <fputs@plt+0xc28c>
   36f24:	cmp	r0, #0
   36f28:	beq	36f74 <fputs@plt+0x25e04>
   36f2c:	cmp	r5, #0
   36f30:	sub	r0, r0, #2
   36f34:	clz	r0, r0
   36f38:	lsr	r0, r0, #5
   36f3c:	moveq	r0, #0
   36f40:	cmp	r0, #0
   36f44:	bne	36fac <fputs@plt+0x25e3c>
   36f48:	mov	r2, #2
   36f4c:	ldr	r1, [pc, #124]	; 36fd0 <fputs@plt+0x25e60>
   36f50:	mov	r0, r4
   36f54:	bl	25a20 <fputs@plt+0x148b0>
   36f58:	cmp	r0, #0
   36f5c:	bne	36fb8 <fputs@plt+0x25e48>
   36f60:	mov	r2, r4
   36f64:	ldr	r1, [pc, #104]	; 36fd4 <fputs@plt+0x25e64>
   36f68:	mov	r0, r8
   36f6c:	bl	319cc <fputs@plt+0x2085c>
   36f70:	b	36f08 <fputs@plt+0x25d98>
   36f74:	cmp	r5, #0
   36f78:	beq	36f8c <fputs@plt+0x25e1c>
   36f7c:	ldrd	r2, [sp, #8]
   36f80:	rsbs	r2, r2, #0
   36f84:	rsc	r3, r3, #0
   36f88:	strd	r2, [sp, #8]
   36f8c:	mvn	r3, #12
   36f90:	str	r3, [sp]
   36f94:	mov	r2, r7
   36f98:	add	r3, sp, #8
   36f9c:	mov	r1, #23
   36fa0:	mov	r0, r6
   36fa4:	bl	292d0 <fputs@plt+0x18160>
   36fa8:	b	36f08 <fputs@plt+0x25d98>
   36fac:	mov	r2, #0
   36fb0:	mov	r3, #-2147483648	; 0x80000000
   36fb4:	b	36f88 <fputs@plt+0x25e18>
   36fb8:	mov	r3, r7
   36fbc:	mov	r2, r5
   36fc0:	mov	r1, r4
   36fc4:	mov	r0, r6
   36fc8:	bl	29334 <fputs@plt+0x181c4>
   36fcc:	b	36f08 <fputs@plt+0x25d98>
   36fd0:	andeq	r8, r7, r3, asr #3
   36fd4:	andeq	r8, r7, r6, asr #3
   36fd8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   36fdc:	cmp	r1, #0
   36fe0:	ldr	sl, [sp, #32]
   36fe4:	ldr	r8, [sp, #36]	; 0x24
   36fe8:	ldr	r6, [sp, #40]	; 0x28
   36fec:	ldr	r7, [sp, #44]	; 0x2c
   36ff0:	ldr	r5, [r0]
   36ff4:	bne	37048 <fputs@plt+0x25ed8>
   36ff8:	cmp	r7, #0
   36ffc:	cmpeq	r6, #0
   37000:	beq	37048 <fputs@plt+0x25ed8>
   37004:	ldr	r3, [pc, #156]	; 370a8 <fputs@plt+0x25f38>
   37008:	cmp	r6, #0
   3700c:	ldr	r2, [pc, #152]	; 370ac <fputs@plt+0x25f3c>
   37010:	ldr	r1, [pc, #152]	; 370b0 <fputs@plt+0x25f40>
   37014:	movne	r2, r3
   37018:	bl	319cc <fputs@plt+0x2085c>
   3701c:	mov	r1, r6
   37020:	mov	r0, r5
   37024:	bl	1eff8 <fputs@plt+0xde88>
   37028:	mov	r1, r7
   3702c:	mov	r0, r5
   37030:	bl	1e354 <fputs@plt+0xd1e4>
   37034:	mov	r1, r8
   37038:	mov	r0, r5
   3703c:	bl	1eff0 <fputs@plt+0xde80>
   37040:	mov	r9, #0
   37044:	b	370a0 <fputs@plt+0x25f30>
   37048:	mov	r0, r5
   3704c:	bl	2a050 <fputs@plt+0x18ee0>
   37050:	subs	r9, r0, #0
   37054:	beq	3701c <fputs@plt+0x25eac>
   37058:	ldr	r3, [r9]
   3705c:	cmp	r3, #0
   37060:	beq	3701c <fputs@plt+0x25eac>
   37064:	sub	r4, r3, #1
   37068:	ldr	r3, [sl, #4]
   3706c:	cmp	r3, #0
   37070:	beq	3708c <fputs@plt+0x25f1c>
   37074:	mov	r1, sl
   37078:	mov	r0, r5
   3707c:	bl	1f9d8 <fputs@plt+0xe868>
   37080:	mov	r3, #72	; 0x48
   37084:	mla	r3, r3, r4, r9
   37088:	str	r0, [r3, #20]
   3708c:	mov	r3, #72	; 0x48
   37090:	mla	r3, r3, r4, r9
   37094:	str	r8, [r3, #28]
   37098:	str	r6, [r3, #56]	; 0x38
   3709c:	str	r7, [r3, #60]	; 0x3c
   370a0:	mov	r0, r9
   370a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   370a8:	ldrdeq	r8, [r7], -r9
   370ac:	andeq	r8, r7, r1, lsl r2
   370b0:	andeq	r8, r7, r7, lsl r2
   370b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   370b8:	sub	sp, sp, #28
   370bc:	ldr	r4, [r1, #48]	; 0x30
   370c0:	cmp	r4, #0
   370c4:	beq	370d8 <fputs@plt+0x25f68>
   370c8:	ldr	r4, [r1, #44]	; 0x2c
   370cc:	cmp	r4, #0
   370d0:	movne	r3, r1
   370d4:	bne	370f8 <fputs@plt+0x25f88>
   370d8:	mov	r0, r4
   370dc:	add	sp, sp, #28
   370e0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   370e4:	ldr	r3, [r3, #48]	; 0x30
   370e8:	cmp	r3, #0
   370ec:	bne	370f8 <fputs@plt+0x25f88>
   370f0:	mov	r4, #0
   370f4:	b	370d8 <fputs@plt+0x25f68>
   370f8:	ldrb	r2, [r3, #4]
   370fc:	cmp	r2, #119	; 0x77
   37100:	cmpne	r2, #116	; 0x74
   37104:	beq	370e4 <fputs@plt+0x25f74>
   37108:	ldr	r3, [r4]
   3710c:	ldr	ip, [r4, #4]
   37110:	mov	lr, #20
   37114:	sub	r2, r3, #1
   37118:	mla	r3, lr, r3, ip
   3711c:	b	37134 <fputs@plt+0x25fc4>
   37120:	ldr	ip, [r3, #-20]!	; 0xffffffec
   37124:	ldr	ip, [ip, #4]
   37128:	tst	ip, #256	; 0x100
   3712c:	bne	371c0 <fputs@plt+0x26050>
   37130:	sub	r2, r2, #1
   37134:	cmp	r2, #0
   37138:	bge	37120 <fputs@plt+0x25fb0>
   3713c:	b	370f0 <fputs@plt+0x25f80>
   37140:	mov	r2, #68	; 0x44
   37144:	mov	r1, r5
   37148:	mov	r0, r6
   3714c:	bl	10fe4 <memcpy@plt>
   37150:	mov	r2, r4
   37154:	mov	r1, #158	; 0x9e
   37158:	str	r9, [r5, #28]
   3715c:	mov	r0, r8
   37160:	bl	1fdf8 <fputs@plt+0xec88>
   37164:	mov	r1, r4
   37168:	mov	r2, r0
   3716c:	ldr	r0, [r7]
   37170:	bl	2a544 <fputs@plt+0x193d4>
   37174:	mov	r3, #119	; 0x77
   37178:	strb	r3, [r5, #4]
   3717c:	ldr	r3, [r5, #8]
   37180:	str	r4, [r5, #32]
   37184:	bic	r3, r3, #128	; 0x80
   37188:	orr	r3, r3, #32768	; 0x8000
   3718c:	str	r0, [r5]
   37190:	str	r4, [r6, #36]	; 0x24
   37194:	str	r4, [r6, #40]	; 0x28
   37198:	str	r4, [r6, #44]	; 0x2c
   3719c:	str	r4, [r5, #48]	; 0x30
   371a0:	str	r3, [r5, #8]
   371a4:	ldr	r3, [r6, #48]	; 0x30
   371a8:	str	r4, [r5, #52]	; 0x34
   371ac:	str	r4, [r5, #64]	; 0x40
   371b0:	str	r6, [r3, #52]	; 0x34
   371b4:	str	r4, [r6, #56]	; 0x38
   371b8:	str	r4, [r6, #60]	; 0x3c
   371bc:	b	370d8 <fputs@plt+0x25f68>
   371c0:	ldr	r7, [r0]
   371c4:	mov	r2, #68	; 0x44
   371c8:	mov	r3, #0
   371cc:	ldr	r8, [r7]
   371d0:	mov	r5, r1
   371d4:	mov	r0, r8
   371d8:	bl	205a0 <fputs@plt+0xf430>
   371dc:	subs	r6, r0, #0
   371e0:	beq	37220 <fputs@plt+0x260b0>
   371e4:	mov	r4, #0
   371e8:	add	r3, sp, #16
   371ec:	str	r3, [sp]
   371f0:	str	r4, [sp, #12]
   371f4:	str	r4, [sp, #8]
   371f8:	str	r6, [sp, #4]
   371fc:	mov	r3, r4
   37200:	mov	r2, r4
   37204:	mov	r1, r4
   37208:	mov	r0, r7
   3720c:	str	r4, [sp, #16]
   37210:	str	r4, [sp, #20]
   37214:	bl	36fd8 <fputs@plt+0x25e68>
   37218:	subs	r9, r0, #0
   3721c:	bne	37140 <fputs@plt+0x25fd0>
   37220:	mov	r4, #2
   37224:	b	370d8 <fputs@plt+0x25f68>
   37228:	push	{r4, r5, r6, r7, r8, lr}
   3722c:	mov	r4, r0
   37230:	mov	r5, r2
   37234:	ldr	r0, [r0]
   37238:	mov	r2, #0
   3723c:	mov	r7, r3
   37240:	bl	2a544 <fputs@plt+0x193d4>
   37244:	ldr	r2, [sp, #24]
   37248:	cmn	r2, #1
   3724c:	cmpeq	r7, #0
   37250:	mov	r6, r0
   37254:	beq	3727c <fputs@plt+0x2610c>
   37258:	ldr	r3, [r4]
   3725c:	ldrb	r3, [r3, #149]	; 0x95
   37260:	cmp	r3, #0
   37264:	bne	3727c <fputs@plt+0x2610c>
   37268:	ldr	r3, [r5]
   3726c:	ldr	r2, [r5, #4]
   37270:	ldr	r1, [pc, #32]	; 37298 <fputs@plt+0x26128>
   37274:	mov	r0, r4
   37278:	bl	319cc <fputs@plt+0x2085c>
   3727c:	mov	r0, r4
   37280:	mov	r3, #1
   37284:	mov	r2, r5
   37288:	mov	r1, r6
   3728c:	bl	1fa98 <fputs@plt+0xe928>
   37290:	mov	r0, r6
   37294:	pop	{r4, r5, r6, r7, r8, pc}
   37298:	andeq	r8, r7, fp, lsr r2
   3729c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   372a0:	mov	r4, r1
   372a4:	ldr	r5, [r0]
   372a8:	mov	sl, r0
   372ac:	mov	r1, r2
   372b0:	mov	r0, r5
   372b4:	mov	r7, r3
   372b8:	bl	1f9d8 <fputs@plt+0xe868>
   372bc:	cmp	r0, #0
   372c0:	cmpne	r4, #0
   372c4:	mov	r6, r0
   372c8:	beq	37368 <fputs@plt+0x261f8>
   372cc:	ldr	fp, [pc, #216]	; 373ac <fputs@plt+0x2623c>
   372d0:	mov	r8, r4
   372d4:	mov	r9, #0
   372d8:	ldr	r2, [r4]
   372dc:	cmp	r9, r2
   372e0:	blt	37338 <fputs@plt+0x261c8>
   372e4:	ldr	r2, [r4]
   372e8:	mov	r1, r4
   372ec:	mov	r0, r5
   372f0:	lsl	r2, r2, #4
   372f4:	add	r2, r2, #24
   372f8:	asr	r3, r2, #31
   372fc:	bl	2745c <fputs@plt+0x162ec>
   37300:	ldrb	r1, [r5, #69]	; 0x45
   37304:	cmp	r1, #0
   37308:	beq	37384 <fputs@plt+0x26214>
   3730c:	mov	r1, r7
   37310:	mov	r0, r5
   37314:	bl	1f07c <fputs@plt+0xdf0c>
   37318:	ldr	r1, [sp, #40]	; 0x28
   3731c:	mov	r0, r5
   37320:	bl	1eff0 <fputs@plt+0xde80>
   37324:	mov	r0, r5
   37328:	mov	r1, r6
   3732c:	bl	1e0ec <fputs@plt+0xcf7c>
   37330:	mov	r0, r4
   37334:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37338:	ldr	r1, [r8, #8]
   3733c:	mov	r0, r6
   37340:	bl	14c44 <fputs@plt+0x3ad4>
   37344:	cmp	r0, #0
   37348:	bne	3735c <fputs@plt+0x261ec>
   3734c:	mov	r2, r6
   37350:	mov	r1, fp
   37354:	mov	r0, sl
   37358:	bl	319cc <fputs@plt+0x2085c>
   3735c:	add	r9, r9, #1
   37360:	add	r8, r8, #16
   37364:	b	372d8 <fputs@plt+0x26168>
   37368:	cmp	r4, #0
   3736c:	bne	372e4 <fputs@plt+0x26174>
   37370:	mov	r2, #24
   37374:	mov	r3, #0
   37378:	mov	r0, r5
   3737c:	bl	205a0 <fputs@plt+0xf430>
   37380:	b	37300 <fputs@plt+0x26190>
   37384:	ldr	r3, [r0]
   37388:	ldr	ip, [sp, #40]	; 0x28
   3738c:	add	r2, r0, r3, lsl #4
   37390:	add	r3, r3, #1
   37394:	str	ip, [r2, #16]
   37398:	str	r7, [r2, #12]
   3739c:	str	r6, [r2, #8]
   373a0:	str	r1, [r2, #20]
   373a4:	str	r3, [r0]
   373a8:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   373ac:	andeq	r8, r7, r1, ror #4
   373b0:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   373b4:	subs	r6, r2, #0
   373b8:	ldr	ip, [r0]
   373bc:	bne	373cc <fputs@plt+0x2625c>
   373c0:	mov	r0, #0
   373c4:	add	sp, sp, #8
   373c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   373cc:	ldrb	r2, [ip, #69]	; 0x45
   373d0:	cmp	r2, #0
   373d4:	bne	373c0 <fputs@plt+0x26250>
   373d8:	mov	r8, r3
   373dc:	ldr	lr, [r6]
   373e0:	ldr	r3, [ip, #100]	; 0x64
   373e4:	cmp	lr, r3
   373e8:	ble	37400 <fputs@plt+0x26290>
   373ec:	mov	r2, r8
   373f0:	ldr	r1, [pc, #132]	; 3747c <fputs@plt+0x2630c>
   373f4:	bl	319cc <fputs@plt+0x2085c>
   373f8:	mov	r0, #1
   373fc:	b	373c4 <fputs@plt+0x26254>
   37400:	ldr	r5, [r6, #4]
   37404:	ldr	r9, [r1]
   37408:	mov	r7, r0
   3740c:	add	r5, r5, #20
   37410:	mov	sl, r2
   37414:	ldr	r3, [r6]
   37418:	cmp	r2, r3
   3741c:	bge	373c0 <fputs@plt+0x26250>
   37420:	ldrh	r1, [r5, #-4]
   37424:	add	r4, r2, #1
   37428:	cmp	r1, #0
   3742c:	beq	37470 <fputs@plt+0x26300>
   37430:	ldr	r3, [r9]
   37434:	cmp	r1, r3
   37438:	ble	37458 <fputs@plt+0x262e8>
   3743c:	str	r3, [sp]
   37440:	mov	r2, r4
   37444:	mov	r3, r8
   37448:	ldr	r1, [pc, #48]	; 37480 <fputs@plt+0x26310>
   3744c:	mov	r0, r7
   37450:	bl	319cc <fputs@plt+0x2085c>
   37454:	b	373f8 <fputs@plt+0x26288>
   37458:	stm	sp, {r8, sl}
   3745c:	sub	r2, r1, #1
   37460:	ldr	r3, [r5, #-20]	; 0xffffffec
   37464:	ldr	r1, [r9, #4]
   37468:	mov	r0, r7
   3746c:	bl	231b0 <fputs@plt+0x12040>
   37470:	mov	r2, r4
   37474:	add	r5, r5, #20
   37478:	b	37414 <fputs@plt+0x262a4>
   3747c:	andeq	r8, r7, pc, ror r2
   37480:	muleq	r7, lr, r2
   37484:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37488:	subs	r4, r2, #0
   3748c:	sub	sp, sp, #36	; 0x24
   37490:	moveq	r0, r4
   37494:	beq	374e0 <fputs@plt+0x26370>
   37498:	mov	r7, r3
   3749c:	ldr	r3, [r1]
   374a0:	ldr	r5, [r4, #4]
   374a4:	ldr	fp, [r0]
   374a8:	ldr	r3, [r3]
   374ac:	mov	r6, r1
   374b0:	add	r5, r5, #20
   374b4:	mov	r9, #0
   374b8:	str	r0, [sp, #8]
   374bc:	str	r3, [sp, #12]
   374c0:	ldr	r3, [r4]
   374c4:	cmp	r9, r3
   374c8:	blt	374e8 <fputs@plt+0x26378>
   374cc:	mov	r3, r7
   374d0:	mov	r2, r4
   374d4:	mov	r1, r6
   374d8:	mov	r0, fp
   374dc:	bl	373b0 <fputs@plt+0x26240>
   374e0:	add	sp, sp, #36	; 0x24
   374e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   374e8:	ldr	sl, [r5, #-20]	; 0xffffffec
   374ec:	mov	r0, sl
   374f0:	bl	1714c <fputs@plt+0x5fdc>
   374f4:	ldrb	r3, [r7]
   374f8:	cmp	r3, #71	; 0x47
   374fc:	mov	r8, r0
   37500:	beq	37530 <fputs@plt+0x263c0>
   37504:	ldrb	r3, [r0]
   37508:	cmp	r3, #27
   3750c:	movne	r0, #0
   37510:	bne	37520 <fputs@plt+0x263b0>
   37514:	mov	r1, r8
   37518:	ldr	r0, [r6]
   3751c:	bl	1c3dc <fputs@plt+0xb26c>
   37520:	cmp	r0, #0
   37524:	str	r0, [sp, #28]
   37528:	strhgt	r0, [r5, #-4]
   3752c:	bgt	37580 <fputs@plt+0x26410>
   37530:	add	r1, sp, #28
   37534:	mov	r0, r8
   37538:	bl	1c4e4 <fputs@plt+0xb374>
   3753c:	cmp	r0, #0
   37540:	beq	3758c <fputs@plt+0x2641c>
   37544:	ldr	r3, [sp, #28]
   37548:	ldr	r2, [pc, #168]	; 375f8 <fputs@plt+0x26488>
   3754c:	sub	r1, r3, #1
   37550:	cmp	r1, r2
   37554:	bls	3757c <fputs@plt+0x2640c>
   37558:	ldr	r3, [sp, #12]
   3755c:	add	r2, r9, #1
   37560:	str	r3, [sp]
   37564:	ldr	r1, [pc, #144]	; 375fc <fputs@plt+0x2648c>
   37568:	mov	r3, r7
   3756c:	mov	r0, fp
   37570:	bl	319cc <fputs@plt+0x2085c>
   37574:	mov	r0, #1
   37578:	b	374e0 <fputs@plt+0x26370>
   3757c:	strh	r3, [r5, #-4]
   37580:	add	r9, r9, #1
   37584:	add	r5, r5, #20
   37588:	b	374c0 <fputs@plt+0x26350>
   3758c:	strh	r0, [r5, #-4]
   37590:	mov	r1, sl
   37594:	ldr	r0, [sp, #8]
   37598:	bl	31dc8 <fputs@plt+0x20c58>
   3759c:	cmp	r0, #0
   375a0:	bne	37574 <fputs@plt+0x26404>
   375a4:	ldr	r3, [r6]
   375a8:	mov	r8, #1
   375ac:	ldr	r2, [r3]
   375b0:	str	r2, [sp, #16]
   375b4:	ldr	r1, [sp, #16]
   375b8:	sub	r2, r8, #1
   375bc:	cmp	r1, r2
   375c0:	ble	37580 <fputs@plt+0x26410>
   375c4:	ldr	r1, [r3, #4]
   375c8:	str	r3, [sp, #20]
   375cc:	mov	r3, #20
   375d0:	mvn	r2, #0
   375d4:	mla	r1, r3, r8, r1
   375d8:	mov	r0, sl
   375dc:	ldr	r1, [r1, #-20]	; 0xffffffec
   375e0:	bl	1d5a4 <fputs@plt+0xc434>
   375e4:	ldr	r3, [sp, #20]
   375e8:	cmp	r0, #0
   375ec:	strheq	r8, [r5, #-4]
   375f0:	add	r8, r8, #1
   375f4:	b	375b4 <fputs@plt+0x26444>
   375f8:	strdeq	pc, [r0], -lr
   375fc:	muleq	r7, lr, r2
   37600:	ldr	r3, [r1, #8]
   37604:	ands	r2, r3, #4
   37608:	bne	37d74 <fputs@plt+0x26c04>
   3760c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37610:	tst	r3, #32
   37614:	ldr	r4, [r0]
   37618:	sub	sp, sp, #124	; 0x7c
   3761c:	ldr	r9, [r0, #24]
   37620:	ldr	sl, [r4]
   37624:	bne	37660 <fputs@plt+0x264f0>
   37628:	mov	r2, r9
   3762c:	mov	r0, r4
   37630:	bl	1c2a0 <fputs@plt+0xb130>
   37634:	ldr	r3, [r4, #68]	; 0x44
   37638:	cmp	r3, #0
   3763c:	beq	37648 <fputs@plt+0x264d8>
   37640:	mov	r0, #2
   37644:	b	37658 <fputs@plt+0x264e8>
   37648:	ldrb	r3, [sl, #69]	; 0x45
   3764c:	cmp	r3, #0
   37650:	bne	37640 <fputs@plt+0x264d0>
   37654:	mov	r0, #1
   37658:	add	sp, sp, #124	; 0x7c
   3765c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37660:	ldr	r3, [r1, #48]	; 0x30
   37664:	mov	r6, r1
   37668:	str	r3, [sp, #20]
   3766c:	mov	r5, r1
   37670:	adds	r3, r3, #0
   37674:	movne	r3, #1
   37678:	str	r3, [sp, #24]
   3767c:	str	r2, [sp, #16]
   37680:	ldr	r3, [r5, #8]
   37684:	mov	r2, #32
   37688:	orr	r3, r3, #4
   3768c:	str	r3, [r5, #8]
   37690:	mov	r1, #0
   37694:	add	r0, sp, #56	; 0x38
   37698:	bl	10f48 <memset@plt>
   3769c:	ldr	r1, [r5, #56]	; 0x38
   376a0:	add	r0, sp, #56	; 0x38
   376a4:	str	r4, [sp, #56]	; 0x38
   376a8:	bl	31dc8 <fputs@plt+0x20c58>
   376ac:	cmp	r0, #0
   376b0:	bne	37640 <fputs@plt+0x264d0>
   376b4:	ldr	r1, [r5, #60]	; 0x3c
   376b8:	add	r0, sp, #56	; 0x38
   376bc:	bl	31dc8 <fputs@plt+0x20c58>
   376c0:	subs	r3, r0, #0
   376c4:	str	r3, [sp, #12]
   376c8:	bne	37640 <fputs@plt+0x264d0>
   376cc:	ldr	r3, [r5, #8]
   376d0:	ldr	r8, [sp, #12]
   376d4:	tst	r3, #32768	; 0x8000
   376d8:	ldrne	r3, [r5, #28]
   376dc:	ldrne	r2, [r5, #44]	; 0x2c
   376e0:	ldrne	r3, [r3, #28]
   376e4:	strne	r2, [r3, #44]	; 0x2c
   376e8:	movne	r3, r0
   376ec:	strne	r3, [r5, #44]	; 0x2c
   376f0:	ldr	fp, [r5, #28]
   376f4:	ldr	r3, [fp]
   376f8:	cmp	r8, r3
   376fc:	blt	37784 <fputs@plt+0x26614>
   37700:	mov	r3, #1
   37704:	ldr	r1, [r5]
   37708:	add	r0, sp, #56	; 0x38
   3770c:	strh	r3, [sp, #84]	; 0x54
   37710:	str	fp, [sp, #60]	; 0x3c
   37714:	str	r9, [sp, #72]	; 0x48
   37718:	bl	31edc <fputs@plt+0x20d6c>
   3771c:	cmp	r0, #0
   37720:	bne	37640 <fputs@plt+0x264d0>
   37724:	ldr	r8, [r5, #36]	; 0x24
   37728:	ldrh	r3, [sp, #84]	; 0x54
   3772c:	cmp	r8, #0
   37730:	bne	37744 <fputs@plt+0x265d4>
   37734:	tst	r3, #2
   37738:	biceq	r3, r3, #1
   3773c:	strheq	r3, [sp, #84]	; 0x54
   37740:	beq	37758 <fputs@plt+0x265e8>
   37744:	ldr	r2, [r5, #8]
   37748:	and	r3, r3, #4096	; 0x1000
   3774c:	orr	r3, r3, #8
   37750:	orr	r3, r2, r3
   37754:	str	r3, [r5, #8]
   37758:	ldr	r1, [r5, #40]	; 0x28
   3775c:	adds	r3, r1, #0
   37760:	movne	r3, #1
   37764:	cmp	r8, #0
   37768:	movne	r3, #0
   3776c:	cmp	r3, #0
   37770:	beq	37878 <fputs@plt+0x26708>
   37774:	ldr	r1, [pc, #1536]	; 37d7c <fputs@plt+0x26c0c>
   37778:	mov	r0, r4
   3777c:	bl	319cc <fputs@plt+0x2085c>
   37780:	b	37640 <fputs@plt+0x264d0>
   37784:	mov	r3, #72	; 0x48
   37788:	mla	r3, r3, r8, fp
   3778c:	ldr	r3, [r3, #28]
   37790:	cmp	r3, #0
   37794:	beq	37850 <fputs@plt+0x266e0>
   37798:	ldr	r2, [r4, #496]	; 0x1f0
   3779c:	ldr	r7, [sp, #12]
   377a0:	str	r2, [sp, #28]
   377a4:	mov	r2, r9
   377a8:	cmp	r2, #0
   377ac:	bne	37858 <fputs@plt+0x266e8>
   377b0:	mov	r2, #72	; 0x48
   377b4:	mov	r1, #0
   377b8:	mla	r2, r2, r8, fp
   377bc:	add	r0, sp, #88	; 0x58
   377c0:	str	r3, [sp, #32]
   377c4:	ldr	r2, [r2, #16]
   377c8:	cmp	r2, #0
   377cc:	strne	r2, [r4, #496]	; 0x1f0
   377d0:	mov	r2, #28
   377d4:	bl	10f48 <memset@plt>
   377d8:	ldr	r3, [pc, #1440]	; 37d80 <fputs@plt+0x26c10>
   377dc:	add	r0, sp, #88	; 0x58
   377e0:	str	r3, [sp, #92]	; 0x5c
   377e4:	ldr	r3, [pc, #1432]	; 37d84 <fputs@plt+0x26c14>
   377e8:	str	r4, [sp, #88]	; 0x58
   377ec:	str	r3, [sp, #96]	; 0x60
   377f0:	ldr	r3, [sp, #32]
   377f4:	str	r9, [sp, #112]	; 0x70
   377f8:	mov	r1, r3
   377fc:	bl	1bf18 <fputs@plt+0xada8>
   37800:	ldr	r3, [sp, #28]
   37804:	str	r3, [r4, #496]	; 0x1f0
   37808:	ldr	r3, [r4, #68]	; 0x44
   3780c:	cmp	r3, #0
   37810:	bne	37640 <fputs@plt+0x264d0>
   37814:	ldrb	r3, [sl, #69]	; 0x45
   37818:	cmp	r3, #0
   3781c:	bne	37640 <fputs@plt+0x264d0>
   37820:	mov	r3, r9
   37824:	cmp	r3, #0
   37828:	bne	37868 <fputs@plt+0x266f8>
   3782c:	mov	r3, #72	; 0x48
   37830:	cmp	r7, #0
   37834:	mla	fp, r3, r8, fp
   37838:	movne	r7, #8
   3783c:	moveq	r7, #0
   37840:	ldrb	r3, [fp, #45]	; 0x2d
   37844:	bic	r3, r3, #8
   37848:	orr	r7, r7, r3
   3784c:	strb	r7, [fp, #45]	; 0x2d
   37850:	add	r8, r8, #1
   37854:	b	376f0 <fputs@plt+0x26580>
   37858:	ldr	r1, [r2, #20]
   3785c:	ldr	r2, [r2, #16]
   37860:	add	r7, r7, r1
   37864:	b	377a8 <fputs@plt+0x26638>
   37868:	ldr	r2, [r3, #20]
   3786c:	ldr	r3, [r3, #16]
   37870:	sub	r7, r7, r2
   37874:	b	37824 <fputs@plt+0x266b4>
   37878:	ldr	r3, [r5]
   3787c:	add	r0, sp, #56	; 0x38
   37880:	str	r3, [sp, #64]	; 0x40
   37884:	bl	31dc8 <fputs@plt+0x20c58>
   37888:	cmp	r0, #0
   3788c:	bne	37640 <fputs@plt+0x264d0>
   37890:	ldr	r1, [r5, #32]
   37894:	add	r0, sp, #56	; 0x38
   37898:	bl	31dc8 <fputs@plt+0x20c58>
   3789c:	subs	r7, r0, #0
   378a0:	bne	37640 <fputs@plt+0x264d0>
   378a4:	mov	fp, r7
   378a8:	mov	r3, #72	; 0x48
   378ac:	ldr	r2, [r5, #28]
   378b0:	ldr	r1, [r2]
   378b4:	cmp	fp, r1
   378b8:	blt	3796c <fputs@plt+0x267fc>
   378bc:	ldrh	r3, [sp, #84]	; 0x54
   378c0:	mov	r1, #0
   378c4:	str	r1, [sp, #72]	; 0x48
   378c8:	orr	r3, r3, #1
   378cc:	strh	r3, [sp, #84]	; 0x54
   378d0:	ldr	r3, [r5, #8]
   378d4:	tst	r3, #32768	; 0x8000
   378d8:	ldrne	r3, [r2, #28]
   378dc:	ldrne	r2, [r3, #44]	; 0x2c
   378e0:	strne	r2, [r5, #44]	; 0x2c
   378e4:	strne	r1, [r3, #44]	; 0x2c
   378e8:	ldr	r2, [sp, #16]
   378ec:	ldr	r3, [sp, #24]
   378f0:	cmp	r3, r2
   378f4:	ble	379ac <fputs@plt+0x2683c>
   378f8:	ldrb	r3, [sl, #69]	; 0x45
   378fc:	cmp	r3, #0
   37900:	bne	37640 <fputs@plt+0x264d0>
   37904:	cmp	r8, #0
   37908:	bne	379cc <fputs@plt+0x2685c>
   3790c:	ldr	r3, [r5, #52]	; 0x34
   37910:	cmp	r3, #0
   37914:	bne	37a28 <fputs@plt+0x268b8>
   37918:	ldr	r3, [sp, #16]
   3791c:	ldr	r5, [r5, #48]	; 0x30
   37920:	add	r3, r3, #1
   37924:	cmp	r5, #0
   37928:	str	r3, [sp, #16]
   3792c:	bne	37680 <fputs@plt+0x26510>
   37930:	ldr	r3, [sp, #20]
   37934:	cmp	r3, #0
   37938:	beq	37654 <fputs@plt+0x264e4>
   3793c:	ldr	r9, [r6, #44]	; 0x2c
   37940:	cmp	r9, #0
   37944:	beq	37654 <fputs@plt+0x264e4>
   37948:	ldr	sl, [r4]
   3794c:	ldr	r0, [r9]
   37950:	ldr	r3, [sl, #100]	; 0x64
   37954:	cmp	r0, r3
   37958:	movle	r3, r7
   3795c:	movle	ip, #20
   37960:	ble	37a94 <fputs@plt+0x26924>
   37964:	ldr	r1, [pc, #1052]	; 37d88 <fputs@plt+0x26c18>
   37968:	b	37778 <fputs@plt+0x26608>
   3796c:	mla	r1, r3, fp, r2
   37970:	ldrb	r1, [r1, #45]	; 0x2d
   37974:	tst	r1, #4
   37978:	bne	37984 <fputs@plt+0x26814>
   3797c:	add	fp, fp, #1
   37980:	b	378ac <fputs@plt+0x2673c>
   37984:	add	r1, fp, #1
   37988:	add	r0, sp, #56	; 0x38
   3798c:	mul	r1, r3, r1
   37990:	str	r3, [sp, #12]
   37994:	ldr	r1, [r2, r1]
   37998:	bl	31edc <fputs@plt+0x20d6c>
   3799c:	ldr	r3, [sp, #12]
   379a0:	cmp	r0, #0
   379a4:	beq	3797c <fputs@plt+0x2680c>
   379a8:	b	37640 <fputs@plt+0x264d0>
   379ac:	ldr	r3, [pc, #984]	; 37d8c <fputs@plt+0x26c1c>
   379b0:	ldr	r2, [r5, #44]	; 0x2c
   379b4:	mov	r1, r5
   379b8:	add	r0, sp, #56	; 0x38
   379bc:	bl	37484 <fputs@plt+0x26314>
   379c0:	cmp	r0, #0
   379c4:	beq	378f8 <fputs@plt+0x26788>
   379c8:	b	37640 <fputs@plt+0x264d0>
   379cc:	ldr	r3, [pc, #956]	; 37d90 <fputs@plt+0x26c20>
   379d0:	mov	r2, r8
   379d4:	mov	r1, r5
   379d8:	add	r0, sp, #56	; 0x38
   379dc:	bl	37484 <fputs@plt+0x26314>
   379e0:	cmp	r0, #0
   379e4:	bne	37640 <fputs@plt+0x264d0>
   379e8:	ldrb	r3, [sl, #69]	; 0x45
   379ec:	cmp	r3, #0
   379f0:	bne	37640 <fputs@plt+0x264d0>
   379f4:	ldr	r2, [r8, #4]
   379f8:	ldr	r3, [r8]
   379fc:	mov	r1, #20
   37a00:	cmp	r0, r3
   37a04:	bge	3790c <fputs@plt+0x2679c>
   37a08:	mul	ip, r1, r0
   37a0c:	ldr	ip, [r2, ip]
   37a10:	ldr	ip, [ip, #4]
   37a14:	tst	ip, #2
   37a18:	ldrne	r1, [pc, #884]	; 37d94 <fputs@plt+0x26c24>
   37a1c:	bne	37778 <fputs@plt+0x26608>
   37a20:	add	r0, r0, #1
   37a24:	b	37a00 <fputs@plt+0x26890>
   37a28:	ldr	r1, [r5]
   37a2c:	ldr	r2, [r3]
   37a30:	ldr	r1, [r1]
   37a34:	ldr	r2, [r2]
   37a38:	cmp	r1, r2
   37a3c:	beq	37918 <fputs@plt+0x267a8>
   37a40:	ldr	r2, [r3, #8]
   37a44:	tst	r2, #256	; 0x100
   37a48:	ldrne	r1, [pc, #840]	; 37d98 <fputs@plt+0x26c28>
   37a4c:	bne	37778 <fputs@plt+0x26608>
   37a50:	ldrb	r3, [r3, #4]
   37a54:	ldr	r1, [pc, #832]	; 37d9c <fputs@plt+0x26c2c>
   37a58:	sub	r3, r3, #116	; 0x74
   37a5c:	cmp	r3, #2
   37a60:	ldrls	r2, [pc, #824]	; 37da0 <fputs@plt+0x26c30>
   37a64:	ldrhi	r2, [pc, #824]	; 37da4 <fputs@plt+0x26c34>
   37a68:	addls	r3, r2, r3, lsl #2
   37a6c:	ldrls	r2, [r3, #3688]	; 0xe68
   37a70:	mov	r0, r4
   37a74:	bl	319cc <fputs@plt+0x2085c>
   37a78:	b	37640 <fputs@plt+0x264d0>
   37a7c:	ldr	r2, [r9, #4]
   37a80:	mla	r2, ip, r3, r2
   37a84:	add	r3, r3, #1
   37a88:	ldrb	r1, [r2, #13]
   37a8c:	bic	r1, r1, #1
   37a90:	strb	r1, [r2, #13]
   37a94:	cmp	r0, r3
   37a98:	bgt	37a7c <fputs@plt+0x2690c>
   37a9c:	mov	r3, #0
   37aa0:	str	r3, [r6, #52]	; 0x34
   37aa4:	ldr	r3, [r6, #48]	; 0x30
   37aa8:	cmp	r3, #0
   37aac:	bne	37b00 <fputs@plt+0x26990>
   37ab0:	mov	r3, #1
   37ab4:	str	r3, [sp, #20]
   37ab8:	ldr	r3, [sp, #20]
   37abc:	cmp	r6, #0
   37ac0:	moveq	r3, #0
   37ac4:	andne	r3, r3, #1
   37ac8:	cmp	r3, #0
   37acc:	bne	37b0c <fputs@plt+0x2699c>
   37ad0:	ldr	r1, [r9]
   37ad4:	mov	r0, #20
   37ad8:	cmp	r7, r1
   37adc:	bge	37654 <fputs@plt+0x264e4>
   37ae0:	ldr	r3, [r9, #4]
   37ae4:	add	r2, r7, #1
   37ae8:	mla	r3, r0, r7, r3
   37aec:	ldrb	r3, [r3, #13]
   37af0:	tst	r3, #1
   37af4:	bne	37d6c <fputs@plt+0x26bfc>
   37af8:	ldr	r1, [pc, #680]	; 37da8 <fputs@plt+0x26c38>
   37afc:	b	37a70 <fputs@plt+0x26900>
   37b00:	str	r6, [r3, #52]	; 0x34
   37b04:	mov	r6, r3
   37b08:	b	37aa4 <fputs@plt+0x26934>
   37b0c:	ldr	r8, [r9, #4]
   37b10:	ldr	r3, [r6]
   37b14:	add	r8, r8, #20
   37b18:	str	r3, [sp, #32]
   37b1c:	str	r7, [sp, #20]
   37b20:	str	r7, [sp, #12]
   37b24:	sub	r3, r8, #20
   37b28:	str	r3, [sp, #28]
   37b2c:	ldr	r2, [sp, #12]
   37b30:	ldr	r3, [r9]
   37b34:	cmp	r2, r3
   37b38:	ldrge	r6, [r6, #52]	; 0x34
   37b3c:	bge	37ab8 <fputs@plt+0x26948>
   37b40:	mvn	r3, #0
   37b44:	str	r3, [sp, #52]	; 0x34
   37b48:	ldrb	r3, [r8, #-7]
   37b4c:	tst	r3, #1
   37b50:	bne	37d50 <fputs@plt+0x26be0>
   37b54:	ldr	r0, [r8, #-20]	; 0xffffffec
   37b58:	bl	1714c <fputs@plt+0x5fdc>
   37b5c:	add	r1, sp, #52	; 0x34
   37b60:	mov	fp, r0
   37b64:	bl	1c4e4 <fputs@plt+0xb374>
   37b68:	subs	r5, r0, #0
   37b6c:	beq	37c28 <fputs@plt+0x26ab8>
   37b70:	ldr	r2, [sp, #52]	; 0x34
   37b74:	ldr	r3, [sp, #32]
   37b78:	cmp	r2, #0
   37b7c:	ldr	r3, [r3]
   37b80:	bgt	37ba4 <fputs@plt+0x26a34>
   37b84:	ldr	r2, [sp, #12]
   37b88:	str	r3, [sp]
   37b8c:	add	r2, r2, #1
   37b90:	ldr	r3, [pc, #500]	; 37d8c <fputs@plt+0x26c1c>
   37b94:	ldr	r1, [pc, #528]	; 37dac <fputs@plt+0x26c3c>
   37b98:	mov	r0, r4
   37b9c:	bl	319cc <fputs@plt+0x2085c>
   37ba0:	b	37640 <fputs@plt+0x264d0>
   37ba4:	cmp	r2, r3
   37ba8:	bgt	37b84 <fputs@plt+0x26a14>
   37bac:	mov	r2, #0
   37bb0:	mov	r1, #132	; 0x84
   37bb4:	mov	r0, sl
   37bb8:	bl	1fdf8 <fputs@plt+0xec88>
   37bbc:	cmp	r0, #0
   37bc0:	beq	37640 <fputs@plt+0x264d0>
   37bc4:	ldr	r3, [r0, #4]
   37bc8:	orr	r3, r3, #1024	; 0x400
   37bcc:	str	r3, [r0, #4]
   37bd0:	ldr	r3, [sp, #52]	; 0x34
   37bd4:	str	r3, [r0, #8]
   37bd8:	ldr	r3, [r8, #-20]	; 0xffffffec
   37bdc:	cmp	fp, r3
   37be0:	streq	r0, [r8, #-20]	; 0xffffffec
   37be4:	beq	37bfc <fputs@plt+0x26a8c>
   37be8:	ldr	r2, [r3, #12]
   37bec:	ldrb	r1, [r2]
   37bf0:	cmp	r1, #95	; 0x5f
   37bf4:	beq	37d64 <fputs@plt+0x26bf4>
   37bf8:	str	r0, [r3, #12]
   37bfc:	mov	r1, fp
   37c00:	mov	r0, sl
   37c04:	bl	1eff8 <fputs@plt+0xde88>
   37c08:	ldr	r3, [sp, #52]	; 0x34
   37c0c:	ldr	r2, [sp, #28]
   37c10:	strh	r3, [r8, #-4]
   37c14:	ldr	r3, [sp, #28]
   37c18:	ldrb	r3, [r3, #13]
   37c1c:	orr	r3, r3, #1
   37c20:	strb	r3, [r2, #13]
   37c24:	b	37d50 <fputs@plt+0x26be0>
   37c28:	ldrb	r3, [fp]
   37c2c:	cmp	r3, #27
   37c30:	bne	37c44 <fputs@plt+0x26ad4>
   37c34:	mov	r1, fp
   37c38:	ldr	r0, [sp, #32]
   37c3c:	bl	1c3dc <fputs@plt+0xb26c>
   37c40:	mov	r5, r0
   37c44:	cmp	r5, #0
   37c48:	str	r5, [sp, #52]	; 0x34
   37c4c:	bne	37d3c <fputs@plt+0x26bcc>
   37c50:	mov	r2, r5
   37c54:	mov	r1, fp
   37c58:	mov	r0, sl
   37c5c:	bl	22a08 <fputs@plt+0x11898>
   37c60:	ldrb	r3, [sl, #69]	; 0x45
   37c64:	cmp	r3, #0
   37c68:	str	r0, [sp, #16]
   37c6c:	bne	37d30 <fputs@plt+0x26bc0>
   37c70:	ldr	r3, [r6]
   37c74:	mov	r2, #32
   37c78:	mov	r1, r5
   37c7c:	add	r0, sp, #88	; 0x58
   37c80:	str	r3, [sp, #24]
   37c84:	bl	10f48 <memset@plt>
   37c88:	ldr	r3, [r6, #28]
   37c8c:	mov	r1, #1
   37c90:	str	r3, [sp, #92]	; 0x5c
   37c94:	ldr	r3, [sp, #24]
   37c98:	strh	r1, [sp, #116]	; 0x74
   37c9c:	str	r3, [sp, #96]	; 0x60
   37ca0:	ldr	r3, [r4]
   37ca4:	str	r4, [sp, #88]	; 0x58
   37ca8:	add	r0, sp, #88	; 0x58
   37cac:	ldrb	r2, [r3, #73]	; 0x49
   37cb0:	strb	r1, [r3, #73]	; 0x49
   37cb4:	ldr	r1, [sp, #16]
   37cb8:	str	r2, [sp, #40]	; 0x28
   37cbc:	str	r3, [sp, #36]	; 0x24
   37cc0:	bl	31dc8 <fputs@plt+0x20c58>
   37cc4:	ldr	r3, [sp, #36]	; 0x24
   37cc8:	ldr	r2, [sp, #40]	; 0x28
   37ccc:	strb	r2, [r3, #73]	; 0x49
   37cd0:	subs	r3, r0, #0
   37cd4:	str	r3, [sp, #36]	; 0x24
   37cd8:	bne	37d2c <fputs@plt+0x26bbc>
   37cdc:	ldr	r3, [sp, #24]
   37ce0:	ldr	r3, [r3]
   37ce4:	str	r3, [sp, #40]	; 0x28
   37ce8:	mov	r3, #20
   37cec:	ldr	r2, [sp, #40]	; 0x28
   37cf0:	cmp	r5, r2
   37cf4:	ldrge	r5, [sp, #36]	; 0x24
   37cf8:	bge	37d2c <fputs@plt+0x26bbc>
   37cfc:	ldr	r2, [sp, #24]
   37d00:	mul	r0, r3, r5
   37d04:	ldr	ip, [r2, #4]
   37d08:	ldr	r1, [sp, #16]
   37d0c:	mvn	r2, #0
   37d10:	ldr	r0, [ip, r0]
   37d14:	str	r3, [sp, #44]	; 0x2c
   37d18:	bl	1d5a4 <fputs@plt+0xc434>
   37d1c:	add	r5, r5, #1
   37d20:	ldr	r3, [sp, #44]	; 0x2c
   37d24:	cmp	r0, #1
   37d28:	bgt	37cec <fputs@plt+0x26b7c>
   37d2c:	str	r5, [sp, #52]	; 0x34
   37d30:	ldr	r1, [sp, #16]
   37d34:	mov	r0, sl
   37d38:	bl	1eff8 <fputs@plt+0xde88>
   37d3c:	ldr	r3, [sp, #52]	; 0x34
   37d40:	cmp	r3, #0
   37d44:	movle	r3, #1
   37d48:	strle	r3, [sp, #20]
   37d4c:	bgt	37bac <fputs@plt+0x26a3c>
   37d50:	ldr	r3, [sp, #12]
   37d54:	add	r8, r8, #20
   37d58:	add	r3, r3, #1
   37d5c:	str	r3, [sp, #12]
   37d60:	b	37b24 <fputs@plt+0x269b4>
   37d64:	mov	r3, r2
   37d68:	b	37be8 <fputs@plt+0x26a78>
   37d6c:	mov	r7, r2
   37d70:	b	37ad8 <fputs@plt+0x26968>
   37d74:	mov	r0, #1
   37d78:	bx	lr
   37d7c:	ldrdeq	r8, [r7], -ip
   37d80:	ldrdeq	r8, [r3], -r4
   37d84:	andeq	r7, r3, r0, lsl #12
   37d88:	andeq	r8, r7, pc, asr #7
   37d8c:	andeq	r8, r7, r8, lsl #6
   37d90:	andeq	r8, r7, lr, lsl #6
   37d94:	andeq	r8, r7, r4, lsl r3
   37d98:	andeq	r8, r7, pc, asr #6
   37d9c:	andeq	r8, r7, sp, ror r3
   37da0:	strheq	r4, [r7], -r0
   37da4:	ldrdeq	r8, [r7], -r6
   37da8:	strdeq	r8, [r7], -r1
   37dac:	muleq	r7, lr, r2
   37db0:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   37db4:	mov	sl, r3
   37db8:	ldr	r5, [r0]
   37dbc:	mov	r4, r0
   37dc0:	mov	r7, r1
   37dc4:	ldr	r3, [r5, #16]
   37dc8:	mov	r8, r2
   37dcc:	ldr	r9, [r3, sl, lsl #4]
   37dd0:	ldr	r3, [r0, #496]	; 0x1f0
   37dd4:	str	r9, [sp]
   37dd8:	str	r3, [sp, #4]
   37ddc:	mov	r3, r2
   37de0:	ldr	r6, [r5, #296]	; 0x128
   37de4:	mov	r2, r1
   37de8:	ldr	r0, [r5, #300]	; 0x12c
   37dec:	mov	r1, #20
   37df0:	blx	r6
   37df4:	cmp	r0, #1
   37df8:	mov	r6, r0
   37dfc:	bne	37e54 <fputs@plt+0x26ce4>
   37e00:	ldr	r3, [r5, #20]
   37e04:	cmp	r3, #2
   37e08:	cmple	sl, #0
   37e0c:	beq	37e3c <fputs@plt+0x26ccc>
   37e10:	str	r8, [sp]
   37e14:	mov	r3, r7
   37e18:	mov	r2, r9
   37e1c:	ldr	r1, [pc, #76]	; 37e70 <fputs@plt+0x26d00>
   37e20:	mov	r0, r4
   37e24:	bl	319cc <fputs@plt+0x2085c>
   37e28:	mov	r3, #23
   37e2c:	str	r3, [r4, #12]
   37e30:	mov	r0, r6
   37e34:	add	sp, sp, #8
   37e38:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   37e3c:	mov	r3, r8
   37e40:	mov	r2, r7
   37e44:	ldr	r1, [pc, #40]	; 37e74 <fputs@plt+0x26d04>
   37e48:	mov	r0, r4
   37e4c:	bl	319cc <fputs@plt+0x2085c>
   37e50:	b	37e28 <fputs@plt+0x26cb8>
   37e54:	bics	r3, r0, #2
   37e58:	beq	37e30 <fputs@plt+0x26cc0>
   37e5c:	ldr	r1, [pc, #20]	; 37e78 <fputs@plt+0x26d08>
   37e60:	mov	r0, r4
   37e64:	bl	319cc <fputs@plt+0x2085c>
   37e68:	mov	r3, #1
   37e6c:	b	37e2c <fputs@plt+0x26cbc>
   37e70:	andeq	r8, r7, lr, lsr #8
   37e74:	andeq	r8, r7, pc, asr #8
   37e78:	andeq	r7, r7, sl, lsl #28
   37e7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37e80:	sub	sp, sp, #76	; 0x4c
   37e84:	mov	sl, r0
   37e88:	ldr	r5, [sp, #116]	; 0x74
   37e8c:	str	r3, [sp, #16]
   37e90:	ldr	r3, [r0]
   37e94:	str	r2, [sp, #12]
   37e98:	str	r3, [sp, #36]	; 0x24
   37e9c:	mvn	r3, #0
   37ea0:	str	r3, [r5, #28]
   37ea4:	mov	r2, #0
   37ea8:	subs	r3, r1, #0
   37eac:	str	r2, [r5, #44]	; 0x2c
   37eb0:	str	r3, [sp, #28]
   37eb4:	beq	3805c <fputs@plt+0x26eec>
   37eb8:	ldr	r3, [sp, #112]	; 0x70
   37ebc:	ldrh	r3, [r3, #28]
   37ec0:	ands	r3, r3, #20
   37ec4:	moveq	r4, r3
   37ec8:	ldreq	r2, [sp, #36]	; 0x24
   37ecc:	ldreq	r6, [r2, #20]
   37ed0:	beq	38068 <fputs@plt+0x26ef8>
   37ed4:	str	r2, [sp, #24]
   37ed8:	str	r2, [sp, #28]
   37edc:	b	37f08 <fputs@plt+0x26d98>
   37ee0:	ldr	r3, [sp, #36]	; 0x24
   37ee4:	ldr	r1, [sp, #28]
   37ee8:	ldr	r3, [r3, #16]
   37eec:	add	r7, r3, r4, lsl #4
   37ef0:	ldr	r0, [r3, r4, lsl #4]
   37ef4:	bl	14c44 <fputs@plt+0x3ad4>
   37ef8:	cmp	r0, #0
   37efc:	bne	38064 <fputs@plt+0x26ef4>
   37f00:	ldr	r3, [r7, #12]
   37f04:	str	r3, [sp, #24]
   37f08:	ldr	r3, [sp, #112]	; 0x70
   37f0c:	str	r3, [sp, #20]
   37f10:	mov	r3, #0
   37f14:	mov	fp, r3
   37f18:	mov	r6, r3
   37f1c:	mov	r4, r3
   37f20:	str	r3, [sp, #48]	; 0x30
   37f24:	str	r3, [sp, #44]	; 0x2c
   37f28:	ldr	r2, [sp, #20]
   37f2c:	clz	r3, r4
   37f30:	lsr	r3, r3, #5
   37f34:	cmp	r2, #0
   37f38:	moveq	r2, #0
   37f3c:	andne	r2, r3, #1
   37f40:	cmp	r2, #0
   37f44:	bne	38078 <fputs@plt+0x26f08>
   37f48:	ldr	r1, [sp, #12]
   37f4c:	cmp	r1, #0
   37f50:	movne	r3, #0
   37f54:	andeq	r3, r3, #1
   37f58:	cmp	r3, #0
   37f5c:	beq	37f78 <fputs@plt+0x26e08>
   37f60:	ldr	r3, [r5, #4]
   37f64:	tst	r3, #64	; 0x40
   37f68:	movne	r3, #97	; 0x61
   37f6c:	strbne	r3, [r5]
   37f70:	strne	r2, [r5, #44]	; 0x2c
   37f74:	bne	3867c <fputs@plt+0x2750c>
   37f78:	cmp	r4, #1
   37f7c:	beq	37fd8 <fputs@plt+0x26e68>
   37f80:	ldr	r3, [pc, #1828]	; 386ac <fputs@plt+0x2753c>
   37f84:	cmp	r4, #0
   37f88:	ldr	r2, [pc, #1824]	; 386b0 <fputs@plt+0x27540>
   37f8c:	movne	r2, r3
   37f90:	ldr	r3, [sp, #28]
   37f94:	cmp	r3, #0
   37f98:	beq	385ac <fputs@plt+0x2743c>
   37f9c:	ldr	r3, [sp, #16]
   37fa0:	ldr	r1, [pc, #1804]	; 386b4 <fputs@plt+0x27544>
   37fa4:	str	r3, [sp, #4]
   37fa8:	ldr	r3, [sp, #12]
   37fac:	mov	r0, sl
   37fb0:	str	r3, [sp]
   37fb4:	ldr	r3, [sp, #28]
   37fb8:	bl	319cc <fputs@plt+0x2085c>
   37fbc:	mov	r3, #1
   37fc0:	strb	r3, [sl, #17]
   37fc4:	ldr	r3, [sp, #112]	; 0x70
   37fc8:	ldr	r2, [sp, #112]	; 0x70
   37fcc:	ldr	r3, [r3, #24]
   37fd0:	add	r3, r3, #1
   37fd4:	str	r3, [r2, #24]
   37fd8:	ldrsh	r2, [r5, #32]
   37fdc:	adds	r3, fp, #0
   37fe0:	movne	r3, #1
   37fe4:	cmp	r2, #0
   37fe8:	movlt	r3, #0
   37fec:	cmp	r3, #0
   37ff0:	beq	38018 <fputs@plt+0x26ea8>
   37ff4:	cmp	r2, #63	; 0x3f
   37ff8:	movge	r2, #63	; 0x3f
   37ffc:	mov	r0, #1
   38000:	mov	r1, #0
   38004:	bl	70cf0 <fputs@plt+0x5fb80>
   38008:	ldrd	r2, [fp, #56]	; 0x38
   3800c:	orr	r0, r0, r2
   38010:	orr	r1, r1, r3
   38014:	strd	r0, [fp, #56]	; 0x38
   38018:	mov	r6, #0
   3801c:	ldr	r1, [r5, #12]
   38020:	ldr	r0, [sp, #36]	; 0x24
   38024:	bl	1eff8 <fputs@plt+0xde88>
   38028:	str	r6, [r5, #12]
   3802c:	ldr	r1, [r5, #16]
   38030:	ldr	r0, [sp, #36]	; 0x24
   38034:	bl	1eff8 <fputs@plt+0xde88>
   38038:	ldr	r3, [sp, #48]	; 0x30
   3803c:	str	r6, [r5, #16]
   38040:	cmp	r3, r6
   38044:	moveq	r3, #152	; 0x98
   38048:	movne	r3, #62	; 0x3e
   3804c:	cmp	r4, #1
   38050:	strb	r3, [r5]
   38054:	bne	384f0 <fputs@plt+0x27380>
   38058:	b	38520 <fputs@plt+0x273b0>
   3805c:	ldr	r3, [sp, #28]
   38060:	b	37f04 <fputs@plt+0x26d94>
   38064:	add	r4, r4, #1
   38068:	cmp	r4, r6
   3806c:	blt	37ee0 <fputs@plt+0x26d70>
   38070:	mov	r3, #0
   38074:	b	37f04 <fputs@plt+0x26d94>
   38078:	ldr	r3, [sp, #20]
   3807c:	ldr	r4, [r3, #4]
   38080:	cmp	r4, #0
   38084:	beq	380e0 <fputs@plt+0x26f70>
   38088:	ldr	r3, [r4]
   3808c:	add	r7, r4, #8
   38090:	mov	r4, #0
   38094:	str	r3, [sp, #56]	; 0x38
   38098:	str	r4, [sp, #40]	; 0x28
   3809c:	ldr	r3, [sp, #40]	; 0x28
   380a0:	ldr	r2, [sp, #56]	; 0x38
   380a4:	cmp	r3, r2
   380a8:	blt	38168 <fputs@plt+0x26ff8>
   380ac:	cmp	fp, #0
   380b0:	beq	380e0 <fputs@plt+0x26f70>
   380b4:	ldr	r3, [fp, #44]	; 0x2c
   380b8:	ldr	r2, [fp, #16]
   380bc:	str	r3, [r5, #28]
   380c0:	str	r2, [r5, #44]	; 0x2c
   380c4:	ldrb	r3, [fp, #36]	; 0x24
   380c8:	tst	r3, #8
   380cc:	ldrne	r3, [r5, #4]
   380d0:	orrne	r3, r3, #1048576	; 0x100000
   380d4:	strne	r3, [r5, #4]
   380d8:	ldr	r3, [r2, #64]	; 0x40
   380dc:	str	r3, [sp, #24]
   380e0:	ldr	r2, [sp, #12]
   380e4:	ldr	r3, [sp, #28]
   380e8:	cmp	r2, #0
   380ec:	clz	r3, r3
   380f0:	lsr	r3, r3, #5
   380f4:	moveq	r3, #0
   380f8:	cmp	r6, #0
   380fc:	movne	r3, #0
   38100:	andeq	r3, r3, #1
   38104:	cmp	r3, #0
   38108:	beq	38378 <fputs@plt+0x27208>
   3810c:	ldr	r6, [sl, #420]	; 0x1a4
   38110:	cmp	r6, #0
   38114:	beq	38378 <fputs@plt+0x27208>
   38118:	ldrb	r7, [sl, #440]	; 0x1b8
   3811c:	cmp	r7, #109	; 0x6d
   38120:	beq	38148 <fputs@plt+0x26fd8>
   38124:	mov	r1, r2
   38128:	ldr	r0, [pc, #1416]	; 386b8 <fputs@plt+0x27548>
   3812c:	bl	14c44 <fputs@plt+0x3ad4>
   38130:	cmp	r0, #0
   38134:	moveq	r3, #1
   38138:	streq	r3, [r5, #28]
   3813c:	beq	38684 <fputs@plt+0x27514>
   38140:	cmp	r7, #108	; 0x6c
   38144:	beq	38160 <fputs@plt+0x26ff0>
   38148:	ldr	r1, [sp, #12]
   3814c:	ldr	r0, [pc, #1384]	; 386bc <fputs@plt+0x2754c>
   38150:	bl	14c44 <fputs@plt+0x3ad4>
   38154:	cmp	r0, #0
   38158:	streq	r0, [r5, #28]
   3815c:	beq	38684 <fputs@plt+0x27514>
   38160:	mov	r6, #0
   38164:	b	38378 <fputs@plt+0x27208>
   38168:	ldr	r3, [r7, #16]
   3816c:	str	r3, [sp, #32]
   38170:	ldr	r3, [r7, #20]
   38174:	cmp	r3, #0
   38178:	beq	381c4 <fputs@plt+0x27054>
   3817c:	ldr	r2, [r3, #8]
   38180:	tst	r2, #1024	; 0x400
   38184:	beq	381c4 <fputs@plt+0x27054>
   38188:	ldr	r9, [r3]
   3818c:	ldr	r3, [r9]
   38190:	str	r3, [sp, #60]	; 0x3c
   38194:	mov	r3, #0
   38198:	mov	r8, r3
   3819c:	str	r3, [sp, #52]	; 0x34
   381a0:	ldr	r3, [sp, #60]	; 0x3c
   381a4:	cmp	r8, r3
   381a8:	blt	382c4 <fputs@plt+0x27154>
   381ac:	ldr	r9, [sp, #52]	; 0x34
   381b0:	ldr	r3, [sp, #12]
   381b4:	cmp	r3, #0
   381b8:	orreq	r9, r9, #1
   381bc:	cmp	r9, #0
   381c0:	bne	382b0 <fputs@plt+0x27140>
   381c4:	ldr	r3, [sp, #28]
   381c8:	cmp	r3, #0
   381cc:	beq	381e4 <fputs@plt+0x27074>
   381d0:	ldr	r3, [sp, #32]
   381d4:	ldr	r2, [sp, #24]
   381d8:	ldr	r3, [r3, #64]	; 0x40
   381dc:	cmp	r2, r3
   381e0:	bne	382b0 <fputs@plt+0x27140>
   381e4:	ldr	r3, [sp, #12]
   381e8:	cmp	r3, #0
   381ec:	beq	38210 <fputs@plt+0x270a0>
   381f0:	ldr	r0, [r7, #12]
   381f4:	ldr	r1, [sp, #12]
   381f8:	cmp	r0, #0
   381fc:	ldreq	r3, [sp, #32]
   38200:	ldreq	r0, [r3]
   38204:	bl	14c44 <fputs@plt+0x3ad4>
   38208:	cmp	r0, #0
   3820c:	bne	382b0 <fputs@plt+0x27140>
   38210:	ldr	r3, [sp, #32]
   38214:	cmp	r6, #0
   38218:	add	r8, r6, #1
   3821c:	ldr	r3, [r3, #4]
   38220:	moveq	fp, r7
   38224:	str	r3, [sp, #52]	; 0x34
   38228:	ldr	r3, [sp, #32]
   3822c:	mov	r6, #0
   38230:	ldrsh	r3, [r3, #34]	; 0x22
   38234:	str	r3, [sp, #60]	; 0x3c
   38238:	ldr	r3, [sp, #60]	; 0x3c
   3823c:	cmp	r6, r3
   38240:	bge	382ac <fputs@plt+0x2713c>
   38244:	ldr	r3, [sp, #52]	; 0x34
   38248:	ldr	r1, [sp, #16]
   3824c:	ldr	r0, [r3, r6, lsl #4]
   38250:	bl	14c44 <fputs@plt+0x3ad4>
   38254:	subs	r9, r0, #0
   38258:	bne	3832c <fputs@plt+0x271bc>
   3825c:	cmp	r4, #1
   38260:	bne	38290 <fputs@plt+0x27120>
   38264:	ldrb	r3, [r7, #36]	; 0x24
   38268:	tst	r3, #4
   3826c:	bne	3832c <fputs@plt+0x271bc>
   38270:	ldr	r3, [r7, #52]	; 0x34
   38274:	cmp	r3, #0
   38278:	beq	38290 <fputs@plt+0x27120>
   3827c:	ldr	r2, [r3, #4]
   38280:	str	r2, [sp, #64]	; 0x40
   38284:	ldr	r2, [sp, #64]	; 0x40
   38288:	cmp	r9, r2
   3828c:	blt	38308 <fputs@plt+0x27198>
   38290:	ldr	r3, [sp, #32]
   38294:	add	r4, r4, #1
   38298:	mov	fp, r7
   3829c:	ldrsh	r3, [r3, #32]
   382a0:	cmp	r6, r3
   382a4:	mvneq	r6, #0
   382a8:	strh	r6, [r5, #32]
   382ac:	mov	r6, r8
   382b0:	ldr	r3, [sp, #40]	; 0x28
   382b4:	add	r7, r7, #72	; 0x48
   382b8:	add	r3, r3, #1
   382bc:	str	r3, [sp, #40]	; 0x28
   382c0:	b	3809c <fputs@plt+0x26f2c>
   382c4:	ldr	r0, [r9, #4]
   382c8:	mov	r3, #20
   382cc:	ldr	r2, [sp, #12]
   382d0:	mla	r0, r3, r8, r0
   382d4:	ldr	r1, [sp, #16]
   382d8:	ldr	r3, [sp, #28]
   382dc:	ldr	r0, [r0, #8]
   382e0:	bl	25b58 <fputs@plt+0x149e8>
   382e4:	cmp	r0, #0
   382e8:	movne	r3, #1
   382ec:	strhne	r8, [r5, #32]
   382f0:	addne	r4, r4, #1
   382f4:	movne	fp, r7
   382f8:	strne	r3, [sp, #52]	; 0x34
   382fc:	movne	r6, #2
   38300:	add	r8, r8, #1
   38304:	b	381a0 <fputs@plt+0x27030>
   38308:	ldr	r2, [r3]
   3830c:	ldr	r1, [sp, #16]
   38310:	str	r3, [sp, #68]	; 0x44
   38314:	ldr	r0, [r2, r9, lsl #3]
   38318:	bl	14c44 <fputs@plt+0x3ad4>
   3831c:	cmp	r0, #0
   38320:	addne	r9, r9, #1
   38324:	ldrne	r3, [sp, #68]	; 0x44
   38328:	bne	38284 <fputs@plt+0x27114>
   3832c:	add	r6, r6, #1
   38330:	b	38238 <fputs@plt+0x270c8>
   38334:	ldr	r1, [sp, #16]
   38338:	ldr	r0, [r9, r8, lsl #4]
   3833c:	bl	14c44 <fputs@plt+0x3ad4>
   38340:	cmp	r0, #0
   38344:	bne	38404 <fputs@plt+0x27294>
   38348:	ldrsh	r3, [r6, #32]
   3834c:	add	r4, r4, #1
   38350:	cmp	r8, r3
   38354:	bne	38434 <fputs@plt+0x272c4>
   38358:	mvn	r8, #0
   3835c:	mov	r3, #68	; 0x44
   38360:	strb	r3, [r5, #1]
   38364:	mov	r3, #1
   38368:	str	r6, [r5, #44]	; 0x2c
   3836c:	mov	r6, r3
   38370:	strh	r8, [r5, #32]
   38374:	str	r3, [sp, #48]	; 0x30
   38378:	cmp	r4, #0
   3837c:	cmpeq	r6, #1
   38380:	bne	383d0 <fputs@plt+0x27260>
   38384:	cmp	fp, #0
   38388:	beq	3847c <fputs@plt+0x2730c>
   3838c:	ldr	r3, [sp, #20]
   38390:	ldrh	r3, [r3, #28]
   38394:	ands	r7, r3, #32
   38398:	bne	3847c <fputs@plt+0x2730c>
   3839c:	ldr	r0, [sp, #16]
   383a0:	bl	1c740 <fputs@plt+0xb5d0>
   383a4:	subs	r4, r0, #0
   383a8:	beq	383d0 <fputs@plt+0x27260>
   383ac:	ldr	r3, [fp, #16]
   383b0:	ldrb	r3, [r3, #42]	; 0x2a
   383b4:	tst	r3, #64	; 0x40
   383b8:	movne	r4, r7
   383bc:	mvneq	r3, #0
   383c0:	moveq	r4, #1
   383c4:	strheq	r3, [r5, #32]
   383c8:	moveq	r3, #68	; 0x44
   383cc:	strbeq	r3, [r5, #1]
   383d0:	ldr	r3, [sp, #20]
   383d4:	ldr	r7, [r3, #8]
   383d8:	cmp	r7, #0
   383dc:	beq	383f8 <fputs@plt+0x27288>
   383e0:	ldr	r3, [sp, #12]
   383e4:	cmp	r3, #0
   383e8:	cmpeq	r4, #0
   383ec:	moveq	r4, #0
   383f0:	ldreq	r3, [r7]
   383f4:	beq	38584 <fputs@plt+0x27414>
   383f8:	cmp	r4, #0
   383fc:	bne	37f28 <fputs@plt+0x26db8>
   38400:	b	3858c <fputs@plt+0x2741c>
   38404:	add	r8, r8, #1
   38408:	cmp	r8, r7
   3840c:	blt	38334 <fputs@plt+0x271c4>
   38410:	ldr	r0, [sp, #16]
   38414:	bl	1c740 <fputs@plt+0xb5d0>
   38418:	cmp	r0, #0
   3841c:	beq	3842c <fputs@plt+0x272bc>
   38420:	ldrb	r3, [r6, #42]	; 0x2a
   38424:	tst	r3, #64	; 0x40
   38428:	beq	3869c <fputs@plt+0x2752c>
   3842c:	mov	r6, #1
   38430:	b	38378 <fputs@plt+0x27208>
   38434:	ldr	r3, [r5, #28]
   38438:	cmp	r3, #0
   3843c:	mov	r3, #1
   38440:	beq	38460 <fputs@plt+0x272f0>
   38444:	cmp	r8, #31
   38448:	ldr	r2, [sl, #436]	; 0x1b4
   3844c:	lslle	r3, r3, r8
   38450:	mvngt	r3, #0
   38454:	orr	r3, r3, r2
   38458:	str	r3, [sl, #436]	; 0x1b4
   3845c:	b	38364 <fputs@plt+0x271f4>
   38460:	cmp	r8, #31
   38464:	ldr	r2, [sl, #432]	; 0x1b0
   38468:	lslle	r3, r3, r8
   3846c:	mvngt	r3, #0
   38470:	orr	r3, r3, r2
   38474:	str	r3, [sl, #432]	; 0x1b0
   38478:	b	38364 <fputs@plt+0x271f4>
   3847c:	mov	r4, #0
   38480:	b	383d0 <fputs@plt+0x27260>
   38484:	ldr	r9, [r7, #4]
   38488:	mov	r2, #20
   3848c:	mla	r2, r2, r4, r9
   38490:	str	r2, [sp, #40]	; 0x28
   38494:	ldr	r8, [r2, #4]
   38498:	cmp	r8, #0
   3849c:	beq	38580 <fputs@plt+0x27410>
   384a0:	ldr	r1, [sp, #16]
   384a4:	mov	r0, r8
   384a8:	str	r3, [sp, #32]
   384ac:	bl	14c44 <fputs@plt+0x3ad4>
   384b0:	ldr	r3, [sp, #32]
   384b4:	ldr	r2, [sp, #40]	; 0x28
   384b8:	cmp	r0, #0
   384bc:	bne	38580 <fputs@plt+0x27410>
   384c0:	ldr	r3, [sp, #20]
   384c4:	ldrh	r3, [r3, #28]
   384c8:	tst	r3, #1
   384cc:	bne	384fc <fputs@plt+0x2738c>
   384d0:	ldr	r3, [r2]
   384d4:	ldr	r3, [r3, #4]
   384d8:	tst	r3, #2
   384dc:	beq	384fc <fputs@plt+0x2738c>
   384e0:	mov	r2, r8
   384e4:	ldr	r1, [pc, #468]	; 386c0 <fputs@plt+0x27550>
   384e8:	mov	r0, sl
   384ec:	bl	319cc <fputs@plt+0x2085c>
   384f0:	mov	r0, #2
   384f4:	add	sp, sp, #76	; 0x4c
   384f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   384fc:	ldr	r3, [sp, #44]	; 0x2c
   38500:	mov	r2, r4
   38504:	str	r3, [sp, #4]
   38508:	ldr	r3, [pc, #436]	; 386c4 <fputs@plt+0x27554>
   3850c:	mov	r1, r9
   38510:	str	r3, [sp]
   38514:	mov	r0, sl
   38518:	mov	r3, r5
   3851c:	bl	231b0 <fputs@plt+0x12040>
   38520:	ldr	r2, [r5, #4]
   38524:	ands	r4, r2, #4194304	; 0x400000
   38528:	bne	38654 <fputs@plt+0x274e4>
   3852c:	ldr	r0, [sl]
   38530:	ldr	r3, [r0, #296]	; 0x128
   38534:	cmp	r3, #0
   38538:	beq	38654 <fputs@plt+0x274e4>
   3853c:	ldr	r1, [sp, #24]
   38540:	bl	18040 <fputs@plt+0x6ed0>
   38544:	subs	r3, r0, #0
   38548:	blt	38654 <fputs@plt+0x274e4>
   3854c:	ldrb	r2, [r5]
   38550:	cmp	r2, #62	; 0x3e
   38554:	ldreq	r1, [sl, #420]	; 0x1a4
   38558:	beq	38604 <fputs@plt+0x27494>
   3855c:	ldr	r2, [sp, #20]
   38560:	ldr	r1, [r2, #4]
   38564:	mov	r2, r4
   38568:	mov	ip, r1
   3856c:	ldr	r0, [r1]
   38570:	cmp	r2, r0
   38574:	blt	385e4 <fputs@plt+0x27474>
   38578:	mov	r1, #0
   3857c:	b	38604 <fputs@plt+0x27494>
   38580:	add	r4, r4, #1
   38584:	cmp	r4, r3
   38588:	blt	38484 <fputs@plt+0x27314>
   3858c:	ldr	r3, [sp, #20]
   38590:	mov	r4, #0
   38594:	ldr	r3, [r3, #16]
   38598:	str	r3, [sp, #20]
   3859c:	ldr	r3, [sp, #44]	; 0x2c
   385a0:	add	r3, r3, #1
   385a4:	str	r3, [sp, #44]	; 0x2c
   385a8:	b	37f28 <fputs@plt+0x26db8>
   385ac:	ldr	r3, [sp, #12]
   385b0:	cmp	r3, #0
   385b4:	ldr	r3, [sp, #16]
   385b8:	beq	385d4 <fputs@plt+0x27464>
   385bc:	str	r3, [sp]
   385c0:	ldr	r1, [pc, #256]	; 386c8 <fputs@plt+0x27558>
   385c4:	ldr	r3, [sp, #12]
   385c8:	mov	r0, sl
   385cc:	bl	319cc <fputs@plt+0x2085c>
   385d0:	b	37fbc <fputs@plt+0x26e4c>
   385d4:	ldr	r1, [pc, #240]	; 386cc <fputs@plt+0x2755c>
   385d8:	mov	r0, sl
   385dc:	bl	319cc <fputs@plt+0x2085c>
   385e0:	b	37fbc <fputs@plt+0x26e4c>
   385e4:	add	ip, ip, #72	; 0x48
   385e8:	ldr	r4, [r5, #28]
   385ec:	ldr	lr, [ip, #-20]	; 0xffffffec
   385f0:	cmp	r4, lr
   385f4:	bne	38624 <fputs@plt+0x274b4>
   385f8:	mov	r0, #72	; 0x48
   385fc:	mla	r2, r0, r2, r1
   38600:	ldr	r1, [r2, #24]
   38604:	cmp	r1, #0
   38608:	ldrsh	r2, [r5, #32]
   3860c:	beq	38654 <fputs@plt+0x274e4>
   38610:	cmp	r2, #0
   38614:	blt	3862c <fputs@plt+0x274bc>
   38618:	ldr	r0, [r1, #4]
   3861c:	ldr	r2, [r0, r2, lsl #4]
   38620:	b	3863c <fputs@plt+0x274cc>
   38624:	add	r2, r2, #1
   38628:	b	38570 <fputs@plt+0x27400>
   3862c:	ldrsh	r2, [r1, #32]
   38630:	cmp	r2, #0
   38634:	ldrlt	r2, [pc, #148]	; 386d0 <fputs@plt+0x27560>
   38638:	bge	38618 <fputs@plt+0x274a8>
   3863c:	ldr	r1, [r1]
   38640:	mov	r0, sl
   38644:	bl	37db0 <fputs@plt+0x26c40>
   38648:	cmp	r0, #2
   3864c:	moveq	r3, #101	; 0x65
   38650:	strbeq	r3, [r5]
   38654:	ldr	r3, [sp, #112]	; 0x70
   38658:	ldr	r2, [sp, #112]	; 0x70
   3865c:	ldr	r3, [r3, #20]
   38660:	add	r3, r3, #1
   38664:	str	r3, [r2, #20]
   38668:	ldr	r3, [sp, #20]
   3866c:	cmp	r3, r2
   38670:	ldrne	r3, [r2, #16]
   38674:	strne	r3, [sp, #112]	; 0x70
   38678:	bne	38654 <fputs@plt+0x274e4>
   3867c:	mov	r0, #1
   38680:	b	384f4 <fputs@plt+0x27384>
   38684:	ldr	r3, [r6, #64]	; 0x40
   38688:	ldr	r9, [r6, #4]
   3868c:	str	r3, [sp, #24]
   38690:	ldrsh	r7, [r6, #34]	; 0x22
   38694:	mov	r8, #0
   38698:	b	38408 <fputs@plt+0x27298>
   3869c:	cmp	r7, #0
   386a0:	addge	r4, r4, #1
   386a4:	bge	38358 <fputs@plt+0x271e8>
   386a8:	b	3842c <fputs@plt+0x272bc>
   386ac:	andeq	r8, r7, ip, ror r4
   386b0:	andeq	r8, r7, sp, ror #8
   386b4:			; <UNDEFINED> instruction: 0x000784b9
   386b8:	muleq	r7, r2, r4
   386bc:	muleq	r7, r6, r4
   386c0:	muleq	r7, sl, r4
   386c4:	ldrdeq	r1, [r7], -ip
   386c8:	andeq	r8, r7, r6, asr #9
   386cc:	ldrdeq	r8, [r7], -r0
   386d0:	ldrdeq	r7, [r7], -r6
   386d4:	ldr	r2, [r1, #4]
   386d8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   386dc:	ands	r7, r2, #4
   386e0:	sub	sp, sp, #68	; 0x44
   386e4:	beq	386f0 <fputs@plt+0x27580>
   386e8:	mov	sl, #1
   386ec:	b	38820 <fputs@plt+0x276b0>
   386f0:	ldr	r5, [r0, #24]
   386f4:	orr	r3, r2, #4
   386f8:	mov	r4, r1
   386fc:	ldr	r6, [r5]
   38700:	str	r3, [r1, #4]
   38704:	ldrb	r3, [r1]
   38708:	str	r0, [sp, #12]
   3870c:	cmp	r3, #119	; 0x77
   38710:	beq	38730 <fputs@plt+0x275c0>
   38714:	bhi	38798 <fputs@plt+0x27628>
   38718:	cmp	r3, #27
   3871c:	beq	38800 <fputs@plt+0x27690>
   38720:	cmp	r3, #75	; 0x4b
   38724:	beq	38730 <fputs@plt+0x275c0>
   38728:	cmp	r3, #20
   3872c:	bne	38770 <fputs@plt+0x27600>
   38730:	tst	r2, #2048	; 0x800
   38734:	beq	38770 <fputs@plt+0x27600>
   38738:	mov	r3, #52	; 0x34
   3873c:	ldr	r2, [pc, #1068]	; 38b70 <fputs@plt+0x27a00>
   38740:	ldrh	r1, [r5, #28]
   38744:	mov	r0, r6
   38748:	ldr	r7, [r5, #20]
   3874c:	bl	31d5c <fputs@plt+0x20bec>
   38750:	ldr	r1, [r4, #20]
   38754:	ldr	r0, [sp, #12]
   38758:	bl	1bf18 <fputs@plt+0xada8>
   3875c:	ldr	r3, [r5, #20]
   38760:	cmp	r7, r3
   38764:	ldrne	r3, [r4, #4]
   38768:	orrne	r3, r3, #32
   3876c:	strne	r3, [r4, #4]
   38770:	ldr	sl, [r6, #68]	; 0x44
   38774:	cmp	sl, #0
   38778:	movne	sl, #2
   3877c:	bne	38820 <fputs@plt+0x276b0>
   38780:	ldr	r3, [r6]
   38784:	ldrb	sl, [r3, #69]	; 0x45
   38788:	cmp	sl, #0
   3878c:	movne	sl, #2
   38790:	moveq	sl, #0
   38794:	b	38820 <fputs@plt+0x276b0>
   38798:	cmp	r3, #135	; 0x87
   3879c:	beq	38b2c <fputs@plt+0x279bc>
   387a0:	cmp	r3, #151	; 0x97
   387a4:	beq	3882c <fputs@plt+0x276bc>
   387a8:	cmp	r3, #122	; 0x7a
   387ac:	bne	38770 <fputs@plt+0x27600>
   387b0:	ldrh	r1, [r5, #28]
   387b4:	mov	r3, #32
   387b8:	ldr	r2, [pc, #948]	; 38b74 <fputs@plt+0x27a04>
   387bc:	mov	r0, r6
   387c0:	bl	31d5c <fputs@plt+0x20bec>
   387c4:	ldr	r3, [r4, #16]
   387c8:	ldrb	r2, [r3]
   387cc:	cmp	r2, #27
   387d0:	ldr	r2, [r4, #12]
   387d4:	ldreq	r3, [r3, #8]
   387d8:	moveq	r1, r7
   387dc:	ldrne	r1, [r2, #8]
   387e0:	ldrne	r2, [r3, #12]
   387e4:	ldrne	r3, [r3, #16]
   387e8:	ldreq	r2, [r2, #8]
   387ec:	ldrne	r2, [r2, #8]
   387f0:	ldrne	r3, [r3, #8]
   387f4:	str	r4, [sp, #4]
   387f8:	str	r5, [sp]
   387fc:	b	38814 <fputs@plt+0x276a4>
   38800:	str	r1, [sp, #4]
   38804:	str	r5, [sp]
   38808:	mov	r2, r7
   3880c:	ldr	r3, [r1, #8]
   38810:	mov	r1, r7
   38814:	mov	r0, r6
   38818:	bl	37e7c <fputs@plt+0x26d0c>
   3881c:	mov	sl, r0
   38820:	mov	r0, sl
   38824:	add	sp, sp, #68	; 0x44
   38828:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3882c:	ldr	r9, [r1, #20]
   38830:	ldr	r3, [r6]
   38834:	cmp	r9, #0
   38838:	ldr	r2, [pc, #824]	; 38b78 <fputs@plt+0x27a08>
   3883c:	ldrb	fp, [r3, #66]	; 0x42
   38840:	ldrh	r1, [r5, #28]
   38844:	mov	r3, #16
   38848:	mov	r0, r6
   3884c:	ldrne	sl, [r9]
   38850:	moveq	sl, r9
   38854:	bl	31d5c <fputs@plt+0x20bec>
   38858:	ldr	r8, [r4, #8]
   3885c:	mov	r0, r8
   38860:	bl	18f64 <fputs@plt+0x7df4>
   38864:	mov	r3, #0
   38868:	str	r3, [sp]
   3886c:	mov	r2, sl
   38870:	mov	r3, fp
   38874:	mov	r1, r8
   38878:	str	r0, [sp, #8]
   3887c:	ldr	r0, [r6]
   38880:	bl	20740 <fputs@plt+0xf5d0>
   38884:	subs	r7, r0, #0
   38888:	bne	388e4 <fputs@plt+0x27774>
   3888c:	str	r7, [sp]
   38890:	mov	r3, fp
   38894:	mvn	r2, #1
   38898:	mov	r1, r8
   3889c:	ldr	r0, [r6]
   388a0:	bl	20740 <fputs@plt+0xf5d0>
   388a4:	subs	r7, r0, #0
   388a8:	bne	38b1c <fputs@plt+0x279ac>
   388ac:	ldr	r3, [r6]
   388b0:	ldrb	r3, [r3, #149]	; 0x95
   388b4:	cmp	r3, #0
   388b8:	bne	388dc <fputs@plt+0x2776c>
   388bc:	ldr	r2, [sp, #8]
   388c0:	ldr	r1, [pc, #692]	; 38b7c <fputs@plt+0x27a0c>
   388c4:	mov	r3, r8
   388c8:	mov	r0, r6
   388cc:	bl	319cc <fputs@plt+0x2085c>
   388d0:	ldr	r3, [r5, #24]
   388d4:	add	r3, r3, #1
   388d8:	str	r3, [r5, #24]
   388dc:	mov	sl, #0
   388e0:	b	38a74 <fputs@plt+0x27904>
   388e4:	ldrh	r3, [r7, #2]
   388e8:	ldr	fp, [r7, #16]
   388ec:	tst	r3, #1024	; 0x400
   388f0:	beq	38950 <fputs@plt+0x277e0>
   388f4:	ldr	r3, [r4, #4]
   388f8:	cmp	sl, #2
   388fc:	orr	r3, r3, #266240	; 0x41000
   38900:	str	r3, [r4, #4]
   38904:	bne	389e8 <fputs@plt+0x27878>
   38908:	ldr	r3, [r9, #4]
   3890c:	ldr	r1, [pc, #620]	; 38b80 <fputs@plt+0x27a10>
   38910:	mov	r0, #0
   38914:	ldr	r3, [r3, #20]
   38918:	strd	r0, [sp, #32]
   3891c:	ldrb	r2, [r3]
   38920:	cmp	r2, #133	; 0x85
   38924:	beq	389a0 <fputs@plt+0x27830>
   38928:	mvn	r3, #0
   3892c:	cmp	r3, #0
   38930:	str	r3, [r4, #28]
   38934:	bge	38950 <fputs@plt+0x277e0>
   38938:	ldr	r1, [pc, #580]	; 38b84 <fputs@plt+0x27a14>
   3893c:	mov	r0, r6
   38940:	bl	319cc <fputs@plt+0x2085c>
   38944:	ldr	r3, [r5, #24]
   38948:	add	r3, r3, #1
   3894c:	str	r3, [r5, #24]
   38950:	mov	r2, #0
   38954:	str	r2, [sp]
   38958:	mov	r1, #31
   3895c:	ldr	r3, [r7, #20]
   38960:	mov	r0, r6
   38964:	bl	31a88 <fputs@plt+0x20918>
   38968:	subs	sl, r0, #0
   3896c:	beq	38a04 <fputs@plt+0x27894>
   38970:	cmp	sl, #1
   38974:	bne	38994 <fputs@plt+0x27824>
   38978:	ldr	r2, [r7, #20]
   3897c:	ldr	r1, [pc, #516]	; 38b88 <fputs@plt+0x27a18>
   38980:	mov	r0, r6
   38984:	bl	319cc <fputs@plt+0x2085c>
   38988:	ldr	r3, [r5, #24]
   3898c:	add	r3, r3, #1
   38990:	str	r3, [r5, #24]
   38994:	mov	r3, #101	; 0x65
   38998:	strb	r3, [r4]
   3899c:	b	386e8 <fputs@plt+0x27578>
   389a0:	ldr	sl, [r3, #8]
   389a4:	mov	r0, sl
   389a8:	bl	18f64 <fputs@plt+0x7df4>
   389ac:	mov	r3, #1
   389b0:	add	r1, sp, #32
   389b4:	mov	r2, r0
   389b8:	mov	r0, sl
   389bc:	bl	14c84 <fputs@plt+0x3b14>
   389c0:	vldr	d7, [sp, #32]
   389c4:	vldr	d6, [pc, #404]	; 38b60 <fputs@plt+0x279f0>
   389c8:	vcmpe.f64	d7, d6
   389cc:	vmrs	APSR_nzcv, fpscr
   389d0:	bgt	38928 <fputs@plt+0x277b8>
   389d4:	vldr	d6, [pc, #396]	; 38b68 <fputs@plt+0x279f8>
   389d8:	vmul.f64	d7, d7, d6
   389dc:	vcvt.s32.f64	s15, d7
   389e0:	vmov	r3, s15
   389e4:	b	3892c <fputs@plt+0x277bc>
   389e8:	ldr	r3, [r7, #20]
   389ec:	ldrb	r3, [r3]
   389f0:	cmp	r3, #117	; 0x75
   389f4:	moveq	r3, #8388608	; 0x800000
   389f8:	movne	r3, #125829120	; 0x7800000
   389fc:	str	r3, [r4, #28]
   38a00:	b	38950 <fputs@plt+0x277e0>
   38a04:	ldrh	r2, [r7, #2]
   38a08:	tst	r2, #10240	; 0x2800
   38a0c:	ldrne	r3, [r4, #4]
   38a10:	orrne	r3, r3, #524288	; 0x80000
   38a14:	strne	r3, [r4, #4]
   38a18:	tst	r2, #2048	; 0x800
   38a1c:	bne	38a34 <fputs@plt+0x278c4>
   38a20:	mov	r3, #32
   38a24:	ldr	r2, [pc, #352]	; 38b8c <fputs@plt+0x27a1c>
   38a28:	ldrh	r1, [r5, #28]
   38a2c:	mov	r0, r6
   38a30:	bl	31d5c <fputs@plt+0x20bec>
   38a34:	cmp	fp, #0
   38a38:	beq	38a74 <fputs@plt+0x27904>
   38a3c:	ldrh	r3, [r5, #28]
   38a40:	tst	r3, #1
   38a44:	bicne	r3, r3, #1
   38a48:	strhne	r3, [r5, #28]
   38a4c:	movne	sl, #1
   38a50:	bne	38a74 <fputs@plt+0x27904>
   38a54:	mov	r3, r8
   38a58:	ldr	r2, [sp, #8]
   38a5c:	ldr	r1, [pc, #300]	; 38b90 <fputs@plt+0x27a20>
   38a60:	mov	r0, r6
   38a64:	bl	319cc <fputs@plt+0x2085c>
   38a68:	ldr	r3, [r5, #24]
   38a6c:	add	r3, r3, #1
   38a70:	str	r3, [r5, #24]
   38a74:	mov	r1, r9
   38a78:	ldr	r0, [sp, #12]
   38a7c:	bl	1c14c <fputs@plt+0xafdc>
   38a80:	cmp	sl, #0
   38a84:	beq	386e8 <fputs@plt+0x27578>
   38a88:	ldr	r8, [pc, #260]	; 38b94 <fputs@plt+0x27a24>
   38a8c:	mvn	r3, #102	; 0x66
   38a90:	mov	r6, r5
   38a94:	add	r9, sp, #20
   38a98:	strb	r3, [r4]
   38a9c:	mov	r3, #0
   38aa0:	strb	r3, [r4, #38]	; 0x26
   38aa4:	ldr	fp, [r6, #4]
   38aa8:	mov	r2, #28
   38aac:	mov	r1, #0
   38ab0:	add	r0, sp, #32
   38ab4:	bl	10f48 <memset@plt>
   38ab8:	mov	r3, #0
   38abc:	ldr	r1, [r4, #20]
   38ac0:	add	r0, sp, #32
   38ac4:	str	r3, [sp, #24]
   38ac8:	str	r3, [sp, #28]
   38acc:	str	r8, [sp, #36]	; 0x24
   38ad0:	str	r9, [sp, #56]	; 0x38
   38ad4:	str	fp, [sp, #20]
   38ad8:	bl	1c14c <fputs@plt+0xafdc>
   38adc:	ldr	r3, [sp, #24]
   38ae0:	cmp	r3, #0
   38ae4:	bgt	38af4 <fputs@plt+0x27984>
   38ae8:	ldr	r3, [sp, #28]
   38aec:	cmp	r3, #0
   38af0:	bne	38b44 <fputs@plt+0x279d4>
   38af4:	ldrh	r3, [r7, #2]
   38af8:	ldrh	r2, [r6, #28]
   38afc:	and	r3, r3, #4096	; 0x1000
   38b00:	orr	r3, r3, #2
   38b04:	orr	r3, r3, r2
   38b08:	strh	r3, [r6, #28]
   38b0c:	ldrh	r3, [r5, #28]
   38b10:	orr	r3, r3, #1
   38b14:	strh	r3, [r5, #28]
   38b18:	b	38820 <fputs@plt+0x276b0>
   38b1c:	mov	r3, r8
   38b20:	ldr	r2, [sp, #8]
   38b24:	ldr	r1, [pc, #108]	; 38b98 <fputs@plt+0x27a28>
   38b28:	b	388c8 <fputs@plt+0x27758>
   38b2c:	mov	r3, #52	; 0x34
   38b30:	ldr	r2, [pc, #100]	; 38b9c <fputs@plt+0x27a2c>
   38b34:	ldrh	r1, [r5, #28]
   38b38:	mov	r0, r6
   38b3c:	bl	31d5c <fputs@plt+0x20bec>
   38b40:	b	38770 <fputs@plt+0x27600>
   38b44:	ldrb	r3, [r4, #38]	; 0x26
   38b48:	add	r3, r3, #1
   38b4c:	strb	r3, [r4, #38]	; 0x26
   38b50:	ldr	r6, [r6, #16]
   38b54:	cmp	r6, #0
   38b58:	bne	38aa4 <fputs@plt+0x27934>
   38b5c:	b	38b0c <fputs@plt+0x2799c>
   38b60:	andeq	r0, r0, r0
   38b64:	svccc	0x00f00000	; IMB
   38b68:	andeq	r0, r0, r0
   38b6c:	movmi	r0, r0
   38b70:	ldrdeq	r8, [r7], -r6
   38b74:	ldrdeq	r8, [r7], -r7
   38b78:	andeq	r8, r7, r4, ror #10
   38b7c:	muleq	r7, r2, r5
   38b80:	svclt	0x00f00000	; IMB
   38b84:	andeq	r8, r7, r8, ror #9
   38b88:	andeq	r8, r7, pc, lsr #10
   38b8c:	andeq	r8, r7, r2, asr r5
   38b90:	andeq	r8, r7, lr, ror #10
   38b94:	andeq	ip, r1, r0, lsl #18
   38b98:	andeq	r8, r7, r9, lsr #11
   38b9c:	andeq	r8, r7, r1, ror #11
   38ba0:	push	{r1, r2, r3}
   38ba4:	push	{r0, r1, r2, r4, lr}
   38ba8:	mov	r4, r0
   38bac:	ldr	r1, [r0, #44]	; 0x2c
   38bb0:	ldr	r0, [r0]
   38bb4:	bl	1e0ec <fputs@plt+0xcf7c>
   38bb8:	add	r2, sp, #24
   38bbc:	ldr	r1, [sp, #20]
   38bc0:	ldr	r0, [r4]
   38bc4:	str	r2, [sp, #4]
   38bc8:	bl	31528 <fputs@plt+0x203b8>
   38bcc:	str	r0, [r4, #44]	; 0x2c
   38bd0:	add	sp, sp, #12
   38bd4:	pop	{r4, lr}
   38bd8:	add	sp, sp, #12
   38bdc:	bx	lr
   38be0:	cmp	r1, #0
   38be4:	push	{r4, r5, r6, lr}
   38be8:	beq	38c34 <fputs@plt+0x27ac4>
   38bec:	ldr	r3, [r0]
   38bf0:	add	r3, r3, #448	; 0x1c0
   38bf4:	ldrd	r4, [r3, #-8]
   38bf8:	ldrd	r2, [r3]
   38bfc:	adds	r2, r2, r4
   38c00:	adc	r3, r3, r5
   38c04:	cmp	r2, #1
   38c08:	sbcs	r3, r3, #0
   38c0c:	movlt	r1, #0
   38c10:	blt	38c44 <fputs@plt+0x27ad4>
   38c14:	ldr	r3, [pc, #48]	; 38c4c <fputs@plt+0x27adc>
   38c18:	ldr	r1, [pc, #48]	; 38c50 <fputs@plt+0x27ae0>
   38c1c:	str	r3, [r0, #80]	; 0x50
   38c20:	mov	r3, #2
   38c24:	strb	r3, [r0, #86]	; 0x56
   38c28:	bl	38ba0 <fputs@plt+0x27a30>
   38c2c:	mov	r1, #1
   38c30:	b	38c44 <fputs@plt+0x27ad4>
   38c34:	ldrd	r2, [r0, #144]	; 0x90
   38c38:	cmp	r2, #1
   38c3c:	sbcs	r3, r3, #0
   38c40:	bge	38c14 <fputs@plt+0x27aa4>
   38c44:	mov	r0, r1
   38c48:	pop	{r4, r5, r6, pc}
   38c4c:	andeq	r0, r0, r3, lsl r3
   38c50:	andeq	r8, r7, ip, ror #11
   38c54:	push	{r1, r2, r3}
   38c58:	push	{r0, r1, lr}
   38c5c:	add	r2, sp, #16
   38c60:	ldr	r1, [sp, #12]
   38c64:	str	r2, [sp, #4]
   38c68:	bl	31528 <fputs@plt+0x203b8>
   38c6c:	add	sp, sp, #8
   38c70:	pop	{lr}		; (ldr lr, [sp], #4)
   38c74:	add	sp, sp, #12
   38c78:	bx	lr
   38c7c:	push	{r4, r5, r6, r7, r8, lr}
   38c80:	mov	r5, r0
   38c84:	ldr	r4, [r0]
   38c88:	ldrb	r3, [r4, #69]	; 0x45
   38c8c:	cmp	r3, #0
   38c90:	bne	38cf8 <fputs@plt+0x27b88>
   38c94:	ldr	r3, [r4, #24]
   38c98:	tst	r3, #65536	; 0x10000
   38c9c:	bne	38cf8 <fputs@plt+0x27b88>
   38ca0:	cmp	r1, #0
   38ca4:	mov	r7, r2
   38ca8:	mov	r0, r4
   38cac:	ldr	r2, [pc, #100]	; 38d18 <fputs@plt+0x27ba8>
   38cb0:	movne	r2, r1
   38cb4:	ldr	r1, [pc, #96]	; 38d1c <fputs@plt+0x27bac>
   38cb8:	bl	38c54 <fputs@plt+0x27ae4>
   38cbc:	cmp	r7, #0
   38cc0:	mov	r6, r0
   38cc4:	beq	38ce0 <fputs@plt+0x27b70>
   38cc8:	mov	r2, r0
   38ccc:	mov	r3, r7
   38cd0:	ldr	r1, [pc, #72]	; 38d20 <fputs@plt+0x27bb0>
   38cd4:	mov	r0, r4
   38cd8:	bl	38c54 <fputs@plt+0x27ae4>
   38cdc:	mov	r6, r0
   38ce0:	ldr	r3, [r5, #4]
   38ce4:	mov	r0, r4
   38ce8:	ldr	r1, [r3]
   38cec:	bl	1e0ec <fputs@plt+0xcf7c>
   38cf0:	ldr	r3, [r5, #4]
   38cf4:	str	r6, [r3]
   38cf8:	ldrb	r3, [r4, #69]	; 0x45
   38cfc:	cmp	r3, #0
   38d00:	movne	r0, #7
   38d04:	bne	38d10 <fputs@plt+0x27ba0>
   38d08:	ldr	r0, [pc, #20]	; 38d24 <fputs@plt+0x27bb4>
   38d0c:	bl	2f3e4 <fputs@plt+0x1e274>
   38d10:	str	r0, [r5, #12]
   38d14:	pop	{r4, r5, r6, r7, r8, pc}
   38d18:	andeq	r8, r7, r8, lsr #15
   38d1c:	andeq	r8, r7, sl, lsl #12
   38d20:	andeq	r8, r7, r9, lsr #12
   38d24:	andeq	sl, r1, r2, ror #24
   38d28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38d2c:	sub	sp, sp, #52	; 0x34
   38d30:	mov	r9, r3
   38d34:	ldr	r7, [sp, #88]	; 0x58
   38d38:	ldr	r3, [r1, #52]	; 0x34
   38d3c:	ldr	sl, [r1, #48]	; 0x30
   38d40:	ldr	r5, [r0, #336]	; 0x150
   38d44:	mov	r4, r0
   38d48:	mov	fp, r1
   38d4c:	mov	r8, r2
   38d50:	str	r3, [sp, #16]
   38d54:	mov	r3, #0
   38d58:	str	r3, [sp, #28]
   38d5c:	cmp	r5, #0
   38d60:	bne	38dac <fputs@plt+0x27c3c>
   38d64:	ldr	r2, [fp]
   38d68:	ldr	r1, [pc, #712]	; 39038 <fputs@plt+0x27ec8>
   38d6c:	mov	r0, r4
   38d70:	bl	38c54 <fputs@plt+0x27ae4>
   38d74:	subs	r3, r0, #0
   38d78:	str	r3, [sp, #12]
   38d7c:	beq	38da4 <fputs@plt+0x27c34>
   38d80:	mov	r2, #28
   38d84:	mov	r3, #0
   38d88:	mov	r0, r4
   38d8c:	bl	205a0 <fputs@plt+0xf430>
   38d90:	subs	r6, r0, #0
   38d94:	bne	38de4 <fputs@plt+0x27c74>
   38d98:	ldr	r1, [sp, #12]
   38d9c:	mov	r0, r4
   38da0:	bl	1e0ec <fputs@plt+0xcf7c>
   38da4:	mov	r9, #7
   38da8:	b	38dd0 <fputs@plt+0x27c60>
   38dac:	ldr	r3, [r5, #4]
   38db0:	cmp	fp, r3
   38db4:	bne	38ddc <fputs@plt+0x27c6c>
   38db8:	ldr	r2, [fp]
   38dbc:	ldr	r1, [pc, #632]	; 3903c <fputs@plt+0x27ecc>
   38dc0:	mov	r0, r4
   38dc4:	bl	38c54 <fputs@plt+0x27ae4>
   38dc8:	mov	r9, #6
   38dcc:	str	r0, [r7]
   38dd0:	mov	r0, r9
   38dd4:	add	sp, sp, #52	; 0x34
   38dd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38ddc:	ldr	r5, [r5, #8]
   38de0:	b	38d5c <fputs@plt+0x27bec>
   38de4:	ldr	r1, [fp, #64]	; 0x40
   38de8:	stm	r6, {r4, r8}
   38dec:	mov	r0, r4
   38df0:	bl	18040 <fputs@plt+0x6ed0>
   38df4:	ldr	r3, [r4, #16]
   38df8:	ldr	r2, [r3, r0, lsl #4]
   38dfc:	ldr	r3, [fp, #52]	; 0x34
   38e00:	mov	r0, r4
   38e04:	str	r6, [sp, #32]
   38e08:	str	r2, [r3, #4]
   38e0c:	ldr	r3, [r4, #336]	; 0x150
   38e10:	mov	r2, sl
   38e14:	str	r3, [sp, #40]	; 0x28
   38e18:	add	r3, sp, #32
   38e1c:	str	r3, [r4, #336]	; 0x150
   38e20:	add	r3, sp, #28
   38e24:	str	r3, [sp, #4]
   38e28:	add	r3, r6, #8
   38e2c:	str	r3, [sp]
   38e30:	ldr	r3, [sp, #16]
   38e34:	ldr	r1, [r8, #8]
   38e38:	str	fp, [sp, #36]	; 0x24
   38e3c:	str	r5, [sp, #44]	; 0x2c
   38e40:	blx	r9
   38e44:	ldr	r3, [sp, #40]	; 0x28
   38e48:	str	r3, [r4, #336]	; 0x150
   38e4c:	cmp	r0, #7
   38e50:	mov	r9, r0
   38e54:	bne	38e9c <fputs@plt+0x27d2c>
   38e58:	mov	r0, r4
   38e5c:	bl	1ae98 <fputs@plt+0x9d28>
   38e60:	ldr	r2, [sp, #28]
   38e64:	cmp	r2, #0
   38e68:	bne	38f00 <fputs@plt+0x27d90>
   38e6c:	ldr	r2, [sp, #12]
   38e70:	ldr	r1, [pc, #456]	; 39040 <fputs@plt+0x27ed0>
   38e74:	mov	r0, r4
   38e78:	bl	38c54 <fputs@plt+0x27ae4>
   38e7c:	str	r0, [r7]
   38e80:	mov	r1, r6
   38e84:	mov	r0, r4
   38e88:	bl	1e0ec <fputs@plt+0xcf7c>
   38e8c:	ldr	r1, [sp, #12]
   38e90:	mov	r0, r4
   38e94:	bl	1e0ec <fputs@plt+0xcf7c>
   38e98:	b	38dd0 <fputs@plt+0x27c60>
   38e9c:	cmp	r0, #0
   38ea0:	bne	38e60 <fputs@plt+0x27cf0>
   38ea4:	ldr	r3, [r6, #8]
   38ea8:	cmp	r3, #0
   38eac:	beq	38e8c <fputs@plt+0x27d1c>
   38eb0:	str	r5, [r3]
   38eb4:	str	r5, [r3, #4]
   38eb8:	str	r5, [r3, #8]
   38ebc:	ldr	r3, [r6, #8]
   38ec0:	ldr	r2, [r8]
   38ec4:	mov	r8, #1
   38ec8:	str	r2, [r3]
   38ecc:	ldr	r3, [sp, #44]	; 0x2c
   38ed0:	str	r8, [r6, #12]
   38ed4:	cmp	r3, #0
   38ed8:	bne	38f1c <fputs@plt+0x27dac>
   38edc:	ldr	r2, [fp]
   38ee0:	ldr	r1, [pc, #348]	; 39044 <fputs@plt+0x27ed4>
   38ee4:	mov	r0, r4
   38ee8:	bl	38c54 <fputs@plt+0x27ae4>
   38eec:	mov	r9, r8
   38ef0:	str	r0, [r7]
   38ef4:	mov	r0, r6
   38ef8:	bl	1e3c8 <fputs@plt+0xd258>
   38efc:	b	38e8c <fputs@plt+0x27d1c>
   38f00:	ldr	r1, [pc, #304]	; 39038 <fputs@plt+0x27ec8>
   38f04:	mov	r0, r4
   38f08:	bl	38c54 <fputs@plt+0x27ae4>
   38f0c:	str	r0, [r7]
   38f10:	ldr	r0, [sp, #28]
   38f14:	bl	1abdc <fputs@plt+0x9a6c>
   38f18:	b	38e80 <fputs@plt+0x27d10>
   38f1c:	ldr	r3, [fp, #56]	; 0x38
   38f20:	mov	r8, r5
   38f24:	str	r3, [r6, #24]
   38f28:	str	r6, [fp, #56]	; 0x38
   38f2c:	ldrsh	r3, [fp, #34]	; 0x22
   38f30:	cmp	r5, r3
   38f34:	bge	38e8c <fputs@plt+0x27d1c>
   38f38:	ldr	r0, [fp, #4]
   38f3c:	lsl	r3, r5, #4
   38f40:	ldr	r1, [pc, #256]	; 39048 <fputs@plt+0x27ed8>
   38f44:	add	r0, r0, r3
   38f48:	str	r3, [sp, #20]
   38f4c:	bl	1cfa4 <fputs@plt+0xbe34>
   38f50:	mov	r6, r9
   38f54:	mov	sl, r0
   38f58:	bl	18f64 <fputs@plt+0x7df4>
   38f5c:	mov	r7, sl
   38f60:	str	r0, [sp, #16]
   38f64:	ldr	r3, [sp, #16]
   38f68:	cmp	r6, r3
   38f6c:	ldrbge	r3, [fp, #42]	; 0x2a
   38f70:	orrge	r3, r8, r3
   38f74:	strbge	r3, [fp, #42]	; 0x2a
   38f78:	bge	39014 <fputs@plt+0x27ea4>
   38f7c:	mov	r2, #6
   38f80:	mov	r1, r7
   38f84:	ldr	r0, [pc, #192]	; 3904c <fputs@plt+0x27edc>
   38f88:	bl	25a20 <fputs@plt+0x148b0>
   38f8c:	cmp	r0, #0
   38f90:	bne	38fb4 <fputs@plt+0x27e44>
   38f94:	cmp	r6, #0
   38f98:	beq	38fa8 <fputs@plt+0x27e38>
   38f9c:	ldrb	r3, [r7, #-1]
   38fa0:	cmp	r3, #32
   38fa4:	bne	38fb4 <fputs@plt+0x27e44>
   38fa8:	ldrb	r3, [r7, #6]
   38fac:	tst	r3, #223	; 0xdf
   38fb0:	beq	3901c <fputs@plt+0x27eac>
   38fb4:	add	r6, r6, #1
   38fb8:	add	r7, r7, #1
   38fbc:	b	38f64 <fputs@plt+0x27df4>
   38fc0:	ldrb	r0, [r2, r3]
   38fc4:	strb	r0, [r2], #1
   38fc8:	ldr	ip, [sp, #16]
   38fcc:	add	r0, sl, r2
   38fd0:	cmp	ip, r0
   38fd4:	bge	38fc0 <fputs@plt+0x27e50>
   38fd8:	cmp	r6, #0
   38fdc:	ldrb	r3, [r7]
   38fe0:	clz	r3, r3
   38fe4:	lsr	r3, r3, #5
   38fe8:	movle	r3, #0
   38fec:	cmp	r3, #0
   38ff0:	movne	r3, #0
   38ff4:	strbne	r3, [r1, #-1]
   38ff8:	ldr	r2, [sp, #20]
   38ffc:	ldr	r3, [fp, #4]
   39000:	mov	r8, #128	; 0x80
   39004:	add	r3, r3, r2
   39008:	ldrb	r2, [r3, #15]
   3900c:	orr	r2, r2, #2
   39010:	strb	r2, [r3, #15]
   39014:	add	r5, r5, #1
   39018:	b	38f2c <fputs@plt+0x27dbc>
   3901c:	cmp	r3, #0
   39020:	add	r2, sl, r6
   39024:	movne	r3, #7
   39028:	moveq	r3, #6
   3902c:	mov	r1, r2
   39030:	sub	sl, r3, sl
   39034:	b	38fc8 <fputs@plt+0x27e58>
   39038:	andeq	r7, r7, r0, asr fp
   3903c:	andeq	r8, r7, r1, lsr r6
   39040:	andeq	r8, r7, fp, asr r6
   39044:	andeq	r8, r7, r9, ror r6
   39048:	ldrdeq	r1, [r7], -ip
   3904c:	andeq	r8, r7, r7, lsr #13
   39050:	ldrb	r3, [r0, #453]	; 0x1c5
   39054:	cmp	r3, #0
   39058:	bxne	lr
   3905c:	ldrb	r3, [r0, #16]
   39060:	cmp	r3, #0
   39064:	bxne	lr
   39068:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3906c:	sub	sp, sp, #60	; 0x3c
   39070:	ldr	r9, [r0]
   39074:	ldrb	r4, [r9, #69]	; 0x45
   39078:	cmp	r4, #0
   3907c:	bne	39104 <fputs@plt+0x27f94>
   39080:	mov	r3, #1
   39084:	strb	r3, [r0, #16]
   39088:	ldr	r3, [r9, #24]
   3908c:	mov	r6, r2
   39090:	ldr	r8, [r0, #8]
   39094:	ands	r2, r3, #4
   39098:	lsr	r3, r3, #6
   3909c:	and	r3, r3, #1
   390a0:	mov	r7, r1
   390a4:	mov	r5, r0
   390a8:	ldr	r1, [r6]
   390ac:	mov	r0, r8
   390b0:	movne	fp, #1
   390b4:	moveq	fp, #0
   390b8:	str	r3, [sp, #12]
   390bc:	str	r2, [sp, #16]
   390c0:	bl	24844 <fputs@plt+0x136d4>
   390c4:	ldr	r3, [sp, #12]
   390c8:	ldr	sl, [pc, #420]	; 39274 <fputs@plt+0x28104>
   390cc:	orr	fp, fp, r3
   390d0:	ldr	r3, [r6]
   390d4:	cmp	r4, r3
   390d8:	blt	3910c <fputs@plt+0x27f9c>
   390dc:	str	r7, [sp, #28]
   390e0:	add	r7, sp, #56	; 0x38
   390e4:	ldr	r8, [r5, #8]
   390e8:	str	r5, [r7, #-32]!	; 0xffffffe0
   390ec:	mov	r4, #0
   390f0:	mov	r5, #20
   390f4:	mvn	r9, #0
   390f8:	ldr	r3, [r6]
   390fc:	cmp	r4, r3
   39100:	blt	3923c <fputs@plt+0x280cc>
   39104:	add	sp, sp, #60	; 0x3c
   39108:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3910c:	mov	r3, #20
   39110:	ldr	r2, [r6, #4]
   39114:	mul	r3, r3, r4
   39118:	add	r0, r2, r3
   3911c:	ldr	r1, [r2, r3]
   39120:	cmp	r1, #0
   39124:	beq	3914c <fputs@plt+0x27fdc>
   39128:	ldr	r3, [r0, #4]
   3912c:	cmp	r3, #0
   39130:	beq	39154 <fputs@plt+0x27fe4>
   39134:	mvn	r2, #0
   39138:	str	r2, [sp]
   3913c:	mov	r2, #0
   39140:	mov	r1, r4
   39144:	mov	r0, r8
   39148:	bl	28474 <fputs@plt+0x17304>
   3914c:	add	r4, r4, #1
   39150:	b	390d0 <fputs@plt+0x27f60>
   39154:	ldrb	r2, [r1]
   39158:	and	r2, r2, #253	; 0xfd
   3915c:	cmp	r2, #152	; 0x98
   39160:	bne	39210 <fputs@plt+0x280a0>
   39164:	ldrsh	r2, [r1, #32]
   39168:	ldr	ip, [r7]
   3916c:	str	r7, [sp, #12]
   39170:	str	ip, [sp, #20]
   39174:	ldr	ip, [sp, #20]
   39178:	cmp	r3, ip
   3917c:	bge	391a8 <fputs@plt+0x28038>
   39180:	ldr	ip, [sp, #12]
   39184:	ldr	lr, [ip, #52]	; 0x34
   39188:	mov	ip, lr
   3918c:	ldr	lr, [sp, #12]
   39190:	add	lr, lr, #72	; 0x48
   39194:	str	lr, [sp, #12]
   39198:	mov	lr, ip
   3919c:	ldr	ip, [r1, #28]
   391a0:	cmp	lr, ip
   391a4:	bne	39208 <fputs@plt+0x28098>
   391a8:	mov	r1, #72	; 0x48
   391ac:	cmp	r2, #0
   391b0:	mla	r3, r1, r3, r7
   391b4:	ldr	r1, [r3, #24]
   391b8:	bge	391cc <fputs@plt+0x2805c>
   391bc:	ldrsh	r2, [r1, #32]
   391c0:	cmp	r2, #0
   391c4:	ldrlt	r3, [pc, #172]	; 39278 <fputs@plt+0x28108>
   391c8:	blt	391d4 <fputs@plt+0x28064>
   391cc:	ldr	r3, [r1, #4]
   391d0:	ldr	r3, [r3, r2, lsl #4]
   391d4:	cmp	fp, #0
   391d8:	ldreq	r1, [r0, #8]
   391dc:	beq	39230 <fputs@plt+0x280c0>
   391e0:	ldr	r2, [sp, #16]
   391e4:	cmp	r2, #0
   391e8:	beq	39134 <fputs@plt+0x27fc4>
   391ec:	ldr	r2, [r1]
   391f0:	mov	r0, r9
   391f4:	ldr	r1, [pc, #128]	; 3927c <fputs@plt+0x2810c>
   391f8:	bl	38c54 <fputs@plt+0x27ae4>
   391fc:	str	sl, [sp]
   39200:	mov	r3, r0
   39204:	b	3913c <fputs@plt+0x27fcc>
   39208:	add	r3, r3, #1
   3920c:	b	39174 <fputs@plt+0x28004>
   39210:	ldr	r1, [r0, #8]
   39214:	cmp	r1, #0
   39218:	bne	39230 <fputs@plt+0x280c0>
   3921c:	add	r2, r4, #1
   39220:	ldr	r1, [pc, #88]	; 39280 <fputs@plt+0x28110>
   39224:	mov	r0, r9
   39228:	bl	38c54 <fputs@plt+0x27ae4>
   3922c:	b	391fc <fputs@plt+0x2808c>
   39230:	mov	r0, r9
   39234:	bl	20d6c <fputs@plt+0xfbfc>
   39238:	b	391fc <fputs@plt+0x2808c>
   3923c:	mul	r3, r5, r4
   39240:	ldr	r1, [r6, #4]
   39244:	mov	r2, #0
   39248:	mov	r0, r7
   3924c:	ldr	r1, [r1, r3]
   39250:	bl	1cfd8 <fputs@plt+0xbe68>
   39254:	mov	r1, r4
   39258:	str	r9, [sp]
   3925c:	mov	r2, #1
   39260:	add	r4, r4, #1
   39264:	mov	r3, r0
   39268:	mov	r0, r8
   3926c:	bl	28474 <fputs@plt+0x17304>
   39270:	b	390f8 <fputs@plt+0x27f88>
   39274:	andeq	r4, r1, r0, ror #20
   39278:	andeq	r9, r7, r3, ror #5
   3927c:	andeq	sl, r7, r5, lsr #28
   39280:	andeq	r8, r7, lr, lsr #13
   39284:	ldr	r3, [r0]
   39288:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3928c:	mov	sl, r0
   39290:	sub	sp, sp, #28
   39294:	ldr	r0, [r2]
   39298:	mov	r4, r2
   3929c:	ldr	r7, [r3, #32]
   392a0:	bl	2be94 <fputs@plt+0x1ad24>
   392a4:	mov	r6, r0
   392a8:	ldr	r0, [r4, #4]
   392ac:	bl	2be94 <fputs@plt+0x1ad24>
   392b0:	mov	r9, r0
   392b4:	ldr	r0, [r4, #8]
   392b8:	bl	2be94 <fputs@plt+0x1ad24>
   392bc:	cmp	r9, #0
   392c0:	cmpne	r6, #0
   392c4:	moveq	r5, #1
   392c8:	movne	r5, #0
   392cc:	movne	r4, r6
   392d0:	str	r0, [sp, #8]
   392d4:	bne	39368 <fputs@plt+0x281f8>
   392d8:	add	sp, sp, #28
   392dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   392e0:	mov	r2, r0
   392e4:	asr	r3, r0, #31
   392e8:	mov	r1, r4
   392ec:	mov	r0, r7
   392f0:	bl	1f98c <fputs@plt+0xe81c>
   392f4:	subs	fp, r0, #0
   392f8:	beq	393b8 <fputs@plt+0x28248>
   392fc:	bl	14bb0 <fputs@plt+0x3a40>
   39300:	mov	r1, fp
   39304:	mov	r0, r9
   39308:	bl	14c44 <fputs@plt+0x3ad4>
   3930c:	cmp	r0, #0
   39310:	bne	39358 <fputs@plt+0x281e8>
   39314:	ldr	r3, [sp, #8]
   39318:	cmp	r5, #0
   3931c:	ldr	r2, [pc, #212]	; 393f8 <fputs@plt+0x28288>
   39320:	str	r3, [sp, #4]
   39324:	movne	r2, r5
   39328:	sub	r3, r4, r6
   3932c:	str	r6, [sp]
   39330:	ldr	r1, [pc, #196]	; 393fc <fputs@plt+0x2828c>
   39334:	mov	r0, r7
   39338:	bl	38c54 <fputs@plt+0x27ae4>
   3933c:	mov	r1, r5
   39340:	add	r6, r4, r8
   39344:	str	r0, [sp, #12]
   39348:	mov	r0, r7
   3934c:	bl	1e0ec <fputs@plt+0xcf7c>
   39350:	ldr	r3, [sp, #12]
   39354:	mov	r5, r3
   39358:	mov	r1, fp
   3935c:	mov	r0, r7
   39360:	bl	1e0ec <fputs@plt+0xcf7c>
   39364:	add	r4, r4, r8
   39368:	ldrb	r3, [r4]
   3936c:	cmp	r3, #0
   39370:	beq	393b8 <fputs@plt+0x28248>
   39374:	add	r1, sp, #20
   39378:	mov	r0, r4
   3937c:	bl	18904 <fputs@plt+0x7794>
   39380:	ldr	r3, [sp, #20]
   39384:	cmp	r3, #105	; 0x69
   39388:	mov	r8, r0
   3938c:	bne	39364 <fputs@plt+0x281f4>
   39390:	add	r4, r4, r8
   39394:	add	r1, sp, #20
   39398:	mov	r0, r4
   3939c:	bl	18904 <fputs@plt+0x7794>
   393a0:	ldr	r3, [sp, #20]
   393a4:	cmp	r3, #160	; 0xa0
   393a8:	mov	r8, r0
   393ac:	beq	39390 <fputs@plt+0x28220>
   393b0:	cmp	r3, #161	; 0xa1
   393b4:	bne	392e0 <fputs@plt+0x28170>
   393b8:	cmp	r5, #0
   393bc:	mov	r3, r6
   393c0:	ldr	r2, [pc, #48]	; 393f8 <fputs@plt+0x28288>
   393c4:	ldr	r1, [pc, #52]	; 39400 <fputs@plt+0x28290>
   393c8:	movne	r2, r5
   393cc:	mov	r0, r7
   393d0:	bl	38c54 <fputs@plt+0x27ae4>
   393d4:	ldr	r3, [pc, #40]	; 39404 <fputs@plt+0x28294>
   393d8:	mvn	r2, #0
   393dc:	mov	r1, r0
   393e0:	mov	r0, sl
   393e4:	bl	2812c <fputs@plt+0x16fbc>
   393e8:	mov	r1, r5
   393ec:	mov	r0, r7
   393f0:	bl	1e0ec <fputs@plt+0xcf7c>
   393f4:	b	392d8 <fputs@plt+0x28168>
   393f8:	ldrdeq	r1, [r7], -ip
   393fc:	ldrdeq	r8, [r7], -sp
   39400:	andeq	r9, r7, r8, lsl #17
   39404:	andeq	r4, r1, r0, ror #20
   39408:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3940c:	mov	r8, r0
   39410:	sub	sp, sp, #20
   39414:	ldr	r0, [r2]
   39418:	mov	r4, r2
   3941c:	bl	2be94 <fputs@plt+0x1ad24>
   39420:	mov	sl, r0
   39424:	ldr	r0, [r4, #4]
   39428:	bl	2be94 <fputs@plt+0x1ad24>
   3942c:	ldr	r3, [r8]
   39430:	cmp	sl, #0
   39434:	ldr	r9, [r3, #32]
   39438:	beq	394ec <fputs@plt+0x2837c>
   3943c:	mov	fp, r0
   39440:	mov	r4, sl
   39444:	mov	r5, #0
   39448:	mov	r7, #3
   3944c:	ldrb	r3, [r4]
   39450:	cmp	r3, #0
   39454:	beq	394ec <fputs@plt+0x2837c>
   39458:	mov	r0, r5
   3945c:	mov	r6, r4
   39460:	add	r6, r6, r0
   39464:	add	r1, sp, #12
   39468:	mov	r0, r6
   3946c:	bl	18904 <fputs@plt+0x7794>
   39470:	ldr	r1, [sp, #12]
   39474:	cmp	r1, #160	; 0xa0
   39478:	beq	39460 <fputs@plt+0x282f0>
   3947c:	cmp	r1, #107	; 0x6b
   39480:	cmpne	r1, #122	; 0x7a
   39484:	beq	394f4 <fputs@plt+0x28384>
   39488:	add	r7, r7, #1
   3948c:	cmp	r7, #2
   39490:	bne	394f8 <fputs@plt+0x28388>
   39494:	cmp	r1, #137	; 0x89
   39498:	cmpne	r1, #46	; 0x2e
   3949c:	movne	r3, #1
   394a0:	moveq	r3, #0
   394a4:	cmp	r1, #5
   394a8:	moveq	r1, #0
   394ac:	andne	r1, r3, #1
   394b0:	cmp	r1, #0
   394b4:	bne	394f8 <fputs@plt+0x28388>
   394b8:	add	r5, r4, r5
   394bc:	mov	r3, sl
   394c0:	sub	r2, r4, sl
   394c4:	ldr	r1, [pc, #56]	; 39504 <fputs@plt+0x28394>
   394c8:	str	r5, [sp, #4]
   394cc:	str	fp, [sp]
   394d0:	mov	r0, r9
   394d4:	bl	38c54 <fputs@plt+0x27ae4>
   394d8:	ldr	r3, [pc, #40]	; 39508 <fputs@plt+0x28398>
   394dc:	mvn	r2, #0
   394e0:	mov	r1, r0
   394e4:	mov	r0, r8
   394e8:	bl	2812c <fputs@plt+0x16fbc>
   394ec:	add	sp, sp, #20
   394f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   394f4:	mov	r7, #0
   394f8:	mov	r5, r0
   394fc:	mov	r4, r6
   39500:	b	3944c <fputs@plt+0x282dc>
   39504:	andeq	r8, r7, r8, ror #13
   39508:	andeq	r4, r1, r0, ror #20
   3950c:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   39510:	mov	r8, r0
   39514:	ldr	r0, [r2]
   39518:	mov	r4, r2
   3951c:	bl	2be94 <fputs@plt+0x1ad24>
   39520:	mov	r7, r0
   39524:	ldr	r0, [r4, #4]
   39528:	bl	2be94 <fputs@plt+0x1ad24>
   3952c:	ldr	r3, [r8]
   39530:	cmp	r7, #0
   39534:	movne	r4, r7
   39538:	ldr	r9, [r3, #32]
   3953c:	movne	r5, #0
   39540:	movne	sl, r0
   39544:	bne	39558 <fputs@plt+0x283e8>
   39548:	add	sp, sp, #16
   3954c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39550:	mov	r5, r0
   39554:	mov	r4, r6
   39558:	ldrb	r3, [r4]
   3955c:	cmp	r3, #0
   39560:	beq	39548 <fputs@plt+0x283d8>
   39564:	mov	r0, r5
   39568:	mov	r6, r4
   3956c:	add	r6, r6, r0
   39570:	add	r1, sp, #12
   39574:	mov	r0, r6
   39578:	bl	18904 <fputs@plt+0x7794>
   3957c:	ldr	r3, [sp, #12]
   39580:	cmp	r3, #160	; 0xa0
   39584:	beq	3956c <fputs@plt+0x283fc>
   39588:	cmp	r3, #22
   3958c:	cmpne	r3, #125	; 0x7d
   39590:	bne	39550 <fputs@plt+0x283e0>
   39594:	add	r5, r4, r5
   39598:	mov	r3, r7
   3959c:	sub	r2, r4, r7
   395a0:	str	r5, [sp, #4]
   395a4:	str	sl, [sp]
   395a8:	ldr	r1, [pc, #28]	; 395cc <fputs@plt+0x2845c>
   395ac:	mov	r0, r9
   395b0:	bl	38c54 <fputs@plt+0x27ae4>
   395b4:	ldr	r3, [pc, #20]	; 395d0 <fputs@plt+0x28460>
   395b8:	mvn	r2, #0
   395bc:	mov	r1, r0
   395c0:	mov	r0, r8
   395c4:	bl	2812c <fputs@plt+0x16fbc>
   395c8:	b	39548 <fputs@plt+0x283d8>
   395cc:	andeq	r8, r7, r8, ror #13
   395d0:	andeq	r4, r1, r0, ror #20
   395d4:	ldrb	ip, [r0, #453]	; 0x1c5
   395d8:	cmp	ip, #2
   395dc:	bxne	lr
   395e0:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   395e4:	sub	r1, r1, #116	; 0x74
   395e8:	ldr	r6, [sp, #32]
   395ec:	ldr	r5, [pc, #100]	; 39658 <fputs@plt+0x284e8>
   395f0:	cmp	r6, #0
   395f4:	ldr	ip, [pc, #96]	; 3965c <fputs@plt+0x284ec>
   395f8:	moveq	ip, r5
   395fc:	cmp	r1, #2
   39600:	ldr	lr, [r0]
   39604:	ldrls	r5, [pc, #84]	; 39660 <fputs@plt+0x284f0>
   39608:	ldrhi	r1, [pc, #84]	; 39664 <fputs@plt+0x284f4>
   3960c:	addls	r1, r5, r1, lsl #2
   39610:	ldr	r4, [r0, #8]
   39614:	ldrls	r1, [r1, #3688]	; 0xe68
   39618:	mov	r5, r0
   3961c:	str	r1, [sp, #4]
   39620:	str	ip, [sp]
   39624:	mov	r0, lr
   39628:	ldr	r1, [pc, #56]	; 39668 <fputs@plt+0x284f8>
   3962c:	bl	38c54 <fputs@plt+0x27ae4>
   39630:	mvn	r3, #0
   39634:	mov	r1, #161	; 0xa1
   39638:	stmib	sp, {r0, r3}
   3963c:	mov	r3, #0
   39640:	str	r3, [sp]
   39644:	mov	r0, r4
   39648:	ldr	r2, [r5, #468]	; 0x1d4
   3964c:	bl	2902c <fputs@plt+0x17ebc>
   39650:	add	sp, sp, #16
   39654:	pop	{r4, r5, r6, pc}
   39658:	ldrdeq	r1, [r7], -ip
   3965c:	strdeq	r8, [r7], -ip
   39660:	strheq	r4, [r7], -r0
   39664:	ldrdeq	r8, [r7], -r6
   39668:	andeq	r8, r7, pc, lsl #14
   3966c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39670:	sub	sp, sp, #28
   39674:	mov	r7, r3
   39678:	ldr	r6, [sp, #64]	; 0x40
   3967c:	mov	r3, #0
   39680:	subs	r4, r1, #0
   39684:	str	r3, [sp, #20]
   39688:	streq	r4, [r6]
   3968c:	beq	39714 <fputs@plt+0x285a4>
   39690:	mov	r5, r0
   39694:	mov	r8, r2
   39698:	b	396a0 <fputs@plt+0x28530>
   3969c:	ldr	r4, [r4, #12]
   396a0:	ldrb	r3, [r4]
   396a4:	cmp	r3, #159	; 0x9f
   396a8:	cmpne	r3, #156	; 0x9c
   396ac:	beq	3969c <fputs@plt+0x2852c>
   396b0:	cmp	r3, #157	; 0x9d
   396b4:	ldrbeq	r3, [r4, #38]	; 0x26
   396b8:	cmp	r3, #38	; 0x26
   396bc:	bne	39720 <fputs@plt+0x285b0>
   396c0:	mov	r1, #0
   396c4:	ldr	r0, [r4, #8]
   396c8:	bl	17698 <fputs@plt+0x6528>
   396cc:	str	r6, [sp]
   396d0:	mov	r2, r8
   396d4:	ldr	r1, [r4, #12]
   396d8:	mov	r3, r0
   396dc:	mov	r9, r0
   396e0:	mov	r0, r5
   396e4:	bl	3966c <fputs@plt+0x284fc>
   396e8:	mov	r4, r0
   396ec:	ldr	r0, [r6]
   396f0:	cmp	r0, #0
   396f4:	beq	39714 <fputs@plt+0x285a4>
   396f8:	mov	r2, #1
   396fc:	mov	r1, r9
   39700:	bl	2d950 <fputs@plt+0x1c7e0>
   39704:	mov	r2, #1
   39708:	mov	r1, r7
   3970c:	ldr	r0, [r6]
   39710:	bl	2d914 <fputs@plt+0x1c7a4>
   39714:	mov	r0, r4
   39718:	add	sp, sp, #28
   3971c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39720:	cmp	r3, #155	; 0x9b
   39724:	movne	r2, #1
   39728:	ldrne	fp, [pc, #608]	; 39990 <fputs@plt+0x28820>
   3972c:	bne	39760 <fputs@plt+0x285f0>
   39730:	ldr	r1, [r4, #12]
   39734:	ldr	fp, [pc, #596]	; 39990 <fputs@plt+0x28820>
   39738:	ldrb	r3, [r1]
   3973c:	add	r2, r3, #124	; 0x7c
   39740:	uxtb	r2, r2
   39744:	cmp	r2, #1
   39748:	ldr	r2, [pc, #580]	; 39994 <fputs@plt+0x28824>
   3974c:	movhi	r3, #155	; 0x9b
   39750:	movls	fp, r2
   39754:	movls	r4, r1
   39758:	movhi	r2, #1
   3975c:	mvnls	r2, #0
   39760:	sub	r9, r3, #132	; 0x84
   39764:	cmp	r9, #1
   39768:	movhi	r9, #0
   3976c:	movls	r9, #1
   39770:	cmp	r3, #97	; 0x61
   39774:	movne	sl, r9
   39778:	orreq	sl, r9, #1
   3977c:	cmp	sl, #0
   39780:	beq	39844 <fputs@plt+0x286d4>
   39784:	mov	r0, r5
   39788:	str	r2, [sp, #12]
   3978c:	bl	205c8 <fputs@plt+0xf458>
   39790:	cmp	r0, #0
   39794:	str	r0, [sp, #20]
   39798:	beq	39900 <fputs@plt+0x28790>
   3979c:	ldr	r3, [r4, #4]
   397a0:	tst	r3, #1024	; 0x400
   397a4:	ldr	r3, [r4, #8]
   397a8:	beq	39808 <fputs@plt+0x28698>
   397ac:	ldr	r2, [sp, #12]
   397b0:	smull	r2, r3, r2, r3
   397b4:	bl	24b58 <fputs@plt+0x139e8>
   397b8:	ldr	r0, [sp, #20]
   397bc:	cmp	r7, #65	; 0x41
   397c0:	movne	r9, #0
   397c4:	andeq	r9, r9, #1
   397c8:	cmp	r9, #0
   397cc:	movne	r1, #67	; 0x43
   397d0:	moveq	r1, r7
   397d4:	mov	r2, #1
   397d8:	bl	2d914 <fputs@plt+0x1c7a4>
   397dc:	ldr	r0, [sp, #20]
   397e0:	ldrh	r3, [r0, #8]
   397e4:	tst	r3, #12
   397e8:	bicne	r3, r3, #2
   397ec:	strhne	r3, [r0, #8]
   397f0:	cmp	r8, #1
   397f4:	bne	39834 <fputs@plt+0x286c4>
   397f8:	mov	r4, #0
   397fc:	ldr	r3, [sp, #20]
   39800:	str	r3, [r6]
   39804:	b	39714 <fputs@plt+0x285a4>
   39808:	ldr	r1, [pc, #392]	; 39998 <fputs@plt+0x28828>
   3980c:	mov	r2, fp
   39810:	mov	r0, r5
   39814:	bl	38c54 <fputs@plt+0x27ae4>
   39818:	subs	r1, r0, #0
   3981c:	beq	39900 <fputs@plt+0x28790>
   39820:	ldr	r3, [pc, #372]	; 3999c <fputs@plt+0x2882c>
   39824:	mov	r2, #1
   39828:	ldr	r0, [sp, #20]
   3982c:	bl	28508 <fputs@plt+0x17398>
   39830:	b	397b8 <fputs@plt+0x28648>
   39834:	mov	r1, r8
   39838:	bl	28af0 <fputs@plt+0x17980>
   3983c:	mov	r4, r0
   39840:	b	397fc <fputs@plt+0x2868c>
   39844:	cmp	r3, #155	; 0x9b
   39848:	bne	398e4 <fputs@plt+0x28774>
   3984c:	add	r3, sp, #20
   39850:	str	r3, [sp]
   39854:	mov	r2, r8
   39858:	ldr	r1, [r4, #12]
   3985c:	mov	r3, r7
   39860:	mov	r0, r5
   39864:	bl	3966c <fputs@plt+0x284fc>
   39868:	subs	r4, r0, #0
   3986c:	bne	397f8 <fputs@plt+0x28688>
   39870:	ldr	r0, [sp, #20]
   39874:	cmp	r0, #0
   39878:	beq	397f8 <fputs@plt+0x28688>
   3987c:	bl	1bcec <fputs@plt+0xab7c>
   39880:	ldr	r0, [sp, #20]
   39884:	ldrh	r1, [r0, #8]
   39888:	tst	r1, #8
   3988c:	vldrne	d7, [r0]
   39890:	vnegne.f64	d7, d7
   39894:	vstrne	d7, [r0]
   39898:	bne	398c4 <fputs@plt+0x28754>
   3989c:	ldrd	r2, [r0]
   398a0:	cmp	r3, #-2147483648	; 0x80000000
   398a4:	cmpeq	r2, #0
   398a8:	bne	398d4 <fputs@plt+0x28764>
   398ac:	ldr	r3, [pc, #236]	; 399a0 <fputs@plt+0x28830>
   398b0:	mov	r2, #0
   398b4:	and	r1, r1, #15872	; 0x3e00
   398b8:	orr	r1, r1, #8
   398bc:	strd	r2, [r0]
   398c0:	strh	r1, [r0, #8]
   398c4:	mov	r2, r8
   398c8:	mov	r1, r7
   398cc:	bl	2d914 <fputs@plt+0x1c7a4>
   398d0:	b	397fc <fputs@plt+0x2868c>
   398d4:	rsbs	r2, r2, #0
   398d8:	rsc	r3, r3, #0
   398dc:	strd	r2, [r0]
   398e0:	b	398c4 <fputs@plt+0x28754>
   398e4:	cmp	r3, #101	; 0x65
   398e8:	bne	39924 <fputs@plt+0x287b4>
   398ec:	mov	r0, r5
   398f0:	bl	205c8 <fputs@plt+0xf458>
   398f4:	cmp	r0, #0
   398f8:	str	r0, [sp, #20]
   398fc:	bne	397f8 <fputs@plt+0x28688>
   39900:	mov	r0, r5
   39904:	bl	1ae98 <fputs@plt+0x9d28>
   39908:	mov	r1, #0
   3990c:	mov	r0, r5
   39910:	bl	1e0ec <fputs@plt+0xcf7c>
   39914:	ldr	r0, [sp, #20]
   39918:	bl	248c4 <fputs@plt+0x13754>
   3991c:	mov	r4, #7
   39920:	b	39714 <fputs@plt+0x285a4>
   39924:	cmp	r3, #134	; 0x86
   39928:	bne	397f8 <fputs@plt+0x28688>
   3992c:	mov	r0, r5
   39930:	bl	205c8 <fputs@plt+0xf458>
   39934:	cmp	r0, #0
   39938:	mov	r8, r0
   3993c:	str	r0, [sp, #20]
   39940:	beq	39900 <fputs@plt+0x28790>
   39944:	ldr	r7, [r4, #8]
   39948:	add	r7, r7, #2
   3994c:	mov	r0, r7
   39950:	bl	18f64 <fputs@plt+0x7df4>
   39954:	mov	r1, r7
   39958:	sub	r4, r0, #1
   3995c:	mov	r2, r4
   39960:	mov	r0, r5
   39964:	bl	1faf0 <fputs@plt+0xe980>
   39968:	add	r4, r4, r4, lsr #31
   3996c:	ldr	r3, [pc, #40]	; 3999c <fputs@plt+0x2882c>
   39970:	asr	r2, r4, #1
   39974:	str	r3, [sp]
   39978:	mov	r3, sl
   3997c:	mov	r4, sl
   39980:	mov	r1, r0
   39984:	mov	r0, r8
   39988:	bl	27988 <fputs@plt+0x16818>
   3998c:	b	397fc <fputs@plt+0x2868c>
   39990:	ldrdeq	r1, [r7], -ip
   39994:	andeq	r8, r7, r7, asr r7
   39998:	andeq	r9, r7, r8, lsl #17
   3999c:	andeq	r4, r1, r0, ror #20
   399a0:	mvnmi	r0, #0
   399a4:	push	{r4, r5, r6, r7, lr}
   399a8:	mov	r7, r1
   399ac:	ldr	r1, [r1, #4]
   399b0:	sub	sp, sp, #20
   399b4:	lsl	r5, r2, #4
   399b8:	mov	r4, r0
   399bc:	ldr	r0, [r0]
   399c0:	add	ip, sp, #16
   399c4:	add	r1, r1, r5
   399c8:	mov	r6, r3
   399cc:	mov	r3, #0
   399d0:	str	r3, [ip, #-4]!
   399d4:	ldrb	r2, [r0, #66]	; 0x42
   399d8:	ldrb	r3, [r1, #13]
   399dc:	str	ip, [sp]
   399e0:	ldr	r1, [r1, #4]
   399e4:	bl	3966c <fputs@plt+0x284fc>
   399e8:	ldr	r2, [sp, #12]
   399ec:	cmp	r2, #0
   399f0:	beq	39a04 <fputs@plt+0x28894>
   399f4:	mvn	r3, #7
   399f8:	mvn	r1, #0
   399fc:	mov	r0, r4
   39a00:	bl	25510 <fputs@plt+0x143a0>
   39a04:	ldr	r2, [r7, #4]
   39a08:	add	r2, r2, r5
   39a0c:	ldrb	r3, [r2, #13]
   39a10:	cmp	r3, #69	; 0x45
   39a14:	bne	39a28 <fputs@plt+0x288b8>
   39a18:	mov	r2, r6
   39a1c:	mov	r1, #39	; 0x27
   39a20:	mov	r0, r4
   39a24:	bl	293a0 <fputs@plt+0x18230>
   39a28:	add	sp, sp, #20
   39a2c:	pop	{r4, r5, r6, r7, pc}
   39a30:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   39a34:	subs	r5, r3, #0
   39a38:	mov	r6, r0
   39a3c:	mov	r4, r1
   39a40:	mov	r8, r2
   39a44:	ldr	r7, [sp, #40]	; 0x28
   39a48:	blt	39a58 <fputs@plt+0x288e8>
   39a4c:	ldrsh	r3, [r1, #32]
   39a50:	cmp	r5, r3
   39a54:	bne	39a9c <fputs@plt+0x2892c>
   39a58:	mov	r3, r7
   39a5c:	mov	r2, r8
   39a60:	mov	r1, #103	; 0x67
   39a64:	mov	r0, r6
   39a68:	bl	29404 <fputs@plt+0x18294>
   39a6c:	cmp	r5, #0
   39a70:	blt	39ae4 <fputs@plt+0x28974>
   39a74:	ldr	r3, [r4, #12]
   39a78:	cmp	r3, #0
   39a7c:	bne	39ae4 <fputs@plt+0x28974>
   39a80:	mov	r3, r7
   39a84:	mov	r2, r5
   39a88:	mov	r1, r4
   39a8c:	mov	r0, r6
   39a90:	add	sp, sp, #12
   39a94:	pop	{r4, r5, r6, r7, r8, r9, lr}
   39a98:	b	399a4 <fputs@plt+0x28834>
   39a9c:	ldrb	r3, [r1, #42]	; 0x2a
   39aa0:	tst	r3, #16
   39aa4:	movne	r9, #153	; 0x99
   39aa8:	moveq	r9, #47	; 0x2f
   39aac:	tst	r3, #32
   39ab0:	moveq	r3, r5
   39ab4:	beq	39acc <fputs@plt+0x2895c>
   39ab8:	ldr	r0, [r1, #8]
   39abc:	bl	1c9e4 <fputs@plt+0xb874>
   39ac0:	sxth	r1, r5
   39ac4:	bl	1764c <fputs@plt+0x64dc>
   39ac8:	mov	r3, r0
   39acc:	str	r7, [sp]
   39ad0:	mov	r2, r8
   39ad4:	mov	r1, r9
   39ad8:	mov	r0, r6
   39adc:	bl	28f0c <fputs@plt+0x17d9c>
   39ae0:	b	39a74 <fputs@plt+0x28904>
   39ae4:	add	sp, sp, #12
   39ae8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   39aec:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   39af0:	add	lr, r0, #124	; 0x7c
   39af4:	ldrb	r7, [sp, #44]	; 0x2c
   39af8:	ldr	r5, [sp, #40]	; 0x28
   39afc:	ldr	r6, [r0, #8]
   39b00:	add	r8, r0, #324	; 0x144
   39b04:	mov	ip, lr
   39b08:	ldr	r4, [ip, #12]
   39b0c:	cmp	r4, #0
   39b10:	ble	39b64 <fputs@plt+0x289f4>
   39b14:	ldr	r9, [ip]
   39b18:	cmp	r9, r3
   39b1c:	bne	39b64 <fputs@plt+0x289f4>
   39b20:	ldrsh	r9, [ip, #4]
   39b24:	cmp	r9, r2
   39b28:	bne	39b64 <fputs@plt+0x289f4>
   39b2c:	ldr	r3, [r0, #112]	; 0x70
   39b30:	add	r2, r3, #1
   39b34:	str	r2, [r0, #112]	; 0x70
   39b38:	str	r3, [ip, #16]
   39b3c:	mov	r3, #0
   39b40:	ldr	r2, [lr, #12]
   39b44:	add	lr, lr, #20
   39b48:	cmp	r4, r2
   39b4c:	strbeq	r3, [lr, #-14]
   39b50:	cmp	lr, r8
   39b54:	bne	39b40 <fputs@plt+0x289d0>
   39b58:	mov	r0, r4
   39b5c:	add	sp, sp, #12
   39b60:	pop	{r4, r5, r6, r7, r8, r9, pc}
   39b64:	add	ip, ip, #20
   39b68:	cmp	ip, r8
   39b6c:	bne	39b08 <fputs@plt+0x28998>
   39b70:	mov	r8, r3
   39b74:	mov	r9, r2
   39b78:	mov	r3, r2
   39b7c:	mov	r4, r0
   39b80:	str	r5, [sp]
   39b84:	mov	r2, r8
   39b88:	mov	r0, r6
   39b8c:	bl	39a30 <fputs@plt+0x288c0>
   39b90:	cmp	r7, #0
   39b94:	beq	39bac <fputs@plt+0x28a3c>
   39b98:	mov	r1, r7
   39b9c:	mov	r0, r6
   39ba0:	bl	1bd68 <fputs@plt+0xabf8>
   39ba4:	mov	r4, r5
   39ba8:	b	39b58 <fputs@plt+0x289e8>
   39bac:	mov	r3, r5
   39bb0:	mov	r2, r9
   39bb4:	mov	r1, r8
   39bb8:	mov	r0, r4
   39bbc:	bl	1c830 <fputs@plt+0xb6c0>
   39bc0:	b	39ba4 <fputs@plt+0x28a34>
   39bc4:	push	{r0, r1, r2, r4, r5, lr}
   39bc8:	mov	ip, #0
   39bcc:	ldr	r4, [sp, #24]
   39bd0:	mov	r5, r0
   39bd4:	stm	sp, {r4, ip}
   39bd8:	bl	39aec <fputs@plt+0x2897c>
   39bdc:	cmp	r4, r0
   39be0:	beq	39c00 <fputs@plt+0x28a90>
   39be4:	mov	r2, r0
   39be8:	mov	r3, r4
   39bec:	mov	r1, #31
   39bf0:	ldr	r0, [r5, #8]
   39bf4:	add	sp, sp, #12
   39bf8:	pop	{r4, r5, lr}
   39bfc:	b	29404 <fputs@plt+0x18294>
   39c00:	add	sp, sp, #12
   39c04:	pop	{r4, r5, pc}
   39c08:	push	{r1, r2, r3}
   39c0c:	push	{r0, r1, lr}
   39c10:	add	r2, sp, #16
   39c14:	ldr	r1, [sp, #12]
   39c18:	str	r2, [sp, #4]
   39c1c:	bl	2ab2c <fputs@plt+0x199bc>
   39c20:	add	sp, sp, #8
   39c24:	pop	{lr}		; (ldr lr, [sp], #4)
   39c28:	add	sp, sp, #12
   39c2c:	bx	lr
   39c30:	push	{r4, r5, r6, r7, lr}
   39c34:	subs	r5, r1, #0
   39c38:	sub	sp, sp, #44	; 0x2c
   39c3c:	ble	39ccc <fputs@plt+0x28b5c>
   39c40:	ldr	r3, [r0]
   39c44:	mov	r6, r0
   39c48:	ldr	r0, [r2]
   39c4c:	mov	r4, r2
   39c50:	ldr	r7, [r3, #32]
   39c54:	bl	2be94 <fputs@plt+0x1ad24>
   39c58:	subs	r1, r0, #0
   39c5c:	beq	39ccc <fputs@plt+0x28b5c>
   39c60:	ldr	r2, [r7, #92]	; 0x5c
   39c64:	mov	r3, #0
   39c68:	str	r3, [sp, #4]
   39c6c:	add	r4, r4, #4
   39c70:	str	r3, [sp, #16]
   39c74:	str	r3, [sp, #20]
   39c78:	str	r3, [sp, #24]
   39c7c:	str	r3, [sp, #28]
   39c80:	str	r2, [sp, #32]
   39c84:	strb	r3, [sp, #36]	; 0x24
   39c88:	mov	r2, sp
   39c8c:	mov	r3, #2
   39c90:	add	r0, sp, #12
   39c94:	sub	r5, r5, #1
   39c98:	strb	r3, [sp, #37]	; 0x25
   39c9c:	str	r4, [sp, #8]
   39ca0:	str	r5, [sp]
   39ca4:	str	r7, [sp, #12]
   39ca8:	bl	39c08 <fputs@plt+0x28a98>
   39cac:	add	r0, sp, #12
   39cb0:	ldr	r4, [sp, #24]
   39cb4:	bl	20518 <fputs@plt+0xf3a8>
   39cb8:	ldr	r3, [pc, #20]	; 39cd4 <fputs@plt+0x28b64>
   39cbc:	mov	r2, r4
   39cc0:	mov	r1, r0
   39cc4:	mov	r0, r6
   39cc8:	bl	2812c <fputs@plt+0x16fbc>
   39ccc:	add	sp, sp, #44	; 0x2c
   39cd0:	pop	{r4, r5, r6, r7, pc}
   39cd4:	andeq	r4, r1, r0, ror #20
   39cd8:	push	{r1, r2, r3}
   39cdc:	ldr	r3, [r0, #16]
   39ce0:	push	{r0, r1, r4, r5, lr}
   39ce4:	cmp	r3, #0
   39ce8:	beq	39d64 <fputs@plt+0x28bf4>
   39cec:	sub	r3, r3, #1
   39cf0:	str	r3, [r0, #16]
   39cf4:	ldr	r3, [r0, #20]
   39cf8:	mov	r4, r0
   39cfc:	add	r3, r3, #1
   39d00:	str	r3, [r0, #20]
   39d04:	add	r3, sp, #24
   39d08:	str	r3, [sp, #4]
   39d0c:	ldr	r3, [r0, #52]	; 0x34
   39d10:	add	r5, r0, #40	; 0x28
   39d14:	cmp	r3, #0
   39d18:	beq	39d2c <fputs@plt+0x28bbc>
   39d1c:	mov	r2, #1
   39d20:	ldr	r1, [pc, #76]	; 39d74 <fputs@plt+0x28c04>
   39d24:	mov	r0, r5
   39d28:	bl	2aa74 <fputs@plt+0x19904>
   39d2c:	ldr	r1, [r4, #28]
   39d30:	cmp	r1, #0
   39d34:	beq	39d48 <fputs@plt+0x28bd8>
   39d38:	ldr	r3, [r4, #36]	; 0x24
   39d3c:	ldr	r2, [r4, #32]
   39d40:	mov	r0, r5
   39d44:	bl	39c08 <fputs@plt+0x28a98>
   39d48:	ldr	r2, [sp, #4]
   39d4c:	ldr	r1, [sp, #20]
   39d50:	mov	r0, r5
   39d54:	bl	2ab2c <fputs@plt+0x199bc>
   39d58:	ldrb	r3, [r4, #64]	; 0x40
   39d5c:	cmp	r3, #1
   39d60:	streq	r3, [r4, #24]
   39d64:	add	sp, sp, #8
   39d68:	pop	{r4, r5, lr}
   39d6c:	add	sp, sp, #12
   39d70:	bx	lr
   39d74:	ldrdeq	r1, [r7], -fp
   39d78:	subs	r2, r1, #0
   39d7c:	beq	39dcc <fputs@plt+0x28c5c>
   39d80:	ldr	r1, [r0, #12]
   39d84:	push	{r4, lr}
   39d88:	cmp	r2, r1
   39d8c:	mov	r4, #1
   39d90:	ldrhi	r1, [pc, #64]	; 39dd8 <fputs@plt+0x28c68>
   39d94:	bhi	39dbc <fputs@plt+0x28c4c>
   39d98:	ldr	lr, [r0, #8]
   39d9c:	and	r1, r2, #7
   39da0:	ldrb	r3, [lr, r2, lsr #3]
   39da4:	lsl	r1, r4, r1
   39da8:	ands	ip, r3, r1
   39dac:	orreq	r3, r3, r1
   39db0:	strbeq	r3, [lr, r2, lsr #3]
   39db4:	beq	39dc4 <fputs@plt+0x28c54>
   39db8:	ldr	r1, [pc, #28]	; 39ddc <fputs@plt+0x28c6c>
   39dbc:	bl	39cd8 <fputs@plt+0x28b68>
   39dc0:	mov	ip, r4
   39dc4:	mov	r0, ip
   39dc8:	pop	{r4, pc}
   39dcc:	mov	ip, #1
   39dd0:	mov	r0, ip
   39dd4:	bx	lr
   39dd8:	andeq	r8, r7, r9, asr r7
   39ddc:	andeq	r8, r7, r0, ror r7
   39de0:	ldr	r3, [r2]
   39de4:	ldrh	r3, [r3, #8]
   39de8:	and	ip, r3, #31
   39dec:	ldr	r3, [pc, #176]	; 39ea4 <fputs@plt+0x28d34>
   39df0:	add	r3, r3, ip
   39df4:	ldrb	r3, [r3, #3069]	; 0xbfd
   39df8:	cmp	r3, #5
   39dfc:	bxeq	lr
   39e00:	push	{r4, r5, r6, r7, r8, lr}
   39e04:	mov	r6, r1
   39e08:	mov	r1, #28
   39e0c:	mov	r7, r0
   39e10:	mov	r4, r2
   39e14:	bl	276a4 <fputs@plt+0x16534>
   39e18:	subs	r5, r0, #0
   39e1c:	popeq	{r4, r5, r6, r7, r8, pc}
   39e20:	ldr	r2, [r7]
   39e24:	ldr	r3, [r5, #20]
   39e28:	ldr	r2, [r2, #32]
   39e2c:	cmp	r3, #0
   39e30:	ldr	r2, [r2, #92]	; 0x5c
   39e34:	str	r2, [r5, #20]
   39e38:	beq	39e74 <fputs@plt+0x28d04>
   39e3c:	cmp	r6, #2
   39e40:	movne	r2, #1
   39e44:	ldrne	r6, [pc, #92]	; 39ea8 <fputs@plt+0x28d38>
   39e48:	bne	39e68 <fputs@plt+0x28cf8>
   39e4c:	ldr	r0, [r4, #4]
   39e50:	bl	2be94 <fputs@plt+0x1ad24>
   39e54:	mov	r6, r0
   39e58:	ldr	r0, [r4, #4]
   39e5c:	bl	2bdf8 <fputs@plt+0x1ac88>
   39e60:	subs	r2, r0, #0
   39e64:	beq	39e74 <fputs@plt+0x28d04>
   39e68:	mov	r1, r6
   39e6c:	mov	r0, r5
   39e70:	bl	2aa74 <fputs@plt+0x19904>
   39e74:	ldr	r0, [r4]
   39e78:	bl	2be94 <fputs@plt+0x1ad24>
   39e7c:	mov	r6, r0
   39e80:	ldr	r0, [r4]
   39e84:	bl	2bdf8 <fputs@plt+0x1ac88>
   39e88:	cmp	r6, #0
   39e8c:	mov	r2, r0
   39e90:	popeq	{r4, r5, r6, r7, r8, pc}
   39e94:	mov	r1, r6
   39e98:	mov	r0, r5
   39e9c:	pop	{r4, r5, r6, r7, r8, lr}
   39ea0:	b	2aa74 <fputs@plt+0x19904>
   39ea4:	strheq	r4, [r7], -r0
   39ea8:	andeq	r8, r7, r9, lsl #15
   39eac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39eb0:	mov	r5, r2
   39eb4:	sub	sp, sp, #52	; 0x34
   39eb8:	ldr	r8, [r2, #12]
   39ebc:	ldr	r4, [r5, #40]	; 0x28
   39ec0:	ldr	r2, [r0]
   39ec4:	mov	r3, #0
   39ec8:	str	r2, [sp, #20]
   39ecc:	cmp	r4, r3
   39ed0:	mov	r2, #200	; 0xc8
   39ed4:	mov	r6, r0
   39ed8:	mov	r7, r1
   39edc:	str	r3, [sp, #24]
   39ee0:	str	r3, [sp, #28]
   39ee4:	str	r3, [sp, #32]
   39ee8:	str	r3, [sp, #36]	; 0x24
   39eec:	str	r2, [sp, #40]	; 0x28
   39ef0:	strb	r3, [sp, #44]	; 0x2c
   39ef4:	strb	r3, [sp, #45]	; 0x2d
   39ef8:	bne	39f60 <fputs@plt+0x28df0>
   39efc:	ldr	sl, [pc, #176]	; 39fb4 <fputs@plt+0x28e44>
   39f00:	ldr	fp, [pc, #176]	; 39fb8 <fputs@plt+0x28e48>
   39f04:	mov	r9, #2
   39f08:	ldrh	r3, [r5, #50]	; 0x32
   39f0c:	cmp	r4, r3
   39f10:	bge	39f70 <fputs@plt+0x28e00>
   39f14:	ldr	r2, [r5, #4]
   39f18:	lsl	r3, r4, #1
   39f1c:	cmp	r4, #0
   39f20:	ldrsh	r2, [r2, r3]
   39f24:	ldr	r3, [r8, #4]
   39f28:	ldr	r3, [r3, r2, lsl #4]
   39f2c:	beq	39f48 <fputs@plt+0x28dd8>
   39f30:	mov	r2, r9
   39f34:	mov	r1, sl
   39f38:	add	r0, sp, #20
   39f3c:	str	r3, [sp, #12]
   39f40:	bl	2aa74 <fputs@plt+0x19904>
   39f44:	ldr	r3, [sp, #12]
   39f48:	ldr	r2, [r8]
   39f4c:	mov	r1, fp
   39f50:	add	r0, sp, #20
   39f54:	bl	39c08 <fputs@plt+0x28a98>
   39f58:	add	r4, r4, #1
   39f5c:	b	39f08 <fputs@plt+0x28d98>
   39f60:	ldr	r2, [r5]
   39f64:	ldr	r1, [pc, #80]	; 39fbc <fputs@plt+0x28e4c>
   39f68:	add	r0, sp, #20
   39f6c:	bl	39c08 <fputs@plt+0x28a98>
   39f70:	add	r0, sp, #20
   39f74:	bl	20518 <fputs@plt+0xf3a8>
   39f78:	ldrb	ip, [r5, #55]	; 0x37
   39f7c:	mvn	r2, #0
   39f80:	mov	r3, #2
   39f84:	and	ip, ip, #3
   39f88:	stm	sp, {r2, r3}
   39f8c:	cmp	ip, #2
   39f90:	ldr	r1, [pc, #40]	; 39fc0 <fputs@plt+0x28e50>
   39f94:	mov	r2, r7
   39f98:	mov	r3, r0
   39f9c:	ldr	r0, [pc, #32]	; 39fc4 <fputs@plt+0x28e54>
   39fa0:	moveq	r1, r0
   39fa4:	mov	r0, r6
   39fa8:	bl	2908c <fputs@plt+0x17f1c>
   39fac:	add	sp, sp, #52	; 0x34
   39fb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39fb4:	muleq	r7, r6, r7
   39fb8:	andeq	sl, r7, r5, lsr #28
   39fbc:	andeq	r8, r7, fp, lsl #15
   39fc0:	andeq	r0, r0, r3, lsl r8
   39fc4:	andeq	r0, r0, r3, lsl r6
   39fc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39fcc:	sub	sp, sp, #164	; 0xa4
   39fd0:	ldr	r4, [r2, #64]	; 0x40
   39fd4:	ldrh	r5, [sp, #204]	; 0xcc
   39fd8:	ldr	sl, [r4, #36]	; 0x24
   39fdc:	tst	sl, #8192	; 0x2000
   39fe0:	bne	39fec <fputs@plt+0x28e7c>
   39fe4:	tst	r5, #64	; 0x40
   39fe8:	beq	39ff8 <fputs@plt+0x28e88>
   39fec:	mov	r0, #0
   39ff0:	add	sp, sp, #164	; 0xa4
   39ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39ff8:	ands	r9, sl, #48	; 0x30
   39ffc:	bne	3a138 <fputs@plt+0x28fc8>
   3a000:	tst	sl, #1024	; 0x400
   3a004:	bne	3a014 <fputs@plt+0x28ea4>
   3a008:	ldrh	ip, [r4, #24]
   3a00c:	cmp	ip, #0
   3a010:	bne	3a138 <fputs@plt+0x28fc8>
   3a014:	ands	r5, r5, #3
   3a018:	movne	r5, #1
   3a01c:	mov	r7, r3
   3a020:	ldr	r3, [r0, #8]
   3a024:	ldrb	r6, [r2, #44]	; 0x2c
   3a028:	str	r3, [sp, #20]
   3a02c:	ldr	r3, [r0, #468]	; 0x1d4
   3a030:	ldr	r2, [r0]
   3a034:	str	r3, [sp, #24]
   3a038:	add	r3, sp, #60	; 0x3c
   3a03c:	str	r3, [sp, #36]	; 0x24
   3a040:	str	r3, [sp, #40]	; 0x28
   3a044:	mov	r3, #0
   3a048:	str	r2, [sp, #32]
   3a04c:	str	r3, [sp, #44]	; 0x2c
   3a050:	mov	r2, #100	; 0x64
   3a054:	strb	r3, [sp, #56]	; 0x38
   3a058:	strb	r3, [sp, #57]	; 0x39
   3a05c:	ldr	r3, [pc, #668]	; 3a300 <fputs@plt+0x29190>
   3a060:	cmp	r5, #0
   3a064:	str	r2, [sp, #48]	; 0x30
   3a068:	ldr	r2, [pc, #660]	; 3a304 <fputs@plt+0x29194>
   3a06c:	mov	r8, r1
   3a070:	add	r0, sp, #32
   3a074:	ldr	r1, [pc, #652]	; 3a308 <fputs@plt+0x29198>
   3a078:	moveq	r1, r3
   3a07c:	str	r2, [sp, #52]	; 0x34
   3a080:	bl	2aaa8 <fputs@plt+0x19938>
   3a084:	mov	r3, #72	; 0x48
   3a088:	add	r0, sp, #32
   3a08c:	mla	r3, r3, r6, r8
   3a090:	ldr	r2, [r3, #28]
   3a094:	cmp	r2, #0
   3a098:	ldrbne	r2, [r3, #48]	; 0x30
   3a09c:	ldreq	r2, [r3, #16]
   3a0a0:	ldrne	r1, [pc, #612]	; 3a30c <fputs@plt+0x2919c>
   3a0a4:	ldreq	r1, [pc, #612]	; 3a310 <fputs@plt+0x291a0>
   3a0a8:	bl	39c08 <fputs@plt+0x28a98>
   3a0ac:	mov	r3, #72	; 0x48
   3a0b0:	mla	r3, r3, r6, r8
   3a0b4:	ldr	r2, [r3, #20]
   3a0b8:	cmp	r2, #0
   3a0bc:	beq	3a0cc <fputs@plt+0x28f5c>
   3a0c0:	ldr	r1, [pc, #588]	; 3a314 <fputs@plt+0x291a4>
   3a0c4:	add	r0, sp, #32
   3a0c8:	bl	39c08 <fputs@plt+0x28a98>
   3a0cc:	tst	sl, #1280	; 0x500
   3a0d0:	bne	3a290 <fputs@plt+0x29120>
   3a0d4:	mov	r1, #72	; 0x48
   3a0d8:	ldr	r9, [r4, #28]
   3a0dc:	mla	r6, r1, r6, r8
   3a0e0:	ldr	r3, [r6, #24]
   3a0e4:	ldrb	r3, [r3, #42]	; 0x2a
   3a0e8:	tst	r3, #32
   3a0ec:	beq	3a140 <fputs@plt+0x28fd0>
   3a0f0:	ldrb	r3, [r9, #55]	; 0x37
   3a0f4:	and	r3, r3, #3
   3a0f8:	cmp	r3, #2
   3a0fc:	bne	3a140 <fputs@plt+0x28fd0>
   3a100:	cmp	r5, #0
   3a104:	bne	3a2f8 <fputs@plt+0x29188>
   3a108:	add	r0, sp, #32
   3a10c:	bl	20518 <fputs@plt+0xf3a8>
   3a110:	mvn	r3, #0
   3a114:	ldr	r2, [sp, #24]
   3a118:	mov	r1, #161	; 0xa1
   3a11c:	stmib	sp, {r0, r3}
   3a120:	ldr	r3, [sp, #200]	; 0xc8
   3a124:	ldr	r0, [sp, #20]
   3a128:	str	r3, [sp]
   3a12c:	mov	r3, r7
   3a130:	bl	2902c <fputs@plt+0x17ebc>
   3a134:	b	39ff0 <fputs@plt+0x28e80>
   3a138:	mov	r5, #1
   3a13c:	b	3a01c <fputs@plt+0x28eac>
   3a140:	tst	sl, #131072	; 0x20000
   3a144:	ldrne	r5, [pc, #460]	; 3a318 <fputs@plt+0x291a8>
   3a148:	bne	3a168 <fputs@plt+0x28ff8>
   3a14c:	tst	sl, #16384	; 0x4000
   3a150:	ldrne	r5, [pc, #452]	; 3a31c <fputs@plt+0x291ac>
   3a154:	bne	3a168 <fputs@plt+0x28ff8>
   3a158:	ldr	r3, [pc, #448]	; 3a320 <fputs@plt+0x291b0>
   3a15c:	tst	sl, #64	; 0x40
   3a160:	ldr	r5, [pc, #444]	; 3a324 <fputs@plt+0x291b4>
   3a164:	moveq	r5, r3
   3a168:	mov	r2, #7
   3a16c:	ldr	r1, [pc, #436]	; 3a328 <fputs@plt+0x291b8>
   3a170:	add	r0, sp, #32
   3a174:	bl	2aa74 <fputs@plt+0x19904>
   3a178:	mov	r1, r5
   3a17c:	ldr	r2, [r9]
   3a180:	add	r0, sp, #32
   3a184:	bl	39c08 <fputs@plt+0x28a98>
   3a188:	ldrh	r5, [r4, #24]
   3a18c:	cmp	r5, #0
   3a190:	bne	3a1a0 <fputs@plt+0x29030>
   3a194:	ldr	r3, [r4, #36]	; 0x24
   3a198:	tst	r3, #48	; 0x30
   3a19c:	beq	3a108 <fputs@plt+0x28f98>
   3a1a0:	mov	r2, #2
   3a1a4:	ldr	r1, [pc, #384]	; 3a32c <fputs@plt+0x291bc>
   3a1a8:	add	r0, sp, #32
   3a1ac:	ldr	r8, [r4, #28]
   3a1b0:	ldrh	r9, [r4, #42]	; 0x2a
   3a1b4:	bl	2aa74 <fputs@plt+0x19904>
   3a1b8:	ldr	sl, [pc, #368]	; 3a330 <fputs@plt+0x291c0>
   3a1bc:	ldr	fp, [pc, #368]	; 3a334 <fputs@plt+0x291c4>
   3a1c0:	mov	r6, #0
   3a1c4:	cmp	r6, r5
   3a1c8:	blt	3a240 <fputs@plt+0x290d0>
   3a1cc:	ldr	r3, [r4, #36]	; 0x24
   3a1d0:	tst	r3, #32
   3a1d4:	moveq	r6, r5
   3a1d8:	beq	3a200 <fputs@plt+0x29090>
   3a1dc:	mov	r1, r5
   3a1e0:	mov	r0, r8
   3a1e4:	bl	182d0 <fputs@plt+0x7160>
   3a1e8:	ldr	r3, [pc, #328]	; 3a338 <fputs@plt+0x291c8>
   3a1ec:	mov	r1, r5
   3a1f0:	add	r6, r5, #1
   3a1f4:	mov	r2, r0
   3a1f8:	add	r0, sp, #32
   3a1fc:	bl	2aad0 <fputs@plt+0x19960>
   3a200:	ldr	r3, [r4, #36]	; 0x24
   3a204:	tst	r3, #16
   3a208:	beq	3a22c <fputs@plt+0x290bc>
   3a20c:	mov	r1, r5
   3a210:	mov	r0, r8
   3a214:	bl	182d0 <fputs@plt+0x7160>
   3a218:	ldr	r3, [pc, #284]	; 3a33c <fputs@plt+0x291cc>
   3a21c:	mov	r1, r6
   3a220:	mov	r2, r0
   3a224:	add	r0, sp, #32
   3a228:	bl	2aad0 <fputs@plt+0x19960>
   3a22c:	mov	r2, #1
   3a230:	ldr	r1, [pc, #264]	; 3a340 <fputs@plt+0x291d0>
   3a234:	add	r0, sp, #32
   3a238:	bl	2aa74 <fputs@plt+0x19904>
   3a23c:	b	3a108 <fputs@plt+0x28f98>
   3a240:	mov	r1, r6
   3a244:	mov	r0, r8
   3a248:	bl	182d0 <fputs@plt+0x7160>
   3a24c:	cmp	r6, #0
   3a250:	mov	r3, r0
   3a254:	beq	3a270 <fputs@plt+0x29100>
   3a258:	str	r0, [sp, #28]
   3a25c:	mov	r2, #5
   3a260:	ldr	r1, [pc, #220]	; 3a344 <fputs@plt+0x291d4>
   3a264:	add	r0, sp, #32
   3a268:	bl	2aa74 <fputs@plt+0x19904>
   3a26c:	ldr	r3, [sp, #28]
   3a270:	cmp	r6, r9
   3a274:	mov	r2, r3
   3a278:	movge	r1, sl
   3a27c:	movlt	r1, fp
   3a280:	add	r0, sp, #32
   3a284:	bl	39c08 <fputs@plt+0x28a98>
   3a288:	add	r6, r6, #1
   3a28c:	b	3a1c4 <fputs@plt+0x29054>
   3a290:	tst	sl, #256	; 0x100
   3a294:	beq	3a2d8 <fputs@plt+0x29168>
   3a298:	tst	sl, #15
   3a29c:	beq	3a2d8 <fputs@plt+0x29168>
   3a2a0:	tst	sl, #5
   3a2a4:	ldrne	r2, [pc, #156]	; 3a348 <fputs@plt+0x291d8>
   3a2a8:	bne	3a2c8 <fputs@plt+0x29158>
   3a2ac:	cmp	r9, #48	; 0x30
   3a2b0:	ldreq	r2, [pc, #148]	; 3a34c <fputs@plt+0x291dc>
   3a2b4:	beq	3a2c8 <fputs@plt+0x29158>
   3a2b8:	ldr	r3, [pc, #124]	; 3a33c <fputs@plt+0x291cc>
   3a2bc:	tst	sl, #32
   3a2c0:	ldr	r2, [pc, #112]	; 3a338 <fputs@plt+0x291c8>
   3a2c4:	moveq	r2, r3
   3a2c8:	ldr	r1, [pc, #128]	; 3a350 <fputs@plt+0x291e0>
   3a2cc:	add	r0, sp, #32
   3a2d0:	bl	39c08 <fputs@plt+0x28a98>
   3a2d4:	b	3a108 <fputs@plt+0x28f98>
   3a2d8:	tst	sl, #1024	; 0x400
   3a2dc:	beq	3a108 <fputs@plt+0x28f98>
   3a2e0:	ldr	r3, [r4, #32]
   3a2e4:	ldr	r2, [r4, #24]
   3a2e8:	ldr	r1, [pc, #100]	; 3a354 <fputs@plt+0x291e4>
   3a2ec:	add	r0, sp, #32
   3a2f0:	bl	39c08 <fputs@plt+0x28a98>
   3a2f4:	b	3a108 <fputs@plt+0x28f98>
   3a2f8:	ldr	r5, [pc, #88]	; 3a358 <fputs@plt+0x291e8>
   3a2fc:	b	3a168 <fputs@plt+0x28ff8>
   3a300:	andeq	r8, r7, r0, lsr #15
   3a304:	blcc	fe6ecb0c <stderr@@GLIBC_2.4+0xfe65fda4>
   3a308:	muleq	r7, r9, r7
   3a30c:			; <UNDEFINED> instruction: 0x00078fb9
   3a310:	andeq	r1, r7, r5, asr #24
   3a314:	andeq	r8, r7, lr, lsl #16
   3a318:	andeq	r8, r7, sp, ror #15
   3a31c:	ldrdeq	r8, [r7], -r4
   3a320:	andeq	r8, r7, fp, asr #15
   3a324:	andeq	r8, r7, r2, asr #15
   3a328:	andeq	r8, r7, r9, asr r8
   3a32c:	andeq	r8, r7, r5, lsl r8
   3a330:	andeq	r8, r7, r5, lsr #15
   3a334:	andeq	r8, r7, sl, lsr #15
   3a338:			; <UNDEFINED> instruction: 0x000778bc
   3a33c:	andeq	r8, r7, r0, asr #15
   3a340:	andeq	sl, r7, r4, asr ip
   3a344:	andeq	r7, r7, fp, asr #19
   3a348:			; <UNDEFINED> instruction: 0x000787b2
   3a34c:			; <UNDEFINED> instruction: 0x000787b4
   3a350:	andeq	r8, r7, r8, lsl r8
   3a354:	andeq	r8, r7, lr, lsr r8
   3a358:	andeq	sl, r7, ip, lsr ip
   3a35c:	ldr	r3, [r0, #24]
   3a360:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3a364:	cmp	r3, r1
   3a368:	mov	r4, r0
   3a36c:	mov	r5, r1
   3a370:	mov	r7, r2
   3a374:	bgt	3a3bc <fputs@plt+0x2924c>
   3a378:	add	r6, r1, #1
   3a37c:	ldr	r0, [r0, #32]
   3a380:	lsl	r2, r6, #2
   3a384:	asr	r3, r2, #31
   3a388:	bl	27394 <fputs@plt+0x16224>
   3a38c:	subs	r8, r0, #0
   3a390:	streq	r8, [r7]
   3a394:	moveq	r0, #7
   3a398:	beq	3a3e0 <fputs@plt+0x29270>
   3a39c:	ldr	r0, [r4, #24]
   3a3a0:	mov	r1, #0
   3a3a4:	sub	r2, r6, r0
   3a3a8:	add	r0, r8, r0, lsl #2
   3a3ac:	lsl	r2, r2, #2
   3a3b0:	bl	10f48 <memset@plt>
   3a3b4:	str	r8, [r4, #32]
   3a3b8:	str	r6, [r4, #24]
   3a3bc:	ldr	r6, [r4, #32]
   3a3c0:	add	r1, r6, r5, lsl #2
   3a3c4:	ldr	r8, [r6, r5, lsl #2]
   3a3c8:	cmp	r8, #0
   3a3cc:	beq	3a3e8 <fputs@plt+0x29278>
   3a3d0:	mov	r0, #0
   3a3d4:	ldr	r3, [r4, #32]
   3a3d8:	ldr	r3, [r3, r5, lsl #2]
   3a3dc:	str	r3, [r7]
   3a3e0:	add	sp, sp, #8
   3a3e4:	pop	{r4, r5, r6, r7, r8, pc}
   3a3e8:	ldrb	r3, [r4, #43]	; 0x2b
   3a3ec:	cmp	r3, #2
   3a3f0:	bne	3a41c <fputs@plt+0x292ac>
   3a3f4:	mov	r0, #32768	; 0x8000
   3a3f8:	mov	r1, #0
   3a3fc:	bl	21200 <fputs@plt+0x10090>
   3a400:	ldr	r3, [r4, #32]
   3a404:	str	r0, [r6, r5, lsl #2]
   3a408:	ldr	r3, [r3, r5, lsl #2]
   3a40c:	cmp	r3, #0
   3a410:	bne	3a3d0 <fputs@plt+0x29260>
   3a414:	mov	r0, #7
   3a418:	b	3a3d4 <fputs@plt+0x29264>
   3a41c:	ldr	r0, [r4, #4]
   3a420:	ldrb	r3, [r4, #44]	; 0x2c
   3a424:	ldr	r2, [r0]
   3a428:	str	r1, [sp]
   3a42c:	mov	r1, r5
   3a430:	ldr	r6, [r2, #52]	; 0x34
   3a434:	mov	r2, #32768	; 0x8000
   3a438:	blx	r6
   3a43c:	cmp	r0, #8
   3a440:	ldrbeq	r3, [r4, #46]	; 0x2e
   3a444:	orreq	r3, r3, #2
   3a448:	strbeq	r3, [r4, #46]	; 0x2e
   3a44c:	bne	3a3d4 <fputs@plt+0x29264>
   3a450:	b	3a3d0 <fputs@plt+0x29260>
   3a454:	push	{r0, r1, r4, r5, r6, lr}
   3a458:	mov	r5, r2
   3a45c:	add	r2, sp, #4
   3a460:	mov	r4, r1
   3a464:	mov	r6, r3
   3a468:	bl	3a35c <fputs@plt+0x291ec>
   3a46c:	cmp	r0, #0
   3a470:	bne	3a4ac <fputs@plt+0x2933c>
   3a474:	ldr	r2, [sp, #4]
   3a478:	cmp	r4, #0
   3a47c:	add	r3, r2, #16384	; 0x4000
   3a480:	addeq	r2, r2, #136	; 0x88
   3a484:	streq	r2, [sp, #4]
   3a488:	ldr	r2, [sp, #4]
   3a48c:	lslne	r4, r4, #12
   3a490:	sub	r2, r2, #4
   3a494:	str	r2, [r6]
   3a498:	str	r3, [r5]
   3a49c:	ldr	r3, [sp, #24]
   3a4a0:	moveq	r4, r0
   3a4a4:	subne	r4, r4, #34	; 0x22
   3a4a8:	str	r4, [r3]
   3a4ac:	add	sp, sp, #8
   3a4b0:	pop	{r4, r5, r6, pc}
   3a4b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a4b8:	sub	sp, sp, #44	; 0x2c
   3a4bc:	ldr	r8, [r0, #68]	; 0x44
   3a4c0:	cmp	r8, #0
   3a4c4:	beq	3a4d4 <fputs@plt+0x29364>
   3a4c8:	ldrsh	r3, [r0, #40]	; 0x28
   3a4cc:	cmp	r3, #0
   3a4d0:	bne	3a4e4 <fputs@plt+0x29374>
   3a4d4:	mov	r0, #0
   3a4d8:	str	r0, [r2]
   3a4dc:	add	sp, sp, #44	; 0x2c
   3a4e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a4e4:	ldr	r3, [r0, #100]	; 0x64
   3a4e8:	add	r4, r8, #33	; 0x21
   3a4ec:	add	r3, r3, #33	; 0x21
   3a4f0:	ldr	r6, [pc, #236]	; 3a5e4 <fputs@plt+0x29474>
   3a4f4:	lsr	r3, r3, #12
   3a4f8:	str	r3, [sp, #12]
   3a4fc:	ldr	r3, [pc, #228]	; 3a5e8 <fputs@plt+0x29478>
   3a500:	mov	r5, r0
   3a504:	mov	fp, r2
   3a508:	mul	r3, r3, r1
   3a50c:	mov	r7, r1
   3a510:	lsr	r4, r4, #12
   3a514:	mov	r0, #0
   3a518:	and	r3, r3, r6
   3a51c:	str	r3, [sp, #16]
   3a520:	str	r6, [sp, #20]
   3a524:	ldr	r3, [sp, #12]
   3a528:	cmp	r4, r3
   3a52c:	cmpge	r0, #0
   3a530:	moveq	r3, #1
   3a534:	movne	r3, #0
   3a538:	strne	r0, [fp]
   3a53c:	movne	r0, r3
   3a540:	bne	3a4dc <fputs@plt+0x2936c>
   3a544:	add	r3, sp, #36	; 0x24
   3a548:	str	r3, [sp]
   3a54c:	add	r2, sp, #28
   3a550:	add	r3, sp, #32
   3a554:	mov	r1, r4
   3a558:	mov	r0, r5
   3a55c:	bl	3a454 <fputs@plt+0x292e4>
   3a560:	cmp	r0, #0
   3a564:	bne	3a4dc <fputs@plt+0x2936c>
   3a568:	ldr	ip, [sp, #28]
   3a56c:	ldr	r9, [sp, #36]	; 0x24
   3a570:	ldr	sl, [sp, #32]
   3a574:	ldr	r3, [sp, #16]
   3a578:	ldr	lr, [pc, #108]	; 3a5ec <fputs@plt+0x2947c>
   3a57c:	lsl	r1, r3, #1
   3a580:	ldrh	r2, [ip, r1]
   3a584:	cmp	r2, #0
   3a588:	subeq	r4, r4, #1
   3a58c:	beq	3a524 <fputs@plt+0x293b4>
   3a590:	ldrh	r2, [ip, r1]
   3a594:	add	r2, r2, r9
   3a598:	cmp	r8, r2
   3a59c:	bcc	3a5c0 <fputs@plt+0x29450>
   3a5a0:	ldr	r6, [r5, #100]	; 0x64
   3a5a4:	cmp	r2, r6
   3a5a8:	bcc	3a5c0 <fputs@plt+0x29450>
   3a5ac:	ldrh	r1, [ip, r1]
   3a5b0:	uxth	r1, r1
   3a5b4:	ldr	r1, [sl, r1, lsl #2]
   3a5b8:	cmp	r7, r1
   3a5bc:	moveq	r0, r2
   3a5c0:	subs	lr, lr, #1
   3a5c4:	bne	3a5d4 <fputs@plt+0x29464>
   3a5c8:	ldr	r0, [pc, #32]	; 3a5f0 <fputs@plt+0x29480>
   3a5cc:	bl	2f3e4 <fputs@plt+0x1e274>
   3a5d0:	b	3a4dc <fputs@plt+0x2936c>
   3a5d4:	ldr	r2, [sp, #20]
   3a5d8:	add	r3, r3, #1
   3a5dc:	and	r3, r3, r2
   3a5e0:	b	3a57c <fputs@plt+0x2940c>
   3a5e4:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   3a5e8:	andeq	r0, r0, pc, ror r1
   3a5ec:	andeq	r2, r0, r1
   3a5f0:	andeq	sp, r0, r3, lsr #5
   3a5f4:	ldr	r1, [r0, #68]	; 0x44
   3a5f8:	push	{r4, r5, lr}
   3a5fc:	mov	r4, #0
   3a600:	sub	sp, sp, #28
   3a604:	cmp	r1, r4
   3a608:	str	r4, [sp, #12]
   3a60c:	str	r4, [sp, #16]
   3a610:	str	r4, [sp, #20]
   3a614:	beq	3a680 <fputs@plt+0x29510>
   3a618:	add	r1, r1, #33	; 0x21
   3a61c:	mov	r5, r0
   3a620:	add	r3, sp, #20
   3a624:	str	r3, [sp]
   3a628:	add	r2, sp, #12
   3a62c:	add	r3, sp, #16
   3a630:	lsr	r1, r1, #12
   3a634:	bl	3a454 <fputs@plt+0x292e4>
   3a638:	ldr	r3, [sp, #20]
   3a63c:	ldr	r2, [sp, #12]
   3a640:	ldr	r0, [r5, #68]	; 0x44
   3a644:	add	r1, r2, #16384	; 0x4000
   3a648:	sub	r0, r0, r3
   3a64c:	mov	r3, r2
   3a650:	ldrh	ip, [r3]
   3a654:	add	r3, r3, #2
   3a658:	cmp	r0, ip
   3a65c:	strhlt	r4, [r3, #-2]
   3a660:	cmp	r1, r3
   3a664:	bne	3a650 <fputs@plt+0x294e0>
   3a668:	add	r0, r0, #1
   3a66c:	ldr	r3, [sp, #16]
   3a670:	mov	r1, #0
   3a674:	add	r0, r3, r0, lsl #2
   3a678:	sub	r2, r2, r0
   3a67c:	bl	10f48 <memset@plt>
   3a680:	add	sp, sp, #28
   3a684:	pop	{r4, r5, pc}
   3a688:	push	{r4, r5, r6, r7, lr}
   3a68c:	sub	sp, sp, #28
   3a690:	mov	r3, #0
   3a694:	mov	r4, r1
   3a698:	add	r1, r1, #33	; 0x21
   3a69c:	str	r3, [sp, #12]
   3a6a0:	str	r3, [sp, #16]
   3a6a4:	str	r3, [sp, #20]
   3a6a8:	add	r3, sp, #12
   3a6ac:	str	r3, [sp]
   3a6b0:	mov	r6, r2
   3a6b4:	add	r3, sp, #16
   3a6b8:	add	r2, sp, #20
   3a6bc:	lsr	r1, r1, #12
   3a6c0:	mov	r7, r0
   3a6c4:	bl	3a454 <fputs@plt+0x292e4>
   3a6c8:	subs	r5, r0, #0
   3a6cc:	bne	3a764 <fputs@plt+0x295f4>
   3a6d0:	ldr	r3, [sp, #12]
   3a6d4:	sub	r4, r4, r3
   3a6d8:	cmp	r4, #1
   3a6dc:	bne	3a6fc <fputs@plt+0x2958c>
   3a6e0:	ldr	r0, [sp, #16]
   3a6e4:	ldr	r2, [sp, #20]
   3a6e8:	add	r0, r0, #4
   3a6ec:	add	r2, r2, #16384	; 0x4000
   3a6f0:	sub	r2, r2, r0
   3a6f4:	mov	r1, r5
   3a6f8:	bl	10f48 <memset@plt>
   3a6fc:	ldr	r3, [sp, #16]
   3a700:	ldr	r3, [r3, r4, lsl #2]
   3a704:	cmp	r3, #0
   3a708:	beq	3a714 <fputs@plt+0x295a4>
   3a70c:	mov	r0, r7
   3a710:	bl	3a5f4 <fputs@plt+0x29484>
   3a714:	ldr	r3, [pc, #100]	; 3a780 <fputs@plt+0x29610>
   3a718:	ldr	r2, [pc, #100]	; 3a784 <fputs@plt+0x29614>
   3a71c:	ldr	ip, [sp, #20]
   3a720:	mul	r3, r3, r6
   3a724:	mov	r1, #0
   3a728:	and	r3, r3, r2
   3a72c:	lsl	r0, r3, #1
   3a730:	add	lr, ip, r0
   3a734:	ldrh	r0, [ip, r0]
   3a738:	cmp	r0, #0
   3a73c:	ldreq	r3, [sp, #16]
   3a740:	streq	r6, [r3, r4, lsl #2]
   3a744:	uxtheq	r4, r4
   3a748:	strheq	r4, [lr]
   3a74c:	beq	3a764 <fputs@plt+0x295f4>
   3a750:	cmp	r4, r1
   3a754:	bne	3a770 <fputs@plt+0x29600>
   3a758:	ldr	r0, [pc, #40]	; 3a788 <fputs@plt+0x29618>
   3a75c:	bl	2f3e4 <fputs@plt+0x1e274>
   3a760:	mov	r5, r0
   3a764:	mov	r0, r5
   3a768:	add	sp, sp, #28
   3a76c:	pop	{r4, r5, r6, r7, pc}
   3a770:	add	r3, r3, #1
   3a774:	and	r3, r3, r2
   3a778:	add	r1, r1, #1
   3a77c:	b	3a72c <fputs@plt+0x295bc>
   3a780:	andeq	r0, r0, pc, ror r1
   3a784:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   3a788:	andeq	ip, r0, pc, lsr #25
   3a78c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a790:	sub	sp, sp, #132	; 0x84
   3a794:	add	r2, sp, #84	; 0x54
   3a798:	str	r1, [sp, #32]
   3a79c:	mov	r1, #0
   3a7a0:	mov	r4, r0
   3a7a4:	bl	3a35c <fputs@plt+0x291ec>
   3a7a8:	subs	r5, r0, #0
   3a7ac:	bne	3a82c <fputs@plt+0x296bc>
   3a7b0:	ldr	r3, [sp, #84]	; 0x54
   3a7b4:	cmp	r3, #0
   3a7b8:	beq	3a7f4 <fputs@plt+0x29684>
   3a7bc:	ldr	r1, [sp, #32]
   3a7c0:	mov	r0, r4
   3a7c4:	bl	1a148 <fputs@plt+0x8fd8>
   3a7c8:	subs	r5, r0, #0
   3a7cc:	strne	r5, [sp, #12]
   3a7d0:	bne	3a7fc <fputs@plt+0x2968c>
   3a7d4:	ldr	r2, [r4, #52]	; 0x34
   3a7d8:	ldr	r3, [pc, #1144]	; 3ac58 <fputs@plt+0x29ae8>
   3a7dc:	cmp	r2, r3
   3a7e0:	beq	3a82c <fputs@plt+0x296bc>
   3a7e4:	ldr	r0, [pc, #1136]	; 3ac5c <fputs@plt+0x29aec>
   3a7e8:	bl	30b70 <fputs@plt+0x1fa00>
   3a7ec:	mov	r5, r0
   3a7f0:	b	3a82c <fputs@plt+0x296bc>
   3a7f4:	mov	r3, #1
   3a7f8:	str	r3, [sp, #12]
   3a7fc:	ldrb	r1, [r4, #46]	; 0x2e
   3a800:	ands	r1, r1, #2
   3a804:	beq	3a838 <fputs@plt+0x296c8>
   3a808:	mov	r1, #0
   3a80c:	mov	r0, r4
   3a810:	bl	1b9a0 <fputs@plt+0xa830>
   3a814:	subs	r5, r0, #0
   3a818:	bne	3a82c <fputs@plt+0x296bc>
   3a81c:	mov	r1, r5
   3a820:	mov	r0, r4
   3a824:	bl	1b9c4 <fputs@plt+0xa854>
   3a828:	mov	r5, #264	; 0x108
   3a82c:	mov	r0, r5
   3a830:	add	sp, sp, #132	; 0x84
   3a834:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a838:	mov	r2, #1
   3a83c:	mov	r0, r4
   3a840:	bl	1b9e0 <fputs@plt+0xa870>
   3a844:	subs	r5, r0, #0
   3a848:	bne	3a82c <fputs@plt+0x296bc>
   3a84c:	mov	r3, #1
   3a850:	mov	r1, r5
   3a854:	strb	r3, [r4, #44]	; 0x2c
   3a858:	add	r2, sp, #84	; 0x54
   3a85c:	mov	r0, r4
   3a860:	bl	3a35c <fputs@plt+0x291ec>
   3a864:	subs	r5, r0, #0
   3a868:	bne	3ab5c <fputs@plt+0x299ec>
   3a86c:	ldr	r1, [sp, #32]
   3a870:	mov	r0, r4
   3a874:	bl	1a148 <fputs@plt+0x8fd8>
   3a878:	subs	r3, r0, #0
   3a87c:	str	r3, [sp, #12]
   3a880:	ldreq	r5, [sp, #12]
   3a884:	beq	3ab5c <fputs@plt+0x299ec>
   3a888:	ldrb	r3, [r4, #45]	; 0x2d
   3a88c:	mov	r0, r4
   3a890:	add	r3, r3, #1
   3a894:	str	r3, [sp, #20]
   3a898:	rsb	r3, r3, #8
   3a89c:	mov	r2, r3
   3a8a0:	ldr	r1, [sp, #20]
   3a8a4:	str	r3, [sp, #36]	; 0x24
   3a8a8:	bl	1b9e0 <fputs@plt+0xa870>
   3a8ac:	subs	r5, r0, #0
   3a8b0:	bne	3ab50 <fputs@plt+0x299e0>
   3a8b4:	mov	r1, r5
   3a8b8:	mov	r2, #48	; 0x30
   3a8bc:	add	r0, r4, #52	; 0x34
   3a8c0:	bl	10f48 <memset@plt>
   3a8c4:	add	r1, sp, #88	; 0x58
   3a8c8:	ldr	r0, [r4, #8]
   3a8cc:	bl	14938 <fputs@plt+0x37c8>
   3a8d0:	subs	r5, r0, #0
   3a8d4:	bne	3ab40 <fputs@plt+0x299d0>
   3a8d8:	ldrd	r2, [sp, #88]	; 0x58
   3a8dc:	cmp	r2, #33	; 0x21
   3a8e0:	sbcs	r3, r3, #0
   3a8e4:	movlt	r7, r5
   3a8e8:	movlt	sl, r5
   3a8ec:	blt	3aadc <fputs@plt+0x2996c>
   3a8f0:	mov	r2, #0
   3a8f4:	mov	r3, #0
   3a8f8:	add	r1, sp, #96	; 0x60
   3a8fc:	strd	r2, [sp]
   3a900:	ldr	r0, [r4, #8]
   3a904:	mov	r2, #32
   3a908:	bl	14908 <fputs@plt+0x3798>
   3a90c:	subs	r8, r0, #0
   3a910:	bne	3ac50 <fputs@plt+0x29ae0>
   3a914:	ldr	r3, [sp, #96]	; 0x60
   3a918:	ldr	r2, [pc, #832]	; 3ac60 <fputs@plt+0x29af0>
   3a91c:	rev	r3, r3
   3a920:	ldr	r7, [sp, #104]	; 0x68
   3a924:	bic	r1, r3, #1
   3a928:	cmp	r1, r2
   3a92c:	rev	r7, r7
   3a930:	bne	3a9e8 <fputs@plt+0x29878>
   3a934:	sub	r2, r7, #1
   3a938:	ands	r2, r2, r7
   3a93c:	str	r2, [sp, #40]	; 0x28
   3a940:	bne	3a9e8 <fputs@plt+0x29878>
   3a944:	sub	r2, r7, #512	; 0x200
   3a948:	cmp	r2, #65024	; 0xfe00
   3a94c:	bhi	3a9e8 <fputs@plt+0x29878>
   3a950:	uxtb	r3, r3
   3a954:	and	r2, r3, #1
   3a958:	strb	r2, [r4, #65]	; 0x41
   3a95c:	ldr	r2, [sp, #108]	; 0x6c
   3a960:	add	r9, r4, #76	; 0x4c
   3a964:	rev	r2, r2
   3a968:	str	r2, [r4, #112]	; 0x70
   3a96c:	add	r2, r4, #84	; 0x54
   3a970:	str	r2, [sp, #64]	; 0x40
   3a974:	add	r2, sp, #112	; 0x70
   3a978:	str	r7, [r4, #36]	; 0x24
   3a97c:	ldm	r2!, {r0, r1}
   3a980:	mov	r2, #24
   3a984:	str	r9, [sp]
   3a988:	str	r0, [r4, #84]	; 0x54
   3a98c:	mvn	r0, r3
   3a990:	str	r1, [r4, #88]	; 0x58
   3a994:	mov	r3, #0
   3a998:	add	r1, sp, #96	; 0x60
   3a99c:	and	r0, r0, #1
   3a9a0:	bl	16518 <fputs@plt+0x53a8>
   3a9a4:	ldr	r3, [sp, #120]	; 0x78
   3a9a8:	ldr	r2, [r4, #76]	; 0x4c
   3a9ac:	rev	r3, r3
   3a9b0:	cmp	r2, r3
   3a9b4:	bne	3a9e8 <fputs@plt+0x29878>
   3a9b8:	ldr	r3, [sp, #124]	; 0x7c
   3a9bc:	ldr	r2, [r4, #80]	; 0x50
   3a9c0:	rev	r3, r3
   3a9c4:	cmp	r2, r3
   3a9c8:	bne	3a9e8 <fputs@plt+0x29878>
   3a9cc:	ldr	r3, [pc, #656]	; 3ac64 <fputs@plt+0x29af4>
   3a9d0:	ldr	r2, [sp, #100]	; 0x64
   3a9d4:	cmp	r2, r3
   3a9d8:	beq	3a9f4 <fputs@plt+0x29884>
   3a9dc:	ldr	r0, [pc, #644]	; 3ac68 <fputs@plt+0x29af8>
   3a9e0:	bl	30b70 <fputs@plt+0x1fa00>
   3a9e4:	mov	r8, r0
   3a9e8:	mov	r7, #0
   3a9ec:	mov	sl, r7
   3a9f0:	b	3aad4 <fputs@plt+0x29964>
   3a9f4:	add	r3, r7, #24
   3a9f8:	mov	r2, r3
   3a9fc:	str	r3, [sp, #44]	; 0x2c
   3aa00:	asr	r3, r3, #31
   3aa04:	mov	r0, r2
   3aa08:	mov	r1, r3
   3aa0c:	strd	r2, [sp, #48]	; 0x30
   3aa10:	bl	27330 <fputs@plt+0x161c0>
   3aa14:	subs	r6, r0, #0
   3aa18:	beq	3ac4c <fputs@plt+0x29adc>
   3aa1c:	add	r3, r6, #24
   3aa20:	str	r3, [sp, #68]	; 0x44
   3aa24:	bic	r3, r7, #255	; 0xff
   3aa28:	orr	r7, r3, r7, asr #16
   3aa2c:	mov	r2, #32
   3aa30:	uxth	r3, r7
   3aa34:	str	r3, [sp, #72]	; 0x48
   3aa38:	ldr	r3, [sp, #40]	; 0x28
   3aa3c:	mov	r7, #0
   3aa40:	str	r3, [sp, #16]
   3aa44:	mov	r3, #0
   3aa48:	mov	sl, r7
   3aa4c:	strd	r2, [sp, #24]
   3aa50:	add	r3, r6, #8
   3aa54:	str	r3, [sp, #76]	; 0x4c
   3aa58:	ldrd	r2, [sp, #48]	; 0x30
   3aa5c:	ldrd	r0, [sp, #24]
   3aa60:	adds	r0, r0, r2
   3aa64:	adc	r1, r1, r3
   3aa68:	mov	r2, r0
   3aa6c:	mov	r3, r1
   3aa70:	strd	r2, [sp, #56]	; 0x38
   3aa74:	ldrd	r2, [sp, #88]	; 0x58
   3aa78:	cmp	r2, r0
   3aa7c:	sbcs	r3, r3, r1
   3aa80:	blt	3aac8 <fputs@plt+0x29958>
   3aa84:	ldr	r3, [sp, #16]
   3aa88:	mov	r1, r6
   3aa8c:	add	r3, r3, #1
   3aa90:	str	r3, [sp, #16]
   3aa94:	ldrd	r2, [sp, #24]
   3aa98:	ldr	r0, [r4, #8]
   3aa9c:	strd	r2, [sp]
   3aaa0:	ldr	r2, [sp, #44]	; 0x2c
   3aaa4:	bl	14908 <fputs@plt+0x3798>
   3aaa8:	subs	r8, r0, #0
   3aaac:	bne	3aacc <fputs@plt+0x2995c>
   3aab0:	mov	r2, #8
   3aab4:	ldr	r1, [sp, #76]	; 0x4c
   3aab8:	ldr	r0, [sp, #64]	; 0x40
   3aabc:	bl	10eac <memcmp@plt>
   3aac0:	cmp	r0, #0
   3aac4:	beq	3ab80 <fputs@plt+0x29a10>
   3aac8:	ldr	r8, [sp, #40]	; 0x28
   3aacc:	mov	r0, r6
   3aad0:	bl	1abdc <fputs@plt+0x9a6c>
   3aad4:	cmp	r8, #0
   3aad8:	bne	3ac50 <fputs@plt+0x29ae0>
   3aadc:	str	sl, [r4, #76]	; 0x4c
   3aae0:	str	r7, [r4, #80]	; 0x50
   3aae4:	mov	r0, r4
   3aae8:	bl	1931c <fputs@plt+0x81ac>
   3aaec:	ldr	r3, [r4, #32]
   3aaf0:	ldr	r2, [r4, #68]	; 0x44
   3aaf4:	mov	r1, #0
   3aaf8:	ldr	r3, [r3]
   3aafc:	cmp	r2, #0
   3ab00:	str	r1, [r3, #96]	; 0x60
   3ab04:	str	r2, [r3, #128]	; 0x80
   3ab08:	str	r1, [r3, #100]	; 0x64
   3ab0c:	mvn	r1, #0
   3ab10:	str	r1, [r3, #104]	; 0x68
   3ab14:	str	r1, [r3, #108]	; 0x6c
   3ab18:	str	r1, [r3, #112]	; 0x70
   3ab1c:	str	r1, [r3, #116]	; 0x74
   3ab20:	strne	r2, [r3, #104]	; 0x68
   3ab24:	ldr	r3, [r4, #72]	; 0x48
   3ab28:	cmp	r3, #0
   3ab2c:	beq	3ab40 <fputs@plt+0x299d0>
   3ab30:	ldr	r3, [r4, #108]	; 0x6c
   3ab34:	ldr	r1, [pc, #304]	; 3ac6c <fputs@plt+0x29afc>
   3ab38:	ldr	r0, [pc, #304]	; 3ac70 <fputs@plt+0x29b00>
   3ab3c:	bl	2e3c0 <fputs@plt+0x1d250>
   3ab40:	ldr	r2, [sp, #36]	; 0x24
   3ab44:	ldr	r1, [sp, #20]
   3ab48:	mov	r0, r4
   3ab4c:	bl	1ba54 <fputs@plt+0xa8e4>
   3ab50:	ldr	r2, [sp, #32]
   3ab54:	mov	r3, #1
   3ab58:	str	r3, [r2]
   3ab5c:	mov	r1, #0
   3ab60:	strb	r1, [r4, #44]	; 0x2c
   3ab64:	mov	r2, #1
   3ab68:	mov	r0, r4
   3ab6c:	bl	1ba54 <fputs@plt+0xa8e4>
   3ab70:	ldr	r3, [sp, #12]
   3ab74:	cmp	r3, #0
   3ab78:	beq	3a7d4 <fputs@plt+0x29664>
   3ab7c:	b	3a82c <fputs@plt+0x296bc>
   3ab80:	ldr	fp, [r6]
   3ab84:	rev	fp, fp
   3ab88:	cmp	fp, #0
   3ab8c:	beq	3aac8 <fputs@plt+0x29958>
   3ab90:	ldrb	r8, [r4, #65]	; 0x41
   3ab94:	clz	r8, r8
   3ab98:	lsr	r8, r8, #5
   3ab9c:	mov	r3, r9
   3aba0:	mov	r2, #8
   3aba4:	mov	r1, r6
   3aba8:	mov	r0, r8
   3abac:	str	r9, [sp]
   3abb0:	bl	16518 <fputs@plt+0x53a8>
   3abb4:	mov	r3, r9
   3abb8:	ldr	r2, [r4, #36]	; 0x24
   3abbc:	str	r9, [sp]
   3abc0:	ldr	r1, [sp, #68]	; 0x44
   3abc4:	mov	r0, r8
   3abc8:	bl	16518 <fputs@plt+0x53a8>
   3abcc:	ldr	r3, [r6, #16]
   3abd0:	ldr	r2, [r4, #76]	; 0x4c
   3abd4:	rev	r3, r3
   3abd8:	cmp	r2, r3
   3abdc:	bne	3aac8 <fputs@plt+0x29958>
   3abe0:	ldr	r3, [r6, #20]
   3abe4:	ldr	r2, [r4, #80]	; 0x50
   3abe8:	rev	r3, r3
   3abec:	cmp	r2, r3
   3abf0:	bne	3aac8 <fputs@plt+0x29958>
   3abf4:	ldr	r3, [r6, #4]
   3abf8:	mov	r2, fp
   3abfc:	rev	r3, r3
   3ac00:	ldr	r1, [sp, #16]
   3ac04:	mov	r0, r4
   3ac08:	str	r3, [sp, #24]
   3ac0c:	bl	3a688 <fputs@plt+0x29518>
   3ac10:	subs	r8, r0, #0
   3ac14:	bne	3aacc <fputs@plt+0x2995c>
   3ac18:	ldr	r3, [sp, #24]
   3ac1c:	cmp	r3, #0
   3ac20:	beq	3ac40 <fputs@plt+0x29ad0>
   3ac24:	str	r3, [r4, #72]	; 0x48
   3ac28:	ldr	sl, [r4, #76]	; 0x4c
   3ac2c:	ldrh	r3, [sp, #72]	; 0x48
   3ac30:	ldr	r7, [r4, #80]	; 0x50
   3ac34:	ldr	r2, [sp, #16]
   3ac38:	strh	r3, [r4, #66]	; 0x42
   3ac3c:	str	r2, [r4, #68]	; 0x44
   3ac40:	ldrd	r2, [sp, #56]	; 0x38
   3ac44:	strd	r2, [sp, #24]
   3ac48:	b	3aa58 <fputs@plt+0x298e8>
   3ac4c:	mov	r8, #7
   3ac50:	mov	r5, r8
   3ac54:	b	3ab40 <fputs@plt+0x299d0>
   3ac58:	eoreq	lr, sp, r8, lsl r2
   3ac5c:	andeq	sp, r0, r4, ror #1
   3ac60:	ldrbcc	r0, [pc, -r2, lsl #13]!
   3ac64:	stmiane	r2!, {r8, sl, fp, sp}^
   3ac68:	andeq	ip, r0, r2, lsr sp
   3ac6c:	andeq	r8, r7, r1, ror #16
   3ac70:	andeq	r0, r0, fp, lsl r1
   3ac74:	cmp	r3, #5
   3ac78:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ac7c:	mov	r4, r0
   3ac80:	mov	r6, r1
   3ac84:	mov	r5, r2
   3ac88:	ble	3acb8 <fputs@plt+0x29b48>
   3ac8c:	cmp	r3, #100	; 0x64
   3ac90:	movgt	r2, #15
   3ac94:	bgt	3ad88 <fputs@plt+0x29c18>
   3ac98:	cmp	r3, #9
   3ac9c:	subgt	r3, r3, #9
   3aca0:	movgt	r1, #39	; 0x27
   3aca4:	mulgt	r3, r3, r3
   3aca8:	movle	r1, #1
   3acac:	ldr	r0, [r0]
   3acb0:	mulgt	r1, r1, r3
   3acb4:	bl	149b4 <fputs@plt+0x3844>
   3acb8:	cmp	r5, #0
   3acbc:	beq	3ad34 <fputs@plt+0x29bc4>
   3acc0:	ldr	r3, [r4, #32]
   3acc4:	cmp	r5, #0
   3acc8:	movne	r2, #0
   3accc:	ldr	r6, [r3]
   3acd0:	bne	3ada8 <fputs@plt+0x29c38>
   3acd4:	ldr	r2, [r6, #96]	; 0x60
   3acd8:	ldr	r3, [r4, #68]	; 0x44
   3acdc:	cmp	r2, r3
   3ace0:	movne	r2, r5
   3ace4:	bne	3ada8 <fputs@plt+0x29c38>
   3ace8:	mov	r1, #3
   3acec:	mov	r0, r4
   3acf0:	bl	1b9a0 <fputs@plt+0xa830>
   3acf4:	str	r0, [sp, #4]
   3acf8:	mov	r0, r4
   3acfc:	bl	165d0 <fputs@plt+0x5460>
   3ad00:	ldr	r2, [sp, #4]
   3ad04:	cmp	r2, #0
   3ad08:	bne	3ada0 <fputs@plt+0x29c30>
   3ad0c:	ldr	r3, [r4, #32]
   3ad10:	mov	r2, #48	; 0x30
   3ad14:	add	r1, r4, #52	; 0x34
   3ad18:	ldr	r0, [r3]
   3ad1c:	bl	10eac <memcmp@plt>
   3ad20:	subs	r2, r0, #0
   3ad24:	movne	r1, #3
   3ad28:	bne	3af00 <fputs@plt+0x29d90>
   3ad2c:	strh	r5, [r4, #40]	; 0x28
   3ad30:	b	3ad88 <fputs@plt+0x29c18>
   3ad34:	mov	r1, r6
   3ad38:	mov	r0, r4
   3ad3c:	bl	3a78c <fputs@plt+0x2961c>
   3ad40:	cmp	r0, #5
   3ad44:	mov	r2, r0
   3ad48:	bne	3ad94 <fputs@plt+0x29c24>
   3ad4c:	ldr	r3, [r4, #32]
   3ad50:	ldr	r3, [r3]
   3ad54:	cmp	r3, #0
   3ad58:	bne	3ad64 <fputs@plt+0x29bf4>
   3ad5c:	mvn	r2, #0
   3ad60:	b	3ad88 <fputs@plt+0x29c18>
   3ad64:	mov	r1, #2
   3ad68:	mov	r0, r4
   3ad6c:	bl	1b9a0 <fputs@plt+0xa830>
   3ad70:	subs	r2, r0, #0
   3ad74:	moveq	r1, #2
   3ad78:	beq	3af00 <fputs@plt+0x29d90>
   3ad7c:	ldr	r3, [pc, #392]	; 3af0c <fputs@plt+0x29d9c>
   3ad80:	cmp	r2, #5
   3ad84:	moveq	r2, r3
   3ad88:	mov	r0, r2
   3ad8c:	add	sp, sp, #12
   3ad90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ad94:	cmp	r0, #0
   3ad98:	beq	3acc0 <fputs@plt+0x29b50>
   3ad9c:	b	3ad88 <fputs@plt+0x29c18>
   3ada0:	cmp	r2, #5
   3ada4:	bne	3ad88 <fputs@plt+0x29c18>
   3ada8:	mov	r5, #0
   3adac:	ldr	r9, [r4, #68]	; 0x44
   3adb0:	mov	r8, r5
   3adb4:	mov	r3, #1
   3adb8:	add	r1, r6, r3, lsl #2
   3adbc:	ldr	r1, [r1, #100]	; 0x64
   3adc0:	cmp	r1, r8
   3adc4:	cmpcs	r9, r1
   3adc8:	movcs	r0, #1
   3adcc:	movcc	r0, #0
   3add0:	cmp	r0, #0
   3add4:	movne	sl, r3
   3add8:	add	r3, r3, #1
   3addc:	moveq	sl, r5
   3ade0:	movne	r8, r1
   3ade4:	cmp	r3, #5
   3ade8:	mov	r5, sl
   3adec:	bne	3adb8 <fputs@plt+0x29c48>
   3adf0:	ldrb	r3, [r4, #46]	; 0x2e
   3adf4:	tst	r3, #2
   3adf8:	bne	3aea4 <fputs@plt+0x29d34>
   3adfc:	clz	r3, sl
   3ae00:	lsr	r3, r3, #5
   3ae04:	cmp	r9, r8
   3ae08:	orrhi	r3, r3, #1
   3ae0c:	cmp	r3, #0
   3ae10:	beq	3ae60 <fputs@plt+0x29cf0>
   3ae14:	mov	r7, #1
   3ae18:	mov	r3, r7
   3ae1c:	add	fp, r7, #3
   3ae20:	mov	r2, r3
   3ae24:	mov	r1, fp
   3ae28:	mov	r0, r4
   3ae2c:	str	r3, [sp, #4]
   3ae30:	bl	1b9e0 <fputs@plt+0xa870>
   3ae34:	ldr	r3, [sp, #4]
   3ae38:	subs	r2, r0, #0
   3ae3c:	bne	3ae84 <fputs@plt+0x29d14>
   3ae40:	add	r3, r6, r7, lsl #2
   3ae44:	mov	r2, #1
   3ae48:	str	r9, [r3, #100]	; 0x64
   3ae4c:	mov	r1, fp
   3ae50:	mov	r0, r4
   3ae54:	bl	1ba54 <fputs@plt+0xa8e4>
   3ae58:	mov	r8, r9
   3ae5c:	mov	r5, r7
   3ae60:	add	r7, r5, #3
   3ae64:	mov	r1, r7
   3ae68:	mov	r0, r4
   3ae6c:	bl	1b9a0 <fputs@plt+0xa830>
   3ae70:	subs	r2, r0, #0
   3ae74:	beq	3aebc <fputs@plt+0x29d4c>
   3ae78:	cmp	r2, #5
   3ae7c:	bne	3ad88 <fputs@plt+0x29c18>
   3ae80:	b	3ad5c <fputs@plt+0x29bec>
   3ae84:	cmp	r2, #5
   3ae88:	bne	3ad88 <fputs@plt+0x29c18>
   3ae8c:	add	r7, r7, #1
   3ae90:	cmp	r7, #5
   3ae94:	bne	3ae1c <fputs@plt+0x29cac>
   3ae98:	cmp	sl, #0
   3ae9c:	bne	3ae60 <fputs@plt+0x29cf0>
   3aea0:	b	3ad5c <fputs@plt+0x29bec>
   3aea4:	cmp	sl, #0
   3aea8:	bne	3ae60 <fputs@plt+0x29cf0>
   3aeac:	cmp	r2, #5
   3aeb0:	movne	r2, #520	; 0x208
   3aeb4:	bne	3ad88 <fputs@plt+0x29c18>
   3aeb8:	b	3ad5c <fputs@plt+0x29bec>
   3aebc:	ldr	r3, [r6, #96]	; 0x60
   3aec0:	add	r6, r6, r5, lsl #2
   3aec4:	add	r3, r3, #1
   3aec8:	str	r3, [r4, #100]	; 0x64
   3aecc:	mov	r0, r4
   3aed0:	bl	165d0 <fputs@plt+0x5460>
   3aed4:	ldr	r3, [r6, #100]	; 0x64
   3aed8:	cmp	r3, r8
   3aedc:	bne	3aefc <fputs@plt+0x29d8c>
   3aee0:	ldr	r3, [r4, #32]
   3aee4:	mov	r2, #48	; 0x30
   3aee8:	add	r1, r4, #52	; 0x34
   3aeec:	ldr	r0, [r3]
   3aef0:	bl	10eac <memcmp@plt>
   3aef4:	subs	r2, r0, #0
   3aef8:	beq	3ad2c <fputs@plt+0x29bbc>
   3aefc:	mov	r1, r7
   3af00:	mov	r0, r4
   3af04:	bl	1b9c4 <fputs@plt+0xa854>
   3af08:	b	3ad5c <fputs@plt+0x29bec>
   3af0c:	andeq	r0, r0, r5, lsl #2
   3af10:	ldr	r3, [r0, #416]	; 0x1a0
   3af14:	push	{r4, r5, r6, lr}
   3af18:	cmp	r3, #0
   3af1c:	mov	r4, r0
   3af20:	movne	r4, r3
   3af24:	mov	r5, r1
   3af28:	ldr	r2, [r4, #456]	; 0x1c8
   3af2c:	mov	r3, #0
   3af30:	cmp	r3, r2
   3af34:	blt	3af6c <fputs@plt+0x29dfc>
   3af38:	add	r2, r2, #1
   3af3c:	ldr	r0, [r4, #524]	; 0x20c
   3af40:	lsl	r2, r2, #2
   3af44:	asr	r3, r2, #31
   3af48:	bl	27394 <fputs@plt+0x16224>
   3af4c:	cmp	r0, #0
   3af50:	beq	3af84 <fputs@plt+0x29e14>
   3af54:	ldr	r3, [r4, #456]	; 0x1c8
   3af58:	str	r0, [r4, #524]	; 0x20c
   3af5c:	add	r2, r3, #1
   3af60:	str	r2, [r4, #456]	; 0x1c8
   3af64:	str	r5, [r0, r3, lsl #2]
   3af68:	pop	{r4, r5, r6, pc}
   3af6c:	ldr	r1, [r4, #524]	; 0x20c
   3af70:	ldr	r1, [r1, r3, lsl #2]
   3af74:	cmp	r1, r5
   3af78:	popeq	{r4, r5, r6, pc}
   3af7c:	add	r3, r3, #1
   3af80:	b	3af30 <fputs@plt+0x29dc0>
   3af84:	ldr	r0, [r4]
   3af88:	pop	{r4, r5, r6, lr}
   3af8c:	b	1ae98 <fputs@plt+0x9d28>
   3af90:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3af94:	mov	r7, r0
   3af98:	sub	sp, sp, #44	; 0x2c
   3af9c:	ldr	r0, [r2]
   3afa0:	mov	r4, r2
   3afa4:	bl	2be94 <fputs@plt+0x1ad24>
   3afa8:	subs	r3, r0, #0
   3afac:	str	r3, [sp, #12]
   3afb0:	beq	3b198 <fputs@plt+0x2a028>
   3afb4:	ldr	r0, [r4]
   3afb8:	bl	2bdf8 <fputs@plt+0x1ac88>
   3afbc:	mov	r8, r0
   3afc0:	ldr	r0, [r4, #4]
   3afc4:	bl	2be94 <fputs@plt+0x1ad24>
   3afc8:	subs	sl, r0, #0
   3afcc:	beq	3b198 <fputs@plt+0x2a028>
   3afd0:	ldrb	r3, [sl]
   3afd4:	cmp	r3, #0
   3afd8:	bne	3aff0 <fputs@plt+0x29e80>
   3afdc:	ldr	r1, [r4]
   3afe0:	mov	r0, r7
   3afe4:	add	sp, sp, #44	; 0x2c
   3afe8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3afec:	b	28ca8 <fputs@plt+0x17b38>
   3aff0:	ldr	r0, [r4, #4]
   3aff4:	bl	2bdf8 <fputs@plt+0x1ac88>
   3aff8:	mov	r9, r0
   3affc:	ldr	r0, [r4, #8]
   3b000:	bl	2be94 <fputs@plt+0x1ad24>
   3b004:	subs	r3, r0, #0
   3b008:	str	r3, [sp, #16]
   3b00c:	beq	3b198 <fputs@plt+0x2a028>
   3b010:	ldr	r0, [r4, #8]
   3b014:	bl	2bdf8 <fputs@plt+0x1ac88>
   3b018:	add	r3, r8, #1
   3b01c:	mov	r2, r3
   3b020:	asr	r1, r3, #31
   3b024:	mov	fp, r0
   3b028:	mov	r0, r3
   3b02c:	mov	r3, r1
   3b030:	strd	r0, [sp]
   3b034:	mov	r0, r7
   3b038:	bl	27ff0 <fputs@plt+0x16e80>
   3b03c:	subs	r5, r0, #0
   3b040:	beq	3b198 <fputs@plt+0x2a028>
   3b044:	sub	r3, r8, r9
   3b048:	str	r3, [sp, #20]
   3b04c:	sub	r3, fp, r9
   3b050:	mov	r4, #0
   3b054:	mov	r0, r3
   3b058:	asr	r1, r3, #31
   3b05c:	mov	r6, r4
   3b060:	sub	r3, r9, #1
   3b064:	strd	r0, [sp, #24]
   3b068:	str	r3, [sp, #32]
   3b06c:	ldr	r3, [sp, #20]
   3b070:	cmp	r6, r3
   3b074:	ldr	r3, [sp, #12]
   3b078:	add	r0, r3, r6
   3b07c:	ble	3b0b8 <fputs@plt+0x29f48>
   3b080:	sub	r6, r8, r6
   3b084:	mov	r2, r6
   3b088:	mov	r1, r0
   3b08c:	add	r0, r5, r4
   3b090:	bl	10fe4 <memcpy@plt>
   3b094:	add	r2, r4, r6
   3b098:	mov	r3, #0
   3b09c:	strb	r3, [r5, r2]
   3b0a0:	mov	r1, r5
   3b0a4:	ldr	r3, [pc, #244]	; 3b1a0 <fputs@plt+0x2a030>
   3b0a8:	mov	r0, r7
   3b0ac:	add	sp, sp, #44	; 0x2c
   3b0b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b0b4:	b	2812c <fputs@plt+0x16fbc>
   3b0b8:	ldr	r3, [sp, #12]
   3b0bc:	ldrb	r2, [sl]
   3b0c0:	ldrb	r3, [r3, r6]
   3b0c4:	cmp	r2, r3
   3b0c8:	bne	3b0e8 <fputs@plt+0x29f78>
   3b0cc:	mov	r2, r9
   3b0d0:	mov	r1, sl
   3b0d4:	str	r3, [sp, #36]	; 0x24
   3b0d8:	bl	10eac <memcmp@plt>
   3b0dc:	ldr	r3, [sp, #36]	; 0x24
   3b0e0:	cmp	r0, #0
   3b0e4:	beq	3b0f8 <fputs@plt+0x29f88>
   3b0e8:	strb	r3, [r5, r4]
   3b0ec:	add	r4, r4, #1
   3b0f0:	add	r6, r6, #1
   3b0f4:	b	3b06c <fputs@plt+0x29efc>
   3b0f8:	ldrd	r0, [sp]
   3b0fc:	ldrd	r2, [sp, #24]
   3b100:	adds	r2, r2, r0
   3b104:	adc	r3, r3, r1
   3b108:	subs	r0, r2, #1
   3b10c:	sbc	r1, r3, #0
   3b110:	strd	r2, [sp]
   3b114:	ldr	r3, [r7]
   3b118:	ldr	r3, [r3, #32]
   3b11c:	ldr	r2, [r3, #92]	; 0x5c
   3b120:	cmp	r2, r0
   3b124:	asr	r3, r2, #31
   3b128:	sbcs	r3, r3, r1
   3b12c:	bge	3b148 <fputs@plt+0x29fd8>
   3b130:	mov	r0, r7
   3b134:	bl	27f88 <fputs@plt+0x16e18>
   3b138:	mov	r0, r5
   3b13c:	add	sp, sp, #44	; 0x2c
   3b140:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b144:	b	1abdc <fputs@plt+0x9a6c>
   3b148:	ldr	r2, [sp]
   3b14c:	mov	r0, r5
   3b150:	asr	r3, r2, #31
   3b154:	bl	27394 <fputs@plt+0x16224>
   3b158:	subs	r3, r0, #0
   3b15c:	bne	3b16c <fputs@plt+0x29ffc>
   3b160:	mov	r0, r7
   3b164:	bl	25f9c <fputs@plt+0x14e2c>
   3b168:	b	3b138 <fputs@plt+0x29fc8>
   3b16c:	add	r0, r3, r4
   3b170:	mov	r2, fp
   3b174:	ldr	r1, [sp, #16]
   3b178:	str	r3, [sp, #36]	; 0x24
   3b17c:	bl	10fe4 <memcpy@plt>
   3b180:	ldr	r3, [sp, #32]
   3b184:	add	r4, r4, fp
   3b188:	add	r6, r6, r3
   3b18c:	ldr	r3, [sp, #36]	; 0x24
   3b190:	mov	r5, r3
   3b194:	b	3b0f0 <fputs@plt+0x29f80>
   3b198:	add	sp, sp, #44	; 0x2c
   3b19c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b1a0:	ldrdeq	sl, [r1], -ip
   3b1a4:	push	{r4, r5, r6, r7, r8, lr}
   3b1a8:	mov	r4, r0
   3b1ac:	mov	r5, r1
   3b1b0:	bl	26cf8 <fputs@plt+0x15b88>
   3b1b4:	cmp	r0, #0
   3b1b8:	mvnne	r6, #0
   3b1bc:	mvnne	r7, #0
   3b1c0:	bne	3b20c <fputs@plt+0x2a09c>
   3b1c4:	ldr	r3, [pc, #76]	; 3b218 <fputs@plt+0x2a0a8>
   3b1c8:	cmp	r4, #0
   3b1cc:	sbcs	r2, r5, #0
   3b1d0:	ldrd	r6, [r3, #224]	; 0xe0
   3b1d4:	blt	3b20c <fputs@plt+0x2a09c>
   3b1d8:	ldr	r0, [r3]
   3b1dc:	mov	r1, #0
   3b1e0:	cmp	r0, r4
   3b1e4:	sbcs	r2, r1, r5
   3b1e8:	movge	r2, #1
   3b1ec:	movlt	r2, #0
   3b1f0:	cmp	r4, #1
   3b1f4:	sbcs	r1, r5, #0
   3b1f8:	movlt	r2, #0
   3b1fc:	andge	r2, r2, #1
   3b200:	strd	r4, [r3, #224]	; 0xe0
   3b204:	str	r2, [r3, #244]	; 0xf4
   3b208:	bl	2e518 <fputs@plt+0x1d3a8>
   3b20c:	mov	r0, r6
   3b210:	mov	r1, r7
   3b214:	pop	{r4, r5, r6, r7, r8, pc}
   3b218:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   3b21c:	bic	r0, r0, r0, asr #31
   3b220:	asr	r1, r0, #31
   3b224:	b	3b1a4 <fputs@plt+0x2a034>
   3b228:	push	{r4, r5, lr}
   3b22c:	sub	sp, sp, #108	; 0x6c
   3b230:	mov	r4, r0
   3b234:	mov	r5, r1
   3b238:	bl	26cf8 <fputs@plt+0x15b88>
   3b23c:	cmp	r0, #0
   3b240:	movne	r0, #0
   3b244:	bne	3b28c <fputs@plt+0x2a11c>
   3b248:	add	r3, sp, #32
   3b24c:	str	r3, [sp, #8]
   3b250:	str	r3, [sp, #12]
   3b254:	mov	r3, #70	; 0x46
   3b258:	str	r3, [sp, #20]
   3b25c:	ldr	r3, [pc, #48]	; 3b294 <fputs@plt+0x2a124>
   3b260:	str	r0, [sp, #4]
   3b264:	str	r0, [sp, #16]
   3b268:	strb	r0, [sp, #28]
   3b26c:	strb	r0, [sp, #29]
   3b270:	mov	r2, r5
   3b274:	add	r0, sp, #4
   3b278:	mov	r1, r4
   3b27c:	str	r3, [sp, #24]
   3b280:	bl	2ab2c <fputs@plt+0x199bc>
   3b284:	add	r0, sp, #4
   3b288:	bl	20518 <fputs@plt+0xf3a8>
   3b28c:	add	sp, sp, #108	; 0x6c
   3b290:	pop	{r4, r5, pc}
   3b294:	blcc	fe6eda9c <stderr@@GLIBC_2.4+0xfe660d34>
   3b298:	push	{r0, r1, r2, r3}
   3b29c:	push	{r0, r1, r2, lr}
   3b2a0:	bl	26cf8 <fputs@plt+0x15b88>
   3b2a4:	cmp	r0, #0
   3b2a8:	movne	r0, #0
   3b2ac:	bne	3b2c0 <fputs@plt+0x2a150>
   3b2b0:	add	r1, sp, #20
   3b2b4:	ldr	r0, [sp, #16]
   3b2b8:	str	r1, [sp, #4]
   3b2bc:	bl	3b228 <fputs@plt+0x2a0b8>
   3b2c0:	add	sp, sp, #12
   3b2c4:	pop	{lr}		; (ldr lr, [sp], #4)
   3b2c8:	add	sp, sp, #16
   3b2cc:	bx	lr
   3b2d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3b2d4:	sub	sp, sp, #28
   3b2d8:	ldr	r8, [r2]
   3b2dc:	str	r0, [sp, #4]
   3b2e0:	mov	r0, r1
   3b2e4:	mov	r4, r1
   3b2e8:	str	r2, [sp, #8]
   3b2ec:	str	r3, [sp, #12]
   3b2f0:	bl	18f64 <fputs@plt+0x7df4>
   3b2f4:	tst	r8, #64	; 0x40
   3b2f8:	mov	r7, r0
   3b2fc:	add	r6, r0, #2
   3b300:	bne	3b314 <fputs@plt+0x2a1a4>
   3b304:	ldr	r3, [pc, #1172]	; 3b7a0 <fputs@plt+0x2a630>
   3b308:	ldr	r3, [r3, #12]
   3b30c:	cmp	r3, #0
   3b310:	beq	3b6e4 <fputs@plt+0x2a574>
   3b314:	cmp	r7, #4
   3b318:	ble	3b6e4 <fputs@plt+0x2a574>
   3b31c:	mov	r2, #5
   3b320:	ldr	r1, [pc, #1148]	; 3b7a4 <fputs@plt+0x2a634>
   3b324:	mov	r0, r4
   3b328:	bl	10eac <memcmp@plt>
   3b32c:	subs	r5, r0, #0
   3b330:	bne	3b6e4 <fputs@plt+0x2a574>
   3b334:	mov	r0, r6
   3b338:	asr	r1, r6, #31
   3b33c:	add	r7, r4, r7
   3b340:	mov	r3, r4
   3b344:	ldrb	r2, [r3], #1
   3b348:	sub	r2, r2, #38	; 0x26
   3b34c:	clz	r2, r2
   3b350:	lsr	r2, r2, #5
   3b354:	adds	r0, r0, r2
   3b358:	adc	r1, r1, #0
   3b35c:	cmp	r7, r3
   3b360:	bne	3b344 <fputs@plt+0x2a1d4>
   3b364:	bl	27330 <fputs@plt+0x161c0>
   3b368:	subs	r6, r0, #0
   3b36c:	bne	3b380 <fputs@plt+0x2a210>
   3b370:	mov	r4, #7
   3b374:	mov	r0, r4
   3b378:	add	sp, sp, #28
   3b37c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3b380:	ldrb	r3, [r4, #5]
   3b384:	orr	r8, r8, #64	; 0x40
   3b388:	cmp	r3, #47	; 0x2f
   3b38c:	beq	3b42c <fputs@plt+0x2a2bc>
   3b390:	mov	r7, #5
   3b394:	ldr	fp, [pc, #1036]	; 3b7a8 <fputs@plt+0x2a638>
   3b398:	mov	r1, r5
   3b39c:	mov	r3, #0
   3b3a0:	ldrb	r2, [r4, r7]
   3b3a4:	add	sl, r4, r7
   3b3a8:	cmp	r2, #0
   3b3ac:	cmpne	r2, #35	; 0x23
   3b3b0:	movne	r0, #1
   3b3b4:	moveq	r0, #0
   3b3b8:	bne	3b49c <fputs@plt+0x2a32c>
   3b3bc:	cmp	r5, #1
   3b3c0:	strbeq	r0, [r6, r1]
   3b3c4:	mov	r3, r6
   3b3c8:	addeq	r1, r1, #1
   3b3cc:	mov	r2, #0
   3b3d0:	strb	r2, [r3, r1]!
   3b3d4:	mov	r0, r6
   3b3d8:	strb	r2, [r3, #1]
   3b3dc:	bl	18f64 <fputs@plt+0x7df4>
   3b3e0:	ldr	r3, [pc, #964]	; 3b7ac <fputs@plt+0x2a63c>
   3b3e4:	add	r3, r3, #44	; 0x2c
   3b3e8:	str	r3, [sp, #16]
   3b3ec:	add	r0, r0, #1
   3b3f0:	add	r5, r6, r0
   3b3f4:	ldrb	r3, [r5]
   3b3f8:	cmp	r3, #0
   3b3fc:	bne	3b600 <fputs@plt+0x2a490>
   3b400:	ldr	r0, [sp, #4]
   3b404:	bl	2701c <fputs@plt+0x15eac>
   3b408:	ldr	r3, [sp, #12]
   3b40c:	cmp	r0, #0
   3b410:	str	r0, [r3]
   3b414:	movne	r4, #0
   3b418:	bne	3b6c4 <fputs@plt+0x2a554>
   3b41c:	ldr	r1, [sp, #4]
   3b420:	ldr	r0, [pc, #904]	; 3b7b0 <fputs@plt+0x2a640>
   3b424:	bl	3b298 <fputs@plt+0x2a128>
   3b428:	b	3b48c <fputs@plt+0x2a31c>
   3b42c:	ldrb	r3, [r4, #6]
   3b430:	cmp	r3, #47	; 0x2f
   3b434:	bne	3b390 <fputs@plt+0x2a220>
   3b438:	add	r9, r4, #7
   3b43c:	mov	r3, r9
   3b440:	sub	r7, r3, r4
   3b444:	ldrb	r2, [r3], #1
   3b448:	cmp	r2, #0
   3b44c:	cmpne	r2, #47	; 0x2f
   3b450:	bne	3b440 <fputs@plt+0x2a2d0>
   3b454:	cmp	r7, #7
   3b458:	beq	3b394 <fputs@plt+0x2a224>
   3b45c:	cmp	r7, #16
   3b460:	bne	3b47c <fputs@plt+0x2a30c>
   3b464:	mov	r2, #9
   3b468:	mov	r1, r9
   3b46c:	ldr	r0, [pc, #832]	; 3b7b4 <fputs@plt+0x2a644>
   3b470:	bl	10eac <memcmp@plt>
   3b474:	cmp	r0, #0
   3b478:	beq	3b394 <fputs@plt+0x2a224>
   3b47c:	ldr	r0, [pc, #820]	; 3b7b8 <fputs@plt+0x2a648>
   3b480:	mov	r2, r9
   3b484:	sub	r1, r7, #7
   3b488:	bl	3b298 <fputs@plt+0x2a128>
   3b48c:	ldr	r3, [sp, #68]	; 0x44
   3b490:	mov	r4, #1
   3b494:	str	r0, [r3]
   3b498:	b	3b6b8 <fputs@plt+0x2a548>
   3b49c:	cmp	r2, #37	; 0x25
   3b4a0:	add	r9, r7, #1
   3b4a4:	bne	3b558 <fputs@plt+0x2a3e8>
   3b4a8:	ldrb	r0, [r4, r9]
   3b4ac:	add	ip, fp, r0
   3b4b0:	ldrb	ip, [ip, #320]	; 0x140
   3b4b4:	tst	ip, #8
   3b4b8:	beq	3b558 <fputs@plt+0x2a3e8>
   3b4bc:	add	ip, r4, r9
   3b4c0:	ldrb	ip, [ip, #1]
   3b4c4:	add	ip, fp, ip
   3b4c8:	ldrb	ip, [ip, #320]	; 0x140
   3b4cc:	tst	ip, #8
   3b4d0:	beq	3b558 <fputs@plt+0x2a3e8>
   3b4d4:	str	r3, [sp, #16]
   3b4d8:	bl	1572c <fputs@plt+0x45bc>
   3b4dc:	add	r9, r7, #3
   3b4e0:	lsl	r2, r0, #4
   3b4e4:	ldrb	r0, [sl, #2]
   3b4e8:	bl	1572c <fputs@plt+0x45bc>
   3b4ec:	ldr	r3, [sp, #16]
   3b4f0:	adds	r2, r0, r2
   3b4f4:	bne	3b548 <fputs@plt+0x2a3d8>
   3b4f8:	ldrb	ip, [r4, r9]
   3b4fc:	cmp	ip, #35	; 0x23
   3b500:	cmpne	ip, #0
   3b504:	beq	3b538 <fputs@plt+0x2a3c8>
   3b508:	cmp	ip, #63	; 0x3f
   3b50c:	cmpeq	r5, #0
   3b510:	beq	3b5f8 <fputs@plt+0x2a488>
   3b514:	cmp	r5, #1
   3b518:	bne	3b528 <fputs@plt+0x2a3b8>
   3b51c:	cmp	ip, #61	; 0x3d
   3b520:	cmpne	ip, #38	; 0x26
   3b524:	beq	3b538 <fputs@plt+0x2a3c8>
   3b528:	cmp	ip, #38	; 0x26
   3b52c:	cmpeq	r5, #2
   3b530:	bne	3b540 <fputs@plt+0x2a3d0>
   3b534:	mov	r5, #2
   3b538:	mov	r7, r9
   3b53c:	b	3b3a0 <fputs@plt+0x2a230>
   3b540:	add	r9, r9, #1
   3b544:	b	3b4f8 <fputs@plt+0x2a388>
   3b548:	uxtb	r2, r2
   3b54c:	strb	r2, [r6, r1]
   3b550:	add	r1, r1, #1
   3b554:	b	3b538 <fputs@plt+0x2a3c8>
   3b558:	cmp	r5, #1
   3b55c:	bne	3b5c4 <fputs@plt+0x2a454>
   3b560:	cmp	r2, #61	; 0x3d
   3b564:	cmpne	r2, #38	; 0x26
   3b568:	bne	3b5c4 <fputs@plt+0x2a454>
   3b56c:	add	ip, r6, r1
   3b570:	mov	r0, r1
   3b574:	ldrb	ip, [ip, #-1]
   3b578:	cmp	ip, #0
   3b57c:	bne	3b5ac <fputs@plt+0x2a43c>
   3b580:	ldrb	r2, [sl, #1]
   3b584:	mov	r0, sl
   3b588:	cmp	r2, #0
   3b58c:	cmpne	r2, #35	; 0x23
   3b590:	beq	3b538 <fputs@plt+0x2a3c8>
   3b594:	ldrb	r2, [r0]
   3b598:	add	sl, sl, #1
   3b59c:	cmp	r2, #38	; 0x26
   3b5a0:	beq	3b538 <fputs@plt+0x2a3c8>
   3b5a4:	add	r9, r9, #1
   3b5a8:	b	3b580 <fputs@plt+0x2a410>
   3b5ac:	cmp	r2, #38	; 0x26
   3b5b0:	addeq	r1, r1, #1
   3b5b4:	strbeq	r3, [r6, r0]
   3b5b8:	movne	r5, #2
   3b5bc:	mov	r2, #0
   3b5c0:	b	3b54c <fputs@plt+0x2a3dc>
   3b5c4:	cmp	r5, #0
   3b5c8:	cmpeq	r2, #63	; 0x3f
   3b5cc:	beq	3b5f0 <fputs@plt+0x2a480>
   3b5d0:	cmp	r5, #2
   3b5d4:	cmpeq	r2, #38	; 0x26
   3b5d8:	moveq	r0, #1
   3b5dc:	movne	r0, #0
   3b5e0:	cmp	r0, #0
   3b5e4:	movne	r5, #1
   3b5e8:	movne	r2, #0
   3b5ec:	b	3b54c <fputs@plt+0x2a3dc>
   3b5f0:	mov	r5, #1
   3b5f4:	b	3b5bc <fputs@plt+0x2a44c>
   3b5f8:	mov	r5, r2
   3b5fc:	b	3b538 <fputs@plt+0x2a3c8>
   3b600:	mov	r0, r5
   3b604:	bl	18f64 <fputs@plt+0x7df4>
   3b608:	add	r4, r0, #1
   3b60c:	add	r4, r5, r4
   3b610:	mov	r7, r0
   3b614:	mov	r0, r4
   3b618:	bl	18f64 <fputs@plt+0x7df4>
   3b61c:	cmp	r7, #3
   3b620:	mov	r9, r0
   3b624:	bne	3b654 <fputs@plt+0x2a4e4>
   3b628:	mov	r2, r7
   3b62c:	mov	r1, r5
   3b630:	ldr	r0, [pc, #388]	; 3b7bc <fputs@plt+0x2a64c>
   3b634:	bl	10eac <memcmp@plt>
   3b638:	ldr	r3, [sp, #4]
   3b63c:	cmp	r0, #0
   3b640:	moveq	r3, r4
   3b644:	str	r3, [sp, #4]
   3b648:	add	r9, r9, #1
   3b64c:	add	r5, r4, r9
   3b650:	b	3b3f4 <fputs@plt+0x2a284>
   3b654:	cmp	r7, #5
   3b658:	bne	3b71c <fputs@plt+0x2a5ac>
   3b65c:	mov	r2, r7
   3b660:	mov	r1, r5
   3b664:	ldr	r0, [pc, #340]	; 3b7c0 <fputs@plt+0x2a650>
   3b668:	bl	10eac <memcmp@plt>
   3b66c:	cmp	r0, #0
   3b670:	bne	3b648 <fputs@plt+0x2a4d8>
   3b674:	mov	sl, #393216	; 0x60000
   3b678:	mov	r7, sl
   3b67c:	ldr	fp, [pc, #316]	; 3b7c0 <fputs@plt+0x2a650>
   3b680:	ldr	r5, [sp, #16]
   3b684:	b	3b74c <fputs@plt+0x2a5dc>
   3b688:	add	r5, r5, #8
   3b68c:	b	3b74c <fputs@plt+0x2a5dc>
   3b690:	bic	r2, r3, #128	; 0x80
   3b694:	cmp	r2, sl
   3b698:	ble	3b6d8 <fputs@plt+0x2a568>
   3b69c:	mov	r2, r4
   3b6a0:	mov	r1, fp
   3b6a4:	ldr	r0, [pc, #280]	; 3b7c4 <fputs@plt+0x2a654>
   3b6a8:	bl	3b298 <fputs@plt+0x2a128>
   3b6ac:	ldr	r3, [sp, #68]	; 0x44
   3b6b0:	mov	r4, #3
   3b6b4:	str	r0, [r3]
   3b6b8:	mov	r0, r6
   3b6bc:	bl	1abdc <fputs@plt+0x9a6c>
   3b6c0:	mov	r6, #0
   3b6c4:	ldr	r3, [sp, #8]
   3b6c8:	str	r8, [r3]
   3b6cc:	ldr	r3, [sp, #64]	; 0x40
   3b6d0:	str	r6, [r3]
   3b6d4:	b	3b374 <fputs@plt+0x2a204>
   3b6d8:	bic	r8, r8, r7
   3b6dc:	orr	r8, r3, r8
   3b6e0:	b	3b648 <fputs@plt+0x2a4d8>
   3b6e4:	mov	r0, r6
   3b6e8:	asr	r1, r6, #31
   3b6ec:	bl	27330 <fputs@plt+0x161c0>
   3b6f0:	subs	r6, r0, #0
   3b6f4:	beq	3b370 <fputs@plt+0x2a200>
   3b6f8:	mov	r2, r7
   3b6fc:	mov	r1, r4
   3b700:	bl	10fe4 <memcpy@plt>
   3b704:	mov	r3, r6
   3b708:	mov	r2, #0
   3b70c:	strb	r2, [r3, r7]!
   3b710:	bic	r8, r8, #64	; 0x40
   3b714:	strb	r2, [r3, #1]
   3b718:	b	3b400 <fputs@plt+0x2a290>
   3b71c:	cmp	r7, #4
   3b720:	bne	3b648 <fputs@plt+0x2a4d8>
   3b724:	mov	r2, r7
   3b728:	mov	r1, r5
   3b72c:	ldr	r0, [pc, #148]	; 3b7c8 <fputs@plt+0x2a658>
   3b730:	bl	10eac <memcmp@plt>
   3b734:	cmp	r0, #0
   3b738:	bne	3b648 <fputs@plt+0x2a4d8>
   3b73c:	ldr	fp, [pc, #136]	; 3b7cc <fputs@plt+0x2a65c>
   3b740:	ldr	r5, [pc, #136]	; 3b7d0 <fputs@plt+0x2a660>
   3b744:	and	sl, r8, #135	; 0x87
   3b748:	mov	r7, #135	; 0x87
   3b74c:	ldr	r1, [r5]
   3b750:	cmp	r1, #0
   3b754:	beq	3b790 <fputs@plt+0x2a620>
   3b758:	mov	r0, r1
   3b75c:	str	r1, [sp, #20]
   3b760:	bl	18f64 <fputs@plt+0x7df4>
   3b764:	ldr	r1, [sp, #20]
   3b768:	cmp	r9, r0
   3b76c:	bne	3b688 <fputs@plt+0x2a518>
   3b770:	mov	r2, r9
   3b774:	mov	r0, r4
   3b778:	bl	10eac <memcmp@plt>
   3b77c:	cmp	r0, #0
   3b780:	bne	3b688 <fputs@plt+0x2a518>
   3b784:	ldr	r3, [r5, #4]
   3b788:	cmp	r3, #0
   3b78c:	bne	3b690 <fputs@plt+0x2a520>
   3b790:	mov	r2, r4
   3b794:	mov	r1, fp
   3b798:	ldr	r0, [pc, #52]	; 3b7d4 <fputs@plt+0x2a664>
   3b79c:	b	3b488 <fputs@plt+0x2a318>
   3b7a0:	andeq	ip, r8, r0, lsr r1
   3b7a4:	muleq	r7, r3, r8
   3b7a8:	strheq	r4, [r7], -r0
   3b7ac:	andeq	ip, r8, r0, ror #24
   3b7b0:	andeq	r8, r7, pc, ror #17
   3b7b4:	muleq	r7, r9, r8
   3b7b8:	andeq	r8, r7, r3, lsr #17
   3b7bc:			; <UNDEFINED> instruction: 0x000788bf
   3b7c0:	andeq	r8, r7, sp, lsl #17
   3b7c4:	ldrdeq	r8, [r7], -r7
   3b7c8:	andeq	r9, r7, r8, ror #27
   3b7cc:	andeq	r8, r7, r6, lsl #17
   3b7d0:	andeq	ip, r8, r4, ror #24
   3b7d4:	andeq	r8, r7, r3, asr #17
   3b7d8:	cmp	r2, #0
   3b7dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3b7e0:	mov	r8, r3
   3b7e4:	ldr	r3, [r0, #12]
   3b7e8:	clz	r3, r3
   3b7ec:	lsr	r3, r3, #5
   3b7f0:	moveq	r3, #0
   3b7f4:	cmp	r3, #0
   3b7f8:	ldr	r3, [r0, #20]
   3b7fc:	mov	r5, r2
   3b800:	mov	r7, r1
   3b804:	lslne	r2, r1, #1
   3b808:	moveq	r2, r1
   3b80c:	ldr	r1, [r0, #8]
   3b810:	add	r3, r2, r3
   3b814:	cmp	r3, r1
   3b818:	mov	r4, r0
   3b81c:	bls	3b844 <fputs@plt+0x2a6d4>
   3b820:	add	r2, r2, r1, lsl #1
   3b824:	str	r2, [r0, #8]
   3b828:	mov	r3, #0
   3b82c:	lsl	r2, r2, #2
   3b830:	ldr	r0, [r0]
   3b834:	bl	27394 <fputs@plt+0x16224>
   3b838:	cmp	r0, #0
   3b83c:	beq	3b934 <fputs@plt+0x2a7c4>
   3b840:	str	r0, [r4]
   3b844:	ldr	r6, [r4, #12]
   3b848:	cmp	r6, #0
   3b84c:	streq	r7, [r4, #16]
   3b850:	ldreq	r9, [pc, #236]	; 3b944 <fputs@plt+0x2a7d4>
   3b854:	beq	3b8b0 <fputs@plt+0x2a740>
   3b858:	ldr	r3, [r4, #16]
   3b85c:	cmp	r7, r3
   3b860:	beq	3b8b8 <fputs@plt+0x2a748>
   3b864:	ldr	r0, [r4, #4]
   3b868:	bl	1abdc <fputs@plt+0x9a6c>
   3b86c:	ldr	r0, [pc, #212]	; 3b948 <fputs@plt+0x2a7d8>
   3b870:	bl	3b298 <fputs@plt+0x2a128>
   3b874:	str	r0, [r4, #4]
   3b878:	mov	r0, #1
   3b87c:	str	r0, [r4, #24]
   3b880:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b884:	ldr	r1, [r8, r6, lsl #2]
   3b888:	mov	r0, r9
   3b88c:	bl	3b298 <fputs@plt+0x2a128>
   3b890:	cmp	r0, #0
   3b894:	beq	3b934 <fputs@plt+0x2a7c4>
   3b898:	ldr	r3, [r4, #20]
   3b89c:	ldr	r2, [r4]
   3b8a0:	add	r6, r6, #1
   3b8a4:	add	r1, r3, #1
   3b8a8:	str	r1, [r4, #20]
   3b8ac:	str	r0, [r2, r3, lsl #2]
   3b8b0:	cmp	r6, r7
   3b8b4:	blt	3b884 <fputs@plt+0x2a714>
   3b8b8:	cmp	r5, #0
   3b8bc:	movne	r6, #0
   3b8c0:	bne	3b91c <fputs@plt+0x2a7ac>
   3b8c4:	mov	r0, #0
   3b8c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b8cc:	ldr	r8, [r5, r6, lsl #2]
   3b8d0:	cmp	r8, #0
   3b8d4:	beq	3b904 <fputs@plt+0x2a794>
   3b8d8:	mov	r0, r8
   3b8dc:	bl	18f64 <fputs@plt+0x7df4>
   3b8e0:	add	r9, r0, #1
   3b8e4:	mov	r0, r9
   3b8e8:	asr	r1, r9, #31
   3b8ec:	bl	27330 <fputs@plt+0x161c0>
   3b8f0:	subs	r8, r0, #0
   3b8f4:	beq	3b934 <fputs@plt+0x2a7c4>
   3b8f8:	mov	r2, r9
   3b8fc:	ldr	r1, [r5, r6, lsl #2]
   3b900:	bl	10fe4 <memcpy@plt>
   3b904:	ldr	r3, [r4, #20]
   3b908:	ldr	r2, [r4]
   3b90c:	add	r6, r6, #1
   3b910:	add	r1, r3, #1
   3b914:	str	r1, [r4, #20]
   3b918:	str	r8, [r2, r3, lsl #2]
   3b91c:	cmp	r6, r7
   3b920:	blt	3b8cc <fputs@plt+0x2a75c>
   3b924:	ldr	r3, [r4, #12]
   3b928:	add	r3, r3, #1
   3b92c:	str	r3, [r4, #12]
   3b930:	b	3b8c4 <fputs@plt+0x2a754>
   3b934:	mov	r3, #7
   3b938:	str	r3, [r4, #24]
   3b93c:	mov	r0, #1
   3b940:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b944:	andeq	r7, r7, r0, asr fp
   3b948:	strdeq	r8, [r7], -pc	; <UNPREDICTABLE>
   3b94c:	cmp	r1, #2
   3b950:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   3b954:	mov	r6, r0
   3b958:	mov	r7, r2
   3b95c:	ldr	r5, [pc, #332]	; 3bab0 <fputs@plt+0x2a940>
   3b960:	movne	r4, #0
   3b964:	bne	3b994 <fputs@plt+0x2a824>
   3b968:	ldr	r0, [r2, #4]
   3b96c:	ldrh	r3, [r0, #8]
   3b970:	and	r3, r3, #31
   3b974:	add	r3, r5, r3
   3b978:	ldrb	r3, [r3, #3069]	; 0xbfd
   3b97c:	cmp	r3, #5
   3b980:	beq	3ba60 <fputs@plt+0x2a8f0>
   3b984:	bl	25e10 <fputs@plt+0x14ca0>
   3b988:	bic	r4, r0, r0, asr #31
   3b98c:	cmp	r4, #30
   3b990:	movge	r4, #30
   3b994:	ldr	r0, [r7]
   3b998:	ldrh	r3, [r0, #8]
   3b99c:	and	r3, r3, #31
   3b9a0:	add	r5, r5, r3
   3b9a4:	ldrb	r3, [r5, #3069]	; 0xbfd
   3b9a8:	cmp	r3, #5
   3b9ac:	beq	3ba60 <fputs@plt+0x2a8f0>
   3b9b0:	bl	1bc84 <fputs@plt+0xab14>
   3b9b4:	cmp	r4, #0
   3b9b8:	vstr	d0, [sp]
   3b9bc:	bne	3ba40 <fputs@plt+0x2a8d0>
   3b9c0:	vldr	d7, [pc, #200]	; 3ba90 <fputs@plt+0x2a920>
   3b9c4:	vcmpe.f64	d0, d7
   3b9c8:	vmrs	APSR_nzcv, fpscr
   3b9cc:	blt	3ba08 <fputs@plt+0x2a898>
   3b9d0:	vldr	d6, [pc, #192]	; 3ba98 <fputs@plt+0x2a928>
   3b9d4:	vcmpe.f64	d0, d6
   3b9d8:	vmrs	APSR_nzcv, fpscr
   3b9dc:	bpl	3ba08 <fputs@plt+0x2a898>
   3b9e0:	vldr	d7, [pc, #184]	; 3baa0 <fputs@plt+0x2a930>
   3b9e4:	vadd.f64	d7, d0, d7
   3b9e8:	vmov	r0, r1, d7
   3b9ec:	bl	711e4 <fputs@plt+0x60074>
   3b9f0:	bl	71064 <fputs@plt+0x5fef4>
   3b9f4:	strd	r0, [sp]
   3b9f8:	vldr	d0, [sp]
   3b9fc:	mov	r0, r6
   3ba00:	bl	25e54 <fputs@plt+0x14ce4>
   3ba04:	b	3ba60 <fputs@plt+0x2a8f0>
   3ba08:	vcmpe.f64	d0, d7
   3ba0c:	vmrs	APSR_nzcv, fpscr
   3ba10:	bpl	3ba40 <fputs@plt+0x2a8d0>
   3ba14:	vldr	d7, [pc, #140]	; 3baa8 <fputs@plt+0x2a938>
   3ba18:	vcmpe.f64	d0, d7
   3ba1c:	vmrs	APSR_nzcv, fpscr
   3ba20:	ble	3ba40 <fputs@plt+0x2a8d0>
   3ba24:	vldr	d7, [pc, #116]	; 3baa0 <fputs@plt+0x2a930>
   3ba28:	vsub.f64	d7, d7, d0
   3ba2c:	vmov	r0, r1, d7
   3ba30:	bl	711e4 <fputs@plt+0x60074>
   3ba34:	bl	71064 <fputs@plt+0x5fef4>
   3ba38:	eor	r1, r1, #-2147483648	; 0x80000000
   3ba3c:	b	3b9f4 <fputs@plt+0x2a884>
   3ba40:	mov	r1, r4
   3ba44:	vmov	r2, r3, d0
   3ba48:	ldr	r0, [pc, #100]	; 3bab4 <fputs@plt+0x2a944>
   3ba4c:	bl	3b298 <fputs@plt+0x2a128>
   3ba50:	subs	r4, r0, #0
   3ba54:	bne	3ba68 <fputs@plt+0x2a8f8>
   3ba58:	mov	r0, r6
   3ba5c:	bl	25f9c <fputs@plt+0x14e2c>
   3ba60:	add	sp, sp, #12
   3ba64:	pop	{r4, r5, r6, r7, pc}
   3ba68:	bl	18f64 <fputs@plt+0x7df4>
   3ba6c:	mov	r3, #1
   3ba70:	mov	r1, sp
   3ba74:	mov	r2, r0
   3ba78:	mov	r0, r4
   3ba7c:	bl	14c84 <fputs@plt+0x3b14>
   3ba80:	mov	r0, r4
   3ba84:	bl	1abdc <fputs@plt+0x9a6c>
   3ba88:	b	3b9f8 <fputs@plt+0x2a888>
   3ba8c:	nop			; (mov r0, r0)
	...
   3ba9c:	mvnmi	r0, #0
   3baa0:	andeq	r0, r0, r0
   3baa4:	svccc	0x00e00000
   3baa8:	andeq	r0, r0, r0
   3baac:	mvngt	r0, #0
   3bab0:	strheq	r4, [r7], -r0
   3bab4:	andeq	r8, r7, r0, asr #18
   3bab8:	ldr	r3, [r0, #4]
   3babc:	push	{r4, r5, r6, lr}
   3bac0:	mov	r5, r0
   3bac4:	ldr	r1, [r3, #20]
   3bac8:	ldr	r0, [pc, #32]	; 3baf0 <fputs@plt+0x2a980>
   3bacc:	bl	3b298 <fputs@plt+0x2a128>
   3bad0:	mvn	r2, #0
   3bad4:	mov	r4, r0
   3bad8:	mov	r1, r0
   3badc:	mov	r0, r5
   3bae0:	bl	27bb4 <fputs@plt+0x16a44>
   3bae4:	mov	r0, r4
   3bae8:	pop	{r4, r5, r6, lr}
   3baec:	b	1abdc <fputs@plt+0x9a6c>
   3baf0:	andeq	r8, r7, r5, asr #18
   3baf4:	push	{r4, r5, r6, r7, r8, lr}
   3baf8:	sub	sp, sp, #256	; 0x100
   3bafc:	mov	r6, r0
   3bb00:	mov	r5, r1
   3bb04:	bl	26cf8 <fputs@plt+0x15b88>
   3bb08:	subs	r7, r0, #0
   3bb0c:	bne	3bc18 <fputs@plt+0x2aaa8>
   3bb10:	ldr	r4, [pc, #264]	; 3bc20 <fputs@plt+0x2aab0>
   3bb14:	cmp	r5, #0
   3bb18:	cmpne	r6, #0
   3bb1c:	strble	r7, [r4, #356]	; 0x164
   3bb20:	ble	3bc18 <fputs@plt+0x2aaa8>
   3bb24:	ldrb	r3, [r4, #356]	; 0x164
   3bb28:	cmp	r3, #0
   3bb2c:	bne	3bbac <fputs@plt+0x2aa3c>
   3bb30:	strb	r7, [r4, #358]	; 0x166
   3bb34:	strb	r7, [r4, #357]	; 0x165
   3bb38:	bl	2701c <fputs@plt+0x15eac>
   3bb3c:	mov	r2, sp
   3bb40:	mov	r1, #256	; 0x100
   3bb44:	ldr	r3, [r0, #56]	; 0x38
   3bb48:	blx	r3
   3bb4c:	mov	r2, r7
   3bb50:	add	r3, r4, #356	; 0x164
   3bb54:	add	r1, r3, r2
   3bb58:	strb	r2, [r1, #3]
   3bb5c:	add	r2, r2, #1
   3bb60:	cmp	r2, #256	; 0x100
   3bb64:	bne	3bb54 <fputs@plt+0x2a9e4>
   3bb68:	ldrb	r2, [r4, #358]	; 0x166
   3bb6c:	add	r3, r3, #3
   3bb70:	ldrb	r0, [r3]
   3bb74:	ldrb	r1, [sp, r7]
   3bb78:	add	r7, r7, #1
   3bb7c:	cmp	r7, #256	; 0x100
   3bb80:	add	r1, r0, r1
   3bb84:	add	r2, r2, r1
   3bb88:	uxtb	r2, r2
   3bb8c:	add	r1, r4, r2
   3bb90:	ldrb	ip, [r1, #359]	; 0x167
   3bb94:	strb	r0, [r1, #359]	; 0x167
   3bb98:	strb	ip, [r3], #1
   3bb9c:	bne	3bb70 <fputs@plt+0x2aa00>
   3bba0:	mov	r3, #1
   3bba4:	strb	r2, [r4, #358]	; 0x166
   3bba8:	strb	r3, [r4, #356]	; 0x164
   3bbac:	ldrb	r3, [r4, #357]	; 0x165
   3bbb0:	ldrb	ip, [r4, #358]	; 0x166
   3bbb4:	add	r7, r5, r6
   3bbb8:	add	r3, r3, #1
   3bbbc:	uxtb	r3, r3
   3bbc0:	mov	r1, r3
   3bbc4:	add	r0, r4, r1
   3bbc8:	add	r1, r1, #1
   3bbcc:	ldrb	r2, [r0, #359]	; 0x167
   3bbd0:	uxtb	r1, r1
   3bbd4:	add	ip, r2, ip
   3bbd8:	uxtb	ip, ip
   3bbdc:	add	lr, r4, ip
   3bbe0:	ldrb	r8, [lr, #359]	; 0x167
   3bbe4:	strb	r8, [r0, #359]	; 0x167
   3bbe8:	strb	r2, [lr, #359]	; 0x167
   3bbec:	ldrb	r0, [r0, #359]	; 0x167
   3bbf0:	add	r2, r2, r0
   3bbf4:	uxtab	r2, r4, r2
   3bbf8:	ldrb	r2, [r2, #359]	; 0x167
   3bbfc:	strb	r2, [r5], #1
   3bc00:	cmp	r5, r7
   3bc04:	bne	3bbc4 <fputs@plt+0x2aa54>
   3bc08:	sub	r6, r6, #1
   3bc0c:	add	r6, r3, r6
   3bc10:	strb	r6, [r4, #357]	; 0x165
   3bc14:	strb	ip, [r4, #358]	; 0x166
   3bc18:	add	sp, sp, #256	; 0x100
   3bc1c:	pop	{r4, r5, r6, r7, r8, pc}
   3bc20:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   3bc24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bc28:	mov	sl, r0
   3bc2c:	ldr	r3, [pc, #288]	; 3bd54 <fputs@plt+0x2abe4>
   3bc30:	ldr	r4, [pc, #288]	; 3bd58 <fputs@plt+0x2abe8>
   3bc34:	sub	sp, sp, #124	; 0x7c
   3bc38:	ldr	r6, [r3, #616]	; 0x268
   3bc3c:	ldr	r3, [r4, #2932]	; 0xb74
   3bc40:	mov	r8, r1
   3bc44:	cmp	r3, #0
   3bc48:	bne	3bc58 <fputs@plt+0x2aae8>
   3bc4c:	ldr	r0, [pc, #264]	; 3bd5c <fputs@plt+0x2abec>
   3bc50:	bl	10f0c <getenv@plt>
   3bc54:	str	r0, [r4, #2932]	; 0xb74
   3bc58:	ldr	r3, [r4, #2936]	; 0xb78
   3bc5c:	cmp	r3, #0
   3bc60:	bne	3bc70 <fputs@plt+0x2ab00>
   3bc64:	ldr	r0, [pc, #244]	; 3bd60 <fputs@plt+0x2abf0>
   3bc68:	bl	10f0c <getenv@plt>
   3bc6c:	str	r0, [r4, #2936]	; 0xb78
   3bc70:	ldr	r7, [pc, #236]	; 3bd64 <fputs@plt+0x2abf4>
   3bc74:	mov	r5, #0
   3bc78:	cmp	r6, #0
   3bc7c:	bne	3bcf0 <fputs@plt+0x2ab80>
   3bc80:	ldr	r6, [r7, r5, lsl #2]
   3bc84:	add	r5, r5, #1
   3bc88:	cmp	r5, #6
   3bc8c:	bne	3bc78 <fputs@plt+0x2ab08>
   3bc90:	sub	r7, sl, #2
   3bc94:	mov	fp, #12
   3bc98:	add	r7, r8, r7
   3bc9c:	mov	r9, #0
   3bca0:	add	r1, sp, #16
   3bca4:	mov	r0, #8
   3bca8:	bl	3baf4 <fputs@plt+0x2a984>
   3bcac:	ldrd	r2, [sp, #16]
   3bcb0:	strb	r9, [r7]
   3bcb4:	mov	r1, r8
   3bcb8:	strd	r2, [sp]
   3bcbc:	str	r9, [sp, #8]
   3bcc0:	mov	r3, r6
   3bcc4:	ldr	r2, [pc, #156]	; 3bd68 <fputs@plt+0x2abf8>
   3bcc8:	mov	r0, sl
   3bccc:	bl	2bc00 <fputs@plt+0x1aa90>
   3bcd0:	ldrb	r5, [r7]
   3bcd4:	cmp	r5, #0
   3bcd8:	bne	3bce4 <fputs@plt+0x2ab74>
   3bcdc:	subs	fp, fp, #1
   3bce0:	bne	3bd34 <fputs@plt+0x2abc4>
   3bce4:	mov	r0, #1
   3bce8:	add	sp, sp, #124	; 0x7c
   3bcec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bcf0:	ldr	r3, [r4, #324]	; 0x144
   3bcf4:	add	r1, sp, #16
   3bcf8:	mov	r0, r6
   3bcfc:	blx	r3
   3bd00:	cmp	r0, #0
   3bd04:	bne	3bc80 <fputs@plt+0x2ab10>
   3bd08:	ldr	r3, [sp, #32]
   3bd0c:	and	r3, r3, #61440	; 0xf000
   3bd10:	cmp	r3, #16384	; 0x4000
   3bd14:	bne	3bc80 <fputs@plt+0x2ab10>
   3bd18:	ldr	r3, [r4, #300]	; 0x12c
   3bd1c:	mov	r1, #7
   3bd20:	mov	r0, r6
   3bd24:	blx	r3
   3bd28:	cmp	r0, #0
   3bd2c:	bne	3bc80 <fputs@plt+0x2ab10>
   3bd30:	b	3bc90 <fputs@plt+0x2ab20>
   3bd34:	ldr	r3, [r4, #300]	; 0x12c
   3bd38:	mov	r1, r9
   3bd3c:	mov	r0, r8
   3bd40:	blx	r3
   3bd44:	cmp	r0, #0
   3bd48:	beq	3bca0 <fputs@plt+0x2ab30>
   3bd4c:	mov	r0, r5
   3bd50:	b	3bce8 <fputs@plt+0x2ab78>
   3bd54:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   3bd58:	andeq	ip, r8, r0, lsr r1
   3bd5c:	andeq	r8, r7, r8, ror r9
   3bd60:	andeq	r8, r7, pc, ror r9
   3bd64:	andeq	ip, r8, r4, lsr #25
   3bd68:	andeq	r8, r7, r6, lsl #19
   3bd6c:	sub	r1, r1, #1
   3bd70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bd74:	mov	sl, r0
   3bd78:	sub	sp, sp, #148	; 0x94
   3bd7c:	mov	r4, r2
   3bd80:	cmp	r1, #19
   3bd84:	ldrls	pc, [pc, r1, lsl #2]
   3bd88:	b	3c0f0 <fputs@plt+0x2af80>
   3bd8c:	ldrdeq	fp, [r3], -ip
   3bd90:	strdeq	ip, [r3], -r0
   3bd94:	strdeq	ip, [r3], -r0
   3bd98:	andeq	fp, r3, ip, ror #27
   3bd9c:	andeq	fp, r3, r0, lsl #28
   3bda0:	strdeq	fp, [r3], -r4
   3bda4:	strdeq	ip, [r3], -r0
   3bda8:	strdeq	ip, [r3], -r0
   3bdac:	strdeq	ip, [r3], -r0
   3bdb0:	andeq	fp, r3, r8, asr #31
   3bdb4:	strdeq	ip, [r3], -r0
   3bdb8:	andeq	ip, r3, r0, lsr #32
   3bdbc:	strdeq	fp, [r3], -r0
   3bdc0:	strdeq	ip, [r3], -r0
   3bdc4:	strdeq	ip, [r3], -r0
   3bdc8:	andeq	ip, r3, r8, lsr r0
   3bdcc:	strdeq	ip, [r3], -r0
   3bdd0:	andeq	ip, r3, r0, ror r0
   3bdd4:	strdeq	ip, [r3], -r0
   3bdd8:	andeq	ip, r3, r8, rrx
   3bddc:	ldrb	r3, [r0, #16]
   3bde0:	str	r3, [r4]
   3bde4:	mov	r0, #0
   3bde8:	b	3bfa0 <fputs@plt+0x2ae30>
   3bdec:	ldr	r3, [r0, #20]
   3bdf0:	b	3bde0 <fputs@plt+0x2ac70>
   3bdf4:	ldr	r3, [r2]
   3bdf8:	str	r3, [r0, #40]	; 0x28
   3bdfc:	b	3bde4 <fputs@plt+0x2ac74>
   3be00:	ldr	r3, [r0, #40]	; 0x28
   3be04:	ldrd	r8, [r2]
   3be08:	cmp	r3, #0
   3be0c:	ble	3bedc <fputs@plt+0x2ad6c>
   3be10:	ldr	r3, [pc, #736]	; 3c0f8 <fputs@plt+0x2af88>
   3be14:	add	r1, sp, #40	; 0x28
   3be18:	ldr	r0, [r0, #12]
   3be1c:	ldr	r3, [r3, #336]	; 0x150
   3be20:	blx	r3
   3be24:	cmp	r0, #0
   3be28:	ldrne	r0, [pc, #716]	; 3c0fc <fputs@plt+0x2af8c>
   3be2c:	bne	3bfa0 <fputs@plt+0x2ae30>
   3be30:	ldr	r6, [sl, #40]	; 0x28
   3be34:	adds	r0, r8, r6
   3be38:	asr	r5, r6, #31
   3be3c:	adc	r1, r9, r5
   3be40:	subs	r0, r0, #1
   3be44:	mov	r2, r6
   3be48:	mov	r3, r5
   3be4c:	sbc	r1, r1, #0
   3be50:	bl	710c4 <fputs@plt+0x5ff54>
   3be54:	mul	r3, r0, r5
   3be58:	mla	r1, r6, r1, r3
   3be5c:	umull	r6, r7, r0, r6
   3be60:	add	r7, r1, r7
   3be64:	ldrd	r0, [sp, #88]	; 0x58
   3be68:	cmp	r0, r6
   3be6c:	sbcs	r3, r1, r7
   3be70:	bge	3bedc <fputs@plt+0x2ad6c>
   3be74:	ldr	r4, [sp, #96]	; 0x60
   3be78:	add	fp, sl, #20
   3be7c:	mov	r2, r4
   3be80:	asr	r3, r4, #31
   3be84:	strd	r2, [sp, #16]
   3be88:	bl	710c4 <fputs@plt+0x5ff54>
   3be8c:	ldr	r3, [sp, #20]
   3be90:	adds	r0, r0, #1
   3be94:	adc	r1, r1, #0
   3be98:	mul	r3, r0, r3
   3be9c:	mla	r3, r4, r1, r3
   3bea0:	umull	r4, r5, r0, r4
   3bea4:	add	r5, r3, r5
   3bea8:	ldrd	r2, [sp, #16]
   3beac:	subs	r4, r4, #1
   3beb0:	sbc	r5, r5, #0
   3beb4:	adds	r2, r2, r6
   3beb8:	adc	r3, r3, r7
   3bebc:	subs	r0, r2, #1
   3bec0:	sbc	r1, r3, #0
   3bec4:	strd	r0, [sp, #24]
   3bec8:	ldr	r1, [pc, #560]	; 3c100 <fputs@plt+0x2af90>
   3becc:	ldrd	r2, [sp, #24]
   3bed0:	cmp	r4, r2
   3bed4:	sbcs	r3, r5, r3
   3bed8:	blt	3bf44 <fputs@plt+0x2add4>
   3bedc:	ldrd	r2, [sl, #64]	; 0x40
   3bee0:	cmp	r2, #1
   3bee4:	sbcs	r3, r3, #0
   3bee8:	blt	3bde4 <fputs@plt+0x2ac74>
   3beec:	ldrd	r2, [sl, #48]	; 0x30
   3bef0:	cmp	r2, r8
   3bef4:	sbcs	r3, r3, r9
   3bef8:	bge	3bde4 <fputs@plt+0x2ac74>
   3befc:	ldr	r3, [sl, #40]	; 0x28
   3bf00:	cmp	r3, #0
   3bf04:	bgt	3bfa8 <fputs@plt+0x2ae38>
   3bf08:	mov	r2, r8
   3bf0c:	mov	r3, r9
   3bf10:	ldr	r0, [sl, #12]
   3bf14:	bl	19de8 <fputs@plt+0x8c78>
   3bf18:	cmp	r0, #0
   3bf1c:	beq	3bfa8 <fputs@plt+0x2ae38>
   3bf20:	bl	11164 <__errno_location@plt>
   3bf24:	ldr	r2, [sl, #32]
   3bf28:	ldr	r1, [pc, #468]	; 3c104 <fputs@plt+0x2af94>
   3bf2c:	ldr	r3, [r0]
   3bf30:	ldr	r0, [pc, #464]	; 3c108 <fputs@plt+0x2af98>
   3bf34:	str	r3, [sl, #20]
   3bf38:	ldr	r3, [pc, #460]	; 3c10c <fputs@plt+0x2af9c>
   3bf3c:	bl	2e7f4 <fputs@plt+0x1d684>
   3bf40:	b	3bfa0 <fputs@plt+0x2ae30>
   3bf44:	cmp	r4, r6
   3bf48:	sbcs	r3, r5, r7
   3bf4c:	blt	3bf58 <fputs@plt+0x2ade8>
   3bf50:	subs	r4, r6, #1
   3bf54:	sbc	r5, r7, #0
   3bf58:	mov	r3, #1
   3bf5c:	str	fp, [sp, #8]
   3bf60:	stm	sp, {r1, r3}
   3bf64:	mov	r2, r4
   3bf68:	mov	r3, r5
   3bf6c:	ldr	r0, [sl, #12]
   3bf70:	str	r1, [sp, #36]	; 0x24
   3bf74:	bl	1da9c <fputs@plt+0xc92c>
   3bf78:	cmp	r0, #1
   3bf7c:	bne	3bf9c <fputs@plt+0x2ae2c>
   3bf80:	ldrd	r2, [sp, #16]
   3bf84:	ldr	r1, [sp, #36]	; 0x24
   3bf88:	adds	r2, r2, r4
   3bf8c:	adc	r3, r3, r5
   3bf90:	mov	r4, r2
   3bf94:	mov	r5, r3
   3bf98:	b	3becc <fputs@plt+0x2ad5c>
   3bf9c:	ldr	r0, [pc, #364]	; 3c110 <fputs@plt+0x2afa0>
   3bfa0:	add	sp, sp, #148	; 0x94
   3bfa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3bfa8:	ldr	r3, [sl, #44]	; 0x2c
   3bfac:	cmp	r3, #0
   3bfb0:	movle	r2, r8
   3bfb4:	movle	r3, r9
   3bfb8:	bgt	3bde4 <fputs@plt+0x2ac74>
   3bfbc:	mov	r0, sl
   3bfc0:	bl	2e858 <fputs@plt+0x1d6e8>
   3bfc4:	b	3bfa0 <fputs@plt+0x2ae30>
   3bfc8:	ldrh	r3, [sl, #18]
   3bfcc:	ldr	r0, [r2]
   3bfd0:	cmp	r0, #0
   3bfd4:	lsrlt	r3, r3, #2
   3bfd8:	blt	3c004 <fputs@plt+0x2ae94>
   3bfdc:	biceq	r3, r3, #4
   3bfe0:	orrne	r3, r3, #4
   3bfe4:	bne	3c018 <fputs@plt+0x2aea8>
   3bfe8:	strh	r3, [sl, #18]
   3bfec:	b	3bfa0 <fputs@plt+0x2ae30>
   3bff0:	ldr	r0, [r2]
   3bff4:	ldrh	r3, [sl, #18]
   3bff8:	cmp	r0, #0
   3bffc:	bge	3c00c <fputs@plt+0x2ae9c>
   3c000:	lsr	r3, r3, #4
   3c004:	and	r3, r3, #1
   3c008:	b	3bde0 <fputs@plt+0x2ac70>
   3c00c:	orrne	r3, r3, #16
   3c010:	biceq	r3, r3, #16
   3c014:	beq	3bfe8 <fputs@plt+0x2ae78>
   3c018:	strh	r3, [sl, #18]
   3c01c:	b	3bde4 <fputs@plt+0x2ac74>
   3c020:	ldr	r3, [r0, #4]
   3c024:	ldr	r0, [pc, #232]	; 3c114 <fputs@plt+0x2afa4>
   3c028:	ldr	r1, [r3, #16]
   3c02c:	bl	3b298 <fputs@plt+0x2a128>
   3c030:	str	r0, [r4]
   3c034:	b	3bde4 <fputs@plt+0x2ac74>
   3c038:	ldr	r3, [r0, #4]
   3c03c:	ldr	r0, [r3, #8]
   3c040:	asr	r1, r0, #31
   3c044:	bl	27330 <fputs@plt+0x161c0>
   3c048:	subs	r5, r0, #0
   3c04c:	beq	3bde4 <fputs@plt+0x2ac74>
   3c050:	ldr	r3, [sl, #4]
   3c054:	mov	r1, r5
   3c058:	ldr	r0, [r3, #8]
   3c05c:	bl	3bc24 <fputs@plt+0x2aab4>
   3c060:	str	r5, [r4]
   3c064:	b	3bde4 <fputs@plt+0x2ac74>
   3c068:	bl	15adc <fputs@plt+0x496c>
   3c06c:	b	3c030 <fputs@plt+0x2aec0>
   3c070:	ldr	r1, [pc, #128]	; 3c0f8 <fputs@plt+0x2af88>
   3c074:	ldrd	r2, [r2]
   3c078:	ldrd	r0, [r1, #184]	; 0xb8
   3c07c:	cmp	r2, r0
   3c080:	sbcs	ip, r3, r1
   3c084:	movlt	r1, r3
   3c088:	movlt	r0, r2
   3c08c:	ldrd	r2, [sl, #64]	; 0x40
   3c090:	cmp	r0, #0
   3c094:	strd	r2, [r4]
   3c098:	sbcs	r3, r1, #0
   3c09c:	blt	3bde4 <fputs@plt+0x2ac74>
   3c0a0:	ldrd	r2, [sl, #64]	; 0x40
   3c0a4:	cmp	r3, r1
   3c0a8:	cmpeq	r2, r0
   3c0ac:	beq	3bde4 <fputs@plt+0x2ac74>
   3c0b0:	ldr	r3, [sl, #44]	; 0x2c
   3c0b4:	cmp	r3, #0
   3c0b8:	bne	3bde4 <fputs@plt+0x2ac74>
   3c0bc:	ldrd	r2, [sl, #48]	; 0x30
   3c0c0:	strd	r0, [sl, #64]	; 0x40
   3c0c4:	cmp	r2, #1
   3c0c8:	sbcs	r3, r3, #0
   3c0cc:	blt	3bde4 <fputs@plt+0x2ac74>
   3c0d0:	mov	r0, sl
   3c0d4:	bl	15bc8 <fputs@plt+0x4a58>
   3c0d8:	ldr	r3, [sl, #44]	; 0x2c
   3c0dc:	cmp	r3, #0
   3c0e0:	bgt	3bde4 <fputs@plt+0x2ac74>
   3c0e4:	mvn	r2, #0
   3c0e8:	mvn	r3, #0
   3c0ec:	b	3bfbc <fputs@plt+0x2ae4c>
   3c0f0:	mov	r0, #12
   3c0f4:	b	3bfa0 <fputs@plt+0x2ae30>
   3c0f8:	andeq	ip, r8, r0, lsr r1
   3c0fc:	andeq	r0, r0, sl, lsl #14
   3c100:	ldrdeq	r1, [r7], -ip
   3c104:	andeq	r7, r7, sp, ror fp
   3c108:	andeq	r0, r0, sl, lsl #12
   3c10c:	andeq	r7, r0, sl, lsl #20
   3c110:	andeq	r0, r0, sl, lsl #6
   3c114:	andeq	r7, r7, r0, asr fp
   3c118:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   3c11c:	mov	r4, r0
   3c120:	ldr	r6, [r0, #160]	; 0xa0
   3c124:	ldr	r3, [r0, #156]	; 0x9c
   3c128:	ldr	r5, [r0, #208]	; 0xd0
   3c12c:	cmp	r6, r3
   3c130:	ldr	ip, [r0, #104]	; 0x68
   3c134:	movcs	r6, r3
   3c138:	mov	r1, #0
   3c13c:	mov	lr, #48	; 0x30
   3c140:	cmp	r1, ip
   3c144:	blt	3c1ec <fputs@plt+0x2b07c>
   3c148:	mov	r0, r4
   3c14c:	bl	16354 <fputs@plt+0x51e4>
   3c150:	ldrb	r3, [r4, #7]
   3c154:	cmp	r3, #0
   3c158:	strd	r0, [r4, #80]	; 0x50
   3c15c:	strd	r0, [r4, #88]	; 0x58
   3c160:	beq	3c20c <fputs@plt+0x2b09c>
   3c164:	ldr	r2, [pc, #264]	; 3c274 <fputs@plt+0x2b104>
   3c168:	ldr	r3, [r2]
   3c16c:	str	r3, [r5]
   3c170:	ldr	r3, [r2, #4]
   3c174:	str	r3, [r5, #4]
   3c178:	mvn	r3, #0
   3c17c:	str	r3, [r5, #8]
   3c180:	add	r1, r4, #52	; 0x34
   3c184:	mov	r0, #4
   3c188:	bl	3baf4 <fputs@plt+0x2a984>
   3c18c:	ldr	r3, [r4, #52]	; 0x34
   3c190:	sub	r2, r6, #28
   3c194:	rev	r3, r3
   3c198:	str	r3, [r5, #12]
   3c19c:	ldr	r3, [r4, #32]
   3c1a0:	mov	r1, #0
   3c1a4:	rev	r3, r3
   3c1a8:	str	r3, [r5, #16]
   3c1ac:	ldr	r3, [r4, #156]	; 0x9c
   3c1b0:	add	r0, r5, #28
   3c1b4:	rev	r3, r3
   3c1b8:	str	r3, [r5, #20]
   3c1bc:	ldr	r3, [r4, #160]	; 0xa0
   3c1c0:	mov	r7, #0
   3c1c4:	rev	r3, r3
   3c1c8:	str	r3, [r5, #24]
   3c1cc:	bl	10f48 <memset@plt>
   3c1d0:	mov	r8, r6
   3c1d4:	mov	r9, #0
   3c1d8:	ldr	r3, [r4, #156]	; 0x9c
   3c1dc:	cmp	r3, r7
   3c1e0:	bhi	3c238 <fputs@plt+0x2b0c8>
   3c1e4:	mov	r0, #0
   3c1e8:	b	3c26c <fputs@plt+0x2b0fc>
   3c1ec:	ldr	r0, [r4, #100]	; 0x64
   3c1f0:	mla	r0, lr, r1, r0
   3c1f4:	ldrd	r2, [r0, #8]
   3c1f8:	orrs	r3, r2, r3
   3c1fc:	ldrdeq	r2, [r4, #80]	; 0x50
   3c200:	strdeq	r2, [r0, #8]
   3c204:	add	r1, r1, #1
   3c208:	b	3c140 <fputs@plt+0x2afd0>
   3c20c:	ldrb	r3, [r4, #5]
   3c210:	cmp	r3, #4
   3c214:	beq	3c164 <fputs@plt+0x2aff4>
   3c218:	ldr	r0, [r4, #64]	; 0x40
   3c21c:	bl	1495c <fputs@plt+0x37ec>
   3c220:	ands	r0, r0, #512	; 0x200
   3c224:	bne	3c164 <fputs@plt+0x2aff4>
   3c228:	str	r0, [r5]
   3c22c:	str	r0, [r5, #4]
   3c230:	str	r0, [r5, #8]
   3c234:	b	3c180 <fputs@plt+0x2b010>
   3c238:	ldrd	r2, [r4, #80]	; 0x50
   3c23c:	mov	r1, r5
   3c240:	ldr	r0, [r4, #68]	; 0x44
   3c244:	strd	r2, [sp]
   3c248:	mov	r2, r6
   3c24c:	bl	14914 <fputs@plt+0x37a4>
   3c250:	ldrd	r2, [r4, #80]	; 0x50
   3c254:	add	r7, r7, r6
   3c258:	adds	r2, r2, r8
   3c25c:	adc	r3, r3, r9
   3c260:	strd	r2, [r4, #80]	; 0x50
   3c264:	cmp	r0, #0
   3c268:	beq	3c1d8 <fputs@plt+0x2b068>
   3c26c:	add	sp, sp, #12
   3c270:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c274:	muleq	r7, r2, sl
   3c278:	push	{r4, r5, r6, r7, r8, r9, lr}
   3c27c:	mov	r6, r0
   3c280:	ldr	r4, [r0, #16]
   3c284:	sub	sp, sp, #20
   3c288:	ldrb	r3, [r4, #17]
   3c28c:	cmp	r3, #2
   3c290:	bne	3c3f8 <fputs@plt+0x2b288>
   3c294:	ldr	r5, [r4, #44]	; 0x2c
   3c298:	cmp	r5, #0
   3c29c:	bne	3c360 <fputs@plt+0x2b1f0>
   3c2a0:	ldr	r3, [r4, #216]	; 0xd8
   3c2a4:	cmp	r3, #0
   3c2a8:	bne	3c3f0 <fputs@plt+0x2b280>
   3c2ac:	ldrb	r3, [r4, #5]
   3c2b0:	cmp	r3, #2
   3c2b4:	beq	3c3f0 <fputs@plt+0x2b280>
   3c2b8:	ldr	r0, [r4, #28]
   3c2bc:	ldr	r9, [r4]
   3c2c0:	bl	21228 <fputs@plt+0x100b8>
   3c2c4:	cmp	r0, #0
   3c2c8:	str	r0, [r4, #60]	; 0x3c
   3c2cc:	moveq	r5, #7
   3c2d0:	beq	3c360 <fputs@plt+0x2b1f0>
   3c2d4:	ldr	r7, [r4, #68]	; 0x44
   3c2d8:	ldr	r8, [r7]
   3c2dc:	cmp	r8, #0
   3c2e0:	bne	3c324 <fputs@plt+0x2b1b4>
   3c2e4:	ldrb	r3, [r4, #5]
   3c2e8:	cmp	r3, #4
   3c2ec:	bne	3c36c <fputs@plt+0x2b1fc>
   3c2f0:	mov	r2, #72	; 0x48
   3c2f4:	mov	r1, r8
   3c2f8:	mov	r0, r7
   3c2fc:	bl	10f48 <memset@plt>
   3c300:	mov	r3, #1020	; 0x3fc
   3c304:	str	r3, [r7, #4]
   3c308:	ldr	r3, [pc, #384]	; 3c490 <fputs@plt+0x2b320>
   3c30c:	str	r8, [r7, #56]	; 0x38
   3c310:	str	r3, [r7]
   3c314:	mvn	r3, #0
   3c318:	str	r3, [r7, #8]
   3c31c:	str	r8, [r7, #64]	; 0x40
   3c320:	str	r8, [r7, #60]	; 0x3c
   3c324:	mov	r2, #0
   3c328:	mov	r3, #0
   3c32c:	mov	r1, #0
   3c330:	str	r1, [r4, #48]	; 0x30
   3c334:	strd	r2, [r4, #80]	; 0x50
   3c338:	strb	r1, [r4, #20]
   3c33c:	strd	r2, [r4, #88]	; 0x58
   3c340:	mov	r0, r4
   3c344:	bl	3c118 <fputs@plt+0x2afa8>
   3c348:	subs	r5, r0, #0
   3c34c:	beq	3c3f0 <fputs@plt+0x2b280>
   3c350:	ldr	r0, [r4, #60]	; 0x3c
   3c354:	bl	1ac9c <fputs@plt+0x9b2c>
   3c358:	mov	r3, #0
   3c35c:	str	r3, [r4, #60]	; 0x3c
   3c360:	mov	r0, r5
   3c364:	add	sp, sp, #20
   3c368:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3c36c:	ldrb	r3, [r4, #13]
   3c370:	ldr	r7, [pc, #284]	; 3c494 <fputs@plt+0x2b324>
   3c374:	str	r5, [sp, #12]
   3c378:	cmp	r3, #0
   3c37c:	ldr	r3, [pc, #276]	; 3c498 <fputs@plt+0x2b328>
   3c380:	moveq	r7, r3
   3c384:	bne	3c3c8 <fputs@plt+0x2b258>
   3c388:	ldr	r3, [r4, #28]
   3c38c:	cmp	r3, #0
   3c390:	beq	3c3c8 <fputs@plt+0x2b258>
   3c394:	add	r2, sp, #12
   3c398:	mov	r1, #20
   3c39c:	ldr	r0, [r4, #64]	; 0x40
   3c3a0:	bl	14944 <fputs@plt+0x37d4>
   3c3a4:	cmp	r0, #12
   3c3a8:	mov	r5, r0
   3c3ac:	beq	3c3c8 <fputs@plt+0x2b258>
   3c3b0:	cmp	r0, #0
   3c3b4:	bne	3c350 <fputs@plt+0x2b1e0>
   3c3b8:	ldr	r3, [sp, #12]
   3c3bc:	cmp	r3, #0
   3c3c0:	ldrne	r5, [pc, #212]	; 3c49c <fputs@plt+0x2b32c>
   3c3c4:	bne	3c350 <fputs@plt+0x2b1e0>
   3c3c8:	mov	r3, #0
   3c3cc:	str	r3, [sp]
   3c3d0:	mov	r0, r9
   3c3d4:	mov	r3, r7
   3c3d8:	ldr	r2, [r4, #68]	; 0x44
   3c3dc:	ldr	r1, [r4, #180]	; 0xb4
   3c3e0:	bl	1498c <fputs@plt+0x381c>
   3c3e4:	subs	r5, r0, #0
   3c3e8:	bne	3c350 <fputs@plt+0x2b1e0>
   3c3ec:	b	3c324 <fputs@plt+0x2b1b4>
   3c3f0:	mov	r3, #3
   3c3f4:	strb	r3, [r4, #17]
   3c3f8:	mov	r0, r6
   3c3fc:	bl	15fdc <fputs@plt+0x4e6c>
   3c400:	ldr	r0, [r4, #60]	; 0x3c
   3c404:	cmp	r0, #0
   3c408:	beq	3c43c <fputs@plt+0x2b2cc>
   3c40c:	ldr	r5, [r6, #20]
   3c410:	mov	r1, r5
   3c414:	bl	15c5c <fputs@plt+0x4aec>
   3c418:	cmp	r0, #0
   3c41c:	bne	3c43c <fputs@plt+0x2b2cc>
   3c420:	ldr	r3, [r4, #32]
   3c424:	cmp	r5, r3
   3c428:	bhi	3c478 <fputs@plt+0x2b308>
   3c42c:	mov	r0, r6
   3c430:	bl	2330c <fputs@plt+0x1219c>
   3c434:	subs	r5, r0, #0
   3c438:	bne	3c360 <fputs@plt+0x2b1f0>
   3c43c:	ldrh	r3, [r6, #24]
   3c440:	orr	r3, r3, #4
   3c444:	strh	r3, [r6, #24]
   3c448:	ldr	r3, [r4, #104]	; 0x68
   3c44c:	cmp	r3, #0
   3c450:	movle	r5, #0
   3c454:	ble	3c464 <fputs@plt+0x2b2f4>
   3c458:	mov	r0, r6
   3c45c:	bl	217dc <fputs@plt+0x1066c>
   3c460:	mov	r5, r0
   3c464:	ldr	r3, [r6, #20]
   3c468:	ldr	r2, [r4, #28]
   3c46c:	cmp	r2, r3
   3c470:	strcc	r3, [r4, #28]
   3c474:	b	3c360 <fputs@plt+0x2b1f0>
   3c478:	ldrb	r3, [r4, #17]
   3c47c:	cmp	r3, #4
   3c480:	ldrhne	r3, [r6, #24]
   3c484:	orrne	r3, r3, #8
   3c488:	strhne	r3, [r6, #24]
   3c48c:	b	3c43c <fputs@plt+0x2b2cc>
   3c490:	muleq	r7, ip, sl
   3c494:	andeq	r1, r0, lr
   3c498:	andeq	r0, r0, r6, lsl #16
   3c49c:	andeq	r0, r0, r8, lsl #8
   3c4a0:	ldr	r2, [r0, #16]
   3c4a4:	mov	r3, r0
   3c4a8:	ldr	r1, [r2, #44]	; 0x2c
   3c4ac:	cmp	r1, #0
   3c4b0:	bne	3c4fc <fputs@plt+0x2b38c>
   3c4b4:	ldrh	r1, [r0, #24]
   3c4b8:	tst	r1, #4
   3c4bc:	beq	3c4e0 <fputs@plt+0x2b370>
   3c4c0:	ldr	ip, [r2, #28]
   3c4c4:	ldr	r1, [r0, #20]
   3c4c8:	cmp	ip, r1
   3c4cc:	bcc	3c4e0 <fputs@plt+0x2b370>
   3c4d0:	ldr	r1, [r2, #104]	; 0x68
   3c4d4:	cmp	r1, #0
   3c4d8:	beq	3c4fc <fputs@plt+0x2b38c>
   3c4dc:	b	217dc <fputs@plt+0x1066c>
   3c4e0:	ldr	r1, [r2, #156]	; 0x9c
   3c4e4:	ldr	r2, [r2, #160]	; 0xa0
   3c4e8:	mov	r0, r3
   3c4ec:	cmp	r1, r2
   3c4f0:	bls	3c4f8 <fputs@plt+0x2b388>
   3c4f4:	b	3e45c <fputs@plt+0x2d2ec>
   3c4f8:	b	3c278 <fputs@plt+0x2b108>
   3c4fc:	mov	r0, r1
   3c500:	bx	lr
   3c504:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c508:	sub	sp, sp, #44	; 0x2c
   3c50c:	mov	r5, r0
   3c510:	str	r3, [sp, #28]
   3c514:	ldr	r3, [r0, #4]
   3c518:	str	r2, [sp, #24]
   3c51c:	ldr	r2, [r3, #4]
   3c520:	ldr	r3, [r0, #24]
   3c524:	ldr	r9, [r2]
   3c528:	ldr	r3, [r3, #4]
   3c52c:	ldr	r2, [r2, #32]
   3c530:	ldr	r3, [r3, #32]
   3c534:	mov	r6, r3
   3c538:	asr	r7, r3, #31
   3c53c:	cmp	r3, r2
   3c540:	movlt	r0, r3
   3c544:	movge	r0, r2
   3c548:	strd	r6, [sp]
   3c54c:	umull	sl, fp, r1, r3
   3c550:	str	r0, [sp, #20]
   3c554:	ldr	r0, [sp, #4]
   3c558:	moveq	r4, #0
   3c55c:	mla	fp, r1, r0, fp
   3c560:	beq	3c574 <fputs@plt+0x2b404>
   3c564:	ldrb	r4, [r9, #16]
   3c568:	cmp	r4, #0
   3c56c:	movne	r4, #8
   3c570:	moveq	r4, #0
   3c574:	ldrd	r6, [sp]
   3c578:	mov	r0, r2
   3c57c:	asr	r1, r2, #31
   3c580:	subs	r6, sl, r6
   3c584:	sbc	r7, fp, r7
   3c588:	strd	r0, [sp, #8]
   3c58c:	cmp	r6, sl
   3c590:	sbcs	r3, r7, fp
   3c594:	movlt	r3, #1
   3c598:	movge	r3, #0
   3c59c:	cmp	r4, #0
   3c5a0:	movne	r3, #0
   3c5a4:	andeq	r3, r3, #1
   3c5a8:	cmp	r3, #0
   3c5ac:	bne	3c5bc <fputs@plt+0x2b44c>
   3c5b0:	mov	r0, r4
   3c5b4:	add	sp, sp, #44	; 0x2c
   3c5b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c5bc:	ldrd	r2, [sp, #8]
   3c5c0:	mov	r4, #0
   3c5c4:	mov	r0, r6
   3c5c8:	mov	r1, r7
   3c5cc:	str	r4, [sp, #36]	; 0x24
   3c5d0:	bl	710c4 <fputs@plt+0x5ff54>
   3c5d4:	ldr	r3, [r5, #4]
   3c5d8:	ldr	r3, [r3, #4]
   3c5dc:	ldr	r1, [r3, #32]
   3c5e0:	ldr	r3, [pc, #208]	; 3c6b8 <fputs@plt+0x2b548>
   3c5e4:	add	r8, r0, #1
   3c5e8:	ldr	r0, [r3, #608]	; 0x260
   3c5ec:	bl	70888 <fputs@plt+0x5f718>
   3c5f0:	add	r0, r0, #1
   3c5f4:	cmp	r8, r0
   3c5f8:	beq	3c6a0 <fputs@plt+0x2b530>
   3c5fc:	mov	r3, r4
   3c600:	add	r2, sp, #36	; 0x24
   3c604:	mov	r1, r8
   3c608:	mov	r0, r9
   3c60c:	bl	3dfd8 <fputs@plt+0x2ce68>
   3c610:	subs	r4, r0, #0
   3c614:	bne	3c698 <fputs@plt+0x2b528>
   3c618:	ldr	r0, [sp, #36]	; 0x24
   3c61c:	bl	3c4a0 <fputs@plt+0x2b330>
   3c620:	subs	r4, r0, #0
   3c624:	bne	3c698 <fputs@plt+0x2b528>
   3c628:	ldrd	r2, [sp, #8]
   3c62c:	mov	r0, r6
   3c630:	mov	r1, r7
   3c634:	bl	710c4 <fputs@plt+0x5ff54>
   3c638:	ldr	r8, [sp, #36]	; 0x24
   3c63c:	mov	r0, r6
   3c640:	mov	r1, r7
   3c644:	ldr	r8, [r8, #4]
   3c648:	add	r8, r8, r2
   3c64c:	ldrd	r2, [sp]
   3c650:	bl	710c4 <fputs@plt+0x5ff54>
   3c654:	ldr	r3, [sp, #24]
   3c658:	mov	r0, r8
   3c65c:	add	r1, r3, r2
   3c660:	ldr	r2, [sp, #20]
   3c664:	bl	10fe4 <memcpy@plt>
   3c668:	ldr	r3, [sp, #36]	; 0x24
   3c66c:	ldr	r2, [sp, #28]
   3c670:	ldr	r3, [r3, #8]
   3c674:	strb	r4, [r3]
   3c678:	orr	r3, r6, r7
   3c67c:	cmp	r2, #0
   3c680:	cmpeq	r3, #0
   3c684:	ldreq	r3, [r5, #24]
   3c688:	ldreq	r3, [r3, #4]
   3c68c:	ldreq	r3, [r3, #44]	; 0x2c
   3c690:	reveq	r3, r3
   3c694:	streq	r3, [r8, #28]
   3c698:	ldr	r0, [sp, #36]	; 0x24
   3c69c:	bl	3dce4 <fputs@plt+0x2cb74>
   3c6a0:	ldrd	r2, [sp, #8]
   3c6a4:	adds	r2, r2, r6
   3c6a8:	adc	r3, r3, r7
   3c6ac:	mov	r6, r2
   3c6b0:	mov	r7, r3
   3c6b4:	b	3c58c <fputs@plt+0x2b41c>
   3c6b8:	andeq	ip, r8, r0, lsr r1
   3c6bc:	push	{r4, r5, r6, r7, r8, lr}
   3c6c0:	mov	r4, r0
   3c6c4:	mov	r5, r1
   3c6c8:	mov	r6, r2
   3c6cc:	mov	r7, #1
   3c6d0:	ldr	r3, [r4, #28]
   3c6d4:	sub	r2, r3, #5
   3c6d8:	cmp	r3, #0
   3c6dc:	cmpne	r2, #1
   3c6e0:	bhi	3c70c <fputs@plt+0x2b59c>
   3c6e4:	ldr	r3, [r4, #16]
   3c6e8:	cmp	r3, r5
   3c6ec:	bls	3c70c <fputs@plt+0x2b59c>
   3c6f0:	mov	r3, r7
   3c6f4:	mov	r2, r6
   3c6f8:	mov	r1, r5
   3c6fc:	mov	r0, r4
   3c700:	bl	3c504 <fputs@plt+0x2b394>
   3c704:	cmp	r0, #0
   3c708:	strne	r0, [r4, #28]
   3c70c:	ldr	r4, [r4, #44]	; 0x2c
   3c710:	cmp	r4, #0
   3c714:	bne	3c6d0 <fputs@plt+0x2b560>
   3c718:	pop	{r4, r5, r6, r7, r8, pc}
   3c71c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c720:	mov	fp, r2
   3c724:	ldr	r2, [r0, #68]	; 0x44
   3c728:	sub	sp, sp, #44	; 0x2c
   3c72c:	ldr	sl, [r0, #72]	; 0x48
   3c730:	subs	r6, r3, #0
   3c734:	movne	sl, r2
   3c738:	add	r3, sp, #32
   3c73c:	ldr	r7, [r0, #208]	; 0xd0
   3c740:	mov	r4, r0
   3c744:	str	r3, [sp]
   3c748:	mov	r0, sl
   3c74c:	ldrd	r2, [r1]
   3c750:	mov	r5, r1
   3c754:	bl	1a3ec <fputs@plt+0x927c>
   3c758:	subs	r3, r0, #0
   3c75c:	str	r3, [sp, #12]
   3c760:	bne	3c7cc <fputs@plt+0x2b65c>
   3c764:	ldrd	r2, [r5]
   3c768:	mov	r1, r7
   3c76c:	mov	r0, sl
   3c770:	adds	r2, r2, #4
   3c774:	adc	r3, r3, #0
   3c778:	strd	r2, [sp]
   3c77c:	ldr	r2, [r4, #160]	; 0xa0
   3c780:	bl	14908 <fputs@plt+0x3798>
   3c784:	subs	r3, r0, #0
   3c788:	str	r3, [sp, #12]
   3c78c:	bne	3c7cc <fputs@plt+0x2b65c>
   3c790:	ldr	r1, [r4, #160]	; 0xa0
   3c794:	ldrd	r2, [r5]
   3c798:	add	r0, r1, #4
   3c79c:	add	r0, r0, r6, lsl #2
   3c7a0:	adds	r8, r2, r0
   3c7a4:	adc	r9, r3, r0, asr #31
   3c7a8:	mov	r2, r8
   3c7ac:	strd	r8, [sp, #16]
   3c7b0:	ldr	r8, [sp, #32]
   3c7b4:	mov	r3, r9
   3c7b8:	cmp	r8, #0
   3c7bc:	strd	r2, [r5]
   3c7c0:	bne	3c7d8 <fputs@plt+0x2b668>
   3c7c4:	mov	r3, #101	; 0x65
   3c7c8:	str	r3, [sp, #12]
   3c7cc:	ldr	r0, [sp, #12]
   3c7d0:	add	sp, sp, #44	; 0x2c
   3c7d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c7d8:	ldr	r3, [pc, #696]	; 3ca98 <fputs@plt+0x2b928>
   3c7dc:	ldr	r0, [r3, #608]	; 0x260
   3c7e0:	bl	70a94 <fputs@plt+0x5f924>
   3c7e4:	add	r0, r0, #1
   3c7e8:	cmp	r8, r0
   3c7ec:	beq	3c7c4 <fputs@plt+0x2b654>
   3c7f0:	ldr	r3, [r4, #28]
   3c7f4:	cmp	r8, r3
   3c7f8:	bhi	3c7cc <fputs@plt+0x2b65c>
   3c7fc:	mov	r1, r8
   3c800:	mov	r0, fp
   3c804:	bl	15d2c <fputs@plt+0x4bbc>
   3c808:	subs	r8, r0, #0
   3c80c:	bne	3c7cc <fputs@plt+0x2b65c>
   3c810:	cmp	r6, #0
   3c814:	bne	3c990 <fputs@plt+0x2b820>
   3c818:	cmp	fp, #0
   3c81c:	bne	3c9f4 <fputs@plt+0x2b884>
   3c820:	ldr	r1, [sp, #32]
   3c824:	cmp	r1, #1
   3c828:	bne	3c83c <fputs@plt+0x2b6cc>
   3c82c:	ldrb	r3, [r7, #20]
   3c830:	ldrsh	r2, [r4, #150]	; 0x96
   3c834:	cmp	r2, r3
   3c838:	strhne	r3, [r4, #150]	; 0x96
   3c83c:	ldr	r3, [r4, #216]	; 0xd8
   3c840:	cmp	r3, #0
   3c844:	movne	r3, #0
   3c848:	strne	r3, [sp, #28]
   3c84c:	bne	3c85c <fputs@plt+0x2b6ec>
   3c850:	add	r0, r4, #212	; 0xd4
   3c854:	bl	22660 <fputs@plt+0x114f0>
   3c858:	str	r0, [sp, #28]
   3c85c:	cmp	r6, #0
   3c860:	beq	3ca10 <fputs@plt+0x2b8a0>
   3c864:	ldrb	r3, [r4, #7]
   3c868:	cmp	r3, #0
   3c86c:	bne	3ca2c <fputs@plt+0x2b8bc>
   3c870:	ldrd	r2, [r5]
   3c874:	ldrd	r0, [r4, #88]	; 0x58
   3c878:	cmp	r0, r2
   3c87c:	sbcs	r3, r1, r3
   3c880:	movge	r3, #1
   3c884:	movlt	r3, #0
   3c888:	ldr	r0, [r4, #64]	; 0x40
   3c88c:	ldr	r2, [r0]
   3c890:	cmp	r2, #0
   3c894:	beq	3ca34 <fputs@plt+0x2b8c4>
   3c898:	ldrb	r2, [r4, #17]
   3c89c:	sub	r2, r2, #1
   3c8a0:	cmp	r2, #2
   3c8a4:	movls	r3, #0
   3c8a8:	andhi	r3, r3, #1
   3c8ac:	cmp	r3, #0
   3c8b0:	beq	3ca34 <fputs@plt+0x2b8c4>
   3c8b4:	ldr	r3, [sp, #32]
   3c8b8:	ldr	r2, [r4, #160]	; 0xa0
   3c8bc:	sub	r3, r3, #1
   3c8c0:	mov	r1, r7
   3c8c4:	umull	r8, r9, r3, r2
   3c8c8:	asr	fp, r2, #31
   3c8cc:	mla	r9, r3, fp, r9
   3c8d0:	strd	r8, [sp]
   3c8d4:	bl	14914 <fputs@plt+0x37a4>
   3c8d8:	ldr	r1, [sp, #32]
   3c8dc:	ldr	r3, [r4, #36]	; 0x24
   3c8e0:	cmp	r3, r1
   3c8e4:	strcc	r1, [r4, #36]	; 0x24
   3c8e8:	str	r0, [sp, #12]
   3c8ec:	ldr	r0, [r4, #96]	; 0x60
   3c8f0:	cmp	r0, #0
   3c8f4:	beq	3c900 <fputs@plt+0x2b790>
   3c8f8:	mov	r2, r7
   3c8fc:	bl	3c6bc <fputs@plt+0x2b54c>
   3c900:	ldr	r3, [sp, #28]
   3c904:	cmp	r3, #0
   3c908:	beq	3c7cc <fputs@plt+0x2b65c>
   3c90c:	ldr	r8, [r3, #4]
   3c910:	ldr	r2, [r4, #160]	; 0xa0
   3c914:	mov	r1, r7
   3c918:	mov	r0, r8
   3c91c:	bl	10fe4 <memcpy@plt>
   3c920:	ldr	r3, [r4, #204]	; 0xcc
   3c924:	ldr	r0, [sp, #28]
   3c928:	blx	r3
   3c92c:	cmp	r6, #0
   3c930:	beq	3c95c <fputs@plt+0x2b7ec>
   3c934:	ldr	r3, [sp, #80]	; 0x50
   3c938:	cmp	r3, #0
   3c93c:	beq	3c954 <fputs@plt+0x2b7e4>
   3c940:	ldrd	r0, [r5]
   3c944:	ldrd	r2, [r4, #88]	; 0x58
   3c948:	cmp	r2, r0
   3c94c:	sbcs	r3, r3, r1
   3c950:	blt	3c95c <fputs@plt+0x2b7ec>
   3c954:	ldr	r0, [sp, #28]
   3c958:	bl	1b468 <fputs@plt+0xa2f8>
   3c95c:	ldr	r3, [sp, #32]
   3c960:	cmp	r3, #1
   3c964:	bne	3c984 <fputs@plt+0x2b814>
   3c968:	add	r3, r8, #24
   3c96c:	add	r4, r4, #112	; 0x70
   3c970:	add	r8, r8, #40	; 0x28
   3c974:	ldr	r2, [r3], #4
   3c978:	cmp	r3, r8
   3c97c:	str	r2, [r4], #4
   3c980:	bne	3c974 <fputs@plt+0x2b804>
   3c984:	ldr	r0, [sp, #28]
   3c988:	bl	15f40 <fputs@plt+0x4dd0>
   3c98c:	b	3c7cc <fputs@plt+0x2b65c>
   3c990:	add	r3, sp, #36	; 0x24
   3c994:	str	r3, [sp]
   3c998:	ldrd	r2, [sp, #16]
   3c99c:	mov	r0, sl
   3c9a0:	subs	r2, r2, #4
   3c9a4:	sbc	r3, r3, #0
   3c9a8:	bl	1a3ec <fputs@plt+0x927c>
   3c9ac:	subs	r3, r0, #0
   3c9b0:	str	r3, [sp, #12]
   3c9b4:	bne	3c7cc <fputs@plt+0x2b65c>
   3c9b8:	ldr	r3, [sp, #80]	; 0x50
   3c9bc:	cmp	r3, #0
   3c9c0:	ldreq	r2, [r4, #52]	; 0x34
   3c9c4:	ldreq	r3, [r4, #160]	; 0xa0
   3c9c8:	bne	3c818 <fputs@plt+0x2b6a8>
   3c9cc:	sub	r3, r3, #200	; 0xc8
   3c9d0:	cmp	r3, #0
   3c9d4:	bgt	3c9e8 <fputs@plt+0x2b878>
   3c9d8:	ldr	r3, [sp, #36]	; 0x24
   3c9dc:	cmp	r3, r2
   3c9e0:	bne	3c7c4 <fputs@plt+0x2b654>
   3c9e4:	b	3c818 <fputs@plt+0x2b6a8>
   3c9e8:	ldrb	r1, [r7, r3]
   3c9ec:	add	r2, r2, r1
   3c9f0:	b	3c9cc <fputs@plt+0x2b85c>
   3c9f4:	ldr	r1, [sp, #32]
   3c9f8:	mov	r0, fp
   3c9fc:	bl	215d4 <fputs@plt+0x10464>
   3ca00:	subs	r3, r0, #0
   3ca04:	str	r3, [sp, #12]
   3ca08:	beq	3c820 <fputs@plt+0x2b6b0>
   3ca0c:	b	3c7cc <fputs@plt+0x2b65c>
   3ca10:	ldr	r3, [sp, #28]
   3ca14:	cmp	r3, #0
   3ca18:	ldrhne	r3, [r3, #24]
   3ca1c:	lsrne	r3, r3, #3
   3ca20:	eorne	r3, r3, #1
   3ca24:	andne	r3, r3, #1
   3ca28:	bne	3c888 <fputs@plt+0x2b718>
   3ca2c:	mov	r3, #1
   3ca30:	b	3c888 <fputs@plt+0x2b718>
   3ca34:	ldr	r3, [sp, #28]
   3ca38:	cmp	r3, #0
   3ca3c:	cmpeq	r6, #0
   3ca40:	strne	r8, [sp, #12]
   3ca44:	bne	3c900 <fputs@plt+0x2b790>
   3ca48:	ldrb	r3, [r4, #21]
   3ca4c:	add	r2, sp, #28
   3ca50:	ldr	r1, [sp, #32]
   3ca54:	orr	r3, r3, #2
   3ca58:	strb	r3, [r4, #21]
   3ca5c:	mov	r0, r4
   3ca60:	mov	r3, #1
   3ca64:	bl	3dfd8 <fputs@plt+0x2ce68>
   3ca68:	ldrb	r3, [r4, #21]
   3ca6c:	bic	r3, r3, #2
   3ca70:	strb	r3, [r4, #21]
   3ca74:	subs	r3, r0, #0
   3ca78:	str	r3, [sp, #12]
   3ca7c:	bne	3c7cc <fputs@plt+0x2b65c>
   3ca80:	ldr	r0, [sp, #28]
   3ca84:	ldrh	r3, [r0, #24]
   3ca88:	bic	r3, r3, #16
   3ca8c:	strh	r3, [r0, #24]
   3ca90:	bl	15fdc <fputs@plt+0x4e6c>
   3ca94:	b	3c900 <fputs@plt+0x2b790>
   3ca98:	andeq	ip, r8, r0, lsr r1
   3ca9c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3caa0:	sub	sp, sp, #68	; 0x44
   3caa4:	ldr	r8, [r0]
   3caa8:	str	r1, [sp, #12]
   3caac:	mov	r3, #1
   3cab0:	mov	r5, r0
   3cab4:	mov	r6, #0
   3cab8:	add	r1, sp, #48	; 0x30
   3cabc:	ldr	r0, [r0, #68]	; 0x44
   3cac0:	str	r6, [sp, #36]	; 0x24
   3cac4:	str	r3, [sp, #40]	; 0x28
   3cac8:	bl	14938 <fputs@plt+0x37c8>
   3cacc:	subs	r4, r0, #0
   3cad0:	bne	3cb64 <fputs@plt+0x2b9f4>
   3cad4:	ldr	r3, [r5]
   3cad8:	ldr	r6, [r5, #208]	; 0xd0
   3cadc:	ldr	r0, [r5, #68]	; 0x44
   3cae0:	ldr	r2, [r3, #8]
   3cae4:	mov	r1, r6
   3cae8:	add	r2, r2, #1
   3caec:	bl	1a41c <fputs@plt+0x92ac>
   3caf0:	subs	r7, r0, #0
   3caf4:	movne	r6, r4
   3caf8:	movne	r4, r7
   3cafc:	bne	3cb64 <fputs@plt+0x2b9f4>
   3cb00:	ldrb	r3, [r6]
   3cb04:	cmp	r3, #0
   3cb08:	bne	3cc00 <fputs@plt+0x2ba90>
   3cb0c:	ldr	r4, [sp, #40]	; 0x28
   3cb10:	cmp	r4, #0
   3cb14:	moveq	r6, r4
   3cb18:	beq	3cb64 <fputs@plt+0x2b9f4>
   3cb1c:	mov	r6, r7
   3cb20:	ldr	r7, [sp, #12]
   3cb24:	mov	r9, r5
   3cb28:	mov	r2, #0
   3cb2c:	mov	r3, #0
   3cb30:	strd	r2, [r9, #80]!	; 0x50
   3cb34:	add	r3, sp, #36	; 0x24
   3cb38:	str	r3, [sp, #4]
   3cb3c:	add	r3, sp, #32
   3cb40:	str	r3, [sp]
   3cb44:	ldr	r1, [sp, #12]
   3cb48:	ldrd	r2, [sp, #48]	; 0x30
   3cb4c:	mov	r0, r5
   3cb50:	bl	22398 <fputs@plt+0x11228>
   3cb54:	subs	r4, r0, #0
   3cb58:	beq	3cc24 <fputs@plt+0x2bab4>
   3cb5c:	cmp	r4, #101	; 0x65
   3cb60:	moveq	r4, #0
   3cb64:	ldrb	r3, [r5, #13]
   3cb68:	cmp	r4, #0
   3cb6c:	strb	r3, [r5, #19]
   3cb70:	bne	3cbc8 <fputs@plt+0x2ba58>
   3cb74:	ldr	r3, [r5]
   3cb78:	ldr	sl, [r5, #208]	; 0xd0
   3cb7c:	ldr	r0, [r5, #68]	; 0x44
   3cb80:	ldr	r2, [r3, #8]
   3cb84:	mov	r1, sl
   3cb88:	add	r2, r2, #1
   3cb8c:	bl	1a41c <fputs@plt+0x92ac>
   3cb90:	subs	r4, r0, #0
   3cb94:	bne	3cbc8 <fputs@plt+0x2ba58>
   3cb98:	ldrb	r3, [r5, #17]
   3cb9c:	sub	r3, r3, #1
   3cba0:	cmp	r3, #2
   3cba4:	bhi	3cd58 <fputs@plt+0x2bbe8>
   3cba8:	ldrb	r1, [sl]
   3cbac:	mov	r2, #0
   3cbb0:	mov	r0, r5
   3cbb4:	subs	r1, r1, r2
   3cbb8:	movne	r1, #1
   3cbbc:	bl	24330 <fputs@plt+0x131c0>
   3cbc0:	subs	r4, r0, #0
   3cbc4:	beq	3cd70 <fputs@plt+0x2bc00>
   3cbc8:	ldr	r3, [sp, #12]
   3cbcc:	cmp	r3, #0
   3cbd0:	cmpne	r6, #0
   3cbd4:	beq	3cbec <fputs@plt+0x2ba7c>
   3cbd8:	ldr	r3, [r5, #180]	; 0xb4
   3cbdc:	mov	r2, r6
   3cbe0:	ldr	r1, [pc, #900]	; 3cf6c <fputs@plt+0x2bdfc>
   3cbe4:	ldr	r0, [pc, #900]	; 3cf70 <fputs@plt+0x2be00>
   3cbe8:	bl	2e3c0 <fputs@plt+0x1d250>
   3cbec:	mov	r0, r5
   3cbf0:	bl	225f4 <fputs@plt+0x11484>
   3cbf4:	mov	r0, r4
   3cbf8:	add	sp, sp, #68	; 0x44
   3cbfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cc00:	mov	r2, r4
   3cc04:	add	r3, sp, #40	; 0x28
   3cc08:	mov	r1, r6
   3cc0c:	mov	r0, r8
   3cc10:	bl	149ac <fputs@plt+0x383c>
   3cc14:	subs	r4, r0, #0
   3cc18:	beq	3cb0c <fputs@plt+0x2b99c>
   3cc1c:	mov	r6, r7
   3cc20:	b	3cb64 <fputs@plt+0x2b9f4>
   3cc24:	ldr	r3, [sp, #32]
   3cc28:	ldr	r8, [r5, #156]	; 0x9c
   3cc2c:	cmn	r3, #1
   3cc30:	bne	3cc54 <fputs@plt+0x2bae4>
   3cc34:	ldrd	r0, [sp, #48]	; 0x30
   3cc38:	ldr	r2, [r5, #160]	; 0xa0
   3cc3c:	add	r2, r2, #8
   3cc40:	subs	r0, r0, r8
   3cc44:	asr	r3, r2, #31
   3cc48:	sbc	r1, r1, #0
   3cc4c:	bl	710c4 <fputs@plt+0x5ff54>
   3cc50:	str	r0, [sp, #32]
   3cc54:	ldr	r3, [sp, #32]
   3cc58:	ldr	r2, [sp, #12]
   3cc5c:	ldrd	sl, [r5, #80]	; 0x50
   3cc60:	cmp	r3, #0
   3cc64:	cmpeq	r2, #0
   3cc68:	bne	3cca4 <fputs@plt+0x2bb34>
   3cc6c:	ldrd	r2, [r5, #88]	; 0x58
   3cc70:	adds	r2, r2, r8
   3cc74:	adc	r3, r3, #0
   3cc78:	cmp	r3, fp
   3cc7c:	cmpeq	r2, sl
   3cc80:	bne	3cca4 <fputs@plt+0x2bb34>
   3cc84:	ldrd	r0, [sp, #48]	; 0x30
   3cc88:	ldr	r2, [r5, #160]	; 0xa0
   3cc8c:	add	r2, r2, #8
   3cc90:	subs	r0, r0, sl
   3cc94:	asr	r3, r2, #31
   3cc98:	sbc	r1, r1, fp
   3cc9c:	bl	710c4 <fputs@plt+0x5ff54>
   3cca0:	str	r0, [sp, #32]
   3cca4:	mov	r3, #0
   3cca8:	cmp	fp, r3
   3ccac:	cmpeq	sl, r8
   3ccb0:	bne	3ccd0 <fputs@plt+0x2bb60>
   3ccb4:	ldr	r1, [sp, #36]	; 0x24
   3ccb8:	mov	r0, r5
   3ccbc:	bl	19028 <fputs@plt+0x7eb8>
   3ccc0:	cmp	r0, #0
   3ccc4:	bne	3cd50 <fputs@plt+0x2bbe0>
   3ccc8:	ldr	r3, [sp, #36]	; 0x24
   3cccc:	str	r3, [r5, #28]
   3ccd0:	mov	r8, r6
   3ccd4:	mov	sl, #0
   3ccd8:	mov	fp, #1
   3ccdc:	ldr	r2, [sp, #32]
   3cce0:	sub	r3, r8, r6
   3cce4:	cmp	r2, r3
   3cce8:	bls	3cd34 <fputs@plt+0x2bbc4>
   3ccec:	cmp	r7, #0
   3ccf0:	beq	3ccfc <fputs@plt+0x2bb8c>
   3ccf4:	mov	r0, r5
   3ccf8:	bl	1ea00 <fputs@plt+0xd890>
   3ccfc:	str	sl, [sp]
   3cd00:	mov	r3, fp
   3cd04:	mov	r2, #0
   3cd08:	mov	r1, r9
   3cd0c:	mov	r0, r5
   3cd10:	bl	3c71c <fputs@plt+0x2b5ac>
   3cd14:	subs	r7, r0, #0
   3cd18:	addeq	r8, r8, #1
   3cd1c:	beq	3ccdc <fputs@plt+0x2bb6c>
   3cd20:	cmp	r7, #101	; 0x65
   3cd24:	bne	3cd3c <fputs@plt+0x2bbcc>
   3cd28:	ldrd	r2, [sp, #48]	; 0x30
   3cd2c:	mov	r7, r4
   3cd30:	strd	r2, [r5, #80]	; 0x50
   3cd34:	mov	r6, r8
   3cd38:	b	3cb34 <fputs@plt+0x2b9c4>
   3cd3c:	ldr	r4, [pc, #560]	; 3cf74 <fputs@plt+0x2be04>
   3cd40:	mov	r6, r8
   3cd44:	cmp	r7, r4
   3cd48:	movne	r4, r7
   3cd4c:	b	3cb60 <fputs@plt+0x2b9f0>
   3cd50:	mov	r4, r0
   3cd54:	b	3cb64 <fputs@plt+0x2b9f4>
   3cd58:	mov	r1, r4
   3cd5c:	mov	r0, r5
   3cd60:	bl	1b944 <fputs@plt+0xa7d4>
   3cd64:	subs	r4, r0, #0
   3cd68:	bne	3cbc8 <fputs@plt+0x2ba58>
   3cd6c:	b	3cba8 <fputs@plt+0x2ba38>
   3cd70:	ldrb	r3, [sl]
   3cd74:	cmp	r3, #0
   3cd78:	beq	3cbc8 <fputs@plt+0x2ba58>
   3cd7c:	ldr	r4, [sp, #40]	; 0x28
   3cd80:	cmp	r4, #0
   3cd84:	beq	3cbc8 <fputs@plt+0x2ba58>
   3cd88:	ldr	r9, [r5]
   3cd8c:	ldr	r0, [r9, #4]
   3cd90:	lsl	r0, r0, #1
   3cd94:	asr	r1, r0, #31
   3cd98:	bl	21200 <fputs@plt+0x10090>
   3cd9c:	subs	r8, r0, #0
   3cda0:	beq	3cf60 <fputs@plt+0x2bdf0>
   3cda4:	mov	r7, #0
   3cda8:	ldr	fp, [r9, #4]
   3cdac:	ldr	r3, [pc, #452]	; 3cf78 <fputs@plt+0x2be08>
   3cdb0:	str	r7, [sp]
   3cdb4:	mov	r2, r8
   3cdb8:	mov	r1, sl
   3cdbc:	mov	r0, r9
   3cdc0:	bl	1498c <fputs@plt+0x381c>
   3cdc4:	subs	r4, r0, #0
   3cdc8:	bne	3cf38 <fputs@plt+0x2bdc8>
   3cdcc:	add	r1, sp, #56	; 0x38
   3cdd0:	mov	r0, r8
   3cdd4:	bl	14938 <fputs@plt+0x37c8>
   3cdd8:	subs	r4, r0, #0
   3cddc:	bne	3cf38 <fputs@plt+0x2bdc8>
   3cde0:	ldrd	r0, [sp, #56]	; 0x38
   3cde4:	ldr	r3, [r9, #8]
   3cde8:	add	r3, r3, #1
   3cdec:	adds	r0, r0, r3
   3cdf0:	adc	r1, r1, r3, asr #31
   3cdf4:	adds	r0, r0, #1
   3cdf8:	adc	r1, r1, #0
   3cdfc:	str	r3, [sp, #24]
   3ce00:	bl	1ea54 <fputs@plt+0xd8e4>
   3ce04:	subs	r7, r0, #0
   3ce08:	beq	3cf54 <fputs@plt+0x2bde4>
   3ce0c:	ldr	r3, [sp, #56]	; 0x38
   3ce10:	mov	r0, #0
   3ce14:	mov	r1, #0
   3ce18:	mov	r2, r3
   3ce1c:	strd	r0, [sp]
   3ce20:	mov	r1, r7
   3ce24:	mov	r0, r8
   3ce28:	str	r3, [sp, #20]
   3ce2c:	bl	14908 <fputs@plt+0x3798>
   3ce30:	subs	r4, r0, #0
   3ce34:	bne	3cf38 <fputs@plt+0x2bdc8>
   3ce38:	add	r3, r8, fp
   3ce3c:	str	r3, [sp, #16]
   3ce40:	ldr	r3, [sp, #20]
   3ce44:	mov	fp, r7
   3ce48:	add	r3, r3, #1
   3ce4c:	add	r3, r7, r3
   3ce50:	str	r3, [sp, #20]
   3ce54:	ldr	r3, [sp, #56]	; 0x38
   3ce58:	str	r4, [sp, #28]
   3ce5c:	strb	r4, [r7, r3]
   3ce60:	ldrd	r2, [sp, #56]	; 0x38
   3ce64:	sub	r0, fp, r7
   3ce68:	cmp	r0, r2
   3ce6c:	asr	r1, r0, #31
   3ce70:	sbcs	r3, r1, r3
   3ce74:	blt	3ce98 <fputs@plt+0x2bd28>
   3ce78:	mov	r0, r8
   3ce7c:	bl	148d8 <fputs@plt+0x3768>
   3ce80:	mov	r2, #0
   3ce84:	mov	r1, sl
   3ce88:	mov	r0, r9
   3ce8c:	bl	149a4 <fputs@plt+0x3834>
   3ce90:	mov	r4, r0
   3ce94:	b	3cf38 <fputs@plt+0x2bdc8>
   3ce98:	add	r3, sp, #44	; 0x2c
   3ce9c:	ldr	r2, [sp, #28]
   3cea0:	mov	r1, fp
   3cea4:	mov	r0, r9
   3cea8:	bl	149ac <fputs@plt+0x383c>
   3ceac:	subs	r4, r0, #0
   3ceb0:	bne	3cf38 <fputs@plt+0x2bdc8>
   3ceb4:	ldr	r3, [sp, #44]	; 0x2c
   3ceb8:	cmp	r3, #0
   3cebc:	bne	3ced4 <fputs@plt+0x2bd64>
   3cec0:	mov	r0, fp
   3cec4:	bl	18f64 <fputs@plt+0x7df4>
   3cec8:	add	r0, r0, #1
   3cecc:	add	fp, fp, r0
   3ced0:	b	3ce60 <fputs@plt+0x2bcf0>
   3ced4:	str	r4, [sp]
   3ced8:	ldr	r3, [pc, #156]	; 3cf7c <fputs@plt+0x2be0c>
   3cedc:	ldr	r2, [sp, #16]
   3cee0:	mov	r1, fp
   3cee4:	mov	r0, r9
   3cee8:	bl	1498c <fputs@plt+0x381c>
   3ceec:	subs	r4, r0, #0
   3cef0:	bne	3cf38 <fputs@plt+0x2bdc8>
   3cef4:	add	r0, sp, #16
   3cef8:	ldm	r0, {r0, r1, r2}
   3cefc:	bl	1a41c <fputs@plt+0x92ac>
   3cf00:	mov	r4, r0
   3cf04:	ldr	r0, [sp, #16]
   3cf08:	bl	148d8 <fputs@plt+0x3768>
   3cf0c:	cmp	r4, #0
   3cf10:	bne	3cf38 <fputs@plt+0x2bdc8>
   3cf14:	ldr	r3, [sp, #20]
   3cf18:	ldrb	r3, [r3]
   3cf1c:	cmp	r3, #0
   3cf20:	beq	3cec0 <fputs@plt+0x2bd50>
   3cf24:	mov	r1, sl
   3cf28:	ldr	r0, [sp, #20]
   3cf2c:	bl	1114c <strcmp@plt>
   3cf30:	subs	r4, r0, #0
   3cf34:	bne	3cec0 <fputs@plt+0x2bd50>
   3cf38:	mov	r0, r7
   3cf3c:	bl	1abdc <fputs@plt+0x9a6c>
   3cf40:	mov	r0, r8
   3cf44:	bl	148d8 <fputs@plt+0x3768>
   3cf48:	mov	r0, r8
   3cf4c:	bl	1abdc <fputs@plt+0x9a6c>
   3cf50:	b	3cbc8 <fputs@plt+0x2ba58>
   3cf54:	bl	1abdc <fputs@plt+0x9a6c>
   3cf58:	mov	r4, #7
   3cf5c:	b	3cf40 <fputs@plt+0x2bdd0>
   3cf60:	bl	1abdc <fputs@plt+0x9a6c>
   3cf64:	mov	r4, #7
   3cf68:	b	3cbc8 <fputs@plt+0x2ba58>
   3cf6c:	muleq	r7, r7, r9
   3cf70:	andeq	r0, r0, fp, lsl r2
   3cf74:	andeq	r0, r0, sl, lsl #4
   3cf78:	andeq	r4, r0, r1
   3cf7c:	andeq	r0, r0, r1, lsl #16
   3cf80:	push	{r4, r5, r6, r7, r8, r9, lr}
   3cf84:	sub	sp, sp, #44	; 0x2c
   3cf88:	ldrb	r3, [r0, #16]
   3cf8c:	cmp	r3, #0
   3cf90:	beq	3cfa0 <fputs@plt+0x2be30>
   3cf94:	ldr	r5, [r0, #44]	; 0x2c
   3cf98:	cmp	r5, #0
   3cf9c:	bne	3d4b0 <fputs@plt+0x2c340>
   3cfa0:	mov	r4, r0
   3cfa4:	ldr	r0, [r0, #216]	; 0xd8
   3cfa8:	cmp	r0, #0
   3cfac:	bne	3d3fc <fputs@plt+0x2c28c>
   3cfb0:	ldrb	r3, [r4, #17]
   3cfb4:	cmp	r3, #0
   3cfb8:	movne	r5, r0
   3cfbc:	bne	3d478 <fputs@plt+0x2c308>
   3cfc0:	mov	r1, #1
   3cfc4:	mov	r0, r4
   3cfc8:	bl	23488 <fputs@plt+0x12318>
   3cfcc:	subs	r7, r0, #0
   3cfd0:	bne	3d4bc <fputs@plt+0x2c34c>
   3cfd4:	ldrb	r3, [r4, #18]
   3cfd8:	cmp	r3, #1
   3cfdc:	bls	3d0d8 <fputs@plt+0x2bf68>
   3cfe0:	ldrb	r3, [r4, #15]
   3cfe4:	cmp	r3, #0
   3cfe8:	movne	r5, #776	; 0x308
   3cfec:	bne	3d1d8 <fputs@plt+0x2c068>
   3cff0:	mov	r1, #4
   3cff4:	mov	r0, r4
   3cff8:	bl	23404 <fputs@plt+0x12294>
   3cffc:	subs	r5, r0, #0
   3d000:	bne	3d1d8 <fputs@plt+0x2c068>
   3d004:	ldr	r3, [r4, #68]	; 0x44
   3d008:	ldr	r8, [r3]
   3d00c:	cmp	r8, #0
   3d010:	bne	3d088 <fputs@plt+0x2bf18>
   3d014:	ldr	r6, [r4]
   3d018:	mov	r2, r5
   3d01c:	add	r3, sp, #20
   3d020:	ldr	r1, [r4, #180]	; 0xb4
   3d024:	mov	r0, r6
   3d028:	bl	149ac <fputs@plt+0x383c>
   3d02c:	subs	r5, r0, #0
   3d030:	bne	3d088 <fputs@plt+0x2bf18>
   3d034:	ldr	r5, [sp, #20]
   3d038:	cmp	r5, #0
   3d03c:	beq	3d088 <fputs@plt+0x2bf18>
   3d040:	add	r3, sp, #40	; 0x28
   3d044:	mov	r0, r6
   3d048:	str	r8, [r3, #-16]!
   3d04c:	str	r3, [sp]
   3d050:	ldr	r3, [pc, #1132]	; 3d4c4 <fputs@plt+0x2c354>
   3d054:	ldr	r2, [r4, #68]	; 0x44
   3d058:	ldr	r1, [r4, #180]	; 0xb4
   3d05c:	bl	1498c <fputs@plt+0x381c>
   3d060:	subs	r5, r0, #0
   3d064:	bne	3d088 <fputs@plt+0x2bf18>
   3d068:	ldr	r5, [sp, #24]
   3d06c:	ands	r5, r5, #1
   3d070:	beq	3d088 <fputs@plt+0x2bf18>
   3d074:	ldr	r0, [pc, #1100]	; 3d4c8 <fputs@plt+0x2c358>
   3d078:	bl	30b70 <fputs@plt+0x1fa00>
   3d07c:	mov	r5, r0
   3d080:	ldr	r0, [r4, #68]	; 0x44
   3d084:	bl	148d8 <fputs@plt+0x3768>
   3d088:	ldr	r3, [r4, #68]	; 0x44
   3d08c:	ldr	r3, [r3]
   3d090:	cmp	r3, #0
   3d094:	beq	3d37c <fputs@plt+0x2c20c>
   3d098:	mov	r0, r4
   3d09c:	bl	1b908 <fputs@plt+0xa798>
   3d0a0:	subs	r5, r0, #0
   3d0a4:	bne	3d0c8 <fputs@plt+0x2bf58>
   3d0a8:	mov	r1, #1
   3d0ac:	mov	r0, r4
   3d0b0:	bl	3ca9c <fputs@plt+0x2b92c>
   3d0b4:	mov	r3, #0
   3d0b8:	strb	r3, [r4, #17]
   3d0bc:	mov	r5, r0
   3d0c0:	cmp	r5, #0
   3d0c4:	beq	3d228 <fputs@plt+0x2c0b8>
   3d0c8:	mov	r1, r5
   3d0cc:	mov	r0, r4
   3d0d0:	bl	1639c <fputs@plt+0x522c>
   3d0d4:	b	3d1d8 <fputs@plt+0x2c068>
   3d0d8:	mov	r3, #1
   3d0dc:	str	r3, [sp, #12]
   3d0e0:	ldr	r3, [r4, #68]	; 0x44
   3d0e4:	ldr	r8, [r4]
   3d0e8:	ldr	r6, [r3]
   3d0ec:	cmp	r6, #0
   3d0f0:	beq	3d1bc <fputs@plt+0x2c04c>
   3d0f4:	ldr	r3, [sp, #12]
   3d0f8:	cmp	r3, #0
   3d0fc:	beq	3d228 <fputs@plt+0x2c0b8>
   3d100:	ldr	r0, [r4, #64]	; 0x40
   3d104:	add	r1, sp, #40	; 0x28
   3d108:	mov	r3, #0
   3d10c:	str	r3, [r1, #-24]!	; 0xffffffe8
   3d110:	ldr	r3, [r0]
   3d114:	ldr	r3, [r3, #36]	; 0x24
   3d118:	blx	r3
   3d11c:	subs	r5, r0, #0
   3d120:	bne	3d1d8 <fputs@plt+0x2c068>
   3d124:	ldr	r3, [sp, #16]
   3d128:	cmp	r3, #0
   3d12c:	bne	3d228 <fputs@plt+0x2c0b8>
   3d130:	add	r1, sp, #20
   3d134:	mov	r0, r4
   3d138:	bl	165ec <fputs@plt+0x547c>
   3d13c:	subs	r5, r0, #0
   3d140:	bne	3d1d8 <fputs@plt+0x2c068>
   3d144:	ldr	r3, [sp, #20]
   3d148:	cmp	r3, #0
   3d14c:	bne	3d338 <fputs@plt+0x2c1c8>
   3d150:	cmp	r6, #0
   3d154:	beq	3d1e4 <fputs@plt+0x2c074>
   3d158:	add	r1, sp, #40	; 0x28
   3d15c:	mov	r3, #0
   3d160:	strb	r3, [r1, #-16]!
   3d164:	mov	r2, #0
   3d168:	mov	r3, #0
   3d16c:	ldr	r5, [pc, #856]	; 3d4cc <fputs@plt+0x2c35c>
   3d170:	strd	r2, [sp]
   3d174:	mov	r2, #1
   3d178:	ldr	r0, [r4, #68]	; 0x44
   3d17c:	bl	14908 <fputs@plt+0x3798>
   3d180:	cmp	r0, r5
   3d184:	movne	r5, r0
   3d188:	moveq	r5, #0
   3d18c:	cmp	r6, #0
   3d190:	bne	3d19c <fputs@plt+0x2c02c>
   3d194:	ldr	r0, [r4, #68]	; 0x44
   3d198:	bl	148d8 <fputs@plt+0x3768>
   3d19c:	ldrb	r3, [sp, #24]
   3d1a0:	adds	r3, r3, #0
   3d1a4:	movne	r3, #1
   3d1a8:	cmp	r5, #0
   3d1ac:	bne	3d1d8 <fputs@plt+0x2c068>
   3d1b0:	cmp	r3, #0
   3d1b4:	beq	3d228 <fputs@plt+0x2c0b8>
   3d1b8:	b	3cfe0 <fputs@plt+0x2be70>
   3d1bc:	add	r3, sp, #12
   3d1c0:	mov	r2, r6
   3d1c4:	ldr	r1, [r4, #180]	; 0xb4
   3d1c8:	mov	r0, r8
   3d1cc:	bl	149ac <fputs@plt+0x383c>
   3d1d0:	subs	r5, r0, #0
   3d1d4:	beq	3d0f4 <fputs@plt+0x2bf84>
   3d1d8:	mov	r0, r4
   3d1dc:	bl	22090 <fputs@plt+0x10f20>
   3d1e0:	b	3d4b0 <fputs@plt+0x2c340>
   3d1e4:	bl	14a14 <fputs@plt+0x38a4>
   3d1e8:	mov	r1, #2
   3d1ec:	mov	r0, r4
   3d1f0:	bl	23404 <fputs@plt+0x12294>
   3d1f4:	cmp	r0, #0
   3d1f8:	bne	3d224 <fputs@plt+0x2c0b4>
   3d1fc:	mov	r2, r6
   3d200:	ldr	r1, [r4, #180]	; 0xb4
   3d204:	mov	r0, r8
   3d208:	bl	149a4 <fputs@plt+0x3834>
   3d20c:	ldrb	r3, [r4, #4]
   3d210:	cmp	r3, #0
   3d214:	bne	3d224 <fputs@plt+0x2c0b4>
   3d218:	mov	r1, #1
   3d21c:	mov	r0, r4
   3d220:	bl	16308 <fputs@plt+0x5198>
   3d224:	bl	14a2c <fputs@plt+0x38bc>
   3d228:	ldrb	r3, [r4, #13]
   3d22c:	cmp	r3, #0
   3d230:	bne	3d2d8 <fputs@plt+0x2c168>
   3d234:	ldrb	r2, [r4, #24]
   3d238:	cmp	r2, #0
   3d23c:	beq	3d2d8 <fputs@plt+0x2c168>
   3d240:	add	r1, sp, #40	; 0x28
   3d244:	mov	r0, r4
   3d248:	str	r3, [r1, #-20]!	; 0xffffffec
   3d24c:	bl	165ec <fputs@plt+0x547c>
   3d250:	subs	r5, r0, #0
   3d254:	bne	3d1d8 <fputs@plt+0x2c068>
   3d258:	ldr	r1, [sp, #20]
   3d25c:	cmp	r1, #0
   3d260:	beq	3d398 <fputs@plt+0x2c228>
   3d264:	mov	r3, #0
   3d268:	mov	r2, #24
   3d26c:	add	r1, sp, #24
   3d270:	strd	r2, [sp]
   3d274:	mov	r2, #16
   3d278:	ldr	r0, [r4, #64]	; 0x40
   3d27c:	bl	14908 <fputs@plt+0x3798>
   3d280:	ldr	r3, [pc, #580]	; 3d4cc <fputs@plt+0x2c35c>
   3d284:	cmp	r0, #0
   3d288:	cmpne	r0, r3
   3d28c:	mov	r5, r0
   3d290:	bne	3d1d8 <fputs@plt+0x2c068>
   3d294:	mov	r2, #16
   3d298:	add	r1, sp, #24
   3d29c:	add	r0, r4, #112	; 0x70
   3d2a0:	bl	10eac <memcmp@plt>
   3d2a4:	cmp	r0, #0
   3d2a8:	beq	3d2d8 <fputs@plt+0x2c168>
   3d2ac:	mov	r0, r4
   3d2b0:	bl	1ea00 <fputs@plt+0xd890>
   3d2b4:	ldrb	r3, [r4, #23]
   3d2b8:	cmp	r3, #0
   3d2bc:	beq	3d2d8 <fputs@plt+0x2c168>
   3d2c0:	mov	r3, #0
   3d2c4:	str	r3, [sp]
   3d2c8:	mov	r2, #0
   3d2cc:	mov	r3, #0
   3d2d0:	ldr	r0, [r4, #64]	; 0x40
   3d2d4:	bl	14980 <fputs@plt+0x3810>
   3d2d8:	ldrb	r3, [r4, #13]
   3d2dc:	cmp	r3, #0
   3d2e0:	movne	r5, r7
   3d2e4:	bne	3d3f0 <fputs@plt+0x2c280>
   3d2e8:	add	r1, sp, #24
   3d2ec:	mov	r0, r4
   3d2f0:	bl	165ec <fputs@plt+0x547c>
   3d2f4:	subs	r5, r0, #0
   3d2f8:	bne	3d3f0 <fputs@plt+0x2c280>
   3d2fc:	ldr	r3, [sp, #24]
   3d300:	cmp	r3, #0
   3d304:	bne	3d3a8 <fputs@plt+0x2c238>
   3d308:	mov	r2, r5
   3d30c:	ldr	r1, [r4, #220]	; 0xdc
   3d310:	ldr	r0, [r4]
   3d314:	bl	149a4 <fputs@plt+0x3834>
   3d318:	ldr	r3, [pc, #432]	; 3d4d0 <fputs@plt+0x2c360>
   3d31c:	str	r5, [sp, #20]
   3d320:	cmp	r0, r3
   3d324:	moveq	r0, #0
   3d328:	cmp	r0, #0
   3d32c:	beq	3d3e0 <fputs@plt+0x2c270>
   3d330:	mov	r5, r0
   3d334:	b	3d3f0 <fputs@plt+0x2c280>
   3d338:	cmp	r6, #0
   3d33c:	bne	3d158 <fputs@plt+0x2bfe8>
   3d340:	add	r2, sp, #40	; 0x28
   3d344:	ldr	r3, [pc, #392]	; 3d4d4 <fputs@plt+0x2c364>
   3d348:	mov	r0, r8
   3d34c:	str	r3, [r2, #-16]!
   3d350:	str	r2, [sp]
   3d354:	ldr	r2, [r4, #68]	; 0x44
   3d358:	ldr	r1, [r4, #180]	; 0xb4
   3d35c:	bl	1498c <fputs@plt+0x381c>
   3d360:	cmp	r0, #0
   3d364:	beq	3d158 <fputs@plt+0x2bfe8>
   3d368:	cmp	r0, #14
   3d36c:	beq	3cfe0 <fputs@plt+0x2be70>
   3d370:	mov	r3, r5
   3d374:	mov	r5, r0
   3d378:	b	3d1a8 <fputs@plt+0x2c038>
   3d37c:	ldrb	r3, [r4, #4]
   3d380:	cmp	r3, #0
   3d384:	bne	3d0c0 <fputs@plt+0x2bf50>
   3d388:	mov	r1, #1
   3d38c:	mov	r0, r4
   3d390:	bl	16308 <fputs@plt+0x5198>
   3d394:	b	3d0c0 <fputs@plt+0x2bf50>
   3d398:	mov	r2, #16
   3d39c:	add	r0, sp, #24
   3d3a0:	bl	10f48 <memset@plt>
   3d3a4:	b	3d294 <fputs@plt+0x2c124>
   3d3a8:	add	r3, sp, #20
   3d3ac:	mov	r2, r5
   3d3b0:	ldr	r1, [r4, #220]	; 0xdc
   3d3b4:	ldr	r0, [r4]
   3d3b8:	bl	149ac <fputs@plt+0x383c>
   3d3bc:	cmp	r0, #0
   3d3c0:	bne	3d330 <fputs@plt+0x2c1c0>
   3d3c4:	ldr	r3, [sp, #20]
   3d3c8:	cmp	r3, #0
   3d3cc:	beq	3d3e0 <fputs@plt+0x2c270>
   3d3d0:	mov	r1, r5
   3d3d4:	mov	r0, r4
   3d3d8:	bl	11338 <fputs@plt+0x1c8>
   3d3dc:	b	3d330 <fputs@plt+0x2c1c0>
   3d3e0:	ldrb	r3, [r4, #5]
   3d3e4:	cmp	r3, #5
   3d3e8:	moveq	r3, #0
   3d3ec:	strbeq	r3, [r4, #5]
   3d3f0:	ldr	r0, [r4, #216]	; 0xd8
   3d3f4:	cmp	r0, #0
   3d3f8:	beq	3d478 <fputs@plt+0x2c308>
   3d3fc:	add	r7, sp, #40	; 0x28
   3d400:	mov	r6, #0
   3d404:	str	r6, [r7, #-16]!
   3d408:	bl	2203c <fputs@plt+0x10ecc>
   3d40c:	ldr	r8, [r4, #216]	; 0xd8
   3d410:	mov	r9, r6
   3d414:	add	r6, r6, #1
   3d418:	mov	r3, r6
   3d41c:	mov	r2, r9
   3d420:	mov	r1, r7
   3d424:	mov	r0, r8
   3d428:	bl	3ac74 <fputs@plt+0x29b04>
   3d42c:	cmn	r0, #1
   3d430:	mov	r5, r0
   3d434:	beq	3d414 <fputs@plt+0x2c2a4>
   3d438:	cmp	r0, #0
   3d43c:	bne	3d44c <fputs@plt+0x2c2dc>
   3d440:	ldr	r3, [sp, #24]
   3d444:	cmp	r3, #0
   3d448:	beq	3d478 <fputs@plt+0x2c308>
   3d44c:	mov	r0, r4
   3d450:	bl	1ea00 <fputs@plt+0xd890>
   3d454:	ldrb	r3, [r4, #23]
   3d458:	cmp	r3, #0
   3d45c:	beq	3d478 <fputs@plt+0x2c308>
   3d460:	mov	r3, #0
   3d464:	str	r3, [sp]
   3d468:	mov	r2, #0
   3d46c:	mov	r3, #0
   3d470:	ldr	r0, [r4, #64]	; 0x40
   3d474:	bl	14980 <fputs@plt+0x3810>
   3d478:	ldrb	r3, [r4, #17]
   3d47c:	cmp	r3, #0
   3d480:	bne	3d49c <fputs@plt+0x2c32c>
   3d484:	cmp	r5, #0
   3d488:	bne	3d1d8 <fputs@plt+0x2c068>
   3d48c:	add	r1, r4, #28
   3d490:	mov	r0, r4
   3d494:	bl	165ec <fputs@plt+0x547c>
   3d498:	mov	r5, r0
   3d49c:	cmp	r5, #0
   3d4a0:	moveq	r3, #1
   3d4a4:	strbeq	r3, [r4, #17]
   3d4a8:	strbeq	r3, [r4, #24]
   3d4ac:	bne	3d1d8 <fputs@plt+0x2c068>
   3d4b0:	mov	r0, r5
   3d4b4:	add	sp, sp, #44	; 0x2c
   3d4b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3d4bc:	mov	r5, r7
   3d4c0:	b	3d1d8 <fputs@plt+0x2c068>
   3d4c4:	andeq	r0, r0, r2, lsl #16
   3d4c8:	andeq	fp, r0, r7, asr #31
   3d4cc:	andeq	r0, r0, sl, lsl #4
   3d4d0:	andeq	r1, r0, sl, lsl #14
   3d4d4:	andeq	r0, r0, r1, lsl #16
   3d4d8:	push	{r4, r5, r6, lr}
   3d4dc:	mov	r4, r0
   3d4e0:	ldrb	r2, [r0, #16]
   3d4e4:	ldrb	r3, [r0, #5]
   3d4e8:	cmp	r2, #0
   3d4ec:	beq	3d4fc <fputs@plt+0x2c38c>
   3d4f0:	sub	r2, r1, #2
   3d4f4:	bics	r2, r2, #2
   3d4f8:	movne	r1, r3
   3d4fc:	cmp	r1, r3
   3d500:	beq	3d54c <fputs@plt+0x2c3dc>
   3d504:	ldrb	r2, [r4, #4]
   3d508:	strb	r1, [r4, #5]
   3d50c:	cmp	r2, #0
   3d510:	bne	3d5d0 <fputs@plt+0x2c460>
   3d514:	and	r3, r3, #5
   3d518:	cmp	r3, #1
   3d51c:	bne	3d5d0 <fputs@plt+0x2c460>
   3d520:	ands	r5, r1, #1
   3d524:	bne	3d5d0 <fputs@plt+0x2c460>
   3d528:	ldr	r0, [r4, #68]	; 0x44
   3d52c:	bl	148d8 <fputs@plt+0x3768>
   3d530:	ldrb	r3, [r4, #18]
   3d534:	cmp	r3, #1
   3d538:	bls	3d554 <fputs@plt+0x2c3e4>
   3d53c:	mov	r2, r5
   3d540:	ldr	r1, [r4, #180]	; 0xb4
   3d544:	ldr	r0, [r4]
   3d548:	bl	149a4 <fputs@plt+0x3834>
   3d54c:	ldrb	r0, [r4, #5]
   3d550:	pop	{r4, r5, r6, pc}
   3d554:	ldrb	r6, [r4, #17]
   3d558:	cmp	r6, #0
   3d55c:	bne	3d56c <fputs@plt+0x2c3fc>
   3d560:	mov	r0, r4
   3d564:	bl	3cf80 <fputs@plt+0x2be10>
   3d568:	mov	r5, r0
   3d56c:	ldrb	r3, [r4, #17]
   3d570:	cmp	r3, #1
   3d574:	bne	3d588 <fputs@plt+0x2c418>
   3d578:	mov	r1, #2
   3d57c:	mov	r0, r4
   3d580:	bl	23404 <fputs@plt+0x12294>
   3d584:	mov	r5, r0
   3d588:	cmp	r5, #0
   3d58c:	bne	3d5a0 <fputs@plt+0x2c430>
   3d590:	mov	r2, r5
   3d594:	ldr	r1, [r4, #180]	; 0xb4
   3d598:	ldr	r0, [r4]
   3d59c:	bl	149a4 <fputs@plt+0x3834>
   3d5a0:	cmp	r5, #0
   3d5a4:	cmpeq	r6, #1
   3d5a8:	bne	3d5bc <fputs@plt+0x2c44c>
   3d5ac:	mov	r1, #1
   3d5b0:	mov	r0, r4
   3d5b4:	bl	16308 <fputs@plt+0x5198>
   3d5b8:	b	3d54c <fputs@plt+0x2c3dc>
   3d5bc:	cmp	r6, #0
   3d5c0:	bne	3d54c <fputs@plt+0x2c3dc>
   3d5c4:	mov	r0, r4
   3d5c8:	bl	22090 <fputs@plt+0x10f20>
   3d5cc:	b	3d54c <fputs@plt+0x2c3dc>
   3d5d0:	cmp	r1, #2
   3d5d4:	bne	3d54c <fputs@plt+0x2c3dc>
   3d5d8:	ldr	r0, [r4, #68]	; 0x44
   3d5dc:	bl	148d8 <fputs@plt+0x3768>
   3d5e0:	b	3d54c <fputs@plt+0x2c3dc>
   3d5e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3d5e8:	sub	sp, sp, #44	; 0x2c
   3d5ec:	ldr	r7, [r0, #44]	; 0x2c
   3d5f0:	cmp	r7, #0
   3d5f4:	bne	3da74 <fputs@plt+0x2c904>
   3d5f8:	ldr	r3, [r0, #104]	; 0x68
   3d5fc:	cmp	r3, r2
   3d600:	ble	3da74 <fputs@plt+0x2c904>
   3d604:	cmp	r1, #1
   3d608:	moveq	r6, r2
   3d60c:	addne	r6, r2, #1
   3d610:	mov	r5, #48	; 0x30
   3d614:	mov	r8, r1
   3d618:	mul	r5, r5, r6
   3d61c:	mov	r4, r0
   3d620:	mov	sl, r5
   3d624:	mov	r9, r6
   3d628:	ldr	r3, [r4, #104]	; 0x68
   3d62c:	cmp	r9, r3
   3d630:	blt	3d684 <fputs@plt+0x2c514>
   3d634:	cmp	r8, #1
   3d638:	str	r6, [r4, #104]	; 0x68
   3d63c:	bne	3d6a0 <fputs@plt+0x2c530>
   3d640:	cmp	r6, #0
   3d644:	bne	3da74 <fputs@plt+0x2c904>
   3d648:	ldr	r0, [r4, #72]	; 0x48
   3d64c:	ldr	r3, [r0]
   3d650:	cmp	r3, #0
   3d654:	beq	3da74 <fputs@plt+0x2c904>
   3d658:	ldr	r2, [pc, #1056]	; 3da80 <fputs@plt+0x2c910>
   3d65c:	cmp	r3, r2
   3d660:	bne	3d674 <fputs@plt+0x2c504>
   3d664:	mov	r2, #0
   3d668:	mov	r3, #0
   3d66c:	bl	14920 <fputs@plt+0x37b0>
   3d670:	mov	r6, r0
   3d674:	mov	r3, #0
   3d678:	str	r3, [r4, #56]	; 0x38
   3d67c:	mov	r7, r6
   3d680:	b	3da74 <fputs@plt+0x2c904>
   3d684:	ldr	r3, [r4, #100]	; 0x64
   3d688:	add	r9, r9, #1
   3d68c:	add	r3, r3, sl
   3d690:	add	sl, sl, #48	; 0x30
   3d694:	ldr	r0, [r3, #16]
   3d698:	bl	1ac9c <fputs@plt+0x9b2c>
   3d69c:	b	3d628 <fputs@plt+0x2c4b8>
   3d6a0:	ldr	r3, [r4, #216]	; 0xd8
   3d6a4:	cmp	r3, #0
   3d6a8:	bne	3d6bc <fputs@plt+0x2c54c>
   3d6ac:	ldr	r3, [r4, #68]	; 0x44
   3d6b0:	ldr	r3, [r3]
   3d6b4:	cmp	r3, #0
   3d6b8:	beq	3da74 <fputs@plt+0x2c904>
   3d6bc:	cmp	r6, #0
   3d6c0:	beq	3d9b8 <fputs@plt+0x2c848>
   3d6c4:	ldr	r3, [r4, #100]	; 0x64
   3d6c8:	sub	r5, r5, #48	; 0x30
   3d6cc:	adds	r5, r3, r5
   3d6d0:	beq	3d9b8 <fputs@plt+0x2c848>
   3d6d4:	ldr	r0, [r5, #20]
   3d6d8:	bl	21228 <fputs@plt+0x100b8>
   3d6dc:	subs	sl, r0, #0
   3d6e0:	ldrne	r3, [r5, #20]
   3d6e4:	bne	3d9c4 <fputs@plt+0x2c854>
   3d6e8:	mov	r7, #7
   3d6ec:	b	3da74 <fputs@plt+0x2c904>
   3d6f0:	add	r3, r8, #33	; 0x21
   3d6f4:	ldr	r1, [r6, #32]
   3d6f8:	lsrs	r2, r3, #12
   3d6fc:	subne	r3, r8, #4048	; 0xfd0
   3d700:	subne	r3, r3, #15
   3d704:	ldreq	r3, [r1]
   3d708:	ldrne	r2, [r1, r2, lsl #2]
   3d70c:	andne	r3, r3, sl
   3d710:	ldreq	r1, [r3, r5]
   3d714:	ldrne	r1, [r2, r3, lsl #2]
   3d718:	mov	r0, r4
   3d71c:	bl	3dc44 <fputs@plt+0x2cad4>
   3d720:	add	r8, r8, #1
   3d724:	add	r5, r5, #4
   3d728:	mov	r7, r0
   3d72c:	b	3da30 <fputs@plt+0x2c8c0>
   3d730:	ldr	r5, [r0, #12]
   3d734:	ldr	r1, [r0, #20]
   3d738:	mov	r0, r4
   3d73c:	bl	3dc44 <fputs@plt+0x2cad4>
   3d740:	mov	r7, r0
   3d744:	mov	r0, r5
   3d748:	b	3da5c <fputs@plt+0x2c8ec>
   3d74c:	ldrd	r2, [r4, #80]	; 0x50
   3d750:	cmp	r5, #0
   3d754:	strd	r2, [sp, #8]
   3d758:	beq	3d898 <fputs@plt+0x2c728>
   3d75c:	ldr	r3, [r4, #216]	; 0xd8
   3d760:	cmp	r3, #0
   3d764:	bne	3d898 <fputs@plt+0x2c728>
   3d768:	ldrd	r2, [r5, #8]
   3d76c:	strd	r2, [sp, #16]
   3d770:	orrs	r3, r2, r3
   3d774:	ldrdeq	r2, [sp, #8]
   3d778:	strdeq	r2, [sp, #16]
   3d77c:	ldrd	r2, [r5]
   3d780:	mov	r8, r4
   3d784:	mov	r9, #1
   3d788:	strd	r2, [r8, #80]!	; 0x50
   3d78c:	ldrd	r2, [r4, #80]	; 0x50
   3d790:	ldrd	r0, [sp, #16]
   3d794:	cmp	r2, r0
   3d798:	sbcs	r3, r3, r1
   3d79c:	blt	3d7cc <fputs@plt+0x2c65c>
   3d7a0:	ldrd	r2, [r4, #80]	; 0x50
   3d7a4:	ldrd	r0, [sp, #8]
   3d7a8:	cmp	r2, r0
   3d7ac:	sbcs	r3, r3, r1
   3d7b0:	blt	3d8a8 <fputs@plt+0x2c738>
   3d7b4:	cmp	r5, #0
   3d7b8:	movne	r6, r7
   3d7bc:	bne	3d7ec <fputs@plt+0x2c67c>
   3d7c0:	mov	r0, sl
   3d7c4:	bl	1ac9c <fputs@plt+0x9b2c>
   3d7c8:	b	3d88c <fputs@plt+0x2c71c>
   3d7cc:	str	r9, [sp]
   3d7d0:	mov	r3, #1
   3d7d4:	mov	r2, sl
   3d7d8:	mov	r1, r8
   3d7dc:	mov	r0, r4
   3d7e0:	bl	3c71c <fputs@plt+0x2b5ac>
   3d7e4:	subs	r6, r0, #0
   3d7e8:	beq	3d78c <fputs@plt+0x2c61c>
   3d7ec:	ldr	r2, [r4, #160]	; 0xa0
   3d7f0:	ldr	r0, [r5, #24]
   3d7f4:	add	r2, r2, #4
   3d7f8:	asr	r9, r2, #31
   3d7fc:	umull	r2, r3, r2, r0
   3d800:	mla	r3, r0, r9, r3
   3d804:	ldr	r0, [r4, #216]	; 0xd8
   3d808:	cmp	r0, #0
   3d80c:	strd	r2, [sp, #32]
   3d810:	beq	3d85c <fputs@plt+0x2c6ec>
   3d814:	ldr	r3, [r0, #112]	; 0x70
   3d818:	ldr	r2, [r5, #40]	; 0x28
   3d81c:	cmp	r2, r3
   3d820:	movne	r3, #0
   3d824:	strne	r3, [r5, #28]
   3d828:	ldrne	r3, [r0, #112]	; 0x70
   3d82c:	strne	r3, [r5, #40]	; 0x28
   3d830:	ldr	r3, [r5, #28]
   3d834:	ldr	r2, [r0, #68]	; 0x44
   3d838:	cmp	r3, r2
   3d83c:	bcs	3d858 <fputs@plt+0x2c6e8>
   3d840:	str	r3, [r0, #68]	; 0x44
   3d844:	ldr	r3, [r5, #32]
   3d848:	str	r3, [r0, #76]	; 0x4c
   3d84c:	ldr	r3, [r5, #36]	; 0x24
   3d850:	str	r3, [r0, #80]	; 0x50
   3d854:	bl	3a5f4 <fputs@plt+0x29484>
   3d858:	mov	r6, r7
   3d85c:	ldr	r5, [r5, #24]
   3d860:	mov	r8, #1
   3d864:	mov	r9, #0
   3d868:	cmp	r6, #0
   3d86c:	bne	3d87c <fputs@plt+0x2c70c>
   3d870:	ldr	r3, [r4, #56]	; 0x38
   3d874:	cmp	r5, r3
   3d878:	bcc	3d994 <fputs@plt+0x2c824>
   3d87c:	mov	r0, sl
   3d880:	bl	1ac9c <fputs@plt+0x9b2c>
   3d884:	cmp	r6, #0
   3d888:	bne	3d67c <fputs@plt+0x2c50c>
   3d88c:	ldrd	r2, [sp, #8]
   3d890:	strd	r2, [r4, #80]	; 0x50
   3d894:	b	3da74 <fputs@plt+0x2c904>
   3d898:	mov	r2, #0
   3d89c:	mov	r3, #0
   3d8a0:	strd	r2, [r4, #80]	; 0x50
   3d8a4:	b	3d7a0 <fputs@plt+0x2c630>
   3d8a8:	mov	r3, #0
   3d8ac:	str	r3, [sp, #28]
   3d8b0:	add	r3, sp, #32
   3d8b4:	str	r3, [sp, #4]
   3d8b8:	add	r3, sp, #28
   3d8bc:	str	r3, [sp]
   3d8c0:	mov	r1, #0
   3d8c4:	ldrd	r2, [sp, #8]
   3d8c8:	mov	r0, r4
   3d8cc:	bl	22398 <fputs@plt+0x11228>
   3d8d0:	ldr	r3, [sp, #28]
   3d8d4:	cmp	r3, #0
   3d8d8:	mov	r6, r0
   3d8dc:	bne	3d928 <fputs@plt+0x2c7b8>
   3d8e0:	ldrd	r0, [r4, #88]	; 0x58
   3d8e4:	ldr	r3, [r4, #156]	; 0x9c
   3d8e8:	adds	r0, r0, r3
   3d8ec:	ldrd	r2, [r4, #80]	; 0x50
   3d8f0:	adc	r1, r1, #0
   3d8f4:	cmp	r1, r3
   3d8f8:	cmpeq	r0, r2
   3d8fc:	bne	3d928 <fputs@plt+0x2c7b8>
   3d900:	ldrd	r8, [sp, #8]
   3d904:	ldr	r2, [r4, #160]	; 0xa0
   3d908:	subs	r8, r8, r0
   3d90c:	add	r2, r2, #8
   3d910:	sbc	r9, r9, r1
   3d914:	asr	r3, r2, #31
   3d918:	mov	r0, r8
   3d91c:	mov	r1, r9
   3d920:	bl	710c4 <fputs@plt+0x5ff54>
   3d924:	str	r0, [sp, #28]
   3d928:	mov	r8, #0
   3d92c:	add	r9, r4, #80	; 0x50
   3d930:	mov	fp, #1
   3d934:	cmp	r6, #0
   3d938:	beq	3d950 <fputs@plt+0x2c7e0>
   3d93c:	cmp	r5, #0
   3d940:	bne	3d7ec <fputs@plt+0x2c67c>
   3d944:	mov	r0, sl
   3d948:	bl	1ac9c <fputs@plt+0x9b2c>
   3d94c:	b	3d67c <fputs@plt+0x2c50c>
   3d950:	ldr	r3, [sp, #28]
   3d954:	cmp	r8, r3
   3d958:	bcs	3d7a0 <fputs@plt+0x2c630>
   3d95c:	ldrd	r2, [r4, #80]	; 0x50
   3d960:	ldrd	r0, [sp, #8]
   3d964:	cmp	r2, r0
   3d968:	sbcs	r3, r3, r1
   3d96c:	bge	3d7a0 <fputs@plt+0x2c630>
   3d970:	str	fp, [sp]
   3d974:	mov	r3, #1
   3d978:	mov	r2, sl
   3d97c:	mov	r1, r9
   3d980:	mov	r0, r4
   3d984:	bl	3c71c <fputs@plt+0x2b5ac>
   3d988:	add	r8, r8, #1
   3d98c:	mov	r6, r0
   3d990:	b	3d934 <fputs@plt+0x2c7c4>
   3d994:	str	r8, [sp]
   3d998:	mov	r3, r9
   3d99c:	mov	r2, sl
   3d9a0:	add	r1, sp, #32
   3d9a4:	mov	r0, r4
   3d9a8:	bl	3c71c <fputs@plt+0x2b5ac>
   3d9ac:	add	r5, r5, #1
   3d9b0:	mov	r6, r0
   3d9b4:	b	3d868 <fputs@plt+0x2c6f8>
   3d9b8:	mov	sl, #0
   3d9bc:	ldr	r3, [r4, #32]
   3d9c0:	mov	r5, sl
   3d9c4:	str	r3, [r4, #28]
   3d9c8:	ldrb	r3, [r4, #13]
   3d9cc:	cmp	r5, #0
   3d9d0:	strb	r3, [r4, #19]
   3d9d4:	bne	3d74c <fputs@plt+0x2c5dc>
   3d9d8:	ldr	r6, [r4, #216]	; 0xd8
   3d9dc:	cmp	r6, #0
   3d9e0:	beq	3d74c <fputs@plt+0x2c5dc>
   3d9e4:	ldr	r3, [r4, #32]
   3d9e8:	str	r3, [r4, #28]
   3d9ec:	ldrb	r3, [r6, #44]	; 0x2c
   3d9f0:	cmp	r3, #0
   3d9f4:	beq	3da50 <fputs@plt+0x2c8e0>
   3d9f8:	ldr	r3, [r6, #32]
   3d9fc:	ldr	r9, [r6, #68]	; 0x44
   3da00:	add	r2, r6, #52	; 0x34
   3da04:	ldr	r3, [r3]
   3da08:	add	r1, r3, #48	; 0x30
   3da0c:	ldr	r0, [r3], #4
   3da10:	cmp	r3, r1
   3da14:	str	r0, [r2], #4
   3da18:	bne	3da0c <fputs@plt+0x2c89c>
   3da1c:	ldr	r5, [r6, #68]	; 0x44
   3da20:	ldr	sl, [pc, #92]	; 3da84 <fputs@plt+0x2c914>
   3da24:	add	r8, r5, #1
   3da28:	add	r5, r5, #34	; 0x22
   3da2c:	lsl	r5, r5, #2
   3da30:	cmp	r9, r8
   3da34:	cmpcs	r7, #0
   3da38:	beq	3d6f0 <fputs@plt+0x2c580>
   3da3c:	ldr	r3, [r6, #68]	; 0x44
   3da40:	cmp	r9, r3
   3da44:	beq	3da50 <fputs@plt+0x2c8e0>
   3da48:	mov	r0, r6
   3da4c:	bl	3a5f4 <fputs@plt+0x29484>
   3da50:	ldr	r3, [r4, #212]	; 0xd4
   3da54:	ldr	r0, [r3]
   3da58:	bl	1d334 <fputs@plt+0xc1c4>
   3da5c:	adds	r3, r0, #0
   3da60:	movne	r3, #1
   3da64:	cmp	r7, #0
   3da68:	movne	r3, #0
   3da6c:	cmp	r3, #0
   3da70:	bne	3d730 <fputs@plt+0x2c5c0>
   3da74:	mov	r0, r7
   3da78:	add	sp, sp, #44	; 0x2c
   3da7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3da80:	muleq	r7, ip, sl
   3da84:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   3da88:	push	{r4, r5, r6, lr}
   3da8c:	mov	r4, r0
   3da90:	ldrb	r6, [r0, #17]
   3da94:	cmp	r6, #6
   3da98:	ldreq	r5, [r0, #44]	; 0x2c
   3da9c:	beq	3db40 <fputs@plt+0x2c9d0>
   3daa0:	cmp	r6, #1
   3daa4:	bls	3db54 <fputs@plt+0x2c9e4>
   3daa8:	ldr	r2, [r0, #216]	; 0xd8
   3daac:	cmp	r2, #0
   3dab0:	beq	3daec <fputs@plt+0x2c97c>
   3dab4:	mvn	r2, #0
   3dab8:	mov	r1, #2
   3dabc:	bl	3d5e4 <fputs@plt+0x2c474>
   3dac0:	mov	r2, #0
   3dac4:	ldrb	r1, [r4, #20]
   3dac8:	mov	r5, r0
   3dacc:	mov	r0, r4
   3dad0:	bl	24330 <fputs@plt+0x131c0>
   3dad4:	cmp	r5, #0
   3dad8:	moveq	r5, r0
   3dadc:	mov	r1, r5
   3dae0:	mov	r0, r4
   3dae4:	pop	{r4, r5, r6, lr}
   3dae8:	b	1639c <fputs@plt+0x522c>
   3daec:	ldr	r3, [r0, #68]	; 0x44
   3daf0:	ldr	r1, [r3]
   3daf4:	cmp	r6, #2
   3daf8:	cmpne	r1, #0
   3dafc:	moveq	r1, #1
   3db00:	movne	r1, #0
   3db04:	bne	3db48 <fputs@plt+0x2c9d8>
   3db08:	mov	r1, r2
   3db0c:	bl	24330 <fputs@plt+0x131c0>
   3db10:	cmp	r6, #2
   3db14:	ldrb	r3, [r4, #16]
   3db18:	clz	r3, r3
   3db1c:	lsr	r3, r3, #5
   3db20:	moveq	r3, #0
   3db24:	cmp	r3, #0
   3db28:	mov	r5, r0
   3db2c:	beq	3dadc <fputs@plt+0x2c96c>
   3db30:	mov	r3, #4
   3db34:	str	r3, [r4, #44]	; 0x2c
   3db38:	mov	r3, #6
   3db3c:	strb	r3, [r4, #17]
   3db40:	mov	r0, r5
   3db44:	pop	{r4, r5, r6, pc}
   3db48:	bl	3ca9c <fputs@plt+0x2b92c>
   3db4c:	mov	r5, r0
   3db50:	b	3dadc <fputs@plt+0x2c96c>
   3db54:	mov	r5, #0
   3db58:	b	3db40 <fputs@plt+0x2c9d0>
   3db5c:	push	{r4, lr}
   3db60:	mov	r4, r0
   3db64:	ldrb	r3, [r0, #17]
   3db68:	cmp	r3, #6
   3db6c:	cmpne	r3, #0
   3db70:	beq	3db8c <fputs@plt+0x2ca1c>
   3db74:	cmp	r3, #1
   3db78:	bls	3db98 <fputs@plt+0x2ca28>
   3db7c:	bl	14a14 <fputs@plt+0x38a4>
   3db80:	mov	r0, r4
   3db84:	bl	3da88 <fputs@plt+0x2c918>
   3db88:	bl	14a2c <fputs@plt+0x38bc>
   3db8c:	mov	r0, r4
   3db90:	pop	{r4, lr}
   3db94:	b	22090 <fputs@plt+0x10f20>
   3db98:	ldrb	r2, [r0, #4]
   3db9c:	cmp	r2, #0
   3dba0:	bne	3db8c <fputs@plt+0x2ca1c>
   3dba4:	mov	r1, r2
   3dba8:	bl	24330 <fputs@plt+0x131c0>
   3dbac:	b	3db8c <fputs@plt+0x2ca1c>
   3dbb0:	ldrh	r3, [r0, #24]
   3dbb4:	push	{r0, r1, r4, r6, r7, lr}
   3dbb8:	tst	r3, #64	; 0x40
   3dbbc:	ldr	r4, [r0, #16]
   3dbc0:	beq	3dc34 <fputs@plt+0x2cac4>
   3dbc4:	ldr	r3, [r4, #128]	; 0x80
   3dbc8:	mov	r1, r0
   3dbcc:	sub	r3, r3, #1
   3dbd0:	str	r3, [r4, #128]	; 0x80
   3dbd4:	ldr	r3, [r4, #144]	; 0x90
   3dbd8:	ldr	r2, [r4, #160]	; 0xa0
   3dbdc:	str	r3, [r0, #12]
   3dbe0:	str	r0, [r4, #144]	; 0x90
   3dbe4:	ldr	r0, [r0, #20]
   3dbe8:	asr	r7, r2, #31
   3dbec:	sub	r0, r0, #1
   3dbf0:	ldr	r1, [r1, #4]
   3dbf4:	umull	r2, r3, r0, r2
   3dbf8:	str	r1, [sp]
   3dbfc:	mla	r3, r0, r7, r3
   3dc00:	ldr	r0, [r4, #64]	; 0x40
   3dc04:	bl	14980 <fputs@plt+0x3810>
   3dc08:	ldr	r3, [r4, #128]	; 0x80
   3dc0c:	cmp	r3, #0
   3dc10:	bne	3dc3c <fputs@plt+0x2cacc>
   3dc14:	ldr	r3, [r4, #212]	; 0xd4
   3dc18:	ldr	r3, [r3, #12]
   3dc1c:	cmp	r3, #0
   3dc20:	bne	3dc3c <fputs@plt+0x2cacc>
   3dc24:	mov	r0, r4
   3dc28:	add	sp, sp, #8
   3dc2c:	pop	{r4, r6, r7, lr}
   3dc30:	b	3db5c <fputs@plt+0x2c9ec>
   3dc34:	bl	15f40 <fputs@plt+0x4dd0>
   3dc38:	b	3dc08 <fputs@plt+0x2ca98>
   3dc3c:	add	sp, sp, #8
   3dc40:	pop	{r4, r6, r7, pc}
   3dc44:	push	{r0, r1, r4, r5, r6, lr}
   3dc48:	mov	r6, r0
   3dc4c:	add	r0, r0, #212	; 0xd4
   3dc50:	bl	22660 <fputs@plt+0x114f0>
   3dc54:	subs	r5, r0, #0
   3dc58:	moveq	r4, r5
   3dc5c:	beq	3dc74 <fputs@plt+0x2cb04>
   3dc60:	ldrsh	r3, [r5, #26]
   3dc64:	mov	r4, #0
   3dc68:	cmp	r3, #1
   3dc6c:	bne	3dc90 <fputs@plt+0x2cb20>
   3dc70:	bl	15f8c <fputs@plt+0x4e1c>
   3dc74:	ldr	r3, [r6, #96]	; 0x60
   3dc78:	mov	r2, #1
   3dc7c:	cmp	r3, #0
   3dc80:	bne	3dcd8 <fputs@plt+0x2cb68>
   3dc84:	mov	r0, r4
   3dc88:	add	sp, sp, #8
   3dc8c:	pop	{r4, r5, r6, pc}
   3dc90:	add	r2, sp, #8
   3dc94:	ldr	r1, [r5, #20]
   3dc98:	str	r4, [r2, #-4]!
   3dc9c:	ldr	r0, [r6, #216]	; 0xd8
   3dca0:	bl	3a4b4 <fputs@plt+0x29344>
   3dca4:	subs	r4, r0, #0
   3dca8:	bne	3dccc <fputs@plt+0x2cb5c>
   3dcac:	ldr	r1, [sp, #4]
   3dcb0:	mov	r0, r5
   3dcb4:	bl	1939c <fputs@plt+0x822c>
   3dcb8:	subs	r4, r0, #0
   3dcbc:	bne	3dccc <fputs@plt+0x2cb5c>
   3dcc0:	ldr	r3, [r6, #204]	; 0xcc
   3dcc4:	mov	r0, r5
   3dcc8:	blx	r3
   3dccc:	mov	r0, r5
   3dcd0:	bl	3dbb0 <fputs@plt+0x2ca40>
   3dcd4:	b	3dc74 <fputs@plt+0x2cb04>
   3dcd8:	str	r2, [r3, #16]
   3dcdc:	ldr	r3, [r3, #44]	; 0x2c
   3dce0:	b	3dc7c <fputs@plt+0x2cb0c>
   3dce4:	cmp	r0, #0
   3dce8:	bxeq	lr
   3dcec:	b	3dbb0 <fputs@plt+0x2ca40>
   3dcf0:	cmp	r0, #0
   3dcf4:	bxeq	lr
   3dcf8:	ldr	r0, [r0, #72]	; 0x48
   3dcfc:	b	3dbb0 <fputs@plt+0x2ca40>
   3dd00:	ldrb	r2, [r0, #20]
   3dd04:	cmp	r2, #0
   3dd08:	bxne	lr
   3dd0c:	ldr	r3, [r0, #12]
   3dd10:	cmp	r3, #0
   3dd14:	bxeq	lr
   3dd18:	str	r2, [r0, #12]
   3dd1c:	ldr	r0, [r3, #72]	; 0x48
   3dd20:	b	3dbb0 <fputs@plt+0x2ca40>
   3dd24:	push	{r4, r5, r6, lr}
   3dd28:	mov	r3, #0
   3dd2c:	ldm	r0, {r2, r4}
   3dd30:	mov	r5, r0
   3dd34:	strb	r3, [r4, #19]
   3dd38:	ldrb	r1, [r0, #8]
   3dd3c:	cmp	r1, r3
   3dd40:	beq	3de0c <fputs@plt+0x2cc9c>
   3dd44:	ldr	r2, [r2, #156]	; 0x9c
   3dd48:	cmp	r2, #1
   3dd4c:	addle	r6, r4, #72	; 0x48
   3dd50:	ble	3ddc0 <fputs@plt+0x2cc50>
   3dd54:	ldr	r2, [r4, #76]	; 0x4c
   3dd58:	cmp	r0, r2
   3dd5c:	beq	3dd6c <fputs@plt+0x2cbfc>
   3dd60:	mov	r3, #1
   3dd64:	strb	r3, [r5, #8]
   3dd68:	pop	{r4, r5, r6, pc}
   3dd6c:	str	r3, [r4, #76]	; 0x4c
   3dd70:	ldrh	r3, [r4, #22]
   3dd74:	mov	r2, #1
   3dd78:	bic	r3, r3, #96	; 0x60
   3dd7c:	strh	r3, [r4, #22]
   3dd80:	ldr	r3, [r4, #72]	; 0x48
   3dd84:	cmp	r3, #0
   3dd88:	beq	3dd60 <fputs@plt+0x2cbf0>
   3dd8c:	strb	r2, [r3, #8]
   3dd90:	ldr	r3, [r3, #12]
   3dd94:	b	3dd84 <fputs@plt+0x2cc14>
   3dd98:	ldr	r3, [r0]
   3dd9c:	cmp	r5, r3
   3dda0:	addne	r6, r0, #12
   3dda4:	bne	3ddc0 <fputs@plt+0x2cc50>
   3dda8:	ldr	r3, [r0, #12]
   3ddac:	str	r3, [r6]
   3ddb0:	ldr	r3, [r0, #4]
   3ddb4:	cmp	r3, #1
   3ddb8:	beq	3ddc0 <fputs@plt+0x2cc50>
   3ddbc:	bl	1abdc <fputs@plt+0x9a6c>
   3ddc0:	ldr	r0, [r6]
   3ddc4:	cmp	r0, #0
   3ddc8:	bne	3dd98 <fputs@plt+0x2cc28>
   3ddcc:	ldr	r3, [r4, #76]	; 0x4c
   3ddd0:	cmp	r5, r3
   3ddd4:	streq	r0, [r4, #76]	; 0x4c
   3ddd8:	ldrheq	r2, [r4, #22]
   3dddc:	ldr	r3, [r4, #40]	; 0x28
   3dde0:	biceq	r2, r2, #96	; 0x60
   3dde4:	beq	3ddf8 <fputs@plt+0x2cc88>
   3dde8:	cmp	r3, #2
   3ddec:	bne	3ddfc <fputs@plt+0x2cc8c>
   3ddf0:	ldrh	r2, [r4, #22]
   3ddf4:	bic	r2, r2, #64	; 0x40
   3ddf8:	strh	r2, [r4, #22]
   3ddfc:	sub	r3, r3, #1
   3de00:	cmp	r3, #0
   3de04:	str	r3, [r4, #40]	; 0x28
   3de08:	strbeq	r3, [r4, #20]
   3de0c:	mov	r3, #0
   3de10:	strb	r3, [r5, #8]
   3de14:	mov	r0, r4
   3de18:	pop	{r4, r5, r6, lr}
   3de1c:	b	3dd00 <fputs@plt+0x2cb90>
   3de20:	ldrb	r3, [r0, #8]
   3de24:	cmp	r3, #0
   3de28:	beq	3def0 <fputs@plt+0x2cd80>
   3de2c:	push	{r4, r5, r6, r7, r8, lr}
   3de30:	cmp	r3, #2
   3de34:	ldm	r0, {r2, r6}
   3de38:	mov	r7, r1
   3de3c:	mov	r5, r0
   3de40:	str	r2, [r6, #4]
   3de44:	bne	3dee0 <fputs@plt+0x2cd70>
   3de48:	ldr	r4, [r6]
   3de4c:	ldr	r0, [r4, #44]	; 0x2c
   3de50:	cmp	r0, #0
   3de54:	bne	3dea8 <fputs@plt+0x2cd38>
   3de58:	ldrb	r3, [r4, #17]
   3de5c:	cmp	r3, #2
   3de60:	bne	3de80 <fputs@plt+0x2cd10>
   3de64:	ldrb	r3, [r4, #4]
   3de68:	cmp	r3, #0
   3de6c:	beq	3de80 <fputs@plt+0x2cd10>
   3de70:	ldrb	r3, [r4, #5]
   3de74:	cmp	r3, #1
   3de78:	strbeq	r3, [r4, #17]
   3de7c:	beq	3dea8 <fputs@plt+0x2cd38>
   3de80:	ldr	r3, [r4, #108]	; 0x6c
   3de84:	ldrb	r1, [r4, #20]
   3de88:	add	r3, r3, #1
   3de8c:	str	r3, [r4, #108]	; 0x6c
   3de90:	mov	r2, #1
   3de94:	mov	r0, r4
   3de98:	bl	24330 <fputs@plt+0x131c0>
   3de9c:	mov	r1, r0
   3dea0:	mov	r0, r4
   3dea4:	bl	1639c <fputs@plt+0x522c>
   3dea8:	adds	r4, r0, #0
   3deac:	movne	r4, #1
   3deb0:	cmp	r7, #0
   3deb4:	movne	r4, #0
   3deb8:	cmp	r4, #0
   3debc:	popne	{r4, r5, r6, r7, r8, pc}
   3dec0:	ldr	r3, [r5, #20]
   3dec4:	ldr	r0, [r6, #60]	; 0x3c
   3dec8:	sub	r3, r3, #1
   3decc:	str	r3, [r5, #20]
   3ded0:	mov	r3, #1
   3ded4:	strb	r3, [r6, #20]
   3ded8:	bl	1ac9c <fputs@plt+0x9b2c>
   3dedc:	str	r4, [r6, #60]	; 0x3c
   3dee0:	mov	r0, r5
   3dee4:	bl	3dd24 <fputs@plt+0x2cbb4>
   3dee8:	mov	r0, #0
   3deec:	pop	{r4, r5, r6, r7, r8, pc}
   3def0:	mov	r0, r3
   3def4:	bx	lr
   3def8:	ldr	r3, [r0]
   3defc:	cmp	r3, #0
   3df00:	beq	3dfa0 <fputs@plt+0x2ce30>
   3df04:	ldr	r2, [r3, #4]
   3df08:	ldr	r3, [r3]
   3df0c:	push	{r4, r5, r6, r7, r8, lr}
   3df10:	mov	r4, r0
   3df14:	ldr	r7, [r0, #4]
   3df18:	str	r3, [r2, #4]
   3df1c:	ldr	r0, [r0, #48]	; 0x30
   3df20:	bl	1abdc <fputs@plt+0x9a6c>
   3df24:	mov	r3, #0
   3df28:	str	r3, [r4, #48]	; 0x30
   3df2c:	strb	r3, [r4, #66]	; 0x42
   3df30:	ldr	r3, [r7, #8]
   3df34:	cmp	r4, r3
   3df38:	ldreq	r3, [r4, #8]
   3df3c:	streq	r3, [r7, #8]
   3df40:	beq	3df58 <fputs@plt+0x2cde8>
   3df44:	ldr	r2, [r3, #8]
   3df48:	cmp	r4, r2
   3df4c:	bne	3df84 <fputs@plt+0x2ce14>
   3df50:	ldr	r2, [r4, #8]
   3df54:	str	r2, [r3, #8]
   3df58:	add	r6, r4, #120	; 0x78
   3df5c:	mov	r5, #0
   3df60:	ldrsb	r3, [r4, #68]	; 0x44
   3df64:	cmp	r5, r3
   3df68:	ble	3df90 <fputs@plt+0x2ce20>
   3df6c:	mov	r0, r7
   3df70:	bl	3dd00 <fputs@plt+0x2cb90>
   3df74:	ldr	r0, [r4, #12]
   3df78:	bl	1abdc <fputs@plt+0x9a6c>
   3df7c:	mov	r0, #0
   3df80:	pop	{r4, r5, r6, r7, r8, pc}
   3df84:	subs	r3, r2, #0
   3df88:	bne	3df44 <fputs@plt+0x2cdd4>
   3df8c:	b	3df58 <fputs@plt+0x2cde8>
   3df90:	ldr	r0, [r6], #4
   3df94:	bl	3dcf0 <fputs@plt+0x2cb80>
   3df98:	add	r5, r5, #1
   3df9c:	b	3df60 <fputs@plt+0x2cdf0>
   3dfa0:	mov	r0, #0
   3dfa4:	bx	lr
   3dfa8:	mov	r3, #0
   3dfac:	strh	r3, [r0, #34]	; 0x22
   3dfb0:	ldrb	r3, [r0, #64]	; 0x40
   3dfb4:	bic	r3, r3, #6
   3dfb8:	strb	r3, [r0, #64]	; 0x40
   3dfbc:	ldrsb	r3, [r0, #68]	; 0x44
   3dfc0:	sub	r2, r3, #1
   3dfc4:	add	r3, r3, #30
   3dfc8:	strb	r2, [r0, #68]	; 0x44
   3dfcc:	ldr	r3, [r0, r3, lsl #2]
   3dfd0:	ldr	r0, [r3, #72]	; 0x48
   3dfd4:	b	3dbb0 <fputs@plt+0x2ca40>
   3dfd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3dfdc:	sub	sp, sp, #28
   3dfe0:	mov	r5, #0
   3dfe4:	cmp	r1, #1
   3dfe8:	mov	r4, r0
   3dfec:	mov	r6, r1
   3dff0:	mov	fp, r2
   3dff4:	mov	r8, r3
   3dff8:	str	r5, [sp, #16]
   3dffc:	bls	3e13c <fputs@plt+0x2cfcc>
   3e000:	ldrb	r5, [r0, #23]
   3e004:	cmp	r5, #0
   3e008:	beq	3e024 <fputs@plt+0x2ceb4>
   3e00c:	ldrb	r5, [r0, #17]
   3e010:	cmp	r5, #1
   3e014:	beq	3e024 <fputs@plt+0x2ceb4>
   3e018:	tst	r3, #2
   3e01c:	movne	r5, #1
   3e020:	moveq	r5, #0
   3e024:	ldr	r7, [r4, #44]	; 0x2c
   3e028:	cmp	r7, #0
   3e02c:	bne	3e2dc <fputs@plt+0x2d16c>
   3e030:	cmp	r5, #0
   3e034:	beq	3e1e8 <fputs@plt+0x2d078>
   3e038:	ldr	r0, [r4, #216]	; 0xd8
   3e03c:	cmp	r0, #0
   3e040:	beq	3e058 <fputs@plt+0x2cee8>
   3e044:	add	r2, sp, #16
   3e048:	mov	r1, r6
   3e04c:	bl	3a4b4 <fputs@plt+0x29344>
   3e050:	subs	r9, r0, #0
   3e054:	bne	3e108 <fputs@plt+0x2cf98>
   3e058:	ldr	r3, [sp, #16]
   3e05c:	cmp	r3, #0
   3e060:	bne	3e1e8 <fputs@plt+0x2d078>
   3e064:	ldr	lr, [r4, #160]	; 0xa0
   3e068:	add	r9, sp, #24
   3e06c:	sub	sl, r6, #1
   3e070:	str	r3, [r9, #-4]!
   3e074:	umull	r2, r3, lr, sl
   3e078:	ldr	ip, [r4, #64]	; 0x40
   3e07c:	asr	r1, lr, #31
   3e080:	mov	r0, ip
   3e084:	mla	r3, sl, r1, r3
   3e088:	ldr	r1, [ip]
   3e08c:	str	r9, [sp, #4]
   3e090:	str	lr, [sp]
   3e094:	ldr	r1, [r1, #68]	; 0x44
   3e098:	blx	r1
   3e09c:	subs	r9, r0, #0
   3e0a0:	bne	3e108 <fputs@plt+0x2cf98>
   3e0a4:	ldr	r3, [sp, #20]
   3e0a8:	cmp	r3, #0
   3e0ac:	beq	3e1e8 <fputs@plt+0x2d078>
   3e0b0:	ldrb	r3, [r4, #17]
   3e0b4:	cmp	r3, #1
   3e0b8:	bhi	3e15c <fputs@plt+0x2cfec>
   3e0bc:	ldr	r5, [r4, #144]	; 0x90
   3e0c0:	ldr	r7, [sp, #20]
   3e0c4:	cmp	r5, #0
   3e0c8:	ldrh	r2, [r4, #148]	; 0x94
   3e0cc:	bne	3e194 <fputs@plt+0x2d024>
   3e0d0:	add	r2, r2, #40	; 0x28
   3e0d4:	mov	r0, r2
   3e0d8:	mov	r1, #0
   3e0dc:	bl	21200 <fputs@plt+0x10090>
   3e0e0:	subs	r5, r0, #0
   3e0e4:	bne	3e1c8 <fputs@plt+0x2d058>
   3e0e8:	ldr	r2, [r4, #160]	; 0xa0
   3e0ec:	str	r7, [sp]
   3e0f0:	ldr	r0, [r4, #64]	; 0x40
   3e0f4:	asr	r1, r2, #31
   3e0f8:	umull	r2, r3, r2, sl
   3e0fc:	mla	r3, sl, r1, r3
   3e100:	bl	14980 <fputs@plt+0x3810>
   3e104:	mov	r9, #7
   3e108:	ldr	r3, [r4, #128]	; 0x80
   3e10c:	cmp	r3, #0
   3e110:	bne	3e12c <fputs@plt+0x2cfbc>
   3e114:	ldr	r3, [r4, #212]	; 0xd4
   3e118:	ldr	r3, [r3, #12]
   3e11c:	cmp	r3, #0
   3e120:	bne	3e12c <fputs@plt+0x2cfbc>
   3e124:	mov	r0, r4
   3e128:	bl	3db5c <fputs@plt+0x2c9ec>
   3e12c:	mov	r3, #0
   3e130:	str	r3, [fp]
   3e134:	mov	r7, r9
   3e138:	b	3e150 <fputs@plt+0x2cfe0>
   3e13c:	cmp	r1, #0
   3e140:	bne	3e024 <fputs@plt+0x2ceb4>
   3e144:	ldr	r0, [pc, #772]	; 3e450 <fputs@plt+0x2d2e0>
   3e148:	bl	2f3e4 <fputs@plt+0x1e274>
   3e14c:	mov	r7, r0
   3e150:	mov	r0, r7
   3e154:	add	sp, sp, #28
   3e158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e15c:	mov	r1, r6
   3e160:	add	r0, r4, #212	; 0xd4
   3e164:	bl	22660 <fputs@plt+0x114f0>
   3e168:	subs	r5, r0, #0
   3e16c:	beq	3e0bc <fputs@plt+0x2cf4c>
   3e170:	ldr	r2, [r4, #160]	; 0xa0
   3e174:	ldr	r0, [r4, #64]	; 0x40
   3e178:	asr	r1, r2, #31
   3e17c:	umull	r2, r3, r2, sl
   3e180:	mla	r3, sl, r1, r3
   3e184:	ldr	r1, [sp, #20]
   3e188:	str	r1, [sp]
   3e18c:	bl	14980 <fputs@plt+0x3810>
   3e190:	b	3e1c0 <fputs@plt+0x2d050>
   3e194:	ldr	r3, [r5, #12]
   3e198:	mov	r1, #0
   3e19c:	str	r3, [r4, #144]	; 0x90
   3e1a0:	ldr	r0, [r5, #8]
   3e1a4:	str	r1, [r5, #12]
   3e1a8:	bl	10f48 <memset@plt>
   3e1ac:	ldr	r3, [r4, #128]	; 0x80
   3e1b0:	str	r6, [r5, #20]
   3e1b4:	add	r3, r3, #1
   3e1b8:	str	r7, [r5, #4]
   3e1bc:	str	r3, [r4, #128]	; 0x80
   3e1c0:	str	r5, [fp]
   3e1c4:	b	3e134 <fputs@plt+0x2cfc4>
   3e1c8:	add	r3, r5, #40	; 0x28
   3e1cc:	str	r3, [r5, #8]
   3e1d0:	mov	r3, #64	; 0x40
   3e1d4:	strh	r3, [r5, #24]
   3e1d8:	mov	r3, #1
   3e1dc:	strh	r3, [r5, #26]
   3e1e0:	str	r4, [r5, #16]
   3e1e4:	b	3e1ac <fputs@plt+0x2d03c>
   3e1e8:	ldr	r3, [r4, #212]	; 0xd4
   3e1ec:	ldr	sl, [pc, #608]	; 3e454 <fputs@plt+0x2d2e4>
   3e1f0:	mov	r1, r6
   3e1f4:	ldrb	r2, [r3, #33]	; 0x21
   3e1f8:	ldr	r9, [sl, #136]	; 0x88
   3e1fc:	ldr	r0, [r3, #44]	; 0x2c
   3e200:	and	r2, r2, #3
   3e204:	blx	r9
   3e208:	subs	r2, r0, #0
   3e20c:	bne	3e260 <fputs@plt+0x2d0f0>
   3e210:	ldr	r3, [r4, #212]	; 0xd4
   3e214:	ldrb	r1, [r3, #33]	; 0x21
   3e218:	cmp	r1, #2
   3e21c:	beq	3e448 <fputs@plt+0x2d2d8>
   3e220:	ldr	r2, [sl, #132]	; 0x84
   3e224:	ldr	r0, [r3, #44]	; 0x2c
   3e228:	str	r3, [sp, #12]
   3e22c:	blx	r2
   3e230:	ldr	r3, [sp, #12]
   3e234:	ldr	r2, [r3, #20]
   3e238:	cmp	r2, r0
   3e23c:	ldrlt	r1, [r3, #8]
   3e240:	blt	3e2e8 <fputs@plt+0x2d178>
   3e244:	mov	r2, #2
   3e248:	ldr	r9, [sl, #136]	; 0x88
   3e24c:	mov	r1, r6
   3e250:	ldr	r0, [r3, #44]	; 0x2c
   3e254:	blx	r9
   3e258:	subs	r2, r0, #0
   3e25c:	beq	3e104 <fputs@plt+0x2cf94>
   3e260:	and	r3, r8, #1
   3e264:	mov	r1, r6
   3e268:	ldr	r0, [r4, #212]	; 0xd4
   3e26c:	str	r3, [sp, #12]
   3e270:	bl	18fec <fputs@plt+0x7e7c>
   3e274:	mvn	r8, r8
   3e278:	ldr	r3, [r0, #16]
   3e27c:	str	r0, [fp]
   3e280:	cmp	r3, #0
   3e284:	moveq	r8, #0
   3e288:	andne	r8, r8, #1
   3e28c:	cmp	r8, #0
   3e290:	mov	r9, r0
   3e294:	ldrne	r3, [r4, #192]	; 0xc0
   3e298:	addne	r3, r3, #1
   3e29c:	strne	r3, [r4, #192]	; 0xc0
   3e2a0:	bne	3e150 <fputs@plt+0x2cfe0>
   3e2a4:	cmp	r6, #0
   3e2a8:	str	r4, [r0, #16]
   3e2ac:	blt	3e2c8 <fputs@plt+0x2d158>
   3e2b0:	ldr	r1, [r4, #160]	; 0xa0
   3e2b4:	ldr	r0, [sl, #608]	; 0x260
   3e2b8:	bl	70a94 <fputs@plt+0x5f924>
   3e2bc:	add	r0, r0, #1
   3e2c0:	cmp	r6, r0
   3e2c4:	bne	3e35c <fputs@plt+0x2d1ec>
   3e2c8:	ldr	r0, [pc, #392]	; 3e458 <fputs@plt+0x2d2e8>
   3e2cc:	bl	2f3e4 <fputs@plt+0x1e274>
   3e2d0:	mov	r7, r0
   3e2d4:	mov	r0, r9
   3e2d8:	bl	15f8c <fputs@plt+0x4e1c>
   3e2dc:	mov	r9, r7
   3e2e0:	b	3e108 <fputs@plt+0x2cf98>
   3e2e4:	ldr	r1, [r1, #36]	; 0x24
   3e2e8:	cmp	r1, #0
   3e2ec:	beq	3e308 <fputs@plt+0x2d198>
   3e2f0:	ldrsh	r2, [r1, #26]
   3e2f4:	cmp	r2, #0
   3e2f8:	bne	3e2e4 <fputs@plt+0x2d174>
   3e2fc:	ldrh	r2, [r1, #24]
   3e300:	tst	r2, #8
   3e304:	bne	3e2e4 <fputs@plt+0x2d174>
   3e308:	cmp	r1, #0
   3e30c:	str	r1, [r3, #8]
   3e310:	ldreq	r1, [r3, #4]
   3e314:	beq	3e344 <fputs@plt+0x2d1d4>
   3e318:	ldr	r2, [r3, #36]	; 0x24
   3e31c:	ldr	r0, [r3, #40]	; 0x28
   3e320:	str	r3, [sp, #12]
   3e324:	blx	r2
   3e328:	ldr	r3, [sp, #12]
   3e32c:	cmp	r0, #0
   3e330:	cmpne	r0, #5
   3e334:	mov	r9, r0
   3e338:	beq	3e244 <fputs@plt+0x2d0d4>
   3e33c:	b	3e108 <fputs@plt+0x2cf98>
   3e340:	ldr	r1, [r1, #36]	; 0x24
   3e344:	cmp	r1, #0
   3e348:	beq	3e244 <fputs@plt+0x2d0d4>
   3e34c:	ldrsh	r2, [r1, #26]
   3e350:	cmp	r2, #0
   3e354:	bne	3e340 <fputs@plt+0x2d1d0>
   3e358:	b	3e318 <fputs@plt+0x2d1a8>
   3e35c:	ldrb	r3, [r4, #16]
   3e360:	cmp	r3, #0
   3e364:	bne	3e390 <fputs@plt+0x2d220>
   3e368:	ldr	r3, [r4, #28]
   3e36c:	ldr	r2, [sp, #12]
   3e370:	cmp	r6, r3
   3e374:	orrhi	r2, r2, #1
   3e378:	cmp	r2, #0
   3e37c:	bne	3e390 <fputs@plt+0x2d220>
   3e380:	ldr	r3, [r4, #64]	; 0x40
   3e384:	ldr	r3, [r3]
   3e388:	cmp	r3, #0
   3e38c:	bne	3e3e8 <fputs@plt+0x2d278>
   3e390:	ldr	r3, [r4, #164]	; 0xa4
   3e394:	cmp	r6, r3
   3e398:	bhi	3e440 <fputs@plt+0x2d2d0>
   3e39c:	ldr	r3, [sp, #12]
   3e3a0:	cmp	r3, #0
   3e3a4:	beq	3e3d4 <fputs@plt+0x2d264>
   3e3a8:	bl	14a14 <fputs@plt+0x38a4>
   3e3ac:	ldr	r3, [r4, #32]
   3e3b0:	cmp	r6, r3
   3e3b4:	bhi	3e3c4 <fputs@plt+0x2d254>
   3e3b8:	mov	r1, r6
   3e3bc:	ldr	r0, [r4, #60]	; 0x3c
   3e3c0:	bl	215d4 <fputs@plt+0x10464>
   3e3c4:	mov	r1, r6
   3e3c8:	mov	r0, r4
   3e3cc:	bl	21784 <fputs@plt+0x10614>
   3e3d0:	bl	14a2c <fputs@plt+0x38bc>
   3e3d4:	ldr	r2, [r4, #160]	; 0xa0
   3e3d8:	mov	r1, #0
   3e3dc:	ldr	r0, [r9, #4]
   3e3e0:	bl	10f48 <memset@plt>
   3e3e4:	b	3e150 <fputs@plt+0x2cfe0>
   3e3e8:	ldr	r0, [r4, #216]	; 0xd8
   3e3ec:	eor	r5, r5, #1
   3e3f0:	cmp	r0, #0
   3e3f4:	moveq	r5, #0
   3e3f8:	andne	r5, r5, #1
   3e3fc:	cmp	r5, #0
   3e400:	bne	3e428 <fputs@plt+0x2d2b8>
   3e404:	ldr	r3, [r4, #196]	; 0xc4
   3e408:	ldr	r1, [sp, #16]
   3e40c:	add	r3, r3, #1
   3e410:	str	r3, [r4, #196]	; 0xc4
   3e414:	mov	r0, r9
   3e418:	bl	1939c <fputs@plt+0x822c>
   3e41c:	subs	r7, r0, #0
   3e420:	bne	3e2d4 <fputs@plt+0x2d164>
   3e424:	b	3e150 <fputs@plt+0x2cfe0>
   3e428:	add	r2, sp, #16
   3e42c:	mov	r1, r6
   3e430:	bl	3a4b4 <fputs@plt+0x29344>
   3e434:	subs	r7, r0, #0
   3e438:	bne	3e2d4 <fputs@plt+0x2d164>
   3e43c:	b	3e404 <fputs@plt+0x2d294>
   3e440:	mov	r7, #13
   3e444:	b	3e2d4 <fputs@plt+0x2d164>
   3e448:	str	r2, [fp]
   3e44c:	b	3e104 <fputs@plt+0x2cf94>
   3e450:	andeq	ip, r0, r4, lsr #1
   3e454:	andeq	ip, r8, r0, lsr r1
   3e458:	strdeq	ip, [r0], -sp
   3e45c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e460:	mov	fp, r0
   3e464:	ldr	r4, [r0, #16]
   3e468:	ldr	r1, [r4, #160]	; 0xa0
   3e46c:	ldr	r0, [r4, #156]	; 0x9c
   3e470:	bl	70888 <fputs@plt+0x5f718>
   3e474:	ldrb	r3, [r4, #21]
   3e478:	orr	r3, r3, #4
   3e47c:	strb	r3, [r4, #21]
   3e480:	ldr	r2, [fp, #20]
   3e484:	sub	r5, r2, #1
   3e488:	rsb	r3, r0, #0
   3e48c:	and	r5, r5, r3
   3e490:	ldr	r3, [r4, #28]
   3e494:	add	r5, r5, #1
   3e498:	cmp	r2, r3
   3e49c:	addhi	r6, r2, #1
   3e4a0:	bhi	3e4bc <fputs@plt+0x2d34c>
   3e4a4:	sub	r2, r0, #1
   3e4a8:	add	r2, r2, r5
   3e4ac:	cmp	r3, r2
   3e4b0:	movcs	r6, r0
   3e4b4:	bcs	3e4c0 <fputs@plt+0x2d350>
   3e4b8:	add	r6, r3, #1
   3e4bc:	sub	r6, r6, r5
   3e4c0:	mov	r7, #0
   3e4c4:	mov	r9, r7
   3e4c8:	mov	r8, r7
   3e4cc:	mov	sl, r7
   3e4d0:	clz	r2, r8
   3e4d4:	lsr	r2, r2, #5
   3e4d8:	cmp	r6, r9
   3e4dc:	movle	r3, #0
   3e4e0:	andgt	r3, r2, #1
   3e4e4:	cmp	r3, #0
   3e4e8:	bne	3e514 <fputs@plt+0x2d3a4>
   3e4ec:	tst	r7, r2
   3e4f0:	movne	r7, r3
   3e4f4:	addne	r9, r4, #212	; 0xd4
   3e4f8:	bne	3e5f0 <fputs@plt+0x2d480>
   3e4fc:	ldrb	r3, [r4, #21]
   3e500:	mov	r0, r8
   3e504:	bic	r3, r3, #4
   3e508:	strb	r3, [r4, #21]
   3e50c:	add	sp, sp, #12
   3e510:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e514:	ldr	r3, [fp, #20]
   3e518:	add	r8, r9, r5
   3e51c:	cmp	r3, r8
   3e520:	beq	3e538 <fputs@plt+0x2d3c8>
   3e524:	mov	r1, r8
   3e528:	ldr	r0, [r4, #60]	; 0x3c
   3e52c:	bl	15d2c <fputs@plt+0x4bbc>
   3e530:	cmp	r0, #0
   3e534:	bne	3e598 <fputs@plt+0x2d428>
   3e538:	ldr	r3, [pc, #188]	; 3e5fc <fputs@plt+0x2d48c>
   3e53c:	ldr	r1, [r4, #160]	; 0xa0
   3e540:	ldr	r0, [r3, #608]	; 0x260
   3e544:	bl	70a94 <fputs@plt+0x5f924>
   3e548:	add	r0, r0, #1
   3e54c:	cmp	r0, r8
   3e550:	beq	3e5c0 <fputs@plt+0x2d450>
   3e554:	mov	r1, r8
   3e558:	mov	r3, sl
   3e55c:	add	r2, sp, #4
   3e560:	mov	r0, r4
   3e564:	bl	3dfd8 <fputs@plt+0x2ce68>
   3e568:	subs	r8, r0, #0
   3e56c:	bne	3e590 <fputs@plt+0x2d420>
   3e570:	ldr	r0, [sp, #4]
   3e574:	bl	3c278 <fputs@plt+0x2b108>
   3e578:	mov	r8, r0
   3e57c:	ldr	r0, [sp, #4]
   3e580:	ldrh	r3, [r0, #24]
   3e584:	tst	r3, #8
   3e588:	movne	r7, #1
   3e58c:	bl	3dbb0 <fputs@plt+0x2ca40>
   3e590:	add	r9, r9, #1
   3e594:	b	3e4d0 <fputs@plt+0x2d360>
   3e598:	mov	r1, r8
   3e59c:	add	r0, r4, #212	; 0xd4
   3e5a0:	bl	22660 <fputs@plt+0x114f0>
   3e5a4:	cmp	r0, #0
   3e5a8:	str	r0, [sp, #4]
   3e5ac:	beq	3e5c0 <fputs@plt+0x2d450>
   3e5b0:	ldrh	r3, [r0, #24]
   3e5b4:	tst	r3, #8
   3e5b8:	movne	r7, #1
   3e5bc:	bl	3dbb0 <fputs@plt+0x2ca40>
   3e5c0:	mov	r8, sl
   3e5c4:	b	3e590 <fputs@plt+0x2d420>
   3e5c8:	add	r1, r7, r5
   3e5cc:	mov	r0, r9
   3e5d0:	bl	22660 <fputs@plt+0x114f0>
   3e5d4:	subs	r2, r0, #0
   3e5d8:	beq	3e5ec <fputs@plt+0x2d47c>
   3e5dc:	ldrh	r3, [r2, #24]
   3e5e0:	orr	r3, r3, #8
   3e5e4:	strh	r3, [r2, #24]
   3e5e8:	bl	3dbb0 <fputs@plt+0x2ca40>
   3e5ec:	add	r7, r7, #1
   3e5f0:	cmp	r6, r7
   3e5f4:	bgt	3e5c8 <fputs@plt+0x2d458>
   3e5f8:	b	3e4fc <fputs@plt+0x2d38c>
   3e5fc:	andeq	ip, r8, r0, lsr r1
   3e600:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   3e604:	mov	r4, r0
   3e608:	mov	r6, r2
   3e60c:	ldr	r0, [r0]
   3e610:	add	r2, sp, #4
   3e614:	mov	r7, r1
   3e618:	bl	3dfd8 <fputs@plt+0x2ce68>
   3e61c:	subs	r5, r0, #0
   3e620:	bne	3e638 <fputs@plt+0x2d4c8>
   3e624:	mov	r2, r4
   3e628:	mov	r1, r7
   3e62c:	ldr	r0, [sp, #4]
   3e630:	bl	16bbc <fputs@plt+0x5a4c>
   3e634:	str	r0, [r6]
   3e638:	mov	r0, r5
   3e63c:	add	sp, sp, #12
   3e640:	pop	{r4, r5, r6, r7, pc}
   3e644:	push	{r4, r5, r6, lr}
   3e648:	mov	r5, r2
   3e64c:	bl	3e600 <fputs@plt+0x2d490>
   3e650:	subs	r4, r0, #0
   3e654:	bne	3e68c <fputs@plt+0x2d51c>
   3e658:	ldr	r0, [r5]
   3e65c:	ldr	r3, [r0, #72]	; 0x48
   3e660:	ldrsh	r3, [r3, #26]
   3e664:	cmp	r3, #1
   3e668:	ble	3e680 <fputs@plt+0x2d510>
   3e66c:	bl	3dcf0 <fputs@plt+0x2cb80>
   3e670:	str	r4, [r5]
   3e674:	ldr	r0, [pc, #28]	; 3e698 <fputs@plt+0x2d528>
   3e678:	pop	{r4, r5, r6, lr}
   3e67c:	b	2f3e4 <fputs@plt+0x1e274>
   3e680:	strb	r4, [r0]
   3e684:	mov	r0, r4
   3e688:	pop	{r4, r5, r6, pc}
   3e68c:	mov	r3, #0
   3e690:	str	r3, [r5]
   3e694:	b	3e684 <fputs@plt+0x2d514>
   3e698:	andeq	lr, r0, r7, lsl #4
   3e69c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3e6a0:	mov	r5, r0
   3e6a4:	mov	r4, r1
   3e6a8:	mov	r6, r2
   3e6ac:	mov	r7, r3
   3e6b0:	bl	1683c <fputs@plt+0x56cc>
   3e6b4:	mov	r3, #0
   3e6b8:	add	r2, sp, #4
   3e6bc:	mov	r1, r0
   3e6c0:	mov	r8, r0
   3e6c4:	ldr	r0, [r5]
   3e6c8:	bl	3dfd8 <fputs@plt+0x2ce68>
   3e6cc:	subs	r5, r0, #0
   3e6d0:	bne	3e6fc <fputs@plt+0x2d58c>
   3e6d4:	sub	r1, r4, r8
   3e6d8:	ldr	r0, [sp, #4]
   3e6dc:	add	r1, r1, r1, lsl #2
   3e6e0:	subs	r2, r1, #5
   3e6e4:	ldr	r3, [r0, #4]
   3e6e8:	bpl	3e708 <fputs@plt+0x2d598>
   3e6ec:	bl	3dce4 <fputs@plt+0x2cb74>
   3e6f0:	ldr	r0, [pc, #72]	; 3e740 <fputs@plt+0x2d5d0>
   3e6f4:	bl	2f3e4 <fputs@plt+0x1e274>
   3e6f8:	mov	r5, r0
   3e6fc:	mov	r0, r5
   3e700:	add	sp, sp, #8
   3e704:	pop	{r4, r5, r6, r7, r8, pc}
   3e708:	ldrb	r2, [r3, r2]
   3e70c:	cmp	r7, #0
   3e710:	addne	r1, r3, r1
   3e714:	strb	r2, [r6]
   3e718:	ldrne	r3, [r1, #-4]
   3e71c:	revne	r3, r3
   3e720:	strne	r3, [r7]
   3e724:	bl	3dce4 <fputs@plt+0x2cb74>
   3e728:	ldrb	r3, [r6]
   3e72c:	sub	r3, r3, #1
   3e730:	cmp	r3, #4
   3e734:	bls	3e6fc <fputs@plt+0x2d58c>
   3e738:	ldr	r0, [pc, #4]	; 3e744 <fputs@plt+0x2d5d4>
   3e73c:	b	3e6f4 <fputs@plt+0x2d584>
   3e740:	ldrdeq	sp, [r0], -r6
   3e744:	ldrdeq	sp, [r0], -lr
   3e748:	push	{r4, r5, r6, r7, lr}
   3e74c:	sub	sp, sp, #28
   3e750:	mov	r4, r0
   3e754:	mov	r6, r2
   3e758:	mov	r7, r3
   3e75c:	add	r2, sp, #19
   3e760:	add	r3, sp, #20
   3e764:	ldr	r0, [r0]
   3e768:	mov	r5, r1
   3e76c:	bl	3e69c <fputs@plt+0x2d52c>
   3e770:	cmp	r0, #0
   3e774:	beq	3e7a4 <fputs@plt+0x2d634>
   3e778:	ldr	r3, [pc, #96]	; 3e7e0 <fputs@plt+0x2d670>
   3e77c:	mov	r2, r5
   3e780:	cmp	r0, r3
   3e784:	cmpne	r0, #7
   3e788:	moveq	r3, #1
   3e78c:	streq	r3, [r4, #24]
   3e790:	ldr	r1, [pc, #76]	; 3e7e4 <fputs@plt+0x2d674>
   3e794:	mov	r0, r4
   3e798:	bl	39cd8 <fputs@plt+0x28b68>
   3e79c:	add	sp, sp, #28
   3e7a0:	pop	{r4, r5, r6, r7, pc}
   3e7a4:	ldrb	r3, [sp, #19]
   3e7a8:	ldr	r2, [sp, #20]
   3e7ac:	cmp	r3, r6
   3e7b0:	bne	3e7bc <fputs@plt+0x2d64c>
   3e7b4:	cmp	r2, r7
   3e7b8:	beq	3e79c <fputs@plt+0x2d62c>
   3e7bc:	str	r2, [sp, #8]
   3e7c0:	str	r3, [sp, #4]
   3e7c4:	str	r7, [sp]
   3e7c8:	mov	r3, r6
   3e7cc:	mov	r2, r5
   3e7d0:	ldr	r1, [pc, #16]	; 3e7e8 <fputs@plt+0x2d678>
   3e7d4:	mov	r0, r4
   3e7d8:	bl	39cd8 <fputs@plt+0x28b68>
   3e7dc:	b	3e79c <fputs@plt+0x2d62c>
   3e7e0:	andeq	r0, r0, sl, lsl #24
   3e7e4:			; <UNDEFINED> instruction: 0x000789b2
   3e7e8:	andeq	r8, r7, pc, asr #19
   3e7ec:	push	{r4, r5, r6, r7, r8, r9, lr}
   3e7f0:	sub	sp, sp, #20
   3e7f4:	mov	r9, r3
   3e7f8:	mov	r3, #0
   3e7fc:	str	r3, [sp, #8]
   3e800:	ldrb	r3, [r0, #17]
   3e804:	mov	r6, r0
   3e808:	mov	r8, r1
   3e80c:	cmp	r3, #0
   3e810:	mov	r7, r2
   3e814:	beq	3e894 <fputs@plt+0x2d724>
   3e818:	ldr	r3, [pc, #232]	; 3e908 <fputs@plt+0x2d798>
   3e81c:	add	r4, r1, #1
   3e820:	ldr	r5, [r3, #608]	; 0x260
   3e824:	mov	r1, r4
   3e828:	mov	r0, r6
   3e82c:	bl	1683c <fputs@plt+0x56cc>
   3e830:	cmp	r4, r0
   3e834:	beq	3e8f8 <fputs@plt+0x2d788>
   3e838:	ldr	r1, [r6, #32]
   3e83c:	mov	r0, r5
   3e840:	bl	70888 <fputs@plt+0x5f718>
   3e844:	add	r0, r0, #1
   3e848:	cmp	r4, r0
   3e84c:	beq	3e8f8 <fputs@plt+0x2d788>
   3e850:	ldr	r3, [r6, #44]	; 0x2c
   3e854:	cmp	r4, r3
   3e858:	bhi	3e894 <fputs@plt+0x2d724>
   3e85c:	add	r3, sp, #12
   3e860:	add	r2, sp, #7
   3e864:	mov	r1, r4
   3e868:	mov	r0, r6
   3e86c:	bl	3e69c <fputs@plt+0x2d52c>
   3e870:	subs	r5, r0, #0
   3e874:	bne	3e900 <fputs@plt+0x2d790>
   3e878:	ldrb	r3, [sp, #7]
   3e87c:	cmp	r3, #4
   3e880:	bne	3e894 <fputs@plt+0x2d724>
   3e884:	ldr	r3, [sp, #12]
   3e888:	cmp	r8, r3
   3e88c:	moveq	r5, #101	; 0x65
   3e890:	beq	3e8c8 <fputs@plt+0x2d758>
   3e894:	cmp	r7, #0
   3e898:	moveq	r3, #2
   3e89c:	movne	r3, #0
   3e8a0:	add	r2, sp, #8
   3e8a4:	mov	r1, r8
   3e8a8:	mov	r0, r6
   3e8ac:	bl	3e600 <fputs@plt+0x2d490>
   3e8b0:	subs	r5, r0, #0
   3e8b4:	bne	3e900 <fputs@plt+0x2d790>
   3e8b8:	ldr	r3, [sp, #8]
   3e8bc:	ldr	r3, [r3, #56]	; 0x38
   3e8c0:	ldr	r4, [r3]
   3e8c4:	rev	r4, r4
   3e8c8:	cmp	r7, #0
   3e8cc:	str	r4, [r9]
   3e8d0:	ldrne	r3, [sp, #8]
   3e8d4:	strne	r3, [r7]
   3e8d8:	bne	3e8e4 <fputs@plt+0x2d774>
   3e8dc:	ldr	r0, [sp, #8]
   3e8e0:	bl	3dcf0 <fputs@plt+0x2cb80>
   3e8e4:	cmp	r5, #101	; 0x65
   3e8e8:	moveq	r5, #0
   3e8ec:	mov	r0, r5
   3e8f0:	add	sp, sp, #20
   3e8f4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e8f8:	add	r4, r4, #1
   3e8fc:	b	3e824 <fputs@plt+0x2d6b4>
   3e900:	mov	r4, #0
   3e904:	b	3e8c8 <fputs@plt+0x2d758>
   3e908:	andeq	ip, r8, r0, lsr r1
   3e90c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e910:	mov	r4, r0
   3e914:	sub	sp, sp, #28
   3e918:	mov	fp, r3
   3e91c:	mov	r7, r3
   3e920:	mov	r5, r2
   3e924:	str	r1, [sp, #8]
   3e928:	str	r2, [sp, #12]
   3e92c:	cmp	r7, #0
   3e930:	sub	r6, r7, #1
   3e934:	ble	3e968 <fputs@plt+0x2d7f8>
   3e938:	ldr	r3, [r4, #16]
   3e93c:	cmp	r3, #0
   3e940:	beq	3e968 <fputs@plt+0x2d7f8>
   3e944:	cmp	r5, #0
   3e948:	bgt	3e970 <fputs@plt+0x2d800>
   3e94c:	ldr	r3, [sp, #12]
   3e950:	mov	r2, r7
   3e954:	str	r3, [sp]
   3e958:	ldr	r1, [pc, #392]	; 3eae8 <fputs@plt+0x2d978>
   3e95c:	mov	r3, fp
   3e960:	mov	r0, r4
   3e964:	bl	39cd8 <fputs@plt+0x28b68>
   3e968:	add	sp, sp, #28
   3e96c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e970:	mov	r1, r5
   3e974:	mov	r0, r4
   3e978:	bl	39d78 <fputs@plt+0x28c08>
   3e97c:	subs	r3, r0, #0
   3e980:	bne	3e968 <fputs@plt+0x2d7f8>
   3e984:	add	r2, sp, #20
   3e988:	mov	r1, r5
   3e98c:	ldr	r0, [r4, #4]
   3e990:	bl	3dfd8 <fputs@plt+0x2ce68>
   3e994:	subs	sl, r0, #0
   3e998:	beq	3e9b0 <fputs@plt+0x2d840>
   3e99c:	mov	r2, r5
   3e9a0:	ldr	r1, [pc, #324]	; 3eaec <fputs@plt+0x2d97c>
   3e9a4:	mov	r0, r4
   3e9a8:	bl	39cd8 <fputs@plt+0x28b68>
   3e9ac:	b	3e968 <fputs@plt+0x2d7f8>
   3e9b0:	ldr	r3, [sp, #20]
   3e9b4:	ldr	r9, [r3, #4]
   3e9b8:	ldr	r3, [sp, #8]
   3e9bc:	cmp	r3, #0
   3e9c0:	ldr	r3, [r4]
   3e9c4:	beq	3eabc <fputs@plt+0x2d94c>
   3e9c8:	ldrb	r3, [r3, #17]
   3e9cc:	ldr	r8, [r9, #4]
   3e9d0:	cmp	r3, #0
   3e9d4:	rev	r8, r8
   3e9d8:	beq	3e9f0 <fputs@plt+0x2d880>
   3e9dc:	mov	r3, sl
   3e9e0:	mov	r2, #2
   3e9e4:	mov	r1, r5
   3e9e8:	mov	r0, r4
   3e9ec:	bl	3e748 <fputs@plt+0x2d5d8>
   3e9f0:	ldr	r3, [r4]
   3e9f4:	ldr	r3, [r3, #36]	; 0x24
   3e9f8:	cmp	r3, #0
   3e9fc:	add	r2, r3, #3
   3ea00:	movlt	r3, r2
   3ea04:	asr	r3, r3, #2
   3ea08:	sub	r3, r3, #1
   3ea0c:	cmp	r8, r3
   3ea10:	addlt	r7, r9, #8
   3ea14:	blt	3eaac <fputs@plt+0x2d93c>
   3ea18:	mov	r2, r5
   3ea1c:	ldr	r1, [pc, #204]	; 3eaf0 <fputs@plt+0x2d980>
   3ea20:	mov	r0, r4
   3ea24:	bl	39cd8 <fputs@plt+0x28b68>
   3ea28:	sub	r6, r7, #2
   3ea2c:	ldr	r0, [sp, #20]
   3ea30:	ldr	r5, [r9]
   3ea34:	bl	3dce4 <fputs@plt+0x2cb74>
   3ea38:	ldr	r3, [sp, #8]
   3ea3c:	rev	r5, r5
   3ea40:	cmp	r3, #0
   3ea44:	beq	3ea64 <fputs@plt+0x2d8f4>
   3ea48:	adds	r3, r5, #0
   3ea4c:	movne	r3, #1
   3ea50:	cmp	r6, r3
   3ea54:	bge	3ea64 <fputs@plt+0x2d8f4>
   3ea58:	ldr	r1, [pc, #148]	; 3eaf4 <fputs@plt+0x2d984>
   3ea5c:	mov	r0, r4
   3ea60:	bl	39cd8 <fputs@plt+0x28b68>
   3ea64:	mov	r7, r6
   3ea68:	b	3e92c <fputs@plt+0x2d7bc>
   3ea6c:	ldr	r3, [r4]
   3ea70:	ldr	r5, [r7]
   3ea74:	ldrb	r3, [r3, #17]
   3ea78:	rev	r5, r5
   3ea7c:	cmp	r3, #0
   3ea80:	beq	3ea98 <fputs@plt+0x2d928>
   3ea84:	mov	r3, #0
   3ea88:	mov	r2, #2
   3ea8c:	mov	r1, r5
   3ea90:	mov	r0, r4
   3ea94:	bl	3e748 <fputs@plt+0x2d5d8>
   3ea98:	mov	r1, r5
   3ea9c:	mov	r0, r4
   3eaa0:	bl	39d78 <fputs@plt+0x28c08>
   3eaa4:	add	sl, sl, #1
   3eaa8:	add	r7, r7, #4
   3eaac:	cmp	sl, r8
   3eab0:	blt	3ea6c <fputs@plt+0x2d8fc>
   3eab4:	sub	r6, r6, r8
   3eab8:	b	3ea2c <fputs@plt+0x2d8bc>
   3eabc:	ldrb	r3, [r3, #17]
   3eac0:	cmp	r3, #0
   3eac4:	cmpne	r6, #0
   3eac8:	ble	3ea2c <fputs@plt+0x2d8bc>
   3eacc:	ldr	r1, [r9]
   3ead0:	mov	r3, r5
   3ead4:	mov	r2, #4
   3ead8:	rev	r1, r1
   3eadc:	mov	r0, r4
   3eae0:	bl	3e748 <fputs@plt+0x2d5d8>
   3eae4:	b	3ea2c <fputs@plt+0x2d8bc>
   3eae8:	andeq	r8, r7, r5, lsl #20
   3eaec:	andeq	r8, r7, lr, lsr sl
   3eaf0:	andeq	r8, r7, r4, asr sl
   3eaf4:	andeq	r8, r7, fp, ror sl
   3eaf8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3eafc:	sub	sp, sp, #116	; 0x74
   3eb00:	mov	r3, #0
   3eb04:	str	r3, [sp, #84]	; 0x54
   3eb08:	subs	r3, r1, #0
   3eb0c:	bne	3eb1c <fputs@plt+0x2d9ac>
   3eb10:	mov	r0, #0
   3eb14:	add	sp, sp, #116	; 0x74
   3eb18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eb1c:	str	r3, [sp, #8]
   3eb20:	ldr	r3, [r0, #28]
   3eb24:	ldr	sl, [r0]
   3eb28:	str	r3, [sp, #52]	; 0x34
   3eb2c:	ldr	r3, [r0, #32]
   3eb30:	mov	r4, r0
   3eb34:	str	r3, [sp, #56]	; 0x38
   3eb38:	ldr	r3, [r0, #36]	; 0x24
   3eb3c:	str	r2, [sp, #76]	; 0x4c
   3eb40:	str	r3, [sp, #60]	; 0x3c
   3eb44:	ldr	r3, [sl, #36]	; 0x24
   3eb48:	str	r3, [sp, #20]
   3eb4c:	bl	39d78 <fputs@plt+0x28c08>
   3eb50:	subs	r3, r0, #0
   3eb54:	bne	3eb10 <fputs@plt+0x2d9a0>
   3eb58:	ldr	r2, [pc, #1456]	; 3f110 <fputs@plt+0x2dfa0>
   3eb5c:	ldr	r1, [sp, #8]
   3eb60:	str	r2, [r4, #28]
   3eb64:	ldr	r2, [sp, #8]
   3eb68:	mov	r0, sl
   3eb6c:	str	r2, [r4, #32]
   3eb70:	add	r2, sp, #84	; 0x54
   3eb74:	bl	3e600 <fputs@plt+0x2d490>
   3eb78:	subs	r2, r0, #0
   3eb7c:	ldrne	r1, [pc, #1424]	; 3f114 <fputs@plt+0x2dfa4>
   3eb80:	bne	3eba8 <fputs@plt+0x2da38>
   3eb84:	ldr	r0, [sp, #84]	; 0x54
   3eb88:	ldrb	r3, [r0]
   3eb8c:	strb	r2, [r0]
   3eb90:	str	r3, [sp, #64]	; 0x40
   3eb94:	bl	2f5b0 <fputs@plt+0x1e440>
   3eb98:	subs	r8, r0, #0
   3eb9c:	beq	3ebdc <fputs@plt+0x2da6c>
   3eba0:	ldr	r1, [pc, #1392]	; 3f118 <fputs@plt+0x2dfa8>
   3eba4:	mov	r2, r8
   3eba8:	mov	r0, r4
   3ebac:	bl	39cd8 <fputs@plt+0x28b68>
   3ebb0:	mvn	r9, #0
   3ebb4:	ldr	r0, [sp, #84]	; 0x54
   3ebb8:	bl	3dcf0 <fputs@plt+0x2cb80>
   3ebbc:	ldr	r3, [sp, #52]	; 0x34
   3ebc0:	add	r0, r9, #1
   3ebc4:	str	r3, [r4, #28]
   3ebc8:	ldr	r3, [sp, #56]	; 0x38
   3ebcc:	str	r3, [r4, #32]
   3ebd0:	ldr	r3, [sp, #60]	; 0x3c
   3ebd4:	str	r3, [r4, #36]	; 0x24
   3ebd8:	b	3eb14 <fputs@plt+0x2d9a4>
   3ebdc:	ldr	r2, [sp, #84]	; 0x54
   3ebe0:	ldrb	r3, [r2, #5]
   3ebe4:	ldr	fp, [r2, #56]	; 0x38
   3ebe8:	str	r3, [sp, #24]
   3ebec:	ldr	r3, [pc, #1320]	; 3f11c <fputs@plt+0x2dfac>
   3ebf0:	str	r3, [r4, #28]
   3ebf4:	ldr	r3, [sp, #24]
   3ebf8:	add	r3, fp, r3
   3ebfc:	ldrb	r1, [r3, #5]
   3ec00:	ldrb	r7, [r3, #6]
   3ec04:	ldrb	r0, [r3, #3]
   3ec08:	orr	r7, r7, r1, lsl #8
   3ec0c:	sub	r7, r7, #1
   3ec10:	uxth	r7, r7
   3ec14:	add	r1, r7, #1
   3ec18:	str	r1, [sp, #28]
   3ec1c:	ldrb	r1, [r2, #4]
   3ec20:	ldr	r2, [sp, #24]
   3ec24:	add	r2, r2, #12
   3ec28:	sub	r2, r2, r1, lsl #2
   3ec2c:	str	r2, [sp, #32]
   3ec30:	ldrb	r2, [r3, #4]
   3ec34:	cmp	r1, #0
   3ec38:	orr	r2, r2, r0, lsl #8
   3ec3c:	sub	r2, r2, #1
   3ec40:	str	r2, [sp, #12]
   3ec44:	lsl	r2, r2, #1
   3ec48:	str	r2, [sp, #48]	; 0x30
   3ec4c:	ldr	r0, [sp, #48]	; 0x30
   3ec50:	ldr	r2, [sp, #32]
   3ec54:	add	r2, r2, r0
   3ec58:	add	r2, fp, r2
   3ec5c:	str	r2, [sp, #44]	; 0x2c
   3ec60:	bne	3ed08 <fputs@plt+0x2db98>
   3ec64:	ldr	r5, [r3, #8]
   3ec68:	ldrb	r3, [sl, #17]
   3ec6c:	rev	r5, r5
   3ec70:	cmp	r3, #0
   3ec74:	beq	3ec94 <fputs@plt+0x2db24>
   3ec78:	ldr	r3, [pc, #1184]	; 3f120 <fputs@plt+0x2dfb0>
   3ec7c:	mov	r2, #5
   3ec80:	str	r3, [r4, #28]
   3ec84:	mov	r1, r5
   3ec88:	ldr	r3, [sp, #8]
   3ec8c:	mov	r0, r4
   3ec90:	bl	3e748 <fputs@plt+0x2d5d8>
   3ec94:	add	r2, sp, #148	; 0x94
   3ec98:	ldrd	r0, [r2, #4]!
   3ec9c:	strd	r0, [sp]
   3eca0:	mov	r1, r5
   3eca4:	mov	r0, r4
   3eca8:	bl	3eaf8 <fputs@plt+0x2d988>
   3ecac:	mov	r5, #0
   3ecb0:	str	r8, [sp, #16]
   3ecb4:	mov	r9, r0
   3ecb8:	mov	r3, #1
   3ecbc:	str	r3, [sp, #40]	; 0x28
   3ecc0:	ldr	r3, [sp, #20]
   3ecc4:	sub	r3, r3, #4
   3ecc8:	str	r3, [sp, #36]	; 0x24
   3eccc:	ldr	r3, [sp, #12]
   3ecd0:	cmn	r3, #1
   3ecd4:	bne	3eedc <fputs@plt+0x2dd6c>
   3ecd8:	ldrd	r2, [sp, #152]	; 0x98
   3ecdc:	ldr	r1, [sp, #76]	; 0x4c
   3ece0:	strd	r2, [r1]
   3ece4:	mov	r3, #0
   3ece8:	str	r3, [r4, #28]
   3ecec:	ldr	r3, [sp, #40]	; 0x28
   3ecf0:	cmp	r3, #0
   3ecf4:	bne	3ef40 <fputs@plt+0x2ddd0>
   3ecf8:	ldr	r3, [sp, #84]	; 0x54
   3ecfc:	ldrb	r2, [sp, #64]	; 0x40
   3ed00:	strb	r2, [r3]
   3ed04:	b	3ebb4 <fputs@plt+0x2da44>
   3ed08:	ldr	r5, [r4, #68]	; 0x44
   3ed0c:	mov	r3, #1
   3ed10:	str	r3, [sp, #16]
   3ed14:	str	r8, [r5]
   3ed18:	mvn	r9, #0
   3ed1c:	b	3ecb8 <fputs@plt+0x2db48>
   3ed20:	ldr	r0, [sp, #84]	; 0x54
   3ed24:	add	r3, fp, r6
   3ed28:	str	r3, [sp, #68]	; 0x44
   3ed2c:	add	r2, sp, #88	; 0x58
   3ed30:	ldr	r3, [r0, #80]	; 0x50
   3ed34:	add	r1, fp, r6
   3ed38:	blx	r3
   3ed3c:	ldrh	r3, [sp, #106]	; 0x6a
   3ed40:	ldr	r2, [sp, #20]
   3ed44:	add	r3, r3, r6
   3ed48:	cmp	r2, r3
   3ed4c:	bcs	3ed60 <fputs@plt+0x2dbf0>
   3ed50:	ldr	r1, [pc, #972]	; 3f124 <fputs@plt+0x2dfb4>
   3ed54:	mov	r0, r4
   3ed58:	bl	39cd8 <fputs@plt+0x28b68>
   3ed5c:	b	3ef38 <fputs@plt+0x2ddc8>
   3ed60:	ldr	r3, [sp, #84]	; 0x54
   3ed64:	ldrb	r3, [r3, #2]
   3ed68:	cmp	r3, #0
   3ed6c:	beq	3edb0 <fputs@plt+0x2dc40>
   3ed70:	ldr	r3, [sp, #16]
   3ed74:	ldrd	r0, [sp, #152]	; 0x98
   3ed78:	cmp	r3, #0
   3ed7c:	ldrd	r2, [sp, #88]	; 0x58
   3ed80:	beq	3ee98 <fputs@plt+0x2dd28>
   3ed84:	cmp	r0, r2
   3ed88:	sbcs	r1, r1, r3
   3ed8c:	movlt	r1, #1
   3ed90:	movge	r1, #0
   3ed94:	cmp	r1, #0
   3ed98:	beq	3eda8 <fputs@plt+0x2dc38>
   3ed9c:	ldr	r1, [pc, #900]	; 3f128 <fputs@plt+0x2dfb8>
   3eda0:	mov	r0, r4
   3eda4:	bl	39cd8 <fputs@plt+0x28b68>
   3eda8:	ldrd	r2, [sp, #88]	; 0x58
   3edac:	strd	r2, [sp, #152]	; 0x98
   3edb0:	ldrh	r0, [sp, #104]	; 0x68
   3edb4:	ldr	r3, [sp, #100]	; 0x64
   3edb8:	cmp	r3, r0
   3edbc:	bls	3ee24 <fputs@plt+0x2dcb4>
   3edc0:	sub	r3, r3, #5
   3edc4:	sub	r0, r3, r0
   3edc8:	ldr	r3, [sp, #20]
   3edcc:	ldr	r1, [sp, #36]	; 0x24
   3edd0:	add	r0, r0, r3
   3edd4:	bl	70888 <fputs@plt+0x5f718>
   3edd8:	ldrh	r3, [sp, #106]	; 0x6a
   3eddc:	add	r2, fp, r6
   3ede0:	add	r3, r2, r3
   3ede4:	ldr	r7, [r3, #-4]
   3ede8:	ldrb	r3, [sl, #17]
   3edec:	rev	r7, r7
   3edf0:	cmp	r3, #0
   3edf4:	str	r0, [sp, #72]	; 0x48
   3edf8:	beq	3ee10 <fputs@plt+0x2dca0>
   3edfc:	ldr	r3, [sp, #8]
   3ee00:	mov	r2, #3
   3ee04:	mov	r1, r7
   3ee08:	mov	r0, r4
   3ee0c:	bl	3e748 <fputs@plt+0x2d5d8>
   3ee10:	ldr	r3, [sp, #72]	; 0x48
   3ee14:	mov	r2, r7
   3ee18:	mov	r1, #0
   3ee1c:	mov	r0, r4
   3ee20:	bl	3e90c <fputs@plt+0x2d79c>
   3ee24:	ldr	r3, [sp, #84]	; 0x54
   3ee28:	ldrb	r3, [r3, #4]
   3ee2c:	cmp	r3, #0
   3ee30:	bne	3eeac <fputs@plt+0x2dd3c>
   3ee34:	ldr	r3, [sp, #68]	; 0x44
   3ee38:	ldr	r6, [r3]
   3ee3c:	ldrb	r3, [sl, #17]
   3ee40:	rev	r6, r6
   3ee44:	cmp	r3, #0
   3ee48:	beq	3ee60 <fputs@plt+0x2dcf0>
   3ee4c:	ldr	r3, [sp, #8]
   3ee50:	mov	r2, #5
   3ee54:	mov	r1, r6
   3ee58:	mov	r0, r4
   3ee5c:	bl	3e748 <fputs@plt+0x2d5d8>
   3ee60:	add	r2, sp, #148	; 0x94
   3ee64:	ldrd	r0, [r2, #4]!
   3ee68:	strd	r0, [sp]
   3ee6c:	mov	r1, r6
   3ee70:	mov	r0, r4
   3ee74:	bl	3eaf8 <fputs@plt+0x2d988>
   3ee78:	cmp	r9, r0
   3ee7c:	mov	r6, r0
   3ee80:	beq	3ee90 <fputs@plt+0x2dd20>
   3ee84:	ldr	r1, [pc, #672]	; 3f12c <fputs@plt+0x2dfbc>
   3ee88:	mov	r0, r4
   3ee8c:	bl	39cd8 <fputs@plt+0x28b68>
   3ee90:	str	r8, [sp, #16]
   3ee94:	b	3eec8 <fputs@plt+0x2dd58>
   3ee98:	cmp	r2, r0
   3ee9c:	sbcs	r1, r3, r1
   3eea0:	movge	r1, #1
   3eea4:	movlt	r1, #0
   3eea8:	b	3ed94 <fputs@plt+0x2dc24>
   3eeac:	ldrh	r1, [sp, #106]	; 0x6a
   3eeb0:	mov	r0, r5
   3eeb4:	sub	r1, r1, #1
   3eeb8:	add	r1, r1, r6
   3eebc:	orr	r1, r1, r6, lsl #16
   3eec0:	bl	16d24 <fputs@plt+0x5bb4>
   3eec4:	mov	r6, r9
   3eec8:	mov	r9, r6
   3eecc:	ldr	r3, [sp, #12]
   3eed0:	sub	r3, r3, #1
   3eed4:	str	r3, [sp, #12]
   3eed8:	b	3eccc <fputs@plt+0x2db5c>
   3eedc:	ldr	r3, [r4, #16]
   3eee0:	cmp	r3, #0
   3eee4:	beq	3ecd8 <fputs@plt+0x2db68>
   3eee8:	ldr	r3, [sp, #12]
   3eeec:	str	r3, [r4, #36]	; 0x24
   3eef0:	ldr	r3, [sp, #44]	; 0x2c
   3eef4:	ldrh	r6, [r3], #-2
   3eef8:	rev16	r6, r6
   3eefc:	str	r3, [sp, #44]	; 0x2c
   3ef00:	ldr	r3, [sp, #28]
   3ef04:	uxth	r6, r6
   3ef08:	cmp	r3, r6
   3ef0c:	bhi	3ef1c <fputs@plt+0x2ddac>
   3ef10:	ldr	r3, [sp, #36]	; 0x24
   3ef14:	cmp	r6, r3
   3ef18:	bls	3ed20 <fputs@plt+0x2dbb0>
   3ef1c:	ldr	r3, [sp, #36]	; 0x24
   3ef20:	mov	r2, r6
   3ef24:	str	r3, [sp]
   3ef28:	ldr	r1, [pc, #512]	; 3f130 <fputs@plt+0x2dfc0>
   3ef2c:	ldr	r3, [sp, #28]
   3ef30:	mov	r0, r4
   3ef34:	bl	39cd8 <fputs@plt+0x28b68>
   3ef38:	str	r8, [sp, #40]	; 0x28
   3ef3c:	b	3eecc <fputs@plt+0x2dd5c>
   3ef40:	ldr	r3, [r4, #16]
   3ef44:	cmp	r3, #0
   3ef48:	ble	3ebb4 <fputs@plt+0x2da44>
   3ef4c:	ldr	r3, [sp, #84]	; 0x54
   3ef50:	ldrb	r3, [r3, #4]
   3ef54:	cmp	r3, #0
   3ef58:	bne	3ef84 <fputs@plt+0x2de14>
   3ef5c:	ldr	r5, [r4, #68]	; 0x44
   3ef60:	str	r3, [r5]
   3ef64:	ldr	r3, [sp, #48]	; 0x30
   3ef68:	add	r6, r3, #2
   3ef6c:	ldr	r3, [sp, #32]
   3ef70:	add	r6, r6, r3
   3ef74:	add	r6, fp, r6
   3ef78:	add	r8, fp, r3
   3ef7c:	cmp	r8, r6
   3ef80:	bne	3f058 <fputs@plt+0x2dee8>
   3ef84:	ldr	r3, [sp, #24]
   3ef88:	add	r3, fp, r3
   3ef8c:	ldrb	r2, [r3, #1]
   3ef90:	ldrb	r6, [r3, #2]
   3ef94:	orr	r6, r6, r2, lsl #8
   3ef98:	cmp	r6, #0
   3ef9c:	bne	3f08c <fputs@plt+0x2df1c>
   3efa0:	ldr	r3, [sp, #28]
   3efa4:	mov	r8, #1
   3efa8:	sub	r7, r3, #1
   3efac:	ldr	r3, [r5]
   3efb0:	cmp	r3, #0
   3efb4:	beq	3f00c <fputs@plt+0x2de9c>
   3efb8:	ldr	r2, [r5, r3, lsl #2]
   3efbc:	ldr	r1, [r5, #4]
   3efc0:	str	r2, [r5, #4]
   3efc4:	mvn	r2, #0
   3efc8:	str	r2, [r5, r3, lsl #2]
   3efcc:	ldr	r3, [r5]
   3efd0:	add	r3, r3, r2
   3efd4:	str	r3, [r5]
   3efd8:	mov	r3, r8
   3efdc:	ldr	r0, [r5]
   3efe0:	lsl	r2, r3, #1
   3efe4:	cmp	r2, r0
   3efe8:	bls	3f0d0 <fputs@plt+0x2df60>
   3efec:	uxth	r3, r7
   3eff0:	lsr	r2, r1, #16
   3eff4:	cmp	r3, r2
   3eff8:	bcc	3f0bc <fputs@plt+0x2df4c>
   3effc:	ldr	r3, [sp, #8]
   3f000:	ldr	r1, [pc, #300]	; 3f134 <fputs@plt+0x2dfc4>
   3f004:	mov	r0, r4
   3f008:	bl	39cd8 <fputs@plt+0x28b68>
   3f00c:	ldr	r3, [r5]
   3f010:	cmp	r3, #0
   3f014:	bne	3ebb4 <fputs@plt+0x2da44>
   3f018:	ldr	r3, [sp, #20]
   3f01c:	sub	r2, r3, #1
   3f020:	ldr	r3, [sp, #24]
   3f024:	add	r6, r2, r6
   3f028:	add	r3, fp, r3
   3f02c:	uxth	r2, r7
   3f030:	ldrb	r3, [r3, #7]
   3f034:	sub	r2, r6, r2
   3f038:	cmp	r2, r3
   3f03c:	beq	3ebb4 <fputs@plt+0x2da44>
   3f040:	ldr	r1, [sp, #8]
   3f044:	mov	r0, r4
   3f048:	str	r1, [sp]
   3f04c:	ldr	r1, [pc, #228]	; 3f138 <fputs@plt+0x2dfc8>
   3f050:	bl	39cd8 <fputs@plt+0x28b68>
   3f054:	b	3ebb4 <fputs@plt+0x2da44>
   3f058:	ldrh	r7, [r6, #-2]!
   3f05c:	ldr	r0, [sp, #84]	; 0x54
   3f060:	rev16	r7, r7
   3f064:	ldr	r3, [r0, #76]	; 0x4c
   3f068:	uxth	r7, r7
   3f06c:	add	r1, fp, r7
   3f070:	blx	r3
   3f074:	add	r1, r0, r7
   3f078:	sub	r1, r1, #1
   3f07c:	orr	r1, r1, r7, lsl #16
   3f080:	mov	r0, r5
   3f084:	bl	16d24 <fputs@plt+0x5bb4>
   3f088:	b	3ef7c <fputs@plt+0x2de0c>
   3f08c:	add	r7, fp, r6
   3f090:	mov	r0, r5
   3f094:	ldrb	r3, [r7, #2]
   3f098:	ldrb	r1, [r7, #3]
   3f09c:	orr	r1, r1, r3, lsl #8
   3f0a0:	add	r1, r1, r6
   3f0a4:	sub	r1, r1, #1
   3f0a8:	orr	r1, r1, r6, lsl #16
   3f0ac:	bl	16d24 <fputs@plt+0x5bb4>
   3f0b0:	ldrb	r2, [fp, r6]
   3f0b4:	ldrb	r6, [r7, #1]
   3f0b8:	b	3ef94 <fputs@plt+0x2de24>
   3f0bc:	sub	r2, r2, #1
   3f0c0:	add	r2, r2, r6
   3f0c4:	sub	r6, r2, r3
   3f0c8:	mov	r7, r1
   3f0cc:	b	3efac <fputs@plt+0x2de3c>
   3f0d0:	add	ip, r2, #1
   3f0d4:	ldr	lr, [r5, r3, lsl #3]
   3f0d8:	ldr	sl, [r5, ip, lsl #2]
   3f0dc:	add	r0, r5, r3, lsl #3
   3f0e0:	cmp	lr, sl
   3f0e4:	movhi	r2, ip
   3f0e8:	mvn	ip, #3
   3f0ec:	ldr	sl, [r5, r2, lsl #2]
   3f0f0:	mul	r3, ip, r3
   3f0f4:	ldr	ip, [r0, r3]
   3f0f8:	cmp	ip, sl
   3f0fc:	bcc	3efec <fputs@plt+0x2de7c>
   3f100:	str	sl, [r0, r3]
   3f104:	str	ip, [r5, r2, lsl #2]
   3f108:	mov	r3, r2
   3f10c:	b	3efdc <fputs@plt+0x2de6c>
   3f110:	andeq	r8, r7, r2, lsr #21
   3f114:	andeq	r8, r7, ip, lsr #21
   3f118:	ldrdeq	r8, [r7], -r2
   3f11c:	strdeq	r8, [r7], -r8	; <UNPREDICTABLE>
   3f120:	andeq	r8, r7, r2, lsl fp
   3f124:	andeq	r8, r7, ip, asr #22
   3f128:	andeq	r8, r7, r4, ror #22
   3f12c:	andeq	r8, r7, ip, ror fp
   3f130:	andeq	r8, r7, lr, lsr #22
   3f134:	muleq	r7, r5, fp
   3f138:			; <UNDEFINED> instruction: 0x00078bba
   3f13c:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   3f140:	mov	r4, r3
   3f144:	ldr	r3, [r0, #44]	; 0x2c
   3f148:	cmp	r1, r3
   3f14c:	bls	3f170 <fputs@plt+0x2e000>
   3f150:	ldr	r0, [pc, #204]	; 3f224 <fputs@plt+0x2e0b4>
   3f154:	bl	2f3e4 <fputs@plt+0x1e274>
   3f158:	mov	r6, r0
   3f15c:	cmp	r4, #0
   3f160:	bne	3f214 <fputs@plt+0x2e0a4>
   3f164:	mov	r0, r6
   3f168:	add	sp, sp, #8
   3f16c:	pop	{r4, r5, r6, r7, r8, pc}
   3f170:	mov	r7, r0
   3f174:	mov	r5, r2
   3f178:	ldr	r3, [sp, #32]
   3f17c:	add	r2, sp, #4
   3f180:	ldr	r0, [r0]
   3f184:	mov	r8, r1
   3f188:	bl	3dfd8 <fputs@plt+0x2ce68>
   3f18c:	subs	r6, r0, #0
   3f190:	bne	3f15c <fputs@plt+0x2dfec>
   3f194:	ldr	r0, [sp, #4]
   3f198:	ldr	r3, [r0, #8]
   3f19c:	str	r3, [r5]
   3f1a0:	ldrb	r3, [r3]
   3f1a4:	cmp	r3, #0
   3f1a8:	bne	3f1d8 <fputs@plt+0x2e068>
   3f1ac:	mov	r2, r7
   3f1b0:	mov	r1, r8
   3f1b4:	bl	16bbc <fputs@plt+0x5a4c>
   3f1b8:	ldr	r0, [r5]
   3f1bc:	bl	2f7dc <fputs@plt+0x1e66c>
   3f1c0:	subs	r7, r0, #0
   3f1c4:	beq	3f1d8 <fputs@plt+0x2e068>
   3f1c8:	ldr	r0, [r5]
   3f1cc:	bl	3dcf0 <fputs@plt+0x2cb80>
   3f1d0:	mov	r6, r7
   3f1d4:	b	3f15c <fputs@plt+0x2dfec>
   3f1d8:	cmp	r4, #0
   3f1dc:	beq	3f164 <fputs@plt+0x2dff4>
   3f1e0:	ldr	r3, [r5]
   3f1e4:	ldrh	r2, [r3, #18]
   3f1e8:	cmp	r2, #0
   3f1ec:	beq	3f200 <fputs@plt+0x2e090>
   3f1f0:	ldrb	r2, [r3, #2]
   3f1f4:	ldrb	r3, [r4, #69]	; 0x45
   3f1f8:	cmp	r2, r3
   3f1fc:	beq	3f164 <fputs@plt+0x2dff4>
   3f200:	ldr	r0, [pc, #32]	; 3f228 <fputs@plt+0x2e0b8>
   3f204:	bl	2f3e4 <fputs@plt+0x1e274>
   3f208:	mov	r6, r0
   3f20c:	ldr	r0, [r5]
   3f210:	bl	3dcf0 <fputs@plt+0x2cb80>
   3f214:	ldrb	r3, [r4, #68]	; 0x44
   3f218:	sub	r3, r3, #1
   3f21c:	strb	r3, [r4, #68]	; 0x44
   3f220:	b	3f164 <fputs@plt+0x2dff4>
   3f224:			; <UNDEFINED> instruction: 0x0000e1bf
   3f228:	ldrdeq	lr, [r0], -r5
   3f22c:	push	{r0, r1, r2, lr}
   3f230:	ldrsb	r2, [r0, #68]	; 0x44
   3f234:	cmp	r2, #18
   3f238:	ble	3f24c <fputs@plt+0x2e0dc>
   3f23c:	ldr	r0, [pc, #88]	; 3f29c <fputs@plt+0x2e12c>
   3f240:	add	sp, sp, #12
   3f244:	pop	{lr}		; (ldr lr, [sp], #4)
   3f248:	b	2f3e4 <fputs@plt+0x1e274>
   3f24c:	mov	r3, r0
   3f250:	add	r2, r2, #1
   3f254:	ldrb	ip, [r3, #64]	; 0x40
   3f258:	sxtb	r2, r2
   3f25c:	ldr	r0, [r0, #4]
   3f260:	bic	ip, ip, #6
   3f264:	strb	ip, [r3, #64]	; 0x40
   3f268:	add	ip, r2, #40	; 0x28
   3f26c:	mov	lr, #0
   3f270:	lsl	ip, ip, #1
   3f274:	strb	r2, [r3, #68]	; 0x44
   3f278:	strh	lr, [r3, #34]	; 0x22
   3f27c:	strh	lr, [r3, ip]
   3f280:	ldrb	ip, [r3, #65]	; 0x41
   3f284:	add	r2, r2, #30
   3f288:	str	ip, [sp]
   3f28c:	add	r2, r3, r2, lsl #2
   3f290:	bl	3f13c <fputs@plt+0x2dfcc>
   3f294:	add	sp, sp, #12
   3f298:	pop	{pc}		; (ldr pc, [sp], #4)
   3f29c:	muleq	r0, fp, ip
   3f2a0:	push	{r4, lr}
   3f2a4:	mov	r4, r0
   3f2a8:	ldrsb	r3, [r4, #68]	; 0x44
   3f2ac:	add	r2, r3, #30
   3f2b0:	add	r3, r3, #40	; 0x28
   3f2b4:	ldr	r1, [r4, r2, lsl #2]
   3f2b8:	ldrb	r2, [r1, #4]
   3f2bc:	cmp	r2, #0
   3f2c0:	ldrh	r2, [r1, #18]
   3f2c4:	beq	3f2dc <fputs@plt+0x2e16c>
   3f2c8:	lsl	r3, r3, #1
   3f2cc:	sub	r2, r2, #1
   3f2d0:	strh	r2, [r4, r3]
   3f2d4:	mov	r0, #0
   3f2d8:	pop	{r4, pc}
   3f2dc:	ldrb	r0, [r1, #5]
   3f2e0:	ldr	r1, [r1, #56]	; 0x38
   3f2e4:	lsl	r3, r3, #1
   3f2e8:	add	r1, r1, r0
   3f2ec:	mov	r0, r4
   3f2f0:	ldr	r1, [r1, #8]
   3f2f4:	strh	r2, [r4, r3]
   3f2f8:	rev	r1, r1
   3f2fc:	bl	3f22c <fputs@plt+0x2e0bc>
   3f300:	cmp	r0, #0
   3f304:	beq	3f2a8 <fputs@plt+0x2e138>
   3f308:	pop	{r4, pc}
   3f30c:	push	{r4, lr}
   3f310:	mov	r4, r0
   3f314:	ldrsb	r2, [r4, #68]	; 0x44
   3f318:	add	r3, r2, #30
   3f31c:	ldr	r3, [r4, r3, lsl #2]
   3f320:	ldrb	r1, [r3, #4]
   3f324:	cmp	r1, #0
   3f328:	beq	3f334 <fputs@plt+0x2e1c4>
   3f32c:	mov	r0, #0
   3f330:	pop	{r4, pc}
   3f334:	add	r2, r4, r2, lsl #1
   3f338:	ldr	r1, [r3, #64]	; 0x40
   3f33c:	ldrh	r2, [r2, #80]	; 0x50
   3f340:	mov	r0, r4
   3f344:	lsl	r2, r2, #1
   3f348:	ldrh	r2, [r1, r2]
   3f34c:	rev16	r1, r2
   3f350:	ldrh	r2, [r3, #20]
   3f354:	ldr	r3, [r3, #56]	; 0x38
   3f358:	and	r2, r2, r1
   3f35c:	ldr	r1, [r3, r2]
   3f360:	rev	r1, r1
   3f364:	bl	3f22c <fputs@plt+0x2e0bc>
   3f368:	cmp	r0, #0
   3f36c:	beq	3f314 <fputs@plt+0x2e1a4>
   3f370:	pop	{r4, pc}
   3f374:	push	{r0, r1, r4, lr}
   3f378:	mov	r4, r0
   3f37c:	ldrb	r3, [r0, #66]	; 0x42
   3f380:	cmp	r3, #2
   3f384:	bls	3f3a8 <fputs@plt+0x2e238>
   3f388:	cmp	r3, #4
   3f38c:	ldreq	r0, [r0, #60]	; 0x3c
   3f390:	beq	3f3c8 <fputs@plt+0x2e258>
   3f394:	ldr	r0, [r4, #48]	; 0x30
   3f398:	bl	1abdc <fputs@plt+0x9a6c>
   3f39c:	mov	r3, #0
   3f3a0:	str	r3, [r4, #48]	; 0x30
   3f3a4:	strb	r3, [r4, #66]	; 0x42
   3f3a8:	ldrsb	r3, [r4, #68]	; 0x44
   3f3ac:	cmp	r3, #0
   3f3b0:	bge	3f3e8 <fputs@plt+0x2e278>
   3f3b4:	ldr	r1, [r4, #52]	; 0x34
   3f3b8:	cmp	r1, #0
   3f3bc:	bne	3f42c <fputs@plt+0x2e2bc>
   3f3c0:	mov	r0, #0
   3f3c4:	strb	r0, [r4, #66]	; 0x42
   3f3c8:	add	sp, sp, #8
   3f3cc:	pop	{r4, pc}
   3f3d0:	sub	r2, r3, #1
   3f3d4:	add	r3, r3, #30
   3f3d8:	strb	r2, [r4, #68]	; 0x44
   3f3dc:	ldr	r3, [r4, r3, lsl #2]
   3f3e0:	ldr	r0, [r3, #72]	; 0x48
   3f3e4:	bl	3dbb0 <fputs@plt+0x2ca40>
   3f3e8:	ldrsb	r3, [r4, #68]	; 0x44
   3f3ec:	cmp	r3, #0
   3f3f0:	bne	3f3d0 <fputs@plt+0x2e260>
   3f3f4:	ldr	r3, [r4, #120]	; 0x78
   3f3f8:	ldrb	r2, [r3]
   3f3fc:	cmp	r2, #0
   3f400:	beq	3f41c <fputs@plt+0x2e2ac>
   3f404:	ldrb	r1, [r3, #2]
   3f408:	ldr	r2, [r4, #72]	; 0x48
   3f40c:	clz	r2, r2
   3f410:	lsr	r2, r2, #5
   3f414:	cmp	r2, r1
   3f418:	beq	3f468 <fputs@plt+0x2e2f8>
   3f41c:	ldr	r0, [pc, #184]	; 3f4dc <fputs@plt+0x2e36c>
   3f420:	add	sp, sp, #8
   3f424:	pop	{r4, lr}
   3f428:	b	2f3e4 <fputs@plt+0x1e274>
   3f42c:	ldrb	r3, [r4, #65]	; 0x41
   3f430:	ldr	r0, [r4]
   3f434:	add	r2, r4, #120	; 0x78
   3f438:	str	r3, [sp]
   3f43c:	mov	r3, #0
   3f440:	ldr	r0, [r0, #4]
   3f444:	bl	3f13c <fputs@plt+0x2dfcc>
   3f448:	cmp	r0, #0
   3f44c:	movne	r3, #0
   3f450:	bne	3f490 <fputs@plt+0x2e320>
   3f454:	ldr	r3, [r4, #120]	; 0x78
   3f458:	strb	r0, [r4, #68]	; 0x44
   3f45c:	ldrb	r3, [r3, #2]
   3f460:	strb	r3, [r4, #69]	; 0x45
   3f464:	b	3f3f4 <fputs@plt+0x2e284>
   3f468:	ldrb	r2, [r4, #64]	; 0x40
   3f46c:	mov	r0, #0
   3f470:	strh	r0, [r4, #80]	; 0x50
   3f474:	bic	r2, r2, #14
   3f478:	strb	r2, [r4, #64]	; 0x40
   3f47c:	ldrh	r2, [r3, #18]
   3f480:	strh	r0, [r4, #34]	; 0x22
   3f484:	cmp	r2, r0
   3f488:	beq	3f498 <fputs@plt+0x2e328>
   3f48c:	mov	r3, #1
   3f490:	strb	r3, [r4, #66]	; 0x42
   3f494:	b	3f3c8 <fputs@plt+0x2e258>
   3f498:	ldrb	r2, [r3, #4]
   3f49c:	cmp	r2, #0
   3f4a0:	bne	3f3c0 <fputs@plt+0x2e250>
   3f4a4:	ldr	r2, [r3, #84]	; 0x54
   3f4a8:	cmp	r2, #1
   3f4ac:	ldrne	r0, [pc, #44]	; 3f4e0 <fputs@plt+0x2e370>
   3f4b0:	bne	3f420 <fputs@plt+0x2e2b0>
   3f4b4:	ldrb	r1, [r3, #5]
   3f4b8:	ldr	r3, [r3, #56]	; 0x38
   3f4bc:	mov	r0, r4
   3f4c0:	add	r3, r3, r1
   3f4c4:	ldr	r1, [r3, #8]
   3f4c8:	strb	r2, [r4, #66]	; 0x42
   3f4cc:	rev	r1, r1
   3f4d0:	add	sp, sp, #8
   3f4d4:	pop	{r4, lr}
   3f4d8:	b	3f22c <fputs@plt+0x2e0bc>
   3f4dc:	andeq	lr, r0, sl, lsl sp
   3f4e0:	andeq	lr, r0, r5, lsr #26
   3f4e4:	ldrb	r3, [r0, #66]	; 0x42
   3f4e8:	cmp	r3, #1
   3f4ec:	bne	3f4fc <fputs@plt+0x2e38c>
   3f4f0:	ldrb	r3, [r0, #64]	; 0x40
   3f4f4:	tst	r3, #8
   3f4f8:	bne	3f550 <fputs@plt+0x2e3e0>
   3f4fc:	push	{r4, r5, r6, lr}
   3f500:	mov	r5, r1
   3f504:	mov	r4, r0
   3f508:	bl	3f374 <fputs@plt+0x2e204>
   3f50c:	cmp	r0, #0
   3f510:	popne	{r4, r5, r6, pc}
   3f514:	ldrb	r3, [r4, #66]	; 0x42
   3f518:	cmp	r3, #0
   3f51c:	bne	3f52c <fputs@plt+0x2e3bc>
   3f520:	mov	r3, #1
   3f524:	str	r3, [r5]
   3f528:	pop	{r4, r5, r6, pc}
   3f52c:	str	r0, [r5]
   3f530:	mov	r0, r4
   3f534:	bl	3f2a0 <fputs@plt+0x2e130>
   3f538:	ldrb	r3, [r4, #64]	; 0x40
   3f53c:	cmp	r0, #0
   3f540:	orreq	r3, r3, #8
   3f544:	bicne	r3, r3, #8
   3f548:	strb	r3, [r4, #64]	; 0x40
   3f54c:	pop	{r4, r5, r6, pc}
   3f550:	mov	r0, #0
   3f554:	bx	lr
   3f558:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3f55c:	sub	sp, sp, #132	; 0x84
   3f560:	cmp	r3, #0
   3f564:	str	r2, [sp, #44]	; 0x2c
   3f568:	str	r3, [sp, #32]
   3f56c:	mov	fp, r0
   3f570:	str	r1, [sp, #68]	; 0x44
   3f574:	addne	r2, sp, #68	; 0x44
   3f578:	movne	r3, #0
   3f57c:	bne	3f5a0 <fputs@plt+0x2e430>
   3f580:	mov	r3, #1
   3f584:	b	3f5ac <fputs@plt+0x2e43c>
   3f588:	ldr	r0, [r1, #20]
   3f58c:	ldr	ip, [sp, #44]	; 0x2c
   3f590:	cmp	r0, ip
   3f594:	addls	r2, r1, #12
   3f598:	ldr	r1, [r1, #12]
   3f59c:	addls	r3, r3, #1
   3f5a0:	cmp	r1, #0
   3f5a4:	str	r1, [r2]
   3f5a8:	bne	3f588 <fputs@plt+0x2e418>
   3f5ac:	ldr	r2, [fp, #200]	; 0xc8
   3f5b0:	ldr	sl, [sp, #68]	; 0x44
   3f5b4:	add	r3, r2, r3
   3f5b8:	str	r3, [fp, #200]	; 0xc8
   3f5bc:	ldr	r3, [sl, #20]
   3f5c0:	cmp	r3, #1
   3f5c4:	bne	3f5d0 <fputs@plt+0x2e460>
   3f5c8:	mov	r0, sl
   3f5cc:	bl	1a358 <fputs@plt+0x91e8>
   3f5d0:	ldr	r3, [fp, #160]	; 0xa0
   3f5d4:	ldr	r4, [fp, #216]	; 0xd8
   3f5d8:	str	r3, [sp, #24]
   3f5dc:	ldrb	r3, [fp, #11]
   3f5e0:	mov	r2, #48	; 0x30
   3f5e4:	add	r0, r4, #52	; 0x34
   3f5e8:	str	r3, [sp, #36]	; 0x24
   3f5ec:	ldr	r3, [r4, #32]
   3f5f0:	ldr	r5, [r3]
   3f5f4:	mov	r1, r5
   3f5f8:	bl	10eac <memcmp@plt>
   3f5fc:	ldrsh	r3, [r4, #40]	; 0x28
   3f600:	subs	r6, r0, #0
   3f604:	ldrne	r6, [r5, #16]
   3f608:	addne	r6, r6, #1
   3f60c:	cmp	r3, #0
   3f610:	beq	3f834 <fputs@plt+0x2e6c4>
   3f614:	ldr	r3, [r4, #68]	; 0x44
   3f618:	cmp	r3, #0
   3f61c:	str	r3, [sp, #28]
   3f620:	beq	3f8e0 <fputs@plt+0x2e770>
   3f624:	ldr	r3, [r4, #8]
   3f628:	mov	r2, #0
   3f62c:	str	r3, [sp, #76]	; 0x4c
   3f630:	mov	r3, #0
   3f634:	ldr	r0, [sp, #28]
   3f638:	strd	r2, [sp, #80]	; 0x50
   3f63c:	ldr	r3, [sp, #36]	; 0x24
   3f640:	mov	r8, sl
   3f644:	str	r3, [sp, #88]	; 0x58
   3f648:	ldr	r3, [sp, #24]
   3f64c:	str	r4, [sp, #72]	; 0x48
   3f650:	str	r3, [sp, #92]	; 0x5c
   3f654:	add	r3, r3, #24
   3f658:	mov	r2, r3
   3f65c:	str	r3, [sp, #52]	; 0x34
   3f660:	asr	r3, r3, #31
   3f664:	strd	r2, [sp, #16]
   3f668:	ldr	r3, [sp, #52]	; 0x34
   3f66c:	ldr	ip, [sp, #20]
   3f670:	umull	r2, r3, r0, r3
   3f674:	mla	r3, r0, ip, r3
   3f678:	adds	r0, r2, #32
   3f67c:	adc	r1, r3, #0
   3f680:	mov	r3, #0
   3f684:	mov	r7, r3
   3f688:	strd	r0, [sp, #8]
   3f68c:	str	r3, [sp, #48]	; 0x30
   3f690:	cmp	r6, #0
   3f694:	beq	3f9d4 <fputs@plt+0x2e864>
   3f698:	ldr	r2, [r8, #12]
   3f69c:	ldr	r3, [sp, #32]
   3f6a0:	clz	r3, r3
   3f6a4:	lsr	r3, r3, #5
   3f6a8:	cmp	r2, #0
   3f6ac:	orrne	r3, r3, #1
   3f6b0:	cmp	r3, #0
   3f6b4:	beq	3f9d4 <fputs@plt+0x2e864>
   3f6b8:	str	r7, [sp, #96]	; 0x60
   3f6bc:	add	r2, sp, #96	; 0x60
   3f6c0:	ldr	r1, [r8, #20]
   3f6c4:	mov	r0, r4
   3f6c8:	bl	3a4b4 <fputs@plt+0x29344>
   3f6cc:	ldr	r1, [sp, #96]	; 0x60
   3f6d0:	cmp	r6, r1
   3f6d4:	bhi	3f9d4 <fputs@plt+0x2e864>
   3f6d8:	ldr	r3, [sp, #16]
   3f6dc:	sub	r0, r1, #1
   3f6e0:	ldr	ip, [sp, #20]
   3f6e4:	umull	r2, r3, r0, r3
   3f6e8:	mla	r3, r0, ip, r3
   3f6ec:	ldr	ip, [r4, #104]	; 0x68
   3f6f0:	adds	r2, r2, #56	; 0x38
   3f6f4:	adc	r3, r3, #0
   3f6f8:	cmp	r1, ip
   3f6fc:	movcs	r0, #0
   3f700:	movcc	r0, #1
   3f704:	cmp	ip, #0
   3f708:	orreq	r0, r0, #1
   3f70c:	cmp	r0, #0
   3f710:	strne	r1, [r4, #104]	; 0x68
   3f714:	strd	r2, [sp]
   3f718:	ldr	r2, [sp, #24]
   3f71c:	ldr	r1, [r8, #4]
   3f720:	ldr	r0, [r4, #8]
   3f724:	bl	14914 <fputs@plt+0x37a4>
   3f728:	subs	r5, r0, #0
   3f72c:	bne	3f8d4 <fputs@plt+0x2e764>
   3f730:	ldrh	r3, [r8, #24]
   3f734:	bic	r3, r3, #128	; 0x80
   3f738:	strh	r3, [r8, #24]
   3f73c:	ldr	r8, [r8, #12]
   3f740:	cmp	r8, #0
   3f744:	bne	3f690 <fputs@plt+0x2e520>
   3f748:	ldr	r3, [sp, #32]
   3f74c:	cmp	r3, #0
   3f750:	beq	3fce0 <fputs@plt+0x2eb70>
   3f754:	ldr	r3, [r4, #104]	; 0x68
   3f758:	cmp	r3, #0
   3f75c:	beq	3f820 <fputs@plt+0x2e6b0>
   3f760:	ldr	r7, [r4, #36]	; 0x24
   3f764:	add	r7, r7, #24
   3f768:	mov	r0, r7
   3f76c:	bl	27114 <fputs@plt+0x15fa4>
   3f770:	subs	r6, r0, #0
   3f774:	moveq	r5, #7
   3f778:	beq	3f8d4 <fputs@plt+0x2e764>
   3f77c:	ldr	ip, [r4, #104]	; 0x68
   3f780:	cmp	ip, #1
   3f784:	moveq	r2, #24
   3f788:	moveq	r3, #0
   3f78c:	beq	3f7a8 <fputs@plt+0x2e638>
   3f790:	sub	ip, ip, #2
   3f794:	asr	r1, r7, #31
   3f798:	umull	r2, r3, ip, r7
   3f79c:	mla	r3, ip, r1, r3
   3f7a0:	adds	r2, r2, #48	; 0x30
   3f7a4:	adc	r3, r3, #0
   3f7a8:	strd	r2, [sp]
   3f7ac:	mov	r1, r6
   3f7b0:	mov	r2, #8
   3f7b4:	ldr	r0, [r4, #8]
   3f7b8:	bl	14908 <fputs@plt+0x3798>
   3f7bc:	ldr	r3, [r6]
   3f7c0:	mov	r2, r7
   3f7c4:	rev	r3, r3
   3f7c8:	str	r3, [r4, #76]	; 0x4c
   3f7cc:	ldr	r3, [r6, #4]
   3f7d0:	rev	r3, r3
   3f7d4:	str	r3, [r4, #80]	; 0x50
   3f7d8:	ldr	r3, [r4, #104]	; 0x68
   3f7dc:	str	r3, [sp, #40]	; 0x28
   3f7e0:	mov	r3, #0
   3f7e4:	str	r3, [r4, #104]	; 0x68
   3f7e8:	asr	r3, r7, #31
   3f7ec:	strd	r2, [sp, #56]	; 0x38
   3f7f0:	add	r3, r6, #24
   3f7f4:	str	r3, [sp, #64]	; 0x40
   3f7f8:	mov	r5, r0
   3f7fc:	ldr	r3, [sp, #28]
   3f800:	ldr	r2, [sp, #40]	; 0x28
   3f804:	cmp	r3, r2
   3f808:	cmpcs	r5, #0
   3f80c:	beq	3fa48 <fputs@plt+0x2e8d8>
   3f810:	mov	r0, r6
   3f814:	bl	1abdc <fputs@plt+0x9a6c>
   3f818:	cmp	r5, #0
   3f81c:	bne	3f8d4 <fputs@plt+0x2e764>
   3f820:	ldr	r3, [sp, #36]	; 0x24
   3f824:	ands	r6, r3, #32
   3f828:	bne	3facc <fputs@plt+0x2e95c>
   3f82c:	mov	r5, r6
   3f830:	b	3fb5c <fputs@plt+0x2e9ec>
   3f834:	ldr	r3, [r5, #96]	; 0x60
   3f838:	cmp	r3, #0
   3f83c:	beq	3f880 <fputs@plt+0x2e710>
   3f840:	add	r1, sp, #96	; 0x60
   3f844:	mov	r0, #4
   3f848:	bl	3baf4 <fputs@plt+0x2a984>
   3f84c:	mov	r2, #4
   3f850:	mov	r1, r2
   3f854:	mov	r0, r4
   3f858:	bl	1b9e0 <fputs@plt+0xa870>
   3f85c:	subs	r5, r0, #0
   3f860:	bne	3f8cc <fputs@plt+0x2e75c>
   3f864:	ldr	r1, [sp, #96]	; 0x60
   3f868:	mov	r0, r4
   3f86c:	bl	1a390 <fputs@plt+0x9220>
   3f870:	mov	r2, #4
   3f874:	mov	r1, r2
   3f878:	mov	r0, r4
   3f87c:	bl	1ba54 <fputs@plt+0xa8e4>
   3f880:	mov	r1, #3
   3f884:	mov	r0, r4
   3f888:	mov	r7, #0
   3f88c:	mov	r8, #1
   3f890:	bl	1b9c4 <fputs@plt+0xa854>
   3f894:	mvn	r3, #0
   3f898:	strh	r3, [r4, #40]	; 0x28
   3f89c:	add	r7, r7, #1
   3f8a0:	mov	r3, r7
   3f8a4:	mov	r2, r8
   3f8a8:	add	r1, sp, #96	; 0x60
   3f8ac:	mov	r0, r4
   3f8b0:	bl	3ac74 <fputs@plt+0x29b04>
   3f8b4:	cmn	r0, #1
   3f8b8:	mov	r5, r0
   3f8bc:	beq	3f89c <fputs@plt+0x2e72c>
   3f8c0:	cmp	r0, #0
   3f8c4:	bne	3f8d4 <fputs@plt+0x2e764>
   3f8c8:	b	3f614 <fputs@plt+0x2e4a4>
   3f8cc:	cmp	r5, #5
   3f8d0:	beq	3f880 <fputs@plt+0x2e710>
   3f8d4:	mov	r0, r5
   3f8d8:	add	sp, sp, #132	; 0x84
   3f8dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3f8e0:	ldr	r3, [pc, #1108]	; 3fd3c <fputs@plt+0x2ebcc>
   3f8e4:	add	r5, r4, #84	; 0x54
   3f8e8:	str	r3, [sp, #96]	; 0x60
   3f8ec:	ldr	r3, [pc, #1100]	; 3fd40 <fputs@plt+0x2ebd0>
   3f8f0:	str	r3, [sp, #100]	; 0x64
   3f8f4:	ldr	r3, [sp, #24]
   3f8f8:	rev	r3, r3
   3f8fc:	str	r3, [sp, #104]	; 0x68
   3f900:	ldr	r3, [r4, #112]	; 0x70
   3f904:	rev	r2, r3
   3f908:	cmp	r3, #0
   3f90c:	str	r2, [sp, #108]	; 0x6c
   3f910:	bne	3f920 <fputs@plt+0x2e7b0>
   3f914:	mov	r1, r5
   3f918:	mov	r0, #8
   3f91c:	bl	3baf4 <fputs@plt+0x2a984>
   3f920:	ldr	r0, [r5]
   3f924:	ldr	r1, [r5, #4]
   3f928:	add	r3, sp, #112	; 0x70
   3f92c:	mov	r2, #24
   3f930:	stmia	r3!, {r0, r1}
   3f934:	add	r3, sp, #72	; 0x48
   3f938:	str	r3, [sp]
   3f93c:	add	r1, sp, #96	; 0x60
   3f940:	mov	r3, #0
   3f944:	mov	r0, #1
   3f948:	bl	16518 <fputs@plt+0x53a8>
   3f94c:	ldr	r2, [sp, #72]	; 0x48
   3f950:	rev	r3, r2
   3f954:	str	r3, [sp, #120]	; 0x78
   3f958:	ldr	r3, [sp, #76]	; 0x4c
   3f95c:	rev	r1, r3
   3f960:	str	r1, [sp, #124]	; 0x7c
   3f964:	ldr	r1, [sp, #24]
   3f968:	str	r3, [r4, #80]	; 0x50
   3f96c:	mov	r3, #1
   3f970:	str	r2, [r4, #76]	; 0x4c
   3f974:	strb	r3, [r4, #47]	; 0x2f
   3f978:	mov	r2, #0
   3f97c:	mov	r3, #0
   3f980:	str	r1, [r4, #36]	; 0x24
   3f984:	mov	r1, #0
   3f988:	strb	r1, [r4, #65]	; 0x41
   3f98c:	strd	r2, [sp]
   3f990:	add	r1, sp, #96	; 0x60
   3f994:	mov	r2, #32
   3f998:	ldr	r0, [r4, #8]
   3f99c:	bl	14914 <fputs@plt+0x37a4>
   3f9a0:	subs	r5, r0, #0
   3f9a4:	bne	3f8d4 <fputs@plt+0x2e764>
   3f9a8:	ldrb	r3, [r4, #48]	; 0x30
   3f9ac:	ldr	r2, [sp, #36]	; 0x24
   3f9b0:	cmp	r3, #0
   3f9b4:	cmpne	r2, #0
   3f9b8:	beq	3f624 <fputs@plt+0x2e4b4>
   3f9bc:	and	r1, r2, #19
   3f9c0:	ldr	r0, [r4, #8]
   3f9c4:	bl	1492c <fputs@plt+0x37bc>
   3f9c8:	subs	r5, r0, #0
   3f9cc:	beq	3f624 <fputs@plt+0x2e4b4>
   3f9d0:	b	3f8d4 <fputs@plt+0x2e764>
   3f9d4:	ldr	r3, [sp, #28]
   3f9d8:	add	r3, r3, #1
   3f9dc:	str	r3, [sp, #28]
   3f9e0:	ldr	r3, [sp, #32]
   3f9e4:	cmp	r3, #0
   3f9e8:	moveq	r2, r7
   3f9ec:	beq	3fa04 <fputs@plt+0x2e894>
   3f9f0:	ldr	r2, [r8, #12]
   3f9f4:	ldr	r3, [sp, #44]	; 0x2c
   3f9f8:	cmp	r2, #0
   3f9fc:	movne	r3, #0
   3fa00:	mov	r2, r3
   3fa04:	ldrd	r0, [sp, #8]
   3fa08:	strd	r0, [sp]
   3fa0c:	mov	r1, r8
   3fa10:	add	r0, sp, #72	; 0x48
   3fa14:	bl	1dbec <fputs@plt+0xca7c>
   3fa18:	subs	r5, r0, #0
   3fa1c:	bne	3f8d4 <fputs@plt+0x2e764>
   3fa20:	ldrd	r0, [sp, #8]
   3fa24:	ldrd	r2, [sp, #16]
   3fa28:	str	r8, [sp, #48]	; 0x30
   3fa2c:	adds	r2, r2, r0
   3fa30:	adc	r3, r3, r1
   3fa34:	strd	r2, [sp, #8]
   3fa38:	ldrh	r3, [r8, #24]
   3fa3c:	orr	r3, r3, #128	; 0x80
   3fa40:	strh	r3, [r8, #24]
   3fa44:	b	3f73c <fputs@plt+0x2e5cc>
   3fa48:	ldr	r3, [sp, #40]	; 0x28
   3fa4c:	ldr	r2, [sp, #60]	; 0x3c
   3fa50:	sub	r3, r3, #1
   3fa54:	mov	r1, r6
   3fa58:	umull	r8, r9, r3, r7
   3fa5c:	mla	r9, r3, r2, r9
   3fa60:	adds	r8, r8, #32
   3fa64:	adc	r9, r9, #0
   3fa68:	mov	r2, r7
   3fa6c:	strd	r8, [sp]
   3fa70:	ldr	r0, [r4, #8]
   3fa74:	bl	14908 <fputs@plt+0x3798>
   3fa78:	subs	r5, r0, #0
   3fa7c:	bne	3fabc <fputs@plt+0x2e94c>
   3fa80:	ldr	r1, [r6]
   3fa84:	ldr	r2, [r6, #4]
   3fa88:	add	r3, sp, #96	; 0x60
   3fa8c:	str	r3, [sp]
   3fa90:	rev	r2, r2
   3fa94:	ldr	r3, [sp, #64]	; 0x40
   3fa98:	rev	r1, r1
   3fa9c:	mov	r0, r4
   3faa0:	bl	1db34 <fputs@plt+0xc9c4>
   3faa4:	strd	r8, [sp]
   3faa8:	mov	r2, #24
   3faac:	add	r1, sp, #96	; 0x60
   3fab0:	ldr	r0, [r4, #8]
   3fab4:	bl	14914 <fputs@plt+0x37a4>
   3fab8:	mov	r5, r0
   3fabc:	ldr	r3, [sp, #40]	; 0x28
   3fac0:	add	r3, r3, #1
   3fac4:	str	r3, [sp, #40]	; 0x28
   3fac8:	b	3f7fc <fputs@plt+0x2e68c>
   3facc:	ldrb	r6, [r4, #49]	; 0x31
   3fad0:	cmp	r6, #0
   3fad4:	beq	3fcc8 <fputs@plt+0x2eb58>
   3fad8:	ldr	r0, [r4, #8]
   3fadc:	ldr	r3, [r0]
   3fae0:	ldr	r3, [r3, #44]	; 0x2c
   3fae4:	cmp	r3, #0
   3fae8:	beq	3fc84 <fputs@plt+0x2eb14>
   3faec:	blx	r3
   3faf0:	cmp	r0, #31
   3faf4:	movle	r5, #512	; 0x200
   3faf8:	ble	3fb08 <fputs@plt+0x2e998>
   3fafc:	cmp	r0, #65536	; 0x10000
   3fb00:	movlt	r5, r0
   3fb04:	movge	r5, #65536	; 0x10000
   3fb08:	ldrd	r0, [sp, #8]
   3fb0c:	asr	r7, r5, #31
   3fb10:	mov	r3, r7
   3fb14:	adds	r0, r0, r5
   3fb18:	adc	r1, r1, r7
   3fb1c:	subs	r0, r0, #1
   3fb20:	mov	r2, r5
   3fb24:	sbc	r1, r1, #0
   3fb28:	bl	710c4 <fputs@plt+0x5ff54>
   3fb2c:	mov	r6, #0
   3fb30:	mul	r3, r0, r7
   3fb34:	mla	r3, r5, r1, r3
   3fb38:	umull	r0, r1, r0, r5
   3fb3c:	add	r1, r3, r1
   3fb40:	strd	r0, [sp, #80]	; 0x50
   3fb44:	ldrd	r2, [sp, #80]	; 0x50
   3fb48:	ldrd	r0, [sp, #8]
   3fb4c:	cmp	r0, r2
   3fb50:	sbcs	r3, r1, r3
   3fb54:	blt	3fc8c <fputs@plt+0x2eb1c>
   3fb58:	mov	r5, #0
   3fb5c:	ldrb	r3, [r4, #47]	; 0x2f
   3fb60:	cmp	r3, #0
   3fb64:	beq	3fbc4 <fputs@plt+0x2ea54>
   3fb68:	ldrd	r8, [r4, #16]
   3fb6c:	cmp	r8, #0
   3fb70:	sbcs	r3, r9, #0
   3fb74:	blt	3fbc4 <fputs@plt+0x2ea54>
   3fb78:	ldr	r3, [sp, #28]
   3fb7c:	ldr	r0, [sp, #20]
   3fb80:	add	r1, r6, r3
   3fb84:	ldr	r3, [sp, #52]	; 0x34
   3fb88:	umull	r2, r3, r1, r3
   3fb8c:	mla	r3, r1, r0, r3
   3fb90:	adds	r0, r2, #31
   3fb94:	adc	r1, r3, #0
   3fb98:	cmp	r0, r8
   3fb9c:	sbcs	r1, r1, r9
   3fba0:	blt	3fbac <fputs@plt+0x2ea3c>
   3fba4:	adds	r8, r2, #32
   3fba8:	adc	r9, r3, #0
   3fbac:	mov	r3, r9
   3fbb0:	mov	r2, r8
   3fbb4:	mov	r0, r4
   3fbb8:	bl	2f2a4 <fputs@plt+0x1e134>
   3fbbc:	mov	r3, #0
   3fbc0:	strb	r3, [r4, #47]	; 0x2f
   3fbc4:	ldr	r7, [r4, #68]	; 0x44
   3fbc8:	mov	r8, sl
   3fbcc:	mov	r9, #0
   3fbd0:	adds	r3, r8, #0
   3fbd4:	movne	r3, #1
   3fbd8:	cmp	r5, #0
   3fbdc:	movne	r3, #0
   3fbe0:	cmp	r3, #0
   3fbe4:	bne	3fcec <fputs@plt+0x2eb7c>
   3fbe8:	add	r6, r6, r7
   3fbec:	sub	r2, r6, r7
   3fbf0:	cmp	r2, #0
   3fbf4:	clz	r3, r5
   3fbf8:	lsr	r3, r3, #5
   3fbfc:	movle	r3, #0
   3fc00:	cmp	r3, #0
   3fc04:	bne	3fd1c <fputs@plt+0x2ebac>
   3fc08:	cmp	r5, #0
   3fc0c:	bne	3f8d4 <fputs@plt+0x2e764>
   3fc10:	ldr	r3, [sp, #24]
   3fc14:	ldr	r2, [sp, #24]
   3fc18:	bic	r3, r3, #255	; 0xff
   3fc1c:	str	r7, [r4, #68]	; 0x44
   3fc20:	orr	r3, r3, r2, asr #16
   3fc24:	strh	r3, [r4, #66]	; 0x42
   3fc28:	ldr	r3, [sp, #32]
   3fc2c:	cmp	r3, #0
   3fc30:	beq	3fc54 <fputs@plt+0x2eae4>
   3fc34:	ldr	r3, [r4, #60]	; 0x3c
   3fc38:	mov	r0, r4
   3fc3c:	add	r3, r3, #1
   3fc40:	str	r3, [r4, #60]	; 0x3c
   3fc44:	ldr	r3, [sp, #44]	; 0x2c
   3fc48:	str	r3, [r4, #72]	; 0x48
   3fc4c:	bl	1931c <fputs@plt+0x81ac>
   3fc50:	str	r7, [r4, #12]
   3fc54:	ldr	r3, [fp, #96]	; 0x60
   3fc58:	cmp	r3, #0
   3fc5c:	beq	3f8d4 <fputs@plt+0x2e764>
   3fc60:	ldr	r0, [fp, #96]	; 0x60
   3fc64:	cmp	r0, #0
   3fc68:	beq	3fc78 <fputs@plt+0x2eb08>
   3fc6c:	ldr	r2, [sl, #4]
   3fc70:	ldr	r1, [sl, #20]
   3fc74:	bl	3c6bc <fputs@plt+0x2b54c>
   3fc78:	ldr	sl, [sl, #12]
   3fc7c:	cmp	sl, #0
   3fc80:	b	3fc5c <fputs@plt+0x2eaec>
   3fc84:	mov	r0, #4096	; 0x1000
   3fc88:	b	3fafc <fputs@plt+0x2e98c>
   3fc8c:	ldrd	r2, [sp, #8]
   3fc90:	ldr	r1, [sp, #48]	; 0x30
   3fc94:	add	r0, sp, #72	; 0x48
   3fc98:	strd	r2, [sp]
   3fc9c:	ldr	r2, [sp, #44]	; 0x2c
   3fca0:	bl	1dbec <fputs@plt+0xca7c>
   3fca4:	subs	r5, r0, #0
   3fca8:	bne	3f8d4 <fputs@plt+0x2e764>
   3fcac:	ldrd	r0, [sp, #8]
   3fcb0:	ldrd	r2, [sp, #16]
   3fcb4:	add	r6, r6, #1
   3fcb8:	adds	r2, r2, r0
   3fcbc:	adc	r3, r3, r1
   3fcc0:	strd	r2, [sp, #8]
   3fcc4:	b	3fb44 <fputs@plt+0x2e9d4>
   3fcc8:	ldr	r3, [sp, #36]	; 0x24
   3fccc:	ldr	r0, [sp, #76]	; 0x4c
   3fcd0:	and	r1, r3, #19
   3fcd4:	bl	1492c <fputs@plt+0x37bc>
   3fcd8:	mov	r5, r0
   3fcdc:	b	3fb5c <fputs@plt+0x2e9ec>
   3fce0:	ldr	r5, [sp, #32]
   3fce4:	mov	r6, r5
   3fce8:	b	3fbc4 <fputs@plt+0x2ea54>
   3fcec:	ldrh	r3, [r8, #24]
   3fcf0:	tst	r3, #128	; 0x80
   3fcf4:	moveq	r5, r9
   3fcf8:	beq	3fd14 <fputs@plt+0x2eba4>
   3fcfc:	add	r7, r7, #1
   3fd00:	ldr	r2, [r8, #20]
   3fd04:	mov	r1, r7
   3fd08:	mov	r0, r4
   3fd0c:	bl	3a688 <fputs@plt+0x29518>
   3fd10:	mov	r5, r0
   3fd14:	ldr	r8, [r8, #12]
   3fd18:	b	3fbd0 <fputs@plt+0x2ea60>
   3fd1c:	ldr	r3, [sp, #48]	; 0x30
   3fd20:	add	r7, r7, #1
   3fd24:	mov	r1, r7
   3fd28:	ldr	r2, [r3, #20]
   3fd2c:	mov	r0, r4
   3fd30:	bl	3a688 <fputs@plt+0x29518>
   3fd34:	mov	r5, r0
   3fd38:	b	3fbec <fputs@plt+0x2ea7c>
   3fd3c:	andhi	r7, r6, #55, 30	; 0xdc
   3fd40:	stmiane	r2!, {r8, sl, fp, sp}^
   3fd44:	ldr	r2, [r0, #64]	; 0x40
   3fd48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3fd4c:	mov	r5, r1
   3fd50:	ldr	r1, [r2]
   3fd54:	sub	sp, sp, #28
   3fd58:	cmp	r1, #0
   3fd5c:	mov	r4, r0
   3fd60:	beq	3fe58 <fputs@plt+0x2ece8>
   3fd64:	ldr	r3, [r4, #40]	; 0x28
   3fd68:	ldr	r2, [r4, #28]
   3fd6c:	cmp	r3, r2
   3fd70:	bcc	3fe80 <fputs@plt+0x2ed10>
   3fd74:	mov	r6, #0
   3fd78:	mov	sl, r6
   3fd7c:	add	fp, r4, #112	; 0x70
   3fd80:	cmp	r5, #0
   3fd84:	clz	r3, r6
   3fd88:	lsr	r3, r3, #5
   3fd8c:	moveq	r3, #0
   3fd90:	cmp	r3, #0
   3fd94:	beq	3fe74 <fputs@plt+0x2ed04>
   3fd98:	ldr	r7, [r5, #20]
   3fd9c:	ldr	r3, [r4, #28]
   3fda0:	cmp	r7, r3
   3fda4:	bhi	3fec8 <fputs@plt+0x2ed58>
   3fda8:	ldrh	r3, [r5, #24]
   3fdac:	tst	r3, #32
   3fdb0:	bne	3fec8 <fputs@plt+0x2ed58>
   3fdb4:	ldr	r8, [r4, #160]	; 0xa0
   3fdb8:	sub	r1, r7, #1
   3fdbc:	cmp	r7, #1
   3fdc0:	asr	r3, r8, #31
   3fdc4:	umull	r8, r9, r1, r8
   3fdc8:	mla	r9, r1, r3, r9
   3fdcc:	bne	3fdd8 <fputs@plt+0x2ec68>
   3fdd0:	mov	r0, r5
   3fdd4:	bl	1a358 <fputs@plt+0x91e8>
   3fdd8:	ldr	r3, [r5, #4]
   3fddc:	ldr	r2, [r4, #160]	; 0xa0
   3fde0:	mov	r1, r3
   3fde4:	strd	r8, [sp]
   3fde8:	ldr	r0, [r4, #64]	; 0x40
   3fdec:	str	r3, [sp, #12]
   3fdf0:	bl	14914 <fputs@plt+0x37a4>
   3fdf4:	cmp	r7, #1
   3fdf8:	ldr	r3, [sp, #12]
   3fdfc:	mov	r6, r0
   3fe00:	bne	3fe20 <fputs@plt+0x2ecb0>
   3fe04:	add	r2, r3, #24
   3fe08:	mov	r1, fp
   3fe0c:	add	r3, r3, #40	; 0x28
   3fe10:	ldr	r0, [r2], #4
   3fe14:	cmp	r2, r3
   3fe18:	str	r0, [r1], #4
   3fe1c:	bne	3fe10 <fputs@plt+0x2eca0>
   3fe20:	ldr	r3, [r4, #36]	; 0x24
   3fe24:	ldr	r0, [r4, #96]	; 0x60
   3fe28:	cmp	r7, r3
   3fe2c:	ldr	r3, [r4, #200]	; 0xc8
   3fe30:	strhi	r7, [r4, #36]	; 0x24
   3fe34:	add	r3, r3, #1
   3fe38:	cmp	r0, #0
   3fe3c:	str	r3, [r4, #200]	; 0xc8
   3fe40:	beq	3fe50 <fputs@plt+0x2ece0>
   3fe44:	ldr	r2, [r5, #4]
   3fe48:	mov	r1, r7
   3fe4c:	bl	3c6bc <fputs@plt+0x2b54c>
   3fe50:	ldr	r5, [r5, #12]
   3fe54:	b	3fd80 <fputs@plt+0x2ec10>
   3fe58:	ldr	r3, [r0, #152]	; 0x98
   3fe5c:	str	r1, [sp]
   3fe60:	orr	r3, r3, #30
   3fe64:	ldr	r0, [r0]
   3fe68:	bl	1498c <fputs@plt+0x381c>
   3fe6c:	subs	r6, r0, #0
   3fe70:	beq	3fd64 <fputs@plt+0x2ebf4>
   3fe74:	mov	r0, r6
   3fe78:	add	sp, sp, #28
   3fe7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3fe80:	ldr	r1, [r5, #12]
   3fe84:	cmp	r1, #0
   3fe88:	bne	3fe98 <fputs@plt+0x2ed28>
   3fe8c:	ldr	r1, [r5, #20]
   3fe90:	cmp	r3, r1
   3fe94:	bcs	3fd74 <fputs@plt+0x2ec04>
   3fe98:	ldr	r0, [r4, #160]	; 0xa0
   3fe9c:	asr	r7, r0, #31
   3fea0:	umull	r0, r1, r0, r2
   3fea4:	mla	r1, r2, r7, r1
   3fea8:	add	r2, sp, #24
   3feac:	strd	r0, [r2, #-8]!
   3feb0:	mov	r1, #5
   3feb4:	ldr	r0, [r4, #64]	; 0x40
   3feb8:	bl	14950 <fputs@plt+0x37e0>
   3febc:	ldr	r3, [r4, #28]
   3fec0:	str	r3, [r4, #40]	; 0x28
   3fec4:	b	3fd74 <fputs@plt+0x2ec04>
   3fec8:	mov	r6, sl
   3fecc:	b	3fe50 <fputs@plt+0x2ece0>
   3fed0:	push	{r4, r5, r6, r7, r8, lr}
   3fed4:	mov	r5, r0
   3fed8:	ldr	r8, [r0, #12]
   3fedc:	ldr	r0, [r8, #72]	; 0x48
   3fee0:	ldr	r4, [r8, #56]	; 0x38
   3fee4:	bl	3c4a0 <fputs@plt+0x2b330>
   3fee8:	subs	r7, r0, #0
   3feec:	bne	3ff98 <fputs@plt+0x2ee28>
   3fef0:	ldr	r3, [pc, #168]	; 3ffa0 <fputs@plt+0x2ee30>
   3fef4:	mov	r2, r4
   3fef8:	add	r1, r3, #16
   3fefc:	ldr	r0, [r3], #4
   3ff00:	cmp	r3, r1
   3ff04:	str	r0, [r2], #4
   3ff08:	bne	3fefc <fputs@plt+0x2ed8c>
   3ff0c:	ldr	r3, [r5, #32]
   3ff10:	mov	r6, #1
   3ff14:	mov	r1, #0
   3ff18:	lsr	r3, r3, #8
   3ff1c:	strb	r3, [r4, #16]
   3ff20:	ldrh	r3, [r5, #34]	; 0x22
   3ff24:	strb	r6, [r4, #18]
   3ff28:	strb	r6, [r4, #19]
   3ff2c:	strb	r3, [r4, #17]
   3ff30:	ldr	r2, [r5, #36]	; 0x24
   3ff34:	ldr	r3, [r5, #32]
   3ff38:	add	r0, r4, #24
   3ff3c:	sub	r3, r3, r2
   3ff40:	strb	r3, [r4, #20]
   3ff44:	mov	r3, #64	; 0x40
   3ff48:	strb	r3, [r4, #21]
   3ff4c:	mov	r3, #32
   3ff50:	strb	r3, [r4, #22]
   3ff54:	strb	r3, [r4, #23]
   3ff58:	mov	r2, #76	; 0x4c
   3ff5c:	bl	10f48 <memset@plt>
   3ff60:	mov	r1, #13
   3ff64:	mov	r0, r8
   3ff68:	bl	2f4e0 <fputs@plt+0x1e370>
   3ff6c:	ldrh	r3, [r5, #22]
   3ff70:	orr	r3, r3, #2
   3ff74:	strh	r3, [r5, #22]
   3ff78:	ldrb	r3, [r5, #17]
   3ff7c:	rev	r3, r3
   3ff80:	str	r3, [r4, #52]	; 0x34
   3ff84:	ldrb	r3, [r5, #18]
   3ff88:	rev	r3, r3
   3ff8c:	str	r3, [r4, #64]	; 0x40
   3ff90:	str	r6, [r5, #44]	; 0x2c
   3ff94:	strb	r6, [r4, #31]
   3ff98:	mov	r0, r7
   3ff9c:	pop	{r4, r5, r6, r7, r8, pc}
   3ffa0:	andeq	r8, r7, lr, ror #23
   3ffa4:	cmp	r0, #0
   3ffa8:	bxeq	lr
   3ffac:	ldrb	r3, [r0, #8]
   3ffb0:	cmp	r3, #2
   3ffb4:	bne	40018 <fputs@plt+0x2eea8>
   3ffb8:	push	{r4, r5, r6, lr}
   3ffbc:	mov	r5, r2
   3ffc0:	ldm	r0, {r3, r4}
   3ffc4:	str	r3, [r4, #4]
   3ffc8:	ldr	r0, [r4]
   3ffcc:	bl	3d5e4 <fputs@plt+0x2c474>
   3ffd0:	cmp	r0, #0
   3ffd4:	popne	{r4, r5, r6, pc}
   3ffd8:	cmp	r5, #0
   3ffdc:	bge	3ffec <fputs@plt+0x2ee7c>
   3ffe0:	ldrh	r3, [r4, #22]
   3ffe4:	tst	r3, #8
   3ffe8:	strne	r0, [r4, #44]	; 0x2c
   3ffec:	ldr	r3, [r4, #44]	; 0x2c
   3fff0:	cmp	r3, #0
   3fff4:	bne	40000 <fputs@plt+0x2ee90>
   3fff8:	mov	r0, r4
   3fffc:	bl	3fed0 <fputs@plt+0x2ed60>
   40000:	ldr	r3, [r4, #12]
   40004:	ldr	r3, [r3, #56]	; 0x38
   40008:	ldr	r3, [r3, #28]
   4000c:	rev	r3, r3
   40010:	str	r3, [r4, #44]	; 0x2c
   40014:	pop	{r4, r5, r6, pc}
   40018:	mov	r0, #0
   4001c:	bx	lr
   40020:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40024:	ldr	r5, [r0]
   40028:	ldr	r4, [r5, #436]	; 0x1b4
   4002c:	cmp	r4, #0
   40030:	beq	400a8 <fputs@plt+0x2ef38>
   40034:	ldr	r4, [r0, #104]	; 0x68
   40038:	cmp	r4, #0
   4003c:	beq	400a8 <fputs@plt+0x2ef38>
   40040:	sub	r8, r4, #1
   40044:	mov	r4, #0
   40048:	mov	r7, r1
   4004c:	mov	r6, r0
   40050:	mov	r9, r4
   40054:	mov	sl, #2
   40058:	mov	fp, #1
   4005c:	ldr	r3, [r5, #20]
   40060:	cmp	r9, r3
   40064:	blt	400b4 <fputs@plt+0x2ef44>
   40068:	ldr	r3, [r5, #436]	; 0x1b4
   4006c:	sub	r3, r3, #1
   40070:	str	r3, [r5, #436]	; 0x1b4
   40074:	mov	r3, #0
   40078:	cmp	r4, r3
   4007c:	str	r3, [r6, #104]	; 0x68
   40080:	bne	400a0 <fputs@plt+0x2ef30>
   40084:	cmp	r7, #2
   40088:	beq	40114 <fputs@plt+0x2efa4>
   4008c:	mov	r2, r8
   40090:	mov	r1, #1
   40094:	mov	r0, r5
   40098:	bl	18214 <fputs@plt+0x70a4>
   4009c:	mov	r4, r0
   400a0:	cmp	r7, #2
   400a4:	beq	4012c <fputs@plt+0x2efbc>
   400a8:	mov	r0, r4
   400ac:	add	sp, sp, #12
   400b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   400b4:	ldr	r3, [r5, #16]
   400b8:	add	r3, r3, r9, lsl #4
   400bc:	ldr	r3, [r3, #4]
   400c0:	cmp	r3, #0
   400c4:	beq	400e8 <fputs@plt+0x2ef78>
   400c8:	cmp	r7, #2
   400cc:	beq	400f0 <fputs@plt+0x2ef80>
   400d0:	mov	r2, r8
   400d4:	mov	r1, fp
   400d8:	mov	r0, r3
   400dc:	bl	3ffa4 <fputs@plt+0x2ee34>
   400e0:	cmp	r4, #0
   400e4:	moveq	r4, r0
   400e8:	add	r9, r9, #1
   400ec:	b	4005c <fputs@plt+0x2eeec>
   400f0:	mov	r0, r3
   400f4:	mov	r2, r8
   400f8:	mov	r1, sl
   400fc:	str	r3, [sp, #4]
   40100:	bl	3ffa4 <fputs@plt+0x2ee34>
   40104:	ldr	r3, [sp, #4]
   40108:	cmp	r0, #0
   4010c:	bne	400e0 <fputs@plt+0x2ef70>
   40110:	b	400d0 <fputs@plt+0x2ef60>
   40114:	mov	r2, r8
   40118:	mov	r1, r7
   4011c:	mov	r0, r5
   40120:	bl	18214 <fputs@plt+0x70a4>
   40124:	subs	r4, r0, #0
   40128:	beq	4008c <fputs@plt+0x2ef1c>
   4012c:	ldrd	r2, [r6, #152]	; 0x98
   40130:	add	r5, r5, #448	; 0x1c0
   40134:	strd	r2, [r5, #-8]
   40138:	ldrd	r2, [r6, #160]	; 0xa0
   4013c:	strd	r2, [r5]
   40140:	b	400a8 <fputs@plt+0x2ef38>
   40144:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40148:	mov	r6, r0
   4014c:	ldm	r0, {r3, r4}
   40150:	sub	sp, sp, #28
   40154:	mov	r7, r1
   40158:	str	r3, [r4, #4]
   4015c:	ldrb	r3, [r0, #8]
   40160:	cmp	r3, #2
   40164:	beq	4077c <fputs@plt+0x2f60c>
   40168:	cmp	r1, #0
   4016c:	cmpeq	r3, #1
   40170:	beq	4077c <fputs@plt+0x2f60c>
   40174:	ldrh	r3, [r4, #22]
   40178:	tst	r3, #1
   4017c:	beq	402d0 <fputs@plt+0x2f160>
   40180:	cmp	r1, #0
   40184:	bne	40784 <fputs@plt+0x2f614>
   40188:	tst	r3, #64	; 0x40
   4018c:	bne	402e4 <fputs@plt+0x2f174>
   40190:	cmp	r7, #1
   40194:	ldrgt	r3, [r4, #72]	; 0x48
   40198:	bgt	4034c <fputs@plt+0x2f1dc>
   4019c:	mov	r2, #1
   401a0:	mov	r1, r2
   401a4:	mov	r0, r6
   401a8:	bl	167a0 <fputs@plt+0x5630>
   401ac:	subs	r3, r0, #0
   401b0:	str	r3, [sp, #4]
   401b4:	bne	4078c <fputs@plt+0x2f61c>
   401b8:	ldrh	r3, [r4, #22]
   401bc:	ldr	r2, [r4, #44]	; 0x2c
   401c0:	ldr	r5, [sp, #4]
   401c4:	bic	r3, r3, #8
   401c8:	cmp	r2, #0
   401cc:	uxth	r3, r3
   401d0:	strh	r3, [r4, #22]
   401d4:	orreq	r3, r3, #8
   401d8:	strheq	r3, [r4, #22]
   401dc:	ldr	r3, [r4, #12]
   401e0:	cmp	r3, #0
   401e4:	bne	40400 <fputs@plt+0x2f290>
   401e8:	ldr	r0, [r4]
   401ec:	bl	3cf80 <fputs@plt+0x2be10>
   401f0:	subs	r5, r0, #0
   401f4:	bne	40400 <fputs@plt+0x2f290>
   401f8:	mov	r3, r5
   401fc:	add	r2, sp, #16
   40200:	mov	r1, #1
   40204:	mov	r0, r4
   40208:	bl	3e600 <fputs@plt+0x2d490>
   4020c:	subs	r5, r0, #0
   40210:	bne	40400 <fputs@plt+0x2f290>
   40214:	ldr	r3, [sp, #16]
   40218:	ldr	fp, [r4]
   4021c:	ldr	r9, [r3, #56]	; 0x38
   40220:	ldr	sl, [fp, #28]
   40224:	ldr	r8, [r9, #28]
   40228:	rev	r8, r8
   4022c:	cmp	r8, #0
   40230:	moveq	r8, sl
   40234:	beq	40250 <fputs@plt+0x2f0e0>
   40238:	mov	r2, #4
   4023c:	add	r1, r9, #92	; 0x5c
   40240:	add	r0, r9, #24
   40244:	bl	10eac <memcmp@plt>
   40248:	cmp	r0, #0
   4024c:	movne	r8, sl
   40250:	cmp	r8, #0
   40254:	ble	404a4 <fputs@plt+0x2f334>
   40258:	mov	r2, #16
   4025c:	ldr	r1, [pc, #1336]	; 4079c <fputs@plt+0x2f62c>
   40260:	mov	r0, r9
   40264:	bl	10eac <memcmp@plt>
   40268:	cmp	r0, #0
   4026c:	bne	40514 <fputs@plt+0x2f3a4>
   40270:	ldrb	r2, [r9, #18]
   40274:	cmp	r2, #2
   40278:	ldrhhi	r2, [r4, #22]
   4027c:	orrhi	r2, r2, #1
   40280:	strhhi	r2, [r4, #22]
   40284:	ldrb	r2, [r9, #19]
   40288:	cmp	r2, #2
   4028c:	bhi	40514 <fputs@plt+0x2f3a4>
   40290:	bne	40368 <fputs@plt+0x2f1f8>
   40294:	ldrh	r2, [r4, #22]
   40298:	ands	r2, r2, #16
   4029c:	bne	40368 <fputs@plt+0x2f1f8>
   402a0:	add	r1, sp, #24
   402a4:	mov	r0, fp
   402a8:	str	r2, [r1, #-4]!
   402ac:	bl	11338 <fputs@plt+0x1c8>
   402b0:	subs	fp, r0, #0
   402b4:	bne	40460 <fputs@plt+0x2f2f0>
   402b8:	ldr	r2, [sp, #20]
   402bc:	cmp	r2, #0
   402c0:	bne	40368 <fputs@plt+0x2f1f8>
   402c4:	ldr	r0, [sp, #16]
   402c8:	bl	3dcf0 <fputs@plt+0x2cb80>
   402cc:	b	401dc <fputs@plt+0x2f06c>
   402d0:	cmp	r1, #0
   402d4:	beq	40188 <fputs@plt+0x2f018>
   402d8:	ldrb	r2, [r4, #20]
   402dc:	cmp	r2, #2
   402e0:	bne	40188 <fputs@plt+0x2f018>
   402e4:	ldr	r3, [r4, #76]	; 0x4c
   402e8:	ldr	r3, [r3]
   402ec:	cmp	r3, #0
   402f0:	ldrne	r5, [pc, #1192]	; 407a0 <fputs@plt+0x2f630>
   402f4:	beq	4019c <fputs@plt+0x2f02c>
   402f8:	cmp	r7, #0
   402fc:	clz	r3, r5
   40300:	lsr	r3, r3, #5
   40304:	moveq	r3, #0
   40308:	cmp	r3, #0
   4030c:	beq	4033c <fputs@plt+0x2f1cc>
   40310:	ldr	r3, [r6]
   40314:	ldr	r0, [r4]
   40318:	ldr	r1, [r3, #432]	; 0x1b0
   4031c:	ldr	r3, [r0, #104]	; 0x68
   40320:	cmp	r1, r3
   40324:	ble	40794 <fputs@plt+0x2f624>
   40328:	ldrb	r5, [r0, #6]
   4032c:	cmp	r5, #0
   40330:	beq	4033c <fputs@plt+0x2f1cc>
   40334:	bl	21ca0 <fputs@plt+0x10b30>
   40338:	mov	r5, r0
   4033c:	mov	r0, r5
   40340:	add	sp, sp, #28
   40344:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   40348:	ldr	r3, [r3, #12]
   4034c:	cmp	r3, #0
   40350:	beq	4019c <fputs@plt+0x2f02c>
   40354:	ldr	r2, [r3]
   40358:	cmp	r6, r2
   4035c:	beq	40348 <fputs@plt+0x2f1d8>
   40360:	ldr	r3, [r2]
   40364:	b	402ec <fputs@plt+0x2f17c>
   40368:	mov	r2, #3
   4036c:	ldr	r1, [pc, #1072]	; 407a4 <fputs@plt+0x2f634>
   40370:	add	r0, r9, #21
   40374:	bl	10eac <memcmp@plt>
   40378:	cmp	r0, #0
   4037c:	bne	40514 <fputs@plt+0x2f3a4>
   40380:	ldrb	fp, [r9, #17]
   40384:	ldrb	r2, [r9, #16]
   40388:	lsl	fp, fp, #16
   4038c:	orr	fp, fp, r2, lsl #8
   40390:	sub	r2, fp, #1
   40394:	tst	r2, fp
   40398:	bne	40514 <fputs@plt+0x2f3a4>
   4039c:	sub	r2, fp, #256	; 0x100
   403a0:	sub	r2, r2, #1
   403a4:	cmp	r2, #65280	; 0xff00
   403a8:	bcs	40514 <fputs@plt+0x2f3a4>
   403ac:	ldrb	r2, [r9, #20]
   403b0:	ldr	r0, [r4, #32]
   403b4:	cmp	fp, r0
   403b8:	sub	r1, fp, r2
   403bc:	str	r2, [sp, #12]
   403c0:	beq	40434 <fputs@plt+0x2f2c4>
   403c4:	ldr	r0, [sp, #16]
   403c8:	str	r1, [sp, #8]
   403cc:	bl	3dcf0 <fputs@plt+0x2cb80>
   403d0:	ldr	r1, [sp, #8]
   403d4:	add	r0, r4, #80	; 0x50
   403d8:	str	r1, [r4, #36]	; 0x24
   403dc:	str	fp, [r4, #32]
   403e0:	bl	1bb54 <fputs@plt+0xa9e4>
   403e4:	ldr	r2, [sp, #12]
   403e8:	add	r1, r4, #32
   403ec:	ldr	r0, [r4]
   403f0:	bl	22248 <fputs@plt+0x110d8>
   403f4:	mov	r5, r0
   403f8:	cmp	r5, #0
   403fc:	beq	401dc <fputs@plt+0x2f06c>
   40400:	cmp	r7, #0
   40404:	clz	r3, r5
   40408:	lsr	r3, r3, #5
   4040c:	moveq	r3, #0
   40410:	cmp	r3, #0
   40414:	beq	40624 <fputs@plt+0x2f4b4>
   40418:	ldrh	r3, [r4, #22]
   4041c:	tst	r3, #1
   40420:	beq	4051c <fputs@plt+0x2f3ac>
   40424:	mov	r5, #8
   40428:	mov	r0, r4
   4042c:	bl	3dd00 <fputs@plt+0x2cb90>
   40430:	b	40630 <fputs@plt+0x2f4c0>
   40434:	ldr	r2, [r4, #4]
   40438:	ldrh	r2, [r2, #26]
   4043c:	eor	r2, r2, #1
   40440:	cmp	sl, r8
   40444:	movge	sl, #0
   40448:	andlt	sl, r2, #1
   4044c:	cmp	sl, #0
   40450:	beq	40478 <fputs@plt+0x2f308>
   40454:	ldr	r0, [pc, #844]	; 407a8 <fputs@plt+0x2f638>
   40458:	bl	2f3e4 <fputs@plt+0x1e274>
   4045c:	mov	fp, r0
   40460:	ldr	r0, [sp, #16]
   40464:	bl	3dcf0 <fputs@plt+0x2cb80>
   40468:	mov	r3, #0
   4046c:	str	r3, [r4, #12]
   40470:	mov	r5, fp
   40474:	b	403f8 <fputs@plt+0x2f288>
   40478:	cmp	r1, #480	; 0x1e0
   4047c:	bcc	40514 <fputs@plt+0x2f3a4>
   40480:	str	r1, [r4, #36]	; 0x24
   40484:	ldr	r2, [r9, #52]	; 0x34
   40488:	adds	r2, r2, #0
   4048c:	movne	r2, #1
   40490:	strb	r2, [r4, #17]
   40494:	ldr	r3, [r9, #64]	; 0x40
   40498:	adds	r3, r3, #0
   4049c:	movne	r3, #1
   404a0:	strb	r3, [r4, #18]
   404a4:	ldr	fp, [r4, #36]	; 0x24
   404a8:	mov	r1, #255	; 0xff
   404ac:	add	r0, fp, #67108864	; 0x4000000
   404b0:	sub	r0, r0, #12
   404b4:	lsl	r0, r0, #6
   404b8:	bl	70888 <fputs@plt+0x5f718>
   404bc:	mov	r1, #255	; 0xff
   404c0:	sub	r0, r0, #23
   404c4:	uxth	sl, r0
   404c8:	add	r0, fp, #134217728	; 0x8000000
   404cc:	sub	r0, r0, #12
   404d0:	strh	sl, [r4, #24]
   404d4:	lsl	r0, r0, #5
   404d8:	bl	70888 <fputs@plt+0x5f718>
   404dc:	cmp	sl, #127	; 0x7f
   404e0:	movhi	r3, #127	; 0x7f
   404e4:	sub	fp, fp, #35	; 0x23
   404e8:	strh	fp, [r4, #28]
   404ec:	strbls	sl, [r4, #21]
   404f0:	str	r8, [r4, #44]	; 0x2c
   404f4:	sub	r0, r0, #23
   404f8:	strbhi	r3, [r4, #21]
   404fc:	ldr	r3, [sp, #16]
   40500:	uxth	r0, r0
   40504:	strh	r0, [r4, #26]
   40508:	strh	r0, [r4, #30]
   4050c:	str	r3, [r4, #12]
   40510:	b	401dc <fputs@plt+0x2f06c>
   40514:	mov	fp, #26
   40518:	b	40460 <fputs@plt+0x2f2f0>
   4051c:	ldr	r8, [r4]
   40520:	ldr	r5, [r8, #44]	; 0x2c
   40524:	cmp	r5, #0
   40528:	bne	40428 <fputs@plt+0x2f2b8>
   4052c:	ldr	r3, [r6]
   40530:	ldrb	sl, [r8, #17]
   40534:	ldrb	r3, [r3, #68]	; 0x44
   40538:	cmp	sl, #1
   4053c:	sub	r3, r3, #2
   40540:	clz	r3, r3
   40544:	lsr	r3, r3, #5
   40548:	strb	r3, [r8, #22]
   4054c:	bne	4060c <fputs@plt+0x2f49c>
   40550:	ldr	r3, [r8, #216]	; 0xd8
   40554:	cmp	r3, #0
   40558:	beq	40678 <fputs@plt+0x2f508>
   4055c:	ldrb	r2, [r8, #4]
   40560:	cmp	r2, #0
   40564:	beq	405a0 <fputs@plt+0x2f430>
   40568:	ldrb	r3, [r3, #43]	; 0x2b
   4056c:	cmp	r3, #0
   40570:	bne	405a0 <fputs@plt+0x2f430>
   40574:	mov	r1, #4
   40578:	mov	r0, r8
   4057c:	bl	23404 <fputs@plt+0x12294>
   40580:	subs	r5, r0, #0
   40584:	bne	40428 <fputs@plt+0x2f2b8>
   40588:	ldr	r5, [r8, #216]	; 0xd8
   4058c:	mov	r0, r5
   40590:	ldrsh	r1, [r5, #40]	; 0x28
   40594:	add	r1, r1, #3
   40598:	bl	1b9c4 <fputs@plt+0xa854>
   4059c:	strb	sl, [r5, #43]	; 0x2b
   405a0:	ldr	sl, [r8, #216]	; 0xd8
   405a4:	ldrb	r1, [sl, #46]	; 0x2e
   405a8:	cmp	r1, #0
   405ac:	bne	40424 <fputs@plt+0x2f2b4>
   405b0:	mov	r2, #1
   405b4:	mov	r0, sl
   405b8:	bl	1b9e0 <fputs@plt+0xa870>
   405bc:	subs	r5, r0, #0
   405c0:	bne	40428 <fputs@plt+0x2f2b8>
   405c4:	ldr	r3, [sl, #32]
   405c8:	mov	fp, #1
   405cc:	strb	fp, [sl, #44]	; 0x2c
   405d0:	mov	r2, #48	; 0x30
   405d4:	ldr	r1, [r3]
   405d8:	add	r0, sl, #52	; 0x34
   405dc:	bl	10eac <memcmp@plt>
   405e0:	cmp	r0, #0
   405e4:	bne	4065c <fputs@plt+0x2f4ec>
   405e8:	mov	r3, #2
   405ec:	strb	r3, [r8, #17]
   405f0:	ldr	r3, [r8, #28]
   405f4:	mov	r2, #0
   405f8:	str	r3, [r8, #40]	; 0x28
   405fc:	str	r3, [r8, #36]	; 0x24
   40600:	str	r3, [r8, #32]
   40604:	mov	r3, #0
   40608:	strd	r2, [r8, #80]	; 0x50
   4060c:	ldr	r3, [r4, #44]	; 0x2c
   40610:	cmp	r3, #0
   40614:	bne	4062c <fputs@plt+0x2f4bc>
   40618:	mov	r0, r4
   4061c:	bl	3fed0 <fputs@plt+0x2ed60>
   40620:	mov	r5, r0
   40624:	cmp	r5, #0
   40628:	bne	40428 <fputs@plt+0x2f2b8>
   4062c:	ldr	r5, [sp, #4]
   40630:	uxtb	r3, r5
   40634:	cmp	r3, #5
   40638:	bne	406c0 <fputs@plt+0x2f550>
   4063c:	ldrb	r3, [r4, #20]
   40640:	cmp	r3, #0
   40644:	bne	402f8 <fputs@plt+0x2f188>
   40648:	mov	r0, r4
   4064c:	bl	18eb0 <fputs@plt+0x7d40>
   40650:	cmp	r0, #0
   40654:	bne	401dc <fputs@plt+0x2f06c>
   40658:	b	402f8 <fputs@plt+0x2f188>
   4065c:	mov	r1, r5
   40660:	mov	r2, fp
   40664:	mov	r0, sl
   40668:	bl	1ba54 <fputs@plt+0xa8e4>
   4066c:	strb	r5, [sl, #44]	; 0x2c
   40670:	ldr	r5, [pc, #308]	; 407ac <fputs@plt+0x2f63c>
   40674:	b	40428 <fputs@plt+0x2f2b8>
   40678:	mov	r1, #2
   4067c:	mov	r0, r8
   40680:	bl	23404 <fputs@plt+0x12294>
   40684:	cmp	r7, #1
   40688:	movle	r3, #0
   4068c:	movgt	r3, #1
   40690:	cmp	r0, #0
   40694:	movne	r3, #0
   40698:	cmp	r3, #0
   4069c:	mov	r5, r0
   406a0:	beq	406b4 <fputs@plt+0x2f544>
   406a4:	mov	r1, #4
   406a8:	mov	r0, r8
   406ac:	bl	23488 <fputs@plt+0x12318>
   406b0:	mov	r5, r0
   406b4:	cmp	r5, #0
   406b8:	beq	405e8 <fputs@plt+0x2f478>
   406bc:	b	40428 <fputs@plt+0x2f2b8>
   406c0:	cmp	r5, #0
   406c4:	bne	402f8 <fputs@plt+0x2f188>
   406c8:	ldrb	r3, [r6, #8]
   406cc:	cmp	r3, #0
   406d0:	bne	40700 <fputs@plt+0x2f590>
   406d4:	ldr	r3, [r4, #40]	; 0x28
   406d8:	add	r3, r3, #1
   406dc:	str	r3, [r4, #40]	; 0x28
   406e0:	ldrb	r3, [r6, #9]
   406e4:	cmp	r3, #0
   406e8:	movne	r3, #1
   406ec:	strbne	r3, [r6, #40]	; 0x28
   406f0:	ldrne	r3, [r4, #72]	; 0x48
   406f4:	strne	r3, [r6, #44]	; 0x2c
   406f8:	addne	r3, r6, #32
   406fc:	strne	r3, [r4, #72]	; 0x48
   40700:	cmp	r7, #0
   40704:	movne	r3, #2
   40708:	moveq	r3, #1
   4070c:	strb	r3, [r6, #8]
   40710:	ldrb	r2, [r4, #20]
   40714:	cmp	r2, r3
   40718:	strbcc	r3, [r4, #20]
   4071c:	cmp	r7, #0
   40720:	beq	40794 <fputs@plt+0x2f624>
   40724:	ldrh	r3, [r4, #22]
   40728:	ldr	r8, [r4, #12]
   4072c:	cmp	r7, #1
   40730:	bic	r3, r3, #32
   40734:	str	r6, [r4, #76]	; 0x4c
   40738:	uxth	r3, r3
   4073c:	orrgt	r3, r3, #32
   40740:	strh	r3, [r4, #22]
   40744:	ldr	r3, [r8, #56]	; 0x38
   40748:	ldr	r2, [r4, #44]	; 0x2c
   4074c:	ldr	r3, [r3, #28]
   40750:	rev	r3, r3
   40754:	cmp	r2, r3
   40758:	beq	40310 <fputs@plt+0x2f1a0>
   4075c:	ldr	r0, [r8, #72]	; 0x48
   40760:	bl	3c4a0 <fputs@plt+0x2b330>
   40764:	subs	r5, r0, #0
   40768:	ldreq	r3, [r4, #44]	; 0x2c
   4076c:	ldreq	r2, [r8, #56]	; 0x38
   40770:	reveq	r3, r3
   40774:	streq	r3, [r2, #28]
   40778:	b	402f8 <fputs@plt+0x2f188>
   4077c:	mov	r5, #0
   40780:	b	402f8 <fputs@plt+0x2f188>
   40784:	mov	r5, #8
   40788:	b	402f8 <fputs@plt+0x2f188>
   4078c:	ldr	r5, [sp, #4]
   40790:	b	402f8 <fputs@plt+0x2f188>
   40794:	mov	r5, #0
   40798:	b	4033c <fputs@plt+0x2f1cc>
   4079c:	andeq	r4, r7, r4, lsr #30
   407a0:	andeq	r0, r0, r6, lsl #2
   407a4:	strdeq	r8, [r7], -lr
   407a8:	andeq	lr, r0, r1, ror r5
   407ac:	andeq	r0, r0, r5, lsl #4
   407b0:	push	{r4, r5, r6, r7, r8, lr}
   407b4:	mov	r6, r1
   407b8:	ldm	r0, {r3, r4}
   407bc:	mov	r5, r2
   407c0:	str	r3, [r4, #4]
   407c4:	ldr	r3, [r4, #12]
   407c8:	ldr	r0, [r3, #72]	; 0x48
   407cc:	ldr	r7, [r3, #56]	; 0x38
   407d0:	bl	3c4a0 <fputs@plt+0x2b330>
   407d4:	cmp	r0, #0
   407d8:	popne	{r4, r5, r6, r7, r8, pc}
   407dc:	add	r2, r6, #9
   407e0:	rev	r3, r5
   407e4:	cmp	r6, #7
   407e8:	str	r3, [r7, r2, lsl #2]
   407ec:	strbeq	r5, [r4, #18]
   407f0:	pop	{r4, r5, r6, r7, r8, pc}
   407f4:	push	{r4, r5, r6, r7, r8, lr}
   407f8:	cmp	r1, #1
   407fc:	ldr	r4, [r0, #4]
   40800:	mov	r5, r1
   40804:	mov	r1, #0
   40808:	ldrh	r3, [r4, #22]
   4080c:	mov	r7, r0
   40810:	bic	r3, r3, #16
   40814:	uxth	r3, r3
   40818:	orreq	r3, r3, #16
   4081c:	strh	r3, [r4, #22]
   40820:	bl	40144 <fputs@plt+0x2efd4>
   40824:	cmp	r0, #0
   40828:	bne	4087c <fputs@plt+0x2f70c>
   4082c:	ldr	r3, [r4, #12]
   40830:	uxtb	r5, r5
   40834:	ldr	r6, [r3, #56]	; 0x38
   40838:	ldrb	r3, [r6, #18]
   4083c:	cmp	r3, r5
   40840:	bne	40850 <fputs@plt+0x2f6e0>
   40844:	ldrb	r3, [r6, #19]
   40848:	cmp	r3, r5
   4084c:	beq	4087c <fputs@plt+0x2f70c>
   40850:	mov	r1, #2
   40854:	mov	r0, r7
   40858:	bl	40144 <fputs@plt+0x2efd4>
   4085c:	cmp	r0, #0
   40860:	bne	4087c <fputs@plt+0x2f70c>
   40864:	ldr	r3, [r4, #12]
   40868:	ldr	r0, [r3, #72]	; 0x48
   4086c:	bl	3c4a0 <fputs@plt+0x2b330>
   40870:	cmp	r0, #0
   40874:	strbeq	r5, [r6, #18]
   40878:	strbeq	r5, [r6, #19]
   4087c:	ldrh	r3, [r4, #22]
   40880:	bic	r3, r3, #16
   40884:	strh	r3, [r4, #22]
   40888:	pop	{r4, r5, r6, r7, r8, pc}
   4088c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   40890:	sub	sp, sp, #44	; 0x2c
   40894:	ldr	fp, [r0, #12]
   40898:	str	r2, [sp, #12]
   4089c:	ldr	r2, [r0, #44]	; 0x2c
   408a0:	str	r3, [sp]
   408a4:	str	r2, [sp, #8]
   408a8:	ldr	r2, [fp, #56]	; 0x38
   408ac:	ldrb	r3, [sp, #80]	; 0x50
   408b0:	mov	r9, r1
   408b4:	ldr	r2, [r2, #36]	; 0x24
   408b8:	ldr	r1, [sp, #8]
   408bc:	rev	r2, r2
   408c0:	str	r3, [sp, #16]
   408c4:	cmp	r2, r1
   408c8:	mov	r3, #0
   408cc:	str	r3, [sp, #32]
   408d0:	str	r2, [sp, #20]
   408d4:	bcc	408f0 <fputs@plt+0x2f780>
   408d8:	ldr	r0, [pc, #1676]	; 40f6c <fputs@plt+0x2fdfc>
   408dc:	bl	2f3e4 <fputs@plt+0x1e274>
   408e0:	mov	r4, r0
   408e4:	mov	r0, r4
   408e8:	add	sp, sp, #44	; 0x2c
   408ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   408f0:	ldr	r2, [sp, #20]
   408f4:	mov	r5, r0
   408f8:	cmp	r2, #0
   408fc:	beq	40d70 <fputs@plt+0x2fc00>
   40900:	ldr	r2, [sp, #16]
   40904:	cmp	r2, #1
   40908:	bne	409e0 <fputs@plt+0x2f870>
   4090c:	ldr	r2, [sp]
   40910:	ldr	r1, [sp, #8]
   40914:	cmp	r2, r1
   40918:	movhi	r8, r3
   4091c:	bhi	40944 <fputs@plt+0x2f7d4>
   40920:	add	r2, sp, #36	; 0x24
   40924:	ldr	r1, [sp]
   40928:	bl	3e69c <fputs@plt+0x2d52c>
   4092c:	subs	r4, r0, #0
   40930:	bne	408e4 <fputs@plt+0x2f774>
   40934:	ldrb	r8, [sp, #36]	; 0x24
   40938:	cmp	r8, #2
   4093c:	movne	r8, #0
   40940:	moveq	r8, #1
   40944:	ldr	r0, [fp, #72]	; 0x48
   40948:	bl	3c4a0 <fputs@plt+0x2b330>
   4094c:	subs	r4, r0, #0
   40950:	bne	408e4 <fputs@plt+0x2f774>
   40954:	ldr	r3, [sp, #20]
   40958:	ldr	r2, [fp, #56]	; 0x38
   4095c:	sub	r3, r3, #1
   40960:	mov	r7, r4
   40964:	rev	r3, r3
   40968:	str	r3, [r2, #36]	; 0x24
   4096c:	ldr	r6, [sp, #32]
   40970:	cmp	r6, #0
   40974:	ldrne	r3, [r6, #56]	; 0x38
   40978:	ldreq	r3, [fp, #56]	; 0x38
   4097c:	ldrne	sl, [r3]
   40980:	ldreq	sl, [r3, #32]
   40984:	ldr	r3, [sp, #8]
   40988:	rev	sl, sl
   4098c:	cmp	sl, r3
   40990:	bhi	409ac <fputs@plt+0x2f83c>
   40994:	add	r3, r7, #1
   40998:	str	r3, [sp, #24]
   4099c:	ldr	r3, [sp, #20]
   409a0:	cmp	r7, r3
   409a4:	bls	409ec <fputs@plt+0x2f87c>
   409a8:	ldr	r7, [sp, #24]
   409ac:	ldr	r0, [pc, #1468]	; 40f70 <fputs@plt+0x2fe00>
   409b0:	bl	2f3e4 <fputs@plt+0x1e274>
   409b4:	str	r7, [sp, #24]
   409b8:	mov	r4, r0
   409bc:	cmp	r4, #0
   409c0:	beq	40a08 <fputs@plt+0x2f898>
   409c4:	mov	r3, #0
   409c8:	str	r3, [sp, #32]
   409cc:	ldr	r0, [sp, #32]
   409d0:	bl	3dcf0 <fputs@plt+0x2cb80>
   409d4:	mov	r0, r6
   409d8:	bl	3dcf0 <fputs@plt+0x2cb80>
   409dc:	b	408e4 <fputs@plt+0x2f774>
   409e0:	ldr	r3, [sp, #16]
   409e4:	cmp	r3, #2
   409e8:	b	4093c <fputs@plt+0x2f7cc>
   409ec:	mov	r3, #0
   409f0:	add	r2, sp, #32
   409f4:	mov	r1, sl
   409f8:	mov	r0, r5
   409fc:	bl	3e644 <fputs@plt+0x2d4d4>
   40a00:	mov	r4, r0
   40a04:	b	409bc <fputs@plt+0x2f84c>
   40a08:	ldr	r3, [sp, #32]
   40a0c:	ldr	r2, [r3, #56]	; 0x38
   40a10:	str	r2, [sp, #4]
   40a14:	ldr	r7, [r2, #4]
   40a18:	eor	r2, r8, #1
   40a1c:	rev	r7, r7
   40a20:	str	r2, [sp, #28]
   40a24:	cmp	r7, #0
   40a28:	movne	r2, #0
   40a2c:	andeq	r2, r2, #1
   40a30:	cmp	r2, #0
   40a34:	beq	40a74 <fputs@plt+0x2f904>
   40a38:	ldr	r0, [r3, #72]	; 0x48
   40a3c:	bl	3c4a0 <fputs@plt+0x2b330>
   40a40:	subs	r4, r0, #0
   40a44:	bne	409cc <fputs@plt+0x2f85c>
   40a48:	ldr	r3, [sp, #12]
   40a4c:	ldr	r2, [fp, #56]	; 0x38
   40a50:	str	sl, [r3]
   40a54:	ldr	r3, [sp, #32]
   40a58:	ldr	r1, [r3, #56]	; 0x38
   40a5c:	ldr	r1, [r1]
   40a60:	str	r4, [sp, #32]
   40a64:	str	r1, [r2, #32]
   40a68:	str	r3, [r9]
   40a6c:	mov	r7, r4
   40a70:	b	40b18 <fputs@plt+0x2f9a8>
   40a74:	ldr	r2, [r5, #36]	; 0x24
   40a78:	lsr	r2, r2, #2
   40a7c:	sub	r2, r2, #2
   40a80:	cmp	r7, r2
   40a84:	bls	40a98 <fputs@plt+0x2f928>
   40a88:	ldr	r0, [pc, #1252]	; 40f74 <fputs@plt+0x2fe04>
   40a8c:	bl	2f3e4 <fputs@plt+0x1e274>
   40a90:	mov	r4, r0
   40a94:	b	409cc <fputs@plt+0x2f85c>
   40a98:	cmp	r8, #0
   40a9c:	beq	40eb0 <fputs@plt+0x2fd40>
   40aa0:	ldr	r2, [sp]
   40aa4:	cmp	sl, r2
   40aa8:	beq	40acc <fputs@plt+0x2f95c>
   40aac:	ldr	r1, [sp, #16]
   40ab0:	movcc	r2, #1
   40ab4:	movcs	r2, #0
   40ab8:	cmp	r1, #2
   40abc:	movne	r2, #0
   40ac0:	andeq	r2, r2, #1
   40ac4:	cmp	r2, #0
   40ac8:	beq	40edc <fputs@plt+0x2fd6c>
   40acc:	ldr	r2, [sp, #12]
   40ad0:	ldr	r0, [r3, #72]	; 0x48
   40ad4:	str	sl, [r2]
   40ad8:	str	r3, [r9]
   40adc:	bl	3c4a0 <fputs@plt+0x2b330>
   40ae0:	subs	r8, r0, #0
   40ae4:	bne	40ea8 <fputs@plt+0x2fd38>
   40ae8:	cmp	r7, #0
   40aec:	bne	40b58 <fputs@plt+0x2f9e8>
   40af0:	cmp	r6, #0
   40af4:	bne	40b30 <fputs@plt+0x2f9c0>
   40af8:	ldr	r2, [sp, #32]
   40afc:	ldr	r3, [fp, #56]	; 0x38
   40b00:	ldr	r2, [r2, #56]	; 0x38
   40b04:	ldr	r2, [r2]
   40b08:	str	r2, [r3, #32]
   40b0c:	mov	r4, r8
   40b10:	mov	r7, #0
   40b14:	str	r7, [sp, #32]
   40b18:	mov	r0, r6
   40b1c:	bl	3dcf0 <fputs@plt+0x2cb80>
   40b20:	cmp	r7, #0
   40b24:	bne	40ed0 <fputs@plt+0x2fd60>
   40b28:	mov	r6, r7
   40b2c:	b	409cc <fputs@plt+0x2f85c>
   40b30:	ldr	r0, [r6, #72]	; 0x48
   40b34:	bl	3c4a0 <fputs@plt+0x2b330>
   40b38:	subs	r4, r0, #0
   40b3c:	bne	409cc <fputs@plt+0x2f85c>
   40b40:	ldr	r2, [sp, #32]
   40b44:	ldr	r3, [r6, #56]	; 0x38
   40b48:	ldr	r2, [r2, #56]	; 0x38
   40b4c:	ldr	r2, [r2]
   40b50:	str	r2, [r3]
   40b54:	b	40b0c <fputs@plt+0x2f99c>
   40b58:	ldr	r3, [sp, #32]
   40b5c:	ldr	r3, [r3, #56]	; 0x38
   40b60:	ldr	sl, [r3, #8]
   40b64:	ldr	r3, [sp, #8]
   40b68:	rev	r1, sl
   40b6c:	cmp	r1, r3
   40b70:	ldrhi	r0, [pc, #1024]	; 40f78 <fputs@plt+0x2fe08>
   40b74:	bhi	40a8c <fputs@plt+0x2f91c>
   40b78:	mov	r3, r8
   40b7c:	add	r2, sp, #36	; 0x24
   40b80:	mov	r0, r5
   40b84:	bl	3e644 <fputs@plt+0x2d4d4>
   40b88:	subs	r4, r0, #0
   40b8c:	bne	409cc <fputs@plt+0x2f85c>
   40b90:	ldr	r3, [sp, #36]	; 0x24
   40b94:	ldr	r0, [r3, #72]	; 0x48
   40b98:	bl	3c4a0 <fputs@plt+0x2b330>
   40b9c:	subs	r4, r0, #0
   40ba0:	beq	40bb0 <fputs@plt+0x2fa40>
   40ba4:	ldr	r0, [sp, #36]	; 0x24
   40ba8:	bl	3dcf0 <fputs@plt+0x2cb80>
   40bac:	b	409cc <fputs@plt+0x2f85c>
   40bb0:	ldr	r2, [sp, #32]
   40bb4:	ldr	r3, [sp, #36]	; 0x24
   40bb8:	ldr	r2, [r2, #56]	; 0x38
   40bbc:	ldr	r3, [r3, #56]	; 0x38
   40bc0:	ldr	r2, [r2]
   40bc4:	str	r2, [r3]
   40bc8:	ldr	r4, [sp, #36]	; 0x24
   40bcc:	sub	r3, r7, #1
   40bd0:	rev	r3, r3
   40bd4:	ldr	r2, [r4, #56]	; 0x38
   40bd8:	str	r3, [r2, #4]
   40bdc:	ldr	r3, [sp, #32]
   40be0:	ldr	r0, [r4, #56]	; 0x38
   40be4:	sub	r2, r7, #-1073741823	; 0xc0000001
   40be8:	ldr	r1, [r3, #56]	; 0x38
   40bec:	lsl	r2, r2, #2
   40bf0:	add	r1, r1, #12
   40bf4:	add	r0, r0, #8
   40bf8:	bl	10fe4 <memcpy@plt>
   40bfc:	mov	r0, r4
   40c00:	bl	3dcf0 <fputs@plt+0x2cb80>
   40c04:	cmp	r6, #0
   40c08:	ldreq	r3, [fp, #56]	; 0x38
   40c0c:	streq	sl, [r3, #32]
   40c10:	beq	40b0c <fputs@plt+0x2f99c>
   40c14:	ldr	r0, [r6, #72]	; 0x48
   40c18:	bl	3c4a0 <fputs@plt+0x2b330>
   40c1c:	subs	r4, r0, #0
   40c20:	bne	409cc <fputs@plt+0x2f85c>
   40c24:	ldr	r3, [r6, #56]	; 0x38
   40c28:	str	sl, [r3]
   40c2c:	b	40b0c <fputs@plt+0x2f99c>
   40c30:	ldr	r2, [r1], #4
   40c34:	ldr	r0, [sp]
   40c38:	rev	r2, r2
   40c3c:	cmp	r0, r2
   40c40:	bcs	40c54 <fputs@plt+0x2fae4>
   40c44:	add	r8, r8, #1
   40c48:	cmp	r8, r7
   40c4c:	bne	40c30 <fputs@plt+0x2fac0>
   40c50:	mov	r8, #0
   40c54:	ldr	r2, [sp, #4]
   40c58:	add	sl, r8, #2
   40c5c:	ldr	r1, [sp, #8]
   40c60:	ldr	r2, [r2, sl, lsl #2]
   40c64:	rev	r2, r2
   40c68:	cmp	r1, r2
   40c6c:	ldrcc	r0, [pc, #776]	; 40f7c <fputs@plt+0x2fe0c>
   40c70:	bcc	40a8c <fputs@plt+0x2f91c>
   40c74:	ldr	r1, [sp, #28]
   40c78:	ldr	r0, [sp]
   40c7c:	cmp	r0, r2
   40c80:	orreq	r1, r1, #1
   40c84:	cmp	r1, #0
   40c88:	bne	40cb0 <fputs@plt+0x2fb40>
   40c8c:	mov	r1, r0
   40c90:	ldr	r0, [sp, #16]
   40c94:	cmp	r1, r2
   40c98:	movls	r1, #0
   40c9c:	movhi	r1, #1
   40ca0:	cmp	r0, #2
   40ca4:	movne	r1, #0
   40ca8:	cmp	r1, #0
   40cac:	beq	40d68 <fputs@plt+0x2fbf8>
   40cb0:	ldr	r1, [sp, #12]
   40cb4:	ldr	r0, [r3, #72]	; 0x48
   40cb8:	str	r2, [r1]
   40cbc:	bl	3c4a0 <fputs@plt+0x2b330>
   40cc0:	subs	r4, r0, #0
   40cc4:	bne	409cc <fputs@plt+0x2f85c>
   40cc8:	sub	r1, r7, #1
   40ccc:	cmp	r8, r1
   40cd0:	addcc	r7, r7, #1
   40cd4:	ldrcc	r3, [sp, #4]
   40cd8:	rev	r1, r1
   40cdc:	ldrcc	r2, [r3, r7, lsl #2]
   40ce0:	strcc	r2, [r3, sl, lsl #2]
   40ce4:	ldr	r3, [sp, #4]
   40ce8:	str	r1, [r3, #4]
   40cec:	ldr	r3, [sp, #12]
   40cf0:	ldr	r0, [r5, #60]	; 0x3c
   40cf4:	cmp	r0, #0
   40cf8:	ldr	r7, [r3]
   40cfc:	beq	40d20 <fputs@plt+0x2fbb0>
   40d00:	ldr	r3, [r0]
   40d04:	cmp	r7, r3
   40d08:	movhi	r4, #1
   40d0c:	bhi	40d20 <fputs@plt+0x2fbb0>
   40d10:	mov	r1, r7
   40d14:	bl	15d2c <fputs@plt+0x4bbc>
   40d18:	adds	r4, r0, #0
   40d1c:	movne	r4, #1
   40d20:	eor	r3, r4, #1
   40d24:	mov	r1, r7
   40d28:	mov	r2, r9
   40d2c:	mov	r0, r5
   40d30:	bl	3e644 <fputs@plt+0x2d4d4>
   40d34:	subs	r4, r0, #0
   40d38:	movne	r7, #0
   40d3c:	bne	40b18 <fputs@plt+0x2f9a8>
   40d40:	ldr	r3, [r9]
   40d44:	mov	r7, #0
   40d48:	ldr	r0, [r3, #72]	; 0x48
   40d4c:	bl	3c4a0 <fputs@plt+0x2b330>
   40d50:	subs	r4, r0, #0
   40d54:	beq	40a6c <fputs@plt+0x2f8fc>
   40d58:	ldr	r0, [r9]
   40d5c:	bl	3dcf0 <fputs@plt+0x2cb80>
   40d60:	str	r7, [r9]
   40d64:	b	40b18 <fputs@plt+0x2f9a8>
   40d68:	mov	r7, #1
   40d6c:	b	40b18 <fputs@plt+0x2f9a8>
   40d70:	ldrb	r6, [r0, #19]
   40d74:	ldr	r0, [fp, #72]	; 0x48
   40d78:	bl	3c4a0 <fputs@plt+0x2b330>
   40d7c:	subs	r4, r0, #0
   40d80:	bne	408e4 <fputs@plt+0x2f774>
   40d84:	ldr	r4, [r5, #44]	; 0x2c
   40d88:	ldr	r7, [pc, #496]	; 40f80 <fputs@plt+0x2fe10>
   40d8c:	add	r8, r4, #1
   40d90:	str	r8, [r5, #44]	; 0x2c
   40d94:	ldr	r1, [r5, #32]
   40d98:	ldr	r0, [r7, #608]	; 0x260
   40d9c:	bl	70888 <fputs@plt+0x5f718>
   40da0:	ldrb	r3, [r5, #17]
   40da4:	clz	r6, r6
   40da8:	lsr	r6, r6, #5
   40dac:	add	r0, r0, #1
   40db0:	cmp	r8, r0
   40db4:	addeq	r4, r4, #2
   40db8:	streq	r4, [r5, #44]	; 0x2c
   40dbc:	cmp	r3, #0
   40dc0:	beq	40e48 <fputs@plt+0x2fcd8>
   40dc4:	ldr	r4, [r5, #44]	; 0x2c
   40dc8:	mov	r0, r5
   40dcc:	mov	r1, r4
   40dd0:	bl	1683c <fputs@plt+0x56cc>
   40dd4:	cmp	r4, r0
   40dd8:	bne	40e48 <fputs@plt+0x2fcd8>
   40ddc:	add	r2, sp, #40	; 0x28
   40de0:	mov	r3, #0
   40de4:	str	r3, [r2, #-4]!
   40de8:	mov	r1, r4
   40dec:	mov	r3, r6
   40df0:	mov	r0, r5
   40df4:	bl	3e644 <fputs@plt+0x2d4d4>
   40df8:	subs	r4, r0, #0
   40dfc:	bne	408e4 <fputs@plt+0x2f774>
   40e00:	ldr	r3, [sp, #36]	; 0x24
   40e04:	ldr	r0, [r3, #72]	; 0x48
   40e08:	bl	3c4a0 <fputs@plt+0x2b330>
   40e0c:	mov	r4, r0
   40e10:	ldr	r0, [sp, #36]	; 0x24
   40e14:	bl	3dcf0 <fputs@plt+0x2cb80>
   40e18:	cmp	r4, #0
   40e1c:	bne	408e4 <fputs@plt+0x2f774>
   40e20:	ldr	r4, [r5, #44]	; 0x2c
   40e24:	ldr	r1, [r5, #32]
   40e28:	add	r8, r4, #1
   40e2c:	str	r8, [r5, #44]	; 0x2c
   40e30:	ldr	r0, [r7, #608]	; 0x260
   40e34:	bl	70888 <fputs@plt+0x5f718>
   40e38:	add	r0, r0, #1
   40e3c:	cmp	r8, r0
   40e40:	addeq	r4, r4, #2
   40e44:	streq	r4, [r5, #44]	; 0x2c
   40e48:	ldr	r3, [r5, #12]
   40e4c:	mov	r0, r5
   40e50:	ldr	r2, [r3, #56]	; 0x38
   40e54:	ldr	r3, [r5, #44]	; 0x2c
   40e58:	rev	r3, r3
   40e5c:	str	r3, [r2, #28]
   40e60:	ldr	r3, [sp, #12]
   40e64:	ldr	r1, [r5, #44]	; 0x2c
   40e68:	mov	r2, r9
   40e6c:	str	r1, [r3]
   40e70:	mov	r3, r6
   40e74:	bl	3e644 <fputs@plt+0x2d4d4>
   40e78:	subs	r4, r0, #0
   40e7c:	bne	408e4 <fputs@plt+0x2f774>
   40e80:	ldr	r3, [r9]
   40e84:	mov	r6, #0
   40e88:	ldr	r0, [r3, #72]	; 0x48
   40e8c:	bl	3c4a0 <fputs@plt+0x2b330>
   40e90:	subs	r4, r0, #0
   40e94:	beq	40ec0 <fputs@plt+0x2fd50>
   40e98:	ldr	r0, [r9]
   40e9c:	bl	3dcf0 <fputs@plt+0x2cb80>
   40ea0:	str	r6, [r9]
   40ea4:	b	409cc <fputs@plt+0x2f85c>
   40ea8:	mov	r4, r8
   40eac:	b	409cc <fputs@plt+0x2f85c>
   40eb0:	cmp	r7, #0
   40eb4:	bne	40ee4 <fputs@plt+0x2fd74>
   40eb8:	mov	r0, r6
   40ebc:	bl	3dcf0 <fputs@plt+0x2cb80>
   40ec0:	mov	r6, r4
   40ec4:	b	409cc <fputs@plt+0x2f85c>
   40ec8:	mov	r0, r6
   40ecc:	bl	3dcf0 <fputs@plt+0x2cb80>
   40ed0:	mov	r8, #1
   40ed4:	ldr	r7, [sp, #24]
   40ed8:	b	4096c <fputs@plt+0x2f7fc>
   40edc:	cmp	r7, #0
   40ee0:	beq	40ec8 <fputs@plt+0x2fd58>
   40ee4:	ldr	r2, [sp]
   40ee8:	cmp	r2, #0
   40eec:	ldreq	r8, [sp]
   40ef0:	beq	40c54 <fputs@plt+0x2fae4>
   40ef4:	ldr	r2, [sp, #16]
   40ef8:	cmp	r2, #2
   40efc:	ldr	r2, [sp, #4]
   40f00:	moveq	r8, #0
   40f04:	addeq	r1, r2, #8
   40f08:	beq	40c48 <fputs@plt+0x2fad8>
   40f0c:	ldr	r0, [r2, #8]
   40f10:	ldr	r2, [sp]
   40f14:	rev	r0, r0
   40f18:	sub	r0, r0, r2
   40f1c:	bl	15948 <fputs@plt+0x47d8>
   40f20:	ldr	r2, [sp, #4]
   40f24:	mov	r8, #0
   40f28:	add	sl, r2, #12
   40f2c:	mov	r2, #1
   40f30:	mov	r1, r0
   40f34:	cmp	r2, r7
   40f38:	bcs	40c54 <fputs@plt+0x2fae4>
   40f3c:	ldr	r0, [sl]
   40f40:	ldr	ip, [sp]
   40f44:	rev	r0, r0
   40f48:	sub	r0, r0, ip
   40f4c:	bl	15948 <fputs@plt+0x47d8>
   40f50:	add	sl, sl, #4
   40f54:	cmp	r1, r0
   40f58:	movle	r0, r1
   40f5c:	movgt	r8, r2
   40f60:	mov	r1, r0
   40f64:	add	r2, r2, #1
   40f68:	b	40f34 <fputs@plt+0x2fdc4>
   40f6c:	andeq	lr, r0, sl, lsr #31
   40f70:	andeq	lr, r0, r2, ror #31
   40f74:	strdeq	lr, [r0], -pc	; <UNPREDICTABLE>
   40f78:	andeq	pc, r0, r1, lsr #32
   40f7c:	andeq	pc, r0, r2, rrx
   40f80:	andeq	ip, r8, r0, lsr r1
   40f84:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   40f88:	ldr	r7, [sp, #40]	; 0x28
   40f8c:	ldr	sl, [r7]
   40f90:	cmp	sl, #0
   40f94:	bne	40fb8 <fputs@plt+0x2fe48>
   40f98:	cmp	r1, #0
   40f9c:	mov	r4, r1
   40fa0:	mov	r6, r3
   40fa4:	mov	r8, r2
   40fa8:	bne	40fc0 <fputs@plt+0x2fe50>
   40fac:	ldr	r0, [pc, #164]	; 41058 <fputs@plt+0x2fee8>
   40fb0:	bl	2f3e4 <fputs@plt+0x1e274>
   40fb4:	str	r0, [r7]
   40fb8:	add	sp, sp, #8
   40fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   40fc0:	mov	r5, r0
   40fc4:	bl	1683c <fputs@plt+0x56cc>
   40fc8:	mov	r3, sl
   40fcc:	add	r2, sp, #4
   40fd0:	mov	r1, r0
   40fd4:	mov	r9, r0
   40fd8:	ldr	r0, [r5]
   40fdc:	bl	3dfd8 <fputs@plt+0x2ce68>
   40fe0:	cmp	r0, #0
   40fe4:	bne	40fb4 <fputs@plt+0x2fe44>
   40fe8:	sub	r4, r4, r9
   40fec:	add	r4, r4, r4, lsl #2
   40ff0:	subs	r9, r4, #5
   40ff4:	bpl	41010 <fputs@plt+0x2fea0>
   40ff8:	ldr	r0, [pc, #92]	; 4105c <fputs@plt+0x2feec>
   40ffc:	bl	2f3e4 <fputs@plt+0x1e274>
   41000:	str	r0, [r7]
   41004:	ldr	r0, [sp, #4]
   41008:	bl	3dce4 <fputs@plt+0x2cb74>
   4100c:	b	40fb8 <fputs@plt+0x2fe48>
   41010:	ldr	r0, [sp, #4]
   41014:	ldr	r5, [r0, #4]
   41018:	ldrb	r3, [r5, r9]
   4101c:	cmp	r3, r8
   41020:	bne	41038 <fputs@plt+0x2fec8>
   41024:	add	r3, r5, r4
   41028:	ldr	r3, [r3, #-4]
   4102c:	rev	r3, r3
   41030:	cmp	r3, r6
   41034:	beq	41004 <fputs@plt+0x2fe94>
   41038:	bl	3c4a0 <fputs@plt+0x2b330>
   4103c:	cmp	r0, #0
   41040:	addeq	r4, r5, r4
   41044:	reveq	r6, r6
   41048:	str	r0, [r7]
   4104c:	strbeq	r8, [r5, r9]
   41050:	streq	r6, [r4, #-4]
   41054:	b	41004 <fputs@plt+0x2fe94>
   41058:	muleq	r0, lr, sp
   4105c:	andeq	sp, r0, r9, lsr #27
   41060:	ldr	r3, [r2]
   41064:	cmp	r3, #0
   41068:	bxne	lr
   4106c:	push	{r4, r5, r6, lr}
   41070:	sub	sp, sp, #32
   41074:	ldr	r3, [r0, #80]	; 0x50
   41078:	mov	r6, r2
   4107c:	add	r2, sp, #8
   41080:	mov	r4, r0
   41084:	mov	r5, r1
   41088:	blx	r3
   4108c:	ldrh	r2, [sp, #24]
   41090:	ldr	r3, [sp, #20]
   41094:	cmp	r2, r3
   41098:	bcs	410c0 <fputs@plt+0x2ff50>
   4109c:	ldrh	r3, [sp, #26]
   410a0:	mov	r2, #3
   410a4:	add	r5, r5, r3
   410a8:	ldr	r1, [r5, #-4]
   410ac:	str	r6, [sp]
   410b0:	rev	r1, r1
   410b4:	ldr	r3, [r4, #84]	; 0x54
   410b8:	ldr	r0, [r4, #52]	; 0x34
   410bc:	bl	40f84 <fputs@plt+0x2fe14>
   410c0:	add	sp, sp, #32
   410c4:	pop	{r4, r5, r6, pc}
   410c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   410cc:	sub	sp, sp, #28
   410d0:	mov	r4, r0
   410d4:	ldr	r6, [r0, #52]	; 0x34
   410d8:	ldrb	r9, [r0]
   410dc:	ldr	r7, [r0, #84]	; 0x54
   410e0:	bl	2f7dc <fputs@plt+0x1e66c>
   410e4:	cmp	r0, #0
   410e8:	str	r0, [sp, #20]
   410ec:	bne	41140 <fputs@plt+0x2ffd0>
   410f0:	ldrh	sl, [r4, #18]
   410f4:	mov	r5, r0
   410f8:	add	r8, sp, #20
   410fc:	mov	fp, #5
   41100:	cmp	r5, sl
   41104:	blt	41150 <fputs@plt+0x2ffe0>
   41108:	ldrb	r3, [r4, #4]
   4110c:	cmp	r3, #0
   41110:	bne	41140 <fputs@plt+0x2ffd0>
   41114:	ldrb	r2, [r4, #5]
   41118:	ldr	r3, [r4, #56]	; 0x38
   4111c:	mov	r0, r6
   41120:	add	r3, r3, r2
   41124:	mov	r2, #5
   41128:	ldr	r1, [r3, #8]
   4112c:	add	r3, sp, #20
   41130:	str	r3, [sp]
   41134:	rev	r1, r1
   41138:	mov	r3, r7
   4113c:	bl	40f84 <fputs@plt+0x2fe14>
   41140:	ldr	r0, [sp, #20]
   41144:	strb	r9, [r4]
   41148:	add	sp, sp, #28
   4114c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41150:	ldr	r2, [r4, #64]	; 0x40
   41154:	lsl	r3, r5, #1
   41158:	mov	r0, r4
   4115c:	ldrh	r3, [r2, r3]
   41160:	rev16	r2, r3
   41164:	ldrh	r3, [r4, #20]
   41168:	and	r3, r3, r2
   4116c:	ldr	r2, [r4, #56]	; 0x38
   41170:	add	r3, r2, r3
   41174:	mov	r1, r3
   41178:	mov	r2, r8
   4117c:	str	r3, [sp, #12]
   41180:	bl	41060 <fputs@plt+0x2fef0>
   41184:	ldrb	r2, [r4, #4]
   41188:	ldr	r3, [sp, #12]
   4118c:	cmp	r2, #0
   41190:	bne	411b0 <fputs@plt+0x30040>
   41194:	ldr	r1, [r3]
   41198:	mov	r2, fp
   4119c:	str	r8, [sp]
   411a0:	mov	r3, r7
   411a4:	rev	r1, r1
   411a8:	mov	r0, r6
   411ac:	bl	40f84 <fputs@plt+0x2fe14>
   411b0:	add	r5, r5, #1
   411b4:	b	41100 <fputs@plt+0x2ff90>
   411b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   411bc:	mov	r4, r1
   411c0:	ldrb	r5, [r0, #5]
   411c4:	ldr	r1, [r0, #56]	; 0x38
   411c8:	ldr	r9, [r0, #52]	; 0x34
   411cc:	add	r5, r1, r5
   411d0:	mov	r6, r0
   411d4:	ldrb	r3, [r5, #5]
   411d8:	ldrb	r0, [r5, #6]
   411dc:	ldr	r7, [r4, #84]	; 0x54
   411e0:	ldr	sl, [r4, #56]	; 0x38
   411e4:	mov	r8, r2
   411e8:	ldr	r2, [r9, #36]	; 0x24
   411ec:	orr	r0, r0, r3, lsl #8
   411f0:	cmp	r7, #1
   411f4:	sub	r2, r2, r0
   411f8:	add	r1, r1, r0
   411fc:	add	r0, sl, r0
   41200:	moveq	r7, #100	; 0x64
   41204:	movne	r7, #0
   41208:	bl	10fe4 <memcpy@plt>
   4120c:	ldrh	r2, [r6, #18]
   41210:	ldrh	r3, [r6, #14]
   41214:	mov	r1, r5
   41218:	add	r0, sl, r7
   4121c:	add	r2, r3, r2, lsl #1
   41220:	bl	10fe4 <memcpy@plt>
   41224:	mov	r3, #0
   41228:	strb	r3, [r4]
   4122c:	mov	r0, r4
   41230:	bl	2f5b0 <fputs@plt+0x1e440>
   41234:	cmp	r0, #0
   41238:	beq	41244 <fputs@plt+0x300d4>
   4123c:	str	r0, [r8]
   41240:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   41244:	ldrb	r3, [r9, #17]
   41248:	cmp	r3, #0
   4124c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   41250:	mov	r0, r4
   41254:	bl	410c8 <fputs@plt+0x2ff58>
   41258:	b	4123c <fputs@plt+0x300cc>
   4125c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41260:	mov	r7, r2
   41264:	ldr	r6, [r0]
   41268:	sub	sp, sp, #60	; 0x3c
   4126c:	mov	sl, r1
   41270:	ldrb	r2, [r6, #16]
   41274:	str	r0, [sp, #12]
   41278:	str	r3, [sp, #16]
   4127c:	cmp	r2, #0
   41280:	ldr	r5, [sp, #96]	; 0x60
   41284:	ldr	r9, [r1, #84]	; 0x54
   41288:	ldr	r8, [r1, #72]	; 0x48
   4128c:	bne	41394 <fputs@plt+0x30224>
   41290:	ldrh	r2, [r8, #24]
   41294:	tst	r2, #2
   41298:	beq	412ac <fputs@plt+0x3013c>
   4129c:	mov	r0, r8
   412a0:	bl	217dc <fputs@plt+0x1066c>
   412a4:	subs	fp, r0, #0
   412a8:	bne	413a4 <fputs@plt+0x30234>
   412ac:	ldrh	r2, [r8, #24]
   412b0:	ldr	r4, [sp, #100]	; 0x64
   412b4:	clz	r4, r4
   412b8:	lsr	r4, r4, #5
   412bc:	ands	r4, r4, r2, lsr #3
   412c0:	bic	r2, r2, #8
   412c4:	strh	r2, [r8, #24]
   412c8:	mov	r1, r5
   412cc:	add	r0, r6, #212	; 0xd4
   412d0:	ldrne	r4, [r8, #20]
   412d4:	bl	22660 <fputs@plt+0x114f0>
   412d8:	subs	fp, r0, #0
   412dc:	beq	4130c <fputs@plt+0x3019c>
   412e0:	ldrh	r2, [fp, #24]
   412e4:	ldrh	r1, [r8, #24]
   412e8:	and	r2, r2, #8
   412ec:	orr	r2, r2, r1
   412f0:	strh	r2, [r8, #24]
   412f4:	ldrb	r2, [r6, #16]
   412f8:	cmp	r2, #0
   412fc:	beq	413f0 <fputs@plt+0x30280>
   41300:	ldr	r1, [r6, #28]
   41304:	add	r1, r1, #1
   41308:	bl	16010 <fputs@plt+0x4ea0>
   4130c:	ldr	r2, [r8, #20]
   41310:	mov	r1, r5
   41314:	mov	r0, r8
   41318:	str	r2, [sp, #20]
   4131c:	bl	16010 <fputs@plt+0x4ea0>
   41320:	mov	r0, r8
   41324:	bl	15fdc <fputs@plt+0x4e6c>
   41328:	ldrb	r3, [r6, #16]
   4132c:	ldr	r2, [sp, #20]
   41330:	cmp	r3, #0
   41334:	beq	4134c <fputs@plt+0x301dc>
   41338:	mov	r0, fp
   4133c:	mov	r1, r2
   41340:	bl	16010 <fputs@plt+0x4ea0>
   41344:	mov	r0, fp
   41348:	bl	3dbb0 <fputs@plt+0x2ca40>
   4134c:	cmp	r4, #0
   41350:	moveq	fp, r4
   41354:	beq	413a4 <fputs@plt+0x30234>
   41358:	mov	r3, #0
   4135c:	add	r2, sp, #32
   41360:	mov	r1, r4
   41364:	mov	r0, r6
   41368:	bl	3dfd8 <fputs@plt+0x2ce68>
   4136c:	subs	fp, r0, #0
   41370:	beq	413f8 <fputs@plt+0x30288>
   41374:	ldr	r3, [r6, #32]
   41378:	cmp	r4, r3
   4137c:	bhi	413a4 <fputs@plt+0x30234>
   41380:	ldr	r2, [r6, #208]	; 0xd0
   41384:	mov	r1, r4
   41388:	ldr	r0, [r6, #60]	; 0x3c
   4138c:	bl	19560 <fputs@plt+0x83f0>
   41390:	b	413a4 <fputs@plt+0x30234>
   41394:	mov	r0, r8
   41398:	bl	3c4a0 <fputs@plt+0x2b330>
   4139c:	subs	fp, r0, #0
   413a0:	beq	41290 <fputs@plt+0x30120>
   413a4:	cmp	fp, #0
   413a8:	str	fp, [sp, #28]
   413ac:	bne	413e4 <fputs@plt+0x30274>
   413b0:	and	r3, r7, #251	; 0xfb
   413b4:	cmp	r3, #1
   413b8:	str	r5, [sl, #84]	; 0x54
   413bc:	bne	41418 <fputs@plt+0x302a8>
   413c0:	mov	r0, sl
   413c4:	bl	410c8 <fputs@plt+0x2ff58>
   413c8:	mov	fp, r0
   413cc:	str	r0, [sp, #28]
   413d0:	cmp	fp, #0
   413d4:	bne	413e4 <fputs@plt+0x30274>
   413d8:	cmp	r7, #1
   413dc:	bne	4144c <fputs@plt+0x302dc>
   413e0:	ldr	fp, [sp, #28]
   413e4:	mov	r0, fp
   413e8:	add	sp, sp, #60	; 0x3c
   413ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   413f0:	bl	15f8c <fputs@plt+0x4e1c>
   413f4:	b	4130c <fputs@plt+0x3019c>
   413f8:	ldr	r0, [sp, #32]
   413fc:	ldrh	r3, [r0, #24]
   41400:	orr	r3, r3, #8
   41404:	strh	r3, [r0, #24]
   41408:	bl	15fdc <fputs@plt+0x4e6c>
   4140c:	ldr	r0, [sp, #32]
   41410:	bl	3dbb0 <fputs@plt+0x2ca40>
   41414:	b	413a4 <fputs@plt+0x30234>
   41418:	ldr	r3, [sl, #56]	; 0x38
   4141c:	ldr	r1, [r3]
   41420:	rev	r1, r1
   41424:	cmp	r1, #0
   41428:	beq	413d8 <fputs@plt+0x30268>
   4142c:	add	r3, sp, #28
   41430:	str	r3, [sp]
   41434:	mov	r2, #4
   41438:	mov	r3, r5
   4143c:	ldr	r0, [sp, #12]
   41440:	bl	40f84 <fputs@plt+0x2fe14>
   41444:	ldr	fp, [sp, #28]
   41448:	b	413d0 <fputs@plt+0x30260>
   4144c:	mov	r3, #0
   41450:	add	r2, sp, #24
   41454:	ldr	r1, [sp, #16]
   41458:	ldr	r0, [sp, #12]
   4145c:	bl	3e600 <fputs@plt+0x2d490>
   41460:	cmp	r0, #0
   41464:	mov	fp, r0
   41468:	str	r0, [sp, #28]
   4146c:	bne	413e4 <fputs@plt+0x30274>
   41470:	ldr	r3, [sp, #24]
   41474:	ldr	r0, [r3, #72]	; 0x48
   41478:	bl	3c4a0 <fputs@plt+0x2b330>
   4147c:	cmp	r0, #0
   41480:	mov	r6, r0
   41484:	str	r0, [sp, #28]
   41488:	beq	41498 <fputs@plt+0x30328>
   4148c:	ldr	r0, [sp, #24]
   41490:	bl	3dcf0 <fputs@plt+0x2cb80>
   41494:	b	413e0 <fputs@plt+0x30270>
   41498:	cmp	r7, #4
   4149c:	ldr	r4, [sp, #24]
   414a0:	bne	414d0 <fputs@plt+0x30360>
   414a4:	ldr	r2, [r4, #56]	; 0x38
   414a8:	ldr	r3, [r2]
   414ac:	rev	r3, r3
   414b0:	cmp	r9, r3
   414b4:	reveq	r3, r5
   414b8:	ldrne	r0, [pc, #332]	; 4160c <fputs@plt+0x3049c>
   414bc:	streq	r3, [r2]
   414c0:	beq	414f4 <fputs@plt+0x30384>
   414c4:	bl	2f3e4 <fputs@plt+0x1e274>
   414c8:	mov	r6, r0
   414cc:	b	414f4 <fputs@plt+0x30384>
   414d0:	ldrb	r3, [r4]
   414d4:	mov	r0, r4
   414d8:	mov	r8, r3
   414dc:	bl	2f7dc <fputs@plt+0x1e66c>
   414e0:	subs	r6, r0, #0
   414e4:	moveq	fp, r6
   414e8:	ldrheq	r3, [r4, #18]
   414ec:	streq	r3, [sp, #20]
   414f0:	beq	415c4 <fputs@plt+0x30454>
   414f4:	ldr	r0, [sp, #24]
   414f8:	str	r6, [sp, #28]
   414fc:	bl	3dcf0 <fputs@plt+0x2cb80>
   41500:	ldr	r3, [sp, #28]
   41504:	cmp	r3, #0
   41508:	bne	413e0 <fputs@plt+0x30270>
   4150c:	add	r3, sp, #28
   41510:	str	r3, [sp]
   41514:	mov	r2, r7
   41518:	ldr	r3, [sp, #16]
   4151c:	mov	r1, r5
   41520:	ldr	r0, [sp, #12]
   41524:	bl	40f84 <fputs@plt+0x2fe14>
   41528:	b	413e0 <fputs@plt+0x30270>
   4152c:	ldr	r2, [r4, #64]	; 0x40
   41530:	lsl	r3, fp, #1
   41534:	ldrh	sl, [r4, #20]
   41538:	ldrh	r3, [r2, r3]
   4153c:	cmp	r7, #3
   41540:	rev16	r3, r3
   41544:	and	r3, r3, sl
   41548:	ldr	sl, [r4, #56]	; 0x38
   4154c:	add	sl, sl, r3
   41550:	bne	415a0 <fputs@plt+0x30430>
   41554:	ldr	r3, [r4, #80]	; 0x50
   41558:	add	r2, sp, #32
   4155c:	mov	r1, sl
   41560:	mov	r0, r4
   41564:	blx	r3
   41568:	ldrh	r2, [sp, #48]	; 0x30
   4156c:	ldr	r3, [sp, #44]	; 0x2c
   41570:	cmp	r2, r3
   41574:	bcs	415c0 <fputs@plt+0x30450>
   41578:	ldrh	r3, [sp, #50]	; 0x32
   4157c:	ldrh	r0, [r4, #20]
   41580:	ldr	r2, [r4, #56]	; 0x38
   41584:	sub	r1, r3, #1
   41588:	add	r1, sl, r1
   4158c:	add	r2, r2, r0
   41590:	cmp	r1, r2
   41594:	bhi	415c0 <fputs@plt+0x30450>
   41598:	sub	r3, r3, #4
   4159c:	add	sl, sl, r3
   415a0:	ldr	r3, [sl]
   415a4:	rev	r3, r3
   415a8:	cmp	r9, r3
   415ac:	bne	415c0 <fputs@plt+0x30450>
   415b0:	rev	r3, r5
   415b4:	str	r3, [sl]
   415b8:	strb	r8, [r4]
   415bc:	b	414f4 <fputs@plt+0x30384>
   415c0:	add	fp, fp, #1
   415c4:	ldr	r3, [sp, #20]
   415c8:	cmp	r3, fp
   415cc:	bgt	4152c <fputs@plt+0x303bc>
   415d0:	bne	415b8 <fputs@plt+0x30448>
   415d4:	cmp	r7, #5
   415d8:	bne	415f8 <fputs@plt+0x30488>
   415dc:	ldrb	r3, [r4, #5]
   415e0:	ldr	r1, [r4, #56]	; 0x38
   415e4:	add	r3, r3, #8
   415e8:	ldr	r2, [r1, r3]
   415ec:	rev	r2, r2
   415f0:	cmp	r9, r2
   415f4:	beq	41600 <fputs@plt+0x30490>
   415f8:	ldr	r0, [pc, #16]	; 41610 <fputs@plt+0x304a0>
   415fc:	b	414c4 <fputs@plt+0x30354>
   41600:	rev	r2, r5
   41604:	str	r2, [r1, r3]
   41608:	b	415b8 <fputs@plt+0x30448>
   4160c:	strdeq	lr, [r0], -r7
   41610:	andeq	lr, r0, fp, lsl r7
   41614:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   41618:	mov	r9, r1
   4161c:	sub	sp, sp, #32
   41620:	mov	r1, r2
   41624:	mov	r6, r2
   41628:	mov	r5, r0
   4162c:	mov	r7, r3
   41630:	bl	1683c <fputs@plt+0x56cc>
   41634:	cmp	r6, r0
   41638:	beq	417dc <fputs@plt+0x3066c>
   4163c:	ldr	r3, [pc, #432]	; 417f4 <fputs@plt+0x30684>
   41640:	ldr	r1, [r5, #32]
   41644:	ldr	r0, [r3, #608]	; 0x260
   41648:	bl	70888 <fputs@plt+0x5f718>
   4164c:	add	r0, r0, #1
   41650:	cmp	r6, r0
   41654:	beq	417dc <fputs@plt+0x3066c>
   41658:	ldr	r3, [r5, #12]
   4165c:	ldr	r3, [r3, #56]	; 0x38
   41660:	ldr	r3, [r3, #36]	; 0x24
   41664:	cmp	r3, #0
   41668:	moveq	r4, #101	; 0x65
   4166c:	beq	416a4 <fputs@plt+0x30534>
   41670:	add	r3, sp, #16
   41674:	add	r2, sp, #15
   41678:	mov	r1, r6
   4167c:	mov	r0, r5
   41680:	bl	3e69c <fputs@plt+0x2d52c>
   41684:	subs	r4, r0, #0
   41688:	bne	416a4 <fputs@plt+0x30534>
   4168c:	ldrb	r3, [sp, #15]
   41690:	cmp	r3, #1
   41694:	bne	416b0 <fputs@plt+0x30540>
   41698:	ldr	r0, [pc, #344]	; 417f8 <fputs@plt+0x30688>
   4169c:	bl	2f3e4 <fputs@plt+0x1e274>
   416a0:	mov	r4, r0
   416a4:	mov	r0, r4
   416a8:	add	sp, sp, #32
   416ac:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   416b0:	cmp	r3, #2
   416b4:	bne	41738 <fputs@plt+0x305c8>
   416b8:	cmp	r7, #0
   416bc:	bne	417e4 <fputs@plt+0x30674>
   416c0:	mov	r3, #1
   416c4:	str	r3, [sp]
   416c8:	add	r2, sp, #24
   416cc:	mov	r3, r6
   416d0:	add	r1, sp, #28
   416d4:	mov	r0, r5
   416d8:	bl	4088c <fputs@plt+0x2f71c>
   416dc:	subs	r4, r0, #0
   416e0:	bne	416a4 <fputs@plt+0x30534>
   416e4:	ldr	r0, [sp, #28]
   416e8:	bl	3dcf0 <fputs@plt+0x2cb80>
   416ec:	ldr	r3, [pc, #256]	; 417f4 <fputs@plt+0x30684>
   416f0:	ldr	r1, [r5, #32]
   416f4:	ldr	r0, [r3, #608]	; 0x260
   416f8:	bl	70888 <fputs@plt+0x5f718>
   416fc:	add	r8, r0, #1
   41700:	sub	r4, r6, #1
   41704:	cmp	r4, r8
   41708:	beq	417ec <fputs@plt+0x3067c>
   4170c:	mov	r1, r4
   41710:	mov	r0, r5
   41714:	bl	1683c <fputs@plt+0x56cc>
   41718:	cmp	r4, r0
   4171c:	mov	r6, r0
   41720:	beq	41700 <fputs@plt+0x30590>
   41724:	mov	r3, #1
   41728:	str	r4, [r5, #44]	; 0x2c
   4172c:	strb	r3, [r5, #19]
   41730:	mov	r4, r7
   41734:	b	416a4 <fputs@plt+0x30534>
   41738:	mov	r3, r4
   4173c:	add	r2, sp, #24
   41740:	mov	r1, r6
   41744:	mov	r0, r5
   41748:	bl	3e600 <fputs@plt+0x2d490>
   4174c:	subs	r4, r0, #0
   41750:	bne	416a4 <fputs@plt+0x30534>
   41754:	cmp	r7, #0
   41758:	movne	r8, r4
   4175c:	moveq	r8, r9
   41760:	moveq	sl, #2
   41764:	movne	sl, r8
   41768:	str	sl, [sp]
   4176c:	mov	r3, r8
   41770:	add	r2, sp, #20
   41774:	add	r1, sp, #28
   41778:	mov	r0, r5
   4177c:	bl	4088c <fputs@plt+0x2f71c>
   41780:	subs	r4, r0, #0
   41784:	beq	41794 <fputs@plt+0x30624>
   41788:	ldr	r0, [sp, #24]
   4178c:	bl	3dcf0 <fputs@plt+0x2cb80>
   41790:	b	416a4 <fputs@plt+0x30534>
   41794:	ldr	r0, [sp, #28]
   41798:	bl	3dcf0 <fputs@plt+0x2cb80>
   4179c:	cmp	r7, #0
   417a0:	ldr	r3, [sp, #20]
   417a4:	beq	417b0 <fputs@plt+0x30640>
   417a8:	cmp	r9, r3
   417ac:	bcc	41768 <fputs@plt+0x305f8>
   417b0:	ldrb	r2, [sp, #15]
   417b4:	stm	sp, {r3, r7}
   417b8:	ldr	r1, [sp, #24]
   417bc:	ldr	r3, [sp, #16]
   417c0:	mov	r0, r5
   417c4:	bl	4125c <fputs@plt+0x300ec>
   417c8:	mov	r4, r0
   417cc:	ldr	r0, [sp, #24]
   417d0:	bl	3dcf0 <fputs@plt+0x2cb80>
   417d4:	cmp	r4, #0
   417d8:	bne	416a4 <fputs@plt+0x30534>
   417dc:	cmp	r7, #0
   417e0:	beq	416ec <fputs@plt+0x3057c>
   417e4:	mov	r4, #0
   417e8:	b	416a4 <fputs@plt+0x30534>
   417ec:	mov	r6, r8
   417f0:	b	41700 <fputs@plt+0x30590>
   417f4:	andeq	ip, r8, r0, lsr r1
   417f8:	andeq	lr, r0, r1, lsr #15
   417fc:	push	{r4, r5, r6, r7, r8, lr}
   41800:	sub	sp, sp, #24
   41804:	mov	r3, #0
   41808:	cmp	r2, #1
   4180c:	str	r3, [sp, #12]
   41810:	ldr	r8, [r0, #12]
   41814:	bhi	41828 <fputs@plt+0x306b8>
   41818:	ldr	r0, [pc, #740]	; 41b04 <fputs@plt+0x30994>
   4181c:	bl	2f3e4 <fputs@plt+0x1e274>
   41820:	add	sp, sp, #24
   41824:	pop	{r4, r5, r6, r7, r8, pc}
   41828:	cmp	r1, #0
   4182c:	mov	r4, r0
   41830:	mov	r6, r2
   41834:	beq	41934 <fputs@plt+0x307c4>
   41838:	ldr	r3, [r1, #72]	; 0x48
   4183c:	str	r1, [sp, #16]
   41840:	ldrh	r2, [r3, #26]
   41844:	add	r2, r2, #1
   41848:	strh	r2, [r3, #26]
   4184c:	ldr	r2, [r3, #28]
   41850:	ldr	r3, [r2, #12]
   41854:	add	r3, r3, #1
   41858:	str	r3, [r2, #12]
   4185c:	ldr	r0, [r8, #72]	; 0x48
   41860:	bl	3c4a0 <fputs@plt+0x2b330>
   41864:	cmp	r0, #0
   41868:	str	r0, [sp, #20]
   4186c:	bne	41960 <fputs@plt+0x307f0>
   41870:	ldr	r2, [r8, #56]	; 0x38
   41874:	ldr	r5, [r2, #36]	; 0x24
   41878:	rev	r5, r5
   4187c:	add	r3, r5, #1
   41880:	rev	r3, r3
   41884:	str	r3, [r2, #36]	; 0x24
   41888:	ldrh	r3, [r4, #22]
   4188c:	tst	r3, #4
   41890:	beq	418d0 <fputs@plt+0x30760>
   41894:	ldr	r3, [sp, #16]
   41898:	cmp	r3, #0
   4189c:	beq	41944 <fputs@plt+0x307d4>
   418a0:	ldr	r3, [sp, #16]
   418a4:	ldr	r0, [r3, #72]	; 0x48
   418a8:	bl	3c4a0 <fputs@plt+0x2b330>
   418ac:	cmp	r0, #0
   418b0:	mov	r1, r0
   418b4:	str	r0, [sp, #20]
   418b8:	bne	41960 <fputs@plt+0x307f0>
   418bc:	ldr	r3, [sp, #16]
   418c0:	ldr	r2, [r3, #52]	; 0x34
   418c4:	ldr	r0, [r3, #56]	; 0x38
   418c8:	ldr	r2, [r2, #32]
   418cc:	bl	10f48 <memset@plt>
   418d0:	ldrb	r3, [r4, #17]
   418d4:	cmp	r3, #0
   418d8:	bne	41984 <fputs@plt+0x30814>
   418dc:	cmp	r5, #0
   418e0:	bne	419b0 <fputs@plt+0x30840>
   418e4:	ldr	r3, [sp, #16]
   418e8:	cmp	r3, #0
   418ec:	beq	41ac0 <fputs@plt+0x30950>
   418f0:	ldr	r3, [sp, #16]
   418f4:	ldr	r0, [r3, #72]	; 0x48
   418f8:	bl	3c4a0 <fputs@plt+0x2b330>
   418fc:	cmp	r0, #0
   41900:	str	r0, [sp, #20]
   41904:	bne	41960 <fputs@plt+0x307f0>
   41908:	ldr	r3, [sp, #16]
   4190c:	rev	r5, r5
   41910:	rev	r6, r6
   41914:	ldr	r3, [r3, #56]	; 0x38
   41918:	str	r5, [r3]
   4191c:	ldr	r3, [sp, #16]
   41920:	ldr	r3, [r3, #56]	; 0x38
   41924:	str	r0, [r3, #4]
   41928:	ldr	r3, [r8, #56]	; 0x38
   4192c:	str	r6, [r3, #32]
   41930:	b	41960 <fputs@plt+0x307f0>
   41934:	mov	r1, r2
   41938:	bl	226a0 <fputs@plt+0x11530>
   4193c:	str	r0, [sp, #16]
   41940:	b	4185c <fputs@plt+0x306ec>
   41944:	add	r2, sp, #16
   41948:	mov	r1, r6
   4194c:	mov	r0, r4
   41950:	bl	3e600 <fputs@plt+0x2d490>
   41954:	cmp	r0, #0
   41958:	str	r0, [sp, #20]
   4195c:	beq	418a0 <fputs@plt+0x30730>
   41960:	ldr	r0, [sp, #16]
   41964:	cmp	r0, #0
   41968:	movne	r3, #0
   4196c:	strbne	r3, [r0]
   41970:	bl	3dcf0 <fputs@plt+0x2cb80>
   41974:	ldr	r0, [sp, #12]
   41978:	bl	3dcf0 <fputs@plt+0x2cb80>
   4197c:	ldr	r0, [sp, #20]
   41980:	b	41820 <fputs@plt+0x306b0>
   41984:	add	r3, sp, #20
   41988:	str	r3, [sp]
   4198c:	mov	r2, #2
   41990:	mov	r3, #0
   41994:	mov	r1, r6
   41998:	mov	r0, r4
   4199c:	bl	40f84 <fputs@plt+0x2fe14>
   419a0:	ldr	r3, [sp, #20]
   419a4:	cmp	r3, #0
   419a8:	bne	41960 <fputs@plt+0x307f0>
   419ac:	b	418dc <fputs@plt+0x3076c>
   419b0:	ldr	r3, [r8, #56]	; 0x38
   419b4:	add	r2, sp, #12
   419b8:	mov	r0, r4
   419bc:	ldr	r5, [r3, #32]
   419c0:	mov	r3, #0
   419c4:	rev	r5, r5
   419c8:	mov	r1, r5
   419cc:	bl	3e600 <fputs@plt+0x2d490>
   419d0:	cmp	r0, #0
   419d4:	str	r0, [sp, #20]
   419d8:	bne	41960 <fputs@plt+0x307f0>
   419dc:	ldr	r2, [sp, #12]
   419e0:	ldr	r3, [r2, #56]	; 0x38
   419e4:	ldr	r7, [r3, #4]
   419e8:	ldr	r3, [r4, #36]	; 0x24
   419ec:	rev	r7, r7
   419f0:	lsr	r3, r3, #2
   419f4:	sub	r1, r3, #2
   419f8:	cmp	r1, r7
   419fc:	bcs	41a10 <fputs@plt+0x308a0>
   41a00:	ldr	r0, [pc, #256]	; 41b08 <fputs@plt+0x30998>
   41a04:	bl	2f3e4 <fputs@plt+0x1e274>
   41a08:	str	r0, [sp, #20]
   41a0c:	b	41960 <fputs@plt+0x307f0>
   41a10:	sub	r3, r3, #8
   41a14:	cmp	r3, r7
   41a18:	bls	418e4 <fputs@plt+0x30774>
   41a1c:	ldr	r0, [r2, #72]	; 0x48
   41a20:	bl	3c4a0 <fputs@plt+0x2b330>
   41a24:	cmp	r0, #0
   41a28:	mov	r5, r0
   41a2c:	str	r0, [sp, #20]
   41a30:	bne	41960 <fputs@plt+0x307f0>
   41a34:	ldr	r2, [sp, #12]
   41a38:	add	r3, r7, #1
   41a3c:	rev	r3, r3
   41a40:	ldr	r1, [r2, #56]	; 0x38
   41a44:	add	r7, r7, #2
   41a48:	str	r3, [r1, #4]
   41a4c:	ldr	r2, [r2, #56]	; 0x38
   41a50:	rev	r3, r6
   41a54:	str	r3, [r2, r7, lsl #2]
   41a58:	ldr	r3, [sp, #16]
   41a5c:	cmp	r3, #0
   41a60:	beq	41a98 <fputs@plt+0x30928>
   41a64:	ldrh	r2, [r4, #22]
   41a68:	tst	r2, #4
   41a6c:	bne	41a98 <fputs@plt+0x30928>
   41a70:	ldr	r2, [r3, #72]	; 0x48
   41a74:	ldrh	r3, [r2, #24]
   41a78:	tst	r3, #2
   41a7c:	beq	41a98 <fputs@plt+0x30928>
   41a80:	ldr	r1, [r2, #16]
   41a84:	ldr	r1, [r1, #104]	; 0x68
   41a88:	cmp	r1, #0
   41a8c:	biceq	r3, r3, #4
   41a90:	orreq	r3, r3, #32
   41a94:	strheq	r3, [r2, #24]
   41a98:	ldr	r3, [r4, #60]	; 0x3c
   41a9c:	cmp	r3, #0
   41aa0:	bne	41ae0 <fputs@plt+0x30970>
   41aa4:	ldr	r0, [r4, #44]	; 0x2c
   41aa8:	bl	21228 <fputs@plt+0x100b8>
   41aac:	cmp	r0, #0
   41ab0:	str	r0, [r4, #60]	; 0x3c
   41ab4:	bne	41ae0 <fputs@plt+0x30970>
   41ab8:	mov	r5, #7
   41abc:	b	41afc <fputs@plt+0x3098c>
   41ac0:	add	r2, sp, #16
   41ac4:	mov	r1, r6
   41ac8:	mov	r0, r4
   41acc:	bl	3e600 <fputs@plt+0x2d490>
   41ad0:	cmp	r0, #0
   41ad4:	str	r0, [sp, #20]
   41ad8:	bne	41960 <fputs@plt+0x307f0>
   41adc:	b	418f0 <fputs@plt+0x30780>
   41ae0:	ldr	r0, [r4, #60]	; 0x3c
   41ae4:	ldr	r3, [r0]
   41ae8:	cmp	r6, r3
   41aec:	bhi	41afc <fputs@plt+0x3098c>
   41af0:	mov	r1, r6
   41af4:	bl	215d4 <fputs@plt+0x10464>
   41af8:	mov	r5, r0
   41afc:	str	r5, [sp, #20]
   41b00:	b	41960 <fputs@plt+0x307f0>
   41b04:	andeq	pc, r0, r0, ror #1
   41b08:	andeq	pc, r0, r5, lsl r1	; <UNPREDICTABLE>
   41b0c:	push	{r4, r5, r6, r7, r8, lr}
   41b10:	sub	sp, sp, #32
   41b14:	ldr	r3, [r0, #80]	; 0x50
   41b18:	mov	r7, r2
   41b1c:	add	r2, sp, #8
   41b20:	mov	r5, r0
   41b24:	ldr	r6, [r0, #52]	; 0x34
   41b28:	mov	r4, r1
   41b2c:	blx	r3
   41b30:	ldrh	r0, [sp, #24]
   41b34:	ldrh	r2, [sp, #26]
   41b38:	ldr	r3, [sp, #20]
   41b3c:	cmp	r0, r3
   41b40:	strh	r2, [r7]
   41b44:	bne	41b58 <fputs@plt+0x309e8>
   41b48:	mov	r5, #0
   41b4c:	mov	r0, r5
   41b50:	add	sp, sp, #32
   41b54:	pop	{r4, r5, r6, r7, r8, pc}
   41b58:	ldrh	lr, [r5, #20]
   41b5c:	ldr	r1, [r5, #56]	; 0x38
   41b60:	sub	ip, r2, #1
   41b64:	add	ip, r4, ip
   41b68:	add	r1, r1, lr
   41b6c:	cmp	ip, r1
   41b70:	ldrhi	r0, [pc, #264]	; 41c80 <fputs@plt+0x30b10>
   41b74:	bhi	41bcc <fputs@plt+0x30a5c>
   41b78:	ldr	r1, [r6, #36]	; 0x24
   41b7c:	sub	r3, r3, #1
   41b80:	sub	r1, r1, #4
   41b84:	sub	r0, r3, r0
   41b88:	add	r0, r0, r1
   41b8c:	add	r4, r4, r2
   41b90:	bl	70888 <fputs@plt+0x5f718>
   41b94:	ldr	r4, [r4, #-4]
   41b98:	mov	r8, #0
   41b9c:	rev	r4, r4
   41ba0:	sub	r7, r0, #1
   41ba4:	cmn	r7, #1
   41ba8:	beq	41b48 <fputs@plt+0x309d8>
   41bac:	cmp	r4, #1
   41bb0:	str	r8, [sp]
   41bb4:	str	r8, [sp, #4]
   41bb8:	bls	41bc8 <fputs@plt+0x30a58>
   41bbc:	ldr	r3, [r6, #44]	; 0x2c
   41bc0:	cmp	r4, r3
   41bc4:	bls	41bd8 <fputs@plt+0x30a68>
   41bc8:	ldr	r0, [pc, #180]	; 41c84 <fputs@plt+0x30b14>
   41bcc:	bl	2f3e4 <fputs@plt+0x1e274>
   41bd0:	mov	r5, r0
   41bd4:	b	41b4c <fputs@plt+0x309dc>
   41bd8:	cmp	r7, #0
   41bdc:	bne	41c2c <fputs@plt+0x30abc>
   41be0:	ldr	r3, [sp, #4]
   41be4:	cmp	r3, #0
   41be8:	bne	41c04 <fputs@plt+0x30a94>
   41bec:	mov	r1, r4
   41bf0:	mov	r0, r6
   41bf4:	bl	226a0 <fputs@plt+0x11530>
   41bf8:	cmp	r0, #0
   41bfc:	str	r0, [sp, #4]
   41c00:	beq	41c18 <fputs@plt+0x30aa8>
   41c04:	ldr	r3, [sp, #4]
   41c08:	ldr	r3, [r3, #72]	; 0x48
   41c0c:	ldrsh	r3, [r3, #26]
   41c10:	cmp	r3, #1
   41c14:	bne	41c4c <fputs@plt+0x30adc>
   41c18:	mov	r2, r4
   41c1c:	ldr	r1, [sp, #4]
   41c20:	mov	r0, r6
   41c24:	bl	417fc <fputs@plt+0x3068c>
   41c28:	b	41c54 <fputs@plt+0x30ae4>
   41c2c:	mov	r3, sp
   41c30:	add	r2, sp, #4
   41c34:	mov	r1, r4
   41c38:	mov	r0, r6
   41c3c:	bl	3e7ec <fputs@plt+0x2d67c>
   41c40:	subs	r5, r0, #0
   41c44:	beq	41be0 <fputs@plt+0x30a70>
   41c48:	b	41b4c <fputs@plt+0x309dc>
   41c4c:	ldr	r0, [pc, #52]	; 41c88 <fputs@plt+0x30b18>
   41c50:	bl	2f3e4 <fputs@plt+0x1e274>
   41c54:	ldr	r3, [sp, #4]
   41c58:	mov	r5, r0
   41c5c:	cmp	r3, #0
   41c60:	beq	41c6c <fputs@plt+0x30afc>
   41c64:	ldr	r0, [r3, #72]	; 0x48
   41c68:	bl	3dce4 <fputs@plt+0x2cb74>
   41c6c:	cmp	r5, #0
   41c70:	sub	r7, r7, #1
   41c74:	bne	41b4c <fputs@plt+0x309dc>
   41c78:	ldr	r4, [sp]
   41c7c:	b	41ba4 <fputs@plt+0x30a34>
   41c80:	andeq	pc, r0, r2, ror r1	; <UNPREDICTABLE>
   41c84:	andeq	pc, r0, r2, lsl #3
   41c88:	muleq	r0, r6, r1
   41c8c:	ldr	r3, [r1]
   41c90:	cmp	r3, #0
   41c94:	bxne	lr
   41c98:	push	{r4, lr}
   41c9c:	mov	r4, r1
   41ca0:	ldr	r2, [r0, #84]	; 0x54
   41ca4:	mov	r1, r0
   41ca8:	ldr	r0, [r0, #52]	; 0x34
   41cac:	bl	417fc <fputs@plt+0x3068c>
   41cb0:	str	r0, [r4]
   41cb4:	pop	{r4, pc}
   41cb8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41cbc:	sub	sp, sp, #20
   41cc0:	mov	sl, r3
   41cc4:	ldr	r3, [sp, #64]	; 0x40
   41cc8:	mov	r9, r2
   41ccc:	ldr	r5, [sp, #56]	; 0x38
   41cd0:	ldr	r2, [r3]
   41cd4:	cmp	r2, #0
   41cd8:	bne	41d48 <fputs@plt+0x30bd8>
   41cdc:	ldrb	r2, [r0, #1]
   41ce0:	mov	r4, r0
   41ce4:	mov	fp, r1
   41ce8:	cmp	r2, #0
   41cec:	bne	41d00 <fputs@plt+0x30b90>
   41cf0:	ldrh	r1, [r0, #16]
   41cf4:	add	r2, sl, #1
   41cf8:	cmp	r2, r1
   41cfc:	blt	41d50 <fputs@plt+0x30be0>
   41d00:	cmp	r5, #0
   41d04:	beq	41d1c <fputs@plt+0x30bac>
   41d08:	mov	r1, r9
   41d0c:	mov	r2, sl
   41d10:	mov	r0, r5
   41d14:	bl	10fe4 <memcpy@plt>
   41d18:	mov	r9, r5
   41d1c:	ldr	r3, [sp, #60]	; 0x3c
   41d20:	cmp	r3, #0
   41d24:	revne	r3, r3
   41d28:	strne	r3, [r9]
   41d2c:	ldrb	r3, [r4, #1]
   41d30:	add	r2, r3, #1
   41d34:	add	r3, r3, #8
   41d38:	strb	r2, [r4, #1]
   41d3c:	str	r9, [r4, r3, lsl #2]
   41d40:	add	r4, r4, r3, lsl #1
   41d44:	strh	fp, [r4, #6]
   41d48:	add	sp, sp, #20
   41d4c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41d50:	ldr	r0, [r0, #72]	; 0x48
   41d54:	bl	3c4a0 <fputs@plt+0x2b330>
   41d58:	cmp	r0, #0
   41d5c:	ldrne	r3, [sp, #64]	; 0x40
   41d60:	strne	r0, [r3]
   41d64:	bne	41d48 <fputs@plt+0x30bd8>
   41d68:	ldrb	r2, [r4, #5]
   41d6c:	ldrh	r1, [r4, #18]
   41d70:	ldr	r7, [r4, #56]	; 0x38
   41d74:	add	r3, r2, #5
   41d78:	ldrh	r8, [r4, #14]
   41d7c:	str	r3, [sp]
   41d80:	add	r3, r2, #6
   41d84:	str	r3, [sp, #4]
   41d88:	add	r3, r2, #5
   41d8c:	str	r0, [sp, #12]
   41d90:	add	r8, r8, r1, lsl #1
   41d94:	ldrb	r1, [r7, r3]
   41d98:	add	r3, r2, #6
   41d9c:	ldrb	r5, [r7, r3]
   41da0:	orr	r5, r5, r1, lsl #8
   41da4:	cmp	r8, r5
   41da8:	ble	41e90 <fputs@plt+0x30d20>
   41dac:	cmp	r5, #0
   41db0:	bne	41dc4 <fputs@plt+0x30c54>
   41db4:	ldr	r1, [r4, #52]	; 0x34
   41db8:	ldr	r5, [r1, #36]	; 0x24
   41dbc:	cmp	r5, #65536	; 0x10000
   41dc0:	beq	41e90 <fputs@plt+0x30d20>
   41dc4:	ldr	r0, [pc, #388]	; 41f50 <fputs@plt+0x30de0>
   41dc8:	bl	2f3e4 <fputs@plt+0x1e274>
   41dcc:	subs	r6, r0, #0
   41dd0:	bne	41f44 <fputs@plt+0x30dd4>
   41dd4:	ldrh	r2, [r4, #16]
   41dd8:	mov	r1, r9
   41ddc:	add	r0, r7, r6
   41de0:	sub	r2, r2, sl
   41de4:	sub	r2, r2, #2
   41de8:	strh	r2, [r4, #16]
   41dec:	mov	r2, sl
   41df0:	bl	10fe4 <memcpy@plt>
   41df4:	ldr	r3, [sp, #60]	; 0x3c
   41df8:	cmp	r3, #0
   41dfc:	revne	r3, r3
   41e00:	strne	r3, [r7, r6]
   41e04:	ldrh	r2, [r4, #18]
   41e08:	ldr	r8, [r4, #64]	; 0x40
   41e0c:	sub	r2, r2, fp
   41e10:	add	r5, r8, fp, lsl #1
   41e14:	lsl	r2, r2, #1
   41e18:	mov	r1, r5
   41e1c:	add	r0, r5, #2
   41e20:	bl	110b0 <memmove@plt>
   41e24:	asr	r3, r6, #8
   41e28:	strb	r3, [r8, fp, lsl #1]
   41e2c:	strb	r6, [r5, #1]
   41e30:	ldrb	r2, [r4, #5]
   41e34:	ldrh	r3, [r4, #18]
   41e38:	add	r2, r2, #4
   41e3c:	add	r3, r3, #1
   41e40:	strh	r3, [r4, #18]
   41e44:	ldrb	r3, [r7, r2]
   41e48:	add	r3, r3, #1
   41e4c:	uxtb	r3, r3
   41e50:	cmp	r3, #0
   41e54:	strb	r3, [r7, r2]
   41e58:	ldrbeq	r3, [r4, #5]
   41e5c:	addeq	r3, r3, #3
   41e60:	ldrbeq	r2, [r7, r3]
   41e64:	addeq	r2, r2, #1
   41e68:	strbeq	r2, [r7, r3]
   41e6c:	ldr	r3, [r4, #52]	; 0x34
   41e70:	ldrb	r3, [r3, #17]
   41e74:	cmp	r3, #0
   41e78:	beq	41d48 <fputs@plt+0x30bd8>
   41e7c:	ldr	r2, [sp, #64]	; 0x40
   41e80:	mov	r1, r9
   41e84:	mov	r0, r4
   41e88:	bl	41060 <fputs@plt+0x2fef0>
   41e8c:	b	41d48 <fputs@plt+0x30bd8>
   41e90:	add	r2, r7, r2
   41e94:	ldrb	r1, [r2, #2]
   41e98:	cmp	r1, #0
   41e9c:	bne	41f10 <fputs@plt+0x30da0>
   41ea0:	ldrb	r2, [r2, #1]
   41ea4:	cmp	r2, #0
   41ea8:	bne	41f10 <fputs@plt+0x30da0>
   41eac:	add	r8, r8, #2
   41eb0:	add	r8, r8, sl
   41eb4:	cmp	r5, r8
   41eb8:	bge	41ef4 <fputs@plt+0x30d84>
   41ebc:	mov	r0, r4
   41ec0:	bl	2fdfc <fputs@plt+0x1ec8c>
   41ec4:	cmp	r0, #0
   41ec8:	mov	r6, r0
   41ecc:	str	r0, [sp, #12]
   41ed0:	bne	41f44 <fputs@plt+0x30dd4>
   41ed4:	ldr	r3, [sp]
   41ed8:	ldrb	r2, [r7, r3]
   41edc:	ldr	r3, [sp, #4]
   41ee0:	ldrb	r5, [r7, r3]
   41ee4:	orr	r5, r5, r2, lsl #8
   41ee8:	sub	r5, r5, #1
   41eec:	uxth	r5, r5
   41ef0:	add	r5, r5, #1
   41ef4:	sub	r6, r5, sl
   41ef8:	ldr	r3, [sp]
   41efc:	asr	r2, r6, #8
   41f00:	strb	r2, [r7, r3]
   41f04:	ldr	r3, [sp, #4]
   41f08:	strb	r6, [r7, r3]
   41f0c:	b	41dd4 <fputs@plt+0x30c64>
   41f10:	add	r2, r8, #1
   41f14:	cmp	r2, r5
   41f18:	bge	41eac <fputs@plt+0x30d3c>
   41f1c:	add	r2, sp, #12
   41f20:	mov	r1, sl
   41f24:	mov	r0, r4
   41f28:	bl	2fcec <fputs@plt+0x1eb7c>
   41f2c:	cmp	r0, #0
   41f30:	subne	r6, r0, r7
   41f34:	bne	41dd4 <fputs@plt+0x30c64>
   41f38:	ldr	r6, [sp, #12]
   41f3c:	cmp	r6, #0
   41f40:	beq	41eac <fputs@plt+0x30d3c>
   41f44:	ldr	r3, [sp, #64]	; 0x40
   41f48:	str	r6, [r3]
   41f4c:	b	41d48 <fputs@plt+0x30bd8>
   41f50:	ldrdeq	sp, [r0], -ip
   41f54:	ldr	r3, [r0, #4]
   41f58:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41f5c:	sub	sp, sp, #332	; 0x14c
   41f60:	mov	r1, #3
   41f64:	str	r0, [sp, #32]
   41f68:	ldr	r0, [r3, #36]	; 0x24
   41f6c:	lsl	r0, r0, #1
   41f70:	bl	70888 <fputs@plt+0x5f718>
   41f74:	mov	r3, #0
   41f78:	str	r3, [sp, #60]	; 0x3c
   41f7c:	str	r0, [sp, #96]	; 0x60
   41f80:	ldr	r3, [sp, #32]
   41f84:	ldrsb	r3, [r3, #68]	; 0x44
   41f88:	str	r3, [sp, #24]
   41f8c:	ldr	r2, [sp, #24]
   41f90:	ldr	r3, [sp, #32]
   41f94:	add	r2, r3, r2, lsl #2
   41f98:	ldr	r3, [r2, #120]	; 0x78
   41f9c:	str	r3, [sp, #20]
   41fa0:	ldr	r3, [sp, #24]
   41fa4:	cmp	r3, #0
   41fa8:	ldr	r3, [sp, #20]
   41fac:	ldrb	r3, [r3, #1]
   41fb0:	bne	42114 <fputs@plt+0x30fa4>
   41fb4:	cmp	r3, #0
   41fb8:	beq	421e8 <fputs@plt+0x31078>
   41fbc:	ldr	r3, [sp, #24]
   41fc0:	str	r3, [sp, #284]	; 0x11c
   41fc4:	str	r3, [sp, #304]	; 0x130
   41fc8:	ldr	r3, [sp, #20]
   41fcc:	ldr	r0, [r3, #72]	; 0x48
   41fd0:	ldr	r4, [r3, #52]	; 0x34
   41fd4:	bl	3c4a0 <fputs@plt+0x2b330>
   41fd8:	cmp	r0, #0
   41fdc:	str	r0, [sp, #264]	; 0x108
   41fe0:	bne	42054 <fputs@plt+0x30ee4>
   41fe4:	ldr	r3, [sp, #20]
   41fe8:	str	r0, [sp]
   41fec:	add	r2, sp, #304	; 0x130
   41ff0:	ldr	r3, [r3, #84]	; 0x54
   41ff4:	add	r1, sp, #284	; 0x11c
   41ff8:	mov	r0, r4
   41ffc:	bl	4088c <fputs@plt+0x2f71c>
   42000:	cmp	r0, #0
   42004:	str	r0, [sp, #264]	; 0x108
   42008:	bne	4201c <fputs@plt+0x30eac>
   4200c:	add	r2, sp, #264	; 0x108
   42010:	ldr	r1, [sp, #284]	; 0x11c
   42014:	ldr	r0, [sp, #20]
   42018:	bl	411b8 <fputs@plt+0x30048>
   4201c:	ldrb	r3, [r4, #17]
   42020:	cmp	r3, #0
   42024:	beq	42048 <fputs@plt+0x30ed8>
   42028:	add	r3, sp, #264	; 0x108
   4202c:	str	r3, [sp]
   42030:	ldr	r3, [sp, #20]
   42034:	mov	r2, #5
   42038:	ldr	r1, [sp, #304]	; 0x130
   4203c:	ldr	r3, [r3, #84]	; 0x54
   42040:	mov	r0, r4
   42044:	bl	40f84 <fputs@plt+0x2fe14>
   42048:	ldr	r3, [sp, #264]	; 0x108
   4204c:	cmp	r3, #0
   42050:	beq	42094 <fputs@plt+0x30f24>
   42054:	ldr	r2, [sp, #32]
   42058:	mov	r3, #0
   4205c:	ldr	r0, [sp, #284]	; 0x11c
   42060:	str	r3, [r2, #124]	; 0x7c
   42064:	bl	3dcf0 <fputs@plt+0x2cb80>
   42068:	ldr	r3, [sp, #264]	; 0x108
   4206c:	cmp	r3, #0
   42070:	str	r3, [sp, #24]
   42074:	bne	421e8 <fputs@plt+0x31078>
   42078:	ldr	r2, [sp, #32]
   4207c:	mov	r3, #1
   42080:	strb	r3, [r2, #68]	; 0x44
   42084:	mov	r3, #0
   42088:	strh	r3, [r2, #80]	; 0x50
   4208c:	strh	r3, [r2, #82]	; 0x52
   42090:	b	41f80 <fputs@plt+0x30e10>
   42094:	ldr	r3, [sp, #20]
   42098:	ldr	r4, [sp, #284]	; 0x11c
   4209c:	add	r1, r3, #22
   420a0:	ldrb	r2, [r3, #1]
   420a4:	add	r0, r4, #22
   420a8:	lsl	r2, r2, #1
   420ac:	bl	10fe4 <memcpy@plt>
   420b0:	ldr	r3, [sp, #20]
   420b4:	add	r0, r4, #32
   420b8:	add	r1, r3, #32
   420bc:	ldrb	r2, [r3, #1]
   420c0:	lsl	r2, r2, #2
   420c4:	bl	10fe4 <memcpy@plt>
   420c8:	ldr	r3, [sp, #20]
   420cc:	ldr	r0, [sp, #20]
   420d0:	ldrb	r3, [r3, #1]
   420d4:	strb	r3, [r4, #1]
   420d8:	ldr	r3, [r4, #56]	; 0x38
   420dc:	ldrb	r1, [r3]
   420e0:	and	r1, r1, #247	; 0xf7
   420e4:	bl	2f4e0 <fputs@plt+0x1e370>
   420e8:	ldr	r3, [sp, #20]
   420ec:	ldr	r2, [sp, #304]	; 0x130
   420f0:	ldrb	r1, [r3, #5]
   420f4:	ldr	r3, [r3, #56]	; 0x38
   420f8:	rev	r2, r2
   420fc:	add	r3, r3, r1
   42100:	str	r2, [r3, #8]
   42104:	ldr	r2, [sp, #32]
   42108:	ldr	r3, [sp, #284]	; 0x11c
   4210c:	str	r3, [r2, #124]	; 0x7c
   42110:	b	42078 <fputs@plt+0x30f08>
   42114:	cmp	r3, #0
   42118:	bne	42130 <fputs@plt+0x30fc0>
   4211c:	ldr	r1, [sp, #20]
   42120:	ldr	r0, [sp, #96]	; 0x60
   42124:	ldrh	r1, [r1, #16]
   42128:	cmp	r0, r1
   4212c:	bge	4373c <fputs@plt+0x325cc>
   42130:	ldr	fp, [r2, #116]	; 0x74
   42134:	ldr	r2, [sp, #24]
   42138:	ldr	r3, [sp, #32]
   4213c:	ldr	r0, [fp, #72]	; 0x48
   42140:	add	r3, r3, r2, lsl #1
   42144:	ldrh	r4, [r3, #78]	; 0x4e
   42148:	bl	3c4a0 <fputs@plt+0x2b330>
   4214c:	subs	r3, r0, #0
   42150:	str	r3, [sp, #36]	; 0x24
   42154:	bne	43734 <fputs@plt+0x325c4>
   42158:	ldr	r3, [sp, #20]
   4215c:	ldrb	r3, [r3, #3]
   42160:	cmp	r3, #0
   42164:	beq	423cc <fputs@plt+0x3125c>
   42168:	ldr	r3, [sp, #20]
   4216c:	ldrb	r5, [r3, #1]
   42170:	cmp	r5, #1
   42174:	bne	423cc <fputs@plt+0x3125c>
   42178:	ldrh	r2, [r3, #22]
   4217c:	ldrh	r3, [r3, #18]
   42180:	cmp	r3, r2
   42184:	bne	423cc <fputs@plt+0x3125c>
   42188:	ldr	r2, [fp, #84]	; 0x54
   4218c:	cmp	r2, #1
   42190:	beq	423cc <fputs@plt+0x3125c>
   42194:	ldrh	r2, [fp, #18]
   42198:	cmp	r4, r2
   4219c:	bne	423cc <fputs@plt+0x3125c>
   421a0:	cmp	r3, #0
   421a4:	bne	42208 <fputs@plt+0x31098>
   421a8:	ldr	r0, [pc, #3836]	; 430ac <fputs@plt+0x31f3c>
   421ac:	bl	2f3e4 <fputs@plt+0x1e274>
   421b0:	str	r0, [sp, #24]
   421b4:	ldr	r2, [sp, #20]
   421b8:	mov	r3, #0
   421bc:	mov	r0, r2
   421c0:	strb	r3, [r2, #1]
   421c4:	bl	3dcf0 <fputs@plt+0x2cb80>
   421c8:	ldr	r3, [sp, #32]
   421cc:	ldr	r2, [sp, #32]
   421d0:	ldrb	r3, [r3, #68]	; 0x44
   421d4:	sub	r3, r3, #1
   421d8:	strb	r3, [r2, #68]	; 0x44
   421dc:	ldr	r3, [sp, #24]
   421e0:	cmp	r3, #0
   421e4:	beq	41f80 <fputs@plt+0x30e10>
   421e8:	ldr	r3, [sp, #60]	; 0x3c
   421ec:	cmp	r3, #0
   421f0:	beq	421fc <fputs@plt+0x3108c>
   421f4:	mov	r0, r3
   421f8:	bl	1b568 <fputs@plt+0xa3f8>
   421fc:	ldr	r0, [sp, #24]
   42200:	add	sp, sp, #332	; 0x14c
   42204:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42208:	ldr	r3, [sp, #20]
   4220c:	add	r2, sp, #284	; 0x11c
   42210:	add	r1, sp, #244	; 0xf4
   42214:	ldr	r4, [r3, #52]	; 0x34
   42218:	ldr	r3, [sp, #36]	; 0x24
   4221c:	mov	r0, r4
   42220:	str	r3, [sp]
   42224:	bl	4088c <fputs@plt+0x2f71c>
   42228:	cmp	r0, #0
   4222c:	str	r0, [sp, #264]	; 0x108
   42230:	bne	423c0 <fputs@plt+0x31250>
   42234:	ldr	r3, [sp, #20]
   42238:	ldr	r0, [sp, #20]
   4223c:	ldr	r1, [r3, #32]
   42240:	ldr	r3, [r3, #76]	; 0x4c
   42244:	str	r1, [sp, #304]	; 0x130
   42248:	blx	r3
   4224c:	mov	r1, #13
   42250:	strh	r0, [sp, #224]	; 0xe0
   42254:	ldr	r0, [sp, #244]	; 0xf4
   42258:	bl	2f4e0 <fputs@plt+0x1e370>
   4225c:	add	r3, sp, #224	; 0xe0
   42260:	add	r2, sp, #304	; 0x130
   42264:	mov	r1, r5
   42268:	ldr	r0, [sp, #244]	; 0xf4
   4226c:	bl	2ffb4 <fputs@plt+0x1ee44>
   42270:	cmp	r0, #0
   42274:	str	r0, [sp, #24]
   42278:	str	r0, [sp, #264]	; 0x108
   4227c:	bne	421b4 <fputs@plt+0x31044>
   42280:	ldrh	r1, [sp, #224]	; 0xe0
   42284:	ldr	r2, [sp, #244]	; 0xf4
   42288:	mvn	r3, #1
   4228c:	sub	r3, r3, r1
   42290:	ldrh	r1, [r2, #14]
   42294:	sub	r3, r3, r1
   42298:	ldr	r1, [r4, #36]	; 0x24
   4229c:	add	r3, r3, r1
   422a0:	strh	r3, [r2, #16]
   422a4:	ldrb	r3, [r4, #17]
   422a8:	cmp	r3, #0
   422ac:	beq	422ec <fputs@plt+0x3117c>
   422b0:	add	r5, sp, #264	; 0x108
   422b4:	str	r5, [sp]
   422b8:	ldr	r3, [fp, #84]	; 0x54
   422bc:	mov	r2, #5
   422c0:	mov	r0, r4
   422c4:	ldr	r1, [sp, #284]	; 0x11c
   422c8:	bl	40f84 <fputs@plt+0x2fe14>
   422cc:	ldr	r0, [sp, #244]	; 0xf4
   422d0:	ldrh	r3, [sp, #224]	; 0xe0
   422d4:	ldrh	r2, [r0, #12]
   422d8:	cmp	r2, r3
   422dc:	bcs	422ec <fputs@plt+0x3117c>
   422e0:	mov	r2, r5
   422e4:	ldr	r1, [sp, #304]	; 0x130
   422e8:	bl	41060 <fputs@plt+0x2fef0>
   422ec:	ldr	r3, [sp, #20]
   422f0:	ldrh	r2, [r3, #18]
   422f4:	ldr	r3, [r3, #64]	; 0x40
   422f8:	add	r3, r3, r2, lsl #1
   422fc:	ldrh	r2, [r3, #-2]
   42300:	ldr	r3, [sp, #20]
   42304:	rev16	r2, r2
   42308:	ldrh	r3, [r3, #20]
   4230c:	and	r2, r2, r3
   42310:	ldr	r3, [sp, #20]
   42314:	ldr	r3, [r3, #56]	; 0x38
   42318:	add	r3, r3, r2
   4231c:	str	r3, [sp, #304]	; 0x130
   42320:	add	r3, r3, #9
   42324:	ldr	r2, [sp, #304]	; 0x130
   42328:	add	r1, r2, #1
   4232c:	str	r1, [sp, #304]	; 0x130
   42330:	ldrb	r0, [r2]
   42334:	cmp	r3, r1
   42338:	movls	r1, #0
   4233c:	movhi	r1, #1
   42340:	ands	r1, r1, r0, lsr #7
   42344:	bne	42324 <fputs@plt+0x311b4>
   42348:	add	ip, r2, #10
   4234c:	add	r2, sp, #152	; 0x98
   42350:	add	r3, r2, #4
   42354:	ldr	r0, [sp, #304]	; 0x130
   42358:	add	r1, r0, #1
   4235c:	str	r1, [sp, #304]	; 0x130
   42360:	ldrb	r0, [r0]
   42364:	cmp	ip, r1
   42368:	movls	r1, #0
   4236c:	movhi	r1, #1
   42370:	strb	r0, [r3], #1
   42374:	ands	r0, r1, r0, lsr #7
   42378:	bne	42354 <fputs@plt+0x311e4>
   4237c:	add	ip, sp, #264	; 0x108
   42380:	ldrh	r1, [fp, #18]
   42384:	str	ip, [sp, #8]
   42388:	ldr	ip, [sp, #20]
   4238c:	sub	r3, r3, r2
   42390:	ldr	ip, [ip, #84]	; 0x54
   42394:	stm	sp, {r0, ip}
   42398:	mov	r0, fp
   4239c:	bl	41cb8 <fputs@plt+0x30b48>
   423a0:	ldrb	r1, [fp, #5]
   423a4:	ldr	r3, [fp, #56]	; 0x38
   423a8:	ldr	r2, [sp, #284]	; 0x11c
   423ac:	add	r3, r3, r1
   423b0:	rev	r2, r2
   423b4:	str	r2, [r3, #8]
   423b8:	ldr	r0, [sp, #244]	; 0xf4
   423bc:	bl	3dcf0 <fputs@plt+0x2cb80>
   423c0:	ldr	r3, [sp, #264]	; 0x108
   423c4:	str	r3, [sp, #24]
   423c8:	b	421b4 <fputs@plt+0x31044>
   423cc:	ldr	r3, [sp, #32]
   423d0:	ldr	r3, [r3, #4]
   423d4:	ldr	r0, [r3, #32]
   423d8:	bl	221a4 <fputs@plt+0x11034>
   423dc:	ldr	r3, [sp, #32]
   423e0:	ldrb	r2, [r3, #67]	; 0x43
   423e4:	mov	r3, #0
   423e8:	str	r3, [sp, #104]	; 0x68
   423ec:	str	r3, [sp, #112]	; 0x70
   423f0:	strb	r3, [sp, #116]	; 0x74
   423f4:	str	r3, [sp, #168]	; 0xa8
   423f8:	str	r3, [sp, #176]	; 0xb0
   423fc:	subs	r3, r0, #0
   42400:	str	r3, [sp, #68]	; 0x44
   42404:	moveq	r3, #7
   42408:	beq	42568 <fputs@plt+0x313f8>
   4240c:	and	r3, r2, #1
   42410:	ldrb	r1, [fp, #1]
   42414:	ldrh	r2, [fp, #18]
   42418:	str	r3, [sp, #72]	; 0x48
   4241c:	add	sl, r1, r2
   42420:	cmp	sl, #1
   42424:	ldrle	r3, [sp, #36]	; 0x24
   42428:	strle	r3, [sp, #48]	; 0x30
   4242c:	ble	42458 <fputs@plt+0x312e8>
   42430:	cmp	r4, #0
   42434:	ldreq	r3, [sp, #36]	; 0x24
   42438:	beq	4244c <fputs@plt+0x312dc>
   4243c:	cmp	r4, sl
   42440:	subeq	r4, r4, #2
   42444:	addeq	r3, r4, r3
   42448:	subne	r3, r4, #1
   4244c:	str	r3, [sp, #48]	; 0x30
   42450:	ldr	r3, [sp, #72]	; 0x48
   42454:	rsb	sl, r3, #2
   42458:	add	r3, sl, #1
   4245c:	str	r3, [sp, #40]	; 0x28
   42460:	ldr	r3, [sp, #48]	; 0x30
   42464:	add	r3, sl, r3
   42468:	sub	r3, r3, r1
   4246c:	cmp	r2, r3
   42470:	ldrbeq	r3, [fp, #5]
   42474:	addeq	r3, r3, #8
   42478:	beq	42494 <fputs@plt+0x31324>
   4247c:	ldr	r2, [fp, #64]	; 0x40
   42480:	lsl	r3, r3, #1
   42484:	ldrh	r3, [r2, r3]
   42488:	rev16	r2, r3
   4248c:	ldrh	r3, [fp, #20]
   42490:	and	r3, r3, r2
   42494:	ldr	r2, [fp, #56]	; 0x38
   42498:	ldr	r5, [sp, #36]	; 0x24
   4249c:	add	r3, r2, r3
   424a0:	str	r3, [sp, #84]	; 0x54
   424a4:	ldr	r3, [fp, #52]	; 0x34
   424a8:	lsl	r2, sl, #2
   424ac:	str	r3, [sp, #28]
   424b0:	ldr	r3, [sp, #84]	; 0x54
   424b4:	mov	r4, sl
   424b8:	add	r9, sp, #120	; 0x78
   424bc:	ldr	r3, [r3]
   424c0:	rev	r3, r3
   424c4:	str	r3, [sp, #108]	; 0x6c
   424c8:	lsl	r3, sl, #2
   424cc:	str	r3, [sp, #88]	; 0x58
   424d0:	add	r3, sp, #140	; 0x8c
   424d4:	add	r7, r3, r2
   424d8:	str	r3, [sp, #44]	; 0x2c
   424dc:	ldr	r3, [sp, #44]	; 0x2c
   424e0:	mov	r6, #0
   424e4:	sub	r3, r7, r3
   424e8:	str	r3, [sp, #52]	; 0x34
   424ec:	str	r6, [sp]
   424f0:	mov	r3, r6
   424f4:	mov	r2, r7
   424f8:	ldr	r1, [sp, #108]	; 0x6c
   424fc:	ldr	r0, [sp, #28]
   42500:	bl	3f13c <fputs@plt+0x2dfcc>
   42504:	cmp	r0, r6
   42508:	str	r0, [sp, #16]
   4250c:	str	r0, [sp, #104]	; 0x68
   42510:	beq	4258c <fputs@plt+0x3141c>
   42514:	add	r2, r4, #1
   42518:	mov	r1, r6
   4251c:	lsl	r2, r2, #2
   42520:	ldr	r0, [sp, #44]	; 0x2c
   42524:	bl	10f48 <memset@plt>
   42528:	ldr	r9, [sp, #36]	; 0x24
   4252c:	ldr	r0, [sp, #176]	; 0xb0
   42530:	bl	1ab30 <fputs@plt+0x99c0>
   42534:	ldr	r4, [sp, #36]	; 0x24
   42538:	add	r5, sp, #140	; 0x8c
   4253c:	ldr	r0, [r5, r4, lsl #2]
   42540:	bl	3dcf0 <fputs@plt+0x2cb80>
   42544:	ldr	r3, [sp, #40]	; 0x28
   42548:	add	r4, r4, #1
   4254c:	cmp	r3, r4
   42550:	bgt	4253c <fputs@plt+0x313cc>
   42554:	add	r4, sp, #184	; 0xb8
   42558:	ldr	r3, [sp, #36]	; 0x24
   4255c:	cmp	r3, r9
   42560:	bne	43718 <fputs@plt+0x325a8>
   42564:	ldr	r3, [sp, #104]	; 0x68
   42568:	str	r3, [sp, #24]
   4256c:	ldr	r3, [sp, #60]	; 0x3c
   42570:	cmp	r3, #0
   42574:	beq	42580 <fputs@plt+0x31410>
   42578:	mov	r0, r3
   4257c:	bl	1b568 <fputs@plt+0xa3f8>
   42580:	ldr	r3, [sp, #68]	; 0x44
   42584:	str	r3, [sp, #60]	; 0x3c
   42588:	b	421b4 <fputs@plt+0x31044>
   4258c:	ldr	r2, [r7], #-4
   42590:	subs	r4, r4, #1
   42594:	ldrh	r3, [r2, #18]
   42598:	ldrb	r2, [r2, #1]
   4259c:	add	r3, r3, #1
   425a0:	add	r3, r3, r2
   425a4:	add	r5, r5, r3
   425a8:	bcc	426f4 <fputs@plt+0x31584>
   425ac:	ldr	r3, [sp, #48]	; 0x30
   425b0:	add	r8, r3, r4
   425b4:	ldrh	r3, [fp, #22]
   425b8:	cmp	r3, r8
   425bc:	ldrb	r3, [fp, #1]
   425c0:	bne	42600 <fputs@plt+0x31490>
   425c4:	cmp	r3, #0
   425c8:	beq	42600 <fputs@plt+0x31490>
   425cc:	ldr	r1, [fp, #32]
   425d0:	mov	r0, fp
   425d4:	str	r1, [r9, r4, lsl #2]
   425d8:	ldr	r3, [r1]
   425dc:	rev	r3, r3
   425e0:	str	r3, [sp, #108]	; 0x6c
   425e4:	ldr	r3, [fp, #76]	; 0x4c
   425e8:	blx	r3
   425ec:	add	r3, sp, #244	; 0xf4
   425f0:	str	r0, [r3, r4, lsl #2]
   425f4:	ldrb	r3, [sp, #16]
   425f8:	strb	r3, [fp, #1]
   425fc:	b	424dc <fputs@plt+0x3136c>
   42600:	sub	r3, r8, r3
   42604:	ldr	r2, [fp, #64]	; 0x40
   42608:	lsl	r3, r3, #1
   4260c:	mov	r0, fp
   42610:	ldrh	r3, [r2, r3]
   42614:	rev16	r2, r3
   42618:	ldrh	r3, [fp, #20]
   4261c:	and	r3, r3, r2
   42620:	ldr	r2, [fp, #56]	; 0x38
   42624:	add	r3, r2, r3
   42628:	mov	r1, r3
   4262c:	ldr	r2, [r3]
   42630:	str	r3, [r9, r4, lsl #2]
   42634:	rev	r2, r2
   42638:	str	r2, [sp, #108]	; 0x6c
   4263c:	ldr	r2, [fp, #76]	; 0x4c
   42640:	str	r3, [sp, #56]	; 0x38
   42644:	blx	r2
   42648:	add	r3, sp, #244	; 0xf4
   4264c:	str	r0, [r3, r4, lsl #2]
   42650:	ldr	r3, [sp, #28]
   42654:	mov	r6, r0
   42658:	ldrh	r2, [r3, #22]
   4265c:	tst	r2, #4
   42660:	beq	426d8 <fputs@plt+0x31568>
   42664:	ldr	r2, [sp, #28]
   42668:	ldr	r0, [fp, #56]	; 0x38
   4266c:	ldr	r3, [sp, #56]	; 0x38
   42670:	ldr	r2, [r2, #36]	; 0x24
   42674:	sub	r0, r3, r0
   42678:	add	r1, r6, r0
   4267c:	cmp	r1, r2
   42680:	ble	426a8 <fputs@plt+0x31538>
   42684:	ldr	r0, [pc, #2596]	; 430b0 <fputs@plt+0x31f40>
   42688:	bl	2f3e4 <fputs@plt+0x1e274>
   4268c:	ldr	r2, [sp, #52]	; 0x34
   42690:	mov	r1, #0
   42694:	str	r0, [sp, #104]	; 0x68
   42698:	add	r0, sp, #140	; 0x8c
   4269c:	bl	10f48 <memset@plt>
   426a0:	ldr	r9, [sp, #16]
   426a4:	b	4252c <fputs@plt+0x313bc>
   426a8:	mov	r1, r3
   426ac:	str	r3, [sp, #16]
   426b0:	ldr	r3, [sp, #68]	; 0x44
   426b4:	mov	r2, r6
   426b8:	add	r0, r3, r0
   426bc:	bl	10fe4 <memcpy@plt>
   426c0:	ldr	r2, [fp, #56]	; 0x38
   426c4:	ldr	r3, [sp, #16]
   426c8:	sub	r3, r3, r2
   426cc:	ldr	r2, [sp, #68]	; 0x44
   426d0:	add	r3, r2, r3
   426d4:	str	r3, [r9, r4, lsl #2]
   426d8:	ldrb	r1, [fp, #1]
   426dc:	add	r3, sp, #104	; 0x68
   426e0:	mov	r2, r6
   426e4:	sub	r1, r8, r1
   426e8:	mov	r0, fp
   426ec:	bl	2fbc4 <fputs@plt+0x1ea54>
   426f0:	b	424dc <fputs@plt+0x3136c>
   426f4:	ldr	r3, [sp, #28]
   426f8:	add	r5, r5, #3
   426fc:	bic	r5, r5, #3
   42700:	ldr	r3, [r3, #32]
   42704:	mov	r0, #6
   42708:	mla	r0, r0, r5, r3
   4270c:	bl	219e8 <fputs@plt+0x10878>
   42710:	cmp	r0, #0
   42714:	moveq	r3, #7
   42718:	str	r0, [sp, #176]	; 0xb0
   4271c:	streq	r3, [sp, #104]	; 0x68
   42720:	moveq	r9, r0
   42724:	beq	4252c <fputs@plt+0x313bc>
   42728:	ldr	r3, [sp, #140]	; 0x8c
   4272c:	add	r0, r0, r5, lsl #2
   42730:	str	r0, [sp, #180]	; 0xb4
   42734:	str	r3, [sp, #172]	; 0xac
   42738:	ldrb	r2, [r3, #4]
   4273c:	ldr	r7, [sp, #16]
   42740:	ldrb	r3, [r3, #3]
   42744:	add	r9, r0, r5, lsl #1
   42748:	mov	r6, r7
   4274c:	lsl	r2, r2, #2
   42750:	str	r2, [sp, #52]	; 0x34
   42754:	str	r3, [sp, #56]	; 0x38
   42758:	add	r3, sp, #140	; 0x8c
   4275c:	ldr	r4, [r3, r6, lsl #2]
   42760:	ldrh	r2, [r4, #20]
   42764:	ldrh	r5, [r4, #14]
   42768:	ldr	r8, [r4, #56]	; 0x38
   4276c:	str	r2, [sp, #64]	; 0x40
   42770:	add	r2, r8, r5
   42774:	str	r2, [sp, #44]	; 0x2c
   42778:	ldr	r2, [sp, #140]	; 0x8c
   4277c:	ldrb	r1, [r8]
   42780:	ldrh	r3, [r4, #18]
   42784:	ldr	r2, [r2, #56]	; 0x38
   42788:	ldrb	r2, [r2]
   4278c:	cmp	r1, r2
   42790:	beq	427a4 <fputs@plt+0x31634>
   42794:	ldr	r0, [pc, #2328]	; 430b4 <fputs@plt+0x31f44>
   42798:	bl	2f3e4 <fputs@plt+0x1e274>
   4279c:	str	r0, [sp, #104]	; 0x68
   427a0:	b	426a0 <fputs@plt+0x31530>
   427a4:	ldrb	r2, [r4, #1]
   427a8:	ldr	r0, [sp, #168]	; 0xa8
   427ac:	mov	r1, #0
   427b0:	add	r2, r2, r3
   427b4:	ldr	r3, [sp, #180]	; 0xb4
   427b8:	lsl	r2, r2, #1
   427bc:	add	r0, r3, r0, lsl #1
   427c0:	bl	10f48 <memset@plt>
   427c4:	ldrb	r3, [r4, #1]
   427c8:	cmp	r3, #0
   427cc:	beq	42840 <fputs@plt+0x316d0>
   427d0:	ldr	ip, [sp, #168]	; 0xa8
   427d4:	ldr	r3, [sp, #44]	; 0x2c
   427d8:	ldr	r1, [sp, #176]	; 0xb0
   427dc:	ldrh	r2, [r4, #22]
   427e0:	sub	lr, r3, #2
   427e4:	ldr	r0, [sp, #16]
   427e8:	add	r3, r1, ip, lsl #2
   427ec:	str	r3, [sp, #76]	; 0x4c
   427f0:	mov	r3, #0
   427f4:	cmp	r2, r0
   427f8:	bgt	429d4 <fputs@plt+0x31864>
   427fc:	ldr	r0, [sp, #44]	; 0x2c
   42800:	cmp	r3, #0
   42804:	add	r0, r0, r2, lsl #1
   42808:	add	r2, r2, ip
   4280c:	strne	r2, [sp, #168]	; 0xa8
   42810:	str	r0, [sp, #44]	; 0x2c
   42814:	ldr	r0, [sp, #168]	; 0xa8
   42818:	ldr	r3, [sp, #16]
   4281c:	add	ip, r4, #32
   42820:	add	r1, r1, r0, lsl #2
   42824:	mov	r2, #0
   42828:	ldrb	r5, [r4, #1]
   4282c:	add	lr, r0, r3
   42830:	cmp	r3, r5
   42834:	blt	429fc <fputs@plt+0x3188c>
   42838:	cmp	r2, #0
   4283c:	strne	lr, [sp, #168]	; 0xa8
   42840:	ldrh	r2, [r4, #18]
   42844:	ldrh	r3, [r4, #14]
   42848:	ldr	r0, [sp, #176]	; 0xb0
   4284c:	ldr	r5, [sp, #44]	; 0x2c
   42850:	add	r3, r3, r2, lsl #1
   42854:	ldr	r2, [sp, #168]	; 0xa8
   42858:	add	r3, r8, r3
   4285c:	mov	r1, #0
   42860:	cmp	r3, r5
   42864:	mov	ip, r5
   42868:	bhi	42a10 <fputs@plt+0x318a0>
   4286c:	cmp	r1, #0
   42870:	strne	r2, [sp, #168]	; 0xa8
   42874:	add	r2, sp, #224	; 0xe0
   42878:	ldr	r3, [sp, #168]	; 0xa8
   4287c:	str	r3, [r2, r6, lsl #2]
   42880:	ldr	r2, [sp, #56]	; 0x38
   42884:	clz	r2, r2
   42888:	lsr	r2, r2, #5
   4288c:	str	r2, [sp, #64]	; 0x40
   42890:	cmp	sl, r6
   42894:	movle	r2, #0
   42898:	andgt	r2, r2, #1
   4289c:	cmp	r2, #0
   428a0:	beq	42934 <fputs@plt+0x317c4>
   428a4:	add	r2, sp, #244	; 0xf4
   428a8:	ldr	r1, [sp, #180]	; 0xb4
   428ac:	ldr	r2, [r2, r6, lsl #2]
   428b0:	lsl	r3, r3, #1
   428b4:	strh	r2, [r1, r3]
   428b8:	add	r1, sp, #120	; 0x78
   428bc:	add	r3, r9, r7
   428c0:	uxth	r2, r2
   428c4:	ldr	r1, [r1, r6, lsl #2]
   428c8:	mov	r0, r3
   428cc:	add	r7, r7, r2
   428d0:	bl	10fe4 <memcpy@plt>
   428d4:	ldr	r1, [sp, #52]	; 0x34
   428d8:	ldr	r2, [sp, #168]	; 0xa8
   428dc:	ldr	ip, [sp, #52]	; 0x34
   428e0:	mov	r3, r0
   428e4:	add	r0, r0, r1
   428e8:	ldr	r1, [sp, #176]	; 0xb0
   428ec:	str	r0, [r1, r2, lsl #2]
   428f0:	ldr	r0, [sp, #180]	; 0xb4
   428f4:	lsl	r2, r2, #1
   428f8:	ldrh	r1, [r0, r2]
   428fc:	sub	r1, r1, ip
   42900:	strh	r1, [r0, r2]
   42904:	ldrb	r2, [r4, #4]
   42908:	cmp	r2, #0
   4290c:	addne	r2, r9, r7
   42910:	movne	r1, #0
   42914:	bne	42a54 <fputs@plt+0x318e4>
   42918:	ldr	r2, [r4, #56]	; 0x38
   4291c:	ldr	r1, [sp, #52]	; 0x34
   42920:	ldr	r2, [r2, #8]
   42924:	str	r2, [r3, r1]
   42928:	ldr	r3, [sp, #168]	; 0xa8
   4292c:	add	r3, r3, #1
   42930:	str	r3, [sp, #168]	; 0xa8
   42934:	ldr	r3, [sp, #40]	; 0x28
   42938:	add	r6, r6, #1
   4293c:	cmp	r3, r6
   42940:	bgt	42758 <fputs@plt+0x315e8>
   42944:	ldr	r2, [sp, #28]
   42948:	ldr	r3, [sp, #52]	; 0x34
   4294c:	ldr	r4, [sp, #16]
   42950:	ldr	r2, [r2, #36]	; 0x24
   42954:	sub	r3, r3, #12
   42958:	add	r9, sp, #140	; 0x8c
   4295c:	add	r6, sp, #244	; 0xf4
   42960:	add	r3, r3, r2
   42964:	str	r3, [sp, #76]	; 0x4c
   42968:	ldr	r5, [r9, r4, lsl #2]
   4296c:	ldr	r2, [sp, #76]	; 0x4c
   42970:	ldrh	r3, [r5, #16]
   42974:	sub	r3, r2, r3
   42978:	cmp	r3, #0
   4297c:	str	r3, [r6, r4, lsl #2]
   42980:	blt	42a74 <fputs@plt+0x31904>
   42984:	ldr	r7, [sp, #16]
   42988:	add	r8, r5, #32
   4298c:	ldrb	r3, [r5, #1]
   42990:	cmp	r7, r3
   42994:	blt	42a7c <fputs@plt+0x3190c>
   42998:	add	r3, sp, #224	; 0xe0
   4299c:	add	r5, sp, #204	; 0xcc
   429a0:	ldr	r3, [r3, r4, lsl #2]
   429a4:	str	r3, [r5, r4, lsl #2]
   429a8:	ldr	r3, [sp, #40]	; 0x28
   429ac:	add	r4, r4, #1
   429b0:	cmp	r3, r4
   429b4:	bgt	42968 <fputs@plt+0x317f8>
   429b8:	ldr	r3, [sp, #40]	; 0x28
   429bc:	add	r4, sp, #244	; 0xf4
   429c0:	mov	r9, #1
   429c4:	mov	r6, #0
   429c8:	str	r3, [sp, #44]	; 0x2c
   429cc:	add	r7, r9, #1
   429d0:	b	42b2c <fputs@plt+0x319bc>
   429d4:	ldrh	r3, [lr, #2]!
   429d8:	ldr	r5, [sp, #64]	; 0x40
   429dc:	rev16	r3, r3
   429e0:	and	r3, r3, r5
   429e4:	ldr	r5, [sp, #76]	; 0x4c
   429e8:	add	r3, r8, r3
   429ec:	str	r3, [r5, r0, lsl #2]
   429f0:	add	r0, r0, #1
   429f4:	mov	r3, #1
   429f8:	b	427f4 <fputs@plt+0x31684>
   429fc:	ldr	r2, [ip], #4
   42a00:	str	r2, [r1, r3, lsl #2]
   42a04:	add	r3, r3, #1
   42a08:	mov	r2, #1
   42a0c:	b	42828 <fputs@plt+0x316b8>
   42a10:	ldrh	r1, [ip]
   42a14:	ldr	ip, [sp, #64]	; 0x40
   42a18:	add	r5, r5, #2
   42a1c:	rev16	r1, r1
   42a20:	and	r1, r1, ip
   42a24:	add	r1, r8, r1
   42a28:	str	r1, [r0, r2, lsl #2]
   42a2c:	add	r2, r2, #1
   42a30:	mov	r1, #1
   42a34:	b	42860 <fputs@plt+0x316f0>
   42a38:	strb	r1, [r2], #1
   42a3c:	ldr	r3, [sp, #168]	; 0xa8
   42a40:	ldr	ip, [sp, #180]	; 0xb4
   42a44:	lsl	r3, r3, #1
   42a48:	ldrh	r0, [ip, r3]
   42a4c:	add	r0, r0, #1
   42a50:	strh	r0, [ip, r3]
   42a54:	ldr	r3, [sp, #168]	; 0xa8
   42a58:	ldr	r0, [sp, #180]	; 0xb4
   42a5c:	sub	r7, r2, r9
   42a60:	lsl	r3, r3, #1
   42a64:	ldrh	r3, [r0, r3]
   42a68:	cmp	r3, #3
   42a6c:	bls	42a38 <fputs@plt+0x318c8>
   42a70:	b	42928 <fputs@plt+0x317b8>
   42a74:	ldr	r0, [pc, #1596]	; 430b8 <fputs@plt+0x31f48>
   42a78:	b	42798 <fputs@plt+0x31628>
   42a7c:	ldr	r3, [r5, #76]	; 0x4c
   42a80:	ldr	r1, [r8], #4
   42a84:	mov	r0, r5
   42a88:	blx	r3
   42a8c:	ldr	r3, [r6, r4, lsl #2]
   42a90:	add	r7, r7, #1
   42a94:	add	r0, r0, #2
   42a98:	add	r0, r0, r3
   42a9c:	str	r0, [r6, r4, lsl #2]
   42aa0:	b	4298c <fputs@plt+0x3181c>
   42aa4:	ldr	r3, [sp, #44]	; 0x2c
   42aa8:	cmp	r9, r3
   42aac:	blt	42acc <fputs@plt+0x3195c>
   42ab0:	cmp	r7, #6
   42ab4:	str	r7, [sp, #44]	; 0x2c
   42ab8:	ldreq	r0, [pc, #1532]	; 430bc <fputs@plt+0x31f4c>
   42abc:	beq	42798 <fputs@plt+0x31628>
   42ac0:	ldr	r3, [sp, #168]	; 0xa8
   42ac4:	str	r6, [r4, #4]
   42ac8:	str	r3, [r5, #4]
   42acc:	ldr	sl, [r5]
   42ad0:	add	r0, sp, #168	; 0xa8
   42ad4:	sub	r8, sl, #1
   42ad8:	mov	r1, r8
   42adc:	bl	16d04 <fputs@plt+0x5b94>
   42ae0:	ldr	r3, [r4]
   42ae4:	add	r0, r0, #2
   42ae8:	sub	r3, r3, r0
   42aec:	str	r3, [r4]
   42af0:	ldr	r3, [sp, #56]	; 0x38
   42af4:	cmp	r3, #0
   42af8:	bne	42b1c <fputs@plt+0x319ac>
   42afc:	ldr	r3, [sp, #168]	; 0xa8
   42b00:	cmp	sl, r3
   42b04:	movge	r0, r6
   42b08:	bge	42b1c <fputs@plt+0x319ac>
   42b0c:	mov	r1, sl
   42b10:	add	r0, sp, #168	; 0xa8
   42b14:	bl	16d04 <fputs@plt+0x5b94>
   42b18:	add	r0, r0, #2
   42b1c:	ldr	r3, [r4, #4]
   42b20:	str	r8, [r5]
   42b24:	add	r0, r3, r0
   42b28:	str	r0, [r4, #4]
   42b2c:	ldr	r3, [r4]
   42b30:	ldr	r2, [sp, #76]	; 0x4c
   42b34:	cmp	r2, r3
   42b38:	blt	42aa4 <fputs@plt+0x31934>
   42b3c:	ldr	r7, [r5]
   42b40:	ldr	r3, [sp, #168]	; 0xa8
   42b44:	cmp	r7, r3
   42b48:	bge	42b70 <fputs@plt+0x31a00>
   42b4c:	mov	r1, r7
   42b50:	add	r0, sp, #168	; 0xa8
   42b54:	bl	16d04 <fputs@plt+0x5b94>
   42b58:	ldr	r3, [r4]
   42b5c:	ldr	r2, [sp, #76]	; 0x4c
   42b60:	add	r0, r0, #2
   42b64:	add	r3, r0, r3
   42b68:	cmp	r2, r3
   42b6c:	bge	42b98 <fputs@plt+0x31a28>
   42b70:	ldr	r3, [sp, #168]	; 0xa8
   42b74:	cmp	r7, r3
   42b78:	bge	42bdc <fputs@plt+0x31a6c>
   42b7c:	cmp	r9, #1
   42b80:	ldrne	r3, [r5, #-4]
   42b84:	ldreq	r3, [sp, #16]
   42b88:	cmp	r7, r3
   42b8c:	bgt	42be0 <fputs@plt+0x31a70>
   42b90:	ldr	r0, [pc, #1320]	; 430c0 <fputs@plt+0x31f50>
   42b94:	b	42798 <fputs@plt+0x31628>
   42b98:	str	r3, [r4]
   42b9c:	ldr	r3, [sp, #56]	; 0x38
   42ba0:	add	r1, r7, #1
   42ba4:	cmp	r3, #0
   42ba8:	str	r1, [r5]
   42bac:	bne	42bcc <fputs@plt+0x31a5c>
   42bb0:	ldr	r3, [sp, #168]	; 0xa8
   42bb4:	cmp	r1, r3
   42bb8:	movge	r0, r6
   42bbc:	bge	42bcc <fputs@plt+0x31a5c>
   42bc0:	add	r0, sp, #168	; 0xa8
   42bc4:	bl	16d04 <fputs@plt+0x5b94>
   42bc8:	add	r0, r0, #2
   42bcc:	ldr	r3, [r4, #4]
   42bd0:	sub	r0, r3, r0
   42bd4:	str	r0, [r4, #4]
   42bd8:	b	42b3c <fputs@plt+0x319cc>
   42bdc:	str	r9, [sp, #44]	; 0x2c
   42be0:	ldr	r2, [sp, #44]	; 0x2c
   42be4:	add	r5, r5, #4
   42be8:	cmp	r9, r2
   42bec:	add	r4, r4, #4
   42bf0:	add	r9, r9, #1
   42bf4:	blt	429cc <fputs@plt+0x3185c>
   42bf8:	ldr	r3, [sp, #44]	; 0x2c
   42bfc:	sub	r6, r3, #-1073741822	; 0xc0000002
   42c00:	sub	r4, r3, #1
   42c04:	lsl	r6, r6, #2
   42c08:	add	r3, sp, #328	; 0x148
   42c0c:	add	r7, r3, r6
   42c10:	add	r3, sp, #204	; 0xcc
   42c14:	sub	r7, r7, #80	; 0x50
   42c18:	add	r6, r3, r6
   42c1c:	cmp	r4, #0
   42c20:	bne	42ce4 <fputs@plt+0x31b74>
   42c24:	ldr	r3, [sp, #140]	; 0x8c
   42c28:	add	r6, sp, #184	; 0xb8
   42c2c:	ldr	r3, [r3, #56]	; 0x38
   42c30:	ldrb	r5, [r3]
   42c34:	ldr	r3, [sp, #40]	; 0x28
   42c38:	str	r4, [sp, #80]	; 0x50
   42c3c:	cmp	r3, r4
   42c40:	ble	42dc4 <fputs@plt+0x31c54>
   42c44:	add	r2, sp, #140	; 0x8c
   42c48:	mov	r1, #0
   42c4c:	ldr	r3, [r2, r4, lsl #2]
   42c50:	str	r1, [r2, r4, lsl #2]
   42c54:	str	r3, [r6, r4, lsl #2]
   42c58:	ldr	r0, [r3, #72]	; 0x48
   42c5c:	str	r3, [sp, #304]	; 0x130
   42c60:	bl	3c4a0 <fputs@plt+0x2b330>
   42c64:	add	r9, r4, #1
   42c68:	cmp	r0, #0
   42c6c:	str	r0, [sp, #104]	; 0x68
   42c70:	bne	4252c <fputs@plt+0x313bc>
   42c74:	ldr	r3, [sp, #44]	; 0x2c
   42c78:	add	r4, r4, #1
   42c7c:	cmp	r3, r9
   42c80:	bgt	42c34 <fputs@plt+0x31ac4>
   42c84:	ldr	r3, [sp, #16]
   42c88:	add	ip, sp, #184	; 0xb8
   42c8c:	add	r0, sp, #264	; 0x108
   42c90:	add	lr, sp, #128	; 0x80
   42c94:	ldr	r4, [ip, r3, lsl #2]
   42c98:	add	r2, sp, #284	; 0x11c
   42c9c:	ldr	r1, [r4, #84]	; 0x54
   42ca0:	ldr	r4, [r4, #72]	; 0x48
   42ca4:	str	r1, [r2, r3, lsl #2]
   42ca8:	lsl	r2, r3, #1
   42cac:	ldrh	r4, [r4, #24]
   42cb0:	str	r1, [r0, r3, lsl #2]
   42cb4:	strh	r4, [r2, lr]
   42cb8:	ldr	r2, [sp, #16]
   42cbc:	cmp	r2, r3
   42cc0:	bne	42e5c <fputs@plt+0x31cec>
   42cc4:	add	r3, r2, #1
   42cc8:	cmp	r3, r9
   42ccc:	bne	42c94 <fputs@plt+0x31b24>
   42cd0:	ldr	r7, [sp, #16]
   42cd4:	add	r6, sp, #184	; 0xb8
   42cd8:	ldr	r4, [sp, #16]
   42cdc:	mov	r2, #1
   42ce0:	b	42ea0 <fputs@plt+0x31d30>
   42ce4:	ldr	r5, [r6], #-4
   42ce8:	ldr	r3, [sp, #56]	; 0x38
   42cec:	sub	r8, r5, #1
   42cf0:	sub	r5, r5, r3
   42cf4:	mov	r1, r5
   42cf8:	add	r0, sp, #168	; 0xa8
   42cfc:	lsl	r5, r5, #1
   42d00:	ldr	r9, [r7]
   42d04:	ldr	sl, [r7, #-4]!
   42d08:	bl	16d04 <fputs@plt+0x5b94>
   42d0c:	lsl	r3, r8, #1
   42d10:	str	r3, [sp, #80]	; 0x50
   42d14:	mov	r1, r8
   42d18:	add	r0, sp, #168	; 0xa8
   42d1c:	bl	16d04 <fputs@plt+0x5b94>
   42d20:	cmp	r9, #0
   42d24:	beq	42d5c <fputs@plt+0x31bec>
   42d28:	ldr	r3, [sp, #72]	; 0x48
   42d2c:	cmp	r3, #0
   42d30:	bne	42d98 <fputs@plt+0x31c28>
   42d34:	ldr	r3, [sp, #180]	; 0xb4
   42d38:	ldr	r1, [sp, #80]	; 0x50
   42d3c:	ldrh	r2, [r3, r5]
   42d40:	ldrh	r3, [r3, r1]
   42d44:	add	r2, r2, r9
   42d48:	add	r3, r3, #2
   42d4c:	add	r2, r2, #1
   42d50:	sub	r3, sl, r3
   42d54:	cmp	r2, r3
   42d58:	bge	42d98 <fputs@plt+0x31c28>
   42d5c:	ldr	r2, [sp, #180]	; 0xb4
   42d60:	str	r8, [r6, #4]
   42d64:	subs	r8, r8, #1
   42d68:	ldrh	r3, [r2, r5]
   42d6c:	sub	r5, r5, #2
   42d70:	add	r3, r3, #2
   42d74:	add	r9, r9, r3
   42d78:	ldr	r3, [sp, #80]	; 0x50
   42d7c:	ldrh	r3, [r2, r3]
   42d80:	add	r3, r3, #2
   42d84:	sub	sl, sl, r3
   42d88:	ldr	r3, [sp, #80]	; 0x50
   42d8c:	sub	r3, r3, #2
   42d90:	str	r3, [sp, #80]	; 0x50
   42d94:	bpl	42d14 <fputs@plt+0x31ba4>
   42d98:	cmp	r4, #1
   42d9c:	ldr	r2, [r6, #4]
   42da0:	ldrne	r3, [r6]
   42da4:	ldreq	r3, [sp, #16]
   42da8:	str	r9, [r7, #4]
   42dac:	cmp	r2, r3
   42db0:	str	sl, [r7]
   42db4:	sub	r4, r4, #1
   42db8:	bgt	42c1c <fputs@plt+0x31aac>
   42dbc:	ldr	r0, [pc, #768]	; 430c4 <fputs@plt+0x31f54>
   42dc0:	b	42798 <fputs@plt+0x31628>
   42dc4:	ldr	r3, [sp, #72]	; 0x48
   42dc8:	mov	r2, #0
   42dcc:	cmp	r3, #0
   42dd0:	movne	r3, #1
   42dd4:	ldreq	r3, [sp, #108]	; 0x6c
   42dd8:	str	r2, [sp]
   42ddc:	add	r1, sp, #304	; 0x130
   42de0:	add	r2, sp, #108	; 0x6c
   42de4:	ldr	r0, [sp, #28]
   42de8:	bl	4088c <fputs@plt+0x2f71c>
   42dec:	cmp	r0, #0
   42df0:	str	r0, [sp, #104]	; 0x68
   42df4:	bne	42e54 <fputs@plt+0x31ce4>
   42df8:	mov	r1, r5
   42dfc:	ldr	r0, [sp, #304]	; 0x130
   42e00:	bl	2f4e0 <fputs@plt+0x1e370>
   42e04:	add	r3, sp, #224	; 0xe0
   42e08:	ldr	r2, [sp, #168]	; 0xa8
   42e0c:	ldr	r1, [sp, #304]	; 0x130
   42e10:	str	r2, [r3, r4, lsl #2]
   42e14:	ldr	r3, [sp, #28]
   42e18:	str	r1, [r6, r4, lsl #2]
   42e1c:	add	r9, r4, #1
   42e20:	ldrb	r3, [r3, #17]
   42e24:	cmp	r3, #0
   42e28:	beq	42c74 <fputs@plt+0x31b04>
   42e2c:	add	r3, sp, #104	; 0x68
   42e30:	str	r3, [sp]
   42e34:	ldr	r3, [fp, #84]	; 0x54
   42e38:	mov	r2, #5
   42e3c:	ldr	r1, [r1, #84]	; 0x54
   42e40:	ldr	r0, [sp, #28]
   42e44:	bl	40f84 <fputs@plt+0x2fe14>
   42e48:	ldr	r3, [sp, #104]	; 0x68
   42e4c:	cmp	r3, #0
   42e50:	b	42c70 <fputs@plt+0x31b00>
   42e54:	mov	r9, r4
   42e58:	b	4252c <fputs@plt+0x313bc>
   42e5c:	ldr	r4, [r0, r2, lsl #2]
   42e60:	cmp	r1, r4
   42e64:	bne	42e78 <fputs@plt+0x31d08>
   42e68:	ldr	r0, [pc, #600]	; 430c8 <fputs@plt+0x31f58>
   42e6c:	bl	2f3e4 <fputs@plt+0x1e274>
   42e70:	str	r0, [sp, #104]	; 0x68
   42e74:	b	4252c <fputs@plt+0x313bc>
   42e78:	add	r2, r2, #1
   42e7c:	b	42cbc <fputs@plt+0x31b4c>
   42e80:	add	r1, sp, #328	; 0x148
   42e84:	add	r3, r1, r3
   42e88:	add	r1, sp, #284	; 0x11c
   42e8c:	ldr	r3, [r3, #-44]	; 0xffffffd4
   42e90:	ldr	r1, [r1, r2, lsl #2]
   42e94:	cmp	r1, r3
   42e98:	movcc	r4, r2
   42e9c:	add	r2, r2, #1
   42ea0:	cmp	r2, r9
   42ea4:	lsl	r3, r4, #2
   42ea8:	bne	42e80 <fputs@plt+0x31d10>
   42eac:	add	r2, sp, #328	; 0x148
   42eb0:	add	r3, r2, r3
   42eb4:	cmp	r4, r7
   42eb8:	ldr	r2, [r3, #-44]	; 0xffffffd4
   42ebc:	str	r2, [sp, #108]	; 0x6c
   42ec0:	mvn	r2, #0
   42ec4:	str	r2, [r3, #-44]	; 0xffffffd4
   42ec8:	beq	42f1c <fputs@plt+0x31dac>
   42ecc:	ble	42ef4 <fputs@plt+0x31d84>
   42ed0:	ldr	r3, [r3, #-144]	; 0xffffff70
   42ed4:	ldr	r0, [r3, #72]	; 0x48
   42ed8:	ldr	r3, [sp, #28]
   42edc:	ldr	r1, [r3, #44]	; 0x2c
   42ee0:	mov	r3, #0
   42ee4:	add	r1, r1, #1
   42ee8:	strh	r3, [r0, #24]
   42eec:	add	r1, r1, r4
   42ef0:	bl	16010 <fputs@plt+0x4ea0>
   42ef4:	ldr	r8, [r6, r7, lsl #2]
   42ef8:	add	r3, sp, #328	; 0x148
   42efc:	add	r4, r3, r4, lsl #1
   42f00:	ldr	r0, [r8, #72]	; 0x48
   42f04:	ldrh	r3, [r4, #-200]	; 0xffffff38
   42f08:	ldr	r1, [sp, #108]	; 0x6c
   42f0c:	strh	r3, [r0, #24]
   42f10:	bl	16010 <fputs@plt+0x4ea0>
   42f14:	ldr	r3, [sp, #108]	; 0x6c
   42f18:	str	r3, [r8, #84]	; 0x54
   42f1c:	add	r7, r7, #1
   42f20:	cmp	r7, r9
   42f24:	bne	42cd8 <fputs@plt+0x31b68>
   42f28:	ldr	r2, [sp, #80]	; 0x50
   42f2c:	add	r3, sp, #328	; 0x148
   42f30:	ldr	r1, [sp, #84]	; 0x54
   42f34:	add	r3, r3, r2, lsl #2
   42f38:	lsr	r5, r5, #3
   42f3c:	ldr	r2, [r3, #-144]	; 0xffffff70
   42f40:	eor	r5, r5, #1
   42f44:	ldr	r3, [r2, #84]	; 0x54
   42f48:	rev	r3, r3
   42f4c:	str	r3, [r1]
   42f50:	ldr	r3, [sp, #40]	; 0x28
   42f54:	cmp	r3, r9
   42f58:	moveq	r5, #0
   42f5c:	andne	r5, r5, #1
   42f60:	cmp	r5, #0
   42f64:	beq	42f90 <fputs@plt+0x31e20>
   42f68:	cmp	r3, r9
   42f6c:	ldr	r1, [sp, #88]	; 0x58
   42f70:	addlt	r3, sp, #180	; 0xb4
   42f74:	addge	r3, sp, #136	; 0x88
   42f78:	add	r3, r3, r1
   42f7c:	ldr	r2, [r2, #56]	; 0x38
   42f80:	ldr	r3, [r3, #4]
   42f84:	ldr	r3, [r3, #56]	; 0x38
   42f88:	ldr	r3, [r3, #8]
   42f8c:	str	r3, [r2, #8]
   42f90:	ldr	r3, [sp, #28]
   42f94:	ldrb	r3, [r3, #17]
   42f98:	cmp	r3, #0
   42f9c:	bne	430cc <fputs@plt+0x31f5c>
   42fa0:	ldr	r7, [sp, #16]
   42fa4:	add	r8, sp, #204	; 0xcc
   42fa8:	mov	r4, r7
   42fac:	ldr	r3, [sp, #80]	; 0x50
   42fb0:	cmp	r4, r3
   42fb4:	bne	43228 <fputs@plt+0x320b8>
   42fb8:	rsb	r3, r9, #1
   42fbc:	str	r3, [sp, #56]	; 0x38
   42fc0:	ldr	r3, [sp, #56]	; 0x38
   42fc4:	cmp	r3, #0
   42fc8:	rsblt	r3, r3, #0
   42fcc:	str	r3, [sp, #44]	; 0x2c
   42fd0:	ldr	r2, [sp, #44]	; 0x2c
   42fd4:	add	r3, sp, #328	; 0x148
   42fd8:	add	r3, r3, r2
   42fdc:	ldrb	r3, [r3, #-216]	; 0xffffff28
   42fe0:	cmp	r3, #0
   42fe4:	bne	43010 <fputs@plt+0x31ea0>
   42fe8:	ldr	r3, [sp, #56]	; 0x38
   42fec:	cmp	r3, #0
   42ff0:	bge	4331c <fputs@plt+0x321ac>
   42ff4:	sub	r3, r2, #1
   42ff8:	add	r2, sp, #328	; 0x148
   42ffc:	add	r3, r2, r3, lsl #2
   43000:	ldr	r2, [r3, #-104]	; 0xffffff98
   43004:	ldr	r3, [r3, #-124]	; 0xffffff84
   43008:	cmp	r2, r3
   4300c:	bge	4332c <fputs@plt+0x321bc>
   43010:	ldr	r3, [sp, #56]	; 0x38
   43014:	add	r3, r3, #1
   43018:	cmp	r3, r9
   4301c:	str	r3, [sp, #56]	; 0x38
   43020:	bne	42fc0 <fputs@plt+0x31e50>
   43024:	ldr	r3, [sp, #24]
   43028:	cmp	r3, #1
   4302c:	bne	436a8 <fputs@plt+0x32538>
   43030:	ldrh	r3, [fp, #18]
   43034:	cmp	r3, #0
   43038:	bne	436a8 <fputs@plt+0x32538>
   4303c:	ldr	r4, [sp, #184]	; 0xb8
   43040:	ldrb	r2, [fp, #5]
   43044:	ldrh	r3, [r4, #16]
   43048:	cmp	r2, r3
   4304c:	bhi	436a8 <fputs@plt+0x32538>
   43050:	mov	r0, r4
   43054:	bl	2fdfc <fputs@plt+0x1ec8c>
   43058:	add	r5, sp, #328	; 0x148
   4305c:	cmp	r0, #0
   43060:	str	r0, [r5, #-224]!	; 0xffffff20
   43064:	bne	43078 <fputs@plt+0x31f08>
   43068:	mov	r2, r5
   4306c:	mov	r1, fp
   43070:	mov	r0, r4
   43074:	bl	411b8 <fputs@plt+0x30048>
   43078:	mov	r1, r5
   4307c:	mov	r0, r4
   43080:	bl	41c8c <fputs@plt+0x30b1c>
   43084:	mov	r4, r9
   43088:	add	r5, sp, #140	; 0x8c
   4308c:	ldr	r3, [sp, #40]	; 0x28
   43090:	cmp	r3, r4
   43094:	ble	4252c <fputs@plt+0x313bc>
   43098:	ldr	r0, [r5, r4, lsl #2]
   4309c:	add	r1, sp, #104	; 0x68
   430a0:	bl	41c8c <fputs@plt+0x30b1c>
   430a4:	add	r4, r4, #1
   430a8:	b	4308c <fputs@plt+0x31f1c>
   430ac:	andeq	pc, r0, r1, ror r4	; <UNPREDICTABLE>
   430b0:	andeq	pc, r0, r4, asr #11
   430b4:	andeq	pc, r0, r7, lsl #12
   430b8:	andeq	pc, r0, r9, ror #12
   430bc:	andeq	pc, r0, r5, ror r6	; <UNPREDICTABLE>
   430c0:	muleq	r0, r6, r6
   430c4:	andeq	pc, r0, r0, asr #13
   430c8:	andeq	pc, r0, sl, lsl #14
   430cc:	ldr	r4, [sp, #184]	; 0xb8
   430d0:	ldr	r6, [sp, #16]
   430d4:	ldr	r3, [r4, #56]	; 0x38
   430d8:	ldrh	r7, [r4, #18]
   430dc:	str	r3, [sp, #44]	; 0x2c
   430e0:	ldrb	r3, [r4, #1]
   430e4:	mov	r8, r6
   430e8:	mov	r5, r6
   430ec:	add	r7, r7, r3
   430f0:	ldr	r3, [sp, #28]
   430f4:	ldr	r3, [r3, #36]	; 0x24
   430f8:	str	r3, [sp, #72]	; 0x48
   430fc:	ldr	r3, [sp, #168]	; 0xa8
   43100:	cmp	r5, r3
   43104:	bge	42fa0 <fputs@plt+0x31e30>
   43108:	ldr	r3, [sp, #176]	; 0xb0
   4310c:	cmp	r5, r7
   43110:	ldr	sl, [r3, r5, lsl #2]
   43114:	bne	43154 <fputs@plt+0x31fe4>
   43118:	add	r6, r6, #1
   4311c:	add	r2, sp, #328	; 0x148
   43120:	lsl	r3, r6, #2
   43124:	add	r3, r2, r3
   43128:	cmp	r6, r9
   4312c:	ldrlt	r2, [r3, #-144]	; 0xffffff70
   43130:	ldrge	r2, [r3, #-188]	; 0xffffff44
   43134:	ldrb	r1, [r2, #1]
   43138:	ldrh	r3, [r2, #18]
   4313c:	add	r3, r3, r1
   43140:	ldr	r1, [sp, #64]	; 0x40
   43144:	add	r3, r3, r1
   43148:	add	r7, r7, r3
   4314c:	ldr	r3, [r2, #56]	; 0x38
   43150:	str	r3, [sp, #44]	; 0x2c
   43154:	add	r3, sp, #328	; 0x148
   43158:	add	r3, r3, r8, lsl #2
   4315c:	ldr	r3, [r3, #-124]	; 0xffffff84
   43160:	cmp	r5, r3
   43164:	bne	43184 <fputs@plt+0x32014>
   43168:	add	r8, r8, #1
   4316c:	add	r3, sp, #328	; 0x148
   43170:	add	r3, r3, r8, lsl #2
   43174:	ldr	r4, [r3, #-144]	; 0xffffff70
   43178:	ldr	r3, [sp, #56]	; 0x38
   4317c:	cmp	r3, #0
   43180:	beq	43220 <fputs@plt+0x320b0>
   43184:	cmp	r6, r9
   43188:	bge	431c0 <fputs@plt+0x32050>
   4318c:	add	r3, sp, #328	; 0x148
   43190:	add	r3, r3, r6, lsl #2
   43194:	ldr	r2, [r4, #84]	; 0x54
   43198:	ldr	r3, [r3, #-64]	; 0xffffffc0
   4319c:	cmp	r2, r3
   431a0:	bne	431c0 <fputs@plt+0x32050>
   431a4:	ldr	r3, [sp, #44]	; 0x2c
   431a8:	cmp	r3, sl
   431ac:	bhi	431c0 <fputs@plt+0x32050>
   431b0:	ldr	r2, [sp, #72]	; 0x48
   431b4:	add	r3, r3, r2
   431b8:	cmp	sl, r3
   431bc:	bcc	43220 <fputs@plt+0x320b0>
   431c0:	ldr	r3, [sp, #52]	; 0x34
   431c4:	cmp	r3, #0
   431c8:	bne	431ec <fputs@plt+0x3207c>
   431cc:	ldr	r1, [sl]
   431d0:	add	r3, sp, #104	; 0x68
   431d4:	str	r3, [sp]
   431d8:	mov	r2, #5
   431dc:	ldr	r3, [r4, #84]	; 0x54
   431e0:	rev	r1, r1
   431e4:	ldr	r0, [sp, #28]
   431e8:	bl	40f84 <fputs@plt+0x2fe14>
   431ec:	mov	r1, r5
   431f0:	add	r0, sp, #168	; 0xa8
   431f4:	bl	16d04 <fputs@plt+0x5b94>
   431f8:	ldrh	r3, [r4, #12]
   431fc:	cmp	r3, r0
   43200:	bcs	43214 <fputs@plt+0x320a4>
   43204:	add	r2, sp, #104	; 0x68
   43208:	mov	r1, sl
   4320c:	mov	r0, r4
   43210:	bl	41060 <fputs@plt+0x2fef0>
   43214:	ldr	r3, [sp, #104]	; 0x68
   43218:	cmp	r3, #0
   4321c:	bne	4252c <fputs@plt+0x313bc>
   43220:	add	r5, r5, #1
   43224:	b	430fc <fputs@plt+0x31f8c>
   43228:	add	r3, sp, #184	; 0xb8
   4322c:	ldr	r1, [sp, #176]	; 0xb0
   43230:	ldr	r5, [r3, r4, lsl #2]
   43234:	ldr	r3, [r8, r4, lsl #2]
   43238:	ldr	r0, [sp, #180]	; 0xb4
   4323c:	ldr	ip, [sp, #68]	; 0x44
   43240:	lsl	r2, r3, #2
   43244:	ldr	sl, [r1, r3, lsl #2]
   43248:	lsl	r3, r3, #1
   4324c:	add	r6, ip, r7
   43250:	ldrb	ip, [r5, #4]
   43254:	ldrh	r3, [r0, r3]
   43258:	ldr	r0, [sp, #52]	; 0x34
   4325c:	cmp	ip, #0
   43260:	add	r0, r3, r0
   43264:	bne	432b8 <fputs@plt+0x32148>
   43268:	ldr	r3, [r5, #56]	; 0x38
   4326c:	ldr	r2, [sl]
   43270:	str	r2, [r3, #8]
   43274:	add	r3, sp, #104	; 0x68
   43278:	str	r3, [sp, #8]
   4327c:	ldr	r1, [sp, #48]	; 0x30
   43280:	ldr	r3, [r5, #84]	; 0x54
   43284:	add	r7, r7, r0
   43288:	str	r3, [sp, #4]
   4328c:	str	r6, [sp]
   43290:	mov	r3, r0
   43294:	mov	r2, sl
   43298:	add	r1, r1, r4
   4329c:	mov	r0, fp
   432a0:	bl	41cb8 <fputs@plt+0x30b48>
   432a4:	ldr	r3, [sp, #104]	; 0x68
   432a8:	cmp	r3, #0
   432ac:	bne	4252c <fputs@plt+0x313bc>
   432b0:	add	r4, r4, #1
   432b4:	b	42fac <fputs@plt+0x31e3c>
   432b8:	ldr	ip, [sp, #56]	; 0x38
   432bc:	cmp	ip, #0
   432c0:	beq	432fc <fputs@plt+0x3218c>
   432c4:	add	r1, r1, r2
   432c8:	ldr	r3, [r5, #80]	; 0x50
   432cc:	add	r2, sp, #304	; 0x130
   432d0:	ldr	r1, [r1, #-4]
   432d4:	mov	r0, r5
   432d8:	blx	r3
   432dc:	add	r3, sp, #304	; 0x130
   432e0:	add	r0, r6, #4
   432e4:	ldrd	r2, [r3]
   432e8:	bl	1afa0 <fputs@plt+0x9e30>
   432ec:	mov	sl, r6
   432f0:	mov	r6, #0
   432f4:	add	r0, r0, #4
   432f8:	b	43274 <fputs@plt+0x32104>
   432fc:	cmp	r3, #4
   43300:	sub	sl, sl, #4
   43304:	bne	43274 <fputs@plt+0x32104>
   43308:	ldr	r3, [fp, #76]	; 0x4c
   4330c:	mov	r1, sl
   43310:	mov	r0, fp
   43314:	blx	r3
   43318:	b	43274 <fputs@plt+0x32104>
   4331c:	ldreq	r8, [sp, #56]	; 0x38
   43320:	ldreq	r5, [sp, #204]	; 0xcc
   43324:	moveq	r6, r8
   43328:	beq	4337c <fputs@plt+0x3220c>
   4332c:	ldr	r2, [sp, #44]	; 0x2c
   43330:	ldr	r3, [sp, #40]	; 0x28
   43334:	cmp	r3, r2
   43338:	sub	r3, r2, #1
   4333c:	addgt	r2, sp, #328	; 0x148
   43340:	addgt	r2, r2, r3, lsl #2
   43344:	ldrle	r8, [sp, #168]	; 0xa8
   43348:	ldrgt	r8, [r2, #-104]	; 0xffffff98
   4334c:	ldrgt	r2, [sp, #64]	; 0x40
   43350:	addgt	r8, r2, r8
   43354:	add	r2, sp, #328	; 0x148
   43358:	add	r3, r2, r3, lsl #2
   4335c:	ldr	r6, [r3, #-124]	; 0xffffff84
   43360:	ldr	r3, [sp, #64]	; 0x40
   43364:	add	r6, r3, r6
   43368:	mov	r3, r2
   4336c:	ldr	r2, [sp, #44]	; 0x2c
   43370:	add	r3, r3, r2, lsl #2
   43374:	ldr	r5, [r3, #-124]	; 0xffffff84
   43378:	sub	r5, r5, r6
   4337c:	ldr	r2, [sp, #44]	; 0x2c
   43380:	add	r3, sp, #328	; 0x148
   43384:	cmp	r8, r6
   43388:	add	r3, r3, r2, lsl #2
   4338c:	ldr	r4, [r3, #-144]	; 0xffffff70
   43390:	ldr	r3, [r4, #56]	; 0x38
   43394:	ldrh	r7, [r4, #18]
   43398:	str	r3, [sp, #48]	; 0x30
   4339c:	ldrb	r3, [r4, #5]
   433a0:	add	sl, r8, r7
   433a4:	str	r3, [sp, #80]	; 0x50
   433a8:	ldr	r3, [r4, #64]	; 0x40
   433ac:	add	r3, r3, r5, lsl #1
   433b0:	str	r3, [sp, #72]	; 0x48
   433b4:	ldrb	r3, [r4, #1]
   433b8:	add	r3, sl, r3
   433bc:	str	r3, [sp, #84]	; 0x54
   433c0:	add	sl, r6, r5
   433c4:	bge	433fc <fputs@plt+0x3228c>
   433c8:	add	r3, sp, #168	; 0xa8
   433cc:	sub	r2, r6, r8
   433d0:	mov	r1, r8
   433d4:	mov	r0, r4
   433d8:	bl	11750 <fputs@plt+0x5e0>
   433dc:	lsl	r2, r7, #1
   433e0:	mov	r3, r0
   433e4:	ldr	r0, [r4, #64]	; 0x40
   433e8:	str	r3, [sp, #88]	; 0x58
   433ec:	add	r1, r0, r3, lsl #1
   433f0:	bl	110b0 <memmove@plt>
   433f4:	ldr	r3, [sp, #88]	; 0x58
   433f8:	sub	r7, r7, r3
   433fc:	ldr	r3, [sp, #84]	; 0x54
   43400:	cmp	r3, sl
   43404:	ble	43424 <fputs@plt+0x322b4>
   43408:	ldr	r2, [sp, #84]	; 0x54
   4340c:	add	r3, sp, #168	; 0xa8
   43410:	sub	r2, r2, sl
   43414:	mov	r1, sl
   43418:	mov	r0, r4
   4341c:	bl	11750 <fputs@plt+0x5e0>
   43420:	sub	r7, r7, r0
   43424:	ldr	r3, [sp, #80]	; 0x50
   43428:	add	r3, r3, #5
   4342c:	str	r3, [sp, #88]	; 0x58
   43430:	ldr	r3, [sp, #80]	; 0x50
   43434:	ldr	r2, [sp, #88]	; 0x58
   43438:	add	r3, r3, #6
   4343c:	str	r3, [sp, #92]	; 0x5c
   43440:	ldr	r3, [sp, #48]	; 0x30
   43444:	ldr	r1, [sp, #92]	; 0x5c
   43448:	ldrb	r2, [r3, r2]
   4344c:	ldrb	r3, [r3, r1]
   43450:	orr	r3, r3, r2, lsl #8
   43454:	sub	r3, r3, #1
   43458:	ldr	r2, [sp, #48]	; 0x30
   4345c:	uxth	r3, r3
   43460:	add	r3, r3, #1
   43464:	add	r3, r2, r3
   43468:	ldr	r2, [sp, #72]	; 0x48
   4346c:	str	r3, [sp, #304]	; 0x130
   43470:	cmp	r2, r3
   43474:	bls	434bc <fputs@plt+0x3234c>
   43478:	lsl	r3, r6, #1
   4347c:	lsl	r6, r6, #2
   43480:	mov	sl, r6
   43484:	mov	r7, r3
   43488:	mov	r2, r5
   4348c:	str	r3, [sp, #48]	; 0x30
   43490:	cmp	r2, #0
   43494:	ldr	r8, [sp, #180]	; 0xb4
   43498:	bgt	4366c <fputs@plt+0x324fc>
   4349c:	ldr	r3, [sp, #48]	; 0x30
   434a0:	ldr	r2, [sp, #176]	; 0xb0
   434a4:	add	r3, r8, r3
   434a8:	add	r2, r2, r6
   434ac:	mov	r1, r5
   434b0:	mov	r0, r4
   434b4:	bl	2ffb4 <fputs@plt+0x1ee44>
   434b8:	b	435ac <fputs@plt+0x3243c>
   434bc:	cmp	r8, r6
   434c0:	ble	43514 <fputs@plt+0x323a4>
   434c4:	sub	sl, r8, r6
   434c8:	cmp	sl, r5
   434cc:	movge	sl, r5
   434d0:	ldr	r3, [r4, #64]	; 0x40
   434d4:	lsl	r2, r7, #1
   434d8:	mov	r1, r3
   434dc:	add	r0, r3, sl, lsl #1
   434e0:	str	r3, [sp, #84]	; 0x54
   434e4:	bl	110b0 <memmove@plt>
   434e8:	add	r3, sp, #168	; 0xa8
   434ec:	str	r3, [sp, #8]
   434f0:	stm	sp, {r6, sl}
   434f4:	ldr	r3, [sp, #84]	; 0x54
   434f8:	add	r2, sp, #304	; 0x130
   434fc:	ldr	r1, [sp, #72]	; 0x48
   43500:	mov	r0, r4
   43504:	bl	11860 <fputs@plt+0x6f0>
   43508:	cmp	r0, #0
   4350c:	bne	43478 <fputs@plt+0x32308>
   43510:	add	r7, r7, sl
   43514:	ldr	sl, [sp, #16]
   43518:	ldrb	r3, [r4, #1]
   4351c:	cmp	sl, r3
   43520:	blt	435ec <fputs@plt+0x3247c>
   43524:	add	r2, sp, #168	; 0xa8
   43528:	ldr	r3, [r4, #64]	; 0x40
   4352c:	str	r2, [sp, #8]
   43530:	sub	r2, r5, r7
   43534:	str	r2, [sp, #4]
   43538:	add	r2, r6, r7
   4353c:	str	r2, [sp]
   43540:	add	r3, r3, r7, lsl #1
   43544:	add	r2, sp, #304	; 0x130
   43548:	ldr	r1, [sp, #72]	; 0x48
   4354c:	mov	r0, r4
   43550:	bl	11860 <fputs@plt+0x6f0>
   43554:	cmp	r0, #0
   43558:	bne	43478 <fputs@plt+0x32308>
   4355c:	ldr	r2, [sp, #80]	; 0x50
   43560:	ldr	r3, [sp, #48]	; 0x30
   43564:	uxth	r5, r5
   43568:	add	r3, r3, r2
   4356c:	strh	r5, [r4, #18]
   43570:	lsr	r5, r5, #8
   43574:	strb	r0, [r4, #1]
   43578:	strb	r5, [r3, #3]
   4357c:	ldrh	r2, [r4, #18]
   43580:	ldr	r1, [sp, #88]	; 0x58
   43584:	strb	r2, [r3, #4]
   43588:	ldr	r3, [sp, #304]	; 0x130
   4358c:	ldr	r2, [sp, #48]	; 0x30
   43590:	sub	r3, r3, r2
   43594:	asr	r3, r3, #8
   43598:	strb	r3, [r2, r1]
   4359c:	ldr	r3, [sp, #304]	; 0x130
   435a0:	ldr	r1, [sp, #92]	; 0x5c
   435a4:	sub	r3, r3, r2
   435a8:	strb	r3, [r2, r1]
   435ac:	cmp	r0, #0
   435b0:	str	r0, [sp, #104]	; 0x68
   435b4:	bne	4252c <fputs@plt+0x313bc>
   435b8:	ldr	r2, [sp, #44]	; 0x2c
   435bc:	add	r3, sp, #328	; 0x148
   435c0:	add	r3, r3, r2
   435c4:	mov	r2, #1
   435c8:	strb	r2, [r3, #-216]	; 0xffffff28
   435cc:	ldr	r2, [sp, #44]	; 0x2c
   435d0:	add	r3, sp, #328	; 0x148
   435d4:	add	r3, r3, r2, lsl #2
   435d8:	ldr	r2, [sp, #76]	; 0x4c
   435dc:	ldr	r3, [r3, #-84]	; 0xffffffac
   435e0:	sub	r3, r2, r3
   435e4:	strh	r3, [r4, #16]
   435e8:	b	43010 <fputs@plt+0x31ea0>
   435ec:	add	r3, r4, sl, lsl #1
   435f0:	ldrh	r3, [r3, #22]
   435f4:	add	r3, r3, r8
   435f8:	sub	r2, r3, r6
   435fc:	cmp	r2, #0
   43600:	cmpge	r5, r2
   43604:	str	r3, [sp, #84]	; 0x54
   43608:	ble	43664 <fputs@plt+0x324f4>
   4360c:	ldr	r3, [r4, #64]	; 0x40
   43610:	add	r3, r3, r2, lsl #1
   43614:	sub	r2, r7, r2
   43618:	mov	r1, r3
   4361c:	lsl	r2, r2, #1
   43620:	add	r0, r3, #2
   43624:	str	r3, [sp, #100]	; 0x64
   43628:	bl	110b0 <memmove@plt>
   4362c:	add	r3, sp, #168	; 0xa8
   43630:	str	r3, [sp, #8]
   43634:	mov	r3, #1
   43638:	str	r3, [sp, #4]
   4363c:	ldr	r3, [sp, #84]	; 0x54
   43640:	add	r2, sp, #304	; 0x130
   43644:	str	r3, [sp]
   43648:	ldr	r1, [sp, #72]	; 0x48
   4364c:	ldr	r3, [sp, #100]	; 0x64
   43650:	mov	r0, r4
   43654:	bl	11860 <fputs@plt+0x6f0>
   43658:	add	r7, r7, #1
   4365c:	cmp	r0, #0
   43660:	bne	43478 <fputs@plt+0x32308>
   43664:	add	sl, sl, #1
   43668:	b	43518 <fputs@plt+0x323a8>
   4366c:	ldrh	r3, [r8, r7]
   43670:	cmp	r3, #0
   43674:	bne	43698 <fputs@plt+0x32528>
   43678:	ldr	r0, [sp, #172]	; 0xac
   4367c:	ldr	r1, [sp, #176]	; 0xb0
   43680:	str	r2, [sp, #72]	; 0x48
   43684:	ldr	r3, [r0, #76]	; 0x4c
   43688:	ldr	r1, [r1, sl]
   4368c:	blx	r3
   43690:	ldr	r2, [sp, #72]	; 0x48
   43694:	strh	r0, [r8, r7]
   43698:	sub	r2, r2, #1
   4369c:	add	r7, r7, #2
   436a0:	add	sl, sl, #4
   436a4:	b	43490 <fputs@plt+0x32320>
   436a8:	ldr	r3, [sp, #28]
   436ac:	ldr	r2, [sp, #52]	; 0x34
   436b0:	ldrb	r3, [r3, #17]
   436b4:	adds	r3, r3, #0
   436b8:	movne	r3, #1
   436bc:	cmp	r2, #0
   436c0:	movne	r3, #0
   436c4:	cmp	r3, #0
   436c8:	beq	43084 <fputs@plt+0x31f14>
   436cc:	add	r6, sp, #184	; 0xb8
   436d0:	add	r5, sp, #104	; 0x68
   436d4:	mov	r4, #5
   436d8:	ldr	r3, [sp, #16]
   436dc:	ldr	r0, [sp, #28]
   436e0:	ldr	r3, [r6, r3, lsl #2]
   436e4:	ldr	r2, [r3, #56]	; 0x38
   436e8:	ldr	r1, [r2, #8]
   436ec:	str	r5, [sp]
   436f0:	mov	r2, r4
   436f4:	ldr	r3, [r3, #84]	; 0x54
   436f8:	rev	r1, r1
   436fc:	bl	40f84 <fputs@plt+0x2fe14>
   43700:	ldr	r3, [sp, #16]
   43704:	add	r3, r3, #1
   43708:	cmp	r3, r9
   4370c:	str	r3, [sp, #16]
   43710:	bne	436d8 <fputs@plt+0x32568>
   43714:	b	43084 <fputs@plt+0x31f14>
   43718:	ldr	r3, [sp, #36]	; 0x24
   4371c:	ldr	r0, [r4, r3, lsl #2]
   43720:	bl	3dcf0 <fputs@plt+0x2cb80>
   43724:	ldr	r3, [sp, #36]	; 0x24
   43728:	add	r3, r3, #1
   4372c:	str	r3, [sp, #36]	; 0x24
   43730:	b	42558 <fputs@plt+0x313e8>
   43734:	ldr	r3, [sp, #36]	; 0x24
   43738:	b	423c4 <fputs@plt+0x31254>
   4373c:	str	r3, [sp, #24]
   43740:	b	421e8 <fputs@plt+0x31078>
   43744:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   43748:	mov	r5, r3
   4374c:	ldr	r3, [r0, #44]	; 0x2c
   43750:	sub	sp, sp, #24
   43754:	cmp	r1, r3
   43758:	bls	43774 <fputs@plt+0x32604>
   4375c:	ldr	r0, [pc, #396]	; 438f0 <fputs@plt+0x32780>
   43760:	bl	2f3e4 <fputs@plt+0x1e274>
   43764:	mov	r4, r0
   43768:	mov	r0, r4
   4376c:	add	sp, sp, #24
   43770:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   43774:	mov	r3, #0
   43778:	mov	r9, r2
   4377c:	str	r3, [sp]
   43780:	add	r2, sp, #16
   43784:	mov	sl, r0
   43788:	bl	3f13c <fputs@plt+0x2dfcc>
   4378c:	cmp	r0, #0
   43790:	mov	r4, r0
   43794:	str	r0, [sp, #20]
   43798:	bne	43768 <fputs@plt+0x325f8>
   4379c:	ldr	r3, [sp, #16]
   437a0:	ldrb	r2, [r3, #8]
   437a4:	cmp	r2, #0
   437a8:	moveq	r6, #1
   437ac:	strbeq	r6, [r3, #8]
   437b0:	ldrbeq	r8, [r3, #5]
   437b4:	beq	43824 <fputs@plt+0x326b4>
   437b8:	ldr	r0, [pc, #308]	; 438f4 <fputs@plt+0x32784>
   437bc:	bl	2f3e4 <fputs@plt+0x1e274>
   437c0:	str	r0, [sp, #20]
   437c4:	ldr	r0, [sp, #16]
   437c8:	mov	r3, #0
   437cc:	strb	r3, [r0, #8]
   437d0:	bl	3dcf0 <fputs@plt+0x2cb80>
   437d4:	ldr	r4, [sp, #20]
   437d8:	b	43768 <fputs@plt+0x325f8>
   437dc:	ldr	r0, [r3, #64]	; 0x40
   437e0:	lsl	r2, r4, #1
   437e4:	ldrh	r7, [r3, #20]
   437e8:	ldrh	r2, [r0, r2]
   437ec:	cmp	r1, #0
   437f0:	rev16	r2, r2
   437f4:	and	r2, r2, r7
   437f8:	ldr	r7, [r3, #56]	; 0x38
   437fc:	add	r7, r7, r2
   43800:	beq	43884 <fputs@plt+0x32714>
   43804:	add	r2, sp, #14
   43808:	mov	r1, r7
   4380c:	ldr	r0, [sp, #16]
   43810:	bl	41b0c <fputs@plt+0x3099c>
   43814:	cmp	r0, #0
   43818:	str	r0, [sp, #20]
   4381c:	bne	437c4 <fputs@plt+0x32654>
   43820:	add	r4, r4, #1
   43824:	ldr	r3, [sp, #16]
   43828:	ldrh	r2, [r3, #18]
   4382c:	ldrb	r1, [r3, #4]
   43830:	cmp	r4, r2
   43834:	blt	437dc <fputs@plt+0x3266c>
   43838:	cmp	r1, #0
   4383c:	bne	438ac <fputs@plt+0x3273c>
   43840:	ldr	r3, [r3, #56]	; 0x38
   43844:	mov	r2, #1
   43848:	add	r3, r3, r8
   4384c:	mov	r0, sl
   43850:	ldr	r1, [r3, #8]
   43854:	mov	r3, r5
   43858:	rev	r1, r1
   4385c:	bl	43744 <fputs@plt+0x325d4>
   43860:	cmp	r0, #0
   43864:	str	r0, [sp, #20]
   43868:	bne	437c4 <fputs@plt+0x32654>
   4386c:	cmp	r9, #0
   43870:	beq	438c0 <fputs@plt+0x32750>
   43874:	add	r1, sp, #20
   43878:	ldr	r0, [sp, #16]
   4387c:	bl	41c8c <fputs@plt+0x30b1c>
   43880:	b	437c4 <fputs@plt+0x32654>
   43884:	ldr	r1, [r7]
   43888:	mov	r3, r5
   4388c:	mov	r2, r6
   43890:	rev	r1, r1
   43894:	mov	r0, sl
   43898:	bl	43744 <fputs@plt+0x325d4>
   4389c:	cmp	r0, #0
   438a0:	str	r0, [sp, #20]
   438a4:	beq	43804 <fputs@plt+0x32694>
   438a8:	b	437c4 <fputs@plt+0x32654>
   438ac:	cmp	r5, #0
   438b0:	ldrne	r3, [r5]
   438b4:	addne	r3, r3, r2
   438b8:	strne	r3, [r5]
   438bc:	b	4386c <fputs@plt+0x326fc>
   438c0:	ldr	r3, [sp, #16]
   438c4:	ldr	r0, [r3, #72]	; 0x48
   438c8:	bl	3c4a0 <fputs@plt+0x2b330>
   438cc:	cmp	r0, #0
   438d0:	str	r0, [sp, #20]
   438d4:	bne	437c4 <fputs@plt+0x32654>
   438d8:	ldr	r0, [sp, #16]
   438dc:	ldr	r3, [r0, #56]	; 0x38
   438e0:	ldrb	r1, [r3, r8]
   438e4:	orr	r1, r1, #8
   438e8:	bl	2f4e0 <fputs@plt+0x1e370>
   438ec:	b	437c4 <fputs@plt+0x32654>
   438f0:	strdeq	pc, [r0], -r9
   438f4:	strdeq	pc, [r0], -lr
   438f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   438fc:	mov	r9, r3
   43900:	ldrsb	r3, [r0, #68]	; 0x44
   43904:	sub	sp, sp, #28
   43908:	mov	r7, r2
   4390c:	add	r3, r3, #30
   43910:	mov	r5, r0
   43914:	ldr	r2, [r0, r3, lsl #2]
   43918:	ldr	r3, [r0, #4]
   4391c:	mov	r4, r1
   43920:	str	r2, [sp, #8]
   43924:	str	r3, [sp, #4]
   43928:	ldr	sl, [sp, #64]	; 0x40
   4392c:	bl	1a2c8 <fputs@plt+0x9158>
   43930:	ldr	r2, [sp, #8]
   43934:	ldr	r3, [sp, #4]
   43938:	ldrh	r8, [r5, #32]
   4393c:	ldr	r6, [r5, #24]
   43940:	ldr	r1, [r2, #56]	; 0x38
   43944:	ldr	r3, [r3, #36]	; 0x24
   43948:	sub	r1, r6, r1
   4394c:	sub	r3, r3, r8
   43950:	cmp	r1, r3
   43954:	ldrhi	r0, [pc, #728]	; 43c34 <fputs@plt+0x32ac4>
   43958:	bhi	43ae0 <fputs@plt+0x32970>
   4395c:	cmp	r8, r4
   43960:	bls	43b08 <fputs@plt+0x32998>
   43964:	add	r3, r4, r7
   43968:	cmp	r8, r3
   4396c:	subcc	r8, r8, r4
   43970:	movcs	r8, r7
   43974:	ands	fp, sl, #1
   43978:	add	r4, r6, r4
   4397c:	beq	43af4 <fputs@plt+0x32984>
   43980:	ldr	r0, [r2, #72]	; 0x48
   43984:	bl	3c4a0 <fputs@plt+0x2b330>
   43988:	subs	fp, r0, #0
   4398c:	moveq	r2, r8
   43990:	moveq	r1, r9
   43994:	moveq	r0, r4
   43998:	beq	43b00 <fputs@plt+0x32990>
   4399c:	add	r9, r9, r8
   439a0:	sub	r7, r7, r8
   439a4:	mov	r4, #0
   439a8:	cmp	r7, #0
   439ac:	clz	r2, fp
   439b0:	lsr	r2, r2, #5
   439b4:	moveq	r2, #0
   439b8:	cmp	r2, #0
   439bc:	beq	43ac4 <fputs@plt+0x32954>
   439c0:	ldrh	r0, [r5, #32]
   439c4:	ldr	r3, [sp, #4]
   439c8:	cmp	sl, #2
   439cc:	ldr	r8, [r3, #36]	; 0x24
   439d0:	ldr	r3, [r6, r0]
   439d4:	sub	r8, r8, #4
   439d8:	rev	r3, r3
   439dc:	str	r3, [sp, #16]
   439e0:	beq	43c2c <fputs@plt+0x32abc>
   439e4:	ldrb	r3, [r5, #64]	; 0x40
   439e8:	tst	r3, #4
   439ec:	bne	43c2c <fputs@plt+0x32abc>
   439f0:	ldr	r3, [r5, #28]
   439f4:	mov	r1, r8
   439f8:	sub	r3, r3, #1
   439fc:	add	r3, r3, r8
   43a00:	sub	r0, r3, r0
   43a04:	bl	70888 <fputs@plt+0x5f718>
   43a08:	ldr	r3, [r5, #56]	; 0x38
   43a0c:	cmp	r0, r3
   43a10:	mov	r6, r0
   43a14:	ble	43c10 <fputs@plt+0x32aa0>
   43a18:	mov	r3, #0
   43a1c:	lsl	r2, r0, #3
   43a20:	ldr	r0, [r5, #12]
   43a24:	bl	21b90 <fputs@plt+0x10a20>
   43a28:	cmp	r0, #0
   43a2c:	lslne	r3, r6, #1
   43a30:	strne	r3, [r5, #56]	; 0x38
   43a34:	strne	r0, [r5, #12]
   43a38:	bne	43c10 <fputs@plt+0x32aa0>
   43a3c:	mov	fp, #7
   43a40:	ldrb	r6, [r5, #64]	; 0x40
   43a44:	ands	r6, r6, #4
   43a48:	beq	43a84 <fputs@plt+0x32914>
   43a4c:	mov	r1, r8
   43a50:	mov	r0, r4
   43a54:	bl	70888 <fputs@plt+0x5f718>
   43a58:	ldr	r2, [r5, #12]
   43a5c:	ldr	r2, [r2, r0, lsl #2]
   43a60:	cmp	r2, #0
   43a64:	moveq	r6, r2
   43a68:	beq	43a84 <fputs@plt+0x32914>
   43a6c:	mov	r6, r0
   43a70:	mov	r1, r8
   43a74:	mov	r0, r4
   43a78:	str	r2, [sp, #16]
   43a7c:	bl	70a74 <fputs@plt+0x5f904>
   43a80:	mov	r4, r1
   43a84:	ands	r3, sl, #1
   43a88:	lsl	r6, r6, #2
   43a8c:	str	r3, [sp, #12]
   43a90:	moveq	r3, #2
   43a94:	movne	r3, #0
   43a98:	str	r3, [sp, #8]
   43a9c:	cmp	r7, #0
   43aa0:	clz	r2, fp
   43aa4:	lsr	r2, r2, #5
   43aa8:	moveq	r2, #0
   43aac:	cmp	r2, #0
   43ab0:	beq	43ac4 <fputs@plt+0x32954>
   43ab4:	ldr	r3, [sp, #16]
   43ab8:	cmp	r3, #0
   43abc:	bne	43b14 <fputs@plt+0x329a4>
   43ac0:	mov	fp, r3
   43ac4:	cmp	r7, #0
   43ac8:	clz	r2, fp
   43acc:	lsr	r2, r2, #5
   43ad0:	moveq	r2, #0
   43ad4:	cmp	r2, #0
   43ad8:	beq	43ae8 <fputs@plt+0x32978>
   43adc:	ldr	r0, [pc, #340]	; 43c38 <fputs@plt+0x32ac8>
   43ae0:	bl	2f3e4 <fputs@plt+0x1e274>
   43ae4:	mov	fp, r0
   43ae8:	mov	r0, fp
   43aec:	add	sp, sp, #28
   43af0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43af4:	mov	r2, r8
   43af8:	mov	r1, r4
   43afc:	mov	r0, r9
   43b00:	bl	10fe4 <memcpy@plt>
   43b04:	b	4399c <fputs@plt+0x3282c>
   43b08:	sub	r4, r4, r8
   43b0c:	mov	fp, #0
   43b10:	b	439a8 <fputs@plt+0x32838>
   43b14:	ldrb	r2, [r5, #64]	; 0x40
   43b18:	tst	r2, #4
   43b1c:	ldrne	r2, [r5, #12]
   43b20:	strne	r3, [r2, r6]
   43b24:	cmp	r4, r8
   43b28:	bcc	43b6c <fputs@plt+0x329fc>
   43b2c:	ldr	r3, [r5, #12]
   43b30:	add	r3, r3, r6
   43b34:	ldr	r3, [r3, #4]
   43b38:	cmp	r3, #0
   43b3c:	strne	r3, [sp, #16]
   43b40:	movne	fp, #0
   43b44:	bne	43b60 <fputs@plt+0x329f0>
   43b48:	add	r3, sp, #16
   43b4c:	mov	r2, #0
   43b50:	ldr	r1, [sp, #16]
   43b54:	ldr	r0, [sp, #4]
   43b58:	bl	3e7ec <fputs@plt+0x2d67c>
   43b5c:	mov	fp, r0
   43b60:	sub	r4, r4, r8
   43b64:	add	r6, r6, #4
   43b68:	b	43a9c <fputs@plt+0x3292c>
   43b6c:	ldr	r0, [sp, #4]
   43b70:	add	r3, r4, r7
   43b74:	cmp	r8, r3
   43b78:	add	r2, sp, #20
   43b7c:	ldr	r3, [sp, #8]
   43b80:	ldr	r1, [sp, #16]
   43b84:	ldr	r0, [r0]
   43b88:	subcc	sl, r8, r4
   43b8c:	movcs	sl, r7
   43b90:	bl	3dfd8 <fputs@plt+0x2ce68>
   43b94:	subs	fp, r0, #0
   43b98:	bne	43bec <fputs@plt+0x32a7c>
   43b9c:	ldr	r0, [sp, #20]
   43ba0:	add	r4, r4, #4
   43ba4:	ldr	r2, [r0, #4]
   43ba8:	add	r4, r2, r4
   43bac:	ldr	r3, [r2]
   43bb0:	rev	r3, r3
   43bb4:	str	r3, [sp, #16]
   43bb8:	ldr	r3, [sp, #12]
   43bbc:	cmp	r3, #0
   43bc0:	beq	43bf8 <fputs@plt+0x32a88>
   43bc4:	bl	3c4a0 <fputs@plt+0x2b330>
   43bc8:	subs	fp, r0, #0
   43bcc:	bne	43be0 <fputs@plt+0x32a70>
   43bd0:	mov	r2, sl
   43bd4:	mov	r1, r9
   43bd8:	mov	r0, r4
   43bdc:	bl	10fe4 <memcpy@plt>
   43be0:	ldr	r0, [sp, #20]
   43be4:	bl	3dce4 <fputs@plt+0x2cb74>
   43be8:	mov	r4, #0
   43bec:	sub	r7, r7, sl
   43bf0:	add	r9, r9, sl
   43bf4:	b	43b64 <fputs@plt+0x329f4>
   43bf8:	mov	r2, sl
   43bfc:	mov	r1, r4
   43c00:	mov	r0, r9
   43c04:	bl	10fe4 <memcpy@plt>
   43c08:	mov	fp, #0
   43c0c:	b	43be0 <fputs@plt+0x32a70>
   43c10:	lsl	r2, r6, #2
   43c14:	mov	r1, #0
   43c18:	ldr	r0, [r5, #12]
   43c1c:	bl	10f48 <memset@plt>
   43c20:	ldrb	r3, [r5, #64]	; 0x40
   43c24:	orr	r3, r3, #4
   43c28:	strb	r3, [r5, #64]	; 0x40
   43c2c:	mov	fp, #0
   43c30:	b	43a40 <fputs@plt+0x328d0>
   43c34:	andeq	lr, r0, sl, ror fp
   43c38:	andeq	lr, r0, r7, lsl ip
   43c3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43c40:	mov	r5, r3
   43c44:	ldrb	r3, [r0, #66]	; 0x42
   43c48:	sub	sp, sp, #44	; 0x2c
   43c4c:	mov	r4, r2
   43c50:	cmp	r3, #1
   43c54:	bne	43cc0 <fputs@plt+0x32b50>
   43c58:	ldrb	r3, [r0, #64]	; 0x40
   43c5c:	tst	r3, #2
   43c60:	beq	43cc0 <fputs@plt+0x32b50>
   43c64:	ldrb	r2, [r0, #69]	; 0x45
   43c68:	cmp	r2, #0
   43c6c:	beq	43cc0 <fputs@plt+0x32b50>
   43c70:	ldrd	r6, [r0, #16]
   43c74:	cmp	r7, r5
   43c78:	cmpeq	r6, r4
   43c7c:	moveq	r7, #0
   43c80:	ldreq	r3, [sp, #84]	; 0x54
   43c84:	streq	r7, [r3]
   43c88:	beq	43cb4 <fputs@plt+0x32b44>
   43c8c:	cmp	r6, r4
   43c90:	sbcs	r2, r7, r5
   43c94:	movlt	r2, #1
   43c98:	movge	r2, #0
   43c9c:	ands	r3, r2, r3, lsr #3
   43ca0:	beq	43cc0 <fputs@plt+0x32b50>
   43ca4:	ldr	r2, [sp, #84]	; 0x54
   43ca8:	mov	r7, #0
   43cac:	mvn	r3, #0
   43cb0:	str	r3, [r2]
   43cb4:	mov	r0, r7
   43cb8:	add	sp, sp, #44	; 0x2c
   43cbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   43cc0:	cmp	r1, #0
   43cc4:	moveq	fp, r1
   43cc8:	beq	43d40 <fputs@plt+0x32bd0>
   43ccc:	ldr	r3, [r1]
   43cd0:	ldrh	r2, [r3, #6]
   43cd4:	ldrh	ip, [r3, #8]
   43cd8:	add	r2, r2, ip
   43cdc:	cmp	r2, #13
   43ce0:	bgt	43d34 <fputs@plt+0x32bc4>
   43ce4:	ldr	ip, [r3, #16]
   43ce8:	ldr	r2, [r1, #4]
   43cec:	mvn	lr, #0
   43cf0:	ldrb	ip, [ip]
   43cf4:	ldrh	r2, [r2, #8]
   43cf8:	cmp	ip, #0
   43cfc:	mov	ip, #1
   43d00:	strbne	ip, [r1, #12]
   43d04:	strbne	lr, [r1, #13]
   43d08:	strbeq	lr, [r1, #12]
   43d0c:	strbeq	ip, [r1, #13]
   43d10:	tst	r2, #4
   43d14:	ldrne	fp, [pc, #924]	; 440b8 <fputs@plt+0x32f48>
   43d18:	bne	43d38 <fputs@plt+0x32bc8>
   43d1c:	tst	r2, #25
   43d20:	bne	43d34 <fputs@plt+0x32bc4>
   43d24:	ldr	r3, [r3, #20]
   43d28:	cmp	r3, #0
   43d2c:	ldreq	fp, [pc, #904]	; 440bc <fputs@plt+0x32f4c>
   43d30:	beq	43d38 <fputs@plt+0x32bc8>
   43d34:	ldr	fp, [pc, #900]	; 440c0 <fputs@plt+0x32f50>
   43d38:	mov	r3, #0
   43d3c:	strb	r3, [r1, #11]
   43d40:	strd	r4, [sp, #16]
   43d44:	str	r1, [sp, #12]
   43d48:	mov	r4, r0
   43d4c:	bl	3f374 <fputs@plt+0x2e204>
   43d50:	subs	r7, r0, #0
   43d54:	bne	43cb4 <fputs@plt+0x32b44>
   43d58:	ldrb	r3, [r4, #66]	; 0x42
   43d5c:	cmp	r3, #0
   43d60:	beq	43ca4 <fputs@plt+0x32b34>
   43d64:	ldr	r3, [sp, #80]	; 0x50
   43d68:	rsb	r3, r3, #1
   43d6c:	str	r3, [sp, #24]
   43d70:	ldrsb	r3, [r4, #68]	; 0x44
   43d74:	cmp	fp, #0
   43d78:	movne	r6, r7
   43d7c:	add	r2, r3, #30
   43d80:	add	r3, r4, r3, lsl #1
   43d84:	ldr	r5, [r4, r2, lsl #2]
   43d88:	ldr	r2, [sp, #24]
   43d8c:	ldrh	r9, [r5, #18]
   43d90:	sub	r9, r9, #1
   43d94:	asr	r8, r9, r2
   43d98:	strh	r8, [r3, #80]	; 0x50
   43d9c:	addne	r3, r4, #16
   43da0:	strne	r3, [sp, #28]
   43da4:	bne	43ec0 <fputs@plt+0x32d50>
   43da8:	mov	sl, r7
   43dac:	mov	r6, r8
   43db0:	ldr	r2, [r5, #64]	; 0x40
   43db4:	lsl	r3, r6, #1
   43db8:	ldrh	r0, [r5, #20]
   43dbc:	ldrh	r3, [r2, r3]
   43dc0:	rev16	r3, r3
   43dc4:	and	r3, r3, r0
   43dc8:	ldr	r0, [r5, #68]	; 0x44
   43dcc:	add	r0, r0, r3
   43dd0:	ldrb	r3, [r5, #3]
   43dd4:	cmp	r3, #0
   43dd8:	bne	43e2c <fputs@plt+0x32cbc>
   43ddc:	add	r1, sp, #32
   43de0:	bl	15574 <fputs@plt+0x4404>
   43de4:	ldrd	r2, [sp, #32]
   43de8:	ldrd	r0, [sp, #16]
   43dec:	cmp	r2, r0
   43df0:	sbcs	r1, r3, r1
   43df4:	bge	43e54 <fputs@plt+0x32ce4>
   43df8:	add	sl, r6, #1
   43dfc:	cmp	r9, sl
   43e00:	bge	43eb4 <fputs@plt+0x32d44>
   43e04:	mvn	r3, #0
   43e08:	mov	r8, r6
   43e0c:	mov	r6, sl
   43e10:	ldrb	r2, [r5, #4]
   43e14:	cmp	r2, #0
   43e18:	beq	44050 <fputs@plt+0x32ee0>
   43e1c:	ldrsb	r2, [r4, #68]	; 0x44
   43e20:	add	r2, r4, r2, lsl #1
   43e24:	strh	r8, [r2, #80]	; 0x50
   43e28:	b	43ea4 <fputs@plt+0x32d34>
   43e2c:	ldrsb	r3, [r0], #1
   43e30:	cmp	r3, #0
   43e34:	bge	43ddc <fputs@plt+0x32c6c>
   43e38:	ldr	r3, [r5, #60]	; 0x3c
   43e3c:	cmp	r0, r3
   43e40:	bcc	43e2c <fputs@plt+0x32cbc>
   43e44:	ldr	r0, [pc, #632]	; 440c4 <fputs@plt+0x32f54>
   43e48:	bl	2f3e4 <fputs@plt+0x1e274>
   43e4c:	mov	r7, r0
   43e50:	b	43cb4 <fputs@plt+0x32b44>
   43e54:	ldrd	r0, [sp, #16]
   43e58:	cmp	r0, r2
   43e5c:	sbcs	r1, r1, r3
   43e60:	bge	43e78 <fputs@plt+0x32d08>
   43e64:	sub	r9, r6, #1
   43e68:	cmp	sl, r9
   43e6c:	ble	43eb4 <fputs@plt+0x32d44>
   43e70:	mov	r3, #1
   43e74:	b	43e08 <fputs@plt+0x32c98>
   43e78:	strd	r2, [r4, #16]
   43e7c:	ldrsb	r3, [r4, #68]	; 0x44
   43e80:	ldrb	r1, [r4, #64]	; 0x40
   43e84:	add	r3, r4, r3, lsl #1
   43e88:	orr	r1, r1, #2
   43e8c:	strb	r1, [r4, #64]	; 0x40
   43e90:	strh	r6, [r3, #80]	; 0x50
   43e94:	ldrb	r3, [r5, #4]
   43e98:	cmp	r3, #0
   43e9c:	beq	44050 <fputs@plt+0x32ee0>
   43ea0:	mov	r3, #0
   43ea4:	ldr	r2, [sp, #84]	; 0x54
   43ea8:	str	r3, [r2]
   43eac:	mov	r3, r7
   43eb0:	b	43f88 <fputs@plt+0x32e18>
   43eb4:	add	r6, sl, r9
   43eb8:	asr	r6, r6, #1
   43ebc:	b	43db0 <fputs@plt+0x32c40>
   43ec0:	ldr	r2, [r5, #64]	; 0x40
   43ec4:	lsl	r3, r8, #1
   43ec8:	ldrh	r3, [r2, r3]
   43ecc:	rev16	r2, r3
   43ed0:	ldrh	r3, [r5, #20]
   43ed4:	and	r3, r3, r2
   43ed8:	ldr	r2, [r5, #68]	; 0x44
   43edc:	add	r1, r2, r3
   43ee0:	ldrb	r0, [r2, r3]
   43ee4:	ldrb	r3, [r5, #7]
   43ee8:	cmp	r0, r3
   43eec:	addle	r1, r1, #1
   43ef0:	ldrle	r2, [sp, #12]
   43ef4:	ble	43f24 <fputs@plt+0x32db4>
   43ef8:	ldrb	r3, [r1, #1]
   43efc:	tst	r3, #128	; 0x80
   43f00:	bne	43f54 <fputs@plt+0x32de4>
   43f04:	lsl	r0, r0, #7
   43f08:	and	r0, r0, #16256	; 0x3f80
   43f0c:	add	r0, r3, r0
   43f10:	ldrh	r3, [r5, #10]
   43f14:	cmp	r0, r3
   43f18:	bgt	43f54 <fputs@plt+0x32de4>
   43f1c:	ldr	r2, [sp, #12]
   43f20:	add	r1, r1, #2
   43f24:	blx	fp
   43f28:	mov	r3, r0
   43f2c:	cmp	r3, #0
   43f30:	addlt	r6, r8, #1
   43f34:	blt	43f40 <fputs@plt+0x32dd0>
   43f38:	beq	44024 <fputs@plt+0x32eb4>
   43f3c:	sub	r9, r8, #1
   43f40:	cmp	r6, r9
   43f44:	bgt	43e10 <fputs@plt+0x32ca0>
   43f48:	add	r8, r6, r9
   43f4c:	asr	r8, r8, #1
   43f50:	b	43ec0 <fputs@plt+0x32d50>
   43f54:	ldrb	r0, [r5, #6]
   43f58:	ldr	r3, [r5, #80]	; 0x50
   43f5c:	ldr	r2, [sp, #28]
   43f60:	sub	r1, r1, r0
   43f64:	mov	r0, r5
   43f68:	blx	r3
   43f6c:	ldr	r3, [r4, #16]
   43f70:	cmp	r3, #1
   43f74:	str	r3, [sp, #8]
   43f78:	bgt	43fa4 <fputs@plt+0x32e34>
   43f7c:	ldr	r0, [pc, #324]	; 440c8 <fputs@plt+0x32f58>
   43f80:	bl	2f3e4 <fputs@plt+0x1e274>
   43f84:	mov	r3, r0
   43f88:	mov	r2, #0
   43f8c:	strh	r2, [r4, #34]	; 0x22
   43f90:	ldrb	r2, [r4, #64]	; 0x40
   43f94:	mov	r7, r3
   43f98:	bic	r2, r2, #6
   43f9c:	strb	r2, [r4, #64]	; 0x40
   43fa0:	b	43cb4 <fputs@plt+0x32b44>
   43fa4:	ldr	r3, [sp, #8]
   43fa8:	add	r0, r3, #18
   43fac:	asr	r1, r0, #31
   43fb0:	bl	1ea54 <fputs@plt+0xd8e4>
   43fb4:	subs	sl, r0, #0
   43fb8:	beq	440b0 <fputs@plt+0x32f40>
   43fbc:	ldrsb	r3, [r4, #68]	; 0x44
   43fc0:	ldr	r2, [sp, #8]
   43fc4:	mov	r1, #0
   43fc8:	mov	r0, r4
   43fcc:	add	r3, r4, r3, lsl #1
   43fd0:	strh	r8, [r3, #80]	; 0x50
   43fd4:	mov	r3, #2
   43fd8:	str	r3, [sp]
   43fdc:	mov	r3, sl
   43fe0:	bl	438f8 <fputs@plt+0x32788>
   43fe4:	subs	r3, r0, #0
   43fe8:	beq	44000 <fputs@plt+0x32e90>
   43fec:	mov	r0, sl
   43ff0:	str	r3, [sp, #8]
   43ff4:	bl	1abdc <fputs@plt+0x9a6c>
   43ff8:	ldr	r3, [sp, #8]
   43ffc:	b	43f88 <fputs@plt+0x32e18>
   44000:	ldr	r2, [sp, #12]
   44004:	mov	r1, sl
   44008:	ldr	r0, [sp, #8]
   4400c:	blx	fp
   44010:	str	r0, [sp, #8]
   44014:	mov	r0, sl
   44018:	bl	1abdc <fputs@plt+0x9a6c>
   4401c:	ldr	r3, [sp, #8]
   44020:	b	43f2c <fputs@plt+0x32dbc>
   44024:	ldr	r2, [sp, #84]	; 0x54
   44028:	str	r3, [r2]
   4402c:	ldrsb	r3, [r4, #68]	; 0x44
   44030:	add	r3, r4, r3, lsl #1
   44034:	strh	r8, [r3, #80]	; 0x50
   44038:	ldr	r3, [sp, #12]
   4403c:	ldrb	r3, [r3, #11]
   44040:	cmp	r3, #0
   44044:	movne	r3, #11
   44048:	moveq	r3, #0
   4404c:	b	43f88 <fputs@plt+0x32e18>
   44050:	ldrh	r3, [r5, #18]
   44054:	ldr	r1, [r5, #56]	; 0x38
   44058:	cmp	r6, r3
   4405c:	blt	44090 <fputs@plt+0x32f20>
   44060:	ldrb	r3, [r5, #5]
   44064:	add	r3, r1, r3
   44068:	ldr	r1, [r3, #8]
   4406c:	ldrsb	r3, [r4, #68]	; 0x44
   44070:	rev	r1, r1
   44074:	mov	r0, r4
   44078:	add	r3, r4, r3, lsl #1
   4407c:	strh	r6, [r3, #80]	; 0x50
   44080:	bl	3f22c <fputs@plt+0x2e0bc>
   44084:	subs	r3, r0, #0
   44088:	beq	43d70 <fputs@plt+0x32c00>
   4408c:	b	43f88 <fputs@plt+0x32e18>
   44090:	ldr	r2, [r5, #64]	; 0x40
   44094:	lsl	r3, r6, #1
   44098:	ldrh	r3, [r2, r3]
   4409c:	rev16	r2, r3
   440a0:	ldrh	r3, [r5, #20]
   440a4:	and	r3, r3, r2
   440a8:	ldr	r1, [r1, r3]
   440ac:	b	4406c <fputs@plt+0x32efc>
   440b0:	mov	r3, #7
   440b4:	b	43f88 <fputs@plt+0x32e18>
   440b8:	andeq	r0, r3, r0, asr r6
   440bc:	andeq	r0, r3, r0, lsl #21
   440c0:	strdeq	r0, [r3], -r4
   440c4:	andeq	lr, r0, r4, lsl lr
   440c8:	andeq	lr, r0, sp, asr lr
   440cc:	push	{r4, r5, r6, r7, r8, lr}
   440d0:	sub	sp, sp, #216	; 0xd8
   440d4:	mov	r8, r3
   440d8:	subs	r7, r1, #0
   440dc:	mov	r3, #0
   440e0:	mov	r4, r0
   440e4:	mov	r6, r2
   440e8:	str	r3, [sp, #12]
   440ec:	beq	44158 <fputs@plt+0x32fe8>
   440f0:	add	r3, sp, #12
   440f4:	mov	r2, #200	; 0xc8
   440f8:	add	r1, sp, #16
   440fc:	ldr	r0, [r0, #72]	; 0x48
   44100:	bl	2104c <fputs@plt+0xfedc>
   44104:	subs	r5, r0, #0
   44108:	moveq	r5, #7
   4410c:	beq	4414c <fputs@plt+0x32fdc>
   44110:	mov	r3, r5
   44114:	mov	r2, r7
   44118:	mov	r1, r6
   4411c:	ldr	r0, [r4, #72]	; 0x48
   44120:	bl	1b0b0 <fputs@plt+0x9f40>
   44124:	ldrh	r3, [r5, #8]
   44128:	cmp	r3, #0
   4412c:	bne	4415c <fputs@plt+0x32fec>
   44130:	ldr	r3, [r4, #72]	; 0x48
   44134:	ldr	r1, [sp, #12]
   44138:	ldr	r0, [r3, #12]
   4413c:	bl	1e0ec <fputs@plt+0xcf7c>
   44140:	ldr	r0, [pc, #88]	; 441a0 <fputs@plt+0x33030>
   44144:	bl	2f3e4 <fputs@plt+0x1e274>
   44148:	mov	r5, r0
   4414c:	mov	r0, r5
   44150:	add	sp, sp, #216	; 0xd8
   44154:	pop	{r4, r5, r6, r7, r8, pc}
   44158:	mov	r5, r7
   4415c:	ldr	r3, [sp, #244]	; 0xf4
   44160:	mov	r1, r5
   44164:	str	r3, [sp, #4]
   44168:	ldr	r3, [sp, #240]	; 0xf0
   4416c:	mov	r2, r6
   44170:	str	r3, [sp]
   44174:	mov	r0, r4
   44178:	mov	r3, r8
   4417c:	bl	43c3c <fputs@plt+0x32acc>
   44180:	ldr	r1, [sp, #12]
   44184:	cmp	r1, #0
   44188:	mov	r5, r0
   4418c:	beq	4414c <fputs@plt+0x32fdc>
   44190:	ldr	r3, [r4, #72]	; 0x48
   44194:	ldr	r0, [r3, #12]
   44198:	bl	1e0ec <fputs@plt+0xcf7c>
   4419c:	b	4414c <fputs@plt+0x32fdc>
   441a0:	strdeq	sp, [r0], -fp
   441a4:	push	{r4, r5, lr}
   441a8:	mov	r4, r0
   441ac:	ldrb	r3, [r0, #66]	; 0x42
   441b0:	sub	sp, sp, #20
   441b4:	cmp	r3, #4
   441b8:	ldreq	r5, [r0, #60]	; 0x3c
   441bc:	beq	4421c <fputs@plt+0x330ac>
   441c0:	mov	r3, #0
   441c4:	add	r2, sp, #12
   441c8:	strb	r3, [r0, #66]	; 0x42
   441cc:	str	r2, [sp, #4]
   441d0:	str	r3, [sp]
   441d4:	ldrd	r2, [r0, #40]	; 0x28
   441d8:	ldr	r1, [r0, #48]	; 0x30
   441dc:	bl	440cc <fputs@plt+0x32f5c>
   441e0:	subs	r5, r0, #0
   441e4:	bne	4421c <fputs@plt+0x330ac>
   441e8:	ldr	r0, [r4, #48]	; 0x30
   441ec:	bl	1abdc <fputs@plt+0x9a6c>
   441f0:	ldr	r3, [r4, #60]	; 0x3c
   441f4:	ldr	r2, [sp, #12]
   441f8:	str	r5, [r4, #48]	; 0x30
   441fc:	orr	r3, r3, r2
   44200:	cmp	r3, #0
   44204:	str	r3, [r4, #60]	; 0x3c
   44208:	beq	4421c <fputs@plt+0x330ac>
   4420c:	ldrb	r3, [r4, #66]	; 0x42
   44210:	cmp	r3, #1
   44214:	moveq	r3, #2
   44218:	strbeq	r3, [r4, #66]	; 0x42
   4421c:	mov	r0, r5
   44220:	add	sp, sp, #20
   44224:	pop	{r4, r5, pc}
   44228:	push	{r4, r5, r6, lr}
   4422c:	mov	r4, r0
   44230:	ldrb	r3, [r0, #66]	; 0x42
   44234:	mov	r5, r1
   44238:	cmp	r3, #1
   4423c:	beq	44294 <fputs@plt+0x33124>
   44240:	cmp	r3, #2
   44244:	bhi	44260 <fputs@plt+0x330f0>
   44248:	ldrb	r0, [r4, #66]	; 0x42
   4424c:	cmp	r0, #0
   44250:	bne	44270 <fputs@plt+0x33100>
   44254:	mov	r3, #1
   44258:	str	r3, [r5]
   4425c:	pop	{r4, r5, r6, pc}
   44260:	bl	441a4 <fputs@plt+0x33034>
   44264:	cmp	r0, #0
   44268:	popne	{r4, r5, r6, pc}
   4426c:	b	44248 <fputs@plt+0x330d8>
   44270:	ldr	r3, [r4, #60]	; 0x3c
   44274:	cmp	r3, #0
   44278:	beq	44294 <fputs@plt+0x33124>
   4427c:	mov	r3, #1
   44280:	mov	r0, #0
   44284:	strb	r3, [r4, #66]	; 0x42
   44288:	str	r0, [r4, #60]	; 0x3c
   4428c:	bge	44294 <fputs@plt+0x33124>
   44290:	pop	{r4, r5, r6, pc}
   44294:	ldrsb	r2, [r4, #68]	; 0x44
   44298:	add	r3, r2, #30
   4429c:	ldr	r3, [r4, r3, lsl #2]
   442a0:	ldrb	r1, [r3, #4]
   442a4:	cmp	r1, #0
   442a8:	bne	44308 <fputs@plt+0x33198>
   442ac:	add	r2, r4, r2, lsl #1
   442b0:	ldr	r1, [r3, #64]	; 0x40
   442b4:	ldrh	r2, [r2, #80]	; 0x50
   442b8:	mov	r0, r4
   442bc:	lsl	r2, r2, #1
   442c0:	ldrh	r2, [r1, r2]
   442c4:	rev16	r1, r2
   442c8:	ldrh	r2, [r3, #20]
   442cc:	ldr	r3, [r3, #56]	; 0x38
   442d0:	and	r2, r2, r1
   442d4:	ldr	r1, [r3, r2]
   442d8:	rev	r1, r1
   442dc:	bl	3f22c <fputs@plt+0x2e0bc>
   442e0:	cmp	r0, #0
   442e4:	popne	{r4, r5, r6, pc}
   442e8:	mov	r0, r4
   442ec:	pop	{r4, r5, r6, lr}
   442f0:	b	3f2a0 <fputs@plt+0x2e130>
   442f4:	cmp	r0, #0
   442f8:	strbeq	r0, [r4, #66]	; 0x42
   442fc:	beq	44254 <fputs@plt+0x330e4>
   44300:	mov	r0, r4
   44304:	bl	3dfa8 <fputs@plt+0x2ce38>
   44308:	ldrsb	r0, [r4, #68]	; 0x44
   4430c:	add	r3, r0, #40	; 0x28
   44310:	lsl	r3, r3, #1
   44314:	add	r2, r4, r3
   44318:	ldrh	r3, [r4, r3]
   4431c:	cmp	r3, #0
   44320:	beq	442f4 <fputs@plt+0x33184>
   44324:	add	r0, r0, #30
   44328:	sub	r3, r3, #1
   4432c:	strh	r3, [r2]
   44330:	ldr	r3, [r4, r0, lsl #2]
   44334:	ldrb	r0, [r3, #2]
   44338:	cmp	r0, #0
   4433c:	popeq	{r4, r5, r6, pc}
   44340:	ldrb	r3, [r3, #4]
   44344:	cmp	r3, #0
   44348:	bne	4435c <fputs@plt+0x331ec>
   4434c:	mov	r1, r5
   44350:	mov	r0, r4
   44354:	pop	{r4, r5, r6, lr}
   44358:	b	44364 <fputs@plt+0x331f4>
   4435c:	mov	r0, #0
   44360:	pop	{r4, r5, r6, pc}
   44364:	mov	ip, #0
   44368:	str	ip, [r1]
   4436c:	ldrb	r3, [r0, #64]	; 0x40
   44370:	strh	ip, [r0, #34]	; 0x22
   44374:	bic	r3, r3, #14
   44378:	strb	r3, [r0, #64]	; 0x40
   4437c:	ldrb	r3, [r0, #66]	; 0x42
   44380:	cmp	r3, #1
   44384:	bne	443b8 <fputs@plt+0x33248>
   44388:	push	{lr}		; (str lr, [sp, #-4]!)
   4438c:	ldrsb	r2, [r0, #68]	; 0x44
   44390:	add	lr, r0, r2, lsl #1
   44394:	ldrh	r3, [lr, #80]	; 0x50
   44398:	cmp	r3, ip
   4439c:	beq	443b4 <fputs@plt+0x33244>
   443a0:	add	r2, r2, #30
   443a4:	ldr	r2, [r0, r2, lsl #2]
   443a8:	ldrb	r2, [r2, #4]
   443ac:	cmp	r2, ip
   443b0:	bne	443bc <fputs@plt+0x3324c>
   443b4:	pop	{lr}		; (ldr lr, [sp], #4)
   443b8:	b	44228 <fputs@plt+0x330b8>
   443bc:	sub	r3, r3, #1
   443c0:	strh	r3, [lr, #80]	; 0x50
   443c4:	mov	r0, ip
   443c8:	pop	{pc}		; (ldr pc, [sp], #4)
   443cc:	push	{r4, r5, r6, lr}
   443d0:	mov	r4, r0
   443d4:	ldrb	r3, [r0, #66]	; 0x42
   443d8:	mov	r5, r1
   443dc:	cmp	r3, #1
   443e0:	beq	44438 <fputs@plt+0x332c8>
   443e4:	cmp	r3, #2
   443e8:	bhi	44404 <fputs@plt+0x33294>
   443ec:	ldrb	r0, [r4, #66]	; 0x42
   443f0:	cmp	r0, #0
   443f4:	bne	44414 <fputs@plt+0x332a4>
   443f8:	mov	r3, #1
   443fc:	str	r3, [r5]
   44400:	pop	{r4, r5, r6, pc}
   44404:	bl	441a4 <fputs@plt+0x33034>
   44408:	cmp	r0, #0
   4440c:	popne	{r4, r5, r6, pc}
   44410:	b	443ec <fputs@plt+0x3327c>
   44414:	ldr	r3, [r4, #60]	; 0x3c
   44418:	cmp	r3, #0
   4441c:	beq	44438 <fputs@plt+0x332c8>
   44420:	mov	r3, #1
   44424:	mov	r0, #0
   44428:	strb	r3, [r4, #66]	; 0x42
   4442c:	str	r0, [r4, #60]	; 0x3c
   44430:	ble	44438 <fputs@plt+0x332c8>
   44434:	pop	{r4, r5, r6, pc}
   44438:	ldrsb	r2, [r4, #68]	; 0x44
   4443c:	add	r3, r2, #30
   44440:	add	r2, r4, r2, lsl #1
   44444:	ldr	r1, [r4, r3, lsl #2]
   44448:	ldrh	r3, [r2, #80]	; 0x50
   4444c:	add	r3, r3, #1
   44450:	uxth	r3, r3
   44454:	strh	r3, [r2, #80]	; 0x50
   44458:	ldrh	r2, [r1, #18]
   4445c:	cmp	r3, r2
   44460:	ldrb	r3, [r1, #4]
   44464:	blt	44508 <fputs@plt+0x33398>
   44468:	cmp	r3, #0
   4446c:	bne	444a0 <fputs@plt+0x33330>
   44470:	ldrb	r2, [r1, #5]
   44474:	ldr	r3, [r1, #56]	; 0x38
   44478:	mov	r0, r4
   4447c:	add	r3, r3, r2
   44480:	ldr	r1, [r3, #8]
   44484:	rev	r1, r1
   44488:	bl	3f22c <fputs@plt+0x2e0bc>
   4448c:	cmp	r0, #0
   44490:	popne	{r4, r5, r6, pc}
   44494:	mov	r0, r4
   44498:	pop	{r4, r5, r6, lr}
   4449c:	b	3f30c <fputs@plt+0x2e19c>
   444a0:	ldrsb	r0, [r4, #68]	; 0x44
   444a4:	cmp	r0, #0
   444a8:	bne	444bc <fputs@plt+0x3334c>
   444ac:	mov	r3, #1
   444b0:	str	r3, [r5]
   444b4:	strb	r0, [r4, #66]	; 0x42
   444b8:	pop	{r4, r5, r6, pc}
   444bc:	mov	r0, r4
   444c0:	bl	3dfa8 <fputs@plt+0x2ce38>
   444c4:	ldrsb	r3, [r4, #68]	; 0x44
   444c8:	add	r2, r3, #30
   444cc:	add	r3, r4, r3, lsl #1
   444d0:	ldr	r2, [r4, r2, lsl #2]
   444d4:	ldrh	r1, [r3, #80]	; 0x50
   444d8:	ldrh	r3, [r2, #18]
   444dc:	cmp	r1, r3
   444e0:	bcs	444a0 <fputs@plt+0x33330>
   444e4:	ldrb	r3, [r2, #2]
   444e8:	cmp	r3, #0
   444ec:	bne	444f8 <fputs@plt+0x33388>
   444f0:	mov	r0, #0
   444f4:	pop	{r4, r5, r6, pc}
   444f8:	mov	r1, r5
   444fc:	mov	r0, r4
   44500:	pop	{r4, r5, r6, lr}
   44504:	b	44514 <fputs@plt+0x333a4>
   44508:	cmp	r3, #0
   4450c:	bne	444f0 <fputs@plt+0x33380>
   44510:	b	44494 <fputs@plt+0x33324>
   44514:	push	{r4, r5, lr}
   44518:	mov	ip, #0
   4451c:	ldrb	r2, [r0, #64]	; 0x40
   44520:	strh	ip, [r0, #34]	; 0x22
   44524:	bic	r2, r2, #6
   44528:	strb	r2, [r0, #64]	; 0x40
   4452c:	str	ip, [r1]
   44530:	ldrb	r2, [r0, #66]	; 0x42
   44534:	cmp	r2, #1
   44538:	beq	44544 <fputs@plt+0x333d4>
   4453c:	pop	{r4, r5, lr}
   44540:	b	443cc <fputs@plt+0x3325c>
   44544:	ldrsb	r2, [r0, #68]	; 0x44
   44548:	add	lr, r2, #30
   4454c:	add	r3, r0, r2, lsl #1
   44550:	ldr	lr, [r0, lr, lsl #2]
   44554:	ldrh	r4, [r3, #80]	; 0x50
   44558:	ldrh	r5, [lr, #18]
   4455c:	add	r2, r4, #1
   44560:	uxth	r2, r2
   44564:	cmp	r5, r2
   44568:	strh	r2, [r3, #80]	; 0x50
   4456c:	strhls	r4, [r3, #80]	; 0x50
   44570:	bls	4453c <fputs@plt+0x333cc>
   44574:	ldrb	r3, [lr, #4]
   44578:	cmp	r3, #0
   4457c:	bne	44588 <fputs@plt+0x33418>
   44580:	pop	{r4, r5, lr}
   44584:	b	3f30c <fputs@plt+0x2e19c>
   44588:	mov	r0, ip
   4458c:	pop	{r4, r5, pc}
   44590:	push	{r4, r5, r6, lr}
   44594:	mov	r4, r0
   44598:	ldr	r5, [r0, #16]
   4459c:	ldrb	r3, [r5, #66]	; 0x42
   445a0:	cmp	r3, #2
   445a4:	bhi	445d0 <fputs@plt+0x33460>
   445a8:	ldrb	r3, [r5, #66]	; 0x42
   445ac:	mov	r0, #0
   445b0:	subs	r3, r3, #1
   445b4:	movne	r3, #1
   445b8:	mov	r2, #0
   445bc:	cmp	r3, r2
   445c0:	movne	r3, #1
   445c4:	str	r2, [r4, #56]	; 0x38
   445c8:	strbne	r3, [r4, #2]
   445cc:	pop	{r4, r5, r6, pc}
   445d0:	mov	r0, r5
   445d4:	bl	441a4 <fputs@plt+0x33034>
   445d8:	cmp	r0, #0
   445dc:	beq	445a8 <fputs@plt+0x33438>
   445e0:	mov	r3, #1
   445e4:	b	445b8 <fputs@plt+0x33448>
   445e8:	push	{r0, r1, r2, r3, r4, lr}
   445ec:	mov	r1, #0
   445f0:	add	r3, sp, #12
   445f4:	str	r3, [sp, #4]
   445f8:	str	r1, [sp]
   445fc:	mov	r4, r0
   44600:	ldrd	r2, [r0, #40]	; 0x28
   44604:	ldr	r0, [r0, #16]
   44608:	bl	43c3c <fputs@plt+0x32acc>
   4460c:	cmp	r0, #0
   44610:	bne	44630 <fputs@plt+0x334c0>
   44614:	ldr	r0, [sp, #12]
   44618:	cmp	r0, #0
   4461c:	strbeq	r0, [r4, #3]
   44620:	streq	r0, [r4, #56]	; 0x38
   44624:	beq	44630 <fputs@plt+0x334c0>
   44628:	ldr	r0, [pc, #8]	; 44638 <fputs@plt+0x334c8>
   4462c:	bl	2f3e4 <fputs@plt+0x1e274>
   44630:	add	sp, sp, #16
   44634:	pop	{r4, pc}
   44638:	andeq	r1, r1, r7, ror #10
   4463c:	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   44640:	ldrb	lr, [r0, #66]	; 0x42
   44644:	cmp	lr, #0
   44648:	moveq	r0, #4
   4464c:	beq	44684 <fputs@plt+0x33514>
   44650:	cmp	lr, #2
   44654:	mov	r4, r0
   44658:	mov	r7, r3
   4465c:	mov	r6, r2
   44660:	mov	r5, r1
   44664:	bhi	4468c <fputs@plt+0x3351c>
   44668:	mov	r3, #0
   4466c:	str	r3, [sp]
   44670:	mov	r2, r6
   44674:	mov	r3, r7
   44678:	mov	r1, r5
   4467c:	mov	r0, r4
   44680:	bl	438f8 <fputs@plt+0x32788>
   44684:	add	sp, sp, #12
   44688:	pop	{r4, r5, r6, r7, pc}
   4468c:	bl	441a4 <fputs@plt+0x33034>
   44690:	cmp	r0, #0
   44694:	bne	44684 <fputs@plt+0x33514>
   44698:	b	44668 <fputs@plt+0x334f8>
   4469c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   446a0:	mov	r9, r3
   446a4:	ldr	r4, [sp, #40]	; 0x28
   446a8:	mov	r3, #1
   446ac:	mov	r7, r0
   446b0:	mov	r8, r1
   446b4:	strh	r3, [r4, #8]
   446b8:	add	r1, r2, #2
   446bc:	mov	r0, r4
   446c0:	mov	r6, r2
   446c4:	bl	27614 <fputs@plt+0x164a4>
   446c8:	subs	r5, r0, #0
   446cc:	bne	4471c <fputs@plt+0x335ac>
   446d0:	cmp	r9, #0
   446d4:	beq	44728 <fputs@plt+0x335b8>
   446d8:	str	r5, [sp]
   446dc:	mov	r2, r6
   446e0:	ldr	r3, [r4, #16]
   446e4:	mov	r1, r8
   446e8:	mov	r0, r7
   446ec:	bl	438f8 <fputs@plt+0x32788>
   446f0:	cmp	r0, #0
   446f4:	mov	r5, r0
   446f8:	bne	44740 <fputs@plt+0x335d0>
   446fc:	ldr	r3, [r4, #16]
   44700:	strb	r0, [r3, r6]
   44704:	ldr	r3, [r4, #16]
   44708:	add	r3, r3, r6
   4470c:	strb	r0, [r3, #1]
   44710:	mov	r3, #528	; 0x210
   44714:	strh	r3, [r4, #8]
   44718:	str	r6, [r4, #12]
   4471c:	mov	r0, r5
   44720:	add	sp, sp, #12
   44724:	pop	{r4, r5, r6, r7, r8, r9, pc}
   44728:	ldr	r3, [r4, #16]
   4472c:	mov	r2, r6
   44730:	mov	r1, r8
   44734:	mov	r0, r7
   44738:	bl	4463c <fputs@plt+0x334cc>
   4473c:	b	446f0 <fputs@plt+0x33580>
   44740:	mov	r0, r4
   44744:	bl	24774 <fputs@plt+0x13604>
   44748:	b	4471c <fputs@plt+0x335ac>
   4474c:	push	{r4, r5, lr}
   44750:	ldrsb	lr, [r0, #68]	; 0x44
   44754:	ldrh	ip, [r0, #32]
   44758:	ldr	r4, [r0, #24]
   4475c:	add	lr, lr, #30
   44760:	ldr	r5, [sp, #12]
   44764:	ldr	lr, [r0, lr, lsl #2]
   44768:	ldr	lr, [lr, #60]	; 0x3c
   4476c:	sub	lr, lr, r4
   44770:	cmp	lr, ip
   44774:	movcc	ip, lr
   44778:	add	lr, r1, r2
   4477c:	cmp	lr, ip
   44780:	bls	44790 <fputs@plt+0x33620>
   44784:	str	r5, [sp, #12]
   44788:	pop	{r4, r5, lr}
   4478c:	b	4469c <fputs@plt+0x3352c>
   44790:	ldr	r3, [pc, #20]	; 447ac <fputs@plt+0x3363c>
   44794:	add	r4, r4, r1
   44798:	str	r4, [r5, #16]
   4479c:	strh	r3, [r5, #8]
   447a0:	str	r2, [r5, #12]
   447a4:	mov	r0, #0
   447a8:	pop	{r4, r5, pc}
   447ac:	andeq	r1, r0, r0, lsl r0
   447b0:	push	{r0, r1, r4, r5, r6, lr}
   447b4:	mov	r4, r0
   447b8:	bl	1a2c8 <fputs@plt+0x9158>
   447bc:	ldrb	r5, [r4, #69]	; 0x45
   447c0:	ldrd	r0, [r4, #16]
   447c4:	cmp	r5, #0
   447c8:	strd	r0, [r4, #40]	; 0x28
   447cc:	movne	r5, #0
   447d0:	bne	44810 <fputs@plt+0x336a0>
   447d4:	bl	1ea54 <fputs@plt+0xd8e4>
   447d8:	subs	r6, r0, #0
   447dc:	moveq	r5, #7
   447e0:	beq	44810 <fputs@plt+0x336a0>
   447e4:	str	r5, [sp]
   447e8:	mov	r1, r5
   447ec:	mov	r3, r6
   447f0:	ldr	r2, [r4, #40]	; 0x28
   447f4:	mov	r0, r4
   447f8:	bl	438f8 <fputs@plt+0x32788>
   447fc:	subs	r5, r0, #0
   44800:	streq	r6, [r4, #48]	; 0x30
   44804:	beq	44810 <fputs@plt+0x336a0>
   44808:	mov	r0, r6
   4480c:	bl	1abdc <fputs@plt+0x9a6c>
   44810:	mov	r0, r5
   44814:	add	sp, sp, #8
   44818:	pop	{r4, r5, r6, pc}
   4481c:	push	{r4, r5, r6, r7, r8, lr}
   44820:	mov	r4, r0
   44824:	ldrb	r3, [r0, #66]	; 0x42
   44828:	cmp	r3, #2
   4482c:	moveq	r3, #1
   44830:	movne	r3, #0
   44834:	strbeq	r3, [r0, #66]	; 0x42
   44838:	strne	r3, [r0, #60]	; 0x3c
   4483c:	bl	447b0 <fputs@plt+0x33640>
   44840:	subs	r5, r0, #0
   44844:	addeq	r7, r4, #120	; 0x78
   44848:	moveq	r6, r5
   4484c:	moveq	r8, r5
   44850:	beq	44878 <fputs@plt+0x33708>
   44854:	ldrb	r3, [r4, #64]	; 0x40
   44858:	mov	r0, r5
   4485c:	bic	r3, r3, #14
   44860:	strb	r3, [r4, #64]	; 0x40
   44864:	pop	{r4, r5, r6, r7, r8, pc}
   44868:	add	r6, r6, #1
   4486c:	ldr	r0, [r7]
   44870:	bl	3dcf0 <fputs@plt+0x2cb80>
   44874:	str	r8, [r7], #4
   44878:	ldrsb	r3, [r4, #68]	; 0x44
   4487c:	cmp	r6, r3
   44880:	ble	44868 <fputs@plt+0x336f8>
   44884:	mvn	r3, #0
   44888:	strb	r3, [r4, #68]	; 0x44
   4488c:	mov	r3, #3
   44890:	strb	r3, [r4, #66]	; 0x42
   44894:	b	44854 <fputs@plt+0x336e4>
   44898:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   4489c:	mov	r4, r0
   448a0:	mov	r7, r1
   448a4:	mov	r8, r2
   448a8:	mov	r9, #0
   448ac:	mvn	sl, #0
   448b0:	cmp	r4, r8
   448b4:	beq	44918 <fputs@plt+0x337a8>
   448b8:	cmp	r7, #0
   448bc:	beq	448cc <fputs@plt+0x3375c>
   448c0:	ldr	r3, [r4, #52]	; 0x34
   448c4:	cmp	r7, r3
   448c8:	bne	44918 <fputs@plt+0x337a8>
   448cc:	ldrb	r3, [r4, #66]	; 0x42
   448d0:	sub	r3, r3, #1
   448d4:	cmp	r3, #1
   448d8:	addhi	r6, r4, #120	; 0x78
   448dc:	movhi	r5, #0
   448e0:	bhi	44908 <fputs@plt+0x33798>
   448e4:	mov	r0, r4
   448e8:	bl	4481c <fputs@plt+0x336ac>
   448ec:	cmp	r0, #0
   448f0:	beq	44918 <fputs@plt+0x337a8>
   448f4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   448f8:	add	r5, r5, #1
   448fc:	ldr	r0, [r6]
   44900:	bl	3dcf0 <fputs@plt+0x2cb80>
   44904:	str	r9, [r6], #4
   44908:	ldrsb	r3, [r4, #68]	; 0x44
   4490c:	cmp	r5, r3
   44910:	ble	448f8 <fputs@plt+0x33788>
   44914:	strb	sl, [r4, #68]	; 0x44
   44918:	ldr	r4, [r4, #8]
   4491c:	cmp	r4, #0
   44920:	bne	448b0 <fputs@plt+0x33740>
   44924:	mov	r0, r4
   44928:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4492c:	cmp	r0, #0
   44930:	bne	44940 <fputs@plt+0x337d0>
   44934:	cmp	r2, #0
   44938:	bne	44964 <fputs@plt+0x337f4>
   4493c:	bx	lr
   44940:	cmp	r0, r2
   44944:	beq	4495c <fputs@plt+0x337ec>
   44948:	cmp	r1, #0
   4494c:	beq	44974 <fputs@plt+0x33804>
   44950:	ldr	r3, [r0, #52]	; 0x34
   44954:	cmp	r1, r3
   44958:	beq	44974 <fputs@plt+0x33804>
   4495c:	ldr	r0, [r0, #8]
   44960:	b	4492c <fputs@plt+0x337bc>
   44964:	ldrb	r3, [r2, #64]	; 0x40
   44968:	bic	r3, r3, #32
   4496c:	strb	r3, [r2, #64]	; 0x40
   44970:	bx	lr
   44974:	b	44898 <fputs@plt+0x33728>
   44978:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   4497c:	mov	r8, r3
   44980:	ldrb	r3, [r0, #66]	; 0x42
   44984:	mov	r4, r0
   44988:	mov	r6, r1
   4498c:	cmp	r3, #2
   44990:	mov	r7, r2
   44994:	bhi	449e8 <fputs@plt+0x33878>
   44998:	ldrb	r5, [r4, #66]	; 0x42
   4499c:	cmp	r5, #1
   449a0:	movne	r0, #4
   449a4:	bne	449f4 <fputs@plt+0x33884>
   449a8:	ldr	r3, [r4, #4]
   449ac:	mov	r2, r4
   449b0:	ldr	r1, [r4, #52]	; 0x34
   449b4:	ldr	r0, [r3, #8]
   449b8:	bl	4492c <fputs@plt+0x337bc>
   449bc:	ldrb	r3, [r4, #64]	; 0x40
   449c0:	tst	r3, #1
   449c4:	moveq	r0, #8
   449c8:	beq	449f4 <fputs@plt+0x33884>
   449cc:	str	r5, [sp]
   449d0:	mov	r3, r8
   449d4:	mov	r2, r7
   449d8:	mov	r1, r6
   449dc:	mov	r0, r4
   449e0:	bl	438f8 <fputs@plt+0x32788>
   449e4:	b	449f4 <fputs@plt+0x33884>
   449e8:	bl	441a4 <fputs@plt+0x33034>
   449ec:	cmp	r0, #0
   449f0:	beq	44998 <fputs@plt+0x33828>
   449f4:	add	sp, sp, #8
   449f8:	pop	{r4, r5, r6, r7, r8, pc}
   449fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   44a00:	sub	sp, sp, #68	; 0x44
   44a04:	ldr	ip, [sp, #120]	; 0x78
   44a08:	ldr	r5, [sp, #116]	; 0x74
   44a0c:	str	ip, [sp, #48]	; 0x30
   44a10:	ldrb	ip, [r0, #66]	; 0x42
   44a14:	cmp	ip, #4
   44a18:	ldreq	r0, [r0, #60]	; 0x3c
   44a1c:	beq	44be0 <fputs@plt+0x33a70>
   44a20:	mov	r9, r3
   44a24:	ldrb	r3, [r0, #64]	; 0x40
   44a28:	ldr	r7, [r0]
   44a2c:	mov	r8, r2
   44a30:	tst	r3, #32
   44a34:	str	r1, [sp, #20]
   44a38:	mov	r4, r0
   44a3c:	ldr	r6, [r7, #4]
   44a40:	bne	44bc4 <fputs@plt+0x33a54>
   44a44:	ldr	r3, [r4, #72]	; 0x48
   44a48:	cmp	r3, #0
   44a4c:	bne	44be8 <fputs@plt+0x33a78>
   44a50:	str	r3, [sp]
   44a54:	mov	r2, r8
   44a58:	mov	r3, r9
   44a5c:	mov	r0, r7
   44a60:	bl	1bae4 <fputs@plt+0xa974>
   44a64:	ldrb	r2, [r4, #64]	; 0x40
   44a68:	cmp	r8, #1
   44a6c:	sbcs	r3, r9, #0
   44a70:	movge	r3, #1
   44a74:	movlt	r3, #0
   44a78:	ands	r3, r3, r2, lsr #1
   44a7c:	beq	44aa0 <fputs@plt+0x33930>
   44a80:	ldrd	r2, [r4, #16]
   44a84:	subs	r0, r8, #1
   44a88:	sbc	r1, r9, #0
   44a8c:	cmp	r3, r1
   44a90:	cmpeq	r2, r0
   44a94:	mvneq	r3, #0
   44a98:	streq	r3, [sp, #48]	; 0x30
   44a9c:	beq	44ad4 <fputs@plt+0x33964>
   44aa0:	ldr	r1, [sp, #48]	; 0x30
   44aa4:	cmp	r1, #0
   44aa8:	bne	44ad4 <fputs@plt+0x33964>
   44aac:	add	r3, sp, #48	; 0x30
   44ab0:	str	r3, [sp, #4]
   44ab4:	str	r5, [sp]
   44ab8:	mov	r2, r8
   44abc:	mov	r3, r9
   44ac0:	mov	r0, r4
   44ac4:	bl	43c3c <fputs@plt+0x32acc>
   44ac8:	cmp	r0, #0
   44acc:	str	r0, [sp, #44]	; 0x2c
   44ad0:	bne	44be0 <fputs@plt+0x33a70>
   44ad4:	ldrsb	r3, [r4, #68]	; 0x44
   44ad8:	ldr	r7, [r6, #80]	; 0x50
   44adc:	ldr	r6, [sp, #112]	; 0x70
   44ae0:	add	r3, r3, #30
   44ae4:	ldr	r5, [r4, r3, lsl #2]
   44ae8:	mov	r3, #0
   44aec:	str	r3, [sp, #56]	; 0x38
   44af0:	ldr	sl, [r5, #52]	; 0x34
   44af4:	str	r3, [sp, #60]	; 0x3c
   44af8:	ldr	r3, [sp, #108]	; 0x6c
   44afc:	ldrb	fp, [r5, #6]
   44b00:	add	r6, r3, r6
   44b04:	ldrb	r3, [r5, #3]
   44b08:	cmp	r3, #0
   44b0c:	beq	44b38 <fputs@plt+0x339c8>
   44b10:	cmp	r6, #127	; 0x7f
   44b14:	strbls	r6, [r7, fp]
   44b18:	movls	r0, #1
   44b1c:	bls	44b34 <fputs@plt+0x339c4>
   44b20:	mov	r2, r6
   44b24:	asr	r3, r6, #31
   44b28:	add	r0, r7, fp
   44b2c:	bl	1afa0 <fputs@plt+0x9e30>
   44b30:	uxtb	r0, r0
   44b34:	add	fp, fp, r0
   44b38:	mov	r2, r8
   44b3c:	mov	r3, r9
   44b40:	add	r0, r7, fp
   44b44:	bl	1afa0 <fputs@plt+0x9e30>
   44b48:	ldrb	r2, [r5, #2]
   44b4c:	cmp	r2, #0
   44b50:	moveq	r6, r8
   44b54:	ldreq	r2, [sp, #20]
   44b58:	ldrne	r2, [sp, #104]	; 0x68
   44b5c:	streq	r2, [sp, #24]
   44b60:	ldreq	r2, [sp, #108]	; 0x6c
   44b64:	strne	r2, [sp, #24]
   44b68:	movne	r2, #0
   44b6c:	streq	r2, [sp, #32]
   44b70:	streq	r8, [sp, #108]	; 0x6c
   44b74:	strne	r2, [sp, #32]
   44b78:	add	r3, fp, r0
   44b7c:	ldrh	fp, [r5, #10]
   44b80:	cmp	fp, r6
   44b84:	blt	44c18 <fputs@plt+0x33aa8>
   44b88:	add	r2, r3, r6
   44b8c:	cmp	r2, #4
   44b90:	mov	r9, r6
   44b94:	movlt	r2, #4
   44b98:	str	r2, [sp, #36]	; 0x24
   44b9c:	str	r7, [sp, #28]
   44ba0:	add	r8, r7, r3
   44ba4:	mov	r3, #0
   44ba8:	str	r3, [sp, #20]
   44bac:	cmp	r6, #0
   44bb0:	bgt	44c5c <fputs@plt+0x33aec>
   44bb4:	ldr	r0, [sp, #20]
   44bb8:	bl	3dcf0 <fputs@plt+0x2cb80>
   44bbc:	mov	r3, #0
   44bc0:	b	44cc8 <fputs@plt+0x33b58>
   44bc4:	mov	r2, r0
   44bc8:	ldr	r1, [r0, #52]	; 0x34
   44bcc:	ldr	r0, [r6, #8]
   44bd0:	bl	4492c <fputs@plt+0x337bc>
   44bd4:	cmp	r0, #0
   44bd8:	str	r0, [sp, #44]	; 0x2c
   44bdc:	beq	44a44 <fputs@plt+0x338d4>
   44be0:	add	sp, sp, #68	; 0x44
   44be4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44be8:	ldr	r3, [sp, #48]	; 0x30
   44bec:	cmp	r3, #0
   44bf0:	bne	44ad4 <fputs@plt+0x33964>
   44bf4:	add	r3, sp, #48	; 0x30
   44bf8:	str	r3, [sp, #4]
   44bfc:	str	r5, [sp]
   44c00:	mov	r2, r8
   44c04:	mov	r3, r9
   44c08:	ldr	r1, [sp, #20]
   44c0c:	mov	r0, r4
   44c10:	bl	440cc <fputs@plt+0x32f5c>
   44c14:	b	44ac8 <fputs@plt+0x33958>
   44c18:	ldr	r2, [r5, #52]	; 0x34
   44c1c:	ldrh	r8, [r5, #12]
   44c20:	str	r3, [sp, #20]
   44c24:	ldr	r1, [r2, #36]	; 0x24
   44c28:	sub	r0, r6, r8
   44c2c:	sub	r1, r1, #4
   44c30:	bl	70a74 <fputs@plt+0x5f904>
   44c34:	ldr	r3, [sp, #20]
   44c38:	add	r9, r1, r8
   44c3c:	cmp	fp, r9
   44c40:	movlt	r9, r8
   44c44:	add	r2, r3, r9
   44c48:	add	r1, r2, #4
   44c4c:	add	r2, r7, r2
   44c50:	str	r1, [sp, #36]	; 0x24
   44c54:	str	r2, [sp, #28]
   44c58:	b	44ba0 <fputs@plt+0x33a30>
   44c5c:	cmp	r9, #0
   44c60:	bne	44ea0 <fputs@plt+0x33d30>
   44c64:	ldrb	r3, [sl, #17]
   44c68:	ldr	r9, [sp, #60]	; 0x3c
   44c6c:	cmp	r3, #0
   44c70:	bne	44dd8 <fputs@plt+0x33c68>
   44c74:	mov	r3, #0
   44c78:	str	r3, [sp]
   44c7c:	add	r2, sp, #60	; 0x3c
   44c80:	ldr	r3, [sp, #60]	; 0x3c
   44c84:	add	r1, sp, #56	; 0x38
   44c88:	mov	r0, sl
   44c8c:	bl	4088c <fputs@plt+0x2f71c>
   44c90:	ldrb	r3, [sl, #17]
   44c94:	adds	r3, r3, #0
   44c98:	movne	r3, #1
   44c9c:	cmp	r0, #0
   44ca0:	movne	r3, #0
   44ca4:	cmp	r3, #0
   44ca8:	str	r0, [sp, #52]	; 0x34
   44cac:	bne	44e1c <fputs@plt+0x33cac>
   44cb0:	ldr	r3, [sp, #52]	; 0x34
   44cb4:	cmp	r3, #0
   44cb8:	beq	44e58 <fputs@plt+0x33ce8>
   44cbc:	ldr	r0, [sp, #20]
   44cc0:	bl	3dcf0 <fputs@plt+0x2cb80>
   44cc4:	ldr	r3, [sp, #52]	; 0x34
   44cc8:	cmp	r3, #0
   44ccc:	str	r3, [sp, #44]	; 0x2c
   44cd0:	bne	44dd0 <fputs@plt+0x33c60>
   44cd4:	ldrsb	r3, [r4, #68]	; 0x44
   44cd8:	ldr	r2, [sp, #48]	; 0x30
   44cdc:	cmp	r2, #0
   44ce0:	add	r3, r4, r3, lsl #1
   44ce4:	ldrh	r6, [r3, #80]	; 0x50
   44ce8:	bne	44f18 <fputs@plt+0x33da8>
   44cec:	ldr	r0, [r5, #72]	; 0x48
   44cf0:	bl	3c4a0 <fputs@plt+0x2b330>
   44cf4:	cmp	r0, #0
   44cf8:	str	r0, [sp, #44]	; 0x2c
   44cfc:	bne	44dd0 <fputs@plt+0x33c60>
   44d00:	ldr	r2, [r5, #64]	; 0x40
   44d04:	lsl	r3, r6, #1
   44d08:	ldrh	r1, [r5, #20]
   44d0c:	ldrh	r3, [r2, r3]
   44d10:	mov	r0, r5
   44d14:	add	r2, sp, #60	; 0x3c
   44d18:	rev16	r3, r3
   44d1c:	and	r3, r3, r1
   44d20:	ldr	r1, [r5, #56]	; 0x38
   44d24:	add	r1, r1, r3
   44d28:	ldrb	r3, [r5, #4]
   44d2c:	cmp	r3, #0
   44d30:	ldreq	r3, [r1]
   44d34:	streq	r3, [r7]
   44d38:	bl	41b0c <fputs@plt+0x3099c>
   44d3c:	add	r3, sp, #64	; 0x40
   44d40:	ldrh	r2, [sp, #60]	; 0x3c
   44d44:	mov	r1, r6
   44d48:	str	r0, [r3, #-20]!	; 0xffffffec
   44d4c:	mov	r0, r5
   44d50:	bl	2fbc4 <fputs@plt+0x1ea54>
   44d54:	ldr	r3, [sp, #44]	; 0x2c
   44d58:	cmp	r3, #0
   44d5c:	bne	44dd0 <fputs@plt+0x33c60>
   44d60:	mov	r8, #0
   44d64:	add	r3, sp, #44	; 0x2c
   44d68:	str	r3, [sp, #8]
   44d6c:	mov	r1, r6
   44d70:	str	r8, [sp, #4]
   44d74:	str	r8, [sp]
   44d78:	ldr	r3, [sp, #36]	; 0x24
   44d7c:	mov	r2, r7
   44d80:	mov	r0, r5
   44d84:	bl	41cb8 <fputs@plt+0x30b48>
   44d88:	ldr	r6, [sp, #44]	; 0x2c
   44d8c:	strh	r8, [r4, #34]	; 0x22
   44d90:	cmp	r6, r8
   44d94:	bne	44dd0 <fputs@plt+0x33c60>
   44d98:	ldrb	r3, [r5, #1]
   44d9c:	cmp	r3, r8
   44da0:	beq	44dd0 <fputs@plt+0x33c60>
   44da4:	ldrb	r3, [r4, #64]	; 0x40
   44da8:	mov	r0, r4
   44dac:	bic	r3, r3, #2
   44db0:	strb	r3, [r4, #64]	; 0x40
   44db4:	bl	41f54 <fputs@plt+0x30de4>
   44db8:	ldrsb	r3, [r4, #68]	; 0x44
   44dbc:	add	r3, r3, #30
   44dc0:	ldr	r3, [r4, r3, lsl #2]
   44dc4:	str	r0, [sp, #44]	; 0x2c
   44dc8:	strb	r6, [r3, #1]
   44dcc:	strb	r6, [r4, #66]	; 0x42
   44dd0:	ldr	r0, [sp, #44]	; 0x2c
   44dd4:	b	44be0 <fputs@plt+0x33a70>
   44dd8:	ldr	r3, [pc, #340]	; 44f34 <fputs@plt+0x33dc4>
   44ddc:	ldr	r8, [r3, #608]	; 0x260
   44de0:	ldr	fp, [sp, #60]	; 0x3c
   44de4:	mov	r0, sl
   44de8:	add	fp, fp, #1
   44dec:	mov	r1, fp
   44df0:	str	fp, [sp, #60]	; 0x3c
   44df4:	bl	1683c <fputs@plt+0x56cc>
   44df8:	cmp	fp, r0
   44dfc:	beq	44de0 <fputs@plt+0x33c70>
   44e00:	ldr	r1, [sl, #32]
   44e04:	mov	r0, r8
   44e08:	bl	70888 <fputs@plt+0x5f718>
   44e0c:	add	r0, r0, #1
   44e10:	cmp	fp, r0
   44e14:	beq	44de0 <fputs@plt+0x33c70>
   44e18:	b	44c74 <fputs@plt+0x33b04>
   44e1c:	cmp	r9, #0
   44e20:	add	r3, sp, #52	; 0x34
   44e24:	str	r3, [sp]
   44e28:	movne	r2, #4
   44e2c:	mov	r3, r9
   44e30:	moveq	r2, #3
   44e34:	ldr	r1, [sp, #60]	; 0x3c
   44e38:	mov	r0, sl
   44e3c:	bl	40f84 <fputs@plt+0x2fe14>
   44e40:	ldr	r3, [sp, #52]	; 0x34
   44e44:	cmp	r3, #0
   44e48:	beq	44e58 <fputs@plt+0x33ce8>
   44e4c:	ldr	r0, [sp, #56]	; 0x38
   44e50:	bl	3dcf0 <fputs@plt+0x2cb80>
   44e54:	b	44cb0 <fputs@plt+0x33b40>
   44e58:	ldr	r3, [sp, #60]	; 0x3c
   44e5c:	ldr	r2, [sp, #28]
   44e60:	rev	r3, r3
   44e64:	ldr	r0, [sp, #20]
   44e68:	str	r3, [r2]
   44e6c:	bl	3dcf0 <fputs@plt+0x2cb80>
   44e70:	ldr	r3, [sp, #56]	; 0x38
   44e74:	str	r3, [sp, #20]
   44e78:	ldr	r3, [r3, #56]	; 0x38
   44e7c:	str	r3, [sp, #28]
   44e80:	ldr	r2, [sp, #28]
   44e84:	mov	r3, #0
   44e88:	str	r3, [r2]
   44e8c:	ldr	r3, [sp, #56]	; 0x38
   44e90:	ldr	r9, [sl, #36]	; 0x24
   44e94:	ldr	r8, [r3, #56]	; 0x38
   44e98:	sub	r9, r9, #4
   44e9c:	add	r8, r8, #4
   44ea0:	ldr	r3, [sp, #108]	; 0x6c
   44ea4:	cmp	r6, r9
   44ea8:	movlt	fp, r6
   44eac:	movge	fp, r9
   44eb0:	cmp	r3, #0
   44eb4:	ble	44f04 <fputs@plt+0x33d94>
   44eb8:	cmp	fp, r3
   44ebc:	movge	fp, r3
   44ec0:	mov	r2, fp
   44ec4:	ldr	r1, [sp, #24]
   44ec8:	mov	r0, r8
   44ecc:	bl	10fe4 <memcpy@plt>
   44ed0:	ldr	r3, [sp, #108]	; 0x6c
   44ed4:	sub	r6, r6, fp
   44ed8:	subs	r3, r3, fp
   44edc:	str	r3, [sp, #108]	; 0x6c
   44ee0:	ldreq	r3, [sp, #32]
   44ee4:	ldrne	r3, [sp, #24]
   44ee8:	streq	r3, [sp, #108]	; 0x6c
   44eec:	ldreq	r3, [sp, #104]	; 0x68
   44ef0:	addne	r3, r3, fp
   44ef4:	add	r8, r8, fp
   44ef8:	sub	r9, r9, fp
   44efc:	str	r3, [sp, #24]
   44f00:	b	44bac <fputs@plt+0x33a3c>
   44f04:	mov	r2, fp
   44f08:	mov	r1, #0
   44f0c:	mov	r0, r8
   44f10:	bl	10f48 <memset@plt>
   44f14:	b	44ed0 <fputs@plt+0x33d60>
   44f18:	bge	44d60 <fputs@plt+0x33bf0>
   44f1c:	ldrh	r2, [r5, #18]
   44f20:	cmp	r2, #0
   44f24:	addne	r6, r6, #1
   44f28:	uxthne	r6, r6
   44f2c:	strhne	r6, [r3, #80]	; 0x50
   44f30:	b	44d60 <fputs@plt+0x33bf0>
   44f34:	andeq	ip, r8, r0, lsr r1
   44f38:	push	{r4, r5, r6, r7, r8, lr}
   44f3c:	mov	r4, r0
   44f40:	ldm	r0, {r3, r5}
   44f44:	mov	r7, r2
   44f48:	mov	r2, #0
   44f4c:	str	r3, [r5, #4]
   44f50:	ldr	r0, [r5, #8]
   44f54:	mov	r6, r1
   44f58:	bl	4492c <fputs@plt+0x337bc>
   44f5c:	subs	r1, r0, #0
   44f60:	popne	{r4, r5, r6, r7, r8, pc}
   44f64:	ldrb	r3, [r4, #11]
   44f68:	cmp	r3, #0
   44f6c:	bne	44f88 <fputs@plt+0x33e18>
   44f70:	mov	r3, r7
   44f74:	mov	r1, r6
   44f78:	mov	r0, r5
   44f7c:	mov	r2, #0
   44f80:	pop	{r4, r5, r6, r7, r8, lr}
   44f84:	b	43744 <fputs@plt+0x325d4>
   44f88:	ldr	r3, [r4, #4]
   44f8c:	strb	r1, [r4, #11]
   44f90:	ldr	r2, [r3, #8]
   44f94:	mov	r3, #1
   44f98:	cmp	r2, #0
   44f9c:	beq	44f70 <fputs@plt+0x33e00>
   44fa0:	ldrb	r0, [r2, #64]	; 0x40
   44fa4:	tst	r0, #16
   44fa8:	strbne	r3, [r4, #11]
   44fac:	strbne	r1, [r2, #66]	; 0x42
   44fb0:	ldr	r2, [r2, #8]
   44fb4:	b	44f98 <fputs@plt+0x33e28>
   44fb8:	push	{r4, r5, r6, r7, r8, r9, lr}
   44fbc:	mov	r7, r1
   44fc0:	ldm	r0, {r3, r4}
   44fc4:	sub	sp, sp, #44	; 0x2c
   44fc8:	mov	r8, r2
   44fcc:	str	r3, [r4, #4]
   44fd0:	ldrb	r3, [r4, #17]
   44fd4:	cmp	r3, #0
   44fd8:	beq	45214 <fputs@plt+0x340a4>
   44fdc:	mov	r6, r0
   44fe0:	ldr	r0, [r4, #8]
   44fe4:	bl	1bac4 <fputs@plt+0xa954>
   44fe8:	add	r2, sp, #20
   44fec:	mov	r1, #4
   44ff0:	mov	r0, r6
   44ff4:	bl	1a588 <fputs@plt+0x9418>
   44ff8:	ldr	r3, [sp, #20]
   44ffc:	add	r3, r3, #1
   45000:	str	r3, [sp, #20]
   45004:	ldr	r3, [pc, #560]	; 4523c <fputs@plt+0x340cc>
   45008:	ldr	r9, [r3, #608]	; 0x260
   4500c:	ldr	r5, [sp, #20]
   45010:	mov	r0, r4
   45014:	mov	r1, r5
   45018:	bl	1683c <fputs@plt+0x56cc>
   4501c:	cmp	r5, r0
   45020:	beq	45118 <fputs@plt+0x33fa8>
   45024:	ldr	r1, [r4, #32]
   45028:	mov	r0, r9
   4502c:	bl	70888 <fputs@plt+0x5f718>
   45030:	add	r0, r0, #1
   45034:	cmp	r5, r0
   45038:	beq	45118 <fputs@plt+0x33fa8>
   4503c:	mov	r3, #1
   45040:	str	r3, [sp]
   45044:	add	r2, sp, #28
   45048:	mov	r3, r5
   4504c:	add	r1, sp, #32
   45050:	mov	r0, r4
   45054:	bl	4088c <fputs@plt+0x2f71c>
   45058:	cmp	r0, #0
   4505c:	str	r0, [sp, #24]
   45060:	bne	45110 <fputs@plt+0x33fa0>
   45064:	ldr	r3, [sp, #20]
   45068:	ldr	r2, [sp, #28]
   4506c:	cmp	r2, r3
   45070:	beq	45208 <fputs@plt+0x34098>
   45074:	mov	r2, r0
   45078:	mov	r1, r0
   4507c:	strb	r0, [sp, #15]
   45080:	str	r0, [sp, #36]	; 0x24
   45084:	ldr	r0, [r4, #8]
   45088:	bl	4492c <fputs@plt+0x337bc>
   4508c:	str	r0, [sp, #24]
   45090:	ldr	r0, [sp, #32]
   45094:	bl	3dcf0 <fputs@plt+0x2cb80>
   45098:	ldr	r0, [sp, #24]
   4509c:	cmp	r0, #0
   450a0:	bne	45110 <fputs@plt+0x33fa0>
   450a4:	mov	r3, r0
   450a8:	add	r2, sp, #16
   450ac:	ldr	r1, [sp, #20]
   450b0:	mov	r0, r4
   450b4:	bl	3e600 <fputs@plt+0x2d490>
   450b8:	cmp	r0, #0
   450bc:	str	r0, [sp, #24]
   450c0:	bne	45110 <fputs@plt+0x33fa0>
   450c4:	add	r3, sp, #36	; 0x24
   450c8:	add	r2, sp, #15
   450cc:	ldr	r1, [sp, #20]
   450d0:	mov	r0, r4
   450d4:	bl	3e69c <fputs@plt+0x2d52c>
   450d8:	ldrb	r3, [sp, #15]
   450dc:	sub	r3, r3, #1
   450e0:	cmp	r3, #1
   450e4:	str	r0, [sp, #24]
   450e8:	bhi	450f8 <fputs@plt+0x33f88>
   450ec:	ldr	r0, [pc, #332]	; 45240 <fputs@plt+0x340d0>
   450f0:	bl	2f3e4 <fputs@plt+0x1e274>
   450f4:	str	r0, [sp, #24]
   450f8:	ldr	r3, [sp, #24]
   450fc:	cmp	r3, #0
   45100:	beq	45124 <fputs@plt+0x33fb4>
   45104:	ldr	r0, [sp, #16]
   45108:	bl	3dcf0 <fputs@plt+0x2cb80>
   4510c:	ldr	r0, [sp, #24]
   45110:	add	sp, sp, #44	; 0x2c
   45114:	pop	{r4, r5, r6, r7, r8, r9, pc}
   45118:	add	r5, r5, #1
   4511c:	str	r5, [sp, #20]
   45120:	b	4500c <fputs@plt+0x33e9c>
   45124:	str	r3, [sp, #4]
   45128:	ldr	r3, [sp, #28]
   4512c:	ldrb	r2, [sp, #15]
   45130:	str	r3, [sp]
   45134:	ldr	r1, [sp, #16]
   45138:	ldr	r3, [sp, #36]	; 0x24
   4513c:	mov	r0, r4
   45140:	bl	4125c <fputs@plt+0x300ec>
   45144:	str	r0, [sp, #24]
   45148:	ldr	r0, [sp, #16]
   4514c:	bl	3dcf0 <fputs@plt+0x2cb80>
   45150:	ldr	r0, [sp, #24]
   45154:	cmp	r0, #0
   45158:	bne	45110 <fputs@plt+0x33fa0>
   4515c:	mov	r3, r0
   45160:	add	r2, sp, #16
   45164:	ldr	r1, [sp, #20]
   45168:	mov	r0, r4
   4516c:	bl	3e600 <fputs@plt+0x2d490>
   45170:	cmp	r0, #0
   45174:	str	r0, [sp, #24]
   45178:	bne	45110 <fputs@plt+0x33fa0>
   4517c:	ldr	r3, [sp, #16]
   45180:	ldr	r0, [r3, #72]	; 0x48
   45184:	bl	3c4a0 <fputs@plt+0x2b330>
   45188:	cmp	r0, #0
   4518c:	str	r0, [sp, #24]
   45190:	bne	45104 <fputs@plt+0x33f94>
   45194:	add	r3, sp, #24
   45198:	str	r3, [sp]
   4519c:	mov	r2, #1
   451a0:	mov	r3, #0
   451a4:	ldr	r1, [sp, #20]
   451a8:	mov	r0, r4
   451ac:	bl	40f84 <fputs@plt+0x2fe14>
   451b0:	ldr	r3, [sp, #24]
   451b4:	cmp	r3, #0
   451b8:	bne	45104 <fputs@plt+0x33f94>
   451bc:	ldr	r2, [sp, #20]
   451c0:	mov	r1, #4
   451c4:	mov	r0, r6
   451c8:	bl	407b0 <fputs@plt+0x2f640>
   451cc:	cmp	r0, #0
   451d0:	str	r0, [sp, #24]
   451d4:	bne	45104 <fputs@plt+0x33f94>
   451d8:	tst	r8, #1
   451dc:	movne	r1, #13
   451e0:	moveq	r1, #10
   451e4:	ldr	r0, [sp, #16]
   451e8:	bl	2f4e0 <fputs@plt+0x1e370>
   451ec:	ldr	r3, [sp, #16]
   451f0:	ldr	r0, [r3, #72]	; 0x48
   451f4:	bl	3dce4 <fputs@plt+0x2cb74>
   451f8:	ldr	r3, [sp, #20]
   451fc:	mov	r0, #0
   45200:	str	r3, [r7]
   45204:	b	45110 <fputs@plt+0x33fa0>
   45208:	ldr	r3, [sp, #32]
   4520c:	str	r3, [sp, #16]
   45210:	b	45194 <fputs@plt+0x34024>
   45214:	str	r3, [sp]
   45218:	add	r2, sp, #20
   4521c:	mov	r3, #1
   45220:	add	r1, sp, #16
   45224:	mov	r0, r4
   45228:	bl	4088c <fputs@plt+0x2f71c>
   4522c:	cmp	r0, #0
   45230:	str	r0, [sp, #24]
   45234:	beq	451d8 <fputs@plt+0x34068>
   45238:	b	45110 <fputs@plt+0x33fa0>
   4523c:	andeq	ip, r8, r0, lsr r1
   45240:	muleq	r0, pc, sl	; <UNPREDICTABLE>
   45244:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45248:	subs	r5, r0, #0
   4524c:	bne	4525c <fputs@plt+0x340ec>
   45250:	mov	fp, #0
   45254:	mov	r0, fp
   45258:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4525c:	mov	r8, r2
   45260:	ldm	r5, {r2, r3}
   45264:	mov	r7, r1
   45268:	mov	r9, #0
   4526c:	ldr	r4, [r3, #8]
   45270:	mov	sl, #4
   45274:	str	r2, [r3, #4]
   45278:	cmp	r4, #0
   4527c:	beq	45250 <fputs@plt+0x340e0>
   45280:	cmp	r8, #0
   45284:	beq	452c8 <fputs@plt+0x34158>
   45288:	ldrb	r3, [r4, #64]	; 0x40
   4528c:	ands	r6, r3, #1
   45290:	bne	452c8 <fputs@plt+0x34158>
   45294:	ldrb	r3, [r4, #66]	; 0x42
   45298:	sub	r3, r3, #1
   4529c:	cmp	r3, #1
   452a0:	bhi	452dc <fputs@plt+0x3416c>
   452a4:	mov	r0, r4
   452a8:	bl	4481c <fputs@plt+0x336ac>
   452ac:	subs	fp, r0, #0
   452b0:	beq	452dc <fputs@plt+0x3416c>
   452b4:	mov	r2, r6
   452b8:	mov	r1, fp
   452bc:	mov	r0, r5
   452c0:	bl	45244 <fputs@plt+0x340d4>
   452c4:	b	45254 <fputs@plt+0x340e4>
   452c8:	ldr	r0, [r4, #48]	; 0x30
   452cc:	bl	1abdc <fputs@plt+0x9a6c>
   452d0:	str	r9, [r4, #48]	; 0x30
   452d4:	strb	sl, [r4, #66]	; 0x42
   452d8:	str	r7, [r4, #60]	; 0x3c
   452dc:	add	fp, r4, #120	; 0x78
   452e0:	mov	r6, #0
   452e4:	ldrsb	r3, [r4, #68]	; 0x44
   452e8:	cmp	r6, r3
   452ec:	ldrgt	r4, [r4, #8]
   452f0:	bgt	45278 <fputs@plt+0x34108>
   452f4:	ldr	r0, [fp]
   452f8:	bl	3dcf0 <fputs@plt+0x2cb80>
   452fc:	add	r6, r6, #1
   45300:	str	r9, [fp], #4
   45304:	b	452e4 <fputs@plt+0x34174>
   45308:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   4530c:	subs	r7, r1, #0
   45310:	ldm	r0, {r3, r4}
   45314:	mov	r6, r0
   45318:	movne	r5, r7
   4531c:	str	r3, [r4, #4]
   45320:	movne	r8, #0
   45324:	bne	453cc <fputs@plt+0x3425c>
   45328:	mov	r2, r7
   4532c:	ldr	r0, [r4, #8]
   45330:	bl	4492c <fputs@plt+0x337bc>
   45334:	subs	r5, r0, #0
   45338:	bne	453c4 <fputs@plt+0x34254>
   4533c:	ldrb	r3, [r6, #8]
   45340:	cmp	r3, #2
   45344:	bne	453b0 <fputs@plt+0x34240>
   45348:	ldr	r0, [r4]
   4534c:	bl	3da88 <fputs@plt+0x2c918>
   45350:	mov	r3, #0
   45354:	add	r2, sp, #4
   45358:	mov	r1, #1
   4535c:	cmp	r0, #0
   45360:	movne	r5, r0
   45364:	mov	r0, r4
   45368:	bl	3e600 <fputs@plt+0x2d490>
   4536c:	cmp	r0, #0
   45370:	bne	45398 <fputs@plt+0x34228>
   45374:	ldr	r0, [sp, #4]
   45378:	ldr	r3, [r0, #56]	; 0x38
   4537c:	ldr	r3, [r3, #28]
   45380:	rev	r3, r3
   45384:	cmp	r3, #0
   45388:	ldreq	r3, [r4]
   4538c:	ldreq	r3, [r3, #28]
   45390:	str	r3, [r4, #44]	; 0x2c
   45394:	bl	3dcf0 <fputs@plt+0x2cb80>
   45398:	mov	r3, #1
   4539c:	strb	r3, [r4, #20]
   453a0:	ldr	r0, [r4, #60]	; 0x3c
   453a4:	bl	1ac9c <fputs@plt+0x9b2c>
   453a8:	mov	r3, #0
   453ac:	str	r3, [r4, #60]	; 0x3c
   453b0:	mov	r0, r6
   453b4:	bl	3dd24 <fputs@plt+0x2cbb4>
   453b8:	mov	r0, r5
   453bc:	add	sp, sp, #8
   453c0:	pop	{r4, r5, r6, r7, r8, pc}
   453c4:	mov	r8, r5
   453c8:	mov	r2, r7
   453cc:	mov	r1, r5
   453d0:	mov	r0, r6
   453d4:	bl	45244 <fputs@plt+0x340d4>
   453d8:	cmp	r0, #0
   453dc:	movne	r5, r0
   453e0:	moveq	r5, r8
   453e4:	b	4533c <fputs@plt+0x341cc>
   453e8:	push	{r4, r5, r6, r7, r8, lr}
   453ec:	mov	r4, r0
   453f0:	mov	r7, r1
   453f4:	bl	14a14 <fputs@plt+0x38a4>
   453f8:	mov	r0, r4
   453fc:	bl	1676c <fputs@plt+0x55fc>
   45400:	ldr	r2, [r4, #24]
   45404:	mov	r6, #0
   45408:	ands	r2, r2, #2
   4540c:	mov	r8, r6
   45410:	ldrbne	r2, [r4, #149]	; 0x95
   45414:	clzne	r2, r2
   45418:	lsrne	r2, r2, #5
   4541c:	eor	r5, r2, #1
   45420:	ldr	r3, [r4, #20]
   45424:	cmp	r8, r3
   45428:	blt	454b0 <fputs@plt+0x34340>
   4542c:	mov	r1, #68	; 0x44
   45430:	mov	r0, r4
   45434:	bl	1e4f4 <fputs@plt+0xd384>
   45438:	bl	14a2c <fputs@plt+0x38bc>
   4543c:	ldr	r3, [r4, #24]
   45440:	tst	r3, #2
   45444:	beq	45464 <fputs@plt+0x342f4>
   45448:	ldrb	r3, [r4, #149]	; 0x95
   4544c:	cmp	r3, #0
   45450:	bne	45464 <fputs@plt+0x342f4>
   45454:	mov	r0, r4
   45458:	bl	16f64 <fputs@plt+0x5df4>
   4545c:	mov	r0, r4
   45460:	bl	1f820 <fputs@plt+0xe6b0>
   45464:	add	r3, r4, #448	; 0x1c0
   45468:	mov	r0, #0
   4546c:	mov	r1, #0
   45470:	strd	r0, [r3, #-8]
   45474:	strd	r0, [r3]
   45478:	ldr	r3, [r4, #24]
   4547c:	bic	r3, r3, #16777216	; 0x1000000
   45480:	str	r3, [r4, #24]
   45484:	ldr	r3, [r4, #208]	; 0xd0
   45488:	cmp	r3, #0
   4548c:	popeq	{r4, r5, r6, r7, r8, pc}
   45490:	cmp	r6, #0
   45494:	bne	454a4 <fputs@plt+0x34334>
   45498:	ldrb	r2, [r4, #67]	; 0x43
   4549c:	cmp	r2, #0
   454a0:	popne	{r4, r5, r6, r7, r8, pc}
   454a4:	ldr	r0, [r4, #204]	; 0xcc
   454a8:	pop	{r4, r5, r6, r7, r8, lr}
   454ac:	bx	r3
   454b0:	ldr	r3, [r4, #16]
   454b4:	add	r3, r3, r8, lsl #4
   454b8:	ldr	r0, [r3, #4]
   454bc:	cmp	r0, #0
   454c0:	beq	454dc <fputs@plt+0x3436c>
   454c4:	ldrb	r3, [r0, #8]
   454c8:	mov	r2, r5
   454cc:	mov	r1, r7
   454d0:	cmp	r3, #2
   454d4:	moveq	r6, #1
   454d8:	bl	45308 <fputs@plt+0x34198>
   454dc:	add	r8, r8, #1
   454e0:	b	45420 <fputs@plt+0x342b0>
   454e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   454e8:	sub	sp, sp, #52	; 0x34
   454ec:	ldrsb	sl, [r0, #68]	; 0x44
   454f0:	and	r3, r1, #2
   454f4:	str	r3, [sp, #24]
   454f8:	ldr	r7, [r0]
   454fc:	sxth	r8, sl
   45500:	mov	r4, r0
   45504:	add	r3, r0, r8, lsl #1
   45508:	add	r8, r0, r8, lsl #2
   4550c:	ldrh	r9, [r3, #80]	; 0x50
   45510:	ldr	r5, [r8, #120]	; 0x78
   45514:	str	r3, [sp, #32]
   45518:	ldr	fp, [r7, #4]
   4551c:	ldr	r2, [r5, #64]	; 0x40
   45520:	lsl	r3, r9, #1
   45524:	ldrh	r6, [r5, #20]
   45528:	ldrh	r3, [r2, r3]
   4552c:	rev16	r3, r3
   45530:	and	r3, r3, r6
   45534:	ldr	r6, [r5, #56]	; 0x38
   45538:	add	r6, r6, r3
   4553c:	ldrb	r3, [r5, #4]
   45540:	cmp	r3, #0
   45544:	bne	45560 <fputs@plt+0x343f0>
   45548:	add	r1, sp, #48	; 0x30
   4554c:	str	r3, [r1, #-4]!
   45550:	bl	44364 <fputs@plt+0x331f4>
   45554:	cmp	r0, #0
   45558:	str	r0, [sp, #40]	; 0x28
   4555c:	bne	45670 <fputs@plt+0x34500>
   45560:	ldrb	r3, [r4, #64]	; 0x40
   45564:	tst	r3, #32
   45568:	bne	45654 <fputs@plt+0x344e4>
   4556c:	ldr	r3, [r4, #72]	; 0x48
   45570:	cmp	r3, #0
   45574:	bne	45588 <fputs@plt+0x34418>
   45578:	str	r3, [sp]
   4557c:	mov	r0, r7
   45580:	ldrd	r2, [r4, #16]
   45584:	bl	1bae4 <fputs@plt+0xa974>
   45588:	ldr	r3, [sp, #24]
   4558c:	cmp	r3, #0
   45590:	bne	45678 <fputs@plt+0x34508>
   45594:	mov	r3, #0
   45598:	ldr	r0, [r5, #72]	; 0x48
   4559c:	str	r3, [sp, #20]
   455a0:	bl	3c4a0 <fputs@plt+0x2b330>
   455a4:	cmp	r0, #0
   455a8:	str	r0, [sp, #40]	; 0x28
   455ac:	bne	45670 <fputs@plt+0x34500>
   455b0:	add	r2, sp, #44	; 0x2c
   455b4:	mov	r1, r6
   455b8:	mov	r0, r5
   455bc:	bl	41b0c <fputs@plt+0x3099c>
   455c0:	add	r7, sp, #48	; 0x30
   455c4:	ldrh	r2, [sp, #44]	; 0x2c
   455c8:	mov	r1, r9
   455cc:	str	r0, [r7, #-8]!
   455d0:	mov	r0, r5
   455d4:	mov	r3, r7
   455d8:	bl	2fbc4 <fputs@plt+0x1ea54>
   455dc:	ldr	r0, [sp, #40]	; 0x28
   455e0:	cmp	r0, #0
   455e4:	bne	45670 <fputs@plt+0x34500>
   455e8:	ldrb	r3, [r5, #4]
   455ec:	cmp	r3, #0
   455f0:	beq	456d4 <fputs@plt+0x34564>
   455f4:	mov	r0, r4
   455f8:	bl	41f54 <fputs@plt+0x30de4>
   455fc:	cmp	r0, #0
   45600:	str	r0, [sp, #40]	; 0x28
   45604:	beq	457a0 <fputs@plt+0x34630>
   45608:	ldr	r3, [sp, #40]	; 0x28
   4560c:	cmp	r3, #0
   45610:	bne	4564c <fputs@plt+0x344dc>
   45614:	ldr	r3, [sp, #20]
   45618:	cmp	r3, #0
   4561c:	beq	457e0 <fputs@plt+0x34670>
   45620:	mov	r3, #2
   45624:	strb	r3, [r4, #66]	; 0x42
   45628:	ldrh	r3, [r5, #18]
   4562c:	cmp	r9, r3
   45630:	mvnge	r2, #0
   45634:	strge	r2, [r4, #60]	; 0x3c
   45638:	addge	r3, r3, r2
   4563c:	ldrge	r2, [sp, #32]
   45640:	movlt	r3, #1
   45644:	strlt	r3, [r4, #60]	; 0x3c
   45648:	strhge	r3, [r2, #80]	; 0x50
   4564c:	ldr	r0, [sp, #40]	; 0x28
   45650:	b	45670 <fputs@plt+0x34500>
   45654:	mov	r2, r4
   45658:	ldr	r1, [r4, #52]	; 0x34
   4565c:	ldr	r0, [fp, #8]
   45660:	bl	4492c <fputs@plt+0x337bc>
   45664:	cmp	r0, #0
   45668:	str	r0, [sp, #40]	; 0x28
   4566c:	beq	4556c <fputs@plt+0x343fc>
   45670:	add	sp, sp, #52	; 0x34
   45674:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45678:	ldrb	r3, [r5, #4]
   4567c:	cmp	r3, #0
   45680:	beq	456b4 <fputs@plt+0x34544>
   45684:	mov	r1, r6
   45688:	mov	r0, r5
   4568c:	bl	16ac8 <fputs@plt+0x5958>
   45690:	ldrh	r7, [r5, #16]
   45694:	mov	r1, #3
   45698:	add	r7, r7, r0
   4569c:	ldr	r0, [fp, #36]	; 0x24
   456a0:	add	r7, r7, #1
   456a4:	lsl	r0, r0, #1
   456a8:	bl	70888 <fputs@plt+0x5f718>
   456ac:	cmp	r7, r0
   456b0:	blt	456cc <fputs@plt+0x3455c>
   456b4:	mov	r0, r4
   456b8:	bl	447b0 <fputs@plt+0x33640>
   456bc:	cmp	r0, #0
   456c0:	str	r0, [sp, #40]	; 0x28
   456c4:	beq	45594 <fputs@plt+0x34424>
   456c8:	b	45670 <fputs@plt+0x34500>
   456cc:	mov	r3, #1
   456d0:	b	45598 <fputs@plt+0x34428>
   456d4:	ldrsb	r3, [r4, #68]	; 0x44
   456d8:	add	r3, r3, #30
   456dc:	ldr	r6, [r4, r3, lsl #2]
   456e0:	ldrh	r1, [r6, #18]
   456e4:	ldr	r2, [r6, #64]	; 0x40
   456e8:	ldr	r3, [r6, #56]	; 0x38
   456ec:	add	r2, r2, r1, lsl #1
   456f0:	ldrh	r2, [r2, #-2]
   456f4:	rev16	r1, r2
   456f8:	ldrh	r2, [r6, #20]
   456fc:	and	r2, r2, r1
   45700:	add	r2, r3, r2
   45704:	add	r3, r3, #4
   45708:	cmp	r2, r3
   4570c:	bcs	4571c <fputs@plt+0x345ac>
   45710:	ldr	r0, [pc, #232]	; 45800 <fputs@plt+0x34690>
   45714:	bl	2f3e4 <fputs@plt+0x1e274>
   45718:	b	45670 <fputs@plt+0x34500>
   4571c:	ldr	r3, [r8, #124]	; 0x7c
   45720:	mov	r1, r2
   45724:	mov	r0, r6
   45728:	ldr	r3, [r3, #84]	; 0x54
   4572c:	str	r2, [sp, #36]	; 0x24
   45730:	str	r3, [sp, #28]
   45734:	ldr	r3, [r6, #76]	; 0x4c
   45738:	blx	r3
   4573c:	ldr	fp, [fp, #80]	; 0x50
   45740:	mov	r8, r0
   45744:	ldr	r0, [r6, #72]	; 0x48
   45748:	bl	3c4a0 <fputs@plt+0x2b330>
   4574c:	ldr	r3, [sp, #28]
   45750:	ldr	r2, [sp, #36]	; 0x24
   45754:	str	r3, [sp, #4]
   45758:	sub	r2, r2, #4
   4575c:	add	r3, r8, #4
   45760:	mov	r1, r9
   45764:	str	r7, [sp, #8]
   45768:	str	fp, [sp]
   4576c:	str	r0, [sp, #40]	; 0x28
   45770:	mov	r0, r5
   45774:	bl	41cb8 <fputs@plt+0x30b48>
   45778:	ldrh	r1, [r6, #18]
   4577c:	mov	r0, r6
   45780:	mov	r3, r7
   45784:	mov	r2, r8
   45788:	sub	r1, r1, #1
   4578c:	bl	2fbc4 <fputs@plt+0x1ea54>
   45790:	ldr	r0, [sp, #40]	; 0x28
   45794:	cmp	r0, #0
   45798:	beq	455f4 <fputs@plt+0x34484>
   4579c:	b	45670 <fputs@plt+0x34500>
   457a0:	ldrsb	r3, [r4, #68]	; 0x44
   457a4:	cmp	sl, r3
   457a8:	bge	45608 <fputs@plt+0x34498>
   457ac:	ldrsb	r3, [r4, #68]	; 0x44
   457b0:	cmp	sl, r3
   457b4:	blt	457c8 <fputs@plt+0x34658>
   457b8:	mov	r0, r4
   457bc:	bl	41f54 <fputs@plt+0x30de4>
   457c0:	str	r0, [sp, #40]	; 0x28
   457c4:	b	45608 <fputs@plt+0x34498>
   457c8:	sub	r2, r3, #1
   457cc:	add	r3, r3, #30
   457d0:	strb	r2, [r4, #68]	; 0x44
   457d4:	ldr	r0, [r4, r3, lsl #2]
   457d8:	bl	3dcf0 <fputs@plt+0x2cb80>
   457dc:	b	457ac <fputs@plt+0x3463c>
   457e0:	mov	r0, r4
   457e4:	bl	3f374 <fputs@plt+0x2e204>
   457e8:	ldr	r3, [sp, #24]
   457ec:	cmp	r3, #0
   457f0:	movne	r3, #3
   457f4:	strbne	r3, [r4, #66]	; 0x42
   457f8:	str	r0, [sp, #40]	; 0x28
   457fc:	b	4564c <fputs@plt+0x344dc>
   45800:	andeq	pc, r0, ip, lsl #20
   45804:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45808:	sub	sp, sp, #44	; 0x2c
   4580c:	ldr	r5, [r0, #44]	; 0x2c
   45810:	cmp	r5, #0
   45814:	bne	45968 <fputs@plt+0x347f8>
   45818:	ldr	r3, [r0, #216]	; 0xd8
   4581c:	mov	r4, r0
   45820:	cmp	r3, #0
   45824:	mov	r7, r1
   45828:	beq	4585c <fputs@plt+0x346ec>
   4582c:	ldrb	r3, [r4, #7]
   45830:	cmp	r3, #0
   45834:	beq	45874 <fputs@plt+0x34704>
   45838:	ldr	r2, [r4, #212]	; 0xd4
   4583c:	ldr	r3, [r2]
   45840:	cmp	r3, #0
   45844:	bne	45a0c <fputs@plt+0x3489c>
   45848:	ldr	r3, [r2, #4]
   4584c:	str	r3, [r2, #8]
   45850:	mov	r3, #4
   45854:	strb	r3, [r4, #17]
   45858:	b	45968 <fputs@plt+0x347f8>
   4585c:	mov	r1, #4
   45860:	bl	23488 <fputs@plt+0x12318>
   45864:	cmp	r0, #0
   45868:	beq	4582c <fputs@plt+0x346bc>
   4586c:	mov	r5, r0
   45870:	b	45968 <fputs@plt+0x347f8>
   45874:	ldr	r3, [r4, #68]	; 0x44
   45878:	ldr	r3, [r3]
   4587c:	cmp	r3, #0
   45880:	beq	45a00 <fputs@plt+0x34890>
   45884:	ldrb	r3, [r4, #5]
   45888:	cmp	r3, #4
   4588c:	beq	45a00 <fputs@plt+0x34890>
   45890:	ldr	r0, [r4, #64]	; 0x40
   45894:	bl	1495c <fputs@plt+0x37ec>
   45898:	ands	fp, r0, #512	; 0x200
   4589c:	mov	sl, r0
   458a0:	bne	45994 <fputs@plt+0x34824>
   458a4:	ldr	r3, [pc, #372]	; 45a20 <fputs@plt+0x348b0>
   458a8:	add	r2, sp, #28
   458ac:	str	r3, [sp, #12]
   458b0:	ldr	r0, [r3]
   458b4:	ldr	r1, [r3, #4]
   458b8:	stmia	r2!, {r0, r1}
   458bc:	ldr	r2, [r4, #48]	; 0x30
   458c0:	mov	r0, r4
   458c4:	rev	r2, r2
   458c8:	str	r2, [sp, #36]	; 0x24
   458cc:	bl	16354 <fputs@plt+0x51e4>
   458d0:	mov	r2, #8
   458d4:	mov	r8, r0
   458d8:	mov	r9, r1
   458dc:	add	r1, sp, #20
   458e0:	strd	r8, [sp]
   458e4:	ldr	r0, [r4, #68]	; 0x44
   458e8:	bl	14908 <fputs@plt+0x3798>
   458ec:	subs	r6, r0, #0
   458f0:	bne	45928 <fputs@plt+0x347b8>
   458f4:	ldr	r3, [sp, #12]
   458f8:	mov	r2, #8
   458fc:	mov	r1, r3
   45900:	add	r0, sp, #20
   45904:	bl	10eac <memcmp@plt>
   45908:	cmp	r0, #0
   4590c:	bne	45928 <fputs@plt+0x347b8>
   45910:	strd	r8, [sp]
   45914:	mov	r2, #1
   45918:	ldr	r1, [pc, #260]	; 45a24 <fputs@plt+0x348b4>
   4591c:	ldr	r0, [r4, #68]	; 0x44
   45920:	bl	14914 <fputs@plt+0x37a4>
   45924:	mov	r6, r0
   45928:	ldr	r3, [pc, #248]	; 45a28 <fputs@plt+0x348b8>
   4592c:	cmp	r6, #0
   45930:	cmpne	r6, r3
   45934:	bne	45964 <fputs@plt+0x347f4>
   45938:	ldrb	r3, [r4, #8]
   4593c:	cmp	r3, #0
   45940:	bne	45974 <fputs@plt+0x34804>
   45944:	ldrd	r2, [r4, #88]	; 0x58
   45948:	add	r1, sp, #28
   4594c:	strd	r2, [sp]
   45950:	mov	r2, #12
   45954:	ldr	r0, [r4, #68]	; 0x44
   45958:	bl	14914 <fputs@plt+0x37a4>
   4595c:	subs	r6, r0, #0
   45960:	beq	45994 <fputs@plt+0x34824>
   45964:	mov	r5, r6
   45968:	mov	r0, r5
   4596c:	add	sp, sp, #44	; 0x2c
   45970:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45974:	tst	sl, #1024	; 0x400
   45978:	bne	45944 <fputs@plt+0x347d4>
   4597c:	ldrb	r1, [r4, #12]
   45980:	ldr	r0, [r4, #68]	; 0x44
   45984:	bl	1492c <fputs@plt+0x37bc>
   45988:	subs	r6, r0, #0
   4598c:	beq	45944 <fputs@plt+0x347d4>
   45990:	b	45964 <fputs@plt+0x347f4>
   45994:	tst	sl, #1024	; 0x400
   45998:	beq	459d8 <fputs@plt+0x34868>
   4599c:	adds	r7, r7, #0
   459a0:	movne	r7, #1
   459a4:	ldrd	r2, [r4, #80]	; 0x50
   459a8:	cmp	fp, #0
   459ac:	movne	r7, #0
   459b0:	cmp	r7, #0
   459b4:	strd	r2, [r4, #88]	; 0x58
   459b8:	beq	45838 <fputs@plt+0x346c8>
   459bc:	mov	r3, #0
   459c0:	str	r3, [r4, #48]	; 0x30
   459c4:	mov	r0, r4
   459c8:	bl	3c118 <fputs@plt+0x2afa8>
   459cc:	cmp	r0, #0
   459d0:	beq	45838 <fputs@plt+0x346c8>
   459d4:	b	4586c <fputs@plt+0x346fc>
   459d8:	ldrb	r3, [r4, #12]
   459dc:	ldr	r0, [r4, #68]	; 0x44
   459e0:	cmp	r3, #3
   459e4:	moveq	r1, #16
   459e8:	movne	r1, #0
   459ec:	orr	r1, r3, r1
   459f0:	bl	1492c <fputs@plt+0x37bc>
   459f4:	cmp	r0, #0
   459f8:	beq	4599c <fputs@plt+0x3482c>
   459fc:	b	4586c <fputs@plt+0x346fc>
   45a00:	ldrd	r2, [r4, #80]	; 0x50
   45a04:	strd	r2, [r4, #88]	; 0x58
   45a08:	b	45838 <fputs@plt+0x346c8>
   45a0c:	ldrh	r1, [r3, #24]
   45a10:	bic	r1, r1, #8
   45a14:	strh	r1, [r3, #24]
   45a18:	ldr	r3, [r3, #32]
   45a1c:	b	45840 <fputs@plt+0x346d0>
   45a20:	muleq	r7, r2, sl
   45a24:	andeq	r4, r7, r4, lsr pc
   45a28:	andeq	r0, r0, sl, lsl #4
   45a2c:	push	{r4, r5, r6, lr}
   45a30:	mov	r4, r0
   45a34:	ldr	r0, [r0, #44]	; 0x2c
   45a38:	cmp	r0, #0
   45a3c:	bne	45b00 <fputs@plt+0x34990>
   45a40:	ldrb	r3, [r4, #21]
   45a44:	cmp	r3, #0
   45a48:	beq	45a60 <fputs@plt+0x348f0>
   45a4c:	tst	r3, #3
   45a50:	popne	{r4, r5, r6, pc}
   45a54:	ldrh	r3, [r1, #24]
   45a58:	tst	r3, #8
   45a5c:	popne	{r4, r5, r6, pc}
   45a60:	mov	r3, #0
   45a64:	str	r3, [r1, #12]
   45a68:	ldr	r3, [r4, #216]	; 0xd8
   45a6c:	mov	r5, r1
   45a70:	cmp	r3, #0
   45a74:	beq	45ab4 <fputs@plt+0x34944>
   45a78:	mov	r0, r1
   45a7c:	bl	217dc <fputs@plt+0x1066c>
   45a80:	subs	r6, r0, #0
   45a84:	bne	45af0 <fputs@plt+0x34980>
   45a88:	mov	r3, r6
   45a8c:	mov	r2, r6
   45a90:	mov	r1, r5
   45a94:	mov	r0, r4
   45a98:	bl	3f558 <fputs@plt+0x2e3e8>
   45a9c:	cmp	r0, #0
   45aa0:	mov	r6, r0
   45aa4:	bne	45af0 <fputs@plt+0x34980>
   45aa8:	mov	r0, r5
   45aac:	bl	1b468 <fputs@plt+0xa2f8>
   45ab0:	b	45af0 <fputs@plt+0x34980>
   45ab4:	ldrh	r3, [r1, #24]
   45ab8:	tst	r3, #8
   45abc:	bne	45adc <fputs@plt+0x3496c>
   45ac0:	ldrb	r3, [r4, #17]
   45ac4:	cmp	r3, #3
   45ac8:	beq	45adc <fputs@plt+0x3496c>
   45acc:	mov	r1, r5
   45ad0:	mov	r0, r4
   45ad4:	bl	3fd44 <fputs@plt+0x2ebd4>
   45ad8:	b	45a9c <fputs@plt+0x3492c>
   45adc:	mov	r1, #1
   45ae0:	mov	r0, r4
   45ae4:	bl	45804 <fputs@plt+0x34694>
   45ae8:	subs	r6, r0, #0
   45aec:	beq	45acc <fputs@plt+0x3495c>
   45af0:	mov	r1, r6
   45af4:	mov	r0, r4
   45af8:	pop	{r4, r5, r6, lr}
   45afc:	b	1639c <fputs@plt+0x522c>
   45b00:	mov	r0, #0
   45b04:	pop	{r4, r5, r6, pc}
   45b08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45b0c:	sub	sp, sp, #28
   45b10:	ldr	r5, [r0, #44]	; 0x2c
   45b14:	cmp	r5, #0
   45b18:	bne	45bd8 <fputs@plt+0x34a68>
   45b1c:	ldrb	r3, [r0, #17]
   45b20:	mov	r4, r0
   45b24:	cmp	r3, #2
   45b28:	bls	45bd8 <fputs@plt+0x34a68>
   45b2c:	ldrb	r6, [r0, #16]
   45b30:	str	r2, [sp, #12]
   45b34:	mov	r7, r1
   45b38:	cmp	r6, #0
   45b3c:	movne	r2, #1
   45b40:	ldrne	r3, [r0, #96]	; 0x60
   45b44:	bne	45bc0 <fputs@plt+0x34a50>
   45b48:	ldr	r3, [r0, #216]	; 0xd8
   45b4c:	cmp	r3, #0
   45b50:	beq	45be4 <fputs@plt+0x34a74>
   45b54:	ldr	r3, [r0, #212]	; 0xd4
   45b58:	ldr	r0, [r3]
   45b5c:	bl	1d334 <fputs@plt+0xc1c4>
   45b60:	str	r5, [sp, #16]
   45b64:	subs	r1, r0, #0
   45b68:	bne	45b88 <fputs@plt+0x34a18>
   45b6c:	mov	r3, r1
   45b70:	add	r2, sp, #16
   45b74:	mov	r1, #1
   45b78:	mov	r0, r4
   45b7c:	bl	3dfd8 <fputs@plt+0x2ce68>
   45b80:	ldr	r1, [sp, #16]
   45b84:	str	r6, [r1, #12]
   45b88:	mov	r3, #1
   45b8c:	ldr	r2, [r4, #28]
   45b90:	mov	r0, r4
   45b94:	bl	3f558 <fputs@plt+0x2e3e8>
   45b98:	mov	r6, r0
   45b9c:	ldr	r0, [sp, #16]
   45ba0:	bl	3dce4 <fputs@plt+0x2cb74>
   45ba4:	cmp	r6, #0
   45ba8:	bne	45cbc <fputs@plt+0x34b4c>
   45bac:	ldr	r0, [r4, #212]	; 0xd4
   45bb0:	bl	1b548 <fputs@plt+0xa3d8>
   45bb4:	b	45bc8 <fputs@plt+0x34a58>
   45bb8:	str	r2, [r3, #16]
   45bbc:	ldr	r3, [r3, #44]	; 0x2c
   45bc0:	cmp	r3, #0
   45bc4:	bne	45bb8 <fputs@plt+0x34a48>
   45bc8:	ldr	r3, [r4, #216]	; 0xd8
   45bcc:	cmp	r3, #0
   45bd0:	moveq	r3, #5
   45bd4:	strbeq	r3, [r4, #17]
   45bd8:	mov	r0, r5
   45bdc:	add	sp, sp, #28
   45be0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45be4:	ldrb	r3, [r0, #19]
   45be8:	cmp	r3, #0
   45bec:	beq	45c68 <fputs@plt+0x34af8>
   45bf0:	cmp	r7, #0
   45bf4:	bne	45cc4 <fputs@plt+0x34b54>
   45bf8:	mov	r1, #0
   45bfc:	mov	r0, r4
   45c00:	bl	45804 <fputs@plt+0x34694>
   45c04:	cmp	r0, #0
   45c08:	bne	45e1c <fputs@plt+0x34cac>
   45c0c:	ldr	r3, [r4, #212]	; 0xd4
   45c10:	ldr	r0, [r3]
   45c14:	bl	1d334 <fputs@plt+0xc1c4>
   45c18:	mov	r1, r0
   45c1c:	mov	r0, r4
   45c20:	bl	3fd44 <fputs@plt+0x2ebd4>
   45c24:	cmp	r0, #0
   45c28:	bne	45e1c <fputs@plt+0x34cac>
   45c2c:	ldr	r0, [r4, #212]	; 0xd4
   45c30:	bl	1b548 <fputs@plt+0xa3d8>
   45c34:	ldr	r6, [r4, #28]
   45c38:	ldr	r3, [r4, #36]	; 0x24
   45c3c:	cmp	r6, r3
   45c40:	bhi	45e30 <fputs@plt+0x34cc0>
   45c44:	ldr	r3, [sp, #12]
   45c48:	cmp	r3, #0
   45c4c:	bne	45bc8 <fputs@plt+0x34a58>
   45c50:	mov	r1, r7
   45c54:	mov	r0, r4
   45c58:	bl	1b944 <fputs@plt+0xa7d4>
   45c5c:	subs	r6, r0, #0
   45c60:	beq	45bc8 <fputs@plt+0x34a58>
   45c64:	b	45cbc <fputs@plt+0x34b4c>
   45c68:	ldr	r3, [r0, #28]
   45c6c:	cmp	r3, #0
   45c70:	beq	45bf0 <fputs@plt+0x34a80>
   45c74:	mov	r3, r5
   45c78:	add	r2, sp, #16
   45c7c:	mov	r1, #1
   45c80:	bl	3dfd8 <fputs@plt+0x2ce68>
   45c84:	subs	r6, r0, #0
   45c88:	bne	45cac <fputs@plt+0x34b3c>
   45c8c:	ldr	r0, [sp, #16]
   45c90:	bl	3c4a0 <fputs@plt+0x2b330>
   45c94:	subs	r6, r0, #0
   45c98:	bne	45cac <fputs@plt+0x34b3c>
   45c9c:	ldr	r0, [sp, #16]
   45ca0:	bl	1a358 <fputs@plt+0x91e8>
   45ca4:	mov	r3, #1
   45ca8:	strb	r3, [r4, #19]
   45cac:	ldr	r0, [sp, #16]
   45cb0:	bl	3dce4 <fputs@plt+0x2cb74>
   45cb4:	cmp	r6, #0
   45cb8:	beq	45bf0 <fputs@plt+0x34a80>
   45cbc:	mov	r5, r6
   45cc0:	b	45bd8 <fputs@plt+0x34a68>
   45cc4:	ldrb	r3, [r4, #5]
   45cc8:	cmp	r3, #4
   45ccc:	beq	45bf8 <fputs@plt+0x34a88>
   45cd0:	ldr	fp, [r4, #68]	; 0x44
   45cd4:	ldr	r3, [fp]
   45cd8:	cmp	r3, #0
   45cdc:	beq	45bf8 <fputs@plt+0x34a88>
   45ce0:	mov	r6, r5
   45ce4:	mov	sl, #0
   45ce8:	mov	r3, #1
   45cec:	strb	r3, [r4, #20]
   45cf0:	ldrb	r3, [r7, r6]
   45cf4:	cmp	r3, #0
   45cf8:	bne	45e24 <fputs@plt+0x34cb4>
   45cfc:	ldrb	r3, [r4, #8]
   45d00:	cmp	r3, #0
   45d04:	beq	45d14 <fputs@plt+0x34ba4>
   45d08:	mov	r0, r4
   45d0c:	bl	16354 <fputs@plt+0x51e4>
   45d10:	strd	r0, [r4, #80]	; 0x50
   45d14:	ldr	r3, [pc, #328]	; 45e64 <fputs@plt+0x34cf4>
   45d18:	ldr	r1, [r4, #160]	; 0xa0
   45d1c:	ldrd	r8, [r4, #80]	; 0x50
   45d20:	ldr	r0, [r3, #608]	; 0x260
   45d24:	bl	70a94 <fputs@plt+0x5f924>
   45d28:	mov	r2, r8
   45d2c:	mov	r3, r9
   45d30:	add	r0, r0, #1
   45d34:	str	r0, [sp]
   45d38:	mov	r0, fp
   45d3c:	bl	1a330 <fputs@plt+0x91c0>
   45d40:	cmp	r0, #0
   45d44:	bne	45e1c <fputs@plt+0x34cac>
   45d48:	adds	r8, r8, #4
   45d4c:	adc	r9, r9, #0
   45d50:	mov	r2, r6
   45d54:	strd	r8, [sp]
   45d58:	mov	r1, r7
   45d5c:	ldr	r0, [r4, #68]	; 0x44
   45d60:	bl	14914 <fputs@plt+0x37a4>
   45d64:	cmp	r0, #0
   45d68:	bne	45e1c <fputs@plt+0x34cac>
   45d6c:	adds	r8, r8, r6
   45d70:	adc	r9, r9, r6, asr #31
   45d74:	str	r6, [sp]
   45d78:	mov	r2, r8
   45d7c:	mov	r3, r9
   45d80:	ldr	r0, [r4, #68]	; 0x44
   45d84:	bl	1a330 <fputs@plt+0x91c0>
   45d88:	cmp	r0, #0
   45d8c:	bne	45e1c <fputs@plt+0x34cac>
   45d90:	adds	r2, r8, #4
   45d94:	str	sl, [sp]
   45d98:	adc	r3, r9, #0
   45d9c:	ldr	r0, [r4, #68]	; 0x44
   45da0:	bl	1a330 <fputs@plt+0x91c0>
   45da4:	cmp	r0, #0
   45da8:	bne	45e1c <fputs@plt+0x34cac>
   45dac:	adds	r8, r8, #8
   45db0:	adc	r9, r9, #0
   45db4:	mov	r2, #8
   45db8:	strd	r8, [sp]
   45dbc:	ldr	r1, [pc, #164]	; 45e68 <fputs@plt+0x34cf8>
   45dc0:	ldr	r0, [r4, #68]	; 0x44
   45dc4:	bl	14914 <fputs@plt+0x37a4>
   45dc8:	cmp	r0, #0
   45dcc:	bne	45e1c <fputs@plt+0x34cac>
   45dd0:	ldrd	r2, [r4, #80]	; 0x50
   45dd4:	add	r6, r6, #20
   45dd8:	add	r1, sp, #16
   45ddc:	adds	r2, r2, r6
   45de0:	adc	r3, r3, r6, asr #31
   45de4:	ldr	r0, [r4, #68]	; 0x44
   45de8:	strd	r2, [r4, #80]	; 0x50
   45dec:	bl	14938 <fputs@plt+0x37c8>
   45df0:	cmp	r0, #0
   45df4:	bne	45e1c <fputs@plt+0x34cac>
   45df8:	ldrd	r2, [r4, #80]	; 0x50
   45dfc:	ldrd	r0, [sp, #16]
   45e00:	cmp	r2, r0
   45e04:	sbcs	r1, r3, r1
   45e08:	bge	45bf8 <fputs@plt+0x34a88>
   45e0c:	ldr	r0, [r4, #68]	; 0x44
   45e10:	bl	14920 <fputs@plt+0x37b0>
   45e14:	cmp	r0, #0
   45e18:	beq	45bf8 <fputs@plt+0x34a88>
   45e1c:	mov	r5, r0
   45e20:	b	45bd8 <fputs@plt+0x34a68>
   45e24:	add	sl, sl, r3
   45e28:	add	r6, r6, #1
   45e2c:	b	45cf0 <fputs@plt+0x34b80>
   45e30:	ldr	r3, [pc, #44]	; 45e64 <fputs@plt+0x34cf4>
   45e34:	ldr	r1, [r4, #160]	; 0xa0
   45e38:	ldr	r0, [r3, #608]	; 0x260
   45e3c:	bl	70a94 <fputs@plt+0x5f924>
   45e40:	add	r1, r0, #1
   45e44:	cmp	r1, r6
   45e48:	movne	r1, r6
   45e4c:	subeq	r1, r6, #1
   45e50:	mov	r0, r4
   45e54:	bl	19028 <fputs@plt+0x7eb8>
   45e58:	cmp	r0, #0
   45e5c:	bne	45e1c <fputs@plt+0x34cac>
   45e60:	b	45c44 <fputs@plt+0x34ad4>
   45e64:	andeq	ip, r8, r0, lsr r1
   45e68:	muleq	r7, r2, sl
   45e6c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e70:	ldrb	r3, [r0, #8]
   45e74:	cmp	r3, #2
   45e78:	movne	r5, #0
   45e7c:	bne	45f24 <fputs@plt+0x34db4>
   45e80:	ldm	r0, {r3, r4}
   45e84:	mov	r9, r1
   45e88:	str	r3, [r4, #4]
   45e8c:	ldrb	r3, [r4, #17]
   45e90:	cmp	r3, #0
   45e94:	bne	45ec4 <fputs@plt+0x34d54>
   45e98:	ldrb	r3, [r4, #19]
   45e9c:	cmp	r3, #0
   45ea0:	beq	45eb0 <fputs@plt+0x34d40>
   45ea4:	ldr	r3, [r4]
   45ea8:	ldr	r2, [r4, #44]	; 0x2c
   45eac:	str	r2, [r3, #28]
   45eb0:	mov	r1, r9
   45eb4:	ldr	r0, [r4]
   45eb8:	mov	r2, #0
   45ebc:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45ec0:	b	45b08 <fputs@plt+0x34998>
   45ec4:	ldr	r0, [r4, #8]
   45ec8:	ldr	sl, [r4]
   45ecc:	bl	1bac4 <fputs@plt+0xa954>
   45ed0:	ldrb	r5, [r4, #18]
   45ed4:	cmp	r5, #0
   45ed8:	bne	45e98 <fputs@plt+0x34d28>
   45edc:	ldr	r6, [r4, #44]	; 0x2c
   45ee0:	mov	r0, r4
   45ee4:	mov	r1, r6
   45ee8:	bl	1683c <fputs@plt+0x56cc>
   45eec:	cmp	r6, r0
   45ef0:	beq	45f10 <fputs@plt+0x34da0>
   45ef4:	ldr	r3, [pc, #316]	; 46038 <fputs@plt+0x34ec8>
   45ef8:	ldr	r1, [r4, #32]
   45efc:	ldr	r0, [r3, #608]	; 0x260
   45f00:	bl	70888 <fputs@plt+0x5f718>
   45f04:	add	r0, r0, #1
   45f08:	cmp	r6, r0
   45f0c:	bne	45f2c <fputs@plt+0x34dbc>
   45f10:	ldr	r0, [pc, #292]	; 4603c <fputs@plt+0x34ecc>
   45f14:	bl	2f3e4 <fputs@plt+0x1e274>
   45f18:	cmp	r0, #0
   45f1c:	mov	r5, r0
   45f20:	beq	45e98 <fputs@plt+0x34d28>
   45f24:	mov	r0, r5
   45f28:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45f2c:	ldr	r3, [r4, #12]
   45f30:	mov	r1, r6
   45f34:	mov	r0, r4
   45f38:	ldr	r3, [r3, #56]	; 0x38
   45f3c:	ldr	r8, [r3, #36]	; 0x24
   45f40:	rev	r8, r8
   45f44:	mov	r2, r8
   45f48:	bl	16c38 <fputs@plt+0x5ac8>
   45f4c:	cmp	r6, r0
   45f50:	mov	r7, r0
   45f54:	ldrcc	r0, [pc, #228]	; 46040 <fputs@plt+0x34ed0>
   45f58:	bcc	45f14 <fputs@plt+0x34da4>
   45f5c:	movls	r3, #1
   45f60:	bls	45f98 <fputs@plt+0x34e28>
   45f64:	mov	r2, r5
   45f68:	mov	r1, r5
   45f6c:	ldr	r0, [r4, #8]
   45f70:	bl	4492c <fputs@plt+0x337bc>
   45f74:	mov	fp, #1
   45f78:	mov	r5, r0
   45f7c:	clz	r3, r5
   45f80:	lsr	r3, r3, #5
   45f84:	cmp	r7, r6
   45f88:	movcs	r2, #0
   45f8c:	andcc	r2, r3, #1
   45f90:	cmp	r2, #0
   45f94:	bne	4600c <fputs@plt+0x34e9c>
   45f98:	cmp	r5, #101	; 0x65
   45f9c:	orreq	r3, r3, #1
   45fa0:	cmp	r8, #0
   45fa4:	moveq	r8, #0
   45fa8:	andne	r8, r3, #1
   45fac:	cmp	r8, #0
   45fb0:	beq	4602c <fputs@plt+0x34ebc>
   45fb4:	ldr	r3, [r4, #12]
   45fb8:	ldr	r0, [r3, #72]	; 0x48
   45fbc:	bl	3c4a0 <fputs@plt+0x2b330>
   45fc0:	ldr	r3, [r4, #12]
   45fc4:	ldr	r2, [r3, #56]	; 0x38
   45fc8:	mov	r3, #0
   45fcc:	str	r3, [r2, #32]
   45fd0:	ldr	r2, [r4, #12]
   45fd4:	ldr	r2, [r2, #56]	; 0x38
   45fd8:	str	r3, [r2, #36]	; 0x24
   45fdc:	ldr	r3, [r4, #12]
   45fe0:	rev	r2, r7
   45fe4:	ldr	r3, [r3, #56]	; 0x38
   45fe8:	str	r2, [r3, #28]
   45fec:	mov	r3, #1
   45ff0:	strb	r3, [r4, #19]
   45ff4:	str	r7, [r4, #44]	; 0x2c
   45ff8:	subs	r5, r0, #0
   45ffc:	beq	45ea4 <fputs@plt+0x34d34>
   46000:	mov	r0, sl
   46004:	bl	3da88 <fputs@plt+0x2c918>
   46008:	b	45f24 <fputs@plt+0x34db4>
   4600c:	mov	r2, r6
   46010:	mov	r3, fp
   46014:	mov	r1, r7
   46018:	mov	r0, r4
   4601c:	bl	41614 <fputs@plt+0x304a4>
   46020:	sub	r6, r6, #1
   46024:	mov	r5, r0
   46028:	b	45f7c <fputs@plt+0x34e0c>
   4602c:	cmp	r5, #0
   46030:	beq	45e98 <fputs@plt+0x34d28>
   46034:	b	46000 <fputs@plt+0x34e90>
   46038:	andeq	ip, r8, r0, lsr r1
   4603c:	andeq	lr, r0, r4, asr #16
   46040:	andeq	lr, r0, r9, asr #16
   46044:	ldm	r0, {r2, r3}
   46048:	push	{r4, lr}
   4604c:	mov	r1, #0
   46050:	str	r2, [r3, #4]
   46054:	mov	r4, r0
   46058:	bl	45e6c <fputs@plt+0x34cfc>
   4605c:	subs	r1, r0, #0
   46060:	popne	{r4, pc}
   46064:	mov	r0, r4
   46068:	pop	{r4, lr}
   4606c:	b	3de20 <fputs@plt+0x2ccb0>
   46070:	ldr	r3, [r0, #24]
   46074:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46078:	sub	sp, sp, #60	; 0x3c
   4607c:	ldr	r6, [r0, #28]
   46080:	ldm	r3, {r3, ip}
   46084:	sub	r2, r6, #5
   46088:	cmp	r6, #0
   4608c:	cmpne	r2, #1
   46090:	str	r3, [ip, #4]
   46094:	movhi	r2, #1
   46098:	movls	r2, #0
   4609c:	bhi	461d4 <fputs@plt+0x35064>
   460a0:	mov	r4, r0
   460a4:	ldr	r0, [r0, #4]
   460a8:	ldr	r3, [ip]
   460ac:	str	r1, [sp, #24]
   460b0:	str	r3, [sp, #40]	; 0x28
   460b4:	ldr	r3, [r0, #4]
   460b8:	ldr	r3, [r3]
   460bc:	str	r3, [sp, #12]
   460c0:	ldr	r3, [r4]
   460c4:	cmp	r3, #0
   460c8:	bne	461e0 <fputs@plt+0x35070>
   460cc:	ldr	fp, [r4, #12]
   460d0:	cmp	fp, #0
   460d4:	bne	460fc <fputs@plt+0x34f8c>
   460d8:	mov	r1, #2
   460dc:	bl	40144 <fputs@plt+0x2efd4>
   460e0:	subs	r6, r0, #0
   460e4:	bne	46120 <fputs@plt+0x34fb0>
   460e8:	mov	r1, #1
   460ec:	str	r1, [r4, #12]
   460f0:	add	r2, r4, #8
   460f4:	ldr	r0, [r4, #4]
   460f8:	bl	1a588 <fputs@plt+0x9418>
   460fc:	ldr	r0, [r4, #24]
   46100:	ldrb	r1, [r0, #8]
   46104:	cmp	r1, #0
   46108:	movne	fp, #0
   4610c:	movne	r6, fp
   46110:	bne	46120 <fputs@plt+0x34fb0>
   46114:	bl	40144 <fputs@plt+0x2efd4>
   46118:	mov	fp, #1
   4611c:	mov	r6, r0
   46120:	ldr	r1, [r4, #4]
   46124:	ldr	r2, [r4, #24]
   46128:	ldr	r1, [r1, #4]
   4612c:	ldr	r2, [r2, #4]
   46130:	ldr	r3, [r1, #32]
   46134:	ldr	r1, [r1]
   46138:	ldr	sl, [r2, #32]
   4613c:	str	r3, [sp, #16]
   46140:	ldrb	r9, [r1, #5]
   46144:	cmp	r6, #0
   46148:	cmpeq	r9, #5
   4614c:	bne	4615c <fputs@plt+0x34fec>
   46150:	cmp	r3, sl
   46154:	movne	r6, #8
   46158:	moveq	r6, #0
   4615c:	ldr	r3, [sp, #24]
   46160:	ldr	r5, [r2, #44]	; 0x2c
   46164:	mov	r8, #0
   46168:	lsr	r3, r3, #31
   4616c:	str	r3, [sp, #32]
   46170:	ldr	r2, [sp, #32]
   46174:	ldr	r3, [sp, #24]
   46178:	cmp	r8, r3
   4617c:	orrlt	r2, r2, #1
   46180:	cmp	r2, #0
   46184:	beq	46270 <fputs@plt+0x35100>
   46188:	ldr	r7, [r4, #16]
   4618c:	cmp	r7, r5
   46190:	bhi	46270 <fputs@plt+0x35100>
   46194:	cmp	r6, #0
   46198:	beq	461f8 <fputs@plt+0x35088>
   4619c:	cmp	r6, #101	; 0x65
   461a0:	beq	46294 <fputs@plt+0x35124>
   461a4:	cmp	fp, #0
   461a8:	beq	461c4 <fputs@plt+0x35054>
   461ac:	mov	r1, #0
   461b0:	ldr	r0, [r4, #24]
   461b4:	bl	45e6c <fputs@plt+0x34cfc>
   461b8:	mov	r1, #0
   461bc:	ldr	r0, [r4, #24]
   461c0:	bl	3de20 <fputs@plt+0x2ccb0>
   461c4:	ldr	r2, [pc, #1032]	; 465d4 <fputs@plt+0x35464>
   461c8:	cmp	r6, r2
   461cc:	moveq	r6, #7
   461d0:	str	r6, [r4, #28]
   461d4:	mov	r0, r6
   461d8:	add	sp, sp, #60	; 0x3c
   461dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   461e0:	ldrb	r3, [ip, #20]
   461e4:	cmp	r3, #2
   461e8:	bne	460cc <fputs@plt+0x34f5c>
   461ec:	mov	fp, r2
   461f0:	mov	r6, #5
   461f4:	b	46120 <fputs@plt+0x34fb0>
   461f8:	ldr	r2, [r4, #24]
   461fc:	ldr	r3, [pc, #980]	; 465d8 <fputs@plt+0x35468>
   46200:	ldr	r2, [r2, #4]
   46204:	ldr	r0, [r3, #608]	; 0x260
   46208:	ldr	r1, [r2, #32]
   4620c:	bl	70888 <fputs@plt+0x5f718>
   46210:	add	r0, r0, #1
   46214:	cmp	r7, r0
   46218:	beq	4625c <fputs@plt+0x350ec>
   4621c:	mov	r3, #2
   46220:	add	r2, sp, #48	; 0x30
   46224:	mov	r1, r7
   46228:	ldr	r0, [sp, #40]	; 0x28
   4622c:	bl	3dfd8 <fputs@plt+0x2ce68>
   46230:	subs	r6, r0, #0
   46234:	bne	4625c <fputs@plt+0x350ec>
   46238:	ldr	r2, [sp, #48]	; 0x30
   4623c:	mov	r3, r6
   46240:	mov	r1, r7
   46244:	ldr	r2, [r2, #4]
   46248:	mov	r0, r4
   4624c:	bl	3c504 <fputs@plt+0x2b394>
   46250:	mov	r6, r0
   46254:	ldr	r0, [sp, #48]	; 0x30
   46258:	bl	3dce4 <fputs@plt+0x2cb74>
   4625c:	ldr	r2, [r4, #16]
   46260:	add	r8, r8, #1
   46264:	add	r2, r2, #1
   46268:	str	r2, [r4, #16]
   4626c:	b	46170 <fputs@plt+0x35000>
   46270:	cmp	r6, #0
   46274:	bne	4619c <fputs@plt+0x3502c>
   46278:	ldr	r1, [r4, #16]
   4627c:	str	r5, [r4, #36]	; 0x24
   46280:	rsb	r2, r1, #1
   46284:	add	r2, r2, r5
   46288:	cmp	r1, r5
   4628c:	str	r2, [r4, #32]
   46290:	bls	46364 <fputs@plt+0x351f4>
   46294:	subs	r7, r5, #0
   46298:	movne	r6, #101	; 0x65
   4629c:	bne	462c0 <fputs@plt+0x35150>
   462a0:	ldr	r3, [r4, #4]
   462a4:	ldr	r0, [r3, #4]
   462a8:	ldr	r3, [r3]
   462ac:	str	r7, [r0, #44]	; 0x2c
   462b0:	str	r3, [r0, #4]
   462b4:	bl	3fed0 <fputs@plt+0x2ed60>
   462b8:	mov	r7, #1
   462bc:	mov	r6, r0
   462c0:	cmp	r6, #101	; 0x65
   462c4:	cmpne	r6, #0
   462c8:	bne	461a4 <fputs@plt+0x35034>
   462cc:	ldr	r2, [r4, #8]
   462d0:	mov	r1, #1
   462d4:	add	r2, r2, #1
   462d8:	ldr	r0, [r4, #4]
   462dc:	bl	407b0 <fputs@plt+0x2f640>
   462e0:	subs	r8, r0, #0
   462e4:	bne	465cc <fputs@plt+0x3545c>
   462e8:	ldr	r0, [r4]
   462ec:	cmp	r0, #0
   462f0:	beq	462f8 <fputs@plt+0x35188>
   462f4:	bl	1f820 <fputs@plt+0xe6b0>
   462f8:	cmp	r9, #5
   462fc:	beq	463a0 <fputs@plt+0x35230>
   46300:	ldr	r3, [sp, #16]
   46304:	cmp	r3, sl
   46308:	bgt	463b8 <fputs@plt+0x35248>
   4630c:	ldr	r1, [sp, #16]
   46310:	mov	r0, sl
   46314:	bl	70a94 <fputs@plt+0x5f924>
   46318:	ldr	r3, [sp, #12]
   4631c:	mov	r2, #0
   46320:	mov	r1, r2
   46324:	mul	r0, r7, r0
   46328:	str	r0, [r3, #28]
   4632c:	mov	r0, r3
   46330:	bl	45b08 <fputs@plt+0x34998>
   46334:	cmp	r0, #0
   46338:	mov	r6, r0
   4633c:	bne	461a4 <fputs@plt+0x35034>
   46340:	mov	r1, r0
   46344:	ldr	r0, [r4, #4]
   46348:	bl	3de20 <fputs@plt+0x2ccb0>
   4634c:	subs	r6, r0, #0
   46350:	bne	461a4 <fputs@plt+0x35034>
   46354:	cmp	fp, #0
   46358:	mov	r6, #101	; 0x65
   4635c:	beq	461d0 <fputs@plt+0x35060>
   46360:	b	461ac <fputs@plt+0x3503c>
   46364:	ldr	r2, [r4, #40]	; 0x28
   46368:	cmp	r2, #0
   4636c:	bne	46390 <fputs@plt+0x35220>
   46370:	ldr	r2, [r4, #24]
   46374:	ldr	r2, [r2, #4]
   46378:	ldr	r2, [r2]
   4637c:	ldr	r1, [r2, #96]	; 0x60
   46380:	str	r1, [r4, #44]	; 0x2c
   46384:	str	r4, [r2, #96]	; 0x60
   46388:	mov	r2, #1
   4638c:	str	r2, [r4, #40]	; 0x28
   46390:	cmp	fp, #0
   46394:	moveq	r6, fp
   46398:	beq	461d0 <fputs@plt+0x35060>
   4639c:	b	461ac <fputs@plt+0x3503c>
   463a0:	mov	r1, #2
   463a4:	ldr	r0, [r4, #4]
   463a8:	bl	407f4 <fputs@plt+0x2f684>
   463ac:	subs	r6, r0, #0
   463b0:	beq	46300 <fputs@plt+0x35190>
   463b4:	b	461a4 <fputs@plt+0x35034>
   463b8:	mov	r1, sl
   463bc:	ldr	r0, [sp, #16]
   463c0:	bl	70a94 <fputs@plt+0x5f924>
   463c4:	ldr	r9, [pc, #524]	; 465d8 <fputs@plt+0x35468>
   463c8:	mov	r1, r0
   463cc:	add	r0, r7, r0
   463d0:	sub	r0, r0, #1
   463d4:	bl	70a94 <fputs@plt+0x5f924>
   463d8:	ldr	r3, [r4, #4]
   463dc:	ldr	r3, [r3, #4]
   463e0:	ldr	r1, [r3, #32]
   463e4:	mov	r5, r0
   463e8:	ldr	r0, [r9, #608]	; 0x260
   463ec:	bl	70888 <fputs@plt+0x5f718>
   463f0:	mov	r2, sl
   463f4:	asr	r3, sl, #31
   463f8:	strd	r2, [sp, #32]
   463fc:	smull	r2, r3, sl, r7
   46400:	strd	r2, [sp, #24]
   46404:	ldr	r3, [sp, #12]
   46408:	ldr	r7, [r3, #64]	; 0x40
   4640c:	ldr	r3, [r3, #28]
   46410:	str	r3, [sp, #44]	; 0x2c
   46414:	add	r1, r0, #1
   46418:	cmp	r1, r5
   4641c:	moveq	r5, r0
   46420:	ldr	r3, [sp, #44]	; 0x2c
   46424:	cmp	r3, r5
   46428:	bcs	46444 <fputs@plt+0x352d4>
   4642c:	mov	r2, #1
   46430:	mov	r1, #0
   46434:	ldr	r0, [sp, #12]
   46438:	bl	45b08 <fputs@plt+0x34998>
   4643c:	mov	r6, r0
   46440:	b	464a4 <fputs@plt+0x35334>
   46444:	ldr	r3, [r4, #4]
   46448:	ldr	r0, [r9, #608]	; 0x260
   4644c:	ldr	r3, [r3, #4]
   46450:	ldr	r1, [r3, #32]
   46454:	bl	70888 <fputs@plt+0x5f718>
   46458:	add	r0, r0, #1
   4645c:	cmp	r0, r5
   46460:	moveq	r6, r8
   46464:	beq	46498 <fputs@plt+0x35328>
   46468:	mov	r3, #0
   4646c:	add	r2, sp, #48	; 0x30
   46470:	mov	r1, r5
   46474:	ldr	r0, [sp, #12]
   46478:	bl	3dfd8 <fputs@plt+0x2ce68>
   4647c:	subs	r6, r0, #0
   46480:	bne	46498 <fputs@plt+0x35328>
   46484:	ldr	r0, [sp, #48]	; 0x30
   46488:	bl	3c4a0 <fputs@plt+0x2b330>
   4648c:	mov	r6, r0
   46490:	ldr	r0, [sp, #48]	; 0x30
   46494:	bl	3dce4 <fputs@plt+0x2cb74>
   46498:	cmp	r6, #0
   4649c:	add	r5, r5, #1
   464a0:	beq	46420 <fputs@plt+0x352b0>
   464a4:	ldr	r2, [pc, #300]	; 465d8 <fputs@plt+0x35468>
   464a8:	ldr	r3, [sp, #16]
   464ac:	ldr	r8, [r2, #608]	; 0x260
   464b0:	add	r3, r8, r3
   464b4:	mov	r0, r3
   464b8:	asr	r1, r3, #31
   464bc:	ldrd	r2, [sp, #24]
   464c0:	strd	r0, [sp, #16]
   464c4:	cmp	r2, r0
   464c8:	sbcs	r3, r3, r1
   464cc:	ldrdlt	r2, [sp, #24]
   464d0:	strdlt	r2, [sp, #16]
   464d4:	add	r8, r8, sl
   464d8:	mov	r5, #0
   464dc:	asr	r9, r8, #31
   464e0:	ldrd	r2, [sp, #16]
   464e4:	cmp	r8, r2
   464e8:	sbcs	r3, r9, r3
   464ec:	movlt	r2, #1
   464f0:	movge	r2, #0
   464f4:	cmp	r6, #0
   464f8:	movne	r2, #0
   464fc:	andeq	r2, r2, #1
   46500:	cmp	r2, #0
   46504:	bne	46560 <fputs@plt+0x353f0>
   46508:	cmp	r6, #0
   4650c:	bne	461a4 <fputs@plt+0x35034>
   46510:	add	r1, sp, #48	; 0x30
   46514:	mov	r0, r7
   46518:	bl	14938 <fputs@plt+0x37c8>
   4651c:	subs	r6, r0, #0
   46520:	bne	461a4 <fputs@plt+0x35034>
   46524:	ldrd	r2, [sp, #48]	; 0x30
   46528:	ldrd	r0, [sp, #24]
   4652c:	cmp	r0, r2
   46530:	sbcs	r3, r1, r3
   46534:	bge	46550 <fputs@plt+0x353e0>
   46538:	mov	r2, r0
   4653c:	mov	r3, r1
   46540:	mov	r0, r7
   46544:	bl	14920 <fputs@plt+0x37b0>
   46548:	subs	r6, r0, #0
   4654c:	bne	461a4 <fputs@plt+0x35034>
   46550:	mov	r1, #0
   46554:	ldr	r0, [sp, #12]
   46558:	bl	1b944 <fputs@plt+0xa7d4>
   4655c:	b	46334 <fputs@plt+0x351c4>
   46560:	ldrd	r2, [sp, #32]
   46564:	mov	r0, r8
   46568:	mov	r1, r9
   4656c:	str	r5, [sp, #48]	; 0x30
   46570:	bl	710c4 <fputs@plt+0x5ff54>
   46574:	mov	r3, #0
   46578:	add	r2, sp, #48	; 0x30
   4657c:	add	r1, r0, #1
   46580:	ldr	r0, [sp, #40]	; 0x28
   46584:	bl	3dfd8 <fputs@plt+0x2ce68>
   46588:	subs	r6, r0, #0
   4658c:	bne	465ac <fputs@plt+0x3543c>
   46590:	ldr	r3, [sp, #48]	; 0x30
   46594:	strd	r8, [sp]
   46598:	mov	r2, sl
   4659c:	ldr	r1, [r3, #4]
   465a0:	mov	r0, r7
   465a4:	bl	14914 <fputs@plt+0x37a4>
   465a8:	mov	r6, r0
   465ac:	ldr	r0, [sp, #48]	; 0x30
   465b0:	bl	3dce4 <fputs@plt+0x2cb74>
   465b4:	ldrd	r2, [sp, #32]
   465b8:	adds	r2, r2, r8
   465bc:	adc	r3, r3, r9
   465c0:	mov	r8, r2
   465c4:	mov	r9, r3
   465c8:	b	464e0 <fputs@plt+0x35370>
   465cc:	mov	r6, r8
   465d0:	b	461a4 <fputs@plt+0x35034>
   465d4:	andeq	r0, r0, sl, lsl #24
   465d8:	andeq	ip, r8, r0, lsr r1
   465dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   465e0:	sub	sp, sp, #212	; 0xd4
   465e4:	str	r3, [sp, #44]	; 0x2c
   465e8:	mov	r3, #0
   465ec:	str	r3, [sp, #76]	; 0x4c
   465f0:	ldrb	r3, [r0, #46]	; 0x2e
   465f4:	str	r1, [sp, #32]
   465f8:	str	r2, [sp, #24]
   465fc:	cmp	r3, #0
   46600:	movne	fp, #8
   46604:	bne	467a0 <fputs@plt+0x35630>
   46608:	mov	r2, #1
   4660c:	mov	r1, r2
   46610:	mov	r5, r0
   46614:	bl	1b9e0 <fputs@plt+0xa870>
   46618:	subs	fp, r0, #0
   4661c:	bne	467a0 <fputs@plt+0x35630>
   46620:	ldr	r3, [sp, #32]
   46624:	mov	r6, #1
   46628:	cmp	r3, #0
   4662c:	strb	r6, [r5, #45]	; 0x2d
   46630:	beq	46cf0 <fputs@plt+0x35b80>
   46634:	str	r6, [sp]
   46638:	mov	r3, fp
   4663c:	ldr	r2, [sp, #44]	; 0x2c
   46640:	ldr	r1, [sp, #24]
   46644:	mov	r0, r5
   46648:	bl	1ba00 <fputs@plt+0xa890>
   4664c:	subs	r4, r0, #0
   46650:	strbeq	r6, [r5, #44]	; 0x2c
   46654:	beq	46cf0 <fputs@plt+0x35b80>
   46658:	cmp	r4, #5
   4665c:	ldrne	r3, [sp, #32]
   46660:	strne	r3, [sp, #12]
   46664:	bne	46718 <fputs@plt+0x355a8>
   46668:	str	fp, [sp, #12]
   4666c:	str	fp, [sp, #24]
   46670:	b	46cf8 <fputs@plt+0x35b88>
   46674:	ldr	r0, [r5, #4]
   46678:	ldr	r3, [r0]
   4667c:	ldr	r3, [r3]
   46680:	cmp	r3, #2
   46684:	ble	46e8c <fputs@plt+0x35d1c>
   46688:	mov	r3, #0
   4668c:	str	r3, [sp]
   46690:	mov	r2, #0
   46694:	mov	r3, #0
   46698:	bl	14980 <fputs@plt+0x3810>
   4669c:	cmp	r4, #0
   466a0:	bne	46718 <fputs@plt+0x355a8>
   466a4:	ldr	r8, [r5, #68]	; 0x44
   466a8:	cmp	r8, #0
   466ac:	beq	467ac <fputs@plt+0x3563c>
   466b0:	ldrh	r2, [r5, #66]	; 0x42
   466b4:	lsl	r3, r2, #16
   466b8:	and	r3, r3, #65536	; 0x10000
   466bc:	and	r2, r2, #65024	; 0xfe00
   466c0:	orr	r3, r3, r2
   466c4:	ldr	r2, [sp, #252]	; 0xfc
   466c8:	cmp	r2, r3
   466cc:	beq	467ac <fputs@plt+0x3563c>
   466d0:	ldr	r0, [pc, #1984]	; 46e98 <fputs@plt+0x35d28>
   466d4:	bl	2f3e4 <fputs@plt+0x1e274>
   466d8:	mov	r4, r0
   466dc:	cmp	r4, #5
   466e0:	cmpne	r4, #0
   466e4:	bne	46718 <fputs@plt+0x355a8>
   466e8:	ldr	r3, [sp, #260]	; 0x104
   466ec:	cmp	r3, #0
   466f0:	ldrne	r2, [sp, #260]	; 0x104
   466f4:	ldrne	r3, [r5, #68]	; 0x44
   466f8:	strne	r3, [r2]
   466fc:	ldr	r3, [sp, #264]	; 0x108
   46700:	cmp	r3, #0
   46704:	ldrne	r3, [r5, #32]
   46708:	ldrne	r2, [sp, #264]	; 0x108
   4670c:	ldrne	r3, [r3]
   46710:	ldrne	r3, [r3, #96]	; 0x60
   46714:	strne	r3, [r2]
   46718:	ldr	r3, [sp, #76]	; 0x4c
   4671c:	cmp	r3, #0
   46720:	beq	46734 <fputs@plt+0x355c4>
   46724:	mov	r2, #48	; 0x30
   46728:	mov	r1, #0
   4672c:	add	r0, r5, #52	; 0x34
   46730:	bl	10f48 <memset@plt>
   46734:	ldrb	r3, [r5, #44]	; 0x2c
   46738:	cmp	r3, #0
   4673c:	beq	46760 <fputs@plt+0x355f0>
   46740:	mov	r2, #1
   46744:	mov	r1, #0
   46748:	mov	r0, r5
   4674c:	bl	1ba54 <fputs@plt+0xa8e4>
   46750:	mov	r3, #0
   46754:	strb	r3, [r5, #44]	; 0x2c
   46758:	str	r3, [r5, #104]	; 0x68
   4675c:	strb	r3, [r5, #47]	; 0x2f
   46760:	mov	r2, #1
   46764:	mov	r1, r2
   46768:	mov	r0, r5
   4676c:	bl	1ba54 <fputs@plt+0xa8e4>
   46770:	mov	r3, #0
   46774:	strb	r3, [r5, #45]	; 0x2d
   46778:	ldr	r2, [sp, #12]
   4677c:	ldr	r3, [sp, #32]
   46780:	sub	r3, r3, r2
   46784:	clz	r3, r3
   46788:	lsr	r3, r3, #5
   4678c:	cmp	r4, #0
   46790:	orrne	r3, r3, #1
   46794:	cmp	r3, #0
   46798:	movne	fp, r4
   4679c:	moveq	fp, #5
   467a0:	mov	r0, fp
   467a4:	add	sp, sp, #212	; 0xd4
   467a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   467ac:	ldr	r3, [r5, #32]
   467b0:	ldr	r3, [r3]
   467b4:	str	r3, [sp, #8]
   467b8:	ldr	r3, [r3, #96]	; 0x60
   467bc:	cmp	r8, r3
   467c0:	movls	r4, fp
   467c4:	movls	sl, #0
   467c8:	bls	46ab8 <fputs@plt+0x35948>
   467cc:	add	r6, r8, #33	; 0x21
   467d0:	mov	r2, #10
   467d4:	lsr	r6, r6, #12
   467d8:	add	r4, r8, #14
   467dc:	mla	r4, r2, r6, r4
   467e0:	ldrh	r3, [r5, #66]	; 0x42
   467e4:	lsl	r4, r4, #1
   467e8:	mov	r0, r4
   467ec:	asr	r1, r4, #31
   467f0:	str	r3, [sp, #64]	; 0x40
   467f4:	bl	27330 <fputs@plt+0x161c0>
   467f8:	subs	sl, r0, #0
   467fc:	moveq	r4, #7
   46800:	beq	466dc <fputs@plt+0x3556c>
   46804:	add	r3, r6, #1
   46808:	mov	r2, r4
   4680c:	mov	r1, #0
   46810:	str	r3, [sp, #56]	; 0x38
   46814:	bl	10f48 <memset@plt>
   46818:	cmp	r8, #4096	; 0x1000
   4681c:	ldr	r3, [sp, #56]	; 0x38
   46820:	movcc	r0, r8
   46824:	movcs	r0, #4096	; 0x1000
   46828:	str	r3, [sl, #4]
   4682c:	mov	r1, #0
   46830:	lsl	r0, r0, #1
   46834:	bl	27330 <fputs@plt+0x161c0>
   46838:	subs	r3, r0, #0
   4683c:	str	r3, [sp, #48]	; 0x30
   46840:	strne	sl, [sp, #16]
   46844:	movne	r4, fp
   46848:	strne	fp, [sp, #28]
   4684c:	bne	46978 <fputs@plt+0x35808>
   46850:	mov	r4, #7
   46854:	b	46998 <fputs@plt+0x35828>
   46858:	add	r3, sp, #84	; 0x54
   4685c:	str	r3, [sp]
   46860:	add	r2, sp, #80	; 0x50
   46864:	add	r3, sp, #88	; 0x58
   46868:	ldr	r1, [sp, #28]
   4686c:	mov	r0, r5
   46870:	bl	3a454 <fputs@plt+0x292e4>
   46874:	subs	r4, r0, #0
   46878:	bne	46960 <fputs@plt+0x357f0>
   4687c:	ldr	r3, [sp, #88]	; 0x58
   46880:	ldr	r2, [sp, #56]	; 0x38
   46884:	add	r3, r3, #4
   46888:	str	r3, [sp, #36]	; 0x24
   4688c:	str	r3, [sp, #88]	; 0x58
   46890:	ldr	r3, [sp, #28]
   46894:	add	r3, r3, #1
   46898:	cmp	r2, r3
   4689c:	ldr	r2, [sp, #84]	; 0x54
   468a0:	ldrne	r3, [sp, #80]	; 0x50
   468a4:	ldrne	r1, [sp, #36]	; 0x24
   468a8:	subeq	r3, r8, r2
   468ac:	subne	r3, r3, r1
   468b0:	ldr	r1, [sl, #4]
   468b4:	asrne	r3, r3, #2
   468b8:	str	r3, [sp, #40]	; 0x28
   468bc:	mov	r3, #20
   468c0:	mul	r3, r3, r1
   468c4:	add	r3, r3, #8
   468c8:	add	r3, r3, r2, lsl #1
   468cc:	add	r3, sl, r3
   468d0:	add	r2, r2, #1
   468d4:	str	r3, [sp, #60]	; 0x3c
   468d8:	str	r2, [sp, #84]	; 0x54
   468dc:	sub	r2, r3, #2
   468e0:	mov	r3, r4
   468e4:	ldr	r1, [sp, #40]	; 0x28
   468e8:	cmp	r3, r1
   468ec:	blt	469b4 <fputs@plt+0x35844>
   468f0:	mov	r6, #0
   468f4:	add	r7, sp, #104	; 0x68
   468f8:	mov	r9, r4
   468fc:	mov	r2, #104	; 0x68
   46900:	mov	r1, r6
   46904:	mov	r0, r7
   46908:	str	r6, [sp, #92]	; 0x5c
   4690c:	str	r6, [sp, #96]	; 0x60
   46910:	bl	10f48 <memset@plt>
   46914:	str	r7, [sp, #68]	; 0x44
   46918:	ldr	r3, [sp, #40]	; 0x28
   4691c:	cmp	r9, r3
   46920:	blt	469c0 <fputs@plt+0x35850>
   46924:	ldr	r3, [sp, #68]	; 0x44
   46928:	add	r9, r6, #1
   4692c:	add	r7, sp, #92	; 0x5c
   46930:	add	r6, r3, r6, lsl #3
   46934:	cmp	r9, #12
   46938:	bls	46a38 <fputs@plt+0x358c8>
   4693c:	ldr	r1, [sp, #16]
   46940:	ldr	r3, [sp, #92]	; 0x5c
   46944:	ldr	r2, [sp, #84]	; 0x54
   46948:	str	r3, [r1, #20]
   4694c:	str	r2, [r1, #24]
   46950:	ldr	r3, [sp, #88]	; 0x58
   46954:	ldr	r2, [sp, #60]	; 0x3c
   46958:	str	r3, [r1, #16]
   4695c:	str	r2, [r1, #12]
   46960:	ldr	r3, [sp, #28]
   46964:	add	r3, r3, #1
   46968:	str	r3, [sp, #28]
   4696c:	ldr	r3, [sp, #16]
   46970:	add	r3, r3, #20
   46974:	str	r3, [sp, #16]
   46978:	ldr	r2, [sp, #56]	; 0x38
   4697c:	ldr	r1, [sp, #28]
   46980:	clz	r3, r4
   46984:	cmp	r2, r1
   46988:	lsr	r3, r3, #5
   4698c:	movle	r3, #0
   46990:	cmp	r3, #0
   46994:	bne	46858 <fputs@plt+0x356e8>
   46998:	ldr	r0, [sp, #48]	; 0x30
   4699c:	bl	1abdc <fputs@plt+0x9a6c>
   469a0:	cmp	r4, #0
   469a4:	beq	46d20 <fputs@plt+0x35bb0>
   469a8:	mov	r0, sl
   469ac:	bl	1abdc <fputs@plt+0x9a6c>
   469b0:	b	466dc <fputs@plt+0x3556c>
   469b4:	strh	r3, [r2, #2]!
   469b8:	add	r3, r3, #1
   469bc:	b	468e4 <fputs@plt+0x35774>
   469c0:	mov	r3, #1
   469c4:	str	r3, [sp, #92]	; 0x5c
   469c8:	ldr	r7, [sp, #68]	; 0x44
   469cc:	ldr	r3, [sp, #60]	; 0x3c
   469d0:	mov	r6, #0
   469d4:	add	r3, r3, r9, lsl #1
   469d8:	str	r3, [sp, #96]	; 0x60
   469dc:	asr	r3, r9, r6
   469e0:	tst	r3, #1
   469e4:	add	r7, r7, #8
   469e8:	bne	46a0c <fputs@plt+0x3589c>
   469ec:	add	r3, sp, #208	; 0xd0
   469f0:	ldr	r2, [sp, #96]	; 0x60
   469f4:	add	r3, r3, r6, lsl #3
   469f8:	add	r9, r9, #1
   469fc:	str	r2, [r3, #-100]	; 0xffffff9c
   46a00:	ldr	r2, [sp, #92]	; 0x5c
   46a04:	str	r2, [r3, #-104]	; 0xffffff98
   46a08:	b	46918 <fputs@plt+0x357a8>
   46a0c:	ldr	r3, [sp, #48]	; 0x30
   46a10:	ldr	r0, [sp, #36]	; 0x24
   46a14:	str	r3, [sp, #4]
   46a18:	add	r3, sp, #92	; 0x5c
   46a1c:	str	r3, [sp]
   46a20:	add	r3, sp, #96	; 0x60
   46a24:	ldr	r2, [r7, #-8]
   46a28:	ldr	r1, [r7, #-4]
   46a2c:	bl	1949c <fputs@plt+0x832c>
   46a30:	add	r6, r6, #1
   46a34:	b	469dc <fputs@plt+0x3586c>
   46a38:	ldr	r3, [sp, #40]	; 0x28
   46a3c:	asr	r3, r3, r9
   46a40:	tst	r3, #1
   46a44:	beq	46a68 <fputs@plt+0x358f8>
   46a48:	ldr	r3, [sp, #48]	; 0x30
   46a4c:	str	r7, [sp]
   46a50:	str	r3, [sp, #4]
   46a54:	ldr	r0, [sp, #36]	; 0x24
   46a58:	add	r3, sp, #96	; 0x60
   46a5c:	ldr	r2, [r6, #8]
   46a60:	ldr	r1, [r6, #12]
   46a64:	bl	1949c <fputs@plt+0x832c>
   46a68:	add	r9, r9, #1
   46a6c:	add	r6, r6, #8
   46a70:	b	46934 <fputs@plt+0x357c4>
   46a74:	cmp	r4, #5
   46a78:	bne	469a8 <fputs@plt+0x35838>
   46a7c:	mov	r3, #0
   46a80:	mov	r9, r8
   46a84:	str	r3, [sp, #24]
   46a88:	b	46d94 <fputs@plt+0x35c24>
   46a8c:	ldr	r1, [sp, #248]	; 0xf8
   46a90:	ldr	r0, [r5, #8]
   46a94:	bl	1492c <fputs@plt+0x37bc>
   46a98:	subs	r4, r0, #0
   46a9c:	beq	46df4 <fputs@plt+0x35c84>
   46aa0:	mov	r2, #1
   46aa4:	mov	r1, #3
   46aa8:	mov	r0, r5
   46aac:	bl	1ba54 <fputs@plt+0xa8e4>
   46ab0:	cmp	r4, #5
   46ab4:	moveq	r4, #0
   46ab8:	ldr	r2, [sp, #12]
   46abc:	clz	r3, r4
   46ac0:	cmp	r2, #0
   46ac4:	lsr	r3, r3, #5
   46ac8:	moveq	r3, #0
   46acc:	cmp	r3, #0
   46ad0:	beq	469a8 <fputs@plt+0x35838>
   46ad4:	ldr	r3, [sp, #8]
   46ad8:	ldr	r2, [r3, #96]	; 0x60
   46adc:	ldr	r3, [r5, #68]	; 0x44
   46ae0:	cmp	r2, r3
   46ae4:	movcc	r4, #5
   46ae8:	bcc	469a8 <fputs@plt+0x35838>
   46aec:	ldr	r3, [sp, #12]
   46af0:	cmp	r3, #1
   46af4:	movle	r4, fp
   46af8:	ble	469a8 <fputs@plt+0x35838>
   46afc:	add	r1, sp, #104	; 0x68
   46b00:	mov	r0, #4
   46b04:	bl	3baf4 <fputs@plt+0x2a984>
   46b08:	mov	r3, #4
   46b0c:	str	r3, [sp]
   46b10:	ldr	r2, [sp, #44]	; 0x2c
   46b14:	ldr	r1, [sp, #24]
   46b18:	mov	r0, r5
   46b1c:	bl	1ba00 <fputs@plt+0xa890>
   46b20:	subs	r4, r0, #0
   46b24:	bne	469a8 <fputs@plt+0x35838>
   46b28:	ldr	r3, [sp, #12]
   46b2c:	cmp	r3, #3
   46b30:	bne	46b54 <fputs@plt+0x359e4>
   46b34:	ldr	r1, [sp, #104]	; 0x68
   46b38:	mov	r0, r5
   46b3c:	bl	1a390 <fputs@plt+0x9220>
   46b40:	mov	r2, #0
   46b44:	mov	r3, #0
   46b48:	ldr	r0, [r5, #8]
   46b4c:	bl	14920 <fputs@plt+0x37b0>
   46b50:	mov	r4, r0
   46b54:	mov	r2, #4
   46b58:	mov	r1, r2
   46b5c:	mov	r0, r5
   46b60:	bl	1ba54 <fputs@plt+0xa8e4>
   46b64:	b	469a8 <fputs@plt+0x35838>
   46b68:	ldrd	r0, [sp, #104]	; 0x68
   46b6c:	ldrd	r6, [sp, #96]	; 0x60
   46b70:	cmp	r6, r0
   46b74:	sbcs	r3, r7, r1
   46b78:	bge	46e3c <fputs@plt+0x35ccc>
   46b7c:	add	r2, sp, #104	; 0x68
   46b80:	mov	r1, #5
   46b84:	ldr	r0, [r5, #4]
   46b88:	bl	14950 <fputs@plt+0x37e0>
   46b8c:	b	46e3c <fputs@plt+0x35ccc>
   46b90:	ldr	r3, [sp, #40]	; 0x28
   46b94:	ldr	r2, [sp, #28]
   46b98:	cmp	r3, r7
   46b9c:	movcc	r3, #0
   46ba0:	movcs	r3, #1
   46ba4:	cmp	r9, r7
   46ba8:	orrcc	r3, r3, #1
   46bac:	cmp	r2, r6
   46bb0:	orrcc	r3, r3, #1
   46bb4:	cmp	r3, #0
   46bb8:	bne	46e5c <fputs@plt+0x35cec>
   46bbc:	ldr	r3, [sp, #36]	; 0x24
   46bc0:	sub	r1, r7, #1
   46bc4:	ldr	r0, [sp, #52]	; 0x34
   46bc8:	umull	r2, r3, r1, r3
   46bcc:	mla	r3, r1, r0, r3
   46bd0:	adds	r2, r2, #56	; 0x38
   46bd4:	adc	r3, r3, #0
   46bd8:	ldr	r1, [sp, #256]	; 0x100
   46bdc:	strd	r2, [sp]
   46be0:	mov	r2, r8
   46be4:	ldr	r0, [r5, #8]
   46be8:	bl	14908 <fputs@plt+0x3798>
   46bec:	cmp	r0, #0
   46bf0:	bne	46c24 <fputs@plt+0x35ab4>
   46bf4:	ldr	r3, [sp, #16]
   46bf8:	sub	r6, r6, #1
   46bfc:	ldr	r1, [sp, #20]
   46c00:	umull	r2, r3, r6, r3
   46c04:	mla	r3, r6, r1, r3
   46c08:	ldr	r1, [sp, #256]	; 0x100
   46c0c:	strd	r2, [sp]
   46c10:	mov	r2, r8
   46c14:	ldr	r0, [r5, #4]
   46c18:	bl	14914 <fputs@plt+0x37a4>
   46c1c:	cmp	r0, #0
   46c20:	beq	46e5c <fputs@plt+0x35cec>
   46c24:	mov	r4, r0
   46c28:	b	46aa0 <fputs@plt+0x35930>
   46c2c:	add	r2, r2, #1
   46c30:	str	r2, [r3, #-12]
   46c34:	ldr	r2, [r3, #-12]
   46c38:	ldr	r0, [sp, #56]	; 0x38
   46c3c:	cmp	r2, r0
   46c40:	bge	46c70 <fputs@plt+0x35b00>
   46c44:	ldr	ip, [r3, #-8]
   46c48:	lsl	r0, r2, #1
   46c4c:	ldrh	ip, [ip, r0]
   46c50:	ldr	r0, [r3, #-4]
   46c54:	ldr	r0, [r0, ip, lsl #2]
   46c58:	cmp	lr, r0
   46c5c:	bcs	46c2c <fputs@plt+0x35abc>
   46c60:	cmp	r0, r6
   46c64:	movcc	r6, r0
   46c68:	ldrcc	r7, [r3, #4]
   46c6c:	addcc	r7, ip, r7
   46c70:	sub	r1, r1, #1
   46c74:	sub	r3, r3, #20
   46c78:	b	46e78 <fputs@plt+0x35d08>
   46c7c:	cmn	r6, #1
   46c80:	str	r6, [sl]
   46c84:	bne	46b90 <fputs@plt+0x35a20>
   46c88:	ldr	r3, [r5, #32]
   46c8c:	ldr	r3, [r3]
   46c90:	ldr	r3, [r3, #16]
   46c94:	cmp	r3, r9
   46c98:	bne	46ce4 <fputs@plt+0x35b74>
   46c9c:	ldr	r0, [r5, #72]	; 0x48
   46ca0:	ldr	ip, [sp, #20]
   46ca4:	umull	r2, r3, r0, r8
   46ca8:	mla	r3, r0, ip, r3
   46cac:	ldr	r0, [r5, #4]
   46cb0:	bl	14920 <fputs@plt+0x37b0>
   46cb4:	ldr	r2, [sp, #248]	; 0xf8
   46cb8:	cmp	r2, #0
   46cbc:	clz	r3, r0
   46cc0:	lsr	r3, r3, #5
   46cc4:	moveq	r3, #0
   46cc8:	cmp	r3, #0
   46ccc:	beq	46cdc <fputs@plt+0x35b6c>
   46cd0:	mov	r1, r2
   46cd4:	ldr	r0, [r5, #4]
   46cd8:	bl	1492c <fputs@plt+0x37bc>
   46cdc:	cmp	r0, #0
   46ce0:	bne	46c24 <fputs@plt+0x35ab4>
   46ce4:	ldr	r3, [sp, #8]
   46ce8:	str	r9, [r3, #96]	; 0x60
   46cec:	b	46aa0 <fputs@plt+0x35930>
   46cf0:	ldr	r3, [sp, #32]
   46cf4:	str	r3, [sp, #12]
   46cf8:	add	r1, sp, #76	; 0x4c
   46cfc:	mov	r0, r5
   46d00:	bl	3a78c <fputs@plt+0x2961c>
   46d04:	ldr	r3, [sp, #76]	; 0x4c
   46d08:	cmp	r3, #0
   46d0c:	mov	r4, r0
   46d10:	bne	46674 <fputs@plt+0x35504>
   46d14:	cmp	r0, #0
   46d18:	beq	466a4 <fputs@plt+0x35534>
   46d1c:	b	46734 <fputs@plt+0x355c4>
   46d20:	mov	r6, #1
   46d24:	ldr	r9, [r5, #68]	; 0x44
   46d28:	ldr	r3, [r5, #72]	; 0x48
   46d2c:	mov	r7, r6
   46d30:	str	r3, [sp, #28]
   46d34:	ldr	r3, [sp, #8]
   46d38:	add	r3, r3, r6, lsl #2
   46d3c:	str	r3, [sp, #16]
   46d40:	ldr	r8, [r3, #100]	; 0x64
   46d44:	cmp	r8, r9
   46d48:	bcs	46d94 <fputs@plt+0x35c24>
   46d4c:	add	r3, r6, #3
   46d50:	str	r7, [sp]
   46d54:	ldr	r2, [sp, #44]	; 0x2c
   46d58:	ldr	r1, [sp, #24]
   46d5c:	mov	r0, r5
   46d60:	str	r3, [sp, #36]	; 0x24
   46d64:	bl	1ba00 <fputs@plt+0xa890>
   46d68:	subs	r4, r0, #0
   46d6c:	bne	46a74 <fputs@plt+0x35904>
   46d70:	ldr	r2, [sp, #16]
   46d74:	cmp	r6, #1
   46d78:	moveq	r3, r9
   46d7c:	mvnne	r3, #0
   46d80:	str	r3, [r2, #100]	; 0x64
   46d84:	ldr	r1, [sp, #36]	; 0x24
   46d88:	mov	r2, r7
   46d8c:	mov	r0, r5
   46d90:	bl	1ba54 <fputs@plt+0xa8e4>
   46d94:	add	r6, r6, #1
   46d98:	cmp	r6, #5
   46d9c:	bne	46d34 <fputs@plt+0x35bc4>
   46da0:	ldr	r3, [sp, #8]
   46da4:	ldr	r3, [r3, #96]	; 0x60
   46da8:	cmp	r3, r9
   46dac:	bcs	46ab0 <fputs@plt+0x35940>
   46db0:	mov	r3, #1
   46db4:	str	r3, [sp]
   46db8:	ldr	r2, [sp, #44]	; 0x2c
   46dbc:	mov	r3, #3
   46dc0:	ldr	r1, [sp, #24]
   46dc4:	mov	r0, r5
   46dc8:	bl	1ba00 <fputs@plt+0xa890>
   46dcc:	subs	r4, r0, #0
   46dd0:	bne	46ab0 <fputs@plt+0x35940>
   46dd4:	ldr	r3, [sp, #8]
   46dd8:	ldr	r3, [r3, #96]	; 0x60
   46ddc:	str	r3, [sp, #40]	; 0x28
   46de0:	ldr	r3, [sp, #8]
   46de4:	str	r9, [r3, #128]	; 0x80
   46de8:	ldr	r3, [sp, #248]	; 0xf8
   46dec:	cmp	r3, #0
   46df0:	bne	46a8c <fputs@plt+0x3591c>
   46df4:	ldr	r3, [sp, #64]	; 0x40
   46df8:	ldr	r0, [sp, #28]
   46dfc:	and	r2, r3, #65024	; 0xfe00
   46e00:	lsl	r8, r3, #16
   46e04:	and	r8, r8, #65536	; 0x10000
   46e08:	orr	r8, r8, r2
   46e0c:	mov	r2, r8
   46e10:	asr	r3, r8, #31
   46e14:	add	r1, sp, #96	; 0x60
   46e18:	strd	r2, [sp, #16]
   46e1c:	umull	r2, r3, r0, r8
   46e20:	ldr	ip, [sp, #20]
   46e24:	mla	r3, r0, ip, r3
   46e28:	ldr	r0, [r5, #4]
   46e2c:	strd	r2, [sp, #104]	; 0x68
   46e30:	bl	14938 <fputs@plt+0x37c8>
   46e34:	subs	r4, r0, #0
   46e38:	beq	46b68 <fputs@plt+0x359f8>
   46e3c:	add	r3, r8, #24
   46e40:	mov	r2, r3
   46e44:	mov	r7, #0
   46e48:	str	r3, [sp, #36]	; 0x24
   46e4c:	asr	r3, r3, #31
   46e50:	cmp	r4, r7
   46e54:	strd	r2, [sp, #48]	; 0x30
   46e58:	bne	46aa0 <fputs@plt+0x35930>
   46e5c:	ldr	r3, [sl]
   46e60:	mov	r2, #20
   46e64:	mov	lr, r3
   46e68:	ldr	r3, [sl, #4]
   46e6c:	mvn	r6, #0
   46e70:	sub	r1, r3, #1
   46e74:	mla	r3, r2, r3, sl
   46e78:	cmp	r1, #0
   46e7c:	blt	46c7c <fputs@plt+0x35b0c>
   46e80:	ldr	r2, [r3]
   46e84:	str	r2, [sp, #56]	; 0x38
   46e88:	b	46c34 <fputs@plt+0x35ac4>
   46e8c:	cmp	r4, #0
   46e90:	beq	466a4 <fputs@plt+0x35534>
   46e94:	b	46724 <fputs@plt+0x355b4>
   46e98:	andeq	sp, r0, pc, asr r5
   46e9c:	push	{r4, r5, r6, r7, r8, lr}
   46ea0:	subs	r4, r0, #0
   46ea4:	sub	sp, sp, #32
   46ea8:	moveq	r6, r4
   46eac:	beq	46fa4 <fputs@plt+0x35e34>
   46eb0:	ldr	r0, [r4, #4]
   46eb4:	mov	r8, r3
   46eb8:	mov	r6, r1
   46ebc:	ldr	r3, [r0]
   46ec0:	mov	r1, #4
   46ec4:	mov	r7, r2
   46ec8:	ldr	r3, [r3, #28]
   46ecc:	blx	r3
   46ed0:	subs	r5, r0, #0
   46ed4:	mov	r0, #0
   46ed8:	bne	46fb0 <fputs@plt+0x35e40>
   46edc:	ldrb	r3, [r4, #43]	; 0x2b
   46ee0:	cmp	r3, r0
   46ee4:	moveq	r3, #1
   46ee8:	strbeq	r3, [r4, #43]	; 0x2b
   46eec:	mov	r3, #0
   46ef0:	str	r0, [sp, #16]
   46ef4:	str	r0, [sp, #12]
   46ef8:	stm	sp, {r6, r7, r8}
   46efc:	mov	r2, r3
   46f00:	mov	r1, r3
   46f04:	mov	r0, r4
   46f08:	bl	465dc <fputs@plt+0x3546c>
   46f0c:	subs	r6, r0, #0
   46f10:	bne	46f60 <fputs@plt+0x35df0>
   46f14:	add	r2, sp, #32
   46f18:	mvn	r3, #0
   46f1c:	str	r3, [r2, #-4]!
   46f20:	mov	r1, #10
   46f24:	ldr	r0, [r4, #4]
   46f28:	bl	14950 <fputs@plt+0x37e0>
   46f2c:	ldr	r3, [sp, #28]
   46f30:	cmp	r3, #1
   46f34:	movne	r5, #1
   46f38:	bne	46f60 <fputs@plt+0x35df0>
   46f3c:	ldrd	r2, [r4, #16]
   46f40:	cmp	r2, #0
   46f44:	sbcs	r3, r3, #0
   46f48:	blt	46f5c <fputs@plt+0x35dec>
   46f4c:	mov	r2, #0
   46f50:	mov	r3, #0
   46f54:	mov	r0, r4
   46f58:	bl	2f2a4 <fputs@plt+0x1e134>
   46f5c:	mov	r5, r6
   46f60:	mov	r1, r5
   46f64:	mov	r0, r4
   46f68:	bl	1ba6c <fputs@plt+0xa8fc>
   46f6c:	ldr	r0, [r4, #8]
   46f70:	bl	148d8 <fputs@plt+0x3768>
   46f74:	cmp	r5, #0
   46f78:	beq	46f94 <fputs@plt+0x35e24>
   46f7c:	bl	14a14 <fputs@plt+0x38a4>
   46f80:	mov	r2, #0
   46f84:	ldr	r1, [r4, #108]	; 0x6c
   46f88:	ldr	r0, [r4]
   46f8c:	bl	149a4 <fputs@plt+0x3834>
   46f90:	bl	14a2c <fputs@plt+0x38bc>
   46f94:	ldr	r0, [r4, #32]
   46f98:	bl	1abdc <fputs@plt+0x9a6c>
   46f9c:	mov	r0, r4
   46fa0:	bl	1abdc <fputs@plt+0x9a6c>
   46fa4:	mov	r0, r6
   46fa8:	add	sp, sp, #32
   46fac:	pop	{r4, r5, r6, r7, r8, pc}
   46fb0:	mov	r6, r5
   46fb4:	mov	r5, r0
   46fb8:	b	46f60 <fputs@plt+0x35df0>
   46fbc:	push	{r4, r5, r6, r7, r8, lr}
   46fc0:	mov	r4, r0
   46fc4:	ldr	r6, [r0, #208]	; 0xd0
   46fc8:	bl	14a14 <fputs@plt+0x38a4>
   46fcc:	ldr	r5, [r4, #144]	; 0x90
   46fd0:	cmp	r5, #0
   46fd4:	bne	47050 <fputs@plt+0x35ee0>
   46fd8:	mov	r3, r6
   46fdc:	ldr	r2, [r4, #160]	; 0xa0
   46fe0:	ldrb	r1, [r4, #10]
   46fe4:	strb	r5, [r4, #4]
   46fe8:	ldr	r0, [r4, #216]	; 0xd8
   46fec:	bl	46e9c <fputs@plt+0x35d2c>
   46ff0:	str	r5, [r4, #216]	; 0xd8
   46ff4:	mov	r0, r4
   46ff8:	bl	1ea00 <fputs@plt+0xd890>
   46ffc:	ldrb	r3, [r4, #16]
   47000:	cmp	r3, #0
   47004:	beq	47064 <fputs@plt+0x35ef4>
   47008:	mov	r0, r4
   4700c:	bl	22090 <fputs@plt+0x10f20>
   47010:	bl	14a2c <fputs@plt+0x38bc>
   47014:	ldr	r0, [r4, #68]	; 0x44
   47018:	bl	148d8 <fputs@plt+0x3768>
   4701c:	ldr	r0, [r4, #64]	; 0x40
   47020:	bl	148d8 <fputs@plt+0x3768>
   47024:	mov	r0, r6
   47028:	bl	1b568 <fputs@plt+0xa3f8>
   4702c:	ldr	r2, [r4, #212]	; 0xd4
   47030:	ldr	r3, [pc, #92]	; 47094 <fputs@plt+0x35f24>
   47034:	ldr	r0, [r2, #44]	; 0x2c
   47038:	ldr	r3, [r3, #152]	; 0x98
   4703c:	blx	r3
   47040:	mov	r0, r4
   47044:	bl	1abdc <fputs@plt+0x9a6c>
   47048:	mov	r0, #0
   4704c:	pop	{r4, r5, r6, r7, r8, pc}
   47050:	ldr	r7, [r5, #12]
   47054:	mov	r0, r5
   47058:	bl	1abdc <fputs@plt+0x9a6c>
   4705c:	mov	r5, r7
   47060:	b	46fd0 <fputs@plt+0x35e60>
   47064:	ldr	r3, [r4, #68]	; 0x44
   47068:	ldr	r3, [r3]
   4706c:	cmp	r3, #0
   47070:	beq	47088 <fputs@plt+0x35f18>
   47074:	mov	r0, r4
   47078:	bl	1b908 <fputs@plt+0xa798>
   4707c:	mov	r1, r0
   47080:	mov	r0, r4
   47084:	bl	1639c <fputs@plt+0x522c>
   47088:	mov	r0, r4
   4708c:	bl	3db5c <fputs@plt+0x2c9ec>
   47090:	b	47010 <fputs@plt+0x35ea0>
   47094:	andeq	ip, r8, r0, lsr r1
   47098:	push	{r4, r5, r6, lr}
   4709c:	mov	r5, r0
   470a0:	ldm	r0, {r3, r4}
   470a4:	ldr	r2, [r4, #8]
   470a8:	str	r3, [r4, #4]
   470ac:	cmp	r2, #0
   470b0:	bne	47180 <fputs@plt+0x36010>
   470b4:	mov	r1, r2
   470b8:	mov	r0, r5
   470bc:	bl	45308 <fputs@plt+0x34198>
   470c0:	ldrb	r3, [r5, #9]
   470c4:	cmp	r3, #0
   470c8:	beq	47114 <fputs@plt+0x35fa4>
   470cc:	ldr	r3, [r4, #64]	; 0x40
   470d0:	sub	r3, r3, #1
   470d4:	cmp	r3, #0
   470d8:	str	r3, [r4, #64]	; 0x40
   470dc:	bgt	47154 <fputs@plt+0x35fe4>
   470e0:	ldr	r2, [pc, #192]	; 471a8 <fputs@plt+0x36038>
   470e4:	ldr	r3, [r2, #620]	; 0x26c
   470e8:	cmp	r4, r3
   470ec:	ldreq	r3, [r4, #68]	; 0x44
   470f0:	streq	r3, [r2, #620]	; 0x26c
   470f4:	beq	47114 <fputs@plt+0x35fa4>
   470f8:	cmp	r3, #0
   470fc:	beq	47114 <fputs@plt+0x35fa4>
   47100:	ldr	r2, [r3, #68]	; 0x44
   47104:	cmp	r4, r2
   47108:	bne	471a0 <fputs@plt+0x36030>
   4710c:	ldr	r2, [r4, #68]	; 0x44
   47110:	str	r2, [r3, #68]	; 0x44
   47114:	ldr	r0, [r4]
   47118:	bl	46fbc <fputs@plt+0x35e4c>
   4711c:	ldr	r3, [r4, #52]	; 0x34
   47120:	cmp	r3, #0
   47124:	beq	47138 <fputs@plt+0x35fc8>
   47128:	ldr	r0, [r4, #48]	; 0x30
   4712c:	cmp	r0, #0
   47130:	beq	47138 <fputs@plt+0x35fc8>
   47134:	blx	r3
   47138:	ldr	r1, [r4, #48]	; 0x30
   4713c:	mov	r0, #0
   47140:	bl	1e0ec <fputs@plt+0xcf7c>
   47144:	add	r0, r4, #80	; 0x50
   47148:	bl	1bb54 <fputs@plt+0xa9e4>
   4714c:	mov	r0, r4
   47150:	bl	1abdc <fputs@plt+0x9a6c>
   47154:	ldr	r3, [r5, #28]
   47158:	mov	r0, r5
   4715c:	cmp	r3, #0
   47160:	ldrne	r2, [r5, #24]
   47164:	strne	r2, [r3, #24]
   47168:	ldr	r2, [r5, #24]
   4716c:	cmp	r2, #0
   47170:	strne	r3, [r2, #28]
   47174:	bl	1abdc <fputs@plt+0x9a6c>
   47178:	mov	r0, #0
   4717c:	pop	{r4, r5, r6, pc}
   47180:	ldr	r3, [r2]
   47184:	ldr	r6, [r2, #8]
   47188:	cmp	r5, r3
   4718c:	bne	47198 <fputs@plt+0x36028>
   47190:	mov	r0, r2
   47194:	bl	3def8 <fputs@plt+0x2cd88>
   47198:	mov	r2, r6
   4719c:	b	470ac <fputs@plt+0x35f3c>
   471a0:	mov	r3, r2
   471a4:	b	470f8 <fputs@plt+0x35f88>
   471a8:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   471ac:	ldr	r2, [r0, #80]	; 0x50
   471b0:	ldr	r3, [pc, #460]	; 47384 <fputs@plt+0x36214>
   471b4:	cmp	r2, r3
   471b8:	bxne	lr
   471bc:	ldr	r3, [r0, #4]
   471c0:	push	{r4, r5, r6, r7, r8, lr}
   471c4:	cmp	r3, #0
   471c8:	mov	r4, r0
   471cc:	popne	{r4, r5, r6, r7, r8, pc}
   471d0:	bl	1ced4 <fputs@plt+0xbd64>
   471d4:	subs	r5, r0, #0
   471d8:	popne	{r4, r5, r6, r7, r8, pc}
   471dc:	mov	r1, r5
   471e0:	mov	r0, r4
   471e4:	bl	453e8 <fputs@plt+0x34278>
   471e8:	mov	r0, r4
   471ec:	bl	1e638 <fputs@plt+0xd4c8>
   471f0:	mov	r7, r5
   471f4:	ldr	r3, [r4, #20]
   471f8:	ldr	r6, [r4, #16]
   471fc:	cmp	r5, r3
   47200:	blt	472b4 <fputs@plt+0x36144>
   47204:	ldr	r0, [r6, #28]
   47208:	cmp	r0, #0
   4720c:	beq	47214 <fputs@plt+0x360a4>
   47210:	bl	1f748 <fputs@plt+0xe5d8>
   47214:	mov	r0, r4
   47218:	bl	1e44c <fputs@plt+0xd2dc>
   4721c:	mov	r0, r4
   47220:	bl	1e768 <fputs@plt+0xd5f8>
   47224:	ldr	r5, [r4, #356]	; 0x164
   47228:	cmp	r5, #0
   4722c:	bne	472dc <fputs@plt+0x3616c>
   47230:	add	r0, r4, #348	; 0x15c
   47234:	bl	1ac54 <fputs@plt+0x9ae4>
   47238:	ldr	r6, [r4, #372]	; 0x174
   4723c:	cmp	r6, #0
   47240:	bne	4730c <fputs@plt+0x3619c>
   47244:	add	r0, r4, #364	; 0x16c
   47248:	bl	1ac54 <fputs@plt+0x9ae4>
   4724c:	ldr	r5, [r4, #328]	; 0x148
   47250:	cmp	r5, #0
   47254:	bne	4734c <fputs@plt+0x361dc>
   47258:	add	r0, r4, #320	; 0x140
   4725c:	bl	1ac54 <fputs@plt+0x9ae4>
   47260:	mov	r1, r5
   47264:	mov	r0, r4
   47268:	bl	24a44 <fputs@plt+0x138d4>
   4726c:	ldr	r0, [r4, #240]	; 0xf0
   47270:	bl	248c4 <fputs@plt+0x13754>
   47274:	ldr	r3, [pc, #268]	; 47388 <fputs@plt+0x36218>
   47278:	mov	r0, r4
   4727c:	str	r3, [r4, #80]	; 0x50
   47280:	ldr	r3, [r4, #16]
   47284:	ldr	r1, [r3, #28]
   47288:	bl	1e0ec <fputs@plt+0xcf7c>
   4728c:	ldr	r3, [pc, #248]	; 4738c <fputs@plt+0x3621c>
   47290:	str	r3, [r4, #80]	; 0x50
   47294:	ldrb	r3, [r4, #262]	; 0x106
   47298:	cmp	r3, #0
   4729c:	beq	472a8 <fputs@plt+0x36138>
   472a0:	ldr	r0, [r4, #288]	; 0x120
   472a4:	bl	1abdc <fputs@plt+0x9a6c>
   472a8:	mov	r0, r4
   472ac:	pop	{r4, r5, r6, r7, r8, lr}
   472b0:	b	1abdc <fputs@plt+0x9a6c>
   472b4:	add	r6, r6, r5, lsl #4
   472b8:	ldr	r0, [r6, #4]
   472bc:	cmp	r0, #0
   472c0:	beq	472d4 <fputs@plt+0x36164>
   472c4:	bl	47098 <fputs@plt+0x35f28>
   472c8:	cmp	r5, #1
   472cc:	str	r7, [r6, #4]
   472d0:	strne	r7, [r6, #12]
   472d4:	add	r5, r5, #1
   472d8:	b	471f4 <fputs@plt+0x36084>
   472dc:	ldr	r6, [r5, #8]
   472e0:	ldr	r1, [r6, #24]
   472e4:	mov	r0, r4
   472e8:	bl	1e670 <fputs@plt+0xd500>
   472ec:	ldr	r7, [r6, #8]
   472f0:	mov	r1, r6
   472f4:	mov	r0, r4
   472f8:	bl	1e0ec <fputs@plt+0xcf7c>
   472fc:	subs	r6, r7, #0
   47300:	bne	472e0 <fputs@plt+0x36170>
   47304:	ldr	r5, [r5]
   47308:	b	47228 <fputs@plt+0x360b8>
   4730c:	ldr	r7, [r6, #8]
   47310:	mov	r5, r7
   47314:	add	r8, r7, #60	; 0x3c
   47318:	ldr	r3, [r5, #16]
   4731c:	cmp	r3, #0
   47320:	beq	4732c <fputs@plt+0x361bc>
   47324:	ldr	r0, [r5, #8]
   47328:	blx	r3
   4732c:	add	r5, r5, #20
   47330:	cmp	r8, r5
   47334:	bne	47318 <fputs@plt+0x361a8>
   47338:	mov	r1, r7
   4733c:	mov	r0, r4
   47340:	bl	1e0ec <fputs@plt+0xcf7c>
   47344:	ldr	r6, [r6]
   47348:	b	4723c <fputs@plt+0x360cc>
   4734c:	ldr	r6, [r5, #8]
   47350:	ldr	r3, [r6, #12]
   47354:	cmp	r3, #0
   47358:	beq	47364 <fputs@plt+0x361f4>
   4735c:	ldr	r0, [r6, #8]
   47360:	blx	r3
   47364:	add	r1, r6, #16
   47368:	mov	r0, r4
   4736c:	bl	1f1f0 <fputs@plt+0xe080>
   47370:	mov	r1, r6
   47374:	mov	r0, r4
   47378:	bl	1e0ec <fputs@plt+0xcf7c>
   4737c:	ldr	r5, [r5]
   47380:	b	47250 <fputs@plt+0x360e0>
   47384:	strbvs	pc, [pc], #3199	; 4738c <fputs@plt+0x3621c>	; <UNPREDICTABLE>
   47388:	ldrlt	r7, [r5, #-2352]!	; 0xfffff6d0
   4738c:	svcls	0x003c2d33
   47390:	push	{r4, r5, r6, lr}
   47394:	subs	r4, r0, #0
   47398:	beq	47434 <fputs@plt+0x362c4>
   4739c:	ldr	r3, [r4, #24]
   473a0:	ldr	r6, [r4, #20]
   473a4:	ldr	r1, [r3, #4]
   473a8:	ldr	r2, [r3]
   473ac:	str	r2, [r1, #4]
   473b0:	ldr	r2, [r4]
   473b4:	cmp	r2, #0
   473b8:	ldrne	r2, [r3, #16]
   473bc:	subne	r2, r2, #1
   473c0:	strne	r2, [r3, #16]
   473c4:	ldr	r3, [r4, #40]	; 0x28
   473c8:	cmp	r3, #0
   473cc:	ldrne	r3, [r1]
   473d0:	addne	r2, r3, #96	; 0x60
   473d4:	ldrne	r3, [r3, #96]	; 0x60
   473d8:	bne	47444 <fputs@plt+0x362d4>
   473dc:	mov	r2, #0
   473e0:	mov	r5, r4
   473e4:	ldr	r0, [r4, #4]
   473e8:	mov	r1, r2
   473ec:	bl	45308 <fputs@plt+0x34198>
   473f0:	ldr	r4, [r4, #28]
   473f4:	ldr	r0, [r5]
   473f8:	cmp	r4, #101	; 0x65
   473fc:	moveq	r4, #0
   47400:	cmp	r0, #0
   47404:	beq	47418 <fputs@plt+0x362a8>
   47408:	mov	r1, r4
   4740c:	bl	24a44 <fputs@plt+0x138d4>
   47410:	ldr	r0, [r5]
   47414:	bl	471ac <fputs@plt+0x3603c>
   47418:	ldr	r3, [r5]
   4741c:	cmp	r3, #0
   47420:	beq	4742c <fputs@plt+0x362bc>
   47424:	mov	r0, r5
   47428:	bl	1abdc <fputs@plt+0x9a6c>
   4742c:	mov	r0, r6
   47430:	bl	471ac <fputs@plt+0x3603c>
   47434:	mov	r0, r4
   47438:	pop	{r4, r5, r6, pc}
   4743c:	add	r2, r3, #44	; 0x2c
   47440:	ldr	r3, [r3, #44]	; 0x2c
   47444:	cmp	r4, r3
   47448:	bne	4743c <fputs@plt+0x362cc>
   4744c:	ldr	r3, [r4, #44]	; 0x2c
   47450:	str	r3, [r2]
   47454:	b	473dc <fputs@plt+0x3626c>
   47458:	push	{r4, r5, r6, r7, r8, lr}
   4745c:	subs	r4, r0, #0
   47460:	beq	4756c <fputs@plt+0x363fc>
   47464:	mov	r7, r1
   47468:	bl	30f40 <fputs@plt+0x1fdd0>
   4746c:	cmp	r0, #0
   47470:	bne	47480 <fputs@plt+0x36310>
   47474:	ldr	r0, [pc, #248]	; 47574 <fputs@plt+0x36404>
   47478:	pop	{r4, r5, r6, r7, r8, lr}
   4747c:	b	2e454 <fputs@plt+0x1d2e4>
   47480:	mov	r0, r4
   47484:	bl	1676c <fputs@plt+0x55fc>
   47488:	mov	r5, #0
   4748c:	ldr	r3, [r4, #20]
   47490:	cmp	r5, r3
   47494:	blt	474f4 <fputs@plt+0x36384>
   47498:	ldr	r5, [r4, #328]	; 0x148
   4749c:	cmp	r5, #0
   474a0:	bne	4753c <fputs@plt+0x363cc>
   474a4:	mov	r0, r4
   474a8:	bl	1e44c <fputs@plt+0xd2dc>
   474ac:	mov	r1, #68	; 0x44
   474b0:	mov	r0, r4
   474b4:	bl	1e4f4 <fputs@plt+0xd384>
   474b8:	cmp	r7, #0
   474bc:	bne	4755c <fputs@plt+0x363ec>
   474c0:	ldr	r3, [r4, #4]
   474c4:	cmp	r3, #0
   474c8:	bne	474dc <fputs@plt+0x3636c>
   474cc:	mov	r0, r4
   474d0:	bl	1ced4 <fputs@plt+0xbd64>
   474d4:	cmp	r0, #0
   474d8:	beq	4755c <fputs@plt+0x363ec>
   474dc:	mov	r0, r4
   474e0:	ldr	r2, [pc, #144]	; 47578 <fputs@plt+0x36408>
   474e4:	mov	r1, #5
   474e8:	bl	3159c <fputs@plt+0x2042c>
   474ec:	mov	r0, #5
   474f0:	pop	{r4, r5, r6, r7, r8, pc}
   474f4:	ldr	r3, [r4, #16]
   474f8:	add	r3, r3, r5, lsl #4
   474fc:	ldr	r3, [r3, #12]
   47500:	cmp	r3, #0
   47504:	ldrne	r6, [r3, #16]
   47508:	bne	47530 <fputs@plt+0x363c0>
   4750c:	add	r5, r5, #1
   47510:	b	4748c <fputs@plt+0x3631c>
   47514:	ldr	r1, [r6, #8]
   47518:	ldrb	r3, [r1, #42]	; 0x2a
   4751c:	tst	r3, #16
   47520:	beq	4752c <fputs@plt+0x363bc>
   47524:	mov	r0, r4
   47528:	bl	1e410 <fputs@plt+0xd2a0>
   4752c:	ldr	r6, [r6]
   47530:	cmp	r6, #0
   47534:	bne	47514 <fputs@plt+0x363a4>
   47538:	b	4750c <fputs@plt+0x3639c>
   4753c:	ldr	r3, [r5, #8]
   47540:	ldr	r1, [r3, #16]
   47544:	cmp	r1, #0
   47548:	beq	47554 <fputs@plt+0x363e4>
   4754c:	mov	r0, r4
   47550:	bl	1e410 <fputs@plt+0xd2a0>
   47554:	ldr	r5, [r5]
   47558:	b	4749c <fputs@plt+0x3632c>
   4755c:	ldr	r3, [pc, #24]	; 4757c <fputs@plt+0x3640c>
   47560:	mov	r0, r4
   47564:	str	r3, [r4, #80]	; 0x50
   47568:	bl	471ac <fputs@plt+0x3603c>
   4756c:	mov	r0, #0
   47570:	pop	{r4, r5, r6, r7, r8, pc}
   47574:	andeq	r0, r2, r2, asr ip
   47578:	andeq	r8, r7, r2, lsl #24
   4757c:	strbvs	pc, [pc], #3199	; 47584 <fputs@plt+0x36414>	; <UNPREDICTABLE>
   47580:	push	{r4, r5, r6, lr}
   47584:	subs	r4, r1, #0
   47588:	popeq	{r4, r5, r6, pc}
   4758c:	ldrb	r3, [r4]
   47590:	cmp	r3, #1
   47594:	beq	475a8 <fputs@plt+0x36438>
   47598:	bcc	475e4 <fputs@plt+0x36474>
   4759c:	cmp	r3, #2
   475a0:	beq	47604 <fputs@plt+0x36494>
   475a4:	pop	{r4, r5, r6, pc}
   475a8:	ldr	r5, [r4, #16]
   475ac:	cmp	r5, #0
   475b0:	popeq	{r4, r5, r6, pc}
   475b4:	ldr	r6, [r0]
   475b8:	mov	r1, r5
   475bc:	mov	r0, r6
   475c0:	bl	24234 <fputs@plt+0x130c4>
   475c4:	ldr	r0, [r5, #40]	; 0x28
   475c8:	bl	1abdc <fputs@plt+0x9a6c>
   475cc:	mov	r1, r5
   475d0:	mov	r0, r6
   475d4:	bl	1e0ec <fputs@plt+0xcf7c>
   475d8:	mov	r3, #0
   475dc:	str	r3, [r4, #16]
   475e0:	pop	{r4, r5, r6, pc}
   475e4:	ldr	r0, [r4, #20]
   475e8:	cmp	r0, #0
   475ec:	beq	475f8 <fputs@plt+0x36488>
   475f0:	pop	{r4, r5, r6, lr}
   475f4:	b	47098 <fputs@plt+0x35f28>
   475f8:	ldr	r0, [r4, #16]
   475fc:	pop	{r4, r5, r6, lr}
   47600:	b	3def8 <fputs@plt+0x2cd88>
   47604:	ldr	r0, [r4, #16]
   47608:	pop	{r4, r5, r6, lr}
   4760c:	ldr	r3, [r0]
   47610:	ldm	r3, {r1, r2}
   47614:	sub	r2, r2, #1
   47618:	str	r2, [r3, #4]
   4761c:	ldr	r3, [r1, #28]
   47620:	bx	r3
   47624:	ldr	r3, [r0, #56]	; 0x38
   47628:	cmp	r3, #0
   4762c:	bxeq	lr
   47630:	push	{r4, r5, r6, lr}
   47634:	mov	r5, #0
   47638:	mov	r4, r0
   4763c:	mov	r6, r5
   47640:	ldr	r3, [r4, #36]	; 0x24
   47644:	cmp	r5, r3
   47648:	blt	47650 <fputs@plt+0x364e0>
   4764c:	pop	{r4, r5, r6, pc}
   47650:	ldr	r3, [r4, #56]	; 0x38
   47654:	ldr	r1, [r3, r5, lsl #2]
   47658:	cmp	r1, #0
   4765c:	beq	47670 <fputs@plt+0x36500>
   47660:	mov	r0, r4
   47664:	bl	47580 <fputs@plt+0x36410>
   47668:	ldr	r3, [r4, #56]	; 0x38
   4766c:	str	r6, [r3, r5, lsl #2]
   47670:	add	r5, r5, #1
   47674:	b	47640 <fputs@plt+0x364d0>
   47678:	push	{r4, r5, r6, lr}
   4767c:	mov	r4, r0
   47680:	ldr	r5, [r0]
   47684:	mov	r0, r5
   47688:	bl	47624 <fputs@plt+0x364b4>
   4768c:	ldr	r3, [r4, #20]
   47690:	ldr	r0, [r5]
   47694:	str	r3, [r5, #200]	; 0xc8
   47698:	ldr	r3, [r4, #60]	; 0x3c
   4769c:	add	r1, r5, #204	; 0xcc
   476a0:	str	r3, [r5, #196]	; 0xc4
   476a4:	ldr	r3, [r4, #8]
   476a8:	str	r3, [r5, #4]
   476ac:	ldr	r3, [r4, #52]	; 0x34
   476b0:	str	r3, [r5, #32]
   476b4:	ldr	r3, [r4, #16]
   476b8:	str	r3, [r5, #8]
   476bc:	ldr	r3, [r4, #56]	; 0x38
   476c0:	str	r3, [r5, #28]
   476c4:	ldr	r3, [r4, #24]
   476c8:	str	r3, [r5, #56]	; 0x38
   476cc:	ldr	r3, [r4, #44]	; 0x2c
   476d0:	str	r3, [r5, #36]	; 0x24
   476d4:	ldrd	r2, [r4, #32]
   476d8:	strd	r2, [r0, #32]
   476dc:	ldr	r3, [r4, #72]	; 0x48
   476e0:	mvn	r2, #0
   476e4:	str	r3, [r5, #92]	; 0x5c
   476e8:	ldr	r3, [r4, #76]	; 0x4c
   476ec:	str	r3, [r0, #84]	; 0x54
   476f0:	mov	r3, #0
   476f4:	bl	1e2c4 <fputs@plt+0xd154>
   476f8:	ldr	r3, [r4, #40]	; 0x28
   476fc:	ldr	r0, [r4, #48]	; 0x30
   47700:	str	r3, [r5, #204]	; 0xcc
   47704:	mov	r3, #0
   47708:	str	r3, [r4, #40]	; 0x28
   4770c:	pop	{r4, r5, r6, pc}
   47710:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47714:	subs	sl, r1, #0
   47718:	mov	fp, r3
   4771c:	ldrgt	r3, [r0, #28]
   47720:	mov	r7, r0
   47724:	subgt	r3, r3, sl
   47728:	mov	r6, r2
   4772c:	ldr	r5, [r0, #8]
   47730:	movgt	r2, #40	; 0x28
   47734:	ldrb	r8, [sp, #40]	; 0x28
   47738:	mlagt	r5, r2, r3, r5
   4773c:	ldr	r3, [r7, #56]	; 0x38
   47740:	add	r0, r6, #11
   47744:	cmp	r8, #0
   47748:	ldr	r1, [r3, sl, lsl #2]
   4774c:	moveq	r4, #200	; 0xc8
   47750:	movne	r4, #0
   47754:	lsl	r9, r0, #3
   47758:	cmp	r1, #0
   4775c:	add	r4, r4, r9
   47760:	beq	47778 <fputs@plt+0x36608>
   47764:	mov	r0, r7
   47768:	bl	47580 <fputs@plt+0x36410>
   4776c:	ldr	r3, [r7, #56]	; 0x38
   47770:	mov	r2, #0
   47774:	str	r2, [r3, sl, lsl #2]
   47778:	mov	r1, r4
   4777c:	mov	r0, r5
   47780:	bl	27614 <fputs@plt+0x164a4>
   47784:	subs	r1, r0, #0
   47788:	movne	r4, #0
   4778c:	bne	477e0 <fputs@plt+0x36670>
   47790:	ldr	r3, [r7, #56]	; 0x38
   47794:	ldr	r4, [r5, #16]
   47798:	mov	r2, #88	; 0x58
   4779c:	str	r4, [r3, sl, lsl #2]
   477a0:	mov	r0, r4
   477a4:	bl	10f48 <memset@plt>
   477a8:	strh	r6, [r4, #12]
   477ac:	add	r6, r6, #20
   477b0:	cmp	r8, #0
   477b4:	add	r6, r4, r6, lsl #2
   477b8:	strb	r8, [r4]
   477bc:	strb	fp, [r4, #1]
   477c0:	str	r6, [r4, #76]	; 0x4c
   477c4:	bne	477e0 <fputs@plt+0x36670>
   477c8:	ldr	r0, [r5, #16]
   477cc:	mov	r2, #68	; 0x44
   477d0:	add	r0, r0, r9
   477d4:	str	r0, [r4, #16]
   477d8:	mov	r1, r8
   477dc:	bl	10f48 <memset@plt>
   477e0:	mov	r0, r4
   477e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   477e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   477ec:	mov	r9, r0
   477f0:	sub	sp, sp, #128	; 0x80
   477f4:	ldr	r0, [r2]
   477f8:	bl	2be94 <fputs@plt+0x1ad24>
   477fc:	ldr	r3, [r9]
   47800:	ldr	r4, [pc, #228]	; 478ec <fputs@plt+0x3677c>
   47804:	mov	r5, #0
   47808:	ldr	r7, [r3, #32]
   4780c:	ldr	sl, [r7, #20]
   47810:	cmp	r0, #0
   47814:	movne	r4, r0
   47818:	cmp	r5, sl
   4781c:	movge	r3, r4
   47820:	ldrge	r2, [pc, #200]	; 478f0 <fputs@plt+0x36780>
   47824:	bge	478dc <fputs@plt+0x3676c>
   47828:	ldr	r3, [r7, #16]
   4782c:	add	r8, r3, r5, lsl #4
   47830:	ldr	r6, [r8, #4]
   47834:	cmp	r6, #0
   47838:	beq	47850 <fputs@plt+0x366e0>
   4783c:	mov	r1, r4
   47840:	ldr	r0, [r3, r5, lsl #4]
   47844:	bl	14c44 <fputs@plt+0x3ad4>
   47848:	cmp	r0, #0
   4784c:	beq	478cc <fputs@plt+0x3675c>
   47850:	add	r5, r5, #1
   47854:	b	47818 <fputs@plt+0x366a8>
   47858:	ldrb	r3, [r7, #67]	; 0x43
   4785c:	cmp	r3, #0
   47860:	bne	47888 <fputs@plt+0x36718>
   47864:	ldr	r2, [pc, #136]	; 478f4 <fputs@plt+0x36784>
   47868:	mov	r1, sp
   4786c:	mov	r0, #128	; 0x80
   47870:	bl	2bc00 <fputs@plt+0x1aa90>
   47874:	mvn	r2, #0
   47878:	mov	r1, sp
   4787c:	mov	r0, r9
   47880:	bl	27bb4 <fputs@plt+0x16a44>
   47884:	b	478c4 <fputs@plt+0x36754>
   47888:	ldrb	r3, [r6, #8]
   4788c:	cmp	r3, #0
   47890:	bne	478a0 <fputs@plt+0x36730>
   47894:	ldr	r5, [r6, #16]
   47898:	cmp	r5, #0
   4789c:	beq	478ac <fputs@plt+0x3673c>
   478a0:	mov	r3, r4
   478a4:	ldr	r2, [pc, #76]	; 478f8 <fputs@plt+0x36788>
   478a8:	b	478dc <fputs@plt+0x3676c>
   478ac:	mov	r0, r6
   478b0:	bl	47098 <fputs@plt+0x35f28>
   478b4:	str	r5, [r8, #4]
   478b8:	str	r5, [r8, #12]
   478bc:	mov	r0, r7
   478c0:	bl	1e768 <fputs@plt+0xd5f8>
   478c4:	add	sp, sp, #128	; 0x80
   478c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   478cc:	cmp	r5, #1
   478d0:	bgt	47858 <fputs@plt+0x366e8>
   478d4:	ldr	r2, [pc, #32]	; 478fc <fputs@plt+0x3678c>
   478d8:	mov	r3, r4
   478dc:	mov	r1, sp
   478e0:	mov	r0, #128	; 0x80
   478e4:	bl	2bc00 <fputs@plt+0x1aa90>
   478e8:	b	47874 <fputs@plt+0x36704>
   478ec:	ldrdeq	r1, [r7], -ip
   478f0:	ldrdeq	r8, [r7], -lr
   478f4:	muleq	r7, lr, ip
   478f8:	andeq	r8, r7, r8, asr #25
   478fc:	andeq	r8, r7, r4, lsl #25
   47900:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47904:	sub	sp, sp, #28
   47908:	mov	r4, #0
   4790c:	ldr	ip, [sp, #64]	; 0x40
   47910:	mov	r9, r0
   47914:	mov	r6, r1
   47918:	mov	sl, r2
   4791c:	mov	r5, r4
   47920:	mov	r0, r4
   47924:	mov	r7, r4
   47928:	mov	r8, r4
   4792c:	mov	fp, #1
   47930:	ldr	r2, [r9, #20]
   47934:	cmp	r5, r2
   47938:	movge	r2, #0
   4793c:	movlt	r2, #1
   47940:	cmp	r0, #0
   47944:	movne	r2, #0
   47948:	cmp	r2, #0
   4794c:	bne	4796c <fputs@plt+0x367fc>
   47950:	eor	r4, r4, #1
   47954:	cmp	r0, #0
   47958:	orrne	r4, r4, #1
   4795c:	cmp	r4, #0
   47960:	moveq	r0, #5
   47964:	add	sp, sp, #28
   47968:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4796c:	cmp	r6, #10
   47970:	cmpne	r5, r6
   47974:	moveq	r0, #1
   47978:	movne	r0, #0
   4797c:	bne	47a1c <fputs@plt+0x368ac>
   47980:	ldr	r2, [r9, #16]
   47984:	add	r2, r2, r5, lsl #4
   47988:	ldr	r0, [r2, #4]
   4798c:	cmp	r0, #0
   47990:	beq	47a14 <fputs@plt+0x368a4>
   47994:	ldm	r0, {r1, r2}
   47998:	str	r1, [r2, #4]
   4799c:	ldrb	r1, [r2, #20]
   479a0:	cmp	r1, #0
   479a4:	movne	r0, #6
   479a8:	bne	47a08 <fputs@plt+0x36898>
   479ac:	ldr	r1, [r2]
   479b0:	ldr	r0, [r1, #216]	; 0xd8
   479b4:	cmp	r0, #0
   479b8:	beq	47a14 <fputs@plt+0x368a4>
   479bc:	cmp	sl, #0
   479c0:	moveq	r2, r7
   479c4:	ldrne	r2, [r1, #184]	; 0xb8
   479c8:	str	ip, [sp, #16]
   479cc:	str	r3, [sp, #12]
   479d0:	ldr	r3, [r1, #208]	; 0xd0
   479d4:	str	r3, [sp, #8]
   479d8:	ldr	r3, [r1, #160]	; 0xa0
   479dc:	str	r3, [sp, #4]
   479e0:	ldrb	r3, [r1, #10]
   479e4:	str	r3, [sp]
   479e8:	ldr	r3, [r1, #188]	; 0xbc
   479ec:	mov	r1, sl
   479f0:	bl	465dc <fputs@plt+0x3546c>
   479f4:	cmp	r0, #5
   479f8:	moveq	r4, fp
   479fc:	moveq	ip, r7
   47a00:	moveq	r0, #0
   47a04:	beq	47a0c <fputs@plt+0x3689c>
   47a08:	mov	ip, r7
   47a0c:	mov	r3, r8
   47a10:	b	47a1c <fputs@plt+0x368ac>
   47a14:	mov	ip, r0
   47a18:	mov	r3, r0
   47a1c:	add	r5, r5, #1
   47a20:	b	47930 <fputs@plt+0x367c0>
   47a24:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   47a28:	subs	r5, r1, #0
   47a2c:	mov	r4, r0
   47a30:	mov	r6, r2
   47a34:	mov	r7, r3
   47a38:	ldr	r8, [sp, #32]
   47a3c:	beq	47a84 <fputs@plt+0x36914>
   47a40:	ldrb	r3, [r5]
   47a44:	cmp	r3, #0
   47a48:	beq	47a84 <fputs@plt+0x36914>
   47a4c:	bl	175f4 <fputs@plt+0x6484>
   47a50:	subs	r1, r0, #0
   47a54:	bge	47a88 <fputs@plt+0x36918>
   47a58:	mov	r3, r5
   47a5c:	ldr	r2, [pc, #84]	; 47ab8 <fputs@plt+0x36948>
   47a60:	mov	r1, #1
   47a64:	mov	r0, r4
   47a68:	bl	3159c <fputs@plt+0x2042c>
   47a6c:	mov	r5, #1
   47a70:	mov	r1, r5
   47a74:	mov	r0, r4
   47a78:	add	sp, sp, #8
   47a7c:	pop	{r4, r5, r6, r7, r8, lr}
   47a80:	b	24a78 <fputs@plt+0x13908>
   47a84:	mov	r1, #10
   47a88:	mov	r3, #0
   47a8c:	str	r3, [r4, #388]	; 0x184
   47a90:	str	r8, [sp]
   47a94:	mov	r3, r7
   47a98:	mov	r2, r6
   47a9c:	mov	r0, r4
   47aa0:	bl	47900 <fputs@plt+0x36790>
   47aa4:	mov	r5, r0
   47aa8:	mov	r1, r0
   47aac:	mov	r0, r4
   47ab0:	bl	24a44 <fputs@plt+0x138d4>
   47ab4:	b	47a70 <fputs@plt+0x36900>
   47ab8:	strdeq	r8, [r7], -r3
   47abc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47ac0:	mov	r5, r0
   47ac4:	ldr	r4, [r0]
   47ac8:	sub	sp, sp, #36	; 0x24
   47acc:	ldrb	r3, [r4, #69]	; 0x45
   47ad0:	cmp	r3, #0
   47ad4:	movne	r3, #7
   47ad8:	strne	r3, [r0, #80]	; 0x50
   47adc:	ldr	r0, [r0, #200]	; 0xc8
   47ae0:	cmp	r0, #0
   47ae4:	beq	47af4 <fputs@plt+0x36984>
   47ae8:	ldr	r2, [r5, #196]	; 0xc4
   47aec:	mov	r1, #0
   47af0:	bl	10f48 <memset@plt>
   47af4:	ldr	r0, [r5, #176]	; 0xb0
   47af8:	cmp	r0, #0
   47afc:	bne	47cb8 <fputs@plt+0x36b48>
   47b00:	mov	r0, r5
   47b04:	bl	47624 <fputs@plt+0x364b4>
   47b08:	ldr	r0, [r5, #8]
   47b0c:	cmp	r0, #0
   47b10:	beq	47b1c <fputs@plt+0x369ac>
   47b14:	ldr	r1, [r5, #28]
   47b18:	bl	2479c <fputs@plt+0x1362c>
   47b1c:	mov	r8, #40	; 0x28
   47b20:	mov	r9, #0
   47b24:	mvn	sl, #0
   47b28:	ldr	r6, [r5, #180]	; 0xb4
   47b2c:	cmp	r6, #0
   47b30:	bne	47cd4 <fputs@plt+0x36b64>
   47b34:	ldr	r3, [r5, #204]	; 0xcc
   47b38:	cmp	r3, #0
   47b3c:	beq	47b54 <fputs@plt+0x369e4>
   47b40:	mov	r3, r6
   47b44:	mvn	r2, #0
   47b48:	add	r1, r5, #204	; 0xcc
   47b4c:	ldr	r0, [r5]
   47b50:	bl	1e2c4 <fputs@plt+0xd154>
   47b54:	ldr	r2, [r5, #40]	; 0x28
   47b58:	ldr	r3, [pc, #2264]	; 48438 <fputs@plt+0x372c8>
   47b5c:	cmp	r2, r3
   47b60:	bne	48418 <fputs@plt+0x372a8>
   47b64:	ldr	r3, [r5, #76]	; 0x4c
   47b68:	cmp	r3, #0
   47b6c:	blt	483f4 <fputs@plt+0x37284>
   47b70:	ldrb	r3, [r5, #89]	; 0x59
   47b74:	tst	r3, #64	; 0x40
   47b78:	beq	483c4 <fputs@plt+0x37254>
   47b7c:	mov	r0, r5
   47b80:	bl	16ee8 <fputs@plt+0x5d78>
   47b84:	ldrb	r3, [r5, #80]	; 0x50
   47b88:	cmp	r3, #13
   47b8c:	movls	r2, #9856	; 0x2680
   47b90:	movhi	r2, #1
   47b94:	mvnls	r2, r2, lsr r3
   47b98:	tst	r2, #1
   47b9c:	movne	r7, #0
   47ba0:	movne	r6, r7
   47ba4:	bne	47c0c <fputs@plt+0x36a9c>
   47ba8:	ldrb	r2, [r5, #89]	; 0x59
   47bac:	lsr	r6, r2, #5
   47bb0:	eor	r6, r6, #1
   47bb4:	and	r6, r6, #1
   47bb8:	cmp	r3, #9
   47bbc:	orrne	r6, r6, #1
   47bc0:	cmp	r6, #0
   47bc4:	moveq	r7, #1
   47bc8:	beq	47c0c <fputs@plt+0x36a9c>
   47bcc:	cmp	r3, #13
   47bd0:	cmpne	r3, #7
   47bd4:	bne	47be8 <fputs@plt+0x36a78>
   47bd8:	tst	r2, #16
   47bdc:	movne	r7, #1
   47be0:	movne	r6, #2
   47be4:	bne	47c0c <fputs@plt+0x36a9c>
   47be8:	mov	r1, #516	; 0x204
   47bec:	mov	r0, r4
   47bf0:	bl	453e8 <fputs@plt+0x34278>
   47bf4:	mov	r7, #1
   47bf8:	mov	r0, r4
   47bfc:	mov	r6, #0
   47c00:	bl	1e638 <fputs@plt+0xd4c8>
   47c04:	strb	r7, [r4, #67]	; 0x43
   47c08:	str	r6, [r5, #92]	; 0x5c
   47c0c:	ldr	r1, [r5, #80]	; 0x50
   47c10:	cmp	r1, #0
   47c14:	bne	47c20 <fputs@plt+0x36ab0>
   47c18:	mov	r0, r5
   47c1c:	bl	38be0 <fputs@plt+0x27a70>
   47c20:	ldr	r3, [r4, #316]	; 0x13c
   47c24:	cmp	r3, #0
   47c28:	ble	47c38 <fputs@plt+0x36ac8>
   47c2c:	ldr	r3, [r4, #340]	; 0x154
   47c30:	cmp	r3, #0
   47c34:	beq	4833c <fputs@plt+0x371cc>
   47c38:	ldrb	r3, [r4, #67]	; 0x43
   47c3c:	cmp	r3, #0
   47c40:	beq	4833c <fputs@plt+0x371cc>
   47c44:	ldrb	r3, [r5, #89]	; 0x59
   47c48:	ldr	r2, [r4, #160]	; 0xa0
   47c4c:	lsr	r3, r3, #5
   47c50:	eor	r3, r3, #1
   47c54:	and	r3, r3, #1
   47c58:	cmp	r2, r3
   47c5c:	bne	4833c <fputs@plt+0x371cc>
   47c60:	ldr	r3, [r5, #80]	; 0x50
   47c64:	cmp	r3, #0
   47c68:	beq	47c88 <fputs@plt+0x36b18>
   47c6c:	ldrb	r3, [r5, #86]	; 0x56
   47c70:	eor	r7, r7, #1
   47c74:	cmp	r3, #3
   47c78:	movne	r7, #0
   47c7c:	andeq	r7, r7, #1
   47c80:	cmp	r7, #0
   47c84:	beq	48328 <fputs@plt+0x371b8>
   47c88:	mov	r1, #1
   47c8c:	mov	r0, r5
   47c90:	bl	38be0 <fputs@plt+0x27a70>
   47c94:	subs	r7, r0, #0
   47c98:	beq	47d4c <fputs@plt+0x36bdc>
   47c9c:	ldrb	r3, [r5, #89]	; 0x59
   47ca0:	tst	r3, #32
   47ca4:	ldreq	sl, [pc, #1936]	; 4843c <fputs@plt+0x372cc>
   47ca8:	beq	47f28 <fputs@plt+0x36db8>
   47cac:	mov	r0, #1
   47cb0:	b	48004 <fputs@plt+0x36e94>
   47cb4:	mov	r0, r6
   47cb8:	ldr	r6, [r0, #4]
   47cbc:	cmp	r6, #0
   47cc0:	bne	47cb4 <fputs@plt+0x36b44>
   47cc4:	bl	47678 <fputs@plt+0x36508>
   47cc8:	str	r6, [r5, #176]	; 0xb0
   47ccc:	str	r6, [r5, #184]	; 0xb8
   47cd0:	b	47b00 <fputs@plt+0x36990>
   47cd4:	ldr	r3, [r6, #4]
   47cd8:	ldr	r7, [r6, #64]	; 0x40
   47cdc:	str	r3, [r5, #180]	; 0xb4
   47ce0:	add	r3, r6, #80	; 0x50
   47ce4:	mla	r7, r8, r7, r3
   47ce8:	mov	fp, #0
   47cec:	ldr	r2, [r6, #68]	; 0x44
   47cf0:	cmp	fp, r2
   47cf4:	blt	47d30 <fputs@plt+0x36bc0>
   47cf8:	ldr	r1, [r6, #64]	; 0x40
   47cfc:	mov	r0, r3
   47d00:	bl	2479c <fputs@plt+0x1362c>
   47d04:	ldr	r0, [r6]
   47d08:	mov	r3, r9
   47d0c:	add	r1, r6, #40	; 0x28
   47d10:	mov	r2, sl
   47d14:	ldr	r0, [r0]
   47d18:	bl	1e2c4 <fputs@plt+0xd154>
   47d1c:	ldr	r3, [r6]
   47d20:	mov	r1, r6
   47d24:	ldr	r0, [r3]
   47d28:	bl	1e0ec <fputs@plt+0xcf7c>
   47d2c:	b	47b28 <fputs@plt+0x369b8>
   47d30:	ldr	r1, [r7], #4
   47d34:	ldr	r0, [r6]
   47d38:	str	r3, [sp, #8]
   47d3c:	add	fp, fp, #1
   47d40:	bl	47580 <fputs@plt+0x36410>
   47d44:	ldr	r3, [sp, #8]
   47d48:	b	47cec <fputs@plt+0x36b7c>
   47d4c:	mov	r9, r7
   47d50:	ldr	fp, [r4, #340]	; 0x154
   47d54:	str	r7, [r4, #340]	; 0x154
   47d58:	ldr	r3, [r4, #316]	; 0x13c
   47d5c:	cmp	r3, r9
   47d60:	movle	r8, r7
   47d64:	ble	47dac <fputs@plt+0x36c3c>
   47d68:	ldr	r3, [fp, r9, lsl #2]
   47d6c:	ldr	sl, [r3, #8]
   47d70:	cmp	sl, #0
   47d74:	beq	47e80 <fputs@plt+0x36d10>
   47d78:	ldr	r3, [sl]
   47d7c:	ldr	r3, [r3, #60]	; 0x3c
   47d80:	cmp	r3, #0
   47d84:	beq	47e80 <fputs@plt+0x36d10>
   47d88:	mov	r0, sl
   47d8c:	blx	r3
   47d90:	add	r1, sl, #8
   47d94:	mov	r8, r0
   47d98:	mov	r0, r5
   47d9c:	bl	20db8 <fputs@plt+0xfc48>
   47da0:	cmp	r8, #0
   47da4:	add	r9, r9, #1
   47da8:	beq	47d58 <fputs@plt+0x36be8>
   47dac:	ldr	r2, [pc, #1676]	; 48440 <fputs@plt+0x372d0>
   47db0:	str	fp, [r4, #340]	; 0x154
   47db4:	mov	r3, r7
   47db8:	mov	r9, r7
   47dbc:	mov	sl, #1
   47dc0:	mov	fp, #4
   47dc4:	cmp	r8, #0
   47dc8:	bne	48430 <fputs@plt+0x372c0>
   47dcc:	ldr	r1, [r4, #20]
   47dd0:	cmp	r9, r1
   47dd4:	blt	47e88 <fputs@plt+0x36d18>
   47dd8:	cmp	r3, #0
   47ddc:	beq	47dec <fputs@plt+0x36c7c>
   47de0:	ldr	r3, [r4, #200]	; 0xc8
   47de4:	cmp	r3, #0
   47de8:	bne	47f14 <fputs@plt+0x36da4>
   47dec:	ldr	r3, [r4, #16]
   47df0:	ldr	r3, [r3, #4]
   47df4:	ldr	r3, [r3, #4]
   47df8:	ldr	r3, [r3]
   47dfc:	ldrb	r2, [r3, #16]
   47e00:	cmp	r2, #0
   47e04:	ldrne	fp, [pc, #1592]	; 48444 <fputs@plt+0x372d4>
   47e08:	ldreq	fp, [r3, #176]	; 0xb0
   47e0c:	mov	r0, fp
   47e10:	bl	18f64 <fputs@plt+0x7df4>
   47e14:	cmp	r0, #0
   47e18:	cmpne	r7, #1
   47e1c:	mov	sl, r0
   47e20:	bgt	48040 <fputs@plt+0x36ed0>
   47e24:	mov	r7, r8
   47e28:	mov	r9, #0
   47e2c:	ldr	r3, [r4, #20]
   47e30:	cmp	r3, r7
   47e34:	bgt	47fbc <fputs@plt+0x36e4c>
   47e38:	mov	r7, r8
   47e3c:	mov	r9, #0
   47e40:	ldr	r3, [r4, #20]
   47e44:	cmp	r3, r7
   47e48:	bgt	4800c <fputs@plt+0x36e9c>
   47e4c:	mov	r1, #64	; 0x40
   47e50:	mov	r0, r4
   47e54:	bl	1e4f4 <fputs@plt+0xd384>
   47e58:	add	r3, r4, #448	; 0x1c0
   47e5c:	mov	r0, #0
   47e60:	mov	r1, #0
   47e64:	strd	r0, [r3, #-8]
   47e68:	strd	r0, [r3]
   47e6c:	ldr	r3, [r4, #24]
   47e70:	bic	r3, r3, #16777216	; 0x1000000
   47e74:	bic	r3, r3, #2
   47e78:	str	r3, [r4, #24]
   47e7c:	b	47f40 <fputs@plt+0x36dd0>
   47e80:	mov	r8, r7
   47e84:	b	47da0 <fputs@plt+0x36c30>
   47e88:	ldr	r1, [r4, #16]
   47e8c:	add	r1, r1, r9, lsl #4
   47e90:	ldr	r0, [r1, #4]
   47e94:	cmp	r0, #0
   47e98:	beq	47f04 <fputs@plt+0x36d94>
   47e9c:	ldrb	ip, [r0, #8]
   47ea0:	cmp	ip, #2
   47ea4:	bne	47f04 <fputs@plt+0x36d94>
   47ea8:	ldm	r0, {r0, r3}
   47eac:	str	r0, [r3, #4]
   47eb0:	ldr	r0, [r3]
   47eb4:	ldrb	r3, [r1, #8]
   47eb8:	cmp	r3, #1
   47ebc:	beq	47ed4 <fputs@plt+0x36d64>
   47ec0:	ldrb	r3, [r0, #5]
   47ec4:	add	r3, r2, r3
   47ec8:	ldrb	r3, [r3, #3717]	; 0xe85
   47ecc:	cmp	r3, #0
   47ed0:	addne	r7, r7, #1
   47ed4:	ldr	r8, [r0, #44]	; 0x2c
   47ed8:	cmp	r8, #0
   47edc:	bne	47f0c <fputs@plt+0x36d9c>
   47ee0:	ldr	r3, [r0, #216]	; 0xd8
   47ee4:	cmp	r3, #0
   47ee8:	bne	47f0c <fputs@plt+0x36d9c>
   47eec:	mov	r1, fp
   47ef0:	str	r2, [sp, #8]
   47ef4:	bl	23488 <fputs@plt+0x12318>
   47ef8:	ldr	r2, [sp, #8]
   47efc:	mov	r3, sl
   47f00:	mov	r8, r0
   47f04:	add	r9, r9, #1
   47f08:	b	47dc4 <fputs@plt+0x36c54>
   47f0c:	mov	r3, sl
   47f10:	b	47f04 <fputs@plt+0x36d94>
   47f14:	ldr	r0, [r4, #196]	; 0xc4
   47f18:	blx	r3
   47f1c:	cmp	r0, #0
   47f20:	ldrne	sl, [pc, #1312]	; 48448 <fputs@plt+0x372d8>
   47f24:	beq	47dec <fputs@plt+0x36c7c>
   47f28:	str	sl, [r5, #80]	; 0x50
   47f2c:	mov	r1, #0
   47f30:	mov	r0, r4
   47f34:	bl	453e8 <fputs@plt+0x34278>
   47f38:	mov	r3, #0
   47f3c:	str	r3, [r5, #92]	; 0x5c
   47f40:	mov	r3, #0
   47f44:	cmp	r6, r3
   47f48:	str	r3, [r4, #436]	; 0x1b4
   47f4c:	beq	48384 <fputs@plt+0x37214>
   47f50:	mov	r1, r6
   47f54:	mov	r0, r5
   47f58:	bl	40020 <fputs@plt+0x2eeb0>
   47f5c:	cmp	r0, #0
   47f60:	beq	48384 <fputs@plt+0x37214>
   47f64:	ldr	r3, [r5, #80]	; 0x50
   47f68:	cmp	r3, #0
   47f6c:	beq	47f7c <fputs@plt+0x36e0c>
   47f70:	uxtb	r3, r3
   47f74:	cmp	r3, #19
   47f78:	bne	47f94 <fputs@plt+0x36e24>
   47f7c:	str	r0, [r5, #80]	; 0x50
   47f80:	ldr	r1, [r5, #44]	; 0x2c
   47f84:	mov	r0, r4
   47f88:	bl	1e0ec <fputs@plt+0xcf7c>
   47f8c:	mov	r3, #0
   47f90:	str	r3, [r5, #44]	; 0x2c
   47f94:	mov	r1, #516	; 0x204
   47f98:	mov	r0, r4
   47f9c:	bl	453e8 <fputs@plt+0x34278>
   47fa0:	mov	r0, r4
   47fa4:	bl	1e638 <fputs@plt+0xd4c8>
   47fa8:	mov	r3, #1
   47fac:	strb	r3, [r4, #67]	; 0x43
   47fb0:	mov	r3, #0
   47fb4:	str	r3, [r5, #92]	; 0x5c
   47fb8:	b	48384 <fputs@plt+0x37214>
   47fbc:	ldr	r3, [r4, #16]
   47fc0:	add	r3, r3, r7, lsl #4
   47fc4:	ldr	r0, [r3, #4]
   47fc8:	cmp	r0, #0
   47fcc:	moveq	sl, r8
   47fd0:	beq	47fe0 <fputs@plt+0x36e70>
   47fd4:	mov	r1, r9
   47fd8:	bl	45e6c <fputs@plt+0x34cfc>
   47fdc:	mov	sl, r0
   47fe0:	cmp	sl, #0
   47fe4:	add	r7, r7, #1
   47fe8:	beq	47e2c <fputs@plt+0x36cbc>
   47fec:	cmp	sl, #5
   47ff0:	bne	47f28 <fputs@plt+0x36db8>
   47ff4:	ldrb	r3, [r5, #89]	; 0x59
   47ff8:	tst	r3, #32
   47ffc:	beq	48320 <fputs@plt+0x371b0>
   48000:	mov	r0, #5
   48004:	add	sp, sp, #36	; 0x24
   48008:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4800c:	ldr	r3, [r4, #16]
   48010:	add	r3, r3, r7, lsl #4
   48014:	ldr	r0, [r3, #4]
   48018:	cmp	r0, #0
   4801c:	moveq	sl, r8
   48020:	beq	48030 <fputs@plt+0x36ec0>
   48024:	mov	r1, r9
   48028:	bl	3de20 <fputs@plt+0x2ccb0>
   4802c:	mov	sl, r0
   48030:	cmp	sl, #0
   48034:	add	r7, r7, #1
   48038:	beq	47e40 <fputs@plt+0x36cd0>
   4803c:	b	47fec <fputs@plt+0x36e7c>
   48040:	ldr	r3, [r4]
   48044:	mov	r2, fp
   48048:	ldr	r1, [pc, #1020]	; 4844c <fputs@plt+0x372dc>
   4804c:	mov	r0, r4
   48050:	str	r3, [sp, #12]
   48054:	bl	38c54 <fputs@plt+0x27ae4>
   48058:	subs	r7, r0, #0
   4805c:	addne	fp, r7, sl
   48060:	bne	48084 <fputs@plt+0x36f14>
   48064:	mov	sl, #7
   48068:	b	47f28 <fputs@plt+0x36db8>
   4806c:	cmp	r8, #1
   48070:	bne	48084 <fputs@plt+0x36f14>
   48074:	mov	r2, r7
   48078:	ldr	r1, [pc, #976]	; 48450 <fputs@plt+0x372e0>
   4807c:	mov	r0, #13
   48080:	bl	2e3c0 <fputs@plt+0x1d250>
   48084:	add	r1, sp, #28
   48088:	mov	r0, #4
   4808c:	bl	3baf4 <fputs@plt+0x2a984>
   48090:	ldr	r3, [sp, #28]
   48094:	mov	r1, fp
   48098:	mov	r0, #13
   4809c:	uxtb	r2, r3
   480a0:	str	r2, [sp]
   480a4:	lsr	r3, r3, #8
   480a8:	ldr	r2, [pc, #932]	; 48454 <fputs@plt+0x372e4>
   480ac:	bl	2bc00 <fputs@plt+0x1aa90>
   480b0:	add	r3, sp, #24
   480b4:	mov	r2, #0
   480b8:	mov	r1, r7
   480bc:	ldr	r0, [sp, #12]
   480c0:	bl	149ac <fputs@plt+0x383c>
   480c4:	add	r8, r8, #1
   480c8:	subs	sl, r0, #0
   480cc:	bne	481b8 <fputs@plt+0x37048>
   480d0:	ldr	r2, [sp, #24]
   480d4:	cmp	r2, #0
   480d8:	beq	48104 <fputs@plt+0x36f94>
   480dc:	cmp	r8, #100	; 0x64
   480e0:	ble	4806c <fputs@plt+0x36efc>
   480e4:	mov	r2, r7
   480e8:	ldr	r1, [pc, #872]	; 48458 <fputs@plt+0x372e8>
   480ec:	mov	r0, #13
   480f0:	bl	2e3c0 <fputs@plt+0x1d250>
   480f4:	mov	r2, sl
   480f8:	mov	r1, r7
   480fc:	ldr	r0, [sp, #12]
   48100:	bl	149a4 <fputs@plt+0x3834>
   48104:	ldr	r3, [sp, #12]
   48108:	ldr	r0, [r3, #4]
   4810c:	asr	r1, r0, #31
   48110:	bl	21200 <fputs@plt+0x10090>
   48114:	subs	r3, r0, #0
   48118:	str	r3, [sp, #8]
   4811c:	moveq	sl, #7
   48120:	beq	481b8 <fputs@plt+0x37048>
   48124:	mov	r3, #0
   48128:	str	r3, [sp]
   4812c:	ldr	r2, [sp, #8]
   48130:	ldr	r3, [pc, #804]	; 4845c <fputs@plt+0x372ec>
   48134:	mov	r1, r7
   48138:	ldr	r0, [sp, #12]
   4813c:	bl	1498c <fputs@plt+0x381c>
   48140:	subs	r3, r0, #0
   48144:	str	r3, [sp, #16]
   48148:	bne	481ac <fputs@plt+0x3703c>
   4814c:	str	r3, [sp, #20]
   48150:	mov	r2, #0
   48154:	mov	r3, #0
   48158:	mov	r8, r2
   4815c:	mov	r9, r3
   48160:	ldr	r3, [r4, #20]
   48164:	ldr	r2, [sp, #20]
   48168:	cmp	r2, r3
   4816c:	blt	481c8 <fputs@plt+0x37058>
   48170:	ldr	r0, [sp, #8]
   48174:	bl	1495c <fputs@plt+0x37ec>
   48178:	ands	fp, r0, #1024	; 0x400
   4817c:	bne	48194 <fputs@plt+0x37024>
   48180:	mov	r1, #2
   48184:	ldr	r0, [sp, #8]
   48188:	bl	1492c <fputs@plt+0x37bc>
   4818c:	subs	sl, r0, #0
   48190:	bne	4825c <fputs@plt+0x370ec>
   48194:	ldr	fp, [sp, #16]
   48198:	ldr	r3, [r4, #20]
   4819c:	cmp	r3, fp
   481a0:	bgt	48278 <fputs@plt+0x37108>
   481a4:	ldr	sl, [sp, #16]
   481a8:	b	482a8 <fputs@plt+0x37138>
   481ac:	ldr	r0, [sp, #8]
   481b0:	bl	1abdc <fputs@plt+0x9a6c>
   481b4:	ldr	sl, [sp, #16]
   481b8:	mov	r1, r7
   481bc:	mov	r0, r4
   481c0:	bl	1e0ec <fputs@plt+0xcf7c>
   481c4:	b	47fec <fputs@plt+0x36e7c>
   481c8:	ldr	r2, [sp, #20]
   481cc:	ldr	r3, [r4, #16]
   481d0:	add	r3, r3, r2, lsl #4
   481d4:	ldr	r3, [r3, #4]
   481d8:	cmp	r3, #0
   481dc:	beq	48200 <fputs@plt+0x37090>
   481e0:	ldrb	r2, [r3, #8]
   481e4:	cmp	r2, #2
   481e8:	bne	48200 <fputs@plt+0x37090>
   481ec:	ldr	r3, [r3, #4]
   481f0:	ldr	r3, [r3]
   481f4:	ldr	fp, [r3, #180]	; 0xb4
   481f8:	cmp	fp, #0
   481fc:	bne	48210 <fputs@plt+0x370a0>
   48200:	ldr	r3, [sp, #20]
   48204:	add	r3, r3, #1
   48208:	str	r3, [sp, #20]
   4820c:	b	48160 <fputs@plt+0x36ff0>
   48210:	mov	r0, fp
   48214:	bl	18f64 <fputs@plt+0x7df4>
   48218:	mov	r3, r9
   4821c:	mov	r2, r8
   48220:	mov	r1, fp
   48224:	strd	r2, [sp]
   48228:	add	r2, r0, #1
   4822c:	ldr	r0, [sp, #8]
   48230:	bl	14914 <fputs@plt+0x37a4>
   48234:	mov	sl, r0
   48238:	mov	r0, fp
   4823c:	bl	18f64 <fputs@plt+0x7df4>
   48240:	add	r0, r0, #1
   48244:	adds	r2, r8, r0
   48248:	adc	r3, r9, r0, asr #31
   4824c:	cmp	sl, #0
   48250:	mov	r8, r2
   48254:	mov	r9, r3
   48258:	beq	48200 <fputs@plt+0x37090>
   4825c:	ldr	r0, [sp, #8]
   48260:	bl	1ac34 <fputs@plt+0x9ac4>
   48264:	mov	r2, #0
   48268:	mov	r1, r7
   4826c:	ldr	r0, [sp, #12]
   48270:	bl	149a4 <fputs@plt+0x3834>
   48274:	b	481b8 <fputs@plt+0x37048>
   48278:	ldr	r3, [r4, #16]
   4827c:	add	r3, r3, fp, lsl #4
   48280:	ldr	r0, [r3, #4]
   48284:	cmp	r0, #0
   48288:	ldreq	sl, [sp, #16]
   4828c:	beq	4829c <fputs@plt+0x3712c>
   48290:	mov	r1, r7
   48294:	bl	45e6c <fputs@plt+0x34cfc>
   48298:	mov	sl, r0
   4829c:	cmp	sl, #0
   482a0:	add	fp, fp, #1
   482a4:	beq	48198 <fputs@plt+0x37028>
   482a8:	ldr	r0, [sp, #8]
   482ac:	bl	1ac34 <fputs@plt+0x9ac4>
   482b0:	cmp	sl, #0
   482b4:	bne	481b8 <fputs@plt+0x37048>
   482b8:	mov	r2, #1
   482bc:	mov	r1, r7
   482c0:	ldr	r0, [sp, #12]
   482c4:	bl	149a4 <fputs@plt+0x3834>
   482c8:	mov	r1, r7
   482cc:	mov	sl, r0
   482d0:	mov	r0, r4
   482d4:	bl	1e0ec <fputs@plt+0xcf7c>
   482d8:	cmp	sl, #0
   482dc:	bne	47fec <fputs@plt+0x36e7c>
   482e0:	bl	14a14 <fputs@plt+0x38a4>
   482e4:	mov	r7, #1
   482e8:	ldr	r2, [r4, #20]
   482ec:	cmp	sl, r2
   482f0:	blt	482fc <fputs@plt+0x3718c>
   482f4:	bl	14a2c <fputs@plt+0x38bc>
   482f8:	b	47e4c <fputs@plt+0x36cdc>
   482fc:	ldr	r2, [r4, #16]
   48300:	add	r2, r2, sl, lsl #4
   48304:	ldr	r0, [r2, #4]
   48308:	cmp	r0, #0
   4830c:	beq	48318 <fputs@plt+0x371a8>
   48310:	mov	r1, r7
   48314:	bl	3de20 <fputs@plt+0x2ccb0>
   48318:	add	sl, sl, #1
   4831c:	b	482e8 <fputs@plt+0x37178>
   48320:	mov	sl, #5
   48324:	b	47f28 <fputs@plt+0x36db8>
   48328:	mov	r1, r7
   4832c:	mov	r0, r4
   48330:	bl	453e8 <fputs@plt+0x34278>
   48334:	str	r7, [r5, #92]	; 0x5c
   48338:	b	47f40 <fputs@plt+0x36dd0>
   4833c:	cmp	r6, #0
   48340:	bne	47f50 <fputs@plt+0x36de0>
   48344:	ldr	r3, [r5, #80]	; 0x50
   48348:	cmp	r3, #0
   4834c:	beq	48420 <fputs@plt+0x372b0>
   48350:	ldrb	r3, [r5, #86]	; 0x56
   48354:	cmp	r3, #3
   48358:	beq	48420 <fputs@plt+0x372b0>
   4835c:	cmp	r3, #2
   48360:	beq	48428 <fputs@plt+0x372b8>
   48364:	mov	r1, #516	; 0x204
   48368:	mov	r0, r4
   4836c:	bl	453e8 <fputs@plt+0x34278>
   48370:	mov	r0, r4
   48374:	bl	1e638 <fputs@plt+0xd4c8>
   48378:	mov	r3, #1
   4837c:	strb	r3, [r4, #67]	; 0x43
   48380:	str	r6, [r5, #92]	; 0x5c
   48384:	ldrb	r3, [r5, #89]	; 0x59
   48388:	tst	r3, #4
   4838c:	beq	483b8 <fputs@plt+0x37248>
   48390:	cmp	r6, #2
   48394:	moveq	r3, #0
   48398:	ldrne	r2, [r5, #92]	; 0x5c
   4839c:	ldrne	r3, [r4, #88]	; 0x58
   483a0:	streq	r3, [r4, #84]	; 0x54
   483a4:	addne	r3, r3, r2
   483a8:	strne	r3, [r4, #88]	; 0x58
   483ac:	mov	r3, #0
   483b0:	strne	r2, [r4, #84]	; 0x54
   483b4:	str	r3, [r5, #92]	; 0x5c
   483b8:	ldr	r3, [r5, #76]	; 0x4c
   483bc:	cmp	r3, #0
   483c0:	blt	483f4 <fputs@plt+0x37284>
   483c4:	ldrb	r2, [r5, #89]	; 0x59
   483c8:	ldr	r3, [r4, #152]	; 0x98
   483cc:	tst	r2, #32
   483d0:	sub	r3, r3, #1
   483d4:	str	r3, [r4, #152]	; 0x98
   483d8:	ldreq	r3, [r4, #160]	; 0xa0
   483dc:	subeq	r3, r3, #1
   483e0:	streq	r3, [r4, #160]	; 0xa0
   483e4:	tst	r2, #64	; 0x40
   483e8:	ldrne	r3, [r4, #156]	; 0x9c
   483ec:	subne	r3, r3, #1
   483f0:	strne	r3, [r4, #156]	; 0x9c
   483f4:	ldr	r3, [pc, #100]	; 48460 <fputs@plt+0x372f0>
   483f8:	str	r3, [r5, #40]	; 0x28
   483fc:	ldrb	r3, [r4, #69]	; 0x45
   48400:	cmp	r3, #0
   48404:	movne	r3, #7
   48408:	strne	r3, [r5, #80]	; 0x50
   4840c:	ldr	r3, [r5, #80]	; 0x50
   48410:	cmp	r3, #5
   48414:	beq	48000 <fputs@plt+0x36e90>
   48418:	mov	r0, #0
   4841c:	b	48004 <fputs@plt+0x36e94>
   48420:	mov	r6, #1
   48424:	b	47f50 <fputs@plt+0x36de0>
   48428:	mov	r6, r3
   4842c:	b	47f50 <fputs@plt+0x36de0>
   48430:	mov	sl, r8
   48434:	b	47fec <fputs@plt+0x36e7c>
   48438:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   4843c:	andeq	r0, r0, r3, lsl r3
   48440:	strheq	r4, [r7], -r0
   48444:	ldrdeq	r1, [r7], -ip
   48448:	andeq	r0, r0, r3, lsl r2
   4844c:	andeq	r8, r7, r8, lsl #26
   48450:	andeq	r8, r7, r6, lsr #26
   48454:	andeq	r8, r7, r5, lsr sp
   48458:	andeq	r8, r7, r8, lsl sp
   4845c:	andeq	r4, r0, r6, lsl r0
   48460:	orrspl	r2, ip, r3, ror r9
   48464:	push	{r4, r5, r6, lr}
   48468:	mov	r4, r0
   4846c:	ldr	r5, [r0]
   48470:	bl	47abc <fputs@plt+0x3694c>
   48474:	ldr	r3, [r4, #76]	; 0x4c
   48478:	cmp	r3, #0
   4847c:	blt	484ec <fputs@plt+0x3737c>
   48480:	mov	r0, r4
   48484:	bl	28530 <fputs@plt+0x173c0>
   48488:	ldr	r1, [r4, #44]	; 0x2c
   4848c:	mov	r0, r5
   48490:	bl	1e0ec <fputs@plt+0xcf7c>
   48494:	mov	r3, #0
   48498:	str	r3, [r4, #44]	; 0x2c
   4849c:	ldrb	r3, [r4, #89]	; 0x59
   484a0:	tst	r3, #8
   484a4:	ldrbne	r3, [r4, #87]	; 0x57
   484a8:	orrne	r3, r3, #1
   484ac:	strbne	r3, [r4, #87]	; 0x57
   484b0:	ldr	r0, [r4]
   484b4:	ldr	r1, [r4, #44]	; 0x2c
   484b8:	bl	1e0ec <fputs@plt+0xcf7c>
   484bc:	mov	r3, #0
   484c0:	str	r3, [r4, #44]	; 0x2c
   484c4:	str	r3, [r4, #20]
   484c8:	mov	r2, #0
   484cc:	mov	r3, #0
   484d0:	ldr	r0, [r4, #80]	; 0x50
   484d4:	strd	r2, [r4, #136]	; 0x88
   484d8:	ldr	r3, [pc, #84]	; 48534 <fputs@plt+0x373c4>
   484dc:	str	r3, [r4, #40]	; 0x28
   484e0:	ldr	r3, [r5, #56]	; 0x38
   484e4:	and	r0, r0, r3
   484e8:	pop	{r4, r5, r6, pc}
   484ec:	ldr	r1, [r4, #80]	; 0x50
   484f0:	cmp	r1, #0
   484f4:	beq	484b0 <fputs@plt+0x37340>
   484f8:	ldrb	r3, [r4, #87]	; 0x57
   484fc:	tst	r3, #1
   48500:	beq	484b0 <fputs@plt+0x37340>
   48504:	ldr	r3, [r4, #44]	; 0x2c
   48508:	ldr	r2, [pc, #40]	; 48538 <fputs@plt+0x373c8>
   4850c:	cmp	r3, #0
   48510:	moveq	r2, #0
   48514:	mov	r0, r5
   48518:	bl	3159c <fputs@plt+0x2042c>
   4851c:	ldr	r1, [r4, #44]	; 0x2c
   48520:	mov	r0, r5
   48524:	bl	1e0ec <fputs@plt+0xcf7c>
   48528:	mov	r3, #0
   4852c:	str	r3, [r4, #44]	; 0x2c
   48530:	b	484b0 <fputs@plt+0x37340>
   48534:	ldrtcs	lr, [ip], r5, lsr #21
   48538:	andeq	r7, r7, r0, asr fp
   4853c:	push	{r4, r5, r6, lr}
   48540:	mov	r5, r0
   48544:	ldr	r4, [pc, #48]	; 4857c <fputs@plt+0x3740c>
   48548:	ldr	r3, [r0, #40]	; 0x28
   4854c:	ldr	r2, [pc, #44]	; 48580 <fputs@plt+0x37410>
   48550:	cmp	r3, r4
   48554:	cmpne	r3, r2
   48558:	moveq	r4, #1
   4855c:	movne	r4, #0
   48560:	bne	4856c <fputs@plt+0x373fc>
   48564:	bl	48464 <fputs@plt+0x372f4>
   48568:	mov	r4, r0
   4856c:	mov	r0, r5
   48570:	bl	25414 <fputs@plt+0x142a4>
   48574:	mov	r0, r4
   48578:	pop	{r4, r5, r6, pc}
   4857c:	orrspl	r2, ip, r3, ror r9
   48580:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   48584:	push	{r4, r5, r6, lr}
   48588:	subs	r4, r0, #0
   4858c:	beq	485f0 <fputs@plt+0x37480>
   48590:	ldr	r5, [r4]
   48594:	cmp	r5, #0
   48598:	bne	485b4 <fputs@plt+0x37444>
   4859c:	mov	r0, #21
   485a0:	ldr	r1, [pc, #80]	; 485f8 <fputs@plt+0x37488>
   485a4:	bl	2e3c0 <fputs@plt+0x1d250>
   485a8:	ldr	r0, [pc, #76]	; 485fc <fputs@plt+0x3748c>
   485ac:	pop	{r4, r5, r6, lr}
   485b0:	b	2e454 <fputs@plt+0x1d2e4>
   485b4:	ldrd	r2, [r4, #128]	; 0x80
   485b8:	cmp	r2, #1
   485bc:	sbcs	r3, r3, #0
   485c0:	blt	485d0 <fputs@plt+0x37460>
   485c4:	mov	r1, r4
   485c8:	mov	r0, r5
   485cc:	bl	1aa80 <fputs@plt+0x9910>
   485d0:	mov	r0, r4
   485d4:	bl	4853c <fputs@plt+0x373cc>
   485d8:	mov	r1, r0
   485dc:	mov	r0, r5
   485e0:	bl	24a78 <fputs@plt+0x13908>
   485e4:	mov	r4, r0
   485e8:	mov	r0, r5
   485ec:	bl	471ac <fputs@plt+0x3603c>
   485f0:	mov	r0, r4
   485f4:	pop	{r4, r5, r6, pc}
   485f8:	andeq	r7, r7, sp, lsl #26
   485fc:	andeq	r1, r1, r7, lsr #23
   48600:	push	{r4, r5, r6, lr}
   48604:	subs	r4, r0, #0
   48608:	beq	4862c <fputs@plt+0x374bc>
   4860c:	ldr	r0, [r4, #20]
   48610:	ldr	r6, [r4, #24]
   48614:	bl	48584 <fputs@plt+0x37414>
   48618:	mov	r5, r4
   4861c:	mov	r1, r5
   48620:	mov	r4, r0
   48624:	mov	r0, r6
   48628:	bl	1e0ec <fputs@plt+0xcf7c>
   4862c:	mov	r0, r4
   48630:	pop	{r4, r5, r6, pc}
   48634:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   48638:	subs	r6, r0, #0
   4863c:	ldr	r9, [sp, #32]
   48640:	bne	48650 <fputs@plt+0x374e0>
   48644:	ldr	r0, [pc, #168]	; 486f4 <fputs@plt+0x37584>
   48648:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4864c:	b	2e454 <fputs@plt+0x1d2e4>
   48650:	mov	ip, r3
   48654:	ldr	r8, [r6, #24]
   48658:	lsr	r7, ip, #31
   4865c:	orrs	r7, r7, r2, lsr #31
   48660:	mov	r3, r1
   48664:	bne	486ec <fputs@plt+0x3757c>
   48668:	ldr	r0, [r6, #4]
   4866c:	adds	r4, r2, ip
   48670:	asr	r5, r2, #31
   48674:	adc	r5, r5, ip, asr #31
   48678:	asr	r1, r0, #31
   4867c:	cmp	r0, r4
   48680:	sbcs	r1, r1, r5
   48684:	blt	486ec <fputs@plt+0x3757c>
   48688:	ldr	r5, [r6, #20]
   4868c:	cmp	r5, #0
   48690:	moveq	r4, #4
   48694:	beq	486d0 <fputs@plt+0x37560>
   48698:	ldr	r0, [r6, #16]
   4869c:	ldr	r1, [r0]
   486a0:	ldm	r1, {r1, lr}
   486a4:	str	r1, [lr, #4]
   486a8:	ldr	r1, [r6, #8]
   486ac:	add	r1, ip, r1
   486b0:	blx	r9
   486b4:	cmp	r0, #4
   486b8:	mov	r4, r0
   486bc:	strne	r0, [r5, #80]	; 0x50
   486c0:	bne	486d0 <fputs@plt+0x37560>
   486c4:	mov	r0, r5
   486c8:	bl	4853c <fputs@plt+0x373cc>
   486cc:	str	r7, [r6, #20]
   486d0:	mov	r1, r4
   486d4:	mov	r0, r8
   486d8:	bl	24a44 <fputs@plt+0x138d4>
   486dc:	mov	r1, r4
   486e0:	mov	r0, r8
   486e4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   486e8:	b	24a78 <fputs@plt+0x13908>
   486ec:	mov	r4, #1
   486f0:	b	486d0 <fputs@plt+0x37560>
   486f4:	andeq	r3, r1, r7, asr #30
   486f8:	ldr	ip, [pc, #16]	; 48710 <fputs@plt+0x375a0>
   486fc:	push	{r0, r1, r2, lr}
   48700:	str	ip, [sp]
   48704:	bl	48634 <fputs@plt+0x374c4>
   48708:	add	sp, sp, #12
   4870c:	pop	{pc}		; (ldr pc, [sp], #4)
   48710:	andeq	r4, r4, ip, lsr r6
   48714:	ldr	ip, [pc, #16]	; 4872c <fputs@plt+0x375bc>
   48718:	push	{r0, r1, r2, lr}
   4871c:	str	ip, [sp]
   48720:	bl	48634 <fputs@plt+0x374c4>
   48724:	add	sp, sp, #12
   48728:	pop	{pc}		; (ldr pc, [sp], #4)
   4872c:	andeq	r4, r4, r8, ror r9
   48730:	push	{r4, r5, r6, lr}
   48734:	subs	r4, r0, #0
   48738:	popeq	{r4, r5, r6, pc}
   4873c:	ldrd	r2, [r4, #128]	; 0x80
   48740:	ldr	r5, [r4]
   48744:	cmp	r2, #1
   48748:	sbcs	r3, r3, #0
   4874c:	blt	4875c <fputs@plt+0x375ec>
   48750:	mov	r1, r4
   48754:	mov	r0, r5
   48758:	bl	1aa80 <fputs@plt+0x9910>
   4875c:	mov	r0, r4
   48760:	bl	48464 <fputs@plt+0x372f4>
   48764:	ldr	r3, [pc, #72]	; 487b4 <fputs@plt+0x37644>
   48768:	mvn	r2, #0
   4876c:	str	r3, [r4, #40]	; 0x28
   48770:	mov	r3, #0
   48774:	str	r2, [r4, #76]	; 0x4c
   48778:	str	r3, [r4, #80]	; 0x50
   4877c:	mov	r1, #2
   48780:	str	r3, [r4, #92]	; 0x5c
   48784:	strb	r2, [r4, #88]	; 0x58
   48788:	str	r3, [r4, #104]	; 0x68
   4878c:	mov	r2, #0
   48790:	mov	r3, #0
   48794:	strb	r1, [r4, #86]	; 0x56
   48798:	mov	r1, #1
   4879c:	str	r1, [r4, #72]	; 0x48
   487a0:	strd	r2, [r4, #144]	; 0x90
   487a4:	mov	r1, r0
   487a8:	mov	r0, r5
   487ac:	pop	{r4, r5, r6, lr}
   487b0:	b	24a78 <fputs@plt+0x13908>
   487b4:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   487b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   487bc:	sub	sp, sp, #44	; 0x2c
   487c0:	subs	r9, r1, #0
   487c4:	mov	fp, r3
   487c8:	mov	r3, #0
   487cc:	mov	r4, r0
   487d0:	str	r2, [sp, #12]
   487d4:	str	r3, [sp, #32]
   487d8:	str	r3, [sp, #28]
   487dc:	str	r3, [sp, #24]
   487e0:	str	r3, [sp, #36]	; 0x24
   487e4:	moveq	r8, r9
   487e8:	moveq	r5, r9
   487ec:	beq	48804 <fputs@plt+0x37694>
   487f0:	ldr	r8, [r9]
   487f4:	mov	r3, #0
   487f8:	lsl	r2, r8, #4
   487fc:	bl	205a0 <fputs@plt+0xf430>
   48800:	mov	r5, r0
   48804:	ldr	r3, [sp, #12]
   48808:	mov	r7, r5
   4880c:	mov	r6, #0
   48810:	strh	r8, [r3]
   48814:	str	r5, [fp]
   48818:	cmp	r8, r6
   4881c:	bgt	488e4 <fputs@plt+0x37774>
   48820:	add	r0, sp, #24
   48824:	bl	1ac54 <fputs@plt+0x9ae4>
   48828:	ldrb	r0, [r4, #69]	; 0x45
   4882c:	cmp	r0, #0
   48830:	movne	r7, #0
   48834:	bne	489d4 <fputs@plt+0x37864>
   48838:	add	sp, sp, #44	; 0x2c
   4883c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48840:	ldr	r0, [r0, #16]
   48844:	b	48914 <fputs@plt+0x377a4>
   48848:	cmp	r3, #27
   4884c:	ldreq	r2, [r0, #8]
   48850:	beq	48958 <fputs@plt+0x377e8>
   48854:	ldr	r2, [r1, #8]
   48858:	b	48958 <fputs@plt+0x377e8>
   4885c:	mov	r0, sl
   48860:	bl	18f64 <fputs@plt+0x7df4>
   48864:	subs	r2, r0, #0
   48868:	subgt	r1, r2, #1
   4886c:	bgt	488b4 <fputs@plt+0x37744>
   48870:	ldr	r1, [sp, #20]
   48874:	mov	r3, sl
   48878:	add	r1, r1, #1
   4887c:	str	r1, [sp, #20]
   48880:	str	r1, [sp]
   48884:	mov	r0, r4
   48888:	ldr	r1, [pc, #368]	; 48a00 <fputs@plt+0x37890>
   4888c:	bl	38c54 <fputs@plt+0x27ae4>
   48890:	ldr	r2, [sp, #20]
   48894:	cmp	r2, #3
   48898:	mov	sl, r0
   4889c:	bls	48970 <fputs@plt+0x37800>
   488a0:	add	r1, sp, #20
   488a4:	mov	r0, #4
   488a8:	bl	3baf4 <fputs@plt+0x2a984>
   488ac:	b	48970 <fputs@plt+0x37800>
   488b0:	sub	r1, r1, #1
   488b4:	cmp	r1, #0
   488b8:	beq	488d4 <fputs@plt+0x37764>
   488bc:	ldrb	r0, [sl, r1]
   488c0:	ldr	r3, [pc, #316]	; 48a04 <fputs@plt+0x37894>
   488c4:	add	r0, r3, r0
   488c8:	ldrb	r0, [r0, #320]	; 0x140
   488cc:	tst	r0, #4
   488d0:	bne	488b0 <fputs@plt+0x37740>
   488d4:	ldrb	r0, [sl, r1]
   488d8:	cmp	r0, #58	; 0x3a
   488dc:	moveq	r2, r1
   488e0:	b	48870 <fputs@plt+0x37700>
   488e4:	ldrb	r3, [r4, #69]	; 0x45
   488e8:	cmp	r3, #0
   488ec:	bne	48820 <fputs@plt+0x376b0>
   488f0:	mov	r3, #20
   488f4:	ldr	r2, [r9, #4]
   488f8:	mul	r3, r3, r6
   488fc:	add	r1, r2, r3
   48900:	ldr	r0, [r2, r3]
   48904:	bl	1714c <fputs@plt+0x5fdc>
   48908:	ldr	r2, [r1, #4]
   4890c:	cmp	r2, #0
   48910:	bne	48958 <fputs@plt+0x377e8>
   48914:	ldrb	r3, [r0]
   48918:	cmp	r3, #122	; 0x7a
   4891c:	beq	48840 <fputs@plt+0x376d0>
   48920:	cmp	r3, #152	; 0x98
   48924:	bne	48848 <fputs@plt+0x376d8>
   48928:	ldr	r2, [r0, #44]	; 0x2c
   4892c:	cmp	r2, #0
   48930:	beq	48854 <fputs@plt+0x376e4>
   48934:	ldrsh	r3, [r0, #32]
   48938:	cmp	r3, #0
   4893c:	bge	48950 <fputs@plt+0x377e0>
   48940:	ldrsh	r3, [r2, #32]
   48944:	cmp	r3, #0
   48948:	ldrlt	r2, [pc, #184]	; 48a08 <fputs@plt+0x37898>
   4894c:	blt	48958 <fputs@plt+0x377e8>
   48950:	ldr	r2, [r2, #4]
   48954:	ldr	r2, [r2, r3, lsl #4]
   48958:	ldr	r1, [pc, #172]	; 48a0c <fputs@plt+0x3789c>
   4895c:	mov	r0, r4
   48960:	bl	38c54 <fputs@plt+0x27ae4>
   48964:	mov	r2, #0
   48968:	str	r2, [sp, #20]
   4896c:	mov	sl, r0
   48970:	cmp	sl, #0
   48974:	beq	4898c <fputs@plt+0x3781c>
   48978:	mov	r1, sl
   4897c:	add	r0, sp, #24
   48980:	bl	15ac0 <fputs@plt+0x4950>
   48984:	cmp	r0, #0
   48988:	bne	4885c <fputs@plt+0x376ec>
   4898c:	cmp	sl, #0
   48990:	str	sl, [r7]
   48994:	beq	489b8 <fputs@plt+0x37848>
   48998:	mov	r2, r7
   4899c:	mov	r1, sl
   489a0:	add	r0, sp, #24
   489a4:	bl	1eb2c <fputs@plt+0xd9bc>
   489a8:	cmp	r7, r0
   489ac:	bne	489b8 <fputs@plt+0x37848>
   489b0:	mov	r0, r4
   489b4:	bl	1ae98 <fputs@plt+0x9d28>
   489b8:	add	r6, r6, #1
   489bc:	add	r7, r7, #16
   489c0:	b	48818 <fputs@plt+0x376a8>
   489c4:	ldr	r1, [r5, r7, lsl #4]
   489c8:	mov	r0, r4
   489cc:	bl	1e0ec <fputs@plt+0xcf7c>
   489d0:	add	r7, r7, #1
   489d4:	cmp	r6, r7
   489d8:	bne	489c4 <fputs@plt+0x37854>
   489dc:	mov	r0, r4
   489e0:	mov	r1, r5
   489e4:	bl	1e0ec <fputs@plt+0xcf7c>
   489e8:	ldr	r2, [sp, #12]
   489ec:	mov	r3, #0
   489f0:	str	r3, [fp]
   489f4:	mov	r0, #7
   489f8:	strh	r3, [r2]
   489fc:	b	48838 <fputs@plt+0x376c8>
   48a00:	andeq	r8, r7, r2, asr #26
   48a04:	strheq	r4, [r7], -r0
   48a08:	andeq	r9, r7, r3, ror #5
   48a0c:	andeq	r7, r7, r0, asr fp
   48a10:	push	{r4, r5, r6, r7, r8, lr}
   48a14:	mov	r7, r0
   48a18:	ldr	r5, [r0]
   48a1c:	mov	r2, #0
   48a20:	mov	r8, r1
   48a24:	ldr	r4, [r5, #24]
   48a28:	bic	r3, r4, #4
   48a2c:	orr	r3, r3, #64	; 0x40
   48a30:	str	r3, [r5, #24]
   48a34:	bl	1c2a0 <fputs@plt+0xb130>
   48a38:	ldr	r3, [r7, #68]	; 0x44
   48a3c:	cmp	r3, #0
   48a40:	beq	48a54 <fputs@plt+0x378e4>
   48a44:	mov	r4, #0
   48a48:	mov	r0, r4
   48a4c:	pop	{r4, r5, r6, r7, r8, pc}
   48a50:	mov	r8, r6
   48a54:	ldr	r6, [r8, #48]	; 0x30
   48a58:	cmp	r6, #0
   48a5c:	bne	48a50 <fputs@plt+0x378e0>
   48a60:	str	r4, [r5, #24]
   48a64:	mov	r2, #72	; 0x48
   48a68:	mov	r3, #0
   48a6c:	mov	r0, r5
   48a70:	bl	205a0 <fputs@plt+0xf430>
   48a74:	subs	r4, r0, #0
   48a78:	beq	48a44 <fputs@plt+0x378d4>
   48a7c:	mov	r3, #1
   48a80:	strh	r3, [r4, #36]	; 0x24
   48a84:	mov	r3, #200	; 0xc8
   48a88:	strh	r3, [r4, #38]	; 0x26
   48a8c:	add	r2, r4, #34	; 0x22
   48a90:	add	r3, r4, #4
   48a94:	ldr	r1, [r8]
   48a98:	str	r6, [r4]
   48a9c:	ldr	r0, [r7]
   48aa0:	bl	487b8 <fputs@plt+0x37648>
   48aa4:	mov	r2, r8
   48aa8:	mov	r1, r4
   48aac:	mov	r0, r7
   48ab0:	bl	35ca0 <fputs@plt+0x24b30>
   48ab4:	mvn	r3, #0
   48ab8:	strh	r3, [r4, #32]
   48abc:	ldrb	r3, [r5, #69]	; 0x45
   48ac0:	cmp	r3, #0
   48ac4:	beq	48a48 <fputs@plt+0x378d8>
   48ac8:	mov	r1, r4
   48acc:	mov	r0, r5
   48ad0:	bl	1ed08 <fputs@plt+0xdb98>
   48ad4:	mov	r4, r6
   48ad8:	b	48a48 <fputs@plt+0x378d8>
   48adc:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   48ae0:	mov	r7, r0
   48ae4:	ldrb	r3, [r1, #42]	; 0x2a
   48ae8:	mov	r6, r1
   48aec:	ldr	r5, [r0]
   48af0:	tst	r3, #16
   48af4:	bne	48b0c <fputs@plt+0x3799c>
   48af8:	ldrb	r4, [r6, #42]	; 0x2a
   48afc:	ands	r4, r4, #16
   48b00:	beq	48ba4 <fputs@plt+0x37a34>
   48b04:	mov	r4, #0
   48b08:	b	48c08 <fputs@plt+0x37a98>
   48b0c:	ldr	r1, [r1, #56]	; 0x38
   48b10:	mov	r0, r5
   48b14:	bl	1cba8 <fputs@plt+0xba38>
   48b18:	subs	r4, r0, #0
   48b1c:	bne	48af8 <fputs@plt+0x37988>
   48b20:	ldr	r3, [r6, #52]	; 0x34
   48b24:	add	r0, r5, #320	; 0x140
   48b28:	ldr	r1, [r3]
   48b2c:	bl	15ac0 <fputs@plt+0x4950>
   48b30:	subs	r2, r0, #0
   48b34:	bne	48b50 <fputs@plt+0x379e0>
   48b38:	ldr	r3, [r6, #52]	; 0x34
   48b3c:	ldr	r1, [pc, #376]	; 48cbc <fputs@plt+0x37b4c>
   48b40:	ldr	r2, [r3]
   48b44:	mov	r0, r7
   48b48:	bl	319cc <fputs@plt+0x2085c>
   48b4c:	b	48b9c <fputs@plt+0x37a2c>
   48b50:	ldr	r1, [r2]
   48b54:	add	r3, sp, #16
   48b58:	mov	r0, r5
   48b5c:	str	r4, [r3, #-4]!
   48b60:	str	r3, [sp]
   48b64:	ldr	r3, [r1, #8]
   48b68:	mov	r1, r6
   48b6c:	bl	38d28 <fputs@plt+0x27bb8>
   48b70:	subs	r4, r0, #0
   48b74:	beq	48b88 <fputs@plt+0x37a18>
   48b78:	ldr	r2, [sp, #12]
   48b7c:	ldr	r1, [pc, #316]	; 48cc0 <fputs@plt+0x37b50>
   48b80:	mov	r0, r7
   48b84:	bl	319cc <fputs@plt+0x2085c>
   48b88:	ldr	r1, [sp, #12]
   48b8c:	mov	r0, r5
   48b90:	bl	1e0ec <fputs@plt+0xcf7c>
   48b94:	cmp	r4, #0
   48b98:	beq	48af8 <fputs@plt+0x37988>
   48b9c:	mov	r4, #1
   48ba0:	b	48c08 <fputs@plt+0x37a98>
   48ba4:	ldrsh	r8, [r6, #34]	; 0x22
   48ba8:	cmp	r8, #0
   48bac:	bgt	48c08 <fputs@plt+0x37a98>
   48bb0:	ldrne	r2, [r6]
   48bb4:	ldrne	r1, [pc, #264]	; 48cc4 <fputs@plt+0x37b54>
   48bb8:	bne	48b44 <fputs@plt+0x379d4>
   48bbc:	ldr	r4, [r6, #24]
   48bc0:	cmp	r4, #0
   48bc4:	beq	48c14 <fputs@plt+0x37aa4>
   48bc8:	ldr	r3, [r5, #256]	; 0x100
   48bcc:	mov	r1, r4
   48bd0:	add	r3, r3, #1
   48bd4:	str	r3, [r5, #256]	; 0x100
   48bd8:	add	r2, r6, #34	; 0x22
   48bdc:	add	r3, r6, #4
   48be0:	ldr	r0, [r7]
   48be4:	bl	487b8 <fputs@plt+0x37648>
   48be8:	ldr	r3, [r5, #256]	; 0x100
   48bec:	mov	r4, r8
   48bf0:	sub	r3, r3, #1
   48bf4:	str	r3, [r5, #256]	; 0x100
   48bf8:	ldr	r2, [r6, #64]	; 0x40
   48bfc:	ldrh	r3, [r2, #78]	; 0x4e
   48c00:	orr	r3, r3, #2
   48c04:	strh	r3, [r2, #78]	; 0x4e
   48c08:	mov	r0, r4
   48c0c:	add	sp, sp, #16
   48c10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   48c14:	mov	r2, r4
   48c18:	ldr	r1, [r6, #12]
   48c1c:	mov	r0, r5
   48c20:	bl	22fe8 <fputs@plt+0x11e78>
   48c24:	subs	r8, r0, #0
   48c28:	moveq	r4, #1
   48c2c:	beq	48bf8 <fputs@plt+0x37a88>
   48c30:	ldr	r1, [r8, #28]
   48c34:	mov	r0, r7
   48c38:	ldr	r9, [r7, #72]	; 0x48
   48c3c:	bl	17a94 <fputs@plt+0x6924>
   48c40:	mvn	r3, #0
   48c44:	strh	r3, [r6, #34]	; 0x22
   48c48:	ldr	r3, [r5, #256]	; 0x100
   48c4c:	ldr	sl, [r5, #296]	; 0x128
   48c50:	add	r3, r3, #1
   48c54:	str	r3, [r5, #256]	; 0x100
   48c58:	str	r4, [r5, #296]	; 0x128
   48c5c:	mov	r1, r8
   48c60:	mov	r0, r7
   48c64:	bl	48a10 <fputs@plt+0x378a0>
   48c68:	ldr	r3, [r5, #256]	; 0x100
   48c6c:	str	sl, [r5, #296]	; 0x128
   48c70:	sub	r3, r3, #1
   48c74:	str	r3, [r5, #256]	; 0x100
   48c78:	str	r9, [r7, #72]	; 0x48
   48c7c:	subs	r1, r0, #0
   48c80:	strheq	r1, [r6, #34]	; 0x22
   48c84:	moveq	r4, #1
   48c88:	beq	48cac <fputs@plt+0x37b3c>
   48c8c:	ldrsh	r3, [r1, #34]	; 0x22
   48c90:	mov	r0, r5
   48c94:	strh	r3, [r6, #34]	; 0x22
   48c98:	ldr	r3, [r1, #4]
   48c9c:	str	r3, [r6, #4]
   48ca0:	strh	r4, [r1, #34]	; 0x22
   48ca4:	str	r4, [r1, #4]
   48ca8:	bl	1ed08 <fputs@plt+0xdb98>
   48cac:	mov	r1, r8
   48cb0:	mov	r0, r5
   48cb4:	bl	1eff0 <fputs@plt+0xde80>
   48cb8:	b	48bf8 <fputs@plt+0x37a88>
   48cbc:	andeq	r8, r7, sl, asr #26
   48cc0:	andeq	r7, r7, r0, asr fp
   48cc4:	andeq	r8, r7, sp, asr sp
   48cc8:	push	{r4, r5, r6, lr}
   48ccc:	mov	r5, r0
   48cd0:	ldr	r0, [r2]
   48cd4:	bl	25e10 <fputs@plt+0x14ca0>
   48cd8:	cmp	r0, #1
   48cdc:	movge	r4, r0
   48ce0:	movlt	r4, #1
   48ce4:	mov	r2, r4
   48ce8:	asr	r3, r4, #31
   48cec:	mov	r0, r5
   48cf0:	bl	27ff0 <fputs@plt+0x16e80>
   48cf4:	subs	r6, r0, #0
   48cf8:	popeq	{r4, r5, r6, pc}
   48cfc:	mov	r1, r6
   48d00:	mov	r0, r4
   48d04:	bl	3baf4 <fputs@plt+0x2a984>
   48d08:	mov	r2, r4
   48d0c:	mov	r1, r6
   48d10:	mov	r0, r5
   48d14:	ldr	r3, [pc, #4]	; 48d20 <fputs@plt+0x37bb0>
   48d18:	pop	{r4, r5, r6, lr}
   48d1c:	b	2807c <fputs@plt+0x16f0c>
   48d20:	ldrdeq	sl, [r1], -ip
   48d24:	push	{r0, r1, r4, lr}
   48d28:	mov	r4, r0
   48d2c:	mov	r1, sp
   48d30:	mov	r0, #8
   48d34:	bl	3baf4 <fputs@plt+0x2a984>
   48d38:	ldrd	r2, [sp]
   48d3c:	cmp	r2, #0
   48d40:	sbcs	r1, r3, #0
   48d44:	bge	48d58 <fputs@plt+0x37be8>
   48d48:	rsbs	r2, r2, #0
   48d4c:	bic	r3, r3, #-2147483648	; 0x80000000
   48d50:	rsc	r3, r3, #0
   48d54:	strd	r2, [sp]
   48d58:	ldrd	r2, [sp]
   48d5c:	mov	r0, r4
   48d60:	bl	25ebc <fputs@plt+0x14d4c>
   48d64:	add	sp, sp, #8
   48d68:	pop	{r4, pc}
   48d6c:	push	{r4, r5, r6, lr}
   48d70:	mov	r6, r0
   48d74:	bl	26cf8 <fputs@plt+0x15b88>
   48d78:	subs	r5, r0, #0
   48d7c:	bne	48dc4 <fputs@plt+0x37c54>
   48d80:	ldr	r4, [pc, #88]	; 48de0 <fputs@plt+0x37c70>
   48d84:	mov	r2, r5
   48d88:	ldr	r3, [r4, #340]	; 0x154
   48d8c:	ldr	r0, [r4, #344]	; 0x158
   48d90:	cmp	r2, r3
   48d94:	bne	48dcc <fputs@plt+0x37c5c>
   48d98:	add	r2, r2, #1
   48d9c:	mov	r3, #0
   48da0:	lsl	r2, r2, #2
   48da4:	bl	27394 <fputs@plt+0x16224>
   48da8:	cmp	r0, #0
   48dac:	moveq	r5, #7
   48db0:	ldrne	r3, [r4, #340]	; 0x154
   48db4:	strne	r0, [r4, #344]	; 0x158
   48db8:	strne	r6, [r0, r3, lsl #2]
   48dbc:	addne	r3, r3, #1
   48dc0:	strne	r3, [r4, #340]	; 0x154
   48dc4:	mov	r0, r5
   48dc8:	pop	{r4, r5, r6, pc}
   48dcc:	ldr	r1, [r0, r2, lsl #2]
   48dd0:	cmp	r1, r6
   48dd4:	beq	48dc4 <fputs@plt+0x37c54>
   48dd8:	add	r2, r2, #1
   48ddc:	b	48d90 <fputs@plt+0x37c20>
   48de0:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   48de4:	push	{r4, r5, r6, lr}
   48de8:	bl	26cf8 <fputs@plt+0x15b88>
   48dec:	subs	r5, r0, #0
   48df0:	popne	{r4, r5, r6, pc}
   48df4:	ldr	r4, [pc, #16]	; 48e0c <fputs@plt+0x37c9c>
   48df8:	ldr	r0, [r4, #344]	; 0x158
   48dfc:	bl	1abdc <fputs@plt+0x9a6c>
   48e00:	str	r5, [r4, #344]	; 0x158
   48e04:	str	r5, [r4, #340]	; 0x154
   48e08:	pop	{r4, r5, r6, pc}
   48e0c:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   48e10:	push	{r4, r5, r6, lr}
   48e14:	ldr	r4, [pc, #152]	; 48eb4 <fputs@plt+0x37d44>
   48e18:	ldr	r3, [r4, #228]	; 0xe4
   48e1c:	cmp	r3, #0
   48e20:	beq	48e30 <fputs@plt+0x37cc0>
   48e24:	bl	48de4 <fputs@plt+0x37c74>
   48e28:	mov	r3, #0
   48e2c:	str	r3, [r4, #228]	; 0xe4
   48e30:	ldr	r3, [r4, #244]	; 0xf4
   48e34:	cmp	r3, #0
   48e38:	beq	48e58 <fputs@plt+0x37ce8>
   48e3c:	ldr	r3, [r4, #120]	; 0x78
   48e40:	cmp	r3, #0
   48e44:	beq	48e50 <fputs@plt+0x37ce0>
   48e48:	ldr	r0, [r4, #112]	; 0x70
   48e4c:	blx	r3
   48e50:	mov	r3, #0
   48e54:	str	r3, [r4, #244]	; 0xf4
   48e58:	ldr	r3, [r4, #240]	; 0xf0
   48e5c:	cmp	r3, #0
   48e60:	beq	48e9c <fputs@plt+0x37d2c>
   48e64:	ldr	r3, [r4, #64]	; 0x40
   48e68:	cmp	r3, #0
   48e6c:	beq	48e78 <fputs@plt+0x37d08>
   48e70:	ldr	r0, [r4, #68]	; 0x44
   48e74:	blx	r3
   48e78:	ldr	r5, [pc, #56]	; 48eb8 <fputs@plt+0x37d48>
   48e7c:	mov	r2, #32
   48e80:	mov	r1, #0
   48e84:	add	r0, r5, #216	; 0xd8
   48e88:	bl	10f48 <memset@plt>
   48e8c:	mov	r3, #0
   48e90:	str	r3, [r4, #240]	; 0xf0
   48e94:	str	r3, [r5, #624]	; 0x270
   48e98:	str	r3, [r5, #616]	; 0x268
   48e9c:	ldr	r3, [r4, #236]	; 0xec
   48ea0:	mov	r0, #0
   48ea4:	cmp	r3, #0
   48ea8:	movne	r3, #0
   48eac:	strne	r3, [r4, #236]	; 0xec
   48eb0:	pop	{r4, r5, r6, pc}
   48eb4:	andeq	ip, r8, r0, lsr r1
   48eb8:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   48ebc:	push	{r4, r5, r6, lr}
   48ec0:	mov	r6, r0
   48ec4:	bl	26cf8 <fputs@plt+0x15b88>
   48ec8:	subs	r4, r0, #0
   48ecc:	bne	48f14 <fputs@plt+0x37da4>
   48ed0:	bl	205c8 <fputs@plt+0xf458>
   48ed4:	mov	r3, r4
   48ed8:	mov	r2, #2
   48edc:	mov	r1, r6
   48ee0:	mov	r5, r0
   48ee4:	bl	28508 <fputs@plt+0x17398>
   48ee8:	mov	r1, #1
   48eec:	mov	r0, r5
   48ef0:	bl	2be50 <fputs@plt+0x1ace0>
   48ef4:	cmp	r0, #0
   48ef8:	moveq	r4, #7
   48efc:	beq	48f08 <fputs@plt+0x37d98>
   48f00:	bl	2673c <fputs@plt+0x155cc>
   48f04:	mov	r4, r0
   48f08:	mov	r0, r5
   48f0c:	bl	248c4 <fputs@plt+0x13754>
   48f10:	uxtb	r4, r4
   48f14:	mov	r0, r4
   48f18:	pop	{r4, r5, r6, pc}
   48f1c:	ldr	r0, [r0, #12]
   48f20:	bx	lr
   48f24:	push	{r4, r5, r6, lr}
   48f28:	mov	r5, r0
   48f2c:	bl	1676c <fputs@plt+0x55fc>
   48f30:	ldr	r6, [pc, #72]	; 48f80 <fputs@plt+0x37e10>
   48f34:	mov	r4, #0
   48f38:	ldr	r3, [r5, #20]
   48f3c:	cmp	r4, r3
   48f40:	blt	48f4c <fputs@plt+0x37ddc>
   48f44:	mov	r0, #0
   48f48:	pop	{r4, r5, r6, pc}
   48f4c:	ldr	r3, [r5, #16]
   48f50:	add	r3, r3, r4, lsl #4
   48f54:	ldr	r3, [r3, #4]
   48f58:	cmp	r3, #0
   48f5c:	beq	48f78 <fputs@plt+0x37e08>
   48f60:	ldr	r3, [r3, #4]
   48f64:	ldr	r3, [r3]
   48f68:	ldr	r3, [r3, #212]	; 0xd4
   48f6c:	ldr	r0, [r3, #44]	; 0x2c
   48f70:	ldr	r3, [r6, #156]	; 0x9c
   48f74:	blx	r3
   48f78:	add	r4, r4, #1
   48f7c:	b	48f38 <fputs@plt+0x37dc8>
   48f80:	andeq	ip, r8, r0, lsr r1
   48f84:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   48f88:	mov	r8, r0
   48f8c:	bl	1676c <fputs@plt+0x55fc>
   48f90:	mov	r6, #0
   48f94:	mov	r7, r6
   48f98:	mov	r9, #1
   48f9c:	ldr	r3, [r8, #20]
   48fa0:	cmp	r3, r7
   48fa4:	movle	r4, #0
   48fa8:	ble	48fdc <fputs@plt+0x37e6c>
   48fac:	ldr	r3, [r8, #16]
   48fb0:	add	r3, r3, r7, lsl #4
   48fb4:	ldr	r4, [r3, #4]
   48fb8:	cmp	r4, #0
   48fbc:	beq	48fd0 <fputs@plt+0x37e60>
   48fc0:	ldrb	r3, [r4, #8]
   48fc4:	cmp	r3, #2
   48fc8:	beq	49020 <fputs@plt+0x37eb0>
   48fcc:	mov	r4, #0
   48fd0:	cmp	r4, #0
   48fd4:	add	r7, r7, #1
   48fd8:	beq	48f9c <fputs@plt+0x37e2c>
   48fdc:	eor	r6, r6, #1
   48fe0:	cmp	r4, #0
   48fe4:	orrne	r6, r6, #1
   48fe8:	cmp	r6, #0
   48fec:	moveq	r4, #5
   48ff0:	mov	r0, r4
   48ff4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   48ff8:	ldrsh	r3, [r1, #26]
   48ffc:	ldr	sl, [r1, #12]
   49000:	cmp	r3, #0
   49004:	movne	r4, #0
   49008:	bne	49018 <fputs@plt+0x37ea8>
   4900c:	mov	r0, r5
   49010:	bl	45a2c <fputs@plt+0x348bc>
   49014:	mov	r4, r0
   49018:	mov	r1, sl
   4901c:	b	49048 <fputs@plt+0x37ed8>
   49020:	ldr	r3, [r4, #4]
   49024:	ldr	r5, [r3]
   49028:	ldrb	r3, [r5, #16]
   4902c:	ldr	r4, [r5, #44]	; 0x2c
   49030:	cmp	r3, #0
   49034:	bne	49060 <fputs@plt+0x37ef0>
   49038:	ldr	r3, [r5, #212]	; 0xd4
   4903c:	ldr	r0, [r3]
   49040:	bl	1d334 <fputs@plt+0xc1c4>
   49044:	mov	r1, r0
   49048:	cmp	r1, #0
   4904c:	clz	r3, r4
   49050:	lsr	r3, r3, #5
   49054:	moveq	r3, #0
   49058:	cmp	r3, #0
   4905c:	bne	48ff8 <fputs@plt+0x37e88>
   49060:	cmp	r4, #5
   49064:	bne	48fd0 <fputs@plt+0x37e60>
   49068:	mov	r6, r9
   4906c:	b	48fcc <fputs@plt+0x37e5c>
   49070:	push	{r1, r2, r3}
   49074:	push	{r0, r1, r4, r5, lr}
   49078:	add	ip, sp, #24
   4907c:	ldr	r3, [sp, #20]
   49080:	ldr	r2, [pc, #272]	; 49198 <fputs@plt+0x38028>
   49084:	mov	r4, r0
   49088:	cmp	r3, r2
   4908c:	str	ip, [sp, #4]
   49090:	beq	490c0 <fputs@plt+0x37f50>
   49094:	add	r2, r2, #1
   49098:	cmp	r3, r2
   4909c:	beq	490f8 <fputs@plt+0x37f88>
   490a0:	add	r2, r2, #1
   490a4:	cmp	r3, r2
   490a8:	beq	49178 <fputs@plt+0x38008>
   490ac:	cmp	r3, #1004	; 0x3ec
   490b0:	movne	r0, #1
   490b4:	bne	490e8 <fputs@plt+0x37f78>
   490b8:	mov	r5, #2
   490bc:	b	490fc <fputs@plt+0x37f8c>
   490c0:	add	r3, sp, #36	; 0x24
   490c4:	str	r3, [sp, #4]
   490c8:	ldr	r3, [r0, #264]	; 0x108
   490cc:	ldr	r1, [sp, #24]
   490d0:	cmp	r3, #0
   490d4:	ldr	r2, [ip, #4]
   490d8:	movne	r0, #5
   490dc:	bne	490e8 <fputs@plt+0x37f78>
   490e0:	ldr	r3, [ip, #8]
   490e4:	bl	21a78 <fputs@plt+0x10908>
   490e8:	add	sp, sp, #8
   490ec:	pop	{r4, r5, lr}
   490f0:	add	sp, sp, #12
   490f4:	bx	lr
   490f8:	mov	r5, #0
   490fc:	ldr	r2, [sp, #4]
   49100:	mov	r3, r2
   49104:	ldr	r1, [r2, #4]
   49108:	ldr	r0, [r3], #8
   4910c:	cmp	r0, #0
   49110:	str	r3, [sp, #4]
   49114:	ldr	r3, [r4, #24]
   49118:	ble	49180 <fputs@plt+0x38010>
   4911c:	ldr	r2, [pc, #120]	; 4919c <fputs@plt+0x3802c>
   49120:	add	r2, r2, r5, lsl #3
   49124:	ldr	r2, [r2, #3728]	; 0xe90
   49128:	orr	r2, r2, r3
   4912c:	str	r2, [r4, #24]
   49130:	ldr	r2, [r4, #24]
   49134:	cmp	r3, r2
   49138:	beq	49144 <fputs@plt+0x37fd4>
   4913c:	mov	r0, r4
   49140:	bl	16f64 <fputs@plt+0x5df4>
   49144:	cmp	r1, #0
   49148:	moveq	r0, r1
   4914c:	beq	490e8 <fputs@plt+0x37f78>
   49150:	ldr	r3, [pc, #68]	; 4919c <fputs@plt+0x3802c>
   49154:	ldr	r2, [r4, #24]
   49158:	add	r5, r3, r5, lsl #3
   4915c:	mov	r0, #0
   49160:	ldr	r3, [r5, #3728]	; 0xe90
   49164:	tst	r2, r3
   49168:	movne	r3, #1
   4916c:	moveq	r3, #0
   49170:	str	r3, [r1]
   49174:	b	490e8 <fputs@plt+0x37f78>
   49178:	mov	r5, #1
   4917c:	b	490fc <fputs@plt+0x37f8c>
   49180:	bne	49130 <fputs@plt+0x37fc0>
   49184:	ldr	r2, [pc, #16]	; 4919c <fputs@plt+0x3802c>
   49188:	add	r2, r2, r5, lsl #3
   4918c:	ldr	r2, [r2, #3728]	; 0xe90
   49190:	bic	r2, r3, r2
   49194:	b	4912c <fputs@plt+0x37fbc>
   49198:	andeq	r0, r0, r9, ror #7
   4919c:	strheq	r4, [r7], -r0
   491a0:	ldrd	r0, [r0, #32]
   491a4:	bx	lr
   491a8:	ldr	r0, [r0, #84]	; 0x54
   491ac:	bx	lr
   491b0:	ldr	r0, [r0, #88]	; 0x58
   491b4:	bx	lr
   491b8:	mov	r1, #0
   491bc:	b	47458 <fputs@plt+0x362e8>
   491c0:	mov	r1, #1
   491c4:	b	47458 <fputs@plt+0x362e8>
   491c8:	mov	r3, r0
   491cc:	str	r1, [r0, #380]	; 0x17c
   491d0:	str	r2, [r0, #384]	; 0x180
   491d4:	mov	r0, #0
   491d8:	str	r0, [r3, #388]	; 0x184
   491dc:	str	r0, [r3, #428]	; 0x1ac
   491e0:	bx	lr
   491e4:	cmp	r1, #0
   491e8:	movle	r3, #0
   491ec:	strgt	r2, [r0, #304]	; 0x130
   491f0:	strgt	r1, [r0, #312]	; 0x138
   491f4:	strle	r3, [r0, #304]	; 0x130
   491f8:	strle	r3, [r0, #312]	; 0x138
   491fc:	str	r3, [r0, #308]	; 0x134
   49200:	bx	lr
   49204:	cmp	r1, #0
   49208:	mov	r3, #0
   4920c:	ldrgt	r2, [pc, #36]	; 49238 <fputs@plt+0x380c8>
   49210:	strgt	r0, [r0, #384]	; 0x180
   49214:	strgt	r2, [r0, #380]	; 0x17c
   49218:	strgt	r3, [r0, #388]	; 0x184
   4921c:	strgt	r1, [r0, #428]	; 0x1ac
   49220:	strle	r3, [r0, #380]	; 0x17c
   49224:	strle	r3, [r0, #384]	; 0x180
   49228:	strle	r3, [r0, #388]	; 0x184
   4922c:	strle	r3, [r0, #428]	; 0x1ac
   49230:	mov	r0, #0
   49234:	bx	lr
   49238:	andeq	ip, r1, r8, ror #30
   4923c:	mov	r3, #1
   49240:	str	r3, [r0, #248]	; 0xf8
   49244:	bx	lr
   49248:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4924c:	sub	sp, sp, #36	; 0x24
   49250:	mov	r9, r3
   49254:	ldr	r5, [sp, #88]	; 0x58
   49258:	add	r6, sp, #72	; 0x48
   4925c:	ldr	r3, [sp, #84]	; 0x54
   49260:	cmp	r5, #0
   49264:	mov	r7, r0
   49268:	mov	r8, r2
   4926c:	ldm	r6, {r6, sl, fp}
   49270:	str	r3, [sp, #24]
   49274:	beq	49308 <fputs@plt+0x38198>
   49278:	mov	r2, #12
   4927c:	mov	r3, #0
   49280:	str	r1, [sp, #28]
   49284:	bl	205a0 <fputs@plt+0xf430>
   49288:	ldr	r1, [sp, #28]
   4928c:	subs	r4, r0, #0
   49290:	bne	492b4 <fputs@plt+0x38144>
   49294:	mov	r0, r6
   49298:	blx	r5
   4929c:	mov	r8, #1
   492a0:	mov	r1, r8
   492a4:	mov	r0, r7
   492a8:	add	sp, sp, #36	; 0x24
   492ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   492b0:	b	24a78 <fputs@plt+0x13908>
   492b4:	stmib	r4, {r5, r6}
   492b8:	ldr	r3, [sp, #24]
   492bc:	mov	r2, r8
   492c0:	str	r3, [sp, #12]
   492c4:	str	r4, [sp, #16]
   492c8:	stm	sp, {r6, sl, fp}
   492cc:	mov	r3, r9
   492d0:	mov	r0, r7
   492d4:	bl	31630 <fputs@plt+0x204c0>
   492d8:	cmp	r4, #0
   492dc:	mov	r8, r0
   492e0:	beq	492a0 <fputs@plt+0x38130>
   492e4:	ldr	r3, [r4]
   492e8:	cmp	r3, #0
   492ec:	bne	492a0 <fputs@plt+0x38130>
   492f0:	mov	r0, r6
   492f4:	blx	r5
   492f8:	mov	r1, r4
   492fc:	mov	r0, r7
   49300:	bl	1e0ec <fputs@plt+0xcf7c>
   49304:	b	492a0 <fputs@plt+0x38130>
   49308:	mov	r4, r5
   4930c:	b	492b8 <fputs@plt+0x38148>
   49310:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   49314:	mov	ip, #0
   49318:	str	ip, [sp, #16]
   4931c:	ldr	ip, [sp, #44]	; 0x2c
   49320:	str	ip, [sp, #12]
   49324:	ldr	ip, [sp, #40]	; 0x28
   49328:	str	ip, [sp, #8]
   4932c:	ldr	ip, [sp, #36]	; 0x24
   49330:	str	ip, [sp, #4]
   49334:	ldr	ip, [sp, #32]
   49338:	str	ip, [sp]
   4933c:	bl	49248 <fputs@plt+0x380d8>
   49340:	add	sp, sp, #28
   49344:	pop	{pc}		; (ldr pc, [sp], #4)
   49348:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4934c:	sub	sp, sp, #28
   49350:	add	r8, sp, #64	; 0x40
   49354:	mov	r6, r2
   49358:	mvn	r2, #0
   4935c:	mov	r4, r0
   49360:	mov	r7, r3
   49364:	ldm	r8, {r8, r9, sl, fp}
   49368:	bl	28b18 <fputs@plt+0x179a8>
   4936c:	mov	r3, #0
   49370:	mov	r2, r6
   49374:	str	r3, [sp, #16]
   49378:	stm	sp, {r8, r9, sl, fp}
   4937c:	mov	r3, r7
   49380:	mov	r5, r0
   49384:	mov	r1, r0
   49388:	mov	r0, r4
   4938c:	bl	31630 <fputs@plt+0x204c0>
   49390:	mov	r1, r5
   49394:	mov	r6, r0
   49398:	mov	r0, r4
   4939c:	bl	1e0ec <fputs@plt+0xcf7c>
   493a0:	mov	r1, r6
   493a4:	mov	r0, r4
   493a8:	add	sp, sp, #28
   493ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   493b0:	b	24a78 <fputs@plt+0x13908>
   493b4:	push	{r4, r5, r6, r7, lr}
   493b8:	sub	sp, sp, #28
   493bc:	mov	r4, #0
   493c0:	str	r4, [sp]
   493c4:	mov	r3, #1
   493c8:	mov	r6, r1
   493cc:	mov	r5, r0
   493d0:	mov	r7, r2
   493d4:	bl	20740 <fputs@plt+0xf5d0>
   493d8:	cmp	r0, #0
   493dc:	movne	r1, r4
   493e0:	bne	49410 <fputs@plt+0x382a0>
   493e4:	ldr	r3, [pc, #52]	; 49420 <fputs@plt+0x382b0>
   493e8:	str	r0, [sp, #16]
   493ec:	str	r0, [sp, #12]
   493f0:	stm	sp, {r0, r3}
   493f4:	str	r0, [sp, #8]
   493f8:	mov	r1, r6
   493fc:	mov	r3, #1
   49400:	mov	r2, r7
   49404:	mov	r0, r5
   49408:	bl	31630 <fputs@plt+0x204c0>
   4940c:	mov	r1, r0
   49410:	mov	r0, r5
   49414:	add	sp, sp, #28
   49418:	pop	{r4, r5, r6, r7, lr}
   4941c:	b	24a78 <fputs@plt+0x13908>
   49420:			; <UNDEFINED> instruction: 0x0003bab8
   49424:	mov	r3, r0
   49428:	ldr	r0, [r0, #184]	; 0xb8
   4942c:	str	r1, [r3, #180]	; 0xb4
   49430:	str	r2, [r3, #184]	; 0xb8
   49434:	bx	lr
   49438:	mov	r3, r0
   4943c:	ldr	r0, [r0, #192]	; 0xc0
   49440:	str	r1, [r3, #188]	; 0xbc
   49444:	str	r2, [r3, #192]	; 0xc0
   49448:	bx	lr
   4944c:	mov	r3, r0
   49450:	ldr	r0, [r0, #196]	; 0xc4
   49454:	str	r1, [r3, #200]	; 0xc8
   49458:	str	r2, [r3, #196]	; 0xc4
   4945c:	bx	lr
   49460:	mov	r3, r0
   49464:	ldr	r0, [r0, #212]	; 0xd4
   49468:	str	r1, [r3, #216]	; 0xd8
   4946c:	str	r2, [r3, #212]	; 0xd4
   49470:	bx	lr
   49474:	mov	r3, r0
   49478:	ldr	r0, [r0, #204]	; 0xcc
   4947c:	str	r1, [r3, #208]	; 0xd0
   49480:	str	r2, [r3, #204]	; 0xcc
   49484:	bx	lr
   49488:	cmp	r1, #0
   4948c:	movle	r3, #0
   49490:	ldrgt	r3, [pc, #20]	; 494ac <fputs@plt+0x3833c>
   49494:	strgt	r1, [r0, #224]	; 0xe0
   49498:	strgt	r3, [r0, #220]	; 0xdc
   4949c:	strle	r3, [r0, #220]	; 0xdc
   494a0:	strle	r3, [r0, #224]	; 0xe0
   494a4:	mov	r0, #0
   494a8:	bx	lr
   494ac:	andeq	r9, r4, ip, lsl r5
   494b0:	mov	r3, r0
   494b4:	ldr	r0, [r0, #224]	; 0xe0
   494b8:	str	r1, [r3, #220]	; 0xdc
   494bc:	str	r2, [r3, #224]	; 0xe0
   494c0:	bx	lr
   494c4:	push	{lr}		; (str lr, [sp, #-4]!)
   494c8:	cmp	r3, #0
   494cc:	ldr	ip, [sp, #4]
   494d0:	mvnne	lr, #0
   494d4:	strne	lr, [r3]
   494d8:	cmp	ip, #0
   494dc:	mvnne	lr, #0
   494e0:	strne	lr, [ip]
   494e4:	cmp	r2, #3
   494e8:	bhi	494f8 <fputs@plt+0x38388>
   494ec:	str	ip, [sp, #4]
   494f0:	pop	{lr}		; (ldr lr, [sp], #4)
   494f4:	b	47a24 <fputs@plt+0x368b4>
   494f8:	mov	r0, #21
   494fc:	pop	{pc}		; (ldr pc, [sp], #4)
   49500:	mov	r3, #0
   49504:	push	{r0, r1, r2, lr}
   49508:	mov	r2, r3
   4950c:	str	r3, [sp]
   49510:	bl	47a24 <fputs@plt+0x368b4>
   49514:	add	sp, sp, #12
   49518:	pop	{pc}		; (ldr pc, [sp], #4)
   4951c:	cmp	r0, r3
   49520:	bgt	4954c <fputs@plt+0x383dc>
   49524:	push	{r4, r5, r6, lr}
   49528:	mov	r5, r2
   4952c:	mov	r4, r1
   49530:	bl	14a14 <fputs@plt+0x38a4>
   49534:	mov	r1, r5
   49538:	mov	r0, r4
   4953c:	bl	49500 <fputs@plt+0x38390>
   49540:	bl	14a2c <fputs@plt+0x38bc>
   49544:	mov	r0, #0
   49548:	pop	{r4, r5, r6, pc}
   4954c:	mov	r0, #0
   49550:	bx	lr
   49554:	push	{r4, lr}
   49558:	subs	r4, r0, #0
   4955c:	bne	49568 <fputs@plt+0x383f8>
   49560:	ldr	r0, [pc, #64]	; 495a8 <fputs@plt+0x38438>
   49564:	pop	{r4, pc}
   49568:	bl	30f40 <fputs@plt+0x1fdd0>
   4956c:	cmp	r0, #0
   49570:	bne	49584 <fputs@plt+0x38414>
   49574:	ldr	r0, [pc, #48]	; 495ac <fputs@plt+0x3843c>
   49578:	bl	2e454 <fputs@plt+0x1d2e4>
   4957c:	pop	{r4, lr}
   49580:	b	1cf1c <fputs@plt+0xbdac>
   49584:	ldrb	r3, [r4, #69]	; 0x45
   49588:	cmp	r3, #0
   4958c:	bne	49560 <fputs@plt+0x383f0>
   49590:	ldr	r0, [r4, #240]	; 0xf0
   49594:	bl	2be94 <fputs@plt+0x1ad24>
   49598:	cmp	r0, #0
   4959c:	popne	{r4, pc}
   495a0:	ldr	r0, [r4, #52]	; 0x34
   495a4:	b	4957c <fputs@plt+0x3840c>
   495a8:	andeq	r8, r7, r6, rrx
   495ac:	strheq	r1, [r2], -r8
   495b0:	push	{r4, r5, r6, lr}
   495b4:	mov	r4, r0
   495b8:	mov	r0, r1
   495bc:	mov	r6, r2
   495c0:	bl	4853c <fputs@plt+0x373cc>
   495c4:	subs	r5, r0, #0
   495c8:	beq	495e4 <fputs@plt+0x38474>
   495cc:	mov	r0, r4
   495d0:	bl	49554 <fputs@plt+0x383e4>
   495d4:	mov	r1, r4
   495d8:	mov	r2, r0
   495dc:	mov	r0, r6
   495e0:	bl	2101c <fputs@plt+0xfeac>
   495e4:	mov	r0, r5
   495e8:	pop	{r4, r5, r6, pc}
   495ec:	push	{r4, lr}
   495f0:	subs	r4, r0, #0
   495f4:	bne	49604 <fputs@plt+0x38494>
   495f8:	ldr	r2, [pc, #96]	; 49660 <fputs@plt+0x384f0>
   495fc:	mov	r0, r2
   49600:	pop	{r4, pc}
   49604:	bl	30f40 <fputs@plt+0x1fdd0>
   49608:	cmp	r0, #0
   4960c:	ldreq	r2, [pc, #80]	; 49664 <fputs@plt+0x384f4>
   49610:	beq	495fc <fputs@plt+0x3848c>
   49614:	ldrb	r3, [r4, #69]	; 0x45
   49618:	cmp	r3, #0
   4961c:	bne	495f8 <fputs@plt+0x38488>
   49620:	ldr	r0, [r4, #240]	; 0xf0
   49624:	bl	2d490 <fputs@plt+0x1c320>
   49628:	subs	r2, r0, #0
   4962c:	bne	49654 <fputs@plt+0x384e4>
   49630:	ldr	r1, [r4, #52]	; 0x34
   49634:	mov	r0, r1
   49638:	bl	1cf1c <fputs@plt+0xbdac>
   4963c:	mov	r2, r0
   49640:	mov	r0, r4
   49644:	bl	3159c <fputs@plt+0x2042c>
   49648:	ldr	r0, [r4, #240]	; 0xf0
   4964c:	bl	2d490 <fputs@plt+0x1c320>
   49650:	mov	r2, r0
   49654:	mov	r0, r4
   49658:	bl	1aed0 <fputs@plt+0x9d60>
   4965c:	b	495fc <fputs@plt+0x3848c>
   49660:	andeq	r4, r7, r4, asr pc
   49664:	andeq	r4, r7, r0, ror pc
   49668:	push	{r4, lr}
   4966c:	subs	r4, r0, #0
   49670:	bne	4967c <fputs@plt+0x3850c>
   49674:	mov	r0, #7
   49678:	pop	{r4, pc}
   4967c:	bl	30f40 <fputs@plt+0x1fdd0>
   49680:	cmp	r0, #0
   49684:	bne	49694 <fputs@plt+0x38524>
   49688:	ldr	r0, [pc, #32]	; 496b0 <fputs@plt+0x38540>
   4968c:	pop	{r4, lr}
   49690:	b	2e454 <fputs@plt+0x1d2e4>
   49694:	ldrb	r3, [r4, #69]	; 0x45
   49698:	cmp	r3, #0
   4969c:	bne	49674 <fputs@plt+0x38504>
   496a0:	ldr	r0, [r4, #52]	; 0x34
   496a4:	ldr	r3, [r4, #56]	; 0x38
   496a8:	and	r0, r0, r3
   496ac:	pop	{r4, pc}
   496b0:	strdeq	r1, [r2], -sp
   496b4:	push	{r4, lr}
   496b8:	subs	r4, r0, #0
   496bc:	bne	496c8 <fputs@plt+0x38558>
   496c0:	mov	r0, #7
   496c4:	pop	{r4, pc}
   496c8:	bl	30f40 <fputs@plt+0x1fdd0>
   496cc:	cmp	r0, #0
   496d0:	bne	496e0 <fputs@plt+0x38570>
   496d4:	ldr	r0, [pc, #24]	; 496f4 <fputs@plt+0x38584>
   496d8:	pop	{r4, lr}
   496dc:	b	2e454 <fputs@plt+0x1d2e4>
   496e0:	ldrb	r3, [r4, #69]	; 0x45
   496e4:	cmp	r3, #0
   496e8:	bne	496c0 <fputs@plt+0x38550>
   496ec:	ldr	r0, [r4, #52]	; 0x34
   496f0:	pop	{r4, pc}
   496f4:	andeq	r1, r2, r6, lsl #2
   496f8:	cmp	r0, #0
   496fc:	ldrne	r0, [r0, #60]	; 0x3c
   49700:	bx	lr
   49704:	b	1cf1c <fputs@plt+0xbdac>
   49708:	cmp	r1, #11
   4970c:	bhi	49740 <fputs@plt+0x385d0>
   49710:	lsl	r1, r1, #2
   49714:	add	r3, r0, r1
   49718:	cmp	r2, #0
   4971c:	ldr	r0, [r3, #92]	; 0x5c
   49720:	bxlt	lr
   49724:	ldr	ip, [pc, #28]	; 49748 <fputs@plt+0x385d8>
   49728:	add	r1, ip, r1
   4972c:	ldr	r1, [r1, #3856]	; 0xf10
   49730:	cmp	r1, r2
   49734:	strle	r1, [r3, #92]	; 0x5c
   49738:	strgt	r2, [r3, #92]	; 0x5c
   4973c:	bx	lr
   49740:	mvn	r0, #0
   49744:	bx	lr
   49748:	strheq	r4, [r7], -r0
   4974c:	push	{r0, r1, r4, lr}
   49750:	uxtb	r2, r2
   49754:	ldr	ip, [sp, #20]
   49758:	mov	r4, r0
   4975c:	str	ip, [sp, #4]
   49760:	ldr	ip, [sp, #16]
   49764:	str	ip, [sp]
   49768:	bl	31864 <fputs@plt+0x206f4>
   4976c:	mov	r1, r0
   49770:	mov	r0, r4
   49774:	add	sp, sp, #8
   49778:	pop	{r4, lr}
   4977c:	b	24a78 <fputs@plt+0x13908>
   49780:	push	{r0, r1, r2, lr}
   49784:	mov	ip, #0
   49788:	str	ip, [sp, #4]
   4978c:	ldr	ip, [sp, #16]
   49790:	str	ip, [sp]
   49794:	bl	4974c <fputs@plt+0x385dc>
   49798:	add	sp, sp, #12
   4979c:	pop	{pc}		; (ldr pc, [sp], #4)
   497a0:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   497a4:	mov	r6, r2
   497a8:	mvn	r2, #0
   497ac:	mov	r4, r0
   497b0:	mov	r7, r3
   497b4:	ldr	r8, [sp, #32]
   497b8:	bl	28b18 <fputs@plt+0x179a8>
   497bc:	subs	r5, r0, #0
   497c0:	moveq	r6, r5
   497c4:	beq	497f8 <fputs@plt+0x38688>
   497c8:	mov	r3, #0
   497cc:	str	r3, [sp, #4]
   497d0:	uxtb	r2, r6
   497d4:	mov	r1, r5
   497d8:	str	r8, [sp]
   497dc:	mov	r3, r7
   497e0:	mov	r0, r4
   497e4:	bl	31864 <fputs@plt+0x206f4>
   497e8:	mov	r1, r5
   497ec:	mov	r6, r0
   497f0:	mov	r0, r4
   497f4:	bl	1e0ec <fputs@plt+0xcf7c>
   497f8:	mov	r1, r6
   497fc:	mov	r0, r4
   49800:	add	sp, sp, #8
   49804:	pop	{r4, r5, r6, r7, r8, lr}
   49808:	b	24a78 <fputs@plt+0x13908>
   4980c:	mov	r3, r0
   49810:	str	r2, [r0, #228]	; 0xe4
   49814:	mov	r0, #0
   49818:	str	r0, [r3, #232]	; 0xe8
   4981c:	str	r1, [r3, #236]	; 0xec
   49820:	bx	lr
   49824:	mov	r3, r0
   49828:	mov	r0, #0
   4982c:	str	r0, [r3, #228]	; 0xe4
   49830:	str	r2, [r3, #232]	; 0xe8
   49834:	str	r1, [r3, #236]	; 0xec
   49838:	bx	lr
   4983c:	mov	r0, #0
   49840:	bx	lr
   49844:	ldrb	r0, [r0, #67]	; 0x43
   49848:	bx	lr
   4984c:	bx	lr
   49850:	push	{r4, r5, r6, lr}
   49854:	mov	r5, r0
   49858:	mov	r0, #0
   4985c:	bl	2701c <fputs@plt+0x15eac>
   49860:	subs	r3, r0, #0
   49864:	beq	49880 <fputs@plt+0x38710>
   49868:	mov	r4, #1000	; 0x3e8
   4986c:	mul	r1, r4, r5
   49870:	bl	149b4 <fputs@plt+0x3844>
   49874:	mov	r1, r4
   49878:	bl	70a94 <fputs@plt+0x5f924>
   4987c:	pop	{r4, r5, r6, pc}
   49880:	mov	r0, r3
   49884:	pop	{r4, r5, r6, pc}
   49888:	cmp	r1, #0
   4988c:	mvnne	r3, #0
   49890:	moveq	r3, #255	; 0xff
   49894:	str	r3, [r0, #56]	; 0x38
   49898:	mov	r0, #0
   4989c:	bx	lr
   498a0:	push	{r4, r5, r6, lr}
   498a4:	mov	r4, r2
   498a8:	mov	r5, r3
   498ac:	bl	18f00 <fputs@plt+0x7d90>
   498b0:	cmp	r0, #0
   498b4:	beq	49920 <fputs@plt+0x387b0>
   498b8:	ldm	r0, {r2, r3}
   498bc:	cmp	r4, #7
   498c0:	str	r2, [r3, #4]
   498c4:	ldr	r3, [r3]
   498c8:	ldr	r0, [r3, #64]	; 0x40
   498cc:	streq	r0, [r5]
   498d0:	beq	498fc <fputs@plt+0x3878c>
   498d4:	cmp	r4, #27
   498d8:	ldreq	r3, [r3]
   498dc:	beq	498f8 <fputs@plt+0x38788>
   498e0:	cmp	r4, #28
   498e4:	bne	49904 <fputs@plt+0x38794>
   498e8:	ldr	r2, [r3, #216]	; 0xd8
   498ec:	cmp	r2, #0
   498f0:	ldrne	r3, [r2, #8]
   498f4:	ldreq	r3, [r3, #68]	; 0x44
   498f8:	str	r3, [r5]
   498fc:	mov	r0, #0
   49900:	pop	{r4, r5, r6, pc}
   49904:	ldr	r3, [r0]
   49908:	cmp	r3, #0
   4990c:	beq	49928 <fputs@plt+0x387b8>
   49910:	mov	r2, r5
   49914:	mov	r1, r4
   49918:	pop	{r4, r5, r6, lr}
   4991c:	b	14944 <fputs@plt+0x37d4>
   49920:	mov	r0, #1
   49924:	pop	{r4, r5, r6, pc}
   49928:	mov	r0, #12
   4992c:	pop	{r4, r5, r6, pc}
   49930:	push	{r0, r1, r2, r3}
   49934:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49938:	sub	sp, sp, #20
   4993c:	add	r3, sp, #60	; 0x3c
   49940:	str	r3, [sp, #8]
   49944:	ldr	r3, [sp, #56]	; 0x38
   49948:	sub	r3, r3, #5
   4994c:	cmp	r3, #20
   49950:	ldrls	pc, [pc, r3, lsl #2]
   49954:	b	499bc <fputs@plt+0x3884c>
   49958:	andeq	r9, r4, ip, lsr #19
   4995c:	andeq	r9, r4, r4, asr #19
   49960:	ldrdeq	r9, [r4], -r4
   49964:	andeq	r9, r4, r4, ror #19
   49968:	strdeq	r9, [r4], -r4
   4996c:	andeq	r9, r4, r4, lsl ip
   49970:	andeq	r9, r4, r0, lsr ip
   49974:	andeq	r9, r4, r4, asr ip
   49978:	andeq	r9, r4, r4, ror #24
   4997c:	andeq	r9, r4, r0, ror ip
   49980:	muleq	r4, r4, ip
   49984:	andeq	r9, r4, r4, lsr #25
   49988:	andeq	r9, r4, r8, ror #25
   4998c:	andeq	r9, r4, r8, lsl sp
   49990:			; <UNDEFINED> instruction: 0x000499bc
   49994:	andeq	r9, r4, ip, lsr #26
   49998:			; <UNDEFINED> instruction: 0x000499bc
   4999c:	andeq	r9, r4, r0, asr #27
   499a0:	andeq	r9, r4, r4, asr sp
   499a4:	andeq	r9, r4, r0, asr #26
   499a8:	andeq	r9, r4, r8, ror #26
   499ac:	ldr	r1, [pc, #1044]	; 49dc8 <fputs@plt+0x38c58>
   499b0:	ldr	r2, [pc, #1044]	; 49dcc <fputs@plt+0x38c5c>
   499b4:	add	r0, r1, #272	; 0x110
   499b8:	bl	10fe4 <memcpy@plt>
   499bc:	mov	r4, #0
   499c0:	b	49a70 <fputs@plt+0x38900>
   499c4:	ldr	r1, [pc, #1028]	; 49dd0 <fputs@plt+0x38c60>
   499c8:	ldr	r2, [pc, #1020]	; 49dcc <fputs@plt+0x38c5c>
   499cc:	sub	r0, r1, #272	; 0x110
   499d0:	b	499b8 <fputs@plt+0x38848>
   499d4:	mov	r1, #0
   499d8:	mov	r0, r1
   499dc:	bl	3baf4 <fputs@plt+0x2a984>
   499e0:	b	499bc <fputs@plt+0x3884c>
   499e4:	ldr	r2, [sp, #8]
   499e8:	mov	r3, r2
   499ec:	ldr	r4, [r2, #4]
   499f0:	ldr	r7, [r3], #8
   499f4:	mov	r0, r7
   499f8:	str	r3, [sp, #8]
   499fc:	bl	21228 <fputs@plt+0x100b8>
   49a00:	mov	r6, r0
   49a04:	adds	r0, r7, #7
   49a08:	addmi	r0, r7, #14
   49a0c:	asr	r0, r0, #3
   49a10:	add	r0, r0, #1
   49a14:	asr	r1, r0, #31
   49a18:	bl	21200 <fputs@plt+0x10090>
   49a1c:	mov	r1, #0
   49a20:	mov	r8, r0
   49a24:	mov	r0, #512	; 0x200
   49a28:	bl	27330 <fputs@plt+0x161c0>
   49a2c:	cmp	r8, #0
   49a30:	cmpne	r6, #0
   49a34:	moveq	r5, #1
   49a38:	movne	r5, #0
   49a3c:	cmp	r0, #0
   49a40:	orreq	r5, r5, #1
   49a44:	cmp	r5, #0
   49a48:	mov	r9, r0
   49a4c:	moveq	sl, #1
   49a50:	beq	49b28 <fputs@plt+0x389b8>
   49a54:	mvn	r4, #0
   49a58:	mov	r0, r9
   49a5c:	bl	1abdc <fputs@plt+0x9a6c>
   49a60:	mov	r0, r8
   49a64:	bl	1abdc <fputs@plt+0x9a6c>
   49a68:	mov	r0, r6
   49a6c:	bl	1ac9c <fputs@plt+0x9b2c>
   49a70:	mov	r0, r4
   49a74:	add	sp, sp, #20
   49a78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49a7c:	add	sp, sp, #16
   49a80:	bx	lr
   49a84:	cmp	fp, #5
   49a88:	bhi	49b80 <fputs@plt+0x38a10>
   49a8c:	lsl	r1, sl, fp
   49a90:	tst	r1, #38	; 0x26
   49a94:	beq	49b80 <fputs@plt+0x38a10>
   49a98:	add	r0, r2, #8
   49a9c:	ldr	ip, [r4, r0]
   49aa0:	sub	r1, ip, #1
   49aa4:	str	r1, [sp, #12]
   49aa8:	add	r1, r4, r2
   49aac:	ldr	r1, [r1, #12]
   49ab0:	add	r1, r1, ip
   49ab4:	str	r1, [r4, r0]
   49ab8:	mov	r1, #4
   49abc:	add	r2, r2, #4
   49ac0:	ldr	r0, [r4, r2]
   49ac4:	sub	r0, r0, #1
   49ac8:	str	r0, [r4, r2]
   49acc:	cmp	r0, #0
   49ad0:	ldr	r0, [sp, #12]
   49ad4:	movgt	r1, #0
   49ad8:	add	r5, r5, r1
   49adc:	bic	r0, r0, #-2147483648	; 0x80000000
   49ae0:	mov	r1, r7
   49ae4:	bl	70cb4 <fputs@plt+0x5fb44>
   49ae8:	tst	fp, #1
   49aec:	str	r1, [sp, #12]
   49af0:	add	r1, r1, #1
   49af4:	beq	49b9c <fputs@plt+0x38a2c>
   49af8:	ldrb	r2, [r8, r1, asr #3]
   49afc:	and	r0, r1, #7
   49b00:	cmp	fp, #5
   49b04:	orr	r2, r2, sl, lsl r0
   49b08:	strb	r2, [r8, r1, asr #3]
   49b0c:	beq	49b28 <fputs@plt+0x389b8>
   49b10:	ldr	r1, [sp, #12]
   49b14:	mov	r0, r6
   49b18:	add	r1, r1, #1
   49b1c:	bl	215d4 <fputs@plt+0x10464>
   49b20:	cmp	r0, #0
   49b24:	bne	49a54 <fputs@plt+0x388e4>
   49b28:	ldr	fp, [r4, r5, lsl #2]
   49b2c:	lsl	r2, r5, #2
   49b30:	cmp	fp, #0
   49b34:	bne	49a84 <fputs@plt+0x38914>
   49b38:	add	r1, r7, #1
   49b3c:	mov	r0, r6
   49b40:	bl	15d2c <fputs@plt+0x4bbc>
   49b44:	mov	r1, fp
   49b48:	mov	r5, r0
   49b4c:	mov	r0, r6
   49b50:	bl	15d2c <fputs@plt+0x4bbc>
   49b54:	mov	r3, #1
   49b58:	ldr	sl, [r6]
   49b5c:	str	r3, [sp, #12]
   49b60:	mov	fp, r0
   49b64:	ldr	r4, [sp, #12]
   49b68:	cmp	r7, r4
   49b6c:	bge	49bc4 <fputs@plt+0x38a54>
   49b70:	add	r4, r5, fp
   49b74:	sub	r7, sl, r7
   49b78:	add	r4, r4, r7
   49b7c:	b	49a58 <fputs@plt+0x388e8>
   49b80:	add	r1, sp, #12
   49b84:	mov	r0, #4
   49b88:	str	r2, [sp, #4]
   49b8c:	bl	3baf4 <fputs@plt+0x2a984>
   49b90:	mov	r1, #2
   49b94:	ldr	r2, [sp, #4]
   49b98:	b	49abc <fputs@plt+0x3894c>
   49b9c:	ldrb	r3, [r8, r1, asr #3]
   49ba0:	and	r2, r1, #7
   49ba4:	mov	r0, r6
   49ba8:	bic	r3, r3, sl, lsl r2
   49bac:	strb	r3, [r8, r1, asr #3]
   49bb0:	ldr	r1, [sp, #12]
   49bb4:	mov	r2, r9
   49bb8:	add	r1, r1, #1
   49bbc:	bl	19560 <fputs@plt+0x83f0>
   49bc0:	b	49b28 <fputs@plt+0x389b8>
   49bc4:	mov	r1, r4
   49bc8:	mov	r0, r6
   49bcc:	bl	15d2c <fputs@plt+0x4bbc>
   49bd0:	ldrb	r3, [r8, r4, asr #3]
   49bd4:	and	r2, r4, #7
   49bd8:	asr	r3, r3, r2
   49bdc:	and	r3, r3, #1
   49be0:	cmp	r0, r3
   49be4:	bne	49a58 <fputs@plt+0x388e8>
   49be8:	add	r4, r4, #1
   49bec:	str	r4, [sp, #12]
   49bf0:	b	49b64 <fputs@plt+0x389f4>
   49bf4:	ldr	r3, [sp, #8]
   49bf8:	mov	r0, #0
   49bfc:	ldr	r2, [r3]
   49c00:	ldr	r3, [pc, #460]	; 49dd4 <fputs@plt+0x38c64>
   49c04:	str	r2, [r3, #264]	; 0x108
   49c08:	bl	14b60 <fputs@plt+0x39f0>
   49c0c:	mov	r4, r0
   49c10:	b	49a70 <fputs@plt+0x38900>
   49c14:	ldr	r2, [sp, #8]
   49c18:	ldr	r3, [pc, #440]	; 49dd8 <fputs@plt+0x38c68>
   49c1c:	ldr	r1, [r2, #4]
   49c20:	ldr	r2, [r2]
   49c24:	str	r1, [r3, #88]	; 0x58
   49c28:	str	r2, [r3, #84]	; 0x54
   49c2c:	b	499bc <fputs@plt+0x3884c>
   49c30:	ldr	r2, [sp, #8]
   49c34:	ldr	r3, [pc, #408]	; 49dd4 <fputs@plt+0x38c64>
   49c38:	add	r1, r2, #4
   49c3c:	ldr	r2, [r2]
   49c40:	ldr	r4, [r3, #608]	; 0x260
   49c44:	cmp	r2, #0
   49c48:	str	r1, [sp, #8]
   49c4c:	strne	r2, [r3, #608]	; 0x260
   49c50:	b	49a70 <fputs@plt+0x38900>
   49c54:	mov	r3, #0
   49c58:	str	r3, [sp, #12]
   49c5c:	ldr	r4, [sp, #12]
   49c60:	b	49a70 <fputs@plt+0x38900>
   49c64:	ldr	r3, [sp, #8]
   49c68:	ldr	r4, [r3]
   49c6c:	b	49a70 <fputs@plt+0x38900>
   49c70:	ldr	r2, [sp, #8]
   49c74:	ldr	r3, [r2]
   49c78:	ldr	r2, [r2, #4]
   49c7c:	ldr	r0, [r3, #16]
   49c80:	mov	r3, #0
   49c84:	mov	r1, r3
   49c88:	ldr	r0, [r0, #4]
   49c8c:	bl	22564 <fputs@plt+0x113f4>
   49c90:	b	499bc <fputs@plt+0x3884c>
   49c94:	ldr	r3, [sp, #8]
   49c98:	ldm	r3, {r2, r3}
   49c9c:	strh	r3, [r2, #64]	; 0x40
   49ca0:	b	499bc <fputs@plt+0x3884c>
   49ca4:	ldr	r3, [sp, #8]
   49ca8:	add	r2, r3, #4
   49cac:	ldr	r4, [r3]
   49cb0:	str	r2, [sp, #8]
   49cb4:	mov	r0, r4
   49cb8:	bl	18f64 <fputs@plt+0x7df4>
   49cbc:	add	r2, sp, #16
   49cc0:	mov	r3, #27
   49cc4:	str	r3, [r2, #-4]!
   49cc8:	mov	r1, r0
   49ccc:	mov	r0, r4
   49cd0:	bl	18828 <fputs@plt+0x76b8>
   49cd4:	ldr	r3, [sp, #12]
   49cd8:	cmp	r3, #27
   49cdc:	movne	r4, #124	; 0x7c
   49ce0:	bne	49a70 <fputs@plt+0x38900>
   49ce4:	b	499bc <fputs@plt+0x3884c>
   49ce8:	ldr	r3, [sp, #8]
   49cec:	add	r2, r3, #12
   49cf0:	ldm	r3, {r0, r5}
   49cf4:	str	r2, [sp, #8]
   49cf8:	ldr	r4, [r3, #8]
   49cfc:	cmp	r0, #0
   49d00:	beq	49d0c <fputs@plt+0x38b9c>
   49d04:	bl	219e8 <fputs@plt+0x10878>
   49d08:	str	r0, [r5]
   49d0c:	mov	r0, r4
   49d10:	bl	1ab30 <fputs@plt+0x99c0>
   49d14:	b	499bc <fputs@plt+0x3884c>
   49d18:	ldr	r3, [sp, #8]
   49d1c:	ldr	r2, [r3]
   49d20:	ldr	r3, [pc, #172]	; 49dd4 <fputs@plt+0x38c64>
   49d24:	str	r2, [r3, #268]	; 0x10c
   49d28:	b	499bc <fputs@plt+0x3884c>
   49d2c:	ldr	r3, [sp, #8]
   49d30:	ldr	r2, [r3]
   49d34:	ldr	r3, [pc, #152]	; 49dd4 <fputs@plt+0x38c64>
   49d38:	str	r2, [r3, #24]
   49d3c:	b	499bc <fputs@plt+0x3884c>
   49d40:	ldr	r3, [sp, #8]
   49d44:	ldr	r2, [r3, #4]
   49d48:	ldr	r3, [r3]
   49d4c:	str	r2, [r3, #140]	; 0x8c
   49d50:	b	499bc <fputs@plt+0x3884c>
   49d54:	ldr	r3, [pc, #120]	; 49dd4 <fputs@plt+0x38c64>
   49d58:	ldr	r4, [r3, #228]	; 0xe4
   49d5c:	clz	r4, r4
   49d60:	lsr	r4, r4, #5
   49d64:	b	49a70 <fputs@plt+0x38900>
   49d68:	ldr	r5, [sp, #8]
   49d6c:	ldr	r4, [r5]
   49d70:	ldr	r1, [r5, #4]
   49d74:	mov	r0, r4
   49d78:	bl	175f4 <fputs@plt+0x6484>
   49d7c:	add	r2, r5, #16
   49d80:	str	r2, [sp, #8]
   49d84:	strb	r0, [r4, #148]	; 0x94
   49d88:	ldrb	r3, [r5, #8]
   49d8c:	strb	r3, [r4, #151]	; 0x97
   49d90:	strb	r3, [r4, #149]	; 0x95
   49d94:	ldr	r2, [r5, #12]
   49d98:	clz	r3, r3
   49d9c:	cmp	r2, #0
   49da0:	lsr	r3, r3, #5
   49da4:	movle	r3, #0
   49da8:	cmp	r3, #0
   49dac:	str	r2, [r4, #144]	; 0x90
   49db0:	beq	499bc <fputs@plt+0x3884c>
   49db4:	mov	r0, r4
   49db8:	bl	1f820 <fputs@plt+0xe6b0>
   49dbc:	b	499bc <fputs@plt+0x3884c>
   49dc0:	ldr	r4, [pc, #20]	; 49ddc <fputs@plt+0x38c6c>
   49dc4:	b	49a70 <fputs@plt+0x38900>
   49dc8:	andeq	r0, r9, r4, lsr r9
   49dcc:	andeq	r0, r0, r3, lsl #2
   49dd0:	andeq	r0, r9, r4, asr #20
   49dd4:	andeq	ip, r8, r0, lsr r1
   49dd8:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   49ddc:	andeq	lr, r1, r2, lsl r2
   49de0:	cmp	r1, #0
   49de4:	cmpne	r0, #0
   49de8:	push	{r4, r5, r6, lr}
   49dec:	movne	r4, r0
   49df0:	movne	r5, r1
   49df4:	bne	49e30 <fputs@plt+0x38cc0>
   49df8:	mov	r4, #0
   49dfc:	mov	r0, r4
   49e00:	pop	{r4, r5, r6, pc}
   49e04:	mov	r1, r5
   49e08:	mov	r0, r4
   49e0c:	bl	1114c <strcmp@plt>
   49e10:	mov	r6, r0
   49e14:	mov	r0, r4
   49e18:	bl	18f64 <fputs@plt+0x7df4>
   49e1c:	cmp	r6, #0
   49e20:	add	r0, r0, #1
   49e24:	add	r4, r4, r0
   49e28:	beq	49dfc <fputs@plt+0x38c8c>
   49e2c:	mov	r0, r4
   49e30:	bl	18f64 <fputs@plt+0x7df4>
   49e34:	add	r0, r0, #1
   49e38:	add	r4, r4, r0
   49e3c:	ldrb	r0, [r4]
   49e40:	cmp	r0, #0
   49e44:	bne	49e04 <fputs@plt+0x38c94>
   49e48:	b	49df8 <fputs@plt+0x38c88>
   49e4c:	push	{r4, lr}
   49e50:	mov	r4, r2
   49e54:	bl	49de0 <fputs@plt+0x38c70>
   49e58:	adds	r1, r4, #0
   49e5c:	movne	r1, #1
   49e60:	cmp	r0, #0
   49e64:	bne	49e70 <fputs@plt+0x38d00>
   49e68:	mov	r0, r1
   49e6c:	pop	{r4, pc}
   49e70:	bl	25d08 <fputs@plt+0x14b98>
   49e74:	pop	{r4, pc}
   49e78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49e7c:	sub	sp, sp, #1184	; 0x4a0
   49e80:	sub	sp, sp, #4
   49e84:	mov	r6, r3
   49e88:	bic	r3, r3, #255	; 0xff
   49e8c:	str	r3, [sp, #20]
   49e90:	and	r3, r6, #16
   49e94:	str	r3, [sp, #4]
   49e98:	and	r3, r6, #1
   49e9c:	str	r3, [sp, #8]
   49ea0:	ands	sl, r6, #4
   49ea4:	and	r3, r6, #2
   49ea8:	str	r0, [sp]
   49eac:	mov	fp, r1
   49eb0:	mov	r4, r2
   49eb4:	and	r5, r6, #8
   49eb8:	str	r3, [sp, #12]
   49ebc:	streq	sl, [sp, #16]
   49ec0:	beq	49ee8 <fputs@plt+0x38d78>
   49ec4:	bic	r3, r6, #255	; 0xff
   49ec8:	cmp	r3, #2048	; 0x800
   49ecc:	cmpne	r3, #16384	; 0x4000
   49ed0:	moveq	r3, #1
   49ed4:	movne	r3, #0
   49ed8:	bic	r2, r6, #255	; 0xff
   49edc:	cmp	r2, #524288	; 0x80000
   49ee0:	orreq	r3, r3, #1
   49ee4:	str	r3, [sp, #16]
   49ee8:	bl	110bc <getpid@plt>
   49eec:	ldr	r7, [pc, #1384]	; 4a45c <fputs@plt+0x392ec>
   49ef0:	ldr	r3, [r7, #348]	; 0x15c
   49ef4:	cmp	r0, r3
   49ef8:	beq	49f10 <fputs@plt+0x38da0>
   49efc:	bl	110bc <getpid@plt>
   49f00:	mov	r1, #0
   49f04:	str	r0, [r7, #348]	; 0x15c
   49f08:	mov	r0, r1
   49f0c:	bl	3baf4 <fputs@plt+0x2a984>
   49f10:	mov	r2, #80	; 0x50
   49f14:	mov	r1, #0
   49f18:	mov	r0, r4
   49f1c:	bl	10f48 <memset@plt>
   49f20:	bic	r3, r6, #255	; 0xff
   49f24:	cmp	r3, #256	; 0x100
   49f28:	bne	4a104 <fputs@plt+0x38f94>
   49f2c:	ldr	r3, [pc, #1324]	; 4a460 <fputs@plt+0x392f0>
   49f30:	add	r1, sp, #664	; 0x298
   49f34:	mov	r0, fp
   49f38:	ldr	r3, [r3, #324]	; 0x144
   49f3c:	blx	r3
   49f40:	cmp	r0, #0
   49f44:	bne	49fd0 <fputs@plt+0x38e60>
   49f48:	ldr	r3, [pc, #1292]	; 4a45c <fputs@plt+0x392ec>
   49f4c:	ldr	r1, [r3, #352]	; 0x160
   49f50:	add	r3, sp, #672	; 0x2a0
   49f54:	ldrd	r8, [r3, #-8]
   49f58:	ldrd	r2, [r3, #88]	; 0x58
   49f5c:	strd	r8, [sp, #24]
   49f60:	strd	r2, [sp, #32]
   49f64:	cmp	r1, #0
   49f68:	beq	49fd0 <fputs@plt+0x38e60>
   49f6c:	ldrd	r2, [r1]
   49f70:	ldrd	r8, [sp, #24]
   49f74:	cmp	r3, r9
   49f78:	cmpeq	r2, r8
   49f7c:	bne	49f9c <fputs@plt+0x38e2c>
   49f80:	ldrd	r2, [r1, #8]
   49f84:	ldrd	r8, [sp, #32]
   49f88:	cmp	r3, r9
   49f8c:	cmpeq	r2, r8
   49f90:	addeq	r3, r1, #36	; 0x24
   49f94:	ldreq	r0, [r1, #36]	; 0x24
   49f98:	beq	49fac <fputs@plt+0x38e3c>
   49f9c:	ldr	r1, [r1, #40]	; 0x28
   49fa0:	b	49f64 <fputs@plt+0x38df4>
   49fa4:	add	r3, r0, #8
   49fa8:	ldr	r0, [r0, #8]
   49fac:	cmp	r0, #0
   49fb0:	beq	49fd0 <fputs@plt+0x38e60>
   49fb4:	ldr	r2, [r0, #4]
   49fb8:	cmp	r6, r2
   49fbc:	bne	49fa4 <fputs@plt+0x38e34>
   49fc0:	ldr	r2, [r0, #8]
   49fc4:	ldr	r7, [r0]
   49fc8:	str	r2, [r3]
   49fcc:	b	49fec <fputs@plt+0x38e7c>
   49fd0:	mov	r0, #12
   49fd4:	mov	r1, #0
   49fd8:	bl	27330 <fputs@plt+0x161c0>
   49fdc:	cmp	r0, #0
   49fe0:	moveq	r8, #7
   49fe4:	beq	4a12c <fputs@plt+0x38fbc>
   49fe8:	mvn	r7, #0
   49fec:	mov	r8, fp
   49ff0:	str	r0, [r4, #28]
   49ff4:	ldr	r9, [sp, #12]
   49ff8:	ldr	r3, [sp, #4]
   49ffc:	cmp	sl, #0
   4a000:	orrne	r9, r9, #64	; 0x40
   4a004:	cmp	r3, #0
   4a008:	orrne	r9, r9, #32768	; 0x8000
   4a00c:	orrne	r9, r9, #128	; 0x80
   4a010:	cmp	r7, #0
   4a014:	bge	4a1b4 <fputs@plt+0x39044>
   4a018:	ldr	sl, [pc, #1092]	; 4a464 <fputs@plt+0x392f4>
   4a01c:	and	sl, sl, r6
   4a020:	cmp	sl, #0
   4a024:	beq	4a14c <fputs@plt+0x38fdc>
   4a028:	mov	r0, r8
   4a02c:	bl	18f64 <fputs@plt+0x7df4>
   4a030:	sub	r7, r0, #1
   4a034:	ldrb	r3, [r8, r7]
   4a038:	cmp	r3, #45	; 0x2d
   4a03c:	bne	4a144 <fputs@plt+0x38fd4>
   4a040:	mov	r2, r7
   4a044:	mov	r1, r8
   4a048:	add	r0, sp, #144	; 0x90
   4a04c:	bl	10fe4 <memcpy@plt>
   4a050:	add	r3, sp, #1184	; 0x4a0
   4a054:	add	r7, r3, r7
   4a058:	mov	r3, #0
   4a05c:	strb	r3, [r7, #-1040]	; 0xfffffbf0
   4a060:	ldr	r3, [pc, #1016]	; 4a460 <fputs@plt+0x392f0>
   4a064:	add	r1, sp, #40	; 0x28
   4a068:	add	r0, sp, #144	; 0x90
   4a06c:	ldr	r3, [r3, #324]	; 0x144
   4a070:	blx	r3
   4a074:	cmp	r0, #0
   4a078:	ldrne	r8, [pc, #1000]	; 4a468 <fputs@plt+0x392f8>
   4a07c:	bne	4a12c <fputs@plt+0x38fbc>
   4a080:	ldr	r3, [sp, #56]	; 0x38
   4a084:	ldr	sl, [sp, #68]	; 0x44
   4a088:	ldr	r2, [sp, #64]	; 0x40
   4a08c:	lsl	r3, r3, #23
   4a090:	str	r2, [sp, #4]
   4a094:	lsr	r3, r3, #23
   4a098:	mov	r2, r3
   4a09c:	orr	r1, r9, #131072	; 0x20000
   4a0a0:	mov	r0, r8
   4a0a4:	str	r3, [sp, #24]
   4a0a8:	bl	2e6ec <fputs@plt+0x1d57c>
   4a0ac:	ldr	r3, [sp, #24]
   4a0b0:	subs	r7, r0, #0
   4a0b4:	bge	4a194 <fputs@plt+0x39024>
   4a0b8:	str	r3, [sp, #8]
   4a0bc:	bl	11164 <__errno_location@plt>
   4a0c0:	ldr	r3, [sp, #12]
   4a0c4:	ldr	r2, [r0]
   4a0c8:	cmp	r2, #21
   4a0cc:	cmpne	r3, #0
   4a0d0:	ldr	r3, [sp, #8]
   4a0d4:	bne	4a168 <fputs@plt+0x38ff8>
   4a0d8:	ldr	r0, [pc, #908]	; 4a46c <fputs@plt+0x392fc>
   4a0dc:	bl	30b70 <fputs@plt+0x1fa00>
   4a0e0:	mov	r2, r8
   4a0e4:	ldr	r3, [pc, #896]	; 4a46c <fputs@plt+0x392fc>
   4a0e8:	ldr	r1, [pc, #896]	; 4a470 <fputs@plt+0x39300>
   4a0ec:	bl	2e7f4 <fputs@plt+0x1d684>
   4a0f0:	subs	r8, r0, #0
   4a0f4:	beq	4a12c <fputs@plt+0x38fbc>
   4a0f8:	ldr	r0, [r4, #28]
   4a0fc:	bl	1abdc <fputs@plt+0x9a6c>
   4a100:	b	4a12c <fputs@plt+0x38fbc>
   4a104:	cmp	fp, #0
   4a108:	movne	r8, fp
   4a10c:	bne	4a13c <fputs@plt+0x38fcc>
   4a110:	ldr	r3, [sp]
   4a114:	add	r1, sp, #664	; 0x298
   4a118:	ldr	r0, [r3, #8]
   4a11c:	bl	3bc24 <fputs@plt+0x2aab4>
   4a120:	subs	r8, r0, #0
   4a124:	addeq	r8, sp, #664	; 0x298
   4a128:	beq	4a13c <fputs@plt+0x38fcc>
   4a12c:	mov	r0, r8
   4a130:	add	sp, sp, #1184	; 0x4a0
   4a134:	add	sp, sp, #4
   4a138:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a13c:	mvn	r7, #0
   4a140:	b	49ff4 <fputs@plt+0x38e84>
   4a144:	sub	r7, r7, #1
   4a148:	b	4a034 <fputs@plt+0x38ec4>
   4a14c:	cmp	r5, #0
   4a150:	strne	sl, [sp, #4]
   4a154:	movne	r3, #384	; 0x180
   4a158:	moveq	sl, r5
   4a15c:	streq	r5, [sp, #4]
   4a160:	moveq	r3, r5
   4a164:	b	4a098 <fputs@plt+0x38f28>
   4a168:	bic	r1, r9, #66	; 0x42
   4a16c:	mov	r2, r3
   4a170:	orr	r1, r1, #131072	; 0x20000
   4a174:	mov	r0, r8
   4a178:	bl	2e6ec <fputs@plt+0x1d57c>
   4a17c:	bic	r6, r6, #6
   4a180:	orr	r6, r6, #1
   4a184:	subs	r7, r0, #0
   4a188:	blt	4a0d8 <fputs@plt+0x38f68>
   4a18c:	mov	r3, #1
   4a190:	str	r3, [sp, #8]
   4a194:	ldr	r3, [pc, #712]	; 4a464 <fputs@plt+0x392f4>
   4a198:	and	r3, r3, r6
   4a19c:	cmp	r3, #0
   4a1a0:	beq	4a1b4 <fputs@plt+0x39044>
   4a1a4:	mov	r2, sl
   4a1a8:	ldr	r1, [sp, #4]
   4a1ac:	mov	r0, r7
   4a1b0:	bl	1b288 <fputs@plt+0xa118>
   4a1b4:	ldr	r3, [sp, #1224]	; 0x4c8
   4a1b8:	ldr	r9, [pc, #672]	; 4a460 <fputs@plt+0x392f0>
   4a1bc:	cmp	r3, #0
   4a1c0:	strne	r6, [r3]
   4a1c4:	ldr	r3, [r4, #28]
   4a1c8:	cmp	r3, #0
   4a1cc:	strne	r7, [r3]
   4a1d0:	strne	r6, [r3, #4]
   4a1d4:	cmp	r5, #0
   4a1d8:	beq	4a1ec <fputs@plt+0x3907c>
   4a1dc:	ldr	r3, [r9, #468]	; 0x1d4
   4a1e0:	mov	r0, r8
   4a1e4:	blx	r3
   4a1e8:	mov	r5, #32
   4a1ec:	ldr	r3, [sp, #8]
   4a1f0:	ldr	r1, [pc, #636]	; 4a474 <fputs@plt+0x39304>
   4a1f4:	cmp	r3, #0
   4a1f8:	ldr	r3, [sp, #20]
   4a1fc:	orrne	r5, r5, #2
   4a200:	cmp	r3, #256	; 0x100
   4a204:	ldr	r3, [sp, #16]
   4a208:	orrne	r5, r5, #128	; 0x80
   4a20c:	cmp	r3, #0
   4a210:	ldr	r3, [sp]
   4a214:	orrne	r5, r5, #8
   4a218:	str	r3, [r4, #4]
   4a21c:	tst	r6, #64	; 0x40
   4a220:	ldrd	r2, [r9, #176]	; 0xb0
   4a224:	orrne	r5, r5, #64	; 0x40
   4a228:	ands	r0, r5, #64	; 0x40
   4a22c:	strd	r2, [r4, #64]	; 0x40
   4a230:	movne	r0, fp
   4a234:	mov	r2, #1
   4a238:	str	r7, [r4, #12]
   4a23c:	str	fp, [r4, #32]
   4a240:	strh	r5, [r4, #18]
   4a244:	bl	49e4c <fputs@plt+0x38cdc>
   4a248:	ldr	r1, [pc, #552]	; 4a478 <fputs@plt+0x39308>
   4a24c:	cmp	r0, #0
   4a250:	ldrhne	r3, [r4, #18]
   4a254:	orrne	r3, r3, #16
   4a258:	strhne	r3, [r4, #18]
   4a25c:	ldr	r3, [sp]
   4a260:	ldr	r0, [r3, #16]
   4a264:	bl	1114c <strcmp@plt>
   4a268:	cmp	r0, #0
   4a26c:	ldrheq	r3, [r4, #18]
   4a270:	orreq	r3, r3, #1
   4a274:	strheq	r3, [r4, #18]
   4a278:	ands	r8, r5, #128	; 0x80
   4a27c:	movne	r8, #0
   4a280:	ldrne	r0, [pc, #500]	; 4a47c <fputs@plt+0x3930c>
   4a284:	bne	4a3b4 <fputs@plt+0x39244>
   4a288:	ldr	r3, [sp]
   4a28c:	mov	r1, r4
   4a290:	mov	r0, fp
   4a294:	ldr	r3, [r3, #20]
   4a298:	ldr	r3, [r3]
   4a29c:	blx	r3
   4a2a0:	ldr	r3, [pc, #472]	; 4a480 <fputs@plt+0x39310>
   4a2a4:	cmp	r0, r3
   4a2a8:	bne	4a3e0 <fputs@plt+0x39270>
   4a2ac:	ldr	r3, [r9, #336]	; 0x150
   4a2b0:	add	r1, sp, #144	; 0x90
   4a2b4:	ldr	r0, [r4, #12]
   4a2b8:	blx	r3
   4a2bc:	subs	r8, r0, #0
   4a2c0:	beq	4a2f0 <fputs@plt+0x39180>
   4a2c4:	bl	11164 <__errno_location@plt>
   4a2c8:	mov	r8, #10
   4a2cc:	ldr	r3, [r0]
   4a2d0:	str	r3, [r4, #20]
   4a2d4:	mov	r1, r7
   4a2d8:	mov	r0, r4
   4a2dc:	ldr	r2, [pc, #416]	; 4a484 <fputs@plt+0x39314>
   4a2e0:	bl	2ea68 <fputs@plt+0x1d8f8>
   4a2e4:	mvn	r7, #0
   4a2e8:	ldr	r0, [pc, #400]	; 4a480 <fputs@plt+0x39310>
   4a2ec:	b	4a3b4 <fputs@plt+0x39244>
   4a2f0:	mov	r2, #16
   4a2f4:	mov	r1, r8
   4a2f8:	add	r0, sp, #40	; 0x28
   4a2fc:	bl	10f48 <memset@plt>
   4a300:	ldr	r6, [pc, #340]	; 4a45c <fputs@plt+0x392ec>
   4a304:	ldrd	r2, [sp, #144]	; 0x90
   4a308:	mov	r9, #16
   4a30c:	ldr	r5, [r6, #352]	; 0x160
   4a310:	strd	r2, [sp, #40]	; 0x28
   4a314:	ldrd	r2, [sp, #240]	; 0xf0
   4a318:	strd	r2, [sp, #48]	; 0x30
   4a31c:	cmp	r5, #0
   4a320:	beq	4a440 <fputs@plt+0x392d0>
   4a324:	mov	r2, r9
   4a328:	mov	r1, r5
   4a32c:	add	r0, sp, #40	; 0x28
   4a330:	bl	10eac <memcmp@plt>
   4a334:	cmp	r0, #0
   4a338:	ldreq	r3, [r5, #24]
   4a33c:	addeq	r3, r3, #1
   4a340:	streq	r3, [r5, #24]
   4a344:	beq	4a3ac <fputs@plt+0x3923c>
   4a348:	ldr	r5, [r5, #40]	; 0x28
   4a34c:	b	4a31c <fputs@plt+0x391ac>
   4a350:	mov	r2, #48	; 0x30
   4a354:	mov	r1, #0
   4a358:	bl	10f48 <memset@plt>
   4a35c:	add	ip, sp, #40	; 0x28
   4a360:	mov	r2, r5
   4a364:	add	lr, sp, #56	; 0x38
   4a368:	mov	r3, ip
   4a36c:	add	r2, r2, #8
   4a370:	ldm	r3!, {r0, r1}
   4a374:	cmp	r3, lr
   4a378:	str	r0, [r2, #-8]
   4a37c:	str	r1, [r2, #-4]
   4a380:	mov	ip, r3
   4a384:	bne	4a368 <fputs@plt+0x391f8>
   4a388:	mov	r3, #1
   4a38c:	str	r3, [r5, #24]
   4a390:	ldr	r3, [r6, #352]	; 0x160
   4a394:	mov	r2, #0
   4a398:	cmp	r3, r2
   4a39c:	str	r3, [r5, #40]	; 0x28
   4a3a0:	str	r2, [r5, #44]	; 0x2c
   4a3a4:	str	r5, [r6, #352]	; 0x160
   4a3a8:	strne	r5, [r3, #44]	; 0x2c
   4a3ac:	ldr	r0, [pc, #204]	; 4a480 <fputs@plt+0x39310>
   4a3b0:	str	r5, [r4, #8]
   4a3b4:	mov	r3, #0
   4a3b8:	cmp	r8, r3
   4a3bc:	str	r3, [r4, #20]
   4a3c0:	beq	4a430 <fputs@plt+0x392c0>
   4a3c4:	cmn	r7, #1
   4a3c8:	beq	4a0f8 <fputs@plt+0x38f88>
   4a3cc:	ldr	r2, [pc, #180]	; 4a488 <fputs@plt+0x39318>
   4a3d0:	mov	r1, r7
   4a3d4:	mov	r0, r4
   4a3d8:	bl	2ea68 <fputs@plt+0x1d8f8>
   4a3dc:	b	4a0f8 <fputs@plt+0x38f88>
   4a3e0:	add	r3, r3, #152	; 0x98
   4a3e4:	cmp	r0, r3
   4a3e8:	bne	4a3b4 <fputs@plt+0x39244>
   4a3ec:	mov	r0, fp
   4a3f0:	bl	10fc0 <strlen@plt>
   4a3f4:	add	r6, r0, #6
   4a3f8:	mov	r0, r6
   4a3fc:	asr	r1, r6, #31
   4a400:	bl	27330 <fputs@plt+0x161c0>
   4a404:	subs	r5, r0, #0
   4a408:	moveq	r8, #7
   4a40c:	beq	4a424 <fputs@plt+0x392b4>
   4a410:	mov	r3, fp
   4a414:	ldr	r2, [pc, #112]	; 4a48c <fputs@plt+0x3931c>
   4a418:	mov	r1, r5
   4a41c:	mov	r0, r6
   4a420:	bl	2bc00 <fputs@plt+0x1aa90>
   4a424:	str	r5, [r4, #24]
   4a428:	ldr	r0, [pc, #96]	; 4a490 <fputs@plt+0x39320>
   4a42c:	b	4a3b4 <fputs@plt+0x39244>
   4a430:	str	r0, [r4]
   4a434:	mov	r0, r4
   4a438:	bl	2f160 <fputs@plt+0x1dff0>
   4a43c:	b	4a12c <fputs@plt+0x38fbc>
   4a440:	mov	r0, #48	; 0x30
   4a444:	mov	r1, #0
   4a448:	bl	27330 <fputs@plt+0x161c0>
   4a44c:	subs	r5, r0, #0
   4a450:	bne	4a350 <fputs@plt+0x391e0>
   4a454:	mov	r8, #7
   4a458:	b	4a2d4 <fputs@plt+0x39164>
   4a45c:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   4a460:	andeq	ip, r8, r0, lsr r1
   4a464:	andeq	r0, r8, r0, lsl #16
   4a468:	andeq	r0, r0, sl, lsl #14
   4a46c:	strdeq	r8, [r0], -lr
   4a470:	andeq	r8, r7, fp, ror sp
   4a474:	andeq	r8, r7, r0, lsl #27
   4a478:	andeq	r8, r7, r5, lsl #27
   4a47c:	andeq	r4, r7, ip, asr #6
   4a480:	andeq	r4, r7, r0, lsl #6
   4a484:	andeq	r8, r0, sp, lsr #32
   4a488:	andeq	r8, r0, r2, lsl #1
   4a48c:	andeq	r8, r7, pc, lsl #27
   4a490:	muleq	r7, r8, r3
   4a494:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a498:	sub	sp, sp, #156	; 0x9c
   4a49c:	mov	r5, r0
   4a4a0:	str	r1, [sp, #28]
   4a4a4:	mov	sl, r2
   4a4a8:	mov	r6, r3
   4a4ac:	bl	15ba0 <fputs@plt+0x4a30>
   4a4b0:	ldr	r4, [r5, #36]	; 0x24
   4a4b4:	cmp	r4, #0
   4a4b8:	mov	fp, r0
   4a4bc:	bne	4a680 <fputs@plt+0x39510>
   4a4c0:	mov	r0, #16
   4a4c4:	mov	r1, #0
   4a4c8:	bl	27330 <fputs@plt+0x161c0>
   4a4cc:	subs	r7, r0, #0
   4a4d0:	moveq	r8, #7
   4a4d4:	beq	4a610 <fputs@plt+0x394a0>
   4a4d8:	mov	r1, r4
   4a4dc:	mov	r2, #16
   4a4e0:	bl	10f48 <memset@plt>
   4a4e4:	ldr	r3, [r5, #8]
   4a4e8:	str	r3, [sp, #16]
   4a4ec:	ldr	r4, [r3, #28]
   4a4f0:	cmp	r4, #0
   4a4f4:	bne	4a660 <fputs@plt+0x394f0>
   4a4f8:	ldr	r3, [r5, #32]
   4a4fc:	add	r1, sp, #48	; 0x30
   4a500:	str	r3, [sp, #32]
   4a504:	ldr	r3, [pc, #1072]	; 4a93c <fputs@plt+0x397cc>
   4a508:	ldr	r0, [r5, #12]
   4a50c:	ldr	r3, [r3, #336]	; 0x150
   4a510:	blx	r3
   4a514:	subs	r9, r0, #0
   4a518:	bne	4a70c <fputs@plt+0x3959c>
   4a51c:	ldr	r0, [sp, #32]
   4a520:	bl	10fc0 <strlen@plt>
   4a524:	mov	r1, #0
   4a528:	add	r8, r0, #42	; 0x2a
   4a52c:	add	r3, r0, #6
   4a530:	mov	r0, r8
   4a534:	str	r3, [sp, #36]	; 0x24
   4a538:	bl	27330 <fputs@plt+0x161c0>
   4a53c:	subs	r4, r0, #0
   4a540:	beq	4a714 <fputs@plt+0x395a4>
   4a544:	mov	r2, r8
   4a548:	mov	r1, r9
   4a54c:	add	r8, r4, #36	; 0x24
   4a550:	bl	10f48 <memset@plt>
   4a554:	ldr	r3, [sp, #32]
   4a558:	str	r8, [r4, #8]
   4a55c:	ldr	r2, [pc, #988]	; 4a940 <fputs@plt+0x397d0>
   4a560:	mov	r1, r8
   4a564:	ldr	r0, [sp, #36]	; 0x24
   4a568:	bl	2bc00 <fputs@plt+0x1aa90>
   4a56c:	mvn	r3, #0
   4a570:	str	r3, [r4, #12]
   4a574:	ldr	r3, [r5, #8]
   4a578:	str	r4, [r3, #28]
   4a57c:	str	r3, [r4]
   4a580:	mov	r3, #8
   4a584:	str	r3, [r4, #4]
   4a588:	ldr	r3, [sp, #16]
   4a58c:	ldrb	r3, [r3, #21]
   4a590:	cmp	r3, #0
   4a594:	bne	4a660 <fputs@plt+0x394f0>
   4a598:	mov	r2, r9
   4a59c:	ldr	r1, [pc, #928]	; 4a944 <fputs@plt+0x397d4>
   4a5a0:	ldr	r0, [r5, #32]
   4a5a4:	bl	49e4c <fputs@plt+0x38cdc>
   4a5a8:	cmp	r0, #0
   4a5ac:	movne	r3, #1
   4a5b0:	strbne	r3, [r4, #22]
   4a5b4:	ldr	r2, [sp, #64]	; 0x40
   4a5b8:	moveq	r9, #66	; 0x42
   4a5bc:	mov	r1, r9
   4a5c0:	lsl	r2, r2, #23
   4a5c4:	mov	r0, r8
   4a5c8:	lsr	r2, r2, #23
   4a5cc:	bl	2e6ec <fputs@plt+0x1d57c>
   4a5d0:	cmp	r0, #0
   4a5d4:	str	r0, [r4, #12]
   4a5d8:	bge	4a61c <fputs@plt+0x394ac>
   4a5dc:	ldr	r0, [pc, #868]	; 4a948 <fputs@plt+0x397d8>
   4a5e0:	bl	30b70 <fputs@plt+0x1fa00>
   4a5e4:	mov	r2, r8
   4a5e8:	ldr	r3, [pc, #856]	; 4a948 <fputs@plt+0x397d8>
   4a5ec:	ldr	r1, [pc, #856]	; 4a94c <fputs@plt+0x397dc>
   4a5f0:	bl	2e7f4 <fputs@plt+0x1d684>
   4a5f4:	mov	r8, r0
   4a5f8:	mov	r0, r5
   4a5fc:	bl	2eab8 <fputs@plt+0x1d948>
   4a600:	mov	r0, r7
   4a604:	bl	1abdc <fputs@plt+0x9a6c>
   4a608:	cmp	r8, #0
   4a60c:	beq	4a680 <fputs@plt+0x39510>
   4a610:	mov	r0, r8
   4a614:	add	sp, sp, #156	; 0x9c
   4a618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a61c:	ldr	r2, [sp, #76]	; 0x4c
   4a620:	ldr	r1, [sp, #72]	; 0x48
   4a624:	bl	1b288 <fputs@plt+0xa118>
   4a628:	mov	r3, #1
   4a62c:	mov	r2, #128	; 0x80
   4a630:	mov	r1, r3
   4a634:	ldr	r0, [r5, #8]
   4a638:	bl	1d14c <fputs@plt+0xbfdc>
   4a63c:	cmp	r0, #0
   4a640:	beq	4a6d4 <fputs@plt+0x39564>
   4a644:	mov	r3, #1
   4a648:	mov	r2, #128	; 0x80
   4a64c:	mov	r1, #0
   4a650:	ldr	r0, [r5, #8]
   4a654:	bl	1d14c <fputs@plt+0xbfdc>
   4a658:	subs	r8, r0, #0
   4a65c:	bne	4a5f8 <fputs@plt+0x39488>
   4a660:	ldr	r3, [r4, #28]
   4a664:	str	r4, [r7]
   4a668:	add	r3, r3, #1
   4a66c:	str	r3, [r4, #28]
   4a670:	ldr	r3, [r4, #32]
   4a674:	str	r7, [r5, #36]	; 0x24
   4a678:	str	r3, [r7, #4]
   4a67c:	str	r7, [r4, #32]
   4a680:	ldr	r3, [r5, #36]	; 0x24
   4a684:	mov	r1, fp
   4a688:	ldr	r4, [r3]
   4a68c:	ldr	r3, [sp, #28]
   4a690:	add	r0, fp, r3
   4a694:	bl	70a94 <fputs@plt+0x5f924>
   4a698:	ldrh	r3, [r4, #20]
   4a69c:	mul	r5, fp, r0
   4a6a0:	cmp	r5, r3
   4a6a4:	ble	4a87c <fputs@plt+0x3970c>
   4a6a8:	ldr	r0, [r4, #12]
   4a6ac:	str	sl, [r4, #16]
   4a6b0:	cmp	r0, #0
   4a6b4:	bge	4a71c <fputs@plt+0x395ac>
   4a6b8:	lsl	r1, r5, #2
   4a6bc:	ldr	r0, [r4, #24]
   4a6c0:	bl	27360 <fputs@plt+0x161f0>
   4a6c4:	cmp	r0, #0
   4a6c8:	bne	4a854 <fputs@plt+0x396e4>
   4a6cc:	ldr	r6, [pc, #636]	; 4a950 <fputs@plt+0x397e0>
   4a6d0:	b	4a810 <fputs@plt+0x396a0>
   4a6d4:	mov	r2, #0
   4a6d8:	mov	r3, #0
   4a6dc:	ldr	r0, [r4, #12]
   4a6e0:	bl	19de8 <fputs@plt+0x8c78>
   4a6e4:	cmp	r0, #0
   4a6e8:	beq	4a644 <fputs@plt+0x394d4>
   4a6ec:	mov	r2, r8
   4a6f0:	ldr	r3, [pc, #604]	; 4a954 <fputs@plt+0x397e4>
   4a6f4:	ldr	r1, [pc, #604]	; 4a958 <fputs@plt+0x397e8>
   4a6f8:	ldr	r0, [pc, #604]	; 4a95c <fputs@plt+0x397ec>
   4a6fc:	bl	2e7f4 <fputs@plt+0x1d684>
   4a700:	subs	r8, r0, #0
   4a704:	bne	4a5f8 <fputs@plt+0x39488>
   4a708:	b	4a644 <fputs@plt+0x394d4>
   4a70c:	ldr	r8, [pc, #588]	; 4a960 <fputs@plt+0x397f0>
   4a710:	b	4a5f8 <fputs@plt+0x39488>
   4a714:	mov	r8, #7
   4a718:	b	4a5f8 <fputs@plt+0x39488>
   4a71c:	ldr	r3, [pc, #536]	; 4a93c <fputs@plt+0x397cc>
   4a720:	add	r1, sp, #48	; 0x30
   4a724:	ldr	r3, [r3, #336]	; 0x150
   4a728:	blx	r3
   4a72c:	cmp	r0, #0
   4a730:	bne	4a92c <fputs@plt+0x397bc>
   4a734:	mul	r1, sl, r5
   4a738:	ldrd	r8, [sp, #96]	; 0x60
   4a73c:	asr	r3, r1, #31
   4a740:	cmp	r8, r1
   4a744:	sbcs	r3, r9, r3
   4a748:	bge	4a6b8 <fputs@plt+0x39548>
   4a74c:	cmp	r6, #0
   4a750:	beq	4a810 <fputs@plt+0x396a0>
   4a754:	asr	r2, r9, #31
   4a758:	ldr	r6, [pc, #516]	; 4a964 <fputs@plt+0x397f4>
   4a75c:	asr	r3, r2, #31
   4a760:	mov	r7, #0
   4a764:	and	r2, r2, r6
   4a768:	adds	r2, r2, r8
   4a76c:	and	r3, r3, r7
   4a770:	adc	r3, r3, r9
   4a774:	lsr	r7, r2, #12
   4a778:	orr	r7, r7, r3, lsl #20
   4a77c:	add	r2, r7, #1
   4a780:	add	r6, r1, #4080	; 0xff0
   4a784:	lsl	r2, r2, #12
   4a788:	cmp	r1, #0
   4a78c:	addlt	r1, r6, #15
   4a790:	asr	r3, r2, #31
   4a794:	subs	r8, r2, #1
   4a798:	sbc	r9, r3, #0
   4a79c:	asr	r6, r1, #12
   4a7a0:	ldr	r1, [pc, #448]	; 4a968 <fputs@plt+0x397f8>
   4a7a4:	strd	r8, [sp, #16]
   4a7a8:	mov	r8, r0
   4a7ac:	add	r9, sp, #44	; 0x2c
   4a7b0:	cmp	r7, r6
   4a7b4:	bge	4a6b8 <fputs@plt+0x39548>
   4a7b8:	mov	r3, #1
   4a7bc:	str	r9, [sp, #8]
   4a7c0:	stm	sp, {r1, r3}
   4a7c4:	ldrd	r2, [sp, #16]
   4a7c8:	ldr	r0, [r4, #12]
   4a7cc:	str	r1, [sp, #32]
   4a7d0:	str	r8, [sp, #44]	; 0x2c
   4a7d4:	bl	1da9c <fputs@plt+0xc92c>
   4a7d8:	ldrd	r2, [sp, #16]
   4a7dc:	add	r7, r7, #1
   4a7e0:	ldr	r1, [sp, #32]
   4a7e4:	adds	r2, r2, #4096	; 0x1000
   4a7e8:	adc	r3, r3, #0
   4a7ec:	strd	r2, [sp, #16]
   4a7f0:	cmp	r0, #1
   4a7f4:	beq	4a7b0 <fputs@plt+0x39640>
   4a7f8:	ldr	r3, [pc, #364]	; 4a96c <fputs@plt+0x397fc>
   4a7fc:	ldr	r2, [r4, #8]
   4a800:	ldr	r1, [pc, #360]	; 4a970 <fputs@plt+0x39800>
   4a804:	ldr	r0, [pc, #360]	; 4a974 <fputs@plt+0x39804>
   4a808:	bl	2e7f4 <fputs@plt+0x1d684>
   4a80c:	mov	r6, r0
   4a810:	mov	r8, r6
   4a814:	ldrh	r3, [r4, #20]
   4a818:	ldr	r2, [sp, #28]
   4a81c:	cmp	r2, r3
   4a820:	movge	r3, #0
   4a824:	ldrlt	r3, [r4, #24]
   4a828:	ldrlt	r3, [r3, r2, lsl #2]
   4a82c:	ldr	r2, [sp, #192]	; 0xc0
   4a830:	str	r3, [r2]
   4a834:	ldrb	r3, [r4, #22]
   4a838:	adds	r3, r3, #0
   4a83c:	movne	r3, #1
   4a840:	cmp	r8, #0
   4a844:	movne	r3, #0
   4a848:	cmp	r3, #0
   4a84c:	movne	r8, #8
   4a850:	b	4a610 <fputs@plt+0x394a0>
   4a854:	mul	r9, sl, fp
   4a858:	ldr	r7, [pc, #220]	; 4a93c <fputs@plt+0x397cc>
   4a85c:	mov	r2, sl
   4a860:	asr	r3, sl, #31
   4a864:	mov	r6, #0
   4a868:	str	r0, [r4, #24]
   4a86c:	strd	r2, [sp, #16]
   4a870:	ldrh	r0, [r4, #20]
   4a874:	cmp	r5, r0
   4a878:	bgt	4a884 <fputs@plt+0x39714>
   4a87c:	mov	r8, #0
   4a880:	b	4a814 <fputs@plt+0x396a4>
   4a884:	ldr	r3, [r4, #12]
   4a888:	cmp	r3, #0
   4a88c:	blt	4a8e0 <fputs@plt+0x39770>
   4a890:	smull	r0, r1, r0, sl
   4a894:	ldrb	r2, [r4, #22]
   4a898:	str	r3, [sp]
   4a89c:	mov	r3, #1
   4a8a0:	cmp	r2, #0
   4a8a4:	strd	r0, [sp, #8]
   4a8a8:	movne	r2, r3
   4a8ac:	moveq	r2, #3
   4a8b0:	ldr	r8, [r7, #540]	; 0x21c
   4a8b4:	mov	r1, r9
   4a8b8:	mov	r0, r6
   4a8bc:	blx	r8
   4a8c0:	cmn	r0, #1
   4a8c4:	mov	r8, r0
   4a8c8:	bne	4a8fc <fputs@plt+0x3978c>
   4a8cc:	ldr	r3, [pc, #164]	; 4a978 <fputs@plt+0x39808>
   4a8d0:	ldr	r2, [r4, #8]
   4a8d4:	ldr	r1, [pc, #160]	; 4a97c <fputs@plt+0x3980c>
   4a8d8:	ldr	r0, [pc, #160]	; 4a980 <fputs@plt+0x39810>
   4a8dc:	b	4a808 <fputs@plt+0x39698>
   4a8e0:	ldrd	r0, [sp, #16]
   4a8e4:	bl	27330 <fputs@plt+0x161c0>
   4a8e8:	subs	r8, r0, #0
   4a8ec:	beq	4a934 <fputs@plt+0x397c4>
   4a8f0:	mov	r2, sl
   4a8f4:	mov	r1, r6
   4a8f8:	bl	10f48 <memset@plt>
   4a8fc:	mov	r2, #0
   4a900:	cmp	r2, fp
   4a904:	ldrh	r3, [r4, #20]
   4a908:	addge	r3, r3, fp
   4a90c:	strhge	r3, [r4, #20]
   4a910:	bge	4a870 <fputs@plt+0x39700>
   4a914:	ldr	r1, [r4, #24]
   4a918:	add	r3, r3, r2
   4a91c:	add	r2, r2, #1
   4a920:	str	r8, [r1, r3, lsl #2]
   4a924:	add	r8, r8, sl
   4a928:	b	4a900 <fputs@plt+0x39790>
   4a92c:	ldr	r6, [pc, #64]	; 4a974 <fputs@plt+0x39804>
   4a930:	b	4a810 <fputs@plt+0x396a0>
   4a934:	mov	r6, #7
   4a938:	b	4a810 <fputs@plt+0x396a0>
   4a93c:	andeq	ip, r8, r0, lsr r1
   4a940:	muleq	r7, r7, sp
   4a944:	muleq	r7, lr, sp
   4a948:	andeq	r7, r0, r4, asr #24
   4a94c:	andeq	r8, r7, fp, ror sp
   4a950:	andeq	r0, r0, sl, lsl #24
   4a954:	andeq	r7, r0, r4, asr ip
   4a958:	andeq	r7, r7, sp, ror fp
   4a95c:	andeq	r1, r0, sl, lsl #4
   4a960:	andeq	r0, r0, sl, lsl #14
   4a964:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   4a968:	ldrdeq	r1, [r7], -ip
   4a96c:	ldrdeq	r7, [r0], -r8
   4a970:	andeq	fp, r7, sl, ror ip
   4a974:	andeq	r1, r0, sl, lsl #6
   4a978:	strdeq	r7, [r0], -r3
   4a97c:	andeq	r7, r7, sl, asr fp
   4a980:	andeq	r1, r0, sl, lsl #10
   4a984:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a988:	sub	sp, sp, #156	; 0x9c
   4a98c:	subs	r6, r1, #0
   4a990:	mov	sl, r0
   4a994:	str	r2, [sp, #16]
   4a998:	str	r3, [sp, #36]	; 0x24
   4a99c:	beq	4a9cc <fputs@plt+0x3985c>
   4a9a0:	ldr	r1, [pc, #2704]	; 4b438 <fputs@plt+0x3a2c8>
   4a9a4:	mov	r0, r6
   4a9a8:	bl	1114c <strcmp@plt>
   4a9ac:	ldrb	r5, [r6]
   4a9b0:	clz	r4, r5
   4a9b4:	lsr	r4, r4, #5
   4a9b8:	cmp	r0, #0
   4a9bc:	beq	4b420 <fputs@plt+0x3a2b0>
   4a9c0:	cmp	r5, #0
   4a9c4:	movne	r4, #0
   4a9c8:	bne	4a9e0 <fputs@plt+0x39870>
   4a9cc:	ldr	r3, [sp, #16]
   4a9d0:	mov	r4, #1
   4a9d4:	ldrb	r3, [r3, #68]	; 0x44
   4a9d8:	cmp	r3, #2
   4a9dc:	beq	4b420 <fputs@plt+0x3a2b0>
   4a9e0:	ldr	r3, [sp, #196]	; 0xc4
   4a9e4:	ands	r3, r3, #128	; 0x80
   4a9e8:	str	r3, [sp, #28]
   4a9ec:	bne	4b420 <fputs@plt+0x3a2b0>
   4a9f0:	ldr	r3, [sp, #196]	; 0xc4
   4a9f4:	tst	r3, #256	; 0x100
   4a9f8:	beq	4aa14 <fputs@plt+0x398a4>
   4a9fc:	ldr	r3, [sp, #28]
   4aa00:	orrs	r3, r4, r3
   4aa04:	ldrne	r3, [sp, #196]	; 0xc4
   4aa08:	bicne	r3, r3, #768	; 0x300
   4aa0c:	orrne	r3, r3, #512	; 0x200
   4aa10:	strne	r3, [sp, #196]	; 0xc4
   4aa14:	mov	r0, #48	; 0x30
   4aa18:	mov	r1, #0
   4aa1c:	bl	21200 <fputs@plt+0x10090>
   4aa20:	subs	r7, r0, #0
   4aa24:	beq	4aacc <fputs@plt+0x3995c>
   4aa28:	mov	r3, #0
   4aa2c:	strb	r3, [r7, #8]
   4aa30:	ldr	r3, [sp, #16]
   4aa34:	cmp	r4, #0
   4aa38:	str	r3, [r7]
   4aa3c:	mov	r3, #1
   4aa40:	str	r7, [r7, #32]
   4aa44:	str	r3, [r7, #36]	; 0x24
   4aa48:	beq	4aa68 <fputs@plt+0x398f8>
   4aa4c:	mov	r0, #84	; 0x54
   4aa50:	mov	r1, #0
   4aa54:	bl	21200 <fputs@plt+0x10090>
   4aa58:	subs	r5, r0, #0
   4aa5c:	bne	4ac54 <fputs@plt+0x39ae4>
   4aa60:	mov	r8, #7
   4aa64:	b	4ae0c <fputs@plt+0x39c9c>
   4aa68:	ldr	r3, [sp, #28]
   4aa6c:	cmp	r3, #0
   4aa70:	beq	4aa80 <fputs@plt+0x39910>
   4aa74:	ldr	r3, [sp, #196]	; 0xc4
   4aa78:	tst	r3, #64	; 0x40
   4aa7c:	beq	4aa4c <fputs@plt+0x398dc>
   4aa80:	ldr	r3, [sp, #196]	; 0xc4
   4aa84:	tst	r3, #131072	; 0x20000
   4aa88:	beq	4aa4c <fputs@plt+0x398dc>
   4aa8c:	mov	r0, r6
   4aa90:	bl	18f64 <fputs@plt+0x7df4>
   4aa94:	ldr	r8, [sl, #8]
   4aa98:	add	r8, r8, #1
   4aa9c:	add	r5, r0, #1
   4aaa0:	cmp	r5, r8
   4aaa4:	movge	r0, r5
   4aaa8:	movlt	r0, r8
   4aaac:	asr	r1, r0, #31
   4aab0:	bl	1ea54 <fputs@plt+0xd8e4>
   4aab4:	mov	r3, #1
   4aab8:	strb	r3, [r7, #9]
   4aabc:	subs	r4, r0, #0
   4aac0:	bne	4aad4 <fputs@plt+0x39964>
   4aac4:	mov	r0, r7
   4aac8:	bl	1abdc <fputs@plt+0x9a6c>
   4aacc:	mov	r8, #7
   4aad0:	b	4abf8 <fputs@plt+0x39a88>
   4aad4:	ldr	r3, [sp, #28]
   4aad8:	cmp	r3, #0
   4aadc:	beq	4abc0 <fputs@plt+0x39a50>
   4aae0:	mov	r2, r5
   4aae4:	mov	r1, r6
   4aae8:	bl	10fe4 <memcpy@plt>
   4aaec:	ldr	r3, [pc, #2376]	; 4b43c <fputs@plt+0x3a2cc>
   4aaf0:	ldr	r5, [r3, #620]	; 0x26c
   4aaf4:	cmp	r5, #0
   4aaf8:	beq	4ab48 <fputs@plt+0x399d8>
   4aafc:	ldr	r8, [r5]
   4ab00:	mov	r0, r4
   4ab04:	ldr	r1, [r8, #176]	; 0xb0
   4ab08:	bl	1114c <strcmp@plt>
   4ab0c:	cmp	r0, #0
   4ab10:	bne	4ac4c <fputs@plt+0x39adc>
   4ab14:	ldr	r3, [r8]
   4ab18:	cmp	sl, r3
   4ab1c:	bne	4ac4c <fputs@plt+0x39adc>
   4ab20:	ldr	r3, [sp, #16]
   4ab24:	ldr	r3, [r3, #20]
   4ab28:	sub	r3, r3, #1
   4ab2c:	lsl	r2, r3, #4
   4ab30:	cmp	r3, #0
   4ab34:	bge	4ac04 <fputs@plt+0x39a94>
   4ab38:	ldr	r3, [r5, #64]	; 0x40
   4ab3c:	str	r5, [r7, #4]
   4ab40:	add	r3, r3, #1
   4ab44:	str	r3, [r5, #64]	; 0x40
   4ab48:	mov	r0, r4
   4ab4c:	bl	1abdc <fputs@plt+0x9a6c>
   4ab50:	cmp	r5, #0
   4ab54:	beq	4aa4c <fputs@plt+0x398dc>
   4ab58:	ldrb	r3, [r7, #9]
   4ab5c:	cmp	r3, #0
   4ab60:	movne	r2, #0
   4ab64:	ldrne	r3, [sp, #16]
   4ab68:	ldrne	r1, [r3, #20]
   4ab6c:	bne	4b39c <fputs@plt+0x3a22c>
   4ab70:	ldr	r3, [sp, #36]	; 0x24
   4ab74:	str	r7, [r3]
   4ab78:	ldm	r7, {r2, r3}
   4ab7c:	ldr	r8, [r3, #48]	; 0x30
   4ab80:	str	r2, [r3, #4]
   4ab84:	cmp	r8, #0
   4ab88:	movne	r8, #0
   4ab8c:	bne	4abf8 <fputs@plt+0x39a88>
   4ab90:	ldr	r3, [r3]
   4ab94:	ldr	r4, [r3, #212]	; 0xd4
   4ab98:	ldr	r3, [pc, #2208]	; 4b440 <fputs@plt+0x3a2d0>
   4ab9c:	mov	r0, r4
   4aba0:	str	r3, [r4, #16]
   4aba4:	ldr	r3, [pc, #2200]	; 4b444 <fputs@plt+0x3a2d4>
   4aba8:	ldr	r5, [r3, #128]	; 0x80
   4abac:	bl	15f08 <fputs@plt+0x4d98>
   4abb0:	mov	r1, r0
   4abb4:	ldr	r0, [r4, #44]	; 0x2c
   4abb8:	blx	r5
   4abbc:	b	4abf8 <fputs@plt+0x39a88>
   4abc0:	ldrb	r3, [sp, #28]
   4abc4:	mov	r2, r8
   4abc8:	mov	r1, r6
   4abcc:	strb	r3, [r4]
   4abd0:	mov	r0, sl
   4abd4:	ldr	r5, [sl, #36]	; 0x24
   4abd8:	mov	r3, r4
   4abdc:	blx	r5
   4abe0:	subs	r8, r0, #0
   4abe4:	beq	4aaec <fputs@plt+0x3997c>
   4abe8:	mov	r0, r4
   4abec:	bl	1abdc <fputs@plt+0x9a6c>
   4abf0:	mov	r0, r7
   4abf4:	bl	1abdc <fputs@plt+0x9a6c>
   4abf8:	mov	r0, r8
   4abfc:	add	sp, sp, #156	; 0x9c
   4ac00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ac04:	ldr	r1, [sp, #16]
   4ac08:	ldr	r1, [r1, #16]
   4ac0c:	add	r1, r1, r2
   4ac10:	ldr	r1, [r1, #4]
   4ac14:	cmp	r1, #0
   4ac18:	beq	4ac40 <fputs@plt+0x39ad0>
   4ac1c:	ldr	r1, [r1, #4]
   4ac20:	cmp	r5, r1
   4ac24:	bne	4ac40 <fputs@plt+0x39ad0>
   4ac28:	mov	r0, r4
   4ac2c:	bl	1abdc <fputs@plt+0x9a6c>
   4ac30:	mov	r0, r7
   4ac34:	bl	1abdc <fputs@plt+0x9a6c>
   4ac38:	mov	r8, #19
   4ac3c:	b	4abf8 <fputs@plt+0x39a88>
   4ac40:	sub	r3, r3, #1
   4ac44:	sub	r2, r2, #16
   4ac48:	b	4ab30 <fputs@plt+0x399c0>
   4ac4c:	ldr	r5, [r5, #68]	; 0x44
   4ac50:	b	4aaf4 <fputs@plt+0x39984>
   4ac54:	ldr	r0, [sl, #4]
   4ac58:	ldr	r3, [sp, #192]	; 0xc0
   4ac5c:	cmp	r0, #72	; 0x48
   4ac60:	mvn	r3, r3
   4ac64:	movlt	r0, #72	; 0x48
   4ac68:	str	r3, [sp, #40]	; 0x28
   4ac6c:	add	r0, r0, #7
   4ac70:	mov	r3, #4096	; 0x1000
   4ac74:	str	r3, [sp, #48]	; 0x30
   4ac78:	bic	r3, r0, #7
   4ac7c:	str	r3, [sp, #32]
   4ac80:	ldr	r3, [sp, #192]	; 0xc0
   4ac84:	mov	r4, #0
   4ac88:	ands	r3, r3, #2
   4ac8c:	str	r4, [r5]
   4ac90:	str	r3, [sp, #24]
   4ac94:	beq	4ad2c <fputs@plt+0x39bbc>
   4ac98:	cmp	r6, r4
   4ac9c:	beq	4ae50 <fputs@plt+0x39ce0>
   4aca0:	ldrb	r3, [r6]
   4aca4:	cmp	r3, r4
   4aca8:	moveq	r3, #1
   4acac:	streq	r3, [sp, #24]
   4acb0:	beq	4ad40 <fputs@plt+0x39bd0>
   4acb4:	mov	r1, r6
   4acb8:	mov	r0, r4
   4acbc:	bl	20d6c <fputs@plt+0xfbfc>
   4acc0:	subs	r8, r0, #0
   4acc4:	beq	4ad24 <fputs@plt+0x39bb4>
   4acc8:	bl	18f64 <fputs@plt+0x7df4>
   4accc:	mov	r9, r4
   4acd0:	mov	r3, #1
   4acd4:	str	r3, [sp, #24]
   4acd8:	str	r4, [sp, #12]
   4acdc:	str	r4, [sp, #20]
   4ace0:	mov	fp, r0
   4ace4:	ldr	r0, [sl, #4]
   4ace8:	ldr	r3, [sp, #32]
   4acec:	add	r0, r0, #7
   4acf0:	bic	r0, r0, #7
   4acf4:	add	r0, r0, #288	; 0x120
   4acf8:	add	r0, r0, #1
   4acfc:	add	r0, r0, r3, lsl #1
   4ad00:	add	r0, r0, fp, lsl #1
   4ad04:	add	r0, r0, fp
   4ad08:	add	r0, r0, r9
   4ad0c:	mov	r1, #0
   4ad10:	bl	21200 <fputs@plt+0x10090>
   4ad14:	subs	r4, r0, #0
   4ad18:	bne	4ae90 <fputs@plt+0x39d20>
   4ad1c:	mov	r1, r8
   4ad20:	bl	1e0ec <fputs@plt+0xcf7c>
   4ad24:	mov	r8, #7
   4ad28:	b	4adfc <fputs@plt+0x39c8c>
   4ad2c:	cmp	r6, #0
   4ad30:	streq	r6, [sp, #12]
   4ad34:	moveq	r9, r6
   4ad38:	streq	r6, [sp, #20]
   4ad3c:	beq	4ae64 <fputs@plt+0x39cf4>
   4ad40:	ldrb	r9, [r6]
   4ad44:	cmp	r9, #0
   4ad48:	beq	4ae70 <fputs@plt+0x39d00>
   4ad4c:	ldr	r9, [sl, #8]
   4ad50:	add	r9, r9, #1
   4ad54:	lsl	r0, r9, #1
   4ad58:	asr	r1, r0, #31
   4ad5c:	bl	1ea54 <fputs@plt+0xd8e4>
   4ad60:	subs	r4, r0, #0
   4ad64:	beq	4ad24 <fputs@plt+0x39bb4>
   4ad68:	mov	r3, #0
   4ad6c:	mov	r2, r9
   4ad70:	strb	r3, [r4]
   4ad74:	mov	r1, r6
   4ad78:	mov	r3, r4
   4ad7c:	ldr	r8, [sl, #36]	; 0x24
   4ad80:	mov	r0, sl
   4ad84:	blx	r8
   4ad88:	mov	r8, r0
   4ad8c:	mov	r0, r4
   4ad90:	bl	18f64 <fputs@plt+0x7df4>
   4ad94:	mov	fp, r0
   4ad98:	mov	r0, r6
   4ad9c:	bl	18f64 <fputs@plt+0x7df4>
   4ada0:	add	r0, r0, #1
   4ada4:	add	r3, r6, r0
   4ada8:	mov	r9, r3
   4adac:	str	r3, [sp, #20]
   4adb0:	ldrb	r3, [r9]
   4adb4:	cmp	r3, #0
   4adb8:	bne	4ae2c <fputs@plt+0x39cbc>
   4adbc:	ldr	r3, [sp, #20]
   4adc0:	add	r9, r9, #1
   4adc4:	cmp	r8, #0
   4adc8:	sub	r9, r9, r3
   4adcc:	bne	4adf0 <fputs@plt+0x39c80>
   4add0:	ldr	r2, [sl, #8]
   4add4:	add	r3, fp, #7
   4add8:	cmp	r3, r2
   4addc:	blt	4ae84 <fputs@plt+0x39d14>
   4ade0:	ldr	r0, [pc, #1632]	; 4b448 <fputs@plt+0x3a2d8>
   4ade4:	bl	30b70 <fputs@plt+0x1fa00>
   4ade8:	subs	r8, r0, #0
   4adec:	beq	4ae84 <fputs@plt+0x39d14>
   4adf0:	mov	r1, r4
   4adf4:	mov	r0, #0
   4adf8:	bl	1e0ec <fputs@plt+0xcf7c>
   4adfc:	ldr	r0, [r5]
   4ae00:	cmp	r0, #0
   4ae04:	beq	4ae0c <fputs@plt+0x39c9c>
   4ae08:	bl	46fbc <fputs@plt+0x35e4c>
   4ae0c:	mov	r0, r5
   4ae10:	bl	1abdc <fputs@plt+0x9a6c>
   4ae14:	mov	r0, r7
   4ae18:	bl	1abdc <fputs@plt+0x9a6c>
   4ae1c:	ldr	r2, [sp, #36]	; 0x24
   4ae20:	mov	r3, #0
   4ae24:	str	r3, [r2]
   4ae28:	b	4abf8 <fputs@plt+0x39a88>
   4ae2c:	mov	r0, r9
   4ae30:	bl	18f64 <fputs@plt+0x7df4>
   4ae34:	add	r0, r0, #1
   4ae38:	add	r9, r9, r0
   4ae3c:	mov	r0, r9
   4ae40:	bl	18f64 <fputs@plt+0x7df4>
   4ae44:	add	r0, r0, #1
   4ae48:	add	r9, r9, r0
   4ae4c:	b	4adb0 <fputs@plt+0x39c40>
   4ae50:	mov	r9, r6
   4ae54:	mov	r3, #1
   4ae58:	str	r6, [sp, #12]
   4ae5c:	str	r6, [sp, #20]
   4ae60:	str	r3, [sp, #24]
   4ae64:	mov	fp, r6
   4ae68:	mov	r8, r6
   4ae6c:	b	4ace4 <fputs@plt+0x39b74>
   4ae70:	str	r6, [sp, #12]
   4ae74:	str	r9, [sp, #20]
   4ae78:	mov	fp, r9
   4ae7c:	mov	r8, r9
   4ae80:	b	4ace4 <fputs@plt+0x39b74>
   4ae84:	str	r6, [sp, #12]
   4ae88:	mov	r8, r4
   4ae8c:	b	4ace4 <fputs@plt+0x39b74>
   4ae90:	add	r3, r4, #224	; 0xe0
   4ae94:	str	r3, [r4, #212]	; 0xd4
   4ae98:	ldr	r3, [sl, #4]
   4ae9c:	add	r0, r4, #272	; 0x110
   4aea0:	add	r3, r3, #7
   4aea4:	bic	r3, r3, #7
   4aea8:	str	r0, [r4, #64]	; 0x40
   4aeac:	add	r0, r0, r3
   4aeb0:	ldr	r3, [sp, #32]
   4aeb4:	str	r0, [r4, #72]	; 0x48
   4aeb8:	add	r0, r0, r3
   4aebc:	str	r0, [r4, #68]	; 0x44
   4aec0:	cmp	r8, #0
   4aec4:	add	r0, r0, r3
   4aec8:	str	r0, [r4, #176]	; 0xb0
   4aecc:	beq	4af84 <fputs@plt+0x39e14>
   4aed0:	add	r3, fp, #1
   4aed4:	add	r2, r3, r9
   4aed8:	add	r2, r0, r2
   4aedc:	str	r2, [r4, #180]	; 0xb4
   4aee0:	mov	r1, r8
   4aee4:	mov	r2, fp
   4aee8:	str	r3, [sp, #32]
   4aeec:	bl	10fe4 <memcpy@plt>
   4aef0:	cmp	r9, #0
   4aef4:	ldr	r3, [sp, #32]
   4aef8:	beq	4af10 <fputs@plt+0x39da0>
   4aefc:	ldr	r0, [r4, #176]	; 0xb0
   4af00:	mov	r2, r9
   4af04:	ldr	r1, [sp, #20]
   4af08:	add	r0, r0, r3
   4af0c:	bl	10fe4 <memcpy@plt>
   4af10:	ldr	r9, [pc, #1332]	; 4b44c <fputs@plt+0x3a2dc>
   4af14:	mov	r2, fp
   4af18:	mov	r1, r8
   4af1c:	ldr	r0, [r4, #180]	; 0xb4
   4af20:	bl	10fe4 <memcpy@plt>
   4af24:	ldr	r1, [r4, #180]	; 0xb4
   4af28:	ldr	r3, [r9]
   4af2c:	add	r2, r1, fp
   4af30:	str	r3, [r1, fp]
   4af34:	ldr	r3, [r9, #4]
   4af38:	mov	r1, r8
   4af3c:	str	r3, [r2, #4]
   4af40:	ldrh	r3, [r9, #8]
   4af44:	strh	r3, [r2, #8]
   4af48:	ldr	r0, [r4, #180]	; 0xb4
   4af4c:	add	r3, fp, #9
   4af50:	add	r0, r0, r3
   4af54:	mov	r2, fp
   4af58:	str	r0, [r4, #220]	; 0xdc
   4af5c:	bl	10fe4 <memcpy@plt>
   4af60:	ldr	r3, [r4, #220]	; 0xdc
   4af64:	ldr	r1, [r9, #10]!
   4af68:	add	r2, r3, fp
   4af6c:	str	r1, [r3, fp]
   4af70:	ldrb	r3, [r9, #4]
   4af74:	mov	r1, r8
   4af78:	mov	r0, #0
   4af7c:	strb	r3, [r2, #4]
   4af80:	bl	1e0ec <fputs@plt+0xcf7c>
   4af84:	ldr	r3, [sp, #196]	; 0xc4
   4af88:	str	sl, [r4]
   4af8c:	str	r3, [r4, #152]	; 0x98
   4af90:	ldr	r3, [sp, #12]
   4af94:	cmp	r3, #0
   4af98:	beq	4b044 <fputs@plt+0x39ed4>
   4af9c:	ldrb	r3, [r3]
   4afa0:	cmp	r3, #0
   4afa4:	beq	4b044 <fputs@plt+0x39ed4>
   4afa8:	add	r3, sp, #152	; 0x98
   4afac:	mov	r2, #0
   4afb0:	str	r2, [r3, #-100]!	; 0xffffff9c
   4afb4:	mov	r0, sl
   4afb8:	str	r3, [sp]
   4afbc:	ldr	r3, [sp, #196]	; 0xc4
   4afc0:	ldr	r2, [r4, #64]	; 0x40
   4afc4:	ldr	r1, [r4, #176]	; 0xb0
   4afc8:	bl	1498c <fputs@plt+0x381c>
   4afcc:	subs	r8, r0, #0
   4afd0:	bne	4b124 <fputs@plt+0x39fb4>
   4afd4:	ldr	r3, [sp, #52]	; 0x34
   4afd8:	ldr	r0, [r4, #64]	; 0x40
   4afdc:	and	r3, r3, #1
   4afe0:	str	r3, [sp, #20]
   4afe4:	bl	1495c <fputs@plt+0x37ec>
   4afe8:	ldr	r3, [sp, #20]
   4afec:	cmp	r3, #0
   4aff0:	mov	r8, r0
   4aff4:	bne	4b01c <fputs@plt+0x39eac>
   4aff8:	mov	r0, r4
   4affc:	bl	225f4 <fputs@plt+0x11484>
   4b000:	ldr	r3, [r4, #156]	; 0x9c
   4b004:	ldr	r2, [sp, #48]	; 0x30
   4b008:	cmp	r3, r2
   4b00c:	bls	4b01c <fputs@plt+0x39eac>
   4b010:	cmp	r3, #8192	; 0x2000
   4b014:	movhi	r3, #8192	; 0x2000
   4b018:	str	r3, [sp, #48]	; 0x30
   4b01c:	mov	r2, #0
   4b020:	ldr	r1, [pc, #1064]	; 4b450 <fputs@plt+0x3a2e0>
   4b024:	ldr	r0, [sp, #12]
   4b028:	bl	49e4c <fputs@plt+0x38cdc>
   4b02c:	ands	r2, r8, #8192	; 0x2000
   4b030:	strb	r0, [r4, #14]
   4b034:	beq	4b068 <fputs@plt+0x39ef8>
   4b038:	ldr	r3, [sp, #196]	; 0xc4
   4b03c:	orr	r3, r3, #1
   4b040:	str	r3, [sp, #196]	; 0xc4
   4b044:	mov	r3, #4
   4b048:	strb	r3, [r4, #18]
   4b04c:	ldr	r3, [sp, #196]	; 0xc4
   4b050:	mov	sl, #1
   4b054:	and	r3, r3, sl
   4b058:	strb	sl, [r4, #17]
   4b05c:	strb	sl, [r4, #14]
   4b060:	str	r3, [sp, #20]
   4b064:	b	4b07c <fputs@plt+0x39f0c>
   4b068:	ldr	r1, [pc, #996]	; 4b454 <fputs@plt+0x3a2e4>
   4b06c:	ldr	r0, [sp, #12]
   4b070:	bl	49e4c <fputs@plt+0x38cdc>
   4b074:	subs	sl, r0, #0
   4b078:	bne	4b038 <fputs@plt+0x39ec8>
   4b07c:	mvn	r2, #0
   4b080:	add	r1, sp, #48	; 0x30
   4b084:	mov	r0, r4
   4b088:	bl	22248 <fputs@plt+0x110d8>
   4b08c:	subs	r8, r0, #0
   4b090:	bne	4b124 <fputs@plt+0x39fb4>
   4b094:	ldr	r3, [sp, #48]	; 0x30
   4b098:	ldr	r9, [r4, #212]	; 0xd4
   4b09c:	str	r3, [sp, #12]
   4b0a0:	ldr	r3, [sp, #24]
   4b0a4:	mov	r1, r8
   4b0a8:	eor	r3, r3, #1
   4b0ac:	str	r3, [sp, #32]
   4b0b0:	ldr	r3, [sp, #24]
   4b0b4:	mov	r2, #48	; 0x30
   4b0b8:	cmp	r3, #0
   4b0bc:	mov	r0, r9
   4b0c0:	ldr	fp, [pc, #912]	; 4b458 <fputs@plt+0x3a2e8>
   4b0c4:	movne	fp, #0
   4b0c8:	bl	10f48 <memset@plt>
   4b0cc:	ldr	r3, [sp, #32]
   4b0d0:	mov	r1, #88	; 0x58
   4b0d4:	mov	r2, #1
   4b0d8:	str	r1, [r9, #28]
   4b0dc:	strb	r3, [r9, #32]
   4b0e0:	mov	r1, #100	; 0x64
   4b0e4:	mov	r3, #2
   4b0e8:	str	r2, [r9, #24]
   4b0ec:	strb	r3, [r9, #33]	; 0x21
   4b0f0:	str	r1, [r9, #16]
   4b0f4:	str	r2, [r9, #20]
   4b0f8:	str	fp, [r9, #36]	; 0x24
   4b0fc:	str	r4, [r9, #40]	; 0x28
   4b100:	ldr	r1, [sp, #12]
   4b104:	mov	r0, r9
   4b108:	str	r3, [sp, #44]	; 0x2c
   4b10c:	str	r2, [sp, #32]
   4b110:	bl	1b3f0 <fputs@plt+0xa280>
   4b114:	ldr	r2, [sp, #32]
   4b118:	ldr	r3, [sp, #44]	; 0x2c
   4b11c:	subs	r8, r0, #0
   4b120:	beq	4b140 <fputs@plt+0x39fd0>
   4b124:	ldr	r0, [r4, #64]	; 0x40
   4b128:	bl	148d8 <fputs@plt+0x3768>
   4b12c:	ldr	r0, [r4, #208]	; 0xd0
   4b130:	bl	1b568 <fputs@plt+0xa3f8>
   4b134:	mov	r0, r4
   4b138:	bl	1abdc <fputs@plt+0x9a6c>
   4b13c:	b	4adfc <fputs@plt+0x39c8c>
   4b140:	ldrb	r0, [sp, #24]
   4b144:	ldr	r1, [sp, #40]	; 0x28
   4b148:	cmp	sl, #0
   4b14c:	strbeq	r2, [r4, #8]
   4b150:	strbeq	r3, [r4, #12]
   4b154:	moveq	r2, #34	; 0x22
   4b158:	strbeq	r3, [r4, #10]
   4b15c:	and	r1, r1, #1
   4b160:	strb	r0, [r4, #16]
   4b164:	mov	r3, #88	; 0x58
   4b168:	ldrb	r0, [sp, #20]
   4b16c:	strbeq	r2, [r4, #11]
   4b170:	strb	r1, [r4, #6]
   4b174:	strh	r3, [r4, #148]	; 0x94
   4b178:	mvn	r1, #-1073741824	; 0xc0000000
   4b17c:	mvn	r3, #0
   4b180:	mvn	r2, #0
   4b184:	str	r1, [r4, #164]	; 0xa4
   4b188:	uxtb	r1, sl
   4b18c:	strb	r0, [r4, #15]
   4b190:	strbeq	sl, [r4, #9]
   4b194:	strd	r2, [r4, #168]	; 0xa8
   4b198:	strb	r1, [r4, #13]
   4b19c:	strb	r1, [r4, #4]
   4b1a0:	strb	r1, [r4, #19]
   4b1a4:	strb	r1, [r4, #7]
   4b1a8:	mov	r0, r4
   4b1ac:	bl	225f4 <fputs@plt+0x11484>
   4b1b0:	ldr	r3, [sp, #192]	; 0xc0
   4b1b4:	tst	r3, #1
   4b1b8:	movne	r3, #2
   4b1bc:	bne	4b1d0 <fputs@plt+0x3a060>
   4b1c0:	ldr	r3, [sp, #24]
   4b1c4:	cmp	r3, #0
   4b1c8:	beq	4b1d4 <fputs@plt+0x3a064>
   4b1cc:	mov	r3, #4
   4b1d0:	strb	r3, [r4, #5]
   4b1d4:	ldr	r3, [pc, #640]	; 4b45c <fputs@plt+0x3a2ec>
   4b1d8:	mov	r0, r4
   4b1dc:	str	r3, [r4, #204]	; 0xcc
   4b1e0:	ldr	r3, [sp, #16]
   4b1e4:	str	r4, [r5]
   4b1e8:	ldrd	r2, [r3, #40]	; 0x28
   4b1ec:	strd	r2, [r4, #136]	; 0x88
   4b1f0:	bl	163bc <fputs@plt+0x524c>
   4b1f4:	ldr	r4, [r5]
   4b1f8:	mov	r2, #100	; 0x64
   4b1fc:	mov	r1, #0
   4b200:	add	r0, sp, #52	; 0x34
   4b204:	bl	10f48 <memset@plt>
   4b208:	ldr	r0, [r4, #64]	; 0x40
   4b20c:	ldr	r3, [r0]
   4b210:	cmp	r3, #0
   4b214:	bne	4b310 <fputs@plt+0x3a1a0>
   4b218:	ldrb	r3, [sp, #192]	; 0xc0
   4b21c:	ldr	r2, [r5]
   4b220:	strb	r3, [r5, #16]
   4b224:	ldr	r3, [sp, #16]
   4b228:	ldr	r0, [r2, #64]	; 0x40
   4b22c:	str	r3, [r5, #4]
   4b230:	ldr	r3, [pc, #552]	; 4b460 <fputs@plt+0x3a2f0>
   4b234:	str	r5, [r2, #188]	; 0xbc
   4b238:	str	r3, [r2, #184]	; 0xb8
   4b23c:	ldr	r3, [r0]
   4b240:	cmp	r3, #0
   4b244:	bne	4b344 <fputs@plt+0x3a1d4>
   4b248:	ldr	r0, [r5]
   4b24c:	mov	r3, #0
   4b250:	str	r5, [r7, #4]
   4b254:	str	r3, [r5, #8]
   4b258:	str	r3, [r5, #12]
   4b25c:	ldrb	r3, [r0, #15]
   4b260:	cmp	r3, #0
   4b264:	ldrhne	r3, [r5, #22]
   4b268:	orrne	r3, r3, #1
   4b26c:	strhne	r3, [r5, #22]
   4b270:	ldrb	r3, [sp, #69]	; 0x45
   4b274:	ldrb	r2, [sp, #68]	; 0x44
   4b278:	lsl	r3, r3, #16
   4b27c:	orr	r3, r3, r2, lsl #8
   4b280:	sub	r2, r3, #512	; 0x200
   4b284:	cmp	r2, #65024	; 0xfe00
   4b288:	str	r3, [r5, #32]
   4b28c:	bhi	4b29c <fputs@plt+0x3a12c>
   4b290:	sub	r2, r3, #1
   4b294:	tst	r2, r3
   4b298:	beq	4b354 <fputs@plt+0x3a1e4>
   4b29c:	ldr	r3, [sp, #28]
   4b2a0:	mov	r2, #0
   4b2a4:	eor	r3, r3, #1
   4b2a8:	cmp	r6, r2
   4b2ac:	moveq	r6, #0
   4b2b0:	andne	r6, r3, #1
   4b2b4:	cmp	r6, r2
   4b2b8:	movne	r6, r2
   4b2bc:	str	r2, [r5, #32]
   4b2c0:	strbne	r2, [r5, #17]
   4b2c4:	strbne	r2, [r5, #18]
   4b2c8:	mov	r2, r6
   4b2cc:	add	r1, r5, #32
   4b2d0:	bl	22248 <fputs@plt+0x110d8>
   4b2d4:	subs	r8, r0, #0
   4b2d8:	bne	4adfc <fputs@plt+0x39c8c>
   4b2dc:	ldr	r3, [r5, #32]
   4b2e0:	sub	r6, r3, r6
   4b2e4:	str	r6, [r5, #36]	; 0x24
   4b2e8:	ldrb	r3, [r7, #9]
   4b2ec:	cmp	r3, #0
   4b2f0:	beq	4ab70 <fputs@plt+0x39a00>
   4b2f4:	mov	r3, #1
   4b2f8:	str	r3, [r5, #64]	; 0x40
   4b2fc:	ldr	r3, [pc, #312]	; 4b43c <fputs@plt+0x3a2cc>
   4b300:	ldr	r2, [r3, #620]	; 0x26c
   4b304:	str	r5, [r3, #620]	; 0x26c
   4b308:	str	r2, [r5, #68]	; 0x44
   4b30c:	b	4ab58 <fputs@plt+0x399e8>
   4b310:	mov	r3, #0
   4b314:	mov	r2, #0
   4b318:	add	r1, sp, #52	; 0x34
   4b31c:	strd	r2, [sp]
   4b320:	mov	r2, #100	; 0x64
   4b324:	bl	14908 <fputs@plt+0x3798>
   4b328:	ldr	r3, [pc, #308]	; 4b464 <fputs@plt+0x3a2f4>
   4b32c:	cmp	r0, r3
   4b330:	mov	r8, r0
   4b334:	beq	4b218 <fputs@plt+0x3a0a8>
   4b338:	cmp	r0, #0
   4b33c:	beq	4b218 <fputs@plt+0x3a0a8>
   4b340:	b	4adfc <fputs@plt+0x39c8c>
   4b344:	add	r2, r2, #184	; 0xb8
   4b348:	mov	r1, #15
   4b34c:	bl	14950 <fputs@plt+0x37e0>
   4b350:	b	4b248 <fputs@plt+0x3a0d8>
   4b354:	ldrh	r3, [r5, #22]
   4b358:	ldrb	r6, [sp, #72]	; 0x48
   4b35c:	orr	r3, r3, #2
   4b360:	strh	r3, [r5, #22]
   4b364:	ldr	r3, [sp, #104]	; 0x68
   4b368:	adds	r3, r3, #0
   4b36c:	movne	r3, #1
   4b370:	strb	r3, [r5, #17]
   4b374:	ldr	r3, [sp, #116]	; 0x74
   4b378:	adds	r3, r3, #0
   4b37c:	movne	r3, #1
   4b380:	strb	r3, [r5, #18]
   4b384:	b	4b2c8 <fputs@plt+0x3a158>
   4b388:	mov	r3, r2
   4b38c:	b	4b3c8 <fputs@plt+0x3a258>
   4b390:	mov	r3, r2
   4b394:	b	4b3f0 <fputs@plt+0x3a280>
   4b398:	add	r2, r2, #1
   4b39c:	cmp	r2, r1
   4b3a0:	bge	4ab70 <fputs@plt+0x39a00>
   4b3a4:	ldr	r3, [sp, #16]
   4b3a8:	ldr	r3, [r3, #16]
   4b3ac:	add	r3, r3, r2, lsl #4
   4b3b0:	ldr	r3, [r3, #4]
   4b3b4:	cmp	r3, #0
   4b3b8:	beq	4b398 <fputs@plt+0x3a228>
   4b3bc:	ldrb	r0, [r3, #9]
   4b3c0:	cmp	r0, #0
   4b3c4:	beq	4b398 <fputs@plt+0x3a228>
   4b3c8:	ldr	r2, [r3, #28]
   4b3cc:	cmp	r2, #0
   4b3d0:	bne	4b388 <fputs@plt+0x3a218>
   4b3d4:	ldr	r0, [r3, #4]
   4b3d8:	ldr	r1, [r7, #4]
   4b3dc:	cmp	r0, r1
   4b3e0:	strhi	r3, [r7, #24]
   4b3e4:	strhi	r2, [r7, #28]
   4b3e8:	strhi	r7, [r3, #28]
   4b3ec:	bhi	4ab70 <fputs@plt+0x39a00>
   4b3f0:	ldr	r2, [r3, #24]
   4b3f4:	cmp	r2, #0
   4b3f8:	beq	4b408 <fputs@plt+0x3a298>
   4b3fc:	ldr	r0, [r2, #4]
   4b400:	cmp	r1, r0
   4b404:	bhi	4b390 <fputs@plt+0x3a220>
   4b408:	cmp	r2, #0
   4b40c:	str	r2, [r7, #24]
   4b410:	str	r3, [r7, #28]
   4b414:	strne	r7, [r2, #28]
   4b418:	str	r7, [r3, #24]
   4b41c:	b	4ab70 <fputs@plt+0x39a00>
   4b420:	ldr	r3, [sp, #192]	; 0xc0
   4b424:	orr	r3, r3, #2
   4b428:	str	r3, [sp, #192]	; 0xc0
   4b42c:	mov	r3, #1
   4b430:	str	r3, [sp, #28]
   4b434:	b	4a9f0 <fputs@plt+0x39880>
   4b438:	andeq	r8, r7, fp, lsr #27
   4b43c:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   4b440:			; <UNDEFINED> instruction: 0xfffff830
   4b444:	andeq	ip, r8, r0, lsr r1
   4b448:	andeq	fp, r0, fp, ror #27
   4b44c:	strdeq	r4, [r7], -r0
   4b450:			; <UNDEFINED> instruction: 0x00078db4
   4b454:			; <UNDEFINED> instruction: 0x00078dbb
   4b458:	andeq	r5, r4, ip, lsr #20
   4b45c:	strdeq	pc, [r2], -r4
   4b460:			; <UNDEFINED> instruction: 0x00018eb0
   4b464:	andeq	r0, r0, sl, lsl #4
   4b468:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   4b46c:	ldr	r5, [r0]
   4b470:	ldr	r3, [r5, #16]
   4b474:	ldr	r4, [r3, #20]
   4b478:	cmp	r4, #0
   4b47c:	movne	r4, #0
   4b480:	bne	4b4c8 <fputs@plt+0x3a358>
   4b484:	ldrb	r1, [r0, #453]	; 0x1c5
   4b488:	cmp	r1, #0
   4b48c:	bne	4b4c8 <fputs@plt+0x3a358>
   4b490:	ldr	r3, [pc, #108]	; 4b504 <fputs@plt+0x3a394>
   4b494:	mov	r6, r0
   4b498:	mov	r2, r5
   4b49c:	stm	sp, {r1, r3}
   4b4a0:	add	r3, sp, #12
   4b4a4:	ldr	r0, [r5]
   4b4a8:	bl	4a984 <fputs@plt+0x39814>
   4b4ac:	subs	r4, r0, #0
   4b4b0:	beq	4b4d4 <fputs@plt+0x3a364>
   4b4b4:	ldr	r1, [pc, #76]	; 4b508 <fputs@plt+0x3a398>
   4b4b8:	mov	r0, r6
   4b4bc:	bl	319cc <fputs@plt+0x2085c>
   4b4c0:	str	r4, [r6, #12]
   4b4c4:	mov	r4, #1
   4b4c8:	mov	r0, r4
   4b4cc:	add	sp, sp, #16
   4b4d0:	pop	{r4, r5, r6, pc}
   4b4d4:	ldr	r3, [r5, #16]
   4b4d8:	ldr	r0, [sp, #12]
   4b4dc:	mvn	r2, #0
   4b4e0:	str	r0, [r3, #20]
   4b4e4:	ldr	r1, [r5, #76]	; 0x4c
   4b4e8:	mov	r3, r4
   4b4ec:	bl	22564 <fputs@plt+0x113f4>
   4b4f0:	cmp	r0, #7
   4b4f4:	bne	4b4c8 <fputs@plt+0x3a358>
   4b4f8:	mov	r0, r5
   4b4fc:	bl	1ae98 <fputs@plt+0x9d28>
   4b500:	b	4b4c4 <fputs@plt+0x3a354>
   4b504:	andeq	r0, r0, lr, lsl r2
   4b508:	andeq	r8, r7, r5, asr #27
   4b50c:	push	{r4, r5, r6, r7, r8, lr}
   4b510:	mov	r7, r1
   4b514:	mov	r5, r0
   4b518:	mov	r1, r2
   4b51c:	mov	r0, r7
   4b520:	mov	r4, r2
   4b524:	bl	175f4 <fputs@plt+0x6484>
   4b528:	cmp	r0, #1
   4b52c:	mov	r6, r0
   4b530:	bne	4b5c4 <fputs@plt+0x3a454>
   4b534:	mov	r2, #544	; 0x220
   4b538:	mov	r3, #0
   4b53c:	mov	r0, r5
   4b540:	bl	205a0 <fputs@plt+0xf430>
   4b544:	subs	r4, r0, #0
   4b548:	bne	4b564 <fputs@plt+0x3a3f4>
   4b54c:	ldr	r2, [pc, #144]	; 4b5e4 <fputs@plt+0x3a474>
   4b550:	mov	r1, #7
   4b554:	mov	r0, r5
   4b558:	bl	3159c <fputs@plt+0x2042c>
   4b55c:	mov	r0, #0
   4b560:	pop	{r4, r5, r6, r7, r8, pc}
   4b564:	str	r7, [r4]
   4b568:	bl	4b468 <fputs@plt+0x3a2f8>
   4b56c:	subs	r8, r0, #0
   4b570:	beq	4b58c <fputs@plt+0x3a41c>
   4b574:	ldr	r3, [r4, #4]
   4b578:	ldr	r2, [pc, #104]	; 4b5e8 <fputs@plt+0x3a478>
   4b57c:	ldr	r1, [r4, #12]
   4b580:	mov	r0, r5
   4b584:	bl	3159c <fputs@plt+0x2042c>
   4b588:	mov	r8, r6
   4b58c:	ldr	r1, [r4, #4]
   4b590:	mov	r0, r5
   4b594:	bl	1e0ec <fputs@plt+0xcf7c>
   4b598:	mov	r0, r4
   4b59c:	bl	1f0ec <fputs@plt+0xdf7c>
   4b5a0:	mov	r1, r4
   4b5a4:	mov	r0, r5
   4b5a8:	bl	1e0ec <fputs@plt+0xcf7c>
   4b5ac:	cmp	r8, #0
   4b5b0:	bne	4b55c <fputs@plt+0x3a3ec>
   4b5b4:	ldr	r3, [r7, #16]
   4b5b8:	add	r6, r3, r6, lsl #4
   4b5bc:	ldr	r0, [r6, #4]
   4b5c0:	pop	{r4, r5, r6, r7, r8, pc}
   4b5c4:	cmp	r0, #0
   4b5c8:	bge	4b5b4 <fputs@plt+0x3a444>
   4b5cc:	mov	r3, r4
   4b5d0:	ldr	r2, [pc, #20]	; 4b5ec <fputs@plt+0x3a47c>
   4b5d4:	mov	r1, #1
   4b5d8:	mov	r0, r5
   4b5dc:	bl	3159c <fputs@plt+0x2042c>
   4b5e0:	b	4b55c <fputs@plt+0x3a3ec>
   4b5e4:	andeq	r8, r7, r6, rrx
   4b5e8:	andeq	r7, r7, r0, asr fp
   4b5ec:	andeq	r8, r7, fp, lsl #28
   4b5f0:	cmp	r2, r0
   4b5f4:	push	{r4, r5, r6, r7, r8, lr}
   4b5f8:	bne	4b610 <fputs@plt+0x3a4a0>
   4b5fc:	ldr	r2, [pc, #248]	; 4b6fc <fputs@plt+0x3a58c>
   4b600:	mov	r1, #1
   4b604:	bl	3159c <fputs@plt+0x2042c>
   4b608:	mov	r4, #0
   4b60c:	b	4b640 <fputs@plt+0x3a4d0>
   4b610:	mov	r5, r0
   4b614:	mov	r7, r1
   4b618:	mov	r0, #48	; 0x30
   4b61c:	mov	r1, #0
   4b620:	mov	r6, r2
   4b624:	mov	r8, r3
   4b628:	bl	21200 <fputs@plt+0x10090>
   4b62c:	subs	r4, r0, #0
   4b630:	bne	4b65c <fputs@plt+0x3a4ec>
   4b634:	mov	r1, #7
   4b638:	mov	r0, r5
   4b63c:	bl	24a44 <fputs@plt+0x138d4>
   4b640:	mov	r0, r4
   4b644:	pop	{r4, r5, r6, r7, r8, pc}
   4b648:	ldr	r2, [r4, #24]
   4b64c:	ldr	r3, [r2, #16]
   4b650:	add	r3, r3, #1
   4b654:	str	r3, [r2, #16]
   4b658:	b	4b640 <fputs@plt+0x3a4d0>
   4b65c:	mov	r1, r6
   4b660:	mov	r2, r8
   4b664:	mov	r0, r5
   4b668:	bl	4b50c <fputs@plt+0x3a39c>
   4b66c:	mov	r2, r7
   4b670:	mov	r1, r5
   4b674:	str	r0, [r4, #24]
   4b678:	mov	r0, r5
   4b67c:	bl	4b50c <fputs@plt+0x3a39c>
   4b680:	mov	r2, #0
   4b684:	str	r2, [r4, #40]	; 0x28
   4b688:	ldr	r2, [r4, #24]
   4b68c:	str	r6, [r4, #20]
   4b690:	mov	r6, #1
   4b694:	str	r5, [r4]
   4b698:	str	r6, [r4, #16]
   4b69c:	cmp	r0, #0
   4b6a0:	cmpne	r2, #0
   4b6a4:	mov	r3, r0
   4b6a8:	str	r0, [r4, #4]
   4b6ac:	moveq	r3, #1
   4b6b0:	movne	r3, #0
   4b6b4:	beq	4b6f0 <fputs@plt+0x3a580>
   4b6b8:	ldr	r1, [r2, #4]
   4b6bc:	mvn	r2, #0
   4b6c0:	ldr	r1, [r1, #32]
   4b6c4:	bl	22564 <fputs@plt+0x113f4>
   4b6c8:	cmp	r0, #7
   4b6cc:	beq	4b6f0 <fputs@plt+0x3a580>
   4b6d0:	ldr	r3, [r4, #4]
   4b6d4:	ldrb	r3, [r3, #8]
   4b6d8:	cmp	r3, #0
   4b6dc:	beq	4b648 <fputs@plt+0x3a4d8>
   4b6e0:	ldr	r2, [pc, #24]	; 4b700 <fputs@plt+0x3a590>
   4b6e4:	mov	r1, r6
   4b6e8:	mov	r0, r5
   4b6ec:	bl	3159c <fputs@plt+0x2042c>
   4b6f0:	mov	r0, r4
   4b6f4:	bl	1abdc <fputs@plt+0x9a6c>
   4b6f8:	b	4b608 <fputs@plt+0x3a498>
   4b6fc:	andeq	r8, r7, pc, lsl lr
   4b700:	andeq	r8, r7, r7, asr #28
   4b704:	ldr	r3, [r0, #416]	; 0x1a0
   4b708:	mov	r2, #1
   4b70c:	cmp	r3, #0
   4b710:	movne	r0, r3
   4b714:	lsl	r2, r2, r1
   4b718:	ldr	r3, [r0, #340]	; 0x154
   4b71c:	tst	r3, r2
   4b720:	bxne	lr
   4b724:	ldr	ip, [r0]
   4b728:	orr	r3, r3, r2
   4b72c:	str	r3, [r0, #340]	; 0x154
   4b730:	ldr	r3, [ip, #16]
   4b734:	add	r2, r1, #86	; 0x56
   4b738:	add	r3, r3, r1, lsl #4
   4b73c:	cmp	r1, #1
   4b740:	ldr	r3, [r3, #12]
   4b744:	ldr	r3, [r3]
   4b748:	str	r3, [r0, r2, lsl #2]
   4b74c:	bxne	lr
   4b750:	b	4b468 <fputs@plt+0x3a2f8>
   4b754:	push	{r4, r5, r6, lr}
   4b758:	mov	r6, r1
   4b75c:	ldr	r4, [r0, #416]	; 0x1a0
   4b760:	mov	r1, r2
   4b764:	cmp	r4, #0
   4b768:	moveq	r4, r0
   4b76c:	mov	r5, r2
   4b770:	bl	4b704 <fputs@plt+0x3a594>
   4b774:	ldr	r3, [r4, #336]	; 0x150
   4b778:	ldrb	r1, [r4, #20]
   4b77c:	mov	r2, #1
   4b780:	orr	r2, r3, r2, lsl r5
   4b784:	orr	r1, r1, r6
   4b788:	str	r2, [r4, #336]	; 0x150
   4b78c:	strb	r1, [r4, #20]
   4b790:	pop	{r4, r5, r6, pc}
   4b794:	push	{r4, r5, r6, r7, r8, lr}
   4b798:	mov	r6, r0
   4b79c:	ldr	r5, [r0]
   4b7a0:	mov	r7, r1
   4b7a4:	mov	r4, #0
   4b7a8:	ldr	r3, [r5, #20]
   4b7ac:	cmp	r4, r3
   4b7b0:	blt	4b7b8 <fputs@plt+0x3a648>
   4b7b4:	pop	{r4, r5, r6, r7, r8, pc}
   4b7b8:	ldr	r2, [r5, #16]
   4b7bc:	lsl	r3, r4, #4
   4b7c0:	add	r1, r2, r3
   4b7c4:	ldr	r1, [r1, #4]
   4b7c8:	cmp	r1, #0
   4b7cc:	beq	4b7f8 <fputs@plt+0x3a688>
   4b7d0:	cmp	r7, #0
   4b7d4:	beq	4b7ec <fputs@plt+0x3a67c>
   4b7d8:	ldr	r1, [r2, r3]
   4b7dc:	mov	r0, r7
   4b7e0:	bl	14c44 <fputs@plt+0x3ad4>
   4b7e4:	cmp	r0, #0
   4b7e8:	bne	4b7f8 <fputs@plt+0x3a688>
   4b7ec:	mov	r1, r4
   4b7f0:	mov	r0, r6
   4b7f4:	bl	4b704 <fputs@plt+0x3a594>
   4b7f8:	add	r4, r4, #1
   4b7fc:	b	4b7a8 <fputs@plt+0x3a638>
   4b800:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b804:	mov	fp, r3
   4b808:	ldr	r9, [r0, #72]	; 0x48
   4b80c:	sub	sp, sp, #52	; 0x34
   4b810:	add	r3, r9, #1
   4b814:	str	r3, [r0, #72]	; 0x48
   4b818:	mov	r4, r0
   4b81c:	mov	r6, r1
   4b820:	str	r2, [sp, #32]
   4b824:	bl	28f9c <fputs@plt+0x17e2c>
   4b828:	ldr	r3, [sp, #32]
   4b82c:	and	r3, r3, #4
   4b830:	str	r3, [sp, #24]
   4b834:	ldr	r3, [r4, #68]	; 0x44
   4b838:	cmp	r3, #0
   4b83c:	str	r3, [sp, #12]
   4b840:	beq	4b87c <fputs@plt+0x3a70c>
   4b844:	ldr	r3, [sp, #32]
   4b848:	tst	r3, #1
   4b84c:	bne	4bb18 <fputs@plt+0x3a9a8>
   4b850:	ldr	r3, [sp, #24]
   4b854:	ldr	r7, [r4, #428]	; 0x1ac
   4b858:	cmp	r3, #0
   4b85c:	bne	4bb58 <fputs@plt+0x3a9e8>
   4b860:	cmp	fp, #0
   4b864:	beq	4bb70 <fputs@plt+0x3aa00>
   4b868:	ldr	r2, [r4, #76]	; 0x4c
   4b86c:	add	r2, r2, #1
   4b870:	str	r2, [r4, #76]	; 0x4c
   4b874:	str	r2, [fp]
   4b878:	b	4bb74 <fputs@plt+0x3aa04>
   4b87c:	ldr	r3, [r6, #4]
   4b880:	tst	r3, #2048	; 0x800
   4b884:	beq	4b844 <fputs@plt+0x3a6d4>
   4b888:	tst	r3, #32
   4b88c:	bne	4b844 <fputs@plt+0x3a6d4>
   4b890:	ldr	r3, [r6, #20]
   4b894:	ldr	r2, [r3, #48]	; 0x30
   4b898:	cmp	r2, #0
   4b89c:	bne	4b844 <fputs@plt+0x3a6d4>
   4b8a0:	ldr	r2, [r3, #8]
   4b8a4:	tst	r2, #9
   4b8a8:	bne	4b844 <fputs@plt+0x3a6d4>
   4b8ac:	ldr	r2, [r3, #56]	; 0x38
   4b8b0:	cmp	r2, #0
   4b8b4:	bne	4b844 <fputs@plt+0x3a6d4>
   4b8b8:	ldr	r2, [r3, #32]
   4b8bc:	cmp	r2, #0
   4b8c0:	bne	4b844 <fputs@plt+0x3a6d4>
   4b8c4:	ldr	r2, [r3, #28]
   4b8c8:	ldr	r1, [r2]
   4b8cc:	cmp	r1, #1
   4b8d0:	bne	4b844 <fputs@plt+0x3a6d4>
   4b8d4:	ldr	r1, [r2, #28]
   4b8d8:	cmp	r1, #0
   4b8dc:	bne	4b844 <fputs@plt+0x3a6d4>
   4b8e0:	ldr	r8, [r2, #24]
   4b8e4:	ldrb	r2, [r8, #42]	; 0x2a
   4b8e8:	tst	r2, #16
   4b8ec:	bne	4b844 <fputs@plt+0x3a6d4>
   4b8f0:	ldr	r3, [r3]
   4b8f4:	ldr	r5, [r3]
   4b8f8:	cmp	r5, #1
   4b8fc:	bne	4b844 <fputs@plt+0x3a6d4>
   4b900:	ldr	r3, [r3, #4]
   4b904:	ldr	r7, [r3]
   4b908:	ldrb	r3, [r7]
   4b90c:	cmp	r3, #152	; 0x98
   4b910:	bne	4b844 <fputs@plt+0x3a6d4>
   4b914:	ldr	r3, [r4]
   4b918:	ldr	r1, [r8, #64]	; 0x40
   4b91c:	str	r3, [sp, #16]
   4b920:	ldrsh	r3, [r7, #32]
   4b924:	mov	sl, r0
   4b928:	ldr	r0, [sp, #16]
   4b92c:	str	r3, [sp, #20]
   4b930:	bl	18040 <fputs@plt+0x6ed0>
   4b934:	sxth	r3, r0
   4b938:	mov	r1, r3
   4b93c:	mov	r0, r4
   4b940:	str	r3, [sp, #8]
   4b944:	bl	4b704 <fputs@plt+0x3a594>
   4b948:	ldr	r3, [r8]
   4b94c:	ldr	r1, [sp, #8]
   4b950:	str	r3, [sp]
   4b954:	mov	r0, r4
   4b958:	mov	r3, #0
   4b95c:	ldr	r2, [r8, #28]
   4b960:	bl	28d38 <fputs@plt+0x17bc8>
   4b964:	ldr	r3, [sp, #20]
   4b968:	cmp	r3, #0
   4b96c:	bge	4b9ac <fputs@plt+0x3a83c>
   4b970:	mov	r0, r4
   4b974:	bl	293b8 <fputs@plt+0x18248>
   4b978:	mov	r3, #54	; 0x36
   4b97c:	str	r3, [sp]
   4b980:	mov	r1, r9
   4b984:	mov	r3, r8
   4b988:	ldr	r2, [sp, #8]
   4b98c:	mov	r7, r0
   4b990:	mov	r0, r4
   4b994:	bl	33a64 <fputs@plt+0x228f4>
   4b998:	mov	r1, r7
   4b99c:	mov	r0, sl
   4b9a0:	bl	1e06c <fputs@plt+0xcefc>
   4b9a4:	str	r9, [r6, #28]
   4b9a8:	b	4bba8 <fputs@plt+0x3aa38>
   4b9ac:	mov	r2, r7
   4b9b0:	ldr	r1, [r6, #12]
   4b9b4:	mov	r0, r4
   4b9b8:	bl	34820 <fputs@plt+0x236b0>
   4b9bc:	ldr	r3, [sp, #20]
   4b9c0:	lsl	r3, r3, #4
   4b9c4:	str	r3, [sp, #28]
   4b9c8:	ldr	r2, [sp, #28]
   4b9cc:	ldr	r3, [r8, #4]
   4b9d0:	add	r3, r3, r2
   4b9d4:	ldrb	r1, [r3, #13]
   4b9d8:	str	r0, [sp, #36]	; 0x24
   4b9dc:	mov	r0, r6
   4b9e0:	bl	179a0 <fputs@plt+0x6830>
   4b9e4:	ldr	r7, [r8, #8]
   4b9e8:	ldr	r5, [sp, #12]
   4b9ec:	str	r0, [sp, #40]	; 0x28
   4b9f0:	adds	r3, r7, #0
   4b9f4:	movne	r3, #1
   4b9f8:	cmp	r5, #0
   4b9fc:	movne	r3, #0
   4ba00:	cmp	r3, #0
   4ba04:	beq	4bb0c <fputs@plt+0x3a99c>
   4ba08:	ldr	r3, [sp, #40]	; 0x28
   4ba0c:	cmp	r3, #0
   4ba10:	beq	4b844 <fputs@plt+0x3a6d4>
   4ba14:	ldr	r3, [r7, #4]
   4ba18:	ldr	r2, [sp, #20]
   4ba1c:	ldrsh	r3, [r3]
   4ba20:	cmp	r3, r2
   4ba24:	beq	4ba34 <fputs@plt+0x3a8c4>
   4ba28:	ldr	r5, [sp, #12]
   4ba2c:	ldr	r7, [r7, #20]
   4ba30:	b	4b9f0 <fputs@plt+0x3a880>
   4ba34:	ldr	r2, [r7, #32]
   4ba38:	ldr	r1, [sp, #16]
   4ba3c:	mov	r3, #0
   4ba40:	ldr	r2, [r2]
   4ba44:	ldrb	r1, [r1, #66]	; 0x42
   4ba48:	ldr	r0, [sp, #16]
   4ba4c:	bl	20648 <fputs@plt+0xf4d8>
   4ba50:	ldr	r3, [sp, #36]	; 0x24
   4ba54:	cmp	r3, r0
   4ba58:	bne	4ba28 <fputs@plt+0x3a8b8>
   4ba5c:	ldr	r3, [sp, #24]
   4ba60:	cmp	r3, #0
   4ba64:	beq	4ba80 <fputs@plt+0x3a910>
   4ba68:	ldrh	r3, [r7, #50]	; 0x32
   4ba6c:	cmp	r3, #1
   4ba70:	bne	4ba28 <fputs@plt+0x3a8b8>
   4ba74:	ldrb	r3, [r7, #54]	; 0x36
   4ba78:	cmp	r3, #0
   4ba7c:	beq	4ba28 <fputs@plt+0x3a8b8>
   4ba80:	mov	r0, r4
   4ba84:	bl	293b8 <fputs@plt+0x18248>
   4ba88:	ldr	r3, [sp, #8]
   4ba8c:	mov	r2, r9
   4ba90:	str	r3, [sp]
   4ba94:	mov	r1, #54	; 0x36
   4ba98:	ldr	r3, [r7, #44]	; 0x2c
   4ba9c:	str	r0, [sp, #44]	; 0x2c
   4baa0:	mov	r0, sl
   4baa4:	bl	28f0c <fputs@plt+0x17d9c>
   4baa8:	mov	r1, r7
   4baac:	mov	r0, r4
   4bab0:	bl	33a40 <fputs@plt+0x228d0>
   4bab4:	ldr	r3, [r7, #28]
   4bab8:	cmp	fp, #0
   4babc:	ldrb	r5, [r3]
   4bac0:	add	r5, r5, #3
   4bac4:	beq	4bafc <fputs@plt+0x3a98c>
   4bac8:	ldr	r3, [r8, #4]
   4bacc:	ldr	r2, [sp, #28]
   4bad0:	add	r3, r3, r2
   4bad4:	ldrb	r3, [r3, #12]
   4bad8:	cmp	r3, #0
   4badc:	bne	4bafc <fputs@plt+0x3a98c>
   4bae0:	ldr	r2, [r4, #76]	; 0x4c
   4bae4:	mov	r1, r9
   4bae8:	add	r2, r2, #1
   4baec:	str	r2, [r4, #76]	; 0x4c
   4baf0:	mov	r0, sl
   4baf4:	str	r2, [fp]
   4baf8:	bl	29500 <fputs@plt+0x18390>
   4bafc:	ldr	r1, [sp, #44]	; 0x2c
   4bb00:	mov	r0, sl
   4bb04:	bl	1e06c <fputs@plt+0xcefc>
   4bb08:	b	4ba2c <fputs@plt+0x3a8bc>
   4bb0c:	cmp	r5, #0
   4bb10:	bne	4b9a4 <fputs@plt+0x3a834>
   4bb14:	b	4b844 <fputs@plt+0x3a6d4>
   4bb18:	ldr	r3, [r6, #4]
   4bb1c:	ands	r3, r3, #2048	; 0x800
   4bb20:	bne	4b850 <fputs@plt+0x3a6e0>
   4bb24:	ldr	r5, [r6, #12]
   4bb28:	mov	r0, r6
   4bb2c:	str	r3, [r6, #12]
   4bb30:	bl	1c200 <fputs@plt+0xb090>
   4bb34:	str	r5, [r6, #12]
   4bb38:	cmp	r0, #0
   4bb3c:	beq	4bb50 <fputs@plt+0x3a9e0>
   4bb40:	ldr	r3, [r6, #20]
   4bb44:	ldr	r3, [r3]
   4bb48:	cmp	r3, #2
   4bb4c:	bgt	4b850 <fputs@plt+0x3a6e0>
   4bb50:	mov	r5, #5
   4bb54:	b	4b9a4 <fputs@plt+0x3a834>
   4bb58:	mov	r3, #0
   4bb5c:	str	r3, [r4, #428]	; 0x1ac
   4bb60:	ldr	r3, [r6, #12]
   4bb64:	ldrsh	r3, [r3, #32]
   4bb68:	cmp	r3, #0
   4bb6c:	blt	4bb7c <fputs@plt+0x3aa0c>
   4bb70:	mov	r2, #0
   4bb74:	mov	r5, #2
   4bb78:	b	4bb8c <fputs@plt+0x3aa1c>
   4bb7c:	ldr	r2, [r6, #4]
   4bb80:	ands	r2, r2, #2048	; 0x800
   4bb84:	moveq	r5, #1
   4bb88:	bne	4bb70 <fputs@plt+0x3aa00>
   4bb8c:	sub	r3, r5, #1
   4bb90:	mov	r1, r6
   4bb94:	clz	r3, r3
   4bb98:	mov	r0, r4
   4bb9c:	lsr	r3, r3, #5
   4bba0:	bl	50bf0 <fputs@plt+0x3fa80>
   4bba4:	str	r7, [r4, #428]	; 0x1ac
   4bba8:	mov	r0, r5
   4bbac:	add	sp, sp, #52	; 0x34
   4bbb0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bbb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bbb8:	mov	fp, r1
   4bbbc:	ldr	r9, [r1]
   4bbc0:	sub	sp, sp, #20
   4bbc4:	mov	r5, r2
   4bbc8:	ldrb	r1, [r9]
   4bbcc:	ldr	r4, [sp, #56]	; 0x38
   4bbd0:	ldr	r6, [sp, #60]	; 0x3c
   4bbd4:	cmp	r1, #73	; 0x49
   4bbd8:	cmpne	r1, #79	; 0x4f
   4bbdc:	moveq	r2, #1
   4bbe0:	movne	r2, #0
   4bbe4:	bne	4bc10 <fputs@plt+0x3aaa0>
   4bbe8:	mov	r2, r6
   4bbec:	ldr	r1, [r9, #16]
   4bbf0:	bl	5105c <fputs@plt+0x3feec>
   4bbf4:	mov	r6, r0
   4bbf8:	mov	r0, r5
   4bbfc:	mov	r1, fp
   4bc00:	bl	18314 <fputs@plt+0x71a4>
   4bc04:	mov	r0, r6
   4bc08:	add	sp, sp, #20
   4bc0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4bc10:	cmp	r1, #76	; 0x4c
   4bc14:	mov	sl, r0
   4bc18:	ldr	r8, [r0, #8]
   4bc1c:	bne	4bc34 <fputs@plt+0x3aac4>
   4bc20:	mov	r3, r6
   4bc24:	mov	r1, #25
   4bc28:	mov	r0, r8
   4bc2c:	bl	29404 <fputs@plt+0x18294>
   4bc30:	b	4bbf8 <fputs@plt+0x3aa88>
   4bc34:	ldr	r7, [r5, #64]	; 0x40
   4bc38:	ldr	r2, [r7, #36]	; 0x24
   4bc3c:	tst	r2, #1024	; 0x400
   4bc40:	bne	4bc64 <fputs@plt+0x3aaf4>
   4bc44:	ldr	r2, [r7, #28]
   4bc48:	cmp	r2, #0
   4bc4c:	beq	4bc64 <fputs@plt+0x3aaf4>
   4bc50:	ldr	r2, [r2, #28]
   4bc54:	ldrb	r3, [r2, r3]
   4bc58:	cmp	r3, #0
   4bc5c:	clzne	r4, r4
   4bc60:	lsrne	r4, r4, #5
   4bc64:	mov	r1, r9
   4bc68:	mov	r3, #0
   4bc6c:	mov	r2, #4
   4bc70:	mov	r0, sl
   4bc74:	bl	4b800 <fputs@plt+0x3a690>
   4bc78:	mov	r3, #0
   4bc7c:	ldr	r9, [r9, #28]
   4bc80:	mov	r2, r9
   4bc84:	cmp	r0, #4
   4bc88:	clzeq	r4, r4
   4bc8c:	lsreq	r4, r4, #5
   4bc90:	cmp	r4, r3
   4bc94:	str	r0, [sp, #12]
   4bc98:	movne	r1, #105	; 0x69
   4bc9c:	moveq	r1, #108	; 0x6c
   4bca0:	mov	r0, r8
   4bca4:	bl	29404 <fputs@plt+0x18294>
   4bca8:	ldr	r3, [r7, #36]	; 0x24
   4bcac:	orr	r3, r3, #2048	; 0x800
   4bcb0:	str	r3, [r7, #36]	; 0x24
   4bcb4:	ldr	r3, [r5, #56]	; 0x38
   4bcb8:	cmp	r3, #0
   4bcbc:	bne	4bccc <fputs@plt+0x3ab5c>
   4bcc0:	ldr	r0, [r8, #24]
   4bcc4:	bl	28e04 <fputs@plt+0x17c94>
   4bcc8:	str	r0, [r5, #16]
   4bccc:	ldr	r2, [r5, #56]	; 0x38
   4bcd0:	mov	r7, #12
   4bcd4:	add	r2, r2, #1
   4bcd8:	str	r2, [r5, #56]	; 0x38
   4bcdc:	mov	r3, #0
   4bce0:	mul	r2, r7, r2
   4bce4:	ldr	r1, [r5, #60]	; 0x3c
   4bce8:	ldr	r0, [sl]
   4bcec:	bl	274c8 <fputs@plt+0x16358>
   4bcf0:	cmp	r0, #0
   4bcf4:	str	r0, [r5, #60]	; 0x3c
   4bcf8:	streq	r0, [r5, #56]	; 0x38
   4bcfc:	beq	4bbf8 <fputs@plt+0x3aa88>
   4bd00:	ldr	r3, [r5, #56]	; 0x38
   4bd04:	mul	r7, r7, r3
   4bd08:	ldr	r3, [sp, #12]
   4bd0c:	sub	r7, r7, #12
   4bd10:	cmp	r3, #1
   4bd14:	add	sl, r0, r7
   4bd18:	str	r9, [r0, r7]
   4bd1c:	bne	4bd5c <fputs@plt+0x3abec>
   4bd20:	mov	r3, r6
   4bd24:	mov	r2, r9
   4bd28:	mov	r1, #103	; 0x67
   4bd2c:	mov	r0, r8
   4bd30:	bl	29404 <fputs@plt+0x18294>
   4bd34:	cmp	r4, #0
   4bd38:	movne	r4, #4
   4bd3c:	moveq	r4, #5
   4bd40:	str	r0, [sl, #4]
   4bd44:	strb	r4, [sl, #8]
   4bd48:	mov	r2, r6
   4bd4c:	mov	r1, #76	; 0x4c
   4bd50:	mov	r0, r8
   4bd54:	bl	293a0 <fputs@plt+0x18230>
   4bd58:	b	4bbf8 <fputs@plt+0x3aa88>
   4bd5c:	str	r6, [sp]
   4bd60:	mov	r3, #0
   4bd64:	mov	r2, r9
   4bd68:	mov	r1, #47	; 0x2f
   4bd6c:	mov	r0, r8
   4bd70:	bl	28f0c <fputs@plt+0x17d9c>
   4bd74:	b	4bd34 <fputs@plt+0x3abc4>
   4bd78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4bd7c:	sub	sp, sp, #220	; 0xdc
   4bd80:	mov	r9, r3
   4bd84:	add	r3, sp, #260	; 0x104
   4bd88:	str	r0, [sp, #20]
   4bd8c:	ldrh	r3, [r3]
   4bd90:	str	r1, [sp, #40]	; 0x28
   4bd94:	mov	r6, r2
   4bd98:	str	r3, [sp, #68]	; 0x44
   4bd9c:	ldr	r3, [r0, #8]
   4bda0:	mov	r2, #20
   4bda4:	str	r3, [sp, #104]	; 0x68
   4bda8:	ldr	r3, [r0]
   4bdac:	mov	r1, #0
   4bdb0:	add	r0, sp, #196	; 0xc4
   4bdb4:	str	r3, [sp, #44]	; 0x2c
   4bdb8:	bl	10f48 <memset@plt>
   4bdbc:	cmp	r9, #0
   4bdc0:	beq	4bdd0 <fputs@plt+0x3ac60>
   4bdc4:	ldr	r3, [r9]
   4bdc8:	cmp	r3, #63	; 0x3f
   4bdcc:	movgt	r9, #0
   4bdd0:	ldr	r3, [sp, #44]	; 0x2c
   4bdd4:	str	r9, [sp, #204]	; 0xcc
   4bdd8:	ldrh	r3, [r3, #64]	; 0x40
   4bddc:	tst	r3, #32
   4bde0:	ldrne	r3, [sp, #68]	; 0x44
   4bde4:	bicne	r3, r3, #1024	; 0x400
   4bde8:	uxthne	r3, r3
   4bdec:	strne	r3, [sp, #68]	; 0x44
   4bdf0:	ldr	r3, [sp, #40]	; 0x28
   4bdf4:	ldr	r3, [r3]
   4bdf8:	cmp	r3, #64	; 0x40
   4bdfc:	str	r3, [sp, #64]	; 0x40
   4be00:	ble	4be1c <fputs@plt+0x3acac>
   4be04:	mov	r2, #64	; 0x40
   4be08:	ldr	r1, [pc, #3684]	; 4cc74 <fputs@plt+0x3bb04>
   4be0c:	ldr	r0, [sp, #20]
   4be10:	bl	319cc <fputs@plt+0x2085c>
   4be14:	mov	fp, #0
   4be18:	b	4c298 <fputs@plt+0x3b128>
   4be1c:	ldr	r3, [sp, #68]	; 0x44
   4be20:	mov	r5, #80	; 0x50
   4be24:	ands	r3, r3, #64	; 0x40
   4be28:	str	r3, [sp, #48]	; 0x30
   4be2c:	ldr	r3, [sp, #64]	; 0x40
   4be30:	movne	r3, #1
   4be34:	str	r3, [sp, #64]	; 0x40
   4be38:	sub	r3, r3, #1
   4be3c:	ldr	r0, [sp, #44]	; 0x2c
   4be40:	mul	r5, r5, r3
   4be44:	mov	r3, #0
   4be48:	add	r5, r5, #816	; 0x330
   4be4c:	add	r2, r5, #72	; 0x48
   4be50:	bl	205a0 <fputs@plt+0xf430>
   4be54:	ldr	r3, [sp, #44]	; 0x2c
   4be58:	ldrb	r4, [r3, #69]	; 0x45
   4be5c:	cmp	r4, #0
   4be60:	mov	fp, r0
   4be64:	beq	4be78 <fputs@plt+0x3ad08>
   4be68:	mov	r1, r0
   4be6c:	mov	r0, r3
   4be70:	bl	1e0ec <fputs@plt+0xcf7c>
   4be74:	b	4be14 <fputs@plt+0x3aca4>
   4be78:	mvn	r3, #0
   4be7c:	str	r3, [r0, #64]	; 0x40
   4be80:	str	r3, [r0, #60]	; 0x3c
   4be84:	ldrb	r3, [sp, #64]	; 0x40
   4be88:	add	r5, fp, r5
   4be8c:	mov	r7, r4
   4be90:	strb	r3, [r0, #43]	; 0x2b
   4be94:	ldr	r3, [sp, #20]
   4be98:	mov	r8, #2
   4be9c:	str	r3, [r0]
   4bea0:	ldr	r3, [sp, #40]	; 0x28
   4bea4:	stmib	r0, {r3, r9}
   4bea8:	ldr	r3, [sp, #256]	; 0x100
   4beac:	str	r3, [r0, #12]
   4beb0:	ldr	r3, [sp, #104]	; 0x68
   4beb4:	ldr	r0, [r3, #24]
   4beb8:	bl	28e04 <fputs@plt+0x17c94>
   4bebc:	ldrh	r3, [sp, #68]	; 0x44
   4bec0:	mov	r1, r6
   4bec4:	mov	r2, #72	; 0x48
   4bec8:	strh	r3, [fp, #36]	; 0x24
   4becc:	add	r3, sp, #264	; 0x108
   4bed0:	str	fp, [sp, #196]	; 0xc4
   4bed4:	ldrh	r3, [r3]
   4bed8:	str	r5, [sp, #208]	; 0xd0
   4bedc:	mov	r6, #48	; 0x30
   4bee0:	strh	r3, [fp, #34]	; 0x22
   4bee4:	ldr	r3, [sp, #20]
   4bee8:	ldr	r3, [r3, #428]	; 0x1ac
   4beec:	str	r3, [fp, #56]	; 0x38
   4bef0:	add	r3, fp, #328	; 0x148
   4bef4:	str	r3, [sp, #144]	; 0x90
   4bef8:	str	r3, [sp, #200]	; 0xc8
   4befc:	add	r3, r5, #56	; 0x38
   4bf00:	str	r0, [fp, #48]	; 0x30
   4bf04:	str	r0, [fp, #52]	; 0x34
   4bf08:	str	r3, [r5, #48]	; 0x30
   4bf0c:	mov	r3, #3
   4bf10:	strh	r3, [r5, #44]	; 0x2c
   4bf14:	mov	r3, #8
   4bf18:	strh	r4, [r5, #40]	; 0x28
   4bf1c:	str	r4, [r5, #36]	; 0x24
   4bf20:	str	r3, [fp, #344]	; 0x158
   4bf24:	add	r3, fp, #352	; 0x160
   4bf28:	str	r4, [fp, #68]	; 0x44
   4bf2c:	str	fp, [fp, #328]	; 0x148
   4bf30:	str	r4, [fp, #332]	; 0x14c
   4bf34:	str	r4, [fp, #340]	; 0x154
   4bf38:	str	r3, [fp, #348]	; 0x15c
   4bf3c:	add	r0, fp, #328	; 0x148
   4bf40:	bl	20074 <fputs@plt+0xef04>
   4bf44:	ldr	r3, [sp, #200]	; 0xc8
   4bf48:	ldr	r2, [r3, #12]
   4bf4c:	cmp	r4, r2
   4bf50:	blt	4c2a4 <fputs@plt+0x3b134>
   4bf54:	ldr	r3, [sp, #64]	; 0x40
   4bf58:	cmp	r3, #0
   4bf5c:	bne	4bf7c <fputs@plt+0x3ae0c>
   4bf60:	cmp	r9, #0
   4bf64:	ldrne	r3, [r9]
   4bf68:	strbne	r3, [fp, #38]	; 0x26
   4bf6c:	ldr	r3, [sp, #68]	; 0x44
   4bf70:	tst	r3, #1024	; 0x400
   4bf74:	movne	r3, #1
   4bf78:	strbne	r3, [fp, #42]	; 0x2a
   4bf7c:	mov	r3, #0
   4bf80:	ldr	r5, [sp, #40]	; 0x28
   4bf84:	mov	r6, r3
   4bf88:	str	r3, [sp, #24]
   4bf8c:	ldr	r3, [sp, #40]	; 0x28
   4bf90:	ldr	r2, [sp, #24]
   4bf94:	ldr	r3, [r3]
   4bf98:	cmp	r2, r3
   4bf9c:	blt	4c314 <fputs@plt+0x3b1a4>
   4bfa0:	ldr	r1, [sp, #144]	; 0x90
   4bfa4:	ldr	r0, [sp, #40]	; 0x28
   4bfa8:	bl	55024 <fputs@plt+0x43eb4>
   4bfac:	ldr	r3, [sp, #44]	; 0x2c
   4bfb0:	ldrb	r3, [r3, #69]	; 0x45
   4bfb4:	cmp	r3, #0
   4bfb8:	str	r3, [sp, #32]
   4bfbc:	bne	4c8b4 <fputs@plt+0x3b744>
   4bfc0:	ldr	r3, [sp, #68]	; 0x44
   4bfc4:	ands	r3, r3, #1024	; 0x400
   4bfc8:	str	r3, [sp, #84]	; 0x54
   4bfcc:	beq	4c02c <fputs@plt+0x3aebc>
   4bfd0:	ldr	r3, [sp, #40]	; 0x28
   4bfd4:	ldr	r3, [r3]
   4bfd8:	cmp	r3, #1
   4bfdc:	bne	4c014 <fputs@plt+0x3aea4>
   4bfe0:	ldr	r3, [sp, #40]	; 0x28
   4bfe4:	ldr	r2, [sp, #32]
   4bfe8:	mov	r5, #20
   4bfec:	ldr	r6, [r3, #52]	; 0x34
   4bff0:	ldr	r1, [r3, #24]
   4bff4:	ldr	r3, [sp, #256]	; 0x100
   4bff8:	ldr	r4, [r3]
   4bffc:	cmp	r2, r4
   4c000:	blt	4c454 <fputs@plt+0x3b2e4>
   4c004:	ldr	r4, [r1, #8]
   4c008:	mov	r8, #20
   4c00c:	cmp	r4, #0
   4c010:	bne	4c494 <fputs@plt+0x3b324>
   4c014:	cmp	r9, #0
   4c018:	ldrheq	r3, [fp, #36]	; 0x24
   4c01c:	orreq	r3, r3, #512	; 0x200
   4c020:	strheq	r3, [fp, #36]	; 0x24
   4c024:	ldreq	r3, [sp, #256]	; 0x100
   4c028:	streq	r3, [fp, #8]
   4c02c:	ldr	r3, [sp, #64]	; 0x40
   4c030:	cmp	r3, #1
   4c034:	bne	4c6c4 <fputs@plt+0x3b554>
   4c038:	ldr	r7, [sp, #196]	; 0xc4
   4c03c:	ldrh	r3, [r7, #36]	; 0x24
   4c040:	tst	r3, #32
   4c044:	bne	4c6c4 <fputs@plt+0x3b554>
   4c048:	ldr	r9, [r7, #4]
   4c04c:	ldr	r5, [r9, #24]
   4c050:	ldrb	r3, [r5, #42]	; 0x2a
   4c054:	tst	r3, #16
   4c058:	bne	4c6c4 <fputs@plt+0x3b554>
   4c05c:	ldrb	r3, [r9, #45]	; 0x2d
   4c060:	ands	r3, r3, #2
   4c064:	bne	4c6c4 <fputs@plt+0x3b554>
   4c068:	ldr	r4, [sp, #208]	; 0xd0
   4c06c:	mov	r6, #0
   4c070:	ldr	r8, [r9, #52]	; 0x34
   4c074:	mov	sl, r6
   4c078:	str	r3, [r4, #36]	; 0x24
   4c07c:	strh	r3, [r4, #42]	; 0x2a
   4c080:	add	r2, r7, #328	; 0x148
   4c084:	str	r3, [sp, #12]
   4c088:	mov	r3, #130	; 0x82
   4c08c:	str	r2, [sp, #24]
   4c090:	str	r3, [sp, #8]
   4c094:	stm	sp, {r6, sl}
   4c098:	mvn	r2, #0
   4c09c:	mov	r1, r8
   4c0a0:	add	r0, r7, #328	; 0x148
   4c0a4:	bl	34bac <fputs@plt+0x23a3c>
   4c0a8:	cmp	r0, #0
   4c0ac:	beq	4c5d0 <fputs@plt+0x3b460>
   4c0b0:	ldr	r3, [pc, #3008]	; 4cc78 <fputs@plt+0x3bb08>
   4c0b4:	str	r3, [r4, #36]	; 0x24
   4c0b8:	ldr	r3, [r4, #48]	; 0x30
   4c0bc:	str	r0, [r3]
   4c0c0:	ldrh	r3, [sp, #64]	; 0x40
   4c0c4:	strh	r3, [r4, #40]	; 0x28
   4c0c8:	strh	r3, [r4, #24]
   4c0cc:	mov	r3, #33	; 0x21
   4c0d0:	strh	r3, [r4, #20]
   4c0d4:	ldr	r3, [r4, #36]	; 0x24
   4c0d8:	cmp	r3, #0
   4c0dc:	beq	4c6c4 <fputs@plt+0x3b554>
   4c0e0:	mov	r5, #1
   4c0e4:	strh	r5, [r4, #22]
   4c0e8:	mov	r1, r8
   4c0ec:	str	r4, [r7, #800]	; 0x320
   4c0f0:	add	r0, r7, #68	; 0x44
   4c0f4:	bl	184fc <fputs@plt+0x738c>
   4c0f8:	ldr	r3, [r7, #8]
   4c0fc:	cmp	r3, #0
   4c100:	ldrne	r3, [r3]
   4c104:	strd	r0, [r4, #8]
   4c108:	strbne	r3, [r7, #38]	; 0x26
   4c10c:	ldrh	r3, [r7, #36]	; 0x24
   4c110:	str	r8, [r7, #740]	; 0x2e4
   4c114:	strh	r5, [r7, #32]
   4c118:	tst	r3, #1024	; 0x400
   4c11c:	movne	r3, #1
   4c120:	strbne	r3, [r7, #42]	; 0x2a
   4c124:	ldr	r3, [fp, #8]
   4c128:	cmp	r3, #0
   4c12c:	bne	4c148 <fputs@plt+0x3afd8>
   4c130:	ldr	r3, [sp, #44]	; 0x2c
   4c134:	ldr	r3, [r3, #24]
   4c138:	tst	r3, #131072	; 0x20000
   4c13c:	mvnne	r2, #0
   4c140:	mvnne	r3, #0
   4c144:	strdne	r2, [fp, #24]
   4c148:	ldr	r3, [sp, #20]
   4c14c:	ldr	r3, [r3, #68]	; 0x44
   4c150:	cmp	r3, #0
   4c154:	str	r3, [sp, #24]
   4c158:	bne	4c8b4 <fputs@plt+0x3b744>
   4c15c:	ldr	r3, [sp, #44]	; 0x2c
   4c160:	ldrb	r3, [r3, #69]	; 0x45
   4c164:	cmp	r3, #0
   4c168:	str	r3, [sp, #32]
   4c16c:	bne	4c8b4 <fputs@plt+0x3b744>
   4c170:	add	r3, fp, #68	; 0x44
   4c174:	str	r3, [sp, #180]	; 0xb4
   4c178:	ldrb	r3, [fp, #43]	; 0x2b
   4c17c:	ldr	r2, [sp, #256]	; 0x100
   4c180:	cmp	r2, #0
   4c184:	cmpne	r3, #1
   4c188:	bls	4c1e8 <fputs@plt+0x3b078>
   4c18c:	ldr	r3, [sp, #44]	; 0x2c
   4c190:	ldrh	r3, [r3, #64]	; 0x40
   4c194:	tst	r3, #1024	; 0x400
   4c198:	bne	4c1e8 <fputs@plt+0x3b078>
   4c19c:	mov	r1, r2
   4c1a0:	add	r0, fp, #68	; 0x44
   4c1a4:	bl	1ccfc <fputs@plt+0xbb8c>
   4c1a8:	mov	r9, r1
   4c1ac:	ldr	r1, [sp, #204]	; 0xcc
   4c1b0:	mov	r8, r0
   4c1b4:	cmp	r1, #0
   4c1b8:	beq	4c1cc <fputs@plt+0x3b05c>
   4c1bc:	add	r0, fp, #68	; 0x44
   4c1c0:	bl	1ccfc <fputs@plt+0xbb8c>
   4c1c4:	orr	r8, r8, r0
   4c1c8:	orr	r9, r9, r1
   4c1cc:	ldr	r2, [sp, #200]	; 0xc8
   4c1d0:	mov	ip, #80	; 0x50
   4c1d4:	mov	lr, #72	; 0x48
   4c1d8:	mov	r6, #48	; 0x30
   4c1dc:	ldrb	r3, [fp, #43]	; 0x2b
   4c1e0:	cmp	r3, #1
   4c1e4:	bhi	4c8e4 <fputs@plt+0x3b774>
   4c1e8:	ldr	r2, [fp]
   4c1ec:	ldrsh	r1, [fp, #32]
   4c1f0:	ldr	r3, [r2, #428]	; 0x1ac
   4c1f4:	add	r3, r3, r1
   4c1f8:	str	r3, [r2, #428]	; 0x1ac
   4c1fc:	ldr	r3, [sp, #68]	; 0x44
   4c200:	tst	r3, #4
   4c204:	beq	4c230 <fputs@plt+0x3b0c0>
   4c208:	ldr	r2, [fp, #800]	; 0x320
   4c20c:	ldr	r3, [r2, #36]	; 0x24
   4c210:	tst	r3, #4096	; 0x1000
   4c214:	bne	4c98c <fputs@plt+0x3b81c>
   4c218:	ldr	r1, [sp, #68]	; 0x44
   4c21c:	tst	r1, #8192	; 0x2000
   4c220:	beq	4c230 <fputs@plt+0x3b0c0>
   4c224:	tst	r3, #1024	; 0x400
   4c228:	moveq	r1, #2
   4c22c:	beq	4c990 <fputs@plt+0x3b820>
   4c230:	ldr	r3, [sp, #68]	; 0x44
   4c234:	ldr	sl, [sp, #24]
   4c238:	add	r5, fp, #736	; 0x2e0
   4c23c:	and	r3, r3, #16
   4c240:	str	r3, [sp, #36]	; 0x24
   4c244:	ldr	r3, [sp, #64]	; 0x40
   4c248:	cmp	r3, sl
   4c24c:	bgt	4c9d0 <fputs@plt+0x3b860>
   4c250:	ldr	r3, [sp, #104]	; 0x68
   4c254:	ldr	r3, [r3, #32]
   4c258:	str	r3, [fp, #44]	; 0x2c
   4c25c:	ldr	r3, [sp, #44]	; 0x2c
   4c260:	ldrb	r3, [r3, #69]	; 0x45
   4c264:	cmp	r3, #0
   4c268:	str	r3, [sp, #108]	; 0x6c
   4c26c:	bne	4c8b4 <fputs@plt+0x3b744>
   4c270:	ldr	r3, [sp, #24]
   4c274:	mvn	r2, #0
   4c278:	str	r3, [sp, #116]	; 0x74
   4c27c:	add	r9, fp, #860	; 0x35c
   4c280:	mvn	r3, #0
   4c284:	strd	r2, [sp, #128]	; 0x80
   4c288:	ldr	r3, [sp, #64]	; 0x40
   4c28c:	ldr	r2, [sp, #116]	; 0x74
   4c290:	cmp	r3, r2
   4c294:	bgt	4cca0 <fputs@plt+0x3bb30>
   4c298:	mov	r0, fp
   4c29c:	add	sp, sp, #220	; 0xdc
   4c2a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4c2a4:	ldr	r2, [sp, #64]	; 0x40
   4c2a8:	cmp	r2, #0
   4c2ac:	bne	4c2f0 <fputs@plt+0x3b180>
   4c2b0:	ldr	r3, [sp, #200]	; 0xc8
   4c2b4:	mul	r5, r6, r4
   4c2b8:	ldr	r1, [r3, #20]
   4c2bc:	ldr	r2, [fp, #52]	; 0x34
   4c2c0:	mov	r3, #16
   4c2c4:	ldr	r1, [r1, r5]
   4c2c8:	ldr	r0, [sp, #20]
   4c2cc:	bl	53140 <fputs@plt+0x41fd0>
   4c2d0:	ldr	r3, [sp, #200]	; 0xc8
   4c2d4:	ldr	r3, [r3, #20]
   4c2d8:	add	r5, r3, r5
   4c2dc:	ldrh	r3, [r5, #20]
   4c2e0:	orr	r3, r3, #4
   4c2e4:	strh	r3, [r5, #20]
   4c2e8:	add	r4, r4, #1
   4c2ec:	b	4bf44 <fputs@plt+0x3add4>
   4c2f0:	ldr	r0, [r3, #20]
   4c2f4:	mul	r3, r6, r4
   4c2f8:	mov	r2, r7
   4c2fc:	mov	r1, r8
   4c300:	ldr	r0, [r0, r3]
   4c304:	bl	1c1a4 <fputs@plt+0xb034>
   4c308:	cmp	r0, #0
   4c30c:	bne	4c2b0 <fputs@plt+0x3b140>
   4c310:	b	4c2e8 <fputs@plt+0x3b178>
   4c314:	ldr	r3, [fp, #68]	; 0x44
   4c318:	ldr	r2, [r5, #52]	; 0x34
   4c31c:	add	r1, r3, #1
   4c320:	add	r3, fp, r3, lsl #2
   4c324:	str	r1, [fp, #68]	; 0x44
   4c328:	str	r2, [r3, #72]	; 0x48
   4c32c:	ldr	r3, [sp, #24]
   4c330:	mov	r2, #72	; 0x48
   4c334:	ldr	r1, [sp, #40]	; 0x28
   4c338:	mla	r3, r2, r3, r1
   4c33c:	ldrb	r3, [r3, #45]	; 0x2d
   4c340:	tst	r3, #4
   4c344:	beq	4c360 <fputs@plt+0x3b1f0>
   4c348:	ldr	sl, [r5, #72]	; 0x48
   4c34c:	ldr	r8, [r5, #24]
   4c350:	cmp	sl, #0
   4c354:	movne	r4, #0
   4c358:	movne	r7, r4
   4c35c:	bne	4c424 <fputs@plt+0x3b2b4>
   4c360:	ldr	r3, [sp, #24]
   4c364:	add	r5, r5, #72	; 0x48
   4c368:	add	r3, r3, #1
   4c36c:	str	r3, [sp, #24]
   4c370:	b	4bf8c <fputs@plt+0x3ae1c>
   4c374:	add	r4, r4, #1
   4c378:	cmp	r4, r1
   4c37c:	bge	4c43c <fputs@plt+0x3b2cc>
   4c380:	ldr	r2, [r8, #4]
   4c384:	add	r2, r2, r3
   4c388:	add	r3, r3, #16
   4c38c:	ldrb	r2, [r2, #15]
   4c390:	tst	r2, #2
   4c394:	beq	4c374 <fputs@plt+0x3b204>
   4c398:	mov	r3, r6
   4c39c:	str	r6, [sp]
   4c3a0:	mov	r2, r6
   4c3a4:	mov	r1, #152	; 0x98
   4c3a8:	ldr	r0, [sp, #20]
   4c3ac:	bl	32074 <fputs@plt+0x20f04>
   4c3b0:	subs	r3, r0, #0
   4c3b4:	str	r3, [sp, #32]
   4c3b8:	beq	4c360 <fputs@plt+0x3b1f0>
   4c3bc:	ldr	r3, [r5, #52]	; 0x34
   4c3c0:	ldr	r1, [sl, #4]
   4c3c4:	str	r3, [r0, #28]
   4c3c8:	add	r3, r4, #1
   4c3cc:	str	r3, [sp, #36]	; 0x24
   4c3d0:	mov	r3, #20
   4c3d4:	strh	r4, [r0, #32]
   4c3d8:	mul	r3, r3, r7
   4c3dc:	str	r8, [r0, #44]	; 0x2c
   4c3e0:	mov	r2, r6
   4c3e4:	ldr	r1, [r1, r3]
   4c3e8:	ldr	r3, [sp, #20]
   4c3ec:	add	r7, r7, #1
   4c3f0:	ldr	r0, [r3]
   4c3f4:	bl	22a08 <fputs@plt+0x11898>
   4c3f8:	ldr	r2, [sp, #32]
   4c3fc:	mov	r1, #79	; 0x4f
   4c400:	str	r6, [sp]
   4c404:	mov	r3, r0
   4c408:	ldr	r0, [sp, #20]
   4c40c:	bl	32074 <fputs@plt+0x20f04>
   4c410:	mov	r2, #1
   4c414:	mov	r1, r0
   4c418:	ldr	r0, [sp, #144]	; 0x90
   4c41c:	bl	1ff28 <fputs@plt+0xedb8>
   4c420:	ldr	r4, [sp, #36]	; 0x24
   4c424:	ldr	r3, [sl]
   4c428:	cmp	r7, r3
   4c42c:	bge	4c360 <fputs@plt+0x3b1f0>
   4c430:	ldrsh	r1, [r8, #34]	; 0x22
   4c434:	lsl	r3, r4, #4
   4c438:	b	4c378 <fputs@plt+0x3b208>
   4c43c:	mov	r3, r7
   4c440:	ldr	r2, [r8]
   4c444:	ldr	r1, [pc, #2096]	; 4cc7c <fputs@plt+0x3bb0c>
   4c448:	ldr	r0, [sp, #20]
   4c44c:	bl	319cc <fputs@plt+0x2085c>
   4c450:	b	4c360 <fputs@plt+0x3b1f0>
   4c454:	ldr	r3, [sp, #256]	; 0x100
   4c458:	ldr	r0, [r3, #4]
   4c45c:	mul	r3, r5, r2
   4c460:	ldr	r0, [r0, r3]
   4c464:	bl	1714c <fputs@plt+0x5fdc>
   4c468:	ldrb	r3, [r0]
   4c46c:	cmp	r3, #152	; 0x98
   4c470:	bne	4c48c <fputs@plt+0x3b31c>
   4c474:	ldr	r3, [r0, #28]
   4c478:	cmp	r6, r3
   4c47c:	bne	4c48c <fputs@plt+0x3b31c>
   4c480:	ldrsh	r3, [r0, #32]
   4c484:	cmp	r3, #0
   4c488:	blt	4c51c <fputs@plt+0x3b3ac>
   4c48c:	add	r2, r2, #1
   4c490:	b	4bffc <fputs@plt+0x3ae8c>
   4c494:	ldrb	r3, [r4, #54]	; 0x36
   4c498:	cmp	r3, #0
   4c49c:	movne	sl, #0
   4c4a0:	bne	4c4e0 <fputs@plt+0x3b370>
   4c4a4:	ldr	r4, [r4, #20]
   4c4a8:	b	4c00c <fputs@plt+0x3ae9c>
   4c4ac:	mov	r3, #2
   4c4b0:	str	r3, [sp, #8]
   4c4b4:	mvn	r2, #0
   4c4b8:	mvn	r3, #0
   4c4bc:	str	r4, [sp, #12]
   4c4c0:	strd	r2, [sp]
   4c4c4:	mov	r1, r6
   4c4c8:	mov	r2, sl
   4c4cc:	ldr	r0, [sp, #144]	; 0x90
   4c4d0:	bl	34bac <fputs@plt+0x23a3c>
   4c4d4:	subs	r5, r0, #0
   4c4d8:	beq	4c4f0 <fputs@plt+0x3b380>
   4c4dc:	add	sl, sl, #1
   4c4e0:	ldrh	r3, [r4, #50]	; 0x32
   4c4e4:	cmp	sl, r3
   4c4e8:	blt	4c4ac <fputs@plt+0x3b33c>
   4c4ec:	b	4c510 <fputs@plt+0x3b3a0>
   4c4f0:	ldr	r3, [r4, #32]
   4c4f4:	lsl	r7, sl, #1
   4c4f8:	ldr	r3, [r3, sl, lsl #2]
   4c4fc:	str	r3, [sp, #24]
   4c500:	ldr	r3, [sp, #256]	; 0x100
   4c504:	ldr	r3, [r3]
   4c508:	cmp	r5, r3
   4c50c:	blt	4c528 <fputs@plt+0x3b3b8>
   4c510:	ldrh	r3, [r4, #50]	; 0x32
   4c514:	cmp	sl, r3
   4c518:	bne	4c4a4 <fputs@plt+0x3b334>
   4c51c:	mov	r3, #1
   4c520:	strb	r3, [fp, #42]	; 0x2a
   4c524:	b	4c02c <fputs@plt+0x3aebc>
   4c528:	ldr	r3, [sp, #256]	; 0x100
   4c52c:	ldr	r2, [r3, #4]
   4c530:	mul	r3, r8, r5
   4c534:	ldr	r1, [r2, r3]
   4c538:	mov	r0, r1
   4c53c:	bl	1714c <fputs@plt+0x5fdc>
   4c540:	ldrb	r3, [r0]
   4c544:	cmp	r3, #152	; 0x98
   4c548:	beq	4c554 <fputs@plt+0x3b3e4>
   4c54c:	add	r5, r5, #1
   4c550:	b	4c500 <fputs@plt+0x3b390>
   4c554:	ldr	r3, [r4, #4]
   4c558:	ldrsh	r2, [r0, #32]
   4c55c:	ldrsh	r3, [r3, r7]
   4c560:	cmp	r2, r3
   4c564:	bne	4c54c <fputs@plt+0x3b3dc>
   4c568:	ldr	r3, [r0, #28]
   4c56c:	cmp	r6, r3
   4c570:	bne	4c54c <fputs@plt+0x3b3dc>
   4c574:	ldr	r0, [sp, #20]
   4c578:	bl	346bc <fputs@plt+0x2354c>
   4c57c:	cmp	r0, #0
   4c580:	beq	4c54c <fputs@plt+0x3b3dc>
   4c584:	ldr	r1, [sp, #24]
   4c588:	ldr	r0, [r0]
   4c58c:	bl	14c44 <fputs@plt+0x3ad4>
   4c590:	cmp	r0, #0
   4c594:	bne	4c54c <fputs@plt+0x3b3dc>
   4c598:	ldr	r3, [r4, #4]
   4c59c:	ldrsh	r3, [r3, r7]
   4c5a0:	cmp	r3, #0
   4c5a4:	bge	4c5b4 <fputs@plt+0x3b444>
   4c5a8:	cmn	r3, #1
   4c5ac:	bne	4c510 <fputs@plt+0x3b3a0>
   4c5b0:	b	4c4dc <fputs@plt+0x3b36c>
   4c5b4:	ldr	r2, [r4, #12]
   4c5b8:	ldr	r2, [r2, #4]
   4c5bc:	add	r3, r2, r3, lsl #4
   4c5c0:	ldrb	r3, [r3, #12]
   4c5c4:	cmp	r3, #0
   4c5c8:	bne	4c4dc <fputs@plt+0x3b36c>
   4c5cc:	b	4c510 <fputs@plt+0x3b3a0>
   4c5d0:	ldr	r5, [r5, #8]
   4c5d4:	str	r6, [sp, #36]	; 0x24
   4c5d8:	cmp	r5, #0
   4c5dc:	beq	4c0d4 <fputs@plt+0x3af64>
   4c5e0:	ldrb	r3, [r5, #54]	; 0x36
   4c5e4:	cmp	r3, #0
   4c5e8:	beq	4c6bc <fputs@plt+0x3b54c>
   4c5ec:	ldr	r6, [r5, #36]	; 0x24
   4c5f0:	cmp	r6, #0
   4c5f4:	bne	4c6bc <fputs@plt+0x3b54c>
   4c5f8:	ldrh	r3, [r5, #50]	; 0x32
   4c5fc:	cmp	r3, #3
   4c600:	bhi	4c6bc <fputs@plt+0x3b54c>
   4c604:	ldrb	r3, [r5, #55]	; 0x37
   4c608:	tst	r3, #8
   4c60c:	moveq	r3, #2
   4c610:	movne	r3, #130	; 0x82
   4c614:	ldrh	r2, [r5, #50]	; 0x32
   4c618:	cmp	r6, r2
   4c61c:	bge	4c650 <fputs@plt+0x3b4e0>
   4c620:	str	r3, [sp, #8]
   4c624:	str	r3, [sp, #56]	; 0x38
   4c628:	ldr	r3, [sp, #36]	; 0x24
   4c62c:	str	r5, [sp, #12]
   4c630:	mov	r2, r6
   4c634:	stm	sp, {r3, sl}
   4c638:	mov	r1, r8
   4c63c:	ldr	r0, [sp, #24]
   4c640:	bl	34bac <fputs@plt+0x23a3c>
   4c644:	ldr	r3, [sp, #56]	; 0x38
   4c648:	cmp	r0, #0
   4c64c:	bne	4c6ac <fputs@plt+0x3b53c>
   4c650:	ldrh	r3, [r5, #50]	; 0x32
   4c654:	cmp	r6, r3
   4c658:	bne	4c6bc <fputs@plt+0x3b54c>
   4c65c:	ldr	r3, [pc, #1564]	; 4cc80 <fputs@plt+0x3bb10>
   4c660:	str	r3, [r4, #36]	; 0x24
   4c664:	ldrb	r3, [r5, #55]	; 0x37
   4c668:	tst	r3, #32
   4c66c:	bne	4c68c <fputs@plt+0x3b51c>
   4c670:	mov	r0, r5
   4c674:	bl	187c4 <fputs@plt+0x7654>
   4c678:	ldrd	r2, [r9, #64]	; 0x40
   4c67c:	bic	r0, r2, r0
   4c680:	bic	r1, r3, r1
   4c684:	orrs	r3, r0, r1
   4c688:	bne	4c694 <fputs@plt+0x3b524>
   4c68c:	ldr	r3, [pc, #1520]	; 4cc84 <fputs@plt+0x3bb14>
   4c690:	str	r3, [r4, #36]	; 0x24
   4c694:	uxth	r6, r6
   4c698:	strh	r6, [r4, #40]	; 0x28
   4c69c:	strh	r6, [r4, #24]
   4c6a0:	str	r5, [r4, #28]
   4c6a4:	mov	r3, #39	; 0x27
   4c6a8:	b	4c0d0 <fputs@plt+0x3af60>
   4c6ac:	ldr	r2, [r4, #48]	; 0x30
   4c6b0:	str	r0, [r2, r6, lsl #2]
   4c6b4:	add	r6, r6, #1
   4c6b8:	b	4c614 <fputs@plt+0x3b4a4>
   4c6bc:	ldr	r5, [r5, #20]
   4c6c0:	b	4c5d8 <fputs@plt+0x3b468>
   4c6c4:	ldr	r3, [sp, #196]	; 0xc4
   4c6c8:	mov	r1, #72	; 0x48
   4c6cc:	ldr	r5, [sp, #208]	; 0xd0
   4c6d0:	ldrb	r2, [r3, #43]	; 0x2b
   4c6d4:	ldr	r4, [r3, #4]
   4c6d8:	mov	r6, #0
   4c6dc:	mla	r2, r1, r2, r4
   4c6e0:	add	r4, r4, #8
   4c6e4:	add	r2, r2, #8
   4c6e8:	str	r2, [sp, #56]	; 0x38
   4c6ec:	mov	r2, r3
   4c6f0:	ldr	r3, [r2], #68	; 0x44
   4c6f4:	str	r2, [sp, #36]	; 0x24
   4c6f8:	ldr	r3, [r3]
   4c6fc:	mov	r2, #0
   4c700:	str	r3, [sp, #72]	; 0x48
   4c704:	add	r3, r5, #56	; 0x38
   4c708:	str	r3, [r5, #48]	; 0x30
   4c70c:	mov	r3, #3
   4c710:	strh	r3, [r5, #44]	; 0x2c
   4c714:	mov	r3, #0
   4c718:	strh	r6, [r5, #40]	; 0x28
   4c71c:	strd	r2, [sp, #24]
   4c720:	ldr	r7, [sp, #24]
   4c724:	ldr	sl, [sp, #28]
   4c728:	str	r6, [r5, #36]	; 0x24
   4c72c:	ldr	r3, [sp, #56]	; 0x38
   4c730:	cmp	r3, r4
   4c734:	bls	4c848 <fputs@plt+0x3b6d8>
   4c738:	strb	r6, [r5, #16]
   4c73c:	ldr	r0, [sp, #36]	; 0x24
   4c740:	ldr	r1, [r4, #44]	; 0x2c
   4c744:	bl	184fc <fputs@plt+0x738c>
   4c748:	ldr	r2, [sp, #32]
   4c74c:	strd	r0, [r5, #8]
   4c750:	ldrb	r3, [r4, #36]	; 0x24
   4c754:	str	r3, [sp, #80]	; 0x50
   4c758:	orr	r3, r3, r2
   4c75c:	tst	r3, #10
   4c760:	ldr	r3, [r4, #16]
   4c764:	ldrne	r7, [sp, #24]
   4c768:	ldrne	sl, [sp, #28]
   4c76c:	ldrb	r3, [r3, #42]	; 0x2a
   4c770:	tst	r3, #16
   4c774:	addne	r2, r4, #72	; 0x48
   4c778:	movne	r8, #0
   4c77c:	movne	r9, #0
   4c780:	bne	4c7d8 <fputs@plt+0x3b668>
   4c784:	mov	r3, sl
   4c788:	mov	r2, r7
   4c78c:	add	r0, sp, #196	; 0xc4
   4c790:	bl	352e0 <fputs@plt+0x24170>
   4c794:	mov	r8, #0
   4c798:	mov	r9, #0
   4c79c:	mov	r3, r0
   4c7a0:	b	4c7fc <fputs@plt+0x3b68c>
   4c7a4:	orrs	r3, r8, r9
   4c7a8:	bne	4c7b8 <fputs@plt+0x3b648>
   4c7ac:	ldrb	r3, [r2, #36]	; 0x24
   4c7b0:	tst	r3, #10
   4c7b4:	beq	4c7d4 <fputs@plt+0x3b664>
   4c7b8:	ldr	r1, [r2, #44]	; 0x2c
   4c7bc:	ldr	r0, [sp, #36]	; 0x24
   4c7c0:	str	r2, [sp, #32]
   4c7c4:	bl	184fc <fputs@plt+0x738c>
   4c7c8:	ldr	r2, [sp, #32]
   4c7cc:	orr	r8, r8, r0
   4c7d0:	orr	r9, r9, r1
   4c7d4:	add	r2, r2, #72	; 0x48
   4c7d8:	ldr	r3, [sp, #56]	; 0x38
   4c7dc:	cmp	r3, r2
   4c7e0:	bhi	4c7a4 <fputs@plt+0x3b634>
   4c7e4:	mov	r3, sl
   4c7e8:	strd	r8, [sp]
   4c7ec:	mov	r2, r7
   4c7f0:	add	r0, sp, #196	; 0xc4
   4c7f4:	bl	32cc0 <fputs@plt+0x21b50>
   4c7f8:	mov	r3, r0
   4c7fc:	cmp	r3, #0
   4c800:	bne	4c81c <fputs@plt+0x3b6ac>
   4c804:	mov	r3, sl
   4c808:	strd	r8, [sp]
   4c80c:	mov	r2, r7
   4c810:	add	r0, sp, #196	; 0xc4
   4c814:	bl	35888 <fputs@plt+0x24718>
   4c818:	mov	r3, r0
   4c81c:	ldrd	r8, [sp, #24]
   4c820:	ldrd	r0, [r5, #8]
   4c824:	cmp	r3, #0
   4c828:	orr	r8, r8, r0
   4c82c:	orr	r9, r9, r1
   4c830:	strd	r8, [sp, #24]
   4c834:	bne	4c84c <fputs@plt+0x3b6dc>
   4c838:	ldr	r3, [sp, #72]	; 0x48
   4c83c:	ldrb	r3, [r3, #69]	; 0x45
   4c840:	cmp	r3, #0
   4c844:	beq	4c8d0 <fputs@plt+0x3b760>
   4c848:	mov	r3, #0
   4c84c:	mov	r1, r5
   4c850:	ldr	r0, [sp, #72]	; 0x48
   4c854:	str	r3, [sp, #24]
   4c858:	bl	1e5f0 <fputs@plt+0xd480>
   4c85c:	ldr	r3, [sp, #24]
   4c860:	cmp	r3, #0
   4c864:	bne	4c8b4 <fputs@plt+0x3b744>
   4c868:	mov	r1, r3
   4c86c:	mov	r0, fp
   4c870:	bl	36770 <fputs@plt+0x25600>
   4c874:	ldr	r3, [sp, #44]	; 0x2c
   4c878:	ldrb	r3, [r3, #69]	; 0x45
   4c87c:	cmp	r3, #0
   4c880:	bne	4c8b4 <fputs@plt+0x3b744>
   4c884:	ldr	r3, [fp, #8]
   4c888:	cmp	r3, #0
   4c88c:	beq	4c130 <fputs@plt+0x3afc0>
   4c890:	ldrh	r1, [fp, #32]
   4c894:	mov	r0, fp
   4c898:	add	r1, r1, #1
   4c89c:	sxth	r1, r1
   4c8a0:	bl	36770 <fputs@plt+0x25600>
   4c8a4:	ldr	r3, [sp, #44]	; 0x2c
   4c8a8:	ldrb	r3, [r3, #69]	; 0x45
   4c8ac:	cmp	r3, #0
   4c8b0:	beq	4c124 <fputs@plt+0x3afb4>
   4c8b4:	ldr	r2, [sp, #20]
   4c8b8:	ldr	r3, [fp, #56]	; 0x38
   4c8bc:	mov	r1, fp
   4c8c0:	str	r3, [r2, #428]	; 0x1ac
   4c8c4:	ldr	r0, [sp, #44]	; 0x2c
   4c8c8:	bl	1f34c <fputs@plt+0xe1dc>
   4c8cc:	b	4be14 <fputs@plt+0x3aca4>
   4c8d0:	ldr	r3, [sp, #80]	; 0x50
   4c8d4:	add	r6, r6, #1
   4c8d8:	add	r4, r4, #72	; 0x48
   4c8dc:	str	r3, [sp, #32]
   4c8e0:	b	4c72c <fputs@plt+0x3b5bc>
   4c8e4:	sub	r1, r3, #1
   4c8e8:	ldr	r4, [fp, #4]
   4c8ec:	mla	r1, ip, r1, fp
   4c8f0:	ldr	r1, [r1, #800]	; 0x320
   4c8f4:	ldrb	r0, [r1, #16]
   4c8f8:	mla	r0, lr, r0, r4
   4c8fc:	ldrb	r0, [r0, #44]	; 0x2c
   4c900:	tst	r0, #8
   4c904:	beq	4c1e8 <fputs@plt+0x3b078>
   4c908:	ldr	r0, [sp, #84]	; 0x54
   4c90c:	cmp	r0, #0
   4c910:	bne	4c920 <fputs@plt+0x3b7b0>
   4c914:	ldr	r0, [r1, #36]	; 0x24
   4c918:	tst	r0, #4096	; 0x1000
   4c91c:	beq	4c1e8 <fputs@plt+0x3b078>
   4c920:	ldrd	r4, [r1, #8]
   4c924:	and	r0, r8, r4
   4c928:	and	r1, r9, r5
   4c92c:	orrs	r1, r0, r1
   4c930:	bne	4c1e8 <fputs@plt+0x3b078>
   4c934:	ldr	r1, [r2, #12]
   4c938:	ldr	r7, [r2, #20]
   4c93c:	mla	sl, r6, r1, r7
   4c940:	cmp	r7, sl
   4c944:	bcc	4c960 <fputs@plt+0x3b7f0>
   4c948:	sub	r3, r3, #1
   4c94c:	strb	r3, [fp, #43]	; 0x2b
   4c950:	ldr	r3, [sp, #64]	; 0x40
   4c954:	sub	r3, r3, #1
   4c958:	str	r3, [sp, #64]	; 0x40
   4c95c:	b	4c1dc <fputs@plt+0x3b06c>
   4c960:	ldrd	r0, [r7, #40]	; 0x28
   4c964:	and	r0, r0, r4
   4c968:	and	r1, r1, r5
   4c96c:	orrs	r1, r0, r1
   4c970:	beq	4c984 <fputs@plt+0x3b814>
   4c974:	ldr	r1, [r7]
   4c978:	ldr	r1, [r1, #4]
   4c97c:	tst	r1, #1
   4c980:	beq	4c1e8 <fputs@plt+0x3b078>
   4c984:	add	r7, r7, #48	; 0x30
   4c988:	b	4c940 <fputs@plt+0x3b7d0>
   4c98c:	mov	r1, #1
   4c990:	strb	r1, [fp, #40]	; 0x28
   4c994:	ldr	r1, [sp, #40]	; 0x28
   4c998:	ldr	r1, [r1, #24]
   4c99c:	ldrb	r1, [r1, #42]	; 0x2a
   4c9a0:	tst	r1, #32
   4c9a4:	bne	4c230 <fputs@plt+0x3b0c0>
   4c9a8:	tst	r3, #64	; 0x40
   4c9ac:	beq	4c230 <fputs@plt+0x3b0c0>
   4c9b0:	ldr	r1, [sp, #68]	; 0x44
   4c9b4:	bic	r3, r3, #64	; 0x40
   4c9b8:	tst	r1, #8192	; 0x2000
   4c9bc:	moveq	r1, #0
   4c9c0:	movne	r1, #8
   4c9c4:	str	r1, [sp, #32]
   4c9c8:	str	r3, [r2, #36]	; 0x24
   4c9cc:	b	4c230 <fputs@plt+0x3b0c0>
   4c9d0:	ldrb	r7, [r5, #44]	; 0x2c
   4c9d4:	ldr	r3, [sp, #40]	; 0x28
   4c9d8:	mov	r9, #72	; 0x48
   4c9dc:	ldr	r0, [sp, #44]	; 0x2c
   4c9e0:	mla	r9, r9, r7, r3
   4c9e4:	ldr	r4, [r9, #24]
   4c9e8:	ldr	r1, [r4, #64]	; 0x40
   4c9ec:	bl	18040 <fputs@plt+0x6ed0>
   4c9f0:	ldrb	r1, [r4, #42]	; 0x2a
   4c9f4:	ldr	r8, [r5, #64]	; 0x40
   4c9f8:	tst	r1, #2
   4c9fc:	mov	r6, r0
   4ca00:	bne	4ca48 <fputs@plt+0x3b8d8>
   4ca04:	ldr	r2, [r4, #12]
   4ca08:	cmp	r2, #0
   4ca0c:	bne	4ca48 <fputs@plt+0x3b8d8>
   4ca10:	ldr	r3, [r8, #36]	; 0x24
   4ca14:	tst	r3, #1024	; 0x400
   4ca18:	beq	4cb44 <fputs@plt+0x3b9d4>
   4ca1c:	ldr	r1, [r4, #56]	; 0x38
   4ca20:	ldr	r0, [sp, #44]	; 0x2c
   4ca24:	bl	1cba8 <fputs@plt+0xba38>
   4ca28:	mvn	r3, #9
   4ca2c:	mov	r1, #152	; 0x98
   4ca30:	stmib	sp, {r0, r3}
   4ca34:	str	r2, [sp]
   4ca38:	mov	r3, r2
   4ca3c:	ldr	r0, [sp, #104]	; 0x68
   4ca40:	ldr	r2, [r9, #52]	; 0x34
   4ca44:	bl	2902c <fputs@plt+0x17ebc>
   4ca48:	ldr	r3, [r8, #36]	; 0x24
   4ca4c:	tst	r3, #512	; 0x200
   4ca50:	beq	4cb24 <fputs@plt+0x3b9b4>
   4ca54:	ldrb	r3, [r4, #42]	; 0x2a
   4ca58:	ldr	r9, [r8, #28]
   4ca5c:	tst	r3, #32
   4ca60:	beq	4ca94 <fputs@plt+0x3b924>
   4ca64:	ldrb	r3, [r9, #55]	; 0x37
   4ca68:	ldr	r2, [sp, #48]	; 0x30
   4ca6c:	and	r3, r3, #3
   4ca70:	cmp	r2, #0
   4ca74:	sub	r3, r3, #2
   4ca78:	clz	r3, r3
   4ca7c:	lsr	r3, r3, #5
   4ca80:	moveq	r3, #0
   4ca84:	cmp	r3, #0
   4ca88:	ldrne	r2, [r5, #4]
   4ca8c:	ldrne	r1, [sp, #24]
   4ca90:	bne	4cacc <fputs@plt+0x3b95c>
   4ca94:	ldrb	r3, [fp, #40]	; 0x28
   4ca98:	cmp	r3, #0
   4ca9c:	beq	4cc2c <fputs@plt+0x3babc>
   4caa0:	mov	r3, #72	; 0x48
   4caa4:	ldr	r2, [sp, #40]	; 0x28
   4caa8:	mla	r7, r3, r7, r2
   4caac:	ldr	r2, [sp, #264]	; 0x108
   4cab0:	ldr	r3, [r7, #24]
   4cab4:	ldr	r3, [r3, #8]
   4cab8:	cmp	r3, #0
   4cabc:	cmpne	r3, r9
   4cac0:	bne	4cc20 <fputs@plt+0x3bab0>
   4cac4:	mov	r1, #55	; 0x37
   4cac8:	str	r2, [fp, #64]	; 0x40
   4cacc:	cmp	r1, #0
   4cad0:	str	r2, [r5, #8]
   4cad4:	beq	4cb24 <fputs@plt+0x3b9b4>
   4cad8:	str	r6, [sp]
   4cadc:	ldr	r0, [sp, #104]	; 0x68
   4cae0:	ldr	r3, [r9, #44]	; 0x2c
   4cae4:	bl	28f0c <fputs@plt+0x17d9c>
   4cae8:	mov	r1, r9
   4caec:	ldr	r0, [sp, #20]
   4caf0:	bl	33a40 <fputs@plt+0x228d0>
   4caf4:	ldr	r3, [r8, #36]	; 0x24
   4caf8:	tst	r3, #15
   4cafc:	beq	4cb24 <fputs@plt+0x3b9b4>
   4cb00:	ldr	r2, [pc, #384]	; 4cc88 <fputs@plt+0x3bb18>
   4cb04:	tst	r3, r2
   4cb08:	bne	4cb24 <fputs@plt+0x3b9b4>
   4cb0c:	ldrh	r3, [fp, #36]	; 0x24
   4cb10:	tst	r3, #1
   4cb14:	bne	4cb24 <fputs@plt+0x3b9b4>
   4cb18:	mov	r1, #2
   4cb1c:	ldr	r0, [sp, #104]	; 0x68
   4cb20:	bl	1bd68 <fputs@plt+0xabf8>
   4cb24:	cmp	r6, #0
   4cb28:	blt	4cb38 <fputs@plt+0x3b9c8>
   4cb2c:	mov	r1, r6
   4cb30:	ldr	r0, [sp, #20]
   4cb34:	bl	4b704 <fputs@plt+0x3a594>
   4cb38:	add	sl, sl, #1
   4cb3c:	add	r5, r5, #80	; 0x50
   4cb40:	b	4c244 <fputs@plt+0x3b0d4>
   4cb44:	tst	r1, #16
   4cb48:	bne	4ca48 <fputs@plt+0x3b8d8>
   4cb4c:	tst	r3, #64	; 0x40
   4cb50:	bne	4cc00 <fputs@plt+0x3ba90>
   4cb54:	ldr	r3, [sp, #36]	; 0x24
   4cb58:	cmp	r3, #0
   4cb5c:	bne	4cc00 <fputs@plt+0x3ba90>
   4cb60:	ldrb	r3, [fp, #40]	; 0x28
   4cb64:	ldr	r2, [sp, #40]	; 0x28
   4cb68:	cmp	r3, #0
   4cb6c:	moveq	r3, #54	; 0x36
   4cb70:	ldrne	r3, [r9, #52]	; 0x34
   4cb74:	mov	r9, #72	; 0x48
   4cb78:	strne	r3, [fp, #60]	; 0x3c
   4cb7c:	mla	r9, r9, r7, r2
   4cb80:	movne	r3, #55	; 0x37
   4cb84:	str	r3, [sp]
   4cb88:	mov	r2, r0
   4cb8c:	mov	r3, r4
   4cb90:	ldr	r1, [r9, #52]	; 0x34
   4cb94:	ldr	r0, [sp, #20]
   4cb98:	bl	33a64 <fputs@plt+0x228f4>
   4cb9c:	ldrb	r3, [fp, #40]	; 0x28
   4cba0:	cmp	r3, #0
   4cba4:	bne	4cbe0 <fputs@plt+0x3ba70>
   4cba8:	ldrsh	r3, [r4, #34]	; 0x22
   4cbac:	cmp	r3, #63	; 0x3f
   4cbb0:	bgt	4cbe0 <fputs@plt+0x3ba70>
   4cbb4:	ldrb	r3, [r4, #42]	; 0x2a
   4cbb8:	tst	r3, #32
   4cbbc:	bne	4cbe0 <fputs@plt+0x3ba70>
   4cbc0:	ldrd	r0, [r9, #64]	; 0x40
   4cbc4:	ldr	r2, [sp, #24]
   4cbc8:	orrs	r3, r0, r1
   4cbcc:	bne	4cbf0 <fputs@plt+0x3ba80>
   4cbd0:	mvn	r3, #13
   4cbd4:	mvn	r1, #0
   4cbd8:	ldr	r0, [sp, #104]	; 0x68
   4cbdc:	bl	25510 <fputs@plt+0x143a0>
   4cbe0:	ldr	r1, [sp, #32]
   4cbe4:	ldr	r0, [sp, #104]	; 0x68
   4cbe8:	bl	1bd68 <fputs@plt+0xabf8>
   4cbec:	b	4ca48 <fputs@plt+0x3b8d8>
   4cbf0:	lsrs	r1, r1, #1
   4cbf4:	rrx	r0, r0
   4cbf8:	add	r2, r2, #1
   4cbfc:	b	4cbc8 <fputs@plt+0x3ba58>
   4cc00:	ldr	r3, [r4]
   4cc04:	mov	r1, r6
   4cc08:	str	r3, [sp]
   4cc0c:	ldr	r0, [sp, #20]
   4cc10:	mov	r3, #0
   4cc14:	ldr	r2, [r4, #28]
   4cc18:	bl	28d38 <fputs@plt+0x17bc8>
   4cc1c:	b	4ca48 <fputs@plt+0x3b8d8>
   4cc20:	add	r2, r2, #1
   4cc24:	ldr	r3, [r3, #20]
   4cc28:	b	4cab8 <fputs@plt+0x3b948>
   4cc2c:	ldr	r3, [sp, #264]	; 0x108
   4cc30:	ldr	r2, [sp, #48]	; 0x30
   4cc34:	cmp	r3, #0
   4cc38:	cmpne	r2, #0
   4cc3c:	beq	4cc58 <fputs@plt+0x3bae8>
   4cc40:	ldr	r3, [sp, #68]	; 0x44
   4cc44:	ldr	r2, [sp, #264]	; 0x108
   4cc48:	tst	r3, #4096	; 0x1000
   4cc4c:	movne	r1, #53	; 0x35
   4cc50:	moveq	r1, #54	; 0x36
   4cc54:	b	4cacc <fputs@plt+0x3b95c>
   4cc58:	ldr	r3, [sp, #20]
   4cc5c:	ldr	r1, [sp, #20]
   4cc60:	ldr	r2, [r3, #72]	; 0x48
   4cc64:	add	r3, r2, #1
   4cc68:	str	r3, [r1, #72]	; 0x48
   4cc6c:	mov	r1, #54	; 0x36
   4cc70:	b	4cacc <fputs@plt+0x3b95c>
   4cc74:	andeq	r8, r7, r6, ror #28
   4cc78:	andeq	r1, r0, r1, lsl #2
   4cc7c:	andeq	r8, r7, r2, lsl #29
   4cc80:	andeq	r1, r0, r1, lsl #4
   4cc84:	andeq	r1, r0, r1, asr #4
   4cc88:	andeq	r8, r0, r2
   4cc8c:	andeq	r4, r0, r1, asr #4
   4cc90:	andeq	r8, r7, r0, asr #29
   4cc94:	andeq	r8, r7, r6, lsr #29
   4cc98:	andeq	r4, r7, r3, lsr #29
   4cc9c:	andeq	r0, r0, r2, lsl #2
   4cca0:	sub	r3, r9, #124	; 0x7c
   4cca4:	str	r3, [sp, #96]	; 0x60
   4cca8:	ldr	r3, [r9, #-60]	; 0xffffffc4
   4ccac:	ldr	r3, [r3, #36]	; 0x24
   4ccb0:	tst	r3, #16384	; 0x4000
   4ccb4:	bne	4ce3c <fputs@plt+0x3bccc>
   4ccb8:	ldr	r3, [sp, #20]
   4ccbc:	ldrb	r3, [r3, #453]	; 0x1c5
   4ccc0:	cmp	r3, #2
   4ccc4:	bne	4ccec <fputs@plt+0x3bb7c>
   4ccc8:	ldr	r3, [sp, #68]	; 0x44
   4cccc:	ldr	r2, [sp, #96]	; 0x60
   4ccd0:	str	r3, [sp, #4]
   4ccd4:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4ccd8:	ldr	r1, [sp, #40]	; 0x28
   4ccdc:	ldr	r0, [sp, #20]
   4cce0:	str	r3, [sp]
   4cce4:	ldr	r3, [sp, #116]	; 0x74
   4cce8:	bl	39fc8 <fputs@plt+0x28e58>
   4ccec:	ldr	r3, [sp, #104]	; 0x68
   4ccf0:	ldr	r4, [fp]
   4ccf4:	ldrb	r6, [r9, #-80]	; 0xffffffb0
   4ccf8:	ldr	r3, [r3, #32]
   4ccfc:	ldr	r7, [fp, #4]
   4cd00:	str	r3, [r9, #-92]	; 0xffffffa4
   4cd04:	ldr	r3, [r4]
   4cd08:	ldr	r0, [sp, #180]	; 0xb4
   4cd0c:	str	r3, [sp, #72]	; 0x48
   4cd10:	ldr	r3, [r9, #-60]	; 0xffffffc4
   4cd14:	ldr	sl, [r4, #8]
   4cd18:	str	r3, [sp, #36]	; 0x24
   4cd1c:	mov	r3, #72	; 0x48
   4cd20:	mla	r3, r3, r6, r7
   4cd24:	ldr	r3, [r3, #52]	; 0x34
   4cd28:	mov	r1, r3
   4cd2c:	str	r3, [sp, #32]
   4cd30:	bl	184fc <fputs@plt+0x738c>
   4cd34:	ldrd	r2, [sp, #128]	; 0x80
   4cd38:	bic	r2, r2, r0
   4cd3c:	bic	r3, r3, r1
   4cd40:	mov	r1, r3
   4cd44:	mov	r0, r2
   4cd48:	strd	r0, [r9, #-52]	; 0xffffffcc
   4cd4c:	ldrd	r2, [fp, #24]
   4cd50:	ldr	r0, [sl, #24]
   4cd54:	strd	r2, [sp, #48]	; 0x30
   4cd58:	ldr	r3, [sp, #36]	; 0x24
   4cd5c:	ldr	r3, [r3, #36]	; 0x24
   4cd60:	ands	r3, r3, #64	; 0x40
   4cd64:	ldrhne	r3, [fp, #36]	; 0x24
   4cd68:	lsrne	r3, r3, #5
   4cd6c:	eorne	r3, r3, #1
   4cd70:	andne	r3, r3, #1
   4cd74:	str	r3, [sp, #136]	; 0x88
   4cd78:	ldr	r3, [sp, #136]	; 0x88
   4cd7c:	str	r3, [sp, #100]	; 0x64
   4cd80:	bl	28e04 <fputs@plt+0x17c94>
   4cd84:	str	r0, [r9, #-108]	; 0xffffff94
   4cd88:	str	r0, [r9, #-112]	; 0xffffff90
   4cd8c:	mov	r5, r0
   4cd90:	ldr	r0, [sl, #24]
   4cd94:	bl	28e04 <fputs@plt+0x17c94>
   4cd98:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4cd9c:	cmp	r3, #0
   4cda0:	str	r0, [sp, #140]	; 0x8c
   4cda4:	str	r0, [r9, #-100]	; 0xffffff9c
   4cda8:	beq	4cde0 <fputs@plt+0x3bc70>
   4cdac:	mov	r3, #72	; 0x48
   4cdb0:	mla	r3, r3, r6, r7
   4cdb4:	ldrb	r3, [r3, #44]	; 0x2c
   4cdb8:	tst	r3, #8
   4cdbc:	beq	4cde0 <fputs@plt+0x3bc70>
   4cdc0:	ldr	r3, [r4, #76]	; 0x4c
   4cdc4:	mov	r2, #0
   4cdc8:	add	r3, r3, #1
   4cdcc:	str	r3, [r4, #76]	; 0x4c
   4cdd0:	mov	r1, #22
   4cdd4:	str	r3, [r9, #-124]	; 0xffffff84
   4cdd8:	mov	r0, sl
   4cddc:	bl	29404 <fputs@plt+0x18294>
   4cde0:	mov	r3, #72	; 0x48
   4cde4:	mla	r3, r3, r6, r7
   4cde8:	ldrb	r2, [r3, #45]	; 0x2d
   4cdec:	tst	r2, #16
   4cdf0:	str	r2, [sp, #56]	; 0x38
   4cdf4:	beq	4d500 <fputs@plt+0x3c390>
   4cdf8:	ldr	r6, [r3, #36]	; 0x24
   4cdfc:	ldr	r3, [r3, #32]
   4ce00:	mov	r2, r6
   4ce04:	str	r3, [sp]
   4ce08:	mov	r1, #16
   4ce0c:	mov	r3, #0
   4ce10:	mov	r0, sl
   4ce14:	bl	28f0c <fputs@plt+0x17d9c>
   4ce18:	mov	r3, r5
   4ce1c:	mov	r2, r6
   4ce20:	mov	r1, #18
   4ce24:	mov	r0, sl
   4ce28:	bl	29404 <fputs@plt+0x18294>
   4ce2c:	mov	r3, #13
   4ce30:	str	r0, [r9, #-72]	; 0xffffffb8
   4ce34:	strb	r3, [r9, #-79]	; 0xffffffb1
   4ce38:	b	4d640 <fputs@plt+0x3c4d0>
   4ce3c:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4ce40:	mov	r4, #72	; 0x48
   4ce44:	ldr	r2, [sp, #40]	; 0x28
   4ce48:	str	r3, [sp, #48]	; 0x30
   4ce4c:	mla	r3, r4, r3, r2
   4ce50:	add	r3, r3, #8
   4ce54:	str	r3, [sp, #80]	; 0x50
   4ce58:	ldr	r3, [sp, #20]
   4ce5c:	mov	r0, r3
   4ce60:	ldr	r5, [r3, #8]
   4ce64:	bl	293b8 <fputs@plt+0x18248>
   4ce68:	ldr	r3, [sp, #48]	; 0x30
   4ce6c:	ldr	r2, [sp, #40]	; 0x28
   4ce70:	mov	r1, #48	; 0x30
   4ce74:	mla	r3, r4, r3, r2
   4ce78:	ldr	r4, [fp, #348]	; 0x15c
   4ce7c:	ldr	sl, [r9, #-60]	; 0xffffffc4
   4ce80:	ldr	r2, [r3, #24]
   4ce84:	ldr	r7, [sp, #108]	; 0x6c
   4ce88:	str	r2, [sp, #36]	; 0x24
   4ce8c:	ldr	r2, [fp, #340]	; 0x154
   4ce90:	ldr	r8, [sp, #24]
   4ce94:	str	r3, [sp, #88]	; 0x58
   4ce98:	mla	r2, r1, r2, r4
   4ce9c:	mov	r1, #0
   4cea0:	str	r2, [sp, #84]	; 0x54
   4cea4:	mov	r2, #0
   4cea8:	str	r2, [sp, #32]
   4ceac:	str	r0, [sp, #112]	; 0x70
   4ceb0:	mov	r0, #0
   4ceb4:	strd	r0, [sp, #56]	; 0x38
   4ceb8:	ldr	r3, [sp, #84]	; 0x54
   4cebc:	cmp	r3, r4
   4cec0:	bhi	4d230 <fputs@plt+0x3c0c0>
   4cec4:	uxth	r3, r8
   4cec8:	strh	r3, [sl, #24]
   4cecc:	strh	r3, [sl, #40]	; 0x28
   4ced0:	ldr	r3, [pc, #-588]	; 4cc8c <fputs@plt+0x3bb1c>
   4ced4:	ldr	r2, [sp, #48]	; 0x30
   4ced8:	ldr	r1, [sp, #40]	; 0x28
   4cedc:	str	r3, [sl, #36]	; 0x24
   4cee0:	mov	r3, #72	; 0x48
   4cee4:	ldr	r6, [sp, #24]
   4cee8:	mla	r3, r3, r2, r1
   4ceec:	ldrd	r2, [r3, #64]	; 0x40
   4cef0:	strd	r2, [sp, #72]	; 0x48
   4cef4:	ldrd	r2, [sp, #56]	; 0x38
   4cef8:	ldrd	r0, [sp, #72]	; 0x48
   4cefc:	mvn	r3, r3
   4cf00:	orr	r3, r3, #-2147483648	; 0x80000000
   4cf04:	and	r1, r1, r3
   4cf08:	ldr	r3, [sp, #36]	; 0x24
   4cf0c:	mvn	r2, r2
   4cf10:	and	r0, r0, r2
   4cf14:	ldrsh	r4, [r3, #34]	; 0x22
   4cf18:	strd	r0, [sp, #88]	; 0x58
   4cf1c:	cmp	r4, #63	; 0x3f
   4cf20:	movlt	r3, r4
   4cf24:	movge	r3, #63	; 0x3f
   4cf28:	str	r3, [sp, #100]	; 0x64
   4cf2c:	ldr	r3, [sp, #100]	; 0x64
   4cf30:	cmp	r3, r6
   4cf34:	bgt	4d380 <fputs@plt+0x3c210>
   4cf38:	ldrd	r2, [sp, #72]	; 0x48
   4cf3c:	ldr	r0, [sp, #20]
   4cf40:	cmp	r2, #0
   4cf44:	sbcs	r3, r3, #0
   4cf48:	sublt	r4, r4, #63	; 0x3f
   4cf4c:	addlt	r8, r8, r4
   4cf50:	add	r1, r8, #1
   4cf54:	add	r3, sp, #192	; 0xc0
   4cf58:	mov	r2, #0
   4cf5c:	sxth	r1, r1
   4cf60:	ldr	r0, [r0]
   4cf64:	bl	20c94 <fputs@plt+0xfb24>
   4cf68:	subs	r6, r0, #0
   4cf6c:	beq	4d20c <fputs@plt+0x3c09c>
   4cf70:	ldr	r3, [pc, #-744]	; 4cc90 <fputs@plt+0x3bb20>
   4cf74:	str	r6, [sl, #28]
   4cf78:	str	r3, [r6]
   4cf7c:	ldr	r3, [sp, #36]	; 0x24
   4cf80:	ldr	r7, [fp, #348]	; 0x15c
   4cf84:	ldr	r4, [sp, #24]
   4cf88:	str	r3, [r6, #12]
   4cf8c:	mov	r2, #0
   4cf90:	mov	r3, #0
   4cf94:	strd	r2, [sp, #72]	; 0x48
   4cf98:	ldr	r3, [sp, #84]	; 0x54
   4cf9c:	cmp	r3, r7
   4cfa0:	bhi	4d3a4 <fputs@plt+0x3c234>
   4cfa4:	ldr	r7, [sp, #24]
   4cfa8:	ldr	r3, [sp, #100]	; 0x64
   4cfac:	cmp	r3, r7
   4cfb0:	bgt	4d450 <fputs@plt+0x3c2e0>
   4cfb4:	ldr	r2, [sp, #48]	; 0x30
   4cfb8:	ldr	r1, [sp, #40]	; 0x28
   4cfbc:	mov	r3, #72	; 0x48
   4cfc0:	mla	r3, r3, r2, r1
   4cfc4:	ldrd	r2, [r3, #64]	; 0x40
   4cfc8:	cmp	r2, #0
   4cfcc:	sbcs	r3, r3, #0
   4cfd0:	lsllt	r1, r4, #1
   4cfd4:	lsllt	r2, r4, #2
   4cfd8:	movlt	r3, #63	; 0x3f
   4cfdc:	blt	4d4b4 <fputs@plt+0x3c344>
   4cfe0:	ldr	r2, [r6, #4]
   4cfe4:	lsl	r3, r4, #1
   4cfe8:	mvn	r1, #0
   4cfec:	strh	r1, [r2, r3]
   4cff0:	ldr	r3, [r6, #32]
   4cff4:	ldr	r2, [pc, #-868]	; 4cc98 <fputs@plt+0x3bb28>
   4cff8:	ldr	r1, [sp, #20]
   4cffc:	str	r2, [r3, r4, lsl #2]
   4d000:	ldr	r3, [sp, #20]
   4d004:	mov	r0, r5
   4d008:	mov	r7, #72	; 0x48
   4d00c:	ldr	r2, [r3, #72]	; 0x48
   4d010:	add	r3, r2, #1
   4d014:	str	r3, [r1, #72]	; 0x48
   4d018:	str	r2, [r9, #-116]	; 0xffffff8c
   4d01c:	add	r3, r8, #1
   4d020:	mov	r1, #56	; 0x38
   4d024:	bl	29404 <fputs@plt+0x18294>
   4d028:	mov	r1, r6
   4d02c:	ldr	r0, [sp, #20]
   4d030:	bl	33a40 <fputs@plt+0x228d0>
   4d034:	ldr	r3, [sp, #20]
   4d038:	ldr	r2, [sp, #20]
   4d03c:	ldr	r3, [r3, #108]	; 0x6c
   4d040:	add	r3, r3, #1
   4d044:	str	r3, [r2, #108]	; 0x6c
   4d048:	ldr	r3, [fp, #328]	; 0x148
   4d04c:	ldr	r3, [r3, #4]
   4d050:	str	r3, [sp, #36]	; 0x24
   4d054:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4d058:	ldr	r2, [sp, #36]	; 0x24
   4d05c:	str	r3, [sp, #48]	; 0x30
   4d060:	mla	r7, r7, r3, r2
   4d064:	ldrb	r3, [r7, #45]	; 0x2d
   4d068:	tst	r3, #16
   4d06c:	beq	4d4c8 <fputs@plt+0x3c358>
   4d070:	mov	r3, #0
   4d074:	mov	r2, r3
   4d078:	mov	r1, #22
   4d07c:	mov	r0, r5
   4d080:	ldr	r8, [r7, #36]	; 0x24
   4d084:	bl	29404 <fputs@plt+0x18294>
   4d088:	ldr	r3, [r7, #32]
   4d08c:	mov	r2, r8
   4d090:	str	r3, [sp]
   4d094:	mov	r1, #16
   4d098:	mov	r3, #0
   4d09c:	str	r0, [sp, #56]	; 0x38
   4d0a0:	mov	r0, r5
   4d0a4:	bl	28f0c <fputs@plt+0x17d9c>
   4d0a8:	mov	r2, r8
   4d0ac:	mov	r1, #18
   4d0b0:	mov	r0, r5
   4d0b4:	bl	293a0 <fputs@plt+0x18230>
   4d0b8:	mov	r7, r0
   4d0bc:	ldr	r3, [sp, #32]
   4d0c0:	cmp	r3, #0
   4d0c4:	ldreq	r8, [sp, #24]
   4d0c8:	beq	4d0f8 <fputs@plt+0x3bf88>
   4d0cc:	ldr	r0, [r5, #24]
   4d0d0:	bl	28e04 <fputs@plt+0x17c94>
   4d0d4:	mov	r3, #16
   4d0d8:	ldr	r1, [sp, #32]
   4d0dc:	mov	r2, r0
   4d0e0:	mov	r8, r0
   4d0e4:	ldr	r0, [sp, #20]
   4d0e8:	bl	53140 <fputs@plt+0x41fd0>
   4d0ec:	ldr	r3, [sl, #36]	; 0x24
   4d0f0:	orr	r3, r3, #131072	; 0x20000
   4d0f4:	str	r3, [sl, #36]	; 0x24
   4d0f8:	ldr	r0, [sp, #20]
   4d0fc:	bl	17498 <fputs@plt+0x6328>
   4d100:	mov	r3, #0
   4d104:	str	r3, [sp, #12]
   4d108:	str	r3, [sp, #8]
   4d10c:	str	r3, [sp, #4]
   4d110:	str	r3, [sp]
   4d114:	mov	r1, r6
   4d118:	ldr	r2, [r9, #-120]	; 0xffffff88
   4d11c:	mov	r3, r0
   4d120:	mov	sl, r0
   4d124:	ldr	r0, [sp, #20]
   4d128:	bl	53760 <fputs@plt+0x425f0>
   4d12c:	mov	r3, sl
   4d130:	ldr	r2, [r9, #-116]	; 0xffffff8c
   4d134:	mov	r1, #110	; 0x6e
   4d138:	str	r0, [sp, #72]	; 0x48
   4d13c:	mov	r0, r5
   4d140:	bl	29404 <fputs@plt+0x18294>
   4d144:	mov	r1, #16
   4d148:	mov	r0, r5
   4d14c:	bl	1bd68 <fputs@plt+0xabf8>
   4d150:	ldr	r3, [sp, #32]
   4d154:	cmp	r3, #0
   4d158:	beq	4d168 <fputs@plt+0x3bff8>
   4d15c:	mov	r1, r8
   4d160:	mov	r0, r5
   4d164:	bl	16e4c <fputs@plt+0x5cdc>
   4d168:	ldr	r2, [sp, #48]	; 0x30
   4d16c:	mov	r3, #72	; 0x48
   4d170:	ldr	r1, [sp, #36]	; 0x24
   4d174:	mla	r2, r3, r2, r1
   4d178:	add	r6, r2, #40	; 0x28
   4d17c:	ldrb	r3, [r2, #45]	; 0x2d
   4d180:	tst	r3, #16
   4d184:	beq	4d4e8 <fputs@plt+0x3c378>
   4d188:	ldr	r3, [sp, #72]	; 0x48
   4d18c:	ldr	r1, [sp, #56]	; 0x38
   4d190:	mov	r0, r5
   4d194:	add	r4, r4, r3
   4d198:	bl	16e74 <fputs@plt+0x5d04>
   4d19c:	mov	r3, #1
   4d1a0:	mov	r1, r7
   4d1a4:	str	r4, [r0, #8]
   4d1a8:	str	r3, [sp]
   4d1ac:	mov	r0, r5
   4d1b0:	ldr	r3, [r2, #40]	; 0x28
   4d1b4:	ldr	r2, [r9, #-120]	; 0xffffff88
   4d1b8:	bl	18540 <fputs@plt+0x73d0>
   4d1bc:	mov	r1, r7
   4d1c0:	mov	r0, r5
   4d1c4:	bl	2956c <fputs@plt+0x183fc>
   4d1c8:	ldrb	r3, [r6, #5]
   4d1cc:	bic	r3, r3, #16
   4d1d0:	strb	r3, [r6, #5]
   4d1d4:	mov	r1, #3
   4d1d8:	mov	r0, r5
   4d1dc:	bl	1bd68 <fputs@plt+0xabf8>
   4d1e0:	mov	r1, r7
   4d1e4:	mov	r0, r5
   4d1e8:	bl	1e06c <fputs@plt+0xcefc>
   4d1ec:	mov	r1, sl
   4d1f0:	ldr	r0, [sp, #20]
   4d1f4:	bl	1c98c <fputs@plt+0xb81c>
   4d1f8:	ldr	r0, [sp, #20]
   4d1fc:	bl	1c798 <fputs@plt+0xb628>
   4d200:	ldr	r1, [sp, #112]	; 0x70
   4d204:	mov	r0, r5
   4d208:	bl	1e06c <fputs@plt+0xcefc>
   4d20c:	ldr	r3, [sp, #20]
   4d210:	ldr	r1, [sp, #32]
   4d214:	ldr	r0, [r3]
   4d218:	bl	1eff8 <fputs@plt+0xde88>
   4d21c:	ldr	r3, [sp, #44]	; 0x2c
   4d220:	ldrb	r3, [r3, #69]	; 0x45
   4d224:	cmp	r3, #0
   4d228:	beq	4ccb8 <fputs@plt+0x3bb48>
   4d22c:	b	4c8b4 <fputs@plt+0x3b744>
   4d230:	ldrd	r2, [sl]
   4d234:	orrs	r3, r2, r3
   4d238:	bne	4d2ac <fputs@plt+0x3c13c>
   4d23c:	ldrh	r3, [r4, #20]
   4d240:	tst	r3, #2
   4d244:	bne	4d2ac <fputs@plt+0x3c13c>
   4d248:	ldr	r6, [r4]
   4d24c:	ldr	r3, [r6, #4]
   4d250:	ands	r3, r3, #1
   4d254:	str	r3, [sp, #72]	; 0x48
   4d258:	bne	4d2ac <fputs@plt+0x3c13c>
   4d25c:	ldr	r3, [sp, #88]	; 0x58
   4d260:	mov	r1, #3
   4d264:	mov	r0, r6
   4d268:	ldr	r2, [r3, #52]	; 0x34
   4d26c:	bl	1c1a4 <fputs@plt+0xb034>
   4d270:	cmp	r0, #0
   4d274:	beq	4d2ac <fputs@plt+0x3c13c>
   4d278:	ldr	r3, [sp, #20]
   4d27c:	ldr	r2, [sp, #72]	; 0x48
   4d280:	mov	r1, r6
   4d284:	ldr	r3, [r3]
   4d288:	mov	r0, r3
   4d28c:	str	r3, [sp, #72]	; 0x48
   4d290:	bl	22a08 <fputs@plt+0x11898>
   4d294:	ldr	r3, [sp, #72]	; 0x48
   4d298:	ldr	r1, [sp, #32]
   4d29c:	mov	r2, r0
   4d2a0:	mov	r0, r3
   4d2a4:	bl	1fcb8 <fputs@plt+0xeb48>
   4d2a8:	str	r0, [sp, #32]
   4d2ac:	ldrd	r2, [sp, #128]	; 0x80
   4d2b0:	ldr	r1, [sp, #80]	; 0x50
   4d2b4:	mov	r0, r4
   4d2b8:	bl	1ce60 <fputs@plt+0xbcf0>
   4d2bc:	cmp	r0, #0
   4d2c0:	beq	4d368 <fputs@plt+0x3c1f8>
   4d2c4:	ldr	r6, [r4, #12]
   4d2c8:	cmp	r6, #63	; 0x3f
   4d2cc:	bgt	4d370 <fputs@plt+0x3c200>
   4d2d0:	mov	r2, r6
   4d2d4:	mov	r0, #1
   4d2d8:	mov	r1, #0
   4d2dc:	bl	70cf0 <fputs@plt+0x5fb80>
   4d2e0:	strd	r0, [sp, #72]	; 0x48
   4d2e4:	cmp	r7, #0
   4d2e8:	bne	4d30c <fputs@plt+0x3c19c>
   4d2ec:	ldr	r3, [sp, #36]	; 0x24
   4d2f0:	ldr	r2, [sp, #36]	; 0x24
   4d2f4:	ldr	r1, [pc, #-1640]	; 4cc94 <fputs@plt+0x3bb24>
   4d2f8:	ldr	r3, [r3, #4]
   4d2fc:	ldr	r2, [r2]
   4d300:	mov	r0, #284	; 0x11c
   4d304:	ldr	r3, [r3, r6, lsl #4]
   4d308:	bl	2e3c0 <fputs@plt+0x1d250>
   4d30c:	ldrd	r2, [sp, #56]	; 0x38
   4d310:	ldrd	r0, [sp, #72]	; 0x48
   4d314:	and	r2, r2, r0
   4d318:	and	r3, r3, r1
   4d31c:	orrs	r3, r2, r3
   4d320:	bne	4d364 <fputs@plt+0x3c1f4>
   4d324:	ldr	r3, [sp, #20]
   4d328:	add	r6, r8, #1
   4d32c:	mov	r2, r6
   4d330:	mov	r1, sl
   4d334:	ldr	r0, [r3]
   4d338:	bl	200c8 <fputs@plt+0xef58>
   4d33c:	cmp	r0, #0
   4d340:	bne	4d20c <fputs@plt+0x3c09c>
   4d344:	ldr	r3, [sl, #48]	; 0x30
   4d348:	ldrd	r0, [sp, #56]	; 0x38
   4d34c:	str	r4, [r3, r8, lsl #2]
   4d350:	ldrd	r2, [sp, #72]	; 0x48
   4d354:	mov	r8, r6
   4d358:	orr	r2, r2, r0
   4d35c:	orr	r3, r3, r1
   4d360:	strd	r2, [sp, #56]	; 0x38
   4d364:	mov	r7, #1
   4d368:	add	r4, r4, #48	; 0x30
   4d36c:	b	4ceb8 <fputs@plt+0x3bd48>
   4d370:	mov	r2, #0
   4d374:	mov	r3, #-2147483648	; 0x80000000
   4d378:	strd	r2, [sp, #72]	; 0x48
   4d37c:	b	4d2e4 <fputs@plt+0x3c174>
   4d380:	mov	r2, r6
   4d384:	ldrd	r0, [sp, #88]	; 0x58
   4d388:	bl	70cd4 <fputs@plt+0x5fb64>
   4d38c:	mov	r1, #0
   4d390:	add	r6, r6, #1
   4d394:	and	r0, r0, #1
   4d398:	orrs	r3, r0, r1
   4d39c:	addne	r8, r8, #1
   4d3a0:	b	4cf2c <fputs@plt+0x3bdbc>
   4d3a4:	ldrd	r2, [sp, #128]	; 0x80
   4d3a8:	ldr	r1, [sp, #80]	; 0x50
   4d3ac:	mov	r0, r7
   4d3b0:	bl	1ce60 <fputs@plt+0xbcf0>
   4d3b4:	cmp	r0, #0
   4d3b8:	beq	4d448 <fputs@plt+0x3c2d8>
   4d3bc:	ldr	r3, [r7, #12]
   4d3c0:	cmp	r3, #63	; 0x3f
   4d3c4:	str	r3, [sp, #56]	; 0x38
   4d3c8:	movgt	r0, #0
   4d3cc:	movgt	r1, #-2147483648	; 0x80000000
   4d3d0:	bgt	4d3e4 <fputs@plt+0x3c274>
   4d3d4:	mov	r2, r3
   4d3d8:	mov	r0, #1
   4d3dc:	mov	r1, #0
   4d3e0:	bl	70cf0 <fputs@plt+0x5fb80>
   4d3e4:	ldrd	r2, [sp, #72]	; 0x48
   4d3e8:	and	r2, r2, r0
   4d3ec:	and	r3, r3, r1
   4d3f0:	orrs	r3, r2, r3
   4d3f4:	bne	4d448 <fputs@plt+0x3c2d8>
   4d3f8:	ldrd	r2, [sp, #72]	; 0x48
   4d3fc:	ldr	ip, [r7]
   4d400:	orr	r2, r2, r0
   4d404:	orr	r3, r3, r1
   4d408:	ldr	r1, [r6, #4]
   4d40c:	strd	r2, [sp, #72]	; 0x48
   4d410:	ldrh	r3, [sp, #56]	; 0x38
   4d414:	lsl	r2, r4, #1
   4d418:	ldr	r0, [sp, #20]
   4d41c:	strh	r3, [r1, r2]
   4d420:	ldr	r2, [ip, #16]
   4d424:	ldr	r1, [ip, #12]
   4d428:	bl	34820 <fputs@plt+0x236b0>
   4d42c:	ldr	r1, [r6, #32]
   4d430:	lsl	r2, r4, #2
   4d434:	add	r4, r4, #1
   4d438:	cmp	r0, #0
   4d43c:	ldrne	r3, [r0]
   4d440:	ldreq	r3, [pc, #-1968]	; 4cc98 <fputs@plt+0x3bb28>
   4d444:	str	r3, [r1, r2]
   4d448:	add	r7, r7, #48	; 0x30
   4d44c:	b	4cf98 <fputs@plt+0x3be28>
   4d450:	mov	r2, r7
   4d454:	ldrd	r0, [sp, #88]	; 0x58
   4d458:	bl	70cd4 <fputs@plt+0x5fb64>
   4d45c:	mov	r1, #0
   4d460:	and	r0, r0, #1
   4d464:	orrs	r3, r0, r1
   4d468:	beq	4d488 <fputs@plt+0x3c318>
   4d46c:	ldr	r2, [r6, #4]
   4d470:	lsl	r3, r4, #1
   4d474:	strh	r7, [r2, r3]
   4d478:	ldr	r3, [r6, #32]
   4d47c:	ldr	r2, [pc, #-2028]	; 4cc98 <fputs@plt+0x3bb28>
   4d480:	str	r2, [r3, r4, lsl #2]
   4d484:	add	r4, r4, #1
   4d488:	add	r7, r7, #1
   4d48c:	b	4cfa8 <fputs@plt+0x3be38>
   4d490:	ldr	r0, [r6, #4]
   4d494:	ldr	ip, [pc, #-2052]	; 4cc98 <fputs@plt+0x3bb28>
   4d498:	add	r4, r4, #1
   4d49c:	strh	r3, [r0, r1]
   4d4a0:	ldr	r0, [r6, #32]
   4d4a4:	add	r3, r3, #1
   4d4a8:	add	r1, r1, #2
   4d4ac:	str	ip, [r0, r2]
   4d4b0:	add	r2, r2, #4
   4d4b4:	ldr	r0, [sp, #36]	; 0x24
   4d4b8:	ldrsh	r0, [r0, #34]	; 0x22
   4d4bc:	cmp	r3, r0
   4d4c0:	blt	4d490 <fputs@plt+0x3c320>
   4d4c4:	b	4cfe0 <fputs@plt+0x3be70>
   4d4c8:	ldr	r2, [r9, #-120]	; 0xffffff88
   4d4cc:	mov	r1, #108	; 0x6c
   4d4d0:	mov	r0, r5
   4d4d4:	bl	293a0 <fputs@plt+0x18230>
   4d4d8:	ldr	r3, [sp, #24]
   4d4dc:	str	r3, [sp, #56]	; 0x38
   4d4e0:	mov	r7, r0
   4d4e4:	b	4d0bc <fputs@plt+0x3bf4c>
   4d4e8:	add	r3, r7, #1
   4d4ec:	ldr	r2, [r9, #-120]	; 0xffffff88
   4d4f0:	mov	r1, #7
   4d4f4:	mov	r0, r5
   4d4f8:	bl	29404 <fputs@plt+0x18294>
   4d4fc:	b	4d1d4 <fputs@plt+0x3c064>
   4d500:	ldr	r2, [sp, #116]	; 0x74
   4d504:	ldrd	r0, [sp, #48]	; 0x30
   4d508:	bl	70cd4 <fputs@plt+0x5fb64>
   4d50c:	and	r3, r0, #1
   4d510:	str	r3, [sp, #48]	; 0x30
   4d514:	ldr	r3, [sp, #36]	; 0x24
   4d518:	mov	r8, r0
   4d51c:	ldr	r2, [r3, #36]	; 0x24
   4d520:	ands	r3, r2, #1024	; 0x400
   4d524:	beq	4d82c <fputs@plt+0x3c6bc>
   4d528:	ldr	r3, [sp, #36]	; 0x24
   4d52c:	mov	r0, r4
   4d530:	ldrh	r5, [r3, #40]	; 0x28
   4d534:	ldr	r3, [r4, #108]	; 0x6c
   4d538:	add	r3, r3, #1
   4d53c:	str	r3, [r4, #108]	; 0x6c
   4d540:	add	r3, r5, #2
   4d544:	mov	r1, r3
   4d548:	str	r3, [sp, #84]	; 0x54
   4d54c:	bl	174c8 <fputs@plt+0x6358>
   4d550:	ldr	r8, [r9, #-112]	; 0xffffff90
   4d554:	ldr	r6, [sp, #24]
   4d558:	mov	r7, r0
   4d55c:	add	r3, r0, #2
   4d560:	str	r3, [sp, #56]	; 0x38
   4d564:	cmp	r5, r6
   4d568:	bgt	4d698 <fputs@plt+0x3c528>
   4d56c:	ldr	r2, [sp, #36]	; 0x24
   4d570:	mov	r3, r7
   4d574:	mov	r1, #22
   4d578:	ldr	r2, [r2, #24]
   4d57c:	mov	r0, sl
   4d580:	bl	29404 <fputs@plt+0x18294>
   4d584:	mov	r2, r5
   4d588:	add	r3, r7, #1
   4d58c:	mov	r1, #22
   4d590:	mov	r0, sl
   4d594:	bl	29404 <fputs@plt+0x18294>
   4d598:	ldr	r2, [sp, #36]	; 0x24
   4d59c:	ldr	r3, [sp, #36]	; 0x24
   4d5a0:	mov	r1, #11
   4d5a4:	ldrb	r2, [r2, #28]
   4d5a8:	ldr	r3, [r3, #32]
   4d5ac:	mov	r0, sl
   4d5b0:	cmp	r2, #0
   4d5b4:	mvneq	r2, #1
   4d5b8:	mvnne	r2, #10
   4d5bc:	str	r2, [sp, #8]
   4d5c0:	str	r3, [sp, #4]
   4d5c4:	str	r7, [sp]
   4d5c8:	mov	r3, r8
   4d5cc:	ldr	r2, [sp, #32]
   4d5d0:	bl	2902c <fputs@plt+0x17ebc>
   4d5d4:	ldr	r3, [sp, #36]	; 0x24
   4d5d8:	mov	r6, #0
   4d5dc:	sub	r5, r5, #1
   4d5e0:	strb	r6, [r3, #28]
   4d5e4:	ldr	r3, [sp, #32]
   4d5e8:	str	r3, [r9, #-76]	; 0xffffffb4
   4d5ec:	ldrb	r3, [fp, #40]	; 0x28
   4d5f0:	cmp	r3, r6
   4d5f4:	moveq	r3, #154	; 0x9a
   4d5f8:	movne	r3, #160	; 0xa0
   4d5fc:	strb	r3, [r9, #-79]	; 0xffffffb1
   4d600:	ldr	r3, [sl, #32]
   4d604:	str	r3, [r9, #-72]	; 0xffffffb8
   4d608:	ldr	r3, [r9, #-68]	; 0xffffffbc
   4d60c:	str	r3, [sp, #56]	; 0x38
   4d610:	lsl	r3, r5, #2
   4d614:	str	r3, [sp, #80]	; 0x50
   4d618:	add	r3, r7, #2
   4d61c:	str	r3, [sp, #88]	; 0x58
   4d620:	cmn	r5, #1
   4d624:	bne	4d6fc <fputs@plt+0x3c58c>
   4d628:	mov	r0, r4
   4d62c:	ldr	r2, [sp, #84]	; 0x54
   4d630:	mov	r1, r7
   4d634:	bl	1e9d8 <fputs@plt+0xd868>
   4d638:	mov	r0, r4
   4d63c:	bl	1c798 <fputs@plt+0xb628>
   4d640:	ldr	r6, [fp, #340]	; 0x154
   4d644:	ldr	r5, [fp, #348]	; 0x15c
   4d648:	cmp	r6, #0
   4d64c:	add	r5, r5, #48	; 0x30
   4d650:	bgt	4e964 <fputs@plt+0x3d7f4>
   4d654:	ldr	r7, [fp, #340]	; 0x154
   4d658:	ldr	r5, [fp, #348]	; 0x15c
   4d65c:	cmp	r7, #0
   4d660:	add	r5, r5, #48	; 0x30
   4d664:	bgt	4ea08 <fputs@plt+0x3d898>
   4d668:	ldr	r3, [r9, #-124]	; 0xffffff84
   4d66c:	cmp	r3, #0
   4d670:	bne	4eaf0 <fputs@plt+0x3d980>
   4d674:	ldrd	r2, [r9, #-52]	; 0xffffffcc
   4d678:	strd	r2, [sp, #128]	; 0x80
   4d67c:	ldr	r3, [r9, #-100]	; 0xffffff9c
   4d680:	add	r9, r9, #80	; 0x50
   4d684:	str	r3, [fp, #48]	; 0x30
   4d688:	ldr	r3, [sp, #116]	; 0x74
   4d68c:	add	r3, r3, #1
   4d690:	str	r3, [sp, #116]	; 0x74
   4d694:	b	4c288 <fputs@plt+0x3b118>
   4d698:	ldr	r3, [sp, #56]	; 0x38
   4d69c:	add	r2, r3, r6
   4d6a0:	ldr	r3, [sp, #36]	; 0x24
   4d6a4:	ldr	r3, [r3, #48]	; 0x30
   4d6a8:	ldr	r1, [r3, r6, lsl #2]
   4d6ac:	cmp	r1, #0
   4d6b0:	beq	4d6e0 <fputs@plt+0x3c570>
   4d6b4:	ldrh	r3, [r1, #18]
   4d6b8:	tst	r3, #1
   4d6bc:	beq	4d6e8 <fputs@plt+0x3c578>
   4d6c0:	ldr	r3, [sp, #48]	; 0x30
   4d6c4:	str	r2, [sp, #4]
   4d6c8:	str	r3, [sp]
   4d6cc:	ldr	r2, [sp, #96]	; 0x60
   4d6d0:	mov	r3, r6
   4d6d4:	mov	r0, r4
   4d6d8:	bl	4bbb4 <fputs@plt+0x3aa44>
   4d6dc:	ldr	r8, [r9, #-108]	; 0xffffff94
   4d6e0:	add	r6, r6, #1
   4d6e4:	b	4d564 <fputs@plt+0x3c3f4>
   4d6e8:	ldr	r3, [r1]
   4d6ec:	mov	r0, r4
   4d6f0:	ldr	r1, [r3, #16]
   4d6f4:	bl	51ca8 <fputs@plt+0x40b38>
   4d6f8:	b	4d6e0 <fputs@plt+0x3c570>
   4d6fc:	ldr	r3, [sp, #36]	; 0x24
   4d700:	ldr	r2, [sp, #80]	; 0x50
   4d704:	cmp	r5, #15
   4d708:	ldr	r3, [r3, #48]	; 0x30
   4d70c:	ldr	r3, [r3, r2]
   4d710:	str	r3, [sp, #48]	; 0x30
   4d714:	bgt	4d74c <fputs@plt+0x3c5dc>
   4d718:	ldr	r3, [sp, #36]	; 0x24
   4d71c:	ldrh	r3, [r3, #30]
   4d720:	asr	r3, r3, r5
   4d724:	tst	r3, #1
   4d728:	beq	4d74c <fputs@plt+0x3c5dc>
   4d72c:	ldr	r1, [sp, #48]	; 0x30
   4d730:	ldr	r0, [sp, #96]	; 0x60
   4d734:	bl	18314 <fputs@plt+0x71a4>
   4d738:	ldr	r3, [sp, #80]	; 0x50
   4d73c:	sub	r5, r5, #1
   4d740:	sub	r3, r3, #4
   4d744:	str	r3, [sp, #80]	; 0x50
   4d748:	b	4d620 <fputs@plt+0x3c4b0>
   4d74c:	ldr	r3, [sp, #48]	; 0x30
   4d750:	ldrh	r3, [r3, #18]
   4d754:	tst	r3, #1
   4d758:	beq	4d738 <fputs@plt+0x3c5c8>
   4d75c:	ldr	r3, [sp, #72]	; 0x48
   4d760:	ldrb	r3, [r3, #69]	; 0x45
   4d764:	cmp	r3, #0
   4d768:	bne	4d7ac <fputs@plt+0x3c63c>
   4d76c:	ldr	r3, [sp, #56]	; 0x38
   4d770:	mov	r1, #12
   4d774:	sub	r3, r3, #1
   4d778:	str	r3, [sp, #56]	; 0x38
   4d77c:	ldr	r2, [sp, #56]	; 0x38
   4d780:	ldr	r3, [r9, #-64]	; 0xffffffc0
   4d784:	mov	r0, sl
   4d788:	mla	r3, r1, r2, r3
   4d78c:	ldr	r1, [r3, #4]
   4d790:	bl	16e74 <fputs@plt+0x5d04>
   4d794:	ldr	r3, [r0, #12]
   4d798:	ldrb	r1, [r0]
   4d79c:	str	r3, [sp]
   4d7a0:	ldmib	r0, {r2, r3}
   4d7a4:	mov	r0, sl
   4d7a8:	bl	28f0c <fputs@plt+0x17d9c>
   4d7ac:	mov	r3, #0
   4d7b0:	str	r6, [sp]
   4d7b4:	mov	r2, r3
   4d7b8:	mov	r1, #79	; 0x4f
   4d7bc:	mov	r0, r4
   4d7c0:	bl	32074 <fputs@plt+0x20f04>
   4d7c4:	subs	r8, r0, #0
   4d7c8:	beq	4d738 <fputs@plt+0x3c5c8>
   4d7cc:	ldr	r3, [sp, #48]	; 0x30
   4d7d0:	mov	r2, r6
   4d7d4:	mov	r1, #157	; 0x9d
   4d7d8:	ldr	r3, [r3]
   4d7dc:	ldr	r0, [sp, #72]	; 0x48
   4d7e0:	ldr	r3, [r3, #12]
   4d7e4:	str	r3, [r8, #12]
   4d7e8:	bl	1fdf8 <fputs@plt+0xec88>
   4d7ec:	cmp	r0, #0
   4d7f0:	str	r0, [r8, #16]
   4d7f4:	beq	4d818 <fputs@plt+0x3c6a8>
   4d7f8:	ldr	r3, [sp, #88]	; 0x58
   4d7fc:	ldr	r2, [r9, #-100]	; 0xffffff9c
   4d800:	add	r3, r3, r5
   4d804:	str	r3, [r0, #28]
   4d808:	mov	r1, r8
   4d80c:	mov	r3, r6
   4d810:	mov	r0, r4
   4d814:	bl	53140 <fputs@plt+0x41fd0>
   4d818:	str	r6, [r8, #12]
   4d81c:	mov	r1, r8
   4d820:	ldr	r0, [sp, #72]	; 0x48
   4d824:	bl	1eff8 <fputs@plt+0xde88>
   4d828:	b	4d738 <fputs@plt+0x3c5c8>
   4d82c:	tst	r2, #256	; 0x100
   4d830:	beq	4d8e0 <fputs@plt+0x3c770>
   4d834:	tst	r2, #5
   4d838:	beq	4d8e0 <fputs@plt+0x3c770>
   4d83c:	ldr	r2, [sp, #36]	; 0x24
   4d840:	ldr	r5, [r4, #76]	; 0x4c
   4d844:	mov	r0, r4
   4d848:	ldr	r2, [r2, #48]	; 0x30
   4d84c:	add	r5, r5, #1
   4d850:	ldr	r1, [r2]
   4d854:	ldr	r2, [sp, #48]	; 0x30
   4d858:	str	r5, [r4, #76]	; 0x4c
   4d85c:	str	r2, [sp]
   4d860:	str	r5, [sp, #4]
   4d864:	ldr	r2, [sp, #96]	; 0x60
   4d868:	bl	4bbb4 <fputs@plt+0x3aa44>
   4d86c:	cmp	r5, r0
   4d870:	mov	r6, r0
   4d874:	beq	4d884 <fputs@plt+0x3c714>
   4d878:	mov	r1, r5
   4d87c:	mov	r0, r4
   4d880:	bl	1c98c <fputs@plt+0xb81c>
   4d884:	ldr	r5, [r9, #-108]	; 0xffffff94
   4d888:	mov	r2, r6
   4d88c:	mov	r3, r5
   4d890:	mov	r1, #38	; 0x26
   4d894:	mov	r0, sl
   4d898:	bl	29404 <fputs@plt+0x18294>
   4d89c:	mov	r3, r5
   4d8a0:	ldr	r2, [sp, #32]
   4d8a4:	mov	r1, #70	; 0x46
   4d8a8:	str	r6, [sp]
   4d8ac:	mov	r0, sl
   4d8b0:	bl	28f0c <fputs@plt+0x17d9c>
   4d8b4:	mov	r2, #1
   4d8b8:	mov	r1, r6
   4d8bc:	mov	r0, r4
   4d8c0:	bl	1e964 <fputs@plt+0xd7f4>
   4d8c4:	mov	r3, r6
   4d8c8:	mvn	r2, #0
   4d8cc:	ldr	r1, [sp, #32]
   4d8d0:	mov	r0, r4
   4d8d4:	bl	1c830 <fputs@plt+0xb6c0>
   4d8d8:	mvn	r3, #95	; 0x5f
   4d8dc:	b	4ce34 <fputs@plt+0x3bcc4>
   4d8e0:	ldr	r3, [pc, #-3148]	; 4cc9c <fputs@plt+0x3bb2c>
   4d8e4:	bics	r3, r3, r2
   4d8e8:	bne	4d95c <fputs@plt+0x3c7ec>
   4d8ec:	ands	r6, r2, #32
   4d8f0:	ldrne	r3, [sp, #36]	; 0x24
   4d8f4:	ldreq	r3, [sp, #24]
   4d8f8:	ldrne	r3, [r3, #48]	; 0x30
   4d8fc:	ldrne	r6, [r3]
   4d900:	movne	r3, #1
   4d904:	tst	r2, #16
   4d908:	beq	4eb8c <fputs@plt+0x3da1c>
   4d90c:	ldr	r2, [sp, #36]	; 0x24
   4d910:	ldr	r2, [r2, #48]	; 0x30
   4d914:	ldr	r7, [r2, r3, lsl #2]
   4d918:	ldr	r3, [sp, #48]	; 0x30
   4d91c:	cmp	r3, #0
   4d920:	moveq	r8, r7
   4d924:	beq	4eb9c <fputs@plt+0x3da2c>
   4d928:	cmp	r7, #0
   4d92c:	movne	r8, r6
   4d930:	bne	4ebb0 <fputs@plt+0x3da40>
   4d934:	mov	r1, #105	; 0x69
   4d938:	mov	r3, r5
   4d93c:	ldr	r2, [sp, #32]
   4d940:	mov	r0, sl
   4d944:	bl	29404 <fputs@plt+0x18294>
   4d948:	b	4ec40 <fputs@plt+0x3dad0>
   4d94c:	cmp	r3, #0
   4d950:	moveq	r8, #80	; 0x50
   4d954:	movne	r8, #82	; 0x52
   4d958:	b	4ec90 <fputs@plt+0x3db20>
   4d95c:	tst	r2, #512	; 0x200
   4d960:	beq	4e2e0 <fputs@plt+0x3d170>
   4d964:	ldr	r3, [sp, #36]	; 0x24
   4d968:	ldrh	r5, [r3, #24]
   4d96c:	mov	r3, #0
   4d970:	strb	r3, [sp, #192]	; 0xc0
   4d974:	ldr	r3, [sp, #36]	; 0x24
   4d978:	ldr	r3, [r3, #28]
   4d97c:	str	r3, [sp, #80]	; 0x50
   4d980:	ldr	r3, [r9, #-116]	; 0xffffff8c
   4d984:	str	r3, [sp, #120]	; 0x78
   4d988:	ldrh	r3, [fp, #36]	; 0x24
   4d98c:	tst	r3, #1
   4d990:	beq	4d9b8 <fputs@plt+0x3c848>
   4d994:	ldrsb	r3, [fp, #38]	; 0x26
   4d998:	cmp	r3, #0
   4d99c:	ble	4d9b8 <fputs@plt+0x3c848>
   4d9a0:	ldr	r3, [sp, #80]	; 0x50
   4d9a4:	ldrh	r3, [r3, #50]	; 0x32
   4d9a8:	cmp	r3, r5
   4d9ac:	movhi	r3, #1
   4d9b0:	strhi	r3, [sp, #112]	; 0x70
   4d9b4:	bhi	4d9c4 <fputs@plt+0x3c854>
   4d9b8:	ldr	r3, [sp, #108]	; 0x6c
   4d9bc:	str	r3, [sp, #112]	; 0x70
   4d9c0:	ldr	r3, [sp, #24]
   4d9c4:	ands	r0, r2, #32
   4d9c8:	addne	r1, r5, #1
   4d9cc:	ldrne	r3, [sp, #36]	; 0x24
   4d9d0:	moveq	r1, r5
   4d9d4:	streq	r0, [sp, #84]	; 0x54
   4d9d8:	ldrne	r3, [r3, #48]	; 0x30
   4d9dc:	str	r5, [sp, #148]	; 0x94
   4d9e0:	ldrne	r3, [r3, r5, lsl #2]
   4d9e4:	strne	r3, [sp, #84]	; 0x54
   4d9e8:	movne	r3, #1
   4d9ec:	ands	r2, r2, #16
   4d9f0:	streq	r2, [sp, #56]	; 0x38
   4d9f4:	beq	4da98 <fputs@plt+0x3c928>
   4d9f8:	ldr	r3, [sp, #36]	; 0x24
   4d9fc:	ldr	r3, [r3, #48]	; 0x30
   4da00:	ldr	r3, [r3, r1, lsl #2]
   4da04:	str	r3, [sp, #56]	; 0x38
   4da08:	ldrh	r3, [r3, #20]
   4da0c:	tst	r3, #256	; 0x100
   4da10:	beq	4da54 <fputs@plt+0x3c8e4>
   4da14:	ldr	r2, [sp, #80]	; 0x50
   4da18:	ldr	r3, [r4, #76]	; 0x4c
   4da1c:	and	r1, r8, #1
   4da20:	ldr	r2, [r2, #28]
   4da24:	add	r3, r3, #1
   4da28:	str	r3, [r4, #76]	; 0x4c
   4da2c:	str	r3, [r9, #-88]	; 0xffffffa8
   4da30:	ldrb	r2, [r2, r5]
   4da34:	mov	r0, sl
   4da38:	cmp	r2, #1
   4da3c:	eoreq	r1, r1, #1
   4da40:	mov	r2, r1
   4da44:	mov	r1, #22
   4da48:	bl	29404 <fputs@plt+0x18294>
   4da4c:	ldr	r3, [sl, #32]
   4da50:	str	r3, [r9, #-84]	; 0xffffffac
   4da54:	ldr	r3, [sp, #84]	; 0x54
   4da58:	cmp	r3, #0
   4da5c:	bne	4df14 <fputs@plt+0x3cda4>
   4da60:	ldr	r3, [sp, #80]	; 0x50
   4da64:	ldr	r2, [r3, #4]
   4da68:	lsl	r3, r5, #1
   4da6c:	ldrsh	r2, [r2, r3]
   4da70:	cmp	r2, #0
   4da74:	blt	4df14 <fputs@plt+0x3cda4>
   4da78:	ldr	r3, [sp, #80]	; 0x50
   4da7c:	ldr	r3, [r3, #12]
   4da80:	ldr	r3, [r3, #4]
   4da84:	add	r3, r3, r2, lsl #4
   4da88:	ldrb	r3, [r3, #12]
   4da8c:	cmp	r3, #0
   4da90:	mov	r3, #1
   4da94:	streq	r3, [sp, #112]	; 0x70
   4da98:	ldr	r2, [sp, #80]	; 0x50
   4da9c:	ldrh	r1, [r2, #50]	; 0x32
   4daa0:	cmp	r5, r1
   4daa4:	bcs	4dac4 <fputs@plt+0x3c954>
   4daa8:	ldr	r2, [r2, #28]
   4daac:	and	r0, r8, #1
   4dab0:	ldrb	r2, [r2, r5]
   4dab4:	clz	r2, r2
   4dab8:	lsr	r2, r2, #5
   4dabc:	cmp	r0, r2
   4dac0:	beq	4df1c <fputs@plt+0x3cdac>
   4dac4:	cmp	r5, r1
   4dac8:	movne	r8, #0
   4dacc:	andeq	r8, r8, #1
   4dad0:	cmp	r8, #0
   4dad4:	bne	4df1c <fputs@plt+0x3cdac>
   4dad8:	ldr	r2, [sp, #112]	; 0x70
   4dadc:	ldr	r1, [sp, #84]	; 0x54
   4dae0:	str	r2, [sp, #152]	; 0x98
   4dae4:	ldr	r2, [sp, #108]	; 0x6c
   4dae8:	str	r2, [sp, #112]	; 0x70
   4daec:	ldr	r2, [sp, #56]	; 0x38
   4daf0:	str	r1, [sp, #56]	; 0x38
   4daf4:	str	r2, [sp, #84]	; 0x54
   4daf8:	ldr	r2, [r4, #8]
   4dafc:	ldr	r7, [r4]
   4db00:	str	r2, [sp, #124]	; 0x7c
   4db04:	ldr	r2, [r9, #-60]	; 0xffffffc4
   4db08:	str	r2, [sp, #156]	; 0x9c
   4db0c:	ldr	r0, [sp, #156]	; 0x9c
   4db10:	ldrh	r6, [r2, #42]	; 0x2a
   4db14:	ldr	r1, [r2, #28]
   4db18:	ldrh	r0, [r0, #24]
   4db1c:	ldr	r2, [r4, #76]	; 0x4c
   4db20:	add	r3, r3, r0
   4db24:	add	r8, r2, #1
   4db28:	add	r2, r2, r3
   4db2c:	str	r0, [sp, #172]	; 0xac
   4db30:	str	r2, [r4, #76]	; 0x4c
   4db34:	mov	r0, r7
   4db38:	str	r3, [sp, #176]	; 0xb0
   4db3c:	bl	21128 <fputs@plt+0xffb8>
   4db40:	mov	r1, r0
   4db44:	mov	r0, r7
   4db48:	bl	20d6c <fputs@plt+0xfbfc>
   4db4c:	cmp	r6, #0
   4db50:	str	r0, [sp, #88]	; 0x58
   4db54:	bne	4df28 <fputs@plt+0x3cdb8>
   4db58:	ldr	r3, [sp, #88]	; 0x58
   4db5c:	add	r7, r3, r6
   4db60:	lsl	r3, r6, #2
   4db64:	str	r3, [sp, #168]	; 0xa8
   4db68:	ldr	r3, [sp, #172]	; 0xac
   4db6c:	cmp	r3, r6
   4db70:	bgt	4dfcc <fputs@plt+0x3ce5c>
   4db74:	ldr	r3, [sp, #88]	; 0x58
   4db78:	cmp	r3, #0
   4db7c:	ldrbne	r3, [r3, r5]
   4db80:	strbne	r3, [sp, #192]	; 0xc0
   4db84:	ldr	r3, [r9, #-108]	; 0xffffff94
   4db88:	str	r3, [sp, #124]	; 0x7c
   4db8c:	ldr	r3, [sp, #56]	; 0x38
   4db90:	cmp	r3, #0
   4db94:	moveq	r3, #1
   4db98:	beq	4dbac <fputs@plt+0x3ca3c>
   4db9c:	ldrh	r3, [r3, #18]
   4dba0:	tst	r3, #40	; 0x28
   4dba4:	movne	r3, #1
   4dba8:	moveq	r3, #0
   4dbac:	str	r3, [sp, #160]	; 0xa0
   4dbb0:	ldr	r3, [sp, #84]	; 0x54
   4dbb4:	cmp	r3, #0
   4dbb8:	moveq	r3, #1
   4dbbc:	beq	4dbd0 <fputs@plt+0x3ca60>
   4dbc0:	ldrh	r3, [r3, #18]
   4dbc4:	tst	r3, #40	; 0x28
   4dbc8:	movne	r3, #1
   4dbcc:	moveq	r3, #0
   4dbd0:	str	r3, [sp, #164]	; 0xa4
   4dbd4:	ldr	r3, [sp, #56]	; 0x38
   4dbd8:	cmp	r5, #0
   4dbdc:	cmpeq	r3, #0
   4dbe0:	movne	r3, #1
   4dbe4:	moveq	r3, #0
   4dbe8:	str	r3, [sp, #156]	; 0x9c
   4dbec:	ldr	r3, [sp, #56]	; 0x38
   4dbf0:	cmp	r3, #0
   4dbf4:	beq	4e0f4 <fputs@plt+0x3cf84>
   4dbf8:	ldr	r3, [r3]
   4dbfc:	add	r7, r5, r8
   4dc00:	mov	r2, r7
   4dc04:	ldr	r6, [r3, #16]
   4dc08:	mov	r0, r4
   4dc0c:	mov	r1, r6
   4dc10:	bl	51ca8 <fputs@plt+0x40b38>
   4dc14:	ldr	r3, [sp, #56]	; 0x38
   4dc18:	ldrh	r3, [r3, #20]
   4dc1c:	tst	r3, #256	; 0x100
   4dc20:	beq	4dc40 <fputs@plt+0x3cad0>
   4dc24:	mvn	r1, #0
   4dc28:	mov	r0, sl
   4dc2c:	bl	16e74 <fputs@plt+0x5d04>
   4dc30:	ldr	r3, [r9, #-88]	; 0xffffffa8
   4dc34:	str	r3, [r0, #12]
   4dc38:	mov	r3, #1
   4dc3c:	strb	r3, [r0, #3]
   4dc40:	mov	r0, r6
   4dc44:	bl	17368 <fputs@plt+0x61f8>
   4dc48:	cmp	r0, #0
   4dc4c:	beq	4dc64 <fputs@plt+0x3caf4>
   4dc50:	ldr	r3, [sp, #124]	; 0x7c
   4dc54:	mov	r2, r7
   4dc58:	mov	r1, #76	; 0x4c
   4dc5c:	mov	r0, sl
   4dc60:	bl	29404 <fputs@plt+0x18294>
   4dc64:	ldr	r3, [sp, #88]	; 0x58
   4dc68:	cmp	r3, #0
   4dc6c:	beq	4dca8 <fputs@plt+0x3cb38>
   4dc70:	ldrb	r1, [r3, r5]
   4dc74:	mov	r0, r6
   4dc78:	bl	17908 <fputs@plt+0x6798>
   4dc7c:	cmp	r0, #65	; 0x41
   4dc80:	ldreq	r3, [sp, #88]	; 0x58
   4dc84:	strbeq	r0, [r3, r5]
   4dc88:	ldr	r3, [sp, #88]	; 0x58
   4dc8c:	mov	r0, r6
   4dc90:	ldrb	r1, [r3, r5]
   4dc94:	bl	173f0 <fputs@plt+0x6280>
   4dc98:	cmp	r0, #0
   4dc9c:	movne	r3, #65	; 0x41
   4dca0:	ldrne	r2, [sp, #88]	; 0x58
   4dca4:	strbne	r3, [r2, r5]
   4dca8:	add	r6, r5, #1
   4dcac:	ldr	r2, [sp, #152]	; 0x98
   4dcb0:	ldr	r3, [sp, #88]	; 0x58
   4dcb4:	sub	r2, r6, r2
   4dcb8:	mov	r1, r8
   4dcbc:	mov	r0, r4
   4dcc0:	bl	29234 <fputs@plt+0x180c4>
   4dcc4:	ldr	r3, [sp, #36]	; 0x24
   4dcc8:	ldrh	r3, [r3, #42]	; 0x2a
   4dccc:	cmp	r3, #0
   4dcd0:	beq	4dcdc <fputs@plt+0x3cb6c>
   4dcd4:	cmp	r6, r3
   4dcd8:	beq	4dd14 <fputs@plt+0x3cba4>
   4dcdc:	ldr	r2, [sp, #48]	; 0x30
   4dce0:	ldr	r3, [pc, #3732]	; 4eb7c <fputs@plt+0x3da0c>
   4dce4:	str	r6, [sp, #4]
   4dce8:	add	r3, r3, r2
   4dcec:	ldr	r2, [sp, #156]	; 0x9c
   4dcf0:	str	r8, [sp]
   4dcf4:	mov	r0, sl
   4dcf8:	add	r3, r3, r2, lsl #2
   4dcfc:	ldr	r2, [sp, #160]	; 0xa0
   4dd00:	add	r3, r3, r2, lsl #1
   4dd04:	ldr	r2, [sp, #120]	; 0x78
   4dd08:	ldrb	r1, [r3, #3920]	; 0xf50
   4dd0c:	ldr	r3, [sp, #124]	; 0x7c
   4dd10:	bl	28ff4 <fputs@plt+0x17e84>
   4dd14:	ldr	r3, [sp, #84]	; 0x54
   4dd18:	cmp	r3, #0
   4dd1c:	beq	4e130 <fputs@plt+0x3cfc0>
   4dd20:	ldr	r3, [r3]
   4dd24:	add	r6, r5, r8
   4dd28:	mov	r2, #1
   4dd2c:	ldr	r7, [r3, #16]
   4dd30:	mov	r1, r6
   4dd34:	mov	r0, r4
   4dd38:	bl	1e964 <fputs@plt+0xd7f4>
   4dd3c:	mov	r2, r6
   4dd40:	mov	r1, r7
   4dd44:	mov	r0, r4
   4dd48:	bl	51ca8 <fputs@plt+0x40b38>
   4dd4c:	ldr	r3, [sp, #84]	; 0x54
   4dd50:	ldrh	r3, [r3, #20]
   4dd54:	tst	r3, #256	; 0x100
   4dd58:	beq	4dd78 <fputs@plt+0x3cc08>
   4dd5c:	mvn	r1, #0
   4dd60:	mov	r0, sl
   4dd64:	bl	16e74 <fputs@plt+0x5d04>
   4dd68:	ldr	r3, [r9, #-88]	; 0xffffffa8
   4dd6c:	str	r3, [r0, #12]
   4dd70:	mov	r3, #1
   4dd74:	strb	r3, [r0, #3]
   4dd78:	mov	r0, r7
   4dd7c:	bl	17368 <fputs@plt+0x61f8>
   4dd80:	cmp	r0, #0
   4dd84:	beq	4dd9c <fputs@plt+0x3cc2c>
   4dd88:	ldr	r3, [sp, #124]	; 0x7c
   4dd8c:	mov	r2, r6
   4dd90:	mov	r1, #76	; 0x4c
   4dd94:	mov	r0, sl
   4dd98:	bl	29404 <fputs@plt+0x18294>
   4dd9c:	ldrb	r1, [sp, #192]	; 0xc0
   4dda0:	mov	r0, r7
   4dda4:	bl	17908 <fputs@plt+0x6798>
   4dda8:	cmp	r0, #65	; 0x41
   4ddac:	beq	4ddd8 <fputs@plt+0x3cc68>
   4ddb0:	ldrb	r1, [sp, #192]	; 0xc0
   4ddb4:	mov	r0, r7
   4ddb8:	bl	173f0 <fputs@plt+0x6280>
   4ddbc:	cmp	r0, #0
   4ddc0:	bne	4ddd8 <fputs@plt+0x3cc68>
   4ddc4:	add	r3, sp, #192	; 0xc0
   4ddc8:	mov	r2, #1
   4ddcc:	mov	r1, r6
   4ddd0:	mov	r0, r4
   4ddd4:	bl	29234 <fputs@plt+0x180c4>
   4ddd8:	add	r3, r5, #1
   4dddc:	str	r3, [sp, #148]	; 0x94
   4dde0:	ldr	r1, [sp, #88]	; 0x58
   4dde4:	ldr	r0, [sp, #72]	; 0x48
   4dde8:	bl	1e0ec <fputs@plt+0xcf7c>
   4ddec:	ldr	r3, [sl, #32]
   4ddf0:	str	r3, [r9, #-72]	; 0xffffffb8
   4ddf4:	ldr	r3, [sp, #148]	; 0x94
   4ddf8:	cmp	r3, #0
   4ddfc:	beq	4de34 <fputs@plt+0x3ccc4>
   4de00:	ldr	r2, [sp, #48]	; 0x30
   4de04:	ldr	r3, [pc, #3440]	; 4eb7c <fputs@plt+0x3da0c>
   4de08:	str	r8, [sp]
   4de0c:	add	r3, r3, r2, lsl #1
   4de10:	ldr	r2, [sp, #164]	; 0xa4
   4de14:	mov	r0, sl
   4de18:	add	r3, r3, r2
   4de1c:	ldr	r2, [sp, #120]	; 0x78
   4de20:	ldrb	r1, [r3, #3928]	; 0xf58
   4de24:	ldr	r3, [sp, #148]	; 0x94
   4de28:	str	r3, [sp, #4]
   4de2c:	ldr	r3, [sp, #124]	; 0x7c
   4de30:	bl	28ff4 <fputs@plt+0x17e84>
   4de34:	ldr	r1, [sp, #56]	; 0x38
   4de38:	ldr	r0, [sp, #96]	; 0x60
   4de3c:	bl	18314 <fputs@plt+0x71a4>
   4de40:	ldr	r1, [sp, #84]	; 0x54
   4de44:	ldr	r0, [sp, #96]	; 0x60
   4de48:	bl	18314 <fputs@plt+0x71a4>
   4de4c:	ldr	r3, [sp, #136]	; 0x88
   4de50:	cmp	r3, #0
   4de54:	bne	4dec4 <fputs@plt+0x3cd54>
   4de58:	ldr	r3, [sp, #80]	; 0x50
   4de5c:	ldr	r3, [r3, #12]
   4de60:	ldrb	r2, [r3, #42]	; 0x2a
   4de64:	tst	r2, #32
   4de68:	bne	4e238 <fputs@plt+0x3d0c8>
   4de6c:	ldrb	r3, [fp, #40]	; 0x28
   4de70:	cmp	r3, #0
   4de74:	beq	4e164 <fputs@plt+0x3cff4>
   4de78:	ldr	r5, [r4, #76]	; 0x4c
   4de7c:	ldr	r2, [sp, #120]	; 0x78
   4de80:	add	r5, r5, #1
   4de84:	mov	r3, r5
   4de88:	mov	r1, #113	; 0x71
   4de8c:	str	r5, [r4, #76]	; 0x4c
   4de90:	mov	r0, sl
   4de94:	bl	29404 <fputs@plt+0x18294>
   4de98:	mov	r3, r5
   4de9c:	mvn	r2, #0
   4dea0:	ldr	r1, [sp, #32]
   4dea4:	mov	r0, r4
   4dea8:	bl	1c830 <fputs@plt+0xb6c0>
   4deac:	str	r5, [sp]
   4deb0:	ldr	r3, [sp, #136]	; 0x88
   4deb4:	ldr	r2, [sp, #32]
   4deb8:	mov	r1, #70	; 0x46
   4debc:	mov	r0, sl
   4dec0:	bl	28f0c <fputs@plt+0x17d9c>
   4dec4:	ldr	r3, [sp, #36]	; 0x24
   4dec8:	ldr	r3, [r3, #36]	; 0x24
   4decc:	tst	r3, #4096	; 0x1000
   4ded0:	mvnne	r2, #95	; 0x5f
   4ded4:	bne	4dee8 <fputs@plt+0x3cd78>
   4ded8:	ldr	r2, [sp, #48]	; 0x30
   4dedc:	cmp	r2, #0
   4dee0:	movne	r2, #6
   4dee4:	moveq	r2, #7
   4dee8:	strb	r2, [r9, #-79]	; 0xffffffb1
   4deec:	ldr	r2, [sp, #120]	; 0x78
   4def0:	tst	r3, #15
   4def4:	str	r2, [r9, #-76]	; 0xffffffb4
   4def8:	lsr	r2, r3, #16
   4defc:	and	r2, r2, #1
   4df00:	strb	r2, [r9, #-78]	; 0xffffffb2
   4df04:	bne	4d640 <fputs@plt+0x3c4d0>
   4df08:	mov	r3, #1
   4df0c:	strb	r3, [r9, #-77]	; 0xffffffb3
   4df10:	b	4d640 <fputs@plt+0x3c4d0>
   4df14:	mov	r3, #1
   4df18:	b	4da98 <fputs@plt+0x3c928>
   4df1c:	ldr	r2, [sp, #108]	; 0x6c
   4df20:	str	r2, [sp, #152]	; 0x98
   4df24:	b	4daf8 <fputs@plt+0x3c988>
   4df28:	ldr	r3, [r9, #-116]	; 0xffffff8c
   4df2c:	ldr	r0, [sp, #124]	; 0x7c
   4df30:	mov	r2, r3
   4df34:	str	r3, [sp, #160]	; 0xa0
   4df38:	ldr	r3, [sp, #48]	; 0x30
   4df3c:	cmp	r3, #0
   4df40:	moveq	r1, #108	; 0x6c
   4df44:	movne	r1, #105	; 0x69
   4df48:	bl	293a0 <fputs@plt+0x18230>
   4df4c:	mov	r1, #13
   4df50:	ldr	r0, [sp, #124]	; 0x7c
   4df54:	bl	28f80 <fputs@plt+0x17e10>
   4df58:	ldr	r1, [sp, #48]	; 0x30
   4df5c:	mov	r3, #0
   4df60:	cmp	r1, r3
   4df64:	moveq	r1, #66	; 0x42
   4df68:	movne	r1, #63	; 0x3f
   4df6c:	ldr	r2, [sp, #160]	; 0xa0
   4df70:	str	r6, [sp, #4]
   4df74:	str	r8, [sp]
   4df78:	mov	r7, r0
   4df7c:	ldr	r0, [sp, #124]	; 0x7c
   4df80:	bl	28ff4 <fputs@plt+0x17e84>
   4df84:	mov	r1, r7
   4df88:	str	r0, [r9, #-104]	; 0xffffff98
   4df8c:	ldr	r0, [sp, #124]	; 0x7c
   4df90:	bl	1e06c <fputs@plt+0xcefc>
   4df94:	ldr	r7, [sp, #24]
   4df98:	str	r8, [sp, #164]	; 0xa4
   4df9c:	ldr	r3, [sp, #164]	; 0xa4
   4dfa0:	ldr	r2, [sp, #160]	; 0xa0
   4dfa4:	add	r3, r3, r7
   4dfa8:	str	r3, [sp]
   4dfac:	mov	r1, #47	; 0x2f
   4dfb0:	mov	r3, r7
   4dfb4:	ldr	r0, [sp, #124]	; 0x7c
   4dfb8:	add	r7, r7, #1
   4dfbc:	bl	28f0c <fputs@plt+0x17d9c>
   4dfc0:	cmp	r6, r7
   4dfc4:	bgt	4df9c <fputs@plt+0x3ce2c>
   4dfc8:	b	4db58 <fputs@plt+0x3c9e8>
   4dfcc:	ldr	r3, [sp, #156]	; 0x9c
   4dfd0:	ldr	r2, [sp, #168]	; 0xa8
   4dfd4:	mov	r0, r4
   4dfd8:	ldr	r3, [r3, #48]	; 0x30
   4dfdc:	ldr	r3, [r3, r2]
   4dfe0:	ldr	r2, [sp, #96]	; 0x60
   4dfe4:	str	r3, [sp, #160]	; 0xa0
   4dfe8:	add	r3, r6, r8
   4dfec:	str	r3, [sp, #164]	; 0xa4
   4dff0:	str	r3, [sp, #4]
   4dff4:	ldr	r3, [sp, #48]	; 0x30
   4dff8:	ldr	r1, [sp, #160]	; 0xa0
   4dffc:	str	r3, [sp]
   4e000:	mov	r3, r6
   4e004:	bl	4bbb4 <fputs@plt+0x3aa44>
   4e008:	add	r3, r6, r8
   4e00c:	cmp	r3, r0
   4e010:	mov	r2, r0
   4e014:	beq	4e03c <fputs@plt+0x3cecc>
   4e018:	ldr	r3, [sp, #176]	; 0xb0
   4e01c:	cmp	r3, #1
   4e020:	bne	4e0e0 <fputs@plt+0x3cf70>
   4e024:	str	r0, [sp, #164]	; 0xa4
   4e028:	mov	r1, r8
   4e02c:	mov	r0, r4
   4e030:	bl	1c98c <fputs@plt+0xb81c>
   4e034:	ldr	r2, [sp, #164]	; 0xa4
   4e038:	mov	r8, r2
   4e03c:	ldr	r3, [sp, #160]	; 0xa0
   4e040:	ldr	r2, [pc, #2872]	; 4eb80 <fputs@plt+0x3da10>
   4e044:	ldrh	r3, [r3, #18]
   4e048:	tst	r3, r2
   4e04c:	bne	4e0cc <fputs@plt+0x3cf5c>
   4e050:	ldr	r3, [sp, #160]	; 0xa0
   4e054:	ldr	r3, [r3]
   4e058:	ldr	r3, [r3, #16]
   4e05c:	str	r3, [sp, #164]	; 0xa4
   4e060:	ldr	r3, [sp, #160]	; 0xa0
   4e064:	ldrh	r3, [r3, #20]
   4e068:	tst	r3, #2048	; 0x800
   4e06c:	bne	4e094 <fputs@plt+0x3cf24>
   4e070:	ldr	r0, [sp, #164]	; 0xa4
   4e074:	bl	17368 <fputs@plt+0x61f8>
   4e078:	cmp	r0, #0
   4e07c:	beq	4e094 <fputs@plt+0x3cf24>
   4e080:	ldr	r3, [r9, #-112]	; 0xffffff90
   4e084:	add	r2, r6, r8
   4e088:	mov	r1, #76	; 0x4c
   4e08c:	ldr	r0, [sp, #124]	; 0x7c
   4e090:	bl	29404 <fputs@plt+0x18294>
   4e094:	ldr	r3, [sp, #88]	; 0x58
   4e098:	cmp	r3, #0
   4e09c:	beq	4e0cc <fputs@plt+0x3cf5c>
   4e0a0:	ldrb	r1, [r7]
   4e0a4:	ldr	r0, [sp, #164]	; 0xa4
   4e0a8:	bl	17908 <fputs@plt+0x6798>
   4e0ac:	cmp	r0, #65	; 0x41
   4e0b0:	strbeq	r0, [r7]
   4e0b4:	ldr	r0, [sp, #164]	; 0xa4
   4e0b8:	ldrb	r1, [r7]
   4e0bc:	bl	173f0 <fputs@plt+0x6280>
   4e0c0:	cmp	r0, #0
   4e0c4:	movne	r3, #65	; 0x41
   4e0c8:	strbne	r3, [r7]
   4e0cc:	ldr	r3, [sp, #168]	; 0xa8
   4e0d0:	add	r6, r6, #1
   4e0d4:	add	r7, r7, #1
   4e0d8:	add	r3, r3, #4
   4e0dc:	b	4db64 <fputs@plt+0x3c9f4>
   4e0e0:	add	r3, r6, r8
   4e0e4:	mov	r1, #31
   4e0e8:	ldr	r0, [sp, #124]	; 0x7c
   4e0ec:	bl	29404 <fputs@plt+0x18294>
   4e0f0:	b	4e03c <fputs@plt+0x3cecc>
   4e0f4:	ldr	r3, [sp, #152]	; 0x98
   4e0f8:	cmp	r3, #0
   4e0fc:	moveq	r6, r5
   4e100:	beq	4dcac <fputs@plt+0x3cb3c>
   4e104:	add	r3, r5, r8
   4e108:	ldr	r2, [sp, #56]	; 0x38
   4e10c:	mov	r1, #25
   4e110:	mov	r0, sl
   4e114:	bl	29404 <fputs@plt+0x18294>
   4e118:	ldr	r3, [sp, #24]
   4e11c:	add	r6, r5, #1
   4e120:	str	r3, [sp, #160]	; 0xa0
   4e124:	mov	r3, #1
   4e128:	str	r3, [sp, #156]	; 0x9c
   4e12c:	b	4dcac <fputs@plt+0x3cb3c>
   4e130:	ldr	r3, [sp, #112]	; 0x70
   4e134:	cmp	r3, #0
   4e138:	beq	4dde0 <fputs@plt+0x3cc70>
   4e13c:	add	r3, r5, r8
   4e140:	ldr	r2, [sp, #84]	; 0x54
   4e144:	mov	r1, #25
   4e148:	mov	r0, sl
   4e14c:	bl	29404 <fputs@plt+0x18294>
   4e150:	add	r3, r5, #1
   4e154:	str	r3, [sp, #148]	; 0x94
   4e158:	ldr	r3, [sp, #24]
   4e15c:	str	r3, [sp, #164]	; 0xa4
   4e160:	b	4dde0 <fputs@plt+0x3cc70>
   4e164:	ldr	r5, [fp]
   4e168:	ldr	r3, [sp, #32]
   4e16c:	ldr	r2, [sp, #120]	; 0x78
   4e170:	ldr	r6, [r5, #8]
   4e174:	mov	r1, #112	; 0x70
   4e178:	str	r3, [sp]
   4e17c:	mov	r0, r6
   4e180:	ldr	r3, [sp, #136]	; 0x88
   4e184:	bl	28f0c <fputs@plt+0x17d9c>
   4e188:	ldrh	r3, [fp, #36]	; 0x24
   4e18c:	tst	r3, #32
   4e190:	beq	4dec4 <fputs@plt+0x3cd54>
   4e194:	ldr	r3, [r5, #416]	; 0x1a0
   4e198:	cmp	r3, #0
   4e19c:	moveq	r3, r5
   4e1a0:	ldr	r3, [r3, #336]	; 0x150
   4e1a4:	cmp	r3, #0
   4e1a8:	bne	4dec4 <fputs@plt+0x3cd54>
   4e1ac:	ldr	r3, [sp, #80]	; 0x50
   4e1b0:	ldr	r0, [r5]
   4e1b4:	ldr	r7, [r3, #12]
   4e1b8:	mov	r3, #0
   4e1bc:	ldrsh	r2, [r7, #34]	; 0x22
   4e1c0:	add	r2, r2, #1
   4e1c4:	lsl	r2, r2, #2
   4e1c8:	bl	205a0 <fputs@plt+0xf430>
   4e1cc:	subs	r2, r0, #0
   4e1d0:	beq	4dec4 <fputs@plt+0x3cd54>
   4e1d4:	ldrsh	r3, [r7, #34]	; 0x22
   4e1d8:	str	r3, [r2]
   4e1dc:	ldr	r3, [sp, #80]	; 0x50
   4e1e0:	ldrh	r1, [r3, #52]	; 0x34
   4e1e4:	sub	r1, r1, #1
   4e1e8:	ldr	r3, [sp, #100]	; 0x64
   4e1ec:	cmp	r3, r1
   4e1f0:	blt	4e208 <fputs@plt+0x3d098>
   4e1f4:	mvn	r3, #14
   4e1f8:	mvn	r1, #0
   4e1fc:	mov	r0, r6
   4e200:	bl	25510 <fputs@plt+0x143a0>
   4e204:	b	4dec4 <fputs@plt+0x3cd54>
   4e208:	ldr	r3, [sp, #80]	; 0x50
   4e20c:	ldr	r0, [r3, #4]
   4e210:	ldr	r3, [sp, #100]	; 0x64
   4e214:	lsl	r3, r3, #1
   4e218:	ldrsh	r3, [r0, r3]
   4e21c:	ldr	r0, [sp, #100]	; 0x64
   4e220:	cmp	r3, #0
   4e224:	addge	r3, r3, #1
   4e228:	add	r0, r0, #1
   4e22c:	strge	r0, [r2, r3, lsl #2]
   4e230:	str	r0, [sp, #100]	; 0x64
   4e234:	b	4e1e8 <fputs@plt+0x3d078>
   4e238:	ldr	r2, [sp, #32]
   4e23c:	ldr	r1, [sp, #120]	; 0x78
   4e240:	cmp	r2, r1
   4e244:	beq	4dec4 <fputs@plt+0x3cd54>
   4e248:	ldr	r0, [r3, #8]
   4e24c:	bl	1c9e4 <fputs@plt+0xb874>
   4e250:	mov	r7, #47	; 0x2f
   4e254:	ldrh	r1, [r0, #50]	; 0x32
   4e258:	mov	r5, r0
   4e25c:	mov	r0, r4
   4e260:	bl	174c8 <fputs@plt+0x6358>
   4e264:	mov	r6, r0
   4e268:	ldrh	r3, [r5, #50]	; 0x32
   4e26c:	ldr	r2, [sp, #100]	; 0x64
   4e270:	cmp	r2, r3
   4e274:	blt	4e298 <fputs@plt+0x3d128>
   4e278:	str	r3, [sp, #4]
   4e27c:	str	r6, [sp]
   4e280:	ldr	r3, [sp, #140]	; 0x8c
   4e284:	ldr	r2, [sp, #32]
   4e288:	mov	r1, #68	; 0x44
   4e28c:	mov	r0, sl
   4e290:	bl	28ff4 <fputs@plt+0x17e84>
   4e294:	b	4dec4 <fputs@plt+0x3cd54>
   4e298:	ldr	r3, [sp, #100]	; 0x64
   4e29c:	ldr	r2, [r5, #4]
   4e2a0:	ldr	r0, [sp, #80]	; 0x50
   4e2a4:	lsl	r3, r3, #1
   4e2a8:	ldrsh	r1, [r2, r3]
   4e2ac:	bl	1764c <fputs@plt+0x64dc>
   4e2b0:	ldr	r3, [sp, #100]	; 0x64
   4e2b4:	ldr	r2, [sp, #120]	; 0x78
   4e2b8:	add	r3, r6, r3
   4e2bc:	str	r3, [sp]
   4e2c0:	mov	r1, r7
   4e2c4:	mov	r3, r0
   4e2c8:	mov	r0, sl
   4e2cc:	bl	28f0c <fputs@plt+0x17d9c>
   4e2d0:	ldr	r3, [sp, #100]	; 0x64
   4e2d4:	add	r3, r3, #1
   4e2d8:	str	r3, [sp, #100]	; 0x64
   4e2dc:	b	4e268 <fputs@plt+0x3d0f8>
   4e2e0:	tst	r2, #8192	; 0x2000
   4e2e4:	beq	4e91c <fputs@plt+0x3d7ac>
   4e2e8:	ldr	r3, [r4, #72]	; 0x48
   4e2ec:	ldr	r0, [sl, #24]
   4e2f0:	str	r3, [sp, #136]	; 0x88
   4e2f4:	add	r3, r3, #1
   4e2f8:	str	r3, [r4, #72]	; 0x48
   4e2fc:	ldr	r3, [r4, #76]	; 0x4c
   4e300:	mov	r5, #72	; 0x48
   4e304:	add	r3, r3, #1
   4e308:	str	r3, [r4, #76]	; 0x4c
   4e30c:	str	r3, [sp, #100]	; 0x64
   4e310:	bl	28e04 <fputs@plt+0x17c94>
   4e314:	mla	r3, r5, r6, r7
   4e318:	ldr	r3, [r3, #24]
   4e31c:	str	r3, [sp, #48]	; 0x30
   4e320:	ldr	r3, [sp, #36]	; 0x24
   4e324:	ldr	r3, [r3, #48]	; 0x30
   4e328:	ldr	r3, [r3]
   4e32c:	str	r3, [sp, #148]	; 0x94
   4e330:	ldr	r3, [r3, #12]
   4e334:	str	r3, [sp, #152]	; 0x98
   4e338:	mov	r3, #15
   4e33c:	strb	r3, [r9, #-79]	; 0xffffffb1
   4e340:	ldr	r3, [sp, #100]	; 0x64
   4e344:	str	r3, [r9, #-76]	; 0xffffffb4
   4e348:	ldrb	r8, [fp, #43]	; 0x2b
   4e34c:	cmp	r8, #1
   4e350:	str	r0, [sp, #160]	; 0xa0
   4e354:	bls	4e4b0 <fputs@plt+0x3d340>
   4e358:	ldr	r3, [sp, #116]	; 0x74
   4e35c:	ldr	r0, [sp, #72]	; 0x48
   4e360:	sub	r8, r8, r3
   4e364:	sub	r3, r8, #1
   4e368:	str	r3, [sp, #36]	; 0x24
   4e36c:	mul	r2, r5, r3
   4e370:	mov	r3, #0
   4e374:	add	r2, r2, #80	; 0x50
   4e378:	bl	204f8 <fputs@plt+0xf388>
   4e37c:	subs	r3, r0, #0
   4e380:	str	r3, [sp, #56]	; 0x38
   4e384:	beq	4d67c <fputs@plt+0x3c50c>
   4e388:	mla	r1, r5, r6, r7
   4e38c:	mov	r0, r3
   4e390:	uxtb	r8, r8
   4e394:	str	r8, [r3, #4]
   4e398:	mov	r2, r5
   4e39c:	str	r8, [r0], #8
   4e3a0:	add	r1, r1, #8
   4e3a4:	bl	10fe4 <memcpy@plt>
   4e3a8:	ldr	r8, [fp, #4]
   4e3ac:	ldr	r3, [sp, #56]	; 0x38
   4e3b0:	add	r8, r8, #8
   4e3b4:	add	r3, r3, #80	; 0x50
   4e3b8:	mov	r7, r9
   4e3bc:	mov	r6, #1
   4e3c0:	ldr	r2, [sp, #36]	; 0x24
   4e3c4:	add	r7, r7, #80	; 0x50
   4e3c8:	cmp	r2, r6
   4e3cc:	bge	4e48c <fputs@plt+0x3d31c>
   4e3d0:	ldrh	r3, [fp, #36]	; 0x24
   4e3d4:	tst	r3, #8
   4e3d8:	ldrne	r3, [sp, #24]
   4e3dc:	strne	r3, [sp, #84]	; 0x54
   4e3e0:	strne	r3, [sp, #36]	; 0x24
   4e3e4:	bne	4e424 <fputs@plt+0x3d2b4>
   4e3e8:	ldr	r3, [sp, #48]	; 0x30
   4e3ec:	ldrb	r2, [r3, #42]	; 0x2a
   4e3f0:	ands	r2, r2, #32
   4e3f4:	bne	4e4bc <fputs@plt+0x3d34c>
   4e3f8:	ldr	r3, [r4, #76]	; 0x4c
   4e3fc:	mov	r1, #25
   4e400:	add	r3, r3, #1
   4e404:	str	r3, [r4, #76]	; 0x4c
   4e408:	mov	r0, sl
   4e40c:	str	r3, [sp, #36]	; 0x24
   4e410:	bl	29404 <fputs@plt+0x18294>
   4e414:	ldr	r3, [r4, #76]	; 0x4c
   4e418:	add	r3, r3, #1
   4e41c:	str	r3, [sp, #84]	; 0x54
   4e420:	str	r3, [r4, #76]	; 0x4c
   4e424:	ldr	r3, [sp, #100]	; 0x64
   4e428:	mov	r2, #0
   4e42c:	mov	r1, #22
   4e430:	mov	r0, sl
   4e434:	bl	29404 <fputs@plt+0x18294>
   4e438:	ldr	r3, [fp, #340]	; 0x154
   4e43c:	cmp	r3, #1
   4e440:	str	r0, [sp, #172]	; 0xac
   4e444:	ble	4e500 <fputs@plt+0x3d390>
   4e448:	ldr	r6, [sp, #24]
   4e44c:	ldr	r8, [pc, #1840]	; 4eb84 <fputs@plt+0x3da14>
   4e450:	mov	r5, #0
   4e454:	mov	r7, #48	; 0x30
   4e458:	ldr	r3, [fp, #340]	; 0x154
   4e45c:	cmp	r6, r3
   4e460:	blt	4e5c0 <fputs@plt+0x3d450>
   4e464:	cmp	r5, #0
   4e468:	beq	4e500 <fputs@plt+0x3d390>
   4e46c:	mov	r2, #0
   4e470:	str	r2, [sp]
   4e474:	mov	r3, r5
   4e478:	mov	r1, #328	; 0x148
   4e47c:	mov	r0, r4
   4e480:	bl	32074 <fputs@plt+0x20f04>
   4e484:	mov	r7, r0
   4e488:	b	4e504 <fputs@plt+0x3d394>
   4e48c:	ldrb	r1, [r7, #-80]	; 0xffffffb0
   4e490:	mov	r0, r3
   4e494:	mov	r2, r5
   4e498:	add	r6, r6, #1
   4e49c:	add	r1, r1, r1, lsl #3
   4e4a0:	add	r1, r8, r1, lsl #3
   4e4a4:	bl	10fe4 <memcpy@plt>
   4e4a8:	add	r3, r0, #72	; 0x48
   4e4ac:	b	4e3c0 <fputs@plt+0x3d250>
   4e4b0:	ldr	r3, [fp, #4]
   4e4b4:	str	r3, [sp, #56]	; 0x38
   4e4b8:	b	4e3d0 <fputs@plt+0x3d260>
   4e4bc:	ldr	r3, [sp, #48]	; 0x30
   4e4c0:	ldr	r0, [r3, #8]
   4e4c4:	bl	1c9e4 <fputs@plt+0xb874>
   4e4c8:	ldr	r3, [r4, #72]	; 0x48
   4e4cc:	mov	r1, #57	; 0x39
   4e4d0:	str	r3, [sp, #36]	; 0x24
   4e4d4:	add	r3, r3, #1
   4e4d8:	str	r3, [r4, #72]	; 0x48
   4e4dc:	ldr	r2, [sp, #36]	; 0x24
   4e4e0:	mov	r5, r0
   4e4e4:	ldrh	r3, [r0, #50]	; 0x32
   4e4e8:	mov	r0, sl
   4e4ec:	bl	29404 <fputs@plt+0x18294>
   4e4f0:	mov	r1, r5
   4e4f4:	mov	r0, r4
   4e4f8:	bl	33a40 <fputs@plt+0x228d0>
   4e4fc:	b	4e414 <fputs@plt+0x3d2a4>
   4e500:	mov	r7, #0
   4e504:	ldr	r3, [sp, #24]
   4e508:	mov	r6, #0
   4e50c:	mov	r5, r6
   4e510:	str	r3, [sp, #80]	; 0x50
   4e514:	str	r3, [sp, #156]	; 0x9c
   4e518:	mov	r3, #240	; 0xf0
   4e51c:	str	r3, [sp, #164]	; 0xa4
   4e520:	ldr	r3, [sp, #152]	; 0x98
   4e524:	ldr	r2, [sp, #80]	; 0x50
   4e528:	ldr	r3, [r3, #12]
   4e52c:	cmp	r2, r3
   4e530:	blt	4e628 <fputs@plt+0x3d4b8>
   4e534:	cmp	r6, #0
   4e538:	str	r6, [r9, #-68]	; 0xffffffbc
   4e53c:	ldrne	r3, [sp, #136]	; 0x88
   4e540:	strne	r3, [r9, #-116]	; 0xffffff8c
   4e544:	cmp	r7, #0
   4e548:	beq	4e560 <fputs@plt+0x3d3f0>
   4e54c:	mov	r3, #0
   4e550:	str	r3, [r7, #12]
   4e554:	mov	r1, r7
   4e558:	ldr	r0, [sp, #72]	; 0x48
   4e55c:	bl	1eff8 <fputs@plt+0xde88>
   4e560:	ldr	r1, [sp, #172]	; 0xac
   4e564:	mov	r0, sl
   4e568:	ldr	r2, [sl, #32]
   4e56c:	bl	16e74 <fputs@plt+0x5d04>
   4e570:	ldr	r1, [r9, #-112]	; 0xffffff90
   4e574:	str	r2, [r0, #4]
   4e578:	mov	r0, sl
   4e57c:	bl	2956c <fputs@plt+0x183fc>
   4e580:	ldr	r1, [sp, #160]	; 0xa0
   4e584:	mov	r0, sl
   4e588:	bl	16e4c <fputs@plt+0x5cdc>
   4e58c:	ldrb	r3, [fp, #43]	; 0x2b
   4e590:	cmp	r3, #1
   4e594:	bls	4e5a4 <fputs@plt+0x3d434>
   4e598:	ldr	r1, [sp, #56]	; 0x38
   4e59c:	ldr	r0, [sp, #72]	; 0x48
   4e5a0:	bl	1e0ec <fputs@plt+0xcf7c>
   4e5a4:	ldr	r3, [sp, #156]	; 0x9c
   4e5a8:	cmp	r3, #0
   4e5ac:	bne	4d640 <fputs@plt+0x3c4d0>
   4e5b0:	ldr	r1, [sp, #148]	; 0x94
   4e5b4:	ldr	r0, [sp, #96]	; 0x60
   4e5b8:	bl	18314 <fputs@plt+0x71a4>
   4e5bc:	b	4d640 <fputs@plt+0x3c4d0>
   4e5c0:	mul	r3, r7, r6
   4e5c4:	ldr	r1, [fp, #348]	; 0x15c
   4e5c8:	add	r2, r1, r3
   4e5cc:	ldr	r1, [r1, r3]
   4e5d0:	ldr	r3, [sp, #148]	; 0x94
   4e5d4:	cmp	r3, r2
   4e5d8:	beq	4e620 <fputs@plt+0x3d4b0>
   4e5dc:	ldr	r3, [r1, #4]
   4e5e0:	tst	r3, #1
   4e5e4:	bne	4e620 <fputs@plt+0x3d4b0>
   4e5e8:	ldrh	r3, [r2, #20]
   4e5ec:	tst	r3, #6
   4e5f0:	bne	4e620 <fputs@plt+0x3d4b0>
   4e5f4:	ldrh	r3, [r2, #18]
   4e5f8:	tst	r3, r8
   4e5fc:	beq	4e620 <fputs@plt+0x3d4b0>
   4e600:	mov	r2, #0
   4e604:	ldr	r0, [sp, #72]	; 0x48
   4e608:	bl	22a08 <fputs@plt+0x11898>
   4e60c:	mov	r1, r5
   4e610:	mov	r2, r0
   4e614:	ldr	r0, [sp, #72]	; 0x48
   4e618:	bl	1fcb8 <fputs@plt+0xeb48>
   4e61c:	mov	r5, r0
   4e620:	add	r6, r6, #1
   4e624:	b	4e458 <fputs@plt+0x3d2e8>
   4e628:	ldr	r2, [sp, #80]	; 0x50
   4e62c:	mov	r3, #48	; 0x30
   4e630:	ldr	ip, [sp, #32]
   4e634:	mul	r3, r3, r2
   4e638:	ldr	r2, [sp, #152]	; 0x98
   4e63c:	ldr	r2, [r2, #20]
   4e640:	add	r1, r2, r3
   4e644:	ldr	r0, [r1, #8]
   4e648:	cmp	ip, r0
   4e64c:	beq	4e65c <fputs@plt+0x3d4ec>
   4e650:	ldrh	r1, [r1, #18]
   4e654:	tst	r1, #1024	; 0x400
   4e658:	beq	4e7f0 <fputs@plt+0x3d680>
   4e65c:	cmp	r7, #0
   4e660:	ldr	r2, [r2, r3]
   4e664:	beq	4e678 <fputs@plt+0x3d508>
   4e668:	ldr	r3, [r2, #4]
   4e66c:	tst	r3, #1
   4e670:	streq	r2, [r7, #12]
   4e674:	moveq	r2, r7
   4e678:	ldr	r3, [sp, #136]	; 0x88
   4e67c:	str	r5, [sp]
   4e680:	str	r3, [sp, #8]
   4e684:	ldr	r3, [sp, #164]	; 0xa4
   4e688:	ldr	r1, [sp, #56]	; 0x38
   4e68c:	str	r3, [sp, #4]
   4e690:	mov	r0, r4
   4e694:	mov	r3, #0
   4e698:	bl	4bd78 <fputs@plt+0x3ac08>
   4e69c:	subs	r3, r0, #0
   4e6a0:	str	r3, [sp, #112]	; 0x70
   4e6a4:	beq	4e7f0 <fputs@plt+0x3d680>
   4e6a8:	ldrb	r1, [r4, #453]	; 0x1c5
   4e6ac:	add	r2, r3, #736	; 0x2e0
   4e6b0:	ldrb	r3, [r9, #-80]	; 0xffffffb0
   4e6b4:	cmp	r1, #2
   4e6b8:	bne	4e6d0 <fputs@plt+0x3d560>
   4e6bc:	stm	sp, {r3, r5}
   4e6c0:	ldr	r1, [sp, #56]	; 0x38
   4e6c4:	ldr	r3, [sp, #116]	; 0x74
   4e6c8:	mov	r0, r4
   4e6cc:	bl	39fc8 <fputs@plt+0x28e58>
   4e6d0:	ldrh	r3, [fp, #36]	; 0x24
   4e6d4:	tst	r3, #8
   4e6d8:	ldrne	r8, [sp, #24]
   4e6dc:	bne	4e750 <fputs@plt+0x3d5e0>
   4e6e0:	ldr	r3, [sp, #152]	; 0x98
   4e6e4:	ldr	r2, [sp, #80]	; 0x50
   4e6e8:	ldr	r3, [r3, #12]
   4e6ec:	sub	r3, r3, #1
   4e6f0:	cmp	r2, r3
   4e6f4:	mov	r3, r2
   4e6f8:	mvneq	r3, #0
   4e6fc:	str	r3, [sp, #120]	; 0x78
   4e700:	ldr	r3, [sp, #48]	; 0x30
   4e704:	ldrb	r3, [r3, #42]	; 0x2a
   4e708:	ands	r3, r3, #32
   4e70c:	bne	4e800 <fputs@plt+0x3d690>
   4e710:	str	r3, [sp, #4]
   4e714:	ldr	r3, [sp, #84]	; 0x54
   4e718:	mvn	r2, #0
   4e71c:	str	r3, [sp]
   4e720:	ldr	r1, [sp, #48]	; 0x30
   4e724:	ldr	r3, [sp, #32]
   4e728:	mov	r0, r4
   4e72c:	bl	39aec <fputs@plt+0x2897c>
   4e730:	ldr	r3, [sp, #120]	; 0x78
   4e734:	ldr	r2, [sp, #36]	; 0x24
   4e738:	mov	r1, #131	; 0x83
   4e73c:	stm	sp, {r0, r3}
   4e740:	mov	r3, r5
   4e744:	mov	r0, sl
   4e748:	bl	28ff4 <fputs@plt+0x17e84>
   4e74c:	mov	r8, r0
   4e750:	ldr	r3, [sp, #160]	; 0xa0
   4e754:	ldr	r2, [sp, #100]	; 0x64
   4e758:	mov	r1, #14
   4e75c:	mov	r0, sl
   4e760:	bl	29404 <fputs@plt+0x18294>
   4e764:	cmp	r8, #0
   4e768:	beq	4e778 <fputs@plt+0x3d608>
   4e76c:	mov	r1, r8
   4e770:	mov	r0, sl
   4e774:	bl	1e06c <fputs@plt+0xcefc>
   4e778:	ldr	r3, [sp, #112]	; 0x70
   4e77c:	ldr	r2, [sp, #156]	; 0x9c
   4e780:	ldrb	r3, [r3, #41]	; 0x29
   4e784:	cmp	r3, #0
   4e788:	ldr	r3, [sp, #112]	; 0x70
   4e78c:	movne	r2, #1
   4e790:	str	r2, [sp, #156]	; 0x9c
   4e794:	ldr	r3, [r3, #800]	; 0x320
   4e798:	ldr	r2, [r3, #36]	; 0x24
   4e79c:	tst	r2, #512	; 0x200
   4e7a0:	beq	4e914 <fputs@plt+0x3d7a4>
   4e7a4:	ldr	r2, [sp, #80]	; 0x50
   4e7a8:	cmp	r2, #0
   4e7ac:	ldr	r2, [r3, #28]
   4e7b0:	beq	4e7bc <fputs@plt+0x3d64c>
   4e7b4:	cmp	r2, r6
   4e7b8:	bne	4e914 <fputs@plt+0x3d7a4>
   4e7bc:	ldr	r1, [sp, #48]	; 0x30
   4e7c0:	ldrb	r1, [r1, #42]	; 0x2a
   4e7c4:	tst	r1, #32
   4e7c8:	beq	4e7dc <fputs@plt+0x3d66c>
   4e7cc:	ldrb	r2, [r2, #55]	; 0x37
   4e7d0:	and	r2, r2, #3
   4e7d4:	cmp	r2, #2
   4e7d8:	beq	4e914 <fputs@plt+0x3d7a4>
   4e7dc:	ldr	r6, [r3, #28]
   4e7e0:	ldr	r3, [pc, #928]	; 4eb88 <fputs@plt+0x3da18>
   4e7e4:	str	r3, [sp, #164]	; 0xa4
   4e7e8:	ldr	r0, [sp, #112]	; 0x70
   4e7ec:	bl	299a0 <fputs@plt+0x18830>
   4e7f0:	ldr	r3, [sp, #80]	; 0x50
   4e7f4:	add	r3, r3, #1
   4e7f8:	str	r3, [sp, #80]	; 0x50
   4e7fc:	b	4e520 <fputs@plt+0x3d3b0>
   4e800:	ldr	r3, [sp, #48]	; 0x30
   4e804:	ldr	r0, [r3, #8]
   4e808:	bl	1c9e4 <fputs@plt+0xb874>
   4e80c:	ldrh	r3, [r0, #50]	; 0x32
   4e810:	str	r0, [sp, #168]	; 0xa8
   4e814:	mov	r0, r4
   4e818:	mov	r1, r3
   4e81c:	str	r3, [sp, #88]	; 0x58
   4e820:	bl	174c8 <fputs@plt+0x6358>
   4e824:	ldr	r8, [sp, #24]
   4e828:	str	r0, [sp, #124]	; 0x7c
   4e82c:	ldr	r3, [sp, #88]	; 0x58
   4e830:	cmp	r3, r8
   4e834:	bgt	4e890 <fputs@plt+0x3d720>
   4e838:	ldr	r3, [sp, #120]	; 0x78
   4e83c:	cmp	r3, #0
   4e840:	moveq	r8, r5
   4e844:	beq	4e8c4 <fputs@plt+0x3d754>
   4e848:	ldr	r3, [sp, #88]	; 0x58
   4e84c:	ldr	r2, [sp, #36]	; 0x24
   4e850:	str	r3, [sp, #4]
   4e854:	ldr	r3, [sp, #124]	; 0x7c
   4e858:	mov	r1, #69	; 0x45
   4e85c:	str	r3, [sp]
   4e860:	mov	r0, sl
   4e864:	mov	r3, r5
   4e868:	bl	28ff4 <fputs@plt+0x17e84>
   4e86c:	ldr	r3, [sp, #120]	; 0x78
   4e870:	cmp	r3, #0
   4e874:	mov	r8, r0
   4e878:	bge	4e8c4 <fputs@plt+0x3d754>
   4e87c:	ldr	r2, [sp, #88]	; 0x58
   4e880:	ldr	r1, [sp, #124]	; 0x7c
   4e884:	mov	r0, r4
   4e888:	bl	1e9d8 <fputs@plt+0xd868>
   4e88c:	b	4e750 <fputs@plt+0x3d5e0>
   4e890:	ldr	r3, [sp, #168]	; 0xa8
   4e894:	ldr	r1, [sp, #48]	; 0x30
   4e898:	mov	r0, r4
   4e89c:	ldr	r2, [r3, #4]
   4e8a0:	lsl	r3, r8, #1
   4e8a4:	ldrsh	r2, [r2, r3]
   4e8a8:	ldr	r3, [sp, #124]	; 0x7c
   4e8ac:	add	r3, r3, r8
   4e8b0:	str	r3, [sp]
   4e8b4:	ldr	r3, [sp, #32]
   4e8b8:	bl	39bc4 <fputs@plt+0x28a54>
   4e8bc:	add	r8, r8, #1
   4e8c0:	b	4e82c <fputs@plt+0x3d6bc>
   4e8c4:	ldr	r3, [sp, #84]	; 0x54
   4e8c8:	ldr	r2, [sp, #124]	; 0x7c
   4e8cc:	str	r3, [sp]
   4e8d0:	mov	r1, #49	; 0x31
   4e8d4:	ldr	r3, [sp, #88]	; 0x58
   4e8d8:	mov	r0, sl
   4e8dc:	bl	28f0c <fputs@plt+0x17d9c>
   4e8e0:	ldr	r3, [sp, #84]	; 0x54
   4e8e4:	str	r5, [sp]
   4e8e8:	ldr	r2, [sp, #36]	; 0x24
   4e8ec:	mov	r1, #110	; 0x6e
   4e8f0:	mov	r0, sl
   4e8f4:	bl	28f0c <fputs@plt+0x17d9c>
   4e8f8:	ldr	r3, [sp, #120]	; 0x78
   4e8fc:	cmp	r3, #0
   4e900:	beq	4e87c <fputs@plt+0x3d70c>
   4e904:	mov	r1, #16
   4e908:	mov	r0, sl
   4e90c:	bl	1bd68 <fputs@plt+0xabf8>
   4e910:	b	4e87c <fputs@plt+0x3d70c>
   4e914:	mov	r6, r5
   4e918:	b	4e7e8 <fputs@plt+0x3d678>
   4e91c:	ldr	r3, [sp, #56]	; 0x38
   4e920:	tst	r3, #32
   4e924:	bne	4d8d8 <fputs@plt+0x3c768>
   4e928:	ldr	r3, [sp, #48]	; 0x30
   4e92c:	ldr	r1, [pc, #584]	; 4eb7c <fputs@plt+0x3da0c>
   4e930:	ldr	r2, [sp, #32]
   4e934:	add	r1, r1, r3
   4e938:	mov	r0, sl
   4e93c:	ldrb	r3, [r1, #3932]	; 0xf5c
   4e940:	ldrb	r1, [r1, #3934]	; 0xf5e
   4e944:	strb	r3, [r9, #-79]	; 0xffffffb1
   4e948:	ldr	r3, [sp, #32]
   4e94c:	str	r3, [r9, #-76]	; 0xffffffb4
   4e950:	mov	r3, r5
   4e954:	bl	29404 <fputs@plt+0x18294>
   4e958:	add	r0, r0, #1
   4e95c:	str	r0, [r9, #-72]	; 0xffffffb8
   4e960:	b	4df08 <fputs@plt+0x3cd98>
   4e964:	ldrh	ip, [r5, #-28]	; 0xffffffe4
   4e968:	tst	ip, #6
   4e96c:	bne	4ea00 <fputs@plt+0x3d890>
   4e970:	ldrd	r2, [r5, #-8]
   4e974:	ldrd	r0, [r9, #-52]	; 0xffffffcc
   4e978:	and	r3, r3, r1
   4e97c:	and	r2, r2, r0
   4e980:	orrs	r3, r2, r3
   4e984:	movne	r3, #1
   4e988:	strbne	r3, [fp, #41]	; 0x29
   4e98c:	bne	4ea00 <fputs@plt+0x3d890>
   4e990:	ldr	r3, [r9, #-124]	; 0xffffff84
   4e994:	ldr	r8, [r5, #-48]	; 0xffffffd0
   4e998:	cmp	r3, #0
   4e99c:	beq	4e9ac <fputs@plt+0x3d83c>
   4e9a0:	ldr	r3, [r8, #4]
   4e9a4:	tst	r3, #1
   4e9a8:	beq	4ea00 <fputs@plt+0x3d890>
   4e9ac:	tst	ip, #512	; 0x200
   4e9b0:	ldreq	r7, [sp, #24]
   4e9b4:	beq	4e9cc <fputs@plt+0x3d85c>
   4e9b8:	ldr	r2, [r9, #-88]	; 0xffffffa8
   4e9bc:	mov	r1, #46	; 0x2e
   4e9c0:	mov	r0, sl
   4e9c4:	bl	293a0 <fputs@plt+0x18230>
   4e9c8:	mov	r7, r0
   4e9cc:	mov	r3, #16
   4e9d0:	ldr	r2, [sp, #140]	; 0x8c
   4e9d4:	mov	r1, r8
   4e9d8:	mov	r0, r4
   4e9dc:	bl	53140 <fputs@plt+0x41fd0>
   4e9e0:	cmp	r7, #0
   4e9e4:	beq	4e9f4 <fputs@plt+0x3d884>
   4e9e8:	mov	r1, r7
   4e9ec:	mov	r0, sl
   4e9f0:	bl	1e06c <fputs@plt+0xcefc>
   4e9f4:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   4e9f8:	orr	r3, r3, #4
   4e9fc:	strh	r3, [r5, #-28]	; 0xffffffe4
   4ea00:	sub	r6, r6, #1
   4ea04:	b	4d648 <fputs@plt+0x3c4d8>
   4ea08:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   4ea0c:	tst	r3, #6
   4ea10:	bne	4eae8 <fputs@plt+0x3d978>
   4ea14:	ldrh	r3, [r5, #-30]	; 0xffffffe2
   4ea18:	tst	r3, #130	; 0x82
   4ea1c:	beq	4eae8 <fputs@plt+0x3d978>
   4ea20:	tst	r3, #2048	; 0x800
   4ea24:	beq	4eae8 <fputs@plt+0x3d978>
   4ea28:	ldr	r3, [r5, #-40]	; 0xffffffd8
   4ea2c:	ldr	r2, [sp, #32]
   4ea30:	cmp	r2, r3
   4ea34:	bne	4eae8 <fputs@plt+0x3d978>
   4ea38:	ldr	r3, [r9, #-124]	; 0xffffff84
   4ea3c:	cmp	r3, #0
   4ea40:	bne	4eae8 <fputs@plt+0x3d978>
   4ea44:	ldr	r8, [r5, #-48]	; 0xffffffd0
   4ea48:	str	r3, [sp, #12]
   4ea4c:	mov	r3, #131	; 0x83
   4ea50:	str	r3, [sp, #8]
   4ea54:	ldrd	r2, [sp, #128]	; 0x80
   4ea58:	ldr	r1, [sp, #32]
   4ea5c:	ldr	r0, [sp, #144]	; 0x90
   4ea60:	strd	r2, [sp]
   4ea64:	ldr	r2, [r5, #-36]	; 0xffffffdc
   4ea68:	bl	34bac <fputs@plt+0x23a3c>
   4ea6c:	subs	r1, r0, #0
   4ea70:	beq	4eae8 <fputs@plt+0x3d978>
   4ea74:	ldrh	r3, [r1, #20]
   4ea78:	tst	r3, #4
   4ea7c:	bne	4eae8 <fputs@plt+0x3d978>
   4ea80:	mov	r2, #48	; 0x30
   4ea84:	mov	r3, #0
   4ea88:	ldr	r0, [sp, #72]	; 0x48
   4ea8c:	str	r1, [sp, #36]	; 0x24
   4ea90:	bl	204f8 <fputs@plt+0xf388>
   4ea94:	subs	r6, r0, #0
   4ea98:	beq	4eae8 <fputs@plt+0x3d978>
   4ea9c:	ldr	r1, [sp, #36]	; 0x24
   4eaa0:	mov	ip, r6
   4eaa4:	ldr	lr, [r1]
   4eaa8:	ldm	lr!, {r0, r1, r2, r3}
   4eaac:	stmia	ip!, {r0, r1, r2, r3}
   4eab0:	ldm	lr!, {r0, r1, r2, r3}
   4eab4:	stmia	ip!, {r0, r1, r2, r3}
   4eab8:	ldm	lr, {r0, r1, r2, r3}
   4eabc:	stm	ip, {r0, r1, r2, r3}
   4eac0:	mov	r1, r6
   4eac4:	ldr	r3, [r8, #12]
   4eac8:	mov	r0, r4
   4eacc:	str	r3, [r6, #12]
   4ead0:	ldr	r2, [sp, #140]	; 0x8c
   4ead4:	mov	r3, #16
   4ead8:	bl	53140 <fputs@plt+0x41fd0>
   4eadc:	mov	r1, r6
   4eae0:	ldr	r0, [sp, #72]	; 0x48
   4eae4:	bl	1e0ec <fputs@plt+0xcf7c>
   4eae8:	sub	r7, r7, #1
   4eaec:	b	4d65c <fputs@plt+0x3c4ec>
   4eaf0:	ldr	r2, [sl, #32]
   4eaf4:	mov	r1, #22
   4eaf8:	str	r2, [r9, #-96]	; 0xffffffa0
   4eafc:	mov	r0, sl
   4eb00:	mov	r2, #1
   4eb04:	bl	29404 <fputs@plt+0x18294>
   4eb08:	mov	r0, r4
   4eb0c:	bl	1e810 <fputs@plt+0xd6a0>
   4eb10:	ldr	r5, [fp, #348]	; 0x15c
   4eb14:	ldr	r6, [sp, #24]
   4eb18:	add	r5, r5, #48	; 0x30
   4eb1c:	mov	r7, #16
   4eb20:	ldr	r3, [fp, #340]	; 0x154
   4eb24:	cmp	r6, r3
   4eb28:	bge	4d674 <fputs@plt+0x3c504>
   4eb2c:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   4eb30:	tst	r3, #6
   4eb34:	bne	4eb70 <fputs@plt+0x3da00>
   4eb38:	ldrd	r2, [r5, #-8]
   4eb3c:	ldrd	r0, [r9, #-52]	; 0xffffffcc
   4eb40:	and	r2, r2, r0
   4eb44:	and	r3, r3, r1
   4eb48:	orrs	r3, r2, r3
   4eb4c:	bne	4eb70 <fputs@plt+0x3da00>
   4eb50:	mov	r3, r7
   4eb54:	ldr	r2, [sp, #140]	; 0x8c
   4eb58:	ldr	r1, [r5, #-48]	; 0xffffffd0
   4eb5c:	mov	r0, r4
   4eb60:	bl	53140 <fputs@plt+0x41fd0>
   4eb64:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   4eb68:	orr	r3, r3, #4
   4eb6c:	strh	r3, [r5, #-28]	; 0xffffffe4
   4eb70:	add	r6, r6, #1
   4eb74:	add	r5, r5, #48	; 0x30
   4eb78:	b	4eb20 <fputs@plt+0x3d9b0>
   4eb7c:	strheq	r4, [r7], -r0
   4eb80:	andeq	r0, r0, r1, lsl #2
   4eb84:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   4eb88:	strdeq	r1, [r0], -r0
   4eb8c:	ldr	r3, [sp, #48]	; 0x30
   4eb90:	cmp	r3, #0
   4eb94:	moveq	r8, r3
   4eb98:	bne	4d934 <fputs@plt+0x3c7c4>
   4eb9c:	cmp	r6, #0
   4eba0:	moveq	r6, r8
   4eba4:	moveq	r1, #108	; 0x6c
   4eba8:	beq	4d938 <fputs@plt+0x3c7c8>
   4ebac:	mov	r7, r6
   4ebb0:	mov	r3, #66	; 0x42
   4ebb4:	strb	r3, [sp, #192]	; 0xc0
   4ebb8:	mov	r3, #64	; 0x40
   4ebbc:	strb	r3, [sp, #193]	; 0xc1
   4ebc0:	mov	r3, #63	; 0x3f
   4ebc4:	strb	r3, [sp, #194]	; 0xc2
   4ebc8:	mov	r3, #65	; 0x41
   4ebcc:	strb	r3, [sp, #195]	; 0xc3
   4ebd0:	ldr	r3, [r7]
   4ebd4:	add	r2, sp, #188	; 0xbc
   4ebd8:	mov	r0, r4
   4ebdc:	ldr	r1, [r3, #16]
   4ebe0:	str	r3, [sp, #36]	; 0x24
   4ebe4:	bl	52ce4 <fputs@plt+0x41b74>
   4ebe8:	ldr	r3, [sp, #36]	; 0x24
   4ebec:	add	r2, sp, #216	; 0xd8
   4ebf0:	ldrb	r3, [r3]
   4ebf4:	add	r3, r2, r3
   4ebf8:	ldr	r2, [sp, #32]
   4ebfc:	ldrb	r1, [r3, #-104]	; 0xffffff98
   4ec00:	mov	r3, r5
   4ec04:	mov	r6, r0
   4ec08:	str	r0, [sp]
   4ec0c:	mov	r0, sl
   4ec10:	bl	28f0c <fputs@plt+0x17d9c>
   4ec14:	mov	r2, #1
   4ec18:	mov	r1, r6
   4ec1c:	mov	r0, r4
   4ec20:	bl	1e964 <fputs@plt+0xd7f4>
   4ec24:	ldr	r1, [sp, #188]	; 0xbc
   4ec28:	mov	r0, r4
   4ec2c:	bl	1c98c <fputs@plt+0xb81c>
   4ec30:	mov	r1, r7
   4ec34:	ldr	r0, [sp, #96]	; 0x60
   4ec38:	bl	18314 <fputs@plt+0x71a4>
   4ec3c:	mov	r6, r8
   4ec40:	cmp	r6, #0
   4ec44:	moveq	r8, #160	; 0xa0
   4ec48:	ldreq	r7, [sp, #24]
   4ec4c:	beq	4ec9c <fputs@plt+0x3db2c>
   4ec50:	ldr	r8, [r6]
   4ec54:	ldr	r7, [r4, #76]	; 0x4c
   4ec58:	mov	r0, r4
   4ec5c:	add	r7, r7, #1
   4ec60:	str	r7, [r4, #76]	; 0x4c
   4ec64:	mov	r2, r7
   4ec68:	ldr	r1, [r8, #16]
   4ec6c:	bl	51ca8 <fputs@plt+0x40b38>
   4ec70:	ldrb	r3, [r8]
   4ec74:	and	r3, r3, #253	; 0xfd
   4ec78:	cmp	r3, #80	; 0x50
   4ec7c:	ldr	r3, [sp, #48]	; 0x30
   4ec80:	bne	4d94c <fputs@plt+0x3c7dc>
   4ec84:	cmp	r3, #0
   4ec88:	moveq	r8, #83	; 0x53
   4ec8c:	movne	r8, #81	; 0x51
   4ec90:	mov	r1, r6
   4ec94:	ldr	r0, [sp, #96]	; 0x60
   4ec98:	bl	18314 <fputs@plt+0x71a4>
   4ec9c:	ldr	r2, [sp, #48]	; 0x30
   4eca0:	ldr	r3, [sl, #32]
   4eca4:	cmp	r2, #0
   4eca8:	moveq	r2, #7
   4ecac:	movne	r2, #6
   4ecb0:	strb	r2, [r9, #-79]	; 0xffffffb1
   4ecb4:	ldr	r2, [sp, #32]
   4ecb8:	cmp	r8, #160	; 0xa0
   4ecbc:	str	r2, [r9, #-76]	; 0xffffffb4
   4ecc0:	str	r3, [r9, #-72]	; 0xffffffb8
   4ecc4:	beq	4d640 <fputs@plt+0x3c4d0>
   4ecc8:	ldr	r6, [r4, #76]	; 0x4c
   4eccc:	mov	r1, #103	; 0x67
   4ecd0:	add	r6, r6, #1
   4ecd4:	mov	r3, r6
   4ecd8:	str	r6, [r4, #76]	; 0x4c
   4ecdc:	mov	r0, sl
   4ece0:	bl	29404 <fputs@plt+0x18294>
   4ece4:	mov	r3, r6
   4ece8:	ldr	r1, [sp, #32]
   4ecec:	mov	r0, r4
   4ecf0:	mvn	r2, #0
   4ecf4:	bl	1c830 <fputs@plt+0xb6c0>
   4ecf8:	mov	r1, r8
   4ecfc:	str	r6, [sp]
   4ed00:	mov	r3, r5
   4ed04:	mov	r2, r7
   4ed08:	mov	r0, sl
   4ed0c:	bl	28f0c <fputs@plt+0x17d9c>
   4ed10:	mov	r1, #83	; 0x53
   4ed14:	mov	r0, sl
   4ed18:	bl	1bd68 <fputs@plt+0xabf8>
   4ed1c:	b	4d640 <fputs@plt+0x3c4d0>
   4ed20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ed24:	sub	sp, sp, #244	; 0xf4
   4ed28:	ldr	r3, [r0, #468]	; 0x1d4
   4ed2c:	subs	sl, r1, #0
   4ed30:	str	r3, [sp, #96]	; 0x60
   4ed34:	ldr	r3, [r0, #472]	; 0x1d8
   4ed38:	add	ip, r3, #1
   4ed3c:	str	r3, [r0, #468]	; 0x1d4
   4ed40:	ldr	r3, [r0]
   4ed44:	str	ip, [r0, #472]	; 0x1d8
   4ed48:	str	r3, [sp, #40]	; 0x28
   4ed4c:	bne	4ed60 <fputs@plt+0x3dbf0>
   4ed50:	mov	r6, #1
   4ed54:	mov	r0, r6
   4ed58:	add	sp, sp, #244	; 0xf4
   4ed5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ed60:	ldr	r3, [sp, #40]	; 0x28
   4ed64:	ldrb	r3, [r3, #69]	; 0x45
   4ed68:	cmp	r3, #0
   4ed6c:	bne	4ed50 <fputs@plt+0x3dbe0>
   4ed70:	ldr	r3, [r0, #68]	; 0x44
   4ed74:	mov	r4, r0
   4ed78:	cmp	r3, #0
   4ed7c:	bne	4ed50 <fputs@plt+0x3dbe0>
   4ed80:	str	r2, [sp, #32]
   4ed84:	str	r3, [sp]
   4ed88:	mov	r2, r3
   4ed8c:	mov	r1, #21
   4ed90:	bl	31a88 <fputs@plt+0x20918>
   4ed94:	subs	r5, r0, #0
   4ed98:	bne	4ed50 <fputs@plt+0x3dbe0>
   4ed9c:	mov	r2, #48	; 0x30
   4eda0:	mov	r1, r5
   4eda4:	add	r0, sp, #192	; 0xc0
   4eda8:	bl	10f48 <memset@plt>
   4edac:	ldr	r3, [sp, #32]
   4edb0:	ldrb	r3, [r3]
   4edb4:	cmp	r3, #8
   4edb8:	bhi	4edd8 <fputs@plt+0x3dc68>
   4edbc:	ldr	r1, [sl, #44]	; 0x2c
   4edc0:	ldr	r0, [sp, #40]	; 0x28
   4edc4:	bl	1f07c <fputs@plt+0xdf0c>
   4edc8:	ldr	r3, [sl, #8]
   4edcc:	str	r5, [sl, #44]	; 0x2c
   4edd0:	bic	r3, r3, #1
   4edd4:	str	r3, [sl, #8]
   4edd8:	mov	r2, #0
   4eddc:	mov	r1, sl
   4ede0:	mov	r0, r4
   4ede4:	bl	1c2a0 <fputs@plt+0xb130>
   4ede8:	mov	r2, #32
   4edec:	mov	r1, #0
   4edf0:	add	r0, sp, #128	; 0x80
   4edf4:	bl	10f48 <memset@plt>
   4edf8:	ldr	r3, [sl, #44]	; 0x2c
   4edfc:	str	r3, [sp, #128]	; 0x80
   4ee00:	ldr	r3, [sl, #28]
   4ee04:	str	r3, [sp, #28]
   4ee08:	ldr	r3, [r4, #68]	; 0x44
   4ee0c:	cmp	r3, #0
   4ee10:	str	r3, [sp, #24]
   4ee14:	bne	50734 <fputs@plt+0x3f5c4>
   4ee18:	ldr	r3, [sp, #40]	; 0x28
   4ee1c:	ldrb	r3, [r3, #69]	; 0x45
   4ee20:	cmp	r3, #0
   4ee24:	str	r3, [sp, #48]	; 0x30
   4ee28:	movne	r6, #1
   4ee2c:	ldrne	r3, [sp, #24]
   4ee30:	bne	4eeec <fputs@plt+0x3dd7c>
   4ee34:	ldr	r3, [sl, #8]
   4ee38:	lsr	r3, r3, #3
   4ee3c:	and	r3, r3, #1
   4ee40:	str	r3, [sp, #44]	; 0x2c
   4ee44:	ldr	r3, [sl]
   4ee48:	ldr	r3, [r3]
   4ee4c:	cmp	r3, #1
   4ee50:	ble	4ee68 <fputs@plt+0x3dcf8>
   4ee54:	ldr	r3, [sp, #32]
   4ee58:	ldrb	r3, [r3]
   4ee5c:	sub	r3, r3, #10
   4ee60:	cmp	r3, #1
   4ee64:	bls	4eed8 <fputs@plt+0x3dd68>
   4ee68:	ldr	r3, [sp, #48]	; 0x30
   4ee6c:	mov	r9, #0
   4ee70:	str	r3, [sp, #36]	; 0x24
   4ee74:	ldr	r5, [sl, #48]	; 0x30
   4ee78:	cmp	r5, #0
   4ee7c:	bne	4ee94 <fputs@plt+0x3dd24>
   4ee80:	ldr	r3, [sp, #28]
   4ee84:	ldr	r2, [sp, #36]	; 0x24
   4ee88:	ldr	r3, [r3]
   4ee8c:	cmp	r2, r3
   4ee90:	blt	4eef4 <fputs@plt+0x3dd84>
   4ee94:	mov	r0, r4
   4ee98:	bl	28f9c <fputs@plt+0x17e2c>
   4ee9c:	subs	r9, r0, #0
   4eea0:	beq	50740 <fputs@plt+0x3f5d0>
   4eea4:	ldr	r3, [sl, #48]	; 0x30
   4eea8:	cmp	r3, #0
   4eeac:	ldreq	r5, [sp, #28]
   4eeb0:	ldreq	r7, [sp, #24]
   4eeb4:	beq	4f694 <fputs@plt+0x3e524>
   4eeb8:	ldr	r2, [sp, #32]
   4eebc:	mov	r1, sl
   4eec0:	mov	r0, r4
   4eec4:	bl	55058 <fputs@plt+0x43ee8>
   4eec8:	ldr	r3, [sp, #96]	; 0x60
   4eecc:	str	r3, [r4, #468]	; 0x1d4
   4eed0:	mov	r6, r0
   4eed4:	b	4ed54 <fputs@plt+0x3dbe4>
   4eed8:	ldr	r1, [pc, #3864]	; 4fdf8 <fputs@plt+0x3ec88>
   4eedc:	mov	r0, r4
   4eee0:	bl	319cc <fputs@plt+0x2085c>
   4eee4:	ldr	r3, [sp, #48]	; 0x30
   4eee8:	mov	r6, #1
   4eeec:	str	r3, [sp, #36]	; 0x24
   4eef0:	b	4ef44 <fputs@plt+0x3ddd4>
   4eef4:	ldr	r3, [sp, #36]	; 0x24
   4eef8:	ldr	r1, [sp, #28]
   4eefc:	mov	r2, #72	; 0x48
   4ef00:	mla	r2, r2, r3, r1
   4ef04:	ldr	r3, [r2, #28]
   4ef08:	ldr	r1, [r2, #24]
   4ef0c:	cmp	r3, #0
   4ef10:	beq	4f0e8 <fputs@plt+0x3df78>
   4ef14:	ldr	r0, [r3]
   4ef18:	ldrsh	r2, [r1, #34]	; 0x22
   4ef1c:	ldr	r0, [r0]
   4ef20:	cmp	r2, r0
   4ef24:	beq	4ef90 <fputs@plt+0x3de20>
   4ef28:	mov	r6, #1
   4ef2c:	str	r0, [sp]
   4ef30:	mov	r0, r4
   4ef34:	ldr	r3, [r1]
   4ef38:	ldr	r1, [pc, #3772]	; 4fdfc <fputs@plt+0x3ec8c>
   4ef3c:	bl	319cc <fputs@plt+0x2085c>
   4ef40:	str	r5, [sp, #36]	; 0x24
   4ef44:	ldr	r3, [sp, #96]	; 0x60
   4ef48:	cmp	r6, #0
   4ef4c:	str	r3, [r4, #468]	; 0x1d4
   4ef50:	bne	4ef74 <fputs@plt+0x3de04>
   4ef54:	ldr	r3, [sp, #32]
   4ef58:	ldrb	r3, [r3]
   4ef5c:	cmp	r3, #9
   4ef60:	bne	4ef74 <fputs@plt+0x3de04>
   4ef64:	ldr	r2, [sp, #36]	; 0x24
   4ef68:	ldr	r1, [sp, #28]
   4ef6c:	mov	r0, r4
   4ef70:	bl	39050 <fputs@plt+0x27ee0>
   4ef74:	ldr	r1, [sp, #220]	; 0xdc
   4ef78:	ldr	r0, [sp, #40]	; 0x28
   4ef7c:	bl	1e0ec <fputs@plt+0xcf7c>
   4ef80:	ldr	r1, [sp, #232]	; 0xe8
   4ef84:	ldr	r0, [sp, #40]	; 0x28
   4ef88:	bl	1e0ec <fputs@plt+0xcf7c>
   4ef8c:	b	4ed54 <fputs@plt+0x3dbe4>
   4ef90:	ldr	fp, [r4]
   4ef94:	ldrh	r2, [fp, #64]	; 0x40
   4ef98:	tst	r2, #1
   4ef9c:	bne	4f0bc <fputs@plt+0x3df4c>
   4efa0:	ldr	r3, [r3, #8]
   4efa4:	ldr	r7, [sl, #28]
   4efa8:	ands	r3, r3, #8
   4efac:	str	r3, [sp, #52]	; 0x34
   4efb0:	beq	4f004 <fputs@plt+0x3de94>
   4efb4:	ldr	r3, [sp, #44]	; 0x2c
   4efb8:	cmp	r3, #0
   4efbc:	bne	4f0bc <fputs@plt+0x3df4c>
   4efc0:	ldr	r3, [r7]
   4efc4:	cmp	r3, #1
   4efc8:	bgt	4f0bc <fputs@plt+0x3df4c>
   4efcc:	ldr	r3, [sl, #32]
   4efd0:	cmp	r3, #0
   4efd4:	beq	4efe4 <fputs@plt+0x3de74>
   4efd8:	ldr	r3, [r3, #4]
   4efdc:	tst	r3, #2097152	; 0x200000
   4efe0:	bne	4f0bc <fputs@plt+0x3df4c>
   4efe4:	ldr	r0, [sl]
   4efe8:	bl	17274 <fputs@plt+0x6104>
   4efec:	tst	r0, #2097152	; 0x200000
   4eff0:	bne	4f0bc <fputs@plt+0x3df4c>
   4eff4:	ldr	r0, [sl, #44]	; 0x2c
   4eff8:	bl	17274 <fputs@plt+0x6104>
   4effc:	tst	r0, #2097152	; 0x200000
   4f000:	bne	4f0bc <fputs@plt+0x3df4c>
   4f004:	ldr	r3, [sp, #36]	; 0x24
   4f008:	mov	r2, #72	; 0x48
   4f00c:	mla	r3, r2, r3, r7
   4f010:	ldr	r5, [r3, #28]
   4f014:	ldr	r1, [r5, #56]	; 0x38
   4f018:	cmp	r1, #0
   4f01c:	beq	4f02c <fputs@plt+0x3debc>
   4f020:	ldr	r3, [sl, #56]	; 0x38
   4f024:	cmp	r3, #0
   4f028:	bne	4f0bc <fputs@plt+0x3df4c>
   4f02c:	ldr	r3, [r5, #60]	; 0x3c
   4f030:	cmp	r3, #0
   4f034:	bne	4f0bc <fputs@plt+0x3df4c>
   4f038:	ldr	r0, [sl, #8]
   4f03c:	adds	r3, r1, #0
   4f040:	movne	r3, #1
   4f044:	ands	r3, r3, r0, lsr #7
   4f048:	bne	4f0bc <fputs@plt+0x3df4c>
   4f04c:	ldr	r3, [r5, #28]
   4f050:	ldr	r3, [r3]
   4f054:	cmp	r3, #0
   4f058:	beq	4f0bc <fputs@plt+0x3df4c>
   4f05c:	ldr	ip, [r5, #8]
   4f060:	tst	ip, #1
   4f064:	bne	4f0bc <fputs@plt+0x3df4c>
   4f068:	cmp	r1, #0
   4f06c:	beq	4f088 <fputs@plt+0x3df18>
   4f070:	ldr	r3, [r7]
   4f074:	ldr	r2, [sp, #44]	; 0x2c
   4f078:	cmp	r3, #1
   4f07c:	orrgt	r2, r2, #1
   4f080:	tst	r2, #1
   4f084:	bne	4f0bc <fputs@plt+0x3df4c>
   4f088:	ldr	r2, [sp, #52]	; 0x34
   4f08c:	and	r3, r0, #1
   4f090:	cmp	r2, #0
   4f094:	moveq	r2, #0
   4f098:	andne	r2, r3, #1
   4f09c:	cmp	r2, #0
   4f0a0:	bne	4f0bc <fputs@plt+0x3df4c>
   4f0a4:	ldr	r2, [sl, #44]	; 0x2c
   4f0a8:	cmp	r2, #0
   4f0ac:	beq	4f0f8 <fputs@plt+0x3df88>
   4f0b0:	ldr	lr, [r5, #44]	; 0x2c
   4f0b4:	cmp	lr, #0
   4f0b8:	beq	4f104 <fputs@plt+0x3df94>
   4f0bc:	ldr	r3, [sl, #28]
   4f0c0:	str	r3, [sp, #28]
   4f0c4:	ldr	r3, [sp, #40]	; 0x28
   4f0c8:	ldrb	r3, [r3, #69]	; 0x45
   4f0cc:	cmp	r3, #0
   4f0d0:	bne	50734 <fputs@plt+0x3f5c4>
   4f0d4:	ldr	r3, [sp, #32]
   4f0d8:	ldrb	r3, [r3]
   4f0dc:	cmp	r3, #8
   4f0e0:	ldrhi	r3, [sl, #44]	; 0x2c
   4f0e4:	strhi	r3, [sp, #128]	; 0x80
   4f0e8:	ldr	r3, [sp, #36]	; 0x24
   4f0ec:	add	r3, r3, #1
   4f0f0:	str	r3, [sp, #36]	; 0x24
   4f0f4:	b	4ee74 <fputs@plt+0x3dd04>
   4f0f8:	ldr	lr, [sp, #44]	; 0x2c
   4f0fc:	cmp	lr, #0
   4f100:	bne	4f0b0 <fputs@plt+0x3df40>
   4f104:	cmp	r1, #0
   4f108:	beq	4f124 <fputs@plt+0x3dfb4>
   4f10c:	ldr	r1, [sl, #32]
   4f110:	cmp	r1, #0
   4f114:	moveq	r1, r3
   4f118:	orrne	r1, r3, #1
   4f11c:	cmp	r1, #0
   4f120:	bne	4f0bc <fputs@plt+0x3df4c>
   4f124:	tst	ip, #12288	; 0x3000
   4f128:	bne	4f0bc <fputs@plt+0x3df4c>
   4f12c:	tst	r0, #8192	; 0x2000
   4f130:	beq	4f140 <fputs@plt+0x3dfd0>
   4f134:	ldr	r1, [r5, #48]	; 0x30
   4f138:	cmp	r1, #0
   4f13c:	bne	4f0bc <fputs@plt+0x3df4c>
   4f140:	ldr	r1, [sp, #36]	; 0x24
   4f144:	mov	r0, #72	; 0x48
   4f148:	mla	r1, r0, r1, r7
   4f14c:	ldrb	r1, [r1, #44]	; 0x2c
   4f150:	tst	r1, #32
   4f154:	bne	4f0bc <fputs@plt+0x3df4c>
   4f158:	ldr	r1, [r5, #48]	; 0x30
   4f15c:	cmp	r1, #0
   4f160:	beq	4f1e8 <fputs@plt+0x3e078>
   4f164:	ldr	r0, [sp, #44]	; 0x2c
   4f168:	ldr	r1, [r5, #44]	; 0x2c
   4f16c:	and	r0, r0, #1
   4f170:	orr	r3, r3, r0
   4f174:	cmp	r1, #0
   4f178:	orrne	r3, r3, #1
   4f17c:	cmp	r3, #0
   4f180:	bne	4f0bc <fputs@plt+0x3df4c>
   4f184:	ldr	r3, [r7]
   4f188:	cmp	r3, #1
   4f18c:	bne	4f63c <fputs@plt+0x3e4cc>
   4f190:	mov	r3, r5
   4f194:	ldr	r1, [r3, #8]
   4f198:	tst	r1, #9
   4f19c:	bne	4f63c <fputs@plt+0x3e4cc>
   4f1a0:	ldr	r1, [r3, #48]	; 0x30
   4f1a4:	cmp	r1, #0
   4f1a8:	beq	4f1b8 <fputs@plt+0x3e048>
   4f1ac:	ldrb	r0, [r3, #4]
   4f1b0:	cmp	r0, #116	; 0x74
   4f1b4:	bne	4f63c <fputs@plt+0x3e4cc>
   4f1b8:	ldr	r3, [r3, #28]
   4f1bc:	ldr	r3, [r3]
   4f1c0:	cmp	r3, #0
   4f1c4:	ble	4f63c <fputs@plt+0x3e4cc>
   4f1c8:	cmp	r1, #0
   4f1cc:	mov	r3, r1
   4f1d0:	bne	4f194 <fputs@plt+0x3e024>
   4f1d4:	cmp	r2, #0
   4f1d8:	movne	ip, #20
   4f1dc:	ldrne	r0, [r2]
   4f1e0:	ldrne	r3, [sp, #24]
   4f1e4:	bne	4f350 <fputs@plt+0x3e1e0>
   4f1e8:	ldr	r3, [sp, #36]	; 0x24
   4f1ec:	mov	r2, #72	; 0x48
   4f1f0:	ldr	r6, [r4, #496]	; 0x1f0
   4f1f4:	mla	r3, r2, r3, r7
   4f1f8:	mov	r1, #21
   4f1fc:	mov	r0, r4
   4f200:	ldr	r2, [r3, #52]	; 0x34
   4f204:	ldr	r3, [r3, #16]
   4f208:	str	r2, [sp, #72]	; 0x48
   4f20c:	str	r3, [r4, #496]	; 0x1f0
   4f210:	mov	r3, #0
   4f214:	str	r9, [sp]
   4f218:	mov	r2, r3
   4f21c:	bl	31a88 <fputs@plt+0x20918>
   4f220:	str	r6, [r4, #496]	; 0x1f0
   4f224:	ldr	r5, [r5, #48]	; 0x30
   4f228:	cmp	r5, #0
   4f22c:	bne	4f35c <fputs@plt+0x3e1ec>
   4f230:	ldr	r3, [sp, #36]	; 0x24
   4f234:	mov	r2, #72	; 0x48
   4f238:	mov	r0, fp
   4f23c:	mla	r6, r2, r3, r7
   4f240:	ldr	r3, [r6, #28]
   4f244:	ldr	r1, [r6, #12]
   4f248:	str	r3, [sp, #64]	; 0x40
   4f24c:	bl	1e0ec <fputs@plt+0xcf7c>
   4f250:	ldr	r1, [r6, #16]
   4f254:	mov	r0, fp
   4f258:	bl	1e0ec <fputs@plt+0xcf7c>
   4f25c:	ldr	r1, [r6, #20]
   4f260:	mov	r0, fp
   4f264:	bl	1e0ec <fputs@plt+0xcf7c>
   4f268:	ldr	r3, [r6, #24]
   4f26c:	str	r5, [r6, #12]
   4f270:	cmp	r3, #0
   4f274:	str	r5, [r6, #16]
   4f278:	str	r5, [r6, #20]
   4f27c:	str	r5, [r6, #28]
   4f280:	beq	4f2c0 <fputs@plt+0x3e150>
   4f284:	ldrh	r2, [r3, #36]	; 0x24
   4f288:	cmp	r2, #1
   4f28c:	subne	r2, r2, #1
   4f290:	strhne	r2, [r3, #36]	; 0x24
   4f294:	bne	4f2b0 <fputs@plt+0x3e140>
   4f298:	ldr	r2, [r4, #416]	; 0x1a0
   4f29c:	cmp	r2, #0
   4f2a0:	moveq	r2, r4
   4f2a4:	ldr	r1, [r2, #528]	; 0x210
   4f2a8:	str	r1, [r3, #68]	; 0x44
   4f2ac:	str	r3, [r2, #528]	; 0x210
   4f2b0:	ldr	r3, [sp, #36]	; 0x24
   4f2b4:	mov	r2, #72	; 0x48
   4f2b8:	mla	r3, r2, r3, r7
   4f2bc:	str	r9, [r3, #24]
   4f2c0:	ldr	r2, [sp, #36]	; 0x24
   4f2c4:	mov	r3, #72	; 0x48
   4f2c8:	ldr	r6, [sp, #64]	; 0x40
   4f2cc:	mul	r3, r3, r2
   4f2d0:	mov	r5, sl
   4f2d4:	str	r3, [sp, #60]	; 0x3c
   4f2d8:	str	r3, [sp, #76]	; 0x4c
   4f2dc:	add	r3, r7, r3
   4f2e0:	str	r3, [sp, #80]	; 0x50
   4f2e4:	ldr	r8, [r6, #28]
   4f2e8:	ldr	r7, [r5, #28]
   4f2ec:	ldr	r3, [r8]
   4f2f0:	cmp	r7, #0
   4f2f4:	str	r3, [sp, #56]	; 0x38
   4f2f8:	ldrne	r3, [sp, #80]	; 0x50
   4f2fc:	ldrbne	r3, [r3, #44]	; 0x2c
   4f300:	bne	4f410 <fputs@plt+0x3e2a0>
   4f304:	mov	r3, r7
   4f308:	mov	r2, r7
   4f30c:	mov	r1, r7
   4f310:	mov	r0, fp
   4f314:	bl	2a050 <fputs@plt+0x18ee0>
   4f318:	cmp	r0, #0
   4f31c:	mov	r7, r0
   4f320:	str	r0, [r5, #28]
   4f324:	bne	4f40c <fputs@plt+0x3e29c>
   4f328:	ldr	r1, [sp, #64]	; 0x40
   4f32c:	mov	r0, fp
   4f330:	bl	1eff0 <fputs@plt+0xde80>
   4f334:	b	4f3e4 <fputs@plt+0x3e274>
   4f338:	ldr	r1, [r2, #4]
   4f33c:	mla	r1, ip, r3, r1
   4f340:	ldrh	r1, [r1, #16]
   4f344:	cmp	r1, #0
   4f348:	beq	4f63c <fputs@plt+0x3e4cc>
   4f34c:	add	r3, r3, #1
   4f350:	cmp	r3, r0
   4f354:	blt	4f338 <fputs@plt+0x3e1c8>
   4f358:	b	4f1e8 <fputs@plt+0x3e078>
   4f35c:	ldr	r3, [sl, #56]	; 0x38
   4f360:	ldr	r8, [sl, #44]	; 0x2c
   4f364:	str	r3, [sp, #56]	; 0x38
   4f368:	ldr	r3, [sl, #60]	; 0x3c
   4f36c:	ldr	r6, [sl, #48]	; 0x30
   4f370:	str	r9, [sl, #44]	; 0x2c
   4f374:	str	r9, [sl, #28]
   4f378:	str	r9, [sl, #48]	; 0x30
   4f37c:	str	r9, [sl, #56]	; 0x38
   4f380:	str	r9, [sl, #60]	; 0x3c
   4f384:	mov	r2, #0
   4f388:	mov	r1, sl
   4f38c:	mov	r0, fp
   4f390:	str	r3, [sp, #28]
   4f394:	bl	22fe8 <fputs@plt+0x11e78>
   4f398:	ldr	r3, [sp, #28]
   4f39c:	str	r8, [sl, #44]	; 0x2c
   4f3a0:	str	r3, [sl, #60]	; 0x3c
   4f3a4:	ldr	r3, [sp, #56]	; 0x38
   4f3a8:	str	r7, [sl, #28]
   4f3ac:	str	r3, [sl, #56]	; 0x38
   4f3b0:	mov	r3, #116	; 0x74
   4f3b4:	strb	r3, [sl, #4]
   4f3b8:	cmp	r0, #0
   4f3bc:	streq	r6, [sl, #48]	; 0x30
   4f3c0:	beq	4f3d8 <fputs@plt+0x3e268>
   4f3c4:	cmp	r6, #0
   4f3c8:	str	r6, [r0, #48]	; 0x30
   4f3cc:	strne	r0, [r6, #52]	; 0x34
   4f3d0:	str	sl, [r0, #52]	; 0x34
   4f3d4:	str	r0, [sl, #48]	; 0x30
   4f3d8:	ldrb	r3, [fp, #69]	; 0x45
   4f3dc:	cmp	r3, #0
   4f3e0:	beq	4f224 <fputs@plt+0x3e0b4>
   4f3e4:	ldr	r3, [sp, #52]	; 0x34
   4f3e8:	cmp	r3, #0
   4f3ec:	ldrne	r3, [sl, #8]
   4f3f0:	orrne	r3, r3, #8
   4f3f4:	strne	r3, [sl, #8]
   4f3f8:	movne	r3, #1
   4f3fc:	strne	r3, [sp, #44]	; 0x2c
   4f400:	mvn	r3, #0
   4f404:	str	r3, [sp, #36]	; 0x24
   4f408:	b	4f0bc <fputs@plt+0x3df4c>
   4f40c:	ldr	r3, [sp, #48]	; 0x30
   4f410:	str	r3, [sp, #68]	; 0x44
   4f414:	ldr	r3, [sp, #56]	; 0x38
   4f418:	cmp	r3, #1
   4f41c:	ble	4f450 <fputs@plt+0x3e2e0>
   4f420:	ldr	r3, [sp, #36]	; 0x24
   4f424:	ldr	r2, [sp, #56]	; 0x38
   4f428:	add	r3, r3, #1
   4f42c:	mov	r1, r7
   4f430:	sub	r2, r2, #1
   4f434:	mov	r0, fp
   4f438:	bl	29f58 <fputs@plt+0x18de8>
   4f43c:	str	r0, [r5, #28]
   4f440:	ldrb	r3, [fp, #69]	; 0x45
   4f444:	mov	r7, r0
   4f448:	cmp	r3, #0
   4f44c:	bne	4f328 <fputs@plt+0x3e1b8>
   4f450:	ldr	r3, [sp, #60]	; 0x3c
   4f454:	add	r8, r8, #8
   4f458:	add	r3, r7, r3
   4f45c:	str	r3, [sp, #28]
   4f460:	ldr	r3, [sp, #24]
   4f464:	ldr	r2, [sp, #28]
   4f468:	add	r2, r2, #72	; 0x48
   4f46c:	str	r2, [sp, #28]
   4f470:	ldr	r2, [sp, #56]	; 0x38
   4f474:	cmp	r2, r3
   4f478:	bgt	4f56c <fputs@plt+0x3e3fc>
   4f47c:	ldr	r3, [sp, #76]	; 0x4c
   4f480:	add	r7, r7, r3
   4f484:	ldrb	r3, [sp, #68]	; 0x44
   4f488:	strb	r3, [r7, #44]	; 0x2c
   4f48c:	ldr	r7, [sp, #24]
   4f490:	ldr	r8, [r5]
   4f494:	ldr	r3, [r8]
   4f498:	cmp	r7, r3
   4f49c:	blt	4f5b4 <fputs@plt+0x3e444>
   4f4a0:	ldr	r3, [r6, #44]	; 0x2c
   4f4a4:	cmp	r3, #0
   4f4a8:	movne	ip, #20
   4f4ac:	ldrne	r0, [r3]
   4f4b0:	ldrne	r2, [sp, #24]
   4f4b4:	bne	4f614 <fputs@plt+0x3e4a4>
   4f4b8:	mov	r2, r9
   4f4bc:	ldr	r1, [r6, #32]
   4f4c0:	mov	r0, fp
   4f4c4:	bl	22a08 <fputs@plt+0x11898>
   4f4c8:	ldr	r3, [sp, #52]	; 0x34
   4f4cc:	cmp	r3, #0
   4f4d0:	mov	r2, r0
   4f4d4:	beq	4f628 <fputs@plt+0x3e4b8>
   4f4d8:	ldr	r7, [r5, #32]
   4f4dc:	mov	r2, r9
   4f4e0:	str	r7, [r5, #40]	; 0x28
   4f4e4:	str	r0, [r5, #32]
   4f4e8:	ldr	r1, [r6, #40]	; 0x28
   4f4ec:	mov	r0, fp
   4f4f0:	bl	22a08 <fputs@plt+0x11898>
   4f4f4:	mov	r1, r7
   4f4f8:	mov	r2, r0
   4f4fc:	mov	r0, fp
   4f500:	bl	1fcb8 <fputs@plt+0xeb48>
   4f504:	mov	r2, r9
   4f508:	ldr	r1, [r6, #36]	; 0x24
   4f50c:	str	r0, [r5, #40]	; 0x28
   4f510:	mov	r0, fp
   4f514:	bl	22a10 <fputs@plt+0x118a0>
   4f518:	str	r0, [r5, #36]	; 0x24
   4f51c:	str	r9, [sp]
   4f520:	ldr	r2, [sp, #72]	; 0x48
   4f524:	ldr	r3, [r6]
   4f528:	mov	r1, r5
   4f52c:	mov	r0, fp
   4f530:	bl	22c84 <fputs@plt+0x11b14>
   4f534:	ldr	r3, [r6, #8]
   4f538:	and	r2, r3, #1
   4f53c:	ldr	r3, [r5, #8]
   4f540:	orr	r3, r3, r2
   4f544:	str	r3, [r5, #8]
   4f548:	ldr	r3, [r6, #56]	; 0x38
   4f54c:	cmp	r3, #0
   4f550:	strne	r3, [r5, #56]	; 0x38
   4f554:	ldr	r5, [r5, #48]	; 0x30
   4f558:	strne	r9, [r6, #56]	; 0x38
   4f55c:	cmp	r5, #0
   4f560:	ldr	r6, [r6, #48]	; 0x30
   4f564:	bne	4f2e4 <fputs@plt+0x3e174>
   4f568:	b	4f328 <fputs@plt+0x3e1b8>
   4f56c:	str	r3, [sp, #84]	; 0x54
   4f570:	ldr	r3, [sp, #28]
   4f574:	mov	r0, fp
   4f578:	ldr	r1, [r3, #-12]
   4f57c:	bl	1e354 <fputs@plt+0xd1e4>
   4f580:	ldr	r3, [sp, #28]
   4f584:	mov	r1, r8
   4f588:	sub	r0, r3, #64	; 0x40
   4f58c:	mov	r2, #72	; 0x48
   4f590:	bl	10fe4 <memcpy@plt>
   4f594:	mov	r0, r8
   4f598:	mov	r2, #72	; 0x48
   4f59c:	mov	r1, r9
   4f5a0:	bl	10f48 <memset@plt>
   4f5a4:	ldr	r3, [sp, #84]	; 0x54
   4f5a8:	add	r8, r8, #72	; 0x48
   4f5ac:	add	r3, r3, #1
   4f5b0:	b	4f464 <fputs@plt+0x3e2f4>
   4f5b4:	mov	r3, #20
   4f5b8:	mul	r2, r3, r7
   4f5bc:	ldr	r3, [r8, #4]
   4f5c0:	add	r3, r3, r2
   4f5c4:	ldr	r1, [r3, #4]
   4f5c8:	cmp	r1, #0
   4f5cc:	bne	4f5fc <fputs@plt+0x3e48c>
   4f5d0:	ldr	r1, [r3, #8]
   4f5d4:	mov	r0, fp
   4f5d8:	str	r2, [sp, #56]	; 0x38
   4f5dc:	bl	20d6c <fputs@plt+0xfbfc>
   4f5e0:	str	r0, [sp, #28]
   4f5e4:	bl	14bb0 <fputs@plt+0x3a40>
   4f5e8:	ldr	r3, [r8, #4]
   4f5ec:	ldr	r2, [sp, #56]	; 0x38
   4f5f0:	ldr	r1, [sp, #28]
   4f5f4:	add	r3, r3, r2
   4f5f8:	str	r1, [r3, #4]
   4f5fc:	add	r7, r7, #1
   4f600:	b	4f494 <fputs@plt+0x3e324>
   4f604:	ldr	r1, [r3, #4]
   4f608:	mla	r1, ip, r2, r1
   4f60c:	add	r2, r2, #1
   4f610:	strh	r9, [r1, #16]
   4f614:	cmp	r2, r0
   4f618:	blt	4f604 <fputs@plt+0x3e494>
   4f61c:	str	r3, [r5, #44]	; 0x2c
   4f620:	str	r9, [r6, #44]	; 0x2c
   4f624:	b	4f4b8 <fputs@plt+0x3e348>
   4f628:	ldr	r1, [r5, #32]
   4f62c:	mov	r0, fp
   4f630:	bl	1fcb8 <fputs@plt+0xeb48>
   4f634:	str	r0, [r5, #32]
   4f638:	b	4f51c <fputs@plt+0x3e3ac>
   4f63c:	ldr	r3, [sp, #24]
   4f640:	str	r3, [sp, #44]	; 0x2c
   4f644:	b	4f0bc <fputs@plt+0x3df4c>
   4f648:	ldr	r8, [r5, #28]
   4f64c:	cmp	r8, #0
   4f650:	beq	4f68c <fputs@plt+0x3e51c>
   4f654:	ldr	fp, [r5, #32]
   4f658:	cmp	fp, #0
   4f65c:	beq	4fb88 <fputs@plt+0x3ea18>
   4f660:	mov	r3, #72	; 0x48
   4f664:	ldr	r2, [sp, #28]
   4f668:	mla	r3, r3, r7, r2
   4f66c:	ldrb	r3, [r3, #45]	; 0x2d
   4f670:	tst	r3, #16
   4f674:	bne	4f68c <fputs@plt+0x3e51c>
   4f678:	mov	r3, fp
   4f67c:	ldr	r2, [r5, #36]	; 0x24
   4f680:	mov	r1, #14
   4f684:	mov	r0, r9
   4f688:	bl	29404 <fputs@plt+0x18294>
   4f68c:	add	r7, r7, #1
   4f690:	add	r5, r5, #72	; 0x48
   4f694:	ldr	r3, [sp, #28]
   4f698:	ldr	r3, [r3]
   4f69c:	cmp	r7, r3
   4f6a0:	blt	4f648 <fputs@plt+0x3e4d8>
   4f6a4:	ldr	r3, [sl]
   4f6a8:	ldr	r5, [sl, #8]
   4f6ac:	str	r3, [sp, #36]	; 0x24
   4f6b0:	ldr	r3, [sl, #32]
   4f6b4:	ldr	fp, [sl, #36]	; 0x24
   4f6b8:	str	r3, [sp, #56]	; 0x38
   4f6bc:	ldr	r3, [sl, #40]	; 0x28
   4f6c0:	str	r3, [sp, #60]	; 0x3c
   4f6c4:	and	r3, r5, #1
   4f6c8:	strb	r3, [sp, #116]	; 0x74
   4f6cc:	and	r3, r5, #9
   4f6d0:	cmp	r3, #1
   4f6d4:	bne	4f70c <fputs@plt+0x3e59c>
   4f6d8:	mvn	r2, #0
   4f6dc:	ldr	r1, [sp, #36]	; 0x24
   4f6e0:	ldr	r0, [sp, #128]	; 0x80
   4f6e4:	bl	11204 <fputs@plt+0x94>
   4f6e8:	subs	r2, r0, #0
   4f6ec:	bne	4f70c <fputs@plt+0x3e59c>
   4f6f0:	bic	r5, r5, #1
   4f6f4:	str	r5, [sl, #8]
   4f6f8:	ldr	r1, [sp, #36]	; 0x24
   4f6fc:	ldr	r0, [sp, #40]	; 0x28
   4f700:	bl	22a10 <fputs@plt+0x118a0>
   4f704:	mov	fp, r0
   4f708:	str	r0, [sl, #36]	; 0x24
   4f70c:	ldr	r1, [sp, #128]	; 0x80
   4f710:	cmp	r1, #0
   4f714:	mvneq	r3, #0
   4f718:	streq	r3, [sp, #148]	; 0x94
   4f71c:	beq	4f77c <fputs@plt+0x3e60c>
   4f720:	ldr	r3, [sp, #36]	; 0x24
   4f724:	mov	r2, #0
   4f728:	mov	r0, r4
   4f72c:	ldr	r3, [r3]
   4f730:	bl	35e78 <fputs@plt+0x24d08>
   4f734:	ldr	r2, [r4, #72]	; 0x48
   4f738:	ldr	r1, [sp, #36]	; 0x24
   4f73c:	add	r3, r2, #1
   4f740:	str	r3, [r4, #72]	; 0x48
   4f744:	ldr	r3, [sp, #128]	; 0x80
   4f748:	mvn	ip, #5
   4f74c:	ldr	r1, [r1]
   4f750:	ldr	r3, [r3]
   4f754:	str	r2, [sp, #136]	; 0x88
   4f758:	add	r3, r3, #1
   4f75c:	add	r3, r3, r1
   4f760:	mov	r1, #57	; 0x39
   4f764:	stmib	sp, {r0, ip}
   4f768:	mov	r0, #0
   4f76c:	str	r0, [sp]
   4f770:	mov	r0, r9
   4f774:	bl	2902c <fputs@plt+0x17ebc>
   4f778:	str	r0, [sp, #148]	; 0x94
   4f77c:	ldr	r3, [sp, #32]
   4f780:	ldrb	r3, [r3]
   4f784:	cmp	r3, #12
   4f788:	bne	4f7a8 <fputs@plt+0x3e638>
   4f78c:	ldr	r3, [sp, #36]	; 0x24
   4f790:	ldr	r2, [sp, #32]
   4f794:	mov	r1, #57	; 0x39
   4f798:	ldr	r3, [r3]
   4f79c:	ldr	r2, [r2, #4]
   4f7a0:	mov	r0, r9
   4f7a4:	bl	29404 <fputs@plt+0x18294>
   4f7a8:	ldr	r0, [r9, #24]
   4f7ac:	bl	28e04 <fputs@plt+0x17c94>
   4f7b0:	mov	r3, #320	; 0x140
   4f7b4:	strh	r3, [sl, #6]
   4f7b8:	mov	r1, sl
   4f7bc:	str	r0, [sp, #100]	; 0x64
   4f7c0:	mov	r2, r0
   4f7c4:	mov	r0, r4
   4f7c8:	bl	51d08 <fputs@plt+0x40b98>
   4f7cc:	ldr	r3, [sl, #12]
   4f7d0:	cmp	r3, #0
   4f7d4:	bne	4f800 <fputs@plt+0x3e690>
   4f7d8:	ldr	r1, [sp, #148]	; 0x94
   4f7dc:	cmp	r1, #0
   4f7e0:	blt	4f800 <fputs@plt+0x3e690>
   4f7e4:	mov	r0, r9
   4f7e8:	bl	16e74 <fputs@plt+0x5d04>
   4f7ec:	mov	r3, #58	; 0x3a
   4f7f0:	strb	r3, [r0]
   4f7f4:	ldrb	r3, [sp, #156]	; 0x9c
   4f7f8:	orr	r3, r3, #1
   4f7fc:	strb	r3, [sp, #156]	; 0x9c
   4f800:	ldr	r3, [sl, #8]
   4f804:	ands	r3, r3, #1
   4f808:	beq	4f864 <fputs@plt+0x3e6f4>
   4f80c:	ldr	r5, [r4, #72]	; 0x48
   4f810:	ldr	r1, [sl]
   4f814:	add	r3, r5, #1
   4f818:	str	r3, [r4, #72]	; 0x48
   4f81c:	mov	r3, #0
   4f820:	mov	r2, r3
   4f824:	mov	r0, r4
   4f828:	str	r5, [sp, #120]	; 0x78
   4f82c:	bl	35e78 <fputs@plt+0x24d08>
   4f830:	mvn	r3, #5
   4f834:	mov	r2, r5
   4f838:	mov	r1, #57	; 0x39
   4f83c:	stmib	sp, {r0, r3}
   4f840:	mov	r3, #0
   4f844:	str	r3, [sp]
   4f848:	mov	r0, r9
   4f84c:	bl	2902c <fputs@plt+0x17ebc>
   4f850:	mov	r1, #8
   4f854:	str	r0, [sp, #124]	; 0x7c
   4f858:	mov	r0, r9
   4f85c:	bl	1bd68 <fputs@plt+0xabf8>
   4f860:	mov	r3, #3
   4f864:	strb	r3, [sp, #117]	; 0x75
   4f868:	ldr	r3, [sp, #44]	; 0x2c
   4f86c:	eor	r3, r3, #1
   4f870:	cmp	fp, #0
   4f874:	movne	r3, #0
   4f878:	andeq	r3, r3, #1
   4f87c:	cmp	r3, #0
   4f880:	beq	4fddc <fputs@plt+0x3ec6c>
   4f884:	ldrsh	r2, [sl, #6]
   4f888:	ldrb	r3, [sp, #116]	; 0x74
   4f88c:	ldr	r1, [sp, #28]
   4f890:	str	r2, [sp, #8]
   4f894:	ldr	r2, [sl, #8]
   4f898:	cmp	r3, #0
   4f89c:	movne	r3, #1024	; 0x400
   4f8a0:	moveq	r3, #0
   4f8a4:	and	r2, r2, #16384	; 0x4000
   4f8a8:	orr	r3, r3, r2
   4f8ac:	str	r3, [sp, #4]
   4f8b0:	ldr	r3, [sl]
   4f8b4:	ldr	r2, [sp, #56]	; 0x38
   4f8b8:	str	r3, [sp]
   4f8bc:	mov	r0, r4
   4f8c0:	ldr	r3, [sp, #128]	; 0x80
   4f8c4:	bl	4bd78 <fputs@plt+0x3ac08>
   4f8c8:	subs	r5, r0, #0
   4f8cc:	beq	5049c <fputs@plt+0x3f32c>
   4f8d0:	ldrsh	r3, [r5, #32]
   4f8d4:	ldrsh	r2, [sl, #6]
   4f8d8:	cmp	r2, r3
   4f8dc:	strhgt	r3, [sl, #6]
   4f8e0:	ldrb	r3, [sp, #116]	; 0x74
   4f8e4:	cmp	r3, #0
   4f8e8:	beq	4f8f8 <fputs@plt+0x3e788>
   4f8ec:	ldrb	r3, [r5, #42]	; 0x2a
   4f8f0:	cmp	r3, #0
   4f8f4:	strbne	r3, [sp, #117]	; 0x75
   4f8f8:	ldr	r2, [sp, #128]	; 0x80
   4f8fc:	cmp	r2, #0
   4f900:	beq	4f91c <fputs@plt+0x3e7ac>
   4f904:	ldrsb	r3, [r5, #38]	; 0x26
   4f908:	ldr	r2, [r2]
   4f90c:	cmp	r2, r3
   4f910:	str	r3, [sp, #132]	; 0x84
   4f914:	moveq	r3, #0
   4f918:	streq	r3, [sp, #128]	; 0x80
   4f91c:	ldr	r1, [sp, #148]	; 0x94
   4f920:	cmp	r1, #0
   4f924:	blt	4f93c <fputs@plt+0x3e7cc>
   4f928:	ldr	r3, [sp, #128]	; 0x80
   4f92c:	cmp	r3, #0
   4f930:	bne	4f93c <fputs@plt+0x3e7cc>
   4f934:	mov	r0, r9
   4f938:	bl	25474 <fputs@plt+0x14304>
   4f93c:	ldr	r3, [r5, #52]	; 0x34
   4f940:	mov	r0, r4
   4f944:	str	r3, [sp, #16]
   4f948:	ldr	r3, [r5, #48]	; 0x30
   4f94c:	ldr	r2, [sp, #36]	; 0x24
   4f950:	str	r3, [sp, #12]
   4f954:	ldr	r3, [sp, #32]
   4f958:	mov	r1, sl
   4f95c:	str	r3, [sp, #8]
   4f960:	add	r3, sp, #116	; 0x74
   4f964:	str	r3, [sp, #4]
   4f968:	add	r3, sp, #128	; 0x80
   4f96c:	str	r3, [sp]
   4f970:	mvn	r3, #0
   4f974:	bl	524b8 <fputs@plt+0x41348>
   4f978:	mov	r0, r5
   4f97c:	bl	299a0 <fputs@plt+0x18830>
   4f980:	ldrb	r3, [sp, #117]	; 0x75
   4f984:	cmp	r3, #3
   4f988:	bne	4f998 <fputs@plt+0x3e828>
   4f98c:	ldr	r1, [pc, #1144]	; 4fe0c <fputs@plt+0x3ec9c>
   4f990:	mov	r0, r4
   4f994:	bl	11cb4 <fputs@plt+0xb44>
   4f998:	ldr	r3, [sp, #128]	; 0x80
   4f99c:	cmp	r3, #0
   4f9a0:	beq	5066c <fputs@plt+0x3f4fc>
   4f9a4:	ldr	r1, [sp, #132]	; 0x84
   4f9a8:	ldr	r3, [pc, #1104]	; 4fe00 <fputs@plt+0x3ec90>
   4f9ac:	ldr	r2, [pc, #1104]	; 4fe04 <fputs@plt+0x3ec94>
   4f9b0:	cmp	r1, #0
   4f9b4:	movgt	r1, r3
   4f9b8:	movle	r1, r2
   4f9bc:	mov	r0, r4
   4f9c0:	bl	11cb4 <fputs@plt+0xb44>
   4f9c4:	ldr	r3, [sp, #36]	; 0x24
   4f9c8:	ldr	r5, [r4, #8]
   4f9cc:	ldr	r3, [r3]
   4f9d0:	ldr	r0, [r5, #24]
   4f9d4:	str	r3, [sp, #60]	; 0x3c
   4f9d8:	ldr	r3, [sp, #152]	; 0x98
   4f9dc:	str	r3, [sp, #52]	; 0x34
   4f9e0:	bl	28e04 <fputs@plt+0x17c94>
   4f9e4:	ldr	r3, [sp, #32]
   4f9e8:	ldr	r7, [sp, #128]	; 0x80
   4f9ec:	ldrb	r3, [r3]
   4f9f0:	str	r3, [sp, #48]	; 0x30
   4f9f4:	ldr	r3, [sp, #32]
   4f9f8:	ldr	r3, [r3, #4]
   4f9fc:	str	r3, [sp, #56]	; 0x38
   4fa00:	ldr	r3, [sp, #144]	; 0x90
   4fa04:	cmp	r3, #0
   4fa08:	str	r0, [sp, #64]	; 0x40
   4fa0c:	beq	4fa38 <fputs@plt+0x3e8c8>
   4fa10:	ldr	r2, [sp, #140]	; 0x8c
   4fa14:	mov	r1, #14
   4fa18:	mov	r0, r5
   4fa1c:	bl	29404 <fputs@plt+0x18294>
   4fa20:	ldr	r1, [sp, #52]	; 0x34
   4fa24:	mov	r0, r5
   4fa28:	bl	2956c <fputs@plt+0x183fc>
   4fa2c:	ldr	r1, [sp, #144]	; 0x90
   4fa30:	mov	r0, r5
   4fa34:	bl	16e4c <fputs@plt+0x5cdc>
   4fa38:	ldr	r3, [sp, #136]	; 0x88
   4fa3c:	str	r3, [sp, #44]	; 0x2c
   4fa40:	ldr	r3, [sp, #48]	; 0x30
   4fa44:	and	r3, r3, #251	; 0xfb
   4fa48:	cmp	r3, #9
   4fa4c:	bne	50534 <fputs@plt+0x3f3c4>
   4fa50:	ldr	r3, [sp, #32]
   4fa54:	ldr	fp, [sp, #24]
   4fa58:	ldr	r6, [r3, #8]
   4fa5c:	ldr	r3, [sp, #60]	; 0x3c
   4fa60:	str	r3, [sp, #72]	; 0x48
   4fa64:	ldr	r3, [r7]
   4fa68:	ldr	r8, [sp, #132]	; 0x84
   4fa6c:	sub	r3, r3, r8
   4fa70:	str	r3, [sp, #80]	; 0x50
   4fa74:	ldrb	r3, [sp, #156]	; 0x9c
   4fa78:	tst	r3, #1
   4fa7c:	beq	50558 <fputs@plt+0x3f3e8>
   4fa80:	ldr	r8, [r4, #76]	; 0x4c
   4fa84:	ldr	r7, [r4, #72]	; 0x48
   4fa88:	add	r3, r8, #1
   4fa8c:	ldr	r8, [sp, #144]	; 0x90
   4fa90:	str	r3, [sp, #68]	; 0x44
   4fa94:	str	r3, [r4, #76]	; 0x4c
   4fa98:	cmp	r8, #0
   4fa9c:	add	r3, r7, #1
   4faa0:	str	r3, [r4, #72]	; 0x48
   4faa4:	beq	4fab4 <fputs@plt+0x3e944>
   4faa8:	mov	r0, r4
   4faac:	bl	293b8 <fputs@plt+0x18248>
   4fab0:	mov	r8, r0
   4fab4:	ldr	r3, [sp, #80]	; 0x50
   4fab8:	ldr	r2, [sp, #72]	; 0x48
   4fabc:	add	r3, r3, #1
   4fac0:	add	r3, r3, r2
   4fac4:	str	r3, [sp]
   4fac8:	mov	r2, r7
   4facc:	ldr	r3, [sp, #68]	; 0x44
   4fad0:	mov	r1, #60	; 0x3c
   4fad4:	mov	r0, r5
   4fad8:	bl	28f0c <fputs@plt+0x17d9c>
   4fadc:	cmp	r8, #0
   4fae0:	beq	4faf0 <fputs@plt+0x3e980>
   4fae4:	mov	r1, r8
   4fae8:	mov	r0, r5
   4faec:	bl	1e06c <fputs@plt+0xcefc>
   4faf0:	ldr	r3, [sp, #52]	; 0x34
   4faf4:	ldr	r2, [sp, #44]	; 0x2c
   4faf8:	mov	r1, #106	; 0x6a
   4fafc:	mov	r0, r5
   4fb00:	bl	29404 <fputs@plt+0x18294>
   4fb04:	ldr	r2, [sp, #64]	; 0x40
   4fb08:	ldr	r1, [sl, #16]
   4fb0c:	add	r3, r0, #1
   4fb10:	mov	r0, r5
   4fb14:	str	r3, [sp, #76]	; 0x4c
   4fb18:	bl	295c8 <fputs@plt+0x18458>
   4fb1c:	str	r7, [sp]
   4fb20:	ldr	r3, [sp, #68]	; 0x44
   4fb24:	ldr	r2, [sp, #44]	; 0x2c
   4fb28:	mov	r1, #100	; 0x64
   4fb2c:	mov	r0, r5
   4fb30:	bl	28f0c <fputs@plt+0x17d9c>
   4fb34:	ldr	r8, [sp, #24]
   4fb38:	ldr	r3, [sp, #80]	; 0x50
   4fb3c:	mov	sl, #47	; 0x2f
   4fb40:	add	r8, r8, r3
   4fb44:	ldr	r3, [sp, #72]	; 0x48
   4fb48:	ldr	r2, [sp, #24]
   4fb4c:	cmp	r3, r2
   4fb50:	bgt	50590 <fputs@plt+0x3f420>
   4fb54:	ldr	r3, [sp, #48]	; 0x30
   4fb58:	cmp	r3, #11
   4fb5c:	beq	5068c <fputs@plt+0x3f51c>
   4fb60:	cmp	r3, #12
   4fb64:	beq	505c4 <fputs@plt+0x3f454>
   4fb68:	cmp	r3, #10
   4fb6c:	bne	506e0 <fputs@plt+0x3f570>
   4fb70:	mov	r3, #1
   4fb74:	ldr	r2, [sp, #56]	; 0x38
   4fb78:	mov	r1, r6
   4fb7c:	mov	r0, r4
   4fb80:	bl	295f4 <fputs@plt+0x18484>
   4fb84:	b	505fc <fputs@plt+0x3f48c>
   4fb88:	add	r1, sp, #160	; 0xa0
   4fb8c:	mov	r0, sl
   4fb90:	str	fp, [sp, #160]	; 0xa0
   4fb94:	bl	171dc <fputs@plt+0x606c>
   4fb98:	ldr	r3, [r4, #464]	; 0x1d0
   4fb9c:	ldr	r2, [sp, #160]	; 0xa0
   4fba0:	add	r3, r3, r2
   4fba4:	str	r3, [r4, #464]	; 0x1d0
   4fba8:	ldrb	r3, [r5, #44]	; 0x2c
   4fbac:	tst	r3, #32
   4fbb0:	bne	4fbc8 <fputs@plt+0x3ea58>
   4fbb4:	ldr	r3, [r5, #52]	; 0x34
   4fbb8:	ldr	r2, [sl, #32]
   4fbbc:	mov	r1, r8
   4fbc0:	ldr	r0, [sp, #40]	; 0x28
   4fbc4:	bl	22d80 <fputs@plt+0x11c10>
   4fbc8:	cmp	r7, #0
   4fbcc:	bne	4fd00 <fputs@plt+0x3eb90>
   4fbd0:	ldr	r3, [sp, #28]
   4fbd4:	ldr	r3, [r3]
   4fbd8:	cmp	r3, #1
   4fbdc:	beq	4fbf0 <fputs@plt+0x3ea80>
   4fbe0:	ldr	r3, [sp, #28]
   4fbe4:	ldrb	r3, [r3, #116]	; 0x74
   4fbe8:	tst	r3, #10
   4fbec:	beq	4fd00 <fputs@plt+0x3eb90>
   4fbf0:	ldr	r3, [sl, #8]
   4fbf4:	tst	r3, #2
   4fbf8:	bne	4fd00 <fputs@plt+0x3eb90>
   4fbfc:	ldr	r3, [sp, #40]	; 0x28
   4fc00:	ldrh	r6, [r3, #64]	; 0x40
   4fc04:	ands	r6, r6, #256	; 0x100
   4fc08:	bne	4fd00 <fputs@plt+0x3eb90>
   4fc0c:	ldr	r2, [r4, #76]	; 0x4c
   4fc10:	ldr	r3, [sp, #28]
   4fc14:	ldr	fp, [r9, #32]
   4fc18:	add	r2, r2, #1
   4fc1c:	str	r2, [r4, #76]	; 0x4c
   4fc20:	str	r2, [r3, #36]	; 0x24
   4fc24:	add	r3, fp, #1
   4fc28:	str	r3, [sp]
   4fc2c:	mov	r1, #16
   4fc30:	mov	r3, r6
   4fc34:	mov	r0, r9
   4fc38:	bl	28f0c <fputs@plt+0x17d9c>
   4fc3c:	ldr	r3, [sp, #28]
   4fc40:	add	r2, fp, #1
   4fc44:	mov	r1, r8
   4fc48:	str	r2, [r3, #32]
   4fc4c:	ldr	r3, [r3, #36]	; 0x24
   4fc50:	mov	r2, #13
   4fc54:	strb	r2, [sp, #160]	; 0xa0
   4fc58:	ldr	r2, [sp, #28]
   4fc5c:	str	r3, [sp, #164]	; 0xa4
   4fc60:	ldr	r3, [r4, #472]	; 0x1d8
   4fc64:	strb	r6, [sp, #161]	; 0xa1
   4fc68:	str	r6, [sp, #168]	; 0xa8
   4fc6c:	str	r6, [sp, #172]	; 0xac
   4fc70:	mov	r0, r4
   4fc74:	strb	r3, [r2, #48]	; 0x30
   4fc78:	add	r2, sp, #160	; 0xa0
   4fc7c:	bl	4ed20 <fputs@plt+0x3dbb0>
   4fc80:	ldr	r3, [sp, #28]
   4fc84:	ldrh	r2, [r8, #6]
   4fc88:	mov	r0, r9
   4fc8c:	ldr	r3, [r3, #24]
   4fc90:	strh	r2, [r3, #38]	; 0x26
   4fc94:	ldr	r3, [sp, #28]
   4fc98:	ldr	r2, [sp, #28]
   4fc9c:	ldrb	r3, [r3, #45]	; 0x2d
   4fca0:	ldr	r1, [r2, #36]	; 0x24
   4fca4:	orr	r3, r3, #16
   4fca8:	strb	r3, [r2, #45]	; 0x2d
   4fcac:	ldr	r3, [sp, #168]	; 0xa8
   4fcb0:	str	r3, [r2, #40]	; 0x28
   4fcb4:	bl	293dc <fputs@plt+0x1826c>
   4fcb8:	mov	r1, fp
   4fcbc:	mov	r0, r9
   4fcc0:	bl	1e06c <fputs@plt+0xcefc>
   4fcc4:	strb	r6, [r4, #19]
   4fcc8:	str	r6, [r4, #60]	; 0x3c
   4fccc:	ldr	r3, [sp, #40]	; 0x28
   4fcd0:	ldrb	r3, [r3, #69]	; 0x45
   4fcd4:	cmp	r3, #0
   4fcd8:	bne	50734 <fputs@plt+0x3f5c4>
   4fcdc:	add	r1, sp, #116	; 0x74
   4fce0:	mov	r0, sl
   4fce4:	str	r3, [sp, #116]	; 0x74
   4fce8:	bl	171dc <fputs@plt+0x606c>
   4fcec:	ldr	r3, [r4, #464]	; 0x1d0
   4fcf0:	ldr	r2, [sp, #116]	; 0x74
   4fcf4:	sub	r3, r3, r2
   4fcf8:	str	r3, [r4, #464]	; 0x1d0
   4fcfc:	b	4f68c <fputs@plt+0x3e51c>
   4fd00:	ldr	r3, [r4, #76]	; 0x4c
   4fd04:	mov	r2, #0
   4fd08:	add	r3, r3, #1
   4fd0c:	str	r3, [r4, #76]	; 0x4c
   4fd10:	mov	r1, #22
   4fd14:	str	r3, [r5, #36]	; 0x24
   4fd18:	mov	r0, r9
   4fd1c:	bl	29404 <fputs@plt+0x18294>
   4fd20:	ldr	r2, [sp, #28]
   4fd24:	add	r3, r0, #1
   4fd28:	str	r3, [r5, #32]
   4fd2c:	mov	r3, #72	; 0x48
   4fd30:	mov	r6, r0
   4fd34:	mla	r3, r3, r7, r2
   4fd38:	ldrb	r3, [r3, #45]	; 0x2d
   4fd3c:	tst	r3, #8
   4fd40:	bne	4fd50 <fputs@plt+0x3ebe0>
   4fd44:	mov	r0, r4
   4fd48:	bl	293b8 <fputs@plt+0x18248>
   4fd4c:	mov	fp, r0
   4fd50:	ldr	r3, [r5, #52]	; 0x34
   4fd54:	mov	r2, #12
   4fd58:	str	r3, [sp, #164]	; 0xa4
   4fd5c:	mov	r3, #0
   4fd60:	strb	r3, [sp, #161]	; 0xa1
   4fd64:	str	r3, [sp, #168]	; 0xa8
   4fd68:	str	r3, [sp, #172]	; 0xac
   4fd6c:	ldr	r3, [r4, #472]	; 0x1d8
   4fd70:	strb	r2, [sp, #160]	; 0xa0
   4fd74:	mov	r1, r8
   4fd78:	strb	r3, [r5, #48]	; 0x30
   4fd7c:	add	r2, sp, #160	; 0xa0
   4fd80:	mov	r0, r4
   4fd84:	bl	4ed20 <fputs@plt+0x3dbb0>
   4fd88:	ldr	r3, [r5, #24]
   4fd8c:	ldrh	r2, [r8, #6]
   4fd90:	cmp	fp, #0
   4fd94:	strh	r2, [r3, #38]	; 0x26
   4fd98:	beq	4fda8 <fputs@plt+0x3ec38>
   4fd9c:	mov	r1, fp
   4fda0:	mov	r0, r9
   4fda4:	bl	1e06c <fputs@plt+0xcefc>
   4fda8:	ldr	r2, [r5, #36]	; 0x24
   4fdac:	mov	r1, #15
   4fdb0:	mov	r0, r9
   4fdb4:	bl	293a0 <fputs@plt+0x18230>
   4fdb8:	mov	r1, r6
   4fdbc:	mov	r2, r0
   4fdc0:	mov	r0, r9
   4fdc4:	bl	16e74 <fputs@plt+0x5d04>
   4fdc8:	mov	r3, #0
   4fdcc:	str	r2, [r0, #4]
   4fdd0:	strb	r3, [r4, #19]
   4fdd4:	str	r3, [r4, #60]	; 0x3c
   4fdd8:	b	4fccc <fputs@plt+0x3eb5c>
   4fddc:	cmp	fp, #0
   4fde0:	ldrne	r1, [sl]
   4fde4:	ldrne	r2, [r1]
   4fde8:	ldrne	r1, [r1, #4]
   4fdec:	bne	4fe30 <fputs@plt+0x3ecc0>
   4fdf0:	strh	fp, [sl, #6]
   4fdf4:	b	4fe5c <fputs@plt+0x3ecec>
   4fdf8:	andeq	r8, r7, fp, lsl #30
   4fdfc:	andeq	r8, r7, r3, asr pc
   4fe00:	strdeq	r8, [r7], -r4
   4fe04:	andeq	r8, r7, r2, lsl #30
   4fe08:	ldrdeq	r8, [r7], -r4
   4fe0c:	andeq	r8, r7, fp, asr #29
   4fe10:	andeq	r8, r7, sp, lsl #31
   4fe14:	muleq	r7, r1, pc	; <UNPREDICTABLE>
   4fe18:	ldrdeq	r1, [r7], -ip
   4fe1c:	ldrdeq	r8, [r7], -sp
   4fe20:	andeq	r8, r7, fp, ror pc
   4fe24:	strh	r3, [r1, #18]
   4fe28:	sub	r2, r2, #1
   4fe2c:	add	r1, r1, #20
   4fe30:	cmp	r2, #0
   4fe34:	bgt	4fe24 <fputs@plt+0x3ecb4>
   4fe38:	ldr	r3, [fp]
   4fe3c:	ldr	r2, [fp, #4]
   4fe40:	mov	r1, #0
   4fe44:	cmp	r3, #0
   4fe48:	bgt	501ec <fputs@plt+0x3f07c>
   4fe4c:	ldrsh	r3, [sl, #6]
   4fe50:	cmp	r3, #66	; 0x42
   4fe54:	movgt	r3, #66	; 0x42
   4fe58:	strhgt	r3, [sl, #6]
   4fe5c:	mvn	r2, #0
   4fe60:	ldr	r1, [sp, #128]	; 0x80
   4fe64:	mov	r0, fp
   4fe68:	bl	11204 <fputs@plt+0x94>
   4fe6c:	mov	r8, r0
   4fe70:	ldr	r0, [r9, #24]
   4fe74:	bl	28e04 <fputs@plt+0x17c94>
   4fe78:	mov	r2, #32
   4fe7c:	mov	r1, #0
   4fe80:	str	r0, [sp, #44]	; 0x2c
   4fe84:	add	r0, sp, #160	; 0xa0
   4fe88:	bl	10f48 <memset@plt>
   4fe8c:	ldr	r3, [sp, #28]
   4fe90:	cmp	fp, #0
   4fe94:	str	r3, [sp, #164]	; 0xa4
   4fe98:	add	r3, sp, #192	; 0xc0
   4fe9c:	str	r3, [sp, #172]	; 0xac
   4fea0:	ldr	r3, [r4, #76]	; 0x4c
   4fea4:	ldr	r1, [sp, #36]	; 0x24
   4fea8:	add	r3, r3, #1
   4feac:	str	r3, [sp, #208]	; 0xd0
   4feb0:	ldrne	r3, [fp]
   4feb4:	ldreq	r3, [sp, #24]
   4feb8:	add	r0, sp, #160	; 0xa0
   4febc:	str	r3, [sp, #204]	; 0xcc
   4fec0:	str	r4, [sp, #160]	; 0xa0
   4fec4:	str	fp, [sp, #216]	; 0xd8
   4fec8:	bl	1c25c <fputs@plt+0xb0ec>
   4fecc:	ldr	r1, [sp, #128]	; 0x80
   4fed0:	add	r0, sp, #160	; 0xa0
   4fed4:	bl	1c25c <fputs@plt+0xb0ec>
   4fed8:	ldr	r3, [sp, #60]	; 0x3c
   4fedc:	cmp	r3, #0
   4fee0:	beq	4fef0 <fputs@plt+0x3ed80>
   4fee4:	mov	r1, r3
   4fee8:	add	r0, sp, #160	; 0xa0
   4feec:	bl	1c20c <fputs@plt+0xb09c>
   4fef0:	ldr	r5, [sp, #24]
   4fef4:	ldr	r3, [sp, #224]	; 0xe0
   4fef8:	str	r3, [sp, #228]	; 0xe4
   4fefc:	ldr	r2, [sp, #236]	; 0xec
   4ff00:	cmp	r5, r2
   4ff04:	blt	501fc <fputs@plt+0x3f08c>
   4ff08:	ldr	r3, [r4, #76]	; 0x4c
   4ff0c:	str	r3, [sp, #212]	; 0xd4
   4ff10:	ldr	r3, [sp, #40]	; 0x28
   4ff14:	ldrb	r5, [r3, #69]	; 0x45
   4ff18:	cmp	r5, #0
   4ff1c:	bne	5049c <fputs@plt+0x3f32c>
   4ff20:	cmp	fp, #0
   4ff24:	beq	50300 <fputs@plt+0x3f190>
   4ff28:	ldr	r3, [r4, #72]	; 0x48
   4ff2c:	mov	r1, fp
   4ff30:	add	r2, r3, #1
   4ff34:	str	r2, [r4, #72]	; 0x48
   4ff38:	str	r3, [sp, #196]	; 0xc4
   4ff3c:	mov	r2, r5
   4ff40:	ldr	r3, [sp, #224]	; 0xe0
   4ff44:	mov	r0, r4
   4ff48:	bl	35e78 <fputs@plt+0x24d08>
   4ff4c:	mvn	r3, #5
   4ff50:	mov	r1, #58	; 0x3a
   4ff54:	str	r3, [sp, #8]
   4ff58:	ldr	r2, [sp, #196]	; 0xc4
   4ff5c:	ldr	r3, [sp, #204]	; 0xcc
   4ff60:	str	r5, [sp]
   4ff64:	str	r0, [sp, #52]	; 0x34
   4ff68:	str	r0, [sp, #4]
   4ff6c:	mov	r0, r9
   4ff70:	bl	2902c <fputs@plt+0x17ebc>
   4ff74:	ldr	r3, [r4, #76]	; 0x4c
   4ff78:	add	r2, r3, #1
   4ff7c:	str	r2, [sp, #76]	; 0x4c
   4ff80:	add	r2, r3, #2
   4ff84:	add	r3, r3, #3
   4ff88:	str	r3, [r4, #76]	; 0x4c
   4ff8c:	str	r2, [sp, #80]	; 0x50
   4ff90:	str	r3, [sp, #48]	; 0x30
   4ff94:	str	r0, [sp, #108]	; 0x6c
   4ff98:	ldr	r0, [r9, #24]
   4ff9c:	bl	28e04 <fputs@plt+0x17c94>
   4ffa0:	ldr	r3, [r4, #76]	; 0x4c
   4ffa4:	add	r3, r3, #1
   4ffa8:	str	r3, [r4, #76]	; 0x4c
   4ffac:	str	r3, [sp, #64]	; 0x40
   4ffb0:	str	r0, [sp, #84]	; 0x54
   4ffb4:	ldr	r0, [r9, #24]
   4ffb8:	bl	28e04 <fputs@plt+0x17c94>
   4ffbc:	ldr	r2, [r4, #76]	; 0x4c
   4ffc0:	mov	r1, #22
   4ffc4:	add	r3, r2, #1
   4ffc8:	str	r3, [sp, #68]	; 0x44
   4ffcc:	ldr	r3, [fp]
   4ffd0:	add	r2, r2, r3
   4ffd4:	add	r3, r3, r2
   4ffd8:	str	r2, [sp, #104]	; 0x68
   4ffdc:	str	r3, [r4, #76]	; 0x4c
   4ffe0:	mov	r2, r5
   4ffe4:	ldr	r3, [sp, #80]	; 0x50
   4ffe8:	str	r0, [sp, #88]	; 0x58
   4ffec:	mov	r0, r9
   4fff0:	bl	29404 <fputs@plt+0x18294>
   4fff4:	ldr	r3, [sp, #76]	; 0x4c
   4fff8:	mov	r2, r5
   4fffc:	mov	r1, #22
   50000:	mov	r0, r9
   50004:	bl	29404 <fputs@plt+0x18294>
   50008:	ldr	r2, [sp, #68]	; 0x44
   5000c:	ldr	r3, [fp]
   50010:	mov	r1, #25
   50014:	add	r3, r2, r3
   50018:	sub	r3, r3, #1
   5001c:	str	r3, [sp]
   50020:	mov	r0, r9
   50024:	mov	r3, r2
   50028:	mov	r2, r5
   5002c:	bl	28f0c <fputs@plt+0x17d9c>
   50030:	ldr	r3, [sp, #88]	; 0x58
   50034:	ldr	r2, [sp, #64]	; 0x40
   50038:	mov	r1, #14
   5003c:	mov	r0, r9
   50040:	bl	29404 <fputs@plt+0x18294>
   50044:	cmp	r8, #0
   50048:	movne	r3, #256	; 0x100
   5004c:	moveq	r3, #2304	; 0x900
   50050:	str	r5, [sp]
   50054:	ldr	r2, [sp, #56]	; 0x38
   50058:	ldr	r1, [sp, #28]
   5005c:	mov	r0, r4
   50060:	stmib	sp, {r3, r5}
   50064:	mov	r3, fp
   50068:	bl	4bd78 <fputs@plt+0x3ac08>
   5006c:	subs	r3, r0, #0
   50070:	str	r3, [sp, #72]	; 0x48
   50074:	beq	5049c <fputs@plt+0x3f32c>
   50078:	ldrsb	r2, [r3, #38]	; 0x26
   5007c:	ldr	r3, [fp]
   50080:	cmp	r2, r3
   50084:	beq	50768 <fputs@plt+0x3f5f8>
   50088:	ldrb	r3, [sp, #116]	; 0x74
   5008c:	cmp	r3, #0
   50090:	ldreq	r1, [pc, #-656]	; 4fe08 <fputs@plt+0x3ec98>
   50094:	beq	500ac <fputs@plt+0x3ef3c>
   50098:	ldr	r3, [sl, #8]
   5009c:	ldr	r1, [pc, #-668]	; 4fe08 <fputs@plt+0x3ec98>
   500a0:	tst	r3, #1
   500a4:	ldr	r3, [pc, #-672]	; 4fe0c <fputs@plt+0x3ec9c>
   500a8:	moveq	r1, r3
   500ac:	mov	r0, r4
   500b0:	bl	11cb4 <fputs@plt+0xb44>
   500b4:	ldr	r5, [fp]
   500b8:	ldr	r1, [sp, #224]	; 0xe0
   500bc:	ldr	r2, [sp, #220]	; 0xdc
   500c0:	ldr	r3, [sp, #24]
   500c4:	mov	r6, r5
   500c8:	cmp	r3, r1
   500cc:	blt	50230 <fputs@plt+0x3f0c0>
   500d0:	mov	r1, r6
   500d4:	mov	r0, r4
   500d8:	bl	174c8 <fputs@plt+0x6358>
   500dc:	mov	r7, r0
   500e0:	mov	r0, r4
   500e4:	bl	1e810 <fputs@plt+0xd6a0>
   500e8:	mov	r3, #0
   500ec:	str	r3, [sp]
   500f0:	mov	r2, r7
   500f4:	mov	r1, fp
   500f8:	mov	r0, r4
   500fc:	bl	52008 <fputs@plt+0x40e98>
   50100:	ldr	r3, [sp, #24]
   50104:	str	r3, [sp, #56]	; 0x38
   50108:	ldr	r2, [sp, #56]	; 0x38
   5010c:	ldr	r3, [sp, #224]	; 0xe0
   50110:	cmp	r2, r3
   50114:	blt	50248 <fputs@plt+0x3f0d8>
   50118:	mov	r0, r4
   5011c:	bl	17498 <fputs@plt+0x6328>
   50120:	mov	r3, r6
   50124:	mov	r2, r7
   50128:	mov	r1, #49	; 0x31
   5012c:	mov	r5, r0
   50130:	str	r0, [sp]
   50134:	mov	r0, r9
   50138:	bl	28f0c <fputs@plt+0x17d9c>
   5013c:	mov	r3, r5
   50140:	ldr	r2, [sp, #196]	; 0xc4
   50144:	mov	r1, #109	; 0x6d
   50148:	mov	r0, r9
   5014c:	bl	29404 <fputs@plt+0x18294>
   50150:	mov	r1, r5
   50154:	mov	r0, r4
   50158:	bl	1c98c <fputs@plt+0xb81c>
   5015c:	mov	r2, r6
   50160:	mov	r1, r7
   50164:	mov	r0, r4
   50168:	bl	1e9d8 <fputs@plt+0xd868>
   5016c:	ldr	r0, [sp, #72]	; 0x48
   50170:	bl	299a0 <fputs@plt+0x18830>
   50174:	ldr	r5, [r4, #72]	; 0x48
   50178:	mov	r0, r4
   5017c:	add	r3, r5, #1
   50180:	str	r3, [r4, #72]	; 0x48
   50184:	str	r5, [sp, #200]	; 0xc8
   50188:	bl	17498 <fputs@plt+0x6328>
   5018c:	str	r6, [sp]
   50190:	mov	r2, r5
   50194:	mov	r1, #60	; 0x3c
   50198:	mov	r6, #1
   5019c:	mov	r3, r0
   501a0:	mov	r7, r0
   501a4:	mov	r0, r9
   501a8:	bl	28f0c <fputs@plt+0x17d9c>
   501ac:	ldr	r3, [sp, #44]	; 0x2c
   501b0:	ldr	r2, [sp, #196]	; 0xc4
   501b4:	mov	r1, #106	; 0x6a
   501b8:	mov	r0, r9
   501bc:	bl	29404 <fputs@plt+0x18294>
   501c0:	mov	r0, r4
   501c4:	strb	r6, [sp, #193]	; 0xc1
   501c8:	bl	1e810 <fputs@plt+0xd6a0>
   501cc:	cmp	r8, #0
   501d0:	moveq	r8, r6
   501d4:	beq	50778 <fputs@plt+0x3f608>
   501d8:	ldr	r3, [r9, #32]
   501dc:	mov	r0, r4
   501e0:	str	r3, [sp, #92]	; 0x5c
   501e4:	bl	1e810 <fputs@plt+0xd6a0>
   501e8:	b	507cc <fputs@plt+0x3f65c>
   501ec:	strh	r1, [r2, #18]
   501f0:	sub	r3, r3, #1
   501f4:	add	r2, r2, #20
   501f8:	b	4fe44 <fputs@plt+0x3ecd4>
   501fc:	ldrh	r3, [sp, #188]	; 0xbc
   50200:	add	r0, sp, #160	; 0xa0
   50204:	orr	r3, r3, #8
   50208:	strh	r3, [sp, #188]	; 0xbc
   5020c:	ldr	r3, [sp, #232]	; 0xe8
   50210:	ldr	r3, [r3, r5, lsl #4]
   50214:	add	r5, r5, #1
   50218:	ldr	r1, [r3, #20]
   5021c:	bl	1c25c <fputs@plt+0xb0ec>
   50220:	ldrh	r3, [sp, #188]	; 0xbc
   50224:	bic	r3, r3, #8
   50228:	strh	r3, [sp, #188]	; 0xbc
   5022c:	b	4fefc <fputs@plt+0x3ed8c>
   50230:	ldr	r0, [r2, #12]
   50234:	add	r3, r3, #1
   50238:	cmp	r6, r0
   5023c:	addle	r6, r6, #1
   50240:	add	r2, r2, #24
   50244:	b	500c8 <fputs@plt+0x3ef58>
   50248:	ldr	r2, [sp, #56]	; 0x38
   5024c:	mov	r3, #24
   50250:	ldr	r0, [sp, #220]	; 0xdc
   50254:	mul	r1, r3, r2
   50258:	add	r2, r0, r1
   5025c:	ldr	r3, [r2, #12]
   50260:	cmp	r5, r3
   50264:	bgt	50288 <fputs@plt+0x3f118>
   50268:	add	r3, r5, r7
   5026c:	str	r3, [sp]
   50270:	ldr	r3, [r2, #4]
   50274:	ldr	r1, [r0, r1]
   50278:	ldr	r2, [r2, #8]
   5027c:	mov	r0, r4
   50280:	bl	39bc4 <fputs@plt+0x28a54>
   50284:	add	r5, r5, #1
   50288:	ldr	r3, [sp, #56]	; 0x38
   5028c:	add	r3, r3, #1
   50290:	b	50104 <fputs@plt+0x3ef94>
   50294:	cmp	r8, #0
   50298:	beq	502c0 <fputs@plt+0x3f150>
   5029c:	str	r7, [sp]
   502a0:	mov	r3, r6
   502a4:	mov	r2, r5
   502a8:	mov	r1, #47	; 0x2f
   502ac:	mov	r0, r9
   502b0:	bl	28f0c <fputs@plt+0x17d9c>
   502b4:	add	r6, r6, #1
   502b8:	add	r7, r7, #1
   502bc:	b	507fc <fputs@plt+0x3f68c>
   502c0:	mov	r3, #1
   502c4:	strb	r3, [sp, #192]	; 0xc0
   502c8:	mov	r3, #20
   502cc:	ldr	r1, [fp, #4]
   502d0:	mul	r3, r3, r6
   502d4:	mov	r2, r7
   502d8:	mov	r0, r4
   502dc:	ldr	r1, [r1, r3]
   502e0:	bl	51ca8 <fputs@plt+0x40b38>
   502e4:	b	502b4 <fputs@plt+0x3f144>
   502e8:	ldr	r0, [sp, #72]	; 0x48
   502ec:	bl	299a0 <fputs@plt+0x18830>
   502f0:	ldr	r1, [sp, #108]	; 0x6c
   502f4:	mov	r0, r9
   502f8:	bl	25474 <fputs@plt+0x14304>
   502fc:	b	508f8 <fputs@plt+0x3f788>
   50300:	ldr	r3, [sl, #32]
   50304:	cmp	r3, #0
   50308:	bne	5038c <fputs@plt+0x3f21c>
   5030c:	ldr	r1, [sl]
   50310:	ldr	r3, [r1]
   50314:	cmp	r3, #1
   50318:	bne	5038c <fputs@plt+0x3f21c>
   5031c:	ldr	r3, [sl, #28]
   50320:	ldr	r8, [r3]
   50324:	cmp	r8, #1
   50328:	bne	5038c <fputs@plt+0x3f21c>
   5032c:	ldr	r0, [r3, #28]
   50330:	cmp	r0, #0
   50334:	bne	5038c <fputs@plt+0x3f21c>
   50338:	ldr	r6, [r3, #24]
   5033c:	ldr	r3, [r1, #4]
   50340:	ldr	r1, [r3]
   50344:	ldrb	r3, [r6, #42]	; 0x2a
   50348:	tst	r3, #16
   5034c:	bne	5038c <fputs@plt+0x3f21c>
   50350:	ldrb	r0, [r1]
   50354:	clz	r3, r2
   50358:	lsr	r3, r3, #5
   5035c:	cmp	r0, #153	; 0x99
   50360:	orrne	r3, r3, #1
   50364:	cmp	r3, #0
   50368:	bne	5038c <fputs@plt+0x3f21c>
   5036c:	ldr	r3, [sp, #232]	; 0xe8
   50370:	ldr	r3, [r3, #4]
   50374:	ldrh	r3, [r3, #2]
   50378:	tst	r3, #256	; 0x100
   5037c:	beq	5038c <fputs@plt+0x3f21c>
   50380:	ldr	r3, [r1, #4]
   50384:	ands	r3, r3, #16
   50388:	beq	50a14 <fputs@plt+0x3f8a4>
   5038c:	ldr	r3, [sl, #40]	; 0x28
   50390:	cmp	r3, #0
   50394:	bne	50458 <fputs@plt+0x3f2e8>
   50398:	cmp	r2, #1
   5039c:	bne	504ec <fputs@plt+0x3f37c>
   503a0:	ldr	r3, [sp, #232]	; 0xe8
   503a4:	ldr	r3, [r3]
   503a8:	ldr	r6, [r3, #20]
   503ac:	cmp	r6, #0
   503b0:	beq	504f0 <fputs@plt+0x3f380>
   503b4:	ldr	r8, [r6]
   503b8:	cmp	r8, #1
   503bc:	bne	504ec <fputs@plt+0x3f37c>
   503c0:	ldr	r2, [r6, #4]
   503c4:	ldr	r2, [r2]
   503c8:	ldrb	r2, [r2]
   503cc:	cmp	r2, #154	; 0x9a
   503d0:	bne	504ec <fputs@plt+0x3f37c>
   503d4:	ldr	r7, [r3, #8]
   503d8:	ldr	r1, [pc, #-1488]	; 4fe10 <fputs@plt+0x3eca0>
   503dc:	mov	r0, r7
   503e0:	bl	14c44 <fputs@plt+0x3ad4>
   503e4:	cmp	r0, #0
   503e8:	beq	50408 <fputs@plt+0x3f298>
   503ec:	ldr	r1, [pc, #-1504]	; 4fe14 <fputs@plt+0x3eca4>
   503f0:	mov	r0, r7
   503f4:	bl	14c44 <fputs@plt+0x3ad4>
   503f8:	cmp	r0, #0
   503fc:	movne	r8, #0
   50400:	moveq	r8, #2
   50404:	movne	r6, #0
   50408:	cmp	r8, #0
   5040c:	uxtb	r7, r8
   50410:	beq	5045c <fputs@plt+0x3f2ec>
   50414:	mov	r2, #0
   50418:	mov	r1, r6
   5041c:	ldr	r0, [sp, #40]	; 0x28
   50420:	bl	22a10 <fputs@plt+0x118a0>
   50424:	ldr	r3, [sp, #40]	; 0x28
   50428:	ldrb	r3, [r3, #69]	; 0x45
   5042c:	cmp	r3, #0
   50430:	mov	fp, r0
   50434:	bne	50454 <fputs@plt+0x3f2e4>
   50438:	ldr	r3, [r0, #4]
   5043c:	subs	r2, r7, #1
   50440:	movne	r2, #1
   50444:	strb	r2, [r3, #12]
   50448:	ldr	r3, [r3]
   5044c:	mvn	r2, #103	; 0x67
   50450:	strb	r2, [r3]
   50454:	mov	r5, r7
   50458:	mov	r6, fp
   5045c:	add	r1, sp, #192	; 0xc0
   50460:	mov	r0, r4
   50464:	bl	11a6c <fputs@plt+0x8fc>
   50468:	mov	r3, #0
   5046c:	str	r3, [sp, #8]
   50470:	stm	sp, {r3, r5}
   50474:	ldr	r2, [sp, #56]	; 0x38
   50478:	mov	r3, r6
   5047c:	ldr	r1, [sp, #28]
   50480:	mov	r0, r4
   50484:	bl	4bd78 <fputs@plt+0x3ac08>
   50488:	subs	r5, r0, #0
   5048c:	bne	504f8 <fputs@plt+0x3f388>
   50490:	mov	r1, fp
   50494:	ldr	r0, [sp, #40]	; 0x28
   50498:	bl	1f07c <fputs@plt+0xdf0c>
   5049c:	mov	r6, #1
   504a0:	b	4ef44 <fputs@plt+0x3ddd4>
   504a4:	ldrb	r2, [r3, #55]	; 0x37
   504a8:	tst	r2, #4
   504ac:	bne	504e4 <fputs@plt+0x3f374>
   504b0:	ldrsh	r2, [r3, #48]	; 0x30
   504b4:	ldrsh	r1, [r6, #40]	; 0x28
   504b8:	cmp	r1, r2
   504bc:	ble	504e4 <fputs@plt+0x3f374>
   504c0:	ldr	r1, [r3, #36]	; 0x24
   504c4:	cmp	r1, #0
   504c8:	bne	504e4 <fputs@plt+0x3f374>
   504cc:	cmp	r5, #0
   504d0:	moveq	r5, r3
   504d4:	beq	504e4 <fputs@plt+0x3f374>
   504d8:	ldrsh	r1, [r5, #48]	; 0x30
   504dc:	cmp	r1, r2
   504e0:	movgt	r5, r3
   504e4:	ldr	r3, [r3, #20]
   504e8:	b	50a80 <fputs@plt+0x3f910>
   504ec:	mov	r6, fp
   504f0:	ldr	r8, [sp, #24]
   504f4:	b	50408 <fputs@plt+0x3f298>
   504f8:	add	r1, sp, #192	; 0xc0
   504fc:	mov	r0, r4
   50500:	bl	11e7c <fputs@plt+0xd0c>
   50504:	ldrsb	r3, [r5, #38]	; 0x26
   50508:	cmp	r3, #0
   5050c:	ble	5051c <fputs@plt+0x3f3ac>
   50510:	ldr	r1, [r5, #52]	; 0x34
   50514:	mov	r0, r9
   50518:	bl	2956c <fputs@plt+0x183fc>
   5051c:	mov	r0, r5
   50520:	bl	299a0 <fputs@plt+0x18830>
   50524:	add	r1, sp, #192	; 0xc0
   50528:	ldr	r0, [r4, #8]
   5052c:	bl	1149c <fputs@plt+0x32c>
   50530:	b	50b94 <fputs@plt+0x3fa24>
   50534:	mov	r0, r4
   50538:	bl	17498 <fputs@plt+0x6328>
   5053c:	mov	fp, r0
   50540:	mov	r0, r4
   50544:	bl	17498 <fputs@plt+0x6328>
   50548:	mov	r3, #1
   5054c:	str	r3, [sp, #72]	; 0x48
   50550:	mov	r6, r0
   50554:	b	4fa64 <fputs@plt+0x3e8f4>
   50558:	ldr	r3, [sp, #52]	; 0x34
   5055c:	ldr	r2, [sp, #44]	; 0x2c
   50560:	mov	r1, #107	; 0x6b
   50564:	mov	r0, r5
   50568:	bl	29404 <fputs@plt+0x18294>
   5056c:	ldr	r2, [sp, #64]	; 0x40
   50570:	ldr	r1, [sl, #16]
   50574:	mov	r8, #1
   50578:	add	r3, r0, #1
   5057c:	mov	r0, r5
   50580:	str	r3, [sp, #76]	; 0x4c
   50584:	bl	295c8 <fputs@plt+0x18458>
   50588:	ldr	r7, [sp, #44]	; 0x2c
   5058c:	b	4fb38 <fputs@plt+0x3e9c8>
   50590:	ldr	r3, [sp, #24]
   50594:	mov	r2, r7
   50598:	add	r3, r6, r3
   5059c:	str	r3, [sp]
   505a0:	ldr	r3, [sp, #24]
   505a4:	mov	r1, sl
   505a8:	add	r3, r8, r3
   505ac:	mov	r0, r5
   505b0:	bl	28f0c <fputs@plt+0x17d9c>
   505b4:	ldr	r3, [sp, #24]
   505b8:	add	r3, r3, #1
   505bc:	str	r3, [sp, #24]
   505c0:	b	4fb44 <fputs@plt+0x3e9d4>
   505c4:	mov	r3, fp
   505c8:	ldr	r2, [sp, #56]	; 0x38
   505cc:	mov	r1, #74	; 0x4a
   505d0:	mov	r0, r5
   505d4:	bl	29404 <fputs@plt+0x18294>
   505d8:	mov	r1, #75	; 0x4b
   505dc:	str	fp, [sp]
   505e0:	mov	r3, r6
   505e4:	ldr	r2, [sp, #56]	; 0x38
   505e8:	mov	r0, r5
   505ec:	bl	28f0c <fputs@plt+0x17d9c>
   505f0:	mov	r1, #8
   505f4:	mov	r0, r5
   505f8:	bl	1bd68 <fputs@plt+0xabf8>
   505fc:	cmp	fp, #0
   50600:	beq	5061c <fputs@plt+0x3f4ac>
   50604:	mov	r1, r6
   50608:	mov	r0, r4
   5060c:	bl	1c98c <fputs@plt+0xb81c>
   50610:	mov	r1, fp
   50614:	mov	r0, r4
   50618:	bl	1c98c <fputs@plt+0xb81c>
   5061c:	ldr	r1, [sp, #64]	; 0x40
   50620:	mov	r0, r5
   50624:	bl	16e4c <fputs@plt+0x5cdc>
   50628:	ldrb	r3, [sp, #156]	; 0x9c
   5062c:	ldr	r2, [sp, #44]	; 0x2c
   50630:	mov	r0, r5
   50634:	tst	r3, #1
   50638:	movne	r1, #3
   5063c:	moveq	r1, #7
   50640:	ldr	r3, [sp, #76]	; 0x4c
   50644:	bl	29404 <fputs@plt+0x18294>
   50648:	ldr	r2, [sp, #140]	; 0x8c
   5064c:	cmp	r2, #0
   50650:	beq	50660 <fputs@plt+0x3f4f0>
   50654:	mov	r1, #15
   50658:	mov	r0, r5
   5065c:	bl	293a0 <fputs@plt+0x18230>
   50660:	ldr	r1, [sp, #52]	; 0x34
   50664:	mov	r0, r5
   50668:	bl	16e4c <fputs@plt+0x5cdc>
   5066c:	ldr	r1, [sp, #100]	; 0x64
   50670:	mov	r0, r9
   50674:	bl	16e4c <fputs@plt+0x5cdc>
   50678:	ldr	r6, [r4, #68]	; 0x44
   5067c:	cmp	r6, #0
   50680:	movle	r6, #0
   50684:	movgt	r6, #1
   50688:	b	4ef44 <fputs@plt+0x3ddd4>
   5068c:	ldr	r3, [sp, #32]
   50690:	mov	r7, #1
   50694:	add	r3, r3, r7
   50698:	str	r3, [sp, #4]
   5069c:	mov	r2, r6
   506a0:	mov	r3, r7
   506a4:	str	r7, [sp, #8]
   506a8:	str	fp, [sp]
   506ac:	mov	r1, #49	; 0x31
   506b0:	mov	r0, r5
   506b4:	bl	2902c <fputs@plt+0x17ebc>
   506b8:	mov	r2, r7
   506bc:	mov	r1, r6
   506c0:	mov	r0, r4
   506c4:	bl	1e964 <fputs@plt+0xd7f4>
   506c8:	mov	r3, fp
   506cc:	ldr	r2, [sp, #56]	; 0x38
   506d0:	mov	r1, #110	; 0x6e
   506d4:	mov	r0, r5
   506d8:	bl	29404 <fputs@plt+0x18294>
   506dc:	b	505fc <fputs@plt+0x3f48c>
   506e0:	ldr	r3, [sp, #48]	; 0x30
   506e4:	cmp	r3, #9
   506e8:	bne	5071c <fputs@plt+0x3f5ac>
   506ec:	ldr	r2, [sp, #32]
   506f0:	ldr	r3, [sp, #60]	; 0x3c
   506f4:	mov	r1, #33	; 0x21
   506f8:	ldr	r2, [r2, #8]
   506fc:	mov	r0, r5
   50700:	bl	29404 <fputs@plt+0x18294>
   50704:	ldr	r3, [sp, #32]
   50708:	ldr	r2, [sp, #60]	; 0x3c
   5070c:	mov	r0, r4
   50710:	ldr	r1, [r3, #8]
   50714:	bl	1e964 <fputs@plt+0xd7f4>
   50718:	b	505fc <fputs@plt+0x3f48c>
   5071c:	ldr	r3, [sp, #32]
   50720:	mov	r1, #18
   50724:	mov	r0, r5
   50728:	ldr	r2, [r3, #4]
   5072c:	bl	293a0 <fputs@plt+0x18230>
   50730:	b	505fc <fputs@plt+0x3f48c>
   50734:	mov	r6, #1
   50738:	mov	r3, #0
   5073c:	b	4eeec <fputs@plt+0x3dd7c>
   50740:	mov	r6, #1
   50744:	str	r9, [sp, #36]	; 0x24
   50748:	b	4ef44 <fputs@plt+0x3ddd4>
   5074c:	ldr	r3, [r9, #32]
   50750:	mov	r0, r4
   50754:	str	r3, [sp, #92]	; 0x5c
   50758:	bl	1e810 <fputs@plt+0xd6a0>
   5075c:	ldr	r5, [sp, #24]
   50760:	mov	r8, r5
   50764:	b	507e8 <fputs@plt+0x3f678>
   50768:	cmp	r8, #0
   5076c:	bne	5074c <fputs@plt+0x3f5dc>
   50770:	mov	r7, r8
   50774:	mov	r5, r8
   50778:	ldr	r3, [sp, #40]	; 0x28
   5077c:	ldrh	r3, [r3, #64]	; 0x40
   50780:	tst	r3, #4
   50784:	bne	507b4 <fputs@plt+0x3f644>
   50788:	cmp	r8, #0
   5078c:	bne	507a0 <fputs@plt+0x3f630>
   50790:	ldr	r3, [sp, #72]	; 0x48
   50794:	ldrb	r3, [r3, #39]	; 0x27
   50798:	cmp	r3, #0
   5079c:	beq	507b4 <fputs@plt+0x3f644>
   507a0:	mov	r3, #0
   507a4:	ldr	r1, [sp, #148]	; 0x94
   507a8:	mov	r0, r9
   507ac:	str	r3, [sp, #128]	; 0x80
   507b0:	bl	25474 <fputs@plt+0x14304>
   507b4:	ldr	r3, [r9, #32]
   507b8:	mov	r0, r4
   507bc:	str	r3, [sp, #92]	; 0x5c
   507c0:	bl	1e810 <fputs@plt+0xd6a0>
   507c4:	cmp	r8, #0
   507c8:	beq	507e8 <fputs@plt+0x3f678>
   507cc:	str	r5, [sp]
   507d0:	mov	r3, r7
   507d4:	ldr	r2, [sp, #196]	; 0xc4
   507d8:	mov	r1, #100	; 0x64
   507dc:	mov	r0, r9
   507e0:	bl	28f0c <fputs@plt+0x17d9c>
   507e4:	mov	r8, #1
   507e8:	ldr	r3, [sp, #104]	; 0x68
   507ec:	ldr	r6, [sp, #24]
   507f0:	add	r3, r3, #1
   507f4:	mov	r7, r3
   507f8:	str	r3, [sp, #56]	; 0x38
   507fc:	ldr	r2, [fp]
   50800:	cmp	r6, r2
   50804:	blt	50294 <fputs@plt+0x3f124>
   50808:	ldr	r3, [sp, #52]	; 0x34
   5080c:	mov	r0, r9
   50810:	cmp	r3, #0
   50814:	ldrne	r3, [r3]
   50818:	ldrne	r1, [sp, #52]	; 0x34
   5081c:	addne	r3, r3, #1
   50820:	strne	r3, [r1]
   50824:	mvn	r3, #5
   50828:	str	r3, [sp, #8]
   5082c:	ldr	r3, [sp, #52]	; 0x34
   50830:	mov	r1, #42	; 0x2a
   50834:	stm	sp, {r2, r3}
   50838:	ldr	r3, [sp, #56]	; 0x38
   5083c:	ldr	r2, [sp, #68]	; 0x44
   50840:	bl	2902c <fputs@plt+0x17ebc>
   50844:	ldr	r5, [r9, #32]
   50848:	mov	r3, #0
   5084c:	add	r2, r5, #1
   50850:	str	r2, [sp]
   50854:	mov	r1, #43	; 0x2b
   50858:	mov	r0, r9
   5085c:	bl	28f0c <fputs@plt+0x17d9c>
   50860:	ldr	r3, [fp]
   50864:	ldr	r2, [sp, #68]	; 0x44
   50868:	ldr	r1, [sp, #56]	; 0x38
   5086c:	mov	r0, r4
   50870:	bl	295f4 <fputs@plt+0x18484>
   50874:	ldr	r3, [sp, #84]	; 0x54
   50878:	ldr	r2, [sp, #48]	; 0x30
   5087c:	mov	r1, #14
   50880:	mov	r0, r9
   50884:	bl	29404 <fputs@plt+0x18294>
   50888:	ldr	r3, [sp, #44]	; 0x2c
   5088c:	ldr	r2, [sp, #80]	; 0x50
   50890:	mov	r1, #138	; 0x8a
   50894:	mov	r0, r9
   50898:	bl	29404 <fputs@plt+0x18294>
   5089c:	ldr	r3, [sp, #88]	; 0x58
   508a0:	ldr	r2, [sp, #64]	; 0x40
   508a4:	mov	r1, #14
   508a8:	mov	r0, r9
   508ac:	bl	29404 <fputs@plt+0x18294>
   508b0:	mov	r1, r5
   508b4:	mov	r0, r9
   508b8:	bl	1e06c <fputs@plt+0xcefc>
   508bc:	add	r1, sp, #192	; 0xc0
   508c0:	mov	r0, r4
   508c4:	bl	11e7c <fputs@plt+0xd0c>
   508c8:	ldr	r3, [sp, #76]	; 0x4c
   508cc:	mov	r2, #1
   508d0:	mov	r1, #22
   508d4:	mov	r0, r9
   508d8:	bl	29404 <fputs@plt+0x18294>
   508dc:	cmp	r8, #0
   508e0:	beq	502e8 <fputs@plt+0x3f178>
   508e4:	ldr	r3, [sp, #92]	; 0x5c
   508e8:	ldr	r2, [sp, #196]	; 0xc4
   508ec:	mov	r1, #3
   508f0:	mov	r0, r9
   508f4:	bl	29404 <fputs@plt+0x18294>
   508f8:	ldr	r3, [sp, #84]	; 0x54
   508fc:	ldr	r2, [sp, #48]	; 0x30
   50900:	mov	r1, #14
   50904:	mov	r0, r9
   50908:	bl	29404 <fputs@plt+0x18294>
   5090c:	ldr	r1, [sp, #44]	; 0x2c
   50910:	mov	r0, r9
   50914:	bl	2956c <fputs@plt+0x183fc>
   50918:	ldr	r3, [sp, #80]	; 0x50
   5091c:	mov	r2, #1
   50920:	mov	r1, #22
   50924:	mov	r0, r9
   50928:	ldr	r6, [r9, #32]
   5092c:	bl	29404 <fputs@plt+0x18294>
   50930:	ldr	r2, [sp, #48]	; 0x30
   50934:	mov	r1, #15
   50938:	mov	r0, r9
   5093c:	bl	293a0 <fputs@plt+0x18230>
   50940:	ldr	r1, [sp, #84]	; 0x54
   50944:	mov	r0, r9
   50948:	bl	16e4c <fputs@plt+0x5cdc>
   5094c:	ldr	r5, [r9, #32]
   50950:	ldr	r2, [sp, #76]	; 0x4c
   50954:	add	r3, r5, #2
   50958:	mov	r1, #138	; 0x8a
   5095c:	mov	r0, r9
   50960:	bl	29404 <fputs@plt+0x18294>
   50964:	ldr	r2, [sp, #48]	; 0x30
   50968:	mov	r1, #15
   5096c:	mov	r0, r9
   50970:	bl	293a0 <fputs@plt+0x18230>
   50974:	add	r5, r5, #1
   50978:	add	r1, sp, #192	; 0xc0
   5097c:	ldr	r0, [r4, #8]
   50980:	bl	1149c <fputs@plt+0x32c>
   50984:	mov	r3, #16
   50988:	mov	r2, r5
   5098c:	ldr	r1, [sp, #60]	; 0x3c
   50990:	mov	r0, r4
   50994:	bl	53140 <fputs@plt+0x41fd0>
   50998:	ldr	r3, [sp, #32]
   5099c:	str	r6, [sp, #16]
   509a0:	str	r3, [sp, #8]
   509a4:	add	r3, sp, #116	; 0x74
   509a8:	str	r3, [sp, #4]
   509ac:	add	r3, sp, #128	; 0x80
   509b0:	str	r3, [sp]
   509b4:	str	r5, [sp, #12]
   509b8:	mvn	r3, #0
   509bc:	ldr	r2, [sl]
   509c0:	mov	r1, sl
   509c4:	mov	r0, r4
   509c8:	bl	524b8 <fputs@plt+0x41348>
   509cc:	ldr	r2, [sp, #48]	; 0x30
   509d0:	mov	r1, #15
   509d4:	mov	r0, r9
   509d8:	bl	293a0 <fputs@plt+0x18230>
   509dc:	ldr	r1, [sp, #88]	; 0x58
   509e0:	mov	r0, r9
   509e4:	bl	16e4c <fputs@plt+0x5cdc>
   509e8:	add	r1, sp, #192	; 0xc0
   509ec:	mov	r0, r4
   509f0:	bl	11a6c <fputs@plt+0x8fc>
   509f4:	ldr	r2, [sp, #64]	; 0x40
   509f8:	mov	r1, #15
   509fc:	mov	r0, r9
   50a00:	bl	293a0 <fputs@plt+0x18230>
   50a04:	ldr	r1, [sp, #44]	; 0x2c
   50a08:	mov	r0, r9
   50a0c:	bl	16e4c <fputs@plt+0x5cdc>
   50a10:	b	4f980 <fputs@plt+0x3e810>
   50a14:	ldr	r1, [r6, #64]	; 0x40
   50a18:	ldr	r0, [r4]
   50a1c:	str	r3, [sp, #48]	; 0x30
   50a20:	bl	18040 <fputs@plt+0x6ed0>
   50a24:	ldr	r7, [r4, #72]	; 0x48
   50a28:	ldr	r3, [r6, #28]
   50a2c:	add	r2, r7, #1
   50a30:	str	r2, [r4, #72]	; 0x48
   50a34:	str	r3, [sp, #56]	; 0x38
   50a38:	mov	r1, r0
   50a3c:	str	r0, [sp, #52]	; 0x34
   50a40:	mov	r0, r4
   50a44:	bl	4b704 <fputs@plt+0x3a594>
   50a48:	ldr	r2, [r6]
   50a4c:	ldr	r3, [sp, #48]	; 0x30
   50a50:	str	r2, [sp]
   50a54:	ldr	r1, [sp, #52]	; 0x34
   50a58:	ldr	r2, [r6, #28]
   50a5c:	mov	r0, r4
   50a60:	bl	28d38 <fputs@plt+0x17bc8>
   50a64:	ldrb	r5, [r6, #42]	; 0x2a
   50a68:	ands	r5, r5, #32
   50a6c:	beq	50a7c <fputs@plt+0x3f90c>
   50a70:	ldr	r0, [r6, #8]
   50a74:	bl	1c9e4 <fputs@plt+0xb874>
   50a78:	mov	r5, r0
   50a7c:	ldr	r3, [r6, #8]
   50a80:	cmp	r3, #0
   50a84:	bne	504a4 <fputs@plt+0x3f334>
   50a88:	cmp	r5, #0
   50a8c:	streq	r5, [sp, #48]	; 0x30
   50a90:	beq	50aac <fputs@plt+0x3f93c>
   50a94:	ldr	r3, [r5, #44]	; 0x2c
   50a98:	mov	r1, r5
   50a9c:	mov	r0, r4
   50aa0:	str	r3, [sp, #56]	; 0x38
   50aa4:	bl	33984 <fputs@plt+0x22814>
   50aa8:	str	r0, [sp, #48]	; 0x30
   50aac:	mov	r3, #1
   50ab0:	str	r3, [sp, #4]
   50ab4:	ldr	r3, [sp, #52]	; 0x34
   50ab8:	mov	r2, r7
   50abc:	str	r3, [sp]
   50ac0:	mov	r1, #54	; 0x36
   50ac4:	ldr	r3, [sp, #56]	; 0x38
   50ac8:	mov	r0, r9
   50acc:	bl	28ff4 <fputs@plt+0x17e84>
   50ad0:	ldr	r3, [sp, #48]	; 0x30
   50ad4:	cmp	r3, #0
   50ad8:	beq	50af0 <fputs@plt+0x3f980>
   50adc:	mvn	r3, #5
   50ae0:	ldr	r2, [sp, #48]	; 0x30
   50ae4:	mvn	r1, #0
   50ae8:	mov	r0, r9
   50aec:	bl	25510 <fputs@plt+0x143a0>
   50af0:	ldr	r3, [sp, #232]	; 0xe8
   50af4:	mov	r2, r7
   50af8:	mov	r1, #50	; 0x32
   50afc:	ldr	r3, [r3, #8]
   50b00:	mov	r0, r9
   50b04:	bl	29404 <fputs@plt+0x18294>
   50b08:	mov	r2, r7
   50b0c:	mov	r1, #61	; 0x3d
   50b10:	mov	r0, r9
   50b14:	bl	293a0 <fputs@plt+0x18230>
   50b18:	ldrb	r3, [r4, #453]	; 0x1c5
   50b1c:	cmp	r3, #2
   50b20:	bne	50b94 <fputs@plt+0x3fa24>
   50b24:	cmp	r5, #0
   50b28:	ldreq	r8, [sp, #24]
   50b2c:	beq	50b4c <fputs@plt+0x3f9dc>
   50b30:	ldrb	r3, [r6, #42]	; 0x2a
   50b34:	tst	r3, #32
   50b38:	beq	50b4c <fputs@plt+0x3f9dc>
   50b3c:	ldrb	r3, [r5, #55]	; 0x37
   50b40:	and	r3, r3, #3
   50b44:	subs	r8, r3, #2
   50b48:	movne	r8, #1
   50b4c:	cmp	r8, #0
   50b50:	ldr	r2, [r6]
   50b54:	ldreq	r3, [pc, #-3396]	; 4fe18 <fputs@plt+0x3eca8>
   50b58:	ldrne	r1, [r5]
   50b5c:	moveq	r1, r3
   50b60:	ldr	r0, [r4]
   50b64:	ldrne	r3, [pc, #-3408]	; 4fe1c <fputs@plt+0x3ecac>
   50b68:	str	r1, [sp]
   50b6c:	ldr	r1, [pc, #-3412]	; 4fe20 <fputs@plt+0x3ecb0>
   50b70:	bl	38c54 <fputs@plt+0x27ae4>
   50b74:	mvn	r3, #0
   50b78:	mov	r1, #161	; 0xa1
   50b7c:	stmib	sp, {r0, r3}
   50b80:	mov	r3, #0
   50b84:	str	r3, [sp]
   50b88:	ldr	r2, [r4, #468]	; 0x1d4
   50b8c:	ldr	r0, [r4, #8]
   50b90:	bl	2902c <fputs@plt+0x17ebc>
   50b94:	mov	r5, #0
   50b98:	ldr	r2, [sp, #44]	; 0x2c
   50b9c:	ldr	r1, [sp, #60]	; 0x3c
   50ba0:	mov	r0, r4
   50ba4:	mov	r3, #16
   50ba8:	str	r5, [sp, #128]	; 0x80
   50bac:	bl	53140 <fputs@plt+0x41fd0>
   50bb0:	ldr	r3, [sp, #44]	; 0x2c
   50bb4:	str	r5, [sp, #4]
   50bb8:	str	r3, [sp, #16]
   50bbc:	str	r3, [sp, #12]
   50bc0:	ldr	r3, [sp, #32]
   50bc4:	str	r5, [sp]
   50bc8:	str	r3, [sp, #8]
   50bcc:	mov	r1, sl
   50bd0:	mov	r0, r4
   50bd4:	mvn	r3, #0
   50bd8:	ldr	r2, [sl]
   50bdc:	bl	524b8 <fputs@plt+0x41348>
   50be0:	mov	r1, fp
   50be4:	ldr	r0, [sp, #40]	; 0x28
   50be8:	bl	1f07c <fputs@plt+0xdf0c>
   50bec:	b	50a04 <fputs@plt+0x3f894>
   50bf0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   50bf4:	sub	sp, sp, #68	; 0x44
   50bf8:	mov	r4, r0
   50bfc:	mov	r6, r1
   50c00:	str	r2, [sp, #32]
   50c04:	mov	fp, r3
   50c08:	bl	28f9c <fputs@plt+0x17e2c>
   50c0c:	subs	r5, r0, #0
   50c10:	moveq	r8, r5
   50c14:	beq	50d60 <fputs@plt+0x3fbf0>
   50c18:	ldr	r3, [r4, #108]	; 0x6c
   50c1c:	add	r3, r3, #1
   50c20:	str	r3, [r4, #108]	; 0x6c
   50c24:	ldr	r3, [r6, #4]
   50c28:	tst	r3, #32
   50c2c:	mvnne	r7, #0
   50c30:	bne	50c40 <fputs@plt+0x3fad0>
   50c34:	mov	r0, r4
   50c38:	bl	293b8 <fputs@plt+0x18248>
   50c3c:	mov	r7, r0
   50c40:	ldrb	r3, [r4, #453]	; 0x1c5
   50c44:	cmp	r3, #2
   50c48:	bne	50ca4 <fputs@plt+0x3fb34>
   50c4c:	ldrb	r1, [r6]
   50c50:	ldr	r3, [r4, #472]	; 0x1d8
   50c54:	ldr	r2, [pc, #1000]	; 51044 <fputs@plt+0x3fed4>
   50c58:	cmp	r1, #75	; 0x4b
   50c5c:	ldr	r1, [pc, #996]	; 51048 <fputs@plt+0x3fed8>
   50c60:	str	r3, [sp]
   50c64:	ldr	r3, [pc, #992]	; 5104c <fputs@plt+0x3fedc>
   50c68:	movne	r3, r2
   50c6c:	cmp	r7, #0
   50c70:	ldr	r2, [pc, #984]	; 51050 <fputs@plt+0x3fee0>
   50c74:	ldr	r0, [r4]
   50c78:	movge	r2, r1
   50c7c:	ldr	r1, [pc, #976]	; 51054 <fputs@plt+0x3fee4>
   50c80:	bl	38c54 <fputs@plt+0x27ae4>
   50c84:	mvn	r3, #0
   50c88:	ldr	r2, [r4, #468]	; 0x1d4
   50c8c:	mov	r1, #161	; 0xa1
   50c90:	stmib	sp, {r0, r3}
   50c94:	mov	r3, #0
   50c98:	str	r3, [sp]
   50c9c:	mov	r0, r5
   50ca0:	bl	2902c <fputs@plt+0x17ebc>
   50ca4:	ldrb	r1, [r6]
   50ca8:	cmp	r1, #75	; 0x4b
   50cac:	bne	50f98 <fputs@plt+0x3fe28>
   50cb0:	ldr	r0, [r6, #12]
   50cb4:	bl	17874 <fputs@plt+0x6704>
   50cb8:	ldr	r2, [r4, #72]	; 0x48
   50cbc:	mov	r1, #57	; 0x39
   50cc0:	add	r3, r2, #1
   50cc4:	str	r3, [r4, #72]	; 0x48
   50cc8:	str	r2, [r6, #28]
   50ccc:	clz	r3, fp
   50cd0:	lsr	r3, r3, #5
   50cd4:	strb	r0, [sp, #43]	; 0x2b
   50cd8:	mov	r0, r5
   50cdc:	bl	29404 <fputs@plt+0x18294>
   50ce0:	cmp	fp, #0
   50ce4:	movne	r8, #0
   50ce8:	str	r0, [sp, #36]	; 0x24
   50cec:	bne	50d04 <fputs@plt+0x3fb94>
   50cf0:	mov	r2, #1
   50cf4:	mov	r1, r2
   50cf8:	ldr	r0, [r4]
   50cfc:	bl	21970 <fputs@plt+0x10800>
   50d00:	mov	r8, r0
   50d04:	ldr	r3, [r6, #4]
   50d08:	ldr	sl, [r6, #20]
   50d0c:	tst	r3, #2048	; 0x800
   50d10:	beq	50da0 <fputs@plt+0x3fc30>
   50d14:	ldr	r3, [r6, #28]
   50d18:	mov	r9, #0
   50d1c:	str	r3, [sp, #48]	; 0x30
   50d20:	ldrb	r3, [sp, #43]	; 0x2b
   50d24:	mov	r2, #11
   50d28:	strb	r2, [sp, #44]	; 0x2c
   50d2c:	str	r9, [sp, #52]	; 0x34
   50d30:	str	r9, [sp, #56]	; 0x38
   50d34:	strb	r3, [sp, #45]	; 0x2d
   50d38:	add	r2, sp, #44	; 0x2c
   50d3c:	str	r9, [sl, #12]
   50d40:	mov	r1, sl
   50d44:	mov	r0, r4
   50d48:	bl	4ed20 <fputs@plt+0x3dbb0>
   50d4c:	cmp	r0, r9
   50d50:	beq	50d6c <fputs@plt+0x3fbfc>
   50d54:	mov	r0, r8
   50d58:	bl	1e3a8 <fputs@plt+0xd238>
   50d5c:	mov	r8, r9
   50d60:	mov	r0, r8
   50d64:	add	sp, sp, #68	; 0x44
   50d68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   50d6c:	ldr	r3, [sl]
   50d70:	ldr	r1, [r6, #12]
   50d74:	mov	r0, r4
   50d78:	ldr	r3, [r3, #4]
   50d7c:	ldr	r2, [r3]
   50d80:	bl	34820 <fputs@plt+0x236b0>
   50d84:	str	r0, [r8, #20]
   50d88:	mvn	r3, #5
   50d8c:	mov	r2, r8
   50d90:	ldr	r1, [sp, #36]	; 0x24
   50d94:	mov	r0, r5
   50d98:	bl	25510 <fputs@plt+0x143a0>
   50d9c:	b	50e44 <fputs@plt+0x3fcd4>
   50da0:	cmp	sl, #0
   50da4:	beq	50e3c <fputs@plt+0x3fccc>
   50da8:	ldrb	r3, [sp, #43]	; 0x2b
   50dac:	cmp	r3, #0
   50db0:	moveq	r3, #65	; 0x41
   50db4:	strbeq	r3, [sp, #43]	; 0x2b
   50db8:	cmp	r8, #0
   50dbc:	beq	50dd0 <fputs@plt+0x3fc60>
   50dc0:	ldr	r1, [r6, #12]
   50dc4:	mov	r0, r4
   50dc8:	bl	346bc <fputs@plt+0x2354c>
   50dcc:	str	r0, [r8, #20]
   50dd0:	mov	r0, r4
   50dd4:	bl	17498 <fputs@plt+0x6328>
   50dd8:	str	r0, [sp, #28]
   50ddc:	mov	r0, r4
   50de0:	bl	17498 <fputs@plt+0x6328>
   50de4:	cmp	fp, #0
   50de8:	mov	r9, r0
   50dec:	beq	50e04 <fputs@plt+0x3fc94>
   50df0:	mov	r3, r0
   50df4:	mov	r2, #0
   50df8:	mov	r1, #25
   50dfc:	mov	r0, r5
   50e00:	bl	29404 <fputs@plt+0x18294>
   50e04:	ldr	r3, [sl]
   50e08:	str	r3, [sp, #20]
   50e0c:	ldr	r3, [sl, #4]
   50e10:	add	r3, r3, #20
   50e14:	str	r3, [sp, #24]
   50e18:	ldr	r3, [sp, #20]
   50e1c:	cmp	r3, #0
   50e20:	bgt	50e84 <fputs@plt+0x3fd14>
   50e24:	ldr	r1, [sp, #28]
   50e28:	mov	r0, r4
   50e2c:	bl	1c98c <fputs@plt+0xb81c>
   50e30:	mov	r1, r9
   50e34:	mov	r0, r4
   50e38:	bl	1c98c <fputs@plt+0xb81c>
   50e3c:	cmp	r8, #0
   50e40:	bne	50d88 <fputs@plt+0x3fc18>
   50e44:	mov	r8, #0
   50e48:	ldr	r3, [sp, #32]
   50e4c:	cmp	r3, #0
   50e50:	beq	50e64 <fputs@plt+0x3fcf4>
   50e54:	mov	r2, r3
   50e58:	ldr	r1, [r6, #28]
   50e5c:	mov	r0, r5
   50e60:	bl	29500 <fputs@plt+0x18390>
   50e64:	cmp	r7, #0
   50e68:	blt	50e78 <fputs@plt+0x3fd08>
   50e6c:	mov	r1, r7
   50e70:	mov	r0, r5
   50e74:	bl	1e06c <fputs@plt+0xcefc>
   50e78:	mov	r0, r4
   50e7c:	bl	1c798 <fputs@plt+0xb628>
   50e80:	b	50d60 <fputs@plt+0x3fbf0>
   50e84:	ldr	r3, [sp, #24]
   50e88:	cmp	r7, #0
   50e8c:	ldr	sl, [r3, #-20]	; 0xffffffec
   50e90:	blt	50eb4 <fputs@plt+0x3fd44>
   50e94:	mov	r0, sl
   50e98:	bl	1c200 <fputs@plt+0xb090>
   50e9c:	cmp	r0, #0
   50ea0:	bne	50eb4 <fputs@plt+0x3fd44>
   50ea4:	mov	r1, r7
   50ea8:	mov	r0, r5
   50eac:	bl	25474 <fputs@plt+0x14304>
   50eb0:	mvn	r7, #0
   50eb4:	cmp	fp, #0
   50eb8:	beq	50f00 <fputs@plt+0x3fd90>
   50ebc:	add	r1, sp, #44	; 0x2c
   50ec0:	mov	r0, sl
   50ec4:	bl	1c4e4 <fputs@plt+0xb374>
   50ec8:	cmp	r0, #0
   50ecc:	beq	50f00 <fputs@plt+0x3fd90>
   50ed0:	ldr	r3, [sp, #44]	; 0x2c
   50ed4:	ldr	r2, [r6, #28]
   50ed8:	str	r3, [sp]
   50edc:	mov	r1, #84	; 0x54
   50ee0:	mov	r3, r9
   50ee4:	mov	r0, r5
   50ee8:	bl	28f0c <fputs@plt+0x17d9c>
   50eec:	ldr	r3, [sp, #20]
   50ef0:	sub	r3, r3, #1
   50ef4:	str	r3, [sp, #20]
   50ef8:	ldr	r3, [sp, #24]
   50efc:	b	50e10 <fputs@plt+0x3fca0>
   50f00:	mov	r1, sl
   50f04:	ldr	r2, [sp, #28]
   50f08:	mov	r0, r4
   50f0c:	bl	5105c <fputs@plt+0x3feec>
   50f10:	cmp	fp, #0
   50f14:	mov	sl, r0
   50f18:	beq	50f48 <fputs@plt+0x3fdd8>
   50f1c:	ldr	r3, [r5, #32]
   50f20:	mov	r2, r0
   50f24:	add	r3, r3, #2
   50f28:	mov	r1, #38	; 0x26
   50f2c:	mov	r0, r5
   50f30:	bl	29404 <fputs@plt+0x18294>
   50f34:	str	sl, [sp]
   50f38:	mov	r3, r9
   50f3c:	ldr	r2, [r6, #28]
   50f40:	mov	r1, #75	; 0x4b
   50f44:	b	50ee4 <fputs@plt+0x3fd74>
   50f48:	mov	r3, #1
   50f4c:	str	r3, [sp, #8]
   50f50:	add	r3, sp, #43	; 0x2b
   50f54:	str	r3, [sp, #4]
   50f58:	mov	r2, r0
   50f5c:	mov	r3, #1
   50f60:	str	r9, [sp]
   50f64:	mov	r1, #49	; 0x31
   50f68:	mov	r0, r5
   50f6c:	bl	2902c <fputs@plt+0x17ebc>
   50f70:	mov	r1, sl
   50f74:	mov	r0, r4
   50f78:	mov	r2, #1
   50f7c:	bl	1e964 <fputs@plt+0xd7f4>
   50f80:	mov	r3, r9
   50f84:	ldr	r2, [r6, #28]
   50f88:	mov	r1, #110	; 0x6e
   50f8c:	mov	r0, r5
   50f90:	bl	29404 <fputs@plt+0x18294>
   50f94:	b	50eec <fputs@plt+0x3fd7c>
   50f98:	ldr	r3, [r4, #76]	; 0x4c
   50f9c:	cmp	r1, #119	; 0x77
   50fa0:	ldr	r9, [r6, #20]
   50fa4:	moveq	r1, #10
   50fa8:	movne	r1, #3
   50fac:	add	r3, r3, #1
   50fb0:	strbeq	r1, [sp, #44]	; 0x2c
   50fb4:	strbne	r1, [sp, #44]	; 0x2c
   50fb8:	mov	r2, #0
   50fbc:	moveq	r1, #25
   50fc0:	movne	r1, #22
   50fc4:	str	r3, [r4, #76]	; 0x4c
   50fc8:	mov	r0, r5
   50fcc:	str	r2, [sp, #52]	; 0x34
   50fd0:	str	r3, [sp, #48]	; 0x30
   50fd4:	streq	r3, [sp, #52]	; 0x34
   50fd8:	strb	r2, [sp, #45]	; 0x2d
   50fdc:	str	r2, [sp, #56]	; 0x38
   50fe0:	bl	29404 <fputs@plt+0x18294>
   50fe4:	ldr	r1, [r9, #56]	; 0x38
   50fe8:	ldr	r0, [r4]
   50fec:	bl	1eff8 <fputs@plt+0xde88>
   50ff0:	ldr	r3, [pc, #96]	; 51058 <fputs@plt+0x3fee8>
   50ff4:	mov	r1, #132	; 0x84
   50ff8:	str	r3, [sp]
   50ffc:	mov	r3, #0
   51000:	mov	r2, r3
   51004:	mov	r0, r4
   51008:	bl	32074 <fputs@plt+0x20f04>
   5100c:	ldr	r3, [r9, #8]
   51010:	mov	r8, #0
   51014:	bic	r3, r3, #512	; 0x200
   51018:	str	r8, [r9, #12]
   5101c:	str	r3, [r9, #8]
   51020:	add	r2, sp, #44	; 0x2c
   51024:	mov	r1, r9
   51028:	str	r0, [r9, #56]	; 0x38
   5102c:	mov	r0, r4
   51030:	bl	4ed20 <fputs@plt+0x3dbb0>
   51034:	cmp	r0, r8
   51038:	bne	50d60 <fputs@plt+0x3fbf0>
   5103c:	ldr	r8, [sp, #48]	; 0x30
   51040:	b	50e48 <fputs@plt+0x3fcd8>
   51044:	andeq	r8, r7, r6, lsr #31
   51048:	ldrdeq	r1, [r7], -ip
   5104c:	andeq	r8, r7, r1, lsr #31
   51050:	muleq	r7, r5, pc	; <UNPREDICTABLE>
   51054:	andeq	r8, r7, sp, lsr #31
   51058:	andeq	r4, r7, r0, lsr #24
   5105c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   51060:	mov	r7, #0
   51064:	ldr	fp, [r0, #8]
   51068:	sub	sp, sp, #140	; 0x8c
   5106c:	cmp	fp, r7
   51070:	str	r7, [sp, #32]
   51074:	str	r7, [sp, #36]	; 0x24
   51078:	moveq	r0, fp
   5107c:	beq	51c38 <fputs@plt+0x40ac8>
   51080:	cmp	r1, r7
   51084:	mov	r4, r0
   51088:	mov	r5, r1
   5108c:	mov	r9, r2
   51090:	beq	51290 <fputs@plt+0x40120>
   51094:	ldrb	r6, [r1]
   51098:	cmp	r6, #95	; 0x5f
   5109c:	beq	513d8 <fputs@plt+0x40268>
   510a0:	bhi	51264 <fputs@plt+0x400f4>
   510a4:	cmp	r6, #73	; 0x49
   510a8:	beq	515ac <fputs@plt+0x4043c>
   510ac:	bhi	51140 <fputs@plt+0x3ffd0>
   510b0:	cmp	r6, #57	; 0x39
   510b4:	beq	51c20 <fputs@plt+0x40ab0>
   510b8:	bhi	510f4 <fputs@plt+0x3ff84>
   510bc:	cmp	r6, #20
   510c0:	beq	519b4 <fputs@plt+0x40844>
   510c4:	cmp	r6, #38	; 0x26
   510c8:	beq	5150c <fputs@plt+0x4039c>
   510cc:	cmp	r6, #19
   510d0:	bne	51160 <fputs@plt+0x3fff0>
   510d4:	add	r2, sp, #32
   510d8:	ldr	r1, [r5, #12]
   510dc:	mov	r0, r4
   510e0:	bl	52ce4 <fputs@plt+0x41b74>
   510e4:	mov	r3, r9
   510e8:	mov	r1, r6
   510ec:	mov	r2, r0
   510f0:	b	5129c <fputs@plt+0x4012c>
   510f4:	cmp	r6, #62	; 0x3e
   510f8:	beq	51b34 <fputs@plt+0x409c4>
   510fc:	bcc	51160 <fputs@plt+0x3fff0>
   51100:	cmp	r6, #71	; 0x47
   51104:	bcc	51160 <fputs@plt+0x3fff0>
   51108:	add	r2, sp, #32
   5110c:	ldr	r1, [r5, #12]
   51110:	mov	r0, r4
   51114:	bl	52ce4 <fputs@plt+0x41b74>
   51118:	add	r2, sp, #36	; 0x24
   5111c:	ldr	r1, [r5, #16]
   51120:	mov	r7, r0
   51124:	mov	r0, r4
   51128:	bl	52ce4 <fputs@plt+0x41b74>
   5112c:	str	r9, [sp]
   51130:	mov	r3, r7
   51134:	mov	r1, r6
   51138:	mov	r2, r0
   5113c:	b	51424 <fputs@plt+0x402b4>
   51140:	cmp	r6, #77	; 0x4d
   51144:	bhi	51254 <fputs@plt+0x400e4>
   51148:	cmp	r6, #76	; 0x4c
   5114c:	bcs	51668 <fputs@plt+0x404f8>
   51150:	cmp	r6, #74	; 0x4a
   51154:	beq	51a48 <fputs@plt+0x408d8>
   51158:	cmp	r6, #75	; 0x4b
   5115c:	beq	519cc <fputs@plt+0x4085c>
   51160:	ldr	r8, [r5, #20]
   51164:	ldr	r0, [fp, #24]
   51168:	ldr	r6, [r8, #4]
   5116c:	ldr	sl, [r8]
   51170:	bl	28e04 <fputs@plt+0x17c94>
   51174:	ldr	r7, [r5, #12]
   51178:	cmp	r7, #0
   5117c:	streq	r7, [sp, #16]
   51180:	str	r0, [sp, #20]
   51184:	beq	511f8 <fputs@plt+0x40088>
   51188:	mov	lr, r7
   5118c:	add	ip, sp, #40	; 0x28
   51190:	ldm	lr!, {r0, r1, r2, r3}
   51194:	stmia	ip!, {r0, r1, r2, r3}
   51198:	ldm	lr!, {r0, r1, r2, r3}
   5119c:	stmia	ip!, {r0, r1, r2, r3}
   511a0:	ldm	lr, {r0, r1, r2, r3}
   511a4:	stm	ip, {r0, r1, r2, r3}
   511a8:	add	r2, sp, #32
   511ac:	mov	r1, r7
   511b0:	mov	r0, r4
   511b4:	bl	52ce4 <fputs@plt+0x41b74>
   511b8:	ldrb	r3, [sp, #40]	; 0x28
   511bc:	strb	r3, [sp, #78]	; 0x4e
   511c0:	mvn	r3, #98	; 0x62
   511c4:	strb	r3, [sp, #40]	; 0x28
   511c8:	ldr	r3, [sp, #44]	; 0x2c
   511cc:	bic	r3, r3, #4096	; 0x1000
   511d0:	str	r3, [sp, #44]	; 0x2c
   511d4:	mov	r3, #79	; 0x4f
   511d8:	strb	r3, [sp, #88]	; 0x58
   511dc:	add	r3, sp, #40	; 0x28
   511e0:	str	r3, [sp, #100]	; 0x64
   511e4:	mov	r3, #0
   511e8:	str	r3, [sp, #32]
   511ec:	add	r3, sp, #88	; 0x58
   511f0:	str	r3, [sp, #16]
   511f4:	str	r0, [sp, #68]	; 0x44
   511f8:	add	r5, r6, #20
   511fc:	mov	r6, #0
   51200:	sub	r3, sl, #1
   51204:	str	r3, [sp, #28]
   51208:	ldr	r3, [sp, #28]
   5120c:	cmp	r6, r3
   51210:	blt	51b98 <fputs@plt+0x40a28>
   51214:	ands	r2, sl, #1
   51218:	beq	51c0c <fputs@plt+0x40a9c>
   5121c:	ldr	r3, [r4, #108]	; 0x6c
   51220:	mov	r2, #20
   51224:	add	r3, r3, #1
   51228:	str	r3, [r4, #108]	; 0x6c
   5122c:	ldr	r3, [r8, #4]
   51230:	mov	r0, r4
   51234:	mla	sl, r2, sl, r3
   51238:	mov	r2, r9
   5123c:	ldr	r1, [sl, #-20]	; 0xffffffec
   51240:	bl	51ca8 <fputs@plt+0x40b38>
   51244:	mov	r0, r4
   51248:	bl	1c798 <fputs@plt+0xb628>
   5124c:	ldr	r1, [sp, #20]
   51250:	b	51734 <fputs@plt+0x405c4>
   51254:	cmp	r6, #83	; 0x53
   51258:	bls	51564 <fputs@plt+0x403f4>
   5125c:	cmp	r6, #85	; 0x55
   51260:	b	51104 <fputs@plt+0x3ff94>
   51264:	cmp	r6, #148	; 0x94
   51268:	beq	515ac <fputs@plt+0x4043c>
   5126c:	bhi	51328 <fputs@plt+0x401b8>
   51270:	cmp	r6, #119	; 0x77
   51274:	beq	519b4 <fputs@plt+0x40844>
   51278:	bhi	512a8 <fputs@plt+0x40138>
   5127c:	cmp	r6, #97	; 0x61
   51280:	beq	5148c <fputs@plt+0x4031c>
   51284:	bcc	510d4 <fputs@plt+0x3ff64>
   51288:	cmp	r6, #101	; 0x65
   5128c:	bne	51160 <fputs@plt+0x3fff0>
   51290:	mov	r3, r9
   51294:	mov	r2, #0
   51298:	mov	r1, #25
   5129c:	mov	r0, fp
   512a0:	bl	29404 <fputs@plt+0x18294>
   512a4:	b	5149c <fputs@plt+0x4032c>
   512a8:	cmp	r6, #133	; 0x85
   512ac:	beq	51474 <fputs@plt+0x40304>
   512b0:	bhi	512d0 <fputs@plt+0x40160>
   512b4:	cmp	r6, #132	; 0x84
   512b8:	moveq	r3, r2
   512bc:	moveq	r2, #0
   512c0:	bne	51160 <fputs@plt+0x3fff0>
   512c4:	mov	r0, r4
   512c8:	bl	36ed0 <fputs@plt+0x25d60>
   512cc:	b	5149c <fputs@plt+0x4032c>
   512d0:	cmp	r6, #134	; 0x86
   512d4:	beq	514bc <fputs@plt+0x4034c>
   512d8:	cmp	r6, #135	; 0x87
   512dc:	bne	51160 <fputs@plt+0x3fff0>
   512e0:	mov	r3, r2
   512e4:	mov	r0, fp
   512e8:	ldrsh	r2, [r1, #32]
   512ec:	mov	r1, #28
   512f0:	bl	29404 <fputs@plt+0x18294>
   512f4:	ldr	r3, [r5, #8]
   512f8:	ldrb	r3, [r3, #1]
   512fc:	cmp	r3, #0
   51300:	beq	5149c <fputs@plt+0x4032c>
   51304:	ldrsh	r2, [r5, #32]
   51308:	ldr	r1, [r4, #476]	; 0x1dc
   5130c:	mvn	r3, #1
   51310:	sub	r2, r2, #-1073741823	; 0xc0000001
   51314:	mov	r0, fp
   51318:	ldr	r2, [r1, r2, lsl #2]
   5131c:	mvn	r1, #0
   51320:	bl	25510 <fputs@plt+0x143a0>
   51324:	b	5149c <fputs@plt+0x4032c>
   51328:	cmp	r6, #154	; 0x9a
   5132c:	beq	513e4 <fputs@plt+0x40274>
   51330:	bhi	513b8 <fputs@plt+0x40248>
   51334:	cmp	r6, #152	; 0x98
   51338:	beq	51430 <fputs@plt+0x402c0>
   5133c:	bhi	516c4 <fputs@plt+0x40554>
   51340:	cmp	r6, #151	; 0x97
   51344:	bne	51160 <fputs@plt+0x3fff0>
   51348:	ldr	r3, [r0]
   5134c:	ldr	r2, [r1, #4]
   51350:	str	r3, [sp, #24]
   51354:	tst	r2, #16384	; 0x4000
   51358:	ldrb	r3, [r3, #66]	; 0x42
   5135c:	bne	516ec <fputs@plt+0x4057c>
   51360:	ldr	r6, [r1, #20]
   51364:	cmp	r6, #0
   51368:	ldrne	r7, [r6]
   5136c:	bne	51374 <fputs@plt+0x40204>
   51370:	mov	r7, r6
   51374:	ldr	sl, [r5, #8]
   51378:	mov	r2, #0
   5137c:	str	r2, [sp]
   51380:	mov	r1, sl
   51384:	mov	r2, r7
   51388:	ldr	r0, [sp, #24]
   5138c:	bl	20740 <fputs@plt+0xf5d0>
   51390:	subs	r8, r0, #0
   51394:	beq	513a4 <fputs@plt+0x40234>
   51398:	ldr	r3, [r8, #16]
   5139c:	cmp	r3, #0
   513a0:	beq	516f4 <fputs@plt+0x40584>
   513a4:	ldr	r1, [pc, #2284]	; 51c98 <fputs@plt+0x40b28>
   513a8:	mov	r2, sl
   513ac:	mov	r0, r4
   513b0:	bl	319cc <fputs@plt+0x2085c>
   513b4:	b	5149c <fputs@plt+0x4032c>
   513b8:	cmp	r6, #156	; 0x9c
   513bc:	beq	513d8 <fputs@plt+0x40268>
   513c0:	bcc	515f0 <fputs@plt+0x40480>
   513c4:	cmp	r6, #157	; 0x9d
   513c8:	ldreq	r9, [r1, #28]
   513cc:	beq	5149c <fputs@plt+0x4032c>
   513d0:	cmp	r6, #159	; 0x9f
   513d4:	bne	51160 <fputs@plt+0x3fff0>
   513d8:	mov	r2, r9
   513dc:	ldr	r1, [r5, #12]
   513e0:	b	517b8 <fputs@plt+0x40648>
   513e4:	ldrsh	r3, [r1, #34]	; 0x22
   513e8:	ldr	r2, [r1, #40]	; 0x28
   513ec:	add	r1, r3, r3, lsl #1
   513f0:	ldr	r3, [r2, #28]
   513f4:	add	r3, r3, r1, lsl #3
   513f8:	ldrb	r1, [r2]
   513fc:	cmp	r1, #0
   51400:	ldreq	r9, [r3, #16]
   51404:	beq	5149c <fputs@plt+0x4032c>
   51408:	ldrb	r1, [r2, #1]
   5140c:	cmp	r1, #0
   51410:	beq	51430 <fputs@plt+0x402c0>
   51414:	str	r9, [sp]
   51418:	ldr	r3, [r3, #12]
   5141c:	ldr	r2, [r2, #8]
   51420:	mov	r1, #47	; 0x2f
   51424:	mov	r0, fp
   51428:	bl	28f0c <fputs@plt+0x17d9c>
   5142c:	b	5149c <fputs@plt+0x4032c>
   51430:	ldr	r3, [r5, #28]
   51434:	ldrsh	r2, [r5, #32]
   51438:	cmp	r3, #0
   5143c:	bge	51454 <fputs@plt+0x402e4>
   51440:	ldr	r3, [r4, #100]	; 0x64
   51444:	cmp	r3, #0
   51448:	addgt	r9, r2, r3
   5144c:	bgt	5149c <fputs@plt+0x4032c>
   51450:	ldr	r3, [r4, #104]	; 0x68
   51454:	ldrb	r1, [r5, #38]	; 0x26
   51458:	mov	r0, r4
   5145c:	str	r9, [sp]
   51460:	str	r1, [sp, #4]
   51464:	ldr	r1, [r5, #44]	; 0x2c
   51468:	bl	39aec <fputs@plt+0x2897c>
   5146c:	mov	r9, r0
   51470:	b	5149c <fputs@plt+0x4032c>
   51474:	ldr	r1, [r1, #8]
   51478:	mov	r3, r2
   5147c:	mov	r2, r7
   51480:	mov	r0, fp
   51484:	bl	29334 <fputs@plt+0x181c4>
   51488:	b	5149c <fputs@plt+0x4032c>
   5148c:	ldr	r2, [r1, #8]
   51490:	mov	r0, fp
   51494:	mov	r1, r9
   51498:	bl	29064 <fputs@plt+0x17ef4>
   5149c:	ldr	r1, [sp, #32]
   514a0:	mov	r0, r4
   514a4:	bl	1c98c <fputs@plt+0xb81c>
   514a8:	mov	r0, r4
   514ac:	ldr	r1, [sp, #36]	; 0x24
   514b0:	bl	1c98c <fputs@plt+0xb81c>
   514b4:	mov	r0, r9
   514b8:	b	51c38 <fputs@plt+0x40ac8>
   514bc:	ldr	r6, [r1, #8]
   514c0:	add	r6, r6, #2
   514c4:	mov	r0, r6
   514c8:	bl	18f64 <fputs@plt+0x7df4>
   514cc:	mov	r1, r6
   514d0:	sub	r5, r0, #1
   514d4:	mov	r2, r5
   514d8:	ldr	r0, [fp]
   514dc:	bl	1faf0 <fputs@plt+0xe980>
   514e0:	mvn	r3, #0
   514e4:	add	r5, r5, r5, lsr #31
   514e8:	mov	r1, #27
   514ec:	asr	r2, r5, #1
   514f0:	stmib	sp, {r0, r3}
   514f4:	mov	r3, #0
   514f8:	str	r3, [sp]
   514fc:	mov	r3, r9
   51500:	mov	r0, fp
   51504:	bl	2902c <fputs@plt+0x17ebc>
   51508:	b	5149c <fputs@plt+0x4032c>
   5150c:	ldr	r1, [r1, #12]
   51510:	bl	5105c <fputs@plt+0x3feec>
   51514:	cmp	r9, r0
   51518:	mov	r2, r0
   5151c:	beq	51530 <fputs@plt+0x403c0>
   51520:	mov	r3, r9
   51524:	mov	r1, #31
   51528:	mov	r0, fp
   5152c:	bl	29404 <fputs@plt+0x18294>
   51530:	mov	r1, #0
   51534:	ldr	r0, [r5, #8]
   51538:	bl	17698 <fputs@plt+0x6528>
   5153c:	mov	r2, r9
   51540:	mov	r1, #40	; 0x28
   51544:	mov	r3, r0
   51548:	mov	r0, fp
   5154c:	bl	29404 <fputs@plt+0x18294>
   51550:	mov	r2, #1
   51554:	mov	r1, r9
   51558:	mov	r0, r4
   5155c:	bl	1e964 <fputs@plt+0xd7f4>
   51560:	b	5149c <fputs@plt+0x4032c>
   51564:	add	r2, sp, #32
   51568:	ldr	r1, [r1, #12]
   5156c:	bl	52ce4 <fputs@plt+0x41b74>
   51570:	add	r2, sp, #36	; 0x24
   51574:	ldr	r1, [r5, #16]
   51578:	mov	r7, r0
   5157c:	mov	r0, r4
   51580:	bl	52ce4 <fputs@plt+0x41b74>
   51584:	mov	r3, #32
   51588:	str	r3, [sp, #12]
   5158c:	mov	r3, r6
   51590:	str	r7, [sp]
   51594:	stmib	sp, {r0, r9}
   51598:	ldr	r2, [r5, #16]
   5159c:	ldr	r1, [r5, #12]
   515a0:	mov	r0, r4
   515a4:	bl	35c20 <fputs@plt+0x24ab0>
   515a8:	b	5149c <fputs@plt+0x4032c>
   515ac:	add	r2, sp, #32
   515b0:	ldr	r1, [r5, #12]
   515b4:	mov	r0, r4
   515b8:	bl	52ce4 <fputs@plt+0x41b74>
   515bc:	add	r2, sp, #36	; 0x24
   515c0:	ldr	r1, [r5, #16]
   515c4:	mov	r7, r0
   515c8:	mov	r0, r4
   515cc:	bl	52ce4 <fputs@plt+0x41b74>
   515d0:	mov	r3, #160	; 0xa0
   515d4:	cmp	r6, #73	; 0x49
   515d8:	str	r3, [sp, #12]
   515dc:	str	r7, [sp]
   515e0:	moveq	r3, #79	; 0x4f
   515e4:	movne	r3, #78	; 0x4e
   515e8:	stmib	sp, {r0, r9}
   515ec:	b	51598 <fputs@plt+0x40428>
   515f0:	ldr	r1, [r1, #12]
   515f4:	ldrb	r3, [r1]
   515f8:	cmp	r3, #132	; 0x84
   515fc:	moveq	r3, r2
   51600:	moveq	r2, #1
   51604:	beq	512c4 <fputs@plt+0x40154>
   51608:	cmp	r3, #133	; 0x85
   5160c:	moveq	r3, r2
   51610:	ldreq	r1, [r1, #8]
   51614:	moveq	r2, #1
   51618:	beq	51480 <fputs@plt+0x40310>
   5161c:	mvn	r3, #123	; 0x7b
   51620:	strb	r3, [sp, #40]	; 0x28
   51624:	mov	r3, #17408	; 0x4400
   51628:	str	r3, [sp, #44]	; 0x2c
   5162c:	add	r2, sp, #32
   51630:	mov	r3, #0
   51634:	add	r1, sp, #40	; 0x28
   51638:	str	r3, [sp, #48]	; 0x30
   5163c:	bl	52ce4 <fputs@plt+0x41b74>
   51640:	add	r2, sp, #36	; 0x24
   51644:	ldr	r1, [r5, #12]
   51648:	mov	r6, r0
   5164c:	mov	r0, r4
   51650:	bl	52ce4 <fputs@plt+0x41b74>
   51654:	str	r9, [sp]
   51658:	mov	r3, r6
   5165c:	mov	r1, #90	; 0x5a
   51660:	mov	r2, r0
   51664:	b	51424 <fputs@plt+0x402b4>
   51668:	mov	r3, r2
   5166c:	mov	r1, #22
   51670:	mov	r2, #1
   51674:	mov	r0, fp
   51678:	bl	29404 <fputs@plt+0x18294>
   5167c:	add	r2, sp, #32
   51680:	ldr	r1, [r5, #12]
   51684:	mov	r0, r4
   51688:	bl	52ce4 <fputs@plt+0x41b74>
   5168c:	mov	r1, r6
   51690:	mov	r2, r0
   51694:	mov	r0, fp
   51698:	bl	293a0 <fputs@plt+0x18230>
   5169c:	mov	r3, r9
   516a0:	mov	r2, r7
   516a4:	mov	r1, #22
   516a8:	mov	r5, r0
   516ac:	mov	r0, fp
   516b0:	bl	29404 <fputs@plt+0x18294>
   516b4:	mov	r1, r5
   516b8:	mov	r0, fp
   516bc:	bl	1e06c <fputs@plt+0xcefc>
   516c0:	b	5149c <fputs@plt+0x4032c>
   516c4:	ldr	r2, [r1, #40]	; 0x28
   516c8:	cmp	r2, #0
   516cc:	ldreq	r2, [r1, #8]
   516d0:	ldreq	r1, [pc, #1476]	; 51c9c <fputs@plt+0x40b2c>
   516d4:	beq	513ac <fputs@plt+0x4023c>
   516d8:	ldrsh	r1, [r5, #34]	; 0x22
   516dc:	ldr	r3, [r2, #40]	; 0x28
   516e0:	add	r3, r3, r1, lsl #4
   516e4:	ldr	r9, [r3, #8]
   516e8:	b	5149c <fputs@plt+0x4032c>
   516ec:	mov	r6, #0
   516f0:	b	51370 <fputs@plt+0x40200>
   516f4:	ldrh	sl, [r8, #2]
   516f8:	tst	sl, #512	; 0x200
   516fc:	beq	5179c <fputs@plt+0x4062c>
   51700:	ldr	r0, [fp, #24]
   51704:	bl	28e04 <fputs@plt+0x17c94>
   51708:	ldr	r3, [r6, #4]
   5170c:	mov	r2, r9
   51710:	mov	r5, #1
   51714:	ldr	r1, [r3]
   51718:	mov	sl, r5
   5171c:	mov	r8, r0
   51720:	mov	r0, r4
   51724:	bl	51ca8 <fputs@plt+0x40b38>
   51728:	cmp	r5, r7
   5172c:	blt	51740 <fputs@plt+0x405d0>
   51730:	mov	r1, r8
   51734:	mov	r0, fp
   51738:	bl	16e4c <fputs@plt+0x5cdc>
   5173c:	b	5149c <fputs@plt+0x4032c>
   51740:	mov	r3, r8
   51744:	mov	r2, r9
   51748:	mov	r1, #77	; 0x4d
   5174c:	mov	r0, fp
   51750:	bl	29404 <fputs@plt+0x18294>
   51754:	mov	r2, sl
   51758:	mov	r1, r9
   5175c:	mov	r0, r4
   51760:	bl	1e964 <fputs@plt+0xd7f4>
   51764:	ldr	r3, [r4, #108]	; 0x6c
   51768:	ldr	r1, [r6, #4]
   5176c:	add	r3, r3, #1
   51770:	str	r3, [r4, #108]	; 0x6c
   51774:	mov	r3, #20
   51778:	mov	r2, r9
   5177c:	mul	r3, r3, r5
   51780:	mov	r0, r4
   51784:	add	r5, r5, #1
   51788:	ldr	r1, [r1, r3]
   5178c:	bl	51ca8 <fputs@plt+0x40b38>
   51790:	mov	r0, r4
   51794:	bl	1c798 <fputs@plt+0xb628>
   51798:	b	51728 <fputs@plt+0x405b8>
   5179c:	ands	sl, sl, #1024	; 0x400
   517a0:	moveq	r3, sl
   517a4:	streq	sl, [sp, #20]
   517a8:	beq	51838 <fputs@plt+0x406c8>
   517ac:	ldr	r3, [r6, #4]
   517b0:	mov	r2, r9
   517b4:	ldr	r1, [r3]
   517b8:	mov	r0, r4
   517bc:	bl	5105c <fputs@plt+0x3feec>
   517c0:	b	5146c <fputs@plt+0x402fc>
   517c4:	cmp	r3, #31
   517c8:	bgt	517fc <fputs@plt+0x4068c>
   517cc:	mov	r2, #20
   517d0:	ldr	r1, [r6, #4]
   517d4:	mul	r2, r2, r3
   517d8:	str	r3, [sp, #16]
   517dc:	ldr	r0, [r1, r2]
   517e0:	bl	1c200 <fputs@plt+0xb090>
   517e4:	ldr	r3, [sp, #16]
   517e8:	cmp	r0, #0
   517ec:	movne	r1, #1
   517f0:	ldrne	r2, [sp, #20]
   517f4:	orrne	r2, r2, r1, lsl r3
   517f8:	strne	r2, [sp, #20]
   517fc:	ldrh	r1, [r8, #2]
   51800:	clz	r2, sl
   51804:	lsr	r2, r2, #5
   51808:	ands	r2, r2, r1, lsr #5
   5180c:	beq	51834 <fputs@plt+0x406c4>
   51810:	mov	r2, #20
   51814:	ldr	r1, [r6, #4]
   51818:	mul	r2, r2, r3
   5181c:	mov	r0, r4
   51820:	str	r3, [sp, #16]
   51824:	ldr	r1, [r1, r2]
   51828:	bl	346bc <fputs@plt+0x2354c>
   5182c:	ldr	r3, [sp, #16]
   51830:	mov	sl, r0
   51834:	add	r3, r3, #1
   51838:	cmp	r3, r7
   5183c:	blt	517c4 <fputs@plt+0x40654>
   51840:	cmp	r6, #0
   51844:	streq	r6, [sp, #16]
   51848:	beq	518c4 <fputs@plt+0x40754>
   5184c:	ldr	r3, [sp, #20]
   51850:	cmp	r3, #0
   51854:	beq	51900 <fputs@plt+0x40790>
   51858:	ldr	r3, [r4, #76]	; 0x4c
   5185c:	add	r2, r3, #1
   51860:	add	r3, r7, r3
   51864:	str	r2, [sp, #16]
   51868:	str	r3, [r4, #76]	; 0x4c
   5186c:	ldrh	r3, [r8, #2]
   51870:	tst	r3, #192	; 0xc0
   51874:	beq	51894 <fputs@plt+0x40724>
   51878:	ldr	r2, [r6, #4]
   5187c:	ldr	r1, [r2]
   51880:	ldrb	r2, [r1]
   51884:	and	r2, r2, #253	; 0xfd
   51888:	cmp	r2, #152	; 0x98
   5188c:	biceq	r3, r3, #63	; 0x3f
   51890:	strbeq	r3, [r1, #38]	; 0x26
   51894:	ldr	r3, [r4, #108]	; 0x6c
   51898:	ldr	r2, [sp, #16]
   5189c:	add	r3, r3, #1
   518a0:	str	r3, [r4, #108]	; 0x6c
   518a4:	mov	r3, #3
   518a8:	str	r3, [sp]
   518ac:	mov	r1, r6
   518b0:	mov	r3, #0
   518b4:	mov	r0, r4
   518b8:	bl	52008 <fputs@plt+0x40e98>
   518bc:	mov	r0, r4
   518c0:	bl	1c798 <fputs@plt+0xb628>
   518c4:	cmp	r7, #1
   518c8:	ble	51914 <fputs@plt+0x407a4>
   518cc:	ldr	r3, [r5, #4]
   518d0:	tst	r3, #128	; 0x80
   518d4:	ldrne	r3, [r6, #4]
   518d8:	ldrne	r3, [r3, #20]
   518dc:	bne	518e8 <fputs@plt+0x40778>
   518e0:	ldr	r3, [r6, #4]
   518e4:	ldr	r3, [r3]
   518e8:	mov	r1, r8
   518ec:	mov	r2, r7
   518f0:	ldr	r0, [sp, #24]
   518f4:	bl	20eb4 <fputs@plt+0xfd44>
   518f8:	mov	r8, r0
   518fc:	b	51918 <fputs@plt+0x407a8>
   51900:	mov	r1, r7
   51904:	mov	r0, r4
   51908:	bl	174c8 <fputs@plt+0x6358>
   5190c:	str	r0, [sp, #16]
   51910:	b	5186c <fputs@plt+0x406fc>
   51914:	beq	518e0 <fputs@plt+0x40770>
   51918:	ldrh	r3, [r8, #2]
   5191c:	tst	r3, #32
   51920:	beq	51954 <fputs@plt+0x407e4>
   51924:	cmp	sl, #0
   51928:	mov	r1, #34	; 0x22
   5192c:	ldreq	r3, [sp, #24]
   51930:	mov	r0, fp
   51934:	ldreq	sl, [r3, #8]
   51938:	mvn	r3, #3
   5193c:	str	r3, [sp, #8]
   51940:	mov	r3, #0
   51944:	str	sl, [sp, #4]
   51948:	str	r3, [sp]
   5194c:	mov	r2, r3
   51950:	bl	2902c <fputs@plt+0x17ebc>
   51954:	mvn	r3, #4
   51958:	ldr	r2, [sp, #20]
   5195c:	str	r3, [sp, #8]
   51960:	mov	r1, #35	; 0x23
   51964:	ldr	r3, [sp, #16]
   51968:	str	r8, [sp, #4]
   5196c:	str	r9, [sp]
   51970:	mov	r0, fp
   51974:	bl	2902c <fputs@plt+0x17ebc>
   51978:	uxtb	r1, r7
   5197c:	mov	r0, fp
   51980:	bl	1bd68 <fputs@plt+0xabf8>
   51984:	ldr	r2, [sp, #20]
   51988:	adds	r3, r7, #0
   5198c:	movne	r3, #1
   51990:	cmp	r2, #0
   51994:	movne	r3, #0
   51998:	cmp	r3, #0
   5199c:	beq	5149c <fputs@plt+0x4032c>
   519a0:	mov	r2, r7
   519a4:	ldr	r1, [sp, #16]
   519a8:	mov	r0, r4
   519ac:	bl	1e9d8 <fputs@plt+0xd868>
   519b0:	b	5149c <fputs@plt+0x4032c>
   519b4:	mov	r3, #0
   519b8:	mov	r2, r3
   519bc:	mov	r1, r5
   519c0:	mov	r0, r4
   519c4:	bl	50bf0 <fputs@plt+0x3fa80>
   519c8:	b	5146c <fputs@plt+0x402fc>
   519cc:	ldr	r0, [fp, #24]
   519d0:	bl	28e04 <fputs@plt+0x17c94>
   519d4:	mov	r7, r0
   519d8:	ldr	r0, [fp, #24]
   519dc:	bl	28e04 <fputs@plt+0x17c94>
   519e0:	mov	r3, r9
   519e4:	mov	r2, #0
   519e8:	mov	r1, #25
   519ec:	mov	r6, r0
   519f0:	mov	r0, fp
   519f4:	bl	29404 <fputs@plt+0x18294>
   519f8:	mov	r3, r6
   519fc:	mov	r2, r7
   51a00:	mov	r1, r5
   51a04:	mov	r0, r4
   51a08:	bl	52df0 <fputs@plt+0x41c80>
   51a0c:	mov	r3, r9
   51a10:	mov	r2, #1
   51a14:	mov	r1, #22
   51a18:	mov	r0, fp
   51a1c:	bl	29404 <fputs@plt+0x18294>
   51a20:	mov	r1, r7
   51a24:	mov	r0, fp
   51a28:	bl	16e4c <fputs@plt+0x5cdc>
   51a2c:	mov	r1, #37	; 0x25
   51a30:	mov	r3, #0
   51a34:	mov	r2, r9
   51a38:	mov	r0, fp
   51a3c:	bl	29404 <fputs@plt+0x18294>
   51a40:	mov	r1, r6
   51a44:	b	51734 <fputs@plt+0x405c4>
   51a48:	ldr	r3, [r1, #20]
   51a4c:	ldr	r7, [r1, #12]
   51a50:	add	r2, sp, #32
   51a54:	ldr	sl, [r3, #4]
   51a58:	mov	r1, r7
   51a5c:	ldr	r3, [sl]
   51a60:	str	r3, [sp, #16]
   51a64:	bl	52ce4 <fputs@plt+0x41b74>
   51a68:	ldr	r1, [sp, #16]
   51a6c:	add	r2, sp, #36	; 0x24
   51a70:	mov	r8, r0
   51a74:	mov	r0, r4
   51a78:	bl	52ce4 <fputs@plt+0x41b74>
   51a7c:	mov	r2, r0
   51a80:	mov	r0, r4
   51a84:	bl	17498 <fputs@plt+0x6328>
   51a88:	mov	r6, r0
   51a8c:	mov	r0, r4
   51a90:	bl	17498 <fputs@plt+0x6328>
   51a94:	mov	r3, #32
   51a98:	str	r3, [sp, #12]
   51a9c:	mov	r1, r7
   51aa0:	mov	r3, #83	; 0x53
   51aa4:	str	r8, [sp]
   51aa8:	mov	r5, r0
   51aac:	stmib	sp, {r2, r6}
   51ab0:	mov	r0, r4
   51ab4:	ldr	r2, [sp, #16]
   51ab8:	bl	35c20 <fputs@plt+0x24ab0>
   51abc:	ldr	sl, [sl, #20]
   51ac0:	ldr	r1, [sp, #36]	; 0x24
   51ac4:	mov	r0, r4
   51ac8:	bl	1c98c <fputs@plt+0xb81c>
   51acc:	add	r2, sp, #36	; 0x24
   51ad0:	mov	r1, sl
   51ad4:	mov	r0, r4
   51ad8:	bl	52ce4 <fputs@plt+0x41b74>
   51adc:	mov	r3, #32
   51ae0:	str	r3, [sp, #12]
   51ae4:	mov	r2, sl
   51ae8:	mov	r1, r7
   51aec:	str	r8, [sp]
   51af0:	mov	r3, #81	; 0x51
   51af4:	stmib	sp, {r0, r5}
   51af8:	mov	r0, r4
   51afc:	bl	35c20 <fputs@plt+0x24ab0>
   51b00:	mov	r3, r5
   51b04:	mov	r2, r6
   51b08:	str	r9, [sp]
   51b0c:	mov	r1, #72	; 0x48
   51b10:	mov	r0, fp
   51b14:	bl	28f0c <fputs@plt+0x17d9c>
   51b18:	mov	r1, r6
   51b1c:	mov	r0, r4
   51b20:	bl	1c98c <fputs@plt+0xb81c>
   51b24:	mov	r1, r5
   51b28:	mov	r0, r4
   51b2c:	bl	1c98c <fputs@plt+0xb81c>
   51b30:	b	5149c <fputs@plt+0x4032c>
   51b34:	ldr	r6, [r1, #44]	; 0x2c
   51b38:	mov	r0, fp
   51b3c:	ldrsh	r2, [r6, #34]	; 0x22
   51b40:	add	r3, r2, #1
   51b44:	ldr	r2, [r1, #28]
   51b48:	ldrsh	r1, [r1, #32]
   51b4c:	mul	r2, r2, r3
   51b50:	mov	r3, r9
   51b54:	add	r2, r2, #1
   51b58:	add	r2, r2, r1
   51b5c:	mov	r1, #134	; 0x86
   51b60:	bl	29404 <fputs@plt+0x18294>
   51b64:	ldrsh	r2, [r5, #32]
   51b68:	cmp	r2, #0
   51b6c:	blt	5149c <fputs@plt+0x4032c>
   51b70:	ldr	r3, [r6, #4]
   51b74:	add	r3, r3, r2, lsl #4
   51b78:	ldrb	r3, [r3, #13]
   51b7c:	cmp	r3, #69	; 0x45
   51b80:	bne	5149c <fputs@plt+0x4032c>
   51b84:	mov	r2, r9
   51b88:	mov	r1, #39	; 0x27
   51b8c:	mov	r0, fp
   51b90:	bl	293a0 <fputs@plt+0x18230>
   51b94:	b	5149c <fputs@plt+0x4032c>
   51b98:	ldr	r3, [r4, #108]	; 0x6c
   51b9c:	cmp	r7, #0
   51ba0:	add	r3, r3, #1
   51ba4:	str	r3, [r4, #108]	; 0x6c
   51ba8:	ldr	r3, [r5, #-20]	; 0xffffffec
   51bac:	ldr	r0, [fp, #24]
   51bb0:	strne	r3, [sp, #104]	; 0x68
   51bb4:	streq	r3, [sp, #16]
   51bb8:	bl	28e04 <fputs@plt+0x17c94>
   51bbc:	mov	r3, #16
   51bc0:	ldr	r1, [sp, #16]
   51bc4:	add	r6, r6, #2
   51bc8:	mov	r2, r0
   51bcc:	str	r0, [sp, #24]
   51bd0:	mov	r0, r4
   51bd4:	bl	53140 <fputs@plt+0x41fd0>
   51bd8:	mov	r2, r9
   51bdc:	ldr	r1, [r5], #40	; 0x28
   51be0:	mov	r0, r4
   51be4:	bl	51ca8 <fputs@plt+0x40b38>
   51be8:	ldr	r1, [sp, #20]
   51bec:	mov	r0, fp
   51bf0:	bl	2956c <fputs@plt+0x183fc>
   51bf4:	mov	r0, r4
   51bf8:	bl	1c798 <fputs@plt+0xb628>
   51bfc:	ldr	r1, [sp, #24]
   51c00:	mov	r0, fp
   51c04:	bl	16e4c <fputs@plt+0x5cdc>
   51c08:	b	51208 <fputs@plt+0x40098>
   51c0c:	mov	r3, r9
   51c10:	mov	r1, #25
   51c14:	mov	r0, fp
   51c18:	bl	29404 <fputs@plt+0x18294>
   51c1c:	b	5124c <fputs@plt+0x400dc>
   51c20:	ldr	r6, [r0, #420]	; 0x1a4
   51c24:	cmp	r6, #0
   51c28:	bne	51c40 <fputs@plt+0x40ad0>
   51c2c:	ldr	r1, [pc, #108]	; 51ca0 <fputs@plt+0x40b30>
   51c30:	bl	319cc <fputs@plt+0x2085c>
   51c34:	mov	r0, r6
   51c38:	add	sp, sp, #140	; 0x8c
   51c3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   51c40:	ldrb	r3, [r1, #1]
   51c44:	cmp	r3, #2
   51c48:	bne	51c50 <fputs@plt+0x40ae0>
   51c4c:	bl	17afc <fputs@plt+0x698c>
   51c50:	ldrb	r1, [r5, #1]
   51c54:	mov	r2, #0
   51c58:	cmp	r1, #4
   51c5c:	bne	51c78 <fputs@plt+0x40b08>
   51c60:	str	r2, [sp, #8]
   51c64:	ldr	r3, [r5, #8]
   51c68:	stm	sp, {r2, r3}
   51c6c:	mov	r3, r1
   51c70:	mov	r1, #21
   51c74:	b	51500 <fputs@plt+0x40390>
   51c78:	str	r2, [sp, #4]
   51c7c:	str	r2, [sp]
   51c80:	mov	r0, r4
   51c84:	mov	r2, r1
   51c88:	ldr	r3, [r5, #8]
   51c8c:	ldr	r1, [pc, #16]	; 51ca4 <fputs@plt+0x40b34>
   51c90:	bl	2908c <fputs@plt+0x17f1c>
   51c94:	b	5149c <fputs@plt+0x4032c>
   51c98:	andeq	r8, r7, r0, ror #31
   51c9c:	andeq	r8, r7, r6, asr #31
   51ca0:	strdeq	r8, [r7], -r7
   51ca4:	andeq	r0, r0, r3, lsl r7
   51ca8:	cmp	r1, #0
   51cac:	mov	r3, r2
   51cb0:	beq	51ccc <fputs@plt+0x40b5c>
   51cb4:	ldrb	r2, [r1]
   51cb8:	cmp	r2, #157	; 0x9d
   51cbc:	ldreq	r2, [r1, #28]
   51cc0:	ldreq	r0, [r0, #8]
   51cc4:	moveq	r1, #30
   51cc8:	beq	51d04 <fputs@plt+0x40b94>
   51ccc:	push	{r4, r5, r6, lr}
   51cd0:	mov	r2, r3
   51cd4:	mov	r4, r3
   51cd8:	mov	r5, r0
   51cdc:	bl	5105c <fputs@plt+0x3feec>
   51ce0:	cmp	r4, r0
   51ce4:	mov	r2, r0
   51ce8:	popeq	{r4, r5, r6, pc}
   51cec:	ldr	r0, [r5, #8]
   51cf0:	cmp	r0, #0
   51cf4:	popeq	{r4, r5, r6, pc}
   51cf8:	mov	r3, r4
   51cfc:	pop	{r4, r5, r6, lr}
   51d00:	mov	r1, #31
   51d04:	b	29404 <fputs@plt+0x18294>
   51d08:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   51d0c:	ldr	r3, [r1, #12]
   51d10:	cmp	r3, #0
   51d14:	bne	51de0 <fputs@plt+0x40c70>
   51d18:	mov	r4, r1
   51d1c:	mov	r8, r2
   51d20:	bl	1e810 <fputs@plt+0xd6a0>
   51d24:	ldr	r3, [r4, #56]	; 0x38
   51d28:	cmp	r3, #0
   51d2c:	beq	51de0 <fputs@plt+0x40c70>
   51d30:	ldr	r5, [r0, #76]	; 0x4c
   51d34:	mov	r6, r0
   51d38:	add	r5, r5, #1
   51d3c:	str	r5, [r0, #76]	; 0x4c
   51d40:	str	r5, [r4, #12]
   51d44:	bl	28f9c <fputs@plt+0x17e2c>
   51d48:	add	r1, sp, #12
   51d4c:	mov	r7, r0
   51d50:	ldr	r0, [r4, #56]	; 0x38
   51d54:	bl	1c4e4 <fputs@plt+0xb374>
   51d58:	cmp	r0, #0
   51d5c:	beq	51e10 <fputs@plt+0x40ca0>
   51d60:	mov	r3, r5
   51d64:	ldr	r2, [sp, #12]
   51d68:	mov	r1, #22
   51d6c:	mov	r0, r7
   51d70:	bl	29404 <fputs@plt+0x18294>
   51d74:	ldr	r0, [sp, #12]
   51d78:	cmp	r0, #0
   51d7c:	bne	51de8 <fputs@plt+0x40c78>
   51d80:	mov	r1, r8
   51d84:	mov	r0, r7
   51d88:	bl	2956c <fputs@plt+0x183fc>
   51d8c:	ldr	r1, [r4, #60]	; 0x3c
   51d90:	cmp	r1, #0
   51d94:	beq	51de0 <fputs@plt+0x40c70>
   51d98:	ldr	r3, [r6, #76]	; 0x4c
   51d9c:	mov	r0, r6
   51da0:	add	r8, r3, #1
   51da4:	str	r8, [r4, #16]
   51da8:	add	r4, r3, #2
   51dac:	mov	r2, r8
   51db0:	str	r4, [r6, #76]	; 0x4c
   51db4:	bl	51ca8 <fputs@plt+0x40b38>
   51db8:	mov	r2, r8
   51dbc:	mov	r1, #38	; 0x26
   51dc0:	mov	r0, r7
   51dc4:	bl	293a0 <fputs@plt+0x18230>
   51dc8:	str	r8, [sp]
   51dcc:	mov	r3, r4
   51dd0:	mov	r2, r5
   51dd4:	mov	r1, #139	; 0x8b
   51dd8:	mov	r0, r7
   51ddc:	bl	28f0c <fputs@plt+0x17d9c>
   51de0:	add	sp, sp, #16
   51de4:	pop	{r4, r5, r6, r7, r8, pc}
   51de8:	blt	51d8c <fputs@plt+0x40c1c>
   51dec:	asr	r1, r0, #31
   51df0:	bl	15960 <fputs@plt+0x47f0>
   51df4:	ldrsh	r3, [r4, #6]
   51df8:	cmp	r3, r0
   51dfc:	ldrgt	r3, [r4, #8]
   51e00:	strhgt	r0, [r4, #6]
   51e04:	orrgt	r3, r3, #16384	; 0x4000
   51e08:	strgt	r3, [r4, #8]
   51e0c:	b	51d8c <fputs@plt+0x40c1c>
   51e10:	mov	r2, r5
   51e14:	ldr	r1, [r4, #56]	; 0x38
   51e18:	mov	r0, r6
   51e1c:	bl	51ca8 <fputs@plt+0x40b38>
   51e20:	mov	r2, r5
   51e24:	mov	r1, #38	; 0x26
   51e28:	mov	r0, r7
   51e2c:	bl	293a0 <fputs@plt+0x18230>
   51e30:	mov	r3, r8
   51e34:	mov	r2, r5
   51e38:	mov	r1, #46	; 0x2e
   51e3c:	mov	r0, r7
   51e40:	bl	29404 <fputs@plt+0x18294>
   51e44:	b	51d8c <fputs@plt+0x40c1c>
   51e48:	push	{r4, r5, r6, r7, r8, lr}
   51e4c:	mov	r6, r0
   51e50:	ldr	r4, [r0]
   51e54:	mov	r7, r2
   51e58:	mov	r0, r4
   51e5c:	mov	r2, #0
   51e60:	bl	22a08 <fputs@plt+0x11898>
   51e64:	ldrb	r3, [r4, #69]	; 0x45
   51e68:	cmp	r3, #0
   51e6c:	mov	r5, r0
   51e70:	bne	51e84 <fputs@plt+0x40d14>
   51e74:	mov	r1, r0
   51e78:	mov	r2, r7
   51e7c:	mov	r0, r6
   51e80:	bl	51ca8 <fputs@plt+0x40b38>
   51e84:	mov	r1, r5
   51e88:	mov	r0, r4
   51e8c:	pop	{r4, r5, r6, r7, r8, lr}
   51e90:	b	1eff8 <fputs@plt+0xde88>
   51e94:	push	{r4, r5, r6, r7, r8, r9, lr}
   51e98:	sub	sp, sp, #52	; 0x34
   51e9c:	mov	r4, r0
   51ea0:	ldr	r7, [r0]
   51ea4:	mov	r9, r1
   51ea8:	mov	r8, r2
   51eac:	mov	r1, #0
   51eb0:	mov	r2, #32
   51eb4:	add	r0, sp, #16
   51eb8:	mov	r5, r3
   51ebc:	bl	10f48 <memset@plt>
   51ec0:	ldr	r1, [sp, #80]	; 0x50
   51ec4:	add	r0, sp, #16
   51ec8:	str	r4, [sp, #16]
   51ecc:	bl	31fcc <fputs@plt+0x20e5c>
   51ed0:	cmp	r0, #0
   51ed4:	bne	51f5c <fputs@plt+0x40dec>
   51ed8:	ldr	r1, [sp, #84]	; 0x54
   51edc:	add	r0, sp, #16
   51ee0:	bl	31fcc <fputs@plt+0x20e5c>
   51ee4:	cmp	r0, #0
   51ee8:	bne	51f5c <fputs@plt+0x40dec>
   51eec:	ldr	r1, [sp, #88]	; 0x58
   51ef0:	add	r0, sp, #16
   51ef4:	bl	31fcc <fputs@plt+0x20e5c>
   51ef8:	cmp	r0, #0
   51efc:	bne	51f5c <fputs@plt+0x40dec>
   51f00:	cmp	r5, #0
   51f04:	bne	51f88 <fputs@plt+0x40e18>
   51f08:	mov	r0, r4
   51f0c:	bl	28f9c <fputs@plt+0x17e2c>
   51f10:	mov	r1, #4
   51f14:	mov	r6, r0
   51f18:	mov	r0, r4
   51f1c:	bl	174c8 <fputs@plt+0x6358>
   51f20:	ldr	r1, [sp, #80]	; 0x50
   51f24:	mov	r5, r0
   51f28:	mov	r2, r0
   51f2c:	mov	r0, r4
   51f30:	bl	51ca8 <fputs@plt+0x40b38>
   51f34:	add	r2, r5, #1
   51f38:	ldr	r1, [sp, #84]	; 0x54
   51f3c:	mov	r0, r4
   51f40:	bl	51ca8 <fputs@plt+0x40b38>
   51f44:	add	r2, r5, #2
   51f48:	ldr	r1, [sp, #88]	; 0x58
   51f4c:	mov	r0, r4
   51f50:	bl	51ca8 <fputs@plt+0x40b38>
   51f54:	cmp	r6, #0
   51f58:	bne	51fb8 <fputs@plt+0x40e48>
   51f5c:	ldr	r1, [sp, #80]	; 0x50
   51f60:	mov	r0, r7
   51f64:	bl	1eff8 <fputs@plt+0xde88>
   51f68:	ldr	r1, [sp, #84]	; 0x54
   51f6c:	mov	r0, r7
   51f70:	bl	1eff8 <fputs@plt+0xde88>
   51f74:	ldr	r1, [sp, #88]	; 0x58
   51f78:	mov	r0, r7
   51f7c:	bl	1eff8 <fputs@plt+0xde88>
   51f80:	add	sp, sp, #52	; 0x34
   51f84:	pop	{r4, r5, r6, r7, r8, r9, pc}
   51f88:	ldrb	r3, [r5]
   51f8c:	mov	r1, r9
   51f90:	cmp	r3, #97	; 0x61
   51f94:	movne	r2, r0
   51f98:	ldreq	r2, [r5, #8]
   51f9c:	mov	r3, #0
   51fa0:	str	r0, [sp]
   51fa4:	mov	r0, r4
   51fa8:	bl	31a88 <fputs@plt+0x20918>
   51fac:	cmp	r0, #0
   51fb0:	beq	51f08 <fputs@plt+0x40d98>
   51fb4:	b	51f5c <fputs@plt+0x40dec>
   51fb8:	ldrsb	r3, [r8]
   51fbc:	add	r5, r5, #3
   51fc0:	mvn	r2, #4
   51fc4:	str	r2, [sp, #8]
   51fc8:	sub	r3, r5, r3
   51fcc:	mov	r2, #0
   51fd0:	stm	sp, {r5, r8}
   51fd4:	mov	r1, #35	; 0x23
   51fd8:	mov	r0, r6
   51fdc:	bl	2902c <fputs@plt+0x17ebc>
   51fe0:	ldrb	r1, [r8]
   51fe4:	mov	r0, r6
   51fe8:	bl	1bd68 <fputs@plt+0xabf8>
   51fec:	sub	r2, r9, #24
   51ff0:	mov	r1, #147	; 0x93
   51ff4:	clz	r2, r2
   51ff8:	mov	r0, r6
   51ffc:	lsr	r2, r2, #5
   52000:	bl	293a0 <fputs@plt+0x18230>
   52004:	b	51f5c <fputs@plt+0x40dec>
   52008:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5200c:	sub	sp, sp, #20
   52010:	ldr	r9, [r0, #8]
   52014:	ldrb	r6, [sp, #56]	; 0x38
   52018:	str	r3, [sp, #4]
   5201c:	ldrb	r3, [r0, #23]
   52020:	tst	r6, #1
   52024:	movne	r8, #30
   52028:	moveq	r8, #31
   5202c:	ldr	fp, [r1]
   52030:	cmp	r3, #0
   52034:	ldr	r3, [r1, #4]
   52038:	andeq	r6, r6, #253	; 0xfd
   5203c:	mov	r7, r0
   52040:	mov	sl, r1
   52044:	mov	r4, r2
   52048:	mov	r5, #0
   5204c:	str	r3, [sp]
   52050:	and	r3, r6, #4
   52054:	str	r3, [sp, #8]
   52058:	cmp	r5, fp
   5205c:	blt	5206c <fputs@plt+0x40efc>
   52060:	mov	r0, fp
   52064:	add	sp, sp, #20
   52068:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5206c:	ldr	r3, [sp, #8]
   52070:	cmp	r3, #0
   52074:	beq	520b0 <fputs@plt+0x40f40>
   52078:	mov	r2, #20
   5207c:	ldr	r3, [sl, #4]
   52080:	mla	r3, r2, r5, r3
   52084:	ldrh	r2, [r3, #16]
   52088:	cmp	r2, #0
   5208c:	beq	520b0 <fputs@plt+0x40f40>
   52090:	ldr	r3, [sp, #4]
   52094:	add	r2, r2, r3
   52098:	sub	r2, r2, #1
   5209c:	mov	r3, r4
   520a0:	mov	r1, r8
   520a4:	mov	r0, r9
   520a8:	bl	29404 <fputs@plt+0x18294>
   520ac:	b	520f0 <fputs@plt+0x40f80>
   520b0:	mov	r3, #20
   520b4:	ldr	r2, [sp]
   520b8:	mul	r3, r3, r5
   520bc:	tst	r6, #2
   520c0:	ldr	r1, [r2, r3]
   520c4:	beq	520fc <fputs@plt+0x40f8c>
   520c8:	mov	r0, r1
   520cc:	str	r1, [sp, #12]
   520d0:	bl	1c200 <fputs@plt+0xb090>
   520d4:	ldr	r1, [sp, #12]
   520d8:	cmp	r0, #0
   520dc:	beq	520fc <fputs@plt+0x40f8c>
   520e0:	mov	r3, #0
   520e4:	mov	r2, r4
   520e8:	mov	r0, r7
   520ec:	bl	2a60c <fputs@plt+0x1949c>
   520f0:	add	r5, r5, #1
   520f4:	add	r4, r4, #1
   520f8:	b	52058 <fputs@plt+0x40ee8>
   520fc:	mov	r2, r4
   52100:	mov	r0, r7
   52104:	bl	5105c <fputs@plt+0x3feec>
   52108:	cmp	r4, r0
   5210c:	mov	r2, r0
   52110:	beq	520f0 <fputs@plt+0x40f80>
   52114:	cmp	r8, #30
   52118:	bne	52168 <fputs@plt+0x40ff8>
   5211c:	mvn	r1, #0
   52120:	mov	r0, r9
   52124:	bl	16e74 <fputs@plt+0x5d04>
   52128:	ldrb	r3, [r0]
   5212c:	cmp	r3, #30
   52130:	bne	52168 <fputs@plt+0x40ff8>
   52134:	ldr	r3, [r0, #12]
   52138:	ldr	r1, [r0, #4]
   5213c:	add	r1, r3, r1
   52140:	add	r1, r1, #1
   52144:	cmp	r2, r1
   52148:	bne	52168 <fputs@plt+0x40ff8>
   5214c:	ldr	r1, [r0, #8]
   52150:	add	r1, r3, r1
   52154:	add	r1, r1, #1
   52158:	cmp	r4, r1
   5215c:	addeq	r3, r3, #1
   52160:	streq	r3, [r0, #12]
   52164:	beq	520f0 <fputs@plt+0x40f80>
   52168:	mov	r3, r4
   5216c:	b	520a0 <fputs@plt+0x40f30>
   52170:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52174:	mov	r5, r1
   52178:	sub	sp, sp, #44	; 0x2c
   5217c:	ldrb	r7, [r5, #28]
   52180:	mov	r8, r3
   52184:	ldr	r3, [sp, #84]	; 0x54
   52188:	ldr	r9, [sp, #88]	; 0x58
   5218c:	str	r3, [sp, #28]
   52190:	and	r3, r7, #1
   52194:	mvn	r7, r7
   52198:	str	r3, [sp, #32]
   5219c:	and	r3, r7, #1
   521a0:	str	r3, [sp, #16]
   521a4:	ldr	r3, [r5]
   521a8:	mov	r6, r0
   521ac:	cmp	r9, #0
   521b0:	ldr	fp, [r3]
   521b4:	ldr	r3, [sp, #16]
   521b8:	ldr	r4, [r0, #8]
   521bc:	add	r7, r3, fp
   521c0:	ldr	r3, [sp, #28]
   521c4:	ldr	r1, [sp, #80]	; 0x50
   521c8:	add	r7, r7, r3
   521cc:	ldr	r3, [r0, #76]	; 0x4c
   521d0:	str	r1, [sp, #36]	; 0x24
   521d4:	add	r0, r3, #1
   521d8:	str	r0, [sp, #24]
   521dc:	str	r0, [r6, #76]	; 0x4c
   521e0:	ldr	r0, [r5, #4]
   521e4:	addeq	sl, r3, #2
   521e8:	ldreq	r3, [sp, #24]
   521ec:	str	r0, [sp, #20]
   521f0:	ldrne	r0, [sp, #16]
   521f4:	subne	r3, r8, fp
   521f8:	addeq	r3, r7, r3
   521fc:	subne	sl, r3, r0
   52200:	streq	r3, [r6, #76]	; 0x4c
   52204:	ldr	r3, [r2, #16]
   52208:	ldr	r0, [r4, #24]
   5220c:	cmp	r3, #0
   52210:	addne	r3, r3, #1
   52214:	ldreq	r3, [r2, #12]
   52218:	str	r3, [sp, #12]
   5221c:	bl	28e04 <fputs@plt+0x17c94>
   52220:	ldr	r1, [sp, #36]	; 0x24
   52224:	mov	r3, #5
   52228:	str	r3, [sp]
   5222c:	mov	r2, sl
   52230:	mov	r3, r1
   52234:	ldr	r1, [r5]
   52238:	str	r0, [r5, #24]
   5223c:	mov	r0, r6
   52240:	bl	52008 <fputs@plt+0x40e98>
   52244:	ldr	r3, [sp, #32]
   52248:	cmp	r3, #0
   5224c:	bne	52264 <fputs@plt+0x410f4>
   52250:	add	r3, sl, fp
   52254:	ldr	r2, [r5, #8]
   52258:	mov	r1, #73	; 0x49
   5225c:	mov	r0, r4
   52260:	bl	29404 <fputs@plt+0x18294>
   52264:	cmp	r9, #0
   52268:	bne	52288 <fputs@plt+0x41118>
   5226c:	ldr	r1, [sp, #16]
   52270:	add	r2, sl, fp
   52274:	add	r2, r2, r1
   52278:	ldr	r3, [sp, #28]
   5227c:	mov	r1, r8
   52280:	mov	r0, r6
   52284:	bl	295f4 <fputs@plt+0x18484>
   52288:	ldr	r3, [sp, #24]
   5228c:	ldr	r2, [sp, #20]
   52290:	str	r3, [sp]
   52294:	ldr	r3, [sp, #20]
   52298:	add	r2, sl, r2
   5229c:	sub	r3, r7, r3
   522a0:	mov	r1, #49	; 0x31
   522a4:	mov	r0, r4
   522a8:	bl	28f0c <fputs@plt+0x17d9c>
   522ac:	ldr	r3, [sp, #20]
   522b0:	cmp	r3, #0
   522b4:	ble	52430 <fputs@plt+0x412c0>
   522b8:	ldr	r3, [r6, #76]	; 0x4c
   522bc:	ldr	r7, [r5, #4]
   522c0:	add	r2, r3, #1
   522c4:	add	r3, r3, r7
   522c8:	str	r3, [r6, #76]	; 0x4c
   522cc:	ldr	r3, [sp, #32]
   522d0:	str	r2, [sp, #36]	; 0x24
   522d4:	cmp	r3, #0
   522d8:	addeq	r2, sl, fp
   522dc:	moveq	r1, #46	; 0x2e
   522e0:	ldrne	r2, [r5, #8]
   522e4:	movne	r1, #59	; 0x3b
   522e8:	mov	r0, r4
   522ec:	bl	293a0 <fputs@plt+0x18230>
   522f0:	ldr	r3, [r5, #4]
   522f4:	ldr	r2, [sp, #36]	; 0x24
   522f8:	str	r3, [sp]
   522fc:	mov	r1, #42	; 0x2a
   52300:	mov	r3, sl
   52304:	str	r0, [sp, #32]
   52308:	mov	r0, r4
   5230c:	bl	28f0c <fputs@plt+0x17d9c>
   52310:	ldr	r1, [r5, #20]
   52314:	mov	r0, r4
   52318:	bl	16e74 <fputs@plt+0x5d04>
   5231c:	ldr	r3, [r6]
   52320:	ldrb	r8, [r3, #69]	; 0x45
   52324:	cmp	r8, #0
   52328:	mov	r9, r0
   5232c:	bne	524b0 <fputs@plt+0x41340>
   52330:	ldr	r3, [sp, #16]
   52334:	sub	r7, fp, r7
   52338:	add	r7, r7, r3
   5233c:	ldr	r3, [sp, #28]
   52340:	mov	r1, r8
   52344:	add	r7, r7, r3
   52348:	str	r7, [r0, #8]
   5234c:	ldr	r7, [r0, #16]
   52350:	ldrh	r2, [r7, #6]
   52354:	ldr	r0, [r7, #16]
   52358:	bl	10f48 <memset@plt>
   5235c:	mov	r2, r7
   52360:	mvn	r3, #5
   52364:	mvn	r1, #0
   52368:	mov	r0, r4
   5236c:	bl	25510 <fputs@plt+0x143a0>
   52370:	ldrh	r3, [r7, #8]
   52374:	ldr	r2, [sp, #20]
   52378:	ldr	r1, [r5]
   5237c:	sub	r3, r3, #1
   52380:	mov	r0, r6
   52384:	bl	35e78 <fputs@plt+0x24d08>
   52388:	mov	r3, r8
   5238c:	mov	r1, #43	; 0x2b
   52390:	str	r0, [r9, #16]
   52394:	ldr	r7, [r4, #32]
   52398:	mov	r0, r4
   5239c:	add	r2, r7, #1
   523a0:	str	r2, [sp]
   523a4:	bl	28f0c <fputs@plt+0x17d9c>
   523a8:	ldr	r0, [r4, #24]
   523ac:	bl	28e04 <fputs@plt+0x17c94>
   523b0:	ldr	r2, [r6, #76]	; 0x4c
   523b4:	mov	r1, #14
   523b8:	add	r2, r2, #1
   523bc:	mov	r3, r0
   523c0:	str	r0, [r5, #16]
   523c4:	str	r2, [r6, #76]	; 0x4c
   523c8:	mov	r0, r4
   523cc:	str	r2, [r5, #12]
   523d0:	bl	29404 <fputs@plt+0x18294>
   523d4:	ldr	r2, [r5, #8]
   523d8:	mov	r1, #120	; 0x78
   523dc:	mov	r0, r4
   523e0:	bl	293a0 <fputs@plt+0x18230>
   523e4:	ldr	r3, [sp, #12]
   523e8:	cmp	r3, #0
   523ec:	beq	52404 <fputs@plt+0x41294>
   523f0:	ldr	r3, [r5, #24]
   523f4:	ldr	r2, [sp, #12]
   523f8:	mov	r1, #46	; 0x2e
   523fc:	mov	r0, r4
   52400:	bl	29404 <fputs@plt+0x18294>
   52404:	ldr	r1, [sp, #32]
   52408:	mov	r0, r4
   5240c:	bl	1e06c <fputs@plt+0xcefc>
   52410:	mov	r1, sl
   52414:	mov	r0, r6
   52418:	ldr	r3, [r5, #4]
   5241c:	ldr	r2, [sp, #36]	; 0x24
   52420:	bl	295f4 <fputs@plt+0x18484>
   52424:	mov	r1, r7
   52428:	mov	r0, r4
   5242c:	bl	1e06c <fputs@plt+0xcefc>
   52430:	ldrb	r3, [r5, #28]
   52434:	ldr	r2, [r5, #8]
   52438:	mov	r0, r4
   5243c:	tst	r3, #1
   52440:	movne	r1, #109	; 0x6d
   52444:	ldr	r3, [sp, #24]
   52448:	moveq	r1, #110	; 0x6e
   5244c:	bl	29404 <fputs@plt+0x18294>
   52450:	ldr	r3, [sp, #12]
   52454:	cmp	r3, #0
   52458:	beq	524b0 <fputs@plt+0x41340>
   5245c:	mov	r3, #1
   52460:	str	r3, [sp]
   52464:	ldr	r2, [sp, #12]
   52468:	mov	r3, #0
   5246c:	mov	r1, #140	; 0x8c
   52470:	mov	r0, r4
   52474:	bl	28f0c <fputs@plt+0x17d9c>
   52478:	ldr	r2, [r5, #8]
   5247c:	mov	r1, #105	; 0x69
   52480:	mov	r6, r0
   52484:	mov	r0, r4
   52488:	bl	293a0 <fputs@plt+0x18230>
   5248c:	ldr	r2, [r5, #8]
   52490:	mov	r1, #95	; 0x5f
   52494:	mov	r0, r4
   52498:	bl	293a0 <fputs@plt+0x18230>
   5249c:	mov	r1, r6
   524a0:	mov	r0, r4
   524a4:	add	sp, sp, #44	; 0x2c
   524a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   524ac:	b	1e06c <fputs@plt+0xcefc>
   524b0:	add	sp, sp, #44	; 0x2c
   524b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   524b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   524bc:	sub	sp, sp, #68	; 0x44
   524c0:	add	r7, sp, #104	; 0x68
   524c4:	str	r3, [sp, #48]	; 0x30
   524c8:	ldm	r7, {r7, r9, sl}
   524cc:	mov	r5, r0
   524d0:	ldr	r3, [sp, #116]	; 0x74
   524d4:	str	r1, [sp, #28]
   524d8:	str	r3, [sp, #44]	; 0x2c
   524dc:	ldr	r3, [sp, #120]	; 0x78
   524e0:	cmp	r9, #0
   524e4:	str	r3, [sp, #56]	; 0x38
   524e8:	ldrb	r3, [sl]
   524ec:	streq	r9, [sp, #36]	; 0x24
   524f0:	str	r2, [sp, #40]	; 0x28
   524f4:	str	r3, [sp, #24]
   524f8:	ldr	r3, [sl, #4]
   524fc:	ldr	r4, [r0, #8]
   52500:	str	r3, [sp, #20]
   52504:	ldrbne	r3, [r9, #1]
   52508:	strne	r3, [sp, #36]	; 0x24
   5250c:	cmp	r7, #0
   52510:	beq	52520 <fputs@plt+0x413b0>
   52514:	ldr	r3, [r7]
   52518:	cmp	r3, #0
   5251c:	moveq	r7, #0
   52520:	ldr	r3, [sp, #36]	; 0x24
   52524:	cmp	r7, #0
   52528:	cmpeq	r3, #0
   5252c:	bne	52544 <fputs@plt+0x413d4>
   52530:	ldr	r3, [sp, #28]
   52534:	ldr	r2, [sp, #44]	; 0x2c
   52538:	mov	r0, r4
   5253c:	ldr	r1, [r3, #16]
   52540:	bl	295c8 <fputs@plt+0x18458>
   52544:	ldr	r3, [sp, #40]	; 0x28
   52548:	ldr	fp, [sl, #8]
   5254c:	cmp	fp, #0
   52550:	ldr	r8, [r3]
   52554:	bne	525ec <fputs@plt+0x4147c>
   52558:	cmp	r7, #0
   5255c:	beq	52580 <fputs@plt+0x41410>
   52560:	ldr	r3, [r7]
   52564:	ldr	fp, [r3]
   52568:	ldrb	r3, [r7, #28]
   5256c:	tst	r3, #1
   52570:	ldr	r3, [r5, #76]	; 0x4c
   52574:	addeq	fp, fp, #1
   52578:	add	r3, r3, fp
   5257c:	str	r3, [r5, #76]	; 0x4c
   52580:	ldr	r3, [r5, #76]	; 0x4c
   52584:	add	r2, r3, #1
   52588:	add	r3, r8, r3
   5258c:	str	r2, [sl, #8]
   52590:	str	r3, [r5, #76]	; 0x4c
   52594:	ldr	r3, [sp, #48]	; 0x30
   52598:	str	r8, [sl, #12]
   5259c:	cmp	r3, #0
   525a0:	ldr	r6, [sl, #8]
   525a4:	movge	r3, #0
   525a8:	bge	52630 <fputs@plt+0x414c0>
   525ac:	ldr	r3, [sp, #24]
   525b0:	cmp	r3, #3
   525b4:	beq	52c7c <fputs@plt+0x41b0c>
   525b8:	ldr	r2, [sp, #24]
   525bc:	sub	r3, r3, #9
   525c0:	cmp	r2, #13
   525c4:	cmpne	r3, #1
   525c8:	movls	r3, #1
   525cc:	movhi	r3, #0
   525d0:	str	r3, [sp]
   525d4:	mov	r2, r6
   525d8:	mov	r3, #0
   525dc:	ldr	r1, [sp, #40]	; 0x28
   525e0:	mov	r0, r5
   525e4:	bl	52008 <fputs@plt+0x40e98>
   525e8:	b	52640 <fputs@plt+0x414d0>
   525ec:	ldr	r3, [r5, #76]	; 0x4c
   525f0:	add	r2, r8, fp
   525f4:	cmp	r2, r3
   525f8:	addgt	r3, r8, r3
   525fc:	strgt	r3, [r5, #76]	; 0x4c
   52600:	mov	fp, #0
   52604:	b	52594 <fputs@plt+0x41424>
   52608:	ldr	r3, [sp, #32]
   5260c:	ldr	r2, [sp, #48]	; 0x30
   52610:	add	r3, r3, r6
   52614:	str	r3, [sp]
   52618:	mov	r1, #47	; 0x2f
   5261c:	ldr	r3, [sp, #32]
   52620:	mov	r0, r4
   52624:	bl	28f0c <fputs@plt+0x17d9c>
   52628:	ldr	r3, [sp, #32]
   5262c:	add	r3, r3, #1
   52630:	str	r3, [sp, #32]
   52634:	ldr	r3, [sp, #32]
   52638:	cmp	r3, r8
   5263c:	blt	52608 <fputs@plt+0x41498>
   52640:	ldr	r3, [sp, #36]	; 0x24
   52644:	cmp	r3, #0
   52648:	beq	527fc <fputs@plt+0x4168c>
   5264c:	ldrb	r3, [r9, #1]
   52650:	cmp	r3, #1
   52654:	beq	527d0 <fputs@plt+0x41660>
   52658:	cmp	r3, #2
   5265c:	bne	527e0 <fputs@plt+0x41670>
   52660:	ldr	r3, [r5, #76]	; 0x4c
   52664:	ldr	r1, [r9, #8]
   52668:	add	r2, r3, #1
   5266c:	add	r3, r8, r3
   52670:	str	r3, [r5, #76]	; 0x4c
   52674:	mov	r0, r4
   52678:	str	r2, [sp, #36]	; 0x24
   5267c:	bl	25474 <fputs@plt+0x14304>
   52680:	ldr	r1, [r9, #8]
   52684:	mov	r0, r4
   52688:	bl	16e74 <fputs@plt+0x5d04>
   5268c:	mov	r3, #25
   52690:	mov	r9, #0
   52694:	strb	r3, [r0]
   52698:	mov	r3, #1
   5269c:	str	r3, [r0, #4]
   526a0:	ldr	r3, [sp, #36]	; 0x24
   526a4:	str	r3, [r0, #8]
   526a8:	ldr	r3, [r4, #32]
   526ac:	add	r3, r8, r3
   526b0:	str	r3, [sp, #48]	; 0x30
   526b4:	ldr	r3, [sp, #36]	; 0x24
   526b8:	str	r3, [sp, #32]
   526bc:	sub	r3, r8, #1
   526c0:	str	r3, [sp, #60]	; 0x3c
   526c4:	cmp	r9, r8
   526c8:	blt	52750 <fputs@plt+0x415e0>
   526cc:	sub	r3, r8, #1
   526d0:	str	r3, [sp]
   526d4:	mov	r2, r6
   526d8:	ldr	r3, [sp, #36]	; 0x24
   526dc:	mov	r1, #30
   526e0:	mov	r0, r4
   526e4:	bl	28f0c <fputs@plt+0x17d9c>
   526e8:	ldr	r3, [sp, #24]
   526ec:	cmp	r7, #0
   526f0:	sub	r9, r3, #1
   526f4:	bne	52ca0 <fputs@plt+0x41b30>
   526f8:	ldr	r3, [sp, #28]
   526fc:	ldr	r2, [sp, #44]	; 0x2c
   52700:	mov	r0, r4
   52704:	ldr	r1, [r3, #16]
   52708:	bl	295c8 <fputs@plt+0x18458>
   5270c:	cmp	r9, #13
   52710:	ldrls	pc, [pc, r9, lsl #2]
   52714:	b	52a5c <fputs@plt+0x418ec>
   52718:	andeq	r2, r5, r8, asr #16
   5271c:	muleq	r5, ip, r8
   52720:	andeq	r2, r5, r8, lsl #25
   52724:	andeq	r2, r5, ip, asr sl
   52728:			; <UNDEFINED> instruction: 0x000528b8
   5272c:			; <UNDEFINED> instruction: 0x000528b8
   52730:	andeq	r2, r5, r8, lsl #22
   52734:	andeq	r2, r5, r8, lsl #22
   52738:	andeq	r2, r5, r0, asr #21
   5273c:	andeq	r2, r5, ip, asr sl
   52740:	andeq	r2, r5, ip, asr #19
   52744:			; <UNDEFINED> instruction: 0x000528b8
   52748:	andeq	r2, r5, r0, asr #21
   5274c:			; <UNDEFINED> instruction: 0x000528b8
   52750:	ldr	r3, [sp, #40]	; 0x28
   52754:	mov	r0, r5
   52758:	ldr	r2, [r3, #4]
   5275c:	mov	r3, #20
   52760:	mul	r3, r3, r9
   52764:	ldr	r1, [r2, r3]
   52768:	bl	346bc <fputs@plt+0x2354c>
   5276c:	ldr	r3, [sp, #60]	; 0x3c
   52770:	add	r2, r6, r9
   52774:	cmp	r9, r3
   52778:	ldr	r3, [sp, #32]
   5277c:	movlt	r1, #78	; 0x4e
   52780:	str	r3, [sp]
   52784:	movge	r1, #79	; 0x4f
   52788:	ldrlt	r3, [sp, #48]	; 0x30
   5278c:	ldrge	r3, [sp, #44]	; 0x2c
   52790:	add	r9, r9, #1
   52794:	str	r0, [sp, #52]	; 0x34
   52798:	mov	r0, r4
   5279c:	bl	28f0c <fputs@plt+0x17d9c>
   527a0:	mvn	r3, #3
   527a4:	ldr	r2, [sp, #52]	; 0x34
   527a8:	mvn	r1, #0
   527ac:	mov	r0, r4
   527b0:	bl	25510 <fputs@plt+0x143a0>
   527b4:	mov	r1, #128	; 0x80
   527b8:	mov	r0, r4
   527bc:	bl	1bd68 <fputs@plt+0xabf8>
   527c0:	ldr	r3, [sp, #32]
   527c4:	add	r3, r3, #1
   527c8:	str	r3, [sp, #32]
   527cc:	b	526c4 <fputs@plt+0x41554>
   527d0:	ldr	r1, [r9, #8]
   527d4:	mov	r0, r4
   527d8:	bl	25474 <fputs@plt+0x14304>
   527dc:	b	526e8 <fputs@plt+0x41578>
   527e0:	str	r6, [sp]
   527e4:	mov	r3, r8
   527e8:	ldr	r2, [sp, #44]	; 0x2c
   527ec:	ldr	r1, [r9, #4]
   527f0:	mov	r0, r5
   527f4:	bl	29928 <fputs@plt+0x187b8>
   527f8:	b	526e8 <fputs@plt+0x41578>
   527fc:	ldr	r3, [sp, #24]
   52800:	sub	r3, r3, #1
   52804:	cmp	r3, #13
   52808:	ldrls	pc, [pc, r3, lsl #2]
   5280c:	b	5288c <fputs@plt+0x4171c>
   52810:	andeq	r2, r5, r8, asr #16
   52814:	muleq	r5, ip, r8
   52818:	andeq	r2, r5, r8, lsl #25
   5281c:	andeq	r2, r5, ip, lsl #17
   52820:			; <UNDEFINED> instruction: 0x000528b8
   52824:			; <UNDEFINED> instruction: 0x000528b8
   52828:	andeq	r2, r5, r8, lsl #22
   5282c:	andeq	r2, r5, r8, lsl #22
   52830:			; <UNDEFINED> instruction: 0x00052ab8
   52834:	andeq	r2, r5, r4, lsl #21
   52838:	andeq	r2, r5, ip, asr #19
   5283c:			; <UNDEFINED> instruction: 0x000528b8
   52840:			; <UNDEFINED> instruction: 0x00052ab8
   52844:			; <UNDEFINED> instruction: 0x000528b8
   52848:	mov	r0, r5
   5284c:	bl	17498 <fputs@plt+0x6328>
   52850:	mov	r3, r8
   52854:	mov	r2, r6
   52858:	mov	r1, #49	; 0x31
   5285c:	mov	r9, r0
   52860:	str	r0, [sp]
   52864:	mov	r0, r4
   52868:	bl	28f0c <fputs@plt+0x17d9c>
   5286c:	mov	r1, #110	; 0x6e
   52870:	mov	r3, r9
   52874:	ldr	r2, [sp, #20]
   52878:	mov	r0, r4
   5287c:	bl	29404 <fputs@plt+0x18294>
   52880:	mov	r1, r9
   52884:	mov	r0, r5
   52888:	bl	1c98c <fputs@plt+0xb81c>
   5288c:	cmp	r7, #0
   52890:	beq	52a5c <fputs@plt+0x418ec>
   52894:	add	sp, sp, #68	; 0x44
   52898:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5289c:	str	r8, [sp]
   528a0:	mov	r3, r6
   528a4:	ldr	r2, [sp, #20]
   528a8:	mov	r1, #111	; 0x6f
   528ac:	mov	r0, r4
   528b0:	bl	28f0c <fputs@plt+0x17d9c>
   528b4:	b	5288c <fputs@plt+0x4171c>
   528b8:	add	sl, fp, #1
   528bc:	mov	r1, sl
   528c0:	mov	r0, r5
   528c4:	bl	174c8 <fputs@plt+0x6358>
   528c8:	mov	r2, r6
   528cc:	mov	r1, #49	; 0x31
   528d0:	add	r3, fp, r0
   528d4:	str	r3, [sp, #32]
   528d8:	str	r3, [sp]
   528dc:	mov	r9, r0
   528e0:	mov	r3, r8
   528e4:	mov	r0, r4
   528e8:	bl	28f0c <fputs@plt+0x17d9c>
   528ec:	ldr	r3, [sp, #24]
   528f0:	cmp	r3, #6
   528f4:	bne	52938 <fputs@plt+0x417c8>
   528f8:	ldr	r3, [sp, #20]
   528fc:	mov	r2, #0
   52900:	add	r8, r3, #1
   52904:	ldr	r3, [r4, #32]
   52908:	mov	r1, #69	; 0x45
   5290c:	str	r2, [sp, #4]
   52910:	add	r3, r3, #4
   52914:	mov	r2, r8
   52918:	str	r9, [sp]
   5291c:	mov	r0, r4
   52920:	bl	28ff4 <fputs@plt+0x17e84>
   52924:	mov	r3, r9
   52928:	mov	r2, r8
   5292c:	mov	r1, #110	; 0x6e
   52930:	mov	r0, r4
   52934:	bl	29404 <fputs@plt+0x18294>
   52938:	cmp	r7, #0
   5293c:	beq	52978 <fputs@plt+0x41808>
   52940:	mov	r3, #1
   52944:	str	r3, [sp, #4]
   52948:	str	fp, [sp, #8]
   5294c:	str	r6, [sp]
   52950:	ldr	r3, [sp, #32]
   52954:	ldr	r2, [sp, #28]
   52958:	mov	r1, r7
   5295c:	mov	r0, r5
   52960:	bl	52170 <fputs@plt+0x41000>
   52964:	mov	r2, sl
   52968:	mov	r1, r9
   5296c:	mov	r0, r5
   52970:	bl	1e9d8 <fputs@plt+0xd868>
   52974:	b	5288c <fputs@plt+0x4171c>
   52978:	mov	r0, r5
   5297c:	bl	17498 <fputs@plt+0x6328>
   52980:	ldr	r2, [sp, #20]
   52984:	mov	r1, #74	; 0x4a
   52988:	mov	r6, r0
   5298c:	mov	r3, r0
   52990:	mov	r0, r4
   52994:	bl	29404 <fputs@plt+0x18294>
   52998:	mov	r3, r9
   5299c:	ldr	r2, [sp, #20]
   529a0:	str	r6, [sp]
   529a4:	mov	r1, #75	; 0x4b
   529a8:	mov	r0, r4
   529ac:	bl	28f0c <fputs@plt+0x17d9c>
   529b0:	mov	r0, r4
   529b4:	mov	r1, #8
   529b8:	bl	1bd68 <fputs@plt+0xabf8>
   529bc:	mov	r1, r6
   529c0:	mov	r0, r5
   529c4:	bl	1c98c <fputs@plt+0xb81c>
   529c8:	b	52964 <fputs@plt+0x417f4>
   529cc:	ldr	r3, [sp, #40]	; 0x28
   529d0:	ldrb	r1, [sl, #1]
   529d4:	mov	r8, #1
   529d8:	ldr	r3, [r3, #4]
   529dc:	ldr	r0, [r3]
   529e0:	bl	17908 <fputs@plt+0x6798>
   529e4:	cmp	r7, #0
   529e8:	strb	r0, [sl, #1]
   529ec:	beq	529fc <fputs@plt+0x4188c>
   529f0:	str	fp, [sp, #112]	; 0x70
   529f4:	str	r8, [sp, #108]	; 0x6c
   529f8:	b	52a98 <fputs@plt+0x41928>
   529fc:	mov	r0, r5
   52a00:	bl	17498 <fputs@plt+0x6328>
   52a04:	add	r3, sl, #1
   52a08:	str	r3, [sp, #4]
   52a0c:	mov	r2, r6
   52a10:	mov	r3, r8
   52a14:	mov	r1, #49	; 0x31
   52a18:	str	r8, [sp, #8]
   52a1c:	mov	r7, r0
   52a20:	str	r0, [sp]
   52a24:	mov	r0, r4
   52a28:	bl	2902c <fputs@plt+0x17ebc>
   52a2c:	mov	r2, r8
   52a30:	mov	r1, r6
   52a34:	mov	r0, r5
   52a38:	bl	1e964 <fputs@plt+0xd7f4>
   52a3c:	mov	r1, #110	; 0x6e
   52a40:	mov	r3, r7
   52a44:	ldr	r2, [sp, #20]
   52a48:	mov	r0, r4
   52a4c:	bl	29404 <fputs@plt+0x18294>
   52a50:	mov	r1, r7
   52a54:	mov	r0, r5
   52a58:	bl	1c98c <fputs@plt+0xb81c>
   52a5c:	ldr	r3, [sp, #28]
   52a60:	ldr	r2, [r3, #12]
   52a64:	cmp	r2, #0
   52a68:	beq	52894 <fputs@plt+0x41724>
   52a6c:	ldr	r3, [sp, #56]	; 0x38
   52a70:	mov	r1, #141	; 0x8d
   52a74:	mov	r0, r4
   52a78:	add	sp, sp, #68	; 0x44
   52a7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52a80:	b	29404 <fputs@plt+0x18294>
   52a84:	cmp	r7, #0
   52a88:	beq	52a5c <fputs@plt+0x418ec>
   52a8c:	mov	r3, #1
   52a90:	str	fp, [sp, #112]	; 0x70
   52a94:	str	r3, [sp, #108]	; 0x6c
   52a98:	str	r6, [sp, #104]	; 0x68
   52a9c:	mov	r3, r6
   52aa0:	ldr	r2, [sp, #28]
   52aa4:	mov	r1, r7
   52aa8:	mov	r0, r5
   52aac:	add	sp, sp, #68	; 0x44
   52ab0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52ab4:	b	52170 <fputs@plt+0x41000>
   52ab8:	cmp	r7, #0
   52abc:	bne	529f0 <fputs@plt+0x41880>
   52ac0:	ldr	r3, [sp, #24]
   52ac4:	cmp	r3, #13
   52ac8:	bne	52ae0 <fputs@plt+0x41970>
   52acc:	ldr	r2, [sl, #4]
   52ad0:	mov	r1, #18
   52ad4:	mov	r0, r4
   52ad8:	bl	293a0 <fputs@plt+0x18230>
   52adc:	b	52a5c <fputs@plt+0x418ec>
   52ae0:	mov	r2, r6
   52ae4:	mov	r3, r8
   52ae8:	mov	r1, #33	; 0x21
   52aec:	mov	r0, r4
   52af0:	bl	29404 <fputs@plt+0x18294>
   52af4:	mov	r2, r8
   52af8:	mov	r1, r6
   52afc:	mov	r0, r5
   52b00:	bl	1e964 <fputs@plt+0xd7f4>
   52b04:	b	52a5c <fputs@plt+0x418ec>
   52b08:	ldr	r3, [sl, #16]
   52b0c:	mov	r0, r5
   52b10:	str	r3, [sp, #44]	; 0x2c
   52b14:	ldr	r3, [r3]
   52b18:	str	r3, [sp, #32]
   52b1c:	bl	17498 <fputs@plt+0x6328>
   52b20:	ldr	r3, [sp, #32]
   52b24:	add	r3, r3, #2
   52b28:	mov	r1, r3
   52b2c:	str	r3, [sp, #40]	; 0x28
   52b30:	str	r0, [sp, #36]	; 0x24
   52b34:	mov	r0, r5
   52b38:	bl	174c8 <fputs@plt+0x6358>
   52b3c:	ldr	r3, [sp, #32]
   52b40:	add	r3, r3, r0
   52b44:	str	r3, [sp, #48]	; 0x30
   52b48:	add	sl, r3, #1
   52b4c:	ldr	r3, [sp, #24]
   52b50:	mov	fp, r0
   52b54:	cmp	r3, #8
   52b58:	movne	r9, #0
   52b5c:	bne	52b80 <fputs@plt+0x41a10>
   52b60:	ldr	r2, [sp, #20]
   52b64:	stm	sp, {r6, r8}
   52b68:	mov	r3, #0
   52b6c:	add	r2, r2, #1
   52b70:	mov	r1, #69	; 0x45
   52b74:	mov	r0, r4
   52b78:	bl	28ff4 <fputs@plt+0x17e84>
   52b7c:	mov	r9, r0
   52b80:	mov	r3, r8
   52b84:	str	sl, [sp]
   52b88:	mov	r2, r6
   52b8c:	mov	r1, #49	; 0x31
   52b90:	mov	r0, r4
   52b94:	bl	28f0c <fputs@plt+0x17d9c>
   52b98:	ldr	r3, [sp, #24]
   52b9c:	cmp	r3, #8
   52ba0:	bne	52bc8 <fputs@plt+0x41a58>
   52ba4:	ldr	r2, [sp, #20]
   52ba8:	mov	r1, #110	; 0x6e
   52bac:	mov	r3, sl
   52bb0:	add	r2, r2, #1
   52bb4:	mov	r0, r4
   52bb8:	bl	29404 <fputs@plt+0x18294>
   52bbc:	mov	r1, #16
   52bc0:	mov	r0, r4
   52bc4:	bl	1bd68 <fputs@plt+0xabf8>
   52bc8:	mov	r8, #0
   52bcc:	mov	sl, #20
   52bd0:	ldr	r3, [sp, #32]
   52bd4:	cmp	r8, r3
   52bd8:	blt	52c4c <fputs@plt+0x41adc>
   52bdc:	ldr	r3, [sp, #48]	; 0x30
   52be0:	ldr	r2, [sp, #20]
   52be4:	mov	r1, #73	; 0x49
   52be8:	mov	r0, r4
   52bec:	bl	29404 <fputs@plt+0x18294>
   52bf0:	ldr	r3, [sp, #36]	; 0x24
   52bf4:	mov	r2, fp
   52bf8:	str	r3, [sp]
   52bfc:	mov	r1, #49	; 0x31
   52c00:	ldr	r3, [sp, #40]	; 0x28
   52c04:	mov	r0, r4
   52c08:	bl	28f0c <fputs@plt+0x17d9c>
   52c0c:	ldr	r3, [sp, #36]	; 0x24
   52c10:	ldr	r2, [sp, #20]
   52c14:	mov	r1, #110	; 0x6e
   52c18:	mov	r0, r4
   52c1c:	bl	29404 <fputs@plt+0x18294>
   52c20:	cmp	r9, #0
   52c24:	beq	52c34 <fputs@plt+0x41ac4>
   52c28:	mov	r1, r9
   52c2c:	mov	r0, r4
   52c30:	bl	1e06c <fputs@plt+0xcefc>
   52c34:	ldr	r1, [sp, #36]	; 0x24
   52c38:	mov	r0, r5
   52c3c:	bl	1c98c <fputs@plt+0xb81c>
   52c40:	ldr	r2, [sp, #40]	; 0x28
   52c44:	mov	r1, fp
   52c48:	b	5296c <fputs@plt+0x417fc>
   52c4c:	ldr	r3, [sp, #44]	; 0x2c
   52c50:	mov	r1, #31
   52c54:	mov	r0, r4
   52c58:	ldr	r3, [r3, #4]
   52c5c:	mla	r3, sl, r8, r3
   52c60:	ldrh	r2, [r3, #16]
   52c64:	add	r3, fp, r8
   52c68:	add	r8, r8, #1
   52c6c:	add	r2, r2, r6
   52c70:	sub	r2, r2, #1
   52c74:	bl	29404 <fputs@plt+0x18294>
   52c78:	b	52bd0 <fputs@plt+0x41a60>
   52c7c:	ldr	r3, [sp, #36]	; 0x24
   52c80:	cmp	r3, #0
   52c84:	bne	5264c <fputs@plt+0x414dc>
   52c88:	ldr	r3, [sp, #20]
   52c8c:	mov	r2, #1
   52c90:	mov	r1, #22
   52c94:	mov	r0, r4
   52c98:	bl	29404 <fputs@plt+0x18294>
   52c9c:	b	5288c <fputs@plt+0x4171c>
   52ca0:	cmp	r9, #13
   52ca4:	ldrls	pc, [pc, r9, lsl #2]
   52ca8:	b	52894 <fputs@plt+0x41724>
   52cac:	andeq	r2, r5, r8, asr #16
   52cb0:	muleq	r5, ip, r8
   52cb4:	andeq	r2, r5, r8, lsl #25
   52cb8:	muleq	r5, r4, r8
   52cbc:			; <UNDEFINED> instruction: 0x000528b8
   52cc0:			; <UNDEFINED> instruction: 0x000528b8
   52cc4:	andeq	r2, r5, r8, lsl #22
   52cc8:	andeq	r2, r5, r8, lsl #22
   52ccc:			; <UNDEFINED> instruction: 0x00052ab8
   52cd0:	andeq	r2, r5, r4, lsl #21
   52cd4:	andeq	r2, r5, ip, asr #19
   52cd8:			; <UNDEFINED> instruction: 0x000528b8
   52cdc:			; <UNDEFINED> instruction: 0x00052ab8
   52ce0:			; <UNDEFINED> instruction: 0x000528b8
   52ce4:	push	{r4, r5, r6, r7, r8, lr}
   52ce8:	mov	r5, r0
   52cec:	mov	r0, r1
   52cf0:	mov	r7, r2
   52cf4:	bl	1714c <fputs@plt+0x5fdc>
   52cf8:	ldrb	r3, [r5, #23]
   52cfc:	cmp	r3, #0
   52d00:	mov	r6, r0
   52d04:	beq	52dac <fputs@plt+0x41c3c>
   52d08:	ldrb	r3, [r0]
   52d0c:	cmp	r3, #157	; 0x9d
   52d10:	beq	52dac <fputs@plt+0x41c3c>
   52d14:	mov	r2, #0
   52d18:	mov	r1, #2
   52d1c:	bl	1c1a4 <fputs@plt+0xb034>
   52d20:	cmp	r0, #0
   52d24:	beq	52dac <fputs@plt+0x41c3c>
   52d28:	ldr	r3, [r5, #324]	; 0x144
   52d2c:	mov	r2, #0
   52d30:	cmp	r3, r2
   52d34:	str	r2, [r7]
   52d38:	ldrne	r4, [r3, #4]
   52d3c:	ldrne	r7, [r3]
   52d40:	mvnne	r8, #0
   52d44:	bne	52d74 <fputs@plt+0x41c04>
   52d48:	ldr	r4, [r5, #76]	; 0x4c
   52d4c:	mov	r3, #1
   52d50:	add	r4, r4, #1
   52d54:	str	r4, [r5, #76]	; 0x4c
   52d58:	mov	r2, r4
   52d5c:	mov	r1, r6
   52d60:	mov	r0, r5
   52d64:	bl	2a60c <fputs@plt+0x1949c>
   52d68:	b	52da4 <fputs@plt+0x41c34>
   52d6c:	add	r4, r4, #20
   52d70:	sub	r7, r7, #1
   52d74:	cmp	r7, #0
   52d78:	ble	52d48 <fputs@plt+0x41bd8>
   52d7c:	ldrb	r3, [r4, #13]
   52d80:	tst	r3, #4
   52d84:	beq	52d6c <fputs@plt+0x41bfc>
   52d88:	mov	r2, r8
   52d8c:	mov	r1, r6
   52d90:	ldr	r0, [r4]
   52d94:	bl	1d5a4 <fputs@plt+0xc434>
   52d98:	cmp	r0, #0
   52d9c:	bne	52d6c <fputs@plt+0x41bfc>
   52da0:	ldr	r4, [r4, #16]
   52da4:	mov	r0, r4
   52da8:	pop	{r4, r5, r6, r7, r8, pc}
   52dac:	mov	r0, r5
   52db0:	bl	17498 <fputs@plt+0x6328>
   52db4:	mov	r1, r6
   52db8:	mov	r8, r0
   52dbc:	mov	r2, r0
   52dc0:	mov	r0, r5
   52dc4:	bl	5105c <fputs@plt+0x3feec>
   52dc8:	cmp	r8, r0
   52dcc:	mov	r4, r0
   52dd0:	streq	r0, [r7]
   52dd4:	beq	52da4 <fputs@plt+0x41c34>
   52dd8:	mov	r1, r8
   52ddc:	mov	r0, r5
   52de0:	bl	1c98c <fputs@plt+0xb81c>
   52de4:	mov	r3, #0
   52de8:	str	r3, [r7]
   52dec:	b	52da4 <fputs@plt+0x41c34>
   52df0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   52df4:	mov	r9, r3
   52df8:	sub	sp, sp, #52	; 0x34
   52dfc:	cmp	r2, r9
   52e00:	mov	r3, #0
   52e04:	str	r3, [sp, #40]	; 0x28
   52e08:	mov	r7, r2
   52e0c:	addne	r3, sp, #40	; 0x28
   52e10:	mov	r2, #3
   52e14:	mov	r5, r0
   52e18:	mov	r8, r1
   52e1c:	ldr	r4, [r0, #8]
   52e20:	bl	4b800 <fputs@plt+0x3a690>
   52e24:	mov	sl, r0
   52e28:	mov	r0, r8
   52e2c:	bl	1794c <fputs@plt+0x67dc>
   52e30:	ldr	r3, [r5, #108]	; 0x6c
   52e34:	add	r3, r3, #1
   52e38:	str	r3, [r5, #108]	; 0x6c
   52e3c:	strb	r0, [sp, #39]	; 0x27
   52e40:	mov	r0, r5
   52e44:	bl	17498 <fputs@plt+0x6328>
   52e48:	ldr	r1, [r8, #12]
   52e4c:	mov	r2, r0
   52e50:	mov	r6, r0
   52e54:	mov	r0, r5
   52e58:	bl	51ca8 <fputs@plt+0x40b38>
   52e5c:	cmp	sl, #5
   52e60:	bne	52ffc <fputs@plt+0x41e8c>
   52e64:	ldr	r1, [r8, #12]
   52e68:	mov	r0, r5
   52e6c:	ldr	sl, [r8, #20]
   52e70:	bl	346bc <fputs@plt+0x2354c>
   52e74:	str	r0, [sp, #20]
   52e78:	ldr	r0, [r4, #24]
   52e7c:	bl	28e04 <fputs@plt+0x17c94>
   52e80:	cmp	r7, r9
   52e84:	moveq	r8, #0
   52e88:	str	r0, [sp, #24]
   52e8c:	beq	52eb4 <fputs@plt+0x41d44>
   52e90:	mov	r0, r5
   52e94:	bl	17498 <fputs@plt+0x6328>
   52e98:	mov	r3, r6
   52e9c:	mov	r2, r6
   52ea0:	mov	r1, #85	; 0x55
   52ea4:	mov	r8, r0
   52ea8:	str	r0, [sp]
   52eac:	mov	r0, r4
   52eb0:	bl	28f0c <fputs@plt+0x17d9c>
   52eb4:	mov	fp, #0
   52eb8:	ldr	r3, [sl]
   52ebc:	cmp	fp, r3
   52ec0:	blt	52f20 <fputs@plt+0x41db0>
   52ec4:	cmp	r8, #0
   52ec8:	beq	52eec <fputs@plt+0x41d7c>
   52ecc:	mov	r1, #76	; 0x4c
   52ed0:	mov	r3, r9
   52ed4:	mov	r2, r8
   52ed8:	mov	r0, r4
   52edc:	bl	29404 <fputs@plt+0x18294>
   52ee0:	mov	r1, r7
   52ee4:	mov	r0, r4
   52ee8:	bl	2956c <fputs@plt+0x183fc>
   52eec:	ldr	r1, [sp, #24]
   52ef0:	mov	r0, r4
   52ef4:	bl	16e4c <fputs@plt+0x5cdc>
   52ef8:	mov	r1, r8
   52efc:	mov	r0, r5
   52f00:	bl	1c98c <fputs@plt+0xb81c>
   52f04:	mov	r1, r6
   52f08:	mov	r0, r5
   52f0c:	bl	1c98c <fputs@plt+0xb81c>
   52f10:	mov	r0, r5
   52f14:	bl	1c798 <fputs@plt+0xb628>
   52f18:	add	sp, sp, #52	; 0x34
   52f1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   52f20:	mov	r3, #20
   52f24:	ldr	r1, [sl, #4]
   52f28:	mul	r3, r3, fp
   52f2c:	add	r2, sp, #44	; 0x2c
   52f30:	mov	r0, r5
   52f34:	ldr	r1, [r1, r3]
   52f38:	str	r3, [sp, #28]
   52f3c:	bl	52ce4 <fputs@plt+0x41b74>
   52f40:	cmp	r8, #0
   52f44:	ldr	r3, [sp, #28]
   52f48:	str	r0, [sp, #16]
   52f4c:	beq	52f7c <fputs@plt+0x41e0c>
   52f50:	ldr	r2, [sl, #4]
   52f54:	ldr	r0, [r2, r3]
   52f58:	bl	17368 <fputs@plt+0x61f8>
   52f5c:	cmp	r0, #0
   52f60:	beq	52f7c <fputs@plt+0x41e0c>
   52f64:	str	r8, [sp]
   52f68:	ldr	r3, [sp, #16]
   52f6c:	mov	r2, r8
   52f70:	mov	r1, #85	; 0x55
   52f74:	mov	r0, r4
   52f78:	bl	28f0c <fputs@plt+0x17d9c>
   52f7c:	ldr	r3, [sl]
   52f80:	sub	r3, r3, #1
   52f84:	cmp	fp, r3
   52f88:	cmpge	r7, r9
   52f8c:	mvn	r3, #3
   52f90:	str	r3, [sp, #8]
   52f94:	ldr	r3, [sp, #20]
   52f98:	str	r3, [sp, #4]
   52f9c:	ldr	r3, [sp, #16]
   52fa0:	str	r3, [sp]
   52fa4:	beq	52fdc <fputs@plt+0x41e6c>
   52fa8:	mov	r1, #79	; 0x4f
   52fac:	ldr	r3, [sp, #24]
   52fb0:	mov	r2, r6
   52fb4:	mov	r0, r4
   52fb8:	bl	2902c <fputs@plt+0x17ebc>
   52fbc:	ldrb	r1, [sp, #39]	; 0x27
   52fc0:	mov	r0, r4
   52fc4:	bl	1bd68 <fputs@plt+0xabf8>
   52fc8:	ldr	r1, [sp, #44]	; 0x2c
   52fcc:	mov	r0, r5
   52fd0:	bl	1c98c <fputs@plt+0xb81c>
   52fd4:	add	fp, fp, #1
   52fd8:	b	52eb8 <fputs@plt+0x41d48>
   52fdc:	mov	r1, #78	; 0x4e
   52fe0:	mov	r3, r7
   52fe4:	mov	r2, r6
   52fe8:	mov	r0, r4
   52fec:	bl	2902c <fputs@plt+0x17ebc>
   52ff0:	ldrb	r1, [sp, #39]	; 0x27
   52ff4:	orr	r1, r1, #16
   52ff8:	b	52fc0 <fputs@plt+0x41e50>
   52ffc:	ldr	r0, [r8, #12]
   53000:	bl	17368 <fputs@plt+0x61f8>
   53004:	cmp	r0, #0
   53008:	beq	53028 <fputs@plt+0x41eb8>
   5300c:	cmp	r7, r9
   53010:	bne	53060 <fputs@plt+0x41ef0>
   53014:	mov	r3, r7
   53018:	mov	r2, r6
   5301c:	mov	r1, #76	; 0x4c
   53020:	mov	r0, r4
   53024:	bl	29404 <fputs@plt+0x18294>
   53028:	cmp	sl, #1
   5302c:	bne	530a4 <fputs@plt+0x41f34>
   53030:	mov	r3, r7
   53034:	mov	r2, r6
   53038:	mov	r1, #38	; 0x26
   5303c:	mov	r0, r4
   53040:	bl	29404 <fputs@plt+0x18294>
   53044:	str	r6, [sp]
   53048:	mov	r3, r7
   5304c:	ldr	r2, [r8, #28]
   53050:	mov	r1, #70	; 0x46
   53054:	mov	r0, r4
   53058:	bl	28f0c <fputs@plt+0x17d9c>
   5305c:	b	52f04 <fputs@plt+0x41d94>
   53060:	mov	r2, r6
   53064:	mov	r1, #77	; 0x4d
   53068:	mov	r0, r4
   5306c:	bl	293a0 <fputs@plt+0x18230>
   53070:	mov	r3, r7
   53074:	ldr	r2, [r8, #28]
   53078:	mov	r1, #108	; 0x6c
   5307c:	mov	fp, r0
   53080:	mov	r0, r4
   53084:	bl	29404 <fputs@plt+0x18294>
   53088:	mov	r1, r9
   5308c:	mov	r0, r4
   53090:	bl	2956c <fputs@plt+0x183fc>
   53094:	mov	r1, fp
   53098:	mov	r0, r4
   5309c:	bl	1e06c <fputs@plt+0xcefc>
   530a0:	b	53028 <fputs@plt+0x41eb8>
   530a4:	mov	sl, #1
   530a8:	add	r3, sp, #39	; 0x27
   530ac:	mov	fp, #0
   530b0:	str	r3, [sp, #4]
   530b4:	str	sl, [sp, #8]
   530b8:	mov	r3, sl
   530bc:	str	fp, [sp]
   530c0:	mov	r2, r6
   530c4:	mov	r1, #48	; 0x30
   530c8:	mov	r0, r4
   530cc:	bl	2902c <fputs@plt+0x17ebc>
   530d0:	ldr	r3, [sp, #40]	; 0x28
   530d4:	stm	sp, {r6, sl}
   530d8:	cmp	r3, fp
   530dc:	bne	530f8 <fputs@plt+0x41f88>
   530e0:	mov	r3, r7
   530e4:	ldr	r2, [r8, #28]
   530e8:	mov	r1, #68	; 0x44
   530ec:	mov	r0, r4
   530f0:	bl	28ff4 <fputs@plt+0x17e84>
   530f4:	b	52f04 <fputs@plt+0x41d94>
   530f8:	mov	r3, fp
   530fc:	ldr	r2, [r8, #28]
   53100:	mov	r1, #69	; 0x45
   53104:	mov	r0, r4
   53108:	bl	28ff4 <fputs@plt+0x17e84>
   5310c:	mov	r3, r9
   53110:	ldr	r2, [sp, #40]	; 0x28
   53114:	mov	r1, #76	; 0x4c
   53118:	mov	r8, r0
   5311c:	mov	r0, r4
   53120:	bl	29404 <fputs@plt+0x18294>
   53124:	mov	r1, r7
   53128:	mov	r0, r4
   5312c:	bl	2956c <fputs@plt+0x183fc>
   53130:	mov	r1, r8
   53134:	mov	r0, r4
   53138:	bl	1e06c <fputs@plt+0xcefc>
   5313c:	b	52f04 <fputs@plt+0x41d94>
   53140:	push	{r4, r5, r6, r7, r8, r9, lr}
   53144:	mov	ip, #0
   53148:	ldr	r7, [r0, #8]
   5314c:	sub	sp, sp, #28
   53150:	cmp	r7, ip
   53154:	cmpne	r1, ip
   53158:	str	ip, [sp, #16]
   5315c:	str	ip, [sp, #20]
   53160:	moveq	lr, #1
   53164:	movne	lr, #0
   53168:	beq	532a0 <fputs@plt+0x42130>
   5316c:	ldrb	ip, [r1]
   53170:	mov	r4, r0
   53174:	mov	r8, r2
   53178:	cmp	ip, #75	; 0x4b
   5317c:	mov	r6, r3
   53180:	mov	r5, r1
   53184:	eor	r9, ip, #1
   53188:	beq	53330 <fputs@plt+0x421c0>
   5318c:	bhi	531ec <fputs@plt+0x4207c>
   53190:	cmp	ip, #72	; 0x48
   53194:	beq	53258 <fputs@plt+0x420e8>
   53198:	bhi	531cc <fputs@plt+0x4205c>
   5319c:	cmp	ip, #19
   531a0:	beq	532f8 <fputs@plt+0x42188>
   531a4:	cmp	ip, #71	; 0x47
   531a8:	beq	532a8 <fputs@plt+0x42138>
   531ac:	mov	r0, r5
   531b0:	bl	1c54c <fputs@plt+0xb3dc>
   531b4:	cmp	r0, #0
   531b8:	beq	53374 <fputs@plt+0x42204>
   531bc:	mov	r1, r8
   531c0:	mov	r0, r7
   531c4:	bl	2956c <fputs@plt+0x183fc>
   531c8:	b	53288 <fputs@plt+0x42118>
   531cc:	cmp	ip, #73	; 0x49
   531d0:	beq	53304 <fputs@plt+0x42194>
   531d4:	cmp	ip, #74	; 0x4a
   531d8:	bne	531ac <fputs@plt+0x4203c>
   531dc:	str	r3, [sp]
   531e0:	mov	r3, lr
   531e4:	bl	533b8 <fputs@plt+0x42248>
   531e8:	b	53288 <fputs@plt+0x42118>
   531ec:	cmp	ip, #83	; 0x53
   531f0:	bhi	53244 <fputs@plt+0x420d4>
   531f4:	cmp	ip, #78	; 0x4e
   531f8:	bcc	5330c <fputs@plt+0x4219c>
   531fc:	add	r2, sp, #16
   53200:	ldr	r1, [r5, #12]
   53204:	mov	r0, r4
   53208:	bl	52ce4 <fputs@plt+0x41b74>
   5320c:	add	r2, sp, #20
   53210:	ldr	r1, [r5, #16]
   53214:	mov	r7, r0
   53218:	mov	r0, r4
   5321c:	bl	52ce4 <fputs@plt+0x41b74>
   53220:	str	r6, [sp, #12]
   53224:	str	r7, [sp]
   53228:	mov	r3, r9
   5322c:	stmib	sp, {r0, r8}
   53230:	mov	r0, r4
   53234:	ldr	r2, [r5, #16]
   53238:	ldr	r1, [r5, #12]
   5323c:	bl	35c20 <fputs@plt+0x24ab0>
   53240:	b	53288 <fputs@plt+0x42118>
   53244:	cmp	ip, #148	; 0x94
   53248:	moveq	r9, #79	; 0x4f
   5324c:	bne	531ac <fputs@plt+0x4203c>
   53250:	mov	r6, #128	; 0x80
   53254:	b	531fc <fputs@plt+0x4208c>
   53258:	ldr	r1, [r1, #12]
   5325c:	bl	53140 <fputs@plt+0x41fd0>
   53260:	ldr	r3, [r4, #108]	; 0x6c
   53264:	mov	r2, r8
   53268:	add	r3, r3, #1
   5326c:	str	r3, [r4, #108]	; 0x6c
   53270:	ldr	r1, [r5, #16]
   53274:	mov	r3, r6
   53278:	mov	r0, r4
   5327c:	bl	53140 <fputs@plt+0x41fd0>
   53280:	mov	r0, r4
   53284:	bl	1c798 <fputs@plt+0xb628>
   53288:	ldr	r1, [sp, #16]
   5328c:	mov	r0, r4
   53290:	bl	1c98c <fputs@plt+0xb81c>
   53294:	ldr	r1, [sp, #20]
   53298:	mov	r0, r4
   5329c:	bl	1c98c <fputs@plt+0xb81c>
   532a0:	add	sp, sp, #28
   532a4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   532a8:	ldr	r0, [r7, #24]
   532ac:	bl	28e04 <fputs@plt+0x17c94>
   532b0:	eor	r3, r6, #16
   532b4:	ldr	r1, [r5, #12]
   532b8:	mov	r9, r0
   532bc:	mov	r2, r0
   532c0:	mov	r0, r4
   532c4:	bl	534a8 <fputs@plt+0x42338>
   532c8:	ldr	r3, [r4, #108]	; 0x6c
   532cc:	ldr	r1, [r5, #16]
   532d0:	add	r3, r3, #1
   532d4:	str	r3, [r4, #108]	; 0x6c
   532d8:	mov	r0, r4
   532dc:	mov	r3, r6
   532e0:	mov	r2, r8
   532e4:	bl	53140 <fputs@plt+0x41fd0>
   532e8:	mov	r1, r9
   532ec:	mov	r0, r7
   532f0:	bl	16e4c <fputs@plt+0x5cdc>
   532f4:	b	53280 <fputs@plt+0x42110>
   532f8:	ldr	r1, [r1, #12]
   532fc:	bl	534a8 <fputs@plt+0x42338>
   53300:	b	53288 <fputs@plt+0x42118>
   53304:	mov	r9, #78	; 0x4e
   53308:	b	53250 <fputs@plt+0x420e0>
   5330c:	add	r2, sp, #16
   53310:	ldr	r1, [r1, #12]
   53314:	bl	52ce4 <fputs@plt+0x41b74>
   53318:	mov	r3, r8
   5331c:	mov	r1, r9
   53320:	mov	r2, r0
   53324:	mov	r0, r7
   53328:	bl	29404 <fputs@plt+0x18294>
   5332c:	b	53288 <fputs@plt+0x42118>
   53330:	cmp	r3, #0
   53334:	beq	53344 <fputs@plt+0x421d4>
   53338:	mov	r3, r2
   5333c:	bl	52df0 <fputs@plt+0x41c80>
   53340:	b	53288 <fputs@plt+0x42118>
   53344:	ldr	r0, [r7, #24]
   53348:	bl	28e04 <fputs@plt+0x17c94>
   5334c:	mov	r1, r5
   53350:	mov	r2, r8
   53354:	mov	r6, r0
   53358:	mov	r3, r0
   5335c:	mov	r0, r4
   53360:	bl	52df0 <fputs@plt+0x41c80>
   53364:	mov	r1, r6
   53368:	mov	r0, r7
   5336c:	bl	16e4c <fputs@plt+0x5cdc>
   53370:	b	53288 <fputs@plt+0x42118>
   53374:	mov	r0, r5
   53378:	bl	1c590 <fputs@plt+0xb420>
   5337c:	cmp	r0, #0
   53380:	bne	53288 <fputs@plt+0x42118>
   53384:	add	r2, sp, #16
   53388:	mov	r1, r5
   5338c:	mov	r0, r4
   53390:	bl	52ce4 <fputs@plt+0x41b74>
   53394:	adds	r6, r6, #0
   53398:	movne	r6, #1
   5339c:	str	r6, [sp]
   533a0:	mov	r3, r8
   533a4:	mov	r1, #46	; 0x2e
   533a8:	mov	r2, r0
   533ac:	mov	r0, r7
   533b0:	bl	28f0c <fputs@plt+0x17d9c>
   533b4:	b	53288 <fputs@plt+0x42118>
   533b8:	push	{r4, r5, r6, r7, lr}
   533bc:	sub	sp, sp, #204	; 0xcc
   533c0:	ldr	lr, [r1, #12]
   533c4:	mov	r6, r3
   533c8:	mov	r3, #0
   533cc:	mov	r4, r0
   533d0:	mov	r7, r1
   533d4:	mov	r5, r2
   533d8:	str	r3, [sp, #4]
   533dc:	ldm	lr!, {r0, r1, r2, r3}
   533e0:	add	ip, sp, #152	; 0x98
   533e4:	stmia	ip!, {r0, r1, r2, r3}
   533e8:	ldm	lr!, {r0, r1, r2, r3}
   533ec:	stmia	ip!, {r0, r1, r2, r3}
   533f0:	ldm	lr, {r0, r1, r2, r3}
   533f4:	stm	ip, {r0, r1, r2, r3}
   533f8:	mov	r3, #72	; 0x48
   533fc:	strb	r3, [sp, #8]
   53400:	add	r3, sp, #56	; 0x38
   53404:	str	r3, [sp, #20]
   53408:	add	r3, sp, #104	; 0x68
   5340c:	add	r1, sp, #152	; 0x98
   53410:	str	r3, [sp, #24]
   53414:	mov	r3, #83	; 0x53
   53418:	str	r1, [sp, #68]	; 0x44
   5341c:	strb	r3, [sp, #56]	; 0x38
   53420:	ldr	r3, [r7, #20]
   53424:	mov	r0, r4
   53428:	ldr	r3, [r3, #4]
   5342c:	ldr	r2, [r3]
   53430:	ldr	r3, [r3, #20]
   53434:	str	r2, [sp, #72]	; 0x48
   53438:	mov	r2, #81	; 0x51
   5343c:	strb	r2, [sp, #104]	; 0x68
   53440:	add	r2, sp, #4
   53444:	str	r1, [sp, #116]	; 0x74
   53448:	str	r3, [sp, #120]	; 0x78
   5344c:	bl	52ce4 <fputs@plt+0x41b74>
   53450:	ldrb	r3, [sp, #152]	; 0x98
   53454:	cmp	r6, #0
   53458:	mov	r2, r5
   5345c:	strb	r3, [sp, #190]	; 0xbe
   53460:	mvn	r3, #98	; 0x62
   53464:	strb	r3, [sp, #152]	; 0x98
   53468:	ldr	r3, [sp, #156]	; 0x9c
   5346c:	add	r1, sp, #8
   53470:	bic	r3, r3, #4096	; 0x1000
   53474:	str	r3, [sp, #156]	; 0x9c
   53478:	ldr	r3, [sp, #224]	; 0xe0
   5347c:	str	r0, [sp, #180]	; 0xb4
   53480:	mov	r0, r4
   53484:	beq	534a0 <fputs@plt+0x42330>
   53488:	bl	534a8 <fputs@plt+0x42338>
   5348c:	ldr	r1, [sp, #4]
   53490:	mov	r0, r4
   53494:	bl	1c98c <fputs@plt+0xb81c>
   53498:	add	sp, sp, #204	; 0xcc
   5349c:	pop	{r4, r5, r6, r7, pc}
   534a0:	bl	53140 <fputs@plt+0x41fd0>
   534a4:	b	5348c <fputs@plt+0x4231c>
   534a8:	push	{r4, r5, r6, r7, r8, r9, lr}
   534ac:	mov	ip, #0
   534b0:	ldr	r8, [r0, #8]
   534b4:	sub	sp, sp, #28
   534b8:	cmp	r8, ip
   534bc:	cmpne	r1, ip
   534c0:	str	ip, [sp, #16]
   534c4:	str	ip, [sp, #20]
   534c8:	beq	53624 <fputs@plt+0x424b4>
   534cc:	ldrb	r6, [r1]
   534d0:	mov	r4, r0
   534d4:	mov	r9, r2
   534d8:	cmp	r6, #75	; 0x4b
   534dc:	mov	r7, r3
   534e0:	mov	r5, r1
   534e4:	beq	53688 <fputs@plt+0x42518>
   534e8:	bhi	5354c <fputs@plt+0x423dc>
   534ec:	cmp	r6, #72	; 0x48
   534f0:	beq	535b8 <fputs@plt+0x42448>
   534f4:	bhi	53528 <fputs@plt+0x423b8>
   534f8:	cmp	r6, #19
   534fc:	beq	53658 <fputs@plt+0x424e8>
   53500:	cmp	r6, #71	; 0x47
   53504:	beq	5362c <fputs@plt+0x424bc>
   53508:	mov	r0, r5
   5350c:	bl	1c590 <fputs@plt+0xb420>
   53510:	cmp	r0, #0
   53514:	beq	536cc <fputs@plt+0x4255c>
   53518:	mov	r1, r9
   5351c:	mov	r0, r8
   53520:	bl	2956c <fputs@plt+0x183fc>
   53524:	b	5360c <fputs@plt+0x4249c>
   53528:	cmp	r6, #73	; 0x49
   5352c:	moveq	r6, #79	; 0x4f
   53530:	beq	535b0 <fputs@plt+0x42440>
   53534:	cmp	r6, #74	; 0x4a
   53538:	bne	53508 <fputs@plt+0x42398>
   5353c:	str	r3, [sp]
   53540:	mov	r3, #1
   53544:	bl	533b8 <fputs@plt+0x42248>
   53548:	b	5360c <fputs@plt+0x4249c>
   5354c:	cmp	r6, #83	; 0x53
   53550:	bhi	535a4 <fputs@plt+0x42434>
   53554:	cmp	r6, #78	; 0x4e
   53558:	bcc	53664 <fputs@plt+0x424f4>
   5355c:	add	r2, sp, #16
   53560:	ldr	r1, [r5, #12]
   53564:	mov	r0, r4
   53568:	bl	52ce4 <fputs@plt+0x41b74>
   5356c:	add	r2, sp, #20
   53570:	ldr	r1, [r5, #16]
   53574:	mov	r8, r0
   53578:	mov	r0, r4
   5357c:	bl	52ce4 <fputs@plt+0x41b74>
   53580:	str	r7, [sp, #12]
   53584:	str	r8, [sp]
   53588:	mov	r3, r6
   5358c:	stmib	sp, {r0, r9}
   53590:	mov	r0, r4
   53594:	ldr	r2, [r5, #16]
   53598:	ldr	r1, [r5, #12]
   5359c:	bl	35c20 <fputs@plt+0x24ab0>
   535a0:	b	5360c <fputs@plt+0x4249c>
   535a4:	cmp	r6, #148	; 0x94
   535a8:	bne	53508 <fputs@plt+0x42398>
   535ac:	mov	r6, #78	; 0x4e
   535b0:	mov	r7, #128	; 0x80
   535b4:	b	5355c <fputs@plt+0x423ec>
   535b8:	ldr	r0, [r8, #24]
   535bc:	bl	28e04 <fputs@plt+0x17c94>
   535c0:	eor	r3, r7, #16
   535c4:	ldr	r1, [r5, #12]
   535c8:	mov	r2, r0
   535cc:	mov	r6, r0
   535d0:	mov	r0, r4
   535d4:	bl	53140 <fputs@plt+0x41fd0>
   535d8:	ldr	r3, [r4, #108]	; 0x6c
   535dc:	ldr	r1, [r5, #16]
   535e0:	add	r3, r3, #1
   535e4:	str	r3, [r4, #108]	; 0x6c
   535e8:	mov	r0, r4
   535ec:	mov	r3, r7
   535f0:	mov	r2, r9
   535f4:	bl	534a8 <fputs@plt+0x42338>
   535f8:	mov	r1, r6
   535fc:	mov	r0, r8
   53600:	bl	16e4c <fputs@plt+0x5cdc>
   53604:	mov	r0, r4
   53608:	bl	1c798 <fputs@plt+0xb628>
   5360c:	ldr	r1, [sp, #16]
   53610:	mov	r0, r4
   53614:	bl	1c98c <fputs@plt+0xb81c>
   53618:	ldr	r1, [sp, #20]
   5361c:	mov	r0, r4
   53620:	bl	1c98c <fputs@plt+0xb81c>
   53624:	add	sp, sp, #28
   53628:	pop	{r4, r5, r6, r7, r8, r9, pc}
   5362c:	ldr	r1, [r1, #12]
   53630:	bl	534a8 <fputs@plt+0x42338>
   53634:	ldr	r3, [r4, #108]	; 0x6c
   53638:	mov	r2, r9
   5363c:	add	r3, r3, #1
   53640:	str	r3, [r4, #108]	; 0x6c
   53644:	ldr	r1, [r5, #16]
   53648:	mov	r3, r7
   5364c:	mov	r0, r4
   53650:	bl	534a8 <fputs@plt+0x42338>
   53654:	b	53604 <fputs@plt+0x42494>
   53658:	ldr	r1, [r1, #12]
   5365c:	bl	53140 <fputs@plt+0x41fd0>
   53660:	b	5360c <fputs@plt+0x4249c>
   53664:	add	r2, sp, #16
   53668:	ldr	r1, [r1, #12]
   5366c:	bl	52ce4 <fputs@plt+0x41b74>
   53670:	mov	r3, r9
   53674:	mov	r1, r6
   53678:	mov	r2, r0
   5367c:	mov	r0, r8
   53680:	bl	29404 <fputs@plt+0x18294>
   53684:	b	5360c <fputs@plt+0x4249c>
   53688:	ldr	r0, [r8, #24]
   5368c:	bl	28e04 <fputs@plt+0x17c94>
   53690:	cmp	r7, #0
   53694:	movne	r3, r9
   53698:	mov	r1, r5
   5369c:	moveq	r3, r0
   536a0:	mov	r2, r0
   536a4:	mov	r6, r0
   536a8:	mov	r0, r4
   536ac:	bl	52df0 <fputs@plt+0x41c80>
   536b0:	mov	r1, r9
   536b4:	mov	r0, r8
   536b8:	bl	2956c <fputs@plt+0x183fc>
   536bc:	mov	r1, r6
   536c0:	mov	r0, r8
   536c4:	bl	16e4c <fputs@plt+0x5cdc>
   536c8:	b	5360c <fputs@plt+0x4249c>
   536cc:	mov	r0, r5
   536d0:	bl	1c54c <fputs@plt+0xb3dc>
   536d4:	cmp	r0, #0
   536d8:	bne	5360c <fputs@plt+0x4249c>
   536dc:	add	r2, sp, #16
   536e0:	mov	r1, r5
   536e4:	mov	r0, r4
   536e8:	bl	52ce4 <fputs@plt+0x41b74>
   536ec:	adds	r7, r7, #0
   536f0:	movne	r7, #1
   536f4:	str	r7, [sp]
   536f8:	mov	r3, r9
   536fc:	mov	r1, #45	; 0x2d
   53700:	mov	r2, r0
   53704:	mov	r0, r8
   53708:	bl	28f0c <fputs@plt+0x17d9c>
   5370c:	b	5360c <fputs@plt+0x4249c>
   53710:	push	{r4, r5, r6, r7, r8, lr}
   53714:	mov	r6, r0
   53718:	ldr	r4, [r0]
   5371c:	mov	r7, r2
   53720:	mov	r0, r4
   53724:	mov	r2, #0
   53728:	bl	22a08 <fputs@plt+0x11898>
   5372c:	ldrb	r3, [r4, #69]	; 0x45
   53730:	cmp	r3, #0
   53734:	mov	r5, r0
   53738:	bne	53750 <fputs@plt+0x425e0>
   5373c:	mov	r1, r0
   53740:	mov	r3, #16
   53744:	mov	r2, r7
   53748:	mov	r0, r6
   5374c:	bl	53140 <fputs@plt+0x41fd0>
   53750:	mov	r1, r5
   53754:	mov	r0, r4
   53758:	pop	{r4, r5, r6, r7, r8, lr}
   5375c:	b	1eff8 <fputs@plt+0xde88>
   53760:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53764:	sub	sp, sp, #20
   53768:	mov	r4, r0
   5376c:	ldr	r5, [sp, #60]	; 0x3c
   53770:	mov	r6, r1
   53774:	cmp	r5, #0
   53778:	mov	fp, r2
   5377c:	str	r3, [sp, #12]
   53780:	ldr	r7, [sp, #64]	; 0x40
   53784:	ldr	r9, [r0, #8]
   53788:	beq	537c8 <fputs@plt+0x42658>
   5378c:	ldr	r3, [r1, #36]	; 0x24
   53790:	cmp	r3, #0
   53794:	streq	r3, [r5]
   53798:	beq	537c8 <fputs@plt+0x42658>
   5379c:	ldr	r0, [r9, #24]
   537a0:	bl	28e04 <fputs@plt+0x17c94>
   537a4:	ldr	r1, [r6, #36]	; 0x24
   537a8:	str	r0, [r5]
   537ac:	ldr	r3, [r4, #108]	; 0x6c
   537b0:	str	fp, [r4, #104]	; 0x68
   537b4:	add	r3, r3, #1
   537b8:	str	r3, [r4, #108]	; 0x6c
   537bc:	mov	r0, r4
   537c0:	ldr	r2, [r5]
   537c4:	bl	53710 <fputs@plt+0x425a0>
   537c8:	ldr	r3, [sp, #56]	; 0x38
   537cc:	cmp	r3, #0
   537d0:	beq	537e4 <fputs@plt+0x42674>
   537d4:	ldrb	r3, [r6, #55]	; 0x37
   537d8:	tst	r3, #8
   537dc:	ldrhne	sl, [r6, #50]	; 0x32
   537e0:	bne	537e8 <fputs@plt+0x42678>
   537e4:	ldrh	sl, [r6, #52]	; 0x34
   537e8:	mov	r1, sl
   537ec:	mov	r0, r4
   537f0:	bl	174c8 <fputs@plt+0x6358>
   537f4:	cmp	r7, #0
   537f8:	mov	r8, r0
   537fc:	beq	5381c <fputs@plt+0x426ac>
   53800:	ldr	r3, [sp, #68]	; 0x44
   53804:	cmp	r0, r3
   53808:	movne	r7, #0
   5380c:	bne	5381c <fputs@plt+0x426ac>
   53810:	ldr	r3, [r7, #36]	; 0x24
   53814:	cmp	r3, #0
   53818:	movne	r7, #0
   5381c:	mov	r5, #0
   53820:	cmp	r5, sl
   53824:	bne	53868 <fputs@plt+0x426f8>
   53828:	ldr	r3, [sp, #12]
   5382c:	cmp	r3, #0
   53830:	beq	5384c <fputs@plt+0x426dc>
   53834:	str	r3, [sp]
   53838:	mov	r2, r8
   5383c:	mov	r3, r5
   53840:	mov	r1, #49	; 0x31
   53844:	mov	r0, r9
   53848:	bl	28f0c <fputs@plt+0x17d9c>
   5384c:	mov	r0, r4
   53850:	mov	r2, r5
   53854:	mov	r1, r8
   53858:	bl	1e9d8 <fputs@plt+0xd868>
   5385c:	mov	r0, r8
   53860:	add	sp, sp, #20
   53864:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53868:	cmp	r7, #0
   5386c:	lsl	r3, r5, #1
   53870:	ldr	r1, [r6, #4]
   53874:	beq	538a0 <fputs@plt+0x42730>
   53878:	ldr	r2, [r7, #4]
   5387c:	ldrsh	r0, [r2, r3]
   53880:	ldrsh	r2, [r1, r3]
   53884:	cmn	r0, #2
   53888:	sub	r2, r2, r0
   5388c:	clz	r2, r2
   53890:	lsr	r2, r2, #5
   53894:	moveq	r2, #0
   53898:	cmp	r2, #0
   5389c:	bne	538dc <fputs@plt+0x4276c>
   538a0:	ldrsh	r3, [r1, r3]
   538a4:	add	r2, r8, r5
   538a8:	cmn	r3, #2
   538ac:	bne	538e4 <fputs@plt+0x42774>
   538b0:	ldr	r3, [r6, #40]	; 0x28
   538b4:	str	fp, [r4, #104]	; 0x68
   538b8:	mov	r0, r4
   538bc:	ldr	r1, [r3, #4]
   538c0:	mov	r3, #20
   538c4:	mul	r3, r3, r5
   538c8:	ldr	r1, [r1, r3]
   538cc:	bl	51e48 <fputs@plt+0x40cd8>
   538d0:	mov	r1, #39	; 0x27
   538d4:	mov	r0, r9
   538d8:	bl	254c8 <fputs@plt+0x14358>
   538dc:	add	r5, r5, #1
   538e0:	b	53820 <fputs@plt+0x426b0>
   538e4:	str	r2, [sp]
   538e8:	ldr	r1, [r6, #12]
   538ec:	mov	r2, fp
   538f0:	ldr	r0, [r4, #8]
   538f4:	bl	39a30 <fputs@plt+0x288c0>
   538f8:	b	538d0 <fputs@plt+0x42760>
   538fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53900:	mov	r5, r3
   53904:	ldrb	r6, [r1, #42]	; 0x2a
   53908:	sub	sp, sp, #36	; 0x24
   5390c:	ldr	r3, [r0, #8]
   53910:	ands	r6, r6, #32
   53914:	mov	r7, r0
   53918:	mov	sl, r2
   5391c:	str	r3, [sp, #20]
   53920:	beq	53930 <fputs@plt+0x427c0>
   53924:	ldr	r0, [r1, #8]
   53928:	bl	1c9e4 <fputs@plt+0xb874>
   5392c:	mov	r6, r0
   53930:	ldr	r3, [sp, #72]	; 0x48
   53934:	ldr	r4, [r1, #8]
   53938:	sub	r9, r3, r5, lsl #2
   5393c:	mov	r3, #0
   53940:	mvn	r8, #0
   53944:	mov	fp, r3
   53948:	cmp	r4, #0
   5394c:	bne	53958 <fputs@plt+0x427e8>
   53950:	add	sp, sp, #36	; 0x24
   53954:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53958:	ldr	r2, [sp, #72]	; 0x48
   5395c:	cmp	r2, #0
   53960:	beq	53970 <fputs@plt+0x42800>
   53964:	ldr	r2, [r9, r5, lsl #2]
   53968:	cmp	r2, #0
   5396c:	beq	539fc <fputs@plt+0x4288c>
   53970:	cmp	r4, r6
   53974:	beq	539fc <fputs@plt+0x4288c>
   53978:	ldr	r2, [sp, #76]	; 0x4c
   5397c:	cmp	r5, r2
   53980:	beq	539fc <fputs@plt+0x4288c>
   53984:	str	r3, [sp, #8]
   53988:	add	r3, sp, #28
   5398c:	str	r3, [sp, #4]
   53990:	mov	r3, #1
   53994:	str	r8, [sp, #12]
   53998:	str	r3, [sp]
   5399c:	mov	r2, sl
   539a0:	mov	r3, fp
   539a4:	mov	r1, r4
   539a8:	mov	r0, r7
   539ac:	bl	53760 <fputs@plt+0x425f0>
   539b0:	ldrb	r3, [r4, #55]	; 0x37
   539b4:	mov	r1, #111	; 0x6f
   539b8:	mov	r2, r5
   539bc:	tst	r3, #8
   539c0:	ldrhne	r3, [r4, #50]	; 0x32
   539c4:	ldrheq	r3, [r4, #52]	; 0x34
   539c8:	str	r3, [sp]
   539cc:	mov	r8, r0
   539d0:	mov	r3, r0
   539d4:	ldr	r0, [sp, #20]
   539d8:	bl	28f0c <fputs@plt+0x17d9c>
   539dc:	ldr	r1, [sp, #28]
   539e0:	cmp	r1, #0
   539e4:	beq	539f8 <fputs@plt+0x42888>
   539e8:	ldr	r0, [r7, #8]
   539ec:	bl	16e4c <fputs@plt+0x5cdc>
   539f0:	mov	r0, r7
   539f4:	bl	1c798 <fputs@plt+0xb628>
   539f8:	mov	r3, r4
   539fc:	ldr	r4, [r4, #20]
   53a00:	add	r5, r5, #1
   53a04:	b	53948 <fputs@plt+0x427d8>
   53a08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53a0c:	sub	sp, sp, #44	; 0x2c
   53a10:	ldr	fp, [r0, #72]	; 0x48
   53a14:	ldr	r4, [r0]
   53a18:	add	r3, fp, #2
   53a1c:	ldr	r8, [r1, #12]
   53a20:	mov	r5, r0
   53a24:	str	r3, [r0, #72]	; 0x48
   53a28:	mov	r6, r1
   53a2c:	mov	r0, r4
   53a30:	ldr	r1, [r1, #24]
   53a34:	str	r2, [sp, #24]
   53a38:	bl	18040 <fputs@plt+0x6ed0>
   53a3c:	ldr	r3, [r4, #16]
   53a40:	ldr	r2, [r6]
   53a44:	mov	r1, #27
   53a48:	ldr	r3, [r3, r0, lsl #4]
   53a4c:	mov	sl, r0
   53a50:	str	r3, [sp]
   53a54:	mov	r0, r5
   53a58:	mov	r3, #0
   53a5c:	bl	31a88 <fputs@plt+0x20918>
   53a60:	cmp	r0, #0
   53a64:	bne	53d50 <fputs@plt+0x42be0>
   53a68:	ldr	r3, [r8]
   53a6c:	mov	r1, sl
   53a70:	str	r3, [sp]
   53a74:	mov	r0, r5
   53a78:	mov	r3, #1
   53a7c:	ldr	r2, [r8, #28]
   53a80:	bl	28d38 <fputs@plt+0x17bc8>
   53a84:	mov	r0, r5
   53a88:	bl	28f9c <fputs@plt+0x17e2c>
   53a8c:	subs	r4, r0, #0
   53a90:	beq	53d50 <fputs@plt+0x42be0>
   53a94:	ldr	r3, [sp, #24]
   53a98:	mov	r1, r6
   53a9c:	cmp	r3, #0
   53aa0:	mov	r0, r5
   53aa4:	ldrlt	r3, [r6, #44]	; 0x2c
   53aa8:	ldrge	r3, [sp, #24]
   53aac:	str	r3, [sp, #28]
   53ab0:	bl	33984 <fputs@plt+0x22814>
   53ab4:	ldr	r7, [r5, #72]	; 0x48
   53ab8:	ldrh	r2, [r6, #50]	; 0x32
   53abc:	add	r3, r7, #1
   53ac0:	str	r3, [r5, #72]	; 0x48
   53ac4:	subs	r3, r0, #0
   53ac8:	str	r3, [sp, #20]
   53acc:	ldrne	r3, [r3]
   53ad0:	movne	r1, r0
   53ad4:	addne	r3, r3, #1
   53ad8:	strne	r3, [r1]
   53adc:	mvn	r3, #5
   53ae0:	str	r3, [sp, #8]
   53ae4:	ldr	r3, [sp, #20]
   53ae8:	mov	r1, #58	; 0x3a
   53aec:	mov	r0, r4
   53af0:	stm	sp, {r2, r3}
   53af4:	mov	r3, #0
   53af8:	mov	r2, r7
   53afc:	bl	2902c <fputs@plt+0x17ebc>
   53b00:	mov	r3, #54	; 0x36
   53b04:	str	r3, [sp]
   53b08:	mov	r2, sl
   53b0c:	mov	r3, r8
   53b10:	mov	r1, fp
   53b14:	mov	r0, r5
   53b18:	bl	33a64 <fputs@plt+0x228f4>
   53b1c:	mov	r3, #0
   53b20:	mov	r2, fp
   53b24:	mov	r1, #108	; 0x6c
   53b28:	mov	r0, r4
   53b2c:	bl	29404 <fputs@plt+0x18294>
   53b30:	mov	r9, r0
   53b34:	mov	r0, r5
   53b38:	bl	17498 <fputs@plt+0x6328>
   53b3c:	mov	r3, #0
   53b40:	add	r2, sp, #36	; 0x24
   53b44:	str	r3, [sp, #12]
   53b48:	str	r3, [sp, #8]
   53b4c:	str	r2, [sp, #4]
   53b50:	str	r3, [sp]
   53b54:	mov	r2, fp
   53b58:	mov	r1, r6
   53b5c:	mov	r3, r0
   53b60:	mov	r8, r0
   53b64:	mov	r0, r5
   53b68:	bl	53760 <fputs@plt+0x425f0>
   53b6c:	mov	r1, #109	; 0x6d
   53b70:	mov	r3, r8
   53b74:	mov	r2, r7
   53b78:	mov	r0, r4
   53b7c:	bl	29404 <fputs@plt+0x18294>
   53b80:	ldr	r1, [sp, #36]	; 0x24
   53b84:	cmp	r1, #0
   53b88:	beq	53b9c <fputs@plt+0x42a2c>
   53b8c:	ldr	r0, [r5, #8]
   53b90:	bl	16e4c <fputs@plt+0x5cdc>
   53b94:	mov	r0, r5
   53b98:	bl	1c798 <fputs@plt+0xb628>
   53b9c:	add	r3, r9, #1
   53ba0:	mov	r2, fp
   53ba4:	mov	r1, #7
   53ba8:	mov	r0, r4
   53bac:	bl	29404 <fputs@plt+0x18294>
   53bb0:	mov	r1, r9
   53bb4:	mov	r0, r4
   53bb8:	bl	1e06c <fputs@plt+0xcefc>
   53bbc:	ldr	r3, [sp, #24]
   53bc0:	cmp	r3, #0
   53bc4:	bge	53bdc <fputs@plt+0x42a6c>
   53bc8:	mov	r3, sl
   53bcc:	ldr	r2, [sp, #28]
   53bd0:	mov	r1, #119	; 0x77
   53bd4:	mov	r0, r4
   53bd8:	bl	29404 <fputs@plt+0x18294>
   53bdc:	mvn	r3, #5
   53be0:	str	r3, [sp, #8]
   53be4:	ldr	r3, [sp, #20]
   53be8:	add	r9, fp, #1
   53bec:	mov	r1, #55	; 0x37
   53bf0:	mov	r2, r9
   53bf4:	str	r3, [sp, #4]
   53bf8:	str	sl, [sp]
   53bfc:	ldr	r3, [sp, #28]
   53c00:	mov	r0, r4
   53c04:	bl	2902c <fputs@plt+0x17ebc>
   53c08:	ldr	r3, [sp, #24]
   53c0c:	mov	r0, r4
   53c10:	cmp	r3, #0
   53c14:	movge	r1, #17
   53c18:	movlt	r1, #1
   53c1c:	bl	1bd68 <fputs@plt+0xabf8>
   53c20:	mov	r3, #0
   53c24:	mov	r2, r7
   53c28:	mov	r1, #106	; 0x6a
   53c2c:	mov	r0, r4
   53c30:	bl	29404 <fputs@plt+0x18294>
   53c34:	ldrb	r3, [r6, #54]	; 0x36
   53c38:	ldr	r2, [sp, #20]
   53c3c:	ldr	sl, [r4, #32]
   53c40:	cmp	r3, #0
   53c44:	cmpne	r2, #0
   53c48:	str	r0, [sp, #24]
   53c4c:	beq	53c98 <fputs@plt+0x42b28>
   53c50:	add	r3, sl, #3
   53c54:	mov	r1, r3
   53c58:	mov	r0, r4
   53c5c:	str	r3, [sp, #20]
   53c60:	bl	2956c <fputs@plt+0x183fc>
   53c64:	ldrh	r2, [r6, #50]	; 0x32
   53c68:	ldr	sl, [r4, #32]
   53c6c:	mov	r1, #99	; 0x63
   53c70:	str	r2, [sp, #4]
   53c74:	str	r8, [sp]
   53c78:	mov	r2, r7
   53c7c:	ldr	r3, [sp, #20]
   53c80:	mov	r0, r4
   53c84:	bl	28ff4 <fputs@plt+0x17e84>
   53c88:	mov	r2, r6
   53c8c:	mov	r1, #2
   53c90:	mov	r0, r5
   53c94:	bl	39eac <fputs@plt+0x28d3c>
   53c98:	mov	r3, r8
   53c9c:	mov	r2, r7
   53ca0:	mov	r1, #100	; 0x64
   53ca4:	str	r9, [sp]
   53ca8:	mov	r0, r4
   53cac:	bl	28f0c <fputs@plt+0x17d9c>
   53cb0:	mvn	r3, #0
   53cb4:	str	r3, [sp]
   53cb8:	mov	r2, r9
   53cbc:	mov	r3, #0
   53cc0:	mov	r1, #105	; 0x69
   53cc4:	mov	r0, r4
   53cc8:	bl	28f0c <fputs@plt+0x17d9c>
   53ccc:	mov	r3, #0
   53cd0:	mov	r2, r9
   53cd4:	str	r3, [sp]
   53cd8:	mov	r1, #110	; 0x6e
   53cdc:	mov	r3, r8
   53ce0:	mov	r0, r4
   53ce4:	bl	28f0c <fputs@plt+0x17d9c>
   53ce8:	mov	r1, #16
   53cec:	mov	r0, r4
   53cf0:	bl	1bd68 <fputs@plt+0xabf8>
   53cf4:	mov	r1, r8
   53cf8:	mov	r0, r5
   53cfc:	bl	1c98c <fputs@plt+0xb81c>
   53d00:	mov	r3, sl
   53d04:	mov	r2, r7
   53d08:	mov	r1, #3
   53d0c:	mov	r0, r4
   53d10:	bl	29404 <fputs@plt+0x18294>
   53d14:	ldr	r1, [sp, #24]
   53d18:	mov	r0, r4
   53d1c:	bl	1e06c <fputs@plt+0xcefc>
   53d20:	mov	r2, fp
   53d24:	mov	r1, #61	; 0x3d
   53d28:	mov	r0, r4
   53d2c:	bl	293a0 <fputs@plt+0x18230>
   53d30:	mov	r2, r9
   53d34:	mov	r1, #61	; 0x3d
   53d38:	mov	r0, r4
   53d3c:	bl	293a0 <fputs@plt+0x18230>
   53d40:	mov	r2, r7
   53d44:	mov	r1, #61	; 0x3d
   53d48:	mov	r0, r4
   53d4c:	bl	293a0 <fputs@plt+0x18230>
   53d50:	add	sp, sp, #44	; 0x2c
   53d54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53d58:	ldr	r3, [r1]
   53d5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   53d60:	sub	sp, sp, #124	; 0x7c
   53d64:	str	r3, [sp, #72]	; 0x48
   53d68:	ldr	r3, [r3]
   53d6c:	str	r3, [sp, #24]
   53d70:	ldr	r3, [r3]
   53d74:	str	r3, [sp, #28]
   53d78:	ldrb	r3, [r3, #69]	; 0x45
   53d7c:	cmp	r3, #0
   53d80:	bne	53fc4 <fputs@plt+0x42e54>
   53d84:	mov	r3, #48	; 0x30
   53d88:	str	r2, [sp, #60]	; 0x3c
   53d8c:	mul	r3, r3, r2
   53d90:	str	r1, [sp, #20]
   53d94:	str	r3, [sp, #56]	; 0x38
   53d98:	ldr	r2, [sp, #56]	; 0x38
   53d9c:	ldr	r3, [r1, #20]
   53da0:	str	r0, [sp, #36]	; 0x24
   53da4:	add	r4, r3, r2
   53da8:	ldr	r2, [sp, #72]	; 0x48
   53dac:	add	r2, r2, #68	; 0x44
   53db0:	str	r2, [sp, #32]
   53db4:	ldr	r2, [sp, #56]	; 0x38
   53db8:	ldr	r0, [sp, #32]
   53dbc:	ldr	r3, [r3, r2]
   53dc0:	str	r3, [sp, #16]
   53dc4:	ldr	r5, [r3, #12]
   53dc8:	mov	r1, r5
   53dcc:	bl	1cc78 <fputs@plt+0xbb08>
   53dd0:	ldr	r3, [sp, #16]
   53dd4:	ldrb	r7, [r3]
   53dd8:	cmp	r7, #75	; 0x4b
   53ddc:	strd	r0, [sp, #40]	; 0x28
   53de0:	bne	53e10 <fputs@plt+0x42ca0>
   53de4:	ldr	r3, [r3, #4]
   53de8:	ldr	r0, [sp, #32]
   53dec:	tst	r3, #2048	; 0x800
   53df0:	ldr	r3, [sp, #16]
   53df4:	ldr	r1, [r3, #20]
   53df8:	beq	53e08 <fputs@plt+0x42c98>
   53dfc:	bl	1cd60 <fputs@plt+0xbbf0>
   53e00:	strd	r0, [r4, #32]
   53e04:	b	53e24 <fputs@plt+0x42cb4>
   53e08:	bl	1ccfc <fputs@plt+0xbb8c>
   53e0c:	b	53e00 <fputs@plt+0x42c90>
   53e10:	cmp	r7, #76	; 0x4c
   53e14:	bne	53fcc <fputs@plt+0x42e5c>
   53e18:	mov	r2, #0
   53e1c:	mov	r3, #0
   53e20:	strd	r2, [r4, #32]
   53e24:	ldr	r1, [sp, #16]
   53e28:	ldr	r0, [sp, #32]
   53e2c:	bl	1cc78 <fputs@plt+0xbb08>
   53e30:	ldr	r3, [sp, #16]
   53e34:	ldr	r3, [r3, #4]
   53e38:	tst	r3, #1
   53e3c:	moveq	r2, #0
   53e40:	moveq	r3, #0
   53e44:	mov	sl, r0
   53e48:	mov	fp, r1
   53e4c:	beq	53e70 <fputs@plt+0x42d00>
   53e50:	ldr	r3, [sp, #16]
   53e54:	ldr	r0, [sp, #32]
   53e58:	ldrsh	r1, [r3, #36]	; 0x24
   53e5c:	bl	184fc <fputs@plt+0x738c>
   53e60:	subs	r2, r0, #1
   53e64:	orr	sl, sl, r0
   53e68:	orr	fp, fp, r1
   53e6c:	sbc	r3, r1, #0
   53e70:	strd	r2, [sp, #64]	; 0x40
   53e74:	mvn	r3, #0
   53e78:	str	r3, [r4, #8]
   53e7c:	str	r3, [r4, #4]
   53e80:	mov	r3, #0
   53e84:	strd	sl, [r4, #40]	; 0x28
   53e88:	strh	r3, [r4, #18]
   53e8c:	mov	r0, r7
   53e90:	bl	1cc20 <fputs@plt+0xbab0>
   53e94:	subs	r6, r0, #0
   53e98:	beq	5434c <fputs@plt+0x431dc>
   53e9c:	mov	r0, r5
   53ea0:	bl	1714c <fputs@plt+0x5fdc>
   53ea4:	ldr	r3, [sp, #16]
   53ea8:	mov	r2, r0
   53eac:	ldr	r0, [r3, #16]
   53eb0:	bl	1714c <fputs@plt+0x5fdc>
   53eb4:	ldrd	r8, [sp, #40]	; 0x28
   53eb8:	mov	r5, r0
   53ebc:	ldrd	r0, [r4, #32]
   53ec0:	and	r8, r8, r0
   53ec4:	and	r9, r9, r1
   53ec8:	mov	r0, r8
   53ecc:	mov	r1, r9
   53ed0:	orrs	r3, r0, r1
   53ed4:	add	r3, sp, #88	; 0x58
   53ed8:	str	r3, [sp, #8]
   53edc:	add	r3, sp, #84	; 0x54
   53ee0:	ldr	r0, [sp, #36]	; 0x24
   53ee4:	stm	sp, {r2, r3}
   53ee8:	ldrd	r2, [sp, #40]	; 0x28
   53eec:	ldr	r8, [pc, #3128]	; 54b2c <fputs@plt+0x439bc>
   53ef0:	movne	r8, #2048	; 0x800
   53ef4:	bl	1d8ac <fputs@plt+0xc73c>
   53ef8:	cmp	r0, #0
   53efc:	beq	53f48 <fputs@plt+0x42dd8>
   53f00:	ldr	r3, [sp, #84]	; 0x54
   53f04:	cmp	r7, #75	; 0x4b
   53f08:	str	r3, [r4, #8]
   53f0c:	ldr	r3, [sp, #88]	; 0x58
   53f10:	str	r3, [r4, #12]
   53f14:	moveq	r3, #1
   53f18:	beq	53f40 <fputs@plt+0x42dd0>
   53f1c:	cmp	r7, #76	; 0x4c
   53f20:	moveq	r3, #256	; 0x100
   53f24:	beq	53f40 <fputs@plt+0x42dd0>
   53f28:	cmp	r7, #73	; 0x49
   53f2c:	movne	r3, #2
   53f30:	subne	r2, r7, #79	; 0x4f
   53f34:	moveq	r3, #128	; 0x80
   53f38:	lslne	r3, r3, r2
   53f3c:	uxthne	r3, r3
   53f40:	and	r3, r3, r8
   53f44:	strh	r3, [r4, #18]
   53f48:	cmp	r7, #73	; 0x49
   53f4c:	ldrheq	r3, [r4, #20]
   53f50:	orreq	r3, r3, #2048	; 0x800
   53f54:	strheq	r3, [r4, #20]
   53f58:	cmp	r5, #0
   53f5c:	beq	541a4 <fputs@plt+0x43034>
   53f60:	add	r1, sp, #88	; 0x58
   53f64:	ldrd	r2, [r4, #32]
   53f68:	str	r1, [sp, #8]
   53f6c:	add	r1, sp, #84	; 0x54
   53f70:	str	r1, [sp, #4]
   53f74:	str	r5, [sp]
   53f78:	ldr	r0, [sp, #36]	; 0x24
   53f7c:	bl	1d8ac <fputs@plt+0xc73c>
   53f80:	cmp	r0, #0
   53f84:	beq	541a4 <fputs@plt+0x43034>
   53f88:	ldr	r3, [r4, #8]
   53f8c:	cmp	r3, #0
   53f90:	blt	54340 <fputs@plt+0x431d0>
   53f94:	mov	r2, #0
   53f98:	ldr	r1, [sp, #16]
   53f9c:	ldr	r0, [sp, #28]
   53fa0:	bl	22a08 <fputs@plt+0x11898>
   53fa4:	ldr	r3, [sp, #28]
   53fa8:	ldrb	r3, [r3, #69]	; 0x45
   53fac:	cmp	r3, #0
   53fb0:	mov	r6, r0
   53fb4:	beq	53fe0 <fputs@plt+0x42e70>
   53fb8:	mov	r1, r0
   53fbc:	ldr	r0, [sp, #28]
   53fc0:	bl	1eff8 <fputs@plt+0xde88>
   53fc4:	add	sp, sp, #124	; 0x7c
   53fc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   53fcc:	ldr	r3, [sp, #16]
   53fd0:	ldr	r0, [sp, #32]
   53fd4:	ldr	r1, [r3, #16]
   53fd8:	bl	1cc78 <fputs@plt+0xbb08>
   53fdc:	b	53e00 <fputs@plt+0x42c90>
   53fe0:	mov	r1, r0
   53fe4:	mov	r2, #3
   53fe8:	ldr	r0, [sp, #20]
   53fec:	bl	1ff28 <fputs@plt+0xedb8>
   53ff0:	subs	r1, r0, #0
   53ff4:	beq	53fc4 <fputs@plt+0x42e54>
   53ff8:	ldr	r3, [sp, #20]
   53ffc:	mov	r5, #48	; 0x30
   54000:	ldr	r2, [sp, #60]	; 0x3c
   54004:	ldr	r0, [r3, #20]
   54008:	mla	r5, r5, r1, r0
   5400c:	bl	1cc50 <fputs@plt+0xbae0>
   54010:	cmp	r7, #73	; 0x49
   54014:	ldrheq	r3, [r5, #20]
   54018:	orreq	r3, r3, #2048	; 0x800
   5401c:	strheq	r3, [r5, #20]
   54020:	ldr	r3, [sp, #20]
   54024:	ldr	r4, [r3, #20]
   54028:	ldr	r3, [sp, #56]	; 0x38
   5402c:	add	r4, r4, r3
   54030:	ldrh	r3, [r4, #20]
   54034:	orr	r3, r3, #8
   54038:	strh	r3, [r4, #20]
   5403c:	ldr	r3, [sp, #24]
   54040:	ldr	r3, [r3]
   54044:	ldrh	r7, [r3, #64]	; 0x40
   54048:	ands	r7, r7, #512	; 0x200
   5404c:	bne	54338 <fputs@plt+0x431c8>
   54050:	ldrb	r3, [r6]
   54054:	cmp	r3, #79	; 0x4f
   54058:	cmpne	r3, #73	; 0x49
   5405c:	movne	r3, #1
   54060:	moveq	r3, #0
   54064:	bne	540c8 <fputs@plt+0x42f58>
   54068:	ldr	r7, [r6, #4]
   5406c:	ands	r7, r7, #1
   54070:	movne	r7, r3
   54074:	bne	540c8 <fputs@plt+0x42f58>
   54078:	ldr	r0, [r6, #12]
   5407c:	bl	17874 <fputs@plt+0x6704>
   54080:	mov	r9, r0
   54084:	ldr	r0, [r6, #16]
   54088:	bl	17874 <fputs@plt+0x6704>
   5408c:	cmp	r9, r0
   54090:	beq	540a0 <fputs@plt+0x42f30>
   54094:	cmp	r0, #66	; 0x42
   54098:	cmphi	r9, #66	; 0x42
   5409c:	bls	540c8 <fputs@plt+0x42f58>
   540a0:	ldr	r2, [r6, #16]
   540a4:	ldr	r1, [r6, #12]
   540a8:	ldr	r0, [sp, #24]
   540ac:	bl	34820 <fputs@plt+0x236b0>
   540b0:	cmp	r0, #0
   540b4:	bne	542ec <fputs@plt+0x4317c>
   540b8:	ldrh	r3, [r4, #18]
   540bc:	mov	r7, #2048	; 0x800
   540c0:	orr	r3, r3, #2048	; 0x800
   540c4:	strh	r3, [r4, #18]
   540c8:	ldr	r0, [r6, #16]
   540cc:	ldr	r1, [r6, #12]
   540d0:	ldr	r3, [r0, #4]
   540d4:	ldr	r2, [r1, #4]
   540d8:	and	ip, r3, #256	; 0x100
   540dc:	and	r2, r2, #256	; 0x100
   540e0:	cmp	ip, r2
   540e4:	bne	54114 <fputs@plt+0x42fa4>
   540e8:	cmp	ip, #0
   540ec:	bicne	r3, r3, #256	; 0x100
   540f0:	strne	r3, [r0, #4]
   540f4:	bne	54114 <fputs@plt+0x42fa4>
   540f8:	ldr	r0, [sp, #24]
   540fc:	bl	346bc <fputs@plt+0x2354c>
   54100:	cmp	r0, #0
   54104:	ldrne	r2, [r6, #12]
   54108:	ldrne	r3, [r2, #4]
   5410c:	orrne	r3, r3, #256	; 0x100
   54110:	strne	r3, [r2, #4]
   54114:	ldr	r3, [r6, #16]
   54118:	ldr	r2, [r6, #12]
   5411c:	str	r3, [r6, #12]
   54120:	ldrb	r3, [r6]
   54124:	str	r2, [r6, #16]
   54128:	ldrd	r0, [sp, #40]	; 0x28
   5412c:	cmp	r3, #79	; 0x4f
   54130:	subhi	r3, r3, #80	; 0x50
   54134:	eorhi	r3, r3, #2
   54138:	addhi	r3, r3, #80	; 0x50
   5413c:	strbhi	r3, [r6]
   54140:	ldr	r3, [sp, #84]	; 0x54
   54144:	str	r3, [r5, #8]
   54148:	ldr	r3, [sp, #88]	; 0x58
   5414c:	strd	sl, [r5, #40]	; 0x28
   54150:	str	r3, [r5, #12]
   54154:	ldrd	r2, [sp, #64]	; 0x40
   54158:	orr	r3, r3, r1
   5415c:	orr	r2, r2, r0
   54160:	strd	r2, [r5, #32]
   54164:	ldrb	r3, [r6]
   54168:	cmp	r3, #75	; 0x4b
   5416c:	moveq	r3, #1
   54170:	beq	54198 <fputs@plt+0x43028>
   54174:	cmp	r3, #76	; 0x4c
   54178:	moveq	r3, #256	; 0x100
   5417c:	beq	54198 <fputs@plt+0x43028>
   54180:	cmp	r3, #73	; 0x49
   54184:	subne	r2, r3, #79	; 0x4f
   54188:	movne	r3, #2
   5418c:	moveq	r3, #128	; 0x80
   54190:	lslne	r3, r3, r2
   54194:	uxthne	r3, r3
   54198:	add	r7, r7, r3
   5419c:	and	r8, r8, r7
   541a0:	strh	r8, [r5, #18]
   541a4:	ldr	r3, [sp, #20]
   541a8:	ldrb	r3, [r3, #8]
   541ac:	cmp	r3, #72	; 0x48
   541b0:	bne	54dcc <fputs@plt+0x43c5c>
   541b4:	ldr	r3, [sp, #16]
   541b8:	ldrb	r3, [r3]
   541bc:	cmp	r3, #151	; 0x97
   541c0:	bne	54dcc <fputs@plt+0x43c5c>
   541c4:	ldr	r3, [sp, #16]
   541c8:	ldr	r3, [r3, #20]
   541cc:	cmp	r3, #0
   541d0:	beq	54dcc <fputs@plt+0x43c5c>
   541d4:	ldr	r2, [r3]
   541d8:	cmp	r2, #2
   541dc:	bne	54dcc <fputs@plt+0x43c5c>
   541e0:	ldr	r3, [sp, #24]
   541e4:	ldr	r1, [sp, #16]
   541e8:	ldr	r3, [r3]
   541ec:	str	r3, [sp, #48]	; 0x30
   541f0:	mov	r3, #0
   541f4:	str	r3, [sp]
   541f8:	ldr	r0, [sp, #48]	; 0x30
   541fc:	mov	r3, #1
   54200:	ldr	r1, [r1, #8]
   54204:	bl	20740 <fputs@plt+0xf5d0>
   54208:	cmp	r0, #0
   5420c:	beq	54dcc <fputs@plt+0x43c5c>
   54210:	ldrh	r3, [r0, #2]
   54214:	tst	r3, #4
   54218:	beq	54dcc <fputs@plt+0x43c5c>
   5421c:	and	r3, r3, #8
   54220:	str	r3, [sp, #40]	; 0x28
   54224:	ldr	r3, [sp, #16]
   54228:	ldr	r6, [r3, #20]
   5422c:	ldr	r3, [r6, #4]
   54230:	ldr	r5, [r3, #20]
   54234:	ldrb	r3, [r5]
   54238:	cmp	r3, #152	; 0x98
   5423c:	bne	54dcc <fputs@plt+0x43c5c>
   54240:	ldr	r3, [r0, #4]
   54244:	mov	r0, r5
   54248:	ldrb	r2, [r3, #1]
   5424c:	ldrb	r8, [r3]
   54250:	ldrb	r9, [r3, #2]
   54254:	str	r2, [sp, #72]	; 0x48
   54258:	bl	17874 <fputs@plt+0x6704>
   5425c:	cmp	r0, #66	; 0x42
   54260:	bne	54dcc <fputs@plt+0x43c5c>
   54264:	ldr	r3, [r5, #44]	; 0x2c
   54268:	ldrb	r3, [r3, #42]	; 0x2a
   5426c:	tst	r3, #16
   54270:	bne	54dcc <fputs@plt+0x43c5c>
   54274:	ldr	r3, [r6, #4]
   54278:	ldr	r0, [r3]
   5427c:	bl	1714c <fputs@plt+0x5fdc>
   54280:	ldrb	fp, [r0]
   54284:	mov	sl, r0
   54288:	cmp	fp, #135	; 0x87
   5428c:	bne	54b18 <fputs@plt+0x439a8>
   54290:	ldr	r3, [sp, #24]
   54294:	ldrsh	r5, [r0, #32]
   54298:	ldr	r3, [r3, #480]	; 0x1e0
   5429c:	cmp	r3, #0
   542a0:	bne	54ab0 <fputs@plt+0x43940>
   542a4:	mov	r7, #0
   542a8:	mov	r6, r7
   542ac:	ldr	r3, [sp, #24]
   542b0:	cmp	r5, #32
   542b4:	suble	r5, r5, #1
   542b8:	ldr	r3, [r3, #8]
   542bc:	movle	r1, #1
   542c0:	mvngt	r2, #0
   542c4:	ldrle	r2, [r3, #188]	; 0xbc
   542c8:	strgt	r2, [r3, #188]	; 0xbc
   542cc:	orrle	r5, r2, r1, lsl r5
   542d0:	strle	r5, [r3, #188]	; 0xbc
   542d4:	cmp	r6, #0
   542d8:	movne	r5, #0
   542dc:	bne	54b50 <fputs@plt+0x439e0>
   542e0:	mov	r5, r6
   542e4:	mov	r8, r6
   542e8:	b	54c5c <fputs@plt+0x43aec>
   542ec:	ldr	r1, [pc, #2120]	; 54b3c <fputs@plt+0x439cc>
   542f0:	ldr	r0, [r0]
   542f4:	bl	14c44 <fputs@plt+0x3ad4>
   542f8:	cmp	r0, #0
   542fc:	beq	540b8 <fputs@plt+0x42f48>
   54300:	ldr	r1, [r6, #12]
   54304:	ldr	r0, [sp, #24]
   54308:	bl	346bc <fputs@plt+0x2354c>
   5430c:	ldr	r1, [r6, #16]
   54310:	subs	r7, r0, #0
   54314:	ldr	r0, [sp, #24]
   54318:	ldrne	r7, [r7]
   5431c:	bl	346bc <fputs@plt+0x2354c>
   54320:	subs	r1, r0, #0
   54324:	mov	r0, r7
   54328:	ldrne	r1, [r1]
   5432c:	bl	14c44 <fputs@plt+0x3ad4>
   54330:	cmp	r0, #0
   54334:	beq	540b8 <fputs@plt+0x42f48>
   54338:	mov	r7, #0
   5433c:	b	540c8 <fputs@plt+0x42f58>
   54340:	ldr	r6, [sp, #16]
   54344:	mov	r5, r4
   54348:	b	54338 <fputs@plt+0x431c8>
   5434c:	cmp	r7, #74	; 0x4a
   54350:	bne	54424 <fputs@plt+0x432b4>
   54354:	ldr	r3, [sp, #20]
   54358:	ldrb	r3, [r3, #8]
   5435c:	cmp	r3, #72	; 0x48
   54360:	bne	541a4 <fputs@plt+0x43034>
   54364:	ldr	r3, [sp, #16]
   54368:	ldr	sl, [pc, #1984]	; 54b30 <fputs@plt+0x439c0>
   5436c:	mov	r5, r6
   54370:	ldr	r9, [r3, #20]
   54374:	mov	r8, #20
   54378:	ldr	r3, [sp, #16]
   5437c:	mov	r2, r5
   54380:	ldr	r0, [sp, #28]
   54384:	ldr	r1, [r3, #12]
   54388:	ldrb	r4, [r6, sl]
   5438c:	bl	22a08 <fputs@plt+0x11898>
   54390:	mul	r3, r8, r6
   54394:	ldr	r1, [r9, #4]
   54398:	mov	r2, r5
   5439c:	add	r6, r6, #1
   543a0:	ldr	r1, [r1, r3]
   543a4:	mov	r7, r0
   543a8:	ldr	r0, [sp, #28]
   543ac:	bl	22a08 <fputs@plt+0x11898>
   543b0:	mov	r2, r7
   543b4:	mov	r1, r4
   543b8:	str	r5, [sp]
   543bc:	mov	r3, r0
   543c0:	ldr	r0, [sp, #24]
   543c4:	bl	32074 <fputs@plt+0x20f04>
   543c8:	ldr	r1, [sp, #16]
   543cc:	mov	r4, r0
   543d0:	bl	183c0 <fputs@plt+0x7250>
   543d4:	mov	r1, r4
   543d8:	mov	r2, #3
   543dc:	ldr	r0, [sp, #20]
   543e0:	bl	1ff28 <fputs@plt+0xedb8>
   543e4:	ldr	r1, [sp, #20]
   543e8:	mov	r2, r0
   543ec:	mov	r7, r0
   543f0:	ldr	r0, [sp, #36]	; 0x24
   543f4:	bl	53d58 <fputs@plt+0x42be8>
   543f8:	ldr	r3, [sp, #20]
   543fc:	ldr	r2, [sp, #60]	; 0x3c
   54400:	mov	r1, r7
   54404:	ldr	r4, [r3, #20]
   54408:	mov	r0, r4
   5440c:	bl	1cc50 <fputs@plt+0xbae0>
   54410:	cmp	r6, #2
   54414:	bne	54378 <fputs@plt+0x43208>
   54418:	ldr	r3, [sp, #56]	; 0x38
   5441c:	add	r4, r4, r3
   54420:	b	541a4 <fputs@plt+0x43034>
   54424:	cmp	r7, #71	; 0x47
   54428:	bne	541a4 <fputs@plt+0x43034>
   5442c:	mov	r2, #416	; 0x1a0
   54430:	mov	r3, #0
   54434:	ldr	r0, [sp, #28]
   54438:	bl	205a0 <fputs@plt+0xf430>
   5443c:	cmp	r0, #0
   54440:	mov	r5, r0
   54444:	str	r0, [r4, #12]
   54448:	beq	5494c <fputs@plt+0x437dc>
   5444c:	ldrh	r3, [r4, #20]
   54450:	add	r8, r0, #24
   54454:	mov	r2, #384	; 0x180
   54458:	orr	r3, r3, #16
   5445c:	strh	r3, [r4, #20]
   54460:	mov	r1, r6
   54464:	mov	r0, r8
   54468:	bl	10f48 <memset@plt>
   5446c:	ldr	r3, [sp, #72]	; 0x48
   54470:	mov	r2, r7
   54474:	ldr	r1, [sp, #16]
   54478:	stm	r5, {r3, r6}
   5447c:	mov	r3, #8
   54480:	str	r3, [r5, #16]
   54484:	mov	r0, r5
   54488:	str	r6, [r5, #12]
   5448c:	str	r8, [r5, #20]
   54490:	bl	20074 <fputs@plt+0xef04>
   54494:	mov	r1, r5
   54498:	ldr	r0, [sp, #36]	; 0x24
   5449c:	bl	55024 <fputs@plt+0x43eb4>
   544a0:	ldr	r3, [sp, #28]
   544a4:	ldrb	r3, [r3, #69]	; 0x45
   544a8:	cmp	r3, #0
   544ac:	bne	5494c <fputs@plt+0x437dc>
   544b0:	ldr	r3, [r5, #12]
   544b4:	ldr	r7, [r5, #20]
   544b8:	sub	r3, r3, #1
   544bc:	mvn	r2, #0
   544c0:	str	r3, [sp, #76]	; 0x4c
   544c4:	add	r7, r7, #48	; 0x30
   544c8:	mvn	r3, #0
   544cc:	strd	r2, [sp, #40]	; 0x28
   544d0:	strd	r2, [sp, #48]	; 0x30
   544d4:	ldr	r3, [sp, #40]	; 0x28
   544d8:	ldr	r2, [sp, #44]	; 0x2c
   544dc:	ldr	r8, [sp, #76]	; 0x4c
   544e0:	orr	r3, r3, r2
   544e4:	mvn	r8, r8
   544e8:	cmp	r3, #0
   544ec:	lsr	r8, r8, #31
   544f0:	moveq	r8, #0
   544f4:	cmp	r8, #0
   544f8:	bne	54614 <fputs@plt+0x434a4>
   544fc:	ldrd	r0, [sp, #40]	; 0x28
   54500:	add	r3, r5, #416	; 0x1a0
   54504:	mov	r2, r0
   54508:	strd	r0, [r3, #-8]
   5450c:	mov	r3, r1
   54510:	orrs	r3, r2, r3
   54514:	moveq	r3, #0
   54518:	movne	r3, #512	; 0x200
   5451c:	strh	r3, [r4, #18]
   54520:	beq	54534 <fputs@plt+0x433c4>
   54524:	ldr	r3, [r5, #12]
   54528:	cmp	r3, #2
   5452c:	streq	r3, [sp, #40]	; 0x28
   54530:	beq	54898 <fputs@plt+0x43728>
   54534:	ldrd	r2, [sp, #48]	; 0x30
   54538:	orrs	r3, r2, r3
   5453c:	beq	5494c <fputs@plt+0x437dc>
   54540:	mov	sl, r6
   54544:	mov	r2, r6
   54548:	mvn	r3, #0
   5454c:	mov	fp, #1
   54550:	eor	r1, r2, #1
   54554:	cmp	sl, #1
   54558:	movgt	r1, #0
   5455c:	andle	r1, r1, #1
   54560:	cmp	r1, #0
   54564:	bne	54938 <fputs@plt+0x437c8>
   54568:	cmp	r2, #0
   5456c:	beq	5494c <fputs@plt+0x437dc>
   54570:	ldr	r6, [r5, #12]
   54574:	ldr	r5, [r5, #20]
   54578:	sub	r6, r6, #1
   5457c:	add	r5, r5, #48	; 0x30
   54580:	mov	r7, r1
   54584:	mov	r8, r1
   54588:	cmp	r6, #0
   5458c:	bge	54a50 <fputs@plt+0x438e0>
   54590:	mov	r2, #0
   54594:	ldr	r0, [sp, #28]
   54598:	bl	22a08 <fputs@plt+0x11898>
   5459c:	mov	r3, #0
   545a0:	str	r3, [sp]
   545a4:	mov	r1, #75	; 0x4b
   545a8:	mov	r2, r0
   545ac:	ldr	r0, [sp, #24]
   545b0:	bl	32074 <fputs@plt+0x20f04>
   545b4:	subs	r5, r0, #0
   545b8:	beq	54aa0 <fputs@plt+0x43930>
   545bc:	ldr	r1, [sp, #16]
   545c0:	bl	183c0 <fputs@plt+0x7250>
   545c4:	mov	r1, r5
   545c8:	str	r7, [r5, #20]
   545cc:	mov	r2, #3
   545d0:	ldr	r0, [sp, #20]
   545d4:	bl	1ff28 <fputs@plt+0xedb8>
   545d8:	ldr	r1, [sp, #20]
   545dc:	mov	r2, r0
   545e0:	mov	r5, r0
   545e4:	ldr	r0, [sp, #36]	; 0x24
   545e8:	bl	53d58 <fputs@plt+0x42be8>
   545ec:	ldr	r3, [sp, #20]
   545f0:	ldr	r2, [sp, #60]	; 0x3c
   545f4:	mov	r1, r5
   545f8:	ldr	r0, [r3, #20]
   545fc:	ldr	r3, [sp, #56]	; 0x38
   54600:	add	r4, r0, r3
   54604:	bl	1cc50 <fputs@plt+0xbae0>
   54608:	mov	r3, #4096	; 0x1000
   5460c:	strh	r3, [r4, #18]
   54610:	b	5494c <fputs@plt+0x437dc>
   54614:	ldrh	r8, [r7, #-30]	; 0xffffffe2
   54618:	ldr	r3, [pc, #1300]	; 54b34 <fputs@plt+0x439c4>
   5461c:	ands	r9, r8, r3
   54620:	bne	54738 <fputs@plt+0x435c8>
   54624:	mov	r2, #408	; 0x198
   54628:	mov	r3, #0
   5462c:	ldr	r0, [sp, #28]
   54630:	bl	1f8dc <fputs@plt+0xe76c>
   54634:	subs	r8, r0, #0
   54638:	beq	546f8 <fputs@plt+0x43588>
   5463c:	ldrh	r3, [r7, #-28]	; 0xffffffe4
   54640:	add	sl, r8, #24
   54644:	mov	r1, r9
   54648:	orr	r3, r3, #32
   5464c:	strh	r3, [r7, #-28]	; 0xffffffe4
   54650:	mov	r3, #1024	; 0x400
   54654:	str	r8, [r7, #-36]	; 0xffffffdc
   54658:	strh	r3, [r7, #-30]	; 0xffffffe2
   5465c:	mov	r2, #384	; 0x180
   54660:	mov	r0, sl
   54664:	bl	10f48 <memset@plt>
   54668:	ldr	r3, [sp, #20]
   5466c:	mov	r0, r8
   54670:	mov	r2, #72	; 0x48
   54674:	ldr	r3, [r3]
   54678:	ldr	r1, [r7, #-48]	; 0xffffffd0
   5467c:	str	r9, [r8, #12]
   54680:	stm	r8, {r3, r9}
   54684:	mov	r3, #8
   54688:	str	r3, [r8, #16]
   5468c:	str	sl, [r8, #20]
   54690:	bl	20074 <fputs@plt+0xef04>
   54694:	mov	r1, r8
   54698:	ldr	r0, [sp, #36]	; 0x24
   5469c:	bl	55024 <fputs@plt+0x43eb4>
   546a0:	ldr	r3, [sp, #20]
   546a4:	str	r3, [r8, #4]
   546a8:	ldr	r3, [sp, #28]
   546ac:	ldrb	r3, [r3, #69]	; 0x45
   546b0:	cmp	r3, #0
   546b4:	movne	r8, #0
   546b8:	movne	r9, #0
   546bc:	bne	546e8 <fputs@plt+0x43578>
   546c0:	ldr	fp, [r8, #20]
   546c4:	ldr	r3, [r8, #12]
   546c8:	add	fp, fp, #48	; 0x30
   546cc:	mov	sl, r6
   546d0:	mov	r8, #0
   546d4:	mov	r9, #0
   546d8:	str	r3, [sp, #48]	; 0x30
   546dc:	ldr	r3, [sp, #48]	; 0x30
   546e0:	cmp	sl, r3
   546e4:	blt	54704 <fputs@plt+0x43594>
   546e8:	ldrd	r2, [sp, #40]	; 0x28
   546ec:	and	r2, r2, r8
   546f0:	and	r3, r3, r9
   546f4:	strd	r2, [sp, #40]	; 0x28
   546f8:	mov	r2, #0
   546fc:	mov	r3, #0
   54700:	b	547a8 <fputs@plt+0x43638>
   54704:	ldr	r2, [fp, #-48]	; 0xffffffd0
   54708:	ldrb	r0, [r2]
   5470c:	bl	1cc20 <fputs@plt+0xbab0>
   54710:	cmp	r0, #0
   54714:	beq	5472c <fputs@plt+0x435bc>
   54718:	ldr	r1, [fp, #-40]	; 0xffffffd8
   5471c:	ldr	r0, [sp, #32]
   54720:	bl	184fc <fputs@plt+0x738c>
   54724:	orr	r8, r8, r0
   54728:	orr	r9, r9, r1
   5472c:	add	sl, sl, #1
   54730:	add	fp, fp, #48	; 0x30
   54734:	b	546dc <fputs@plt+0x4356c>
   54738:	ldrh	r9, [r7, #-28]	; 0xffffffe4
   5473c:	tst	r9, #8
   54740:	bne	547ac <fputs@plt+0x4363c>
   54744:	ldr	r1, [r7, #-40]	; 0xffffffd8
   54748:	ldr	r0, [sp, #32]
   5474c:	bl	184fc <fputs@plt+0x738c>
   54750:	tst	r9, #2
   54754:	mov	sl, r0
   54758:	mov	fp, r1
   5475c:	beq	54784 <fputs@plt+0x43614>
   54760:	ldr	r3, [r7, #-44]	; 0xffffffd4
   54764:	ldr	r2, [r5, #20]
   54768:	mov	r1, #48	; 0x30
   5476c:	ldr	r0, [sp, #32]
   54770:	mla	r3, r1, r3, r2
   54774:	ldr	r1, [r3, #8]
   54778:	bl	184fc <fputs@plt+0x738c>
   5477c:	orr	sl, sl, r0
   54780:	orr	fp, fp, r1
   54784:	ldrd	r2, [sp, #40]	; 0x28
   54788:	tst	r8, #2
   5478c:	and	r2, r2, sl
   54790:	and	r3, r3, fp
   54794:	strd	r2, [sp, #40]	; 0x28
   54798:	beq	546f8 <fputs@plt+0x43588>
   5479c:	ldrd	r2, [sp, #48]	; 0x30
   547a0:	and	r2, r2, sl
   547a4:	and	r3, r3, fp
   547a8:	strd	r2, [sp, #48]	; 0x30
   547ac:	ldr	r3, [sp, #76]	; 0x4c
   547b0:	add	r7, r7, #48	; 0x30
   547b4:	sub	r3, r3, #1
   547b8:	str	r3, [sp, #76]	; 0x4c
   547bc:	b	544d4 <fputs@plt+0x43364>
   547c0:	ldrh	r7, [r9, #18]
   547c4:	tst	r7, #62	; 0x3e
   547c8:	beq	5486c <fputs@plt+0x436fc>
   547cc:	ldrh	r2, [r3, #18]
   547d0:	tst	r2, #62	; 0x3e
   547d4:	beq	5486c <fputs@plt+0x436fc>
   547d8:	orr	r7, r7, r2
   547dc:	bics	r2, r7, #26
   547e0:	beq	547ec <fputs@plt+0x4367c>
   547e4:	bics	r2, r7, #38	; 0x26
   547e8:	bne	5486c <fputs@plt+0x436fc>
   547ec:	ldr	r3, [r3]
   547f0:	ldr	fp, [r9]
   547f4:	mvn	r2, #0
   547f8:	ldr	r1, [r3, #12]
   547fc:	ldr	r0, [fp, #12]
   54800:	str	r3, [sp, #76]	; 0x4c
   54804:	bl	1d5a4 <fputs@plt+0xc434>
   54808:	ldr	r3, [sp, #76]	; 0x4c
   5480c:	cmp	r0, #0
   54810:	bne	5486c <fputs@plt+0x436fc>
   54814:	mvn	r2, #0
   54818:	ldr	r1, [r3, #16]
   5481c:	ldr	r0, [fp, #16]
   54820:	bl	1d5a4 <fputs@plt+0xc434>
   54824:	cmp	r0, #0
   54828:	bne	5486c <fputs@plt+0x436fc>
   5482c:	sub	r3, r7, #1
   54830:	tst	r3, r7
   54834:	beq	54844 <fputs@plt+0x436d4>
   54838:	tst	r7, #24
   5483c:	moveq	r7, #32
   54840:	movne	r7, #8
   54844:	ldr	r3, [sp, #20]
   54848:	mov	r1, fp
   5484c:	mov	r2, #0
   54850:	ldr	r3, [r3]
   54854:	ldr	r3, [r3]
   54858:	ldr	r0, [r3]
   5485c:	bl	22a08 <fputs@plt+0x11898>
   54860:	subs	r1, r0, #0
   54864:	movne	r3, #79	; 0x4f
   54868:	bne	548bc <fputs@plt+0x4374c>
   5486c:	add	sl, sl, #1
   54870:	ldr	r3, [r5, #20]
   54874:	ldrh	r2, [r3, #66]	; 0x42
   54878:	cmp	r2, #1024	; 0x400
   5487c:	beq	548f0 <fputs@plt+0x43780>
   54880:	cmp	sl, #0
   54884:	bne	54894 <fputs@plt+0x43724>
   54888:	add	r3, r3, #48	; 0x30
   5488c:	cmp	r3, #0
   54890:	bne	547c0 <fputs@plt+0x43650>
   54894:	add	r8, r8, #1
   54898:	ldr	r9, [r5, #20]
   5489c:	ldrh	r3, [r9, #18]
   548a0:	cmp	r3, #1024	; 0x400
   548a4:	beq	54910 <fputs@plt+0x437a0>
   548a8:	cmp	r8, #0
   548ac:	bne	54534 <fputs@plt+0x433c4>
   548b0:	mov	sl, #0
   548b4:	b	54870 <fputs@plt+0x43700>
   548b8:	add	r3, r3, #1
   548bc:	ldr	r0, [sp, #40]	; 0x28
   548c0:	sub	r2, r3, #79	; 0x4f
   548c4:	cmp	r7, r0, lsl r2
   548c8:	bne	548b8 <fputs@plt+0x43748>
   548cc:	strb	r3, [r1]
   548d0:	mov	r2, #3
   548d4:	ldr	r0, [sp, #20]
   548d8:	bl	1ff28 <fputs@plt+0xedb8>
   548dc:	ldr	r1, [sp, #20]
   548e0:	mov	r2, r0
   548e4:	ldr	r0, [sp, #36]	; 0x24
   548e8:	bl	53d58 <fputs@plt+0x42be8>
   548ec:	b	5486c <fputs@plt+0x436fc>
   548f0:	ldr	r3, [r3, #60]	; 0x3c
   548f4:	ldr	r2, [r3, #12]
   548f8:	cmp	sl, r2
   548fc:	bge	54894 <fputs@plt+0x43724>
   54900:	ldr	r3, [r3, #20]
   54904:	mov	r2, #48	; 0x30
   54908:	mla	r3, r2, sl, r3
   5490c:	b	5488c <fputs@plt+0x4371c>
   54910:	ldr	r3, [r9, #12]
   54914:	ldr	r2, [r3, #12]
   54918:	cmp	r8, r2
   5491c:	bge	54534 <fputs@plt+0x433c4>
   54920:	ldr	r9, [r3, #20]
   54924:	mov	r3, #48	; 0x30
   54928:	mlas	r3, r8, r3, r9
   5492c:	mov	r9, r3
   54930:	bne	548b0 <fputs@plt+0x43740>
   54934:	b	54534 <fputs@plt+0x433c4>
   54938:	ldr	r8, [r5, #12]
   5493c:	ldr	r7, [r5, #20]
   54940:	sub	r8, r8, #1
   54944:	cmp	r8, #0
   54948:	bge	54958 <fputs@plt+0x437e8>
   5494c:	ldr	r3, [sp, #20]
   54950:	ldr	r4, [r3, #20]
   54954:	b	54418 <fputs@plt+0x432a8>
   54958:	ldrh	r2, [r7, #20]
   5495c:	ldr	r9, [r7, #8]
   54960:	bic	r2, r2, #64	; 0x40
   54964:	cmp	r9, r3
   54968:	strh	r2, [r7, #20]
   5496c:	beq	549cc <fputs@plt+0x4385c>
   54970:	mov	r1, r9
   54974:	ldr	r0, [sp, #32]
   54978:	str	r3, [sp, #40]	; 0x28
   5497c:	bl	184fc <fputs@plt+0x738c>
   54980:	ldrd	r2, [sp, #48]	; 0x30
   54984:	and	r3, r3, r1
   54988:	and	r2, r2, r0
   5498c:	mov	r1, r3
   54990:	mov	r0, r2
   54994:	orrs	r3, r0, r1
   54998:	ldr	r3, [sp, #40]	; 0x28
   5499c:	beq	549cc <fputs@plt+0x4385c>
   549a0:	ldr	r3, [r7, #12]
   549a4:	mov	r2, fp
   549a8:	add	r7, r7, #48	; 0x30
   549ac:	cmp	r8, #0
   549b0:	movlt	r1, #0
   549b4:	andge	r1, r2, #1
   549b8:	cmp	r1, #0
   549bc:	bne	549d8 <fputs@plt+0x43868>
   549c0:	add	sl, sl, #1
   549c4:	mov	r3, r9
   549c8:	b	54550 <fputs@plt+0x433e0>
   549cc:	sub	r8, r8, #1
   549d0:	add	r7, r7, #48	; 0x30
   549d4:	b	54944 <fputs@plt+0x437d4>
   549d8:	ldr	r2, [r7, #-40]	; 0xffffffd8
   549dc:	cmp	r9, r2
   549e0:	ldrhne	r2, [r7, #-28]	; 0xffffffe4
   549e4:	bicne	r2, r2, #64	; 0x40
   549e8:	bne	54a44 <fputs@plt+0x438d4>
   549ec:	ldr	r2, [r7, #-36]	; 0xffffffdc
   549f0:	cmp	r3, r2
   549f4:	beq	54a08 <fputs@plt+0x43898>
   549f8:	mov	r2, r6
   549fc:	sub	r8, r8, #1
   54a00:	add	r7, r7, #48	; 0x30
   54a04:	b	549ac <fputs@plt+0x4383c>
   54a08:	ldr	r2, [r7, #-48]	; 0xffffffd0
   54a0c:	str	r3, [sp, #76]	; 0x4c
   54a10:	ldr	r0, [r2, #16]
   54a14:	bl	17874 <fputs@plt+0x6704>
   54a18:	ldr	r1, [r7, #-48]	; 0xffffffd0
   54a1c:	str	r0, [sp, #40]	; 0x28
   54a20:	ldr	r0, [r1, #12]
   54a24:	bl	17874 <fputs@plt+0x6704>
   54a28:	ldr	r2, [sp, #40]	; 0x28
   54a2c:	ldr	r3, [sp, #76]	; 0x4c
   54a30:	cmp	r2, #0
   54a34:	cmpne	r0, r2
   54a38:	bne	549f8 <fputs@plt+0x43888>
   54a3c:	ldrh	r2, [r7, #-28]	; 0xffffffe4
   54a40:	orr	r2, r2, #64	; 0x40
   54a44:	strh	r2, [r7, #-28]	; 0xffffffe4
   54a48:	mov	r2, fp
   54a4c:	b	549fc <fputs@plt+0x4388c>
   54a50:	ldrh	r3, [r5, #-28]	; 0xffffffe4
   54a54:	tst	r3, #64	; 0x40
   54a58:	beq	54a94 <fputs@plt+0x43924>
   54a5c:	ldr	r3, [r5, #-48]	; 0xffffffd0
   54a60:	mov	r2, r8
   54a64:	ldr	r0, [sp, #28]
   54a68:	ldr	r1, [r3, #16]
   54a6c:	bl	22a08 <fputs@plt+0x11898>
   54a70:	ldr	r3, [sp, #72]	; 0x48
   54a74:	mov	r1, r7
   54a78:	ldr	r3, [r3]
   54a7c:	mov	r2, r0
   54a80:	ldr	r0, [r3]
   54a84:	bl	2a544 <fputs@plt+0x193d4>
   54a88:	ldr	r3, [r5, #-48]	; 0xffffffd0
   54a8c:	ldr	r1, [r3, #12]
   54a90:	mov	r7, r0
   54a94:	sub	r6, r6, #1
   54a98:	add	r5, r5, #48	; 0x30
   54a9c:	b	54588 <fputs@plt+0x43418>
   54aa0:	mov	r1, r7
   54aa4:	ldr	r0, [sp, #28]
   54aa8:	bl	1f07c <fputs@plt+0xdf0c>
   54aac:	b	54608 <fputs@plt+0x43498>
   54ab0:	mov	r1, #40	; 0x28
   54ab4:	mvn	r2, #39	; 0x27
   54ab8:	smlabb	r1, r5, r1, r2
   54abc:	ldr	r2, [r3, #60]	; 0x3c
   54ac0:	add	r1, r2, r1
   54ac4:	str	r1, [sp, #76]	; 0x4c
   54ac8:	ldrh	r6, [r1, #8]
   54acc:	ands	r6, r6, #1
   54ad0:	bne	542a4 <fputs@plt+0x43134>
   54ad4:	ldr	r0, [r3]
   54ad8:	bl	205c8 <fputs@plt+0xf458>
   54adc:	subs	r7, r0, #0
   54ae0:	beq	542a4 <fputs@plt+0x43134>
   54ae4:	ldr	r1, [sp, #76]	; 0x4c
   54ae8:	bl	28c24 <fputs@plt+0x17ab4>
   54aec:	ldrh	r3, [r7, #8]
   54af0:	and	r2, r3, #31
   54af4:	ldr	r3, [pc, #76]	; 54b48 <fputs@plt+0x439d8>
   54af8:	add	r3, r3, r2
   54afc:	ldrb	r3, [r3, #3069]	; 0xbfd
   54b00:	cmp	r3, #3
   54b04:	bne	542ac <fputs@plt+0x4313c>
   54b08:	mov	r0, r7
   54b0c:	bl	2be94 <fputs@plt+0x1ad24>
   54b10:	mov	r6, r0
   54b14:	b	542ac <fputs@plt+0x4313c>
   54b18:	cmp	fp, #97	; 0x61
   54b1c:	bne	54f34 <fputs@plt+0x43dc4>
   54b20:	ldr	r6, [r0, #8]
   54b24:	mov	r7, #0
   54b28:	b	542d4 <fputs@plt+0x43164>
   54b2c:	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
   54b30:	andeq	r5, r7, r0, lsl r0
   54b34:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   54b38:	andeq	r9, r7, r9, lsr #32
   54b3c:	andeq	r9, r7, r0, lsr r0
   54b40:	andeq	r0, r0, r3, lsl #2
   54b44:	andeq	r5, r7, r4, lsl r0
   54b48:	strheq	r4, [r7], -r0
   54b4c:	add	r5, r5, #1
   54b50:	ldrb	r2, [r6, r5]
   54b54:	mov	r3, r5
   54b58:	cmp	r2, #0
   54b5c:	beq	54b7c <fputs@plt+0x43a0c>
   54b60:	cmp	r2, r8
   54b64:	beq	54b7c <fputs@plt+0x43a0c>
   54b68:	ldr	r1, [sp, #72]	; 0x48
   54b6c:	cmp	r2, r1
   54b70:	beq	54b7c <fputs@plt+0x43a0c>
   54b74:	cmp	r2, r9
   54b78:	bne	54b4c <fputs@plt+0x439dc>
   54b7c:	cmp	r5, #0
   54b80:	beq	54f4c <fputs@plt+0x43ddc>
   54b84:	add	r5, r6, r5
   54b88:	ldrb	r1, [r5, #-1]
   54b8c:	cmp	r1, #255	; 0xff
   54b90:	beq	54f48 <fputs@plt+0x43dd8>
   54b94:	cmp	r2, r8
   54b98:	mov	r1, #97	; 0x61
   54b9c:	ldrbeq	r9, [r5, #1]
   54ba0:	mov	r2, r6
   54ba4:	ldr	r0, [sp, #48]	; 0x30
   54ba8:	clzeq	r9, r9
   54bac:	movne	r9, #0
   54bb0:	lsreq	r9, r9, #5
   54bb4:	str	r3, [sp, #72]	; 0x48
   54bb8:	bl	1fdf8 <fputs@plt+0xec88>
   54bbc:	mov	r5, r9
   54bc0:	subs	r8, r0, #0
   54bc4:	movne	r1, #0
   54bc8:	ldrne	r2, [r8, #8]
   54bcc:	ldrne	r3, [sp, #72]	; 0x48
   54bd0:	strbne	r1, [r2, r3]
   54bd4:	cmp	fp, #135	; 0x87
   54bd8:	bne	54c5c <fputs@plt+0x43aec>
   54bdc:	ldr	r3, [sp, #24]
   54be0:	ldr	fp, [r3, #8]
   54be4:	ldrsh	r3, [sl, #32]
   54be8:	cmp	r3, #32
   54bec:	suble	r3, r3, #1
   54bf0:	ldrle	r2, [fp, #188]	; 0xbc
   54bf4:	movle	r1, #1
   54bf8:	mvngt	r3, #0
   54bfc:	orrle	r3, r2, r1, lsl r3
   54c00:	cmp	r9, #0
   54c04:	str	r3, [fp, #188]	; 0xbc
   54c08:	beq	54c5c <fputs@plt+0x43aec>
   54c0c:	ldr	r3, [sl, #8]
   54c10:	ldrb	r3, [r3, #1]
   54c14:	cmp	r3, #0
   54c18:	beq	54c5c <fputs@plt+0x43aec>
   54c1c:	ldr	r0, [sp, #24]
   54c20:	bl	17498 <fputs@plt+0x6328>
   54c24:	mov	r1, sl
   54c28:	mov	r2, r0
   54c2c:	mov	r9, r0
   54c30:	ldr	r0, [sp, #24]
   54c34:	bl	5105c <fputs@plt+0x3feec>
   54c38:	ldr	r1, [fp, #32]
   54c3c:	mov	r0, fp
   54c40:	sub	r1, r1, #1
   54c44:	bl	16e74 <fputs@plt+0x5d04>
   54c48:	mov	r3, #0
   54c4c:	mov	r1, r9
   54c50:	str	r3, [r0, #12]
   54c54:	ldr	r0, [sp, #24]
   54c58:	bl	1c98c <fputs@plt+0xb81c>
   54c5c:	mov	r0, r7
   54c60:	bl	248c4 <fputs@plt+0x13754>
   54c64:	cmp	r6, #0
   54c68:	beq	54dcc <fputs@plt+0x43c5c>
   54c6c:	ldr	r3, [sp, #16]
   54c70:	mov	r2, #0
   54c74:	mov	r1, r8
   54c78:	ldr	r3, [r3, #20]
   54c7c:	ldr	r0, [sp, #28]
   54c80:	ldr	r3, [r3, #4]
   54c84:	ldr	r9, [r3, #20]
   54c88:	bl	22a08 <fputs@plt+0x11898>
   54c8c:	ldr	r3, [sp, #40]	; 0x28
   54c90:	cmp	r3, #0
   54c94:	mov	r6, r0
   54c98:	beq	54f58 <fputs@plt+0x43de8>
   54c9c:	ldr	r3, [sp, #28]
   54ca0:	ldrb	r3, [r3, #69]	; 0x45
   54ca4:	cmp	r3, #0
   54ca8:	beq	54fb8 <fputs@plt+0x43e48>
   54cac:	ldr	r2, [sp, #40]	; 0x28
   54cb0:	ldr	r3, [pc, #-384]	; 54b38 <fputs@plt+0x439c8>
   54cb4:	cmp	r2, #0
   54cb8:	mov	r1, r9
   54cbc:	mov	r2, #0
   54cc0:	ldr	r0, [sp, #28]
   54cc4:	ldr	r4, [pc, #-400]	; 54b3c <fputs@plt+0x439cc>
   54cc8:	moveq	r4, r3
   54ccc:	bl	22a08 <fputs@plt+0x11898>
   54cd0:	mov	r2, r4
   54cd4:	mov	r7, #0
   54cd8:	mov	r1, r0
   54cdc:	ldr	r0, [sp, #24]
   54ce0:	bl	1fe38 <fputs@plt+0xecc8>
   54ce4:	mov	r3, r8
   54ce8:	mov	r1, #83	; 0x53
   54cec:	str	r7, [sp]
   54cf0:	mov	r2, r0
   54cf4:	ldr	r0, [sp, #24]
   54cf8:	bl	32074 <fputs@plt+0x20f04>
   54cfc:	ldr	r1, [sp, #16]
   54d00:	mov	r8, r0
   54d04:	bl	183c0 <fputs@plt+0x7250>
   54d08:	mov	r1, r8
   54d0c:	ldr	r2, [pc, #-468]	; 54b40 <fputs@plt+0x439d0>
   54d10:	ldr	r0, [sp, #20]
   54d14:	bl	1ff28 <fputs@plt+0xedb8>
   54d18:	ldr	r1, [sp, #20]
   54d1c:	mov	r2, r0
   54d20:	mov	r8, r0
   54d24:	ldr	r0, [sp, #36]	; 0x24
   54d28:	bl	53d58 <fputs@plt+0x42be8>
   54d2c:	mov	r2, r7
   54d30:	mov	r1, r9
   54d34:	ldr	r0, [sp, #28]
   54d38:	bl	22a08 <fputs@plt+0x11898>
   54d3c:	mov	r2, r4
   54d40:	mov	r1, r0
   54d44:	ldr	r0, [sp, #24]
   54d48:	bl	1fe38 <fputs@plt+0xecc8>
   54d4c:	mov	r3, r6
   54d50:	mov	r1, #82	; 0x52
   54d54:	str	r7, [sp]
   54d58:	mov	r2, r0
   54d5c:	ldr	r0, [sp, #24]
   54d60:	bl	32074 <fputs@plt+0x20f04>
   54d64:	ldr	r1, [sp, #16]
   54d68:	mov	r4, r0
   54d6c:	bl	183c0 <fputs@plt+0x7250>
   54d70:	mov	r1, r4
   54d74:	ldr	r2, [pc, #-572]	; 54b40 <fputs@plt+0x439d0>
   54d78:	ldr	r0, [sp, #20]
   54d7c:	bl	1ff28 <fputs@plt+0xedb8>
   54d80:	ldr	r1, [sp, #20]
   54d84:	mov	r2, r0
   54d88:	mov	r6, r0
   54d8c:	ldr	r0, [sp, #36]	; 0x24
   54d90:	bl	53d58 <fputs@plt+0x42be8>
   54d94:	ldr	r3, [sp, #20]
   54d98:	cmp	r5, r7
   54d9c:	ldr	r0, [r3, #20]
   54da0:	ldr	r3, [sp, #56]	; 0x38
   54da4:	add	r4, r0, r3
   54da8:	beq	54dcc <fputs@plt+0x43c5c>
   54dac:	ldr	r2, [sp, #60]	; 0x3c
   54db0:	mov	r1, r8
   54db4:	bl	1cc50 <fputs@plt+0xbae0>
   54db8:	ldr	r3, [sp, #20]
   54dbc:	ldr	r2, [sp, #60]	; 0x3c
   54dc0:	mov	r1, r6
   54dc4:	ldr	r0, [r3, #20]
   54dc8:	bl	1cc50 <fputs@plt+0xbae0>
   54dcc:	ldr	lr, [pc, #-656]	; 54b44 <fputs@plt+0x439d4>
   54dd0:	add	ip, sp, #88	; 0x58
   54dd4:	add	r9, sp, #88	; 0x58
   54dd8:	ldm	lr!, {r0, r1, r2, r3}
   54ddc:	stmia	ip!, {r0, r1, r2, r3}
   54de0:	ldm	lr, {r0, r1, r2, r3}
   54de4:	stm	ip, {r0, r1, r2, r3}
   54de8:	ldr	r3, [sp, #16]
   54dec:	ldrb	r3, [r3]
   54df0:	cmp	r3, #151	; 0x97
   54df4:	bne	55004 <fputs@plt+0x43e94>
   54df8:	ldr	r3, [sp, #16]
   54dfc:	ldr	r3, [r3, #20]
   54e00:	cmp	r3, #0
   54e04:	beq	55004 <fputs@plt+0x43e94>
   54e08:	ldr	r2, [r3]
   54e0c:	cmp	r2, #2
   54e10:	bne	55004 <fputs@plt+0x43e94>
   54e14:	ldr	r7, [r3, #4]
   54e18:	ldr	r5, [r7, #20]
   54e1c:	ldrb	r3, [r5]
   54e20:	cmp	r3, #152	; 0x98
   54e24:	bne	55004 <fputs@plt+0x43e94>
   54e28:	ldr	r3, [r5, #44]	; 0x2c
   54e2c:	ldrb	r3, [r3, #42]	; 0x2a
   54e30:	tst	r3, #16
   54e34:	beq	55004 <fputs@plt+0x43e94>
   54e38:	ldr	r3, [sp, #16]
   54e3c:	mov	r6, #0
   54e40:	ldr	sl, [r3, #8]
   54e44:	ldr	r1, [r9, r6, lsl #3]
   54e48:	mov	r0, sl
   54e4c:	bl	14c44 <fputs@plt+0x3ad4>
   54e50:	subs	r8, r0, #0
   54e54:	bne	54ff8 <fputs@plt+0x43e88>
   54e58:	ldr	sl, [r7]
   54e5c:	add	r3, sp, #120	; 0x78
   54e60:	mov	r1, sl
   54e64:	ldr	r0, [sp, #32]
   54e68:	add	r6, r3, r6, lsl #3
   54e6c:	bl	1cc78 <fputs@plt+0xbb08>
   54e70:	ldrb	r9, [r6, #-28]	; 0xffffffe4
   54e74:	mov	r7, r1
   54e78:	mov	r6, r0
   54e7c:	mov	r1, r5
   54e80:	ldr	r0, [sp, #32]
   54e84:	bl	1cc78 <fputs@plt+0xbb08>
   54e88:	and	r0, r0, r6
   54e8c:	and	r1, r1, r7
   54e90:	orrs	r3, r0, r1
   54e94:	bne	55004 <fputs@plt+0x43e94>
   54e98:	mov	r2, r8
   54e9c:	mov	r1, sl
   54ea0:	ldr	r0, [sp, #28]
   54ea4:	bl	22a08 <fputs@plt+0x11898>
   54ea8:	mov	r2, r8
   54eac:	str	r8, [sp]
   54eb0:	mov	r1, #51	; 0x33
   54eb4:	mov	r8, #48	; 0x30
   54eb8:	mov	r3, r0
   54ebc:	ldr	r0, [sp, #24]
   54ec0:	bl	32074 <fputs@plt+0x20f04>
   54ec4:	mov	r2, #3
   54ec8:	mov	r1, r0
   54ecc:	ldr	r0, [sp, #20]
   54ed0:	bl	1ff28 <fputs@plt+0xedb8>
   54ed4:	ldr	r3, [sp, #20]
   54ed8:	ldr	r2, [r5, #28]
   54edc:	mov	r1, r0
   54ee0:	ldr	r0, [r3, #20]
   54ee4:	mla	r8, r8, r1, r0
   54ee8:	str	r2, [r8, #8]
   54eec:	ldrsh	r2, [r5, #32]
   54ef0:	strd	r6, [r8, #32]
   54ef4:	strb	r9, [r8, #23]
   54ef8:	str	r2, [r8, #12]
   54efc:	mov	r2, #64	; 0x40
   54f00:	strh	r2, [r8, #18]
   54f04:	ldr	r2, [sp, #60]	; 0x3c
   54f08:	bl	1cc50 <fputs@plt+0xbae0>
   54f0c:	ldr	r3, [sp, #20]
   54f10:	ldr	r4, [r3, #20]
   54f14:	ldr	r3, [sp, #56]	; 0x38
   54f18:	add	r4, r4, r3
   54f1c:	ldrh	r3, [r4, #20]
   54f20:	orr	r3, r3, #8
   54f24:	strh	r3, [r4, #20]
   54f28:	ldrd	r2, [r4, #40]	; 0x28
   54f2c:	strd	r2, [r8, #40]	; 0x28
   54f30:	b	55004 <fputs@plt+0x43e94>
   54f34:	mov	r7, #0
   54f38:	mov	r5, r7
   54f3c:	mov	r8, r7
   54f40:	mov	r6, r7
   54f44:	b	54c5c <fputs@plt+0x43aec>
   54f48:	mov	r5, #0
   54f4c:	mov	r8, r5
   54f50:	mov	r6, r5
   54f54:	b	54c5c <fputs@plt+0x43aec>
   54f58:	ldr	r3, [sp, #24]
   54f5c:	ldr	r3, [r3]
   54f60:	ldrb	r3, [r3, #69]	; 0x45
   54f64:	cmp	r3, #0
   54f68:	bne	54c9c <fputs@plt+0x43b2c>
   54f6c:	ldrh	r3, [r4, #20]
   54f70:	ldr	lr, [pc, #-1072]	; 54b48 <fputs@plt+0x439d8>
   54f74:	orr	r3, r3, #1024	; 0x400
   54f78:	strh	r3, [r4, #20]
   54f7c:	ldr	r3, [sp, #40]	; 0x28
   54f80:	ldr	r0, [r8, #8]
   54f84:	ldrb	r1, [r0, r3]
   54f88:	cmp	r1, #0
   54f8c:	beq	54c9c <fputs@plt+0x43b2c>
   54f90:	add	ip, lr, r1
   54f94:	ldrb	r2, [ip, #320]	; 0x140
   54f98:	and	r2, r2, #32
   54f9c:	bic	r2, r1, r2
   54fa0:	strb	r2, [r0, r3]
   54fa4:	ldrb	r1, [ip, #64]	; 0x40
   54fa8:	ldr	r2, [r6, #8]
   54fac:	strb	r1, [r2, r3]
   54fb0:	add	r3, r3, #1
   54fb4:	b	54f80 <fputs@plt+0x43e10>
   54fb8:	ldr	r4, [r6, #8]
   54fbc:	mov	r0, r4
   54fc0:	bl	18f64 <fputs@plt+0x7df4>
   54fc4:	ldr	r2, [sp, #40]	; 0x28
   54fc8:	cmp	r2, #0
   54fcc:	sub	r0, r0, #1
   54fd0:	ldrb	r3, [r4, r0]
   54fd4:	bne	54fec <fputs@plt+0x43e7c>
   54fd8:	ldr	r2, [pc, #-1176]	; 54b48 <fputs@plt+0x439d8>
   54fdc:	cmp	r3, #64	; 0x40
   54fe0:	add	r3, r2, r3
   54fe4:	moveq	r5, #0
   54fe8:	ldrb	r3, [r3, #64]	; 0x40
   54fec:	add	r3, r3, #1
   54ff0:	strb	r3, [r4, r0]
   54ff4:	b	54cac <fputs@plt+0x43b3c>
   54ff8:	add	r6, r6, #1
   54ffc:	cmp	r6, #4
   55000:	bne	54e44 <fputs@plt+0x43cd4>
   55004:	ldrd	r0, [r4, #32]
   55008:	ldrd	r2, [sp, #64]	; 0x40
   5500c:	orr	r2, r2, r0
   55010:	orr	r3, r3, r1
   55014:	mov	r0, r2
   55018:	mov	r1, r3
   5501c:	strd	r0, [r4, #32]
   55020:	b	53fc4 <fputs@plt+0x42e54>
   55024:	push	{r4, r5, r6, lr}
   55028:	mov	r6, r0
   5502c:	ldr	r4, [r1, #12]
   55030:	mov	r5, r1
   55034:	sub	r4, r4, #1
   55038:	cmp	r4, #0
   5503c:	bge	55044 <fputs@plt+0x43ed4>
   55040:	pop	{r4, r5, r6, pc}
   55044:	mov	r2, r4
   55048:	mov	r1, r5
   5504c:	mov	r0, r6
   55050:	bl	53d58 <fputs@plt+0x42be8>
   55054:	b	55034 <fputs@plt+0x43ec4>
   55058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5505c:	mov	lr, r2
   55060:	sub	sp, sp, #164	; 0xa4
   55064:	ldr	r3, [r0]
   55068:	ldr	r6, [r1, #48]	; 0x30
   5506c:	mov	sl, r0
   55070:	mov	fp, r1
   55074:	str	r2, [sp, #52]	; 0x34
   55078:	str	r3, [sp, #32]
   5507c:	ldm	lr!, {r0, r1, r2, r3}
   55080:	add	ip, sp, #100	; 0x64
   55084:	stmia	ip!, {r0, r1, r2, r3}
   55088:	ldr	r3, [lr]
   5508c:	str	r3, [ip]
   55090:	ldr	r3, [r6, #44]	; 0x2c
   55094:	cmp	r3, #0
   55098:	beq	550d4 <fputs@plt+0x43f64>
   5509c:	ldrb	r3, [fp, #4]
   550a0:	ldr	r1, [pc, #4068]	; 5608c <fputs@plt+0x44f1c>
   550a4:	sub	r3, r3, #116	; 0x74
   550a8:	cmp	r3, #2
   550ac:	ldrls	r2, [pc, #4060]	; 56090 <fputs@plt+0x44f20>
   550b0:	ldrhi	r2, [pc, #4060]	; 56094 <fputs@plt+0x44f24>
   550b4:	addls	r3, r2, r3, lsl #2
   550b8:	ldrls	r2, [r3, #3688]	; 0xe68
   550bc:	mov	r0, sl
   550c0:	bl	319cc <fputs@plt+0x2085c>
   550c4:	mov	r4, #0
   550c8:	mov	r3, #1
   550cc:	str	r3, [sp, #28]
   550d0:	b	5519c <fputs@plt+0x4402c>
   550d4:	ldr	r3, [r6, #56]	; 0x38
   550d8:	cmp	r3, #0
   550dc:	beq	55104 <fputs@plt+0x43f94>
   550e0:	ldrb	r3, [fp, #4]
   550e4:	ldr	r1, [pc, #4012]	; 56098 <fputs@plt+0x44f28>
   550e8:	sub	r3, r3, #116	; 0x74
   550ec:	cmp	r3, #2
   550f0:	ldrls	r2, [pc, #3992]	; 56090 <fputs@plt+0x44f20>
   550f4:	ldrhi	r2, [pc, #3992]	; 56094 <fputs@plt+0x44f24>
   550f8:	addls	r3, r2, r3, lsl #2
   550fc:	ldrls	r2, [r3, #3688]	; 0xe68
   55100:	b	550bc <fputs@plt+0x43f4c>
   55104:	mov	r0, sl
   55108:	bl	28f9c <fputs@plt+0x17e2c>
   5510c:	ldrb	r3, [sp, #100]	; 0x64
   55110:	cmp	r3, #12
   55114:	mov	r9, r0
   55118:	bne	55138 <fputs@plt+0x43fc8>
   5511c:	ldr	r3, [fp]
   55120:	ldr	r2, [sp, #104]	; 0x68
   55124:	mov	r1, #57	; 0x39
   55128:	ldr	r3, [r3]
   5512c:	bl	29404 <fputs@plt+0x18294>
   55130:	mov	r3, #14
   55134:	strb	r3, [sp, #100]	; 0x64
   55138:	ldr	r2, [fp, #8]
   5513c:	ands	r3, r2, #512	; 0x200
   55140:	beq	551c0 <fputs@plt+0x44050>
   55144:	mov	r6, #1
   55148:	mov	r4, fp
   5514c:	ldr	r5, [r4, #48]	; 0x30
   55150:	cmp	r5, #0
   55154:	addne	r6, r6, #1
   55158:	movne	r4, r5
   5515c:	bne	5514c <fputs@plt+0x43fdc>
   55160:	mov	r7, r5
   55164:	ldr	r8, [r4, #48]	; 0x30
   55168:	add	r2, sp, #100	; 0x64
   5516c:	str	r7, [r4, #48]	; 0x30
   55170:	mov	r1, r4
   55174:	mov	r0, sl
   55178:	bl	4ed20 <fputs@plt+0x3dbb0>
   5517c:	str	r8, [r4, #48]	; 0x30
   55180:	subs	r3, r0, #0
   55184:	str	r3, [sp, #28]
   55188:	bne	563b8 <fputs@plt+0x45248>
   5518c:	strh	r6, [r4, #6]
   55190:	ldr	r4, [r4, #52]	; 0x34
   55194:	cmp	r4, #0
   55198:	bne	55164 <fputs@plt+0x43ff4>
   5519c:	ldr	r2, [sp, #52]	; 0x34
   551a0:	ldr	r3, [sp, #108]	; 0x6c
   551a4:	mov	r1, r4
   551a8:	str	r3, [r2, #8]
   551ac:	ldr	r3, [sp, #112]	; 0x70
   551b0:	ldr	r0, [sp, #32]
   551b4:	str	r3, [r2, #12]
   551b8:	bl	1eff0 <fputs@plt+0xde80>
   551bc:	b	55bfc <fputs@plt+0x44a8c>
   551c0:	ands	r7, r2, #8192	; 0x2000
   551c4:	beq	55594 <fputs@plt+0x44424>
   551c8:	ldr	r2, [fp]
   551cc:	ldr	r5, [fp, #28]
   551d0:	ldr	r4, [sl, #8]
   551d4:	ldr	r2, [r2]
   551d8:	mov	r1, #33	; 0x21
   551dc:	str	r2, [sp, #44]	; 0x2c
   551e0:	ldr	r2, [fp, #48]	; 0x30
   551e4:	mov	r0, sl
   551e8:	str	r2, [sp, #28]
   551ec:	str	r3, [sp]
   551f0:	mov	r2, r3
   551f4:	bl	31a88 <fputs@plt+0x20918>
   551f8:	subs	r6, r0, #0
   551fc:	bne	554bc <fputs@plt+0x4434c>
   55200:	ldr	r0, [r4, #24]
   55204:	bl	28e04 <fputs@plt+0x17c94>
   55208:	mov	r1, fp
   5520c:	mov	r2, r0
   55210:	mov	r7, r0
   55214:	mov	r0, sl
   55218:	bl	51d08 <fputs@plt+0x40b98>
   5521c:	ldr	r3, [fp, #56]	; 0x38
   55220:	ldr	r8, [fp, #44]	; 0x2c
   55224:	str	r3, [sp, #56]	; 0x38
   55228:	ldr	r3, [fp, #60]	; 0x3c
   5522c:	ldr	r1, [r5]
   55230:	str	r3, [sp, #60]	; 0x3c
   55234:	ldr	r3, [fp, #12]
   55238:	mov	r0, #72	; 0x48
   5523c:	str	r3, [sp, #48]	; 0x30
   55240:	ldr	r3, [fp, #16]
   55244:	str	r6, [fp, #60]	; 0x3c
   55248:	str	r3, [sp, #64]	; 0x40
   5524c:	mov	r3, r6
   55250:	str	r6, [fp, #56]	; 0x38
   55254:	str	r6, [fp, #16]
   55258:	str	r6, [fp, #12]
   5525c:	cmp	r3, r1
   55260:	strge	r6, [sp, #40]	; 0x28
   55264:	bge	55280 <fputs@plt+0x44110>
   55268:	mla	r2, r0, r3, r5
   5526c:	ldrb	ip, [r2, #45]	; 0x2d
   55270:	tst	ip, #32
   55274:	beq	5552c <fputs@plt+0x443bc>
   55278:	ldr	r3, [r2, #52]	; 0x34
   5527c:	str	r3, [sp, #40]	; 0x28
   55280:	ldr	r5, [sl, #72]	; 0x48
   55284:	add	r2, r5, #1
   55288:	str	r2, [sl, #72]	; 0x48
   5528c:	ldrb	r3, [fp, #4]
   55290:	cmp	r3, #115	; 0x73
   55294:	bne	55534 <fputs@plt+0x443c4>
   55298:	cmp	r8, #0
   5529c:	movne	r3, #8
   552a0:	moveq	r3, #6
   552a4:	mov	r6, r2
   552a8:	add	r1, r5, #2
   552ac:	str	r1, [sl, #72]	; 0x48
   552b0:	strb	r3, [sp, #140]	; 0x8c
   552b4:	mov	r3, #0
   552b8:	strb	r3, [sp, #141]	; 0x8d
   552bc:	mov	r3, #0
   552c0:	str	r3, [sp, #148]	; 0x94
   552c4:	str	r3, [sp, #152]	; 0x98
   552c8:	ldr	r3, [sl, #76]	; 0x4c
   552cc:	ldr	r2, [sp, #40]	; 0x28
   552d0:	add	r3, r3, #1
   552d4:	str	r3, [sp, #36]	; 0x24
   552d8:	str	r3, [sl, #76]	; 0x4c
   552dc:	ldr	r3, [sp, #44]	; 0x2c
   552e0:	mov	r1, #60	; 0x3c
   552e4:	str	r3, [sp]
   552e8:	mov	r0, r4
   552ec:	ldr	r3, [sp, #36]	; 0x24
   552f0:	str	r5, [sp, #144]	; 0x90
   552f4:	bl	28f0c <fputs@plt+0x17d9c>
   552f8:	cmp	r8, #0
   552fc:	beq	55544 <fputs@plt+0x443d4>
   55300:	mov	r1, fp
   55304:	mov	r0, sl
   55308:	bl	36670 <fputs@plt+0x25500>
   5530c:	mvn	r2, #5
   55310:	ldr	r3, [r8]
   55314:	mov	r1, #57	; 0x39
   55318:	add	r3, r3, #2
   5531c:	stmib	sp, {r0, r2}
   55320:	mov	r2, #0
   55324:	str	r2, [sp]
   55328:	mov	r0, r4
   5532c:	mov	r2, r5
   55330:	bl	2902c <fputs@plt+0x17ebc>
   55334:	str	r8, [sp, #156]	; 0x9c
   55338:	cmp	r6, #0
   5533c:	beq	55364 <fputs@plt+0x441f4>
   55340:	mov	r3, #0
   55344:	mov	r2, r6
   55348:	mov	r1, #57	; 0x39
   5534c:	mov	r0, r4
   55350:	bl	29404 <fputs@plt+0x18294>
   55354:	ldr	r3, [fp, #8]
   55358:	orr	r3, r3, #16
   5535c:	str	r3, [fp, #8]
   55360:	str	r0, [fp, #20]
   55364:	ldr	r2, [sp, #28]
   55368:	mov	r3, #0
   5536c:	str	r3, [fp, #44]	; 0x2c
   55370:	ldr	r1, [sp, #28]
   55374:	str	r3, [r2, #52]	; 0x34
   55378:	mov	r0, sl
   5537c:	add	r2, sp, #140	; 0x8c
   55380:	bl	4ed20 <fputs@plt+0x3dbb0>
   55384:	ldr	r3, [sp, #28]
   55388:	str	fp, [r3, #52]	; 0x34
   5538c:	cmp	r0, #0
   55390:	bne	5549c <fputs@plt+0x4432c>
   55394:	mov	r3, r7
   55398:	mov	r2, r5
   5539c:	mov	r1, #108	; 0x6c
   553a0:	mov	r0, r4
   553a4:	bl	29404 <fputs@plt+0x18294>
   553a8:	ldr	r2, [sp, #40]	; 0x28
   553ac:	mov	r1, #104	; 0x68
   553b0:	mov	r6, r0
   553b4:	mov	r0, r4
   553b8:	bl	293a0 <fputs@plt+0x18230>
   553bc:	cmp	r8, #0
   553c0:	beq	5555c <fputs@plt+0x443ec>
   553c4:	ldr	r3, [r8]
   553c8:	ldr	r2, [sp, #36]	; 0x24
   553cc:	add	r3, r3, #1
   553d0:	str	r2, [sp]
   553d4:	mov	r1, #47	; 0x2f
   553d8:	mov	r2, r5
   553dc:	mov	r0, r4
   553e0:	bl	28f0c <fputs@plt+0x17d9c>
   553e4:	mov	r2, r5
   553e8:	mov	r1, #95	; 0x5f
   553ec:	mov	r0, r4
   553f0:	bl	293a0 <fputs@plt+0x18230>
   553f4:	ldr	r0, [r4, #24]
   553f8:	bl	28e04 <fputs@plt+0x17c94>
   553fc:	ldr	r1, [sp, #64]	; 0x40
   55400:	mov	r2, r0
   55404:	mov	r5, r0
   55408:	mov	r0, r4
   5540c:	bl	295c8 <fputs@plt+0x18458>
   55410:	add	r3, sp, #100	; 0x64
   55414:	str	r3, [sp, #8]
   55418:	mov	r3, #0
   5541c:	str	r3, [sp, #4]
   55420:	str	r3, [sp]
   55424:	str	r7, [sp, #16]
   55428:	str	r5, [sp, #12]
   5542c:	ldr	r3, [sp, #40]	; 0x28
   55430:	ldr	r2, [fp]
   55434:	mov	r1, fp
   55438:	mov	r0, sl
   5543c:	bl	524b8 <fputs@plt+0x41348>
   55440:	ldr	r3, [sp, #48]	; 0x30
   55444:	cmp	r3, #0
   55448:	beq	55460 <fputs@plt+0x442f0>
   5544c:	mov	r3, r7
   55450:	ldr	r2, [sp, #48]	; 0x30
   55454:	mov	r1, #141	; 0x8d
   55458:	mov	r0, r4
   5545c:	bl	29404 <fputs@plt+0x18294>
   55460:	mov	r1, r5
   55464:	mov	r0, r4
   55468:	bl	16e4c <fputs@plt+0x5cdc>
   5546c:	ldr	r3, [fp, #8]
   55470:	ands	r3, r3, #8
   55474:	beq	55574 <fputs@plt+0x44404>
   55478:	ldr	r1, [pc, #3100]	; 5609c <fputs@plt+0x44f2c>
   5547c:	mov	r0, sl
   55480:	bl	319cc <fputs@plt+0x2085c>
   55484:	mov	r1, r6
   55488:	mov	r0, r4
   5548c:	bl	2956c <fputs@plt+0x183fc>
   55490:	mov	r1, r7
   55494:	mov	r0, r4
   55498:	bl	16e4c <fputs@plt+0x5cdc>
   5549c:	ldr	r1, [fp, #44]	; 0x2c
   554a0:	ldr	r0, [sl]
   554a4:	bl	1f07c <fputs@plt+0xdf0c>
   554a8:	ldr	r3, [sp, #56]	; 0x38
   554ac:	str	r8, [fp, #44]	; 0x2c
   554b0:	str	r3, [fp, #56]	; 0x38
   554b4:	ldr	r3, [sp, #60]	; 0x3c
   554b8:	str	r3, [fp, #60]	; 0x3c
   554bc:	mov	r3, #0
   554c0:	mov	r4, r3
   554c4:	str	r3, [sp, #40]	; 0x28
   554c8:	str	r3, [sp, #36]	; 0x24
   554cc:	str	r3, [sp, #28]
   554d0:	ldrb	r1, [fp, #4]
   554d4:	ldr	r2, [sp, #36]	; 0x24
   554d8:	mov	r0, sl
   554dc:	subs	r3, r1, #116	; 0x74
   554e0:	movne	r3, #1
   554e4:	str	r3, [sp]
   554e8:	ldr	r3, [sp, #40]	; 0x28
   554ec:	bl	395d4 <fputs@plt+0x28464>
   554f0:	ldr	r3, [fp, #8]
   554f4:	tst	r3, #16
   554f8:	beq	5519c <fputs@plt+0x4402c>
   554fc:	ldr	r3, [fp]
   55500:	mov	r2, #1
   55504:	ldr	r0, [sp, #32]
   55508:	ldr	r7, [r3]
   5550c:	mov	r1, r7
   55510:	bl	21970 <fputs@plt+0x10800>
   55514:	subs	r5, r0, #0
   55518:	addne	r8, r5, #20
   5551c:	movne	r6, #0
   55520:	bne	56334 <fputs@plt+0x451c4>
   55524:	mov	r3, #7
   55528:	b	550cc <fputs@plt+0x43f5c>
   5552c:	add	r3, r3, #1
   55530:	b	5525c <fputs@plt+0x440ec>
   55534:	cmp	r8, #0
   55538:	movne	r3, #7
   5553c:	moveq	r3, #5
   55540:	b	552b0 <fputs@plt+0x44140>
   55544:	ldr	r3, [sp, #44]	; 0x2c
   55548:	mov	r2, r5
   5554c:	mov	r1, #57	; 0x39
   55550:	mov	r0, r4
   55554:	bl	29404 <fputs@plt+0x18294>
   55558:	b	55338 <fputs@plt+0x441c8>
   5555c:	ldr	r3, [sp, #36]	; 0x24
   55560:	mov	r2, r5
   55564:	mov	r1, #102	; 0x66
   55568:	mov	r0, r4
   5556c:	bl	29404 <fputs@plt+0x18294>
   55570:	b	553e4 <fputs@plt+0x44274>
   55574:	str	r3, [fp, #48]	; 0x30
   55578:	add	r2, sp, #140	; 0x8c
   5557c:	mov	r1, fp
   55580:	mov	r0, sl
   55584:	bl	4ed20 <fputs@plt+0x3dbb0>
   55588:	ldr	r3, [sp, #28]
   5558c:	str	r3, [fp, #48]	; 0x30
   55590:	b	55484 <fputs@plt+0x44314>
   55594:	ldr	r4, [fp, #44]	; 0x2c
   55598:	cmp	r4, #0
   5559c:	beq	55d3c <fputs@plt+0x44bcc>
   555a0:	ldr	r4, [sl, #8]
   555a4:	ldr	r3, [sl]
   555a8:	ldr	r0, [r4, #24]
   555ac:	str	r3, [sp, #44]	; 0x2c
   555b0:	bl	28e04 <fputs@plt+0x17c94>
   555b4:	str	r0, [sp, #32]
   555b8:	ldr	r0, [r4, #24]
   555bc:	bl	28e04 <fputs@plt+0x17c94>
   555c0:	ldrb	r3, [fp, #4]
   555c4:	ldr	r5, [fp, #44]	; 0x2c
   555c8:	str	r3, [sp, #36]	; 0x24
   555cc:	ldr	r3, [fp, #48]	; 0x30
   555d0:	str	r3, [sp, #28]
   555d4:	ldr	r3, [r5]
   555d8:	str	r3, [sp, #40]	; 0x28
   555dc:	ldr	r3, [sp, #36]	; 0x24
   555e0:	cmp	r3, #116	; 0x74
   555e4:	str	r0, [sp, #56]	; 0x38
   555e8:	beq	5561c <fputs@plt+0x444ac>
   555ec:	mov	r6, r7
   555f0:	mov	r9, #1
   555f4:	mov	r7, #132	; 0x84
   555f8:	mov	r8, #20
   555fc:	ldr	r3, [sp, #44]	; 0x2c
   55600:	ldrb	r3, [r3, #69]	; 0x45
   55604:	cmp	r3, #0
   55608:	bne	5561c <fputs@plt+0x444ac>
   5560c:	ldr	r2, [fp]
   55610:	ldr	r2, [r2]
   55614:	cmp	r9, r2
   55618:	ble	55c08 <fputs@plt+0x44a98>
   5561c:	ldr	r3, [sp, #40]	; 0x28
   55620:	ldr	r0, [sp, #44]	; 0x2c
   55624:	add	r2, r3, #1
   55628:	mov	r3, #0
   5562c:	lsl	r2, r2, #2
   55630:	bl	1f8dc <fputs@plt+0xe76c>
   55634:	subs	r3, r0, #0
   55638:	str	r3, [sp, #60]	; 0x3c
   5563c:	ldreq	r3, [sp, #60]	; 0x3c
   55640:	streq	r3, [sp, #80]	; 0x50
   55644:	beq	55674 <fputs@plt+0x44504>
   55648:	ldr	r2, [sp, #40]	; 0x28
   5564c:	str	r2, [r3]
   55650:	ldr	r2, [r5, #4]
   55654:	mov	r3, #1
   55658:	ldr	r1, [sp, #40]	; 0x28
   5565c:	cmp	r1, r3
   55660:	bge	55c8c <fputs@plt+0x44b1c>
   55664:	mov	r1, fp
   55668:	mov	r0, sl
   5566c:	bl	36670 <fputs@plt+0x25500>
   55670:	str	r0, [sp, #80]	; 0x50
   55674:	str	r5, [fp, #44]	; 0x2c
   55678:	mov	r2, #0
   5567c:	mov	r1, r5
   55680:	ldr	r0, [sl]
   55684:	bl	22a10 <fputs@plt+0x118a0>
   55688:	ldr	r3, [sp, #28]
   5568c:	str	r0, [r3, #44]	; 0x2c
   55690:	ldr	r3, [sp, #36]	; 0x24
   55694:	cmp	r3, #116	; 0x74
   55698:	moveq	r8, #0
   5569c:	streq	r8, [sp, #64]	; 0x40
   556a0:	beq	556fc <fputs@plt+0x4458c>
   556a4:	ldr	r3, [fp]
   556a8:	ldr	r2, [sl, #76]	; 0x4c
   556ac:	mov	r1, #22
   556b0:	ldr	r6, [r3]
   556b4:	add	r3, r2, #1
   556b8:	str	r3, [sp, #64]	; 0x40
   556bc:	add	r3, r6, #1
   556c0:	add	r3, r3, r2
   556c4:	str	r3, [sl, #76]	; 0x4c
   556c8:	mov	r2, #0
   556cc:	ldr	r3, [sp, #64]	; 0x40
   556d0:	mov	r0, r4
   556d4:	bl	29404 <fputs@plt+0x18294>
   556d8:	mov	r2, #1
   556dc:	mov	r1, r6
   556e0:	ldr	r0, [sp, #44]	; 0x2c
   556e4:	bl	21970 <fputs@plt+0x10800>
   556e8:	subs	r8, r0, #0
   556ec:	movne	r5, #0
   556f0:	addne	r7, r8, #20
   556f4:	movne	r9, r5
   556f8:	bne	55cc8 <fputs@plt+0x44b58>
   556fc:	ldr	r2, [sp, #28]
   55700:	mov	r3, #0
   55704:	str	r3, [fp, #48]	; 0x30
   55708:	mov	r1, fp
   5570c:	str	r3, [r2, #52]	; 0x34
   55710:	mov	r0, sl
   55714:	ldr	r3, [pc, #2436]	; 560a0 <fputs@plt+0x44f30>
   55718:	ldr	r2, [fp, #44]	; 0x2c
   5571c:	bl	373b0 <fputs@plt+0x26240>
   55720:	ldr	r3, [sp, #28]
   55724:	ldr	r3, [r3, #48]	; 0x30
   55728:	cmp	r3, #0
   5572c:	bne	55748 <fputs@plt+0x445d8>
   55730:	ldr	r2, [sp, #28]
   55734:	ldr	r3, [pc, #2404]	; 560a0 <fputs@plt+0x44f30>
   55738:	ldr	r1, [sp, #28]
   5573c:	ldr	r2, [r2, #44]	; 0x2c
   55740:	mov	r0, sl
   55744:	bl	373b0 <fputs@plt+0x26240>
   55748:	ldr	r2, [sp, #32]
   5574c:	mov	r1, fp
   55750:	mov	r0, sl
   55754:	bl	51d08 <fputs@plt+0x40b98>
   55758:	ldr	r2, [fp, #12]
   5575c:	ldr	r3, [sp, #36]	; 0x24
   55760:	adds	r7, r2, #0
   55764:	movne	r7, #1
   55768:	cmp	r3, #116	; 0x74
   5576c:	movne	r7, #0
   55770:	cmp	r7, #0
   55774:	moveq	r9, r7
   55778:	beq	557bc <fputs@plt+0x4464c>
   5577c:	ldr	r7, [sl, #76]	; 0x4c
   55780:	ldr	r3, [fp, #16]
   55784:	add	r9, r7, #1
   55788:	cmp	r3, #0
   5578c:	add	r7, r7, #2
   55790:	addne	r2, r3, #1
   55794:	mov	r1, #30
   55798:	mov	r3, r9
   5579c:	str	r7, [sl, #76]	; 0x4c
   557a0:	mov	r0, r4
   557a4:	bl	29404 <fputs@plt+0x18294>
   557a8:	mov	r3, r7
   557ac:	mov	r2, r9
   557b0:	mov	r1, #30
   557b4:	mov	r0, r4
   557b8:	bl	29404 <fputs@plt+0x18294>
   557bc:	mov	r5, #0
   557c0:	ldr	r1, [fp, #56]	; 0x38
   557c4:	ldr	r0, [sp, #44]	; 0x2c
   557c8:	bl	1eff8 <fputs@plt+0xde88>
   557cc:	ldr	r1, [fp, #60]	; 0x3c
   557d0:	ldr	r0, [sp, #44]	; 0x2c
   557d4:	str	r5, [fp, #56]	; 0x38
   557d8:	bl	1eff8 <fputs@plt+0xde88>
   557dc:	ldr	r3, [sl, #76]	; 0x4c
   557e0:	str	r5, [fp, #60]	; 0x3c
   557e4:	add	r2, r3, #2
   557e8:	add	r6, r3, #1
   557ec:	str	r2, [sp, #48]	; 0x30
   557f0:	add	r2, r3, #3
   557f4:	add	r3, r3, #4
   557f8:	str	r3, [sl, #76]	; 0x4c
   557fc:	str	r3, [sp, #68]	; 0x44
   55800:	mov	r3, #13
   55804:	strb	r3, [sp, #140]	; 0x8c
   55808:	strb	r3, [sp, #120]	; 0x78
   5580c:	ldr	r3, [sp, #48]	; 0x30
   55810:	strb	r5, [sp, #141]	; 0x8d
   55814:	str	r3, [sp, #144]	; 0x90
   55818:	str	r5, [sp, #148]	; 0x94
   5581c:	str	r5, [sp, #152]	; 0x98
   55820:	ldr	r3, [r4, #32]
   55824:	str	r2, [sp, #72]	; 0x48
   55828:	add	r3, r3, #1
   5582c:	str	r3, [sp]
   55830:	mov	r2, r6
   55834:	mov	r3, r5
   55838:	mov	r1, #16
   5583c:	mov	r0, r4
   55840:	str	r6, [sp, #124]	; 0x7c
   55844:	strb	r5, [sp, #121]	; 0x79
   55848:	str	r5, [sp, #128]	; 0x80
   5584c:	str	r5, [sp, #132]	; 0x84
   55850:	bl	28f0c <fputs@plt+0x17d9c>
   55854:	ldr	r3, [sp, #28]
   55858:	add	r2, sp, #120	; 0x78
   5585c:	ldr	r1, [sp, #28]
   55860:	str	r9, [r3, #12]
   55864:	ldr	r3, [sl, #472]	; 0x1d8
   55868:	str	r3, [sp, #84]	; 0x54
   5586c:	str	r0, [sp, #76]	; 0x4c
   55870:	mov	r0, sl
   55874:	bl	4ed20 <fputs@plt+0x3dbb0>
   55878:	mov	r1, r6
   5587c:	mov	r0, r4
   55880:	bl	293dc <fputs@plt+0x1826c>
   55884:	ldr	r3, [sp, #76]	; 0x4c
   55888:	mov	r0, r4
   5588c:	mov	r1, r3
   55890:	bl	1e06c <fputs@plt+0xcefc>
   55894:	ldr	r3, [r4, #32]
   55898:	ldr	r2, [sp, #48]	; 0x30
   5589c:	add	r3, r3, #1
   558a0:	str	r3, [sp]
   558a4:	mov	r1, #16
   558a8:	mov	r3, r5
   558ac:	mov	r0, r4
   558b0:	bl	28f0c <fputs@plt+0x17d9c>
   558b4:	ldr	r3, [fp, #12]
   558b8:	ldr	r9, [fp, #16]
   558bc:	str	r3, [sp, #76]	; 0x4c
   558c0:	ldr	r3, [sl, #472]	; 0x1d8
   558c4:	add	r2, sp, #140	; 0x8c
   558c8:	str	r7, [fp, #12]
   558cc:	mov	r1, fp
   558d0:	str	r5, [fp, #16]
   558d4:	str	r3, [sp, #92]	; 0x5c
   558d8:	str	r0, [sp, #88]	; 0x58
   558dc:	mov	r0, sl
   558e0:	bl	4ed20 <fputs@plt+0x3dbb0>
   558e4:	ldr	r3, [sp, #76]	; 0x4c
   558e8:	ldr	r1, [sp, #48]	; 0x30
   558ec:	str	r3, [fp, #12]
   558f0:	mov	r0, r4
   558f4:	str	r9, [fp, #16]
   558f8:	bl	293dc <fputs@plt+0x1826c>
   558fc:	ldr	r3, [sp, #32]
   55900:	str	r8, [sp, #8]
   55904:	str	r3, [sp, #12]
   55908:	ldr	r3, [sp, #64]	; 0x40
   5590c:	add	r2, sp, #120	; 0x78
   55910:	str	r3, [sp, #4]
   55914:	ldr	r3, [sp, #72]	; 0x48
   55918:	mov	r1, fp
   5591c:	str	r3, [sp]
   55920:	mov	r0, sl
   55924:	ldr	r3, [sp, #52]	; 0x34
   55928:	bl	29634 <fputs@plt+0x184c4>
   5592c:	ldr	r3, [sp, #36]	; 0x24
   55930:	sub	r3, r3, #115	; 0x73
   55934:	cmp	r3, #1
   55938:	str	r3, [sp, #76]	; 0x4c
   5593c:	mov	r7, r0
   55940:	bhi	55978 <fputs@plt+0x44808>
   55944:	ldr	r3, [sp, #32]
   55948:	str	r8, [sp, #8]
   5594c:	str	r3, [sp, #12]
   55950:	ldr	r3, [sp, #64]	; 0x40
   55954:	add	r2, sp, #140	; 0x8c
   55958:	str	r3, [sp, #4]
   5595c:	ldr	r3, [sp, #68]	; 0x44
   55960:	mov	r1, fp
   55964:	str	r3, [sp]
   55968:	mov	r0, sl
   5596c:	ldr	r3, [sp, #52]	; 0x34
   55970:	bl	29634 <fputs@plt+0x184c4>
   55974:	mov	r5, r0
   55978:	mov	r0, r8
   5597c:	bl	1e3a8 <fputs@plt+0xd238>
   55980:	ldr	r3, [sp, #36]	; 0x24
   55984:	sub	r3, r3, #117	; 0x75
   55988:	cmp	r3, #1
   5598c:	ldrls	r3, [sp, #32]
   55990:	strls	r3, [sp, #64]	; 0x40
   55994:	movls	r9, r3
   55998:	bls	559ec <fputs@plt+0x4487c>
   5599c:	mov	r3, r5
   559a0:	ldr	r2, [sp, #68]	; 0x44
   559a4:	mov	r1, #14
   559a8:	mov	r0, r4
   559ac:	bl	29404 <fputs@plt+0x18294>
   559b0:	ldr	r3, [sp, #32]
   559b4:	ldr	r2, [sp, #48]	; 0x30
   559b8:	mov	r1, #18
   559bc:	mov	r9, r0
   559c0:	mov	r0, r4
   559c4:	bl	29404 <fputs@plt+0x18294>
   559c8:	mov	r1, r9
   559cc:	str	r0, [sp, #64]	; 0x40
   559d0:	mov	r0, r4
   559d4:	bl	2956c <fputs@plt+0x183fc>
   559d8:	ldr	r3, [sp, #28]
   559dc:	ldrsh	r0, [fp, #6]
   559e0:	ldrsh	r1, [r3, #6]
   559e4:	bl	1b198 <fputs@plt+0xa028>
   559e8:	strh	r0, [fp, #6]
   559ec:	ldr	r3, [sp, #36]	; 0x24
   559f0:	cmp	r3, #118	; 0x76
   559f4:	bne	55cd4 <fputs@plt+0x44b64>
   559f8:	ldr	r3, [sp, #28]
   559fc:	ldrsh	r2, [fp, #6]
   55a00:	mov	r8, r9
   55a04:	ldrsh	r3, [r3, #6]
   55a08:	cmp	r2, r3
   55a0c:	strhgt	r3, [fp, #6]
   55a10:	mov	r3, r7
   55a14:	ldr	r2, [sp, #72]	; 0x48
   55a18:	mov	r1, #14
   55a1c:	mov	r0, r4
   55a20:	bl	29404 <fputs@plt+0x18294>
   55a24:	mov	r3, r9
   55a28:	mov	r2, r6
   55a2c:	mov	r1, #18
   55a30:	mov	r7, r0
   55a34:	mov	r0, r4
   55a38:	bl	29404 <fputs@plt+0x18294>
   55a3c:	ldr	r1, [sp, #56]	; 0x38
   55a40:	mov	r0, r4
   55a44:	bl	2956c <fputs@plt+0x183fc>
   55a48:	ldr	r3, [sp, #36]	; 0x24
   55a4c:	cmp	r3, #116	; 0x74
   55a50:	moveq	r9, r7
   55a54:	beq	55a8c <fputs@plt+0x4491c>
   55a58:	cmp	r3, #118	; 0x76
   55a5c:	moveq	r9, r7
   55a60:	addeq	r7, r7, #1
   55a64:	beq	55a8c <fputs@plt+0x4491c>
   55a68:	mov	r3, r9
   55a6c:	mov	r1, #18
   55a70:	mov	r2, r6
   55a74:	mov	r0, r4
   55a78:	bl	29404 <fputs@plt+0x18294>
   55a7c:	ldr	r1, [sp, #56]	; 0x38
   55a80:	mov	r9, r0
   55a84:	mov	r0, r4
   55a88:	bl	2956c <fputs@plt+0x183fc>
   55a8c:	ldr	r3, [r4, #32]
   55a90:	str	r3, [sp, #36]	; 0x24
   55a94:	ldr	r3, [sp, #76]	; 0x4c
   55a98:	cmp	r3, #1
   55a9c:	bhi	55ab4 <fputs@plt+0x44944>
   55aa0:	mov	r3, r5
   55aa4:	ldr	r2, [sp, #68]	; 0x44
   55aa8:	mov	r1, #14
   55aac:	mov	r0, r4
   55ab0:	bl	29404 <fputs@plt+0x18294>
   55ab4:	mov	r3, r8
   55ab8:	ldr	r2, [sp, #48]	; 0x30
   55abc:	mov	r1, #18
   55ac0:	mov	r0, r4
   55ac4:	bl	29404 <fputs@plt+0x18294>
   55ac8:	ldr	r1, [sp, #56]	; 0x38
   55acc:	mov	r0, r4
   55ad0:	bl	2956c <fputs@plt+0x183fc>
   55ad4:	ldr	r1, [sp, #88]	; 0x58
   55ad8:	mov	r0, r4
   55adc:	bl	1e06c <fputs@plt+0xcefc>
   55ae0:	ldr	r3, [sp, #64]	; 0x40
   55ae4:	mov	r2, r6
   55ae8:	mov	r1, #18
   55aec:	mov	r0, r4
   55af0:	bl	29404 <fputs@plt+0x18294>
   55af4:	mov	r3, r8
   55af8:	ldr	r2, [sp, #48]	; 0x30
   55afc:	mov	r1, #18
   55b00:	mov	r0, r4
   55b04:	bl	29404 <fputs@plt+0x18294>
   55b08:	ldr	r1, [sp, #56]	; 0x38
   55b0c:	mov	r0, r4
   55b10:	bl	16e4c <fputs@plt+0x5cdc>
   55b14:	mvn	r3, #14
   55b18:	str	r3, [sp, #8]
   55b1c:	ldr	r3, [sp, #60]	; 0x3c
   55b20:	mov	r1, #41	; 0x29
   55b24:	str	r3, [sp, #4]
   55b28:	mov	r3, #0
   55b2c:	mov	r2, r3
   55b30:	str	r3, [sp]
   55b34:	mov	r0, r4
   55b38:	bl	2902c <fputs@plt+0x17ebc>
   55b3c:	mvn	r3, #5
   55b40:	str	r3, [sp, #8]
   55b44:	ldr	r3, [sp, #80]	; 0x50
   55b48:	ldr	r2, [sp, #128]	; 0x80
   55b4c:	str	r3, [sp, #4]
   55b50:	ldr	r3, [sp, #40]	; 0x28
   55b54:	mov	r1, #42	; 0x2a
   55b58:	str	r3, [sp]
   55b5c:	mov	r0, r4
   55b60:	ldr	r3, [sp, #148]	; 0x94
   55b64:	bl	2902c <fputs@plt+0x17ebc>
   55b68:	mov	r1, #1
   55b6c:	mov	r0, r4
   55b70:	bl	1bd68 <fputs@plt+0xabf8>
   55b74:	ldr	r3, [sp, #36]	; 0x24
   55b78:	mov	r2, r7
   55b7c:	str	r3, [sp]
   55b80:	mov	r1, #43	; 0x2b
   55b84:	mov	r3, r9
   55b88:	mov	r0, r4
   55b8c:	bl	28f0c <fputs@plt+0x17d9c>
   55b90:	ldr	r1, [sp, #32]
   55b94:	mov	r0, r4
   55b98:	bl	16e4c <fputs@plt+0x5cdc>
   55b9c:	ldr	r3, [sp, #52]	; 0x34
   55ba0:	ldrb	r3, [r3]
   55ba4:	cmp	r3, #9
   55ba8:	ldreq	r3, [sp, #28]
   55bac:	beq	55d14 <fputs@plt+0x44ba4>
   55bb0:	ldr	r1, [fp, #48]	; 0x30
   55bb4:	cmp	r1, #0
   55bb8:	beq	55bc4 <fputs@plt+0x44a54>
   55bbc:	ldr	r0, [sp, #44]	; 0x2c
   55bc0:	bl	1eff0 <fputs@plt+0xde80>
   55bc4:	ldr	r3, [sp, #28]
   55bc8:	ldr	r2, [sp, #84]	; 0x54
   55bcc:	str	r3, [fp, #48]	; 0x30
   55bd0:	str	fp, [r3, #52]	; 0x34
   55bd4:	mov	r3, #0
   55bd8:	ldrb	r1, [fp, #4]
   55bdc:	mov	r0, sl
   55be0:	str	r3, [sp]
   55be4:	ldr	r3, [sp, #92]	; 0x5c
   55be8:	bl	395d4 <fputs@plt+0x28464>
   55bec:	ldr	r3, [sl, #68]	; 0x44
   55bf0:	adds	r3, r3, #0
   55bf4:	movne	r3, #1
   55bf8:	str	r3, [sp, #28]
   55bfc:	ldr	r0, [sp, #28]
   55c00:	add	sp, sp, #164	; 0xa4
   55c04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   55c08:	ldr	r2, [r5, #4]
   55c0c:	ldr	r1, [sp, #40]	; 0x28
   55c10:	cmp	r3, r1
   55c14:	blt	55c74 <fputs@plt+0x44b04>
   55c18:	bne	55c6c <fputs@plt+0x44afc>
   55c1c:	mov	r2, r6
   55c20:	mov	r1, r7
   55c24:	ldr	r0, [sp, #44]	; 0x2c
   55c28:	bl	1fdf8 <fputs@plt+0xec88>
   55c2c:	subs	r2, r0, #0
   55c30:	beq	55d34 <fputs@plt+0x44bc4>
   55c34:	ldr	r3, [r2, #4]
   55c38:	mov	r1, r5
   55c3c:	orr	r3, r3, #1024	; 0x400
   55c40:	stmib	r2, {r3, r9}
   55c44:	ldr	r0, [sl]
   55c48:	bl	2a544 <fputs@plt+0x193d4>
   55c4c:	subs	r5, r0, #0
   55c50:	beq	55c6c <fputs@plt+0x44afc>
   55c54:	ldr	r2, [sp, #40]	; 0x28
   55c58:	ldr	r3, [r5, #4]
   55c5c:	mla	r3, r8, r2, r3
   55c60:	strh	r9, [r3, #16]
   55c64:	add	r3, r2, #1
   55c68:	str	r3, [sp, #40]	; 0x28
   55c6c:	add	r9, r9, #1
   55c70:	b	555fc <fputs@plt+0x4448c>
   55c74:	ldrh	r1, [r2, #16]
   55c78:	cmp	r1, r9
   55c7c:	beq	55c6c <fputs@plt+0x44afc>
   55c80:	add	r3, r3, #1
   55c84:	add	r2, r2, #20
   55c88:	b	55c0c <fputs@plt+0x44a9c>
   55c8c:	ldrh	r1, [r2, #16]
   55c90:	ldr	r0, [sp, #60]	; 0x3c
   55c94:	add	r2, r2, #20
   55c98:	sub	r1, r1, #1
   55c9c:	str	r1, [r0, r3, lsl #2]
   55ca0:	add	r3, r3, #1
   55ca4:	b	55658 <fputs@plt+0x444e8>
   55ca8:	mov	r2, r5
   55cac:	mov	r1, fp
   55cb0:	mov	r0, sl
   55cb4:	bl	35e18 <fputs@plt+0x24ca8>
   55cb8:	ldr	r3, [r8, #16]
   55cbc:	str	r0, [r7], #4
   55cc0:	strb	r9, [r3, r5]
   55cc4:	add	r5, r5, #1
   55cc8:	cmp	r6, r5
   55ccc:	bgt	55ca8 <fputs@plt+0x44b38>
   55cd0:	b	556fc <fputs@plt+0x4458c>
   55cd4:	mov	r3, r7
   55cd8:	ldr	r2, [sp, #72]	; 0x48
   55cdc:	mov	r1, #14
   55ce0:	mov	r0, r4
   55ce4:	bl	29404 <fputs@plt+0x18294>
   55ce8:	ldr	r3, [sp, #32]
   55cec:	mov	r2, r6
   55cf0:	mov	r1, #18
   55cf4:	mov	r8, r0
   55cf8:	mov	r0, r4
   55cfc:	bl	29404 <fputs@plt+0x18294>
   55d00:	mov	r1, r8
   55d04:	mov	r0, r4
   55d08:	bl	2956c <fputs@plt+0x183fc>
   55d0c:	b	55a10 <fputs@plt+0x448a0>
   55d10:	mov	r3, r2
   55d14:	ldr	r2, [r3, #48]	; 0x30
   55d18:	cmp	r2, #0
   55d1c:	bne	55d10 <fputs@plt+0x44ba0>
   55d20:	ldr	r2, [r3]
   55d24:	ldr	r1, [r3, #28]
   55d28:	mov	r0, sl
   55d2c:	bl	39050 <fputs@plt+0x27ee0>
   55d30:	b	55bb0 <fputs@plt+0x44a40>
   55d34:	mov	r3, #7
   55d38:	b	55bf8 <fputs@plt+0x44a88>
   55d3c:	ldrb	r3, [fp, #4]
   55d40:	cmp	r3, #116	; 0x74
   55d44:	beq	55f5c <fputs@plt+0x44dec>
   55d48:	cmp	r3, #117	; 0x75
   55d4c:	beq	55d58 <fputs@plt+0x44be8>
   55d50:	cmp	r3, #115	; 0x73
   55d54:	bne	560c8 <fputs@plt+0x44f58>
   55d58:	ldrb	r3, [sp, #100]	; 0x64
   55d5c:	cmp	r3, #1
   55d60:	ldreq	r5, [sp, #104]	; 0x68
   55d64:	beq	55da8 <fputs@plt+0x44c38>
   55d68:	ldr	r5, [sl, #72]	; 0x48
   55d6c:	mov	r1, #57	; 0x39
   55d70:	add	r3, r5, #1
   55d74:	str	r3, [sl, #72]	; 0x48
   55d78:	mov	r2, r5
   55d7c:	mov	r3, #0
   55d80:	mov	r0, r9
   55d84:	bl	29404 <fputs@plt+0x18294>
   55d88:	mov	r3, fp
   55d8c:	str	r0, [fp, #20]
   55d90:	ldr	r2, [r3, #52]	; 0x34
   55d94:	cmp	r2, #0
   55d98:	bne	56084 <fputs@plt+0x44f14>
   55d9c:	ldr	r2, [r3, #8]
   55da0:	orr	r2, r2, #16
   55da4:	str	r2, [r3, #8]
   55da8:	mov	r3, #1
   55dac:	strb	r3, [sp, #140]	; 0x8c
   55db0:	ldr	r3, [sl, #472]	; 0x1d8
   55db4:	mov	r7, #0
   55db8:	add	r2, sp, #140	; 0x8c
   55dbc:	mov	r1, r6
   55dc0:	mov	r0, sl
   55dc4:	str	r3, [sp, #36]	; 0x24
   55dc8:	str	r5, [sp, #144]	; 0x90
   55dcc:	strb	r7, [sp, #141]	; 0x8d
   55dd0:	str	r7, [sp, #148]	; 0x94
   55dd4:	str	r7, [sp, #152]	; 0x98
   55dd8:	bl	4ed20 <fputs@plt+0x3dbb0>
   55ddc:	subs	r3, r0, #0
   55de0:	str	r3, [sp, #28]
   55de4:	movne	r4, r7
   55de8:	bne	5519c <fputs@plt+0x4402c>
   55dec:	ldrb	r3, [fp, #4]
   55df0:	ldr	r2, [fp, #60]	; 0x3c
   55df4:	str	r0, [fp, #48]	; 0x30
   55df8:	cmp	r3, #117	; 0x75
   55dfc:	moveq	r3, #2
   55e00:	movne	r3, #1
   55e04:	strb	r3, [sp, #140]	; 0x8c
   55e08:	ldr	r3, [sl, #472]	; 0x1d8
   55e0c:	ldr	r8, [fp, #56]	; 0x38
   55e10:	str	r2, [sp, #44]	; 0x2c
   55e14:	str	r0, [fp, #56]	; 0x38
   55e18:	str	r0, [fp, #60]	; 0x3c
   55e1c:	add	r2, sp, #140	; 0x8c
   55e20:	mov	r1, fp
   55e24:	mov	r0, sl
   55e28:	str	r3, [sp, #40]	; 0x28
   55e2c:	bl	4ed20 <fputs@plt+0x3dbb0>
   55e30:	ldr	r1, [fp, #44]	; 0x2c
   55e34:	str	r0, [sp, #28]
   55e38:	ldr	r0, [sp, #32]
   55e3c:	bl	1f07c <fputs@plt+0xdf0c>
   55e40:	ldrb	r3, [fp, #4]
   55e44:	ldr	r4, [fp, #48]	; 0x30
   55e48:	str	r7, [fp, #44]	; 0x2c
   55e4c:	cmp	r3, #115	; 0x73
   55e50:	str	r6, [fp, #48]	; 0x30
   55e54:	bne	55e68 <fputs@plt+0x44cf8>
   55e58:	ldrsh	r1, [r6, #6]
   55e5c:	ldrsh	r0, [fp, #6]
   55e60:	bl	1b198 <fputs@plt+0xa028>
   55e64:	strh	r0, [fp, #6]
   55e68:	ldr	r1, [fp, #56]	; 0x38
   55e6c:	ldr	r0, [sp, #32]
   55e70:	bl	1eff8 <fputs@plt+0xde88>
   55e74:	ldr	r3, [sp, #44]	; 0x2c
   55e78:	str	r8, [fp, #56]	; 0x38
   55e7c:	str	r3, [fp, #60]	; 0x3c
   55e80:	mov	r3, #0
   55e84:	str	r3, [fp, #12]
   55e88:	str	r3, [fp, #16]
   55e8c:	ldrb	r3, [sp, #100]	; 0x64
   55e90:	cmp	r3, #1
   55e94:	beq	554d0 <fputs@plt+0x44360>
   55e98:	cmp	r3, #9
   55e9c:	moveq	r3, fp
   55ea0:	beq	560a8 <fputs@plt+0x44f38>
   55ea4:	ldr	r0, [r9, #24]
   55ea8:	bl	28e04 <fputs@plt+0x17c94>
   55eac:	mov	r7, #0
   55eb0:	mov	r6, r0
   55eb4:	ldr	r0, [r9, #24]
   55eb8:	bl	28e04 <fputs@plt+0x17c94>
   55ebc:	mov	r2, r6
   55ec0:	mov	r1, fp
   55ec4:	mov	r8, r0
   55ec8:	mov	r0, sl
   55ecc:	bl	51d08 <fputs@plt+0x40b98>
   55ed0:	mov	r3, r6
   55ed4:	mov	r2, r5
   55ed8:	mov	r1, #108	; 0x6c
   55edc:	mov	r0, r9
   55ee0:	bl	29404 <fputs@plt+0x18294>
   55ee4:	ldr	r3, [r9, #32]
   55ee8:	str	r6, [sp, #16]
   55eec:	str	r3, [sp, #44]	; 0x2c
   55ef0:	add	r3, sp, #100	; 0x64
   55ef4:	str	r3, [sp, #8]
   55ef8:	str	r8, [sp, #12]
   55efc:	str	r7, [sp, #4]
   55f00:	str	r7, [sp]
   55f04:	mov	r3, r5
   55f08:	ldr	r2, [fp]
   55f0c:	mov	r1, fp
   55f10:	mov	r0, sl
   55f14:	bl	524b8 <fputs@plt+0x41348>
   55f18:	mov	r1, r8
   55f1c:	mov	r0, r9
   55f20:	bl	16e4c <fputs@plt+0x5cdc>
   55f24:	ldr	r3, [sp, #44]	; 0x2c
   55f28:	mov	r2, r5
   55f2c:	mov	r1, #7
   55f30:	mov	r0, r9
   55f34:	bl	29404 <fputs@plt+0x18294>
   55f38:	mov	r1, r6
   55f3c:	mov	r0, r9
   55f40:	bl	16e4c <fputs@plt+0x5cdc>
   55f44:	mov	r3, r7
   55f48:	mov	r2, r5
   55f4c:	mov	r1, #61	; 0x3d
   55f50:	mov	r0, r9
   55f54:	bl	29404 <fputs@plt+0x18294>
   55f58:	b	554d0 <fputs@plt+0x44360>
   55f5c:	ldr	r3, [fp, #12]
   55f60:	add	r2, sp, #100	; 0x64
   55f64:	str	r3, [r6, #12]
   55f68:	ldr	r3, [fp, #16]
   55f6c:	mov	r1, r6
   55f70:	str	r3, [r6, #16]
   55f74:	ldr	r3, [fp, #56]	; 0x38
   55f78:	mov	r0, sl
   55f7c:	str	r3, [r6, #56]	; 0x38
   55f80:	ldr	r3, [fp, #60]	; 0x3c
   55f84:	str	r3, [r6, #60]	; 0x3c
   55f88:	ldr	r3, [sl, #472]	; 0x1d8
   55f8c:	str	r3, [sp, #36]	; 0x24
   55f90:	bl	4ed20 <fputs@plt+0x3dbb0>
   55f94:	str	r4, [fp, #56]	; 0x38
   55f98:	str	r4, [fp, #60]	; 0x3c
   55f9c:	subs	r3, r0, #0
   55fa0:	str	r3, [sp, #28]
   55fa4:	bne	5519c <fputs@plt+0x4402c>
   55fa8:	ldr	r5, [r6, #12]
   55fac:	str	r3, [fp, #48]	; 0x30
   55fb0:	ldr	r3, [r6, #16]
   55fb4:	cmp	r5, #0
   55fb8:	str	r5, [fp, #12]
   55fbc:	str	r3, [fp, #16]
   55fc0:	beq	55ffc <fputs@plt+0x44e8c>
   55fc4:	mov	r2, r5
   55fc8:	mov	r1, #46	; 0x2e
   55fcc:	mov	r0, r9
   55fd0:	bl	293a0 <fputs@plt+0x18230>
   55fd4:	ldr	r3, [fp, #16]
   55fd8:	cmp	r3, #0
   55fdc:	mov	r5, r0
   55fe0:	beq	55ffc <fputs@plt+0x44e8c>
   55fe4:	str	r3, [sp]
   55fe8:	ldr	r2, [fp, #12]
   55fec:	add	r3, r3, #1
   55ff0:	mov	r1, #139	; 0x8b
   55ff4:	mov	r0, r9
   55ff8:	bl	28f0c <fputs@plt+0x17d9c>
   55ffc:	ldr	r3, [sl, #472]	; 0x1d8
   56000:	add	r2, sp, #100	; 0x64
   56004:	mov	r1, fp
   56008:	mov	r0, sl
   5600c:	str	r3, [sp, #40]	; 0x28
   56010:	bl	4ed20 <fputs@plt+0x3dbb0>
   56014:	ldrsh	r1, [r6, #6]
   56018:	ldr	r4, [fp, #48]	; 0x30
   5601c:	str	r6, [fp, #48]	; 0x30
   56020:	str	r0, [sp, #28]
   56024:	ldrsh	r0, [fp, #6]
   56028:	bl	1b198 <fputs@plt+0xa028>
   5602c:	strh	r0, [fp, #6]
   56030:	ldr	r0, [r6, #56]	; 0x38
   56034:	cmp	r0, #0
   56038:	beq	5606c <fputs@plt+0x44efc>
   5603c:	add	r1, sp, #140	; 0x8c
   56040:	bl	1c4e4 <fputs@plt+0xb374>
   56044:	cmp	r0, #0
   56048:	beq	5606c <fputs@plt+0x44efc>
   5604c:	ldr	r0, [sp, #140]	; 0x8c
   56050:	cmp	r0, #0
   56054:	ble	5606c <fputs@plt+0x44efc>
   56058:	asr	r1, r0, #31
   5605c:	bl	15960 <fputs@plt+0x47f0>
   56060:	ldrsh	r3, [fp, #6]
   56064:	cmp	r3, r0
   56068:	strhgt	r0, [fp, #6]
   5606c:	cmp	r5, #0
   56070:	beq	554d0 <fputs@plt+0x44360>
   56074:	mov	r1, r5
   56078:	mov	r0, r9
   5607c:	bl	1e06c <fputs@plt+0xcefc>
   56080:	b	554d0 <fputs@plt+0x44360>
   56084:	mov	r3, r2
   56088:	b	55d90 <fputs@plt+0x44c20>
   5608c:	andeq	r9, r7, r7, lsr r0
   56090:	strheq	r4, [r7], -r0
   56094:	ldrdeq	r8, [r7], -r6
   56098:	andeq	r9, r7, r7, rrx
   5609c:	muleq	r7, r4, r0
   560a0:	andeq	r8, r7, r8, lsl #6
   560a4:	mov	r3, r2
   560a8:	ldr	r2, [r3, #48]	; 0x30
   560ac:	cmp	r2, #0
   560b0:	bne	560a4 <fputs@plt+0x44f34>
   560b4:	ldr	r2, [r3]
   560b8:	ldr	r1, [r3, #28]
   560bc:	mov	r0, sl
   560c0:	bl	39050 <fputs@plt+0x27ee0>
   560c4:	b	55ea4 <fputs@plt+0x44d34>
   560c8:	ldr	r5, [sl, #72]	; 0x48
   560cc:	mov	r1, #57	; 0x39
   560d0:	add	r3, r5, #2
   560d4:	str	r3, [sl, #72]	; 0x48
   560d8:	mov	r2, r5
   560dc:	mov	r3, r4
   560e0:	mov	r0, r9
   560e4:	bl	29404 <fputs@plt+0x18294>
   560e8:	mov	r3, fp
   560ec:	str	r0, [fp, #20]
   560f0:	ldr	r4, [r3, #52]	; 0x34
   560f4:	cmp	r4, #0
   560f8:	bne	562e0 <fputs@plt+0x45170>
   560fc:	ldr	r2, [r3, #8]
   56100:	mov	r1, r6
   56104:	orr	r2, r2, #16
   56108:	str	r2, [r3, #8]
   5610c:	mov	r3, #1
   56110:	strb	r3, [sp, #140]	; 0x8c
   56114:	ldr	r3, [sl, #472]	; 0x1d8
   56118:	add	r2, sp, #140	; 0x8c
   5611c:	mov	r0, sl
   56120:	str	r3, [sp, #36]	; 0x24
   56124:	str	r5, [sp, #144]	; 0x90
   56128:	strb	r4, [sp, #141]	; 0x8d
   5612c:	str	r4, [sp, #148]	; 0x94
   56130:	str	r4, [sp, #152]	; 0x98
   56134:	bl	4ed20 <fputs@plt+0x3dbb0>
   56138:	subs	r3, r0, #0
   5613c:	str	r3, [sp, #28]
   56140:	bne	5519c <fputs@plt+0x4402c>
   56144:	add	r3, r5, #1
   56148:	str	r3, [sp, #48]	; 0x30
   5614c:	add	r2, r5, #1
   56150:	mov	r3, r0
   56154:	mov	r1, #57	; 0x39
   56158:	mov	r0, r9
   5615c:	bl	29404 <fputs@plt+0x18294>
   56160:	ldr	r3, [sp, #28]
   56164:	ldr	r8, [fp, #56]	; 0x38
   56168:	ldr	r7, [fp, #60]	; 0x3c
   5616c:	str	r3, [fp, #48]	; 0x30
   56170:	str	r3, [fp, #56]	; 0x38
   56174:	str	r3, [fp, #60]	; 0x3c
   56178:	add	r3, r5, #1
   5617c:	str	r3, [sp, #144]	; 0x90
   56180:	ldr	r3, [sl, #472]	; 0x1d8
   56184:	add	r2, sp, #140	; 0x8c
   56188:	mov	r1, fp
   5618c:	str	r3, [sp, #40]	; 0x28
   56190:	str	r0, [fp, #24]
   56194:	mov	r0, sl
   56198:	bl	4ed20 <fputs@plt+0x3dbb0>
   5619c:	ldrsh	r3, [r6, #6]
   561a0:	ldrsh	r2, [fp, #6]
   561a4:	ldr	r4, [fp, #48]	; 0x30
   561a8:	ldr	r1, [fp, #56]	; 0x38
   561ac:	cmp	r2, r3
   561b0:	strhgt	r3, [fp, #6]
   561b4:	str	r6, [fp, #48]	; 0x30
   561b8:	str	r0, [sp, #28]
   561bc:	ldr	r0, [sp, #32]
   561c0:	bl	1eff8 <fputs@plt+0xde88>
   561c4:	ldrb	r3, [sp, #100]	; 0x64
   561c8:	str	r8, [fp, #56]	; 0x38
   561cc:	str	r7, [fp, #60]	; 0x3c
   561d0:	cmp	r3, #9
   561d4:	moveq	r3, fp
   561d8:	beq	562ec <fputs@plt+0x4517c>
   561dc:	ldr	r0, [r9, #24]
   561e0:	bl	28e04 <fputs@plt+0x17c94>
   561e4:	mov	r6, #0
   561e8:	mov	r7, r0
   561ec:	ldr	r0, [r9, #24]
   561f0:	bl	28e04 <fputs@plt+0x17c94>
   561f4:	mov	r2, r7
   561f8:	mov	r1, fp
   561fc:	str	r0, [sp, #44]	; 0x2c
   56200:	mov	r0, sl
   56204:	bl	51d08 <fputs@plt+0x40b98>
   56208:	mov	r3, r7
   5620c:	mov	r2, r5
   56210:	mov	r1, #108	; 0x6c
   56214:	mov	r0, r9
   56218:	bl	29404 <fputs@plt+0x18294>
   5621c:	mov	r0, sl
   56220:	bl	17498 <fputs@plt+0x6328>
   56224:	mov	r2, r5
   56228:	mov	r1, #101	; 0x65
   5622c:	mov	r8, r0
   56230:	mov	r3, r0
   56234:	mov	r0, r9
   56238:	bl	29404 <fputs@plt+0x18294>
   5623c:	ldr	r3, [sp, #44]	; 0x2c
   56240:	ldr	r2, [sp, #48]	; 0x30
   56244:	mov	r1, #68	; 0x44
   56248:	str	r6, [sp, #4]
   5624c:	str	r8, [sp]
   56250:	str	r0, [sp, #56]	; 0x38
   56254:	mov	r0, r9
   56258:	bl	28ff4 <fputs@plt+0x17e84>
   5625c:	mov	r1, r8
   56260:	mov	r0, sl
   56264:	bl	1c98c <fputs@plt+0xb81c>
   56268:	ldr	r3, [sp, #44]	; 0x2c
   5626c:	str	r7, [sp, #16]
   56270:	str	r3, [sp, #12]
   56274:	add	r3, sp, #100	; 0x64
   56278:	str	r3, [sp, #8]
   5627c:	str	r6, [sp, #4]
   56280:	str	r6, [sp]
   56284:	mov	r3, r5
   56288:	ldr	r2, [fp]
   5628c:	mov	r1, fp
   56290:	mov	r0, sl
   56294:	bl	524b8 <fputs@plt+0x41348>
   56298:	ldr	r1, [sp, #44]	; 0x2c
   5629c:	mov	r0, r9
   562a0:	bl	16e4c <fputs@plt+0x5cdc>
   562a4:	ldr	r3, [sp, #56]	; 0x38
   562a8:	mov	r2, r5
   562ac:	mov	r1, #7
   562b0:	mov	r0, r9
   562b4:	bl	29404 <fputs@plt+0x18294>
   562b8:	mov	r1, r7
   562bc:	mov	r0, r9
   562c0:	bl	16e4c <fputs@plt+0x5cdc>
   562c4:	mov	r3, r6
   562c8:	ldr	r2, [sp, #48]	; 0x30
   562cc:	mov	r1, #61	; 0x3d
   562d0:	mov	r0, r9
   562d4:	bl	29404 <fputs@plt+0x18294>
   562d8:	mov	r3, r6
   562dc:	b	55f48 <fputs@plt+0x44dd8>
   562e0:	mov	r3, r4
   562e4:	b	560f0 <fputs@plt+0x44f80>
   562e8:	mov	r3, r2
   562ec:	ldr	r2, [r3, #48]	; 0x30
   562f0:	cmp	r2, #0
   562f4:	bne	562e8 <fputs@plt+0x45178>
   562f8:	ldr	r2, [r3]
   562fc:	ldr	r1, [r3, #28]
   56300:	mov	r0, sl
   56304:	bl	39050 <fputs@plt+0x27ee0>
   56308:	b	561dc <fputs@plt+0x4506c>
   5630c:	mov	r2, r6
   56310:	mov	r1, fp
   56314:	mov	r0, sl
   56318:	bl	35e18 <fputs@plt+0x24ca8>
   5631c:	cmp	r0, #0
   56320:	str	r0, [r8, r6, lsl #2]
   56324:	ldreq	r3, [sp, #32]
   56328:	ldreq	r3, [r3, #8]
   5632c:	streq	r3, [r8, r6, lsl #2]
   56330:	add	r6, r6, #1
   56334:	cmp	r6, r7
   56338:	blt	5630c <fputs@plt+0x4519c>
   5633c:	mvn	sl, #5
   56340:	add	r3, fp, #28
   56344:	add	r6, fp, #20
   56348:	str	r3, [sp, #36]	; 0x24
   5634c:	b	56394 <fputs@plt+0x45224>
   56350:	mov	r1, r8
   56354:	mov	r0, r9
   56358:	bl	16e74 <fputs@plt+0x5d04>
   5635c:	ldr	r3, [r5]
   56360:	mov	r2, r5
   56364:	add	r3, r3, #1
   56368:	mov	r1, r8
   5636c:	str	r7, [r0, #8]
   56370:	str	r3, [r5]
   56374:	mov	r0, r9
   56378:	mov	r3, sl
   5637c:	bl	25510 <fputs@plt+0x143a0>
   56380:	mvn	r3, #0
   56384:	str	r3, [r6], #4
   56388:	ldr	r3, [sp, #36]	; 0x24
   5638c:	cmp	r3, r6
   56390:	beq	563a0 <fputs@plt+0x45230>
   56394:	ldr	r8, [r6]
   56398:	cmp	r8, #0
   5639c:	bge	56350 <fputs@plt+0x451e0>
   563a0:	ldr	fp, [fp, #48]	; 0x30
   563a4:	cmp	fp, #0
   563a8:	bne	56340 <fputs@plt+0x451d0>
   563ac:	mov	r0, r5
   563b0:	bl	1e3a8 <fputs@plt+0xd238>
   563b4:	b	5519c <fputs@plt+0x4402c>
   563b8:	mov	r4, r5
   563bc:	b	5519c <fputs@plt+0x4402c>
   563c0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   563c4:	mov	r6, r0
   563c8:	ldr	r5, [r0]
   563cc:	sub	sp, sp, #48	; 0x30
   563d0:	mov	r4, r1
   563d4:	mov	r0, r5
   563d8:	ldr	r1, [r1, #64]	; 0x40
   563dc:	mov	r7, r2
   563e0:	mov	r8, r3
   563e4:	bl	18040 <fputs@plt+0x6ed0>
   563e8:	mov	r1, r7
   563ec:	mov	r2, #0
   563f0:	mov	sl, r0
   563f4:	mov	r0, r5
   563f8:	bl	22a08 <fputs@plt+0x11898>
   563fc:	mov	r3, #0
   56400:	mov	r2, r3
   56404:	mov	r1, r3
   56408:	mov	r9, r0
   5640c:	mov	r0, r5
   56410:	bl	2a050 <fputs@plt+0x18ee0>
   56414:	subs	r7, r0, #0
   56418:	beq	56440 <fputs@plt+0x452d0>
   5641c:	ldr	r1, [r4]
   56420:	mov	r0, r5
   56424:	bl	20d6c <fputs@plt+0xfbfc>
   56428:	ldr	r3, [r5, #16]
   5642c:	ldr	r1, [r3, sl, lsl #4]
   56430:	str	r0, [r7, #16]
   56434:	mov	r0, r5
   56438:	bl	20d6c <fputs@plt+0xfbfc>
   5643c:	str	r0, [r7, #12]
   56440:	mov	r4, #0
   56444:	mov	r3, #65536	; 0x10000
   56448:	str	r3, [sp, #12]
   5644c:	mov	r2, r7
   56450:	mov	r3, r9
   56454:	mov	r1, r4
   56458:	str	r4, [sp, #20]
   5645c:	str	r4, [sp, #16]
   56460:	str	r4, [sp, #8]
   56464:	str	r4, [sp, #4]
   56468:	str	r4, [sp]
   5646c:	mov	r0, r6
   56470:	bl	2a6fc <fputs@plt+0x1958c>
   56474:	mov	r3, #12
   56478:	add	r2, sp, #28
   5647c:	strb	r3, [sp, #28]
   56480:	str	r8, [sp, #32]
   56484:	strb	r4, [sp, #29]
   56488:	str	r4, [sp, #36]	; 0x24
   5648c:	str	r4, [sp, #40]	; 0x28
   56490:	mov	r7, r0
   56494:	mov	r1, r0
   56498:	mov	r0, r6
   5649c:	bl	4ed20 <fputs@plt+0x3dbb0>
   564a0:	mov	r1, r7
   564a4:	mov	r0, r5
   564a8:	bl	1eff0 <fputs@plt+0xde80>
   564ac:	add	sp, sp, #48	; 0x30
   564b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   564b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   564b8:	sub	sp, sp, #84	; 0x54
   564bc:	mov	sl, r3
   564c0:	mov	r4, r0
   564c4:	str	r1, [sp, #20]
   564c8:	mov	r6, r2
   564cc:	ldr	fp, [sp, #120]	; 0x78
   564d0:	ldr	r7, [r0]
   564d4:	bl	28f9c <fputs@plt+0x17e2c>
   564d8:	ldr	r3, [sp, #132]	; 0x84
   564dc:	cmp	r3, #0
   564e0:	mov	r3, #0
   564e4:	strge	r3, [sp, #24]
   564e8:	str	r0, [sp, #28]
   564ec:	bge	56500 <fputs@plt+0x45390>
   564f0:	ldrb	r2, [fp, #24]
   564f4:	mov	r1, #136	; 0x88
   564f8:	bl	29404 <fputs@plt+0x18294>
   564fc:	str	r0, [sp, #24]
   56500:	mov	r5, #0
   56504:	mov	r8, r5
   56508:	ldr	r3, [fp, #20]
   5650c:	cmp	r8, r3
   56510:	blt	56650 <fputs@plt+0x454e0>
   56514:	ldr	r2, [sp, #132]	; 0x84
   56518:	ldr	r3, [fp]
   5651c:	cmp	r2, #0
   56520:	sub	r3, r3, r6
   56524:	clz	r3, r3
   56528:	lsr	r3, r3, #5
   5652c:	movle	r3, #0
   56530:	cmp	r3, #0
   56534:	beq	565b4 <fputs@plt+0x45444>
   56538:	ldrb	r8, [r6, #42]	; 0x2a
   5653c:	ands	r8, r8, #32
   56540:	bne	566e0 <fputs@plt+0x45570>
   56544:	mvn	r3, #0
   56548:	ldr	r2, [sp, #128]	; 0x80
   5654c:	mov	r1, r6
   56550:	mov	r0, r4
   56554:	bl	1fe98 <fputs@plt+0xed28>
   56558:	ldr	r3, [sp, #20]
   5655c:	mov	r2, r8
   56560:	mov	r1, #152	; 0x98
   56564:	ldr	sl, [r3, #52]	; 0x34
   56568:	mov	r9, r0
   5656c:	mov	r0, r7
   56570:	bl	1fdf8 <fputs@plt+0xec88>
   56574:	mov	r1, #78	; 0x4e
   56578:	subs	r3, r0, #0
   5657c:	mvnne	r2, #0
   56580:	strhne	r2, [r3, #32]
   56584:	mov	r2, #0
   56588:	strne	r6, [r3, #44]	; 0x2c
   5658c:	strne	sl, [r3, #28]
   56590:	str	r2, [sp]
   56594:	mov	r2, r9
   56598:	mov	r0, r4
   5659c:	bl	32074 <fputs@plt+0x20f04>
   565a0:	mov	r1, r5
   565a4:	mov	r2, r0
   565a8:	mov	r0, r7
   565ac:	bl	1fcb8 <fputs@plt+0xeb48>
   565b0:	mov	r5, r0
   565b4:	mov	r2, #32
   565b8:	mov	r1, #0
   565bc:	add	r0, sp, #48	; 0x30
   565c0:	bl	10f48 <memset@plt>
   565c4:	ldr	r3, [sp, #20]
   565c8:	mov	r1, r5
   565cc:	add	r0, sp, #48	; 0x30
   565d0:	str	r3, [sp, #52]	; 0x34
   565d4:	str	r4, [sp, #48]	; 0x30
   565d8:	bl	31dc8 <fputs@plt+0x20c58>
   565dc:	mov	r3, #0
   565e0:	str	r3, [sp, #8]
   565e4:	str	r3, [sp, #4]
   565e8:	str	r3, [sp]
   565ec:	mov	r2, r5
   565f0:	ldr	r1, [sp, #20]
   565f4:	mov	r0, r4
   565f8:	bl	4bd78 <fputs@plt+0x3ac08>
   565fc:	ldr	r3, [sp, #132]	; 0x84
   56600:	ldrb	r2, [fp, #24]
   56604:	mov	r1, #135	; 0x87
   56608:	mov	r4, r0
   5660c:	ldr	r0, [sp, #28]
   56610:	bl	29404 <fputs@plt+0x18294>
   56614:	cmp	r4, #0
   56618:	beq	56624 <fputs@plt+0x454b4>
   5661c:	mov	r0, r4
   56620:	bl	299a0 <fputs@plt+0x18830>
   56624:	mov	r1, r5
   56628:	mov	r0, r7
   5662c:	bl	1eff8 <fputs@plt+0xde88>
   56630:	ldr	r3, [sp, #24]
   56634:	cmp	r3, #0
   56638:	beq	56648 <fputs@plt+0x454d8>
   5663c:	mov	r1, r3
   56640:	ldr	r0, [sp, #28]
   56644:	bl	1e06c <fputs@plt+0xcefc>
   56648:	add	sp, sp, #84	; 0x54
   5664c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56650:	cmp	sl, #0
   56654:	lslne	r3, r8, #1
   56658:	ldrne	r2, [sl, #4]
   5665c:	mvneq	r3, #0
   56660:	mov	r1, r6
   56664:	ldrshne	r3, [r2, r3]
   56668:	mov	r0, r4
   5666c:	ldr	r2, [sp, #128]	; 0x80
   56670:	bl	1fe98 <fputs@plt+0xed28>
   56674:	ldr	r3, [sp, #124]	; 0x7c
   56678:	ldr	r2, [fp]
   5667c:	cmp	r3, #0
   56680:	mov	r1, #27
   56684:	ldrne	r3, [r3, r8, lsl #2]
   56688:	ldrsheq	r3, [fp, #36]	; 0x24
   5668c:	strne	r3, [sp, #32]
   56690:	ldrshne	r3, [sp, #32]
   56694:	ldr	r2, [r2, #4]
   56698:	add	r8, r8, #1
   5669c:	ldr	r2, [r2, r3, lsl #4]
   566a0:	mov	r9, r0
   566a4:	mov	r0, r7
   566a8:	bl	1fdf8 <fputs@plt+0xec88>
   566ac:	mov	r3, #0
   566b0:	str	r3, [sp]
   566b4:	mov	r2, r9
   566b8:	mov	r1, #79	; 0x4f
   566bc:	mov	r3, r0
   566c0:	mov	r0, r4
   566c4:	bl	32074 <fputs@plt+0x20f04>
   566c8:	mov	r1, r5
   566cc:	mov	r2, r0
   566d0:	mov	r0, r7
   566d4:	bl	1fcb8 <fputs@plt+0xeb48>
   566d8:	mov	r5, r0
   566dc:	b	56508 <fputs@plt+0x45398>
   566e0:	ldr	r0, [r6, #8]
   566e4:	bl	1c9e4 <fputs@plt+0xb874>
   566e8:	mov	r8, #0
   566ec:	mov	r9, r8
   566f0:	str	r0, [sp, #36]	; 0x24
   566f4:	ldr	r3, [sp, #36]	; 0x24
   566f8:	ldrh	r3, [r3, #50]	; 0x32
   566fc:	cmp	r9, r3
   56700:	movge	r3, #0
   56704:	strge	r3, [sp]
   56708:	movge	r2, r8
   5670c:	movge	r1, #19
   56710:	bge	56598 <fputs@plt+0x45428>
   56714:	ldr	r2, [sl, #4]
   56718:	lsl	r3, r9, #1
   5671c:	mov	r1, r6
   56720:	ldrsh	r3, [r2, r3]
   56724:	mov	r0, r4
   56728:	ldr	r2, [sp, #128]	; 0x80
   5672c:	str	r3, [sp, #32]
   56730:	bl	1fe98 <fputs@plt+0xed28>
   56734:	ldr	r3, [sp, #20]
   56738:	mov	r2, #0
   5673c:	mov	r1, #152	; 0x98
   56740:	ldr	r3, [r3, #52]	; 0x34
   56744:	add	r9, r9, #1
   56748:	str	r3, [sp, #44]	; 0x2c
   5674c:	str	r0, [sp, #40]	; 0x28
   56750:	mov	r0, r7
   56754:	bl	1fdf8 <fputs@plt+0xec88>
   56758:	mov	r1, #79	; 0x4f
   5675c:	subs	r3, r0, #0
   56760:	mov	r0, r4
   56764:	ldrne	r2, [sp, #44]	; 0x2c
   56768:	strne	r6, [r3, #44]	; 0x2c
   5676c:	strne	r2, [r3, #28]
   56770:	ldrhne	r2, [sp, #32]
   56774:	strhne	r2, [r3, #32]
   56778:	mov	r2, #0
   5677c:	str	r2, [sp]
   56780:	ldr	r2, [sp, #40]	; 0x28
   56784:	bl	32074 <fputs@plt+0x20f04>
   56788:	mov	r1, r8
   5678c:	mov	r2, r0
   56790:	mov	r0, r7
   56794:	bl	1fcb8 <fputs@plt+0xeb48>
   56798:	mov	r8, r0
   5679c:	b	566f4 <fputs@plt+0x45584>
   567a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   567a4:	vpush	{d8-d10}
   567a8:	ldr	fp, [r0]
   567ac:	ldr	r3, [r0, #4]
   567b0:	mov	sl, r0
   567b4:	sub	sp, sp, #436	; 0x1b4
   567b8:	str	r3, [sp, #32]
   567bc:	ldrb	r3, [fp, #66]	; 0x42
   567c0:	str	r3, [sp, #36]	; 0x24
   567c4:	ldr	r3, [r0, #8]
   567c8:	str	r3, [sp, #28]
   567cc:	ldr	r3, [fp, #32]
   567d0:	str	r3, [sp, #64]	; 0x40
   567d4:	ldr	r3, [fp, #36]	; 0x24
   567d8:	str	r3, [sp, #68]	; 0x44
   567dc:	bl	16ee8 <fputs@plt+0x5d78>
   567e0:	ldr	r3, [sl, #80]	; 0x50
   567e4:	cmp	r3, #7
   567e8:	mov	r3, #0
   567ec:	beq	5d988 <fputs@plt+0x4c818>
   567f0:	mov	r0, #0
   567f4:	mov	r1, #0
   567f8:	str	r3, [sl, #80]	; 0x50
   567fc:	strd	r0, [sl, #136]	; 0x88
   56800:	str	r3, [sl, #20]
   56804:	ldr	r2, [fp, #248]	; 0xf8
   56808:	str	r3, [fp, #388]	; 0x184
   5680c:	cmp	r2, r3
   56810:	bne	5d998 <fputs@plt+0x4c828>
   56814:	ldr	r3, [fp, #304]	; 0x130
   56818:	cmp	r3, #0
   5681c:	beq	56834 <fputs@plt+0x456c4>
   56820:	ldr	r4, [fp, #312]	; 0x138
   56824:	ldr	r0, [sl, #124]	; 0x7c
   56828:	mov	r1, r4
   5682c:	bl	70a74 <fputs@plt+0x5f904>
   56830:	sub	r3, r4, r1
   56834:	ldr	r4, [sl, #76]	; 0x4c
   56838:	str	r3, [sp, #96]	; 0x60
   5683c:	mov	r2, #20
   56840:	ldr	r3, [sp, #32]
   56844:	vldr	d10, [pc, #948]	; 56c00 <fputs@plt+0x45a90>
   56848:	mla	r4, r2, r4, r3
   5684c:	mov	r3, #0
   56850:	mov	r5, r3
   56854:	str	r3, [sp, #52]	; 0x34
   56858:	str	r3, [sp, #48]	; 0x30
   5685c:	str	r3, [sp, #92]	; 0x5c
   56860:	str	r3, [sp, #88]	; 0x58
   56864:	ldr	r3, [sp, #48]	; 0x30
   56868:	ldrb	r7, [r4]
   5686c:	add	r3, r3, #1
   56870:	str	r3, [sp, #48]	; 0x30
   56874:	cmp	r7, #158	; 0x9e
   56878:	ldrls	pc, [pc, r7, lsl #2]
   5687c:	b	56b4c <fputs@plt+0x459dc>
   56880:	ldrdeq	r8, [r5], -r4
   56884:	andeq	r9, r5, r8, ror r2
   56888:	andeq	r9, r5, ip, ror #6
   5688c:	muleq	r5, r0, sl
   56890:	andeq	sl, r5, r8, asr #23
   56894:	andeq	sl, r5, r8, asr #23
   56898:	ldrdeq	sl, [r5], -ip
   5689c:	ldrdeq	sl, [r5], -ip
   568a0:	andeq	ip, r5, r0, lsr #11
   568a4:	andeq	ip, r5, r4, lsr #12
   568a8:	andeq	ip, r5, r4, lsr #16
   568ac:	andeq	sp, r5, r0, lsr r2
   568b0:	andeq	sp, r5, r0, asr r4
   568b4:	andeq	sl, r5, r0, lsl #22
   568b8:	strdeq	r6, [r5], -ip
   568bc:	andeq	r6, r5, r4, asr fp
   568c0:	andeq	r6, r5, r4, lsl #23
   568c4:			; <UNDEFINED> instruction: 0x00056bbc
   568c8:	andeq	r6, r5, ip, lsr ip
   568cc:	andeq	r8, r5, r4, ror r1
   568d0:	muleq	r5, r0, ip
   568d4:	andeq	r6, r5, ip, lsr #25
   568d8:	andeq	r6, r5, ip, lsr lr
   568dc:	andeq	r6, r5, r8, asr lr
   568e0:	andeq	r6, r5, r4, asr pc
   568e4:			; <UNDEFINED> instruction: 0x00056fb4
   568e8:	andeq	r7, r5, r4
   568ec:	andeq	r7, r5, r8, lsr #32
   568f0:	andeq	r7, r5, r8, asr r0
   568f4:	muleq	r5, ip, r0
   568f8:	andeq	r7, r5, r8, lsr r1
   568fc:	andeq	r7, r5, ip, lsr #3
   56900:	ldrdeq	r7, [r5], -r0
   56904:	strdeq	r7, [r5], -ip
   56908:	muleq	r5, r0, r8
   5690c:			; <UNDEFINED> instruction: 0x000578b8
   56910:	andeq	r7, r5, ip, lsl r9
   56914:	andeq	r7, r5, r4, ror #24
   56918:	muleq	r5, ip, ip
   5691c:	strdeq	r7, [r5], -ip
   56920:	andeq	r7, r5, r8, lsr sp
   56924:	andeq	r7, r5, r4, lsr #31
   56928:			; <UNDEFINED> instruction: 0x00057fb4
   5692c:	andeq	r8, r5, r0, ror r0
   56930:	andeq	r8, r5, ip, lsr #4
   56934:	andeq	r8, r5, ip, asr #4
   56938:	andeq	r8, r5, ip, asr #4
   5693c:	andeq	r8, r5, r0, ror #5
   56940:	ldrdeq	r8, [r5], -r4
   56944:	andeq	r8, r5, r8, lsl #18
   56948:	muleq	r5, r0, sp
   5694c:	andeq	r9, r5, ip, asr #10
   56950:	andeq	r9, r5, r4, lsl #11
   56954:	andeq	r9, r5, r8, lsl #12
   56958:	andeq	r9, r5, ip, lsr #12
   5695c:	andeq	r9, r5, ip, lsr #12
   56960:	andeq	r9, r5, r8, asr r7
   56964:	andeq	r9, r5, r8, asr r7
   56968:	andeq	r9, r5, r4, ror r8
   5696c:	strdeq	r9, [r5], -r0
   56970:	andeq	r9, r5, r8, lsl sl
   56974:	andeq	r9, r5, r4, asr sl
   56978:	andeq	r6, r5, ip, asr #22
   5697c:	andeq	r9, r5, ip, ror sl
   56980:	andeq	r9, r5, ip, ror sl
   56984:	andeq	r9, r5, ip, ror sl
   56988:	andeq	r9, r5, ip, ror sl
   5698c:			; <UNDEFINED> instruction: 0x00059cb8
   56990:			; <UNDEFINED> instruction: 0x00059cb8
   56994:			; <UNDEFINED> instruction: 0x00059cb8
   56998:	andeq	r9, r5, r0, asr #28
   5699c:	andeq	r8, r5, r8, lsr #1
   569a0:	andeq	r8, r5, r8, lsr #1
   569a4:	ldrdeq	r9, [r5], -r0
   569a8:	andeq	r9, r5, r0, lsl #30
   569ac:	ldrdeq	sl, [r5], -r4
   569b0:	andeq	r8, r5, r4, lsr #5
   569b4:	andeq	r8, r5, r0, asr #5
   569b8:	andeq	r7, r5, ip, ror sp
   569bc:	andeq	r7, r5, ip, ror sp
   569c0:	andeq	r7, r5, ip, ror sp
   569c4:	andeq	r7, r5, ip, ror sp
   569c8:	andeq	r7, r5, ip, ror sp
   569cc:	andeq	r7, r5, ip, ror sp
   569d0:	ldrdeq	sl, [r5], -r4
   569d4:	andeq	r7, r5, r0, lsl #22
   569d8:	andeq	r7, r5, r0, lsl #22
   569dc:	andeq	r7, r5, r0, lsl #22
   569e0:	andeq	r7, r5, r0, lsl #22
   569e4:	andeq	r7, r5, r8, ror r4
   569e8:	andeq	r7, r5, r8, ror r4
   569ec:	andeq	r7, r5, r8, ror r4
   569f0:	andeq	r7, r5, r8, ror r4
   569f4:	andeq	r7, r5, r8, ror r4
   569f8:	andeq	r7, r5, r0, lsl #6
   569fc:	andeq	sl, r5, r4, ror #3
   56a00:	ldrdeq	r8, [r5], -r4
   56a04:	muleq	r5, r8, lr
   56a08:	andeq	sl, r5, r8, lsr #5
   56a0c:	andeq	sl, r5, r8, asr #5
   56a10:	andeq	sl, r5, ip, lsr #7
   56a14:	andeq	sl, r5, r8, asr #8
   56a18:	andeq	sl, r5, r8, asr #8
   56a1c:	andeq	sl, r5, ip, lsr #10
   56a20:	andeq	sl, r5, ip, lsl #12
   56a24:	andeq	sl, r5, ip, asr #12
   56a28:	andeq	sl, r5, r0, lsr #13
   56a2c:	andeq	sl, r5, r0, lsr #13
   56a30:	andeq	sl, r5, ip, lsr #13
   56a34:	andeq	sl, r5, ip, lsl #24
   56a38:	andeq	sl, r5, ip, lsl #24
   56a3c:	strdeq	sl, [r5], -r4
   56a40:	andeq	sl, r5, ip, lsl #31
   56a44:	andeq	sl, r5, ip, lsl #31
   56a48:	andeq	fp, r5, r8, asr r1
   56a4c:	andeq	fp, r5, r8, asr r1
   56a50:	andeq	fp, r5, r8, asr r1
   56a54:	andeq	fp, r5, r8, asr r1
   56a58:	andeq	fp, r5, ip, asr #4
   56a5c:	andeq	fp, r5, r8, lsr r5
   56a60:			; <UNDEFINED> instruction: 0x0005b5b4
   56a64:	strdeq	fp, [r5], -ip
   56a68:	strdeq	fp, [r5], -ip
   56a6c:	andeq	fp, r5, r4, asr r6
   56a70:	andeq	fp, r5, r4, lsl #14
   56a74:	andeq	fp, r5, ip, lsl r7
   56a78:	andeq	fp, r5, r8, asr r7
   56a7c:	ldrdeq	fp, [r5], -r4
   56a80:	andeq	fp, r5, r8, asr r8
   56a84:			; <UNDEFINED> instruction: 0x0005bbb0
   56a88:	strdeq	fp, [r5], -ip
   56a8c:	andeq	fp, r5, r0, ror sp
   56a90:	andeq	fp, r5, r8, lsr pc
   56a94:	andeq	r6, r5, r4, ror lr
   56a98:	andeq	ip, r5, r8, asr r1
   56a9c:	muleq	r5, ip, r1
   56aa0:	strdeq	ip, [r5], -ip	; <UNPREDICTABLE>
   56aa4:	andeq	ip, r5, r8, lsr r2
   56aa8:			; <UNDEFINED> instruction: 0x0005c2b4
   56aac:	andeq	ip, r5, ip, ror #5
   56ab0:	andeq	ip, r5, r0, asr r3
   56ab4:	andeq	ip, r5, r0, ror r3
   56ab8:	muleq	r5, r8, r3
   56abc:	andeq	ip, r5, r0, asr #7
   56ac0:	andeq	ip, r5, r4, lsr #8
   56ac4:	andeq	ip, r5, r4, asr #10
   56ac8:	andeq	ip, r5, r8, asr #25
   56acc:	andeq	ip, r5, r8, lsr #27
   56ad0:	andeq	ip, r5, ip, asr #27
   56ad4:			; <UNDEFINED> instruction: 0x0005ceb4
   56ad8:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   56adc:	andeq	sp, r5, r8, asr #1
   56ae0:	andeq	sp, r5, r0, lsl #3
   56ae4:	ldrdeq	sp, [r5], -r0
   56ae8:	andeq	sp, r5, r8, lsl #7
   56aec:	andeq	sp, r5, r8, ror #7
   56af0:	andeq	sp, r5, r8, ror r5
   56af4:	andeq	sp, r5, r8, lsr #11
   56af8:	andeq	sp, r5, r8, lsl #12
   56afc:	ldr	r3, [r4, #4]
   56b00:	mov	r1, #40	; 0x28
   56b04:	mov	r2, #4
   56b08:	mul	r1, r1, r3
   56b0c:	ldr	r3, [sp, #28]
   56b10:	ldr	r0, [sp, #28]
   56b14:	add	r3, r3, r1
   56b18:	strh	r2, [r3, #8]
   56b1c:	ldr	r3, [sp, #32]
   56b20:	sub	r2, r4, r3
   56b24:	asr	r3, r2, #2
   56b28:	ldr	r2, [pc, #256]	; 56c30 <fputs@plt+0x45ac0>
   56b2c:	mul	r2, r2, r3
   56b30:	asr	r3, r2, #31
   56b34:	strd	r2, [r0, r1]
   56b38:	ldr	r4, [r4, #8]
   56b3c:	mov	r2, #20
   56b40:	ldr	r3, [sp, #32]
   56b44:	mla	r4, r2, r4, r3
   56b48:	sub	r4, r4, #20
   56b4c:	add	r4, r4, #20
   56b50:	b	56864 <fputs@plt+0x456f4>
   56b54:	ldr	r2, [r4, #4]
   56b58:	mov	r3, #40	; 0x28
   56b5c:	mul	r3, r3, r2
   56b60:	ldr	r2, [sp, #28]
   56b64:	add	r1, r2, r3
   56b68:	ldr	r4, [r2, r3]
   56b6c:	ldr	r3, [sp, #32]
   56b70:	mov	r2, #20
   56b74:	mla	r4, r2, r4, r3
   56b78:	mov	r3, #128	; 0x80
   56b7c:	strh	r3, [r1, #8]
   56b80:	b	56b4c <fputs@plt+0x459dc>
   56b84:	ldr	r3, [r4, #4]
   56b88:	mov	r1, #40	; 0x28
   56b8c:	ldr	r2, [r4, #12]
   56b90:	mul	r1, r1, r3
   56b94:	sub	r2, r2, #1
   56b98:	ldr	r3, [sp, #28]
   56b9c:	ldr	ip, [sp, #28]
   56ba0:	add	r0, r3, r1
   56ba4:	asr	r3, r2, #31
   56ba8:	strd	r2, [ip, r1]
   56bac:	mov	r3, #4
   56bb0:	strh	r3, [r0, #8]
   56bb4:	ldr	r3, [r4, #8]
   56bb8:	b	5828c <fputs@plt+0x4711c>
   56bbc:	ldr	r2, [r4, #4]
   56bc0:	mov	r3, #40	; 0x28
   56bc4:	ldr	r1, [sp, #28]
   56bc8:	mul	r3, r3, r2
   56bcc:	ldr	r2, [sp, #28]
   56bd0:	ldr	r0, [sp, #32]
   56bd4:	add	r2, r2, r3
   56bd8:	ldr	r3, [r1, r3]
   56bdc:	mov	r1, #20
   56be0:	mla	r3, r1, r3, r0
   56be4:	ldr	r4, [r3, #8]
   56be8:	mov	r3, #128	; 0x80
   56bec:	strh	r3, [r2, #8]
   56bf0:	mla	r4, r1, r4, r0
   56bf4:	sub	r4, r4, #20
   56bf8:	b	56b4c <fputs@plt+0x459dc>
   56bfc:	nop			; (mov r0, r0)
	...
   56c08:	strheq	r4, [r7], -r0
   56c0c:	andeq	r9, r7, r7, lsr #3
   56c10:	ldrdeq	r9, [r7], -r5
   56c14:	andeq	r9, r7, r0, asr #3
   56c18:	andeq	r0, r0, r2, lsl #20
   56c1c:	andeq	r0, r0, r1, lsl #2
   56c20:	andeq	r8, r7, r6, rrx
   56c24:	andeq	r0, r0, r2, lsl #4
   56c28:			; <UNDEFINED> instruction: 0x000779b4
   56c2c:	andeq	r7, r7, r0, asr fp
   56c30:	stclgt	12, cr12, [ip], {205}	; 0xcd
   56c34:	andeq	r9, r7, r9, lsr r8
   56c38:	andeq	r0, r0, sl, lsl #24
   56c3c:	ldr	r3, [r4, #4]
   56c40:	mov	r2, #40	; 0x28
   56c44:	mov	r1, #4
   56c48:	mul	r3, r2, r3
   56c4c:	ldr	r2, [sp, #28]
   56c50:	ldr	r0, [pc, #-40]	; 56c30 <fputs@plt+0x45ac0>
   56c54:	add	r2, r2, r3
   56c58:	strh	r1, [r2, #8]
   56c5c:	ldr	r2, [sp, #28]
   56c60:	ldr	ip, [r2, r3]
   56c64:	ldr	r2, [sp, #32]
   56c68:	sub	r4, r4, r2
   56c6c:	ldr	r2, [sp, #28]
   56c70:	asr	r4, r4, #2
   56c74:	mul	r0, r0, r4
   56c78:	mov	r4, #20
   56c7c:	asr	r1, r0, #31
   56c80:	strd	r0, [r2, r3]
   56c84:	ldr	r3, [sp, #32]
   56c88:	mla	r4, r4, ip, r3
   56c8c:	b	56b4c <fputs@plt+0x459dc>
   56c90:	ldr	r3, [r4, #12]
   56c94:	mov	r2, #40	; 0x28
   56c98:	ldr	r1, [sp, #28]
   56c9c:	mla	r3, r2, r3, r1
   56ca0:	ldrh	r3, [r3, #8]
   56ca4:	tst	r3, #1
   56ca8:	beq	56b4c <fputs@plt+0x459dc>
   56cac:	ldr	r3, [r4, #4]
   56cb0:	cmp	r3, #0
   56cb4:	bne	56d3c <fputs@plt+0x45bcc>
   56cb8:	ldr	r0, [sl, #176]	; 0xb0
   56cbc:	cmp	r0, #0
   56cc0:	beq	56d3c <fputs@plt+0x45bcc>
   56cc4:	ldr	r3, [r0, #4]
   56cc8:	ldr	r2, [sl, #92]	; 0x5c
   56ccc:	str	r3, [sl, #176]	; 0xb0
   56cd0:	ldr	r3, [sl, #184]	; 0xb8
   56cd4:	sub	r3, r3, #1
   56cd8:	str	r3, [sl, #184]	; 0xb8
   56cdc:	ldr	r3, [fp, #88]	; 0x58
   56ce0:	str	r2, [fp, #84]	; 0x54
   56ce4:	add	r3, r3, r2
   56ce8:	str	r3, [fp, #88]	; 0x58
   56cec:	bl	47678 <fputs@plt+0x36508>
   56cf0:	ldr	r3, [fp, #32]
   56cf4:	str	r3, [sp, #64]	; 0x40
   56cf8:	ldr	r3, [fp, #36]	; 0x24
   56cfc:	str	r3, [sp, #68]	; 0x44
   56d00:	ldr	r3, [r4, #8]
   56d04:	mov	r4, #20
   56d08:	cmp	r3, #4
   56d0c:	moveq	r2, #20
   56d10:	ldreq	r3, [sl, #4]
   56d14:	mlaeq	r0, r2, r0, r3
   56d18:	ldr	r3, [sl, #4]
   56d1c:	ldreq	r0, [r0, #8]
   56d20:	str	r3, [sp, #32]
   56d24:	ldr	r3, [sl, #8]
   56d28:	subeq	r0, r0, #1
   56d2c:	str	r3, [sp, #28]
   56d30:	ldr	r3, [sp, #32]
   56d34:	mla	r4, r4, r0, r3
   56d38:	b	56b4c <fputs@plt+0x459dc>
   56d3c:	ldr	r2, [sp, #32]
   56d40:	cmp	r3, #0
   56d44:	sub	r5, r4, r2
   56d48:	str	r3, [sl, #80]	; 0x50
   56d4c:	asr	r2, r5, #2
   56d50:	ldr	r5, [pc, #-296]	; 56c30 <fputs@plt+0x45ac0>
   56d54:	mul	r5, r5, r2
   56d58:	ldr	r2, [r4, #8]
   56d5c:	str	r5, [sl, #76]	; 0x4c
   56d60:	strb	r2, [sl, #86]	; 0x56
   56d64:	beq	56dbc <fputs@plt+0x45c4c>
   56d68:	ldrb	r1, [r4, #3]
   56d6c:	ldr	r3, [r4, #16]
   56d70:	cmp	r1, #0
   56d74:	beq	56dd8 <fputs@plt+0x45c68>
   56d78:	ldr	r2, [pc, #-376]	; 56c08 <fputs@plt+0x45a98>
   56d7c:	add	r2, r2, r1, lsl #2
   56d80:	ldr	r2, [r2, #3968]	; 0xf80
   56d84:	cmp	r2, #0
   56d88:	beq	56ddc <fputs@plt+0x45c6c>
   56d8c:	cmp	r3, #0
   56d90:	beq	56dec <fputs@plt+0x45c7c>
   56d94:	ldr	r1, [pc, #-400]	; 56c0c <fputs@plt+0x45a9c>
   56d98:	mov	r0, sl
   56d9c:	bl	38ba0 <fputs@plt+0x27a30>
   56da0:	ldr	r3, [sl, #44]	; 0x2c
   56da4:	mov	r2, r5
   56da8:	str	r3, [sp]
   56dac:	ldr	r1, [pc, #-420]	; 56c10 <fputs@plt+0x45aa0>
   56db0:	ldr	r3, [sl, #168]	; 0xa8
   56db4:	ldr	r0, [r4, #4]
   56db8:	bl	2e3c0 <fputs@plt+0x1d250>
   56dbc:	mov	r0, sl
   56dc0:	bl	47abc <fputs@plt+0x3694c>
   56dc4:	cmp	r0, #5
   56dc8:	mov	r5, r0
   56dcc:	bne	56dfc <fputs@plt+0x45c8c>
   56dd0:	str	r5, [sl, #80]	; 0x50
   56dd4:	b	56e0c <fputs@plt+0x45c9c>
   56dd8:	mov	r2, r1
   56ddc:	cmp	r3, #0
   56de0:	movne	r2, r3
   56de4:	ldrne	r1, [pc, #-448]	; 56c2c <fputs@plt+0x45abc>
   56de8:	bne	56df0 <fputs@plt+0x45c80>
   56dec:	ldr	r1, [pc, #-480]	; 56c14 <fputs@plt+0x45aa4>
   56df0:	mov	r0, sl
   56df4:	bl	38ba0 <fputs@plt+0x27a30>
   56df8:	b	56da0 <fputs@plt+0x45c30>
   56dfc:	ldr	r5, [sl, #80]	; 0x50
   56e00:	cmp	r5, #0
   56e04:	movne	r5, #1
   56e08:	moveq	r5, #101	; 0x65
   56e0c:	ldr	r3, [sp, #64]	; 0x40
   56e10:	ldr	r2, [sp, #48]	; 0x30
   56e14:	str	r3, [fp, #32]
   56e18:	ldr	r3, [sp, #68]	; 0x44
   56e1c:	mov	r0, r5
   56e20:	str	r3, [fp, #36]	; 0x24
   56e24:	ldr	r3, [sl, #124]	; 0x7c
   56e28:	add	r3, r3, r2
   56e2c:	str	r3, [sl, #124]	; 0x7c
   56e30:	add	sp, sp, #436	; 0x1b4
   56e34:	vpop	{d8-d10}
   56e38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   56e3c:	ldr	r1, [r4, #8]
   56e40:	ldr	r0, [sl, #8]
   56e44:	bl	24bb0 <fputs@plt+0x13a40>
   56e48:	ldr	r2, [r4, #4]
   56e4c:	asr	r3, r2, #31
   56e50:	strd	r2, [r0]
   56e54:	b	56b4c <fputs@plt+0x459dc>
   56e58:	ldr	r1, [r4, #8]
   56e5c:	ldr	r0, [sl, #8]
   56e60:	bl	24bb0 <fputs@plt+0x13a40>
   56e64:	ldr	r3, [r4, #16]
   56e68:	ldrd	r2, [r3]
   56e6c:	strd	r2, [r0]
   56e70:	b	56b4c <fputs@plt+0x459dc>
   56e74:	ldr	r1, [r4, #8]
   56e78:	ldr	r0, [sl, #8]
   56e7c:	bl	24bb0 <fputs@plt+0x13a40>
   56e80:	mov	r3, #8
   56e84:	strh	r3, [r0, #8]
   56e88:	ldr	r3, [r4, #16]
   56e8c:	ldrd	r2, [r3]
   56e90:	strd	r2, [r0]
   56e94:	b	56b4c <fputs@plt+0x459dc>
   56e98:	ldr	r1, [r4, #8]
   56e9c:	ldr	r0, [sl, #8]
   56ea0:	bl	24bb0 <fputs@plt+0x13a40>
   56ea4:	ldr	r7, [r4, #16]
   56ea8:	mov	r3, #24
   56eac:	strb	r3, [r4]
   56eb0:	mov	r6, r0
   56eb4:	mov	r0, r7
   56eb8:	bl	18f64 <fputs@plt+0x7df4>
   56ebc:	ldr	r3, [sp, #36]	; 0x24
   56ec0:	cmp	r3, #1
   56ec4:	str	r0, [r4, #4]
   56ec8:	beq	56f44 <fputs@plt+0x45dd4>
   56ecc:	mov	r3, #0
   56ed0:	str	r3, [sp]
   56ed4:	mvn	r2, #0
   56ed8:	mov	r3, #1
   56edc:	mov	r1, r7
   56ee0:	mov	r0, r6
   56ee4:	bl	27988 <fputs@plt+0x16818>
   56ee8:	cmp	r0, #0
   56eec:	bne	573bc <fputs@plt+0x4624c>
   56ef0:	ldr	r1, [sp, #36]	; 0x24
   56ef4:	mov	r0, r6
   56ef8:	bl	28af0 <fputs@plt+0x17980>
   56efc:	subs	r5, r0, #0
   56f00:	bne	5711c <fputs@plt+0x45fac>
   56f04:	ldrh	r3, [r6, #8]
   56f08:	str	r5, [r6, #24]
   56f0c:	orr	r3, r3, #2048	; 0x800
   56f10:	strh	r3, [r6, #8]
   56f14:	ldrsb	r3, [r4, #1]
   56f18:	cmn	r3, #1
   56f1c:	bne	56f2c <fputs@plt+0x45dbc>
   56f20:	ldr	r1, [r4, #16]
   56f24:	mov	r0, fp
   56f28:	bl	1e0ec <fputs@plt+0xcf7c>
   56f2c:	mvn	r3, #0
   56f30:	strb	r3, [r4, #1]
   56f34:	ldr	r3, [r6, #16]
   56f38:	str	r3, [r4, #16]
   56f3c:	ldr	r3, [r6, #12]
   56f40:	str	r3, [r4, #4]
   56f44:	ldr	r2, [r4, #4]
   56f48:	ldr	r3, [fp, #92]	; 0x5c
   56f4c:	cmp	r2, r3
   56f50:	bgt	573bc <fputs@plt+0x4624c>
   56f54:	ldr	r1, [r4, #8]
   56f58:	ldr	r0, [sl, #8]
   56f5c:	bl	24bb0 <fputs@plt+0x13a40>
   56f60:	ldr	r3, [pc, #-848]	; 56c18 <fputs@plt+0x45aa8>
   56f64:	strh	r3, [r0, #8]
   56f68:	ldr	r3, [r4, #16]
   56f6c:	str	r3, [r0, #16]
   56f70:	ldr	r3, [r4, #4]
   56f74:	str	r3, [r0, #12]
   56f78:	ldrb	r3, [sp, #36]	; 0x24
   56f7c:	strb	r3, [r0, #10]
   56f80:	ldrb	r3, [r4, #3]
   56f84:	cmp	r3, #0
   56f88:	beq	56b4c <fputs@plt+0x459dc>
   56f8c:	ldr	r2, [r4, #12]
   56f90:	mov	r3, #40	; 0x28
   56f94:	mul	r3, r3, r2
   56f98:	ldr	r2, [sp, #28]
   56f9c:	add	r2, r2, r3
   56fa0:	ldrd	r2, [r2]
   56fa4:	orrs	r3, r2, r3
   56fa8:	movne	r3, #2576	; 0xa10
   56fac:	strhne	r3, [r0, #8]
   56fb0:	b	56b4c <fputs@plt+0x459dc>
   56fb4:	ldr	r1, [r4, #8]
   56fb8:	ldr	r0, [sl, #8]
   56fbc:	bl	24bb0 <fputs@plt+0x13a40>
   56fc0:	ldr	r3, [r4, #8]
   56fc4:	ldr	r6, [r4, #12]
   56fc8:	ldr	r8, [pc, #-948]	; 56c1c <fputs@plt+0x45aac>
   56fcc:	sub	r6, r6, r3
   56fd0:	ldr	r3, [r4, #4]
   56fd4:	cmp	r3, #0
   56fd8:	moveq	r8, #1
   56fdc:	mov	r7, r0
   56fe0:	strh	r8, [r0, #8]
   56fe4:	cmp	r6, #0
   56fe8:	ble	56b4c <fputs@plt+0x459dc>
   56fec:	add	r7, r7, #40	; 0x28
   56ff0:	mov	r0, r7
   56ff4:	bl	249f0 <fputs@plt+0x13880>
   56ff8:	sub	r6, r6, #1
   56ffc:	strh	r8, [r7, #8]
   57000:	b	56fe4 <fputs@plt+0x45e74>
   57004:	ldr	r2, [r4, #4]
   57008:	mov	r3, #40	; 0x28
   5700c:	ldr	r1, [sp, #28]
   57010:	mla	r2, r3, r2, r1
   57014:	ldrh	r3, [r2, #8]
   57018:	bic	r3, r3, #128	; 0x80
   5701c:	orr	r3, r3, #1
   57020:	strh	r3, [r2, #8]
   57024:	b	56b4c <fputs@plt+0x459dc>
   57028:	ldr	r1, [r4, #8]
   5702c:	ldr	r0, [sl, #8]
   57030:	bl	24bb0 <fputs@plt+0x13a40>
   57034:	mov	r3, #0
   57038:	str	r3, [sp]
   5703c:	ldr	r2, [r4, #4]
   57040:	ldr	r1, [r4, #16]
   57044:	mov	r6, r0
   57048:	bl	27988 <fputs@plt+0x16818>
   5704c:	ldrb	r3, [sp, #36]	; 0x24
   57050:	strb	r3, [r6, #10]
   57054:	b	56b4c <fputs@plt+0x459dc>
   57058:	ldr	r3, [r4, #4]
   5705c:	mov	r6, #40	; 0x28
   57060:	mul	r6, r6, r3
   57064:	sub	r3, r6, #40	; 0x28
   57068:	ldr	r6, [sl, #60]	; 0x3c
   5706c:	add	r6, r6, r3
   57070:	mov	r0, r6
   57074:	bl	16e10 <fputs@plt+0x5ca0>
   57078:	cmp	r0, #0
   5707c:	bne	573bc <fputs@plt+0x4624c>
   57080:	ldr	r1, [r4, #8]
   57084:	ldr	r0, [sl, #8]
   57088:	bl	24bb0 <fputs@plt+0x13a40>
   5708c:	mov	r2, #2048	; 0x800
   57090:	mov	r1, r6
   57094:	bl	24c08 <fputs@plt+0x13a98>
   57098:	b	56b4c <fputs@plt+0x459dc>
   5709c:	ldr	r2, [r4, #4]
   570a0:	ldr	r9, [r4, #8]
   570a4:	mov	r3, #40	; 0x28
   570a8:	ldr	r1, [sp, #28]
   570ac:	ldr	r6, [r4, #12]
   570b0:	mla	r7, r3, r2, r1
   570b4:	mla	r9, r3, r9, r1
   570b8:	mov	r8, #0
   570bc:	mov	r0, r9
   570c0:	bl	24774 <fputs@plt+0x13604>
   570c4:	mov	r3, r7
   570c8:	mov	r2, r9
   570cc:	add	r1, r7, #40	; 0x28
   570d0:	ldr	r0, [r3], #4
   570d4:	cmp	r3, r1
   570d8:	str	r0, [r2], #4
   570dc:	bne	570d0 <fputs@plt+0x45f60>
   570e0:	mov	r3, #1
   570e4:	strh	r3, [r7, #8]
   570e8:	ldrh	r3, [r9, #8]
   570ec:	str	r8, [r7, #24]
   570f0:	tst	r3, #4096	; 0x1000
   570f4:	bne	5710c <fputs@plt+0x45f9c>
   570f8:	subs	r6, r6, #1
   570fc:	add	r7, r7, #40	; 0x28
   57100:	add	r9, r9, #40	; 0x28
   57104:	bne	570bc <fputs@plt+0x45f4c>
   57108:	b	56b4c <fputs@plt+0x459dc>
   5710c:	mov	r0, r9
   57110:	bl	278e8 <fputs@plt+0x16778>
   57114:	cmp	r0, #0
   57118:	beq	570f8 <fputs@plt+0x45f88>
   5711c:	mov	r0, fp
   57120:	bl	1ae98 <fputs@plt+0x9d28>
   57124:	ldr	r1, [pc, #-1292]	; 56c20 <fputs@plt+0x45ab0>
   57128:	mov	r0, sl
   5712c:	bl	38ba0 <fputs@plt+0x27a30>
   57130:	mov	r5, #7
   57134:	b	57a44 <fputs@plt+0x468d4>
   57138:	ldr	r7, [r4, #4]
   5713c:	ldr	r6, [r4, #8]
   57140:	mov	r3, #40	; 0x28
   57144:	ldr	r2, [sp, #28]
   57148:	mov	r8, #0
   5714c:	mla	r7, r3, r7, r2
   57150:	mla	r6, r3, r6, r2
   57154:	mov	r9, #4096	; 0x1000
   57158:	ldr	r3, [r4, #12]
   5715c:	str	r3, [sp, #40]	; 0x28
   57160:	mov	r2, r9
   57164:	mov	r1, r7
   57168:	mov	r0, r6
   5716c:	bl	24c08 <fputs@plt+0x13a98>
   57170:	ldrh	r3, [r6, #8]
   57174:	tst	r3, #4096	; 0x1000
   57178:	bne	57198 <fputs@plt+0x46028>
   5717c:	ldr	r3, [sp, #40]	; 0x28
   57180:	cmp	r8, r3
   57184:	beq	56b4c <fputs@plt+0x459dc>
   57188:	add	r6, r6, #40	; 0x28
   5718c:	add	r7, r7, #40	; 0x28
   57190:	add	r8, r8, #1
   57194:	b	57160 <fputs@plt+0x45ff0>
   57198:	mov	r0, r6
   5719c:	bl	278e8 <fputs@plt+0x16778>
   571a0:	cmp	r0, #0
   571a4:	beq	5717c <fputs@plt+0x4600c>
   571a8:	b	5711c <fputs@plt+0x45fac>
   571ac:	ldr	r1, [r4, #4]
   571b0:	ldr	r0, [r4, #8]
   571b4:	mov	r3, #40	; 0x28
   571b8:	ldr	ip, [sp, #28]
   571bc:	mov	r2, #4096	; 0x1000
   571c0:	mla	r1, r3, r1, ip
   571c4:	mla	r0, r3, r0, ip
   571c8:	bl	24c08 <fputs@plt+0x13a98>
   571cc:	b	56b4c <fputs@plt+0x459dc>
   571d0:	ldr	r3, [r4, #4]
   571d4:	mov	r1, #40	; 0x28
   571d8:	ldr	r2, [sp, #28]
   571dc:	mul	r3, r1, r3
   571e0:	ldr	r0, [r4, #8]
   571e4:	ldr	ip, [sp, #28]
   571e8:	add	r2, r2, r3
   571ec:	mla	r0, r1, r0, ip
   571f0:	ldrd	r2, [r2]
   571f4:	bl	24b58 <fputs@plt+0x139e8>
   571f8:	b	56b4c <fputs@plt+0x459dc>
   571fc:	ldr	r3, [fp, #304]	; 0x130
   57200:	ldr	r1, [sp, #96]	; 0x60
   57204:	ldr	r0, [sp, #48]	; 0x30
   57208:	adds	r2, r3, #0
   5720c:	movne	r2, #1
   57210:	cmp	r1, r0
   57214:	movhi	r2, #0
   57218:	cmp	r2, #0
   5721c:	bne	572a4 <fputs@plt+0x46134>
   57220:	mov	r1, #0
   57224:	mov	r0, sl
   57228:	bl	38be0 <fputs@plt+0x27a70>
   5722c:	subs	r5, r0, #0
   57230:	bne	57a44 <fputs@plt+0x468d4>
   57234:	mov	r1, #1
   57238:	mov	r0, sl
   5723c:	bl	40020 <fputs@plt+0x2eeb0>
   57240:	ldr	r3, [sl, #72]	; 0x48
   57244:	ldr	r7, [r4, #4]
   57248:	add	r3, r3, #2
   5724c:	orr	r3, r3, #1
   57250:	str	r3, [sl, #72]	; 0x48
   57254:	ldr	r2, [sp, #28]
   57258:	mov	r3, #40	; 0x28
   5725c:	ldr	r6, [pc, #-1600]	; 56c24 <fputs@plt+0x45ab4>
   57260:	mla	r7, r3, r7, r2
   57264:	str	r7, [sl, #20]
   57268:	ldr	r3, [r4, #8]
   5726c:	cmp	r5, r3
   57270:	blt	572bc <fputs@plt+0x4614c>
   57274:	ldrb	r3, [fp, #69]	; 0x45
   57278:	cmp	r3, #0
   5727c:	bne	5711c <fputs@plt+0x45fac>
   57280:	ldr	r3, [sp, #32]
   57284:	mov	r5, #100	; 0x64
   57288:	sub	r4, r4, r3
   5728c:	asr	r2, r4, #2
   57290:	ldr	r4, [pc, #-1640]	; 56c30 <fputs@plt+0x45ac0>
   57294:	mul	r4, r4, r2
   57298:	add	r4, r4, #1
   5729c:	str	r4, [sl, #76]	; 0x4c
   572a0:	b	56e0c <fputs@plt+0x45c9c>
   572a4:	ldr	r0, [fp, #308]	; 0x134
   572a8:	blx	r3
   572ac:	cmp	r0, #0
   572b0:	beq	57220 <fputs@plt+0x460b0>
   572b4:	mov	r5, #9
   572b8:	b	57a44 <fputs@plt+0x468d4>
   572bc:	ldrh	r3, [r7, #8]
   572c0:	tst	r3, #4096	; 0x1000
   572c4:	bne	572ec <fputs@plt+0x4617c>
   572c8:	ldrh	r3, [r7, #8]
   572cc:	and	r3, r3, r6
   572d0:	cmp	r3, #2
   572d4:	bne	572e0 <fputs@plt+0x46170>
   572d8:	mov	r0, r7
   572dc:	bl	28cec <fputs@plt+0x17b7c>
   572e0:	add	r5, r5, #1
   572e4:	add	r7, r7, #40	; 0x28
   572e8:	b	57268 <fputs@plt+0x460f8>
   572ec:	mov	r0, r7
   572f0:	bl	278e8 <fputs@plt+0x16778>
   572f4:	cmp	r0, #0
   572f8:	beq	572c8 <fputs@plt+0x46158>
   572fc:	b	5711c <fputs@plt+0x45fac>
   57300:	ldr	r8, [r4, #4]
   57304:	ldr	r7, [r4, #8]
   57308:	mov	r3, #40	; 0x28
   5730c:	ldr	r2, [sp, #28]
   57310:	ldr	r6, [r4, #12]
   57314:	mla	r8, r3, r8, r2
   57318:	mla	r7, r3, r7, r2
   5731c:	mla	r6, r3, r6, r2
   57320:	ldrh	r2, [r8, #8]
   57324:	ldrh	r3, [r7, #8]
   57328:	orr	r3, r2, r3
   5732c:	tst	r3, #1
   57330:	beq	57340 <fputs@plt+0x461d0>
   57334:	mov	r0, r6
   57338:	bl	249f0 <fputs@plt+0x13880>
   5733c:	b	56b4c <fputs@plt+0x459dc>
   57340:	tst	r2, #16384	; 0x4000
   57344:	bne	573d0 <fputs@plt+0x46260>
   57348:	ldrh	r3, [r7, #8]
   5734c:	tst	r3, #16384	; 0x4000
   57350:	beq	57364 <fputs@plt+0x461f4>
   57354:	mov	r0, r7
   57358:	bl	27870 <fputs@plt+0x16700>
   5735c:	cmp	r0, #0
   57360:	bne	5711c <fputs@plt+0x45fac>
   57364:	ldrh	r2, [r8, #8]
   57368:	ands	r2, r2, #18
   5736c:	bne	57384 <fputs@plt+0x46214>
   57370:	ldr	r1, [sp, #36]	; 0x24
   57374:	mov	r0, r8
   57378:	bl	2bc28 <fputs@plt+0x1aab8>
   5737c:	cmp	r0, #0
   57380:	bne	5711c <fputs@plt+0x45fac>
   57384:	ldrh	r2, [r7, #8]
   57388:	ands	r2, r2, #18
   5738c:	bne	573a4 <fputs@plt+0x46234>
   57390:	ldr	r1, [sp, #36]	; 0x24
   57394:	mov	r0, r7
   57398:	bl	2bc28 <fputs@plt+0x1aab8>
   5739c:	cmp	r0, #0
   573a0:	bne	5711c <fputs@plt+0x45fac>
   573a4:	ldr	r3, [r7, #12]
   573a8:	ldr	r9, [r8, #12]
   573ac:	add	r9, r9, r3
   573b0:	ldr	r3, [fp, #92]	; 0x5c
   573b4:	cmp	r9, r3
   573b8:	ble	573e4 <fputs@plt+0x46274>
   573bc:	ldr	r1, [pc, #-1948]	; 56c28 <fputs@plt+0x45ab8>
   573c0:	mov	r0, sl
   573c4:	bl	38ba0 <fputs@plt+0x27a30>
   573c8:	mov	r5, #18
   573cc:	b	57a44 <fputs@plt+0x468d4>
   573d0:	mov	r0, r8
   573d4:	bl	27870 <fputs@plt+0x16700>
   573d8:	cmp	r0, #0
   573dc:	beq	57348 <fputs@plt+0x461d8>
   573e0:	b	5711c <fputs@plt+0x45fac>
   573e4:	sub	r2, r7, r6
   573e8:	add	r1, r9, #2
   573ec:	clz	r2, r2
   573f0:	mov	r0, r6
   573f4:	lsr	r2, r2, #5
   573f8:	bl	274f4 <fputs@plt+0x16384>
   573fc:	cmp	r0, #0
   57400:	bne	5711c <fputs@plt+0x45fac>
   57404:	ldrh	r3, [r6, #8]
   57408:	cmp	r7, r6
   5740c:	and	r3, r3, #15872	; 0x3e00
   57410:	orr	r3, r3, #2
   57414:	strh	r3, [r6, #8]
   57418:	beq	5742c <fputs@plt+0x462bc>
   5741c:	ldr	r2, [r7, #12]
   57420:	ldr	r1, [r7, #16]
   57424:	ldr	r0, [r6, #16]
   57428:	bl	10fe4 <memcpy@plt>
   5742c:	ldr	r3, [r7, #12]
   57430:	ldr	r0, [r6, #16]
   57434:	ldr	r2, [r8, #12]
   57438:	add	r0, r0, r3
   5743c:	ldr	r1, [r8, #16]
   57440:	bl	10fe4 <memcpy@plt>
   57444:	ldr	r3, [r6, #16]
   57448:	mov	r2, #0
   5744c:	strb	r2, [r3, r9]
   57450:	ldr	r3, [r6, #16]
   57454:	add	r3, r3, r9
   57458:	strb	r2, [r3, #1]
   5745c:	ldrh	r3, [r6, #8]
   57460:	str	r9, [r6, #12]
   57464:	orr	r3, r3, #512	; 0x200
   57468:	strh	r3, [r6, #8]
   5746c:	ldrb	r3, [sp, #36]	; 0x24
   57470:	strb	r3, [r6, #10]
   57474:	b	56b4c <fputs@plt+0x459dc>
   57478:	ldr	r3, [r4, #4]
   5747c:	mov	r6, #40	; 0x28
   57480:	ldr	r2, [sp, #28]
   57484:	mla	r3, r6, r3, r2
   57488:	mov	r0, r3
   5748c:	str	r3, [sp, #80]	; 0x50
   57490:	bl	17058 <fputs@plt+0x5ee8>
   57494:	ldr	r3, [r4, #8]
   57498:	ldr	r2, [sp, #28]
   5749c:	mla	r3, r6, r3, r2
   574a0:	str	r3, [sp, #100]	; 0x64
   574a4:	str	r0, [sp, #104]	; 0x68
   574a8:	mov	r0, r3
   574ac:	bl	17058 <fputs@plt+0x5ee8>
   574b0:	ldr	r3, [r4, #12]
   574b4:	ldr	r2, [sp, #28]
   574b8:	mla	r3, r6, r3, r2
   574bc:	ldr	r2, [sp, #100]	; 0x64
   574c0:	str	r3, [sp, #56]	; 0x38
   574c4:	ldr	r3, [sp, #80]	; 0x50
   574c8:	ldrh	r2, [r2, #8]
   574cc:	ldrh	r3, [r3, #8]
   574d0:	orr	r3, r3, r2
   574d4:	tst	r3, #1
   574d8:	str	r0, [sp, #108]	; 0x6c
   574dc:	bne	57828 <fputs@plt+0x466b8>
   574e0:	ldr	r3, [sp, #104]	; 0x68
   574e4:	and	r8, r3, r0
   574e8:	ands	r8, r8, #4
   574ec:	beq	57548 <fputs@plt+0x463d8>
   574f0:	ldr	r3, [sp, #80]	; 0x50
   574f4:	ldrd	r8, [r3]
   574f8:	ldr	r3, [sp, #100]	; 0x64
   574fc:	ldrd	r2, [r3]
   57500:	strd	r2, [sp, #40]	; 0x28
   57504:	strd	r2, [sp, #176]	; 0xb0
   57508:	ldrb	r3, [r4]
   5750c:	sub	r3, r3, #89	; 0x59
   57510:	cmp	r3, #3
   57514:	ldrls	pc, [pc, r3, lsl #2]
   57518:	b	57778 <fputs@plt+0x46608>
   5751c:	andeq	r7, r5, ip, lsr #10
   57520:	andeq	r7, r5, r4, lsl #11
   57524:	andeq	r7, r5, r0, asr #11
   57528:	andeq	r7, r5, ip, lsr #14
   5752c:	mov	r2, r8
   57530:	mov	r3, r9
   57534:	add	r0, sp, #176	; 0xb0
   57538:	bl	158c0 <fputs@plt+0x4750>
   5753c:	cmp	r0, #0
   57540:	beq	5767c <fputs@plt+0x4650c>
   57544:	mov	r8, #1
   57548:	ldr	r0, [sp, #80]	; 0x50
   5754c:	bl	1bc84 <fputs@plt+0xab14>
   57550:	ldr	r0, [sp, #100]	; 0x64
   57554:	vmov.f64	d8, d0
   57558:	bl	1bc84 <fputs@plt+0xab14>
   5755c:	ldrb	r3, [r4]
   57560:	sub	r3, r3, #89	; 0x59
   57564:	vmov.f64	d9, d0
   57568:	cmp	r3, #3
   5756c:	ldrls	pc, [pc, r3, lsl #2]
   57570:	b	57834 <fputs@plt+0x466c4>
   57574:	andeq	r7, r5, ip, lsr #15
   57578:	andeq	r7, r5, r8, lsl #16
   5757c:	andeq	r7, r5, r0, lsl r8
   57580:	andeq	r7, r5, r8, lsl r8
   57584:	cmp	r9, #-2147483648	; 0x80000000
   57588:	cmpeq	r8, #0
   5758c:	bne	575b4 <fputs@plt+0x46444>
   57590:	ldrd	r2, [sp, #40]	; 0x28
   57594:	cmp	r2, #0
   57598:	sbcs	r3, r3, #0
   5759c:	bge	57544 <fputs@plt+0x463d4>
   575a0:	ldrd	r2, [sp, #40]	; 0x28
   575a4:	adds	r2, r2, #0
   575a8:	adc	r3, r3, #-2147483648	; 0x80000000
   575ac:	strd	r2, [sp, #176]	; 0xb0
   575b0:	b	5767c <fputs@plt+0x4650c>
   575b4:	rsbs	r2, r8, #0
   575b8:	rsc	r3, r9, #0
   575bc:	b	57534 <fputs@plt+0x463c4>
   575c0:	ldr	r3, [sp, #44]	; 0x2c
   575c4:	asr	r1, r3, #31
   575c8:	ldrd	r2, [sp, #40]	; 0x28
   575cc:	adds	r2, r2, r1
   575d0:	ldrd	r0, [sp, #40]	; 0x28
   575d4:	adc	r3, r3, #0
   575d8:	str	r3, [sp, #72]	; 0x48
   575dc:	and	r1, r1, #-2147483648	; 0x80000000
   575e0:	asr	r3, r3, #31
   575e4:	cmp	r0, #0
   575e8:	str	r3, [sp, #76]	; 0x4c
   575ec:	sbcs	r3, r1, #0
   575f0:	bge	57604 <fputs@plt+0x46494>
   575f4:	subs	r0, r0, #1
   575f8:	mvn	r1, #0
   575fc:	adds	r0, r0, #1
   57600:	adc	r1, r1, #0
   57604:	asr	r2, r9, #31
   57608:	adds	r6, r8, r2
   5760c:	adc	r7, r9, #0
   57610:	mov	r3, r0
   57614:	mov	lr, r1
   57618:	mov	r0, r7
   5761c:	asr	r1, r7, #31
   57620:	cmp	r8, #0
   57624:	and	r7, r9, #-2147483648	; 0x80000000
   57628:	sbcs	r2, r7, #0
   5762c:	mov	r6, r8
   57630:	bge	57644 <fputs@plt+0x464d4>
   57634:	subs	r6, r8, #1
   57638:	mvn	r7, #0
   5763c:	adds	r6, r6, #1
   57640:	adc	r7, r7, #0
   57644:	mov	r2, r6
   57648:	mov	ip, r7
   5764c:	ldrd	r6, [sp, #72]	; 0x48
   57650:	orrs	r6, r6, r7
   57654:	bne	57708 <fputs@plt+0x46598>
   57658:	orrs	r6, r0, r1
   5765c:	bne	576a0 <fputs@plt+0x46530>
   57660:	ldr	r3, [sp, #44]	; 0x2c
   57664:	ldr	r2, [sp, #40]	; 0x28
   57668:	mul	r3, r8, r3
   5766c:	mla	r3, r2, r9, r3
   57670:	umull	r8, r9, r8, r2
   57674:	add	r9, r3, r9
   57678:	strd	r8, [sp, #176]	; 0xb0
   5767c:	ldrd	r2, [sp, #176]	; 0xb0
   57680:	ldr	r1, [sp, #56]	; 0x38
   57684:	strd	r2, [r1]
   57688:	ldrh	r3, [r1, #8]
   5768c:	mov	r2, r1
   57690:	and	r3, r3, #15872	; 0x3e00
   57694:	orr	r3, r3, #4
   57698:	strh	r3, [r1, #8]
   5769c:	b	56b4c <fputs@plt+0x459dc>
   576a0:	mul	r6, r3, r1
   576a4:	mla	r6, lr, r0, r6
   576a8:	umull	r0, r1, r3, r0
   576ac:	add	r1, r6, r1
   576b0:	mov	r7, #0
   576b4:	strd	r0, [sp, #248]	; 0xf8
   576b8:	ldrd	r0, [sp, #248]	; 0xf8
   576bc:	mvn	r6, #0
   576c0:	adds	r8, r0, #-2147483648	; 0x80000000
   576c4:	adc	r9, r1, #0
   576c8:	cmp	r9, r7
   576cc:	cmpeq	r8, r6
   576d0:	bhi	57544 <fputs@plt+0x463d4>
   576d4:	mul	ip, r3, ip
   576d8:	str	r0, [sp, #252]	; 0xfc
   576dc:	mla	lr, r2, lr, ip
   576e0:	umull	r2, r3, r3, r2
   576e4:	add	r0, sp, #432	; 0x1b0
   576e8:	mov	r1, #0
   576ec:	add	r3, lr, r3
   576f0:	str	r1, [r0, #-184]!	; 0xffffff48
   576f4:	bl	158c0 <fputs@plt+0x4750>
   576f8:	ldrd	r2, [sp, #248]	; 0xf8
   576fc:	cmp	r0, #0
   57700:	beq	575ac <fputs@plt+0x4643c>
   57704:	b	57544 <fputs@plt+0x463d4>
   57708:	orrs	r1, r0, r1
   5770c:	bne	57544 <fputs@plt+0x463d4>
   57710:	ldr	r1, [sp, #72]	; 0x48
   57714:	mul	r6, r1, ip
   57718:	ldr	r1, [sp, #76]	; 0x4c
   5771c:	mla	r6, r2, r1, r6
   57720:	ldr	r1, [sp, #72]	; 0x48
   57724:	umull	r0, r1, r1, r2
   57728:	b	576ac <fputs@plt+0x4653c>
   5772c:	orrs	r3, r8, r9
   57730:	beq	57828 <fputs@plt+0x466b8>
   57734:	ldrd	r2, [sp, #40]	; 0x28
   57738:	cmp	r3, #-2147483648	; 0x80000000
   5773c:	cmpeq	r2, #0
   57740:	and	r3, r8, r9
   57744:	moveq	r2, #1
   57748:	movne	r2, #0
   5774c:	cmn	r3, #1
   57750:	movne	r3, #0
   57754:	moveq	r3, #1
   57758:	tst	r2, r3
   5775c:	bne	57544 <fputs@plt+0x463d4>
   57760:	mov	r2, r8
   57764:	mov	r3, r9
   57768:	ldrd	r0, [sp, #40]	; 0x28
   5776c:	bl	710c4 <fputs@plt+0x5ff54>
   57770:	strd	r0, [sp, #176]	; 0xb0
   57774:	b	5767c <fputs@plt+0x4650c>
   57778:	orrs	r3, r8, r9
   5777c:	beq	57828 <fputs@plt+0x466b8>
   57780:	mvn	r3, #0
   57784:	cmp	r9, r3
   57788:	mvn	r2, #0
   5778c:	cmpeq	r8, r2
   57790:	moveq	r8, #1
   57794:	moveq	r9, #0
   57798:	mov	r2, r8
   5779c:	mov	r3, r9
   577a0:	ldrd	r0, [sp, #40]	; 0x28
   577a4:	bl	710c4 <fputs@plt+0x5ff54>
   577a8:	b	575ac <fputs@plt+0x4643c>
   577ac:	vadd.f64	d5, d8, d0
   577b0:	vmov.f64	d0, d5
   577b4:	bl	14b80 <fputs@plt+0x3a10>
   577b8:	cmp	r0, #0
   577bc:	bne	57828 <fputs@plt+0x466b8>
   577c0:	ldr	r3, [sp, #56]	; 0x38
   577c4:	ldr	r2, [sp, #56]	; 0x38
   577c8:	eor	r8, r8, #1
   577cc:	vstr	d5, [r3]
   577d0:	ldrh	r3, [r3, #8]
   577d4:	and	r3, r3, #15872	; 0x3e00
   577d8:	orr	r3, r3, #8
   577dc:	strh	r3, [r2, #8]
   577e0:	ldr	r3, [sp, #104]	; 0x68
   577e4:	ldr	r2, [sp, #108]	; 0x6c
   577e8:	orr	r3, r3, r2
   577ec:	uxth	r3, r3
   577f0:	eor	r3, r3, #8
   577f4:	ands	r3, r8, r3, lsr #3
   577f8:	beq	56b4c <fputs@plt+0x459dc>
   577fc:	ldr	r0, [sp, #56]	; 0x38
   57800:	bl	16d60 <fputs@plt+0x5bf0>
   57804:	b	56b4c <fputs@plt+0x459dc>
   57808:	vsub.f64	d5, d0, d8
   5780c:	b	577b0 <fputs@plt+0x46640>
   57810:	vmul.f64	d5, d8, d0
   57814:	b	577b0 <fputs@plt+0x46640>
   57818:	vcmp.f64	d8, d10
   5781c:	vmrs	APSR_nzcv, fpscr
   57820:	vdivne.f64	d5, d0, d8
   57824:	bne	577b0 <fputs@plt+0x46640>
   57828:	ldr	r0, [sp, #56]	; 0x38
   5782c:	bl	249f0 <fputs@plt+0x13880>
   57830:	b	56b4c <fputs@plt+0x459dc>
   57834:	vmov	r0, r1, d8
   57838:	bl	711e4 <fputs@plt+0x60074>
   5783c:	mov	r6, r0
   57840:	mov	r7, r1
   57844:	vmov	r0, r1, d9
   57848:	bl	711e4 <fputs@plt+0x60074>
   5784c:	orrs	r3, r6, r7
   57850:	strd	r0, [sp, #176]	; 0xb0
   57854:	beq	57828 <fputs@plt+0x466b8>
   57858:	mvn	r3, #0
   5785c:	cmp	r7, r3
   57860:	mvn	r2, #0
   57864:	cmpeq	r6, r2
   57868:	moveq	r6, #1
   5786c:	moveq	r7, #0
   57870:	mov	r2, r6
   57874:	mov	r3, r7
   57878:	bl	710c4 <fputs@plt+0x5ff54>
   5787c:	mov	r0, r2
   57880:	mov	r1, r3
   57884:	bl	71064 <fputs@plt+0x5fef4>
   57888:	vmov	d5, r0, r1
   5788c:	b	577b0 <fputs@plt+0x46640>
   57890:	ldr	r1, [r4, #4]
   57894:	cmp	r1, #0
   57898:	beq	56b4c <fputs@plt+0x459dc>
   5789c:	ldr	ip, [sp, #28]
   578a0:	mov	r0, #40	; 0x28
   578a4:	mov	r2, #0
   578a8:	mov	r3, #0
   578ac:	mla	r0, r0, r1, ip
   578b0:	bl	24b58 <fputs@plt+0x139e8>
   578b4:	b	56b4c <fputs@plt+0x459dc>
   578b8:	ldrb	r6, [r4, #3]
   578bc:	mov	r3, #0
   578c0:	mov	r0, fp
   578c4:	add	r2, r6, #7
   578c8:	lsl	r2, r2, #2
   578cc:	bl	1f8dc <fputs@plt+0xe76c>
   578d0:	cmp	r0, #0
   578d4:	beq	5711c <fputs@plt+0x45fac>
   578d8:	mov	r3, #0
   578dc:	str	r3, [r0]
   578e0:	ldr	r3, [r4, #16]
   578e4:	str	sl, [r0, #12]
   578e8:	str	r3, [r0, #4]
   578ec:	ldr	r3, [sp, #32]
   578f0:	strb	r6, [r0, #26]
   578f4:	sub	r3, r4, r3
   578f8:	asr	r2, r3, #2
   578fc:	ldr	r3, [pc, #-3284]	; 56c30 <fputs@plt+0x45ac0>
   57900:	mul	r3, r3, r2
   57904:	str	r3, [r0, #16]
   57908:	mvn	r3, #19
   5790c:	strb	r3, [r4, #1]
   57910:	mov	r3, #36	; 0x24
   57914:	str	r0, [r4, #16]
   57918:	strb	r3, [r4]
   5791c:	ldr	r7, [r4, #12]
   57920:	ldr	r3, [sp, #28]
   57924:	ldr	r6, [r4, #16]
   57928:	mov	r2, #40	; 0x28
   5792c:	mla	r7, r2, r7, r3
   57930:	ldr	r3, [r6]
   57934:	cmp	r7, r3
   57938:	bne	579c8 <fputs@plt+0x46858>
   5793c:	ldr	r2, [r6]
   57940:	mov	r0, r6
   57944:	ldrh	r3, [r2, #8]
   57948:	and	r3, r3, #15872	; 0x3e00
   5794c:	orr	r3, r3, #1
   57950:	strh	r3, [r2, #8]
   57954:	mov	r3, #0
   57958:	strb	r3, [r6, #25]
   5795c:	ldr	r3, [sp, #64]	; 0x40
   57960:	add	r2, r6, #28
   57964:	str	r3, [fp, #32]
   57968:	ldr	r3, [sp, #68]	; 0x44
   5796c:	str	r3, [fp, #36]	; 0x24
   57970:	ldr	r3, [r6, #4]
   57974:	ldrb	r1, [r6, #26]
   57978:	ldr	r3, [r3, #12]
   5797c:	blx	r3
   57980:	ldr	r3, [fp, #32]
   57984:	str	r3, [sp, #64]	; 0x40
   57988:	ldr	r3, [fp, #36]	; 0x24
   5798c:	str	r3, [sp, #68]	; 0x44
   57990:	ldrb	r3, [r6, #25]
   57994:	cmp	r3, #0
   57998:	bne	57a00 <fputs@plt+0x46890>
   5799c:	ldrh	r3, [r7, #8]
   579a0:	tst	r3, #18
   579a4:	beq	56b4c <fputs@plt+0x459dc>
   579a8:	ldr	r1, [sp, #36]	; 0x24
   579ac:	ldr	r0, [r6]
   579b0:	bl	28af0 <fputs@plt+0x17980>
   579b4:	ldr	r0, [r6]
   579b8:	bl	16e10 <fputs@plt+0x5ca0>
   579bc:	cmp	r0, #0
   579c0:	beq	56b4c <fputs@plt+0x459dc>
   579c4:	b	573bc <fputs@plt+0x4624c>
   579c8:	ldrb	r3, [r6, #26]
   579cc:	str	r7, [r6]
   579d0:	sub	r1, r3, #1
   579d4:	add	r3, r3, #6
   579d8:	add	r0, r6, r3, lsl #2
   579dc:	cmn	r1, #1
   579e0:	beq	5793c <fputs@plt+0x467cc>
   579e4:	ldr	r3, [r4, #8]
   579e8:	ldr	ip, [sp, #28]
   579ec:	add	r3, r1, r3
   579f0:	sub	r1, r1, #1
   579f4:	mla	r3, r2, r3, ip
   579f8:	str	r3, [r0], #-4
   579fc:	b	579dc <fputs@plt+0x4686c>
   57a00:	ldr	r3, [r6, #20]
   57a04:	cmp	r3, #0
   57a08:	beq	57a28 <fputs@plt+0x468b8>
   57a0c:	ldr	r0, [r6]
   57a10:	bl	2be94 <fputs@plt+0x1ad24>
   57a14:	ldr	r1, [pc, #-3568]	; 56c2c <fputs@plt+0x45abc>
   57a18:	mov	r2, r0
   57a1c:	mov	r0, sl
   57a20:	bl	38ba0 <fputs@plt+0x27a30>
   57a24:	ldr	r5, [r6, #20]
   57a28:	ldr	r3, [r4, #4]
   57a2c:	ldr	r2, [r6, #16]
   57a30:	add	r1, sl, #204	; 0xcc
   57a34:	mov	r0, fp
   57a38:	bl	1e2c4 <fputs@plt+0xd154>
   57a3c:	cmp	r5, #0
   57a40:	beq	5799c <fputs@plt+0x4682c>
   57a44:	ldrb	r3, [fp, #69]	; 0x45
   57a48:	ldr	r2, [pc, #-3608]	; 56c38 <fputs@plt+0x45ac8>
   57a4c:	cmp	r3, #0
   57a50:	movne	r5, #7
   57a54:	cmp	r5, r2
   57a58:	ldr	r3, [sl, #44]	; 0x2c
   57a5c:	clz	r3, r3
   57a60:	lsr	r3, r3, #5
   57a64:	moveq	r3, #0
   57a68:	cmp	r3, #0
   57a6c:	beq	57a88 <fputs@plt+0x46918>
   57a70:	mov	r0, r5
   57a74:	bl	1cf1c <fputs@plt+0xbdac>
   57a78:	ldr	r1, [pc, #-3668]	; 56c2c <fputs@plt+0x45abc>
   57a7c:	mov	r2, r0
   57a80:	mov	r0, sl
   57a84:	bl	38ba0 <fputs@plt+0x27a30>
   57a88:	mov	r1, r5
   57a8c:	mov	r0, fp
   57a90:	str	r5, [sl, #80]	; 0x50
   57a94:	bl	1af54 <fputs@plt+0x9de4>
   57a98:	ldr	r3, [sp, #32]
   57a9c:	ldr	r2, [pc, #-3700]	; 56c30 <fputs@plt+0x45ac0>
   57aa0:	sub	r4, r4, r3
   57aa4:	ldr	r3, [sl, #44]	; 0x2c
   57aa8:	asr	r4, r4, #2
   57aac:	str	r3, [sp]
   57ab0:	mul	r2, r2, r4
   57ab4:	ldr	r3, [sl, #168]	; 0xa8
   57ab8:	ldr	r1, [pc, #-3724]	; 56c34 <fputs@plt+0x45ac4>
   57abc:	mov	r0, r5
   57ac0:	bl	2e3c0 <fputs@plt+0x1d250>
   57ac4:	mov	r0, sl
   57ac8:	bl	47abc <fputs@plt+0x3694c>
   57acc:	ldr	r3, [pc, #-3740]	; 56c38 <fputs@plt+0x45ac8>
   57ad0:	cmp	r5, r3
   57ad4:	bne	57ae0 <fputs@plt+0x46970>
   57ad8:	mov	r0, fp
   57adc:	bl	1ae98 <fputs@plt+0x9d28>
   57ae0:	ldr	r3, [sp, #88]	; 0x58
   57ae4:	cmp	r3, #0
   57ae8:	beq	57af8 <fputs@plt+0x46988>
   57aec:	sub	r1, r3, #1
   57af0:	mov	r0, fp
   57af4:	bl	1f87c <fputs@plt+0xe70c>
   57af8:	mov	r5, #1
   57afc:	b	56e0c <fputs@plt+0x45c9c>
   57b00:	ldr	r6, [r4, #4]
   57b04:	ldr	r0, [r4, #8]
   57b08:	mov	r3, #40	; 0x28
   57b0c:	ldr	r2, [sp, #28]
   57b10:	ldr	r1, [sp, #28]
   57b14:	mla	r6, r3, r6, r2
   57b18:	mla	r0, r3, r0, r2
   57b1c:	ldr	r2, [r4, #12]
   57b20:	mla	r3, r3, r2, r1
   57b24:	ldrh	r2, [r0, #8]
   57b28:	str	r3, [sp, #40]	; 0x28
   57b2c:	ldrh	r3, [r6, #8]
   57b30:	orr	r3, r3, r2
   57b34:	tst	r3, #1
   57b38:	beq	57b48 <fputs@plt+0x469d8>
   57b3c:	ldr	r0, [sp, #40]	; 0x28
   57b40:	bl	249f0 <fputs@plt+0x13880>
   57b44:	b	56b4c <fputs@plt+0x459dc>
   57b48:	bl	1bb80 <fputs@plt+0xaa10>
   57b4c:	mov	r8, r0
   57b50:	mov	r0, r6
   57b54:	mov	r9, r1
   57b58:	bl	1bb80 <fputs@plt+0xaa10>
   57b5c:	ldrb	r3, [r4]
   57b60:	cmp	r3, #85	; 0x55
   57b64:	mov	r6, r0
   57b68:	mov	r7, r1
   57b6c:	andeq	r8, r8, r0
   57b70:	andeq	r9, r9, r1
   57b74:	beq	57c0c <fputs@plt+0x46a9c>
   57b78:	cmp	r3, #86	; 0x56
   57b7c:	orreq	r8, r8, r0
   57b80:	orreq	r9, r9, r1
   57b84:	beq	57c0c <fputs@plt+0x46a9c>
   57b88:	orrs	r2, r6, r7
   57b8c:	beq	57c0c <fputs@plt+0x46a9c>
   57b90:	cmp	r0, #0
   57b94:	sbcs	r2, r1, #0
   57b98:	bge	57be4 <fputs@plt+0x46a74>
   57b9c:	mvn	r2, #80	; 0x50
   57ba0:	sub	r2, r2, r3
   57ba4:	mvn	r0, #62	; 0x3e
   57ba8:	mvn	r1, #0
   57bac:	cmp	r6, r0
   57bb0:	uxtb	r3, r2
   57bb4:	sbcs	r2, r7, r1
   57bb8:	blt	57bf0 <fputs@plt+0x46a80>
   57bbc:	rsbs	r6, r6, #0
   57bc0:	cmp	r3, #87	; 0x57
   57bc4:	mov	r2, r6
   57bc8:	mov	r0, r8
   57bcc:	mov	r1, r9
   57bd0:	bne	57c2c <fputs@plt+0x46abc>
   57bd4:	bl	70cf0 <fputs@plt+0x5fb80>
   57bd8:	strd	r0, [sp, #56]	; 0x38
   57bdc:	ldrd	r8, [sp, #56]	; 0x38
   57be0:	b	57c0c <fputs@plt+0x46a9c>
   57be4:	cmp	r0, #64	; 0x40
   57be8:	sbcs	r2, r1, #0
   57bec:	blt	57bc0 <fputs@plt+0x46a50>
   57bf0:	cmp	r3, #87	; 0x57
   57bf4:	cmpne	r9, #0
   57bf8:	movge	r3, #1
   57bfc:	movlt	r3, #0
   57c00:	eor	r3, r3, #1
   57c04:	rsbs	r8, r3, #0
   57c08:	sbc	r9, r9, r9
   57c0c:	ldr	r3, [sp, #40]	; 0x28
   57c10:	ldr	r2, [sp, #40]	; 0x28
   57c14:	strd	r8, [r3]
   57c18:	ldrh	r3, [r3, #8]
   57c1c:	and	r3, r3, #15872	; 0x3e00
   57c20:	orr	r3, r3, #4
   57c24:	strh	r3, [r2, #8]
   57c28:	b	56b4c <fputs@plt+0x459dc>
   57c2c:	bl	70cd4 <fputs@plt+0x5fb64>
   57c30:	cmp	r8, #0
   57c34:	sbcs	r3, r9, #0
   57c38:	strd	r0, [sp, #56]	; 0x38
   57c3c:	bge	57bdc <fputs@plt+0x46a6c>
   57c40:	rsb	r2, r6, #64	; 0x40
   57c44:	mvn	r0, #0
   57c48:	mvn	r1, #0
   57c4c:	bl	70cf0 <fputs@plt+0x5fb80>
   57c50:	ldrd	r2, [sp, #56]	; 0x38
   57c54:	orr	r2, r2, r0
   57c58:	orr	r3, r3, r1
   57c5c:	strd	r2, [sp, #56]	; 0x38
   57c60:	b	57bdc <fputs@plt+0x46a6c>
   57c64:	ldr	r3, [r4, #4]
   57c68:	mov	r6, #40	; 0x28
   57c6c:	mul	r6, r6, r3
   57c70:	ldr	r3, [sp, #28]
   57c74:	add	r0, r3, r6
   57c78:	bl	1bc30 <fputs@plt+0xaac0>
   57c7c:	ldr	r3, [sp, #28]
   57c80:	ldr	r1, [r4, #8]
   57c84:	ldrd	r2, [r3, r6]
   57c88:	adds	r2, r2, r1
   57c8c:	adc	r3, r3, r1, asr #31
   57c90:	ldr	r1, [sp, #28]
   57c94:	strd	r2, [r1, r6]
   57c98:	b	56b4c <fputs@plt+0x459dc>
   57c9c:	ldr	r6, [r4, #4]
   57ca0:	mov	r3, #40	; 0x28
   57ca4:	ldr	r2, [sp, #28]
   57ca8:	mla	r6, r3, r6, r2
   57cac:	ldrh	r3, [r6, #8]
   57cb0:	tst	r3, #4
   57cb4:	bne	57ce8 <fputs@plt+0x46b78>
   57cb8:	ldr	r2, [sp, #36]	; 0x24
   57cbc:	mov	r1, #67	; 0x43
   57cc0:	mov	r0, r6
   57cc4:	bl	2d914 <fputs@plt+0x1c7a4>
   57cc8:	ldrh	r3, [r6, #8]
   57ccc:	tst	r3, #4
   57cd0:	bne	57ce8 <fputs@plt+0x46b78>
   57cd4:	ldr	r3, [r4, #8]
   57cd8:	cmp	r3, #0
   57cdc:	bne	56b38 <fputs@plt+0x459c8>
   57ce0:	mov	r5, #20
   57ce4:	b	57a44 <fputs@plt+0x468d4>
   57ce8:	ldrh	r3, [r6, #8]
   57cec:	and	r3, r3, #15872	; 0x3e00
   57cf0:	orr	r3, r3, #4
   57cf4:	strh	r3, [r6, #8]
   57cf8:	b	56b4c <fputs@plt+0x459dc>
   57cfc:	ldr	r6, [r4, #4]
   57d00:	mov	r3, #40	; 0x28
   57d04:	ldr	r2, [sp, #28]
   57d08:	mla	r6, r3, r6, r2
   57d0c:	ldrh	r3, [r6, #8]
   57d10:	tst	r3, #4
   57d14:	beq	56b4c <fputs@plt+0x459dc>
   57d18:	mov	r0, r6
   57d1c:	bl	1bc84 <fputs@plt+0xab14>
   57d20:	ldrh	r3, [r6, #8]
   57d24:	and	r3, r3, #15872	; 0x3e00
   57d28:	orr	r3, r3, #8
   57d2c:	strh	r3, [r6, #8]
   57d30:	vstr	d0, [r6]
   57d34:	b	56b4c <fputs@plt+0x459dc>
   57d38:	ldr	r6, [r4, #4]
   57d3c:	mov	r3, #40	; 0x28
   57d40:	ldr	r2, [sp, #28]
   57d44:	mla	r6, r3, r6, r2
   57d48:	ldrh	r5, [r6, #8]
   57d4c:	ands	r5, r5, #16384	; 0x4000
   57d50:	beq	57d60 <fputs@plt+0x46bf0>
   57d54:	mov	r0, r6
   57d58:	bl	27870 <fputs@plt+0x16700>
   57d5c:	mov	r5, r0
   57d60:	ldr	r2, [sp, #36]	; 0x24
   57d64:	ldrb	r1, [r4, #8]
   57d68:	mov	r0, r6
   57d6c:	bl	2d950 <fputs@plt+0x1c7e0>
   57d70:	cmp	r5, #0
   57d74:	beq	56b4c <fputs@plt+0x459dc>
   57d78:	b	57a44 <fputs@plt+0x468d4>
   57d7c:	ldr	r9, [r4, #4]
   57d80:	ldr	r8, [r4, #12]
   57d84:	ldr	r3, [sp, #28]
   57d88:	mov	r0, #40	; 0x28
   57d8c:	mla	r9, r0, r9, r3
   57d90:	mla	r8, r0, r8, r3
   57d94:	ldrh	r7, [r9, #8]
   57d98:	ldrb	r3, [r4, #3]
   57d9c:	ldrh	r6, [r8, #8]
   57da0:	orr	r1, r7, r6
   57da4:	ands	r1, r1, #1
   57da8:	beq	57e2c <fputs@plt+0x46cbc>
   57dac:	tst	r3, #128	; 0x80
   57db0:	beq	57df8 <fputs@plt+0x46c88>
   57db4:	tst	r7, #1
   57db8:	moveq	r0, #1
   57dbc:	beq	57dd0 <fputs@plt+0x46c60>
   57dc0:	add	r0, r0, #217	; 0xd9
   57dc4:	and	r0, r0, r6
   57dc8:	subs	r0, r0, #1
   57dcc:	movne	r0, #1
   57dd0:	ldrb	r3, [r4]
   57dd4:	sub	r3, r3, #78	; 0x4e
   57dd8:	cmp	r3, #4
   57ddc:	ldrls	pc, [pc, r3, lsl #2]
   57de0:	b	57f8c <fputs@plt+0x46e1c>
   57de4:	andeq	r7, r5, r0, ror #30
   57de8:	andeq	r7, r5, r0, lsl pc
   57dec:	andeq	r7, r5, ip, ror pc
   57df0:	andeq	r7, r5, ip, ror #30
   57df4:	muleq	r5, r0, pc	; <UNPREDICTABLE>
   57df8:	tst	r3, #32
   57dfc:	beq	57e20 <fputs@plt+0x46cb0>
   57e00:	ldr	r2, [r4, #8]
   57e04:	ldr	r3, [sp, #28]
   57e08:	mla	r2, r0, r2, r3
   57e0c:	ldrh	r3, [r2, #8]
   57e10:	and	r3, r3, #15872	; 0x3e00
   57e14:	orr	r3, r3, #1
   57e18:	strh	r3, [r2, #8]
   57e1c:	b	56b4c <fputs@plt+0x459dc>
   57e20:	tst	r3, #16
   57e24:	bne	56b38 <fputs@plt+0x459c8>
   57e28:	b	56b4c <fputs@plt+0x459dc>
   57e2c:	and	r3, r3, #71	; 0x47
   57e30:	cmp	r3, #66	; 0x42
   57e34:	bls	57ea8 <fputs@plt+0x46d38>
   57e38:	and	r3, r7, #14
   57e3c:	cmp	r3, #2
   57e40:	bne	57e4c <fputs@plt+0x46cdc>
   57e44:	mov	r0, r9
   57e48:	bl	16f88 <fputs@plt+0x5e18>
   57e4c:	and	r3, r6, #14
   57e50:	cmp	r3, #2
   57e54:	bne	57e64 <fputs@plt+0x46cf4>
   57e58:	mov	r1, #0
   57e5c:	mov	r0, r8
   57e60:	bl	16f88 <fputs@plt+0x5e18>
   57e64:	tst	r7, #16384	; 0x4000
   57e68:	beq	57e7c <fputs@plt+0x46d0c>
   57e6c:	mov	r0, r9
   57e70:	bl	27870 <fputs@plt+0x16700>
   57e74:	bic	r7, r7, #16384	; 0x4000
   57e78:	uxth	r7, r7
   57e7c:	tst	r6, #16384	; 0x4000
   57e80:	beq	57e94 <fputs@plt+0x46d24>
   57e84:	mov	r0, r8
   57e88:	bl	27870 <fputs@plt+0x16700>
   57e8c:	bic	r6, r6, #16384	; 0x4000
   57e90:	uxth	r6, r6
   57e94:	ldr	r2, [r4, #16]
   57e98:	mov	r1, r9
   57e9c:	mov	r0, r8
   57ea0:	bl	2d5e0 <fputs@plt+0x1c470>
   57ea4:	b	57dd0 <fputs@plt+0x46c60>
   57ea8:	bne	57e64 <fputs@plt+0x46cf4>
   57eac:	tst	r7, #2
   57eb0:	bne	57edc <fputs@plt+0x46d6c>
   57eb4:	tst	r7, #12
   57eb8:	beq	57edc <fputs@plt+0x46d6c>
   57ebc:	mov	r2, #1
   57ec0:	ldr	r1, [sp, #36]	; 0x24
   57ec4:	mov	r0, r9
   57ec8:	bl	2bc28 <fputs@plt+0x1aab8>
   57ecc:	ldrh	r3, [r9, #8]
   57ed0:	bic	r7, r7, #32256	; 0x7e00
   57ed4:	and	r3, r3, #32256	; 0x7e00
   57ed8:	orr	r7, r3, r7
   57edc:	tst	r6, #2
   57ee0:	bne	57e64 <fputs@plt+0x46cf4>
   57ee4:	tst	r6, #12
   57ee8:	beq	57e64 <fputs@plt+0x46cf4>
   57eec:	mov	r2, #1
   57ef0:	ldr	r1, [sp, #36]	; 0x24
   57ef4:	mov	r0, r8
   57ef8:	bl	2bc28 <fputs@plt+0x1aab8>
   57efc:	ldrh	r3, [r8, #8]
   57f00:	bic	r6, r6, #32256	; 0x7e00
   57f04:	and	r3, r3, #32256	; 0x7e00
   57f08:	orr	r6, r3, r6
   57f0c:	b	57e64 <fputs@plt+0x46cf4>
   57f10:	clz	r0, r0
   57f14:	lsr	r0, r0, #5
   57f18:	strh	r7, [r9, #8]
   57f1c:	strh	r6, [r8, #8]
   57f20:	ldrb	r3, [r4, #3]
   57f24:	tst	r3, #32
   57f28:	beq	57f98 <fputs@plt+0x46e28>
   57f2c:	ldr	r3, [r4, #8]
   57f30:	mov	r2, #40	; 0x28
   57f34:	mul	r2, r2, r3
   57f38:	ldr	r3, [sp, #28]
   57f3c:	add	r1, r3, r2
   57f40:	ldrh	r3, [r1, #8]
   57f44:	and	r3, r3, #15872	; 0x3e00
   57f48:	orr	r3, r3, #4
   57f4c:	strh	r3, [r1, #8]
   57f50:	ldr	r3, [sp, #28]
   57f54:	asr	r1, r0, #31
   57f58:	strd	r0, [r3, r2]
   57f5c:	b	56b4c <fputs@plt+0x459dc>
   57f60:	adds	r0, r0, #0
   57f64:	movne	r0, #1
   57f68:	b	57f18 <fputs@plt+0x46da8>
   57f6c:	cmp	r0, #0
   57f70:	movgt	r0, #0
   57f74:	movle	r0, #1
   57f78:	b	57f18 <fputs@plt+0x46da8>
   57f7c:	cmp	r0, #0
   57f80:	movle	r0, #0
   57f84:	movgt	r0, #1
   57f88:	b	57f18 <fputs@plt+0x46da8>
   57f8c:	mvn	r0, r0
   57f90:	lsr	r0, r0, #31
   57f94:	b	57f18 <fputs@plt+0x46da8>
   57f98:	cmp	r0, #0
   57f9c:	bne	56b38 <fputs@plt+0x459c8>
   57fa0:	b	56b4c <fputs@plt+0x459dc>
   57fa4:	ldr	r3, [r4, #16]
   57fa8:	add	r3, r3, #4
   57fac:	str	r3, [sp, #52]	; 0x34
   57fb0:	b	56b4c <fputs@plt+0x459dc>
   57fb4:	ldrb	r3, [r4, #3]
   57fb8:	ldr	r8, [r4, #16]
   57fbc:	mov	r6, #0
   57fc0:	tst	r3, #1
   57fc4:	ldr	r3, [sp, #52]	; 0x34
   57fc8:	moveq	r3, #0
   57fcc:	str	r3, [sp, #52]	; 0x34
   57fd0:	ldr	r3, [r4, #12]
   57fd4:	mov	r9, #40	; 0x28
   57fd8:	str	r3, [sp, #40]	; 0x28
   57fdc:	ldr	r3, [r4, #4]
   57fe0:	str	r3, [sp, #56]	; 0x38
   57fe4:	ldr	r3, [r4, #8]
   57fe8:	ldr	r2, [sp, #40]	; 0x28
   57fec:	cmp	r6, r2
   57ff0:	movge	r3, #0
   57ff4:	strge	r3, [sp, #52]	; 0x34
   57ff8:	bge	56b4c <fputs@plt+0x459dc>
   57ffc:	ldr	r2, [sp, #52]	; 0x34
   58000:	str	r3, [sp, #72]	; 0x48
   58004:	cmp	r2, #0
   58008:	moveq	r0, r6
   5800c:	ldrne	r0, [r2, r6, lsl #2]
   58010:	ldr	r2, [r8, #16]
   58014:	add	r1, r0, r3
   58018:	ldr	r3, [sp, #56]	; 0x38
   5801c:	ldrb	r7, [r2, r6]
   58020:	add	r0, r0, r3
   58024:	add	r2, r8, r6, lsl #2
   58028:	ldr	r3, [sp, #28]
   5802c:	ldr	r2, [r2, #20]
   58030:	mla	r1, r9, r1, r3
   58034:	mla	r0, r9, r0, r3
   58038:	bl	2d5e0 <fputs@plt+0x1c470>
   5803c:	subs	r3, r0, #0
   58040:	str	r3, [sp, #92]	; 0x5c
   58044:	ldr	r3, [sp, #72]	; 0x48
   58048:	beq	58068 <fputs@plt+0x46ef8>
   5804c:	cmp	r7, #0
   58050:	streq	r7, [sp, #52]	; 0x34
   58054:	rsbne	r3, r0, #0
   58058:	strne	r3, [sp, #92]	; 0x5c
   5805c:	movne	r3, #0
   58060:	strne	r3, [sp, #52]	; 0x34
   58064:	b	56b4c <fputs@plt+0x459dc>
   58068:	add	r6, r6, #1
   5806c:	b	57fe8 <fputs@plt+0x46e78>
   58070:	ldr	r3, [sp, #92]	; 0x5c
   58074:	mov	r2, #20
   58078:	cmp	r3, #0
   5807c:	ldrlt	r4, [r4, #4]
   58080:	ldrlt	r3, [sp, #32]
   58084:	mlalt	r4, r2, r4, r3
   58088:	sublt	r4, r4, #20
   5808c:	blt	56b4c <fputs@plt+0x459dc>
   58090:	ldreq	r4, [r4, #8]
   58094:	ldrne	r4, [r4, #12]
   58098:	ldr	r3, [sp, #32]
   5809c:	mla	r4, r2, r4, r3
   580a0:	sub	r4, r4, #20
   580a4:	b	56b4c <fputs@plt+0x459dc>
   580a8:	ldr	r0, [r4, #4]
   580ac:	mov	r3, #40	; 0x28
   580b0:	ldr	r2, [sp, #28]
   580b4:	mla	r0, r3, r0, r2
   580b8:	ldrh	r3, [r0, #8]
   580bc:	tst	r3, #1
   580c0:	movne	r6, #2
   580c4:	bne	580d8 <fputs@plt+0x46f68>
   580c8:	bl	1bb80 <fputs@plt+0xaa10>
   580cc:	orrs	r3, r0, r1
   580d0:	movne	r6, #1
   580d4:	moveq	r6, #0
   580d8:	ldr	r0, [r4, #8]
   580dc:	mov	r3, #40	; 0x28
   580e0:	ldr	r2, [sp, #28]
   580e4:	mla	r0, r3, r0, r2
   580e8:	ldrh	r3, [r0, #8]
   580ec:	tst	r3, #1
   580f0:	movne	r1, #2
   580f4:	bne	58108 <fputs@plt+0x46f98>
   580f8:	bl	1bb80 <fputs@plt+0xaa10>
   580fc:	orrs	r3, r0, r1
   58100:	movne	r1, #1
   58104:	moveq	r1, #0
   58108:	ldrb	r3, [r4]
   5810c:	lsl	r2, r6, #1
   58110:	add	r6, r2, r6
   58114:	cmp	r3, #72	; 0x48
   58118:	ldr	r3, [pc, #3956]	; 59094 <fputs@plt+0x47f24>
   5811c:	mov	ip, #40	; 0x28
   58120:	add	r3, r3, r6
   58124:	add	r3, r3, r1
   58128:	ldrbeq	r0, [r3, #3988]	; 0xf94
   5812c:	ldrbne	r0, [r3, #3997]	; 0xf9d
   58130:	ldr	r3, [r4, #12]
   58134:	cmp	r0, #2
   58138:	mul	ip, ip, r3
   5813c:	ldr	r3, [sp, #28]
   58140:	add	r2, r3, ip
   58144:	ldrh	r3, [r2, #8]
   58148:	andeq	r3, r3, #15872	; 0x3e00
   5814c:	orreq	r3, r3, #1
   58150:	strheq	r3, [r2, #8]
   58154:	beq	56b4c <fputs@plt+0x459dc>
   58158:	ldr	lr, [sp, #28]
   5815c:	asr	r1, r0, #31
   58160:	and	r3, r3, #15872	; 0x3e00
   58164:	orr	r3, r3, #4
   58168:	strd	r0, [lr, ip]
   5816c:	strh	r3, [r2, #8]
   58170:	b	56b4c <fputs@plt+0x459dc>
   58174:	ldr	r7, [r4, #4]
   58178:	ldr	r3, [sp, #28]
   5817c:	mov	r6, #40	; 0x28
   58180:	mla	r7, r6, r7, r3
   58184:	ldr	r3, [r4, #8]
   58188:	mul	r6, r6, r3
   5818c:	ldr	r3, [sp, #28]
   58190:	add	r8, r3, r6
   58194:	mov	r0, r8
   58198:	bl	249f0 <fputs@plt+0x13880>
   5819c:	ldrh	r3, [r7, #8]
   581a0:	tst	r3, #1
   581a4:	bne	56b4c <fputs@plt+0x459dc>
   581a8:	mov	r3, #4
   581ac:	strh	r3, [r8, #8]
   581b0:	mov	r0, r7
   581b4:	bl	1bb80 <fputs@plt+0xaa10>
   581b8:	orrs	r3, r0, r1
   581bc:	ldr	r1, [sp, #28]
   581c0:	moveq	r2, #1
   581c4:	movne	r2, #0
   581c8:	mov	r3, #0
   581cc:	strd	r2, [r1, r6]
   581d0:	b	56b4c <fputs@plt+0x459dc>
   581d4:	ldr	r7, [r4, #4]
   581d8:	ldr	r3, [sp, #28]
   581dc:	mov	r6, #40	; 0x28
   581e0:	mla	r7, r6, r7, r3
   581e4:	ldr	r3, [r4, #8]
   581e8:	mul	r6, r6, r3
   581ec:	ldr	r3, [sp, #28]
   581f0:	add	r8, r3, r6
   581f4:	mov	r0, r8
   581f8:	bl	249f0 <fputs@plt+0x13880>
   581fc:	ldrh	r3, [r7, #8]
   58200:	tst	r3, #1
   58204:	bne	56b4c <fputs@plt+0x459dc>
   58208:	mov	r3, #4
   5820c:	strh	r3, [r8, #8]
   58210:	mov	r0, r7
   58214:	bl	1bb80 <fputs@plt+0xaa10>
   58218:	ldr	r3, [sp, #28]
   5821c:	mvn	r0, r0
   58220:	mvn	r1, r1
   58224:	strd	r0, [r3, r6]
   58228:	b	56b4c <fputs@plt+0x459dc>
   5822c:	ldr	r2, [sl, #200]	; 0xc8
   58230:	ldr	r3, [r4, #4]
   58234:	ldrb	r1, [r2, r3]
   58238:	cmp	r1, #0
   5823c:	moveq	r1, #1
   58240:	strbeq	r1, [r2, r3]
   58244:	beq	56b4c <fputs@plt+0x459dc>
   58248:	b	56b38 <fputs@plt+0x459c8>
   5824c:	ldr	r0, [r4, #4]
   58250:	mov	r3, #40	; 0x28
   58254:	ldr	r2, [sp, #28]
   58258:	mla	r0, r3, r0, r2
   5825c:	ldrh	r3, [r0, #8]
   58260:	tst	r3, #1
   58264:	ldrne	r3, [r4, #12]
   58268:	bne	5828c <fputs@plt+0x4711c>
   5826c:	bl	1bc84 <fputs@plt+0xab14>
   58270:	ldrb	r3, [r4]
   58274:	cmp	r3, #46	; 0x2e
   58278:	vcmp.f64	d0, #0.0
   5827c:	beq	58294 <fputs@plt+0x47124>
   58280:	vmrs	APSR_nzcv, fpscr
   58284:	movne	r3, #1
   58288:	moveq	r3, #0
   5828c:	cmp	r3, #0
   58290:	b	57f9c <fputs@plt+0x46e2c>
   58294:	vmrs	APSR_nzcv, fpscr
   58298:	moveq	r3, #1
   5829c:	movne	r3, #0
   582a0:	b	5828c <fputs@plt+0x4711c>
   582a4:	ldr	r3, [r4, #4]
   582a8:	mov	r2, #40	; 0x28
   582ac:	ldr	r1, [sp, #28]
   582b0:	mla	r3, r2, r3, r1
   582b4:	ldrh	r3, [r3, #8]
   582b8:	tst	r3, #1
   582bc:	b	57e24 <fputs@plt+0x46cb4>
   582c0:	ldr	r3, [r4, #4]
   582c4:	mov	r2, #40	; 0x28
   582c8:	ldr	r1, [sp, #28]
   582cc:	mla	r3, r2, r3, r1
   582d0:	ldrh	r3, [r3, #8]
   582d4:	tst	r3, #1
   582d8:	beq	56b38 <fputs@plt+0x459c8>
   582dc:	b	56b4c <fputs@plt+0x459dc>
   582e0:	ldr	r3, [sl, #56]	; 0x38
   582e4:	ldr	r2, [r4, #4]
   582e8:	ldr	r6, [r3, r2, lsl #2]
   582ec:	ldr	r3, [r4, #8]
   582f0:	str	r3, [sp, #80]	; 0x50
   582f4:	ldrb	r3, [r6]
   582f8:	cmp	r3, #0
   582fc:	bne	58338 <fputs@plt+0x471c8>
   58300:	ldrb	r5, [r6, #3]
   58304:	cmp	r5, #0
   58308:	beq	58420 <fputs@plt+0x472b0>
   5830c:	ldr	r2, [r6, #52]	; 0x34
   58310:	cmp	r2, #0
   58314:	beq	58340 <fputs@plt+0x471d0>
   58318:	ldr	r1, [sp, #80]	; 0x50
   5831c:	add	r1, r1, #1
   58320:	ldr	r2, [r2, r1, lsl #2]
   58324:	cmp	r2, #0
   58328:	ble	58340 <fputs@plt+0x471d0>
   5832c:	ldr	r6, [r6, #48]	; 0x30
   58330:	sub	r2, r2, #1
   58334:	str	r2, [sp, #80]	; 0x50
   58338:	mov	r5, #0
   5833c:	b	5834c <fputs@plt+0x471dc>
   58340:	mov	r0, r6
   58344:	bl	445e8 <fputs@plt+0x33478>
   58348:	mov	r5, r0
   5834c:	ldr	r7, [r4, #12]
   58350:	ldr	r2, [sp, #28]
   58354:	mov	r3, #40	; 0x28
   58358:	cmp	r5, #0
   5835c:	mla	r7, r3, r7, r2
   58360:	ldr	r2, [r6, #76]	; 0x4c
   58364:	ldr	r8, [r6, #16]
   58368:	str	r2, [sp, #40]	; 0x28
   5836c:	bne	588cc <fputs@plt+0x4775c>
   58370:	ldr	r1, [r6, #56]	; 0x38
   58374:	ldr	r2, [sl, #72]	; 0x48
   58378:	cmp	r1, r2
   5837c:	beq	5851c <fputs@plt+0x473ac>
   58380:	ldrb	r2, [r6, #2]
   58384:	cmp	r2, #0
   58388:	beq	58448 <fputs@plt+0x472d8>
   5838c:	ldrb	r2, [r6]
   58390:	cmp	r2, #3
   58394:	bne	5843c <fputs@plt+0x472cc>
   58398:	ldr	r2, [sp, #28]
   5839c:	mla	r3, r8, r3, r2
   583a0:	ldr	r9, [r3, #12]
   583a4:	ldr	r3, [r3, #16]
   583a8:	str	r9, [r6, #64]	; 0x40
   583ac:	str	r9, [r6, #60]	; 0x3c
   583b0:	str	r3, [r6, #72]	; 0x48
   583b4:	ldr	r0, [r6, #72]	; 0x48
   583b8:	ldr	r3, [sl, #72]	; 0x48
   583bc:	str	r3, [r6, #56]	; 0x38
   583c0:	ldrb	r3, [r0]
   583c4:	tst	r3, #128	; 0x80
   583c8:	streq	r3, [sp, #144]	; 0x90
   583cc:	moveq	r0, #1
   583d0:	beq	583dc <fputs@plt+0x4726c>
   583d4:	add	r1, sp, #144	; 0x90
   583d8:	bl	1b028 <fputs@plt+0x9eb8>
   583dc:	str	r0, [r6, #68]	; 0x44
   583e0:	ldr	r1, [sp, #40]	; 0x28
   583e4:	ldr	r3, [sp, #144]	; 0x90
   583e8:	mov	r2, #0
   583ec:	strh	r2, [r6, #14]
   583f0:	str	r3, [r1]
   583f4:	ldr	r3, [sp, #144]	; 0x90
   583f8:	cmp	r3, r9
   583fc:	bhi	584e8 <fputs@plt+0x47378>
   58400:	ldr	r3, [sp, #40]	; 0x28
   58404:	ldr	r2, [r6, #68]	; 0x44
   58408:	ldr	r3, [r3]
   5840c:	cmp	r2, r3
   58410:	bcc	585ac <fputs@plt+0x4743c>
   58414:	mov	r3, #0
   58418:	str	r3, [sp, #176]	; 0xb0
   5841c:	b	58770 <fputs@plt+0x47600>
   58420:	ldr	r3, [r6, #16]
   58424:	ldrb	r3, [r3, #66]	; 0x42
   58428:	cmp	r3, #1
   5842c:	beq	5834c <fputs@plt+0x471dc>
   58430:	mov	r0, r6
   58434:	bl	44590 <fputs@plt+0x33420>
   58438:	b	58348 <fputs@plt+0x471d8>
   5843c:	mov	r0, r7
   58440:	bl	249f0 <fputs@plt+0x13880>
   58444:	b	56b4c <fputs@plt+0x459dc>
   58448:	ldrb	r3, [r6, #4]
   5844c:	mov	r0, r8
   58450:	cmp	r3, #0
   58454:	bne	584b0 <fputs@plt+0x47340>
   58458:	bl	1a2c8 <fputs@plt+0x9158>
   5845c:	ldrsb	r3, [r8, #68]	; 0x44
   58460:	ldr	r2, [r8, #24]
   58464:	ldr	r1, [r8, #16]
   58468:	add	r3, r3, #30
   5846c:	ldr	r3, [r8, r3, lsl #2]
   58470:	ldr	r9, [r3, #60]	; 0x3c
   58474:	sub	r3, r9, r2
   58478:	ldrh	r9, [r8, #32]
   5847c:	str	r2, [r6, #72]	; 0x48
   58480:	str	r1, [r6, #60]	; 0x3c
   58484:	cmp	r9, r3
   58488:	movcs	r9, r3
   5848c:	ldr	r3, [r6, #60]	; 0x3c
   58490:	cmp	r3, r9
   58494:	strls	r3, [r6, #64]	; 0x40
   58498:	bls	583b4 <fputs@plt+0x47244>
   5849c:	ldr	r2, [fp, #92]	; 0x5c
   584a0:	cmp	r3, r2
   584a4:	bhi	573bc <fputs@plt+0x4624c>
   584a8:	str	r9, [r6, #64]	; 0x40
   584ac:	b	583b4 <fputs@plt+0x47244>
   584b0:	bl	1a2c8 <fputs@plt+0x9158>
   584b4:	ldr	r3, [r8, #28]
   584b8:	ldr	r2, [r8, #24]
   584bc:	str	r3, [r6, #60]	; 0x3c
   584c0:	ldrsb	r3, [r8, #68]	; 0x44
   584c4:	add	r3, r3, #30
   584c8:	ldr	r3, [r8, r3, lsl #2]
   584cc:	ldr	r9, [r3, #60]	; 0x3c
   584d0:	sub	r3, r9, r2
   584d4:	ldrh	r9, [r8, #32]
   584d8:	str	r2, [r6, #72]	; 0x48
   584dc:	cmp	r9, r3
   584e0:	movcs	r9, r3
   584e4:	b	5848c <fputs@plt+0x4731c>
   584e8:	str	r2, [r6, #72]	; 0x48
   584ec:	str	r2, [r6, #64]	; 0x40
   584f0:	ldr	r2, [pc, #2976]	; 59098 <fputs@plt+0x47f28>
   584f4:	cmp	r3, r2
   584f8:	bls	5850c <fputs@plt+0x4739c>
   584fc:	ldr	r0, [pc, #2968]	; 5909c <fputs@plt+0x47f2c>
   58500:	bl	2f3e4 <fputs@plt+0x1e274>
   58504:	mov	r5, r0
   58508:	b	57a44 <fputs@plt+0x468d4>
   5850c:	ldr	r2, [r6, #60]	; 0x3c
   58510:	cmp	r3, r2
   58514:	bls	58400 <fputs@plt+0x47290>
   58518:	b	584fc <fputs@plt+0x4738c>
   5851c:	ldrh	r3, [r6, #14]
   58520:	ldr	r2, [sp, #80]	; 0x50
   58524:	cmp	r3, r2
   58528:	ble	58400 <fputs@plt+0x47290>
   5852c:	ldr	r3, [sp, #80]	; 0x50
   58530:	add	r3, r3, #20
   58534:	ldr	r3, [r6, r3, lsl #2]
   58538:	str	r3, [sp, #176]	; 0xb0
   5853c:	ldrh	r2, [r7, #8]
   58540:	ldr	r3, [pc, #2904]	; 590a0 <fputs@plt+0x47f30>
   58544:	and	r3, r3, r2
   58548:	cmp	r3, #0
   5854c:	beq	58558 <fputs@plt+0x473e8>
   58550:	mov	r0, r7
   58554:	bl	249f0 <fputs@plt+0x13880>
   58558:	ldrb	r3, [sp, #36]	; 0x24
   5855c:	ldr	r0, [sp, #40]	; 0x28
   58560:	strb	r3, [r7, #10]
   58564:	ldr	r3, [sp, #80]	; 0x50
   58568:	ldr	r2, [r6, #64]	; 0x40
   5856c:	add	r3, r3, #1
   58570:	lsl	r1, r3, #2
   58574:	ldr	r3, [r0, r3, lsl #2]
   58578:	cmp	r2, r3
   5857c:	bcc	58834 <fputs@plt+0x476c4>
   58580:	add	r1, r0, r1
   58584:	ldr	r9, [r6, #72]	; 0x48
   58588:	ldr	r3, [r1, #-4]
   5858c:	ldr	r1, [sp, #176]	; 0xb0
   58590:	add	r9, r9, r3
   58594:	cmp	r1, #11
   58598:	bhi	587ac <fputs@plt+0x4763c>
   5859c:	mov	r2, r7
   585a0:	mov	r0, r9
   585a4:	bl	19720 <fputs@plt+0x85b0>
   585a8:	b	56b4c <fputs@plt+0x459dc>
   585ac:	ldr	r3, [r6, #72]	; 0x48
   585b0:	cmp	r3, #0
   585b4:	str	r3, [sp, #56]	; 0x38
   585b8:	bne	58604 <fputs@plt+0x47494>
   585bc:	add	r9, sp, #248	; 0xf8
   585c0:	mov	r1, r3
   585c4:	mov	r2, #40	; 0x28
   585c8:	mov	r0, r9
   585cc:	bl	10f48 <memset@plt>
   585d0:	ldr	r2, [sp, #40]	; 0x28
   585d4:	ldrb	r3, [r6, #4]
   585d8:	ldr	r1, [sp, #56]	; 0x38
   585dc:	str	r9, [sp]
   585e0:	clz	r3, r3
   585e4:	ldr	r2, [r2]
   585e8:	lsr	r3, r3, #5
   585ec:	mov	r0, r8
   585f0:	bl	4474c <fputs@plt+0x335dc>
   585f4:	cmp	r0, #0
   585f8:	bne	58504 <fputs@plt+0x47394>
   585fc:	ldr	r3, [sp, #264]	; 0x108
   58600:	str	r3, [sp, #56]	; 0x38
   58604:	ldrh	ip, [r6, #14]
   58608:	ldr	r3, [sp, #40]	; 0x28
   5860c:	ldr	r9, [r6, #68]	; 0x44
   58610:	ldr	r2, [sp, #56]	; 0x38
   58614:	ldr	r3, [r3, ip, lsl #2]
   58618:	mov	r1, #0
   5861c:	mov	r0, r3
   58620:	ldr	r3, [sp, #56]	; 0x38
   58624:	strd	r0, [sp, #72]	; 0x48
   58628:	add	r9, r3, r9
   5862c:	ldr	r3, [sp, #40]	; 0x28
   58630:	ldr	r3, [r3]
   58634:	add	r3, r2, r3
   58638:	str	r3, [sp, #100]	; 0x64
   5863c:	add	r3, ip, #20
   58640:	add	lr, r6, r3, lsl #2
   58644:	ldrb	r1, [r9]
   58648:	cmp	r1, #127	; 0x7f
   5864c:	str	r1, [sp, #176]	; 0xb0
   58650:	bhi	586f0 <fputs@plt+0x47580>
   58654:	ldr	r3, [pc, #2616]	; 59094 <fputs@plt+0x47f24>
   58658:	add	r9, r9, #1
   5865c:	add	r1, r3, r1
   58660:	ldrd	r2, [sp, #72]	; 0x48
   58664:	ldrb	r0, [r1, #820]	; 0x334
   58668:	mov	r1, #0
   5866c:	adds	r2, r2, r0
   58670:	adc	r3, r3, r1
   58674:	strd	r2, [sp, #72]	; 0x48
   58678:	ldr	r1, [sp, #176]	; 0xb0
   5867c:	ldr	r3, [sp, #40]	; 0x28
   58680:	add	ip, ip, #1
   58684:	ldr	r2, [sp, #72]	; 0x48
   58688:	str	r1, [lr], #4
   5868c:	ldr	r1, [sp, #80]	; 0x50
   58690:	str	r2, [r3, ip, lsl #2]
   58694:	ldr	r3, [sp, #100]	; 0x64
   58698:	cmp	ip, r1
   5869c:	movgt	r1, #0
   586a0:	movle	r1, #1
   586a4:	cmp	r9, r3
   586a8:	movcs	r1, #0
   586ac:	cmp	r1, #0
   586b0:	bne	58644 <fputs@plt+0x474d4>
   586b4:	ldr	r3, [sp, #56]	; 0x38
   586b8:	strh	ip, [r6, #14]
   586bc:	sub	r3, r9, r3
   586c0:	str	r3, [r6, #68]	; 0x44
   586c4:	ldr	r3, [sp, #100]	; 0x64
   586c8:	cmp	r9, r3
   586cc:	bcc	58744 <fputs@plt+0x475d4>
   586d0:	bls	5872c <fputs@plt+0x475bc>
   586d4:	ldr	r3, [r6, #72]	; 0x48
   586d8:	cmp	r3, #0
   586dc:	bne	586e8 <fputs@plt+0x47578>
   586e0:	add	r0, sp, #248	; 0xf8
   586e4:	bl	24774 <fputs@plt+0x13604>
   586e8:	ldr	r0, [pc, #2484]	; 590a4 <fputs@plt+0x47f34>
   586ec:	b	58500 <fputs@plt+0x47390>
   586f0:	add	r1, sp, #176	; 0xb0
   586f4:	mov	r0, r9
   586f8:	str	lr, [sp, #108]	; 0x6c
   586fc:	str	ip, [sp, #104]	; 0x68
   58700:	bl	1b028 <fputs@plt+0x9eb8>
   58704:	add	r9, r9, r0
   58708:	ldr	r0, [sp, #176]	; 0xb0
   5870c:	bl	16f44 <fputs@plt+0x5dd4>
   58710:	ldrd	r2, [sp, #72]	; 0x48
   58714:	ldr	lr, [sp, #108]	; 0x6c
   58718:	ldr	ip, [sp, #104]	; 0x68
   5871c:	adds	r2, r2, r0
   58720:	adc	r3, r3, #0
   58724:	strd	r2, [sp, #72]	; 0x48
   58728:	b	58678 <fputs@plt+0x47508>
   5872c:	ldrd	r0, [sp, #72]	; 0x48
   58730:	ldr	r2, [r6, #60]	; 0x3c
   58734:	mov	r3, #0
   58738:	cmp	r1, r3
   5873c:	cmpeq	r0, r2
   58740:	bne	586d4 <fputs@plt+0x47564>
   58744:	ldrd	r0, [sp, #72]	; 0x48
   58748:	ldr	r2, [r6, #60]	; 0x3c
   5874c:	mov	r3, #0
   58750:	cmp	r1, r3
   58754:	cmpeq	r0, r2
   58758:	bhi	586d4 <fputs@plt+0x47564>
   5875c:	ldr	r3, [r6, #72]	; 0x48
   58760:	cmp	r3, #0
   58764:	bne	58770 <fputs@plt+0x47600>
   58768:	add	r0, sp, #248	; 0xf8
   5876c:	bl	24774 <fputs@plt+0x13604>
   58770:	ldrh	r3, [r6, #14]
   58774:	ldr	r2, [sp, #80]	; 0x50
   58778:	cmp	r3, r2
   5877c:	bgt	5853c <fputs@plt+0x473cc>
   58780:	ldrsb	r3, [r4, #1]
   58784:	cmn	r3, #8
   58788:	bne	587a0 <fputs@plt+0x47630>
   5878c:	mov	r2, #2048	; 0x800
   58790:	ldr	r1, [r4, #16]
   58794:	mov	r0, r7
   58798:	bl	24c08 <fputs@plt+0x13a98>
   5879c:	b	56b4c <fputs@plt+0x459dc>
   587a0:	mov	r0, r7
   587a4:	bl	249f0 <fputs@plt+0x13880>
   587a8:	b	56b4c <fputs@plt+0x459dc>
   587ac:	sub	r6, r1, #12
   587b0:	ldr	r3, [r7, #24]
   587b4:	lsr	r8, r6, #1
   587b8:	add	r2, r8, #1
   587bc:	cmp	r2, r3
   587c0:	str	r8, [r7, #12]
   587c4:	ldrlt	r3, [r7, #20]
   587c8:	strlt	r3, [r7, #16]
   587cc:	blt	587f0 <fputs@plt+0x47680>
   587d0:	mov	r3, #1
   587d4:	strh	r3, [r7, #8]
   587d8:	mov	r2, #0
   587dc:	add	r1, r8, #2
   587e0:	mov	r0, r7
   587e4:	bl	274f4 <fputs@plt+0x16384>
   587e8:	cmp	r0, #0
   587ec:	bne	5711c <fputs@plt+0x45fac>
   587f0:	mov	r2, r8
   587f4:	mov	r1, r9
   587f8:	ldr	r0, [r7, #16]
   587fc:	bl	10fe4 <memcpy@plt>
   58800:	ldr	r3, [r7, #16]
   58804:	mov	r2, #0
   58808:	strb	r2, [r3, r6, lsr #1]
   5880c:	ldr	r3, [r7, #16]
   58810:	add	r8, r3, r8
   58814:	strb	r2, [r8, #1]
   58818:	ldr	r3, [sp, #176]	; 0xb0
   5881c:	ldr	r2, [pc, #2180]	; 590a8 <fputs@plt+0x47f38>
   58820:	and	r3, r3, #1
   58824:	lsl	r3, r3, #1
   58828:	ldrh	r3, [r2, r3]
   5882c:	strh	r3, [r7, #8]
   58830:	b	56b4c <fputs@plt+0x459dc>
   58834:	ldrb	r3, [r4, #3]
   58838:	tst	r3, #192	; 0xc0
   5883c:	beq	5885c <fputs@plt+0x476ec>
   58840:	ldr	r2, [sp, #176]	; 0xb0
   58844:	cmp	r2, #11
   58848:	bls	58854 <fputs@plt+0x476e4>
   5884c:	tst	r2, #1
   58850:	beq	5886c <fputs@plt+0x476fc>
   58854:	tst	r3, #128	; 0x80
   58858:	bne	5886c <fputs@plt+0x476fc>
   5885c:	ldr	r0, [sp, #176]	; 0xb0
   58860:	bl	16f44 <fputs@plt+0x5dd4>
   58864:	subs	r2, r0, #0
   58868:	bne	58880 <fputs@plt+0x47710>
   5886c:	mov	r2, r7
   58870:	ldr	r1, [sp, #176]	; 0xb0
   58874:	ldr	r0, [pc, #2096]	; 590ac <fputs@plt+0x47f3c>
   58878:	bl	19720 <fputs@plt+0x85b0>
   5887c:	b	56b4c <fputs@plt+0x459dc>
   58880:	ldr	r0, [sp, #40]	; 0x28
   58884:	ldrb	r3, [r6, #4]
   58888:	add	r1, r0, r1
   5888c:	str	r7, [sp]
   58890:	clz	r3, r3
   58894:	ldr	r1, [r1, #-4]
   58898:	lsr	r3, r3, #5
   5889c:	mov	r0, r8
   588a0:	bl	4474c <fputs@plt+0x335dc>
   588a4:	cmp	r0, #0
   588a8:	bne	58504 <fputs@plt+0x47394>
   588ac:	mov	r2, r7
   588b0:	ldr	r1, [sp, #176]	; 0xb0
   588b4:	ldr	r0, [r7, #16]
   588b8:	bl	19720 <fputs@plt+0x85b0>
   588bc:	ldrh	r3, [r7, #8]
   588c0:	bic	r3, r3, #4096	; 0x1000
   588c4:	strh	r3, [r7, #8]
   588c8:	b	56b4c <fputs@plt+0x459dc>
   588cc:	mov	r0, r5
   588d0:	b	58504 <fputs@plt+0x47394>
   588d4:	ldr	r6, [r4, #4]
   588d8:	mov	r3, #40	; 0x28
   588dc:	ldr	r2, [sp, #28]
   588e0:	ldr	r7, [r4, #16]
   588e4:	mla	r6, r3, r6, r2
   588e8:	ldrb	r1, [r7], #1
   588ec:	cmp	r1, #0
   588f0:	beq	56b4c <fputs@plt+0x459dc>
   588f4:	mov	r0, r6
   588f8:	ldr	r2, [sp, #36]	; 0x24
   588fc:	bl	2d914 <fputs@plt+0x1c7a4>
   58900:	add	r6, r6, #40	; 0x28
   58904:	b	588e8 <fputs@plt+0x47778>
   58908:	ldr	r8, [r4, #4]
   5890c:	mov	r3, #40	; 0x28
   58910:	ldr	r2, [sp, #28]
   58914:	ldr	r1, [sp, #28]
   58918:	mla	r8, r3, r8, r2
   5891c:	ldr	r2, [r4, #8]
   58920:	ldr	r6, [r4, #16]
   58924:	mla	r2, r3, r2, r8
   58928:	cmp	r6, #0
   5892c:	sub	r2, r2, #40	; 0x28
   58930:	str	r2, [sp, #100]	; 0x64
   58934:	ldrb	r2, [sl, #88]	; 0x58
   58938:	movne	r0, r8
   5893c:	str	r2, [sp, #104]	; 0x68
   58940:	ldr	r2, [r4, #12]
   58944:	mla	r3, r3, r2, r1
   58948:	str	r3, [sp, #40]	; 0x28
   5894c:	bne	589fc <fputs@plt+0x4788c>
   58950:	ldr	r3, [sp, #100]	; 0x64
   58954:	mov	r2, #0
   58958:	sub	r9, r3, #40	; 0x28
   5895c:	mov	r3, #0
   58960:	strd	r2, [sp, #72]	; 0x48
   58964:	mov	r3, #0
   58968:	str	r3, [sp, #56]	; 0x38
   5896c:	mov	r2, #0
   58970:	mov	r3, #0
   58974:	strd	r2, [sp, #80]	; 0x50
   58978:	ldrh	ip, [r9, #48]	; 0x30
   5897c:	add	r3, r9, #40	; 0x28
   58980:	str	r3, [sp, #108]	; 0x6c
   58984:	ands	lr, ip, #1
   58988:	bne	58b14 <fputs@plt+0x479a4>
   5898c:	tst	ip, #4
   58990:	beq	58ae0 <fputs@plt+0x47970>
   58994:	ldrd	r0, [r9, #40]	; 0x28
   58998:	asr	r3, r1, #31
   5899c:	str	r3, [sp, #120]	; 0x78
   589a0:	str	r3, [sp, #124]	; 0x7c
   589a4:	ldrd	r2, [sp, #120]	; 0x78
   589a8:	eor	r3, r3, r1
   589ac:	eor	r2, r2, r0
   589b0:	cmp	r3, #0
   589b4:	cmpeq	r2, #127	; 0x7f
   589b8:	bhi	58a28 <fputs@plt+0x478b8>
   589bc:	mov	r7, #0
   589c0:	cmp	r7, r1
   589c4:	and	r6, r0, #1
   589c8:	cmpeq	r6, r0
   589cc:	ldr	r0, [sp, #104]	; 0x68
   589d0:	moveq	r1, #1
   589d4:	movne	r1, #0
   589d8:	cmp	r0, #3
   589dc:	movle	r1, #0
   589e0:	andgt	r1, r1, #1
   589e4:	cmp	r1, #0
   589e8:	addne	r6, r2, #8
   589ec:	movne	r7, lr
   589f0:	bne	58a90 <fputs@plt+0x47920>
   589f4:	mov	r7, #1
   589f8:	b	58b18 <fputs@plt+0x479a8>
   589fc:	ldrb	r1, [r6], #1
   58a00:	ldr	r2, [sp, #36]	; 0x24
   58a04:	add	r7, r0, #40	; 0x28
   58a08:	bl	2d914 <fputs@plt+0x1c7a4>
   58a0c:	ldrb	r3, [r6]
   58a10:	mov	r0, r7
   58a14:	cmp	r3, #0
   58a18:	bne	589fc <fputs@plt+0x4788c>
   58a1c:	b	58950 <fputs@plt+0x477e0>
   58a20:	mov	r9, r3
   58a24:	b	58978 <fputs@plt+0x47808>
   58a28:	ldr	r0, [pc, #1664]	; 590b0 <fputs@plt+0x47f40>
   58a2c:	mov	r1, #0
   58a30:	cmp	r3, r1
   58a34:	cmpeq	r2, r0
   58a38:	movls	r7, #2
   58a3c:	bls	58b18 <fputs@plt+0x479a8>
   58a40:	ldr	r0, [pc, #1644]	; 590b4 <fputs@plt+0x47f44>
   58a44:	mov	r1, #0
   58a48:	cmp	r3, r1
   58a4c:	cmpeq	r2, r0
   58a50:	movls	r7, #3
   58a54:	bls	58b18 <fputs@plt+0x479a8>
   58a58:	mov	r1, #0
   58a5c:	cmp	r3, r1
   58a60:	mvn	r0, #-2147483648	; 0x80000000
   58a64:	cmpeq	r2, r0
   58a68:	movls	r7, #4
   58a6c:	bls	58b18 <fputs@plt+0x479a8>
   58a70:	ldr	r1, [pc, #1592]	; 590b0 <fputs@plt+0x47f40>
   58a74:	mvn	r0, #0
   58a78:	cmp	r3, r1
   58a7c:	cmpeq	r2, r0
   58a80:	movls	r7, #6
   58a84:	movhi	r7, #8
   58a88:	movls	r6, #5
   58a8c:	movhi	r6, #6
   58a90:	tst	ip, #16384	; 0x4000
   58a94:	str	r6, [r9, #68]	; 0x44
   58a98:	beq	58ab8 <fputs@plt+0x47948>
   58a9c:	ldrd	r2, [sp, #80]	; 0x50
   58aa0:	orrs	r3, r2, r3
   58aa4:	beq	58b20 <fputs@plt+0x479b0>
   58aa8:	add	r0, r9, #40	; 0x28
   58aac:	bl	27870 <fputs@plt+0x16700>
   58ab0:	cmp	r0, #0
   58ab4:	bne	5711c <fputs@plt+0x45fac>
   58ab8:	ldrd	r2, [sp, #80]	; 0x50
   58abc:	adds	r2, r2, r7
   58ac0:	adc	r3, r3, #0
   58ac4:	cmp	r6, #127	; 0x7f
   58ac8:	strd	r2, [sp, #80]	; 0x50
   58acc:	movhi	r7, #0
   58ad0:	movhi	r1, #1
   58ad4:	bhi	58b40 <fputs@plt+0x479d0>
   58ad8:	mov	r1, #1
   58adc:	b	58b5c <fputs@plt+0x479ec>
   58ae0:	tst	ip, #8
   58ae4:	movne	r7, #8
   58ae8:	movne	r6, #7
   58aec:	bne	58a90 <fputs@plt+0x47920>
   58af0:	tst	ip, #16384	; 0x4000
   58af4:	ldr	r7, [r9, #52]	; 0x34
   58af8:	ldrne	r3, [r9, #40]	; 0x28
   58afc:	lsr	r6, ip, #1
   58b00:	addne	r7, r7, r3
   58b04:	add	r2, r7, #6
   58b08:	and	r3, r6, #1
   58b0c:	add	r6, r3, r2, lsl #1
   58b10:	b	58a90 <fputs@plt+0x47920>
   58b14:	mov	r7, #0
   58b18:	mov	r6, r7
   58b1c:	b	58a90 <fputs@plt+0x47920>
   58b20:	ldrd	r0, [sp, #72]	; 0x48
   58b24:	ldr	r3, [r9, #40]	; 0x28
   58b28:	adds	r0, r0, r3
   58b2c:	adc	r1, r1, r3, asr #31
   58b30:	sub	r7, r7, r3
   58b34:	strd	r0, [sp, #72]	; 0x48
   58b38:	b	58ab8 <fputs@plt+0x47948>
   58b3c:	add	r1, r1, #1
   58b40:	lsr	r0, r6, #7
   58b44:	orr	r0, r0, r7, lsl #25
   58b48:	lsr	ip, r7, #7
   58b4c:	mov	r6, r0
   58b50:	mov	r7, ip
   58b54:	orrs	r3, r6, r7
   58b58:	bne	58b3c <fputs@plt+0x479cc>
   58b5c:	ldr	r3, [sp, #56]	; 0x38
   58b60:	cmp	r8, r9
   58b64:	add	r3, r3, r1
   58b68:	str	r3, [sp, #56]	; 0x38
   58b6c:	sub	r3, r9, #40	; 0x28
   58b70:	bls	58a20 <fputs@plt+0x478b0>
   58b74:	ldr	r3, [sp, #56]	; 0x38
   58b78:	cmp	r3, #126	; 0x7e
   58b7c:	addle	r9, r3, #1
   58b80:	ldrgt	r2, [sp, #56]	; 0x38
   58b84:	movgt	r1, #1
   58b88:	asrgt	r3, r2, #31
   58b8c:	bgt	58cf8 <fputs@plt+0x47b88>
   58b90:	ldrd	r2, [sp, #80]	; 0x50
   58b94:	ldrd	r0, [sp, #72]	; 0x48
   58b98:	asr	r7, r9, #31
   58b9c:	adds	r2, r2, r9
   58ba0:	adc	r3, r3, r7
   58ba4:	adds	r0, r0, r2
   58ba8:	strd	r2, [sp, #80]	; 0x50
   58bac:	ldr	r2, [fp, #92]	; 0x5c
   58bb0:	adc	r1, r1, r3
   58bb4:	cmp	r2, r0
   58bb8:	asr	r3, r2, #31
   58bbc:	sbcs	r3, r3, r1
   58bc0:	blt	573bc <fputs@plt+0x4624c>
   58bc4:	ldr	r1, [sp, #80]	; 0x50
   58bc8:	ldr	r0, [sp, #40]	; 0x28
   58bcc:	bl	27614 <fputs@plt+0x164a4>
   58bd0:	cmp	r0, #0
   58bd4:	bne	5711c <fputs@plt+0x45fac>
   58bd8:	ldr	r3, [sp, #40]	; 0x28
   58bdc:	cmp	r9, #127	; 0x7f
   58be0:	movle	r7, #1
   58be4:	ldr	r3, [r3, #16]
   58be8:	str	r3, [sp, #56]	; 0x38
   58bec:	strble	r9, [r3]
   58bf0:	ble	58c08 <fputs@plt+0x47a98>
   58bf4:	mov	r3, r7
   58bf8:	mov	r2, r9
   58bfc:	ldr	r0, [sp, #56]	; 0x38
   58c00:	bl	1afa0 <fputs@plt+0x9e30>
   58c04:	uxtb	r7, r0
   58c08:	ldr	r6, [r8, #28]
   58c0c:	cmp	r6, #127	; 0x7f
   58c10:	movls	r0, #1
   58c14:	ldrls	r3, [sp, #56]	; 0x38
   58c18:	strbls	r6, [r3, r7]
   58c1c:	bls	58c38 <fputs@plt+0x47ac8>
   58c20:	ldr	r1, [sp, #56]	; 0x38
   58c24:	mov	r2, r6
   58c28:	mov	r3, #0
   58c2c:	add	r0, r1, r7
   58c30:	bl	1afa0 <fputs@plt+0x9e30>
   58c34:	uxtb	r0, r0
   58c38:	ldr	r3, [sp, #56]	; 0x38
   58c3c:	add	r7, r7, r0
   58c40:	add	ip, r3, r9
   58c44:	sub	r3, r6, #1
   58c48:	cmp	r3, #6
   58c4c:	bhi	58d64 <fputs@plt+0x47bf4>
   58c50:	cmp	r6, #7
   58c54:	bne	58d58 <fputs@plt+0x47be8>
   58c58:	ldr	r0, [r8]
   58c5c:	ldr	r1, [r8, #4]
   58c60:	add	r3, sp, #248	; 0xf8
   58c64:	stmia	r3!, {r0, r1}
   58c68:	ldr	r3, [pc, #1060]	; 59094 <fputs@plt+0x47f24>
   58c6c:	ldr	r1, [sp, #252]	; 0xfc
   58c70:	add	r6, r3, r6
   58c74:	ldr	r3, [sp, #248]	; 0xf8
   58c78:	ldrb	r6, [r6, #820]	; 0x334
   58c7c:	add	r2, ip, r6
   58c80:	strb	r3, [r2, #-1]!
   58c84:	lsr	r3, r3, #8
   58c88:	cmp	ip, r2
   58c8c:	orr	r3, r3, r1, lsl #24
   58c90:	lsr	r1, r1, #8
   58c94:	bne	58c80 <fputs@plt+0x47b10>
   58c98:	ldr	r3, [sp, #100]	; 0x64
   58c9c:	add	r8, r8, #40	; 0x28
   58ca0:	cmp	r3, r8
   58ca4:	add	r9, r9, r6
   58ca8:	bcs	58c08 <fputs@plt+0x47a98>
   58cac:	ldr	r3, [sp, #40]	; 0x28
   58cb0:	ldr	r2, [sp, #80]	; 0x50
   58cb4:	str	r2, [r3, #12]
   58cb8:	ldr	r2, [sp, #40]	; 0x28
   58cbc:	mov	r3, #16
   58cc0:	strh	r3, [r2, #8]
   58cc4:	ldrd	r2, [sp, #72]	; 0x48
   58cc8:	orrs	r3, r2, r3
   58ccc:	ldrne	r3, [sp, #40]	; 0x28
   58cd0:	ldrne	r2, [sp, #72]	; 0x48
   58cd4:	strne	r2, [r3]
   58cd8:	ldrne	r2, [sp, #40]	; 0x28
   58cdc:	ldrne	r3, [pc, #980]	; 590b8 <fputs@plt+0x47f48>
   58ce0:	strhne	r3, [r2, #8]
   58ce4:	ldr	r2, [sp, #40]	; 0x28
   58ce8:	mov	r3, #1
   58cec:	strb	r3, [r2, #10]
   58cf0:	b	56b4c <fputs@plt+0x459dc>
   58cf4:	add	r1, r1, #1
   58cf8:	lsr	r0, r2, #7
   58cfc:	orr	r0, r0, r3, lsl #25
   58d00:	lsr	ip, r3, #7
   58d04:	mov	r2, r0
   58d08:	mov	r3, ip
   58d0c:	orrs	r0, r2, r3
   58d10:	bne	58cf4 <fputs@plt+0x47b84>
   58d14:	ldr	r3, [sp, #56]	; 0x38
   58d18:	mov	r0, #1
   58d1c:	add	r9, r1, r3
   58d20:	mov	r2, r9
   58d24:	asr	r3, r9, #31
   58d28:	lsr	ip, r2, #7
   58d2c:	orr	ip, ip, r3, lsl #25
   58d30:	lsr	lr, r3, #7
   58d34:	mov	r2, ip
   58d38:	mov	r3, lr
   58d3c:	orrs	ip, r2, r3
   58d40:	bne	58d50 <fputs@plt+0x47be0>
   58d44:	cmp	r1, r0
   58d48:	addlt	r9, r9, #1
   58d4c:	b	58b90 <fputs@plt+0x47a20>
   58d50:	add	r0, r0, #1
   58d54:	b	58d28 <fputs@plt+0x47bb8>
   58d58:	ldrd	r2, [r8]
   58d5c:	strd	r2, [sp, #248]	; 0xf8
   58d60:	b	58c68 <fputs@plt+0x47af8>
   58d64:	cmp	r6, #11
   58d68:	movls	r6, #0
   58d6c:	bls	58c98 <fputs@plt+0x47b28>
   58d70:	ldr	r6, [r8, #12]
   58d74:	cmp	r6, #0
   58d78:	beq	58c98 <fputs@plt+0x47b28>
   58d7c:	mov	r2, r6
   58d80:	ldr	r1, [r8, #16]
   58d84:	mov	r0, ip
   58d88:	bl	10fe4 <memcpy@plt>
   58d8c:	b	58c98 <fputs@plt+0x47b28>
   58d90:	ldr	r2, [r4, #4]
   58d94:	ldr	r3, [sl, #56]	; 0x38
   58d98:	ldr	r3, [r3, r2, lsl #2]
   58d9c:	ldr	r8, [r3, #16]
   58da0:	ldr	r3, [r8, #52]	; 0x34
   58da4:	cmp	r3, #0
   58da8:	moveq	r6, #0
   58dac:	moveq	r7, #0
   58db0:	beq	58e28 <fputs@plt+0x47cb8>
   58db4:	mov	r0, r8
   58db8:	bl	3f374 <fputs@plt+0x2e204>
   58dbc:	mov	r6, #0
   58dc0:	mov	r7, #0
   58dc4:	mov	r5, r0
   58dc8:	cmp	r5, #0
   58dcc:	bne	57a44 <fputs@plt+0x468d4>
   58dd0:	ldrsb	r3, [r8, #68]	; 0x44
   58dd4:	add	r3, r3, #30
   58dd8:	ldr	r1, [r8, r3, lsl #2]
   58ddc:	ldrb	r0, [r1, #4]
   58de0:	cmp	r0, #0
   58de4:	bne	58df4 <fputs@plt+0x47c84>
   58de8:	ldrb	r3, [r1, #2]
   58dec:	cmp	r3, #0
   58df0:	bne	58e74 <fputs@plt+0x47d04>
   58df4:	ldrh	r2, [r1, #18]
   58df8:	mov	r3, #0
   58dfc:	adds	r6, r6, r2
   58e00:	adc	r7, r7, r3
   58e04:	cmp	r0, #0
   58e08:	beq	58e74 <fputs@plt+0x47d04>
   58e0c:	ldrsb	r3, [r8, #68]	; 0x44
   58e10:	mov	r0, r8
   58e14:	cmp	r3, #0
   58e18:	bne	58e40 <fputs@plt+0x47cd0>
   58e1c:	bl	3f374 <fputs@plt+0x2e204>
   58e20:	subs	r5, r0, #0
   58e24:	bne	57a44 <fputs@plt+0x468d4>
   58e28:	ldr	r1, [r4, #8]
   58e2c:	ldr	r0, [sl, #8]
   58e30:	bl	24bb0 <fputs@plt+0x13a40>
   58e34:	mov	r5, #0
   58e38:	strd	r6, [r0]
   58e3c:	b	56b4c <fputs@plt+0x459dc>
   58e40:	bl	3dfa8 <fputs@plt+0x2ce38>
   58e44:	ldrsb	r2, [r8, #68]	; 0x44
   58e48:	add	r3, r2, #40	; 0x28
   58e4c:	add	r2, r2, #30
   58e50:	lsl	r3, r3, #1
   58e54:	ldr	r1, [r8, r2, lsl #2]
   58e58:	add	r0, r8, r3
   58e5c:	ldrh	r3, [r8, r3]
   58e60:	ldrh	r2, [r1, #18]
   58e64:	cmp	r2, r3
   58e68:	bls	58e0c <fputs@plt+0x47c9c>
   58e6c:	add	r3, r3, #1
   58e70:	strh	r3, [r0]
   58e74:	ldrsb	r3, [r8, #68]	; 0x44
   58e78:	ldrh	r2, [r1, #18]
   58e7c:	add	r3, r8, r3, lsl #1
   58e80:	ldrh	r3, [r3, #80]	; 0x50
   58e84:	cmp	r3, r2
   58e88:	bne	58eb0 <fputs@plt+0x47d40>
   58e8c:	ldrb	r2, [r1, #5]
   58e90:	ldr	r3, [r1, #56]	; 0x38
   58e94:	add	r3, r3, r2
   58e98:	ldr	r1, [r3, #8]
   58e9c:	rev	r1, r1
   58ea0:	mov	r0, r8
   58ea4:	bl	3f22c <fputs@plt+0x2e0bc>
   58ea8:	mov	r5, r0
   58eac:	b	58dc8 <fputs@plt+0x47c58>
   58eb0:	ldr	r2, [r1, #64]	; 0x40
   58eb4:	lsl	r3, r3, #1
   58eb8:	ldrh	r3, [r2, r3]
   58ebc:	rev16	r2, r3
   58ec0:	ldrh	r3, [r1, #20]
   58ec4:	and	r3, r3, r2
   58ec8:	ldr	r2, [r1, #56]	; 0x38
   58ecc:	ldr	r1, [r2, r3]
   58ed0:	b	58e9c <fputs@plt+0x47d2c>
   58ed4:	ldr	r7, [r4, #4]
   58ed8:	ldr	r8, [r4, #16]
   58edc:	cmp	r7, #0
   58ee0:	bne	58fa0 <fputs@plt+0x47e30>
   58ee4:	ldr	r3, [fp, #160]	; 0xa0
   58ee8:	cmp	r3, #0
   58eec:	ble	58f04 <fputs@plt+0x47d94>
   58ef0:	ldr	r1, [pc, #452]	; 590bc <fputs@plt+0x47f4c>
   58ef4:	mov	r0, sl
   58ef8:	bl	38ba0 <fputs@plt+0x27a30>
   58efc:	mov	r5, #5
   58f00:	b	57a44 <fputs@plt+0x468d4>
   58f04:	mov	r0, r8
   58f08:	bl	18f64 <fputs@plt+0x7df4>
   58f0c:	ldr	r2, [fp, #436]	; 0x1b4
   58f10:	ldr	r3, [fp, #432]	; 0x1b0
   58f14:	mov	r1, r7
   58f18:	add	r2, r2, r3
   58f1c:	mov	r6, r0
   58f20:	mov	r0, fp
   58f24:	bl	18214 <fputs@plt+0x70a4>
   58f28:	subs	r5, r0, #0
   58f2c:	bne	57a44 <fputs@plt+0x468d4>
   58f30:	add	r2, r6, #33	; 0x21
   58f34:	mov	r3, #0
   58f38:	mov	r0, fp
   58f3c:	bl	1f8dc <fputs@plt+0xe76c>
   58f40:	subs	r7, r0, #0
   58f44:	beq	56b4c <fputs@plt+0x459dc>
   58f48:	add	r0, r7, #32
   58f4c:	add	r2, r6, #1
   58f50:	mov	r1, r8
   58f54:	str	r0, [r7]
   58f58:	bl	10fe4 <memcpy@plt>
   58f5c:	ldrb	r3, [fp, #67]	; 0x43
   58f60:	add	r1, fp, #448	; 0x1c0
   58f64:	cmp	r3, #0
   58f68:	movne	r3, #1
   58f6c:	ldreq	r3, [fp, #432]	; 0x1b0
   58f70:	strbne	r3, [fp, #75]	; 0x4b
   58f74:	addeq	r3, r3, #1
   58f78:	streq	r3, [fp, #432]	; 0x1b0
   58f7c:	ldr	r3, [fp, #424]	; 0x1a8
   58f80:	strbne	r5, [fp, #67]	; 0x43
   58f84:	str	r3, [r7, #24]
   58f88:	ldrd	r2, [r1, #-8]
   58f8c:	str	r7, [fp, #424]	; 0x1a8
   58f90:	strd	r2, [r7, #8]
   58f94:	ldrd	r2, [r1]
   58f98:	strd	r2, [r7, #16]
   58f9c:	b	56b4c <fputs@plt+0x459dc>
   58fa0:	ldr	r6, [fp, #424]	; 0x1a8
   58fa4:	mov	r3, #0
   58fa8:	str	r3, [sp, #40]	; 0x28
   58fac:	cmp	r6, #0
   58fb0:	beq	5d9d4 <fputs@plt+0x4c864>
   58fb4:	mov	r1, r8
   58fb8:	ldr	r0, [r6]
   58fbc:	bl	14c44 <fputs@plt+0x3ad4>
   58fc0:	subs	r9, r0, #0
   58fc4:	bne	59004 <fputs@plt+0x47e94>
   58fc8:	ldr	r2, [fp, #160]	; 0xa0
   58fcc:	sub	r3, r7, #1
   58fd0:	clz	r3, r3
   58fd4:	lsr	r3, r3, #5
   58fd8:	cmp	r2, #0
   58fdc:	movle	r2, #0
   58fe0:	andgt	r2, r3, #1
   58fe4:	cmp	r2, #0
   58fe8:	str	r2, [sp, #56]	; 0x38
   58fec:	beq	59018 <fputs@plt+0x47ea8>
   58ff0:	ldr	r1, [pc, #200]	; 590c0 <fputs@plt+0x47f50>
   58ff4:	mov	r0, sl
   58ff8:	bl	38ba0 <fputs@plt+0x27a30>
   58ffc:	mov	r5, #5
   59000:	b	57a44 <fputs@plt+0x468d4>
   59004:	ldr	r3, [sp, #40]	; 0x28
   59008:	ldr	r6, [r6, #24]
   5900c:	add	r3, r3, #1
   59010:	str	r3, [sp, #40]	; 0x28
   59014:	b	58fac <fputs@plt+0x47e3c>
   59018:	ldr	r2, [r6, #24]
   5901c:	cmp	r2, #0
   59020:	bne	59034 <fputs@plt+0x47ec4>
   59024:	ldrb	r2, [fp, #75]	; 0x4b
   59028:	adds	r2, r2, #0
   5902c:	movne	r2, #1
   59030:	str	r2, [sp, #56]	; 0x38
   59034:	ldr	r2, [sp, #56]	; 0x38
   59038:	tst	r3, r2
   5903c:	beq	59164 <fputs@plt+0x47ff4>
   59040:	mov	r1, #1
   59044:	mov	r0, sl
   59048:	bl	38be0 <fputs@plt+0x27a70>
   5904c:	subs	r5, r0, #0
   59050:	bne	56e0c <fputs@plt+0x45c9c>
   59054:	mov	r3, #1
   59058:	strb	r3, [fp, #67]	; 0x43
   5905c:	mov	r0, sl
   59060:	bl	47abc <fputs@plt+0x3694c>
   59064:	cmp	r0, #5
   59068:	mov	r5, r0
   5906c:	bne	590e8 <fputs@plt+0x47f78>
   59070:	ldr	r3, [sp, #32]
   59074:	sub	r4, r4, r3
   59078:	mov	r3, #0
   5907c:	asr	r2, r4, #2
   59080:	ldr	r4, [pc, #76]	; 590d4 <fputs@plt+0x47f64>
   59084:	mul	r4, r4, r2
   59088:	str	r4, [sl, #76]	; 0x4c
   5908c:	strb	r3, [fp, #67]	; 0x43
   59090:	b	56dd0 <fputs@plt+0x45c60>
   59094:	strheq	r4, [r7], -r0
   59098:	andeq	r8, r1, r3
   5909c:	muleq	r1, r5, ip
   590a0:	andeq	r2, r0, r0, ror #8
   590a4:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
   590a8:	andeq	r5, r7, r6, asr r0
   590ac:	andeq	r0, r9, r7, asr #22
   590b0:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   590b4:	ldrshteq	pc, [pc], #-255	; <UNPREDICTABLE>
   590b8:	andeq	r4, r0, r0, lsl r0
   590bc:	andeq	r9, r7, sp, ror #3
   590c0:	andeq	r9, r7, r0, lsr #4
   590c4:	andeq	r9, r7, r6, asr r2
   590c8:	andeq	r9, r7, r7, ror #1
   590cc:	strheq	r9, [r7], -lr
   590d0:	andeq	r9, r7, r7, lsl r1
   590d4:	stclgt	12, cr12, [ip], {205}	; 0xcd
   590d8:	andeq	r9, r7, sp, lsl #5
   590dc:	andeq	r0, r0, lr, lsl r4
   590e0:	andeq	ip, r8, r0, lsr r1
   590e4:	andeq	r3, r1, r7, asr #5
   590e8:	mov	r3, #0
   590ec:	strb	r3, [fp, #75]	; 0x4b
   590f0:	ldr	r5, [sl, #80]	; 0x50
   590f4:	ldr	r1, [fp, #424]	; 0x1a8
   590f8:	cmp	r6, r1
   590fc:	bne	59234 <fputs@plt+0x480c4>
   59100:	cmp	r7, #1
   59104:	bne	59254 <fputs@plt+0x480e4>
   59108:	ldr	r3, [r6, #24]
   5910c:	mov	r1, r6
   59110:	str	r3, [fp, #424]	; 0x1a8
   59114:	mov	r0, fp
   59118:	bl	1e0ec <fputs@plt+0xcf7c>
   5911c:	ldr	r3, [sp, #56]	; 0x38
   59120:	cmp	r3, #0
   59124:	ldreq	r3, [fp, #432]	; 0x1b0
   59128:	subeq	r3, r3, #1
   5912c:	streq	r3, [fp, #432]	; 0x1b0
   59130:	ldr	r3, [sp, #56]	; 0x38
   59134:	eor	r3, r3, #1
   59138:	cmp	r7, #2
   5913c:	orreq	r3, r3, #1
   59140:	cmp	r3, #0
   59144:	beq	5926c <fputs@plt+0x480fc>
   59148:	ldr	r2, [sp, #40]	; 0x28
   5914c:	mov	r1, r7
   59150:	mov	r0, fp
   59154:	bl	18214 <fputs@plt+0x70a4>
   59158:	subs	r5, r0, #0
   5915c:	beq	56b4c <fputs@plt+0x459dc>
   59160:	b	57a44 <fputs@plt+0x468d4>
   59164:	cmp	r7, #2
   59168:	ldr	r2, [sp, #40]	; 0x28
   5916c:	ldr	r3, [fp, #432]	; 0x1b0
   59170:	ldreq	r8, [fp, #24]
   59174:	sub	r3, r3, r2
   59178:	sub	r3, r3, #1
   5917c:	str	r3, [sp, #40]	; 0x28
   59180:	andeq	r8, r8, #2
   59184:	moveq	r3, r9
   59188:	beq	591c4 <fputs@plt+0x48054>
   5918c:	mov	r8, r9
   59190:	b	591d8 <fputs@plt+0x48068>
   59194:	ldr	r0, [fp, #16]
   59198:	clz	r2, r8
   5919c:	add	r0, r0, r3, lsl #4
   591a0:	lsr	r2, r2, #5
   591a4:	mov	r1, #516	; 0x204
   591a8:	ldr	r0, [r0, #4]
   591ac:	str	r3, [sp, #72]	; 0x48
   591b0:	bl	45244 <fputs@plt+0x340d4>
   591b4:	subs	r5, r0, #0
   591b8:	bne	57a44 <fputs@plt+0x468d4>
   591bc:	ldr	r3, [sp, #72]	; 0x48
   591c0:	add	r3, r3, #1
   591c4:	ldr	r2, [fp, #20]
   591c8:	cmp	r3, r2
   591cc:	blt	59194 <fputs@plt+0x48024>
   591d0:	adds	r8, r8, #0
   591d4:	movne	r8, #1
   591d8:	ldr	r3, [fp, #20]
   591dc:	cmp	r9, r3
   591e0:	blt	5920c <fputs@plt+0x4809c>
   591e4:	cmp	r8, #0
   591e8:	beq	590f4 <fputs@plt+0x47f84>
   591ec:	mov	r0, fp
   591f0:	bl	16f64 <fputs@plt+0x5df4>
   591f4:	mov	r0, fp
   591f8:	bl	1f820 <fputs@plt+0xe6b0>
   591fc:	ldr	r3, [fp, #24]
   59200:	orr	r3, r3, #2
   59204:	str	r3, [fp, #24]
   59208:	b	590f4 <fputs@plt+0x47f84>
   5920c:	ldr	r3, [fp, #16]
   59210:	ldr	r2, [sp, #40]	; 0x28
   59214:	add	r3, r3, r9, lsl #4
   59218:	mov	r1, r7
   5921c:	ldr	r0, [r3, #4]
   59220:	bl	3ffa4 <fputs@plt+0x2ee34>
   59224:	subs	r5, r0, #0
   59228:	bne	57a44 <fputs@plt+0x468d4>
   5922c:	add	r9, r9, #1
   59230:	b	591d8 <fputs@plt+0x48068>
   59234:	ldr	r3, [r1, #24]
   59238:	mov	r0, fp
   5923c:	str	r3, [fp, #424]	; 0x1a8
   59240:	bl	1e0ec <fputs@plt+0xcf7c>
   59244:	ldr	r3, [fp, #432]	; 0x1b0
   59248:	sub	r3, r3, #1
   5924c:	str	r3, [fp, #432]	; 0x1b0
   59250:	b	590f4 <fputs@plt+0x47f84>
   59254:	ldrd	r2, [r6, #8]
   59258:	add	r1, fp, #448	; 0x1c0
   5925c:	strd	r2, [r1, #-8]
   59260:	ldrd	r2, [r6, #16]
   59264:	strd	r2, [r1]
   59268:	b	59130 <fputs@plt+0x47fc0>
   5926c:	cmp	r5, #0
   59270:	beq	56b4c <fputs@plt+0x459dc>
   59274:	b	57a44 <fputs@plt+0x468d4>
   59278:	ldrb	r2, [fp, #67]	; 0x43
   5927c:	ldr	r6, [r4, #4]
   59280:	ldr	r3, [r4, #8]
   59284:	cmp	r6, r2
   59288:	beq	59340 <fputs@plt+0x481d0>
   5928c:	cmp	r3, #0
   59290:	beq	592e0 <fputs@plt+0x48170>
   59294:	mov	r1, #516	; 0x204
   59298:	mov	r0, fp
   5929c:	bl	453e8 <fputs@plt+0x34278>
   592a0:	mov	r3, #1
   592a4:	strb	r3, [fp, #67]	; 0x43
   592a8:	mov	r0, sl
   592ac:	bl	47abc <fputs@plt+0x3694c>
   592b0:	cmp	r0, #5
   592b4:	mov	r5, r0
   592b8:	bne	59324 <fputs@plt+0x481b4>
   592bc:	ldr	r3, [sp, #32]
   592c0:	rsb	r6, r6, #1
   592c4:	sub	r4, r4, r3
   592c8:	asr	r2, r4, #2
   592cc:	ldr	r4, [pc, #-512]	; 590d4 <fputs@plt+0x47f64>
   592d0:	mul	r4, r4, r2
   592d4:	str	r4, [sl, #76]	; 0x4c
   592d8:	strb	r6, [fp, #67]	; 0x43
   592dc:	b	56dd0 <fputs@plt+0x45c60>
   592e0:	cmp	r6, #0
   592e4:	beq	59308 <fputs@plt+0x48198>
   592e8:	ldr	r3, [fp, #160]	; 0xa0
   592ec:	cmp	r3, #0
   592f0:	ble	59308 <fputs@plt+0x48198>
   592f4:	ldr	r1, [pc, #-568]	; 590c4 <fputs@plt+0x47f54>
   592f8:	mov	r0, sl
   592fc:	bl	38ba0 <fputs@plt+0x27a30>
   59300:	mov	r5, #5
   59304:	b	57a44 <fputs@plt+0x468d4>
   59308:	mov	r1, #1
   5930c:	mov	r0, sl
   59310:	bl	38be0 <fputs@plt+0x27a70>
   59314:	subs	r5, r0, #0
   59318:	bne	56e0c <fputs@plt+0x45c9c>
   5931c:	strb	r6, [fp, #67]	; 0x43
   59320:	b	592a8 <fputs@plt+0x48138>
   59324:	mov	r0, fp
   59328:	bl	1e638 <fputs@plt+0xd4c8>
   5932c:	ldr	r5, [sl, #80]	; 0x50
   59330:	cmp	r5, #0
   59334:	moveq	r5, #101	; 0x65
   59338:	movne	r5, #1
   5933c:	b	56e0c <fputs@plt+0x45c9c>
   59340:	cmp	r6, #0
   59344:	ldreq	r1, [pc, #-644]	; 590c8 <fputs@plt+0x47f58>
   59348:	beq	5935c <fputs@plt+0x481ec>
   5934c:	ldr	r2, [pc, #-648]	; 590cc <fputs@plt+0x47f5c>
   59350:	cmp	r3, #0
   59354:	ldr	r1, [pc, #-652]	; 590d0 <fputs@plt+0x47f60>
   59358:	moveq	r1, r2
   5935c:	mov	r0, sl
   59360:	bl	38ba0 <fputs@plt+0x27a30>
   59364:	mov	r5, #1
   59368:	b	57a44 <fputs@plt+0x468d4>
   5936c:	ldr	r1, [r4, #8]
   59370:	cmp	r1, #0
   59374:	beq	59384 <fputs@plt+0x48214>
   59378:	ldr	r3, [fp, #24]
   5937c:	tst	r3, #33554432	; 0x2000000
   59380:	bne	59544 <fputs@plt+0x483d4>
   59384:	ldr	r2, [r4, #4]
   59388:	ldr	r3, [fp, #16]
   5938c:	add	r3, r3, r2, lsl #4
   59390:	ldr	r6, [r3, #4]
   59394:	cmp	r6, #0
   59398:	beq	59518 <fputs@plt+0x483a8>
   5939c:	mov	r0, r6
   593a0:	bl	40144 <fputs@plt+0x2efd4>
   593a4:	uxtb	r3, r0
   593a8:	cmp	r3, #5
   593ac:	mov	r5, r0
   593b0:	bne	593d0 <fputs@plt+0x48260>
   593b4:	ldr	r3, [sp, #32]
   593b8:	sub	r4, r4, r3
   593bc:	asr	r2, r4, #2
   593c0:	ldr	r4, [pc, #-756]	; 590d4 <fputs@plt+0x47f64>
   593c4:	mul	r4, r4, r2
   593c8:	str	r4, [sl, #76]	; 0x4c
   593cc:	b	56dd0 <fputs@plt+0x45c60>
   593d0:	cmp	r0, #0
   593d4:	bne	57a44 <fputs@plt+0x468d4>
   593d8:	ldr	r3, [r4, #8]
   593dc:	cmp	r3, #0
   593e0:	beq	59488 <fputs@plt+0x48318>
   593e4:	ldrb	r3, [sl, #89]	; 0x59
   593e8:	tst	r3, #16
   593ec:	beq	59488 <fputs@plt+0x48318>
   593f0:	ldrb	r3, [fp, #67]	; 0x43
   593f4:	cmp	r3, #0
   593f8:	beq	59408 <fputs@plt+0x48298>
   593fc:	ldr	r3, [fp, #156]	; 0x9c
   59400:	cmp	r3, #1
   59404:	ble	59488 <fputs@plt+0x48318>
   59408:	ldr	r3, [sl, #104]	; 0x68
   5940c:	mov	r1, #0
   59410:	cmp	r3, #0
   59414:	mov	r0, fp
   59418:	ldreq	r3, [fp, #436]	; 0x1b4
   5941c:	ldreq	r2, [fp, #432]	; 0x1b0
   59420:	addeq	r3, r3, #1
   59424:	streq	r3, [fp, #436]	; 0x1b4
   59428:	addeq	r3, r2, r3
   5942c:	streq	r3, [sl, #104]	; 0x68
   59430:	ldr	r2, [sl, #104]	; 0x68
   59434:	sub	r2, r2, #1
   59438:	bl	18214 <fputs@plt+0x70a4>
   5943c:	subs	r5, r0, #0
   59440:	bne	59474 <fputs@plt+0x48304>
   59444:	ldm	r6, {r2, r3}
   59448:	ldr	r1, [sl, #104]	; 0x68
   5944c:	ldr	r0, [r3]
   59450:	str	r2, [r3, #4]
   59454:	ldr	r3, [r0, #104]	; 0x68
   59458:	cmp	r1, r3
   5945c:	ble	59474 <fputs@plt+0x48304>
   59460:	ldrb	r3, [r0, #6]
   59464:	cmp	r3, #0
   59468:	beq	59474 <fputs@plt+0x48304>
   5946c:	bl	21ca0 <fputs@plt+0x10b30>
   59470:	mov	r5, r0
   59474:	add	r1, fp, #448	; 0x1c0
   59478:	ldrd	r2, [r1, #-8]
   5947c:	strd	r2, [sl, #152]	; 0x98
   59480:	ldrd	r2, [r1]
   59484:	strd	r2, [sl, #160]	; 0xa0
   59488:	add	r2, sp, #248	; 0xf8
   5948c:	mov	r0, r6
   59490:	mov	r1, #1
   59494:	bl	1a588 <fputs@plt+0x9418>
   59498:	ldr	r2, [r4, #4]
   5949c:	ldr	r3, [fp, #16]
   594a0:	add	r3, r3, r2, lsl #4
   594a4:	ldr	r3, [r3, #12]
   594a8:	ldr	r6, [r3, #4]
   594ac:	ldrb	r3, [r4, #3]
   594b0:	cmp	r3, #0
   594b4:	beq	5952c <fputs@plt+0x483bc>
   594b8:	ldr	r2, [r4, #12]
   594bc:	ldr	r3, [sp, #248]	; 0xf8
   594c0:	cmp	r2, r3
   594c4:	beq	59520 <fputs@plt+0x483b0>
   594c8:	ldr	r1, [sl, #44]	; 0x2c
   594cc:	mov	r0, fp
   594d0:	bl	1e0ec <fputs@plt+0xcf7c>
   594d4:	ldr	r1, [pc, #-1028]	; 590d8 <fputs@plt+0x47f68>
   594d8:	mov	r0, fp
   594dc:	bl	20d6c <fputs@plt+0xfbfc>
   594e0:	ldr	r1, [r4, #4]
   594e4:	ldr	r3, [fp, #16]
   594e8:	add	r3, r3, r1, lsl #4
   594ec:	ldr	r3, [r3, #12]
   594f0:	ldr	r2, [r3]
   594f4:	ldr	r3, [sp, #248]	; 0xf8
   594f8:	cmp	r2, r3
   594fc:	str	r0, [sl, #44]	; 0x2c
   59500:	bne	59538 <fputs@plt+0x483c8>
   59504:	ldrb	r3, [sl, #87]	; 0x57
   59508:	mov	r5, #17
   5950c:	orr	r3, r3, #1
   59510:	strb	r3, [sl, #87]	; 0x57
   59514:	b	57a44 <fputs@plt+0x468d4>
   59518:	str	r6, [sp, #248]	; 0xf8
   5951c:	b	594ac <fputs@plt+0x4833c>
   59520:	ldr	r3, [r4, #16]
   59524:	cmp	r6, r3
   59528:	bne	594c8 <fputs@plt+0x48358>
   5952c:	cmp	r5, #0
   59530:	beq	56b4c <fputs@plt+0x459dc>
   59534:	b	57a44 <fputs@plt+0x468d4>
   59538:	mov	r0, fp
   5953c:	bl	1f87c <fputs@plt+0xe70c>
   59540:	b	59504 <fputs@plt+0x48394>
   59544:	mov	r5, #8
   59548:	b	57a44 <fputs@plt+0x468d4>
   5954c:	ldr	r2, [r4, #4]
   59550:	ldr	r3, [fp, #16]
   59554:	ldr	r1, [r4, #12]
   59558:	add	r3, r3, r2, lsl #4
   5955c:	add	r2, sp, #248	; 0xf8
   59560:	ldr	r0, [r3, #4]
   59564:	bl	1a588 <fputs@plt+0x9418>
   59568:	ldr	r1, [r4, #8]
   5956c:	ldr	r0, [sl, #8]
   59570:	bl	24bb0 <fputs@plt+0x13a40>
   59574:	ldr	r2, [sp, #248]	; 0xf8
   59578:	asr	r3, r2, #31
   5957c:	strd	r2, [r0]
   59580:	b	56b4c <fputs@plt+0x459dc>
   59584:	ldr	r3, [r4, #4]
   59588:	ldr	r6, [fp, #16]
   5958c:	ldr	r2, [r4, #12]
   59590:	add	r6, r6, r3, lsl #4
   59594:	ldr	r1, [r4, #8]
   59598:	ldr	r0, [r6, #4]
   5959c:	bl	407b0 <fputs@plt+0x2f640>
   595a0:	ldr	r3, [r4, #8]
   595a4:	cmp	r3, #1
   595a8:	mov	r5, r0
   595ac:	bne	595f4 <fputs@plt+0x48484>
   595b0:	ldr	r3, [r6, #12]
   595b4:	ldr	r2, [r4, #12]
   595b8:	str	r2, [r3]
   595bc:	ldr	r3, [fp, #24]
   595c0:	orr	r3, r3, #2
   595c4:	str	r3, [fp, #24]
   595c8:	ldr	r3, [r4, #4]
   595cc:	cmp	r3, #1
   595d0:	bne	595e8 <fputs@plt+0x48478>
   595d4:	mov	r0, fp
   595d8:	bl	16f64 <fputs@plt+0x5df4>
   595dc:	ldrb	r3, [sl, #87]	; 0x57
   595e0:	bic	r3, r3, #1
   595e4:	strb	r3, [sl, #87]	; 0x57
   595e8:	cmp	r5, #0
   595ec:	beq	56b4c <fputs@plt+0x459dc>
   595f0:	b	57a44 <fputs@plt+0x468d4>
   595f4:	cmp	r3, #2
   595f8:	ldreq	r3, [r6, #12]
   595fc:	ldreq	r2, [r4, #12]
   59600:	strbeq	r2, [r3, #76]	; 0x4c
   59604:	b	595c8 <fputs@plt+0x48458>
   59608:	ldr	r2, [r4, #4]
   5960c:	ldr	r3, [sl, #56]	; 0x38
   59610:	ldr	r6, [r3, r2, lsl #2]
   59614:	cmp	r6, #0
   59618:	beq	5962c <fputs@plt+0x484bc>
   5961c:	ldr	r2, [r6, #8]
   59620:	ldr	r3, [r4, #8]
   59624:	cmp	r2, r3
   59628:	beq	59724 <fputs@plt+0x485b4>
   5962c:	ldrb	r5, [sl, #87]	; 0x57
   59630:	ands	r5, r5, #1
   59634:	bne	5d948 <fputs@plt+0x4c7d8>
   59638:	ldr	r6, [r4, #12]
   5963c:	ldr	r3, [fp, #16]
   59640:	cmp	r7, #55	; 0x37
   59644:	add	r3, r3, r6, lsl #4
   59648:	ldr	r8, [r4, #8]
   5964c:	ldr	r9, [r3, #4]
   59650:	bne	59674 <fputs@plt+0x48504>
   59654:	ldr	r3, [r3, #12]
   59658:	ldrb	r5, [r4, #3]
   5965c:	ldrb	r2, [sl, #88]	; 0x58
   59660:	ldrb	r3, [r3, #76]	; 0x4c
   59664:	and	r5, r5, #8
   59668:	orr	r5, r5, #4
   5966c:	cmp	r2, r3
   59670:	strbhi	r3, [sl, #88]	; 0x58
   59674:	ldrb	r3, [r4, #3]
   59678:	tst	r3, #16
   5967c:	beq	5969c <fputs@plt+0x4852c>
   59680:	mov	r3, #40	; 0x28
   59684:	mul	r8, r3, r8
   59688:	ldr	r3, [sp, #28]
   5968c:	add	r0, r3, r8
   59690:	bl	1bc30 <fputs@plt+0xaac0>
   59694:	ldr	r3, [sp, #28]
   59698:	ldr	r8, [r3, r8]
   5969c:	ldrsb	r3, [r4, #1]
   596a0:	cmn	r3, #6
   596a4:	bne	59740 <fputs@plt+0x485d0>
   596a8:	ldr	r7, [r4, #16]
   596ac:	ldrh	r2, [r7, #6]
   596b0:	ldrh	r3, [r7, #8]
   596b4:	add	r2, r2, r3
   596b8:	mov	r3, #0
   596bc:	str	r3, [sp]
   596c0:	mov	r0, sl
   596c4:	mov	r3, r6
   596c8:	ldr	r1, [r4, #4]
   596cc:	bl	47710 <fputs@plt+0x365a0>
   596d0:	subs	r6, r0, #0
   596d4:	beq	5711c <fputs@plt+0x45fac>
   596d8:	mov	r3, #1
   596dc:	strb	r3, [r6, #2]
   596e0:	ldrb	r3, [r6, #5]
   596e4:	str	r8, [r6, #8]
   596e8:	mov	r2, r5
   596ec:	orr	r3, r3, #4
   596f0:	strb	r3, [r6, #5]
   596f4:	ldr	r3, [r6, #16]
   596f8:	mov	r1, r8
   596fc:	str	r3, [sp]
   59700:	mov	r0, r9
   59704:	mov	r3, r7
   59708:	bl	2f820 <fputs@plt+0x1e6b0>
   5970c:	str	r7, [r6, #24]
   59710:	ldrsb	r3, [r4, #1]
   59714:	adds	r3, r3, #6
   59718:	movne	r3, #1
   5971c:	strb	r3, [r6, #4]
   59720:	mov	r5, r0
   59724:	ldrb	r3, [r4, #3]
   59728:	ldr	r2, [r6, #16]
   5972c:	cmp	r5, #0
   59730:	and	r3, r3, #3
   59734:	strb	r3, [r2, #67]	; 0x43
   59738:	beq	56b4c <fputs@plt+0x459dc>
   5973c:	b	57a44 <fputs@plt+0x468d4>
   59740:	cmn	r3, #14
   59744:	movne	r7, #0
   59748:	ldreq	r2, [r4, #16]
   5974c:	moveq	r7, #0
   59750:	movne	r2, r7
   59754:	b	596b8 <fputs@plt+0x48548>
   59758:	mov	r5, #0
   5975c:	str	r5, [sp]
   59760:	mvn	r3, #0
   59764:	ldmib	r4, {r1, r2}
   59768:	mov	r0, sl
   5976c:	bl	47710 <fputs@plt+0x365a0>
   59770:	subs	r6, r0, #0
   59774:	beq	5711c <fputs@plt+0x45fac>
   59778:	ldrb	r3, [r6, #5]
   5977c:	mov	r7, #1
   59780:	strb	r7, [r6, #2]
   59784:	orr	r3, r3, r7
   59788:	strb	r3, [r6, #5]
   5978c:	ldr	r3, [pc, #-1720]	; 590dc <fputs@plt+0x47f6c>
   59790:	mov	r1, r5
   59794:	str	r3, [sp, #4]
   59798:	ldrb	r3, [r4, #3]
   5979c:	mov	r2, fp
   597a0:	orr	r3, r3, #5
   597a4:	str	r3, [sp]
   597a8:	ldr	r0, [fp]
   597ac:	add	r3, r6, #20
   597b0:	bl	4a984 <fputs@plt+0x39814>
   597b4:	subs	r5, r0, #0
   597b8:	bne	57a44 <fputs@plt+0x468d4>
   597bc:	mov	r1, r7
   597c0:	ldr	r0, [r6, #20]
   597c4:	bl	40144 <fputs@plt+0x2efd4>
   597c8:	subs	r5, r0, #0
   597cc:	bne	57a44 <fputs@plt+0x468d4>
   597d0:	ldr	r8, [r4, #16]
   597d4:	cmp	r8, #0
   597d8:	beq	5984c <fputs@plt+0x486dc>
   597dc:	ldrb	r2, [r4, #3]
   597e0:	add	r1, sp, #248	; 0xf8
   597e4:	ldr	r0, [r6, #20]
   597e8:	orr	r2, r2, #2
   597ec:	bl	44fb8 <fputs@plt+0x33e48>
   597f0:	subs	r5, r0, #0
   597f4:	bne	5981c <fputs@plt+0x486ac>
   597f8:	ldr	r3, [r6, #16]
   597fc:	str	r8, [r6, #24]
   59800:	mov	r2, #4
   59804:	str	r3, [sp]
   59808:	ldr	r1, [sp, #248]	; 0xf8
   5980c:	mov	r3, r8
   59810:	ldr	r0, [r6, #20]
   59814:	bl	2f820 <fputs@plt+0x1e6b0>
   59818:	mov	r5, r0
   5981c:	mov	r3, #0
   59820:	strb	r3, [r6, #4]
   59824:	cmp	r5, #0
   59828:	bne	57a44 <fputs@plt+0x468d4>
   5982c:	ldrb	r2, [r4, #3]
   59830:	ldrb	r3, [r6, #5]
   59834:	subs	r2, r2, #8
   59838:	movne	r2, #1
   5983c:	bic	r3, r3, #4
   59840:	orr	r3, r3, r2, lsl #2
   59844:	strb	r3, [r6, #5]
   59848:	b	56b4c <fputs@plt+0x459dc>
   5984c:	ldr	r3, [r6, #16]
   59850:	mov	r2, #4
   59854:	str	r3, [sp]
   59858:	mov	r1, r7
   5985c:	mov	r3, r5
   59860:	ldr	r0, [r6, #20]
   59864:	bl	2f820 <fputs@plt+0x1e6b0>
   59868:	strb	r7, [r6, #4]
   5986c:	mov	r5, r0
   59870:	b	59824 <fputs@plt+0x486b4>
   59874:	mov	r3, #1
   59878:	str	r3, [sp]
   5987c:	mov	r0, sl
   59880:	mvn	r3, #0
   59884:	ldmib	r4, {r1, r2}
   59888:	bl	47710 <fputs@plt+0x365a0>
   5988c:	subs	r8, r0, #0
   59890:	beq	5711c <fputs@plt+0x45fac>
   59894:	ldr	r3, [r4, #16]
   59898:	mov	r0, fp
   5989c:	str	r3, [r8, #24]
   598a0:	ldrh	r5, [r3, #6]
   598a4:	ldr	r7, [r4, #12]
   598a8:	add	r5, r5, #5
   598ac:	lsl	r5, r5, #2
   598b0:	add	r2, r5, #136	; 0x88
   598b4:	asr	r3, r2, #31
   598b8:	bl	205a0 <fputs@plt+0xf430>
   598bc:	cmp	r0, #0
   598c0:	mov	r6, r0
   598c4:	str	r0, [r8, #16]
   598c8:	beq	5d950 <fputs@plt+0x4c7e0>
   598cc:	add	r0, r0, #136	; 0x88
   598d0:	str	r0, [r6, #28]
   598d4:	mov	r2, r5
   598d8:	ldr	r1, [r8, #24]
   598dc:	bl	10fe4 <memcpy@plt>
   598e0:	mov	r3, #0
   598e4:	cmp	r7, r3
   598e8:	str	r3, [r6, #148]	; 0x94
   598ec:	beq	5990c <fputs@plt+0x4879c>
   598f0:	ldrh	r3, [r6, #144]	; 0x90
   598f4:	ldrh	r2, [r6, #142]	; 0x8e
   598f8:	uxth	r7, r7
   598fc:	strh	r7, [r6, #142]	; 0x8e
   59900:	add	r3, r3, r2
   59904:	sub	r3, r3, r7
   59908:	strh	r3, [r6, #144]	; 0x90
   5990c:	ldr	r2, [fp, #16]
   59910:	ldr	r3, [r2, #4]
   59914:	ldr	r3, [r3, #4]
   59918:	ldr	r0, [r3, #32]
   5991c:	mov	r3, #1
   59920:	strb	r3, [r6, #59]	; 0x3b
   59924:	mvn	r3, #0
   59928:	strb	r3, [r6, #58]	; 0x3a
   5992c:	mov	r3, #0
   59930:	str	r0, [r6, #12]
   59934:	strb	r3, [r6, #57]	; 0x39
   59938:	str	fp, [r6, #24]
   5993c:	str	r6, [r6, #72]	; 0x48
   59940:	ldrb	r3, [fp, #68]	; 0x44
   59944:	cmp	r3, #2
   59948:	bne	59990 <fputs@plt+0x48820>
   5994c:	mov	r5, #0
   59950:	ldrh	r3, [r6, #142]	; 0x8e
   59954:	ldrh	r2, [r6, #144]	; 0x90
   59958:	add	r3, r3, r2
   5995c:	cmp	r3, #12
   59960:	bgt	59984 <fputs@plt+0x48814>
   59964:	ldr	r3, [r6, #156]	; 0x9c
   59968:	cmp	r3, #0
   5996c:	beq	5997c <fputs@plt+0x4880c>
   59970:	ldr	r2, [fp, #8]
   59974:	cmp	r3, r2
   59978:	bne	59984 <fputs@plt+0x48814>
   5997c:	mov	r3, #3
   59980:	strb	r3, [r6, #60]	; 0x3c
   59984:	cmp	r5, #0
   59988:	beq	56b4c <fputs@plt+0x459dc>
   5998c:	b	57a44 <fputs@plt+0x468d4>
   59990:	ldr	r1, [pc, #-2232]	; 590e0 <fputs@plt+0x47f70>
   59994:	ldr	r2, [r2, #12]
   59998:	ldr	r3, [r1, #224]	; 0xe0
   5999c:	ldr	r2, [r2, #80]	; 0x50
   599a0:	cmp	r3, r2
   599a4:	mul	ip, r3, r0
   599a8:	movlt	r3, r2
   599ac:	str	ip, [r6]
   599b0:	smull	r2, r3, r3, r0
   599b4:	cmp	r2, #536870913	; 0x20000001
   599b8:	sbcs	ip, r3, #0
   599bc:	ldr	r3, [r1, #192]	; 0xc0
   599c0:	movge	r2, #536870912	; 0x20000000
   599c4:	cmp	r3, #0
   599c8:	str	r2, [r6, #4]
   599cc:	bne	5994c <fputs@plt+0x487dc>
   599d0:	str	r0, [r6, #52]	; 0x34
   599d4:	asr	r1, r0, #31
   599d8:	bl	1ea54 <fputs@plt+0xd8e4>
   599dc:	cmp	r0, #0
   599e0:	str	r0, [r6, #40]	; 0x28
   599e4:	bne	5994c <fputs@plt+0x487dc>
   599e8:	mov	r5, #7
   599ec:	b	59950 <fputs@plt+0x487e0>
   599f0:	ldr	r2, [r4, #4]
   599f4:	ldr	r3, [sl, #56]	; 0x38
   599f8:	ldr	ip, [r3, r2, lsl #2]
   599fc:	ldrd	r2, [ip, #32]
   59a00:	adds	r0, r2, #1
   59a04:	adc	r1, r3, #0
   59a08:	strd	r0, [ip, #32]
   59a0c:	orrs	r3, r2, r3
   59a10:	beq	56b38 <fputs@plt+0x459c8>
   59a14:	b	56b4c <fputs@plt+0x459dc>
   59a18:	mov	r3, #3
   59a1c:	str	r3, [sp]
   59a20:	mov	r0, sl
   59a24:	mvn	r3, #0
   59a28:	ldr	r2, [r4, #12]
   59a2c:	ldr	r1, [r4, #4]
   59a30:	bl	47710 <fputs@plt+0x365a0>
   59a34:	cmp	r0, #0
   59a38:	beq	5711c <fputs@plt+0x45fac>
   59a3c:	mov	r3, #1
   59a40:	strb	r3, [r0, #2]
   59a44:	ldr	r2, [r4, #8]
   59a48:	strb	r3, [r0, #4]
   59a4c:	str	r2, [r0, #16]
   59a50:	b	56b4c <fputs@plt+0x459dc>
   59a54:	ldr	r2, [r4, #4]
   59a58:	ldr	r3, [sl, #56]	; 0x38
   59a5c:	mov	r0, sl
   59a60:	ldr	r1, [r3, r2, lsl #2]
   59a64:	bl	47580 <fputs@plt+0x36410>
   59a68:	ldr	r2, [r4, #4]
   59a6c:	ldr	r3, [sl, #56]	; 0x38
   59a70:	mov	r1, #0
   59a74:	str	r1, [r3, r2, lsl #2]
   59a78:	b	56b4c <fputs@plt+0x459dc>
   59a7c:	ldr	r3, [sl, #56]	; 0x38
   59a80:	ldr	r2, [r4, #4]
   59a84:	mov	r1, #0
   59a88:	mov	r9, r7
   59a8c:	ldr	r8, [r3, r2, lsl #2]
   59a90:	ldrb	r3, [r8, #4]
   59a94:	strb	r1, [r8, #2]
   59a98:	cmp	r3, r1
   59a9c:	beq	59ba8 <fputs@plt+0x48a38>
   59aa0:	ldr	r2, [r4, #12]
   59aa4:	mov	r3, #40	; 0x28
   59aa8:	ldr	r0, [sp, #28]
   59aac:	mla	r6, r3, r2, r0
   59ab0:	ldrh	r3, [r6, #8]
   59ab4:	and	r3, r3, #14
   59ab8:	cmp	r3, #2
   59abc:	bne	59ac8 <fputs@plt+0x48958>
   59ac0:	mov	r0, r6
   59ac4:	bl	16f88 <fputs@plt+0x5e18>
   59ac8:	mov	r0, r6
   59acc:	bl	1bb80 <fputs@plt+0xaa10>
   59ad0:	ldrh	r3, [r6, #8]
   59ad4:	tst	r3, #4
   59ad8:	strd	r0, [sp, #40]	; 0x28
   59adc:	bne	59b08 <fputs@plt+0x48998>
   59ae0:	tst	r3, #8
   59ae4:	beq	56b38 <fputs@plt+0x459c8>
   59ae8:	bl	71064 <fputs@plt+0x5fef4>
   59aec:	vldr	d8, [r6]
   59af0:	vmov	d7, r0, r1
   59af4:	vcmpe.f64	d8, d7
   59af8:	vmrs	APSR_nzcv, fpscr
   59afc:	bpl	59b98 <fputs@plt+0x48a28>
   59b00:	tst	r7, #1
   59b04:	subeq	r9, r7, #1
   59b08:	add	r3, sp, #176	; 0xb0
   59b0c:	mov	r1, #0
   59b10:	str	r3, [sp, #4]
   59b14:	str	r1, [sp]
   59b18:	ldrd	r2, [sp, #40]	; 0x28
   59b1c:	ldr	r0, [r8, #16]
   59b20:	bl	43c3c <fputs@plt+0x32acc>
   59b24:	ldrd	r2, [sp, #40]	; 0x28
   59b28:	strd	r2, [r8, #40]	; 0x28
   59b2c:	subs	r5, r0, #0
   59b30:	bne	57a44 <fputs@plt+0x468d4>
   59b34:	mov	r6, r5
   59b38:	mov	r3, #0
   59b3c:	strb	r3, [r8, #3]
   59b40:	str	r3, [r8, #56]	; 0x38
   59b44:	cmp	r9, #64	; 0x40
   59b48:	ldr	r3, [sp, #176]	; 0xb0
   59b4c:	ble	59c5c <fputs@plt+0x48aec>
   59b50:	cmp	r3, #0
   59b54:	blt	59b78 <fputs@plt+0x48a08>
   59b58:	moveq	r3, #1
   59b5c:	movne	r3, #0
   59b60:	cmp	r9, #66	; 0x42
   59b64:	movne	r9, #0
   59b68:	andeq	r9, r3, #1
   59b6c:	cmp	r9, #0
   59b70:	streq	r9, [sp, #176]	; 0xb0
   59b74:	beq	59c44 <fputs@plt+0x48ad4>
   59b78:	add	r1, sp, #432	; 0x1b0
   59b7c:	mov	r3, #0
   59b80:	str	r3, [r1, #-256]!	; 0xffffff00
   59b84:	ldr	r0, [r8, #16]
   59b88:	bl	44514 <fputs@plt+0x333a4>
   59b8c:	subs	r5, r0, #0
   59b90:	beq	59c44 <fputs@plt+0x48ad4>
   59b94:	b	57a44 <fputs@plt+0x468d4>
   59b98:	ble	59b08 <fputs@plt+0x48998>
   59b9c:	tst	r7, #1
   59ba0:	addne	r9, r7, #1
   59ba4:	b	59b08 <fputs@plt+0x48998>
   59ba8:	ldr	r3, [r8, #16]
   59bac:	ldr	r2, [r8, #24]
   59bb0:	tst	r7, #1
   59bb4:	ldrb	r6, [r3, #67]	; 0x43
   59bb8:	ldr	r3, [r4, #16]
   59bbc:	str	r2, [sp, #248]	; 0xf8
   59bc0:	add	r2, sp, #256	; 0x100
   59bc4:	and	r6, r6, #2
   59bc8:	strh	r3, [r2]
   59bcc:	mvneq	r3, #0
   59bd0:	movne	r3, #1
   59bd4:	strb	r3, [sp, #258]	; 0x102
   59bd8:	ldr	r0, [r4, #12]
   59bdc:	mov	r3, #40	; 0x28
   59be0:	ldr	r2, [sp, #28]
   59be4:	mla	r0, r3, r0, r2
   59be8:	str	r0, [sp, #252]	; 0xfc
   59bec:	ldrh	r3, [r0, #8]
   59bf0:	tst	r3, #16384	; 0x4000
   59bf4:	beq	59bfc <fputs@plt+0x48a8c>
   59bf8:	bl	27870 <fputs@plt+0x16700>
   59bfc:	mov	r3, #0
   59c00:	add	r2, sp, #176	; 0xb0
   59c04:	strb	r3, [sp, #262]	; 0x106
   59c08:	str	r2, [sp, #4]
   59c0c:	str	r3, [sp]
   59c10:	mov	r2, #0
   59c14:	mov	r3, #0
   59c18:	add	r1, sp, #248	; 0xf8
   59c1c:	ldr	r0, [r8, #16]
   59c20:	bl	43c3c <fputs@plt+0x32acc>
   59c24:	subs	r5, r0, #0
   59c28:	bne	57a44 <fputs@plt+0x468d4>
   59c2c:	cmp	r6, #0
   59c30:	beq	59b38 <fputs@plt+0x489c8>
   59c34:	ldrb	r3, [sp, #262]	; 0x106
   59c38:	mov	r6, #1
   59c3c:	cmp	r3, #0
   59c40:	bne	59b38 <fputs@plt+0x489c8>
   59c44:	ldr	r5, [sp, #176]	; 0xb0
   59c48:	cmp	r5, #0
   59c4c:	bne	5a39c <fputs@plt+0x4922c>
   59c50:	cmp	r6, #0
   59c54:	addne	r4, r4, #20
   59c58:	b	56b4c <fputs@plt+0x459dc>
   59c5c:	cmp	r3, #0
   59c60:	bgt	59c80 <fputs@plt+0x48b10>
   59c64:	moveq	r3, #1
   59c68:	movne	r3, #0
   59c6c:	cmp	r9, #63	; 0x3f
   59c70:	movne	r9, #0
   59c74:	andeq	r9, r3, #1
   59c78:	cmp	r9, #0
   59c7c:	beq	59ca0 <fputs@plt+0x48b30>
   59c80:	add	r1, sp, #432	; 0x1b0
   59c84:	mov	r3, #0
   59c88:	str	r3, [r1, #-256]!	; 0xffffff00
   59c8c:	ldr	r0, [r8, #16]
   59c90:	bl	44364 <fputs@plt+0x331f4>
   59c94:	subs	r5, r0, #0
   59c98:	beq	59c44 <fputs@plt+0x48ad4>
   59c9c:	b	57a44 <fputs@plt+0x468d4>
   59ca0:	ldr	r3, [r8, #16]
   59ca4:	ldrb	r3, [r3, #66]	; 0x42
   59ca8:	subs	r3, r3, #1
   59cac:	movne	r3, #1
   59cb0:	str	r3, [sp, #176]	; 0xb0
   59cb4:	b	59c44 <fputs@plt+0x48ad4>
   59cb8:	ldr	r2, [r4, #4]
   59cbc:	ldr	r3, [sl, #56]	; 0x38
   59cc0:	ldr	r6, [r4, #12]
   59cc4:	mov	r8, #40	; 0x28
   59cc8:	ldr	r7, [r3, r2, lsl #2]
   59ccc:	ldr	r3, [sp, #28]
   59cd0:	mla	r6, r8, r6, r3
   59cd4:	mov	r3, #0
   59cd8:	str	r3, [sp, #144]	; 0x90
   59cdc:	ldr	r2, [r4, #16]
   59ce0:	cmp	r2, r3
   59ce4:	ble	59db8 <fputs@plt+0x48c48>
   59ce8:	ldr	r1, [r7, #24]
   59cec:	add	r5, sp, #432	; 0x1b0
   59cf0:	str	r6, [sp, #180]	; 0xb4
   59cf4:	mov	r6, r3
   59cf8:	str	r1, [r5, #-256]!	; 0xffffff00
   59cfc:	strh	r2, [sp, #184]	; 0xb8
   59d00:	ldrh	r3, [r5, #8]
   59d04:	cmp	r6, r3
   59d08:	blt	59d98 <fputs@plt+0x48c28>
   59d0c:	mov	r6, #0
   59d10:	strb	r6, [r5, #10]
   59d14:	ldrb	r3, [r4]
   59d18:	cmp	r3, #67	; 0x43
   59d1c:	moveq	r1, #40	; 0x28
   59d20:	ldrheq	r2, [r5, #8]
   59d24:	beq	59e18 <fputs@plt+0x48ca8>
   59d28:	add	r3, sp, #140	; 0x8c
   59d2c:	str	r3, [sp, #4]
   59d30:	mov	r3, #0
   59d34:	str	r3, [sp]
   59d38:	mov	r1, r5
   59d3c:	mov	r2, #0
   59d40:	mov	r3, #0
   59d44:	ldr	r0, [r7, #16]
   59d48:	bl	43c3c <fputs@plt+0x32acc>
   59d4c:	ldr	r1, [sp, #144]	; 0x90
   59d50:	mov	r5, r0
   59d54:	mov	r0, fp
   59d58:	bl	1e0ec <fputs@plt+0xcf7c>
   59d5c:	cmp	r5, #0
   59d60:	bne	57a44 <fputs@plt+0x468d4>
   59d64:	ldr	r3, [sp, #140]	; 0x8c
   59d68:	strb	r5, [r7, #3]
   59d6c:	adds	r2, r3, #0
   59d70:	movne	r2, #1
   59d74:	str	r3, [r7, #28]
   59d78:	strb	r2, [r7, #2]
   59d7c:	str	r5, [r7, #56]	; 0x38
   59d80:	ldrb	r2, [r4]
   59d84:	cmp	r2, #69	; 0x45
   59d88:	bne	59e30 <fputs@plt+0x48cc0>
   59d8c:	cmp	r3, #0
   59d90:	beq	56b38 <fputs@plt+0x459c8>
   59d94:	b	56b4c <fputs@plt+0x459dc>
   59d98:	ldr	r0, [sp, #180]	; 0xb4
   59d9c:	mla	r0, r8, r6, r0
   59da0:	ldrh	r3, [r0, #8]
   59da4:	tst	r3, #16384	; 0x4000
   59da8:	beq	59db0 <fputs@plt+0x48c40>
   59dac:	bl	27870 <fputs@plt+0x16700>
   59db0:	add	r6, r6, #1
   59db4:	b	59d00 <fputs@plt+0x48b90>
   59db8:	add	r3, sp, #144	; 0x90
   59dbc:	mov	r2, #183	; 0xb7
   59dc0:	add	r1, sp, #248	; 0xf8
   59dc4:	ldr	r0, [r7, #24]
   59dc8:	bl	2104c <fputs@plt+0xfedc>
   59dcc:	subs	r5, r0, #0
   59dd0:	beq	5711c <fputs@plt+0x45fac>
   59dd4:	ldrh	r3, [r6, #8]
   59dd8:	tst	r3, #16384	; 0x4000
   59ddc:	beq	59de8 <fputs@plt+0x48c78>
   59de0:	mov	r0, r6
   59de4:	bl	27870 <fputs@plt+0x16700>
   59de8:	mov	r3, r5
   59dec:	ldr	r2, [r6, #16]
   59df0:	ldr	r1, [r6, #12]
   59df4:	ldr	r0, [r7, #24]
   59df8:	bl	1b0b0 <fputs@plt+0x9f40>
   59dfc:	b	59d0c <fputs@plt+0x48b9c>
   59e00:	ldr	r3, [r5, #4]
   59e04:	mla	r3, r1, r6, r3
   59e08:	ldrh	r3, [r3, #8]
   59e0c:	tst	r3, #1
   59e10:	bne	59e28 <fputs@plt+0x48cb8>
   59e14:	add	r6, r6, #1
   59e18:	cmp	r6, r2
   59e1c:	blt	59e00 <fputs@plt+0x48c90>
   59e20:	mov	r6, #0
   59e24:	b	59d28 <fputs@plt+0x48bb8>
   59e28:	mov	r6, #1
   59e2c:	b	59d28 <fputs@plt+0x48bb8>
   59e30:	cmp	r3, #0
   59e34:	orrne	r6, r6, #1
   59e38:	cmp	r6, #0
   59e3c:	b	57f9c <fputs@plt+0x46e2c>
   59e40:	ldr	r3, [r4, #12]
   59e44:	mov	r2, #40	; 0x28
   59e48:	ldr	r1, [r4, #4]
   59e4c:	mul	r2, r2, r3
   59e50:	ldr	r3, [sl, #56]	; 0x38
   59e54:	mov	r9, #0
   59e58:	ldr	r8, [r3, r1, lsl #2]
   59e5c:	ldr	r1, [sp, #28]
   59e60:	add	r3, sp, #432	; 0x1b0
   59e64:	ldr	r0, [r8, #16]
   59e68:	str	r9, [r3, #-184]!	; 0xffffff48
   59e6c:	ldrd	r6, [r1, r2]
   59e70:	str	r3, [sp, #4]
   59e74:	str	r9, [sp]
   59e78:	mov	r3, r7
   59e7c:	mov	r2, r6
   59e80:	mov	r1, r9
   59e84:	bl	43c3c <fputs@plt+0x32acc>
   59e88:	strb	r9, [r8, #2]
   59e8c:	str	r9, [r8, #56]	; 0x38
   59e90:	strb	r9, [r8, #3]
   59e94:	ldr	r3, [sp, #248]	; 0xf8
   59e98:	strd	r6, [r8, #40]	; 0x28
   59e9c:	cmp	r3, r9
   59ea0:	str	r3, [r8, #28]
   59ea4:	mov	r5, r0
   59ea8:	beq	59ec4 <fputs@plt+0x48d54>
   59eac:	ldr	r3, [r4, #8]
   59eb0:	cmp	r3, r9
   59eb4:	bne	56b38 <fputs@plt+0x459c8>
   59eb8:	ldr	r0, [pc, #-3548]	; 590e4 <fputs@plt+0x47f74>
   59ebc:	bl	2f3e4 <fputs@plt+0x1e274>
   59ec0:	mov	r5, r0
   59ec4:	cmp	r5, #0
   59ec8:	beq	56b4c <fputs@plt+0x459dc>
   59ecc:	b	57a44 <fputs@plt+0x468d4>
   59ed0:	ldr	r1, [r4, #8]
   59ed4:	ldr	r0, [sl, #8]
   59ed8:	bl	24bb0 <fputs@plt+0x13a40>
   59edc:	ldr	r2, [r4, #4]
   59ee0:	ldr	r3, [sl, #56]	; 0x38
   59ee4:	ldr	r1, [r3, r2, lsl #2]
   59ee8:	ldrd	r2, [r1, #32]
   59eec:	adds	r6, r2, #1
   59ef0:	adc	r7, r3, #0
   59ef4:	strd	r6, [r1, #32]
   59ef8:	strd	r2, [r0]
   59efc:	b	56b4c <fputs@plt+0x459dc>
   59f00:	mov	r2, #0
   59f04:	mov	r3, #0
   59f08:	ldr	r0, [sl, #8]
   59f0c:	strd	r2, [sp, #248]	; 0xf8
   59f10:	mov	r3, #0
   59f14:	str	r3, [sp, #176]	; 0xb0
   59f18:	ldr	r1, [r4, #8]
   59f1c:	bl	24bb0 <fputs@plt+0x13a40>
   59f20:	ldr	r3, [sl, #56]	; 0x38
   59f24:	ldr	r2, [r4, #4]
   59f28:	ldr	r6, [r3, r2, lsl #2]
   59f2c:	ldrb	r3, [r6, #5]
   59f30:	tst	r3, #2
   59f34:	mov	r7, r0
   59f38:	bne	59f6c <fputs@plt+0x48dfc>
   59f3c:	add	r1, sp, #176	; 0xb0
   59f40:	ldr	r0, [r6, #16]
   59f44:	bl	3f4e4 <fputs@plt+0x2e374>
   59f48:	cmp	r0, #0
   59f4c:	bne	5a0cc <fputs@plt+0x48f5c>
   59f50:	ldr	r5, [sp, #176]	; 0xb0
   59f54:	cmp	r5, #0
   59f58:	beq	59f94 <fputs@plt+0x48e24>
   59f5c:	mov	r2, #1
   59f60:	mov	r3, #0
   59f64:	mov	r5, r0
   59f68:	strd	r2, [sp, #248]	; 0xf8
   59f6c:	ldr	r8, [r4, #12]
   59f70:	cmp	r8, #0
   59f74:	beq	5a04c <fputs@plt+0x48edc>
   59f78:	ldr	r3, [sl, #176]	; 0xb0
   59f7c:	cmp	r3, #0
   59f80:	bne	59fdc <fputs@plt+0x48e6c>
   59f84:	mov	r3, #40	; 0x28
   59f88:	ldr	r2, [sp, #28]
   59f8c:	mla	r8, r3, r8, r2
   59f90:	b	59ff4 <fputs@plt+0x48e84>
   59f94:	ldr	r8, [r6, #16]
   59f98:	mov	r0, r8
   59f9c:	bl	1a2c8 <fputs@plt+0x9158>
   59fa0:	ldrd	r2, [r8, #16]
   59fa4:	mvn	r1, #-2147483648	; 0x80000000
   59fa8:	mvn	r0, #0
   59fac:	cmp	r3, r1
   59fb0:	cmpeq	r2, r0
   59fb4:	strd	r2, [sp, #248]	; 0xf8
   59fb8:	ldrbeq	r3, [r6, #5]
   59fbc:	orreq	r3, r3, #2
   59fc0:	strbeq	r3, [r6, #5]
   59fc4:	beq	59f6c <fputs@plt+0x48dfc>
   59fc8:	adds	r2, r2, #1
   59fcc:	adc	r3, r3, #0
   59fd0:	strd	r2, [sp, #248]	; 0xf8
   59fd4:	b	59f6c <fputs@plt+0x48dfc>
   59fd8:	mov	r3, r2
   59fdc:	ldr	r2, [r3, #4]
   59fe0:	cmp	r2, #0
   59fe4:	bne	59fd8 <fputs@plt+0x48e68>
   59fe8:	ldr	r3, [r3, #16]
   59fec:	mov	r2, #40	; 0x28
   59ff0:	mla	r8, r2, r8, r3
   59ff4:	mov	r0, r8
   59ff8:	bl	1bc30 <fputs@plt+0xaac0>
   59ffc:	ldrd	r0, [r8]
   5a000:	mvn	r3, #-2147483648	; 0x80000000
   5a004:	mvn	r2, #0
   5a008:	cmp	r1, r3
   5a00c:	cmpeq	r0, r2
   5a010:	bne	5a01c <fputs@plt+0x48eac>
   5a014:	mov	r5, #13
   5a018:	b	57a44 <fputs@plt+0x468d4>
   5a01c:	ldrb	r3, [r6, #5]
   5a020:	tst	r3, #2
   5a024:	bne	5a014 <fputs@plt+0x48ea4>
   5a028:	ldrd	r2, [sp, #248]	; 0xf8
   5a02c:	cmp	r0, r2
   5a030:	sbcs	r3, r1, r3
   5a034:	blt	5a044 <fputs@plt+0x48ed4>
   5a038:	adds	r0, r0, #1
   5a03c:	adc	r1, r1, #0
   5a040:	strd	r0, [sp, #248]	; 0xf8
   5a044:	ldrd	r2, [sp, #248]	; 0xf8
   5a048:	strd	r2, [r8]
   5a04c:	ldrb	r3, [r6, #5]
   5a050:	tst	r3, #2
   5a054:	beq	5a0b4 <fputs@plt+0x48f44>
   5a058:	mov	r8, #100	; 0x64
   5a05c:	add	r9, sp, #176	; 0xb0
   5a060:	add	r1, sp, #248	; 0xf8
   5a064:	mov	r0, #8
   5a068:	bl	3baf4 <fputs@plt+0x2a984>
   5a06c:	ldrd	r2, [sp, #248]	; 0xf8
   5a070:	mov	r1, #0
   5a074:	str	r9, [sp, #4]
   5a078:	adds	r2, r2, #1
   5a07c:	bic	r3, r3, #-1073741824	; 0xc0000000
   5a080:	adc	r3, r3, #0
   5a084:	str	r1, [sp]
   5a088:	strd	r2, [sp, #248]	; 0xf8
   5a08c:	ldr	r0, [r6, #16]
   5a090:	bl	43c3c <fputs@plt+0x32acc>
   5a094:	subs	r5, r0, #0
   5a098:	bne	57a44 <fputs@plt+0x468d4>
   5a09c:	ldr	r3, [sp, #176]	; 0xb0
   5a0a0:	cmp	r3, #0
   5a0a4:	bne	5a0b4 <fputs@plt+0x48f44>
   5a0a8:	subs	r8, r8, #1
   5a0ac:	bne	5a060 <fputs@plt+0x48ef0>
   5a0b0:	b	5a014 <fputs@plt+0x48ea4>
   5a0b4:	mov	r3, #0
   5a0b8:	strb	r3, [r6, #3]
   5a0bc:	str	r3, [r6, #56]	; 0x38
   5a0c0:	ldrd	r2, [sp, #248]	; 0xf8
   5a0c4:	strd	r2, [r7]
   5a0c8:	b	56b4c <fputs@plt+0x459dc>
   5a0cc:	mov	r5, r0
   5a0d0:	b	57a44 <fputs@plt+0x468d4>
   5a0d4:	ldr	r2, [r4, #8]
   5a0d8:	mov	r6, #40	; 0x28
   5a0dc:	ldr	r3, [sp, #28]
   5a0e0:	ldr	r1, [r4, #4]
   5a0e4:	mla	r2, r6, r2, r3
   5a0e8:	ldr	r3, [sl, #56]	; 0x38
   5a0ec:	cmp	r7, #75	; 0x4b
   5a0f0:	ldr	r8, [r3, r1, lsl #2]
   5a0f4:	ldr	r3, [r4, #12]
   5a0f8:	movne	r6, r3
   5a0fc:	asrne	r7, r6, #31
   5a100:	muleq	r6, r6, r3
   5a104:	ldreq	r3, [sp, #28]
   5a108:	ldrdeq	r6, [r6, r3]
   5a10c:	ldrb	r3, [r4, #3]
   5a110:	tst	r3, #1
   5a114:	ldrne	r1, [sl, #92]	; 0x5c
   5a118:	addne	r1, r1, #1
   5a11c:	strne	r1, [sl, #92]	; 0x5c
   5a120:	tst	r3, #2
   5a124:	strdne	r6, [fp, #32]
   5a128:	strne	r6, [sp, #64]	; 0x40
   5a12c:	strne	r7, [sp, #68]	; 0x44
   5a130:	ldrh	r1, [r2, #8]
   5a134:	tst	r1, #1
   5a138:	movne	r0, #0
   5a13c:	strne	r0, [r2, #16]
   5a140:	strne	r0, [r2, #12]
   5a144:	ands	r0, r3, #16
   5a148:	lsr	r3, r3, #3
   5a14c:	ldrne	r0, [r8, #28]
   5a150:	ands	r1, r1, #16384	; 0x4000
   5a154:	and	r3, r3, #1
   5a158:	ldrne	r1, [r2]
   5a15c:	str	r0, [sp, #16]
   5a160:	str	r1, [sp, #8]
   5a164:	str	r3, [sp, #12]
   5a168:	ldr	r3, [r2, #12]
   5a16c:	mov	r1, #0
   5a170:	str	r3, [sp, #4]
   5a174:	ldr	r3, [r2, #16]
   5a178:	mov	r2, r6
   5a17c:	str	r3, [sp]
   5a180:	mov	r3, r7
   5a184:	ldr	r0, [r8, #16]
   5a188:	bl	449fc <fputs@plt+0x3388c>
   5a18c:	mov	r3, #0
   5a190:	strb	r3, [r8, #3]
   5a194:	str	r3, [r8, #56]	; 0x38
   5a198:	subs	r5, r0, #0
   5a19c:	bne	57a44 <fputs@plt+0x468d4>
   5a1a0:	ldr	r9, [fp, #216]	; 0xd8
   5a1a4:	cmp	r9, r3
   5a1a8:	beq	56b4c <fputs@plt+0x459dc>
   5a1ac:	ldr	r3, [r4, #16]
   5a1b0:	cmp	r3, #0
   5a1b4:	beq	56b4c <fputs@plt+0x459dc>
   5a1b8:	ldrsb	r1, [r8, #1]
   5a1bc:	ldr	r2, [fp, #16]
   5a1c0:	ldr	r2, [r2, r1, lsl #4]
   5a1c4:	ldrb	r1, [r4, #3]
   5a1c8:	strd	r6, [sp]
   5a1cc:	ldr	r0, [fp, #212]	; 0xd4
   5a1d0:	tst	r1, #4
   5a1d4:	movne	r1, #23
   5a1d8:	moveq	r1, #18
   5a1dc:	blx	r9
   5a1e0:	b	56b4c <fputs@plt+0x459dc>
   5a1e4:	ldr	r2, [r4, #4]
   5a1e8:	ldr	r3, [sl, #56]	; 0x38
   5a1ec:	ldr	r5, [fp, #216]	; 0xd8
   5a1f0:	cmp	r5, #0
   5a1f4:	ldr	r7, [r3, r2, lsl #2]
   5a1f8:	beq	5a214 <fputs@plt+0x490a4>
   5a1fc:	ldr	r5, [r4, #16]
   5a200:	cmp	r5, #0
   5a204:	beq	5a214 <fputs@plt+0x490a4>
   5a208:	ldrb	r5, [r7, #4]
   5a20c:	adds	r5, r5, #0
   5a210:	movne	r5, #1
   5a214:	ldrb	r3, [r4, #3]
   5a218:	cmp	r3, #0
   5a21c:	moveq	r3, #0
   5a220:	andne	r3, r5, #1
   5a224:	cmp	r3, #0
   5a228:	beq	5a240 <fputs@plt+0x490d0>
   5a22c:	ldr	r6, [r7, #16]
   5a230:	mov	r0, r6
   5a234:	bl	1a2c8 <fputs@plt+0x9158>
   5a238:	ldrd	r2, [r6, #16]
   5a23c:	strd	r2, [r7, #40]	; 0x28
   5a240:	ldrb	r1, [r4, #3]
   5a244:	ldr	r0, [r7, #16]
   5a248:	bl	454e4 <fputs@plt+0x34374>
   5a24c:	mov	r3, #0
   5a250:	str	r3, [r7, #56]	; 0x38
   5a254:	subs	r6, r0, #0
   5a258:	bne	5d958 <fputs@plt+0x4c7e8>
   5a25c:	cmp	r5, r3
   5a260:	beq	5a28c <fputs@plt+0x4911c>
   5a264:	ldrsb	r0, [r7, #1]
   5a268:	ldrd	r2, [r7, #40]	; 0x28
   5a26c:	ldr	r1, [fp, #16]
   5a270:	strd	r2, [sp]
   5a274:	ldr	r5, [fp, #216]	; 0xd8
   5a278:	ldr	r2, [r1, r0, lsl #4]
   5a27c:	ldr	r3, [r4, #16]
   5a280:	mov	r1, #9
   5a284:	ldr	r0, [fp, #212]	; 0xd4
   5a288:	blx	r5
   5a28c:	ldr	r5, [r4, #8]
   5a290:	ands	r5, r5, #1
   5a294:	ldrne	r3, [sl, #92]	; 0x5c
   5a298:	movne	r5, r6
   5a29c:	addne	r3, r3, #1
   5a2a0:	strne	r3, [sl, #92]	; 0x5c
   5a2a4:	b	56b4c <fputs@plt+0x459dc>
   5a2a8:	ldr	r2, [sl, #92]	; 0x5c
   5a2ac:	ldr	r3, [fp, #88]	; 0x58
   5a2b0:	str	r2, [fp, #84]	; 0x54
   5a2b4:	add	r3, r3, r2
   5a2b8:	str	r3, [fp, #88]	; 0x58
   5a2bc:	mov	r3, #0
   5a2c0:	str	r3, [sl, #92]	; 0x5c
   5a2c4:	b	56b4c <fputs@plt+0x459dc>
   5a2c8:	ldr	r2, [r4, #4]
   5a2cc:	ldr	r3, [sl, #56]	; 0x38
   5a2d0:	ldr	r7, [r4, #12]
   5a2d4:	ldr	r8, [r4, #16]
   5a2d8:	ldr	r3, [r3, r2, lsl #2]
   5a2dc:	ldr	r6, [r3, #16]
   5a2e0:	ldr	r9, [r3, #24]
   5a2e4:	ldr	r5, [r6, #32]
   5a2e8:	cmp	r5, #0
   5a2ec:	bne	5a31c <fputs@plt+0x491ac>
   5a2f0:	mov	r2, r5
   5a2f4:	mov	r1, r5
   5a2f8:	add	r3, sp, #248	; 0xf8
   5a2fc:	mov	r0, r9
   5a300:	bl	2104c <fputs@plt+0xfedc>
   5a304:	cmp	r0, #0
   5a308:	mov	r5, r0
   5a30c:	str	r0, [r6, #32]
   5a310:	moveq	r5, #7
   5a314:	beq	57a44 <fputs@plt+0x468d4>
   5a318:	strh	r8, [r0, #8]
   5a31c:	ldrb	r3, [r6, #56]	; 0x38
   5a320:	mov	r0, r9
   5a324:	cmp	r3, #0
   5a328:	movne	r1, #56	; 0x38
   5a32c:	ldrne	r2, [r6, #20]
   5a330:	ldreq	r2, [r6, #36]	; 0x24
   5a334:	ldrne	r3, [r2, #8]
   5a338:	ldrne	r2, [r2, #12]
   5a33c:	ldreq	r1, [r2], #8
   5a340:	ldrne	r3, [r3, #4]
   5a344:	mlane	r3, r1, r3, r2
   5a348:	ldrne	r1, [r3, #20]
   5a34c:	ldrne	r2, [r3, #32]
   5a350:	mov	r3, r5
   5a354:	bl	1b0b0 <fputs@plt+0x9f40>
   5a358:	mov	r3, #0
   5a35c:	mov	r1, #40	; 0x28
   5a360:	cmp	r8, r3
   5a364:	bgt	5a388 <fputs@plt+0x49218>
   5a368:	ldr	r3, [sp, #28]
   5a36c:	mov	r2, r5
   5a370:	mla	r7, r1, r7, r3
   5a374:	ldr	r1, [r7, #16]
   5a378:	ldr	r0, [r7, #12]
   5a37c:	bl	305f4 <fputs@plt+0x1f484>
   5a380:	subs	r5, r0, #0
   5a384:	b	5aa80 <fputs@plt+0x49910>
   5a388:	ldr	r2, [r5, #4]
   5a38c:	mla	r2, r1, r3, r2
   5a390:	ldrh	r2, [r2, #8]
   5a394:	tst	r2, #1
   5a398:	beq	5a3a4 <fputs@plt+0x49234>
   5a39c:	mov	r5, #0
   5a3a0:	b	56b38 <fputs@plt+0x459c8>
   5a3a4:	add	r3, r3, #1
   5a3a8:	b	5a360 <fputs@plt+0x491f0>
   5a3ac:	ldr	r6, [r4, #8]
   5a3b0:	ldr	r2, [sp, #28]
   5a3b4:	mov	r3, #40	; 0x28
   5a3b8:	mla	r6, r3, r6, r2
   5a3bc:	ldr	r2, [r4, #4]
   5a3c0:	ldr	r3, [sl, #56]	; 0x38
   5a3c4:	mov	r0, r6
   5a3c8:	ldr	r3, [r3, r2, lsl #2]
   5a3cc:	ldr	r3, [r3, #16]
   5a3d0:	ldrb	r2, [r3, #56]	; 0x38
   5a3d4:	cmp	r2, #0
   5a3d8:	movne	r1, #56	; 0x38
   5a3dc:	ldrne	r2, [r3, #20]
   5a3e0:	ldreq	r7, [r3, #36]	; 0x24
   5a3e4:	ldrne	r3, [r2, #8]
   5a3e8:	ldrne	r2, [r2, #12]
   5a3ec:	ldreq	r8, [r7], #8
   5a3f0:	ldrne	r3, [r3, #4]
   5a3f4:	mlane	r3, r1, r3, r2
   5a3f8:	ldrne	r8, [r3, #20]
   5a3fc:	ldrne	r7, [r3, #32]
   5a400:	mov	r1, r8
   5a404:	bl	27614 <fputs@plt+0x164a4>
   5a408:	subs	r5, r0, #0
   5a40c:	bne	5d960 <fputs@plt+0x4c7f0>
   5a410:	ldrh	r3, [r6, #8]
   5a414:	mov	r2, r8
   5a418:	str	r8, [r6, #12]
   5a41c:	and	r3, r3, #15872	; 0x3e00
   5a420:	orr	r3, r3, #16
   5a424:	strh	r3, [r6, #8]
   5a428:	mov	r1, r7
   5a42c:	ldr	r0, [r6, #16]
   5a430:	bl	10fe4 <memcpy@plt>
   5a434:	ldr	r2, [r4, #12]
   5a438:	ldr	r3, [sl, #56]	; 0x38
   5a43c:	ldr	r3, [r3, r2, lsl #2]
   5a440:	str	r5, [r3, #56]	; 0x38
   5a444:	b	56b4c <fputs@plt+0x459dc>
   5a448:	ldr	r6, [r4, #8]
   5a44c:	mov	r3, #40	; 0x28
   5a450:	ldr	r2, [sp, #28]
   5a454:	mla	r6, r3, r6, r2
   5a458:	ldr	r3, [sl, #56]	; 0x38
   5a45c:	ldr	r2, [r4, #4]
   5a460:	ldr	r7, [r3, r2, lsl #2]
   5a464:	ldrb	r3, [r7, #4]
   5a468:	ldr	r5, [r7, #16]
   5a46c:	cmp	r3, #0
   5a470:	mov	r0, r5
   5a474:	bne	5a4fc <fputs@plt+0x4938c>
   5a478:	bl	1a2c8 <fputs@plt+0x9158>
   5a47c:	ldrd	r8, [r5, #16]
   5a480:	ldr	r0, [fp, #92]	; 0x5c
   5a484:	cmp	r0, r8
   5a488:	asr	r1, r0, #31
   5a48c:	sbcs	r3, r1, r9
   5a490:	blt	573bc <fputs@plt+0x4624c>
   5a494:	cmp	r8, #32
   5a498:	movcs	r1, r8
   5a49c:	movcc	r1, #32
   5a4a0:	mov	r0, r6
   5a4a4:	bl	27614 <fputs@plt+0x164a4>
   5a4a8:	cmp	r0, #0
   5a4ac:	bne	5711c <fputs@plt+0x45fac>
   5a4b0:	ldrh	r3, [r6, #8]
   5a4b4:	str	r8, [r6, #12]
   5a4b8:	and	r3, r3, #15872	; 0x3e00
   5a4bc:	orr	r3, r3, #16
   5a4c0:	strh	r3, [r6, #8]
   5a4c4:	ldrb	r1, [r7, #4]
   5a4c8:	cmp	r1, #0
   5a4cc:	bne	5a514 <fputs@plt+0x493a4>
   5a4d0:	str	r1, [sp]
   5a4d4:	mov	r2, r8
   5a4d8:	ldr	r3, [r6, #16]
   5a4dc:	mov	r0, r5
   5a4e0:	bl	438f8 <fputs@plt+0x32788>
   5a4e4:	cmp	r0, #0
   5a4e8:	mov	r5, r0
   5a4ec:	bne	57a44 <fputs@plt+0x468d4>
   5a4f0:	mov	r3, #1
   5a4f4:	strb	r3, [r6, #10]
   5a4f8:	b	56b4c <fputs@plt+0x459dc>
   5a4fc:	bl	1a2c8 <fputs@plt+0x9158>
   5a500:	ldr	r8, [r5, #28]
   5a504:	ldr	r3, [fp, #92]	; 0x5c
   5a508:	cmp	r3, r8
   5a50c:	bcs	5a494 <fputs@plt+0x49324>
   5a510:	b	573bc <fputs@plt+0x4624c>
   5a514:	mov	r1, r0
   5a518:	ldr	r3, [r6, #16]
   5a51c:	mov	r2, r8
   5a520:	mov	r0, r5
   5a524:	bl	4463c <fputs@plt+0x334cc>
   5a528:	b	5a4e4 <fputs@plt+0x49374>
   5a52c:	ldr	r1, [r4, #8]
   5a530:	ldr	r0, [sl, #8]
   5a534:	bl	24bb0 <fputs@plt+0x13a40>
   5a538:	ldr	r3, [sl, #56]	; 0x38
   5a53c:	ldr	r2, [r4, #4]
   5a540:	ldr	r7, [r3, r2, lsl #2]
   5a544:	ldrb	r3, [r7, #2]
   5a548:	cmp	r3, #0
   5a54c:	movne	r3, #1
   5a550:	mov	r6, r0
   5a554:	strhne	r3, [r0, #8]
   5a558:	bne	56b4c <fputs@plt+0x459dc>
   5a55c:	ldrb	r3, [r7, #3]
   5a560:	cmp	r3, #0
   5a564:	beq	5a574 <fputs@plt+0x49404>
   5a568:	ldrd	r2, [r7, #40]	; 0x28
   5a56c:	strd	r2, [sp, #248]	; 0xf8
   5a570:	b	5a5b0 <fputs@plt+0x49440>
   5a574:	ldrb	r3, [r7]
   5a578:	cmp	r3, #2
   5a57c:	bne	5a5bc <fputs@plt+0x4944c>
   5a580:	ldr	r0, [r7, #16]
   5a584:	add	r1, sp, #248	; 0xf8
   5a588:	ldr	r7, [r0]
   5a58c:	ldr	r3, [r7], #8
   5a590:	ldr	r3, [r3, #48]	; 0x30
   5a594:	blx	r3
   5a598:	mov	r1, r7
   5a59c:	mov	r5, r0
   5a5a0:	mov	r0, sl
   5a5a4:	bl	20db8 <fputs@plt+0xfc48>
   5a5a8:	cmp	r5, #0
   5a5ac:	bne	57a44 <fputs@plt+0x468d4>
   5a5b0:	ldrd	r2, [sp, #248]	; 0xf8
   5a5b4:	strd	r2, [r6]
   5a5b8:	b	56b4c <fputs@plt+0x459dc>
   5a5bc:	ldr	r3, [r7, #16]
   5a5c0:	ldrb	r3, [r3, #66]	; 0x42
   5a5c4:	cmp	r3, #1
   5a5c8:	bne	5a5f8 <fputs@plt+0x49488>
   5a5cc:	ldrb	r5, [r7, #2]
   5a5d0:	cmp	r5, #0
   5a5d4:	movne	r3, #1
   5a5d8:	strhne	r3, [r6, #8]
   5a5dc:	movne	r5, #0
   5a5e0:	bne	56b4c <fputs@plt+0x459dc>
   5a5e4:	ldr	r7, [r7, #16]
   5a5e8:	mov	r0, r7
   5a5ec:	bl	1a2c8 <fputs@plt+0x9158>
   5a5f0:	ldrd	r2, [r7, #16]
   5a5f4:	b	5a56c <fputs@plt+0x493fc>
   5a5f8:	mov	r0, r7
   5a5fc:	bl	44590 <fputs@plt+0x33420>
   5a600:	subs	r5, r0, #0
   5a604:	beq	5a5cc <fputs@plt+0x4945c>
   5a608:	b	57a44 <fputs@plt+0x468d4>
   5a60c:	ldr	r2, [r4, #4]
   5a610:	ldr	r3, [sl, #56]	; 0x38
   5a614:	ldr	r3, [r3, r2, lsl #2]
   5a618:	mov	r2, #1
   5a61c:	ldrb	r7, [r3]
   5a620:	strb	r2, [r3, #2]
   5a624:	mov	r2, #0
   5a628:	cmp	r7, r2
   5a62c:	str	r2, [r3, #56]	; 0x38
   5a630:	bne	56b4c <fputs@plt+0x459dc>
   5a634:	ldr	r6, [r3, #16]
   5a638:	ldr	r0, [r6, #48]	; 0x30
   5a63c:	bl	1abdc <fputs@plt+0x9a6c>
   5a640:	str	r7, [r6, #48]	; 0x30
   5a644:	strb	r7, [r6, #66]	; 0x42
   5a648:	b	56b4c <fputs@plt+0x459dc>
   5a64c:	ldr	r2, [r4, #4]
   5a650:	ldr	r3, [sl, #56]	; 0x38
   5a654:	add	r1, sp, #432	; 0x1b0
   5a658:	mov	r6, #0
   5a65c:	ldr	r5, [r3, r2, lsl #2]
   5a660:	ldr	r0, [r5, #16]
   5a664:	str	r6, [r1, #-184]!	; 0xffffff48
   5a668:	bl	3f4e4 <fputs@plt+0x2e374>
   5a66c:	ldr	r3, [sp, #248]	; 0xf8
   5a670:	strb	r6, [r5, #3]
   5a674:	strb	r3, [r5, #2]
   5a678:	ldr	r2, [r4, #12]
   5a67c:	str	r6, [r5, #56]	; 0x38
   5a680:	str	r2, [r5, #28]
   5a684:	subs	r5, r0, #0
   5a688:	bne	57a44 <fputs@plt+0x468d4>
   5a68c:	ldr	r2, [r4, #8]
   5a690:	cmp	r3, r6
   5a694:	cmpne	r2, r6
   5a698:	bgt	56b38 <fputs@plt+0x459c8>
   5a69c:	b	56b4c <fputs@plt+0x459dc>
   5a6a0:	ldr	r3, [sl, #116]	; 0x74
   5a6a4:	add	r3, r3, #1
   5a6a8:	str	r3, [sl, #116]	; 0x74
   5a6ac:	ldr	r2, [r4, #4]
   5a6b0:	ldr	r3, [sl, #56]	; 0x38
   5a6b4:	ldr	r3, [r3, r2, lsl #2]
   5a6b8:	str	r3, [sp, #56]	; 0x38
   5a6bc:	ldrb	r5, [r3]
   5a6c0:	cmp	r5, #1
   5a6c4:	bne	5aa28 <fputs@plt+0x498b8>
   5a6c8:	ldr	r8, [r3, #16]
   5a6cc:	ldrb	r3, [r8, #56]	; 0x38
   5a6d0:	cmp	r3, #0
   5a6d4:	bne	5a718 <fputs@plt+0x495a8>
   5a6d8:	ldr	r3, [r8, #36]	; 0x24
   5a6dc:	cmp	r3, #0
   5a6e0:	beq	5aa74 <fputs@plt+0x49904>
   5a6e4:	add	r6, r8, #64	; 0x40
   5a6e8:	mov	r0, r6
   5a6ec:	bl	210c8 <fputs@plt+0xff58>
   5a6f0:	subs	r5, r0, #0
   5a6f4:	bne	57a44 <fputs@plt+0x468d4>
   5a6f8:	add	r1, r8, #36	; 0x24
   5a6fc:	mov	r0, r6
   5a700:	bl	21248 <fputs@plt+0x100d8>
   5a704:	subs	r5, r0, #0
   5a708:	bne	57a44 <fputs@plt+0x468d4>
   5a70c:	ldr	r3, [sp, #56]	; 0x38
   5a710:	strb	r5, [r3, #2]
   5a714:	b	56b4c <fputs@plt+0x459dc>
   5a718:	add	r3, r8, #64	; 0x40
   5a71c:	strb	r5, [r8, #56]	; 0x38
   5a720:	add	r1, r8, #36	; 0x24
   5a724:	mov	r0, r3
   5a728:	str	r3, [sp, #128]	; 0x80
   5a72c:	bl	24084 <fputs@plt+0x12f14>
   5a730:	subs	r5, r0, #0
   5a734:	bne	57a44 <fputs@plt+0x468d4>
   5a738:	add	r3, r8, #64	; 0x40
   5a73c:	str	r3, [sp, #40]	; 0x28
   5a740:	str	r5, [sp, #108]	; 0x6c
   5a744:	str	r5, [sp, #100]	; 0x64
   5a748:	ldrb	r3, [r8, #59]	; 0x3b
   5a74c:	ldr	r2, [sp, #108]	; 0x6c
   5a750:	cmp	r3, r2
   5a754:	bgt	5a780 <fputs@plt+0x49610>
   5a758:	ldr	r1, [sp, #100]	; 0x64
   5a75c:	ldr	r0, [sp, #128]	; 0x80
   5a760:	bl	24c70 <fputs@plt+0x13b00>
   5a764:	ldr	r3, [sp, #100]	; 0x64
   5a768:	str	r3, [r8, #20]
   5a76c:	subs	r5, r0, #0
   5a770:	beq	5aa74 <fputs@plt+0x49904>
   5a774:	mov	r0, #0
   5a778:	bl	1adc4 <fputs@plt+0x9c54>
   5a77c:	b	57a44 <fputs@plt+0x468d4>
   5a780:	mov	r3, #0
   5a784:	str	r3, [sp, #140]	; 0x8c
   5a788:	ldr	r3, [sp, #40]	; 0x28
   5a78c:	mov	r2, #16
   5a790:	str	r5, [sp, #104]	; 0x68
   5a794:	ldr	ip, [r3, #28]
   5a798:	mov	r3, #0
   5a79c:	mov	r0, ip
   5a7a0:	asr	r1, ip, #31
   5a7a4:	cmp	r2, r0
   5a7a8:	sbcs	lr, r3, r1
   5a7ac:	blt	5a81c <fputs@plt+0x496ac>
   5a7b0:	mov	r2, #0
   5a7b4:	mov	r3, #0
   5a7b8:	cmp	ip, #16
   5a7bc:	strd	r2, [sp, #248]	; 0xf8
   5a7c0:	bgt	5a840 <fputs@plt+0x496d0>
   5a7c4:	add	r3, sp, #140	; 0x8c
   5a7c8:	add	r2, sp, #248	; 0xf8
   5a7cc:	mov	r1, ip
   5a7d0:	ldr	r0, [sp, #40]	; 0x28
   5a7d4:	bl	23ca8 <fputs@plt+0x12b38>
   5a7d8:	mov	r6, r0
   5a7dc:	cmp	r6, #0
   5a7e0:	ldreq	r3, [sp, #140]	; 0x8c
   5a7e4:	streq	r3, [sp, #100]	; 0x64
   5a7e8:	bne	5a87c <fputs@plt+0x4970c>
   5a7ec:	ldr	r3, [sp, #108]	; 0x6c
   5a7f0:	cmp	r6, #0
   5a7f4:	add	r3, r3, #1
   5a7f8:	str	r3, [sp, #108]	; 0x6c
   5a7fc:	ldr	r3, [sp, #40]	; 0x28
   5a800:	add	r3, r3, #72	; 0x48
   5a804:	str	r3, [sp, #40]	; 0x28
   5a808:	beq	5a748 <fputs@plt+0x495d8>
   5a80c:	ldr	r0, [sp, #100]	; 0x64
   5a810:	bl	1adc4 <fputs@plt+0x9c54>
   5a814:	mov	r5, r6
   5a818:	b	5a774 <fputs@plt+0x49604>
   5a81c:	lsl	lr, r3, #4
   5a820:	orr	lr, lr, r2, lsr #28
   5a824:	mov	r3, lr
   5a828:	ldr	lr, [sp, #104]	; 0x68
   5a82c:	lsl	r6, r2, #4
   5a830:	add	lr, lr, #1
   5a834:	mov	r2, r6
   5a838:	str	lr, [sp, #104]	; 0x68
   5a83c:	b	5a7a4 <fputs@plt+0x49634>
   5a840:	mov	r0, #16
   5a844:	bl	21358 <fputs@plt+0x101e8>
   5a848:	str	r5, [sp, #80]	; 0x50
   5a84c:	str	r5, [sp, #72]	; 0x48
   5a850:	cmp	r0, #0
   5a854:	moveq	r6, #7
   5a858:	movne	r6, #0
   5a85c:	str	r0, [sp, #140]	; 0x8c
   5a860:	ldr	r3, [sp, #40]	; 0x28
   5a864:	ldr	r1, [r3, #28]
   5a868:	ldr	r3, [sp, #72]	; 0x48
   5a86c:	cmp	r1, r3
   5a870:	ble	5a7dc <fputs@plt+0x4966c>
   5a874:	cmp	r6, #0
   5a878:	beq	5a888 <fputs@plt+0x49718>
   5a87c:	ldr	r0, [sp, #140]	; 0x8c
   5a880:	bl	1adc4 <fputs@plt+0x9c54>
   5a884:	b	5a7ec <fputs@plt+0x4967c>
   5a888:	ldr	r3, [sp, #72]	; 0x48
   5a88c:	add	r2, sp, #248	; 0xf8
   5a890:	sub	r1, r1, r3
   5a894:	cmp	r1, #16
   5a898:	movge	r1, #16
   5a89c:	add	r3, sp, #144	; 0x90
   5a8a0:	ldr	r0, [sp, #40]	; 0x28
   5a8a4:	str	r6, [sp, #144]	; 0x90
   5a8a8:	bl	23ca8 <fputs@plt+0x12b38>
   5a8ac:	subs	r6, r0, #0
   5a8b0:	bne	5a950 <fputs@plt+0x497e0>
   5a8b4:	ldr	r3, [sp, #80]	; 0x50
   5a8b8:	add	r2, sp, #176	; 0xb0
   5a8bc:	add	r3, r3, #1
   5a8c0:	str	r3, [sp, #132]	; 0x84
   5a8c4:	ldr	r3, [sp, #140]	; 0x8c
   5a8c8:	ldr	r1, [sp, #144]	; 0x90
   5a8cc:	ldr	r0, [sp, #40]	; 0x28
   5a8d0:	str	r3, [sp, #112]	; 0x70
   5a8d4:	bl	213c0 <fputs@plt+0x10250>
   5a8d8:	mov	r2, #1
   5a8dc:	mov	r9, r2
   5a8e0:	mov	r1, r0
   5a8e4:	ldr	r3, [sp, #104]	; 0x68
   5a8e8:	cmp	r3, r2
   5a8ec:	bgt	5a960 <fputs@plt+0x497f0>
   5a8f0:	mov	r3, #1
   5a8f4:	str	r3, [sp, #116]	; 0x74
   5a8f8:	ldr	r2, [sp, #116]	; 0x74
   5a8fc:	ldr	r3, [sp, #104]	; 0x68
   5a900:	cmp	r3, r2
   5a904:	movle	r2, #0
   5a908:	movgt	r2, #1
   5a90c:	cmp	r1, #0
   5a910:	movne	r2, #0
   5a914:	cmp	r2, #0
   5a918:	bne	5a96c <fputs@plt+0x497fc>
   5a91c:	cmp	r1, #0
   5a920:	bne	5aa00 <fputs@plt+0x49890>
   5a924:	ldr	r3, [sp, #80]	; 0x50
   5a928:	mov	r2, #56	; 0x38
   5a92c:	and	r9, r3, #15
   5a930:	ldr	r3, [sp, #112]	; 0x70
   5a934:	ldr	r3, [r3, #12]
   5a938:	mla	r9, r2, r9, r3
   5a93c:	ldr	r3, [sp, #176]	; 0xb0
   5a940:	str	r3, [r9, #48]	; 0x30
   5a944:	ldr	r3, [sp, #132]	; 0x84
   5a948:	mov	r6, r1
   5a94c:	str	r3, [sp, #80]	; 0x50
   5a950:	ldr	r3, [sp, #72]	; 0x48
   5a954:	add	r3, r3, #16
   5a958:	str	r3, [sp, #72]	; 0x48
   5a95c:	b	5a860 <fputs@plt+0x496f0>
   5a960:	lsl	r9, r9, #4
   5a964:	add	r2, r2, #1
   5a968:	b	5a8e4 <fputs@plt+0x49774>
   5a96c:	mov	r1, r9
   5a970:	ldr	r0, [sp, #80]	; 0x50
   5a974:	bl	70a94 <fputs@plt+0x5f924>
   5a978:	ldr	r3, [sp, #112]	; 0x70
   5a97c:	rsbs	r2, r0, #0
   5a980:	and	r2, r2, #15
   5a984:	and	r7, r0, #15
   5a988:	rsbpl	r7, r2, #0
   5a98c:	ldr	r0, [r3, #12]
   5a990:	mov	r3, #56	; 0x38
   5a994:	mla	r7, r3, r7, r0
   5a998:	ldr	r2, [r7, #48]	; 0x30
   5a99c:	cmp	r2, #0
   5a9a0:	beq	5a9d4 <fputs@plt+0x49864>
   5a9a4:	ldr	r2, [r7, #48]	; 0x30
   5a9a8:	cmp	r9, #0
   5a9ac:	mov	r1, r6
   5a9b0:	ldr	r3, [r2, #4]
   5a9b4:	add	r2, r9, #15
   5a9b8:	str	r3, [sp, #112]	; 0x70
   5a9bc:	movge	r3, r9
   5a9c0:	movlt	r3, r2
   5a9c4:	asr	r9, r3, #4
   5a9c8:	ldr	r3, [sp, #116]	; 0x74
   5a9cc:	add	r3, r3, #1
   5a9d0:	b	5a8f4 <fputs@plt+0x49784>
   5a9d4:	mov	r0, #16
   5a9d8:	bl	21358 <fputs@plt+0x101e8>
   5a9dc:	subs	r1, r0, #0
   5a9e0:	moveq	r1, #7
   5a9e4:	beq	5a9c8 <fputs@plt+0x49858>
   5a9e8:	add	r2, r7, #48	; 0x30
   5a9ec:	ldr	r0, [sp, #40]	; 0x28
   5a9f0:	bl	213c0 <fputs@plt+0x10250>
   5a9f4:	subs	r1, r0, #0
   5a9f8:	bne	5a9c8 <fputs@plt+0x49858>
   5a9fc:	b	5a9a4 <fputs@plt+0x49834>
   5aa00:	ldr	r6, [sp, #176]	; 0xb0
   5aa04:	cmp	r6, #0
   5aa08:	beq	5a944 <fputs@plt+0x497d4>
   5aa0c:	ldr	r0, [r6, #4]
   5aa10:	str	r1, [sp, #80]	; 0x50
   5aa14:	bl	1adc4 <fputs@plt+0x9c54>
   5aa18:	mov	r0, r6
   5aa1c:	bl	1abdc <fputs@plt+0x9a6c>
   5aa20:	ldr	r1, [sp, #80]	; 0x50
   5aa24:	b	5a944 <fputs@plt+0x497d4>
   5aa28:	ldr	r3, [sp, #56]	; 0x38
   5aa2c:	ldr	r5, [r3, #16]
   5aa30:	mov	r0, r5
   5aa34:	bl	3f374 <fputs@plt+0x2e204>
   5aa38:	subs	r6, r0, #0
   5aa3c:	bne	5aa88 <fputs@plt+0x49918>
   5aa40:	ldrb	r3, [r5, #66]	; 0x42
   5aa44:	cmp	r3, #0
   5aa48:	beq	5aa88 <fputs@plt+0x49918>
   5aa4c:	mov	r0, r5
   5aa50:	bl	3f30c <fputs@plt+0x2e19c>
   5aa54:	mov	r5, r6
   5aa58:	mov	r6, r0
   5aa5c:	ldr	r2, [sp, #56]	; 0x38
   5aa60:	mov	r3, #0
   5aa64:	cmp	r6, r3
   5aa68:	strb	r3, [r2, #3]
   5aa6c:	str	r3, [r2, #56]	; 0x38
   5aa70:	bne	5d968 <fputs@plt+0x4c7f8>
   5aa74:	ldr	r3, [sp, #56]	; 0x38
   5aa78:	cmp	r5, #0
   5aa7c:	strb	r5, [r3, #2]
   5aa80:	beq	56b4c <fputs@plt+0x459dc>
   5aa84:	b	5a39c <fputs@plt+0x4922c>
   5aa88:	mov	r5, #1
   5aa8c:	b	5aa5c <fputs@plt+0x498ec>
   5aa90:	ldr	r2, [r4, #4]
   5aa94:	ldr	r3, [sl, #56]	; 0x38
   5aa98:	ldr	r6, [r3, r2, lsl #2]
   5aa9c:	mov	r3, #0
   5aaa0:	str	r3, [sp, #248]	; 0xf8
   5aaa4:	ldr	r5, [r6, #16]
   5aaa8:	ldrb	r3, [r5, #56]	; 0x38
   5aaac:	cmp	r3, #0
   5aab0:	beq	5ab7c <fputs@plt+0x49a0c>
   5aab4:	add	r1, sp, #248	; 0xf8
   5aab8:	ldr	r0, [r5, #20]
   5aabc:	bl	23b20 <fputs@plt+0x129b0>
   5aac0:	mov	r3, #0
   5aac4:	cmp	r0, r3
   5aac8:	str	r3, [r6, #56]	; 0x38
   5aacc:	bne	5ac04 <fputs@plt+0x49a94>
   5aad0:	ldr	r5, [sp, #248]	; 0xf8
   5aad4:	cmp	r5, r3
   5aad8:	movne	r3, #1
   5aadc:	strbne	r3, [r6, #2]
   5aae0:	movne	r5, r0
   5aae4:	bne	5ab14 <fputs@plt+0x499a4>
   5aae8:	strb	r0, [r6, #2]
   5aaec:	ldrb	r3, [r4, #3]
   5aaf0:	add	r3, sl, r3, lsl #2
   5aaf4:	ldr	r2, [r3, #108]	; 0x6c
   5aaf8:	add	r2, r2, #1
   5aafc:	str	r2, [r3, #108]	; 0x6c
   5ab00:	ldr	r4, [r4, #8]
   5ab04:	mov	r2, #20
   5ab08:	ldr	r3, [sp, #32]
   5ab0c:	mla	r4, r2, r4, r3
   5ab10:	sub	r4, r4, #20
   5ab14:	ldr	r3, [fp, #248]	; 0xf8
   5ab18:	cmp	r3, #0
   5ab1c:	bne	5d9a4 <fputs@plt+0x4c834>
   5ab20:	ldr	r3, [sp, #48]	; 0x30
   5ab24:	ldr	r2, [sp, #96]	; 0x60
   5ab28:	ldr	r6, [fp, #304]	; 0x130
   5ab2c:	cmp	r2, r3
   5ab30:	movhi	r3, #0
   5ab34:	movls	r3, #1
   5ab38:	cmp	r6, #0
   5ab3c:	moveq	r3, #0
   5ab40:	cmp	r3, #0
   5ab44:	beq	56b4c <fputs@plt+0x459dc>
   5ab48:	ldr	r3, [sp, #48]	; 0x30
   5ab4c:	ldr	r1, [fp, #312]	; 0x138
   5ab50:	mov	r0, r3
   5ab54:	add	r7, r3, r1
   5ab58:	bl	70a74 <fputs@plt+0x5f904>
   5ab5c:	ldr	r0, [fp, #308]	; 0x134
   5ab60:	sub	r3, r7, r1
   5ab64:	str	r3, [sp, #96]	; 0x60
   5ab68:	blx	r6
   5ab6c:	cmp	r0, #0
   5ab70:	beq	56b4c <fputs@plt+0x459dc>
   5ab74:	mov	r5, #9
   5ab78:	b	57a44 <fputs@plt+0x468d4>
   5ab7c:	ldr	r1, [r5, #36]	; 0x24
   5ab80:	ldr	r2, [r1, #4]
   5ab84:	str	r2, [r5, #36]	; 0x24
   5ab88:	str	r3, [r1, #4]
   5ab8c:	ldr	r3, [r5, #40]	; 0x28
   5ab90:	cmp	r3, #0
   5ab94:	beq	5abb0 <fputs@plt+0x49a40>
   5ab98:	ldr	r3, [r5, #36]	; 0x24
   5ab9c:	clz	r3, r3
   5aba0:	lsr	r3, r3, #5
   5aba4:	str	r3, [sp, #248]	; 0xf8
   5aba8:	mov	r0, #0
   5abac:	b	5aac0 <fputs@plt+0x49950>
   5abb0:	ldr	r7, [r1, #4]
   5abb4:	mov	r0, fp
   5abb8:	bl	1e0ec <fputs@plt+0xcf7c>
   5abbc:	subs	r1, r7, #0
   5abc0:	bne	5abb0 <fputs@plt+0x49a40>
   5abc4:	b	5ab98 <fputs@plt+0x49a28>
   5abc8:	ldr	r2, [r4, #4]
   5abcc:	ldr	r3, [sl, #56]	; 0x38
   5abd0:	ldr	r3, [r3, r2, lsl #2]
   5abd4:	cmp	r3, #0
   5abd8:	beq	56b4c <fputs@plt+0x459dc>
   5abdc:	ldr	r2, [r4, #4]
   5abe0:	ldr	r3, [sl, #56]	; 0x38
   5abe4:	add	r1, sp, #432	; 0x1b0
   5abe8:	ldr	r6, [r3, r2, lsl #2]
   5abec:	ldr	r3, [r4, #12]
   5abf0:	str	r3, [r1, #-184]!	; 0xffffff48
   5abf4:	ldr	r3, [r4, #16]
   5abf8:	ldr	r0, [r6, #16]
   5abfc:	blx	r3
   5ac00:	b	5aac0 <fputs@plt+0x49950>
   5ac04:	mov	r5, r0
   5ac08:	b	57a44 <fputs@plt+0x468d4>
   5ac0c:	ldr	r2, [r4, #4]
   5ac10:	ldr	r3, [sl, #56]	; 0x38
   5ac14:	ldr	r7, [r4, #8]
   5ac18:	ldr	r6, [r3, r2, lsl #2]
   5ac1c:	mov	r3, #40	; 0x28
   5ac20:	ldr	r2, [sp, #28]
   5ac24:	mla	r7, r3, r7, r2
   5ac28:	ldrb	r3, [r4, #3]
   5ac2c:	tst	r3, #1
   5ac30:	ldrne	r3, [sl, #92]	; 0x5c
   5ac34:	addne	r3, r3, #1
   5ac38:	strne	r3, [sl, #92]	; 0x5c
   5ac3c:	ldrh	r3, [r7, #8]
   5ac40:	tst	r3, #16384	; 0x4000
   5ac44:	bne	5ad58 <fputs@plt+0x49be8>
   5ac48:	ldrb	r3, [r4]
   5ac4c:	ldr	ip, [r7, #16]
   5ac50:	cmp	r3, #109	; 0x6d
   5ac54:	bne	5aea4 <fputs@plt+0x49d34>
   5ac58:	ldrb	r3, [ip, #1]
   5ac5c:	ldr	r6, [r6, #16]
   5ac60:	tst	r3, #128	; 0x80
   5ac64:	streq	r3, [sp, #248]	; 0xf8
   5ac68:	beq	5ac78 <fputs@plt+0x49b08>
   5ac6c:	add	r1, sp, #248	; 0xf8
   5ac70:	add	r0, ip, #1
   5ac74:	bl	1b028 <fputs@plt+0x9eb8>
   5ac78:	ldr	r3, [sp, #248]	; 0xf8
   5ac7c:	sub	r2, r3, #1
   5ac80:	cmp	r2, #8
   5ac84:	movhi	r2, #0
   5ac88:	movls	r2, #1
   5ac8c:	cmp	r3, #7
   5ac90:	moveq	r2, #0
   5ac94:	cmp	r2, #0
   5ac98:	ldrbne	r3, [r6, #60]	; 0x3c
   5ac9c:	andne	r3, r3, #1
   5aca0:	bne	5acc0 <fputs@plt+0x49b50>
   5aca4:	cmp	r3, #10
   5aca8:	ble	5acbc <fputs@plt+0x49b4c>
   5acac:	tst	r3, #1
   5acb0:	ldrbne	r3, [r6, #60]	; 0x3c
   5acb4:	andne	r3, r3, #2
   5acb8:	bne	5acc0 <fputs@plt+0x49b50>
   5acbc:	mov	r3, #0
   5acc0:	strb	r3, [r6, #60]	; 0x3c
   5acc4:	ldr	r9, [r7, #12]
   5acc8:	mov	r1, #1
   5accc:	add	r8, r9, #8
   5acd0:	mov	r2, r9
   5acd4:	asr	r3, r9, #31
   5acd8:	lsr	r0, r2, #7
   5acdc:	orr	r0, r0, r3, lsl #25
   5ace0:	lsr	ip, r3, #7
   5ace4:	mov	r2, r0
   5ace8:	mov	r3, ip
   5acec:	orrs	r0, r2, r3
   5acf0:	bne	5ad6c <fputs@plt+0x49bfc>
   5acf4:	ldr	r3, [r6, #4]
   5acf8:	add	r9, r9, r1
   5acfc:	cmp	r3, #0
   5ad00:	moveq	r5, r3
   5ad04:	beq	5ad9c <fputs@plt+0x49c2c>
   5ad08:	ldr	r5, [r6, #40]	; 0x28
   5ad0c:	cmp	r5, #0
   5ad10:	beq	5ad74 <fputs@plt+0x49c04>
   5ad14:	ldr	r5, [r6, #48]	; 0x30
   5ad18:	cmp	r5, #0
   5ad1c:	beq	5ad9c <fputs@plt+0x49c2c>
   5ad20:	add	r5, r8, r5
   5ad24:	cmp	r3, r5
   5ad28:	movge	r5, #0
   5ad2c:	bge	5ad9c <fputs@plt+0x49c2c>
   5ad30:	mov	r3, #1
   5ad34:	strb	r3, [r6, #56]	; 0x38
   5ad38:	add	r1, r6, #36	; 0x24
   5ad3c:	add	r0, r6, #64	; 0x40
   5ad40:	bl	24084 <fputs@plt+0x12f14>
   5ad44:	mov	r3, #0
   5ad48:	str	r3, [r6, #44]	; 0x2c
   5ad4c:	str	r3, [r6, #48]	; 0x30
   5ad50:	mov	r5, r0
   5ad54:	b	5ad9c <fputs@plt+0x49c2c>
   5ad58:	mov	r0, r7
   5ad5c:	bl	27870 <fputs@plt+0x16700>
   5ad60:	subs	r5, r0, #0
   5ad64:	beq	5ac48 <fputs@plt+0x49ad8>
   5ad68:	b	57a44 <fputs@plt+0x468d4>
   5ad6c:	add	r1, r1, #1
   5ad70:	b	5acd8 <fputs@plt+0x49b68>
   5ad74:	ldr	r2, [r6, #44]	; 0x2c
   5ad78:	cmp	r3, r2
   5ad7c:	blt	5ad30 <fputs@plt+0x49bc0>
   5ad80:	ldr	r3, [r6]
   5ad84:	cmp	r2, r3
   5ad88:	ble	5ad9c <fputs@plt+0x49c2c>
   5ad8c:	ldr	r3, [pc, #3908]	; 5bcd8 <fputs@plt+0x4ab68>
   5ad90:	ldr	r5, [r3, #244]	; 0xf4
   5ad94:	cmp	r5, #0
   5ad98:	bne	5ad30 <fputs@plt+0x49bc0>
   5ad9c:	ldr	r3, [r6, #44]	; 0x2c
   5ada0:	ldr	r0, [r6, #40]	; 0x28
   5ada4:	add	r3, r3, r9
   5ada8:	str	r3, [r6, #44]	; 0x2c
   5adac:	ldr	r3, [r6, #8]
   5adb0:	cmp	r9, r3
   5adb4:	strgt	r9, [r6, #8]
   5adb8:	cmp	r0, #0
   5adbc:	beq	5ae84 <fputs@plt+0x49d14>
   5adc0:	ldr	r9, [r6, #48]	; 0x30
   5adc4:	ldr	r3, [r6, #52]	; 0x34
   5adc8:	add	r9, r8, r9
   5adcc:	cmp	r9, r3
   5add0:	ble	5ae30 <fputs@plt+0x49cc0>
   5add4:	ldr	r2, [r6, #36]	; 0x24
   5add8:	sub	r1, r2, r0
   5addc:	lsl	r3, r3, #1
   5ade0:	cmp	r9, r3
   5ade4:	bgt	5addc <fputs@plt+0x49c6c>
   5ade8:	ldr	r2, [r6, #4]
   5adec:	str	r1, [sp, #40]	; 0x28
   5adf0:	cmp	r3, r2
   5adf4:	movge	r3, r2
   5adf8:	cmp	r9, r3
   5adfc:	movlt	r9, r3
   5ae00:	mov	r2, r9
   5ae04:	asr	r3, r9, #31
   5ae08:	bl	21b90 <fputs@plt+0x10a20>
   5ae0c:	ldr	r1, [sp, #40]	; 0x28
   5ae10:	cmp	r0, #0
   5ae14:	bne	5ae20 <fputs@plt+0x49cb0>
   5ae18:	mov	r5, #7
   5ae1c:	b	57a44 <fputs@plt+0x468d4>
   5ae20:	add	r3, r0, r1
   5ae24:	str	r3, [r6, #36]	; 0x24
   5ae28:	str	r0, [r6, #40]	; 0x28
   5ae2c:	str	r9, [r6, #52]	; 0x34
   5ae30:	ldr	r3, [r6, #48]	; 0x30
   5ae34:	ldr	r2, [r6, #40]	; 0x28
   5ae38:	add	r8, r8, #7
   5ae3c:	bic	r8, r8, #7
   5ae40:	add	r8, r8, r3
   5ae44:	add	r9, r2, r3
   5ae48:	ldr	r3, [r6, #36]	; 0x24
   5ae4c:	str	r8, [r6, #48]	; 0x30
   5ae50:	cmp	r3, #0
   5ae54:	subne	r3, r3, r2
   5ae58:	bne	5ae9c <fputs@plt+0x49d2c>
   5ae5c:	ldr	r2, [r7, #12]
   5ae60:	ldr	r1, [r7, #16]
   5ae64:	add	r0, r9, #8
   5ae68:	bl	10fe4 <memcpy@plt>
   5ae6c:	ldr	r3, [r7, #12]
   5ae70:	str	r3, [r9]
   5ae74:	str	r9, [r6, #36]	; 0x24
   5ae78:	cmp	r5, #0
   5ae7c:	beq	56b4c <fputs@plt+0x459dc>
   5ae80:	b	57a44 <fputs@plt+0x468d4>
   5ae84:	mov	r0, r8
   5ae88:	asr	r1, r8, #31
   5ae8c:	bl	1ea54 <fputs@plt+0xd8e4>
   5ae90:	subs	r9, r0, #0
   5ae94:	beq	5ae18 <fputs@plt+0x49ca8>
   5ae98:	ldr	r3, [r6, #36]	; 0x24
   5ae9c:	str	r3, [r9, #4]
   5aea0:	b	5ae5c <fputs@plt+0x49cec>
   5aea4:	ldrb	r1, [r4, #3]
   5aea8:	ldr	r2, [r7, #12]
   5aeac:	mov	r7, #0
   5aeb0:	tst	r1, #16
   5aeb4:	moveq	r1, r7
   5aeb8:	ldrne	r1, [r6, #28]
   5aebc:	ldr	r0, [r6, #16]
   5aec0:	ldr	lr, [r4, #12]
   5aec4:	str	r1, [sp, #16]
   5aec8:	ldr	r1, [pc, #3664]	; 5bd20 <fputs@plt+0x4abb0>
   5aecc:	asr	r3, r2, #31
   5aed0:	str	r1, [sp]
   5aed4:	str	lr, [sp, #12]
   5aed8:	str	r7, [sp, #8]
   5aedc:	str	r7, [sp, #4]
   5aee0:	mov	r1, ip
   5aee4:	bl	449fc <fputs@plt+0x3388c>
   5aee8:	str	r7, [r6, #56]	; 0x38
   5aeec:	mov	r5, r0
   5aef0:	b	5ae78 <fputs@plt+0x49d08>
   5aef4:	ldr	r2, [r4, #4]
   5aef8:	ldr	r3, [sl, #56]	; 0x38
   5aefc:	ldr	r0, [sp, #28]
   5af00:	mov	r1, #40	; 0x28
   5af04:	ldr	r6, [r3, r2, lsl #2]
   5af08:	add	r2, sp, #256	; 0x100
   5af0c:	ldr	r3, [r6, #24]
   5af10:	ldr	r7, [r6, #16]
   5af14:	str	r3, [sp, #248]	; 0xf8
   5af18:	ldr	r3, [r4, #12]
   5af1c:	strh	r3, [r2]
   5af20:	mov	r2, #0
   5af24:	strb	r2, [sp, #258]	; 0x102
   5af28:	ldr	r3, [r4, #8]
   5af2c:	mla	r3, r1, r3, r0
   5af30:	add	r1, sp, #248	; 0xf8
   5af34:	str	r3, [sp, #252]	; 0xfc
   5af38:	add	r3, sp, #176	; 0xb0
   5af3c:	mov	r0, r7
   5af40:	stm	sp, {r2, r3}
   5af44:	mov	r2, #0
   5af48:	mov	r3, #0
   5af4c:	bl	43c3c <fputs@plt+0x32acc>
   5af50:	subs	r5, r0, #0
   5af54:	bne	57a44 <fputs@plt+0x468d4>
   5af58:	ldr	r3, [sp, #176]	; 0xb0
   5af5c:	cmp	r3, #0
   5af60:	beq	5af70 <fputs@plt+0x49e00>
   5af64:	mov	r3, #0
   5af68:	str	r3, [r6, #56]	; 0x38
   5af6c:	b	56b4c <fputs@plt+0x459dc>
   5af70:	mov	r1, #4
   5af74:	mov	r0, r7
   5af78:	bl	454e4 <fputs@plt+0x34374>
   5af7c:	cmp	r0, #0
   5af80:	beq	5af64 <fputs@plt+0x49df4>
   5af84:	mov	r5, r0
   5af88:	b	57a44 <fputs@plt+0x468d4>
   5af8c:	ldr	r3, [sl, #56]	; 0x38
   5af90:	ldr	r2, [r4, #4]
   5af94:	ldr	r8, [r3, r2, lsl #2]
   5af98:	ldr	r3, [r8, #16]
   5af9c:	ldrb	r3, [r3, #66]	; 0x42
   5afa0:	cmp	r3, #1
   5afa4:	bne	5afd0 <fputs@plt+0x49e60>
   5afa8:	ldrb	r6, [r8, #2]
   5afac:	cmp	r6, #0
   5afb0:	beq	5afe4 <fputs@plt+0x49e74>
   5afb4:	ldr	r3, [r4, #8]
   5afb8:	ldr	r2, [sp, #28]
   5afbc:	mov	r0, #40	; 0x28
   5afc0:	mov	r5, #0
   5afc4:	mla	r0, r0, r3, r2
   5afc8:	bl	249f0 <fputs@plt+0x13880>
   5afcc:	b	56b4c <fputs@plt+0x459dc>
   5afd0:	mov	r0, r8
   5afd4:	bl	44590 <fputs@plt+0x33420>
   5afd8:	subs	r5, r0, #0
   5afdc:	beq	5afa8 <fputs@plt+0x49e38>
   5afe0:	b	57a44 <fputs@plt+0x468d4>
   5afe4:	ldr	r5, [r8, #16]
   5afe8:	mov	r0, r5
   5afec:	bl	1a2c8 <fputs@plt+0x9158>
   5aff0:	add	r3, sp, #176	; 0xb0
   5aff4:	ldr	r2, [r5, #16]
   5aff8:	mov	r0, r5
   5affc:	str	r3, [sp]
   5b000:	mov	r1, r6
   5b004:	mov	r3, #1
   5b008:	strh	r6, [sp, #184]	; 0xb8
   5b00c:	str	fp, [sp, #208]	; 0xd0
   5b010:	str	r6, [sp, #200]	; 0xc8
   5b014:	bl	4474c <fputs@plt+0x335dc>
   5b018:	subs	r5, r0, #0
   5b01c:	bne	57a44 <fputs@plt+0x468d4>
   5b020:	ldr	r0, [sp, #192]	; 0xc0
   5b024:	ldrb	r3, [r0]
   5b028:	tst	r3, #128	; 0x80
   5b02c:	streq	r3, [sp, #140]	; 0x8c
   5b030:	beq	5b03c <fputs@plt+0x49ecc>
   5b034:	add	r1, sp, #140	; 0x8c
   5b038:	bl	1b028 <fputs@plt+0x9eb8>
   5b03c:	ldr	r3, [sp, #140]	; 0x8c
   5b040:	cmp	r3, #2
   5b044:	bls	5b118 <fputs@plt+0x49fa8>
   5b048:	ldr	r2, [sp, #188]	; 0xbc
   5b04c:	cmp	r2, r3
   5b050:	blt	5b118 <fputs@plt+0x49fa8>
   5b054:	ldr	r2, [sp, #192]	; 0xc0
   5b058:	sub	r3, r3, #1
   5b05c:	add	r0, r2, r3
   5b060:	ldrb	r3, [r2, r3]
   5b064:	tst	r3, #128	; 0x80
   5b068:	streq	r3, [sp, #144]	; 0x90
   5b06c:	beq	5b078 <fputs@plt+0x49f08>
   5b070:	add	r1, sp, #144	; 0x90
   5b074:	bl	1b028 <fputs@plt+0x9eb8>
   5b078:	ldr	r1, [sp, #144]	; 0x90
   5b07c:	sub	r2, r1, #1
   5b080:	sub	r3, r1, #7
   5b084:	clz	r3, r3
   5b088:	lsr	r3, r3, #5
   5b08c:	cmp	r2, #8
   5b090:	orrhi	r3, r3, #1
   5b094:	cmp	r3, #0
   5b098:	bne	5b118 <fputs@plt+0x49fa8>
   5b09c:	ldr	r3, [pc, #3216]	; 5bd34 <fputs@plt+0x4abc4>
   5b0a0:	ldr	r0, [sp, #188]	; 0xbc
   5b0a4:	add	r3, r3, r1
   5b0a8:	ldrb	r2, [r3, #820]	; 0x334
   5b0ac:	ldr	r3, [sp, #140]	; 0x8c
   5b0b0:	add	r3, r2, r3
   5b0b4:	cmp	r0, r3
   5b0b8:	bcc	5b118 <fputs@plt+0x49fa8>
   5b0bc:	ldr	r3, [sp, #192]	; 0xc0
   5b0c0:	sub	r0, r0, r2
   5b0c4:	add	r0, r3, r0
   5b0c8:	add	r2, sp, #248	; 0xf8
   5b0cc:	bl	19720 <fputs@plt+0x85b0>
   5b0d0:	add	r0, sp, #176	; 0xb0
   5b0d4:	ldrd	r6, [sp, #248]	; 0xf8
   5b0d8:	bl	24774 <fputs@plt+0x13604>
   5b0dc:	ldrb	r3, [r4]
   5b0e0:	cmp	r3, #112	; 0x70
   5b0e4:	bne	5b13c <fputs@plt+0x49fcc>
   5b0e8:	ldr	r2, [r4, #12]
   5b0ec:	ldr	r3, [sl, #56]	; 0x38
   5b0f0:	ldr	r3, [r3, r2, lsl #2]
   5b0f4:	mov	r2, #0
   5b0f8:	strb	r2, [r3, #2]
   5b0fc:	mov	r2, #1
   5b100:	strd	r6, [r3, #40]	; 0x28
   5b104:	strb	r2, [r3, #3]
   5b108:	ldr	r2, [r4, #16]
   5b10c:	str	r8, [r3, #48]	; 0x30
   5b110:	str	r2, [r3, #52]	; 0x34
   5b114:	b	56b4c <fputs@plt+0x459dc>
   5b118:	add	r0, sp, #176	; 0xb0
   5b11c:	bl	24774 <fputs@plt+0x13604>
   5b120:	ldr	r0, [pc, #2996]	; 5bcdc <fputs@plt+0x4ab6c>
   5b124:	bl	2f3e4 <fputs@plt+0x1e274>
   5b128:	cmp	r0, #0
   5b12c:	bne	5d970 <fputs@plt+0x4c800>
   5b130:	mov	r6, #0
   5b134:	mov	r7, #0
   5b138:	b	5b0dc <fputs@plt+0x49f6c>
   5b13c:	ldr	r1, [r4, #8]
   5b140:	ldr	r0, [sl, #8]
   5b144:	bl	24bb0 <fputs@plt+0x13a40>
   5b148:	mov	r3, #4
   5b14c:	strd	r6, [r0]
   5b150:	strh	r3, [r0, #8]
   5b154:	b	56b4c <fputs@plt+0x459dc>
   5b158:	ldr	r2, [r4, #4]
   5b15c:	ldr	r3, [sl, #56]	; 0x38
   5b160:	cmp	r7, #115	; 0x73
   5b164:	mov	r1, #40	; 0x28
   5b168:	ldr	r2, [r3, r2, lsl #2]
   5b16c:	ldr	r0, [sp, #28]
   5b170:	mov	r8, #0
   5b174:	ldr	r3, [r2, #24]
   5b178:	str	r3, [sp, #176]	; 0xb0
   5b17c:	ldr	r3, [r4, #16]
   5b180:	strh	r3, [sp, #184]	; 0xb8
   5b184:	mvnls	r3, #0
   5b188:	movhi	r3, #0
   5b18c:	strb	r3, [sp, #186]	; 0xba
   5b190:	ldr	r3, [r4, #12]
   5b194:	mla	r3, r1, r3, r0
   5b198:	str	r3, [sp, #180]	; 0xb4
   5b19c:	ldr	r5, [r2, #16]
   5b1a0:	mov	r0, r5
   5b1a4:	bl	1a2c8 <fputs@plt+0x9158>
   5b1a8:	ldrd	r6, [r5, #16]
   5b1ac:	mov	r3, #0
   5b1b0:	mvn	r2, #-2147483647	; 0x80000001
   5b1b4:	subs	r0, r6, #1
   5b1b8:	sbc	r1, r7, #0
   5b1bc:	cmp	r1, r3
   5b1c0:	cmpeq	r0, r2
   5b1c4:	bls	5b1f8 <fputs@plt+0x4a088>
   5b1c8:	ldr	r0, [pc, #2832]	; 5bce0 <fputs@plt+0x4ab70>
   5b1cc:	bl	2f3e4 <fputs@plt+0x1e274>
   5b1d0:	mov	r5, r0
   5b1d4:	ldrb	r3, [r4]
   5b1d8:	tst	r3, #1
   5b1dc:	rsbeq	r8, r8, #0
   5b1e0:	addne	r8, r8, #1
   5b1e4:	cmp	r5, #0
   5b1e8:	bne	57a44 <fputs@plt+0x468d4>
   5b1ec:	cmp	r8, #0
   5b1f0:	bgt	56b38 <fputs@plt+0x459c8>
   5b1f4:	b	56b4c <fputs@plt+0x459dc>
   5b1f8:	add	r3, sp, #256	; 0x100
   5b1fc:	add	r7, sp, #248	; 0xf8
   5b200:	strh	r8, [r3]
   5b204:	mov	r0, r5
   5b208:	str	r7, [sp]
   5b20c:	mov	r3, #1
   5b210:	mov	r2, r6
   5b214:	mov	r1, r8
   5b218:	str	fp, [sp, #280]	; 0x118
   5b21c:	str	r8, [sp, #272]	; 0x110
   5b220:	bl	4474c <fputs@plt+0x335dc>
   5b224:	subs	r5, r0, #0
   5b228:	bne	5b1d4 <fputs@plt+0x4a064>
   5b22c:	add	r2, sp, #176	; 0xb0
   5b230:	ldr	r1, [sp, #264]	; 0x108
   5b234:	ldr	r0, [sp, #260]	; 0x104
   5b238:	bl	305f4 <fputs@plt+0x1f484>
   5b23c:	mov	r8, r0
   5b240:	mov	r0, r7
   5b244:	bl	24774 <fputs@plt+0x13604>
   5b248:	b	5b1d4 <fputs@plt+0x4a064>
   5b24c:	ldr	r1, [r4, #8]
   5b250:	ldr	r0, [sl, #8]
   5b254:	bl	24bb0 <fputs@plt+0x13a40>
   5b258:	mov	r2, #1
   5b25c:	ldr	r3, [fp, #168]	; 0xa8
   5b260:	add	r3, r3, #1
   5b264:	strh	r2, [r0, #8]
   5b268:	ldr	r2, [fp, #156]	; 0x9c
   5b26c:	str	r0, [sp, #40]	; 0x28
   5b270:	cmp	r2, r3
   5b274:	movgt	r3, #2
   5b278:	strbgt	r3, [sl, #86]	; 0x56
   5b27c:	movgt	r5, #6
   5b280:	bgt	57a44 <fputs@plt+0x468d4>
   5b284:	ldr	r3, [r4, #12]
   5b288:	ldr	r8, [r4, #4]
   5b28c:	str	r3, [sp, #56]	; 0x38
   5b290:	lsl	r3, r3, #4
   5b294:	str	r3, [sp, #72]	; 0x48
   5b298:	ldr	r2, [sp, #72]	; 0x48
   5b29c:	ldr	r3, [fp, #16]
   5b2a0:	add	r3, r3, r2
   5b2a4:	ldr	r7, [r3, #4]
   5b2a8:	ldm	r7, {r3, r6}
   5b2ac:	ldr	r5, [r6, #8]
   5b2b0:	str	r3, [r6, #4]
   5b2b4:	mov	r3, #0
   5b2b8:	cmp	r5, r3
   5b2bc:	str	r3, [sp, #144]	; 0x90
   5b2c0:	movne	r5, r3
   5b2c4:	ldrne	r9, [pc, #2584]	; 5bce4 <fputs@plt+0x4ab74>
   5b2c8:	bne	5b2e0 <fputs@plt+0x4a170>
   5b2cc:	cmp	r8, #1
   5b2d0:	bhi	5b34c <fputs@plt+0x4a1dc>
   5b2d4:	ldr	r0, [pc, #2572]	; 5bce8 <fputs@plt+0x4ab78>
   5b2d8:	bl	2f3e4 <fputs@plt+0x1e274>
   5b2dc:	mov	r9, r0
   5b2e0:	ldr	r3, [sp, #40]	; 0x28
   5b2e4:	mov	r0, r5
   5b2e8:	asr	r1, r5, #31
   5b2ec:	mov	r2, #4
   5b2f0:	cmp	r9, #0
   5b2f4:	strh	r2, [r3, #8]
   5b2f8:	strd	r0, [r3]
   5b2fc:	bne	5d978 <fputs@plt+0x4c808>
   5b300:	cmp	r5, #0
   5b304:	beq	56b4c <fputs@plt+0x459dc>
   5b308:	ldr	r2, [fp, #16]
   5b30c:	ldr	r3, [sp, #72]	; 0x48
   5b310:	ldr	r1, [r4, #4]
   5b314:	add	r3, r2, r3
   5b318:	ldr	r0, [r3, #12]
   5b31c:	ldr	r2, [r0, #16]
   5b320:	cmp	r2, #0
   5b324:	bne	5b508 <fputs@plt+0x4a398>
   5b328:	ldr	r2, [r0, #32]
   5b32c:	cmp	r2, #0
   5b330:	bne	5b520 <fputs@plt+0x4a3b0>
   5b334:	ldr	r3, [sp, #56]	; 0x38
   5b338:	mov	r5, r9
   5b33c:	add	r2, r3, #1
   5b340:	uxtb	r3, r2
   5b344:	str	r3, [sp, #88]	; 0x58
   5b348:	b	56b4c <fputs@plt+0x459dc>
   5b34c:	mov	r3, r5
   5b350:	add	r2, sp, #144	; 0x90
   5b354:	mov	r1, r8
   5b358:	mov	r0, r6
   5b35c:	bl	3e600 <fputs@plt+0x2d490>
   5b360:	cmp	r0, #0
   5b364:	mov	r9, r0
   5b368:	str	r0, [sp, #140]	; 0x8c
   5b36c:	bne	5b2e0 <fputs@plt+0x4a170>
   5b370:	mov	r2, r0
   5b374:	mov	r1, r8
   5b378:	mov	r0, r7
   5b37c:	bl	44f38 <fputs@plt+0x33dc8>
   5b380:	cmp	r0, #0
   5b384:	mov	r5, r0
   5b388:	str	r0, [sp, #140]	; 0x8c
   5b38c:	beq	5b3a4 <fputs@plt+0x4a234>
   5b390:	ldr	r0, [sp, #144]	; 0x90
   5b394:	bl	3dcf0 <fputs@plt+0x2cb80>
   5b398:	mov	r5, r9
   5b39c:	ldr	r9, [sp, #140]	; 0x8c
   5b3a0:	b	5b2e0 <fputs@plt+0x4a170>
   5b3a4:	ldrb	r3, [r6, #17]
   5b3a8:	cmp	r3, #0
   5b3ac:	beq	5b4f0 <fputs@plt+0x4a380>
   5b3b0:	add	r2, sp, #176	; 0xb0
   5b3b4:	mov	r1, #4
   5b3b8:	mov	r0, r7
   5b3bc:	bl	1a588 <fputs@plt+0x9418>
   5b3c0:	ldr	r3, [sp, #176]	; 0xb0
   5b3c4:	cmp	r8, r3
   5b3c8:	bne	5b444 <fputs@plt+0x4a2d4>
   5b3cc:	add	r1, sp, #140	; 0x8c
   5b3d0:	ldr	r0, [sp, #144]	; 0x90
   5b3d4:	bl	41c8c <fputs@plt+0x30b1c>
   5b3d8:	ldr	r0, [sp, #144]	; 0x90
   5b3dc:	bl	3dcf0 <fputs@plt+0x2cb80>
   5b3e0:	ldr	r9, [sp, #140]	; 0x8c
   5b3e4:	cmp	r9, #0
   5b3e8:	bne	5b2e0 <fputs@plt+0x4a170>
   5b3ec:	ldr	r2, [sp, #176]	; 0xb0
   5b3f0:	sub	r2, r2, #1
   5b3f4:	str	r2, [sp, #176]	; 0xb0
   5b3f8:	ldr	r2, [pc, #2284]	; 5bcec <fputs@plt+0x4ab7c>
   5b3fc:	ldr	r1, [r6, #32]
   5b400:	ldr	r0, [r2, #608]	; 0x260
   5b404:	bl	70888 <fputs@plt+0x5f718>
   5b408:	add	r8, r0, #1
   5b40c:	ldr	r5, [sp, #176]	; 0xb0
   5b410:	cmp	r5, r8
   5b414:	beq	5b4e4 <fputs@plt+0x4a374>
   5b418:	mov	r1, r5
   5b41c:	mov	r0, r6
   5b420:	bl	1683c <fputs@plt+0x56cc>
   5b424:	cmp	r5, r0
   5b428:	beq	5b4e4 <fputs@plt+0x4a374>
   5b42c:	mov	r2, r5
   5b430:	mov	r1, #4
   5b434:	mov	r0, r7
   5b438:	bl	407b0 <fputs@plt+0x2f640>
   5b43c:	str	r0, [sp, #140]	; 0x8c
   5b440:	b	5b398 <fputs@plt+0x4a228>
   5b444:	ldr	r0, [sp, #144]	; 0x90
   5b448:	bl	3dcf0 <fputs@plt+0x2cb80>
   5b44c:	mov	r3, r5
   5b450:	add	r2, sp, #248	; 0xf8
   5b454:	ldr	r1, [sp, #176]	; 0xb0
   5b458:	mov	r0, r6
   5b45c:	bl	3e600 <fputs@plt+0x2d490>
   5b460:	cmp	r0, #0
   5b464:	mov	r9, r0
   5b468:	str	r0, [sp, #140]	; 0x8c
   5b46c:	bne	5b2e0 <fputs@plt+0x4a170>
   5b470:	mov	r3, r0
   5b474:	stm	sp, {r8, r9}
   5b478:	mov	r2, #1
   5b47c:	ldr	r1, [sp, #248]	; 0xf8
   5b480:	mov	r0, r6
   5b484:	bl	4125c <fputs@plt+0x300ec>
   5b488:	str	r0, [sp, #140]	; 0x8c
   5b48c:	ldr	r0, [sp, #248]	; 0xf8
   5b490:	bl	3dcf0 <fputs@plt+0x2cb80>
   5b494:	ldr	r9, [sp, #140]	; 0x8c
   5b498:	cmp	r9, #0
   5b49c:	bne	5b2e0 <fputs@plt+0x4a170>
   5b4a0:	mov	r3, r9
   5b4a4:	add	r2, sp, #248	; 0xf8
   5b4a8:	ldr	r1, [sp, #176]	; 0xb0
   5b4ac:	mov	r0, r6
   5b4b0:	str	r9, [sp, #248]	; 0xf8
   5b4b4:	bl	3e600 <fputs@plt+0x2d490>
   5b4b8:	add	r1, sp, #432	; 0x1b0
   5b4bc:	str	r0, [r1, #-292]!	; 0xfffffedc
   5b4c0:	ldr	r0, [sp, #248]	; 0xf8
   5b4c4:	bl	41c8c <fputs@plt+0x30b1c>
   5b4c8:	ldr	r0, [sp, #248]	; 0xf8
   5b4cc:	bl	3dcf0 <fputs@plt+0x2cb80>
   5b4d0:	ldr	r9, [sp, #140]	; 0x8c
   5b4d4:	cmp	r9, #0
   5b4d8:	bne	5b2e0 <fputs@plt+0x4a170>
   5b4dc:	ldr	r9, [sp, #176]	; 0xb0
   5b4e0:	b	5b3ec <fputs@plt+0x4a27c>
   5b4e4:	sub	r5, r5, #1
   5b4e8:	str	r5, [sp, #176]	; 0xb0
   5b4ec:	b	5b40c <fputs@plt+0x4a29c>
   5b4f0:	ldr	r0, [sp, #144]	; 0x90
   5b4f4:	add	r1, sp, #140	; 0x8c
   5b4f8:	bl	41c8c <fputs@plt+0x30b1c>
   5b4fc:	ldr	r0, [sp, #144]	; 0x90
   5b500:	bl	3dcf0 <fputs@plt+0x2cb80>
   5b504:	b	5b39c <fputs@plt+0x4a22c>
   5b508:	ldr	ip, [r2, #8]
   5b50c:	ldr	r2, [r2]
   5b510:	ldr	lr, [ip, #28]
   5b514:	cmp	lr, r5
   5b518:	streq	r1, [ip, #28]
   5b51c:	b	5b320 <fputs@plt+0x4a1b0>
   5b520:	ldr	r0, [r2, #8]
   5b524:	ldr	r2, [r2]
   5b528:	ldr	ip, [r0, #44]	; 0x2c
   5b52c:	cmp	ip, r5
   5b530:	streq	r1, [r0, #44]	; 0x2c
   5b534:	b	5b32c <fputs@plt+0x4a1bc>
   5b538:	mov	r3, #0
   5b53c:	str	r3, [sp, #248]	; 0xf8
   5b540:	ldr	r2, [r4, #8]
   5b544:	ldr	r3, [fp, #16]
   5b548:	ldr	r1, [r4, #4]
   5b54c:	add	r3, r3, r2, lsl #4
   5b550:	ldr	r2, [r4, #12]
   5b554:	ldr	r0, [r3, #4]
   5b558:	cmp	r2, #0
   5b55c:	addne	r2, sp, #248	; 0xf8
   5b560:	bl	44f38 <fputs@plt+0x33dc8>
   5b564:	ldr	r2, [r4, #12]
   5b568:	cmp	r2, #0
   5b56c:	mov	r5, r0
   5b570:	beq	5b5a8 <fputs@plt+0x4a438>
   5b574:	ldr	r3, [sl, #92]	; 0x5c
   5b578:	ldr	r0, [sp, #248]	; 0xf8
   5b57c:	add	r3, r3, r0
   5b580:	str	r3, [sl, #92]	; 0x5c
   5b584:	ble	5b5a8 <fputs@plt+0x4a438>
   5b588:	mov	r1, #40	; 0x28
   5b58c:	ldr	r3, [sp, #28]
   5b590:	mul	r1, r1, r2
   5b594:	ldrd	r2, [r3, r1]
   5b598:	adds	r2, r2, r0
   5b59c:	adc	r3, r3, r0, asr #31
   5b5a0:	ldr	r0, [sp, #28]
   5b5a4:	strd	r2, [r0, r1]
   5b5a8:	cmp	r5, #0
   5b5ac:	beq	56b4c <fputs@plt+0x459dc>
   5b5b0:	b	57a44 <fputs@plt+0x468d4>
   5b5b4:	ldr	r2, [r4, #4]
   5b5b8:	ldr	r3, [sl, #56]	; 0x38
   5b5bc:	ldr	r3, [r3, r2, lsl #2]
   5b5c0:	ldrb	r2, [r3]
   5b5c4:	cmp	r2, #1
   5b5c8:	bne	5b5dc <fputs@plt+0x4a46c>
   5b5cc:	ldr	r1, [r3, #16]
   5b5d0:	mov	r0, fp
   5b5d4:	bl	24234 <fputs@plt+0x130c4>
   5b5d8:	b	56b4c <fputs@plt+0x459dc>
   5b5dc:	ldr	r3, [r3, #16]
   5b5e0:	mov	r2, #0
   5b5e4:	ldr	r1, [r3, #52]	; 0x34
   5b5e8:	ldr	r0, [r3]
   5b5ec:	bl	44f38 <fputs@plt+0x33dc8>
   5b5f0:	subs	r5, r0, #0
   5b5f4:	beq	56b4c <fputs@plt+0x459dc>
   5b5f8:	b	57a44 <fputs@plt+0x468d4>
   5b5fc:	ldr	r1, [r4, #8]
   5b600:	ldr	r0, [sl, #8]
   5b604:	bl	24bb0 <fputs@plt+0x13a40>
   5b608:	add	r1, sp, #432	; 0x1b0
   5b60c:	mov	r3, #0
   5b610:	str	r3, [r1, #-184]!	; 0xffffff48
   5b614:	ldr	r2, [r4, #4]
   5b618:	ldr	r3, [fp, #16]
   5b61c:	add	r3, r3, r2, lsl #4
   5b620:	ldrb	r2, [r4]
   5b624:	cmp	r2, #122	; 0x7a
   5b628:	moveq	r2, #1
   5b62c:	movne	r2, #2
   5b630:	mov	r6, r0
   5b634:	ldr	r0, [r3, #4]
   5b638:	bl	44fb8 <fputs@plt+0x33e48>
   5b63c:	subs	r5, r0, #0
   5b640:	bne	57a44 <fputs@plt+0x468d4>
   5b644:	ldr	r2, [sp, #248]	; 0xf8
   5b648:	asr	r3, r2, #31
   5b64c:	strd	r2, [r6]
   5b650:	b	56b4c <fputs@plt+0x459dc>
   5b654:	ldr	r2, [r4, #4]
   5b658:	ldr	r1, [fp, #16]
   5b65c:	add	r3, sl, #44	; 0x2c
   5b660:	str	r2, [sp, #256]	; 0x100
   5b664:	str	fp, [sp, #248]	; 0xf8
   5b668:	str	r3, [sp, #252]	; 0xfc
   5b66c:	ldr	r0, [pc, #1660]	; 5bcf0 <fputs@plt+0x4ab80>
   5b670:	ldr	r3, [r4, #16]
   5b674:	cmp	r2, #1
   5b678:	str	r3, [sp]
   5b67c:	ldr	r3, [pc, #1648]	; 5bcf4 <fputs@plt+0x4ab84>
   5b680:	ldr	r2, [r1, r2, lsl #4]
   5b684:	moveq	r3, r0
   5b688:	ldr	r1, [pc, #1640]	; 5bcf8 <fputs@plt+0x4ab88>
   5b68c:	mov	r0, fp
   5b690:	bl	38c54 <fputs@plt+0x27ae4>
   5b694:	subs	r6, r0, #0
   5b698:	beq	5b6fc <fputs@plt+0x4a58c>
   5b69c:	mov	r3, #1
   5b6a0:	strb	r3, [fp, #149]	; 0x95
   5b6a4:	mov	r3, #0
   5b6a8:	str	r3, [sp, #260]	; 0x104
   5b6ac:	str	r3, [sp]
   5b6b0:	ldr	r2, [pc, #1604]	; 5bcfc <fputs@plt+0x4ab8c>
   5b6b4:	add	r3, sp, #248	; 0xf8
   5b6b8:	mov	r1, r6
   5b6bc:	mov	r0, fp
   5b6c0:	bl	5e630 <fputs@plt+0x4d4c0>
   5b6c4:	mov	r1, r6
   5b6c8:	subs	r5, r0, #0
   5b6cc:	mov	r0, fp
   5b6d0:	ldreq	r5, [sp, #260]	; 0x104
   5b6d4:	bl	1e0ec <fputs@plt+0xcf7c>
   5b6d8:	mov	r3, #0
   5b6dc:	cmp	r5, r3
   5b6e0:	strb	r3, [fp, #149]	; 0x95
   5b6e4:	beq	56b4c <fputs@plt+0x459dc>
   5b6e8:	mov	r0, fp
   5b6ec:	bl	1f820 <fputs@plt+0xe6b0>
   5b6f0:	cmp	r5, #7
   5b6f4:	bne	57a44 <fputs@plt+0x468d4>
   5b6f8:	b	5711c <fputs@plt+0x45fac>
   5b6fc:	mov	r5, #7
   5b700:	b	5b6e8 <fputs@plt+0x4a578>
   5b704:	ldr	r1, [r4, #4]
   5b708:	mov	r0, fp
   5b70c:	bl	5e958 <fputs@plt+0x4d7e8>
   5b710:	subs	r5, r0, #0
   5b714:	beq	56b4c <fputs@plt+0x459dc>
   5b718:	b	57a44 <fputs@plt+0x468d4>
   5b71c:	ldr	r2, [r4, #4]
   5b720:	ldr	r3, [fp, #16]
   5b724:	ldr	r1, [r4, #16]
   5b728:	add	r3, r3, r2, lsl #4
   5b72c:	mov	r2, #0
   5b730:	ldr	r0, [r3, #12]
   5b734:	add	r0, r0, #8
   5b738:	bl	1eb2c <fputs@plt+0xd9bc>
   5b73c:	mov	r1, r0
   5b740:	mov	r0, fp
   5b744:	bl	1ed08 <fputs@plt+0xdb98>
   5b748:	ldr	r3, [fp, #24]
   5b74c:	orr	r3, r3, #2
   5b750:	str	r3, [fp, #24]
   5b754:	b	56b4c <fputs@plt+0x459dc>
   5b758:	ldr	r2, [r4, #4]
   5b75c:	ldr	r3, [fp, #16]
   5b760:	ldr	r1, [r4, #16]
   5b764:	add	r3, r3, r2, lsl #4
   5b768:	mov	r2, #0
   5b76c:	ldr	r0, [r3, #12]
   5b770:	add	r0, r0, #24
   5b774:	bl	1eb2c <fputs@plt+0xd9bc>
   5b778:	subs	r1, r0, #0
   5b77c:	beq	5b7bc <fputs@plt+0x4a64c>
   5b780:	ldr	r2, [r1, #12]
   5b784:	ldr	r3, [r2, #8]
   5b788:	cmp	r1, r3
   5b78c:	ldreq	r3, [r1, #20]
   5b790:	streq	r3, [r2, #8]
   5b794:	beq	5b7b4 <fputs@plt+0x4a644>
   5b798:	cmp	r3, #0
   5b79c:	beq	5b7b4 <fputs@plt+0x4a644>
   5b7a0:	ldr	r2, [r3, #20]
   5b7a4:	cmp	r1, r2
   5b7a8:	bne	5b7cc <fputs@plt+0x4a65c>
   5b7ac:	ldr	r2, [r1, #20]
   5b7b0:	str	r2, [r3, #20]
   5b7b4:	mov	r0, fp
   5b7b8:	bl	1f134 <fputs@plt+0xdfc4>
   5b7bc:	ldr	r3, [fp, #24]
   5b7c0:	orr	r3, r3, #2
   5b7c4:	str	r3, [fp, #24]
   5b7c8:	b	56b4c <fputs@plt+0x459dc>
   5b7cc:	mov	r3, r2
   5b7d0:	b	5b798 <fputs@plt+0x4a628>
   5b7d4:	ldr	r2, [r4, #4]
   5b7d8:	ldr	r3, [fp, #16]
   5b7dc:	ldr	r1, [r4, #16]
   5b7e0:	add	r3, r3, r2, lsl #4
   5b7e4:	mov	r2, #0
   5b7e8:	ldr	r0, [r3, #12]
   5b7ec:	add	r0, r0, #40	; 0x28
   5b7f0:	bl	1eb2c <fputs@plt+0xd9bc>
   5b7f4:	subs	r6, r0, #0
   5b7f8:	beq	56b4c <fputs@plt+0x459dc>
   5b7fc:	ldr	r0, [r6, #20]
   5b800:	ldr	r3, [r6, #24]
   5b804:	cmp	r0, r3
   5b808:	bne	5b830 <fputs@plt+0x4a6c0>
   5b80c:	ldr	r1, [r6, #4]
   5b810:	add	r0, r0, #8
   5b814:	bl	15ac0 <fputs@plt+0x4950>
   5b818:	ldr	r3, [r0, #60]	; 0x3c
   5b81c:	add	r2, r0, #60	; 0x3c
   5b820:	cmp	r6, r3
   5b824:	bne	5b84c <fputs@plt+0x4a6dc>
   5b828:	ldr	r3, [r6, #32]
   5b82c:	str	r3, [r2]
   5b830:	mov	r1, r6
   5b834:	mov	r0, fp
   5b838:	bl	1f448 <fputs@plt+0xe2d8>
   5b83c:	ldr	r3, [fp, #24]
   5b840:	orr	r3, r3, #2
   5b844:	str	r3, [fp, #24]
   5b848:	b	56b4c <fputs@plt+0x459dc>
   5b84c:	add	r2, r3, #32
   5b850:	ldr	r3, [r3, #32]
   5b854:	b	5b820 <fputs@plt+0x4a6b0>
   5b858:	ldr	r3, [r4, #8]
   5b85c:	ldr	r2, [r4, #12]
   5b860:	str	r3, [sp, #72]	; 0x48
   5b864:	mov	r3, #40	; 0x28
   5b868:	ldr	r1, [sp, #28]
   5b86c:	mul	r2, r3, r2
   5b870:	ldr	r0, [sp, #28]
   5b874:	add	r1, r1, r2
   5b878:	str	r1, [sp, #56]	; 0x38
   5b87c:	ldr	r1, [r4, #4]
   5b880:	ldr	r2, [r0, r2]
   5b884:	ldr	r8, [r4, #16]
   5b888:	mla	r3, r3, r1, r0
   5b88c:	ldrb	r1, [r4, #3]
   5b890:	str	r3, [sp, #40]	; 0x28
   5b894:	ldr	r3, [fp, #16]
   5b898:	mov	r7, #1
   5b89c:	add	r3, r3, r1, lsl #4
   5b8a0:	ldr	r3, [r3, #4]
   5b8a4:	ldr	r6, [r3, #4]
   5b8a8:	ldr	r3, [r3]
   5b8ac:	ldr	r1, [r6, #4]
   5b8b0:	ldr	r0, [r6, #44]	; 0x2c
   5b8b4:	ldr	r1, [r1, #24]
   5b8b8:	str	r3, [r6, #4]
   5b8bc:	ldr	r3, [r6]
   5b8c0:	str	r2, [sp, #192]	; 0xc0
   5b8c4:	str	r3, [sp, #180]	; 0xb4
   5b8c8:	add	r2, sp, #248	; 0xf8
   5b8cc:	mov	r3, #0
   5b8d0:	str	r1, [sp, #80]	; 0x50
   5b8d4:	str	r6, [sp, #176]	; 0xb0
   5b8d8:	str	r0, [sp, #188]	; 0xbc
   5b8dc:	str	r3, [sp, #196]	; 0xc4
   5b8e0:	str	r3, [sp, #200]	; 0xc8
   5b8e4:	str	r3, [sp, #204]	; 0xcc
   5b8e8:	str	r3, [sp, #208]	; 0xd0
   5b8ec:	str	r3, [sp, #212]	; 0xd4
   5b8f0:	str	r3, [sp, #184]	; 0xb8
   5b8f4:	str	r3, [sp, #244]	; 0xf4
   5b8f8:	str	r2, [sp, #220]	; 0xdc
   5b8fc:	str	r2, [sp, #224]	; 0xe0
   5b900:	mov	r2, #100	; 0x64
   5b904:	str	r2, [sp, #232]	; 0xe8
   5b908:	ldr	r2, [pc, #1008]	; 5bd00 <fputs@plt+0x4ab90>
   5b90c:	cmp	r0, r3
   5b910:	str	r3, [sp, #216]	; 0xd8
   5b914:	str	r3, [sp, #228]	; 0xe4
   5b918:	str	r2, [sp, #236]	; 0xec
   5b91c:	strb	r3, [sp, #240]	; 0xf0
   5b920:	strb	r7, [sp, #241]	; 0xf1
   5b924:	beq	5b94c <fputs@plt+0x4a7dc>
   5b928:	lsr	r0, r0, #3
   5b92c:	add	r0, r0, r7
   5b930:	mov	r1, #0
   5b934:	bl	21200 <fputs@plt+0x10090>
   5b938:	cmp	r0, #0
   5b93c:	str	r0, [sp, #184]	; 0xb8
   5b940:	bne	5b9f8 <fputs@plt+0x4a888>
   5b944:	mov	r3, #1
   5b948:	str	r3, [sp, #200]	; 0xc8
   5b94c:	ldr	r0, [sp, #244]	; 0xf4
   5b950:	bl	1b568 <fputs@plt+0xa3f8>
   5b954:	ldr	r0, [sp, #184]	; 0xb8
   5b958:	bl	1abdc <fputs@plt+0x9a6c>
   5b95c:	ldr	r3, [sp, #200]	; 0xc8
   5b960:	cmp	r3, #0
   5b964:	beq	5b97c <fputs@plt+0x4a80c>
   5b968:	add	r0, sp, #216	; 0xd8
   5b96c:	bl	1e148 <fputs@plt+0xcfd8>
   5b970:	ldr	r3, [sp, #196]	; 0xc4
   5b974:	add	r3, r3, #1
   5b978:	str	r3, [sp, #196]	; 0xc4
   5b97c:	ldr	r6, [sp, #196]	; 0xc4
   5b980:	cmp	r6, #0
   5b984:	bne	5b990 <fputs@plt+0x4a820>
   5b988:	add	r0, sp, #216	; 0xd8
   5b98c:	bl	1e148 <fputs@plt+0xcfd8>
   5b990:	add	r0, sp, #216	; 0xd8
   5b994:	bl	20518 <fputs@plt+0xf3a8>
   5b998:	ldr	r3, [sp, #56]	; 0x38
   5b99c:	ldr	r1, [sp, #56]	; 0x38
   5b9a0:	ldrd	r2, [r3]
   5b9a4:	subs	r2, r2, r6
   5b9a8:	sbc	r3, r3, r6, asr #31
   5b9ac:	strd	r2, [r1]
   5b9b0:	mov	r7, r0
   5b9b4:	ldr	r0, [sp, #40]	; 0x28
   5b9b8:	bl	249f0 <fputs@plt+0x13880>
   5b9bc:	cmp	r6, #0
   5b9c0:	beq	5b9e8 <fputs@plt+0x4a878>
   5b9c4:	cmp	r7, #0
   5b9c8:	beq	5711c <fputs@plt+0x45fac>
   5b9cc:	ldr	r3, [pc, #816]	; 5bd04 <fputs@plt+0x4ab94>
   5b9d0:	mvn	r2, #0
   5b9d4:	str	r3, [sp]
   5b9d8:	mov	r1, r7
   5b9dc:	mov	r3, #1
   5b9e0:	ldr	r0, [sp, #40]	; 0x28
   5b9e4:	bl	27988 <fputs@plt+0x16818>
   5b9e8:	ldr	r1, [sp, #36]	; 0x24
   5b9ec:	ldr	r0, [sp, #40]	; 0x28
   5b9f0:	bl	28af0 <fputs@plt+0x17980>
   5b9f4:	b	56b4c <fputs@plt+0x459dc>
   5b9f8:	ldr	r0, [r6, #32]
   5b9fc:	bl	221a4 <fputs@plt+0x11034>
   5ba00:	cmp	r0, #0
   5ba04:	str	r0, [sp, #244]	; 0xf4
   5ba08:	beq	5b944 <fputs@plt+0x4a7d4>
   5ba0c:	ldr	r3, [pc, #728]	; 5bcec <fputs@plt+0x4ab7c>
   5ba10:	ldr	r1, [r6, #32]
   5ba14:	add	r9, sp, #176	; 0xb0
   5ba18:	ldr	r0, [r3, #608]	; 0x260
   5ba1c:	bl	70888 <fputs@plt+0x5f718>
   5ba20:	ldr	r3, [sp, #188]	; 0xbc
   5ba24:	sub	r8, r8, #4
   5ba28:	add	r0, r0, #1
   5ba2c:	cmp	r0, r3
   5ba30:	andls	r1, r0, #7
   5ba34:	ldrls	r2, [sp, #184]	; 0xb8
   5ba38:	ldrbls	r3, [r2, r0, lsr #3]
   5ba3c:	orrls	r7, r3, r7, lsl r1
   5ba40:	ldr	r3, [pc, #704]	; 5bd08 <fputs@plt+0x4ab98>
   5ba44:	strbls	r7, [r2, r0, lsr #3]
   5ba48:	str	r3, [sp, #204]	; 0xcc
   5ba4c:	ldr	r3, [r6, #12]
   5ba50:	mov	r1, #1
   5ba54:	mov	r0, r9
   5ba58:	ldr	r3, [r3, #56]	; 0x38
   5ba5c:	mov	r7, #0
   5ba60:	ldr	r2, [r3, #32]
   5ba64:	ldr	r3, [r3, #36]	; 0x24
   5ba68:	rev	r2, r2
   5ba6c:	rev	r3, r3
   5ba70:	bl	3e90c <fputs@plt+0x2d79c>
   5ba74:	ldr	r2, [r6, #4]
   5ba78:	str	r7, [sp, #204]	; 0xcc
   5ba7c:	ldr	r3, [r2, #24]
   5ba80:	bic	r3, r3, #268435456	; 0x10000000
   5ba84:	str	r3, [r2, #24]
   5ba88:	ldr	r3, [sp, #72]	; 0x48
   5ba8c:	cmp	r3, r7
   5ba90:	ble	5baa0 <fputs@plt+0x4a930>
   5ba94:	ldr	r3, [sp, #192]	; 0xc0
   5ba98:	cmp	r3, #0
   5ba9c:	bne	5bb60 <fputs@plt+0x4a9f0>
   5baa0:	ldr	r3, [r6, #4]
   5baa4:	ldr	r2, [sp, #80]	; 0x50
   5baa8:	mov	r8, #1
   5baac:	str	r2, [r3, #24]
   5bab0:	ldr	r2, [sp, #188]	; 0xbc
   5bab4:	cmp	r8, r2
   5bab8:	bhi	5b94c <fputs@plt+0x4a7dc>
   5babc:	ldr	r2, [sp, #192]	; 0xc0
   5bac0:	cmp	r2, #0
   5bac4:	beq	5b94c <fputs@plt+0x4a7dc>
   5bac8:	ldr	r2, [sp, #184]	; 0xb8
   5bacc:	and	r7, r8, #7
   5bad0:	mov	r3, #1
   5bad4:	ldrb	r2, [r2, r8, lsr #3]
   5bad8:	lsl	r7, r3, r7
   5badc:	tst	r2, r7
   5bae0:	lsr	r9, r8, #3
   5bae4:	bne	5bb18 <fputs@plt+0x4a9a8>
   5bae8:	mov	r1, r8
   5baec:	mov	r0, r6
   5baf0:	bl	1683c <fputs@plt+0x56cc>
   5baf4:	cmp	r8, r0
   5baf8:	bne	5bb08 <fputs@plt+0x4a998>
   5bafc:	ldrb	r2, [r6, #17]
   5bb00:	cmp	r2, #0
   5bb04:	bne	5bb18 <fputs@plt+0x4a9a8>
   5bb08:	mov	r2, r8
   5bb0c:	ldr	r1, [pc, #504]	; 5bd0c <fputs@plt+0x4ab9c>
   5bb10:	add	r0, sp, #176	; 0xb0
   5bb14:	bl	39cd8 <fputs@plt+0x28b68>
   5bb18:	ldr	r2, [sp, #184]	; 0xb8
   5bb1c:	ldrb	r2, [r2, r9]
   5bb20:	tst	r2, r7
   5bb24:	beq	5bb58 <fputs@plt+0x4a9e8>
   5bb28:	mov	r1, r8
   5bb2c:	mov	r0, r6
   5bb30:	bl	1683c <fputs@plt+0x56cc>
   5bb34:	cmp	r8, r0
   5bb38:	bne	5bb58 <fputs@plt+0x4a9e8>
   5bb3c:	ldrb	r2, [r6, #17]
   5bb40:	cmp	r2, #0
   5bb44:	beq	5bb58 <fputs@plt+0x4a9e8>
   5bb48:	mov	r2, r8
   5bb4c:	ldr	r1, [pc, #444]	; 5bd10 <fputs@plt+0x4aba0>
   5bb50:	add	r0, sp, #176	; 0xb0
   5bb54:	bl	39cd8 <fputs@plt+0x28b68>
   5bb58:	add	r8, r8, #1
   5bb5c:	b	5bab0 <fputs@plt+0x4a940>
   5bb60:	ldr	r1, [r8, #4]!
   5bb64:	cmp	r1, #0
   5bb68:	beq	5bba8 <fputs@plt+0x4aa38>
   5bb6c:	ldrb	r3, [r6, #17]
   5bb70:	cmp	r3, #0
   5bb74:	cmpne	r1, #1
   5bb78:	ble	5bb8c <fputs@plt+0x4aa1c>
   5bb7c:	mov	r3, #0
   5bb80:	mov	r2, #1
   5bb84:	mov	r0, r9
   5bb88:	bl	3e748 <fputs@plt+0x2d5d8>
   5bb8c:	mvn	r2, #0
   5bb90:	mvn	r3, #-2147483648	; 0x80000000
   5bb94:	mov	r0, r9
   5bb98:	strd	r2, [sp]
   5bb9c:	add	r2, sp, #144	; 0x90
   5bba0:	ldr	r1, [r8]
   5bba4:	bl	3eaf8 <fputs@plt+0x2d988>
   5bba8:	add	r7, r7, #1
   5bbac:	b	5ba88 <fputs@plt+0x4a918>
   5bbb0:	ldr	r6, [r4, #4]
   5bbb4:	mov	r3, #40	; 0x28
   5bbb8:	ldr	r2, [sp, #28]
   5bbbc:	ldr	r7, [r4, #8]
   5bbc0:	mla	r6, r3, r6, r2
   5bbc4:	mla	r7, r3, r7, r2
   5bbc8:	ldrh	r3, [r6, #8]
   5bbcc:	tst	r3, #32
   5bbd0:	beq	5bbe4 <fputs@plt+0x4aa74>
   5bbd4:	ldrd	r2, [r7]
   5bbd8:	ldr	r0, [r6]
   5bbdc:	bl	20494 <fputs@plt+0xf324>
   5bbe0:	b	56b4c <fputs@plt+0x459dc>
   5bbe4:	mov	r0, r6
   5bbe8:	bl	248e4 <fputs@plt+0x13774>
   5bbec:	ldrh	r3, [r6, #8]
   5bbf0:	tst	r3, #32
   5bbf4:	bne	5bbd4 <fputs@plt+0x4aa64>
   5bbf8:	b	5711c <fputs@plt+0x45fac>
   5bbfc:	ldr	r2, [r4, #4]
   5bc00:	mov	r3, #40	; 0x28
   5bc04:	mul	r3, r3, r2
   5bc08:	ldr	r2, [sp, #28]
   5bc0c:	add	r6, r2, r3
   5bc10:	ldrh	r2, [r6, #8]
   5bc14:	tst	r2, #32
   5bc18:	beq	5bccc <fputs@plt+0x4ab5c>
   5bc1c:	ldr	r2, [sp, #28]
   5bc20:	ldr	r8, [r2, r3]
   5bc24:	ldrh	r3, [r8, #26]
   5bc28:	tst	r3, #2
   5bc2c:	bne	5bc50 <fputs@plt+0x4aae0>
   5bc30:	tst	r3, #1
   5bc34:	bne	5bc44 <fputs@plt+0x4aad4>
   5bc38:	ldr	r0, [r8, #8]
   5bc3c:	bl	19118 <fputs@plt+0x7fa8>
   5bc40:	str	r0, [r8, #8]
   5bc44:	ldrh	r3, [r8, #26]
   5bc48:	orr	r3, r3, #2
   5bc4c:	strh	r3, [r8, #26]
   5bc50:	ldr	r3, [r8, #8]
   5bc54:	cmp	r3, #0
   5bc58:	beq	5bccc <fputs@plt+0x4ab5c>
   5bc5c:	ldrd	r6, [r3]
   5bc60:	ldr	r3, [r3, #8]
   5bc64:	cmp	r3, #0
   5bc68:	str	r3, [r8, #8]
   5bc6c:	ldreq	r1, [r8]
   5bc70:	beq	5bca4 <fputs@plt+0x4ab34>
   5bc74:	ldr	r1, [r4, #12]
   5bc78:	ldr	ip, [sp, #28]
   5bc7c:	mov	r0, #40	; 0x28
   5bc80:	mov	r2, r6
   5bc84:	mov	r3, r7
   5bc88:	mla	r0, r0, r1, ip
   5bc8c:	bl	24b58 <fputs@plt+0x139e8>
   5bc90:	b	5ab14 <fputs@plt+0x499a4>
   5bc94:	ldr	r9, [r1]
   5bc98:	ldr	r0, [r8, #4]
   5bc9c:	bl	1e0ec <fputs@plt+0xcf7c>
   5bca0:	mov	r1, r9
   5bca4:	cmp	r1, #0
   5bca8:	bne	5bc94 <fputs@plt+0x4ab24>
   5bcac:	mov	r3, #1
   5bcb0:	str	r1, [r8]
   5bcb4:	strh	r1, [r8, #24]
   5bcb8:	str	r1, [r8, #8]
   5bcbc:	str	r1, [r8, #12]
   5bcc0:	str	r1, [r8, #20]
   5bcc4:	strh	r3, [r8, #26]
   5bcc8:	b	5bc74 <fputs@plt+0x4ab04>
   5bccc:	mov	r0, r6
   5bcd0:	bl	249f0 <fputs@plt+0x13880>
   5bcd4:	b	5ab00 <fputs@plt+0x49990>
   5bcd8:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   5bcdc:			; <UNDEFINED> instruction: 0x00011ab4
   5bce0:	ldrdeq	r1, [r1], -r6
   5bce4:	andeq	r0, r0, r6, lsl #2
   5bce8:	andeq	pc, r0, r7, ror fp	; <UNPREDICTABLE>
   5bcec:	andeq	ip, r8, r0, lsr r1
   5bcf0:	andeq	r9, r7, r2, asr #2
   5bcf4:	andeq	r9, r7, r5, asr r1
   5bcf8:	andeq	r9, r7, r9, lsr #5
   5bcfc:	strdeq	ip, [r6], -r4
   5bd00:	blcc	fe70e508 <stderr@@GLIBC_2.4+0xfe6817a0>
   5bd04:	ldrdeq	sl, [r1], -ip
   5bd08:	andeq	r9, r7, r9, ror #5
   5bd0c:	strdeq	r9, [r7], -r9	; <UNPREDICTABLE>
   5bd10:	andeq	r9, r7, pc, lsl #6
   5bd14:	andeq	r9, r7, r1, lsr r3
   5bd18:	stclgt	12, cr12, [ip], {205}	; 0xcd
   5bd1c:	andeq	r7, r7, r0, asr fp
   5bd20:	ldrdeq	r1, [r7], -ip
   5bd24:	andeq	r9, r7, r8, ror #2
   5bd28:	andeq	r9, r7, r3, ror #2
   5bd2c:	andeq	r9, r7, r6, asr r3
   5bd30:	andeq	r0, r0, r2, lsl #20
   5bd34:	strheq	r4, [r7], -r0
   5bd38:	andeq	r9, r7, sl, lsl #7
   5bd3c:			; <UNDEFINED> instruction: 0x000793b2
   5bd40:	andeq	r9, r7, pc, ror #2
   5bd44:	andeq	r9, r7, pc, lsl #3
   5bd48:	ldrdeq	r9, [r7], -sp
   5bd4c:	strdeq	r9, [r7], -lr
   5bd50:	andeq	r9, r7, r5, lsl #8
   5bd54:	muleq	r7, r9, r4
   5bd58:	andeq	r9, r7, r1, lsl #10
   5bd5c:	andeq	r9, r7, r7, ror r5
   5bd60:	andeq	r9, r7, fp, lsr r6
   5bd64:	andeq	r9, r7, ip, lsr #13
   5bd68:	andeq	r9, r7, r7, asr #14
   5bd6c:	andeq	r5, r7, r4, ror r0
   5bd70:	ldr	r8, [r4, #4]
   5bd74:	mov	r3, #40	; 0x28
   5bd78:	ldr	r2, [sp, #28]
   5bd7c:	ldr	r1, [sp, #28]
   5bd80:	mla	r8, r3, r8, r2
   5bd84:	ldr	r2, [r4, #12]
   5bd88:	ldr	r9, [r4, #16]
   5bd8c:	mla	r3, r3, r2, r1
   5bd90:	str	r3, [sp, #40]	; 0x28
   5bd94:	ldrh	r3, [r8, #8]
   5bd98:	tst	r3, #32
   5bd9c:	beq	5be48 <fputs@plt+0x4acd8>
   5bda0:	cmp	r9, #0
   5bda4:	beq	5beb0 <fputs@plt+0x4ad40>
   5bda8:	ldr	r3, [sp, #40]	; 0x28
   5bdac:	ldr	r6, [r8]
   5bdb0:	ldrd	r2, [r3]
   5bdb4:	strd	r2, [sp, #56]	; 0x38
   5bdb8:	ldr	r3, [r6, #28]
   5bdbc:	cmp	r9, r3
   5bdc0:	beq	5be9c <fputs@plt+0x4ad2c>
   5bdc4:	ldr	r3, [r6, #8]
   5bdc8:	cmp	r3, #0
   5bdcc:	beq	5be98 <fputs@plt+0x4ad28>
   5bdd0:	add	r2, r6, #20
   5bdd4:	str	r2, [sp, #72]	; 0x48
   5bdd8:	ldrh	r2, [r6, #26]
   5bddc:	tst	r2, #1
   5bde0:	bne	5bdf0 <fputs@plt+0x4ac80>
   5bde4:	mov	r0, r3
   5bde8:	bl	19118 <fputs@plt+0x7fa8>
   5bdec:	mov	r3, r0
   5bdf0:	ldr	r7, [r6, #20]
   5bdf4:	cmp	r7, #0
   5bdf8:	bne	5be60 <fputs@plt+0x4acf0>
   5bdfc:	mov	r0, r6
   5be00:	str	r3, [sp, #80]	; 0x50
   5be04:	bl	20430 <fputs@plt+0xf2c0>
   5be08:	ldr	r3, [sp, #72]	; 0x48
   5be0c:	cmp	r0, #0
   5be10:	str	r0, [r3]
   5be14:	mov	r2, r0
   5be18:	ldr	r3, [sp, #80]	; 0x50
   5be1c:	beq	5be80 <fputs@plt+0x4ad10>
   5be20:	mov	r0, #0
   5be24:	mov	r1, #0
   5be28:	str	r7, [r2, #8]
   5be2c:	strd	r0, [r2]
   5be30:	mov	r0, r3
   5be34:	str	r2, [sp, #72]	; 0x48
   5be38:	bl	162ac <fputs@plt+0x513c>
   5be3c:	ldr	r2, [sp, #72]	; 0x48
   5be40:	str	r0, [r2, #12]
   5be44:	b	5be80 <fputs@plt+0x4ad10>
   5be48:	mov	r0, r8
   5be4c:	bl	248e4 <fputs@plt+0x13774>
   5be50:	ldrh	r3, [r8, #8]
   5be54:	tst	r3, #32
   5be58:	bne	5bda0 <fputs@plt+0x4ac30>
   5be5c:	b	5711c <fputs@plt+0x45fac>
   5be60:	ldr	r0, [r7, #12]
   5be64:	add	r2, r7, #8
   5be68:	cmp	r0, #0
   5be6c:	str	r2, [sp, #72]	; 0x48
   5be70:	bne	5bec4 <fputs@plt+0x4ad54>
   5be74:	mov	r0, r3
   5be78:	bl	162ac <fputs@plt+0x513c>
   5be7c:	str	r0, [r7, #12]
   5be80:	mov	r3, #0
   5be84:	str	r3, [r6, #8]
   5be88:	str	r3, [r6, #12]
   5be8c:	ldrh	r3, [r6, #26]
   5be90:	orr	r3, r3, #1
   5be94:	strh	r3, [r6, #26]
   5be98:	str	r9, [r6, #28]
   5be9c:	ldr	r2, [r6, #20]
   5bea0:	cmp	r2, #0
   5bea4:	bne	5bef8 <fputs@plt+0x4ad88>
   5bea8:	cmp	r9, #0
   5beac:	blt	56b4c <fputs@plt+0x459dc>
   5beb0:	ldr	r3, [sp, #40]	; 0x28
   5beb4:	ldr	r0, [r8]
   5beb8:	ldrd	r2, [r3]
   5bebc:	bl	20494 <fputs@plt+0xf324>
   5bec0:	b	56b4c <fputs@plt+0x459dc>
   5bec4:	add	r2, sp, #248	; 0xf8
   5bec8:	add	r1, sp, #176	; 0xb0
   5becc:	str	r3, [sp, #80]	; 0x50
   5bed0:	bl	161d8 <fputs@plt+0x5068>
   5bed4:	mov	r3, #0
   5bed8:	str	r3, [r7, #12]
   5bedc:	ldr	r3, [sp, #80]	; 0x50
   5bee0:	ldr	r0, [sp, #176]	; 0xb0
   5bee4:	mov	r1, r3
   5bee8:	bl	1616c <fputs@plt+0x4ffc>
   5beec:	ldr	r7, [r7, #8]
   5bef0:	mov	r3, r0
   5bef4:	b	5bdf4 <fputs@plt+0x4ac84>
   5bef8:	ldr	r3, [r2, #12]
   5befc:	cmp	r3, #0
   5bf00:	ldreq	r2, [r2, #8]
   5bf04:	beq	5bea0 <fputs@plt+0x4ad30>
   5bf08:	ldrd	r0, [r3]
   5bf0c:	ldrd	r6, [sp, #56]	; 0x38
   5bf10:	cmp	r0, r6
   5bf14:	sbcs	ip, r1, r7
   5bf18:	ldrlt	r3, [r3, #8]
   5bf1c:	blt	5befc <fputs@plt+0x4ad8c>
   5bf20:	ldrd	r6, [sp, #56]	; 0x38
   5bf24:	cmp	r6, r0
   5bf28:	sbcs	r1, r7, r1
   5bf2c:	bge	56b38 <fputs@plt+0x459c8>
   5bf30:	ldr	r3, [r3, #12]
   5bf34:	b	5befc <fputs@plt+0x4ad8c>
   5bf38:	ldrb	r3, [r4, #3]
   5bf3c:	ldr	r6, [r4, #16]
   5bf40:	cmp	r3, #0
   5bf44:	ldrne	r1, [r6, #20]
   5bf48:	ldrne	r3, [sl, #176]	; 0xb0
   5bf4c:	bne	5bf78 <fputs@plt+0x4ae08>
   5bf50:	ldr	r2, [sl, #184]	; 0xb8
   5bf54:	ldr	r3, [fp, #132]	; 0x84
   5bf58:	cmp	r2, r3
   5bf5c:	blt	5bf90 <fputs@plt+0x4ae20>
   5bf60:	ldr	r1, [pc, #-596]	; 5bd14 <fputs@plt+0x4aba4>
   5bf64:	mov	r0, sl
   5bf68:	bl	38ba0 <fputs@plt+0x27a30>
   5bf6c:	mov	r5, #1
   5bf70:	b	57a44 <fputs@plt+0x468d4>
   5bf74:	ldr	r3, [r3, #4]
   5bf78:	cmp	r3, #0
   5bf7c:	beq	5bf50 <fputs@plt+0x4ade0>
   5bf80:	ldr	r2, [r3, #28]
   5bf84:	cmp	r1, r2
   5bf88:	bne	5bf74 <fputs@plt+0x4ae04>
   5bf8c:	b	56b4c <fputs@plt+0x459dc>
   5bf90:	ldr	r2, [r4, #12]
   5bf94:	mov	r3, #40	; 0x28
   5bf98:	mul	r3, r3, r2
   5bf9c:	ldr	r2, [sp, #28]
   5bfa0:	add	r7, r2, r3
   5bfa4:	ldrh	r2, [r7, #8]
   5bfa8:	tst	r2, #64	; 0x40
   5bfac:	bne	5c14c <fputs@plt+0x4afdc>
   5bfb0:	ldr	r2, [r6, #12]
   5bfb4:	ldr	r8, [r6, #8]
   5bfb8:	cmp	r2, #0
   5bfbc:	add	r8, r2, r8
   5bfc0:	addeq	r8, r8, #1
   5bfc4:	mov	r3, #10
   5bfc8:	add	r2, r2, #20
   5bfcc:	mla	r3, r3, r8, r2
   5bfd0:	ldr	r2, [r6, #16]
   5bfd4:	mov	r0, fp
   5bfd8:	add	r2, r2, r3, lsl #2
   5bfdc:	asr	r3, r2, #31
   5bfe0:	bl	205a0 <fputs@plt+0xf430>
   5bfe4:	subs	r9, r0, #0
   5bfe8:	beq	5711c <fputs@plt+0x45fac>
   5bfec:	mov	r0, r7
   5bff0:	bl	24774 <fputs@plt+0x13604>
   5bff4:	mov	r3, #64	; 0x40
   5bff8:	str	r9, [r7]
   5bffc:	strh	r3, [r7, #8]
   5c000:	ldr	r3, [r6, #12]
   5c004:	str	r8, [r9, #64]	; 0x40
   5c008:	str	r3, [r9, #68]	; 0x44
   5c00c:	ldr	r3, [sp, #32]
   5c010:	str	sl, [r9]
   5c014:	sub	r4, r4, r3
   5c018:	ldr	r3, [sl, #8]
   5c01c:	asr	r2, r4, #2
   5c020:	str	r3, [r9, #16]
   5c024:	ldr	r3, [sl, #28]
   5c028:	ldr	r4, [pc, #-792]	; 5bd18 <fputs@plt+0x4aba8>
   5c02c:	str	r3, [r9, #56]	; 0x38
   5c030:	ldr	r3, [sl, #56]	; 0x38
   5c034:	mul	r4, r4, r2
   5c038:	str	r3, [r9, #24]
   5c03c:	ldr	r3, [sl, #36]	; 0x24
   5c040:	mov	r2, #128	; 0x80
   5c044:	str	r3, [r9, #44]	; 0x2c
   5c048:	ldr	r3, [sl, #4]
   5c04c:	str	r4, [r9, #48]	; 0x30
   5c050:	str	r3, [r9, #8]
   5c054:	ldr	r3, [sl, #32]
   5c058:	str	r3, [r9, #52]	; 0x34
   5c05c:	ldr	r3, [r6, #20]
   5c060:	str	r3, [r9, #28]
   5c064:	ldr	r3, [sl, #200]	; 0xc8
   5c068:	str	r3, [r9, #20]
   5c06c:	ldr	r3, [sl, #196]	; 0xc4
   5c070:	str	r3, [r9, #60]	; 0x3c
   5c074:	mov	r3, #40	; 0x28
   5c078:	mla	r8, r3, r8, r9
   5c07c:	add	r3, r9, #80	; 0x50
   5c080:	add	r8, r8, #80	; 0x50
   5c084:	cmp	r3, r8
   5c088:	bne	5c13c <fputs@plt+0x4afcc>
   5c08c:	ldr	r3, [sl, #184]	; 0xb8
   5c090:	ldr	r0, [r9, #64]	; 0x40
   5c094:	add	r3, r3, #1
   5c098:	str	r3, [sl, #184]	; 0xb8
   5c09c:	ldr	r3, [sl, #176]	; 0xb0
   5c0a0:	mov	r2, #40	; 0x28
   5c0a4:	str	r3, [r9, #4]
   5c0a8:	ldr	r3, [sp, #64]	; 0x40
   5c0ac:	mov	r1, #0
   5c0b0:	str	r3, [r9, #32]
   5c0b4:	ldr	r3, [sp, #68]	; 0x44
   5c0b8:	str	r3, [r9, #36]	; 0x24
   5c0bc:	ldr	r3, [sl, #92]	; 0x5c
   5c0c0:	str	r3, [r9, #72]	; 0x48
   5c0c4:	ldr	r3, [sl]
   5c0c8:	ldr	r3, [r3, #84]	; 0x54
   5c0cc:	str	r3, [r9, #76]	; 0x4c
   5c0d0:	ldr	r3, [sl, #204]	; 0xcc
   5c0d4:	str	r3, [r9, #40]	; 0x28
   5c0d8:	add	r3, r9, #80	; 0x50
   5c0dc:	str	r3, [sp, #28]
   5c0e0:	ldr	ip, [sp, #28]
   5c0e4:	str	r3, [sl, #8]
   5c0e8:	ldrh	r3, [r9, #68]	; 0x44
   5c0ec:	str	r0, [sl, #28]
   5c0f0:	mla	r0, r2, r0, ip
   5c0f4:	ldr	r2, [r6]
   5c0f8:	str	r0, [sl, #56]	; 0x38
   5c0fc:	str	r2, [sp, #32]
   5c100:	str	r2, [sl, #4]
   5c104:	ldr	r2, [r6, #4]
   5c108:	add	r0, r0, r3, lsl #2
   5c10c:	str	r3, [sl, #36]	; 0x24
   5c110:	str	r1, [sl, #204]	; 0xcc
   5c114:	str	r1, [sl, #92]	; 0x5c
   5c118:	str	r9, [sl, #176]	; 0xb0
   5c11c:	str	r2, [sl, #32]
   5c120:	str	r0, [sl, #200]	; 0xc8
   5c124:	ldr	r2, [r6, #16]
   5c128:	ldr	r3, [sp, #32]
   5c12c:	str	r2, [sl, #196]	; 0xc4
   5c130:	sub	r4, r3, #20
   5c134:	bl	10f48 <memset@plt>
   5c138:	b	56b4c <fputs@plt+0x459dc>
   5c13c:	strh	r2, [r3, #8]
   5c140:	str	fp, [r3, #32]
   5c144:	add	r3, r3, #40	; 0x28
   5c148:	b	5c084 <fputs@plt+0x4af14>
   5c14c:	ldr	r2, [sp, #28]
   5c150:	ldr	r9, [r2, r3]
   5c154:	b	5c08c <fputs@plt+0x4af1c>
   5c158:	ldr	r1, [r4, #8]
   5c15c:	ldr	r0, [sl, #8]
   5c160:	bl	24bb0 <fputs@plt+0x13a40>
   5c164:	ldr	r2, [sl, #176]	; 0xb0
   5c168:	mov	ip, #20
   5c16c:	ldr	r3, [r2, #48]	; 0x30
   5c170:	ldr	r1, [r2, #8]
   5c174:	mla	r3, ip, r3, r1
   5c178:	ldr	r1, [r4, #4]
   5c17c:	mov	ip, #40	; 0x28
   5c180:	ldr	r3, [r3, #4]
   5c184:	add	r3, r3, r1
   5c188:	ldr	r1, [r2, #16]
   5c18c:	mov	r2, #4096	; 0x1000
   5c190:	mla	r1, ip, r3, r1
   5c194:	bl	24c08 <fputs@plt+0x13a98>
   5c198:	b	56b4c <fputs@plt+0x459dc>
   5c19c:	ldr	r3, [fp, #24]
   5c1a0:	ldr	r1, [r4, #8]
   5c1a4:	tst	r3, #16777216	; 0x1000000
   5c1a8:	beq	5c1c4 <fputs@plt+0x4b054>
   5c1ac:	add	r0, fp, #448	; 0x1c0
   5c1b0:	ldrd	r2, [r0]
   5c1b4:	adds	r2, r2, r1
   5c1b8:	adc	r3, r3, r1, asr #31
   5c1bc:	strd	r2, [r0]
   5c1c0:	b	56b4c <fputs@plt+0x459dc>
   5c1c4:	ldr	r3, [r4, #4]
   5c1c8:	cmp	r3, #0
   5c1cc:	beq	5c1e8 <fputs@plt+0x4b078>
   5c1d0:	add	r0, fp, #448	; 0x1c0
   5c1d4:	ldrd	r2, [r0, #-8]
   5c1d8:	adds	r2, r2, r1
   5c1dc:	adc	r3, r3, r1, asr #31
   5c1e0:	strd	r2, [r0, #-8]
   5c1e4:	b	56b4c <fputs@plt+0x459dc>
   5c1e8:	ldrd	r2, [sl, #144]	; 0x90
   5c1ec:	adds	r2, r2, r1
   5c1f0:	adc	r3, r3, r1, asr #31
   5c1f4:	strd	r2, [sl, #144]	; 0x90
   5c1f8:	b	56b4c <fputs@plt+0x459dc>
   5c1fc:	ldr	r3, [r4, #4]
   5c200:	cmp	r3, #0
   5c204:	beq	5c220 <fputs@plt+0x4b0b0>
   5c208:	add	r1, fp, #448	; 0x1c0
   5c20c:	ldrd	r2, [r1, #-8]
   5c210:	orrs	r3, r2, r3
   5c214:	bne	56b4c <fputs@plt+0x459dc>
   5c218:	ldrd	r2, [r1]
   5c21c:	b	59a0c <fputs@plt+0x4889c>
   5c220:	ldrd	r2, [sl, #144]	; 0x90
   5c224:	orrs	r3, r2, r3
   5c228:	bne	56b4c <fputs@plt+0x459dc>
   5c22c:	add	r3, fp, #448	; 0x1c0
   5c230:	ldrd	r2, [r3]
   5c234:	b	59a0c <fputs@plt+0x4889c>
   5c238:	ldr	r3, [sl, #176]	; 0xb0
   5c23c:	cmp	r3, #0
   5c240:	bne	5c25c <fputs@plt+0x4b0ec>
   5c244:	ldr	r6, [r4, #4]
   5c248:	mov	r3, #40	; 0x28
   5c24c:	ldr	r2, [sp, #28]
   5c250:	mla	r6, r3, r6, r2
   5c254:	b	5c278 <fputs@plt+0x4b108>
   5c258:	mov	r3, r2
   5c25c:	ldr	r2, [r3, #4]
   5c260:	cmp	r2, #0
   5c264:	bne	5c258 <fputs@plt+0x4b0e8>
   5c268:	ldr	r6, [r4, #4]
   5c26c:	ldr	r3, [r3, #16]
   5c270:	mov	r2, #40	; 0x28
   5c274:	mla	r6, r2, r6, r3
   5c278:	mov	r0, r6
   5c27c:	bl	1bc30 <fputs@plt+0xaac0>
   5c280:	ldr	r3, [r4, #8]
   5c284:	mov	r7, #40	; 0x28
   5c288:	mul	r7, r7, r3
   5c28c:	ldr	r3, [sp, #28]
   5c290:	add	r0, r3, r7
   5c294:	bl	1bc30 <fputs@plt+0xaac0>
   5c298:	ldr	r3, [sp, #28]
   5c29c:	ldrd	r0, [r3, r7]
   5c2a0:	ldrd	r2, [r6]
   5c2a4:	cmp	r2, r0
   5c2a8:	sbcs	r3, r3, r1
   5c2ac:	strdlt	r0, [r6]
   5c2b0:	b	56b4c <fputs@plt+0x459dc>
   5c2b4:	ldr	r2, [r4, #4]
   5c2b8:	mov	r3, #40	; 0x28
   5c2bc:	mul	r3, r3, r2
   5c2c0:	ldr	r2, [sp, #28]
   5c2c4:	ldrd	r0, [r2, r3]
   5c2c8:	cmp	r0, #1
   5c2cc:	sbcs	r2, r1, #0
   5c2d0:	blt	56b4c <fputs@plt+0x459dc>
   5c2d4:	ldr	r2, [r4, #12]
   5c2d8:	subs	r0, r0, r2
   5c2dc:	sbc	r1, r1, r2, asr #31
   5c2e0:	ldr	r2, [sp, #28]
   5c2e4:	strd	r0, [r2, r3]
   5c2e8:	b	56b38 <fputs@plt+0x459c8>
   5c2ec:	ldr	r7, [r4, #4]
   5c2f0:	mov	r6, #40	; 0x28
   5c2f4:	ldr	r1, [r4, #8]
   5c2f8:	mul	r7, r6, r7
   5c2fc:	ldr	r0, [sl, #8]
   5c300:	ldr	r8, [r4, #12]
   5c304:	bl	24bb0 <fputs@plt+0x13a40>
   5c308:	ldr	r3, [sp, #28]
   5c30c:	ldrd	r2, [r3, r7]
   5c310:	cmp	r2, #1
   5c314:	sbcs	r1, r3, #0
   5c318:	mvnlt	r2, #0
   5c31c:	mvnlt	r3, #0
   5c320:	blt	5c348 <fputs@plt+0x4b1d8>
   5c324:	mul	r6, r6, r8
   5c328:	ldr	r1, [sp, #28]
   5c32c:	ldrd	r6, [r6, r1]
   5c330:	cmp	r6, #0
   5c334:	sbcs	r1, r7, #0
   5c338:	movlt	r6, #0
   5c33c:	movlt	r7, #0
   5c340:	adds	r2, r2, r6
   5c344:	adc	r3, r3, r7
   5c348:	strd	r2, [r0]
   5c34c:	b	56b4c <fputs@plt+0x459dc>
   5c350:	ldr	r2, [r4, #4]
   5c354:	mov	r3, #40	; 0x28
   5c358:	mul	r3, r3, r2
   5c35c:	ldr	r2, [sp, #28]
   5c360:	ldrd	r0, [r2, r3]
   5c364:	orrs	r2, r0, r1
   5c368:	beq	56b4c <fputs@plt+0x459dc>
   5c36c:	b	5c2d4 <fputs@plt+0x4b164>
   5c370:	ldr	r3, [r4, #4]
   5c374:	mov	r1, #40	; 0x28
   5c378:	ldr	r0, [sp, #28]
   5c37c:	mul	r1, r1, r3
   5c380:	ldr	r3, [sp, #28]
   5c384:	ldrd	r2, [r3, r1]
   5c388:	subs	r2, r2, #1
   5c38c:	sbc	r3, r3, #0
   5c390:	strd	r2, [r0, r1]
   5c394:	b	59a0c <fputs@plt+0x4889c>
   5c398:	ldr	r3, [r4, #4]
   5c39c:	mov	ip, #40	; 0x28
   5c3a0:	ldr	lr, [sp, #28]
   5c3a4:	mul	ip, ip, r3
   5c3a8:	ldr	r3, [sp, #28]
   5c3ac:	ldrd	r2, [r3, ip]
   5c3b0:	adds	r0, r2, #1
   5c3b4:	adc	r1, r3, #0
   5c3b8:	strd	r0, [lr, ip]
   5c3bc:	b	59a0c <fputs@plt+0x4889c>
   5c3c0:	ldrb	r6, [r4, #3]
   5c3c4:	mov	r3, #0
   5c3c8:	mov	r0, fp
   5c3cc:	add	r2, r6, #7
   5c3d0:	lsl	r2, r2, #2
   5c3d4:	bl	1f8dc <fputs@plt+0xe76c>
   5c3d8:	cmp	r0, #0
   5c3dc:	beq	5711c <fputs@plt+0x45fac>
   5c3e0:	mov	r3, #0
   5c3e4:	str	r3, [r0, #8]
   5c3e8:	ldr	r3, [r4, #16]
   5c3ec:	str	sl, [r0, #12]
   5c3f0:	str	r3, [r0, #4]
   5c3f4:	ldr	r3, [sp, #32]
   5c3f8:	strb	r6, [r0, #26]
   5c3fc:	sub	r3, r4, r3
   5c400:	asr	r2, r3, #2
   5c404:	ldr	r3, [pc, #-1780]	; 5bd18 <fputs@plt+0x4aba8>
   5c408:	mul	r3, r3, r2
   5c40c:	str	r3, [r0, #16]
   5c410:	mvn	r3, #19
   5c414:	strb	r3, [r4, #1]
   5c418:	mvn	r3, #111	; 0x6f
   5c41c:	str	r0, [r4, #16]
   5c420:	strb	r3, [r4]
   5c424:	ldr	r2, [r4, #12]
   5c428:	ldr	r3, [sp, #28]
   5c42c:	ldr	r6, [r4, #16]
   5c430:	mov	ip, #40	; 0x28
   5c434:	mla	r2, ip, r2, r3
   5c438:	ldr	r3, [r6, #8]
   5c43c:	cmp	r2, r3
   5c440:	bne	5c4d0 <fputs@plt+0x4b360>
   5c444:	ldr	r3, [r2, #12]
   5c448:	add	r7, sp, #248	; 0xf8
   5c44c:	add	r3, r3, #1
   5c450:	str	r3, [r2, #12]
   5c454:	add	r2, sp, #256	; 0x100
   5c458:	mov	r3, #1
   5c45c:	strh	r3, [r2]
   5c460:	mov	r3, #0
   5c464:	str	r3, [sp, #272]	; 0x110
   5c468:	str	fp, [sp, #280]	; 0x118
   5c46c:	strb	r3, [r6, #25]
   5c470:	strb	r3, [r6, #24]
   5c474:	ldr	r3, [r6, #4]
   5c478:	str	r7, [r6]
   5c47c:	add	r2, r6, #28
   5c480:	ldr	r3, [r3, #12]
   5c484:	ldrb	r1, [r6, #26]
   5c488:	mov	r0, r6
   5c48c:	blx	r3
   5c490:	ldrb	r3, [r6, #25]
   5c494:	cmp	r3, #0
   5c498:	bne	5c508 <fputs@plt+0x4b398>
   5c49c:	ldrb	r3, [r6, #24]
   5c4a0:	cmp	r3, #0
   5c4a4:	beq	56b4c <fputs@plt+0x459dc>
   5c4a8:	ldr	r1, [r4, #-16]
   5c4ac:	cmp	r1, #0
   5c4b0:	beq	56b4c <fputs@plt+0x459dc>
   5c4b4:	ldr	ip, [sp, #28]
   5c4b8:	mov	r0, #40	; 0x28
   5c4bc:	mov	r2, #1
   5c4c0:	mov	r3, #0
   5c4c4:	mla	r0, r0, r1, ip
   5c4c8:	bl	24b58 <fputs@plt+0x139e8>
   5c4cc:	b	56b4c <fputs@plt+0x459dc>
   5c4d0:	ldrb	r3, [r6, #26]
   5c4d4:	str	r2, [r6, #8]
   5c4d8:	sub	r0, r3, #1
   5c4dc:	add	r3, r3, #6
   5c4e0:	add	r3, r6, r3, lsl #2
   5c4e4:	cmn	r0, #1
   5c4e8:	beq	5c444 <fputs@plt+0x4b2d4>
   5c4ec:	ldr	r1, [r4, #8]
   5c4f0:	ldr	lr, [sp, #28]
   5c4f4:	add	r1, r0, r1
   5c4f8:	sub	r0, r0, #1
   5c4fc:	mla	r1, ip, r1, lr
   5c500:	str	r1, [r3], #-4
   5c504:	b	5c4e4 <fputs@plt+0x4b374>
   5c508:	ldr	r3, [r6, #20]
   5c50c:	cmp	r3, #0
   5c510:	beq	5c530 <fputs@plt+0x4b3c0>
   5c514:	mov	r0, r7
   5c518:	bl	2be94 <fputs@plt+0x1ad24>
   5c51c:	ldr	r1, [pc, #-2056]	; 5bd1c <fputs@plt+0x4abac>
   5c520:	mov	r2, r0
   5c524:	mov	r0, sl
   5c528:	bl	38ba0 <fputs@plt+0x27a30>
   5c52c:	ldr	r5, [r6, #20]
   5c530:	add	r0, sp, #248	; 0xf8
   5c534:	bl	24774 <fputs@plt+0x13604>
   5c538:	cmp	r5, #0
   5c53c:	beq	5c49c <fputs@plt+0x4b32c>
   5c540:	b	57a44 <fputs@plt+0x468d4>
   5c544:	ldr	r6, [r4, #4]
   5c548:	mov	r3, #40	; 0x28
   5c54c:	ldr	r2, [sp, #28]
   5c550:	ldr	r1, [r4, #16]
   5c554:	mla	r6, r3, r6, r2
   5c558:	mov	r0, r6
   5c55c:	bl	1e6b0 <fputs@plt+0xd540>
   5c560:	subs	r5, r0, #0
   5c564:	beq	5c584 <fputs@plt+0x4b414>
   5c568:	mov	r0, r6
   5c56c:	bl	2be94 <fputs@plt+0x1ad24>
   5c570:	ldr	r1, [pc, #-2140]	; 5bd1c <fputs@plt+0x4abac>
   5c574:	mov	r2, r0
   5c578:	mov	r0, sl
   5c57c:	bl	38ba0 <fputs@plt+0x27a30>
   5c580:	b	57a44 <fputs@plt+0x468d4>
   5c584:	ldr	r1, [sp, #36]	; 0x24
   5c588:	mov	r0, r6
   5c58c:	bl	28af0 <fputs@plt+0x17980>
   5c590:	mov	r0, r6
   5c594:	bl	16e10 <fputs@plt+0x5ca0>
   5c598:	subs	r5, r0, #0
   5c59c:	b	579c0 <fputs@plt+0x46850>
   5c5a0:	mov	r3, #0
   5c5a4:	str	r3, [sp, #248]	; 0xf8
   5c5a8:	mvn	r3, #0
   5c5ac:	str	r3, [sp, #256]	; 0x100
   5c5b0:	str	r3, [sp, #252]	; 0xfc
   5c5b4:	add	r3, sp, #256	; 0x100
   5c5b8:	str	r3, [sp]
   5c5bc:	mov	r0, fp
   5c5c0:	add	r3, sp, #252	; 0xfc
   5c5c4:	ldmib	r4, {r1, r2}
   5c5c8:	bl	47900 <fputs@plt+0x36790>
   5c5cc:	subs	r5, r0, #0
   5c5d0:	beq	5c5e4 <fputs@plt+0x4b474>
   5c5d4:	cmp	r5, #5
   5c5d8:	bne	57a44 <fputs@plt+0x468d4>
   5c5dc:	mov	r3, #1
   5c5e0:	str	r3, [sp, #248]	; 0xf8
   5c5e4:	ldr	r7, [r4, #12]
   5c5e8:	mov	r6, #40	; 0x28
   5c5ec:	mov	r5, #0
   5c5f0:	mul	r7, r6, r7
   5c5f4:	add	r8, sp, #248	; 0xf8
   5c5f8:	ldr	r2, [r8, r5, lsl #2]
   5c5fc:	mla	r0, r6, r5, r7
   5c600:	ldr	r1, [sp, #28]
   5c604:	asr	r3, r2, #31
   5c608:	add	r0, r1, r0
   5c60c:	add	r5, r5, #1
   5c610:	bl	24b58 <fputs@plt+0x139e8>
   5c614:	cmp	r5, #3
   5c618:	bne	5c5f8 <fputs@plt+0x4b488>
   5c61c:	mov	r5, #0
   5c620:	b	56b4c <fputs@plt+0x459dc>
   5c624:	ldr	r1, [r4, #8]
   5c628:	ldr	r0, [sl, #8]
   5c62c:	bl	24bb0 <fputs@plt+0x13a40>
   5c630:	ldr	r2, [r4, #4]
   5c634:	ldr	r3, [fp, #16]
   5c638:	ldr	r7, [r4, #12]
   5c63c:	add	r3, r3, r2, lsl #4
   5c640:	cmn	r7, #1
   5c644:	ldr	r3, [r3, #4]
   5c648:	str	r3, [sp, #40]	; 0x28
   5c64c:	ldr	r3, [r3, #4]
   5c650:	ldr	r6, [r3]
   5c654:	ldrb	r8, [r6, #5]
   5c658:	ldrb	r3, [r6, #17]
   5c65c:	moveq	r7, r8
   5c660:	cmp	r3, #2
   5c664:	movhi	r7, r8
   5c668:	mov	r9, r0
   5c66c:	bhi	5c690 <fputs@plt+0x4b520>
   5c670:	ldr	r3, [r6, #68]	; 0x44
   5c674:	ldr	r3, [r3]
   5c678:	cmp	r3, #0
   5c67c:	beq	5c690 <fputs@plt+0x4b520>
   5c680:	ldrd	r2, [r6, #80]	; 0x50
   5c684:	cmp	r2, #1
   5c688:	sbcs	r3, r3, #0
   5c68c:	movge	r7, r8
   5c690:	ldrb	r3, [r6, #16]
   5c694:	cmp	r3, #0
   5c698:	ldreq	r0, [r6, #176]	; 0xb0
   5c69c:	ldrne	r0, [pc, #-2436]	; 5bd20 <fputs@plt+0x4abb0>
   5c6a0:	cmp	r7, #5
   5c6a4:	bne	5c6d4 <fputs@plt+0x4b564>
   5c6a8:	bl	18f64 <fputs@plt+0x7df4>
   5c6ac:	cmp	r0, #0
   5c6b0:	beq	5c6cc <fputs@plt+0x4b55c>
   5c6b4:	mov	r0, r6
   5c6b8:	bl	164cc <fputs@plt+0x535c>
   5c6bc:	cmp	r0, #0
   5c6c0:	beq	5c6cc <fputs@plt+0x4b55c>
   5c6c4:	cmp	r8, #5
   5c6c8:	bne	5c6e4 <fputs@plt+0x4b574>
   5c6cc:	mov	r7, r8
   5c6d0:	b	5da40 <fputs@plt+0x4c8d0>
   5c6d4:	cmp	r7, r8
   5c6d8:	beq	5da40 <fputs@plt+0x4c8d0>
   5c6dc:	cmp	r8, #5
   5c6e0:	bne	5da40 <fputs@plt+0x4c8d0>
   5c6e4:	ldrb	r3, [fp, #67]	; 0x43
   5c6e8:	cmp	r3, #0
   5c6ec:	bne	5c714 <fputs@plt+0x4b5a4>
   5c6f0:	ldr	r3, [pc, #-2516]	; 5bd24 <fputs@plt+0x4abb4>
   5c6f4:	cmp	r7, #5
   5c6f8:	ldr	r2, [pc, #-2520]	; 5bd28 <fputs@plt+0x4abb8>
   5c6fc:	ldr	r1, [pc, #-2520]	; 5bd2c <fputs@plt+0x4abbc>
   5c700:	movne	r2, r3
   5c704:	mov	r0, sl
   5c708:	bl	38ba0 <fputs@plt+0x27a30>
   5c70c:	mov	r5, #1
   5c710:	b	57a44 <fputs@plt+0x468d4>
   5c714:	ldr	r3, [fp, #156]	; 0x9c
   5c718:	cmp	r3, #1
   5c71c:	bgt	5c6f0 <fputs@plt+0x4b580>
   5c720:	cmp	r8, #5
   5c724:	bne	5c804 <fputs@plt+0x4b694>
   5c728:	ldr	r3, [r6, #216]	; 0xd8
   5c72c:	cmp	r3, #0
   5c730:	bne	5c790 <fputs@plt+0x4b620>
   5c734:	mov	r1, #1
   5c738:	mov	r0, r6
   5c73c:	str	r3, [sp, #248]	; 0xf8
   5c740:	bl	23404 <fputs@plt+0x12294>
   5c744:	subs	r5, r0, #0
   5c748:	bne	5c7b0 <fputs@plt+0x4b640>
   5c74c:	mov	r2, r5
   5c750:	add	r3, sp, #248	; 0xf8
   5c754:	ldr	r1, [r6, #220]	; 0xdc
   5c758:	ldr	r0, [r6]
   5c75c:	bl	149ac <fputs@plt+0x383c>
   5c760:	subs	r5, r0, #0
   5c764:	bne	5c7b0 <fputs@plt+0x4b640>
   5c768:	ldr	r3, [sp, #248]	; 0xf8
   5c76c:	cmp	r3, #0
   5c770:	beq	5c784 <fputs@plt+0x4b614>
   5c774:	mov	r0, r6
   5c778:	bl	23dd4 <fputs@plt+0x12c64>
   5c77c:	subs	r5, r0, #0
   5c780:	bne	5c7b0 <fputs@plt+0x4b640>
   5c784:	ldr	r3, [r6, #216]	; 0xd8
   5c788:	cmp	r3, #0
   5c78c:	beq	5da1c <fputs@plt+0x4c8ac>
   5c790:	mov	r1, #4
   5c794:	mov	r0, r6
   5c798:	bl	23404 <fputs@plt+0x12294>
   5c79c:	subs	r5, r0, #0
   5c7a0:	beq	5d9ec <fputs@plt+0x4c87c>
   5c7a4:	mov	r1, #1
   5c7a8:	mov	r0, r6
   5c7ac:	bl	16308 <fputs@plt+0x5198>
   5c7b0:	mov	r1, r8
   5c7b4:	mov	r0, r6
   5c7b8:	bl	3d4d8 <fputs@plt+0x2c368>
   5c7bc:	ldr	r3, [pc, #-2708]	; 5bd30 <fputs@plt+0x4abc0>
   5c7c0:	strh	r3, [r9, #8]
   5c7c4:	cmp	r0, #6
   5c7c8:	moveq	r0, #0
   5c7cc:	ldrne	r3, [pc, #-2720]	; 5bd34 <fputs@plt+0x4abc4>
   5c7d0:	addne	r0, r3, r0, lsl #2
   5c7d4:	ldrne	r0, [r0, #4012]	; 0xfac
   5c7d8:	str	r0, [r9, #16]
   5c7dc:	bl	18f64 <fputs@plt+0x7df4>
   5c7e0:	mov	r3, #1
   5c7e4:	strb	r3, [r9, #10]
   5c7e8:	ldr	r1, [sp, #36]	; 0x24
   5c7ec:	str	r0, [r9, #12]
   5c7f0:	mov	r0, r9
   5c7f4:	bl	28af0 <fputs@plt+0x17980>
   5c7f8:	cmp	r5, #0
   5c7fc:	beq	56b4c <fputs@plt+0x459dc>
   5c800:	b	57a44 <fputs@plt+0x468d4>
   5c804:	cmp	r8, #4
   5c808:	bne	5c818 <fputs@plt+0x4b6a8>
   5c80c:	mov	r1, #2
   5c810:	mov	r0, r6
   5c814:	bl	3d4d8 <fputs@plt+0x2c368>
   5c818:	cmp	r5, #0
   5c81c:	beq	5da28 <fputs@plt+0x4c8b8>
   5c820:	b	5c7b0 <fputs@plt+0x4b640>
   5c824:	ldrb	r3, [fp, #67]	; 0x43
   5c828:	add	r8, sl, #44	; 0x2c
   5c82c:	cmp	r3, #0
   5c830:	bne	5c84c <fputs@plt+0x4b6dc>
   5c834:	ldr	r2, [pc, #-2820]	; 5bd38 <fputs@plt+0x4abc8>
   5c838:	mov	r1, fp
   5c83c:	mov	r0, r8
   5c840:	bl	2101c <fputs@plt+0xfeac>
   5c844:	mov	r5, #1
   5c848:	b	57a44 <fputs@plt+0x468d4>
   5c84c:	ldr	r3, [fp, #152]	; 0x98
   5c850:	cmp	r3, #1
   5c854:	ble	5c870 <fputs@plt+0x4b700>
   5c858:	ldr	r2, [pc, #-2852]	; 5bd3c <fputs@plt+0x4abcc>
   5c85c:	mov	r1, fp
   5c860:	mov	r0, r8
   5c864:	bl	2101c <fputs@plt+0xfeac>
   5c868:	mov	r5, #1
   5c86c:	b	57a44 <fputs@plt+0x468d4>
   5c870:	ldr	r3, [fp, #24]
   5c874:	mov	r7, #0
   5c878:	str	r3, [sp, #72]	; 0x48
   5c87c:	ldr	r3, [fp, #84]	; 0x54
   5c880:	ldrb	r1, [fp, #68]	; 0x44
   5c884:	str	r3, [sp, #80]	; 0x50
   5c888:	ldr	r3, [fp, #88]	; 0x58
   5c88c:	cmp	r1, #2
   5c890:	str	r3, [sp, #100]	; 0x64
   5c894:	ldr	r3, [fp, #180]	; 0xb4
   5c898:	str	r7, [fp, #180]	; 0xb4
   5c89c:	str	r3, [sp, #104]	; 0x68
   5c8a0:	ldr	r3, [sp, #72]	; 0x48
   5c8a4:	ldr	r2, [pc, #-2924]	; 5bd40 <fputs@plt+0x4abd0>
   5c8a8:	bic	r3, r3, #655360	; 0xa0000
   5c8ac:	orr	r3, r3, #2097152	; 0x200000
   5c8b0:	orr	r3, r3, #10240	; 0x2800
   5c8b4:	str	r3, [fp, #24]
   5c8b8:	ldr	r3, [fp, #16]
   5c8bc:	mov	r1, r8
   5c8c0:	mov	r0, fp
   5c8c4:	ldr	r6, [r3, #4]
   5c8c8:	ldr	r3, [r6, #4]
   5c8cc:	ldr	r3, [r3]
   5c8d0:	ldrb	r9, [r3, #16]
   5c8d4:	ldr	r3, [fp, #20]
   5c8d8:	str	r3, [sp, #40]	; 0x28
   5c8dc:	ldr	r3, [pc, #-2976]	; 5bd44 <fputs@plt+0x4abd4>
   5c8e0:	movne	r2, r3
   5c8e4:	bl	6fdc4 <fputs@plt+0x5ec54>
   5c8e8:	ldr	r3, [sp, #40]	; 0x28
   5c8ec:	ldr	r2, [fp, #20]
   5c8f0:	cmp	r3, r2
   5c8f4:	sublt	r3, r2, #-268435455	; 0xf0000001
   5c8f8:	ldrlt	r1, [fp, #16]
   5c8fc:	strge	r7, [sp, #40]	; 0x28
   5c900:	addlt	r3, r1, r3, lsl #4
   5c904:	strlt	r3, [sp, #40]	; 0x28
   5c908:	cmp	r0, #0
   5c90c:	mov	r5, r0
   5c910:	bne	5c9c8 <fputs@plt+0x4b858>
   5c914:	ldr	r3, [fp, #16]
   5c918:	add	r3, r3, r2, lsl #4
   5c91c:	ldr	r7, [r3, #-12]
   5c920:	mov	r0, r7
   5c924:	bl	46044 <fputs@plt+0x34ed4>
   5c928:	ldm	r6, {r2, r3}
   5c92c:	mov	r1, r8
   5c930:	mov	r0, fp
   5c934:	str	r2, [r3, #4]
   5c938:	ldr	r2, [r3, #32]
   5c93c:	ldr	r3, [r3, #36]	; 0x24
   5c940:	str	r2, [sp, #56]	; 0x38
   5c944:	ldr	r2, [pc, #-3076]	; 5bd48 <fputs@plt+0x4abd8>
   5c948:	str	r3, [sp, #108]	; 0x6c
   5c94c:	bl	6fdc4 <fputs@plt+0x5ec54>
   5c950:	subs	r5, r0, #0
   5c954:	bne	5c9c8 <fputs@plt+0x4b858>
   5c958:	ldr	r2, [pc, #-3092]	; 5bd4c <fputs@plt+0x4abdc>
   5c95c:	mov	r1, r8
   5c960:	mov	r0, fp
   5c964:	bl	6fdc4 <fputs@plt+0x5ec54>
   5c968:	subs	r5, r0, #0
   5c96c:	bne	5c9c8 <fputs@plt+0x4b858>
   5c970:	mov	r1, #2
   5c974:	mov	r0, r6
   5c978:	bl	40144 <fputs@plt+0x2efd4>
   5c97c:	subs	r5, r0, #0
   5c980:	bne	5c9c8 <fputs@plt+0x4b858>
   5c984:	ldr	r1, [r6, #4]
   5c988:	ldr	r2, [sp, #108]	; 0x6c
   5c98c:	mov	r0, r7
   5c990:	ldr	r3, [r1]
   5c994:	ldr	r1, [r1, #32]
   5c998:	ldrb	r3, [r3, #5]
   5c99c:	cmp	r3, #5
   5c9a0:	ldr	r3, [sp, #56]	; 0x38
   5c9a4:	streq	r5, [fp, #76]	; 0x4c
   5c9a8:	sub	r3, r3, r2
   5c9ac:	str	r3, [sp, #56]	; 0x38
   5c9b0:	ldr	r2, [sp, #56]	; 0x38
   5c9b4:	mov	r3, #0
   5c9b8:	bl	22564 <fputs@plt+0x113f4>
   5c9bc:	cmp	r0, #0
   5c9c0:	beq	5ca3c <fputs@plt+0x4b8cc>
   5c9c4:	mov	r5, #7
   5c9c8:	ldr	r3, [sp, #72]	; 0x48
   5c9cc:	mvn	r2, #0
   5c9d0:	str	r3, [fp, #24]
   5c9d4:	ldr	r3, [sp, #80]	; 0x50
   5c9d8:	mov	r1, r2
   5c9dc:	str	r3, [fp, #84]	; 0x54
   5c9e0:	ldr	r3, [sp, #100]	; 0x64
   5c9e4:	mov	r0, r6
   5c9e8:	str	r3, [fp, #88]	; 0x58
   5c9ec:	ldr	r3, [sp, #104]	; 0x68
   5c9f0:	str	r3, [fp, #180]	; 0xb4
   5c9f4:	mov	r3, #1
   5c9f8:	bl	22564 <fputs@plt+0x113f4>
   5c9fc:	mov	r3, #1
   5ca00:	strb	r3, [fp, #67]	; 0x43
   5ca04:	ldr	r3, [sp, #40]	; 0x28
   5ca08:	cmp	r3, #0
   5ca0c:	beq	5ca28 <fputs@plt+0x4b8b8>
   5ca10:	ldr	r0, [r3, #4]
   5ca14:	bl	47098 <fputs@plt+0x35f28>
   5ca18:	ldr	r2, [sp, #40]	; 0x28
   5ca1c:	mov	r3, #0
   5ca20:	str	r3, [r2, #4]
   5ca24:	str	r3, [r2, #12]
   5ca28:	mov	r0, fp
   5ca2c:	bl	1f820 <fputs@plt+0xe6b0>
   5ca30:	cmp	r5, #0
   5ca34:	beq	56b4c <fputs@plt+0x459dc>
   5ca38:	b	57a44 <fputs@plt+0x468d4>
   5ca3c:	cmp	r9, #0
   5ca40:	beq	5cc7c <fputs@plt+0x4bb0c>
   5ca44:	ldrb	r3, [fp, #69]	; 0x45
   5ca48:	cmp	r3, #0
   5ca4c:	bne	5c9c4 <fputs@plt+0x4b854>
   5ca50:	ldrsb	r1, [fp, #72]	; 0x48
   5ca54:	cmp	r1, #0
   5ca58:	bge	5ca68 <fputs@plt+0x4b8f8>
   5ca5c:	mov	r0, r6
   5ca60:	bl	111dc <fputs@plt+0x6c>
   5ca64:	mov	r1, r0
   5ca68:	mov	r0, r7
   5ca6c:	bl	11180 <fputs@plt+0x10>
   5ca70:	ldr	r2, [pc, #-3368]	; 5bd50 <fputs@plt+0x4abe0>
   5ca74:	mov	r1, r8
   5ca78:	mov	r0, fp
   5ca7c:	bl	12d1c <fputs@plt+0x1bac>
   5ca80:	subs	r5, r0, #0
   5ca84:	bne	5c9c8 <fputs@plt+0x4b858>
   5ca88:	ldr	r2, [pc, #-3388]	; 5bd54 <fputs@plt+0x4abe4>
   5ca8c:	mov	r1, r8
   5ca90:	mov	r0, fp
   5ca94:	bl	12d1c <fputs@plt+0x1bac>
   5ca98:	subs	r5, r0, #0
   5ca9c:	bne	5c9c8 <fputs@plt+0x4b858>
   5caa0:	ldr	r2, [pc, #-3408]	; 5bd58 <fputs@plt+0x4abe8>
   5caa4:	mov	r1, r8
   5caa8:	mov	r0, fp
   5caac:	bl	12d1c <fputs@plt+0x1bac>
   5cab0:	subs	r5, r0, #0
   5cab4:	bne	5c9c8 <fputs@plt+0x4b858>
   5cab8:	ldr	r3, [fp, #24]
   5cabc:	ldr	r2, [pc, #-3432]	; 5bd5c <fputs@plt+0x4abec>
   5cac0:	orr	r3, r3, #134217728	; 0x8000000
   5cac4:	str	r3, [fp, #24]
   5cac8:	mov	r1, r8
   5cacc:	mov	r0, fp
   5cad0:	bl	12d1c <fputs@plt+0x1bac>
   5cad4:	ldr	r3, [fp, #24]
   5cad8:	bic	r3, r3, #134217728	; 0x8000000
   5cadc:	str	r3, [fp, #24]
   5cae0:	subs	r5, r0, #0
   5cae4:	bne	5c9c8 <fputs@plt+0x4b858>
   5cae8:	ldr	r2, [pc, #-3472]	; 5bd60 <fputs@plt+0x4abf0>
   5caec:	mov	r1, r8
   5caf0:	mov	r0, fp
   5caf4:	bl	12d1c <fputs@plt+0x1bac>
   5caf8:	subs	r5, r0, #0
   5cafc:	bne	5c9c8 <fputs@plt+0x4b858>
   5cb00:	ldr	r2, [pc, #-3492]	; 5bd64 <fputs@plt+0x4abf4>
   5cb04:	mov	r1, r8
   5cb08:	mov	r0, fp
   5cb0c:	bl	12d1c <fputs@plt+0x1bac>
   5cb10:	subs	r5, r0, #0
   5cb14:	bne	5c9c8 <fputs@plt+0x4b858>
   5cb18:	ldr	r2, [pc, #-3512]	; 5bd68 <fputs@plt+0x4abf8>
   5cb1c:	mov	r1, r8
   5cb20:	mov	r0, fp
   5cb24:	bl	6fdc4 <fputs@plt+0x5ec54>
   5cb28:	subs	r5, r0, #0
   5cb2c:	bne	5c9c8 <fputs@plt+0x4b858>
   5cb30:	ldr	r9, [pc, #-3532]	; 5bd6c <fputs@plt+0x4abfc>
   5cb34:	mov	r8, r5
   5cb38:	mov	r5, r9
   5cb3c:	add	r2, sp, #176	; 0xb0
   5cb40:	ldrb	r3, [r5, r8]!
   5cb44:	mov	r0, r6
   5cb48:	mov	r1, r3
   5cb4c:	str	r3, [sp, #108]	; 0x6c
   5cb50:	bl	1a588 <fputs@plt+0x9418>
   5cb54:	ldrb	r2, [r5, #1]
   5cb58:	ldr	r1, [sp, #176]	; 0xb0
   5cb5c:	ldr	r3, [sp, #108]	; 0x6c
   5cb60:	add	r2, r2, r1
   5cb64:	mov	r0, r7
   5cb68:	mov	r1, r3
   5cb6c:	bl	407b0 <fputs@plt+0x2f640>
   5cb70:	subs	r5, r0, #0
   5cb74:	bne	5c9c8 <fputs@plt+0x4b858>
   5cb78:	add	r8, r8, #2
   5cb7c:	cmp	r8, #10
   5cb80:	bne	5cb38 <fputs@plt+0x4b9c8>
   5cb84:	ldr	r2, [r6, #4]
   5cb88:	ldr	r3, [r6]
   5cb8c:	str	r3, [r2, #4]
   5cb90:	ldr	r2, [r2]
   5cb94:	ldm	r7, {r1, r3}
   5cb98:	ldr	ip, [r2, #64]	; 0x40
   5cb9c:	str	r1, [r3, #4]
   5cba0:	ldr	r2, [ip]
   5cba4:	cmp	r2, #0
   5cba8:	beq	5cbe4 <fputs@plt+0x4ba74>
   5cbac:	ldr	r2, [r3, #44]	; 0x2c
   5cbb0:	ldr	r8, [r3, #32]
   5cbb4:	mov	r0, ip
   5cbb8:	asr	r1, r8, #31
   5cbbc:	umull	r8, r9, r8, r2
   5cbc0:	mla	r9, r2, r1, r9
   5cbc4:	add	r2, sp, #432	; 0x1b0
   5cbc8:	mov	r1, #11
   5cbcc:	strd	r8, [r2, #-184]!	; 0xffffff48
   5cbd0:	bl	14944 <fputs@plt+0x37d4>
   5cbd4:	cmp	r0, #0
   5cbd8:	cmpne	r0, #12
   5cbdc:	mov	r5, r0
   5cbe0:	bne	5c9c8 <fputs@plt+0x4b858>
   5cbe4:	mov	r2, #48	; 0x30
   5cbe8:	mov	r1, #0
   5cbec:	add	r0, sp, #248	; 0xf8
   5cbf0:	bl	10f48 <memset@plt>
   5cbf4:	ldr	r3, [r7]
   5cbf8:	mvn	r1, #-2147483648	; 0x80000000
   5cbfc:	mov	r8, #1
   5cc00:	add	r0, sp, #248	; 0xf8
   5cc04:	str	r3, [sp, #268]	; 0x10c
   5cc08:	str	r7, [sp, #272]	; 0x110
   5cc0c:	str	r6, [sp, #252]	; 0xfc
   5cc10:	str	r8, [sp, #264]	; 0x108
   5cc14:	bl	46070 <fputs@plt+0x34f00>
   5cc18:	add	r0, sp, #248	; 0xf8
   5cc1c:	bl	47390 <fputs@plt+0x36220>
   5cc20:	subs	r5, r0, #0
   5cc24:	bne	5cc9c <fputs@plt+0x4bb2c>
   5cc28:	ldr	r2, [r6, #4]
   5cc2c:	mov	r0, r7
   5cc30:	ldrh	r3, [r2, #22]
   5cc34:	bic	r3, r3, #2
   5cc38:	strh	r3, [r2, #22]
   5cc3c:	bl	46044 <fputs@plt+0x34ed4>
   5cc40:	subs	r5, r0, #0
   5cc44:	bne	5c9c8 <fputs@plt+0x4b858>
   5cc48:	mov	r0, r7
   5cc4c:	bl	111dc <fputs@plt+0x6c>
   5cc50:	mov	r1, r0
   5cc54:	mov	r0, r6
   5cc58:	bl	11180 <fputs@plt+0x10>
   5cc5c:	ldr	r1, [r7, #4]
   5cc60:	mov	r3, r8
   5cc64:	ldr	r2, [sp, #56]	; 0x38
   5cc68:	ldr	r1, [r1, #32]
   5cc6c:	mov	r0, r6
   5cc70:	bl	22564 <fputs@plt+0x113f4>
   5cc74:	mov	r5, r0
   5cc78:	b	5c9c8 <fputs@plt+0x4b858>
   5cc7c:	mov	r3, r9
   5cc80:	ldr	r2, [sp, #56]	; 0x38
   5cc84:	ldr	r1, [fp, #76]	; 0x4c
   5cc88:	mov	r0, r7
   5cc8c:	bl	22564 <fputs@plt+0x113f4>
   5cc90:	cmp	r0, #0
   5cc94:	bne	5c9c4 <fputs@plt+0x4b854>
   5cc98:	b	5ca44 <fputs@plt+0x4b8d4>
   5cc9c:	ldr	r3, [sp, #252]	; 0xfc
   5cca0:	ldr	r3, [r3, #4]
   5cca4:	ldr	r0, [r3]
   5cca8:	ldrb	r3, [r0, #16]
   5ccac:	cmp	r3, #0
   5ccb0:	bne	5c9c8 <fputs@plt+0x4b858>
   5ccb4:	ldrb	r3, [r0, #13]
   5ccb8:	cmp	r3, #0
   5ccbc:	bne	5c9c8 <fputs@plt+0x4b858>
   5ccc0:	bl	1ea00 <fputs@plt+0xd890>
   5ccc4:	b	5c9c8 <fputs@plt+0x4b858>
   5ccc8:	ldr	r2, [r4, #4]
   5cccc:	ldr	r3, [fp, #16]
   5ccd0:	add	r3, r3, r2, lsl #4
   5ccd4:	ldr	r3, [r3, #4]
   5ccd8:	ldm	r3, {r3, r6}
   5ccdc:	str	r3, [r6, #4]
   5cce0:	ldrb	r3, [r6, #17]
   5cce4:	cmp	r3, #0
   5cce8:	beq	5a39c <fputs@plt+0x4922c>
   5ccec:	ldr	r3, [r6, #12]
   5ccf0:	ldr	r7, [r6, #44]	; 0x2c
   5ccf4:	mov	r0, r6
   5ccf8:	ldr	r3, [r3, #56]	; 0x38
   5ccfc:	mov	r1, r7
   5cd00:	ldr	r5, [r3, #36]	; 0x24
   5cd04:	rev	r5, r5
   5cd08:	mov	r2, r5
   5cd0c:	bl	16c38 <fputs@plt+0x5ac8>
   5cd10:	cmp	r7, r0
   5cd14:	mov	r8, r0
   5cd18:	bcs	5cd3c <fputs@plt+0x4bbcc>
   5cd1c:	ldr	r0, [pc, #3384]	; 5da5c <fputs@plt+0x4c8ec>
   5cd20:	bl	2f3e4 <fputs@plt+0x1e274>
   5cd24:	mov	r5, r0
   5cd28:	cmp	r5, #0
   5cd2c:	beq	56b4c <fputs@plt+0x459dc>
   5cd30:	cmp	r5, #101	; 0x65
   5cd34:	bne	57a44 <fputs@plt+0x468d4>
   5cd38:	b	5a39c <fputs@plt+0x4922c>
   5cd3c:	cmp	r5, #0
   5cd40:	beq	5a39c <fputs@plt+0x4922c>
   5cd44:	mov	r2, #0
   5cd48:	mov	r1, r2
   5cd4c:	ldr	r0, [r6, #8]
   5cd50:	bl	4492c <fputs@plt+0x337bc>
   5cd54:	subs	r5, r0, #0
   5cd58:	bne	5cd30 <fputs@plt+0x4bbc0>
   5cd5c:	ldr	r0, [r6, #8]
   5cd60:	bl	1bac4 <fputs@plt+0xa954>
   5cd64:	mov	r3, r5
   5cd68:	mov	r2, r7
   5cd6c:	mov	r1, r8
   5cd70:	mov	r0, r6
   5cd74:	bl	41614 <fputs@plt+0x304a4>
   5cd78:	subs	r5, r0, #0
   5cd7c:	bne	5cd30 <fputs@plt+0x4bbc0>
   5cd80:	ldr	r3, [r6, #12]
   5cd84:	ldr	r0, [r3, #72]	; 0x48
   5cd88:	bl	3c4a0 <fputs@plt+0x2b330>
   5cd8c:	ldr	r3, [r6, #12]
   5cd90:	ldr	r2, [r3, #56]	; 0x38
   5cd94:	ldr	r3, [r6, #44]	; 0x2c
   5cd98:	rev	r3, r3
   5cd9c:	str	r3, [r2, #28]
   5cda0:	mov	r5, r0
   5cda4:	b	5cd28 <fputs@plt+0x4bbb8>
   5cda8:	ldr	r3, [r4, #4]
   5cdac:	cmp	r3, #0
   5cdb0:	ldrbne	r3, [sl, #87]	; 0x57
   5cdb4:	orrne	r3, r3, #1
   5cdb8:	strbne	r3, [sl, #87]	; 0x57
   5cdbc:	bne	56b4c <fputs@plt+0x459dc>
   5cdc0:	mov	r0, fp
   5cdc4:	bl	16f64 <fputs@plt+0x5df4>
   5cdc8:	b	56b4c <fputs@plt+0x459dc>
   5cdcc:	ldrb	r6, [r4, #12]
   5cdd0:	cmp	r6, #0
   5cdd4:	bne	5cde4 <fputs@plt+0x4bc74>
   5cdd8:	ldr	r3, [fp, #24]
   5cddc:	tst	r3, #16384	; 0x4000
   5cde0:	bne	56b4c <fputs@plt+0x459dc>
   5cde4:	ldr	r2, [r4, #4]
   5cde8:	ldr	r3, [fp, #16]
   5cdec:	add	r3, r3, r2, lsl #4
   5cdf0:	ldr	r7, [r3, #4]
   5cdf4:	ldrb	r5, [r7, #9]
   5cdf8:	cmp	r5, #0
   5cdfc:	beq	56b4c <fputs@plt+0x459dc>
   5ce00:	ldm	r7, {r2, r3}
   5ce04:	add	r6, r6, #1
   5ce08:	ldr	r8, [r4, #8]
   5ce0c:	uxtb	r6, r6
   5ce10:	str	r2, [r3, #4]
   5ce14:	mov	r1, r8
   5ce18:	mov	r2, r6
   5ce1c:	mov	r0, r7
   5ce20:	bl	167a0 <fputs@plt+0x5630>
   5ce24:	subs	r5, r0, #0
   5ce28:	bne	5ce54 <fputs@plt+0x4bce4>
   5ce2c:	ldr	r9, [r7, #4]
   5ce30:	ldr	r0, [r9, #72]	; 0x48
   5ce34:	cmp	r0, #0
   5ce38:	bne	5ce74 <fputs@plt+0x4bd04>
   5ce3c:	mov	r0, #16
   5ce40:	mov	r1, #0
   5ce44:	bl	21200 <fputs@plt+0x10090>
   5ce48:	cmp	r0, #0
   5ce4c:	bne	5ce94 <fputs@plt+0x4bd24>
   5ce50:	mov	r5, #7
   5ce54:	uxtb	r3, r5
   5ce58:	cmp	r3, #6
   5ce5c:	bne	57a44 <fputs@plt+0x468d4>
   5ce60:	ldr	r2, [r4, #16]
   5ce64:	ldr	r1, [pc, #3060]	; 5da60 <fputs@plt+0x4c8f0>
   5ce68:	mov	r0, sl
   5ce6c:	bl	38ba0 <fputs@plt+0x27a30>
   5ce70:	b	57a44 <fputs@plt+0x468d4>
   5ce74:	ldr	r3, [r0, #4]
   5ce78:	cmp	r8, r3
   5ce7c:	bne	5ce8c <fputs@plt+0x4bd1c>
   5ce80:	ldr	r3, [r0]
   5ce84:	cmp	r7, r3
   5ce88:	beq	5cea4 <fputs@plt+0x4bd34>
   5ce8c:	ldr	r0, [r0, #12]
   5ce90:	b	5ce34 <fputs@plt+0x4bcc4>
   5ce94:	ldr	r3, [r9, #72]	; 0x48
   5ce98:	stm	r0, {r7, r8}
   5ce9c:	str	r3, [r0, #12]
   5cea0:	str	r0, [r9, #72]	; 0x48
   5cea4:	ldrb	r3, [r0, #8]
   5cea8:	cmp	r3, r6
   5ceac:	strbcc	r6, [r0, #8]
   5ceb0:	b	56b4c <fputs@plt+0x459dc>
   5ceb4:	ldr	r2, [fp, #316]	; 0x13c
   5ceb8:	ldr	r6, [r4, #16]
   5cebc:	cmp	r2, #0
   5cec0:	ble	5ced0 <fputs@plt+0x4bd60>
   5cec4:	ldr	r3, [fp, #340]	; 0x154
   5cec8:	cmp	r3, #0
   5cecc:	beq	5da4c <fputs@plt+0x4c8dc>
   5ced0:	cmp	r6, #0
   5ced4:	beq	5d940 <fputs@plt+0x4c7d0>
   5ced8:	ldr	r3, [r6, #8]
   5cedc:	ldr	r7, [r3]
   5cee0:	ldr	r3, [r7, #56]	; 0x38
   5cee4:	cmp	r3, #0
   5cee8:	movne	r3, #0
   5ceec:	bne	5cf24 <fputs@plt+0x4bdb4>
   5cef0:	mov	r5, #0
   5cef4:	ldr	r1, [r6, #8]
   5cef8:	mov	r0, sl
   5cefc:	add	r1, r1, #8
   5cf00:	bl	20db8 <fputs@plt+0xfc48>
   5cf04:	cmp	r5, #0
   5cf08:	beq	56b4c <fputs@plt+0x459dc>
   5cf0c:	b	57a44 <fputs@plt+0x468d4>
   5cf10:	ldr	r1, [fp, #340]	; 0x154
   5cf14:	ldr	r1, [r1, r3, lsl #2]
   5cf18:	cmp	r6, r1
   5cf1c:	beq	5cef0 <fputs@plt+0x4bd80>
   5cf20:	add	r3, r3, #1
   5cf24:	cmp	r2, r3
   5cf28:	bgt	5cf10 <fputs@plt+0x4bda0>
   5cf2c:	mov	r0, fp
   5cf30:	bl	2a81c <fputs@plt+0x196ac>
   5cf34:	subs	r5, r0, #0
   5cf38:	bne	5cef4 <fputs@plt+0x4bd84>
   5cf3c:	ldr	r3, [r7, #56]	; 0x38
   5cf40:	ldr	r0, [r6, #8]
   5cf44:	blx	r3
   5cf48:	subs	r5, r0, #0
   5cf4c:	bne	5cef4 <fputs@plt+0x4bd84>
   5cf50:	ldr	r3, [fp, #316]	; 0x13c
   5cf54:	ldr	r0, [fp, #340]	; 0x154
   5cf58:	add	ip, r3, #1
   5cf5c:	ldr	r2, [fp, #436]	; 0x1b4
   5cf60:	ldr	r1, [fp, #432]	; 0x1b0
   5cf64:	str	ip, [fp, #316]	; 0x13c
   5cf68:	str	r6, [r0, r3, lsl #2]
   5cf6c:	ldr	r3, [r6, #12]
   5cf70:	adds	r2, r2, r1
   5cf74:	add	r3, r3, #1
   5cf78:	str	r3, [r6, #12]
   5cf7c:	beq	5cef0 <fputs@plt+0x4bd80>
   5cf80:	mov	r1, r5
   5cf84:	sub	r2, r2, #1
   5cf88:	mov	r0, fp
   5cf8c:	bl	18214 <fputs@plt+0x70a4>
   5cf90:	mov	r5, r0
   5cf94:	b	5cef4 <fputs@plt+0x4bd84>
   5cf98:	mov	r5, #40	; 0x28
   5cf9c:	mov	r2, r5
   5cfa0:	mov	r1, #0
   5cfa4:	add	r0, sp, #248	; 0xf8
   5cfa8:	bl	10f48 <memset@plt>
   5cfac:	ldr	r1, [r4, #8]
   5cfb0:	ldr	r3, [sp, #28]
   5cfb4:	add	r0, sp, #248	; 0xf8
   5cfb8:	mla	r1, r5, r1, r3
   5cfbc:	str	fp, [sp, #280]	; 0x118
   5cfc0:	bl	28c24 <fputs@plt+0x17ab4>
   5cfc4:	mov	r5, r0
   5cfc8:	add	r0, sp, #248	; 0xf8
   5cfcc:	bl	2be94 <fputs@plt+0x1ad24>
   5cfd0:	subs	r1, r0, #0
   5cfd4:	beq	5d040 <fputs@plt+0x4bed0>
   5cfd8:	ldr	r3, [fp, #16]
   5cfdc:	ldr	r2, [r4, #4]
   5cfe0:	mov	r0, fp
   5cfe4:	ldr	r2, [r3, r2, lsl #4]
   5cfe8:	bl	174fc <fputs@plt+0x638c>
   5cfec:	ldr	r3, [r0, #52]	; 0x34
   5cff0:	mov	r6, r0
   5cff4:	add	r0, fp, #320	; 0x140
   5cff8:	ldr	r5, [r3]
   5cffc:	mov	r1, r5
   5d000:	bl	15ac0 <fputs@plt+0x4950>
   5d004:	cmp	r0, #0
   5d008:	beq	5d028 <fputs@plt+0x4beb8>
   5d00c:	ldr	r2, [r0]
   5d010:	ldr	r3, [r2, #4]
   5d014:	cmp	r3, #0
   5d018:	beq	5d028 <fputs@plt+0x4beb8>
   5d01c:	ldr	r2, [r2, #20]
   5d020:	cmp	r2, #0
   5d024:	bne	5d054 <fputs@plt+0x4bee4>
   5d028:	mov	r2, r5
   5d02c:	ldr	r1, [pc, #2608]	; 5da64 <fputs@plt+0x4c8f4>
   5d030:	mov	r0, fp
   5d034:	bl	38c54 <fputs@plt+0x27ae4>
   5d038:	mov	r5, #1
   5d03c:	str	r0, [sl, #44]	; 0x2c
   5d040:	add	r0, sp, #248	; 0xf8
   5d044:	bl	24774 <fputs@plt+0x13604>
   5d048:	cmp	r5, #0
   5d04c:	beq	56b4c <fputs@plt+0x459dc>
   5d050:	b	57a44 <fputs@plt+0x468d4>
   5d054:	add	r2, sl, #44	; 0x2c
   5d058:	str	r2, [sp]
   5d05c:	mov	r1, r6
   5d060:	mov	r2, r0
   5d064:	mov	r0, fp
   5d068:	bl	38d28 <fputs@plt+0x27bb8>
   5d06c:	subs	r5, r0, #0
   5d070:	bne	5d040 <fputs@plt+0x4bed0>
   5d074:	ldr	r1, [r6, #56]	; 0x38
   5d078:	mov	r0, fp
   5d07c:	bl	1cba8 <fputs@plt+0xba38>
   5d080:	cmp	r0, #0
   5d084:	beq	5d040 <fputs@plt+0x4bed0>
   5d088:	mov	r0, fp
   5d08c:	bl	2a81c <fputs@plt+0x196ac>
   5d090:	subs	r5, r0, #0
   5d094:	bne	5d040 <fputs@plt+0x4bed0>
   5d098:	ldr	r1, [r6, #56]	; 0x38
   5d09c:	mov	r0, fp
   5d0a0:	bl	1cba8 <fputs@plt+0xba38>
   5d0a4:	ldr	r3, [fp, #316]	; 0x13c
   5d0a8:	ldr	r2, [fp, #340]	; 0x154
   5d0ac:	add	r1, r3, #1
   5d0b0:	str	r1, [fp, #316]	; 0x13c
   5d0b4:	str	r0, [r2, r3, lsl #2]
   5d0b8:	ldr	r3, [r0, #12]
   5d0bc:	add	r3, r3, #1
   5d0c0:	str	r3, [r0, #12]
   5d0c4:	b	5d040 <fputs@plt+0x4bed0>
   5d0c8:	ldr	r3, [fp, #168]	; 0xa8
   5d0cc:	ldr	r2, [r4, #4]
   5d0d0:	add	r3, r3, #1
   5d0d4:	str	r3, [fp, #168]	; 0xa8
   5d0d8:	ldr	r3, [fp, #16]
   5d0dc:	ldr	r1, [r4, #16]
   5d0e0:	mov	r0, fp
   5d0e4:	ldr	r2, [r3, r2, lsl #4]
   5d0e8:	bl	174fc <fputs@plt+0x638c>
   5d0ec:	subs	r7, r0, #0
   5d0f0:	moveq	r5, r7
   5d0f4:	beq	5d160 <fputs@plt+0x4bff0>
   5d0f8:	ldr	r6, [r7, #56]	; 0x38
   5d0fc:	cmp	r6, #0
   5d100:	moveq	r5, r6
   5d104:	beq	5d160 <fputs@plt+0x4bff0>
   5d108:	ldr	r3, [r6, #8]
   5d10c:	ldr	r3, [r3, #4]
   5d110:	cmp	r3, #0
   5d114:	bgt	5d178 <fputs@plt+0x4c008>
   5d118:	ldr	r6, [r6, #24]
   5d11c:	cmp	r6, #0
   5d120:	bne	5d108 <fputs@plt+0x4bf98>
   5d124:	add	r1, r7, #56	; 0x38
   5d128:	mov	r0, fp
   5d12c:	bl	1cbcc <fputs@plt+0xba5c>
   5d130:	ldr	r3, [r0, #4]
   5d134:	mov	r8, r0
   5d138:	ldr	r0, [r0, #8]
   5d13c:	ldr	r3, [r3]
   5d140:	ldr	r3, [r3, #20]
   5d144:	blx	r3
   5d148:	subs	r5, r0, #0
   5d14c:	bne	5d160 <fputs@plt+0x4bff0>
   5d150:	str	r6, [r8, #8]
   5d154:	mov	r0, r8
   5d158:	str	r6, [r7, #56]	; 0x38
   5d15c:	bl	1e3c8 <fputs@plt+0xd258>
   5d160:	ldr	r3, [fp, #168]	; 0xa8
   5d164:	cmp	r5, #0
   5d168:	sub	r3, r3, #1
   5d16c:	str	r3, [fp, #168]	; 0xa8
   5d170:	beq	56b4c <fputs@plt+0x459dc>
   5d174:	b	57a44 <fputs@plt+0x468d4>
   5d178:	mov	r5, #6
   5d17c:	b	5d160 <fputs@plt+0x4bff0>
   5d180:	mov	r3, #0
   5d184:	str	r3, [sp, #248]	; 0xf8
   5d188:	ldr	r3, [r4, #16]
   5d18c:	ldr	r6, [r3, #8]
   5d190:	cmp	r6, #0
   5d194:	beq	5d220 <fputs@plt+0x4c0b0>
   5d198:	ldr	r7, [r6]
   5d19c:	cmp	r7, #0
   5d1a0:	beq	5d228 <fputs@plt+0x4c0b8>
   5d1a4:	ldr	r3, [r7, #24]
   5d1a8:	add	r1, sp, #248	; 0xf8
   5d1ac:	mov	r0, r6
   5d1b0:	blx	r3
   5d1b4:	add	r1, r6, #8
   5d1b8:	mov	r5, r0
   5d1bc:	mov	r0, sl
   5d1c0:	bl	20db8 <fputs@plt+0xfc48>
   5d1c4:	cmp	r5, #0
   5d1c8:	bne	57a44 <fputs@plt+0x468d4>
   5d1cc:	ldr	r3, [sp, #248]	; 0xf8
   5d1d0:	mov	r2, r5
   5d1d4:	mov	r0, sl
   5d1d8:	str	r6, [r3]
   5d1dc:	mov	r3, #2
   5d1e0:	str	r3, [sp]
   5d1e4:	mvn	r3, #0
   5d1e8:	ldr	r1, [r4, #4]
   5d1ec:	bl	47710 <fputs@plt+0x365a0>
   5d1f0:	cmp	r0, #0
   5d1f4:	beq	5d210 <fputs@plt+0x4c0a0>
   5d1f8:	ldr	r3, [sp, #248]	; 0xf8
   5d1fc:	str	r3, [r0, #16]
   5d200:	ldr	r3, [r6, #4]
   5d204:	add	r3, r3, #1
   5d208:	str	r3, [r6, #4]
   5d20c:	b	56b4c <fputs@plt+0x459dc>
   5d210:	ldr	r3, [r7, #28]
   5d214:	ldr	r0, [sp, #248]	; 0xf8
   5d218:	blx	r3
   5d21c:	b	5711c <fputs@plt+0x45fac>
   5d220:	mov	r5, #6
   5d224:	b	57a44 <fputs@plt+0x468d4>
   5d228:	mov	r5, #6
   5d22c:	b	57a44 <fputs@plt+0x468d4>
   5d230:	ldr	r3, [r4, #12]
   5d234:	mov	r1, #40	; 0x28
   5d238:	ldr	r0, [r4, #4]
   5d23c:	mul	r1, r1, r3
   5d240:	ldr	r3, [sp, #28]
   5d244:	ldr	ip, [sl, #12]
   5d248:	add	r2, r3, r1
   5d24c:	ldr	r3, [sl, #56]	; 0x38
   5d250:	add	r2, r2, #80	; 0x50
   5d254:	ldr	r7, [r3, r0, lsl #2]
   5d258:	ldr	r0, [sp, #28]
   5d25c:	ldr	r3, [r2, #-40]	; 0xffffffd8
   5d260:	ldr	r6, [r7, #16]
   5d264:	ldr	r1, [r0, r1]
   5d268:	mov	r0, #0
   5d26c:	ldr	r9, [r6]
   5d270:	ldr	r8, [r9]
   5d274:	cmp	r0, r3
   5d278:	blt	5d2c0 <fputs@plt+0x4c150>
   5d27c:	str	ip, [sp]
   5d280:	mov	r0, r6
   5d284:	ldr	r5, [r8, #32]
   5d288:	ldr	r2, [r4, #16]
   5d28c:	blx	r5
   5d290:	add	r1, r9, #8
   5d294:	mov	r5, r0
   5d298:	mov	r0, sl
   5d29c:	bl	20db8 <fputs@plt+0xfc48>
   5d2a0:	cmp	r5, #0
   5d2a4:	bne	57a44 <fputs@plt+0x468d4>
   5d2a8:	ldr	r3, [r8, #40]	; 0x28
   5d2ac:	mov	r0, r6
   5d2b0:	blx	r3
   5d2b4:	mov	r3, #0
   5d2b8:	strb	r3, [r7, #2]
   5d2bc:	b	5a380 <fputs@plt+0x49210>
   5d2c0:	str	r2, [ip, r0, lsl #2]
   5d2c4:	add	r0, r0, #1
   5d2c8:	add	r2, r2, #40	; 0x28
   5d2cc:	b	5d274 <fputs@plt+0x4c104>
   5d2d0:	ldr	r2, [r4, #4]
   5d2d4:	ldr	r3, [sl, #56]	; 0x38
   5d2d8:	ldr	r6, [r4, #12]
   5d2dc:	ldr	r8, [r3, r2, lsl #2]
   5d2e0:	mov	r3, #40	; 0x28
   5d2e4:	ldr	r2, [sp, #28]
   5d2e8:	ldrb	r1, [r8, #2]
   5d2ec:	mla	r6, r3, r6, r2
   5d2f0:	cmp	r1, #0
   5d2f4:	beq	5d304 <fputs@plt+0x4c194>
   5d2f8:	mov	r0, r6
   5d2fc:	bl	249f0 <fputs@plt+0x13880>
   5d300:	b	56b4c <fputs@plt+0x459dc>
   5d304:	ldr	r3, [r8, #16]
   5d308:	mov	r2, #32
   5d30c:	add	r0, sp, #248	; 0xf8
   5d310:	ldr	r7, [r3]
   5d314:	ldr	r5, [r7], #8
   5d318:	bl	10f48 <memset@plt>
   5d31c:	ldrh	r3, [r6, #8]
   5d320:	ldr	r2, [r4, #8]
   5d324:	str	r6, [sp, #248]	; 0xf8
   5d328:	and	r3, r3, #15872	; 0x3e00
   5d32c:	orr	r3, r3, #1
   5d330:	strh	r3, [r6, #8]
   5d334:	add	r1, sp, #248	; 0xf8
   5d338:	ldr	r3, [r5, #44]	; 0x2c
   5d33c:	ldr	r0, [r8, #16]
   5d340:	blx	r3
   5d344:	mov	r1, r7
   5d348:	mov	r5, r0
   5d34c:	mov	r0, sl
   5d350:	bl	20db8 <fputs@plt+0xfc48>
   5d354:	ldr	r3, [sp, #268]	; 0x10c
   5d358:	ldr	r1, [sp, #36]	; 0x24
   5d35c:	cmp	r3, #0
   5d360:	mov	r0, r6
   5d364:	movne	r5, r3
   5d368:	bl	28af0 <fputs@plt+0x17980>
   5d36c:	mov	r0, r6
   5d370:	bl	16e10 <fputs@plt+0x5ca0>
   5d374:	cmp	r0, #0
   5d378:	bne	573bc <fputs@plt+0x4624c>
   5d37c:	cmp	r5, #0
   5d380:	beq	56b4c <fputs@plt+0x459dc>
   5d384:	b	57a44 <fputs@plt+0x468d4>
   5d388:	ldr	r3, [sl, #56]	; 0x38
   5d38c:	ldr	r2, [r4, #4]
   5d390:	ldr	r7, [r3, r2, lsl #2]
   5d394:	ldrb	r3, [r7, #2]
   5d398:	cmp	r3, #0
   5d39c:	bne	56b4c <fputs@plt+0x459dc>
   5d3a0:	ldr	r0, [r7, #16]
   5d3a4:	ldr	r8, [r0]
   5d3a8:	ldr	r5, [r8], #8
   5d3ac:	ldr	r3, [r5, #36]	; 0x24
   5d3b0:	blx	r3
   5d3b4:	mov	r1, r8
   5d3b8:	mov	r6, r0
   5d3bc:	mov	r0, sl
   5d3c0:	bl	20db8 <fputs@plt+0xfc48>
   5d3c4:	cmp	r6, #0
   5d3c8:	bne	5d980 <fputs@plt+0x4c810>
   5d3cc:	ldr	r3, [r5, #40]	; 0x28
   5d3d0:	ldr	r0, [r7, #16]
   5d3d4:	blx	r3
   5d3d8:	subs	r5, r0, #0
   5d3dc:	movne	r5, r6
   5d3e0:	bne	5ab14 <fputs@plt+0x499a4>
   5d3e4:	b	5ab00 <fputs@plt+0x49990>
   5d3e8:	ldr	r3, [r4, #16]
   5d3ec:	ldr	r6, [r4, #4]
   5d3f0:	ldr	r2, [sp, #28]
   5d3f4:	ldr	r7, [r3, #8]
   5d3f8:	mov	r3, #40	; 0x28
   5d3fc:	mov	r1, #1
   5d400:	mla	r6, r3, r6, r2
   5d404:	mov	r0, r6
   5d408:	bl	28af0 <fputs@plt+0x17980>
   5d40c:	subs	r5, r0, #0
   5d410:	bne	57a44 <fputs@plt+0x468d4>
   5d414:	ldr	r3, [r7]
   5d418:	ldr	r1, [r6, #16]
   5d41c:	mov	r0, r7
   5d420:	ldr	r3, [r3, #76]	; 0x4c
   5d424:	blx	r3
   5d428:	add	r1, r7, #8
   5d42c:	mov	r5, r0
   5d430:	mov	r0, sl
   5d434:	bl	20db8 <fputs@plt+0xfc48>
   5d438:	ldrb	r3, [sl, #87]	; 0x57
   5d43c:	cmp	r5, #0
   5d440:	bic	r3, r3, #1
   5d444:	strb	r3, [sl, #87]	; 0x57
   5d448:	beq	56b4c <fputs@plt+0x459dc>
   5d44c:	b	57a44 <fputs@plt+0x468d4>
   5d450:	ldr	r3, [r4, #16]
   5d454:	ldr	r6, [r3, #8]
   5d458:	cmp	r6, #0
   5d45c:	beq	5d560 <fputs@plt+0x4c3f0>
   5d460:	ldr	r3, [r6]
   5d464:	cmp	r3, #0
   5d468:	beq	5d568 <fputs@plt+0x4c3f8>
   5d46c:	ldr	r7, [r3, #52]	; 0x34
   5d470:	ldr	r1, [r4, #8]
   5d474:	cmp	r7, #0
   5d478:	beq	56b4c <fputs@plt+0x459dc>
   5d47c:	ldr	lr, [r4, #12]
   5d480:	mov	r0, #40	; 0x28
   5d484:	ldrb	r8, [fp, #74]	; 0x4a
   5d488:	mul	lr, r0, lr
   5d48c:	ldr	r2, [sl, #12]
   5d490:	mov	r3, #0
   5d494:	mla	ip, r0, r3, lr
   5d498:	ldr	r5, [sp, #28]
   5d49c:	cmp	r3, r1
   5d4a0:	add	ip, r5, ip
   5d4a4:	blt	5d53c <fputs@plt+0x4c3cc>
   5d4a8:	ldrb	r3, [r4, #3]
   5d4ac:	mov	r0, r6
   5d4b0:	strb	r3, [fp, #74]	; 0x4a
   5d4b4:	add	r3, sp, #248	; 0xf8
   5d4b8:	blx	r7
   5d4bc:	strb	r8, [fp, #74]	; 0x4a
   5d4c0:	add	r1, r6, #8
   5d4c4:	mov	r5, r0
   5d4c8:	mov	r0, sl
   5d4cc:	bl	20db8 <fputs@plt+0xfc48>
   5d4d0:	cmp	r5, #0
   5d4d4:	bne	5d504 <fputs@plt+0x4c394>
   5d4d8:	ldr	r3, [r4, #4]
   5d4dc:	cmp	r3, #0
   5d4e0:	beq	5d504 <fputs@plt+0x4c394>
   5d4e4:	ldr	r3, [sp, #248]	; 0xf8
   5d4e8:	str	r3, [sp, #64]	; 0x40
   5d4ec:	ldr	r3, [sp, #252]	; 0xfc
   5d4f0:	str	r3, [sp, #68]	; 0x44
   5d4f4:	ldr	r3, [sp, #64]	; 0x40
   5d4f8:	str	r3, [fp, #32]
   5d4fc:	ldr	r3, [sp, #68]	; 0x44
   5d500:	str	r3, [fp, #36]	; 0x24
   5d504:	uxtb	r3, r5
   5d508:	cmp	r3, #19
   5d50c:	bne	5d548 <fputs@plt+0x4c3d8>
   5d510:	ldr	r3, [r4, #16]
   5d514:	ldrb	r3, [r3, #16]
   5d518:	cmp	r3, #0
   5d51c:	beq	5d548 <fputs@plt+0x4c3d8>
   5d520:	ldrb	r3, [r4, #3]
   5d524:	cmp	r3, #4
   5d528:	beq	5d570 <fputs@plt+0x4c400>
   5d52c:	cmp	r3, #5
   5d530:	moveq	r3, #2
   5d534:	strb	r3, [sl, #86]	; 0x56
   5d538:	b	57a44 <fputs@plt+0x468d4>
   5d53c:	str	ip, [r2, r3, lsl #2]
   5d540:	add	r3, r3, #1
   5d544:	b	5d494 <fputs@plt+0x4c324>
   5d548:	ldr	r3, [sl, #92]	; 0x5c
   5d54c:	cmp	r5, #0
   5d550:	add	r3, r3, #1
   5d554:	str	r3, [sl, #92]	; 0x5c
   5d558:	beq	56b4c <fputs@plt+0x459dc>
   5d55c:	b	57a44 <fputs@plt+0x468d4>
   5d560:	mov	r5, #6
   5d564:	b	57a44 <fputs@plt+0x468d4>
   5d568:	mov	r5, #6
   5d56c:	b	57a44 <fputs@plt+0x468d4>
   5d570:	mov	r5, #0
   5d574:	b	56b4c <fputs@plt+0x459dc>
   5d578:	ldr	r1, [r4, #8]
   5d57c:	ldr	r0, [sl, #8]
   5d580:	bl	24bb0 <fputs@plt+0x13a40>
   5d584:	ldr	r2, [r4, #4]
   5d588:	ldr	r3, [fp, #16]
   5d58c:	add	r3, r3, r2, lsl #4
   5d590:	ldr	r3, [r3, #4]
   5d594:	ldr	r3, [r3, #4]
   5d598:	ldr	r2, [r3, #44]	; 0x2c
   5d59c:	mov	r3, #0
   5d5a0:	strd	r2, [r0]
   5d5a4:	b	56b4c <fputs@plt+0x459dc>
   5d5a8:	ldr	r1, [r4, #8]
   5d5ac:	ldr	r0, [sl, #8]
   5d5b0:	bl	24bb0 <fputs@plt+0x13a40>
   5d5b4:	ldr	r2, [r4, #4]
   5d5b8:	ldr	r3, [fp, #16]
   5d5bc:	add	r3, r3, r2, lsl #4
   5d5c0:	ldr	r2, [r3, #4]
   5d5c4:	ldr	r3, [r4, #12]
   5d5c8:	cmp	r3, #0
   5d5cc:	beq	5d5e0 <fputs@plt+0x4c470>
   5d5d0:	ldr	r1, [r2, #4]
   5d5d4:	ldr	r1, [r1, #44]	; 0x2c
   5d5d8:	cmp	r3, r1
   5d5dc:	movcc	r3, r1
   5d5e0:	ldr	r1, [r2, #4]
   5d5e4:	ldr	r2, [r2]
   5d5e8:	cmp	r3, #0
   5d5ec:	str	r2, [r1, #4]
   5d5f0:	ldr	r2, [r1]
   5d5f4:	strgt	r3, [r2, #164]	; 0xa4
   5d5f8:	ldr	r2, [r2, #164]	; 0xa4
   5d5fc:	asr	r3, r2, #31
   5d600:	strd	r2, [r0]
   5d604:	b	56b4c <fputs@plt+0x459dc>
   5d608:	ldr	r3, [fp, #180]	; 0xb4
   5d60c:	cmp	r3, #0
   5d610:	beq	56bb4 <fputs@plt+0x45a44>
   5d614:	ldrb	r3, [sl, #87]	; 0x57
   5d618:	tst	r3, #2
   5d61c:	bne	56bb4 <fputs@plt+0x45a44>
   5d620:	ldr	r6, [r4, #16]
   5d624:	cmp	r6, #0
   5d628:	bne	5d638 <fputs@plt+0x4c4c8>
   5d62c:	ldr	r6, [sl, #168]	; 0xa8
   5d630:	cmp	r6, #0
   5d634:	beq	56bb4 <fputs@plt+0x45a44>
   5d638:	ldr	r2, [sl]
   5d63c:	mov	r3, #0
   5d640:	str	r2, [sp, #40]	; 0x28
   5d644:	str	r3, [sp, #140]	; 0x8c
   5d648:	ldr	r1, [r2, #92]	; 0x5c
   5d64c:	strb	r3, [sp, #168]	; 0xa8
   5d650:	strb	r3, [sp, #169]	; 0xa9
   5d654:	str	r3, [sp, #156]	; 0x9c
   5d658:	ldr	r3, [sp, #40]	; 0x28
   5d65c:	add	r2, sp, #248	; 0xf8
   5d660:	str	r2, [sp, #148]	; 0x94
   5d664:	ldr	r3, [r3, #164]	; 0xa4
   5d668:	str	r2, [sp, #152]	; 0x98
   5d66c:	ldr	r2, [sp, #40]	; 0x28
   5d670:	cmp	r3, #1
   5d674:	str	r2, [sp, #144]	; 0x90
   5d678:	mov	r2, #100	; 0x64
   5d67c:	str	r2, [sp, #160]	; 0xa0
   5d680:	str	r1, [sp, #164]	; 0xa4
   5d684:	movgt	r8, #3
   5d688:	ldrgt	r9, [pc, #984]	; 5da68 <fputs@plt+0x4c8f8>
   5d68c:	bgt	5d6f4 <fputs@plt+0x4c584>
   5d690:	ldrsh	r3, [sl, #68]	; 0x44
   5d694:	cmp	r3, #0
   5d698:	movne	r3, #1
   5d69c:	strne	r3, [sp, #56]	; 0x38
   5d6a0:	bne	5d824 <fputs@plt+0x4c6b4>
   5d6a4:	mov	r0, r6
   5d6a8:	bl	18f64 <fputs@plt+0x7df4>
   5d6ac:	mov	r1, r6
   5d6b0:	mov	r2, r0
   5d6b4:	add	r0, sp, #144	; 0x90
   5d6b8:	bl	2aa74 <fputs@plt+0x19904>
   5d6bc:	b	5d700 <fputs@plt+0x4c590>
   5d6c0:	mov	r7, r6
   5d6c4:	ldrb	r3, [r7], #1
   5d6c8:	cmp	r3, #10
   5d6cc:	bne	5d72c <fputs@plt+0x4c5bc>
   5d6d0:	mov	r2, r8
   5d6d4:	mov	r1, r9
   5d6d8:	add	r0, sp, #144	; 0x90
   5d6dc:	bl	2aa74 <fputs@plt+0x19904>
   5d6e0:	sub	r2, r7, r6
   5d6e4:	mov	r1, r6
   5d6e8:	add	r0, sp, #144	; 0x90
   5d6ec:	bl	2aa74 <fputs@plt+0x19904>
   5d6f0:	mov	r6, r7
   5d6f4:	ldrb	r3, [r6]
   5d6f8:	cmp	r3, #0
   5d6fc:	bne	5d6c0 <fputs@plt+0x4c550>
   5d700:	add	r0, sp, #144	; 0x90
   5d704:	bl	20518 <fputs@plt+0xf3a8>
   5d708:	ldr	r3, [fp, #180]	; 0xb4
   5d70c:	mov	r6, r0
   5d710:	mov	r1, r0
   5d714:	ldr	r0, [fp, #184]	; 0xb8
   5d718:	blx	r3
   5d71c:	mov	r1, r6
   5d720:	mov	r0, fp
   5d724:	bl	1e0ec <fputs@plt+0xcf7c>
   5d728:	b	56bb4 <fputs@plt+0x45a44>
   5d72c:	ldrb	r3, [r7]
   5d730:	cmp	r3, #0
   5d734:	bne	5d6c4 <fputs@plt+0x4c554>
   5d738:	b	5d6d0 <fputs@plt+0x4c560>
   5d73c:	add	r1, sp, #176	; 0xb0
   5d740:	mov	r0, r9
   5d744:	bl	18904 <fputs@plt+0x7794>
   5d748:	ldr	r3, [sp, #176]	; 0xb0
   5d74c:	cmp	r3, #135	; 0x87
   5d750:	mov	r7, r0
   5d754:	beq	5d76c <fputs@plt+0x4c5fc>
   5d758:	add	r8, r8, r0
   5d75c:	add	r9, r9, r0
   5d760:	ldrb	r7, [r9]
   5d764:	cmp	r7, #0
   5d768:	bne	5d73c <fputs@plt+0x4c5cc>
   5d76c:	mov	r2, r8
   5d770:	mov	r1, r6
   5d774:	add	r0, sp, #144	; 0x90
   5d778:	bl	2aa74 <fputs@plt+0x19904>
   5d77c:	cmp	r7, #0
   5d780:	add	r9, r6, r8
   5d784:	beq	5d700 <fputs@plt+0x4c590>
   5d788:	ldrb	r3, [r6, r8]
   5d78c:	cmp	r3, #63	; 0x3f
   5d790:	bne	5d7f4 <fputs@plt+0x4c684>
   5d794:	cmp	r7, #1
   5d798:	ldrle	r3, [sp, #56]	; 0x38
   5d79c:	strle	r3, [sp, #140]	; 0x8c
   5d7a0:	ble	5d7b0 <fputs@plt+0x4c640>
   5d7a4:	add	r1, sp, #140	; 0x8c
   5d7a8:	add	r0, r9, #1
   5d7ac:	bl	15744 <fputs@plt+0x45d4>
   5d7b0:	ldr	r3, [sp, #140]	; 0x8c
   5d7b4:	ldr	r1, [sl, #60]	; 0x3c
   5d7b8:	add	r2, r3, #1
   5d7bc:	str	r2, [sp, #56]	; 0x38
   5d7c0:	mov	r2, #40	; 0x28
   5d7c4:	add	r6, r9, r7
   5d7c8:	mul	r3, r2, r3
   5d7cc:	sub	r3, r3, #40	; 0x28
   5d7d0:	add	r8, r1, r3
   5d7d4:	ldrh	r7, [r8, #8]
   5d7d8:	tst	r7, #1
   5d7dc:	beq	5d80c <fputs@plt+0x4c69c>
   5d7e0:	ldr	r1, [pc, #644]	; 5da6c <fputs@plt+0x4c8fc>
   5d7e4:	mov	r2, #4
   5d7e8:	add	r0, sp, #144	; 0x90
   5d7ec:	bl	2aa74 <fputs@plt+0x19904>
   5d7f0:	b	5d824 <fputs@plt+0x4c6b4>
   5d7f4:	mov	r2, r7
   5d7f8:	mov	r1, r9
   5d7fc:	mov	r0, sl
   5d800:	bl	1a5c4 <fputs@plt+0x9454>
   5d804:	str	r0, [sp, #140]	; 0x8c
   5d808:	b	5d7b0 <fputs@plt+0x4c640>
   5d80c:	tst	r7, #4
   5d810:	beq	5d83c <fputs@plt+0x4c6cc>
   5d814:	ldrd	r2, [r3, r1]
   5d818:	add	r0, sp, #144	; 0x90
   5d81c:	ldr	r1, [pc, #588]	; 5da70 <fputs@plt+0x4c900>
   5d820:	bl	39c08 <fputs@plt+0x28a98>
   5d824:	ldrb	r3, [r6]
   5d828:	cmp	r3, #0
   5d82c:	beq	5d700 <fputs@plt+0x4c590>
   5d830:	mov	r9, r6
   5d834:	mov	r8, #0
   5d838:	b	5d760 <fputs@plt+0x4c5f0>
   5d83c:	ands	r9, r7, #8
   5d840:	beq	5d858 <fputs@plt+0x4c6e8>
   5d844:	ldrd	r2, [r8]
   5d848:	ldr	r1, [pc, #548]	; 5da74 <fputs@plt+0x4c904>
   5d84c:	add	r0, sp, #144	; 0x90
   5d850:	bl	39c08 <fputs@plt+0x28a98>
   5d854:	b	5d824 <fputs@plt+0x4c6b4>
   5d858:	tst	r7, #2
   5d85c:	beq	5d8d4 <fputs@plt+0x4c764>
   5d860:	ldr	r3, [sp, #40]	; 0x28
   5d864:	ldrb	r7, [r3, #66]	; 0x42
   5d868:	cmp	r7, #1
   5d86c:	beq	5d8ac <fputs@plt+0x4c73c>
   5d870:	mov	r1, r9
   5d874:	add	r0, sp, #176	; 0xb0
   5d878:	bl	10f48 <memset@plt>
   5d87c:	ldr	r3, [sp, #40]	; 0x28
   5d880:	str	r9, [sp]
   5d884:	str	r3, [sp, #208]	; 0xd0
   5d888:	ldr	r2, [r8, #12]
   5d88c:	ldr	r1, [r8, #16]
   5d890:	mov	r3, r7
   5d894:	add	r0, sp, #176	; 0xb0
   5d898:	bl	27988 <fputs@plt+0x16818>
   5d89c:	mov	r1, #1
   5d8a0:	add	r0, sp, #176	; 0xb0
   5d8a4:	bl	28af0 <fputs@plt+0x17980>
   5d8a8:	add	r8, sp, #176	; 0xb0
   5d8ac:	ldr	r3, [r8, #16]
   5d8b0:	ldr	r2, [r8, #12]
   5d8b4:	ldr	r1, [pc, #444]	; 5da78 <fputs@plt+0x4c908>
   5d8b8:	add	r0, sp, #144	; 0x90
   5d8bc:	bl	39c08 <fputs@plt+0x28a98>
   5d8c0:	cmp	r7, #1
   5d8c4:	beq	5d824 <fputs@plt+0x4c6b4>
   5d8c8:	add	r0, sp, #176	; 0xb0
   5d8cc:	bl	24774 <fputs@plt+0x13604>
   5d8d0:	b	5d824 <fputs@plt+0x4c6b4>
   5d8d4:	ands	r7, r7, #16384	; 0x4000
   5d8d8:	add	r9, sp, #144	; 0x90
   5d8dc:	beq	5d8f4 <fputs@plt+0x4c784>
   5d8e0:	ldr	r2, [r1, r3]
   5d8e4:	mov	r0, r9
   5d8e8:	ldr	r1, [pc, #396]	; 5da7c <fputs@plt+0x4c90c>
   5d8ec:	bl	39c08 <fputs@plt+0x28a98>
   5d8f0:	b	5d824 <fputs@plt+0x4c6b4>
   5d8f4:	mov	r2, #2
   5d8f8:	ldr	r1, [pc, #384]	; 5da80 <fputs@plt+0x4c910>
   5d8fc:	mov	r0, r9
   5d900:	bl	2aa74 <fputs@plt+0x19904>
   5d904:	ldr	r3, [r8, #12]
   5d908:	str	r3, [sp, #72]	; 0x48
   5d90c:	ldr	r3, [sp, #72]	; 0x48
   5d910:	cmp	r3, r7
   5d914:	movle	r2, #1
   5d918:	ldrle	r1, [pc, #356]	; 5da84 <fputs@plt+0x4c914>
   5d91c:	movle	r0, r9
   5d920:	ble	5d7ec <fputs@plt+0x4c67c>
   5d924:	ldr	r3, [r8, #16]
   5d928:	ldr	r1, [pc, #344]	; 5da88 <fputs@plt+0x4c918>
   5d92c:	mov	r0, r9
   5d930:	ldrb	r2, [r3, r7]
   5d934:	bl	39c08 <fputs@plt+0x28a98>
   5d938:	add	r7, r7, #1
   5d93c:	b	5d90c <fputs@plt+0x4c79c>
   5d940:	mov	r5, r6
   5d944:	b	56b4c <fputs@plt+0x459dc>
   5d948:	mov	r5, #516	; 0x204
   5d94c:	b	57a44 <fputs@plt+0x468d4>
   5d950:	mov	r5, #7
   5d954:	b	57a44 <fputs@plt+0x468d4>
   5d958:	mov	r5, r6
   5d95c:	b	57a44 <fputs@plt+0x468d4>
   5d960:	mov	r5, #7
   5d964:	b	57a44 <fputs@plt+0x468d4>
   5d968:	mov	r5, r6
   5d96c:	b	57a44 <fputs@plt+0x468d4>
   5d970:	mov	r5, r0
   5d974:	b	57a44 <fputs@plt+0x468d4>
   5d978:	mov	r5, r9
   5d97c:	b	57a44 <fputs@plt+0x468d4>
   5d980:	mov	r5, r6
   5d984:	b	57a44 <fputs@plt+0x468d4>
   5d988:	ldr	r4, [sp, #32]
   5d98c:	str	r3, [sp, #48]	; 0x30
   5d990:	str	r3, [sp, #88]	; 0x58
   5d994:	b	5711c <fputs@plt+0x45fac>
   5d998:	ldr	r4, [sp, #32]
   5d99c:	str	r3, [sp, #48]	; 0x30
   5d9a0:	str	r3, [sp, #88]	; 0x58
   5d9a4:	ldrb	r5, [fp, #69]	; 0x45
   5d9a8:	cmp	r5, #0
   5d9ac:	movne	r5, #7
   5d9b0:	moveq	r5, #9
   5d9b4:	str	r5, [sl, #80]	; 0x50
   5d9b8:	mov	r0, r5
   5d9bc:	bl	1cf1c <fputs@plt+0xbdac>
   5d9c0:	ldr	r1, [pc, #196]	; 5da8c <fputs@plt+0x4c91c>
   5d9c4:	mov	r2, r0
   5d9c8:	mov	r0, sl
   5d9cc:	bl	38ba0 <fputs@plt+0x27a30>
   5d9d0:	b	57a44 <fputs@plt+0x468d4>
   5d9d4:	mov	r2, r8
   5d9d8:	ldr	r1, [pc, #176]	; 5da90 <fputs@plt+0x4c920>
   5d9dc:	mov	r0, sl
   5d9e0:	bl	38ba0 <fputs@plt+0x27a30>
   5d9e4:	mov	r5, #1
   5d9e8:	b	57a44 <fputs@plt+0x468d4>
   5d9ec:	ldr	r3, [r6, #208]	; 0xd0
   5d9f0:	ldr	r2, [r6, #160]	; 0xa0
   5d9f4:	ldrb	r1, [r6, #10]
   5d9f8:	ldr	r0, [r6, #216]	; 0xd8
   5d9fc:	bl	46e9c <fputs@plt+0x35d2c>
   5da00:	mov	r3, #0
   5da04:	str	r3, [r6, #216]	; 0xd8
   5da08:	mov	r5, r0
   5da0c:	mov	r0, r6
   5da10:	bl	163bc <fputs@plt+0x524c>
   5da14:	cmp	r5, #0
   5da18:	bne	5c7b0 <fputs@plt+0x4b640>
   5da1c:	mov	r1, r7
   5da20:	mov	r0, r6
   5da24:	bl	3d4d8 <fputs@plt+0x2c368>
   5da28:	cmp	r7, #5
   5da2c:	moveq	r1, #2
   5da30:	movne	r1, #1
   5da34:	ldr	r0, [sp, #40]	; 0x28
   5da38:	bl	407f4 <fputs@plt+0x2f684>
   5da3c:	mov	r5, r0
   5da40:	cmp	r5, #0
   5da44:	moveq	r8, r7
   5da48:	b	5c7b0 <fputs@plt+0x4b640>
   5da4c:	cmp	r6, #0
   5da50:	mov	r5, #6
   5da54:	bne	5cef4 <fputs@plt+0x4bd84>
   5da58:	b	57a44 <fputs@plt+0x468d4>
   5da5c:	andeq	lr, r0, r4, lsl r8
   5da60:	strdeq	r9, [r7], -pc	; <UNPREDICTABLE>
   5da64:	andeq	r8, r7, sl, asr #26
   5da68:	andeq	r9, r7, ip, lsl r8
   5da6c:	andeq	sl, r7, r1, lsr pc
   5da70:	andeq	r9, r7, r6, ror #17
   5da74:	andeq	r7, r7, r0, ror #19
   5da78:	andeq	r9, r7, r0, lsr #16
   5da7c:	andeq	r9, r7, r7, lsr #16
   5da80:	andeq	sl, r7, r4, ror #23
   5da84:	andeq	r9, r7, r5, ror r5
   5da88:	andeq	r9, r7, r4, lsr r8
   5da8c:	andeq	r7, r7, r0, asr fp
   5da90:	andeq	r9, r7, r9, asr r8
   5da94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5da98:	sub	sp, sp, #260	; 0x104
   5da9c:	mov	r4, r0
   5daa0:	bl	31008 <fputs@plt+0x1fe98>
   5daa4:	subs	r3, r0, #0
   5daa8:	str	r3, [sp, #20]
   5daac:	beq	5dac0 <fputs@plt+0x4c950>
   5dab0:	ldr	r0, [pc, #2344]	; 5e3e0 <fputs@plt+0x4d270>
   5dab4:	bl	2e454 <fputs@plt+0x1d2e4>
   5dab8:	add	sp, sp, #260	; 0x104
   5dabc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5dac0:	ldr	r3, [r4]
   5dac4:	str	r3, [sp, #24]
   5dac8:	ldrb	r3, [r4, #87]	; 0x57
   5dacc:	bic	r3, r3, #2
   5dad0:	strb	r3, [r4, #87]	; 0x57
   5dad4:	mov	r3, #51	; 0x33
   5dad8:	str	r3, [sp, #32]
   5dadc:	ldr	r3, [r4, #40]	; 0x28
   5dae0:	ldr	r2, [pc, #2300]	; 5e3e4 <fputs@plt+0x4d274>
   5dae4:	cmp	r3, r2
   5dae8:	beq	5daf4 <fputs@plt+0x4c984>
   5daec:	mov	r0, r4
   5daf0:	bl	48730 <fputs@plt+0x375c0>
   5daf4:	ldr	r5, [r4]
   5daf8:	ldrb	r3, [r5, #69]	; 0x45
   5dafc:	cmp	r3, #0
   5db00:	beq	5dc4c <fputs@plt+0x4cadc>
   5db04:	mov	r6, #7
   5db08:	b	5db94 <fputs@plt+0x4ca24>
   5db0c:	ldr	r5, [r4]
   5db10:	mov	r3, #0
   5db14:	add	r2, sp, #44	; 0x2c
   5db18:	str	r2, [sp, #4]
   5db1c:	str	r3, [sp, #8]
   5db20:	str	r4, [sp]
   5db24:	mvn	r2, #0
   5db28:	ldr	r1, [r4, #168]	; 0xa8
   5db2c:	mov	r0, r5
   5db30:	ldr	r7, [r4, #76]	; 0x4c
   5db34:	bl	6cd24 <fputs@plt+0x5bbb4>
   5db38:	subs	r6, r0, #0
   5db3c:	beq	5db9c <fputs@plt+0x4ca2c>
   5db40:	cmp	r6, #7
   5db44:	bne	5db50 <fputs@plt+0x4c9e0>
   5db48:	mov	r0, r5
   5db4c:	bl	1ae98 <fputs@plt+0x9d28>
   5db50:	ldr	r3, [sp, #24]
   5db54:	ldr	r0, [r3, #240]	; 0xf0
   5db58:	bl	2be94 <fputs@plt+0x1ad24>
   5db5c:	ldr	r1, [r4, #44]	; 0x2c
   5db60:	mov	r5, r0
   5db64:	ldr	r0, [sp, #24]
   5db68:	bl	1e0ec <fputs@plt+0xcf7c>
   5db6c:	ldr	r3, [sp, #24]
   5db70:	ldrb	r3, [r3, #69]	; 0x45
   5db74:	cmp	r3, #0
   5db78:	movne	r3, #0
   5db7c:	strne	r3, [r4, #44]	; 0x2c
   5db80:	bne	5db04 <fputs@plt+0x4c994>
   5db84:	mov	r1, r5
   5db88:	ldr	r0, [sp, #24]
   5db8c:	bl	20d6c <fputs@plt+0xfbfc>
   5db90:	str	r0, [r4, #44]	; 0x2c
   5db94:	str	r6, [r4, #80]	; 0x50
   5db98:	b	5e1f4 <fputs@plt+0x4d084>
   5db9c:	ldr	r5, [sp, #44]	; 0x2c
   5dba0:	mov	r2, #208	; 0xd0
   5dba4:	mov	r1, r5
   5dba8:	add	r0, sp, #48	; 0x30
   5dbac:	bl	10fe4 <memcpy@plt>
   5dbb0:	mov	r2, #208	; 0xd0
   5dbb4:	mov	r1, r4
   5dbb8:	mov	r0, r5
   5dbbc:	bl	10fe4 <memcpy@plt>
   5dbc0:	mov	r2, #208	; 0xd0
   5dbc4:	add	r1, sp, #48	; 0x30
   5dbc8:	mov	r0, r4
   5dbcc:	bl	10fe4 <memcpy@plt>
   5dbd0:	ldr	r3, [r5, #52]	; 0x34
   5dbd4:	ldr	r2, [r4, #52]	; 0x34
   5dbd8:	mov	r1, r4
   5dbdc:	str	r2, [r5, #52]	; 0x34
   5dbe0:	ldr	r2, [r4, #48]	; 0x30
   5dbe4:	str	r3, [r4, #52]	; 0x34
   5dbe8:	ldr	r3, [r5, #48]	; 0x30
   5dbec:	str	r2, [r5, #48]	; 0x30
   5dbf0:	ldr	r2, [r4, #168]	; 0xa8
   5dbf4:	str	r3, [r4, #48]	; 0x30
   5dbf8:	ldr	r3, [r5, #168]	; 0xa8
   5dbfc:	str	r2, [r5, #168]	; 0xa8
   5dc00:	str	r3, [r4, #168]	; 0xa8
   5dc04:	ldrb	r2, [r4, #89]	; 0x59
   5dc08:	ldrb	r3, [r5, #89]	; 0x59
   5dc0c:	mov	r0, r5
   5dc10:	bic	r2, r2, #128	; 0x80
   5dc14:	and	r3, r3, #128	; 0x80
   5dc18:	orr	r3, r3, r2
   5dc1c:	strb	r3, [r4, #89]	; 0x59
   5dc20:	bl	2497c <fputs@plt+0x1380c>
   5dc24:	ldr	r0, [sp, #44]	; 0x2c
   5dc28:	str	r6, [r0, #80]	; 0x50
   5dc2c:	bl	4853c <fputs@plt+0x373cc>
   5dc30:	mov	r0, r4
   5dc34:	bl	48730 <fputs@plt+0x375c0>
   5dc38:	cmp	r7, #0
   5dc3c:	ldrbge	r3, [r4, #87]	; 0x57
   5dc40:	orrge	r3, r3, #2
   5dc44:	strbge	r3, [r4, #87]	; 0x57
   5dc48:	b	5dadc <fputs@plt+0x4c96c>
   5dc4c:	ldr	r3, [r4, #76]	; 0x4c
   5dc50:	cmp	r3, #0
   5dc54:	bgt	5dcec <fputs@plt+0x4cb7c>
   5dc58:	ldrb	r2, [r4, #87]	; 0x57
   5dc5c:	tst	r2, #1
   5dc60:	movne	r3, #17
   5dc64:	strne	r3, [r4, #80]	; 0x50
   5dc68:	movne	r6, #1
   5dc6c:	bne	5e1b0 <fputs@plt+0x4d040>
   5dc70:	cmp	r3, #0
   5dc74:	beq	5dcec <fputs@plt+0x4cb7c>
   5dc78:	ldr	r3, [r5, #152]	; 0x98
   5dc7c:	cmp	r3, #0
   5dc80:	streq	r3, [r5, #248]	; 0xf8
   5dc84:	ldr	r3, [r5, #188]	; 0xbc
   5dc88:	cmp	r3, #0
   5dc8c:	beq	5dcb4 <fputs@plt+0x4cb44>
   5dc90:	ldrb	r3, [r5, #149]	; 0x95
   5dc94:	cmp	r3, #0
   5dc98:	bne	5dcb4 <fputs@plt+0x4cb44>
   5dc9c:	ldr	r3, [r4, #168]	; 0xa8
   5dca0:	cmp	r3, #0
   5dca4:	beq	5dcb4 <fputs@plt+0x4cb44>
   5dca8:	add	r1, r4, #128	; 0x80
   5dcac:	ldr	r0, [r5]
   5dcb0:	bl	1aa10 <fputs@plt+0x98a0>
   5dcb4:	ldrb	r2, [r4, #89]	; 0x59
   5dcb8:	ldr	r3, [r5, #152]	; 0x98
   5dcbc:	tst	r2, #32
   5dcc0:	add	r3, r3, #1
   5dcc4:	str	r3, [r5, #152]	; 0x98
   5dcc8:	ldreq	r3, [r5, #160]	; 0xa0
   5dccc:	addeq	r3, r3, #1
   5dcd0:	streq	r3, [r5, #160]	; 0xa0
   5dcd4:	tst	r2, #64	; 0x40
   5dcd8:	ldrne	r3, [r5, #156]	; 0x9c
   5dcdc:	addne	r3, r3, #1
   5dce0:	strne	r3, [r5, #156]	; 0x9c
   5dce4:	mov	r3, #0
   5dce8:	str	r3, [r4, #76]	; 0x4c
   5dcec:	ldrb	r3, [r4, #89]	; 0x59
   5dcf0:	tst	r3, #3
   5dcf4:	beq	5e320 <fputs@plt+0x4d1b0>
   5dcf8:	ldr	sl, [r4, #8]
   5dcfc:	mov	r1, #8
   5dd00:	add	r7, sl, #40	; 0x28
   5dd04:	mov	r0, r7
   5dd08:	ldr	r6, [r4]
   5dd0c:	bl	2479c <fputs@plt+0x1362c>
   5dd10:	ldr	r3, [r4, #80]	; 0x50
   5dd14:	mov	r8, #0
   5dd18:	cmp	r3, #7
   5dd1c:	str	r8, [r4, #20]
   5dd20:	bne	5dd80 <fputs@plt+0x4cc10>
   5dd24:	mov	r0, r6
   5dd28:	bl	1ae98 <fputs@plt+0x9d28>
   5dd2c:	mov	r6, #1
   5dd30:	ldrd	r2, [r4, #128]	; 0x80
   5dd34:	cmp	r2, #1
   5dd38:	sbcs	r3, r3, #0
   5dd3c:	blt	5dd4c <fputs@plt+0x4cbdc>
   5dd40:	mov	r1, r4
   5dd44:	mov	r0, r5
   5dd48:	bl	1aa80 <fputs@plt+0x9910>
   5dd4c:	cmp	r6, #101	; 0x65
   5dd50:	moveq	r7, #0
   5dd54:	ldreq	r6, [sp, #20]
   5dd58:	moveq	r0, r6
   5dd5c:	bne	5e198 <fputs@plt+0x4d028>
   5dd60:	ldr	r3, [r5, #20]
   5dd64:	cmp	r6, r3
   5dd68:	blt	5e350 <fputs@plt+0x4d1e0>
   5dd6c:	cmp	r0, #0
   5dd70:	str	r0, [r4, #80]	; 0x50
   5dd74:	moveq	r6, #101	; 0x65
   5dd78:	movne	r6, #1
   5dd7c:	b	5e198 <fputs@plt+0x4d028>
   5dd80:	ldrb	r3, [r4, #89]	; 0x59
   5dd84:	ldr	r2, [r4, #32]
   5dd88:	and	r3, r3, #3
   5dd8c:	cmp	r3, #1
   5dd90:	str	r3, [sp, #28]
   5dd94:	ldrne	fp, [sp, #20]
   5dd98:	movne	r0, r2
   5dd9c:	movne	r9, r8
   5dda0:	bne	5dddc <fputs@plt+0x4cc6c>
   5dda4:	ldr	r3, [r4, #8]
   5dda8:	add	r8, r3, #360	; 0x168
   5ddac:	ldrh	r9, [r8, #8]
   5ddb0:	ands	r9, r9, #16
   5ddb4:	moveq	r0, r2
   5ddb8:	ldreq	fp, [sp, #20]
   5ddbc:	beq	5dddc <fputs@plt+0x4cc6c>
   5ddc0:	ldr	fp, [r3, #372]	; 0x174
   5ddc4:	ldr	r9, [r3, #376]	; 0x178
   5ddc8:	ldr	r3, [sp, #20]
   5ddcc:	lsr	fp, fp, #2
   5ddd0:	mov	r0, r2
   5ddd4:	cmp	fp, r3
   5ddd8:	bgt	5de3c <fputs@plt+0x4cccc>
   5dddc:	ldr	r3, [r4, #76]	; 0x4c
   5dde0:	mov	r1, #20
   5dde4:	mul	r1, r1, r3
   5dde8:	cmp	r3, r0
   5ddec:	add	ip, r3, #1
   5ddf0:	bge	5e3cc <fputs@plt+0x4d25c>
   5ddf4:	ldr	lr, [sp, #28]
   5ddf8:	cmp	lr, #2
   5ddfc:	bne	5de14 <fputs@plt+0x4cca4>
   5de00:	ldr	lr, [r4, #4]
   5de04:	ldrb	lr, [lr, r1]
   5de08:	add	r1, r1, #20
   5de0c:	cmp	lr, #161	; 0xa1
   5de10:	bne	5de50 <fputs@plt+0x4cce0>
   5de14:	str	ip, [r4, #76]	; 0x4c
   5de18:	ldr	r1, [r6, #248]	; 0xf8
   5de1c:	cmp	r1, #0
   5de20:	beq	5de58 <fputs@plt+0x4cce8>
   5de24:	mov	r3, #9
   5de28:	str	r3, [r4, #80]	; 0x50
   5de2c:	ldr	r1, [pc, #1460]	; 5e3e8 <fputs@plt+0x4d278>
   5de30:	mov	r0, r4
   5de34:	bl	38ba0 <fputs@plt+0x27a30>
   5de38:	b	5dd2c <fputs@plt+0x4cbbc>
   5de3c:	ldr	r1, [r9, r3, lsl #2]
   5de40:	add	r3, r3, #1
   5de44:	ldr	r1, [r1, #4]
   5de48:	add	r0, r0, r1
   5de4c:	b	5ddd4 <fputs@plt+0x4cc64>
   5de50:	mov	r3, ip
   5de54:	b	5dde8 <fputs@plt+0x4cc78>
   5de58:	cmp	r2, r3
   5de5c:	suble	r3, r3, r2
   5de60:	ldrgt	r2, [r4, #4]
   5de64:	suble	r0, r9, #4
   5de68:	ble	5dfac <fputs@plt+0x4ce3c>
   5de6c:	mov	r6, #20
   5de70:	mla	r6, r6, r3, r2
   5de74:	ldr	r2, [sp, #28]
   5de78:	cmp	r2, #1
   5de7c:	bne	5ded4 <fputs@plt+0x4cd64>
   5de80:	mov	r2, #4
   5de84:	strh	r2, [sl, #48]	; 0x30
   5de88:	mov	r2, r3
   5de8c:	asr	r3, r3, #31
   5de90:	add	r7, sl, #120	; 0x78
   5de94:	strd	r2, [sl, #40]	; 0x28
   5de98:	ldr	r3, [pc, #1356]	; 5e3ec <fputs@plt+0x4d27c>
   5de9c:	strh	r3, [sl, #88]	; 0x58
   5dea0:	ldrb	r2, [r6]
   5dea4:	ldr	r3, [pc, #1348]	; 5e3f0 <fputs@plt+0x4d280>
   5dea8:	add	r3, r3, r2, lsl #2
   5deac:	ldr	r0, [r3, #4048]	; 0xfd0
   5deb0:	str	r0, [sl, #96]	; 0x60
   5deb4:	bl	18f64 <fputs@plt+0x7df4>
   5deb8:	ldrb	r3, [sp, #28]
   5debc:	strb	r3, [sl, #90]	; 0x5a
   5dec0:	str	r0, [sl, #92]	; 0x5c
   5dec4:	ldrsb	r3, [r6, #1]
   5dec8:	cmn	r3, #18
   5decc:	ldreq	sl, [sp, #20]
   5ded0:	beq	5dfd8 <fputs@plt+0x4ce68>
   5ded4:	ldr	r0, [r6, #4]
   5ded8:	mov	r3, #4
   5dedc:	strh	r3, [r7, #8]
   5dee0:	asr	r1, r0, #31
   5dee4:	strh	r3, [r7, #48]	; 0x30
   5dee8:	strd	r0, [r7]
   5deec:	ldr	r0, [r6, #8]
   5def0:	strh	r3, [r7, #88]	; 0x58
   5def4:	asr	r1, r0, #31
   5def8:	strd	r0, [r7, #40]	; 0x28
   5defc:	ldr	r2, [r6, #12]
   5df00:	mov	r1, #100	; 0x64
   5df04:	asr	r3, r2, #31
   5df08:	strd	r2, [r7, #80]	; 0x50
   5df0c:	add	r3, r7, #120	; 0x78
   5df10:	mov	r0, r3
   5df14:	str	r3, [sp, #28]
   5df18:	bl	27614 <fputs@plt+0x164a4>
   5df1c:	subs	r9, r0, #0
   5df20:	bne	5dd2c <fputs@plt+0x4cbbc>
   5df24:	ldr	r3, [pc, #1224]	; 5e3f4 <fputs@plt+0x4d284>
   5df28:	ldr	r8, [r7, #136]	; 0x88
   5df2c:	strh	r3, [r7, #128]	; 0x80
   5df30:	ldr	r3, [r7, #144]	; 0x90
   5df34:	str	r8, [sp, #52]	; 0x34
   5df38:	str	r8, [sp, #56]	; 0x38
   5df3c:	str	r9, [sp, #48]	; 0x30
   5df40:	str	r9, [sp, #60]	; 0x3c
   5df44:	str	r3, [sp, #64]	; 0x40
   5df48:	str	r9, [sp, #68]	; 0x44
   5df4c:	strb	r9, [sp, #72]	; 0x48
   5df50:	strb	r9, [sp, #73]	; 0x49
   5df54:	ldrsb	r3, [r6, #1]
   5df58:	add	r3, r3, #19
   5df5c:	cmp	r3, #15
   5df60:	ldrls	pc, [pc, r3, lsl #2]
   5df64:	b	5e2f4 <fputs@plt+0x4d184>
   5df68:	andeq	lr, r5, r8, ror #5
   5df6c:	ldrdeq	lr, [r5], -r8
   5df70:	strdeq	lr, [r5], -r4
   5df74:	strdeq	lr, [r5], -r4
   5df78:	muleq	r5, r0, r2
   5df7c:	andeq	lr, r5, ip, lsl r2
   5df80:	andeq	lr, r5, r4, lsl #4
   5df84:	andeq	lr, r5, r8, lsr #4
   5df88:	strdeq	lr, [r5], -r4
   5df8c:	andeq	lr, r5, r0, lsl #5
   5df90:	strdeq	lr, [r5], -r4
   5df94:	andeq	lr, r5, r0, asr #4
   5df98:	strdeq	lr, [r5], -r4
   5df9c:	andeq	lr, r5, r4, lsr #32
   5dfa0:	ldrdeq	lr, [r5], -r4
   5dfa4:	strheq	lr, [r5], -ip
   5dfa8:	sub	r3, r3, r1
   5dfac:	ldr	r2, [r0, #4]!
   5dfb0:	ldr	r1, [r2, #4]
   5dfb4:	cmp	r3, r1
   5dfb8:	bge	5dfa8 <fputs@plt+0x4ce38>
   5dfbc:	ldr	r2, [r2]
   5dfc0:	b	5de6c <fputs@plt+0x4ccfc>
   5dfc4:	ldr	r2, [r9, sl, lsl #2]
   5dfc8:	ldr	r3, [r6, #16]
   5dfcc:	cmp	r2, r3
   5dfd0:	beq	5ded4 <fputs@plt+0x4cd64>
   5dfd4:	add	sl, sl, #1
   5dfd8:	cmp	sl, fp
   5dfdc:	bne	5dfc4 <fputs@plt+0x4ce54>
   5dfe0:	add	r9, sl, #1
   5dfe4:	adds	r2, sl, #0
   5dfe8:	lsl	r9, r9, #2
   5dfec:	movne	r2, #1
   5dff0:	mov	r1, r9
   5dff4:	mov	r0, r8
   5dff8:	bl	274f4 <fputs@plt+0x16384>
   5dffc:	cmp	r0, #0
   5e000:	bne	5ded4 <fputs@plt+0x4cd64>
   5e004:	ldr	r3, [r8, #16]
   5e008:	ldr	r2, [r6, #16]
   5e00c:	str	r2, [r3, sl, lsl #2]
   5e010:	ldrh	r3, [r8, #8]
   5e014:	str	r9, [r8, #12]
   5e018:	orr	r3, r3, #16
   5e01c:	strh	r3, [r8, #8]
   5e020:	b	5ded4 <fputs@plt+0x4cd64>
   5e024:	ldr	sl, [r6, #16]
   5e028:	ldr	r1, [pc, #968]	; 5e3f8 <fputs@plt+0x4d288>
   5e02c:	add	r0, sp, #48	; 0x30
   5e030:	ldrh	r2, [sl, #6]
   5e034:	bl	39c08 <fputs@plt+0x28a98>
   5e038:	add	fp, sl, #20
   5e03c:	ldrh	r3, [sl, #6]
   5e040:	cmp	r9, r3
   5e044:	blt	5e05c <fputs@plt+0x4ceec>
   5e048:	ldr	r1, [pc, #940]	; 5e3fc <fputs@plt+0x4d28c>
   5e04c:	mov	r2, #1
   5e050:	add	r0, sp, #48	; 0x30
   5e054:	bl	2aa74 <fputs@plt+0x19904>
   5e058:	b	5e0ec <fputs@plt+0x4cf7c>
   5e05c:	ldr	r3, [fp], #4
   5e060:	ldr	r1, [pc, #920]	; 5e400 <fputs@plt+0x4d290>
   5e064:	cmp	r3, #0
   5e068:	ldrne	r3, [r3]
   5e06c:	ldreq	r3, [pc, #912]	; 5e404 <fputs@plt+0x4d294>
   5e070:	mov	r0, r3
   5e074:	str	r3, [sp, #36]	; 0x24
   5e078:	bl	1114c <strcmp@plt>
   5e07c:	ldr	r2, [sl, #16]
   5e080:	ldr	r1, [pc, #896]	; 5e408 <fputs@plt+0x4d298>
   5e084:	ldr	r3, [sp, #36]	; 0x24
   5e088:	ldrb	r2, [r2, r9]
   5e08c:	add	r9, r9, #1
   5e090:	cmp	r0, #0
   5e094:	ldr	r0, [pc, #872]	; 5e404 <fputs@plt+0x4d294>
   5e098:	moveq	r3, r1
   5e09c:	ldr	r1, [pc, #872]	; 5e40c <fputs@plt+0x4d29c>
   5e0a0:	cmp	r2, #0
   5e0a4:	moveq	r1, r0
   5e0a8:	mov	r2, r1
   5e0ac:	add	r0, sp, #48	; 0x30
   5e0b0:	ldr	r1, [pc, #856]	; 5e410 <fputs@plt+0x4d2a0>
   5e0b4:	bl	39c08 <fputs@plt+0x28a98>
   5e0b8:	b	5e03c <fputs@plt+0x4cecc>
   5e0bc:	ldr	r3, [r6, #16]
   5e0c0:	ldr	r1, [pc, #844]	; 5e414 <fputs@plt+0x4d2a4>
   5e0c4:	ldr	r2, [r3]
   5e0c8:	add	r0, sp, #48	; 0x30
   5e0cc:	bl	39c08 <fputs@plt+0x28a98>
   5e0d0:	b	5e0ec <fputs@plt+0x4cf7c>
   5e0d4:	ldr	r2, [r6, #16]
   5e0d8:	ldr	r1, [pc, #824]	; 5e418 <fputs@plt+0x4d2a8>
   5e0dc:	add	r0, sp, #48	; 0x30
   5e0e0:	ldrsb	r3, [r2]
   5e0e4:	ldr	r2, [r2, #20]
   5e0e8:	bl	39c08 <fputs@plt+0x28a98>
   5e0ec:	add	r0, sp, #48	; 0x30
   5e0f0:	bl	20518 <fputs@plt+0xf3a8>
   5e0f4:	ldr	r3, [r7, #136]	; 0x88
   5e0f8:	cmp	r3, r8
   5e0fc:	beq	5e308 <fputs@plt+0x4d198>
   5e100:	mov	r3, #0
   5e104:	str	r3, [sp]
   5e108:	mvn	r2, #0
   5e10c:	mov	r3, #1
   5e110:	mov	r1, r8
   5e114:	ldr	r0, [sp, #28]
   5e118:	bl	27988 <fputs@plt+0x16818>
   5e11c:	ldrb	r8, [r4, #89]	; 0x59
   5e120:	and	r8, r8, #3
   5e124:	cmp	r8, #1
   5e128:	bne	5e16c <fputs@plt+0x4cffc>
   5e12c:	mov	r1, #4
   5e130:	add	r0, r7, #160	; 0xa0
   5e134:	bl	27614 <fputs@plt+0x164a4>
   5e138:	cmp	r0, #0
   5e13c:	bne	5dd2c <fputs@plt+0x4cbbc>
   5e140:	ldr	r3, [pc, #684]	; 5e3f4 <fputs@plt+0x4d284>
   5e144:	ldr	r2, [pc, #720]	; 5e41c <fputs@plt+0x4d2ac>
   5e148:	strh	r3, [r7, #168]	; 0xa8
   5e14c:	mov	r3, #2
   5e150:	str	r3, [r7, #172]	; 0xac
   5e154:	ldr	r1, [r7, #176]	; 0xb0
   5e158:	ldrb	r3, [r6, #3]
   5e15c:	mov	r0, #3
   5e160:	bl	2bc00 <fputs@plt+0x1aa90>
   5e164:	strb	r8, [r7, #170]	; 0xaa
   5e168:	strh	r8, [r7, #208]	; 0xd0
   5e16c:	ldrb	r3, [r4, #89]	; 0x59
   5e170:	mov	r6, #100	; 0x64
   5e174:	and	r3, r3, #3
   5e178:	rsb	r3, r3, #3
   5e17c:	lsl	r3, r3, #2
   5e180:	strh	r3, [r4, #84]	; 0x54
   5e184:	ldr	r3, [r4, #8]
   5e188:	add	r3, r3, #40	; 0x28
   5e18c:	str	r3, [r4, #20]
   5e190:	mov	r3, #0
   5e194:	str	r3, [r4, #80]	; 0x50
   5e198:	str	r6, [r5, #52]	; 0x34
   5e19c:	ldr	r1, [r4, #80]	; 0x50
   5e1a0:	ldr	r0, [r4]
   5e1a4:	bl	24a78 <fputs@plt+0x13908>
   5e1a8:	cmp	r0, #7
   5e1ac:	streq	r0, [r4, #80]	; 0x50
   5e1b0:	ldrsb	r3, [r4, #89]	; 0x59
   5e1b4:	cmp	r3, #0
   5e1b8:	bge	5e1d4 <fputs@plt+0x4d064>
   5e1bc:	sub	r3, r6, #100	; 0x64
   5e1c0:	cmp	r3, #1
   5e1c4:	bls	5e1d4 <fputs@plt+0x4d064>
   5e1c8:	mov	r0, r4
   5e1cc:	bl	28530 <fputs@plt+0x173c0>
   5e1d0:	mov	r6, r0
   5e1d4:	ldr	r0, [r5, #56]	; 0x38
   5e1d8:	and	r6, r6, r0
   5e1dc:	cmp	r6, #17
   5e1e0:	bne	5e1f4 <fputs@plt+0x4d084>
   5e1e4:	ldr	r3, [sp, #32]
   5e1e8:	subs	r3, r3, #1
   5e1ec:	str	r3, [sp, #32]
   5e1f0:	bne	5db0c <fputs@plt+0x4c99c>
   5e1f4:	mov	r1, r6
   5e1f8:	ldr	r0, [sp, #24]
   5e1fc:	bl	24a78 <fputs@plt+0x13908>
   5e200:	b	5dab8 <fputs@plt+0x4c948>
   5e204:	ldr	r3, [r6, #16]
   5e208:	ldrd	r2, [r3]
   5e20c:	ldr	r1, [pc, #524]	; 5e420 <fputs@plt+0x4d2b0>
   5e210:	add	r0, sp, #48	; 0x30
   5e214:	bl	39c08 <fputs@plt+0x28a98>
   5e218:	b	5e0ec <fputs@plt+0x4cf7c>
   5e21c:	ldr	r2, [r6, #16]
   5e220:	ldr	r1, [pc, #508]	; 5e424 <fputs@plt+0x4d2b4>
   5e224:	b	5e0c8 <fputs@plt+0x4cf58>
   5e228:	ldr	r3, [r6, #16]
   5e22c:	ldrd	r2, [r3]
   5e230:	ldr	r1, [pc, #496]	; 5e428 <fputs@plt+0x4d2b8>
   5e234:	add	r0, sp, #48	; 0x30
   5e238:	bl	39c08 <fputs@plt+0x28a98>
   5e23c:	b	5e0ec <fputs@plt+0x4cf7c>
   5e240:	ldr	r2, [r6, #16]
   5e244:	ldrh	r3, [r2, #8]
   5e248:	tst	r3, #2
   5e24c:	ldrne	r8, [r2, #16]
   5e250:	bne	5e0ec <fputs@plt+0x4cf7c>
   5e254:	tst	r3, #4
   5e258:	ldrdne	r2, [r2]
   5e25c:	bne	5e20c <fputs@plt+0x4d09c>
   5e260:	tst	r3, #8
   5e264:	ldrdne	r2, [r2]
   5e268:	bne	5e230 <fputs@plt+0x4d0c0>
   5e26c:	tst	r3, #1
   5e270:	ldr	r3, [pc, #436]	; 5e42c <fputs@plt+0x4d2bc>
   5e274:	ldr	r8, [pc, #436]	; 5e430 <fputs@plt+0x4d2c0>
   5e278:	moveq	r8, r3
   5e27c:	b	5e0ec <fputs@plt+0x4cf7c>
   5e280:	ldr	r3, [r6, #16]
   5e284:	ldr	r1, [pc, #424]	; 5e434 <fputs@plt+0x4d2c4>
   5e288:	ldr	r2, [r3, #8]
   5e28c:	b	5e0c8 <fputs@plt+0x4cf58>
   5e290:	ldr	sl, [r6, #16]
   5e294:	ldr	r3, [pc, #412]	; 5e438 <fputs@plt+0x4d2c8>
   5e298:	mov	r9, #1
   5e29c:	ldr	fp, [sl]
   5e2a0:	cmp	fp, r9
   5e2a4:	movle	r3, #91	; 0x5b
   5e2a8:	strble	r3, [r8]
   5e2ac:	movle	r2, #1
   5e2b0:	ldrle	r1, [pc, #388]	; 5e43c <fputs@plt+0x4d2cc>
   5e2b4:	ble	5e050 <fputs@plt+0x4cee0>
   5e2b8:	ldr	r2, [sl, r9, lsl #2]
   5e2bc:	mov	r1, r3
   5e2c0:	add	r0, sp, #48	; 0x30
   5e2c4:	str	r3, [sp, #36]	; 0x24
   5e2c8:	add	r9, r9, #1
   5e2cc:	bl	39c08 <fputs@plt+0x28a98>
   5e2d0:	ldr	r3, [sp, #36]	; 0x24
   5e2d4:	b	5e2a0 <fputs@plt+0x4d130>
   5e2d8:	ldr	r1, [pc, #352]	; 5e440 <fputs@plt+0x4d2d0>
   5e2dc:	add	r0, sp, #48	; 0x30
   5e2e0:	bl	39c08 <fputs@plt+0x28a98>
   5e2e4:	b	5e0ec <fputs@plt+0x4cf7c>
   5e2e8:	mov	r3, #0
   5e2ec:	strb	r3, [r8]
   5e2f0:	b	5e0ec <fputs@plt+0x4cf7c>
   5e2f4:	ldr	r3, [r6, #16]
   5e2f8:	cmp	r3, #0
   5e2fc:	movne	r8, r3
   5e300:	bne	5e0ec <fputs@plt+0x4cf7c>
   5e304:	b	5e2ec <fputs@plt+0x4d17c>
   5e308:	mov	r0, r8
   5e30c:	bl	18f64 <fputs@plt+0x7df4>
   5e310:	mov	r3, #1
   5e314:	strb	r3, [r7, #130]	; 0x82
   5e318:	str	r0, [r7, #132]	; 0x84
   5e31c:	b	5e11c <fputs@plt+0x4cfac>
   5e320:	ldr	r3, [r5, #164]	; 0xa4
   5e324:	mov	r0, r4
   5e328:	add	r3, r3, #1
   5e32c:	str	r3, [r5, #164]	; 0xa4
   5e330:	bl	567a0 <fputs@plt+0x45630>
   5e334:	ldr	r3, [r5, #164]	; 0xa4
   5e338:	sub	r3, r3, #1
   5e33c:	str	r3, [r5, #164]	; 0xa4
   5e340:	cmp	r0, #100	; 0x64
   5e344:	mov	r6, r0
   5e348:	bne	5dd30 <fputs@plt+0x4cbc0>
   5e34c:	b	5e198 <fputs@plt+0x4d028>
   5e350:	ldr	ip, [r5, #16]
   5e354:	lsl	r1, r6, #4
   5e358:	add	r3, ip, r1
   5e35c:	ldr	r3, [r3, #4]
   5e360:	cmp	r3, #0
   5e364:	beq	5e3c4 <fputs@plt+0x4d254>
   5e368:	ldr	r2, [r3, #4]
   5e36c:	ldr	r3, [r3]
   5e370:	ldr	r8, [r5, #220]	; 0xdc
   5e374:	str	r3, [r2, #4]
   5e378:	ldr	r3, [r2]
   5e37c:	ldr	r2, [r3, #216]	; 0xd8
   5e380:	cmp	r2, #0
   5e384:	moveq	r3, r7
   5e388:	ldrne	r3, [r2, #12]
   5e38c:	strne	r7, [r2, #12]
   5e390:	cmp	r8, #0
   5e394:	beq	5e3c4 <fputs@plt+0x4d254>
   5e398:	cmp	r3, #0
   5e39c:	movle	r2, #0
   5e3a0:	movgt	r2, #1
   5e3a4:	cmp	r0, #0
   5e3a8:	movne	r2, #0
   5e3ac:	cmp	r2, #0
   5e3b0:	beq	5e3c4 <fputs@plt+0x4d254>
   5e3b4:	ldr	r2, [ip, r1]
   5e3b8:	ldr	r0, [r5, #224]	; 0xe0
   5e3bc:	mov	r1, r5
   5e3c0:	blx	r8
   5e3c4:	add	r6, r6, #1
   5e3c8:	b	5dd60 <fputs@plt+0x4cbf0>
   5e3cc:	mov	r3, #0
   5e3d0:	str	ip, [r4, #76]	; 0x4c
   5e3d4:	str	r3, [r4, #80]	; 0x50
   5e3d8:	mov	r6, #101	; 0x65
   5e3dc:	b	5dd30 <fputs@plt+0x4cbc0>
   5e3e0:	andeq	r1, r1, lr, asr #27
   5e3e4:	ldcllt	13, cr0, [r2, #652]!	; 0x28c
   5e3e8:	andeq	r9, r7, r6, ror r8
   5e3ec:	andeq	r0, r0, r2, lsl #20
   5e3f0:	strheq	r4, [r7], -r0
   5e3f4:	andeq	r0, r0, r2, lsl #4
   5e3f8:	andeq	r9, r7, r2, lsl #17
   5e3fc:	andeq	sl, r7, r4, asr ip
   5e400:	andeq	r9, r7, r0, lsr r0
   5e404:	ldrdeq	r1, [r7], -ip
   5e408:	andeq	r8, r7, pc, lsr #3
   5e40c:	andeq	r8, r7, r7, asr r7
   5e410:	andeq	r9, r7, r7, lsl #17
   5e414:	andeq	r9, r7, sp, lsl #17
   5e418:	muleq	r7, r5, r8
   5e41c:	andeq	r9, r7, r8, lsr #17
   5e420:	andeq	r9, r7, r6, ror #17
   5e424:	andeq	r8, r7, r3, asr #31
   5e428:	andeq	r7, r7, r0, lsr #21
   5e42c:	andeq	r9, r7, pc, ror #16
   5e430:	andeq	sl, r7, r1, lsr pc
   5e434:	muleq	r7, ip, r8
   5e438:	andeq	r9, r7, r4, lsr #17
   5e43c:	andeq	r7, r7, r0, ror #26
   5e440:	andeq	r9, r7, r1, lsr #32
   5e444:	push	{r4, r5, r6, r8, r9, lr}
   5e448:	mov	r9, r3
   5e44c:	ldr	r6, [r0, #20]
   5e450:	mov	r8, r2
   5e454:	mov	r4, r0
   5e458:	ldr	r3, [r6, #60]	; 0x3c
   5e45c:	mov	r0, r6
   5e460:	strd	r8, [r3]
   5e464:	bl	5da94 <fputs@plt+0x4c924>
   5e468:	cmp	r0, #100	; 0x64
   5e46c:	movne	r5, r0
   5e470:	movne	r6, #0
   5e474:	bne	5e4d4 <fputs@plt+0x4d364>
   5e478:	ldr	r3, [r6, #56]	; 0x38
   5e47c:	ldr	r1, [r3]
   5e480:	ldr	r3, [r4, #12]
   5e484:	add	r2, r3, #20
   5e488:	ldr	ip, [r1, r2, lsl #2]
   5e48c:	cmp	ip, #11
   5e490:	bhi	5e514 <fputs@plt+0x4d3a4>
   5e494:	cmp	ip, #0
   5e498:	ldr	r0, [r4, #24]
   5e49c:	ldreq	r2, [pc, #236]	; 5e590 <fputs@plt+0x4d420>
   5e4a0:	beq	5e4b4 <fputs@plt+0x4d344>
   5e4a4:	ldr	r3, [pc, #232]	; 5e594 <fputs@plt+0x4d424>
   5e4a8:	cmp	ip, #7
   5e4ac:	ldr	r2, [pc, #228]	; 5e598 <fputs@plt+0x4d428>
   5e4b0:	movne	r2, r3
   5e4b4:	ldr	r1, [pc, #224]	; 5e59c <fputs@plt+0x4d42c>
   5e4b8:	bl	38c54 <fputs@plt+0x27ae4>
   5e4bc:	mov	r5, #1
   5e4c0:	mov	r6, r0
   5e4c4:	ldr	r0, [r4, #20]
   5e4c8:	bl	48584 <fputs@plt+0x37414>
   5e4cc:	mov	r3, #0
   5e4d0:	str	r3, [r4, #20]
   5e4d4:	ldr	r0, [r4, #20]
   5e4d8:	cmp	r0, #0
   5e4dc:	beq	5e55c <fputs@plt+0x4d3ec>
   5e4e0:	bl	48584 <fputs@plt+0x37414>
   5e4e4:	mov	r3, #0
   5e4e8:	str	r3, [r4, #20]
   5e4ec:	subs	r5, r0, #0
   5e4f0:	bne	5e56c <fputs@plt+0x4d3fc>
   5e4f4:	mov	r2, r8
   5e4f8:	mov	r3, r9
   5e4fc:	ldr	r1, [pc, #156]	; 5e5a0 <fputs@plt+0x4d430>
   5e500:	ldr	r0, [r4, #24]
   5e504:	bl	38c54 <fputs@plt+0x27ae4>
   5e508:	mov	r5, #1
   5e50c:	mov	r6, r0
   5e510:	b	5e55c <fputs@plt+0x4d3ec>
   5e514:	ldrsh	r2, [r1, #12]
   5e518:	mov	r0, ip
   5e51c:	mov	r6, #0
   5e520:	add	r3, r3, r2
   5e524:	add	r3, r3, #20
   5e528:	mov	r5, r6
   5e52c:	ldr	r3, [r1, r3, lsl #2]
   5e530:	str	r3, [r4, #8]
   5e534:	bl	16f44 <fputs@plt+0x5dd4>
   5e538:	str	r0, [r4, #4]
   5e53c:	ldr	r3, [r1, #16]
   5e540:	str	r3, [r4, #16]
   5e544:	ldrb	r2, [r3, #64]	; 0x40
   5e548:	orr	r2, r2, #16
   5e54c:	strb	r2, [r3, #64]	; 0x40
   5e550:	ldr	r3, [r3]
   5e554:	mov	r2, #1
   5e558:	strb	r2, [r3, #11]
   5e55c:	ldr	r3, [sp, #24]
   5e560:	mov	r0, r5
   5e564:	str	r6, [r3]
   5e568:	pop	{r4, r5, r6, r8, r9, pc}
   5e56c:	ldr	r4, [r4, #24]
   5e570:	mov	r0, r4
   5e574:	bl	49554 <fputs@plt+0x383e4>
   5e578:	ldr	r1, [pc, #36]	; 5e5a4 <fputs@plt+0x4d434>
   5e57c:	mov	r2, r0
   5e580:	mov	r0, r4
   5e584:	bl	38c54 <fputs@plt+0x27ae4>
   5e588:	mov	r6, r0
   5e58c:	b	5e55c <fputs@plt+0x4d3ec>
   5e590:	andeq	r7, r7, pc, lsr #22
   5e594:	andeq	r9, r7, sp, lsr #17
   5e598:			; <UNDEFINED> instruction: 0x000798b5
   5e59c:			; <UNDEFINED> instruction: 0x000798ba
   5e5a0:	ldrdeq	r9, [r7], -r7
   5e5a4:	andeq	r7, r7, r0, asr fp
   5e5a8:	subs	r1, r0, #0
   5e5ac:	push	{r4, r5, lr}
   5e5b0:	sub	sp, sp, #20
   5e5b4:	bne	5e5c8 <fputs@plt+0x4d458>
   5e5b8:	ldr	r0, [pc, #104]	; 5e628 <fputs@plt+0x4d4b8>
   5e5bc:	bl	2e454 <fputs@plt+0x1d2e4>
   5e5c0:	add	sp, sp, #20
   5e5c4:	pop	{r4, r5, pc}
   5e5c8:	ldr	r4, [r1, #24]
   5e5cc:	ldr	r1, [r1, #20]
   5e5d0:	cmp	r1, #0
   5e5d4:	moveq	r5, #4
   5e5d8:	beq	5e618 <fputs@plt+0x4d4a8>
   5e5dc:	add	r1, sp, #12
   5e5e0:	str	r1, [sp]
   5e5e4:	bl	5e444 <fputs@plt+0x4d2d4>
   5e5e8:	subs	r5, r0, #0
   5e5ec:	beq	5e618 <fputs@plt+0x4d4a8>
   5e5f0:	ldr	r3, [sp, #12]
   5e5f4:	ldr	r2, [pc, #48]	; 5e62c <fputs@plt+0x4d4bc>
   5e5f8:	cmp	r3, #0
   5e5fc:	mov	r1, r5
   5e600:	mov	r0, r4
   5e604:	moveq	r2, #0
   5e608:	bl	3159c <fputs@plt+0x2042c>
   5e60c:	ldr	r1, [sp, #12]
   5e610:	mov	r0, r4
   5e614:	bl	1e0ec <fputs@plt+0xcf7c>
   5e618:	mov	r1, r5
   5e61c:	mov	r0, r4
   5e620:	bl	24a78 <fputs@plt+0x13908>
   5e624:	b	5e5c0 <fputs@plt+0x4d450>
   5e628:	muleq	r1, r1, pc	; <UNPREDICTABLE>
   5e62c:	andeq	r7, r7, r0, asr fp
   5e630:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5e634:	sub	sp, sp, #44	; 0x2c
   5e638:	mov	r4, #0
   5e63c:	mov	r5, r0
   5e640:	mov	r7, r1
   5e644:	mov	fp, r2
   5e648:	str	r3, [sp, #24]
   5e64c:	str	r4, [sp, #36]	; 0x24
   5e650:	bl	30fac <fputs@plt+0x1fe3c>
   5e654:	cmp	r0, r4
   5e658:	bne	5e674 <fputs@plt+0x4d504>
   5e65c:	ldr	r0, [pc, #744]	; 5e94c <fputs@plt+0x4d7dc>
   5e660:	bl	2e454 <fputs@plt+0x1d2e4>
   5e664:	mov	r4, r0
   5e668:	mov	r0, r4
   5e66c:	add	sp, sp, #44	; 0x2c
   5e670:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5e674:	ldr	r3, [pc, #724]	; 5e950 <fputs@plt+0x4d7e0>
   5e678:	cmp	r7, #0
   5e67c:	mov	r1, r4
   5e680:	mov	r0, r5
   5e684:	moveq	r7, r3
   5e688:	bl	24a44 <fputs@plt+0x138d4>
   5e68c:	ldrb	r3, [r7]
   5e690:	mov	r4, #0
   5e694:	cmp	r3, #0
   5e698:	moveq	r4, r3
   5e69c:	moveq	r6, r3
   5e6a0:	beq	5e878 <fputs@plt+0x4d708>
   5e6a4:	add	r3, sp, #32
   5e6a8:	str	r3, [sp]
   5e6ac:	mov	r1, r7
   5e6b0:	add	r3, sp, #36	; 0x24
   5e6b4:	mvn	r2, #0
   5e6b8:	mov	r0, r5
   5e6bc:	str	r4, [sp, #36]	; 0x24
   5e6c0:	bl	6cf98 <fputs@plt+0x5be28>
   5e6c4:	subs	r7, r0, #0
   5e6c8:	bne	5e920 <fputs@plt+0x4d7b0>
   5e6cc:	ldr	r3, [sp, #36]	; 0x24
   5e6d0:	cmp	r3, #0
   5e6d4:	ldreq	r7, [sp, #32]
   5e6d8:	beq	5e68c <fputs@plt+0x4d51c>
   5e6dc:	ldrh	r9, [r3, #84]	; 0x54
   5e6e0:	mov	r1, #0
   5e6e4:	mov	sl, r7
   5e6e8:	mov	r4, r7
   5e6ec:	lsl	r3, r9, #3
   5e6f0:	add	r3, r3, #1
   5e6f4:	mov	r0, r3
   5e6f8:	lsl	r3, r9, #2
   5e6fc:	str	r3, [sp, #12]
   5e700:	mov	r3, r7
   5e704:	strd	r0, [sp, #16]
   5e708:	ldr	r0, [sp, #36]	; 0x24
   5e70c:	str	r3, [sp, #28]
   5e710:	bl	5da94 <fputs@plt+0x4c924>
   5e714:	cmp	fp, #0
   5e718:	ldr	r3, [sp, #28]
   5e71c:	mov	r6, r0
   5e720:	beq	5e914 <fputs@plt+0x4d7a4>
   5e724:	cmp	r0, #100	; 0x64
   5e728:	beq	5e7a4 <fputs@plt+0x4d634>
   5e72c:	eor	r3, r3, #1
   5e730:	cmp	r0, #101	; 0x65
   5e734:	movne	r3, #0
   5e738:	andeq	r3, r3, #1
   5e73c:	cmp	r3, #0
   5e740:	beq	5e750 <fputs@plt+0x4d5e0>
   5e744:	ldr	r3, [r5, #24]
   5e748:	tst	r3, #256	; 0x100
   5e74c:	bne	5e7ac <fputs@plt+0x4d63c>
   5e750:	ldr	r0, [sp, #36]	; 0x24
   5e754:	bl	4853c <fputs@plt+0x373cc>
   5e758:	ldr	r2, [sp, #32]
   5e75c:	mov	r3, #0
   5e760:	str	r3, [sp, #36]	; 0x24
   5e764:	mov	r6, r0
   5e768:	mov	r7, r2
   5e76c:	ldr	r1, [pc, #480]	; 5e954 <fputs@plt+0x4d7e4>
   5e770:	ldrb	r3, [r7]
   5e774:	add	r2, r2, #1
   5e778:	add	r3, r1, r3
   5e77c:	ldrb	r3, [r3, #320]	; 0x140
   5e780:	ands	r9, r3, #1
   5e784:	bne	5e768 <fputs@plt+0x4d5f8>
   5e788:	mov	r1, r4
   5e78c:	mov	r0, r5
   5e790:	bl	1e0ec <fputs@plt+0xcf7c>
   5e794:	cmp	r6, #0
   5e798:	beq	5e68c <fputs@plt+0x4d51c>
   5e79c:	mov	r4, r9
   5e7a0:	b	5e878 <fputs@plt+0x4d708>
   5e7a4:	cmp	r3, #0
   5e7a8:	bne	5e7d4 <fputs@plt+0x4d664>
   5e7ac:	ldrd	r2, [sp, #16]
   5e7b0:	mov	r0, r5
   5e7b4:	bl	205a0 <fputs@plt+0xf430>
   5e7b8:	subs	r4, r0, #0
   5e7bc:	beq	5e878 <fputs@plt+0x4d708>
   5e7c0:	mov	r8, r7
   5e7c4:	cmp	r8, r9
   5e7c8:	blt	5e828 <fputs@plt+0x4d6b8>
   5e7cc:	cmp	r6, #100	; 0x64
   5e7d0:	bne	5e7e8 <fputs@plt+0x4d678>
   5e7d4:	ldr	r3, [sp, #12]
   5e7d8:	mov	r8, r7
   5e7dc:	add	sl, r4, r3
   5e7e0:	cmp	r8, r9
   5e7e4:	blt	5e840 <fputs@plt+0x4d6d0>
   5e7e8:	mov	r3, r4
   5e7ec:	mov	r2, sl
   5e7f0:	mov	r1, r9
   5e7f4:	ldr	r0, [sp, #24]
   5e7f8:	blx	fp
   5e7fc:	cmp	r0, #0
   5e800:	beq	5e910 <fputs@plt+0x4d7a0>
   5e804:	ldr	r0, [sp, #36]	; 0x24
   5e808:	bl	4853c <fputs@plt+0x373cc>
   5e80c:	mov	r3, #0
   5e810:	mov	r1, #4
   5e814:	mov	r0, r5
   5e818:	str	r3, [sp, #36]	; 0x24
   5e81c:	mov	r6, #4
   5e820:	bl	24a44 <fputs@plt+0x138d4>
   5e824:	b	5e878 <fputs@plt+0x4d708>
   5e828:	mov	r1, r8
   5e82c:	ldr	r0, [sp, #36]	; 0x24
   5e830:	bl	26208 <fputs@plt+0x15098>
   5e834:	str	r0, [r4, r8, lsl #2]
   5e838:	add	r8, r8, #1
   5e83c:	b	5e7c4 <fputs@plt+0x4d654>
   5e840:	mov	r1, r8
   5e844:	ldr	r0, [sp, #36]	; 0x24
   5e848:	bl	2c16c <fputs@plt+0x1affc>
   5e84c:	cmp	r0, #0
   5e850:	str	r0, [sl, r8, lsl #2]
   5e854:	bne	5e908 <fputs@plt+0x4d798>
   5e858:	mov	r1, r8
   5e85c:	ldr	r0, [sp, #36]	; 0x24
   5e860:	bl	261d4 <fputs@plt+0x15064>
   5e864:	cmp	r0, #5
   5e868:	beq	5e908 <fputs@plt+0x4d798>
   5e86c:	mov	r0, r5
   5e870:	bl	1ae98 <fputs@plt+0x9d28>
   5e874:	mov	r6, #100	; 0x64
   5e878:	ldr	r0, [sp, #36]	; 0x24
   5e87c:	cmp	r0, #0
   5e880:	beq	5e888 <fputs@plt+0x4d718>
   5e884:	bl	4853c <fputs@plt+0x373cc>
   5e888:	mov	r1, r4
   5e88c:	mov	r0, r5
   5e890:	bl	1e0ec <fputs@plt+0xcf7c>
   5e894:	mov	r1, r6
   5e898:	mov	r0, r5
   5e89c:	bl	24a78 <fputs@plt+0x13908>
   5e8a0:	ldr	r3, [sp, #80]	; 0x50
   5e8a4:	cmp	r0, #0
   5e8a8:	cmpne	r3, #0
   5e8ac:	mov	r4, r0
   5e8b0:	movne	r3, #1
   5e8b4:	moveq	r3, #0
   5e8b8:	beq	5e93c <fputs@plt+0x4d7cc>
   5e8bc:	mov	r0, r5
   5e8c0:	bl	49554 <fputs@plt+0x383e4>
   5e8c4:	bl	18f64 <fputs@plt+0x7df4>
   5e8c8:	add	r7, r0, #1
   5e8cc:	mov	r0, r7
   5e8d0:	asr	r1, r7, #31
   5e8d4:	bl	1ea54 <fputs@plt+0xd8e4>
   5e8d8:	ldr	r3, [sp, #80]	; 0x50
   5e8dc:	cmp	r0, #0
   5e8e0:	mov	r6, r0
   5e8e4:	str	r0, [r3]
   5e8e8:	beq	5e928 <fputs@plt+0x4d7b8>
   5e8ec:	mov	r0, r5
   5e8f0:	bl	49554 <fputs@plt+0x383e4>
   5e8f4:	mov	r2, r7
   5e8f8:	mov	r1, r0
   5e8fc:	mov	r0, r6
   5e900:	bl	10fe4 <memcpy@plt>
   5e904:	b	5e668 <fputs@plt+0x4d4f8>
   5e908:	add	r8, r8, #1
   5e90c:	b	5e7e0 <fputs@plt+0x4d670>
   5e910:	mov	r3, #1
   5e914:	cmp	r6, #100	; 0x64
   5e918:	beq	5e708 <fputs@plt+0x4d598>
   5e91c:	b	5e750 <fputs@plt+0x4d5e0>
   5e920:	mov	r6, r7
   5e924:	b	5e878 <fputs@plt+0x4d708>
   5e928:	mov	r1, #7
   5e92c:	mov	r0, r5
   5e930:	bl	24a44 <fputs@plt+0x138d4>
   5e934:	mov	r4, #7
   5e938:	b	5e668 <fputs@plt+0x4d4f8>
   5e93c:	ldr	r2, [sp, #80]	; 0x50
   5e940:	cmp	r2, #0
   5e944:	strne	r3, [r2]
   5e948:	b	5e668 <fputs@plt+0x4d4f8>
   5e94c:	strdeq	r9, [r1], -lr
   5e950:	ldrdeq	r1, [r7], -ip
   5e954:	strheq	r4, [r7], -r0
   5e958:	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   5e95c:	mov	r4, r0
   5e960:	ldr	r3, [r0, #16]
   5e964:	mov	r6, r1
   5e968:	add	r3, r3, r1, lsl #4
   5e96c:	ldr	r3, [r3, #12]
   5e970:	ldr	r5, [r3, #32]
   5e974:	cmp	r5, #0
   5e978:	bne	5e9d4 <fputs@plt+0x4d864>
   5e97c:	ldr	r3, [r4, #16]
   5e980:	ldr	r1, [pc, #144]	; 5ea18 <fputs@plt+0x4d8a8>
   5e984:	mov	r0, r4
   5e988:	ldr	r2, [r3, r6, lsl #4]
   5e98c:	str	r4, [sp, #8]
   5e990:	str	r2, [sp, #12]
   5e994:	bl	174fc <fputs@plt+0x638c>
   5e998:	cmp	r0, #0
   5e99c:	moveq	r5, #1
   5e9a0:	beq	5e9c8 <fputs@plt+0x4d858>
   5e9a4:	ldr	r2, [sp, #12]
   5e9a8:	ldr	r1, [pc, #108]	; 5ea1c <fputs@plt+0x4d8ac>
   5e9ac:	mov	r0, r4
   5e9b0:	bl	38c54 <fputs@plt+0x27ae4>
   5e9b4:	subs	r6, r0, #0
   5e9b8:	bne	5e9e4 <fputs@plt+0x4d874>
   5e9bc:	mov	r0, r4
   5e9c0:	bl	1ae98 <fputs@plt+0x9d28>
   5e9c4:	mov	r5, #7
   5e9c8:	mov	r0, r5
   5e9cc:	add	sp, sp, #16
   5e9d0:	pop	{r4, r5, r6, pc}
   5e9d4:	ldr	r0, [r5, #8]
   5e9d8:	bl	19870 <fputs@plt+0x8700>
   5e9dc:	ldr	r5, [r5]
   5e9e0:	b	5e974 <fputs@plt+0x4d804>
   5e9e4:	str	r5, [sp]
   5e9e8:	add	r3, sp, #8
   5e9ec:	ldr	r2, [pc, #44]	; 5ea20 <fputs@plt+0x4d8b0>
   5e9f0:	mov	r1, r6
   5e9f4:	mov	r0, r4
   5e9f8:	bl	5e630 <fputs@plt+0x4d4c0>
   5e9fc:	mov	r1, r6
   5ea00:	mov	r5, r0
   5ea04:	mov	r0, r4
   5ea08:	bl	1e0ec <fputs@plt+0xcf7c>
   5ea0c:	cmp	r5, #7
   5ea10:	bne	5e9c8 <fputs@plt+0x4d858>
   5ea14:	b	5e9bc <fputs@plt+0x4d84c>
   5ea18:	andeq	r9, r7, r7, lsl #18
   5ea1c:	andeq	r9, r7, fp, ror #17
   5ea20:	andeq	r6, r2, r0, ror r5
   5ea24:	ldr	r3, [pc, #752]	; 5ed1c <fputs@plt+0x4dbac>
   5ea28:	cmp	r1, #1
   5ea2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ea30:	sub	sp, sp, #76	; 0x4c
   5ea34:	ldr	r8, [pc, #740]	; 5ed20 <fputs@plt+0x4dbb0>
   5ea38:	movne	r8, r3
   5ea3c:	ldr	r3, [pc, #736]	; 5ed24 <fputs@plt+0x4dbb4>
   5ea40:	str	r0, [sp, #36]	; 0x24
   5ea44:	str	r3, [sp, #24]
   5ea48:	ldr	r3, [pc, #728]	; 5ed28 <fputs@plt+0x4dbb8>
   5ea4c:	str	r1, [sp, #44]	; 0x2c
   5ea50:	str	r3, [sp, #28]
   5ea54:	str	r2, [sp, #40]	; 0x28
   5ea58:	mov	r3, #0
   5ea5c:	mov	r4, r0
   5ea60:	mov	r6, r1
   5ea64:	mov	r9, r2
   5ea68:	mov	r1, #3
   5ea6c:	add	r2, sp, #20
   5ea70:	add	r0, sp, #36	; 0x24
   5ea74:	str	r8, [sp, #20]
   5ea78:	str	r3, [sp, #32]
   5ea7c:	str	r3, [sp, #48]	; 0x30
   5ea80:	bl	6cdf4 <fputs@plt+0x5bc84>
   5ea84:	ldr	r5, [sp, #48]	; 0x30
   5ea88:	cmp	r5, #0
   5ea8c:	bne	5eb0c <fputs@plt+0x4d99c>
   5ea90:	ldr	r3, [r4, #16]
   5ea94:	lsl	fp, r6, #4
   5ea98:	add	r7, r3, fp
   5ea9c:	ldr	r0, [r7, #4]
   5eaa0:	cmp	r0, #0
   5eaa4:	bne	5eac8 <fputs@plt+0x4d958>
   5eaa8:	cmp	r6, #1
   5eaac:	ldreq	r2, [r3, #28]
   5eab0:	ldrheq	r3, [r2, #78]	; 0x4e
   5eab4:	orreq	r3, r3, #1
   5eab8:	strheq	r3, [r2, #78]	; 0x4e
   5eabc:	mov	r0, r5
   5eac0:	add	sp, sp, #76	; 0x4c
   5eac4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5eac8:	ldm	r0, {r2, r3}
   5eacc:	str	r2, [r3, #4]
   5ead0:	ldrb	r3, [r0, #8]
   5ead4:	cmp	r3, #0
   5ead8:	movne	sl, r5
   5eadc:	bne	5eb28 <fputs@plt+0x4d9b8>
   5eae0:	mov	r1, r5
   5eae4:	bl	40144 <fputs@plt+0x2efd4>
   5eae8:	subs	sl, r0, #0
   5eaec:	moveq	sl, #1
   5eaf0:	beq	5eb28 <fputs@plt+0x4d9b8>
   5eaf4:	bl	1cf1c <fputs@plt+0xbdac>
   5eaf8:	mov	r1, r4
   5eafc:	mov	r5, sl
   5eb00:	mov	r2, r0
   5eb04:	mov	r0, r9
   5eb08:	bl	2101c <fputs@plt+0xfeac>
   5eb0c:	ldr	r3, [pc, #536]	; 5ed2c <fputs@plt+0x4dbbc>
   5eb10:	cmp	r5, r3
   5eb14:	cmpne	r5, #7
   5eb18:	bne	5eabc <fputs@plt+0x4d94c>
   5eb1c:	mov	r0, r4
   5eb20:	bl	1ae98 <fputs@plt+0x9d28>
   5eb24:	b	5eabc <fputs@plt+0x4d94c>
   5eb28:	mov	r3, r5
   5eb2c:	add	r2, r3, #1073741824	; 0x40000000
   5eb30:	add	r1, sp, #52	; 0x34
   5eb34:	add	r3, r3, #1
   5eb38:	add	r2, r1, r2, lsl #2
   5eb3c:	ldr	r0, [r7, #4]
   5eb40:	mov	r1, r3
   5eb44:	str	r3, [sp, #12]
   5eb48:	bl	1a588 <fputs@plt+0x9418>
   5eb4c:	ldr	r3, [sp, #12]
   5eb50:	cmp	r3, #5
   5eb54:	bne	5eb2c <fputs@plt+0x4d9bc>
   5eb58:	ldr	r3, [r7, #12]
   5eb5c:	ldr	r2, [sp, #52]	; 0x34
   5eb60:	str	r2, [r3]
   5eb64:	ldr	r3, [sp, #68]	; 0x44
   5eb68:	cmp	r3, #0
   5eb6c:	beq	5ec10 <fputs@plt+0x4daa0>
   5eb70:	cmp	r6, #0
   5eb74:	bne	5ebe4 <fputs@plt+0x4da74>
   5eb78:	ands	r3, r3, #3
   5eb7c:	moveq	r3, #1
   5eb80:	strb	r3, [r4, #66]	; 0x42
   5eb84:	ldr	r3, [r7, #12]
   5eb88:	ldrb	r2, [r4, #66]	; 0x42
   5eb8c:	strb	r2, [r3, #77]	; 0x4d
   5eb90:	ldr	r2, [r3, #80]	; 0x50
   5eb94:	cmp	r2, #0
   5eb98:	bne	5ebbc <fputs@plt+0x4da4c>
   5eb9c:	ldr	r0, [sp, #60]	; 0x3c
   5eba0:	bl	15948 <fputs@plt+0x47d8>
   5eba4:	ldr	r1, [pc, #388]	; 5ed30 <fputs@plt+0x4dbc0>
   5eba8:	cmp	r0, #0
   5ebac:	movne	r1, r0
   5ebb0:	str	r1, [r3, #80]	; 0x50
   5ebb4:	ldr	r0, [r7, #4]
   5ebb8:	bl	232cc <fputs@plt+0x1215c>
   5ebbc:	ldr	r3, [sp, #56]	; 0x38
   5ebc0:	ldr	r2, [r7, #12]
   5ebc4:	ands	r1, r3, #255	; 0xff
   5ebc8:	moveq	r1, #1
   5ebcc:	strb	r1, [r2, #76]	; 0x4c
   5ebd0:	ldrb	r2, [r2, #76]	; 0x4c
   5ebd4:	cmp	r2, #4
   5ebd8:	bls	5ec2c <fputs@plt+0x4dabc>
   5ebdc:	ldr	r2, [pc, #336]	; 5ed34 <fputs@plt+0x4dbc4>
   5ebe0:	b	5ebf4 <fputs@plt+0x4da84>
   5ebe4:	ldrb	r2, [r4, #66]	; 0x42
   5ebe8:	cmp	r3, r2
   5ebec:	ldrne	r2, [pc, #324]	; 5ed38 <fputs@plt+0x4dbc8>
   5ebf0:	beq	5eb84 <fputs@plt+0x4da14>
   5ebf4:	mov	r1, r4
   5ebf8:	mov	r0, r9
   5ebfc:	bl	2101c <fputs@plt+0xfeac>
   5ec00:	mov	r5, #1
   5ec04:	cmp	sl, #0
   5ec08:	beq	5eabc <fputs@plt+0x4d94c>
   5ec0c:	b	5ecec <fputs@plt+0x4db7c>
   5ec10:	ldr	r3, [r4, #16]
   5ec14:	add	r3, r3, fp
   5ec18:	ldr	r2, [r3, #12]
   5ec1c:	ldrh	r3, [r2, #78]	; 0x4e
   5ec20:	orr	r3, r3, #4
   5ec24:	strh	r3, [r2, #78]	; 0x4e
   5ec28:	b	5eb84 <fputs@plt+0x4da14>
   5ec2c:	cmp	r3, #3
   5ec30:	movle	r3, #0
   5ec34:	movgt	r3, #1
   5ec38:	cmp	r6, #0
   5ec3c:	movne	r3, #0
   5ec40:	cmp	r3, #0
   5ec44:	ldr	r2, [r4, #16]
   5ec48:	ldrne	r3, [r4, #24]
   5ec4c:	ldr	r1, [pc, #232]	; 5ed3c <fputs@plt+0x4dbcc>
   5ec50:	bicne	r3, r3, #32768	; 0x8000
   5ec54:	strne	r3, [r4, #24]
   5ec58:	ldr	r2, [r2, r6, lsl #4]
   5ec5c:	mov	r3, r8
   5ec60:	mov	r0, r4
   5ec64:	bl	38c54 <fputs@plt+0x27ae4>
   5ec68:	mov	r3, #0
   5ec6c:	ldr	r8, [r4, #296]	; 0x128
   5ec70:	str	r3, [sp]
   5ec74:	str	r3, [r4, #296]	; 0x128
   5ec78:	ldr	r2, [pc, #192]	; 5ed40 <fputs@plt+0x4dbd0>
   5ec7c:	add	r3, sp, #36	; 0x24
   5ec80:	mov	r1, r0
   5ec84:	mov	r9, r0
   5ec88:	mov	r0, r4
   5ec8c:	bl	5e630 <fputs@plt+0x4d4c0>
   5ec90:	str	r8, [r4, #296]	; 0x128
   5ec94:	mov	r1, r9
   5ec98:	subs	r8, r0, #0
   5ec9c:	mov	r0, r4
   5eca0:	ldreq	r8, [sp, #48]	; 0x30
   5eca4:	bl	1e0ec <fputs@plt+0xcf7c>
   5eca8:	cmp	r8, #0
   5ecac:	bne	5ecbc <fputs@plt+0x4db4c>
   5ecb0:	mov	r1, r6
   5ecb4:	mov	r0, r4
   5ecb8:	bl	5e958 <fputs@plt+0x4d7e8>
   5ecbc:	ldrb	r3, [r4, #69]	; 0x45
   5ecc0:	cmp	r3, #0
   5ecc4:	beq	5ecf8 <fputs@plt+0x4db88>
   5ecc8:	mov	r0, r4
   5eccc:	bl	1f820 <fputs@plt+0xe6b0>
   5ecd0:	mov	r8, #7
   5ecd4:	ldr	r3, [r4, #24]
   5ecd8:	tst	r3, #65536	; 0x10000
   5ecdc:	bne	5ed00 <fputs@plt+0x4db90>
   5ece0:	cmp	sl, #0
   5ece4:	mov	r5, r8
   5ece8:	beq	5eb0c <fputs@plt+0x4d99c>
   5ecec:	ldr	r0, [r7, #4]
   5ecf0:	bl	46044 <fputs@plt+0x34ed4>
   5ecf4:	b	5eb0c <fputs@plt+0x4d99c>
   5ecf8:	cmp	r8, #0
   5ecfc:	bne	5ecd4 <fputs@plt+0x4db64>
   5ed00:	ldr	r3, [r4, #16]
   5ed04:	add	fp, r3, fp
   5ed08:	ldr	r2, [fp, #12]
   5ed0c:	ldrh	r3, [r2, #78]	; 0x4e
   5ed10:	orr	r3, r3, #1
   5ed14:	strh	r3, [r2, #78]	; 0x4e
   5ed18:	b	5ec04 <fputs@plt+0x4da94>
   5ed1c:	andeq	r9, r7, r5, asr r1
   5ed20:	andeq	r9, r7, r2, asr #2
   5ed24:	andeq	r1, r7, ip, lsl #9
   5ed28:	andeq	r9, r7, r4, lsl r9
   5ed2c:	andeq	r0, r0, sl, lsl #24
   5ed30:			; <UNDEFINED> instruction: 0xfffff830
   5ed34:	andeq	r9, r7, r4, lsr #19
   5ed38:	andeq	r9, r7, r0, ror #18
   5ed3c:			; <UNDEFINED> instruction: 0x000799bc
   5ed40:	strdeq	ip, [r6], -r4
   5ed44:	mov	r3, #1
   5ed48:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   5ed4c:	mov	r6, #0
   5ed50:	strb	r3, [r0, #149]	; 0x95
   5ed54:	ldr	r3, [r0, #16]
   5ed58:	ldr	r5, [r0, #24]
   5ed5c:	mov	r4, r0
   5ed60:	ldr	r3, [r3, #12]
   5ed64:	lsr	r5, r5, #1
   5ed68:	eor	r5, r5, #1
   5ed6c:	ldrb	r3, [r3, #77]	; 0x4d
   5ed70:	mov	r8, r1
   5ed74:	and	r5, r5, #1
   5ed78:	mov	r9, r6
   5ed7c:	strb	r3, [r0, #66]	; 0x42
   5ed80:	ldr	r3, [r4, #20]
   5ed84:	cmp	r3, r6
   5ed88:	ldr	r3, [r4, #16]
   5ed8c:	bgt	5edcc <fputs@plt+0x4dc5c>
   5ed90:	ldr	r3, [r3, #28]
   5ed94:	ldrh	r3, [r3, #78]	; 0x4e
   5ed98:	tst	r3, #1
   5ed9c:	movne	r7, #0
   5eda0:	bne	5ee1c <fputs@plt+0x4dcac>
   5eda4:	mov	r2, r8
   5eda8:	mov	r1, #1
   5edac:	mov	r0, r4
   5edb0:	bl	5ea24 <fputs@plt+0x4d8b4>
   5edb4:	subs	r7, r0, #0
   5edb8:	beq	5ee1c <fputs@plt+0x4dcac>
   5edbc:	mov	r1, #1
   5edc0:	mov	r0, r4
   5edc4:	bl	1f87c <fputs@plt+0xe70c>
   5edc8:	b	5ee1c <fputs@plt+0x4dcac>
   5edcc:	add	r3, r3, r6, lsl #4
   5edd0:	ldr	r3, [r3, #12]
   5edd4:	ldrh	r3, [r3, #78]	; 0x4e
   5edd8:	cmp	r6, #1
   5eddc:	orreq	r3, r3, #1
   5ede0:	tst	r3, #1
   5ede4:	movne	r7, r9
   5ede8:	bne	5ee10 <fputs@plt+0x4dca0>
   5edec:	mov	r2, r8
   5edf0:	mov	r1, r6
   5edf4:	mov	r0, r4
   5edf8:	bl	5ea24 <fputs@plt+0x4d8b4>
   5edfc:	subs	r7, r0, #0
   5ee00:	beq	5ee10 <fputs@plt+0x4dca0>
   5ee04:	mov	r1, r6
   5ee08:	mov	r0, r4
   5ee0c:	bl	1f87c <fputs@plt+0xe70c>
   5ee10:	cmp	r7, #0
   5ee14:	add	r6, r6, #1
   5ee18:	beq	5ed80 <fputs@plt+0x4dc10>
   5ee1c:	mov	r3, #0
   5ee20:	cmp	r7, r3
   5ee24:	movne	r5, #0
   5ee28:	andeq	r5, r5, #1
   5ee2c:	cmp	r5, r3
   5ee30:	strb	r3, [r4, #149]	; 0x95
   5ee34:	ldrne	r3, [r4, #24]
   5ee38:	mov	r0, r7
   5ee3c:	bicne	r3, r3, #2
   5ee40:	strne	r3, [r4, #24]
   5ee44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   5ee48:	push	{r4, lr}
   5ee4c:	mov	r4, r0
   5ee50:	ldr	r0, [r0]
   5ee54:	ldrb	r3, [r0, #149]	; 0x95
   5ee58:	cmp	r3, #0
   5ee5c:	bne	5ee80 <fputs@plt+0x4dd10>
   5ee60:	add	r1, r4, #4
   5ee64:	bl	5ed44 <fputs@plt+0x4dbd4>
   5ee68:	cmp	r0, #0
   5ee6c:	strne	r0, [r4, #12]
   5ee70:	ldrne	r3, [r4, #68]	; 0x44
   5ee74:	addne	r3, r3, #1
   5ee78:	strne	r3, [r4, #68]	; 0x44
   5ee7c:	pop	{r4, pc}
   5ee80:	mov	r0, #0
   5ee84:	pop	{r4, pc}
   5ee88:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5ee8c:	mov	r8, r3
   5ee90:	ldr	r5, [r0]
   5ee94:	sub	sp, sp, #36	; 0x24
   5ee98:	mov	r4, r0
   5ee9c:	ldrb	r3, [r5, #149]	; 0x95
   5eea0:	mov	r9, r1
   5eea4:	mov	r7, r2
   5eea8:	cmp	r3, #0
   5eeac:	beq	5ef94 <fputs@plt+0x4de24>
   5eeb0:	ldr	r3, [r5, #144]	; 0x90
   5eeb4:	cmp	r3, #1
   5eeb8:	bne	5ef94 <fputs@plt+0x4de24>
   5eebc:	ldrb	r6, [r5, #148]	; 0x94
   5eec0:	ldr	r3, [pc, #1084]	; 5f304 <fputs@plt+0x4e194>
   5eec4:	ldr	r1, [pc, #1084]	; 5f308 <fputs@plt+0x4e198>
   5eec8:	cmp	r6, #1
   5eecc:	movne	r1, r3
   5eed0:	mov	r0, r5
   5eed4:	bl	20d6c <fputs@plt+0xfbfc>
   5eed8:	str	r9, [sp, #28]
   5eedc:	mov	r7, r0
   5eee0:	ldr	r2, [sp, #28]
   5eee4:	add	r3, r4, #500	; 0x1f4
   5eee8:	cmp	r7, #0
   5eeec:	ldm	r2, {r0, r1}
   5eef0:	stm	r3, {r0, r1}
   5eef4:	beq	5efd8 <fputs@plt+0x4de68>
   5eef8:	mov	r1, r7
   5eefc:	mov	r0, r4
   5ef00:	bl	31c58 <fputs@plt+0x20ae8>
   5ef04:	subs	r3, r0, #0
   5ef08:	bne	5f024 <fputs@plt+0x4deb4>
   5ef0c:	ldrb	r2, [r5, #148]	; 0x94
   5ef10:	ldr	r1, [pc, #1008]	; 5f308 <fputs@plt+0x4e198>
   5ef14:	mov	r0, r4
   5ef18:	cmp	r2, #1
   5ef1c:	ldr	r2, [r5, #16]
   5ef20:	moveq	r8, #1
   5ef24:	cmp	r8, #1
   5ef28:	ldr	sl, [r2, r6, lsl #4]
   5ef2c:	ldr	r2, [pc, #976]	; 5f304 <fputs@plt+0x4e194>
   5ef30:	str	sl, [sp]
   5ef34:	moveq	r2, r1
   5ef38:	mov	r1, #18
   5ef3c:	bl	31a88 <fputs@plt+0x20918>
   5ef40:	lsl	r9, r6, #4
   5ef44:	cmp	r0, #0
   5ef48:	bne	5f024 <fputs@plt+0x4deb4>
   5ef4c:	ldr	r3, [sp, #76]	; 0x4c
   5ef50:	cmp	r3, #0
   5ef54:	beq	5eff4 <fputs@plt+0x4de84>
   5ef58:	ldrb	r3, [r4, #454]	; 0x1c6
   5ef5c:	cmp	r3, #0
   5ef60:	beq	5f034 <fputs@plt+0x4dec4>
   5ef64:	mov	r2, #72	; 0x48
   5ef68:	mov	r3, #0
   5ef6c:	mov	r0, r5
   5ef70:	bl	205a0 <fputs@plt+0xf430>
   5ef74:	subs	r8, r0, #0
   5ef78:	bne	5f0b4 <fputs@plt+0x4df44>
   5ef7c:	mov	r3, #7
   5ef80:	str	r3, [r4, #12]
   5ef84:	ldr	r3, [r4, #68]	; 0x44
   5ef88:	add	r3, r3, #1
   5ef8c:	str	r3, [r4, #68]	; 0x44
   5ef90:	b	5f024 <fputs@plt+0x4deb4>
   5ef94:	add	r3, sp, #28
   5ef98:	mov	r2, r7
   5ef9c:	mov	r1, r9
   5efa0:	mov	r0, r4
   5efa4:	bl	31bc4 <fputs@plt+0x20a54>
   5efa8:	subs	r6, r0, #0
   5efac:	blt	5efd8 <fputs@plt+0x4de68>
   5efb0:	cmp	r8, #0
   5efb4:	beq	5efe0 <fputs@plt+0x4de70>
   5efb8:	ldr	r3, [r7, #4]
   5efbc:	cmp	r3, #0
   5efc0:	cmpne	r6, #1
   5efc4:	moveq	r6, #1
   5efc8:	beq	5efe0 <fputs@plt+0x4de70>
   5efcc:	ldr	r1, [pc, #824]	; 5f30c <fputs@plt+0x4e19c>
   5efd0:	mov	r0, r4
   5efd4:	bl	319cc <fputs@plt+0x2085c>
   5efd8:	add	sp, sp, #36	; 0x24
   5efdc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5efe0:	ldr	r1, [sp, #28]
   5efe4:	mov	r0, r5
   5efe8:	bl	1f9d8 <fputs@plt+0xe868>
   5efec:	mov	r7, r0
   5eff0:	b	5eee0 <fputs@plt+0x4dd70>
   5eff4:	ldr	r2, [sp, #72]	; 0x48
   5eff8:	ldr	r3, [pc, #784]	; 5f310 <fputs@plt+0x4e1a0>
   5effc:	str	sl, [sp]
   5f000:	add	r3, r3, r2, lsl #1
   5f004:	add	r8, r3, r8
   5f008:	mov	r2, r7
   5f00c:	ldrb	r1, [r8, #-3488]	; 0xfffff260
   5f010:	ldr	r3, [sp, #76]	; 0x4c
   5f014:	mov	r0, r4
   5f018:	bl	31a88 <fputs@plt+0x20918>
   5f01c:	cmp	r0, #0
   5f020:	beq	5ef58 <fputs@plt+0x4dde8>
   5f024:	mov	r1, r7
   5f028:	mov	r0, r5
   5f02c:	bl	1e0ec <fputs@plt+0xcf7c>
   5f030:	b	5efd8 <fputs@plt+0x4de68>
   5f034:	ldr	r3, [r5, #16]
   5f038:	mov	r0, r4
   5f03c:	ldr	r8, [r3, r9]
   5f040:	bl	5ee48 <fputs@plt+0x4dcd8>
   5f044:	cmp	r0, #0
   5f048:	bne	5f024 <fputs@plt+0x4deb4>
   5f04c:	mov	r2, r8
   5f050:	mov	r1, r7
   5f054:	mov	r0, r5
   5f058:	bl	174fc <fputs@plt+0x638c>
   5f05c:	cmp	r0, #0
   5f060:	beq	5f088 <fputs@plt+0x4df18>
   5f064:	ldr	r3, [sp, #80]	; 0x50
   5f068:	cmp	r3, #0
   5f06c:	ldreq	r2, [sp, #28]
   5f070:	ldreq	r1, [pc, #668]	; 5f314 <fputs@plt+0x4e1a4>
   5f074:	beq	5f0a8 <fputs@plt+0x4df38>
   5f078:	mov	r1, r6
   5f07c:	mov	r0, r4
   5f080:	bl	4b704 <fputs@plt+0x3a594>
   5f084:	b	5f024 <fputs@plt+0x4deb4>
   5f088:	mov	r2, r8
   5f08c:	mov	r1, r7
   5f090:	mov	r0, r5
   5f094:	bl	17578 <fputs@plt+0x6408>
   5f098:	cmp	r0, #0
   5f09c:	beq	5ef64 <fputs@plt+0x4ddf4>
   5f0a0:	ldr	r1, [pc, #624]	; 5f318 <fputs@plt+0x4e1a8>
   5f0a4:	mov	r2, r7
   5f0a8:	mov	r0, r4
   5f0ac:	bl	319cc <fputs@plt+0x2085c>
   5f0b0:	b	5f024 <fputs@plt+0x4deb4>
   5f0b4:	mvn	r3, #0
   5f0b8:	strh	r3, [r8, #32]
   5f0bc:	ldr	r3, [r5, #16]
   5f0c0:	str	r7, [r8]
   5f0c4:	add	r9, r3, r9
   5f0c8:	mov	r3, #1
   5f0cc:	ldr	r9, [r9, #12]
   5f0d0:	strh	r3, [r8, #36]	; 0x24
   5f0d4:	mov	r3, #200	; 0xc8
   5f0d8:	str	r9, [r8, #64]	; 0x40
   5f0dc:	strh	r3, [r8, #38]	; 0x26
   5f0e0:	ldrb	r3, [r4, #18]
   5f0e4:	str	r8, [r4, #488]	; 0x1e8
   5f0e8:	cmp	r3, #0
   5f0ec:	bne	5f104 <fputs@plt+0x4df94>
   5f0f0:	ldr	r1, [pc, #548]	; 5f31c <fputs@plt+0x4e1ac>
   5f0f4:	mov	r0, r7
   5f0f8:	bl	1114c <strcmp@plt>
   5f0fc:	cmp	r0, #0
   5f100:	streq	r8, [r9, #72]	; 0x48
   5f104:	ldrb	r3, [r5, #149]	; 0x95
   5f108:	cmp	r3, #0
   5f10c:	bne	5efd8 <fputs@plt+0x4de68>
   5f110:	mov	r0, r4
   5f114:	bl	28f9c <fputs@plt+0x17e2c>
   5f118:	subs	r7, r0, #0
   5f11c:	beq	5efd8 <fputs@plt+0x4de68>
   5f120:	mov	r2, r6
   5f124:	mov	r1, #1
   5f128:	mov	r0, r4
   5f12c:	bl	4b754 <fputs@plt+0x3a5e4>
   5f130:	ldr	r3, [sp, #76]	; 0x4c
   5f134:	cmp	r3, #0
   5f138:	beq	5f148 <fputs@plt+0x4dfd8>
   5f13c:	mov	r1, #149	; 0x95
   5f140:	mov	r0, r7
   5f144:	bl	28f80 <fputs@plt+0x17e10>
   5f148:	ldr	r8, [r4, #76]	; 0x4c
   5f14c:	mov	fp, #2
   5f150:	add	sl, r8, #2
   5f154:	add	r9, r8, #1
   5f158:	add	r8, r8, #3
   5f15c:	mov	r3, r8
   5f160:	mov	r2, r6
   5f164:	str	r9, [r4, #392]	; 0x188
   5f168:	str	sl, [r4, #396]	; 0x18c
   5f16c:	str	r8, [r4, #76]	; 0x4c
   5f170:	mov	r1, #51	; 0x33
   5f174:	str	fp, [sp]
   5f178:	mov	r0, r7
   5f17c:	bl	28f0c <fputs@plt+0x17d9c>
   5f180:	mov	r1, r6
   5f184:	mov	r0, r7
   5f188:	bl	16ea4 <fputs@plt+0x5d34>
   5f18c:	mov	r2, r8
   5f190:	mov	r1, #45	; 0x2d
   5f194:	mov	r0, r7
   5f198:	bl	293a0 <fputs@plt+0x18230>
   5f19c:	ldr	r3, [r5, #24]
   5f1a0:	mov	r2, r6
   5f1a4:	tst	r3, #32768	; 0x8000
   5f1a8:	movne	r3, #1
   5f1ac:	moveq	r3, #4
   5f1b0:	str	r3, [sp]
   5f1b4:	mov	r1, #52	; 0x34
   5f1b8:	mov	r3, fp
   5f1bc:	str	r0, [sp, #20]
   5f1c0:	mov	r0, r7
   5f1c4:	bl	28f0c <fputs@plt+0x17d9c>
   5f1c8:	ldrb	r3, [r5, #66]	; 0x42
   5f1cc:	mov	r2, r6
   5f1d0:	mov	r1, #52	; 0x34
   5f1d4:	str	r3, [sp]
   5f1d8:	mov	r0, r7
   5f1dc:	mov	r3, #5
   5f1e0:	bl	28f0c <fputs@plt+0x17d9c>
   5f1e4:	ldr	r1, [sp, #20]
   5f1e8:	mov	r0, r7
   5f1ec:	bl	1e06c <fputs@plt+0xcefc>
   5f1f0:	ldr	r3, [sp, #76]	; 0x4c
   5f1f4:	ldr	r2, [sp, #72]	; 0x48
   5f1f8:	orrs	r3, r3, r2
   5f1fc:	mov	r3, sl
   5f200:	beq	5f2ec <fputs@plt+0x4e17c>
   5f204:	mov	r2, #0
   5f208:	mov	r1, #22
   5f20c:	mov	r0, r7
   5f210:	bl	29404 <fputs@plt+0x18294>
   5f214:	mov	r0, r4
   5f218:	bl	28f9c <fputs@plt+0x17e2c>
   5f21c:	ldr	r2, [pc, #224]	; 5f304 <fputs@plt+0x4e194>
   5f220:	cmp	r6, #1
   5f224:	ldr	r3, [pc, #220]	; 5f308 <fputs@plt+0x4e198>
   5f228:	movne	r3, r2
   5f22c:	str	r3, [sp]
   5f230:	mov	r3, #1
   5f234:	mov	r2, r3
   5f238:	mov	r1, r6
   5f23c:	mov	r5, r0
   5f240:	mov	r0, r4
   5f244:	bl	28d38 <fputs@plt+0x17bc8>
   5f248:	mov	r3, #5
   5f24c:	str	r3, [sp, #4]
   5f250:	str	r6, [sp]
   5f254:	mov	r3, #1
   5f258:	mov	r2, #0
   5f25c:	mov	r1, #55	; 0x37
   5f260:	mov	r0, r5
   5f264:	bl	28ff4 <fputs@plt+0x17e84>
   5f268:	ldr	r3, [r4, #72]	; 0x48
   5f26c:	mov	r2, #0
   5f270:	cmp	r3, #0
   5f274:	moveq	r3, #1
   5f278:	streq	r3, [r4, #72]	; 0x48
   5f27c:	mov	r1, #74	; 0x4a
   5f280:	mov	r3, r9
   5f284:	mov	r0, r7
   5f288:	bl	29404 <fputs@plt+0x18294>
   5f28c:	mvn	r3, #1
   5f290:	str	r3, [sp, #8]
   5f294:	ldr	r3, [pc, #132]	; 5f320 <fputs@plt+0x4e1b0>
   5f298:	mov	r4, #0
   5f29c:	str	r3, [sp, #4]
   5f2a0:	str	r4, [sp]
   5f2a4:	mov	r3, r8
   5f2a8:	mov	r2, #6
   5f2ac:	mov	r1, #27
   5f2b0:	mov	r0, r7
   5f2b4:	bl	2902c <fputs@plt+0x17ebc>
   5f2b8:	mov	r3, r8
   5f2bc:	mov	r2, r4
   5f2c0:	str	r9, [sp]
   5f2c4:	mov	r1, #75	; 0x4b
   5f2c8:	mov	r0, r7
   5f2cc:	bl	28f0c <fputs@plt+0x17d9c>
   5f2d0:	mov	r0, r7
   5f2d4:	mov	r1, #8
   5f2d8:	bl	1bd68 <fputs@plt+0xabf8>
   5f2dc:	mov	r1, #61	; 0x3d
   5f2e0:	mov	r0, r7
   5f2e4:	bl	28f80 <fputs@plt+0x17e10>
   5f2e8:	b	5efd8 <fputs@plt+0x4de68>
   5f2ec:	mov	r2, r6
   5f2f0:	mov	r1, #122	; 0x7a
   5f2f4:	mov	r0, r7
   5f2f8:	bl	29404 <fputs@plt+0x18294>
   5f2fc:	str	r0, [r4, #424]	; 0x1a8
   5f300:	b	5f214 <fputs@plt+0x4e0a4>
   5f304:	andeq	r9, r7, r5, asr r1
   5f308:	andeq	r9, r7, r2, asr #2
   5f30c:	strdeq	r9, [r7], -r3
   5f310:	andeq	r6, r7, r8, lsr #1
   5f314:	andeq	r9, r7, ip, lsl sl
   5f318:	andeq	r9, r7, r4, lsr sl
   5f31c:	andeq	r9, r7, r7, asr sl
   5f320:	andeq	r5, r7, ip, lsl #6
   5f324:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f328:	sub	sp, sp, #28
   5f32c:	mov	r7, r0
   5f330:	mov	r4, r1
   5f334:	mov	r9, r2
   5f338:	mov	sl, r3
   5f33c:	bl	5ee48 <fputs@plt+0x4dcd8>
   5f340:	cmp	r0, #0
   5f344:	movne	r8, #0
   5f348:	bne	5f510 <fputs@plt+0x4e3a0>
   5f34c:	mov	r2, sl
   5f350:	mov	r1, r9
   5f354:	ldr	r0, [r7]
   5f358:	bl	174fc <fputs@plt+0x638c>
   5f35c:	subs	r8, r0, #0
   5f360:	bne	5f510 <fputs@plt+0x4e3a0>
   5f364:	cmp	r4, #0
   5f368:	ldr	r3, [pc, #460]	; 5f53c <fputs@plt+0x4e3cc>
   5f36c:	ldr	r4, [r7]
   5f370:	ldr	r2, [pc, #456]	; 5f540 <fputs@plt+0x4e3d0>
   5f374:	mov	r1, sl
   5f378:	moveq	r2, r3
   5f37c:	mov	r0, r4
   5f380:	str	r2, [sp, #12]
   5f384:	bl	175f4 <fputs@plt+0x6484>
   5f388:	cmp	r0, #0
   5f38c:	bgt	5f4e8 <fputs@plt+0x4e378>
   5f390:	mov	r1, r9
   5f394:	add	r0, r4, #320	; 0x140
   5f398:	bl	15ac0 <fputs@plt+0x4950>
   5f39c:	subs	r6, r0, #0
   5f3a0:	beq	5f4e8 <fputs@plt+0x4e378>
   5f3a4:	ldr	r3, [r6]
   5f3a8:	str	r8, [sp, #20]
   5f3ac:	str	r3, [sp, #8]
   5f3b0:	ldr	r3, [r6, #16]
   5f3b4:	cmp	r3, #0
   5f3b8:	bne	5f534 <fputs@plt+0x4e3c4>
   5f3bc:	ldr	r3, [sp, #8]
   5f3c0:	ldr	r3, [r3, #4]
   5f3c4:	cmp	r3, #0
   5f3c8:	beq	5f3dc <fputs@plt+0x4e26c>
   5f3cc:	ldr	r2, [sp, #8]
   5f3d0:	ldr	r2, [r2, #8]
   5f3d4:	cmp	r3, r2
   5f3d8:	bne	5f4e8 <fputs@plt+0x4e378>
   5f3dc:	ldr	r0, [r6, #4]
   5f3e0:	bl	18f64 <fputs@plt+0x7df4>
   5f3e4:	ldr	r5, [r7]
   5f3e8:	mov	r3, #0
   5f3ec:	add	r2, r0, #73	; 0x49
   5f3f0:	add	fp, r0, #1
   5f3f4:	mov	r0, r5
   5f3f8:	bl	205a0 <fputs@plt+0xf430>
   5f3fc:	subs	r4, r0, #0
   5f400:	beq	5f4e8 <fputs@plt+0x4e378>
   5f404:	add	r3, r4, #72	; 0x48
   5f408:	mov	r0, r3
   5f40c:	mov	r2, fp
   5f410:	str	r4, [r6, #16]
   5f414:	ldr	r1, [r6, #4]
   5f418:	str	r3, [r4]
   5f41c:	bl	10fe4 <memcpy@plt>
   5f420:	mov	r2, #1
   5f424:	strh	r2, [r4, #36]	; 0x24
   5f428:	ldr	r2, [r5, #16]
   5f42c:	mov	fp, #0
   5f430:	ldr	r2, [r2, #12]
   5f434:	str	fp, [r4, #48]	; 0x30
   5f438:	str	r2, [r4, #64]	; 0x40
   5f43c:	ldrb	r2, [r4, #42]	; 0x2a
   5f440:	orr	r2, r2, #16
   5f444:	strb	r2, [r4, #42]	; 0x2a
   5f448:	mvn	r2, #0
   5f44c:	strh	r2, [r4, #32]
   5f450:	mov	r1, r0
   5f454:	mov	r0, r5
   5f458:	bl	20d6c <fputs@plt+0xfbfc>
   5f45c:	mov	r1, r4
   5f460:	mov	r2, r0
   5f464:	mov	r0, r5
   5f468:	bl	29eb0 <fputs@plt+0x18d40>
   5f46c:	mov	r2, fp
   5f470:	mov	r1, r4
   5f474:	mov	r0, r5
   5f478:	bl	29eb0 <fputs@plt+0x18d40>
   5f47c:	ldr	r1, [r4]
   5f480:	mov	r0, r5
   5f484:	bl	20d6c <fputs@plt+0xfbfc>
   5f488:	mov	r1, r4
   5f48c:	mov	r2, r0
   5f490:	mov	r0, r5
   5f494:	bl	29eb0 <fputs@plt+0x18d40>
   5f498:	add	r3, sp, #20
   5f49c:	str	r3, [sp]
   5f4a0:	ldr	r3, [sp, #8]
   5f4a4:	mov	r2, r6
   5f4a8:	mov	r1, r4
   5f4ac:	ldr	r3, [r3, #8]
   5f4b0:	mov	r0, r5
   5f4b4:	bl	38d28 <fputs@plt+0x27bb8>
   5f4b8:	cmp	r0, fp
   5f4bc:	beq	5f534 <fputs@plt+0x4e3c4>
   5f4c0:	ldr	r2, [sp, #20]
   5f4c4:	ldr	r1, [pc, #120]	; 5f544 <fputs@plt+0x4e3d4>
   5f4c8:	mov	r0, r7
   5f4cc:	bl	319cc <fputs@plt+0x2085c>
   5f4d0:	ldr	r1, [sp, #20]
   5f4d4:	mov	r0, r5
   5f4d8:	bl	1e0ec <fputs@plt+0xcf7c>
   5f4dc:	add	r1, r6, #16
   5f4e0:	mov	r0, r5
   5f4e4:	bl	1f1f0 <fputs@plt+0xe080>
   5f4e8:	cmp	sl, #0
   5f4ec:	beq	5f51c <fputs@plt+0x4e3ac>
   5f4f0:	str	r9, [sp]
   5f4f4:	mov	r3, sl
   5f4f8:	ldr	r2, [sp, #12]
   5f4fc:	ldr	r1, [pc, #68]	; 5f548 <fputs@plt+0x4e3d8>
   5f500:	mov	r0, r7
   5f504:	bl	319cc <fputs@plt+0x2085c>
   5f508:	mov	r3, #1
   5f50c:	strb	r3, [r7, #17]
   5f510:	mov	r0, r8
   5f514:	add	sp, sp, #28
   5f518:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f51c:	mov	r3, r9
   5f520:	ldr	r2, [sp, #12]
   5f524:	ldr	r1, [pc, #32]	; 5f54c <fputs@plt+0x4e3dc>
   5f528:	mov	r0, r7
   5f52c:	bl	319cc <fputs@plt+0x2085c>
   5f530:	b	5f508 <fputs@plt+0x4e398>
   5f534:	ldr	r8, [r6, #16]
   5f538:	b	5f510 <fputs@plt+0x4e3a0>
   5f53c:	andeq	r9, r7, r4, ror sl
   5f540:	andeq	r9, r7, r7, ror #20
   5f544:	andeq	r7, r7, r0, asr fp
   5f548:	andeq	r8, r7, r6, asr #9
   5f54c:	ldrdeq	r8, [r7], -r0
   5f550:	push	{r4, r5, r6, r7, r8, lr}
   5f554:	mov	r7, r1
   5f558:	ldr	r1, [r2]
   5f55c:	mov	r5, r0
   5f560:	cmp	r1, #0
   5f564:	mov	r4, r2
   5f568:	ldreq	r3, [r2, #4]
   5f56c:	beq	5f584 <fputs@plt+0x4e414>
   5f570:	ldr	r6, [r0]
   5f574:	mov	r0, r6
   5f578:	bl	18040 <fputs@plt+0x6ed0>
   5f57c:	ldr	r3, [r6, #16]
   5f580:	ldr	r3, [r3, r0, lsl #4]
   5f584:	ldr	r2, [r4, #8]
   5f588:	mov	r1, r7
   5f58c:	mov	r0, r5
   5f590:	pop	{r4, r5, r6, r7, r8, lr}
   5f594:	b	5f324 <fputs@plt+0x4e1b4>
   5f598:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   5f59c:	sub	sp, sp, #92	; 0x5c
   5f5a0:	ldr	r9, [r0]
   5f5a4:	ldr	r3, [r9]
   5f5a8:	str	r3, [sp, #24]
   5f5ac:	ldr	r3, [r1, #8]
   5f5b0:	orr	r2, r3, #32
   5f5b4:	str	r2, [r1, #8]
   5f5b8:	ldr	r2, [sp, #24]
   5f5bc:	ldrb	r2, [r2, #69]	; 0x45
   5f5c0:	cmp	r2, #0
   5f5c4:	beq	5f5dc <fputs@plt+0x4e46c>
   5f5c8:	mov	r3, #2
   5f5cc:	str	r3, [sp, #20]
   5f5d0:	ldr	r0, [sp, #20]
   5f5d4:	add	sp, sp, #92	; 0x5c
   5f5d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   5f5dc:	ldr	r2, [r1, #28]
   5f5e0:	cmp	r2, #0
   5f5e4:	str	r2, [sp, #36]	; 0x24
   5f5e8:	beq	60170 <fputs@plt+0x4f000>
   5f5ec:	ands	r3, r3, #32
   5f5f0:	str	r3, [sp, #20]
   5f5f4:	bne	60170 <fputs@plt+0x4f000>
   5f5f8:	ldr	r3, [r1]
   5f5fc:	ldr	r2, [r0, #12]
   5f600:	str	r3, [sp, #56]	; 0x38
   5f604:	ldr	r3, [pc, #3236]	; 602b0 <fputs@plt+0x4f140>
   5f608:	cmp	r2, r3
   5f60c:	moveq	r3, r1
   5f610:	beq	5f6e8 <fputs@plt+0x4e578>
   5f614:	str	r1, [sp, #32]
   5f618:	str	r0, [sp, #44]	; 0x2c
   5f61c:	ldr	r1, [sp, #36]	; 0x24
   5f620:	mov	r0, r9
   5f624:	bl	17a94 <fputs@plt+0x6924>
   5f628:	ldr	r3, [sp, #36]	; 0x24
   5f62c:	add	r3, r3, #8
   5f630:	str	r3, [sp, #68]	; 0x44
   5f634:	mov	r4, r3
   5f638:	ldr	r3, [sp, #20]
   5f63c:	str	r3, [sp, #48]	; 0x30
   5f640:	ldr	r3, [sp, #36]	; 0x24
   5f644:	ldr	r2, [sp, #48]	; 0x30
   5f648:	ldr	r3, [r3]
   5f64c:	cmp	r2, r3
   5f650:	blt	5f70c <fputs@plt+0x4e59c>
   5f654:	ldr	r3, [sp, #24]
   5f658:	ldrb	r3, [r3, #69]	; 0x45
   5f65c:	cmp	r3, #0
   5f660:	bne	5f5c8 <fputs@plt+0x4e458>
   5f664:	ldr	r2, [sp, #32]
   5f668:	mov	r6, #1
   5f66c:	str	r3, [sp, #60]	; 0x3c
   5f670:	ldr	r5, [r2, #28]
   5f674:	add	r2, r5, #8
   5f678:	str	r2, [sp, #40]	; 0x28
   5f67c:	ldr	r2, [sp, #32]
   5f680:	add	r4, r5, #80	; 0x50
   5f684:	add	r2, r2, #32
   5f688:	str	r2, [sp, #48]	; 0x30
   5f68c:	ldr	r3, [r5]
   5f690:	sub	r2, r6, #1
   5f694:	sub	r3, r3, #1
   5f698:	cmp	r3, r2
   5f69c:	bgt	5faf4 <fputs@plt+0x4e984>
   5f6a0:	ldr	r3, [sp, #56]	; 0x38
   5f6a4:	mov	ip, #20
   5f6a8:	ldr	r0, [r3]
   5f6ac:	ldr	r3, [sp, #20]
   5f6b0:	cmp	r3, r0
   5f6b4:	blt	5fcb0 <fputs@plt+0x4eb40>
   5f6b8:	ldr	r3, [sp, #32]
   5f6bc:	ldr	r3, [r3]
   5f6c0:	cmp	r3, #0
   5f6c4:	beq	5f5d0 <fputs@plt+0x4e460>
   5f6c8:	ldr	r2, [r3]
   5f6cc:	ldr	r3, [sp, #24]
   5f6d0:	ldr	r3, [r3, #100]	; 0x64
   5f6d4:	cmp	r2, r3
   5f6d8:	ble	5f5d0 <fputs@plt+0x4e460>
   5f6dc:	ldr	r1, [pc, #3024]	; 602b4 <fputs@plt+0x4f144>
   5f6e0:	b	5fc44 <fputs@plt+0x4ead4>
   5f6e4:	mov	r3, r2
   5f6e8:	ldr	r2, [r3, #52]	; 0x34
   5f6ec:	cmp	r2, #0
   5f6f0:	bne	5f6e4 <fputs@plt+0x4e574>
   5f6f4:	ldr	r3, [r3, #64]	; 0x40
   5f6f8:	cmp	r3, #0
   5f6fc:	ldrne	r2, [r9, #536]	; 0x218
   5f700:	strne	r2, [r3, #4]
   5f704:	strne	r3, [r9, #536]	; 0x218
   5f708:	b	5f614 <fputs@plt+0x4e4a4>
   5f70c:	ldrb	fp, [r4, #37]	; 0x25
   5f710:	tst	fp, #32
   5f714:	beq	5f72c <fputs@plt+0x4e5bc>
   5f718:	ldr	r3, [sp, #48]	; 0x30
   5f71c:	add	r4, r4, #72	; 0x48
   5f720:	add	r3, r3, #1
   5f724:	str	r3, [sp, #48]	; 0x30
   5f728:	b	5f640 <fputs@plt+0x4e4d0>
   5f72c:	ldr	r3, [r4, #4]
   5f730:	cmp	r3, #0
   5f734:	bne	5f750 <fputs@plt+0x4e5e0>
   5f738:	ldr	r6, [r4, #8]
   5f73c:	cmp	r6, #0
   5f740:	ldrne	r3, [sp, #44]	; 0x2c
   5f744:	ldrne	r7, [r3]
   5f748:	ldrne	r5, [r7, #536]	; 0x218
   5f74c:	bne	5f88c <fputs@plt+0x4e71c>
   5f750:	ldr	r6, [r4, #16]
   5f754:	cmp	r6, #0
   5f758:	bne	5f7f8 <fputs@plt+0x4e688>
   5f75c:	ldr	r3, [r4, #8]
   5f760:	cmp	r3, #0
   5f764:	bne	5fa2c <fputs@plt+0x4e8bc>
   5f768:	ldr	r6, [r4, #20]
   5f76c:	ldr	r0, [sp, #44]	; 0x2c
   5f770:	mov	r1, r6
   5f774:	bl	1bf18 <fputs@plt+0xada8>
   5f778:	cmp	r0, #0
   5f77c:	bne	5f5c8 <fputs@plt+0x4e458>
   5f780:	mov	r2, #72	; 0x48
   5f784:	mov	r3, #0
   5f788:	ldr	r0, [sp, #24]
   5f78c:	bl	205a0 <fputs@plt+0xf430>
   5f790:	cmp	r0, #0
   5f794:	mov	r5, r0
   5f798:	str	r0, [r4, #16]
   5f79c:	beq	5f5c8 <fputs@plt+0x4e458>
   5f7a0:	mov	r3, #1
   5f7a4:	strh	r3, [r0, #36]	; 0x24
   5f7a8:	mov	r2, r0
   5f7ac:	ldr	r1, [pc, #2820]	; 602b8 <fputs@plt+0x4f148>
   5f7b0:	ldr	r0, [sp, #24]
   5f7b4:	bl	38c54 <fputs@plt+0x27ae4>
   5f7b8:	str	r0, [r5]
   5f7bc:	ldr	r3, [r6, #48]	; 0x30
   5f7c0:	cmp	r3, #0
   5f7c4:	bne	5fa24 <fputs@plt+0x4e8b4>
   5f7c8:	add	r3, r5, #4
   5f7cc:	add	r2, r5, #34	; 0x22
   5f7d0:	ldr	r1, [r6]
   5f7d4:	ldr	r0, [r9]
   5f7d8:	bl	487b8 <fputs@plt+0x37648>
   5f7dc:	mvn	r3, #0
   5f7e0:	strh	r3, [r5, #32]
   5f7e4:	mov	r3, #200	; 0xc8
   5f7e8:	strh	r3, [r5, #38]	; 0x26
   5f7ec:	ldrb	r3, [r5, #42]	; 0x2a
   5f7f0:	orr	r3, r3, #2
   5f7f4:	strb	r3, [r5, #42]	; 0x2a
   5f7f8:	mov	r1, r4
   5f7fc:	mov	r0, r9
   5f800:	bl	31cd0 <fputs@plt+0x20b60>
   5f804:	cmp	r0, #0
   5f808:	beq	5f718 <fputs@plt+0x4e5a8>
   5f80c:	b	5f5c8 <fputs@plt+0x4e458>
   5f810:	ldr	r2, [r8, #8]
   5f814:	mov	r0, r6
   5f818:	mov	r1, r2
   5f81c:	str	r3, [sp, #52]	; 0x34
   5f820:	str	r2, [sp, #28]
   5f824:	bl	14c44 <fputs@plt+0x3ad4>
   5f828:	add	r8, r8, #16
   5f82c:	ldr	r2, [sp, #28]
   5f830:	ldr	r3, [sp, #52]	; 0x34
   5f834:	subs	sl, r0, #0
   5f838:	bne	5f870 <fputs@plt+0x4e700>
   5f83c:	ldr	r3, [sp, #40]	; 0x28
   5f840:	add	r3, r5, r3, lsl #4
   5f844:	str	r3, [sp, #28]
   5f848:	ldr	r1, [r3, #20]
   5f84c:	cmp	r1, #0
   5f850:	bne	5f864 <fputs@plt+0x4e6f4>
   5f854:	tst	fp, #4
   5f858:	beq	60178 <fputs@plt+0x4f008>
   5f85c:	ldr	r1, [pc, #2648]	; 602bc <fputs@plt+0x4f14c>
   5f860:	mov	r2, r6
   5f864:	mov	r0, r7
   5f868:	bl	319cc <fputs@plt+0x2085c>
   5f86c:	b	5f5c8 <fputs@plt+0x4e458>
   5f870:	ldr	r2, [sp, #40]	; 0x28
   5f874:	add	r2, r2, #1
   5f878:	str	r2, [sp, #40]	; 0x28
   5f87c:	ldr	r2, [sp, #40]	; 0x28
   5f880:	cmp	r2, r3
   5f884:	blt	5f810 <fputs@plt+0x4e6a0>
   5f888:	ldr	r5, [r5, #4]
   5f88c:	cmp	r5, #0
   5f890:	beq	5f750 <fputs@plt+0x4e5e0>
   5f894:	ldr	r3, [r5]
   5f898:	mov	r8, r5
   5f89c:	ldr	r2, [sp, #20]
   5f8a0:	b	5f878 <fputs@plt+0x4e708>
   5f8a4:	ldr	r3, [r0, #28]
   5f8a8:	mov	fp, r3
   5f8ac:	ldr	r2, [r3]
   5f8b0:	str	r2, [sp, #60]	; 0x3c
   5f8b4:	ldr	r2, [sp, #28]
   5f8b8:	ldr	r1, [sp, #60]	; 0x3c
   5f8bc:	cmp	sl, r1
   5f8c0:	bge	60214 <fputs@plt+0x4f0a4>
   5f8c4:	ldr	r1, [fp, #12]
   5f8c8:	cmp	r1, #0
   5f8cc:	bne	5f92c <fputs@plt+0x4e7bc>
   5f8d0:	ldr	r0, [fp, #16]
   5f8d4:	cmp	r0, #0
   5f8d8:	beq	5f92c <fputs@plt+0x4e7bc>
   5f8dc:	ldr	r1, [r2, #8]
   5f8e0:	str	r3, [sp, #72]	; 0x48
   5f8e4:	str	r2, [sp, #64]	; 0x40
   5f8e8:	bl	14c44 <fputs@plt+0x3ad4>
   5f8ec:	ldr	r2, [sp, #64]	; 0x40
   5f8f0:	ldr	r3, [sp, #72]	; 0x48
   5f8f4:	cmp	r0, #0
   5f8f8:	bne	5f92c <fputs@plt+0x4e7bc>
   5f8fc:	mov	r1, #72	; 0x48
   5f900:	str	r6, [fp, #24]
   5f904:	mla	r1, r1, sl, r3
   5f908:	ldrb	r0, [r1, #45]	; 0x2d
   5f90c:	orr	r0, r0, #32
   5f910:	strb	r0, [r1, #45]	; 0x2d
   5f914:	ldrh	r1, [r6, #36]	; 0x24
   5f918:	add	r1, r1, #1
   5f91c:	strh	r1, [r6, #36]	; 0x24
   5f920:	ldr	r1, [r8, #8]
   5f924:	orr	r1, r1, #8192	; 0x2000
   5f928:	str	r1, [r8, #8]
   5f92c:	add	sl, sl, #1
   5f930:	add	fp, fp, #72	; 0x48
   5f934:	b	5f8b8 <fputs@plt+0x4e748>
   5f938:	ldr	r2, [sp, #28]
   5f93c:	ldr	r3, [pc, #2428]	; 602c0 <fputs@plt+0x4f150>
   5f940:	ldr	sl, [r7, #536]	; 0x218
   5f944:	str	r3, [r2, #20]
   5f948:	ldr	r3, [sp, #52]	; 0x34
   5f94c:	str	r5, [r7, #536]	; 0x218
   5f950:	cmp	r3, #1
   5f954:	movhi	r1, r8
   5f958:	ldrls	r1, [r8, #48]	; 0x30
   5f95c:	ldr	r0, [sp, #44]	; 0x2c
   5f960:	bl	1bf18 <fputs@plt+0xada8>
   5f964:	mov	r3, r8
   5f968:	str	r5, [r7, #536]	; 0x218
   5f96c:	ldr	r2, [r3, #48]	; 0x30
   5f970:	cmp	r2, #0
   5f974:	bne	5f9c4 <fputs@plt+0x4e854>
   5f978:	ldr	r2, [sp, #40]	; 0x28
   5f97c:	ldr	r3, [r3]
   5f980:	add	r5, r5, r2, lsl #4
   5f984:	ldr	r1, [r5, #12]
   5f988:	cmp	r1, #0
   5f98c:	beq	5f9cc <fputs@plt+0x4e85c>
   5f990:	cmp	r3, #0
   5f994:	beq	5f9d0 <fputs@plt+0x4e860>
   5f998:	ldr	r3, [r3]
   5f99c:	ldr	r2, [r1]
   5f9a0:	cmp	r3, r2
   5f9a4:	beq	5f9d0 <fputs@plt+0x4e860>
   5f9a8:	str	r2, [sp]
   5f9ac:	ldr	r1, [pc, #2320]	; 602c4 <fputs@plt+0x4f154>
   5f9b0:	ldr	r2, [r5, #8]
   5f9b4:	mov	r0, r7
   5f9b8:	bl	319cc <fputs@plt+0x2085c>
   5f9bc:	str	sl, [r7, #536]	; 0x218
   5f9c0:	b	5f5c8 <fputs@plt+0x4e458>
   5f9c4:	mov	r3, r2
   5f9c8:	b	5f96c <fputs@plt+0x4e7fc>
   5f9cc:	mov	r1, r3
   5f9d0:	add	r3, r6, #4
   5f9d4:	add	r2, r6, #34	; 0x22
   5f9d8:	ldr	r0, [r7]
   5f9dc:	bl	487b8 <fputs@plt+0x37648>
   5f9e0:	ldr	r3, [sp, #52]	; 0x34
   5f9e4:	cmp	r3, #1
   5f9e8:	bhi	5fa10 <fputs@plt+0x4e8a0>
   5f9ec:	ldr	r3, [r8, #8]
   5f9f0:	ldr	r2, [sp, #28]
   5f9f4:	tst	r3, #8192	; 0x2000
   5f9f8:	mov	r1, r8
   5f9fc:	ldrne	r3, [pc, #2244]	; 602c8 <fputs@plt+0x4f158>
   5fa00:	ldreq	r3, [pc, #2244]	; 602cc <fputs@plt+0x4f15c>
   5fa04:	ldr	r0, [sp, #44]	; 0x2c
   5fa08:	str	r3, [r2, #20]
   5fa0c:	bl	1bf18 <fputs@plt+0xada8>
   5fa10:	ldr	r2, [sp, #28]
   5fa14:	mov	r3, #0
   5fa18:	str	r3, [r2, #20]
   5fa1c:	str	sl, [r7, #536]	; 0x218
   5fa20:	b	5f750 <fputs@plt+0x4e5e0>
   5fa24:	mov	r6, r3
   5fa28:	b	5f7bc <fputs@plt+0x4e64c>
   5fa2c:	mov	r2, r4
   5fa30:	mov	r1, r6
   5fa34:	mov	r0, r9
   5fa38:	bl	5f550 <fputs@plt+0x4e3e0>
   5fa3c:	cmp	r0, #0
   5fa40:	mov	r5, r0
   5fa44:	str	r0, [r4, #16]
   5fa48:	beq	5f5c8 <fputs@plt+0x4e458>
   5fa4c:	ldrh	r3, [r0, #36]	; 0x24
   5fa50:	ldr	r2, [pc, #2168]	; 602d0 <fputs@plt+0x4f160>
   5fa54:	cmp	r3, r2
   5fa58:	bne	5fa74 <fputs@plt+0x4e904>
   5fa5c:	ldr	r2, [r0]
   5fa60:	ldr	r1, [pc, #2156]	; 602d4 <fputs@plt+0x4f164>
   5fa64:	mov	r0, r9
   5fa68:	bl	319cc <fputs@plt+0x2085c>
   5fa6c:	str	r6, [r4, #16]
   5fa70:	b	5f5c8 <fputs@plt+0x4e458>
   5fa74:	add	r3, r3, #1
   5fa78:	strh	r3, [r0, #36]	; 0x24
   5fa7c:	ldrb	r3, [r0, #42]	; 0x2a
   5fa80:	tst	r3, #16
   5fa84:	bne	5fab0 <fputs@plt+0x4e940>
   5fa88:	ldrb	r3, [r4, #37]	; 0x25
   5fa8c:	tst	r3, #4
   5fa90:	beq	5faa4 <fputs@plt+0x4e934>
   5fa94:	ldr	r2, [r4, #8]
   5fa98:	ldr	r1, [pc, #2076]	; 602bc <fputs@plt+0x4f14c>
   5fa9c:	mov	r0, r9
   5faa0:	b	5f868 <fputs@plt+0x4e6f8>
   5faa4:	ldr	r3, [r0, #12]
   5faa8:	cmp	r3, #0
   5faac:	beq	5f7f8 <fputs@plt+0x4e688>
   5fab0:	mov	r1, r5
   5fab4:	mov	r0, r9
   5fab8:	bl	48adc <fputs@plt+0x3796c>
   5fabc:	subs	r2, r0, #0
   5fac0:	bne	5f5c8 <fputs@plt+0x4e458>
   5fac4:	ldr	r1, [r5, #12]
   5fac8:	ldr	r0, [sp, #24]
   5facc:	bl	22fe8 <fputs@plt+0x11e78>
   5fad0:	ldrsh	r6, [r5, #34]	; 0x22
   5fad4:	mvn	r3, #0
   5fad8:	str	r0, [r4, #20]
   5fadc:	mov	r1, r0
   5fae0:	strh	r3, [r5, #34]	; 0x22
   5fae4:	ldr	r0, [sp, #44]	; 0x2c
   5fae8:	bl	1bf18 <fputs@plt+0xada8>
   5faec:	strh	r6, [r5, #34]	; 0x22
   5faf0:	b	5f7f8 <fputs@plt+0x4e688>
   5faf4:	ldr	r3, [r4, #16]
   5faf8:	str	r3, [sp, #28]
   5fafc:	ldr	r3, [sp, #40]	; 0x28
   5fb00:	ldr	r2, [sp, #28]
   5fb04:	ldr	r3, [r3, #16]
   5fb08:	cmp	r2, #0
   5fb0c:	cmpne	r3, #0
   5fb10:	bne	5fb2c <fputs@plt+0x4e9bc>
   5fb14:	ldr	r3, [sp, #40]	; 0x28
   5fb18:	add	r4, r4, #72	; 0x48
   5fb1c:	add	r3, r3, #72	; 0x48
   5fb20:	str	r3, [sp, #40]	; 0x28
   5fb24:	add	r6, r6, #1
   5fb28:	b	5f68c <fputs@plt+0x4e51c>
   5fb2c:	ldrb	r3, [r4, #36]	; 0x24
   5fb30:	ands	fp, r3, #32
   5fb34:	movne	r2, #1
   5fb38:	moveq	r2, #0
   5fb3c:	tst	r3, #4
   5fb40:	str	r2, [sp, #44]	; 0x2c
   5fb44:	bne	5fbb0 <fputs@plt+0x4ea40>
   5fb48:	ldr	r0, [r4, #48]	; 0x30
   5fb4c:	cmp	r0, #0
   5fb50:	bne	5fc34 <fputs@plt+0x4eac4>
   5fb54:	ldr	sl, [r4, #52]	; 0x34
   5fb58:	cmp	sl, #0
   5fb5c:	ldrne	r7, [sp, #20]
   5fb60:	beq	5fb14 <fputs@plt+0x4e9a4>
   5fb64:	ldr	r3, [sl, #4]
   5fb68:	cmp	r7, r3
   5fb6c:	bge	5fb14 <fputs@plt+0x4e9a4>
   5fb70:	ldr	r3, [sl]
   5fb74:	ldr	r0, [sp, #28]
   5fb78:	ldr	r2, [r3, r7, lsl #3]
   5fb7c:	mov	r1, r2
   5fb80:	str	r2, [sp, #64]	; 0x40
   5fb84:	bl	18084 <fputs@plt+0x6f14>
   5fb88:	ldr	r2, [sp, #64]	; 0x40
   5fb8c:	subs	r3, r0, #0
   5fb90:	str	r3, [sp, #52]	; 0x34
   5fb94:	blt	5fba8 <fputs@plt+0x4ea38>
   5fb98:	ldr	r8, [sp, #20]
   5fb9c:	mov	fp, r5
   5fba0:	cmp	r6, r8
   5fba4:	bgt	5fc88 <fputs@plt+0x4eb18>
   5fba8:	ldr	r1, [pc, #1832]	; 602d8 <fputs@plt+0x4f168>
   5fbac:	b	5fa9c <fputs@plt+0x4e92c>
   5fbb0:	ldr	r3, [r4, #48]	; 0x30
   5fbb4:	cmp	r3, #0
   5fbb8:	bne	5fc00 <fputs@plt+0x4ea90>
   5fbbc:	ldr	r3, [r4, #52]	; 0x34
   5fbc0:	cmp	r3, #0
   5fbc4:	bne	5fc00 <fputs@plt+0x4ea90>
   5fbc8:	ldr	r7, [sp, #20]
   5fbcc:	ldr	r3, [sp, #28]
   5fbd0:	ldrsh	r3, [r3, #34]	; 0x22
   5fbd4:	cmp	r7, r3
   5fbd8:	bge	5fb48 <fputs@plt+0x4e9d8>
   5fbdc:	ldr	r3, [sp, #28]
   5fbe0:	ldr	r8, [sp, #20]
   5fbe4:	mov	r2, r5
   5fbe8:	ldr	r3, [r3, #4]
   5fbec:	ldr	sl, [r3, r7, lsl #4]
   5fbf0:	cmp	r6, r8
   5fbf4:	bgt	5fc0c <fputs@plt+0x4ea9c>
   5fbf8:	add	r7, r7, #1
   5fbfc:	b	5fbcc <fputs@plt+0x4ea5c>
   5fc00:	mov	r2, #0
   5fc04:	ldr	r1, [pc, #1744]	; 602dc <fputs@plt+0x4f16c>
   5fc08:	b	5fa9c <fputs@plt+0x4e92c>
   5fc0c:	ldr	r0, [r2, #24]
   5fc10:	mov	r1, sl
   5fc14:	str	r2, [sp, #52]	; 0x34
   5fc18:	bl	18084 <fputs@plt+0x6f14>
   5fc1c:	ldr	r2, [sp, #52]	; 0x34
   5fc20:	add	r2, r2, #72	; 0x48
   5fc24:	subs	r3, r0, #0
   5fc28:	bge	60234 <fputs@plt+0x4f0c4>
   5fc2c:	add	r8, r8, #1
   5fc30:	b	5fbf0 <fputs@plt+0x4ea80>
   5fc34:	ldr	r3, [r4, #52]	; 0x34
   5fc38:	cmp	r3, #0
   5fc3c:	beq	5fc50 <fputs@plt+0x4eae0>
   5fc40:	ldr	r1, [pc, #1688]	; 602e0 <fputs@plt+0x4f170>
   5fc44:	mov	r0, r9
   5fc48:	bl	319cc <fputs@plt+0x2085c>
   5fc4c:	b	5f5c8 <fputs@plt+0x4e458>
   5fc50:	cmp	fp, #0
   5fc54:	beq	5fc60 <fputs@plt+0x4eaf0>
   5fc58:	ldr	r1, [r4, #44]	; 0x2c
   5fc5c:	bl	180cc <fputs@plt+0x6f5c>
   5fc60:	ldr	r3, [sp, #32]
   5fc64:	ldr	r2, [r4, #48]	; 0x30
   5fc68:	ldr	r0, [r9]
   5fc6c:	ldr	r1, [r3, #32]
   5fc70:	bl	1fcb8 <fputs@plt+0xeb48>
   5fc74:	ldr	r3, [sp, #32]
   5fc78:	str	r0, [r3, #32]
   5fc7c:	ldr	r3, [sp, #60]	; 0x3c
   5fc80:	str	r3, [r4, #48]	; 0x30
   5fc84:	b	5fb54 <fputs@plt+0x4e9e4>
   5fc88:	ldr	r0, [fp, #24]
   5fc8c:	mov	r1, r2
   5fc90:	str	r2, [sp, #64]	; 0x40
   5fc94:	bl	18084 <fputs@plt+0x6f14>
   5fc98:	add	fp, fp, #72	; 0x48
   5fc9c:	subs	r3, r0, #0
   5fca0:	bge	6025c <fputs@plt+0x4f0ec>
   5fca4:	add	r8, r8, #1
   5fca8:	ldr	r2, [sp, #64]	; 0x40
   5fcac:	b	5fba0 <fputs@plt+0x4ea30>
   5fcb0:	ldr	r2, [sp, #56]	; 0x38
   5fcb4:	ldr	sl, [r2, #4]
   5fcb8:	mul	r2, ip, r3
   5fcbc:	ldr	r2, [sl, r2]
   5fcc0:	ldrb	r1, [r2]
   5fcc4:	cmp	r1, #158	; 0x9e
   5fcc8:	beq	60290 <fputs@plt+0x4f120>
   5fccc:	cmp	r1, #122	; 0x7a
   5fcd0:	bne	5fce4 <fputs@plt+0x4eb74>
   5fcd4:	ldr	r2, [r2, #16]
   5fcd8:	ldrb	r2, [r2]
   5fcdc:	cmp	r2, #158	; 0x9e
   5fce0:	beq	60290 <fputs@plt+0x4f120>
   5fce4:	add	r3, r3, #1
   5fce8:	b	5f6b0 <fputs@plt+0x4e540>
   5fcec:	ldr	r2, [sl]
   5fcf0:	ldrb	r3, [r2]
   5fcf4:	cmp	r3, #158	; 0x9e
   5fcf8:	beq	5fdf0 <fputs@plt+0x4ec80>
   5fcfc:	cmp	r3, #122	; 0x7a
   5fd00:	bne	5fd14 <fputs@plt+0x4eba4>
   5fd04:	ldr	r3, [r2, #16]
   5fd08:	ldrb	r3, [r3]
   5fd0c:	cmp	r3, #158	; 0x9e
   5fd10:	beq	5fda0 <fputs@plt+0x4ec30>
   5fd14:	mov	r1, r4
   5fd18:	ldr	r0, [r9]
   5fd1c:	bl	2a544 <fputs@plt+0x193d4>
   5fd20:	subs	r4, r0, #0
   5fd24:	beq	5fd5c <fputs@plt+0x4ebec>
   5fd28:	ldr	r2, [r4]
   5fd2c:	mov	r3, #20
   5fd30:	mul	r3, r3, r2
   5fd34:	ldr	r2, [r4, #4]
   5fd38:	sub	r3, r3, #20
   5fd3c:	add	r3, r2, r3
   5fd40:	ldr	r2, [sl, #4]
   5fd44:	str	r2, [r3, #4]
   5fd48:	ldr	r2, [sl, #8]
   5fd4c:	str	r2, [r3, #8]
   5fd50:	mov	r3, #0
   5fd54:	str	r3, [sl, #4]
   5fd58:	str	r3, [sl, #8]
   5fd5c:	mov	r3, #0
   5fd60:	str	r3, [sl]
   5fd64:	ldr	r3, [sp, #64]	; 0x40
   5fd68:	add	sl, sl, #20
   5fd6c:	add	r3, r3, #1
   5fd70:	str	r3, [sp, #64]	; 0x40
   5fd74:	ldr	r3, [sp, #56]	; 0x38
   5fd78:	ldr	r2, [sp, #64]	; 0x40
   5fd7c:	ldr	r3, [r3]
   5fd80:	cmp	r2, r3
   5fd84:	blt	5fcec <fputs@plt+0x4eb7c>
   5fd88:	ldr	r1, [sp, #56]	; 0x38
   5fd8c:	ldr	r0, [sp, #24]
   5fd90:	bl	1f07c <fputs@plt+0xdf0c>
   5fd94:	ldr	r3, [sp, #32]
   5fd98:	str	r4, [r3]
   5fd9c:	b	5f6b8 <fputs@plt+0x4e548>
   5fda0:	ldr	r3, [r2, #12]
   5fda4:	ldr	fp, [r3, #8]
   5fda8:	ldr	r6, [sp, #20]
   5fdac:	ldr	r3, [sp, #68]	; 0x44
   5fdb0:	str	r6, [sp, #48]	; 0x30
   5fdb4:	str	r3, [sp, #28]
   5fdb8:	ldr	r3, [sp, #36]	; 0x24
   5fdbc:	ldr	r2, [sp, #48]	; 0x30
   5fdc0:	ldr	r3, [r3]
   5fdc4:	cmp	r2, r3
   5fdc8:	blt	5fdf8 <fputs@plt+0x4ec88>
   5fdcc:	cmp	r6, #0
   5fdd0:	bne	5fd64 <fputs@plt+0x4ebf4>
   5fdd4:	cmp	fp, #0
   5fdd8:	beq	60160 <fputs@plt+0x4eff0>
   5fddc:	mov	r2, fp
   5fde0:	ldr	r1, [pc, #1276]	; 602e4 <fputs@plt+0x4f174>
   5fde4:	mov	r0, r9
   5fde8:	bl	319cc <fputs@plt+0x2085c>
   5fdec:	b	5fd64 <fputs@plt+0x4ebf4>
   5fdf0:	mov	fp, #0
   5fdf4:	b	5fda8 <fputs@plt+0x4ec38>
   5fdf8:	ldr	r3, [sp, #28]
   5fdfc:	ldr	r3, [r3, #16]
   5fe00:	str	r3, [sp, #60]	; 0x3c
   5fe04:	ldr	r3, [sp, #28]
   5fe08:	ldr	r5, [r3, #20]
   5fe0c:	ldr	r3, [r3, #12]
   5fe10:	cmp	r3, #0
   5fe14:	str	r3, [sp, #44]	; 0x2c
   5fe18:	ldreq	r3, [sp, #60]	; 0x3c
   5fe1c:	ldreq	r3, [r3]
   5fe20:	streq	r3, [sp, #44]	; 0x2c
   5fe24:	ldr	r3, [sp, #24]
   5fe28:	ldrb	r3, [r3, #69]	; 0x45
   5fe2c:	cmp	r3, #0
   5fe30:	bne	5fdcc <fputs@plt+0x4ec5c>
   5fe34:	cmp	r5, #0
   5fe38:	beq	5fe48 <fputs@plt+0x4ecd8>
   5fe3c:	ldr	r2, [r5, #8]
   5fe40:	tst	r2, #1024	; 0x400
   5fe44:	bne	5fe94 <fputs@plt+0x4ed24>
   5fe48:	cmp	fp, #0
   5fe4c:	beq	5fe64 <fputs@plt+0x4ecf4>
   5fe50:	ldr	r1, [sp, #44]	; 0x2c
   5fe54:	mov	r0, fp
   5fe58:	bl	14c44 <fputs@plt+0x3ad4>
   5fe5c:	cmp	r0, #0
   5fe60:	bne	5feb4 <fputs@plt+0x4ed44>
   5fe64:	ldr	r3, [sp, #60]	; 0x3c
   5fe68:	ldr	r0, [sp, #24]
   5fe6c:	ldr	r1, [r3, #64]	; 0x40
   5fe70:	bl	18040 <fputs@plt+0x6ed0>
   5fe74:	cmp	r0, #0
   5fe78:	ldrge	r3, [sp, #24]
   5fe7c:	ldrge	r3, [r3, #16]
   5fe80:	ldrge	r3, [r3, r0, lsl #4]
   5fe84:	ldrlt	r3, [pc, #1116]	; 602e8 <fputs@plt+0x4f178>
   5fe88:	str	r3, [sp, #52]	; 0x34
   5fe8c:	mov	r5, #0
   5fe90:	b	5fe98 <fputs@plt+0x4ed28>
   5fe94:	str	r3, [sp, #52]	; 0x34
   5fe98:	ldr	r3, [sp, #20]
   5fe9c:	str	r3, [sp, #40]	; 0x28
   5fea0:	ldr	r3, [sp, #60]	; 0x3c
   5fea4:	ldr	r2, [sp, #40]	; 0x28
   5fea8:	ldrsh	r3, [r3, #34]	; 0x22
   5feac:	cmp	r2, r3
   5feb0:	blt	5fed0 <fputs@plt+0x4ed60>
   5feb4:	ldr	r3, [sp, #48]	; 0x30
   5feb8:	add	r3, r3, #1
   5febc:	str	r3, [sp, #48]	; 0x30
   5fec0:	ldr	r3, [sp, #28]
   5fec4:	add	r3, r3, #72	; 0x48
   5fec8:	str	r3, [sp, #28]
   5fecc:	b	5fdb8 <fputs@plt+0x4ec48>
   5fed0:	ldr	r3, [sp, #40]	; 0x28
   5fed4:	cmp	fp, #0
   5fed8:	cmpne	r5, #0
   5fedc:	lsl	r7, r3, #4
   5fee0:	ldr	r3, [sp, #60]	; 0x3c
   5fee4:	ldr	r8, [r3, #4]
   5fee8:	add	r3, r8, r7
   5feec:	str	r3, [sp, #76]	; 0x4c
   5fef0:	beq	5ff24 <fputs@plt+0x4edb4>
   5fef4:	ldr	r3, [r5]
   5fef8:	mov	r2, #20
   5fefc:	ldr	r0, [r3, #4]
   5ff00:	ldr	r3, [sp, #40]	; 0x28
   5ff04:	mla	r0, r2, r3, r0
   5ff08:	mov	r3, #0
   5ff0c:	mov	r2, fp
   5ff10:	mov	r1, r3
   5ff14:	ldr	r0, [r0, #8]
   5ff18:	bl	25b58 <fputs@plt+0x149e8>
   5ff1c:	cmp	r0, #0
   5ff20:	beq	60130 <fputs@plt+0x4efc0>
   5ff24:	ldr	r3, [sp, #32]
   5ff28:	ldr	r3, [r3, #8]
   5ff2c:	tst	r3, #65536	; 0x10000
   5ff30:	bne	5ff44 <fputs@plt+0x4edd4>
   5ff34:	add	r3, r8, r7
   5ff38:	ldrb	r3, [r3, #15]
   5ff3c:	tst	r3, #2
   5ff40:	bne	60130 <fputs@plt+0x4efc0>
   5ff44:	ldr	r3, [sp, #48]	; 0x30
   5ff48:	ldr	r6, [r8, r7]
   5ff4c:	cmp	r3, #0
   5ff50:	movle	r3, #0
   5ff54:	movgt	r3, #1
   5ff58:	cmp	fp, #0
   5ff5c:	movne	r3, #0
   5ff60:	cmp	r3, #0
   5ff64:	beq	5ffc0 <fputs@plt+0x4ee50>
   5ff68:	ldr	r3, [sp, #28]
   5ff6c:	ldrb	r3, [r3, #36]	; 0x24
   5ff70:	tst	r3, #4
   5ff74:	beq	5ffa8 <fputs@plt+0x4ee38>
   5ff78:	ldr	r8, [sp, #36]	; 0x24
   5ff7c:	ldr	r7, [sp, #20]
   5ff80:	mov	r1, r6
   5ff84:	ldr	r0, [r8, #24]
   5ff88:	bl	18084 <fputs@plt+0x6f14>
   5ff8c:	cmp	r0, #0
   5ff90:	bge	6012c <fputs@plt+0x4efbc>
   5ff94:	ldr	r3, [sp, #48]	; 0x30
   5ff98:	add	r7, r7, #1
   5ff9c:	cmp	r3, r7
   5ffa0:	add	r8, r8, #72	; 0x48
   5ffa4:	bgt	5ff80 <fputs@plt+0x4ee10>
   5ffa8:	ldr	r3, [sp, #28]
   5ffac:	mov	r1, r6
   5ffb0:	ldr	r0, [r3, #52]	; 0x34
   5ffb4:	bl	17a48 <fputs@plt+0x68d8>
   5ffb8:	cmp	r0, #0
   5ffbc:	bge	6012c <fputs@plt+0x4efbc>
   5ffc0:	mov	r2, r6
   5ffc4:	mov	r1, #27
   5ffc8:	ldr	r0, [sp, #24]
   5ffcc:	bl	1fdf8 <fputs@plt+0xec88>
   5ffd0:	ldr	r3, [sp, #72]	; 0x48
   5ffd4:	cmp	r3, #4
   5ffd8:	mov	r7, r0
   5ffdc:	beq	5fff0 <fputs@plt+0x4ee80>
   5ffe0:	ldr	r3, [sp, #36]	; 0x24
   5ffe4:	ldr	r3, [r3]
   5ffe8:	cmp	r3, #1
   5ffec:	ble	6013c <fputs@plt+0x4efcc>
   5fff0:	ldr	r2, [sp, #44]	; 0x2c
   5fff4:	mov	r1, #27
   5fff8:	ldr	r0, [sp, #24]
   5fffc:	bl	1fdf8 <fputs@plt+0xec88>
   60000:	mov	r8, #0
   60004:	mov	r3, r7
   60008:	str	r8, [sp]
   6000c:	mov	r1, #122	; 0x7a
   60010:	mov	r2, r0
   60014:	mov	r0, r9
   60018:	bl	32074 <fputs@plt+0x20f04>
   6001c:	ldr	r3, [sp, #52]	; 0x34
   60020:	cmp	r3, r8
   60024:	mov	r7, r0
   60028:	beq	60058 <fputs@plt+0x4eee8>
   6002c:	mov	r2, r3
   60030:	mov	r1, #27
   60034:	ldr	r0, [sp, #24]
   60038:	bl	1fdf8 <fputs@plt+0xec88>
   6003c:	mov	r3, r7
   60040:	str	r8, [sp]
   60044:	mov	r1, #122	; 0x7a
   60048:	mov	r2, r0
   6004c:	mov	r0, r9
   60050:	bl	32074 <fputs@plt+0x20f04>
   60054:	mov	r7, r0
   60058:	ldr	r3, [sp, #72]	; 0x48
   6005c:	cmp	r3, #4
   60060:	bne	6013c <fputs@plt+0x4efcc>
   60064:	mov	r3, r6
   60068:	ldr	r2, [sp, #44]	; 0x2c
   6006c:	ldr	r1, [pc, #632]	; 602ec <fputs@plt+0x4f17c>
   60070:	ldr	r0, [sp, #24]
   60074:	bl	38c54 <fputs@plt+0x27ae4>
   60078:	mov	r6, r0
   6007c:	mov	r8, r0
   60080:	mov	r1, r4
   60084:	mov	r2, r7
   60088:	ldr	r0, [r9]
   6008c:	bl	2a544 <fputs@plt+0x193d4>
   60090:	str	r6, [sp, #80]	; 0x50
   60094:	mov	r4, r0
   60098:	mov	r0, r6
   6009c:	bl	18f64 <fputs@plt+0x7df4>
   600a0:	mov	r3, #0
   600a4:	add	r2, sp, #80	; 0x50
   600a8:	mov	r1, r4
   600ac:	str	r0, [sp, #84]	; 0x54
   600b0:	mov	r0, r9
   600b4:	bl	1fa98 <fputs@plt+0xe928>
   600b8:	cmp	r4, #0
   600bc:	beq	60120 <fputs@plt+0x4efb0>
   600c0:	ldr	r3, [sp, #32]
   600c4:	ldr	r3, [r3, #8]
   600c8:	tst	r3, #1024	; 0x400
   600cc:	beq	60120 <fputs@plt+0x4efb0>
   600d0:	ldr	r7, [r4]
   600d4:	mov	r3, #20
   600d8:	cmp	r5, #0
   600dc:	mul	r7, r3, r7
   600e0:	sub	r3, r7, #20
   600e4:	ldr	r7, [r4, #4]
   600e8:	add	r7, r7, r3
   600ec:	beq	60144 <fputs@plt+0x4efd4>
   600f0:	ldr	r3, [r5]
   600f4:	ldr	r2, [sp, #40]	; 0x28
   600f8:	mov	r1, #20
   600fc:	ldr	r3, [r3, #4]
   60100:	ldr	r0, [sp, #24]
   60104:	mla	r3, r1, r2, r3
   60108:	ldr	r1, [r3, #8]
   6010c:	bl	20d6c <fputs@plt+0xfbfc>
   60110:	ldrb	r3, [r7, #13]
   60114:	str	r0, [r7, #8]
   60118:	orr	r3, r3, #2
   6011c:	strb	r3, [r7, #13]
   60120:	mov	r1, r8
   60124:	ldr	r0, [sp, #24]
   60128:	bl	1e0ec <fputs@plt+0xcf7c>
   6012c:	mov	r6, #1
   60130:	ldr	r3, [sp, #40]	; 0x28
   60134:	add	r3, r3, #1
   60138:	b	5fe9c <fputs@plt+0x4ed2c>
   6013c:	mov	r8, #0
   60140:	b	60080 <fputs@plt+0x4ef10>
   60144:	str	r6, [sp]
   60148:	ldr	r3, [sp, #44]	; 0x2c
   6014c:	ldr	r2, [sp, #52]	; 0x34
   60150:	ldr	r1, [pc, #408]	; 602f0 <fputs@plt+0x4f180>
   60154:	ldr	r0, [sp, #24]
   60158:	bl	38c54 <fputs@plt+0x27ae4>
   6015c:	b	60110 <fputs@plt+0x4efa0>
   60160:	ldr	r1, [pc, #396]	; 602f4 <fputs@plt+0x4f184>
   60164:	mov	r0, r9
   60168:	bl	319cc <fputs@plt+0x2085c>
   6016c:	b	5fd64 <fputs@plt+0x4ebf4>
   60170:	mov	r3, #1
   60174:	b	5f5cc <fputs@plt+0x4e45c>
   60178:	ldr	fp, [r7]
   6017c:	mov	r2, #72	; 0x48
   60180:	mov	r3, #0
   60184:	mov	r0, fp
   60188:	bl	205a0 <fputs@plt+0xf430>
   6018c:	cmp	r0, #0
   60190:	mov	r6, r0
   60194:	str	r0, [r4, #16]
   60198:	beq	5f5c8 <fputs@plt+0x4e458>
   6019c:	mov	r3, #1
   601a0:	strh	r3, [r6, #36]	; 0x24
   601a4:	ldr	r3, [sp, #28]
   601a8:	mov	r0, fp
   601ac:	ldr	r1, [r3, #8]
   601b0:	bl	20d6c <fputs@plt+0xfbfc>
   601b4:	mvn	r3, #0
   601b8:	strh	r3, [r6, #32]
   601bc:	mov	r3, #200	; 0xc8
   601c0:	strh	r3, [r6, #38]	; 0x26
   601c4:	ldrb	r3, [r6, #42]	; 0x2a
   601c8:	mov	r2, sl
   601cc:	orr	r3, r3, #66	; 0x42
   601d0:	strb	r3, [r6, #42]	; 0x2a
   601d4:	ldr	r3, [sp, #28]
   601d8:	ldr	r1, [r3, #16]
   601dc:	str	r0, [r6]
   601e0:	mov	r0, fp
   601e4:	bl	22fe8 <fputs@plt+0x11e78>
   601e8:	str	r0, [r4, #20]
   601ec:	ldrb	r3, [fp, #69]	; 0x45
   601f0:	mov	r8, r0
   601f4:	cmp	r3, #0
   601f8:	bne	5f5c8 <fputs@plt+0x4e458>
   601fc:	ldrb	r3, [r0, #4]
   60200:	sub	r3, r3, #115	; 0x73
   60204:	uxtb	r3, r3
   60208:	cmp	r3, #1
   6020c:	str	r3, [sp, #52]	; 0x34
   60210:	bls	5f8a4 <fputs@plt+0x4e734>
   60214:	ldrh	r3, [r6, #36]	; 0x24
   60218:	cmp	r3, #2
   6021c:	bls	5f938 <fputs@plt+0x4e7c8>
   60220:	ldr	r3, [sp, #40]	; 0x28
   60224:	ldr	r1, [pc, #204]	; 602f8 <fputs@plt+0x4f188>
   60228:	add	r5, r5, r3, lsl #4
   6022c:	ldr	r2, [r5, #8]
   60230:	b	5f864 <fputs@plt+0x4e6f4>
   60234:	ldr	r2, [sp, #48]	; 0x30
   60238:	stm	sp, {r6, r7}
   6023c:	str	r2, [sp, #12]
   60240:	ldr	r2, [sp, #44]	; 0x2c
   60244:	mov	r1, r5
   60248:	str	r2, [sp, #8]
   6024c:	mov	r0, r9
   60250:	mov	r2, r8
   60254:	bl	320f8 <fputs@plt+0x20f88>
   60258:	b	5fbf8 <fputs@plt+0x4ea88>
   6025c:	ldr	r2, [sp, #48]	; 0x30
   60260:	str	r6, [sp]
   60264:	str	r2, [sp, #12]
   60268:	ldr	r2, [sp, #44]	; 0x2c
   6026c:	mov	r1, r5
   60270:	str	r2, [sp, #8]
   60274:	ldr	r2, [sp, #52]	; 0x34
   60278:	mov	r0, r9
   6027c:	str	r2, [sp, #4]
   60280:	mov	r2, r8
   60284:	bl	320f8 <fputs@plt+0x20f88>
   60288:	add	r7, r7, #1
   6028c:	b	5fb64 <fputs@plt+0x4e9f4>
   60290:	ldr	r3, [r9]
   60294:	mov	r4, #0
   60298:	ldr	r3, [r3, #24]
   6029c:	and	r3, r3, #68	; 0x44
   602a0:	str	r3, [sp, #72]	; 0x48
   602a4:	ldr	r3, [sp, #20]
   602a8:	str	r3, [sp, #64]	; 0x40
   602ac:	b	5fd74 <fputs@plt+0x4ec04>
   602b0:	andeq	r8, r1, r4, asr r1
   602b4:	andeq	r9, r7, ip, asr #24
   602b8:	andeq	r9, r7, r9, asr #22
   602bc:	andeq	r9, r7, r2, lsl #21
   602c0:	andeq	r9, r7, r4, asr #21
   602c4:	ldrdeq	r9, [r7], -fp
   602c8:	andeq	r9, r7, r1, lsl #22
   602cc:	andeq	r9, r7, r3, lsr #22
   602d0:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   602d4:	andeq	r9, r7, r6, asr fp
   602d8:	andeq	r9, r7, r6, ror #23
   602dc:	andeq	r9, r7, sp, ror fp
   602e0:	andeq	r9, r7, pc, lsr #23
   602e4:	andeq	r9, r7, r6, lsr #24
   602e8:	andeq	r7, r7, pc, lsl r9
   602ec:	andeq	sl, r7, r5, lsr #28
   602f0:			; <UNDEFINED> instruction: 0x000784bd
   602f4:	andeq	r9, r7, r8, lsr ip
   602f8:	muleq	r7, r9, sl
   602fc:	push	{r4, r5, r6, r7, r8, lr}
   60300:	add	r7, r1, #8
   60304:	mov	r5, r1
   60308:	mov	r2, r7
   6030c:	mov	r1, #0
   60310:	mov	r6, r0
   60314:	bl	5f550 <fputs@plt+0x4e3e0>
   60318:	ldr	r1, [r5, #24]
   6031c:	mov	r4, r0
   60320:	ldr	r0, [r6]
   60324:	bl	1ed08 <fputs@plt+0xdb98>
   60328:	cmp	r4, #0
   6032c:	str	r4, [r5, #24]
   60330:	ldrhne	r3, [r4, #36]	; 0x24
   60334:	mov	r1, r7
   60338:	mov	r0, r6
   6033c:	addne	r3, r3, #1
   60340:	strhne	r3, [r4, #36]	; 0x24
   60344:	bl	31cd0 <fputs@plt+0x20b60>
   60348:	cmp	r0, #0
   6034c:	moveq	r0, r4
   60350:	movne	r0, #0
   60354:	pop	{r4, r5, r6, r7, r8, pc}
   60358:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6035c:	sub	sp, sp, #68	; 0x44
   60360:	ldr	r7, [r0]
   60364:	ldr	ip, [r7, #24]
   60368:	tst	ip, #524288	; 0x80000
   6036c:	beq	604d0 <fputs@plt+0x4f360>
   60370:	str	r3, [sp, #36]	; 0x24
   60374:	ldrb	r3, [r0, #442]	; 0x1ba
   60378:	mov	r8, r1
   6037c:	mov	r5, r0
   60380:	ldr	r1, [r1, #64]	; 0x40
   60384:	mov	r0, r7
   60388:	str	r3, [sp, #40]	; 0x28
   6038c:	str	r2, [sp, #32]
   60390:	bl	18040 <fputs@plt+0x6ed0>
   60394:	ldr	r3, [r7, #16]
   60398:	ldr	r4, [r8, #16]
   6039c:	ldr	r3, [r3, r0, lsl #4]
   603a0:	str	r0, [sp, #28]
   603a4:	str	r3, [sp, #44]	; 0x2c
   603a8:	cmp	r4, #0
   603ac:	bne	60468 <fputs@plt+0x4f2f8>
   603b0:	mov	r0, r8
   603b4:	bl	17f70 <fputs@plt+0x6e00>
   603b8:	add	fp, sp, #60	; 0x3c
   603bc:	mov	r6, r0
   603c0:	cmp	r6, #0
   603c4:	beq	604d0 <fputs@plt+0x4f360>
   603c8:	ldr	r3, [sp, #104]	; 0x68
   603cc:	str	r4, [sp, #56]	; 0x38
   603d0:	cmp	r3, #0
   603d4:	str	r4, [sp, #60]	; 0x3c
   603d8:	beq	603f8 <fputs@plt+0x4f288>
   603dc:	ldr	r3, [sp, #108]	; 0x6c
   603e0:	ldr	r2, [sp, #104]	; 0x68
   603e4:	mov	r1, r6
   603e8:	mov	r0, r8
   603ec:	bl	17f80 <fputs@plt+0x6e10>
   603f0:	cmp	r0, #0
   603f4:	beq	60460 <fputs@plt+0x4f2f0>
   603f8:	ldrb	r3, [r6, #24]
   603fc:	cmp	r3, #0
   60400:	bne	60428 <fputs@plt+0x4f2b8>
   60404:	ldr	r3, [r7, #24]
   60408:	tst	r3, #16777216	; 0x1000000
   6040c:	bne	60428 <fputs@plt+0x4f2b8>
   60410:	ldr	r3, [r5, #416]	; 0x1a0
   60414:	cmp	r3, #0
   60418:	bne	60428 <fputs@plt+0x4f2b8>
   6041c:	ldrb	r3, [r5, #20]
   60420:	cmp	r3, #0
   60424:	beq	60460 <fputs@plt+0x4f2f0>
   60428:	mov	r2, r6
   6042c:	str	fp, [sp]
   60430:	add	r3, sp, #56	; 0x38
   60434:	mov	r1, r8
   60438:	mov	r0, r5
   6043c:	bl	33498 <fputs@plt+0x22328>
   60440:	subs	r2, r0, #0
   60444:	beq	60738 <fputs@plt+0x4f5c8>
   60448:	ldr	r3, [sp, #40]	; 0x28
   6044c:	cmp	r3, #0
   60450:	beq	604d0 <fputs@plt+0x4f360>
   60454:	ldrb	r3, [r7, #69]	; 0x45
   60458:	cmp	r3, #0
   6045c:	bne	604d0 <fputs@plt+0x4f360>
   60460:	ldr	r6, [r6, #12]
   60464:	b	603c0 <fputs@plt+0x4f250>
   60468:	ldr	r3, [sp, #104]	; 0x68
   6046c:	mov	r6, #0
   60470:	cmp	r3, r6
   60474:	str	r6, [sp, #52]	; 0x34
   60478:	str	r6, [sp, #56]	; 0x38
   6047c:	beq	6049c <fputs@plt+0x4f32c>
   60480:	ldr	r1, [r4, #8]
   60484:	ldr	r0, [r8]
   60488:	bl	259f8 <fputs@plt+0x14888>
   6048c:	cmp	r0, r6
   60490:	movne	r3, r4
   60494:	ldrne	r1, [r4, #20]
   60498:	bne	60518 <fputs@plt+0x4f3a8>
   6049c:	ldrb	r1, [r5, #442]	; 0x1ba
   604a0:	cmp	r1, #0
   604a4:	beq	60528 <fputs@plt+0x4f3b8>
   604a8:	ldr	r2, [sp, #44]	; 0x2c
   604ac:	ldr	r1, [r4, #8]
   604b0:	mov	r0, r7
   604b4:	bl	174fc <fputs@plt+0x638c>
   604b8:	cmp	r0, #0
   604bc:	mov	r6, r0
   604c0:	bne	6053c <fputs@plt+0x4f3cc>
   604c4:	ldr	r3, [sp, #40]	; 0x28
   604c8:	cmp	r3, #0
   604cc:	bne	6064c <fputs@plt+0x4f4dc>
   604d0:	add	sp, sp, #68	; 0x44
   604d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   604d8:	ldr	r0, [r3, #36]	; 0x24
   604dc:	ldr	r2, [sp, #104]	; 0x68
   604e0:	ldr	r2, [r2, r0, lsl #2]
   604e4:	cmp	r2, #0
   604e8:	bge	6049c <fputs@plt+0x4f32c>
   604ec:	ldrsh	r2, [r8, #32]
   604f0:	ldr	ip, [sp, #108]	; 0x6c
   604f4:	add	r3, r3, #8
   604f8:	cmp	ip, #0
   604fc:	sub	r2, r2, r0
   60500:	clz	r2, r2
   60504:	lsr	r2, r2, #5
   60508:	moveq	r2, #0
   6050c:	cmp	r2, #0
   60510:	bne	6049c <fputs@plt+0x4f32c>
   60514:	add	r6, r6, #1
   60518:	cmp	r6, r1
   6051c:	blt	604d8 <fputs@plt+0x4f368>
   60520:	ldr	r4, [r4, #4]
   60524:	b	603a8 <fputs@plt+0x4f238>
   60528:	ldr	r3, [sp, #44]	; 0x2c
   6052c:	ldr	r2, [r4, #8]
   60530:	mov	r0, r5
   60534:	bl	5f324 <fputs@plt+0x4e1b4>
   60538:	b	604b8 <fputs@plt+0x4f348>
   6053c:	add	r3, sp, #56	; 0x38
   60540:	str	r3, [sp]
   60544:	mov	r1, r0
   60548:	add	r3, sp, #52	; 0x34
   6054c:	mov	r2, r4
   60550:	mov	r0, r5
   60554:	bl	33498 <fputs@plt+0x22328>
   60558:	subs	fp, r0, #0
   6055c:	bne	604c4 <fputs@plt+0x4f354>
   60560:	ldr	r9, [sp, #56]	; 0x38
   60564:	mov	sl, fp
   60568:	cmp	r9, #0
   6056c:	addeq	r9, sp, #60	; 0x3c
   60570:	ldreq	r3, [r4, #36]	; 0x24
   60574:	streq	r3, [sp, #60]	; 0x3c
   60578:	ldr	r3, [r4, #20]
   6057c:	cmp	sl, r3
   60580:	blt	606d0 <fputs@plt+0x4f560>
   60584:	ldr	r3, [r6]
   60588:	ldr	r1, [sp, #28]
   6058c:	str	r3, [sp]
   60590:	mov	r0, r5
   60594:	mov	r3, #0
   60598:	ldr	r2, [r6, #28]
   6059c:	bl	28d38 <fputs@plt+0x17bc8>
   605a0:	ldr	r3, [r5, #72]	; 0x48
   605a4:	add	r3, r3, #1
   605a8:	str	r3, [r5, #72]	; 0x48
   605ac:	ldr	r3, [sp, #32]
   605b0:	cmp	r3, #0
   605b4:	beq	605e4 <fputs@plt+0x4f474>
   605b8:	mvn	r3, #0
   605bc:	str	r3, [sp, #12]
   605c0:	ldr	r3, [sp, #32]
   605c4:	str	fp, [sp, #16]
   605c8:	str	r3, [sp, #8]
   605cc:	stm	sp, {r4, r9}
   605d0:	ldr	r3, [sp, #52]	; 0x34
   605d4:	mov	r2, r6
   605d8:	ldr	r1, [sp, #28]
   605dc:	mov	r0, r5
   605e0:	bl	33c90 <fputs@plt+0x22b20>
   605e4:	ldr	r3, [sp, #36]	; 0x24
   605e8:	cmp	r3, #0
   605ec:	beq	6063c <fputs@plt+0x4f4cc>
   605f0:	ldr	r3, [r5, #416]	; 0x1a0
   605f4:	cmp	r3, #0
   605f8:	moveq	r3, r5
   605fc:	ldr	r3, [r3, #532]	; 0x214
   60600:	cmp	r3, #0
   60604:	beq	60848 <fputs@plt+0x4f6d8>
   60608:	ldr	r3, [r3]
   6060c:	ldr	r2, [r4, #28]
   60610:	cmp	r3, r2
   60614:	bne	60624 <fputs@plt+0x4f4b4>
   60618:	ldrb	r2, [r4, #25]
   6061c:	cmp	r2, #7
   60620:	beq	6063c <fputs@plt+0x4f4cc>
   60624:	ldr	r2, [r4, #32]
   60628:	cmp	r3, r2
   6062c:	bne	60848 <fputs@plt+0x4f6d8>
   60630:	ldrb	r3, [r4, #26]
   60634:	cmp	r3, #7
   60638:	bne	60848 <fputs@plt+0x4f6d8>
   6063c:	ldr	r1, [sp, #56]	; 0x38
   60640:	mov	r0, r7
   60644:	bl	1e0ec <fputs@plt+0xcf7c>
   60648:	b	60520 <fputs@plt+0x4f3b0>
   6064c:	ldrb	r3, [r7, #69]	; 0x45
   60650:	cmp	r3, #0
   60654:	bne	604d0 <fputs@plt+0x4f360>
   60658:	cmp	r6, #0
   6065c:	bne	60520 <fputs@plt+0x4f3b0>
   60660:	mov	r0, r5
   60664:	bl	28f9c <fputs@plt+0x17e2c>
   60668:	ldr	r9, [r4, #20]
   6066c:	mov	fp, #76	; 0x4c
   60670:	ldr	r3, [r0, #32]
   60674:	mov	sl, r0
   60678:	add	r9, r9, r3
   6067c:	add	r9, r9, #1
   60680:	ldr	r3, [r4, #20]
   60684:	cmp	r6, r3
   60688:	blt	606a4 <fputs@plt+0x4f534>
   6068c:	mvn	r3, #0
   60690:	ldrb	r2, [r4, #24]
   60694:	mov	r1, #135	; 0x87
   60698:	mov	r0, sl
   6069c:	bl	29404 <fputs@plt+0x18294>
   606a0:	b	60520 <fputs@plt+0x4f3b0>
   606a4:	add	r3, r4, r6, lsl #3
   606a8:	mov	r1, fp
   606ac:	ldr	r2, [r3, #36]	; 0x24
   606b0:	ldr	r3, [sp, #32]
   606b4:	mov	r0, sl
   606b8:	add	r2, r3, r2
   606bc:	add	r2, r2, #1
   606c0:	mov	r3, r9
   606c4:	bl	29404 <fputs@plt+0x18294>
   606c8:	add	r6, r6, #1
   606cc:	b	60680 <fputs@plt+0x4f510>
   606d0:	ldrsh	r3, [r8, #32]
   606d4:	ldr	r2, [r9, sl, lsl #2]
   606d8:	cmp	r2, r3
   606dc:	mvneq	r3, #0
   606e0:	streq	r3, [r9, sl, lsl #2]
   606e4:	ldr	r3, [r7, #296]	; 0x128
   606e8:	cmp	r3, #0
   606ec:	beq	60730 <fputs@plt+0x4f5c0>
   606f0:	ldr	r3, [sp, #52]	; 0x34
   606f4:	ldr	r1, [r6, #4]
   606f8:	cmp	r3, #0
   606fc:	mov	r0, r5
   60700:	ldrne	r2, [r3, #4]
   60704:	lslne	r3, sl, #1
   60708:	ldrsheq	r2, [r6, #32]
   6070c:	ldrshne	r2, [r2, r3]
   60710:	ldr	r3, [sp, #28]
   60714:	lsl	r2, r2, #4
   60718:	ldr	r2, [r1, r2]
   6071c:	ldr	r1, [r6]
   60720:	bl	37db0 <fputs@plt+0x26c40>
   60724:	sub	fp, r0, #2
   60728:	clz	fp, fp
   6072c:	lsr	fp, fp, #5
   60730:	add	sl, sl, #1
   60734:	b	60578 <fputs@plt+0x4f408>
   60738:	mov	r3, r4
   6073c:	mov	r1, r2
   60740:	mov	r0, r7
   60744:	bl	2a050 <fputs@plt+0x18ee0>
   60748:	subs	r9, r0, #0
   6074c:	beq	60838 <fputs@plt+0x4f6c8>
   60750:	ldr	r3, [r6]
   60754:	str	r3, [r9, #24]
   60758:	ldr	r2, [r3]
   6075c:	str	r2, [r9, #16]
   60760:	ldrh	r2, [r3, #36]	; 0x24
   60764:	add	r2, r2, #1
   60768:	strh	r2, [r3, #36]	; 0x24
   6076c:	ldr	r3, [r5, #72]	; 0x48
   60770:	add	r2, r3, #1
   60774:	str	r2, [r5, #72]	; 0x48
   60778:	str	r3, [r9, #52]	; 0x34
   6077c:	ldr	r3, [sp, #36]	; 0x24
   60780:	cmp	r3, #0
   60784:	beq	607b8 <fputs@plt+0x4f648>
   60788:	mvn	r3, #0
   6078c:	str	r3, [sp, #12]
   60790:	ldr	r3, [sp, #36]	; 0x24
   60794:	str	r6, [sp]
   60798:	str	r3, [sp, #8]
   6079c:	ldr	r3, [sp, #60]	; 0x3c
   607a0:	mov	r2, r8
   607a4:	str	r3, [sp, #4]
   607a8:	mov	r1, r9
   607ac:	ldr	r3, [sp, #56]	; 0x38
   607b0:	mov	r0, r5
   607b4:	bl	564b4 <fputs@plt+0x45344>
   607b8:	ldr	r3, [sp, #32]
   607bc:	cmp	r3, #0
   607c0:	beq	60828 <fputs@plt+0x4f6b8>
   607c4:	ldr	r3, [sp, #104]	; 0x68
   607c8:	mov	r2, r8
   607cc:	cmp	r3, #0
   607d0:	moveq	r3, r6
   607d4:	addne	r3, r6, #1
   607d8:	mov	r1, r9
   607dc:	ldrb	sl, [r3, #25]
   607e0:	mov	r3, #1
   607e4:	str	r3, [sp, #12]
   607e8:	ldr	r3, [sp, #32]
   607ec:	str	r6, [sp]
   607f0:	str	r3, [sp, #8]
   607f4:	ldr	r3, [sp, #60]	; 0x3c
   607f8:	mov	r0, r5
   607fc:	str	r3, [sp, #4]
   60800:	ldr	r3, [sp, #56]	; 0x38
   60804:	bl	564b4 <fputs@plt+0x45344>
   60808:	ldrb	r3, [r6, #24]
   6080c:	cmp	r3, #0
   60810:	bne	60828 <fputs@plt+0x4f6b8>
   60814:	sub	sl, sl, #7
   60818:	tst	sl, #253	; 0xfd
   6081c:	beq	60828 <fputs@plt+0x4f6b8>
   60820:	mov	r0, r5
   60824:	bl	17afc <fputs@plt+0x698c>
   60828:	str	r4, [r9, #16]
   6082c:	mov	r1, r9
   60830:	mov	r0, r7
   60834:	bl	1ee7c <fputs@plt+0xdd0c>
   60838:	ldr	r1, [sp, #60]	; 0x3c
   6083c:	mov	r0, r7
   60840:	bl	1e0ec <fputs@plt+0xcf7c>
   60844:	b	60460 <fputs@plt+0x4f2f0>
   60848:	mov	r3, #1
   6084c:	str	r3, [sp, #12]
   60850:	ldr	r3, [sp, #36]	; 0x24
   60854:	str	fp, [sp, #16]
   60858:	str	r3, [sp, #8]
   6085c:	stm	sp, {r4, r9}
   60860:	ldr	r3, [sp, #52]	; 0x34
   60864:	mov	r2, r6
   60868:	ldr	r1, [sp, #28]
   6086c:	mov	r0, r5
   60870:	bl	33c90 <fputs@plt+0x22b20>
   60874:	b	6063c <fputs@plt+0x4f4cc>
   60878:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6087c:	sub	sp, sp, #212	; 0xd4
   60880:	str	r3, [sp, #116]	; 0x74
   60884:	mov	r3, #0
   60888:	str	r3, [sp, #160]	; 0xa0
   6088c:	str	r3, [sp, #164]	; 0xa4
   60890:	ldr	r3, [r0]
   60894:	str	r1, [sp, #88]	; 0x58
   60898:	str	r3, [sp, #60]	; 0x3c
   6089c:	ldr	r3, [r0, #68]	; 0x44
   608a0:	str	r2, [sp, #48]	; 0x30
   608a4:	cmp	r3, #0
   608a8:	beq	60904 <fputs@plt+0x4f794>
   608ac:	mov	r3, #0
   608b0:	str	r3, [sp, #40]	; 0x28
   608b4:	ldr	r3, [sp, #164]	; 0xa4
   608b8:	ldr	r1, [sp, #40]	; 0x28
   608bc:	cmp	r3, #0
   608c0:	ldr	r0, [sp, #60]	; 0x3c
   608c4:	ldrne	r2, [sp, #160]	; 0xa0
   608c8:	strne	r2, [r3, #496]	; 0x1f0
   608cc:	movne	r3, #0
   608d0:	strne	r3, [sp, #164]	; 0xa4
   608d4:	bl	1e0ec <fputs@plt+0xcf7c>
   608d8:	ldr	r1, [sp, #88]	; 0x58
   608dc:	ldr	r0, [sp, #60]	; 0x3c
   608e0:	bl	1ee7c <fputs@plt+0xdd0c>
   608e4:	ldr	r1, [sp, #48]	; 0x30
   608e8:	ldr	r0, [sp, #60]	; 0x3c
   608ec:	bl	1f07c <fputs@plt+0xdf0c>
   608f0:	ldr	r1, [sp, #116]	; 0x74
   608f4:	ldr	r0, [sp, #60]	; 0x3c
   608f8:	bl	1eff8 <fputs@plt+0xde88>
   608fc:	add	sp, sp, #212	; 0xd4
   60900:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   60904:	ldr	r3, [sp, #60]	; 0x3c
   60908:	ldrb	r3, [r3, #69]	; 0x45
   6090c:	cmp	r3, #0
   60910:	str	r3, [sp, #92]	; 0x5c
   60914:	bne	608ac <fputs@plt+0x4f73c>
   60918:	mov	r4, r0
   6091c:	bl	602fc <fputs@plt+0x4f18c>
   60920:	subs	r5, r0, #0
   60924:	beq	608ac <fputs@plt+0x4f73c>
   60928:	ldr	r1, [r5, #64]	; 0x40
   6092c:	ldr	r0, [r4]
   60930:	bl	18040 <fputs@plt+0x6ed0>
   60934:	add	r3, sp, #152	; 0x98
   60938:	str	r3, [sp]
   6093c:	mov	r2, #110	; 0x6e
   60940:	ldr	r3, [sp, #48]	; 0x30
   60944:	mov	r1, r5
   60948:	mov	sl, r0
   6094c:	mov	r0, r4
   60950:	bl	1cb14 <fputs@plt+0xb9a4>
   60954:	ldr	r3, [r5, #12]
   60958:	mov	r1, r5
   6095c:	str	r3, [sp, #128]	; 0x80
   60960:	str	r0, [sp, #108]	; 0x6c
   60964:	mov	r0, r4
   60968:	bl	48adc <fputs@plt+0x3796c>
   6096c:	cmp	r0, #0
   60970:	bne	608ac <fputs@plt+0x4f73c>
   60974:	ldr	r2, [sp, #152]	; 0x98
   60978:	mov	r1, r5
   6097c:	mov	r0, r4
   60980:	bl	333f4 <fputs@plt+0x22284>
   60984:	subs	r8, r0, #0
   60988:	bne	608ac <fputs@plt+0x4f73c>
   6098c:	ldr	r3, [r4, #72]	; 0x48
   60990:	str	r3, [sp, #72]	; 0x48
   60994:	add	r3, r3, #1
   60998:	str	r3, [r4, #72]	; 0x48
   6099c:	str	r3, [sp, #100]	; 0x64
   609a0:	ldr	r3, [sp, #88]	; 0x58
   609a4:	ldr	r2, [sp, #72]	; 0x48
   609a8:	str	r2, [r3, #52]	; 0x34
   609ac:	ldrb	r3, [r5, #42]	; 0x2a
   609b0:	tst	r3, #32
   609b4:	streq	r8, [sp, #36]	; 0x24
   609b8:	beq	609c8 <fputs@plt+0x4f858>
   609bc:	ldr	r0, [r5, #8]
   609c0:	bl	1c9e4 <fputs@plt+0xb874>
   609c4:	str	r0, [sp, #36]	; 0x24
   609c8:	ldr	r7, [r5, #8]
   609cc:	ldr	fp, [sp, #72]	; 0x48
   609d0:	mov	r6, r8
   609d4:	cmp	r7, #0
   609d8:	bne	60dec <fputs@plt+0x4fc7c>
   609dc:	ldrsh	r2, [r5, #34]	; 0x22
   609e0:	ldr	r0, [sp, #60]	; 0x3c
   609e4:	add	r3, r2, r6
   609e8:	add	r2, r6, #2
   609ec:	add	r2, r2, r3, lsl #2
   609f0:	mov	r3, #0
   609f4:	bl	1f8dc <fputs@plt+0xe76c>
   609f8:	subs	r3, r0, #0
   609fc:	str	r3, [sp, #40]	; 0x28
   60a00:	beq	608ac <fputs@plt+0x4f73c>
   60a04:	ldrsh	r3, [r5, #34]	; 0x22
   60a08:	mov	r1, #1
   60a0c:	add	r3, r0, r3, lsl #2
   60a10:	str	r3, [sp, #132]	; 0x84
   60a14:	add	r3, r3, r6, lsl #2
   60a18:	str	r3, [sp, #44]	; 0x2c
   60a1c:	add	r3, r6, #1
   60a20:	mov	r2, r3
   60a24:	ldr	r0, [sp, #44]	; 0x2c
   60a28:	str	r3, [sp, #140]	; 0x8c
   60a2c:	bl	10f48 <memset@plt>
   60a30:	ldr	r3, [sp, #44]	; 0x2c
   60a34:	mvn	r1, #0
   60a38:	add	r6, r3, r6
   60a3c:	mov	r3, r8
   60a40:	strb	r7, [r6, #1]
   60a44:	ldrsh	r2, [r5, #34]	; 0x22
   60a48:	cmp	r3, r2
   60a4c:	blt	60e34 <fputs@plt+0x4fcc4>
   60a50:	add	r6, sp, #176	; 0xb0
   60a54:	mov	r2, #32
   60a58:	mov	r1, #0
   60a5c:	mov	r0, r6
   60a60:	bl	10f48 <memset@plt>
   60a64:	ldr	r3, [sp, #88]	; 0x58
   60a68:	mov	r9, r8
   60a6c:	str	r3, [sp, #180]	; 0xb4
   60a70:	lsl	r3, sl, #4
   60a74:	str	r3, [sp, #64]	; 0x40
   60a78:	ldr	r3, [sp, #92]	; 0x5c
   60a7c:	str	r4, [sp, #176]	; 0xb0
   60a80:	str	r3, [sp, #120]	; 0x78
   60a84:	mov	r3, #0
   60a88:	str	r3, [sp, #124]	; 0x7c
   60a8c:	str	r6, [sp, #68]	; 0x44
   60a90:	ldr	r3, [sp, #48]	; 0x30
   60a94:	ldr	r3, [r3]
   60a98:	cmp	r9, r3
   60a9c:	blt	60e44 <fputs@plt+0x4fcd4>
   60aa0:	ldr	r2, [sp, #120]	; 0x78
   60aa4:	ldr	r3, [sp, #92]	; 0x5c
   60aa8:	ldr	r1, [sp, #88]	; 0x58
   60aac:	add	r3, r3, r2
   60ab0:	ldrb	r2, [r5, #42]	; 0x2a
   60ab4:	uxtb	r3, r3
   60ab8:	str	r3, [sp, #76]	; 0x4c
   60abc:	mov	r3, #0
   60ac0:	lsr	r2, r2, #4
   60ac4:	uxtb	r2, r2
   60ac8:	and	r2, r2, #1
   60acc:	rsbs	r2, r2, #0
   60ad0:	rsc	r3, r3, #0
   60ad4:	strd	r2, [r1, #64]	; 0x40
   60ad8:	ldr	r3, [r4]
   60adc:	ldr	r3, [r3, #24]
   60ae0:	tst	r3, #524288	; 0x80000
   60ae4:	ldrne	r3, [r5, #16]
   60ae8:	bne	61010 <fputs@plt+0x4fea0>
   60aec:	str	r8, [sp, #84]	; 0x54
   60af0:	ldr	r2, [sp, #132]	; 0x84
   60af4:	ldr	r3, [r5, #8]
   60af8:	sub	r0, r2, #4
   60afc:	ldr	r2, [sp, #44]	; 0x2c
   60b00:	mov	lr, #0
   60b04:	add	r1, r2, #1
   60b08:	ldr	r2, [sp, #84]	; 0x54
   60b0c:	and	ip, r2, #1
   60b10:	cmp	r3, #0
   60b14:	bne	6105c <fputs@plt+0x4feec>
   60b18:	mov	r0, r4
   60b1c:	bl	28f9c <fputs@plt+0x17e2c>
   60b20:	subs	r6, r0, #0
   60b24:	beq	608b4 <fputs@plt+0x4f744>
   60b28:	ldrb	r3, [r4, #18]
   60b2c:	mov	r2, sl
   60b30:	mov	r1, #1
   60b34:	cmp	r3, #0
   60b38:	mov	r0, r4
   60b3c:	ldrbeq	r3, [r6, #89]	; 0x59
   60b40:	orreq	r3, r3, #4
   60b44:	strbeq	r3, [r6, #89]	; 0x59
   60b48:	bl	4b754 <fputs@plt+0x3a5e4>
   60b4c:	ldrb	r3, [r5, #42]	; 0x2a
   60b50:	tst	r3, #16
   60b54:	bne	61100 <fputs@plt+0x4ff90>
   60b58:	ldr	r3, [sp, #108]	; 0x6c
   60b5c:	ldr	ip, [sp, #92]	; 0x5c
   60b60:	adds	r3, r3, #0
   60b64:	ldr	r0, [sp, #84]	; 0x54
   60b68:	movne	r3, #1
   60b6c:	and	ip, ip, #1
   60b70:	and	r0, r0, #1
   60b74:	orr	ip, r3, ip
   60b78:	ldr	r2, [r4, #76]	; 0x4c
   60b7c:	orrs	ip, r0, ip
   60b80:	addne	r8, r2, #3
   60b84:	add	r9, r2, #2
   60b88:	add	r1, r2, #1
   60b8c:	ldrshne	r2, [r5, #34]	; 0x22
   60b90:	str	r9, [r4, #76]	; 0x4c
   60b94:	str	r8, [sp, #144]	; 0x90
   60b98:	addne	r2, r2, r9
   60b9c:	strne	r2, [r4, #76]	; 0x4c
   60ba0:	ldr	r2, [sp, #76]	; 0x4c
   60ba4:	mov	r8, r1
   60ba8:	cmp	r2, #0
   60bac:	orrne	r3, r3, #1
   60bb0:	orrs	r3, r0, r3
   60bb4:	streq	r9, [sp, #80]	; 0x50
   60bb8:	ldrne	r3, [r4, #76]	; 0x4c
   60bbc:	addne	r3, r3, #1
   60bc0:	strne	r3, [r4, #76]	; 0x4c
   60bc4:	ldr	r2, [r4, #76]	; 0x4c
   60bc8:	strne	r3, [sp, #80]	; 0x50
   60bcc:	add	r3, r2, #1
   60bd0:	str	r3, [sp, #136]	; 0x88
   60bd4:	ldrsh	r3, [r5, #34]	; 0x22
   60bd8:	add	r3, r3, r2
   60bdc:	str	r3, [r4, #76]	; 0x4c
   60be0:	ldr	r3, [sp, #128]	; 0x80
   60be4:	cmp	r3, #0
   60be8:	beq	60c14 <fputs@plt+0x4faa4>
   60bec:	ldr	r3, [r5]
   60bf0:	ldr	r2, [r4, #496]	; 0x1f0
   60bf4:	mov	r1, r5
   60bf8:	str	r2, [sp, #160]	; 0xa0
   60bfc:	str	r3, [r4, #496]	; 0x1f0
   60c00:	ldr	r2, [sp, #116]	; 0x74
   60c04:	mov	r3, fp
   60c08:	mov	r0, r4
   60c0c:	str	r4, [sp, #164]	; 0xa4
   60c10:	bl	563c0 <fputs@plt+0x45250>
   60c14:	ldr	r1, [sp, #116]	; 0x74
   60c18:	add	r0, sp, #176	; 0xb0
   60c1c:	bl	31dc8 <fputs@plt+0x20c58>
   60c20:	subs	sl, r0, #0
   60c24:	bne	608b4 <fputs@plt+0x4f744>
   60c28:	ldrb	r3, [r5, #42]	; 0x2a
   60c2c:	tst	r3, #16
   60c30:	beq	6122c <fputs@plt+0x500bc>
   60c34:	ldr	r1, [r5, #56]	; 0x38
   60c38:	ldr	r0, [r4]
   60c3c:	bl	1cba8 <fputs@plt+0xba38>
   60c40:	ldrsh	r3, [r5, #34]	; 0x22
   60c44:	ldr	r7, [r4, #72]	; 0x48
   60c48:	ldr	r6, [r4, #8]
   60c4c:	add	fp, r3, #2
   60c50:	ldr	r3, [sp, #88]	; 0x58
   60c54:	mov	r2, r7
   60c58:	mov	r1, #57	; 0x39
   60c5c:	ldr	r3, [r3, #52]	; 0x34
   60c60:	str	r3, [sp, #52]	; 0x34
   60c64:	add	r3, r7, #1
   60c68:	str	r3, [r4, #72]	; 0x48
   60c6c:	mov	r3, fp
   60c70:	str	r0, [sp, #68]	; 0x44
   60c74:	mov	r0, r6
   60c78:	bl	29404 <fputs@plt+0x18294>
   60c7c:	ldr	r8, [r4, #76]	; 0x4c
   60c80:	ldr	r2, [sp, #116]	; 0x74
   60c84:	add	r3, fp, r8
   60c88:	str	r3, [sp, #72]	; 0x48
   60c8c:	add	r3, r3, #2
   60c90:	str	r3, [r4, #76]	; 0x4c
   60c94:	str	r3, [sp, #56]	; 0x38
   60c98:	mov	r3, #4
   60c9c:	str	r3, [sp, #4]
   60ca0:	str	sl, [sp, #8]
   60ca4:	mov	r3, sl
   60ca8:	str	sl, [sp]
   60cac:	ldr	r1, [sp, #88]	; 0x58
   60cb0:	str	r0, [sp, #36]	; 0x24
   60cb4:	mov	r0, r4
   60cb8:	bl	4bd78 <fputs@plt+0x3ac08>
   60cbc:	subs	r3, r0, #0
   60cc0:	str	r3, [sp, #44]	; 0x2c
   60cc4:	beq	608b4 <fputs@plt+0x4f744>
   60cc8:	add	r3, r8, #1
   60ccc:	ldr	r2, [sp, #52]	; 0x34
   60cd0:	mov	r1, #103	; 0x67
   60cd4:	mov	r0, r6
   60cd8:	str	r3, [sp, #64]	; 0x40
   60cdc:	bl	29404 <fputs@plt+0x18294>
   60ce0:	ldr	r3, [sp, #124]	; 0x7c
   60ce4:	cmp	r3, #0
   60ce8:	add	r3, r8, #2
   60cec:	beq	61114 <fputs@plt+0x4ffa4>
   60cf0:	mov	r2, r3
   60cf4:	ldr	r1, [sp, #124]	; 0x7c
   60cf8:	mov	r0, r4
   60cfc:	bl	51ca8 <fputs@plt+0x40b38>
   60d00:	add	r9, r8, #3
   60d04:	ldrsh	r3, [r5, #34]	; 0x22
   60d08:	cmp	sl, r3
   60d0c:	blt	61128 <fputs@plt+0x4ffb8>
   60d10:	ldr	r2, [sp, #44]	; 0x2c
   60d14:	add	r3, sp, #168	; 0xa8
   60d18:	ldr	r0, [r2, #60]!	; 0x3c
   60d1c:	ldr	r1, [r2, #4]
   60d20:	stmia	r3!, {r0, r1}
   60d24:	ldr	r3, [sp, #44]	; 0x2c
   60d28:	ldrb	sl, [r3, #40]	; 0x28
   60d2c:	cmp	sl, #0
   60d30:	beq	61180 <fputs@plt+0x50010>
   60d34:	ldr	r1, [sp, #36]	; 0x24
   60d38:	mov	r0, r6
   60d3c:	bl	25474 <fputs@plt+0x14304>
   60d40:	ldr	r3, [r4, #416]	; 0x1a0
   60d44:	cmp	r3, #0
   60d48:	strbeq	r3, [r4, #20]
   60d4c:	mov	r1, r5
   60d50:	mov	r0, r4
   60d54:	bl	3af10 <fputs@plt+0x29da0>
   60d58:	mvn	r3, #9
   60d5c:	str	r3, [sp, #8]
   60d60:	ldr	r3, [sp, #68]	; 0x44
   60d64:	mov	r2, #0
   60d68:	str	r3, [sp, #4]
   60d6c:	ldr	r3, [sp, #64]	; 0x40
   60d70:	mov	r1, #12
   60d74:	str	r3, [sp]
   60d78:	mov	r0, r6
   60d7c:	mov	r3, fp
   60d80:	bl	2902c <fputs@plt+0x17ebc>
   60d84:	ldr	r3, [sp, #248]	; 0xf8
   60d88:	mov	r0, r6
   60d8c:	cmp	r3, #10
   60d90:	moveq	r3, #2
   60d94:	str	r3, [sp, #248]	; 0xf8
   60d98:	ldrb	r1, [sp, #248]	; 0xf8
   60d9c:	bl	1bd68 <fputs@plt+0xabf8>
   60da0:	mov	r0, r4
   60da4:	bl	17afc <fputs@plt+0x698c>
   60da8:	cmp	sl, #0
   60dac:	bne	61220 <fputs@plt+0x500b0>
   60db0:	ldr	r3, [sp, #36]	; 0x24
   60db4:	mov	r2, r7
   60db8:	add	r3, r3, #1
   60dbc:	mov	r1, #7
   60dc0:	mov	r0, r6
   60dc4:	bl	29404 <fputs@plt+0x18294>
   60dc8:	ldr	r1, [sp, #36]	; 0x24
   60dcc:	mov	r0, r6
   60dd0:	bl	1e06c <fputs@plt+0xcefc>
   60dd4:	mov	r3, sl
   60dd8:	mov	r2, r7
   60ddc:	mov	r1, #61	; 0x3d
   60de0:	mov	r0, r6
   60de4:	bl	29404 <fputs@plt+0x18294>
   60de8:	b	608b4 <fputs@plt+0x4f744>
   60dec:	ldrb	r3, [r7, #55]	; 0x37
   60df0:	ldr	r2, [sp, #36]	; 0x24
   60df4:	ldr	r7, [r7, #20]
   60df8:	cmp	r2, #0
   60dfc:	and	r3, r3, #3
   60e00:	sub	r3, r3, #2
   60e04:	clz	r3, r3
   60e08:	lsr	r3, r3, #5
   60e0c:	moveq	r3, #0
   60e10:	cmp	r3, #0
   60e14:	ldr	r3, [r4, #72]	; 0x48
   60e18:	ldrne	r2, [sp, #88]	; 0x58
   60e1c:	movne	fp, r3
   60e20:	add	r3, r3, #1
   60e24:	strne	fp, [r2, #52]	; 0x34
   60e28:	add	r6, r6, #1
   60e2c:	str	r3, [r4, #72]	; 0x48
   60e30:	b	609d4 <fputs@plt+0x4f864>
   60e34:	ldr	r0, [sp, #40]	; 0x28
   60e38:	str	r1, [r0, r3, lsl #2]
   60e3c:	add	r3, r3, #1
   60e40:	b	60a48 <fputs@plt+0x4f8d8>
   60e44:	mov	r3, #20
   60e48:	ldr	r0, [sp, #68]	; 0x44
   60e4c:	mul	r7, r3, r9
   60e50:	ldr	r3, [sp, #48]	; 0x30
   60e54:	ldr	r3, [r3, #4]
   60e58:	ldr	r1, [r3, r7]
   60e5c:	bl	31dc8 <fputs@plt+0x20c58>
   60e60:	subs	r6, r0, #0
   60e64:	bne	608b4 <fputs@plt+0x4f744>
   60e68:	ldrsh	r3, [r5, #34]	; 0x22
   60e6c:	str	r3, [sp, #52]	; 0x34
   60e70:	ldr	r3, [sp, #52]	; 0x34
   60e74:	cmp	r6, r3
   60e78:	blt	60eb0 <fputs@plt+0x4fd40>
   60e7c:	ldr	r3, [sp, #36]	; 0x24
   60e80:	cmp	r3, #0
   60e84:	ldr	r3, [sp, #48]	; 0x30
   60e88:	ldr	r6, [r3, #4]
   60e8c:	beq	60f8c <fputs@plt+0x4fe1c>
   60e90:	add	r7, r6, r7
   60e94:	ldr	r1, [pc, #3880]	; 61dc4 <fputs@plt+0x50c54>
   60e98:	ldr	r2, [r7, #4]
   60e9c:	mov	r0, r4
   60ea0:	bl	319cc <fputs@plt+0x2085c>
   60ea4:	mov	r3, #1
   60ea8:	strb	r3, [r4, #17]
   60eac:	b	608b4 <fputs@plt+0x4f744>
   60eb0:	ldr	r2, [r5, #4]
   60eb4:	add	r3, r2, r6, lsl #4
   60eb8:	str	r3, [sp, #56]	; 0x38
   60ebc:	ldr	r3, [sp, #48]	; 0x30
   60ec0:	ldr	r0, [r2, r6, lsl #4]
   60ec4:	ldr	r3, [r3, #4]
   60ec8:	add	r3, r3, r7
   60ecc:	str	r3, [sp, #76]	; 0x4c
   60ed0:	ldr	r1, [r3, #4]
   60ed4:	bl	14c44 <fputs@plt+0x3ad4>
   60ed8:	ldr	r3, [sp, #76]	; 0x4c
   60edc:	cmp	r0, #0
   60ee0:	bne	60f84 <fputs@plt+0x4fe14>
   60ee4:	ldrsh	r2, [r5, #32]
   60ee8:	cmp	r6, r2
   60eec:	bne	60f5c <fputs@plt+0x4fdec>
   60ef0:	ldr	r3, [r3]
   60ef4:	str	r3, [sp, #124]	; 0x7c
   60ef8:	mov	r3, #1
   60efc:	str	r3, [sp, #120]	; 0x78
   60f00:	ldr	r3, [sp, #40]	; 0x28
   60f04:	str	r9, [r3, r6, lsl #2]
   60f08:	ldr	r1, [sp, #60]	; 0x3c
   60f0c:	cmn	r6, #1
   60f10:	ldr	r0, [sp, #64]	; 0x40
   60f14:	ldr	r1, [r1, #16]
   60f18:	ldrne	r3, [r5, #4]
   60f1c:	ldr	r2, [r5]
   60f20:	ldr	r1, [r1, r0]
   60f24:	ldrne	r3, [r3, r6, lsl #4]
   60f28:	ldreq	r3, [pc, #3736]	; 61dc8 <fputs@plt+0x50c58>
   60f2c:	str	r1, [sp]
   60f30:	mov	r0, r4
   60f34:	mov	r1, #23
   60f38:	bl	31a88 <fputs@plt+0x20918>
   60f3c:	cmp	r0, #1
   60f40:	beq	608b4 <fputs@plt+0x4f744>
   60f44:	cmp	r0, #2
   60f48:	mvneq	r3, #0
   60f4c:	ldreq	r2, [sp, #40]	; 0x28
   60f50:	add	r9, r9, #1
   60f54:	streq	r3, [r2, r6, lsl #2]
   60f58:	b	60a90 <fputs@plt+0x4f920>
   60f5c:	ldr	r3, [sp, #36]	; 0x24
   60f60:	cmp	r3, #0
   60f64:	beq	60f00 <fputs@plt+0x4fd90>
   60f68:	ldr	r3, [sp, #56]	; 0x38
   60f6c:	ldrb	r3, [r3, #15]
   60f70:	tst	r3, #1
   60f74:	ldr	r3, [sp, #92]	; 0x5c
   60f78:	movne	r3, #1
   60f7c:	str	r3, [sp, #92]	; 0x5c
   60f80:	b	60f00 <fputs@plt+0x4fd90>
   60f84:	add	r6, r6, #1
   60f88:	b	60e70 <fputs@plt+0x4fd00>
   60f8c:	add	r3, r6, r7
   60f90:	ldr	r0, [r3, #4]
   60f94:	bl	1c740 <fputs@plt+0xb5d0>
   60f98:	cmp	r0, #0
   60f9c:	beq	60e90 <fputs@plt+0x4fd20>
   60fa0:	ldr	r3, [r6, r7]
   60fa4:	mvn	r6, #0
   60fa8:	str	r3, [sp, #124]	; 0x7c
   60fac:	mov	r3, #1
   60fb0:	str	r3, [sp, #120]	; 0x78
   60fb4:	b	60f08 <fputs@plt+0x4fd98>
   60fb8:	ldr	lr, [r1, #36]	; 0x24
   60fbc:	ldr	r0, [sp, #40]	; 0x28
   60fc0:	ldr	r0, [r0, lr, lsl #2]
   60fc4:	cmp	r0, #0
   60fc8:	blt	60fd8 <fputs@plt+0x4fe68>
   60fcc:	mov	r3, #1
   60fd0:	str	r3, [sp, #84]	; 0x54
   60fd4:	b	60af0 <fputs@plt+0x4f980>
   60fd8:	ldrsh	r0, [r5, #32]
   60fdc:	ldr	r6, [sp, #76]	; 0x4c
   60fe0:	add	r1, r1, #8
   60fe4:	cmp	r6, #0
   60fe8:	sub	r0, r0, lr
   60fec:	clz	r0, r0
   60ff0:	lsr	r0, r0, #5
   60ff4:	moveq	r0, #0
   60ff8:	cmp	r0, #0
   60ffc:	bne	60fcc <fputs@plt+0x4fe5c>
   61000:	add	r2, r2, #1
   61004:	cmp	r2, ip
   61008:	blt	60fb8 <fputs@plt+0x4fe48>
   6100c:	ldr	r3, [r3, #4]
   61010:	cmp	r3, #0
   61014:	ldrne	ip, [r3, #20]
   61018:	movne	r1, r3
   6101c:	movne	r2, r8
   61020:	bne	61004 <fputs@plt+0x4fe94>
   61024:	mov	r0, r5
   61028:	bl	17f70 <fputs@plt+0x6e00>
   6102c:	mov	r6, r0
   61030:	cmp	r6, #0
   61034:	beq	60aec <fputs@plt+0x4f97c>
   61038:	ldr	r3, [sp, #76]	; 0x4c
   6103c:	ldr	r2, [sp, #40]	; 0x28
   61040:	mov	r1, r6
   61044:	mov	r0, r5
   61048:	bl	17f80 <fputs@plt+0x6e10>
   6104c:	cmp	r0, #0
   61050:	bne	60fcc <fputs@plt+0x4fe5c>
   61054:	ldr	r6, [r6, #12]
   61058:	b	61030 <fputs@plt+0x4fec0>
   6105c:	ldr	r2, [sp, #76]	; 0x4c
   61060:	cmp	r2, #0
   61064:	moveq	r2, ip
   61068:	orrne	r2, ip, #1
   6106c:	cmp	r2, #0
   61070:	bne	610a0 <fputs@plt+0x4ff30>
   61074:	ldr	r2, [sp, #36]	; 0x24
   61078:	ldr	r6, [r3, #36]	; 0x24
   6107c:	sub	r2, r3, r2
   61080:	clz	r2, r2
   61084:	lsr	r2, r2, #5
   61088:	cmp	r6, #0
   6108c:	orrne	r2, r2, #1
   61090:	cmp	r2, #0
   61094:	moveq	r2, r8
   61098:	ldrheq	r6, [r3, #50]	; 0x32
   6109c:	beq	610f4 <fputs@plt+0x4ff84>
   610a0:	ldr	r2, [r4, #76]	; 0x4c
   610a4:	add	r2, r2, #1
   610a8:	cmp	r2, #0
   610ac:	str	r2, [r4, #76]	; 0x4c
   610b0:	bne	610bc <fputs@plt+0x4ff4c>
   610b4:	mov	r2, r8
   610b8:	strb	lr, [r1]
   610bc:	str	r2, [r0, #4]!
   610c0:	ldr	r3, [r3, #20]
   610c4:	add	r1, r1, #1
   610c8:	b	60b10 <fputs@plt+0x4f9a0>
   610cc:	ldr	r9, [r3, #4]
   610d0:	lsl	r7, r2, #1
   610d4:	ldrsh	r7, [r9, r7]
   610d8:	cmp	r7, #0
   610dc:	blt	610a0 <fputs@plt+0x4ff30>
   610e0:	ldr	r9, [sp, #40]	; 0x28
   610e4:	ldr	r7, [r9, r7, lsl #2]
   610e8:	cmp	r7, #0
   610ec:	bge	610a0 <fputs@plt+0x4ff30>
   610f0:	add	r2, r2, #1
   610f4:	cmp	r2, r6
   610f8:	blt	610cc <fputs@plt+0x4ff5c>
   610fc:	b	610b4 <fputs@plt+0x4ff44>
   61100:	str	r8, [sp, #144]	; 0x90
   61104:	str	r8, [sp, #136]	; 0x88
   61108:	str	r8, [sp, #80]	; 0x50
   6110c:	mov	r9, r8
   61110:	b	60be0 <fputs@plt+0x4fa70>
   61114:	ldr	r2, [sp, #52]	; 0x34
   61118:	mov	r1, #103	; 0x67
   6111c:	mov	r0, r6
   61120:	bl	29404 <fputs@plt+0x18294>
   61124:	b	60d00 <fputs@plt+0x4fb90>
   61128:	ldr	r3, [sp, #40]	; 0x28
   6112c:	ldr	r3, [r3, sl, lsl #2]
   61130:	cmp	r3, #0
   61134:	blt	61164 <fputs@plt+0x4fff4>
   61138:	ldr	r2, [sp, #48]	; 0x30
   6113c:	mov	r0, r4
   61140:	ldr	r1, [r2, #4]
   61144:	mov	r2, #20
   61148:	mul	r3, r2, r3
   6114c:	mov	r2, r9
   61150:	ldr	r1, [r1, r3]
   61154:	bl	51ca8 <fputs@plt+0x40b38>
   61158:	add	sl, sl, #1
   6115c:	add	r9, r9, #1
   61160:	b	60d04 <fputs@plt+0x4fb94>
   61164:	str	r9, [sp]
   61168:	mov	r3, sl
   6116c:	ldr	r2, [sp, #52]	; 0x34
   61170:	mov	r1, #153	; 0x99
   61174:	mov	r0, r6
   61178:	bl	28f0c <fputs@plt+0x17d9c>
   6117c:	b	61158 <fputs@plt+0x4ffe8>
   61180:	ldr	r3, [sp, #72]	; 0x48
   61184:	ldr	r2, [sp, #64]	; 0x40
   61188:	add	r9, r3, #1
   6118c:	str	r9, [sp]
   61190:	mov	r3, fp
   61194:	mov	r1, #49	; 0x31
   61198:	mov	r0, r6
   6119c:	bl	28f0c <fputs@plt+0x17d9c>
   611a0:	ldr	r3, [sp, #56]	; 0x38
   611a4:	mov	r2, r7
   611a8:	mov	r1, #74	; 0x4a
   611ac:	mov	r0, r6
   611b0:	bl	29404 <fputs@plt+0x18294>
   611b4:	ldr	r3, [sp, #56]	; 0x38
   611b8:	mov	r2, r7
   611bc:	mov	r1, #75	; 0x4b
   611c0:	str	r3, [sp]
   611c4:	mov	r0, r6
   611c8:	mov	r3, r9
   611cc:	bl	28f0c <fputs@plt+0x17d9c>
   611d0:	ldr	r0, [sp, #44]	; 0x2c
   611d4:	bl	299a0 <fputs@plt+0x18830>
   611d8:	mov	r2, r7
   611dc:	mov	r1, #108	; 0x6c
   611e0:	mov	r0, r6
   611e4:	bl	293a0 <fputs@plt+0x18230>
   611e8:	mov	r9, sl
   611ec:	add	r8, r8, #1
   611f0:	str	r0, [sp, #36]	; 0x24
   611f4:	cmp	fp, r9
   611f8:	ble	60d4c <fputs@plt+0x4fbdc>
   611fc:	add	r3, r8, r9
   61200:	str	r3, [sp]
   61204:	mov	r2, r7
   61208:	mov	r3, r9
   6120c:	mov	r1, #47	; 0x2f
   61210:	mov	r0, r6
   61214:	bl	28f0c <fputs@plt+0x17d9c>
   61218:	add	r9, r9, #1
   6121c:	b	611f4 <fputs@plt+0x50084>
   61220:	ldr	r0, [sp, #44]	; 0x2c
   61224:	bl	299a0 <fputs@plt+0x18830>
   61228:	b	608b4 <fputs@plt+0x4f744>
   6122c:	tst	r3, #32
   61230:	bne	61440 <fputs@plt+0x502d0>
   61234:	mov	r3, r8
   61238:	mov	r2, sl
   6123c:	mov	r1, #25
   61240:	str	r9, [sp]
   61244:	mov	r0, r6
   61248:	bl	28f0c <fputs@plt+0x17d9c>
   6124c:	ldr	r3, [sp, #100]	; 0x64
   61250:	str	sl, [sp]
   61254:	str	r3, [sp, #8]
   61258:	mov	r3, #4
   6125c:	str	r3, [sp, #4]
   61260:	ldr	r2, [sp, #116]	; 0x74
   61264:	mov	r3, sl
   61268:	ldr	r1, [sp, #88]	; 0x58
   6126c:	mov	r0, r4
   61270:	bl	4bd78 <fputs@plt+0x3ac08>
   61274:	subs	r7, r0, #0
   61278:	beq	608b4 <fputs@plt+0x4f744>
   6127c:	mov	r2, r7
   61280:	add	r3, sp, #168	; 0xa8
   61284:	ldr	r0, [r2, #60]!	; 0x3c
   61288:	ldr	r1, [r2, #4]
   6128c:	mov	r2, fp
   61290:	stmia	r3!, {r0, r1}
   61294:	ldrb	r3, [r7, #40]	; 0x28
   61298:	mov	r1, #103	; 0x67
   6129c:	mov	r0, r6
   612a0:	str	r3, [sp, #64]	; 0x40
   612a4:	mov	r3, r9
   612a8:	bl	29404 <fputs@plt+0x18294>
   612ac:	ldr	r3, [sp, #64]	; 0x40
   612b0:	cmp	r3, #0
   612b4:	bne	612cc <fputs@plt+0x5015c>
   612b8:	mov	r3, r9
   612bc:	mov	r2, r8
   612c0:	mov	r1, #129	; 0x81
   612c4:	mov	r0, r6
   612c8:	bl	29404 <fputs@plt+0x18294>
   612cc:	mov	r0, r7
   612d0:	bl	299a0 <fputs@plt+0x18830>
   612d4:	str	sl, [sp, #56]	; 0x38
   612d8:	str	sl, [sp, #68]	; 0x44
   612dc:	str	sl, [sp, #96]	; 0x60
   612e0:	ldr	r3, [sp, #60]	; 0x3c
   612e4:	ldr	r3, [r3, #24]
   612e8:	ands	r3, r3, #128	; 0x80
   612ec:	str	r3, [sp, #104]	; 0x68
   612f0:	beq	61320 <fputs@plt+0x501b0>
   612f4:	ldr	r2, [r4, #420]	; 0x1a4
   612f8:	cmp	r2, #0
   612fc:	strne	sl, [sp, #104]	; 0x68
   61300:	bne	61320 <fputs@plt+0x501b0>
   61304:	ldr	r3, [r4, #76]	; 0x4c
   61308:	mov	r1, #22
   6130c:	add	r3, r3, #1
   61310:	str	r3, [r4, #76]	; 0x4c
   61314:	mov	r0, r6
   61318:	str	r3, [sp, #104]	; 0x68
   6131c:	bl	29404 <fputs@plt+0x18294>
   61320:	ldr	r0, [r6, #24]
   61324:	bl	28e04 <fputs@plt+0x17c94>
   61328:	ldr	r3, [sp, #128]	; 0x80
   6132c:	cmp	r3, #0
   61330:	str	r0, [sp, #112]	; 0x70
   61334:	bne	61914 <fputs@plt+0x507a4>
   61338:	ldr	r3, [sp, #248]	; 0xf8
   6133c:	cmp	r3, #5
   61340:	ldrne	r3, [r5, #8]
   61344:	bne	615dc <fputs@plt+0x5046c>
   61348:	ldr	r2, [sp, #140]	; 0x8c
   6134c:	mov	r1, #1
   61350:	ldr	r0, [sp, #44]	; 0x2c
   61354:	bl	10f48 <memset@plt>
   61358:	ldr	r3, [sp, #64]	; 0x40
   6135c:	cmp	r3, #0
   61360:	beq	61d90 <fputs@plt+0x50c20>
   61364:	ldr	r3, [sp, #168]	; 0xa8
   61368:	cmp	r3, #0
   6136c:	ldrge	r2, [sp, #72]	; 0x48
   61370:	ldrge	r1, [sp, #44]	; 0x2c
   61374:	subge	r3, r3, r2
   61378:	movge	r2, #0
   6137c:	strbge	r2, [r1, r3]
   61380:	ldr	r2, [sp, #172]	; 0xac
   61384:	mov	r3, #0
   61388:	cmp	r2, #0
   6138c:	strlt	r3, [sp, #12]
   61390:	strlt	r3, [sp, #8]
   61394:	ldrlt	r2, [sp, #44]	; 0x2c
   61398:	blt	613b8 <fputs@plt+0x50248>
   6139c:	ldr	r1, [sp, #72]	; 0x48
   613a0:	sub	r2, r2, r1
   613a4:	ldr	r1, [sp, #44]	; 0x2c
   613a8:	strb	r3, [r1, r2]
   613ac:	mov	r2, r1
   613b0:	str	r3, [sp, #12]
   613b4:	str	r3, [sp, #8]
   613b8:	str	r2, [sp, #4]
   613bc:	ldr	r2, [sp, #72]	; 0x48
   613c0:	mov	r1, r5
   613c4:	str	r2, [sp]
   613c8:	mov	r0, r4
   613cc:	mov	r2, #55	; 0x37
   613d0:	bl	33b14 <fputs@plt+0x229a4>
   613d4:	ldr	r3, [sp, #72]	; 0x48
   613d8:	ldr	r2, [sp, #44]	; 0x2c
   613dc:	sub	r3, fp, r3
   613e0:	ldrb	r3, [r2, r3]
   613e4:	cmp	r3, #0
   613e8:	beq	61410 <fputs@plt+0x502a0>
   613ec:	ldr	r3, [sp, #68]	; 0x44
   613f0:	mov	r2, fp
   613f4:	str	r3, [sp, #4]
   613f8:	ldr	r3, [sp, #56]	; 0x38
   613fc:	mov	r1, #68	; 0x44
   61400:	str	r3, [sp]
   61404:	mov	r0, r6
   61408:	ldr	r3, [sp, #112]	; 0x70
   6140c:	bl	28ff4 <fputs@plt+0x17e84>
   61410:	ldr	r1, [sp, #36]	; 0x24
   61414:	ldr	r3, [sp, #112]	; 0x70
   61418:	cmp	r1, #0
   6141c:	ldr	r2, [sp, #56]	; 0x38
   61420:	mov	r1, #76	; 0x4c
   61424:	moveq	r2, r9
   61428:	mov	r0, r6
   6142c:	bl	29404 <fputs@plt+0x18294>
   61430:	ldr	r3, [sp, #112]	; 0x70
   61434:	str	r3, [sp, #52]	; 0x34
   61438:	str	sl, [sp, #140]	; 0x8c
   6143c:	b	61988 <fputs@plt+0x50818>
   61440:	ldr	r7, [r4, #76]	; 0x4c
   61444:	mov	r2, sl
   61448:	add	r3, r7, #1
   6144c:	str	r3, [sp, #56]	; 0x38
   61450:	ldr	r3, [sp, #36]	; 0x24
   61454:	mov	r1, #25
   61458:	mov	r0, r6
   6145c:	ldrsh	r3, [r3, #50]	; 0x32
   61460:	add	r7, r7, r3
   61464:	str	r3, [sp, #68]	; 0x44
   61468:	add	r3, r7, #1
   6146c:	str	r3, [sp, #52]	; 0x34
   61470:	str	r3, [r4, #76]	; 0x4c
   61474:	ldr	r3, [r4, #72]	; 0x48
   61478:	str	r3, [sp, #96]	; 0x60
   6147c:	add	r3, r3, #1
   61480:	str	r3, [r4, #72]	; 0x48
   61484:	ldr	r3, [sp, #56]	; 0x38
   61488:	bl	29404 <fputs@plt+0x18294>
   6148c:	ldr	r3, [sp, #68]	; 0x44
   61490:	ldr	r2, [sp, #96]	; 0x60
   61494:	mov	r1, #57	; 0x39
   61498:	mov	r0, r6
   6149c:	bl	29404 <fputs@plt+0x18294>
   614a0:	ldr	r1, [sp, #36]	; 0x24
   614a4:	str	r0, [sp, #112]	; 0x70
   614a8:	mov	r0, r4
   614ac:	bl	33a40 <fputs@plt+0x228d0>
   614b0:	ldr	r3, [sp, #100]	; 0x64
   614b4:	str	sl, [sp]
   614b8:	str	r3, [sp, #8]
   614bc:	mov	r3, #4
   614c0:	str	r3, [sp, #4]
   614c4:	ldr	r2, [sp, #116]	; 0x74
   614c8:	mov	r3, sl
   614cc:	ldr	r1, [sp, #88]	; 0x58
   614d0:	mov	r0, r4
   614d4:	bl	4bd78 <fputs@plt+0x3ac08>
   614d8:	subs	r3, r0, #0
   614dc:	str	r3, [sp, #104]	; 0x68
   614e0:	beq	608b4 <fputs@plt+0x4f744>
   614e4:	mov	r2, r3
   614e8:	add	r3, sp, #168	; 0xa8
   614ec:	ldr	r0, [r2, #60]!	; 0x3c
   614f0:	mov	r7, sl
   614f4:	ldr	r1, [r2, #4]
   614f8:	stmia	r3!, {r0, r1}
   614fc:	ldr	r3, [sp, #104]	; 0x68
   61500:	ldrb	r3, [r3, #40]	; 0x28
   61504:	str	r3, [sp, #64]	; 0x40
   61508:	ldr	r3, [sp, #56]	; 0x38
   6150c:	str	r3, [sp, #148]	; 0x94
   61510:	ldr	r3, [sp, #68]	; 0x44
   61514:	cmp	r7, r3
   61518:	blt	61540 <fputs@plt+0x503d0>
   6151c:	ldr	r3, [sp, #64]	; 0x40
   61520:	cmp	r3, #0
   61524:	beq	61574 <fputs@plt+0x50404>
   61528:	ldr	r1, [sp, #112]	; 0x70
   6152c:	mov	r0, r6
   61530:	bl	25474 <fputs@plt+0x14304>
   61534:	ldr	r0, [sp, #104]	; 0x68
   61538:	bl	299a0 <fputs@plt+0x18830>
   6153c:	b	612e0 <fputs@plt+0x50170>
   61540:	ldr	r3, [sp, #36]	; 0x24
   61544:	mov	r1, r5
   61548:	mov	r0, r6
   6154c:	ldr	r2, [r3, #4]
   61550:	lsl	r3, r7, #1
   61554:	ldrsh	r3, [r2, r3]
   61558:	ldr	r2, [sp, #148]	; 0x94
   6155c:	add	r2, r2, r7
   61560:	str	r2, [sp]
   61564:	mov	r2, fp
   61568:	bl	39a30 <fputs@plt+0x288c0>
   6156c:	add	r7, r7, #1
   61570:	b	61510 <fputs@plt+0x503a0>
   61574:	ldr	r1, [sp, #36]	; 0x24
   61578:	ldr	r0, [sp, #60]	; 0x3c
   6157c:	bl	21128 <fputs@plt+0xffb8>
   61580:	ldr	r3, [sp, #68]	; 0x44
   61584:	ldr	r2, [sp, #56]	; 0x38
   61588:	mov	r1, #49	; 0x31
   6158c:	stmib	sp, {r0, r3}
   61590:	ldr	r3, [sp, #52]	; 0x34
   61594:	mov	r0, r6
   61598:	str	r3, [sp]
   6159c:	ldr	r3, [sp, #68]	; 0x44
   615a0:	bl	2902c <fputs@plt+0x17ebc>
   615a4:	ldr	r3, [sp, #52]	; 0x34
   615a8:	ldr	r2, [sp, #96]	; 0x60
   615ac:	mov	r1, #110	; 0x6e
   615b0:	mov	r0, r6
   615b4:	bl	29404 <fputs@plt+0x18294>
   615b8:	ldr	r3, [sp, #52]	; 0x34
   615bc:	str	r3, [sp, #56]	; 0x38
   615c0:	ldr	r3, [sp, #64]	; 0x40
   615c4:	str	r3, [sp, #68]	; 0x44
   615c8:	b	61534 <fputs@plt+0x503c4>
   615cc:	ldrb	r2, [r3, #54]	; 0x36
   615d0:	cmp	r2, #5
   615d4:	beq	61348 <fputs@plt+0x501d8>
   615d8:	ldr	r3, [r3, #20]
   615dc:	cmp	r3, #0
   615e0:	bne	615cc <fputs@plt+0x5045c>
   615e4:	b	61358 <fputs@plt+0x501e8>
   615e8:	ldr	r3, [sp, #112]	; 0x70
   615ec:	mov	r2, r8
   615f0:	str	r9, [sp]
   615f4:	mov	r1, #130	; 0x82
   615f8:	mov	r0, r6
   615fc:	bl	28f0c <fputs@plt+0x17d9c>
   61600:	str	r9, [sp]
   61604:	mov	r2, fp
   61608:	mov	r1, #70	; 0x46
   6160c:	str	r0, [sp, #52]	; 0x34
   61610:	mov	r3, r0
   61614:	mov	r0, r6
   61618:	bl	28f0c <fputs@plt+0x17d9c>
   6161c:	b	61438 <fputs@plt+0x502c8>
   61620:	ldr	r3, [sp, #84]	; 0x54
   61624:	cmp	r3, #0
   61628:	ldreq	r7, [sp, #84]	; 0x54
   6162c:	beq	61650 <fputs@plt+0x504e0>
   61630:	ldr	r3, [r4]
   61634:	ldr	r7, [r3, #24]
   61638:	ands	r7, r7, #524288	; 0x80000
   6163c:	beq	61650 <fputs@plt+0x504e0>
   61640:	mov	r1, r5
   61644:	mov	r0, r4
   61648:	bl	336a8 <fputs@plt+0x22538>
   6164c:	mov	r7, r0
   61650:	ldr	r3, [sp, #248]	; 0xf8
   61654:	str	r5, [sp, #4]
   61658:	str	r3, [sp, #8]
   6165c:	mov	r3, #3
   61660:	str	r3, [sp]
   61664:	ldr	r2, [sp, #48]	; 0x30
   61668:	mov	r3, #0
   6166c:	ldr	r1, [sp, #108]	; 0x6c
   61670:	mov	r0, r4
   61674:	bl	62234 <fputs@plt+0x510c4>
   61678:	mov	r8, sl
   6167c:	orr	r7, r7, r0
   61680:	ldrsh	r3, [r5, #34]	; 0x22
   61684:	cmp	r8, r3
   61688:	blt	616c4 <fputs@plt+0x50554>
   6168c:	ldr	r3, [sp, #120]	; 0x78
   61690:	ldr	r2, [sp, #36]	; 0x24
   61694:	eor	r3, r3, #1
   61698:	cmp	r2, #0
   6169c:	movne	r3, #0
   616a0:	andeq	r3, r3, #1
   616a4:	cmp	r3, #0
   616a8:	beq	619e0 <fputs@plt+0x50870>
   616ac:	ldr	r3, [sp, #80]	; 0x50
   616b0:	mov	r2, r9
   616b4:	mov	r1, #30
   616b8:	mov	r0, r6
   616bc:	bl	29404 <fputs@plt+0x18294>
   616c0:	b	619e0 <fputs@plt+0x50870>
   616c4:	cmn	r7, #1
   616c8:	beq	616f4 <fputs@plt+0x50584>
   616cc:	cmp	r8, #31
   616d0:	bgt	616e0 <fputs@plt+0x50570>
   616d4:	mov	r3, #1
   616d8:	ands	r3, r7, r3, lsl r8
   616dc:	bne	616f4 <fputs@plt+0x50584>
   616e0:	ldr	r3, [r5, #4]
   616e4:	add	r3, r3, r8, lsl #4
   616e8:	ldrb	r3, [r3, #15]
   616ec:	tst	r3, #1
   616f0:	beq	6171c <fputs@plt+0x505ac>
   616f4:	ldr	r3, [sp, #144]	; 0x90
   616f8:	mov	r2, fp
   616fc:	add	r3, r3, r8
   61700:	str	r3, [sp]
   61704:	mov	r1, r5
   61708:	mov	r3, r8
   6170c:	mov	r0, r6
   61710:	bl	39a30 <fputs@plt+0x288c0>
   61714:	add	r8, r8, #1
   61718:	b	61680 <fputs@plt+0x50510>
   6171c:	ldr	r3, [sp, #144]	; 0x90
   61720:	mov	r2, #0
   61724:	add	r3, r3, r8
   61728:	mov	r1, #25
   6172c:	mov	r0, r6
   61730:	bl	29404 <fputs@plt+0x18294>
   61734:	b	61714 <fputs@plt+0x505a4>
   61738:	ldrsh	r3, [r5, #32]
   6173c:	cmp	r7, r3
   61740:	bne	6175c <fputs@plt+0x505ec>
   61744:	mov	r3, r8
   61748:	mov	r2, #0
   6174c:	mov	r1, #25
   61750:	mov	r0, r6
   61754:	bl	29404 <fputs@plt+0x18294>
   61758:	b	6178c <fputs@plt+0x5061c>
   6175c:	ldr	r3, [sp, #40]	; 0x28
   61760:	ldr	r3, [r3, r7, lsl #2]
   61764:	cmp	r3, #0
   61768:	blt	61798 <fputs@plt+0x50628>
   6176c:	ldr	r2, [sp, #48]	; 0x30
   61770:	mov	r0, r4
   61774:	ldr	r1, [r2, #4]
   61778:	mov	r2, #20
   6177c:	mul	r3, r2, r3
   61780:	mov	r2, r8
   61784:	ldr	r1, [r1, r3]
   61788:	bl	51ca8 <fputs@plt+0x40b38>
   6178c:	add	r7, r7, #1
   61790:	add	r8, r8, #1
   61794:	b	61a10 <fputs@plt+0x508a0>
   61798:	ldr	r3, [sp, #152]	; 0x98
   6179c:	mvn	r3, r3
   617a0:	cmp	r7, #31
   617a4:	orrgt	r3, r3, #1
   617a8:	tst	r3, #1
   617ac:	bne	617c0 <fputs@plt+0x50650>
   617b0:	ldr	r3, [sp, #92]	; 0x5c
   617b4:	lsr	r3, r3, r7
   617b8:	tst	r3, #1
   617bc:	beq	61744 <fputs@plt+0x505d4>
   617c0:	str	r8, [sp]
   617c4:	mov	r3, fp
   617c8:	mov	r2, r7
   617cc:	mov	r1, r5
   617d0:	mov	r0, r4
   617d4:	bl	39bc4 <fputs@plt+0x28a54>
   617d8:	b	6178c <fputs@plt+0x5061c>
   617dc:	ldr	r2, [sp, #136]	; 0x88
   617e0:	mov	r1, r5
   617e4:	mov	r0, r6
   617e8:	bl	290f4 <fputs@plt+0x17f84>
   617ec:	ldr	r3, [sp, #52]	; 0x34
   617f0:	stmib	sp, {r5, r9}
   617f4:	str	r3, [sp, #16]
   617f8:	ldr	r3, [sp, #248]	; 0xf8
   617fc:	mov	r2, #110	; 0x6e
   61800:	str	r3, [sp, #12]
   61804:	mov	r3, #1
   61808:	str	r3, [sp]
   6180c:	ldr	r1, [sp, #108]	; 0x6c
   61810:	ldr	r3, [sp, #48]	; 0x30
   61814:	mov	r0, r4
   61818:	bl	6297c <fputs@plt+0x5180c>
   6181c:	ldr	r3, [sp, #36]	; 0x24
   61820:	cmp	r3, #0
   61824:	beq	618a0 <fputs@plt+0x50730>
   61828:	ldr	r3, [sp, #68]	; 0x44
   6182c:	mov	r2, fp
   61830:	str	r3, [sp, #4]
   61834:	ldr	r3, [sp, #56]	; 0x38
   61838:	mov	r1, #68	; 0x44
   6183c:	str	r3, [sp]
   61840:	mov	r0, r6
   61844:	ldr	r3, [sp, #52]	; 0x34
   61848:	bl	28ff4 <fputs@plt+0x17e84>
   6184c:	mov	r7, sl
   61850:	ldrsh	r3, [r5, #34]	; 0x22
   61854:	cmp	r7, r3
   61858:	bge	61a28 <fputs@plt+0x508b8>
   6185c:	ldr	r3, [sp, #40]	; 0x28
   61860:	ldr	r3, [r3, r7, lsl #2]
   61864:	cmp	r3, #0
   61868:	bge	61898 <fputs@plt+0x50728>
   6186c:	ldrsh	r3, [r5, #32]
   61870:	cmp	r7, r3
   61874:	beq	61898 <fputs@plt+0x50728>
   61878:	ldr	r3, [sp, #136]	; 0x88
   6187c:	mov	r2, fp
   61880:	add	r3, r3, r7
   61884:	str	r3, [sp]
   61888:	mov	r1, r5
   6188c:	mov	r3, r7
   61890:	mov	r0, r6
   61894:	bl	39a30 <fputs@plt+0x288c0>
   61898:	add	r7, r7, #1
   6189c:	b	61850 <fputs@plt+0x506e0>
   618a0:	str	r9, [sp]
   618a4:	ldr	r3, [sp, #52]	; 0x34
   618a8:	mov	r2, fp
   618ac:	mov	r1, #70	; 0x46
   618b0:	mov	r0, r6
   618b4:	bl	28f0c <fputs@plt+0x17d9c>
   618b8:	b	6184c <fputs@plt+0x506dc>
   618bc:	str	r9, [sp]
   618c0:	ldr	r3, [sp, #36]	; 0x24
   618c4:	mov	r2, fp
   618c8:	mov	r1, #70	; 0x46
   618cc:	mov	r0, r6
   618d0:	bl	28f0c <fputs@plt+0x17d9c>
   618d4:	b	61b0c <fputs@plt+0x5099c>
   618d8:	bl	2956c <fputs@plt+0x183fc>
   618dc:	b	61cc8 <fputs@plt+0x50b58>
   618e0:	ldrb	r3, [r7, #1]!
   618e4:	cmp	r3, #0
   618e8:	beq	6190c <fputs@plt+0x5079c>
   618ec:	ldr	r3, [sp, #72]	; 0x48
   618f0:	ldr	r1, [sp, #44]	; 0x2c
   618f4:	add	r2, r3, r7
   618f8:	sub	r2, r2, r1
   618fc:	mov	r3, r8
   61900:	mov	r1, r9
   61904:	mov	r0, r6
   61908:	bl	29404 <fputs@plt+0x18294>
   6190c:	ldr	r5, [r5, #20]
   61910:	b	61ce4 <fputs@plt+0x50b74>
   61914:	ldr	r3, [sp, #64]	; 0x40
   61918:	cmp	r3, #0
   6191c:	bne	61410 <fputs@plt+0x502a0>
   61920:	ldr	r3, [sp, #36]	; 0x24
   61924:	cmp	r3, #0
   61928:	beq	615e8 <fputs@plt+0x50478>
   6192c:	ldr	r0, [r6, #24]
   61930:	bl	28e04 <fputs@plt+0x17c94>
   61934:	ldr	r3, [sp, #112]	; 0x70
   61938:	ldr	r2, [sp, #96]	; 0x60
   6193c:	mov	r1, #108	; 0x6c
   61940:	str	r0, [sp, #52]	; 0x34
   61944:	mov	r0, r6
   61948:	bl	29404 <fputs@plt+0x18294>
   6194c:	ldr	r3, [sp, #56]	; 0x38
   61950:	ldr	r2, [sp, #96]	; 0x60
   61954:	mov	r1, #101	; 0x65
   61958:	mov	r0, r6
   6195c:	bl	29404 <fputs@plt+0x18294>
   61960:	mov	r3, #0
   61964:	str	r3, [sp, #4]
   61968:	ldr	r3, [sp, #56]	; 0x38
   6196c:	mov	r2, fp
   61970:	str	r3, [sp]
   61974:	mov	r1, #68	; 0x44
   61978:	ldr	r3, [sp, #52]	; 0x34
   6197c:	str	r0, [sp, #140]	; 0x8c
   61980:	mov	r0, r6
   61984:	bl	28ff4 <fputs@plt+0x17e84>
   61988:	ldr	r3, [sp, #120]	; 0x78
   6198c:	cmp	r3, #0
   61990:	beq	619b4 <fputs@plt+0x50844>
   61994:	ldr	r2, [sp, #80]	; 0x50
   61998:	ldr	r1, [sp, #124]	; 0x7c
   6199c:	mov	r0, r4
   619a0:	bl	51ca8 <fputs@plt+0x40b38>
   619a4:	ldr	r2, [sp, #80]	; 0x50
   619a8:	mov	r1, #38	; 0x26
   619ac:	mov	r0, r6
   619b0:	bl	293a0 <fputs@plt+0x18230>
   619b4:	ldr	r3, [sp, #84]	; 0x54
   619b8:	and	r3, r3, #1
   619bc:	str	r3, [sp, #124]	; 0x7c
   619c0:	ldr	r3, [sp, #92]	; 0x5c
   619c4:	and	r7, r3, #1
   619c8:	ldr	r3, [sp, #124]	; 0x7c
   619cc:	orrs	r7, r3, r7
   619d0:	bne	61620 <fputs@plt+0x504b0>
   619d4:	ldr	r3, [sp, #108]	; 0x6c
   619d8:	cmp	r3, #0
   619dc:	bne	61650 <fputs@plt+0x504e0>
   619e0:	ldr	r3, [sp, #248]	; 0xf8
   619e4:	str	r5, [sp, #4]
   619e8:	str	r3, [sp, #8]
   619ec:	mov	r3, #1
   619f0:	str	r3, [sp]
   619f4:	ldr	r2, [sp, #48]	; 0x30
   619f8:	ldr	r1, [sp, #108]	; 0x6c
   619fc:	mov	r0, r4
   61a00:	bl	62234 <fputs@plt+0x510c4>
   61a04:	ldr	r8, [sp, #136]	; 0x88
   61a08:	mov	r7, sl
   61a0c:	str	r0, [sp, #92]	; 0x5c
   61a10:	ldrsh	r3, [r5, #34]	; 0x22
   61a14:	cmp	r7, r3
   61a18:	blt	61738 <fputs@plt+0x505c8>
   61a1c:	ldr	r3, [sp, #152]	; 0x98
   61a20:	tst	r3, #1
   61a24:	bne	617dc <fputs@plt+0x5066c>
   61a28:	ldr	r3, [sp, #128]	; 0x80
   61a2c:	cmp	r3, #0
   61a30:	bne	61c30 <fputs@plt+0x50ac0>
   61a34:	add	r3, sp, #208	; 0xd0
   61a38:	ldr	r2, [sp, #128]	; 0x80
   61a3c:	mov	r1, r5
   61a40:	str	r2, [r3, #-52]!	; 0xffffffcc
   61a44:	str	r3, [sp, #24]
   61a48:	ldr	r3, [sp, #52]	; 0x34
   61a4c:	ldr	r2, [sp, #40]	; 0x28
   61a50:	str	r3, [sp, #20]
   61a54:	ldrb	r3, [sp, #248]	; 0xf8
   61a58:	str	r2, [sp, #28]
   61a5c:	str	r9, [sp, #8]
   61a60:	str	r3, [sp, #16]
   61a64:	ldr	r3, [sp, #76]	; 0x4c
   61a68:	ldr	r2, [sp, #132]	; 0x84
   61a6c:	str	r3, [sp, #12]
   61a70:	ldr	r3, [sp, #80]	; 0x50
   61a74:	mov	r0, r4
   61a78:	str	r3, [sp, #4]
   61a7c:	ldr	r3, [sp, #100]	; 0x64
   61a80:	str	r3, [sp]
   61a84:	mov	r3, fp
   61a88:	bl	121f8 <fputs@plt+0x1088>
   61a8c:	ldr	r3, [sp, #84]	; 0x54
   61a90:	cmp	r3, #0
   61a94:	beq	61abc <fputs@plt+0x5094c>
   61a98:	ldr	r3, [sp, #76]	; 0x4c
   61a9c:	mov	r2, r9
   61aa0:	str	r3, [sp, #4]
   61aa4:	ldr	r3, [sp, #40]	; 0x28
   61aa8:	mov	r1, r5
   61aac:	str	r3, [sp]
   61ab0:	mov	r0, r4
   61ab4:	ldr	r3, [sp, #128]	; 0x80
   61ab8:	bl	60358 <fputs@plt+0x4f1e8>
   61abc:	ldr	r3, [sp, #76]	; 0x4c
   61ac0:	ldr	r2, [sp, #76]	; 0x4c
   61ac4:	adds	r7, r3, #0
   61ac8:	ldr	r3, [sp, #156]	; 0x9c
   61acc:	movne	r7, #1
   61ad0:	cmp	r2, #0
   61ad4:	cmpeq	r3, #0
   61ad8:	beq	61b10 <fputs@plt+0x509a0>
   61adc:	ldr	r3, [sp, #36]	; 0x24
   61ae0:	cmp	r3, #0
   61ae4:	beq	618bc <fputs@plt+0x5074c>
   61ae8:	ldr	r3, [sp, #68]	; 0x44
   61aec:	mov	r2, fp
   61af0:	str	r3, [sp, #4]
   61af4:	ldr	r3, [sp, #56]	; 0x38
   61af8:	mov	r1, #68	; 0x44
   61afc:	str	r3, [sp]
   61b00:	mov	r0, r6
   61b04:	mov	r3, #0
   61b08:	bl	28ff4 <fputs@plt+0x17e84>
   61b0c:	mov	sl, r0
   61b10:	mvn	r3, #0
   61b14:	str	r3, [sp, #4]
   61b18:	ldr	r3, [sp, #132]	; 0x84
   61b1c:	mov	r2, fp
   61b20:	str	r3, [sp]
   61b24:	mov	r1, r5
   61b28:	ldr	r3, [sp, #100]	; 0x64
   61b2c:	mov	r0, r4
   61b30:	bl	538fc <fputs@plt+0x4278c>
   61b34:	ldr	r3, [sp, #36]	; 0x24
   61b38:	ldr	r2, [sp, #124]	; 0x7c
   61b3c:	cmp	r3, #0
   61b40:	moveq	r3, r7
   61b44:	orrne	r3, r7, #1
   61b48:	orr	r3, r2, r3
   61b4c:	tst	r3, #255	; 0xff
   61b50:	beq	61b68 <fputs@plt+0x509f8>
   61b54:	mov	r3, #0
   61b58:	mov	r2, fp
   61b5c:	mov	r1, #95	; 0x5f
   61b60:	mov	r0, r6
   61b64:	bl	29404 <fputs@plt+0x18294>
   61b68:	ldr	r3, [sp, #156]	; 0x9c
   61b6c:	cmp	r3, #0
   61b70:	orrne	r7, r7, #1
   61b74:	cmp	r7, #0
   61b78:	beq	61b88 <fputs@plt+0x50a18>
   61b7c:	mov	r1, sl
   61b80:	mov	r0, r6
   61b84:	bl	1e06c <fputs@plt+0xcefc>
   61b88:	ldr	r3, [sp, #84]	; 0x54
   61b8c:	cmp	r3, #0
   61b90:	beq	61bb8 <fputs@plt+0x50a48>
   61b94:	ldr	r3, [sp, #76]	; 0x4c
   61b98:	mov	r2, #0
   61b9c:	str	r3, [sp, #4]
   61ba0:	ldr	r3, [sp, #40]	; 0x28
   61ba4:	mov	r1, r5
   61ba8:	str	r3, [sp]
   61bac:	mov	r0, r4
   61bb0:	ldr	r3, [sp, #80]	; 0x50
   61bb4:	bl	60358 <fputs@plt+0x4f1e8>
   61bb8:	mov	r3, #0
   61bbc:	str	r3, [sp, #16]
   61bc0:	str	r3, [sp, #12]
   61bc4:	mov	r3, #1
   61bc8:	str	r3, [sp, #8]
   61bcc:	ldr	r3, [sp, #132]	; 0x84
   61bd0:	mov	r2, fp
   61bd4:	str	r3, [sp, #4]
   61bd8:	ldr	r3, [sp, #80]	; 0x50
   61bdc:	mov	r1, r5
   61be0:	str	r3, [sp]
   61be4:	mov	r0, r4
   61be8:	ldr	r3, [sp, #100]	; 0x64
   61bec:	bl	11574 <fputs@plt+0x404>
   61bf0:	ldr	r3, [sp, #84]	; 0x54
   61bf4:	cmp	r3, #0
   61bf8:	beq	61c30 <fputs@plt+0x50ac0>
   61bfc:	ldr	r3, [r4]
   61c00:	ldr	r3, [r3, #24]
   61c04:	tst	r3, #524288	; 0x80000
   61c08:	beq	61c30 <fputs@plt+0x50ac0>
   61c0c:	ldr	r3, [sp, #76]	; 0x4c
   61c10:	ldr	r2, [sp, #48]	; 0x30
   61c14:	str	r3, [sp, #4]
   61c18:	ldr	r3, [sp, #40]	; 0x28
   61c1c:	mov	r1, r5
   61c20:	str	r3, [sp]
   61c24:	mov	r0, r4
   61c28:	mov	r3, r9
   61c2c:	bl	62368 <fputs@plt+0x511f8>
   61c30:	ldr	r3, [sp, #60]	; 0x3c
   61c34:	ldr	r3, [r3, #24]
   61c38:	tst	r3, #128	; 0x80
   61c3c:	beq	61c60 <fputs@plt+0x50af0>
   61c40:	ldr	r3, [r4, #420]	; 0x1a4
   61c44:	cmp	r3, #0
   61c48:	bne	61c60 <fputs@plt+0x50af0>
   61c4c:	mov	r3, #1
   61c50:	ldr	r2, [sp, #104]	; 0x68
   61c54:	mov	r1, #37	; 0x25
   61c58:	mov	r0, r6
   61c5c:	bl	29404 <fputs@plt+0x18294>
   61c60:	ldr	r3, [sp, #52]	; 0x34
   61c64:	stmib	sp, {r5, r9}
   61c68:	str	r3, [sp, #16]
   61c6c:	ldr	r3, [sp, #248]	; 0xf8
   61c70:	mov	r2, #110	; 0x6e
   61c74:	str	r3, [sp, #12]
   61c78:	mov	r3, #2
   61c7c:	str	r3, [sp]
   61c80:	ldr	r1, [sp, #108]	; 0x6c
   61c84:	ldr	r3, [sp, #48]	; 0x30
   61c88:	mov	r0, r4
   61c8c:	bl	6297c <fputs@plt+0x5180c>
   61c90:	ldr	r3, [sp, #64]	; 0x40
   61c94:	cmp	r3, #0
   61c98:	bne	61cc8 <fputs@plt+0x50b58>
   61c9c:	ldr	r3, [sp, #36]	; 0x24
   61ca0:	ldr	r1, [sp, #52]	; 0x34
   61ca4:	cmp	r3, #0
   61ca8:	mov	r0, r6
   61cac:	beq	618d8 <fputs@plt+0x50768>
   61cb0:	bl	16e4c <fputs@plt+0x5cdc>
   61cb4:	ldr	r3, [sp, #140]	; 0x8c
   61cb8:	ldr	r2, [sp, #96]	; 0x60
   61cbc:	mov	r1, #7
   61cc0:	mov	r0, r6
   61cc4:	bl	29404 <fputs@plt+0x18294>
   61cc8:	ldr	r1, [sp, #112]	; 0x70
   61ccc:	mov	r0, r6
   61cd0:	bl	16e4c <fputs@plt+0x5cdc>
   61cd4:	ldr	r5, [r5, #8]
   61cd8:	ldr	r7, [sp, #44]	; 0x2c
   61cdc:	mov	r8, #0
   61ce0:	mov	r9, #61	; 0x3d
   61ce4:	cmp	r5, #0
   61ce8:	bne	618e0 <fputs@plt+0x50770>
   61cec:	ldr	r3, [sp, #100]	; 0x64
   61cf0:	cmp	fp, r3
   61cf4:	bge	61d0c <fputs@plt+0x50b9c>
   61cf8:	mov	r3, r5
   61cfc:	mov	r2, fp
   61d00:	mov	r1, #61	; 0x3d
   61d04:	mov	r0, r6
   61d08:	bl	29404 <fputs@plt+0x18294>
   61d0c:	ldrb	r3, [r4, #18]
   61d10:	cmp	r3, #0
   61d14:	bne	61d2c <fputs@plt+0x50bbc>
   61d18:	ldr	r3, [r4, #420]	; 0x1a4
   61d1c:	cmp	r3, #0
   61d20:	bne	61d2c <fputs@plt+0x50bbc>
   61d24:	mov	r0, r4
   61d28:	bl	11a5c <fputs@plt+0x8ec>
   61d2c:	ldr	r3, [sp, #60]	; 0x3c
   61d30:	ldr	r3, [r3, #24]
   61d34:	tst	r3, #128	; 0x80
   61d38:	beq	608b4 <fputs@plt+0x4f744>
   61d3c:	ldr	r3, [r4, #420]	; 0x1a4
   61d40:	cmp	r3, #0
   61d44:	bne	608b4 <fputs@plt+0x4f744>
   61d48:	ldrb	r4, [r4, #18]
   61d4c:	cmp	r4, #0
   61d50:	bne	608b4 <fputs@plt+0x4f744>
   61d54:	ldr	r2, [sp, #104]	; 0x68
   61d58:	mov	r3, #1
   61d5c:	mov	r1, #33	; 0x21
   61d60:	mov	r0, r6
   61d64:	bl	29404 <fputs@plt+0x18294>
   61d68:	mov	r0, r6
   61d6c:	mov	r1, #1
   61d70:	bl	24844 <fputs@plt+0x136d4>
   61d74:	str	r4, [sp]
   61d78:	ldr	r3, [pc, #76]	; 61dcc <fputs@plt+0x50c5c>
   61d7c:	mov	r2, r4
   61d80:	mov	r1, r4
   61d84:	mov	r0, r6
   61d88:	bl	28474 <fputs@plt+0x17304>
   61d8c:	b	608b4 <fputs@plt+0x4f744>
   61d90:	ldr	r3, [sp, #64]	; 0x40
   61d94:	mov	r2, #55	; 0x37
   61d98:	str	r3, [sp, #12]
   61d9c:	str	r3, [sp, #8]
   61da0:	ldr	r3, [sp, #44]	; 0x2c
   61da4:	mov	r1, r5
   61da8:	str	r3, [sp, #4]
   61dac:	ldr	r3, [sp, #72]	; 0x48
   61db0:	mov	r0, r4
   61db4:	str	r3, [sp]
   61db8:	ldr	r3, [sp, #64]	; 0x40
   61dbc:	bl	33b14 <fputs@plt+0x229a4>
   61dc0:	b	61920 <fputs@plt+0x507b0>
   61dc4:	andeq	r9, r7, fp, ror #24
   61dc8:	ldrdeq	r7, [r7], -r6
   61dcc:	andeq	r9, r7, lr, ror ip
   61dd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   61dd4:	sub	sp, sp, #100	; 0x64
   61dd8:	ldr	r7, [r0, #416]	; 0x1a0
   61ddc:	cmp	r7, #0
   61de0:	movne	ip, r7
   61de4:	moveq	ip, r0
   61de8:	ldr	r5, [ip, #532]	; 0x214
   61dec:	cmp	r5, #0
   61df0:	beq	61fa0 <fputs@plt+0x50e30>
   61df4:	ldr	ip, [r5]
   61df8:	cmp	ip, r1
   61dfc:	bne	61e18 <fputs@plt+0x50ca8>
   61e00:	ldr	ip, [r5, #12]
   61e04:	cmp	ip, r3
   61e08:	bne	61e18 <fputs@plt+0x50ca8>
   61e0c:	mov	r0, r5
   61e10:	add	sp, sp, #100	; 0x64
   61e14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   61e18:	ldr	r5, [r5, #4]
   61e1c:	b	61dec <fputs@plt+0x50c7c>
   61e20:	ldr	r3, [sp, #24]
   61e24:	cmp	r3, #10
   61e28:	ldrbeq	r3, [r5, #1]
   61e2c:	ldrne	r3, [sp, #36]	; 0x24
   61e30:	strb	r3, [r4, #441]	; 0x1b9
   61e34:	ldrb	r3, [r5]
   61e38:	cmp	r3, #109	; 0x6d
   61e3c:	beq	61f10 <fputs@plt+0x50da0>
   61e40:	cmp	r3, #110	; 0x6e
   61e44:	beq	61ea0 <fputs@plt+0x50d30>
   61e48:	cmp	r3, #108	; 0x6c
   61e4c:	bne	61f44 <fputs@plt+0x50dd4>
   61e50:	mov	r1, r5
   61e54:	ldr	r0, [r4]
   61e58:	bl	2a114 <fputs@plt+0x18fa4>
   61e5c:	mov	r2, #0
   61e60:	ldr	r1, [r5, #8]
   61e64:	mov	sl, r0
   61e68:	ldr	r0, [sp, #8]
   61e6c:	bl	22fe8 <fputs@plt+0x11e78>
   61e70:	ldr	r1, [r5, #24]
   61e74:	str	r0, [sp, #32]
   61e78:	ldr	r0, [sp, #8]
   61e7c:	bl	20e04 <fputs@plt+0xfc94>
   61e80:	ldrb	r3, [r4, #441]	; 0x1b9
   61e84:	ldr	r2, [sp, #32]
   61e88:	mov	r1, sl
   61e8c:	str	r3, [sp]
   61e90:	mov	r3, r0
   61e94:	mov	r0, r4
   61e98:	bl	636a4 <fputs@plt+0x52534>
   61e9c:	b	61ef0 <fputs@plt+0x50d80>
   61ea0:	mov	r1, r5
   61ea4:	ldr	r0, [r4]
   61ea8:	bl	2a114 <fputs@plt+0x18fa4>
   61eac:	mov	r2, #0
   61eb0:	ldr	r1, [r5, #20]
   61eb4:	mov	sl, r0
   61eb8:	ldr	r0, [sp, #8]
   61ebc:	bl	22a10 <fputs@plt+0x118a0>
   61ec0:	mov	r2, #0
   61ec4:	ldr	r1, [r5, #16]
   61ec8:	str	r0, [sp, #32]
   61ecc:	ldr	r0, [sp, #8]
   61ed0:	bl	22a08 <fputs@plt+0x11898>
   61ed4:	ldrb	r3, [r4, #441]	; 0x1b9
   61ed8:	ldr	r2, [sp, #32]
   61edc:	mov	r1, sl
   61ee0:	str	r3, [sp]
   61ee4:	mov	r3, r0
   61ee8:	mov	r0, r4
   61eec:	bl	60878 <fputs@plt+0x4f708>
   61ef0:	ldrb	r3, [r5]
   61ef4:	cmp	r3, #119	; 0x77
   61ef8:	beq	61f08 <fputs@plt+0x50d98>
   61efc:	mov	r1, #98	; 0x62
   61f00:	ldr	r0, [sp, #28]
   61f04:	bl	28f80 <fputs@plt+0x17e10>
   61f08:	ldr	r5, [r5, #28]
   61f0c:	b	62158 <fputs@plt+0x50fe8>
   61f10:	mov	r1, r5
   61f14:	ldr	r0, [r4]
   61f18:	bl	2a114 <fputs@plt+0x18fa4>
   61f1c:	ldr	r1, [r5, #16]
   61f20:	mov	r2, #0
   61f24:	mov	sl, r0
   61f28:	ldr	r0, [sp, #8]
   61f2c:	bl	22a08 <fputs@plt+0x11898>
   61f30:	mov	r1, sl
   61f34:	mov	r2, r0
   61f38:	mov	r0, r4
   61f3c:	bl	62d54 <fputs@plt+0x51be4>
   61f40:	b	61ef0 <fputs@plt+0x50d80>
   61f44:	ldr	r1, [r5, #8]
   61f48:	mov	r2, #0
   61f4c:	ldr	r0, [sp, #8]
   61f50:	bl	22fe8 <fputs@plt+0x11e78>
   61f54:	mov	r3, #4
   61f58:	strb	r3, [sp, #44]	; 0x2c
   61f5c:	add	r2, sp, #44	; 0x2c
   61f60:	mov	r3, #0
   61f64:	str	r3, [sp, #48]	; 0x30
   61f68:	strb	r3, [sp, #45]	; 0x2d
   61f6c:	str	r3, [sp, #52]	; 0x34
   61f70:	str	r3, [sp, #56]	; 0x38
   61f74:	mov	sl, r0
   61f78:	mov	r1, r0
   61f7c:	mov	r0, r4
   61f80:	bl	4ed20 <fputs@plt+0x3dbb0>
   61f84:	mov	r1, sl
   61f88:	ldr	r0, [sp, #8]
   61f8c:	bl	1eff0 <fputs@plt+0xde80>
   61f90:	b	61ef0 <fputs@plt+0x50d80>
   61f94:	ldm	r4, {r0, r1}
   61f98:	bl	1e0ec <fputs@plt+0xcf7c>
   61f9c:	b	621b0 <fputs@plt+0x51040>
   61fa0:	ldr	r6, [r0]
   61fa4:	cmp	r7, #0
   61fa8:	moveq	r7, r0
   61fac:	str	r3, [sp, #24]
   61fb0:	str	r0, [sp, #12]
   61fb4:	mov	r9, r2
   61fb8:	mov	r3, #0
   61fbc:	mov	r2, #24
   61fc0:	mov	r0, r6
   61fc4:	str	r1, [sp, #16]
   61fc8:	bl	205a0 <fputs@plt+0xf430>
   61fcc:	subs	fp, r0, #0
   61fd0:	beq	61e0c <fputs@plt+0x50c9c>
   61fd4:	ldr	r3, [r7, #532]	; 0x214
   61fd8:	mov	r2, #28
   61fdc:	str	r3, [fp, #4]
   61fe0:	mov	r0, r6
   61fe4:	str	fp, [r7, #532]	; 0x214
   61fe8:	mov	r3, #0
   61fec:	bl	205a0 <fputs@plt+0xf430>
   61ff0:	cmp	r0, #0
   61ff4:	mov	r8, r0
   61ff8:	str	r0, [fp, #8]
   61ffc:	beq	61e0c <fputs@plt+0x50c9c>
   62000:	ldr	r3, [r7, #8]
   62004:	mvn	sl, #0
   62008:	ldr	r2, [r3, #192]	; 0xc0
   6200c:	str	r2, [r0, #24]
   62010:	str	r0, [r3, #192]	; 0xc0
   62014:	ldr	r3, [sp, #16]
   62018:	str	sl, [fp, #16]
   6201c:	str	r3, [fp]
   62020:	ldr	r3, [sp, #24]
   62024:	str	sl, [fp, #20]
   62028:	str	r3, [fp, #12]
   6202c:	mov	r2, #544	; 0x220
   62030:	mov	r3, #0
   62034:	mov	r0, r6
   62038:	bl	205a0 <fputs@plt+0xf430>
   6203c:	subs	r4, r0, #0
   62040:	beq	61e0c <fputs@plt+0x50c9c>
   62044:	mov	r2, #32
   62048:	mov	r1, r5
   6204c:	add	r0, sp, #64	; 0x40
   62050:	bl	10f48 <memset@plt>
   62054:	ldr	r3, [sp, #16]
   62058:	str	r9, [r4, #420]	; 0x1a4
   6205c:	str	r4, [sp, #64]	; 0x40
   62060:	ldr	r3, [r3]
   62064:	str	r6, [r4]
   62068:	str	r3, [r4, #496]	; 0x1f0
   6206c:	ldr	r3, [sp, #16]
   62070:	str	r7, [r4, #416]	; 0x1a0
   62074:	mov	r0, r4
   62078:	ldrb	r3, [r3, #8]
   6207c:	strb	r3, [r4, #440]	; 0x1b8
   62080:	ldr	r3, [sp, #12]
   62084:	ldr	r3, [r3, #428]	; 0x1ac
   62088:	str	r3, [r4, #428]	; 0x1ac
   6208c:	bl	28f9c <fputs@plt+0x17e2c>
   62090:	subs	r9, r0, #0
   62094:	beq	62214 <fputs@plt+0x510a4>
   62098:	ldr	r3, [sp, #16]
   6209c:	ldr	r1, [pc, #396]	; 62230 <fputs@plt+0x510c0>
   620a0:	mov	r0, r6
   620a4:	ldr	r2, [r3]
   620a8:	bl	38c54 <fputs@plt+0x27ae4>
   620ac:	mov	r3, sl
   620b0:	mov	r1, sl
   620b4:	mov	r2, r0
   620b8:	mov	r0, r9
   620bc:	bl	25510 <fputs@plt+0x143a0>
   620c0:	ldr	r3, [sp, #16]
   620c4:	ldr	r1, [r3, #12]
   620c8:	cmp	r1, #0
   620cc:	streq	r5, [sp, #20]
   620d0:	beq	62138 <fputs@plt+0x50fc8>
   620d4:	mov	r2, r5
   620d8:	mov	r0, r6
   620dc:	bl	22a08 <fputs@plt+0x11898>
   620e0:	mov	r1, r0
   620e4:	mov	sl, r0
   620e8:	add	r0, sp, #64	; 0x40
   620ec:	bl	31dc8 <fputs@plt+0x20c58>
   620f0:	subs	r3, r0, #0
   620f4:	str	r3, [sp, #20]
   620f8:	strne	r5, [sp, #20]
   620fc:	bne	6212c <fputs@plt+0x50fbc>
   62100:	ldrb	r3, [r6, #69]	; 0x45
   62104:	cmp	r3, #0
   62108:	bne	6212c <fputs@plt+0x50fbc>
   6210c:	ldr	r0, [r9, #24]
   62110:	bl	28e04 <fputs@plt+0x17c94>
   62114:	mov	r3, #16
   62118:	mov	r1, sl
   6211c:	str	r0, [sp, #20]
   62120:	mov	r2, r0
   62124:	mov	r0, r4
   62128:	bl	53140 <fputs@plt+0x41fd0>
   6212c:	mov	r1, sl
   62130:	mov	r0, r6
   62134:	bl	1eff8 <fputs@plt+0xde88>
   62138:	ldr	r3, [sp, #16]
   6213c:	ldr	r5, [r3, #28]
   62140:	ldr	r3, [r4, #8]
   62144:	str	r3, [sp, #28]
   62148:	ldr	r3, [r4]
   6214c:	str	r3, [sp, #8]
   62150:	ldrb	r3, [sp, #24]
   62154:	str	r3, [sp, #36]	; 0x24
   62158:	cmp	r5, #0
   6215c:	bne	61e20 <fputs@plt+0x50cb0>
   62160:	ldr	r3, [sp, #20]
   62164:	cmp	r3, #0
   62168:	beq	62178 <fputs@plt+0x51008>
   6216c:	mov	r1, r3
   62170:	mov	r0, r9
   62174:	bl	16e4c <fputs@plt+0x5cdc>
   62178:	mov	r1, #21
   6217c:	mov	r0, r9
   62180:	bl	28f80 <fputs@plt+0x17e10>
   62184:	ldr	r3, [sp, #12]
   62188:	ldr	r3, [r3, #68]	; 0x44
   6218c:	cmp	r3, #0
   62190:	bne	61f94 <fputs@plt+0x50e24>
   62194:	ldr	r2, [sp, #12]
   62198:	ldr	r3, [r4, #4]
   6219c:	str	r3, [r2, #4]
   621a0:	ldr	r3, [r4, #68]	; 0x44
   621a4:	str	r3, [r2, #68]	; 0x44
   621a8:	ldr	r3, [r4, #12]
   621ac:	str	r3, [r2, #12]
   621b0:	ldrb	r5, [r6, #69]	; 0x45
   621b4:	cmp	r5, #0
   621b8:	bne	621dc <fputs@plt+0x5106c>
   621bc:	add	r1, r7, #400	; 0x190
   621c0:	mov	r0, r9
   621c4:	ldr	sl, [r9, #4]
   621c8:	bl	1e180 <fputs@plt+0xd010>
   621cc:	ldr	r3, [r9, #32]
   621d0:	str	r3, [r8, #4]
   621d4:	str	r5, [r9, #4]
   621d8:	str	sl, [r8]
   621dc:	ldr	r3, [r4, #76]	; 0x4c
   621e0:	mov	r0, r9
   621e4:	str	r3, [r8, #8]
   621e8:	ldr	r3, [r4, #72]	; 0x48
   621ec:	str	r3, [r8, #12]
   621f0:	ldr	r3, [r4, #84]	; 0x54
   621f4:	str	r3, [r8, #16]
   621f8:	ldr	r3, [sp, #16]
   621fc:	str	r3, [r8, #20]
   62200:	ldr	r3, [r4, #432]	; 0x1b0
   62204:	str	r3, [fp, #16]
   62208:	ldr	r3, [r4, #436]	; 0x1b4
   6220c:	str	r3, [fp, #20]
   62210:	bl	25414 <fputs@plt+0x142a4>
   62214:	mov	r0, r4
   62218:	bl	1f0ec <fputs@plt+0xdf7c>
   6221c:	mov	r1, r4
   62220:	mov	r0, r6
   62224:	bl	1e0ec <fputs@plt+0xcf7c>
   62228:	mov	r5, fp
   6222c:	b	61e0c <fputs@plt+0x50c9c>
   62230:	andeq	r9, r7, fp, lsl #25
   62234:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   62238:	subs	r6, r2, #0
   6223c:	ldr	r9, [sp, #32]
   62240:	mov	r8, r0
   62244:	mov	r4, r1
   62248:	movne	r7, #110	; 0x6e
   6224c:	moveq	r7, #109	; 0x6d
   62250:	mov	r5, #0
   62254:	add	sl, r3, #4
   62258:	cmp	r4, #0
   6225c:	bne	62268 <fputs@plt+0x510f8>
   62260:	mov	r0, r5
   62264:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   62268:	ldrb	r3, [r4, #8]
   6226c:	cmp	r7, r3
   62270:	bne	622b4 <fputs@plt+0x51144>
   62274:	ldrb	r3, [r4, #9]
   62278:	tst	r3, r9
   6227c:	beq	622b4 <fputs@plt+0x51144>
   62280:	mov	r1, r6
   62284:	ldr	r0, [r4, #16]
   62288:	bl	1cab4 <fputs@plt+0xb944>
   6228c:	cmp	r0, #0
   62290:	beq	622b4 <fputs@plt+0x51144>
   62294:	ldr	r3, [sp, #40]	; 0x28
   62298:	ldr	r2, [sp, #36]	; 0x24
   6229c:	mov	r1, r4
   622a0:	mov	r0, r8
   622a4:	bl	61dd0 <fputs@plt+0x50c60>
   622a8:	cmp	r0, #0
   622ac:	ldrne	r3, [r0, sl, lsl #2]
   622b0:	orrne	r5, r5, r3
   622b4:	ldr	r4, [r4, #32]
   622b8:	b	62258 <fputs@plt+0x510e8>
   622bc:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   622c0:	mov	r5, r0
   622c4:	mov	r4, r1
   622c8:	mov	r9, r2
   622cc:	mov	r7, r3
   622d0:	ldr	sl, [sp, #48]	; 0x30
   622d4:	ldr	r8, [sp, #52]	; 0x34
   622d8:	bl	28f9c <fputs@plt+0x17e2c>
   622dc:	mov	r3, sl
   622e0:	mov	r2, r9
   622e4:	mov	r1, r4
   622e8:	mov	r6, r0
   622ec:	mov	r0, r5
   622f0:	bl	61dd0 <fputs@plt+0x50c60>
   622f4:	cmp	r0, #0
   622f8:	beq	62360 <fputs@plt+0x511f0>
   622fc:	ldr	r4, [r4]
   62300:	mvn	r2, #17
   62304:	cmp	r4, #0
   62308:	mov	r1, #132	; 0x84
   6230c:	ldrne	r3, [r5]
   62310:	ldrne	r4, [r3, #24]
   62314:	ldr	r3, [r5, #76]	; 0x4c
   62318:	str	r2, [sp, #8]
   6231c:	ldr	r2, [r0, #8]
   62320:	lsrne	r4, r4, #18
   62324:	add	r3, r3, #1
   62328:	eorne	r4, r4, #1
   6232c:	str	r3, [r5, #76]	; 0x4c
   62330:	str	r2, [sp, #4]
   62334:	str	r3, [sp]
   62338:	mov	r2, r7
   6233c:	mov	r3, r8
   62340:	mov	r0, r6
   62344:	andne	r4, r4, #1
   62348:	bl	2902c <fputs@plt+0x17ebc>
   6234c:	mov	r1, r4
   62350:	mov	r0, r6
   62354:	add	sp, sp, #16
   62358:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6235c:	b	1bd68 <fputs@plt+0xabf8>
   62360:	add	sp, sp, #16
   62364:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   62368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6236c:	sub	sp, sp, #108	; 0x6c
   62370:	mov	r6, r0
   62374:	mov	r0, r1
   62378:	str	r3, [sp, #60]	; 0x3c
   6237c:	mov	sl, r1
   62380:	str	r2, [sp, #40]	; 0x28
   62384:	bl	17f70 <fputs@plt+0x6e00>
   62388:	ldr	r3, [sp, #40]	; 0x28
   6238c:	cmp	r3, #0
   62390:	movne	r3, #110	; 0x6e
   62394:	moveq	r3, #109	; 0x6d
   62398:	str	r3, [sp, #56]	; 0x38
   6239c:	mov	r7, r0
   623a0:	cmp	r7, #0
   623a4:	bne	623b0 <fputs@plt+0x51240>
   623a8:	add	sp, sp, #108	; 0x6c
   623ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   623b0:	ldr	r3, [sp, #144]	; 0x90
   623b4:	cmp	r3, #0
   623b8:	beq	623d8 <fputs@plt+0x51268>
   623bc:	ldr	r3, [sp, #148]	; 0x94
   623c0:	ldr	r2, [sp, #144]	; 0x90
   623c4:	mov	r1, r7
   623c8:	mov	r0, sl
   623cc:	bl	17f80 <fputs@plt+0x6e10>
   623d0:	cmp	r0, #0
   623d4:	beq	62464 <fputs@plt+0x512f4>
   623d8:	ldr	r3, [sp, #40]	; 0x28
   623dc:	ldr	r4, [r6]
   623e0:	adds	r3, r3, #0
   623e4:	movne	r3, #1
   623e8:	add	r2, r7, r3
   623ec:	ldrb	fp, [r2, #25]
   623f0:	cmp	fp, #6
   623f4:	bne	62404 <fputs@plt+0x51294>
   623f8:	ldr	r2, [r4, #24]
   623fc:	tst	r2, #16777216	; 0x1000000
   62400:	bne	62464 <fputs@plt+0x512f4>
   62404:	add	r3, r7, r3, lsl #2
   62408:	str	r3, [sp, #52]	; 0x34
   6240c:	ldr	r5, [r3, #28]
   62410:	adds	r3, fp, #0
   62414:	movne	r3, #1
   62418:	cmp	r5, #0
   6241c:	movne	r3, #0
   62420:	cmp	r3, #0
   62424:	beq	62964 <fputs@plt+0x517f4>
   62428:	mov	r3, #0
   6242c:	str	r3, [sp, #64]	; 0x40
   62430:	str	r3, [sp, #68]	; 0x44
   62434:	add	r3, sp, #68	; 0x44
   62438:	str	r3, [sp]
   6243c:	mov	r2, r7
   62440:	add	r3, sp, #64	; 0x40
   62444:	mov	r1, sl
   62448:	mov	r0, r6
   6244c:	bl	33498 <fputs@plt+0x22328>
   62450:	subs	r8, r0, #0
   62454:	streq	r8, [sp, #28]
   62458:	streq	r8, [sp, #36]	; 0x24
   6245c:	streq	r8, [sp, #32]
   62460:	beq	62648 <fputs@plt+0x514d8>
   62464:	ldr	r7, [r7, #12]
   62468:	b	623a0 <fputs@plt+0x51230>
   6246c:	ldr	r3, [pc, #1276]	; 62970 <fputs@plt+0x51800>
   62470:	ldr	r2, [pc, #1276]	; 62974 <fputs@plt+0x51804>
   62474:	ldm	r3, {r0, r1}
   62478:	add	r3, sp, #72	; 0x48
   6247c:	stm	r3, {r0, r1}
   62480:	ldm	r2, {r0, r1}
   62484:	add	r3, sp, #80	; 0x50
   62488:	ldr	r2, [sl, #4]
   6248c:	stm	r3, {r0, r1}
   62490:	ldr	r3, [sp, #68]	; 0x44
   62494:	cmp	r3, #0
   62498:	ldrne	r5, [r3, r8, lsl #2]
   6249c:	ldr	r3, [sp, #64]	; 0x40
   624a0:	ldreq	r5, [r7, #36]	; 0x24
   624a4:	cmp	r3, #0
   624a8:	ldrne	r1, [r3, #4]
   624ac:	lslne	r3, r8, #1
   624b0:	ldrsheq	r3, [sl, #32]
   624b4:	ldrshne	r3, [r1, r3]
   624b8:	lsl	r3, r3, #4
   624bc:	ldr	r0, [r2, r3]
   624c0:	str	r0, [sp, #96]	; 0x60
   624c4:	bl	18f64 <fputs@plt+0x7df4>
   624c8:	lsl	r3, r5, #4
   624cc:	str	r3, [sp, #44]	; 0x2c
   624d0:	ldr	r3, [r7]
   624d4:	ldr	r3, [r3, #4]
   624d8:	str	r0, [sp, #100]	; 0x64
   624dc:	ldr	r0, [r3, r5, lsl #4]
   624e0:	mov	r5, #0
   624e4:	str	r0, [sp, #88]	; 0x58
   624e8:	bl	18f64 <fputs@plt+0x7df4>
   624ec:	mov	r3, #0
   624f0:	add	r2, sp, #72	; 0x48
   624f4:	mov	r1, #27
   624f8:	str	r0, [sp, #92]	; 0x5c
   624fc:	mov	r0, r4
   62500:	bl	1fb70 <fputs@plt+0xea00>
   62504:	mov	r3, #0
   62508:	add	r2, sp, #96	; 0x60
   6250c:	mov	r1, #27
   62510:	mov	r9, r0
   62514:	mov	r0, r4
   62518:	bl	1fb70 <fputs@plt+0xea00>
   6251c:	mov	r2, r9
   62520:	mov	r1, #122	; 0x7a
   62524:	str	r5, [sp]
   62528:	mov	r3, r0
   6252c:	mov	r0, r6
   62530:	bl	32074 <fputs@plt+0x20f04>
   62534:	mov	r3, r5
   62538:	add	r2, sp, #88	; 0x58
   6253c:	mov	r1, #27
   62540:	mov	r9, r0
   62544:	mov	r0, r4
   62548:	bl	1fb70 <fputs@plt+0xea00>
   6254c:	mov	r2, r9
   62550:	mov	r1, #79	; 0x4f
   62554:	str	r5, [sp]
   62558:	mov	r3, r0
   6255c:	mov	r0, r6
   62560:	bl	32074 <fputs@plt+0x20f04>
   62564:	ldr	r1, [sp, #32]
   62568:	mov	r2, r0
   6256c:	mov	r0, r4
   62570:	bl	1fcb8 <fputs@plt+0xeb48>
   62574:	ldr	r3, [sp, #40]	; 0x28
   62578:	cmp	r3, r5
   6257c:	str	r0, [sp, #32]
   62580:	beq	62820 <fputs@plt+0x516b0>
   62584:	mov	r3, r5
   62588:	add	r2, sp, #72	; 0x48
   6258c:	mov	r1, #27
   62590:	mov	r0, r4
   62594:	bl	1fb70 <fputs@plt+0xea00>
   62598:	mov	r3, r5
   6259c:	add	r2, sp, #96	; 0x60
   625a0:	mov	r1, #27
   625a4:	mov	r9, r0
   625a8:	mov	r0, r4
   625ac:	bl	1fb70 <fputs@plt+0xea00>
   625b0:	mov	r2, r9
   625b4:	mov	r1, #122	; 0x7a
   625b8:	str	r5, [sp]
   625bc:	mov	r3, r0
   625c0:	mov	r0, r6
   625c4:	bl	32074 <fputs@plt+0x20f04>
   625c8:	mov	r3, r5
   625cc:	add	r2, sp, #80	; 0x50
   625d0:	mov	r1, #27
   625d4:	mov	r9, r0
   625d8:	mov	r0, r4
   625dc:	bl	1fb70 <fputs@plt+0xea00>
   625e0:	mov	r3, r5
   625e4:	add	r2, sp, #96	; 0x60
   625e8:	mov	r1, #27
   625ec:	str	r0, [sp, #48]	; 0x30
   625f0:	mov	r0, r4
   625f4:	bl	1fb70 <fputs@plt+0xea00>
   625f8:	ldr	r2, [sp, #48]	; 0x30
   625fc:	mov	r1, #122	; 0x7a
   62600:	str	r5, [sp]
   62604:	mov	r3, r0
   62608:	mov	r0, r6
   6260c:	bl	32074 <fputs@plt+0x20f04>
   62610:	mov	r2, r9
   62614:	mov	r1, #73	; 0x49
   62618:	str	r5, [sp]
   6261c:	mov	r3, r0
   62620:	mov	r0, r6
   62624:	bl	32074 <fputs@plt+0x20f04>
   62628:	ldr	r1, [sp, #28]
   6262c:	mov	r2, r0
   62630:	mov	r0, r4
   62634:	bl	1fcb8 <fputs@plt+0xeb48>
   62638:	cmp	fp, #6
   6263c:	str	r0, [sp, #28]
   62640:	bne	6288c <fputs@plt+0x5171c>
   62644:	add	r8, r8, #1
   62648:	ldr	r3, [r7, #20]
   6264c:	cmp	r8, r3
   62650:	blt	6246c <fputs@plt+0x512fc>
   62654:	ldr	r1, [sp, #68]	; 0x44
   62658:	mov	r0, r4
   6265c:	bl	1e0ec <fputs@plt+0xcf7c>
   62660:	ldr	r3, [r7]
   62664:	ldr	r3, [r3]
   62668:	mov	r0, r3
   6266c:	str	r3, [sp, #44]	; 0x2c
   62670:	bl	18f64 <fputs@plt+0x7df4>
   62674:	cmp	fp, #6
   62678:	movne	r9, #0
   6267c:	str	r0, [sp, #48]	; 0x30
   62680:	bne	62708 <fputs@plt+0x51598>
   62684:	ldr	r3, [sp, #44]	; 0x2c
   62688:	str	r0, [sp, #100]	; 0x64
   6268c:	ldr	r2, [pc, #740]	; 62978 <fputs@plt+0x51808>
   62690:	mov	r1, #57	; 0x39
   62694:	mov	r0, r4
   62698:	str	r3, [sp, #96]	; 0x60
   6269c:	bl	1fdf8 <fputs@plt+0xec88>
   626a0:	mov	r1, #0
   626a4:	mov	r5, #0
   626a8:	subs	r2, r0, #0
   626ac:	movne	r3, #2
   626b0:	strbne	r3, [r2, #1]
   626b4:	ldr	r0, [r6]
   626b8:	bl	2a544 <fputs@plt+0x193d4>
   626bc:	mov	r3, #0
   626c0:	mov	r1, r3
   626c4:	add	r2, sp, #96	; 0x60
   626c8:	mov	r8, r0
   626cc:	mov	r0, r4
   626d0:	bl	2a050 <fputs@plt+0x18ee0>
   626d4:	str	r5, [sp, #20]
   626d8:	str	r5, [sp, #16]
   626dc:	str	r5, [sp, #12]
   626e0:	str	r5, [sp, #8]
   626e4:	str	r5, [sp, #4]
   626e8:	str	r5, [sp]
   626ec:	ldr	r3, [sp, #32]
   626f0:	mov	r1, r8
   626f4:	mov	r2, r0
   626f8:	mov	r0, r6
   626fc:	bl	2a6fc <fputs@plt+0x1958c>
   62700:	str	r5, [sp, #32]
   62704:	mov	r9, r0
   62708:	ldr	r3, [r4, #256]	; 0x100
   6270c:	mov	r0, r4
   62710:	add	r3, r3, #1
   62714:	str	r3, [r4, #256]	; 0x100
   62718:	ldr	r3, [sp, #48]	; 0x30
   6271c:	add	r2, r3, #73	; 0x49
   62720:	mov	r3, #0
   62724:	bl	205a0 <fputs@plt+0xf430>
   62728:	subs	r5, r0, #0
   6272c:	moveq	r8, r5
   62730:	beq	627c8 <fputs@plt+0x51658>
   62734:	add	r0, r5, #72	; 0x48
   62738:	add	r8, r5, #36	; 0x24
   6273c:	ldr	r2, [sp, #48]	; 0x30
   62740:	ldr	r1, [sp, #44]	; 0x2c
   62744:	str	r8, [r5, #28]
   62748:	str	r0, [r5, #48]	; 0x30
   6274c:	bl	10fe4 <memcpy@plt>
   62750:	mov	r2, #1
   62754:	ldr	r1, [sp, #32]
   62758:	mov	r0, r4
   6275c:	bl	22a08 <fputs@plt+0x11898>
   62760:	mov	r2, #1
   62764:	ldr	r1, [sp, #36]	; 0x24
   62768:	str	r0, [r5, #52]	; 0x34
   6276c:	mov	r0, r4
   62770:	bl	22a10 <fputs@plt+0x118a0>
   62774:	mov	r2, #1
   62778:	mov	r1, r9
   6277c:	str	r0, [r5, #56]	; 0x38
   62780:	mov	r0, r4
   62784:	bl	22fe8 <fputs@plt+0x11e78>
   62788:	ldr	r3, [sp, #28]
   6278c:	cmp	r3, #0
   62790:	str	r0, [r5, #44]	; 0x2c
   62794:	beq	627c8 <fputs@plt+0x51658>
   62798:	mov	r3, #0
   6279c:	str	r3, [sp]
   627a0:	ldr	r2, [sp, #28]
   627a4:	mov	r1, #19
   627a8:	mov	r0, r6
   627ac:	bl	32074 <fputs@plt+0x20f04>
   627b0:	mov	r2, #1
   627b4:	str	r0, [sp, #28]
   627b8:	mov	r1, r0
   627bc:	mov	r0, r4
   627c0:	bl	22a08 <fputs@plt+0x11898>
   627c4:	str	r0, [r5, #12]
   627c8:	ldr	r3, [r4, #256]	; 0x100
   627cc:	ldr	r1, [sp, #32]
   627d0:	sub	r3, r3, #1
   627d4:	str	r3, [r4, #256]	; 0x100
   627d8:	mov	r0, r4
   627dc:	bl	1eff8 <fputs@plt+0xde88>
   627e0:	ldr	r1, [sp, #28]
   627e4:	mov	r0, r4
   627e8:	bl	1eff8 <fputs@plt+0xde88>
   627ec:	ldr	r1, [sp, #36]	; 0x24
   627f0:	mov	r0, r4
   627f4:	bl	1f07c <fputs@plt+0xdf0c>
   627f8:	mov	r1, r9
   627fc:	mov	r0, r4
   62800:	bl	1eff0 <fputs@plt+0xde80>
   62804:	ldrb	r3, [r4, #69]	; 0x45
   62808:	cmp	r3, #1
   6280c:	bne	628f0 <fputs@plt+0x51780>
   62810:	mov	r1, r5
   62814:	mov	r0, r4
   62818:	bl	1f504 <fputs@plt+0xe394>
   6281c:	b	62464 <fputs@plt+0x512f4>
   62820:	cmp	fp, #6
   62824:	beq	62644 <fputs@plt+0x514d4>
   62828:	cmp	fp, #9
   6282c:	beq	62644 <fputs@plt+0x514d4>
   62830:	cmp	fp, #8
   62834:	bne	628dc <fputs@plt+0x5176c>
   62838:	ldr	r3, [r7]
   6283c:	ldr	r2, [sp, #44]	; 0x2c
   62840:	ldr	r3, [r3, #4]
   62844:	add	r3, r3, r2
   62848:	ldr	r1, [r3, #4]
   6284c:	cmp	r1, #0
   62850:	beq	628dc <fputs@plt+0x5176c>
   62854:	mov	r2, #0
   62858:	mov	r0, r4
   6285c:	bl	22a08 <fputs@plt+0x11898>
   62860:	mov	r2, r0
   62864:	ldr	r1, [sp, #36]	; 0x24
   62868:	ldr	r0, [r6]
   6286c:	bl	2a544 <fputs@plt+0x193d4>
   62870:	mov	r3, #0
   62874:	add	r2, sp, #88	; 0x58
   62878:	str	r0, [sp, #36]	; 0x24
   6287c:	mov	r1, r0
   62880:	mov	r0, r6
   62884:	bl	1fa98 <fputs@plt+0xe928>
   62888:	b	62644 <fputs@plt+0x514d4>
   6288c:	cmp	fp, #9
   62890:	bne	62830 <fputs@plt+0x516c0>
   62894:	mov	r3, r5
   62898:	add	r2, sp, #80	; 0x50
   6289c:	mov	r1, #27
   628a0:	mov	r0, r4
   628a4:	bl	1fb70 <fputs@plt+0xea00>
   628a8:	mov	r3, r5
   628ac:	add	r2, sp, #96	; 0x60
   628b0:	mov	r1, #27
   628b4:	mov	r9, r0
   628b8:	mov	r0, r4
   628bc:	bl	1fb70 <fputs@plt+0xea00>
   628c0:	mov	r2, r9
   628c4:	mov	r1, #122	; 0x7a
   628c8:	str	r5, [sp]
   628cc:	mov	r3, r0
   628d0:	mov	r0, r6
   628d4:	bl	32074 <fputs@plt+0x20f04>
   628d8:	b	62860 <fputs@plt+0x516f0>
   628dc:	mov	r3, #0
   628e0:	str	r3, [sp]
   628e4:	mov	r2, r3
   628e8:	mov	r1, #101	; 0x65
   628ec:	b	628d0 <fputs@plt+0x51760>
   628f0:	cmp	fp, #6
   628f4:	moveq	r3, #119	; 0x77
   628f8:	beq	6291c <fputs@plt+0x517ac>
   628fc:	cmp	fp, #9
   62900:	beq	6290c <fputs@plt+0x5179c>
   62904:	mov	r3, #110	; 0x6e
   62908:	b	6291c <fputs@plt+0x517ac>
   6290c:	ldr	r3, [sp, #40]	; 0x28
   62910:	cmp	r3, #0
   62914:	moveq	r3, #109	; 0x6d
   62918:	bne	62904 <fputs@plt+0x51794>
   6291c:	strb	r3, [r8]
   62920:	ldr	r3, [sl, #64]	; 0x40
   62924:	str	r5, [r8, #4]
   62928:	str	r3, [r5, #20]
   6292c:	str	r3, [r5, #24]
   62930:	ldr	r3, [sp, #52]	; 0x34
   62934:	str	r5, [r3, #28]
   62938:	ldrb	r3, [sp, #56]	; 0x38
   6293c:	strb	r3, [r5, #8]
   62940:	mov	r2, #2
   62944:	mov	r3, #0
   62948:	mov	r1, r5
   6294c:	stm	sp, {r2, r3}
   62950:	mov	r0, r6
   62954:	ldr	r3, [sp, #60]	; 0x3c
   62958:	mov	r2, sl
   6295c:	bl	622bc <fputs@plt+0x5114c>
   62960:	b	62464 <fputs@plt+0x512f4>
   62964:	cmp	r5, #0
   62968:	bne	62940 <fputs@plt+0x517d0>
   6296c:	b	62464 <fputs@plt+0x512f4>
   62970:	andeq	r5, r7, r4, lsl r3
   62974:	andeq	r5, r7, ip, lsl r3
   62978:	andeq	r8, r7, ip, ror #11
   6297c:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   62980:	mov	r5, r0
   62984:	ldr	r8, [sp, #40]	; 0x28
   62988:	ldr	r9, [sp, #52]	; 0x34
   6298c:	ldr	sl, [sp, #56]	; 0x38
   62990:	mov	r4, r1
   62994:	mov	r6, r2
   62998:	mov	r7, r3
   6299c:	cmp	r4, #0
   629a0:	bne	629ac <fputs@plt+0x5183c>
   629a4:	add	sp, sp, #8
   629a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   629ac:	ldrb	r3, [r4, #8]
   629b0:	cmp	r3, r6
   629b4:	bne	629f0 <fputs@plt+0x51880>
   629b8:	ldrb	r3, [r4, #9]
   629bc:	cmp	r3, r8
   629c0:	bne	629f0 <fputs@plt+0x51880>
   629c4:	mov	r1, r7
   629c8:	ldr	r0, [r4, #16]
   629cc:	bl	1cab4 <fputs@plt+0xb944>
   629d0:	cmp	r0, #0
   629d4:	beq	629f0 <fputs@plt+0x51880>
   629d8:	stm	sp, {r9, sl}
   629dc:	ldr	r3, [sp, #48]	; 0x30
   629e0:	ldr	r2, [sp, #44]	; 0x2c
   629e4:	mov	r1, r4
   629e8:	mov	r0, r5
   629ec:	bl	622bc <fputs@plt+0x5114c>
   629f0:	ldr	r4, [r4, #32]
   629f4:	b	6299c <fputs@plt+0x5182c>
   629f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   629fc:	sub	sp, sp, #68	; 0x44
   62a00:	ldr	r5, [r0, #8]
   62a04:	str	r3, [sp, #28]
   62a08:	ldr	r3, [sp, #104]	; 0x68
   62a0c:	mov	r6, r0
   62a10:	str	r3, [sp, #60]	; 0x3c
   62a14:	ldr	r3, [sp, #108]	; 0x6c
   62a18:	ldr	r0, [r5, #24]
   62a1c:	str	r3, [sp, #40]	; 0x28
   62a20:	ldrsh	r3, [sp, #112]	; 0x70
   62a24:	mov	r4, r1
   62a28:	str	r2, [sp, #24]
   62a2c:	str	r3, [sp, #52]	; 0x34
   62a30:	ldrb	r3, [sp, #116]	; 0x74
   62a34:	str	r3, [sp, #56]	; 0x38
   62a38:	ldrb	r3, [sp, #120]	; 0x78
   62a3c:	str	r3, [sp, #44]	; 0x2c
   62a40:	ldrb	r3, [sp, #124]	; 0x7c
   62a44:	str	r3, [sp, #32]
   62a48:	ldr	r3, [sp, #128]	; 0x80
   62a4c:	str	r3, [sp, #36]	; 0x24
   62a50:	bl	28e04 <fputs@plt+0x17c94>
   62a54:	ldrb	r3, [r4, #42]	; 0x2a
   62a58:	tst	r3, #32
   62a5c:	moveq	r3, #70	; 0x46
   62a60:	movne	r3, #68	; 0x44
   62a64:	str	r3, [sp, #48]	; 0x30
   62a68:	ldr	r3, [sp, #32]
   62a6c:	cmp	r3, #0
   62a70:	mov	fp, r0
   62a74:	bne	62a9c <fputs@plt+0x5192c>
   62a78:	ldr	r3, [sp, #52]	; 0x34
   62a7c:	ldr	r2, [sp, #28]
   62a80:	str	r3, [sp, #4]
   62a84:	ldr	r3, [sp, #40]	; 0x28
   62a88:	ldr	r1, [sp, #48]	; 0x30
   62a8c:	str	r3, [sp]
   62a90:	mov	r3, r0
   62a94:	mov	r0, r5
   62a98:	bl	28ff4 <fputs@plt+0x17e84>
   62a9c:	ldr	r3, [r6]
   62aa0:	ldr	r3, [r3, #24]
   62aa4:	tst	r3, #524288	; 0x80000
   62aa8:	bne	62cf0 <fputs@plt+0x51b80>
   62aac:	ldr	r3, [sp, #24]
   62ab0:	cmp	r3, #0
   62ab4:	moveq	r8, r3
   62ab8:	beq	62bc8 <fputs@plt+0x51a58>
   62abc:	ldr	r3, [sp, #44]	; 0x2c
   62ac0:	str	r4, [sp, #4]
   62ac4:	str	r3, [sp, #8]
   62ac8:	mov	r3, #3
   62acc:	str	r3, [sp]
   62ad0:	mov	r3, #0
   62ad4:	mov	r2, r3
   62ad8:	ldr	r1, [sp, #24]
   62adc:	mov	r0, r6
   62ae0:	bl	62234 <fputs@plt+0x510c4>
   62ae4:	ldr	r3, [r6]
   62ae8:	ldr	sl, [r3, #24]
   62aec:	ands	sl, sl, #524288	; 0x80000
   62af0:	mov	r7, r0
   62af4:	moveq	r0, sl
   62af8:	beq	62b08 <fputs@plt+0x51998>
   62afc:	mov	r1, r4
   62b00:	mov	r0, r6
   62b04:	bl	336a8 <fputs@plt+0x22538>
   62b08:	ldrsh	r3, [r4, #34]	; 0x22
   62b0c:	ldr	r9, [r6, #76]	; 0x4c
   62b10:	orr	sl, r7, r0
   62b14:	add	r3, r3, #1
   62b18:	add	r3, r3, r9
   62b1c:	add	r8, r9, #1
   62b20:	str	r3, [r6, #76]	; 0x4c
   62b24:	ldr	r2, [sp, #40]	; 0x28
   62b28:	mov	r3, r8
   62b2c:	mov	r1, #30
   62b30:	mov	r0, r5
   62b34:	bl	29404 <fputs@plt+0x18294>
   62b38:	mov	r7, #0
   62b3c:	add	r9, r9, #2
   62b40:	ldrsh	r3, [r4, #34]	; 0x22
   62b44:	cmp	r7, r3
   62b48:	blt	62d04 <fputs@plt+0x51b94>
   62b4c:	ldr	r3, [sp, #44]	; 0x2c
   62b50:	ldr	r7, [r5, #32]
   62b54:	str	r3, [sp, #12]
   62b58:	mov	r3, #1
   62b5c:	str	r3, [sp]
   62b60:	str	fp, [sp, #16]
   62b64:	mov	r3, #0
   62b68:	stmib	sp, {r4, r8}
   62b6c:	mov	r2, #109	; 0x6d
   62b70:	ldr	r1, [sp, #24]
   62b74:	mov	r0, r6
   62b78:	bl	6297c <fputs@plt+0x5180c>
   62b7c:	ldr	r3, [r5, #32]
   62b80:	cmp	r7, r3
   62b84:	bge	62bac <fputs@plt+0x51a3c>
   62b88:	ldr	r3, [sp, #52]	; 0x34
   62b8c:	ldr	r2, [sp, #28]
   62b90:	str	r3, [sp, #4]
   62b94:	ldr	r3, [sp, #40]	; 0x28
   62b98:	ldr	r1, [sp, #48]	; 0x30
   62b9c:	str	r3, [sp]
   62ba0:	mov	r0, r5
   62ba4:	mov	r3, fp
   62ba8:	bl	28ff4 <fputs@plt+0x17e84>
   62bac:	mov	r3, #0
   62bb0:	str	r3, [sp, #4]
   62bb4:	str	r3, [sp]
   62bb8:	mov	r2, r8
   62bbc:	mov	r1, r4
   62bc0:	mov	r0, r6
   62bc4:	bl	60358 <fputs@plt+0x4f1e8>
   62bc8:	ldr	r7, [r4, #12]
   62bcc:	cmp	r7, #0
   62bd0:	bne	62c84 <fputs@plt+0x51b14>
   62bd4:	ldr	r3, [sp, #36]	; 0x24
   62bd8:	ldr	r2, [sp, #28]
   62bdc:	str	r3, [sp, #4]
   62be0:	mov	r1, r4
   62be4:	ldr	r3, [sp, #60]	; 0x3c
   62be8:	mov	r0, r6
   62bec:	str	r7, [sp]
   62bf0:	bl	538fc <fputs@plt+0x4278c>
   62bf4:	ldr	r3, [sp, #56]	; 0x38
   62bf8:	ldr	r2, [sp, #28]
   62bfc:	adds	r3, r3, #0
   62c00:	movne	r3, #1
   62c04:	mov	r1, #95	; 0x5f
   62c08:	mov	r0, r5
   62c0c:	bl	29404 <fputs@plt+0x18294>
   62c10:	ldr	r3, [sp, #56]	; 0x38
   62c14:	cmp	r3, #0
   62c18:	beq	62c30 <fputs@plt+0x51ac0>
   62c1c:	mov	r3, r7
   62c20:	ldr	r2, [r4]
   62c24:	mvn	r1, #0
   62c28:	mov	r0, r5
   62c2c:	bl	25510 <fputs@plt+0x143a0>
   62c30:	ldr	r3, [sp, #32]
   62c34:	cmp	r3, #0
   62c38:	beq	62d44 <fputs@plt+0x51bd4>
   62c3c:	mov	r1, #4
   62c40:	mov	r0, r5
   62c44:	bl	1bd68 <fputs@plt+0xabf8>
   62c48:	ldr	r3, [sp, #36]	; 0x24
   62c4c:	cmp	r3, #0
   62c50:	blt	62c64 <fputs@plt+0x51af4>
   62c54:	ldr	r2, [sp, #36]	; 0x24
   62c58:	mov	r1, #95	; 0x5f
   62c5c:	mov	r0, r5
   62c60:	bl	293a0 <fputs@plt+0x18230>
   62c64:	ldr	r3, [sp, #32]
   62c68:	cmp	r3, #2
   62c6c:	beq	62c78 <fputs@plt+0x51b08>
   62c70:	mov	r3, #0
   62c74:	str	r3, [sp, #32]
   62c78:	ldr	r1, [sp, #32]
   62c7c:	mov	r0, r5
   62c80:	bl	1bd68 <fputs@plt+0xabf8>
   62c84:	ldr	r3, [r6]
   62c88:	ldr	r3, [r3, #24]
   62c8c:	tst	r3, #524288	; 0x80000
   62c90:	beq	62cb0 <fputs@plt+0x51b40>
   62c94:	mov	r2, #0
   62c98:	str	r2, [sp, #4]
   62c9c:	str	r2, [sp]
   62ca0:	mov	r3, r8
   62ca4:	mov	r1, r4
   62ca8:	mov	r0, r6
   62cac:	bl	62368 <fputs@plt+0x511f8>
   62cb0:	ldr	r3, [sp, #44]	; 0x2c
   62cb4:	ldr	r1, [sp, #24]
   62cb8:	str	r3, [sp, #12]
   62cbc:	mov	r3, #2
   62cc0:	str	r3, [sp]
   62cc4:	mov	r0, r6
   62cc8:	str	fp, [sp, #16]
   62ccc:	stmib	sp, {r4, r8}
   62cd0:	mov	r3, #0
   62cd4:	mov	r2, #109	; 0x6d
   62cd8:	bl	6297c <fputs@plt+0x5180c>
   62cdc:	mov	r1, fp
   62ce0:	mov	r0, r5
   62ce4:	add	sp, sp, #68	; 0x44
   62ce8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62cec:	b	16e4c <fputs@plt+0x5cdc>
   62cf0:	mov	r0, r4
   62cf4:	bl	1ca40 <fputs@plt+0xb8d0>
   62cf8:	cmp	r0, #0
   62cfc:	beq	62aac <fputs@plt+0x5193c>
   62d00:	b	62abc <fputs@plt+0x5194c>
   62d04:	cmn	sl, #1
   62d08:	beq	62d20 <fputs@plt+0x51bb0>
   62d0c:	cmp	r7, #31
   62d10:	bgt	62d3c <fputs@plt+0x51bcc>
   62d14:	mov	r3, #1
   62d18:	ands	r3, sl, r3, lsl r7
   62d1c:	beq	62d3c <fputs@plt+0x51bcc>
   62d20:	add	r3, r9, r7
   62d24:	str	r3, [sp]
   62d28:	ldr	r2, [sp, #28]
   62d2c:	mov	r3, r7
   62d30:	mov	r1, r4
   62d34:	mov	r0, r5
   62d38:	bl	39a30 <fputs@plt+0x288c0>
   62d3c:	add	r7, r7, #1
   62d40:	b	62b40 <fputs@plt+0x519d0>
   62d44:	ldr	r3, [sp, #36]	; 0x24
   62d48:	cmp	r3, #0
   62d4c:	bge	62c54 <fputs@plt+0x51ae4>
   62d50:	b	62c70 <fputs@plt+0x51b00>
   62d54:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   62d58:	sub	sp, sp, #148	; 0x94
   62d5c:	mov	r3, #0
   62d60:	str	r3, [sp, #88]	; 0x58
   62d64:	str	r3, [sp, #92]	; 0x5c
   62d68:	str	r3, [sp, #96]	; 0x60
   62d6c:	str	r3, [sp, #100]	; 0x64
   62d70:	ldr	r3, [r0]
   62d74:	str	r1, [sp, #76]	; 0x4c
   62d78:	str	r3, [sp, #32]
   62d7c:	ldr	r3, [r0, #68]	; 0x44
   62d80:	str	r2, [sp, #72]	; 0x48
   62d84:	cmp	r3, #0
   62d88:	beq	62dd4 <fputs@plt+0x51c64>
   62d8c:	mov	r7, #0
   62d90:	ldr	r3, [sp, #100]	; 0x64
   62d94:	ldr	r1, [sp, #76]	; 0x4c
   62d98:	cmp	r3, #0
   62d9c:	ldr	r0, [sp, #32]
   62da0:	ldrne	r2, [sp, #96]	; 0x60
   62da4:	strne	r2, [r3, #496]	; 0x1f0
   62da8:	movne	r3, #0
   62dac:	strne	r3, [sp, #100]	; 0x64
   62db0:	bl	1ee7c <fputs@plt+0xdd0c>
   62db4:	ldr	r1, [sp, #72]	; 0x48
   62db8:	ldr	r0, [sp, #32]
   62dbc:	bl	1eff8 <fputs@plt+0xde88>
   62dc0:	mov	r1, r7
   62dc4:	ldr	r0, [sp, #32]
   62dc8:	bl	1e0ec <fputs@plt+0xcf7c>
   62dcc:	add	sp, sp, #148	; 0x94
   62dd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   62dd4:	ldr	r3, [sp, #32]
   62dd8:	ldrb	r5, [r3, #69]	; 0x45
   62ddc:	cmp	r5, #0
   62de0:	bne	62d8c <fputs@plt+0x51c1c>
   62de4:	mov	r4, r0
   62de8:	bl	602fc <fputs@plt+0x4f18c>
   62dec:	subs	r6, r0, #0
   62df0:	beq	62d8c <fputs@plt+0x51c1c>
   62df4:	mov	r3, r5
   62df8:	str	r5, [sp]
   62dfc:	mov	r2, #109	; 0x6d
   62e00:	mov	r1, r6
   62e04:	mov	r0, r4
   62e08:	bl	1cb14 <fputs@plt+0xb9a4>
   62e0c:	ldr	r3, [r6, #12]
   62e10:	str	r3, [sp, #56]	; 0x38
   62e14:	subs	r3, r0, #0
   62e18:	str	r3, [sp, #84]	; 0x54
   62e1c:	movne	r3, #1
   62e20:	bne	62e48 <fputs@plt+0x51cd8>
   62e24:	ldr	r3, [r4]
   62e28:	ldr	r3, [r3, #24]
   62e2c:	ands	r3, r3, #524288	; 0x80000
   62e30:	str	r3, [sp, #64]	; 0x40
   62e34:	beq	62e4c <fputs@plt+0x51cdc>
   62e38:	mov	r0, r6
   62e3c:	bl	1ca40 <fputs@plt+0xb8d0>
   62e40:	adds	r3, r0, #0
   62e44:	movne	r3, #1
   62e48:	str	r3, [sp, #64]	; 0x40
   62e4c:	mov	r1, r6
   62e50:	mov	r0, r4
   62e54:	bl	48adc <fputs@plt+0x3796c>
   62e58:	cmp	r0, #0
   62e5c:	bne	62d8c <fputs@plt+0x51c1c>
   62e60:	ldr	r3, [sp, #84]	; 0x54
   62e64:	mov	r1, r6
   62e68:	adds	r2, r3, #0
   62e6c:	movne	r2, #1
   62e70:	mov	r0, r4
   62e74:	bl	333f4 <fputs@plt+0x22284>
   62e78:	subs	r3, r0, #0
   62e7c:	str	r3, [sp, #48]	; 0x30
   62e80:	bne	62d8c <fputs@plt+0x51c1c>
   62e84:	ldr	r1, [r6, #64]	; 0x40
   62e88:	ldr	r0, [sp, #32]
   62e8c:	bl	18040 <fputs@plt+0x6ed0>
   62e90:	ldr	r3, [sp, #32]
   62e94:	mov	r1, #9
   62e98:	ldr	r3, [r3, #16]
   62e9c:	ldr	r3, [r3, r0, lsl #4]
   62ea0:	mov	r9, r0
   62ea4:	str	r3, [sp]
   62ea8:	mov	r0, r4
   62eac:	ldr	r3, [sp, #48]	; 0x30
   62eb0:	ldr	r2, [r6]
   62eb4:	bl	31a88 <fputs@plt+0x20918>
   62eb8:	cmp	r0, #1
   62ebc:	mov	r7, r0
   62ec0:	beq	62d8c <fputs@plt+0x51c1c>
   62ec4:	ldr	fp, [r4, #72]	; 0x48
   62ec8:	ldr	sl, [r6, #8]
   62ecc:	add	r3, fp, #1
   62ed0:	str	r3, [r4, #72]	; 0x48
   62ed4:	str	r3, [sp, #40]	; 0x28
   62ed8:	ldr	r3, [sp, #76]	; 0x4c
   62edc:	str	fp, [r3, #52]	; 0x34
   62ee0:	cmp	sl, #0
   62ee4:	bne	630dc <fputs@plt+0x51f6c>
   62ee8:	ldr	r3, [sp, #56]	; 0x38
   62eec:	mov	r0, r4
   62ef0:	cmp	r3, #0
   62ef4:	ldrne	r3, [r6]
   62ef8:	ldrne	r2, [r4, #496]	; 0x1f0
   62efc:	strne	r3, [r4, #496]	; 0x1f0
   62f00:	strne	r4, [sp, #100]	; 0x64
   62f04:	strne	r2, [sp, #96]	; 0x60
   62f08:	bl	28f9c <fputs@plt+0x17e2c>
   62f0c:	subs	r5, r0, #0
   62f10:	beq	62d8c <fputs@plt+0x51c1c>
   62f14:	ldrb	r3, [r4, #18]
   62f18:	mov	r2, r9
   62f1c:	mov	r1, #1
   62f20:	cmp	r3, #0
   62f24:	mov	r0, r4
   62f28:	ldrbeq	r3, [r5, #89]	; 0x59
   62f2c:	orreq	r3, r3, #4
   62f30:	strbeq	r3, [r5, #89]	; 0x59
   62f34:	bl	4b754 <fputs@plt+0x3a5e4>
   62f38:	ldr	r3, [sp, #56]	; 0x38
   62f3c:	cmp	r3, #0
   62f40:	beq	62f60 <fputs@plt+0x51df0>
   62f44:	mov	r3, fp
   62f48:	ldr	r2, [sp, #72]	; 0x48
   62f4c:	mov	r1, r6
   62f50:	mov	r0, r4
   62f54:	bl	563c0 <fputs@plt+0x45250>
   62f58:	str	fp, [sp, #92]	; 0x5c
   62f5c:	str	fp, [sp, #88]	; 0x58
   62f60:	mov	r2, #32
   62f64:	mov	r1, #0
   62f68:	add	r0, sp, #112	; 0x70
   62f6c:	bl	10f48 <memset@plt>
   62f70:	ldr	r3, [sp, #76]	; 0x4c
   62f74:	ldr	r1, [sp, #72]	; 0x48
   62f78:	add	r0, sp, #112	; 0x70
   62f7c:	str	r4, [sp, #112]	; 0x70
   62f80:	str	r3, [sp, #116]	; 0x74
   62f84:	bl	31dc8 <fputs@plt+0x20c58>
   62f88:	subs	r8, r0, #0
   62f8c:	bne	62d8c <fputs@plt+0x51c1c>
   62f90:	ldr	r3, [sp, #32]
   62f94:	ldr	r3, [r3, #24]
   62f98:	tst	r3, #128	; 0x80
   62f9c:	mvneq	r3, #0
   62fa0:	streq	r3, [sp, #52]	; 0x34
   62fa4:	beq	62fc8 <fputs@plt+0x51e58>
   62fa8:	ldr	r3, [r4, #76]	; 0x4c
   62fac:	mov	r2, r8
   62fb0:	add	r3, r3, #1
   62fb4:	str	r3, [r4, #76]	; 0x4c
   62fb8:	mov	r1, #22
   62fbc:	mov	r0, r5
   62fc0:	str	r3, [sp, #52]	; 0x34
   62fc4:	bl	29404 <fputs@plt+0x18294>
   62fc8:	ldr	r3, [sp, #72]	; 0x48
   62fcc:	cmp	r7, #0
   62fd0:	cmpeq	r3, #0
   62fd4:	ldr	r3, [sp, #64]	; 0x40
   62fd8:	bne	63118 <fputs@plt+0x51fa8>
   62fdc:	cmp	r3, #0
   62fe0:	bne	63248 <fputs@plt+0x520d8>
   62fe4:	ldrb	r3, [r6, #42]	; 0x2a
   62fe8:	tst	r3, #16
   62fec:	movne	r7, #8192	; 0x2000
   62ff0:	bne	63124 <fputs@plt+0x51fb4>
   62ff4:	ldr	r3, [r6]
   62ff8:	mov	r1, r9
   62ffc:	str	r3, [sp]
   63000:	mov	r0, r4
   63004:	mov	r3, #1
   63008:	ldr	r2, [r6, #28]
   6300c:	bl	28d38 <fputs@plt+0x17bc8>
   63010:	ldrb	r3, [r6, #42]	; 0x2a
   63014:	tst	r3, #32
   63018:	bne	63048 <fputs@plt+0x51ed8>
   6301c:	mvn	r3, #1
   63020:	str	r3, [sp, #8]
   63024:	ldr	r3, [r6]
   63028:	mov	r1, #119	; 0x77
   6302c:	str	r3, [sp, #4]
   63030:	ldr	r3, [sp, #52]	; 0x34
   63034:	mov	r0, r5
   63038:	str	r3, [sp]
   6303c:	mov	r3, r9
   63040:	ldr	r2, [r6, #28]
   63044:	bl	2902c <fputs@plt+0x17ebc>
   63048:	ldr	r7, [r6, #8]
   6304c:	mov	r6, #119	; 0x77
   63050:	cmp	r7, #0
   63054:	bne	630fc <fputs@plt+0x51f8c>
   63058:	ldrb	r3, [r4, #18]
   6305c:	cmp	r3, #0
   63060:	bne	63078 <fputs@plt+0x51f08>
   63064:	ldr	r3, [r4, #420]	; 0x1a4
   63068:	cmp	r3, #0
   6306c:	bne	63078 <fputs@plt+0x51f08>
   63070:	mov	r0, r4
   63074:	bl	11a5c <fputs@plt+0x8ec>
   63078:	ldr	r3, [sp, #32]
   6307c:	ldr	r3, [r3, #24]
   63080:	tst	r3, #128	; 0x80
   63084:	beq	62d90 <fputs@plt+0x51c20>
   63088:	ldrb	r3, [r4, #18]
   6308c:	cmp	r3, #0
   63090:	bne	62d90 <fputs@plt+0x51c20>
   63094:	ldr	r4, [r4, #420]	; 0x1a4
   63098:	cmp	r4, #0
   6309c:	bne	62d90 <fputs@plt+0x51c20>
   630a0:	ldr	r2, [sp, #52]	; 0x34
   630a4:	mov	r3, #1
   630a8:	mov	r1, #33	; 0x21
   630ac:	mov	r0, r5
   630b0:	bl	29404 <fputs@plt+0x18294>
   630b4:	mov	r0, r5
   630b8:	mov	r1, #1
   630bc:	bl	24844 <fputs@plt+0x136d4>
   630c0:	str	r4, [sp]
   630c4:	ldr	r3, [pc, #1492]	; 636a0 <fputs@plt+0x52530>
   630c8:	mov	r2, r4
   630cc:	mov	r1, r4
   630d0:	mov	r0, r5
   630d4:	bl	28474 <fputs@plt+0x17304>
   630d8:	b	62d90 <fputs@plt+0x51c20>
   630dc:	ldr	r3, [r4, #72]	; 0x48
   630e0:	ldr	sl, [sl, #20]
   630e4:	add	r3, r3, #1
   630e8:	str	r3, [r4, #72]	; 0x48
   630ec:	ldr	r3, [sp, #48]	; 0x30
   630f0:	add	r3, r3, #1
   630f4:	str	r3, [sp, #48]	; 0x30
   630f8:	b	62ee0 <fputs@plt+0x51d70>
   630fc:	ldr	r2, [r7, #44]	; 0x2c
   63100:	mov	r3, r9
   63104:	mov	r1, r6
   63108:	mov	r0, r5
   6310c:	bl	29404 <fputs@plt+0x18294>
   63110:	ldr	r7, [r7, #20]
   63114:	b	63050 <fputs@plt+0x51ee0>
   63118:	cmp	r3, #0
   6311c:	moveq	r7, #8192	; 0x2000
   63120:	movne	r7, #0
   63124:	ldrb	r2, [r6, #42]	; 0x2a
   63128:	orr	r7, r7, #12
   6312c:	ands	r2, r2, #32
   63130:	bne	63250 <fputs@plt+0x520e0>
   63134:	ldr	r3, [r4, #76]	; 0x4c
   63138:	mov	r1, #25
   6313c:	add	r3, r3, #1
   63140:	str	r3, [r4, #76]	; 0x4c
   63144:	mov	r0, r5
   63148:	mov	r9, r8
   6314c:	str	r3, [sp, #60]	; 0x3c
   63150:	bl	29404 <fputs@plt+0x18294>
   63154:	mov	r3, #1
   63158:	str	r8, [sp, #80]	; 0x50
   6315c:	str	r8, [sp, #44]	; 0x2c
   63160:	str	r3, [sp, #36]	; 0x24
   63164:	ldr	r3, [sp, #40]	; 0x28
   63168:	str	r7, [sp, #4]
   6316c:	str	r3, [sp, #8]
   63170:	mov	r3, #0
   63174:	str	r3, [sp]
   63178:	ldr	r2, [sp, #72]	; 0x48
   6317c:	ldr	r1, [sp, #76]	; 0x4c
   63180:	mov	r0, r4
   63184:	bl	4bd78 <fputs@plt+0x3ac08>
   63188:	subs	r3, r0, #0
   6318c:	str	r3, [sp, #68]	; 0x44
   63190:	beq	62d8c <fputs@plt+0x51c1c>
   63194:	mov	r2, r3
   63198:	add	r3, sp, #104	; 0x68
   6319c:	ldr	r0, [r2, #60]!	; 0x3c
   631a0:	ldr	r1, [r2, #4]
   631a4:	stmia	r3!, {r0, r1}
   631a8:	ldr	r3, [sp, #68]	; 0x44
   631ac:	ldrb	r3, [r3, #40]	; 0x28
   631b0:	str	r3, [sp, #40]	; 0x28
   631b4:	ldr	r3, [sp, #32]
   631b8:	ldr	r3, [r3, #24]
   631bc:	tst	r3, #128	; 0x80
   631c0:	beq	631d8 <fputs@plt+0x52068>
   631c4:	mov	r3, #1
   631c8:	ldr	r2, [sp, #52]	; 0x34
   631cc:	mov	r1, #37	; 0x25
   631d0:	mov	r0, r5
   631d4:	bl	29404 <fputs@plt+0x18294>
   631d8:	cmp	sl, #0
   631dc:	movne	r7, r8
   631e0:	bne	632dc <fputs@plt+0x5216c>
   631e4:	ldr	r3, [r4, #76]	; 0x4c
   631e8:	mvn	r2, #0
   631ec:	add	r3, r3, #1
   631f0:	mov	r1, r6
   631f4:	stm	sp, {r3, sl}
   631f8:	mov	r0, r4
   631fc:	mov	r3, fp
   63200:	bl	39aec <fputs@plt+0x2897c>
   63204:	ldr	r3, [r4, #76]	; 0x4c
   63208:	cmp	r0, r3
   6320c:	ldr	r3, [sp, #40]	; 0x28
   63210:	strgt	r0, [r4, #76]	; 0x4c
   63214:	cmp	r3, #0
   63218:	mov	r9, r0
   6321c:	beq	63484 <fputs@plt+0x52314>
   63220:	ldr	r3, [sp, #48]	; 0x30
   63224:	ldr	r0, [sp, #32]
   63228:	add	r2, r3, #2
   6322c:	asr	r3, r2, #31
   63230:	bl	1f8dc <fputs@plt+0xe76c>
   63234:	subs	r7, r0, #0
   63238:	bne	63370 <fputs@plt+0x52200>
   6323c:	ldr	r0, [sp, #68]	; 0x44
   63240:	bl	299a0 <fputs@plt+0x18830>
   63244:	b	62d90 <fputs@plt+0x51c20>
   63248:	mov	r7, #0
   6324c:	b	63124 <fputs@plt+0x51fb4>
   63250:	ldr	r0, [r6, #8]
   63254:	bl	1c9e4 <fputs@plt+0xb874>
   63258:	mov	r1, #57	; 0x39
   6325c:	ldrsh	r3, [r0, #50]	; 0x32
   63260:	mov	sl, r0
   63264:	mov	r0, r5
   63268:	str	r3, [sp, #36]	; 0x24
   6326c:	ldr	r2, [sp, #36]	; 0x24
   63270:	ldr	r3, [r4, #76]	; 0x4c
   63274:	add	r9, r3, #1
   63278:	add	r3, r3, r2
   6327c:	str	r3, [r4, #76]	; 0x4c
   63280:	ldr	r3, [r4, #72]	; 0x48
   63284:	str	r3, [sp, #44]	; 0x2c
   63288:	add	r3, r3, #1
   6328c:	str	r3, [r4, #72]	; 0x48
   63290:	mov	r3, r2
   63294:	ldr	r2, [sp, #44]	; 0x2c
   63298:	bl	29404 <fputs@plt+0x18294>
   6329c:	mov	r1, sl
   632a0:	str	r0, [sp, #80]	; 0x50
   632a4:	mov	r0, r4
   632a8:	bl	33a40 <fputs@plt+0x228d0>
   632ac:	str	r8, [sp, #60]	; 0x3c
   632b0:	b	63164 <fputs@plt+0x51ff4>
   632b4:	ldr	r2, [sl, #4]
   632b8:	lsl	r3, r7, #1
   632bc:	mov	r1, r6
   632c0:	ldrsh	r3, [r2, r3]
   632c4:	add	r2, r9, r7
   632c8:	str	r2, [sp]
   632cc:	mov	r0, r5
   632d0:	mov	r2, fp
   632d4:	bl	39a30 <fputs@plt+0x288c0>
   632d8:	add	r7, r7, #1
   632dc:	ldr	r3, [sp, #36]	; 0x24
   632e0:	cmp	r7, r3
   632e4:	blt	632b4 <fputs@plt+0x52144>
   632e8:	ldr	r3, [sp, #40]	; 0x28
   632ec:	cmp	r3, #0
   632f0:	bne	63220 <fputs@plt+0x520b0>
   632f4:	ldr	r7, [r4, #76]	; 0x4c
   632f8:	mov	r1, sl
   632fc:	add	r7, r7, #1
   63300:	str	r7, [r4, #76]	; 0x4c
   63304:	ldr	r0, [r4]
   63308:	bl	21128 <fputs@plt+0xffb8>
   6330c:	ldr	r3, [sp, #36]	; 0x24
   63310:	mov	r2, r9
   63314:	mov	r1, #49	; 0x31
   63318:	str	r7, [sp]
   6331c:	mov	r9, r7
   63320:	stmib	sp, {r0, r3}
   63324:	mov	r0, r5
   63328:	bl	2902c <fputs@plt+0x17ebc>
   6332c:	mov	r3, r7
   63330:	ldr	r2, [sp, #44]	; 0x2c
   63334:	mov	r1, #110	; 0x6e
   63338:	mov	r0, r5
   6333c:	bl	29404 <fputs@plt+0x18294>
   63340:	ldr	r3, [sp, #40]	; 0x28
   63344:	ldr	r0, [sp, #68]	; 0x44
   63348:	str	r3, [sp, #36]	; 0x24
   6334c:	bl	299a0 <fputs@plt+0x18830>
   63350:	ldr	r3, [sp, #56]	; 0x38
   63354:	str	r8, [sp, #48]	; 0x30
   63358:	cmp	r3, #0
   6335c:	movne	r7, #0
   63360:	bne	634ac <fputs@plt+0x5233c>
   63364:	ldr	r7, [sp, #56]	; 0x38
   63368:	str	r8, [sp, #80]	; 0x50
   6336c:	b	633fc <fputs@plt+0x5228c>
   63370:	ldr	r3, [sp, #48]	; 0x30
   63374:	mov	r1, #1
   63378:	add	r2, r3, #1
   6337c:	bl	10f48 <memset@plt>
   63380:	ldr	r3, [sp, #48]	; 0x30
   63384:	mov	r2, #0
   63388:	add	r3, r7, r3
   6338c:	strb	r2, [r3, #1]
   63390:	ldr	r3, [sp, #104]	; 0x68
   63394:	cmp	r3, r2
   63398:	subge	r3, r3, fp
   6339c:	strbge	r2, [r7, r3]
   633a0:	ldr	r3, [sp, #108]	; 0x6c
   633a4:	cmp	r3, #0
   633a8:	subge	r3, r3, fp
   633ac:	movge	r2, #0
   633b0:	strbge	r2, [r7, r3]
   633b4:	ldr	r3, [sp, #80]	; 0x50
   633b8:	cmp	r3, #0
   633bc:	beq	633cc <fputs@plt+0x5225c>
   633c0:	mov	r1, r3
   633c4:	mov	r0, r5
   633c8:	bl	25474 <fputs@plt+0x14304>
   633cc:	ldr	r0, [r5, #24]
   633d0:	bl	28e04 <fputs@plt+0x17c94>
   633d4:	ldr	r3, [sp, #56]	; 0x38
   633d8:	cmp	r3, #0
   633dc:	str	r0, [sp, #48]	; 0x30
   633e0:	bne	63440 <fputs@plt+0x522d0>
   633e4:	ldr	r3, [sp, #40]	; 0x28
   633e8:	cmp	r3, #2
   633ec:	bne	63368 <fputs@plt+0x521f8>
   633f0:	mov	r0, r4
   633f4:	bl	293b8 <fputs@plt+0x18248>
   633f8:	str	r0, [sp, #80]	; 0x50
   633fc:	add	r3, sp, #92	; 0x5c
   63400:	str	r3, [sp, #12]
   63404:	add	r3, sp, #88	; 0x58
   63408:	str	r3, [sp, #8]
   6340c:	str	r7, [sp, #4]
   63410:	mov	r3, #8
   63414:	str	fp, [sp]
   63418:	mov	r2, #55	; 0x37
   6341c:	mov	r1, r6
   63420:	mov	r0, r4
   63424:	bl	33b14 <fputs@plt+0x229a4>
   63428:	ldr	r3, [sp, #40]	; 0x28
   6342c:	cmp	r3, #2
   63430:	bne	634a0 <fputs@plt+0x52330>
   63434:	ldr	r1, [sp, #80]	; 0x50
   63438:	mov	r0, r5
   6343c:	bl	1e06c <fputs@plt+0xcefc>
   63440:	ldrb	r3, [r6, #42]	; 0x2a
   63444:	tst	r3, #16
   63448:	bne	6347c <fputs@plt+0x5230c>
   6344c:	ldr	r2, [sp, #88]	; 0x58
   63450:	sub	r3, r2, fp
   63454:	ldrb	r3, [r7, r3]
   63458:	cmp	r3, #0
   6345c:	beq	6347c <fputs@plt+0x5230c>
   63460:	ldr	r3, [sp, #36]	; 0x24
   63464:	str	r9, [sp]
   63468:	str	r3, [sp, #4]
   6346c:	mov	r1, #68	; 0x44
   63470:	ldr	r3, [sp, #48]	; 0x30
   63474:	mov	r0, r5
   63478:	bl	28ff4 <fputs@plt+0x17e84>
   6347c:	mov	fp, r8
   63480:	b	634dc <fputs@plt+0x5236c>
   63484:	mov	r3, r9
   63488:	ldr	r2, [sp, #60]	; 0x3c
   6348c:	mov	r1, #129	; 0x81
   63490:	mov	r0, r5
   63494:	bl	29404 <fputs@plt+0x18294>
   63498:	mov	r3, #1
   6349c:	b	63344 <fputs@plt+0x521d4>
   634a0:	ldr	r3, [sp, #40]	; 0x28
   634a4:	cmp	r3, #0
   634a8:	bne	63440 <fputs@plt+0x522d0>
   634ac:	cmp	sl, #0
   634b0:	beq	635cc <fputs@plt+0x5245c>
   634b4:	ldr	r2, [sp, #44]	; 0x2c
   634b8:	mov	r1, #108	; 0x6c
   634bc:	mov	r0, r5
   634c0:	bl	293a0 <fputs@plt+0x18230>
   634c4:	mov	r3, r9
   634c8:	ldr	r2, [sp, #44]	; 0x2c
   634cc:	mov	r1, #101	; 0x65
   634d0:	mov	fp, r0
   634d4:	mov	r0, r5
   634d8:	bl	29404 <fputs@plt+0x18294>
   634dc:	ldrb	r3, [r6, #42]	; 0x2a
   634e0:	tst	r3, #16
   634e4:	beq	635ec <fputs@plt+0x5247c>
   634e8:	ldr	r1, [r6, #56]	; 0x38
   634ec:	ldr	r0, [sp, #32]
   634f0:	bl	1cba8 <fputs@plt+0xba38>
   634f4:	mov	r1, r6
   634f8:	str	r0, [sp, #36]	; 0x24
   634fc:	mov	r0, r4
   63500:	bl	3af10 <fputs@plt+0x29da0>
   63504:	ldr	r2, [sp, #36]	; 0x24
   63508:	mvn	r3, #9
   6350c:	str	r3, [sp, #8]
   63510:	str	r2, [sp, #4]
   63514:	mov	r3, #1
   63518:	mov	r2, #0
   6351c:	mov	r1, #12
   63520:	str	r9, [sp]
   63524:	mov	r0, r5
   63528:	bl	2902c <fputs@plt+0x17ebc>
   6352c:	mov	r1, #2
   63530:	mov	r0, r5
   63534:	bl	1bd68 <fputs@plt+0xabf8>
   63538:	mov	r0, r4
   6353c:	bl	17afc <fputs@plt+0x698c>
   63540:	ldr	r3, [sp, #40]	; 0x28
   63544:	cmp	r3, #1
   63548:	bne	63658 <fputs@plt+0x524e8>
   6354c:	ldr	r3, [r4, #416]	; 0x1a0
   63550:	cmp	r3, #0
   63554:	strbeq	r3, [r4, #20]
   63558:	mov	r0, r5
   6355c:	ldr	r1, [sp, #48]	; 0x30
   63560:	bl	16e4c <fputs@plt+0x5cdc>
   63564:	ldr	r0, [sp, #68]	; 0x44
   63568:	bl	299a0 <fputs@plt+0x18830>
   6356c:	ldr	r3, [sp, #56]	; 0x38
   63570:	cmp	r3, #0
   63574:	bne	63058 <fputs@plt+0x51ee8>
   63578:	ldrb	r3, [r6, #42]	; 0x2a
   6357c:	tst	r3, #16
   63580:	bne	63058 <fputs@plt+0x51ee8>
   63584:	cmp	sl, #0
   63588:	bne	6359c <fputs@plt+0x5242c>
   6358c:	ldr	r2, [sp, #88]	; 0x58
   63590:	mov	r1, #61	; 0x3d
   63594:	mov	r0, r5
   63598:	bl	293a0 <fputs@plt+0x18230>
   6359c:	ldr	r6, [r6, #8]
   635a0:	mov	r9, #61	; 0x3d
   635a4:	cmp	r6, #0
   635a8:	beq	63058 <fputs@plt+0x51ee8>
   635ac:	ldr	r2, [sp, #92]	; 0x5c
   635b0:	mov	r1, r9
   635b4:	add	r2, r8, r2
   635b8:	mov	r0, r5
   635bc:	bl	293a0 <fputs@plt+0x18230>
   635c0:	add	r8, r8, #1
   635c4:	ldr	r6, [r6, #20]
   635c8:	b	635a4 <fputs@plt+0x52434>
   635cc:	str	r9, [sp]
   635d0:	mov	r3, sl
   635d4:	ldr	r2, [sp, #60]	; 0x3c
   635d8:	mov	r1, #130	; 0x82
   635dc:	mov	r0, r5
   635e0:	bl	28f0c <fputs@plt+0x17d9c>
   635e4:	mov	fp, r0
   635e8:	b	634dc <fputs@plt+0x5236c>
   635ec:	ldr	r2, [sp, #64]	; 0x40
   635f0:	ldrb	r3, [r4, #18]
   635f4:	cmp	r2, #0
   635f8:	clz	r3, r3
   635fc:	mvnne	r2, #0
   63600:	lsr	r3, r3, #5
   63604:	bne	63618 <fputs@plt+0x524a8>
   63608:	ldr	r2, [sp, #108]	; 0x6c
   6360c:	ldr	r1, [sp, #88]	; 0x58
   63610:	cmp	r2, r1
   63614:	mvneq	r2, #0
   63618:	str	r3, [sp, #12]
   6361c:	ldr	r3, [sp, #36]	; 0x24
   63620:	str	r2, [sp, #24]
   63624:	ldr	r2, [sp, #40]	; 0x28
   63628:	str	r3, [sp, #8]
   6362c:	ldr	r3, [sp, #92]	; 0x5c
   63630:	str	r2, [sp, #20]
   63634:	mov	r2, #10
   63638:	str	r2, [sp, #16]
   6363c:	str	r3, [sp]
   63640:	str	r9, [sp, #4]
   63644:	ldr	r3, [sp, #88]	; 0x58
   63648:	ldr	r2, [sp, #84]	; 0x54
   6364c:	mov	r1, r6
   63650:	mov	r0, r4
   63654:	bl	629f8 <fputs@plt+0x51888>
   63658:	ldr	r3, [sp, #40]	; 0x28
   6365c:	cmp	r3, #0
   63660:	bne	63558 <fputs@plt+0x523e8>
   63664:	cmp	sl, #0
   63668:	beq	63690 <fputs@plt+0x52520>
   6366c:	add	r3, fp, #1
   63670:	ldr	r2, [sp, #44]	; 0x2c
   63674:	mov	r1, #7
   63678:	mov	r0, r5
   6367c:	bl	29404 <fputs@plt+0x18294>
   63680:	mov	r1, fp
   63684:	mov	r0, r5
   63688:	bl	1e06c <fputs@plt+0xcefc>
   6368c:	b	6356c <fputs@plt+0x523fc>
   63690:	mov	r1, fp
   63694:	mov	r0, r5
   63698:	bl	2956c <fputs@plt+0x183fc>
   6369c:	b	63680 <fputs@plt+0x52510>
   636a0:	muleq	r7, r9, ip
   636a4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   636a8:	sub	sp, sp, #212	; 0xd4
   636ac:	mov	r8, #0
   636b0:	mov	r4, r0
   636b4:	str	r3, [sp, #36]	; 0x24
   636b8:	ldr	r3, [r0]
   636bc:	str	r1, [sp, #112]	; 0x70
   636c0:	mov	sl, r2
   636c4:	mov	r1, r8
   636c8:	mov	r2, #20
   636cc:	add	r0, sp, #156	; 0x9c
   636d0:	str	r8, [sp, #144]	; 0x90
   636d4:	str	r8, [sp, #148]	; 0x94
   636d8:	str	r3, [sp, #48]	; 0x30
   636dc:	bl	10f48 <memset@plt>
   636e0:	ldr	r0, [r4, #68]	; 0x44
   636e4:	cmp	r0, r8
   636e8:	bne	64fdc <fputs@plt+0x53e6c>
   636ec:	ldr	r3, [sp, #48]	; 0x30
   636f0:	ldrb	r3, [r3, #69]	; 0x45
   636f4:	cmp	r3, r8
   636f8:	str	r3, [sp, #68]	; 0x44
   636fc:	bne	64fd8 <fputs@plt+0x53e68>
   63700:	cmp	sl, r8
   63704:	streq	sl, [sp, #60]	; 0x3c
   63708:	beq	63744 <fputs@plt+0x525d4>
   6370c:	ldr	r3, [sl, #8]
   63710:	tst	r3, #256	; 0x100
   63714:	beq	63a8c <fputs@plt+0x5291c>
   63718:	ldr	r3, [sl, #48]	; 0x30
   6371c:	cmp	r3, r8
   63720:	bne	63a8c <fputs@plt+0x5291c>
   63724:	ldr	r3, [sl]
   63728:	mov	r1, sl
   6372c:	str	r3, [sp, #60]	; 0x3c
   63730:	ldr	r3, [sp, #68]	; 0x44
   63734:	ldr	r0, [sp, #48]	; 0x30
   63738:	str	r3, [sl]
   6373c:	bl	1eff0 <fputs@plt+0xde80>
   63740:	ldr	sl, [sp, #68]	; 0x44
   63744:	ldr	r3, [sp, #112]	; 0x70
   63748:	ldr	r0, [r3, #16]
   6374c:	cmp	r0, #0
   63750:	beq	641b8 <fputs@plt+0x53048>
   63754:	mov	r1, r3
   63758:	mov	r0, r4
   6375c:	bl	602fc <fputs@plt+0x4f18c>
   63760:	subs	r9, r0, #0
   63764:	beq	641b8 <fputs@plt+0x53048>
   63768:	ldr	r1, [r9, #64]	; 0x40
   6376c:	ldr	r0, [sp, #48]	; 0x30
   63770:	bl	18040 <fputs@plt+0x6ed0>
   63774:	ldr	r3, [sp, #48]	; 0x30
   63778:	mov	r1, #18
   6377c:	ldr	r3, [r3, #16]
   63780:	ldr	r3, [r3, r0, lsl #4]
   63784:	str	r0, [sp, #80]	; 0x50
   63788:	str	r3, [sp]
   6378c:	mov	r0, r4
   63790:	mov	r3, #0
   63794:	ldr	r2, [r9]
   63798:	bl	31a88 <fputs@plt+0x20918>
   6379c:	subs	r5, r0, #0
   637a0:	bne	641b8 <fputs@plt+0x53048>
   637a4:	ldrb	r3, [r9, #42]	; 0x2a
   637a8:	mov	r2, #108	; 0x6c
   637ac:	mov	r1, r9
   637b0:	str	r3, [sp, #116]	; 0x74
   637b4:	add	r3, sp, #152	; 0x98
   637b8:	str	r3, [sp]
   637bc:	mov	r0, r4
   637c0:	mov	r3, r5
   637c4:	bl	1cb14 <fputs@plt+0xb9a4>
   637c8:	ldr	r3, [r9, #12]
   637cc:	mov	r1, r9
   637d0:	str	r3, [sp, #84]	; 0x54
   637d4:	str	r0, [sp, #88]	; 0x58
   637d8:	mov	r0, r4
   637dc:	bl	48adc <fputs@plt+0x3796c>
   637e0:	subs	r8, r0, #0
   637e4:	bne	641b8 <fputs@plt+0x53048>
   637e8:	ldr	r2, [sp, #152]	; 0x98
   637ec:	mov	r1, r9
   637f0:	mov	r0, r4
   637f4:	bl	333f4 <fputs@plt+0x22284>
   637f8:	subs	r3, r0, #0
   637fc:	str	r3, [sp, #40]	; 0x28
   63800:	bne	64560 <fputs@plt+0x533f0>
   63804:	mov	r0, r4
   63808:	bl	28f9c <fputs@plt+0x17e2c>
   6380c:	subs	fp, r0, #0
   63810:	beq	641b8 <fputs@plt+0x53048>
   63814:	ldrb	r3, [r4, #18]
   63818:	ldr	r2, [sp, #80]	; 0x50
   6381c:	mov	r0, r4
   63820:	cmp	r3, #0
   63824:	ldrbeq	r3, [fp, #89]	; 0x59
   63828:	orreq	r3, r3, #4
   6382c:	strbeq	r3, [fp, #89]	; 0x59
   63830:	ldr	r3, [sp, #88]	; 0x58
   63834:	cmp	r3, #0
   63838:	cmpeq	sl, #0
   6383c:	movne	r1, #1
   63840:	moveq	r1, #0
   63844:	bl	4b754 <fputs@plt+0x3a5e4>
   63848:	ldr	r3, [sp, #36]	; 0x24
   6384c:	cmp	r3, #0
   63850:	bne	639dc <fputs@plt+0x5286c>
   63854:	cmp	sl, #0
   63858:	beq	639dc <fputs@plt+0x5286c>
   6385c:	ldr	r3, [r4, #536]	; 0x218
   63860:	cmp	r3, #0
   63864:	bne	639dc <fputs@plt+0x5286c>
   63868:	ldr	r3, [sl, #64]	; 0x40
   6386c:	cmp	r3, #0
   63870:	bne	639dc <fputs@plt+0x5286c>
   63874:	ldr	r3, [r4]
   63878:	mov	r1, r9
   6387c:	mov	r0, r4
   63880:	str	r3, [sp, #76]	; 0x4c
   63884:	bl	18188 <fputs@plt+0x7018>
   63888:	cmp	r0, #0
   6388c:	bne	639dc <fputs@plt+0x5286c>
   63890:	ldrb	r3, [r9, #42]	; 0x2a
   63894:	tst	r3, #16
   63898:	bne	639dc <fputs@plt+0x5286c>
   6389c:	ldr	r3, [sp, #248]	; 0xf8
   638a0:	cmp	r3, #10
   638a4:	ldrne	r3, [sp, #248]	; 0xf8
   638a8:	bne	638c8 <fputs@plt+0x52758>
   638ac:	ldrsh	r3, [r9, #32]
   638b0:	cmp	r3, #0
   638b4:	movlt	r3, #2
   638b8:	blt	638c8 <fputs@plt+0x52758>
   638bc:	ldrb	r3, [r9, #43]	; 0x2b
   638c0:	cmp	r3, #10
   638c4:	moveq	r3, #2
   638c8:	ldr	r2, [sl, #28]
   638cc:	str	r3, [sp, #44]	; 0x2c
   638d0:	ldr	r3, [r2]
   638d4:	cmp	r3, #1
   638d8:	bne	639dc <fputs@plt+0x5286c>
   638dc:	ldr	r3, [r2, #28]
   638e0:	cmp	r3, #0
   638e4:	bne	639dc <fputs@plt+0x5286c>
   638e8:	ldr	r3, [sl, #32]
   638ec:	cmp	r3, #0
   638f0:	bne	639dc <fputs@plt+0x5286c>
   638f4:	ldr	r3, [sl, #44]	; 0x2c
   638f8:	cmp	r3, #0
   638fc:	bne	639dc <fputs@plt+0x5286c>
   63900:	ldr	r3, [sl, #36]	; 0x24
   63904:	cmp	r3, #0
   63908:	bne	639dc <fputs@plt+0x5286c>
   6390c:	ldr	r3, [sl, #56]	; 0x38
   63910:	cmp	r3, #0
   63914:	bne	639dc <fputs@plt+0x5286c>
   63918:	ldr	r3, [sl, #48]	; 0x30
   6391c:	cmp	r3, #0
   63920:	bne	639dc <fputs@plt+0x5286c>
   63924:	ldr	r3, [sl, #8]
   63928:	tst	r3, #1
   6392c:	bne	639dc <fputs@plt+0x5286c>
   63930:	ldr	r3, [sl]
   63934:	ldr	r1, [r3]
   63938:	cmp	r1, #1
   6393c:	bne	639dc <fputs@plt+0x5286c>
   63940:	ldr	r3, [r3, #4]
   63944:	ldr	r3, [r3]
   63948:	ldrb	r3, [r3]
   6394c:	cmp	r3, #158	; 0x9e
   63950:	bne	639dc <fputs@plt+0x5286c>
   63954:	add	r2, r2, #8
   63958:	mov	r1, #0
   6395c:	mov	r0, r4
   63960:	bl	5f550 <fputs@plt+0x4e3e0>
   63964:	cmp	r9, r0
   63968:	cmpne	r0, #0
   6396c:	mov	r8, r0
   63970:	beq	639dc <fputs@plt+0x5286c>
   63974:	ldrb	r1, [r0, #42]	; 0x2a
   63978:	ldrb	r3, [r9, #42]	; 0x2a
   6397c:	lsr	r2, r1, #5
   63980:	lsr	r3, r3, #5
   63984:	eor	r3, r3, #1
   63988:	eor	r2, r2, #1
   6398c:	and	r3, r3, #1
   63990:	and	r2, r2, #1
   63994:	cmp	r3, r2
   63998:	bne	639dc <fputs@plt+0x5286c>
   6399c:	tst	r1, #16
   639a0:	bne	639dc <fputs@plt+0x5286c>
   639a4:	ldr	r3, [r0, #12]
   639a8:	cmp	r3, #0
   639ac:	bne	639dc <fputs@plt+0x5286c>
   639b0:	ldrsh	r3, [r9, #34]	; 0x22
   639b4:	str	r3, [sp, #52]	; 0x34
   639b8:	ldrsh	r3, [r0, #34]	; 0x22
   639bc:	ldr	r2, [sp, #52]	; 0x34
   639c0:	cmp	r3, r2
   639c4:	bne	639dc <fputs@plt+0x5286c>
   639c8:	ldrsh	r2, [r9, #32]
   639cc:	ldrsh	r3, [r0, #32]
   639d0:	cmp	r2, r3
   639d4:	ldreq	r6, [sp, #40]	; 0x28
   639d8:	beq	63b30 <fputs@plt+0x529c0>
   639dc:	mov	r2, r9
   639e0:	ldr	r1, [sp, #80]	; 0x50
   639e4:	mov	r0, r4
   639e8:	bl	20394 <fputs@plt+0xf224>
   639ec:	ldr	r2, [r4, #76]	; 0x4c
   639f0:	ldrsh	r8, [r9, #34]	; 0x22
   639f4:	add	r3, r2, #1
   639f8:	str	r3, [sp, #92]	; 0x5c
   639fc:	add	r3, r8, #1
   63a00:	add	r3, r3, r2
   63a04:	str	r3, [r4, #76]	; 0x4c
   63a08:	ldrb	r5, [r9, #42]	; 0x2a
   63a0c:	tst	r5, #16
   63a10:	addne	r3, r3, #1
   63a14:	ldreq	r3, [sp, #92]	; 0x5c
   63a18:	strne	r3, [r4, #76]	; 0x4c
   63a1c:	streq	r3, [sp, #44]	; 0x2c
   63a20:	ldr	r3, [sp, #116]	; 0x74
   63a24:	addne	r2, r2, #2
   63a28:	and	r3, r3, #32
   63a2c:	str	r3, [sp, #128]	; 0x80
   63a30:	ldr	r3, [sp, #36]	; 0x24
   63a34:	eor	r5, r5, #128	; 0x80
   63a38:	strne	r2, [sp, #44]	; 0x2c
   63a3c:	cmp	r3, #0
   63a40:	lsr	r5, r5, #7
   63a44:	str	r0, [sp, #108]	; 0x6c
   63a48:	beq	641cc <fputs@plt+0x5305c>
   63a4c:	ldr	r3, [r3, #4]
   63a50:	mvn	r1, #0
   63a54:	str	r3, [sp, #56]	; 0x38
   63a58:	ldr	r3, [sp, #40]	; 0x28
   63a5c:	ldr	r2, [sp, #56]	; 0x38
   63a60:	cmp	r3, r2
   63a64:	blt	640f0 <fputs@plt+0x52f80>
   63a68:	ldr	r6, [sp, #40]	; 0x28
   63a6c:	mvn	r3, #0
   63a70:	str	r3, [sp, #52]	; 0x34
   63a74:	ldr	r3, [sp, #56]	; 0x38
   63a78:	cmp	r6, r3
   63a7c:	bge	641d4 <fputs@plt+0x53064>
   63a80:	lsl	r2, r6, #3
   63a84:	ldr	r7, [sp, #40]	; 0x28
   63a88:	b	64160 <fputs@plt+0x52ff0>
   63a8c:	ldr	r3, [sp, #68]	; 0x44
   63a90:	str	r3, [sp, #60]	; 0x3c
   63a94:	b	63744 <fputs@plt+0x525d4>
   63a98:	ldr	r3, [r8, #4]
   63a9c:	ldr	r7, [r9, #4]
   63aa0:	lsl	r5, r6, #4
   63aa4:	add	r7, r7, r5
   63aa8:	add	r5, r3, r5
   63aac:	ldrb	r2, [r7, #13]
   63ab0:	ldrb	r3, [r5, #13]
   63ab4:	cmp	r2, r3
   63ab8:	bne	639dc <fputs@plt+0x5286c>
   63abc:	ldr	r1, [r5, #8]
   63ac0:	ldr	r0, [r7, #8]
   63ac4:	bl	259f8 <fputs@plt+0x14888>
   63ac8:	cmp	r0, #0
   63acc:	bne	639dc <fputs@plt+0x5286c>
   63ad0:	ldrb	r3, [r7, #12]
   63ad4:	cmp	r3, #0
   63ad8:	beq	63ae8 <fputs@plt+0x52978>
   63adc:	ldrb	r3, [r5, #12]
   63ae0:	cmp	r3, #0
   63ae4:	beq	639dc <fputs@plt+0x5286c>
   63ae8:	cmp	r6, #0
   63aec:	ble	63b2c <fputs@plt+0x529bc>
   63af0:	ldr	r3, [r7, #4]
   63af4:	ldr	r0, [r5, #4]
   63af8:	clz	r1, r3
   63afc:	clz	r2, r0
   63b00:	lsr	r1, r1, #5
   63b04:	lsr	r2, r2, #5
   63b08:	cmp	r1, r2
   63b0c:	bne	639dc <fputs@plt+0x5286c>
   63b10:	cmp	r3, #0
   63b14:	beq	63b2c <fputs@plt+0x529bc>
   63b18:	ldr	r1, [r0, #8]
   63b1c:	ldr	r0, [r3, #8]
   63b20:	bl	1114c <strcmp@plt>
   63b24:	cmp	r0, #0
   63b28:	bne	639dc <fputs@plt+0x5286c>
   63b2c:	add	r6, r6, #1
   63b30:	ldr	r3, [sp, #52]	; 0x34
   63b34:	cmp	r6, r3
   63b38:	blt	63a98 <fputs@plt+0x52928>
   63b3c:	ldr	r5, [r9, #8]
   63b40:	ldr	r3, [sp, #40]	; 0x28
   63b44:	str	r3, [sp, #64]	; 0x40
   63b48:	cmp	r5, #0
   63b4c:	bne	63e70 <fputs@plt+0x52d00>
   63b50:	ldr	r1, [r9, #24]
   63b54:	cmp	r1, #0
   63b58:	beq	63b70 <fputs@plt+0x52a00>
   63b5c:	mvn	r2, #0
   63b60:	ldr	r0, [r8, #24]
   63b64:	bl	11204 <fputs@plt+0x94>
   63b68:	cmp	r0, #0
   63b6c:	bne	639dc <fputs@plt+0x5286c>
   63b70:	ldr	r3, [sp, #76]	; 0x4c
   63b74:	ldr	r3, [r3, #24]
   63b78:	tst	r3, #524288	; 0x80000
   63b7c:	beq	63b8c <fputs@plt+0x52a1c>
   63b80:	ldr	r2, [r9, #16]
   63b84:	cmp	r2, #0
   63b88:	bne	639dc <fputs@plt+0x5286c>
   63b8c:	ands	r3, r3, #128	; 0x80
   63b90:	str	r3, [sp, #96]	; 0x60
   63b94:	bne	639dc <fputs@plt+0x5286c>
   63b98:	ldr	r1, [r8, #64]	; 0x40
   63b9c:	ldr	r0, [sp, #76]	; 0x4c
   63ba0:	bl	18040 <fputs@plt+0x6ed0>
   63ba4:	str	r0, [sp, #92]	; 0x5c
   63ba8:	mov	r0, r4
   63bac:	bl	28f9c <fputs@plt+0x17e2c>
   63bb0:	ldr	r1, [sp, #92]	; 0x5c
   63bb4:	mov	r5, r0
   63bb8:	mov	r0, r4
   63bbc:	bl	4b704 <fputs@plt+0x3a594>
   63bc0:	ldr	r6, [r4, #72]	; 0x48
   63bc4:	mov	r2, r9
   63bc8:	add	r3, r6, #1
   63bcc:	str	r3, [sp, #56]	; 0x38
   63bd0:	add	r3, r6, #2
   63bd4:	str	r3, [r4, #72]	; 0x48
   63bd8:	ldr	r1, [sp, #80]	; 0x50
   63bdc:	mov	r0, r4
   63be0:	bl	20394 <fputs@plt+0xf224>
   63be4:	str	r0, [sp, #108]	; 0x6c
   63be8:	mov	r0, r4
   63bec:	bl	17498 <fputs@plt+0x6328>
   63bf0:	str	r0, [sp, #72]	; 0x48
   63bf4:	mov	r0, r4
   63bf8:	bl	17498 <fputs@plt+0x6328>
   63bfc:	mov	r3, #55	; 0x37
   63c00:	str	r3, [sp]
   63c04:	ldr	r2, [sp, #80]	; 0x50
   63c08:	mov	r3, r9
   63c0c:	add	r1, r6, #1
   63c10:	str	r0, [sp, #52]	; 0x34
   63c14:	mov	r0, r4
   63c18:	bl	33a64 <fputs@plt+0x228f4>
   63c1c:	ldr	r3, [sp, #76]	; 0x4c
   63c20:	ldr	r3, [r3, #24]
   63c24:	tst	r3, #134217728	; 0x8000000
   63c28:	ldrne	r3, [sp, #96]	; 0x60
   63c2c:	strne	r3, [sp, #64]	; 0x40
   63c30:	bne	63c9c <fputs@plt+0x52b2c>
   63c34:	ldrsh	r3, [r9, #32]
   63c38:	cmp	r3, #0
   63c3c:	bge	63c4c <fputs@plt+0x52adc>
   63c40:	ldr	r3, [r9, #8]
   63c44:	cmp	r3, #0
   63c48:	bne	63c68 <fputs@plt+0x52af8>
   63c4c:	ldr	r3, [sp, #64]	; 0x40
   63c50:	cmp	r3, #0
   63c54:	bne	63c68 <fputs@plt+0x52af8>
   63c58:	ldr	r3, [sp, #44]	; 0x2c
   63c5c:	sub	r3, r3, #1
   63c60:	cmp	r3, #1
   63c64:	bls	63c9c <fputs@plt+0x52b2c>
   63c68:	mov	r3, #0
   63c6c:	add	r2, r6, #1
   63c70:	mov	r1, #108	; 0x6c
   63c74:	mov	r0, r5
   63c78:	bl	29404 <fputs@plt+0x18294>
   63c7c:	mov	r1, #13
   63c80:	mov	r7, r0
   63c84:	mov	r0, r5
   63c88:	bl	28f80 <fputs@plt+0x17e10>
   63c8c:	mov	r1, r7
   63c90:	str	r0, [sp, #64]	; 0x40
   63c94:	mov	r0, r5
   63c98:	bl	1e06c <fputs@plt+0xcefc>
   63c9c:	ldrb	r7, [r8, #42]	; 0x2a
   63ca0:	ands	r7, r7, #32
   63ca4:	bne	63ed8 <fputs@plt+0x52d68>
   63ca8:	mov	r3, #54	; 0x36
   63cac:	str	r3, [sp]
   63cb0:	ldr	r2, [sp, #92]	; 0x5c
   63cb4:	mov	r3, r8
   63cb8:	mov	r1, r6
   63cbc:	mov	r0, r4
   63cc0:	bl	33a64 <fputs@plt+0x228f4>
   63cc4:	mov	r3, r7
   63cc8:	mov	r2, r6
   63ccc:	mov	r1, #108	; 0x6c
   63cd0:	mov	r0, r5
   63cd4:	bl	29404 <fputs@plt+0x18294>
   63cd8:	ldrsh	r3, [r9, #32]
   63cdc:	cmp	r3, #0
   63ce0:	str	r0, [sp, #104]	; 0x68
   63ce4:	blt	63eac <fputs@plt+0x52d3c>
   63ce8:	ldr	r3, [sp, #52]	; 0x34
   63cec:	mov	r2, r6
   63cf0:	mov	r1, #103	; 0x67
   63cf4:	mov	r0, r5
   63cf8:	bl	29404 <fputs@plt+0x18294>
   63cfc:	ldr	r3, [sp, #52]	; 0x34
   63d00:	add	r2, r6, #1
   63d04:	str	r3, [sp]
   63d08:	mov	r1, #70	; 0x46
   63d0c:	mov	r3, r7
   63d10:	str	r0, [sp, #100]	; 0x64
   63d14:	mov	r0, r5
   63d18:	bl	28f0c <fputs@plt+0x17d9c>
   63d1c:	mov	r2, r9
   63d20:	ldr	r1, [sp, #44]	; 0x2c
   63d24:	mov	r7, r0
   63d28:	mov	r0, r4
   63d2c:	bl	11c34 <fputs@plt+0xac4>
   63d30:	mov	r1, r7
   63d34:	mov	r0, r5
   63d38:	bl	1e06c <fputs@plt+0xcefc>
   63d3c:	ldr	r3, [sp, #108]	; 0x6c
   63d40:	cmp	r3, #0
   63d44:	ble	63d5c <fputs@plt+0x52bec>
   63d48:	ldr	r3, [sp, #52]	; 0x34
   63d4c:	ldr	r2, [sp, #108]	; 0x6c
   63d50:	mov	r1, #137	; 0x89
   63d54:	ldr	r0, [r4, #8]
   63d58:	bl	29404 <fputs@plt+0x18294>
   63d5c:	mov	r7, #0
   63d60:	ldr	r3, [sp, #72]	; 0x48
   63d64:	mov	r2, r6
   63d68:	mov	r1, #102	; 0x66
   63d6c:	mov	r0, r5
   63d70:	bl	29404 <fputs@plt+0x18294>
   63d74:	str	r7, [sp, #8]
   63d78:	ldr	r3, [r9]
   63d7c:	add	r2, r6, #1
   63d80:	str	r3, [sp, #4]
   63d84:	ldr	r3, [sp, #52]	; 0x34
   63d88:	mov	r1, #75	; 0x4b
   63d8c:	str	r3, [sp]
   63d90:	mov	r0, r5
   63d94:	ldr	r3, [sp, #72]	; 0x48
   63d98:	bl	2902c <fputs@plt+0x17ebc>
   63d9c:	mov	r1, #11
   63da0:	mov	r0, r5
   63da4:	bl	1bd68 <fputs@plt+0xabf8>
   63da8:	ldr	r3, [sp, #100]	; 0x64
   63dac:	mov	r2, r6
   63db0:	mov	r1, #7
   63db4:	mov	r0, r5
   63db8:	bl	29404 <fputs@plt+0x18294>
   63dbc:	mov	r3, r7
   63dc0:	mov	r2, r6
   63dc4:	mov	r1, #61	; 0x3d
   63dc8:	mov	r0, r5
   63dcc:	bl	29404 <fputs@plt+0x18294>
   63dd0:	mov	r3, r7
   63dd4:	add	r2, r6, #1
   63dd8:	mov	r1, #61	; 0x3d
   63ddc:	mov	r0, r5
   63de0:	bl	29404 <fputs@plt+0x18294>
   63de4:	ldr	r3, [r9, #8]
   63de8:	str	r3, [sp, #44]	; 0x2c
   63dec:	ldr	r3, [sp, #44]	; 0x2c
   63df0:	cmp	r3, #0
   63df4:	bne	63f1c <fputs@plt+0x52dac>
   63df8:	ldr	r3, [sp, #104]	; 0x68
   63dfc:	cmp	r3, #0
   63e00:	beq	63e10 <fputs@plt+0x52ca0>
   63e04:	mov	r1, r3
   63e08:	mov	r0, r5
   63e0c:	bl	1e06c <fputs@plt+0xcefc>
   63e10:	ldr	r1, [sp, #52]	; 0x34
   63e14:	mov	r0, r4
   63e18:	bl	1c98c <fputs@plt+0xb81c>
   63e1c:	ldr	r1, [sp, #72]	; 0x48
   63e20:	mov	r0, r4
   63e24:	bl	1c98c <fputs@plt+0xb81c>
   63e28:	ldr	r3, [sp, #64]	; 0x40
   63e2c:	cmp	r3, #0
   63e30:	ldreq	r8, [sp, #64]	; 0x40
   63e34:	beq	64cc0 <fputs@plt+0x53b50>
   63e38:	mov	r3, #0
   63e3c:	mov	r2, r3
   63e40:	mov	r1, #21
   63e44:	mov	r0, r5
   63e48:	bl	29404 <fputs@plt+0x18294>
   63e4c:	ldr	r1, [sp, #64]	; 0x40
   63e50:	mov	r0, r5
   63e54:	bl	1e06c <fputs@plt+0xcefc>
   63e58:	mov	r3, #0
   63e5c:	ldr	r2, [sp, #56]	; 0x38
   63e60:	mov	r1, #61	; 0x3d
   63e64:	mov	r0, r5
   63e68:	bl	29404 <fputs@plt+0x18294>
   63e6c:	b	639dc <fputs@plt+0x5286c>
   63e70:	ldrb	r3, [r5, #54]	; 0x36
   63e74:	ldr	r6, [r8, #8]
   63e78:	ldr	r2, [sp, #64]	; 0x40
   63e7c:	cmp	r3, #0
   63e80:	movne	r2, #1
   63e84:	str	r2, [sp, #64]	; 0x40
   63e88:	cmp	r6, #0
   63e8c:	beq	639dc <fputs@plt+0x5286c>
   63e90:	mov	r1, r6
   63e94:	mov	r0, r5
   63e98:	bl	113b0 <fputs@plt+0x240>
   63e9c:	cmp	r0, #0
   63ea0:	bne	64fe4 <fputs@plt+0x53e74>
   63ea4:	ldr	r6, [r6, #20]
   63ea8:	b	63e88 <fputs@plt+0x52d18>
   63eac:	ldr	r3, [r9, #8]
   63eb0:	mov	r0, r5
   63eb4:	cmp	r3, #0
   63eb8:	addeq	r2, r6, #1
   63ebc:	ldr	r3, [sp, #52]	; 0x34
   63ec0:	moveq	r1, #74	; 0x4a
   63ec4:	movne	r2, r6
   63ec8:	movne	r1, #103	; 0x67
   63ecc:	bl	29404 <fputs@plt+0x18294>
   63ed0:	str	r0, [sp, #100]	; 0x64
   63ed4:	b	63d5c <fputs@plt+0x52bec>
   63ed8:	ldr	r3, [r9]
   63edc:	ldr	r1, [sp, #80]	; 0x50
   63ee0:	str	r3, [sp]
   63ee4:	mov	r0, r4
   63ee8:	mov	r3, #1
   63eec:	ldr	r2, [r9, #28]
   63ef0:	bl	28d38 <fputs@plt+0x17bc8>
   63ef4:	ldr	r3, [r8]
   63ef8:	ldr	r1, [sp, #92]	; 0x5c
   63efc:	str	r3, [sp]
   63f00:	mov	r0, r4
   63f04:	mov	r3, #0
   63f08:	ldr	r2, [r8, #28]
   63f0c:	bl	28d38 <fputs@plt+0x17bc8>
   63f10:	ldr	r3, [sp, #96]	; 0x60
   63f14:	str	r3, [sp, #104]	; 0x68
   63f18:	b	63de4 <fputs@plt+0x52c74>
   63f1c:	ldr	r7, [r8, #8]
   63f20:	cmp	r7, #0
   63f24:	bne	63f30 <fputs@plt+0x52dc0>
   63f28:	ldr	r3, [r7, #44]	; 0x2c
   63f2c:	udf	#0
   63f30:	mov	r1, r7
   63f34:	ldr	r0, [sp, #44]	; 0x2c
   63f38:	bl	113b0 <fputs@plt+0x240>
   63f3c:	cmp	r0, #0
   63f40:	ldreq	r7, [r7, #20]
   63f44:	beq	63f20 <fputs@plt+0x52db0>
   63f48:	ldr	r3, [sp, #92]	; 0x5c
   63f4c:	mov	r2, r6
   63f50:	str	r3, [sp]
   63f54:	mov	r1, #54	; 0x36
   63f58:	ldr	r3, [r7, #44]	; 0x2c
   63f5c:	mov	r0, r5
   63f60:	bl	28f0c <fputs@plt+0x17d9c>
   63f64:	mov	r1, r7
   63f68:	mov	r0, r4
   63f6c:	bl	33a40 <fputs@plt+0x228d0>
   63f70:	ldr	r3, [sp, #80]	; 0x50
   63f74:	ldr	r2, [sp, #56]	; 0x38
   63f78:	str	r3, [sp]
   63f7c:	ldr	r3, [sp, #44]	; 0x2c
   63f80:	mov	r1, #55	; 0x37
   63f84:	mov	r0, r5
   63f88:	ldr	r3, [r3, #44]	; 0x2c
   63f8c:	bl	28f0c <fputs@plt+0x17d9c>
   63f90:	ldr	r1, [sp, #44]	; 0x2c
   63f94:	mov	r0, r4
   63f98:	bl	33a40 <fputs@plt+0x228d0>
   63f9c:	mov	r1, #1
   63fa0:	mov	r0, r5
   63fa4:	bl	1bd68 <fputs@plt+0xabf8>
   63fa8:	mov	r3, #0
   63fac:	mov	r2, r6
   63fb0:	mov	r1, #108	; 0x6c
   63fb4:	mov	r0, r5
   63fb8:	bl	29404 <fputs@plt+0x18294>
   63fbc:	ldr	r3, [sp, #72]	; 0x48
   63fc0:	mov	r2, r6
   63fc4:	mov	r1, #101	; 0x65
   63fc8:	str	r0, [sp, #100]	; 0x64
   63fcc:	mov	r0, r5
   63fd0:	bl	29404 <fputs@plt+0x18294>
   63fd4:	ldr	r3, [sp, #76]	; 0x4c
   63fd8:	ldr	r3, [r3, #24]
   63fdc:	tst	r3, #134217728	; 0x8000000
   63fe0:	ldrhne	r2, [r7, #52]	; 0x34
   63fe4:	ldrne	r3, [sp, #96]	; 0x60
   63fe8:	bne	64020 <fputs@plt+0x52eb0>
   63fec:	ldr	r7, [sp, #68]	; 0x44
   63ff0:	b	6404c <fputs@plt+0x52edc>
   63ff4:	ldr	r1, [r7, #32]
   63ff8:	ldr	r0, [pc, #4076]	; 64fec <fputs@plt+0x53e7c>
   63ffc:	str	r2, [sp, #120]	; 0x78
   64000:	ldr	r1, [r1, r3, lsl #2]
   64004:	str	r3, [sp, #108]	; 0x6c
   64008:	bl	259f8 <fputs@plt+0x14888>
   6400c:	cmp	r0, #0
   64010:	bne	63fec <fputs@plt+0x52e7c>
   64014:	ldr	r3, [sp, #108]	; 0x6c
   64018:	ldr	r2, [sp, #120]	; 0x78
   6401c:	add	r3, r3, #1
   64020:	cmp	r3, r2
   64024:	blt	63ff4 <fputs@plt+0x52e84>
   64028:	bne	63fec <fputs@plt+0x52e7c>
   6402c:	mvn	r3, #0
   64030:	str	r3, [sp]
   64034:	ldr	r2, [sp, #56]	; 0x38
   64038:	mov	r3, #0
   6403c:	mov	r1, #105	; 0x69
   64040:	mov	r0, r5
   64044:	bl	28f0c <fputs@plt+0x17d9c>
   64048:	mov	r7, #16
   6404c:	ldrb	r3, [r8, #42]	; 0x2a
   64050:	tst	r3, #32
   64054:	beq	64070 <fputs@plt+0x52f00>
   64058:	ldr	r3, [sp, #44]	; 0x2c
   6405c:	ldrb	r3, [r3, #55]	; 0x37
   64060:	and	r3, r3, #3
   64064:	cmp	r3, #2
   64068:	orreq	r7, r7, #1
   6406c:	uxtbeq	r7, r7
   64070:	mov	r3, #1
   64074:	ldr	r2, [sp, #56]	; 0x38
   64078:	str	r3, [sp]
   6407c:	mov	r1, #110	; 0x6e
   64080:	ldr	r3, [sp, #72]	; 0x48
   64084:	mov	r0, r5
   64088:	bl	28f0c <fputs@plt+0x17d9c>
   6408c:	mov	r1, r7
   64090:	mov	r0, r5
   64094:	bl	1bd68 <fputs@plt+0xabf8>
   64098:	ldr	r3, [sp, #100]	; 0x64
   6409c:	mov	r2, r6
   640a0:	add	r3, r3, #1
   640a4:	mov	r1, #7
   640a8:	mov	r0, r5
   640ac:	bl	29404 <fputs@plt+0x18294>
   640b0:	ldr	r1, [sp, #100]	; 0x64
   640b4:	mov	r0, r5
   640b8:	bl	1e06c <fputs@plt+0xcefc>
   640bc:	mov	r3, #0
   640c0:	mov	r2, r6
   640c4:	mov	r1, #61	; 0x3d
   640c8:	mov	r0, r5
   640cc:	bl	29404 <fputs@plt+0x18294>
   640d0:	mov	r3, #0
   640d4:	ldr	r2, [sp, #56]	; 0x38
   640d8:	mov	r1, #61	; 0x3d
   640dc:	mov	r0, r5
   640e0:	bl	29404 <fputs@plt+0x18294>
   640e4:	ldr	r3, [sp, #44]	; 0x2c
   640e8:	ldr	r3, [r3, #20]
   640ec:	b	63de8 <fputs@plt+0x52c78>
   640f0:	ldr	r2, [sp, #36]	; 0x24
   640f4:	ldr	r2, [r2]
   640f8:	add	r2, r2, r3, lsl #3
   640fc:	add	r3, r3, #1
   64100:	str	r1, [r2, #4]
   64104:	b	63a5c <fputs@plt+0x528ec>
   64108:	add	r1, r3, r2
   6410c:	str	r1, [sp, #64]	; 0x40
   64110:	ldr	r1, [r9, #4]
   64114:	ldr	r0, [r3, r2]
   64118:	str	r2, [sp, #72]	; 0x48
   6411c:	ldr	r1, [r1, r7, lsl #4]
   64120:	bl	14c44 <fputs@plt+0x3ad4>
   64124:	ldr	r2, [sp, #72]	; 0x48
   64128:	cmp	r0, #0
   6412c:	bne	6415c <fputs@plt+0x52fec>
   64130:	ldr	r3, [sp, #64]	; 0x40
   64134:	cmp	r6, r7
   64138:	ldr	r2, [sp, #52]	; 0x34
   6413c:	str	r7, [r3, #4]
   64140:	ldrsh	r3, [r9, #32]
   64144:	movne	r5, #0
   64148:	cmp	r7, r3
   6414c:	moveq	r2, r6
   64150:	str	r2, [sp, #52]	; 0x34
   64154:	add	r6, r6, #1
   64158:	b	63a74 <fputs@plt+0x52904>
   6415c:	add	r7, r7, #1
   64160:	ldr	r3, [sp, #36]	; 0x24
   64164:	cmp	r7, r8
   64168:	ldr	r3, [r3]
   6416c:	blt	64108 <fputs@plt+0x52f98>
   64170:	ldr	r7, [r3, r2]
   64174:	mov	r0, r7
   64178:	bl	1c740 <fputs@plt+0xb5d0>
   6417c:	ldr	r3, [sp, #128]	; 0x80
   64180:	adds	r5, r0, #0
   64184:	movne	r5, #1
   64188:	cmp	r3, #0
   6418c:	movne	r5, #0
   64190:	cmp	r5, #0
   64194:	bne	641c0 <fputs@plt+0x53050>
   64198:	mov	r3, r5
   6419c:	str	r7, [sp]
   641a0:	ldr	r2, [sp, #112]	; 0x70
   641a4:	ldr	r1, [pc, #3652]	; 64ff0 <fputs@plt+0x53e80>
   641a8:	mov	r0, r4
   641ac:	bl	319cc <fputs@plt+0x2085c>
   641b0:	mov	r3, #1
   641b4:	strb	r3, [r4, #17]
   641b8:	mov	r8, #0
   641bc:	b	64560 <fputs@plt+0x533f0>
   641c0:	ldr	r5, [sp, #68]	; 0x44
   641c4:	str	r6, [sp, #52]	; 0x34
   641c8:	b	64154 <fputs@plt+0x52fe4>
   641cc:	mvn	r3, #0
   641d0:	str	r3, [sp, #52]	; 0x34
   641d4:	ldr	r3, [sp, #44]	; 0x2c
   641d8:	cmp	sl, #0
   641dc:	add	r3, r3, #1
   641e0:	str	r3, [sp, #132]	; 0x84
   641e4:	beq	644b8 <fputs@plt+0x53348>
   641e8:	ldr	r6, [r4, #76]	; 0x4c
   641ec:	mov	r1, #16
   641f0:	add	r6, r6, #1
   641f4:	str	r6, [r4, #76]	; 0x4c
   641f8:	ldr	r7, [fp, #32]
   641fc:	mov	r2, r6
   64200:	add	r3, r7, #1
   64204:	str	r3, [sp]
   64208:	mov	r0, fp
   6420c:	mov	r3, #0
   64210:	bl	28f0c <fputs@plt+0x17d9c>
   64214:	mov	r8, #0
   64218:	mov	r3, #13
   6421c:	cmp	r5, r8
   64220:	strb	r3, [sp, #156]	; 0x9c
   64224:	ldr	r3, [sp, #132]	; 0x84
   64228:	moveq	r3, r8
   6422c:	str	r3, [sp, #164]	; 0xa4
   64230:	ldrsh	r3, [r9, #34]	; 0x22
   64234:	add	r2, sp, #156	; 0x9c
   64238:	mov	r1, sl
   6423c:	mov	r0, r4
   64240:	str	r6, [sp, #160]	; 0xa0
   64244:	strb	r8, [sp, #157]	; 0x9d
   64248:	str	r3, [sp, #168]	; 0xa8
   6424c:	bl	4ed20 <fputs@plt+0x3dbb0>
   64250:	cmp	r0, #0
   64254:	bne	64560 <fputs@plt+0x533f0>
   64258:	ldr	r3, [sp, #48]	; 0x30
   6425c:	ldrb	r3, [r3, #69]	; 0x45
   64260:	cmp	r3, r8
   64264:	str	r3, [sp, #76]	; 0x4c
   64268:	bne	641b8 <fputs@plt+0x53048>
   6426c:	ldr	r3, [r4, #68]	; 0x44
   64270:	cmp	r3, r8
   64274:	str	r3, [sp, #56]	; 0x38
   64278:	ldrne	r8, [sp, #76]	; 0x4c
   6427c:	bne	64560 <fputs@plt+0x533f0>
   64280:	ldr	r3, [sp, #164]	; 0xa4
   64284:	mov	r1, r6
   64288:	mov	r0, fp
   6428c:	str	r3, [sp, #104]	; 0x68
   64290:	bl	293dc <fputs@plt+0x1826c>
   64294:	mov	r1, r7
   64298:	mov	r0, fp
   6429c:	bl	1e06c <fputs@plt+0xcefc>
   642a0:	ldr	r3, [sl]
   642a4:	ldr	r3, [r3]
   642a8:	str	r3, [sp, #72]	; 0x48
   642ac:	ldr	r3, [sp, #88]	; 0x58
   642b0:	cmp	r3, r8
   642b4:	bne	643e8 <fputs@plt+0x53278>
   642b8:	mov	r0, r4
   642bc:	bl	28f9c <fputs@plt+0x17e2c>
   642c0:	ldrb	r3, [r9, #42]	; 0x2a
   642c4:	tst	r3, #16
   642c8:	ldreq	r7, [sp, #88]	; 0x58
   642cc:	mov	r5, r0
   642d0:	ldr	r6, [r0, #32]
   642d4:	beq	642e8 <fputs@plt+0x53178>
   642d8:	ldr	r1, [r9, #56]	; 0x38
   642dc:	ldr	r0, [r4]
   642e0:	bl	1cba8 <fputs@plt+0xba38>
   642e4:	mov	r7, r0
   642e8:	mov	r2, #1
   642ec:	cmp	r6, r2
   642f0:	bgt	64374 <fputs@plt+0x53204>
   642f4:	ldr	r3, [sp, #36]	; 0x24
   642f8:	clz	r5, r3
   642fc:	ldr	r3, [sp, #72]	; 0x48
   64300:	lsr	r5, r5, #5
   64304:	cmp	r3, #0
   64308:	movle	r3, #0
   6430c:	andgt	r3, r5, #1
   64310:	cmp	r3, #0
   64314:	ldr	r1, [sp, #40]	; 0x28
   64318:	ldrshne	r3, [r9, #32]
   6431c:	mov	r2, r1
   64320:	strne	r3, [sp, #52]	; 0x34
   64324:	ldrsh	r3, [r9, #34]	; 0x22
   64328:	cmp	r2, r3
   6432c:	blt	6451c <fputs@plt+0x533ac>
   64330:	ldr	r2, [sp, #72]	; 0x48
   64334:	cmp	r2, #0
   64338:	moveq	r8, #0
   6433c:	andne	r8, r5, #1
   64340:	cmp	r8, #0
   64344:	beq	64538 <fputs@plt+0x533c8>
   64348:	sub	r3, r3, r1
   6434c:	cmp	r2, r3
   64350:	beq	645a4 <fputs@plt+0x53434>
   64354:	str	r2, [sp, #4]
   64358:	str	r3, [sp]
   6435c:	ldr	r2, [sp, #112]	; 0x70
   64360:	mov	r3, #0
   64364:	ldr	r1, [pc, #3208]	; 64ff4 <fputs@plt+0x53e84>
   64368:	mov	r0, r4
   6436c:	bl	319cc <fputs@plt+0x2085c>
   64370:	b	641b8 <fputs@plt+0x53048>
   64374:	mov	r1, r2
   64378:	mov	r0, r5
   6437c:	bl	16e74 <fputs@plt+0x5d04>
   64380:	ldrb	r3, [r0]
   64384:	cmp	r3, #54	; 0x36
   64388:	bne	643d4 <fputs@plt+0x53264>
   6438c:	ldr	r3, [r0, #12]
   64390:	ldr	r1, [sp, #80]	; 0x50
   64394:	cmp	r1, r3
   64398:	bne	643b8 <fputs@plt+0x53248>
   6439c:	ldr	r1, [r0, #8]
   643a0:	ldr	r3, [r9, #28]
   643a4:	cmp	r1, r3
   643a8:	beq	643e8 <fputs@plt+0x53278>
   643ac:	ldr	r3, [r9, #8]
   643b0:	cmp	r3, #0
   643b4:	bne	643c0 <fputs@plt+0x53250>
   643b8:	add	r2, r2, #1
   643bc:	b	642ec <fputs@plt+0x5317c>
   643c0:	ldr	r0, [r3, #44]	; 0x2c
   643c4:	cmp	r1, r0
   643c8:	beq	643e8 <fputs@plt+0x53278>
   643cc:	ldr	r3, [r3, #20]
   643d0:	b	643b0 <fputs@plt+0x53240>
   643d4:	cmp	r3, #152	; 0x98
   643d8:	bne	643b8 <fputs@plt+0x53248>
   643dc:	ldr	r3, [r0, #16]
   643e0:	cmp	r3, r7
   643e4:	bne	643b8 <fputs@plt+0x53248>
   643e8:	ldr	r3, [r4, #72]	; 0x48
   643ec:	mov	r0, r4
   643f0:	str	r3, [sp, #56]	; 0x38
   643f4:	add	r3, r3, #1
   643f8:	str	r3, [r4, #72]	; 0x48
   643fc:	bl	17498 <fputs@plt+0x6328>
   64400:	mov	r6, r0
   64404:	mov	r0, r4
   64408:	bl	17498 <fputs@plt+0x6328>
   6440c:	ldr	r3, [sp, #72]	; 0x48
   64410:	ldr	r2, [sp, #56]	; 0x38
   64414:	mov	r1, #57	; 0x39
   64418:	mov	r5, r0
   6441c:	mov	r0, fp
   64420:	bl	29404 <fputs@plt+0x18294>
   64424:	ldr	r2, [sp, #160]	; 0xa0
   64428:	mov	r1, #18
   6442c:	mov	r0, fp
   64430:	bl	293a0 <fputs@plt+0x18230>
   64434:	ldr	r3, [sp, #72]	; 0x48
   64438:	ldr	r2, [sp, #104]	; 0x68
   6443c:	mov	r1, #49	; 0x31
   64440:	str	r6, [sp]
   64444:	mov	r7, r0
   64448:	mov	r0, fp
   6444c:	bl	28f0c <fputs@plt+0x17d9c>
   64450:	mov	r3, r5
   64454:	ldr	r2, [sp, #56]	; 0x38
   64458:	mov	r1, #74	; 0x4a
   6445c:	mov	r0, fp
   64460:	bl	29404 <fputs@plt+0x18294>
   64464:	mov	r3, r6
   64468:	ldr	r2, [sp, #56]	; 0x38
   6446c:	mov	r1, #75	; 0x4b
   64470:	str	r5, [sp]
   64474:	mov	r0, fp
   64478:	bl	28f0c <fputs@plt+0x17d9c>
   6447c:	mov	r1, r7
   64480:	mov	r0, fp
   64484:	bl	2956c <fputs@plt+0x183fc>
   64488:	mov	r1, r7
   6448c:	mov	r0, fp
   64490:	bl	1e06c <fputs@plt+0xcefc>
   64494:	mov	r1, r6
   64498:	mov	r0, r4
   6449c:	bl	1c98c <fputs@plt+0xb81c>
   644a0:	mov	r1, r5
   644a4:	mov	r0, r4
   644a8:	bl	1c98c <fputs@plt+0xb81c>
   644ac:	mov	r3, #1
   644b0:	str	r3, [sp, #76]	; 0x4c
   644b4:	b	642f4 <fputs@plt+0x53184>
   644b8:	mov	r2, #32
   644bc:	mov	r1, sl
   644c0:	add	r0, sp, #176	; 0xb0
   644c4:	bl	10f48 <memset@plt>
   644c8:	ldr	r3, [sp, #60]	; 0x3c
   644cc:	str	r4, [sp, #176]	; 0xb0
   644d0:	cmp	r3, #0
   644d4:	beq	64510 <fputs@plt+0x533a0>
   644d8:	ldr	r3, [r3]
   644dc:	ldr	r1, [sp, #60]	; 0x3c
   644e0:	add	r0, sp, #176	; 0xb0
   644e4:	str	r3, [sp, #72]	; 0x48
   644e8:	bl	31edc <fputs@plt+0x20d6c>
   644ec:	cmp	r0, #0
   644f0:	bne	641b8 <fputs@plt+0x53048>
   644f4:	ldr	r3, [sp, #40]	; 0x28
   644f8:	str	r3, [sp, #104]	; 0x68
   644fc:	ldr	r3, [sp, #68]	; 0x44
   64500:	str	r3, [sp, #76]	; 0x4c
   64504:	mvn	r3, #0
   64508:	str	r3, [sp, #56]	; 0x38
   6450c:	b	642f4 <fputs@plt+0x53184>
   64510:	ldr	r3, [sp, #40]	; 0x28
   64514:	str	r3, [sp, #72]	; 0x48
   64518:	b	644f4 <fputs@plt+0x53384>
   6451c:	ldr	r0, [r9, #4]
   64520:	add	r0, r0, r2, lsl #4
   64524:	add	r2, r2, #1
   64528:	ldrb	r0, [r0, #15]
   6452c:	lsl	r0, r0, #30
   64530:	add	r1, r1, r0, lsr #31
   64534:	b	64328 <fputs@plt+0x531b8>
   64538:	ldr	r3, [sp, #36]	; 0x24
   6453c:	cmp	r3, #0
   64540:	beq	645a4 <fputs@plt+0x53434>
   64544:	ldr	r3, [r3, #4]
   64548:	ldr	r2, [sp, #72]	; 0x48
   6454c:	cmp	r2, r3
   64550:	beq	645a4 <fputs@plt+0x53434>
   64554:	ldr	r1, [pc, #2716]	; 64ff8 <fputs@plt+0x53e88>
   64558:	mov	r0, r4
   6455c:	bl	319cc <fputs@plt+0x2085c>
   64560:	ldr	r1, [sp, #112]	; 0x70
   64564:	ldr	r0, [sp, #48]	; 0x30
   64568:	bl	1ee7c <fputs@plt+0xdd0c>
   6456c:	ldr	r1, [sp, #60]	; 0x3c
   64570:	ldr	r0, [sp, #48]	; 0x30
   64574:	bl	1f07c <fputs@plt+0xdf0c>
   64578:	mov	r1, sl
   6457c:	ldr	r0, [sp, #48]	; 0x30
   64580:	bl	1eff0 <fputs@plt+0xde80>
   64584:	ldr	r1, [sp, #36]	; 0x24
   64588:	ldr	r0, [sp, #48]	; 0x30
   6458c:	bl	1e354 <fputs@plt+0xd1e4>
   64590:	mov	r1, r8
   64594:	ldr	r0, [sp, #48]	; 0x30
   64598:	bl	1e0ec <fputs@plt+0xcf7c>
   6459c:	add	sp, sp, #212	; 0xd4
   645a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   645a4:	ldr	r3, [sp, #48]	; 0x30
   645a8:	ldr	r3, [r3, #24]
   645ac:	ands	r3, r3, #128	; 0x80
   645b0:	str	r3, [sp, #64]	; 0x40
   645b4:	beq	645d8 <fputs@plt+0x53468>
   645b8:	ldr	r3, [r4, #76]	; 0x4c
   645bc:	mov	r2, #0
   645c0:	add	r3, r3, #1
   645c4:	str	r3, [r4, #76]	; 0x4c
   645c8:	mov	r1, #22
   645cc:	mov	r0, fp
   645d0:	str	r3, [sp, #64]	; 0x40
   645d4:	bl	29404 <fputs@plt+0x18294>
   645d8:	ldr	r3, [sp, #84]	; 0x54
   645dc:	cmp	r3, #0
   645e0:	movne	r8, #0
   645e4:	bne	64648 <fputs@plt+0x534d8>
   645e8:	add	r3, sp, #148	; 0x94
   645ec:	str	r3, [sp, #12]
   645f0:	add	r3, sp, #144	; 0x90
   645f4:	str	r3, [sp, #8]
   645f8:	ldr	r3, [sp, #84]	; 0x54
   645fc:	mov	r2, #55	; 0x37
   64600:	str	r3, [sp, #4]
   64604:	mvn	r3, #0
   64608:	str	r3, [sp]
   6460c:	mov	r1, r9
   64610:	ldr	r3, [sp, #84]	; 0x54
   64614:	mov	r0, r4
   64618:	bl	33b14 <fputs@plt+0x229a4>
   6461c:	mov	r3, #0
   64620:	add	r2, r0, #1
   64624:	mov	r5, r0
   64628:	lsl	r2, r2, #2
   6462c:	ldr	r0, [sp, #48]	; 0x30
   64630:	bl	1f8dc <fputs@plt+0xe76c>
   64634:	subs	r8, r0, #0
   64638:	ldrne	r3, [sp, #40]	; 0x28
   6463c:	beq	64560 <fputs@plt+0x533f0>
   64640:	cmp	r3, r5
   64644:	blt	647e4 <fputs@plt+0x53674>
   64648:	ldr	r3, [sp, #76]	; 0x4c
   6464c:	cmp	r3, #0
   64650:	beq	647fc <fputs@plt+0x5368c>
   64654:	ldr	r2, [sp, #56]	; 0x38
   64658:	mov	r1, #108	; 0x6c
   6465c:	mov	r0, fp
   64660:	bl	293a0 <fputs@plt+0x18230>
   64664:	ldr	r3, [fp, #32]
   64668:	str	r0, [sp, #100]	; 0x64
   6466c:	str	r3, [sp, #116]	; 0x74
   64670:	ldr	r0, [fp, #24]
   64674:	bl	28e04 <fputs@plt+0x17c94>
   64678:	ldr	r3, [sp, #152]	; 0x98
   6467c:	tst	r3, #1
   64680:	str	r0, [sp, #120]	; 0x78
   64684:	beq	6475c <fputs@plt+0x535ec>
   64688:	ldrsh	r1, [r9, #34]	; 0x22
   6468c:	mov	r0, r4
   64690:	add	r1, r1, #1
   64694:	bl	174c8 <fputs@plt+0x6358>
   64698:	ldr	r3, [sp, #52]	; 0x34
   6469c:	cmp	r3, #0
   646a0:	mov	r5, r0
   646a4:	bge	6482c <fputs@plt+0x536bc>
   646a8:	mov	r3, r0
   646ac:	mvn	r2, #0
   646b0:	mov	r1, #22
   646b4:	mov	r0, fp
   646b8:	bl	29404 <fputs@plt+0x18294>
   646bc:	add	r3, r5, #1
   646c0:	str	r3, [sp, #80]	; 0x50
   646c4:	ldr	r3, [sp, #76]	; 0x4c
   646c8:	ldr	r6, [sp, #40]	; 0x28
   646cc:	eor	r3, r3, #1
   646d0:	and	r3, r3, #1
   646d4:	str	r6, [sp, #96]	; 0x60
   646d8:	str	r3, [sp, #140]	; 0x8c
   646dc:	ldrsh	r3, [r9, #34]	; 0x22
   646e0:	ldr	r2, [sp, #96]	; 0x60
   646e4:	cmp	r2, r3
   646e8:	blt	648c0 <fputs@plt+0x53750>
   646ec:	ldr	r3, [sp, #84]	; 0x54
   646f0:	cmp	r3, #0
   646f4:	bne	64708 <fputs@plt+0x53598>
   646f8:	add	r2, r5, #1
   646fc:	mov	r1, r9
   64700:	mov	r0, fp
   64704:	bl	290f4 <fputs@plt+0x17f84>
   64708:	ldr	r3, [sp, #120]	; 0x78
   6470c:	mov	r2, #108	; 0x6c
   64710:	str	r3, [sp, #16]
   64714:	ldr	r3, [sp, #248]	; 0xf8
   64718:	ldr	r1, [sp, #88]	; 0x58
   6471c:	str	r3, [sp, #12]
   64720:	ldrsh	r3, [r9, #34]	; 0x22
   64724:	mov	r0, r4
   64728:	str	r9, [sp, #4]
   6472c:	sub	r3, r5, r3
   64730:	sub	r3, r3, #1
   64734:	str	r3, [sp, #8]
   64738:	mov	r3, #1
   6473c:	str	r3, [sp]
   64740:	mov	r3, #0
   64744:	bl	6297c <fputs@plt+0x5180c>
   64748:	ldrsh	r2, [r9, #34]	; 0x22
   6474c:	mov	r1, r5
   64750:	mov	r0, r4
   64754:	add	r2, r2, #1
   64758:	bl	1e9d8 <fputs@plt+0xd868>
   6475c:	ldr	r3, [sp, #84]	; 0x54
   64760:	cmp	r3, #0
   64764:	bne	64bbc <fputs@plt+0x53a4c>
   64768:	ldrb	r3, [r9, #42]	; 0x2a
   6476c:	tst	r3, #16
   64770:	beq	65000 <fputs@plt+0x53e90>
   64774:	ldr	r3, [sp, #92]	; 0x5c
   64778:	ldr	r2, [sp, #84]	; 0x54
   6477c:	mov	r1, #25
   64780:	mov	r0, fp
   64784:	bl	29404 <fputs@plt+0x18294>
   64788:	ldr	r3, [sp, #52]	; 0x34
   6478c:	cmp	r3, #0
   64790:	blt	64d44 <fputs@plt+0x53bd4>
   64794:	ldr	r3, [sp, #76]	; 0x4c
   64798:	cmp	r3, #0
   6479c:	beq	64a18 <fputs@plt+0x538a8>
   647a0:	ldr	r3, [sp, #44]	; 0x2c
   647a4:	ldr	r2, [sp, #56]	; 0x38
   647a8:	str	r3, [sp]
   647ac:	mov	r1, #47	; 0x2f
   647b0:	ldr	r3, [sp, #52]	; 0x34
   647b4:	mov	r0, fp
   647b8:	bl	28f0c <fputs@plt+0x17d9c>
   647bc:	ldrb	r3, [r9, #42]	; 0x2a
   647c0:	tst	r3, #16
   647c4:	beq	64abc <fputs@plt+0x5394c>
   647c8:	ldr	r3, [fp, #32]
   647cc:	ldr	r2, [sp, #44]	; 0x2c
   647d0:	add	r3, r3, #2
   647d4:	mov	r1, #76	; 0x4c
   647d8:	mov	r0, fp
   647dc:	bl	29404 <fputs@plt+0x18294>
   647e0:	b	64af8 <fputs@plt+0x53988>
   647e4:	ldr	r2, [r4, #76]	; 0x4c
   647e8:	add	r2, r2, #1
   647ec:	str	r2, [r4, #76]	; 0x4c
   647f0:	str	r2, [r8, r3, lsl #2]
   647f4:	add	r3, r3, #1
   647f8:	b	64640 <fputs@plt+0x534d0>
   647fc:	cmp	sl, #0
   64800:	ldreq	r3, [sp, #40]	; 0x28
   64804:	streq	r3, [sp, #116]	; 0x74
   64808:	streq	r3, [sp, #100]	; 0x64
   6480c:	beq	64670 <fputs@plt+0x53500>
   64810:	ldr	r2, [sp, #160]	; 0xa0
   64814:	mov	r1, #18
   64818:	mov	r0, fp
   6481c:	bl	293a0 <fputs@plt+0x18230>
   64820:	str	r0, [sp, #100]	; 0x64
   64824:	mov	r3, r0
   64828:	b	6466c <fputs@plt+0x534fc>
   6482c:	ldr	r3, [sp, #76]	; 0x4c
   64830:	cmp	r3, #0
   64834:	beq	64898 <fputs@plt+0x53728>
   64838:	str	r0, [sp]
   6483c:	ldr	r3, [sp, #52]	; 0x34
   64840:	ldr	r2, [sp, #56]	; 0x38
   64844:	mov	r1, #47	; 0x2f
   64848:	mov	r0, fp
   6484c:	bl	28f0c <fputs@plt+0x17d9c>
   64850:	mov	r2, r5
   64854:	mov	r1, #77	; 0x4d
   64858:	mov	r0, fp
   6485c:	bl	293a0 <fputs@plt+0x18230>
   64860:	mov	r3, r5
   64864:	mvn	r2, #0
   64868:	mov	r1, #22
   6486c:	mov	r6, r0
   64870:	mov	r0, fp
   64874:	bl	29404 <fputs@plt+0x18294>
   64878:	mov	r1, r6
   6487c:	mov	r0, fp
   64880:	bl	1e06c <fputs@plt+0xcefc>
   64884:	mov	r2, r5
   64888:	mov	r1, #38	; 0x26
   6488c:	mov	r0, fp
   64890:	bl	293a0 <fputs@plt+0x18230>
   64894:	b	646bc <fputs@plt+0x5354c>
   64898:	ldr	r3, [sp, #60]	; 0x3c
   6489c:	ldr	r2, [sp, #52]	; 0x34
   648a0:	ldr	r1, [r3, #4]
   648a4:	mov	r3, #20
   648a8:	mul	r3, r3, r2
   648ac:	mov	r2, r0
   648b0:	mov	r0, r4
   648b4:	ldr	r1, [r1, r3]
   648b8:	bl	51ca8 <fputs@plt+0x40b38>
   648bc:	b	64850 <fputs@plt+0x536e0>
   648c0:	ldr	r3, [sp, #36]	; 0x24
   648c4:	cmp	r3, #0
   648c8:	ldrne	r2, [r3, #4]
   648cc:	ldrne	r6, [sp, #40]	; 0x28
   648d0:	bne	6496c <fputs@plt+0x537fc>
   648d4:	ldr	r3, [sp, #140]	; 0x8c
   648d8:	ldr	r2, [sp, #60]	; 0x3c
   648dc:	cmp	r2, #0
   648e0:	movne	r3, #0
   648e4:	andeq	r3, r3, #1
   648e8:	cmp	r3, #0
   648ec:	bne	64908 <fputs@plt+0x53798>
   648f0:	ldr	r3, [sp, #36]	; 0x24
   648f4:	cmp	r3, #0
   648f8:	beq	64978 <fputs@plt+0x53808>
   648fc:	ldr	r3, [r3, #4]
   64900:	cmp	r6, r3
   64904:	blt	64978 <fputs@plt+0x53808>
   64908:	ldr	r2, [sp, #96]	; 0x60
   6490c:	ldr	r3, [r9, #4]
   64910:	mov	r0, r4
   64914:	add	r3, r3, r2, lsl #4
   64918:	ldr	r2, [sp, #80]	; 0x50
   6491c:	ldr	r1, [r3, #4]
   64920:	bl	51ca8 <fputs@plt+0x40b38>
   64924:	ldr	r3, [sp, #36]	; 0x24
   64928:	cmp	r3, #0
   6492c:	ldr	r3, [sp, #96]	; 0x60
   64930:	addeq	r6, r6, #1
   64934:	add	r3, r3, #1
   64938:	str	r3, [sp, #96]	; 0x60
   6493c:	ldr	r3, [sp, #80]	; 0x50
   64940:	add	r3, r3, #1
   64944:	str	r3, [sp, #80]	; 0x50
   64948:	b	646dc <fputs@plt+0x5356c>
   6494c:	ldr	r3, [sp, #36]	; 0x24
   64950:	ldr	r1, [sp, #96]	; 0x60
   64954:	ldr	r3, [r3]
   64958:	add	r3, r3, r6, lsl #3
   6495c:	ldr	r3, [r3, #4]
   64960:	cmp	r1, r3
   64964:	beq	648d4 <fputs@plt+0x53764>
   64968:	add	r6, r6, #1
   6496c:	cmp	r6, r2
   64970:	blt	6494c <fputs@plt+0x537dc>
   64974:	b	648d4 <fputs@plt+0x53764>
   64978:	ldr	r3, [sp, #76]	; 0x4c
   6497c:	cmp	r3, #0
   64980:	beq	649a4 <fputs@plt+0x53834>
   64984:	ldr	r3, [sp, #80]	; 0x50
   64988:	ldr	r2, [sp, #56]	; 0x38
   6498c:	str	r3, [sp]
   64990:	mov	r1, #47	; 0x2f
   64994:	mov	r3, r6
   64998:	mov	r0, fp
   6499c:	bl	28f0c <fputs@plt+0x17d9c>
   649a0:	b	64924 <fputs@plt+0x537b4>
   649a4:	ldr	r3, [sp, #60]	; 0x3c
   649a8:	mov	r0, r4
   649ac:	ldr	r2, [r3, #4]
   649b0:	mov	r3, #20
   649b4:	mul	r3, r3, r6
   649b8:	ldr	r7, [r2, r3]
   649bc:	ldr	r3, [r4, #8]
   649c0:	ldr	r2, [sp, #80]	; 0x50
   649c4:	mov	r1, r7
   649c8:	str	r3, [sp, #136]	; 0x88
   649cc:	bl	51ca8 <fputs@plt+0x40b38>
   649d0:	ldr	r3, [r4, #76]	; 0x4c
   649d4:	ldr	r2, [sp, #80]	; 0x50
   649d8:	add	r3, r3, #1
   649dc:	str	r3, [r4, #76]	; 0x4c
   649e0:	mov	r1, #30
   649e4:	ldr	r0, [sp, #136]	; 0x88
   649e8:	str	r3, [sp, #124]	; 0x7c
   649ec:	bl	29404 <fputs@plt+0x18294>
   649f0:	ldrb	r3, [r7]
   649f4:	strb	r3, [r7, #38]	; 0x26
   649f8:	mvn	r3, #98	; 0x62
   649fc:	strb	r3, [r7]
   64a00:	ldr	r3, [sp, #124]	; 0x7c
   64a04:	str	r3, [r7, #28]
   64a08:	ldr	r3, [r7, #4]
   64a0c:	bic	r3, r3, #4096	; 0x1000
   64a10:	str	r3, [r7, #4]
   64a14:	b	64924 <fputs@plt+0x537b4>
   64a18:	cmp	sl, #0
   64a1c:	beq	64a40 <fputs@plt+0x538d0>
   64a20:	ldr	r1, [sp, #104]	; 0x68
   64a24:	ldr	r2, [sp, #52]	; 0x34
   64a28:	ldr	r3, [sp, #44]	; 0x2c
   64a2c:	add	r2, r2, r1
   64a30:	mov	r0, fp
   64a34:	mov	r1, #30
   64a38:	bl	29404 <fputs@plt+0x18294>
   64a3c:	b	647bc <fputs@plt+0x5364c>
   64a40:	ldr	r3, [sp, #60]	; 0x3c
   64a44:	ldr	r2, [sp, #52]	; 0x34
   64a48:	mov	r0, r4
   64a4c:	ldr	r1, [r3, #4]
   64a50:	mov	r3, #20
   64a54:	mul	r3, r3, r2
   64a58:	ldr	r2, [sp, #44]	; 0x2c
   64a5c:	ldr	r1, [r1, r3]
   64a60:	bl	51ca8 <fputs@plt+0x40b38>
   64a64:	mvn	r1, #0
   64a68:	mov	r0, fp
   64a6c:	bl	16e74 <fputs@plt+0x5d04>
   64a70:	cmp	r0, #0
   64a74:	beq	647bc <fputs@plt+0x5364c>
   64a78:	ldrb	r3, [r0]
   64a7c:	cmp	r3, #25
   64a80:	bne	647bc <fputs@plt+0x5364c>
   64a84:	ldrb	r3, [r9, #42]	; 0x2a
   64a88:	tst	r3, #16
   64a8c:	bne	647bc <fputs@plt+0x5364c>
   64a90:	mov	r3, #74	; 0x4a
   64a94:	strb	r3, [r0]
   64a98:	ldr	r3, [sp, #144]	; 0x90
   64a9c:	str	r3, [r0, #4]
   64aa0:	ldr	r3, [sp, #44]	; 0x2c
   64aa4:	str	r3, [r0, #8]
   64aa8:	ldr	r3, [sp, #108]	; 0x6c
   64aac:	str	r3, [r0, #12]
   64ab0:	mov	r3, #1
   64ab4:	str	r3, [sp, #68]	; 0x44
   64ab8:	b	64b08 <fputs@plt+0x53998>
   64abc:	ldr	r2, [sp, #44]	; 0x2c
   64ac0:	mov	r1, #77	; 0x4d
   64ac4:	mov	r0, fp
   64ac8:	bl	293a0 <fputs@plt+0x18230>
   64acc:	ldr	r3, [sp, #108]	; 0x6c
   64ad0:	mov	r1, #74	; 0x4a
   64ad4:	str	r3, [sp]
   64ad8:	ldr	r2, [sp, #144]	; 0x90
   64adc:	ldr	r3, [sp, #44]	; 0x2c
   64ae0:	mov	r5, r0
   64ae4:	mov	r0, fp
   64ae8:	bl	28f0c <fputs@plt+0x17d9c>
   64aec:	mov	r1, r5
   64af0:	mov	r0, fp
   64af4:	bl	1e06c <fputs@plt+0xcefc>
   64af8:	ldr	r2, [sp, #44]	; 0x2c
   64afc:	mov	r1, #38	; 0x26
   64b00:	mov	r0, fp
   64b04:	bl	293a0 <fputs@plt+0x18230>
   64b08:	ldr	r3, [sp, #108]	; 0x6c
   64b0c:	cmp	r3, #0
   64b10:	ble	64b28 <fputs@plt+0x539b8>
   64b14:	ldr	r3, [sp, #44]	; 0x2c
   64b18:	ldr	r2, [sp, #108]	; 0x6c
   64b1c:	mov	r1, #137	; 0x89
   64b20:	ldr	r0, [r4, #8]
   64b24:	bl	29404 <fputs@plt+0x18294>
   64b28:	ldr	r6, [sp, #40]	; 0x28
   64b2c:	ldr	r3, [sp, #44]	; 0x2c
   64b30:	mov	r5, r6
   64b34:	add	r3, r3, #1
   64b38:	str	r3, [sp, #80]	; 0x50
   64b3c:	ldrsh	r3, [r9, #34]	; 0x22
   64b40:	cmp	r5, r3
   64b44:	blt	64d68 <fputs@plt+0x53bf8>
   64b48:	ldrb	r5, [r9, #42]	; 0x2a
   64b4c:	ands	r5, r5, #16
   64b50:	beq	64ee4 <fputs@plt+0x53d74>
   64b54:	ldr	r1, [r9, #56]	; 0x38
   64b58:	ldr	r0, [sp, #48]	; 0x30
   64b5c:	bl	1cba8 <fputs@plt+0xba38>
   64b60:	mov	r1, r9
   64b64:	mov	r5, r0
   64b68:	mov	r0, r4
   64b6c:	bl	3af10 <fputs@plt+0x29da0>
   64b70:	ldrsh	r3, [r9, #34]	; 0x22
   64b74:	mvn	r2, #9
   64b78:	str	r2, [sp, #8]
   64b7c:	ldr	r2, [sp, #92]	; 0x5c
   64b80:	add	r3, r3, #2
   64b84:	str	r2, [sp]
   64b88:	mov	r1, #12
   64b8c:	mov	r2, #1
   64b90:	str	r5, [sp, #4]
   64b94:	mov	r0, fp
   64b98:	bl	2902c <fputs@plt+0x17ebc>
   64b9c:	ldr	r1, [sp, #248]	; 0xf8
   64ba0:	mov	r0, fp
   64ba4:	cmp	r1, #10
   64ba8:	moveq	r1, #2
   64bac:	uxtb	r1, r1
   64bb0:	bl	1bd68 <fputs@plt+0xabf8>
   64bb4:	mov	r0, r4
   64bb8:	bl	17afc <fputs@plt+0x698c>
   64bbc:	ldr	r3, [sp, #48]	; 0x30
   64bc0:	ldr	r3, [r3, #24]
   64bc4:	tst	r3, #128	; 0x80
   64bc8:	beq	64be0 <fputs@plt+0x53a70>
   64bcc:	mov	r3, #1
   64bd0:	ldr	r2, [sp, #64]	; 0x40
   64bd4:	mov	r1, #37	; 0x25
   64bd8:	mov	r0, fp
   64bdc:	bl	29404 <fputs@plt+0x18294>
   64be0:	ldr	r3, [sp, #88]	; 0x58
   64be4:	cmp	r3, #0
   64be8:	beq	64c30 <fputs@plt+0x53ac0>
   64bec:	ldr	r3, [sp, #120]	; 0x78
   64bf0:	ldr	r1, [sp, #88]	; 0x58
   64bf4:	str	r3, [sp, #16]
   64bf8:	ldr	r3, [sp, #248]	; 0xf8
   64bfc:	mov	r0, r4
   64c00:	str	r3, [sp, #12]
   64c04:	ldr	r3, [sp, #44]	; 0x2c
   64c08:	ldrsh	r2, [r9, #34]	; 0x22
   64c0c:	sub	r3, r3, #1
   64c10:	str	r9, [sp, #4]
   64c14:	sub	r3, r3, r2
   64c18:	str	r3, [sp, #8]
   64c1c:	mov	r3, #2
   64c20:	str	r3, [sp]
   64c24:	mov	r2, #108	; 0x6c
   64c28:	mov	r3, #0
   64c2c:	bl	6297c <fputs@plt+0x5180c>
   64c30:	ldr	r1, [sp, #120]	; 0x78
   64c34:	mov	r0, fp
   64c38:	bl	16e4c <fputs@plt+0x5cdc>
   64c3c:	ldr	r3, [sp, #76]	; 0x4c
   64c40:	cmp	r3, #0
   64c44:	beq	64f94 <fputs@plt+0x53e24>
   64c48:	ldr	r2, [sp, #56]	; 0x38
   64c4c:	ldr	r3, [sp, #116]	; 0x74
   64c50:	mov	r1, #7
   64c54:	mov	r0, fp
   64c58:	bl	29404 <fputs@plt+0x18294>
   64c5c:	ldr	r1, [sp, #100]	; 0x64
   64c60:	mov	r0, fp
   64c64:	bl	1e06c <fputs@plt+0xcefc>
   64c68:	ldr	r2, [sp, #56]	; 0x38
   64c6c:	mov	r1, #61	; 0x3d
   64c70:	mov	r0, fp
   64c74:	bl	293a0 <fputs@plt+0x18230>
   64c78:	ldrb	r5, [r9, #42]	; 0x2a
   64c7c:	ldr	r3, [sp, #84]	; 0x54
   64c80:	and	r5, r5, #16
   64c84:	cmp	r3, #0
   64c88:	orrne	r5, r5, #1
   64c8c:	cmp	r5, #0
   64c90:	bne	64cc0 <fputs@plt+0x53b50>
   64c94:	ldr	r2, [sp, #144]	; 0x90
   64c98:	ldr	r3, [sp, #148]	; 0x94
   64c9c:	cmp	r2, r3
   64ca0:	bge	64cb0 <fputs@plt+0x53b40>
   64ca4:	mov	r1, #61	; 0x3d
   64ca8:	mov	r0, fp
   64cac:	bl	293a0 <fputs@plt+0x18230>
   64cb0:	ldr	r6, [r9, #8]
   64cb4:	mov	r7, #61	; 0x3d
   64cb8:	cmp	r6, #0
   64cbc:	bne	64fb8 <fputs@plt+0x53e48>
   64cc0:	ldrb	r3, [r4, #18]
   64cc4:	cmp	r3, #0
   64cc8:	bne	64ce0 <fputs@plt+0x53b70>
   64ccc:	ldr	r3, [r4, #420]	; 0x1a4
   64cd0:	cmp	r3, #0
   64cd4:	bne	64ce0 <fputs@plt+0x53b70>
   64cd8:	mov	r0, r4
   64cdc:	bl	11a5c <fputs@plt+0x8ec>
   64ce0:	ldr	r3, [sp, #48]	; 0x30
   64ce4:	ldr	r3, [r3, #24]
   64ce8:	tst	r3, #128	; 0x80
   64cec:	beq	64560 <fputs@plt+0x533f0>
   64cf0:	ldrb	r3, [r4, #18]
   64cf4:	cmp	r3, #0
   64cf8:	bne	64560 <fputs@plt+0x533f0>
   64cfc:	ldr	r4, [r4, #420]	; 0x1a4
   64d00:	cmp	r4, #0
   64d04:	bne	64560 <fputs@plt+0x533f0>
   64d08:	ldr	r2, [sp, #64]	; 0x40
   64d0c:	mov	r3, #1
   64d10:	mov	r1, #33	; 0x21
   64d14:	mov	r0, fp
   64d18:	bl	29404 <fputs@plt+0x18294>
   64d1c:	mov	r0, fp
   64d20:	mov	r1, #1
   64d24:	bl	24844 <fputs@plt+0x136d4>
   64d28:	str	r4, [sp]
   64d2c:	ldr	r3, [pc, #712]	; 64ffc <fputs@plt+0x53e8c>
   64d30:	mov	r2, r4
   64d34:	mov	r1, r4
   64d38:	mov	r0, fp
   64d3c:	bl	28474 <fputs@plt+0x17304>
   64d40:	b	64560 <fputs@plt+0x533f0>
   64d44:	ldrb	r3, [r9, #42]	; 0x2a
   64d48:	tst	r3, #16
   64d4c:	beq	6500c <fputs@plt+0x53e9c>
   64d50:	ldr	r3, [sp, #44]	; 0x2c
   64d54:	mov	r2, #0
   64d58:	mov	r1, #25
   64d5c:	mov	r0, fp
   64d60:	bl	29404 <fputs@plt+0x18294>
   64d64:	b	64b08 <fputs@plt+0x53998>
   64d68:	ldr	r3, [sp, #80]	; 0x50
   64d6c:	add	r7, r3, r5
   64d70:	ldrsh	r3, [r9, #32]
   64d74:	cmp	r5, r3
   64d78:	bne	64d94 <fputs@plt+0x53c24>
   64d7c:	mov	r2, r7
   64d80:	mov	r1, #26
   64d84:	mov	r0, fp
   64d88:	bl	293a0 <fputs@plt+0x18230>
   64d8c:	add	r5, r5, #1
   64d90:	b	64b3c <fputs@plt+0x539cc>
   64d94:	ldr	r3, [sp, #36]	; 0x24
   64d98:	cmp	r3, #0
   64d9c:	ldrne	r1, [r3, #4]
   64da0:	ldrne	r2, [sp, #40]	; 0x28
   64da4:	bne	64e50 <fputs@plt+0x53ce0>
   64da8:	ldr	r3, [r9, #4]
   64dac:	add	r3, r3, r5, lsl #4
   64db0:	ldrb	r3, [r3, #15]
   64db4:	tst	r3, #2
   64db8:	addne	r6, r6, #1
   64dbc:	mvnne	r2, #0
   64dc0:	subeq	r2, r5, r6
   64dc4:	ldr	r3, [sp, #72]	; 0x48
   64dc8:	clz	r3, r3
   64dcc:	lsr	r3, r3, #5
   64dd0:	orrs	r3, r3, r2, lsr #31
   64dd4:	bne	64df0 <fputs@plt+0x53c80>
   64dd8:	ldr	r3, [sp, #36]	; 0x24
   64ddc:	cmp	r3, #0
   64de0:	beq	64e6c <fputs@plt+0x53cfc>
   64de4:	ldr	r3, [r3, #4]
   64de8:	cmp	r2, r3
   64dec:	blt	64e6c <fputs@plt+0x53cfc>
   64df0:	ldr	r3, [r9, #4]
   64df4:	add	r3, r3, r5, lsl #4
   64df8:	ldr	r1, [r3, #4]
   64dfc:	ldrb	r3, [r4, #23]
   64e00:	cmp	r3, #0
   64e04:	beq	64e5c <fputs@plt+0x53cec>
   64e08:	mov	r0, r1
   64e0c:	str	r1, [sp, #96]	; 0x60
   64e10:	bl	1c200 <fputs@plt+0xb090>
   64e14:	ldr	r1, [sp, #96]	; 0x60
   64e18:	cmp	r0, #0
   64e1c:	beq	64e5c <fputs@plt+0x53cec>
   64e20:	mov	r3, #0
   64e24:	mov	r2, r7
   64e28:	mov	r0, r4
   64e2c:	bl	2a60c <fputs@plt+0x1949c>
   64e30:	b	64d8c <fputs@plt+0x53c1c>
   64e34:	ldr	r3, [sp, #36]	; 0x24
   64e38:	ldr	r3, [r3]
   64e3c:	add	r3, r3, r2, lsl #3
   64e40:	ldr	r3, [r3, #4]
   64e44:	cmp	r5, r3
   64e48:	beq	64dc4 <fputs@plt+0x53c54>
   64e4c:	add	r2, r2, #1
   64e50:	cmp	r2, r1
   64e54:	blt	64e34 <fputs@plt+0x53cc4>
   64e58:	b	64dc4 <fputs@plt+0x53c54>
   64e5c:	mov	r2, r7
   64e60:	mov	r0, r4
   64e64:	bl	51ca8 <fputs@plt+0x40b38>
   64e68:	b	64d8c <fputs@plt+0x53c1c>
   64e6c:	ldr	r3, [sp, #76]	; 0x4c
   64e70:	cmp	r3, #0
   64e74:	beq	64e94 <fputs@plt+0x53d24>
   64e78:	mov	r3, r2
   64e7c:	str	r7, [sp]
   64e80:	ldr	r2, [sp, #56]	; 0x38
   64e84:	mov	r1, #47	; 0x2f
   64e88:	mov	r0, fp
   64e8c:	bl	28f0c <fputs@plt+0x17d9c>
   64e90:	b	64d8c <fputs@plt+0x53c1c>
   64e94:	cmp	sl, #0
   64e98:	beq	64ec8 <fputs@plt+0x53d58>
   64e9c:	ldr	r3, [sp, #104]	; 0x68
   64ea0:	ldr	r1, [sp, #132]	; 0x84
   64ea4:	cmp	r3, r1
   64ea8:	beq	64d8c <fputs@plt+0x53c1c>
   64eac:	ldr	r1, [sp, #104]	; 0x68
   64eb0:	mov	r3, r7
   64eb4:	add	r2, r2, r1
   64eb8:	mov	r0, fp
   64ebc:	mov	r1, #31
   64ec0:	bl	29404 <fputs@plt+0x18294>
   64ec4:	b	64d8c <fputs@plt+0x53c1c>
   64ec8:	ldr	r3, [sp, #60]	; 0x3c
   64ecc:	ldr	r1, [r3, #4]
   64ed0:	mov	r3, #20
   64ed4:	mul	r3, r3, r2
   64ed8:	mov	r2, r7
   64edc:	ldr	r1, [r1, r3]
   64ee0:	b	64e60 <fputs@plt+0x53cf0>
   64ee4:	add	r3, sp, #176	; 0xb0
   64ee8:	str	r3, [sp, #24]
   64eec:	ldr	r3, [sp, #120]	; 0x78
   64ef0:	mov	r2, r8
   64ef4:	str	r3, [sp, #20]
   64ef8:	ldrb	r3, [sp, #248]	; 0xf8
   64efc:	mov	r1, r9
   64f00:	mov	r0, r4
   64f04:	str	r3, [sp, #16]
   64f08:	ldr	r3, [sp, #52]	; 0x34
   64f0c:	str	r5, [sp, #28]
   64f10:	mvn	r3, r3
   64f14:	str	r5, [sp, #8]
   64f18:	lsr	r3, r3, #31
   64f1c:	str	r3, [sp, #12]
   64f20:	ldr	r3, [sp, #92]	; 0x5c
   64f24:	str	r3, [sp, #4]
   64f28:	ldr	r3, [sp, #148]	; 0x94
   64f2c:	str	r3, [sp]
   64f30:	ldr	r3, [sp, #144]	; 0x90
   64f34:	bl	121f8 <fputs@plt+0x1088>
   64f38:	ldr	r3, [sp, #92]	; 0x5c
   64f3c:	mov	r2, r5
   64f40:	mov	r1, r9
   64f44:	mov	r0, r4
   64f48:	str	r5, [sp, #4]
   64f4c:	str	r5, [sp]
   64f50:	bl	60358 <fputs@plt+0x4f1e8>
   64f54:	ldr	r3, [sp, #176]	; 0xb0
   64f58:	clz	r3, r3
   64f5c:	lsr	r3, r3, #5
   64f60:	str	r3, [sp, #16]
   64f64:	ldr	r3, [sp, #68]	; 0x44
   64f68:	str	r5, [sp, #8]
   64f6c:	str	r3, [sp, #12]
   64f70:	ldr	r3, [sp, #92]	; 0x5c
   64f74:	str	r8, [sp, #4]
   64f78:	str	r3, [sp]
   64f7c:	ldr	r2, [sp, #144]	; 0x90
   64f80:	ldr	r3, [sp, #148]	; 0x94
   64f84:	mov	r1, r9
   64f88:	mov	r0, r4
   64f8c:	bl	11574 <fputs@plt+0x404>
   64f90:	b	64bbc <fputs@plt+0x53a4c>
   64f94:	cmp	sl, #0
   64f98:	beq	64c78 <fputs@plt+0x53b08>
   64f9c:	ldr	r1, [sp, #116]	; 0x74
   64fa0:	mov	r0, fp
   64fa4:	bl	2956c <fputs@plt+0x183fc>
   64fa8:	ldr	r1, [sp, #100]	; 0x64
   64fac:	mov	r0, fp
   64fb0:	bl	1e06c <fputs@plt+0xcefc>
   64fb4:	b	64c78 <fputs@plt+0x53b08>
   64fb8:	ldr	r2, [sp, #148]	; 0x94
   64fbc:	mov	r1, r7
   64fc0:	add	r2, r5, r2
   64fc4:	mov	r0, fp
   64fc8:	bl	293a0 <fputs@plt+0x18230>
   64fcc:	add	r5, r5, #1
   64fd0:	ldr	r6, [r6, #20]
   64fd4:	b	64cb8 <fputs@plt+0x53b48>
   64fd8:	mov	r8, r0
   64fdc:	str	r8, [sp, #60]	; 0x3c
   64fe0:	b	64560 <fputs@plt+0x533f0>
   64fe4:	ldr	r5, [r5, #20]
   64fe8:	b	63b48 <fputs@plt+0x529d8>
   64fec:	andeq	r4, r7, r3, lsr #29
   64ff0:	andeq	r9, r7, r6, lsr #25
   64ff4:	andeq	r9, r7, r6, asr #25
   64ff8:	andeq	r9, r7, r8, ror #21
   64ffc:	strdeq	r9, [r7], -sl
   65000:	ldr	r3, [sp, #52]	; 0x34
   65004:	cmp	r3, #0
   65008:	bge	64794 <fputs@plt+0x53624>
   6500c:	ldr	r3, [sp, #128]	; 0x80
   65010:	cmp	r3, #0
   65014:	bne	64d50 <fputs@plt+0x53be0>
   65018:	ldr	r3, [sp, #108]	; 0x6c
   6501c:	ldr	r2, [sp, #144]	; 0x90
   65020:	str	r3, [sp]
   65024:	mov	r1, #74	; 0x4a
   65028:	ldr	r3, [sp, #44]	; 0x2c
   6502c:	mov	r0, fp
   65030:	bl	28f0c <fputs@plt+0x17d9c>
   65034:	b	64ab0 <fputs@plt+0x53940>
   65038:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6503c:	sub	sp, sp, #44	; 0x2c
   65040:	mov	r5, #0
   65044:	str	r3, [sp, #24]
   65048:	ldr	r3, [sp, #92]	; 0x5c
   6504c:	str	r2, [sp, #12]
   65050:	mov	r2, #28
   65054:	str	r5, [r3]
   65058:	mov	r3, #0
   6505c:	mov	r4, r0
   65060:	str	r1, [sp, #28]
   65064:	str	r5, [sp, #36]	; 0x24
   65068:	bl	205a0 <fputs@plt+0xf430>
   6506c:	subs	r7, r0, #0
   65070:	bne	650a0 <fputs@plt+0x53f30>
   65074:	mov	r6, #0
   65078:	ldrb	r5, [r4, #69]	; 0x45
   6507c:	cmp	r5, #0
   65080:	ldreq	r3, [sp, #92]	; 0x5c
   65084:	streq	r7, [r3]
   65088:	beq	65438 <fputs@plt+0x542c8>
   6508c:	cmp	r7, #0
   65090:	moveq	r5, r7
   65094:	beq	6542c <fputs@plt+0x542bc>
   65098:	mov	r5, #0
   6509c:	b	6541c <fputs@plt+0x542ac>
   650a0:	mov	r2, #544	; 0x220
   650a4:	mov	r3, #0
   650a8:	mov	r0, r4
   650ac:	bl	204f8 <fputs@plt+0xf388>
   650b0:	subs	r6, r0, #0
   650b4:	beq	65074 <fputs@plt+0x53f04>
   650b8:	ldr	r3, [sp, #88]	; 0x58
   650bc:	str	r5, [sp, #16]
   650c0:	adds	r3, r3, #0
   650c4:	movne	r3, #1
   650c8:	str	r3, [sp, #20]
   650cc:	mov	r2, #544	; 0x220
   650d0:	mov	r1, #0
   650d4:	mov	r0, r6
   650d8:	bl	10f48 <memset@plt>
   650dc:	ldr	r1, [sp, #36]	; 0x24
   650e0:	mov	r0, r4
   650e4:	str	r4, [r6]
   650e8:	bl	1e0ec <fputs@plt+0xcf7c>
   650ec:	mov	r8, #0
   650f0:	mov	r0, r4
   650f4:	str	r8, [sp, #36]	; 0x24
   650f8:	bl	1676c <fputs@plt+0x55fc>
   650fc:	mov	r1, r8
   65100:	ldr	r3, [sp, #28]
   65104:	ldr	r2, [sp, #12]
   65108:	mov	r0, r6
   6510c:	bl	5f324 <fputs@plt+0x4e1b4>
   65110:	subs	r8, r0, #0
   65114:	beq	65134 <fputs@plt+0x53fc4>
   65118:	ldrb	r3, [r8, #42]	; 0x2a
   6511c:	tst	r3, #16
   65120:	beq	65488 <fputs@plt+0x54318>
   65124:	ldr	r2, [sp, #12]
   65128:	ldr	r1, [pc, #888]	; 654a8 <fputs@plt+0x54338>
   6512c:	mov	r0, r6
   65130:	bl	319cc <fputs@plt+0x2085c>
   65134:	ldr	r3, [r6, #4]
   65138:	cmp	r3, #0
   6513c:	beq	6515c <fputs@plt+0x53fec>
   65140:	ldr	r1, [sp, #36]	; 0x24
   65144:	mov	r0, r4
   65148:	bl	1e0ec <fputs@plt+0xcf7c>
   6514c:	ldr	r3, [r6, #4]
   65150:	str	r3, [sp, #36]	; 0x24
   65154:	mov	r3, #0
   65158:	str	r3, [r6, #4]
   6515c:	mov	r5, #1
   65160:	b	6541c <fputs@plt+0x542ac>
   65164:	ldr	r2, [sp, #12]
   65168:	ldr	r1, [pc, #828]	; 654ac <fputs@plt+0x5433c>
   6516c:	b	6512c <fputs@plt+0x53fbc>
   65170:	ldr	r2, [sp, #12]
   65174:	ldr	r1, [pc, #820]	; 654b0 <fputs@plt+0x54340>
   65178:	b	6512c <fputs@plt+0x53fbc>
   6517c:	ldr	r3, [r8, #4]
   65180:	ldr	r1, [sp, #24]
   65184:	ldr	r0, [r3, fp, lsl #4]
   65188:	bl	14c44 <fputs@plt+0x3ad4>
   6518c:	cmp	r0, #0
   65190:	beq	651c8 <fputs@plt+0x54058>
   65194:	add	fp, fp, #1
   65198:	cmp	fp, r9
   6519c:	blt	6517c <fputs@plt+0x5400c>
   651a0:	bne	651c8 <fputs@plt+0x54058>
   651a4:	ldr	r1, [sp, #36]	; 0x24
   651a8:	mov	r0, r4
   651ac:	bl	1e0ec <fputs@plt+0xcf7c>
   651b0:	ldr	r2, [sp, #24]
   651b4:	ldr	r1, [pc, #760]	; 654b4 <fputs@plt+0x54344>
   651b8:	mov	r0, r4
   651bc:	bl	38c54 <fputs@plt+0x27ae4>
   651c0:	str	r0, [sp, #36]	; 0x24
   651c4:	b	6515c <fputs@plt+0x53fec>
   651c8:	ldr	r3, [sp, #88]	; 0x58
   651cc:	cmp	r3, #0
   651d0:	beq	65290 <fputs@plt+0x54120>
   651d4:	ldr	r9, [r4, #24]
   651d8:	ands	r9, r9, #524288	; 0x80000
   651dc:	beq	65228 <fputs@plt+0x540b8>
   651e0:	ldr	r3, [r8, #16]
   651e4:	ldr	ip, [pc, #716]	; 654b8 <fputs@plt+0x54348>
   651e8:	mov	r9, #0
   651ec:	cmp	r3, #0
   651f0:	beq	65228 <fputs@plt+0x540b8>
   651f4:	ldr	r0, [r3, #20]
   651f8:	mov	r1, r3
   651fc:	mov	r2, #0
   65200:	b	65218 <fputs@plt+0x540a8>
   65204:	ldr	lr, [r1, #36]	; 0x24
   65208:	add	r2, r2, #1
   6520c:	cmp	fp, lr
   65210:	moveq	r9, ip
   65214:	add	r1, r1, #8
   65218:	cmp	r2, r0
   6521c:	blt	65204 <fputs@plt+0x54094>
   65220:	ldr	r3, [r3, #4]
   65224:	b	651ec <fputs@plt+0x5407c>
   65228:	ldr	r3, [r8, #8]
   6522c:	cmp	r3, #0
   65230:	beq	65270 <fputs@plt+0x54100>
   65234:	ldrh	r0, [r3, #50]	; 0x32
   65238:	mov	r2, #0
   6523c:	b	65260 <fputs@plt+0x540f0>
   65240:	ldr	ip, [r3, #4]
   65244:	lsl	r1, r2, #1
   65248:	add	r2, r2, #1
   6524c:	ldrsh	r1, [ip, r1]
   65250:	cmn	r1, #2
   65254:	cmpne	r1, fp
   65258:	ldr	r1, [pc, #604]	; 654bc <fputs@plt+0x5434c>
   6525c:	moveq	r9, r1
   65260:	cmp	r2, r0
   65264:	blt	65240 <fputs@plt+0x540d0>
   65268:	ldr	r3, [r3, #20]
   6526c:	b	6522c <fputs@plt+0x540bc>
   65270:	cmp	r9, #0
   65274:	beq	65290 <fputs@plt+0x54120>
   65278:	ldr	r1, [sp, #36]	; 0x24
   6527c:	mov	r0, r4
   65280:	bl	1e0ec <fputs@plt+0xcf7c>
   65284:	mov	r2, r9
   65288:	ldr	r1, [pc, #560]	; 654c0 <fputs@plt+0x54350>
   6528c:	b	651b8 <fputs@plt+0x54048>
   65290:	mov	r0, r6
   65294:	bl	205f0 <fputs@plt+0xf480>
   65298:	cmp	r0, #0
   6529c:	mov	sl, r0
   652a0:	str	r0, [r7, #20]
   652a4:	beq	653a4 <fputs@plt+0x54234>
   652a8:	ldr	r9, [r8, #64]	; 0x40
   652ac:	mov	r0, r4
   652b0:	mov	r1, r9
   652b4:	bl	18040 <fputs@plt+0x6ed0>
   652b8:	ldr	r3, [r9, #4]
   652bc:	mov	r1, #2
   652c0:	str	r3, [sp, #4]
   652c4:	ldr	r3, [r9]
   652c8:	str	r3, [sp]
   652cc:	ldr	r3, [sp, #20]
   652d0:	mov	r2, r0
   652d4:	str	r0, [sp, #8]
   652d8:	mov	r0, sl
   652dc:	bl	28ff4 <fputs@plt+0x17e84>
   652e0:	mov	r1, #1
   652e4:	mov	r0, sl
   652e8:	bl	1bd68 <fputs@plt+0xabf8>
   652ec:	ldr	r2, [pc, #464]	; 654c4 <fputs@plt+0x54354>
   652f0:	mov	r1, #9
   652f4:	mov	r0, sl
   652f8:	bl	29ddc <fputs@plt+0x18c6c>
   652fc:	ldr	r1, [sp, #8]
   65300:	mov	r9, r0
   65304:	mov	r0, sl
   65308:	bl	16ea4 <fputs@plt+0x5d34>
   6530c:	ldrb	r3, [r4, #69]	; 0x45
   65310:	cmp	r3, #0
   65314:	bne	65340 <fputs@plt+0x541d0>
   65318:	ldr	r2, [sp, #8]
   6531c:	mov	r1, #1
   65320:	str	r2, [r9, #4]
   65324:	ldr	r2, [r8, #28]
   65328:	mov	r0, sl
   6532c:	str	r2, [r9, #8]
   65330:	ldr	r2, [sp, #20]
   65334:	str	r2, [r9, #12]
   65338:	ldr	r2, [r8]
   6533c:	bl	25510 <fputs@plt+0x143a0>
   65340:	ldrb	r3, [r4, #69]	; 0x45
   65344:	cmp	r3, #0
   65348:	bne	653a4 <fputs@plt+0x54234>
   6534c:	ldr	r3, [sp, #88]	; 0x58
   65350:	mov	r1, r6
   65354:	cmp	r3, #0
   65358:	movne	r3, #55	; 0x37
   6535c:	strbne	r3, [r9, #20]
   65360:	ldr	r3, [r8, #28]
   65364:	mov	r0, sl
   65368:	str	r3, [r9, #28]
   6536c:	ldr	r3, [sp, #8]
   65370:	str	r3, [r9, #32]
   65374:	mvn	r3, #13
   65378:	strb	r3, [r9, #21]
   6537c:	ldrsh	r3, [r8, #34]	; 0x22
   65380:	add	r2, r3, #1
   65384:	str	r2, [r9, #36]	; 0x24
   65388:	add	r2, r6, #444	; 0x1bc
   6538c:	str	r3, [r9, #88]	; 0x58
   65390:	mov	r3, #1
   65394:	strh	r3, [r2]
   65398:	str	r3, [r6, #76]	; 0x4c
   6539c:	str	r3, [r6, #72]	; 0x48
   653a0:	bl	20920 <fputs@plt+0xf7b0>
   653a4:	ldr	r3, [sp, #20]
   653a8:	str	fp, [r7, #12]
   653ac:	str	r3, [r7]
   653b0:	str	r4, [r7, #24]
   653b4:	ldrb	r3, [r4, #69]	; 0x45
   653b8:	cmp	r3, #0
   653bc:	bne	65414 <fputs@plt+0x542a4>
   653c0:	ldrd	r2, [sp, #80]	; 0x50
   653c4:	mov	r1, #1
   653c8:	ldr	r0, [r7, #20]
   653cc:	bl	3137c <fputs@plt+0x2020c>
   653d0:	add	r3, sp, #36	; 0x24
   653d4:	str	r3, [sp]
   653d8:	mov	r0, r7
   653dc:	ldrd	r2, [sp, #80]	; 0x50
   653e0:	bl	5e444 <fputs@plt+0x4d2d4>
   653e4:	ldr	r3, [sp, #16]
   653e8:	add	r3, r3, #1
   653ec:	mov	r2, r3
   653f0:	cmp	r2, #50	; 0x32
   653f4:	str	r3, [sp, #16]
   653f8:	sub	r3, r0, #17
   653fc:	clz	r3, r3
   65400:	lsr	r3, r3, #5
   65404:	moveq	r3, #0
   65408:	cmp	r3, #0
   6540c:	mov	r5, r0
   65410:	bne	650cc <fputs@plt+0x53f5c>
   65414:	cmp	r5, #0
   65418:	beq	65078 <fputs@plt+0x53f08>
   6541c:	ldr	r0, [r7, #20]
   65420:	cmp	r0, #0
   65424:	beq	6542c <fputs@plt+0x542bc>
   65428:	bl	4853c <fputs@plt+0x373cc>
   6542c:	mov	r1, r7
   65430:	mov	r0, r4
   65434:	bl	1e0ec <fputs@plt+0xcf7c>
   65438:	ldr	r3, [sp, #36]	; 0x24
   6543c:	ldr	r2, [pc, #132]	; 654c8 <fputs@plt+0x54358>
   65440:	cmp	r3, #0
   65444:	moveq	r2, #0
   65448:	mov	r1, r5
   6544c:	mov	r0, r4
   65450:	bl	3159c <fputs@plt+0x2042c>
   65454:	ldr	r1, [sp, #36]	; 0x24
   65458:	mov	r0, r4
   6545c:	bl	1e0ec <fputs@plt+0xcf7c>
   65460:	mov	r0, r6
   65464:	bl	1f0ec <fputs@plt+0xdf7c>
   65468:	mov	r1, r6
   6546c:	mov	r0, r4
   65470:	bl	1e0ec <fputs@plt+0xcf7c>
   65474:	mov	r1, r5
   65478:	mov	r0, r4
   6547c:	bl	24a78 <fputs@plt+0x13908>
   65480:	add	sp, sp, #44	; 0x2c
   65484:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65488:	tst	r3, #32
   6548c:	bne	65164 <fputs@plt+0x53ff4>
   65490:	ldr	r3, [r8, #12]
   65494:	cmp	r3, #0
   65498:	bne	65170 <fputs@plt+0x54000>
   6549c:	ldrsh	r9, [r8, #34]	; 0x22
   654a0:	mov	fp, r3
   654a4:	b	65198 <fputs@plt+0x54028>
   654a8:	andeq	r9, r7, r4, lsl sp
   654ac:	andeq	r9, r7, r2, lsr sp
   654b0:	andeq	r9, r7, r6, asr sp
   654b4:	andeq	r9, r7, fp, ror #26
   654b8:	andeq	r9, r7, r8, lsl #26
   654bc:	andeq	sl, r7, sp, lsl #21
   654c0:	andeq	r9, r7, r0, lsl #27
   654c4:	andeq	r5, r7, r4, lsr #6
   654c8:	andeq	r7, r7, r0, asr fp
   654cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   654d0:	sub	sp, sp, #156	; 0x9c
   654d4:	mov	r8, r0
   654d8:	mov	r6, r1
   654dc:	mov	r7, r2
   654e0:	mov	r5, r3
   654e4:	ldr	sl, [r0]
   654e8:	bl	28f9c <fputs@plt+0x17e2c>
   654ec:	subs	r4, r0, #0
   654f0:	beq	6554c <fputs@plt+0x543dc>
   654f4:	ldrb	r3, [r4, #89]	; 0x59
   654f8:	mov	r2, r7
   654fc:	mov	r1, r6
   65500:	orr	r3, r3, #8
   65504:	strb	r3, [r4, #89]	; 0x59
   65508:	mov	r3, #2
   6550c:	str	r3, [r8, #76]	; 0x4c
   65510:	mov	r0, r8
   65514:	add	r3, sp, #100	; 0x64
   65518:	bl	31bc4 <fputs@plt+0x20a54>
   6551c:	subs	r3, r0, #0
   65520:	str	r3, [sp, #36]	; 0x24
   65524:	blt	6554c <fputs@plt+0x543dc>
   65528:	cmp	r3, #1
   6552c:	ldr	r6, [sl, #16]
   65530:	beq	65554 <fputs@plt+0x543e4>
   65534:	ldr	r1, [sp, #100]	; 0x64
   65538:	mov	r0, sl
   6553c:	bl	1f9d8 <fputs@plt+0xe868>
   65540:	subs	r3, r0, #0
   65544:	str	r3, [sp, #48]	; 0x30
   65548:	bne	65568 <fputs@plt+0x543f8>
   6554c:	add	sp, sp, #156	; 0x9c
   65550:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   65554:	mov	r0, r8
   65558:	bl	4b468 <fputs@plt+0x3a2f8>
   6555c:	cmp	r0, #0
   65560:	bne	6554c <fputs@plt+0x543dc>
   65564:	b	65534 <fputs@plt+0x543c4>
   65568:	ldr	r3, [sp, #192]	; 0xc0
   6556c:	cmp	r3, #0
   65570:	beq	65638 <fputs@plt+0x544c8>
   65574:	mov	r2, r5
   65578:	ldr	r1, [pc, #3752]	; 66428 <fputs@plt+0x552b8>
   6557c:	mov	r0, sl
   65580:	bl	38c54 <fputs@plt+0x27ae4>
   65584:	ldr	r3, [sp, #36]	; 0x24
   65588:	mov	fp, r0
   6558c:	ldr	r2, [sp, #48]	; 0x30
   65590:	lsl	r3, r3, #4
   65594:	str	r3, [sp, #56]	; 0x38
   65598:	add	r5, r6, r3
   6559c:	ldr	r3, [r7, #4]
   655a0:	mov	r1, #19
   655a4:	cmp	r3, #0
   655a8:	ldrne	r3, [sp, #36]	; 0x24
   655ac:	ldrne	r3, [r6, r3, lsl #4]
   655b0:	str	r3, [sp, #40]	; 0x28
   655b4:	ldr	r3, [sp, #40]	; 0x28
   655b8:	str	r3, [sp]
   655bc:	mov	r3, r0
   655c0:	mov	r0, r8
   655c4:	bl	31a88 <fputs@plt+0x20918>
   655c8:	subs	r9, r0, #0
   655cc:	bne	6561c <fputs@plt+0x544ac>
   655d0:	ldr	r3, [sp, #48]	; 0x30
   655d4:	str	r9, [sl, #388]	; 0x184
   655d8:	str	r3, [sp, #140]	; 0x8c
   655dc:	mov	r2, #14
   655e0:	add	r3, sp, #136	; 0x88
   655e4:	ldr	r1, [sp, #40]	; 0x28
   655e8:	mov	r0, sl
   655ec:	str	r9, [sp, #136]	; 0x88
   655f0:	str	fp, [sp, #144]	; 0x90
   655f4:	str	r9, [sp, #148]	; 0x94
   655f8:	bl	498a0 <fputs@plt+0x38730>
   655fc:	subs	r6, r0, #0
   65600:	bne	65648 <fputs@plt+0x544d8>
   65604:	mov	r0, r4
   65608:	ldr	r2, [sp, #136]	; 0x88
   6560c:	ldr	r1, [pc, #3608]	; 6642c <fputs@plt+0x552bc>
   65610:	bl	294b4 <fputs@plt+0x18344>
   65614:	ldr	r0, [sp, #136]	; 0x88
   65618:	bl	1abdc <fputs@plt+0x9a6c>
   6561c:	ldr	r1, [sp, #48]	; 0x30
   65620:	mov	r0, sl
   65624:	bl	1e0ec <fputs@plt+0xcf7c>
   65628:	mov	r1, fp
   6562c:	mov	r0, sl
   65630:	bl	1e0ec <fputs@plt+0xcf7c>
   65634:	b	6554c <fputs@plt+0x543dc>
   65638:	mov	r1, r5
   6563c:	mov	r0, sl
   65640:	bl	1f9d8 <fputs@plt+0xe868>
   65644:	b	65584 <fputs@plt+0x54414>
   65648:	cmp	r6, #12
   6564c:	beq	65684 <fputs@plt+0x54514>
   65650:	ldr	r2, [sp, #136]	; 0x88
   65654:	cmp	r2, #0
   65658:	beq	65670 <fputs@plt+0x54500>
   6565c:	mov	r0, r8
   65660:	ldr	r1, [pc, #3528]	; 66430 <fputs@plt+0x552c0>
   65664:	bl	319cc <fputs@plt+0x2085c>
   65668:	ldr	r0, [sp, #136]	; 0x88
   6566c:	bl	1abdc <fputs@plt+0x9a6c>
   65670:	ldr	r3, [r8, #68]	; 0x44
   65674:	str	r6, [r8, #12]
   65678:	add	r3, r3, #1
   6567c:	str	r3, [r8, #68]	; 0x44
   65680:	b	6561c <fputs@plt+0x544ac>
   65684:	ldr	r2, [pc, #3676]	; 664e8 <fputs@plt+0x55378>
   65688:	mov	r3, #57	; 0x39
   6568c:	str	r6, [sp, #60]	; 0x3c
   65690:	add	r6, r9, r3
   65694:	str	r3, [sp, #68]	; 0x44
   65698:	ldr	r3, [sp, #60]	; 0x3c
   6569c:	asr	r6, r6, #1
   656a0:	ldr	r0, [sp, #48]	; 0x30
   656a4:	mla	r3, r3, r6, r2
   656a8:	str	r2, [sp, #64]	; 0x40
   656ac:	str	r3, [sp, #52]	; 0x34
   656b0:	ldr	r3, [r3, #-3348]	; 0xfffff2ec
   656b4:	mov	r1, r3
   656b8:	str	r3, [sp, #44]	; 0x2c
   656bc:	bl	259f8 <fputs@plt+0x14888>
   656c0:	subs	r3, r0, #0
   656c4:	str	r3, [sp, #32]
   656c8:	ldr	r3, [sp, #68]	; 0x44
   656cc:	beq	656e8 <fputs@plt+0x54578>
   656d0:	sublt	r3, r6, #1
   656d4:	addge	r9, r6, #1
   656d8:	cmp	r9, r3
   656dc:	ldr	r2, [sp, #64]	; 0x40
   656e0:	ble	65690 <fputs@plt+0x54520>
   656e4:	b	6561c <fputs@plt+0x544ac>
   656e8:	cmp	r9, r3
   656ec:	bgt	6561c <fputs@plt+0x544ac>
   656f0:	ldr	r3, [sp, #52]	; 0x34
   656f4:	ldrb	r9, [r3, #-3343]	; 0xfffff2f1
   656f8:	tst	r9, #1
   656fc:	bne	657b0 <fputs@plt+0x54640>
   65700:	mov	r3, #12
   65704:	ldr	r2, [pc, #3548]	; 664e8 <fputs@plt+0x55378>
   65708:	mla	r2, r3, r6, r2
   6570c:	ldrb	r2, [r2, #-3344]	; 0xfffff2f0
   65710:	cmp	r2, #36	; 0x24
   65714:	ldrls	pc, [pc, r2, lsl #2]
   65718:	b	67b08 <fputs@plt+0x56998>
   6571c:	strdeq	r7, [r6], -r4
   65720:	andeq	r5, r6, r0, asr ip
   65724:	andeq	r6, r6, ip, ror #2
   65728:	andeq	r7, r6, r8, lsl #22
   6572c:	andeq	r5, r6, ip, ror #27
   65730:	andeq	r5, r6, ip, lsl lr
   65734:	andeq	r6, r6, ip, asr #28
   65738:	andeq	r6, r6, r0, ror #15
   6573c:	andeq	r7, r6, r8, lsr #19
   65740:	andeq	r7, r6, r8, lsl #22
   65744:	andeq	r6, r6, ip, lsr r7
   65748:	andeq	r5, r6, r4, asr #15
   6574c:	andeq	r7, r6, r4, asr r8
   65750:	andeq	r6, r6, ip, lsl #19
   65754:	andeq	r6, r6, r4, asr r8
   65758:	andeq	r5, r6, r8, lsr sp
   6575c:	andeq	r6, r6, r4, lsr r5
   65760:	andeq	r6, r6, r0, asr r6
   65764:	andeq	r6, r6, r8, lsl pc
   65768:	ldrdeq	r5, [r6], -r4
   6576c:	ldrdeq	r5, [r6], -ip
   65770:	andeq	r7, r6, r8, lsl #22
   65774:	andeq	r5, r6, r8, lsl sl
   65778:	andeq	r5, r6, r8, ror #18
   6577c:	andeq	r5, r6, r0, lsl #30
   65780:	andeq	r5, r6, r4, ror r8
   65784:	ldrdeq	r5, [r6], -r8
   65788:	strdeq	r7, [r6], -ip
   6578c:	andeq	r7, r6, r4, lsr fp
   65790:	andeq	r6, r6, r8, asr #6
   65794:	andeq	r6, r6, r8, lsl r1
   65798:	andeq	r6, r6, r0, lsl #4
   6579c:	strdeq	r5, [r6], -r0
   657a0:	andeq	r6, r6, ip, ror r0
   657a4:	andeq	r7, r6, r4, ror fp
   657a8:			; <UNDEFINED> instruction: 0x00067abc
   657ac:	andeq	r7, r6, r4, lsl sl
   657b0:	mov	r0, r8
   657b4:	bl	5ee48 <fputs@plt+0x4dcd8>
   657b8:	cmp	r0, #0
   657bc:	beq	65700 <fputs@plt+0x54590>
   657c0:	b	6561c <fputs@plt+0x544ac>
   657c4:	ldr	r1, [sp, #36]	; 0x24
   657c8:	mov	r0, r4
   657cc:	bl	16ea4 <fputs@plt+0x5d34>
   657d0:	cmp	fp, #0
   657d4:	bne	65824 <fputs@plt+0x546b4>
   657d8:	add	r2, sp, #152	; 0x98
   657dc:	ldr	r3, [pc, #3152]	; 66434 <fputs@plt+0x552c4>
   657e0:	mov	r1, #1
   657e4:	str	r3, [r2, #-44]!	; 0xffffffd4
   657e8:	mov	r0, r4
   657ec:	bl	284bc <fputs@plt+0x1734c>
   657f0:	ldr	r3, [r8, #76]	; 0x4c
   657f4:	ldr	r2, [pc, #3132]	; 66438 <fputs@plt+0x552c8>
   657f8:	add	r3, r3, #2
   657fc:	str	r3, [r8, #76]	; 0x4c
   65800:	mov	r1, #9
   65804:	mov	r0, r4
   65808:	bl	29ddc <fputs@plt+0x18c6c>
   6580c:	ldr	r3, [sp, #36]	; 0x24
   65810:	str	r3, [r0, #4]
   65814:	str	r3, [r0, #24]
   65818:	ldr	r3, [pc, #3100]	; 6643c <fputs@plt+0x552cc>
   6581c:	str	r3, [r0, #124]	; 0x7c
   65820:	b	6561c <fputs@plt+0x544ac>
   65824:	mov	r0, fp
   65828:	bl	15898 <fputs@plt+0x4728>
   6582c:	bl	15948 <fputs@plt+0x47d8>
   65830:	ldr	r2, [sp, #36]	; 0x24
   65834:	mov	r1, #0
   65838:	mov	r6, r0
   6583c:	mov	r0, r8
   65840:	bl	4b754 <fputs@plt+0x3a5e4>
   65844:	mov	r3, #3
   65848:	mov	r1, #52	; 0x34
   6584c:	str	r6, [sp]
   65850:	ldr	r2, [sp, #36]	; 0x24
   65854:	mov	r0, r4
   65858:	bl	28f0c <fputs@plt+0x17d9c>
   6585c:	ldr	r3, [r5, #12]
   65860:	mov	r1, r6
   65864:	str	r6, [r3, #80]	; 0x50
   65868:	ldr	r0, [r5, #4]
   6586c:	bl	232cc <fputs@plt+0x1215c>
   65870:	b	6561c <fputs@plt+0x544ac>
   65874:	cmp	fp, #0
   65878:	ldr	r5, [r5, #4]
   6587c:	bne	658a4 <fputs@plt+0x54734>
   65880:	cmp	r5, #0
   65884:	moveq	r2, fp
   65888:	ldrne	r3, [r5, #4]
   6588c:	ldr	r1, [pc, #2988]	; 66440 <fputs@plt+0x552d0>
   65890:	ldrne	r2, [r3, #32]
   65894:	asr	r3, r2, #31
   65898:	mov	r0, r4
   6589c:	bl	11514 <fputs@plt+0x3a4>
   658a0:	b	6561c <fputs@plt+0x544ac>
   658a4:	mov	r0, fp
   658a8:	bl	15898 <fputs@plt+0x4728>
   658ac:	mov	r3, #0
   658b0:	mvn	r2, #0
   658b4:	mov	r1, r0
   658b8:	str	r0, [sl, #76]	; 0x4c
   658bc:	mov	r0, r5
   658c0:	bl	22564 <fputs@plt+0x113f4>
   658c4:	cmp	r0, #7
   658c8:	bne	6561c <fputs@plt+0x544ac>
   658cc:	mov	r0, sl
   658d0:	bl	1ae98 <fputs@plt+0x9d28>
   658d4:	b	6561c <fputs@plt+0x544ac>
   658d8:	cmp	fp, #0
   658dc:	ldr	r6, [r5, #4]
   658e0:	mvneq	r5, #0
   658e4:	beq	658f8 <fputs@plt+0x54788>
   658e8:	mov	r1, #0
   658ec:	mov	r0, fp
   658f0:	bl	25d08 <fputs@plt+0x14b98>
   658f4:	mov	r5, r0
   658f8:	cmn	r5, #1
   658fc:	ldr	r3, [r7, #4]
   65900:	clz	r3, r3
   65904:	lsr	r3, r3, #5
   65908:	moveq	r3, #0
   6590c:	cmp	r3, #0
   65910:	bne	65954 <fputs@plt+0x547e4>
   65914:	mov	r1, r5
   65918:	mov	r0, r6
   6591c:	bl	16bf8 <fputs@plt+0x5a88>
   65920:	ldr	r1, [pc, #2844]	; 66444 <fputs@plt+0x552d4>
   65924:	mov	r2, r0
   65928:	asr	r3, r0, #31
   6592c:	b	65898 <fputs@plt+0x54728>
   65930:	ldr	r2, [sp, #32]
   65934:	ldr	r3, [sl, #16]
   65938:	mov	r1, r5
   6593c:	add	r3, r3, r2, lsl #4
   65940:	ldr	r0, [r3, #4]
   65944:	bl	16bf8 <fputs@plt+0x5a88>
   65948:	ldr	r3, [sp, #32]
   6594c:	add	r3, r3, #1
   65950:	str	r3, [sp, #32]
   65954:	ldr	r3, [sl, #20]
   65958:	ldr	r2, [sp, #32]
   6595c:	cmp	r2, r3
   65960:	blt	65930 <fputs@plt+0x547c0>
   65964:	b	65914 <fputs@plt+0x547a4>
   65968:	ldr	r1, [sp, #36]	; 0x24
   6596c:	mov	r0, r8
   65970:	bl	4b704 <fputs@plt+0x3a594>
   65974:	ldr	r5, [r8, #76]	; 0x4c
   65978:	ldr	r3, [sp, #48]	; 0x30
   6597c:	add	r5, r5, #1
   65980:	str	r5, [r8, #76]	; 0x4c
   65984:	ldrb	r2, [r3]
   65988:	ldr	r3, [pc, #2952]	; 66518 <fputs@plt+0x553a8>
   6598c:	add	r3, r3, r2
   65990:	ldrb	r3, [r3, #64]	; 0x40
   65994:	cmp	r3, #112	; 0x70
   65998:	bne	659f0 <fputs@plt+0x54880>
   6599c:	mov	r3, r5
   659a0:	ldr	r2, [sp, #36]	; 0x24
   659a4:	mov	r1, #156	; 0x9c
   659a8:	mov	r0, r4
   659ac:	bl	29404 <fputs@plt+0x18294>
   659b0:	mov	r2, r5
   659b4:	mov	r3, #1
   659b8:	mov	r1, #33	; 0x21
   659bc:	mov	r0, r4
   659c0:	bl	29404 <fputs@plt+0x18294>
   659c4:	mov	r0, r4
   659c8:	mov	r1, #1
   659cc:	bl	24844 <fputs@plt+0x136d4>
   659d0:	mvn	r3, #0
   659d4:	mov	r2, #0
   659d8:	str	r3, [sp]
   659dc:	mov	r1, r2
   659e0:	ldr	r3, [sp, #48]	; 0x30
   659e4:	mov	r0, r4
   659e8:	bl	28474 <fputs@plt+0x17304>
   659ec:	b	6561c <fputs@plt+0x544ac>
   659f0:	mov	r0, fp
   659f4:	bl	15898 <fputs@plt+0x4728>
   659f8:	bl	15948 <fputs@plt+0x47d8>
   659fc:	mov	r3, r5
   65a00:	ldr	r2, [sp, #36]	; 0x24
   65a04:	mov	r1, #157	; 0x9d
   65a08:	str	r0, [sp]
   65a0c:	mov	r0, r4
   65a10:	bl	28f0c <fputs@plt+0x17d9c>
   65a14:	b	659b0 <fputs@plt+0x54840>
   65a18:	cmp	fp, #0
   65a1c:	mvneq	r2, #0
   65a20:	beq	65a50 <fputs@plt+0x548e0>
   65a24:	ldr	r1, [pc, #2588]	; 66448 <fputs@plt+0x552d8>
   65a28:	mov	r0, fp
   65a2c:	bl	14c44 <fputs@plt+0x3ad4>
   65a30:	cmp	r0, #0
   65a34:	moveq	r2, #1
   65a38:	beq	65a50 <fputs@plt+0x548e0>
   65a3c:	ldr	r1, [pc, #2568]	; 6644c <fputs@plt+0x552dc>
   65a40:	mov	r0, fp
   65a44:	bl	14c44 <fputs@plt+0x3ad4>
   65a48:	adds	r2, r0, #0
   65a4c:	mvnne	r2, #0
   65a50:	ldr	r3, [r7, #4]
   65a54:	cmp	r3, #0
   65a58:	bne	65a7c <fputs@plt+0x5490c>
   65a5c:	cmn	r2, #1
   65a60:	movne	r6, #2
   65a64:	ldrbeq	r0, [sl, #71]	; 0x47
   65a68:	beq	65a90 <fputs@plt+0x54920>
   65a6c:	ldr	r3, [sl, #20]
   65a70:	cmp	r6, r3
   65a74:	blt	65ab0 <fputs@plt+0x54940>
   65a78:	strb	r2, [sl, #71]	; 0x47
   65a7c:	ldr	r3, [r5, #4]
   65a80:	mov	r1, r2
   65a84:	ldr	r3, [r3, #4]
   65a88:	ldr	r0, [r3]
   65a8c:	bl	16734 <fputs@plt+0x55c4>
   65a90:	ldr	r3, [pc, #2484]	; 6644c <fputs@plt+0x552dc>
   65a94:	cmp	r0, #1
   65a98:	ldr	r1, [pc, #2480]	; 66450 <fputs@plt+0x552e0>
   65a9c:	ldr	r2, [pc, #2468]	; 66448 <fputs@plt+0x552d8>
   65aa0:	movne	r2, r3
   65aa4:	mov	r0, r4
   65aa8:	bl	294b4 <fputs@plt+0x18344>
   65aac:	b	6561c <fputs@plt+0x544ac>
   65ab0:	ldr	r3, [sl, #16]
   65ab4:	mov	r1, r2
   65ab8:	add	r3, r3, r6, lsl #4
   65abc:	add	r6, r6, #1
   65ac0:	ldr	r3, [r3, #4]
   65ac4:	ldr	r3, [r3, #4]
   65ac8:	ldr	r0, [r3]
   65acc:	bl	16734 <fputs@plt+0x55c4>
   65ad0:	b	65a6c <fputs@plt+0x548fc>
   65ad4:	add	r2, sp, #152	; 0x98
   65ad8:	ldr	r3, [pc, #2420]	; 66454 <fputs@plt+0x552e4>
   65adc:	mov	r1, #1
   65ae0:	str	r3, [r2, #-40]!	; 0xffffffd8
   65ae4:	mov	r0, r4
   65ae8:	bl	284bc <fputs@plt+0x1734c>
   65aec:	cmp	fp, #0
   65af0:	beq	65b34 <fputs@plt+0x549c4>
   65af4:	mov	r0, fp
   65af8:	bl	18f64 <fputs@plt+0x7df4>
   65afc:	ldr	r5, [pc, #2388]	; 66458 <fputs@plt+0x552e8>
   65b00:	ldr	r6, [sp, #32]
   65b04:	mov	r8, r0
   65b08:	ldr	r1, [r5, r6, lsl #2]
   65b0c:	cmp	r1, #0
   65b10:	beq	65b34 <fputs@plt+0x549c4>
   65b14:	mov	r2, r8
   65b18:	mov	r0, fp
   65b1c:	bl	25a20 <fputs@plt+0x148b0>
   65b20:	cmp	r0, #0
   65b24:	beq	65b50 <fputs@plt+0x549e0>
   65b28:	add	r6, r6, #1
   65b2c:	cmp	r6, #6
   65b30:	bne	65b08 <fputs@plt+0x54998>
   65b34:	ldr	r3, [r7, #4]
   65b38:	mvn	r6, #0
   65b3c:	cmp	r3, #0
   65b40:	moveq	r3, #1
   65b44:	streq	r3, [r7, #4]
   65b48:	ldreq	r3, [sp, #32]
   65b4c:	streq	r3, [sp, #36]	; 0x24
   65b50:	ldr	r5, [sl, #20]
   65b54:	mov	r9, #1
   65b58:	sub	r5, r5, #1
   65b5c:	lsl	r8, r5, #4
   65b60:	cmp	r5, #0
   65b64:	bge	65b80 <fputs@plt+0x54a10>
   65b68:	mov	r3, #1
   65b6c:	mov	r2, r3
   65b70:	mov	r1, #33	; 0x21
   65b74:	mov	r0, r4
   65b78:	bl	29404 <fputs@plt+0x18294>
   65b7c:	b	6561c <fputs@plt+0x544ac>
   65b80:	ldr	r3, [sl, #16]
   65b84:	add	r3, r3, r8
   65b88:	ldr	r3, [r3, #4]
   65b8c:	cmp	r3, #0
   65b90:	beq	65bd0 <fputs@plt+0x54a60>
   65b94:	ldr	r3, [sp, #36]	; 0x24
   65b98:	cmp	r3, r5
   65b9c:	beq	65bac <fputs@plt+0x54a3c>
   65ba0:	ldr	r3, [r7, #4]
   65ba4:	cmp	r3, #0
   65ba8:	bne	65bd0 <fputs@plt+0x54a60>
   65bac:	mov	r1, r5
   65bb0:	mov	r0, r4
   65bb4:	bl	16ea4 <fputs@plt+0x5d34>
   65bb8:	str	r6, [sp]
   65bbc:	mov	r3, r9
   65bc0:	mov	r2, r5
   65bc4:	mov	r1, #9
   65bc8:	mov	r0, r4
   65bcc:	bl	28f0c <fputs@plt+0x17d9c>
   65bd0:	sub	r5, r5, #1
   65bd4:	sub	r8, r8, #16
   65bd8:	b	65b60 <fputs@plt+0x549f0>
   65bdc:	ldr	r3, [r5, #4]
   65be0:	mvn	r2, #1
   65be4:	cmp	fp, #0
   65be8:	ldr	r3, [r3, #4]
   65bec:	ldr	r5, [r3]
   65bf0:	mvn	r3, #0
   65bf4:	strd	r2, [sp, #120]	; 0x78
   65bf8:	beq	65c40 <fputs@plt+0x54ad0>
   65bfc:	add	r1, sp, #120	; 0x78
   65c00:	mov	r0, fp
   65c04:	bl	1d3fc <fputs@plt+0xc28c>
   65c08:	ldrd	r0, [sp, #120]	; 0x78
   65c0c:	mvn	r2, #0
   65c10:	mvn	r3, #0
   65c14:	cmp	r0, r2
   65c18:	sbcs	ip, r1, r3
   65c1c:	movge	r2, r0
   65c20:	movge	r3, r1
   65c24:	strdlt	r2, [sp, #120]	; 0x78
   65c28:	ldr	r1, [r5, #216]	; 0xd8
   65c2c:	str	r2, [r5, #168]	; 0xa8
   65c30:	cmp	r1, #0
   65c34:	str	r3, [r5, #172]	; 0xac
   65c38:	strne	r2, [r1, #16]
   65c3c:	strne	r3, [r1, #20]
   65c40:	ldrd	r2, [r5, #168]	; 0xa8
   65c44:	ldr	r1, [pc, #2064]	; 6645c <fputs@plt+0x552ec>
   65c48:	strd	r2, [sp, #120]	; 0x78
   65c4c:	b	65898 <fputs@plt+0x54728>
   65c50:	cmp	fp, #0
   65c54:	ldr	r6, [r5, #4]
   65c58:	bne	65c74 <fputs@plt+0x54b04>
   65c5c:	mov	r0, r6
   65c60:	bl	111dc <fputs@plt+0x6c>
   65c64:	ldr	r1, [pc, #2036]	; 66460 <fputs@plt+0x552f0>
   65c68:	mov	r2, r0
   65c6c:	asr	r3, r0, #31
   65c70:	b	65898 <fputs@plt+0x54728>
   65c74:	ldr	r1, [pc, #2024]	; 66464 <fputs@plt+0x552f4>
   65c78:	mov	r0, fp
   65c7c:	bl	14c44 <fputs@plt+0x3ad4>
   65c80:	cmp	r0, #0
   65c84:	bne	65cf0 <fputs@plt+0x54b80>
   65c88:	ldr	r5, [sp, #32]
   65c8c:	strb	r5, [sl, #72]	; 0x48
   65c90:	mov	r1, r5
   65c94:	mov	r0, r6
   65c98:	bl	11180 <fputs@plt+0x10>
   65c9c:	cmp	r0, #0
   65ca0:	bne	6561c <fputs@plt+0x544ac>
   65ca4:	sub	r5, r5, #1
   65ca8:	cmp	r5, #1
   65cac:	bhi	6561c <fputs@plt+0x544ac>
   65cb0:	ldr	r2, [pc, #1968]	; 66468 <fputs@plt+0x552f8>
   65cb4:	mov	r1, #5
   65cb8:	mov	r0, r4
   65cbc:	ldr	r6, [r4, #32]
   65cc0:	bl	29ddc <fputs@plt+0x18c6c>
   65cc4:	ldr	r3, [sp, #36]	; 0x24
   65cc8:	add	r6, r6, #4
   65ccc:	mov	r1, r3
   65cd0:	str	r3, [r0, #4]
   65cd4:	str	r3, [r0, #24]
   65cd8:	str	r6, [r0, #48]	; 0x30
   65cdc:	str	r3, [r0, #84]	; 0x54
   65ce0:	str	r5, [r0, #92]	; 0x5c
   65ce4:	mov	r0, r4
   65ce8:	bl	16ea4 <fputs@plt+0x5d34>
   65cec:	b	6561c <fputs@plt+0x544ac>
   65cf0:	ldr	r1, [pc, #1908]	; 6646c <fputs@plt+0x552fc>
   65cf4:	mov	r0, fp
   65cf8:	bl	14c44 <fputs@plt+0x3ad4>
   65cfc:	cmp	r0, #0
   65d00:	moveq	r5, #1
   65d04:	beq	65c8c <fputs@plt+0x54b1c>
   65d08:	ldr	r1, [pc, #1888]	; 66470 <fputs@plt+0x55300>
   65d0c:	mov	r0, fp
   65d10:	bl	14c44 <fputs@plt+0x3ad4>
   65d14:	cmp	r0, #0
   65d18:	moveq	r5, #2
   65d1c:	beq	65c8c <fputs@plt+0x54b1c>
   65d20:	mov	r0, fp
   65d24:	bl	15898 <fputs@plt+0x4728>
   65d28:	cmp	r0, #2
   65d2c:	mov	r5, r0
   65d30:	bls	65c8c <fputs@plt+0x54b1c>
   65d34:	b	65c88 <fputs@plt+0x54b18>
   65d38:	cmp	fp, #0
   65d3c:	bne	65dc8 <fputs@plt+0x54c58>
   65d40:	mvn	r3, #-2147483648	; 0x80000000
   65d44:	str	r3, [sp, #120]	; 0x78
   65d48:	ldr	r2, [sp, #36]	; 0x24
   65d4c:	mov	r0, r8
   65d50:	mov	r1, #0
   65d54:	bl	4b754 <fputs@plt+0x3a5e4>
   65d58:	mov	r3, #1
   65d5c:	ldr	r2, [sp, #120]	; 0x78
   65d60:	mov	r1, #22
   65d64:	mov	r0, r4
   65d68:	bl	29404 <fputs@plt+0x18294>
   65d6c:	ldr	r2, [sp, #36]	; 0x24
   65d70:	mov	r1, #146	; 0x92
   65d74:	mov	r0, r4
   65d78:	bl	293a0 <fputs@plt+0x18230>
   65d7c:	mov	r2, #1
   65d80:	mov	r1, #33	; 0x21
   65d84:	mov	r5, r0
   65d88:	mov	r0, r4
   65d8c:	bl	293a0 <fputs@plt+0x18230>
   65d90:	mvn	r3, #0
   65d94:	mov	r2, #1
   65d98:	mov	r1, #37	; 0x25
   65d9c:	mov	r0, r4
   65da0:	bl	29404 <fputs@plt+0x18294>
   65da4:	mov	r3, r5
   65da8:	mov	r2, #1
   65dac:	mov	r1, #138	; 0x8a
   65db0:	mov	r0, r4
   65db4:	bl	29404 <fputs@plt+0x18294>
   65db8:	mov	r1, r5
   65dbc:	mov	r0, r4
   65dc0:	bl	1e06c <fputs@plt+0xcefc>
   65dc4:	b	6561c <fputs@plt+0x544ac>
   65dc8:	add	r1, sp, #120	; 0x78
   65dcc:	mov	r0, fp
   65dd0:	bl	15744 <fputs@plt+0x45d4>
   65dd4:	cmp	r0, #0
   65dd8:	beq	65d40 <fputs@plt+0x54bd0>
   65ddc:	ldr	r3, [sp, #120]	; 0x78
   65de0:	cmp	r3, #0
   65de4:	bgt	65d48 <fputs@plt+0x54bd8>
   65de8:	b	65d40 <fputs@plt+0x54bd0>
   65dec:	cmp	fp, #0
   65df0:	ldreq	r3, [r5, #12]
   65df4:	ldreq	r1, [pc, #1592]	; 66434 <fputs@plt+0x552c4>
   65df8:	ldreq	r2, [r3, #80]	; 0x50
   65dfc:	asreq	r3, r2, #31
   65e00:	beq	65898 <fputs@plt+0x54728>
   65e04:	mov	r0, fp
   65e08:	bl	15898 <fputs@plt+0x4728>
   65e0c:	ldr	r3, [r5, #12]
   65e10:	mov	r1, r0
   65e14:	str	r0, [r3, #80]	; 0x50
   65e18:	b	65868 <fputs@plt+0x546f8>
   65e1c:	cmp	fp, #0
   65e20:	bne	65e6c <fputs@plt+0x54cfc>
   65e24:	ldr	r3, [sl, #24]
   65e28:	tst	r3, #32
   65e2c:	moveq	r2, #0
   65e30:	moveq	r3, #0
   65e34:	beq	65e64 <fputs@plt+0x54cf4>
   65e38:	ldr	r2, [r5, #4]
   65e3c:	ldm	r2, {r2, r3}
   65e40:	str	r2, [r3, #4]
   65e44:	ldr	r3, [r3]
   65e48:	ldr	r5, [r3, #212]	; 0xd4
   65e4c:	mov	r0, r5
   65e50:	bl	15f08 <fputs@plt+0x4d98>
   65e54:	ldr	r2, [r5, #20]
   65e58:	cmp	r0, r2
   65e5c:	movge	r2, r0
   65e60:	asr	r3, r2, #31
   65e64:	ldr	r1, [pc, #1544]	; 66474 <fputs@plt+0x55304>
   65e68:	b	65898 <fputs@plt+0x54728>
   65e6c:	add	r1, sp, #152	; 0x98
   65e70:	mov	r3, #1
   65e74:	str	r3, [r1, #-32]!	; 0xffffffe0
   65e78:	mov	r0, fp
   65e7c:	bl	15744 <fputs@plt+0x45d4>
   65e80:	cmp	r0, #0
   65e84:	beq	65ecc <fputs@plt+0x54d5c>
   65e88:	ldr	r2, [r5, #4]
   65e8c:	ldr	r0, [sp, #120]	; 0x78
   65e90:	ldm	r2, {r2, r3}
   65e94:	cmp	r0, #0
   65e98:	str	r2, [r3, #4]
   65e9c:	beq	65ecc <fputs@plt+0x54d5c>
   65ea0:	ldr	r3, [r3]
   65ea4:	ldr	r4, [r3, #212]	; 0xd4
   65ea8:	bge	65ec8 <fputs@plt+0x54d58>
   65eac:	ldr	r3, [r4, #28]
   65eb0:	ldr	r2, [r4, #24]
   65eb4:	ldr	r1, [pc, #1468]	; 66478 <fputs@plt+0x55308>
   65eb8:	add	r2, r2, r3
   65ebc:	smull	r0, r1, r0, r1
   65ec0:	asr	r3, r2, #31
   65ec4:	bl	710c4 <fputs@plt+0x5ff54>
   65ec8:	str	r0, [r4, #20]
   65ecc:	ldr	r1, [sp, #120]	; 0x78
   65ed0:	mov	r0, fp
   65ed4:	adds	r1, r1, #0
   65ed8:	movne	r1, #1
   65edc:	bl	25d08 <fputs@plt+0x14b98>
   65ee0:	ldr	r3, [sl, #24]
   65ee4:	cmp	r0, #0
   65ee8:	orrne	r3, r3, #32
   65eec:	biceq	r3, r3, #32
   65ef0:	str	r3, [sl, #24]
   65ef4:	mov	r0, sl
   65ef8:	bl	112a0 <fputs@plt+0x130>
   65efc:	b	6561c <fputs@plt+0x544ac>
   65f00:	cmp	fp, #0
   65f04:	bne	65f3c <fputs@plt+0x54dcc>
   65f08:	mvn	r2, #0
   65f0c:	mvn	r3, #0
   65f10:	ldr	r1, [sp, #40]	; 0x28
   65f14:	strd	r2, [sp, #120]	; 0x78
   65f18:	mov	r0, sl
   65f1c:	add	r3, sp, #120	; 0x78
   65f20:	mov	r2, #18
   65f24:	bl	498a0 <fputs@plt+0x38730>
   65f28:	cmp	r0, #0
   65f2c:	bne	65fd8 <fputs@plt+0x54e68>
   65f30:	ldrd	r2, [sp, #120]	; 0x78
   65f34:	ldr	r1, [pc, #1344]	; 6647c <fputs@plt+0x5530c>
   65f38:	b	65898 <fputs@plt+0x54728>
   65f3c:	add	r1, sp, #120	; 0x78
   65f40:	mov	r0, fp
   65f44:	bl	1d3fc <fputs@plt+0xc28c>
   65f48:	ldrd	r2, [sp, #120]	; 0x78
   65f4c:	cmp	r2, #0
   65f50:	sbcs	r3, r3, #0
   65f54:	ldrlt	r3, [pc, #1316]	; 66480 <fputs@plt+0x55310>
   65f58:	ldrdlt	r2, [r3, #176]	; 0xb0
   65f5c:	strdlt	r2, [sp, #120]	; 0x78
   65f60:	ldr	r3, [r7, #4]
   65f64:	cmp	r3, #0
   65f68:	ldrdeq	r2, [sp, #120]	; 0x78
   65f6c:	strdeq	r2, [sl, #40]	; 0x28
   65f70:	ldr	r5, [sl, #20]
   65f74:	sub	r5, r5, #1
   65f78:	lsl	r6, r5, #4
   65f7c:	cmp	r5, #0
   65f80:	blt	65f08 <fputs@plt+0x54d98>
   65f84:	ldr	r3, [sl, #16]
   65f88:	add	r3, r3, r6
   65f8c:	ldr	r1, [r3, #4]
   65f90:	cmp	r1, #0
   65f94:	beq	65fcc <fputs@plt+0x54e5c>
   65f98:	ldr	r3, [sp, #36]	; 0x24
   65f9c:	cmp	r5, r3
   65fa0:	beq	65fb0 <fputs@plt+0x54e40>
   65fa4:	ldr	r3, [r7, #4]
   65fa8:	cmp	r3, #0
   65fac:	bne	65fcc <fputs@plt+0x54e5c>
   65fb0:	ldr	r0, [r1, #4]
   65fb4:	ldr	r1, [r1]
   65fb8:	ldrd	r2, [sp, #120]	; 0x78
   65fbc:	str	r1, [r0, #4]
   65fc0:	ldr	r0, [r0]
   65fc4:	strd	r2, [r0, #136]	; 0x88
   65fc8:	bl	163bc <fputs@plt+0x524c>
   65fcc:	sub	r5, r5, #1
   65fd0:	sub	r6, r6, #16
   65fd4:	b	65f7c <fputs@plt+0x54e0c>
   65fd8:	cmp	r0, #12
   65fdc:	ldrne	r3, [r8, #68]	; 0x44
   65fe0:	strne	r0, [r8, #12]
   65fe4:	addne	r3, r3, #1
   65fe8:	strne	r3, [r8, #68]	; 0x44
   65fec:	b	6561c <fputs@plt+0x544ac>
   65ff0:	cmp	fp, #0
   65ff4:	ldrbeq	r2, [sl, #68]	; 0x44
   65ff8:	moveq	r3, #0
   65ffc:	ldreq	r1, [pc, #1152]	; 66484 <fputs@plt+0x55314>
   66000:	beq	65898 <fputs@plt+0x54728>
   66004:	ldrb	r3, [fp]
   66008:	sub	r3, r3, #48	; 0x30
   6600c:	uxtb	r2, r3
   66010:	cmp	r2, #2
   66014:	bhi	66048 <fputs@plt+0x54ed8>
   66018:	ldr	r4, [r8]
   6601c:	str	r3, [sp, #32]
   66020:	ldr	r2, [sp, #32]
   66024:	ldrb	r3, [r4, #68]	; 0x44
   66028:	cmp	r3, r2
   6602c:	beq	6561c <fputs@plt+0x544ac>
   66030:	mov	r0, r8
   66034:	bl	11e10 <fputs@plt+0xca0>
   66038:	cmp	r0, #0
   6603c:	ldrbeq	r3, [sp, #32]
   66040:	strbeq	r3, [r4, #68]	; 0x44
   66044:	b	6561c <fputs@plt+0x544ac>
   66048:	ldr	r1, [pc, #1080]	; 66488 <fputs@plt+0x55318>
   6604c:	mov	r0, fp
   66050:	bl	14c44 <fputs@plt+0x3ad4>
   66054:	cmp	r0, #0
   66058:	moveq	r3, #1
   6605c:	beq	66018 <fputs@plt+0x54ea8>
   66060:	ldr	r1, [pc, #1060]	; 6648c <fputs@plt+0x5531c>
   66064:	mov	r0, fp
   66068:	bl	14c44 <fputs@plt+0x3ad4>
   6606c:	cmp	r0, #0
   66070:	moveq	r3, #2
   66074:	movne	r3, #0
   66078:	b	66018 <fputs@plt+0x54ea8>
   6607c:	cmp	fp, #0
   66080:	ldreq	r3, [pc, #1032]	; 66490 <fputs@plt+0x55320>
   66084:	ldreq	r1, [pc, #1032]	; 66494 <fputs@plt+0x55324>
   66088:	ldreq	r2, [r3, #616]	; 0x268
   6608c:	beq	65aa4 <fputs@plt+0x54934>
   66090:	ldrb	r3, [fp]
   66094:	cmp	r3, #0
   66098:	beq	660d4 <fputs@plt+0x54f64>
   6609c:	add	r3, sp, #120	; 0x78
   660a0:	mov	r2, #1
   660a4:	mov	r1, fp
   660a8:	ldr	r0, [sl]
   660ac:	bl	149ac <fputs@plt+0x383c>
   660b0:	cmp	r0, #0
   660b4:	bne	660c4 <fputs@plt+0x54f54>
   660b8:	ldr	r3, [sp, #120]	; 0x78
   660bc:	cmp	r3, #0
   660c0:	bne	660d4 <fputs@plt+0x54f64>
   660c4:	ldr	r1, [pc, #972]	; 66498 <fputs@plt+0x55328>
   660c8:	mov	r0, r8
   660cc:	bl	319cc <fputs@plt+0x2085c>
   660d0:	b	6561c <fputs@plt+0x544ac>
   660d4:	ldrb	r3, [sl, #68]	; 0x44
   660d8:	cmp	r3, #1
   660dc:	bhi	660e8 <fputs@plt+0x54f78>
   660e0:	mov	r0, r8
   660e4:	bl	11e10 <fputs@plt+0xca0>
   660e8:	ldr	r4, [pc, #928]	; 66490 <fputs@plt+0x55320>
   660ec:	ldr	r0, [r4, #616]	; 0x268
   660f0:	bl	1abdc <fputs@plt+0x9a6c>
   660f4:	ldrb	r3, [fp]
   660f8:	cmp	r3, #0
   660fc:	streq	r3, [r4, #616]	; 0x268
   66100:	beq	6561c <fputs@plt+0x544ac>
   66104:	mov	r1, fp
   66108:	ldr	r0, [pc, #800]	; 66430 <fputs@plt+0x552c0>
   6610c:	bl	3b298 <fputs@plt+0x2a128>
   66110:	str	r0, [r4, #616]	; 0x268
   66114:	b	6561c <fputs@plt+0x544ac>
   66118:	cmp	fp, #0
   6611c:	ldrbeq	r2, [r5, #8]
   66120:	ldreq	r1, [pc, #884]	; 6649c <fputs@plt+0x5532c>
   66124:	subeq	r2, r2, #1
   66128:	asreq	r3, r2, #31
   6612c:	beq	65898 <fputs@plt+0x54728>
   66130:	ldrb	r3, [sl, #67]	; 0x43
   66134:	cmp	r3, #0
   66138:	ldreq	r1, [pc, #864]	; 664a0 <fputs@plt+0x55330>
   6613c:	beq	660c8 <fputs@plt+0x54f58>
   66140:	mov	r2, #1
   66144:	mov	r1, #0
   66148:	mov	r0, fp
   6614c:	bl	25c48 <fputs@plt+0x14ad8>
   66150:	mov	r3, #1
   66154:	strb	r3, [r5, #9]
   66158:	add	r0, r0, #1
   6615c:	ands	r0, r0, #7
   66160:	moveq	r0, #1
   66164:	strb	r0, [r5, #8]
   66168:	b	65ef4 <fputs@plt+0x54d84>
   6616c:	ldr	r2, [pc, #884]	; 664e8 <fputs@plt+0x55378>
   66170:	cmp	fp, #0
   66174:	mla	r6, r3, r6, r2
   66178:	bne	6619c <fputs@plt+0x5502c>
   6617c:	ldr	r2, [sl, #24]
   66180:	ldr	r3, [r6, #-3340]	; 0xfffff2f4
   66184:	ldr	r1, [sp, #44]	; 0x2c
   66188:	tst	r2, r3
   6618c:	movne	r2, #1
   66190:	moveq	r2, #0
   66194:	mov	r3, #0
   66198:	b	65898 <fputs@plt+0x54728>
   6619c:	ldrb	r3, [sl, #67]	; 0x43
   661a0:	ldr	r5, [r6, #-3340]	; 0xfffff2f4
   661a4:	mov	r1, #0
   661a8:	cmp	r3, #0
   661ac:	mov	r0, fp
   661b0:	biceq	r5, r5, #524288	; 0x80000
   661b4:	bl	25d08 <fputs@plt+0x14b98>
   661b8:	ldr	r3, [sl, #24]
   661bc:	cmp	r0, #0
   661c0:	orrne	r3, r3, r5
   661c4:	strne	r3, [sl, #24]
   661c8:	bne	661e8 <fputs@plt+0x55078>
   661cc:	bic	r3, r3, r5
   661d0:	cmp	r5, #16777216	; 0x1000000
   661d4:	str	r3, [sl, #24]
   661d8:	addeq	r3, sl, #448	; 0x1c0
   661dc:	moveq	r0, #0
   661e0:	moveq	r1, #0
   661e4:	strdeq	r0, [r3]
   661e8:	mov	r3, #0
   661ec:	mov	r2, r3
   661f0:	mov	r1, #147	; 0x93
   661f4:	mov	r0, r4
   661f8:	bl	29404 <fputs@plt+0x18294>
   661fc:	b	65ef4 <fputs@plt+0x54d84>
   66200:	cmp	fp, #0
   66204:	beq	6561c <fputs@plt+0x544ac>
   66208:	ldr	r2, [sp, #40]	; 0x28
   6620c:	mov	r1, fp
   66210:	mov	r0, sl
   66214:	bl	174fc <fputs@plt+0x638c>
   66218:	subs	r9, r0, #0
   6621c:	beq	6561c <fputs@plt+0x544ac>
   66220:	ldr	r0, [r9, #8]
   66224:	bl	1c9e4 <fputs@plt+0xb874>
   66228:	mov	r5, #6
   6622c:	str	r5, [r8, #76]	; 0x4c
   66230:	ldr	r1, [sp, #36]	; 0x24
   66234:	str	r0, [sp, #40]	; 0x28
   66238:	mov	r0, r8
   6623c:	bl	4b704 <fputs@plt+0x3a594>
   66240:	mov	r1, r5
   66244:	ldr	r2, [pc, #600]	; 664a4 <fputs@plt+0x55334>
   66248:	mov	r0, r4
   6624c:	bl	284bc <fputs@plt+0x1734c>
   66250:	mov	r0, r8
   66254:	mov	r1, r9
   66258:	bl	48adc <fputs@plt+0x3796c>
   6625c:	ldr	r8, [sp, #32]
   66260:	ldr	r5, [r9, #4]
   66264:	mov	r7, r8
   66268:	ldrsh	r2, [r9, #34]	; 0x22
   6626c:	cmp	r7, r2
   66270:	bge	6561c <fputs@plt+0x544ac>
   66274:	ldrb	r3, [r5, #15]
   66278:	tst	r3, #2
   6627c:	addne	r8, r8, #1
   66280:	bne	6633c <fputs@plt+0x551cc>
   66284:	tst	r3, #1
   66288:	ldreq	r6, [sp, #32]
   6628c:	beq	662c8 <fputs@plt+0x55158>
   66290:	ldr	r3, [sp, #40]	; 0x28
   66294:	cmp	r3, #0
   66298:	moveq	r6, #1
   6629c:	beq	662c8 <fputs@plt+0x55158>
   662a0:	ldr	r3, [sp, #40]	; 0x28
   662a4:	mov	r6, #1
   662a8:	ldr	r3, [r3, #4]
   662ac:	sub	r3, r3, #2
   662b0:	ldrsh	r1, [r3, #2]!
   662b4:	cmp	r7, r1
   662b8:	beq	662c8 <fputs@plt+0x55158>
   662bc:	add	r6, r6, #1
   662c0:	cmp	r2, r6
   662c4:	bge	662b0 <fputs@plt+0x55140>
   662c8:	sub	r3, r7, r8
   662cc:	str	r3, [sp, #44]	; 0x2c
   662d0:	ldr	r3, [r5]
   662d4:	ldr	r1, [pc, #508]	; 664d8 <fputs@plt+0x55368>
   662d8:	mov	r0, r5
   662dc:	str	r3, [sp, #36]	; 0x24
   662e0:	bl	1cfa4 <fputs@plt+0xbe34>
   662e4:	ldrb	r2, [r5, #12]
   662e8:	ldr	r1, [r5, #4]
   662ec:	ldr	r3, [sp, #44]	; 0x2c
   662f0:	adds	r2, r2, #0
   662f4:	movne	r2, #1
   662f8:	cmp	r1, #0
   662fc:	moveq	r1, #0
   66300:	ldrne	r1, [r1, #8]
   66304:	str	r6, [sp, #16]
   66308:	str	r1, [sp, #12]
   6630c:	mov	r1, #1
   66310:	stmib	sp, {r0, r2}
   66314:	ldr	r2, [sp, #36]	; 0x24
   66318:	mov	r0, r4
   6631c:	str	r2, [sp]
   66320:	ldr	r2, [pc, #384]	; 664a8 <fputs@plt+0x55338>
   66324:	bl	2941c <fputs@plt+0x182ac>
   66328:	mov	r3, #6
   6632c:	mov	r2, #1
   66330:	mov	r1, #33	; 0x21
   66334:	mov	r0, r4
   66338:	bl	29404 <fputs@plt+0x18294>
   6633c:	add	r7, r7, #1
   66340:	add	r5, r5, #16
   66344:	b	66268 <fputs@plt+0x550f8>
   66348:	mov	r0, r8
   6634c:	bl	28f9c <fputs@plt+0x17e2c>
   66350:	mov	r4, #4
   66354:	str	r4, [r8, #76]	; 0x4c
   66358:	ldr	r1, [sp, #36]	; 0x24
   6635c:	ldr	r9, [pc, #328]	; 664ac <fputs@plt+0x5533c>
   66360:	mov	r7, #0
   66364:	mov	r6, r0
   66368:	mov	r0, r8
   6636c:	bl	4b704 <fputs@plt+0x3a594>
   66370:	ldr	r2, [pc, #312]	; 664b0 <fputs@plt+0x55340>
   66374:	mov	r1, r4
   66378:	mov	r0, r6
   6637c:	bl	284bc <fputs@plt+0x1734c>
   66380:	ldr	r3, [r5, #12]
   66384:	ldr	r8, [pc, #296]	; 664b4 <fputs@plt+0x55344>
   66388:	ldr	r5, [r3, #16]
   6638c:	cmp	r5, #0
   66390:	beq	6561c <fputs@plt+0x544ac>
   66394:	ldr	r4, [r5, #8]
   66398:	mov	r2, r8
   6639c:	mov	r1, #1
   663a0:	ldrsh	r3, [r4, #38]	; 0x26
   663a4:	mov	r0, r6
   663a8:	str	r3, [sp, #8]
   663ac:	ldrsh	r3, [r4, #40]	; 0x28
   663b0:	str	r7, [sp]
   663b4:	str	r3, [sp, #4]
   663b8:	ldr	r3, [r4]
   663bc:	bl	2941c <fputs@plt+0x182ac>
   663c0:	mov	r3, #4
   663c4:	mov	r2, #1
   663c8:	mov	r1, #33	; 0x21
   663cc:	mov	r0, r6
   663d0:	bl	29404 <fputs@plt+0x18294>
   663d4:	ldr	r4, [r4, #8]
   663d8:	cmp	r4, #0
   663dc:	ldreq	r5, [r5]
   663e0:	beq	6638c <fputs@plt+0x5521c>
   663e4:	ldr	r3, [r4, #8]
   663e8:	mov	r2, r9
   663ec:	mov	r1, #2
   663f0:	ldrsh	r3, [r3]
   663f4:	mov	r0, r6
   663f8:	str	r3, [sp, #4]
   663fc:	ldrsh	r3, [r4, #48]	; 0x30
   66400:	str	r3, [sp]
   66404:	ldr	r3, [r4]
   66408:	bl	2941c <fputs@plt+0x182ac>
   6640c:	mov	r3, #4
   66410:	mov	r2, #1
   66414:	mov	r1, #33	; 0x21
   66418:	mov	r0, r6
   6641c:	bl	29404 <fputs@plt+0x18294>
   66420:	ldr	r4, [r4, #20]
   66424:	b	663d8 <fputs@plt+0x55268>
   66428:			; <UNDEFINED> instruction: 0x00079dbd
   6642c:	andeq	r9, r7, r1, asr #27
   66430:	andeq	r7, r7, r0, asr fp
   66434:	muleq	r7, r7, sl
   66438:	andeq	r5, r7, ip, asr #12
   6643c:			; <UNDEFINED> instruction: 0xfffff830
   66440:	andeq	r9, r7, r8, asr #27
   66444:	ldrdeq	r9, [r7], -r2
   66448:	andeq	r9, r7, r9, lsr #27
   6644c:	andeq	r9, r7, r2, lsr #27
   66450:	andeq	r9, r7, r0, ror #27
   66454:	andeq	r9, r7, sp, ror #27
   66458:	andeq	r5, r7, ip, asr r0
   6645c:	strdeq	r9, [r7], -sl
   66460:	andeq	r9, r7, sp, lsl #28
   66464:	ldrdeq	fp, [r7], -r0
   66468:	andeq	r5, r7, r0, ror r6
   6646c:	muleq	r7, r4, r8
   66470:	andeq	r9, r7, r9, lsl lr
   66474:	andeq	r9, r7, r5, lsr #28
   66478:			; <UNDEFINED> instruction: 0xfffffc00
   6647c:	andeq	r9, r7, r1, lsr lr
   66480:	andeq	ip, r8, r0, lsr r1
   66484:	andeq	r9, r7, fp, lsr lr
   66488:			; <UNDEFINED> instruction: 0x0007b8b1
   6648c:	andeq	r7, r7, r7, asr ip
   66490:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   66494:	andeq	r9, r7, r6, asr #28
   66498:	andeq	r9, r7, fp, asr lr
   6649c:	andeq	r9, r7, r4, ror lr
   664a0:	andeq	r9, r7, r0, lsl #29
   664a4:			; <UNDEFINED> instruction: 0x0008ccbc
   664a8:			; <UNDEFINED> instruction: 0x00079eb5
   664ac:			; <UNDEFINED> instruction: 0x00079ebd
   664b0:	ldrdeq	ip, [r8], -r4
   664b4:			; <UNDEFINED> instruction: 0x00079ebc
   664b8:	andeq	ip, r8, r4, ror #25
   664bc:	andeq	r9, r7, r1, asr #29
   664c0:	andeq	r9, r7, r7, asr #29
   664c4:	andeq	r5, r7, r4, lsl #13
   664c8:	andeq	r9, r7, r5, asr #29
   664cc:	strdeq	ip, [r8], -ip	; <UNPREDICTABLE>
   664d0:	andeq	ip, r8, r0, lsl sp
   664d4:	andeq	r9, r7, fp, asr #29
   664d8:	ldrdeq	r1, [r7], -ip
   664dc:	andeq	ip, r8, ip, lsl sp
   664e0:	andeq	r9, r7, r2, asr #29
   664e4:	andeq	ip, r8, r4, lsr #26
   664e8:	andeq	r6, r7, r8, lsr #1
   664ec:	ldrdeq	r9, [r7], -r8
   664f0:			; <UNDEFINED> instruction: 0x00079db3
   664f4:	andeq	r9, r7, pc, asr #29
   664f8:	andeq	ip, r8, r4, asr #26
   664fc:	andeq	r9, r7, r8, asr #29
   66500:	andeq	r5, r7, r8, asr #6
   66504:	ldrdeq	r4, [r7], -r1
   66508:	muleq	r2, r0, r0
   6650c:	andeq	r4, r7, sp, asr #25
   66510:	ldrdeq	r9, [r7], -sp
   66514:	andeq	fp, r7, sp, lsl sl
   66518:	strheq	r4, [r7], -r0
   6651c:	andeq	r9, r7, r2, ror #29
   66520:	andeq	r5, r7, r0, lsr #13
   66524:	andeq	r9, r7, r0, ror pc
   66528:	strdeq	r9, [r7], -r2
   6652c:	andeq	r9, r7, r3, asr pc
   66530:	andeq	r9, r7, sl, lsl #30
   66534:	cmp	fp, #0
   66538:	beq	6561c <fputs@plt+0x544ac>
   6653c:	ldr	r2, [sp, #40]	; 0x28
   66540:	mov	r1, fp
   66544:	mov	r0, sl
   66548:	bl	17578 <fputs@plt+0x6408>
   6654c:	subs	r5, r0, #0
   66550:	beq	6561c <fputs@plt+0x544ac>
   66554:	mov	r3, #12
   66558:	ldr	r2, [pc, #-120]	; 664e8 <fputs@plt+0x55378>
   6655c:	ldr	r1, [sp, #36]	; 0x24
   66560:	mla	r6, r3, r6, r2
   66564:	mov	r0, r8
   66568:	ldr	r9, [r5, #12]
   6656c:	ldr	r7, [r6, #-3340]	; 0xfffff2f4
   66570:	cmp	r7, #0
   66574:	movne	r3, #6
   66578:	moveq	r3, #3
   6657c:	ldrhne	r6, [r5, #52]	; 0x34
   66580:	ldrheq	r6, [r5, #50]	; 0x32
   66584:	str	r3, [r8, #76]	; 0x4c
   66588:	bl	4b704 <fputs@plt+0x3a594>
   6658c:	ldr	r2, [pc, #-220]	; 664b8 <fputs@plt+0x55348>
   66590:	ldr	r1, [r8, #76]	; 0x4c
   66594:	mov	r0, r4
   66598:	bl	284bc <fputs@plt+0x1734c>
   6659c:	ldr	r3, [sp, #32]
   665a0:	cmp	r3, r6
   665a4:	beq	6561c <fputs@plt+0x544ac>
   665a8:	ldr	r3, [sp, #32]
   665ac:	ldr	r2, [r5, #4]
   665b0:	mov	r1, #1
   665b4:	lsl	r3, r3, #1
   665b8:	mov	r0, r4
   665bc:	ldrsh	r3, [r2, r3]
   665c0:	cmp	r3, #0
   665c4:	movlt	r2, #0
   665c8:	ldrge	r2, [r9, #4]
   665cc:	ldrge	r2, [r2, r3, lsl #4]
   665d0:	str	r3, [sp]
   665d4:	str	r2, [sp, #4]
   665d8:	ldr	r3, [sp, #32]
   665dc:	ldr	r2, [pc, #-296]	; 664bc <fputs@plt+0x5534c>
   665e0:	bl	2941c <fputs@plt+0x182ac>
   665e4:	cmp	r7, #0
   665e8:	beq	6662c <fputs@plt+0x554bc>
   665ec:	ldr	r3, [r5, #28]
   665f0:	ldr	r2, [sp, #32]
   665f4:	ldr	r1, [sp, #32]
   665f8:	mov	r0, r4
   665fc:	ldrb	r3, [r3, r2]
   66600:	ldrh	r2, [r5, #50]	; 0x32
   66604:	cmp	r1, r2
   66608:	movge	r2, #0
   6660c:	movlt	r2, #1
   66610:	str	r2, [sp, #4]
   66614:	ldr	r2, [r5, #32]
   66618:	ldr	r2, [r2, r1, lsl #2]
   6661c:	mov	r1, #4
   66620:	str	r2, [sp]
   66624:	ldr	r2, [pc, #-364]	; 664c0 <fputs@plt+0x55350>
   66628:	bl	2941c <fputs@plt+0x182ac>
   6662c:	ldr	r3, [r8, #76]	; 0x4c
   66630:	mov	r2, #1
   66634:	mov	r1, #33	; 0x21
   66638:	mov	r0, r4
   6663c:	bl	29404 <fputs@plt+0x18294>
   66640:	ldr	r3, [sp, #32]
   66644:	add	r3, r3, #1
   66648:	str	r3, [sp, #32]
   6664c:	b	6659c <fputs@plt+0x5542c>
   66650:	cmp	fp, #0
   66654:	beq	6561c <fputs@plt+0x544ac>
   66658:	ldr	r2, [sp, #40]	; 0x28
   6665c:	mov	r1, fp
   66660:	mov	r0, sl
   66664:	bl	174fc <fputs@plt+0x638c>
   66668:	subs	r6, r0, #0
   6666c:	beq	6561c <fputs@plt+0x544ac>
   66670:	mov	r0, r8
   66674:	bl	28f9c <fputs@plt+0x17e2c>
   66678:	mov	r4, #5
   6667c:	str	r4, [r8, #76]	; 0x4c
   66680:	ldr	r1, [sp, #36]	; 0x24
   66684:	ldr	r7, [pc, #-456]	; 664c4 <fputs@plt+0x55354>
   66688:	mov	r5, r0
   6668c:	mov	r0, r8
   66690:	bl	4b704 <fputs@plt+0x3a594>
   66694:	ldr	r8, [pc, #-468]	; 664c8 <fputs@plt+0x55358>
   66698:	mov	r1, r4
   6669c:	ldr	r2, [pc, #-472]	; 664cc <fputs@plt+0x5535c>
   666a0:	mov	r0, r5
   666a4:	bl	284bc <fputs@plt+0x1734c>
   666a8:	ldr	r4, [r6, #8]
   666ac:	add	r6, sp, #120	; 0x78
   666b0:	cmp	r4, #0
   666b4:	beq	6561c <fputs@plt+0x544ac>
   666b8:	ldr	r3, [r4, #36]	; 0x24
   666bc:	ldm	r7, {r0, r1, r2}
   666c0:	adds	r3, r3, #0
   666c4:	movne	r3, #1
   666c8:	stm	r6, {r0, r1, r2}
   666cc:	add	r2, sp, #152	; 0x98
   666d0:	str	r3, [sp, #12]
   666d4:	ldrb	r3, [r4, #55]	; 0x37
   666d8:	mov	r1, #1
   666dc:	mov	r0, r5
   666e0:	and	r3, r3, #3
   666e4:	add	r3, r2, r3, lsl #2
   666e8:	mov	r2, r8
   666ec:	ldr	r3, [r3, #-32]	; 0xffffffe0
   666f0:	str	r3, [sp, #8]
   666f4:	ldrb	r3, [r4, #54]	; 0x36
   666f8:	adds	r3, r3, #0
   666fc:	movne	r3, #1
   66700:	str	r3, [sp, #4]
   66704:	ldr	r3, [r4]
   66708:	str	r3, [sp]
   6670c:	ldr	r3, [sp, #32]
   66710:	bl	2941c <fputs@plt+0x182ac>
   66714:	mov	r3, #5
   66718:	mov	r2, #1
   6671c:	mov	r1, #33	; 0x21
   66720:	mov	r0, r5
   66724:	bl	29404 <fputs@plt+0x18294>
   66728:	ldr	r3, [sp, #32]
   6672c:	ldr	r4, [r4, #20]
   66730:	add	r3, r3, #1
   66734:	str	r3, [sp, #32]
   66738:	b	666b0 <fputs@plt+0x55540>
   6673c:	mov	r1, #3
   66740:	str	r1, [r8, #76]	; 0x4c
   66744:	ldr	r2, [pc, #-636]	; 664d0 <fputs@plt+0x55360>
   66748:	mov	r0, r4
   6674c:	bl	284bc <fputs@plt+0x1734c>
   66750:	ldr	r6, [pc, #-644]	; 664d4 <fputs@plt+0x55364>
   66754:	ldr	r7, [pc, #-644]	; 664d8 <fputs@plt+0x55368>
   66758:	mov	r5, #1
   6675c:	ldr	r3, [sl, #20]
   66760:	ldr	r2, [sp, #32]
   66764:	cmp	r2, r3
   66768:	bge	6561c <fputs@plt+0x544ac>
   6676c:	ldr	r3, [sp, #32]
   66770:	ldr	r2, [sl, #16]
   66774:	add	r3, r2, r3, lsl #4
   66778:	ldr	r3, [r3, #4]
   6677c:	cmp	r3, #0
   66780:	beq	667d0 <fputs@plt+0x55660>
   66784:	ldr	r3, [r3, #4]
   66788:	ldr	r1, [sp, #32]
   6678c:	mov	r0, r4
   66790:	ldr	r3, [r3]
   66794:	ldr	r2, [r2, r1, lsl #4]
   66798:	ldrb	r1, [r3, #16]
   6679c:	cmp	r1, #0
   667a0:	movne	r3, r7
   667a4:	ldreq	r3, [r3, #176]	; 0xb0
   667a8:	mov	r1, r5
   667ac:	stm	sp, {r2, r3}
   667b0:	ldr	r3, [sp, #32]
   667b4:	mov	r2, r6
   667b8:	bl	2941c <fputs@plt+0x182ac>
   667bc:	mov	r3, #3
   667c0:	mov	r2, r5
   667c4:	mov	r1, #33	; 0x21
   667c8:	mov	r0, r4
   667cc:	bl	29404 <fputs@plt+0x18294>
   667d0:	ldr	r3, [sp, #32]
   667d4:	add	r3, r3, #1
   667d8:	str	r3, [sp, #32]
   667dc:	b	6675c <fputs@plt+0x555ec>
   667e0:	mov	r5, #2
   667e4:	str	r5, [r8, #76]	; 0x4c
   667e8:	ldr	r2, [pc, #-788]	; 664dc <fputs@plt+0x5536c>
   667ec:	mov	r1, r5
   667f0:	mov	r0, r4
   667f4:	bl	284bc <fputs@plt+0x1734c>
   667f8:	ldr	r8, [pc, #-800]	; 664e0 <fputs@plt+0x55370>
   667fc:	ldr	r6, [sl, #372]	; 0x174
   66800:	mov	r7, #1
   66804:	cmp	r6, #0
   66808:	beq	6561c <fputs@plt+0x544ac>
   6680c:	ldr	r3, [sp, #32]
   66810:	mov	r2, r8
   66814:	add	r9, r3, #1
   66818:	ldr	r3, [r6, #8]
   6681c:	mov	r1, r7
   66820:	mov	r0, r4
   66824:	ldr	r3, [r3]
   66828:	str	r3, [sp]
   6682c:	ldr	r3, [sp, #32]
   66830:	bl	2941c <fputs@plt+0x182ac>
   66834:	mov	r3, r5
   66838:	mov	r2, r7
   6683c:	mov	r1, #33	; 0x21
   66840:	mov	r0, r4
   66844:	bl	29404 <fputs@plt+0x18294>
   66848:	ldr	r6, [r6]
   6684c:	str	r9, [sp, #32]
   66850:	b	66804 <fputs@plt+0x55694>
   66854:	cmp	fp, #0
   66858:	beq	6561c <fputs@plt+0x544ac>
   6685c:	ldr	r2, [sp, #40]	; 0x28
   66860:	mov	r1, fp
   66864:	mov	r0, sl
   66868:	bl	174fc <fputs@plt+0x638c>
   6686c:	subs	r3, r0, #0
   66870:	str	r3, [sp, #40]	; 0x28
   66874:	beq	6561c <fputs@plt+0x544ac>
   66878:	mov	r0, r8
   6687c:	bl	28f9c <fputs@plt+0x17e2c>
   66880:	ldr	r3, [sp, #40]	; 0x28
   66884:	ldr	r4, [r3, #16]
   66888:	cmp	r4, #0
   6688c:	mov	r7, r0
   66890:	beq	6561c <fputs@plt+0x544ac>
   66894:	mov	r5, #8
   66898:	ldr	r1, [sp, #36]	; 0x24
   6689c:	mov	r0, r8
   668a0:	str	r5, [r8, #76]	; 0x4c
   668a4:	bl	4b704 <fputs@plt+0x3a594>
   668a8:	ldr	r2, [pc, #-972]	; 664e4 <fputs@plt+0x55374>
   668ac:	mov	r1, r5
   668b0:	mov	r0, r7
   668b4:	bl	284bc <fputs@plt+0x1734c>
   668b8:	ldr	r9, [sp, #32]
   668bc:	mov	r6, r4
   668c0:	ldr	r5, [sp, #32]
   668c4:	ldr	r8, [pc, #-996]	; 664e8 <fputs@plt+0x55378>
   668c8:	b	6696c <fputs@plt+0x557fc>
   668cc:	ldr	r3, [sp, #40]	; 0x28
   668d0:	ldr	r2, [r6, #36]	; 0x24
   668d4:	ldr	ip, [r6, #40]	; 0x28
   668d8:	ldr	r3, [r3, #4]
   668dc:	ldr	r1, [r4, #8]
   668e0:	ldr	lr, [pc, #-1020]	; 664ec <fputs@plt+0x5537c>
   668e4:	ldr	r0, [r3, r2, lsl #4]
   668e8:	ldrb	r3, [r4, #26]
   668ec:	add	r6, r6, #8
   668f0:	sub	r3, r3, #6
   668f4:	uxtb	r3, r3
   668f8:	cmp	r3, #3
   668fc:	addls	r3, r8, r3, lsl #2
   66900:	ldrhi	r2, [pc, #-1048]	; 664f0 <fputs@plt+0x55380>
   66904:	ldrls	r2, [r3, #-2584]	; 0xfffff5e8
   66908:	ldrb	r3, [r4, #25]
   6690c:	str	lr, [sp, #24]
   66910:	str	r2, [sp, #16]
   66914:	sub	r3, r3, #6
   66918:	str	ip, [sp, #12]
   6691c:	uxtb	r3, r3
   66920:	cmp	r3, #3
   66924:	addls	r3, r8, r3, lsl #2
   66928:	ldrhi	r3, [pc, #-1088]	; 664f0 <fputs@plt+0x55380>
   6692c:	ldrls	r3, [r3, #-2584]	; 0xfffff5e8
   66930:	str	r0, [sp, #8]
   66934:	str	r3, [sp, #20]
   66938:	str	r1, [sp, #4]
   6693c:	str	r5, [sp]
   66940:	mov	r3, r9
   66944:	ldr	r2, [pc, #-1112]	; 664f4 <fputs@plt+0x55384>
   66948:	mov	r1, #1
   6694c:	mov	r0, r7
   66950:	bl	2941c <fputs@plt+0x182ac>
   66954:	mov	r3, #8
   66958:	mov	r2, #1
   6695c:	mov	r1, #33	; 0x21
   66960:	mov	r0, r7
   66964:	bl	29404 <fputs@plt+0x18294>
   66968:	add	r5, r5, #1
   6696c:	ldr	r3, [r4, #20]
   66970:	cmp	r5, r3
   66974:	blt	668cc <fputs@plt+0x5575c>
   66978:	ldr	r4, [r4, #4]
   6697c:	add	r9, r9, #1
   66980:	cmp	r4, #0
   66984:	bne	668bc <fputs@plt+0x5574c>
   66988:	b	6561c <fputs@plt+0x544ac>
   6698c:	ldr	r3, [r8, #76]	; 0x4c
   66990:	mov	r0, r8
   66994:	str	r3, [sp, #52]	; 0x34
   66998:	add	r3, r3, #1
   6699c:	str	r3, [sp, #76]	; 0x4c
   669a0:	ldr	r3, [sp, #52]	; 0x34
   669a4:	add	r3, r3, #5
   669a8:	str	r3, [sp, #80]	; 0x50
   669ac:	ldr	r3, [sp, #52]	; 0x34
   669b0:	add	r3, r3, #6
   669b4:	str	r3, [r8, #76]	; 0x4c
   669b8:	str	r3, [sp, #44]	; 0x2c
   669bc:	bl	28f9c <fputs@plt+0x17e2c>
   669c0:	ldr	r2, [pc, #-1232]	; 664f8 <fputs@plt+0x55388>
   669c4:	mov	r1, #4
   669c8:	mov	r4, r0
   669cc:	bl	284bc <fputs@plt+0x1734c>
   669d0:	ldr	r1, [sp, #36]	; 0x24
   669d4:	mov	r0, r8
   669d8:	bl	4b704 <fputs@plt+0x3a594>
   669dc:	ldr	r3, [sl, #16]
   669e0:	ldr	r2, [sp, #56]	; 0x38
   669e4:	add	r3, r3, r2
   669e8:	ldr	r3, [r3, #12]
   669ec:	ldr	r3, [r3, #16]
   669f0:	str	r3, [sp, #60]	; 0x3c
   669f4:	ldr	r3, [sp, #60]	; 0x3c
   669f8:	cmp	r3, #0
   669fc:	beq	6561c <fputs@plt+0x544ac>
   66a00:	cmp	fp, #0
   66a04:	ldreq	r3, [sp, #60]	; 0x3c
   66a08:	ldreq	r9, [r3, #8]
   66a0c:	ldreq	r3, [r3]
   66a10:	beq	66a30 <fputs@plt+0x558c0>
   66a14:	ldr	r3, [sp, #40]	; 0x28
   66a18:	mov	r2, fp
   66a1c:	mov	r1, #0
   66a20:	mov	r0, r8
   66a24:	bl	5f324 <fputs@plt+0x4e1b4>
   66a28:	mov	r3, #0
   66a2c:	mov	r9, r0
   66a30:	cmp	r9, #0
   66a34:	str	r3, [sp, #60]	; 0x3c
   66a38:	beq	669f4 <fputs@plt+0x55884>
   66a3c:	ldr	r3, [r9, #16]
   66a40:	cmp	r3, #0
   66a44:	beq	669f4 <fputs@plt+0x55884>
   66a48:	ldr	r3, [r9]
   66a4c:	ldr	r1, [sp, #36]	; 0x24
   66a50:	str	r3, [sp]
   66a54:	mov	r0, r8
   66a58:	mov	r3, #0
   66a5c:	ldr	r2, [r9, #28]
   66a60:	bl	28d38 <fputs@plt+0x17bc8>
   66a64:	ldrsh	r3, [r9, #34]	; 0x22
   66a68:	ldr	r2, [sp, #44]	; 0x2c
   66a6c:	mov	r7, #54	; 0x36
   66a70:	add	r3, r3, r2
   66a74:	ldr	r2, [r8, #76]	; 0x4c
   66a78:	mov	r1, #0
   66a7c:	cmp	r3, r2
   66a80:	strgt	r3, [r8, #76]	; 0x4c
   66a84:	ldr	r2, [sp, #36]	; 0x24
   66a88:	mov	r3, r9
   66a8c:	mov	r0, r8
   66a90:	str	r7, [sp]
   66a94:	bl	33a64 <fputs@plt+0x228f4>
   66a98:	ldr	r2, [r9]
   66a9c:	ldr	r1, [sp, #76]	; 0x4c
   66aa0:	mov	r0, r4
   66aa4:	bl	29064 <fputs@plt+0x17ef4>
   66aa8:	ldr	r6, [r9, #16]
   66aac:	mov	r5, #1
   66ab0:	str	r7, [sp, #56]	; 0x38
   66ab4:	cmp	r6, #0
   66ab8:	bne	66af0 <fputs@plt+0x55980>
   66abc:	ldr	r3, [r8, #72]	; 0x48
   66ac0:	mov	r2, #0
   66ac4:	cmp	r5, r3
   66ac8:	strgt	r5, [r8, #72]	; 0x48
   66acc:	mov	r1, #108	; 0x6c
   66ad0:	mov	r0, r4
   66ad4:	bl	293a0 <fputs@plt+0x18230>
   66ad8:	mov	r3, #1
   66adc:	ldr	r5, [r9, #16]
   66ae0:	str	r3, [sp, #56]	; 0x38
   66ae4:	mov	r7, #0
   66ae8:	str	r0, [sp, #84]	; 0x54
   66aec:	b	66dc0 <fputs@plt+0x55c50>
   66af0:	ldr	r2, [sp, #40]	; 0x28
   66af4:	ldr	r1, [r6, #8]
   66af8:	mov	r0, sl
   66afc:	bl	174fc <fputs@plt+0x638c>
   66b00:	subs	r7, r0, #0
   66b04:	beq	66b78 <fputs@plt+0x55a08>
   66b08:	mov	r3, #0
   66b0c:	str	r3, [sp, #116]	; 0x74
   66b10:	ldr	r3, [r7]
   66b14:	ldr	r1, [sp, #36]	; 0x24
   66b18:	str	r3, [sp]
   66b1c:	mov	r0, r8
   66b20:	mov	r3, #0
   66b24:	ldr	r2, [r7, #28]
   66b28:	bl	28d38 <fputs@plt+0x17bc8>
   66b2c:	mov	r3, #0
   66b30:	str	r3, [sp]
   66b34:	mov	r2, r6
   66b38:	add	r3, sp, #116	; 0x74
   66b3c:	mov	r1, r7
   66b40:	mov	r0, r8
   66b44:	bl	33498 <fputs@plt+0x22328>
   66b48:	cmp	r0, #0
   66b4c:	bne	6561c <fputs@plt+0x544ac>
   66b50:	ldr	r3, [sp, #116]	; 0x74
   66b54:	cmp	r3, #0
   66b58:	bne	66b84 <fputs@plt+0x55a14>
   66b5c:	ldr	r3, [sp, #56]	; 0x38
   66b60:	ldr	r2, [sp, #36]	; 0x24
   66b64:	str	r3, [sp]
   66b68:	mov	r1, r5
   66b6c:	mov	r3, r7
   66b70:	mov	r0, r8
   66b74:	bl	33a64 <fputs@plt+0x228f4>
   66b78:	add	r5, r5, #1
   66b7c:	ldr	r6, [r6, #4]
   66b80:	b	66ab4 <fputs@plt+0x55944>
   66b84:	ldr	r2, [sp, #36]	; 0x24
   66b88:	ldr	r1, [sp, #56]	; 0x38
   66b8c:	str	r2, [sp]
   66b90:	mov	r0, r4
   66b94:	ldr	r3, [r3, #44]	; 0x2c
   66b98:	mov	r2, r5
   66b9c:	bl	28f0c <fputs@plt+0x17d9c>
   66ba0:	ldr	r1, [sp, #116]	; 0x74
   66ba4:	mov	r0, r8
   66ba8:	bl	33a40 <fputs@plt+0x228d0>
   66bac:	b	66b78 <fputs@plt+0x55a08>
   66bb0:	ldr	r2, [sp, #40]	; 0x28
   66bb4:	ldr	r1, [r5, #8]
   66bb8:	mov	r0, sl
   66bbc:	bl	174fc <fputs@plt+0x638c>
   66bc0:	str	r7, [sp, #116]	; 0x74
   66bc4:	str	r7, [sp, #120]	; 0x78
   66bc8:	subs	r3, r0, #0
   66bcc:	str	r3, [sp, #68]	; 0x44
   66bd0:	beq	66bf0 <fputs@plt+0x55a80>
   66bd4:	add	r3, sp, #120	; 0x78
   66bd8:	str	r3, [sp]
   66bdc:	mov	r1, r0
   66be0:	add	r3, sp, #116	; 0x74
   66be4:	mov	r2, r5
   66be8:	mov	r0, r8
   66bec:	bl	33498 <fputs@plt+0x22328>
   66bf0:	ldr	r0, [r4, #24]
   66bf4:	bl	28e04 <fputs@plt+0x17c94>
   66bf8:	ldr	r3, [sp, #68]	; 0x44
   66bfc:	cmp	r3, #0
   66c00:	str	r0, [sp, #64]	; 0x40
   66c04:	beq	66c14 <fputs@plt+0x55aa4>
   66c08:	ldr	r3, [sp, #116]	; 0x74
   66c0c:	cmp	r3, #0
   66c10:	beq	66c90 <fputs@plt+0x55b20>
   66c14:	ldr	r3, [sp, #52]	; 0x34
   66c18:	ldr	r6, [sp, #32]
   66c1c:	add	r3, r3, #6
   66c20:	str	r5, [sp, #72]	; 0x48
   66c24:	str	r3, [sp, #92]	; 0x5c
   66c28:	ldr	r3, [r5, #20]
   66c2c:	cmp	r6, r3
   66c30:	blt	66df0 <fputs@plt+0x55c80>
   66c34:	ldr	r3, [sp, #68]	; 0x44
   66c38:	cmp	r3, #0
   66c3c:	beq	66d48 <fputs@plt+0x55bd8>
   66c40:	ldr	r1, [sp, #116]	; 0x74
   66c44:	mov	r0, sl
   66c48:	bl	21128 <fputs@plt+0xffb8>
   66c4c:	ldr	r3, [r5, #20]
   66c50:	ldr	r2, [sp, #80]	; 0x50
   66c54:	mov	r1, #49	; 0x31
   66c58:	str	r2, [sp]
   66c5c:	ldr	r2, [sp, #44]	; 0x2c
   66c60:	stmib	sp, {r0, r3}
   66c64:	mov	r0, r4
   66c68:	bl	2902c <fputs@plt+0x17ebc>
   66c6c:	ldr	r3, [sp, #80]	; 0x50
   66c70:	str	r7, [sp, #4]
   66c74:	str	r3, [sp]
   66c78:	ldr	r2, [sp, #56]	; 0x38
   66c7c:	ldr	r3, [sp, #64]	; 0x40
   66c80:	mov	r1, #69	; 0x45
   66c84:	mov	r0, r4
   66c88:	bl	28ff4 <fputs@plt+0x17e84>
   66c8c:	b	66d48 <fputs@plt+0x55bd8>
   66c90:	ldrsh	r3, [r9, #32]
   66c94:	ldr	r6, [r5, #36]	; 0x24
   66c98:	cmp	r6, r3
   66c9c:	moveq	r2, r7
   66ca0:	ldr	r3, [sp, #44]	; 0x2c
   66ca4:	moveq	r1, #103	; 0x67
   66ca8:	beq	66d08 <fputs@plt+0x55b98>
   66cac:	str	r3, [sp]
   66cb0:	mov	r2, r7
   66cb4:	mov	r3, r6
   66cb8:	mov	r1, #47	; 0x2f
   66cbc:	mov	r0, r4
   66cc0:	bl	28f0c <fputs@plt+0x17d9c>
   66cc4:	ldr	r3, [r9, #12]
   66cc8:	cmp	r3, #0
   66ccc:	bne	66ce4 <fputs@plt+0x55b74>
   66cd0:	ldr	r3, [sp, #44]	; 0x2c
   66cd4:	mov	r2, r6
   66cd8:	mov	r1, r9
   66cdc:	mov	r0, r4
   66ce0:	bl	399a4 <fputs@plt+0x28834>
   66ce4:	ldr	r3, [sp, #64]	; 0x40
   66ce8:	ldr	r2, [sp, #44]	; 0x2c
   66cec:	mov	r1, #76	; 0x4c
   66cf0:	mov	r0, r4
   66cf4:	bl	29404 <fputs@plt+0x18294>
   66cf8:	ldr	r3, [r4, #32]
   66cfc:	ldr	r2, [sp, #44]	; 0x2c
   66d00:	add	r3, r3, #3
   66d04:	mov	r1, #38	; 0x26
   66d08:	mov	r0, r4
   66d0c:	bl	29404 <fputs@plt+0x18294>
   66d10:	ldr	r3, [sp, #44]	; 0x2c
   66d14:	ldr	r2, [sp, #56]	; 0x38
   66d18:	str	r3, [sp]
   66d1c:	mov	r1, #70	; 0x46
   66d20:	mov	r3, r7
   66d24:	mov	r0, r4
   66d28:	bl	28f0c <fputs@plt+0x17d9c>
   66d2c:	ldr	r1, [sp, #64]	; 0x40
   66d30:	mov	r0, r4
   66d34:	bl	2956c <fputs@plt+0x183fc>
   66d38:	ldr	r1, [r4, #32]
   66d3c:	mov	r0, r4
   66d40:	sub	r1, r1, #2
   66d44:	bl	1e06c <fputs@plt+0xcefc>
   66d48:	ldr	r3, [sp, #52]	; 0x34
   66d4c:	mov	r2, r7
   66d50:	add	r3, r3, #2
   66d54:	mov	r1, #103	; 0x67
   66d58:	mov	r0, r4
   66d5c:	bl	29404 <fputs@plt+0x18294>
   66d60:	ldr	r3, [sp, #56]	; 0x38
   66d64:	ldr	r1, [sp, #52]	; 0x34
   66d68:	sub	r3, r3, #1
   66d6c:	str	r3, [sp]
   66d70:	ldr	r2, [pc, #-2172]	; 664fc <fputs@plt+0x5538c>
   66d74:	ldr	r3, [r5, #8]
   66d78:	add	r1, r1, #3
   66d7c:	mov	r0, r4
   66d80:	bl	2941c <fputs@plt+0x182ac>
   66d84:	mov	r3, #4
   66d88:	ldr	r2, [sp, #76]	; 0x4c
   66d8c:	mov	r1, #33	; 0x21
   66d90:	mov	r0, r4
   66d94:	bl	29404 <fputs@plt+0x18294>
   66d98:	ldr	r1, [sp, #64]	; 0x40
   66d9c:	mov	r0, r4
   66da0:	bl	16e4c <fputs@plt+0x5cdc>
   66da4:	ldr	r1, [sp, #120]	; 0x78
   66da8:	mov	r0, sl
   66dac:	bl	1e0ec <fputs@plt+0xcf7c>
   66db0:	ldr	r3, [sp, #56]	; 0x38
   66db4:	ldr	r5, [r5, #4]
   66db8:	add	r3, r3, #1
   66dbc:	str	r3, [sp, #56]	; 0x38
   66dc0:	cmp	r5, #0
   66dc4:	bne	66bb0 <fputs@plt+0x55a40>
   66dc8:	ldr	r3, [sp, #84]	; 0x54
   66dcc:	mov	r2, r5
   66dd0:	add	r3, r3, #1
   66dd4:	mov	r1, #7
   66dd8:	mov	r0, r4
   66ddc:	bl	29404 <fputs@plt+0x18294>
   66de0:	ldr	r1, [sp, #84]	; 0x54
   66de4:	mov	r0, r4
   66de8:	bl	1e06c <fputs@plt+0xcefc>
   66dec:	b	669f4 <fputs@plt+0x55884>
   66df0:	ldr	r3, [sp, #120]	; 0x78
   66df4:	ldr	r2, [sp, #92]	; 0x5c
   66df8:	cmp	r3, #0
   66dfc:	add	r2, r2, r6
   66e00:	ldreq	r3, [sp, #72]	; 0x48
   66e04:	ldrne	r3, [r3, r6, lsl #2]
   66e08:	str	r2, [sp, #88]	; 0x58
   66e0c:	ldreq	r3, [r3, #36]	; 0x24
   66e10:	mov	r1, r9
   66e14:	str	r2, [sp]
   66e18:	mov	r0, r4
   66e1c:	mov	r2, r7
   66e20:	bl	39a30 <fputs@plt+0x288c0>
   66e24:	ldr	r3, [sp, #64]	; 0x40
   66e28:	ldr	r2, [sp, #88]	; 0x58
   66e2c:	mov	r1, #76	; 0x4c
   66e30:	mov	r0, r4
   66e34:	bl	29404 <fputs@plt+0x18294>
   66e38:	ldr	r3, [sp, #72]	; 0x48
   66e3c:	add	r6, r6, #1
   66e40:	add	r3, r3, #8
   66e44:	str	r3, [sp, #72]	; 0x48
   66e48:	b	66c28 <fputs@plt+0x55ab8>
   66e4c:	cmp	fp, #0
   66e50:	beq	6561c <fputs@plt+0x544ac>
   66e54:	mov	r1, #0
   66e58:	mov	r0, fp
   66e5c:	bl	25d08 <fputs@plt+0x14b98>
   66e60:	ldr	r3, [pc, #-2408]	; 66500 <fputs@plt+0x55390>
   66e64:	ldr	r5, [pc, #-2408]	; 66504 <fputs@plt+0x55394>
   66e68:	ldr	r6, [pc, #-2408]	; 66508 <fputs@plt+0x55398>
   66e6c:	mov	r4, #0
   66e70:	str	r4, [sp, #16]
   66e74:	str	r4, [sp, #12]
   66e78:	str	r4, [sp, #8]
   66e7c:	mov	r2, #2
   66e80:	ldr	r1, [pc, #-2420]	; 66514 <fputs@plt+0x553a4>
   66e84:	subs	r7, r0, #0
   66e88:	movne	r5, r3
   66e8c:	mov	r0, sl
   66e90:	stm	sp, {r5, r6}
   66e94:	mov	r3, #1
   66e98:	bl	31630 <fputs@plt+0x204c0>
   66e9c:	str	r4, [sp, #16]
   66ea0:	str	r4, [sp, #12]
   66ea4:	str	r4, [sp, #8]
   66ea8:	stm	sp, {r5, r6}
   66eac:	mov	r3, #1
   66eb0:	mov	r2, #3
   66eb4:	ldr	r1, [pc, #-2472]	; 66514 <fputs@plt+0x553a4>
   66eb8:	mov	r0, sl
   66ebc:	bl	31630 <fputs@plt+0x204c0>
   66ec0:	ldr	r3, [pc, #-2492]	; 6650c <fputs@plt+0x5539c>
   66ec4:	str	r4, [sp, #16]
   66ec8:	str	r3, [sp]
   66ecc:	str	r4, [sp, #12]
   66ed0:	mov	r3, #1
   66ed4:	str	r4, [sp, #8]
   66ed8:	str	r6, [sp, #4]
   66edc:	mov	r2, #2
   66ee0:	ldr	r1, [pc, #-2520]	; 66510 <fputs@plt+0x553a0>
   66ee4:	mov	r0, sl
   66ee8:	bl	31630 <fputs@plt+0x204c0>
   66eec:	mov	r2, #12
   66ef0:	mov	r0, sl
   66ef4:	ldr	r1, [pc, #-2540]	; 66510 <fputs@plt+0x553a0>
   66ef8:	bl	11304 <fputs@plt+0x194>
   66efc:	cmp	r7, r4
   66f00:	moveq	r2, #4
   66f04:	movne	r2, #12
   66f08:	ldr	r1, [pc, #-2556]	; 66514 <fputs@plt+0x553a4>
   66f0c:	mov	r0, sl
   66f10:	bl	11304 <fputs@plt+0x194>
   66f14:	b	6561c <fputs@plt+0x544ac>
   66f18:	ldr	r3, [sp, #48]	; 0x30
   66f1c:	mov	r1, #1
   66f20:	mov	r0, r4
   66f24:	ldrb	r2, [r3]
   66f28:	ldr	r3, [pc, #-2584]	; 66518 <fputs@plt+0x553a8>
   66f2c:	mov	r5, #100	; 0x64
   66f30:	add	r3, r3, r2
   66f34:	add	r2, sp, #152	; 0x98
   66f38:	ldrb	r3, [r3, #64]	; 0x40
   66f3c:	str	r3, [sp, #68]	; 0x44
   66f40:	ldr	r3, [r7]
   66f44:	cmp	r3, #0
   66f48:	ldr	r3, [sp, #36]	; 0x24
   66f4c:	mvneq	r3, #0
   66f50:	str	r3, [sp, #36]	; 0x24
   66f54:	mov	r3, #6
   66f58:	str	r3, [r8, #76]	; 0x4c
   66f5c:	ldr	r3, [pc, #-2632]	; 6651c <fputs@plt+0x553ac>
   66f60:	str	r3, [r2, #-36]!	; 0xffffffdc
   66f64:	bl	284bc <fputs@plt+0x1734c>
   66f68:	cmp	fp, #0
   66f6c:	str	r5, [sp, #104]	; 0x68
   66f70:	beq	66f8c <fputs@plt+0x55e1c>
   66f74:	add	r1, sp, #104	; 0x68
   66f78:	mov	r0, fp
   66f7c:	bl	15744 <fputs@plt+0x45d4>
   66f80:	ldr	r3, [sp, #104]	; 0x68
   66f84:	cmp	r3, #0
   66f88:	strle	r5, [sp, #104]	; 0x68
   66f8c:	mov	r3, #1
   66f90:	ldr	r2, [sp, #104]	; 0x68
   66f94:	mov	r1, #22
   66f98:	mov	r0, r4
   66f9c:	bl	29404 <fputs@plt+0x18294>
   66fa0:	ldr	r3, [sp, #32]
   66fa4:	str	r3, [sp, #40]	; 0x28
   66fa8:	ldr	r2, [sp, #40]	; 0x28
   66fac:	ldr	r3, [sl, #20]
   66fb0:	cmp	r2, r3
   66fb4:	blt	66ff0 <fputs@plt+0x55e80>
   66fb8:	ldr	r2, [pc, #-2720]	; 66520 <fputs@plt+0x553b0>
   66fbc:	mov	r1, #4
   66fc0:	mov	r0, r4
   66fc4:	bl	29ddc <fputs@plt+0x18c6c>
   66fc8:	cmp	r0, #0
   66fcc:	beq	6561c <fputs@plt+0x544ac>
   66fd0:	ldr	r3, [sp, #104]	; 0x68
   66fd4:	rsb	r3, r3, #0
   66fd8:	str	r3, [r0, #8]
   66fdc:	mvn	r3, #1
   66fe0:	strb	r3, [r0, #41]	; 0x29
   66fe4:	ldr	r3, [pc, #-2760]	; 66524 <fputs@plt+0x553b4>
   66fe8:	str	r3, [r0, #56]	; 0x38
   66fec:	b	6561c <fputs@plt+0x544ac>
   66ff0:	ldr	r6, [sp, #36]	; 0x24
   66ff4:	ldr	r2, [sp, #40]	; 0x28
   66ff8:	mov	r3, r6
   66ffc:	mvn	r6, r6
   67000:	cmp	r3, r2
   67004:	lsr	r6, r6, #31
   67008:	moveq	r6, #0
   6700c:	cmp	r6, #0
   67010:	beq	67020 <fputs@plt+0x55eb0>
   67014:	ldr	r3, [sp, #40]	; 0x28
   67018:	add	r3, r3, #1
   6701c:	b	66fa4 <fputs@plt+0x55e34>
   67020:	ldr	r1, [sp, #40]	; 0x28
   67024:	mov	r0, r8
   67028:	bl	4b704 <fputs@plt+0x3a594>
   6702c:	mov	r2, #1
   67030:	mov	r1, #138	; 0x8a
   67034:	mov	r0, r4
   67038:	bl	293a0 <fputs@plt+0x18230>
   6703c:	mov	r3, r6
   67040:	mov	r2, r6
   67044:	mov	r1, #21
   67048:	mov	r5, r0
   6704c:	mov	r0, r4
   67050:	bl	29404 <fputs@plt+0x18294>
   67054:	mov	r1, r5
   67058:	mov	r0, r4
   6705c:	bl	1e06c <fputs@plt+0xcefc>
   67060:	ldr	r3, [sp, #40]	; 0x28
   67064:	ldr	r6, [sp, #32]
   67068:	lsl	r9, r3, #4
   6706c:	ldr	r3, [sl, #16]
   67070:	mov	r2, r6
   67074:	add	r3, r3, r9
   67078:	ldr	r7, [r3, #12]
   6707c:	ldr	r3, [r7, #16]
   67080:	cmp	r3, #0
   67084:	bne	671d0 <fputs@plt+0x56060>
   67088:	add	r2, r2, #1
   6708c:	mov	r3, #0
   67090:	lsl	r2, r2, #2
   67094:	mov	r0, sl
   67098:	bl	1f8dc <fputs@plt+0xe76c>
   6709c:	cmp	r0, #0
   670a0:	beq	66fb8 <fputs@plt+0x55e48>
   670a4:	ldr	r5, [r7, #16]
   670a8:	ldr	r3, [sp, #32]
   670ac:	cmp	r5, #0
   670b0:	bne	67214 <fputs@plt+0x560a4>
   670b4:	str	r5, [r0, r3, lsl #2]
   670b8:	ldr	r2, [r8, #76]	; 0x4c
   670bc:	add	r6, r6, #8
   670c0:	cmp	r2, r6
   670c4:	strge	r2, [r8, #76]	; 0x4c
   670c8:	strlt	r6, [r8, #76]	; 0x4c
   670cc:	mvn	r2, #14
   670d0:	mov	r6, #1
   670d4:	stmib	sp, {r0, r2}
   670d8:	mov	r1, #128	; 0x80
   670dc:	mov	r2, #2
   670e0:	str	r6, [sp]
   670e4:	mov	r0, r4
   670e8:	bl	2902c <fputs@plt+0x17ebc>
   670ec:	ldrb	r1, [sp, #40]	; 0x28
   670f0:	mov	r0, r4
   670f4:	bl	1bd68 <fputs@plt+0xabf8>
   670f8:	mov	r2, #2
   670fc:	mov	r1, #76	; 0x4c
   67100:	mov	r0, r4
   67104:	bl	293a0 <fputs@plt+0x18230>
   67108:	ldr	r3, [sl, #16]
   6710c:	ldr	r1, [pc, #-3052]	; 66528 <fputs@plt+0x553b8>
   67110:	ldr	r2, [r3, r9]
   67114:	str	r0, [sp, #44]	; 0x2c
   67118:	mov	r0, sl
   6711c:	bl	38c54 <fputs@plt+0x27ae4>
   67120:	mvn	r3, #0
   67124:	mov	r2, r5
   67128:	str	r5, [sp]
   6712c:	mov	r1, #97	; 0x61
   67130:	mov	r5, #2
   67134:	stmib	sp, {r0, r3}
   67138:	mov	r3, #3
   6713c:	mov	r0, r4
   67140:	bl	2902c <fputs@plt+0x17ebc>
   67144:	mov	r3, #4
   67148:	mov	r2, #2
   6714c:	mov	r1, #29
   67150:	str	r6, [sp]
   67154:	mov	r0, r4
   67158:	bl	28f0c <fputs@plt+0x17d9c>
   6715c:	mov	r3, #3
   67160:	mov	r2, #4
   67164:	mov	r1, #94	; 0x5e
   67168:	str	r5, [sp]
   6716c:	mov	r0, r4
   67170:	bl	28f0c <fputs@plt+0x17d9c>
   67174:	mov	r3, r6
   67178:	mov	r2, r5
   6717c:	mov	r1, #33	; 0x21
   67180:	mov	r0, r4
   67184:	bl	29404 <fputs@plt+0x18294>
   67188:	ldr	r1, [sp, #44]	; 0x2c
   6718c:	mov	r0, r4
   67190:	bl	1e06c <fputs@plt+0xcefc>
   67194:	ldr	r3, [r7, #16]
   67198:	str	r3, [sp, #56]	; 0x38
   6719c:	ldr	r3, [sp, #56]	; 0x38
   671a0:	ldr	r2, [sp, #68]	; 0x44
   671a4:	cmp	r3, #0
   671a8:	cmpne	r2, #113	; 0x71
   671ac:	beq	67014 <fputs@plt+0x55ea4>
   671b0:	ldr	r3, [sp, #56]	; 0x38
   671b4:	ldr	r9, [r3, #8]
   671b8:	ldr	r0, [r9, #8]
   671bc:	cmp	r0, #0
   671c0:	bne	67258 <fputs@plt+0x560e8>
   671c4:	ldr	r3, [sp, #56]	; 0x38
   671c8:	ldr	r3, [r3]
   671cc:	b	67198 <fputs@plt+0x56028>
   671d0:	ldr	r1, [r3, #8]
   671d4:	ldrb	r0, [r1, #42]	; 0x2a
   671d8:	tst	r0, #32
   671dc:	addeq	r2, r2, #1
   671e0:	ldr	r0, [r1, #8]
   671e4:	mov	r1, r2
   671e8:	cmp	r0, #0
   671ec:	sub	ip, r1, r2
   671f0:	bne	67208 <fputs@plt+0x56098>
   671f4:	cmp	r6, ip
   671f8:	movlt	r6, ip
   671fc:	ldr	r3, [r3]
   67200:	mov	r2, r1
   67204:	b	67080 <fputs@plt+0x55f10>
   67208:	add	r1, r1, #1
   6720c:	ldr	r0, [r0, #20]
   67210:	b	671e8 <fputs@plt+0x56078>
   67214:	ldr	r2, [r5, #8]
   67218:	ldrb	r1, [r2, #42]	; 0x2a
   6721c:	tst	r1, #32
   67220:	ldreq	r1, [r2, #28]
   67224:	ldr	r2, [r2, #8]
   67228:	streq	r1, [r0, r3, lsl #2]
   6722c:	addeq	r3, r3, #1
   67230:	mov	r1, r3
   67234:	cmp	r2, #0
   67238:	mov	r3, r1
   6723c:	ldreq	r5, [r5]
   67240:	beq	670ac <fputs@plt+0x55f3c>
   67244:	ldr	r3, [r2, #44]	; 0x2c
   67248:	ldr	r2, [r2, #20]
   6724c:	str	r3, [r0, r1, lsl #2]
   67250:	add	r1, r1, #1
   67254:	b	67234 <fputs@plt+0x560c4>
   67258:	ldrb	r3, [r9, #42]	; 0x2a
   6725c:	ands	r3, r3, #32
   67260:	streq	r3, [sp, #60]	; 0x3c
   67264:	beq	67270 <fputs@plt+0x56100>
   67268:	bl	1c9e4 <fputs@plt+0xb874>
   6726c:	str	r0, [sp, #60]	; 0x3c
   67270:	mov	r2, #1
   67274:	mov	r1, #138	; 0x8a
   67278:	mov	r0, r4
   6727c:	bl	293a0 <fputs@plt+0x18230>
   67280:	mov	r3, #0
   67284:	mov	r2, r3
   67288:	mov	r1, #21
   6728c:	mov	r7, #8
   67290:	mov	r5, r0
   67294:	mov	r0, r4
   67298:	bl	29404 <fputs@plt+0x18294>
   6729c:	mov	r1, r5
   672a0:	mov	r0, r4
   672a4:	bl	1e06c <fputs@plt+0xcefc>
   672a8:	mov	r0, r8
   672ac:	bl	1e810 <fputs@plt+0xd6a0>
   672b0:	add	r3, sp, #112	; 0x70
   672b4:	str	r3, [sp, #12]
   672b8:	add	r3, sp, #108	; 0x6c
   672bc:	mov	r5, #0
   672c0:	str	r3, [sp, #8]
   672c4:	mov	r3, #1
   672c8:	mov	r2, #54	; 0x36
   672cc:	stm	sp, {r3, r5}
   672d0:	mov	r1, r9
   672d4:	mov	r3, r5
   672d8:	mov	r0, r8
   672dc:	bl	33b14 <fputs@plt+0x229a4>
   672e0:	mov	r3, #7
   672e4:	mov	r2, r5
   672e8:	mov	r1, #22
   672ec:	mov	r0, r4
   672f0:	bl	29404 <fputs@plt+0x18294>
   672f4:	ldr	r6, [r9, #8]
   672f8:	cmp	r6, #0
   672fc:	bne	67480 <fputs@plt+0x56310>
   67300:	mov	r3, r6
   67304:	ldr	r2, [sp, #108]	; 0x6c
   67308:	mov	r1, #108	; 0x6c
   6730c:	mov	r0, r4
   67310:	bl	29404 <fputs@plt+0x18294>
   67314:	mov	r3, #1
   67318:	mov	r2, #7
   6731c:	mov	r1, #37	; 0x25
   67320:	mov	r0, r4
   67324:	bl	29404 <fputs@plt+0x18294>
   67328:	ldr	r5, [sp, #32]
   6732c:	str	r0, [sp, #64]	; 0x40
   67330:	ldrsh	r3, [r9, #34]	; 0x22
   67334:	cmp	r5, r3
   67338:	blt	674a0 <fputs@plt+0x56330>
   6733c:	ldr	r3, [sp, #32]
   67340:	ldr	r5, [r9, #8]
   67344:	str	r3, [sp, #44]	; 0x2c
   67348:	mvn	r3, #0
   6734c:	str	r3, [sp, #52]	; 0x34
   67350:	cmp	r5, #0
   67354:	bne	675a4 <fputs@plt+0x56434>
   67358:	ldr	r2, [sp, #108]	; 0x6c
   6735c:	ldr	r3, [sp, #64]	; 0x40
   67360:	mov	r1, #7
   67364:	mov	r0, r4
   67368:	bl	29404 <fputs@plt+0x18294>
   6736c:	ldr	r3, [sp, #64]	; 0x40
   67370:	mov	r0, r4
   67374:	sub	r1, r3, #1
   67378:	bl	1e06c <fputs@plt+0xcefc>
   6737c:	ldr	r2, [pc, #-3672]	; 6652c <fputs@plt+0x553bc>
   67380:	mov	r1, #2
   67384:	mov	r0, r4
   67388:	bl	29064 <fputs@plt+0x17ef4>
   6738c:	ldr	r6, [sp, #32]
   67390:	ldr	r5, [r9, #8]
   67394:	mov	r9, #1
   67398:	cmp	r5, #0
   6739c:	beq	671c4 <fputs@plt+0x56054>
   673a0:	ldr	r3, [sp, #60]	; 0x3c
   673a4:	cmp	r5, r3
   673a8:	beq	67474 <fputs@plt+0x56304>
   673ac:	ldr	r3, [r4, #32]
   673b0:	mov	r2, r9
   673b4:	str	r3, [sp, #44]	; 0x2c
   673b8:	mov	r1, #138	; 0x8a
   673bc:	add	r3, r3, #2
   673c0:	mov	r0, r4
   673c4:	bl	29404 <fputs@plt+0x18294>
   673c8:	mov	r3, #0
   673cc:	mov	r2, r3
   673d0:	mov	r1, #21
   673d4:	mov	r0, r4
   673d8:	bl	29404 <fputs@plt+0x18294>
   673dc:	ldr	r2, [sp, #112]	; 0x70
   673e0:	mov	r3, #3
   673e4:	add	r2, r6, r2
   673e8:	mov	r1, #50	; 0x32
   673ec:	mov	r0, r4
   673f0:	bl	29404 <fputs@plt+0x18294>
   673f4:	ldr	r3, [sp, #44]	; 0x2c
   673f8:	mov	r7, #3
   673fc:	add	r3, r3, #8
   67400:	add	r2, r6, #8
   67404:	mov	r1, #79	; 0x4f
   67408:	str	r7, [sp]
   6740c:	mov	r0, r4
   67410:	bl	28f0c <fputs@plt+0x17d9c>
   67414:	mov	r1, #144	; 0x90
   67418:	mov	r0, r4
   6741c:	bl	1bd68 <fputs@plt+0xabf8>
   67420:	mvn	r3, #0
   67424:	mov	r2, r9
   67428:	mov	r1, #37	; 0x25
   6742c:	mov	r0, r4
   67430:	bl	29404 <fputs@plt+0x18294>
   67434:	ldr	r2, [r5]
   67438:	mov	r1, r7
   6743c:	mov	r0, r4
   67440:	bl	29064 <fputs@plt+0x17ef4>
   67444:	mov	r3, #7
   67448:	str	r3, [sp]
   6744c:	mov	r2, r7
   67450:	mov	r3, #2
   67454:	mov	r1, #94	; 0x5e
   67458:	mov	r0, r4
   6745c:	bl	28f0c <fputs@plt+0x17d9c>
   67460:	mov	r3, r9
   67464:	mov	r2, #7
   67468:	mov	r1, #33	; 0x21
   6746c:	mov	r0, r4
   67470:	bl	29404 <fputs@plt+0x18294>
   67474:	ldr	r5, [r5, #20]
   67478:	add	r6, r6, #1
   6747c:	b	67398 <fputs@plt+0x56228>
   67480:	mov	r3, r7
   67484:	mov	r2, r5
   67488:	mov	r1, #22
   6748c:	mov	r0, r4
   67490:	bl	29404 <fputs@plt+0x18294>
   67494:	add	r7, r7, #1
   67498:	ldr	r6, [r6, #20]
   6749c:	b	672f8 <fputs@plt+0x56188>
   674a0:	ldrsh	r3, [r9, #32]
   674a4:	cmp	r5, r3
   674a8:	beq	6759c <fputs@plt+0x5642c>
   674ac:	ldr	r3, [r9, #4]
   674b0:	add	r3, r3, r5, lsl #4
   674b4:	ldrb	r3, [r3, #12]
   674b8:	cmp	r3, #0
   674bc:	beq	6759c <fputs@plt+0x5642c>
   674c0:	mov	r3, #3
   674c4:	ldr	r2, [sp, #108]	; 0x6c
   674c8:	str	r3, [sp]
   674cc:	mov	r1, r9
   674d0:	mov	r3, r5
   674d4:	mov	r0, r4
   674d8:	bl	39a30 <fputs@plt+0x288c0>
   674dc:	mov	r1, #128	; 0x80
   674e0:	mov	r0, r4
   674e4:	bl	1bd68 <fputs@plt+0xabf8>
   674e8:	mov	r2, #3
   674ec:	mov	r1, #77	; 0x4d
   674f0:	mov	r0, r4
   674f4:	bl	293a0 <fputs@plt+0x18230>
   674f8:	mvn	r3, #0
   674fc:	mov	r2, #1
   67500:	mov	r1, #37	; 0x25
   67504:	mov	r7, r0
   67508:	mov	r0, r4
   6750c:	bl	29404 <fputs@plt+0x18294>
   67510:	ldr	r3, [r9, #4]
   67514:	ldr	r2, [r9]
   67518:	ldr	r1, [pc, #-4080]	; 66530 <fputs@plt+0x553c0>
   6751c:	ldr	r3, [r3, r5, lsl #4]
   67520:	mov	r0, sl
   67524:	bl	38c54 <fputs@plt+0x27ae4>
   67528:	mvn	r3, #0
   6752c:	mov	r2, #0
   67530:	mov	r1, #97	; 0x61
   67534:	stmib	sp, {r0, r3}
   67538:	mov	r3, #0
   6753c:	str	r3, [sp]
   67540:	mov	r0, r4
   67544:	mov	r3, #3
   67548:	bl	2902c <fputs@plt+0x17ebc>
   6754c:	mov	r3, #1
   67550:	mov	r2, #3
   67554:	mov	r1, #33	; 0x21
   67558:	mov	r0, r4
   6755c:	bl	29404 <fputs@plt+0x18294>
   67560:	mov	r2, #1
   67564:	mov	r1, #138	; 0x8a
   67568:	mov	r0, r4
   6756c:	bl	293a0 <fputs@plt+0x18230>
   67570:	mov	r1, #21
   67574:	str	r0, [sp, #44]	; 0x2c
   67578:	mov	r0, r4
   6757c:	bl	28f80 <fputs@plt+0x17e10>
   67580:	mov	r1, r7
   67584:	mov	r0, r4
   67588:	bl	1e06c <fputs@plt+0xcefc>
   6758c:	ldr	r3, [sp, #44]	; 0x2c
   67590:	mov	r0, r4
   67594:	mov	r1, r3
   67598:	bl	1e06c <fputs@plt+0xcefc>
   6759c:	add	r5, r5, #1
   675a0:	b	67330 <fputs@plt+0x561c0>
   675a4:	ldr	r0, [r4, #24]
   675a8:	bl	28e04 <fputs@plt+0x17c94>
   675ac:	ldr	r3, [sp, #60]	; 0x3c
   675b0:	cmp	r5, r3
   675b4:	mov	r7, r0
   675b8:	beq	677f8 <fputs@plt+0x56688>
   675bc:	ldr	r3, [sp, #52]	; 0x34
   675c0:	str	r6, [sp, #8]
   675c4:	str	r3, [sp, #12]
   675c8:	add	r3, sp, #120	; 0x78
   675cc:	str	r3, [sp, #4]
   675d0:	mov	r3, #0
   675d4:	str	r3, [sp]
   675d8:	ldr	r2, [sp, #108]	; 0x6c
   675dc:	mov	r1, r5
   675e0:	mov	r0, r8
   675e4:	bl	53760 <fputs@plt+0x425f0>
   675e8:	ldr	r2, [sp, #44]	; 0x2c
   675ec:	mov	r3, #1
   675f0:	add	r2, r2, #8
   675f4:	mov	r1, #37	; 0x25
   675f8:	mov	r6, #3
   675fc:	str	r0, [sp, #52]	; 0x34
   67600:	mov	r0, r4
   67604:	bl	29404 <fputs@plt+0x18294>
   67608:	ldrh	r3, [r5, #52]	; 0x34
   6760c:	ldr	r1, [sp, #44]	; 0x2c
   67610:	ldr	r2, [sp, #112]	; 0x70
   67614:	str	r3, [sp, #4]
   67618:	ldr	r3, [sp, #52]	; 0x34
   6761c:	add	r2, r1, r2
   67620:	str	r3, [sp]
   67624:	mov	r1, #69	; 0x45
   67628:	mov	r3, r7
   6762c:	mov	r0, r4
   67630:	bl	28ff4 <fputs@plt+0x17e84>
   67634:	mvn	r3, #0
   67638:	mov	r2, #1
   6763c:	mov	r1, #37	; 0x25
   67640:	mov	r7, r0
   67644:	mov	r0, r4
   67648:	bl	29404 <fputs@plt+0x18294>
   6764c:	ldr	r2, [pc, #1388]	; 67bc0 <fputs@plt+0x56a50>
   67650:	mov	r1, #3
   67654:	mov	r0, r4
   67658:	bl	29064 <fputs@plt+0x17ef4>
   6765c:	mov	r3, r6
   67660:	mov	r2, #7
   67664:	mov	r1, #94	; 0x5e
   67668:	str	r6, [sp]
   6766c:	mov	r0, r4
   67670:	bl	28f0c <fputs@plt+0x17d9c>
   67674:	ldr	r2, [pc, #1352]	; 67bc4 <fputs@plt+0x56a54>
   67678:	mov	r1, #4
   6767c:	mov	r0, r4
   67680:	bl	29064 <fputs@plt+0x17ef4>
   67684:	mov	r3, r6
   67688:	mov	r2, #4
   6768c:	mov	r1, #94	; 0x5e
   67690:	str	r6, [sp]
   67694:	mov	r0, r4
   67698:	bl	28f0c <fputs@plt+0x17d9c>
   6769c:	ldr	r2, [r5]
   676a0:	mov	r1, #4
   676a4:	mov	r0, r4
   676a8:	bl	29064 <fputs@plt+0x17ef4>
   676ac:	mov	r3, r6
   676b0:	mov	r2, #4
   676b4:	mov	r1, #94	; 0x5e
   676b8:	str	r6, [sp]
   676bc:	str	r0, [sp, #72]	; 0x48
   676c0:	mov	r0, r4
   676c4:	bl	28f0c <fputs@plt+0x17d9c>
   676c8:	mov	r3, #1
   676cc:	mov	r2, r6
   676d0:	mov	r1, #33	; 0x21
   676d4:	mov	r0, r4
   676d8:	bl	29404 <fputs@plt+0x18294>
   676dc:	mov	r2, #1
   676e0:	mov	r1, #138	; 0x8a
   676e4:	mov	r0, r4
   676e8:	bl	293a0 <fputs@plt+0x18230>
   676ec:	mov	r1, #21
   676f0:	str	r0, [sp, #76]	; 0x4c
   676f4:	mov	r0, r4
   676f8:	bl	28f80 <fputs@plt+0x17e10>
   676fc:	mov	r1, r7
   67700:	mov	r0, r4
   67704:	bl	1e06c <fputs@plt+0xcefc>
   67708:	ldrb	r3, [r5, #54]	; 0x36
   6770c:	cmp	r3, #0
   67710:	beq	677cc <fputs@plt+0x5665c>
   67714:	ldr	r0, [r4, #24]
   67718:	bl	28e04 <fputs@plt+0x17c94>
   6771c:	ldr	r6, [sp, #32]
   67720:	mov	r7, r0
   67724:	ldrh	r3, [r5, #50]	; 0x32
   67728:	cmp	r6, r3
   6772c:	blt	6780c <fputs@plt+0x5669c>
   67730:	ldr	r3, [sp, #44]	; 0x2c
   67734:	ldr	r2, [sp, #112]	; 0x70
   67738:	mov	r1, #7
   6773c:	add	r2, r3, r2
   67740:	mov	r0, r4
   67744:	bl	293a0 <fputs@plt+0x18230>
   67748:	mov	r1, r7
   6774c:	mov	r6, r0
   67750:	mov	r0, r4
   67754:	bl	2956c <fputs@plt+0x183fc>
   67758:	mov	r1, r6
   6775c:	mov	r0, r4
   67760:	bl	1e06c <fputs@plt+0xcefc>
   67764:	ldrh	r3, [r5, #50]	; 0x32
   67768:	ldr	r1, [sp, #44]	; 0x2c
   6776c:	ldr	r2, [sp, #112]	; 0x70
   67770:	str	r3, [sp, #4]
   67774:	ldr	r3, [sp, #52]	; 0x34
   67778:	add	r2, r1, r2
   6777c:	str	r3, [sp]
   67780:	mov	r1, #115	; 0x73
   67784:	mov	r3, r7
   67788:	mov	r0, r4
   6778c:	bl	28ff4 <fputs@plt+0x17e84>
   67790:	mvn	r3, #0
   67794:	mov	r2, #1
   67798:	mov	r1, #37	; 0x25
   6779c:	mov	r0, r4
   677a0:	bl	29404 <fputs@plt+0x18294>
   677a4:	ldr	r2, [pc, #1052]	; 67bc8 <fputs@plt+0x56a58>
   677a8:	mov	r1, #3
   677ac:	mov	r0, r4
   677b0:	bl	29064 <fputs@plt+0x17ef4>
   677b4:	ldr	r1, [sp, #72]	; 0x48
   677b8:	mov	r0, r4
   677bc:	bl	2956c <fputs@plt+0x183fc>
   677c0:	mov	r1, r7
   677c4:	mov	r0, r4
   677c8:	bl	16e4c <fputs@plt+0x5cdc>
   677cc:	ldr	r1, [sp, #76]	; 0x4c
   677d0:	mov	r0, r4
   677d4:	bl	1e06c <fputs@plt+0xcefc>
   677d8:	ldr	r1, [sp, #120]	; 0x78
   677dc:	cmp	r1, #0
   677e0:	beq	677f4 <fputs@plt+0x56684>
   677e4:	ldr	r0, [r8, #8]
   677e8:	bl	16e4c <fputs@plt+0x5cdc>
   677ec:	mov	r0, r8
   677f0:	bl	1c798 <fputs@plt+0xb628>
   677f4:	mov	r6, r5
   677f8:	ldr	r3, [sp, #44]	; 0x2c
   677fc:	ldr	r5, [r5, #20]
   67800:	add	r3, r3, #1
   67804:	str	r3, [sp, #44]	; 0x2c
   67808:	b	67350 <fputs@plt+0x561e0>
   6780c:	ldr	r2, [r5, #4]
   67810:	lsl	r3, r6, #1
   67814:	ldrsh	r2, [r2, r3]
   67818:	cmp	r2, #0
   6781c:	blt	67834 <fputs@plt+0x566c4>
   67820:	ldr	r3, [r9, #4]
   67824:	add	r3, r3, r2, lsl #4
   67828:	ldrb	r3, [r3, #12]
   6782c:	cmp	r3, #0
   67830:	bne	6784c <fputs@plt+0x566dc>
   67834:	ldr	r2, [sp, #52]	; 0x34
   67838:	mov	r3, r7
   6783c:	add	r2, r2, r6
   67840:	mov	r1, #76	; 0x4c
   67844:	mov	r0, r4
   67848:	bl	29404 <fputs@plt+0x18294>
   6784c:	add	r6, r6, #1
   67850:	b	67724 <fputs@plt+0x565b4>
   67854:	cmp	fp, #0
   67858:	bne	67888 <fputs@plt+0x56718>
   6785c:	mov	r0, r8
   67860:	bl	5ee48 <fputs@plt+0x4dcd8>
   67864:	cmp	r0, #0
   67868:	bne	6561c <fputs@plt+0x544ac>
   6786c:	ldr	r3, [r8]
   67870:	ldr	r1, [pc, #852]	; 67bcc <fputs@plt+0x56a5c>
   67874:	ldrb	r6, [r3, #66]	; 0x42
   67878:	ldr	r3, [pc, #848]	; 67bd0 <fputs@plt+0x56a60>
   6787c:	add	r6, r3, r6, lsl #3
   67880:	ldr	r2, [r6, #-3420]	; 0xfffff2a4
   67884:	b	65aa4 <fputs@plt+0x54934>
   67888:	ldr	r3, [sl, #16]
   6788c:	ldr	r5, [r3, #12]
   67890:	ldrh	r3, [r5, #78]	; 0x4e
   67894:	and	r3, r3, #5
   67898:	cmp	r3, #1
   6789c:	ldrne	r4, [pc, #816]	; 67bd4 <fputs@plt+0x56a64>
   678a0:	beq	6561c <fputs@plt+0x544ac>
   678a4:	ldr	r1, [r4]
   678a8:	cmp	r1, #0
   678ac:	bne	678c4 <fputs@plt+0x56754>
   678b0:	mov	r2, fp
   678b4:	ldr	r1, [pc, #796]	; 67bd8 <fputs@plt+0x56a68>
   678b8:	mov	r0, r8
   678bc:	bl	319cc <fputs@plt+0x2085c>
   678c0:	b	6561c <fputs@plt+0x544ac>
   678c4:	mov	r0, fp
   678c8:	bl	14c44 <fputs@plt+0x3ad4>
   678cc:	cmp	r0, #0
   678d0:	bne	678ec <fputs@plt+0x5677c>
   678d4:	ldrb	r3, [r4, #4]
   678d8:	cmp	r3, #0
   678dc:	moveq	r3, #2
   678e0:	strb	r3, [sl, #66]	; 0x42
   678e4:	strb	r3, [r5, #77]	; 0x4d
   678e8:	b	6561c <fputs@plt+0x544ac>
   678ec:	add	r4, r4, #8
   678f0:	b	678a4 <fputs@plt+0x56734>
   678f4:	ldr	r2, [pc, #724]	; 67bd0 <fputs@plt+0x56a60>
   678f8:	ldr	r1, [sp, #36]	; 0x24
   678fc:	mla	r6, r3, r6, r2
   67900:	mov	r0, r4
   67904:	ldr	r5, [r6, #-3340]	; 0xfffff2f4
   67908:	bl	16ea4 <fputs@plt+0x5d34>
   6790c:	cmp	fp, #0
   67910:	beq	67950 <fputs@plt+0x567e0>
   67914:	tst	r9, #2
   67918:	bne	67950 <fputs@plt+0x567e0>
   6791c:	ldr	r2, [pc, #696]	; 67bdc <fputs@plt+0x56a6c>
   67920:	mov	r1, #2
   67924:	mov	r0, r4
   67928:	bl	29ddc <fputs@plt+0x18c6c>
   6792c:	ldr	r3, [sp, #36]	; 0x24
   67930:	mov	r4, r0
   67934:	str	r3, [r0, #4]
   67938:	str	r3, [r0, #24]
   6793c:	str	r5, [r0, #28]
   67940:	mov	r0, fp
   67944:	bl	15898 <fputs@plt+0x4728>
   67948:	str	r0, [r4, #32]
   6794c:	b	6561c <fputs@plt+0x544ac>
   67950:	ldr	r2, [pc, #648]	; 67be0 <fputs@plt+0x56a70>
   67954:	mov	r1, #3
   67958:	mov	r0, r4
   6795c:	bl	29ddc <fputs@plt+0x18c6c>
   67960:	ldr	r3, [sp, #36]	; 0x24
   67964:	mov	r1, #1
   67968:	str	r3, [r0, #4]
   6796c:	str	r3, [r0, #24]
   67970:	str	r5, [r0, #32]
   67974:	mov	r0, r4
   67978:	bl	24844 <fputs@plt+0x136d4>
   6797c:	mvn	r3, #0
   67980:	mov	r2, #0
   67984:	str	r3, [sp]
   67988:	mov	r1, r2
   6798c:	ldr	r3, [sp, #48]	; 0x30
   67990:	mov	r0, r4
   67994:	bl	28474 <fputs@plt+0x17304>
   67998:	ldrb	r3, [r4, #89]	; 0x59
   6799c:	bic	r3, r3, #8
   679a0:	strb	r3, [r4, #89]	; 0x59
   679a4:	b	6561c <fputs@plt+0x544ac>
   679a8:	add	r2, sp, #152	; 0x98
   679ac:	ldr	r3, [pc, #560]	; 67be4 <fputs@plt+0x56a74>
   679b0:	mov	r5, #1
   679b4:	str	r5, [r8, #76]	; 0x4c
   679b8:	str	r3, [r2, #-32]!	; 0xffffffe0
   679bc:	mov	r1, r5
   679c0:	mov	r0, r4
   679c4:	bl	284bc <fputs@plt+0x1734c>
   679c8:	ldr	r7, [pc, #536]	; 67be8 <fputs@plt+0x56a78>
   679cc:	mov	r6, #0
   679d0:	mov	r8, #33	; 0x21
   679d4:	add	r6, r6, #1
   679d8:	add	r3, r7, r6, lsl #2
   679dc:	ldr	r2, [r3, #-4]
   679e0:	cmp	r2, #0
   679e4:	beq	67998 <fputs@plt+0x56828>
   679e8:	mov	r1, r5
   679ec:	mov	r0, r4
   679f0:	bl	29064 <fputs@plt+0x17ef4>
   679f4:	mov	r3, r5
   679f8:	mov	r2, #1
   679fc:	mov	r1, r8
   67a00:	mov	r0, r4
   67a04:	bl	29404 <fputs@plt+0x18294>
   67a08:	cmp	r6, #3
   67a0c:	bne	679d4 <fputs@plt+0x56864>
   67a10:	b	67998 <fputs@plt+0x56828>
   67a14:	ldr	r3, [r7]
   67a18:	ldr	r2, [sp, #36]	; 0x24
   67a1c:	cmp	r3, #0
   67a20:	moveq	r2, #10
   67a24:	cmp	fp, #0
   67a28:	str	r2, [sp, #36]	; 0x24
   67a2c:	beq	67a7c <fputs@plt+0x5690c>
   67a30:	ldr	r1, [pc, #436]	; 67bec <fputs@plt+0x56a7c>
   67a34:	mov	r0, fp
   67a38:	bl	14c44 <fputs@plt+0x3ad4>
   67a3c:	cmp	r0, #0
   67a40:	moveq	r3, #1
   67a44:	beq	67a78 <fputs@plt+0x56908>
   67a48:	ldr	r1, [pc, #416]	; 67bf0 <fputs@plt+0x56a80>
   67a4c:	mov	r0, fp
   67a50:	bl	14c44 <fputs@plt+0x3ad4>
   67a54:	cmp	r0, #0
   67a58:	moveq	r3, #2
   67a5c:	beq	67a78 <fputs@plt+0x56908>
   67a60:	ldr	r1, [pc, #396]	; 67bf4 <fputs@plt+0x56a84>
   67a64:	mov	r0, fp
   67a68:	bl	14c44 <fputs@plt+0x3ad4>
   67a6c:	cmp	r0, #0
   67a70:	moveq	r3, #3
   67a74:	movne	r3, #0
   67a78:	str	r3, [sp, #32]
   67a7c:	ldr	r2, [pc, #372]	; 67bf8 <fputs@plt+0x56a88>
   67a80:	mov	r1, #3
   67a84:	mov	r0, r4
   67a88:	mov	r5, #3
   67a8c:	mov	r6, #1
   67a90:	bl	284bc <fputs@plt+0x1734c>
   67a94:	str	r5, [r8, #76]	; 0x4c
   67a98:	ldr	r3, [sp, #32]
   67a9c:	ldr	r2, [sp, #36]	; 0x24
   67aa0:	str	r6, [sp]
   67aa4:	mov	r1, #8
   67aa8:	mov	r0, r4
   67aac:	bl	28f0c <fputs@plt+0x17d9c>
   67ab0:	mov	r3, r5
   67ab4:	mov	r2, r6
   67ab8:	b	65b70 <fputs@plt+0x54a00>
   67abc:	cmp	fp, #0
   67ac0:	beq	67ad8 <fputs@plt+0x56968>
   67ac4:	mov	r0, fp
   67ac8:	bl	15898 <fputs@plt+0x4728>
   67acc:	mov	r1, r0
   67ad0:	mov	r0, sl
   67ad4:	bl	49488 <fputs@plt+0x38318>
   67ad8:	ldr	r3, [pc, #284]	; 67bfc <fputs@plt+0x56a8c>
   67adc:	ldr	r2, [sl, #220]	; 0xdc
   67ae0:	ldr	r1, [pc, #280]	; 67c00 <fputs@plt+0x56a90>
   67ae4:	cmp	r2, r3
   67ae8:	ldreq	r3, [sl, #224]	; 0xe0
   67aec:	streq	r3, [sp, #32]
   67af0:	ldr	r2, [sp, #32]
   67af4:	asr	r3, r2, #31
   67af8:	b	65898 <fputs@plt+0x54728>
   67afc:	mov	r0, sl
   67b00:	bl	48f24 <fputs@plt+0x37db4>
   67b04:	b	6561c <fputs@plt+0x544ac>
   67b08:	cmp	fp, #0
   67b0c:	beq	67b24 <fputs@plt+0x569b4>
   67b10:	mov	r0, fp
   67b14:	bl	15898 <fputs@plt+0x4728>
   67b18:	mov	r1, r0
   67b1c:	mov	r0, sl
   67b20:	bl	49204 <fputs@plt+0x38094>
   67b24:	ldr	r2, [sl, #428]	; 0x1ac
   67b28:	ldr	r1, [pc, #212]	; 67c04 <fputs@plt+0x56a94>
   67b2c:	asr	r3, r2, #31
   67b30:	b	65898 <fputs@plt+0x54728>
   67b34:	cmp	fp, #0
   67b38:	beq	67b58 <fputs@plt+0x569e8>
   67b3c:	add	r1, sp, #120	; 0x78
   67b40:	mov	r0, fp
   67b44:	bl	1d3fc <fputs@plt+0xc28c>
   67b48:	cmp	r0, #0
   67b4c:	bne	67b58 <fputs@plt+0x569e8>
   67b50:	ldrd	r0, [sp, #120]	; 0x78
   67b54:	bl	3b1a4 <fputs@plt+0x2a034>
   67b58:	mvn	r0, #0
   67b5c:	mvn	r1, #0
   67b60:	bl	3b1a4 <fputs@plt+0x2a034>
   67b64:	mov	r3, r1
   67b68:	mov	r2, r0
   67b6c:	ldr	r1, [pc, #148]	; 67c08 <fputs@plt+0x56a98>
   67b70:	b	65898 <fputs@plt+0x54728>
   67b74:	cmp	fp, #0
   67b78:	beq	67bb0 <fputs@plt+0x56a40>
   67b7c:	add	r1, sp, #120	; 0x78
   67b80:	mov	r0, fp
   67b84:	bl	1d3fc <fputs@plt+0xc28c>
   67b88:	cmp	r0, #0
   67b8c:	bne	67bb0 <fputs@plt+0x56a40>
   67b90:	ldrd	r2, [sp, #120]	; 0x78
   67b94:	cmp	r2, #0
   67b98:	sbcs	r1, r3, #0
   67b9c:	blt	67bb0 <fputs@plt+0x56a40>
   67ba0:	bic	r2, r2, #-2147483648	; 0x80000000
   67ba4:	mov	r1, #11
   67ba8:	mov	r0, sl
   67bac:	bl	49708 <fputs@plt+0x38598>
   67bb0:	ldr	r2, [sl, #136]	; 0x88
   67bb4:	ldr	r1, [pc, #80]	; 67c0c <fputs@plt+0x56a9c>
   67bb8:	asr	r3, r2, #31
   67bbc:	b	65898 <fputs@plt+0x54728>
   67bc0:	andeq	r9, r7, lr, lsl pc
   67bc4:	andeq	r9, r7, r3, lsr #30
   67bc8:	andeq	r9, r7, r8, lsr pc
   67bcc:	andeq	r9, r7, r3, ror pc
   67bd0:	andeq	r6, r7, r8, lsr #1
   67bd4:	andeq	r5, r7, ip, asr #6
   67bd8:			; <UNDEFINED> instruction: 0x00079fbe
   67bdc:			; <UNDEFINED> instruction: 0x000756b0
   67be0:			; <UNDEFINED> instruction: 0x000756b8
   67be4:	andeq	r9, r7, ip, ror pc
   67be8:	andeq	r4, r7, r0, ror ip
   67bec:	muleq	r7, r4, r8
   67bf0:	andeq	r9, r7, fp, lsl #31
   67bf4:	andeq	r7, r7, lr, ror fp
   67bf8:	andeq	ip, r8, r4, asr sp
   67bfc:	andeq	r9, r4, ip, lsl r5
   67c00:	muleq	r7, r3, pc	; <UNPREDICTABLE>
   67c04:	andeq	fp, r7, r6, lsl #20
   67c08:	andeq	r9, r7, r6, lsr #31
   67c0c:			; <UNDEFINED> instruction: 0x00079fb6
   67c10:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   67c14:	sub	sp, sp, #132	; 0x84
   67c18:	mov	r6, r0
   67c1c:	str	r1, [sp, #60]	; 0x3c
   67c20:	add	r1, sp, #80	; 0x50
   67c24:	stm	r1, {r2, r3}
   67c28:	ldr	r3, [r0]
   67c2c:	cmp	r3, #0
   67c30:	movlt	r3, #0
   67c34:	strlt	r3, [r0]
   67c38:	strhlt	r3, [r0, #8]
   67c3c:	strblt	r3, [r0, #10]
   67c40:	ldr	r3, [sp, #168]	; 0xa8
   67c44:	str	r3, [r0, #4]
   67c48:	ldr	r3, [pc, #4064]	; 68c30 <fputs@plt+0x57ac0>
   67c4c:	str	r3, [sp, #76]	; 0x4c
   67c50:	ldr	r7, [r6]
   67c54:	ldr	r2, [pc, #4056]	; 68c34 <fputs@plt+0x57ac4>
   67c58:	ldrb	r4, [sp, #60]	; 0x3c
   67c5c:	lsl	sl, r7, #4
   67c60:	add	r3, r6, sl
   67c64:	ldrh	r3, [r3, #8]
   67c68:	cmp	r3, r2
   67c6c:	bgt	67d08 <fputs@plt+0x56b98>
   67c70:	ldr	r2, [pc, #4032]	; 68c38 <fputs@plt+0x57ac8>
   67c74:	lsl	r3, r3, #1
   67c78:	ldr	ip, [pc, #4028]	; 68c3c <fputs@plt+0x57acc>
   67c7c:	ldrsh	r2, [r2, r3]
   67c80:	mov	r1, r4
   67c84:	cmn	r2, #72	; 0x48
   67c88:	bne	67c94 <fputs@plt+0x56b24>
   67c8c:	ldr	r2, [pc, #4012]	; 68c40 <fputs@plt+0x57ad0>
   67c90:	b	67d04 <fputs@plt+0x56b94>
   67c94:	add	r0, r2, r1
   67c98:	cmp	r0, ip
   67c9c:	bhi	67cb4 <fputs@plt+0x56b44>
   67ca0:	ldr	lr, [pc, #3996]	; 68c44 <fputs@plt+0x57ad4>
   67ca4:	add	lr, lr, r0
   67ca8:	ldrb	lr, [lr, #-772]	; 0xfffffcfc
   67cac:	cmp	lr, r1
   67cb0:	beq	67d48 <fputs@plt+0x56bd8>
   67cb4:	cmp	r1, #0
   67cb8:	beq	67c8c <fputs@plt+0x56b1c>
   67cbc:	cmp	r1, #69	; 0x45
   67cc0:	bhi	67cd8 <fputs@plt+0x56b68>
   67cc4:	ldr	r0, [pc, #3960]	; 68c44 <fputs@plt+0x57ad4>
   67cc8:	add	r1, r0, r1
   67ccc:	ldrb	r1, [r1, #727]	; 0x2d7
   67cd0:	cmp	r1, #0
   67cd4:	bne	67c84 <fputs@plt+0x56b14>
   67cd8:	ldr	r1, [pc, #3932]	; 68c3c <fputs@plt+0x57acc>
   67cdc:	add	r2, r2, #70	; 0x46
   67ce0:	cmp	r2, r1
   67ce4:	bhi	67c8c <fputs@plt+0x56b1c>
   67ce8:	ldr	r1, [pc, #3924]	; 68c44 <fputs@plt+0x57ad4>
   67cec:	add	r1, r1, r2
   67cf0:	ldrb	r1, [r1, #-772]	; 0xfffffcfc
   67cf4:	cmp	r1, #70	; 0x46
   67cf8:	bne	67c8c <fputs@plt+0x56b1c>
   67cfc:	ldr	r3, [pc, #3884]	; 68c30 <fputs@plt+0x57ac0>
   67d00:	lsl	r2, r2, #1
   67d04:	ldrh	r3, [r3, r2]
   67d08:	ldr	r2, [pc, #3876]	; 68c34 <fputs@plt+0x57ac4>
   67d0c:	cmp	r3, r2
   67d10:	bhi	67d7c <fputs@plt+0x56c0c>
   67d14:	cmp	r3, #440	; 0x1b8
   67d18:	addcs	r3, r3, #324	; 0x144
   67d1c:	add	r7, r7, #1
   67d20:	addcs	r3, r3, #2
   67d24:	cmp	r7, #99	; 0x63
   67d28:	ldr	r0, [sp, #80]	; 0x50
   67d2c:	ldr	r1, [sp, #84]	; 0x54
   67d30:	str	r7, [r6]
   67d34:	ble	67d58 <fputs@plt+0x56be8>
   67d38:	mov	r0, r6
   67d3c:	bl	31a44 <fputs@plt+0x208d4>
   67d40:	add	sp, sp, #132	; 0x84
   67d44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   67d48:	ldr	r3, [pc, #3808]	; 68c30 <fputs@plt+0x57ac0>
   67d4c:	lsl	r0, r0, #1
   67d50:	ldrh	r3, [r3, r0]
   67d54:	b	67d08 <fputs@plt+0x56b98>
   67d58:	lsl	r7, r7, #4
   67d5c:	add	r2, r6, r7
   67d60:	add	r7, r7, #12
   67d64:	strh	r3, [r2, #8]
   67d68:	add	r3, r6, r7
   67d6c:	strb	r4, [r2, #10]
   67d70:	str	r0, [r6, r7]
   67d74:	str	r1, [r3, #4]
   67d78:	b	67d40 <fputs@plt+0x56bd0>
   67d7c:	ldr	r2, [pc, #3780]	; 68c48 <fputs@plt+0x57ad8>
   67d80:	cmp	r3, r2
   67d84:	bhi	6c580 <fputs@plt+0x5b410>
   67d88:	sub	r3, r3, #972	; 0x3cc
   67d8c:	sub	r3, r3, #3
   67d90:	str	r3, [sp, #40]	; 0x28
   67d94:	ldr	r2, [sp, #40]	; 0x28
   67d98:	ldr	r3, [pc, #3748]	; 68c44 <fputs@plt+0x57ad4>
   67d9c:	cmp	r7, #98	; 0x62
   67da0:	add	r3, r3, r2, lsl #1
   67da4:	add	r4, sl, #8
   67da8:	ldrb	r3, [r3, #3797]	; 0xed5
   67dac:	clz	r3, r3
   67db0:	lsr	r3, r3, #5
   67db4:	movle	r3, #0
   67db8:	cmp	r3, #0
   67dbc:	ldr	r5, [r6, #4]
   67dc0:	add	r4, r6, r4
   67dc4:	beq	67dec <fputs@plt+0x56c7c>
   67dc8:	mov	r0, r6
   67dcc:	bl	31a44 <fputs@plt+0x208d4>
   67dd0:	ldr	r3, [sp, #60]	; 0x3c
   67dd4:	cmp	r3, #251	; 0xfb
   67dd8:	beq	67d40 <fputs@plt+0x56bd0>
   67ddc:	ldr	r3, [r6]
   67de0:	cmp	r3, #0
   67de4:	bge	67c50 <fputs@plt+0x56ae0>
   67de8:	b	67d40 <fputs@plt+0x56bd0>
   67dec:	ldr	r3, [pc, #3672]	; 68c4c <fputs@plt+0x57adc>
   67df0:	ldr	r2, [sp, #40]	; 0x28
   67df4:	cmp	r2, r3
   67df8:	ldrls	pc, [pc, r2, lsl #2]
   67dfc:	b	68240 <fputs@plt+0x570d0>
   67e00:	andeq	r8, r6, r8, lsr r2
   67e04:			; <UNDEFINED> instruction: 0x000682b8
   67e08:	andeq	r8, r6, r4, asr #5
   67e0c:	andeq	r8, r6, r4, lsr #12
   67e10:			; <UNDEFINED> instruction: 0x000686b8
   67e14:	andeq	r8, r6, r4, asr #13
   67e18:	andeq	r8, r6, r4, asr #13
   67e1c:	andeq	r8, r6, r4, asr #13
   67e20:	ldrdeq	r8, [r6], -r4
   67e24:	ldrdeq	r8, [r6], -r4
   67e28:	andeq	r8, r6, r4, lsl r7
   67e2c:	andeq	r8, r6, r8, asr r7
   67e30:	andeq	r8, r6, r0, ror r7
   67e34:	andeq	r8, r6, r8, lsl #15
   67e38:	andeq	r8, r6, r0, lsr #15
   67e3c:	ldrdeq	r8, [r6], -r0
   67e40:	strdeq	r8, [r6], -r0
   67e44:	strdeq	r8, [r6], -ip
   67e48:	andeq	r8, r6, r8, lsl #16
   67e4c:	strdeq	r8, [r6], -r0
   67e50:	andeq	r8, r6, r8, lsl r8
   67e54:	andeq	r8, r6, ip, lsr r8
   67e58:	strdeq	r8, [r6], -r0
   67e5c:	andeq	r8, r6, ip, ror #16
   67e60:			; <UNDEFINED> instruction: 0x000688bc
   67e64:	andeq	r8, r6, ip, ror sl
   67e68:	andeq	r8, r6, ip, lsl #21
   67e6c:	andeq	r8, r6, ip, lsr #21
   67e70:	andeq	r8, r6, ip, asr #21
   67e74:	andeq	r8, r6, ip, ror #21
   67e78:	andeq	r8, r6, r4, lsl #22
   67e7c:	andeq	r8, r6, r8, lsl fp
   67e80:	andeq	r8, r6, r4, lsl #22
   67e84:	andeq	r8, r6, r8, lsr #22
   67e88:	andeq	r8, r6, ip, ror #22
   67e8c:	muleq	r6, r8, fp
   67e90:	andeq	r8, r6, r4, asr #23
   67e94:	andeq	r8, r6, r8, ror #23
   67e98:	andeq	r8, r6, r0, lsr #24
   67e9c:	andeq	r8, r6, r8, lsl #25
   67ea0:	andeq	r8, r6, ip, lsr #25
   67ea4:	ldrdeq	r8, [r6], -r0
   67ea8:	strdeq	r8, [r6], -r0
   67eac:	andeq	r8, r6, r8, lsl #16
   67eb0:	andeq	r8, r6, r4, ror sp
   67eb4:	andeq	r8, r6, r0, lsl #27
   67eb8:	andeq	r8, r6, r0, lsr #27
   67ebc:			; <UNDEFINED> instruction: 0x00068db0
   67ec0:	andeq	r8, r6, r0, asr #27
   67ec4:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   67ec8:	strdeq	r8, [r6], -r4
   67ecc:	andeq	r8, r6, r0, lsl #28
   67ed0:	andeq	r8, r6, ip, lsl #28
   67ed4:	andeq	r8, r6, ip, lsl lr
   67ed8:	andeq	r8, r6, ip, lsr #28
   67edc:	andeq	r8, r6, r8, lsr lr
   67ee0:	andeq	r8, r6, r4, asr #28
   67ee4:	strdeq	r8, [r6], -r0
   67ee8:	andeq	r8, r6, r4, asr lr
   67eec:	andeq	r8, r6, r0, ror #28
   67ef0:	andeq	r8, r6, ip, ror sl
   67ef4:	andeq	r8, r6, ip, ror #28
   67ef8:	andeq	r8, r6, ip, ror #21
   67efc:	andeq	r8, r6, r8, ror lr
   67f00:	muleq	r6, ip, lr
   67f04:	ldrdeq	r8, [r6], -r8	; <UNPREDICTABLE>
   67f08:	andeq	r8, r6, r8, ror #29
   67f0c:	strdeq	r8, [r6], -r0
   67f10:	andeq	r8, r6, r8, lsr #30
   67f14:	andeq	r8, r6, r4, lsr pc
   67f18:	andeq	r8, r6, r8, lsr #30
   67f1c:	andeq	r8, r6, r4, asr #28
   67f20:	andeq	r8, r6, r4, asr #30
   67f24:	andeq	r8, r6, r4, asr pc
   67f28:	andeq	r8, r6, r4, ror #30
   67f2c:	andeq	r8, r6, r4, asr lr
   67f30:	strdeq	r8, [r6], -r0
   67f34:	andeq	r8, r6, r0, lsl #31
   67f38:	andeq	r9, r6, r0, asr #2
   67f3c:	andeq	r9, r6, ip, asr r1
   67f40:	andeq	r9, r6, r0, lsr #3
   67f44:	ldrdeq	r9, [r6], -ip
   67f48:			; <UNDEFINED> instruction: 0x000692bc
   67f4c:	andeq	r9, r6, ip, asr #5
   67f50:			; <UNDEFINED> instruction: 0x000692bc
   67f54:	ldrdeq	r9, [r6], -r8
   67f58:	andeq	r9, r6, r8, lsr #6
   67f5c:	andeq	r9, r6, r0, ror #6
   67f60:	andeq	r9, r6, r0, asr #7
   67f64:	ldrdeq	r9, [r6], -r0
   67f68:	strdeq	r8, [r6], -r0
   67f6c:	andeq	r9, r6, r0, ror #7
   67f70:	andeq	r9, r6, ip, ror #7
   67f74:	andeq	r9, r6, r8, ror r4
   67f78:	andeq	r9, r6, r0, lsr #9
   67f7c:	andeq	r9, r6, r4, lsl r5
   67f80:	andeq	r8, r6, ip, ror sl
   67f84:	andeq	r9, r6, ip, lsr #10
   67f88:	andeq	r9, r6, r4, asr #10
   67f8c:	andeq	r9, r6, ip, lsl #11
   67f90:	andeq	r9, r6, r0, asr #11
   67f94:	andeq	r9, r6, ip, asr #11
   67f98:	andeq	r9, r6, ip, lsl r6
   67f9c:	muleq	r6, r8, r6
   67fa0:	ldrdeq	r9, [r6], -r8
   67fa4:	andeq	r9, r6, ip, lsr r8
   67fa8:	andeq	r9, r6, r4, lsl r5
   67fac:	andeq	r9, r6, ip, asr #16
   67fb0:	andeq	r9, r6, ip, ror #16
   67fb4:	andeq	r9, r6, ip, ror r8
   67fb8:	muleq	r6, r8, r8
   67fbc:			; <UNDEFINED> instruction: 0x000698b4
   67fc0:	ldrdeq	r9, [r6], -r0
   67fc4:	andeq	r9, r6, r0, ror #17
   67fc8:	andeq	r9, r6, ip, lsr r8
   67fcc:	andeq	r9, r6, ip, ror #17
   67fd0:	andeq	r9, r6, r4, lsl #18
   67fd4:	andeq	r9, r6, r8, lsl r9
   67fd8:	andeq	r9, r6, r4, lsr #18
   67fdc:	andeq	r9, r6, r0, ror #7
   67fe0:	andeq	r9, r6, r0, lsr r9
   67fe4:	andeq	r9, r6, r0, asr #18
   67fe8:	andeq	r9, r6, r4, ror #18
   67fec:	andeq	r9, r6, r8, lsl #19
   67ff0:	muleq	r6, r8, r9
   67ff4:	andeq	r9, r6, r8, lsr #19
   67ff8:	andeq	r9, r6, r0, ror #7
   67ffc:	andeq	r9, r6, r0, lsr r9
   68000:	andeq	r9, r6, r0, ror #17
   68004:	ldrdeq	r9, [r6], -r0
   68008:			; <UNDEFINED> instruction: 0x000699b4
   6800c:	andeq	r9, r6, r4, asr #19
   68010:	ldrdeq	r9, [r6], -ip
   68014:	strdeq	r9, [r6], -r4
   68018:	andeq	r9, r6, ip, lsl #20
   6801c:	andeq	r9, r6, r0, ror #17
   68020:	ldrdeq	r9, [r6], -r0
   68024:	andeq	r9, r6, ip, asr #20
   68028:	andeq	r9, r6, r8, asr #21
   6802c:	strdeq	r9, [r6], -r8
   68030:	andeq	r9, r6, ip, lsr #22
   68034:	andeq	r9, r6, r8, ror #22
   68038:	andeq	r8, r6, r4, asr #28
   6803c:	andeq	r8, r6, r4, asr pc
   68040:	andeq	r9, r6, r4, lsr #18
   68044:	andeq	r9, r6, r0, lsr #23
   68048:	andeq	r9, r6, ip, lsr #23
   6804c:	andeq	r9, r6, r8, asr #23
   68050:	andeq	r9, r6, r8, ror #23
   68054:	andeq	r9, r6, r0, lsl ip
   68058:	andeq	r9, r6, r8, lsr ip
   6805c:	andeq	r9, r6, r8, lsr ip
   68060:	andeq	r9, r6, ip, asr ip
   68064:	ldrdeq	r9, [r6], -ip
   68068:	andeq	r9, r6, r0, lsl ip
   6806c:	andeq	r9, r6, r0, lsl ip
   68070:	muleq	r6, r4, sp
   68074:	andeq	sl, r6, r4, ror r0
   68078:	ldrdeq	sl, [r6], -r4
   6807c:	andeq	sl, r6, r4, lsl r1
   68080:	andeq	sl, r6, r4, lsr #3
   68084:	ldrdeq	sl, [r6], -r8
   68088:	andeq	sl, r6, r0, lsl r2
   6808c:	andeq	sl, r6, r0, lsl r2
   68090:	andeq	sl, r6, r0, lsl r2
   68094:	andeq	sl, r6, r0, lsl r2
   68098:	andeq	sl, r6, r0, lsl r2
   6809c:	andeq	sl, r6, r0, lsl r2
   680a0:	andeq	sl, r6, r0, lsl r2
   680a4:	andeq	sl, r6, r0, lsl r2
   680a8:	andeq	sl, r6, r4, asr #4
   680ac:	andeq	sl, r6, r8, asr r2
   680b0:	andeq	sl, r6, r8, ror r2
   680b4:	andeq	sl, r6, r4, ror #5
   680b8:	andeq	sl, r6, r0, ror #6
   680bc:	muleq	r6, r4, r3
   680c0:	andeq	sl, r6, r8, asr #7
   680c4:	andeq	sl, r6, r4, lsr r4
   680c8:	andeq	sl, r6, r0, lsr #9
   680cc:	andeq	sl, r6, r0, lsr #9
   680d0:	ldrdeq	sl, [r6], -r8
   680d4:	andeq	sl, r6, r0, lsl r5
   680d8:	andeq	sl, r6, r8, asr #10
   680dc:	andeq	r8, r6, r4, asr lr
   680e0:	andeq	sl, r6, r8, asr r5
   680e4:	andeq	sl, r6, r8, asr #10
   680e8:	andeq	r8, r6, r4, asr lr
   680ec:	ldrdeq	sl, [r6], -r4
   680f0:	andeq	sl, r6, r4, ror #13
   680f4:	andeq	sl, r6, ip, asr r7
   680f8:	ldrdeq	sl, [r6], -ip
   680fc:			; <UNDEFINED> instruction: 0x0006a8b8
   68100:	andeq	sl, r6, r0, lsr r9
   68104:	andeq	sl, r6, r0, asr #19
   68108:	strdeq	sl, [r6], -r0
   6810c:	ldrdeq	r9, [r6], -r0
   68110:	andeq	r9, r6, r0, ror #17
   68114:	andeq	r8, r6, r0, asr #4
   68118:	andeq	r9, r6, r0, ror #17
   6811c:	andeq	r9, r6, r0, ror #7
   68120:	andeq	sl, r6, r0, lsr #20
   68124:	andeq	sl, r6, ip, lsr sl
   68128:	andeq	sl, r6, r8, asr sl
   6812c:			; <UNDEFINED> instruction: 0x0006aab8
   68130:	andeq	sl, r6, r8, asr #21
   68134:	andeq	r9, r6, r0, ror #7
   68138:	ldrdeq	sl, [r6], -r4
   6813c:	andeq	sl, r6, r0, ror #21
   68140:	andeq	sl, r6, r8, lsl #22
   68144:	strdeq	r8, [r6], -r0
   68148:	andeq	r8, r6, r4, asr lr
   6814c:	andeq	sl, r6, r0, lsr fp
   68150:	strdeq	sl, [r6], -r8
   68154:	strdeq	sl, [r6], -r8
   68158:	andeq	sl, r6, r8, lsr #26
   6815c:	andeq	sl, r6, r8, asr #26
   68160:	andeq	sl, r6, ip, ror #26
   68164:	andeq	sl, r6, ip, lsl #27
   68168:	andeq	sl, r6, ip, lsr lr
   6816c:	andeq	r9, r6, r4, lsl r5
   68170:	andeq	r9, r6, r4, lsl r5
   68174:	andeq	sl, r6, ip, asr lr
   68178:	andeq	fp, r6, r4, ror #1
   6817c:	andeq	fp, r6, r8, asr r5
   68180:	andeq	fp, r6, r8, ror #10
   68184:	andeq	fp, r6, r8, ror r5
   68188:	andeq	fp, r6, r4, lsl #11
   6818c:	muleq	r6, r0, r5
   68190:	muleq	r6, r0, r5
   68194:	andeq	fp, r6, r8, lsr #11
   68198:	andeq	fp, r6, r0, asr #11
   6819c:	andeq	fp, r6, ip, asr #11
   681a0:	ldrdeq	fp, [r6], -ip
   681a4:	strdeq	fp, [r6], -r4
   681a8:	andeq	fp, r6, r0, lsl #12
   681ac:	andeq	fp, r6, r4, lsr #12
   681b0:	andeq	fp, r6, r4, lsr r6
   681b4:	andeq	fp, r6, r4, asr #12
   681b8:			; <UNDEFINED> instruction: 0x0006b6bc
   681bc:	andeq	fp, r6, r8, lsr #14
   681c0:	andeq	fp, r6, ip, ror r7
   681c4:	ldrdeq	fp, [r6], -r0
   681c8:	andeq	fp, r6, r8, lsl r8
   681cc:	andeq	fp, r6, r4, ror #16
   681d0:			; <UNDEFINED> instruction: 0x0006aab8
   681d4:	andeq	fp, r6, r4, ror r8
   681d8:	andeq	fp, r6, r4, lsl #17
   681dc:	andeq	fp, r6, r8, ror r9
   681e0:	andeq	fp, r6, r8, lsr #19
   681e4:	andeq	fp, r6, r0, asr #11
   681e8:	andeq	fp, r6, ip, asr #11
   681ec:	ldrdeq	fp, [r6], -r4
   681f0:	strdeq	fp, [r6], -r0
   681f4:	andeq	fp, r6, ip, lsr fp
   681f8:	andeq	fp, r6, r0, asr fp
   681fc:	andeq	fp, r6, r8, ror #22
   68200:	andeq	fp, r6, r4, lsr #30
   68204:			; <UNDEFINED> instruction: 0x0006c1b8
   68208:	andeq	ip, r6, ip, ror r3
   6820c:	andeq	ip, r6, ip, lsl #7
   68210:	andeq	ip, r6, r0, lsr #7
   68214:	andeq	ip, r6, r0, lsr #9
   68218:			; <UNDEFINED> instruction: 0x0006c4b8
   6821c:			; <UNDEFINED> instruction: 0x0006c4b8
   68220:			; <UNDEFINED> instruction: 0x0006c4b8
   68224:	andeq	ip, r6, r4, ror #9
   68228:	strdeq	ip, [r6], -r0
   6822c:	andeq	ip, r6, r0, lsl #10
   68230:	andeq	ip, r6, r0, lsl r5
   68234:	andeq	ip, r6, r4, lsr r5
   68238:	mov	r3, #1
   6823c:	strb	r3, [r5, #453]	; 0x1c5
   68240:	ldr	r2, [sp, #40]	; 0x28
   68244:	ldr	r3, [pc, #2552]	; 68c44 <fputs@plt+0x57ad4>
   68248:	add	r3, r3, r2, lsl #1
   6824c:	ldr	r2, [pc, #2556]	; 68c50 <fputs@plt+0x57ae0>
   68250:	ldrb	ip, [r3, #3797]	; 0xed5
   68254:	ldrb	r1, [r3, #3796]	; 0xed4
   68258:	mvn	r3, #15
   6825c:	mul	r0, r3, ip
   68260:	ldrh	r3, [r4, r0]
   68264:	lsl	r3, r3, #1
   68268:	ldrsh	r2, [r2, r3]
   6826c:	ldr	r3, [sp, #76]	; 0x4c
   68270:	add	r2, r1, r2
   68274:	lsl	r2, r2, #1
   68278:	ldrh	r2, [r3, r2]
   6827c:	ldr	r3, [pc, #2480]	; 68c34 <fputs@plt+0x57ac4>
   68280:	cmp	r2, r3
   68284:	ldr	r3, [r6]
   68288:	bgt	6c558 <fputs@plt+0x5b3e8>
   6828c:	sub	ip, ip, #1
   68290:	sub	r3, r3, ip
   68294:	str	r3, [r6]
   68298:	cmp	r2, #440	; 0x1b8
   6829c:	add	r3, r0, #16
   682a0:	addge	r2, r2, #324	; 0x144
   682a4:	add	r0, r4, r3
   682a8:	addge	r2, r2, #2
   682ac:	strh	r2, [r4, r3]
   682b0:	strb	r1, [r0, #2]
   682b4:	b	67dd0 <fputs@plt+0x56c60>
   682b8:	mov	r3, #2
   682bc:	strb	r3, [r5, #453]	; 0x1c5
   682c0:	b	68240 <fputs@plt+0x570d0>
   682c4:	ldrb	r3, [r5, #18]
   682c8:	cmp	r3, #0
   682cc:	bne	68240 <fputs@plt+0x570d0>
   682d0:	ldr	fp, [r5]
   682d4:	ldrb	r3, [fp, #69]	; 0x45
   682d8:	cmp	r3, #0
   682dc:	bne	682ec <fputs@plt+0x5717c>
   682e0:	ldr	r3, [r5, #68]	; 0x44
   682e4:	cmp	r3, #0
   682e8:	beq	68300 <fputs@plt+0x57190>
   682ec:	ldr	r3, [r5, #12]
   682f0:	cmp	r3, #0
   682f4:	moveq	r3, #1
   682f8:	streq	r3, [r5, #12]
   682fc:	b	68240 <fputs@plt+0x570d0>
   68300:	mov	r0, r5
   68304:	bl	28f9c <fputs@plt+0x17e2c>
   68308:	subs	r7, r0, #0
   6830c:	beq	68470 <fputs@plt+0x57300>
   68310:	mov	r8, #61	; 0x3d
   68314:	mov	r1, r8
   68318:	mov	r0, r7
   6831c:	bl	254c8 <fputs@plt+0x14358>
   68320:	subs	r3, r0, #0
   68324:	str	r3, [sp, #32]
   68328:	bne	68314 <fputs@plt+0x571a4>
   6832c:	mov	r1, #21
   68330:	mov	r0, r7
   68334:	bl	28f80 <fputs@plt+0x17e10>
   68338:	ldrb	r3, [fp, #69]	; 0x45
   6833c:	cmp	r3, #0
   68340:	bne	68464 <fputs@plt+0x572f4>
   68344:	ldr	r3, [r5, #340]	; 0x154
   68348:	cmp	r3, #0
   6834c:	bne	6835c <fputs@plt+0x571ec>
   68350:	ldr	r3, [r5, #324]	; 0x144
   68354:	cmp	r3, #0
   68358:	beq	68464 <fputs@plt+0x572f4>
   6835c:	mov	r1, #0
   68360:	mov	r0, r7
   68364:	bl	1e06c <fputs@plt+0xcefc>
   68368:	ldr	r8, [sp, #32]
   6836c:	add	r9, r5, #344	; 0x158
   68370:	mov	sl, #1
   68374:	ldr	r3, [fp, #20]
   68378:	cmp	r8, r3
   6837c:	blt	6847c <fputs@plt+0x5730c>
   68380:	ldr	r8, [sp, #32]
   68384:	mvn	r9, #9
   68388:	mov	sl, #0
   6838c:	ldr	r3, [r5, #456]	; 0x1c8
   68390:	cmp	r8, r3
   68394:	blt	68500 <fputs@plt+0x57390>
   68398:	mov	r3, #0
   6839c:	str	r3, [r5, #456]	; 0x1c8
   683a0:	mov	r0, r5
   683a4:	bl	28f9c <fputs@plt+0x17e2c>
   683a8:	ldr	r8, [sp, #32]
   683ac:	mvn	sl, #1
   683b0:	mov	r9, r0
   683b4:	ldr	r3, [r5, #404]	; 0x194
   683b8:	cmp	r8, r3
   683bc:	blt	68538 <fputs@plt+0x573c8>
   683c0:	ldr	sl, [r5, #8]
   683c4:	ldr	r9, [r5, #412]	; 0x19c
   683c8:	ldr	r3, [r5]
   683cc:	str	r3, [sp, #36]	; 0x24
   683d0:	cmp	r9, #0
   683d4:	beq	68440 <fputs@plt+0x572d0>
   683d8:	ldr	r3, [sp, #36]	; 0x24
   683dc:	ldr	r2, [r9, #8]
   683e0:	mov	r1, #54	; 0x36
   683e4:	ldr	r3, [r3, #16]
   683e8:	ldr	r8, [r9, #12]
   683ec:	add	r3, r3, r2, lsl #4
   683f0:	mov	r0, r5
   683f4:	ldr	r3, [r3, #12]
   683f8:	str	r1, [sp]
   683fc:	mov	r1, #0
   68400:	ldr	r3, [r3, #72]	; 0x48
   68404:	bl	33a64 <fputs@plt+0x228f4>
   68408:	ldr	r2, [r9, #4]
   6840c:	sub	r3, r8, #1
   68410:	mov	r1, r3
   68414:	ldr	r2, [r2]
   68418:	mov	r0, sl
   6841c:	str	r3, [sp, #44]	; 0x2c
   68420:	bl	29064 <fputs@plt+0x17ef4>
   68424:	ldr	r2, [pc, #2088]	; 68c54 <fputs@plt+0x57ae4>
   68428:	mov	r1, #10
   6842c:	mov	r0, sl
   68430:	bl	29ddc <fputs@plt+0x18c6c>
   68434:	ldr	r3, [sp, #44]	; 0x2c
   68438:	cmp	r0, #0
   6843c:	bne	68570 <fputs@plt+0x57400>
   68440:	ldr	r8, [r5, #324]	; 0x144
   68444:	cmp	r8, #0
   68448:	movne	r3, #0
   6844c:	strbne	r3, [r5, #23]
   68450:	movne	r9, #20
   68454:	bne	685d0 <fputs@plt+0x57460>
   68458:	mov	r1, #1
   6845c:	mov	r0, r7
   68460:	bl	2956c <fputs@plt+0x183fc>
   68464:	ldr	r3, [r5, #68]	; 0x44
   68468:	cmp	r3, #0
   6846c:	beq	685e4 <fputs@plt+0x57474>
   68470:	mov	r3, #1
   68474:	str	r3, [r5, #12]
   68478:	b	68240 <fputs@plt+0x570d0>
   6847c:	lsl	r3, sl, r8
   68480:	ldr	r2, [r5, #340]	; 0x154
   68484:	tst	r3, r2
   68488:	beq	684f4 <fputs@plt+0x57384>
   6848c:	mov	r1, r8
   68490:	mov	r0, r7
   68494:	str	r3, [sp, #36]	; 0x24
   68498:	bl	16ea4 <fputs@plt+0x5d34>
   6849c:	ldr	r2, [r5, #336]	; 0x150
   684a0:	ldr	r3, [sp, #36]	; 0x24
   684a4:	mov	r1, #2
   684a8:	tst	r3, r2
   684ac:	ldr	r3, [fp, #16]
   684b0:	mov	r2, r8
   684b4:	add	r3, r3, r8, lsl #4
   684b8:	mov	r0, r7
   684bc:	ldr	r3, [r3, #12]
   684c0:	ldr	r3, [r3, #4]
   684c4:	str	r3, [sp, #4]
   684c8:	ldr	r3, [r9]
   684cc:	str	r3, [sp]
   684d0:	movne	r3, #1
   684d4:	moveq	r3, #0
   684d8:	bl	28ff4 <fputs@plt+0x17e84>
   684dc:	ldrb	r3, [fp, #149]	; 0x95
   684e0:	cmp	r3, #0
   684e4:	bne	684f4 <fputs@plt+0x57384>
   684e8:	mov	r1, sl
   684ec:	mov	r0, r7
   684f0:	bl	1bd68 <fputs@plt+0xabf8>
   684f4:	add	r8, r8, #1
   684f8:	add	r9, r9, #4
   684fc:	b	68374 <fputs@plt+0x57204>
   68500:	ldr	r3, [r5, #524]	; 0x20c
   68504:	mov	r0, fp
   68508:	ldr	r3, [r3, r8, lsl #2]
   6850c:	add	r8, r8, #1
   68510:	ldr	r1, [r3, #56]	; 0x38
   68514:	bl	1cba8 <fputs@plt+0xba38>
   68518:	mov	r3, #0
   6851c:	str	sl, [sp]
   68520:	mov	r2, r3
   68524:	mov	r1, #149	; 0x95
   68528:	stmib	sp, {r0, r9}
   6852c:	mov	r0, r7
   68530:	bl	2902c <fputs@plt+0x17ebc>
   68534:	b	6838c <fputs@plt+0x5721c>
   68538:	ldr	r2, [r5, #408]	; 0x198
   6853c:	str	sl, [sp, #8]
   68540:	add	r3, r2, r8, lsl #4
   68544:	mov	r0, r9
   68548:	ldr	r1, [r3, #12]
   6854c:	str	r1, [sp, #4]
   68550:	ldrb	r1, [r3, #8]
   68554:	str	r1, [sp]
   68558:	mov	r1, #148	; 0x94
   6855c:	ldr	r2, [r2, r8, lsl #4]
   68560:	ldr	r3, [r3, #4]
   68564:	bl	2902c <fputs@plt+0x17ebc>
   68568:	add	r8, r8, #1
   6856c:	b	683b4 <fputs@plt+0x57244>
   68570:	add	r2, r8, #1
   68574:	str	r3, [r0, #64]	; 0x40
   68578:	mov	r3, #16
   6857c:	strb	r3, [r0, #63]	; 0x3f
   68580:	str	r8, [r0, #8]
   68584:	str	r2, [r0, #12]
   68588:	str	r8, [r0, #52]	; 0x34
   6858c:	str	r8, [r0, #72]	; 0x48
   68590:	str	r2, [r0, #88]	; 0x58
   68594:	str	r8, [r0, #112]	; 0x70
   68598:	str	r8, [r0, #168]	; 0xa8
   6859c:	ldr	r9, [r9]
   685a0:	b	683d0 <fputs@plt+0x57260>
   685a4:	ldr	r3, [sp, #32]
   685a8:	ldr	r1, [r8, #4]
   685ac:	mov	r0, r5
   685b0:	mul	r3, r9, r3
   685b4:	add	r2, r1, r3
   685b8:	ldr	r1, [r1, r3]
   685bc:	ldr	r2, [r2, #16]
   685c0:	bl	51ca8 <fputs@plt+0x40b38>
   685c4:	ldr	r3, [sp, #32]
   685c8:	add	r3, r3, #1
   685cc:	str	r3, [sp, #32]
   685d0:	ldr	r3, [r8]
   685d4:	ldr	r2, [sp, #32]
   685d8:	cmp	r2, r3
   685dc:	blt	685a4 <fputs@plt+0x57434>
   685e0:	b	68458 <fputs@plt+0x572e8>
   685e4:	ldrb	r3, [fp, #69]	; 0x45
   685e8:	cmp	r3, #0
   685ec:	bne	68470 <fputs@plt+0x57300>
   685f0:	ldr	r3, [r5, #412]	; 0x19c
   685f4:	cmp	r3, #0
   685f8:	beq	6860c <fputs@plt+0x5749c>
   685fc:	ldr	r3, [r5, #72]	; 0x48
   68600:	cmp	r3, #0
   68604:	moveq	r3, #1
   68608:	streq	r3, [r5, #72]	; 0x48
   6860c:	mov	r1, r5
   68610:	mov	r0, r7
   68614:	bl	20920 <fputs@plt+0xf7b0>
   68618:	mov	r3, #101	; 0x65
   6861c:	str	r3, [r5, #12]
   68620:	b	68240 <fputs@plt+0x570d0>
   68624:	mov	r3, #0
   68628:	ldr	r8, [r4, #-12]
   6862c:	ldr	r9, [r5]
   68630:	ldr	r2, [pc, #1568]	; 68c58 <fputs@plt+0x57ae8>
   68634:	str	r3, [sp]
   68638:	mov	r1, #22
   6863c:	mov	r0, r5
   68640:	bl	31a88 <fputs@plt+0x20918>
   68644:	subs	r7, r0, #0
   68648:	bne	68240 <fputs@plt+0x570d0>
   6864c:	mov	r0, r5
   68650:	bl	28f9c <fputs@plt+0x17e2c>
   68654:	subs	r5, r0, #0
   68658:	beq	68240 <fputs@plt+0x570d0>
   6865c:	cmp	r8, #7
   68660:	beq	68680 <fputs@plt+0x57510>
   68664:	cmp	r8, #9
   68668:	moveq	r8, #2
   6866c:	movne	r8, #1
   68670:	mov	sl, #2
   68674:	ldr	r3, [r9, #20]
   68678:	cmp	r7, r3
   6867c:	blt	68690 <fputs@plt+0x57520>
   68680:	mov	r1, #1
   68684:	mov	r0, r5
   68688:	bl	28f80 <fputs@plt+0x17e10>
   6868c:	b	68240 <fputs@plt+0x570d0>
   68690:	mov	r2, r7
   68694:	mov	r3, r8
   68698:	mov	r1, sl
   6869c:	mov	r0, r5
   686a0:	bl	29404 <fputs@plt+0x18294>
   686a4:	mov	r1, r7
   686a8:	mov	r0, r5
   686ac:	bl	16ea4 <fputs@plt+0x5d34>
   686b0:	add	r7, r7, #1
   686b4:	b	68674 <fputs@plt+0x57504>
   686b8:	mov	r3, #7
   686bc:	str	r3, [r4, #20]
   686c0:	b	68240 <fputs@plt+0x570d0>
   686c4:	add	r2, r6, sl
   686c8:	ldrb	r3, [r2, #10]
   686cc:	str	r3, [r2, #12]
   686d0:	b	68240 <fputs@plt+0x570d0>
   686d4:	mov	r3, #0
   686d8:	str	r3, [sp]
   686dc:	ldr	r2, [pc, #1400]	; 68c5c <fputs@plt+0x57aec>
   686e0:	mov	r1, #22
   686e4:	mov	r0, r5
   686e8:	bl	31a88 <fputs@plt+0x20918>
   686ec:	cmp	r0, #0
   686f0:	bne	68240 <fputs@plt+0x570d0>
   686f4:	mov	r0, r5
   686f8:	bl	28f9c <fputs@plt+0x17e2c>
   686fc:	cmp	r0, #0
   68700:	beq	68240 <fputs@plt+0x570d0>
   68704:	mov	r2, #1
   68708:	mov	r1, r2
   6870c:	bl	293a0 <fputs@plt+0x18230>
   68710:	b	68240 <fputs@plt+0x570d0>
   68714:	mov	r3, #0
   68718:	str	r3, [sp]
   6871c:	ldr	r2, [pc, #1340]	; 68c60 <fputs@plt+0x57af0>
   68720:	mov	r1, #22
   68724:	mov	r0, r5
   68728:	bl	31a88 <fputs@plt+0x20918>
   6872c:	cmp	r0, #0
   68730:	bne	68240 <fputs@plt+0x570d0>
   68734:	mov	r0, r5
   68738:	bl	28f9c <fputs@plt+0x17e2c>
   6873c:	cmp	r0, #0
   68740:	beq	68240 <fputs@plt+0x570d0>
   68744:	mov	r3, #1
   68748:	mov	r2, r3
   6874c:	mov	r1, r3
   68750:	bl	29404 <fputs@plt+0x18294>
   68754:	b	68240 <fputs@plt+0x570d0>
   68758:	add	r2, sl, #12
   6875c:	add	r2, r6, r2
   68760:	mov	r1, #0
   68764:	mov	r0, r5
   68768:	bl	31b28 <fputs@plt+0x209b8>
   6876c:	b	68240 <fputs@plt+0x570d0>
   68770:	add	r2, sl, #12
   68774:	add	r2, r6, r2
   68778:	mov	r1, #1
   6877c:	mov	r0, r5
   68780:	bl	31b28 <fputs@plt+0x209b8>
   68784:	b	68240 <fputs@plt+0x570d0>
   68788:	add	r2, sl, #12
   6878c:	add	r2, r6, r2
   68790:	mov	r1, #2
   68794:	mov	r0, r5
   68798:	bl	31b28 <fputs@plt+0x209b8>
   6879c:	b	68240 <fputs@plt+0x570d0>
   687a0:	ldr	r3, [r4, #-28]	; 0xffffffe4
   687a4:	add	r2, sl, #12
   687a8:	str	r3, [sp, #8]
   687ac:	mov	r3, #0
   687b0:	str	r3, [sp, #4]
   687b4:	str	r3, [sp]
   687b8:	add	r2, r6, r2
   687bc:	ldr	r3, [r4, #-60]	; 0xffffffc4
   687c0:	sub	r1, r4, #12
   687c4:	mov	r0, r5
   687c8:	bl	5ee88 <fputs@plt+0x4dd18>
   687cc:	b	68240 <fputs@plt+0x570d0>
   687d0:	ldrb	r3, [r5, #24]
   687d4:	ldr	r2, [r5]
   687d8:	add	r3, r3, #1
   687dc:	strb	r3, [r5, #24]
   687e0:	ldr	r3, [r2, #256]	; 0x100
   687e4:	add	r3, r3, #1
   687e8:	str	r3, [r2, #256]	; 0x100
   687ec:	b	68240 <fputs@plt+0x570d0>
   687f0:	mov	r3, #0
   687f4:	str	r3, [r4, #20]
   687f8:	b	68240 <fputs@plt+0x570d0>
   687fc:	mov	r3, #1
   68800:	str	r3, [r4, #-28]	; 0xffffffe4
   68804:	b	68240 <fputs@plt+0x570d0>
   68808:	add	r2, r6, sl
   6880c:	mov	r3, #1
   68810:	str	r3, [r2, #12]
   68814:	b	68240 <fputs@plt+0x570d0>
   68818:	add	r2, r6, sl
   6881c:	sub	r1, r4, #28
   68820:	ldrb	r3, [r2, #12]
   68824:	mov	r2, #0
   68828:	str	r2, [sp]
   6882c:	mov	r0, r5
   68830:	sub	r2, r4, #12
   68834:	bl	6e848 <fputs@plt+0x5d6d8>
   68838:	b	68240 <fputs@plt+0x570d0>
   6883c:	add	sl, r6, sl
   68840:	mov	r0, r5
   68844:	ldr	r3, [sl, #12]
   68848:	str	r3, [sp]
   6884c:	mov	r3, #0
   68850:	mov	r1, r3
   68854:	mov	r2, r3
   68858:	bl	6e848 <fputs@plt+0x5d6d8>
   6885c:	ldr	r1, [sl, #12]
   68860:	ldr	r0, [r5]
   68864:	bl	1eff0 <fputs@plt+0xde80>
   68868:	b	68240 <fputs@plt+0x570d0>
   6886c:	add	r3, r6, sl
   68870:	ldr	r2, [r3, #16]
   68874:	cmp	r2, #5
   68878:	bne	68898 <fputs@plt+0x57728>
   6887c:	ldr	r0, [r3, #12]
   68880:	ldr	r1, [pc, #988]	; 68c64 <fputs@plt+0x57af4>
   68884:	bl	25a20 <fputs@plt+0x148b0>
   68888:	cmp	r0, #0
   6888c:	moveq	r3, #96	; 0x60
   68890:	streq	r3, [r4, #-12]
   68894:	beq	68240 <fputs@plt+0x570d0>
   68898:	add	r2, r6, sl
   6889c:	mov	r3, #0
   688a0:	str	r3, [r4, #-12]
   688a4:	ldr	r1, [pc, #956]	; 68c68 <fputs@plt+0x57af8>
   688a8:	ldr	r3, [r2, #12]
   688ac:	mov	r0, r5
   688b0:	ldr	r2, [r2, #16]
   688b4:	bl	319cc <fputs@plt+0x2085c>
   688b8:	b	68240 <fputs@plt+0x570d0>
   688bc:	ldr	r7, [r5, #488]	; 0x1e8
   688c0:	ldr	r9, [r5]
   688c4:	cmp	r7, #0
   688c8:	beq	68240 <fputs@plt+0x570d0>
   688cc:	ldrsh	r2, [r7, #34]	; 0x22
   688d0:	ldr	r3, [r9, #100]	; 0x64
   688d4:	cmp	r2, r3
   688d8:	blt	688f0 <fputs@plt+0x57780>
   688dc:	ldr	r2, [r7]
   688e0:	ldr	r1, [pc, #900]	; 68c6c <fputs@plt+0x57afc>
   688e4:	mov	r0, r5
   688e8:	bl	319cc <fputs@plt+0x2085c>
   688ec:	b	68240 <fputs@plt+0x570d0>
   688f0:	add	r3, r6, sl
   688f4:	mov	r0, r9
   688f8:	ldr	r2, [r3, #16]
   688fc:	ldr	r3, [r4, #-8]
   68900:	add	r2, r2, #2
   68904:	add	r2, r2, r3
   68908:	mov	r3, #0
   6890c:	bl	204f8 <fputs@plt+0xf388>
   68910:	subs	r8, r0, #0
   68914:	beq	68240 <fputs@plt+0x570d0>
   68918:	ldr	r2, [r4, #-8]
   6891c:	ldr	r1, [r4, #-12]
   68920:	bl	10fe4 <memcpy@plt>
   68924:	ldr	r2, [r4, #-8]
   68928:	mov	r3, #0
   6892c:	mov	r0, r8
   68930:	strb	r3, [r8, r2]
   68934:	str	r3, [sp, #32]
   68938:	bl	14bb0 <fputs@plt+0x3a40>
   6893c:	ldrsh	fp, [r7, #34]	; 0x22
   68940:	ldr	r3, [sp, #32]
   68944:	cmp	r3, fp
   68948:	blt	68988 <fputs@plt+0x57818>
   6894c:	tst	fp, #7
   68950:	bne	689d0 <fputs@plt+0x57860>
   68954:	add	r2, fp, #8
   68958:	mov	r3, #0
   6895c:	lsl	r2, r2, #4
   68960:	ldr	r1, [r7, #4]
   68964:	mov	r0, r9
   68968:	bl	2745c <fputs@plt+0x162ec>
   6896c:	cmp	r0, #0
   68970:	strne	r0, [r7, #4]
   68974:	bne	689d0 <fputs@plt+0x57860>
   68978:	mov	r1, r8
   6897c:	mov	r0, r9
   68980:	bl	1e0ec <fputs@plt+0xcf7c>
   68984:	b	68240 <fputs@plt+0x570d0>
   68988:	ldr	r2, [r7, #4]
   6898c:	mov	r0, r8
   68990:	str	r3, [sp, #32]
   68994:	ldr	r1, [r2, r3, lsl #4]
   68998:	bl	259f8 <fputs@plt+0x14888>
   6899c:	ldr	r3, [sp, #32]
   689a0:	cmp	r0, #0
   689a4:	bne	689c8 <fputs@plt+0x57858>
   689a8:	mov	r0, r5
   689ac:	mov	r2, r8
   689b0:	ldr	r1, [pc, #696]	; 68c70 <fputs@plt+0x57b00>
   689b4:	bl	319cc <fputs@plt+0x2085c>
   689b8:	mov	r1, r8
   689bc:	mov	r0, r9
   689c0:	bl	1e0ec <fputs@plt+0xcf7c>
   689c4:	b	68240 <fputs@plt+0x570d0>
   689c8:	add	r3, r3, #1
   689cc:	b	68944 <fputs@plt+0x577d4>
   689d0:	ldrsh	r3, [r7, #34]	; 0x22
   689d4:	ldr	fp, [r7, #4]
   689d8:	mov	r2, #16
   689dc:	mov	r1, #0
   689e0:	add	r9, fp, r3, lsl #4
   689e4:	mov	r0, r9
   689e8:	str	r3, [sp, #32]
   689ec:	bl	10f48 <memset@plt>
   689f0:	ldr	r3, [sp, #32]
   689f4:	add	sl, r6, sl
   689f8:	str	r8, [fp, r3, lsl #4]
   689fc:	ldr	fp, [sl, #16]
   68a00:	cmp	fp, #0
   68a04:	bne	68a30 <fputs@plt+0x578c0>
   68a08:	mov	r3, #65	; 0x41
   68a0c:	strb	r3, [r9, #13]
   68a10:	mov	r3, #1
   68a14:	strb	r3, [r9, #14]
   68a18:	ldrh	r3, [r7, #34]	; 0x22
   68a1c:	add	r3, r3, #1
   68a20:	strh	r3, [r7, #34]	; 0x22
   68a24:	mov	r3, #0
   68a28:	str	r3, [r5, #332]	; 0x14c
   68a2c:	b	68240 <fputs@plt+0x570d0>
   68a30:	mov	r0, r8
   68a34:	bl	18f64 <fputs@plt+0x7df4>
   68a38:	mov	r2, fp
   68a3c:	ldr	r1, [sl, #12]
   68a40:	add	r0, r0, #1
   68a44:	add	r8, r8, r0
   68a48:	mov	r0, r8
   68a4c:	bl	10fe4 <memcpy@plt>
   68a50:	ldr	r3, [sl, #16]
   68a54:	mov	r2, #0
   68a58:	add	r1, r9, #14
   68a5c:	strb	r2, [r8, r3]
   68a60:	mov	r0, r8
   68a64:	bl	17698 <fputs@plt+0x6528>
   68a68:	ldrb	r3, [r9, #15]
   68a6c:	orr	r3, r3, #4
   68a70:	strb	r3, [r9, #15]
   68a74:	strb	r0, [r9, #13]
   68a78:	b	68a18 <fputs@plt+0x578a8>
   68a7c:	mov	r3, #0
   68a80:	str	r3, [r4, #24]
   68a84:	str	r3, [r4, #20]
   68a88:	b	68240 <fputs@plt+0x570d0>
   68a8c:	add	r2, r6, sl
   68a90:	ldr	r3, [r2, #12]
   68a94:	ldr	r2, [r2, #16]
   68a98:	add	r3, r3, r2
   68a9c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   68aa0:	sub	r3, r3, r2
   68aa4:	str	r3, [r4, #-40]	; 0xffffffd8
   68aa8:	b	68240 <fputs@plt+0x570d0>
   68aac:	add	r2, r6, sl
   68ab0:	ldr	r3, [r2, #12]
   68ab4:	ldr	r2, [r2, #16]
   68ab8:	add	r3, r3, r2
   68abc:	ldr	r2, [r4, #-76]	; 0xffffffb4
   68ac0:	sub	r3, r3, r2
   68ac4:	str	r3, [r4, #-72]	; 0xffffffb8
   68ac8:	b	68240 <fputs@plt+0x570d0>
   68acc:	add	r2, r6, sl
   68ad0:	ldr	r3, [r4, #-12]
   68ad4:	ldr	ip, [r2, #12]
   68ad8:	sub	ip, ip, r3
   68adc:	ldr	r3, [r2, #16]
   68ae0:	add	r3, ip, r3
   68ae4:	str	r3, [r4, #-8]
   68ae8:	b	68240 <fputs@plt+0x570d0>
   68aec:	add	r2, r6, sl
   68af0:	add	sl, r2, #12
   68af4:	add	r5, r5, #328	; 0x148
   68af8:	ldm	sl, {r0, r1}
   68afc:	stm	r5, {r0, r1}
   68b00:	b	68240 <fputs@plt+0x570d0>
   68b04:	add	r1, sl, #12
   68b08:	add	r1, r6, r1
   68b0c:	mov	r0, r5
   68b10:	bl	3220c <fputs@plt+0x2109c>
   68b14:	b	68240 <fputs@plt+0x570d0>
   68b18:	sub	r1, r4, #12
   68b1c:	mov	r0, r5
   68b20:	bl	3220c <fputs@plt+0x2109c>
   68b24:	b	68240 <fputs@plt+0x570d0>
   68b28:	add	r2, r6, sl
   68b2c:	mov	r3, #0
   68b30:	str	r3, [sp]
   68b34:	mov	r1, #155	; 0x9b
   68b38:	ldr	r2, [r2, #12]
   68b3c:	mov	r0, r5
   68b40:	bl	32074 <fputs@plt+0x20f04>
   68b44:	add	r7, r6, r7, lsl #4
   68b48:	ldr	r3, [r4, #-12]
   68b4c:	add	r1, sp, #104	; 0x68
   68b50:	str	r3, [sp, #108]	; 0x6c
   68b54:	ldr	r3, [r7, #20]
   68b58:	str	r3, [sp, #112]	; 0x70
   68b5c:	str	r0, [sp, #104]	; 0x68
   68b60:	mov	r0, r5
   68b64:	bl	3220c <fputs@plt+0x2109c>
   68b68:	b	68240 <fputs@plt+0x570d0>
   68b6c:	ldr	r3, [r4, #8]
   68b70:	mov	r1, r5
   68b74:	str	r3, [sp]
   68b78:	add	r0, sp, #104	; 0x68
   68b7c:	ldr	r3, [r4, #4]
   68b80:	mov	r2, #97	; 0x61
   68b84:	bl	32188 <fputs@plt+0x21018>
   68b88:	add	r1, sp, #104	; 0x68
   68b8c:	mov	r0, r5
   68b90:	bl	3220c <fputs@plt+0x2109c>
   68b94:	b	68240 <fputs@plt+0x570d0>
   68b98:	ldr	r3, [r5, #488]	; 0x1e8
   68b9c:	cmp	r3, #0
   68ba0:	beq	68240 <fputs@plt+0x570d0>
   68ba4:	ldrsh	r2, [r3, #34]	; 0x22
   68ba8:	cmp	r2, #0
   68bac:	ldrgt	ip, [r3, #4]
   68bb0:	addgt	ip, ip, r2, lsl #4
   68bb4:	addgt	r2, r6, sl
   68bb8:	ldrgt	r3, [r2, #12]
   68bbc:	strbgt	r3, [ip, #-4]
   68bc0:	b	68240 <fputs@plt+0x570d0>
   68bc4:	add	r2, r6, sl
   68bc8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68bcc:	mov	r1, #0
   68bd0:	str	r3, [sp]
   68bd4:	mov	r0, r5
   68bd8:	ldr	r3, [r2, #12]
   68bdc:	ldr	r2, [r4, #-12]
   68be0:	bl	6e628 <fputs@plt+0x5d4b8>
   68be4:	b	68240 <fputs@plt+0x570d0>
   68be8:	add	r2, r6, sl
   68bec:	mov	r3, #0
   68bf0:	str	r3, [sp, #20]
   68bf4:	str	r3, [sp, #16]
   68bf8:	str	r3, [sp, #12]
   68bfc:	str	r3, [sp, #8]
   68c00:	ldr	r2, [r2, #12]
   68c04:	mov	r1, r3
   68c08:	str	r2, [sp, #4]
   68c0c:	str	r3, [sp]
   68c10:	mov	r2, r3
   68c14:	mov	r0, r5
   68c18:	bl	6d9d4 <fputs@plt+0x5c864>
   68c1c:	b	68240 <fputs@plt+0x570d0>
   68c20:	ldr	r1, [r4, #-12]
   68c24:	mov	r0, r5
   68c28:	bl	2a67c <fputs@plt+0x1950c>
   68c2c:	b	68240 <fputs@plt+0x570d0>
   68c30:	andeq	r6, r7, r6, asr #7
   68c34:	andeq	r0, r0, lr, asr #7
   68c38:	andeq	r5, r7, r4, asr #13
   68c3c:	ldrdeq	r0, [r0], -sl
   68c40:	andeq	r5, r7, r4, lsr sl
   68c44:	andeq	r6, r7, r8, lsr #1
   68c48:	andeq	r0, r0, r4, lsl r5
   68c4c:	andeq	r0, r0, sp, lsl #2
   68c50:	andeq	r7, r7, r8, ror #4
   68c54:	andeq	r7, r7, r8, lsl #4
   68c58:	andeq	r9, r7, r4, ror #31
   68c5c:	andeq	r9, r7, sl, ror #31
   68c60:	andeq	r7, r7, sp, ror #17
   68c64:	andeq	r9, r7, r3, ror #5
   68c68:	strdeq	r9, [r7], -r1
   68c6c:	andeq	sl, r7, ip
   68c70:	andeq	sl, r7, r3, lsr #32
   68c74:	andeq	sl, r7, sp, lsr r0
   68c78:	andeq	sl, r7, r0, asr r8
   68c7c:	strheq	r4, [r7], -r0
   68c80:	andeq	sl, r7, r1, rrx
   68c84:	andeq	sl, r7, sl, rrx
   68c88:	add	r2, r6, sl
   68c8c:	mov	r1, #0
   68c90:	ldr	r3, [r2, #12]
   68c94:	mov	r0, r5
   68c98:	str	r3, [sp]
   68c9c:	sub	r2, r4, #28
   68ca0:	ldr	r3, [r4, #-12]
   68ca4:	bl	322f0 <fputs@plt+0x21180>
   68ca8:	b	68240 <fputs@plt+0x570d0>
   68cac:	ldr	r3, [r5, #488]	; 0x1e8
   68cb0:	add	r2, r6, sl
   68cb4:	cmp	r3, #0
   68cb8:	ldr	r2, [r2, #12]
   68cbc:	beq	68240 <fputs@plt+0x570d0>
   68cc0:	ldr	r3, [r3, #16]
   68cc4:	cmp	r3, #0
   68cc8:	strbne	r2, [r3, #24]
   68ccc:	b	68240 <fputs@plt+0x570d0>
   68cd0:	ldr	r7, [r5, #488]	; 0x1e8
   68cd4:	add	r2, sl, #12
   68cd8:	cmp	r7, #0
   68cdc:	add	r1, r6, r2
   68ce0:	beq	68240 <fputs@plt+0x570d0>
   68ce4:	ldr	r9, [r5]
   68ce8:	ldrsh	r8, [r7, #34]	; 0x22
   68cec:	mov	r0, r9
   68cf0:	bl	1f9d8 <fputs@plt+0xe868>
   68cf4:	subs	sl, r0, #0
   68cf8:	beq	68240 <fputs@plt+0x570d0>
   68cfc:	mov	r1, sl
   68d00:	mov	r0, r5
   68d04:	bl	33928 <fputs@plt+0x227b8>
   68d08:	cmp	r0, #0
   68d0c:	beq	68d64 <fputs@plt+0x57bf4>
   68d10:	sub	r8, r8, #1
   68d14:	ldr	r3, [r7, #4]
   68d18:	lsl	r5, r8, #4
   68d1c:	add	r3, r3, r5
   68d20:	mov	r0, r9
   68d24:	ldr	r1, [r3, #8]
   68d28:	bl	1e0ec <fputs@plt+0xcf7c>
   68d2c:	ldr	r3, [r7, #4]
   68d30:	add	r5, r3, r5
   68d34:	ldr	r3, [r7, #8]
   68d38:	str	sl, [r5, #8]
   68d3c:	cmp	r3, #0
   68d40:	beq	68240 <fputs@plt+0x570d0>
   68d44:	ldr	r2, [r3, #4]
   68d48:	ldrsh	r2, [r2]
   68d4c:	cmp	r8, r2
   68d50:	ldreq	r2, [r3, #32]
   68d54:	ldreq	r1, [r5, #8]
   68d58:	ldr	r3, [r3, #20]
   68d5c:	streq	r1, [r2]
   68d60:	b	68d3c <fputs@plt+0x57bcc>
   68d64:	mov	r1, sl
   68d68:	mov	r0, r9
   68d6c:	bl	1e0ec <fputs@plt+0xcf7c>
   68d70:	b	68240 <fputs@plt+0x570d0>
   68d74:	mov	r3, #0
   68d78:	str	r3, [r4, #20]
   68d7c:	b	68240 <fputs@plt+0x570d0>
   68d80:	add	r2, r6, sl
   68d84:	ldr	ip, [r4, #-12]
   68d88:	ldr	r3, [r2, #16]
   68d8c:	bic	ip, ip, r3
   68d90:	ldr	r3, [r2, #12]
   68d94:	orr	r3, ip, r3
   68d98:	str	r3, [r4, #-12]
   68d9c:	b	68240 <fputs@plt+0x570d0>
   68da0:	mov	r3, #0
   68da4:	str	r3, [r4, #-12]
   68da8:	str	r3, [r4, #-8]
   68dac:	b	68240 <fputs@plt+0x570d0>
   68db0:	mov	r3, #0
   68db4:	str	r3, [r4, #-28]	; 0xffffffe4
   68db8:	str	r3, [r4, #-24]	; 0xffffffe8
   68dbc:	b	68240 <fputs@plt+0x570d0>
   68dc0:	add	r2, r6, sl
   68dc4:	ldr	r3, [r2, #12]
   68dc8:	str	r3, [r4, #-28]	; 0xffffffe4
   68dcc:	mov	r3, #255	; 0xff
   68dd0:	str	r3, [r4, #-24]	; 0xffffffe8
   68dd4:	b	68240 <fputs@plt+0x570d0>
   68dd8:	add	r2, r6, sl
   68ddc:	ldr	r3, [r2, #12]
   68de0:	lsl	r3, r3, #8
   68de4:	str	r3, [r4, #-28]	; 0xffffffe4
   68de8:	mov	r3, #65280	; 0xff00
   68dec:	str	r3, [r4, #-24]	; 0xffffffe8
   68df0:	b	68240 <fputs@plt+0x570d0>
   68df4:	mov	r3, #7
   68df8:	str	r3, [r4, #-12]
   68dfc:	b	68240 <fputs@plt+0x570d0>
   68e00:	mov	r3, #8
   68e04:	str	r3, [r4, #-12]
   68e08:	b	68240 <fputs@plt+0x570d0>
   68e0c:	add	r2, r6, sl
   68e10:	mov	r3, #9
   68e14:	str	r3, [r2, #12]
   68e18:	b	68240 <fputs@plt+0x570d0>
   68e1c:	add	r2, r6, sl
   68e20:	mov	r3, #6
   68e24:	str	r3, [r2, #12]
   68e28:	b	68240 <fputs@plt+0x570d0>
   68e2c:	mov	r3, #0
   68e30:	str	r3, [r4, #-12]
   68e34:	b	68240 <fputs@plt+0x570d0>
   68e38:	mov	r3, #0
   68e3c:	str	r3, [r4, #-28]	; 0xffffffe4
   68e40:	b	68240 <fputs@plt+0x570d0>
   68e44:	add	r2, r6, sl
   68e48:	ldr	r3, [r2, #12]
   68e4c:	str	r3, [r4, #-12]
   68e50:	b	68240 <fputs@plt+0x570d0>
   68e54:	mov	r3, #1
   68e58:	str	r3, [r4, #-12]
   68e5c:	b	68240 <fputs@plt+0x570d0>
   68e60:	mov	r3, #0
   68e64:	str	r3, [r4, #-12]
   68e68:	b	68240 <fputs@plt+0x570d0>
   68e6c:	mov	r3, #0
   68e70:	str	r3, [r5, #332]	; 0x14c
   68e74:	b	68240 <fputs@plt+0x570d0>
   68e78:	add	r2, r6, sl
   68e7c:	mov	r3, #0
   68e80:	str	r3, [sp]
   68e84:	mov	r0, r5
   68e88:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68e8c:	ldr	r2, [r2, #12]
   68e90:	ldr	r1, [r4, #-44]	; 0xffffffd4
   68e94:	bl	6e628 <fputs@plt+0x5d4b8>
   68e98:	b	68240 <fputs@plt+0x570d0>
   68e9c:	add	r2, r6, sl
   68ea0:	mov	r3, #0
   68ea4:	str	r3, [sp, #20]
   68ea8:	str	r3, [sp, #16]
   68eac:	str	r3, [sp, #12]
   68eb0:	str	r3, [sp, #8]
   68eb4:	ldr	r2, [r2, #12]
   68eb8:	mov	r1, r3
   68ebc:	str	r2, [sp, #4]
   68ec0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   68ec4:	mov	r0, r5
   68ec8:	str	r2, [sp]
   68ecc:	mov	r2, r3
   68ed0:	bl	6d9d4 <fputs@plt+0x5c864>
   68ed4:	b	68240 <fputs@plt+0x570d0>
   68ed8:	ldr	r1, [r4, #-28]	; 0xffffffe4
   68edc:	mov	r0, r5
   68ee0:	bl	2a67c <fputs@plt+0x1950c>
   68ee4:	b	68240 <fputs@plt+0x570d0>
   68ee8:	ldr	r3, [r4, #-12]
   68eec:	sub	r2, r4, #44	; 0x2c
   68ef0:	str	r3, [sp]
   68ef4:	mov	r0, r5
   68ef8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68efc:	ldr	r1, [r4, #-92]	; 0xffffffa4
   68f00:	bl	322f0 <fputs@plt+0x21180>
   68f04:	ldr	r3, [r5, #488]	; 0x1e8
   68f08:	add	r2, r6, sl
   68f0c:	cmp	r3, #0
   68f10:	ldr	r2, [r2, #12]
   68f14:	beq	68240 <fputs@plt+0x570d0>
   68f18:	ldr	r3, [r3, #16]
   68f1c:	cmp	r3, #0
   68f20:	strbne	r2, [r3, #24]
   68f24:	b	68240 <fputs@plt+0x570d0>
   68f28:	mov	r3, #10
   68f2c:	str	r3, [r4, #20]
   68f30:	b	68240 <fputs@plt+0x570d0>
   68f34:	add	r2, r6, sl
   68f38:	ldr	r3, [r2, #12]
   68f3c:	str	r3, [r4, #-28]	; 0xffffffe4
   68f40:	b	68240 <fputs@plt+0x570d0>
   68f44:	add	r2, r6, sl
   68f48:	mov	r3, #4
   68f4c:	str	r3, [r2, #12]
   68f50:	b	68240 <fputs@plt+0x570d0>
   68f54:	add	r2, r6, sl
   68f58:	mov	r3, #5
   68f5c:	str	r3, [r2, #12]
   68f60:	b	68240 <fputs@plt+0x570d0>
   68f64:	add	sl, r6, sl
   68f68:	ldr	r3, [r4, #-12]
   68f6c:	mov	r2, #0
   68f70:	ldr	r1, [sl, #12]
   68f74:	mov	r0, r5
   68f78:	bl	6d428 <fputs@plt+0x5c2b8>
   68f7c:	b	68240 <fputs@plt+0x570d0>
   68f80:	add	r2, r6, sl
   68f84:	ldr	r3, [r4, #-28]	; 0xffffffe4
   68f88:	ldr	sl, [r2, #12]
   68f8c:	mov	r2, r5
   68f90:	mov	r1, #0
   68f94:	ldr	r7, [r2], #444	; 0x1bc
   68f98:	str	r3, [sp, #32]
   68f9c:	ldr	r0, [r4, #-76]	; 0xffffffb4
   68fa0:	ldrsh	r2, [r2]
   68fa4:	ldr	r3, [r4, #-108]	; 0xffffff94
   68fa8:	str	r1, [sp, #92]	; 0x5c
   68fac:	cmp	r2, r1
   68fb0:	ble	68fdc <fputs@plt+0x57e6c>
   68fb4:	ldr	r1, [pc, #-840]	; 68c74 <fputs@plt+0x57b04>
   68fb8:	mov	r0, r5
   68fbc:	bl	319cc <fputs@plt+0x2085c>
   68fc0:	mov	r1, sl
   68fc4:	mov	r0, r7
   68fc8:	bl	1eff0 <fputs@plt+0xde80>
   68fcc:	ldr	r1, [sp, #32]
   68fd0:	mov	r0, r7
   68fd4:	bl	1f07c <fputs@plt+0xdf0c>
   68fd8:	b	68240 <fputs@plt+0x570d0>
   68fdc:	sub	r2, r4, #60	; 0x3c
   68fe0:	sub	fp, r4, #44	; 0x2c
   68fe4:	mov	r9, #1
   68fe8:	str	r2, [sp, #36]	; 0x24
   68fec:	str	r0, [sp, #8]
   68ff0:	str	r1, [sp, #4]
   68ff4:	str	r9, [sp]
   68ff8:	mov	r2, fp
   68ffc:	sub	r1, r4, #60	; 0x3c
   69000:	mov	r0, r5
   69004:	bl	5ee88 <fputs@plt+0x4dd18>
   69008:	ldr	r8, [r5, #488]	; 0x1e8
   6900c:	cmp	r8, #0
   69010:	beq	68fc0 <fputs@plt+0x57e50>
   69014:	ldr	r3, [r5, #68]	; 0x44
   69018:	cmp	r3, #0
   6901c:	bne	68fc0 <fputs@plt+0x57e50>
   69020:	add	r3, sp, #92	; 0x5c
   69024:	mov	r2, fp
   69028:	sub	r1, r4, #60	; 0x3c
   6902c:	mov	r0, r5
   69030:	bl	31bc4 <fputs@plt+0x20a54>
   69034:	ldr	r1, [r8, #64]	; 0x40
   69038:	mov	r0, r7
   6903c:	bl	18040 <fputs@plt+0x6ed0>
   69040:	ldr	r3, [r5]
   69044:	mov	r1, sl
   69048:	str	r5, [sp, #104]	; 0x68
   6904c:	ldr	r3, [r3, #16]
   69050:	add	r2, r3, r0, lsl #4
   69054:	ldr	r3, [r3, r0, lsl #4]
   69058:	sub	r0, r0, r9
   6905c:	str	r3, [sp, #116]	; 0x74
   69060:	ldr	r3, [r2, #12]
   69064:	clz	r0, r0
   69068:	str	r3, [sp, #108]	; 0x6c
   6906c:	ldr	r3, [pc, #-1020]	; 68c78 <fputs@plt+0x57b08>
   69070:	lsr	r0, r0, #5
   69074:	str	r3, [sp, #120]	; 0x78
   69078:	ldr	r3, [sp, #92]	; 0x5c
   6907c:	str	r0, [sp, #112]	; 0x70
   69080:	add	r0, sp, #104	; 0x68
   69084:	str	r3, [sp, #124]	; 0x7c
   69088:	bl	326f4 <fputs@plt+0x21584>
   6908c:	cmp	r0, #0
   69090:	bne	68fc0 <fputs@plt+0x57e50>
   69094:	mov	r2, r9
   69098:	mov	r1, sl
   6909c:	mov	r0, r7
   690a0:	bl	22fe8 <fputs@plt+0x11e78>
   690a4:	mov	r2, r9
   690a8:	ldr	r1, [sp, #32]
   690ac:	str	r0, [r8, #12]
   690b0:	mov	r0, r7
   690b4:	bl	22a10 <fputs@plt+0x118a0>
   690b8:	str	r0, [r8, #24]
   690bc:	ldrb	r3, [r7, #69]	; 0x45
   690c0:	cmp	r3, #0
   690c4:	bne	68fc0 <fputs@plt+0x57e50>
   690c8:	add	r3, r5, #508	; 0x1fc
   690cc:	add	r2, sp, #96	; 0x60
   690d0:	ldm	r3, {r0, r1}
   690d4:	ldr	ip, [pc, #-1120]	; 68c7c <fputs@plt+0x57b0c>
   690d8:	stm	r2, {r0, r1}
   690dc:	ldrb	r1, [r0]
   690e0:	mov	r3, r0
   690e4:	cmp	r1, #59	; 0x3b
   690e8:	ldrne	r1, [sp, #100]	; 0x64
   690ec:	addne	r3, r0, r1
   690f0:	strne	r3, [sp, #96]	; 0x60
   690f4:	ldr	r1, [sp, #96]	; 0x60
   690f8:	mov	r3, #0
   690fc:	sub	r1, r1, #1
   69100:	str	r3, [sp, #100]	; 0x64
   69104:	mov	r0, r1
   69108:	sub	r1, r1, #1
   6910c:	ldrb	r3, [r0]
   69110:	add	r3, ip, r3
   69114:	ldrb	r3, [r3, #320]	; 0x140
   69118:	ands	r3, r3, #1
   6911c:	bne	69104 <fputs@plt+0x57f94>
   69120:	mov	r1, #1
   69124:	str	r0, [sp, #96]	; 0x60
   69128:	str	r1, [sp, #100]	; 0x64
   6912c:	str	r3, [sp]
   69130:	mov	r1, r3
   69134:	mov	r0, r5
   69138:	bl	6e848 <fputs@plt+0x5d6d8>
   6913c:	b	68fc0 <fputs@plt+0x57e50>
   69140:	add	sl, r6, sl
   69144:	ldr	r3, [r4, #-12]
   69148:	mov	r2, #1
   6914c:	ldr	r1, [sl, #12]
   69150:	mov	r0, r5
   69154:	bl	6d428 <fputs@plt+0x5c2b8>
   69158:	b	68240 <fputs@plt+0x570d0>
   6915c:	add	sl, r6, sl
   69160:	mov	r3, #9
   69164:	strb	r3, [sp, #104]	; 0x68
   69168:	ldr	r1, [sl, #12]
   6916c:	mov	r3, #0
   69170:	add	r2, sp, #104	; 0x68
   69174:	mov	r0, r5
   69178:	strb	r3, [sp, #105]	; 0x69
   6917c:	str	r3, [sp, #108]	; 0x6c
   69180:	str	r3, [sp, #112]	; 0x70
   69184:	str	r3, [sp, #116]	; 0x74
   69188:	str	r3, [sp, #120]	; 0x78
   6918c:	bl	4ed20 <fputs@plt+0x3dbb0>
   69190:	ldr	r1, [sl, #12]
   69194:	ldr	r0, [r5]
   69198:	bl	1eff0 <fputs@plt+0xde80>
   6919c:	b	68240 <fputs@plt+0x570d0>
   691a0:	add	r2, r6, sl
   691a4:	ldr	r7, [r2, #12]
   691a8:	cmp	r7, #0
   691ac:	beq	691cc <fputs@plt+0x5805c>
   691b0:	ldr	r3, [r4, #-12]
   691b4:	mov	r1, r7
   691b8:	str	r3, [r7, #64]	; 0x40
   691bc:	mov	r0, r5
   691c0:	bl	33248 <fputs@plt+0x220d8>
   691c4:	str	r7, [r4, #-12]
   691c8:	b	68240 <fputs@plt+0x570d0>
   691cc:	ldr	r1, [r4, #-12]
   691d0:	ldr	r0, [r5]
   691d4:	bl	1f4a0 <fputs@plt+0xe330>
   691d8:	b	691c4 <fputs@plt+0x58054>
   691dc:	add	r2, r6, sl
   691e0:	ldr	r8, [r4, #-28]	; 0xffffffe4
   691e4:	ldr	r9, [r2, #12]
   691e8:	cmp	r9, #0
   691ec:	beq	692a8 <fputs@plt+0x58138>
   691f0:	ldr	r3, [r9, #48]	; 0x30
   691f4:	cmp	r3, #0
   691f8:	beq	6926c <fputs@plt+0x580fc>
   691fc:	mov	r7, #0
   69200:	mov	r1, r9
   69204:	mov	r0, r5
   69208:	str	r7, [sp, #108]	; 0x6c
   6920c:	bl	33248 <fputs@plt+0x220d8>
   69210:	add	r3, sp, #104	; 0x68
   69214:	str	r9, [sp, #4]
   69218:	str	r3, [sp]
   6921c:	mov	r2, r7
   69220:	mov	r3, r7
   69224:	mov	r1, r7
   69228:	str	r7, [sp, #12]
   6922c:	str	r7, [sp, #8]
   69230:	mov	r0, r5
   69234:	bl	36fd8 <fputs@plt+0x25e68>
   69238:	str	r7, [sp, #20]
   6923c:	str	r7, [sp, #16]
   69240:	str	r7, [sp, #12]
   69244:	str	r7, [sp, #8]
   69248:	str	r7, [sp, #4]
   6924c:	str	r7, [sp]
   69250:	mov	r3, r7
   69254:	mov	r1, r7
   69258:	mov	r2, r0
   6925c:	mov	r0, r5
   69260:	bl	2a6fc <fputs@plt+0x1958c>
   69264:	subs	r9, r0, #0
   69268:	beq	692a8 <fputs@plt+0x58138>
   6926c:	ldr	r2, [r4, #-12]
   69270:	cmp	r8, #0
   69274:	strb	r2, [r9, #4]
   69278:	ldrne	r3, [r8, #8]
   6927c:	str	r8, [r9, #48]	; 0x30
   69280:	bicne	r3, r3, #512	; 0x200
   69284:	strne	r3, [r8, #8]
   69288:	ldr	r3, [r9, #8]
   6928c:	cmp	r2, #116	; 0x74
   69290:	bic	r3, r3, #512	; 0x200
   69294:	str	r3, [r9, #8]
   69298:	movne	r3, #1
   6929c:	strbne	r3, [r5, #22]
   692a0:	str	r9, [r4, #-28]	; 0xffffffe4
   692a4:	b	68240 <fputs@plt+0x570d0>
   692a8:	mov	r1, r8
   692ac:	ldr	r0, [r5]
   692b0:	bl	1eff0 <fputs@plt+0xde80>
   692b4:	mov	r9, #0
   692b8:	b	692a0 <fputs@plt+0x58130>
   692bc:	add	r2, r6, sl
   692c0:	ldrb	r3, [r2, #10]
   692c4:	str	r3, [r2, #12]
   692c8:	b	68240 <fputs@plt+0x570d0>
   692cc:	mov	r3, #116	; 0x74
   692d0:	str	r3, [r4, #-12]
   692d4:	b	68240 <fputs@plt+0x570d0>
   692d8:	add	r2, r6, sl
   692dc:	mov	r0, r5
   692e0:	ldr	r3, [r2, #16]
   692e4:	str	r3, [sp, #20]
   692e8:	ldr	r3, [r2, #12]
   692ec:	str	r3, [sp, #16]
   692f0:	ldr	r3, [r4, #-108]	; 0xffffff94
   692f4:	str	r3, [sp, #12]
   692f8:	ldr	r3, [r4, #-12]
   692fc:	str	r3, [sp, #8]
   69300:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69304:	str	r3, [sp, #4]
   69308:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6930c:	str	r3, [sp]
   69310:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69314:	ldr	r2, [r4, #-76]	; 0xffffffb4
   69318:	ldr	r1, [r4, #-92]	; 0xffffffa4
   6931c:	bl	2a6fc <fputs@plt+0x1958c>
   69320:	str	r0, [r4, #-124]	; 0xffffff84
   69324:	b	68240 <fputs@plt+0x570d0>
   69328:	mov	r3, #0
   6932c:	mov	r2, #256	; 0x100
   69330:	str	r2, [sp, #12]
   69334:	str	r3, [sp, #20]
   69338:	str	r3, [sp, #16]
   6933c:	str	r3, [sp, #8]
   69340:	str	r3, [sp, #4]
   69344:	str	r3, [sp]
   69348:	mov	r2, r3
   6934c:	ldr	r1, [r4, #-12]
   69350:	mov	r0, r5
   69354:	bl	2a6fc <fputs@plt+0x1958c>
   69358:	str	r0, [r4, #-44]	; 0xffffffd4
   6935c:	b	68240 <fputs@plt+0x570d0>
   69360:	mov	r3, #0
   69364:	mov	r2, #768	; 0x300
   69368:	ldr	r7, [r4, #-60]	; 0xffffffc4
   6936c:	mov	r0, r5
   69370:	str	r3, [sp, #20]
   69374:	str	r3, [sp, #16]
   69378:	str	r3, [sp, #8]
   6937c:	str	r3, [sp, #4]
   69380:	str	r3, [sp]
   69384:	str	r2, [sp, #12]
   69388:	mov	r2, r3
   6938c:	ldr	r1, [r4, #-12]
   69390:	bl	2a6fc <fputs@plt+0x1958c>
   69394:	cmp	r7, #0
   69398:	ldrne	r3, [r7, #8]
   6939c:	bicne	r3, r3, #512	; 0x200
   693a0:	strne	r3, [r7, #8]
   693a4:	cmp	r0, #0
   693a8:	movne	r3, #116	; 0x74
   693ac:	strbne	r3, [r0, #4]
   693b0:	strne	r7, [r0, #48]	; 0x30
   693b4:	streq	r7, [r4, #-60]	; 0xffffffc4
   693b8:	strne	r0, [r4, #-60]	; 0xffffffc4
   693bc:	b	68240 <fputs@plt+0x570d0>
   693c0:	add	r2, r6, sl
   693c4:	mov	r3, #1
   693c8:	str	r3, [r2, #12]
   693cc:	b	68240 <fputs@plt+0x570d0>
   693d0:	add	r2, r6, sl
   693d4:	mov	r3, #2
   693d8:	str	r3, [r2, #12]
   693dc:	b	68240 <fputs@plt+0x570d0>
   693e0:	mov	r3, #0
   693e4:	str	r3, [r4, #20]
   693e8:	b	68240 <fputs@plt+0x570d0>
   693ec:	ldr	r2, [r4, #-12]
   693f0:	ldr	r1, [r4, #-28]	; 0xffffffe4
   693f4:	ldr	r0, [r5]
   693f8:	bl	2a544 <fputs@plt+0x193d4>
   693fc:	add	r3, r6, sl
   69400:	str	r0, [r4, #-28]	; 0xffffffe4
   69404:	ldr	r3, [r3, #16]
   69408:	cmp	r3, #0
   6940c:	beq	69428 <fputs@plt+0x582b8>
   69410:	add	r2, sl, #12
   69414:	mov	r1, r0
   69418:	mov	r3, #1
   6941c:	add	r2, r6, r2
   69420:	mov	r0, r5
   69424:	bl	1fa98 <fputs@plt+0xe928>
   69428:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6942c:	cmp	r2, #0
   69430:	beq	68240 <fputs@plt+0x570d0>
   69434:	ldr	r3, [r2]
   69438:	ldr	r7, [r5]
   6943c:	mov	r5, #20
   69440:	mov	r0, r7
   69444:	mul	r5, r5, r3
   69448:	sub	r3, r5, #20
   6944c:	ldr	r5, [r2, #4]
   69450:	add	r5, r5, r3
   69454:	ldr	r1, [r5, #8]
   69458:	bl	1e0ec <fputs@plt+0xcf7c>
   6945c:	ldmdb	r4, {r1, r2}
   69460:	mov	r0, r7
   69464:	sub	r2, r2, r1
   69468:	asr	r3, r2, #31
   6946c:	bl	1f98c <fputs@plt+0xe81c>
   69470:	str	r0, [r5, #8]
   69474:	b	68240 <fputs@plt+0x570d0>
   69478:	mov	r2, #0
   6947c:	mov	r1, #158	; 0x9e
   69480:	ldr	r0, [r5]
   69484:	bl	1fdf8 <fputs@plt+0xec88>
   69488:	ldr	r1, [r4, #-12]
   6948c:	mov	r2, r0
   69490:	ldr	r0, [r5]
   69494:	bl	2a544 <fputs@plt+0x193d4>
   69498:	str	r0, [r4, #-12]
   6949c:	b	68240 <fputs@plt+0x570d0>
   694a0:	add	r2, sl, #12
   694a4:	mov	r3, #0
   694a8:	add	sl, r6, r2
   694ac:	mov	r1, #158	; 0x9e
   694b0:	mov	r2, r3
   694b4:	str	sl, [sp]
   694b8:	mov	r0, r5
   694bc:	bl	32074 <fputs@plt+0x20f04>
   694c0:	sub	r3, r4, #28
   694c4:	str	r3, [sp]
   694c8:	mov	r3, #0
   694cc:	mov	r2, r3
   694d0:	mov	r1, #27
   694d4:	mov	r7, r0
   694d8:	mov	r0, r5
   694dc:	bl	32074 <fputs@plt+0x20f04>
   694e0:	mov	r3, #0
   694e4:	str	r3, [sp]
   694e8:	mov	r1, #122	; 0x7a
   694ec:	mov	r3, r7
   694f0:	mov	r2, r0
   694f4:	mov	r0, r5
   694f8:	bl	32074 <fputs@plt+0x20f04>
   694fc:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69500:	mov	r2, r0
   69504:	ldr	r0, [r5]
   69508:	bl	2a544 <fputs@plt+0x193d4>
   6950c:	str	r0, [r4, #-44]	; 0xffffffd4
   69510:	b	68240 <fputs@plt+0x570d0>
   69514:	add	r2, r6, sl
   69518:	add	sl, r2, #12
   6951c:	sub	r3, r4, #12
   69520:	ldm	sl, {r0, r1}
   69524:	stm	r3, {r0, r1}
   69528:	b	68240 <fputs@plt+0x570d0>
   6952c:	mov	r2, #80	; 0x50
   69530:	mov	r3, #0
   69534:	ldr	r0, [r5]
   69538:	bl	205a0 <fputs@plt+0xf430>
   6953c:	str	r0, [r4, #20]
   69540:	b	68240 <fputs@plt+0x570d0>
   69544:	add	r2, r6, sl
   69548:	ldr	r1, [r2, #12]
   6954c:	cmp	r1, #0
   69550:	str	r1, [r4, #-12]
   69554:	beq	68240 <fputs@plt+0x570d0>
   69558:	ldr	r3, [r1]
   6955c:	mov	r0, #72	; 0x48
   69560:	sub	r2, r3, #1
   69564:	mla	r3, r0, r3, r1
   69568:	cmp	r2, #0
   6956c:	sub	r3, r3, #72	; 0x48
   69570:	movle	r3, #0
   69574:	strble	r3, [r1, #44]	; 0x2c
   69578:	ble	68240 <fputs@plt+0x570d0>
   6957c:	ldrb	r0, [r3, #-28]	; 0xffffffe4
   69580:	sub	r2, r2, #1
   69584:	strb	r0, [r3, #44]	; 0x2c
   69588:	b	69568 <fputs@plt+0x583f8>
   6958c:	ldr	ip, [r4, #-12]
   69590:	cmp	ip, #0
   69594:	beq	68240 <fputs@plt+0x570d0>
   69598:	ldr	r3, [ip]
   6959c:	cmp	r3, #0
   695a0:	ble	68240 <fputs@plt+0x570d0>
   695a4:	sub	r3, r3, #1
   695a8:	mov	r2, #72	; 0x48
   695ac:	mla	ip, r2, r3, ip
   695b0:	add	r2, r6, sl
   695b4:	ldr	r3, [r2, #12]
   695b8:	strb	r3, [ip, #44]	; 0x2c
   695bc:	b	68240 <fputs@plt+0x570d0>
   695c0:	mov	r3, #0
   695c4:	str	r3, [r4, #20]
   695c8:	b	68240 <fputs@plt+0x570d0>
   695cc:	add	r2, r6, sl
   695d0:	mov	r0, r5
   695d4:	ldr	r3, [r2, #12]
   695d8:	sub	r2, r4, #76	; 0x4c
   695dc:	str	r3, [sp, #12]
   695e0:	ldr	r3, [r4, #-12]
   695e4:	str	r3, [sp, #8]
   695e8:	mov	r3, #0
   695ec:	str	r3, [sp, #4]
   695f0:	sub	r3, r4, #44	; 0x2c
   695f4:	str	r3, [sp]
   695f8:	sub	r3, r4, #60	; 0x3c
   695fc:	ldr	r1, [r4, #-92]	; 0xffffffa4
   69600:	bl	36fd8 <fputs@plt+0x25e68>
   69604:	sub	r2, r4, #28
   69608:	mov	r1, r0
   6960c:	str	r0, [r4, #-92]	; 0xffffffa4
   69610:	mov	r0, r5
   69614:	bl	1fa08 <fputs@plt+0xe898>
   69618:	b	68240 <fputs@plt+0x570d0>
   6961c:	add	r2, r6, sl
   69620:	mov	r0, r5
   69624:	ldr	r3, [r2, #12]
   69628:	sub	r2, r4, #108	; 0x6c
   6962c:	str	r3, [sp, #12]
   69630:	ldr	r3, [r4, #-12]
   69634:	str	r3, [sp, #8]
   69638:	mov	r3, #0
   6963c:	str	r3, [sp, #4]
   69640:	sub	r3, r4, #28
   69644:	str	r3, [sp]
   69648:	sub	r3, r4, #92	; 0x5c
   6964c:	ldr	r1, [r4, #-124]	; 0xffffff84
   69650:	bl	36fd8 <fputs@plt+0x25e68>
   69654:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69658:	cmp	r0, #0
   6965c:	str	r0, [r4, #-124]	; 0xffffff84
   69660:	beq	6968c <fputs@plt+0x5851c>
   69664:	ldr	r2, [r0]
   69668:	mov	ip, #72	; 0x48
   6966c:	sub	r3, r2, #1
   69670:	mul	r2, ip, r2
   69674:	str	r1, [r0, r2]
   69678:	mla	r0, ip, r3, r0
   6967c:	ldrb	r3, [r0, #45]	; 0x2d
   69680:	orr	r3, r3, #4
   69684:	strb	r3, [r0, #45]	; 0x2d
   69688:	b	68240 <fputs@plt+0x570d0>
   6968c:	ldr	r0, [r5]
   69690:	bl	1f07c <fputs@plt+0xdf0c>
   69694:	b	68240 <fputs@plt+0x570d0>
   69698:	add	r2, r6, sl
   6969c:	mov	r0, r5
   696a0:	ldr	r3, [r2, #12]
   696a4:	str	r3, [sp, #12]
   696a8:	ldr	r3, [r4, #-12]
   696ac:	str	r3, [sp, #8]
   696b0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   696b4:	str	r3, [sp, #4]
   696b8:	sub	r3, r4, #28
   696bc:	str	r3, [sp]
   696c0:	mov	r3, #0
   696c4:	mov	r2, r3
   696c8:	ldr	r1, [r4, #-92]	; 0xffffffa4
   696cc:	bl	36fd8 <fputs@plt+0x25e68>
   696d0:	str	r0, [r4, #-92]	; 0xffffffa4
   696d4:	b	68240 <fputs@plt+0x570d0>
   696d8:	ldr	r1, [r4, #-92]	; 0xffffffa4
   696dc:	ldr	r2, [r4, #-60]	; 0xffffffc4
   696e0:	cmp	r1, #0
   696e4:	bne	69714 <fputs@plt+0x585a4>
   696e8:	ldr	r3, [r4, #-24]	; 0xffffffe8
   696ec:	cmp	r3, #0
   696f0:	bne	69714 <fputs@plt+0x585a4>
   696f4:	ldr	r3, [r4, #-12]
   696f8:	cmp	r3, #0
   696fc:	bne	69714 <fputs@plt+0x585a4>
   69700:	add	r3, r6, sl
   69704:	ldr	r3, [r3, #12]
   69708:	cmp	r3, #0
   6970c:	streq	r2, [r4, #-92]	; 0xffffffa4
   69710:	beq	68240 <fputs@plt+0x570d0>
   69714:	ldr	r3, [r2]
   69718:	cmp	r3, #1
   6971c:	bne	697a8 <fputs@plt+0x58638>
   69720:	add	r2, r6, sl
   69724:	mov	r7, #0
   69728:	ldr	r3, [r2, #12]
   6972c:	mov	r0, r5
   69730:	str	r3, [sp, #12]
   69734:	ldr	r3, [r4, #-12]
   69738:	mov	r2, r7
   6973c:	str	r3, [sp, #8]
   69740:	sub	r3, r4, #28
   69744:	str	r3, [sp]
   69748:	str	r7, [sp, #4]
   6974c:	mov	r3, r7
   69750:	bl	36fd8 <fputs@plt+0x25e68>
   69754:	cmp	r0, r7
   69758:	str	r0, [r4, #-92]	; 0xffffffa4
   6975c:	beq	69798 <fputs@plt+0x58628>
   69760:	ldr	r3, [r0]
   69764:	mov	ip, #72	; 0x48
   69768:	sub	r3, r3, #1
   6976c:	ldr	r2, [r4, #-60]	; 0xffffffc4
   69770:	mla	r0, ip, r3, r0
   69774:	ldr	r1, [r2, #16]
   69778:	str	r1, [r0, #16]
   6977c:	ldr	r3, [r2, #12]
   69780:	str	r3, [r0, #12]
   69784:	ldr	r3, [r2, #28]
   69788:	str	r3, [r0, #28]
   6978c:	str	r7, [r2, #12]
   69790:	str	r7, [r2, #16]
   69794:	str	r7, [r2, #28]
   69798:	ldr	r1, [r4, #-60]	; 0xffffffc4
   6979c:	ldr	r0, [r5]
   697a0:	bl	1ee7c <fputs@plt+0xdd0c>
   697a4:	b	68240 <fputs@plt+0x570d0>
   697a8:	mov	r0, #72	; 0x48
   697ac:	sub	r1, r3, #1
   697b0:	mla	r3, r0, r3, r2
   697b4:	cmp	r1, #0
   697b8:	sub	r3, r3, #72	; 0x48
   697bc:	bgt	6982c <fputs@plt+0x586bc>
   697c0:	mov	r7, #0
   697c4:	mov	r3, #1024	; 0x400
   697c8:	strb	r7, [r2, #44]	; 0x2c
   697cc:	mov	r1, r7
   697d0:	str	r3, [sp, #12]
   697d4:	str	r7, [sp, #20]
   697d8:	mov	r3, r7
   697dc:	str	r7, [sp, #16]
   697e0:	str	r7, [sp, #8]
   697e4:	str	r7, [sp, #4]
   697e8:	str	r7, [sp]
   697ec:	mov	r0, r5
   697f0:	bl	2a6fc <fputs@plt+0x1958c>
   697f4:	add	r2, r6, sl
   697f8:	ldr	r3, [r2, #12]
   697fc:	mov	r2, r7
   69800:	str	r3, [sp, #12]
   69804:	ldr	r3, [r4, #-12]
   69808:	stmib	sp, {r0, r3}
   6980c:	sub	r3, r4, #28
   69810:	str	r3, [sp]
   69814:	mov	r0, r5
   69818:	mov	r3, r7
   6981c:	ldr	r1, [r4, #-92]	; 0xffffffa4
   69820:	bl	36fd8 <fputs@plt+0x25e68>
   69824:	str	r0, [r4, #-92]	; 0xffffffa4
   69828:	b	68240 <fputs@plt+0x570d0>
   6982c:	ldrb	r0, [r3, #-28]	; 0xffffffe4
   69830:	sub	r1, r1, #1
   69834:	strb	r0, [r3, #44]	; 0x2c
   69838:	b	697b4 <fputs@plt+0x58644>
   6983c:	mov	r3, #0
   69840:	str	r3, [r4, #20]
   69844:	str	r3, [r4, #24]
   69848:	b	68240 <fputs@plt+0x570d0>
   6984c:	add	r3, sl, #12
   69850:	add	r3, r6, r3
   69854:	sub	r2, r4, #12
   69858:	mov	r1, #0
   6985c:	ldr	r0, [r5]
   69860:	bl	2a050 <fputs@plt+0x18ee0>
   69864:	str	r0, [r4, #-12]
   69868:	b	68240 <fputs@plt+0x570d0>
   6986c:	add	r2, r6, sl
   69870:	mov	r3, #1
   69874:	str	r3, [r2, #12]
   69878:	b	68240 <fputs@plt+0x570d0>
   6987c:	mov	r3, #0
   69880:	mov	r2, r3
   69884:	sub	r1, r4, #12
   69888:	mov	r0, r5
   6988c:	bl	332b0 <fputs@plt+0x22140>
   69890:	str	r0, [r4, #-12]
   69894:	b	68240 <fputs@plt+0x570d0>
   69898:	mov	r3, #0
   6989c:	sub	r2, r4, #12
   698a0:	sub	r1, r4, #28
   698a4:	mov	r0, r5
   698a8:	bl	332b0 <fputs@plt+0x22140>
   698ac:	str	r0, [r4, #-28]	; 0xffffffe4
   698b0:	b	68240 <fputs@plt+0x570d0>
   698b4:	sub	r3, r4, #12
   698b8:	sub	r2, r4, #28
   698bc:	sub	r1, r4, #44	; 0x2c
   698c0:	mov	r0, r5
   698c4:	bl	332b0 <fputs@plt+0x22140>
   698c8:	str	r0, [r4, #-44]	; 0xffffffd4
   698cc:	b	68240 <fputs@plt+0x570d0>
   698d0:	add	r2, r6, sl
   698d4:	ldr	r3, [r2, #12]
   698d8:	str	r3, [r4, #-12]
   698dc:	b	68240 <fputs@plt+0x570d0>
   698e0:	mov	r3, #0
   698e4:	str	r3, [r4, #20]
   698e8:	b	68240 <fputs@plt+0x570d0>
   698ec:	add	r2, r6, sl
   698f0:	add	sl, r2, #12
   698f4:	sub	r3, r4, #28
   698f8:	ldm	sl, {r0, r1}
   698fc:	stm	r3, {r0, r1}
   69900:	b	68240 <fputs@plt+0x570d0>
   69904:	mov	r3, #0
   69908:	str	r3, [r4, #-12]
   6990c:	mov	r3, #1
   69910:	str	r3, [r4, #-8]
   69914:	b	68240 <fputs@plt+0x570d0>
   69918:	ldr	r3, [r4, #-12]
   6991c:	str	r3, [r4, #-44]	; 0xffffffd4
   69920:	b	68240 <fputs@plt+0x570d0>
   69924:	mov	r3, #0
   69928:	str	r3, [r4, #20]
   6992c:	b	68240 <fputs@plt+0x570d0>
   69930:	add	r2, r6, sl
   69934:	ldr	r3, [r2, #12]
   69938:	str	r3, [r4, #-28]	; 0xffffffe4
   6993c:	b	68240 <fputs@plt+0x570d0>
   69940:	ldr	r2, [r4, #-12]
   69944:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69948:	ldr	r0, [r5]
   6994c:	bl	2a544 <fputs@plt+0x193d4>
   69950:	add	r2, r6, sl
   69954:	str	r0, [r4, #-44]	; 0xffffffd4
   69958:	ldr	r1, [r2, #12]
   6995c:	bl	1724c <fputs@plt+0x60dc>
   69960:	b	68240 <fputs@plt+0x570d0>
   69964:	ldr	r2, [r4, #-12]
   69968:	mov	r1, #0
   6996c:	ldr	r0, [r5]
   69970:	bl	2a544 <fputs@plt+0x193d4>
   69974:	add	r2, r6, sl
   69978:	str	r0, [r4, #-12]
   6997c:	ldr	r1, [r2, #12]
   69980:	bl	1724c <fputs@plt+0x60dc>
   69984:	b	68240 <fputs@plt+0x570d0>
   69988:	add	r2, r6, sl
   6998c:	mov	r3, #0
   69990:	str	r3, [r2, #12]
   69994:	b	68240 <fputs@plt+0x570d0>
   69998:	add	r2, r6, sl
   6999c:	mov	r3, #1
   699a0:	str	r3, [r2, #12]
   699a4:	b	68240 <fputs@plt+0x570d0>
   699a8:	mvn	r3, #0
   699ac:	str	r3, [r4, #20]
   699b0:	b	68240 <fputs@plt+0x570d0>
   699b4:	mov	r3, #0
   699b8:	str	r3, [r4, #20]
   699bc:	str	r3, [r4, #24]
   699c0:	b	68240 <fputs@plt+0x570d0>
   699c4:	add	r2, r6, sl
   699c8:	ldr	r3, [r2, #12]
   699cc:	str	r3, [r4, #-12]
   699d0:	mov	r3, #0
   699d4:	str	r3, [r4, #-8]
   699d8:	b	68240 <fputs@plt+0x570d0>
   699dc:	ldr	r3, [r4, #-28]	; 0xffffffe4
   699e0:	add	r2, r6, sl
   699e4:	str	r3, [r4, #-44]	; 0xffffffd4
   699e8:	ldr	r3, [r2, #12]
   699ec:	str	r3, [r4, #-40]	; 0xffffffd8
   699f0:	b	68240 <fputs@plt+0x570d0>
   699f4:	ldr	r3, [r4, #-28]	; 0xffffffe4
   699f8:	add	r2, r6, sl
   699fc:	str	r3, [r4, #-40]	; 0xffffffd8
   69a00:	ldr	r3, [r2, #12]
   69a04:	str	r3, [r4, #-44]	; 0xffffffd4
   69a08:	b	68240 <fputs@plt+0x570d0>
   69a0c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   69a10:	mov	r0, r5
   69a14:	cmp	r3, #0
   69a18:	ldrne	r2, [r5, #536]	; 0x218
   69a1c:	strne	r2, [r3, #4]
   69a20:	strne	r3, [r5, #536]	; 0x218
   69a24:	strne	r3, [r5, #540]	; 0x21c
   69a28:	sub	r2, r4, #12
   69a2c:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69a30:	bl	1fa08 <fputs@plt+0xe898>
   69a34:	add	r2, r6, sl
   69a38:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69a3c:	ldr	r2, [r2, #12]
   69a40:	mov	r0, r5
   69a44:	bl	62d54 <fputs@plt+0x51be4>
   69a48:	b	68240 <fputs@plt+0x570d0>
   69a4c:	ldr	r3, [r4, #-108]	; 0xffffff94
   69a50:	mov	r0, r5
   69a54:	cmp	r3, #0
   69a58:	ldrne	r2, [r5, #536]	; 0x218
   69a5c:	strne	r2, [r3, #4]
   69a60:	strne	r3, [r5, #536]	; 0x218
   69a64:	strne	r3, [r5, #540]	; 0x21c
   69a68:	sub	r2, r4, #44	; 0x2c
   69a6c:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69a70:	bl	1fa08 <fputs@plt+0xe898>
   69a74:	ldr	r3, [r4, #-12]
   69a78:	ldr	r2, [r5]
   69a7c:	cmp	r3, #0
   69a80:	ldr	r2, [r2, #100]	; 0x64
   69a84:	beq	69aa4 <fputs@plt+0x58934>
   69a88:	ldr	r3, [r3]
   69a8c:	cmp	r2, r3
   69a90:	bge	69aa4 <fputs@plt+0x58934>
   69a94:	ldr	r2, [pc, #-3612]	; 68c80 <fputs@plt+0x57b10>
   69a98:	ldr	r1, [pc, #-3612]	; 68c84 <fputs@plt+0x57b14>
   69a9c:	mov	r0, r5
   69aa0:	bl	319cc <fputs@plt+0x2085c>
   69aa4:	add	r2, r6, sl
   69aa8:	ldr	r3, [r4, #-76]	; 0xffffffb4
   69aac:	mov	r0, r5
   69ab0:	str	r3, [sp]
   69ab4:	ldr	r3, [r2, #12]
   69ab8:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69abc:	ldr	r2, [r4, #-12]
   69ac0:	bl	60878 <fputs@plt+0x4f708>
   69ac4:	b	68240 <fputs@plt+0x570d0>
   69ac8:	add	r2, r6, sl
   69acc:	ldr	r1, [r4, #-60]	; 0xffffffc4
   69ad0:	ldr	r2, [r2, #12]
   69ad4:	ldr	r0, [r5]
   69ad8:	bl	2a544 <fputs@plt+0x193d4>
   69adc:	mov	r3, #1
   69ae0:	sub	r2, r4, #28
   69ae4:	mov	r1, r0
   69ae8:	str	r0, [r4, #-60]	; 0xffffffc4
   69aec:	mov	r0, r5
   69af0:	bl	1fa98 <fputs@plt+0xe928>
   69af4:	b	68240 <fputs@plt+0x570d0>
   69af8:	add	r2, r6, sl
   69afc:	mov	r1, #0
   69b00:	ldr	r2, [r2, #12]
   69b04:	ldr	r0, [r5]
   69b08:	bl	2a544 <fputs@plt+0x193d4>
   69b0c:	mov	r3, #1
   69b10:	sub	r2, r4, #28
   69b14:	mov	r7, r0
   69b18:	mov	r1, r0
   69b1c:	mov	r0, r5
   69b20:	bl	1fa98 <fputs@plt+0xe928>
   69b24:	str	r7, [r4, #-28]	; 0xffffffe4
   69b28:	b	68240 <fputs@plt+0x570d0>
   69b2c:	ldr	r3, [r4, #-76]	; 0xffffffb4
   69b30:	mov	r0, r5
   69b34:	cmp	r3, #0
   69b38:	ldrne	r2, [r5, #536]	; 0x218
   69b3c:	strne	r2, [r3, #4]
   69b40:	strne	r3, [r5, #536]	; 0x218
   69b44:	strne	r3, [r5, #540]	; 0x21c
   69b48:	add	r2, r6, sl
   69b4c:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69b50:	str	r3, [sp]
   69b54:	ldr	r3, [r4, #-12]
   69b58:	ldr	r2, [r2, #12]
   69b5c:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69b60:	bl	636a4 <fputs@plt+0x52534>
   69b64:	b	68240 <fputs@plt+0x570d0>
   69b68:	ldr	r3, [r4, #-92]	; 0xffffffa4
   69b6c:	mov	r0, r5
   69b70:	cmp	r3, #0
   69b74:	ldrne	r2, [r5, #536]	; 0x218
   69b78:	strne	r2, [r3, #4]
   69b7c:	strne	r3, [r5, #536]	; 0x218
   69b80:	strne	r3, [r5, #540]	; 0x21c
   69b84:	ldr	r3, [r4, #-76]	; 0xffffffb4
   69b88:	mov	r2, #0
   69b8c:	str	r3, [sp]
   69b90:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69b94:	ldr	r1, [r4, #-44]	; 0xffffffd4
   69b98:	bl	636a4 <fputs@plt+0x52534>
   69b9c:	b	68240 <fputs@plt+0x570d0>
   69ba0:	ldr	r3, [r4, #-12]
   69ba4:	str	r3, [r4, #-28]	; 0xffffffe4
   69ba8:	b	68240 <fputs@plt+0x570d0>
   69bac:	add	r2, sl, #12
   69bb0:	add	r2, r6, r2
   69bb4:	ldr	r1, [r4, #-28]	; 0xffffffe4
   69bb8:	ldr	r0, [r5]
   69bbc:	bl	2a4bc <fputs@plt+0x1934c>
   69bc0:	str	r0, [r4, #-28]	; 0xffffffe4
   69bc4:	b	68240 <fputs@plt+0x570d0>
   69bc8:	add	r2, sl, #12
   69bcc:	add	r2, r6, r2
   69bd0:	mov	r1, #0
   69bd4:	ldr	r0, [r5]
   69bd8:	bl	2a4bc <fputs@plt+0x1934c>
   69bdc:	add	r2, r6, sl
   69be0:	str	r0, [r2, #12]
   69be4:	b	68240 <fputs@plt+0x570d0>
   69be8:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69bec:	add	r2, r6, sl
   69bf0:	str	r3, [r4, #-24]	; 0xffffffe8
   69bf4:	ldr	ip, [r2, #12]
   69bf8:	ldr	r3, [r2, #16]
   69bfc:	add	r3, ip, r3
   69c00:	str	r3, [r4, #-20]	; 0xffffffec
   69c04:	ldr	r3, [r4, #-12]
   69c08:	str	r3, [r4, #-28]	; 0xffffffe4
   69c0c:	b	68240 <fputs@plt+0x570d0>
   69c10:	add	r3, r6, sl
   69c14:	add	r0, sl, #12
   69c18:	ldrb	r2, [r3, #10]
   69c1c:	ldr	r3, [r4, #8]
   69c20:	mov	r1, r5
   69c24:	str	r3, [sp]
   69c28:	add	r0, r6, r0
   69c2c:	ldr	r3, [r4, #4]
   69c30:	bl	32188 <fputs@plt+0x21018>
   69c34:	b	68240 <fputs@plt+0x570d0>
   69c38:	ldr	r3, [r4, #8]
   69c3c:	add	r0, sl, #12
   69c40:	str	r3, [sp]
   69c44:	mov	r2, #27
   69c48:	ldr	r3, [r4, #4]
   69c4c:	mov	r1, r5
   69c50:	add	r0, r6, r0
   69c54:	bl	32188 <fputs@plt+0x21018>
   69c58:	b	68240 <fputs@plt+0x570d0>
   69c5c:	sub	r3, r4, #28
   69c60:	str	r3, [sp]
   69c64:	mov	r3, #0
   69c68:	mov	r2, r3
   69c6c:	mov	r1, #27
   69c70:	mov	r0, r5
   69c74:	bl	32074 <fputs@plt+0x20f04>
   69c78:	add	r3, sl, #12
   69c7c:	add	r3, r6, r3
   69c80:	str	r3, [sp]
   69c84:	mov	r3, #0
   69c88:	mov	r2, r3
   69c8c:	mov	r1, #27
   69c90:	mov	r7, r0
   69c94:	mov	r0, r5
   69c98:	bl	32074 <fputs@plt+0x20f04>
   69c9c:	ldr	r3, [r4, #-28]	; 0xffffffe4
   69ca0:	add	r2, r6, sl
   69ca4:	str	r3, [r4, #-24]	; 0xffffffe8
   69ca8:	ldr	ip, [r2, #12]
   69cac:	ldr	r3, [r2, #16]
   69cb0:	mov	r1, #122	; 0x7a
   69cb4:	add	r3, ip, r3
   69cb8:	str	r3, [r4, #-20]	; 0xffffffec
   69cbc:	mov	r3, #0
   69cc0:	str	r3, [sp]
   69cc4:	mov	r2, r7
   69cc8:	mov	r3, r0
   69ccc:	mov	r0, r5
   69cd0:	bl	32074 <fputs@plt+0x20f04>
   69cd4:	str	r0, [r4, #-28]	; 0xffffffe4
   69cd8:	b	68240 <fputs@plt+0x570d0>
   69cdc:	sub	r3, r4, #60	; 0x3c
   69ce0:	str	r3, [sp]
   69ce4:	mov	r3, #0
   69ce8:	mov	r2, r3
   69cec:	mov	r1, #27
   69cf0:	mov	r0, r5
   69cf4:	bl	32074 <fputs@plt+0x20f04>
   69cf8:	sub	r3, r4, #28
   69cfc:	str	r3, [sp]
   69d00:	mov	r3, #0
   69d04:	mov	r2, r3
   69d08:	mov	r1, #27
   69d0c:	mov	r7, #0
   69d10:	mov	r8, r0
   69d14:	mov	r0, r5
   69d18:	bl	32074 <fputs@plt+0x20f04>
   69d1c:	add	r3, sl, #12
   69d20:	add	r3, r6, r3
   69d24:	str	r3, [sp]
   69d28:	mov	r3, #0
   69d2c:	mov	r2, r3
   69d30:	mov	r1, #27
   69d34:	mov	r9, r0
   69d38:	mov	r0, r5
   69d3c:	bl	32074 <fputs@plt+0x20f04>
   69d40:	mov	r2, r9
   69d44:	mov	r1, #122	; 0x7a
   69d48:	str	r7, [sp]
   69d4c:	mov	r3, r0
   69d50:	mov	r0, r5
   69d54:	bl	32074 <fputs@plt+0x20f04>
   69d58:	ldr	r3, [r4, #-60]	; 0xffffffc4
   69d5c:	add	r2, r6, sl
   69d60:	str	r3, [r4, #-56]	; 0xffffffc8
   69d64:	ldr	ip, [r2, #12]
   69d68:	ldr	r3, [r2, #16]
   69d6c:	mov	r1, #122	; 0x7a
   69d70:	add	r3, ip, r3
   69d74:	str	r3, [r4, #-52]	; 0xffffffcc
   69d78:	mov	r2, r8
   69d7c:	str	r7, [sp]
   69d80:	mov	r3, r0
   69d84:	mov	r0, r5
   69d88:	bl	32074 <fputs@plt+0x20f04>
   69d8c:	str	r0, [r4, #-60]	; 0xffffffc4
   69d90:	b	68240 <fputs@plt+0x570d0>
   69d94:	add	r8, r6, sl
   69d98:	add	r3, r8, #12
   69d9c:	add	r2, sp, #104	; 0x68
   69da0:	ldm	r3, {r0, r1}
   69da4:	stm	r2, {r0, r1}
   69da8:	ldr	r0, [sp, #108]	; 0x6c
   69dac:	cmp	r0, #1
   69db0:	bls	69e44 <fputs@plt+0x58cd4>
   69db4:	ldr	r3, [sp, #104]	; 0x68
   69db8:	ldrb	r1, [r3]
   69dbc:	cmp	r1, #35	; 0x23
   69dc0:	bne	69e44 <fputs@plt+0x58cd4>
   69dc4:	ldrb	ip, [r3, #1]
   69dc8:	ldr	r1, [pc, #4064]	; 6adb0 <fputs@plt+0x59c40>
   69dcc:	add	r1, r1, ip
   69dd0:	ldrb	r1, [r1, #320]	; 0x140
   69dd4:	tst	r1, #4
   69dd8:	beq	69e44 <fputs@plt+0x58cd4>
   69ddc:	add	r7, r6, r7, lsl #4
   69de0:	str	r3, [r8, #16]
   69de4:	add	r3, r3, r0
   69de8:	str	r3, [r7, #20]
   69dec:	ldrb	r7, [r5, #18]
   69df0:	cmp	r7, #0
   69df4:	bne	69e0c <fputs@plt+0x58c9c>
   69df8:	ldr	r1, [pc, #4020]	; 6adb4 <fputs@plt+0x59c44>
   69dfc:	mov	r0, r5
   69e00:	bl	319cc <fputs@plt+0x2085c>
   69e04:	str	r7, [r8, #12]
   69e08:	b	68240 <fputs@plt+0x570d0>
   69e0c:	mov	r3, #0
   69e10:	str	r2, [sp]
   69e14:	mov	r1, #157	; 0x9d
   69e18:	mov	r2, r3
   69e1c:	mov	r0, r5
   69e20:	bl	32074 <fputs@plt+0x20f04>
   69e24:	cmp	r0, #0
   69e28:	str	r0, [r8, #12]
   69e2c:	beq	68240 <fputs@plt+0x570d0>
   69e30:	add	r1, r0, #28
   69e34:	ldr	r0, [sp, #104]	; 0x68
   69e38:	add	r0, r0, #1
   69e3c:	bl	15744 <fputs@plt+0x45d4>
   69e40:	b	68240 <fputs@plt+0x570d0>
   69e44:	ldr	r3, [sp, #108]	; 0x6c
   69e48:	add	r0, sl, #12
   69e4c:	str	r3, [sp]
   69e50:	mov	r2, #135	; 0x87
   69e54:	ldr	r3, [sp, #104]	; 0x68
   69e58:	mov	r1, r5
   69e5c:	add	r0, r6, r0
   69e60:	bl	32188 <fputs@plt+0x21018>
   69e64:	add	r2, r6, sl
   69e68:	ldr	r9, [r5]
   69e6c:	ldr	fp, [r2, #12]
   69e70:	cmp	fp, #0
   69e74:	beq	68240 <fputs@plt+0x570d0>
   69e78:	ldr	r8, [fp, #8]
   69e7c:	ldrb	r3, [r8, #1]
   69e80:	cmp	r3, #0
   69e84:	bne	69ed0 <fputs@plt+0x58d60>
   69e88:	add	r2, r5, #444	; 0x1bc
   69e8c:	ldrh	r3, [r2]
   69e90:	add	r3, r3, #1
   69e94:	sxth	r3, r3
   69e98:	strh	r3, [r2]
   69e9c:	strh	r3, [fp, #32]
   69ea0:	ldr	r3, [r5, #68]	; 0x44
   69ea4:	cmp	r3, #0
   69ea8:	bne	68240 <fputs@plt+0x570d0>
   69eac:	add	r3, r5, #444	; 0x1bc
   69eb0:	ldrsh	r2, [r3]
   69eb4:	ldr	r3, [r9, #128]	; 0x80
   69eb8:	cmp	r2, r3
   69ebc:	ble	68240 <fputs@plt+0x570d0>
   69ec0:	ldr	r1, [pc, #3824]	; 6adb8 <fputs@plt+0x59c48>
   69ec4:	mov	r0, r5
   69ec8:	bl	319cc <fputs@plt+0x2085c>
   69ecc:	b	68240 <fputs@plt+0x570d0>
   69ed0:	mov	r0, r8
   69ed4:	bl	18f64 <fputs@plt+0x7df4>
   69ed8:	ldrb	r3, [r8]
   69edc:	cmp	r3, #63	; 0x3f
   69ee0:	movne	r7, #0
   69ee4:	ldrne	r3, [r5, #448]	; 0x1c0
   69ee8:	mov	sl, r0
   69eec:	bne	6a014 <fputs@plt+0x58ea4>
   69ef0:	mov	r3, #1
   69ef4:	sub	r2, r0, #1
   69ef8:	add	r1, sp, #96	; 0x60
   69efc:	add	r0, r8, r3
   69f00:	bl	1528c <fputs@plt+0x411c>
   69f04:	ldrd	r2, [sp, #96]	; 0x60
   69f08:	cmp	r2, #1
   69f0c:	sbcs	r1, r3, #0
   69f10:	movlt	r1, #1
   69f14:	movge	r1, #0
   69f18:	sxth	r7, r2
   69f1c:	strh	r7, [fp, #32]
   69f20:	cmp	r0, #0
   69f24:	moveq	r0, r1
   69f28:	orrne	r0, r1, #1
   69f2c:	cmp	r0, #0
   69f30:	bne	69f48 <fputs@plt+0x58dd8>
   69f34:	ldr	r0, [r9, #128]	; 0x80
   69f38:	cmp	r0, r2
   69f3c:	asr	r1, r0, #31
   69f40:	sbcs	r3, r1, r3
   69f44:	bge	69f5c <fputs@plt+0x58dec>
   69f48:	ldr	r2, [r9, #128]	; 0x80
   69f4c:	ldr	r1, [pc, #3688]	; 6adbc <fputs@plt+0x59c4c>
   69f50:	mov	r0, r5
   69f54:	bl	319cc <fputs@plt+0x2085c>
   69f58:	mov	r7, #0
   69f5c:	add	ip, r5, #444	; 0x1bc
   69f60:	ldrd	r2, [sp, #96]	; 0x60
   69f64:	ldrsh	r0, [ip]
   69f68:	cmp	r0, r2
   69f6c:	asr	r1, r0, #31
   69f70:	sbcs	r1, r1, r3
   69f74:	strhlt	r2, [ip]
   69f78:	cmp	r7, #0
   69f7c:	ble	69ea0 <fputs@plt+0x58d30>
   69f80:	ldr	r3, [r5, #448]	; 0x1c0
   69f84:	cmp	r7, r3
   69f88:	ble	69fc8 <fputs@plt+0x58e58>
   69f8c:	lsl	r2, r7, #2
   69f90:	mov	r3, #0
   69f94:	ldr	r1, [r5, #476]	; 0x1dc
   69f98:	mov	r0, r9
   69f9c:	bl	2745c <fputs@plt+0x162ec>
   69fa0:	cmp	r0, #0
   69fa4:	beq	68240 <fputs@plt+0x570d0>
   69fa8:	ldr	r3, [r5, #448]	; 0x1c0
   69fac:	str	r0, [r5, #476]	; 0x1dc
   69fb0:	sub	r2, r7, r3
   69fb4:	mov	r1, #0
   69fb8:	lsl	r2, r2, #2
   69fbc:	add	r0, r0, r3, lsl #2
   69fc0:	bl	10f48 <memset@plt>
   69fc4:	str	r7, [r5, #448]	; 0x1c0
   69fc8:	ldrb	r3, [r8]
   69fcc:	sub	r7, r7, #-1073741823	; 0xc0000001
   69fd0:	cmp	r3, #63	; 0x3f
   69fd4:	ldr	r3, [r5, #476]	; 0x1dc
   69fd8:	bne	69fe8 <fputs@plt+0x58e78>
   69fdc:	ldr	r2, [r3, r7, lsl #2]
   69fe0:	cmp	r2, #0
   69fe4:	bne	69ea0 <fputs@plt+0x58d30>
   69fe8:	ldr	r1, [r3, r7, lsl #2]
   69fec:	mov	r0, r9
   69ff0:	bl	1e0ec <fputs@plt+0xcf7c>
   69ff4:	mov	r2, sl
   69ff8:	mov	r3, #0
   69ffc:	mov	r1, r8
   6a000:	mov	r0, r9
   6a004:	ldr	fp, [r5, #476]	; 0x1dc
   6a008:	bl	1f98c <fputs@plt+0xe81c>
   6a00c:	str	r0, [fp, r7, lsl #2]
   6a010:	b	69ea0 <fputs@plt+0x58d30>
   6a014:	cmp	r7, r3
   6a018:	bge	6a058 <fputs@plt+0x58ee8>
   6a01c:	ldr	r2, [r5, #476]	; 0x1dc
   6a020:	ldr	r0, [r2, r7, lsl #2]
   6a024:	add	r7, r7, #1
   6a028:	cmp	r0, #0
   6a02c:	sxth	r7, r7
   6a030:	beq	6a014 <fputs@plt+0x58ea4>
   6a034:	mov	r1, r8
   6a038:	str	r3, [sp, #32]
   6a03c:	bl	1114c <strcmp@plt>
   6a040:	ldr	r3, [sp, #32]
   6a044:	cmp	r0, #0
   6a048:	bne	6a014 <fputs@plt+0x58ea4>
   6a04c:	cmp	r7, #0
   6a050:	strh	r7, [fp, #32]
   6a054:	bne	69f78 <fputs@plt+0x58e08>
   6a058:	add	r3, r5, #444	; 0x1bc
   6a05c:	ldrh	r7, [r3]
   6a060:	add	r7, r7, #1
   6a064:	sxth	r7, r7
   6a068:	strh	r7, [r3]
   6a06c:	strh	r7, [fp, #32]
   6a070:	b	69f78 <fputs@plt+0x58e08>
   6a074:	add	r3, r6, sl
   6a078:	ldr	r7, [r4, #-28]	; 0xffffffe4
   6a07c:	ldr	r3, [r3, #16]
   6a080:	cmp	r3, #0
   6a084:	beq	6a0b8 <fputs@plt+0x58f48>
   6a088:	add	r2, sl, #12
   6a08c:	mov	r3, #1
   6a090:	add	r2, r6, r2
   6a094:	mov	r1, #95	; 0x5f
   6a098:	ldr	r0, [r5]
   6a09c:	bl	1fb70 <fputs@plt+0xea00>
   6a0a0:	cmp	r0, #0
   6a0a4:	ldrne	r3, [r0, #4]
   6a0a8:	strne	r7, [r0, #12]
   6a0ac:	movne	r7, r0
   6a0b0:	orrne	r3, r3, #4352	; 0x1100
   6a0b4:	strne	r3, [r0, #4]
   6a0b8:	add	r2, r6, sl
   6a0bc:	str	r7, [r4, #-28]	; 0xffffffe4
   6a0c0:	ldr	ip, [r2, #12]
   6a0c4:	ldr	r3, [r2, #16]
   6a0c8:	add	r3, ip, r3
   6a0cc:	str	r3, [r4, #-20]	; 0xffffffec
   6a0d0:	b	68240 <fputs@plt+0x570d0>
   6a0d4:	ldr	r3, [r4, #-76]	; 0xffffffb4
   6a0d8:	add	r2, r6, sl
   6a0dc:	str	r3, [r4, #-72]	; 0xffffffb8
   6a0e0:	ldr	ip, [r2, #12]
   6a0e4:	ldr	r3, [r2, #16]
   6a0e8:	mov	r1, #38	; 0x26
   6a0ec:	add	r3, ip, r3
   6a0f0:	str	r3, [r4, #-68]	; 0xffffffbc
   6a0f4:	sub	r3, r4, #12
   6a0f8:	str	r3, [sp]
   6a0fc:	mov	r0, r5
   6a100:	mov	r3, #0
   6a104:	ldr	r2, [r4, #-44]	; 0xffffffd4
   6a108:	bl	32074 <fputs@plt+0x20f04>
   6a10c:	str	r0, [r4, #-76]	; 0xffffffb4
   6a110:	b	68240 <fputs@plt+0x570d0>
   6a114:	ldr	r3, [r4, #-12]
   6a118:	sub	r7, r4, #64	; 0x40
   6a11c:	cmp	r3, #0
   6a120:	beq	6a148 <fputs@plt+0x58fd8>
   6a124:	ldr	r1, [r5]
   6a128:	ldr	r2, [r3]
   6a12c:	ldr	r3, [r1, #116]	; 0x74
   6a130:	cmp	r2, r3
   6a134:	ble	6a148 <fputs@plt+0x58fd8>
   6a138:	add	r2, r7, #4
   6a13c:	ldr	r1, [pc, #3196]	; 6adc0 <fputs@plt+0x59c50>
   6a140:	mov	r0, r5
   6a144:	bl	319cc <fputs@plt+0x2085c>
   6a148:	add	r2, r7, #4
   6a14c:	ldr	r1, [r4, #-12]
   6a150:	mov	r0, r5
   6a154:	bl	32024 <fputs@plt+0x20eb4>
   6a158:	add	r2, r6, sl
   6a15c:	ldr	ip, [r4, #-60]	; 0xffffffc4
   6a160:	ldr	r1, [r2, #12]
   6a164:	ldr	r3, [r2, #16]
   6a168:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a16c:	add	r3, r1, r3
   6a170:	sub	r2, r2, #1
   6a174:	clz	r2, r2
   6a178:	lsr	r2, r2, #5
   6a17c:	cmp	r0, #0
   6a180:	moveq	r2, #0
   6a184:	cmp	r2, #0
   6a188:	ldrne	r2, [r0, #4]
   6a18c:	orrne	r2, r2, #16
   6a190:	strne	r2, [r0, #4]
   6a194:	str	r0, [r4, #-60]	; 0xffffffc4
   6a198:	str	ip, [r4, #-56]	; 0xffffffc8
   6a19c:	str	r3, [r4, #-52]	; 0xffffffcc
   6a1a0:	b	68240 <fputs@plt+0x570d0>
   6a1a4:	sub	r2, r4, #44	; 0x2c
   6a1a8:	mov	r1, #0
   6a1ac:	mov	r0, r5
   6a1b0:	bl	32024 <fputs@plt+0x20eb4>
   6a1b4:	add	r2, r6, sl
   6a1b8:	ldr	r1, [r4, #-44]	; 0xffffffd4
   6a1bc:	ldr	ip, [r2, #12]
   6a1c0:	ldr	r3, [r2, #16]
   6a1c4:	str	r1, [r4, #-40]	; 0xffffffd8
   6a1c8:	add	r3, ip, r3
   6a1cc:	str	r3, [r4, #-36]	; 0xffffffdc
   6a1d0:	str	r0, [r4, #-44]	; 0xffffffd4
   6a1d4:	b	68240 <fputs@plt+0x570d0>
   6a1d8:	add	r8, sl, #12
   6a1dc:	add	r7, r6, r8
   6a1e0:	mov	r2, r7
   6a1e4:	mov	r1, #0
   6a1e8:	mov	r0, r5
   6a1ec:	bl	32024 <fputs@plt+0x20eb4>
   6a1f0:	add	r2, r6, sl
   6a1f4:	ldr	ip, [r6, r8]
   6a1f8:	ldr	r3, [r2, #16]
   6a1fc:	add	r3, ip, r3
   6a200:	str	r0, [r6, r8]
   6a204:	str	ip, [r7, #4]
   6a208:	str	r3, [r7, #8]
   6a20c:	b	68240 <fputs@plt+0x570d0>
   6a210:	add	r2, r6, sl
   6a214:	mov	r3, #0
   6a218:	ldrb	r1, [r4, #-14]
   6a21c:	mov	r0, r5
   6a220:	str	r3, [sp]
   6a224:	ldr	r3, [r2, #12]
   6a228:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a22c:	bl	32074 <fputs@plt+0x20f04>
   6a230:	add	r7, r6, r7, lsl #4
   6a234:	str	r0, [r4, #-28]	; 0xffffffe4
   6a238:	ldr	r3, [r7, #20]
   6a23c:	str	r3, [r4, #-20]	; 0xffffffec
   6a240:	b	68240 <fputs@plt+0x570d0>
   6a244:	add	r7, r7, #1
   6a248:	mov	r3, #0
   6a24c:	add	r7, r6, r7, lsl #4
   6a250:	str	r3, [r7, #4]
   6a254:	b	68240 <fputs@plt+0x570d0>
   6a258:	add	r2, r6, sl
   6a25c:	add	sl, r2, #12
   6a260:	sub	r3, r4, #12
   6a264:	ldm	sl, {r0, r1}
   6a268:	stm	r3, {r0, r1}
   6a26c:	mov	r3, #1
   6a270:	str	r3, [r4, #-4]
   6a274:	b	68240 <fputs@plt+0x570d0>
   6a278:	add	r2, r6, sl
   6a27c:	mov	r1, #0
   6a280:	ldr	r2, [r2, #12]
   6a284:	ldr	r0, [r5]
   6a288:	bl	2a544 <fputs@plt+0x193d4>
   6a28c:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a290:	add	r7, r6, r7, lsl #4
   6a294:	mov	r1, r0
   6a298:	ldr	r0, [r5]
   6a29c:	bl	2a544 <fputs@plt+0x193d4>
   6a2a0:	sub	r2, r4, #12
   6a2a4:	mov	r1, r0
   6a2a8:	mov	r0, r5
   6a2ac:	bl	32024 <fputs@plt+0x20eb4>
   6a2b0:	sub	r2, r4, #28
   6a2b4:	ldr	r1, [r4, #-4]
   6a2b8:	str	r0, [r4, #-28]	; 0xffffffe4
   6a2bc:	mov	r0, r5
   6a2c0:	bl	321dc <fputs@plt+0x2106c>
   6a2c4:	ldr	r3, [r7, #20]
   6a2c8:	str	r3, [r4, #-20]	; 0xffffffec
   6a2cc:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6a2d0:	cmp	r3, #0
   6a2d4:	ldrne	r2, [r3, #4]
   6a2d8:	orrne	r2, r2, #128	; 0x80
   6a2dc:	strne	r2, [r3, #4]
   6a2e0:	b	68240 <fputs@plt+0x570d0>
   6a2e4:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a2e8:	mov	r1, #0
   6a2ec:	ldr	r0, [r5]
   6a2f0:	bl	2a544 <fputs@plt+0x193d4>
   6a2f4:	ldr	r2, [r4, #-60]	; 0xffffffc4
   6a2f8:	add	r7, r6, r7, lsl #4
   6a2fc:	mov	r1, r0
   6a300:	ldr	r0, [r5]
   6a304:	bl	2a544 <fputs@plt+0x193d4>
   6a308:	add	r2, r6, sl
   6a30c:	ldr	r2, [r2, #12]
   6a310:	mov	r1, r0
   6a314:	ldr	r0, [r5]
   6a318:	bl	2a544 <fputs@plt+0x193d4>
   6a31c:	sub	r2, r4, #44	; 0x2c
   6a320:	mov	r1, r0
   6a324:	mov	r0, r5
   6a328:	bl	32024 <fputs@plt+0x20eb4>
   6a32c:	sub	r2, r4, #60	; 0x3c
   6a330:	ldr	r1, [r4, #-36]	; 0xffffffdc
   6a334:	str	r0, [r4, #-60]	; 0xffffffc4
   6a338:	mov	r0, r5
   6a33c:	bl	321dc <fputs@plt+0x2106c>
   6a340:	ldr	r3, [r7, #20]
   6a344:	str	r3, [r4, #-52]	; 0xffffffcc
   6a348:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6a34c:	cmp	r3, #0
   6a350:	ldrne	r2, [r3, #4]
   6a354:	orrne	r2, r2, #128	; 0x80
   6a358:	strne	r2, [r3, #4]
   6a35c:	b	68240 <fputs@plt+0x570d0>
   6a360:	add	sl, r6, sl
   6a364:	mov	r3, #0
   6a368:	ldrb	r1, [sl, #10]
   6a36c:	mov	r0, r5
   6a370:	str	r3, [sp]
   6a374:	ldr	r2, [r4, #-12]
   6a378:	bl	32074 <fputs@plt+0x20f04>
   6a37c:	str	r0, [r4, #-12]
   6a380:	ldr	r3, [sl, #12]
   6a384:	ldr	r2, [sl, #16]
   6a388:	add	r3, r3, r2
   6a38c:	str	r3, [r4, #-4]
   6a390:	b	68240 <fputs@plt+0x570d0>
   6a394:	mov	r3, #0
   6a398:	str	r3, [sp]
   6a39c:	mov	r1, #77	; 0x4d
   6a3a0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a3a4:	mov	r0, r5
   6a3a8:	bl	32074 <fputs@plt+0x20f04>
   6a3ac:	add	r2, r6, sl
   6a3b0:	str	r0, [r4, #-28]	; 0xffffffe4
   6a3b4:	ldr	ip, [r2, #12]
   6a3b8:	ldr	r3, [r2, #16]
   6a3bc:	add	r3, ip, r3
   6a3c0:	str	r3, [r4, #-20]	; 0xffffffec
   6a3c4:	b	68240 <fputs@plt+0x570d0>
   6a3c8:	add	sl, r6, sl
   6a3cc:	mov	r8, #0
   6a3d0:	str	r8, [sp]
   6a3d4:	mov	r1, #73	; 0x49
   6a3d8:	ldr	r3, [sl, #12]
   6a3dc:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a3e0:	mov	r0, r5
   6a3e4:	bl	32074 <fputs@plt+0x20f04>
   6a3e8:	add	r7, r6, r7, lsl #4
   6a3ec:	str	r0, [r4, #-28]	; 0xffffffe4
   6a3f0:	ldr	r3, [r7, #20]
   6a3f4:	mov	r9, r0
   6a3f8:	str	r3, [r4, #-20]	; 0xffffffec
   6a3fc:	ldr	r3, [sl, #12]
   6a400:	cmp	r0, r8
   6a404:	cmpne	r3, r8
   6a408:	beq	68240 <fputs@plt+0x570d0>
   6a40c:	ldrb	r3, [r3]
   6a410:	cmp	r3, #101	; 0x65
   6a414:	bne	68240 <fputs@plt+0x570d0>
   6a418:	mov	r3, #76	; 0x4c
   6a41c:	ldr	r0, [r5]
   6a420:	ldr	r1, [r9, #16]
   6a424:	strb	r3, [r9]
   6a428:	bl	1eff8 <fputs@plt+0xde88>
   6a42c:	str	r8, [r9, #16]
   6a430:	b	68240 <fputs@plt+0x570d0>
   6a434:	add	sl, r6, sl
   6a438:	mov	r8, #0
   6a43c:	str	r8, [sp]
   6a440:	mov	r1, #148	; 0x94
   6a444:	ldr	r3, [sl, #12]
   6a448:	ldr	r2, [r4, #-44]	; 0xffffffd4
   6a44c:	mov	r0, r5
   6a450:	bl	32074 <fputs@plt+0x20f04>
   6a454:	add	r7, r6, r7, lsl #4
   6a458:	str	r0, [r4, #-44]	; 0xffffffd4
   6a45c:	ldr	r3, [r7, #20]
   6a460:	mov	r9, r0
   6a464:	str	r3, [r4, #-36]	; 0xffffffdc
   6a468:	ldr	r3, [sl, #12]
   6a46c:	cmp	r0, r8
   6a470:	cmpne	r3, r8
   6a474:	beq	68240 <fputs@plt+0x570d0>
   6a478:	ldrb	r3, [r3]
   6a47c:	cmp	r3, #101	; 0x65
   6a480:	bne	68240 <fputs@plt+0x570d0>
   6a484:	mov	r3, #77	; 0x4d
   6a488:	ldr	r0, [r5]
   6a48c:	ldr	r1, [r9, #16]
   6a490:	strb	r3, [r9]
   6a494:	bl	1eff8 <fputs@plt+0xde88>
   6a498:	str	r8, [r9, #16]
   6a49c:	b	68240 <fputs@plt+0x570d0>
   6a4a0:	ldr	r3, [r4, #-12]
   6a4a4:	add	r2, r6, sl
   6a4a8:	str	r3, [r4, #-8]
   6a4ac:	mov	r3, #0
   6a4b0:	ldrb	r1, [r4, #-14]
   6a4b4:	mov	r0, r5
   6a4b8:	str	r3, [sp]
   6a4bc:	ldr	r2, [r2, #12]
   6a4c0:	bl	32074 <fputs@plt+0x20f04>
   6a4c4:	add	r7, r6, r7, lsl #4
   6a4c8:	str	r0, [r4, #-12]
   6a4cc:	ldr	r3, [r7, #20]
   6a4d0:	str	r3, [r4, #-4]
   6a4d4:	b	68240 <fputs@plt+0x570d0>
   6a4d8:	ldr	r3, [r4, #-12]
   6a4dc:	add	r2, r6, sl
   6a4e0:	str	r3, [r4, #-8]
   6a4e4:	mov	r3, #0
   6a4e8:	str	r3, [sp]
   6a4ec:	mov	r1, #155	; 0x9b
   6a4f0:	ldr	r2, [r2, #12]
   6a4f4:	mov	r0, r5
   6a4f8:	bl	32074 <fputs@plt+0x20f04>
   6a4fc:	add	r7, r6, r7, lsl #4
   6a500:	str	r0, [r4, #-12]
   6a504:	ldr	r3, [r7, #20]
   6a508:	str	r3, [r4, #-4]
   6a50c:	b	68240 <fputs@plt+0x570d0>
   6a510:	ldr	r3, [r4, #-12]
   6a514:	add	r2, r6, sl
   6a518:	str	r3, [r4, #-8]
   6a51c:	mov	r3, #0
   6a520:	str	r3, [sp]
   6a524:	mov	r1, #156	; 0x9c
   6a528:	ldr	r2, [r2, #12]
   6a52c:	mov	r0, r5
   6a530:	bl	32074 <fputs@plt+0x20f04>
   6a534:	add	r7, r6, r7, lsl #4
   6a538:	str	r0, [r4, #-12]
   6a53c:	ldr	r3, [r7, #20]
   6a540:	str	r3, [r4, #-4]
   6a544:	b	68240 <fputs@plt+0x570d0>
   6a548:	add	r2, r6, sl
   6a54c:	mov	r3, #0
   6a550:	str	r3, [r2, #12]
   6a554:	b	68240 <fputs@plt+0x570d0>
   6a558:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a55c:	mov	r1, #0
   6a560:	ldr	r0, [r5]
   6a564:	bl	2a544 <fputs@plt+0x193d4>
   6a568:	add	r2, r6, sl
   6a56c:	ldr	r2, [r2, #12]
   6a570:	mov	r1, r0
   6a574:	ldr	r0, [r5]
   6a578:	bl	2a544 <fputs@plt+0x193d4>
   6a57c:	mov	r3, #0
   6a580:	str	r3, [sp]
   6a584:	mov	r1, #74	; 0x4a
   6a588:	ldr	r2, [r4, #-60]	; 0xffffffc4
   6a58c:	mov	r8, r0
   6a590:	mov	r0, r5
   6a594:	bl	32074 <fputs@plt+0x20f04>
   6a598:	cmp	r0, #0
   6a59c:	str	r0, [r4, #-60]	; 0xffffffc4
   6a5a0:	strne	r8, [r0, #20]
   6a5a4:	bne	6a5b4 <fputs@plt+0x59444>
   6a5a8:	mov	r1, r8
   6a5ac:	ldr	r0, [r5]
   6a5b0:	bl	1f07c <fputs@plt+0xdf0c>
   6a5b4:	add	r7, r6, r7, lsl #4
   6a5b8:	sub	r2, r4, #60	; 0x3c
   6a5bc:	ldr	r1, [r4, #-44]	; 0xffffffd4
   6a5c0:	mov	r0, r5
   6a5c4:	bl	321dc <fputs@plt+0x2106c>
   6a5c8:	ldr	r3, [r7, #20]
   6a5cc:	str	r3, [r4, #-52]	; 0xffffffcc
   6a5d0:	b	68240 <fputs@plt+0x570d0>
   6a5d4:	ldr	r8, [r4, #-12]
   6a5d8:	cmp	r8, #0
   6a5dc:	bne	6a62c <fputs@plt+0x594bc>
   6a5e0:	ldr	r1, [r4, #-60]	; 0xffffffc4
   6a5e4:	ldr	r0, [r5]
   6a5e8:	bl	1eff8 <fputs@plt+0xde88>
   6a5ec:	ldr	r2, [r4, #-44]	; 0xffffffd4
   6a5f0:	ldr	r3, [pc, #1996]	; 6adc4 <fputs@plt+0x59c54>
   6a5f4:	mov	r1, #132	; 0x84
   6a5f8:	add	r3, r3, r2, lsl #3
   6a5fc:	str	r3, [sp]
   6a600:	mov	r2, r8
   6a604:	mov	r3, r8
   6a608:	mov	r0, r5
   6a60c:	bl	32074 <fputs@plt+0x20f04>
   6a610:	str	r0, [r4, #-60]	; 0xffffffc4
   6a614:	add	r2, r6, sl
   6a618:	ldr	ip, [r2, #12]
   6a61c:	ldr	r3, [r2, #16]
   6a620:	add	r3, ip, r3
   6a624:	str	r3, [r4, #-52]	; 0xffffffcc
   6a628:	b	68240 <fputs@plt+0x570d0>
   6a62c:	ldr	r3, [r8]
   6a630:	cmp	r3, #1
   6a634:	mov	r3, #0
   6a638:	bne	6a68c <fputs@plt+0x5951c>
   6a63c:	ldr	r2, [r8, #4]
   6a640:	mov	r1, r8
   6a644:	ldr	r0, [r5]
   6a648:	ldr	r7, [r2]
   6a64c:	str	r3, [r2]
   6a650:	bl	1f07c <fputs@plt+0xdf0c>
   6a654:	cmp	r7, #0
   6a658:	mov	r3, #0
   6a65c:	ldrne	r2, [r7, #4]
   6a660:	bicne	r2, r2, #256	; 0x100
   6a664:	orrne	r2, r2, #512	; 0x200
   6a668:	strne	r2, [r7, #4]
   6a66c:	ldr	r1, [r4, #-44]	; 0xffffffd4
   6a670:	str	r3, [sp]
   6a674:	cmp	r1, #0
   6a678:	mov	r3, r7
   6a67c:	ldr	r2, [r4, #-60]	; 0xffffffc4
   6a680:	moveq	r1, #79	; 0x4f
   6a684:	movne	r1, #78	; 0x4e
   6a688:	b	6a608 <fputs@plt+0x59498>
   6a68c:	str	r3, [sp]
   6a690:	mov	r1, #75	; 0x4b
   6a694:	ldr	r2, [r4, #-60]	; 0xffffffc4
   6a698:	mov	r0, r5
   6a69c:	bl	32074 <fputs@plt+0x20f04>
   6a6a0:	cmp	r0, #0
   6a6a4:	mov	r1, r0
   6a6a8:	str	r0, [r4, #-60]	; 0xffffffc4
   6a6ac:	beq	6a6d4 <fputs@plt+0x59564>
   6a6b0:	ldr	r3, [r4, #-12]
   6a6b4:	str	r3, [r0, #20]
   6a6b8:	mov	r0, r5
   6a6bc:	bl	31ff4 <fputs@plt+0x20e84>
   6a6c0:	sub	r2, r4, #60	; 0x3c
   6a6c4:	ldr	r1, [r4, #-44]	; 0xffffffd4
   6a6c8:	mov	r0, r5
   6a6cc:	bl	321dc <fputs@plt+0x2106c>
   6a6d0:	b	6a614 <fputs@plt+0x594a4>
   6a6d4:	ldr	r1, [r4, #-12]
   6a6d8:	ldr	r0, [r5]
   6a6dc:	bl	1f07c <fputs@plt+0xdf0c>
   6a6e0:	b	6a6c0 <fputs@plt+0x59550>
   6a6e4:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6a6e8:	add	r2, r6, sl
   6a6ec:	str	r3, [r4, #-24]	; 0xffffffe8
   6a6f0:	ldr	ip, [r2, #12]
   6a6f4:	ldr	r3, [r2, #16]
   6a6f8:	mov	r1, #119	; 0x77
   6a6fc:	add	r3, ip, r3
   6a700:	str	r3, [r4, #-20]	; 0xffffffec
   6a704:	mov	r3, #0
   6a708:	str	r3, [sp]
   6a70c:	mov	r2, r3
   6a710:	mov	r0, r5
   6a714:	bl	32074 <fputs@plt+0x20f04>
   6a718:	cmp	r0, #0
   6a71c:	mov	r1, r0
   6a720:	str	r0, [r4, #-28]	; 0xffffffe4
   6a724:	beq	6a74c <fputs@plt+0x595dc>
   6a728:	ldr	r3, [r4, #-12]
   6a72c:	str	r3, [r0, #20]
   6a730:	ldr	r3, [r0, #4]
   6a734:	orr	r3, r3, #2097152	; 0x200000
   6a738:	orr	r3, r3, #2048	; 0x800
   6a73c:	str	r3, [r0, #4]
   6a740:	mov	r0, r5
   6a744:	bl	31ff4 <fputs@plt+0x20e84>
   6a748:	b	68240 <fputs@plt+0x570d0>
   6a74c:	ldr	r1, [r4, #-12]
   6a750:	ldr	r0, [r5]
   6a754:	bl	1eff0 <fputs@plt+0xde80>
   6a758:	b	68240 <fputs@plt+0x570d0>
   6a75c:	mov	r3, #0
   6a760:	str	r3, [sp]
   6a764:	mov	r1, #75	; 0x4b
   6a768:	ldr	r2, [r4, #-60]	; 0xffffffc4
   6a76c:	mov	r0, r5
   6a770:	bl	32074 <fputs@plt+0x20f04>
   6a774:	cmp	r0, #0
   6a778:	mov	r1, r0
   6a77c:	str	r0, [r4, #-60]	; 0xffffffc4
   6a780:	beq	6a7cc <fputs@plt+0x5965c>
   6a784:	ldr	r3, [r4, #-12]
   6a788:	str	r3, [r0, #20]
   6a78c:	ldr	r3, [r0, #4]
   6a790:	orr	r3, r3, #2097152	; 0x200000
   6a794:	orr	r3, r3, #2048	; 0x800
   6a798:	str	r3, [r0, #4]
   6a79c:	mov	r0, r5
   6a7a0:	bl	31ff4 <fputs@plt+0x20e84>
   6a7a4:	sub	r2, r4, #60	; 0x3c
   6a7a8:	ldr	r1, [r4, #-44]	; 0xffffffd4
   6a7ac:	mov	r0, r5
   6a7b0:	bl	321dc <fputs@plt+0x2106c>
   6a7b4:	add	r2, r6, sl
   6a7b8:	ldr	ip, [r2, #12]
   6a7bc:	ldr	r3, [r2, #16]
   6a7c0:	add	r3, ip, r3
   6a7c4:	str	r3, [r4, #-52]	; 0xffffffcc
   6a7c8:	b	68240 <fputs@plt+0x570d0>
   6a7cc:	ldr	r1, [r4, #-12]
   6a7d0:	ldr	r0, [r5]
   6a7d4:	bl	1eff0 <fputs@plt+0xde80>
   6a7d8:	b	6a7a4 <fputs@plt+0x59634>
   6a7dc:	add	r3, sl, #12
   6a7e0:	add	r3, r6, r3
   6a7e4:	sub	r2, r4, #12
   6a7e8:	mov	r1, #0
   6a7ec:	ldr	r0, [r5]
   6a7f0:	bl	2a050 <fputs@plt+0x18ee0>
   6a7f4:	mov	r7, #0
   6a7f8:	str	r7, [sp]
   6a7fc:	mov	r3, r7
   6a800:	ldr	r2, [r4, #-44]	; 0xffffffd4
   6a804:	mov	r1, #75	; 0x4b
   6a808:	mov	r9, r0
   6a80c:	mov	r0, r5
   6a810:	bl	32074 <fputs@plt+0x20f04>
   6a814:	cmp	r0, r7
   6a818:	mov	r8, r0
   6a81c:	str	r0, [r4, #-44]	; 0xffffffd4
   6a820:	beq	6a8a8 <fputs@plt+0x59738>
   6a824:	mov	r3, r7
   6a828:	mov	r1, r7
   6a82c:	str	r7, [sp, #20]
   6a830:	str	r7, [sp, #16]
   6a834:	str	r7, [sp, #12]
   6a838:	str	r7, [sp, #8]
   6a83c:	str	r7, [sp, #4]
   6a840:	str	r7, [sp]
   6a844:	mov	r2, r9
   6a848:	mov	r0, r5
   6a84c:	bl	2a6fc <fputs@plt+0x1958c>
   6a850:	str	r0, [r8, #20]
   6a854:	ldr	r1, [r4, #-44]	; 0xffffffd4
   6a858:	mov	r0, r5
   6a85c:	ldr	r3, [r1, #4]
   6a860:	orr	r3, r3, #2097152	; 0x200000
   6a864:	orr	r3, r3, #2048	; 0x800
   6a868:	str	r3, [r1, #4]
   6a86c:	bl	31ff4 <fputs@plt+0x20e84>
   6a870:	sub	r2, r4, #44	; 0x2c
   6a874:	ldr	r1, [r4, #-28]	; 0xffffffe4
   6a878:	mov	r0, r5
   6a87c:	bl	321dc <fputs@plt+0x2106c>
   6a880:	add	r2, r6, sl
   6a884:	ldr	ip, [r2, #12]
   6a888:	cmp	ip, #0
   6a88c:	ldrne	r3, [r2, #16]
   6a890:	ldreq	r3, [r4, #-12]
   6a894:	ldreq	r2, [r4, #-8]
   6a898:	addne	r3, ip, r3
   6a89c:	addeq	r3, r3, r2
   6a8a0:	str	r3, [r4, #-36]	; 0xffffffdc
   6a8a4:	b	68240 <fputs@plt+0x570d0>
   6a8a8:	mov	r1, r9
   6a8ac:	ldr	r0, [r5]
   6a8b0:	bl	1ee7c <fputs@plt+0xdd0c>
   6a8b4:	b	6a870 <fputs@plt+0x59700>
   6a8b8:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6a8bc:	add	r2, r6, sl
   6a8c0:	str	r3, [r4, #-40]	; 0xffffffd8
   6a8c4:	ldr	ip, [r2, #12]
   6a8c8:	ldr	r3, [r2, #16]
   6a8cc:	mov	r1, #20
   6a8d0:	add	r3, ip, r3
   6a8d4:	str	r3, [r4, #-36]	; 0xffffffdc
   6a8d8:	mov	r3, #0
   6a8dc:	str	r3, [sp]
   6a8e0:	mov	r2, r3
   6a8e4:	mov	r0, r5
   6a8e8:	bl	32074 <fputs@plt+0x20f04>
   6a8ec:	cmp	r0, #0
   6a8f0:	mov	r1, r0
   6a8f4:	str	r0, [r4, #-44]	; 0xffffffd4
   6a8f8:	beq	6a920 <fputs@plt+0x597b0>
   6a8fc:	ldr	r3, [r4, #-12]
   6a900:	str	r3, [r0, #20]
   6a904:	ldr	r3, [r0, #4]
   6a908:	orr	r3, r3, #2097152	; 0x200000
   6a90c:	orr	r3, r3, #2048	; 0x800
   6a910:	str	r3, [r0, #4]
   6a914:	mov	r0, r5
   6a918:	bl	31ff4 <fputs@plt+0x20e84>
   6a91c:	b	68240 <fputs@plt+0x570d0>
   6a920:	ldr	r1, [r4, #-12]
   6a924:	ldr	r0, [r5]
   6a928:	bl	1eff0 <fputs@plt+0xde80>
   6a92c:	b	68240 <fputs@plt+0x570d0>
   6a930:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6a934:	add	r2, r6, sl
   6a938:	str	r3, [r4, #-56]	; 0xffffffc8
   6a93c:	ldr	ip, [r2, #12]
   6a940:	ldr	r3, [r2, #16]
   6a944:	mov	r1, #136	; 0x88
   6a948:	add	r3, ip, r3
   6a94c:	str	r3, [r4, #-52]	; 0xffffffcc
   6a950:	mov	r3, #0
   6a954:	str	r3, [sp]
   6a958:	mov	r0, r5
   6a95c:	ldr	r2, [r4, #-44]	; 0xffffffd4
   6a960:	bl	32074 <fputs@plt+0x20f04>
   6a964:	cmp	r0, #0
   6a968:	mov	r7, r0
   6a96c:	str	r0, [r4, #-60]	; 0xffffffc4
   6a970:	beq	6a9a4 <fputs@plt+0x59834>
   6a974:	ldr	r2, [r4, #-12]
   6a978:	cmp	r2, #0
   6a97c:	ldreq	r0, [r4, #-28]	; 0xffffffe4
   6a980:	beq	6a990 <fputs@plt+0x59820>
   6a984:	ldr	r1, [r4, #-28]	; 0xffffffe4
   6a988:	ldr	r0, [r5]
   6a98c:	bl	2a544 <fputs@plt+0x193d4>
   6a990:	str	r0, [r7, #20]
   6a994:	mov	r0, r5
   6a998:	ldr	r1, [r4, #-60]	; 0xffffffc4
   6a99c:	bl	31ff4 <fputs@plt+0x20e84>
   6a9a0:	b	68240 <fputs@plt+0x570d0>
   6a9a4:	ldr	r1, [r4, #-28]	; 0xffffffe4
   6a9a8:	ldr	r0, [r5]
   6a9ac:	bl	1f07c <fputs@plt+0xdf0c>
   6a9b0:	ldr	r1, [r4, #-12]
   6a9b4:	ldr	r0, [r5]
   6a9b8:	bl	1eff8 <fputs@plt+0xde88>
   6a9bc:	b	68240 <fputs@plt+0x570d0>
   6a9c0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a9c4:	ldr	r1, [r4, #-60]	; 0xffffffc4
   6a9c8:	ldr	r0, [r5]
   6a9cc:	bl	2a544 <fputs@plt+0x193d4>
   6a9d0:	add	r2, r6, sl
   6a9d4:	str	r0, [r4, #-60]	; 0xffffffc4
   6a9d8:	mov	r1, r0
   6a9dc:	ldr	r2, [r2, #12]
   6a9e0:	ldr	r0, [r5]
   6a9e4:	bl	2a544 <fputs@plt+0x193d4>
   6a9e8:	str	r0, [r4, #-60]	; 0xffffffc4
   6a9ec:	b	68240 <fputs@plt+0x570d0>
   6a9f0:	ldr	r2, [r4, #-28]	; 0xffffffe4
   6a9f4:	mov	r1, #0
   6a9f8:	ldr	r0, [r5]
   6a9fc:	bl	2a544 <fputs@plt+0x193d4>
   6aa00:	add	r2, r6, sl
   6aa04:	str	r0, [r4, #-44]	; 0xffffffd4
   6aa08:	mov	r1, r0
   6aa0c:	ldr	r2, [r2, #12]
   6aa10:	ldr	r0, [r5]
   6aa14:	bl	2a544 <fputs@plt+0x193d4>
   6aa18:	str	r0, [r4, #-44]	; 0xffffffd4
   6aa1c:	b	68240 <fputs@plt+0x570d0>
   6aa20:	add	r2, r6, sl
   6aa24:	ldr	r1, [r4, #-28]	; 0xffffffe4
   6aa28:	ldr	r2, [r2, #12]
   6aa2c:	ldr	r0, [r5]
   6aa30:	bl	2a544 <fputs@plt+0x193d4>
   6aa34:	str	r0, [r4, #-28]	; 0xffffffe4
   6aa38:	b	68240 <fputs@plt+0x570d0>
   6aa3c:	add	sl, r6, sl
   6aa40:	mov	r1, #0
   6aa44:	ldr	r2, [sl, #12]
   6aa48:	ldr	r0, [r5]
   6aa4c:	bl	2a544 <fputs@plt+0x193d4>
   6aa50:	str	r0, [sl, #12]
   6aa54:	b	68240 <fputs@plt+0x570d0>
   6aa58:	mov	r3, #0
   6aa5c:	sub	r2, r4, #60	; 0x3c
   6aa60:	mov	r1, r3
   6aa64:	ldr	r0, [r5]
   6aa68:	bl	2a050 <fputs@plt+0x18ee0>
   6aa6c:	ldr	r3, [r4, #-124]	; 0xffffff84
   6aa70:	add	r2, r6, sl
   6aa74:	str	r3, [sp, #20]
   6aa78:	mov	r3, #0
   6aa7c:	str	r3, [sp, #16]
   6aa80:	ldr	r3, [r2, #12]
   6aa84:	sub	r1, r4, #108	; 0x6c
   6aa88:	str	r3, [sp, #12]
   6aa8c:	sub	r3, r4, #172	; 0xac
   6aa90:	str	r3, [sp, #8]
   6aa94:	ldr	r3, [r4, #-156]	; 0xffffff64
   6aa98:	sub	r2, r4, #92	; 0x5c
   6aa9c:	str	r3, [sp, #4]
   6aaa0:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6aaa4:	str	r3, [sp]
   6aaa8:	mov	r3, r0
   6aaac:	mov	r0, r5
   6aab0:	bl	6d9d4 <fputs@plt+0x5c864>
   6aab4:	b	68240 <fputs@plt+0x570d0>
   6aab8:	add	r2, r6, sl
   6aabc:	mov	r3, #2
   6aac0:	str	r3, [r2, #12]
   6aac4:	b	68240 <fputs@plt+0x570d0>
   6aac8:	mov	r3, #0
   6aacc:	str	r3, [r4, #20]
   6aad0:	b	68240 <fputs@plt+0x570d0>
   6aad4:	ldr	r3, [r4, #-12]
   6aad8:	str	r3, [r4, #-28]	; 0xffffffe4
   6aadc:	b	68240 <fputs@plt+0x570d0>
   6aae0:	add	r2, r6, sl
   6aae4:	mov	r0, r5
   6aae8:	ldr	r3, [r2, #12]
   6aaec:	sub	r2, r4, #28
   6aaf0:	str	r3, [sp]
   6aaf4:	ldr	r3, [r4, #-12]
   6aaf8:	ldr	r1, [r4, #-60]	; 0xffffffc4
   6aafc:	bl	37228 <fputs@plt+0x260b8>
   6ab00:	str	r0, [r4, #-60]	; 0xffffffc4
   6ab04:	b	68240 <fputs@plt+0x570d0>
   6ab08:	add	r2, r6, sl
   6ab0c:	mov	r1, #0
   6ab10:	ldr	r3, [r2, #12]
   6ab14:	mov	r0, r5
   6ab18:	str	r3, [sp]
   6ab1c:	sub	r2, r4, #28
   6ab20:	ldr	r3, [r4, #-12]
   6ab24:	bl	37228 <fputs@plt+0x260b8>
   6ab28:	str	r0, [r4, #-28]	; 0xffffffe4
   6ab2c:	b	68240 <fputs@plt+0x570d0>
   6ab30:	ldr	r9, [r5]
   6ab34:	add	r2, r6, sl
   6ab38:	ldrb	r3, [r9, #69]	; 0x45
   6ab3c:	ldr	fp, [r2, #12]
   6ab40:	cmp	r3, #0
   6ab44:	bne	6ab98 <fputs@plt+0x59a28>
   6ab48:	mov	r0, r5
   6ab4c:	ldr	r7, [r4, #-12]
   6ab50:	bl	5ee48 <fputs@plt+0x4dcd8>
   6ab54:	subs	sl, r0, #0
   6ab58:	bne	6ab98 <fputs@plt+0x59a28>
   6ab5c:	ldr	r2, [fp, #12]
   6ab60:	ldr	r1, [fp, #16]
   6ab64:	mov	r0, r9
   6ab68:	bl	17578 <fputs@plt+0x6408>
   6ab6c:	subs	r8, r0, #0
   6ab70:	bne	6abb8 <fputs@plt+0x59a48>
   6ab74:	cmp	r7, #0
   6ab78:	bne	6aba8 <fputs@plt+0x59a38>
   6ab7c:	mov	r3, r7
   6ab80:	mov	r2, fp
   6ab84:	ldr	r1, [pc, #572]	; 6adc8 <fputs@plt+0x59c58>
   6ab88:	mov	r0, r5
   6ab8c:	bl	319cc <fputs@plt+0x2085c>
   6ab90:	mov	r3, #1
   6ab94:	strb	r3, [r5, #17]
   6ab98:	mov	r1, fp
   6ab9c:	mov	r0, r9
   6aba0:	bl	1ee7c <fputs@plt+0xdd0c>
   6aba4:	b	68240 <fputs@plt+0x570d0>
   6aba8:	ldr	r1, [fp, #12]
   6abac:	mov	r0, r5
   6abb0:	bl	4b794 <fputs@plt+0x3a624>
   6abb4:	b	6ab90 <fputs@plt+0x59a20>
   6abb8:	ldrb	r3, [r8, #55]	; 0x37
   6abbc:	ands	r3, r3, #3
   6abc0:	beq	6abd8 <fputs@plt+0x59a68>
   6abc4:	mov	r2, sl
   6abc8:	ldr	r1, [pc, #508]	; 6adcc <fputs@plt+0x59c5c>
   6abcc:	mov	r0, r5
   6abd0:	bl	319cc <fputs@plt+0x2085c>
   6abd4:	b	6ab98 <fputs@plt+0x59a28>
   6abd8:	ldr	r1, [r8, #24]
   6abdc:	mov	r0, r9
   6abe0:	str	r3, [sp, #44]	; 0x2c
   6abe4:	bl	18040 <fputs@plt+0x6ed0>
   6abe8:	ldr	r2, [r9, #16]
   6abec:	ldr	r3, [r8, #12]
   6abf0:	ldr	r1, [pc, #568]	; 6ae30 <fputs@plt+0x59cc0>
   6abf4:	str	r3, [sp, #36]	; 0x24
   6abf8:	ldr	r3, [sp, #44]	; 0x2c
   6abfc:	ldr	sl, [r2, r0, lsl #4]
   6ac00:	ldr	r2, [pc, #560]	; 6ae38 <fputs@plt+0x59cc8>
   6ac04:	cmp	r0, #1
   6ac08:	moveq	r1, r2
   6ac0c:	str	r1, [sp, #32]
   6ac10:	mov	r2, r1
   6ac14:	mov	r7, r0
   6ac18:	str	sl, [sp]
   6ac1c:	mov	r1, #9
   6ac20:	mov	r0, r5
   6ac24:	bl	31a88 <fputs@plt+0x20918>
   6ac28:	cmp	r0, #0
   6ac2c:	bne	6ab98 <fputs@plt+0x59a28>
   6ac30:	ldr	r3, [sp, #36]	; 0x24
   6ac34:	cmp	r7, #0
   6ac38:	str	sl, [sp]
   6ac3c:	movne	r1, #12
   6ac40:	moveq	r1, #10
   6ac44:	ldr	r3, [r3]
   6ac48:	ldr	r2, [r8]
   6ac4c:	mov	r0, r5
   6ac50:	bl	31a88 <fputs@plt+0x20918>
   6ac54:	subs	sl, r0, #0
   6ac58:	bne	6ab98 <fputs@plt+0x59a28>
   6ac5c:	mov	r0, r5
   6ac60:	bl	28f9c <fputs@plt+0x17e2c>
   6ac64:	subs	r3, r0, #0
   6ac68:	str	r3, [sp, #36]	; 0x24
   6ac6c:	beq	6ab98 <fputs@plt+0x59a28>
   6ac70:	mov	r2, r7
   6ac74:	mov	r0, r5
   6ac78:	mov	r1, #1
   6ac7c:	bl	4b754 <fputs@plt+0x3a5e4>
   6ac80:	ldr	r2, [r9, #16]
   6ac84:	ldr	r3, [r8]
   6ac88:	mov	r0, r5
   6ac8c:	str	r3, [sp]
   6ac90:	ldr	r1, [pc, #312]	; 6add0 <fputs@plt+0x59c60>
   6ac94:	ldr	r3, [sp, #32]
   6ac98:	ldr	r2, [r2, r7, lsl #4]
   6ac9c:	bl	6d140 <fputs@plt+0x5bfd0>
   6aca0:	ldr	r3, [r8]
   6aca4:	ldr	r2, [pc, #296]	; 6add4 <fputs@plt+0x59c64>
   6aca8:	mov	r1, r7
   6acac:	mov	r0, r5
   6acb0:	bl	6d208 <fputs@plt+0x5c098>
   6acb4:	mov	r1, r7
   6acb8:	mov	r0, r5
   6acbc:	bl	2958c <fputs@plt+0x1841c>
   6acc0:	mov	r2, r7
   6acc4:	ldr	r1, [r8, #44]	; 0x2c
   6acc8:	mov	r0, r5
   6accc:	bl	6d390 <fputs@plt+0x5c220>
   6acd0:	str	sl, [sp, #8]
   6acd4:	ldr	r3, [r8]
   6acd8:	mov	r2, r7
   6acdc:	str	r3, [sp, #4]
   6ace0:	str	sl, [sp]
   6ace4:	mov	r3, sl
   6ace8:	mov	r1, #126	; 0x7e
   6acec:	ldr	r0, [sp, #36]	; 0x24
   6acf0:	bl	2902c <fputs@plt+0x17ebc>
   6acf4:	b	6ab98 <fputs@plt+0x59a28>
   6acf8:	mov	r0, r5
   6acfc:	bl	28f9c <fputs@plt+0x17e2c>
   6ad00:	subs	r5, r0, #0
   6ad04:	beq	68240 <fputs@plt+0x570d0>
   6ad08:	mov	r3, #0
   6ad0c:	mov	r2, r3
   6ad10:	mov	r1, #10
   6ad14:	bl	29404 <fputs@plt+0x18294>
   6ad18:	mov	r1, #0
   6ad1c:	mov	r0, r5
   6ad20:	bl	16ea4 <fputs@plt+0x5d34>
   6ad24:	b	68240 <fputs@plt+0x570d0>
   6ad28:	add	r2, sl, #12
   6ad2c:	mov	r3, #0
   6ad30:	str	r3, [sp]
   6ad34:	add	r2, r6, r2
   6ad38:	sub	r1, r4, #12
   6ad3c:	mov	r0, r5
   6ad40:	bl	654cc <fputs@plt+0x5435c>
   6ad44:	b	68240 <fputs@plt+0x570d0>
   6ad48:	add	sl, sl, #12
   6ad4c:	mov	r3, #0
   6ad50:	str	r3, [sp]
   6ad54:	sub	r2, r4, #28
   6ad58:	add	r3, r6, sl
   6ad5c:	sub	r1, r4, #44	; 0x2c
   6ad60:	mov	r0, r5
   6ad64:	bl	654cc <fputs@plt+0x5435c>
   6ad68:	b	68240 <fputs@plt+0x570d0>
   6ad6c:	mov	r3, #0
   6ad70:	str	r3, [sp]
   6ad74:	sub	r2, r4, #44	; 0x2c
   6ad78:	sub	r3, r4, #12
   6ad7c:	sub	r1, r4, #60	; 0x3c
   6ad80:	mov	r0, r5
   6ad84:	bl	654cc <fputs@plt+0x5435c>
   6ad88:	b	68240 <fputs@plt+0x570d0>
   6ad8c:	add	sl, sl, #12
   6ad90:	mov	r3, #1
   6ad94:	str	r3, [sp]
   6ad98:	sub	r2, r4, #28
   6ad9c:	add	r3, r6, sl
   6ada0:	sub	r1, r4, #44	; 0x2c
   6ada4:	mov	r0, r5
   6ada8:	bl	654cc <fputs@plt+0x5435c>
   6adac:	b	68240 <fputs@plt+0x570d0>
   6adb0:	strheq	r4, [r7], -r0
   6adb4:	andeq	sl, r7, r1, lsl #1
   6adb8:	andeq	sl, r7, r4, asr #1
   6adbc:	muleq	r7, r9, r0
   6adc0:	ldrdeq	sl, [r7], -fp
   6adc4:	andeq	r4, r7, r8, lsl ip
   6adc8:	strdeq	sl, [r7], -sp
   6adcc:	andeq	sl, r7, pc, lsl #2
   6add0:	andeq	sl, r7, r8, asr r1
   6add4:	andeq	sl, r7, r9, lsl #3
   6add8:	andeq	sl, r7, sp, lsl #3
   6addc:	andeq	sl, r7, sp, asr #3
   6ade0:	andeq	sl, r7, sl, ror #3
   6ade4:			; <UNDEFINED> instruction: 0x0007afb4
   6ade8:	andeq	sl, r7, r8, lsl r2
   6adec:	andeq	sl, r7, r1, asr #4
   6adf0:	andeq	r7, r7, r6, asr #28
   6adf4:	andeq	sl, r7, fp, asr r2
   6adf8:	ldrdeq	r9, [r7], -lr
   6adfc:	ldrdeq	r9, [r7], -r7
   6ae00:	andeq	sl, r7, r1, lsl #5
   6ae04:	andeq	sl, r7, r6, lsr #5
   6ae08:	ldrdeq	sl, [r7], -r4
   6ae0c:	andeq	sl, r7, r3, lsr r3
   6ae10:	andeq	sl, r7, r7, lsl #7
   6ae14:	ldrdeq	sl, [r7], -ip
   6ae18:	andeq	r7, r7, r0, lsr r2
   6ae1c:	andeq	r7, r7, ip, asr #4
   6ae20:	strdeq	sl, [r7], -r0
   6ae24:	andeq	sl, r7, lr, lsl r4
   6ae28:	andeq	sl, r7, r9, asr r4
   6ae2c:	andeq	sl, r7, r4, ror r4
   6ae30:	andeq	r9, r7, r5, asr r1
   6ae34:			; <UNDEFINED> instruction: 0x0007a4b9
   6ae38:	andeq	r9, r7, r2, asr #2
   6ae3c:	mov	r3, #1
   6ae40:	str	r3, [sp]
   6ae44:	sub	r2, r4, #44	; 0x2c
   6ae48:	sub	r3, r4, #12
   6ae4c:	sub	r1, r4, #60	; 0x3c
   6ae50:	mov	r0, r5
   6ae54:	bl	654cc <fputs@plt+0x5435c>
   6ae58:	b	68240 <fputs@plt+0x570d0>
   6ae5c:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6ae60:	add	r2, r6, sl
   6ae64:	str	r3, [sp, #36]	; 0x24
   6ae68:	ldr	r3, [r2, #12]
   6ae6c:	ldr	r8, [r4, #-12]
   6ae70:	str	r3, [sp, #44]	; 0x2c
   6ae74:	ldr	r3, [r2, #16]
   6ae78:	ldr	r7, [r5, #492]	; 0x1ec
   6ae7c:	str	r3, [sp, #48]	; 0x30
   6ae80:	mov	r3, #0
   6ae84:	str	r3, [r5, #492]	; 0x1ec
   6ae88:	ldr	r3, [r5, #68]	; 0x44
   6ae8c:	ldr	r9, [r5]
   6ae90:	cmp	r3, #0
   6ae94:	bne	6b0c8 <fputs@plt+0x59f58>
   6ae98:	cmp	r7, #0
   6ae9c:	beq	6b0c8 <fputs@plt+0x59f58>
   6aea0:	ldr	r3, [r7]
   6aea4:	ldr	r1, [r7, #20]
   6aea8:	mov	r0, r9
   6aeac:	str	r3, [sp, #32]
   6aeb0:	bl	18040 <fputs@plt+0x6ed0>
   6aeb4:	mov	fp, r8
   6aeb8:	str	r8, [r7, #28]
   6aebc:	mov	sl, r0
   6aec0:	cmp	fp, #0
   6aec4:	bne	6b048 <fputs@plt+0x59ed8>
   6aec8:	ldr	r3, [sp, #32]
   6aecc:	mov	r0, r3
   6aed0:	str	r3, [sp, #96]	; 0x60
   6aed4:	bl	18f64 <fputs@plt+0x7df4>
   6aed8:	ldr	r2, [r9, #16]
   6aedc:	lsl	r3, sl, #4
   6aee0:	add	r1, r2, r3
   6aee4:	ldr	r2, [r2, sl, lsl #4]
   6aee8:	str	r5, [sp, #104]	; 0x68
   6aeec:	str	r2, [sp, #116]	; 0x74
   6aef0:	ldr	r2, [r1, #12]
   6aef4:	str	r3, [sp, #56]	; 0x38
   6aef8:	str	r2, [sp, #108]	; 0x6c
   6aefc:	ldr	r2, [pc, #-288]	; 6ade4 <fputs@plt+0x59c74>
   6af00:	str	r2, [sp, #120]	; 0x78
   6af04:	add	r2, sp, #96	; 0x60
   6af08:	str	r2, [sp, #124]	; 0x7c
   6af0c:	sub	r2, sl, #1
   6af10:	clz	r2, r2
   6af14:	lsr	r2, r2, #5
   6af18:	str	r2, [sp, #112]	; 0x70
   6af1c:	str	r0, [sp, #100]	; 0x64
   6af20:	cmp	r8, #0
   6af24:	bne	6b054 <fputs@plt+0x59ee4>
   6af28:	ldr	r1, [r7, #12]
   6af2c:	add	r0, sp, #104	; 0x68
   6af30:	bl	327c0 <fputs@plt+0x21650>
   6af34:	cmp	r0, #0
   6af38:	bne	6b0c8 <fputs@plt+0x59f58>
   6af3c:	ldrb	r3, [r9, #149]	; 0x95
   6af40:	cmp	r3, #0
   6af44:	bne	6b004 <fputs@plt+0x59e94>
   6af48:	mov	r0, r5
   6af4c:	bl	28f9c <fputs@plt+0x17e2c>
   6af50:	subs	r3, r0, #0
   6af54:	str	r3, [sp, #52]	; 0x34
   6af58:	beq	6b0c8 <fputs@plt+0x59f58>
   6af5c:	mov	r2, sl
   6af60:	mov	r1, r8
   6af64:	mov	r0, r5
   6af68:	bl	4b754 <fputs@plt+0x3a5e4>
   6af6c:	ldr	r3, [sp, #44]	; 0x2c
   6af70:	ldr	r2, [sp, #36]	; 0x24
   6af74:	ldr	r1, [sp, #36]	; 0x24
   6af78:	sub	r2, r3, r2
   6af7c:	ldr	r3, [sp, #48]	; 0x30
   6af80:	mov	r0, r9
   6af84:	add	r2, r2, r3
   6af88:	mov	r3, #0
   6af8c:	bl	1f98c <fputs@plt+0xe81c>
   6af90:	ldr	r3, [r9, #16]
   6af94:	ldr	r1, [pc, #-356]	; 6ae38 <fputs@plt+0x59cc8>
   6af98:	cmp	sl, #1
   6af9c:	ldr	r2, [r3, sl, lsl #4]
   6afa0:	str	r0, [sp, #8]
   6afa4:	ldr	r3, [r7, #4]
   6afa8:	mov	fp, r0
   6afac:	str	r3, [sp, #4]
   6afb0:	ldr	r3, [sp, #32]
   6afb4:	mov	r0, r5
   6afb8:	str	r3, [sp]
   6afbc:	ldr	r3, [pc, #-404]	; 6ae30 <fputs@plt+0x59cc0>
   6afc0:	moveq	r3, r1
   6afc4:	ldr	r1, [pc, #-500]	; 6add8 <fputs@plt+0x59c68>
   6afc8:	bl	6d140 <fputs@plt+0x5bfd0>
   6afcc:	mov	r1, fp
   6afd0:	mov	r0, r9
   6afd4:	bl	1e0ec <fputs@plt+0xcf7c>
   6afd8:	mov	r1, sl
   6afdc:	mov	r0, r5
   6afe0:	bl	2958c <fputs@plt+0x1841c>
   6afe4:	ldr	r2, [sp, #32]
   6afe8:	ldr	r1, [pc, #-532]	; 6addc <fputs@plt+0x59c6c>
   6afec:	mov	r0, r9
   6aff0:	bl	38c54 <fputs@plt+0x27ae4>
   6aff4:	mov	r1, sl
   6aff8:	mov	r2, r0
   6affc:	ldr	r0, [sp, #52]	; 0x34
   6b000:	bl	291dc <fputs@plt+0x1806c>
   6b004:	ldrb	r3, [r9, #149]	; 0x95
   6b008:	cmp	r3, #0
   6b00c:	beq	6b0c8 <fputs@plt+0x59f58>
   6b010:	ldr	r2, [sp, #56]	; 0x38
   6b014:	ldr	r3, [r9, #16]
   6b018:	ldr	r1, [sp, #32]
   6b01c:	add	r3, r3, r2
   6b020:	mov	r2, r7
   6b024:	ldr	r0, [r3, #12]
   6b028:	add	r0, r0, #40	; 0x28
   6b02c:	bl	1eb2c <fputs@plt+0xd9bc>
   6b030:	subs	r5, r0, #0
   6b034:	beq	6b098 <fputs@plt+0x59f28>
   6b038:	mov	r0, r9
   6b03c:	bl	1ae98 <fputs@plt+0x9d28>
   6b040:	mov	r7, r5
   6b044:	b	6b0c8 <fputs@plt+0x59f58>
   6b048:	str	r7, [fp, #4]
   6b04c:	ldr	fp, [fp, #28]
   6b050:	b	6aec0 <fputs@plt+0x59d50>
   6b054:	ldr	r1, [r8, #8]
   6b058:	add	r0, sp, #104	; 0x68
   6b05c:	bl	326f4 <fputs@plt+0x21584>
   6b060:	cmp	r0, #0
   6b064:	bne	6b0c4 <fputs@plt+0x59f54>
   6b068:	ldr	r1, [r8, #16]
   6b06c:	add	r0, sp, #104	; 0x68
   6b070:	bl	327c0 <fputs@plt+0x21650>
   6b074:	cmp	r0, #0
   6b078:	bne	6b0c4 <fputs@plt+0x59f54>
   6b07c:	ldr	r1, [r8, #20]
   6b080:	add	r0, sp, #104	; 0x68
   6b084:	bl	32868 <fputs@plt+0x216f8>
   6b088:	cmp	r0, #0
   6b08c:	bne	6b0c4 <fputs@plt+0x59f54>
   6b090:	ldr	r8, [r8, #28]
   6b094:	b	6af20 <fputs@plt+0x59db0>
   6b098:	ldr	r0, [r7, #20]
   6b09c:	ldr	r3, [r7, #24]
   6b0a0:	cmp	r0, r3
   6b0a4:	bne	6b040 <fputs@plt+0x59ed0>
   6b0a8:	ldr	r1, [r7, #4]
   6b0ac:	add	r0, r0, #8
   6b0b0:	bl	15ac0 <fputs@plt+0x4950>
   6b0b4:	ldr	r3, [r0, #60]	; 0x3c
   6b0b8:	str	r3, [r7, #32]
   6b0bc:	str	r7, [r0, #60]	; 0x3c
   6b0c0:	b	6b040 <fputs@plt+0x59ed0>
   6b0c4:	mov	r8, fp
   6b0c8:	mov	r1, r7
   6b0cc:	mov	r0, r9
   6b0d0:	bl	1f448 <fputs@plt+0xe2d8>
   6b0d4:	mov	r1, r8
   6b0d8:	mov	r0, r9
   6b0dc:	bl	1f3e8 <fputs@plt+0xe278>
   6b0e0:	b	68240 <fputs@plt+0x570d0>
   6b0e4:	ldr	r3, [r4, #-76]	; 0xffffffb4
   6b0e8:	add	r2, r6, sl
   6b0ec:	str	r3, [sp, #32]
   6b0f0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6b0f4:	sub	r1, r4, #108	; 0x6c
   6b0f8:	str	r3, [sp, #64]	; 0x40
   6b0fc:	ldr	r3, [r4, #-56]	; 0xffffffc8
   6b100:	ldr	fp, [r4, #-28]	; 0xffffffe4
   6b104:	str	r3, [sp, #48]	; 0x30
   6b108:	ldr	r3, [r2, #12]
   6b10c:	ldr	r8, [r5]
   6b110:	str	r3, [sp, #52]	; 0x34
   6b114:	ldr	r3, [r4, #-156]	; 0xffffff64
   6b118:	str	r3, [sp, #44]	; 0x2c
   6b11c:	ldr	r3, [r4, #-124]	; 0xffffff84
   6b120:	str	r3, [sp, #56]	; 0x38
   6b124:	ldr	r3, [sp, #44]	; 0x2c
   6b128:	cmp	r3, #0
   6b12c:	beq	6b15c <fputs@plt+0x59fec>
   6b130:	ldr	r3, [r4, #-88]	; 0xffffffa8
   6b134:	cmp	r3, #0
   6b138:	streq	r1, [sp, #96]	; 0x60
   6b13c:	moveq	sl, #1
   6b140:	beq	6b174 <fputs@plt+0x5a004>
   6b144:	ldr	r1, [pc, #-876]	; 6ade0 <fputs@plt+0x59c70>
   6b148:	mov	r0, r5
   6b14c:	bl	319cc <fputs@plt+0x2085c>
   6b150:	mov	r9, #0
   6b154:	mov	r7, #0
   6b158:	b	6b38c <fputs@plt+0x5a21c>
   6b15c:	add	r3, sp, #96	; 0x60
   6b160:	sub	r2, r4, #92	; 0x5c
   6b164:	mov	r0, r5
   6b168:	bl	31bc4 <fputs@plt+0x20a54>
   6b16c:	subs	sl, r0, #0
   6b170:	blt	6b150 <fputs@plt+0x59fe0>
   6b174:	cmp	fp, #0
   6b178:	beq	6b150 <fputs@plt+0x59fe0>
   6b17c:	ldrb	r7, [r8, #69]	; 0x45
   6b180:	cmp	r7, #0
   6b184:	bne	6b150 <fputs@plt+0x59fe0>
   6b188:	ldrb	r3, [r8, #149]	; 0x95
   6b18c:	cmp	r3, #0
   6b190:	cmpne	sl, #1
   6b194:	beq	6b1a8 <fputs@plt+0x5a038>
   6b198:	ldr	r1, [fp, #12]
   6b19c:	mov	r0, r8
   6b1a0:	bl	1e0ec <fputs@plt+0xcf7c>
   6b1a4:	str	r7, [fp, #12]
   6b1a8:	mov	r1, fp
   6b1ac:	mov	r0, r5
   6b1b0:	bl	602fc <fputs@plt+0x4f18c>
   6b1b4:	ldrb	r3, [r8, #149]	; 0x95
   6b1b8:	cmp	r3, #0
   6b1bc:	bne	6b1f0 <fputs@plt+0x5a080>
   6b1c0:	cmp	r0, #0
   6b1c4:	ldr	r3, [r4, #-88]	; 0xffffffa8
   6b1c8:	clz	r3, r3
   6b1cc:	lsr	r3, r3, #5
   6b1d0:	moveq	r3, #0
   6b1d4:	cmp	r3, #0
   6b1d8:	beq	6b1f0 <fputs@plt+0x5a080>
   6b1dc:	ldr	r3, [r8, #16]
   6b1e0:	ldr	r2, [r0, #64]	; 0x40
   6b1e4:	ldr	r3, [r3, #28]
   6b1e8:	cmp	r2, r3
   6b1ec:	moveq	sl, #1
   6b1f0:	ldrb	r3, [r8, #69]	; 0x45
   6b1f4:	cmp	r3, #0
   6b1f8:	bne	6b150 <fputs@plt+0x59fe0>
   6b1fc:	ldr	r3, [r5]
   6b200:	lsl	r2, sl, #4
   6b204:	str	r2, [sp, #72]	; 0x48
   6b208:	ldr	r3, [r3, #16]
   6b20c:	mov	r1, fp
   6b210:	add	r2, r3, r2
   6b214:	ldr	r3, [r3, sl, lsl #4]
   6b218:	add	r0, sp, #104	; 0x68
   6b21c:	str	r3, [sp, #116]	; 0x74
   6b220:	ldr	r3, [r2, #12]
   6b224:	str	r5, [sp, #104]	; 0x68
   6b228:	str	r3, [sp, #108]	; 0x6c
   6b22c:	ldr	r3, [pc, #-1104]	; 6ade4 <fputs@plt+0x59c74>
   6b230:	str	r3, [sp, #120]	; 0x78
   6b234:	ldr	r3, [sp, #96]	; 0x60
   6b238:	str	r3, [sp, #124]	; 0x7c
   6b23c:	sub	r3, sl, #1
   6b240:	clz	r3, r3
   6b244:	lsr	r3, r3, #5
   6b248:	str	r3, [sp, #112]	; 0x70
   6b24c:	bl	3261c <fputs@plt+0x214ac>
   6b250:	subs	r9, r0, #0
   6b254:	bne	6b150 <fputs@plt+0x59fe0>
   6b258:	mov	r1, fp
   6b25c:	mov	r0, r5
   6b260:	bl	602fc <fputs@plt+0x4f18c>
   6b264:	subs	r3, r0, #0
   6b268:	str	r3, [sp, #36]	; 0x24
   6b26c:	bne	6b280 <fputs@plt+0x5a110>
   6b270:	ldrb	r3, [r8, #148]	; 0x94
   6b274:	cmp	r3, #1
   6b278:	strbeq	r3, [r8, #150]	; 0x96
   6b27c:	b	6b150 <fputs@plt+0x59fe0>
   6b280:	ldr	r3, [sp, #36]	; 0x24
   6b284:	ldrb	r7, [r3, #42]	; 0x2a
   6b288:	ands	r7, r7, #16
   6b28c:	ldrne	r1, [pc, #-1196]	; 6ade8 <fputs@plt+0x59c78>
   6b290:	bne	6b338 <fputs@plt+0x5a1c8>
   6b294:	ldr	r1, [sp, #96]	; 0x60
   6b298:	mov	r0, r8
   6b29c:	bl	1f9d8 <fputs@plt+0xe868>
   6b2a0:	subs	r9, r0, #0
   6b2a4:	beq	6b150 <fputs@plt+0x59fe0>
   6b2a8:	mov	r1, r9
   6b2ac:	mov	r0, r5
   6b2b0:	bl	31c58 <fputs@plt+0x20ae8>
   6b2b4:	subs	r3, r0, #0
   6b2b8:	str	r3, [sp, #68]	; 0x44
   6b2bc:	bne	6b38c <fputs@plt+0x5a21c>
   6b2c0:	ldr	r3, [r8, #16]
   6b2c4:	lsl	r2, sl, #4
   6b2c8:	add	r3, r3, r2
   6b2cc:	mov	r1, r9
   6b2d0:	ldr	r0, [r3, #12]
   6b2d4:	add	r0, r0, #40	; 0x28
   6b2d8:	bl	15ac0 <fputs@plt+0x4950>
   6b2dc:	cmp	r0, #0
   6b2e0:	beq	6b314 <fputs@plt+0x5a1a4>
   6b2e4:	ldr	r3, [sp, #56]	; 0x38
   6b2e8:	cmp	r3, #0
   6b2ec:	bne	6b304 <fputs@plt+0x5a194>
   6b2f0:	ldr	r2, [sp, #96]	; 0x60
   6b2f4:	ldr	r1, [pc, #-1296]	; 6adec <fputs@plt+0x59c7c>
   6b2f8:	mov	r0, r5
   6b2fc:	bl	319cc <fputs@plt+0x2085c>
   6b300:	b	6b154 <fputs@plt+0x59fe4>
   6b304:	mov	r1, sl
   6b308:	mov	r0, r5
   6b30c:	bl	4b704 <fputs@plt+0x3a594>
   6b310:	b	6b154 <fputs@plt+0x59fe4>
   6b314:	ldr	r3, [sp, #36]	; 0x24
   6b318:	mov	r2, #7
   6b31c:	ldr	r1, [pc, #-1332]	; 6adf0 <fputs@plt+0x59c80>
   6b320:	ldr	r7, [r3]
   6b324:	mov	r0, r7
   6b328:	bl	25a20 <fputs@plt+0x148b0>
   6b32c:	subs	sl, r0, #0
   6b330:	bne	6b344 <fputs@plt+0x5a1d4>
   6b334:	ldr	r1, [pc, #-1352]	; 6adf4 <fputs@plt+0x59c84>
   6b338:	mov	r0, r5
   6b33c:	bl	319cc <fputs@plt+0x2085c>
   6b340:	b	6b154 <fputs@plt+0x59fe4>
   6b344:	ldr	r3, [sp, #36]	; 0x24
   6b348:	ldr	r3, [r3, #12]
   6b34c:	cmp	r3, #0
   6b350:	ldr	r3, [sp, #32]
   6b354:	beq	6b3f4 <fputs@plt+0x5a284>
   6b358:	cmp	r3, #49	; 0x31
   6b35c:	beq	6b414 <fputs@plt+0x5a2a4>
   6b360:	ldr	r0, [sp, #32]
   6b364:	ldr	r1, [pc, #-1396]	; 6adf8 <fputs@plt+0x59c88>
   6b368:	cmp	r0, #35	; 0x23
   6b36c:	mov	r7, #0
   6b370:	ldr	r2, [pc, #-1404]	; 6adfc <fputs@plt+0x59c8c>
   6b374:	str	r7, [sp]
   6b378:	movne	r2, r1
   6b37c:	mov	r3, fp
   6b380:	ldr	r1, [pc, #-1416]	; 6ae00 <fputs@plt+0x59c90>
   6b384:	mov	r0, r5
   6b388:	bl	319cc <fputs@plt+0x2085c>
   6b38c:	mov	r1, r9
   6b390:	mov	r0, r8
   6b394:	bl	1e0ec <fputs@plt+0xcf7c>
   6b398:	mov	r1, fp
   6b39c:	mov	r0, r8
   6b3a0:	bl	1ee7c <fputs@plt+0xdd0c>
   6b3a4:	ldr	r1, [sp, #48]	; 0x30
   6b3a8:	mov	r0, r8
   6b3ac:	bl	1e354 <fputs@plt+0xd1e4>
   6b3b0:	ldr	r1, [sp, #52]	; 0x34
   6b3b4:	mov	r0, r8
   6b3b8:	bl	1eff8 <fputs@plt+0xde88>
   6b3bc:	ldr	r3, [r5, #492]	; 0x1ec
   6b3c0:	cmp	r3, #0
   6b3c4:	bne	6b3d4 <fputs@plt+0x5a264>
   6b3c8:	mov	r1, r7
   6b3cc:	mov	r0, r8
   6b3d0:	bl	1f448 <fputs@plt+0xe2d8>
   6b3d4:	ldr	r3, [r4, #-88]	; 0xffffffa8
   6b3d8:	cmp	r3, #0
   6b3dc:	subeq	r2, r4, #108	; 0x6c
   6b3e0:	subne	r2, r4, #92	; 0x5c
   6b3e4:	sub	r3, r4, #156	; 0x9c
   6b3e8:	ldm	r2, {r0, r1}
   6b3ec:	stm	r3, {r0, r1}
   6b3f0:	b	68240 <fputs@plt+0x570d0>
   6b3f4:	cmp	r3, #49	; 0x31
   6b3f8:	bne	6b414 <fputs@plt+0x5a2a4>
   6b3fc:	mov	r3, #0
   6b400:	mov	r2, fp
   6b404:	ldr	r1, [pc, #-1544]	; 6ae04 <fputs@plt+0x59c94>
   6b408:	mov	r0, r5
   6b40c:	bl	319cc <fputs@plt+0x2085c>
   6b410:	b	6b154 <fputs@plt+0x59fe4>
   6b414:	ldr	r3, [sp, #36]	; 0x24
   6b418:	mov	r0, r8
   6b41c:	ldr	r1, [r3, #64]	; 0x40
   6b420:	bl	18040 <fputs@plt+0x6ed0>
   6b424:	ldr	r3, [r8, #16]
   6b428:	ldr	r2, [r3, r0, lsl #4]
   6b42c:	mov	sl, r0
   6b430:	str	r2, [sp, #56]	; 0x38
   6b434:	ldr	r2, [sp, #44]	; 0x2c
   6b438:	cmp	r2, #0
   6b43c:	ldr	r2, [sp, #44]	; 0x2c
   6b440:	ldrne	r3, [r3, #16]
   6b444:	ldreq	r3, [sp, #56]	; 0x38
   6b448:	adds	r1, r2, #0
   6b44c:	movne	r1, #1
   6b450:	cmp	r0, #1
   6b454:	orreq	r1, r1, #1
   6b458:	cmp	r1, #0
   6b45c:	str	r3, [sp]
   6b460:	moveq	r1, #7
   6b464:	mov	r3, r7
   6b468:	movne	r1, #5
   6b46c:	mov	r2, r9
   6b470:	mov	r0, r5
   6b474:	bl	31a88 <fputs@plt+0x20918>
   6b478:	subs	r7, r0, #0
   6b47c:	bne	6b154 <fputs@plt+0x59fe4>
   6b480:	ldr	r3, [sp, #56]	; 0x38
   6b484:	ldr	r1, [pc, #-1628]	; 6ae30 <fputs@plt+0x59cc0>
   6b488:	cmp	sl, #1
   6b48c:	str	r3, [sp]
   6b490:	ldr	r2, [pc, #-1632]	; 6ae38 <fputs@plt+0x59cc8>
   6b494:	mov	r3, r7
   6b498:	movne	r2, r1
   6b49c:	mov	r0, r5
   6b4a0:	mov	r1, #18
   6b4a4:	bl	31a88 <fputs@plt+0x20918>
   6b4a8:	subs	sl, r0, #0
   6b4ac:	bne	6b38c <fputs@plt+0x5a21c>
   6b4b0:	ldr	r3, [sp, #32]
   6b4b4:	mov	r2, #36	; 0x24
   6b4b8:	cmp	r3, #49	; 0x31
   6b4bc:	moveq	r3, #35	; 0x23
   6b4c0:	str	r3, [sp, #32]
   6b4c4:	mov	r0, r8
   6b4c8:	mov	r3, #0
   6b4cc:	bl	205a0 <fputs@plt+0xf430>
   6b4d0:	subs	r7, r0, #0
   6b4d4:	beq	6b38c <fputs@plt+0x5a21c>
   6b4d8:	str	r9, [r7]
   6b4dc:	ldr	r1, [fp, #16]
   6b4e0:	mov	r0, r8
   6b4e4:	bl	20d6c <fputs@plt+0xfbfc>
   6b4e8:	ldr	r3, [r8, #16]
   6b4ec:	ldr	r2, [sp, #72]	; 0x48
   6b4f0:	ldr	r1, [sp, #52]	; 0x34
   6b4f4:	add	r3, r3, r2
   6b4f8:	mov	r2, #1
   6b4fc:	ldr	r3, [r3, #12]
   6b500:	mov	r9, sl
   6b504:	str	r3, [r7, #20]
   6b508:	ldr	r3, [sp, #36]	; 0x24
   6b50c:	ldr	r3, [r3, #64]	; 0x40
   6b510:	str	r3, [r7, #24]
   6b514:	ldrb	r3, [sp, #64]	; 0x40
   6b518:	strb	r3, [r7, #8]
   6b51c:	ldr	r3, [sp, #32]
   6b520:	cmp	r3, #35	; 0x23
   6b524:	movne	r3, #2
   6b528:	moveq	r3, #1
   6b52c:	strb	r3, [r7, #9]
   6b530:	str	r0, [r7, #4]
   6b534:	mov	r0, r8
   6b538:	bl	22a08 <fputs@plt+0x11898>
   6b53c:	ldr	r1, [sp, #48]	; 0x30
   6b540:	str	r0, [r7, #12]
   6b544:	mov	r0, r8
   6b548:	bl	20e04 <fputs@plt+0xfc94>
   6b54c:	str	r0, [r7, #16]
   6b550:	str	r7, [r5, #492]	; 0x1ec
   6b554:	b	6b38c <fputs@plt+0x5a21c>
   6b558:	add	r2, r6, sl
   6b55c:	mov	r3, #35	; 0x23
   6b560:	str	r3, [r2, #12]
   6b564:	b	68240 <fputs@plt+0x570d0>
   6b568:	add	r2, r6, sl
   6b56c:	mov	r3, #31
   6b570:	str	r3, [r2, #12]
   6b574:	b	68240 <fputs@plt+0x570d0>
   6b578:	mov	r3, #49	; 0x31
   6b57c:	str	r3, [r4, #-12]
   6b580:	b	68240 <fputs@plt+0x570d0>
   6b584:	mov	r3, #35	; 0x23
   6b588:	str	r3, [r4, #20]
   6b58c:	b	68240 <fputs@plt+0x570d0>
   6b590:	add	r2, r6, sl
   6b594:	ldrb	r3, [r2, #10]
   6b598:	str	r3, [r2, #12]
   6b59c:	mov	r3, #0
   6b5a0:	str	r3, [r2, #16]
   6b5a4:	b	68240 <fputs@plt+0x570d0>
   6b5a8:	add	r2, r6, sl
   6b5ac:	mov	r3, #110	; 0x6e
   6b5b0:	str	r3, [r4, #-28]	; 0xffffffe4
   6b5b4:	ldr	r3, [r2, #12]
   6b5b8:	str	r3, [r4, #-24]	; 0xffffffe8
   6b5bc:	b	68240 <fputs@plt+0x570d0>
   6b5c0:	mov	r3, #0
   6b5c4:	str	r3, [r4, #20]
   6b5c8:	b	68240 <fputs@plt+0x570d0>
   6b5cc:	add	r2, r6, sl
   6b5d0:	ldr	r3, [r2, #12]
   6b5d4:	str	r3, [r4, #-12]
   6b5d8:	b	68240 <fputs@plt+0x570d0>
   6b5dc:	ldr	r3, [r4, #-28]	; 0xffffffe4
   6b5e0:	ldr	r2, [r4, #-12]
   6b5e4:	ldr	r1, [r3, #32]
   6b5e8:	str	r2, [r1, #28]
   6b5ec:	str	r2, [r3, #32]
   6b5f0:	b	68240 <fputs@plt+0x570d0>
   6b5f4:	ldr	r3, [r4, #-12]
   6b5f8:	str	r3, [r3, #32]
   6b5fc:	b	68240 <fputs@plt+0x570d0>
   6b600:	add	r2, r6, sl
   6b604:	add	sl, r2, #12
   6b608:	sub	r3, r4, #28
   6b60c:	ldm	sl, {r0, r1}
   6b610:	stm	r3, {r0, r1}
   6b614:	ldr	r1, [pc, #-2068]	; 6ae08 <fputs@plt+0x59c98>
   6b618:	mov	r0, r5
   6b61c:	bl	319cc <fputs@plt+0x2085c>
   6b620:	b	68240 <fputs@plt+0x570d0>
   6b624:	ldr	r1, [pc, #-2080]	; 6ae0c <fputs@plt+0x59c9c>
   6b628:	mov	r0, r5
   6b62c:	bl	319cc <fputs@plt+0x2085c>
   6b630:	b	68240 <fputs@plt+0x570d0>
   6b634:	ldr	r1, [pc, #-2092]	; 6ae10 <fputs@plt+0x59ca0>
   6b638:	mov	r0, r5
   6b63c:	bl	319cc <fputs@plt+0x2085c>
   6b640:	b	68240 <fputs@plt+0x570d0>
   6b644:	add	r2, r6, sl
   6b648:	ldr	r5, [r5]
   6b64c:	ldr	r8, [r2, #12]
   6b650:	mov	r1, #110	; 0x6e
   6b654:	sub	r2, r4, #60	; 0x3c
   6b658:	mov	r0, r5
   6b65c:	ldr	r9, [r4, #-12]
   6b660:	ldrb	sl, [r4, #-76]	; 0xffffffb4
   6b664:	bl	20d20 <fputs@plt+0xfbb0>
   6b668:	subs	r7, r0, #0
   6b66c:	beq	6b69c <fputs@plt+0x5a52c>
   6b670:	mov	r2, #1
   6b674:	mov	r1, r9
   6b678:	mov	r0, r5
   6b67c:	bl	22a10 <fputs@plt+0x118a0>
   6b680:	mov	r2, #1
   6b684:	mov	r1, r8
   6b688:	str	r0, [r7, #20]
   6b68c:	mov	r0, r5
   6b690:	bl	22a08 <fputs@plt+0x11898>
   6b694:	strb	sl, [r7, #1]
   6b698:	str	r0, [r7, #16]
   6b69c:	mov	r1, r9
   6b6a0:	mov	r0, r5
   6b6a4:	bl	1f07c <fputs@plt+0xdf0c>
   6b6a8:	mov	r1, r8
   6b6ac:	mov	r0, r5
   6b6b0:	bl	1eff8 <fputs@plt+0xde88>
   6b6b4:	str	r7, [r4, #-92]	; 0xffffffa4
   6b6b8:	b	68240 <fputs@plt+0x570d0>
   6b6bc:	ldr	r7, [r5]
   6b6c0:	add	r2, r6, sl
   6b6c4:	mov	r1, #108	; 0x6c
   6b6c8:	ldr	r8, [r2, #12]
   6b6cc:	mov	r0, r7
   6b6d0:	sub	r2, r4, #28
   6b6d4:	ldr	r9, [r4, #-12]
   6b6d8:	ldrb	sl, [r4, #-60]	; 0xffffffc4
   6b6dc:	bl	20d20 <fputs@plt+0xfbb0>
   6b6e0:	subs	r5, r0, #0
   6b6e4:	beq	6b718 <fputs@plt+0x5a5a8>
   6b6e8:	mov	r2, #1
   6b6ec:	mov	r1, r8
   6b6f0:	mov	r0, r7
   6b6f4:	bl	22fe8 <fputs@plt+0x11e78>
   6b6f8:	str	r9, [r5, #24]
   6b6fc:	strb	sl, [r5, #1]
   6b700:	str	r0, [r5, #8]
   6b704:	mov	r1, r8
   6b708:	mov	r0, r7
   6b70c:	bl	1eff0 <fputs@plt+0xde80>
   6b710:	str	r5, [r4, #-60]	; 0xffffffc4
   6b714:	b	68240 <fputs@plt+0x570d0>
   6b718:	mov	r1, r9
   6b71c:	mov	r0, r7
   6b720:	bl	1e354 <fputs@plt+0xd1e4>
   6b724:	b	6b704 <fputs@plt+0x5a594>
   6b728:	ldr	r5, [r5]
   6b72c:	add	r2, r6, sl
   6b730:	mov	r1, #109	; 0x6d
   6b734:	ldr	r7, [r2, #12]
   6b738:	mov	r0, r5
   6b73c:	sub	r2, r4, #28
   6b740:	bl	20d20 <fputs@plt+0xfbb0>
   6b744:	subs	r8, r0, #0
   6b748:	beq	6b768 <fputs@plt+0x5a5f8>
   6b74c:	mov	r2, #1
   6b750:	mov	r1, r7
   6b754:	mov	r0, r5
   6b758:	bl	22a08 <fputs@plt+0x11898>
   6b75c:	mov	r3, #10
   6b760:	strb	r3, [r8, #1]
   6b764:	str	r0, [r8, #16]
   6b768:	mov	r1, r7
   6b76c:	mov	r0, r5
   6b770:	bl	1eff8 <fputs@plt+0xde88>
   6b774:	str	r8, [r4, #-60]	; 0xffffffc4
   6b778:	b	68240 <fputs@plt+0x570d0>
   6b77c:	ldr	r5, [r5]
   6b780:	add	r3, r6, sl
   6b784:	mov	r2, #36	; 0x24
   6b788:	ldr	r8, [r3, #12]
   6b78c:	mov	r0, r5
   6b790:	mov	r3, #0
   6b794:	bl	205a0 <fputs@plt+0xf430>
   6b798:	subs	r7, r0, #0
   6b79c:	bne	6b7b8 <fputs@plt+0x5a648>
   6b7a0:	mov	r1, r8
   6b7a4:	mov	r0, r5
   6b7a8:	bl	1eff0 <fputs@plt+0xde80>
   6b7ac:	add	r2, r6, sl
   6b7b0:	str	r7, [r2, #12]
   6b7b4:	b	68240 <fputs@plt+0x570d0>
   6b7b8:	mov	r3, #119	; 0x77
   6b7bc:	strb	r3, [r7]
   6b7c0:	mov	r3, #10
   6b7c4:	str	r8, [r7, #8]
   6b7c8:	strb	r3, [r7, #1]
   6b7cc:	b	6b7ac <fputs@plt+0x5a63c>
   6b7d0:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6b7d4:	add	r2, r6, sl
   6b7d8:	str	r3, [r4, #-40]	; 0xffffffd8
   6b7dc:	ldr	ip, [r2, #12]
   6b7e0:	ldr	r3, [r2, #16]
   6b7e4:	mov	r1, #57	; 0x39
   6b7e8:	add	r3, ip, r3
   6b7ec:	str	r3, [r4, #-36]	; 0xffffffdc
   6b7f0:	mov	r3, #0
   6b7f4:	str	r3, [sp]
   6b7f8:	mov	r2, r3
   6b7fc:	mov	r0, r5
   6b800:	bl	32074 <fputs@plt+0x20f04>
   6b804:	cmp	r0, #0
   6b808:	movne	r3, #4
   6b80c:	str	r0, [r4, #-44]	; 0xffffffd4
   6b810:	strbne	r3, [r0, #1]
   6b814:	b	68240 <fputs@plt+0x570d0>
   6b818:	ldr	r3, [r4, #-76]	; 0xffffffb4
   6b81c:	add	r2, r6, sl
   6b820:	str	r3, [r4, #-72]	; 0xffffffb8
   6b824:	ldr	ip, [r2, #12]
   6b828:	ldr	r3, [r2, #16]
   6b82c:	mov	r1, #57	; 0x39
   6b830:	add	r3, ip, r3
   6b834:	str	r3, [r4, #-68]	; 0xffffffbc
   6b838:	sub	r3, r4, #12
   6b83c:	str	r3, [sp]
   6b840:	mov	r3, #0
   6b844:	mov	r2, r3
   6b848:	mov	r0, r5
   6b84c:	bl	32074 <fputs@plt+0x20f04>
   6b850:	cmp	r0, #0
   6b854:	str	r0, [r4, #-76]	; 0xffffffb4
   6b858:	ldrne	r3, [r4, #-44]	; 0xffffffd4
   6b85c:	strbne	r3, [r0, #1]
   6b860:	b	68240 <fputs@plt+0x570d0>
   6b864:	add	r2, r6, sl
   6b868:	mov	r3, #1
   6b86c:	str	r3, [r2, #12]
   6b870:	b	68240 <fputs@plt+0x570d0>
   6b874:	add	r2, r6, sl
   6b878:	mov	r3, #3
   6b87c:	str	r3, [r2, #12]
   6b880:	b	68240 <fputs@plt+0x570d0>
   6b884:	ldr	r9, [r5]
   6b888:	add	r2, r6, sl
   6b88c:	ldrb	r3, [r9, #69]	; 0x45
   6b890:	ldr	r8, [r2, #12]
   6b894:	cmp	r3, #0
   6b898:	bne	6b8c0 <fputs@plt+0x5a750>
   6b89c:	ldr	r3, [r4, #-12]
   6b8a0:	mov	r0, r5
   6b8a4:	str	r3, [sp, #32]
   6b8a8:	bl	5ee48 <fputs@plt+0x4dcd8>
   6b8ac:	subs	r7, r0, #0
   6b8b0:	ldreq	r3, [r8, #16]
   6b8b4:	ldreq	fp, [r8, #12]
   6b8b8:	streq	r3, [sp, #36]	; 0x24
   6b8bc:	beq	6b908 <fputs@plt+0x5a798>
   6b8c0:	mov	r1, r8
   6b8c4:	mov	r0, r9
   6b8c8:	bl	1ee7c <fputs@plt+0xdd0c>
   6b8cc:	b	68240 <fputs@plt+0x570d0>
   6b8d0:	cmp	r7, #1
   6b8d4:	eorle	r2, r7, #1
   6b8d8:	movgt	r2, r7
   6b8dc:	cmp	fp, #0
   6b8e0:	ldr	sl, [r9, #16]
   6b8e4:	beq	6b930 <fputs@plt+0x5a7c0>
   6b8e8:	ldr	r0, [sl, r2, lsl #4]
   6b8ec:	mov	r1, fp
   6b8f0:	str	r2, [sp, #44]	; 0x2c
   6b8f4:	bl	14c44 <fputs@plt+0x3ad4>
   6b8f8:	ldr	r2, [sp, #44]	; 0x2c
   6b8fc:	cmp	r0, #0
   6b900:	beq	6b930 <fputs@plt+0x5a7c0>
   6b904:	add	r7, r7, #1
   6b908:	ldr	r2, [r9, #20]
   6b90c:	cmp	r7, r2
   6b910:	blt	6b8d0 <fputs@plt+0x5a760>
   6b914:	ldr	r3, [sp, #32]
   6b918:	cmp	r3, #0
   6b91c:	beq	6b958 <fputs@plt+0x5a7e8>
   6b920:	mov	r1, fp
   6b924:	mov	r0, r5
   6b928:	bl	4b794 <fputs@plt+0x3a624>
   6b92c:	b	6b96c <fputs@plt+0x5a7fc>
   6b930:	add	sl, sl, r2, lsl #4
   6b934:	ldr	r1, [sp, #36]	; 0x24
   6b938:	ldr	r0, [sl, #12]
   6b93c:	add	r0, r0, #40	; 0x28
   6b940:	bl	15ac0 <fputs@plt+0x4950>
   6b944:	subs	r1, r0, #0
   6b948:	beq	6b904 <fputs@plt+0x5a794>
   6b94c:	mov	r0, r5
   6b950:	bl	6d294 <fputs@plt+0x5c124>
   6b954:	b	6b8c0 <fputs@plt+0x5a750>
   6b958:	ldr	r3, [sp, #32]
   6b95c:	mov	r2, r8
   6b960:	ldr	r1, [pc, #-2900]	; 6ae14 <fputs@plt+0x59ca4>
   6b964:	mov	r0, r5
   6b968:	bl	319cc <fputs@plt+0x2085c>
   6b96c:	mov	r3, #1
   6b970:	strb	r3, [r5, #17]
   6b974:	b	6b8c0 <fputs@plt+0x5a750>
   6b978:	add	r2, r6, sl
   6b97c:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6b980:	ldr	r2, [r2, #12]
   6b984:	mov	r1, #24
   6b988:	str	r2, [sp, #8]
   6b98c:	ldr	r2, [r4, #-12]
   6b990:	mov	r0, r5
   6b994:	str	r2, [sp, #4]
   6b998:	str	r3, [sp]
   6b99c:	ldr	r2, [pc, #-2956]	; 6ae18 <fputs@plt+0x59ca8>
   6b9a0:	bl	51e94 <fputs@plt+0x40d24>
   6b9a4:	b	68240 <fputs@plt+0x570d0>
   6b9a8:	add	r2, r6, sl
   6b9ac:	mov	r1, #25
   6b9b0:	ldr	r3, [r2, #12]
   6b9b4:	mov	r2, #0
   6b9b8:	str	r2, [sp, #4]
   6b9bc:	str	r2, [sp]
   6b9c0:	str	r3, [sp, #8]
   6b9c4:	ldr	r2, [pc, #-2992]	; 6ae1c <fputs@plt+0x59cac>
   6b9c8:	mov	r0, r5
   6b9cc:	bl	51e94 <fputs@plt+0x40d24>
   6b9d0:	b	68240 <fputs@plt+0x570d0>
   6b9d4:	mov	r0, r5
   6b9d8:	bl	5ee48 <fputs@plt+0x4dcd8>
   6b9dc:	subs	r1, r0, #0
   6b9e0:	bne	68240 <fputs@plt+0x570d0>
   6b9e4:	mov	r0, r5
   6b9e8:	bl	121a0 <fputs@plt+0x1030>
   6b9ec:	b	68240 <fputs@plt+0x570d0>
   6b9f0:	mov	r0, r5
   6b9f4:	ldr	r7, [r5]
   6b9f8:	bl	5ee48 <fputs@plt+0x4dcd8>
   6b9fc:	cmp	r0, #0
   6ba00:	bne	68240 <fputs@plt+0x570d0>
   6ba04:	add	r3, r6, sl
   6ba08:	sub	r9, r4, #12
   6ba0c:	ldr	fp, [r3, #12]
   6ba10:	cmp	fp, #0
   6ba14:	bne	6ba6c <fputs@plt+0x5a8fc>
   6ba18:	mov	r1, r9
   6ba1c:	ldr	r0, [r5]
   6ba20:	bl	1f9d8 <fputs@plt+0xe868>
   6ba24:	subs	r8, r0, #0
   6ba28:	beq	68240 <fputs@plt+0x570d0>
   6ba2c:	ldrb	r1, [r7, #66]	; 0x42
   6ba30:	mov	r3, fp
   6ba34:	mov	r2, r8
   6ba38:	mov	r0, r7
   6ba3c:	bl	20648 <fputs@plt+0xf4d8>
   6ba40:	mov	r1, r8
   6ba44:	cmp	r0, #0
   6ba48:	beq	6ba64 <fputs@plt+0x5a8f4>
   6ba4c:	mov	r0, r5
   6ba50:	bl	121a0 <fputs@plt+0x1030>
   6ba54:	mov	r1, r8
   6ba58:	mov	r0, r7
   6ba5c:	bl	1e0ec <fputs@plt+0xcf7c>
   6ba60:	b	68240 <fputs@plt+0x570d0>
   6ba64:	mov	r0, r7
   6ba68:	bl	1e0ec <fputs@plt+0xcf7c>
   6ba6c:	add	r2, sl, #12
   6ba70:	add	r3, sp, #104	; 0x68
   6ba74:	add	r2, r6, r2
   6ba78:	mov	r1, r9
   6ba7c:	mov	r0, r5
   6ba80:	bl	31bc4 <fputs@plt+0x20a54>
   6ba84:	subs	sl, r0, #0
   6ba88:	blt	68240 <fputs@plt+0x570d0>
   6ba8c:	ldr	r1, [sp, #104]	; 0x68
   6ba90:	mov	r0, r7
   6ba94:	bl	1f9d8 <fputs@plt+0xe868>
   6ba98:	subs	r8, r0, #0
   6ba9c:	beq	68240 <fputs@plt+0x570d0>
   6baa0:	ldr	r3, [r7, #16]
   6baa4:	mov	r1, r8
   6baa8:	mov	r0, r7
   6baac:	ldr	r9, [r3, sl, lsl #4]
   6bab0:	mov	r2, r9
   6bab4:	bl	174fc <fputs@plt+0x638c>
   6bab8:	subs	fp, r0, #0
   6babc:	beq	6bae0 <fputs@plt+0x5a970>
   6bac0:	mov	r1, fp
   6bac4:	mov	r0, r5
   6bac8:	mov	r2, #0
   6bacc:	bl	120f8 <fputs@plt+0xf88>
   6bad0:	mov	r1, r8
   6bad4:	mov	r0, r7
   6bad8:	bl	1e0ec <fputs@plt+0xcf7c>
   6badc:	b	68240 <fputs@plt+0x570d0>
   6bae0:	mov	r2, r9
   6bae4:	mov	r1, r8
   6bae8:	mov	r0, r7
   6baec:	bl	17578 <fputs@plt+0x6408>
   6baf0:	mov	r1, r8
   6baf4:	mov	r9, r0
   6baf8:	mov	r0, r7
   6bafc:	bl	1e0ec <fputs@plt+0xcf7c>
   6bb00:	cmp	r9, #0
   6bb04:	beq	6bb2c <fputs@plt+0x5a9bc>
   6bb08:	mov	r2, sl
   6bb0c:	mov	r1, fp
   6bb10:	mov	r0, r5
   6bb14:	bl	4b754 <fputs@plt+0x3a5e4>
   6bb18:	mvn	r2, #0
   6bb1c:	mov	r1, r9
   6bb20:	mov	r0, r5
   6bb24:	bl	53a08 <fputs@plt+0x42898>
   6bb28:	b	68240 <fputs@plt+0x570d0>
   6bb2c:	ldr	r1, [pc, #-3348]	; 6ae20 <fputs@plt+0x59cb0>
   6bb30:	mov	r0, r5
   6bb34:	bl	319cc <fputs@plt+0x2085c>
   6bb38:	b	68240 <fputs@plt+0x570d0>
   6bb3c:	mov	r2, #0
   6bb40:	mov	r1, r2
   6bb44:	mov	r0, r5
   6bb48:	bl	6f53c <fputs@plt+0x5e3cc>
   6bb4c:	b	68240 <fputs@plt+0x570d0>
   6bb50:	add	r2, sl, #12
   6bb54:	add	r2, r6, r2
   6bb58:	sub	r1, r4, #12
   6bb5c:	mov	r0, r5
   6bb60:	bl	6f53c <fputs@plt+0x5e3cc>
   6bb64:	b	68240 <fputs@plt+0x570d0>
   6bb68:	ldr	r7, [r5]
   6bb6c:	ldr	r3, [r4, #-44]	; 0xffffffd4
   6bb70:	ldrb	r1, [r7, #69]	; 0x45
   6bb74:	str	r3, [sp, #44]	; 0x2c
   6bb78:	ldr	r3, [r7, #24]
   6bb7c:	cmp	r1, #0
   6bb80:	str	r3, [sp, #52]	; 0x34
   6bb84:	beq	6bbb0 <fputs@plt+0x5aa40>
   6bb88:	mov	r8, #0
   6bb8c:	ldr	r1, [sp, #44]	; 0x2c
   6bb90:	mov	r0, r7
   6bb94:	bl	1ee7c <fputs@plt+0xdd0c>
   6bb98:	mov	r1, r8
   6bb9c:	mov	r0, r7
   6bba0:	bl	1e0ec <fputs@plt+0xcf7c>
   6bba4:	ldr	r3, [sp, #52]	; 0x34
   6bba8:	str	r3, [r7, #24]
   6bbac:	b	68240 <fputs@plt+0x570d0>
   6bbb0:	ldr	r3, [sp, #44]	; 0x2c
   6bbb4:	mov	r0, r5
   6bbb8:	add	r2, r3, #8
   6bbbc:	bl	5f550 <fputs@plt+0x4e3e0>
   6bbc0:	subs	r9, r0, #0
   6bbc4:	beq	6bb88 <fputs@plt+0x5aa18>
   6bbc8:	ldr	r1, [r9, #64]	; 0x40
   6bbcc:	ldr	r0, [r5]
   6bbd0:	bl	18040 <fputs@plt+0x6ed0>
   6bbd4:	ldr	r3, [r7, #16]
   6bbd8:	add	r1, sl, #12
   6bbdc:	add	r1, r6, r1
   6bbe0:	ldr	fp, [r3, r0, lsl #4]
   6bbe4:	ldr	r3, [r7, #24]
   6bbe8:	str	r0, [sp, #32]
   6bbec:	orr	r3, r3, #2097152	; 0x200000
   6bbf0:	str	r3, [r7, #24]
   6bbf4:	mov	r0, r7
   6bbf8:	bl	1f9d8 <fputs@plt+0xe868>
   6bbfc:	subs	r8, r0, #0
   6bc00:	beq	6bb88 <fputs@plt+0x5aa18>
   6bc04:	mov	r2, fp
   6bc08:	mov	r1, r8
   6bc0c:	mov	r0, r7
   6bc10:	bl	174fc <fputs@plt+0x638c>
   6bc14:	cmp	r0, #0
   6bc18:	beq	6bc30 <fputs@plt+0x5aac0>
   6bc1c:	ldr	r1, [pc, #-3584]	; 6ae24 <fputs@plt+0x59cb4>
   6bc20:	mov	r2, r8
   6bc24:	mov	r0, r5
   6bc28:	bl	319cc <fputs@plt+0x2085c>
   6bc2c:	b	6bb8c <fputs@plt+0x5aa1c>
   6bc30:	mov	r2, fp
   6bc34:	mov	r1, r8
   6bc38:	mov	r0, r7
   6bc3c:	bl	17578 <fputs@plt+0x6408>
   6bc40:	cmp	r0, #0
   6bc44:	bne	6bc1c <fputs@plt+0x5aaac>
   6bc48:	ldr	r1, [r9]
   6bc4c:	mov	r0, r5
   6bc50:	bl	11944 <fputs@plt+0x7d4>
   6bc54:	cmp	r0, #0
   6bc58:	bne	6bb8c <fputs@plt+0x5aa1c>
   6bc5c:	mov	r1, r8
   6bc60:	mov	r0, r5
   6bc64:	bl	31c58 <fputs@plt+0x20ae8>
   6bc68:	cmp	r0, #0
   6bc6c:	bne	6bb8c <fputs@plt+0x5aa1c>
   6bc70:	ldr	r3, [r9, #12]
   6bc74:	cmp	r3, #0
   6bc78:	ldrne	r2, [r9]
   6bc7c:	ldrne	r1, [pc, #-3676]	; 6ae28 <fputs@plt+0x59cb8>
   6bc80:	bne	6bc24 <fputs@plt+0x5aab4>
   6bc84:	str	r3, [sp]
   6bc88:	mov	r2, fp
   6bc8c:	ldr	r3, [r9]
   6bc90:	mov	r1, #26
   6bc94:	mov	r0, r5
   6bc98:	bl	31a88 <fputs@plt+0x20918>
   6bc9c:	cmp	r0, #0
   6bca0:	bne	6bb8c <fputs@plt+0x5aa1c>
   6bca4:	mov	r1, r9
   6bca8:	mov	r0, r5
   6bcac:	bl	48adc <fputs@plt+0x3796c>
   6bcb0:	cmp	r0, #0
   6bcb4:	bne	6bb8c <fputs@plt+0x5aa1c>
   6bcb8:	ldrb	r0, [r9, #42]	; 0x2a
   6bcbc:	ands	r0, r0, #16
   6bcc0:	moveq	sl, r0
   6bcc4:	beq	6bcec <fputs@plt+0x5ab7c>
   6bcc8:	ldr	r1, [r9, #56]	; 0x38
   6bccc:	mov	r0, r7
   6bcd0:	bl	1cba8 <fputs@plt+0xba38>
   6bcd4:	ldr	r2, [r0, #8]
   6bcd8:	mov	sl, r0
   6bcdc:	ldr	r2, [r2]
   6bce0:	ldr	r2, [r2, #76]	; 0x4c
   6bce4:	cmp	r2, #0
   6bce8:	moveq	sl, #0
   6bcec:	mov	r0, r5
   6bcf0:	bl	28f9c <fputs@plt+0x17e2c>
   6bcf4:	subs	r3, r0, #0
   6bcf8:	str	r3, [sp, #48]	; 0x30
   6bcfc:	beq	6bb8c <fputs@plt+0x5aa1c>
   6bd00:	adds	r1, sl, #0
   6bd04:	movne	r1, #1
   6bd08:	ldr	r2, [sp, #32]
   6bd0c:	mov	r0, r5
   6bd10:	bl	4b754 <fputs@plt+0x3a5e4>
   6bd14:	ldr	r1, [sp, #32]
   6bd18:	mov	r0, r5
   6bd1c:	bl	2958c <fputs@plt+0x1841c>
   6bd20:	cmp	sl, #0
   6bd24:	beq	6bd74 <fputs@plt+0x5ac04>
   6bd28:	ldr	r3, [r5, #76]	; 0x4c
   6bd2c:	mov	r2, r8
   6bd30:	add	r3, r3, #1
   6bd34:	mov	r1, r3
   6bd38:	str	r3, [r5, #76]	; 0x4c
   6bd3c:	ldr	r0, [sp, #48]	; 0x30
   6bd40:	str	r3, [sp, #36]	; 0x24
   6bd44:	bl	29064 <fputs@plt+0x17ef4>
   6bd48:	mvn	r2, #9
   6bd4c:	mov	r3, #0
   6bd50:	str	r2, [sp, #8]
   6bd54:	str	sl, [sp, #4]
   6bd58:	str	r3, [sp]
   6bd5c:	ldr	r2, [sp, #36]	; 0x24
   6bd60:	mov	r1, #155	; 0x9b
   6bd64:	ldr	r0, [sp, #48]	; 0x30
   6bd68:	bl	2902c <fputs@plt+0x17ebc>
   6bd6c:	mov	r0, r5
   6bd70:	bl	17afc <fputs@plt+0x698c>
   6bd74:	ldr	r3, [r9]
   6bd78:	mvn	r1, #0
   6bd7c:	mov	r0, r3
   6bd80:	str	r3, [sp, #36]	; 0x24
   6bd84:	bl	14b08 <fputs@plt+0x3998>
   6bd88:	ldr	r3, [r7, #24]
   6bd8c:	tst	r3, #524288	; 0x80000
   6bd90:	str	r0, [sp, #48]	; 0x30
   6bd94:	beq	6bdf4 <fputs@plt+0x5ac84>
   6bd98:	mov	r0, r9
   6bd9c:	bl	17f70 <fputs@plt+0x6e00>
   6bda0:	mov	sl, #0
   6bda4:	mov	r3, r0
   6bda8:	cmp	r3, #0
   6bdac:	bne	6bec8 <fputs@plt+0x5ad58>
   6bdb0:	cmp	sl, #0
   6bdb4:	beq	6bdf4 <fputs@plt+0x5ac84>
   6bdb8:	ldr	r1, [sp, #32]
   6bdbc:	ldr	r3, [sp, #36]	; 0x24
   6bdc0:	ldr	r2, [pc, #-3992]	; 6ae30 <fputs@plt+0x59cc0>
   6bdc4:	cmp	r1, #1
   6bdc8:	str	r3, [sp]
   6bdcc:	ldr	r1, [pc, #-4008]	; 6ae2c <fputs@plt+0x59cbc>
   6bdd0:	ldr	r3, [pc, #-4000]	; 6ae38 <fputs@plt+0x59cc8>
   6bdd4:	mov	r0, r5
   6bdd8:	movne	r3, r2
   6bddc:	stmib	sp, {r8, sl}
   6bde0:	mov	r2, fp
   6bde4:	bl	6d140 <fputs@plt+0x5bfd0>
   6bde8:	mov	r1, sl
   6bdec:	mov	r0, r7
   6bdf0:	bl	1e0ec <fputs@plt+0xcf7c>
   6bdf4:	ldr	r3, [sp, #36]	; 0x24
   6bdf8:	ldr	r1, [sp, #32]
   6bdfc:	str	r3, [sp, #24]
   6be00:	ldr	r2, [pc, #-4056]	; 6ae30 <fputs@plt+0x59cc0>
   6be04:	ldr	r3, [sp, #48]	; 0x30
   6be08:	cmp	r1, #1
   6be0c:	str	r3, [sp, #20]
   6be10:	ldr	r1, [pc, #-4068]	; 6ae34 <fputs@plt+0x59cc4>
   6be14:	ldr	r3, [pc, #-4068]	; 6ae38 <fputs@plt+0x59cc8>
   6be18:	mov	r0, r5
   6be1c:	movne	r3, r2
   6be20:	str	r8, [sp, #16]
   6be24:	mov	r2, fp
   6be28:	str	r8, [sp, #12]
   6be2c:	str	r8, [sp, #8]
   6be30:	str	r8, [sp, #4]
   6be34:	str	r8, [sp]
   6be38:	bl	6d140 <fputs@plt+0x5bfd0>
   6be3c:	mov	r2, fp
   6be40:	ldr	r1, [pc, #1912]	; 6c5c0 <fputs@plt+0x5b450>
   6be44:	mov	r0, r7
   6be48:	bl	174fc <fputs@plt+0x638c>
   6be4c:	cmp	r0, #0
   6be50:	beq	6be70 <fputs@plt+0x5ad00>
   6be54:	ldr	r3, [r9]
   6be58:	mov	r2, fp
   6be5c:	str	r3, [sp]
   6be60:	ldr	r1, [pc, #1884]	; 6c5c4 <fputs@plt+0x5b454>
   6be64:	mov	r3, r8
   6be68:	mov	r0, r5
   6be6c:	bl	6d140 <fputs@plt+0x5bfd0>
   6be70:	mov	r1, r9
   6be74:	mov	r0, r5
   6be78:	bl	11b9c <fputs@plt+0xa2c>
   6be7c:	subs	sl, r0, #0
   6be80:	beq	6bea8 <fputs@plt+0x5ad38>
   6be84:	ldr	r1, [pc, #1852]	; 6c5c8 <fputs@plt+0x5b458>
   6be88:	mov	r0, r5
   6be8c:	str	sl, [sp]
   6be90:	mov	r3, r8
   6be94:	mov	r2, r8
   6be98:	bl	6d140 <fputs@plt+0x5bfd0>
   6be9c:	mov	r1, sl
   6bea0:	mov	r0, r7
   6bea4:	bl	1e0ec <fputs@plt+0xcf7c>
   6bea8:	ldr	r3, [r7, #24]
   6beac:	tst	r3, #524288	; 0x80000
   6beb0:	bne	6bef0 <fputs@plt+0x5ad80>
   6beb4:	mov	r2, r8
   6beb8:	mov	r1, r9
   6bebc:	mov	r0, r5
   6bec0:	bl	11d0c <fputs@plt+0xb9c>
   6bec4:	b	6bb8c <fputs@plt+0x5aa1c>
   6bec8:	ldr	r2, [r3]
   6becc:	mov	r1, sl
   6bed0:	ldr	r0, [r5]
   6bed4:	ldr	r2, [r2]
   6bed8:	str	r3, [sp, #56]	; 0x38
   6bedc:	bl	11b50 <fputs@plt+0x9e0>
   6bee0:	ldr	r3, [sp, #56]	; 0x38
   6bee4:	ldr	r3, [r3, #12]
   6bee8:	mov	sl, r0
   6beec:	b	6bda8 <fputs@plt+0x5ac38>
   6bef0:	mov	r0, r9
   6bef4:	bl	17f70 <fputs@plt+0x6e00>
   6bef8:	mov	sl, r0
   6befc:	cmp	sl, #0
   6bf00:	beq	6beb4 <fputs@plt+0x5ad44>
   6bf04:	ldr	r1, [sl]
   6bf08:	cmp	r9, r1
   6bf0c:	beq	6bf1c <fputs@plt+0x5adac>
   6bf10:	ldr	r2, [r1]
   6bf14:	mov	r0, r5
   6bf18:	bl	11d0c <fputs@plt+0xb9c>
   6bf1c:	ldr	sl, [sl, #12]
   6bf20:	b	6befc <fputs@plt+0x5ad8c>
   6bf24:	ldr	r3, [r5, #508]	; 0x1fc
   6bf28:	ldr	r2, [r4, #-12]
   6bf2c:	sub	r3, r3, r2
   6bf30:	ldr	r2, [r5, #512]	; 0x200
   6bf34:	add	r3, r3, r2
   6bf38:	str	r3, [r4, #-8]
   6bf3c:	ldr	r3, [r5, #68]	; 0x44
   6bf40:	cmp	r3, #0
   6bf44:	bne	68240 <fputs@plt+0x570d0>
   6bf48:	ldr	r7, [r5]
   6bf4c:	ldrb	r3, [r7, #69]	; 0x45
   6bf50:	cmp	r3, #0
   6bf54:	bne	68240 <fputs@plt+0x570d0>
   6bf58:	ldr	r9, [r5, #488]	; 0x1e8
   6bf5c:	str	r3, [sp, #52]	; 0x34
   6bf60:	ldr	r3, [r5, #8]
   6bf64:	ldr	r1, [r9, #64]	; 0x40
   6bf68:	mov	r0, r7
   6bf6c:	str	r3, [sp, #48]	; 0x30
   6bf70:	bl	18040 <fputs@plt+0x6ed0>
   6bf74:	ldr	r2, [r7, #16]
   6bf78:	ldrsh	sl, [r9, #34]	; 0x22
   6bf7c:	ldr	fp, [r2, r0, lsl #4]
   6bf80:	ldr	r2, [r9]
   6bf84:	str	r0, [sp, #32]
   6bf88:	add	r3, r2, #16
   6bf8c:	sub	r2, sl, #-268435455	; 0xf0000001
   6bf90:	ldr	sl, [r9, #4]
   6bf94:	mov	r1, r3
   6bf98:	add	sl, sl, r2, lsl #4
   6bf9c:	mov	r0, r7
   6bfa0:	mov	r2, fp
   6bfa4:	str	r3, [sp, #44]	; 0x2c
   6bfa8:	ldr	r8, [sl, #4]
   6bfac:	bl	174fc <fputs@plt+0x638c>
   6bfb0:	ldr	r3, [sp, #52]	; 0x34
   6bfb4:	mov	r2, fp
   6bfb8:	str	r3, [sp]
   6bfbc:	mov	r1, #26
   6bfc0:	str	r0, [sp, #36]	; 0x24
   6bfc4:	ldr	r3, [r0]
   6bfc8:	mov	r0, r5
   6bfcc:	bl	31a88 <fputs@plt+0x20918>
   6bfd0:	cmp	r0, #0
   6bfd4:	bne	68240 <fputs@plt+0x570d0>
   6bfd8:	cmp	r8, #0
   6bfdc:	beq	6bff0 <fputs@plt+0x5ae80>
   6bfe0:	ldr	r3, [r8, #12]
   6bfe4:	ldrb	r3, [r3]
   6bfe8:	cmp	r3, #101	; 0x65
   6bfec:	moveq	r8, #0
   6bff0:	ldrb	r3, [sl, #15]
   6bff4:	tst	r3, #1
   6bff8:	beq	6c00c <fputs@plt+0x5ae9c>
   6bffc:	ldr	r1, [pc, #1480]	; 6c5cc <fputs@plt+0x5b45c>
   6c000:	mov	r0, r5
   6c004:	bl	319cc <fputs@plt+0x2085c>
   6c008:	b	68240 <fputs@plt+0x570d0>
   6c00c:	ldr	r3, [r9, #8]
   6c010:	cmp	r3, #0
   6c014:	beq	6c028 <fputs@plt+0x5aeb8>
   6c018:	ldr	r1, [pc, #1456]	; 6c5d0 <fputs@plt+0x5b460>
   6c01c:	mov	r0, r5
   6c020:	bl	319cc <fputs@plt+0x2085c>
   6c024:	b	68240 <fputs@plt+0x570d0>
   6c028:	ldr	r3, [r7, #24]
   6c02c:	tst	r3, #524288	; 0x80000
   6c030:	beq	6c054 <fputs@plt+0x5aee4>
   6c034:	ldr	r3, [r9, #16]
   6c038:	cmp	r3, #0
   6c03c:	cmpne	r8, #0
   6c040:	beq	6c054 <fputs@plt+0x5aee4>
   6c044:	ldr	r1, [pc, #1416]	; 6c5d4 <fputs@plt+0x5b464>
   6c048:	mov	r0, r5
   6c04c:	bl	319cc <fputs@plt+0x2085c>
   6c050:	b	68240 <fputs@plt+0x570d0>
   6c054:	ldrb	r3, [sl, #12]
   6c058:	cmp	r3, #0
   6c05c:	beq	6c078 <fputs@plt+0x5af08>
   6c060:	cmp	r8, #0
   6c064:	bne	6c080 <fputs@plt+0x5af10>
   6c068:	ldr	r1, [pc, #1384]	; 6c5d8 <fputs@plt+0x5b468>
   6c06c:	mov	r0, r5
   6c070:	bl	319cc <fputs@plt+0x2085c>
   6c074:	b	68240 <fputs@plt+0x570d0>
   6c078:	cmp	r8, #0
   6c07c:	beq	6c0cc <fputs@plt+0x5af5c>
   6c080:	add	r3, sp, #128	; 0x80
   6c084:	mov	r2, #0
   6c088:	str	r2, [r3, #-24]!	; 0xffffffe8
   6c08c:	mov	r1, r8
   6c090:	str	r3, [sp]
   6c094:	mov	r2, #1
   6c098:	mov	r3, #65	; 0x41
   6c09c:	mov	r0, r7
   6c0a0:	bl	3966c <fputs@plt+0x284fc>
   6c0a4:	cmp	r0, #0
   6c0a8:	bne	68240 <fputs@plt+0x570d0>
   6c0ac:	ldr	r0, [sp, #104]	; 0x68
   6c0b0:	cmp	r0, #0
   6c0b4:	bne	6c0c8 <fputs@plt+0x5af58>
   6c0b8:	ldr	r1, [pc, #1308]	; 6c5dc <fputs@plt+0x5b46c>
   6c0bc:	mov	r0, r5
   6c0c0:	bl	319cc <fputs@plt+0x2085c>
   6c0c4:	b	68240 <fputs@plt+0x570d0>
   6c0c8:	bl	248c4 <fputs@plt+0x13754>
   6c0cc:	ldr	r2, [r4, #-8]
   6c0d0:	mov	r3, #0
   6c0d4:	ldr	r1, [r4, #-12]
   6c0d8:	mov	r0, r7
   6c0dc:	bl	1f98c <fputs@plt+0xe81c>
   6c0e0:	subs	r8, r0, #0
   6c0e4:	beq	6c17c <fputs@plt+0x5b00c>
   6c0e8:	ldr	r3, [r4, #-8]
   6c0ec:	ldr	sl, [r7, #24]
   6c0f0:	sub	r3, r3, #1
   6c0f4:	ldr	r1, [pc, #1252]	; 6c5e0 <fputs@plt+0x5b470>
   6c0f8:	add	r3, r8, r3
   6c0fc:	mov	r0, #0
   6c100:	cmp	r8, r3
   6c104:	bcs	6c124 <fputs@plt+0x5afb4>
   6c108:	ldrb	r2, [r3], #-1
   6c10c:	cmp	r2, #59	; 0x3b
   6c110:	beq	6c1b0 <fputs@plt+0x5b040>
   6c114:	add	r2, r1, r2
   6c118:	ldrb	r2, [r2, #320]	; 0x140
   6c11c:	tst	r2, #1
   6c120:	bne	6c1b0 <fputs@plt+0x5b040>
   6c124:	ldr	r3, [r7, #24]
   6c128:	ldr	r2, [sp, #44]	; 0x2c
   6c12c:	orr	r3, r3, #2097152	; 0x200000
   6c130:	str	r3, [r7, #24]
   6c134:	ldr	r3, [r9, #44]	; 0x2c
   6c138:	ldr	r1, [sp, #32]
   6c13c:	str	r2, [sp, #12]
   6c140:	add	r2, r3, #1
   6c144:	str	r2, [sp, #8]
   6c148:	ldr	r2, [pc, #1172]	; 6c5e4 <fputs@plt+0x5b474>
   6c14c:	cmp	r1, #1
   6c150:	stm	sp, {r3, r8}
   6c154:	ldr	r1, [pc, #1164]	; 6c5e8 <fputs@plt+0x5b478>
   6c158:	ldr	r3, [pc, #1164]	; 6c5ec <fputs@plt+0x5b47c>
   6c15c:	mov	r0, r5
   6c160:	movne	r3, r2
   6c164:	mov	r2, fp
   6c168:	bl	6d140 <fputs@plt+0x5bfd0>
   6c16c:	mov	r1, r8
   6c170:	mov	r0, r7
   6c174:	bl	1e0ec <fputs@plt+0xcf7c>
   6c178:	str	sl, [r7, #24]
   6c17c:	mov	r3, #4
   6c180:	str	r3, [sp]
   6c184:	ldr	r2, [sp, #32]
   6c188:	mov	r3, #2
   6c18c:	mov	r1, #52	; 0x34
   6c190:	ldr	r0, [sp, #48]	; 0x30
   6c194:	bl	28f0c <fputs@plt+0x17d9c>
   6c198:	ldr	r3, [sp, #36]	; 0x24
   6c19c:	mov	r0, r5
   6c1a0:	mov	r1, r3
   6c1a4:	ldr	r2, [r3]
   6c1a8:	bl	11d0c <fputs@plt+0xb9c>
   6c1ac:	b	68240 <fputs@plt+0x570d0>
   6c1b0:	strb	r0, [r3, #1]
   6c1b4:	b	6c100 <fputs@plt+0x5af90>
   6c1b8:	ldrb	r3, [r5, #24]
   6c1bc:	ldr	r8, [r5]
   6c1c0:	add	r2, r6, sl
   6c1c4:	add	r3, r3, #1
   6c1c8:	strb	r3, [r5, #24]
   6c1cc:	ldr	r3, [r8, #256]	; 0x100
   6c1d0:	ldrb	r1, [r8, #69]	; 0x45
   6c1d4:	add	r3, r3, #1
   6c1d8:	str	r3, [r8, #256]	; 0x100
   6c1dc:	ldr	r3, [r2, #12]
   6c1e0:	cmp	r1, #0
   6c1e4:	str	r3, [sp, #36]	; 0x24
   6c1e8:	bne	6c228 <fputs@plt+0x5b0b8>
   6c1ec:	add	r2, r3, #8
   6c1f0:	mov	r0, r5
   6c1f4:	bl	5f550 <fputs@plt+0x4e3e0>
   6c1f8:	subs	r9, r0, #0
   6c1fc:	beq	6c228 <fputs@plt+0x5b0b8>
   6c200:	ldrb	r3, [r9, #42]	; 0x2a
   6c204:	tst	r3, #16
   6c208:	ldrne	r1, [pc, #992]	; 6c5f0 <fputs@plt+0x5b480>
   6c20c:	bne	6c220 <fputs@plt+0x5b0b0>
   6c210:	ldr	r3, [r9, #12]
   6c214:	cmp	r3, #0
   6c218:	beq	6c238 <fputs@plt+0x5b0c8>
   6c21c:	ldr	r1, [pc, #976]	; 6c5f4 <fputs@plt+0x5b484>
   6c220:	mov	r0, r5
   6c224:	bl	319cc <fputs@plt+0x2085c>
   6c228:	ldr	r1, [sp, #36]	; 0x24
   6c22c:	mov	r0, r8
   6c230:	bl	1ee7c <fputs@plt+0xdd0c>
   6c234:	b	68240 <fputs@plt+0x570d0>
   6c238:	ldr	r1, [r9]
   6c23c:	mov	r0, r5
   6c240:	bl	11944 <fputs@plt+0x7d4>
   6c244:	subs	sl, r0, #0
   6c248:	bne	6c228 <fputs@plt+0x5b0b8>
   6c24c:	ldr	r1, [r9, #64]	; 0x40
   6c250:	mov	r0, r8
   6c254:	bl	18040 <fputs@plt+0x6ed0>
   6c258:	mov	r2, #72	; 0x48
   6c25c:	mov	r3, #0
   6c260:	str	r0, [sp, #32]
   6c264:	mov	r0, r8
   6c268:	bl	205a0 <fputs@plt+0xf430>
   6c26c:	subs	r7, r0, #0
   6c270:	beq	6c228 <fputs@plt+0x5b0b8>
   6c274:	mov	r3, #1
   6c278:	str	r7, [r5, #488]	; 0x1e8
   6c27c:	strh	r3, [r7, #36]	; 0x24
   6c280:	ldrsh	r3, [r9, #34]	; 0x22
   6c284:	mov	r0, r8
   6c288:	subs	r2, r3, #1
   6c28c:	addmi	r2, r3, #6
   6c290:	strh	r3, [r7, #34]	; 0x22
   6c294:	asr	r2, r2, #3
   6c298:	add	r2, r2, #1
   6c29c:	mov	r3, #0
   6c2a0:	lsl	r2, r2, #7
   6c2a4:	bl	205a0 <fputs@plt+0xf430>
   6c2a8:	ldr	r2, [r9]
   6c2ac:	ldr	r1, [pc, #836]	; 6c5f8 <fputs@plt+0x5b488>
   6c2b0:	str	r0, [r7, #4]
   6c2b4:	mov	r0, r8
   6c2b8:	bl	38c54 <fputs@plt+0x27ae4>
   6c2bc:	ldr	r3, [r7, #4]
   6c2c0:	cmp	r0, #0
   6c2c4:	cmpne	r3, #0
   6c2c8:	str	r0, [r7]
   6c2cc:	beq	6c228 <fputs@plt+0x5b0b8>
   6c2d0:	ldrsh	r2, [r7, #34]	; 0x22
   6c2d4:	mov	r0, r3
   6c2d8:	ldr	r1, [r9, #4]
   6c2dc:	lsl	r2, r2, #4
   6c2e0:	bl	10fe4 <memcpy@plt>
   6c2e4:	mov	r3, sl
   6c2e8:	ldrsh	r2, [r7, #34]	; 0x22
   6c2ec:	cmp	sl, r2
   6c2f0:	blt	6c344 <fputs@plt+0x5b1d4>
   6c2f4:	ldr	r2, [sp, #32]
   6c2f8:	ldr	r3, [r8, #16]
   6c2fc:	mov	r1, #0
   6c300:	add	r3, r3, r2, lsl #4
   6c304:	mov	r0, r5
   6c308:	ldr	r3, [r3, #12]
   6c30c:	str	r3, [r7, #64]	; 0x40
   6c310:	ldr	r3, [r9, #44]	; 0x2c
   6c314:	str	r3, [r7, #44]	; 0x2c
   6c318:	mov	r3, #1
   6c31c:	strh	r3, [r7, #36]	; 0x24
   6c320:	bl	4b754 <fputs@plt+0x3a5e4>
   6c324:	mov	r0, r5
   6c328:	bl	28f9c <fputs@plt+0x17e2c>
   6c32c:	cmp	r0, #0
   6c330:	beq	6c228 <fputs@plt+0x5b0b8>
   6c334:	ldr	r1, [sp, #32]
   6c338:	mov	r0, r5
   6c33c:	bl	2958c <fputs@plt+0x1841c>
   6c340:	b	6c228 <fputs@plt+0x5b0b8>
   6c344:	ldr	fp, [r7, #4]
   6c348:	mov	r0, r8
   6c34c:	add	r2, fp, sl, lsl #4
   6c350:	ldr	r1, [fp, sl, lsl #4]
   6c354:	str	r3, [sp, #48]	; 0x30
   6c358:	str	r2, [sp, #44]	; 0x2c
   6c35c:	bl	20d6c <fputs@plt+0xfbfc>
   6c360:	ldr	r2, [sp, #44]	; 0x2c
   6c364:	ldr	r3, [sp, #48]	; 0x30
   6c368:	str	r0, [fp, sl, lsl #4]
   6c36c:	str	r3, [r2, #8]
   6c370:	str	r3, [r2, #4]
   6c374:	add	sl, sl, #1
   6c378:	b	6c2e8 <fputs@plt+0x5b178>
   6c37c:	mov	r1, #0
   6c380:	mov	r0, r5
   6c384:	bl	6f6f0 <fputs@plt+0x5e580>
   6c388:	b	68240 <fputs@plt+0x570d0>
   6c38c:	add	r1, sl, #12
   6c390:	add	r1, r6, r1
   6c394:	mov	r0, r5
   6c398:	bl	6f6f0 <fputs@plt+0x5e580>
   6c39c:	b	68240 <fputs@plt+0x570d0>
   6c3a0:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6c3a4:	mov	r9, #0
   6c3a8:	str	r3, [sp, #8]
   6c3ac:	mov	r3, #1
   6c3b0:	str	r3, [sp, #4]
   6c3b4:	str	r9, [sp]
   6c3b8:	mov	r3, r9
   6c3bc:	sub	r2, r4, #28
   6c3c0:	sub	r1, r4, #44	; 0x2c
   6c3c4:	mov	r0, r5
   6c3c8:	bl	5ee88 <fputs@plt+0x4dd18>
   6c3cc:	ldr	r7, [r5, #488]	; 0x1e8
   6c3d0:	add	fp, sl, #12
   6c3d4:	cmp	r7, r9
   6c3d8:	add	fp, r6, fp
   6c3dc:	beq	68240 <fputs@plt+0x570d0>
   6c3e0:	ldr	r8, [r5]
   6c3e4:	ldr	r1, [r7, #64]	; 0x40
   6c3e8:	mov	r0, r8
   6c3ec:	bl	18040 <fputs@plt+0x6ed0>
   6c3f0:	ldrb	r2, [r7, #42]	; 0x2a
   6c3f4:	mov	r1, fp
   6c3f8:	str	r9, [r7, #48]	; 0x30
   6c3fc:	orr	r2, r2, #16
   6c400:	strb	r2, [r7, #42]	; 0x2a
   6c404:	str	r0, [sp, #32]
   6c408:	mov	r0, r8
   6c40c:	bl	1f9d8 <fputs@plt+0xe868>
   6c410:	mov	r1, r7
   6c414:	mov	r2, r0
   6c418:	mov	r0, r8
   6c41c:	bl	29eb0 <fputs@plt+0x18d40>
   6c420:	mov	r2, r9
   6c424:	mov	r1, r7
   6c428:	mov	r0, r8
   6c42c:	bl	29eb0 <fputs@plt+0x18d40>
   6c430:	ldr	r1, [r7]
   6c434:	mov	r0, r8
   6c438:	bl	20d6c <fputs@plt+0xfbfc>
   6c43c:	mov	r1, r7
   6c440:	mov	r2, r0
   6c444:	mov	r0, r8
   6c448:	bl	29eb0 <fputs@plt+0x18d40>
   6c44c:	add	r2, r6, sl
   6c450:	ldr	r1, [r5, #500]	; 0x1f4
   6c454:	ldr	ip, [r2, #12]
   6c458:	ldr	r2, [r2, #16]
   6c45c:	add	r2, ip, r2
   6c460:	sub	r2, r2, r1
   6c464:	str	r2, [r5, #504]	; 0x1f8
   6c468:	ldr	r2, [r7, #52]	; 0x34
   6c46c:	cmp	r2, r9
   6c470:	beq	68240 <fputs@plt+0x570d0>
   6c474:	ldr	r1, [r5]
   6c478:	ldr	r3, [sp, #32]
   6c47c:	mov	r0, r5
   6c480:	ldr	r1, [r1, #16]
   6c484:	ldr	r3, [r1, r3, lsl #4]
   6c488:	mov	r1, #29
   6c48c:	str	r3, [sp]
   6c490:	ldr	r3, [r2]
   6c494:	ldr	r2, [r7]
   6c498:	bl	31a88 <fputs@plt+0x20918>
   6c49c:	b	68240 <fputs@plt+0x570d0>
   6c4a0:	mov	r0, r5
   6c4a4:	bl	29f14 <fputs@plt+0x18da4>
   6c4a8:	mov	r3, #0
   6c4ac:	str	r3, [r5, #516]	; 0x204
   6c4b0:	str	r3, [r5, #520]	; 0x208
   6c4b4:	b	68240 <fputs@plt+0x570d0>
   6c4b8:	ldr	ip, [r5, #516]	; 0x204
   6c4bc:	add	r2, r6, sl
   6c4c0:	cmp	ip, #0
   6c4c4:	ldr	r3, [r2, #12]
   6c4c8:	ldrne	r2, [r2, #16]
   6c4cc:	streq	r3, [r5, #516]	; 0x204
   6c4d0:	addne	r3, r3, r2
   6c4d4:	ldreq	r3, [r2, #16]
   6c4d8:	subne	r3, r3, ip
   6c4dc:	str	r3, [r5, #520]	; 0x208
   6c4e0:	b	68240 <fputs@plt+0x570d0>
   6c4e4:	mov	r3, #0
   6c4e8:	str	r3, [r4, #20]
   6c4ec:	b	68240 <fputs@plt+0x570d0>
   6c4f0:	add	r2, r6, sl
   6c4f4:	ldr	r3, [r2, #12]
   6c4f8:	str	r3, [r4, #-12]
   6c4fc:	b	68240 <fputs@plt+0x570d0>
   6c500:	add	r2, r6, sl
   6c504:	ldr	r3, [r2, #12]
   6c508:	str	r3, [r4, #-28]	; 0xffffffe4
   6c50c:	b	68240 <fputs@plt+0x570d0>
   6c510:	ldr	r3, [r4, #-12]
   6c514:	sub	r2, r4, #76	; 0x4c
   6c518:	str	r3, [sp]
   6c51c:	mov	r1, #0
   6c520:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6c524:	mov	r0, r5
   6c528:	bl	3729c <fputs@plt+0x2612c>
   6c52c:	str	r0, [r4, #-76]	; 0xffffffb4
   6c530:	b	68240 <fputs@plt+0x570d0>
   6c534:	ldr	r3, [r4, #-12]
   6c538:	sub	r2, r4, #76	; 0x4c
   6c53c:	str	r3, [sp]
   6c540:	mov	r0, r5
   6c544:	ldr	r3, [r4, #-60]	; 0xffffffc4
   6c548:	ldr	r1, [r4, #-108]	; 0xffffff94
   6c54c:	bl	3729c <fputs@plt+0x2612c>
   6c550:	str	r0, [r4, #-108]	; 0xffffff94
   6c554:	b	68240 <fputs@plt+0x570d0>
   6c558:	ldr	r4, [r6, #4]
   6c55c:	sub	r3, r3, ip
   6c560:	str	r3, [r6]
   6c564:	ldr	r3, [r6]
   6c568:	cmp	r3, #0
   6c56c:	strlt	r4, [r6, #4]
   6c570:	blt	67d40 <fputs@plt+0x56bd0>
   6c574:	mov	r0, r6
   6c578:	bl	1f720 <fputs@plt+0xe5b0>
   6c57c:	b	6c564 <fputs@plt+0x5b3f4>
   6c580:	add	r3, sp, #80	; 0x50
   6c584:	ldr	r5, [r6, #4]
   6c588:	ldm	r3, {r0, r1}
   6c58c:	add	r2, sp, #96	; 0x60
   6c590:	add	r7, sp, #104	; 0x68
   6c594:	stm	r2, {r0, r1}
   6c598:	stm	r7, {r0, r1}
   6c59c:	mov	r0, r5
   6c5a0:	ldr	r1, [pc, #84]	; 6c5fc <fputs@plt+0x5b48c>
   6c5a4:	bl	319cc <fputs@plt+0x2085c>
   6c5a8:	str	r5, [r6, #4]
   6c5ac:	mov	r2, r7
   6c5b0:	mov	r1, r4
   6c5b4:	mov	r0, r5
   6c5b8:	bl	1f554 <fputs@plt+0xe3e4>
   6c5bc:	b	67d40 <fputs@plt+0x56bd0>
   6c5c0:	andeq	r9, r7, r7, asr sl
   6c5c4:	andeq	sl, r7, r9, lsr r6
   6c5c8:	andeq	sl, r7, r3, ror r6
   6c5cc:	andeq	sl, r7, pc, asr #13
   6c5d0:	andeq	sl, r7, pc, ror #13
   6c5d4:	andeq	sl, r7, sl, lsl #14
   6c5d8:	andeq	sl, r7, r5, asr #14
   6c5dc:	andeq	sl, r7, sl, ror r7
   6c5e0:	strheq	r4, [r7], -r0
   6c5e4:	andeq	r9, r7, r5, asr r1
   6c5e8:	andeq	sl, r7, r8, lsr #15
   6c5ec:	andeq	r9, r7, r2, asr #2
   6c5f0:	andeq	sl, r7, r5, lsl r8
   6c5f4:	andeq	sl, r7, r7, lsr r8
   6c5f8:	andeq	sl, r7, r5, asr r8
   6c5fc:	andeq	sl, r7, r1, lsl #1
   6c600:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c604:	sub	sp, sp, #28
   6c608:	ldr	r5, [r0]
   6c60c:	mov	r4, r0
   6c610:	mov	r6, #0
   6c614:	ldr	r3, [r5, #96]	; 0x60
   6c618:	mov	r8, r1
   6c61c:	str	r3, [sp, #12]
   6c620:	ldr	r3, [r5, #152]	; 0x98
   6c624:	mov	fp, r2
   6c628:	cmp	r3, #0
   6c62c:	streq	r3, [r5, #248]	; 0xf8
   6c630:	str	r6, [r0, #12]
   6c634:	str	r1, [r4, #484]	; 0x1e4
   6c638:	ldr	r0, [pc, #704]	; 6c900 <fputs@plt+0x5b790>
   6c63c:	mov	r1, #0
   6c640:	bl	1ea54 <fputs@plt+0xd8e4>
   6c644:	subs	r7, r0, #0
   6c648:	mvnne	r9, #0
   6c64c:	strne	r9, [r7]
   6c650:	addne	sl, r4, #508	; 0x1fc
   6c654:	bne	6c6cc <fputs@plt+0x5b55c>
   6c658:	mov	r0, r5
   6c65c:	bl	1ae98 <fputs@plt+0x9d28>
   6c660:	mov	r7, #7
   6c664:	b	6c8b4 <fputs@plt+0x5b744>
   6c668:	ldr	r1, [sp, #20]
   6c66c:	cmp	r1, #159	; 0x9f
   6c670:	ble	6c6a0 <fputs@plt+0x5b530>
   6c674:	ldr	r3, [r5, #248]	; 0xf8
   6c678:	cmp	r3, #0
   6c67c:	movne	r3, #9
   6c680:	bne	6c700 <fputs@plt+0x5b590>
   6c684:	cmp	r1, #161	; 0xa1
   6c688:	bne	6c6cc <fputs@plt+0x5b55c>
   6c68c:	add	r2, r4, #508	; 0x1fc
   6c690:	ldr	r1, [pc, #620]	; 6c904 <fputs@plt+0x5b794>
   6c694:	mov	r0, r4
   6c698:	bl	319cc <fputs@plt+0x2085c>
   6c69c:	b	6c704 <fputs@plt+0x5b594>
   6c6a0:	str	r4, [sp]
   6c6a4:	mov	r0, r7
   6c6a8:	ldm	sl, {r2, r3}
   6c6ac:	bl	67c10 <fputs@plt+0x56aa0>
   6c6b0:	ldr	r3, [r4, #12]
   6c6b4:	ldr	r9, [sp, #20]
   6c6b8:	cmp	r3, #0
   6c6bc:	bne	6c704 <fputs@plt+0x5b594>
   6c6c0:	ldrb	r3, [r5, #69]	; 0x45
   6c6c4:	cmp	r3, #0
   6c6c8:	bne	6c704 <fputs@plt+0x5b594>
   6c6cc:	ldrb	r3, [r8, r6]
   6c6d0:	add	r0, r8, r6
   6c6d4:	cmp	r3, #0
   6c6d8:	beq	6c704 <fputs@plt+0x5b594>
   6c6dc:	str	r0, [r4, #508]	; 0x1fc
   6c6e0:	add	r1, sp, #20
   6c6e4:	bl	18904 <fputs@plt+0x7794>
   6c6e8:	ldr	r3, [sp, #12]
   6c6ec:	add	r6, r6, r0
   6c6f0:	cmp	r3, r6
   6c6f4:	str	r0, [r4, #512]	; 0x200
   6c6f8:	bge	6c668 <fputs@plt+0x5b4f8>
   6c6fc:	mov	r3, #18
   6c700:	str	r3, [r4, #12]
   6c704:	ldr	r3, [r4, #12]
   6c708:	add	r6, r8, r6
   6c70c:	cmp	r3, #0
   6c710:	str	r6, [r4, #484]	; 0x1e4
   6c714:	bne	6c770 <fputs@plt+0x5b600>
   6c718:	ldrb	r3, [r5, #69]	; 0x45
   6c71c:	cmp	r3, #0
   6c720:	bne	6c770 <fputs@plt+0x5b600>
   6c724:	cmp	r9, #1
   6c728:	beq	6c744 <fputs@plt+0x5b5d4>
   6c72c:	add	r3, r4, #508	; 0x1fc
   6c730:	str	r4, [sp]
   6c734:	mov	r1, #1
   6c738:	ldm	r3, {r2, r3}
   6c73c:	mov	r0, r7
   6c740:	bl	67c10 <fputs@plt+0x56aa0>
   6c744:	ldr	r3, [r4, #12]
   6c748:	cmp	r3, #0
   6c74c:	bne	6c770 <fputs@plt+0x5b600>
   6c750:	ldrb	r1, [r5, #69]	; 0x45
   6c754:	cmp	r1, #0
   6c758:	bne	6c770 <fputs@plt+0x5b600>
   6c75c:	add	r3, r4, #508	; 0x1fc
   6c760:	str	r4, [sp]
   6c764:	mov	r0, r7
   6c768:	ldm	r3, {r2, r3}
   6c76c:	bl	67c10 <fputs@plt+0x56aa0>
   6c770:	ldr	r3, [r7]
   6c774:	mov	r0, r7
   6c778:	cmp	r3, #0
   6c77c:	bge	6c8c0 <fputs@plt+0x5b750>
   6c780:	bl	1abdc <fputs@plt+0x9a6c>
   6c784:	ldrb	r3, [r5, #69]	; 0x45
   6c788:	cmp	r3, #0
   6c78c:	movne	r3, #7
   6c790:	strne	r3, [r4, #12]
   6c794:	ldr	r0, [r4, #12]
   6c798:	cmp	r0, #0
   6c79c:	cmpne	r0, #101	; 0x65
   6c7a0:	beq	6c7c8 <fputs@plt+0x5b658>
   6c7a4:	ldr	r3, [r4, #4]
   6c7a8:	cmp	r3, #0
   6c7ac:	bne	6c7c8 <fputs@plt+0x5b658>
   6c7b0:	bl	1cf1c <fputs@plt+0xbdac>
   6c7b4:	ldr	r1, [pc, #332]	; 6c908 <fputs@plt+0x5b798>
   6c7b8:	mov	r2, r0
   6c7bc:	mov	r0, r5
   6c7c0:	bl	38c54 <fputs@plt+0x27ae4>
   6c7c4:	str	r0, [r4, #4]
   6c7c8:	ldr	r2, [r4, #4]
   6c7cc:	cmp	r2, #0
   6c7d0:	moveq	r7, r2
   6c7d4:	beq	6c7f4 <fputs@plt+0x5b684>
   6c7d8:	str	r2, [fp]
   6c7dc:	ldr	r1, [pc, #292]	; 6c908 <fputs@plt+0x5b798>
   6c7e0:	ldr	r0, [r4, #12]
   6c7e4:	mov	r7, #1
   6c7e8:	bl	2e3c0 <fputs@plt+0x1d250>
   6c7ec:	mov	r3, #0
   6c7f0:	str	r3, [r4, #4]
   6c7f4:	ldr	r0, [r4, #8]
   6c7f8:	cmp	r0, #0
   6c7fc:	beq	6c820 <fputs@plt+0x5b6b0>
   6c800:	ldr	r3, [r4, #68]	; 0x44
   6c804:	cmp	r3, #0
   6c808:	ble	6c820 <fputs@plt+0x5b6b0>
   6c80c:	ldrb	r6, [r4, #18]
   6c810:	cmp	r6, #0
   6c814:	bne	6c820 <fputs@plt+0x5b6b0>
   6c818:	bl	25414 <fputs@plt+0x142a4>
   6c81c:	str	r6, [r4, #8]
   6c820:	ldrb	r6, [r4, #18]
   6c824:	cmp	r6, #0
   6c828:	bne	6c840 <fputs@plt+0x5b6d0>
   6c82c:	ldr	r1, [r4, #408]	; 0x198
   6c830:	mov	r0, r5
   6c834:	bl	1e0ec <fputs@plt+0xcf7c>
   6c838:	str	r6, [r4, #408]	; 0x198
   6c83c:	str	r6, [r4, #404]	; 0x194
   6c840:	ldr	r0, [r4, #524]	; 0x20c
   6c844:	bl	1abdc <fputs@plt+0x9a6c>
   6c848:	ldrb	r3, [r4, #454]	; 0x1c6
   6c84c:	cmp	r3, #0
   6c850:	bne	6c860 <fputs@plt+0x5b6f0>
   6c854:	ldr	r1, [r4, #488]	; 0x1e8
   6c858:	mov	r0, r5
   6c85c:	bl	1ed08 <fputs@plt+0xdb98>
   6c860:	ldr	r1, [r4, #540]	; 0x21c
   6c864:	mov	r0, r5
   6c868:	bl	1f4a0 <fputs@plt+0xe330>
   6c86c:	ldr	r1, [r4, #492]	; 0x1ec
   6c870:	mov	r0, r5
   6c874:	bl	1f448 <fputs@plt+0xe2d8>
   6c878:	ldr	r6, [r4, #448]	; 0x1c0
   6c87c:	sub	r8, r6, #1
   6c880:	lsl	r6, r6, #2
   6c884:	cmp	r8, #0
   6c888:	sub	r6, r6, #4
   6c88c:	bge	6c8c8 <fputs@plt+0x5b758>
   6c890:	ldr	r1, [r4, #476]	; 0x1dc
   6c894:	mov	r0, r5
   6c898:	bl	1e0ec <fputs@plt+0xcf7c>
   6c89c:	ldr	r1, [r4, #412]	; 0x19c
   6c8a0:	cmp	r1, #0
   6c8a4:	bne	6c8e0 <fputs@plt+0x5b770>
   6c8a8:	ldr	r1, [r4, #528]	; 0x210
   6c8ac:	cmp	r1, #0
   6c8b0:	bne	6c8ec <fputs@plt+0x5b77c>
   6c8b4:	mov	r0, r7
   6c8b8:	add	sp, sp, #28
   6c8bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c8c0:	bl	1f720 <fputs@plt+0xe5b0>
   6c8c4:	b	6c770 <fputs@plt+0x5b600>
   6c8c8:	ldr	r3, [r4, #476]	; 0x1dc
   6c8cc:	mov	r0, r5
   6c8d0:	sub	r8, r8, #1
   6c8d4:	ldr	r1, [r3, r6]
   6c8d8:	bl	1e0ec <fputs@plt+0xcf7c>
   6c8dc:	b	6c884 <fputs@plt+0x5b714>
   6c8e0:	ldr	r3, [r1]
   6c8e4:	str	r3, [r4, #412]	; 0x19c
   6c8e8:	b	6c894 <fputs@plt+0x5b724>
   6c8ec:	ldr	r3, [r1, #68]	; 0x44
   6c8f0:	mov	r0, r5
   6c8f4:	str	r3, [r4, #528]	; 0x210
   6c8f8:	bl	1ed08 <fputs@plt+0xdb98>
   6c8fc:	b	6c8a8 <fputs@plt+0x5b738>
   6c900:	andeq	r0, r0, r8, asr #12
   6c904:	andeq	sl, r7, r8, ror #16
   6c908:	andeq	r7, r7, r0, asr fp
   6c90c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6c910:	sub	sp, sp, #28
   6c914:	mov	r8, r2
   6c918:	str	r3, [sp, #12]
   6c91c:	mov	r9, #0
   6c920:	mov	r3, #0
   6c924:	mov	r2, #544	; 0x220
   6c928:	mov	r5, r0
   6c92c:	mov	r7, r1
   6c930:	str	r9, [sp, #16]
   6c934:	bl	205a0 <fputs@plt+0xf430>
   6c938:	subs	r4, r0, #0
   6c93c:	movne	fp, #1
   6c940:	ldrne	r3, [sp, #64]	; 0x40
   6c944:	strne	r3, [r4, #480]	; 0x1e0
   6c948:	bne	6c9cc <fputs@plt+0x5b85c>
   6c94c:	mov	r6, #7
   6c950:	b	6c9a0 <fputs@plt+0x5b830>
   6c954:	ldr	r3, [r5, #16]
   6c958:	lsl	sl, r9, #4
   6c95c:	add	r3, r3, sl
   6c960:	ldr	r0, [r3, #4]
   6c964:	cmp	r0, #0
   6c968:	beq	6c9c8 <fputs@plt+0x5b858>
   6c96c:	ldm	r0, {r2, r3}
   6c970:	mov	r1, #1
   6c974:	str	r2, [r3, #4]
   6c978:	mov	r2, fp
   6c97c:	bl	167a0 <fputs@plt+0x5630>
   6c980:	subs	r6, r0, #0
   6c984:	beq	6c9c8 <fputs@plt+0x5b858>
   6c988:	ldr	r3, [r5, #16]
   6c98c:	ldr	r2, [pc, #892]	; 6cd10 <fputs@plt+0x5bba0>
   6c990:	mov	r1, r6
   6c994:	ldr	r3, [r3, sl]
   6c998:	mov	r0, r5
   6c99c:	bl	3159c <fputs@plt+0x2042c>
   6c9a0:	mov	r0, r4
   6c9a4:	bl	1f0ec <fputs@plt+0xdf7c>
   6c9a8:	mov	r1, r4
   6c9ac:	mov	r0, r5
   6c9b0:	bl	1e0ec <fputs@plt+0xcf7c>
   6c9b4:	mov	r1, r6
   6c9b8:	mov	r0, r5
   6c9bc:	bl	24a78 <fputs@plt+0x13908>
   6c9c0:	add	sp, sp, #28
   6c9c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6c9c8:	add	r9, r9, #1
   6c9cc:	ldr	r3, [r5, #20]
   6c9d0:	cmp	r9, r3
   6c9d4:	blt	6c954 <fputs@plt+0x5b7e4>
   6c9d8:	mov	r0, r5
   6c9dc:	bl	1e44c <fputs@plt+0xd2dc>
   6c9e0:	mov	r3, #0
   6c9e4:	cmp	r8, r3
   6c9e8:	str	r5, [r4]
   6c9ec:	str	r3, [r4, #428]	; 0x1ac
   6c9f0:	blt	6cbc4 <fputs@plt+0x5ba54>
   6c9f4:	beq	6ca08 <fputs@plt+0x5b898>
   6c9f8:	add	r3, r7, r8
   6c9fc:	ldrb	r3, [r3, #-1]
   6ca00:	cmp	r3, #0
   6ca04:	beq	6cbc4 <fputs@plt+0x5ba54>
   6ca08:	ldr	r3, [r5, #96]	; 0x60
   6ca0c:	cmp	r8, r3
   6ca10:	ble	6ca38 <fputs@plt+0x5b8c8>
   6ca14:	ldr	r2, [pc, #760]	; 6cd14 <fputs@plt+0x5bba4>
   6ca18:	mov	r1, #18
   6ca1c:	mov	r0, r5
   6ca20:	bl	3159c <fputs@plt+0x2042c>
   6ca24:	mov	r1, #18
   6ca28:	mov	r0, r5
   6ca2c:	bl	24a78 <fputs@plt+0x13908>
   6ca30:	mov	r6, r0
   6ca34:	b	6c9a0 <fputs@plt+0x5b830>
   6ca38:	mov	r2, r8
   6ca3c:	asr	r3, r8, #31
   6ca40:	mov	r1, r7
   6ca44:	mov	r0, r5
   6ca48:	bl	1f98c <fputs@plt+0xe81c>
   6ca4c:	subs	r6, r0, #0
   6ca50:	addeq	r8, r7, r8
   6ca54:	streq	r8, [r4, #484]	; 0x1e4
   6ca58:	beq	6ca88 <fputs@plt+0x5b918>
   6ca5c:	mov	r1, r6
   6ca60:	add	r2, sp, #16
   6ca64:	mov	r0, r4
   6ca68:	bl	6c600 <fputs@plt+0x5b490>
   6ca6c:	ldr	r3, [r4, #484]	; 0x1e4
   6ca70:	mov	r1, r6
   6ca74:	sub	r3, r3, r6
   6ca78:	add	r3, r7, r3
   6ca7c:	str	r3, [r4, #484]	; 0x1e4
   6ca80:	mov	r0, r5
   6ca84:	bl	1e0ec <fputs@plt+0xcf7c>
   6ca88:	ldr	r3, [r4, #12]
   6ca8c:	cmp	r3, #101	; 0x65
   6ca90:	moveq	r3, #0
   6ca94:	streq	r3, [r4, #12]
   6ca98:	ldrb	r3, [r4, #17]
   6ca9c:	cmp	r3, #0
   6caa0:	movne	r6, #0
   6caa4:	ldrne	r8, [r4]
   6caa8:	bne	6cc80 <fputs@plt+0x5bb10>
   6caac:	ldrb	r3, [r5, #69]	; 0x45
   6cab0:	cmp	r3, #0
   6cab4:	beq	6cc98 <fputs@plt+0x5bb28>
   6cab8:	ldr	r3, [sp, #72]	; 0x48
   6cabc:	mov	r6, #7
   6cac0:	cmp	r3, #0
   6cac4:	str	r6, [r4, #12]
   6cac8:	beq	6cb28 <fputs@plt+0x5b9b8>
   6cacc:	ldr	r2, [sp, #72]	; 0x48
   6cad0:	ldr	r3, [r4, #484]	; 0x1e4
   6cad4:	str	r3, [r2]
   6cad8:	ldr	r6, [r4, #12]
   6cadc:	cmp	r6, #0
   6cae0:	bne	6cb28 <fputs@plt+0x5b9b8>
   6cae4:	ldr	r0, [r4, #8]
   6cae8:	cmp	r0, #0
   6caec:	beq	6cb28 <fputs@plt+0x5b9b8>
   6caf0:	ldrb	r3, [r4, #453]	; 0x1c5
   6caf4:	cmp	r3, #0
   6caf8:	beq	6cb28 <fputs@plt+0x5b9b8>
   6cafc:	cmp	r3, #2
   6cb00:	bne	6cca8 <fputs@plt+0x5bb38>
   6cb04:	mov	r1, #4
   6cb08:	bl	24844 <fputs@plt+0x136d4>
   6cb0c:	mov	r9, #12
   6cb10:	mov	sl, #8
   6cb14:	ldr	fp, [pc, #508]	; 6cd18 <fputs@plt+0x5bba8>
   6cb18:	sub	r9, r9, sl
   6cb1c:	mov	r8, #0
   6cb20:	cmp	r8, r9
   6cb24:	bne	6ccbc <fputs@plt+0x5bb4c>
   6cb28:	ldrb	r3, [r5, #149]	; 0x95
   6cb2c:	cmp	r3, #0
   6cb30:	bne	6cb74 <fputs@plt+0x5ba04>
   6cb34:	ldr	r8, [r4, #8]
   6cb38:	ldr	r2, [r4, #484]	; 0x1e4
   6cb3c:	cmp	r8, #0
   6cb40:	sub	r2, r2, r7
   6cb44:	beq	6cb74 <fputs@plt+0x5ba04>
   6cb48:	asr	r3, r2, #31
   6cb4c:	mov	r1, r7
   6cb50:	ldr	r0, [r8]
   6cb54:	bl	1f98c <fputs@plt+0xe81c>
   6cb58:	ldrb	r3, [r8, #89]	; 0x59
   6cb5c:	ldr	r2, [sp, #12]
   6cb60:	and	r2, r2, #1
   6cb64:	bic	r3, r3, #128	; 0x80
   6cb68:	orr	r3, r3, r2, lsl #7
   6cb6c:	strb	r3, [r8, #89]	; 0x59
   6cb70:	str	r0, [r8, #168]	; 0xa8
   6cb74:	ldr	r0, [r4, #8]
   6cb78:	cmp	r0, #0
   6cb7c:	beq	6cce0 <fputs@plt+0x5bb70>
   6cb80:	cmp	r6, #0
   6cb84:	bne	6cb94 <fputs@plt+0x5ba24>
   6cb88:	ldrb	r3, [r5, #69]	; 0x45
   6cb8c:	cmp	r3, #0
   6cb90:	beq	6cce0 <fputs@plt+0x5bb70>
   6cb94:	bl	4853c <fputs@plt+0x373cc>
   6cb98:	ldr	r3, [sp, #16]
   6cb9c:	cmp	r3, #0
   6cba0:	beq	6ccec <fputs@plt+0x5bb7c>
   6cba4:	mov	r1, r6
   6cba8:	ldr	r2, [pc, #364]	; 6cd1c <fputs@plt+0x5bbac>
   6cbac:	mov	r0, r5
   6cbb0:	bl	3159c <fputs@plt+0x2042c>
   6cbb4:	ldr	r1, [sp, #16]
   6cbb8:	mov	r0, r5
   6cbbc:	bl	1e0ec <fputs@plt+0xcf7c>
   6cbc0:	b	6ccf8 <fputs@plt+0x5bb88>
   6cbc4:	add	r2, sp, #16
   6cbc8:	mov	r1, r7
   6cbcc:	mov	r0, r4
   6cbd0:	bl	6c600 <fputs@plt+0x5b490>
   6cbd4:	b	6ca88 <fputs@plt+0x5b918>
   6cbd8:	ldr	r3, [r8, #16]
   6cbdc:	lsl	fp, r6, #4
   6cbe0:	add	r3, r3, fp
   6cbe4:	ldr	r9, [r3, #4]
   6cbe8:	cmp	r9, #0
   6cbec:	beq	6cc7c <fputs@plt+0x5bb0c>
   6cbf0:	ldrb	r1, [r9, #8]
   6cbf4:	cmp	r1, #0
   6cbf8:	bne	6cc90 <fputs@plt+0x5bb20>
   6cbfc:	mov	r0, r9
   6cc00:	bl	40144 <fputs@plt+0x2efd4>
   6cc04:	ldr	r3, [pc, #276]	; 6cd20 <fputs@plt+0x5bbb0>
   6cc08:	cmp	r0, r3
   6cc0c:	cmpne	r0, #7
   6cc10:	mov	r1, r0
   6cc14:	bne	6cc20 <fputs@plt+0x5bab0>
   6cc18:	mov	r0, r8
   6cc1c:	bl	1ae98 <fputs@plt+0x9d28>
   6cc20:	cmp	r1, #0
   6cc24:	bne	6caac <fputs@plt+0x5b93c>
   6cc28:	mov	sl, #1
   6cc2c:	add	r2, sp, #20
   6cc30:	mov	r1, #1
   6cc34:	mov	r0, r9
   6cc38:	bl	1a588 <fputs@plt+0x9418>
   6cc3c:	ldr	r3, [r8, #16]
   6cc40:	add	fp, r3, fp
   6cc44:	ldr	r3, [fp, #12]
   6cc48:	ldr	r2, [r3]
   6cc4c:	ldr	r3, [sp, #20]
   6cc50:	cmp	r2, r3
   6cc54:	beq	6cc6c <fputs@plt+0x5bafc>
   6cc58:	mov	r1, r6
   6cc5c:	mov	r0, r8
   6cc60:	bl	1f87c <fputs@plt+0xe70c>
   6cc64:	mov	r3, #17
   6cc68:	str	r3, [r4, #12]
   6cc6c:	cmp	sl, #0
   6cc70:	beq	6cc7c <fputs@plt+0x5bb0c>
   6cc74:	mov	r0, r9
   6cc78:	bl	46044 <fputs@plt+0x34ed4>
   6cc7c:	add	r6, r6, #1
   6cc80:	ldr	r3, [r8, #20]
   6cc84:	cmp	r6, r3
   6cc88:	blt	6cbd8 <fputs@plt+0x5ba68>
   6cc8c:	b	6caac <fputs@plt+0x5b93c>
   6cc90:	mov	sl, #0
   6cc94:	b	6cc2c <fputs@plt+0x5babc>
   6cc98:	ldr	r3, [sp, #72]	; 0x48
   6cc9c:	cmp	r3, #0
   6cca0:	bne	6cacc <fputs@plt+0x5b95c>
   6cca4:	b	6cad8 <fputs@plt+0x5b968>
   6cca8:	mov	r1, #8
   6ccac:	bl	24844 <fputs@plt+0x136d4>
   6ccb0:	mov	sl, r6
   6ccb4:	mov	r9, #8
   6ccb8:	b	6cb14 <fputs@plt+0x5b9a4>
   6ccbc:	add	r3, r8, sl
   6ccc0:	mov	r2, #0
   6ccc4:	str	r2, [sp]
   6ccc8:	mov	r1, r8
   6cccc:	ldr	r3, [fp, r3, lsl #2]
   6ccd0:	ldr	r0, [r4, #8]
   6ccd4:	bl	28474 <fputs@plt+0x17304>
   6ccd8:	add	r8, r8, #1
   6ccdc:	b	6cb20 <fputs@plt+0x5b9b0>
   6cce0:	ldr	r3, [sp, #68]	; 0x44
   6cce4:	str	r0, [r3]
   6cce8:	b	6cb98 <fputs@plt+0x5ba28>
   6ccec:	mov	r1, r6
   6ccf0:	mov	r0, r5
   6ccf4:	bl	24a44 <fputs@plt+0x138d4>
   6ccf8:	ldr	r1, [r4, #532]	; 0x214
   6ccfc:	cmp	r1, #0
   6cd00:	ldrne	r3, [r1, #4]
   6cd04:	strne	r3, [r4, #532]	; 0x214
   6cd08:	bne	6cbb8 <fputs@plt+0x5ba48>
   6cd0c:	b	6c9a0 <fputs@plt+0x5b830>
   6cd10:	andeq	sl, r7, r1, lsl #17
   6cd14:	muleq	r7, pc, r8	; <UNPREDICTABLE>
   6cd18:	andeq	r7, r7, r0, ror #9
   6cd1c:	andeq	r7, r7, r0, asr fp
   6cd20:	andeq	r0, r0, sl, lsl #24
   6cd24:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6cd28:	mov	r8, r3
   6cd2c:	ldr	r4, [sp, #52]	; 0x34
   6cd30:	mov	r3, #0
   6cd34:	mov	r6, r1
   6cd38:	str	r3, [r4]
   6cd3c:	mov	r5, r0
   6cd40:	mov	r7, r2
   6cd44:	ldr	r9, [sp, #48]	; 0x30
   6cd48:	ldr	sl, [sp, #56]	; 0x38
   6cd4c:	bl	30fac <fputs@plt+0x1fe3c>
   6cd50:	cmp	r6, #0
   6cd54:	cmpne	r0, #0
   6cd58:	bne	6cd6c <fputs@plt+0x5bbfc>
   6cd5c:	ldr	r0, [pc, #108]	; 6cdd0 <fputs@plt+0x5bc60>
   6cd60:	add	sp, sp, #16
   6cd64:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6cd68:	b	2e454 <fputs@plt+0x1d2e4>
   6cd6c:	mov	r0, r5
   6cd70:	bl	1676c <fputs@plt+0x55fc>
   6cd74:	stmib	sp, {r4, sl}
   6cd78:	str	r9, [sp]
   6cd7c:	mov	r3, r8
   6cd80:	mov	r2, r7
   6cd84:	mov	r1, r6
   6cd88:	mov	r0, r5
   6cd8c:	bl	6c90c <fputs@plt+0x5b79c>
   6cd90:	cmp	r0, #17
   6cd94:	bne	6cdc8 <fputs@plt+0x5bc58>
   6cd98:	ldr	r0, [r4]
   6cd9c:	bl	48584 <fputs@plt+0x37414>
   6cda0:	str	sl, [sp, #56]	; 0x38
   6cda4:	str	r4, [sp, #52]	; 0x34
   6cda8:	str	r9, [sp, #48]	; 0x30
   6cdac:	mov	r3, r8
   6cdb0:	mov	r2, r7
   6cdb4:	mov	r1, r6
   6cdb8:	mov	r0, r5
   6cdbc:	add	sp, sp, #16
   6cdc0:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6cdc4:	b	6c90c <fputs@plt+0x5b79c>
   6cdc8:	add	sp, sp, #16
   6cdcc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6cdd0:	andeq	sl, r1, r9, ror #29
   6cdd4:	push	{r0, r1, r2, r3, r4, lr}
   6cdd8:	ldr	ip, [sp, #24]
   6cddc:	stmib	sp, {r3, ip}
   6cde0:	mov	r3, #0
   6cde4:	str	r3, [sp]
   6cde8:	bl	6cd24 <fputs@plt+0x5bbb4>
   6cdec:	add	sp, sp, #20
   6cdf0:	pop	{pc}		; (ldr pc, [sp], #4)
   6cdf4:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6cdf8:	mov	r6, r2
   6cdfc:	ldr	r5, [r0]
   6ce00:	ldr	r8, [r0, #8]
   6ce04:	ldr	sl, [r5, #16]
   6ce08:	add	r3, sl, r8, lsl #4
   6ce0c:	ldr	r2, [r3, #12]
   6ce10:	ldrh	r3, [r2, #78]	; 0x4e
   6ce14:	bic	r3, r3, #4
   6ce18:	strh	r3, [r2, #78]	; 0x4e
   6ce1c:	ldrb	r3, [r5, #69]	; 0x45
   6ce20:	cmp	r3, #0
   6ce24:	beq	6ce44 <fputs@plt+0x5bcd4>
   6ce28:	mov	r2, #0
   6ce2c:	ldr	r1, [r6]
   6ce30:	bl	38c7c <fputs@plt+0x27b0c>
   6ce34:	mov	r4, #1
   6ce38:	mov	r0, r4
   6ce3c:	add	sp, sp, #16
   6ce40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6ce44:	cmp	r6, #0
   6ce48:	bne	6ce54 <fputs@plt+0x5bce4>
   6ce4c:	mov	r4, #0
   6ce50:	b	6ce38 <fputs@plt+0x5bcc8>
   6ce54:	ldr	r4, [r6, #4]
   6ce58:	cmp	r4, #0
   6ce5c:	moveq	r2, r4
   6ce60:	ldreq	r1, [r6]
   6ce64:	beq	6cf88 <fputs@plt+0x5be18>
   6ce68:	ldr	r9, [r6, #8]
   6ce6c:	mov	r7, r0
   6ce70:	mov	r2, #7
   6ce74:	ldr	r1, [pc, #276]	; 6cf90 <fputs@plt+0x5be20>
   6ce78:	mov	r0, r9
   6ce7c:	bl	25a20 <fputs@plt+0x148b0>
   6ce80:	subs	r4, r0, #0
   6ce84:	bne	6cf24 <fputs@plt+0x5bdb4>
   6ce88:	strb	r8, [r5, #148]	; 0x94
   6ce8c:	ldr	r0, [r6, #4]
   6ce90:	bl	15898 <fputs@plt+0x4728>
   6ce94:	strb	r4, [r5, #150]	; 0x96
   6ce98:	add	r3, sp, #12
   6ce9c:	mvn	r2, #0
   6cea0:	str	r0, [r5, #144]	; 0x90
   6cea4:	str	r4, [sp]
   6cea8:	mov	r0, r5
   6ceac:	ldr	r1, [r6, #8]
   6ceb0:	bl	6cdd4 <fputs@plt+0x5bc64>
   6ceb4:	ldr	r3, [r5, #52]	; 0x34
   6ceb8:	strb	r4, [r5, #148]	; 0x94
   6cebc:	cmp	r3, #0
   6cec0:	beq	6cee4 <fputs@plt+0x5bd74>
   6cec4:	ldrb	r2, [r5, #150]	; 0x96
   6cec8:	cmp	r2, #0
   6cecc:	bne	6cee4 <fputs@plt+0x5bd74>
   6ced0:	cmp	r3, #7
   6ced4:	str	r3, [r7, #12]
   6ced8:	bne	6cef0 <fputs@plt+0x5bd80>
   6cedc:	mov	r0, r5
   6cee0:	bl	1ae98 <fputs@plt+0x9d28>
   6cee4:	ldr	r0, [sp, #12]
   6cee8:	bl	48584 <fputs@plt+0x37414>
   6ceec:	b	6ce38 <fputs@plt+0x5bcc8>
   6cef0:	cmp	r3, #9
   6cef4:	beq	6cee4 <fputs@plt+0x5bd74>
   6cef8:	uxtb	r3, r3
   6cefc:	cmp	r3, #6
   6cf00:	beq	6cee4 <fputs@plt+0x5bd74>
   6cf04:	mov	r0, r5
   6cf08:	ldr	r6, [r6]
   6cf0c:	bl	49554 <fputs@plt+0x383e4>
   6cf10:	mov	r1, r6
   6cf14:	mov	r2, r0
   6cf18:	mov	r0, r7
   6cf1c:	bl	38c7c <fputs@plt+0x27b0c>
   6cf20:	b	6cee4 <fputs@plt+0x5bd74>
   6cf24:	ldr	r1, [r6]
   6cf28:	cmp	r1, #0
   6cf2c:	beq	6cf44 <fputs@plt+0x5bdd4>
   6cf30:	cmp	r9, #0
   6cf34:	beq	6cf54 <fputs@plt+0x5bde4>
   6cf38:	ldrb	r3, [r9]
   6cf3c:	cmp	r3, #0
   6cf40:	beq	6cf54 <fputs@plt+0x5bde4>
   6cf44:	mov	r2, #0
   6cf48:	mov	r0, r7
   6cf4c:	bl	38c7c <fputs@plt+0x27b0c>
   6cf50:	b	6ce4c <fputs@plt+0x5bcdc>
   6cf54:	ldr	r2, [sl, r8, lsl #4]
   6cf58:	mov	r0, r5
   6cf5c:	bl	17578 <fputs@plt+0x6408>
   6cf60:	subs	r1, r0, #0
   6cf64:	beq	6ce4c <fputs@plt+0x5bcdc>
   6cf68:	add	r1, r1, #44	; 0x2c
   6cf6c:	ldr	r0, [r6, #4]
   6cf70:	bl	15744 <fputs@plt+0x45d4>
   6cf74:	subs	r4, r0, #0
   6cf78:	bne	6ce4c <fputs@plt+0x5bcdc>
   6cf7c:	ldr	r2, [pc, #16]	; 6cf94 <fputs@plt+0x5be24>
   6cf80:	ldr	r1, [r6]
   6cf84:	mov	r0, r7
   6cf88:	bl	38c7c <fputs@plt+0x27b0c>
   6cf8c:	b	6ce38 <fputs@plt+0x5bcc8>
   6cf90:			; <UNDEFINED> instruction: 0x0007a8b2
   6cf94:			; <UNDEFINED> instruction: 0x0007a8ba
   6cf98:	push	{r0, r1, r2, r3, r4, lr}
   6cf9c:	ldr	ip, [sp, #24]
   6cfa0:	stmib	sp, {r3, ip}
   6cfa4:	mov	r3, #0
   6cfa8:	str	r3, [sp]
   6cfac:	mov	r3, #1
   6cfb0:	bl	6cd24 <fputs@plt+0x5bbb4>
   6cfb4:	add	sp, sp, #20
   6cfb8:	pop	{pc}		; (ldr pc, [sp], #4)
   6cfbc:	push	{r4, r5, r6, r7, r8, r9, lr}
   6cfc0:	sub	sp, sp, #28
   6cfc4:	mov	r9, r3
   6cfc8:	ldr	r8, [sp, #56]	; 0x38
   6cfcc:	mov	r3, #0
   6cfd0:	mov	r5, r2
   6cfd4:	str	r3, [r8]
   6cfd8:	mov	r4, r1
   6cfdc:	mov	r6, r0
   6cfe0:	ldr	r7, [sp, #60]	; 0x3c
   6cfe4:	str	r3, [sp, #20]
   6cfe8:	bl	30fac <fputs@plt+0x1fe3c>
   6cfec:	cmp	r0, #0
   6cff0:	cmpne	r4, #0
   6cff4:	moveq	r2, #1
   6cff8:	movne	r2, #0
   6cffc:	bne	6d010 <fputs@plt+0x5bea0>
   6d000:	ldr	r0, [pc, #248]	; 6d100 <fputs@plt+0x5bf90>
   6d004:	bl	2e454 <fputs@plt+0x1d2e4>
   6d008:	add	sp, sp, #28
   6d00c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6d010:	cmp	r5, #0
   6d014:	movlt	r2, r5
   6d018:	blt	6d040 <fputs@plt+0x5bed0>
   6d01c:	cmp	r2, r5
   6d020:	bge	6d040 <fputs@plt+0x5bed0>
   6d024:	ldrb	r3, [r4, r2]
   6d028:	cmp	r3, #0
   6d02c:	bne	6d0d4 <fputs@plt+0x5bf64>
   6d030:	add	r3, r4, r2
   6d034:	ldrb	r3, [r3, #1]
   6d038:	cmp	r3, #0
   6d03c:	bne	6d0d4 <fputs@plt+0x5bf64>
   6d040:	mov	r1, r4
   6d044:	mov	r0, r6
   6d048:	bl	28b18 <fputs@plt+0x179a8>
   6d04c:	subs	r5, r0, #0
   6d050:	moveq	r8, r5
   6d054:	beq	6d084 <fputs@plt+0x5bf14>
   6d058:	add	r3, sp, #20
   6d05c:	str	r3, [sp, #8]
   6d060:	mov	r3, #0
   6d064:	str	r8, [sp, #4]
   6d068:	str	r3, [sp]
   6d06c:	mvn	r2, #0
   6d070:	mov	r3, r9
   6d074:	mov	r1, r5
   6d078:	mov	r0, r6
   6d07c:	bl	6cd24 <fputs@plt+0x5bbb4>
   6d080:	mov	r8, r0
   6d084:	ldr	r1, [sp, #20]
   6d088:	cmp	r7, #0
   6d08c:	cmpne	r1, #0
   6d090:	beq	6d0b8 <fputs@plt+0x5bf48>
   6d094:	sub	r1, r1, r5
   6d098:	mov	r0, r5
   6d09c:	bl	14b08 <fputs@plt+0x3998>
   6d0a0:	ldr	ip, [pc, #92]	; 6d104 <fputs@plt+0x5bf94>
   6d0a4:	mov	r1, r4
   6d0a8:	mov	r2, #0
   6d0ac:	cmp	r0, r2
   6d0b0:	bgt	6d0dc <fputs@plt+0x5bf6c>
   6d0b4:	str	r1, [r7]
   6d0b8:	mov	r1, r5
   6d0bc:	mov	r0, r6
   6d0c0:	bl	1e0ec <fputs@plt+0xcf7c>
   6d0c4:	mov	r1, r8
   6d0c8:	mov	r0, r6
   6d0cc:	bl	24a78 <fputs@plt+0x13908>
   6d0d0:	b	6d008 <fputs@plt+0x5be98>
   6d0d4:	add	r2, r2, #2
   6d0d8:	b	6d01c <fputs@plt+0x5beac>
   6d0dc:	ldrb	lr, [r1, #1]
   6d0e0:	ldrb	r3, [r1]
   6d0e4:	add	r2, r2, #1
   6d0e8:	add	r3, r3, lr, lsl #8
   6d0ec:	sub	r3, r3, #55296	; 0xd800
   6d0f0:	cmp	r3, ip
   6d0f4:	addhi	r1, r1, #2
   6d0f8:	addls	r1, r1, #4
   6d0fc:	b	6d0ac <fputs@plt+0x5bf3c>
   6d100:	andeq	sl, r1, r8, asr pc
   6d104:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   6d108:	push	{r0, r1, r2, lr}
   6d10c:	ldr	ip, [sp, #16]
   6d110:	stm	sp, {r3, ip}
   6d114:	mov	r3, #0
   6d118:	bl	6cfbc <fputs@plt+0x5be4c>
   6d11c:	add	sp, sp, #12
   6d120:	pop	{pc}		; (ldr pc, [sp], #4)
   6d124:	push	{r0, r1, r2, lr}
   6d128:	ldr	ip, [sp, #16]
   6d12c:	stm	sp, {r3, ip}
   6d130:	mov	r3, #1
   6d134:	bl	6cfbc <fputs@plt+0x5be4c>
   6d138:	add	sp, sp, #12
   6d13c:	pop	{pc}		; (ldr pc, [sp], #4)
   6d140:	push	{r1, r2, r3}
   6d144:	mov	r3, #0
   6d148:	push	{r4, r5, r6, r7, r8, lr}
   6d14c:	sub	sp, sp, #116	; 0x74
   6d150:	ldr	r8, [r0, #68]	; 0x44
   6d154:	str	r3, [sp, #8]
   6d158:	cmp	r8, r3
   6d15c:	bne	6d1f8 <fputs@plt+0x5c088>
   6d160:	ldr	r6, [r0]
   6d164:	add	r2, sp, #144	; 0x90
   6d168:	mov	r4, r0
   6d16c:	ldr	r1, [sp, #140]	; 0x8c
   6d170:	mov	r0, r6
   6d174:	str	r2, [sp, #4]
   6d178:	bl	31528 <fputs@plt+0x203b8>
   6d17c:	subs	r7, r0, #0
   6d180:	beq	6d1f8 <fputs@plt+0x5c088>
   6d184:	ldrb	r3, [r4, #18]
   6d188:	add	r5, r4, #444	; 0x1bc
   6d18c:	mov	r2, #100	; 0x64
   6d190:	add	r3, r3, #1
   6d194:	strb	r3, [r4, #18]
   6d198:	mov	r1, r5
   6d19c:	add	r0, sp, #12
   6d1a0:	bl	10fe4 <memcpy@plt>
   6d1a4:	mov	r2, #100	; 0x64
   6d1a8:	mov	r1, r8
   6d1ac:	mov	r0, r5
   6d1b0:	bl	10f48 <memset@plt>
   6d1b4:	add	r2, sp, #8
   6d1b8:	mov	r1, r7
   6d1bc:	mov	r0, r4
   6d1c0:	bl	6c600 <fputs@plt+0x5b490>
   6d1c4:	ldr	r1, [sp, #8]
   6d1c8:	mov	r0, r6
   6d1cc:	bl	1e0ec <fputs@plt+0xcf7c>
   6d1d0:	mov	r1, r7
   6d1d4:	mov	r0, r6
   6d1d8:	bl	1e0ec <fputs@plt+0xcf7c>
   6d1dc:	mov	r2, #100	; 0x64
   6d1e0:	add	r1, sp, #12
   6d1e4:	mov	r0, r5
   6d1e8:	bl	10fe4 <memcpy@plt>
   6d1ec:	ldrb	r3, [r4, #18]
   6d1f0:	sub	r3, r3, #1
   6d1f4:	strb	r3, [r4, #18]
   6d1f8:	add	sp, sp, #116	; 0x74
   6d1fc:	pop	{r4, r5, r6, r7, r8, lr}
   6d200:	add	sp, sp, #12
   6d204:	bx	lr
   6d208:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6d20c:	mov	r8, r3
   6d210:	ldr	r3, [r0]
   6d214:	ldr	r9, [pc, #112]	; 6d28c <fputs@plt+0x5c11c>
   6d218:	ldr	sl, [pc, #112]	; 6d290 <fputs@plt+0x5c120>
   6d21c:	ldr	r3, [r3, #16]
   6d220:	sub	sp, sp, #32
   6d224:	mov	r5, r0
   6d228:	ldr	r6, [r3, r1, lsl #4]
   6d22c:	mov	r7, r2
   6d230:	mov	r4, #1
   6d234:	mov	r3, r4
   6d238:	mov	r2, r9
   6d23c:	add	r1, sp, #8
   6d240:	mov	r0, #24
   6d244:	bl	2bc00 <fputs@plt+0x1aa90>
   6d248:	mov	r2, r6
   6d24c:	add	r1, sp, #8
   6d250:	ldr	r0, [r5]
   6d254:	bl	174fc <fputs@plt+0x638c>
   6d258:	cmp	r0, #0
   6d25c:	beq	6d278 <fputs@plt+0x5c108>
   6d260:	stm	sp, {r7, r8}
   6d264:	add	r3, sp, #8
   6d268:	mov	r2, r6
   6d26c:	mov	r1, sl
   6d270:	mov	r0, r5
   6d274:	bl	6d140 <fputs@plt+0x5bfd0>
   6d278:	add	r4, r4, #1
   6d27c:	cmp	r4, #5
   6d280:	bne	6d234 <fputs@plt+0x5c0c4>
   6d284:	add	sp, sp, #32
   6d288:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6d28c:	andeq	sl, r7, fp, asr #17
   6d290:	ldrdeq	sl, [r7], -r9
   6d294:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
   6d298:	mov	r4, r1
   6d29c:	ldr	r9, [r0]
   6d2a0:	ldr	r1, [r1, #20]
   6d2a4:	mov	r5, r0
   6d2a8:	mov	r0, r9
   6d2ac:	bl	18040 <fputs@plt+0x6ed0>
   6d2b0:	ldr	r1, [r4, #4]
   6d2b4:	ldr	r7, [pc, #200]	; 6d384 <fputs@plt+0x5c214>
   6d2b8:	mov	r6, r0
   6d2bc:	ldr	r0, [r4, #24]
   6d2c0:	add	r0, r0, #8
   6d2c4:	bl	15ac0 <fputs@plt+0x4950>
   6d2c8:	ldr	r3, [r9, #16]
   6d2cc:	cmp	r6, #1
   6d2d0:	moveq	r1, #14
   6d2d4:	ldr	r8, [r3, r6, lsl #4]
   6d2d8:	ldr	r3, [pc, #168]	; 6d388 <fputs@plt+0x5c218>
   6d2dc:	str	r8, [sp]
   6d2e0:	movne	r7, r3
   6d2e4:	movne	r1, #16
   6d2e8:	ldr	r2, [r4]
   6d2ec:	ldr	r3, [r0]
   6d2f0:	mov	r0, r5
   6d2f4:	bl	31a88 <fputs@plt+0x20918>
   6d2f8:	subs	r3, r0, #0
   6d2fc:	bne	6d37c <fputs@plt+0x5c20c>
   6d300:	str	r8, [sp]
   6d304:	mov	r2, r7
   6d308:	mov	r1, #9
   6d30c:	mov	r0, r5
   6d310:	bl	31a88 <fputs@plt+0x20918>
   6d314:	subs	r8, r0, #0
   6d318:	bne	6d37c <fputs@plt+0x5c20c>
   6d31c:	mov	r0, r5
   6d320:	bl	28f9c <fputs@plt+0x17e2c>
   6d324:	subs	sl, r0, #0
   6d328:	beq	6d37c <fputs@plt+0x5c20c>
   6d32c:	ldr	r2, [r9, #16]
   6d330:	ldr	r3, [r4]
   6d334:	ldr	r1, [pc, #80]	; 6d38c <fputs@plt+0x5c21c>
   6d338:	str	r3, [sp]
   6d33c:	mov	r0, r5
   6d340:	mov	r3, r7
   6d344:	ldr	r2, [r2, r6, lsl #4]
   6d348:	bl	6d140 <fputs@plt+0x5bfd0>
   6d34c:	mov	r1, r6
   6d350:	mov	r0, r5
   6d354:	bl	2958c <fputs@plt+0x1841c>
   6d358:	ldr	r3, [r4]
   6d35c:	str	r8, [sp, #8]
   6d360:	str	r3, [sp, #4]
   6d364:	str	r8, [sp]
   6d368:	mov	r3, r8
   6d36c:	mov	r2, r6
   6d370:	mov	r1, #127	; 0x7f
   6d374:	mov	r0, sl
   6d378:	bl	2902c <fputs@plt+0x17ebc>
   6d37c:	add	sp, sp, #16
   6d380:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6d384:	andeq	r9, r7, r2, asr #2
   6d388:	andeq	r9, r7, r5, asr r1
   6d38c:	strdeq	sl, [r7], -r7
   6d390:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   6d394:	mov	r4, r0
   6d398:	mov	r6, r2
   6d39c:	mov	r7, r1
   6d3a0:	bl	28f9c <fputs@plt+0x17e2c>
   6d3a4:	mov	r8, r0
   6d3a8:	mov	r0, r4
   6d3ac:	bl	17498 <fputs@plt+0x6328>
   6d3b0:	mov	r2, r7
   6d3b4:	mov	r1, #118	; 0x76
   6d3b8:	str	r6, [sp]
   6d3bc:	mov	r5, r0
   6d3c0:	mov	r3, r0
   6d3c4:	mov	r0, r8
   6d3c8:	bl	28f0c <fputs@plt+0x17d9c>
   6d3cc:	mov	r0, r4
   6d3d0:	bl	17afc <fputs@plt+0x698c>
   6d3d4:	ldr	r3, [r4]
   6d3d8:	ldr	r1, [pc, #60]	; 6d41c <fputs@plt+0x5c2ac>
   6d3dc:	cmp	r6, #1
   6d3e0:	ldr	r3, [r3, #16]
   6d3e4:	mov	r0, r4
   6d3e8:	ldr	r2, [r3, r6, lsl #4]
   6d3ec:	ldr	r3, [pc, #44]	; 6d420 <fputs@plt+0x5c2b0>
   6d3f0:	str	r5, [sp, #8]
   6d3f4:	moveq	r3, r1
   6d3f8:	str	r5, [sp, #4]
   6d3fc:	str	r7, [sp]
   6d400:	ldr	r1, [pc, #28]	; 6d424 <fputs@plt+0x5c2b4>
   6d404:	bl	6d140 <fputs@plt+0x5bfd0>
   6d408:	mov	r1, r5
   6d40c:	mov	r0, r4
   6d410:	add	sp, sp, #16
   6d414:	pop	{r4, r5, r6, r7, r8, lr}
   6d418:	b	1c98c <fputs@plt+0xb81c>
   6d41c:	andeq	r9, r7, r2, asr #2
   6d420:	andeq	r9, r7, r5, asr r1
   6d424:	andeq	sl, r7, sl, lsr #18
   6d428:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d42c:	mov	r6, r3
   6d430:	ldr	r8, [r0]
   6d434:	sub	sp, sp, #36	; 0x24
   6d438:	ldrb	r3, [r8, #69]	; 0x45
   6d43c:	str	r1, [sp, #16]
   6d440:	cmp	r3, #0
   6d444:	bne	6d4b0 <fputs@plt+0x5c340>
   6d448:	mov	r4, r0
   6d44c:	mov	r7, r2
   6d450:	bl	5ee48 <fputs@plt+0x4dcd8>
   6d454:	cmp	r0, #0
   6d458:	bne	6d4b0 <fputs@plt+0x5c340>
   6d45c:	cmp	r6, #0
   6d460:	mov	r1, r7
   6d464:	ldrbne	r3, [r8, #73]	; 0x49
   6d468:	mov	r0, r4
   6d46c:	addne	r3, r3, #1
   6d470:	strbne	r3, [r8, #73]	; 0x49
   6d474:	ldr	r3, [sp, #16]
   6d478:	add	r2, r3, #8
   6d47c:	bl	5f550 <fputs@plt+0x4e3e0>
   6d480:	cmp	r6, #0
   6d484:	mov	r5, r0
   6d488:	beq	6d79c <fputs@plt+0x5c62c>
   6d48c:	ldrb	r3, [r8, #73]	; 0x49
   6d490:	cmp	r0, #0
   6d494:	sub	r3, r3, #1
   6d498:	strb	r3, [r8, #73]	; 0x49
   6d49c:	bne	6d7a4 <fputs@plt+0x5c634>
   6d4a0:	ldr	r3, [sp, #16]
   6d4a4:	mov	r0, r4
   6d4a8:	ldr	r1, [r3, #12]
   6d4ac:	bl	4b794 <fputs@plt+0x3a624>
   6d4b0:	ldr	r1, [sp, #16]
   6d4b4:	mov	r0, r8
   6d4b8:	add	sp, sp, #36	; 0x24
   6d4bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d4c0:	b	1ee7c <fputs@plt+0xdd0c>
   6d4c4:	mov	r1, r5
   6d4c8:	mov	r0, r4
   6d4cc:	bl	48adc <fputs@plt+0x3796c>
   6d4d0:	cmp	r0, #0
   6d4d4:	beq	6d7c0 <fputs@plt+0x5c650>
   6d4d8:	b	6d4b0 <fputs@plt+0x5c340>
   6d4dc:	ldrb	r3, [r5, #42]	; 0x2a
   6d4e0:	tst	r3, #16
   6d4e4:	beq	6d504 <fputs@plt+0x5c394>
   6d4e8:	ldr	r1, [r5, #56]	; 0x38
   6d4ec:	mov	r0, r8
   6d4f0:	bl	1cba8 <fputs@plt+0xba38>
   6d4f4:	mov	r1, #30
   6d4f8:	ldr	r3, [r0, #4]
   6d4fc:	ldr	r3, [r3, #4]
   6d500:	b	6d814 <fputs@plt+0x5c6a4>
   6d504:	cmp	r6, #1
   6d508:	mov	r3, r7
   6d50c:	moveq	r1, #13
   6d510:	movne	r1, #11
   6d514:	b	6d814 <fputs@plt+0x5c6a4>
   6d518:	cmp	r3, #0
   6d51c:	beq	6d8a0 <fputs@plt+0x5c730>
   6d520:	ldr	r1, [pc, #1152]	; 6d9a8 <fputs@plt+0x5c838>
   6d524:	mov	r2, r9
   6d528:	mov	r0, r4
   6d52c:	bl	319cc <fputs@plt+0x2085c>
   6d530:	b	6d4b0 <fputs@plt+0x5c340>
   6d534:	ldrb	r2, [r3, #24]
   6d538:	cmp	r2, #0
   6d53c:	bne	6d778 <fputs@plt+0x5c608>
   6d540:	ldr	r2, [sl, #24]
   6d544:	tst	r2, #16777216	; 0x1000000
   6d548:	bne	6d778 <fputs@plt+0x5c608>
   6d54c:	ldr	r3, [r3, #4]
   6d550:	cmp	r3, #0
   6d554:	bne	6d534 <fputs@plt+0x5c3c4>
   6d558:	ldr	r9, [r4]
   6d55c:	mov	r0, r4
   6d560:	ldr	fp, [r9, #16]
   6d564:	bl	28f9c <fputs@plt+0x17e2c>
   6d568:	mov	r2, r6
   6d56c:	mov	r1, #1
   6d570:	mov	sl, r0
   6d574:	mov	r0, r4
   6d578:	bl	4b754 <fputs@plt+0x3a5e4>
   6d57c:	ldrb	r3, [r5, #42]	; 0x2a
   6d580:	tst	r3, #16
   6d584:	beq	6d594 <fputs@plt+0x5c424>
   6d588:	mov	r1, #149	; 0x95
   6d58c:	mov	r0, sl
   6d590:	bl	28f80 <fputs@plt+0x17e10>
   6d594:	mov	r1, r5
   6d598:	mov	r0, r4
   6d59c:	bl	18188 <fputs@plt+0x7018>
   6d5a0:	mov	r3, r0
   6d5a4:	cmp	r3, #0
   6d5a8:	bne	6d658 <fputs@plt+0x5c4e8>
   6d5ac:	ldrb	r3, [r5, #42]	; 0x2a
   6d5b0:	tst	r3, #8
   6d5b4:	beq	6d5cc <fputs@plt+0x5c45c>
   6d5b8:	ldr	r3, [r5]
   6d5bc:	ldr	r2, [fp, r6, lsl #4]
   6d5c0:	ldr	r1, [pc, #996]	; 6d9ac <fputs@plt+0x5c83c>
   6d5c4:	mov	r0, r4
   6d5c8:	bl	6d140 <fputs@plt+0x5bfd0>
   6d5cc:	ldr	r3, [r5]
   6d5d0:	ldr	r1, [pc, #984]	; 6d9b0 <fputs@plt+0x5c840>
   6d5d4:	str	r3, [sp]
   6d5d8:	ldr	r2, [fp, r6, lsl #4]
   6d5dc:	ldr	r3, [sp, #20]
   6d5e0:	mov	r0, r4
   6d5e4:	bl	6d140 <fputs@plt+0x5bfd0>
   6d5e8:	cmp	r7, #0
   6d5ec:	bne	6d6a0 <fputs@plt+0x5c530>
   6d5f0:	ldrb	r3, [r5, #42]	; 0x2a
   6d5f4:	tst	r3, #16
   6d5f8:	bne	6d6a0 <fputs@plt+0x5c530>
   6d5fc:	ldr	fp, [r5, #28]
   6d600:	clz	r1, r7
   6d604:	lsr	r1, r1, #5
   6d608:	mov	r3, r7
   6d60c:	cmp	fp, r7
   6d610:	movge	r7, r1
   6d614:	orrlt	r7, r1, #1
   6d618:	cmp	r7, #0
   6d61c:	ldr	r2, [r5, #8]
   6d620:	movne	r7, fp
   6d624:	moveq	r7, #0
   6d628:	cmp	r2, #0
   6d62c:	bne	6d674 <fputs@plt+0x5c504>
   6d630:	cmp	r7, #0
   6d634:	beq	6d6a0 <fputs@plt+0x5c530>
   6d638:	ldr	r1, [r5, #64]	; 0x40
   6d63c:	ldr	r0, [r4]
   6d640:	bl	18040 <fputs@plt+0x6ed0>
   6d644:	mov	r1, r7
   6d648:	mov	r2, r0
   6d64c:	mov	r0, r4
   6d650:	bl	6d390 <fputs@plt+0x5c220>
   6d654:	b	6d600 <fputs@plt+0x5c490>
   6d658:	mov	r1, r3
   6d65c:	mov	r0, r4
   6d660:	str	r3, [sp, #28]
   6d664:	bl	6d294 <fputs@plt+0x5c124>
   6d668:	ldr	r3, [sp, #28]
   6d66c:	ldr	r3, [r3, #32]
   6d670:	b	6d5a4 <fputs@plt+0x5c434>
   6d674:	ldr	r0, [r2, #44]	; 0x2c
   6d678:	ldr	r2, [r2, #20]
   6d67c:	cmp	r3, r0
   6d680:	movle	ip, r1
   6d684:	orrgt	ip, r1, #1
   6d688:	cmp	r0, r7
   6d68c:	movle	ip, #0
   6d690:	andgt	ip, ip, #1
   6d694:	cmp	ip, #0
   6d698:	movne	r7, r0
   6d69c:	b	6d628 <fputs@plt+0x5c4b8>
   6d6a0:	ldrb	r3, [r5, #42]	; 0x2a
   6d6a4:	tst	r3, #16
   6d6a8:	beq	6d6d0 <fputs@plt+0x5c560>
   6d6ac:	mov	r3, #0
   6d6b0:	str	r3, [sp, #8]
   6d6b4:	ldr	r2, [r5]
   6d6b8:	mov	r1, #151	; 0x97
   6d6bc:	str	r2, [sp, #4]
   6d6c0:	str	r3, [sp]
   6d6c4:	mov	r2, r6
   6d6c8:	mov	r0, sl
   6d6cc:	bl	2902c <fputs@plt+0x17ebc>
   6d6d0:	mov	r7, #0
   6d6d4:	str	r7, [sp, #8]
   6d6d8:	ldr	r3, [r5]
   6d6dc:	mov	r2, r6
   6d6e0:	str	r3, [sp, #4]
   6d6e4:	mov	r1, #125	; 0x7d
   6d6e8:	mov	r3, r7
   6d6ec:	str	r7, [sp]
   6d6f0:	mov	r0, sl
   6d6f4:	bl	2902c <fputs@plt+0x17ebc>
   6d6f8:	mov	r0, r4
   6d6fc:	mov	r1, r6
   6d700:	bl	2958c <fputs@plt+0x1841c>
   6d704:	ldr	r2, [sp, #24]
   6d708:	ldr	r3, [r9, #16]
   6d70c:	add	r3, r3, r2
   6d710:	ldr	r3, [r3, #12]
   6d714:	ldrh	r2, [r3, #78]	; 0x4e
   6d718:	tst	r2, #2
   6d71c:	ldrne	r4, [r3, #16]
   6d720:	beq	6d4b0 <fputs@plt+0x5c340>
   6d724:	cmp	r4, #0
   6d728:	bne	6d74c <fputs@plt+0x5c5dc>
   6d72c:	ldr	r3, [r9, #16]
   6d730:	ldr	r2, [sp, #24]
   6d734:	add	r3, r3, r2
   6d738:	ldr	r2, [r3, #12]
   6d73c:	ldrh	r3, [r2, #78]	; 0x4e
   6d740:	bic	r3, r3, #2
   6d744:	strh	r3, [r2, #78]	; 0x4e
   6d748:	b	6d4b0 <fputs@plt+0x5c340>
   6d74c:	ldr	r5, [r4, #8]
   6d750:	ldr	r3, [r5, #12]
   6d754:	cmp	r3, #0
   6d758:	beq	6d770 <fputs@plt+0x5c600>
   6d75c:	mov	r1, r5
   6d760:	mov	r0, r9
   6d764:	bl	1f188 <fputs@plt+0xe018>
   6d768:	str	r7, [r5, #4]
   6d76c:	strh	r7, [r5, #34]	; 0x22
   6d770:	ldr	r4, [r4]
   6d774:	b	6d724 <fputs@plt+0x5c5b4>
   6d778:	ldr	r0, [r9, #24]
   6d77c:	bl	28e04 <fputs@plt+0x17c94>
   6d780:	mov	r2, #1
   6d784:	mov	r1, #136	; 0x88
   6d788:	mov	fp, r0
   6d78c:	mov	r3, r0
   6d790:	mov	r0, r9
   6d794:	bl	29404 <fputs@plt+0x18294>
   6d798:	b	6d91c <fputs@plt+0x5c7ac>
   6d79c:	cmp	r0, #0
   6d7a0:	beq	6d4b0 <fputs@plt+0x5c340>
   6d7a4:	ldr	r1, [r5, #64]	; 0x40
   6d7a8:	mov	r0, r8
   6d7ac:	bl	18040 <fputs@plt+0x6ed0>
   6d7b0:	ldrb	r3, [r5, #42]	; 0x2a
   6d7b4:	tst	r3, #16
   6d7b8:	mov	r6, r0
   6d7bc:	bne	6d4c4 <fputs@plt+0x5c354>
   6d7c0:	ldr	r3, [pc, #492]	; 6d9b4 <fputs@plt+0x5c844>
   6d7c4:	cmp	r6, #1
   6d7c8:	ldr	r2, [pc, #488]	; 6d9b8 <fputs@plt+0x5c848>
   6d7cc:	movne	r2, r3
   6d7d0:	lsl	r3, r6, #4
   6d7d4:	str	r3, [sp, #24]
   6d7d8:	ldr	r3, [r8, #16]
   6d7dc:	mov	r1, #9
   6d7e0:	mov	r0, r4
   6d7e4:	ldr	r9, [r3, r6, lsl #4]
   6d7e8:	mov	r3, #0
   6d7ec:	str	r9, [sp]
   6d7f0:	str	r2, [sp, #20]
   6d7f4:	bl	31a88 <fputs@plt+0x20918>
   6d7f8:	subs	r3, r0, #0
   6d7fc:	bne	6d4b0 <fputs@plt+0x5c340>
   6d800:	cmp	r7, #0
   6d804:	beq	6d4dc <fputs@plt+0x5c36c>
   6d808:	cmp	r6, #1
   6d80c:	moveq	r1, #15
   6d810:	movne	r1, #17
   6d814:	str	r9, [sp]
   6d818:	mov	r0, r4
   6d81c:	ldr	r2, [r5]
   6d820:	bl	31a88 <fputs@plt+0x20918>
   6d824:	subs	r3, r0, #0
   6d828:	bne	6d4b0 <fputs@plt+0x5c340>
   6d82c:	str	r9, [sp]
   6d830:	mov	r1, #9
   6d834:	ldr	r2, [r5]
   6d838:	mov	r0, r4
   6d83c:	bl	31a88 <fputs@plt+0x20918>
   6d840:	subs	fp, r0, #0
   6d844:	bne	6d4b0 <fputs@plt+0x5c340>
   6d848:	ldr	r9, [r5]
   6d84c:	mov	r2, #7
   6d850:	ldr	r1, [pc, #356]	; 6d9bc <fputs@plt+0x5c84c>
   6d854:	mov	r0, r9
   6d858:	bl	25a20 <fputs@plt+0x148b0>
   6d85c:	cmp	r0, #0
   6d860:	bne	6d884 <fputs@plt+0x5c714>
   6d864:	mov	r2, #11
   6d868:	ldr	r1, [pc, #336]	; 6d9c0 <fputs@plt+0x5c850>
   6d86c:	mov	r0, r9
   6d870:	bl	25a20 <fputs@plt+0x148b0>
   6d874:	cmp	r0, #0
   6d878:	movne	r2, r9
   6d87c:	ldrne	r1, [pc, #320]	; 6d9c4 <fputs@plt+0x5c854>
   6d880:	bne	6d528 <fputs@plt+0x5c3b8>
   6d884:	cmp	r7, #0
   6d888:	ldr	r3, [r5, #12]
   6d88c:	beq	6d518 <fputs@plt+0x5c3a8>
   6d890:	cmp	r3, #0
   6d894:	moveq	r2, r9
   6d898:	ldreq	r1, [pc, #296]	; 6d9c8 <fputs@plt+0x5c858>
   6d89c:	beq	6d528 <fputs@plt+0x5c3b8>
   6d8a0:	mov	r0, r4
   6d8a4:	bl	28f9c <fputs@plt+0x17e2c>
   6d8a8:	cmp	r0, #0
   6d8ac:	beq	6d4b0 <fputs@plt+0x5c340>
   6d8b0:	mov	r2, r6
   6d8b4:	mov	r1, #1
   6d8b8:	mov	r0, r4
   6d8bc:	bl	4b754 <fputs@plt+0x3a5e4>
   6d8c0:	ldr	r3, [r5]
   6d8c4:	ldr	r2, [pc, #256]	; 6d9cc <fputs@plt+0x5c85c>
   6d8c8:	mov	r1, r6
   6d8cc:	mov	r0, r4
   6d8d0:	bl	6d208 <fputs@plt+0x5c098>
   6d8d4:	ldr	sl, [r4]
   6d8d8:	ldr	r3, [sl, #24]
   6d8dc:	tst	r3, #524288	; 0x80000
   6d8e0:	beq	6d558 <fputs@plt+0x5c3e8>
   6d8e4:	ldrb	r3, [r5, #42]	; 0x2a
   6d8e8:	tst	r3, #16
   6d8ec:	bne	6d558 <fputs@plt+0x5c3e8>
   6d8f0:	ldr	r3, [r5, #12]
   6d8f4:	cmp	r3, #0
   6d8f8:	bne	6d558 <fputs@plt+0x5c3e8>
   6d8fc:	mov	r0, r4
   6d900:	bl	28f9c <fputs@plt+0x17e2c>
   6d904:	mov	r9, r0
   6d908:	mov	r0, r5
   6d90c:	bl	17f70 <fputs@plt+0x6e00>
   6d910:	cmp	r0, #0
   6d914:	ldreq	r3, [r5, #16]
   6d918:	beq	6d550 <fputs@plt+0x5c3e0>
   6d91c:	mov	r3, #1
   6d920:	strb	r3, [r4, #442]	; 0x1ba
   6d924:	mov	r2, #0
   6d928:	ldr	r1, [sp, #16]
   6d92c:	mov	r0, sl
   6d930:	bl	22e64 <fputs@plt+0x11cf4>
   6d934:	mov	r2, #0
   6d938:	mov	r1, r0
   6d93c:	mov	r0, r4
   6d940:	bl	62d54 <fputs@plt+0x51be4>
   6d944:	mov	r3, #0
   6d948:	strb	r3, [r4, #442]	; 0x1ba
   6d94c:	ldr	sl, [sl, #24]
   6d950:	ands	sl, sl, #16777216	; 0x1000000
   6d954:	bne	6d990 <fputs@plt+0x5c820>
   6d958:	ldr	r3, [r9, #32]
   6d95c:	mov	r2, sl
   6d960:	add	r3, r3, #2
   6d964:	mov	r1, #136	; 0x88
   6d968:	mov	r0, r9
   6d96c:	bl	29404 <fputs@plt+0x18294>
   6d970:	mvn	r2, #1
   6d974:	mov	r3, #4
   6d978:	ldr	r1, [pc, #80]	; 6d9d0 <fputs@plt+0x5c860>
   6d97c:	stm	sp, {r2, r3}
   6d980:	mov	r0, r4
   6d984:	mov	r3, sl
   6d988:	mov	r2, #2
   6d98c:	bl	2908c <fputs@plt+0x17f1c>
   6d990:	cmp	fp, #0
   6d994:	beq	6d558 <fputs@plt+0x5c3e8>
   6d998:	mov	r1, fp
   6d99c:	mov	r0, r9
   6d9a0:	bl	16e4c <fputs@plt+0x5cdc>
   6d9a4:	b	6d558 <fputs@plt+0x5c3e8>
   6d9a8:	andeq	sl, r7, ip, lsr #19
   6d9ac:	ldrdeq	sl, [r7], -r0
   6d9b0:	strdeq	sl, [r7], -sp
   6d9b4:	andeq	r9, r7, r5, asr r1
   6d9b8:	andeq	r9, r7, r2, asr #2
   6d9bc:	andeq	r7, r7, r6, asr #28
   6d9c0:	andeq	sl, r7, r2, ror #18
   6d9c4:	andeq	sl, r7, lr, ror #18
   6d9c8:	andeq	sl, r7, sl, lsl #19
   6d9cc:	andeq	sl, r7, ip, asr #19
   6d9d0:	andeq	r0, r0, r3, lsl r3
   6d9d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6d9d8:	sub	sp, sp, #92	; 0x5c
   6d9dc:	ldr	r6, [r0]
   6d9e0:	str	r3, [sp, #20]
   6d9e4:	mov	r3, #0
   6d9e8:	str	r3, [sp, #48]	; 0x30
   6d9ec:	str	r3, [sp, #52]	; 0x34
   6d9f0:	ldrb	r3, [r6, #69]	; 0x45
   6d9f4:	ldr	sl, [sp, #140]	; 0x8c
   6d9f8:	cmp	r3, #0
   6d9fc:	beq	6da0c <fputs@plt+0x5c89c>
   6da00:	mov	r8, #0
   6da04:	mov	r4, #0
   6da08:	b	6dca0 <fputs@plt+0x5cb30>
   6da0c:	ldrb	r3, [r0, #454]	; 0x1c6
   6da10:	mov	r5, r0
   6da14:	cmp	r3, #0
   6da18:	bne	6da00 <fputs@plt+0x5c890>
   6da1c:	ldr	r3, [r0, #68]	; 0x44
   6da20:	cmp	r3, #0
   6da24:	bgt	6da00 <fputs@plt+0x5c890>
   6da28:	mov	r7, r1
   6da2c:	mov	r4, r2
   6da30:	bl	5ee48 <fputs@plt+0x4dcd8>
   6da34:	cmp	r0, #0
   6da38:	bne	6da00 <fputs@plt+0x5c890>
   6da3c:	ldr	r3, [sp, #20]
   6da40:	cmp	r3, #0
   6da44:	beq	6dbf8 <fputs@plt+0x5ca88>
   6da48:	add	r3, sp, #48	; 0x30
   6da4c:	mov	r2, r4
   6da50:	mov	r1, r7
   6da54:	mov	r0, r5
   6da58:	bl	31bc4 <fputs@plt+0x20a54>
   6da5c:	subs	r3, r0, #0
   6da60:	str	r3, [sp, #16]
   6da64:	blt	6da00 <fputs@plt+0x5c890>
   6da68:	ldrb	r3, [r6, #149]	; 0x95
   6da6c:	cmp	r3, #0
   6da70:	bne	6dab8 <fputs@plt+0x5c948>
   6da74:	ldr	r1, [sp, #20]
   6da78:	mov	r0, r5
   6da7c:	bl	602fc <fputs@plt+0x4f18c>
   6da80:	ldr	r3, [r4, #4]
   6da84:	clz	r3, r3
   6da88:	lsr	r3, r3, #5
   6da8c:	cmp	r0, #0
   6da90:	moveq	r3, #0
   6da94:	cmp	r3, #0
   6da98:	beq	6dab8 <fputs@plt+0x5c948>
   6da9c:	ldr	r3, [r6, #16]
   6daa0:	ldr	r2, [r0, #64]	; 0x40
   6daa4:	ldr	r1, [sp, #16]
   6daa8:	ldr	r3, [r3, #28]
   6daac:	cmp	r2, r3
   6dab0:	moveq	r1, #1
   6dab4:	str	r1, [sp, #16]
   6dab8:	ldr	r3, [r5]
   6dabc:	ldr	r2, [sp, #16]
   6dac0:	ldr	r1, [sp, #16]
   6dac4:	ldr	r3, [r3, #16]
   6dac8:	lsl	r4, r2, #4
   6dacc:	add	r2, r3, r4
   6dad0:	ldr	r3, [r3, r1, lsl #4]
   6dad4:	add	r0, sp, #64	; 0x40
   6dad8:	str	r3, [sp, #76]	; 0x4c
   6dadc:	ldr	r3, [r2, #12]
   6dae0:	str	r5, [sp, #64]	; 0x40
   6dae4:	str	r3, [sp, #68]	; 0x44
   6dae8:	ldr	r3, [pc, #2788]	; 6e5d4 <fputs@plt+0x5d464>
   6daec:	str	r3, [sp, #80]	; 0x50
   6daf0:	ldr	r3, [sp, #48]	; 0x30
   6daf4:	str	r3, [sp, #84]	; 0x54
   6daf8:	sub	r3, r1, #1
   6dafc:	ldr	r1, [sp, #20]
   6db00:	clz	r3, r3
   6db04:	lsr	r3, r3, #5
   6db08:	str	r3, [sp, #72]	; 0x48
   6db0c:	bl	3261c <fputs@plt+0x214ac>
   6db10:	ldr	r3, [sp, #20]
   6db14:	mov	r1, #0
   6db18:	add	r2, r3, #8
   6db1c:	mov	r0, r5
   6db20:	bl	5f550 <fputs@plt+0x4e3e0>
   6db24:	subs	r7, r0, #0
   6db28:	beq	6da00 <fputs@plt+0x5c890>
   6db2c:	ldr	r3, [sp, #16]
   6db30:	cmp	r3, #1
   6db34:	bne	6db64 <fputs@plt+0x5c9f4>
   6db38:	ldr	r3, [r6, #16]
   6db3c:	add	r3, r3, r4
   6db40:	ldr	r2, [r3, #12]
   6db44:	ldr	r3, [r7, #64]	; 0x40
   6db48:	cmp	r2, r3
   6db4c:	beq	6db64 <fputs@plt+0x5c9f4>
   6db50:	ldr	r2, [r7]
   6db54:	ldr	r1, [pc, #2684]	; 6e5d8 <fputs@plt+0x5d468>
   6db58:	mov	r0, r5
   6db5c:	bl	319cc <fputs@plt+0x2085c>
   6db60:	b	6da00 <fputs@plt+0x5c890>
   6db64:	ldrb	r3, [r7, #42]	; 0x2a
   6db68:	ands	r3, r3, #32
   6db6c:	beq	6dc18 <fputs@plt+0x5caa8>
   6db70:	ldr	r0, [r7, #8]
   6db74:	bl	1c9e4 <fputs@plt+0xb874>
   6db78:	str	r0, [sp, #24]
   6db7c:	ldr	r3, [sp, #16]
   6db80:	ldr	r9, [r6, #16]
   6db84:	ldr	fp, [r7]
   6db88:	lsl	r3, r3, #4
   6db8c:	str	r3, [sp, #32]
   6db90:	mov	r2, #7
   6db94:	add	r3, r9, r3
   6db98:	ldr	r1, [pc, #2620]	; 6e5dc <fputs@plt+0x5d46c>
   6db9c:	mov	r0, fp
   6dba0:	str	r3, [sp, #40]	; 0x28
   6dba4:	bl	25a20 <fputs@plt+0x148b0>
   6dba8:	cmp	r0, #0
   6dbac:	bne	6dbdc <fputs@plt+0x5ca6c>
   6dbb0:	ldrb	r8, [r6, #149]	; 0x95
   6dbb4:	cmp	r8, #0
   6dbb8:	bne	6dbdc <fputs@plt+0x5ca6c>
   6dbbc:	mov	r2, #9
   6dbc0:	ldr	r1, [pc, #2584]	; 6e5e0 <fputs@plt+0x5d470>
   6dbc4:	add	r0, fp, #7
   6dbc8:	bl	25a20 <fputs@plt+0x148b0>
   6dbcc:	cmp	r0, #0
   6dbd0:	movne	r2, fp
   6dbd4:	ldrne	r1, [pc, #2568]	; 6e5e4 <fputs@plt+0x5d474>
   6dbd8:	bne	6dd0c <fputs@plt+0x5cb9c>
   6dbdc:	ldr	r8, [r7, #12]
   6dbe0:	cmp	r8, #0
   6dbe4:	beq	6dc20 <fputs@plt+0x5cab0>
   6dbe8:	ldr	r1, [pc, #2552]	; 6e5e8 <fputs@plt+0x5d478>
   6dbec:	mov	r0, r5
   6dbf0:	bl	319cc <fputs@plt+0x2085c>
   6dbf4:	b	6da00 <fputs@plt+0x5c890>
   6dbf8:	ldr	r7, [r5, #488]	; 0x1e8
   6dbfc:	cmp	r7, #0
   6dc00:	beq	6da00 <fputs@plt+0x5c890>
   6dc04:	ldr	r1, [r7, #64]	; 0x40
   6dc08:	mov	r0, r6
   6dc0c:	bl	18040 <fputs@plt+0x6ed0>
   6dc10:	ldr	r3, [sp, #20]
   6dc14:	str	r0, [sp, #16]
   6dc18:	str	r3, [sp, #24]
   6dc1c:	b	6db7c <fputs@plt+0x5ca0c>
   6dc20:	ldrb	r4, [r7, #42]	; 0x2a
   6dc24:	ands	r4, r4, #16
   6dc28:	beq	6dc3c <fputs@plt+0x5cacc>
   6dc2c:	ldr	r1, [pc, #2488]	; 6e5ec <fputs@plt+0x5d47c>
   6dc30:	mov	r0, r5
   6dc34:	bl	319cc <fputs@plt+0x2085c>
   6dc38:	b	6da04 <fputs@plt+0x5c894>
   6dc3c:	ldr	r1, [sp, #48]	; 0x30
   6dc40:	cmp	r1, #0
   6dc44:	beq	6dd28 <fputs@plt+0x5cbb8>
   6dc48:	mov	r0, r6
   6dc4c:	bl	1f9d8 <fputs@plt+0xe868>
   6dc50:	subs	r8, r0, #0
   6dc54:	beq	6da00 <fputs@plt+0x5c890>
   6dc58:	mov	r1, r8
   6dc5c:	mov	r0, r5
   6dc60:	bl	31c58 <fputs@plt+0x20ae8>
   6dc64:	cmp	r0, #0
   6dc68:	bne	6dca0 <fputs@plt+0x5cb30>
   6dc6c:	ldrb	r4, [r6, #149]	; 0x95
   6dc70:	cmp	r4, #0
   6dc74:	bne	6dcdc <fputs@plt+0x5cb6c>
   6dc78:	mov	r2, r4
   6dc7c:	mov	r1, r8
   6dc80:	mov	r0, r6
   6dc84:	bl	174fc <fputs@plt+0x638c>
   6dc88:	cmp	r0, #0
   6dc8c:	beq	6dcdc <fputs@plt+0x5cb6c>
   6dc90:	mov	r2, r8
   6dc94:	ldr	r1, [pc, #2388]	; 6e5f0 <fputs@plt+0x5d480>
   6dc98:	mov	r0, r5
   6dc9c:	bl	319cc <fputs@plt+0x2085c>
   6dca0:	mov	r1, sl
   6dca4:	mov	r0, r6
   6dca8:	bl	1eff8 <fputs@plt+0xde88>
   6dcac:	ldr	r1, [sp, #128]	; 0x80
   6dcb0:	mov	r0, r6
   6dcb4:	bl	1f07c <fputs@plt+0xdf0c>
   6dcb8:	ldr	r1, [sp, #20]
   6dcbc:	mov	r0, r6
   6dcc0:	bl	1ee7c <fputs@plt+0xdd0c>
   6dcc4:	mov	r0, r6
   6dcc8:	mov	r1, r8
   6dccc:	bl	1e0ec <fputs@plt+0xcf7c>
   6dcd0:	mov	r0, r4
   6dcd4:	add	sp, sp, #92	; 0x5c
   6dcd8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6dcdc:	ldr	r3, [sp, #32]
   6dce0:	mov	r1, r8
   6dce4:	mov	r0, r6
   6dce8:	ldr	r2, [r9, r3]
   6dcec:	bl	17578 <fputs@plt+0x6408>
   6dcf0:	cmp	r0, #0
   6dcf4:	beq	6dd50 <fputs@plt+0x5cbe0>
   6dcf8:	ldr	r3, [sp, #148]	; 0x94
   6dcfc:	cmp	r3, #0
   6dd00:	bne	6dd18 <fputs@plt+0x5cba8>
   6dd04:	ldr	r1, [pc, #2280]	; 6e5f4 <fputs@plt+0x5d484>
   6dd08:	mov	r2, r8
   6dd0c:	mov	r0, r5
   6dd10:	bl	319cc <fputs@plt+0x2085c>
   6dd14:	b	6da04 <fputs@plt+0x5c894>
   6dd18:	ldr	r1, [sp, #16]
   6dd1c:	mov	r0, r5
   6dd20:	bl	4b704 <fputs@plt+0x3a594>
   6dd24:	b	6da04 <fputs@plt+0x5c894>
   6dd28:	ldr	r2, [r7, #8]
   6dd2c:	mov	r3, #1
   6dd30:	cmp	r2, #0
   6dd34:	bne	6df80 <fputs@plt+0x5ce10>
   6dd38:	mov	r2, fp
   6dd3c:	ldr	r1, [pc, #2228]	; 6e5f8 <fputs@plt+0x5d488>
   6dd40:	mov	r0, r6
   6dd44:	bl	38c54 <fputs@plt+0x27ae4>
   6dd48:	subs	r8, r0, #0
   6dd4c:	beq	6da00 <fputs@plt+0x5c890>
   6dd50:	ldr	r3, [sp, #32]
   6dd54:	ldr	r1, [sp, #16]
   6dd58:	ldr	r2, [pc, #2204]	; 6e5fc <fputs@plt+0x5d48c>
   6dd5c:	ldr	r9, [r9, r3]
   6dd60:	ldr	r3, [pc, #2200]	; 6e600 <fputs@plt+0x5d490>
   6dd64:	cmp	r1, #1
   6dd68:	movne	r2, r3
   6dd6c:	str	r9, [sp]
   6dd70:	mov	r3, #0
   6dd74:	mov	r1, #18
   6dd78:	mov	r0, r5
   6dd7c:	str	r2, [sp, #36]	; 0x24
   6dd80:	bl	31a88 <fputs@plt+0x20918>
   6dd84:	subs	r4, r0, #0
   6dd88:	bne	6da04 <fputs@plt+0x5c894>
   6dd8c:	ldr	r1, [sp, #16]
   6dd90:	str	r9, [sp]
   6dd94:	cmp	r1, #1
   6dd98:	ldr	r3, [r7]
   6dd9c:	movne	r1, #1
   6dda0:	moveq	r1, #3
   6dda4:	mov	r2, r8
   6dda8:	mov	r0, r5
   6ddac:	bl	31a88 <fputs@plt+0x20918>
   6ddb0:	subs	r3, r0, #0
   6ddb4:	str	r3, [sp, #28]
   6ddb8:	bne	6dca0 <fputs@plt+0x5cb30>
   6ddbc:	ldr	r3, [sp, #128]	; 0x80
   6ddc0:	cmp	r3, #0
   6ddc4:	bne	6df8c <fputs@plt+0x5ce1c>
   6ddc8:	ldrsh	r3, [r7, #34]	; 0x22
   6ddcc:	ldr	r2, [r7, #4]
   6ddd0:	sub	r3, r3, #-268435455	; 0xf0000001
   6ddd4:	ldr	r0, [r2, r3, lsl #4]
   6ddd8:	str	r0, [sp, #56]	; 0x38
   6dddc:	bl	18f64 <fputs@plt+0x7df4>
   6dde0:	ldr	r3, [sp, #128]	; 0x80
   6dde4:	add	r2, sp, #56	; 0x38
   6dde8:	mov	r1, #27
   6ddec:	str	r0, [sp, #60]	; 0x3c
   6ddf0:	mov	r0, r6
   6ddf4:	bl	1fb70 <fputs@plt+0xea00>
   6ddf8:	ldr	r1, [sp, #128]	; 0x80
   6ddfc:	mov	r2, r0
   6de00:	ldr	r0, [r5]
   6de04:	bl	2a544 <fputs@plt+0x193d4>
   6de08:	subs	r3, r0, #0
   6de0c:	str	r3, [sp, #128]	; 0x80
   6de10:	beq	6da04 <fputs@plt+0x5c894>
   6de14:	ldr	r1, [sp, #144]	; 0x90
   6de18:	bl	1724c <fputs@plt+0x60dc>
   6de1c:	ldr	r3, [sp, #128]	; 0x80
   6de20:	ldr	fp, [sp, #28]
   6de24:	ldr	r4, [r3]
   6de28:	mov	r9, fp
   6de2c:	mov	r3, #20
   6de30:	cmp	r9, r4
   6de34:	blt	6dfb8 <fputs@plt+0x5ce48>
   6de38:	mov	r0, r8
   6de3c:	bl	18f64 <fputs@plt+0x7df4>
   6de40:	ldr	r3, [sp, #24]
   6de44:	cmp	r3, #0
   6de48:	moveq	r1, #1
   6de4c:	ldrhne	r1, [r3, #50]	; 0x32
   6de50:	add	r3, sp, #52	; 0x34
   6de54:	add	r1, r1, r4
   6de58:	add	r2, fp, r0
   6de5c:	mov	r9, r0
   6de60:	add	r2, r2, #1
   6de64:	sxth	r1, r1
   6de68:	mov	r0, r6
   6de6c:	bl	20c94 <fputs@plt+0xfb24>
   6de70:	ldrb	fp, [r6, #69]	; 0x45
   6de74:	cmp	fp, #0
   6de78:	mov	r4, r0
   6de7c:	bne	6e5b4 <fputs@plt+0x5d444>
   6de80:	ldr	r0, [sp, #52]	; 0x34
   6de84:	add	r2, r9, #1
   6de88:	add	r3, r0, r2
   6de8c:	str	r0, [r4]
   6de90:	mov	r1, r8
   6de94:	str	r3, [sp, #52]	; 0x34
   6de98:	bl	10fe4 <memcpy@plt>
   6de9c:	ldrb	r3, [sp, #132]	; 0x84
   6dea0:	ldr	r2, [sp, #132]	; 0x84
   6dea4:	str	r7, [r4, #12]
   6dea8:	strb	r3, [r4, #54]	; 0x36
   6deac:	ldrb	r3, [r4, #55]	; 0x37
   6deb0:	cmp	r2, #0
   6deb4:	movne	r2, #8
   6deb8:	moveq	r2, #0
   6debc:	and	r3, r3, #244	; 0xf4
   6dec0:	orr	r3, r3, r2
   6dec4:	ldr	r2, [sp, #48]	; 0x30
   6dec8:	cmp	r2, #0
   6decc:	orreq	r3, r3, #1
   6ded0:	strb	r3, [r4, #55]	; 0x37
   6ded4:	ldr	r2, [sp, #32]
   6ded8:	ldr	r3, [r6, #16]
   6dedc:	cmp	sl, #0
   6dee0:	add	r3, r3, r2
   6dee4:	ldr	r3, [r3, #12]
   6dee8:	str	r3, [r4, #24]
   6deec:	ldr	r3, [sp, #128]	; 0x80
   6def0:	ldr	r3, [r3]
   6def4:	strh	r3, [r4, #50]	; 0x32
   6def8:	beq	6df18 <fputs@plt+0x5cda8>
   6defc:	str	fp, [sp]
   6df00:	mov	r3, sl
   6df04:	mov	r2, #16
   6df08:	mov	r1, r7
   6df0c:	mov	r0, r5
   6df10:	bl	31f34 <fputs@plt+0x20dc4>
   6df14:	str	sl, [r4, #36]	; 0x24
   6df18:	ldr	r3, [sp, #40]	; 0x28
   6df1c:	ldr	sl, [sp, #28]
   6df20:	ldr	r3, [r3, #12]
   6df24:	ldrb	r3, [r3, #76]	; 0x4c
   6df28:	cmp	r3, #3
   6df2c:	movls	r3, #0
   6df30:	mvnhi	r3, #0
   6df34:	str	r3, [sp, #40]	; 0x28
   6df38:	ldr	r3, [sp, #128]	; 0x80
   6df3c:	ldr	fp, [r3, #4]
   6df40:	ldr	r3, [sp, #128]	; 0x80
   6df44:	ldr	r3, [r3]
   6df48:	cmp	sl, r3
   6df4c:	blt	6dff4 <fputs@plt+0x5ce84>
   6df50:	ldr	r3, [sp, #24]
   6df54:	cmp	r3, #0
   6df58:	ldrne	r3, [sp, #28]
   6df5c:	bne	6e200 <fputs@plt+0x5d090>
   6df60:	ldr	r2, [r4, #4]
   6df64:	lsl	r3, sl, #1
   6df68:	mvn	r1, #0
   6df6c:	strh	r1, [r2, r3]
   6df70:	ldr	r3, [r4, #32]
   6df74:	ldr	r2, [pc, #1672]	; 6e604 <fputs@plt+0x5d494>
   6df78:	str	r2, [r3, sl, lsl #2]
   6df7c:	b	6e210 <fputs@plt+0x5d0a0>
   6df80:	ldr	r2, [r2, #20]
   6df84:	add	r3, r3, #1
   6df88:	b	6dd30 <fputs@plt+0x5cbc0>
   6df8c:	ldr	r3, [r5]
   6df90:	ldr	r2, [r3, #100]	; 0x64
   6df94:	ldr	r3, [sp, #128]	; 0x80
   6df98:	ldr	r3, [r3]
   6df9c:	cmp	r2, r3
   6dfa0:	bge	6de1c <fputs@plt+0x5ccac>
   6dfa4:	ldr	r2, [pc, #1576]	; 6e5d4 <fputs@plt+0x5d464>
   6dfa8:	ldr	r1, [pc, #1624]	; 6e608 <fputs@plt+0x5d498>
   6dfac:	mov	r0, r5
   6dfb0:	bl	319cc <fputs@plt+0x2085c>
   6dfb4:	b	6de1c <fputs@plt+0x5ccac>
   6dfb8:	ldr	r2, [sp, #128]	; 0x80
   6dfbc:	ldr	r1, [r2, #4]
   6dfc0:	mul	r2, r3, r9
   6dfc4:	ldr	r2, [r1, r2]
   6dfc8:	ldrb	r1, [r2]
   6dfcc:	cmp	r1, #95	; 0x5f
   6dfd0:	bne	6dfec <fputs@plt+0x5ce7c>
   6dfd4:	ldr	r0, [r2, #8]
   6dfd8:	str	r3, [sp, #44]	; 0x2c
   6dfdc:	bl	18f64 <fputs@plt+0x7df4>
   6dfe0:	ldr	r3, [sp, #44]	; 0x2c
   6dfe4:	add	r0, r0, #1
   6dfe8:	add	fp, fp, r0
   6dfec:	add	r9, r9, #1
   6dff0:	b	6de30 <fputs@plt+0x5ccc0>
   6dff4:	ldr	r0, [fp]
   6dff8:	bl	1ca08 <fputs@plt+0xb898>
   6dffc:	mov	r3, #0
   6e000:	str	r3, [sp]
   6e004:	ldr	r3, [fp]
   6e008:	mov	r2, #32
   6e00c:	mov	r1, r7
   6e010:	mov	r0, r5
   6e014:	bl	31f34 <fputs@plt+0x20dc4>
   6e018:	ldr	r9, [r5, #68]	; 0x44
   6e01c:	cmp	r9, #0
   6e020:	beq	6e02c <fputs@plt+0x5cebc>
   6e024:	mov	r9, #0
   6e028:	b	6e058 <fputs@plt+0x5cee8>
   6e02c:	ldr	r0, [fp]
   6e030:	bl	1714c <fputs@plt+0x5fdc>
   6e034:	ldrb	r3, [r0]
   6e038:	cmp	r3, #152	; 0x98
   6e03c:	beq	6e0fc <fputs@plt+0x5cf8c>
   6e040:	ldr	r3, [r5, #488]	; 0x1e8
   6e044:	cmp	r7, r3
   6e048:	bne	6e060 <fputs@plt+0x5cef0>
   6e04c:	ldr	r1, [pc, #1464]	; 6e60c <fputs@plt+0x5d49c>
   6e050:	mov	r0, r5
   6e054:	bl	319cc <fputs@plt+0x2085c>
   6e058:	mov	sl, #0
   6e05c:	b	6e5c0 <fputs@plt+0x5d450>
   6e060:	ldr	r3, [r4, #40]	; 0x28
   6e064:	cmp	r3, #0
   6e068:	bne	6e094 <fputs@plt+0x5cf24>
   6e06c:	mov	r2, #0
   6e070:	ldr	r1, [sp, #128]	; 0x80
   6e074:	mov	r0, r6
   6e078:	bl	22a10 <fputs@plt+0x118a0>
   6e07c:	str	r0, [r4, #40]	; 0x28
   6e080:	ldrb	r3, [r6, #69]	; 0x45
   6e084:	cmp	r3, #0
   6e088:	moveq	fp, #20
   6e08c:	ldreq	r3, [r0, #4]
   6e090:	mlaeq	fp, fp, sl, r3
   6e094:	ldr	r1, [r4, #4]
   6e098:	lsl	r2, sl, #1
   6e09c:	mvn	r3, #1
   6e0a0:	strh	r3, [r1, r2]
   6e0a4:	ldrb	r2, [r4, #55]	; 0x37
   6e0a8:	bic	r2, r2, #8
   6e0ac:	strb	r2, [r4, #55]	; 0x37
   6e0b0:	ldr	r2, [fp]
   6e0b4:	ldrb	r1, [r2]
   6e0b8:	cmp	r1, #95	; 0x5f
   6e0bc:	bne	6e138 <fputs@plt+0x5cfc8>
   6e0c0:	ldr	r1, [r2, #8]
   6e0c4:	mov	r0, r1
   6e0c8:	str	r1, [sp, #44]	; 0x2c
   6e0cc:	bl	18f64 <fputs@plt+0x7df4>
   6e0d0:	ldr	r1, [sp, #44]	; 0x2c
   6e0d4:	add	r9, r0, #1
   6e0d8:	mov	r2, r9
   6e0dc:	ldr	r0, [sp, #52]	; 0x34
   6e0e0:	bl	10fe4 <memcpy@plt>
   6e0e4:	ldr	r3, [sp, #52]	; 0x34
   6e0e8:	add	r9, r3, r9
   6e0ec:	str	r9, [sp, #52]	; 0x34
   6e0f0:	cmp	r3, #0
   6e0f4:	bne	6e150 <fputs@plt+0x5cfe0>
   6e0f8:	b	6e14c <fputs@plt+0x5cfdc>
   6e0fc:	ldrsh	r3, [r0, #32]
   6e100:	cmp	r3, #0
   6e104:	ldrshlt	r3, [r7, #32]
   6e108:	blt	6e128 <fputs@plt+0x5cfb8>
   6e10c:	ldr	r2, [r7, #4]
   6e110:	add	r2, r2, r3, lsl #4
   6e114:	ldrb	r2, [r2, #12]
   6e118:	cmp	r2, #0
   6e11c:	ldrbeq	r2, [r4, #55]	; 0x37
   6e120:	biceq	r2, r2, #8
   6e124:	strbeq	r2, [r4, #55]	; 0x37
   6e128:	ldr	r1, [r4, #4]
   6e12c:	lsl	r2, sl, #1
   6e130:	strh	r3, [r1, r2]
   6e134:	b	6e0b0 <fputs@plt+0x5cf40>
   6e138:	cmp	r3, #0
   6e13c:	ldrge	r2, [r7, #4]
   6e140:	addge	r3, r2, r3, lsl #4
   6e144:	ldrge	r3, [r3, #8]
   6e148:	bge	6e0f0 <fputs@plt+0x5cf80>
   6e14c:	ldr	r3, [pc, #1200]	; 6e604 <fputs@plt+0x5d494>
   6e150:	ldrb	r2, [r6, #149]	; 0x95
   6e154:	cmp	r2, #0
   6e158:	beq	6e184 <fputs@plt+0x5d014>
   6e15c:	ldr	r2, [r4, #32]
   6e160:	ldr	r1, [sp, #40]	; 0x28
   6e164:	add	fp, fp, #20
   6e168:	str	r3, [r2, sl, lsl #2]
   6e16c:	ldrb	r3, [fp, #-8]
   6e170:	ldr	r2, [r4, #28]
   6e174:	and	r3, r3, r1
   6e178:	strb	r3, [r2, sl]
   6e17c:	add	sl, sl, #1
   6e180:	b	6df40 <fputs@plt+0x5cdd0>
   6e184:	mov	r1, r3
   6e188:	mov	r0, r5
   6e18c:	str	r3, [sp, #44]	; 0x2c
   6e190:	bl	33928 <fputs@plt+0x227b8>
   6e194:	ldr	r3, [sp, #44]	; 0x2c
   6e198:	cmp	r0, #0
   6e19c:	bne	6e15c <fputs@plt+0x5cfec>
   6e1a0:	b	6e024 <fputs@plt+0x5ceb4>
   6e1a4:	ldr	r2, [sp, #24]
   6e1a8:	ldr	r1, [r2, #4]
   6e1ac:	lsl	r2, r3, #1
   6e1b0:	ldrsh	r0, [r1, r2]
   6e1b4:	ldr	r1, [r4, #4]
   6e1b8:	ldrh	r2, [r4, #50]	; 0x32
   6e1bc:	mov	ip, r1
   6e1c0:	subs	r2, r2, #1
   6e1c4:	bcs	6e2cc <fputs@plt+0x5d15c>
   6e1c8:	lsl	r2, sl, #1
   6e1cc:	strh	r0, [r1, r2]
   6e1d0:	ldr	r2, [sp, #24]
   6e1d4:	ldr	r2, [r2, #32]
   6e1d8:	ldr	r1, [r2, r3, lsl #2]
   6e1dc:	ldr	r2, [r4, #32]
   6e1e0:	str	r1, [r2, sl, lsl #2]
   6e1e4:	ldr	r2, [sp, #24]
   6e1e8:	ldr	r2, [r2, #28]
   6e1ec:	ldrb	r1, [r2, r3]
   6e1f0:	ldr	r2, [r4, #28]
   6e1f4:	strb	r1, [r2, sl]
   6e1f8:	add	sl, sl, #1
   6e1fc:	add	r3, r3, #1
   6e200:	ldr	r2, [sp, #24]
   6e204:	ldrh	r2, [r2, #50]	; 0x32
   6e208:	cmp	r3, r2
   6e20c:	blt	6e1a4 <fputs@plt+0x5d034>
   6e210:	mov	r0, r4
   6e214:	bl	19870 <fputs@plt+0x8700>
   6e218:	ldr	r3, [r5, #488]	; 0x1e8
   6e21c:	cmp	r3, #0
   6e220:	bne	6e22c <fputs@plt+0x5d0bc>
   6e224:	mov	r0, r4
   6e228:	bl	179e4 <fputs@plt+0x6874>
   6e22c:	ldr	r3, [sp, #20]
   6e230:	cmp	r3, #0
   6e234:	beq	6e28c <fputs@plt+0x5d11c>
   6e238:	ldrsh	sl, [r7, #34]	; 0x22
   6e23c:	ldrh	r3, [r4, #52]	; 0x34
   6e240:	cmp	r3, sl
   6e244:	blt	6e28c <fputs@plt+0x5d11c>
   6e248:	ldrb	r3, [r4, #55]	; 0x37
   6e24c:	ldr	r9, [sp, #28]
   6e250:	orr	r3, r3, #32
   6e254:	strb	r3, [r4, #55]	; 0x37
   6e258:	cmp	r9, sl
   6e25c:	bge	6e28c <fputs@plt+0x5d11c>
   6e260:	ldrsh	r3, [r7, #32]
   6e264:	cmp	r9, r3
   6e268:	beq	6e2e8 <fputs@plt+0x5d178>
   6e26c:	sxth	r1, r9
   6e270:	mov	r0, r4
   6e274:	bl	1764c <fputs@plt+0x64dc>
   6e278:	cmp	r0, #0
   6e27c:	bge	6e2e8 <fputs@plt+0x5d178>
   6e280:	ldrb	r3, [r4, #55]	; 0x37
   6e284:	bic	r3, r3, #32
   6e288:	strb	r3, [r4, #55]	; 0x37
   6e28c:	ldr	r3, [r5, #488]	; 0x1e8
   6e290:	cmp	r7, r3
   6e294:	beq	6e2f0 <fputs@plt+0x5d180>
   6e298:	ldrb	r3, [r6, #149]	; 0x95
   6e29c:	cmp	r3, #0
   6e2a0:	beq	6e3f4 <fputs@plt+0x5d284>
   6e2a4:	ldr	r0, [r4, #24]
   6e2a8:	mov	r2, r4
   6e2ac:	ldr	r1, [r4]
   6e2b0:	add	r0, r0, #24
   6e2b4:	bl	1eb2c <fputs@plt+0xd9bc>
   6e2b8:	cmp	r0, #0
   6e2bc:	beq	6e3a0 <fputs@plt+0x5d230>
   6e2c0:	mov	r0, r6
   6e2c4:	bl	1ae98 <fputs@plt+0x9d28>
   6e2c8:	b	6e024 <fputs@plt+0x5ceb4>
   6e2cc:	ldrsh	lr, [ip], #2
   6e2d0:	cmp	lr, r0
   6e2d4:	bne	6e1c0 <fputs@plt+0x5d050>
   6e2d8:	ldrh	r2, [r4, #52]	; 0x34
   6e2dc:	sub	r2, r2, #1
   6e2e0:	strh	r2, [r4, #52]	; 0x34
   6e2e4:	b	6e1fc <fputs@plt+0x5d08c>
   6e2e8:	add	r9, r9, #1
   6e2ec:	b	6e258 <fputs@plt+0x5d0e8>
   6e2f0:	ldr	r9, [r7, #8]
   6e2f4:	cmp	r9, #0
   6e2f8:	beq	6e298 <fputs@plt+0x5d128>
   6e2fc:	ldrh	fp, [r9, #50]	; 0x32
   6e300:	ldrh	r3, [r4, #50]	; 0x32
   6e304:	cmp	r3, fp
   6e308:	ldreq	sl, [sp, #28]
   6e30c:	beq	6e354 <fputs@plt+0x5d1e4>
   6e310:	ldr	r9, [r9, #20]
   6e314:	b	6e2f4 <fputs@plt+0x5d184>
   6e318:	ldr	r2, [r9, #4]
   6e31c:	ldr	r1, [r4, #4]
   6e320:	lsl	r3, sl, #1
   6e324:	ldrsh	r2, [r2, r3]
   6e328:	ldrsh	r3, [r1, r3]
   6e32c:	cmp	r2, r3
   6e330:	bne	6e310 <fputs@plt+0x5d1a0>
   6e334:	ldr	r2, [r4, #32]
   6e338:	ldr	r3, [r9, #32]
   6e33c:	ldr	r1, [r2, sl, lsl #2]
   6e340:	ldr	r0, [r3, sl, lsl #2]
   6e344:	bl	14c44 <fputs@plt+0x3ad4>
   6e348:	cmp	r0, #0
   6e34c:	bne	6e310 <fputs@plt+0x5d1a0>
   6e350:	add	sl, sl, #1
   6e354:	cmp	sl, fp
   6e358:	blt	6e318 <fputs@plt+0x5d1a8>
   6e35c:	bne	6e310 <fputs@plt+0x5d1a0>
   6e360:	ldrb	r3, [r9, #54]	; 0x36
   6e364:	ldrb	r2, [r4, #54]	; 0x36
   6e368:	cmp	r3, r2
   6e36c:	beq	6e058 <fputs@plt+0x5cee8>
   6e370:	cmp	r2, #10
   6e374:	cmpne	r3, #10
   6e378:	beq	6e38c <fputs@plt+0x5d21c>
   6e37c:	mov	r2, #0
   6e380:	ldr	r1, [pc, #648]	; 6e610 <fputs@plt+0x5d4a0>
   6e384:	mov	r0, r5
   6e388:	bl	319cc <fputs@plt+0x2085c>
   6e38c:	ldrb	r3, [r9, #54]	; 0x36
   6e390:	cmp	r3, #10
   6e394:	ldrbeq	r3, [r4, #54]	; 0x36
   6e398:	strbeq	r3, [r9, #54]	; 0x36
   6e39c:	b	6e058 <fputs@plt+0x5cee8>
   6e3a0:	ldr	r3, [r6, #24]
   6e3a4:	orr	r3, r3, #2
   6e3a8:	str	r3, [r6, #24]
   6e3ac:	ldr	r3, [sp, #20]
   6e3b0:	cmp	r3, #0
   6e3b4:	ldrne	r3, [r6, #144]	; 0x90
   6e3b8:	strne	r3, [r4, #44]	; 0x2c
   6e3bc:	bne	6e568 <fputs@plt+0x5d3f8>
   6e3c0:	ldr	r3, [sp, #132]	; 0x84
   6e3c4:	cmp	r3, #5
   6e3c8:	ldr	r3, [r7, #8]
   6e3cc:	bne	6e3e4 <fputs@plt+0x5d274>
   6e3d0:	subs	r2, r3, #0
   6e3d4:	beq	6e3e4 <fputs@plt+0x5d274>
   6e3d8:	ldrb	r1, [r3, #54]	; 0x36
   6e3dc:	cmp	r1, #5
   6e3e0:	bne	6e590 <fputs@plt+0x5d420>
   6e3e4:	str	r3, [r4, #20]
   6e3e8:	str	r4, [r7, #8]
   6e3ec:	mov	sl, #0
   6e3f0:	b	6dca0 <fputs@plt+0x5cb30>
   6e3f4:	ldrb	r3, [r7, #42]	; 0x2a
   6e3f8:	ldr	r2, [sp, #20]
   6e3fc:	lsr	r3, r3, #5
   6e400:	eor	r3, r3, #1
   6e404:	cmp	r2, #0
   6e408:	orrne	r3, r3, #1
   6e40c:	tst	r3, #1
   6e410:	beq	6e568 <fputs@plt+0x5d3f8>
   6e414:	ldr	r9, [r5, #76]	; 0x4c
   6e418:	mov	r0, r5
   6e41c:	add	r9, r9, #1
   6e420:	str	r9, [r5, #76]	; 0x4c
   6e424:	bl	28f9c <fputs@plt+0x17e2c>
   6e428:	subs	sl, r0, #0
   6e42c:	beq	6e024 <fputs@plt+0x5ceb4>
   6e430:	ldr	r2, [sp, #16]
   6e434:	mov	r1, #1
   6e438:	mov	r0, r5
   6e43c:	bl	4b754 <fputs@plt+0x3a5e4>
   6e440:	mov	r1, #160	; 0xa0
   6e444:	mov	r0, sl
   6e448:	bl	28f80 <fputs@plt+0x17e10>
   6e44c:	mov	r3, r9
   6e450:	ldr	r2, [sp, #16]
   6e454:	mov	r1, #121	; 0x79
   6e458:	str	r0, [r4, #44]	; 0x2c
   6e45c:	mov	r0, sl
   6e460:	bl	29404 <fputs@plt+0x18294>
   6e464:	ldr	r3, [sp, #136]	; 0x88
   6e468:	cmp	r3, #0
   6e46c:	ldreq	fp, [sp, #136]	; 0x88
   6e470:	beq	6e4c4 <fputs@plt+0x5d354>
   6e474:	ldr	r3, [sp, #48]	; 0x30
   6e478:	ldr	r1, [r5, #512]	; 0x200
   6e47c:	ldr	r0, [sp, #132]	; 0x84
   6e480:	ldr	r2, [r3]
   6e484:	ldr	r3, [r5, #508]	; 0x1fc
   6e488:	sub	r3, r3, r2
   6e48c:	add	r3, r3, r1
   6e490:	add	r1, r2, r3
   6e494:	ldrb	r1, [r1, #-1]
   6e498:	str	r2, [sp]
   6e49c:	ldr	r2, [pc, #368]	; 6e614 <fputs@plt+0x5d4a4>
   6e4a0:	cmp	r1, #59	; 0x3b
   6e4a4:	ldr	r1, [pc, #364]	; 6e618 <fputs@plt+0x5d4a8>
   6e4a8:	subeq	r3, r3, #1
   6e4ac:	cmp	r0, #0
   6e4b0:	moveq	r2, r1
   6e4b4:	mov	r0, r6
   6e4b8:	ldr	r1, [pc, #348]	; 6e61c <fputs@plt+0x5d4ac>
   6e4bc:	bl	38c54 <fputs@plt+0x27ae4>
   6e4c0:	mov	fp, r0
   6e4c4:	ldr	r2, [r6, #16]
   6e4c8:	str	fp, [sp, #12]
   6e4cc:	str	r9, [sp, #8]
   6e4d0:	ldr	r3, [r7]
   6e4d4:	ldr	r1, [sp, #32]
   6e4d8:	str	r3, [sp, #4]
   6e4dc:	ldr	r3, [r4]
   6e4e0:	mov	r0, r5
   6e4e4:	str	r3, [sp]
   6e4e8:	ldr	r3, [sp, #36]	; 0x24
   6e4ec:	ldr	r2, [r2, r1]
   6e4f0:	ldr	r1, [pc, #296]	; 6e620 <fputs@plt+0x5d4b0>
   6e4f4:	bl	6d140 <fputs@plt+0x5bfd0>
   6e4f8:	mov	r1, fp
   6e4fc:	mov	r0, r6
   6e500:	bl	1e0ec <fputs@plt+0xcf7c>
   6e504:	ldr	r3, [sp, #20]
   6e508:	cmp	r3, #0
   6e50c:	beq	6e55c <fputs@plt+0x5d3ec>
   6e510:	mov	r2, r9
   6e514:	mov	r1, r4
   6e518:	mov	r0, r5
   6e51c:	bl	53a08 <fputs@plt+0x42898>
   6e520:	ldr	r1, [sp, #16]
   6e524:	mov	r0, r5
   6e528:	bl	2958c <fputs@plt+0x1841c>
   6e52c:	ldr	r2, [r4]
   6e530:	ldr	r1, [pc, #236]	; 6e624 <fputs@plt+0x5d4b4>
   6e534:	mov	r0, r6
   6e538:	bl	38c54 <fputs@plt+0x27ae4>
   6e53c:	ldr	r1, [sp, #16]
   6e540:	mov	r2, r0
   6e544:	mov	r0, sl
   6e548:	bl	291dc <fputs@plt+0x1806c>
   6e54c:	mov	r2, #0
   6e550:	mov	r1, #147	; 0x93
   6e554:	mov	r0, sl
   6e558:	bl	293a0 <fputs@plt+0x18230>
   6e55c:	ldr	r1, [r4, #44]	; 0x2c
   6e560:	mov	r0, sl
   6e564:	bl	1e06c <fputs@plt+0xcefc>
   6e568:	ldrb	r2, [r6, #149]	; 0x95
   6e56c:	ldr	r3, [sp, #20]
   6e570:	clz	r3, r3
   6e574:	lsr	r3, r3, #5
   6e578:	cmp	r2, #0
   6e57c:	orrne	r3, r3, #1
   6e580:	cmp	r3, #0
   6e584:	bne	6e3c0 <fputs@plt+0x5d250>
   6e588:	b	6e024 <fputs@plt+0x5ceb4>
   6e58c:	mov	r2, r3
   6e590:	ldr	r3, [r2, #20]
   6e594:	cmp	r3, #0
   6e598:	beq	6e5a8 <fputs@plt+0x5d438>
   6e59c:	ldrb	r1, [r3, #54]	; 0x36
   6e5a0:	cmp	r1, #5
   6e5a4:	bne	6e58c <fputs@plt+0x5d41c>
   6e5a8:	str	r3, [r4, #20]
   6e5ac:	str	r4, [r2, #20]
   6e5b0:	b	6e3ec <fputs@plt+0x5d27c>
   6e5b4:	cmp	r0, #0
   6e5b8:	movne	r9, #0
   6e5bc:	beq	6dca0 <fputs@plt+0x5cb30>
   6e5c0:	mov	r1, r4
   6e5c4:	mov	r0, r6
   6e5c8:	bl	1f134 <fputs@plt+0xdfc4>
   6e5cc:	mov	r4, r9
   6e5d0:	b	6dca0 <fputs@plt+0x5cb30>
   6e5d4:	andeq	r8, r7, r5, asr #29
   6e5d8:	andeq	sl, r7, sp, lsr sl
   6e5dc:	andeq	r7, r7, r6, asr #28
   6e5e0:	andeq	sl, r7, pc, ror #20
   6e5e4:	andeq	sl, r7, r9, ror sl
   6e5e8:	muleq	r7, r5, sl
   6e5ec:	andeq	sl, r7, lr, lsr #21
   6e5f0:	ldrdeq	sl, [r7], -r0
   6e5f4:	strdeq	sl, [r7], -r2
   6e5f8:	andeq	sl, r7, sl, lsl #22
   6e5fc:	andeq	r9, r7, r2, asr #2
   6e600:	andeq	r9, r7, r5, asr r1
   6e604:	andeq	r4, r7, r3, lsr #29
   6e608:	andeq	sl, r7, sl, rrx
   6e60c:	andeq	sl, r7, r1, lsr #22
   6e610:	andeq	sl, r7, lr, asr fp
   6e614:	andeq	sl, r7, r5, lsr sl
   6e618:	ldrdeq	r1, [r7], -ip
   6e61c:	andeq	sl, r7, r8, lsl #23
   6e620:	muleq	r7, ip, fp
   6e624:	andeq	sl, r7, ip, asr #23
   6e628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e62c:	sub	sp, sp, #52	; 0x34
   6e630:	ldr	r4, [r0, #488]	; 0x1e8
   6e634:	mov	r6, r3
   6e638:	ldr	r3, [sp, #88]	; 0x58
   6e63c:	cmp	r4, #0
   6e640:	mov	sl, r0
   6e644:	mov	r7, r1
   6e648:	str	r2, [sp, #28]
   6e64c:	str	r3, [sp, #32]
   6e650:	beq	6e678 <fputs@plt+0x5d508>
   6e654:	ldrb	r3, [r0, #454]	; 0x1c6
   6e658:	cmp	r3, #0
   6e65c:	bne	6e678 <fputs@plt+0x5d508>
   6e660:	ldrb	r3, [r4, #42]	; 0x2a
   6e664:	ands	r9, r3, #4
   6e668:	beq	6e68c <fputs@plt+0x5d51c>
   6e66c:	ldr	r2, [r4]
   6e670:	ldr	r1, [pc, #448]	; 6e838 <fputs@plt+0x5d6c8>
   6e674:	bl	319cc <fputs@plt+0x2085c>
   6e678:	mov	r1, r7
   6e67c:	ldr	r0, [sl]
   6e680:	add	sp, sp, #52	; 0x34
   6e684:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e688:	b	1f07c <fputs@plt+0xdf0c>
   6e68c:	cmp	r1, #0
   6e690:	orr	r3, r3, #4
   6e694:	strb	r3, [r4, #42]	; 0x2a
   6e698:	mvnne	r5, #0
   6e69c:	ldrne	fp, [r1]
   6e6a0:	movne	r8, r9
   6e6a4:	bne	6e7bc <fputs@plt+0x5d64c>
   6e6a8:	ldrsh	r5, [r4, #34]	; 0x22
   6e6ac:	ldr	r8, [r4, #4]
   6e6b0:	mov	fp, #1
   6e6b4:	sub	r5, r5, #1
   6e6b8:	add	r8, r8, r5, lsl #4
   6e6bc:	ldrb	r3, [r8, #15]
   6e6c0:	orr	r3, r3, #1
   6e6c4:	strb	r3, [r8, #15]
   6e6c8:	cmp	r8, #0
   6e6cc:	sub	fp, fp, #1
   6e6d0:	clz	fp, fp
   6e6d4:	lsr	fp, fp, #5
   6e6d8:	moveq	fp, #0
   6e6dc:	cmp	fp, #0
   6e6e0:	beq	6e7d0 <fputs@plt+0x5d660>
   6e6e4:	ldr	r1, [pc, #336]	; 6e83c <fputs@plt+0x5d6cc>
   6e6e8:	mov	r0, r8
   6e6ec:	bl	1cfa4 <fputs@plt+0xbe34>
   6e6f0:	ldr	r1, [pc, #328]	; 6e840 <fputs@plt+0x5d6d0>
   6e6f4:	bl	14c44 <fputs@plt+0x3ad4>
   6e6f8:	ldr	r3, [sp, #32]
   6e6fc:	subs	r3, r3, #1
   6e700:	movne	r3, #1
   6e704:	cmp	r0, #0
   6e708:	movne	r3, #0
   6e70c:	cmp	r3, #0
   6e710:	beq	6e7d0 <fputs@plt+0x5d660>
   6e714:	ldrb	r3, [sp, #28]
   6e718:	cmp	r7, #0
   6e71c:	strh	r5, [r4, #32]
   6e720:	strb	r3, [r4, #43]	; 0x2b
   6e724:	ldrb	r3, [r4, #42]	; 0x2a
   6e728:	orr	r6, r3, r6, lsl #3
   6e72c:	strb	r6, [r4, #42]	; 0x2a
   6e730:	ldrne	r3, [r7, #4]
   6e734:	ldrbne	r3, [r3, #12]
   6e738:	strbne	r3, [sl, #452]	; 0x1c4
   6e73c:	b	6e678 <fputs@plt+0x5d508>
   6e740:	mov	r3, #20
   6e744:	ldr	r2, [r7, #4]
   6e748:	mul	r3, r3, r9
   6e74c:	ldr	r0, [r2, r3]
   6e750:	bl	1714c <fputs@plt+0x5fdc>
   6e754:	bl	1ca08 <fputs@plt+0xb898>
   6e758:	ldrb	r3, [r0]
   6e75c:	cmp	r3, #27
   6e760:	bne	6e7b8 <fputs@plt+0x5d648>
   6e764:	ldrsh	r2, [r4, #34]	; 0x22
   6e768:	ldr	r3, [r0, #8]
   6e76c:	mov	r5, #0
   6e770:	str	r3, [sp, #36]	; 0x24
   6e774:	cmp	r5, r2
   6e778:	bge	6e7b8 <fputs@plt+0x5d648>
   6e77c:	ldr	r1, [r4, #4]
   6e780:	ldr	r0, [sp, #36]	; 0x24
   6e784:	add	r3, r1, r5, lsl #4
   6e788:	ldr	r1, [r1, r5, lsl #4]
   6e78c:	str	r2, [sp, #44]	; 0x2c
   6e790:	str	r3, [sp, #40]	; 0x28
   6e794:	bl	14c44 <fputs@plt+0x3ad4>
   6e798:	ldr	r3, [sp, #40]	; 0x28
   6e79c:	ldr	r2, [sp, #44]	; 0x2c
   6e7a0:	cmp	r0, #0
   6e7a4:	bne	6e7c8 <fputs@plt+0x5d658>
   6e7a8:	ldrb	r2, [r3, #15]
   6e7ac:	mov	r8, r3
   6e7b0:	orr	r2, r2, #1
   6e7b4:	strb	r2, [r3, #15]
   6e7b8:	add	r9, r9, #1
   6e7bc:	cmp	r9, fp
   6e7c0:	blt	6e740 <fputs@plt+0x5d5d0>
   6e7c4:	b	6e6c8 <fputs@plt+0x5d558>
   6e7c8:	add	r5, r5, #1
   6e7cc:	b	6e774 <fputs@plt+0x5d604>
   6e7d0:	cmp	r6, #0
   6e7d4:	beq	6e7e8 <fputs@plt+0x5d678>
   6e7d8:	ldr	r1, [pc, #100]	; 6e844 <fputs@plt+0x5d6d4>
   6e7dc:	mov	r0, sl
   6e7e0:	bl	319cc <fputs@plt+0x2085c>
   6e7e4:	b	6e678 <fputs@plt+0x5d508>
   6e7e8:	ldr	r3, [sp, #32]
   6e7ec:	str	r7, [sp]
   6e7f0:	str	r3, [sp, #16]
   6e7f4:	ldr	r3, [sp, #28]
   6e7f8:	str	r6, [sp, #20]
   6e7fc:	str	r3, [sp, #4]
   6e800:	str	r6, [sp, #12]
   6e804:	mov	r3, r6
   6e808:	str	r6, [sp, #8]
   6e80c:	mov	r2, r6
   6e810:	mov	r1, r6
   6e814:	mov	r0, sl
   6e818:	bl	6d9d4 <fputs@plt+0x5c864>
   6e81c:	mov	r7, r6
   6e820:	cmp	r0, #0
   6e824:	ldrbne	r3, [r0, #55]	; 0x37
   6e828:	bicne	r3, r3, #1
   6e82c:	orrne	r3, r3, #2
   6e830:	strbne	r3, [r0, #55]	; 0x37
   6e834:	b	6e678 <fputs@plt+0x5d508>
   6e838:	andeq	sl, r7, r7, ror #23
   6e83c:	ldrdeq	r1, [r7], -ip
   6e840:			; <UNDEFINED> instruction: 0x00071ab2
   6e844:	andeq	sl, r7, r0, lsl ip
   6e848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6e84c:	sub	sp, sp, #92	; 0x5c
   6e850:	mov	r9, r3
   6e854:	str	r2, [sp, #40]	; 0x28
   6e858:	mov	r3, r2
   6e85c:	ldr	r2, [sp, #128]	; 0x80
   6e860:	str	r1, [sp, #36]	; 0x24
   6e864:	cmp	r3, #0
   6e868:	cmpeq	r2, #0
   6e86c:	beq	6e8c8 <fputs@plt+0x5d758>
   6e870:	ldr	r4, [r0, #488]	; 0x1e8
   6e874:	mov	r5, r0
   6e878:	cmp	r4, #0
   6e87c:	beq	6e8c8 <fputs@plt+0x5d758>
   6e880:	ldr	r6, [r0]
   6e884:	ldrb	r3, [r6, #149]	; 0x95
   6e888:	cmp	r3, #0
   6e88c:	beq	6e8a8 <fputs@plt+0x5d738>
   6e890:	ldr	r3, [r6, #144]	; 0x90
   6e894:	cmp	r3, #1
   6e898:	str	r3, [r4, #28]
   6e89c:	ldrbeq	r3, [r4, #42]	; 0x2a
   6e8a0:	orreq	r3, r3, #1
   6e8a4:	strbeq	r3, [r4, #42]	; 0x2a
   6e8a8:	tst	r9, #32
   6e8ac:	beq	6e8e8 <fputs@plt+0x5d778>
   6e8b0:	ldrb	r3, [r4, #42]	; 0x2a
   6e8b4:	tst	r3, #8
   6e8b8:	beq	6e8d0 <fputs@plt+0x5d760>
   6e8bc:	ldr	r1, [pc, #2336]	; 6f1e4 <fputs@plt+0x5e074>
   6e8c0:	mov	r0, r5
   6e8c4:	bl	319cc <fputs@plt+0x2085c>
   6e8c8:	add	sp, sp, #92	; 0x5c
   6e8cc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6e8d0:	tst	r3, #4
   6e8d4:	bne	6ecc0 <fputs@plt+0x5db50>
   6e8d8:	ldr	r2, [r4]
   6e8dc:	ldr	r1, [pc, #2308]	; 6f1e8 <fputs@plt+0x5e078>
   6e8e0:	mov	r0, r5
   6e8e4:	bl	319cc <fputs@plt+0x2085c>
   6e8e8:	ldr	r1, [r4, #64]	; 0x40
   6e8ec:	mov	r0, r6
   6e8f0:	bl	18040 <fputs@plt+0x6ed0>
   6e8f4:	ldr	r3, [r4, #24]
   6e8f8:	cmp	r3, #0
   6e8fc:	str	r0, [sp, #28]
   6e900:	beq	6e91c <fputs@plt+0x5d7ac>
   6e904:	str	r3, [sp]
   6e908:	mov	r2, #4
   6e90c:	mov	r3, #0
   6e910:	mov	r1, r4
   6e914:	mov	r0, r5
   6e918:	bl	31f34 <fputs@plt+0x20dc4>
   6e91c:	ldrsh	r3, [r4, #34]	; 0x22
   6e920:	ldr	r2, [r4, #4]
   6e924:	mov	r0, #0
   6e928:	cmp	r3, #0
   6e92c:	bgt	6efe4 <fputs@plt+0x5de74>
   6e930:	ldrsh	r3, [r4, #32]
   6e934:	mov	r1, #0
   6e938:	cmp	r3, #0
   6e93c:	addlt	r0, r0, #1
   6e940:	lsl	r0, r0, #2
   6e944:	bl	15960 <fputs@plt+0x47f0>
   6e948:	ldr	r7, [r4, #8]
   6e94c:	strh	r0, [r4, #40]	; 0x28
   6e950:	cmp	r7, #0
   6e954:	bne	6eff8 <fputs@plt+0x5de88>
   6e958:	ldrb	r3, [r6, #149]	; 0x95
   6e95c:	cmp	r3, #0
   6e960:	bne	6ec8c <fputs@plt+0x5db1c>
   6e964:	mov	r0, r5
   6e968:	bl	28f9c <fputs@plt+0x17e2c>
   6e96c:	subs	r8, r0, #0
   6e970:	beq	6e8c8 <fputs@plt+0x5d758>
   6e974:	mov	r2, r7
   6e978:	mov	r1, #61	; 0x3d
   6e97c:	bl	293a0 <fputs@plt+0x18230>
   6e980:	ldr	r3, [r4, #12]
   6e984:	ldr	r1, [pc, #2144]	; 6f1ec <fputs@plt+0x5e07c>
   6e988:	cmp	r3, #0
   6e98c:	ldr	r3, [pc, #2140]	; 6f1f0 <fputs@plt+0x5e080>
   6e990:	ldr	r2, [pc, #2140]	; 6f1f4 <fputs@plt+0x5e084>
   6e994:	moveq	r2, r3
   6e998:	ldr	r3, [pc, #2136]	; 6f1f8 <fputs@plt+0x5e088>
   6e99c:	moveq	r3, r1
   6e9a0:	str	r3, [sp, #44]	; 0x2c
   6e9a4:	ldr	r3, [sp, #128]	; 0x80
   6e9a8:	cmp	r3, #0
   6e9ac:	beq	6f1a4 <fputs@plt+0x5e034>
   6e9b0:	ldr	r9, [r5, #76]	; 0x4c
   6e9b4:	mov	r0, r5
   6e9b8:	add	fp, r9, #3
   6e9bc:	str	fp, [r5, #76]	; 0x4c
   6e9c0:	bl	17afc <fputs@plt+0x698c>
   6e9c4:	ldr	r3, [sp, #28]
   6e9c8:	mov	r2, #1
   6e9cc:	str	r3, [sp]
   6e9d0:	mov	r1, #55	; 0x37
   6e9d4:	ldr	r3, [r5, #396]	; 0x18c
   6e9d8:	mov	r0, r8
   6e9dc:	bl	28f0c <fputs@plt+0x17d9c>
   6e9e0:	mov	r1, #16
   6e9e4:	mov	r0, r8
   6e9e8:	bl	1bd68 <fputs@plt+0xabf8>
   6e9ec:	mov	r3, #2
   6e9f0:	str	r3, [r5, #72]	; 0x48
   6e9f4:	ldr	r3, [r8, #32]
   6e9f8:	add	sl, r9, #1
   6e9fc:	str	r3, [sp, #32]
   6ea00:	add	r3, r3, #1
   6ea04:	str	r3, [sp]
   6ea08:	mov	r2, sl
   6ea0c:	mov	r3, r7
   6ea10:	mov	r1, #16
   6ea14:	mov	r0, r8
   6ea18:	bl	28f0c <fputs@plt+0x17d9c>
   6ea1c:	mov	r3, #13
   6ea20:	add	r2, sp, #68	; 0x44
   6ea24:	ldr	r1, [sp, #128]	; 0x80
   6ea28:	mov	r0, r5
   6ea2c:	strb	r3, [sp, #68]	; 0x44
   6ea30:	str	sl, [sp, #72]	; 0x48
   6ea34:	strb	r7, [sp, #69]	; 0x45
   6ea38:	str	r7, [sp, #76]	; 0x4c
   6ea3c:	str	r7, [sp, #80]	; 0x50
   6ea40:	bl	4ed20 <fputs@plt+0x3dbb0>
   6ea44:	mov	r1, sl
   6ea48:	mov	r0, r8
   6ea4c:	bl	293dc <fputs@plt+0x1826c>
   6ea50:	ldr	r1, [sp, #32]
   6ea54:	mov	r0, r8
   6ea58:	bl	1e06c <fputs@plt+0xcefc>
   6ea5c:	ldr	r3, [r5, #68]	; 0x44
   6ea60:	cmp	r3, #0
   6ea64:	str	r3, [sp, #32]
   6ea68:	bne	6e8c8 <fputs@plt+0x5d758>
   6ea6c:	ldr	r1, [sp, #128]	; 0x80
   6ea70:	mov	r0, r5
   6ea74:	bl	48a10 <fputs@plt+0x378a0>
   6ea78:	subs	r1, r0, #0
   6ea7c:	beq	6e8c8 <fputs@plt+0x5d758>
   6ea80:	ldrsh	r3, [r1, #34]	; 0x22
   6ea84:	mov	r0, r6
   6ea88:	add	r9, r9, #2
   6ea8c:	strh	r3, [r4, #34]	; 0x22
   6ea90:	ldr	r3, [r1, #4]
   6ea94:	str	r3, [r4, #4]
   6ea98:	strh	r7, [r1, #34]	; 0x22
   6ea9c:	str	r7, [r1, #4]
   6eaa0:	bl	1ed08 <fputs@plt+0xdb98>
   6eaa4:	ldr	r2, [sp, #72]	; 0x48
   6eaa8:	mov	r1, #18
   6eaac:	mov	r0, r8
   6eab0:	bl	293a0 <fputs@plt+0x18230>
   6eab4:	ldr	r3, [sp, #80]	; 0x50
   6eab8:	ldr	r2, [sp, #76]	; 0x4c
   6eabc:	mov	r1, #49	; 0x31
   6eac0:	str	r9, [sp]
   6eac4:	mov	sl, r0
   6eac8:	mov	r0, r8
   6eacc:	bl	28f0c <fputs@plt+0x17d9c>
   6ead0:	mov	r2, r7
   6ead4:	mov	r1, r4
   6ead8:	mov	r0, r8
   6eadc:	bl	290f4 <fputs@plt+0x17f84>
   6eae0:	mov	r3, fp
   6eae4:	mov	r2, #1
   6eae8:	mov	r1, #74	; 0x4a
   6eaec:	mov	r0, r8
   6eaf0:	bl	29404 <fputs@plt+0x18294>
   6eaf4:	mov	r3, r9
   6eaf8:	mov	r2, #1
   6eafc:	mov	r1, #75	; 0x4b
   6eb00:	str	fp, [sp]
   6eb04:	mov	r0, r8
   6eb08:	bl	28f0c <fputs@plt+0x17d9c>
   6eb0c:	mov	r1, sl
   6eb10:	mov	r0, r8
   6eb14:	bl	2956c <fputs@plt+0x183fc>
   6eb18:	mov	r1, sl
   6eb1c:	mov	r0, r8
   6eb20:	bl	1e06c <fputs@plt+0xcefc>
   6eb24:	mov	r2, #1
   6eb28:	mov	r1, #61	; 0x3d
   6eb2c:	mov	r0, r8
   6eb30:	bl	293a0 <fputs@plt+0x18230>
   6eb34:	ldrsh	r0, [r4, #34]	; 0x22
   6eb38:	ldr	ip, [r4, #4]
   6eb3c:	mov	r2, r7
   6eb40:	cmp	r2, r0
   6eb44:	blt	6f008 <fputs@plt+0x5de98>
   6eb48:	ldr	r2, [r4]
   6eb4c:	ldr	r3, [sp, #32]
   6eb50:	sub	r2, r2, #1
   6eb54:	ldrb	r1, [r2, #1]!
   6eb58:	cmp	r1, #0
   6eb5c:	bne	6f03c <fputs@plt+0x5decc>
   6eb60:	add	r3, r3, #2
   6eb64:	add	r7, r3, r7
   6eb68:	ldr	r2, [pc, #1676]	; 6f1fc <fputs@plt+0x5e08c>
   6eb6c:	cmp	r7, #50	; 0x32
   6eb70:	ldr	r3, [pc, #1672]	; 6f200 <fputs@plt+0x5e090>
   6eb74:	movlt	r3, r2
   6eb78:	ldr	r2, [pc, #1668]	; 6f204 <fputs@plt+0x5e094>
   6eb7c:	str	r3, [sp, #52]	; 0x34
   6eb80:	ldr	r3, [pc, #1664]	; 6f208 <fputs@plt+0x5e098>
   6eb84:	movlt	r3, r2
   6eb88:	str	r3, [sp, #48]	; 0x30
   6eb8c:	ldr	r3, [pc, #1656]	; 6f20c <fputs@plt+0x5e09c>
   6eb90:	ldr	fp, [pc, #1656]	; 6f210 <fputs@plt+0x5e0a0>
   6eb94:	movge	fp, r3
   6eb98:	mov	r3, #6
   6eb9c:	mla	r7, r0, r3, r7
   6eba0:	add	r7, r7, #35	; 0x23
   6eba4:	mov	r0, r7
   6eba8:	asr	r1, r7, #31
   6ebac:	bl	1ea54 <fputs@plt+0xd8e4>
   6ebb0:	subs	r9, r0, #0
   6ebb4:	bne	6f04c <fputs@plt+0x5dedc>
   6ebb8:	mov	r0, r6
   6ebbc:	bl	1ae98 <fputs@plt+0x9d28>
   6ebc0:	ldr	r3, [sp, #28]
   6ebc4:	ldr	r2, [sp, #28]
   6ebc8:	ldr	r1, [r5, #392]	; 0x188
   6ebcc:	lsl	r7, r3, #4
   6ebd0:	ldr	r3, [r6, #16]
   6ebd4:	ldr	r0, [sp, #28]
   6ebd8:	ldr	r2, [r3, r2, lsl #4]
   6ebdc:	ldr	r3, [r4]
   6ebe0:	str	r1, [sp, #20]
   6ebe4:	str	r9, [sp, #16]
   6ebe8:	ldr	r1, [r5, #396]	; 0x18c
   6ebec:	str	r3, [sp, #8]
   6ebf0:	str	r1, [sp, #12]
   6ebf4:	str	r3, [sp, #4]
   6ebf8:	ldr	r1, [pc, #1556]	; 6f214 <fputs@plt+0x5e0a4>
   6ebfc:	ldr	r3, [sp, #44]	; 0x2c
   6ec00:	cmp	r0, #1
   6ec04:	str	r3, [sp]
   6ec08:	mov	r0, r5
   6ec0c:	ldr	r3, [pc, #1540]	; 6f218 <fputs@plt+0x5e0a8>
   6ec10:	moveq	r3, r1
   6ec14:	ldr	r1, [pc, #1536]	; 6f21c <fputs@plt+0x5e0ac>
   6ec18:	bl	6d140 <fputs@plt+0x5bfd0>
   6ec1c:	mov	r1, r9
   6ec20:	mov	r0, r6
   6ec24:	bl	1e0ec <fputs@plt+0xcf7c>
   6ec28:	ldr	r1, [sp, #28]
   6ec2c:	mov	r0, r5
   6ec30:	bl	2958c <fputs@plt+0x1841c>
   6ec34:	ldrb	r3, [r4, #42]	; 0x2a
   6ec38:	tst	r3, #8
   6ec3c:	beq	6ec6c <fputs@plt+0x5dafc>
   6ec40:	ldr	r3, [r6, #16]
   6ec44:	add	r7, r3, r7
   6ec48:	ldr	r2, [r7, #12]
   6ec4c:	ldr	r2, [r2, #72]	; 0x48
   6ec50:	cmp	r2, #0
   6ec54:	bne	6ec6c <fputs@plt+0x5dafc>
   6ec58:	ldr	r2, [sp, #28]
   6ec5c:	ldr	r1, [pc, #1468]	; 6f220 <fputs@plt+0x5e0b0>
   6ec60:	mov	r0, r5
   6ec64:	ldr	r2, [r3, r2, lsl #4]
   6ec68:	bl	6d140 <fputs@plt+0x5bfd0>
   6ec6c:	ldr	r2, [r4]
   6ec70:	ldr	r1, [pc, #1452]	; 6f224 <fputs@plt+0x5e0b4>
   6ec74:	mov	r0, r6
   6ec78:	bl	38c54 <fputs@plt+0x27ae4>
   6ec7c:	ldr	r1, [sp, #28]
   6ec80:	mov	r2, r0
   6ec84:	mov	r0, r8
   6ec88:	bl	291dc <fputs@plt+0x1806c>
   6ec8c:	ldrb	r3, [r6, #149]	; 0x95
   6ec90:	cmp	r3, #0
   6ec94:	beq	6e8c8 <fputs@plt+0x5d758>
   6ec98:	ldr	r0, [r4, #64]	; 0x40
   6ec9c:	mov	r2, r4
   6eca0:	ldr	r1, [r4]
   6eca4:	add	r0, r0, #8
   6eca8:	bl	1eb2c <fputs@plt+0xd9bc>
   6ecac:	cmp	r0, #0
   6ecb0:	beq	6f150 <fputs@plt+0x5dfe0>
   6ecb4:	mov	r0, r6
   6ecb8:	bl	1ae98 <fputs@plt+0x9d28>
   6ecbc:	b	6e8c8 <fputs@plt+0x5d758>
   6ecc0:	orr	r3, r3, #96	; 0x60
   6ecc4:	strb	r3, [r4, #42]	; 0x2a
   6ecc8:	ldr	r1, [r5, #424]	; 0x1a8
   6eccc:	ldr	r2, [r5, #8]
   6ecd0:	cmp	r1, #0
   6ecd4:	beq	6ece8 <fputs@plt+0x5db78>
   6ecd8:	mov	r0, r2
   6ecdc:	bl	16e74 <fputs@plt+0x5d04>
   6ece0:	mov	r3, #121	; 0x79
   6ece4:	strb	r3, [r0]
   6ece8:	ldrsh	r3, [r4, #32]
   6ecec:	cmp	r3, #0
   6ecf0:	blt	6ee14 <fputs@plt+0x5dca4>
   6ecf4:	ldr	r2, [r4, #4]
   6ecf8:	ldr	r0, [r2, r3, lsl #4]
   6ecfc:	str	r0, [sp, #68]	; 0x44
   6ed00:	bl	18f64 <fputs@plt+0x7df4>
   6ed04:	mov	r3, #0
   6ed08:	add	r2, sp, #68	; 0x44
   6ed0c:	mov	r1, #27
   6ed10:	str	r0, [sp, #72]	; 0x48
   6ed14:	mov	r0, r6
   6ed18:	bl	1fb70 <fputs@plt+0xea00>
   6ed1c:	mov	r1, #0
   6ed20:	mov	r2, r0
   6ed24:	ldr	r0, [r5]
   6ed28:	bl	2a544 <fputs@plt+0x193d4>
   6ed2c:	cmp	r0, #0
   6ed30:	beq	6e8e8 <fputs@plt+0x5d778>
   6ed34:	ldr	r3, [r0, #4]
   6ed38:	ldrb	r2, [r5, #452]	; 0x1c4
   6ed3c:	strb	r2, [r3, #12]
   6ed40:	mov	r3, #0
   6ed44:	str	r3, [sp, #20]
   6ed48:	str	r3, [sp, #16]
   6ed4c:	str	r3, [sp, #12]
   6ed50:	str	r3, [sp, #8]
   6ed54:	ldrb	r2, [r4, #43]	; 0x2b
   6ed58:	mov	r1, r3
   6ed5c:	stm	sp, {r0, r2}
   6ed60:	mov	r2, r3
   6ed64:	mov	r0, r5
   6ed68:	bl	6d9d4 <fputs@plt+0x5c864>
   6ed6c:	subs	r7, r0, #0
   6ed70:	beq	6e8e8 <fputs@plt+0x5d778>
   6ed74:	ldrb	r3, [r7, #55]	; 0x37
   6ed78:	bic	r3, r3, #1
   6ed7c:	orr	r3, r3, #2
   6ed80:	strb	r3, [r7, #55]	; 0x37
   6ed84:	mvn	r3, #0
   6ed88:	strh	r3, [r4, #32]
   6ed8c:	ldrb	r3, [r7, #55]	; 0x37
   6ed90:	ldrh	sl, [r7, #50]	; 0x32
   6ed94:	orr	r3, r3, #32
   6ed98:	strb	r3, [r7, #55]	; 0x37
   6ed9c:	ldrb	r3, [r6, #151]	; 0x97
   6eda0:	cmp	r3, #0
   6eda4:	moveq	r1, #2
   6eda8:	beq	6eeb0 <fputs@plt+0x5dd40>
   6edac:	ldr	r8, [r4, #8]
   6edb0:	ldr	r3, [r4, #28]
   6edb4:	str	r3, [r7, #44]	; 0x2c
   6edb8:	cmp	r8, #0
   6edbc:	bne	6eec8 <fputs@plt+0x5dd58>
   6edc0:	ldrsh	r2, [r4, #34]	; 0x22
   6edc4:	cmp	sl, r2
   6edc8:	strhge	r2, [r7, #52]	; 0x34
   6edcc:	bge	6e8e8 <fputs@plt+0x5d778>
   6edd0:	ldrh	r3, [r7, #52]	; 0x34
   6edd4:	cmp	r2, r3
   6edd8:	bgt	6efb8 <fputs@plt+0x5de48>
   6eddc:	ldr	r1, [pc, #1092]	; 6f228 <fputs@plt+0x5e0b8>
   6ede0:	mov	r2, #0
   6ede4:	ldrsh	r3, [r4, #34]	; 0x22
   6ede8:	cmp	r2, r3
   6edec:	bge	6e8e8 <fputs@plt+0x5d778>
   6edf0:	ldr	r3, [r7, #4]
   6edf4:	add	r0, r3, sl, lsl #1
   6edf8:	cmp	r3, r0
   6edfc:	bne	6efd0 <fputs@plt+0x5de60>
   6ee00:	strh	r2, [r3]
   6ee04:	ldr	r3, [r7, #32]
   6ee08:	str	r1, [r3, sl, lsl #2]
   6ee0c:	add	sl, sl, #1
   6ee10:	b	6efdc <fputs@plt+0x5de6c>
   6ee14:	ldr	r0, [r4, #8]
   6ee18:	bl	1c9e4 <fputs@plt+0xb874>
   6ee1c:	cmp	r2, #0
   6ee20:	mov	r7, r0
   6ee24:	beq	6ee3c <fputs@plt+0x5dccc>
   6ee28:	ldr	r1, [r0, #44]	; 0x2c
   6ee2c:	mov	r0, r2
   6ee30:	bl	16e74 <fputs@plt+0x5d04>
   6ee34:	mov	r3, #13
   6ee38:	strb	r3, [r0]
   6ee3c:	mov	r2, #1
   6ee40:	mov	r1, r2
   6ee44:	ldrh	r3, [r7, #50]	; 0x32
   6ee48:	cmp	r1, r3
   6ee4c:	strhge	r2, [r7, #50]	; 0x32
   6ee50:	bge	6ed8c <fputs@plt+0x5dc1c>
   6ee54:	ldr	r3, [r7, #4]
   6ee58:	lsl	r0, r1, #1
   6ee5c:	add	ip, r3, r2, lsl #1
   6ee60:	ldrsh	r0, [r3, r0]
   6ee64:	cmp	r3, ip
   6ee68:	addeq	r2, r2, #1
   6ee6c:	strheq	r0, [r3]
   6ee70:	beq	6ee8c <fputs@plt+0x5dd1c>
   6ee74:	ldrsh	lr, [r3], #2
   6ee78:	cmp	lr, r0
   6ee7c:	bne	6ee64 <fputs@plt+0x5dcf4>
   6ee80:	ldrh	r3, [r7, #52]	; 0x34
   6ee84:	sub	r3, r3, #1
   6ee88:	strh	r3, [r7, #52]	; 0x34
   6ee8c:	add	r1, r1, #1
   6ee90:	b	6ee44 <fputs@plt+0x5dcd4>
   6ee94:	ldr	r0, [r7, #4]
   6ee98:	lsl	r2, r3, #1
   6ee9c:	add	r3, r3, #1
   6eea0:	ldrsh	r0, [r0, r2]
   6eea4:	ldr	r2, [r4, #4]
   6eea8:	add	r2, r2, r0, lsl #4
   6eeac:	strb	r1, [r2, #12]
   6eeb0:	cmp	sl, r3
   6eeb4:	bgt	6ee94 <fputs@plt+0x5dd24>
   6eeb8:	ldrb	r3, [r7, #55]	; 0x37
   6eebc:	orr	r3, r3, #8
   6eec0:	strb	r3, [r7, #55]	; 0x37
   6eec4:	b	6edac <fputs@plt+0x5dc3c>
   6eec8:	ldrb	r3, [r8, #55]	; 0x37
   6eecc:	and	r3, r3, #3
   6eed0:	cmp	r3, #2
   6eed4:	movne	r3, #0
   6eed8:	movne	r1, r3
   6eedc:	bne	6ef14 <fputs@plt+0x5dda4>
   6eee0:	ldr	r8, [r8, #20]
   6eee4:	b	6edb8 <fputs@plt+0x5dc48>
   6eee8:	ldr	ip, [r7, #4]
   6eeec:	lsl	r0, r1, #1
   6eef0:	ldrsh	ip, [ip, r0]
   6eef4:	ldr	r0, [r8, #4]
   6eef8:	subs	r2, r2, #1
   6eefc:	addcc	r3, r3, #1
   6ef00:	bcc	6ef10 <fputs@plt+0x5dda0>
   6ef04:	ldrsh	lr, [r0], #2
   6ef08:	cmp	lr, ip
   6ef0c:	bne	6eef8 <fputs@plt+0x5dd88>
   6ef10:	add	r1, r1, #1
   6ef14:	cmp	sl, r1
   6ef18:	ldrh	r2, [r8, #50]	; 0x32
   6ef1c:	bgt	6eee8 <fputs@plt+0x5dd78>
   6ef20:	cmp	r3, #0
   6ef24:	strheq	r2, [r8, #52]	; 0x34
   6ef28:	beq	6eee0 <fputs@plt+0x5dd70>
   6ef2c:	add	r2, r2, r3
   6ef30:	ldrh	r3, [r8, #52]	; 0x34
   6ef34:	cmp	r2, r3
   6ef38:	bgt	6ef8c <fputs@plt+0x5de1c>
   6ef3c:	ldrh	r2, [r8, #50]	; 0x32
   6ef40:	mov	r3, #0
   6ef44:	cmp	sl, r3
   6ef48:	ble	6eee0 <fputs@plt+0x5dd70>
   6ef4c:	ldr	lr, [r7, #4]
   6ef50:	ldr	r0, [r8, #4]
   6ef54:	lsl	ip, r3, #1
   6ef58:	ldrh	r1, [r8, #50]	; 0x32
   6ef5c:	ldrsh	ip, [lr, ip]
   6ef60:	mov	lr, r0
   6ef64:	subs	r1, r1, #1
   6ef68:	bcs	6efa4 <fputs@plt+0x5de34>
   6ef6c:	lsl	r1, r2, #1
   6ef70:	strh	ip, [r0, r1]
   6ef74:	ldr	r1, [r7, #32]
   6ef78:	ldr	r0, [r1, r3, lsl #2]
   6ef7c:	ldr	r1, [r8, #32]
   6ef80:	str	r0, [r1, r2, lsl #2]
   6ef84:	add	r2, r2, #1
   6ef88:	b	6efb0 <fputs@plt+0x5de40>
   6ef8c:	mov	r1, r8
   6ef90:	mov	r0, r6
   6ef94:	bl	20c08 <fputs@plt+0xfa98>
   6ef98:	cmp	r0, #0
   6ef9c:	beq	6ef3c <fputs@plt+0x5ddcc>
   6efa0:	b	6e8e8 <fputs@plt+0x5d778>
   6efa4:	ldrsh	fp, [lr], #2
   6efa8:	cmp	fp, ip
   6efac:	bne	6ef64 <fputs@plt+0x5ddf4>
   6efb0:	add	r3, r3, #1
   6efb4:	b	6ef44 <fputs@plt+0x5ddd4>
   6efb8:	mov	r1, r7
   6efbc:	mov	r0, r6
   6efc0:	bl	20c08 <fputs@plt+0xfa98>
   6efc4:	cmp	r0, #0
   6efc8:	bne	6e8e8 <fputs@plt+0x5d778>
   6efcc:	b	6eddc <fputs@plt+0x5dc6c>
   6efd0:	ldrsh	ip, [r3], #2
   6efd4:	cmp	r2, ip
   6efd8:	bne	6edf8 <fputs@plt+0x5dc88>
   6efdc:	add	r2, r2, #1
   6efe0:	b	6ede4 <fputs@plt+0x5dc74>
   6efe4:	ldrb	r1, [r2, #14]
   6efe8:	sub	r3, r3, #1
   6efec:	add	r2, r2, #16
   6eff0:	add	r0, r0, r1
   6eff4:	b	6e928 <fputs@plt+0x5d7b8>
   6eff8:	mov	r0, r7
   6effc:	bl	179e4 <fputs@plt+0x6874>
   6f000:	ldr	r7, [r7, #20]
   6f004:	b	6e950 <fputs@plt+0x5d7e0>
   6f008:	ldr	r1, [ip, r2, lsl #4]
   6f00c:	ldr	r3, [sp, #32]
   6f010:	sub	r1, r1, #1
   6f014:	ldrb	lr, [r1, #1]!
   6f018:	cmp	lr, #0
   6f01c:	addeq	r3, r3, #7
   6f020:	addeq	r7, r7, r3
   6f024:	addeq	r2, r2, #1
   6f028:	beq	6eb40 <fputs@plt+0x5d9d0>
   6f02c:	cmp	lr, #34	; 0x22
   6f030:	addeq	r3, r3, #1
   6f034:	add	r3, r3, #1
   6f038:	b	6f014 <fputs@plt+0x5dea4>
   6f03c:	cmp	r1, #34	; 0x22
   6f040:	addeq	r3, r3, #1
   6f044:	add	r3, r3, #1
   6f048:	b	6eb54 <fputs@plt+0x5d9e4>
   6f04c:	ldr	r2, [pc, #472]	; 6f22c <fputs@plt+0x5e0bc>
   6f050:	mov	r1, r9
   6f054:	mov	r0, r7
   6f058:	bl	2bc00 <fputs@plt+0x1aa90>
   6f05c:	mov	r0, r9
   6f060:	bl	18f64 <fputs@plt+0x7df4>
   6f064:	add	r3, sp, #88	; 0x58
   6f068:	ldr	r2, [r4]
   6f06c:	str	r0, [r3, #-20]!	; 0xffffffec
   6f070:	mov	r0, r9
   6f074:	mov	r1, r3
   6f078:	str	r3, [sp, #56]	; 0x38
   6f07c:	bl	23788 <fputs@plt+0x12618>
   6f080:	ldr	r2, [sp, #68]	; 0x44
   6f084:	add	r1, r2, #1
   6f088:	str	r1, [sp, #68]	; 0x44
   6f08c:	mov	r1, #40	; 0x28
   6f090:	strb	r1, [r9, r2]
   6f094:	ldr	sl, [r4, #4]
   6f098:	ldrsh	r3, [r4, #34]	; 0x22
   6f09c:	ldr	r2, [sp, #32]
   6f0a0:	add	sl, sl, #16
   6f0a4:	cmp	r2, r3
   6f0a8:	ldr	r0, [sp, #68]	; 0x44
   6f0ac:	blt	6f0c8 <fputs@plt+0x5df58>
   6f0b0:	add	r1, r9, r0
   6f0b4:	ldr	r3, [sp, #52]	; 0x34
   6f0b8:	ldr	r2, [pc, #368]	; 6f230 <fputs@plt+0x5e0c0>
   6f0bc:	sub	r0, r7, r0
   6f0c0:	bl	2bc00 <fputs@plt+0x1aa90>
   6f0c4:	b	6ebc0 <fputs@plt+0x5da50>
   6f0c8:	mov	r2, fp
   6f0cc:	add	r1, r9, r0
   6f0d0:	sub	r0, r7, r0
   6f0d4:	bl	2bc00 <fputs@plt+0x1aa90>
   6f0d8:	ldr	fp, [sp, #68]	; 0x44
   6f0dc:	add	r0, r9, fp
   6f0e0:	bl	18f64 <fputs@plt+0x7df4>
   6f0e4:	ldr	r2, [sl, #-16]
   6f0e8:	ldr	r1, [sp, #56]	; 0x38
   6f0ec:	add	r0, fp, r0
   6f0f0:	str	r0, [sp, #68]	; 0x44
   6f0f4:	mov	r0, r9
   6f0f8:	bl	23788 <fputs@plt+0x12618>
   6f0fc:	ldrb	r3, [sl, #-3]
   6f100:	ldr	r2, [pc, #300]	; 6f234 <fputs@plt+0x5e0c4>
   6f104:	add	r3, r2, r3, lsl #2
   6f108:	ldr	r1, [r3, #-3220]	; 0xfffff36c
   6f10c:	mov	r0, r1
   6f110:	str	r1, [sp, #60]	; 0x3c
   6f114:	bl	18f64 <fputs@plt+0x7df4>
   6f118:	ldr	r1, [sp, #60]	; 0x3c
   6f11c:	mov	fp, r0
   6f120:	mov	r2, r0
   6f124:	ldr	r0, [sp, #68]	; 0x44
   6f128:	add	r0, r9, r0
   6f12c:	bl	10fe4 <memcpy@plt>
   6f130:	ldr	r0, [sp, #68]	; 0x44
   6f134:	ldr	r3, [sp, #32]
   6f138:	add	r0, r0, fp
   6f13c:	add	r3, r3, #1
   6f140:	str	r0, [sp, #68]	; 0x44
   6f144:	str	r3, [sp, #32]
   6f148:	ldr	fp, [sp, #48]	; 0x30
   6f14c:	b	6f098 <fputs@plt+0x5df28>
   6f150:	ldr	r3, [r6, #24]
   6f154:	str	r0, [r5, #488]	; 0x1e8
   6f158:	orr	r3, r3, #2
   6f15c:	str	r3, [r6, #24]
   6f160:	ldr	r3, [r4, #12]
   6f164:	cmp	r3, #0
   6f168:	bne	6e8c8 <fputs@plt+0x5d758>
   6f16c:	ldr	r3, [sp, #36]	; 0x24
   6f170:	ldr	r1, [sp, #36]	; 0x24
   6f174:	ldr	r2, [sp, #40]	; 0x28
   6f178:	ldr	r3, [r3]
   6f17c:	ldr	r0, [r5, #500]	; 0x1f4
   6f180:	cmp	r3, #0
   6f184:	movne	r2, r1
   6f188:	str	r2, [sp, #36]	; 0x24
   6f18c:	ldr	r1, [r2]
   6f190:	sub	r1, r1, r0
   6f194:	bl	14b08 <fputs@plt+0x3998>
   6f198:	add	r0, r0, #13
   6f19c:	str	r0, [r4, #44]	; 0x2c
   6f1a0:	b	6e8c8 <fputs@plt+0x5d758>
   6f1a4:	cmp	r9, #0
   6f1a8:	ldreq	r1, [sp, #40]	; 0x28
   6f1ac:	addne	r1, r5, #508	; 0x1fc
   6f1b0:	ldr	r0, [r1]
   6f1b4:	ldr	ip, [r5, #500]	; 0x1f4
   6f1b8:	sub	r3, r0, ip
   6f1bc:	ldrb	r0, [r0]
   6f1c0:	cmp	r0, #59	; 0x3b
   6f1c4:	mov	r0, r6
   6f1c8:	ldrne	r1, [r1, #4]
   6f1cc:	str	ip, [sp]
   6f1d0:	addne	r3, r3, r1
   6f1d4:	ldr	r1, [pc, #92]	; 6f238 <fputs@plt+0x5e0c8>
   6f1d8:	bl	38c54 <fputs@plt+0x27ae4>
   6f1dc:	mov	r9, r0
   6f1e0:	b	6ebc0 <fputs@plt+0x5da50>
   6f1e4:	andeq	sl, r7, fp, asr ip
   6f1e8:	andeq	sl, r7, sp, lsl #25
   6f1ec:	ldrdeq	r7, [r7], -r2
   6f1f0:	andeq	sl, r7, r8, asr #24
   6f1f4:	andeq	sl, r7, lr, asr #24
   6f1f8:	andeq	sl, r7, r0, asr r8
   6f1fc:	andeq	sl, r7, r4, asr ip
   6f200:	andeq	sl, r7, r3, asr ip
   6f204:	andeq	r8, r7, r9, lsl #15
   6f208:	andeq	sl, r7, r6, asr ip
   6f20c:	andeq	sl, r7, r7, asr ip
   6f210:	ldrdeq	r1, [r7], -ip
   6f214:	andeq	r9, r7, r2, asr #2
   6f218:	andeq	r9, r7, r5, asr r1
   6f21c:	andeq	sl, r7, sl, asr #25
   6f220:	andeq	sl, r7, r1, lsr #26
   6f224:	andeq	sl, r7, fp, asr #26
   6f228:	andeq	r4, r7, r3, lsr #29
   6f22c:	andeq	sl, r7, sp, lsr #25
   6f230:	andeq	r7, r7, r0, asr fp
   6f234:	andeq	r8, r7, r0, lsr #1
   6f238:			; <UNDEFINED> instruction: 0x0007acbb
   6f23c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f240:	sub	sp, sp, #36	; 0x24
   6f244:	mov	r6, r0
   6f248:	mov	r7, r1
   6f24c:	str	r2, [sp, #12]
   6f250:	str	r3, [sp, #8]
   6f254:	ldr	fp, [r0]
   6f258:	bl	28f9c <fputs@plt+0x17e2c>
   6f25c:	subs	r9, r0, #0
   6f260:	beq	6f304 <fputs@plt+0x5e194>
   6f264:	ldr	r5, [fp, #16]
   6f268:	mov	r4, #0
   6f26c:	add	r5, r5, r7, lsl #4
   6f270:	ldr	r3, [pc, #320]	; 6f3b8 <fputs@plt+0x5e248>
   6f274:	ldr	r2, [r5]
   6f278:	mov	r0, fp
   6f27c:	ldr	r8, [r3, r4, lsl #3]
   6f280:	lsl	sl, r4, #3
   6f284:	mov	r1, r8
   6f288:	bl	174fc <fputs@plt+0x638c>
   6f28c:	cmp	r0, #0
   6f290:	bne	6f30c <fputs@plt+0x5e19c>
   6f294:	ldr	r3, [pc, #284]	; 6f3b8 <fputs@plt+0x5e248>
   6f298:	add	sl, r3, sl
   6f29c:	ldr	r3, [sl, #4]
   6f2a0:	cmp	r3, #0
   6f2a4:	beq	6f2d8 <fputs@plt+0x5e168>
   6f2a8:	str	r3, [sp]
   6f2ac:	ldr	r1, [pc, #264]	; 6f3bc <fputs@plt+0x5e24c>
   6f2b0:	mov	r3, r8
   6f2b4:	ldr	r2, [r5]
   6f2b8:	mov	r0, r6
   6f2bc:	bl	6d140 <fputs@plt+0x5bfd0>
   6f2c0:	ldr	r3, [r6, #396]	; 0x18c
   6f2c4:	add	r2, sp, #20
   6f2c8:	str	r3, [r2, r4, lsl #2]
   6f2cc:	mov	r3, #16
   6f2d0:	add	r2, sp, r3
   6f2d4:	strb	r3, [r2, r4]
   6f2d8:	add	r4, r4, #1
   6f2dc:	cmp	r4, #3
   6f2e0:	bne	6f270 <fputs@plt+0x5e100>
   6f2e4:	ldr	r6, [pc, #204]	; 6f3b8 <fputs@plt+0x5e248>
   6f2e8:	mov	r5, #0
   6f2ec:	add	r8, sp, #20
   6f2f0:	add	sl, sp, #16
   6f2f4:	add	r6, r6, #8
   6f2f8:	ldr	r3, [r6, #-4]
   6f2fc:	cmp	r3, #0
   6f300:	bne	6f384 <fputs@plt+0x5e214>
   6f304:	add	sp, sp, #36	; 0x24
   6f308:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6f30c:	ldr	sl, [r0, #28]
   6f310:	add	r3, sp, #20
   6f314:	add	r2, sp, #16
   6f318:	str	sl, [r3, r4, lsl #2]
   6f31c:	mov	r3, #0
   6f320:	strb	r3, [r2, r4]
   6f324:	mov	r1, r7
   6f328:	mov	r3, #1
   6f32c:	str	r8, [sp]
   6f330:	mov	r2, sl
   6f334:	mov	r0, r6
   6f338:	bl	28d38 <fputs@plt+0x17bc8>
   6f33c:	ldr	r3, [sp, #8]
   6f340:	cmp	r3, #0
   6f344:	beq	6f36c <fputs@plt+0x5e1fc>
   6f348:	str	r3, [sp, #4]
   6f34c:	ldr	r3, [sp, #72]	; 0x48
   6f350:	ldr	r1, [pc, #104]	; 6f3c0 <fputs@plt+0x5e250>
   6f354:	str	r3, [sp]
   6f358:	mov	r0, r6
   6f35c:	mov	r3, r8
   6f360:	ldr	r2, [r5]
   6f364:	bl	6d140 <fputs@plt+0x5bfd0>
   6f368:	b	6f2d8 <fputs@plt+0x5e168>
   6f36c:	mov	r3, r7
   6f370:	mov	r2, sl
   6f374:	mov	r1, #119	; 0x77
   6f378:	mov	r0, r9
   6f37c:	bl	29404 <fputs@plt+0x18294>
   6f380:	b	6f2d8 <fputs@plt+0x5e168>
   6f384:	ldr	r2, [sp, #12]
   6f388:	str	r4, [sp, #4]
   6f38c:	add	r2, r2, r5
   6f390:	str	r7, [sp]
   6f394:	mov	r1, #55	; 0x37
   6f398:	ldr	r3, [r8, r5, lsl #2]
   6f39c:	mov	r0, r9
   6f3a0:	bl	28ff4 <fputs@plt+0x17e84>
   6f3a4:	ldrb	r1, [sl, r5]
   6f3a8:	mov	r0, r9
   6f3ac:	bl	1bd68 <fputs@plt+0xabf8>
   6f3b0:	add	r5, r5, #1
   6f3b4:	b	6f2f4 <fputs@plt+0x5e184>
   6f3b8:	andeq	r7, r7, r4, lsr #10
   6f3bc:	andeq	sl, r7, sp, ror #26
   6f3c0:	ldrdeq	sl, [r7], -r9
   6f3c4:	ldr	r3, [r0]
   6f3c8:	push	{r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
   6f3cc:	mov	r4, r0
   6f3d0:	ldr	r3, [r3, #16]
   6f3d4:	mov	r2, r1
   6f3d8:	add	r3, r3, r1, lsl #4
   6f3dc:	mov	r6, r1
   6f3e0:	mov	r1, #0
   6f3e4:	ldr	r7, [r3, #12]
   6f3e8:	bl	4b754 <fputs@plt+0x3a5e4>
   6f3ec:	ldr	r8, [r4, #72]	; 0x48
   6f3f0:	mov	r5, #0
   6f3f4:	add	r3, r8, #3
   6f3f8:	str	r3, [r4, #72]	; 0x48
   6f3fc:	str	r5, [sp]
   6f400:	mov	r3, r5
   6f404:	mov	r2, r8
   6f408:	mov	r1, r6
   6f40c:	mov	r0, r4
   6f410:	bl	6f23c <fputs@plt+0x5e0cc>
   6f414:	ldr	r9, [r4, #76]	; 0x4c
   6f418:	ldr	sl, [r4, #72]	; 0x48
   6f41c:	ldr	r7, [r7, #16]
   6f420:	add	r9, r9, #1
   6f424:	cmp	r7, #0
   6f428:	bne	6f450 <fputs@plt+0x5e2e0>
   6f42c:	mov	r0, r4
   6f430:	bl	28f9c <fputs@plt+0x17e2c>
   6f434:	cmp	r0, #0
   6f438:	beq	6f470 <fputs@plt+0x5e300>
   6f43c:	mov	r2, r6
   6f440:	mov	r1, #124	; 0x7c
   6f444:	add	sp, sp, #8
   6f448:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   6f44c:	b	293a0 <fputs@plt+0x18230>
   6f450:	stm	sp, {r9, sl}
   6f454:	mov	r3, r8
   6f458:	ldr	r1, [r7, #8]
   6f45c:	mov	r2, r5
   6f460:	mov	r0, r4
   6f464:	bl	34088 <fputs@plt+0x22f18>
   6f468:	ldr	r7, [r7]
   6f46c:	b	6f424 <fputs@plt+0x5e2b4>
   6f470:	add	sp, sp, #8
   6f474:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6f478:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   6f47c:	mov	r4, r0
   6f480:	mov	r7, r1
   6f484:	ldr	r0, [r0]
   6f488:	ldr	r1, [r1, #64]	; 0x40
   6f48c:	mov	r8, r2
   6f490:	bl	18040 <fputs@plt+0x6ed0>
   6f494:	mov	r1, #0
   6f498:	mov	r2, r0
   6f49c:	mov	r5, r0
   6f4a0:	mov	r0, r4
   6f4a4:	bl	4b754 <fputs@plt+0x3a5e4>
   6f4a8:	ldr	r6, [r4, #72]	; 0x48
   6f4ac:	cmp	r8, #0
   6f4b0:	add	r3, r6, #3
   6f4b4:	str	r3, [r4, #72]	; 0x48
   6f4b8:	ldrne	r3, [pc, #116]	; 6f534 <fputs@plt+0x5e3c4>
   6f4bc:	ldreq	r3, [pc, #116]	; 6f538 <fputs@plt+0x5e3c8>
   6f4c0:	strne	r3, [sp]
   6f4c4:	streq	r3, [sp]
   6f4c8:	ldrne	r3, [r8]
   6f4cc:	ldreq	r3, [r7]
   6f4d0:	mov	r2, r6
   6f4d4:	mov	r1, r5
   6f4d8:	mov	r0, r4
   6f4dc:	bl	6f23c <fputs@plt+0x5e0cc>
   6f4e0:	ldr	r3, [r4, #72]	; 0x48
   6f4e4:	mov	r2, r8
   6f4e8:	str	r3, [sp, #4]
   6f4ec:	ldr	r3, [r4, #76]	; 0x4c
   6f4f0:	mov	r1, r7
   6f4f4:	add	r3, r3, #1
   6f4f8:	str	r3, [sp]
   6f4fc:	mov	r0, r4
   6f500:	mov	r3, r6
   6f504:	bl	34088 <fputs@plt+0x22f18>
   6f508:	mov	r0, r4
   6f50c:	bl	28f9c <fputs@plt+0x17e2c>
   6f510:	cmp	r0, #0
   6f514:	beq	6f52c <fputs@plt+0x5e3bc>
   6f518:	mov	r2, r5
   6f51c:	mov	r1, #124	; 0x7c
   6f520:	add	sp, sp, #8
   6f524:	pop	{r4, r5, r6, r7, r8, lr}
   6f528:	b	293a0 <fputs@plt+0x18230>
   6f52c:	add	sp, sp, #8
   6f530:	pop	{r4, r5, r6, r7, r8, pc}
   6f534:	andeq	sl, r7, r9, lsl #3
   6f538:	andeq	sl, r7, ip, asr #19
   6f53c:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
   6f540:	mov	r4, r0
   6f544:	mov	r7, r1
   6f548:	mov	r8, r2
   6f54c:	ldr	r5, [r0]
   6f550:	bl	5ee48 <fputs@plt+0x4dcd8>
   6f554:	subs	r6, r0, #0
   6f558:	bne	6f588 <fputs@plt+0x5e418>
   6f55c:	cmp	r7, #0
   6f560:	bne	6f5ac <fputs@plt+0x5e43c>
   6f564:	ldr	r3, [r5, #20]
   6f568:	cmp	r6, r3
   6f56c:	blt	6f590 <fputs@plt+0x5e420>
   6f570:	mov	r0, r4
   6f574:	bl	28f9c <fputs@plt+0x17e2c>
   6f578:	cmp	r0, #0
   6f57c:	beq	6f588 <fputs@plt+0x5e418>
   6f580:	mov	r1, #147	; 0x93
   6f584:	bl	28f80 <fputs@plt+0x17e10>
   6f588:	add	sp, sp, #12
   6f58c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   6f590:	cmp	r6, #1
   6f594:	beq	6f5a4 <fputs@plt+0x5e434>
   6f598:	mov	r1, r6
   6f59c:	mov	r0, r4
   6f5a0:	bl	6f3c4 <fputs@plt+0x5e254>
   6f5a4:	add	r6, r6, #1
   6f5a8:	b	6f564 <fputs@plt+0x5e3f4>
   6f5ac:	ldr	r6, [r8, #4]
   6f5b0:	cmp	r6, #0
   6f5b4:	bne	6f668 <fputs@plt+0x5e4f8>
   6f5b8:	mov	r1, r7
   6f5bc:	mov	r0, r5
   6f5c0:	bl	1f9d8 <fputs@plt+0xe868>
   6f5c4:	mov	r1, r0
   6f5c8:	mov	r9, r0
   6f5cc:	mov	r0, r5
   6f5d0:	bl	175f4 <fputs@plt+0x6484>
   6f5d4:	mov	r1, r9
   6f5d8:	mov	r8, r0
   6f5dc:	mov	r0, r5
   6f5e0:	bl	1e0ec <fputs@plt+0xcf7c>
   6f5e4:	cmp	r8, #0
   6f5e8:	blt	6f5fc <fputs@plt+0x5e48c>
   6f5ec:	mov	r1, r8
   6f5f0:	mov	r0, r4
   6f5f4:	bl	6f3c4 <fputs@plt+0x5e254>
   6f5f8:	b	6f570 <fputs@plt+0x5e400>
   6f5fc:	mov	r1, r7
   6f600:	mov	r0, r5
   6f604:	bl	1f9d8 <fputs@plt+0xe868>
   6f608:	subs	r7, r0, #0
   6f60c:	beq	6f570 <fputs@plt+0x5e400>
   6f610:	mov	r2, r6
   6f614:	mov	r1, r7
   6f618:	mov	r0, r5
   6f61c:	bl	17578 <fputs@plt+0x6408>
   6f620:	subs	r6, r0, #0
   6f624:	movne	r2, r6
   6f628:	ldrne	r1, [r2, #12]
   6f62c:	bne	6f650 <fputs@plt+0x5e4e0>
   6f630:	mov	r1, r6
   6f634:	mov	r3, r6
   6f638:	mov	r2, r7
   6f63c:	mov	r0, r4
   6f640:	bl	5f324 <fputs@plt+0x4e1b4>
   6f644:	subs	r1, r0, #0
   6f648:	beq	6f658 <fputs@plt+0x5e4e8>
   6f64c:	mov	r2, r6
   6f650:	mov	r0, r4
   6f654:	bl	6f478 <fputs@plt+0x5e308>
   6f658:	mov	r1, r7
   6f65c:	mov	r0, r5
   6f660:	bl	1e0ec <fputs@plt+0xcf7c>
   6f664:	b	6f570 <fputs@plt+0x5e400>
   6f668:	add	r3, sp, #4
   6f66c:	mov	r2, r8
   6f670:	mov	r1, r7
   6f674:	mov	r0, r4
   6f678:	bl	31bc4 <fputs@plt+0x20a54>
   6f67c:	cmp	r0, #0
   6f680:	blt	6f570 <fputs@plt+0x5e400>
   6f684:	ldr	r3, [r5, #16]
   6f688:	ldr	r1, [sp, #4]
   6f68c:	ldr	r8, [r3, r0, lsl #4]
   6f690:	mov	r0, r5
   6f694:	bl	1f9d8 <fputs@plt+0xe868>
   6f698:	subs	r6, r0, #0
   6f69c:	beq	6f570 <fputs@plt+0x5e400>
   6f6a0:	mov	r2, r8
   6f6a4:	mov	r1, r6
   6f6a8:	mov	r0, r5
   6f6ac:	bl	17578 <fputs@plt+0x6408>
   6f6b0:	subs	r7, r0, #0
   6f6b4:	movne	r2, r7
   6f6b8:	ldrne	r1, [r2, #12]
   6f6bc:	bne	6f6e0 <fputs@plt+0x5e570>
   6f6c0:	mov	r1, r7
   6f6c4:	mov	r3, r8
   6f6c8:	mov	r2, r6
   6f6cc:	mov	r0, r4
   6f6d0:	bl	5f324 <fputs@plt+0x4e1b4>
   6f6d4:	subs	r1, r0, #0
   6f6d8:	beq	6f6e8 <fputs@plt+0x5e578>
   6f6dc:	mov	r2, r7
   6f6e0:	mov	r0, r4
   6f6e4:	bl	6f478 <fputs@plt+0x5e308>
   6f6e8:	mov	r1, r6
   6f6ec:	b	6f65c <fputs@plt+0x5e4ec>
   6f6f0:	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
   6f6f4:	ldr	r5, [r0, #488]	; 0x1e8
   6f6f8:	cmp	r5, #0
   6f6fc:	beq	6f868 <fputs@plt+0x5e6f8>
   6f700:	mov	r4, r0
   6f704:	mov	r7, r1
   6f708:	ldr	r6, [r0]
   6f70c:	bl	29f14 <fputs@plt+0x18da4>
   6f710:	mov	r3, #0
   6f714:	str	r3, [r4, #516]	; 0x204
   6f718:	ldr	r3, [r5, #48]	; 0x30
   6f71c:	cmp	r3, #0
   6f720:	ble	6f868 <fputs@plt+0x5e6f8>
   6f724:	ldrb	r3, [r6, #149]	; 0x95
   6f728:	cmp	r3, #0
   6f72c:	bne	6f838 <fputs@plt+0x5e6c8>
   6f730:	cmp	r7, #0
   6f734:	ldr	r1, [pc, #308]	; 6f870 <fputs@plt+0x5e700>
   6f738:	ldrne	r3, [r7]
   6f73c:	ldrne	r2, [r4, #500]	; 0x1f4
   6f740:	mov	r0, r6
   6f744:	subne	r3, r3, r2
   6f748:	ldrne	r2, [r7, #4]
   6f74c:	addne	r3, r3, r2
   6f750:	strne	r3, [r4, #504]	; 0x1f8
   6f754:	add	r2, r4, #500	; 0x1f4
   6f758:	bl	38c54 <fputs@plt+0x27ae4>
   6f75c:	ldr	r1, [r5, #64]	; 0x40
   6f760:	mov	r8, r0
   6f764:	mov	r0, r6
   6f768:	bl	18040 <fputs@plt+0x6ed0>
   6f76c:	ldr	r3, [r6, #16]
   6f770:	ldr	r1, [r4, #392]	; 0x188
   6f774:	ldr	r2, [r3, r0, lsl #4]
   6f778:	ldr	r3, [r5]
   6f77c:	str	r1, [sp, #12]
   6f780:	ldr	r1, [pc, #236]	; 6f874 <fputs@plt+0x5e704>
   6f784:	cmp	r0, #1
   6f788:	mov	r7, r0
   6f78c:	stmib	sp, {r3, r8}
   6f790:	str	r3, [sp]
   6f794:	mov	r0, r4
   6f798:	ldr	r3, [pc, #216]	; 6f878 <fputs@plt+0x5e708>
   6f79c:	moveq	r3, r1
   6f7a0:	ldr	r1, [pc, #212]	; 6f87c <fputs@plt+0x5e70c>
   6f7a4:	bl	6d140 <fputs@plt+0x5bfd0>
   6f7a8:	mov	r1, r8
   6f7ac:	mov	r0, r6
   6f7b0:	bl	1e0ec <fputs@plt+0xcf7c>
   6f7b4:	mov	r0, r4
   6f7b8:	bl	28f9c <fputs@plt+0x17e2c>
   6f7bc:	mov	r1, r7
   6f7c0:	mov	r8, r0
   6f7c4:	mov	r0, r4
   6f7c8:	bl	2958c <fputs@plt+0x1841c>
   6f7cc:	mov	r3, #0
   6f7d0:	mov	r2, r3
   6f7d4:	mov	r1, #147	; 0x93
   6f7d8:	mov	r0, r8
   6f7dc:	bl	29404 <fputs@plt+0x18294>
   6f7e0:	ldr	r2, [r5]
   6f7e4:	ldr	r1, [pc, #148]	; 6f880 <fputs@plt+0x5e710>
   6f7e8:	mov	r0, r6
   6f7ec:	bl	38c54 <fputs@plt+0x27ae4>
   6f7f0:	mov	r1, r7
   6f7f4:	mov	r2, r0
   6f7f8:	mov	r0, r8
   6f7fc:	bl	291dc <fputs@plt+0x1806c>
   6f800:	ldr	r6, [r4, #76]	; 0x4c
   6f804:	ldr	r2, [r5]
   6f808:	add	r6, r6, #1
   6f80c:	mov	r1, r6
   6f810:	str	r6, [r4, #76]	; 0x4c
   6f814:	mov	r0, r8
   6f818:	bl	29064 <fputs@plt+0x17ef4>
   6f81c:	mov	r3, r6
   6f820:	mov	r2, r7
   6f824:	mov	r1, #150	; 0x96
   6f828:	mov	r0, r8
   6f82c:	add	sp, sp, #16
   6f830:	pop	{r4, r5, r6, r7, r8, lr}
   6f834:	b	29404 <fputs@plt+0x18294>
   6f838:	ldr	r0, [r5, #64]	; 0x40
   6f83c:	mov	r2, r5
   6f840:	ldr	r1, [r5]
   6f844:	add	r0, r0, #8
   6f848:	bl	1eb2c <fputs@plt+0xd9bc>
   6f84c:	cmp	r0, #0
   6f850:	beq	6f864 <fputs@plt+0x5e6f4>
   6f854:	mov	r0, r6
   6f858:	add	sp, sp, #16
   6f85c:	pop	{r4, r5, r6, r7, r8, lr}
   6f860:	b	1ae98 <fputs@plt+0x9d28>
   6f864:	str	r0, [r4, #488]	; 0x1e8
   6f868:	add	sp, sp, #16
   6f86c:	pop	{r4, r5, r6, r7, r8, pc}
   6f870:	andeq	sl, r7, r4, lsl #27
   6f874:	andeq	r9, r7, r2, asr #2
   6f878:	andeq	r9, r7, r5, asr r1
   6f87c:	muleq	r7, ip, sp
   6f880:	strdeq	sl, [r7], -r4
   6f884:	push	{r0, r1, r4, r5, r6, r7, r8, lr}
   6f888:	mov	r3, #0
   6f88c:	ldr	r7, [r0, #336]	; 0x150
   6f890:	mov	r4, r0
   6f894:	cmp	r7, r3
   6f898:	str	r3, [sp, #4]
   6f89c:	beq	6f8ac <fputs@plt+0x5e73c>
   6f8a0:	ldr	r3, [r7, #12]
   6f8a4:	cmp	r3, #0
   6f8a8:	beq	6f8c8 <fputs@plt+0x5e758>
   6f8ac:	mov	r0, r4
   6f8b0:	mov	r1, #21
   6f8b4:	bl	24a44 <fputs@plt+0x138d4>
   6f8b8:	ldr	r0, [pc, #284]	; 6f9dc <fputs@plt+0x5e86c>
   6f8bc:	bl	2e454 <fputs@plt+0x1d2e4>
   6f8c0:	add	sp, sp, #8
   6f8c4:	pop	{r4, r5, r6, r7, r8, pc}
   6f8c8:	mov	r2, #544	; 0x220
   6f8cc:	mov	r3, #0
   6f8d0:	mov	r6, r1
   6f8d4:	ldr	r8, [r7, #4]
   6f8d8:	bl	205a0 <fputs@plt+0xf430>
   6f8dc:	subs	r5, r0, #0
   6f8e0:	moveq	r6, #7
   6f8e4:	beq	6f99c <fputs@plt+0x5e82c>
   6f8e8:	mov	r3, #1
   6f8ec:	mov	r1, r6
   6f8f0:	strb	r3, [r5, #454]	; 0x1c6
   6f8f4:	str	r4, [r5]
   6f8f8:	str	r3, [r5, #428]	; 0x1ac
   6f8fc:	add	r2, sp, #4
   6f900:	bl	6c600 <fputs@plt+0x5b490>
   6f904:	subs	r6, r0, #0
   6f908:	bne	6f9ac <fputs@plt+0x5e83c>
   6f90c:	ldr	r3, [r5, #488]	; 0x1e8
   6f910:	cmp	r3, #0
   6f914:	beq	6f9ac <fputs@plt+0x5e83c>
   6f918:	ldrb	r2, [r4, #69]	; 0x45
   6f91c:	cmp	r2, #0
   6f920:	bne	6f9ac <fputs@plt+0x5e83c>
   6f924:	ldr	r2, [r3, #12]
   6f928:	cmp	r2, #0
   6f92c:	bne	6f9ac <fputs@plt+0x5e83c>
   6f930:	ldrb	r2, [r3, #42]	; 0x2a
   6f934:	tst	r2, #16
   6f938:	bne	6f9ac <fputs@plt+0x5e83c>
   6f93c:	ldr	r2, [r8, #4]
   6f940:	cmp	r2, #0
   6f944:	ldreq	r2, [r3, #4]
   6f948:	streq	r2, [r8, #4]
   6f94c:	ldrsheq	r2, [r3, #34]	; 0x22
   6f950:	strheq	r2, [r8, #34]	; 0x22
   6f954:	strheq	r6, [r3, #34]	; 0x22
   6f958:	streq	r6, [r3, #4]
   6f95c:	mov	r3, #1
   6f960:	str	r3, [r7, #12]
   6f964:	ldr	r0, [r5, #8]
   6f968:	mov	r3, #0
   6f96c:	cmp	r0, r3
   6f970:	strb	r3, [r5, #454]	; 0x1c6
   6f974:	beq	6f97c <fputs@plt+0x5e80c>
   6f978:	bl	4853c <fputs@plt+0x373cc>
   6f97c:	ldr	r1, [r5, #488]	; 0x1e8
   6f980:	mov	r0, r4
   6f984:	bl	1ed08 <fputs@plt+0xdb98>
   6f988:	mov	r0, r5
   6f98c:	bl	1f0ec <fputs@plt+0xdf7c>
   6f990:	mov	r1, r5
   6f994:	mov	r0, r4
   6f998:	bl	1e0ec <fputs@plt+0xcf7c>
   6f99c:	mov	r1, r6
   6f9a0:	mov	r0, r4
   6f9a4:	bl	24a78 <fputs@plt+0x13908>
   6f9a8:	b	6f8c0 <fputs@plt+0x5e750>
   6f9ac:	ldr	r3, [sp, #4]
   6f9b0:	ldr	r2, [pc, #40]	; 6f9e0 <fputs@plt+0x5e870>
   6f9b4:	cmp	r3, #0
   6f9b8:	moveq	r2, #0
   6f9bc:	mov	r1, #1
   6f9c0:	mov	r0, r4
   6f9c4:	bl	3159c <fputs@plt+0x2042c>
   6f9c8:	ldr	r1, [sp, #4]
   6f9cc:	mov	r0, r4
   6f9d0:	bl	1e0ec <fputs@plt+0xcf7c>
   6f9d4:	mov	r6, #1
   6f9d8:	b	6f964 <fputs@plt+0x5e7f4>
   6f9dc:	andeq	sp, r1, r7, asr r2
   6f9e0:	andeq	r7, r7, r0, asr fp
   6f9e4:	push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   6f9e8:	add	r4, sp, #8
   6f9ec:	mov	r7, r3
   6f9f0:	mov	r3, #0
   6f9f4:	str	r3, [r4, #-4]!
   6f9f8:	mov	r6, r0
   6f9fc:	mov	r5, r1
   6fa00:	mov	r9, r2
   6fa04:	bl	1676c <fputs@plt+0x55fc>
   6fa08:	mov	r1, r4
   6fa0c:	bl	5ed44 <fputs@plt+0x4dbd4>
   6fa10:	subs	r4, r0, #0
   6fa14:	beq	6fadc <fputs@plt+0x5e96c>
   6fa18:	mov	r3, #0
   6fa1c:	mov	ip, r3
   6fa20:	mov	r2, r3
   6fa24:	mov	r1, r3
   6fa28:	mov	r0, r3
   6fa2c:	mov	r5, r3
   6fa30:	ldr	lr, [sp, #48]	; 0x30
   6fa34:	cmp	lr, #0
   6fa38:	strne	r0, [lr]
   6fa3c:	ldr	r0, [sp, #52]	; 0x34
   6fa40:	cmp	r0, #0
   6fa44:	strne	r1, [r0]
   6fa48:	ldr	r1, [sp, #56]	; 0x38
   6fa4c:	cmp	r1, #0
   6fa50:	strne	r2, [r1]
   6fa54:	ldr	r2, [sp, #60]	; 0x3c
   6fa58:	cmp	r2, #0
   6fa5c:	strne	ip, [r2]
   6fa60:	ldr	r2, [sp, #64]	; 0x40
   6fa64:	cmp	r2, #0
   6fa68:	strne	r3, [r2]
   6fa6c:	cmp	r4, #0
   6fa70:	cmpeq	r5, #0
   6fa74:	bne	6faa0 <fputs@plt+0x5e930>
   6fa78:	ldr	r1, [sp, #4]
   6fa7c:	mov	r0, r6
   6fa80:	bl	1e0ec <fputs@plt+0xcf7c>
   6fa84:	mov	r3, r7
   6fa88:	mov	r2, r9
   6fa8c:	ldr	r1, [pc, #392]	; 6fc1c <fputs@plt+0x5eaac>
   6fa90:	mov	r0, r6
   6fa94:	bl	38c54 <fputs@plt+0x27ae4>
   6fa98:	mov	r4, #1
   6fa9c:	str	r0, [sp, #4]
   6faa0:	ldr	r3, [sp, #4]
   6faa4:	ldr	r2, [pc, #372]	; 6fc20 <fputs@plt+0x5eab0>
   6faa8:	cmp	r3, #0
   6faac:	moveq	r2, #0
   6fab0:	mov	r1, r4
   6fab4:	mov	r0, r6
   6fab8:	bl	3159c <fputs@plt+0x2042c>
   6fabc:	ldr	r1, [sp, #4]
   6fac0:	mov	r0, r6
   6fac4:	bl	1e0ec <fputs@plt+0xcf7c>
   6fac8:	mov	r1, r4
   6facc:	mov	r0, r6
   6fad0:	bl	24a78 <fputs@plt+0x13908>
   6fad4:	add	sp, sp, #12
   6fad8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   6fadc:	mov	r2, r5
   6fae0:	mov	r1, r9
   6fae4:	mov	r0, r6
   6fae8:	bl	174fc <fputs@plt+0x638c>
   6faec:	subs	r5, r0, #0
   6faf0:	beq	6fa18 <fputs@plt+0x5e8a8>
   6faf4:	ldr	r3, [r5, #12]
   6faf8:	cmp	r3, #0
   6fafc:	bne	6fa18 <fputs@plt+0x5e8a8>
   6fb00:	cmp	r7, #0
   6fb04:	movne	r8, r4
   6fb08:	ldrshne	fp, [r5, #34]	; 0x22
   6fb0c:	movne	sl, r4
   6fb10:	bne	6fb4c <fputs@plt+0x5e9dc>
   6fb14:	mov	r3, r7
   6fb18:	mov	r2, r7
   6fb1c:	mov	ip, #1
   6fb20:	ldr	r1, [pc, #252]	; 6fc24 <fputs@plt+0x5eab4>
   6fb24:	ldr	r0, [pc, #252]	; 6fc28 <fputs@plt+0x5eab8>
   6fb28:	b	6fa30 <fputs@plt+0x5e8c0>
   6fb2c:	ldr	r0, [r5, #4]
   6fb30:	mov	r1, r7
   6fb34:	add	sl, r0, r8, lsl #4
   6fb38:	ldr	r0, [r0, r8, lsl #4]
   6fb3c:	bl	14c44 <fputs@plt+0x3ad4>
   6fb40:	cmp	r0, #0
   6fb44:	beq	6fba0 <fputs@plt+0x5ea30>
   6fb48:	add	r8, r8, #1
   6fb4c:	cmp	r8, fp
   6fb50:	blt	6fb2c <fputs@plt+0x5e9bc>
   6fb54:	bne	6fb98 <fputs@plt+0x5ea28>
   6fb58:	ldrb	r1, [r5, #42]	; 0x2a
   6fb5c:	ands	sl, r1, #32
   6fb60:	bne	6fa18 <fputs@plt+0x5e8a8>
   6fb64:	mov	r0, r7
   6fb68:	bl	1c740 <fputs@plt+0xb5d0>
   6fb6c:	cmp	r0, #0
   6fb70:	beq	6fa18 <fputs@plt+0x5e8a8>
   6fb74:	ldrsh	r3, [r5, #32]
   6fb78:	cmp	r3, #0
   6fb7c:	blt	6fb8c <fputs@plt+0x5ea1c>
   6fb80:	ldr	r8, [r5, #4]
   6fb84:	adds	r8, r8, r3, lsl #4
   6fb88:	bne	6fbf4 <fputs@plt+0x5ea84>
   6fb8c:	mov	r3, r4
   6fb90:	mov	r2, r4
   6fb94:	b	6fb1c <fputs@plt+0x5e9ac>
   6fb98:	cmp	sl, #0
   6fb9c:	beq	6fb8c <fputs@plt+0x5ea1c>
   6fba0:	mov	r1, #0
   6fba4:	mov	r0, sl
   6fba8:	bl	1cfa4 <fputs@plt+0xbe34>
   6fbac:	ldrb	r2, [sl, #12]
   6fbb0:	ldrsh	r3, [r5, #32]
   6fbb4:	ldrb	ip, [sl, #15]
   6fbb8:	adds	r2, r2, #0
   6fbbc:	movne	r2, #1
   6fbc0:	cmp	r8, r3
   6fbc4:	ldr	r1, [sl, #8]
   6fbc8:	and	ip, ip, #1
   6fbcc:	bne	6fbe0 <fputs@plt+0x5ea70>
   6fbd0:	ldrb	r3, [r5, #42]	; 0x2a
   6fbd4:	tst	r3, #8
   6fbd8:	movne	r3, #1
   6fbdc:	bne	6fbe4 <fputs@plt+0x5ea74>
   6fbe0:	mov	r3, r4
   6fbe4:	ldr	lr, [pc, #56]	; 6fc24 <fputs@plt+0x5eab4>
   6fbe8:	cmp	r1, #0
   6fbec:	moveq	r1, lr
   6fbf0:	b	6fa30 <fputs@plt+0x5e8c0>
   6fbf4:	mov	r1, sl
   6fbf8:	mov	r0, r8
   6fbfc:	bl	1cfa4 <fputs@plt+0xbe34>
   6fc00:	ldrb	r2, [r8, #12]
   6fc04:	ldrb	ip, [r8, #15]
   6fc08:	ldr	r1, [r8, #8]
   6fc0c:	adds	r2, r2, #0
   6fc10:	movne	r2, #1
   6fc14:	and	ip, ip, #1
   6fc18:	b	6fbd0 <fputs@plt+0x5ea60>
   6fc1c:	andeq	sl, r7, pc, lsl #28
   6fc20:	andeq	r7, r7, r0, asr fp
   6fc24:	andeq	r4, r7, r3, lsr #29
   6fc28:			; <UNDEFINED> instruction: 0x00071ab2
   6fc2c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6fc30:	sub	sp, sp, #40	; 0x28
   6fc34:	mov	r6, r3
   6fc38:	ldr	r7, [sp, #72]	; 0x48
   6fc3c:	mov	r3, #0
   6fc40:	ldr	r5, [sp, #76]	; 0x4c
   6fc44:	cmp	r7, r3
   6fc48:	str	r3, [r2]
   6fc4c:	strne	r3, [r7]
   6fc50:	cmp	r6, #0
   6fc54:	mov	r4, #0
   6fc58:	strne	r3, [r6]
   6fc5c:	cmp	r5, #0
   6fc60:	mov	r3, #1
   6fc64:	strne	r4, [r5]
   6fc68:	str	r3, [sp, #32]
   6fc6c:	mov	r8, r0
   6fc70:	mov	r3, #20
   6fc74:	mov	sl, r1
   6fc78:	mov	r0, #80	; 0x50
   6fc7c:	mov	r1, #0
   6fc80:	mov	r9, r2
   6fc84:	str	r4, [sp, #16]
   6fc88:	str	r4, [sp, #24]
   6fc8c:	str	r4, [sp, #28]
   6fc90:	str	r3, [sp, #20]
   6fc94:	str	r4, [sp, #36]	; 0x24
   6fc98:	bl	27330 <fputs@plt+0x161c0>
   6fc9c:	cmp	r0, #0
   6fca0:	str	r0, [sp, #12]
   6fca4:	bne	6fcb0 <fputs@plt+0x5eb40>
   6fca8:	mov	r4, #7
   6fcac:	b	6fd28 <fputs@plt+0x5ebb8>
   6fcb0:	str	r4, [r0]
   6fcb4:	add	r3, sp, #12
   6fcb8:	str	r5, [sp]
   6fcbc:	ldr	r2, [pc, #248]	; 6fdbc <fputs@plt+0x5ec4c>
   6fcc0:	mov	r1, sl
   6fcc4:	mov	r0, r8
   6fcc8:	bl	5e630 <fputs@plt+0x4d4c0>
   6fccc:	ldr	r3, [sp, #32]
   6fcd0:	mov	r4, r0
   6fcd4:	ldr	r0, [sp, #12]
   6fcd8:	str	r3, [r0]
   6fcdc:	uxtb	r3, r4
   6fce0:	cmp	r3, #4
   6fce4:	bne	6fd38 <fputs@plt+0x5ebc8>
   6fce8:	add	r0, r0, #4
   6fcec:	bl	266dc <fputs@plt+0x1556c>
   6fcf0:	ldr	r3, [sp, #16]
   6fcf4:	cmp	r3, #0
   6fcf8:	beq	6fd24 <fputs@plt+0x5ebb4>
   6fcfc:	cmp	r5, #0
   6fd00:	beq	6fd1c <fputs@plt+0x5ebac>
   6fd04:	ldr	r0, [r5]
   6fd08:	bl	1abdc <fputs@plt+0x9a6c>
   6fd0c:	ldr	r1, [sp, #16]
   6fd10:	ldr	r0, [pc, #168]	; 6fdc0 <fputs@plt+0x5ec50>
   6fd14:	bl	3b298 <fputs@plt+0x2a128>
   6fd18:	str	r0, [r5]
   6fd1c:	ldr	r0, [sp, #16]
   6fd20:	bl	1abdc <fputs@plt+0x9a6c>
   6fd24:	ldr	r4, [sp, #36]	; 0x24
   6fd28:	str	r4, [r8, #52]	; 0x34
   6fd2c:	mov	r0, r4
   6fd30:	add	sp, sp, #40	; 0x28
   6fd34:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   6fd38:	ldr	r0, [sp, #16]
   6fd3c:	bl	1abdc <fputs@plt+0x9a6c>
   6fd40:	cmp	r4, #0
   6fd44:	beq	6fd58 <fputs@plt+0x5ebe8>
   6fd48:	ldr	r0, [sp, #12]
   6fd4c:	add	r0, r0, #4
   6fd50:	bl	266dc <fputs@plt+0x1556c>
   6fd54:	b	6fd2c <fputs@plt+0x5ebbc>
   6fd58:	ldr	r2, [sp, #32]
   6fd5c:	ldr	r3, [sp, #20]
   6fd60:	cmp	r3, r2
   6fd64:	bls	6fd94 <fputs@plt+0x5ec24>
   6fd68:	lsl	r2, r2, #2
   6fd6c:	mov	r3, #0
   6fd70:	ldr	r0, [sp, #12]
   6fd74:	bl	27394 <fputs@plt+0x16224>
   6fd78:	cmp	r0, #0
   6fd7c:	strne	r0, [sp, #12]
   6fd80:	bne	6fd94 <fputs@plt+0x5ec24>
   6fd84:	ldr	r0, [sp, #12]
   6fd88:	add	r0, r0, #4
   6fd8c:	bl	266dc <fputs@plt+0x1556c>
   6fd90:	b	6fca8 <fputs@plt+0x5eb38>
   6fd94:	ldr	r3, [sp, #12]
   6fd98:	cmp	r7, #0
   6fd9c:	add	r3, r3, #4
   6fda0:	str	r3, [r9]
   6fda4:	ldrne	r3, [sp, #28]
   6fda8:	strne	r3, [r7]
   6fdac:	cmp	r6, #0
   6fdb0:	ldrne	r3, [sp, #24]
   6fdb4:	strne	r3, [r6]
   6fdb8:	b	6fd2c <fputs@plt+0x5ebbc>
   6fdbc:	ldrdeq	fp, [r3], -r8
   6fdc0:	andeq	r7, r7, r0, asr fp
   6fdc4:	push	{r4, r5, lr}
   6fdc8:	mov	r5, r1
   6fdcc:	subs	r1, r2, #0
   6fdd0:	sub	sp, sp, #20
   6fdd4:	moveq	r0, #7
   6fdd8:	beq	6fe1c <fputs@plt+0x5ecac>
   6fddc:	mov	r3, #0
   6fde0:	str	r3, [sp]
   6fde4:	mvn	r2, #0
   6fde8:	add	r3, sp, #12
   6fdec:	mov	r4, r0
   6fdf0:	bl	6cdd4 <fputs@plt+0x5bc64>
   6fdf4:	cmp	r0, #0
   6fdf8:	beq	6fe24 <fputs@plt+0x5ecb4>
   6fdfc:	mov	r0, r4
   6fe00:	bl	49554 <fputs@plt+0x383e4>
   6fe04:	mov	r1, r4
   6fe08:	mov	r2, r0
   6fe0c:	mov	r0, r5
   6fe10:	bl	2101c <fputs@plt+0xfeac>
   6fe14:	mov	r0, r4
   6fe18:	bl	49668 <fputs@plt+0x384f8>
   6fe1c:	add	sp, sp, #20
   6fe20:	pop	{r4, r5, pc}
   6fe24:	ldr	r0, [sp, #12]
   6fe28:	bl	5da94 <fputs@plt+0x4c924>
   6fe2c:	mov	r2, r5
   6fe30:	ldr	r1, [sp, #12]
   6fe34:	mov	r0, r4
   6fe38:	bl	495b0 <fputs@plt+0x38440>
   6fe3c:	b	6fe1c <fputs@plt+0x5ecac>
   6fe40:	ldr	r3, [r0]
   6fe44:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   6fe48:	sub	sp, sp, #32
   6fe4c:	mov	r5, #0
   6fe50:	mov	r9, r0
   6fe54:	ldr	r0, [r2]
   6fe58:	ldr	r4, [r3, #32]
   6fe5c:	mov	r6, r2
   6fe60:	str	r5, [sp, #12]
   6fe64:	str	r5, [sp, #16]
   6fe68:	str	r5, [sp, #24]
   6fe6c:	bl	2be94 <fputs@plt+0x1ad24>
   6fe70:	ldr	r7, [pc, #920]	; 70210 <fputs@plt+0x5f0a0>
   6fe74:	mov	r8, r0
   6fe78:	ldr	r0, [r6, #4]
   6fe7c:	bl	2be94 <fputs@plt+0x1ad24>
   6fe80:	ldr	r2, [r4, #120]	; 0x78
   6fe84:	cmp	r8, r5
   6fe88:	ldr	sl, [r4, #20]
   6fe8c:	moveq	r8, r7
   6fe90:	add	r3, r2, #1
   6fe94:	cmp	r0, r5
   6fe98:	movne	r7, r0
   6fe9c:	cmp	r3, sl
   6fea0:	ldrlt	r1, [pc, #876]	; 70214 <fputs@plt+0x5f0a4>
   6fea4:	blt	6ff24 <fputs@plt+0x5edb4>
   6fea8:	ldrb	r6, [r4, #67]	; 0x43
   6feac:	cmp	r6, #0
   6feb0:	movne	r6, r5
   6feb4:	bne	6ff34 <fputs@plt+0x5edc4>
   6feb8:	ldr	r1, [pc, #856]	; 70218 <fputs@plt+0x5f0a8>
   6febc:	mov	r0, r4
   6fec0:	bl	38c54 <fputs@plt+0x27ae4>
   6fec4:	mov	r5, r6
   6fec8:	str	r0, [sp, #24]
   6fecc:	ldr	r1, [sp, #24]
   6fed0:	cmp	r1, #0
   6fed4:	beq	6fef0 <fputs@plt+0x5ed80>
   6fed8:	mov	r0, r9
   6fedc:	mvn	r2, #0
   6fee0:	bl	27bb4 <fputs@plt+0x16a44>
   6fee4:	ldr	r1, [sp, #24]
   6fee8:	mov	r0, r4
   6feec:	bl	1e0ec <fputs@plt+0xcf7c>
   6fef0:	cmp	r5, #0
   6fef4:	beq	70020 <fputs@plt+0x5eeb0>
   6fef8:	mov	r1, r5
   6fefc:	mov	r0, r9
   6ff00:	bl	27ef8 <fputs@plt+0x16d88>
   6ff04:	b	70020 <fputs@plt+0x5eeb0>
   6ff08:	mov	r1, r7
   6ff0c:	ldr	r0, [r0, r6, lsl #4]
   6ff10:	bl	14c44 <fputs@plt+0x3ad4>
   6ff14:	subs	r5, r0, #0
   6ff18:	bne	6ff30 <fputs@plt+0x5edc0>
   6ff1c:	ldr	r1, [pc, #760]	; 7021c <fputs@plt+0x5f0ac>
   6ff20:	mov	r2, r7
   6ff24:	mov	r0, r4
   6ff28:	bl	38c54 <fputs@plt+0x27ae4>
   6ff2c:	b	70120 <fputs@plt+0x5efb0>
   6ff30:	add	r6, r6, #1
   6ff34:	cmp	r6, sl
   6ff38:	ldr	r0, [r4, #16]
   6ff3c:	blt	6ff08 <fputs@plt+0x5ed98>
   6ff40:	add	r3, r4, #392	; 0x188
   6ff44:	cmp	r0, r3
   6ff48:	bne	70000 <fputs@plt+0x5ee90>
   6ff4c:	mov	r2, #48	; 0x30
   6ff50:	mov	r3, #0
   6ff54:	mov	r0, r4
   6ff58:	bl	1f8dc <fputs@plt+0xe76c>
   6ff5c:	cmp	r0, #0
   6ff60:	beq	70020 <fputs@plt+0x5eeb0>
   6ff64:	ldr	r3, [r4, #16]
   6ff68:	mov	r2, r0
   6ff6c:	add	r1, r3, #32
   6ff70:	ldr	ip, [r3], #4
   6ff74:	cmp	r3, r1
   6ff78:	str	ip, [r2], #4
   6ff7c:	bne	6ff70 <fputs@plt+0x5ee00>
   6ff80:	ldr	r6, [r4, #20]
   6ff84:	str	r0, [r4, #16]
   6ff88:	mov	r2, #16
   6ff8c:	add	r6, r0, r6, lsl #4
   6ff90:	mov	r1, #0
   6ff94:	mov	r0, r6
   6ff98:	bl	10f48 <memset@plt>
   6ff9c:	ldr	r3, [r4, #48]	; 0x30
   6ffa0:	ldr	r0, [r4]
   6ffa4:	str	r3, [sp, #20]
   6ffa8:	add	r3, sp, #16
   6ffac:	str	r3, [sp, #4]
   6ffb0:	add	r3, sp, #12
   6ffb4:	str	r3, [sp]
   6ffb8:	add	r2, sp, #20
   6ffbc:	add	r3, sp, #28
   6ffc0:	mov	r1, r8
   6ffc4:	ldr	r0, [r0, #16]
   6ffc8:	bl	3b2d0 <fputs@plt+0x2a160>
   6ffcc:	cmp	r0, #0
   6ffd0:	beq	70028 <fputs@plt+0x5eeb8>
   6ffd4:	cmp	r0, #7
   6ffd8:	bne	6ffe4 <fputs@plt+0x5ee74>
   6ffdc:	mov	r0, r4
   6ffe0:	bl	1ae98 <fputs@plt+0x9d28>
   6ffe4:	mov	r0, r9
   6ffe8:	mvn	r2, #0
   6ffec:	ldr	r1, [sp, #16]
   6fff0:	bl	27bb4 <fputs@plt+0x16a44>
   6fff4:	ldr	r0, [sp, #16]
   6fff8:	bl	1abdc <fputs@plt+0x9a6c>
   6fffc:	b	70020 <fputs@plt+0x5eeb0>
   70000:	add	r2, sl, #1
   70004:	mov	r1, r0
   70008:	lsl	r2, r2, #4
   7000c:	mov	r3, #0
   70010:	mov	r0, r4
   70014:	bl	2745c <fputs@plt+0x162ec>
   70018:	cmp	r0, #0
   7001c:	bne	6ff80 <fputs@plt+0x5ee10>
   70020:	add	sp, sp, #32
   70024:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   70028:	ldr	r3, [sp, #20]
   7002c:	mov	r2, r4
   70030:	orr	r3, r3, #256	; 0x100
   70034:	str	r3, [sp, #20]
   70038:	stm	sp, {r0, r3}
   7003c:	ldr	r1, [sp, #12]
   70040:	add	r3, r6, #4
   70044:	ldr	r0, [sp, #28]
   70048:	bl	4a984 <fputs@plt+0x39814>
   7004c:	mov	r5, r0
   70050:	ldr	r0, [sp, #12]
   70054:	bl	1abdc <fputs@plt+0x9a6c>
   70058:	ldr	r3, [r4, #20]
   7005c:	cmp	r5, #19
   70060:	add	r3, r3, #1
   70064:	str	r3, [r4, #20]
   70068:	bne	70128 <fputs@plt+0x5efb8>
   7006c:	ldr	r1, [pc, #428]	; 70220 <fputs@plt+0x5f0b0>
   70070:	mov	r0, r4
   70074:	bl	38c54 <fputs@plt+0x27ae4>
   70078:	mov	r5, #1
   7007c:	str	r0, [sp, #24]
   70080:	mov	r3, #3
   70084:	strb	r3, [r6, #8]
   70088:	mov	r1, r7
   7008c:	mov	r0, r4
   70090:	bl	20d6c <fputs@plt+0xfbfc>
   70094:	cmp	r5, #0
   70098:	str	r0, [r6]
   7009c:	bne	700ac <fputs@plt+0x5ef3c>
   700a0:	cmp	r0, #0
   700a4:	bne	701f0 <fputs@plt+0x5f080>
   700a8:	mov	r5, #7
   700ac:	ldr	r6, [r4, #20]
   700b0:	ldr	r2, [r4, #16]
   700b4:	sub	r6, r6, #1
   700b8:	lsl	r7, r6, #4
   700bc:	add	r2, r2, r7
   700c0:	ldr	r0, [r2, #4]
   700c4:	cmp	r0, #0
   700c8:	beq	700e4 <fputs@plt+0x5ef74>
   700cc:	bl	47098 <fputs@plt+0x35f28>
   700d0:	ldr	r3, [r4, #16]
   700d4:	mov	r2, #0
   700d8:	add	r3, r3, r7
   700dc:	str	r2, [r3, #4]
   700e0:	str	r2, [r3, #12]
   700e4:	mov	r0, r4
   700e8:	bl	1f820 <fputs@plt+0xe6b0>
   700ec:	ldr	r3, [pc, #304]	; 70224 <fputs@plt+0x5f0b4>
   700f0:	str	r6, [r4, #20]
   700f4:	cmp	r5, r3
   700f8:	cmpne	r5, #7
   700fc:	bne	701d8 <fputs@plt+0x5f068>
   70100:	mov	r0, r4
   70104:	bl	1ae98 <fputs@plt+0x9d28>
   70108:	ldr	r1, [sp, #24]
   7010c:	mov	r0, r4
   70110:	bl	1e0ec <fputs@plt+0xcf7c>
   70114:	ldr	r1, [pc, #268]	; 70228 <fputs@plt+0x5f0b8>
   70118:	mov	r0, r4
   7011c:	bl	38c54 <fputs@plt+0x27ae4>
   70120:	str	r0, [sp, #24]
   70124:	b	6fecc <fputs@plt+0x5ed5c>
   70128:	cmp	r5, #0
   7012c:	bne	70080 <fputs@plt+0x5ef10>
   70130:	ldr	r1, [r6, #4]
   70134:	mov	r0, r4
   70138:	bl	236c0 <fputs@plt+0x12550>
   7013c:	cmp	r0, #0
   70140:	str	r0, [r6, #12]
   70144:	moveq	r5, #7
   70148:	beq	7017c <fputs@plt+0x5f00c>
   7014c:	ldrb	r3, [r0, #76]	; 0x4c
   70150:	cmp	r3, #0
   70154:	beq	7017c <fputs@plt+0x5f00c>
   70158:	ldrb	r2, [r0, #77]	; 0x4d
   7015c:	ldrb	r3, [r4, #66]	; 0x42
   70160:	cmp	r2, r3
   70164:	beq	7017c <fputs@plt+0x5f00c>
   70168:	ldr	r1, [pc, #188]	; 7022c <fputs@plt+0x5f0bc>
   7016c:	mov	r0, r4
   70170:	bl	38c54 <fputs@plt+0x27ae4>
   70174:	mov	r5, #1
   70178:	str	r0, [sp, #24]
   7017c:	ldr	r2, [r6, #4]
   70180:	ldm	r2, {r2, r3}
   70184:	str	r2, [r3, #4]
   70188:	ldr	r0, [r3]
   7018c:	ldrb	r1, [r4, #71]	; 0x47
   70190:	bl	16734 <fputs@plt+0x55c4>
   70194:	ldr	r3, [r4, #16]
   70198:	mvn	r1, #0
   7019c:	ldr	sl, [r6, #4]
   701a0:	ldr	r0, [r3, #4]
   701a4:	bl	16bf8 <fputs@plt+0x5a88>
   701a8:	mov	r1, r0
   701ac:	mov	r0, sl
   701b0:	bl	16bf8 <fputs@plt+0x5a88>
   701b4:	ldr	r2, [r6, #4]
   701b8:	ldr	r1, [r4, #24]
   701bc:	ldm	r2, {r2, r3}
   701c0:	and	r1, r1, #56	; 0x38
   701c4:	orr	r1, r1, #3
   701c8:	str	r2, [r3, #4]
   701cc:	ldr	r0, [r3]
   701d0:	bl	16410 <fputs@plt+0x52a0>
   701d4:	b	70080 <fputs@plt+0x5ef10>
   701d8:	ldr	r3, [sp, #24]
   701dc:	cmp	r3, #0
   701e0:	bne	6fecc <fputs@plt+0x5ed5c>
   701e4:	mov	r2, r8
   701e8:	ldr	r1, [pc, #64]	; 70230 <fputs@plt+0x5f0c0>
   701ec:	b	6ff24 <fputs@plt+0x5edb4>
   701f0:	mov	r0, r4
   701f4:	bl	1676c <fputs@plt+0x55fc>
   701f8:	add	r1, sp, #24
   701fc:	mov	r0, r4
   70200:	bl	5ed44 <fputs@plt+0x4dbd4>
   70204:	subs	r5, r0, #0
   70208:	beq	70020 <fputs@plt+0x5eeb0>
   7020c:	b	700ac <fputs@plt+0x5ef3c>
   70210:	ldrdeq	r1, [r7], -ip
   70214:	andeq	sl, r7, fp, lsr #28
   70218:	andeq	sl, r7, r0, asr lr
   7021c:	andeq	sl, r7, sl, ror lr
   70220:	muleq	r7, r8, lr
   70224:	andeq	r0, r0, sl, lsl #24
   70228:	andeq	r8, r7, r6, rrx
   7022c:	andeq	r9, r7, r0, ror #18
   70230:			; <UNDEFINED> instruction: 0x0007aeb5
   70234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   70238:	sub	sp, sp, #44	; 0x2c
   7023c:	mov	fp, r0
   70240:	str	r3, [sp, #16]
   70244:	mov	r3, #0
   70248:	str	r3, [r1]
   7024c:	mov	sl, r1
   70250:	str	r2, [sp, #20]
   70254:	str	r3, [sp, #28]
   70258:	str	r3, [sp, #32]
   7025c:	bl	26cf8 <fputs@plt+0x15b88>
   70260:	subs	r6, r0, #0
   70264:	bne	70290 <fputs@plt+0x5f120>
   70268:	ldr	r3, [sp, #20]
   7026c:	mov	r2, #70	; 0x46
   70270:	and	r1, r3, #7
   70274:	asr	r2, r2, r1
   70278:	ands	r2, r2, #1
   7027c:	str	r2, [sp, #12]
   70280:	bne	7029c <fputs@plt+0x5f12c>
   70284:	ldr	r0, [pc, #1116]	; 706e8 <fputs@plt+0x5f578>
   70288:	bl	2e454 <fputs@plt+0x1d2e4>
   7028c:	mov	r6, r0
   70290:	mov	r0, r6
   70294:	add	sp, sp, #44	; 0x2c
   70298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   7029c:	ldr	r5, [pc, #1096]	; 706ec <fputs@plt+0x5f57c>
   702a0:	ldr	r2, [r5, #4]
   702a4:	cmp	r2, #0
   702a8:	beq	702c0 <fputs@plt+0x5f150>
   702ac:	tst	r3, #32768	; 0x8000
   702b0:	bne	702c0 <fputs@plt+0x5f150>
   702b4:	tst	r3, #65536	; 0x10000
   702b8:	ldreq	r6, [r5, #8]
   702bc:	ldrne	r6, [sp, #12]
   702c0:	tst	r3, #262144	; 0x40000
   702c4:	bicne	r3, r3, #131072	; 0x20000
   702c8:	bne	702dc <fputs@plt+0x5f16c>
   702cc:	ldr	r2, [r5, #220]	; 0xdc
   702d0:	cmp	r2, #0
   702d4:	beq	702e0 <fputs@plt+0x5f170>
   702d8:	orr	r3, r3, #131072	; 0x20000
   702dc:	str	r3, [sp, #20]
   702e0:	ldr	r2, [sp, #20]
   702e4:	ldr	r3, [pc, #1028]	; 706f0 <fputs@plt+0x5f580>
   702e8:	mov	r0, #464	; 0x1d0
   702ec:	and	r3, r3, r2
   702f0:	mov	r1, #0
   702f4:	str	r3, [sp, #20]
   702f8:	bl	21200 <fputs@plt+0x10090>
   702fc:	subs	r4, r0, #0
   70300:	beq	704d4 <fputs@plt+0x5f364>
   70304:	cmp	r6, #0
   70308:	movne	r3, #8
   7030c:	strne	r3, [r4, #12]
   70310:	mov	r3, #255	; 0xff
   70314:	str	r3, [r4, #56]	; 0x38
   70318:	ldr	ip, [pc, #980]	; 706f4 <fputs@plt+0x5f584>
   7031c:	mov	r3, #2
   70320:	str	r3, [r4, #20]
   70324:	ldr	r3, [pc, #972]	; 706f8 <fputs@plt+0x5f588>
   70328:	add	r2, r4, #92	; 0x5c
   7032c:	add	lr, ip, #48	; 0x30
   70330:	str	r3, [r4, #80]	; 0x50
   70334:	add	r3, r4, #392	; 0x188
   70338:	str	r3, [r4, #16]
   7033c:	mov	r3, ip
   70340:	add	r2, r2, #8
   70344:	ldm	r3!, {r0, r1}
   70348:	cmp	r3, lr
   7034c:	str	r0, [r2, #-8]
   70350:	str	r1, [r2, #-4]
   70354:	mov	ip, r3
   70358:	bne	7033c <fputs@plt+0x5f1cc>
   7035c:	mvn	r3, #0
   70360:	strb	r3, [r4, #72]	; 0x48
   70364:	ldrd	r2, [r5, #176]	; 0xb0
   70368:	ldr	r9, [pc, #908]	; 706fc <fputs@plt+0x5f58c>
   7036c:	ldr	r8, [pc, #908]	; 70700 <fputs@plt+0x5f590>
   70370:	strd	r2, [r4, #40]	; 0x28
   70374:	mvn	r3, #-2147483648	; 0x80000000
   70378:	str	r3, [r4, #140]	; 0x8c
   7037c:	ldr	r3, [r4, #24]
   70380:	mov	r6, #0
   70384:	orr	r3, r3, #9437184	; 0x900000
   70388:	mov	r7, #1
   7038c:	orr	r3, r3, #96	; 0x60
   70390:	str	r3, [r4, #24]
   70394:	str	r6, [r4, #136]	; 0x88
   70398:	strb	r7, [r4, #67]	; 0x43
   7039c:	str	r6, [r4, #76]	; 0x4c
   703a0:	str	r6, [r4, #372]	; 0x174
   703a4:	str	r6, [r4, #368]	; 0x170
   703a8:	str	r6, [r4, #364]	; 0x16c
   703ac:	str	r6, [r4, #376]	; 0x178
   703b0:	str	r6, [r4, #328]	; 0x148
   703b4:	str	r6, [r4, #324]	; 0x144
   703b8:	str	r6, [r4, #320]	; 0x140
   703bc:	str	r6, [r4, #332]	; 0x14c
   703c0:	mov	r3, r6
   703c4:	mov	r2, r7
   703c8:	mov	r1, r8
   703cc:	str	r6, [sp, #4]
   703d0:	str	r9, [sp]
   703d4:	mov	r0, r4
   703d8:	bl	31864 <fputs@plt+0x206f4>
   703dc:	mov	r3, r6
   703e0:	mov	r2, #3
   703e4:	mov	r1, r8
   703e8:	str	r6, [sp, #4]
   703ec:	str	r9, [sp]
   703f0:	mov	r0, r4
   703f4:	bl	31864 <fputs@plt+0x206f4>
   703f8:	mov	r3, r6
   703fc:	mov	r2, #2
   70400:	mov	r1, r8
   70404:	str	r6, [sp, #4]
   70408:	str	r9, [sp]
   7040c:	mov	r0, r4
   70410:	bl	31864 <fputs@plt+0x206f4>
   70414:	ldr	r3, [pc, #744]	; 70704 <fputs@plt+0x5f594>
   70418:	mov	r2, r7
   7041c:	str	r3, [sp]
   70420:	ldr	r1, [pc, #736]	; 70708 <fputs@plt+0x5f598>
   70424:	mov	r3, r6
   70428:	str	r6, [sp, #4]
   7042c:	mov	r0, r4
   70430:	bl	31864 <fputs@plt+0x206f4>
   70434:	mov	r3, r7
   70438:	str	r6, [sp, #4]
   7043c:	str	r9, [sp]
   70440:	mov	r2, r7
   70444:	ldr	r1, [pc, #704]	; 7070c <fputs@plt+0x5f59c>
   70448:	mov	r0, r4
   7044c:	bl	31864 <fputs@plt+0x206f4>
   70450:	ldrb	r3, [r4, #69]	; 0x45
   70454:	cmp	r3, r6
   70458:	bne	704d4 <fputs@plt+0x5f364>
   7045c:	mov	r2, r8
   70460:	mov	r1, r7
   70464:	mov	r0, r4
   70468:	bl	20648 <fputs@plt+0xf4d8>
   7046c:	add	r2, sp, #40	; 0x28
   70470:	mov	r1, fp
   70474:	ldr	r3, [r2, #-20]!	; 0xffffffec
   70478:	str	r3, [r4, #48]	; 0x30
   7047c:	add	r3, sp, #32
   70480:	str	r0, [r4, #8]
   70484:	str	r3, [sp, #4]
   70488:	add	r3, sp, #28
   7048c:	str	r3, [sp]
   70490:	ldr	r0, [sp, #16]
   70494:	mov	r3, r4
   70498:	bl	3b2d0 <fputs@plt+0x2a160>
   7049c:	subs	r1, r0, #0
   704a0:	beq	70508 <fputs@plt+0x5f398>
   704a4:	cmp	r1, #7
   704a8:	bne	704b4 <fputs@plt+0x5f344>
   704ac:	mov	r0, r4
   704b0:	bl	1ae98 <fputs@plt+0x9d28>
   704b4:	ldr	r3, [sp, #32]
   704b8:	ldr	r2, [pc, #592]	; 70710 <fputs@plt+0x5f5a0>
   704bc:	cmp	r3, #0
   704c0:	mov	r0, r4
   704c4:	moveq	r2, #0
   704c8:	bl	3159c <fputs@plt+0x2042c>
   704cc:	ldr	r0, [sp, #32]
   704d0:	bl	1abdc <fputs@plt+0x9a6c>
   704d4:	mov	r0, r4
   704d8:	bl	49668 <fputs@plt+0x384f8>
   704dc:	cmp	r0, #7
   704e0:	mov	r6, r0
   704e4:	bne	706c8 <fputs@plt+0x5f558>
   704e8:	mov	r0, r4
   704ec:	bl	491b8 <fputs@plt+0x38048>
   704f0:	mov	r4, #0
   704f4:	str	r4, [sl]
   704f8:	ldr	r0, [sp, #28]
   704fc:	bl	1abdc <fputs@plt+0x9a6c>
   70500:	uxtb	r6, r6
   70504:	b	70290 <fputs@plt+0x5f120>
   70508:	ldr	r2, [sp, #20]
   7050c:	ldr	r3, [r4, #16]
   70510:	orr	r2, r2, #256	; 0x100
   70514:	add	r3, r3, #4
   70518:	stm	sp, {r1, r2}
   7051c:	ldr	r1, [sp, #28]
   70520:	mov	r2, r4
   70524:	ldr	r0, [r4]
   70528:	bl	4a984 <fputs@plt+0x39814>
   7052c:	subs	r1, r0, #0
   70530:	beq	7054c <fputs@plt+0x5f3dc>
   70534:	ldr	r3, [pc, #472]	; 70714 <fputs@plt+0x5f5a4>
   70538:	mov	r0, r4
   7053c:	cmp	r1, r3
   70540:	moveq	r1, #7
   70544:	bl	24a44 <fputs@plt+0x138d4>
   70548:	b	704d4 <fputs@plt+0x5f364>
   7054c:	ldr	r6, [r4, #16]
   70550:	mov	r0, r4
   70554:	ldr	r1, [r6, #4]
   70558:	ldm	r1, {r2, r3}
   7055c:	str	r2, [r3, #4]
   70560:	bl	236c0 <fputs@plt+0x12550>
   70564:	mov	r1, #0
   70568:	str	r0, [r6, #12]
   7056c:	ldrb	r3, [r4, #69]	; 0x45
   70570:	ldr	r6, [r4, #16]
   70574:	mov	r0, r4
   70578:	cmp	r3, #0
   7057c:	ldreq	r3, [r6, #12]
   70580:	ldrbeq	r3, [r3, #77]	; 0x4d
   70584:	strbeq	r3, [r4, #66]	; 0x42
   70588:	bl	236c0 <fputs@plt+0x12550>
   7058c:	ldr	r3, [r4, #16]
   70590:	ldr	r2, [pc, #384]	; 70718 <fputs@plt+0x5f5a8>
   70594:	str	r0, [r6, #28]
   70598:	str	r2, [r3]
   7059c:	mov	r2, #3
   705a0:	strb	r2, [r3, #8]
   705a4:	ldr	r3, [r4, #16]
   705a8:	ldr	r2, [pc, #364]	; 7071c <fputs@plt+0x5f5ac>
   705ac:	str	r2, [r3, #16]
   705b0:	mov	r2, #1
   705b4:	strb	r2, [r3, #24]
   705b8:	ldrb	r1, [r4, #69]	; 0x45
   705bc:	ldr	r3, [pc, #348]	; 70720 <fputs@plt+0x5f5b0>
   705c0:	cmp	r1, #0
   705c4:	str	r3, [r4, #80]	; 0x50
   705c8:	bne	704d4 <fputs@plt+0x5f364>
   705cc:	mov	r0, r4
   705d0:	bl	24a44 <fputs@plt+0x138d4>
   705d4:	mov	r2, #2
   705d8:	ldr	r1, [pc, #324]	; 70724 <fputs@plt+0x5f5b4>
   705dc:	mov	r0, r4
   705e0:	bl	493b4 <fputs@plt+0x38244>
   705e4:	cmp	r0, #7
   705e8:	bne	705f4 <fputs@plt+0x5f484>
   705ec:	mov	r0, r4
   705f0:	bl	1ae98 <fputs@plt+0x9d28>
   705f4:	mov	r0, r4
   705f8:	bl	49668 <fputs@plt+0x384f8>
   705fc:	subs	r6, r0, #0
   70600:	bne	706d8 <fputs@plt+0x5f568>
   70604:	ldr	r7, [pc, #284]	; 70728 <fputs@plt+0x5f5b8>
   70608:	ldr	r3, [r7, #340]	; 0x154
   7060c:	cmp	r3, #0
   70610:	movne	r8, r6
   70614:	movne	fp, r6
   70618:	bne	7065c <fputs@plt+0x5f4ec>
   7061c:	mov	r0, r4
   70620:	bl	49668 <fputs@plt+0x384f8>
   70624:	cmp	r0, #0
   70628:	bne	704d4 <fputs@plt+0x5f364>
   7062c:	ldr	r1, [r4, #264]	; 0x108
   70630:	cmp	r1, #0
   70634:	bne	70648 <fputs@plt+0x5f4d8>
   70638:	ldr	r3, [r5, #32]
   7063c:	ldr	r2, [r5, #28]
   70640:	mov	r0, r4
   70644:	bl	21a78 <fputs@plt+0x10908>
   70648:	ldr	r3, [pc, #220]	; 7072c <fputs@plt+0x5f5bc>
   7064c:	str	r3, [r4, #220]	; 0xdc
   70650:	mov	r3, #1000	; 0x3e8
   70654:	str	r3, [r4, #224]	; 0xe0
   70658:	b	704d4 <fputs@plt+0x5f364>
   7065c:	ldr	r3, [r7, #340]	; 0x154
   70660:	cmp	r3, r8
   70664:	movls	r3, fp
   70668:	ldrhi	r3, [r7, #344]	; 0x158
   7066c:	ldrhi	r9, [sp, #12]
   70670:	movls	r9, r6
   70674:	ldrhi	r3, [r3, r8, lsl #2]
   70678:	str	fp, [sp, #36]	; 0x24
   7067c:	cmp	r3, #0
   70680:	beq	706b0 <fputs@plt+0x5f540>
   70684:	add	r1, sp, #36	; 0x24
   70688:	ldr	r2, [pc, #160]	; 70730 <fputs@plt+0x5f5c0>
   7068c:	mov	r0, r4
   70690:	blx	r3
   70694:	subs	r1, r0, #0
   70698:	beq	706b0 <fputs@plt+0x5f540>
   7069c:	ldr	r3, [sp, #36]	; 0x24
   706a0:	ldr	r2, [pc, #140]	; 70734 <fputs@plt+0x5f5c4>
   706a4:	mov	r0, r4
   706a8:	bl	3159c <fputs@plt+0x2042c>
   706ac:	mov	r9, r6
   706b0:	ldr	r0, [sp, #36]	; 0x24
   706b4:	bl	1abdc <fputs@plt+0x9a6c>
   706b8:	cmp	r9, #0
   706bc:	add	r8, r8, #1
   706c0:	bne	7065c <fputs@plt+0x5f4ec>
   706c4:	b	7061c <fputs@plt+0x5f4ac>
   706c8:	cmp	r0, #0
   706cc:	ldrne	r3, [pc, #100]	; 70738 <fputs@plt+0x5f5c8>
   706d0:	strne	r3, [r4, #80]	; 0x50
   706d4:	b	704f4 <fputs@plt+0x5f384>
   706d8:	mov	r1, r6
   706dc:	mov	r0, r4
   706e0:	bl	24a44 <fputs@plt+0x138d4>
   706e4:	b	7062c <fputs@plt+0x5f4bc>
   706e8:	strdeq	r1, [r2], -r7
   706ec:	andeq	ip, r8, r0, lsr r1
   706f0:			; <UNDEFINED> instruction: 0xfff600e7
   706f4:	andeq	r4, r7, r0, asr #31
   706f8:			; <UNDEFINED> instruction: 0xf03b7906
   706fc:	andeq	r3, r2, r8, asr #9
   70700:	andeq	r4, r7, r3, lsr #29
   70704:	andeq	r5, r2, r4, lsr #26
   70708:	andeq	r9, r7, r9, lsr #32
   7070c:	ldrdeq	sl, [r7], -r1
   70710:	andeq	r7, r7, r0, asr fp
   70714:	andeq	r0, r0, sl, lsl #24
   70718:	ldrdeq	sl, [r7], -r7
   7071c:	andeq	r7, r7, r4, lsr r9
   70720:	mlage	r9, r7, r6, sl
   70724:	ldrdeq	sl, [r7], -ip
   70728:	ldrdeq	r0, [r9], -r0	; <UNPREDICTABLE>
   7072c:	andeq	r9, r4, ip, lsl r5
   70730:	andeq	r7, r7, ip, lsr r5
   70734:	andeq	sl, r7, r2, ror #29
   70738:	blmi	1e35180 <stderr@@GLIBC_2.4+0x1da8418>
   7073c:	mov	r3, #0
   70740:	mov	r2, #6
   70744:	b	70234 <fputs@plt+0x5f0c4>
   70748:	b	70234 <fputs@plt+0x5f0c4>
   7074c:	mov	r3, #0
   70750:	push	{r4, r5, r6, r7, r8, lr}
   70754:	mov	r5, r0
   70758:	str	r3, [r1]
   7075c:	mov	r6, r1
   70760:	bl	26cf8 <fputs@plt+0x15b88>
   70764:	subs	r4, r0, #0
   70768:	bne	707ec <fputs@plt+0x5f67c>
   7076c:	ldr	r3, [pc, #128]	; 707f4 <fputs@plt+0x5f684>
   70770:	cmp	r5, #0
   70774:	moveq	r5, r3
   70778:	bl	205c8 <fputs@plt+0xf458>
   7077c:	mov	r3, r4
   70780:	mov	r2, #2
   70784:	mov	r1, r5
   70788:	mov	r7, r0
   7078c:	bl	28508 <fputs@plt+0x17398>
   70790:	mov	r1, #1
   70794:	mov	r0, r7
   70798:	bl	2be50 <fputs@plt+0x1ace0>
   7079c:	cmp	r0, #0
   707a0:	moveq	r4, #7
   707a4:	beq	707e0 <fputs@plt+0x5f670>
   707a8:	mov	r3, r4
   707ac:	mov	r2, #6
   707b0:	mov	r1, r6
   707b4:	bl	70234 <fputs@plt+0x5f0c4>
   707b8:	subs	r4, r0, #0
   707bc:	bne	707e0 <fputs@plt+0x5f670>
   707c0:	ldr	r1, [r6]
   707c4:	ldr	r3, [r1, #16]
   707c8:	ldr	r3, [r3, #12]
   707cc:	ldrh	r2, [r3, #78]	; 0x4e
   707d0:	tst	r2, #1
   707d4:	moveq	r2, #2
   707d8:	strbeq	r2, [r1, #66]	; 0x42
   707dc:	strbeq	r2, [r3, #77]	; 0x4d
   707e0:	mov	r0, r7
   707e4:	bl	248c4 <fputs@plt+0x13754>
   707e8:	uxtb	r4, r4
   707ec:	mov	r0, r4
   707f0:	pop	{r4, r5, r6, r7, r8, pc}
   707f4:	muleq	r7, r4, r8
   707f8:	push	{r0, r1, r2, r4, r5, lr}
   707fc:	mov	r5, r2
   70800:	mov	r4, r3
   70804:	bl	49de0 <fputs@plt+0x38c70>
   70808:	cmp	r0, #0
   7080c:	bne	70820 <fputs@plt+0x5f6b0>
   70810:	mov	r0, r5
   70814:	mov	r1, r4
   70818:	add	sp, sp, #12
   7081c:	pop	{r4, r5, pc}
   70820:	mov	r1, sp
   70824:	bl	1d3fc <fputs@plt+0xc28c>
   70828:	cmp	r0, #0
   7082c:	bne	70810 <fputs@plt+0x5f6a0>
   70830:	ldm	sp, {r0, r1}
   70834:	b	70818 <fputs@plt+0x5f6a8>
   70838:	push	{r4, lr}
   7083c:	bl	18f00 <fputs@plt+0x7d90>
   70840:	cmp	r0, #0
   70844:	popeq	{r4, pc}
   70848:	ldr	r3, [r0, #4]
   7084c:	ldr	r3, [r3]
   70850:	ldrb	r2, [r3, #16]
   70854:	cmp	r2, #0
   70858:	ldreq	r0, [r3, #176]	; 0xb0
   7085c:	ldrne	r0, [pc]	; 70864 <fputs@plt+0x5f6f4>
   70860:	pop	{r4, pc}
   70864:	ldrdeq	r1, [r7], -ip
   70868:	push	{r4, lr}
   7086c:	bl	18f00 <fputs@plt+0x7d90>
   70870:	cmp	r0, #0
   70874:	ldrne	r3, [r0, #4]
   70878:	ldrhne	r0, [r3, #22]
   7087c:	andne	r0, r0, #1
   70880:	mvneq	r0, #0
   70884:	pop	{r4, pc}
   70888:	subs	r2, r1, #1
   7088c:	bxeq	lr
   70890:	bcc	70a68 <fputs@plt+0x5f8f8>
   70894:	cmp	r0, r1
   70898:	bls	70a4c <fputs@plt+0x5f8dc>
   7089c:	tst	r1, r2
   708a0:	beq	70a58 <fputs@plt+0x5f8e8>
   708a4:	clz	r3, r0
   708a8:	clz	r2, r1
   708ac:	sub	r3, r2, r3
   708b0:	rsbs	r3, r3, #31
   708b4:	addne	r3, r3, r3, lsl #1
   708b8:	mov	r2, #0
   708bc:	addne	pc, pc, r3, lsl #2
   708c0:	nop			; (mov r0, r0)
   708c4:	cmp	r0, r1, lsl #31
   708c8:	adc	r2, r2, r2
   708cc:	subcs	r0, r0, r1, lsl #31
   708d0:	cmp	r0, r1, lsl #30
   708d4:	adc	r2, r2, r2
   708d8:	subcs	r0, r0, r1, lsl #30
   708dc:	cmp	r0, r1, lsl #29
   708e0:	adc	r2, r2, r2
   708e4:	subcs	r0, r0, r1, lsl #29
   708e8:	cmp	r0, r1, lsl #28
   708ec:	adc	r2, r2, r2
   708f0:	subcs	r0, r0, r1, lsl #28
   708f4:	cmp	r0, r1, lsl #27
   708f8:	adc	r2, r2, r2
   708fc:	subcs	r0, r0, r1, lsl #27
   70900:	cmp	r0, r1, lsl #26
   70904:	adc	r2, r2, r2
   70908:	subcs	r0, r0, r1, lsl #26
   7090c:	cmp	r0, r1, lsl #25
   70910:	adc	r2, r2, r2
   70914:	subcs	r0, r0, r1, lsl #25
   70918:	cmp	r0, r1, lsl #24
   7091c:	adc	r2, r2, r2
   70920:	subcs	r0, r0, r1, lsl #24
   70924:	cmp	r0, r1, lsl #23
   70928:	adc	r2, r2, r2
   7092c:	subcs	r0, r0, r1, lsl #23
   70930:	cmp	r0, r1, lsl #22
   70934:	adc	r2, r2, r2
   70938:	subcs	r0, r0, r1, lsl #22
   7093c:	cmp	r0, r1, lsl #21
   70940:	adc	r2, r2, r2
   70944:	subcs	r0, r0, r1, lsl #21
   70948:	cmp	r0, r1, lsl #20
   7094c:	adc	r2, r2, r2
   70950:	subcs	r0, r0, r1, lsl #20
   70954:	cmp	r0, r1, lsl #19
   70958:	adc	r2, r2, r2
   7095c:	subcs	r0, r0, r1, lsl #19
   70960:	cmp	r0, r1, lsl #18
   70964:	adc	r2, r2, r2
   70968:	subcs	r0, r0, r1, lsl #18
   7096c:	cmp	r0, r1, lsl #17
   70970:	adc	r2, r2, r2
   70974:	subcs	r0, r0, r1, lsl #17
   70978:	cmp	r0, r1, lsl #16
   7097c:	adc	r2, r2, r2
   70980:	subcs	r0, r0, r1, lsl #16
   70984:	cmp	r0, r1, lsl #15
   70988:	adc	r2, r2, r2
   7098c:	subcs	r0, r0, r1, lsl #15
   70990:	cmp	r0, r1, lsl #14
   70994:	adc	r2, r2, r2
   70998:	subcs	r0, r0, r1, lsl #14
   7099c:	cmp	r0, r1, lsl #13
   709a0:	adc	r2, r2, r2
   709a4:	subcs	r0, r0, r1, lsl #13
   709a8:	cmp	r0, r1, lsl #12
   709ac:	adc	r2, r2, r2
   709b0:	subcs	r0, r0, r1, lsl #12
   709b4:	cmp	r0, r1, lsl #11
   709b8:	adc	r2, r2, r2
   709bc:	subcs	r0, r0, r1, lsl #11
   709c0:	cmp	r0, r1, lsl #10
   709c4:	adc	r2, r2, r2
   709c8:	subcs	r0, r0, r1, lsl #10
   709cc:	cmp	r0, r1, lsl #9
   709d0:	adc	r2, r2, r2
   709d4:	subcs	r0, r0, r1, lsl #9
   709d8:	cmp	r0, r1, lsl #8
   709dc:	adc	r2, r2, r2
   709e0:	subcs	r0, r0, r1, lsl #8
   709e4:	cmp	r0, r1, lsl #7
   709e8:	adc	r2, r2, r2
   709ec:	subcs	r0, r0, r1, lsl #7
   709f0:	cmp	r0, r1, lsl #6
   709f4:	adc	r2, r2, r2
   709f8:	subcs	r0, r0, r1, lsl #6
   709fc:	cmp	r0, r1, lsl #5
   70a00:	adc	r2, r2, r2
   70a04:	subcs	r0, r0, r1, lsl #5
   70a08:	cmp	r0, r1, lsl #4
   70a0c:	adc	r2, r2, r2
   70a10:	subcs	r0, r0, r1, lsl #4
   70a14:	cmp	r0, r1, lsl #3
   70a18:	adc	r2, r2, r2
   70a1c:	subcs	r0, r0, r1, lsl #3
   70a20:	cmp	r0, r1, lsl #2
   70a24:	adc	r2, r2, r2
   70a28:	subcs	r0, r0, r1, lsl #2
   70a2c:	cmp	r0, r1, lsl #1
   70a30:	adc	r2, r2, r2
   70a34:	subcs	r0, r0, r1, lsl #1
   70a38:	cmp	r0, r1
   70a3c:	adc	r2, r2, r2
   70a40:	subcs	r0, r0, r1
   70a44:	mov	r0, r2
   70a48:	bx	lr
   70a4c:	moveq	r0, #1
   70a50:	movne	r0, #0
   70a54:	bx	lr
   70a58:	clz	r2, r1
   70a5c:	rsb	r2, r2, #31
   70a60:	lsr	r0, r0, r2
   70a64:	bx	lr
   70a68:	cmp	r0, #0
   70a6c:	mvnne	r0, #0
   70a70:	b	711d4 <fputs@plt+0x60064>
   70a74:	cmp	r1, #0
   70a78:	beq	70a68 <fputs@plt+0x5f8f8>
   70a7c:	push	{r0, r1, lr}
   70a80:	bl	70888 <fputs@plt+0x5f718>
   70a84:	pop	{r1, r2, lr}
   70a88:	mul	r3, r2, r0
   70a8c:	sub	r1, r1, r3
   70a90:	bx	lr
   70a94:	cmp	r1, #0
   70a98:	beq	70ca4 <fputs@plt+0x5fb34>
   70a9c:	eor	ip, r0, r1
   70aa0:	rsbmi	r1, r1, #0
   70aa4:	subs	r2, r1, #1
   70aa8:	beq	70c70 <fputs@plt+0x5fb00>
   70aac:	movs	r3, r0
   70ab0:	rsbmi	r3, r0, #0
   70ab4:	cmp	r3, r1
   70ab8:	bls	70c7c <fputs@plt+0x5fb0c>
   70abc:	tst	r1, r2
   70ac0:	beq	70c8c <fputs@plt+0x5fb1c>
   70ac4:	clz	r2, r3
   70ac8:	clz	r0, r1
   70acc:	sub	r2, r0, r2
   70ad0:	rsbs	r2, r2, #31
   70ad4:	addne	r2, r2, r2, lsl #1
   70ad8:	mov	r0, #0
   70adc:	addne	pc, pc, r2, lsl #2
   70ae0:	nop			; (mov r0, r0)
   70ae4:	cmp	r3, r1, lsl #31
   70ae8:	adc	r0, r0, r0
   70aec:	subcs	r3, r3, r1, lsl #31
   70af0:	cmp	r3, r1, lsl #30
   70af4:	adc	r0, r0, r0
   70af8:	subcs	r3, r3, r1, lsl #30
   70afc:	cmp	r3, r1, lsl #29
   70b00:	adc	r0, r0, r0
   70b04:	subcs	r3, r3, r1, lsl #29
   70b08:	cmp	r3, r1, lsl #28
   70b0c:	adc	r0, r0, r0
   70b10:	subcs	r3, r3, r1, lsl #28
   70b14:	cmp	r3, r1, lsl #27
   70b18:	adc	r0, r0, r0
   70b1c:	subcs	r3, r3, r1, lsl #27
   70b20:	cmp	r3, r1, lsl #26
   70b24:	adc	r0, r0, r0
   70b28:	subcs	r3, r3, r1, lsl #26
   70b2c:	cmp	r3, r1, lsl #25
   70b30:	adc	r0, r0, r0
   70b34:	subcs	r3, r3, r1, lsl #25
   70b38:	cmp	r3, r1, lsl #24
   70b3c:	adc	r0, r0, r0
   70b40:	subcs	r3, r3, r1, lsl #24
   70b44:	cmp	r3, r1, lsl #23
   70b48:	adc	r0, r0, r0
   70b4c:	subcs	r3, r3, r1, lsl #23
   70b50:	cmp	r3, r1, lsl #22
   70b54:	adc	r0, r0, r0
   70b58:	subcs	r3, r3, r1, lsl #22
   70b5c:	cmp	r3, r1, lsl #21
   70b60:	adc	r0, r0, r0
   70b64:	subcs	r3, r3, r1, lsl #21
   70b68:	cmp	r3, r1, lsl #20
   70b6c:	adc	r0, r0, r0
   70b70:	subcs	r3, r3, r1, lsl #20
   70b74:	cmp	r3, r1, lsl #19
   70b78:	adc	r0, r0, r0
   70b7c:	subcs	r3, r3, r1, lsl #19
   70b80:	cmp	r3, r1, lsl #18
   70b84:	adc	r0, r0, r0
   70b88:	subcs	r3, r3, r1, lsl #18
   70b8c:	cmp	r3, r1, lsl #17
   70b90:	adc	r0, r0, r0
   70b94:	subcs	r3, r3, r1, lsl #17
   70b98:	cmp	r3, r1, lsl #16
   70b9c:	adc	r0, r0, r0
   70ba0:	subcs	r3, r3, r1, lsl #16
   70ba4:	cmp	r3, r1, lsl #15
   70ba8:	adc	r0, r0, r0
   70bac:	subcs	r3, r3, r1, lsl #15
   70bb0:	cmp	r3, r1, lsl #14
   70bb4:	adc	r0, r0, r0
   70bb8:	subcs	r3, r3, r1, lsl #14
   70bbc:	cmp	r3, r1, lsl #13
   70bc0:	adc	r0, r0, r0
   70bc4:	subcs	r3, r3, r1, lsl #13
   70bc8:	cmp	r3, r1, lsl #12
   70bcc:	adc	r0, r0, r0
   70bd0:	subcs	r3, r3, r1, lsl #12
   70bd4:	cmp	r3, r1, lsl #11
   70bd8:	adc	r0, r0, r0
   70bdc:	subcs	r3, r3, r1, lsl #11
   70be0:	cmp	r3, r1, lsl #10
   70be4:	adc	r0, r0, r0
   70be8:	subcs	r3, r3, r1, lsl #10
   70bec:	cmp	r3, r1, lsl #9
   70bf0:	adc	r0, r0, r0
   70bf4:	subcs	r3, r3, r1, lsl #9
   70bf8:	cmp	r3, r1, lsl #8
   70bfc:	adc	r0, r0, r0
   70c00:	subcs	r3, r3, r1, lsl #8
   70c04:	cmp	r3, r1, lsl #7
   70c08:	adc	r0, r0, r0
   70c0c:	subcs	r3, r3, r1, lsl #7
   70c10:	cmp	r3, r1, lsl #6
   70c14:	adc	r0, r0, r0
   70c18:	subcs	r3, r3, r1, lsl #6
   70c1c:	cmp	r3, r1, lsl #5
   70c20:	adc	r0, r0, r0
   70c24:	subcs	r3, r3, r1, lsl #5
   70c28:	cmp	r3, r1, lsl #4
   70c2c:	adc	r0, r0, r0
   70c30:	subcs	r3, r3, r1, lsl #4
   70c34:	cmp	r3, r1, lsl #3
   70c38:	adc	r0, r0, r0
   70c3c:	subcs	r3, r3, r1, lsl #3
   70c40:	cmp	r3, r1, lsl #2
   70c44:	adc	r0, r0, r0
   70c48:	subcs	r3, r3, r1, lsl #2
   70c4c:	cmp	r3, r1, lsl #1
   70c50:	adc	r0, r0, r0
   70c54:	subcs	r3, r3, r1, lsl #1
   70c58:	cmp	r3, r1
   70c5c:	adc	r0, r0, r0
   70c60:	subcs	r3, r3, r1
   70c64:	cmp	ip, #0
   70c68:	rsbmi	r0, r0, #0
   70c6c:	bx	lr
   70c70:	teq	ip, r0
   70c74:	rsbmi	r0, r0, #0
   70c78:	bx	lr
   70c7c:	movcc	r0, #0
   70c80:	asreq	r0, ip, #31
   70c84:	orreq	r0, r0, #1
   70c88:	bx	lr
   70c8c:	clz	r2, r1
   70c90:	rsb	r2, r2, #31
   70c94:	cmp	ip, #0
   70c98:	lsr	r0, r3, r2
   70c9c:	rsbmi	r0, r0, #0
   70ca0:	bx	lr
   70ca4:	cmp	r0, #0
   70ca8:	mvngt	r0, #-2147483648	; 0x80000000
   70cac:	movlt	r0, #-2147483648	; 0x80000000
   70cb0:	b	711d4 <fputs@plt+0x60064>
   70cb4:	cmp	r1, #0
   70cb8:	beq	70ca4 <fputs@plt+0x5fb34>
   70cbc:	push	{r0, r1, lr}
   70cc0:	bl	70a9c <fputs@plt+0x5f92c>
   70cc4:	pop	{r1, r2, lr}
   70cc8:	mul	r3, r2, r0
   70ccc:	sub	r1, r1, r3
   70cd0:	bx	lr
   70cd4:	subs	r3, r2, #32
   70cd8:	rsb	ip, r2, #32
   70cdc:	lsrmi	r0, r0, r2
   70ce0:	lsrpl	r0, r1, r3
   70ce4:	orrmi	r0, r0, r1, lsl ip
   70ce8:	lsr	r1, r1, r2
   70cec:	bx	lr
   70cf0:	subs	r3, r2, #32
   70cf4:	rsb	ip, r2, #32
   70cf8:	lslmi	r1, r1, r2
   70cfc:	lslpl	r1, r0, r3
   70d00:	orrmi	r1, r1, r0, lsr ip
   70d04:	lsl	r0, r0, r2
   70d08:	bx	lr
   70d0c:	eor	r1, r1, #-2147483648	; 0x80000000
   70d10:	b	70d18 <fputs@plt+0x5fba8>
   70d14:	eor	r3, r3, #-2147483648	; 0x80000000
   70d18:	push	{r4, r5, lr}
   70d1c:	lsl	r4, r1, #1
   70d20:	lsl	r5, r3, #1
   70d24:	teq	r4, r5
   70d28:	teqeq	r0, r2
   70d2c:	orrsne	ip, r4, r0
   70d30:	orrsne	ip, r5, r2
   70d34:	mvnsne	ip, r4, asr #21
   70d38:	mvnsne	ip, r5, asr #21
   70d3c:	beq	70f28 <fputs@plt+0x5fdb8>
   70d40:	lsr	r4, r4, #21
   70d44:	rsbs	r5, r4, r5, lsr #21
   70d48:	rsblt	r5, r5, #0
   70d4c:	ble	70d6c <fputs@plt+0x5fbfc>
   70d50:	add	r4, r4, r5
   70d54:	eor	r2, r0, r2
   70d58:	eor	r3, r1, r3
   70d5c:	eor	r0, r2, r0
   70d60:	eor	r1, r3, r1
   70d64:	eor	r2, r0, r2
   70d68:	eor	r3, r1, r3
   70d6c:	cmp	r5, #54	; 0x36
   70d70:	pophi	{r4, r5, pc}
   70d74:	tst	r1, #-2147483648	; 0x80000000
   70d78:	lsl	r1, r1, #12
   70d7c:	mov	ip, #1048576	; 0x100000
   70d80:	orr	r1, ip, r1, lsr #12
   70d84:	beq	70d90 <fputs@plt+0x5fc20>
   70d88:	rsbs	r0, r0, #0
   70d8c:	rsc	r1, r1, #0
   70d90:	tst	r3, #-2147483648	; 0x80000000
   70d94:	lsl	r3, r3, #12
   70d98:	orr	r3, ip, r3, lsr #12
   70d9c:	beq	70da8 <fputs@plt+0x5fc38>
   70da0:	rsbs	r2, r2, #0
   70da4:	rsc	r3, r3, #0
   70da8:	teq	r4, r5
   70dac:	beq	70f10 <fputs@plt+0x5fda0>
   70db0:	sub	r4, r4, #1
   70db4:	rsbs	lr, r5, #32
   70db8:	blt	70dd4 <fputs@plt+0x5fc64>
   70dbc:	lsl	ip, r2, lr
   70dc0:	adds	r0, r0, r2, lsr r5
   70dc4:	adc	r1, r1, #0
   70dc8:	adds	r0, r0, r3, lsl lr
   70dcc:	adcs	r1, r1, r3, asr r5
   70dd0:	b	70df0 <fputs@plt+0x5fc80>
   70dd4:	sub	r5, r5, #32
   70dd8:	add	lr, lr, #32
   70ddc:	cmp	r2, #1
   70de0:	lsl	ip, r3, lr
   70de4:	orrcs	ip, ip, #2
   70de8:	adds	r0, r0, r3, asr r5
   70dec:	adcs	r1, r1, r3, asr #31
   70df0:	and	r5, r1, #-2147483648	; 0x80000000
   70df4:	bpl	70e04 <fputs@plt+0x5fc94>
   70df8:	rsbs	ip, ip, #0
   70dfc:	rscs	r0, r0, #0
   70e00:	rsc	r1, r1, #0
   70e04:	cmp	r1, #1048576	; 0x100000
   70e08:	bcc	70e48 <fputs@plt+0x5fcd8>
   70e0c:	cmp	r1, #2097152	; 0x200000
   70e10:	bcc	70e30 <fputs@plt+0x5fcc0>
   70e14:	lsrs	r1, r1, #1
   70e18:	rrxs	r0, r0
   70e1c:	rrx	ip, ip
   70e20:	add	r4, r4, #1
   70e24:	lsl	r2, r4, #21
   70e28:	cmn	r2, #4194304	; 0x400000
   70e2c:	bcs	70f88 <fputs@plt+0x5fe18>
   70e30:	cmp	ip, #-2147483648	; 0x80000000
   70e34:	lsrseq	ip, r0, #1
   70e38:	adcs	r0, r0, #0
   70e3c:	adc	r1, r1, r4, lsl #20
   70e40:	orr	r1, r1, r5
   70e44:	pop	{r4, r5, pc}
   70e48:	lsls	ip, ip, #1
   70e4c:	adcs	r0, r0, r0
   70e50:	adc	r1, r1, r1
   70e54:	tst	r1, #1048576	; 0x100000
   70e58:	sub	r4, r4, #1
   70e5c:	bne	70e30 <fputs@plt+0x5fcc0>
   70e60:	teq	r1, #0
   70e64:	moveq	r1, r0
   70e68:	moveq	r0, #0
   70e6c:	clz	r3, r1
   70e70:	addeq	r3, r3, #32
   70e74:	sub	r3, r3, #11
   70e78:	subs	r2, r3, #32
   70e7c:	bge	70ea0 <fputs@plt+0x5fd30>
   70e80:	adds	r2, r2, #12
   70e84:	ble	70e9c <fputs@plt+0x5fd2c>
   70e88:	add	ip, r2, #20
   70e8c:	rsb	r2, r2, #12
   70e90:	lsl	r0, r1, ip
   70e94:	lsr	r1, r1, r2
   70e98:	b	70eb0 <fputs@plt+0x5fd40>
   70e9c:	add	r2, r2, #20
   70ea0:	rsble	ip, r2, #32
   70ea4:	lsl	r1, r1, r2
   70ea8:	orrle	r1, r1, r0, lsr ip
   70eac:	lslle	r0, r0, r2
   70eb0:	subs	r4, r4, r3
   70eb4:	addge	r1, r1, r4, lsl #20
   70eb8:	orrge	r1, r1, r5
   70ebc:	popge	{r4, r5, pc}
   70ec0:	mvn	r4, r4
   70ec4:	subs	r4, r4, #31
   70ec8:	bge	70f04 <fputs@plt+0x5fd94>
   70ecc:	adds	r4, r4, #12
   70ed0:	bgt	70eec <fputs@plt+0x5fd7c>
   70ed4:	add	r4, r4, #20
   70ed8:	rsb	r2, r4, #32
   70edc:	lsr	r0, r0, r4
   70ee0:	orr	r0, r0, r1, lsl r2
   70ee4:	orr	r1, r5, r1, lsr r4
   70ee8:	pop	{r4, r5, pc}
   70eec:	rsb	r4, r4, #12
   70ef0:	rsb	r2, r4, #32
   70ef4:	lsr	r0, r0, r2
   70ef8:	orr	r0, r0, r1, lsl r4
   70efc:	mov	r1, r5
   70f00:	pop	{r4, r5, pc}
   70f04:	lsr	r0, r1, r4
   70f08:	mov	r1, r5
   70f0c:	pop	{r4, r5, pc}
   70f10:	teq	r4, #0
   70f14:	eor	r3, r3, #1048576	; 0x100000
   70f18:	eoreq	r1, r1, #1048576	; 0x100000
   70f1c:	addeq	r4, r4, #1
   70f20:	subne	r5, r5, #1
   70f24:	b	70db0 <fputs@plt+0x5fc40>
   70f28:	mvns	ip, r4, asr #21
   70f2c:	mvnsne	ip, r5, asr #21
   70f30:	beq	70f98 <fputs@plt+0x5fe28>
   70f34:	teq	r4, r5
   70f38:	teqeq	r0, r2
   70f3c:	beq	70f50 <fputs@plt+0x5fde0>
   70f40:	orrs	ip, r4, r0
   70f44:	moveq	r1, r3
   70f48:	moveq	r0, r2
   70f4c:	pop	{r4, r5, pc}
   70f50:	teq	r1, r3
   70f54:	movne	r1, #0
   70f58:	movne	r0, #0
   70f5c:	popne	{r4, r5, pc}
   70f60:	lsrs	ip, r4, #21
   70f64:	bne	70f78 <fputs@plt+0x5fe08>
   70f68:	lsls	r0, r0, #1
   70f6c:	adcs	r1, r1, r1
   70f70:	orrcs	r1, r1, #-2147483648	; 0x80000000
   70f74:	pop	{r4, r5, pc}
   70f78:	adds	r4, r4, #4194304	; 0x400000
   70f7c:	addcc	r1, r1, #1048576	; 0x100000
   70f80:	popcc	{r4, r5, pc}
   70f84:	and	r5, r1, #-2147483648	; 0x80000000
   70f88:	orr	r1, r5, #2130706432	; 0x7f000000
   70f8c:	orr	r1, r1, #15728640	; 0xf00000
   70f90:	mov	r0, #0
   70f94:	pop	{r4, r5, pc}
   70f98:	mvns	ip, r4, asr #21
   70f9c:	movne	r1, r3
   70fa0:	movne	r0, r2
   70fa4:	mvnseq	ip, r5, asr #21
   70fa8:	movne	r3, r1
   70fac:	movne	r2, r0
   70fb0:	orrs	r4, r0, r1, lsl #12
   70fb4:	orrseq	r5, r2, r3, lsl #12
   70fb8:	teqeq	r1, r3
   70fbc:	orrne	r1, r1, #524288	; 0x80000
   70fc0:	pop	{r4, r5, pc}
   70fc4:	teq	r0, #0
   70fc8:	moveq	r1, #0
   70fcc:	bxeq	lr
   70fd0:	push	{r4, r5, lr}
   70fd4:	mov	r4, #1024	; 0x400
   70fd8:	add	r4, r4, #50	; 0x32
   70fdc:	mov	r5, #0
   70fe0:	mov	r1, #0
   70fe4:	b	70e60 <fputs@plt+0x5fcf0>
   70fe8:	teq	r0, #0
   70fec:	moveq	r1, #0
   70ff0:	bxeq	lr
   70ff4:	push	{r4, r5, lr}
   70ff8:	mov	r4, #1024	; 0x400
   70ffc:	add	r4, r4, #50	; 0x32
   71000:	ands	r5, r0, #-2147483648	; 0x80000000
   71004:	rsbmi	r0, r0, #0
   71008:	mov	r1, #0
   7100c:	b	70e60 <fputs@plt+0x5fcf0>
   71010:	lsls	r2, r0, #1
   71014:	asr	r1, r2, #3
   71018:	rrx	r1, r1
   7101c:	lsl	r0, r2, #28
   71020:	andsne	r3, r2, #-16777216	; 0xff000000
   71024:	teqne	r3, #-16777216	; 0xff000000
   71028:	eorne	r1, r1, #939524096	; 0x38000000
   7102c:	bxne	lr
   71030:	teq	r2, #0
   71034:	teqne	r3, #-16777216	; 0xff000000
   71038:	bxeq	lr
   7103c:	push	{r4, r5, lr}
   71040:	mov	r4, #896	; 0x380
   71044:	and	r5, r1, #-2147483648	; 0x80000000
   71048:	bic	r1, r1, #-2147483648	; 0x80000000
   7104c:	b	70e60 <fputs@plt+0x5fcf0>
   71050:	orrs	r2, r0, r1
   71054:	bxeq	lr
   71058:	push	{r4, r5, lr}
   7105c:	mov	r5, #0
   71060:	b	71080 <fputs@plt+0x5ff10>
   71064:	orrs	r2, r0, r1
   71068:	bxeq	lr
   7106c:	push	{r4, r5, lr}
   71070:	ands	r5, r1, #-2147483648	; 0x80000000
   71074:	bpl	71080 <fputs@plt+0x5ff10>
   71078:	rsbs	r0, r0, #0
   7107c:	rsc	r1, r1, #0
   71080:	mov	r4, #1024	; 0x400
   71084:	add	r4, r4, #50	; 0x32
   71088:	lsrs	ip, r1, #22
   7108c:	beq	70e04 <fputs@plt+0x5fc94>
   71090:	mov	r2, #3
   71094:	lsrs	ip, ip, #3
   71098:	addne	r2, r2, #3
   7109c:	lsrs	ip, ip, #3
   710a0:	addne	r2, r2, #3
   710a4:	add	r2, r2, ip, lsr #3
   710a8:	rsb	r3, r2, #32
   710ac:	lsl	ip, r0, r3
   710b0:	lsr	r0, r0, r2
   710b4:	orr	r0, r0, r1, lsl r3
   710b8:	lsr	r1, r1, r2
   710bc:	add	r4, r4, r2
   710c0:	b	70e04 <fputs@plt+0x5fc94>
   710c4:	cmp	r3, #0
   710c8:	cmpeq	r2, #0
   710cc:	bne	710f0 <fputs@plt+0x5ff80>
   710d0:	cmp	r1, #0
   710d4:	movlt	r1, #-2147483648	; 0x80000000
   710d8:	movlt	r0, #0
   710dc:	blt	710ec <fputs@plt+0x5ff7c>
   710e0:	cmpeq	r0, #0
   710e4:	mvnne	r1, #-2147483648	; 0x80000000
   710e8:	mvnne	r0, #0
   710ec:	b	711d4 <fputs@plt+0x60064>
   710f0:	sub	sp, sp, #8
   710f4:	push	{sp, lr}
   710f8:	cmp	r1, #0
   710fc:	blt	7111c <fputs@plt+0x5ffac>
   71100:	cmp	r3, #0
   71104:	blt	71150 <fputs@plt+0x5ffe0>
   71108:	bl	71258 <fputs@plt+0x600e8>
   7110c:	ldr	lr, [sp, #4]
   71110:	add	sp, sp, #8
   71114:	pop	{r2, r3}
   71118:	bx	lr
   7111c:	rsbs	r0, r0, #0
   71120:	sbc	r1, r1, r1, lsl #1
   71124:	cmp	r3, #0
   71128:	blt	71174 <fputs@plt+0x60004>
   7112c:	bl	71258 <fputs@plt+0x600e8>
   71130:	ldr	lr, [sp, #4]
   71134:	add	sp, sp, #8
   71138:	pop	{r2, r3}
   7113c:	rsbs	r0, r0, #0
   71140:	sbc	r1, r1, r1, lsl #1
   71144:	rsbs	r2, r2, #0
   71148:	sbc	r3, r3, r3, lsl #1
   7114c:	bx	lr
   71150:	rsbs	r2, r2, #0
   71154:	sbc	r3, r3, r3, lsl #1
   71158:	bl	71258 <fputs@plt+0x600e8>
   7115c:	ldr	lr, [sp, #4]
   71160:	add	sp, sp, #8
   71164:	pop	{r2, r3}
   71168:	rsbs	r0, r0, #0
   7116c:	sbc	r1, r1, r1, lsl #1
   71170:	bx	lr
   71174:	rsbs	r2, r2, #0
   71178:	sbc	r3, r3, r3, lsl #1
   7117c:	bl	71258 <fputs@plt+0x600e8>
   71180:	ldr	lr, [sp, #4]
   71184:	add	sp, sp, #8
   71188:	pop	{r2, r3}
   7118c:	rsbs	r2, r2, #0
   71190:	sbc	r3, r3, r3, lsl #1
   71194:	bx	lr
   71198:	cmp	r3, #0
   7119c:	cmpeq	r2, #0
   711a0:	bne	711b8 <fputs@plt+0x60048>
   711a4:	cmp	r1, #0
   711a8:	cmpeq	r0, #0
   711ac:	mvnne	r1, #0
   711b0:	mvnne	r0, #0
   711b4:	b	711d4 <fputs@plt+0x60064>
   711b8:	sub	sp, sp, #8
   711bc:	push	{sp, lr}
   711c0:	bl	71258 <fputs@plt+0x600e8>
   711c4:	ldr	lr, [sp, #4]
   711c8:	add	sp, sp, #8
   711cc:	pop	{r2, r3}
   711d0:	bx	lr
   711d4:	push	{r1, lr}
   711d8:	mov	r0, #8
   711dc:	bl	11008 <raise@plt>
   711e0:	pop	{r1, pc}
   711e4:	vmov	d7, r0, r1
   711e8:	vcmpe.f64	d7, #0.0
   711ec:	vmrs	APSR_nzcv, fpscr
   711f0:	bmi	711f8 <fputs@plt+0x60088>
   711f4:	b	71210 <fputs@plt+0x600a0>
   711f8:	push	{r4, lr}
   711fc:	eor	r1, r1, #-2147483648	; 0x80000000
   71200:	bl	71210 <fputs@plt+0x600a0>
   71204:	rsbs	r0, r0, #0
   71208:	rsc	r1, r1, #0
   7120c:	pop	{r4, pc}
   71210:	vmov	d7, r0, r1
   71214:	vldr	d6, [pc, #44]	; 71248 <fputs@plt+0x600d8>
   71218:	vldr	d5, [pc, #48]	; 71250 <fputs@plt+0x600e0>
   7121c:	mov	r0, #0
   71220:	vmul.f64	d6, d7, d6
   71224:	vcvt.u32.f64	s12, d6
   71228:	vcvt.f64.u32	d4, s12
   7122c:	vmov	r1, s12
   71230:	vmls.f64	d7, d4, d5
   71234:	vcvt.u32.f64	s14, d7
   71238:	vmov	r3, s14
   7123c:	orr	r0, r0, r3
   71240:	bx	lr
   71244:	nop			; (mov r0, r0)
   71248:	andeq	r0, r0, r0
   7124c:	ldclcc	0, cr0, [r0]
   71250:	andeq	r0, r0, r0
   71254:	mvnsmi	r0, r0
   71258:	cmp	r1, r3
   7125c:	push	{r4, r5, r6, r7, r8, r9, lr}
   71260:	cmpeq	r0, r2
   71264:	mov	r4, r0
   71268:	mov	r5, r1
   7126c:	ldr	r9, [sp, #28]
   71270:	movcc	r0, #0
   71274:	movcc	r1, #0
   71278:	bcc	71370 <fputs@plt+0x60200>
   7127c:	cmp	r3, #0
   71280:	clzeq	ip, r2
   71284:	clzne	ip, r3
   71288:	addeq	ip, ip, #32
   7128c:	cmp	r5, #0
   71290:	clzeq	r1, r4
   71294:	addeq	r1, r1, #32
   71298:	clzne	r1, r5
   7129c:	sub	ip, ip, r1
   712a0:	sub	lr, ip, #32
   712a4:	lsl	r7, r3, ip
   712a8:	rsb	r8, ip, #32
   712ac:	orr	r7, r7, r2, lsl lr
   712b0:	orr	r7, r7, r2, lsr r8
   712b4:	lsl	r6, r2, ip
   712b8:	cmp	r5, r7
   712bc:	cmpeq	r4, r6
   712c0:	movcc	r0, #0
   712c4:	movcc	r1, #0
   712c8:	bcc	712e4 <fputs@plt+0x60174>
   712cc:	mov	r3, #1
   712d0:	subs	r4, r4, r6
   712d4:	lsl	r1, r3, lr
   712d8:	lsl	r0, r3, ip
   712dc:	orr	r1, r1, r3, lsr r8
   712e0:	sbc	r5, r5, r7
   712e4:	cmp	ip, #0
   712e8:	beq	71370 <fputs@plt+0x60200>
   712ec:	lsrs	r3, r7, #1
   712f0:	rrx	r2, r6
   712f4:	mov	r6, ip
   712f8:	b	7131c <fputs@plt+0x601ac>
   712fc:	subs	r4, r4, r2
   71300:	sbc	r5, r5, r3
   71304:	adds	r4, r4, r4
   71308:	adc	r5, r5, r5
   7130c:	adds	r4, r4, #1
   71310:	adc	r5, r5, #0
   71314:	subs	r6, r6, #1
   71318:	beq	71338 <fputs@plt+0x601c8>
   7131c:	cmp	r5, r3
   71320:	cmpeq	r4, r2
   71324:	bcs	712fc <fputs@plt+0x6018c>
   71328:	adds	r4, r4, r4
   7132c:	adc	r5, r5, r5
   71330:	subs	r6, r6, #1
   71334:	bne	7131c <fputs@plt+0x601ac>
   71338:	lsr	r6, r4, ip
   7133c:	lsr	r7, r5, ip
   71340:	orr	r6, r6, r5, lsl r8
   71344:	adds	r2, r0, r4
   71348:	orr	r6, r6, r5, lsr lr
   7134c:	adc	r3, r1, r5
   71350:	lsl	r1, r7, ip
   71354:	orr	r1, r1, r6, lsl lr
   71358:	lsl	r0, r6, ip
   7135c:	orr	r1, r1, r6, lsr r8
   71360:	subs	r0, r2, r0
   71364:	mov	r4, r6
   71368:	mov	r5, r7
   7136c:	sbc	r1, r3, r1
   71370:	cmp	r9, #0
   71374:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   71378:	strd	r4, [r9]
   7137c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   71380:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   71384:	mov	r7, r0
   71388:	ldr	r6, [pc, #72]	; 713d8 <fputs@plt+0x60268>
   7138c:	ldr	r5, [pc, #72]	; 713dc <fputs@plt+0x6026c>
   71390:	add	r6, pc, r6
   71394:	add	r5, pc, r5
   71398:	sub	r6, r6, r5
   7139c:	mov	r8, r1
   713a0:	mov	r9, r2
   713a4:	bl	10e44 <rb_sleep@plt-0x20>
   713a8:	asrs	r6, r6, #2
   713ac:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   713b0:	mov	r4, #0
   713b4:	add	r4, r4, #1
   713b8:	ldr	r3, [r5], #4
   713bc:	mov	r2, r9
   713c0:	mov	r1, r8
   713c4:	mov	r0, r7
   713c8:	blx	r3
   713cc:	cmp	r6, r4
   713d0:	bne	713b4 <fputs@plt+0x60244>
   713d4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   713d8:	andeq	sl, r1, r0, ror #22
   713dc:	andeq	sl, r1, r8, asr fp
   713e0:	bx	lr
   713e4:	mov	r2, r1
   713e8:	mov	r1, r0
   713ec:	mov	r0, #3
   713f0:	b	11050 <__xstat64@plt>
   713f4:	mov	r2, r1
   713f8:	mov	r1, r0
   713fc:	mov	r0, #3
   71400:	b	10f60 <__fxstat64@plt>
   71404:	mov	r2, r1
   71408:	mov	r1, r0
   7140c:	mov	r0, #3
   71410:	b	110e0 <__lxstat64@plt>

Disassembly of section .fini:

00071414 <.fini>:
   71414:	push	{r3, lr}
   71418:	pop	{r3, pc}
