#include <target/arch.h>

/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "riscv-smarco";
	model = "riscv-smarco,duowen";

	chosen {
#ifdef CONFIG_DUOWEN_CONSOLE_UART0
		bootargs = [00];
		stdout-path = "/uart@ff63000000";
#else
		bootargs = "console=hvc0 earlycon=sbi";
#endif
	};

	uart@ff63000000 {
		interrupts = <0x54>;
#ifdef CONFIG_DUOWEN_FPGA_SMP
		interrupt-parent = <0x7>;
#else
		interrupt-parent = <0x3>;
#endif
		clock-frequency = <0x384000>;
		reg = <0xff 0x63000000 0x0 0x100>;
		compatible = "ns16550a";
	};

	poweroff {
		value = <0x5555>;
		offset = <0x0>;
		regmap = <0x4>;
		compatible = "syscsr-poweroff";
	};

	reboot {
		value = <0x7777>;
		offset = <0x0>;
		regmap = <0x4>;
		compatible = "syscsr-reboot";
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		timebase-frequency = <0x989680>;

#ifdef CONFIG_DUOWEN_FPGA_SMP
		cpu-map {
			cluster0 {
				core0 {
					cpu = <0x5>;
				};
			};
			cluster1 {
				core1 {
					cpu = <0x3>;
				};
			};
			cluster2 {
				core2 {
					cpu = <0x1>;
				};
			};
		};
		cpu@0 {
			phandle = <0x5>;
			device_type = "cpu";
			reg = <0x0>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdsu";
			mmu-type = "riscv,sv48";
			interrupt-controller {
				#interrupt-cells = <0x1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x6>;
			};
		};
		cpu@1 {
			phandle = <0x3>;
			device_type = "cpu";
			reg = <0x1>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdsu";
			mmu-type = "riscv,sv48";
			interrupt-controller {
				#interrupt-cells = <0x1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x4>;
			};
		};
		cpu@2 {
			phandle = <0x1>;
			device_type = "cpu";
			reg = <0x2>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdsu";
			mmu-type = "riscv,sv48";
			interrupt-controller {
				#interrupt-cells = <0x1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x2>;
			};
		};
#else
		cpu-map {
			cluster0 {
				core0 {
					cpu = <0x1>;
				};
			};
		};
		cpu@0 {
			phandle = <0x1>;
			device_type = "cpu";
			reg = <0x0>;
			status = "okay";
			compatible = "riscv";
			riscv,isa = "rv64imafdsu";
			mmu-type = "riscv,sv48";
			interrupt-controller {
				#interrupt-cells = <0x1>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
				phandle = <0x2>;
			};
		};

#endif
	};

	memory@0 {
		device_type = "memory";
#ifdef CONFIG_DUOWEN_ASIC
		reg = <0x0 0x0000000000 0x80 0x00000000>;
#endif
#ifdef CONFIG_DUOWEN_FPGA
#ifdef CONFIG_DUOWEN_FPGA_DDR_MODEL
		reg = <0x0 0x0000000000 0x0 0x02000000>;
#else
		reg = <0x0 0x0000000000 0x4 0x00000000>;
#endif
#endif
	};

	soc {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "simple-bus";
		ranges;

		interrupt-controller@ff70000000 {
#ifdef CONFIG_DUOWEN_FPGA_SMP
			phandle = <0x7>;
#else
			phandle = <0x3>;
#endif
			riscv,ndev = <0x35>;
			reg = <0xff 0x70000000 0x0 0x4000000>;
			interrupts-extended = <0x2 0x52 0x2 0xa3>;
			interrupt-controller;
			compatible = "riscv,plic0";
			#interrupt-cells = <0x1>;
			#address-cells = <0x0>;
		};

		clint@ff010f0000 {
			interrupts-extended = <0x2 0x3 0x2 0x7>;
			reg = <0xff 0x10f0000 0x0 0x10000>;
			compatible = "riscv,clint0";
		};
	};
};
