\XtoCVerification{uRateLimiter FiP16 CPU dsPIC33EP256MC502}
\begin{tabular}{l l}
\textbf{Date of Test} & 2022-06-07 \tabularnewline
\textbf{Target controller} & dsPIC33EP256MC502 \tabularnewline
\end{tabular}
\vspace{1ex}
\XtoCTestCase{Inport test}{1}
Inport test for General block uRateLimiter.

\vspace{1em}
\begin{tabularx}{\textwidth}{|c|c|c|c|c|>{\centering\arraybackslash}X|c|}
\hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.8}\textbf{Test results}} \tabularnewline \hline
\textbf{Time step} & 1 & 2 & 3 & 4 & ... & 266 \tabularnewline \hline
\textbf{CPU cycles} & 61 & 61 & 61 & 61 & ... & 65 \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Inputs}} \tabularnewline \hline
\textbf{In (DSP)} & 0 & -32768 & -31508 & -30247 & ... & -6554 \tabularnewline \hline
\textbf{Init (DSP)} & 0 & 9830 & 9830 & 9830 & ... & 9830 \tabularnewline \hline
\textbf{Enable (DSP)} & 0 & 0 & 0 & 0 & ... & 1 \tabularnewline \hline
\textbf{In} & 0 & -1 & -0.962 & -0.923 & ... & -0.2 \tabularnewline \hline
\textbf{Init} & 0 & 0.3 & 0.3 & 0.3 & ... & 0.3 \tabularnewline \hline
\textbf{Enable} & 0 & 0 & 0 & 0 & ... & 1 \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Parameters}} \tabularnewline \hline
\textbf{Tr} & \multicolumn{6}{c|}{0.001} \tabularnewline \hline
\textbf{Tf} & \multicolumn{6}{c|}{0.003} \tabularnewline \hline
\textbf{ts\_fact} & \multicolumn{6}{c|}{1} \tabularnewline \hline
\multicolumn{7}{|l|}{\cellcolor[gray]{0.9}\textit{Outputs}} \tabularnewline \hline
\textbf{Out} & 0 & -1 & -0.962 & -0.923 & ... & -0.2 \tabularnewline \hline
\textbf{Exp. Out} & 0 & -1 & -0.962 & -0.923 & ... & -0.2 \tabularnewline \hline
\textbf{Out (DSP)} & 0 & -32768 & -31508 & -30247 & ... & -6554 \tabularnewline \hline
\textbf{Exp. Out (DSP)} & 0 & -32768 & -31508 & -30247 & ... & -6554 \tabularnewline \hline
\end{tabularx}
\vspace{1ex}

\begin{XtoCtabular}{Test settings}
Tolerance Out & $\pm$6,1035e-05 ($\pm$2 LSB) \tabularnewline \hline
\end{XtoCtabular}

\begin{XtoCtabular}{Test statistics}
Min CPU cycles & 60 \tabularnewline \hline
Max CPU cycles & 78 \tabularnewline \hline
Avg CPU cycles & 68 \tabularnewline \hline
\end{XtoCtabular}
\XtoCTestCase{Conversion test}{1}
Conversion test for General block uRateLimiter.

\vspace{1em}
\begin{tabularx}{\textwidth}{|c|c|c|>{\centering\arraybackslash}X|c|}
\hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.8}\textbf{Test results}} \tabularnewline \hline
\textbf{Time step} & 1 & 2 & ... & 37 \tabularnewline \hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.9}\textit{Mask parameters}} \tabularnewline \hline
\textbf{Tr} & -10 & -9.444 & ... & 10 \tabularnewline \hline
\textbf{Tf} & -9 & -8.5 & ... & 9 \tabularnewline \hline
\textbf{ts\_fact} & 3 & 3 & ... & 3 \tabularnewline \hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.9}\textit{Controller parameters}} \tabularnewline \hline
\textbf{RateUp} & 2147483647 & 2147483647 & ... & 64425 \tabularnewline \hline
\textbf{RateDown} & 2147483647 & 2147483647 & ... & 71583 \tabularnewline \hline
\textbf{Exp. RateUp} & 2147483647 & 2147483647 & ... & 64425 \tabularnewline \hline
\textbf{Exp. RateDown} & 2147483647 & 2147483647 & ... & 71583 \tabularnewline \hline
\end{tabularx}
\vspace{1ex}

\begin{XtoCtabular}{Test settings}
Tolerance RateUp & $\pm$0,0000e+00 ($\pm$0 LSB) \tabularnewline \hline
Tolerance RateDown & $\pm$0,0000e+00 ($\pm$0 LSB) \tabularnewline \hline
\end{XtoCtabular}
\XtoCTestCase{Conversion-on-Target test}{1}
Conversion-on-Target test for General block uRateLimiter.

\vspace{1em}
\begin{tabularx}{\textwidth}{|c|c|c|>{\centering\arraybackslash}X|c|}
\hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.8}\textbf{Test results}} \tabularnewline \hline
\textbf{Time step} & 1 & 2 & ... & 37 \tabularnewline \hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.9}\textit{Mask parameters}} \tabularnewline \hline
\textbf{Tr} & -10 & -9.444 & ... & 10 \tabularnewline \hline
\textbf{Tf} & -9 & -8.5 & ... & 9 \tabularnewline \hline
\textbf{ts\_fact} & 3 & 3 & ... & 3 \tabularnewline \hline
\multicolumn{5}{|l|}{\cellcolor[gray]{0.9}\textit{Controller parameters}} \tabularnewline \hline
\textbf{RateUp} & 2147483647 & 2147483647 & ... & 64424 \tabularnewline \hline
\textbf{RateDown} & 2147483647 & 2147483647 & ... & 71582 \tabularnewline \hline
\textbf{Exp. RateUp} & 2147483647 & 2147483647 & ... & 64425 \tabularnewline \hline
\textbf{Exp. RateDown} & 2147483647 & 2147483647 & ... & 71583 \tabularnewline \hline
\end{tabularx}
\vspace{1ex}

\begin{XtoCtabular}{Test settings}
Tolerance RateUp & $\pm$1,0000e+00 ($\pm$2147483647 LSB) \tabularnewline \hline
Tolerance RateDown & $\pm$1,0000e+00 ($\pm$2147483647 LSB) \tabularnewline \hline
\end{XtoCtabular}

\begin{XtoCtabular}{Test statistics}
Min CPU cycles & 4974 \tabularnewline \hline
Max CPU cycles & 5683 \tabularnewline \hline
Avg CPU cycles & 5629 \tabularnewline \hline
\end{XtoCtabular}
