// Seed: 4007136941
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = 1;
  tri1 id_3, id_4;
  wire id_5;
  always @(id_5 or {id_1,
    id_5
  })
  begin : LABEL_0
    id_4 = 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri id_5,
    output supply0 id_6
);
  wand id_8, id_9;
  id_10(
      .id_0(1'b0), .id_1(id_3), .id_2(), .id_3()
  );
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
