Classic Timing Analyzer report for controle
Mon Apr 02 09:03:17 2012
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.089 ns                                       ; DATA[5]         ; Rin[1]         ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.989 ns                                       ; regn:regT2|Q[0] ; BusWires[0]    ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.580 ns                                       ; DATA[1]         ; BusWires[1]    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.155 ns                                      ; BusWires[2]     ; regn:reg2|Q[2] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.mov           ; Rin[1]         ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.mov           ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add1          ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add1          ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.mov           ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 1.444 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub1          ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 1.309 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[3]          ; regn:reg3|Q[0]  ; Clock      ; Clock    ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[3]          ; regn:reg3|Q[1]  ; Clock      ; Clock    ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[3]          ; regn:reg3|Q[2]  ; Clock      ; Clock    ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[3]          ; regn:reg3|Q[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub1          ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add2          ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.298 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[2]          ; regn:reg2|Q[1]  ; Clock      ; Clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[2]          ; regn:reg2|Q[2]  ; Clock      ; Clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[2]          ; regn:reg2|Q[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.293 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub3          ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add3          ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add2          ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg1         ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg1         ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add3          ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.166 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 1.143 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Ulatype         ; regn:regT2|Q[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.126 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add2          ; Aux2in          ; Clock      ; Clock    ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add2          ; Auxin           ; Clock      ; Clock    ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub2          ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.119 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add1          ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg3         ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Ulatype         ; regn:regT2|Q[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[1]          ; regn:reg1|Q[0]  ; Clock      ; Clock    ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[1]          ; regn:reg1|Q[1]  ; Clock      ; Clock    ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[1]          ; regn:reg1|Q[2]  ; Clock      ; Clock    ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[1]          ; regn:reg1|Q[3]  ; Clock      ; Clock    ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub2          ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 1.057 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Ulatype         ; regn:regT2|Q[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg1         ; Rin[3]          ; Clock      ; Clock    ; None                        ; None                      ; 1.054 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add1          ; Auxin           ; Clock      ; Clock    ; None                        ; None                      ; 1.050 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub3          ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg2         ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 1.037 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub1          ; Ulatype         ; Clock      ; Clock    ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub1          ; Auxin           ; Clock      ; Clock    ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Ulatype         ; regn:regT2|Q[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[2]          ; regn:reg2|Q[0]  ; Clock      ; Clock    ; None                        ; None                      ; 0.972 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Auxin           ; regn:regT1|Q[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Auxin           ; regn:regT1|Q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Auxin           ; regn:regT1|Q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Auxin           ; regn:regT1|Q[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.971 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Aux2in          ; regn:regT2|Q[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.965 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Aux2in          ; regn:regT2|Q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.965 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Aux2in          ; regn:regT2|Q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.965 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Aux2in          ; regn:regT2|Q[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.965 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub1          ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub2          ; Aux2in          ; Clock      ; Clock    ; None                        ; None                      ; 0.945 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub2          ; Auxin           ; Clock      ; Clock    ; None                        ; None                      ; 0.944 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 0.939 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg1         ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 0.921 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.mov           ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 0.897 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 0.884 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg2         ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.mov           ; Rin[2]          ; Clock      ; Clock    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.mov           ; w.final         ; Clock      ; Clock    ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.final         ; Rin[3]          ; Clock      ; Clock    ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.final         ; Aux2out         ; Clock      ; Clock    ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.final         ; Rout[3]         ; Clock      ; Clock    ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[0] ; regn:regT2|Q[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg1         ; w.xchg2         ; Clock      ; Clock    ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; w.mov           ; Clock      ; Clock    ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.final         ; Extern          ; Clock      ; Clock    ; None                        ; None                      ; 0.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[0] ; regn:regT2|Q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg3         ; Rin[2]          ; Clock      ; Clock    ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add3          ; w.final         ; Clock      ; Clock    ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[1] ; regn:regT2|Q[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.765 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[0] ; regn:regT2|Q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.final         ; Aux2in          ; Clock      ; Clock    ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.final         ; Auxin           ; Clock      ; Clock    ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[2] ; regn:regT2|Q[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg3         ; w.final         ; Clock      ; Clock    ; None                        ; None                      ; 0.734 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg3         ; Rout[3]         ; Clock      ; Clock    ; None                        ; None                      ; 0.731 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[1] ; regn:regT2|Q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg2         ; Rin[3]          ; Clock      ; Clock    ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[3] ; regn:regT2|Q[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[0] ; regn:regT2|Q[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[2] ; regn:regT2|Q[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add1          ; Ulatype         ; Clock      ; Clock    ; None                        ; None                      ; 0.673 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; regn:regT1|Q[1] ; regn:regT2|Q[1] ; Clock      ; Clock    ; None                        ; None                      ; 0.667 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add3          ; Aux2out         ; Clock      ; Clock    ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.xchg2         ; w.xchg3         ; Clock      ; Clock    ; None                        ; None                      ; 0.647 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub1          ; w.sub2          ; Clock      ; Clock    ; None                        ; None                      ; 0.624 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub2          ; w.sub3          ; Clock      ; Clock    ; None                        ; None                      ; 0.619 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add1          ; w.add2          ; Clock      ; Clock    ; None                        ; None                      ; 0.616 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.mov           ; Rin[3]          ; Clock      ; Clock    ; None                        ; None                      ; 0.574 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.add2          ; w.add3          ; Clock      ; Clock    ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.final         ; w.inicial       ; Clock      ; Clock    ; None                        ; None                      ; 0.525 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Ulatype         ; Ulatype         ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; w.inicial       ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Auxin           ; Auxin           ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Aux2out         ; Aux2out         ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rout[3]         ; Rout[3]         ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rout[1]         ; Rout[1]         ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Aux2in          ; Aux2in          ; Clock      ; Clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; w.xchg1         ; Clock      ; Clock    ; None                        ; None                      ; 0.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; w.sub1          ; Clock      ; Clock    ; None                        ; None                      ; 0.460 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; w.add1          ; Clock      ; Clock    ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.inicial       ; Extern          ; Clock      ; Clock    ; None                        ; None                      ; 0.453 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub3          ; w.final         ; Clock      ; Clock    ; None                        ; None                      ; 0.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.final         ; Rin[2]          ; Clock      ; Clock    ; None                        ; None                      ; 0.444 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; w.sub3          ; Aux2out         ; Clock      ; Clock    ; None                        ; None                      ; 0.443 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[3]          ; Rin[3]          ; Clock      ; Clock    ; None                        ; None                      ; 0.424 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Extern          ; Extern          ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rout[2]         ; Rout[2]         ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[2]          ; Rin[2]          ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Rin[1]          ; Rin[1]          ; Clock      ; Clock    ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+-------------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To              ; To Clock ;
+-------+--------------+------------+-------------+-----------------+----------+
; N/A   ; None         ; 4.089 ns   ; DATA[5]     ; Rin[1]          ; Clock    ;
; N/A   ; None         ; 3.921 ns   ; Resetn      ; Extern          ; Clock    ;
; N/A   ; None         ; 3.901 ns   ; Resetn      ; Ulatype         ; Clock    ;
; N/A   ; None         ; 3.901 ns   ; Resetn      ; Auxin           ; Clock    ;
; N/A   ; None         ; 3.901 ns   ; Resetn      ; Rout[2]         ; Clock    ;
; N/A   ; None         ; 3.901 ns   ; Resetn      ; Aux2in          ; Clock    ;
; N/A   ; None         ; 3.831 ns   ; DATA[4]     ; Rin[1]          ; Clock    ;
; N/A   ; None         ; 3.759 ns   ; Resetn      ; Aux2out         ; Clock    ;
; N/A   ; None         ; 3.759 ns   ; Resetn      ; Rout[3]         ; Clock    ;
; N/A   ; None         ; 3.759 ns   ; Resetn      ; Rout[1]         ; Clock    ;
; N/A   ; None         ; 3.759 ns   ; Resetn      ; Rin[3]          ; Clock    ;
; N/A   ; None         ; 3.759 ns   ; Resetn      ; Rin[2]          ; Clock    ;
; N/A   ; None         ; 3.759 ns   ; Resetn      ; Rin[1]          ; Clock    ;
; N/A   ; None         ; 3.644 ns   ; BusWires[0] ; regn:regT2|Q[3] ; Clock    ;
; N/A   ; None         ; 3.609 ns   ; BusWires[0] ; regn:regT2|Q[2] ; Clock    ;
; N/A   ; None         ; 3.574 ns   ; BusWires[0] ; regn:regT2|Q[1] ; Clock    ;
; N/A   ; None         ; 3.517 ns   ; BusWires[0] ; regn:regT2|Q[0] ; Clock    ;
; N/A   ; None         ; 3.504 ns   ; DATA[7]     ; Extern          ; Clock    ;
; N/A   ; None         ; 3.499 ns   ; DATA[7]     ; w.add1          ; Clock    ;
; N/A   ; None         ; 3.489 ns   ; DATA[5]     ; Rin[2]          ; Clock    ;
; N/A   ; None         ; 3.486 ns   ; DATA[7]     ; w.sub1          ; Clock    ;
; N/A   ; None         ; 3.486 ns   ; DATA[7]     ; w.xchg1         ; Clock    ;
; N/A   ; None         ; 3.411 ns   ; DATA[7]     ; w.mov           ; Clock    ;
; N/A   ; None         ; 3.379 ns   ; DATA[5]     ; Rin[3]          ; Clock    ;
; N/A   ; None         ; 3.305 ns   ; BusWires[0] ; regn:regT1|Q[0] ; Clock    ;
; N/A   ; None         ; 3.272 ns   ; Start       ; w.mov           ; Clock    ;
; N/A   ; None         ; 3.223 ns   ; DATA[4]     ; Rin[3]          ; Clock    ;
; N/A   ; None         ; 3.221 ns   ; BusWires[2] ; regn:regT2|Q[3] ; Clock    ;
; N/A   ; None         ; 3.211 ns   ; DATA[4]     ; Rin[2]          ; Clock    ;
; N/A   ; None         ; 3.207 ns   ; Start       ; Extern          ; Clock    ;
; N/A   ; None         ; 3.193 ns   ; Start       ; w.sub1          ; Clock    ;
; N/A   ; None         ; 3.193 ns   ; Start       ; w.xchg1         ; Clock    ;
; N/A   ; None         ; 3.161 ns   ; BusWires[0] ; regn:reg1|Q[0]  ; Clock    ;
; N/A   ; None         ; 3.151 ns   ; BusWires[2] ; regn:regT2|Q[2] ; Clock    ;
; N/A   ; None         ; 3.111 ns   ; BusWires[1] ; regn:reg3|Q[1]  ; Clock    ;
; N/A   ; None         ; 3.110 ns   ; BusWires[1] ; regn:reg2|Q[1]  ; Clock    ;
; N/A   ; None         ; 3.077 ns   ; BusWires[1] ; regn:regT2|Q[3] ; Clock    ;
; N/A   ; None         ; 3.042 ns   ; BusWires[1] ; regn:regT2|Q[2] ; Clock    ;
; N/A   ; None         ; 3.033 ns   ; DATA[6]     ; w.add1          ; Clock    ;
; N/A   ; None         ; 3.032 ns   ; DATA[6]     ; w.mov           ; Clock    ;
; N/A   ; None         ; 3.013 ns   ; Start       ; w.inicial       ; Clock    ;
; N/A   ; None         ; 2.999 ns   ; BusWires[0] ; regn:reg3|Q[0]  ; Clock    ;
; N/A   ; None         ; 2.987 ns   ; BusWires[0] ; regn:reg2|Q[0]  ; Clock    ;
; N/A   ; None         ; 2.985 ns   ; BusWires[1] ; regn:regT2|Q[1] ; Clock    ;
; N/A   ; None         ; 2.970 ns   ; BusWires[3] ; regn:reg3|Q[3]  ; Clock    ;
; N/A   ; None         ; 2.939 ns   ; BusWires[3] ; regn:reg1|Q[3]  ; Clock    ;
; N/A   ; None         ; 2.921 ns   ; Start       ; w.add1          ; Clock    ;
; N/A   ; None         ; 2.917 ns   ; BusWires[3] ; regn:regT2|Q[3] ; Clock    ;
; N/A   ; None         ; 2.911 ns   ; DATA[6]     ; Extern          ; Clock    ;
; N/A   ; None         ; 2.907 ns   ; BusWires[1] ; regn:reg1|Q[1]  ; Clock    ;
; N/A   ; None         ; 2.870 ns   ; BusWires[3] ; regn:reg2|Q[3]  ; Clock    ;
; N/A   ; None         ; 2.826 ns   ; DATA[6]     ; w.sub1          ; Clock    ;
; N/A   ; None         ; 2.825 ns   ; DATA[6]     ; w.xchg1         ; Clock    ;
; N/A   ; None         ; 2.778 ns   ; BusWires[1] ; regn:regT1|Q[1] ; Clock    ;
; N/A   ; None         ; 2.735 ns   ; BusWires[2] ; regn:regT1|Q[2] ; Clock    ;
; N/A   ; None         ; 2.690 ns   ; BusWires[2] ; regn:reg1|Q[2]  ; Clock    ;
; N/A   ; None         ; 2.656 ns   ; BusWires[3] ; regn:regT1|Q[3] ; Clock    ;
; N/A   ; None         ; 2.400 ns   ; BusWires[2] ; regn:reg3|Q[2]  ; Clock    ;
; N/A   ; None         ; 2.394 ns   ; BusWires[2] ; regn:reg2|Q[2]  ; Clock    ;
+-------+--------------+------------+-------------+-----------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+-----------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To           ; From Clock ;
+-------+--------------+------------+-----------------+--------------+------------+
; N/A   ; None         ; 7.989 ns   ; regn:regT2|Q[0] ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 7.720 ns   ; Extern          ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 7.717 ns   ; Rout[1]         ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 7.709 ns   ; Aux2out         ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 7.700 ns   ; regn:regT2|Q[1] ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 7.689 ns   ; regn:reg2|Q[2]  ; Register2[2] ; Clock      ;
; N/A   ; None         ; 7.457 ns   ; Extern          ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 7.450 ns   ; Rout[1]         ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 7.446 ns   ; Aux2out         ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 7.429 ns   ; Rout[3]         ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 7.428 ns   ; Aux2out         ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 7.388 ns   ; regn:regT2|Q[2] ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 7.342 ns   ; regn:regT2|Q[3] ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 7.341 ns   ; Extern          ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 7.322 ns   ; regn:reg1|Q[0]  ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 7.258 ns   ; Rout[2]         ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 7.176 ns   ; Rout[1]         ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 7.130 ns   ; regn:reg2|Q[3]  ; Register2[3] ; Clock      ;
; N/A   ; None         ; 7.080 ns   ; Extern          ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 7.070 ns   ; Aux2out         ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 7.060 ns   ; regn:reg1|Q[3]  ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 7.042 ns   ; regn:reg1|Q[1]  ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 6.919 ns   ; regn:reg2|Q[0]  ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 6.811 ns   ; Rout[1]         ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 6.803 ns   ; Rout[3]         ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 6.734 ns   ; regn:reg3|Q[2]  ; Register3[2] ; Clock      ;
; N/A   ; None         ; 6.725 ns   ; Rout[3]         ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 6.682 ns   ; regn:reg1|Q[2]  ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 6.591 ns   ; regn:reg3|Q[0]  ; BusWires[0]  ; Clock      ;
; N/A   ; None         ; 6.466 ns   ; Rout[2]         ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 6.453 ns   ; Rout[2]         ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 6.426 ns   ; regn:reg2|Q[1]  ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 6.371 ns   ; Rout[3]         ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 6.307 ns   ; regn:reg2|Q[3]  ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 6.205 ns   ; regn:reg3|Q[0]  ; Register3[0] ; Clock      ;
; N/A   ; None         ; 6.200 ns   ; Rout[2]         ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 6.047 ns   ; regn:reg3|Q[1]  ; BusWires[1]  ; Clock      ;
; N/A   ; None         ; 6.030 ns   ; regn:reg3|Q[3]  ; BusWires[3]  ; Clock      ;
; N/A   ; None         ; 5.911 ns   ; regn:reg1|Q[2]  ; Register1[2] ; Clock      ;
; N/A   ; None         ; 5.908 ns   ; regn:reg1|Q[0]  ; Register1[0] ; Clock      ;
; N/A   ; None         ; 5.882 ns   ; regn:reg1|Q[3]  ; Register1[3] ; Clock      ;
; N/A   ; None         ; 5.761 ns   ; regn:reg2|Q[0]  ; Register2[0] ; Clock      ;
; N/A   ; None         ; 5.650 ns   ; regn:reg3|Q[3]  ; Register3[3] ; Clock      ;
; N/A   ; None         ; 5.533 ns   ; regn:reg3|Q[2]  ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 5.464 ns   ; regn:reg2|Q[2]  ; BusWires[2]  ; Clock      ;
; N/A   ; None         ; 5.457 ns   ; regn:reg1|Q[1]  ; Register1[1] ; Clock      ;
; N/A   ; None         ; 5.399 ns   ; regn:reg3|Q[1]  ; Register3[1] ; Clock      ;
; N/A   ; None         ; 5.223 ns   ; regn:reg2|Q[1]  ; Register2[1] ; Clock      ;
+-------+--------------+------------+-----------------+--------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+---------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To          ;
+-------+-------------------+-----------------+---------+-------------+
; N/A   ; None              ; 9.580 ns        ; DATA[1] ; BusWires[1] ;
; N/A   ; None              ; 9.420 ns        ; DATA[3] ; BusWires[3] ;
; N/A   ; None              ; 9.267 ns        ; DATA[0] ; BusWires[0] ;
; N/A   ; None              ; 9.052 ns        ; DATA[2] ; BusWires[2] ;
+-------+-------------------+-----------------+---------+-------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+-------------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To              ; To Clock ;
+---------------+-------------+-----------+-------------+-----------------+----------+
; N/A           ; None        ; -2.155 ns ; BusWires[2] ; regn:reg2|Q[2]  ; Clock    ;
; N/A           ; None        ; -2.161 ns ; BusWires[2] ; regn:reg3|Q[2]  ; Clock    ;
; N/A           ; None        ; -2.417 ns ; BusWires[3] ; regn:regT1|Q[3] ; Clock    ;
; N/A           ; None        ; -2.451 ns ; BusWires[2] ; regn:reg1|Q[2]  ; Clock    ;
; N/A           ; None        ; -2.496 ns ; BusWires[2] ; regn:regT1|Q[2] ; Clock    ;
; N/A           ; None        ; -2.539 ns ; BusWires[1] ; regn:regT1|Q[1] ; Clock    ;
; N/A           ; None        ; -2.586 ns ; DATA[6]     ; w.xchg1         ; Clock    ;
; N/A           ; None        ; -2.587 ns ; DATA[6]     ; w.sub1          ; Clock    ;
; N/A           ; None        ; -2.631 ns ; BusWires[3] ; regn:reg2|Q[3]  ; Clock    ;
; N/A           ; None        ; -2.668 ns ; BusWires[1] ; regn:reg1|Q[1]  ; Clock    ;
; N/A           ; None        ; -2.672 ns ; DATA[6]     ; Extern          ; Clock    ;
; N/A           ; None        ; -2.678 ns ; BusWires[3] ; regn:regT2|Q[3] ; Clock    ;
; N/A           ; None        ; -2.682 ns ; Start       ; w.add1          ; Clock    ;
; N/A           ; None        ; -2.700 ns ; BusWires[3] ; regn:reg1|Q[3]  ; Clock    ;
; N/A           ; None        ; -2.731 ns ; BusWires[3] ; regn:reg3|Q[3]  ; Clock    ;
; N/A           ; None        ; -2.746 ns ; BusWires[1] ; regn:regT2|Q[1] ; Clock    ;
; N/A           ; None        ; -2.748 ns ; BusWires[0] ; regn:reg2|Q[0]  ; Clock    ;
; N/A           ; None        ; -2.760 ns ; BusWires[0] ; regn:reg3|Q[0]  ; Clock    ;
; N/A           ; None        ; -2.774 ns ; Start       ; w.inicial       ; Clock    ;
; N/A           ; None        ; -2.793 ns ; DATA[6]     ; w.mov           ; Clock    ;
; N/A           ; None        ; -2.794 ns ; DATA[6]     ; w.add1          ; Clock    ;
; N/A           ; None        ; -2.803 ns ; BusWires[1] ; regn:regT2|Q[2] ; Clock    ;
; N/A           ; None        ; -2.838 ns ; BusWires[1] ; regn:regT2|Q[3] ; Clock    ;
; N/A           ; None        ; -2.871 ns ; BusWires[1] ; regn:reg2|Q[1]  ; Clock    ;
; N/A           ; None        ; -2.872 ns ; BusWires[1] ; regn:reg3|Q[1]  ; Clock    ;
; N/A           ; None        ; -2.912 ns ; BusWires[2] ; regn:regT2|Q[2] ; Clock    ;
; N/A           ; None        ; -2.922 ns ; BusWires[0] ; regn:reg1|Q[0]  ; Clock    ;
; N/A           ; None        ; -2.954 ns ; Start       ; w.sub1          ; Clock    ;
; N/A           ; None        ; -2.954 ns ; Start       ; w.xchg1         ; Clock    ;
; N/A           ; None        ; -2.968 ns ; Start       ; Extern          ; Clock    ;
; N/A           ; None        ; -2.972 ns ; DATA[4]     ; Rin[2]          ; Clock    ;
; N/A           ; None        ; -2.982 ns ; BusWires[2] ; regn:regT2|Q[3] ; Clock    ;
; N/A           ; None        ; -2.984 ns ; DATA[4]     ; Rin[3]          ; Clock    ;
; N/A           ; None        ; -3.033 ns ; Start       ; w.mov           ; Clock    ;
; N/A           ; None        ; -3.066 ns ; BusWires[0] ; regn:regT1|Q[0] ; Clock    ;
; N/A           ; None        ; -3.140 ns ; DATA[5]     ; Rin[3]          ; Clock    ;
; N/A           ; None        ; -3.172 ns ; DATA[7]     ; w.mov           ; Clock    ;
; N/A           ; None        ; -3.247 ns ; DATA[7]     ; w.sub1          ; Clock    ;
; N/A           ; None        ; -3.247 ns ; DATA[7]     ; w.xchg1         ; Clock    ;
; N/A           ; None        ; -3.250 ns ; DATA[5]     ; Rin[2]          ; Clock    ;
; N/A           ; None        ; -3.260 ns ; DATA[7]     ; w.add1          ; Clock    ;
; N/A           ; None        ; -3.265 ns ; DATA[7]     ; Extern          ; Clock    ;
; N/A           ; None        ; -3.278 ns ; BusWires[0] ; regn:regT2|Q[0] ; Clock    ;
; N/A           ; None        ; -3.335 ns ; BusWires[0] ; regn:regT2|Q[1] ; Clock    ;
; N/A           ; None        ; -3.370 ns ; BusWires[0] ; regn:regT2|Q[2] ; Clock    ;
; N/A           ; None        ; -3.405 ns ; BusWires[0] ; regn:regT2|Q[3] ; Clock    ;
; N/A           ; None        ; -3.520 ns ; Resetn      ; Aux2out         ; Clock    ;
; N/A           ; None        ; -3.520 ns ; Resetn      ; Rout[3]         ; Clock    ;
; N/A           ; None        ; -3.520 ns ; Resetn      ; Rout[1]         ; Clock    ;
; N/A           ; None        ; -3.520 ns ; Resetn      ; Rin[3]          ; Clock    ;
; N/A           ; None        ; -3.520 ns ; Resetn      ; Rin[2]          ; Clock    ;
; N/A           ; None        ; -3.520 ns ; Resetn      ; Rin[1]          ; Clock    ;
; N/A           ; None        ; -3.592 ns ; DATA[4]     ; Rin[1]          ; Clock    ;
; N/A           ; None        ; -3.662 ns ; Resetn      ; Ulatype         ; Clock    ;
; N/A           ; None        ; -3.662 ns ; Resetn      ; Auxin           ; Clock    ;
; N/A           ; None        ; -3.662 ns ; Resetn      ; Rout[2]         ; Clock    ;
; N/A           ; None        ; -3.662 ns ; Resetn      ; Aux2in          ; Clock    ;
; N/A           ; None        ; -3.682 ns ; Resetn      ; Extern          ; Clock    ;
; N/A           ; None        ; -3.850 ns ; DATA[5]     ; Rin[1]          ; Clock    ;
+---------------+-------------+-----------+-------------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Apr 02 09:03:16 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controle -c controle --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 500.0 MHz between source register "w.mov" and destination register "Rin[1]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.459 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y12_N13; Fanout = 7; REG Node = 'w.mov'
            Info: 2: + IC(0.318 ns) + CELL(0.378 ns) = 0.696 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 1; COMB Node = 'Selector9~0'
            Info: 3: + IC(0.336 ns) + CELL(0.272 ns) = 1.304 ns; Loc. = LCCOMB_X38_Y12_N24; Fanout = 1; COMB Node = 'Selector9~1'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.459 ns; Loc. = LCFF_X38_Y12_N25; Fanout = 5; REG Node = 'Rin[1]'
            Info: Total cell delay = 0.805 ns ( 55.17 % )
            Info: Total interconnect delay = 0.654 ns ( 44.83 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clock" to destination register is 2.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X38_Y12_N25; Fanout = 5; REG Node = 'Rin[1]'
                Info: Total cell delay = 1.472 ns ( 58.97 % )
                Info: Total interconnect delay = 1.024 ns ( 41.03 % )
            Info: - Longest clock path from clock "Clock" to source register is 2.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'Clock~clkctrl'
                Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X38_Y12_N13; Fanout = 7; REG Node = 'w.mov'
                Info: Total cell delay = 1.472 ns ( 58.97 % )
                Info: Total interconnect delay = 1.024 ns ( 41.03 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "Rin[1]" (data pin = "DATA[5]", clock pin = "Clock") is 4.089 ns
    Info: + Longest pin to register delay is 6.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA5; Fanout = 3; PIN Node = 'DATA[5]'
        Info: 2: + IC(4.518 ns) + CELL(0.357 ns) = 5.732 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 1; COMB Node = 'Selector9~0'
        Info: 3: + IC(0.336 ns) + CELL(0.272 ns) = 6.340 ns; Loc. = LCCOMB_X38_Y12_N24; Fanout = 1; COMB Node = 'Selector9~1'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.495 ns; Loc. = LCFF_X38_Y12_N25; Fanout = 5; REG Node = 'Rin[1]'
        Info: Total cell delay = 1.641 ns ( 25.27 % )
        Info: Total interconnect delay = 4.854 ns ( 74.73 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X38_Y12_N25; Fanout = 5; REG Node = 'Rin[1]'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
Info: tco from clock "Clock" to destination pin "BusWires[0]" through register "regn:regT2|Q[0]" is 7.989 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.496 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X39_Y12_N3; Fanout = 1; REG Node = 'regn:regT2|Q[0]'
        Info: Total cell delay = 1.472 ns ( 58.97 % )
        Info: Total interconnect delay = 1.024 ns ( 41.03 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y12_N3; Fanout = 1; REG Node = 'regn:regT2|Q[0]'
        Info: 2: + IC(0.529 ns) + CELL(0.378 ns) = 0.907 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 1; COMB Node = 'trin:tri1|F[0]~8'
        Info: 3: + IC(0.592 ns) + CELL(0.228 ns) = 1.727 ns; Loc. = LCCOMB_X38_Y10_N12; Fanout = 1; COMB Node = 'trin:tri1|F[0]~9'
        Info: 4: + IC(1.690 ns) + CELL(1.982 ns) = 5.399 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'BusWires[0]'
        Info: Total cell delay = 2.588 ns ( 47.93 % )
        Info: Total interconnect delay = 2.811 ns ( 52.07 % )
Info: Longest tpd from source pin "DATA[1]" to destination pin "BusWires[1]" is 9.580 ns
    Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W7; Fanout = 1; PIN Node = 'DATA[1]'
    Info: 2: + IC(4.174 ns) + CELL(0.357 ns) = 5.368 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 1; COMB Node = 'trin:tri1|F[1]~11'
    Info: 3: + IC(0.614 ns) + CELL(0.378 ns) = 6.360 ns; Loc. = LCCOMB_X38_Y10_N2; Fanout = 1; COMB Node = 'trin:tri1|F[1]~12'
    Info: 4: + IC(1.076 ns) + CELL(2.144 ns) = 9.580 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'BusWires[1]'
    Info: Total cell delay = 3.716 ns ( 38.79 % )
    Info: Total interconnect delay = 5.864 ns ( 61.21 % )
Info: th for register "regn:reg2|Q[2]" (data pin = "BusWires[2]", clock pin = "Clock") is -2.155 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.492 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 43; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.677 ns) + CELL(0.618 ns) = 2.492 ns; Loc. = LCFF_X38_Y10_N21; Fanout = 2; REG Node = 'regn:reg2|Q[2]'
        Info: Total cell delay = 1.472 ns ( 59.07 % )
        Info: Total interconnect delay = 1.020 ns ( 40.93 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.796 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; PIN Node = 'BusWires[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = IOC_X40_Y10_N3; Fanout = 6; COMB Node = 'BusWires[2]~1'
        Info: 3: + IC(3.623 ns) + CELL(0.309 ns) = 4.796 ns; Loc. = LCFF_X38_Y10_N21; Fanout = 2; REG Node = 'regn:reg2|Q[2]'
        Info: Total cell delay = 1.173 ns ( 24.46 % )
        Info: Total interconnect delay = 3.623 ns ( 75.54 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 134 megabytes
    Info: Processing ended: Mon Apr 02 09:03:17 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


