Analysis & Synthesis report for ProjectMid
Thu Apr 03 17:56:15 2014
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: alu:inst|newmux:inst8|lpm_mux:lpm_mux_component
 12. Parameter Settings for User Entity Instance: alu:inst|newmux:inst1|lpm_mux:lpm_mux_component
 13. Parameter Settings for User Entity Instance: alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component
 14. Parameter Settings for User Entity Instance: anotherconstant1:inst22|lpm_constant:LPM_CONSTANT_component
 15. Parameter Settings for User Entity Instance: 2to1_16mux:MUXB|lpm_mux:lpm_mux_component
 16. Parameter Settings for User Entity Instance: registersnewtype:inst3|const1:ONE|lpm_constant:lpm_constant_component
 17. Parameter Settings for User Entity Instance: registersnewtype:inst3|ConstantZero:inst43|lpm_constant:lpm_constant_component
 18. Parameter Settings for User Entity Instance: 3to1_16mux:MUXY|lpm_mux:lpm_mux_component
 19. Parameter Settings for User Entity Instance: zeroconstant16bitswide:inst14|lpm_constant:LPM_CONSTANT_component
 20. Parameter Settings for Inferred Entity Instance: controlUnit:inst2|lpm_divide:Mod0
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 03 17:56:15 2014         ;
; Quartus II 64-Bit Version          ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; ProjectMid                                    ;
; Top-level Entity Name              ; ProjectMid                                    ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 2,583                                         ;
;     Total combinational functions  ; 2,287                                         ;
;     Dedicated logic registers      ; 381                                           ;
; Total registers                    ; 381                                           ;
; Total pins                         ; 234                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; ProjectMid         ; ProjectMid         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                  ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+
; ProjectMid.bdf                   ; yes             ; User Block Diagram/Schematic File        ; C:/Temp/Project230/ProjectMid.bdf                             ;
; registersnewtype.bdf             ; yes             ; User Block Diagram/Schematic File        ; C:/Temp/Project230/registersnewtype.bdf                       ;
; alu.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Temp/Project230/alu.bdf                                    ;
; 16bitfulladder.bdf               ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Temp/Project230/16bitfulladder.bdf                         ;
; block1.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Temp/Project230/block1.bdf                                 ;
; 4bitfulladder.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Temp/Project230/4bitfulladder.bdf                          ;
; newmux.tdf                       ; yes             ; Auto-Found Wizard-Generated File         ; C:/Temp/Project230/newmux.tdf                                 ;
; lpm_mux.inc                      ; yes             ; Auto-Found AHDL File                     ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.inc      ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf      ;
; db/mux_boc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/mux_boc.tdf                             ;
; not16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/not16.vhd                                  ;
; 16bitmux4to1.tdf                 ; yes             ; Auto-Found Wizard-Generated File         ; C:/Temp/Project230/16bitmux4to1.tdf                           ;
; db/mux_eoc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/mux_eoc.tdf                             ;
; and16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/and16.vhd                                  ;
; or16.vhd                         ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/or16.vhd                                   ;
; xor16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/xor16.vhd                                  ;
; controlunit.vhd                  ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/controlunit.vhd                            ;
; reg4.vhd                         ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/reg4.vhd                                   ;
; anotherconstant1.vhd             ; yes             ; Auto-Found Wizard-Generated File         ; C:/Temp/Project230/anotherconstant1.vhd                       ;
; lpm_constant.tdf                 ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_constant.tdf ;
; reg24.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/reg24.vhd                                  ;
; 2to1_16mux.tdf                   ; yes             ; Auto-Found Wizard-Generated File         ; C:/Temp/Project230/2to1_16mux.tdf                             ;
; reg16noenable.vhd                ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/reg16noenable.vhd                          ;
; const1.tdf                       ; yes             ; Auto-Found Wizard-Generated File         ; C:/Temp/Project230/const1.tdf                                 ;
; lpm_constant.inc                 ; yes             ; Auto-Found AHDL File                     ; c:/altera/91/quartus/libraries/megafunctions/lpm_constant.inc ;
; mux16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/mux16.vhd                                  ;
; reg16.vhd                        ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/reg16.vhd                                  ;
; decoder16.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/decoder16.vhd                              ;
; constantzero.tdf                 ; yes             ; Auto-Found Wizard-Generated File         ; C:/Temp/Project230/constantzero.tdf                           ;
; 3to1_16mux.tdf                   ; yes             ; Auto-Found Wizard-Generated File         ; C:/Temp/Project230/3to1_16mux.tdf                             ;
; db/mux_doc.tdf                   ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/mux_doc.tdf                             ;
; zeroconstant16bitswide.vhd       ; yes             ; Auto-Found Wizard-Generated File         ; C:/Temp/Project230/zeroconstant16bitswide.vhd                 ;
; immediate.vhd                    ; yes             ; Auto-Found VHDL File                     ; C:/Temp/Project230/immediate.vhd                              ;
; lpm_divide.tdf                   ; yes             ; Megafunction                             ; c:/altera/91/quartus/libraries/megafunctions/lpm_divide.tdf   ;
; db/lpm_divide_qlo.tdf            ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/lpm_divide_qlo.tdf                      ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/abs_divider_4dg.tdf                     ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/alt_u_div_k5f.tdf                       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/add_sub_lkc.tdf                         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/add_sub_mkc.tdf                         ;
; db/lpm_abs_0s9.tdf               ; yes             ; Auto-Generated Megafunction              ; C:/Temp/Project230/db/lpm_abs_0s9.tdf                         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,583 ;
;                                             ;       ;
; Total combinational functions               ; 2287  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 913   ;
;     -- 3 input functions                    ; 635   ;
;     -- <=2 input functions                  ; 739   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 1608  ;
;     -- arithmetic mode                      ; 679   ;
;                                             ;       ;
; Total registers                             ; 381   ;
;     -- Dedicated logic registers            ; 381   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 234   ;
; Maximum fan-out node                        ; Clock ;
; Maximum fan-out                             ; 381   ;
; Total fan-out                               ; 8564  ;
; Average fan-out                             ; 2.95  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |ProjectMid                              ; 2287 (0)          ; 381 (0)      ; 0           ; 0            ; 0       ; 0         ; 234  ; 0            ; |ProjectMid                                                                                                                ; work         ;
;    |Reg24:Instruction_Register|          ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|Reg24:Instruction_Register                                                                                     ; work         ;
;    |alu:inst|                            ; 89 (7)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst                                                                                                       ;              ;
;       |16bitMux4to1:inst10|              ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitMux4to1:inst10                                                                                   ; work         ;
;          |lpm_mux:lpm_mux_component|     ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component                                                         ; work         ;
;             |mux_eoc:auto_generated|     ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component|mux_eoc:auto_generated                                  ; work         ;
;       |16bitfulladder:inst|              ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst                                                                                   ; work         ;
;          |4bitfulladder:inst1|           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1                                                               ; work         ;
;             |block1:inst1|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1|block1:inst1                                                  ; work         ;
;             |block1:inst2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1|block1:inst2                                                  ; work         ;
;             |block1:inst3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1|block1:inst3                                                  ; work         ;
;             |block1:inst|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst1|block1:inst                                                   ; work         ;
;          |4bitfulladder:inst2|           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2                                                               ; work         ;
;             |block1:inst1|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2|block1:inst1                                                  ; work         ;
;             |block1:inst2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2|block1:inst2                                                  ; work         ;
;             |block1:inst3|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2|block1:inst3                                                  ; work         ;
;             |block1:inst|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst2|block1:inst                                                   ; work         ;
;          |4bitfulladder:inst|            ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst                                                                ; work         ;
;             |block1:inst1|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst|block1:inst1                                                   ; work         ;
;             |block1:inst2|               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst|block1:inst2                                                   ; work         ;
;             |block1:inst3|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst|block1:inst3                                                   ; work         ;
;             |block1:inst|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|4bitfulladder:inst|block1:inst                                                    ; work         ;
;          |block1:inst3|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|block1:inst3                                                                      ; work         ;
;          |block1:inst4|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|block1:inst4                                                                      ; work         ;
;          |block1:inst5|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|block1:inst5                                                                      ; work         ;
;          |block1:inst6|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|16bitfulladder:inst|block1:inst6                                                                      ; work         ;
;       |newmux:inst1|                     ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|newmux:inst1                                                                                          ; work         ;
;          |lpm_mux:lpm_mux_component|     ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|newmux:inst1|lpm_mux:lpm_mux_component                                                                ; work         ;
;             |mux_boc:auto_generated|     ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|newmux:inst1|lpm_mux:lpm_mux_component|mux_boc:auto_generated                                         ; work         ;
;       |xor16:inst13|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|alu:inst|xor16:inst13                                                                                          ; work         ;
;    |controlUnit:inst2|                   ; 1871 (169)        ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|controlUnit:inst2                                                                                              ; work         ;
;       |lpm_divide:Mod0|                  ; 1702 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0                                                                              ;              ;
;          |lpm_divide_qlo:auto_generated| ; 1702 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated                                                ;              ;
;             |abs_divider_4dg:divider|    ; 1702 (64)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                        ;              ;
;                |alt_u_div_k5f:divider|   ; 1605 (1605)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider  ;              ;
;                |lpm_abs_0s9:my_abs_num|  ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|controlUnit:inst2|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num ;              ;
;    |reg16NoEnable:RA|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|reg16NoEnable:RA                                                                                               ; work         ;
;    |reg16NoEnable:RB|                    ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|reg16NoEnable:RB                                                                                               ; work         ;
;    |reg16NoEnable:RM|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|reg16NoEnable:RM                                                                                               ; work         ;
;    |reg16NoEnable:RY|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|reg16NoEnable:RY                                                                                               ; work         ;
;    |reg16NoEnable:RZ|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|reg16NoEnable:RZ                                                                                               ; work         ;
;    |registersnewtype:inst3|              ; 308 (0)           ; 240 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3                                                                                         ; work         ;
;       |decoder16:inst|                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|decoder16:inst                                                                          ; work         ;
;       |mux16:inst1|                      ; 128 (128)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|mux16:inst1                                                                             ; work         ;
;       |mux16:inst2|                      ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|mux16:inst2                                                                             ; work         ;
;       |reg16:inst10|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst10                                                                            ; work         ;
;       |reg16:inst11|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst11                                                                            ; work         ;
;       |reg16:inst12|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst12                                                                            ; work         ;
;       |reg16:inst13|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst13                                                                            ; work         ;
;       |reg16:inst14|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst14                                                                            ; work         ;
;       |reg16:inst15|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst15                                                                            ; work         ;
;       |reg16:inst16|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst16                                                                            ; work         ;
;       |reg16:inst17|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst17                                                                            ; work         ;
;       |reg16:inst18|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst18                                                                            ; work         ;
;       |reg16:inst4|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst4                                                                             ; work         ;
;       |reg16:inst5|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst5                                                                             ; work         ;
;       |reg16:inst6|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst6                                                                             ; work         ;
;       |reg16:inst7|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst7                                                                             ; work         ;
;       |reg16:inst8|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst8                                                                             ; work         ;
;       |reg16:inst9|                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProjectMid|registersnewtype:inst3|reg16:inst9                                                                             ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; controlUnit:inst2|extend[0..1]        ; Stuck at GND due to stuck port data_in ;
; controlUnit:inst2|a_inv               ; Stuck at GND due to stuck port data_in ;
; controlUnit:inst2|b_select            ; Stuck at GND due to stuck port data_in ;
; controlUnit:inst2|y_select[0..1]      ; Stuck at GND due to stuck port data_in ;
; controlUnit:inst2|wmfc                ; Lost fanout                            ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 381   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 344   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 266   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |ProjectMid|reg16NoEnable:RB|output[6]               ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ProjectMid|controlUnit:inst2|alu_op[1]              ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |ProjectMid|registersnewtype:inst3|mux16:inst2|Mux10 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:inst|newmux:inst8|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                   ;
+------------------------+------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 16         ; Untyped                                                ;
; LPM_SIZE               ; 2          ; Untyped                                                ;
; LPM_WIDTHS             ; 1          ; Untyped                                                ;
; LPM_PIPELINE           ; 0          ; Untyped                                                ;
; CBXI_PARAMETER         ; mux_boc    ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                ;
+------------------------+------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:inst|newmux:inst1|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                   ;
+------------------------+------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 16         ; Untyped                                                ;
; LPM_SIZE               ; 2          ; Untyped                                                ;
; LPM_WIDTHS             ; 1          ; Untyped                                                ;
; LPM_PIPELINE           ; 0          ; Untyped                                                ;
; CBXI_PARAMETER         ; mux_boc    ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                ;
+------------------------+------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                          ;
+------------------------+------------+---------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                ;
; LPM_WIDTH              ; 16         ; Untyped                                                       ;
; LPM_SIZE               ; 4          ; Untyped                                                       ;
; LPM_WIDTHS             ; 2          ; Untyped                                                       ;
; LPM_PIPELINE           ; 0          ; Untyped                                                       ;
; CBXI_PARAMETER         ; mux_eoc    ; Untyped                                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                       ;
+------------------------+------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: anotherconstant1:inst22|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                             ;
+--------------------+------------------+------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                   ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                   ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                          ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                          ;
+--------------------+------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 2to1_16mux:MUXB|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 16         ; Untyped                                          ;
; LPM_SIZE               ; 2          ; Untyped                                          ;
; LPM_WIDTHS             ; 1          ; Untyped                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_boc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registersnewtype:inst3|const1:ONE|lpm_constant:lpm_constant_component ;
+--------------------+------------------+----------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                       ;
+--------------------+------------------+----------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Untyped                                                                    ;
; LPM_CVALUE         ; 1                ; Untyped                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                    ;
; CBXI_PARAMETER     ; lpm_constant_ak6 ; Untyped                                                                    ;
+--------------------+------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registersnewtype:inst3|ConstantZero:inst43|lpm_constant:lpm_constant_component ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Untyped                                                                             ;
; LPM_CVALUE         ; 0                ; Untyped                                                                             ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_9k6 ; Untyped                                                                             ;
+--------------------+------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: 3to1_16mux:MUXY|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 16         ; Untyped                                          ;
; LPM_SIZE               ; 3          ; Untyped                                          ;
; LPM_WIDTHS             ; 2          ; Untyped                                          ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_doc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: zeroconstant16bitswide:inst14|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                   ;
+--------------------+------------------+------------------------------------------------------------------------+
; LPM_WIDTH          ; 16               ; Untyped                                                                ;
; LPM_CVALUE         ; 0                ; Untyped                                                                ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                ;
; CBXI_PARAMETER     ; lpm_constant_9k6 ; Untyped                                                                ;
+--------------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: controlUnit:inst2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_qlo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Apr 03 17:56:03 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectMid -c ProjectMid
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file projectmid.bdf
    Info: Found entity 1: ProjectMid
Info: Found 1 design units, including 1 entities, in source file registersnewtype.bdf
    Info: Found entity 1: registersnewtype
Info: Found 1 design units, including 1 entities, in source file registers.bdf
    Info: Found entity 1: registers
Info: Elaborating entity "ProjectMid" for the top level hierarchy
Warning: Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: alu
Info: Elaborating entity "alu" for hierarchy "alu:inst"
Warning: Using design file 16bitfulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 16bitfulladder
Info: Elaborating entity "16BitFullAdder" for hierarchy "alu:inst|16BitFullAdder:inst"
Warning: No superset bus at connection
Warning: No superset bus at connection
Warning: Using design file block1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: block1
Info: Elaborating entity "Block1" for hierarchy "alu:inst|16BitFullAdder:inst|Block1:inst6"
Warning: Using design file 4bitfulladder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 4bitfulladder
Info: Elaborating entity "4BitFullAdder" for hierarchy "alu:inst|16BitFullAdder:inst|4BitFullAdder:inst2"
Warning: No superset bus at connection
Warning: Using design file newmux.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: newmux
Info: Elaborating entity "newmux" for hierarchy "alu:inst|newmux:inst8"
Info: Elaborating entity "lpm_mux" for hierarchy "alu:inst|newmux:inst8|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "alu:inst|newmux:inst8|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "alu:inst|newmux:inst8|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info: Found entity 1: mux_boc
Info: Elaborating entity "mux_boc" for hierarchy "alu:inst|newmux:inst8|lpm_mux:lpm_mux_component|mux_boc:auto_generated"
Warning: Using design file not16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: not16-behavior
    Info: Found entity 1: not16
Info: Elaborating entity "not16" for hierarchy "alu:inst|not16:inst3"
Warning: Using design file 16bitmux4to1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 16bitMux4to1
Info: Elaborating entity "16bitMux4to1" for hierarchy "alu:inst|16bitMux4to1:inst10"
Info: Elaborating entity "lpm_mux" for hierarchy "alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
Info: Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf
    Info: Found entity 1: mux_eoc
Info: Elaborating entity "mux_eoc" for hierarchy "alu:inst|16bitMux4to1:inst10|lpm_mux:lpm_mux_component|mux_eoc:auto_generated"
Warning: Using design file and16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: and16-behavior
    Info: Found entity 1: and16
Info: Elaborating entity "and16" for hierarchy "alu:inst|and16:inst14"
Warning: Using design file or16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: or16-behavior
    Info: Found entity 1: or16
Info: Elaborating entity "or16" for hierarchy "alu:inst|or16:inst12"
Warning: Using design file xor16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: xor16-behavior
    Info: Found entity 1: xor16
Info: Elaborating entity "xor16" for hierarchy "alu:inst|xor16:inst13"
Warning: Using design file controlunit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: controlUnit-behavior
    Info: Found entity 1: controlUnit
Info: Elaborating entity "controlUnit" for hierarchy "controlUnit:inst2"
Warning: Using design file reg4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Reg4-behavior
    Info: Found entity 1: Reg4
Info: Elaborating entity "Reg4" for hierarchy "Reg4:PS_the_gate"
Warning: Using design file anotherconstant1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: anotherconstant1-SYN
    Info: Found entity 1: anotherconstant1
Info: Elaborating entity "anotherconstant1" for hierarchy "anotherconstant1:inst22"
Info: Elaborating entity "lpm_constant" for hierarchy "anotherconstant1:inst22|lpm_constant:LPM_CONSTANT_component"
Info: Elaborated megafunction instantiation "anotherconstant1:inst22|lpm_constant:LPM_CONSTANT_component"
Info: Instantiated megafunction "anotherconstant1:inst22|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "1"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "1"
Warning: Using design file reg24.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Reg24-behavior
    Info: Found entity 1: Reg24
Info: Elaborating entity "Reg24" for hierarchy "Reg24:Instruction_Register"
Warning: Using design file 2to1_16mux.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 2to1_16mux
Info: Elaborating entity "2to1_16mux" for hierarchy "2to1_16mux:MUXB"
Warning: Using design file reg16noenable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: reg16NoEnable-behavior
    Info: Found entity 1: reg16NoEnable
Info: Elaborating entity "reg16NoEnable" for hierarchy "reg16NoEnable:RB"
Info: Elaborating entity "registersnewtype" for hierarchy "registersnewtype:inst3"
Warning: Using design file const1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: const1
Info: Elaborating entity "const1" for hierarchy "registersnewtype:inst3|const1:ONE"
Info: Elaborating entity "lpm_constant" for hierarchy "registersnewtype:inst3|const1:ONE|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "registersnewtype:inst3|const1:ONE|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "registersnewtype:inst3|const1:ONE|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_CONSTANT"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_CVALUE" = "1"
Warning: Using design file mux16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mux16-behavior
    Info: Found entity 1: mux16
Info: Elaborating entity "mux16" for hierarchy "registersnewtype:inst3|mux16:inst1"
Warning: Using design file reg16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: reg16-behavior
    Info: Found entity 1: reg16
Info: Elaborating entity "Reg16" for hierarchy "registersnewtype:inst3|Reg16:inst4"
Warning: Using design file decoder16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: decoder16-behavior
    Info: Found entity 1: decoder16
Info: Elaborating entity "decoder16" for hierarchy "registersnewtype:inst3|decoder16:inst"
Warning: Using design file constantzero.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: ConstantZero
Info: Elaborating entity "ConstantZero" for hierarchy "registersnewtype:inst3|ConstantZero:inst43"
Info: Elaborating entity "lpm_constant" for hierarchy "registersnewtype:inst3|ConstantZero:inst43|lpm_constant:lpm_constant_component"
Info: Elaborated megafunction instantiation "registersnewtype:inst3|ConstantZero:inst43|lpm_constant:lpm_constant_component"
Info: Instantiated megafunction "registersnewtype:inst3|ConstantZero:inst43|lpm_constant:lpm_constant_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_CONSTANT"
    Info: Parameter "LPM_HINT" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_CVALUE" = "0"
Warning: Using design file 3to1_16mux.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: 3to1_16mux
Info: Elaborating entity "3to1_16mux" for hierarchy "3to1_16mux:MUXY"
Info: Elaborating entity "lpm_mux" for hierarchy "3to1_16mux:MUXY|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "3to1_16mux:MUXY|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "3to1_16mux:MUXY|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_SIZE" = "3"
    Info: Parameter "LPM_WIDTHS" = "2"
Info: Found 1 design units, including 1 entities, in source file db/mux_doc.tdf
    Info: Found entity 1: mux_doc
Info: Elaborating entity "mux_doc" for hierarchy "3to1_16mux:MUXY|lpm_mux:lpm_mux_component|mux_doc:auto_generated"
Warning: Using design file zeroconstant16bitswide.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: zeroconstant16bitswide-SYN
    Info: Found entity 1: zeroconstant16bitswide
Info: Elaborating entity "zeroconstant16bitswide" for hierarchy "zeroconstant16bitswide:inst14"
Info: Elaborating entity "lpm_constant" for hierarchy "zeroconstant16bitswide:inst14|lpm_constant:LPM_CONSTANT_component"
Info: Elaborated megafunction instantiation "zeroconstant16bitswide:inst14|lpm_constant:LPM_CONSTANT_component"
Info: Instantiated megafunction "zeroconstant16bitswide:inst14|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info: Parameter "lpm_cvalue" = "0"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "LPM_CONSTANT"
    Info: Parameter "lpm_width" = "16"
Warning: Using design file immediate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: immediate-arch
    Info: Found entity 1: immediate
Info: Elaborating entity "immediate" for hierarchy "immediate:inst10"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "controlUnit:inst2|Mod0"
Info: Elaborated megafunction instantiation "controlUnit:inst2|lpm_divide:Mod0"
Info: Instantiated megafunction "controlUnit:inst2|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "32"
    Info: Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info: Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf
    Info: Found entity 1: lpm_divide_qlo
Info: Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info: Found entity 1: abs_divider_4dg
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info: Found entity 1: lpm_abs_0s9
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "a_inv" is stuck at GND
    Warning (13410): Pin "reg0[15]" is stuck at GND
    Warning (13410): Pin "reg0[14]" is stuck at GND
    Warning (13410): Pin "reg0[13]" is stuck at GND
    Warning (13410): Pin "reg0[12]" is stuck at GND
    Warning (13410): Pin "reg0[11]" is stuck at GND
    Warning (13410): Pin "reg0[10]" is stuck at GND
    Warning (13410): Pin "reg0[9]" is stuck at GND
    Warning (13410): Pin "reg0[8]" is stuck at GND
    Warning (13410): Pin "reg0[7]" is stuck at GND
    Warning (13410): Pin "reg0[6]" is stuck at GND
    Warning (13410): Pin "reg0[5]" is stuck at GND
    Warning (13410): Pin "reg0[4]" is stuck at GND
    Warning (13410): Pin "reg0[3]" is stuck at GND
    Warning (13410): Pin "reg0[2]" is stuck at GND
    Warning (13410): Pin "reg0[1]" is stuck at GND
    Warning (13410): Pin "reg0[0]" is stuck at VCC
Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below.
    Info: Register "controlUnit:inst2|wmfc" lost all its fanouts during netlist optimizations.
Info: Implemented 2865 device resources after synthesis - the final resource count might be different
    Info: Implemented 26 input pins
    Info: Implemented 208 output pins
    Info: Implemented 2631 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 352 megabytes
    Info: Processing ended: Thu Apr 03 17:56:15 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


