<stg><name>DMAWriteMM</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="15" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="19" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %ddr_buffer_out_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %ddr_buffer_out

]]></Node>
<StgValue><ssdm name="ddr_buffer_out_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:7 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read = read i21 @_ssdm_op_Read.ap_fifo.i21P0A, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0

]]></Node>
<StgValue><ssdm name="DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:8 %image_h_read = read i21 @_ssdm_op_Read.ap_fifo.i21P0A, i21 %image_h

]]></Node>
<StgValue><ssdm name="image_h_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %image_w_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %image_w

]]></Node>
<StgValue><ssdm name="image_w_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %invert_Y_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %invert_Y

]]></Node>
<StgValue><ssdm name="invert_Y_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:12 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %image_w_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %sub_ln60 = sub i32 0, i32 %image_w_read

]]></Node>
<StgValue><ssdm name="sub_ln60"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %trunc_ln60_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln60, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %trunc_ln60_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %image_w_read, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln60_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_out, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 5120, void @empty_11, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 64, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %invert_Y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %image_h, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ddr_buffer_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MM_video_out, void @empty_5, i32 0, i32 0, void @empty_12, i32 0, i32 5120, void @empty_11, void @empty_2, void @empty_12, i32 16, i32 16, i32 16, i32 64, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="30">
<![CDATA[
entry:15 %zext_ln60 = zext i30 %trunc_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:16 %sub_ln60_1 = sub i31 0, i31 %zext_ln60

]]></Node>
<StgValue><ssdm name="sub_ln60_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="30">
<![CDATA[
entry:18 %zext_ln60_1 = zext i30 %trunc_ln60_2

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:19 %burst_size = select i1 %tmp, i31 %sub_ln60_1, i31 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="burst_size"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:20 %br_ln62 = br i1 %invert_Y_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="21" op_2_bw="11">
<![CDATA[
:0 %shl_ln332_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i21.i11, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln332_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln332_2 = add i32 %ddr_buffer_out_read, i32 %shl_ln332_4

]]></Node>
<StgValue><ssdm name="add_ln332_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %trunc_ln332_3 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln332_2, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln332_3"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0 %sub2_i_i_i = sub i21 %image_h_read, i21 %DataMover_s2mm_32bits_hls_stream_hls_axis_ap_uint_8_1ul_0ul_0ul_0_ap_uint_32_volatile_int_int_ap_uint_1_ap_uint_1_i_0_read

]]></Node>
<StgValue><ssdm name="sub2_i_i_i"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="30" op_1_bw="21" op_2_bw="9">
<![CDATA[
:1 %sub1_i_i_i = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i21.i9, i21 %sub2_i_i_i, i9 0

]]></Node>
<StgValue><ssdm name="sub1_i_i_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:2 %add_ln332 = add i30 %sub1_i_i_i, i30 1073741312

]]></Node>
<StgValue><ssdm name="add_ln332"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:3 %shl_ln332_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln332, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln332_3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_ln332_1 = add i32 %ddr_buffer_out_read, i32 %shl_ln332_3

]]></Node>
<StgValue><ssdm name="add_ln332_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln332_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln332_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln332_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="30">
<![CDATA[
:3 %sext_ln332_1 = sext i30 %trunc_ln332_3

]]></Node>
<StgValue><ssdm name="sext_ln332_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %MM_video_out_addr_1 = getelementptr i32 %MM_video_out, i32 %sext_ln332_1

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="31">
<![CDATA[
:5 %burst_size_cast23 = zext i31 %burst_size

]]></Node>
<StgValue><ssdm name="burst_size_cast23"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6 %MM_video_out_addr_3_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MM_video_out_addr_1, i32 %burst_size_cast23

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_3_wr_req"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:0 %phi_ln332_1 = phi i30 %add_ln69, void, i30 0, void

]]></Node>
<StgValue><ssdm name="phi_ln332_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1 %add_ln69 = add i30 %phi_ln332_1, i30 1

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="30">
<![CDATA[
:2 %zext_ln69 = zext i30 %phi_ln332_1

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln69 = icmp_slt  i31 %zext_ln69, i31 %burst_size

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln69 = br i1 %icmp_ln69, void %.exit.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="30">
<![CDATA[
:2 %trunc_ln71 = trunc i30 %phi_ln332_1

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
:3 %zext_ln71 = zext i9 %trunc_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %axi_elt_dma_buffer_V_addr_1 = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %zext_ln71

]]></Node>
<StgValue><ssdm name="axi_elt_dma_buffer_V_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
:5 %axi_elt_dma_buffer_V_load_1 = load i9 %axi_elt_dma_buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="axi_elt_dma_buffer_V_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
:5 %axi_elt_dma_buffer_V_load_1 = load i9 %axi_elt_dma_buffer_V_addr_1

]]></Node>
<StgValue><ssdm name="axi_elt_dma_buffer_V_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:6 %write_ln21 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MM_video_out_addr_1, i32 %axi_elt_dma_buffer_V_load_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln69 = br void

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit:0 %MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit:0 %MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit:0 %MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit:0 %MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_3_wr_resp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit:0 %MM_video_out_addr_3_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr_1

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_3_wr_resp"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.exit.loopexit:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit22:0 %MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_2_wr_resp"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="invert_Y_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.exit.loopexit22:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0">
<![CDATA[
.exit:0 %ret_ln21 = ret

]]></Node>
<StgValue><ssdm name="ret_ln21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="30">
<![CDATA[
:6 %sext_ln332 = sext i30 %trunc_ln332_2

]]></Node>
<StgValue><ssdm name="sext_ln332"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %MM_video_out_addr = getelementptr i32 %MM_video_out, i32 %sext_ln332

]]></Node>
<StgValue><ssdm name="MM_video_out_addr"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="31">
<![CDATA[
:8 %burst_size_cast = zext i31 %burst_size

]]></Node>
<StgValue><ssdm name="burst_size_cast"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9 %MM_video_out_addr_2_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MM_video_out_addr, i32 %burst_size_cast

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_2_wr_req"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln63 = br void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0">
<![CDATA[
:0 %phi_ln332 = phi i30 %add_ln63, void, i30 0, void

]]></Node>
<StgValue><ssdm name="phi_ln332"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:1 %add_ln63 = add i30 %phi_ln332, i30 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="30">
<![CDATA[
:2 %zext_ln63 = zext i30 %phi_ln332

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln63 = icmp_slt  i31 %zext_ln63, i31 %burst_size

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln63 = br i1 %icmp_ln63, void %.exit.loopexit22, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="30">
<![CDATA[
:2 %trunc_ln65 = trunc i30 %phi_ln332

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="9">
<![CDATA[
:3 %zext_ln65 = zext i9 %trunc_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %axi_elt_dma_buffer_V_addr = getelementptr i32 %axi_elt_dma_buffer_V, i32 0, i32 %zext_ln65

]]></Node>
<StgValue><ssdm name="axi_elt_dma_buffer_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
:5 %axi_elt_dma_buffer_V_load = load i9 %axi_elt_dma_buffer_V_addr

]]></Node>
<StgValue><ssdm name="axi_elt_dma_buffer_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="92" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="9">
<![CDATA[
:5 %axi_elt_dma_buffer_V_load = load i9 %axi_elt_dma_buffer_V_addr

]]></Node>
<StgValue><ssdm name="axi_elt_dma_buffer_V_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %specpipeline_ln65 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
:6 %write_ln21 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MM_video_out_addr, i32 %axi_elt_dma_buffer_V_load, i4 15

]]></Node>
<StgValue><ssdm name="write_ln21"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln63 = br void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="97" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit22:0 %MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="98" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit22:0 %MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="99" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit22:0 %MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_2_wr_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="100" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
.exit.loopexit22:0 %MM_video_out_addr_2_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MM_video_out_addr

]]></Node>
<StgValue><ssdm name="MM_video_out_addr_2_wr_resp"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
