Source Block: oh/elink/dv/elink_e16_model.v@3441:3454@HdlStmAssign
   //###########################################

   assign txo_frame = c0_tran_frame_tlc | c1_tran_frame_tlc |
		      c2_tran_frame_tlc | c3_tran_frame_tlc;

   assign txo_data_even[LW-1:0] = c0_tran_byte_even_tlc[LW-1:0] |
				  c1_tran_byte_even_tlc[LW-1:0] |
				  c2_tran_byte_even_tlc[LW-1:0] |
				  c3_tran_byte_even_tlc[LW-1:0];

   assign txo_data_odd[LW-1:0] = c0_tran_byte_odd_tlc[LW-1:0] |
				 c1_tran_byte_odd_tlc[LW-1:0] |
				 c2_tran_byte_odd_tlc[LW-1:0] |
				 c3_tran_byte_odd_tlc[LW-1:0];

Diff Content:
- 3446    assign txo_data_even[LW-1:0] = c0_tran_byte_even_tlc[LW-1:0] |
- 3447 				  c1_tran_byte_even_tlc[LW-1:0] |
- 3448 				  c2_tran_byte_even_tlc[LW-1:0] |
- 3449 				  c3_tran_byte_even_tlc[LW-1:0];

Clone Blocks:
Clone Blocks 1:
oh/elink/dv/elink_e16_model.v@3446:3459
   assign txo_data_even[LW-1:0] = c0_tran_byte_even_tlc[LW-1:0] |
				  c1_tran_byte_even_tlc[LW-1:0] |
				  c2_tran_byte_even_tlc[LW-1:0] |
				  c3_tran_byte_even_tlc[LW-1:0];

   assign txo_data_odd[LW-1:0] = c0_tran_byte_odd_tlc[LW-1:0] |
				 c1_tran_byte_odd_tlc[LW-1:0] |
				 c2_tran_byte_odd_tlc[LW-1:0] |
				 c3_tran_byte_odd_tlc[LW-1:0];

endmodule // link_txo_buffer




