set ::env(PROJECT_NAME) cf_fir_24_16_16
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/cf_fir_24_16_16/rtl/cf_fir_24_16_16.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
