// Seed: 528566494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout tri id_3;
  input wire id_2;
  output tri0 id_1;
  assign id_3 = -1'd0 & 1 >= 1 & -1;
  assign id_1 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_2,
      id_2,
      id_5
  );
  wire id_6;
  logic [id_3  -  -1 : 1] id_7;
  wire id_8;
  assign id_5 = id_7;
  assign id_7 = id_7;
endmodule
