\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c}{}\doxysection{nucleo-\/l432kc\+\_\+wifi/\+Core/\+Src/system\+\_\+stm32l4xx.c File Reference}
\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c}\index{nucleo-\/l432kc\_wifi/Core/Src/system\_stm32l4xx.c@{nucleo-\/l432kc\_wifi/Core/Src/system\_stm32l4xx.c}}


CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File.  


{\ttfamily \#include \char`\"{}stm32l4xx.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}~8000000U
\item 
\#define \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_ga90e2a73d7fe4a7425c6e31fef5ce7263}{MSI\+\_\+\+VALUE}}~4000000U
\item 
\#define \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___defines_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE}}~16000000U
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Setup the microcontroller system. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update}} (void)
\begin{DoxyCompactList}\small\item\em Update System\+Core\+Clock variable according to Clock Register Values. The System\+Core\+Clock variable contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{System\+Core\+Clock}} = 4000000U
\item 
const uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{AHBPresc\+Table}} \mbox{[}16\mbox{]} = \{0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U\}
\item 
const uint8\+\_\+t \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_ga5b4f8b768465842cf854a8f993b375e9}{APBPresc\+Table}} \mbox{[}8\mbox{]} = \{0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U\}
\item 
const uint32\+\_\+t \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___variables_ga4d9e663c3c5bd4ca3361bf97d48158bf}{MSIRange\+Table}} \mbox{[}12\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
This file provides two functions and one global variable to be called from user application\+:
\begin{DoxyItemize}
\item \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init()}}\+: This function is called at startup just after reset and before branch to main program. This call is made inside the \char`\"{}startup\+\_\+stm32l4xx.\+s\char`\"{} file.
\item System\+Core\+Clock variable\+: Contains the core clock (HCLK), it can be used by the user application to setup the Sys\+Tick timer or configure other parameters.
\item \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{System\+Core\+Clock\+Update()}}\+: Updates the variable System\+Core\+Clock and must be called whenever the core clock is changed during program execution.
\end{DoxyItemize}

After each device reset the MSI (4 MHz) is used as system clock source. Then \mbox{\hyperlink{group___s_t_m32_l4xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{System\+Init()}} function is called, in \char`\"{}startup\+\_\+stm32l4xx.\+s\char`\"{} file, to configure the system clock before to branch to main program.\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md115}{}\doxysubsection{This file configures the system clock as follows\+:}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md115}
\DoxyHorRuler{0}
 \hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md116}{}\doxysubsubsection{System Clock source                    $\vert$ MSI}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md116}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md117}{}\doxysubsubsection{SYSCLK(\+Hz)                             $\vert$ 4000000}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md117}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md118}{}\doxysubsubsection{HCLK(\+Hz)                               $\vert$ 4000000}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md118}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md119}{}\doxysubsubsection{AHB Prescaler                          $\vert$ 1}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md119}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md120}{}\doxysubsubsection{APB1 Prescaler                         $\vert$ 1}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md120}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md121}{}\doxysubsubsection{APB2 Prescaler                         $\vert$ 1}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md121}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md122}{}\doxysubsubsection{PLL\+\_\+\+M                                  $\vert$ 1}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md122}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md123}{}\doxysubsubsection{PLL\+\_\+\+N                                  $\vert$ 8}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md123}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md124}{}\doxysubsubsection{PLL\+\_\+\+P                                  $\vert$ 7}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md124}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md125}{}\doxysubsubsection{PLL\+\_\+\+Q                                  $\vert$ 2}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md125}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md126}{}\doxysubsubsection{PLL\+\_\+\+R                                  $\vert$ 2}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md126}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md127}{}\doxysubsubsection{PLLSAI1\+\_\+\+P                              $\vert$ NA}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md127}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md128}{}\doxysubsubsection{PLLSAI1\+\_\+\+Q                              $\vert$ NA}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md128}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md129}{}\doxysubsubsection{PLLSAI1\+\_\+\+R                              $\vert$ NA}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md129}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md130}{}\doxysubsubsection{PLLSAI2\+\_\+\+P                              $\vert$ NA}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md130}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md131}{}\doxysubsubsection{PLLSAI2\+\_\+\+Q                              $\vert$ NA}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md131}
\hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md132}{}\doxysubsubsection{PLLSAI2\+\_\+\+R                              $\vert$ NA}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md132}
Require 48MHz for USB OTG FS, $\vert$ Disabled \hypertarget{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md133}{}\doxysubsubsection{SDIO and RNG clock                     $\vert$}\label{nucleo-l432kc__wifi_2_core_2_src_2system__stm32l4xx_8c_autotoc_md133}
=============================================================================

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 