# Generated by Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.4.0 -fPIC -Os)

.model i2c
.inputs pi000 pi001 pi002 pi003 pi004 pi005 pi006 pi007 pi008 pi009 pi010 pi011 pi012 pi013 pi014 pi015 pi016 pi017 pi018 pi019 pi020 pi021 pi022 pi023 pi024 pi025 pi026 pi027 pi028 pi029 pi030 pi031 pi032 pi033 pi034 pi035 pi036 pi037 pi038 pi039 pi040 pi041 pi042 pi043 pi044 pi045 pi046 pi047 pi048 pi049 pi050 pi051 pi052 pi053 pi054 pi055 pi056 pi057 pi058 pi059 pi060 pi061 pi062 pi063 pi064 pi065 pi066 pi067 pi068 pi069 pi070 pi071 pi072 pi073 pi074 pi075 pi076 pi077 pi078 pi079 pi080 pi081 pi082 pi083 pi084 pi085 pi086 pi087 pi088 pi089 pi090 pi091 pi092 pi093 pi094 pi095 pi096 pi097 pi098 pi099 pi100 pi101 pi102 pi103 pi104 pi105 pi106 pi107 pi108 pi109 pi110 pi111 pi112 pi113 pi114 pi115 pi116 pi117 pi118 pi119 pi120 pi121 pi122 pi123 pi124 pi125 pi126 pi127 pi128 pi129 pi130 pi131 pi132 pi133 pi134 pi135 pi136 pi137 pi138 pi139 pi140 pi141 pi142 pi143 pi144 pi145 pi146
.outputs po000 po001 po002 po003 po004 po005 po006 po007 po008 po009 po010 po011 po012 po013 po014 po015 po016 po017 po018 po019 po020 po021 po022 po023 po024 po025 po026 po027 po028 po029 po030 po031 po032 po033 po034 po035 po036 po037 po038 po039 po040 po041 po042 po043 po044 po045 po046 po047 po048 po049 po050 po051 po052 po053 po054 po055 po056 po057 po058 po059 po060 po061 po062 po063 po064 po065 po066 po067 po068 po069 po070 po071 po072 po073 po074 po075 po076 po077 po078 po079 po080 po081 po082 po083 po084 po085 po086 po087 po088 po089 po090 po091 po092 po093 po094 po095 po096 po097 po098 po099 po100 po101 po102 po103 po104 po105 po106 po107 po108 po109 po110 po111 po112 po113 po114 po115 po116 po117 po118 po119 po120 po121 po122 po123 po124 po125 po126 po127 po128 po129 po130 po131 po132 po133 po134 po135 po136 po137 po138 po139 po140 po141
.names $false
.names $true
1
.names $undef
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0760_ B[1]=$false B[2]=pi085 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1864$411
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0415_ B[1]=$false B[2]=pi026 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1865$412
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0440_ B[2]=pi085 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1866$413
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0658_ B[2]=_0660_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1867$414
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0656_ B[2]=_0661_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1868$415
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0761_ B[2]=_0657_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1869$416
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0166_ B[2]=_0659_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1870$417
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0123_ B[1]=$false B[2]=pi003 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1871$418
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0760_ B[2]=pi026 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1872$419
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0489_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1873$420
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0491_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1874$421
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0490_ B[2]=_0492_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1875$422
.subckt $shr A[0]=$true A[1]=$false B=pi053 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1876$423_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1876$423_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1876$423
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0786_ B[2]=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1877$424
.subckt $shr A[0]=$true A[1]=$false B=_0437_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1878$425_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1878$425_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1878$425
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0762_ B[1]=$false B[2]=pi058 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1879$426
.subckt $shr A[0]=$true A[1]=$false B=pi037 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1880$427_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1880$427_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1880$427
.subckt $shr A[0]=$true A[1]=$false B=pi129 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1881$428_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1881$428_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1881$428
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi088 B[2]=pi106 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1882$429
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0760_ B[1]=$false B[2]=pi058 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1883$430
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0123_ B[1]=$false B[2]=pi123 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1884$431
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi114 B[1]=$false B[2]=pi122 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1885$432
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0266_ B[2]=_0655_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1886$433
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0123_ B[1]=$false B[2]=pi122 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1887$434
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0804_ B[2]=_0227_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1888$435
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi129 B[2]=_0228_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1889$436
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0766_ B[2]=_0487_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1890$437
.subckt $shr A[0]=$true A[1]=$false B=_0488_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1891$438_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1891$438_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1891$438
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0764_ B[2]=_0451_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1892$439
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0763_ B[2]=_0653_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1893$440
.subckt $shr A[0]=$true A[1]=$false B=_0394_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1894$441_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1894$441_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1894$441
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi053 B[1]=$false B[2]=pi058 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1895$442
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi030 B[1]=pi060 B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1896$443
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0767_ B[2]=_0480_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1897$444
.subckt $shr A[0]=$true A[1]=$false B=_0481_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1898$445_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1898$445_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1898$445
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0765_ B[2]=_0488_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1899$446
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0650_ B[1]=$true B[2]=_0651_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1900$447
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0652_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1901$448
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi052 B[1]=$false B[2]=_0545_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1902$449
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi106 B[2]=_0546_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1903$450
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi052 B[2]=_0545_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1904$451
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi109 B[1]=$false B[2]=pi051 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1905$452
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0548_ B[1]=$true B[2]=_0648_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1906$453
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0649_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1907$454
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0545_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1908$455
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi051 B[1]=$false B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1909$456
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0769_ B[2]=_0642_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1910$457
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0646_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1911$458
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0643_ B[2]=_0647_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1912$459
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi050 B[1]=$true B[2]=_0645_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1913$460
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0391_ B[2]=_0392_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1914$461
.subckt $shr A[0]=$true A[1]=$false B=_0393_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1915$462_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1915$462_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1915$462
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0483_ B[2]=_0486_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1916$463
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0247_ B[2]=_0644_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1917$464
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi058 B[1]=$true B[2]=_0482_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1918$465
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0484_ B[2]=_0485_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1919$466
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi116 B[2]=pi058 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1920$467
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi097 B[1]=$false B[2]=pi053 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1921$468
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0397_ B[2]=_0405_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1922$469
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0802_ B[1]=$false B[2]=pi110 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1923$470
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0800_ B[1]=$false B[2]=pi095 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1924$471
.subckt $shr A[0]=$true A[1]=$false B=pi029 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1925$472_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1925$472_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1925$472
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0463_ B[1]=$true B[2]=_0479_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1926$473
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0785_ B[2]=_0462_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1927$474
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0407_ B[2]=_0478_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1928$475
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi110 B[1]=$true B[2]=_0406_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1929$476
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0393_ B[2]=_0440_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1930$477
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0244_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1931$478
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0768_ B[2]=_0605_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1932$479
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0525_ B[1]=$false B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1933$480
.subckt $shr A[0]=$true A[1]=$false B=_0526_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1934$481_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1934$481_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1934$481
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0242_ B[2]=_0604_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1935$482
.subckt $shr A[0]=$true A[1]=$false B=_0247_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1936$483_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1936$483_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1936$483
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0772_ B[2]=_0641_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1937$484
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0784_ B[2]=_0463_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1938$485
.subckt $shr A[0]=$true A[1]=$false B=_0464_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1939$486_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1939$486_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1939$486
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0474_ B[2]=_0476_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1940$487
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0770_ B[2]=_0477_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1941$488
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0774_ B[2]=_0473_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1942$489
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0771_ B[2]=_0475_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1943$490
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0440_ B[2]=_0454_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1944$491
.subckt $shr A[0]=$true A[1]=$false B=_0455_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1945$492_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1945$492_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1945$492
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0402_ B[1]=$false B[2]=pi100 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1946$493
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi116 B[2]=pi085 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1947$494
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=pi050 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1948$495
.subckt $shr A[0]=$true A[1]=$false B=_0243_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1949$496_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1949$496_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1949$496
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0132_ B[2]=_0538_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1950$497
.subckt $shr A[0]=$true A[1]=$false B=pi066 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1951$498_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1951$498_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1951$498
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0242_ B[2]=_0535_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1952$499
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0773_ B[2]=_0639_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1953$500
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0640_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1954$501
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0363_ B[2]=pi049 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1955$502
.subckt $shr A[0]=$true A[1]=$false B=_0636_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1956$503_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1956$503_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1956$503
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0775_ B[2]=_0638_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1957$504
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0166_ B[2]=_0457_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1958$505
.subckt $shr A[0]=$true A[1]=$false B=_0458_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1959$506_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1959$506_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1959$506
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0777_ B[2]=_0472_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1960$507
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0250_ B[2]=_0329_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1961$508
.subckt $shr A[0]=$true A[1]=$false B=_0330_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1962$509_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1962$509_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1962$509
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0776_ B[2]=_0637_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1963$510
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0220_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1964$511
.subckt $shr A[0]=$true A[1]=$false B=_0533_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1965$512_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1965$512_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1965$512
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi069 B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1966$513
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0870_ B[2]=pi127 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1967$514
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0467_ B[1]=$true B[2]=_0469_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1968$515
.subckt $shr A[0]=$true A[1]=$false B=_0470_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1969$516_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1969$516_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1969$516
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0778_ B[2]=_0471_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1970$517
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0230_ B[2]=_0335_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1971$518
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0630_ B[1]=_0629_ B[2]=pi048 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1972$519
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0634_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1973$520
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0631_ B[2]=_0635_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1974$521
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0779_ B[2]=_0633_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1975$522
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi095 B[2]=_0397_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1976$523
.subckt $shr A[0]=$true A[1]=$false B=_0444_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1977$524_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1977$524_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1977$524
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0403_ B[1]=$false B[2]=pi100 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1978$525
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0214_ B[2]=_0236_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1979$526
.subckt $shr A[0]=$true A[1]=$false B=_0250_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1980$527_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1980$527_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1980$527
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0525_ B[2]=_0632_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1981$528
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0524_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1982$529
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi062 B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1983$530
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0250_ B[1]=$false B[2]=_0526_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1984$531
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0238_ B[2]=_0595_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1985$532
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi043 B[1]=$true B[2]=pi047 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1986$533
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0951_ B[1]=$false B[2]=_0594_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1987$534
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0786_ B[1]=$false B[2]=pi027 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1988$535
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0780_ B[2]=_0623_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1989$536
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0627_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1990$537
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0624_ B[2]=_0628_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1991$538
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0216_ B[1]=$true B[2]=_0626_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1992$539
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0214_ B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1993$540
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi047 B[1]=$true B[2]=_0625_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1994$541
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0213_ B[1]=$false B[2]=_0534_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1995$542
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0211_ B[2]=_0212_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1996$543
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0329_ B[2]=_0533_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1997$544
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0213_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:1998$545
.subckt $shr A[0]=$true A[1]=$false B=_0214_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:1999$546_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:1999$546_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:1999$546
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0781_ B[2]=_0622_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2000$547
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=pi047 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2001$548
.subckt $shr A[0]=$true A[1]=$false B=_0236_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2002$549_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2002$549_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2002$549
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0130_ B[2]=_0535_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2003$550
.subckt $shr A[0]=$true A[1]=$false B=pi064 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2004$551_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2004$551_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2004$551
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0215_ B[2]=_0534_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2005$552
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi046 B[1]=$true B[2]=_0615_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2006$553
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0618_ B[2]=_0620_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2007$554
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0616_ B[2]=_0621_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2008$555
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0465_ B[2]=_0466_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2009$556
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi026 B[1]=pi027 B[2]=_0420_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2010$557
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0419_ B[1]=$false B[2]=pi051 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2011$558
.subckt $shr A[0]=$true A[1]=$false B=pi027 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2012$559_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2012$559_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2012$559
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0782_ B[2]=_0420_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2013$560
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0784_ B[2]=_0407_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2014$561
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0783_ B[2]=_0404_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2015$562
.subckt $shr A[0]=$true A[1]=$false B=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2016$563_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2016$563_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2016$563
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi026 B[1]=$true B[2]=pi027 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2017$564
.subckt $shr A[0]=$true A[1]=$false B=pi028 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2018$565_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2018$565_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2018$565
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0764_ B[2]=_0452_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2019$566
.subckt $shr A[0]=$true A[1]=$false B=_0453_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2020$567_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2020$567_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2020$567
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0456_ B[2]=_0461_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2021$568
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0399_ B[2]=_0455_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2022$569
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi116 B[2]=_0460_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2023$570
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0458_ B[2]=_0459_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2024$571
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi026 B[1]=_0786_ B[2]=pi027 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2025$572
.subckt $shr A[0]=$true A[1]=$false B=pi026 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2026$573_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2026$573_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2026$573
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0440_ B[1]=$false B[2]=pi085 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2027$574
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi116 B[2]=pi085 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2028$575
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0166_ B[2]=_0403_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2029$576
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0393_ B[1]=$false B[2]=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2030$577
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0390_ B[1]=$true B[2]=_0451_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2031$578
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi058 B[1]=$false B[2]=pi053 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2032$579
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0787_ B[2]=_0448_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2033$580
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0391_ B[2]=_0440_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2034$581
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0449_ B[2]=_0450_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2035$582
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0166_ B[1]=$false B[2]=pi026 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2036$583
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0782_ B[2]=_0435_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2037$584
.subckt $shr A[0]=$true A[1]=$false B=_0443_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2038$585_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2038$585_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2038$585
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi100 B[1]=$true B[2]=_0447_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2039$586
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0445_ B[1]=$true B[2]=_0446_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2040$587
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0788_ B[1]=$false B[2]=_0444_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2041$588
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi085 B[1]=pi027 B[2]=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2042$589
.subckt $shr A[0]=$true A[1]=$false B=pi085 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2043$590_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2043$590_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2043$590
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0788_ B[1]=$false B[2]=_0421_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2044$591
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0789_ B[2]=_0438_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2045$592
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0440_ B[2]=_0441_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2046$593
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0439_ B[2]=_0442_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2047$594
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0166_ B[1]=$false B[2]=pi027 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2048$595
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0786_ B[2]=_0435_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2049$596
.subckt $shr A[0]=$true A[1]=$false B=_0436_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2050$597_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2050$597_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2050$597
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0401_ B[2]=_0437_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2051$598
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0801_ B[2]=_0400_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2052$599
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi116 B[2]=_0420_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2053$600
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0803_ B[2]=_0395_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2054$601
.subckt $shr A[0]=$true A[1]=$false B=_0396_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2055$602_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2055$602_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2055$602
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0791_ B[2]=_0433_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2056$603
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0790_ B[2]=_0434_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2057$604
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0792_ B[2]=_0431_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2058$605
.subckt $shr A[0]=$true A[1]=$false B=_0432_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2059$606_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2059$606_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2059$606
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0166_ B[1]=$false B[2]=pi058 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2060$607
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0794_ B[2]=_0426_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2061$608
.subckt $shr A[0]=$true A[1]=$false B=_0427_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2062$609_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2062$609_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2062$609
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0793_ B[2]=_0430_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2063$610
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0782_ B[1]=$false B[2]=pi085 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2064$611
.subckt $shr A[0]=$true A[1]=$false B=_0392_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2065$612_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2065$612_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2065$612
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0428_ B[2]=_0429_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2066$613
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0786_ B[1]=$false B[2]=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2067$614
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi025 B[2]=pi053 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2068$615
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0799_ B[2]=_0411_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2069$616
.subckt $shr A[0]=$true A[1]=$false B=_0412_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2070$617_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2070$617_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2070$617
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0418_ B[2]=_0425_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2071$618
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0797_ B[2]=_0417_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2072$619
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0795_ B[2]=_0424_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2073$620
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi027 B[1]=$true B[2]=_0421_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2074$621
.subckt $shr A[0]=$true A[1]=$false B=_0422_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2075$622_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2075$622_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2075$622
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi026 B[1]=$true B[2]=_0423_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2076$623
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi116 B[1]=$false B[2]=_0420_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2077$624
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0796_ B[1]=$false B[2]=pi052 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2078$625
.subckt $shr A[0]=$true A[1]=$false B=pi039 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2079$626_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2079$626_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2079$626
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi053 B[1]=$true B[2]=_0404_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2080$627
.subckt $shr A[0]=$true A[1]=$false B=_0414_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2081$628_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2081$628_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2081$628
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0798_ B[2]=_0416_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2082$629
.subckt $shr A[0]=$true A[1]=$false B=_0415_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2083$630_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2083$630_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2083$630
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi025 B[1]=$true B[2]=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2084$631
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi053 B[1]=$true B[2]=pi026 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2085$632
.subckt $shr A[0]=$true A[1]=$false B=_0401_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2086$633_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2086$633_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2086$633
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0402_ B[1]=$true B[2]=_0410_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2087$634
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0403_ B[2]=_0409_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2088$635
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0408_ B[2]=pi025 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2089$636
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0788_ B[1]=$false B[2]=_0407_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2090$637
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0405_ B[1]=$false B[2]=pi097 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2091$638
.subckt $shr A[0]=$true A[1]=$false B=pi100 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2092$639_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2092$639_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2092$639
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi085 B[1]=$true B[2]=_0397_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2093$640
.subckt $shr A[0]=$true A[1]=$false B=_0398_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2094$641_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2094$641_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2094$641
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi100 B[2]=_0399_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2095$642
.subckt $shr A[0]=$true A[1]=$false B=pi096 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2096$643_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2096$643_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2096$643
.subckt $shr A[0]=$true A[1]=$false B=pi025 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2097$644_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2097$644_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2097$644
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0390_ B[2]=_0394_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2098$645
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0804_ B[2]=_0383_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2099$646
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0385_ B[2]=_0388_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2100$647
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0384_ B[2]=_0389_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2101$648
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0340_ B[1]=_0217_ B[2]=_0333_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2102$649
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0387_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2103$650
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi024 B[2]=_0386_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2104$651
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0222_ B[1]=$false B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2105$652
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0221_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2106$653
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi024 B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2107$654
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=pi024 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2108$655
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0213_ B[2]=_0224_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2109$656
.subckt $shr A[0]=$true A[1]=$false B=_0216_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2110$657_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2110$657_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2110$657
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi063 B[2]=_0226_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2111$658
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0222_ B[2]=_0225_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2112$659
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi023 B[2]=pi055 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2113$660
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi061 B[1]=$false B[2]=pi129 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2114$661
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0381_ B[2]=_0382_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2115$662
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0807_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2116$663
.subckt $shr A[0]=$true A[1]=$false B=_0374_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2117$664_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2117$664_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2117$664
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0806_ B[2]=_0379_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2118$665
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0805_ B[2]=_0380_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2119$666
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0375_ B[2]=_0377_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2120$667
.subckt $shr A[0]=$true A[1]=$false B=_0378_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2121$668_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2121$668_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2121$668
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0150_ B[2]=_0303_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2122$669
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0865_ B[1]=$false B[2]=_0144_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2123$670
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0257_ B[1]=$false B[2]=pi016 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2124$671
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0288_ B[2]=_0304_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2125$672
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0156_ B[2]=_0376_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2126$673
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0155_ B[1]=$false B[2]=pi006 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2127$674
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi005 B[1]=$false B[2]=pi018 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2128$675
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0166_ B[1]=$false B[2]=pi011 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2129$676
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi054 B[2]=_0152_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2130$677
.subckt $shr A[0]=$true A[1]=$false B=pi022 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2131$678_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2131$678_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2131$678
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0166_ B[1]=$false B[2]=pi054 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2132$679
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0297_ B[2]=_0372_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2133$680
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0373_ B[1]=_0174_ B[2]=pi021 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2134$681
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0260_ B[2]=_0296_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2135$682
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0298_ B[2]=_0371_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2136$683
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0171_ B[1]=$false B[2]=pi016 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2137$684
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi019 B[1]=$false B[2]=pi004 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2138$685
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0808_ B[2]=_0369_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2139$686
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0370_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2140$687
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0812_ B[2]=_0364_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2141$688
.subckt $shr A[0]=$true A[1]=$false B=_0365_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2142$689_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2142$689_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2142$689
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0809_ B[2]=_0368_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2143$690
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0235_ B[2]=_0250_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2144$691
.subckt $shr A[0]=$true A[1]=$false B=_0251_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2145$692_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2145$692_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2145$692
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0810_ B[2]=_0367_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2146$693
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi071 B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2147$694
.subckt $shr A[0]=$true A[1]=$false B=_0366_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2148$695_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2148$695_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2148$695
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0811_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2149$696
.subckt $shr A[0]=$true A[1]=$false B=pi002 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2150$697_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2150$697_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2150$697
.subckt $shr A[0]=$true A[1]=$false B=pi020 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2151$698_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2151$698_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2151$698
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0813_ B[2]=_0363_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2152$699
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0219_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2153$700
.subckt $shr A[0]=$true A[1]=$false B=_0336_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2154$701_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2154$701_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2154$701
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi082 B[1]=$true B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2155$702
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0334_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2156$703
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0816_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2157$704
.subckt $shr A[0]=$true A[1]=$false B=_0358_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2158$705_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2158$705_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2158$705
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0815_ B[2]=_0361_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2159$706
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0814_ B[2]=_0362_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2160$707
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0184_ B[2]=_0259_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2161$708
.subckt $shr A[0]=$true A[1]=$false B=_0260_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2162$709_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2162$709_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2162$709
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0154_ B[2]=_0360_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2163$710
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0153_ B[1]=$false B[2]=pi016 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2164$711
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0171_ B[2]=_0359_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2165$712
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi054 B[2]=_0166_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2166$713
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi017 B[1]=$false B[2]=pi021 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2167$714
.subckt $shr A[0]=$true A[1]=$false B=pi019 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2168$715_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2168$715_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2168$715
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0819_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2169$716
.subckt $shr A[0]=$true A[1]=$false B=_0354_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2170$717_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2170$717_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2170$717
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0818_ B[2]=_0356_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2171$718
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0817_ B[2]=_0357_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2172$719
.subckt $shr A[0]=$true A[1]=$false B=_0261_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2173$720_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2173$720_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2173$720
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0171_ B[2]=_0355_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2174$721
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi016 B[2]=_0153_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2175$722
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0152_ B[1]=$false B[2]=pi018 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2176$723
.subckt $shr A[0]=$true A[1]=$false B=pi018 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2177$724_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2177$724_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2177$724
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0822_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2178$725
.subckt $shr A[0]=$true A[1]=$false B=_0351_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2179$726_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2179$726_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2179$726
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0821_ B[2]=_0352_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2180$727
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0820_ B[2]=_0353_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2181$728
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0278_ B[2]=_0279_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2182$729
.subckt $shr A[0]=$true A[1]=$false B=_0280_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2183$730_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2183$730_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2183$730
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi059 B[1]=$false B[2]=pi028 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2184$731
.subckt $shr A[0]=$true A[1]=$false B=pi017 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2185$732_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2185$732_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2185$732
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0825_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2186$733
.subckt $shr A[0]=$true A[1]=$false B=_0346_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2187$734_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2187$734_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2187$734
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0824_ B[2]=_0349_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2188$735
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0823_ B[2]=_0350_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2189$736
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0154_ B[2]=_0188_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2190$737
.subckt $shr A[0]=$true A[1]=$false B=_0270_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2191$738_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2191$738_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2191$738
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0309_ B[2]=_0348_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2192$739
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0166_ B[2]=_0255_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2193$740
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0257_ B[2]=_0347_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2194$741
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0256_ B[1]=$false B[2]=pi010 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2195$742
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0178_ B[2]=_0191_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2196$743
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0839_ B[1]=$false B[2]=pi007 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2197$744
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi006 B[1]=$false B[2]=pi005 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2198$745
.subckt $shr A[0]=$true A[1]=$false B=pi016 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2199$746_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2199$746_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2199$746
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0826_ B[2]=_0344_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2200$747
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0345_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2201$748
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0833_ B[2]=_0331_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2202$749
.subckt $shr A[0]=$true A[1]=$false B=_0332_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2203$750_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2203$750_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2203$750
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0339_ B[2]=_0343_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2204$751
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0830_ B[2]=_0338_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2205$752
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0827_ B[2]=_0342_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2206$753
.subckt $shr A[0]=$true A[1]=$false B=_0333_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2207$754_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2207$754_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2207$754
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0828_ B[1]=$false B[2]=_0341_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2208$755
.subckt $shr A[0]=$true A[1]=$false B=_0340_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2209$756_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2209$756_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2209$756
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0829_ B[2]=_0219_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2210$757
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi002 B[1]=$true B[2]=pi020 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2211$758
.subckt $shr A[0]=$true A[1]=$false B=_0218_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2212$759_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2212$759_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2212$759
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0833_ B[1]=$false B[2]=pi049 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2213$760
.subckt $shr A[0]=$true A[1]=$false B=_0335_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2214$761_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2214$761_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2214$761
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0336_ B[2]=_0337_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2215$762
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0133_ B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2216$763
.subckt $shr A[0]=$true A[1]=$false B=pi070 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2217$764_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2217$764_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2217$764
.subckt $shr A[0]=$true A[1]=$false B=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2218$765_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2218$765_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2218$765
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0832_ B[2]=_0333_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2219$766
.subckt $shr A[0]=$true A[1]=$false B=_0217_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2220$767_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2220$767_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2220$767
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0223_ B[1]=$false B[2]=pi045 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2221$768
.subckt $shr A[0]=$true A[1]=$false B=pi015 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2222$769_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2222$769_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2222$769
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0834_ B[2]=_0330_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2223$770
.subckt $shr A[0]=$true A[1]=$false B=_0230_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2224$771_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2224$771_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2224$771
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0328_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2225$772
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0232_ B[1]=$false B[2]=pi049 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2226$773
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0231_ B[1]=$false B[2]=pi048 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2227$774
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0307_ B[2]=_0326_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2228$775
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0327_ B[1]=_0174_ B[2]=pi014 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2229$776
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0303_ B[2]=_0306_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2230$777
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi013 B[2]=_0289_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2231$778
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0179_ B[2]=_0288_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2232$779
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0837_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2233$780
.subckt $shr A[0]=$true A[1]=$false B=_0322_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2234$781_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2234$781_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2234$781
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0836_ B[2]=_0324_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2235$782
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0835_ B[2]=_0325_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2236$783
.subckt $shr A[0]=$true A[1]=$false B=_0279_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2237$784_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2237$784_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2237$784
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0283_ B[2]=_0323_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2238$785
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0784_ B[1]=$false B[2]=pi059 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2239$786
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi029 B[1]=$false B[2]=pi025 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2240$787
.subckt $shr A[0]=$true A[1]=$false B=pi013 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2241$788_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2241$788_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2241$788
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0839_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2242$789
.subckt $shr A[0]=$true A[1]=$false B=_0319_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2243$790_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2243$790_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2243$790
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0818_ B[2]=_0320_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2244$791
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0838_ B[2]=_0321_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2245$792
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0187_ B[2]=_0259_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2246$793
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi018 B[2]=_0299_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2247$794
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0152_ B[2]=_0298_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2248$795
.subckt $shr A[0]=$true A[1]=$false B=pi012 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2249$796_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2249$796_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2249$796
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0842_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2250$797
.subckt $shr A[0]=$true A[1]=$false B=_0315_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2251$798_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2251$798_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2251$798
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0841_ B[2]=_0317_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2252$799
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0840_ B[2]=_0318_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2253$800
.subckt $shr A[0]=$true A[1]=$false B=_0272_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2254$801_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2254$801_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2254$801
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0168_ B[2]=_0316_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2255$802
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0844_ B[1]=$false B[2]=pi014 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2256$803
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi022 B[1]=$false B[2]=pi009 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2257$804
.subckt $shr A[0]=$true A[1]=$false B=pi011 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2258$805_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2258$805_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2258$805
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0844_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2259$806
.subckt $shr A[0]=$true A[1]=$false B=_0312_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2260$807_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2260$807_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2260$807
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0841_ B[2]=_0313_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2261$808
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0843_ B[2]=_0314_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2262$809
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0181_ B[2]=_0271_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2263$810
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi014 B[2]=_0257_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2264$811
.subckt $shr A[0]=$true A[1]=$false B=pi010 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2265$812_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2265$812_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2265$812
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0847_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2266$813
.subckt $shr A[0]=$true A[1]=$false B=_0302_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2267$814_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2267$814_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2267$814
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0846_ B[2]=_0310_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2268$815
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0845_ B[2]=_0311_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2269$816
.subckt $shr A[0]=$true A[1]=$false B=_0307_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2270$817_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2270$817_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2270$817
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0308_ B[2]=_0309_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2271$818
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi011 B[2]=_0179_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2272$819
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0865_ B[1]=$false B[2]=pi013 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2273$820
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0177_ B[2]=_0178_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2274$821
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0304_ B[2]=_0305_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2275$822
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0142_ B[2]=_0296_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2276$823
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0871_ B[1]=$false B[2]=pi008 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2277$824
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0822_ B[1]=$false B[2]=pi018 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2278$825
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0860_ B[1]=$false B[2]=pi019 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2279$826
.subckt $shr A[0]=$true A[1]=$false B=pi009 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2280$827_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2280$827_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2280$827
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0850_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2281$828
.subckt $shr A[0]=$true A[1]=$false B=_0295_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2282$829_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2282$829_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2282$829
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0849_ B[2]=_0300_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2283$830
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0848_ B[2]=_0301_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2284$831
.subckt $shr A[0]=$true A[1]=$false B=_0297_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2285$832_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2285$832_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2285$832
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi021 B[2]=_0299_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2286$833
.subckt $shr A[0]=$true A[1]=$false B=pi008 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2287$834_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2287$834_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2287$834
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0853_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2288$835
.subckt $shr A[0]=$true A[1]=$false B=_0287_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2289$836_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2289$836_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2289$836
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0852_ B[2]=_0293_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2290$837
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0851_ B[2]=_0294_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2291$838
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0258_ B[2]=_0289_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2292$839
.subckt $shr A[0]=$true A[1]=$false B=_0290_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2293$840_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2293$840_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2293$840
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0154_ B[2]=_0292_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2294$841
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0186_ B[2]=_0291_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2295$842
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0871_ B[1]=$false B[2]=pi017 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2296$843
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi008 B[2]=pi054 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2297$844
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0255_ B[2]=_0257_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2298$845
.subckt $shr A[0]=$true A[1]=$false B=pi007 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2299$846_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2299$846_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2299$846
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0855_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2300$847
.subckt $shr A[0]=$true A[1]=$false B=_0282_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2301$848_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2301$848_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2301$848
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0836_ B[2]=_0285_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2302$849
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0854_ B[2]=_0286_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2303$850
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0259_ B[2]=_0271_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2304$851
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0283_ B[2]=_0284_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2305$852
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi025 B[1]=$false B[2]=pi029 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2306$853
.subckt $shr A[0]=$true A[1]=$false B=pi006 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2307$854_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2307$854_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2307$854
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0858_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2308$855
.subckt $shr A[0]=$true A[1]=$false B=_0276_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2309$856_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2309$856_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2309$856
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0857_ B[2]=_0280_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2310$857
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0856_ B[2]=_0281_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2311$858
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi028 B[1]=$false B[2]=pi059 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2312$859
.subckt $shr A[0]=$true A[1]=$false B=_0277_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2313$860_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2313$860_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2313$860
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0803_ B[1]=$false B[2]=pi029 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2314$861
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0179_ B[2]=_0258_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2315$862
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0166_ B[2]=_0270_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2316$863
.subckt $shr A[0]=$true A[1]=$false B=pi005 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2317$864_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2317$864_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2317$864
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0860_ B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2318$865
.subckt $shr A[0]=$true A[1]=$false B=_0269_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2319$866_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2319$866_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2319$866
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0841_ B[2]=_0274_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2320$867
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0859_ B[2]=_0275_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2321$868
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0256_ B[2]=_0273_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2322$869
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0847_ B[1]=$false B[2]=pi022 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2323$870
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi010 B[1]=$false B[2]=pi014 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2324$871
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0179_ B[1]=$false B[2]=pi013 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2325$872
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi054 B[2]=_0187_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2326$873
.subckt $shr A[0]=$true A[1]=$false B=pi004 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2327$874_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2327$874_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2327$874
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0862_ B[2]=_0264_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2328$875
.subckt $shr A[0]=$true A[1]=$false B=_0265_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2329$876_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2329$876_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2329$876
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=po129 B[2]=_0267_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2330$877
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0861_ B[2]=_0268_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2331$878
.subckt $shr A[0]=$true A[1]=$false B=_0266_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2332$879_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2332$879_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2332$879
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi000 B[1]=$false B[2]=pi113 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2333$880
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0864_ B[2]=_0261_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2334$881
.subckt $shr A[0]=$true A[1]=$false B=_0262_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2335$882_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2335$882_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2335$882
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0263_ B[1]=$false B[2]=pi118 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2336$883
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0863_ B[1]=$false B[2]=pi129 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2337$884
.subckt $shr A[0]=$true A[1]=$false B=pi061 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2338$885_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2338$885_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2338$885
.subckt $shr A[0]=$true A[1]=$false B=_0154_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2339$886_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2339$886_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2339$886
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0184_ B[2]=_0186_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2340$887
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0842_ B[1]=$false B[2]=pi008 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2341$888
.subckt $shr A[0]=$true A[1]=$false B=pi014 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2342$889_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2342$889_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2342$889
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0866_ B[2]=_0253_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2343$890
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0254_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2344$891
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi065 B[1]=$true B[2]=_0228_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2345$892
.subckt $shr A[0]=$true A[1]=$false B=_0229_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2346$893_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2346$893_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2346$893
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0811_ B[2]=_0252_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2347$894
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0834_ B[2]=_0251_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2348$895
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0234_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2349$896
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi050 B[2]=_0244_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2350$897
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0248_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2351$898
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0210_ B[1]=$false B[2]=pi038 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2352$899
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi082 B[2]=pi038 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2353$900
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0209_ B[1]=$false B[2]=pi040 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2354$901
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0210_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2355$902
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=pi046 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2356$903
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0239_ B[2]=_0240_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2357$904
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0237_ B[2]=_0241_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2358$905
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0238_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2359$906
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=pi041 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2360$907
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0867_ B[2]=_0233_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2361$908
.subckt $shr A[0]=$true A[1]=$false B=_0232_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2362$909_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2362$909_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2362$909
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0219_ B[1]=$false B[2]=pi020 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2363$910
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0868_ B[1]=$false B[2]=pi045 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2364$911
.subckt $shr A[0]=$true A[1]=$false B=pi024 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2365$912_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2365$912_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2365$912
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0217_ B[2]=_0226_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2366$913
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0224_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2367$914
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0869_ B[1]=$false B[2]=pi047 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2368$915
.subckt $shr A[0]=$true A[1]=$false B=pi048 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2369$916_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2369$916_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2369$916
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0218_ B[2]=_0219_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2370$917
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi015 B[1]=$true B[2]=_0218_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2371$918
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0807_ B[1]=$false B[2]=pi005 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2372$919
.subckt $shr A[0]=$true A[1]=$false B=pi122 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2373$920_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2373$920_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2373$920
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0847_ B[1]=$false B[2]=pi011 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2374$921
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0139_ B[2]=_0140_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2375$922
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0208_ B[2]=_0210_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2376$923
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0872_ B[1]=$false B[2]=pi043 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2377$924
.subckt $shr A[0]=$true A[1]=$false B=pi021 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2378$925_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2378$925_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2378$925
.subckt $shr A[0]=$true A[1]=$false B=pi041 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2379$926_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2379$926_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2379$926
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0837_ B[1]=$false B[2]=pi007 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2380$927
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0207_ B[1]=$false B[2]=pi038 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2381$928
.subckt $shr A[0]=$true A[1]=$false B=_0142_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2382$929_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2382$929_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2382$929
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0873_ B[2]=_0143_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2383$930
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0874_ B[1]=$false B[2]=pi042 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2384$931
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0871_ B[2]=pi008 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2385$932
.subckt $shr A[0]=$true A[1]=$false B=pi044 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2386$933_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2386$933_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2386$933
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi013 B[2]=pi007 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2387$934
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0875_ B[1]=$false B[2]=pi046 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2388$935
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0865_ B[1]=$false B[2]=_0146_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2389$936
.subckt $shr A[0]=$true A[1]=$false B=pi050 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2390$937_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2390$937_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2390$937
.subckt $shr A[0]=$true A[1]=$false B=_0145_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2391$938_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2391$938_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2391$938
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0876_ B[2]=_0147_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2392$939
.subckt $shr A[0]=$true A[1]=$false B=_0166_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2393$940_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2393$940_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2393$940
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0879_ B[2]=_0205_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2394$941
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0877_ B[2]=_0206_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2395$942
.subckt $shr A[0]=$true A[1]=$false B=_0144_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2396$943_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2396$943_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2396$943
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0878_ B[2]=_0148_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2397$944
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi001 B[1]=$true B[2]=_0175_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2398$945
.subckt $shr A[0]=$true A[1]=$false B=_0176_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2399$946_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2399$946_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2399$946
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0880_ B[2]=_0204_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2400$947
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0881_ B[2]=_0201_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2401$948
.subckt $shr A[0]=$true A[1]=$false B=_0202_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2402$949_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2402$949_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2402$949
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0154_ B[2]=_0203_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2403$950
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0150_ B[2]=pi010 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2404$951
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0168_ B[1]=$false B[2]=pi022 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2405$952
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0893_ B[2]=_0183_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2406$953
.subckt $shr A[0]=$true A[1]=$false B=_0185_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2407$954_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2407$954_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2407$954
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0882_ B[2]=_0200_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2408$955
.subckt $shr A[0]=$true A[1]=$false B=_0188_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2409$956_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2409$956_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2409$956
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0883_ B[2]=_0199_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2410$957
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0839_ B[1]=$false B[2]=pi017 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2411$958
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0884_ B[2]=_0197_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2412$959
.subckt $shr A[0]=$true A[1]=$false B=_0198_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2413$960_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2413$960_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2413$960
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0847_ B[2]=_0181_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2414$961
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0142_ B[1]=$true B[2]=_0143_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2415$962
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0847_ B[1]=$false B[2]=_0189_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2416$963
.subckt $shr A[0]=$true A[1]=$false B=_0190_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2417$964_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2417$964_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2417$964
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0193_ B[2]=_0196_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2418$965
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0156_ B[2]=_0157_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2419$966
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi133 B[2]=pi132 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2420$967
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0697_ B[1]=$false B[2]=pi126 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2421$968
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi003 B[1]=$true B[2]=_0121_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2422$969
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0122_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2423$970
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0887_ B[2]=_0192_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2424$971
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0178_ B[1]=$true B[2]=_0195_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2425$972
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0154_ B[2]=_0158_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2426$973
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi125 B[1]=$false B[2]=pi096 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2427$974
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0177_ B[2]=_0194_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2428$975
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0151_ B[2]=_0159_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2429$976
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi057 B[1]=$false B[2]=pi129 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2430$977
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0858_ B[1]=$false B[2]=pi006 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2431$978
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0839_ B[2]=pi007 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2432$979
.subckt $shr A[0]=$true A[1]=$false B=_0149_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2433$980_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2433$980_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2433$980
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0885_ B[2]=_0160_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2434$981
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=pi135 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2435$982
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=pi134 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2436$983
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi081 B[1]=$false B[2]=pi129 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2437$984
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi120 B[2]=_0120_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2438$985
.subckt $shr A[0]=$true A[1]=$false B=_0139_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2439$986_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2439$986_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2439$986
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0886_ B[1]=$false B[2]=_0140_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2440$987
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi120 B[2]=_0758_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2441$988
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0123_ B[1]=$false B[2]=pi111 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2442$989
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0118_ B[2]=_0119_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2443$990
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0178_ B[1]=$false B[2]=pi013 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2444$991
.subckt $shr A[0]=$true A[1]=$false B=_0180_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2445$992_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2445$992_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2445$992
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0858_ B[1]=pi005 B[2]=pi006 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2446$993
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi056 B[1]=$true B[2]=_0162_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2447$994
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0163_ B[1]=_0161_ B[2]=_0141_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2448$995
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0946_ B[1]=$false B[2]=pi003 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2449$996
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0123_ B[1]=$false B[2]=_0405_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2450$997
.subckt $shr A[0]=$true A[1]=$false B=pi054 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2451$998_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2451$998_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2451$998
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0888_ B[2]=_0164_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2452$999
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0324_ B[2]=pi054 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2453$1000
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0116_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2454$1001
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0115_ B[2]=_0117_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2455$1002
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi054 B[1]=$true B[2]=pi118 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2456$1003
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi013 B[1]=$false B[2]=_0179_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2457$1004
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi129 B[2]=pi122 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2458$1005
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0141_ B[1]=$false B[2]=pi010 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2459$1006
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0889_ B[2]=_0113_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2460$1007
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0171_ B[2]=_0114_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2461$1008
.subckt $shr A[0]=$true A[1]=$false B=_0178_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2462$1009_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2462$1009_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2462$1009
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0847_ B[1]=$false B[2]=pi004 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2463$1010
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0698_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2464$1011
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi140 B[1]=_0137_ B[2]=_0755_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2465$1012
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0106_ B[2]=_0112_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2466$1013
.subckt $shr A[0]=$true A[1]=$false B=pi115 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2467$1014_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2467$1014_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2467$1014
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0738_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2468$1015
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi113 B[2]=_0174_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2469$1016
.subckt $shr A[0]=$true A[1]=$false B=_0109_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2470$1017_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2470$1017_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2470$1017
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0891_ B[2]=_0110_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2471$1018
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0890_ B[2]=_0111_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2472$1019
.subckt $shr A[0]=$true A[1]=$false B=_0171_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2473$1020_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2473$1020_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2473$1020
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi011 B[1]=$true B[2]=pi022 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2474$1021
.subckt $shr A[0]=$true A[1]=$false B=_0150_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2475$1022_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2475$1022_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2475$1022
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0892_ B[2]=_0167_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2476$1023
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi000 B[2]=_0166_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2477$1024
.subckt $shr A[0]=$true A[1]=$false B=_0181_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2478$1025_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2478$1025_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2478$1025
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0142_ B[2]=_0182_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2479$1026
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi141 B[1]=_0138_ B[2]=_0755_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2480$1027
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0106_ B[2]=_0108_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2481$1028
.subckt $shr A[0]=$true A[1]=$false B=pi112 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2482$1029_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2482$1029_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2482$1029
.subckt $shr A[0]=$true A[1]=$false B=_0169_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2483$1030_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2483$1030_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2483$1030
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0894_ B[2]=_0171_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2484$1031
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi139 B[1]=pi111 B[2]=_0755_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2485$1032
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0106_ B[2]=_0107_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2486$1033
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi131 B[2]=_0697_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2487$1034
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0842_ B[1]=$false B[2]=pi001 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2488$1035
.subckt $shr A[0]=$true A[1]=$false B=_0170_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2489$1036_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2489$1036_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2489$1036
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0895_ B[2]=_0172_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2490$1037
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0451_ B[2]=pi097 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2491$1038
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0452_ B[2]=_0102_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2492$1039
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0104_ B[2]=_0105_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2493$1040
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi116 B[2]=_0166_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2494$1041
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0459_ B[2]=_0102_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2495$1042
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0468_ B[2]=_0103_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2496$1043
.subckt $shr A[0]=$true A[1]=$false B=_0165_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2497$1044_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2497$1044_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2497$1044
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0896_ B[2]=_0173_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2498$1045
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi054 B[1]=$false B[2]=pi017 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2499$1046
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi138 B[1]=$true B[2]=_0094_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2500$1047
.subckt $shr A[0]=$true A[1]=$false B=_0095_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2501$1048_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2501$1048_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2501$1048
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0097_ B[2]=_0100_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2502$1049
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0897_ B[2]=_0101_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2503$1050
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0900_ B[2]=_0096_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2504$1051
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0098_ B[2]=_0099_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2505$1052
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0899_ B[2]=_0740_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2506$1053
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0898_ B[2]=_0060_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2507$1054
.subckt $shr A[0]=$true A[1]=$false B=pi088 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2508$1055_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2508$1055_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2508$1055
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi138 B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2509$1056
.subckt $shr A[0]=$true A[1]=$false B=pi111 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2510$1057_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2510$1057_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2510$1057
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi138 B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2511$1058
.subckt $shr A[0]=$true A[1]=$false B=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2512$1059_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2512$1059_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2512$1059
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0127_ B[1]=pi120 B[2]=pi138 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2513$1060
.subckt $shr A[0]=$true A[1]=$false B=pi067 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2514$1061_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2514$1061_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2514$1061
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0091_ B[2]=_0093_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2515$1062
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0901_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2516$1063
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0090_ B[2]=_0092_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2517$1064
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0902_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2518$1065
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi064 B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2519$1066
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi136 B[1]=$false B[2]=pi137 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2520$1067
.subckt $shr A[0]=$true A[1]=$false B=pi086 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2521$1068_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2521$1068_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2521$1068
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi137 B[1]=$false B[2]=pi136 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2522$1069
.subckt $shr A[0]=$true A[1]=$false B=pi030 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2523$1070_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2523$1070_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2523$1070
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi137 B[2]=pi136 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2524$1071
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0906_ B[2]=_0085_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2525$1072
.subckt $shr A[0]=$true A[1]=$false B=_0086_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2526$1073_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2526$1073_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2526$1073
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0087_ B[2]=_0088_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2527$1074
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0903_ B[2]=_0089_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2528$1075
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0905_ B[2]=_0740_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2529$1076
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0904_ B[2]=_0738_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2530$1077
.subckt $shr A[0]=$true A[1]=$false B=pi023 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2531$1078_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2531$1078_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2531$1078
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi138 B[2]=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2532$1079
.subckt $shr A[0]=$true A[1]=$false B=pi097 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2533$1080_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2533$1080_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2533$1080
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0911_ B[2]=_0076_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2534$1081
.subckt $shr A[0]=$true A[1]=$false B=_0077_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2535$1082_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2535$1082_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2535$1082
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0907_ B[2]=_0084_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2536$1083
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0078_ B[2]=_0079_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2537$1084
.subckt $shr A[0]=$true A[1]=$false B=_0080_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2538$1085_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2538$1085_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2538$1085
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0082_ B[2]=_0083_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2539$1086
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0908_ B[2]=_0081_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2540$1087
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi076 B[2]=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2541$1088
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0962_ B[1]=$false B[2]=pi136 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2542$1089
.subckt $shr A[0]=$true A[1]=$false B=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2543$1090_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2543$1090_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2543$1090
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi138 B[2]=pi071 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2544$1091
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0910_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2545$1092
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0909_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2546$1093
.subckt $shr A[0]=$true A[1]=$false B=pi081 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2547$1094_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2547$1094_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2547$1094
.subckt $shr A[0]=$true A[1]=$false B=pi036 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2548$1095_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2548$1095_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2548$1095
.subckt $shr A[0]=$true A[1]=$false B=pi138 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2549$1096_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2549$1096_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2549$1096
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0912_ B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2550$1097
.subckt $shr A[0]=$true A[1]=$false B=pi098 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2551$1098_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2551$1098_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2551$1098
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0408_ B[2]=_0455_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2552$1099
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0166_ B[2]=_0402_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2553$1100
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0744_ B[1]=$true B[2]=_0075_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2554$1101
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi138 B[1]=$true B[2]=_0067_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2555$1102
.subckt $shr A[0]=$true A[1]=$false B=_0068_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2556$1103_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2556$1103_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2556$1103
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0070_ B[2]=_0073_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2557$1104
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0913_ B[2]=_0074_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2558$1105
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0900_ B[2]=_0069_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2559$1106
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0071_ B[2]=_0072_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2560$1107
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0800_ B[2]=_0740_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2561$1108
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0914_ B[2]=_0060_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2562$1109
.subckt $shr A[0]=$true A[1]=$false B=pi092 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2563$1110_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2563$1110_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2563$1110
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0129_ B[1]=pi125 B[2]=pi138 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2564$1111
.subckt $shr A[0]=$true A[1]=$false B=pi075 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2565$1112_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2565$1112_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2565$1112
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0064_ B[2]=_0066_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2566$1113
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi070 B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2567$1114
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0063_ B[2]=_0065_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2568$1115
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0916_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2569$1116
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0915_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2570$1117
.subckt $shr A[0]=$true A[1]=$false B=pi080 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2571$1118_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2571$1118_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2571$1118
.subckt $shr A[0]=$true A[1]=$false B=pi035 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2572$1119_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2572$1119_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2572$1119
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi112 B[2]=_0740_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2573$1120
.subckt $shr A[0]=$true A[1]=$false B=_0059_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2574$1121_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2574$1121_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2574$1121
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0058_ B[1]=_0061_ B[2]=pi138 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2575$1122
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0917_ B[2]=_0062_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2576$1123
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0054_ B[2]=_0057_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2577$1124
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0918_ B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2578$1125
.subckt $shr A[0]=$true A[1]=$false B=pi099 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2579$1126_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2579$1126_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2579$1126
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0052_ B[2]=_0053_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2580$1127
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0055_ B[2]=_0056_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2581$1128
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi068 B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2582$1129
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi073 B[2]=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2583$1130
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0920_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2584$1131
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0919_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2585$1132
.subckt $shr A[0]=$true A[1]=$false B=pi032 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2586$1133_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2586$1133_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2586$1133
.subckt $shr A[0]=$true A[1]=$false B=pi084 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2587$1134_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2587$1134_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2587$1134
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0924_ B[2]=_0046_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2588$1135
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0921_ B[2]=_0050_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2589$1136
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0047_ B[2]=_0051_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2590$1137
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0923_ B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2591$1138
.subckt $shr A[0]=$true A[1]=$false B=_0048_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2592$1139_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2592$1139_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2592$1139
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi138 B[2]=_0049_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2593$1140
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0922_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2594$1141
.subckt $shr A[0]=$true A[1]=$false B=pi094 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2595$1142_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2595$1142_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2595$1142
.subckt $shr A[0]=$true A[1]=$false B=pi090 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2596$1143_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2596$1143_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2596$1143
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0042_ B[2]=_0043_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2597$1144
.subckt $shr A[0]=$true A[1]=$false B=_0044_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2598$1145_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2598$1145_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2598$1145
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0040_ B[2]=_0045_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2599$1146
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi063 B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2600$1147
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0911_ B[1]=$false B[2]=_0041_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2601$1148
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0125_ B[2]=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2602$1149
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0926_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2603$1150
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0925_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2604$1151
.subckt $shr A[0]=$true A[1]=$false B=pi033 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2605$1152_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2605$1152_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2605$1152
.subckt $shr A[0]=$true A[1]=$false B=pi078 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2606$1153_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2606$1153_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2606$1153
.subckt $shr A[0]=$true A[1]=$false B=pi074 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2607$1154_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2607$1154_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2607$1154
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0930_ B[2]=_0034_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2608$1155
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0927_ B[2]=_0038_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2609$1156
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0035_ B[2]=_0039_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2610$1157
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0929_ B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2611$1158
.subckt $shr A[0]=$true A[1]=$false B=_0036_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2612$1159_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2612$1159_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2612$1159
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi138 B[2]=_0037_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2613$1160
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0928_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2614$1161
.subckt $shr A[0]=$true A[1]=$false B=pi095 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2615$1162_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2615$1162_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2615$1162
.subckt $shr A[0]=$true A[1]=$false B=pi091 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2616$1163_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2616$1163_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2616$1163
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0030_ B[2]=_0031_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2617$1164
.subckt $shr A[0]=$true A[1]=$false B=_0032_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2618$1165_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2618$1165_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2618$1165
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0028_ B[2]=_0033_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2619$1166
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi069 B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2620$1167
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0911_ B[1]=$false B[2]=_0029_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2621$1168
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0132_ B[2]=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2622$1169
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0932_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2623$1170
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0931_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2624$1171
.subckt $shr A[0]=$true A[1]=$false B=pi034 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2625$1172_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2625$1172_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2625$1172
.subckt $shr A[0]=$true A[1]=$false B=pi079 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2626$1173_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2626$1173_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2626$1173
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0935_ B[2]=_0023_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2627$1174
.subckt $shr A[0]=$true A[1]=$false B=_0024_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2628$1175_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2628$1175_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2628$1175
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0025_ B[2]=_0026_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2629$1176
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0933_ B[2]=_0027_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2630$1177
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0934_ B[2]=_0738_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2631$1178
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0802_ B[2]=_0740_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2632$1179
.subckt $shr A[0]=$true A[1]=$false B=pi124 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2633$1180_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2633$1180_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2633$1180
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0911_ B[2]=_0014_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2634$1181
.subckt $shr A[0]=$true A[1]=$false B=_0015_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2635$1182_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2635$1182_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2635$1182
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0936_ B[2]=_0022_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2636$1183
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0016_ B[2]=_0017_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2637$1184
.subckt $shr A[0]=$true A[1]=$false B=_0018_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2638$1185_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2638$1185_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2638$1185
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0020_ B[2]=_0021_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2639$1186
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0908_ B[2]=_0019_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2640$1187
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2641$1188
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi138 B[2]=pi065 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2642$1189
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0762_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2643$1190
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi077 B[2]=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2644$1191
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0937_ B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2645$1192
.subckt $shr A[0]=$true A[1]=$false B=pi093 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2646$1193_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2646$1193_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2646$1193
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0938_ B[2]=_0012_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2647$1194
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0013_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2648$1195
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0800_ B[2]=_0759_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2649$1196
.subckt $shr A[0]=$true A[1]=$false B=_0011_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2650$1197_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2650$1197_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2650$1197
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0939_ B[2]=_0756_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2651$1198
.subckt $shr A[0]=$true A[1]=$false B=pi144 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2652$1199_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2652$1199_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2652$1199
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0698_ B[1]=$false B[2]=_0755_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2653$1200
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0758_ B[1]=_0755_ B[2]=_0698_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2654$1201
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi099 B[1]=pi141 B[2]=_0748_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2655$1202
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0010_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2656$1203
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0699_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2657$1204
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi098 B[1]=pi145 B[2]=_0748_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2658$1205
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0009_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2659$1206
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0940_ B[2]=_0007_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2660$1207
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0008_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2661$1208
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0905_ B[2]=_0759_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2662$1209
.subckt $shr A[0]=$true A[1]=$false B=_0006_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2663$1210_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2663$1210_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2663$1210
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0134_ B[2]=_0756_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2664$1211
.subckt $shr A[0]=$true A[1]=$false B=pi145 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2665$1212_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2665$1212_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2665$1212
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0943_ B[2]=_0617_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2666$1213
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0123_ B[1]=$false B[2]=_0619_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2667$1214
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0941_ B[1]=$false B[2]=_0248_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2668$1215
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0942_ B[2]=_0004_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2669$1216
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0005_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2670$1217
.subckt $shr A[0]=$true A[1]=$false B=_0237_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2671$1218_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2671$1218_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2671$1218
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0802_ B[2]=_0759_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2672$1219
.subckt $shr A[0]=$true A[1]=$false B=_0003_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2673$1220_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2673$1220_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2673$1220
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0135_ B[2]=_0756_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2674$1221
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0215_ B[2]=_0536_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2675$1222
.subckt $shr A[0]=$true A[1]=$false B=_0537_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2676$1223_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2676$1223_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2676$1223
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi075 B[2]=_0249_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2677$1224
.subckt $shr A[0]=$true A[1]=$false B=pi146 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2678$1225_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2678$1225_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2678$1225
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0249_ B[2]=_0576_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2679$1226
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0944_ B[2]=_0001_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2680$1227
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0002_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2681$1228
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0928_ B[2]=_0759_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2682$1229
.subckt $shr A[0]=$true A[1]=$false B=_0000_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2683$1230_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2683$1230_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2683$1230
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0945_ B[2]=_0756_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2684$1231
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0215_ B[2]=_0536_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2685$1232
.subckt $shr A[0]=$true A[1]=$false B=pi143 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2686$1233_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2686$1233_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2686$1233
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0607_ B[1]=_0612_ B[2]=pi045 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2687$1234
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0611_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2688$1235
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0613_ B[2]=_0614_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2689$1236
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0804_ B[2]=_0610_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2690$1237
.subckt $shr A[0]=$true A[1]=$false B=pi110 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2691$1238_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2691$1238_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2691$1238
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0249_ B[2]=_0606_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2692$1239
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0527_ B[2]=_0595_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2693$1240
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi094 B[1]=pi142 B[2]=_0756_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2694$1241
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0757_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2695$1242
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi048 B[1]=$true B[2]=_0238_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2696$1243
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi068 B[2]=_0609_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2697$1244
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0608_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2698$1245
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0947_ B[2]=_0523_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2699$1246
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi093 B[1]=pi146 B[2]=_0748_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2700$1247
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0754_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2701$1248
.subckt $shr A[0]=$true A[1]=$false B=_0223_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2702$1249_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2702$1249_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2702$1249
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0868_ B[1]=$false B[2]=_0221_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2703$1250
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0587_ B[2]=_0605_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2704$1251
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi092 B[1]=pi144 B[2]=_0748_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2705$1252
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0753_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2706$1253
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0832_ B[2]=_0386_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2707$1254
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi091 B[1]=pi143 B[2]=_0748_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2708$1255
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0752_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2709$1256
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=pi048 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2710$1257
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi090 B[1]=pi142 B[2]=_0748_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2711$1258
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0751_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2712$1259
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0948_ B[2]=_0601_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2713$1260
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0553_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2714$1261
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0602_ B[2]=_0603_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2715$1262
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi089 B[1]=pi140 B[2]=_0748_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2716$1263
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0750_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2717$1264
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=pi044 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2718$1265
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0241_ B[2]=_0534_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2719$1266
.subckt $shr A[0]=$true A[1]=$false B=_0536_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2720$1267_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2720$1267_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2720$1267
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0566_ B[2]=_0600_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2721$1268
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi088 B[1]=pi139 B[2]=_0748_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2722$1269
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0749_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2723$1270
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0558_ B[1]=$false B[2]=_0562_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2724$1271
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0554_ B[1]=$false B[2]=_0599_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2725$1272
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0698_ B[1]=$false B[2]=pi138 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2726$1273
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=pi042 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2727$1274
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi044 B[1]=_0127_ B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2728$1275
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi087 B[1]=pi140 B[2]=_0720_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2729$1276
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0747_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2730$1277
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0699_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2731$1278
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi043 B[1]=$true B[2]=_0589_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2732$1279
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0593_ B[2]=_0597_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2733$1280
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0590_ B[2]=_0598_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2734$1281
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi086 B[1]=pi139 B[2]=_0720_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2735$1282
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0746_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2736$1283
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0952_ B[2]=_0592_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2737$1284
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0596_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2738$1285
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0950_ B[2]=_0595_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2739$1286
.subckt $shr A[0]=$true A[1]=$false B=_0456_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2740$1287_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2740$1287_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2740$1287
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0802_ B[2]=_0744_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2741$1288
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0949_ B[2]=_0745_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2742$1289
.subckt $shr A[0]=$true A[1]=$false B=pi043 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2743$1290_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2743$1290_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2743$1290
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi041 B[2]=_0207_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2744$1291
.subckt $shr A[0]=$true A[1]=$false B=_0521_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2745$1292_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2745$1292_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2745$1292
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0244_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2746$1293
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi084 B[1]=pi141 B[2]=_0720_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2747$1294
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0743_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2748$1295
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0240_ B[2]=_0567_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2749$1296
.subckt $shr A[0]=$true A[1]=$false B=_0586_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2750$1297_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2750$1297_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2750$1297
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0227_ B[2]=_0591_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2751$1298
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi077 B[2]=_0215_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2752$1299
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0955_ B[2]=_0736_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2753$1300
.subckt $shr A[0]=$true A[1]=$false B=_0737_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2754$1301_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2754$1301_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2754$1301
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0739_ B[2]=_0741_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2755$1302
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0953_ B[2]=_0742_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2756$1303
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0954_ B[2]=_0738_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2757$1304
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi115 B[2]=_0740_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2758$1305
.subckt $shr A[0]=$true A[1]=$false B=pi119 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2759$1306_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2759$1306_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2759$1306
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0586_ B[2]=_0588_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2760$1307
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0215_ B[2]=_0227_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2761$1308
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0911_ B[2]=_0726_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2762$1309
.subckt $shr A[0]=$true A[1]=$false B=_0727_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2763$1310_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2763$1310_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2763$1310
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0956_ B[2]=_0735_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2764$1311
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0729_ B[2]=_0730_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2765$1312
.subckt $shr A[0]=$true A[1]=$false B=_0731_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2766$1313_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2766$1313_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2766$1313
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0733_ B[2]=_0734_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2767$1314
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0908_ B[2]=_0732_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2768$1315
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi072 B[2]=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2769$1316
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0555_ B[2]=_0566_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2770$1317
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi042 B[1]=$true B[2]=_0578_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2771$1318
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0582_ B[2]=_0584_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2772$1319
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0579_ B[2]=_0585_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2773$1320
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi138 B[2]=pi062 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2774$1321
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0943_ B[2]=_0581_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2775$1322
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0583_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2776$1323
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi044 B[1]=$true B[2]=_0554_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2777$1324
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0958_ B[2]=_0728_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2778$1325
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0957_ B[2]=_0719_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2779$1326
.subckt $shr A[0]=$true A[1]=$false B=pi087 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2780$1327_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2780$1327_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2780$1327
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0566_ B[2]=_0580_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2781$1328
.subckt $shr A[0]=$true A[1]=$false B=pi031 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2782$1329_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2782$1329_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2782$1329
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi072 B[2]=_0553_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2783$1330
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0959_ B[2]=_0696_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2784$1331
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0553_ B[1]=$false B[2]=_0577_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2785$1332
.subckt $shr A[0]=$true A[1]=$false B=pi089 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2786$1333_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2786$1333_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2786$1333
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi082 B[1]=pi146 B[2]=_0720_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2787$1334
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0725_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2788$1335
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0566_ B[1]=$false B[2]=_0576_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2789$1336
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi081 B[1]=pi145 B[2]=_0720_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2790$1337
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0724_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2791$1338
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi080 B[1]=pi144 B[2]=_0720_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2792$1339
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0723_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2793$1340
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi041 B[1]=$true B[2]=_0568_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2794$1341
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0572_ B[2]=_0574_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2795$1342
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0569_ B[2]=_0575_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2796$1343
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi079 B[1]=pi143 B[2]=_0720_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2797$1344
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0722_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2798$1345
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0960_ B[2]=_0571_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2799$1346
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0123_ B[1]=$false B[2]=_0573_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2800$1347
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi078 B[1]=pi142 B[2]=_0720_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2801$1348
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0721_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2802$1349
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0211_ B[1]=$false B[2]=_0240_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2803$1350
.subckt $shr A[0]=$true A[1]=$false B=_0535_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2804$1351_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2804$1351_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2804$1351
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0567_ B[2]=_0570_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2805$1352
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi076 B[2]=_0239_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2806$1353
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi077 B[1]=_0135_ B[2]=_0706_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2807$1354
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi129 B[2]=_0718_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2808$1355
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0699_ B[2]=_0705_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2809$1356
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0567_ B[1]=$false B[2]=_0529_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2810$1357
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi076 B[1]=_0134_ B[2]=_0706_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2811$1358
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi129 B[2]=_0717_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2812$1359
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0526_ B[2]=_0528_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2813$1360
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0209_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2814$1361
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0129_ B[1]=pi144 B[2]=_0706_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2815$1362
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0716_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2816$1363
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0208_ B[2]=pi082 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2817$1364
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi082 B[2]=pi040 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2818$1365
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0125_ B[1]=pi142 B[2]=_0706_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2819$1366
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0715_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2820$1367
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi040 B[1]=$true B[2]=_0556_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2821$1368
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0561_ B[2]=_0564_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2822$1369
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0557_ B[2]=_0565_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2823$1370
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0943_ B[2]=_0560_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2824$1371
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0563_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2825$1372
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0126_ B[1]=pi141 B[2]=_0706_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2826$1373
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0714_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2827$1374
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0961_ B[2]=_0562_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2828$1375
.subckt $shr A[0]=$true A[1]=$false B=pi073 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2829$1376_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2829$1376_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2829$1376
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi072 B[1]=_0136_ B[2]=_0706_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2830$1377
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi129 B[2]=_0713_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2831$1378
.subckt $shr A[0]=$true A[1]=$false B=_0209_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2832$1379_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2832$1379_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2832$1379
.subckt $shr A[0]=$true A[1]=$false B=pi140 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2833$1380_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2833$1380_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2833$1380
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi071 B[1]=_0134_ B[2]=_0700_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2834$1381
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi129 B[2]=_0712_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2835$1382
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0558_ B[2]=_0559_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2836$1383
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0696_ B[2]=_0699_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2837$1384
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0133_ B[1]=pi144 B[2]=_0700_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2838$1385
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0711_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2839$1386
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0131_ B[1]=pi143 B[2]=_0700_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2840$1387
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0710_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2841$1388
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi073 B[2]=_0555_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2842$1389
.subckt $shr A[0]=$true A[1]=$false B=pi069 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2843$1390_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2843$1390_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2843$1390
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0128_ B[1]=pi141 B[2]=_0700_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2844$1391
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0709_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2845$1392
.subckt $shr A[0]=$true A[1]=$false B=pi068 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2846$1393_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2846$1393_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2846$1393
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0127_ B[1]=pi139 B[2]=_0706_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2847$1394
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0708_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2848$1395
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0552_ B[2]=_0555_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2849$1396
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0132_ B[1]=pi143 B[2]=_0706_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2850$1397
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0707_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2851$1398
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0246_ B[1]=$true B[2]=_0530_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2852$1399
.subckt $shr A[0]=$true A[1]=$false B=pi137 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2853$1400_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2853$1400_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2853$1400
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi065 B[1]=_0135_ B[2]=_0700_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2854$1401
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi129 B[2]=_0704_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2855$1402
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0130_ B[1]=pi139 B[2]=_0700_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2856$1403
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0703_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2857$1404
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0124_ B[1]=pi142 B[2]=_0700_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2858$1405
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi129 B[1]=$true B[2]=_0702_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2859$1406
.subckt $shr A[0]=$true A[1]=$false B=pi063 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2860$1407_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2860$1407_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2860$1407
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi062 B[1]=_0136_ B[2]=_0700_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2861$1408
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi129 B[2]=_0701_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2862$1409
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0973_ B[2]=_0529_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2863$1410
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0963_ B[2]=_0550_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2864$1411
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0551_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2865$1412
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0796_ B[2]=_0546_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2866$1413
.subckt $shr A[0]=$true A[1]=$false B=_0547_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2867$1414_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2867$1414_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2867$1414
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0964_ B[2]=_0549_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2868$1415
.subckt $shr A[0]=$true A[1]=$false B=_0548_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2869$1416_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2869$1416_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2869$1416
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0419_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2870$1417
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi123 B[1]=$false B[2]=pi114 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2871$1418
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0654_ B[2]=_0695_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2872$1419
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0870_ B[1]=$false B[2]=pi117 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2873$1420
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi060 B[1]=pi123 B[2]=_0694_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2874$1421
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0454_ B[2]=_0691_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2875$1422
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi059 B[1]=$false B[2]=_0461_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2876$1423
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0692_ B[1]=$true B[2]=_0693_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2877$1424
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi038 B[1]=$true B[2]=_0531_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2878$1425
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0541_ B[2]=_0543_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2879$1426
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0532_ B[2]=_0544_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2880$1427
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0965_ B[2]=_0690_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2881$1428
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0969_ B[2]=_0685_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2882$1429
.subckt $shr A[0]=$true A[1]=$false B=_0686_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2883$1430_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2883$1430_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2883$1430
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0966_ B[2]=_0689_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2884$1431
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0457_ B[2]=_0687_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2885$1432
.subckt $shr A[0]=$true A[1]=$false B=_0688_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2886$1433_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2886$1433_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2886$1433
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi059 B[2]=_0407_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2887$1434
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0968_ B[2]=_0540_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2888$1435
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0542_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2889$1436
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0967_ B[2]=_0246_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2890$1437
.subckt $shr A[0]=$true A[1]=$false B=_0210_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2891$1438_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2891$1438_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2891$1438
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0406_ B[2]=_0397_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2892$1439
.subckt $shr A[0]=$true A[1]=$false B=_0538_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2893$1440_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2893$1440_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2893$1440
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0245_ B[2]=_0539_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2894$1441
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi085 B[1]=$true B[2]=_0452_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2895$1442
.subckt $shr A[0]=$true A[1]=$false B=_0683_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2896$1443_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2896$1443_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2896$1443
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0656_ B[2]=_0684_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2897$1444
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi074 B[2]=_0243_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2898$1445
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi059 B[1]=$false B[2]=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2899$1446
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0421_ B[2]=_0460_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2900$1447
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0395_ B[1]=$true B[2]=_0682_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2901$1448
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0972_ B[2]=_0678_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2902$1449
.subckt $shr A[0]=$true A[1]=$false B=_0679_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2903$1450_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2903$1450_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2903$1450
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0971_ B[2]=_0680_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2904$1451
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0970_ B[2]=_0681_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2905$1452
.subckt $shr A[0]=$true A[1]=$false B=_0457_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2906$1453_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2906$1453_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2906$1453
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi057 B[2]=_0391_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2907$1454
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0974_ B[2]=_0675_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2908$1455
.subckt $shr A[0]=$true A[1]=$false B=_0676_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2909$1456_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2909$1456_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2909$1456
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0441_ B[2]=_0677_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2910$1457
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0788_ B[2]=_0413_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2911$1458
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0245_ B[2]=_0530_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2912$1459
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0834_ B[2]=_0521_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2913$1460
.subckt $shr A[0]=$true A[1]=$false B=_0522_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2914$1461_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2914$1461_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2914$1461
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0831_ B[2]=_0527_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2915$1462
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0523_ B[1]=$false B[2]=pi045 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2916$1463
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0517_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2917$1464
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0519_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2918$1465
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0518_ B[2]=_0520_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2919$1466
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi093 B[2]=pi106 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2920$1467
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi037 B[1]=pi036 B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2921$1468
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0513_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2922$1469
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0515_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2923$1470
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0514_ B[2]=_0516_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2924$1471
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi098 B[2]=pi106 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2925$1472
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi036 B[1]=pi035 B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2926$1473
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0509_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2927$1474
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0511_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2928$1475
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0510_ B[2]=_0512_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2929$1476
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi092 B[2]=pi106 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2930$1477
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi035 B[1]=pi034 B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2931$1478
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0505_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2932$1479
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0507_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2933$1480
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0506_ B[2]=_0508_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2934$1481
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi091 B[2]=pi106 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2935$1482
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi034 B[1]=pi033 B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2936$1483
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0501_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2937$1484
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0503_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2938$1485
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0502_ B[2]=_0504_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2939$1486
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi090 B[2]=pi106 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2940$1487
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi033 B[1]=pi032 B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2941$1488
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0976_ B[2]=_0672_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2942$1489
.subckt $shr A[0]=$true A[1]=$false B=_0673_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2943$1490_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2943$1490_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2943$1490
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0975_ B[2]=_0674_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2944$1491
.subckt $shr A[0]=$true A[1]=$false B=_0659_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2945$1492_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2945$1492_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2945$1492
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi057 B[1]=$false B[2]=pi058 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2946$1493
.subckt $shr A[0]=$true A[1]=$false B=_0663_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2947$1494_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2947$1494_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2947$1494
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi057 B[1]=_0671_ B[2]=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2948$1495
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0497_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2949$1496
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0499_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2950$1497
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0498_ B[2]=_0500_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2951$1498
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=pi060 B[2]=pi058 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2952$1499
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0666_ B[2]=_0668_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2953$1500
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0662_ B[2]=_0665_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2954$1501
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0669_ B[2]=_0670_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2955$1502
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi099 B[2]=pi106 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2956$1503
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0663_ B[1]=$true B[2]=_0664_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2957$1504
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi032 B[1]=pi031 B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2958$1505
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_0977_ B[2]=_0414_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2959$1506
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi094 B[2]=_0667_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2960$1507
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi058 B[1]=pi026 B[2]=pi116 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2961$1508
.subckt $shr A[0]=$true A[1]=$false B=pi058 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2962$1509_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2962$1509_Y[1]
.cname $shr$./netlists/i2c/verilog/i2c.v:2962$1509
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_0392_ B[1]=$true B[2]=_0403_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2963$1510
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi106 B[1]=$true B[2]=_0493_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2964$1511
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0123_ B[2]=_0495_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2965$1512
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_0494_ B[2]=_0496_ Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2966$1513
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=pi089 B[2]=pi106 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2967$1514
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=pi031 B[1]=pi030 B[2]=pi109 Y[0]=$shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[0] Y[1]=$shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[1] Y[2]=$shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[2] Y[3]=$shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[3] Y[4]=$shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[4] Y[5]=$shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[5] Y[6]=$shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[6] Y[7]=$shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[7]
.cname $shr$./netlists/i2c/verilog/i2c.v:2968$1515
.conn $shr$./netlists/i2c/verilog/i2c.v:1864$411_Y[0] _0415_
.conn $shr$./netlists/i2c/verilog/i2c.v:1865$412_Y[0] _0663_
.conn $shr$./netlists/i2c/verilog/i2c.v:1866$413_Y[0] _0656_
.conn $shr$./netlists/i2c/verilog/i2c.v:1867$414_Y[0] _0661_
.conn $shr$./netlists/i2c/verilog/i2c.v:1868$415_Y[0] _0662_
.conn $shr$./netlists/i2c/verilog/i2c.v:1869$416_Y[0] _0658_
.conn $shr$./netlists/i2c/verilog/i2c.v:1870$417_Y[0] _0660_
.conn $shr$./netlists/i2c/verilog/i2c.v:1871$418_Y[0] _0166_
.conn $shr$./netlists/i2c/verilog/i2c.v:1872$419_Y[0] _0659_
.conn $shr$./netlists/i2c/verilog/i2c.v:1873$420_Y[0] _0490_
.conn $shr$./netlists/i2c/verilog/i2c.v:1874$421_Y[0] _0492_
.conn $shr$./netlists/i2c/verilog/i2c.v:1875$422_Y[0] po045
.conn $shr$./netlists/i2c/verilog/i2c.v:1876$423_Y[0] _0760_
.conn $shr$./netlists/i2c/verilog/i2c.v:1877$424_Y[0] _0437_
.conn $shr$./netlists/i2c/verilog/i2c.v:1878$425_Y[0] _0761_
.conn $shr$./netlists/i2c/verilog/i2c.v:1879$426_Y[0] _0657_
.conn $shr$./netlists/i2c/verilog/i2c.v:1880$427_Y[0] _0762_
.conn $shr$./netlists/i2c/verilog/i2c.v:1881$428_Y[0] _0123_
.conn $shr$./netlists/i2c/verilog/i2c.v:1882$429_Y[0] _0491_
.conn $shr$./netlists/i2c/verilog/i2c.v:1883$430_Y[0] _0440_
.conn $shr$./netlists/i2c/verilog/i2c.v:1884$431_Y[0] _0266_
.conn $shr$./netlists/i2c/verilog/i2c.v:1885$432_Y[0] _0655_
.conn $shr$./netlists/i2c/verilog/i2c.v:1886$433_Y[0] po070
.conn $shr$./netlists/i2c/verilog/i2c.v:1887$434_Y[0] _0654_
.conn $shr$./netlists/i2c/verilog/i2c.v:1888$435_Y[0] _0228_
.conn $shr$./netlists/i2c/verilog/i2c.v:1889$436_Y[0] po069
.conn $shr$./netlists/i2c/verilog/i2c.v:1890$437_Y[0] _0488_
.conn $shr$./netlists/i2c/verilog/i2c.v:1891$438_Y[0] _0763_
.conn $shr$./netlists/i2c/verilog/i2c.v:1892$439_Y[0] _0653_
.conn $shr$./netlists/i2c/verilog/i2c.v:1893$440_Y[0] po068
.conn $shr$./netlists/i2c/verilog/i2c.v:1894$441_Y[0] _0764_
.conn $shr$./netlists/i2c/verilog/i2c.v:1895$442_Y[0] _0451_
.conn $shr$./netlists/i2c/verilog/i2c.v:1896$443_Y[0] _0489_
.conn $shr$./netlists/i2c/verilog/i2c.v:1897$444_Y[0] _0481_
.conn $shr$./netlists/i2c/verilog/i2c.v:1898$445_Y[0] _0765_
.conn $shr$./netlists/i2c/verilog/i2c.v:1899$446_Y[0] po044
.conn $shr$./netlists/i2c/verilog/i2c.v:1900$447_Y[0] _0652_
.conn $shr$./netlists/i2c/verilog/i2c.v:1901$448_Y[0] po067
.conn $shr$./netlists/i2c/verilog/i2c.v:1902$449_Y[0] _0650_
.conn $shr$./netlists/i2c/verilog/i2c.v:1903$450_Y[0] _0651_
.conn $shr$./netlists/i2c/verilog/i2c.v:1904$451_Y[0] _0546_
.conn $shr$./netlists/i2c/verilog/i2c.v:1905$452_Y[0] _0545_
.conn $shr$./netlists/i2c/verilog/i2c.v:1906$453_Y[0] _0649_
.conn $shr$./netlists/i2c/verilog/i2c.v:1907$454_Y[0] po066
.conn $shr$./netlists/i2c/verilog/i2c.v:1908$455_Y[0] _0548_
.conn $shr$./netlists/i2c/verilog/i2c.v:1909$456_Y[0] _0648_
.conn $shr$./netlists/i2c/verilog/i2c.v:1910$457_Y[0] _0643_
.conn $shr$./netlists/i2c/verilog/i2c.v:1911$458_Y[0] _0647_
.conn $shr$./netlists/i2c/verilog/i2c.v:1912$459_Y[0] po065
.conn $shr$./netlists/i2c/verilog/i2c.v:1913$460_Y[0] _0646_
.conn $shr$./netlists/i2c/verilog/i2c.v:1914$461_Y[0] _0393_
.conn $shr$./netlists/i2c/verilog/i2c.v:1915$462_Y[0] _0766_
.conn $shr$./netlists/i2c/verilog/i2c.v:1916$463_Y[0] _0487_
.conn $shr$./netlists/i2c/verilog/i2c.v:1917$464_Y[0] _0645_
.conn $shr$./netlists/i2c/verilog/i2c.v:1918$465_Y[0] _0483_
.conn $shr$./netlists/i2c/verilog/i2c.v:1919$466_Y[0] _0486_
.conn $shr$./netlists/i2c/verilog/i2c.v:1920$467_Y[0] _0484_
.conn $shr$./netlists/i2c/verilog/i2c.v:1921$468_Y[0] _0485_
.conn $shr$./netlists/i2c/verilog/i2c.v:1922$469_Y[0] _0482_
.conn $shr$./netlists/i2c/verilog/i2c.v:1923$470_Y[0] _0397_
.conn $shr$./netlists/i2c/verilog/i2c.v:1924$471_Y[0] _0405_
.conn $shr$./netlists/i2c/verilog/i2c.v:1925$472_Y[0] _0767_
.conn $shr$./netlists/i2c/verilog/i2c.v:1926$473_Y[0] _0480_
.conn $shr$./netlists/i2c/verilog/i2c.v:1927$474_Y[0] _0463_
.conn $shr$./netlists/i2c/verilog/i2c.v:1928$475_Y[0] _0479_
.conn $shr$./netlists/i2c/verilog/i2c.v:1929$476_Y[0] _0407_
.conn $shr$./netlists/i2c/verilog/i2c.v:1930$477_Y[0] _0478_
.conn $shr$./netlists/i2c/verilog/i2c.v:1931$478_Y[0] _0247_
.conn $shr$./netlists/i2c/verilog/i2c.v:1932$479_Y[0] _0644_
.conn $shr$./netlists/i2c/verilog/i2c.v:1933$480_Y[0] _0526_
.conn $shr$./netlists/i2c/verilog/i2c.v:1934$481_Y[0] _0768_
.conn $shr$./netlists/i2c/verilog/i2c.v:1935$482_Y[0] _0605_
.conn $shr$./netlists/i2c/verilog/i2c.v:1936$483_Y[0] _0769_
.conn $shr$./netlists/i2c/verilog/i2c.v:1937$484_Y[0] _0642_
.conn $shr$./netlists/i2c/verilog/i2c.v:1938$485_Y[0] _0464_
.conn $shr$./netlists/i2c/verilog/i2c.v:1939$486_Y[0] _0770_
.conn $shr$./netlists/i2c/verilog/i2c.v:1940$487_Y[0] _0477_
.conn $shr$./netlists/i2c/verilog/i2c.v:1941$488_Y[0] po043
.conn $shr$./netlists/i2c/verilog/i2c.v:1942$489_Y[0] _0474_
.conn $shr$./netlists/i2c/verilog/i2c.v:1943$490_Y[0] _0476_
.conn $shr$./netlists/i2c/verilog/i2c.v:1944$491_Y[0] _0455_
.conn $shr$./netlists/i2c/verilog/i2c.v:1945$492_Y[0] _0771_
.conn $shr$./netlists/i2c/verilog/i2c.v:1946$493_Y[0] _0475_
.conn $shr$./netlists/i2c/verilog/i2c.v:1947$494_Y[0] _0402_
.conn $shr$./netlists/i2c/verilog/i2c.v:1948$495_Y[0] _0243_
.conn $shr$./netlists/i2c/verilog/i2c.v:1949$496_Y[0] _0772_
.conn $shr$./netlists/i2c/verilog/i2c.v:1950$497_Y[0] _0641_
.conn $shr$./netlists/i2c/verilog/i2c.v:1951$498_Y[0] _0132_
.conn $shr$./netlists/i2c/verilog/i2c.v:1952$499_Y[0] _0538_
.conn $shr$./netlists/i2c/verilog/i2c.v:1953$500_Y[0] _0640_
.conn $shr$./netlists/i2c/verilog/i2c.v:1954$501_Y[0] po064
.conn $shr$./netlists/i2c/verilog/i2c.v:1955$502_Y[0] _0636_
.conn $shr$./netlists/i2c/verilog/i2c.v:1956$503_Y[0] _0773_
.conn $shr$./netlists/i2c/verilog/i2c.v:1957$504_Y[0] _0639_
.conn $shr$./netlists/i2c/verilog/i2c.v:1958$505_Y[0] _0458_
.conn $shr$./netlists/i2c/verilog/i2c.v:1959$506_Y[0] _0774_
.conn $shr$./netlists/i2c/verilog/i2c.v:1960$507_Y[0] _0473_
.conn $shr$./netlists/i2c/verilog/i2c.v:1961$508_Y[0] _0330_
.conn $shr$./netlists/i2c/verilog/i2c.v:1962$509_Y[0] _0775_
.conn $shr$./netlists/i2c/verilog/i2c.v:1963$510_Y[0] _0638_
.conn $shr$./netlists/i2c/verilog/i2c.v:1964$511_Y[0] _0533_
.conn $shr$./netlists/i2c/verilog/i2c.v:1965$512_Y[0] _0776_
.conn $shr$./netlists/i2c/verilog/i2c.v:1966$513_Y[0] _0637_
.conn $shr$./netlists/i2c/verilog/i2c.v:1967$514_Y[0] _0215_
.conn $shr$./netlists/i2c/verilog/i2c.v:1968$515_Y[0] _0470_
.conn $shr$./netlists/i2c/verilog/i2c.v:1969$516_Y[0] _0777_
.conn $shr$./netlists/i2c/verilog/i2c.v:1970$517_Y[0] _0472_
.conn $shr$./netlists/i2c/verilog/i2c.v:1971$518_Y[0] _0363_
.conn $shr$./netlists/i2c/verilog/i2c.v:1972$519_Y[0] _0631_
.conn $shr$./netlists/i2c/verilog/i2c.v:1973$520_Y[0] _0635_
.conn $shr$./netlists/i2c/verilog/i2c.v:1974$521_Y[0] po063
.conn $shr$./netlists/i2c/verilog/i2c.v:1975$522_Y[0] _0634_
.conn $shr$./netlists/i2c/verilog/i2c.v:1976$523_Y[0] _0444_
.conn $shr$./netlists/i2c/verilog/i2c.v:1977$524_Y[0] _0778_
.conn $shr$./netlists/i2c/verilog/i2c.v:1978$525_Y[0] _0471_
.conn $shr$./netlists/i2c/verilog/i2c.v:1979$526_Y[0] _0250_
.conn $shr$./netlists/i2c/verilog/i2c.v:1980$527_Y[0] _0779_
.conn $shr$./netlists/i2c/verilog/i2c.v:1981$528_Y[0] _0633_
.conn $shr$./netlists/i2c/verilog/i2c.v:1982$529_Y[0] _0525_
.conn $shr$./netlists/i2c/verilog/i2c.v:1983$530_Y[0] _0632_
.conn $shr$./netlists/i2c/verilog/i2c.v:1984$531_Y[0] _0630_
.conn $shr$./netlists/i2c/verilog/i2c.v:1985$532_Y[0] _0629_
.conn $shr$./netlists/i2c/verilog/i2c.v:1986$533_Y[0] _0238_
.conn $shr$./netlists/i2c/verilog/i2c.v:1987$534_Y[0] _0595_
.conn $shr$./netlists/i2c/verilog/i2c.v:1988$535_Y[0] _0403_
.conn $shr$./netlists/i2c/verilog/i2c.v:1989$536_Y[0] _0624_
.conn $shr$./netlists/i2c/verilog/i2c.v:1990$537_Y[0] _0628_
.conn $shr$./netlists/i2c/verilog/i2c.v:1991$538_Y[0] po062
.conn $shr$./netlists/i2c/verilog/i2c.v:1992$539_Y[0] _0627_
.conn $shr$./netlists/i2c/verilog/i2c.v:1993$540_Y[0] _0216_
.conn $shr$./netlists/i2c/verilog/i2c.v:1994$541_Y[0] _0626_
.conn $shr$./netlists/i2c/verilog/i2c.v:1995$542_Y[0] _0625_
.conn $shr$./netlists/i2c/verilog/i2c.v:1996$543_Y[0] _0213_
.conn $shr$./netlists/i2c/verilog/i2c.v:1997$544_Y[0] _0534_
.conn $shr$./netlists/i2c/verilog/i2c.v:1998$545_Y[0] _0214_
.conn $shr$./netlists/i2c/verilog/i2c.v:1999$546_Y[0] _0780_
.conn $shr$./netlists/i2c/verilog/i2c.v:2000$547_Y[0] _0623_
.conn $shr$./netlists/i2c/verilog/i2c.v:2001$548_Y[0] _0236_
.conn $shr$./netlists/i2c/verilog/i2c.v:2002$549_Y[0] _0781_
.conn $shr$./netlists/i2c/verilog/i2c.v:2003$550_Y[0] _0622_
.conn $shr$./netlists/i2c/verilog/i2c.v:2004$551_Y[0] _0130_
.conn $shr$./netlists/i2c/verilog/i2c.v:2005$552_Y[0] _0535_
.conn $shr$./netlists/i2c/verilog/i2c.v:2006$553_Y[0] _0616_
.conn $shr$./netlists/i2c/verilog/i2c.v:2007$554_Y[0] _0621_
.conn $shr$./netlists/i2c/verilog/i2c.v:2008$555_Y[0] po061
.conn $shr$./netlists/i2c/verilog/i2c.v:2009$556_Y[0] _0467_
.conn $shr$./netlists/i2c/verilog/i2c.v:2010$557_Y[0] _0469_
.conn $shr$./netlists/i2c/verilog/i2c.v:2011$558_Y[0] _0420_
.conn $shr$./netlists/i2c/verilog/i2c.v:2012$559_Y[0] _0782_
.conn $shr$./netlists/i2c/verilog/i2c.v:2013$560_Y[0] _0468_
.conn $shr$./netlists/i2c/verilog/i2c.v:2014$561_Y[0] _0465_
.conn $shr$./netlists/i2c/verilog/i2c.v:2015$562_Y[0] _0466_
.conn $shr$./netlists/i2c/verilog/i2c.v:2016$563_Y[0] _0783_
.conn $shr$./netlists/i2c/verilog/i2c.v:2017$564_Y[0] _0404_
.conn $shr$./netlists/i2c/verilog/i2c.v:2018$565_Y[0] _0784_
.conn $shr$./netlists/i2c/verilog/i2c.v:2019$566_Y[0] _0453_
.conn $shr$./netlists/i2c/verilog/i2c.v:2020$567_Y[0] _0785_
.conn $shr$./netlists/i2c/verilog/i2c.v:2021$568_Y[0] _0462_
.conn $shr$./netlists/i2c/verilog/i2c.v:2022$569_Y[0] _0456_
.conn $shr$./netlists/i2c/verilog/i2c.v:2023$570_Y[0] _0461_
.conn $shr$./netlists/i2c/verilog/i2c.v:2024$571_Y[0] _0460_
.conn $shr$./netlists/i2c/verilog/i2c.v:2025$572_Y[0] _0459_
.conn $shr$./netlists/i2c/verilog/i2c.v:2026$573_Y[0] _0786_
.conn $shr$./netlists/i2c/verilog/i2c.v:2027$574_Y[0] _0457_
.conn $shr$./netlists/i2c/verilog/i2c.v:2028$575_Y[0] _0399_
.conn $shr$./netlists/i2c/verilog/i2c.v:2029$576_Y[0] _0454_
.conn $shr$./netlists/i2c/verilog/i2c.v:2030$577_Y[0] _0394_
.conn $shr$./netlists/i2c/verilog/i2c.v:2031$578_Y[0] _0452_
.conn $shr$./netlists/i2c/verilog/i2c.v:2032$579_Y[0] _0390_
.conn $shr$./netlists/i2c/verilog/i2c.v:2033$580_Y[0] _0449_
.conn $shr$./netlists/i2c/verilog/i2c.v:2034$581_Y[0] _0450_
.conn $shr$./netlists/i2c/verilog/i2c.v:2035$582_Y[0] po042
.conn $shr$./netlists/i2c/verilog/i2c.v:2036$583_Y[0] _0391_
.conn $shr$./netlists/i2c/verilog/i2c.v:2037$584_Y[0] _0443_
.conn $shr$./netlists/i2c/verilog/i2c.v:2038$585_Y[0] _0787_
.conn $shr$./netlists/i2c/verilog/i2c.v:2039$586_Y[0] _0448_
.conn $shr$./netlists/i2c/verilog/i2c.v:2040$587_Y[0] _0447_
.conn $shr$./netlists/i2c/verilog/i2c.v:2041$588_Y[0] _0445_
.conn $shr$./netlists/i2c/verilog/i2c.v:2042$589_Y[0] _0446_
.conn $shr$./netlists/i2c/verilog/i2c.v:2043$590_Y[0] _0788_
.conn $shr$./netlists/i2c/verilog/i2c.v:2044$591_Y[0] _0435_
.conn $shr$./netlists/i2c/verilog/i2c.v:2045$592_Y[0] _0439_
.conn $shr$./netlists/i2c/verilog/i2c.v:2046$593_Y[0] _0442_
.conn $shr$./netlists/i2c/verilog/i2c.v:2047$594_Y[0] po041
.conn $shr$./netlists/i2c/verilog/i2c.v:2048$595_Y[0] _0441_
.conn $shr$./netlists/i2c/verilog/i2c.v:2049$596_Y[0] _0436_
.conn $shr$./netlists/i2c/verilog/i2c.v:2050$597_Y[0] _0789_
.conn $shr$./netlists/i2c/verilog/i2c.v:2051$598_Y[0] _0438_
.conn $shr$./netlists/i2c/verilog/i2c.v:2052$599_Y[0] _0401_
.conn $shr$./netlists/i2c/verilog/i2c.v:2053$600_Y[0] _0421_
.conn $shr$./netlists/i2c/verilog/i2c.v:2054$601_Y[0] _0396_
.conn $shr$./netlists/i2c/verilog/i2c.v:2055$602_Y[0] _0790_
.conn $shr$./netlists/i2c/verilog/i2c.v:2056$603_Y[0] _0434_
.conn $shr$./netlists/i2c/verilog/i2c.v:2057$604_Y[0] po040
.conn $shr$./netlists/i2c/verilog/i2c.v:2058$605_Y[0] _0432_
.conn $shr$./netlists/i2c/verilog/i2c.v:2059$606_Y[0] _0791_
.conn $shr$./netlists/i2c/verilog/i2c.v:2060$607_Y[0] _0433_
.conn $shr$./netlists/i2c/verilog/i2c.v:2061$608_Y[0] _0427_
.conn $shr$./netlists/i2c/verilog/i2c.v:2062$609_Y[0] _0792_
.conn $shr$./netlists/i2c/verilog/i2c.v:2063$610_Y[0] _0431_
.conn $shr$./netlists/i2c/verilog/i2c.v:2064$611_Y[0] _0392_
.conn $shr$./netlists/i2c/verilog/i2c.v:2065$612_Y[0] _0793_
.conn $shr$./netlists/i2c/verilog/i2c.v:2066$613_Y[0] _0430_
.conn $shr$./netlists/i2c/verilog/i2c.v:2067$614_Y[0] _0428_
.conn $shr$./netlists/i2c/verilog/i2c.v:2068$615_Y[0] _0429_
.conn $shr$./netlists/i2c/verilog/i2c.v:2069$616_Y[0] _0412_
.conn $shr$./netlists/i2c/verilog/i2c.v:2070$617_Y[0] _0794_
.conn $shr$./netlists/i2c/verilog/i2c.v:2071$618_Y[0] _0426_
.conn $shr$./netlists/i2c/verilog/i2c.v:2072$619_Y[0] _0418_
.conn $shr$./netlists/i2c/verilog/i2c.v:2073$620_Y[0] _0425_
.conn $shr$./netlists/i2c/verilog/i2c.v:2074$621_Y[0] _0422_
.conn $shr$./netlists/i2c/verilog/i2c.v:2075$622_Y[0] _0795_
.conn $shr$./netlists/i2c/verilog/i2c.v:2076$623_Y[0] _0424_
.conn $shr$./netlists/i2c/verilog/i2c.v:2077$624_Y[0] _0423_
.conn $shr$./netlists/i2c/verilog/i2c.v:2078$625_Y[0] _0419_
.conn $shr$./netlists/i2c/verilog/i2c.v:2079$626_Y[0] _0796_
.conn $shr$./netlists/i2c/verilog/i2c.v:2080$627_Y[0] _0414_
.conn $shr$./netlists/i2c/verilog/i2c.v:2081$628_Y[0] _0797_
.conn $shr$./netlists/i2c/verilog/i2c.v:2082$629_Y[0] _0417_
.conn $shr$./netlists/i2c/verilog/i2c.v:2083$630_Y[0] _0798_
.conn $shr$./netlists/i2c/verilog/i2c.v:2084$631_Y[0] _0416_
.conn $shr$./netlists/i2c/verilog/i2c.v:2085$632_Y[0] _0413_
.conn $shr$./netlists/i2c/verilog/i2c.v:2086$633_Y[0] _0799_
.conn $shr$./netlists/i2c/verilog/i2c.v:2087$634_Y[0] _0411_
.conn $shr$./netlists/i2c/verilog/i2c.v:2088$635_Y[0] _0410_
.conn $shr$./netlists/i2c/verilog/i2c.v:2089$636_Y[0] _0409_
.conn $shr$./netlists/i2c/verilog/i2c.v:2090$637_Y[0] _0408_
.conn $shr$./netlists/i2c/verilog/i2c.v:2091$638_Y[0] _0406_
.conn $shr$./netlists/i2c/verilog/i2c.v:2092$639_Y[0] _0800_
.conn $shr$./netlists/i2c/verilog/i2c.v:2093$640_Y[0] _0398_
.conn $shr$./netlists/i2c/verilog/i2c.v:2094$641_Y[0] _0801_
.conn $shr$./netlists/i2c/verilog/i2c.v:2095$642_Y[0] _0400_
.conn $shr$./netlists/i2c/verilog/i2c.v:2096$643_Y[0] _0802_
.conn $shr$./netlists/i2c/verilog/i2c.v:2097$644_Y[0] _0803_
.conn $shr$./netlists/i2c/verilog/i2c.v:2098$645_Y[0] _0395_
.conn $shr$./netlists/i2c/verilog/i2c.v:2099$646_Y[0] _0384_
.conn $shr$./netlists/i2c/verilog/i2c.v:2100$647_Y[0] _0389_
.conn $shr$./netlists/i2c/verilog/i2c.v:2101$648_Y[0] po039
.conn $shr$./netlists/i2c/verilog/i2c.v:2102$649_Y[0] _0385_
.conn $shr$./netlists/i2c/verilog/i2c.v:2103$650_Y[0] _0388_
.conn $shr$./netlists/i2c/verilog/i2c.v:2104$651_Y[0] _0387_
.conn $shr$./netlists/i2c/verilog/i2c.v:2105$652_Y[0] _0386_
.conn $shr$./netlists/i2c/verilog/i2c.v:2106$653_Y[0] _0222_
.conn $shr$./netlists/i2c/verilog/i2c.v:2107$654_Y[0] _0340_
.conn $shr$./netlists/i2c/verilog/i2c.v:2108$655_Y[0] _0217_
.conn $shr$./netlists/i2c/verilog/i2c.v:2109$656_Y[0] _0333_
.conn $shr$./netlists/i2c/verilog/i2c.v:2110$657_Y[0] _0804_
.conn $shr$./netlists/i2c/verilog/i2c.v:2111$658_Y[0] _0383_
.conn $shr$./netlists/i2c/verilog/i2c.v:2112$659_Y[0] _0226_
.conn $shr$./netlists/i2c/verilog/i2c.v:2113$660_Y[0] _0381_
.conn $shr$./netlists/i2c/verilog/i2c.v:2114$661_Y[0] _0382_
.conn $shr$./netlists/i2c/verilog/i2c.v:2115$662_Y[0] po038
.conn $shr$./netlists/i2c/verilog/i2c.v:2116$663_Y[0] _0374_
.conn $shr$./netlists/i2c/verilog/i2c.v:2117$664_Y[0] _0805_
.conn $shr$./netlists/i2c/verilog/i2c.v:2118$665_Y[0] _0380_
.conn $shr$./netlists/i2c/verilog/i2c.v:2119$666_Y[0] po037
.conn $shr$./netlists/i2c/verilog/i2c.v:2120$667_Y[0] _0378_
.conn $shr$./netlists/i2c/verilog/i2c.v:2121$668_Y[0] _0806_
.conn $shr$./netlists/i2c/verilog/i2c.v:2122$669_Y[0] _0379_
.conn $shr$./netlists/i2c/verilog/i2c.v:2123$670_Y[0] _0150_
.conn $shr$./netlists/i2c/verilog/i2c.v:2124$671_Y[0] _0303_
.conn $shr$./netlists/i2c/verilog/i2c.v:2125$672_Y[0] _0375_
.conn $shr$./netlists/i2c/verilog/i2c.v:2126$673_Y[0] _0377_
.conn $shr$./netlists/i2c/verilog/i2c.v:2127$674_Y[0] _0156_
.conn $shr$./netlists/i2c/verilog/i2c.v:2128$675_Y[0] _0376_
.conn $shr$./netlists/i2c/verilog/i2c.v:2129$676_Y[0] _0288_
.conn $shr$./netlists/i2c/verilog/i2c.v:2130$677_Y[0] _0304_
.conn $shr$./netlists/i2c/verilog/i2c.v:2131$678_Y[0] _0807_
.conn $shr$./netlists/i2c/verilog/i2c.v:2132$679_Y[0] _0174_
.conn $shr$./netlists/i2c/verilog/i2c.v:2133$680_Y[0] _0373_
.conn $shr$./netlists/i2c/verilog/i2c.v:2134$681_Y[0] po036
.conn $shr$./netlists/i2c/verilog/i2c.v:2135$682_Y[0] _0297_
.conn $shr$./netlists/i2c/verilog/i2c.v:2136$683_Y[0] _0372_
.conn $shr$./netlists/i2c/verilog/i2c.v:2137$684_Y[0] _0298_
.conn $shr$./netlists/i2c/verilog/i2c.v:2138$685_Y[0] _0371_
.conn $shr$./netlists/i2c/verilog/i2c.v:2139$686_Y[0] _0370_
.conn $shr$./netlists/i2c/verilog/i2c.v:2140$687_Y[0] po035
.conn $shr$./netlists/i2c/verilog/i2c.v:2141$688_Y[0] _0365_
.conn $shr$./netlists/i2c/verilog/i2c.v:2142$689_Y[0] _0808_
.conn $shr$./netlists/i2c/verilog/i2c.v:2143$690_Y[0] _0369_
.conn $shr$./netlists/i2c/verilog/i2c.v:2144$691_Y[0] _0251_
.conn $shr$./netlists/i2c/verilog/i2c.v:2145$692_Y[0] _0809_
.conn $shr$./netlists/i2c/verilog/i2c.v:2146$693_Y[0] _0368_
.conn $shr$./netlists/i2c/verilog/i2c.v:2147$694_Y[0] _0366_
.conn $shr$./netlists/i2c/verilog/i2c.v:2148$695_Y[0] _0810_
.conn $shr$./netlists/i2c/verilog/i2c.v:2149$696_Y[0] _0367_
.conn $shr$./netlists/i2c/verilog/i2c.v:2150$697_Y[0] _0811_
.conn $shr$./netlists/i2c/verilog/i2c.v:2151$698_Y[0] _0812_
.conn $shr$./netlists/i2c/verilog/i2c.v:2152$699_Y[0] _0364_
.conn $shr$./netlists/i2c/verilog/i2c.v:2153$700_Y[0] _0336_
.conn $shr$./netlists/i2c/verilog/i2c.v:2154$701_Y[0] _0813_
.conn $shr$./netlists/i2c/verilog/i2c.v:2155$702_Y[0] _0230_
.conn $shr$./netlists/i2c/verilog/i2c.v:2156$703_Y[0] _0335_
.conn $shr$./netlists/i2c/verilog/i2c.v:2157$704_Y[0] _0358_
.conn $shr$./netlists/i2c/verilog/i2c.v:2158$705_Y[0] _0814_
.conn $shr$./netlists/i2c/verilog/i2c.v:2159$706_Y[0] _0362_
.conn $shr$./netlists/i2c/verilog/i2c.v:2160$707_Y[0] po034
.conn $shr$./netlists/i2c/verilog/i2c.v:2161$708_Y[0] _0260_
.conn $shr$./netlists/i2c/verilog/i2c.v:2162$709_Y[0] _0815_
.conn $shr$./netlists/i2c/verilog/i2c.v:2163$710_Y[0] _0361_
.conn $shr$./netlists/i2c/verilog/i2c.v:2164$711_Y[0] _0154_
.conn $shr$./netlists/i2c/verilog/i2c.v:2165$712_Y[0] _0360_
.conn $shr$./netlists/i2c/verilog/i2c.v:2166$713_Y[0] _0171_
.conn $shr$./netlists/i2c/verilog/i2c.v:2167$714_Y[0] _0359_
.conn $shr$./netlists/i2c/verilog/i2c.v:2168$715_Y[0] _0816_
.conn $shr$./netlists/i2c/verilog/i2c.v:2169$716_Y[0] _0354_
.conn $shr$./netlists/i2c/verilog/i2c.v:2170$717_Y[0] _0817_
.conn $shr$./netlists/i2c/verilog/i2c.v:2171$718_Y[0] _0357_
.conn $shr$./netlists/i2c/verilog/i2c.v:2172$719_Y[0] po033
.conn $shr$./netlists/i2c/verilog/i2c.v:2173$720_Y[0] _0818_
.conn $shr$./netlists/i2c/verilog/i2c.v:2174$721_Y[0] _0356_
.conn $shr$./netlists/i2c/verilog/i2c.v:2175$722_Y[0] _0355_
.conn $shr$./netlists/i2c/verilog/i2c.v:2176$723_Y[0] _0153_
.conn $shr$./netlists/i2c/verilog/i2c.v:2177$724_Y[0] _0819_
.conn $shr$./netlists/i2c/verilog/i2c.v:2178$725_Y[0] _0351_
.conn $shr$./netlists/i2c/verilog/i2c.v:2179$726_Y[0] _0820_
.conn $shr$./netlists/i2c/verilog/i2c.v:2180$727_Y[0] _0353_
.conn $shr$./netlists/i2c/verilog/i2c.v:2181$728_Y[0] po032
.conn $shr$./netlists/i2c/verilog/i2c.v:2182$729_Y[0] _0280_
.conn $shr$./netlists/i2c/verilog/i2c.v:2183$730_Y[0] _0821_
.conn $shr$./netlists/i2c/verilog/i2c.v:2184$731_Y[0] _0352_
.conn $shr$./netlists/i2c/verilog/i2c.v:2185$732_Y[0] _0822_
.conn $shr$./netlists/i2c/verilog/i2c.v:2186$733_Y[0] _0346_
.conn $shr$./netlists/i2c/verilog/i2c.v:2187$734_Y[0] _0823_
.conn $shr$./netlists/i2c/verilog/i2c.v:2188$735_Y[0] _0350_
.conn $shr$./netlists/i2c/verilog/i2c.v:2189$736_Y[0] po031
.conn $shr$./netlists/i2c/verilog/i2c.v:2190$737_Y[0] _0270_
.conn $shr$./netlists/i2c/verilog/i2c.v:2191$738_Y[0] _0824_
.conn $shr$./netlists/i2c/verilog/i2c.v:2192$739_Y[0] _0349_
.conn $shr$./netlists/i2c/verilog/i2c.v:2193$740_Y[0] _0309_
.conn $shr$./netlists/i2c/verilog/i2c.v:2194$741_Y[0] _0348_
.conn $shr$./netlists/i2c/verilog/i2c.v:2195$742_Y[0] _0257_
.conn $shr$./netlists/i2c/verilog/i2c.v:2196$743_Y[0] _0347_
.conn $shr$./netlists/i2c/verilog/i2c.v:2197$744_Y[0] _0178_
.conn $shr$./netlists/i2c/verilog/i2c.v:2198$745_Y[0] _0191_
.conn $shr$./netlists/i2c/verilog/i2c.v:2199$746_Y[0] _0825_
.conn $shr$./netlists/i2c/verilog/i2c.v:2200$747_Y[0] _0345_
.conn $shr$./netlists/i2c/verilog/i2c.v:2201$748_Y[0] po030
.conn $shr$./netlists/i2c/verilog/i2c.v:2202$749_Y[0] _0332_
.conn $shr$./netlists/i2c/verilog/i2c.v:2203$750_Y[0] _0826_
.conn $shr$./netlists/i2c/verilog/i2c.v:2204$751_Y[0] _0344_
.conn $shr$./netlists/i2c/verilog/i2c.v:2205$752_Y[0] _0339_
.conn $shr$./netlists/i2c/verilog/i2c.v:2206$753_Y[0] _0343_
.conn $shr$./netlists/i2c/verilog/i2c.v:2207$754_Y[0] _0827_
.conn $shr$./netlists/i2c/verilog/i2c.v:2208$755_Y[0] _0342_
.conn $shr$./netlists/i2c/verilog/i2c.v:2209$756_Y[0] _0828_
.conn $shr$./netlists/i2c/verilog/i2c.v:2210$757_Y[0] _0341_
.conn $shr$./netlists/i2c/verilog/i2c.v:2211$758_Y[0] _0218_
.conn $shr$./netlists/i2c/verilog/i2c.v:2212$759_Y[0] _0829_
.conn $shr$./netlists/i2c/verilog/i2c.v:2213$760_Y[0] _0219_
.conn $shr$./netlists/i2c/verilog/i2c.v:2214$761_Y[0] _0830_
.conn $shr$./netlists/i2c/verilog/i2c.v:2215$762_Y[0] _0338_
.conn $shr$./netlists/i2c/verilog/i2c.v:2216$763_Y[0] _0337_
.conn $shr$./netlists/i2c/verilog/i2c.v:2217$764_Y[0] _0133_
.conn $shr$./netlists/i2c/verilog/i2c.v:2218$765_Y[0] _0831_
.conn $shr$./netlists/i2c/verilog/i2c.v:2219$766_Y[0] _0334_
.conn $shr$./netlists/i2c/verilog/i2c.v:2220$767_Y[0] _0832_
.conn $shr$./netlists/i2c/verilog/i2c.v:2221$768_Y[0] _0224_
.conn $shr$./netlists/i2c/verilog/i2c.v:2222$769_Y[0] _0833_
.conn $shr$./netlists/i2c/verilog/i2c.v:2223$770_Y[0] _0331_
.conn $shr$./netlists/i2c/verilog/i2c.v:2224$771_Y[0] _0834_
.conn $shr$./netlists/i2c/verilog/i2c.v:2225$772_Y[0] _0329_
.conn $shr$./netlists/i2c/verilog/i2c.v:2226$773_Y[0] _0328_
.conn $shr$./netlists/i2c/verilog/i2c.v:2227$774_Y[0] _0232_
.conn $shr$./netlists/i2c/verilog/i2c.v:2228$775_Y[0] _0327_
.conn $shr$./netlists/i2c/verilog/i2c.v:2229$776_Y[0] po029
.conn $shr$./netlists/i2c/verilog/i2c.v:2230$777_Y[0] _0307_
.conn $shr$./netlists/i2c/verilog/i2c.v:2231$778_Y[0] _0326_
.conn $shr$./netlists/i2c/verilog/i2c.v:2232$779_Y[0] _0289_
.conn $shr$./netlists/i2c/verilog/i2c.v:2233$780_Y[0] _0322_
.conn $shr$./netlists/i2c/verilog/i2c.v:2234$781_Y[0] _0835_
.conn $shr$./netlists/i2c/verilog/i2c.v:2235$782_Y[0] _0325_
.conn $shr$./netlists/i2c/verilog/i2c.v:2236$783_Y[0] po028
.conn $shr$./netlists/i2c/verilog/i2c.v:2237$784_Y[0] _0836_
.conn $shr$./netlists/i2c/verilog/i2c.v:2238$785_Y[0] _0324_
.conn $shr$./netlists/i2c/verilog/i2c.v:2239$786_Y[0] _0283_
.conn $shr$./netlists/i2c/verilog/i2c.v:2240$787_Y[0] _0323_
.conn $shr$./netlists/i2c/verilog/i2c.v:2241$788_Y[0] _0837_
.conn $shr$./netlists/i2c/verilog/i2c.v:2242$789_Y[0] _0319_
.conn $shr$./netlists/i2c/verilog/i2c.v:2243$790_Y[0] _0838_
.conn $shr$./netlists/i2c/verilog/i2c.v:2244$791_Y[0] _0321_
.conn $shr$./netlists/i2c/verilog/i2c.v:2245$792_Y[0] po027
.conn $shr$./netlists/i2c/verilog/i2c.v:2246$793_Y[0] _0261_
.conn $shr$./netlists/i2c/verilog/i2c.v:2247$794_Y[0] _0320_
.conn $shr$./netlists/i2c/verilog/i2c.v:2248$795_Y[0] _0299_
.conn $shr$./netlists/i2c/verilog/i2c.v:2249$796_Y[0] _0839_
.conn $shr$./netlists/i2c/verilog/i2c.v:2250$797_Y[0] _0315_
.conn $shr$./netlists/i2c/verilog/i2c.v:2251$798_Y[0] _0840_
.conn $shr$./netlists/i2c/verilog/i2c.v:2252$799_Y[0] _0318_
.conn $shr$./netlists/i2c/verilog/i2c.v:2253$800_Y[0] po026
.conn $shr$./netlists/i2c/verilog/i2c.v:2254$801_Y[0] _0841_
.conn $shr$./netlists/i2c/verilog/i2c.v:2255$802_Y[0] _0317_
.conn $shr$./netlists/i2c/verilog/i2c.v:2256$803_Y[0] _0168_
.conn $shr$./netlists/i2c/verilog/i2c.v:2257$804_Y[0] _0316_
.conn $shr$./netlists/i2c/verilog/i2c.v:2258$805_Y[0] _0842_
.conn $shr$./netlists/i2c/verilog/i2c.v:2259$806_Y[0] _0312_
.conn $shr$./netlists/i2c/verilog/i2c.v:2260$807_Y[0] _0843_
.conn $shr$./netlists/i2c/verilog/i2c.v:2261$808_Y[0] _0314_
.conn $shr$./netlists/i2c/verilog/i2c.v:2262$809_Y[0] po025
.conn $shr$./netlists/i2c/verilog/i2c.v:2263$810_Y[0] _0272_
.conn $shr$./netlists/i2c/verilog/i2c.v:2264$811_Y[0] _0313_
.conn $shr$./netlists/i2c/verilog/i2c.v:2265$812_Y[0] _0844_
.conn $shr$./netlists/i2c/verilog/i2c.v:2266$813_Y[0] _0302_
.conn $shr$./netlists/i2c/verilog/i2c.v:2267$814_Y[0] _0845_
.conn $shr$./netlists/i2c/verilog/i2c.v:2268$815_Y[0] _0311_
.conn $shr$./netlists/i2c/verilog/i2c.v:2269$816_Y[0] po024
.conn $shr$./netlists/i2c/verilog/i2c.v:2270$817_Y[0] _0846_
.conn $shr$./netlists/i2c/verilog/i2c.v:2271$818_Y[0] _0310_
.conn $shr$./netlists/i2c/verilog/i2c.v:2272$819_Y[0] _0308_
.conn $shr$./netlists/i2c/verilog/i2c.v:2273$820_Y[0] _0255_
.conn $shr$./netlists/i2c/verilog/i2c.v:2274$821_Y[0] _0179_
.conn $shr$./netlists/i2c/verilog/i2c.v:2275$822_Y[0] _0306_
.conn $shr$./netlists/i2c/verilog/i2c.v:2276$823_Y[0] _0305_
.conn $shr$./netlists/i2c/verilog/i2c.v:2277$824_Y[0] _0142_
.conn $shr$./netlists/i2c/verilog/i2c.v:2278$825_Y[0] _0296_
.conn $shr$./netlists/i2c/verilog/i2c.v:2279$826_Y[0] _0152_
.conn $shr$./netlists/i2c/verilog/i2c.v:2280$827_Y[0] _0847_
.conn $shr$./netlists/i2c/verilog/i2c.v:2281$828_Y[0] _0295_
.conn $shr$./netlists/i2c/verilog/i2c.v:2282$829_Y[0] _0848_
.conn $shr$./netlists/i2c/verilog/i2c.v:2283$830_Y[0] _0301_
.conn $shr$./netlists/i2c/verilog/i2c.v:2284$831_Y[0] po023
.conn $shr$./netlists/i2c/verilog/i2c.v:2285$832_Y[0] _0849_
.conn $shr$./netlists/i2c/verilog/i2c.v:2286$833_Y[0] _0300_
.conn $shr$./netlists/i2c/verilog/i2c.v:2287$834_Y[0] _0850_
.conn $shr$./netlists/i2c/verilog/i2c.v:2288$835_Y[0] _0287_
.conn $shr$./netlists/i2c/verilog/i2c.v:2289$836_Y[0] _0851_
.conn $shr$./netlists/i2c/verilog/i2c.v:2290$837_Y[0] _0294_
.conn $shr$./netlists/i2c/verilog/i2c.v:2291$838_Y[0] po022
.conn $shr$./netlists/i2c/verilog/i2c.v:2292$839_Y[0] _0290_
.conn $shr$./netlists/i2c/verilog/i2c.v:2293$840_Y[0] _0852_
.conn $shr$./netlists/i2c/verilog/i2c.v:2294$841_Y[0] _0293_
.conn $shr$./netlists/i2c/verilog/i2c.v:2295$842_Y[0] _0292_
.conn $shr$./netlists/i2c/verilog/i2c.v:2296$843_Y[0] _0186_
.conn $shr$./netlists/i2c/verilog/i2c.v:2297$844_Y[0] _0291_
.conn $shr$./netlists/i2c/verilog/i2c.v:2298$845_Y[0] _0258_
.conn $shr$./netlists/i2c/verilog/i2c.v:2299$846_Y[0] _0853_
.conn $shr$./netlists/i2c/verilog/i2c.v:2300$847_Y[0] _0282_
.conn $shr$./netlists/i2c/verilog/i2c.v:2301$848_Y[0] _0854_
.conn $shr$./netlists/i2c/verilog/i2c.v:2302$849_Y[0] _0286_
.conn $shr$./netlists/i2c/verilog/i2c.v:2303$850_Y[0] po021
.conn $shr$./netlists/i2c/verilog/i2c.v:2304$851_Y[0] _0279_
.conn $shr$./netlists/i2c/verilog/i2c.v:2305$852_Y[0] _0285_
.conn $shr$./netlists/i2c/verilog/i2c.v:2306$853_Y[0] _0284_
.conn $shr$./netlists/i2c/verilog/i2c.v:2307$854_Y[0] _0855_
.conn $shr$./netlists/i2c/verilog/i2c.v:2308$855_Y[0] _0276_
.conn $shr$./netlists/i2c/verilog/i2c.v:2309$856_Y[0] _0856_
.conn $shr$./netlists/i2c/verilog/i2c.v:2310$857_Y[0] _0281_
.conn $shr$./netlists/i2c/verilog/i2c.v:2311$858_Y[0] po020
.conn $shr$./netlists/i2c/verilog/i2c.v:2312$859_Y[0] _0277_
.conn $shr$./netlists/i2c/verilog/i2c.v:2313$860_Y[0] _0857_
.conn $shr$./netlists/i2c/verilog/i2c.v:2314$861_Y[0] _0278_
.conn $shr$./netlists/i2c/verilog/i2c.v:2315$862_Y[0] _0259_
.conn $shr$./netlists/i2c/verilog/i2c.v:2316$863_Y[0] _0271_
.conn $shr$./netlists/i2c/verilog/i2c.v:2317$864_Y[0] _0858_
.conn $shr$./netlists/i2c/verilog/i2c.v:2318$865_Y[0] _0269_
.conn $shr$./netlists/i2c/verilog/i2c.v:2319$866_Y[0] _0859_
.conn $shr$./netlists/i2c/verilog/i2c.v:2320$867_Y[0] _0275_
.conn $shr$./netlists/i2c/verilog/i2c.v:2321$868_Y[0] po019
.conn $shr$./netlists/i2c/verilog/i2c.v:2322$869_Y[0] _0274_
.conn $shr$./netlists/i2c/verilog/i2c.v:2323$870_Y[0] _0256_
.conn $shr$./netlists/i2c/verilog/i2c.v:2324$871_Y[0] _0273_
.conn $shr$./netlists/i2c/verilog/i2c.v:2325$872_Y[0] _0181_
.conn $shr$./netlists/i2c/verilog/i2c.v:2326$873_Y[0] _0188_
.conn $shr$./netlists/i2c/verilog/i2c.v:2327$874_Y[0] _0860_
.conn $shr$./netlists/i2c/verilog/i2c.v:2328$875_Y[0] _0265_
.conn $shr$./netlists/i2c/verilog/i2c.v:2329$876_Y[0] _0861_
.conn $shr$./netlists/i2c/verilog/i2c.v:2330$877_Y[0] _0268_
.conn $shr$./netlists/i2c/verilog/i2c.v:2331$878_Y[0] po018
.conn $shr$./netlists/i2c/verilog/i2c.v:2332$879_Y[0] po129
.conn $shr$./netlists/i2c/verilog/i2c.v:2333$880_Y[0] _0267_
.conn $shr$./netlists/i2c/verilog/i2c.v:2334$881_Y[0] _0262_
.conn $shr$./netlists/i2c/verilog/i2c.v:2335$882_Y[0] _0862_
.conn $shr$./netlists/i2c/verilog/i2c.v:2336$883_Y[0] _0264_
.conn $shr$./netlists/i2c/verilog/i2c.v:2337$884_Y[0] _0263_
.conn $shr$./netlists/i2c/verilog/i2c.v:2338$885_Y[0] _0863_
.conn $shr$./netlists/i2c/verilog/i2c.v:2339$886_Y[0] _0864_
.conn $shr$./netlists/i2c/verilog/i2c.v:2340$887_Y[0] _0187_
.conn $shr$./netlists/i2c/verilog/i2c.v:2341$888_Y[0] _0184_
.conn $shr$./netlists/i2c/verilog/i2c.v:2342$889_Y[0] _0865_
.conn $shr$./netlists/i2c/verilog/i2c.v:2343$890_Y[0] _0254_
.conn $shr$./netlists/i2c/verilog/i2c.v:2344$891_Y[0] po017
.conn $shr$./netlists/i2c/verilog/i2c.v:2345$892_Y[0] _0229_
.conn $shr$./netlists/i2c/verilog/i2c.v:2346$893_Y[0] _0866_
.conn $shr$./netlists/i2c/verilog/i2c.v:2347$894_Y[0] _0253_
.conn $shr$./netlists/i2c/verilog/i2c.v:2348$895_Y[0] _0252_
.conn $shr$./netlists/i2c/verilog/i2c.v:2349$896_Y[0] _0235_
.conn $shr$./netlists/i2c/verilog/i2c.v:2350$897_Y[0] _0248_
.conn $shr$./netlists/i2c/verilog/i2c.v:2351$898_Y[0] _0249_
.conn $shr$./netlists/i2c/verilog/i2c.v:2352$899_Y[0] _0244_
.conn $shr$./netlists/i2c/verilog/i2c.v:2353$900_Y[0] _0246_
.conn $shr$./netlists/i2c/verilog/i2c.v:2354$901_Y[0] _0210_
.conn $shr$./netlists/i2c/verilog/i2c.v:2355$902_Y[0] _0245_
.conn $shr$./netlists/i2c/verilog/i2c.v:2356$903_Y[0] _0237_
.conn $shr$./netlists/i2c/verilog/i2c.v:2357$904_Y[0] _0241_
.conn $shr$./netlists/i2c/verilog/i2c.v:2358$905_Y[0] _0242_
.conn $shr$./netlists/i2c/verilog/i2c.v:2359$906_Y[0] _0239_
.conn $shr$./netlists/i2c/verilog/i2c.v:2360$907_Y[0] _0240_
.conn $shr$./netlists/i2c/verilog/i2c.v:2361$908_Y[0] _0234_
.conn $shr$./netlists/i2c/verilog/i2c.v:2362$909_Y[0] _0867_
.conn $shr$./netlists/i2c/verilog/i2c.v:2363$910_Y[0] _0233_
.conn $shr$./netlists/i2c/verilog/i2c.v:2364$911_Y[0] _0231_
.conn $shr$./netlists/i2c/verilog/i2c.v:2365$912_Y[0] _0868_
.conn $shr$./netlists/i2c/verilog/i2c.v:2366$913_Y[0] _0227_
.conn $shr$./netlists/i2c/verilog/i2c.v:2367$914_Y[0] _0225_
.conn $shr$./netlists/i2c/verilog/i2c.v:2368$915_Y[0] _0223_
.conn $shr$./netlists/i2c/verilog/i2c.v:2369$916_Y[0] _0869_
.conn $shr$./netlists/i2c/verilog/i2c.v:2370$917_Y[0] _0221_
.conn $shr$./netlists/i2c/verilog/i2c.v:2371$918_Y[0] _0220_
.conn $shr$./netlists/i2c/verilog/i2c.v:2372$919_Y[0] _0139_
.conn $shr$./netlists/i2c/verilog/i2c.v:2373$920_Y[0] _0870_
.conn $shr$./netlists/i2c/verilog/i2c.v:2374$921_Y[0] _0140_
.conn $shr$./netlists/i2c/verilog/i2c.v:2375$922_Y[0] _0141_
.conn $shr$./netlists/i2c/verilog/i2c.v:2376$923_Y[0] _0211_
.conn $shr$./netlists/i2c/verilog/i2c.v:2377$924_Y[0] _0212_
.conn $shr$./netlists/i2c/verilog/i2c.v:2378$925_Y[0] _0871_
.conn $shr$./netlists/i2c/verilog/i2c.v:2379$926_Y[0] _0872_
.conn $shr$./netlists/i2c/verilog/i2c.v:2380$927_Y[0] _0143_
.conn $shr$./netlists/i2c/verilog/i2c.v:2381$928_Y[0] _0208_
.conn $shr$./netlists/i2c/verilog/i2c.v:2382$929_Y[0] _0873_
.conn $shr$./netlists/i2c/verilog/i2c.v:2383$930_Y[0] _0144_
.conn $shr$./netlists/i2c/verilog/i2c.v:2384$931_Y[0] _0209_
.conn $shr$./netlists/i2c/verilog/i2c.v:2385$932_Y[0] _0145_
.conn $shr$./netlists/i2c/verilog/i2c.v:2386$933_Y[0] _0874_
.conn $shr$./netlists/i2c/verilog/i2c.v:2387$934_Y[0] _0146_
.conn $shr$./netlists/i2c/verilog/i2c.v:2388$935_Y[0] _0207_
.conn $shr$./netlists/i2c/verilog/i2c.v:2389$936_Y[0] _0147_
.conn $shr$./netlists/i2c/verilog/i2c.v:2390$937_Y[0] _0875_
.conn $shr$./netlists/i2c/verilog/i2c.v:2391$938_Y[0] _0876_
.conn $shr$./netlists/i2c/verilog/i2c.v:2392$939_Y[0] _0148_
.conn $shr$./netlists/i2c/verilog/i2c.v:2393$940_Y[0] _0877_
.conn $shr$./netlists/i2c/verilog/i2c.v:2394$941_Y[0] _0206_
.conn $shr$./netlists/i2c/verilog/i2c.v:2395$942_Y[0] po016
.conn $shr$./netlists/i2c/verilog/i2c.v:2396$943_Y[0] _0878_
.conn $shr$./netlists/i2c/verilog/i2c.v:2397$944_Y[0] _0149_
.conn $shr$./netlists/i2c/verilog/i2c.v:2398$945_Y[0] _0176_
.conn $shr$./netlists/i2c/verilog/i2c.v:2399$946_Y[0] _0879_
.conn $shr$./netlists/i2c/verilog/i2c.v:2400$947_Y[0] _0205_
.conn $shr$./netlists/i2c/verilog/i2c.v:2401$948_Y[0] _0202_
.conn $shr$./netlists/i2c/verilog/i2c.v:2402$949_Y[0] _0880_
.conn $shr$./netlists/i2c/verilog/i2c.v:2403$950_Y[0] _0204_
.conn $shr$./netlists/i2c/verilog/i2c.v:2404$951_Y[0] _0151_
.conn $shr$./netlists/i2c/verilog/i2c.v:2405$952_Y[0] _0203_
.conn $shr$./netlists/i2c/verilog/i2c.v:2406$953_Y[0] _0185_
.conn $shr$./netlists/i2c/verilog/i2c.v:2407$954_Y[0] _0881_
.conn $shr$./netlists/i2c/verilog/i2c.v:2408$955_Y[0] _0201_
.conn $shr$./netlists/i2c/verilog/i2c.v:2409$956_Y[0] _0882_
.conn $shr$./netlists/i2c/verilog/i2c.v:2410$957_Y[0] _0200_
.conn $shr$./netlists/i2c/verilog/i2c.v:2411$958_Y[0] _0155_
.conn $shr$./netlists/i2c/verilog/i2c.v:2412$959_Y[0] _0198_
.conn $shr$./netlists/i2c/verilog/i2c.v:2413$960_Y[0] _0883_
.conn $shr$./netlists/i2c/verilog/i2c.v:2414$961_Y[0] _0199_
.conn $shr$./netlists/i2c/verilog/i2c.v:2415$962_Y[0] _0157_
.conn $shr$./netlists/i2c/verilog/i2c.v:2416$963_Y[0] _0190_
.conn $shr$./netlists/i2c/verilog/i2c.v:2417$964_Y[0] _0884_
.conn $shr$./netlists/i2c/verilog/i2c.v:2418$965_Y[0] _0197_
.conn $shr$./netlists/i2c/verilog/i2c.v:2419$966_Y[0] _0158_
.conn $shr$./netlists/i2c/verilog/i2c.v:2420$967_Y[0] _0697_
.conn $shr$./netlists/i2c/verilog/i2c.v:2421$968_Y[0] po141
.conn $shr$./netlists/i2c/verilog/i2c.v:2422$969_Y[0] _0122_
.conn $shr$./netlists/i2c/verilog/i2c.v:2423$970_Y[0] po140
.conn $shr$./netlists/i2c/verilog/i2c.v:2424$971_Y[0] _0193_
.conn $shr$./netlists/i2c/verilog/i2c.v:2425$972_Y[0] _0196_
.conn $shr$./netlists/i2c/verilog/i2c.v:2426$973_Y[0] _0159_
.conn $shr$./netlists/i2c/verilog/i2c.v:2427$974_Y[0] _0121_
.conn $shr$./netlists/i2c/verilog/i2c.v:2428$975_Y[0] _0195_
.conn $shr$./netlists/i2c/verilog/i2c.v:2429$976_Y[0] _0160_
.conn $shr$./netlists/i2c/verilog/i2c.v:2430$977_Y[0] po139
.conn $shr$./netlists/i2c/verilog/i2c.v:2431$978_Y[0] _0177_
.conn $shr$./netlists/i2c/verilog/i2c.v:2432$979_Y[0] _0194_
.conn $shr$./netlists/i2c/verilog/i2c.v:2433$980_Y[0] _0885_
.conn $shr$./netlists/i2c/verilog/i2c.v:2434$981_Y[0] _0161_
.conn $shr$./netlists/i2c/verilog/i2c.v:2435$982_Y[0] po138
.conn $shr$./netlists/i2c/verilog/i2c.v:2436$983_Y[0] po137
.conn $shr$./netlists/i2c/verilog/i2c.v:2437$984_Y[0] _0120_
.conn $shr$./netlists/i2c/verilog/i2c.v:2438$985_Y[0] po136
.conn $shr$./netlists/i2c/verilog/i2c.v:2439$986_Y[0] _0886_
.conn $shr$./netlists/i2c/verilog/i2c.v:2440$987_Y[0] _0162_
.conn $shr$./netlists/i2c/verilog/i2c.v:2441$988_Y[0] _0118_
.conn $shr$./netlists/i2c/verilog/i2c.v:2442$989_Y[0] _0119_
.conn $shr$./netlists/i2c/verilog/i2c.v:2443$990_Y[0] po135
.conn $shr$./netlists/i2c/verilog/i2c.v:2444$991_Y[0] _0180_
.conn $shr$./netlists/i2c/verilog/i2c.v:2445$992_Y[0] _0887_
.conn $shr$./netlists/i2c/verilog/i2c.v:2446$993_Y[0] _0192_
.conn $shr$./netlists/i2c/verilog/i2c.v:2447$994_Y[0] _0163_
.conn $shr$./netlists/i2c/verilog/i2c.v:2448$995_Y[0] _0164_
.conn $shr$./netlists/i2c/verilog/i2c.v:2449$996_Y[0] _0758_
.conn $shr$./netlists/i2c/verilog/i2c.v:2450$997_Y[0] po134
.conn $shr$./netlists/i2c/verilog/i2c.v:2451$998_Y[0] _0888_
.conn $shr$./netlists/i2c/verilog/i2c.v:2452$999_Y[0] _0165_
.conn $shr$./netlists/i2c/verilog/i2c.v:2453$1000_Y[0] _0115_
.conn $shr$./netlists/i2c/verilog/i2c.v:2454$1001_Y[0] _0117_
.conn $shr$./netlists/i2c/verilog/i2c.v:2455$1002_Y[0] po133
.conn $shr$./netlists/i2c/verilog/i2c.v:2456$1003_Y[0] _0116_
.conn $shr$./netlists/i2c/verilog/i2c.v:2457$1004_Y[0] _0189_
.conn $shr$./netlists/i2c/verilog/i2c.v:2458$1005_Y[0] po132
.conn $shr$./netlists/i2c/verilog/i2c.v:2459$1006_Y[0] _0167_
.conn $shr$./netlists/i2c/verilog/i2c.v:2460$1007_Y[0] _0114_
.conn $shr$./netlists/i2c/verilog/i2c.v:2461$1008_Y[0] po131
.conn $shr$./netlists/i2c/verilog/i2c.v:2462$1009_Y[0] _0889_
.conn $shr$./netlists/i2c/verilog/i2c.v:2463$1010_Y[0] _0113_
.conn $shr$./netlists/i2c/verilog/i2c.v:2464$1011_Y[0] _0106_
.conn $shr$./netlists/i2c/verilog/i2c.v:2465$1012_Y[0] _0112_
.conn $shr$./netlists/i2c/verilog/i2c.v:2466$1013_Y[0] po130
.conn $shr$./netlists/i2c/verilog/i2c.v:2467$1014_Y[0] _0137_
.conn $shr$./netlists/i2c/verilog/i2c.v:2468$1015_Y[0] _0755_
.conn $shr$./netlists/i2c/verilog/i2c.v:2469$1016_Y[0] _0109_
.conn $shr$./netlists/i2c/verilog/i2c.v:2470$1017_Y[0] _0890_
.conn $shr$./netlists/i2c/verilog/i2c.v:2471$1018_Y[0] _0111_
.conn $shr$./netlists/i2c/verilog/i2c.v:2472$1019_Y[0] po128
.conn $shr$./netlists/i2c/verilog/i2c.v:2473$1020_Y[0] _0891_
.conn $shr$./netlists/i2c/verilog/i2c.v:2474$1021_Y[0] _0110_
.conn $shr$./netlists/i2c/verilog/i2c.v:2475$1022_Y[0] _0892_
.conn $shr$./netlists/i2c/verilog/i2c.v:2476$1023_Y[0] _0169_
.conn $shr$./netlists/i2c/verilog/i2c.v:2477$1024_Y[0] _0170_
.conn $shr$./netlists/i2c/verilog/i2c.v:2478$1025_Y[0] _0893_
.conn $shr$./netlists/i2c/verilog/i2c.v:2479$1026_Y[0] _0183_
.conn $shr$./netlists/i2c/verilog/i2c.v:2480$1027_Y[0] _0108_
.conn $shr$./netlists/i2c/verilog/i2c.v:2481$1028_Y[0] po127
.conn $shr$./netlists/i2c/verilog/i2c.v:2482$1029_Y[0] _0138_
.conn $shr$./netlists/i2c/verilog/i2c.v:2483$1030_Y[0] _0894_
.conn $shr$./netlists/i2c/verilog/i2c.v:2484$1031_Y[0] _0172_
.conn $shr$./netlists/i2c/verilog/i2c.v:2485$1032_Y[0] _0107_
.conn $shr$./netlists/i2c/verilog/i2c.v:2486$1033_Y[0] po126
.conn $shr$./netlists/i2c/verilog/i2c.v:2487$1034_Y[0] _0698_
.conn $shr$./netlists/i2c/verilog/i2c.v:2488$1035_Y[0] _0182_
.conn $shr$./netlists/i2c/verilog/i2c.v:2489$1036_Y[0] _0895_
.conn $shr$./netlists/i2c/verilog/i2c.v:2490$1037_Y[0] _0173_
.conn $shr$./netlists/i2c/verilog/i2c.v:2491$1038_Y[0] _0104_
.conn $shr$./netlists/i2c/verilog/i2c.v:2492$1039_Y[0] _0105_
.conn $shr$./netlists/i2c/verilog/i2c.v:2493$1040_Y[0] po125
.conn $shr$./netlists/i2c/verilog/i2c.v:2494$1041_Y[0] _0102_
.conn $shr$./netlists/i2c/verilog/i2c.v:2495$1042_Y[0] _0103_
.conn $shr$./netlists/i2c/verilog/i2c.v:2496$1043_Y[0] po124
.conn $shr$./netlists/i2c/verilog/i2c.v:2497$1044_Y[0] _0896_
.conn $shr$./netlists/i2c/verilog/i2c.v:2498$1045_Y[0] po015
.conn $shr$./netlists/i2c/verilog/i2c.v:2499$1046_Y[0] _0175_
.conn $shr$./netlists/i2c/verilog/i2c.v:2500$1047_Y[0] _0095_
.conn $shr$./netlists/i2c/verilog/i2c.v:2501$1048_Y[0] _0897_
.conn $shr$./netlists/i2c/verilog/i2c.v:2502$1049_Y[0] _0101_
.conn $shr$./netlists/i2c/verilog/i2c.v:2503$1050_Y[0] po123
.conn $shr$./netlists/i2c/verilog/i2c.v:2504$1051_Y[0] _0097_
.conn $shr$./netlists/i2c/verilog/i2c.v:2505$1052_Y[0] _0100_
.conn $shr$./netlists/i2c/verilog/i2c.v:2506$1053_Y[0] _0098_
.conn $shr$./netlists/i2c/verilog/i2c.v:2507$1054_Y[0] _0099_
.conn $shr$./netlists/i2c/verilog/i2c.v:2508$1055_Y[0] _0898_
.conn $shr$./netlists/i2c/verilog/i2c.v:2509$1056_Y[0] _0060_
.conn $shr$./netlists/i2c/verilog/i2c.v:2510$1057_Y[0] _0899_
.conn $shr$./netlists/i2c/verilog/i2c.v:2511$1058_Y[0] _0740_
.conn $shr$./netlists/i2c/verilog/i2c.v:2512$1059_Y[0] _0900_
.conn $shr$./netlists/i2c/verilog/i2c.v:2513$1060_Y[0] _0096_
.conn $shr$./netlists/i2c/verilog/i2c.v:2514$1061_Y[0] _0127_
.conn $shr$./netlists/i2c/verilog/i2c.v:2515$1062_Y[0] _0094_
.conn $shr$./netlists/i2c/verilog/i2c.v:2516$1063_Y[0] _0091_
.conn $shr$./netlists/i2c/verilog/i2c.v:2517$1064_Y[0] _0093_
.conn $shr$./netlists/i2c/verilog/i2c.v:2518$1065_Y[0] _0090_
.conn $shr$./netlists/i2c/verilog/i2c.v:2519$1066_Y[0] _0092_
.conn $shr$./netlists/i2c/verilog/i2c.v:2520$1067_Y[0] _0696_
.conn $shr$./netlists/i2c/verilog/i2c.v:2521$1068_Y[0] _0901_
.conn $shr$./netlists/i2c/verilog/i2c.v:2522$1069_Y[0] _0719_
.conn $shr$./netlists/i2c/verilog/i2c.v:2523$1070_Y[0] _0902_
.conn $shr$./netlists/i2c/verilog/i2c.v:2524$1071_Y[0] _0728_
.conn $shr$./netlists/i2c/verilog/i2c.v:2525$1072_Y[0] _0086_
.conn $shr$./netlists/i2c/verilog/i2c.v:2526$1073_Y[0] _0903_
.conn $shr$./netlists/i2c/verilog/i2c.v:2527$1074_Y[0] _0089_
.conn $shr$./netlists/i2c/verilog/i2c.v:2528$1075_Y[0] po122
.conn $shr$./netlists/i2c/verilog/i2c.v:2529$1076_Y[0] _0087_
.conn $shr$./netlists/i2c/verilog/i2c.v:2530$1077_Y[0] _0088_
.conn $shr$./netlists/i2c/verilog/i2c.v:2531$1078_Y[0] _0904_
.conn $shr$./netlists/i2c/verilog/i2c.v:2532$1079_Y[0] _0738_
.conn $shr$./netlists/i2c/verilog/i2c.v:2533$1080_Y[0] _0905_
.conn $shr$./netlists/i2c/verilog/i2c.v:2534$1081_Y[0] _0077_
.conn $shr$./netlists/i2c/verilog/i2c.v:2535$1082_Y[0] _0906_
.conn $shr$./netlists/i2c/verilog/i2c.v:2536$1083_Y[0] _0085_
.conn $shr$./netlists/i2c/verilog/i2c.v:2537$1084_Y[0] _0080_
.conn $shr$./netlists/i2c/verilog/i2c.v:2538$1085_Y[0] _0907_
.conn $shr$./netlists/i2c/verilog/i2c.v:2539$1086_Y[0] _0084_
.conn $shr$./netlists/i2c/verilog/i2c.v:2540$1087_Y[0] _0082_
.conn $shr$./netlists/i2c/verilog/i2c.v:2541$1088_Y[0] _0083_
.conn $shr$./netlists/i2c/verilog/i2c.v:2542$1089_Y[0] _0705_
.conn $shr$./netlists/i2c/verilog/i2c.v:2543$1090_Y[0] _0908_
.conn $shr$./netlists/i2c/verilog/i2c.v:2544$1091_Y[0] _0081_
.conn $shr$./netlists/i2c/verilog/i2c.v:2545$1092_Y[0] _0078_
.conn $shr$./netlists/i2c/verilog/i2c.v:2546$1093_Y[0] _0079_
.conn $shr$./netlists/i2c/verilog/i2c.v:2547$1094_Y[0] _0909_
.conn $shr$./netlists/i2c/verilog/i2c.v:2548$1095_Y[0] _0910_
.conn $shr$./netlists/i2c/verilog/i2c.v:2549$1096_Y[0] _0911_
.conn $shr$./netlists/i2c/verilog/i2c.v:2550$1097_Y[0] _0076_
.conn $shr$./netlists/i2c/verilog/i2c.v:2551$1098_Y[0] _0912_
.conn $shr$./netlists/i2c/verilog/i2c.v:2552$1099_Y[0] _0744_
.conn $shr$./netlists/i2c/verilog/i2c.v:2553$1100_Y[0] _0075_
.conn $shr$./netlists/i2c/verilog/i2c.v:2554$1101_Y[0] po121
.conn $shr$./netlists/i2c/verilog/i2c.v:2555$1102_Y[0] _0068_
.conn $shr$./netlists/i2c/verilog/i2c.v:2556$1103_Y[0] _0913_
.conn $shr$./netlists/i2c/verilog/i2c.v:2557$1104_Y[0] _0074_
.conn $shr$./netlists/i2c/verilog/i2c.v:2558$1105_Y[0] po120
.conn $shr$./netlists/i2c/verilog/i2c.v:2559$1106_Y[0] _0070_
.conn $shr$./netlists/i2c/verilog/i2c.v:2560$1107_Y[0] _0073_
.conn $shr$./netlists/i2c/verilog/i2c.v:2561$1108_Y[0] _0071_
.conn $shr$./netlists/i2c/verilog/i2c.v:2562$1109_Y[0] _0072_
.conn $shr$./netlists/i2c/verilog/i2c.v:2563$1110_Y[0] _0914_
.conn $shr$./netlists/i2c/verilog/i2c.v:2564$1111_Y[0] _0069_
.conn $shr$./netlists/i2c/verilog/i2c.v:2565$1112_Y[0] _0129_
.conn $shr$./netlists/i2c/verilog/i2c.v:2566$1113_Y[0] _0067_
.conn $shr$./netlists/i2c/verilog/i2c.v:2567$1114_Y[0] _0064_
.conn $shr$./netlists/i2c/verilog/i2c.v:2568$1115_Y[0] _0066_
.conn $shr$./netlists/i2c/verilog/i2c.v:2569$1116_Y[0] _0063_
.conn $shr$./netlists/i2c/verilog/i2c.v:2570$1117_Y[0] _0065_
.conn $shr$./netlists/i2c/verilog/i2c.v:2571$1118_Y[0] _0915_
.conn $shr$./netlists/i2c/verilog/i2c.v:2572$1119_Y[0] _0916_
.conn $shr$./netlists/i2c/verilog/i2c.v:2573$1120_Y[0] _0059_
.conn $shr$./netlists/i2c/verilog/i2c.v:2574$1121_Y[0] _0917_
.conn $shr$./netlists/i2c/verilog/i2c.v:2575$1122_Y[0] _0062_
.conn $shr$./netlists/i2c/verilog/i2c.v:2576$1123_Y[0] po119
.conn $shr$./netlists/i2c/verilog/i2c.v:2577$1124_Y[0] _0058_
.conn $shr$./netlists/i2c/verilog/i2c.v:2578$1125_Y[0] _0061_
.conn $shr$./netlists/i2c/verilog/i2c.v:2579$1126_Y[0] _0918_
.conn $shr$./netlists/i2c/verilog/i2c.v:2580$1127_Y[0] _0054_
.conn $shr$./netlists/i2c/verilog/i2c.v:2581$1128_Y[0] _0057_
.conn $shr$./netlists/i2c/verilog/i2c.v:2582$1129_Y[0] _0055_
.conn $shr$./netlists/i2c/verilog/i2c.v:2583$1130_Y[0] _0056_
.conn $shr$./netlists/i2c/verilog/i2c.v:2584$1131_Y[0] _0052_
.conn $shr$./netlists/i2c/verilog/i2c.v:2585$1132_Y[0] _0053_
.conn $shr$./netlists/i2c/verilog/i2c.v:2586$1133_Y[0] _0919_
.conn $shr$./netlists/i2c/verilog/i2c.v:2587$1134_Y[0] _0920_
.conn $shr$./netlists/i2c/verilog/i2c.v:2588$1135_Y[0] _0047_
.conn $shr$./netlists/i2c/verilog/i2c.v:2589$1136_Y[0] _0051_
.conn $shr$./netlists/i2c/verilog/i2c.v:2590$1137_Y[0] po118
.conn $shr$./netlists/i2c/verilog/i2c.v:2591$1138_Y[0] _0048_
.conn $shr$./netlists/i2c/verilog/i2c.v:2592$1139_Y[0] _0921_
.conn $shr$./netlists/i2c/verilog/i2c.v:2593$1140_Y[0] _0050_
.conn $shr$./netlists/i2c/verilog/i2c.v:2594$1141_Y[0] _0049_
.conn $shr$./netlists/i2c/verilog/i2c.v:2595$1142_Y[0] _0922_
.conn $shr$./netlists/i2c/verilog/i2c.v:2596$1143_Y[0] _0923_
.conn $shr$./netlists/i2c/verilog/i2c.v:2597$1144_Y[0] _0044_
.conn $shr$./netlists/i2c/verilog/i2c.v:2598$1145_Y[0] _0924_
.conn $shr$./netlists/i2c/verilog/i2c.v:2599$1146_Y[0] _0046_
.conn $shr$./netlists/i2c/verilog/i2c.v:2600$1147_Y[0] _0040_
.conn $shr$./netlists/i2c/verilog/i2c.v:2601$1148_Y[0] _0045_
.conn $shr$./netlists/i2c/verilog/i2c.v:2602$1149_Y[0] _0041_
.conn $shr$./netlists/i2c/verilog/i2c.v:2603$1150_Y[0] _0042_
.conn $shr$./netlists/i2c/verilog/i2c.v:2604$1151_Y[0] _0043_
.conn $shr$./netlists/i2c/verilog/i2c.v:2605$1152_Y[0] _0925_
.conn $shr$./netlists/i2c/verilog/i2c.v:2606$1153_Y[0] _0926_
.conn $shr$./netlists/i2c/verilog/i2c.v:2607$1154_Y[0] _0125_
.conn $shr$./netlists/i2c/verilog/i2c.v:2608$1155_Y[0] _0035_
.conn $shr$./netlists/i2c/verilog/i2c.v:2609$1156_Y[0] _0039_
.conn $shr$./netlists/i2c/verilog/i2c.v:2610$1157_Y[0] po117
.conn $shr$./netlists/i2c/verilog/i2c.v:2611$1158_Y[0] _0036_
.conn $shr$./netlists/i2c/verilog/i2c.v:2612$1159_Y[0] _0927_
.conn $shr$./netlists/i2c/verilog/i2c.v:2613$1160_Y[0] _0038_
.conn $shr$./netlists/i2c/verilog/i2c.v:2614$1161_Y[0] _0037_
.conn $shr$./netlists/i2c/verilog/i2c.v:2615$1162_Y[0] _0928_
.conn $shr$./netlists/i2c/verilog/i2c.v:2616$1163_Y[0] _0929_
.conn $shr$./netlists/i2c/verilog/i2c.v:2617$1164_Y[0] _0032_
.conn $shr$./netlists/i2c/verilog/i2c.v:2618$1165_Y[0] _0930_
.conn $shr$./netlists/i2c/verilog/i2c.v:2619$1166_Y[0] _0034_
.conn $shr$./netlists/i2c/verilog/i2c.v:2620$1167_Y[0] _0028_
.conn $shr$./netlists/i2c/verilog/i2c.v:2621$1168_Y[0] _0033_
.conn $shr$./netlists/i2c/verilog/i2c.v:2622$1169_Y[0] _0029_
.conn $shr$./netlists/i2c/verilog/i2c.v:2623$1170_Y[0] _0030_
.conn $shr$./netlists/i2c/verilog/i2c.v:2624$1171_Y[0] _0031_
.conn $shr$./netlists/i2c/verilog/i2c.v:2625$1172_Y[0] _0931_
.conn $shr$./netlists/i2c/verilog/i2c.v:2626$1173_Y[0] _0932_
.conn $shr$./netlists/i2c/verilog/i2c.v:2627$1174_Y[0] _0024_
.conn $shr$./netlists/i2c/verilog/i2c.v:2628$1175_Y[0] _0933_
.conn $shr$./netlists/i2c/verilog/i2c.v:2629$1176_Y[0] _0027_
.conn $shr$./netlists/i2c/verilog/i2c.v:2630$1177_Y[0] po116
.conn $shr$./netlists/i2c/verilog/i2c.v:2631$1178_Y[0] _0025_
.conn $shr$./netlists/i2c/verilog/i2c.v:2632$1179_Y[0] _0026_
.conn $shr$./netlists/i2c/verilog/i2c.v:2633$1180_Y[0] _0934_
.conn $shr$./netlists/i2c/verilog/i2c.v:2634$1181_Y[0] _0015_
.conn $shr$./netlists/i2c/verilog/i2c.v:2635$1182_Y[0] _0935_
.conn $shr$./netlists/i2c/verilog/i2c.v:2636$1183_Y[0] _0023_
.conn $shr$./netlists/i2c/verilog/i2c.v:2637$1184_Y[0] _0018_
.conn $shr$./netlists/i2c/verilog/i2c.v:2638$1185_Y[0] _0936_
.conn $shr$./netlists/i2c/verilog/i2c.v:2639$1186_Y[0] _0022_
.conn $shr$./netlists/i2c/verilog/i2c.v:2640$1187_Y[0] _0020_
.conn $shr$./netlists/i2c/verilog/i2c.v:2641$1188_Y[0] _0021_
.conn $shr$./netlists/i2c/verilog/i2c.v:2642$1189_Y[0] _0019_
.conn $shr$./netlists/i2c/verilog/i2c.v:2643$1190_Y[0] _0016_
.conn $shr$./netlists/i2c/verilog/i2c.v:2644$1191_Y[0] _0017_
.conn $shr$./netlists/i2c/verilog/i2c.v:2645$1192_Y[0] _0014_
.conn $shr$./netlists/i2c/verilog/i2c.v:2646$1193_Y[0] _0937_
.conn $shr$./netlists/i2c/verilog/i2c.v:2647$1194_Y[0] _0013_
.conn $shr$./netlists/i2c/verilog/i2c.v:2648$1195_Y[0] po115
.conn $shr$./netlists/i2c/verilog/i2c.v:2649$1196_Y[0] _0011_
.conn $shr$./netlists/i2c/verilog/i2c.v:2650$1197_Y[0] _0938_
.conn $shr$./netlists/i2c/verilog/i2c.v:2651$1198_Y[0] _0012_
.conn $shr$./netlists/i2c/verilog/i2c.v:2652$1199_Y[0] _0939_
.conn $shr$./netlists/i2c/verilog/i2c.v:2653$1200_Y[0] _0756_
.conn $shr$./netlists/i2c/verilog/i2c.v:2654$1201_Y[0] _0759_
.conn $shr$./netlists/i2c/verilog/i2c.v:2655$1202_Y[0] _0010_
.conn $shr$./netlists/i2c/verilog/i2c.v:2656$1203_Y[0] po114
.conn $shr$./netlists/i2c/verilog/i2c.v:2657$1204_Y[0] _0748_
.conn $shr$./netlists/i2c/verilog/i2c.v:2658$1205_Y[0] _0009_
.conn $shr$./netlists/i2c/verilog/i2c.v:2659$1206_Y[0] po113
.conn $shr$./netlists/i2c/verilog/i2c.v:2660$1207_Y[0] _0008_
.conn $shr$./netlists/i2c/verilog/i2c.v:2661$1208_Y[0] po112
.conn $shr$./netlists/i2c/verilog/i2c.v:2662$1209_Y[0] _0006_
.conn $shr$./netlists/i2c/verilog/i2c.v:2663$1210_Y[0] _0940_
.conn $shr$./netlists/i2c/verilog/i2c.v:2664$1211_Y[0] _0007_
.conn $shr$./netlists/i2c/verilog/i2c.v:2665$1212_Y[0] _0134_
.conn $shr$./netlists/i2c/verilog/i2c.v:2666$1213_Y[0] _0618_
.conn $shr$./netlists/i2c/verilog/i2c.v:2667$1214_Y[0] _0620_
.conn $shr$./netlists/i2c/verilog/i2c.v:2668$1215_Y[0] _0619_
.conn $shr$./netlists/i2c/verilog/i2c.v:2669$1216_Y[0] _0005_
.conn $shr$./netlists/i2c/verilog/i2c.v:2670$1217_Y[0] po111
.conn $shr$./netlists/i2c/verilog/i2c.v:2671$1218_Y[0] _0941_
.conn $shr$./netlists/i2c/verilog/i2c.v:2672$1219_Y[0] _0003_
.conn $shr$./netlists/i2c/verilog/i2c.v:2673$1220_Y[0] _0942_
.conn $shr$./netlists/i2c/verilog/i2c.v:2674$1221_Y[0] _0004_
.conn $shr$./netlists/i2c/verilog/i2c.v:2675$1222_Y[0] _0537_
.conn $shr$./netlists/i2c/verilog/i2c.v:2676$1223_Y[0] _0943_
.conn $shr$./netlists/i2c/verilog/i2c.v:2677$1224_Y[0] _0617_
.conn $shr$./netlists/i2c/verilog/i2c.v:2678$1225_Y[0] _0135_
.conn $shr$./netlists/i2c/verilog/i2c.v:2679$1226_Y[0] _0615_
.conn $shr$./netlists/i2c/verilog/i2c.v:2680$1227_Y[0] _0002_
.conn $shr$./netlists/i2c/verilog/i2c.v:2681$1228_Y[0] po110
.conn $shr$./netlists/i2c/verilog/i2c.v:2682$1229_Y[0] _0000_
.conn $shr$./netlists/i2c/verilog/i2c.v:2683$1230_Y[0] _0944_
.conn $shr$./netlists/i2c/verilog/i2c.v:2684$1231_Y[0] _0001_
.conn $shr$./netlists/i2c/verilog/i2c.v:2685$1232_Y[0] _0576_
.conn $shr$./netlists/i2c/verilog/i2c.v:2686$1233_Y[0] _0945_
.conn $shr$./netlists/i2c/verilog/i2c.v:2687$1234_Y[0] _0613_
.conn $shr$./netlists/i2c/verilog/i2c.v:2688$1235_Y[0] _0614_
.conn $shr$./netlists/i2c/verilog/i2c.v:2689$1236_Y[0] po060
.conn $shr$./netlists/i2c/verilog/i2c.v:2690$1237_Y[0] _0611_
.conn $shr$./netlists/i2c/verilog/i2c.v:2691$1238_Y[0] _0946_
.conn $shr$./netlists/i2c/verilog/i2c.v:2692$1239_Y[0] _0607_
.conn $shr$./netlists/i2c/verilog/i2c.v:2693$1240_Y[0] _0612_
.conn $shr$./netlists/i2c/verilog/i2c.v:2694$1241_Y[0] _0757_
.conn $shr$./netlists/i2c/verilog/i2c.v:2695$1242_Y[0] po109
.conn $shr$./netlists/i2c/verilog/i2c.v:2696$1243_Y[0] _0527_
.conn $shr$./netlists/i2c/verilog/i2c.v:2697$1244_Y[0] _0610_
.conn $shr$./netlists/i2c/verilog/i2c.v:2698$1245_Y[0] _0609_
.conn $shr$./netlists/i2c/verilog/i2c.v:2699$1246_Y[0] _0608_
.conn $shr$./netlists/i2c/verilog/i2c.v:2700$1247_Y[0] _0754_
.conn $shr$./netlists/i2c/verilog/i2c.v:2701$1248_Y[0] po108
.conn $shr$./netlists/i2c/verilog/i2c.v:2702$1249_Y[0] _0947_
.conn $shr$./netlists/i2c/verilog/i2c.v:2703$1250_Y[0] _0523_
.conn $shr$./netlists/i2c/verilog/i2c.v:2704$1251_Y[0] _0606_
.conn $shr$./netlists/i2c/verilog/i2c.v:2705$1252_Y[0] _0753_
.conn $shr$./netlists/i2c/verilog/i2c.v:2706$1253_Y[0] po107
.conn $shr$./netlists/i2c/verilog/i2c.v:2707$1254_Y[0] _0587_
.conn $shr$./netlists/i2c/verilog/i2c.v:2708$1255_Y[0] _0752_
.conn $shr$./netlists/i2c/verilog/i2c.v:2709$1256_Y[0] po106
.conn $shr$./netlists/i2c/verilog/i2c.v:2710$1257_Y[0] _0604_
.conn $shr$./netlists/i2c/verilog/i2c.v:2711$1258_Y[0] _0751_
.conn $shr$./netlists/i2c/verilog/i2c.v:2712$1259_Y[0] po105
.conn $shr$./netlists/i2c/verilog/i2c.v:2713$1260_Y[0] _0602_
.conn $shr$./netlists/i2c/verilog/i2c.v:2714$1261_Y[0] _0603_
.conn $shr$./netlists/i2c/verilog/i2c.v:2715$1262_Y[0] po059
.conn $shr$./netlists/i2c/verilog/i2c.v:2716$1263_Y[0] _0750_
.conn $shr$./netlists/i2c/verilog/i2c.v:2717$1264_Y[0] po104
.conn $shr$./netlists/i2c/verilog/i2c.v:2718$1265_Y[0] _0553_
.conn $shr$./netlists/i2c/verilog/i2c.v:2719$1266_Y[0] _0536_
.conn $shr$./netlists/i2c/verilog/i2c.v:2720$1267_Y[0] _0948_
.conn $shr$./netlists/i2c/verilog/i2c.v:2721$1268_Y[0] _0601_
.conn $shr$./netlists/i2c/verilog/i2c.v:2722$1269_Y[0] _0749_
.conn $shr$./netlists/i2c/verilog/i2c.v:2723$1270_Y[0] po103
.conn $shr$./netlists/i2c/verilog/i2c.v:2724$1271_Y[0] _0566_
.conn $shr$./netlists/i2c/verilog/i2c.v:2725$1272_Y[0] _0600_
.conn $shr$./netlists/i2c/verilog/i2c.v:2726$1273_Y[0] _0699_
.conn $shr$./netlists/i2c/verilog/i2c.v:2727$1274_Y[0] _0554_
.conn $shr$./netlists/i2c/verilog/i2c.v:2728$1275_Y[0] _0599_
.conn $shr$./netlists/i2c/verilog/i2c.v:2729$1276_Y[0] _0747_
.conn $shr$./netlists/i2c/verilog/i2c.v:2730$1277_Y[0] po102
.conn $shr$./netlists/i2c/verilog/i2c.v:2731$1278_Y[0] _0720_
.conn $shr$./netlists/i2c/verilog/i2c.v:2732$1279_Y[0] _0590_
.conn $shr$./netlists/i2c/verilog/i2c.v:2733$1280_Y[0] _0598_
.conn $shr$./netlists/i2c/verilog/i2c.v:2734$1281_Y[0] po058
.conn $shr$./netlists/i2c/verilog/i2c.v:2735$1282_Y[0] _0746_
.conn $shr$./netlists/i2c/verilog/i2c.v:2736$1283_Y[0] po101
.conn $shr$./netlists/i2c/verilog/i2c.v:2737$1284_Y[0] _0593_
.conn $shr$./netlists/i2c/verilog/i2c.v:2738$1285_Y[0] _0597_
.conn $shr$./netlists/i2c/verilog/i2c.v:2739$1286_Y[0] _0596_
.conn $shr$./netlists/i2c/verilog/i2c.v:2740$1287_Y[0] _0949_
.conn $shr$./netlists/i2c/verilog/i2c.v:2741$1288_Y[0] _0745_
.conn $shr$./netlists/i2c/verilog/i2c.v:2742$1289_Y[0] po100
.conn $shr$./netlists/i2c/verilog/i2c.v:2743$1290_Y[0] _0950_
.conn $shr$./netlists/i2c/verilog/i2c.v:2744$1291_Y[0] _0521_
.conn $shr$./netlists/i2c/verilog/i2c.v:2745$1292_Y[0] _0951_
.conn $shr$./netlists/i2c/verilog/i2c.v:2746$1293_Y[0] _0594_
.conn $shr$./netlists/i2c/verilog/i2c.v:2747$1294_Y[0] _0743_
.conn $shr$./netlists/i2c/verilog/i2c.v:2748$1295_Y[0] po099
.conn $shr$./netlists/i2c/verilog/i2c.v:2749$1296_Y[0] _0586_
.conn $shr$./netlists/i2c/verilog/i2c.v:2750$1297_Y[0] _0952_
.conn $shr$./netlists/i2c/verilog/i2c.v:2751$1298_Y[0] _0592_
.conn $shr$./netlists/i2c/verilog/i2c.v:2752$1299_Y[0] _0591_
.conn $shr$./netlists/i2c/verilog/i2c.v:2753$1300_Y[0] _0737_
.conn $shr$./netlists/i2c/verilog/i2c.v:2754$1301_Y[0] _0953_
.conn $shr$./netlists/i2c/verilog/i2c.v:2755$1302_Y[0] _0742_
.conn $shr$./netlists/i2c/verilog/i2c.v:2756$1303_Y[0] po098
.conn $shr$./netlists/i2c/verilog/i2c.v:2757$1304_Y[0] _0739_
.conn $shr$./netlists/i2c/verilog/i2c.v:2758$1305_Y[0] _0741_
.conn $shr$./netlists/i2c/verilog/i2c.v:2759$1306_Y[0] _0954_
.conn $shr$./netlists/i2c/verilog/i2c.v:2760$1307_Y[0] _0589_
.conn $shr$./netlists/i2c/verilog/i2c.v:2761$1308_Y[0] _0588_
.conn $shr$./netlists/i2c/verilog/i2c.v:2762$1309_Y[0] _0727_
.conn $shr$./netlists/i2c/verilog/i2c.v:2763$1310_Y[0] _0955_
.conn $shr$./netlists/i2c/verilog/i2c.v:2764$1311_Y[0] _0736_
.conn $shr$./netlists/i2c/verilog/i2c.v:2765$1312_Y[0] _0731_
.conn $shr$./netlists/i2c/verilog/i2c.v:2766$1313_Y[0] _0956_
.conn $shr$./netlists/i2c/verilog/i2c.v:2767$1314_Y[0] _0735_
.conn $shr$./netlists/i2c/verilog/i2c.v:2768$1315_Y[0] _0733_
.conn $shr$./netlists/i2c/verilog/i2c.v:2769$1316_Y[0] _0734_
.conn $shr$./netlists/i2c/verilog/i2c.v:2770$1317_Y[0] _0567_
.conn $shr$./netlists/i2c/verilog/i2c.v:2771$1318_Y[0] _0579_
.conn $shr$./netlists/i2c/verilog/i2c.v:2772$1319_Y[0] _0585_
.conn $shr$./netlists/i2c/verilog/i2c.v:2773$1320_Y[0] po057
.conn $shr$./netlists/i2c/verilog/i2c.v:2774$1321_Y[0] _0732_
.conn $shr$./netlists/i2c/verilog/i2c.v:2775$1322_Y[0] _0582_
.conn $shr$./netlists/i2c/verilog/i2c.v:2776$1323_Y[0] _0584_
.conn $shr$./netlists/i2c/verilog/i2c.v:2777$1324_Y[0] _0583_
.conn $shr$./netlists/i2c/verilog/i2c.v:2778$1325_Y[0] _0729_
.conn $shr$./netlists/i2c/verilog/i2c.v:2779$1326_Y[0] _0730_
.conn $shr$./netlists/i2c/verilog/i2c.v:2780$1327_Y[0] _0957_
.conn $shr$./netlists/i2c/verilog/i2c.v:2781$1328_Y[0] _0581_
.conn $shr$./netlists/i2c/verilog/i2c.v:2782$1329_Y[0] _0958_
.conn $shr$./netlists/i2c/verilog/i2c.v:2783$1330_Y[0] _0580_
.conn $shr$./netlists/i2c/verilog/i2c.v:2784$1331_Y[0] _0726_
.conn $shr$./netlists/i2c/verilog/i2c.v:2785$1332_Y[0] _0578_
.conn $shr$./netlists/i2c/verilog/i2c.v:2786$1333_Y[0] _0959_
.conn $shr$./netlists/i2c/verilog/i2c.v:2787$1334_Y[0] _0725_
.conn $shr$./netlists/i2c/verilog/i2c.v:2788$1335_Y[0] po097
.conn $shr$./netlists/i2c/verilog/i2c.v:2789$1336_Y[0] _0577_
.conn $shr$./netlists/i2c/verilog/i2c.v:2790$1337_Y[0] _0724_
.conn $shr$./netlists/i2c/verilog/i2c.v:2791$1338_Y[0] po096
.conn $shr$./netlists/i2c/verilog/i2c.v:2792$1339_Y[0] _0723_
.conn $shr$./netlists/i2c/verilog/i2c.v:2793$1340_Y[0] po095
.conn $shr$./netlists/i2c/verilog/i2c.v:2794$1341_Y[0] _0569_
.conn $shr$./netlists/i2c/verilog/i2c.v:2795$1342_Y[0] _0575_
.conn $shr$./netlists/i2c/verilog/i2c.v:2796$1343_Y[0] po056
.conn $shr$./netlists/i2c/verilog/i2c.v:2797$1344_Y[0] _0722_
.conn $shr$./netlists/i2c/verilog/i2c.v:2798$1345_Y[0] po094
.conn $shr$./netlists/i2c/verilog/i2c.v:2799$1346_Y[0] _0572_
.conn $shr$./netlists/i2c/verilog/i2c.v:2800$1347_Y[0] _0574_
.conn $shr$./netlists/i2c/verilog/i2c.v:2801$1348_Y[0] _0721_
.conn $shr$./netlists/i2c/verilog/i2c.v:2802$1349_Y[0] po093
.conn $shr$./netlists/i2c/verilog/i2c.v:2803$1350_Y[0] _0573_
.conn $shr$./netlists/i2c/verilog/i2c.v:2804$1351_Y[0] _0960_
.conn $shr$./netlists/i2c/verilog/i2c.v:2805$1352_Y[0] _0571_
.conn $shr$./netlists/i2c/verilog/i2c.v:2806$1353_Y[0] _0570_
.conn $shr$./netlists/i2c/verilog/i2c.v:2807$1354_Y[0] _0718_
.conn $shr$./netlists/i2c/verilog/i2c.v:2808$1355_Y[0] po092
.conn $shr$./netlists/i2c/verilog/i2c.v:2809$1356_Y[0] _0706_
.conn $shr$./netlists/i2c/verilog/i2c.v:2810$1357_Y[0] _0568_
.conn $shr$./netlists/i2c/verilog/i2c.v:2811$1358_Y[0] _0717_
.conn $shr$./netlists/i2c/verilog/i2c.v:2812$1359_Y[0] po091
.conn $shr$./netlists/i2c/verilog/i2c.v:2813$1360_Y[0] _0529_
.conn $shr$./netlists/i2c/verilog/i2c.v:2814$1361_Y[0] _0555_
.conn $shr$./netlists/i2c/verilog/i2c.v:2815$1362_Y[0] _0716_
.conn $shr$./netlists/i2c/verilog/i2c.v:2816$1363_Y[0] po090
.conn $shr$./netlists/i2c/verilog/i2c.v:2817$1364_Y[0] _0558_
.conn $shr$./netlists/i2c/verilog/i2c.v:2818$1365_Y[0] _0562_
.conn $shr$./netlists/i2c/verilog/i2c.v:2819$1366_Y[0] _0715_
.conn $shr$./netlists/i2c/verilog/i2c.v:2820$1367_Y[0] po089
.conn $shr$./netlists/i2c/verilog/i2c.v:2821$1368_Y[0] _0557_
.conn $shr$./netlists/i2c/verilog/i2c.v:2822$1369_Y[0] _0565_
.conn $shr$./netlists/i2c/verilog/i2c.v:2823$1370_Y[0] po055
.conn $shr$./netlists/i2c/verilog/i2c.v:2824$1371_Y[0] _0561_
.conn $shr$./netlists/i2c/verilog/i2c.v:2825$1372_Y[0] _0564_
.conn $shr$./netlists/i2c/verilog/i2c.v:2826$1373_Y[0] _0714_
.conn $shr$./netlists/i2c/verilog/i2c.v:2827$1374_Y[0] po088
.conn $shr$./netlists/i2c/verilog/i2c.v:2828$1375_Y[0] _0563_
.conn $shr$./netlists/i2c/verilog/i2c.v:2829$1376_Y[0] _0126_
.conn $shr$./netlists/i2c/verilog/i2c.v:2830$1377_Y[0] _0713_
.conn $shr$./netlists/i2c/verilog/i2c.v:2831$1378_Y[0] po087
.conn $shr$./netlists/i2c/verilog/i2c.v:2832$1379_Y[0] _0961_
.conn $shr$./netlists/i2c/verilog/i2c.v:2833$1380_Y[0] _0136_
.conn $shr$./netlists/i2c/verilog/i2c.v:2834$1381_Y[0] _0712_
.conn $shr$./netlists/i2c/verilog/i2c.v:2835$1382_Y[0] po086
.conn $shr$./netlists/i2c/verilog/i2c.v:2836$1383_Y[0] _0560_
.conn $shr$./netlists/i2c/verilog/i2c.v:2837$1384_Y[0] _0700_
.conn $shr$./netlists/i2c/verilog/i2c.v:2838$1385_Y[0] _0711_
.conn $shr$./netlists/i2c/verilog/i2c.v:2839$1386_Y[0] po085
.conn $shr$./netlists/i2c/verilog/i2c.v:2840$1387_Y[0] _0710_
.conn $shr$./netlists/i2c/verilog/i2c.v:2841$1388_Y[0] po084
.conn $shr$./netlists/i2c/verilog/i2c.v:2842$1389_Y[0] _0559_
.conn $shr$./netlists/i2c/verilog/i2c.v:2843$1390_Y[0] _0131_
.conn $shr$./netlists/i2c/verilog/i2c.v:2844$1391_Y[0] _0709_
.conn $shr$./netlists/i2c/verilog/i2c.v:2845$1392_Y[0] po083
.conn $shr$./netlists/i2c/verilog/i2c.v:2846$1393_Y[0] _0128_
.conn $shr$./netlists/i2c/verilog/i2c.v:2847$1394_Y[0] _0708_
.conn $shr$./netlists/i2c/verilog/i2c.v:2848$1395_Y[0] po082
.conn $shr$./netlists/i2c/verilog/i2c.v:2849$1396_Y[0] _0556_
.conn $shr$./netlists/i2c/verilog/i2c.v:2850$1397_Y[0] _0707_
.conn $shr$./netlists/i2c/verilog/i2c.v:2851$1398_Y[0] po081
.conn $shr$./netlists/i2c/verilog/i2c.v:2852$1399_Y[0] _0552_
.conn $shr$./netlists/i2c/verilog/i2c.v:2853$1400_Y[0] _0962_
.conn $shr$./netlists/i2c/verilog/i2c.v:2854$1401_Y[0] _0704_
.conn $shr$./netlists/i2c/verilog/i2c.v:2855$1402_Y[0] po080
.conn $shr$./netlists/i2c/verilog/i2c.v:2856$1403_Y[0] _0703_
.conn $shr$./netlists/i2c/verilog/i2c.v:2857$1404_Y[0] po079
.conn $shr$./netlists/i2c/verilog/i2c.v:2858$1405_Y[0] _0702_
.conn $shr$./netlists/i2c/verilog/i2c.v:2859$1406_Y[0] po078
.conn $shr$./netlists/i2c/verilog/i2c.v:2860$1407_Y[0] _0124_
.conn $shr$./netlists/i2c/verilog/i2c.v:2861$1408_Y[0] _0701_
.conn $shr$./netlists/i2c/verilog/i2c.v:2862$1409_Y[0] po077
.conn $shr$./netlists/i2c/verilog/i2c.v:2863$1410_Y[0] _0530_
.conn $shr$./netlists/i2c/verilog/i2c.v:2864$1411_Y[0] _0551_
.conn $shr$./netlists/i2c/verilog/i2c.v:2865$1412_Y[0] po054
.conn $shr$./netlists/i2c/verilog/i2c.v:2866$1413_Y[0] _0547_
.conn $shr$./netlists/i2c/verilog/i2c.v:2867$1414_Y[0] _0963_
.conn $shr$./netlists/i2c/verilog/i2c.v:2868$1415_Y[0] _0550_
.conn $shr$./netlists/i2c/verilog/i2c.v:2869$1416_Y[0] _0964_
.conn $shr$./netlists/i2c/verilog/i2c.v:2870$1417_Y[0] _0549_
.conn $shr$./netlists/i2c/verilog/i2c.v:2871$1418_Y[0] _0695_
.conn $shr$./netlists/i2c/verilog/i2c.v:2872$1419_Y[0] po076
.conn $shr$./netlists/i2c/verilog/i2c.v:2873$1420_Y[0] _0694_
.conn $shr$./netlists/i2c/verilog/i2c.v:2874$1421_Y[0] po075
.conn $shr$./netlists/i2c/verilog/i2c.v:2875$1422_Y[0] _0692_
.conn $shr$./netlists/i2c/verilog/i2c.v:2876$1423_Y[0] _0693_
.conn $shr$./netlists/i2c/verilog/i2c.v:2877$1424_Y[0] po074
.conn $shr$./netlists/i2c/verilog/i2c.v:2878$1425_Y[0] _0532_
.conn $shr$./netlists/i2c/verilog/i2c.v:2879$1426_Y[0] _0544_
.conn $shr$./netlists/i2c/verilog/i2c.v:2880$1427_Y[0] po053
.conn $shr$./netlists/i2c/verilog/i2c.v:2881$1428_Y[0] _0691_
.conn $shr$./netlists/i2c/verilog/i2c.v:2882$1429_Y[0] _0686_
.conn $shr$./netlists/i2c/verilog/i2c.v:2883$1430_Y[0] _0965_
.conn $shr$./netlists/i2c/verilog/i2c.v:2884$1431_Y[0] _0690_
.conn $shr$./netlists/i2c/verilog/i2c.v:2885$1432_Y[0] _0688_
.conn $shr$./netlists/i2c/verilog/i2c.v:2886$1433_Y[0] _0966_
.conn $shr$./netlists/i2c/verilog/i2c.v:2887$1434_Y[0] _0689_
.conn $shr$./netlists/i2c/verilog/i2c.v:2888$1435_Y[0] _0541_
.conn $shr$./netlists/i2c/verilog/i2c.v:2889$1436_Y[0] _0543_
.conn $shr$./netlists/i2c/verilog/i2c.v:2890$1437_Y[0] _0542_
.conn $shr$./netlists/i2c/verilog/i2c.v:2891$1438_Y[0] _0967_
.conn $shr$./netlists/i2c/verilog/i2c.v:2892$1439_Y[0] _0687_
.conn $shr$./netlists/i2c/verilog/i2c.v:2893$1440_Y[0] _0968_
.conn $shr$./netlists/i2c/verilog/i2c.v:2894$1441_Y[0] _0540_
.conn $shr$./netlists/i2c/verilog/i2c.v:2895$1442_Y[0] _0683_
.conn $shr$./netlists/i2c/verilog/i2c.v:2896$1443_Y[0] _0969_
.conn $shr$./netlists/i2c/verilog/i2c.v:2897$1444_Y[0] _0685_
.conn $shr$./netlists/i2c/verilog/i2c.v:2898$1445_Y[0] _0539_
.conn $shr$./netlists/i2c/verilog/i2c.v:2899$1446_Y[0] _0684_
.conn $shr$./netlists/i2c/verilog/i2c.v:2900$1447_Y[0] _0682_
.conn $shr$./netlists/i2c/verilog/i2c.v:2901$1448_Y[0] po073
.conn $shr$./netlists/i2c/verilog/i2c.v:2902$1449_Y[0] _0679_
.conn $shr$./netlists/i2c/verilog/i2c.v:2903$1450_Y[0] _0970_
.conn $shr$./netlists/i2c/verilog/i2c.v:2904$1451_Y[0] _0681_
.conn $shr$./netlists/i2c/verilog/i2c.v:2905$1452_Y[0] po072
.conn $shr$./netlists/i2c/verilog/i2c.v:2906$1453_Y[0] _0971_
.conn $shr$./netlists/i2c/verilog/i2c.v:2907$1454_Y[0] _0680_
.conn $shr$./netlists/i2c/verilog/i2c.v:2908$1455_Y[0] _0676_
.conn $shr$./netlists/i2c/verilog/i2c.v:2909$1456_Y[0] _0972_
.conn $shr$./netlists/i2c/verilog/i2c.v:2910$1457_Y[0] _0678_
.conn $shr$./netlists/i2c/verilog/i2c.v:2911$1458_Y[0] _0677_
.conn $shr$./netlists/i2c/verilog/i2c.v:2912$1459_Y[0] _0531_
.conn $shr$./netlists/i2c/verilog/i2c.v:2913$1460_Y[0] _0522_
.conn $shr$./netlists/i2c/verilog/i2c.v:2914$1461_Y[0] _0973_
.conn $shr$./netlists/i2c/verilog/i2c.v:2915$1462_Y[0] _0528_
.conn $shr$./netlists/i2c/verilog/i2c.v:2916$1463_Y[0] _0524_
.conn $shr$./netlists/i2c/verilog/i2c.v:2917$1464_Y[0] _0518_
.conn $shr$./netlists/i2c/verilog/i2c.v:2918$1465_Y[0] _0520_
.conn $shr$./netlists/i2c/verilog/i2c.v:2919$1466_Y[0] po052
.conn $shr$./netlists/i2c/verilog/i2c.v:2920$1467_Y[0] _0519_
.conn $shr$./netlists/i2c/verilog/i2c.v:2921$1468_Y[0] _0517_
.conn $shr$./netlists/i2c/verilog/i2c.v:2922$1469_Y[0] _0514_
.conn $shr$./netlists/i2c/verilog/i2c.v:2923$1470_Y[0] _0516_
.conn $shr$./netlists/i2c/verilog/i2c.v:2924$1471_Y[0] po051
.conn $shr$./netlists/i2c/verilog/i2c.v:2925$1472_Y[0] _0515_
.conn $shr$./netlists/i2c/verilog/i2c.v:2926$1473_Y[0] _0513_
.conn $shr$./netlists/i2c/verilog/i2c.v:2927$1474_Y[0] _0510_
.conn $shr$./netlists/i2c/verilog/i2c.v:2928$1475_Y[0] _0512_
.conn $shr$./netlists/i2c/verilog/i2c.v:2929$1476_Y[0] po050
.conn $shr$./netlists/i2c/verilog/i2c.v:2930$1477_Y[0] _0511_
.conn $shr$./netlists/i2c/verilog/i2c.v:2931$1478_Y[0] _0509_
.conn $shr$./netlists/i2c/verilog/i2c.v:2932$1479_Y[0] _0506_
.conn $shr$./netlists/i2c/verilog/i2c.v:2933$1480_Y[0] _0508_
.conn $shr$./netlists/i2c/verilog/i2c.v:2934$1481_Y[0] po049
.conn $shr$./netlists/i2c/verilog/i2c.v:2935$1482_Y[0] _0507_
.conn $shr$./netlists/i2c/verilog/i2c.v:2936$1483_Y[0] _0505_
.conn $shr$./netlists/i2c/verilog/i2c.v:2937$1484_Y[0] _0502_
.conn $shr$./netlists/i2c/verilog/i2c.v:2938$1485_Y[0] _0504_
.conn $shr$./netlists/i2c/verilog/i2c.v:2939$1486_Y[0] po048
.conn $shr$./netlists/i2c/verilog/i2c.v:2940$1487_Y[0] _0503_
.conn $shr$./netlists/i2c/verilog/i2c.v:2941$1488_Y[0] _0501_
.conn $shr$./netlists/i2c/verilog/i2c.v:2942$1489_Y[0] _0673_
.conn $shr$./netlists/i2c/verilog/i2c.v:2943$1490_Y[0] _0974_
.conn $shr$./netlists/i2c/verilog/i2c.v:2944$1491_Y[0] _0675_
.conn $shr$./netlists/i2c/verilog/i2c.v:2945$1492_Y[0] _0975_
.conn $shr$./netlists/i2c/verilog/i2c.v:2946$1493_Y[0] _0674_
.conn $shr$./netlists/i2c/verilog/i2c.v:2947$1494_Y[0] _0976_
.conn $shr$./netlists/i2c/verilog/i2c.v:2948$1495_Y[0] _0672_
.conn $shr$./netlists/i2c/verilog/i2c.v:2949$1496_Y[0] _0498_
.conn $shr$./netlists/i2c/verilog/i2c.v:2950$1497_Y[0] _0500_
.conn $shr$./netlists/i2c/verilog/i2c.v:2951$1498_Y[0] po047
.conn $shr$./netlists/i2c/verilog/i2c.v:2952$1499_Y[0] _0671_
.conn $shr$./netlists/i2c/verilog/i2c.v:2953$1500_Y[0] _0669_
.conn $shr$./netlists/i2c/verilog/i2c.v:2954$1501_Y[0] _0670_
.conn $shr$./netlists/i2c/verilog/i2c.v:2955$1502_Y[0] po071
.conn $shr$./netlists/i2c/verilog/i2c.v:2956$1503_Y[0] _0499_
.conn $shr$./netlists/i2c/verilog/i2c.v:2957$1504_Y[0] _0665_
.conn $shr$./netlists/i2c/verilog/i2c.v:2958$1505_Y[0] _0497_
.conn $shr$./netlists/i2c/verilog/i2c.v:2959$1506_Y[0] _0666_
.conn $shr$./netlists/i2c/verilog/i2c.v:2960$1507_Y[0] _0668_
.conn $shr$./netlists/i2c/verilog/i2c.v:2961$1508_Y[0] _0667_
.conn $shr$./netlists/i2c/verilog/i2c.v:2962$1509_Y[0] _0977_
.conn $shr$./netlists/i2c/verilog/i2c.v:2963$1510_Y[0] _0664_
.conn $shr$./netlists/i2c/verilog/i2c.v:2964$1511_Y[0] _0494_
.conn $shr$./netlists/i2c/verilog/i2c.v:2965$1512_Y[0] _0496_
.conn $shr$./netlists/i2c/verilog/i2c.v:2966$1513_Y[0] po046
.conn $shr$./netlists/i2c/verilog/i2c.v:2967$1514_Y[0] _0495_
.conn $shr$./netlists/i2c/verilog/i2c.v:2968$1515_Y[0] _0493_
.conn pi108 po000
.conn pi083 po001
.conn pi104 po002
.conn pi103 po003
.conn pi102 po004
.conn pi105 po005
.conn pi107 po006
.conn pi101 po007
.conn pi126 po008
.conn pi121 po009
.conn pi001 po010
.conn pi000 po011
.conn $true po012
.conn pi130 po013
.conn pi128 po014
.end

.model adder_128
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] a[27] a[28] a[29] a[30] a[31] a[32] a[33] a[34] a[35] a[36] a[37] a[38] a[39] a[40] a[41] a[42] a[43] a[44] a[45] a[46] a[47] a[48] a[49] a[50] a[51] a[52] a[53] a[54] a[55] a[56] a[57] a[58] a[59] a[60] a[61] a[62] a[63] a[64] a[65] a[66] a[67] a[68] a[69] a[70] a[71] a[72] a[73] a[74] a[75] a[76] a[77] a[78] a[79] a[80] a[81] a[82] a[83] a[84] a[85] a[86] a[87] a[88] a[89] a[90] a[91] a[92] a[93] a[94] a[95] a[96] a[97] a[98] a[99] a[100] a[101] a[102] a[103] a[104] a[105] a[106] a[107] a[108] a[109] a[110] a[111] a[112] a[113] a[114] a[115] a[116] a[117] a[118] a[119] a[120] a[121] a[122] a[123] a[124] a[125] a[126] a[127] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] b[21] b[22] b[23] b[24] b[25] b[26] b[27] b[28] b[29] b[30] b[31] b[32] b[33] b[34] b[35] b[36] b[37] b[38] b[39] b[40] b[41] b[42] b[43] b[44] b[45] b[46] b[47] b[48] b[49] b[50] b[51] b[52] b[53] b[54] b[55] b[56] b[57] b[58] b[59] b[60] b[61] b[62] b[63] b[64] b[65] b[66] b[67] b[68] b[69] b[70] b[71] b[72] b[73] b[74] b[75] b[76] b[77] b[78] b[79] b[80] b[81] b[82] b[83] b[84] b[85] b[86] b[87] b[88] b[89] b[90] b[91] b[92] b[93] b[94] b[95] b[96] b[97] b[98] b[99] b[100] b[101] b[102] b[103] b[104] b[105] b[106] b[107] b[108] b[109] b[110] b[111] b[112] b[113] b[114] b[115] b[116] b[117] b[118] b[119] b[120] b[121] b[122] b[123] b[124] b[125] b[126] b[127] cin
.outputs cout sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] sum[15] sum[16] sum[17] sum[18] sum[19] sum[20] sum[21] sum[22] sum[23] sum[24] sum[25] sum[26] sum[27] sum[28] sum[29] sum[30] sum[31] sum[32] sum[33] sum[34] sum[35] sum[36] sum[37] sum[38] sum[39] sum[40] sum[41] sum[42] sum[43] sum[44] sum[45] sum[46] sum[47] sum[48] sum[49] sum[50] sum[51] sum[52] sum[53] sum[54] sum[55] sum[56] sum[57] sum[58] sum[59] sum[60] sum[61] sum[62] sum[63] sum[64] sum[65] sum[66] sum[67] sum[68] sum[69] sum[70] sum[71] sum[72] sum[73] sum[74] sum[75] sum[76] sum[77] sum[78] sum[79] sum[80] sum[81] sum[82] sum[83] sum[84] sum[85] sum[86] sum[87] sum[88] sum[89] sum[90] sum[91] sum[92] sum[93] sum[94] sum[95] sum[96] sum[97] sum[98] sum[99] sum[100] sum[101] sum[102] sum[103] sum[104] sum[105] sum[106] sum[107] sum[108] sum[109] sum[110] sum[111] sum[112] sum[113] sum[114] sum[115] sum[116] sum[117] sum[118] sum[119] sum[120] sum[121] sum[122] sum[123] sum[124] sum[125] sum[126] sum[127]
.names $false
.names $true
1
.names $undef
.subckt $shr A[0]=$true A[1]=$false B=a[18] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:164$135_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:164$135_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:164$135
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[18] B[1]=_004_ B[2]=b[18] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:165$136
.subckt $shr A[0]=$true A[1]=$false B=a[19] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:166$137_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:166$137_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:166$137
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[19] B[1]=_005_ B[2]=b[19] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:167$138
.subckt $shr A[0]=$true A[1]=$false B=a[20] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:168$139_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:168$139_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:168$139
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[20] B[1]=_006_ B[2]=b[20] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:169$140
.subckt $shr A[0]=$true A[1]=$false B=a[21] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:170$141_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:170$141_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:170$141
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[21] B[1]=_007_ B[2]=b[21] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:171$142
.subckt $shr A[0]=$true A[1]=$false B=a[22] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:172$143_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:172$143_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:172$143
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[22] B[1]=_008_ B[2]=b[22] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:173$144
.subckt $shr A[0]=$true A[1]=$false B=a[23] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:174$145_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:174$145_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:174$145
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[23] B[1]=_009_ B[2]=b[23] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:175$146
.subckt $shr A[0]=$true A[1]=$false B=a[24] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:176$147_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:176$147_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:176$147
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[24] B[1]=_010_ B[2]=b[24] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:177$148
.subckt $shr A[0]=$true A[1]=$false B=a[25] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:178$149_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:178$149_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:178$149
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[25] B[1]=_011_ B[2]=b[25] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:179$150
.subckt $shr A[0]=$true A[1]=$false B=a[26] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:180$151_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:180$151_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:180$151
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[26] B[1]=_012_ B[2]=b[26] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:181$152
.subckt $shr A[0]=$true A[1]=$false B=a[27] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:182$153_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:182$153_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:182$153
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[27] B[1]=_013_ B[2]=b[27] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:183$154
.subckt $shr A[0]=$true A[1]=$false B=a[28] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:184$155_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:184$155_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:184$155
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[28] B[1]=_014_ B[2]=b[28] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:185$156
.subckt $shr A[0]=$true A[1]=$false B=a[29] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:186$157_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:186$157_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:186$157
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[29] B[1]=_015_ B[2]=b[29] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:187$158
.subckt $shr A[0]=$true A[1]=$false B=a[30] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:188$159_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:188$159_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:188$159
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[30] B[1]=_016_ B[2]=b[30] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:189$160
.subckt $shr A[0]=$true A[1]=$false B=a[31] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:190$161_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:190$161_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:190$161
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[31] B[1]=_017_ B[2]=b[31] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:191$162
.subckt $shr A[0]=$true A[1]=$false B=a[32] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:192$163_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:192$163_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:192$163
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[32] B[1]=_018_ B[2]=b[32] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:193$164
.subckt $shr A[0]=$true A[1]=$false B=a[33] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:194$165_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:194$165_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:194$165
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[33] B[1]=_019_ B[2]=b[33] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:195$166
.subckt $shr A[0]=$true A[1]=$false B=a[34] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:196$167_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:196$167_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:196$167
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[34] B[1]=_020_ B[2]=b[34] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:197$168
.subckt $shr A[0]=$true A[1]=$false B=a[35] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:198$169_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:198$169_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:198$169
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[35] B[1]=_021_ B[2]=b[35] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:199$170
.subckt $shr A[0]=$true A[1]=$false B=a[36] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:200$171_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:200$171_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:200$171
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[36] B[1]=_022_ B[2]=b[36] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:201$172
.subckt $shr A[0]=$true A[1]=$false B=a[37] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:202$173_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:202$173_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:202$173
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[37] B[1]=_023_ B[2]=b[37] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:203$174
.subckt $shr A[0]=$true A[1]=$false B=a[38] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:204$175_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:204$175_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:204$175
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[38] B[1]=_024_ B[2]=b[38] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:205$176
.subckt $shr A[0]=$true A[1]=$false B=a[39] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:206$177_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:206$177_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:206$177
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[39] B[1]=_025_ B[2]=b[39] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:207$178
.subckt $shr A[0]=$true A[1]=$false B=a[40] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:208$179_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:208$179_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:208$179
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[40] B[1]=_026_ B[2]=b[40] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:209$180
.subckt $shr A[0]=$true A[1]=$false B=a[41] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:210$181_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:210$181_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:210$181
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[41] B[1]=_027_ B[2]=b[41] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:211$182
.subckt $shr A[0]=$true A[1]=$false B=a[42] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:212$183_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:212$183_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:212$183
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[42] B[1]=_028_ B[2]=b[42] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:213$184
.subckt $shr A[0]=$true A[1]=$false B=a[43] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:214$185_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:214$185_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:214$185
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[43] B[1]=_029_ B[2]=b[43] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:215$186
.subckt $shr A[0]=$true A[1]=$false B=a[44] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:216$187_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:216$187_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:216$187
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[44] B[1]=_030_ B[2]=b[44] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:217$188
.subckt $shr A[0]=$true A[1]=$false B=a[45] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:218$189_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:218$189_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:218$189
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[45] B[1]=_031_ B[2]=b[45] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:219$190
.subckt $shr A[0]=$true A[1]=$false B=a[46] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:220$191_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:220$191_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:220$191
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[46] B[1]=_032_ B[2]=b[46] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:221$192
.subckt $shr A[0]=$true A[1]=$false B=a[47] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:222$193_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:222$193_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:222$193
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[47] B[1]=_033_ B[2]=b[47] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:223$194
.subckt $shr A[0]=$true A[1]=$false B=a[48] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:224$195_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:224$195_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:224$195
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[48] B[1]=_034_ B[2]=b[48] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:225$196
.subckt $shr A[0]=$true A[1]=$false B=a[49] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:226$197_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:226$197_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:226$197
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[49] B[1]=_035_ B[2]=b[49] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:227$198
.subckt $shr A[0]=$true A[1]=$false B=a[50] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:228$199_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:228$199_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:228$199
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[50] B[1]=_036_ B[2]=b[50] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:229$200
.subckt $shr A[0]=$true A[1]=$false B=a[51] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:230$201_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:230$201_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:230$201
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[51] B[1]=_037_ B[2]=b[51] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:231$202
.subckt $shr A[0]=$true A[1]=$false B=a[52] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:232$203_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:232$203_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:232$203
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[52] B[1]=_038_ B[2]=b[52] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:233$204
.subckt $shr A[0]=$true A[1]=$false B=a[53] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:234$205_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:234$205_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:234$205
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[53] B[1]=_039_ B[2]=b[53] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:235$206
.subckt $shr A[0]=$true A[1]=$false B=a[54] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:236$207_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:236$207_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:236$207
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[54] B[1]=_040_ B[2]=b[54] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:237$208
.subckt $shr A[0]=$true A[1]=$false B=a[55] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:238$209_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:238$209_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:238$209
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[55] B[1]=_041_ B[2]=b[55] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:239$210
.subckt $shr A[0]=$true A[1]=$false B=a[56] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:240$211_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:240$211_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:240$211
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[56] B[1]=_042_ B[2]=b[56] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:241$212
.subckt $shr A[0]=$true A[1]=$false B=a[57] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:242$213_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:242$213_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:242$213
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[57] B[1]=_043_ B[2]=b[57] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:243$214
.subckt $shr A[0]=$true A[1]=$false B=a[58] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:244$215_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:244$215_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:244$215
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[58] B[1]=_044_ B[2]=b[58] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:245$216
.subckt $shr A[0]=$true A[1]=$false B=a[59] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:246$217_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:246$217_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:246$217
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[59] B[1]=_045_ B[2]=b[59] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:247$218
.subckt $shr A[0]=$true A[1]=$false B=a[60] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:248$219_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:248$219_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:248$219
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[60] B[1]=_046_ B[2]=b[60] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:249$220
.subckt $shr A[0]=$true A[1]=$false B=a[61] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:250$221_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:250$221_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:250$221
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[61] B[1]=_047_ B[2]=b[61] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:251$222
.subckt $shr A[0]=$true A[1]=$false B=a[62] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:252$223_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:252$223_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:252$223
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[62] B[1]=_048_ B[2]=b[62] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:253$224
.subckt $shr A[0]=$true A[1]=$false B=a[63] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:254$225_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:254$225_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:254$225
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[63] B[1]=_049_ B[2]=b[63] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:255$226
.subckt $shr A[0]=$true A[1]=$false B=a[64] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:256$227_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:256$227_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:256$227
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[64] B[1]=_050_ B[2]=b[64] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:257$228
.subckt $shr A[0]=$true A[1]=$false B=a[65] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:258$229_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:258$229_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:258$229
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[65] B[1]=_051_ B[2]=b[65] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:259$230
.subckt $shr A[0]=$true A[1]=$false B=a[66] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:260$231_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:260$231_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:260$231
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[66] B[1]=_052_ B[2]=b[66] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:261$232
.subckt $shr A[0]=$true A[1]=$false B=a[67] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:262$233_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:262$233_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:262$233
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[67] B[1]=_053_ B[2]=b[67] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:263$234
.subckt $shr A[0]=$true A[1]=$false B=a[68] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:264$235_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:264$235_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:264$235
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[68] B[1]=_054_ B[2]=b[68] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:265$236
.subckt $shr A[0]=$true A[1]=$false B=a[69] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:266$237_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:266$237_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:266$237
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[69] B[1]=_055_ B[2]=b[69] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:267$238
.subckt $shr A[0]=$true A[1]=$false B=a[70] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:268$239_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:268$239_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:268$239
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[70] B[1]=_056_ B[2]=b[70] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:269$240
.subckt $shr A[0]=$true A[1]=$false B=a[71] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:270$241_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:270$241_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:270$241
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[71] B[1]=_057_ B[2]=b[71] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:271$242
.subckt $shr A[0]=$true A[1]=$false B=a[72] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:272$243_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:272$243_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:272$243
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[72] B[1]=_058_ B[2]=b[72] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:273$244
.subckt $shr A[0]=$true A[1]=$false B=a[73] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:274$245_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:274$245_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:274$245
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[73] B[1]=_059_ B[2]=b[73] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:275$246
.subckt $shr A[0]=$true A[1]=$false B=a[74] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:276$247_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:276$247_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:276$247
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[74] B[1]=_060_ B[2]=b[74] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:277$248
.subckt $shr A[0]=$true A[1]=$false B=a[75] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:278$249_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:278$249_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:278$249
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[75] B[1]=_061_ B[2]=b[75] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:279$250
.subckt $shr A[0]=$true A[1]=$false B=a[76] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:280$251_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:280$251_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:280$251
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[76] B[1]=_062_ B[2]=b[76] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:281$252
.subckt $shr A[0]=$true A[1]=$false B=a[77] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:282$253_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:282$253_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:282$253
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[77] B[1]=_063_ B[2]=b[77] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:283$254
.subckt $shr A[0]=$true A[1]=$false B=a[78] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:284$255_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:284$255_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:284$255
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[78] B[1]=_064_ B[2]=b[78] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:285$256
.subckt $shr A[0]=$true A[1]=$false B=a[79] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:286$257_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:286$257_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:286$257
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[79] B[1]=_065_ B[2]=b[79] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:287$258
.subckt $shr A[0]=$true A[1]=$false B=a[80] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:288$259_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:288$259_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:288$259
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[80] B[1]=_066_ B[2]=b[80] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:289$260
.subckt $shr A[0]=$true A[1]=$false B=a[81] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:290$261_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:290$261_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:290$261
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[81] B[1]=_067_ B[2]=b[81] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:291$262
.subckt $shr A[0]=$true A[1]=$false B=a[82] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:292$263_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:292$263_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:292$263
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[82] B[1]=_068_ B[2]=b[82] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:293$264
.subckt $shr A[0]=$true A[1]=$false B=a[83] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:294$265_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:294$265_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:294$265
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[83] B[1]=_069_ B[2]=b[83] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:295$266
.subckt $shr A[0]=$true A[1]=$false B=a[84] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:296$267_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:296$267_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:296$267
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[84] B[1]=_070_ B[2]=b[84] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:297$268
.subckt $shr A[0]=$true A[1]=$false B=a[85] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:298$269_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:298$269_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:298$269
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[85] B[1]=_071_ B[2]=b[85] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:299$270
.subckt $shr A[0]=$true A[1]=$false B=a[86] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:300$271_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:300$271_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:300$271
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[86] B[1]=_072_ B[2]=b[86] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:301$272
.subckt $shr A[0]=$true A[1]=$false B=a[87] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:302$273_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:302$273_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:302$273
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[87] B[1]=_073_ B[2]=b[87] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:303$274
.subckt $shr A[0]=$true A[1]=$false B=a[88] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:304$275_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:304$275_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:304$275
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[88] B[1]=_074_ B[2]=b[88] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:305$276
.subckt $shr A[0]=$true A[1]=$false B=a[89] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:306$277_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:306$277_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:306$277
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[89] B[1]=_075_ B[2]=b[89] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:307$278
.subckt $shr A[0]=$true A[1]=$false B=a[90] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:308$279_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:308$279_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:308$279
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[90] B[1]=_076_ B[2]=b[90] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:309$280
.subckt $shr A[0]=$true A[1]=$false B=a[91] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:310$281_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:310$281_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:310$281
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[91] B[1]=_077_ B[2]=b[91] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:311$282
.subckt $shr A[0]=$true A[1]=$false B=a[92] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:312$283_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:312$283_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:312$283
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[92] B[1]=_078_ B[2]=b[92] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:313$284
.subckt $shr A[0]=$true A[1]=$false B=a[93] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:314$285_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:314$285_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:314$285
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[93] B[1]=_079_ B[2]=b[93] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:315$286
.subckt $shr A[0]=$true A[1]=$false B=a[94] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:316$287_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:316$287_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:316$287
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[94] B[1]=_080_ B[2]=b[94] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:317$288
.subckt $shr A[0]=$true A[1]=$false B=a[95] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:318$289_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:318$289_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:318$289
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[95] B[1]=_081_ B[2]=b[95] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:319$290
.subckt $shr A[0]=$true A[1]=$false B=a[96] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:320$291_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:320$291_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:320$291
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[96] B[1]=_082_ B[2]=b[96] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:321$292
.subckt $shr A[0]=$true A[1]=$false B=a[97] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:322$293_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:322$293_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:322$293
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[97] B[1]=_083_ B[2]=b[97] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:323$294
.subckt $shr A[0]=$true A[1]=$false B=a[98] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:324$295_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:324$295_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:324$295
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[98] B[1]=_084_ B[2]=b[98] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:325$296
.subckt $shr A[0]=$true A[1]=$false B=a[99] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:326$297_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:326$297_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:326$297
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[99] B[1]=_085_ B[2]=b[99] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:327$298
.subckt $shr A[0]=$true A[1]=$false B=a[100] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:328$299_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:328$299_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:328$299
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[100] B[1]=_086_ B[2]=b[100] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:329$300
.subckt $shr A[0]=$true A[1]=$false B=a[101] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:330$301_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:330$301_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:330$301
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[101] B[1]=_087_ B[2]=b[101] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:331$302
.subckt $shr A[0]=$true A[1]=$false B=a[102] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:332$303_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:332$303_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:332$303
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[102] B[1]=_088_ B[2]=b[102] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:333$304
.subckt $shr A[0]=$true A[1]=$false B=a[103] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:334$305_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:334$305_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:334$305
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[103] B[1]=_089_ B[2]=b[103] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:335$306
.subckt $shr A[0]=$true A[1]=$false B=a[104] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:336$307_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:336$307_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:336$307
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[104] B[1]=_090_ B[2]=b[104] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:337$308
.subckt $shr A[0]=$true A[1]=$false B=a[105] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:338$309_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:338$309_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:338$309
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[105] B[1]=_091_ B[2]=b[105] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:339$310
.subckt $shr A[0]=$true A[1]=$false B=a[106] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:340$311_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:340$311_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:340$311
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[106] B[1]=_092_ B[2]=b[106] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:341$312
.subckt $shr A[0]=$true A[1]=$false B=a[107] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:342$313_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:342$313_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:342$313
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[107] B[1]=_093_ B[2]=b[107] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:343$314
.subckt $shr A[0]=$true A[1]=$false B=a[108] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:344$315_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:344$315_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:344$315
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[108] B[1]=_094_ B[2]=b[108] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:345$316
.subckt $shr A[0]=$true A[1]=$false B=a[109] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:346$317_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:346$317_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:346$317
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[109] B[1]=_095_ B[2]=b[109] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:347$318
.subckt $shr A[0]=$true A[1]=$false B=a[110] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:348$319_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:348$319_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:348$319
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[110] B[1]=_096_ B[2]=b[110] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:349$320
.subckt $shr A[0]=$true A[1]=$false B=a[111] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:350$321_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:350$321_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:350$321
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[111] B[1]=_097_ B[2]=b[111] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:351$322
.subckt $shr A[0]=$true A[1]=$false B=a[112] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:352$323_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:352$323_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:352$323
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[112] B[1]=_098_ B[2]=b[112] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:353$324
.subckt $shr A[0]=$true A[1]=$false B=a[113] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:354$325_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:354$325_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:354$325
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[113] B[1]=_099_ B[2]=b[113] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:355$326
.subckt $shr A[0]=$true A[1]=$false B=a[114] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:356$327_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:356$327_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:356$327
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[114] B[1]=_100_ B[2]=b[114] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:357$328
.subckt $shr A[0]=$true A[1]=$false B=a[115] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:358$329_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:358$329_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:358$329
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[115] B[1]=_101_ B[2]=b[115] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:359$330
.subckt $shr A[0]=$true A[1]=$false B=a[116] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:360$331_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:360$331_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:360$331
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[116] B[1]=_102_ B[2]=b[116] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:361$332
.subckt $shr A[0]=$true A[1]=$false B=a[117] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:362$333_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:362$333_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:362$333
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[117] B[1]=_103_ B[2]=b[117] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:363$334
.subckt $shr A[0]=$true A[1]=$false B=a[118] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:364$335_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:364$335_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:364$335
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[118] B[1]=_104_ B[2]=b[118] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:365$336
.subckt $shr A[0]=$true A[1]=$false B=a[119] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:366$337_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:366$337_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:366$337
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[119] B[1]=_105_ B[2]=b[119] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:367$338
.subckt $shr A[0]=$true A[1]=$false B=a[120] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:368$339_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:368$339_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:368$339
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[120] B[1]=_106_ B[2]=b[120] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:369$340
.subckt $shr A[0]=$true A[1]=$false B=a[121] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:370$341_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:370$341_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:370$341
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[121] B[1]=_107_ B[2]=b[121] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:371$342
.subckt $shr A[0]=$true A[1]=$false B=a[122] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:372$343_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:372$343_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:372$343
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[122] B[1]=_108_ B[2]=b[122] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:373$344
.subckt $shr A[0]=$true A[1]=$false B=a[123] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:374$345_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:374$345_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:374$345
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[123] B[1]=_109_ B[2]=b[123] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:375$346
.subckt $shr A[0]=$true A[1]=$false B=a[124] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:376$347_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:376$347_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:376$347
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[124] B[1]=_110_ B[2]=b[124] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:377$348
.subckt $shr A[0]=$true A[1]=$false B=a[125] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:378$349_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:378$349_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:378$349
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[125] B[1]=_111_ B[2]=b[125] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:379$350
.subckt $shr A[0]=$true A[1]=$false B=a[126] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:380$351_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:380$351_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:380$351
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[126] B[1]=_112_ B[2]=b[126] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:381$352
.subckt $shr A[0]=$true A[1]=$false B=a[127] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:382$353_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:382$353_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:382$353
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_113_ B[2]=b[127] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:383$354
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[127] B[1]=_113_ B[2]=b[127] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:384$355
.subckt $shr A[0]=$true A[1]=$false B=_000_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:385$356_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:385$356_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:385$356
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_114_ B[2]=_002_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:386$357
.subckt $shr A[0]=$true A[1]=$false B=_001_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:387$358_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:387$358_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:387$358
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_115_ B[2]=_003_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:388$359
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_000_ B[1]=_114_ B[2]=_002_ Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:389$360
.subckt $shr A[0]=$true A[1]=$false B=a[0] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:390$361_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:390$361_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:390$361
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[0] B[1]=_116_ B[2]=b[0] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:391$362
.subckt $shr A[0]=$true A[1]=$false B=a[1] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:392$363_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:392$363_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:392$363
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[1] B[1]=_117_ B[2]=b[1] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:393$364
.subckt $shr A[0]=$true A[1]=$false B=a[2] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:394$365_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:394$365_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:394$365
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[2] B[1]=_118_ B[2]=b[2] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:395$366
.subckt $shr A[0]=$true A[1]=$false B=a[3] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:396$367_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:396$367_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:396$367
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[3] B[1]=_119_ B[2]=b[3] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:397$368
.subckt $shr A[0]=$true A[1]=$false B=a[4] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:398$369_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:398$369_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:398$369
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[4] B[1]=_120_ B[2]=b[4] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:399$370
.subckt $shr A[0]=$true A[1]=$false B=a[5] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:400$371_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:400$371_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:400$371
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[5] B[1]=_121_ B[2]=b[5] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:401$372
.subckt $shr A[0]=$true A[1]=$false B=a[6] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:402$373_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:402$373_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:402$373
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[6] B[1]=_122_ B[2]=b[6] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:403$374
.subckt $shr A[0]=$true A[1]=$false B=a[7] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:404$375_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:404$375_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:404$375
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[7] B[1]=_123_ B[2]=b[7] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:405$376
.subckt $shr A[0]=$true A[1]=$false B=a[8] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:406$377_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:406$377_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:406$377
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[8] B[1]=_124_ B[2]=b[8] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:407$378
.subckt $shr A[0]=$true A[1]=$false B=a[9] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:408$379_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:408$379_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:408$379
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[9] B[1]=_125_ B[2]=b[9] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:409$380
.subckt $shr A[0]=$true A[1]=$false B=a[10] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:410$381_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:410$381_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:410$381
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[10] B[1]=_126_ B[2]=b[10] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:411$382
.subckt $shr A[0]=$true A[1]=$false B=a[11] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:412$383_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:412$383_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:412$383
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[11] B[1]=_127_ B[2]=b[11] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:413$384
.subckt $shr A[0]=$true A[1]=$false B=a[12] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:414$385_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:414$385_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:414$385
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[12] B[1]=_128_ B[2]=b[12] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:415$386
.subckt $shr A[0]=$true A[1]=$false B=a[13] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:416$387_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:416$387_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:416$387
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[13] B[1]=_129_ B[2]=b[13] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:417$388
.subckt $shr A[0]=$true A[1]=$false B=a[14] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:418$389_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:418$389_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:418$389
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[14] B[1]=_130_ B[2]=b[14] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:419$390
.subckt $shr A[0]=$true A[1]=$false B=a[15] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:420$391_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:420$391_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:420$391
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[15] B[1]=_131_ B[2]=b[15] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:421$392
.subckt $shr A[0]=$true A[1]=$false B=a[16] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:422$393_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:422$393_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:422$393
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[16] B[1]=_132_ B[2]=b[16] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:423$394
.subckt $shr A[0]=$true A[1]=$false B=a[17] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:424$395_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:424$395_Y[1]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:424$395
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[17] B[1]=_133_ B[2]=b[17] Y[0]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[0] Y[1]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[1] Y[2]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[2] Y[3]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[3] Y[4]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[4] Y[5]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[5] Y[6]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[6] Y[7]=$shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[7]
.cname $shr$./netlists/adder_128/verilog/adder_128.v:425$396
.subckt adder_carry cin=_134_[127] g=$false p=$false sumout=_000_
.cname _398_
.subckt adder_carry cin=_134_[0] cout=_134_[1] g=a[0] p=_135_[0] sumout=sum[0]
.cname _399_
.subckt adder_carry cin=_134_[100] cout=_134_[101] g=a[100] p=_135_[100] sumout=sum[100]
.cname _400_
.subckt adder_carry cin=_134_[101] cout=_134_[102] g=a[101] p=_135_[101] sumout=sum[101]
.cname _401_
.subckt adder_carry cin=_134_[102] cout=_134_[103] g=a[102] p=_135_[102] sumout=sum[102]
.cname _402_
.subckt adder_carry cin=_134_[103] cout=_134_[104] g=a[103] p=_135_[103] sumout=sum[103]
.cname _403_
.subckt adder_carry cin=_134_[104] cout=_134_[105] g=a[104] p=_135_[104] sumout=sum[104]
.cname _404_
.subckt adder_carry cin=_134_[105] cout=_134_[106] g=a[105] p=_135_[105] sumout=sum[105]
.cname _405_
.subckt adder_carry cin=_134_[106] cout=_134_[107] g=a[106] p=_135_[106] sumout=sum[106]
.cname _406_
.subckt adder_carry cin=_134_[107] cout=_134_[108] g=a[107] p=_135_[107] sumout=sum[107]
.cname _407_
.subckt adder_carry cin=_134_[108] cout=_134_[109] g=a[108] p=_135_[108] sumout=sum[108]
.cname _408_
.subckt adder_carry cin=_134_[109] cout=_134_[110] g=a[109] p=_135_[109] sumout=sum[109]
.cname _409_
.subckt adder_carry cin=_134_[10] cout=_134_[11] g=a[10] p=_135_[10] sumout=sum[10]
.cname _410_
.subckt adder_carry cin=_134_[110] cout=_134_[111] g=a[110] p=_135_[110] sumout=sum[110]
.cname _411_
.subckt adder_carry cin=_134_[111] cout=_134_[112] g=a[111] p=_135_[111] sumout=sum[111]
.cname _412_
.subckt adder_carry cin=_134_[112] cout=_134_[113] g=a[112] p=_135_[112] sumout=sum[112]
.cname _413_
.subckt adder_carry cin=_134_[113] cout=_134_[114] g=a[113] p=_135_[113] sumout=sum[113]
.cname _414_
.subckt adder_carry cin=_134_[114] cout=_134_[115] g=a[114] p=_135_[114] sumout=sum[114]
.cname _415_
.subckt adder_carry cin=_134_[115] cout=_134_[116] g=a[115] p=_135_[115] sumout=sum[115]
.cname _416_
.subckt adder_carry cin=_134_[116] cout=_134_[117] g=a[116] p=_135_[116] sumout=sum[116]
.cname _417_
.subckt adder_carry cin=_134_[117] cout=_134_[118] g=a[117] p=_135_[117] sumout=sum[117]
.cname _418_
.subckt adder_carry cin=_134_[118] cout=_134_[119] g=a[118] p=_135_[118] sumout=sum[118]
.cname _419_
.subckt adder_carry cin=_134_[119] cout=_134_[120] g=a[119] p=_135_[119] sumout=sum[119]
.cname _420_
.subckt adder_carry cin=_134_[11] cout=_134_[12] g=a[11] p=_135_[11] sumout=sum[11]
.cname _421_
.subckt adder_carry cin=_134_[120] cout=_134_[121] g=a[120] p=_135_[120] sumout=sum[120]
.cname _422_
.subckt adder_carry cin=_134_[121] cout=_134_[122] g=a[121] p=_135_[121] sumout=sum[121]
.cname _423_
.subckt adder_carry cin=_134_[122] cout=_134_[123] g=a[122] p=_135_[122] sumout=sum[122]
.cname _424_
.subckt adder_carry cin=_134_[123] cout=_134_[124] g=a[123] p=_135_[123] sumout=sum[123]
.cname _425_
.subckt adder_carry cin=_134_[124] cout=_134_[125] g=a[124] p=_135_[124] sumout=sum[124]
.cname _426_
.subckt adder_carry cin=_134_[125] cout=_134_[126] g=a[125] p=_135_[125] sumout=sum[125]
.cname _427_
.subckt adder_carry cin=_134_[126] cout=_134_[127] g=a[126] p=_135_[126] sumout=sum[126]
.cname _428_
.subckt adder_carry cin=_134_[12] cout=_134_[13] g=a[12] p=_135_[12] sumout=sum[12]
.cname _429_
.subckt adder_carry cin=_134_[13] cout=_134_[14] g=a[13] p=_135_[13] sumout=sum[13]
.cname _430_
.subckt adder_carry cin=_134_[14] cout=_134_[15] g=a[14] p=_135_[14] sumout=sum[14]
.cname _431_
.subckt adder_carry cin=_134_[15] cout=_134_[16] g=a[15] p=_135_[15] sumout=sum[15]
.cname _432_
.subckt adder_carry cin=_134_[16] cout=_134_[17] g=a[16] p=_135_[16] sumout=sum[16]
.cname _433_
.subckt adder_carry cin=_134_[17] cout=_134_[18] g=a[17] p=_135_[17] sumout=sum[17]
.cname _434_
.subckt adder_carry cin=_134_[18] cout=_134_[19] g=a[18] p=_135_[18] sumout=sum[18]
.cname _435_
.subckt adder_carry cin=_134_[19] cout=_134_[20] g=a[19] p=_135_[19] sumout=sum[19]
.cname _436_
.subckt adder_carry cin=_134_[1] cout=_134_[2] g=a[1] p=_135_[1] sumout=sum[1]
.cname _437_
.subckt adder_carry cin=_134_[20] cout=_134_[21] g=a[20] p=_135_[20] sumout=sum[20]
.cname _438_
.subckt adder_carry cin=_134_[21] cout=_134_[22] g=a[21] p=_135_[21] sumout=sum[21]
.cname _439_
.subckt adder_carry cin=_134_[22] cout=_134_[23] g=a[22] p=_135_[22] sumout=sum[22]
.cname _440_
.subckt adder_carry cin=_134_[23] cout=_134_[24] g=a[23] p=_135_[23] sumout=sum[23]
.cname _441_
.subckt adder_carry cin=_134_[24] cout=_134_[25] g=a[24] p=_135_[24] sumout=sum[24]
.cname _442_
.subckt adder_carry cin=_134_[25] cout=_134_[26] g=a[25] p=_135_[25] sumout=sum[25]
.cname _443_
.subckt adder_carry cin=_134_[26] cout=_134_[27] g=a[26] p=_135_[26] sumout=sum[26]
.cname _444_
.subckt adder_carry cin=_134_[27] cout=_134_[28] g=a[27] p=_135_[27] sumout=sum[27]
.cname _445_
.subckt adder_carry cin=_134_[28] cout=_134_[29] g=a[28] p=_135_[28] sumout=sum[28]
.cname _446_
.subckt adder_carry cin=_134_[29] cout=_134_[30] g=a[29] p=_135_[29] sumout=sum[29]
.cname _447_
.subckt adder_carry cin=_134_[2] cout=_134_[3] g=a[2] p=_135_[2] sumout=sum[2]
.cname _448_
.subckt adder_carry cin=_134_[30] cout=_134_[31] g=a[30] p=_135_[30] sumout=sum[30]
.cname _449_
.subckt adder_carry cin=_134_[31] cout=_134_[32] g=a[31] p=_135_[31] sumout=sum[31]
.cname _450_
.subckt adder_carry cin=_134_[32] cout=_134_[33] g=a[32] p=_135_[32] sumout=sum[32]
.cname _451_
.subckt adder_carry cin=_134_[33] cout=_134_[34] g=a[33] p=_135_[33] sumout=sum[33]
.cname _452_
.subckt adder_carry cin=_134_[34] cout=_134_[35] g=a[34] p=_135_[34] sumout=sum[34]
.cname _453_
.subckt adder_carry cin=_134_[35] cout=_134_[36] g=a[35] p=_135_[35] sumout=sum[35]
.cname _454_
.subckt adder_carry cin=_134_[36] cout=_134_[37] g=a[36] p=_135_[36] sumout=sum[36]
.cname _455_
.subckt adder_carry cin=_134_[37] cout=_134_[38] g=a[37] p=_135_[37] sumout=sum[37]
.cname _456_
.subckt adder_carry cin=_134_[38] cout=_134_[39] g=a[38] p=_135_[38] sumout=sum[38]
.cname _457_
.subckt adder_carry cin=_134_[39] cout=_134_[40] g=a[39] p=_135_[39] sumout=sum[39]
.cname _458_
.subckt adder_carry cin=_134_[3] cout=_134_[4] g=a[3] p=_135_[3] sumout=sum[3]
.cname _459_
.subckt adder_carry cin=_134_[40] cout=_134_[41] g=a[40] p=_135_[40] sumout=sum[40]
.cname _460_
.subckt adder_carry cin=_134_[41] cout=_134_[42] g=a[41] p=_135_[41] sumout=sum[41]
.cname _461_
.subckt adder_carry cin=_134_[42] cout=_134_[43] g=a[42] p=_135_[42] sumout=sum[42]
.cname _462_
.subckt adder_carry cin=_134_[43] cout=_134_[44] g=a[43] p=_135_[43] sumout=sum[43]
.cname _463_
.subckt adder_carry cin=_134_[44] cout=_134_[45] g=a[44] p=_135_[44] sumout=sum[44]
.cname _464_
.subckt adder_carry cin=_134_[45] cout=_134_[46] g=a[45] p=_135_[45] sumout=sum[45]
.cname _465_
.subckt adder_carry cin=_134_[46] cout=_134_[47] g=a[46] p=_135_[46] sumout=sum[46]
.cname _466_
.subckt adder_carry cin=_134_[47] cout=_134_[48] g=a[47] p=_135_[47] sumout=sum[47]
.cname _467_
.subckt adder_carry cin=_134_[48] cout=_134_[49] g=a[48] p=_135_[48] sumout=sum[48]
.cname _468_
.subckt adder_carry cin=_134_[49] cout=_134_[50] g=a[49] p=_135_[49] sumout=sum[49]
.cname _469_
.subckt adder_carry cin=_134_[4] cout=_134_[5] g=a[4] p=_135_[4] sumout=sum[4]
.cname _470_
.subckt adder_carry cin=_134_[50] cout=_134_[51] g=a[50] p=_135_[50] sumout=sum[50]
.cname _471_
.subckt adder_carry cin=_134_[51] cout=_134_[52] g=a[51] p=_135_[51] sumout=sum[51]
.cname _472_
.subckt adder_carry cin=_134_[52] cout=_134_[53] g=a[52] p=_135_[52] sumout=sum[52]
.cname _473_
.subckt adder_carry cin=_134_[53] cout=_134_[54] g=a[53] p=_135_[53] sumout=sum[53]
.cname _474_
.subckt adder_carry cin=_134_[54] cout=_134_[55] g=a[54] p=_135_[54] sumout=sum[54]
.cname _475_
.subckt adder_carry cin=_134_[55] cout=_134_[56] g=a[55] p=_135_[55] sumout=sum[55]
.cname _476_
.subckt adder_carry cin=_134_[56] cout=_134_[57] g=a[56] p=_135_[56] sumout=sum[56]
.cname _477_
.subckt adder_carry cin=_134_[57] cout=_134_[58] g=a[57] p=_135_[57] sumout=sum[57]
.cname _478_
.subckt adder_carry cin=_134_[58] cout=_134_[59] g=a[58] p=_135_[58] sumout=sum[58]
.cname _479_
.subckt adder_carry cin=_134_[59] cout=_134_[60] g=a[59] p=_135_[59] sumout=sum[59]
.cname _480_
.subckt adder_carry cin=_134_[5] cout=_134_[6] g=a[5] p=_135_[5] sumout=sum[5]
.cname _481_
.subckt adder_carry cin=_134_[60] cout=_134_[61] g=a[60] p=_135_[60] sumout=sum[60]
.cname _482_
.subckt adder_carry cin=_134_[61] cout=_134_[62] g=a[61] p=_135_[61] sumout=sum[61]
.cname _483_
.subckt adder_carry cin=_134_[62] cout=_134_[63] g=a[62] p=_135_[62] sumout=sum[62]
.cname _484_
.subckt adder_carry cin=_134_[63] cout=_134_[64] g=a[63] p=_135_[63] sumout=sum[63]
.cname _485_
.subckt adder_carry cin=_134_[64] cout=_134_[65] g=a[64] p=_135_[64] sumout=sum[64]
.cname _486_
.subckt adder_carry cin=_134_[65] cout=_134_[66] g=a[65] p=_135_[65] sumout=sum[65]
.cname _487_
.subckt adder_carry cin=_134_[66] cout=_134_[67] g=a[66] p=_135_[66] sumout=sum[66]
.cname _488_
.subckt adder_carry cin=_134_[67] cout=_134_[68] g=a[67] p=_135_[67] sumout=sum[67]
.cname _489_
.subckt adder_carry cin=_134_[68] cout=_134_[69] g=a[68] p=_135_[68] sumout=sum[68]
.cname _490_
.subckt adder_carry cin=_134_[69] cout=_134_[70] g=a[69] p=_135_[69] sumout=sum[69]
.cname _491_
.subckt adder_carry cin=_134_[6] cout=_134_[7] g=a[6] p=_135_[6] sumout=sum[6]
.cname _492_
.subckt adder_carry cin=_134_[70] cout=_134_[71] g=a[70] p=_135_[70] sumout=sum[70]
.cname _493_
.subckt adder_carry cin=_134_[71] cout=_134_[72] g=a[71] p=_135_[71] sumout=sum[71]
.cname _494_
.subckt adder_carry cin=_134_[72] cout=_134_[73] g=a[72] p=_135_[72] sumout=sum[72]
.cname _495_
.subckt adder_carry cin=_134_[73] cout=_134_[74] g=a[73] p=_135_[73] sumout=sum[73]
.cname _496_
.subckt adder_carry cin=_134_[74] cout=_134_[75] g=a[74] p=_135_[74] sumout=sum[74]
.cname _497_
.subckt adder_carry cin=_134_[75] cout=_134_[76] g=a[75] p=_135_[75] sumout=sum[75]
.cname _498_
.subckt adder_carry cin=_134_[76] cout=_134_[77] g=a[76] p=_135_[76] sumout=sum[76]
.cname _499_
.subckt adder_carry cin=_134_[77] cout=_134_[78] g=a[77] p=_135_[77] sumout=sum[77]
.cname _500_
.subckt adder_carry cin=_134_[78] cout=_134_[79] g=a[78] p=_135_[78] sumout=sum[78]
.cname _501_
.subckt adder_carry cin=_134_[79] cout=_134_[80] g=a[79] p=_135_[79] sumout=sum[79]
.cname _502_
.subckt adder_carry cin=_134_[7] cout=_134_[8] g=a[7] p=_135_[7] sumout=sum[7]
.cname _503_
.subckt adder_carry cin=_134_[80] cout=_134_[81] g=a[80] p=_135_[80] sumout=sum[80]
.cname _504_
.subckt adder_carry cin=_134_[81] cout=_134_[82] g=a[81] p=_135_[81] sumout=sum[81]
.cname _505_
.subckt adder_carry cin=_134_[82] cout=_134_[83] g=a[82] p=_135_[82] sumout=sum[82]
.cname _506_
.subckt adder_carry cin=_134_[83] cout=_134_[84] g=a[83] p=_135_[83] sumout=sum[83]
.cname _507_
.subckt adder_carry cin=_134_[84] cout=_134_[85] g=a[84] p=_135_[84] sumout=sum[84]
.cname _508_
.subckt adder_carry cin=_134_[85] cout=_134_[86] g=a[85] p=_135_[85] sumout=sum[85]
.cname _509_
.subckt adder_carry cin=_134_[86] cout=_134_[87] g=a[86] p=_135_[86] sumout=sum[86]
.cname _510_
.subckt adder_carry cin=_134_[87] cout=_134_[88] g=a[87] p=_135_[87] sumout=sum[87]
.cname _511_
.subckt adder_carry cin=_134_[88] cout=_134_[89] g=a[88] p=_135_[88] sumout=sum[88]
.cname _512_
.subckt adder_carry cin=_134_[89] cout=_134_[90] g=a[89] p=_135_[89] sumout=sum[89]
.cname _513_
.subckt adder_carry cin=_134_[8] cout=_134_[9] g=a[8] p=_135_[8] sumout=sum[8]
.cname _514_
.subckt adder_carry cin=_134_[90] cout=_134_[91] g=a[90] p=_135_[90] sumout=sum[90]
.cname _515_
.subckt adder_carry cin=_134_[91] cout=_134_[92] g=a[91] p=_135_[91] sumout=sum[91]
.cname _516_
.subckt adder_carry cin=_134_[92] cout=_134_[93] g=a[92] p=_135_[92] sumout=sum[92]
.cname _517_
.subckt adder_carry cin=_134_[93] cout=_134_[94] g=a[93] p=_135_[93] sumout=sum[93]
.cname _518_
.subckt adder_carry cin=_134_[94] cout=_134_[95] g=a[94] p=_135_[94] sumout=sum[94]
.cname _519_
.subckt adder_carry cin=_134_[95] cout=_134_[96] g=a[95] p=_135_[95] sumout=sum[95]
.cname _520_
.subckt adder_carry cin=_134_[96] cout=_134_[97] g=a[96] p=_135_[96] sumout=sum[96]
.cname _521_
.subckt adder_carry cin=_134_[97] cout=_134_[98] g=a[97] p=_135_[97] sumout=sum[97]
.cname _522_
.subckt adder_carry cin=_134_[98] cout=_134_[99] g=a[98] p=_135_[98] sumout=sum[98]
.cname _523_
.subckt adder_carry cin=_134_[99] cout=_134_[100] g=a[99] p=_135_[99] sumout=sum[99]
.cname _524_
.subckt adder_carry cin=_134_[9] cout=_134_[10] g=a[9] p=_135_[9] sumout=sum[9]
.cname _525_
.subckt adder_carry cout=_134_[0] g=cin p=$false
.cname _526_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:164$135_Y[0] _004_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:165$136_Y[0] _135_[18]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:166$137_Y[0] _005_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:167$138_Y[0] _135_[19]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:168$139_Y[0] _006_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:169$140_Y[0] _135_[20]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:170$141_Y[0] _007_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:171$142_Y[0] _135_[21]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:172$143_Y[0] _008_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:173$144_Y[0] _135_[22]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:174$145_Y[0] _009_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:175$146_Y[0] _135_[23]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:176$147_Y[0] _010_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:177$148_Y[0] _135_[24]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:178$149_Y[0] _011_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:179$150_Y[0] _135_[25]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:180$151_Y[0] _012_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:181$152_Y[0] _135_[26]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:182$153_Y[0] _013_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:183$154_Y[0] _135_[27]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:184$155_Y[0] _014_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:185$156_Y[0] _135_[28]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:186$157_Y[0] _015_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:187$158_Y[0] _135_[29]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:188$159_Y[0] _016_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:189$160_Y[0] _135_[30]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:190$161_Y[0] _017_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:191$162_Y[0] _135_[31]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:192$163_Y[0] _018_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:193$164_Y[0] _135_[32]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:194$165_Y[0] _019_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:195$166_Y[0] _135_[33]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:196$167_Y[0] _020_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:197$168_Y[0] _135_[34]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:198$169_Y[0] _021_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:199$170_Y[0] _135_[35]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:200$171_Y[0] _022_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:201$172_Y[0] _135_[36]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:202$173_Y[0] _023_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:203$174_Y[0] _135_[37]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:204$175_Y[0] _024_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:205$176_Y[0] _135_[38]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:206$177_Y[0] _025_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:207$178_Y[0] _135_[39]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:208$179_Y[0] _026_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:209$180_Y[0] _135_[40]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:210$181_Y[0] _027_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:211$182_Y[0] _135_[41]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:212$183_Y[0] _028_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:213$184_Y[0] _135_[42]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:214$185_Y[0] _029_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:215$186_Y[0] _135_[43]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:216$187_Y[0] _030_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:217$188_Y[0] _135_[44]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:218$189_Y[0] _031_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:219$190_Y[0] _135_[45]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:220$191_Y[0] _032_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:221$192_Y[0] _135_[46]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:222$193_Y[0] _033_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:223$194_Y[0] _135_[47]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:224$195_Y[0] _034_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:225$196_Y[0] _135_[48]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:226$197_Y[0] _035_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:227$198_Y[0] _135_[49]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:228$199_Y[0] _036_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:229$200_Y[0] _135_[50]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:230$201_Y[0] _037_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:231$202_Y[0] _135_[51]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:232$203_Y[0] _038_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:233$204_Y[0] _135_[52]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:234$205_Y[0] _039_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:235$206_Y[0] _135_[53]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:236$207_Y[0] _040_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:237$208_Y[0] _135_[54]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:238$209_Y[0] _041_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:239$210_Y[0] _135_[55]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:240$211_Y[0] _042_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:241$212_Y[0] _135_[56]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:242$213_Y[0] _043_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:243$214_Y[0] _135_[57]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:244$215_Y[0] _044_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:245$216_Y[0] _135_[58]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:246$217_Y[0] _045_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:247$218_Y[0] _135_[59]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:248$219_Y[0] _046_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:249$220_Y[0] _135_[60]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:250$221_Y[0] _047_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:251$222_Y[0] _135_[61]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:252$223_Y[0] _048_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:253$224_Y[0] _135_[62]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:254$225_Y[0] _049_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:255$226_Y[0] _135_[63]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:256$227_Y[0] _050_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:257$228_Y[0] _135_[64]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:258$229_Y[0] _051_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:259$230_Y[0] _135_[65]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:260$231_Y[0] _052_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:261$232_Y[0] _135_[66]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:262$233_Y[0] _053_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:263$234_Y[0] _135_[67]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:264$235_Y[0] _054_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:265$236_Y[0] _135_[68]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:266$237_Y[0] _055_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:267$238_Y[0] _135_[69]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:268$239_Y[0] _056_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:269$240_Y[0] _135_[70]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:270$241_Y[0] _057_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:271$242_Y[0] _135_[71]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:272$243_Y[0] _058_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:273$244_Y[0] _135_[72]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:274$245_Y[0] _059_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:275$246_Y[0] _135_[73]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:276$247_Y[0] _060_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:277$248_Y[0] _135_[74]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:278$249_Y[0] _061_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:279$250_Y[0] _135_[75]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:280$251_Y[0] _062_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:281$252_Y[0] _135_[76]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:282$253_Y[0] _063_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:283$254_Y[0] _135_[77]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:284$255_Y[0] _064_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:285$256_Y[0] _135_[78]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:286$257_Y[0] _065_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:287$258_Y[0] _135_[79]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:288$259_Y[0] _066_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:289$260_Y[0] _135_[80]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:290$261_Y[0] _067_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:291$262_Y[0] _135_[81]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:292$263_Y[0] _068_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:293$264_Y[0] _135_[82]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:294$265_Y[0] _069_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:295$266_Y[0] _135_[83]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:296$267_Y[0] _070_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:297$268_Y[0] _135_[84]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:298$269_Y[0] _071_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:299$270_Y[0] _135_[85]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:300$271_Y[0] _072_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:301$272_Y[0] _135_[86]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:302$273_Y[0] _073_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:303$274_Y[0] _135_[87]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:304$275_Y[0] _074_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:305$276_Y[0] _135_[88]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:306$277_Y[0] _075_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:307$278_Y[0] _135_[89]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:308$279_Y[0] _076_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:309$280_Y[0] _135_[90]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:310$281_Y[0] _077_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:311$282_Y[0] _135_[91]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:312$283_Y[0] _078_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:313$284_Y[0] _135_[92]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:314$285_Y[0] _079_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:315$286_Y[0] _135_[93]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:316$287_Y[0] _080_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:317$288_Y[0] _135_[94]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:318$289_Y[0] _081_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:319$290_Y[0] _135_[95]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:320$291_Y[0] _082_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:321$292_Y[0] _135_[96]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:322$293_Y[0] _083_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:323$294_Y[0] _135_[97]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:324$295_Y[0] _084_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:325$296_Y[0] _135_[98]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:326$297_Y[0] _085_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:327$298_Y[0] _135_[99]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:328$299_Y[0] _086_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:329$300_Y[0] _135_[100]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:330$301_Y[0] _087_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:331$302_Y[0] _135_[101]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:332$303_Y[0] _088_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:333$304_Y[0] _135_[102]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:334$305_Y[0] _089_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:335$306_Y[0] _135_[103]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:336$307_Y[0] _090_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:337$308_Y[0] _135_[104]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:338$309_Y[0] _091_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:339$310_Y[0] _135_[105]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:340$311_Y[0] _092_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:341$312_Y[0] _135_[106]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:342$313_Y[0] _093_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:343$314_Y[0] _135_[107]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:344$315_Y[0] _094_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:345$316_Y[0] _135_[108]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:346$317_Y[0] _095_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:347$318_Y[0] _135_[109]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:348$319_Y[0] _096_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:349$320_Y[0] _135_[110]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:350$321_Y[0] _097_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:351$322_Y[0] _135_[111]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:352$323_Y[0] _098_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:353$324_Y[0] _135_[112]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:354$325_Y[0] _099_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:355$326_Y[0] _135_[113]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:356$327_Y[0] _100_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:357$328_Y[0] _135_[114]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:358$329_Y[0] _101_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:359$330_Y[0] _135_[115]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:360$331_Y[0] _102_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:361$332_Y[0] _135_[116]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:362$333_Y[0] _103_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:363$334_Y[0] _135_[117]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:364$335_Y[0] _104_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:365$336_Y[0] _135_[118]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:366$337_Y[0] _105_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:367$338_Y[0] _135_[119]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:368$339_Y[0] _106_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:369$340_Y[0] _135_[120]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:370$341_Y[0] _107_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:371$342_Y[0] _135_[121]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:372$343_Y[0] _108_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:373$344_Y[0] _135_[122]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:374$345_Y[0] _109_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:375$346_Y[0] _135_[123]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:376$347_Y[0] _110_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:377$348_Y[0] _135_[124]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:378$349_Y[0] _111_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:379$350_Y[0] _135_[125]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:380$351_Y[0] _112_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:381$352_Y[0] _135_[126]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:382$353_Y[0] _113_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:383$354_Y[0] _001_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:384$355_Y[0] _002_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:385$356_Y[0] _114_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:386$357_Y[0] _003_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:387$358_Y[0] _115_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:388$359_Y[0] cout
.conn $shr$./netlists/adder_128/verilog/adder_128.v:389$360_Y[0] sum[127]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:390$361_Y[0] _116_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:391$362_Y[0] _135_[0]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:392$363_Y[0] _117_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:393$364_Y[0] _135_[1]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:394$365_Y[0] _118_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:395$366_Y[0] _135_[2]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:396$367_Y[0] _119_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:397$368_Y[0] _135_[3]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:398$369_Y[0] _120_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:399$370_Y[0] _135_[4]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:400$371_Y[0] _121_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:401$372_Y[0] _135_[5]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:402$373_Y[0] _122_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:403$374_Y[0] _135_[6]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:404$375_Y[0] _123_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:405$376_Y[0] _135_[7]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:406$377_Y[0] _124_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:407$378_Y[0] _135_[8]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:408$379_Y[0] _125_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:409$380_Y[0] _135_[9]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:410$381_Y[0] _126_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:411$382_Y[0] _135_[10]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:412$383_Y[0] _127_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:413$384_Y[0] _135_[11]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:414$385_Y[0] _128_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:415$386_Y[0] _135_[12]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:416$387_Y[0] _129_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:417$388_Y[0] _135_[13]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:418$389_Y[0] _130_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:419$390_Y[0] _135_[14]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:420$391_Y[0] _131_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:421$392_Y[0] _135_[15]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:422$393_Y[0] _132_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:423$394_Y[0] _135_[16]
.conn $shr$./netlists/adder_128/verilog/adder_128.v:424$395_Y[0] _133_
.conn $shr$./netlists/adder_128/verilog/adder_128.v:425$396_Y[0] _135_[17]
.conn cout _134_[128]
.conn $false _134_[129]
.conn $false _135_[128]
.end

.model adder_64
.inputs a[0] a[1] a[2] a[3] a[4] a[5] a[6] a[7] a[8] a[9] a[10] a[11] a[12] a[13] a[14] a[15] a[16] a[17] a[18] a[19] a[20] a[21] a[22] a[23] a[24] a[25] a[26] a[27] a[28] a[29] a[30] a[31] a[32] a[33] a[34] a[35] a[36] a[37] a[38] a[39] a[40] a[41] a[42] a[43] a[44] a[45] a[46] a[47] a[48] a[49] a[50] a[51] a[52] a[53] a[54] a[55] a[56] a[57] a[58] a[59] a[60] a[61] a[62] a[63] b[0] b[1] b[2] b[3] b[4] b[5] b[6] b[7] b[8] b[9] b[10] b[11] b[12] b[13] b[14] b[15] b[16] b[17] b[18] b[19] b[20] b[21] b[22] b[23] b[24] b[25] b[26] b[27] b[28] b[29] b[30] b[31] b[32] b[33] b[34] b[35] b[36] b[37] b[38] b[39] b[40] b[41] b[42] b[43] b[44] b[45] b[46] b[47] b[48] b[49] b[50] b[51] b[52] b[53] b[54] b[55] b[56] b[57] b[58] b[59] b[60] b[61] b[62] b[63] cin
.outputs cout sum[0] sum[1] sum[2] sum[3] sum[4] sum[5] sum[6] sum[7] sum[8] sum[9] sum[10] sum[11] sum[12] sum[13] sum[14] sum[15] sum[16] sum[17] sum[18] sum[19] sum[20] sum[21] sum[22] sum[23] sum[24] sum[25] sum[26] sum[27] sum[28] sum[29] sum[30] sum[31] sum[32] sum[33] sum[34] sum[35] sum[36] sum[37] sum[38] sum[39] sum[40] sum[41] sum[42] sum[43] sum[44] sum[45] sum[46] sum[47] sum[48] sum[49] sum[50] sum[51] sum[52] sum[53] sum[54] sum[55] sum[56] sum[57] sum[58] sum[59] sum[60] sum[61] sum[62] sum[63]
.names $false
.names $true
1
.names $undef
.subckt $shr A[0]=$true A[1]=$false B=a[21] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:100$1
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[21] B[1]=_069_ B[2]=b[21] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:101$2
.subckt $shr A[0]=$true A[1]=$false B=a[22] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:102$3
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[22] B[1]=_004_ B[2]=b[22] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:103$4
.subckt $shr A[0]=$true A[1]=$false B=a[23] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:104$5
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[23] B[1]=_005_ B[2]=b[23] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:105$6
.subckt $shr A[0]=$true A[1]=$false B=a[24] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:106$7
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[24] B[1]=_006_ B[2]=b[24] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:107$8
.subckt $shr A[0]=$true A[1]=$false B=a[25] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:108$9
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[25] B[1]=_007_ B[2]=b[25] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:109$10
.subckt $shr A[0]=$true A[1]=$false B=a[26] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:110$11
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[26] B[1]=_008_ B[2]=b[26] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:111$12
.subckt $shr A[0]=$true A[1]=$false B=a[27] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:112$13
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[27] B[1]=_009_ B[2]=b[27] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:113$14
.subckt $shr A[0]=$true A[1]=$false B=a[28] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:114$15
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[28] B[1]=_010_ B[2]=b[28] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:115$16
.subckt $shr A[0]=$true A[1]=$false B=a[29] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:116$17
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[29] B[1]=_011_ B[2]=b[29] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:117$18
.subckt $shr A[0]=$true A[1]=$false B=a[30] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:118$19
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[30] B[1]=_012_ B[2]=b[30] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:119$20
.subckt $shr A[0]=$true A[1]=$false B=a[31] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:120$21
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[31] B[1]=_013_ B[2]=b[31] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:121$22
.subckt $shr A[0]=$true A[1]=$false B=a[32] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:122$23
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[32] B[1]=_014_ B[2]=b[32] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:123$24
.subckt $shr A[0]=$true A[1]=$false B=a[33] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:124$25
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[33] B[1]=_015_ B[2]=b[33] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:125$26
.subckt $shr A[0]=$true A[1]=$false B=a[34] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:126$27
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[34] B[1]=_016_ B[2]=b[34] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:127$28
.subckt $shr A[0]=$true A[1]=$false B=a[35] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:128$29
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[35] B[1]=_017_ B[2]=b[35] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:129$30
.subckt $shr A[0]=$true A[1]=$false B=a[36] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:130$31
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[36] B[1]=_018_ B[2]=b[36] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:131$32
.subckt $shr A[0]=$true A[1]=$false B=a[37] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:132$33
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[37] B[1]=_019_ B[2]=b[37] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:133$34
.subckt $shr A[0]=$true A[1]=$false B=a[38] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:134$35
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[38] B[1]=_020_ B[2]=b[38] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:135$36
.subckt $shr A[0]=$true A[1]=$false B=a[39] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:136$37
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[39] B[1]=_021_ B[2]=b[39] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:137$38
.subckt $shr A[0]=$true A[1]=$false B=a[40] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:138$39
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[40] B[1]=_022_ B[2]=b[40] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:139$40
.subckt $shr A[0]=$true A[1]=$false B=a[41] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:140$41
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[41] B[1]=_023_ B[2]=b[41] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:141$42
.subckt $shr A[0]=$true A[1]=$false B=a[42] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:142$43
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[42] B[1]=_024_ B[2]=b[42] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:143$44
.subckt $shr A[0]=$true A[1]=$false B=a[43] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:144$45
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[43] B[1]=_025_ B[2]=b[43] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:145$46
.subckt $shr A[0]=$true A[1]=$false B=a[44] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:146$47
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[44] B[1]=_026_ B[2]=b[44] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:147$48
.subckt $shr A[0]=$true A[1]=$false B=a[45] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:148$49
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[45] B[1]=_027_ B[2]=b[45] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:149$50
.subckt $shr A[0]=$true A[1]=$false B=a[46] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:150$51
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[46] B[1]=_028_ B[2]=b[46] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:151$52
.subckt $shr A[0]=$true A[1]=$false B=a[47] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:152$53
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[47] B[1]=_029_ B[2]=b[47] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:153$54
.subckt $shr A[0]=$true A[1]=$false B=a[48] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:154$55
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[48] B[1]=_030_ B[2]=b[48] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:155$56
.subckt $shr A[0]=$true A[1]=$false B=a[49] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:156$57
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[49] B[1]=_031_ B[2]=b[49] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:157$58
.subckt $shr A[0]=$true A[1]=$false B=a[50] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:158$59
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[50] B[1]=_032_ B[2]=b[50] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:159$60
.subckt $shr A[0]=$true A[1]=$false B=a[51] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:160$61
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[51] B[1]=_033_ B[2]=b[51] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:161$62
.subckt $shr A[0]=$true A[1]=$false B=a[52] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:162$63
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[52] B[1]=_034_ B[2]=b[52] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:163$64
.subckt $shr A[0]=$true A[1]=$false B=a[53] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:164$65
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[53] B[1]=_035_ B[2]=b[53] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:165$66
.subckt $shr A[0]=$true A[1]=$false B=a[54] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:166$67
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[54] B[1]=_036_ B[2]=b[54] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:167$68
.subckt $shr A[0]=$true A[1]=$false B=a[55] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:168$69
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[55] B[1]=_037_ B[2]=b[55] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:169$70
.subckt $shr A[0]=$true A[1]=$false B=a[56] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:170$71
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[56] B[1]=_038_ B[2]=b[56] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:171$72
.subckt $shr A[0]=$true A[1]=$false B=a[57] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:172$73
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[57] B[1]=_039_ B[2]=b[57] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:173$74
.subckt $shr A[0]=$true A[1]=$false B=a[58] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:174$75
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[58] B[1]=_040_ B[2]=b[58] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:175$76
.subckt $shr A[0]=$true A[1]=$false B=a[59] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:176$77
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[59] B[1]=_041_ B[2]=b[59] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:177$78
.subckt $shr A[0]=$true A[1]=$false B=a[60] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:178$79
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[60] B[1]=_042_ B[2]=b[60] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:179$80
.subckt $shr A[0]=$true A[1]=$false B=a[61] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:180$81
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[61] B[1]=_043_ B[2]=b[61] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:181$82
.subckt $shr A[0]=$true A[1]=$false B=a[62] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:182$83
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[62] B[1]=_044_ B[2]=b[62] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:183$84
.subckt $shr A[0]=$true A[1]=$false B=a[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:184$85
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_045_ B[2]=b[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:185$86
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[63] B[1]=_045_ B[2]=b[63] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:186$87
.subckt $shr A[0]=$true A[1]=$false B=_000_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:187$88
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_046_ B[2]=_002_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:188$89
.subckt $shr A[0]=$true A[1]=$false B=_001_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:189$90
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_047_ B[2]=_003_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:190$91
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=_000_ B[1]=_046_ B[2]=_002_ Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:191$92
.subckt $shr A[0]=$true A[1]=$false B=a[0] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:192$93
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[0] B[1]=_048_ B[2]=b[0] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:193$94
.subckt $shr A[0]=$true A[1]=$false B=a[1] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:194$95
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[1] B[1]=_049_ B[2]=b[1] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:195$96
.subckt $shr A[0]=$true A[1]=$false B=a[2] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:196$97
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[2] B[1]=_050_ B[2]=b[2] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:197$98
.subckt $shr A[0]=$true A[1]=$false B=a[3] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:198$99
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[3] B[1]=_051_ B[2]=b[3] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:199$100
.subckt $shr A[0]=$true A[1]=$false B=a[4] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:200$101
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[4] B[1]=_052_ B[2]=b[4] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:201$102
.subckt $shr A[0]=$true A[1]=$false B=a[5] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:202$103
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[5] B[1]=_053_ B[2]=b[5] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:203$104
.subckt $shr A[0]=$true A[1]=$false B=a[6] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:204$105
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[6] B[1]=_054_ B[2]=b[6] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:205$106
.subckt $shr A[0]=$true A[1]=$false B=a[7] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:206$107
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[7] B[1]=_055_ B[2]=b[7] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:207$108
.subckt $shr A[0]=$true A[1]=$false B=a[8] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:208$109
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[8] B[1]=_056_ B[2]=b[8] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:209$110
.subckt $shr A[0]=$true A[1]=$false B=a[9] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:210$111
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[9] B[1]=_057_ B[2]=b[9] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:211$112
.subckt $shr A[0]=$true A[1]=$false B=a[10] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:212$113
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[10] B[1]=_058_ B[2]=b[10] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:213$114
.subckt $shr A[0]=$true A[1]=$false B=a[11] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:214$115
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[11] B[1]=_059_ B[2]=b[11] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:215$116
.subckt $shr A[0]=$true A[1]=$false B=a[12] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:216$117
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[12] B[1]=_060_ B[2]=b[12] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:217$118
.subckt $shr A[0]=$true A[1]=$false B=a[13] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:218$119
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[13] B[1]=_061_ B[2]=b[13] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:219$120
.subckt $shr A[0]=$true A[1]=$false B=a[14] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:220$121
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[14] B[1]=_062_ B[2]=b[14] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:221$122
.subckt $shr A[0]=$true A[1]=$false B=a[15] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:222$123
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[15] B[1]=_063_ B[2]=b[15] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:223$124
.subckt $shr A[0]=$true A[1]=$false B=a[16] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:224$125
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[16] B[1]=_064_ B[2]=b[16] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:225$126
.subckt $shr A[0]=$true A[1]=$false B=a[17] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:226$127
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[17] B[1]=_065_ B[2]=b[17] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:227$128
.subckt $shr A[0]=$true A[1]=$false B=a[18] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:228$129
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[18] B[1]=_066_ B[2]=b[18] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:229$130
.subckt $shr A[0]=$true A[1]=$false B=a[19] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:230$131
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[19] B[1]=_067_ B[2]=b[19] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:231$132
.subckt $shr A[0]=$true A[1]=$false B=a[20] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[1]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:232$133
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a[20] B[1]=_068_ B[2]=b[20] Y[0]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[0] Y[1]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[1] Y[2]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[2] Y[3]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[3] Y[4]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[4] Y[5]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[5] Y[6]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[6] Y[7]=$shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[7]
.cname $shr$./netlists/adder_64/verilog/adder_64.v:233$134
.subckt adder_carry cin=_070_[63] g=$false p=$false sumout=_000_
.cname _206_
.subckt adder_carry cin=_070_[0] cout=_070_[1] g=a[0] p=_071_[0] sumout=sum[0]
.cname _207_
.subckt adder_carry cin=_070_[10] cout=_070_[11] g=a[10] p=_071_[10] sumout=sum[10]
.cname _208_
.subckt adder_carry cin=_070_[11] cout=_070_[12] g=a[11] p=_071_[11] sumout=sum[11]
.cname _209_
.subckt adder_carry cin=_070_[12] cout=_070_[13] g=a[12] p=_071_[12] sumout=sum[12]
.cname _210_
.subckt adder_carry cin=_070_[13] cout=_070_[14] g=a[13] p=_071_[13] sumout=sum[13]
.cname _211_
.subckt adder_carry cin=_070_[14] cout=_070_[15] g=a[14] p=_071_[14] sumout=sum[14]
.cname _212_
.subckt adder_carry cin=_070_[15] cout=_070_[16] g=a[15] p=_071_[15] sumout=sum[15]
.cname _213_
.subckt adder_carry cin=_070_[16] cout=_070_[17] g=a[16] p=_071_[16] sumout=sum[16]
.cname _214_
.subckt adder_carry cin=_070_[17] cout=_070_[18] g=a[17] p=_071_[17] sumout=sum[17]
.cname _215_
.subckt adder_carry cin=_070_[18] cout=_070_[19] g=a[18] p=_071_[18] sumout=sum[18]
.cname _216_
.subckt adder_carry cin=_070_[19] cout=_070_[20] g=a[19] p=_071_[19] sumout=sum[19]
.cname _217_
.subckt adder_carry cin=_070_[1] cout=_070_[2] g=a[1] p=_071_[1] sumout=sum[1]
.cname _218_
.subckt adder_carry cin=_070_[20] cout=_070_[21] g=a[20] p=_071_[20] sumout=sum[20]
.cname _219_
.subckt adder_carry cin=_070_[21] cout=_070_[22] g=a[21] p=_071_[21] sumout=sum[21]
.cname _220_
.subckt adder_carry cin=_070_[22] cout=_070_[23] g=a[22] p=_071_[22] sumout=sum[22]
.cname _221_
.subckt adder_carry cin=_070_[23] cout=_070_[24] g=a[23] p=_071_[23] sumout=sum[23]
.cname _222_
.subckt adder_carry cin=_070_[24] cout=_070_[25] g=a[24] p=_071_[24] sumout=sum[24]
.cname _223_
.subckt adder_carry cin=_070_[25] cout=_070_[26] g=a[25] p=_071_[25] sumout=sum[25]
.cname _224_
.subckt adder_carry cin=_070_[26] cout=_070_[27] g=a[26] p=_071_[26] sumout=sum[26]
.cname _225_
.subckt adder_carry cin=_070_[27] cout=_070_[28] g=a[27] p=_071_[27] sumout=sum[27]
.cname _226_
.subckt adder_carry cin=_070_[28] cout=_070_[29] g=a[28] p=_071_[28] sumout=sum[28]
.cname _227_
.subckt adder_carry cin=_070_[29] cout=_070_[30] g=a[29] p=_071_[29] sumout=sum[29]
.cname _228_
.subckt adder_carry cin=_070_[2] cout=_070_[3] g=a[2] p=_071_[2] sumout=sum[2]
.cname _229_
.subckt adder_carry cin=_070_[30] cout=_070_[31] g=a[30] p=_071_[30] sumout=sum[30]
.cname _230_
.subckt adder_carry cin=_070_[31] cout=_070_[32] g=a[31] p=_071_[31] sumout=sum[31]
.cname _231_
.subckt adder_carry cin=_070_[32] cout=_070_[33] g=a[32] p=_071_[32] sumout=sum[32]
.cname _232_
.subckt adder_carry cin=_070_[33] cout=_070_[34] g=a[33] p=_071_[33] sumout=sum[33]
.cname _233_
.subckt adder_carry cin=_070_[34] cout=_070_[35] g=a[34] p=_071_[34] sumout=sum[34]
.cname _234_
.subckt adder_carry cin=_070_[35] cout=_070_[36] g=a[35] p=_071_[35] sumout=sum[35]
.cname _235_
.subckt adder_carry cin=_070_[36] cout=_070_[37] g=a[36] p=_071_[36] sumout=sum[36]
.cname _236_
.subckt adder_carry cin=_070_[37] cout=_070_[38] g=a[37] p=_071_[37] sumout=sum[37]
.cname _237_
.subckt adder_carry cin=_070_[38] cout=_070_[39] g=a[38] p=_071_[38] sumout=sum[38]
.cname _238_
.subckt adder_carry cin=_070_[39] cout=_070_[40] g=a[39] p=_071_[39] sumout=sum[39]
.cname _239_
.subckt adder_carry cin=_070_[3] cout=_070_[4] g=a[3] p=_071_[3] sumout=sum[3]
.cname _240_
.subckt adder_carry cin=_070_[40] cout=_070_[41] g=a[40] p=_071_[40] sumout=sum[40]
.cname _241_
.subckt adder_carry cin=_070_[41] cout=_070_[42] g=a[41] p=_071_[41] sumout=sum[41]
.cname _242_
.subckt adder_carry cin=_070_[42] cout=_070_[43] g=a[42] p=_071_[42] sumout=sum[42]
.cname _243_
.subckt adder_carry cin=_070_[43] cout=_070_[44] g=a[43] p=_071_[43] sumout=sum[43]
.cname _244_
.subckt adder_carry cin=_070_[44] cout=_070_[45] g=a[44] p=_071_[44] sumout=sum[44]
.cname _245_
.subckt adder_carry cin=_070_[45] cout=_070_[46] g=a[45] p=_071_[45] sumout=sum[45]
.cname _246_
.subckt adder_carry cin=_070_[46] cout=_070_[47] g=a[46] p=_071_[46] sumout=sum[46]
.cname _247_
.subckt adder_carry cin=_070_[47] cout=_070_[48] g=a[47] p=_071_[47] sumout=sum[47]
.cname _248_
.subckt adder_carry cin=_070_[48] cout=_070_[49] g=a[48] p=_071_[48] sumout=sum[48]
.cname _249_
.subckt adder_carry cin=_070_[49] cout=_070_[50] g=a[49] p=_071_[49] sumout=sum[49]
.cname _250_
.subckt adder_carry cin=_070_[4] cout=_070_[5] g=a[4] p=_071_[4] sumout=sum[4]
.cname _251_
.subckt adder_carry cin=_070_[50] cout=_070_[51] g=a[50] p=_071_[50] sumout=sum[50]
.cname _252_
.subckt adder_carry cin=_070_[51] cout=_070_[52] g=a[51] p=_071_[51] sumout=sum[51]
.cname _253_
.subckt adder_carry cin=_070_[52] cout=_070_[53] g=a[52] p=_071_[52] sumout=sum[52]
.cname _254_
.subckt adder_carry cin=_070_[53] cout=_070_[54] g=a[53] p=_071_[53] sumout=sum[53]
.cname _255_
.subckt adder_carry cin=_070_[54] cout=_070_[55] g=a[54] p=_071_[54] sumout=sum[54]
.cname _256_
.subckt adder_carry cin=_070_[55] cout=_070_[56] g=a[55] p=_071_[55] sumout=sum[55]
.cname _257_
.subckt adder_carry cin=_070_[56] cout=_070_[57] g=a[56] p=_071_[56] sumout=sum[56]
.cname _258_
.subckt adder_carry cin=_070_[57] cout=_070_[58] g=a[57] p=_071_[57] sumout=sum[57]
.cname _259_
.subckt adder_carry cin=_070_[58] cout=_070_[59] g=a[58] p=_071_[58] sumout=sum[58]
.cname _260_
.subckt adder_carry cin=_070_[59] cout=_070_[60] g=a[59] p=_071_[59] sumout=sum[59]
.cname _261_
.subckt adder_carry cin=_070_[5] cout=_070_[6] g=a[5] p=_071_[5] sumout=sum[5]
.cname _262_
.subckt adder_carry cin=_070_[60] cout=_070_[61] g=a[60] p=_071_[60] sumout=sum[60]
.cname _263_
.subckt adder_carry cin=_070_[61] cout=_070_[62] g=a[61] p=_071_[61] sumout=sum[61]
.cname _264_
.subckt adder_carry cin=_070_[62] cout=_070_[63] g=a[62] p=_071_[62] sumout=sum[62]
.cname _265_
.subckt adder_carry cin=_070_[6] cout=_070_[7] g=a[6] p=_071_[6] sumout=sum[6]
.cname _266_
.subckt adder_carry cin=_070_[7] cout=_070_[8] g=a[7] p=_071_[7] sumout=sum[7]
.cname _267_
.subckt adder_carry cin=_070_[8] cout=_070_[9] g=a[8] p=_071_[8] sumout=sum[8]
.cname _268_
.subckt adder_carry cin=_070_[9] cout=_070_[10] g=a[9] p=_071_[9] sumout=sum[9]
.cname _269_
.subckt adder_carry cout=_070_[0] g=cin p=$false
.cname _270_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:100$1_Y[0] _069_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:101$2_Y[0] _071_[21]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:102$3_Y[0] _004_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:103$4_Y[0] _071_[22]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:104$5_Y[0] _005_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:105$6_Y[0] _071_[23]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:106$7_Y[0] _006_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:107$8_Y[0] _071_[24]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:108$9_Y[0] _007_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:109$10_Y[0] _071_[25]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:110$11_Y[0] _008_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:111$12_Y[0] _071_[26]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:112$13_Y[0] _009_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:113$14_Y[0] _071_[27]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:114$15_Y[0] _010_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:115$16_Y[0] _071_[28]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:116$17_Y[0] _011_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:117$18_Y[0] _071_[29]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:118$19_Y[0] _012_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:119$20_Y[0] _071_[30]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:120$21_Y[0] _013_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:121$22_Y[0] _071_[31]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:122$23_Y[0] _014_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:123$24_Y[0] _071_[32]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:124$25_Y[0] _015_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:125$26_Y[0] _071_[33]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:126$27_Y[0] _016_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:127$28_Y[0] _071_[34]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:128$29_Y[0] _017_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:129$30_Y[0] _071_[35]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:130$31_Y[0] _018_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:131$32_Y[0] _071_[36]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:132$33_Y[0] _019_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:133$34_Y[0] _071_[37]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:134$35_Y[0] _020_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:135$36_Y[0] _071_[38]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:136$37_Y[0] _021_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:137$38_Y[0] _071_[39]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:138$39_Y[0] _022_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:139$40_Y[0] _071_[40]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:140$41_Y[0] _023_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:141$42_Y[0] _071_[41]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:142$43_Y[0] _024_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:143$44_Y[0] _071_[42]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:144$45_Y[0] _025_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:145$46_Y[0] _071_[43]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:146$47_Y[0] _026_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:147$48_Y[0] _071_[44]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:148$49_Y[0] _027_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:149$50_Y[0] _071_[45]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:150$51_Y[0] _028_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:151$52_Y[0] _071_[46]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:152$53_Y[0] _029_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:153$54_Y[0] _071_[47]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:154$55_Y[0] _030_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:155$56_Y[0] _071_[48]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:156$57_Y[0] _031_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:157$58_Y[0] _071_[49]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:158$59_Y[0] _032_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:159$60_Y[0] _071_[50]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:160$61_Y[0] _033_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:161$62_Y[0] _071_[51]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:162$63_Y[0] _034_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:163$64_Y[0] _071_[52]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:164$65_Y[0] _035_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:165$66_Y[0] _071_[53]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:166$67_Y[0] _036_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:167$68_Y[0] _071_[54]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:168$69_Y[0] _037_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:169$70_Y[0] _071_[55]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:170$71_Y[0] _038_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:171$72_Y[0] _071_[56]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:172$73_Y[0] _039_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:173$74_Y[0] _071_[57]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:174$75_Y[0] _040_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:175$76_Y[0] _071_[58]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:176$77_Y[0] _041_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:177$78_Y[0] _071_[59]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:178$79_Y[0] _042_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:179$80_Y[0] _071_[60]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:180$81_Y[0] _043_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:181$82_Y[0] _071_[61]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:182$83_Y[0] _044_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:183$84_Y[0] _071_[62]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:184$85_Y[0] _045_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:185$86_Y[0] _001_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:186$87_Y[0] _002_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:187$88_Y[0] _046_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:188$89_Y[0] _003_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:189$90_Y[0] _047_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:190$91_Y[0] cout
.conn $shr$./netlists/adder_64/verilog/adder_64.v:191$92_Y[0] sum[63]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:192$93_Y[0] _048_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:193$94_Y[0] _071_[0]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:194$95_Y[0] _049_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:195$96_Y[0] _071_[1]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:196$97_Y[0] _050_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:197$98_Y[0] _071_[2]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:198$99_Y[0] _051_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:199$100_Y[0] _071_[3]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:200$101_Y[0] _052_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:201$102_Y[0] _071_[4]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:202$103_Y[0] _053_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:203$104_Y[0] _071_[5]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:204$105_Y[0] _054_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:205$106_Y[0] _071_[6]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:206$107_Y[0] _055_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:207$108_Y[0] _071_[7]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:208$109_Y[0] _056_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:209$110_Y[0] _071_[8]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:210$111_Y[0] _057_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:211$112_Y[0] _071_[9]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:212$113_Y[0] _058_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:213$114_Y[0] _071_[10]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:214$115_Y[0] _059_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:215$116_Y[0] _071_[11]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:216$117_Y[0] _060_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:217$118_Y[0] _071_[12]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:218$119_Y[0] _061_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:219$120_Y[0] _071_[13]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:220$121_Y[0] _062_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:221$122_Y[0] _071_[14]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:222$123_Y[0] _063_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:223$124_Y[0] _071_[15]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:224$125_Y[0] _064_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:225$126_Y[0] _071_[16]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:226$127_Y[0] _065_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:227$128_Y[0] _071_[17]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:228$129_Y[0] _066_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:229$130_Y[0] _071_[18]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:230$131_Y[0] _067_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:231$132_Y[0] _071_[19]
.conn $shr$./netlists/adder_64/verilog/adder_64.v:232$133_Y[0] _068_
.conn $shr$./netlists/adder_64/verilog/adder_64.v:233$134_Y[0] _071_[20]
.conn cout _070_[64]
.conn $false _070_[65]
.conn $false _071_[64]
.end

.model and2
.inputs a b
.outputs c
.names $false
.names $true
1
.names $undef
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=a B[2]=b Y[0]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[0] Y[1]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[1] Y[2]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[2] Y[3]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[3] Y[4]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[4] Y[5]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[5] Y[6]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[6] Y[7]=$shr$./netlists/and2/verilog/and2.v:15$397_Y[7]
.cname $shr$./netlists/and2/verilog/and2.v:15$397
.conn $shr$./netlists/and2/verilog/and2.v:15$397_Y[0] c
.end

.model and2_latch
.inputs a b clk
.outputs c d
.names $false
.names $true
1
.names $undef
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=a B[2]=b Y[0]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[0] Y[1]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[1] Y[2]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[2] Y[3]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[3] Y[4]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[4] Y[5]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[5] Y[6]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[6] Y[7]=$shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[7]
.cname $shr$./netlists/and2_latch/verilog/and2_latch.v:31$398
.subckt dffsre C=clk D=c E=$true Q=d R=$true S=$true
.cname _0_
.conn $shr$./netlists/and2_latch/verilog/and2_latch.v:31$398_Y[0] c
.end

.model and2_or2
.inputs a b
.outputs c d
.names $false
.names $true
1
.names $undef
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a B[1]=$true B[2]=b Y[0]=$shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[0] Y[1]=$shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[1] Y[2]=$shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[2] Y[3]=$shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[3] Y[4]=$shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[4] Y[5]=$shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[5] Y[6]=$shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[6] Y[7]=$shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[7]
.cname $shr$./netlists/and2_or2/verilog/and2_or2.v:18$399
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=a B[2]=b Y[0]=$shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[0] Y[1]=$shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[1] Y[2]=$shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[2] Y[3]=$shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[3] Y[4]=$shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[4] Y[5]=$shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[5] Y[6]=$shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[6] Y[7]=$shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[7]
.cname $shr$./netlists/and2_or2/verilog/and2_or2.v:19$400
.conn $shr$./netlists/and2_or2/verilog/and2_or2.v:18$399_Y[0] d
.conn $shr$./netlists/and2_or2/verilog/and2_or2.v:19$400_Y[0] c
.end

.model full_adder
.inputs a b cin
.outputs sum cout
.names $false
.names $true
1
.names $undef
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=a B[1]=$true B[2]=b Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[1] Y[2]=$shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[2] Y[3]=$shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[3] Y[4]=$shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[4] Y[5]=$shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[5] Y[6]=$shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[6] Y[7]=$shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[7]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:29$401
.subckt $shr A[0]=$true A[1]=$false B=a Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:30$402_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:30$402_Y[1]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:30$402
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_05_ B[2]=b Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[1] Y[2]=$shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[2] Y[3]=$shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[3] Y[4]=$shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[4] Y[5]=$shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[5] Y[6]=$shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[6] Y[7]=$shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[7]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:31$403
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=cin B[1]=$true B[2]=_02_ Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[1] Y[2]=$shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[2] Y[3]=$shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[3] Y[4]=$shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[4] Y[5]=$shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[5] Y[6]=$shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[6] Y[7]=$shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[7]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:32$404
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=cin B[1]=_04_ B[2]=_01_ Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[1] Y[2]=$shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[2] Y[3]=$shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[3] Y[4]=$shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[4] Y[5]=$shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[5] Y[6]=$shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[6] Y[7]=$shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[7]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:33$405
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$false B[1]=_03_ B[2]=_00_ Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[1] Y[2]=$shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[2] Y[3]=$shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[3] Y[4]=$shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[4] Y[5]=$shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[5] Y[6]=$shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[6] Y[7]=$shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[7]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:34$406
.subckt $shr A[0]=$true A[1]=$false B=_01_ Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:35$407_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:35$407_Y[1]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:35$407
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_07_ B[2]=_02_ Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[1] Y[2]=$shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[2] Y[3]=$shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[3] Y[4]=$shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[4] Y[5]=$shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[5] Y[6]=$shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[6] Y[7]=$shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[7]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:36$408
.subckt $shr A[0]=$false A[1]=$true A[2]=$false A[3]=$true A[4]=$false A[5]=$false A[6]=$true A[7]=$true B[0]=$true B[1]=_06_ B[2]=_04_ Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[1] Y[2]=$shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[2] Y[3]=$shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[3] Y[4]=$shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[4] Y[5]=$shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[5] Y[6]=$shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[6] Y[7]=$shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[7]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:37$409
.subckt $shr A[0]=$true A[1]=$false B=cin Y[0]=$shr$./netlists/full_adder/verilog/full_adder.v:38$410_Y[0] Y[1]=$shr$./netlists/full_adder/verilog/full_adder.v:38$410_Y[1]
.cname $shr$./netlists/full_adder/verilog/full_adder.v:38$410
.conn $shr$./netlists/full_adder/verilog/full_adder.v:29$401_Y[0] _02_
.conn $shr$./netlists/full_adder/verilog/full_adder.v:30$402_Y[0] _05_
.conn $shr$./netlists/full_adder/verilog/full_adder.v:31$403_Y[0] _01_
.conn $shr$./netlists/full_adder/verilog/full_adder.v:32$404_Y[0] _03_
.conn $shr$./netlists/full_adder/verilog/full_adder.v:33$405_Y[0] _00_
.conn $shr$./netlists/full_adder/verilog/full_adder.v:34$406_Y[0] sum
.conn $shr$./netlists/full_adder/verilog/full_adder.v:35$407_Y[0] _06_
.conn $shr$./netlists/full_adder/verilog/full_adder.v:36$408_Y[0] _04_
.conn $shr$./netlists/full_adder/verilog/full_adder.v:37$409_Y[0] cout
.conn $shr$./netlists/full_adder/verilog/full_adder.v:38$410_Y[0] _07_
.end
