# Sun Dec 05 15:41:48 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\16 wlcsp - blinker\blinker.vhd":54:3:54:4|User-specified initial value defined for instance counter_3[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\16 wlcsp - blinker\blinker.vhd":41:3:41:4|User-specified initial value defined for instance counter_2[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\16 wlcsp - blinker\blinker.vhd":28:3:28:4|User-specified initial value defined for instance counter_1[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\16 wlcsp - blinker\blinker.vhd":41:3:41:4|User-specified initial value defined for instance clk_1Khz is being ignored. 
@W: FX1039 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\16 wlcsp - blinker\blinker.vhd":28:3:28:4|User-specified initial value defined for instance clk_1MHz is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.10ns		 141 /        99
   2		0h:00m:00s		    -2.10ns		 141 /        99

   3		0h:00m:00s		    -2.10ns		 141 /        99

   4		0h:00m:00s		    -2.10ns		 141 /        99
@N: FX1016 :"c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\16 wlcsp - blinker\blinker.vhd":9:2:9:10|SB_GB_IO inserted on the port CLK_27mhz.
@N: FX1017 :|SB_GB inserted on the net clk_1Khz_cnv_0.
@N: FX1017 :|SB_GB inserted on the net N_67.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT611 :|Automatically generated clock counter|clk_1MHz_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock counter|clk_1Khz_derived_clock has lost its master clock counter|clk_1MHz_derived_clock and is being removed
@N: MT611 :|Automatically generated clock counter|clk_1Khz_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 99 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
66 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance
--------------------------------------------------------------------------------------------
@K:CKID0001       CLK_27mhz_ibuf_gb_io     SB_GB_IO               99         counter_2[10]  
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\synwork\Blinker_SWG16TR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\Tensor_I22\test\Blinker_SWG16TR\Blinker_SWG16TR_Implmnt\Blinker_SWG16TR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock counter|CLK_27mhz with period 8.77ns. Please declare a user-defined clock on object "p:CLK_27mhz"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Dec 05 15:41:48 2021
#


Top view:               counter
Requested Frequency:    114.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.548

                      Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock        Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------
counter|CLK_27mhz     114.0 MHz     96.9 MHz      8.774         10.323        -1.548     inferred     Autoconstr_clkgroup_0
===========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------
counter|CLK_27mhz  counter|CLK_27mhz  |  8.774       -1.548  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: counter|CLK_27mhz
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                   Arrival           
Instance         Reference             Type        Pin     Net              Time        Slack 
                 Clock                                                                        
----------------------------------------------------------------------------------------------
counter_1[1]     counter|CLK_27mhz     SB_DFF      Q       counter_1[1]     0.796       -1.548
counter_2[1]     counter|CLK_27mhz     SB_DFFE     Q       counter_2[1]     0.796       -1.548
counter_3[1]     counter|CLK_27mhz     SB_DFFE     Q       counter_3[1]     0.796       -1.548
counter_1[0]     counter|CLK_27mhz     SB_DFF      Q       counter_1[0]     0.796       -1.440
counter_2[0]     counter|CLK_27mhz     SB_DFFE     Q       counter_2[0]     0.796       -1.355
counter_3[0]     counter|CLK_27mhz     SB_DFFE     Q       counter_3[0]     0.796       -1.355
counter_1[2]     counter|CLK_27mhz     SB_DFF      Q       counter_1[2]     0.796       -1.348
counter_2[2]     counter|CLK_27mhz     SB_DFFE     Q       counter_2[2]     0.796       -1.348
counter_3[2]     counter|CLK_27mhz     SB_DFFE     Q       counter_3[2]     0.796       -1.348
counter_1[3]     counter|CLK_27mhz     SB_DFF      Q       counter_1[3]     0.796       -1.244
==============================================================================================


Ending Points with Worst Slack
******************************

                  Starting                                                     Required           
Instance          Reference             Type        Pin     Net                Time         Slack 
                  Clock                                                                           
--------------------------------------------------------------------------------------------------
counter_1[31]     counter|CLK_27mhz     SB_DFF      D       counter_1_1[1]     8.619        -1.548
counter_2[31]     counter|CLK_27mhz     SB_DFFE     D       counter_2_1[1]     8.619        -1.548
counter_3[31]     counter|CLK_27mhz     SB_DFFE     D       counter_3_1[1]     8.619        -1.548
clk_2Hz           counter|CLK_27mhz     SB_DFF      D       clk_2Hz_0          8.619        -1.440
counter_1[30]     counter|CLK_27mhz     SB_DFF      D       counter_1_1[2]     8.619        -1.348
counter_2[30]     counter|CLK_27mhz     SB_DFFE     D       counter_2_1[2]     8.619        -1.348
counter_3[30]     counter|CLK_27mhz     SB_DFFE     D       counter_3_1[2]     8.619        -1.348
counter_1[29]     counter|CLK_27mhz     SB_DFF      D       counter_1_1[3]     8.619        -1.148
counter_2[29]     counter|CLK_27mhz     SB_DFFE     D       counter_2_1[3]     8.619        -1.148
counter_3[29]     counter|CLK_27mhz     SB_DFFE     D       counter_3_1[3]     8.619        -1.148
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.548

    Number of logic level(s):                31
    Starting point:                          counter_1[1] / Q
    Ending point:                            counter_1[31] / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter_1[1]             SB_DFF       Q        Out     0.796     0.796       -         
counter_1[1]             Net          -        -       0.834     -           3         
counter_1_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter_1_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
counter_1_1_cry_1        Net          -        -       0.014     -           2         
counter_1_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter_1_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
counter_1_1_cry_2        Net          -        -       0.014     -           2         
counter_1_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter_1_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
counter_1_1_cry_3        Net          -        -       0.014     -           2         
counter_1_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter_1_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
counter_1_1_cry_4        Net          -        -       0.014     -           2         
counter_1_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter_1_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
counter_1_1_cry_5        Net          -        -       0.014     -           2         
counter_1_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter_1_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
counter_1_1_cry_6        Net          -        -       0.014     -           2         
counter_1_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter_1_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
counter_1_1_cry_7        Net          -        -       0.014     -           2         
counter_1_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter_1_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
counter_1_1_cry_8        Net          -        -       0.014     -           2         
counter_1_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter_1_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
counter_1_1_cry_9        Net          -        -       0.014     -           2         
counter_1_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter_1_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
counter_1_1_cry_10       Net          -        -       0.014     -           2         
counter_1_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter_1_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
counter_1_1_cry_11       Net          -        -       0.014     -           2         
counter_1_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter_1_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
counter_1_1_cry_12       Net          -        -       0.014     -           2         
counter_1_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter_1_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
counter_1_1_cry_13       Net          -        -       0.014     -           2         
counter_1_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter_1_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
counter_1_1_cry_14       Net          -        -       0.014     -           2         
counter_1_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter_1_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
counter_1_1_cry_15       Net          -        -       0.014     -           2         
counter_1_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter_1_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
counter_1_1_cry_16       Net          -        -       0.014     -           2         
counter_1_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter_1_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
counter_1_1_cry_17       Net          -        -       0.014     -           2         
counter_1_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter_1_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
counter_1_1_cry_18       Net          -        -       0.014     -           2         
counter_1_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter_1_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
counter_1_1_cry_19       Net          -        -       0.014     -           2         
counter_1_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter_1_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
counter_1_1_cry_20       Net          -        -       0.014     -           2         
counter_1_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter_1_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
counter_1_1_cry_21       Net          -        -       0.014     -           2         
counter_1_1_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter_1_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
counter_1_1_cry_22       Net          -        -       0.014     -           2         
counter_1_1_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter_1_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
counter_1_1_cry_23       Net          -        -       0.014     -           2         
counter_1_1_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter_1_1_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
counter_1_1_cry_24       Net          -        -       0.014     -           2         
counter_1_1_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter_1_1_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
counter_1_1_cry_25       Net          -        -       0.014     -           2         
counter_1_1_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter_1_1_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
counter_1_1_cry_26       Net          -        -       0.014     -           2         
counter_1_1_cry_27_c     SB_CARRY     CI       In      -         7.023       -         
counter_1_1_cry_27_c     SB_CARRY     CO       Out     0.186     7.209       -         
counter_1_1_cry_27       Net          -        -       0.014     -           2         
counter_1_1_cry_28_c     SB_CARRY     CI       In      -         7.223       -         
counter_1_1_cry_28_c     SB_CARRY     CO       Out     0.186     7.409       -         
counter_1_1_cry_28       Net          -        -       0.014     -           2         
counter_1_1_cry_29_c     SB_CARRY     CI       In      -         7.423       -         
counter_1_1_cry_29_c     SB_CARRY     CO       Out     0.186     7.609       -         
counter_1_1_cry_29       Net          -        -       0.014     -           2         
counter_1_1_cry_30_c     SB_CARRY     CI       In      -         7.623       -         
counter_1_1_cry_30_c     SB_CARRY     CO       Out     0.186     7.809       -         
counter_1_1_cry_30       Net          -        -       0.386     -           1         
counter_1_RNO[31]        SB_LUT4      I3       In      -         8.195       -         
counter_1_RNO[31]        SB_LUT4      O        Out     0.465     8.661       -         
counter_1_1[1]           Net          -        -       1.507     -           1         
counter_1[31]            SB_DFF       D        In      -         10.168      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.323 is 7.189(69.6%) logic and 3.133(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.548

    Number of logic level(s):                31
    Starting point:                          counter_2[1] / Q
    Ending point:                            counter_2[31] / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter_2[1]             SB_DFFE      Q        Out     0.796     0.796       -         
counter_2[1]             Net          -        -       0.834     -           3         
counter_2_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter_2_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
counter_2_1_cry_1        Net          -        -       0.014     -           2         
counter_2_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter_2_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
counter_2_1_cry_2        Net          -        -       0.014     -           2         
counter_2_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter_2_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
counter_2_1_cry_3        Net          -        -       0.014     -           2         
counter_2_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter_2_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
counter_2_1_cry_4        Net          -        -       0.014     -           2         
counter_2_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter_2_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
counter_2_1_cry_5        Net          -        -       0.014     -           2         
counter_2_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter_2_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
counter_2_1_cry_6        Net          -        -       0.014     -           2         
counter_2_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter_2_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
counter_2_1_cry_7        Net          -        -       0.014     -           2         
counter_2_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter_2_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
counter_2_1_cry_8        Net          -        -       0.014     -           2         
counter_2_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter_2_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
counter_2_1_cry_9        Net          -        -       0.014     -           2         
counter_2_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter_2_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
counter_2_1_cry_10       Net          -        -       0.014     -           2         
counter_2_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter_2_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
counter_2_1_cry_11       Net          -        -       0.014     -           2         
counter_2_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter_2_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
counter_2_1_cry_12       Net          -        -       0.014     -           2         
counter_2_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter_2_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
counter_2_1_cry_13       Net          -        -       0.014     -           2         
counter_2_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter_2_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
counter_2_1_cry_14       Net          -        -       0.014     -           2         
counter_2_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter_2_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
counter_2_1_cry_15       Net          -        -       0.014     -           2         
counter_2_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter_2_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
counter_2_1_cry_16       Net          -        -       0.014     -           2         
counter_2_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter_2_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
counter_2_1_cry_17       Net          -        -       0.014     -           2         
counter_2_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter_2_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
counter_2_1_cry_18       Net          -        -       0.014     -           2         
counter_2_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter_2_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
counter_2_1_cry_19       Net          -        -       0.014     -           2         
counter_2_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter_2_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
counter_2_1_cry_20       Net          -        -       0.014     -           2         
counter_2_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter_2_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
counter_2_1_cry_21       Net          -        -       0.014     -           2         
counter_2_1_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter_2_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
counter_2_1_cry_22       Net          -        -       0.014     -           2         
counter_2_1_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter_2_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
counter_2_1_cry_23       Net          -        -       0.014     -           2         
counter_2_1_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter_2_1_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
counter_2_1_cry_24       Net          -        -       0.014     -           2         
counter_2_1_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter_2_1_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
counter_2_1_cry_25       Net          -        -       0.014     -           2         
counter_2_1_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter_2_1_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
counter_2_1_cry_26       Net          -        -       0.014     -           2         
counter_2_1_cry_27_c     SB_CARRY     CI       In      -         7.023       -         
counter_2_1_cry_27_c     SB_CARRY     CO       Out     0.186     7.209       -         
counter_2_1_cry_27       Net          -        -       0.014     -           2         
counter_2_1_cry_28_c     SB_CARRY     CI       In      -         7.223       -         
counter_2_1_cry_28_c     SB_CARRY     CO       Out     0.186     7.409       -         
counter_2_1_cry_28       Net          -        -       0.014     -           2         
counter_2_1_cry_29_c     SB_CARRY     CI       In      -         7.423       -         
counter_2_1_cry_29_c     SB_CARRY     CO       Out     0.186     7.609       -         
counter_2_1_cry_29       Net          -        -       0.014     -           2         
counter_2_1_cry_30_c     SB_CARRY     CI       In      -         7.623       -         
counter_2_1_cry_30_c     SB_CARRY     CO       Out     0.186     7.809       -         
counter_2_1_cry_30       Net          -        -       0.386     -           1         
counter_2_RNO[31]        SB_LUT4      I3       In      -         8.195       -         
counter_2_RNO[31]        SB_LUT4      O        Out     0.465     8.661       -         
counter_2_1[1]           Net          -        -       1.507     -           1         
counter_2[31]            SB_DFFE      D        In      -         10.168      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.323 is 7.189(69.6%) logic and 3.133(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.548

    Number of logic level(s):                31
    Starting point:                          counter_3[1] / Q
    Ending point:                            counter_3[31] / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter_3[1]             SB_DFFE      Q        Out     0.796     0.796       -         
counter_3[1]             Net          -        -       0.834     -           3         
counter_3_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
counter_3_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
counter_3_1_cry_1        Net          -        -       0.014     -           2         
counter_3_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
counter_3_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
counter_3_1_cry_2        Net          -        -       0.014     -           2         
counter_3_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
counter_3_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
counter_3_1_cry_3        Net          -        -       0.014     -           2         
counter_3_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
counter_3_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
counter_3_1_cry_4        Net          -        -       0.014     -           2         
counter_3_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
counter_3_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
counter_3_1_cry_5        Net          -        -       0.014     -           2         
counter_3_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
counter_3_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
counter_3_1_cry_6        Net          -        -       0.014     -           2         
counter_3_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
counter_3_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
counter_3_1_cry_7        Net          -        -       0.014     -           2         
counter_3_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
counter_3_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
counter_3_1_cry_8        Net          -        -       0.014     -           2         
counter_3_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
counter_3_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
counter_3_1_cry_9        Net          -        -       0.014     -           2         
counter_3_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
counter_3_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
counter_3_1_cry_10       Net          -        -       0.014     -           2         
counter_3_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
counter_3_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
counter_3_1_cry_11       Net          -        -       0.014     -           2         
counter_3_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
counter_3_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
counter_3_1_cry_12       Net          -        -       0.014     -           2         
counter_3_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
counter_3_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
counter_3_1_cry_13       Net          -        -       0.014     -           2         
counter_3_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
counter_3_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
counter_3_1_cry_14       Net          -        -       0.014     -           2         
counter_3_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
counter_3_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
counter_3_1_cry_15       Net          -        -       0.014     -           2         
counter_3_1_cry_16_c     SB_CARRY     CI       In      -         4.823       -         
counter_3_1_cry_16_c     SB_CARRY     CO       Out     0.186     5.009       -         
counter_3_1_cry_16       Net          -        -       0.014     -           2         
counter_3_1_cry_17_c     SB_CARRY     CI       In      -         5.023       -         
counter_3_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.209       -         
counter_3_1_cry_17       Net          -        -       0.014     -           2         
counter_3_1_cry_18_c     SB_CARRY     CI       In      -         5.223       -         
counter_3_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.409       -         
counter_3_1_cry_18       Net          -        -       0.014     -           2         
counter_3_1_cry_19_c     SB_CARRY     CI       In      -         5.423       -         
counter_3_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.609       -         
counter_3_1_cry_19       Net          -        -       0.014     -           2         
counter_3_1_cry_20_c     SB_CARRY     CI       In      -         5.623       -         
counter_3_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.809       -         
counter_3_1_cry_20       Net          -        -       0.014     -           2         
counter_3_1_cry_21_c     SB_CARRY     CI       In      -         5.823       -         
counter_3_1_cry_21_c     SB_CARRY     CO       Out     0.186     6.009       -         
counter_3_1_cry_21       Net          -        -       0.014     -           2         
counter_3_1_cry_22_c     SB_CARRY     CI       In      -         6.023       -         
counter_3_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.209       -         
counter_3_1_cry_22       Net          -        -       0.014     -           2         
counter_3_1_cry_23_c     SB_CARRY     CI       In      -         6.223       -         
counter_3_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.409       -         
counter_3_1_cry_23       Net          -        -       0.014     -           2         
counter_3_1_cry_24_c     SB_CARRY     CI       In      -         6.423       -         
counter_3_1_cry_24_c     SB_CARRY     CO       Out     0.186     6.609       -         
counter_3_1_cry_24       Net          -        -       0.014     -           2         
counter_3_1_cry_25_c     SB_CARRY     CI       In      -         6.623       -         
counter_3_1_cry_25_c     SB_CARRY     CO       Out     0.186     6.809       -         
counter_3_1_cry_25       Net          -        -       0.014     -           2         
counter_3_1_cry_26_c     SB_CARRY     CI       In      -         6.823       -         
counter_3_1_cry_26_c     SB_CARRY     CO       Out     0.186     7.009       -         
counter_3_1_cry_26       Net          -        -       0.014     -           2         
counter_3_1_cry_27_c     SB_CARRY     CI       In      -         7.023       -         
counter_3_1_cry_27_c     SB_CARRY     CO       Out     0.186     7.209       -         
counter_3_1_cry_27       Net          -        -       0.014     -           2         
counter_3_1_cry_28_c     SB_CARRY     CI       In      -         7.223       -         
counter_3_1_cry_28_c     SB_CARRY     CO       Out     0.186     7.409       -         
counter_3_1_cry_28       Net          -        -       0.014     -           2         
counter_3_1_cry_29_c     SB_CARRY     CI       In      -         7.423       -         
counter_3_1_cry_29_c     SB_CARRY     CO       Out     0.186     7.609       -         
counter_3_1_cry_29       Net          -        -       0.014     -           2         
counter_3_1_cry_30_c     SB_CARRY     CI       In      -         7.623       -         
counter_3_1_cry_30_c     SB_CARRY     CO       Out     0.186     7.809       -         
counter_3_1_cry_30       Net          -        -       0.386     -           1         
counter_3_RNO[31]        SB_LUT4      I3       In      -         8.195       -         
counter_3_RNO[31]        SB_LUT4      O        Out     0.465     8.661       -         
counter_3_1[1]           Net          -        -       1.507     -           1         
counter_3[31]            SB_DFFE      D        In      -         10.168      -         
=======================================================================================
Total path delay (propagation time + setup) of 10.323 is 7.189(69.6%) logic and 3.133(30.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      10.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.440

    Number of logic level(s):                11
    Starting point:                          counter_1[0] / Q
    Ending point:                            clk_2Hz / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
counter_1[0]              SB_DFF       Q        Out     0.796     0.796       -         
counter_1[0]              Net          -        -       1.599     -           4         
un4_counter_1_0_c_RNO     SB_LUT4      I0       In      -         2.395       -         
un4_counter_1_0_c_RNO     SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_1_0_and       Net          -        -       0.905     -           1         
un4_counter_1_0_c         SB_CARRY     I0       In      -         3.961       -         
un4_counter_1_0_c         SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_1_0           Net          -        -       0.014     -           1         
un4_counter_1_1_c         SB_CARRY     CI       In      -         4.355       -         
un4_counter_1_1_c         SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1_1           Net          -        -       0.014     -           1         
un4_counter_1_2_c         SB_CARRY     CI       In      -         4.555       -         
un4_counter_1_2_c         SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_1_2           Net          -        -       0.014     -           1         
un4_counter_1_3_c         SB_CARRY     CI       In      -         4.755       -         
un4_counter_1_3_c         SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_1_3           Net          -        -       0.014     -           1         
un4_counter_1_4_c         SB_CARRY     CI       In      -         4.955       -         
un4_counter_1_4_c         SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_1_4           Net          -        -       0.014     -           1         
un4_counter_1_5_c         SB_CARRY     CI       In      -         5.155       -         
un4_counter_1_5_c         SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_1_5           Net          -        -       0.014     -           1         
un4_counter_1_6_c         SB_CARRY     CI       In      -         5.355       -         
un4_counter_1_6_c         SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_1_6           Net          -        -       0.014     -           1         
un4_counter_1_7_c         SB_CARRY     CI       In      -         5.555       -         
un4_counter_1_7_c         SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_1_7           Net          -        -       0.386     -           9         
clk_2Hz_RNO_0             SB_LUT4      I3       In      -         6.127       -         
clk_2Hz_RNO_0             SB_LUT4      O        Out     0.465     6.592       -         
clk_2Hz_cnv_m3_e_1        Net          -        -       1.371     -           1         
clk_2Hz_RNO               SB_LUT4      I1       In      -         7.963       -         
clk_2Hz_RNO               SB_LUT4      O        Out     0.589     8.552       -         
clk_2Hz_0                 Net          -        -       1.507     -           1         
clk_2Hz                   SB_DFF       D        In      -         10.059      -         
========================================================================================
Total path delay (propagation time + setup) of 10.214 is 4.348(42.6%) logic and 5.866(57.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.774
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.619

    - Propagation time:                      9.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.355

    Number of logic level(s):                31
    Starting point:                          counter_2[0] / Q
    Ending point:                            counter_2[31] / D
    The start point is clocked by            counter|CLK_27mhz [rising] on pin C
    The end   point is clocked by            counter|CLK_27mhz [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
counter_2[0]             SB_DFFE      Q        Out     0.796     0.796       -         
counter_2[0]             Net          -        -       0.834     -           4         
counter_2_1_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
counter_2_1_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
counter_2_1_cry_1        Net          -        -       0.014     -           2         
counter_2_1_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
counter_2_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
counter_2_1_cry_2        Net          -        -       0.014     -           2         
counter_2_1_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
counter_2_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
counter_2_1_cry_3        Net          -        -       0.014     -           2         
counter_2_1_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
counter_2_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
counter_2_1_cry_4        Net          -        -       0.014     -           2         
counter_2_1_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
counter_2_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
counter_2_1_cry_5        Net          -        -       0.014     -           2         
counter_2_1_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
counter_2_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
counter_2_1_cry_6        Net          -        -       0.014     -           2         
counter_2_1_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
counter_2_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
counter_2_1_cry_7        Net          -        -       0.014     -           2         
counter_2_1_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
counter_2_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
counter_2_1_cry_8        Net          -        -       0.014     -           2         
counter_2_1_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
counter_2_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
counter_2_1_cry_9        Net          -        -       0.014     -           2         
counter_2_1_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
counter_2_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
counter_2_1_cry_10       Net          -        -       0.014     -           2         
counter_2_1_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
counter_2_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
counter_2_1_cry_11       Net          -        -       0.014     -           2         
counter_2_1_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
counter_2_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
counter_2_1_cry_12       Net          -        -       0.014     -           2         
counter_2_1_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
counter_2_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
counter_2_1_cry_13       Net          -        -       0.014     -           2         
counter_2_1_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
counter_2_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
counter_2_1_cry_14       Net          -        -       0.014     -           2         
counter_2_1_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
counter_2_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
counter_2_1_cry_15       Net          -        -       0.014     -           2         
counter_2_1_cry_16_c     SB_CARRY     CI       In      -         4.630       -         
counter_2_1_cry_16_c     SB_CARRY     CO       Out     0.186     4.816       -         
counter_2_1_cry_16       Net          -        -       0.014     -           2         
counter_2_1_cry_17_c     SB_CARRY     CI       In      -         4.830       -         
counter_2_1_cry_17_c     SB_CARRY     CO       Out     0.186     5.016       -         
counter_2_1_cry_17       Net          -        -       0.014     -           2         
counter_2_1_cry_18_c     SB_CARRY     CI       In      -         5.030       -         
counter_2_1_cry_18_c     SB_CARRY     CO       Out     0.186     5.216       -         
counter_2_1_cry_18       Net          -        -       0.014     -           2         
counter_2_1_cry_19_c     SB_CARRY     CI       In      -         5.230       -         
counter_2_1_cry_19_c     SB_CARRY     CO       Out     0.186     5.416       -         
counter_2_1_cry_19       Net          -        -       0.014     -           2         
counter_2_1_cry_20_c     SB_CARRY     CI       In      -         5.430       -         
counter_2_1_cry_20_c     SB_CARRY     CO       Out     0.186     5.616       -         
counter_2_1_cry_20       Net          -        -       0.014     -           2         
counter_2_1_cry_21_c     SB_CARRY     CI       In      -         5.630       -         
counter_2_1_cry_21_c     SB_CARRY     CO       Out     0.186     5.816       -         
counter_2_1_cry_21       Net          -        -       0.014     -           2         
counter_2_1_cry_22_c     SB_CARRY     CI       In      -         5.830       -         
counter_2_1_cry_22_c     SB_CARRY     CO       Out     0.186     6.016       -         
counter_2_1_cry_22       Net          -        -       0.014     -           2         
counter_2_1_cry_23_c     SB_CARRY     CI       In      -         6.030       -         
counter_2_1_cry_23_c     SB_CARRY     CO       Out     0.186     6.216       -         
counter_2_1_cry_23       Net          -        -       0.014     -           2         
counter_2_1_cry_24_c     SB_CARRY     CI       In      -         6.230       -         
counter_2_1_cry_24_c     SB_CARRY     CO       Out     0.186     6.416       -         
counter_2_1_cry_24       Net          -        -       0.014     -           2         
counter_2_1_cry_25_c     SB_CARRY     CI       In      -         6.430       -         
counter_2_1_cry_25_c     SB_CARRY     CO       Out     0.186     6.616       -         
counter_2_1_cry_25       Net          -        -       0.014     -           2         
counter_2_1_cry_26_c     SB_CARRY     CI       In      -         6.630       -         
counter_2_1_cry_26_c     SB_CARRY     CO       Out     0.186     6.816       -         
counter_2_1_cry_26       Net          -        -       0.014     -           2         
counter_2_1_cry_27_c     SB_CARRY     CI       In      -         6.830       -         
counter_2_1_cry_27_c     SB_CARRY     CO       Out     0.186     7.016       -         
counter_2_1_cry_27       Net          -        -       0.014     -           2         
counter_2_1_cry_28_c     SB_CARRY     CI       In      -         7.030       -         
counter_2_1_cry_28_c     SB_CARRY     CO       Out     0.186     7.216       -         
counter_2_1_cry_28       Net          -        -       0.014     -           2         
counter_2_1_cry_29_c     SB_CARRY     CI       In      -         7.230       -         
counter_2_1_cry_29_c     SB_CARRY     CO       Out     0.186     7.416       -         
counter_2_1_cry_29       Net          -        -       0.014     -           2         
counter_2_1_cry_30_c     SB_CARRY     CI       In      -         7.430       -         
counter_2_1_cry_30_c     SB_CARRY     CO       Out     0.186     7.616       -         
counter_2_1_cry_30       Net          -        -       0.386     -           1         
counter_2_RNO[31]        SB_LUT4      I3       In      -         8.002       -         
counter_2_RNO[31]        SB_LUT4      O        Out     0.465     8.467       -         
counter_2_1[1]           Net          -        -       1.507     -           1         
counter_2[31]            SB_DFFE      D        In      -         9.974       -         
=======================================================================================
Total path delay (propagation time + setup) of 10.129 is 6.996(69.1%) logic and 3.133(30.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for counter 

Mapping to part: ice40lp1kswg16tr
Cell usage:
SB_CARRY        114 uses
SB_DFF          35 uses
SB_DFFE         64 uses
SB_GB           2 uses
SB_LUT4         126 uses

I/O ports: 2
I/O primitives: 2
SB_GB_IO       1 use
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   99 (7%)
Total load per clock:
   counter|CLK_27mhz: 1

@S |Mapping Summary:
Total  LUTs: 126 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 126 = 126 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Dec 05 15:41:48 2021

###########################################################]
