// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mul_32scud.h"
#include "matmul_hw_urem_6ndEe.h"
#include "matmul_hw_b_copy_0.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<6> > ap_var_for_const1;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_b_copy_0* b_copy_0_U;
    matmul_hw_b_copy_0* b_copy_1_U;
    matmul_hw_b_copy_0* b_copy_2_U;
    matmul_hw_b_copy_0* b_copy_3_U;
    matmul_hw_b_copy_0* b_copy_4_U;
    matmul_hw_b_copy_0* b_copy_5_U;
    matmul_hw_b_copy_0* b_copy_6_U;
    matmul_hw_b_copy_0* b_copy_7_U;
    matmul_hw_b_copy_0* b_copy_8_U;
    matmul_hw_b_copy_0* b_copy_9_U;
    matmul_hw_b_copy_0* b_copy_10_U;
    matmul_hw_b_copy_0* b_copy_11_U;
    matmul_hw_b_copy_0* b_copy_12_U;
    matmul_hw_b_copy_0* b_copy_13_U;
    matmul_hw_b_copy_0* b_copy_14_U;
    matmul_hw_b_copy_0* b_copy_15_U;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U1;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U2;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U3;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U4;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U5;
    matmul_hw_urem_6ndEe<1,10,6,6,6>* matmul_hw_urem_6ndEe_U6;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U7;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U8;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U9;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U10;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U11;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U12;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U13;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U14;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U15;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U16;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U17;
    sc_signal< sc_lv<26> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_840;
    sc_signal< sc_lv<5> > i_reg_851;
    sc_signal< sc_lv<5> > j_reg_862;
    sc_signal< sc_lv<32> > reg_873;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1847;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > tmp_5_reg_2050;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage16;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage17;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage18;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage19;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage20;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage21;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage22;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage23;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_877_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1847;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_883_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_1851;
    sc_signal< sc_lv<5> > j_mid2_fu_901_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_1856;
    sc_signal< sc_lv<1> > tmp_mid2_fu_921_p3;
    sc_signal< sc_lv<1> > tmp_mid2_reg_1874;
    sc_signal< sc_lv<5> > i2_mid2_v_fu_929_p3;
    sc_signal< sc_lv<5> > i2_mid2_v_reg_1878;
    sc_signal< sc_lv<64> > tmp_8_fu_937_p1;
    sc_signal< sc_lv<64> > tmp_8_reg_1885;
    sc_signal< sc_lv<9> > tmp_8_cast_fu_954_p1;
    sc_signal< sc_lv<9> > tmp_8_cast_reg_1915;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<7> > tmp_8_cast2_fu_995_p1;
    sc_signal< sc_lv<7> > tmp_8_cast2_reg_1942;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<9> > tmp_1_fu_1095_p3;
    sc_signal< sc_lv<9> > tmp_1_reg_1997;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<64> > tmp_7_fu_1107_p1;
    sc_signal< sc_lv<64> > tmp_7_reg_2021;
    sc_signal< sc_lv<1> > tmp_5_fu_1125_p2;
    sc_signal< sc_lv<32> > b_copy_0_q0;
    sc_signal< sc_lv<32> > b_copy_0_load_reg_2070;
    sc_signal< sc_lv<32> > a_row_0_1_fu_1147_p3;
    sc_signal< sc_lv<32> > b_copy_1_q0;
    sc_signal< sc_lv<32> > b_copy_1_load_reg_2090;
    sc_signal< sc_lv<32> > a_row_1_1_fu_1181_p3;
    sc_signal< sc_lv<32> > b_copy_2_q0;
    sc_signal< sc_lv<32> > b_copy_2_load_reg_2110;
    sc_signal< sc_lv<32> > a_row_2_1_fu_1215_p3;
    sc_signal< sc_lv<32> > b_copy_3_q0;
    sc_signal< sc_lv<32> > b_copy_3_load_reg_2130;
    sc_signal< sc_lv<32> > a_row_3_1_fu_1249_p3;
    sc_signal< sc_lv<32> > b_copy_4_q0;
    sc_signal< sc_lv<32> > b_copy_4_load_reg_2150;
    sc_signal< sc_lv<32> > a_row_4_1_fu_1283_p3;
    sc_signal< sc_lv<32> > b_copy_5_q0;
    sc_signal< sc_lv<32> > b_copy_5_load_reg_2170;
    sc_signal< sc_lv<32> > a_row_5_1_fu_1330_p3;
    sc_signal< sc_lv<32> > grp_fu_1159_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_2195;
    sc_signal< sc_lv<32> > b_copy_6_q0;
    sc_signal< sc_lv<32> > b_copy_6_load_reg_2200;
    sc_signal< sc_lv<32> > a_row_6_1_fu_1364_p3;
    sc_signal< sc_lv<32> > grp_fu_1193_p2;
    sc_signal< sc_lv<32> > tmp_11_1_reg_2220;
    sc_signal< sc_lv<32> > b_copy_7_q0;
    sc_signal< sc_lv<32> > b_copy_7_load_reg_2225;
    sc_signal< sc_lv<32> > a_row_7_1_fu_1398_p3;
    sc_signal< sc_lv<32> > grp_fu_1227_p2;
    sc_signal< sc_lv<32> > tmp_11_2_reg_2245;
    sc_signal< sc_lv<32> > b_copy_8_q0;
    sc_signal< sc_lv<32> > b_copy_8_load_reg_2250;
    sc_signal< sc_lv<32> > tmp3_fu_1415_p2;
    sc_signal< sc_lv<32> > tmp3_reg_2260;
    sc_signal< sc_lv<32> > a_row_8_1_fu_1436_p3;
    sc_signal< sc_lv<32> > grp_fu_1261_p2;
    sc_signal< sc_lv<32> > tmp_11_3_reg_2275;
    sc_signal< sc_lv<32> > b_copy_9_q0;
    sc_signal< sc_lv<32> > b_copy_9_load_reg_2280;
    sc_signal< sc_lv<32> > a_row_9_1_fu_1470_p3;
    sc_signal< sc_lv<32> > grp_fu_1295_p2;
    sc_signal< sc_lv<32> > tmp_11_4_reg_2300;
    sc_signal< sc_lv<32> > b_copy_10_q0;
    sc_signal< sc_lv<32> > b_copy_10_load_reg_2305;
    sc_signal< sc_lv<32> > tmp2_fu_1491_p2;
    sc_signal< sc_lv<32> > tmp2_reg_2315;
    sc_signal< sc_lv<32> > a_row_10_1_fu_1513_p3;
    sc_signal< sc_lv<32> > grp_fu_1342_p2;
    sc_signal< sc_lv<32> > tmp_11_5_reg_2330;
    sc_signal< sc_lv<32> > b_copy_11_q0;
    sc_signal< sc_lv<32> > b_copy_11_load_reg_2335;
    sc_signal< sc_lv<32> > a_row_11_1_fu_1547_p3;
    sc_signal< sc_lv<32> > grp_fu_1376_p2;
    sc_signal< sc_lv<32> > tmp_11_6_reg_2355;
    sc_signal< sc_lv<32> > b_copy_12_q0;
    sc_signal< sc_lv<32> > b_copy_12_load_reg_2360;
    sc_signal< sc_lv<32> > tmp6_fu_1564_p2;
    sc_signal< sc_lv<32> > tmp6_reg_2370;
    sc_signal< sc_lv<32> > a_row_12_1_fu_1585_p3;
    sc_signal< sc_lv<32> > grp_fu_1410_p2;
    sc_signal< sc_lv<32> > tmp_11_7_reg_2385;
    sc_signal< sc_lv<32> > b_copy_13_q0;
    sc_signal< sc_lv<32> > b_copy_13_load_reg_2390;
    sc_signal< sc_lv<32> > a_row_13_1_fu_1619_p3;
    sc_signal< sc_lv<32> > grp_fu_1448_p2;
    sc_signal< sc_lv<32> > tmp_11_8_reg_2415;
    sc_signal< sc_lv<32> > b_copy_14_q0;
    sc_signal< sc_lv<32> > b_copy_14_load_reg_2420;
    sc_signal< sc_lv<32> > b_copy_15_q0;
    sc_signal< sc_lv<32> > b_copy_15_load_reg_2425;
    sc_signal< sc_lv<32> > tmp1_fu_1645_p2;
    sc_signal< sc_lv<32> > tmp1_reg_2430;
    sc_signal< sc_lv<5> > j_1_fu_1650_p2;
    sc_signal< sc_lv<5> > j_1_reg_2435;
    sc_signal< sc_lv<32> > a_row_15_1_fu_1669_p3;
    sc_signal< sc_lv<32> > a_row_15_1_reg_2440;
    sc_signal< sc_lv<32> > a_row_14_1_fu_1676_p3;
    sc_signal< sc_lv<10> > tmp_53_fu_1696_p2;
    sc_signal< sc_lv<10> > tmp_53_reg_2450;
    sc_signal< sc_lv<32> > grp_fu_1482_p2;
    sc_signal< sc_lv<32> > tmp_11_9_reg_2455;
    sc_signal< sc_lv<32> > grp_fu_1525_p2;
    sc_signal< sc_lv<32> > tmp_11_s_reg_2460;
    sc_signal< sc_lv<32> > tmp10_fu_1711_p2;
    sc_signal< sc_lv<32> > tmp10_reg_2465;
    sc_signal< sc_lv<32> > grp_fu_1559_p2;
    sc_signal< sc_lv<32> > tmp_11_10_reg_2470;
    sc_signal< sc_lv<32> > grp_fu_1597_p2;
    sc_signal< sc_lv<32> > tmp_11_11_reg_2475;
    sc_signal< sc_lv<32> > tmp9_fu_1719_p2;
    sc_signal< sc_lv<32> > tmp9_reg_2480;
    sc_signal< sc_lv<32> > grp_fu_1631_p2;
    sc_signal< sc_lv<32> > tmp_11_12_reg_2485;
    sc_signal< sc_lv<32> > grp_fu_1702_p2;
    sc_signal< sc_lv<32> > tmp_11_13_reg_2490;
    sc_signal< sc_lv<32> > tmp13_fu_1724_p2;
    sc_signal< sc_lv<32> > tmp13_reg_2495;
    sc_signal< sc_lv<32> > grp_fu_1707_p2;
    sc_signal< sc_lv<32> > tmp_11_14_reg_2500;
    sc_signal< sc_lv<32> > tmp_12_s_fu_1742_p2;
    sc_signal< sc_lv<32> > tmp_12_s_reg_2505;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<4> > b_copy_0_address0;
    sc_signal< sc_logic > b_copy_0_ce0;
    sc_signal< sc_logic > b_copy_0_we0;
    sc_signal< sc_lv<4> > b_copy_1_address0;
    sc_signal< sc_logic > b_copy_1_ce0;
    sc_signal< sc_logic > b_copy_1_we0;
    sc_signal< sc_lv<4> > b_copy_2_address0;
    sc_signal< sc_logic > b_copy_2_ce0;
    sc_signal< sc_logic > b_copy_2_we0;
    sc_signal< sc_lv<4> > b_copy_3_address0;
    sc_signal< sc_logic > b_copy_3_ce0;
    sc_signal< sc_logic > b_copy_3_we0;
    sc_signal< sc_lv<4> > b_copy_4_address0;
    sc_signal< sc_logic > b_copy_4_ce0;
    sc_signal< sc_logic > b_copy_4_we0;
    sc_signal< sc_lv<4> > b_copy_5_address0;
    sc_signal< sc_logic > b_copy_5_ce0;
    sc_signal< sc_logic > b_copy_5_we0;
    sc_signal< sc_lv<4> > b_copy_6_address0;
    sc_signal< sc_logic > b_copy_6_ce0;
    sc_signal< sc_logic > b_copy_6_we0;
    sc_signal< sc_lv<4> > b_copy_7_address0;
    sc_signal< sc_logic > b_copy_7_ce0;
    sc_signal< sc_logic > b_copy_7_we0;
    sc_signal< sc_lv<4> > b_copy_8_address0;
    sc_signal< sc_logic > b_copy_8_ce0;
    sc_signal< sc_logic > b_copy_8_we0;
    sc_signal< sc_lv<4> > b_copy_9_address0;
    sc_signal< sc_logic > b_copy_9_ce0;
    sc_signal< sc_logic > b_copy_9_we0;
    sc_signal< sc_lv<4> > b_copy_10_address0;
    sc_signal< sc_logic > b_copy_10_ce0;
    sc_signal< sc_logic > b_copy_10_we0;
    sc_signal< sc_lv<4> > b_copy_11_address0;
    sc_signal< sc_logic > b_copy_11_ce0;
    sc_signal< sc_logic > b_copy_11_we0;
    sc_signal< sc_lv<4> > b_copy_12_address0;
    sc_signal< sc_logic > b_copy_12_ce0;
    sc_signal< sc_logic > b_copy_12_we0;
    sc_signal< sc_lv<4> > b_copy_13_address0;
    sc_signal< sc_logic > b_copy_13_ce0;
    sc_signal< sc_logic > b_copy_13_we0;
    sc_signal< sc_lv<4> > b_copy_14_address0;
    sc_signal< sc_logic > b_copy_14_ce0;
    sc_signal< sc_logic > b_copy_14_we0;
    sc_signal< sc_lv<4> > b_copy_15_address0;
    sc_signal< sc_logic > b_copy_15_ce0;
    sc_signal< sc_logic > b_copy_15_we0;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_844_p4;
    sc_signal< sc_lv<5> > i_phi_fu_855_p4;
    sc_signal< sc_lv<5> > j_phi_fu_866_p4;
    sc_signal< sc_lv<64> > tmp_38_fu_942_p3;
    sc_signal< sc_lv<64> > tmp_40_cast_fu_963_p1;
    sc_signal< sc_lv<64> > tmp_47_cast_fu_974_p1;
    sc_signal< sc_lv<64> > tmp_40_fu_979_p3;
    sc_signal< sc_lv<64> > tmp_47_fu_987_p3;
    sc_signal< sc_lv<64> > tmp_42_cast_fu_1003_p1;
    sc_signal< sc_lv<64> > tmp_49_cast_fu_1014_p1;
    sc_signal< sc_lv<64> > tmp_42_fu_1019_p3;
    sc_signal< sc_lv<64> > tmp_49_fu_1027_p3;
    sc_signal< sc_lv<64> > tmp_44_cast_fu_1040_p1;
    sc_signal< sc_lv<64> > tmp_51_cast_fu_1050_p1;
    sc_signal< sc_lv<64> > tmp_44_fu_1055_p3;
    sc_signal< sc_lv<64> > tmp_51_fu_1063_p3;
    sc_signal< sc_lv<64> > tmp_46_cast_fu_1079_p1;
    sc_signal< sc_lv<64> > tmp_53_cast_fu_1090_p1;
    sc_signal< sc_lv<64> > tmp_3_fu_1102_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_1116_p3;
    sc_signal< sc_lv<64> > tmp_10_fu_1138_p3;
    sc_signal< sc_lv<64> > tmp_12_fu_1172_p3;
    sc_signal< sc_lv<64> > tmp_14_fu_1206_p3;
    sc_signal< sc_lv<64> > tmp_16_fu_1240_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_1274_p3;
    sc_signal< sc_lv<64> > tmp_20_fu_1308_p3;
    sc_signal< sc_lv<64> > tmp_22_fu_1355_p3;
    sc_signal< sc_lv<64> > tmp_24_fu_1389_p3;
    sc_signal< sc_lv<64> > tmp_26_fu_1427_p3;
    sc_signal< sc_lv<64> > tmp_28_fu_1461_p3;
    sc_signal< sc_lv<64> > tmp_30_fu_1504_p3;
    sc_signal< sc_lv<64> > tmp_32_fu_1538_p3;
    sc_signal< sc_lv<64> > tmp_34_fu_1576_p3;
    sc_signal< sc_lv<64> > tmp_36_fu_1610_p3;
    sc_signal< sc_lv<64> > tmp_54_cast_fu_1747_p1;
    sc_signal< sc_lv<32> > a_row_0_2_fu_136;
    sc_signal< sc_lv<32> > a_row_1_2_fu_140;
    sc_signal< sc_lv<32> > a_row_2_2_fu_144;
    sc_signal< sc_lv<32> > a_row_3_2_fu_148;
    sc_signal< sc_lv<32> > a_row_4_2_fu_152;
    sc_signal< sc_lv<32> > a_row_5_2_fu_156;
    sc_signal< sc_lv<32> > a_row_6_2_fu_160;
    sc_signal< sc_lv<32> > a_row_7_2_fu_164;
    sc_signal< sc_lv<32> > a_row_8_2_fu_168;
    sc_signal< sc_lv<32> > a_row_9_2_fu_172;
    sc_signal< sc_lv<32> > a_row_10_2_fu_176;
    sc_signal< sc_lv<32> > a_row_11_2_fu_180;
    sc_signal< sc_lv<32> > a_row_12_2_fu_184;
    sc_signal< sc_lv<32> > a_row_13_2_fu_188;
    sc_signal< sc_lv<32> > a_row_14_2_fu_192;
    sc_signal< sc_lv<32> > a_row_15_2_fu_196;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<1> > exitcond_fu_895_p2;
    sc_signal< sc_lv<5> > i_1_fu_889_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_909_p2;
    sc_signal< sc_lv<1> > tmp_fu_915_p2;
    sc_signal< sc_lv<9> > tmp_39_fu_957_p2;
    sc_signal< sc_lv<6> > tmp_8_cast3_fu_951_p1;
    sc_signal< sc_lv<6> > tmp_46_fu_968_p2;
    sc_signal< sc_lv<9> > tmp_41_fu_998_p2;
    sc_signal< sc_lv<7> > tmp_48_fu_1008_p2;
    sc_signal< sc_lv<9> > tmp_43_fu_1035_p2;
    sc_signal< sc_lv<7> > tmp_50_fu_1045_p2;
    sc_signal< sc_lv<9> > tmp_45_fu_1074_p2;
    sc_signal< sc_lv<8> > tmp_8_cast1_fu_1071_p1;
    sc_signal< sc_lv<8> > tmp_52_fu_1084_p2;
    sc_signal< sc_lv<9> > tmp_4_fu_1111_p2;
    sc_signal< sc_lv<9> > tmp_9_fu_1133_p2;
    sc_signal< sc_lv<32> > grp_fu_1159_p0;
    sc_signal< sc_lv<9> > tmp_11_fu_1167_p2;
    sc_signal< sc_lv<32> > grp_fu_1193_p0;
    sc_signal< sc_lv<9> > tmp_13_fu_1201_p2;
    sc_signal< sc_lv<32> > grp_fu_1227_p0;
    sc_signal< sc_lv<9> > tmp_15_fu_1235_p2;
    sc_signal< sc_lv<32> > grp_fu_1261_p0;
    sc_signal< sc_lv<9> > tmp_17_fu_1269_p2;
    sc_signal< sc_lv<32> > grp_fu_1295_p0;
    sc_signal< sc_lv<9> > tmp_19_fu_1303_p2;
    sc_signal< sc_lv<6> > grp_fu_1324_p0;
    sc_signal< sc_lv<32> > grp_fu_1342_p0;
    sc_signal< sc_lv<9> > tmp_21_fu_1350_p2;
    sc_signal< sc_lv<32> > grp_fu_1376_p0;
    sc_signal< sc_lv<9> > tmp_23_fu_1384_p2;
    sc_signal< sc_lv<32> > grp_fu_1410_p0;
    sc_signal< sc_lv<9> > tmp_25_fu_1422_p2;
    sc_signal< sc_lv<32> > grp_fu_1448_p0;
    sc_signal< sc_lv<9> > tmp_27_fu_1456_p2;
    sc_signal< sc_lv<32> > grp_fu_1482_p0;
    sc_signal< sc_lv<32> > tmp4_fu_1487_p2;
    sc_signal< sc_lv<9> > tmp_29_fu_1499_p2;
    sc_signal< sc_lv<32> > grp_fu_1525_p0;
    sc_signal< sc_lv<9> > tmp_31_fu_1533_p2;
    sc_signal< sc_lv<32> > grp_fu_1559_p0;
    sc_signal< sc_lv<9> > tmp_33_fu_1571_p2;
    sc_signal< sc_lv<32> > grp_fu_1597_p0;
    sc_signal< sc_lv<9> > tmp_35_fu_1605_p2;
    sc_signal< sc_lv<32> > grp_fu_1631_p0;
    sc_signal< sc_lv<32> > tmp7_fu_1636_p2;
    sc_signal< sc_lv<32> > tmp5_fu_1640_p2;
    sc_signal< sc_lv<6> > grp_fu_1324_p2;
    sc_signal< sc_lv<10> > tmp_37_fu_1661_p3;
    sc_signal< sc_lv<10> > tmp_7_cast_fu_1693_p1;
    sc_signal< sc_lv<32> > grp_fu_1702_p0;
    sc_signal< sc_lv<32> > tmp11_fu_1715_p2;
    sc_signal< sc_lv<32> > tmp14_fu_1728_p2;
    sc_signal< sc_lv<32> > tmp12_fu_1732_p2;
    sc_signal< sc_lv<32> > tmp8_fu_1737_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state35;
    sc_signal< sc_lv<26> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<26> ap_ST_fsm_state1;
    static const sc_lv<26> ap_ST_fsm_pp0_stage0;
    static const sc_lv<26> ap_ST_fsm_pp0_stage1;
    static const sc_lv<26> ap_ST_fsm_pp0_stage2;
    static const sc_lv<26> ap_ST_fsm_pp0_stage3;
    static const sc_lv<26> ap_ST_fsm_pp0_stage4;
    static const sc_lv<26> ap_ST_fsm_pp0_stage5;
    static const sc_lv<26> ap_ST_fsm_pp0_stage6;
    static const sc_lv<26> ap_ST_fsm_pp0_stage7;
    static const sc_lv<26> ap_ST_fsm_pp0_stage8;
    static const sc_lv<26> ap_ST_fsm_pp0_stage9;
    static const sc_lv<26> ap_ST_fsm_pp0_stage10;
    static const sc_lv<26> ap_ST_fsm_pp0_stage11;
    static const sc_lv<26> ap_ST_fsm_pp0_stage12;
    static const sc_lv<26> ap_ST_fsm_pp0_stage13;
    static const sc_lv<26> ap_ST_fsm_pp0_stage14;
    static const sc_lv<26> ap_ST_fsm_pp0_stage15;
    static const sc_lv<26> ap_ST_fsm_pp0_stage16;
    static const sc_lv<26> ap_ST_fsm_pp0_stage17;
    static const sc_lv<26> ap_ST_fsm_pp0_stage18;
    static const sc_lv<26> ap_ST_fsm_pp0_stage19;
    static const sc_lv<26> ap_ST_fsm_pp0_stage20;
    static const sc_lv<26> ap_ST_fsm_pp0_stage21;
    static const sc_lv<26> ap_ST_fsm_pp0_stage22;
    static const sc_lv<26> ap_ST_fsm_pp0_stage23;
    static const sc_lv<26> ap_ST_fsm_state35;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<59> ap_const_lv59_8;
    static const sc_lv<9> ap_const_lv9_110;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<59> ap_const_lv59_9;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<9> ap_const_lv9_130;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<59> ap_const_lv59_A;
    static const sc_lv<59> ap_const_lv59_2;
    static const sc_lv<9> ap_const_lv9_150;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<59> ap_const_lv59_B;
    static const sc_lv<59> ap_const_lv59_3;
    static const sc_lv<9> ap_const_lv9_170;
    static const sc_lv<8> ap_const_lv8_70;
    static const sc_lv<55> ap_const_lv55_0;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<9> ap_const_lv9_7;
    static const sc_lv<6> ap_const_lv6_18;
    static const sc_lv<9> ap_const_lv9_8;
    static const sc_lv<9> ap_const_lv9_9;
    static const sc_lv<9> ap_const_lv9_A;
    static const sc_lv<9> ap_const_lv9_B;
    static const sc_lv<9> ap_const_lv9_C;
    static const sc_lv<9> ap_const_lv9_D;
    static const sc_lv<9> ap_const_lv9_E;
    static const sc_lv<9> ap_const_lv9_F;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_row_0_1_fu_1147_p3();
    void thread_a_row_10_1_fu_1513_p3();
    void thread_a_row_11_1_fu_1547_p3();
    void thread_a_row_12_1_fu_1585_p3();
    void thread_a_row_13_1_fu_1619_p3();
    void thread_a_row_14_1_fu_1676_p3();
    void thread_a_row_15_1_fu_1669_p3();
    void thread_a_row_1_1_fu_1181_p3();
    void thread_a_row_2_1_fu_1215_p3();
    void thread_a_row_3_1_fu_1249_p3();
    void thread_a_row_4_1_fu_1283_p3();
    void thread_a_row_5_1_fu_1330_p3();
    void thread_a_row_6_1_fu_1364_p3();
    void thread_a_row_7_1_fu_1398_p3();
    void thread_a_row_8_1_fu_1436_p3();
    void thread_a_row_9_1_fu_1470_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state35();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_copy_0_address0();
    void thread_b_copy_0_ce0();
    void thread_b_copy_0_we0();
    void thread_b_copy_10_address0();
    void thread_b_copy_10_ce0();
    void thread_b_copy_10_we0();
    void thread_b_copy_11_address0();
    void thread_b_copy_11_ce0();
    void thread_b_copy_11_we0();
    void thread_b_copy_12_address0();
    void thread_b_copy_12_ce0();
    void thread_b_copy_12_we0();
    void thread_b_copy_13_address0();
    void thread_b_copy_13_ce0();
    void thread_b_copy_13_we0();
    void thread_b_copy_14_address0();
    void thread_b_copy_14_ce0();
    void thread_b_copy_14_we0();
    void thread_b_copy_15_address0();
    void thread_b_copy_15_ce0();
    void thread_b_copy_15_we0();
    void thread_b_copy_1_address0();
    void thread_b_copy_1_ce0();
    void thread_b_copy_1_we0();
    void thread_b_copy_2_address0();
    void thread_b_copy_2_ce0();
    void thread_b_copy_2_we0();
    void thread_b_copy_3_address0();
    void thread_b_copy_3_ce0();
    void thread_b_copy_3_we0();
    void thread_b_copy_4_address0();
    void thread_b_copy_4_ce0();
    void thread_b_copy_4_we0();
    void thread_b_copy_5_address0();
    void thread_b_copy_5_ce0();
    void thread_b_copy_5_we0();
    void thread_b_copy_6_address0();
    void thread_b_copy_6_ce0();
    void thread_b_copy_6_we0();
    void thread_b_copy_7_address0();
    void thread_b_copy_7_ce0();
    void thread_b_copy_7_we0();
    void thread_b_copy_8_address0();
    void thread_b_copy_8_ce0();
    void thread_b_copy_8_we0();
    void thread_b_copy_9_address0();
    void thread_b_copy_9_ce0();
    void thread_b_copy_9_we0();
    void thread_exitcond_flatten_fu_877_p2();
    void thread_exitcond_fu_895_p2();
    void thread_grp_fu_1159_p0();
    void thread_grp_fu_1193_p0();
    void thread_grp_fu_1227_p0();
    void thread_grp_fu_1261_p0();
    void thread_grp_fu_1295_p0();
    void thread_grp_fu_1324_p0();
    void thread_grp_fu_1342_p0();
    void thread_grp_fu_1376_p0();
    void thread_grp_fu_1410_p0();
    void thread_grp_fu_1448_p0();
    void thread_grp_fu_1482_p0();
    void thread_grp_fu_1525_p0();
    void thread_grp_fu_1559_p0();
    void thread_grp_fu_1597_p0();
    void thread_grp_fu_1631_p0();
    void thread_grp_fu_1702_p0();
    void thread_i2_mid2_v_fu_929_p3();
    void thread_i_1_fu_889_p2();
    void thread_i_phi_fu_855_p4();
    void thread_indvar_flatten_next_fu_883_p2();
    void thread_indvar_flatten_phi_fu_844_p4();
    void thread_j_1_fu_1650_p2();
    void thread_j_mid2_fu_901_p3();
    void thread_j_phi_fu_866_p4();
    void thread_tmp10_fu_1711_p2();
    void thread_tmp11_fu_1715_p2();
    void thread_tmp12_fu_1732_p2();
    void thread_tmp13_fu_1724_p2();
    void thread_tmp14_fu_1728_p2();
    void thread_tmp1_fu_1645_p2();
    void thread_tmp2_fu_1491_p2();
    void thread_tmp3_fu_1415_p2();
    void thread_tmp4_fu_1487_p2();
    void thread_tmp5_fu_1640_p2();
    void thread_tmp6_fu_1564_p2();
    void thread_tmp7_fu_1636_p2();
    void thread_tmp8_fu_1737_p2();
    void thread_tmp9_fu_1719_p2();
    void thread_tmp_10_fu_1138_p3();
    void thread_tmp_11_fu_1167_p2();
    void thread_tmp_12_fu_1172_p3();
    void thread_tmp_12_s_fu_1742_p2();
    void thread_tmp_13_fu_1201_p2();
    void thread_tmp_14_fu_1206_p3();
    void thread_tmp_15_fu_1235_p2();
    void thread_tmp_16_fu_1240_p3();
    void thread_tmp_17_fu_1269_p2();
    void thread_tmp_18_fu_1274_p3();
    void thread_tmp_19_fu_1303_p2();
    void thread_tmp_1_fu_1095_p3();
    void thread_tmp_20_fu_1308_p3();
    void thread_tmp_21_fu_1350_p2();
    void thread_tmp_22_fu_1355_p3();
    void thread_tmp_23_fu_1384_p2();
    void thread_tmp_24_fu_1389_p3();
    void thread_tmp_25_fu_1422_p2();
    void thread_tmp_26_fu_1427_p3();
    void thread_tmp_27_fu_1456_p2();
    void thread_tmp_28_fu_1461_p3();
    void thread_tmp_29_fu_1499_p2();
    void thread_tmp_30_fu_1504_p3();
    void thread_tmp_31_fu_1533_p2();
    void thread_tmp_32_fu_1538_p3();
    void thread_tmp_33_fu_1571_p2();
    void thread_tmp_34_fu_1576_p3();
    void thread_tmp_35_fu_1605_p2();
    void thread_tmp_36_fu_1610_p3();
    void thread_tmp_37_fu_1661_p3();
    void thread_tmp_38_fu_942_p3();
    void thread_tmp_39_fu_957_p2();
    void thread_tmp_3_fu_1102_p1();
    void thread_tmp_40_cast_fu_963_p1();
    void thread_tmp_40_fu_979_p3();
    void thread_tmp_41_fu_998_p2();
    void thread_tmp_42_cast_fu_1003_p1();
    void thread_tmp_42_fu_1019_p3();
    void thread_tmp_43_fu_1035_p2();
    void thread_tmp_44_cast_fu_1040_p1();
    void thread_tmp_44_fu_1055_p3();
    void thread_tmp_45_fu_1074_p2();
    void thread_tmp_46_cast_fu_1079_p1();
    void thread_tmp_46_fu_968_p2();
    void thread_tmp_47_cast_fu_974_p1();
    void thread_tmp_47_fu_987_p3();
    void thread_tmp_48_fu_1008_p2();
    void thread_tmp_49_cast_fu_1014_p1();
    void thread_tmp_49_fu_1027_p3();
    void thread_tmp_4_fu_1111_p2();
    void thread_tmp_50_fu_1045_p2();
    void thread_tmp_51_cast_fu_1050_p1();
    void thread_tmp_51_fu_1063_p3();
    void thread_tmp_52_fu_1084_p2();
    void thread_tmp_53_cast_fu_1090_p1();
    void thread_tmp_53_fu_1696_p2();
    void thread_tmp_54_cast_fu_1747_p1();
    void thread_tmp_5_fu_1125_p2();
    void thread_tmp_6_fu_1116_p3();
    void thread_tmp_7_cast_fu_1693_p1();
    void thread_tmp_7_fu_1107_p1();
    void thread_tmp_8_cast1_fu_1071_p1();
    void thread_tmp_8_cast2_fu_995_p1();
    void thread_tmp_8_cast3_fu_951_p1();
    void thread_tmp_8_cast_fu_954_p1();
    void thread_tmp_8_fu_937_p1();
    void thread_tmp_9_fu_1133_p2();
    void thread_tmp_fu_915_p2();
    void thread_tmp_mid1_fu_909_p2();
    void thread_tmp_mid2_fu_921_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
