// Seed: 2267639179
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
);
  logic id_3;
  type_6(
      1'b0, ""
  );
  assign id_1 = 1;
  always @(posedge id_0) begin
    id_1 <= id_0;
  end
  wor id_4;
  assign id_3 = id_4[""];
endmodule
