Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar  4 00:26:02 2024
| Host         : DESKTOP-RBDJQN8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SHA256_Core_timing_summary_routed.rpt -pb SHA256_Core_timing_summary_routed.pb -rpx SHA256_Core_timing_summary_routed.rpx -warn_on_violation
| Design       : SHA256_Core
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test[19]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.589ns  (logic 3.989ns (41.595%)  route 5.600ns (58.405%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  test[19] (IN)
                         net (fo=0)                   0.000     0.000    test[19]
    G14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  test_IBUF[19]_inst/O
                         net (fo=3, routed)           2.059     3.023    test_IBUF[19]
    SLICE_X0Y104         LUT3 (Prop_lut3_I0_O)        0.152     3.175 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.542     6.717    out_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.872     9.589 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.589    out[1]
    T10                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[25]
                            (input port)
  Destination:            out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.583ns  (logic 3.989ns (41.626%)  route 5.594ns (58.374%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  test[25] (IN)
                         net (fo=0)                   0.000     0.000    test[25]
    C15                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  test_IBUF[25]_inst/O
                         net (fo=3, routed)           2.261     3.230    test_IBUF[25]
    SLICE_X0Y104         LUT3 (Prop_lut3_I0_O)        0.150     3.380 r  out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.333     6.713    out_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.870     9.583 r  out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.583    out[7]
    V11                                                               r  out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[24]
                            (input port)
  Destination:            out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.489ns  (logic 3.961ns (41.746%)  route 5.528ns (58.254%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  test[24] (IN)
                         net (fo=0)                   0.000     0.000    test[24]
    H16                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  test_IBUF[24]_inst/O
                         net (fo=3, routed)           2.014     2.970    test_IBUF[24]
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.152     3.122 r  out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.514     6.636    out_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.853     9.489 r  out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.489    out[6]
    U14                                                               r  out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[11]
                            (input port)
  Destination:            out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.395ns  (logic 3.979ns (42.353%)  route 5.416ns (57.647%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H15                                               0.000     0.000 r  test[11] (IN)
                         net (fo=0)                   0.000     0.000    test[11]
    H15                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  test_IBUF[11]_inst/O
                         net (fo=3, routed)           1.871     2.840    test_IBUF[11]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.152     2.992 r  out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.544     6.537    out_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.858     9.395 r  out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.395    out[4]
    T13                                                               r  out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[20]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 3.979ns (42.449%)  route 5.394ns (57.551%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  test[20] (IN)
                         net (fo=0)                   0.000     0.000    test[20]
    H14                  IBUF (Prop_ibuf_I_O)         0.957     0.957 r  test_IBUF[20]_inst/O
                         net (fo=3, routed)           1.828     2.785    test_IBUF[20]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.152     2.937 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.566     6.503    out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.869     9.372 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.372    out[2]
    T9                                                                r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[18]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.355ns  (logic 3.968ns (42.419%)  route 5.387ns (57.581%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 r  test[18] (IN)
                         net (fo=0)                   0.000     0.000    test[18]
    E17                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  test_IBUF[18]_inst/O
                         net (fo=3, routed)           1.832     2.799    test_IBUF[18]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.150     2.949 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.555     6.504    out_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.850     9.355 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.355    out[0]
    R10                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[27]
                            (input port)
  Destination:            out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.331ns  (logic 3.998ns (42.841%)  route 5.334ns (57.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  test[27] (IN)
                         net (fo=0)                   0.000     0.000    test[27]
    E16                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  test_IBUF[27]_inst/O
                         net (fo=3, routed)           1.984     2.961    test_IBUF[27]
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.150     3.111 r  out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.349     6.460    out_OBUF[9]
    V12                  OBUF (Prop_obuf_I_O)         2.871     9.331 r  out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.331    out[9]
    V12                                                               r  out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[26]
                            (input port)
  Destination:            out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.206ns  (logic 3.997ns (43.421%)  route 5.209ns (56.579%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D15                                               0.000     0.000 r  test[26] (IN)
                         net (fo=0)                   0.000     0.000    test[26]
    D15                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  test_IBUF[26]_inst/O
                         net (fo=3, routed)           2.355     3.323    test_IBUF[26]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.154     3.477 r  out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.854     6.331    out_OBUF[8]
    V10                  OBUF (Prop_obuf_I_O)         2.875     9.206 r  out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.206    out[8]
    V10                                                               r  out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[10]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 3.998ns (43.464%)  route 5.200ns (56.536%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  test[10] (IN)
                         net (fo=0)                   0.000     0.000    test[10]
    C16                  IBUF (Prop_ibuf_I_O)         0.998     0.998 r  test_IBUF[10]_inst/O
                         net (fo=3, routed)           1.654     2.652    test_IBUF[10]
    SLICE_X0Y107         LUT3 (Prop_lut3_I1_O)        0.152     2.804 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.546     6.350    out_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.848     9.198 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.198    out[3]
    U13                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[28]
                            (input port)
  Destination:            out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 3.760ns (41.007%)  route 5.409ns (58.993%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  test[28] (IN)
                         net (fo=0)                   0.000     0.000    test[28]
    E15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  test_IBUF[28]_inst/O
                         net (fo=3, routed)           2.079     3.043    test_IBUF[28]
    SLICE_X1Y106         LUT3 (Prop_lut3_I0_O)        0.124     3.167 r  out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.330     6.498    out_OBUF[10]
    U12                  OBUF (Prop_obuf_I_O)         2.671     9.169 r  out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.169    out[10]
    U12                                                               r  out[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 test[4]
                            (input port)
  Destination:            out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.529ns  (logic 1.372ns (54.243%)  route 1.157ns (45.757%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  test[4] (IN)
                         net (fo=0)                   0.000     0.000    test[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  test_IBUF[4]_inst/O
                         net (fo=3, routed)           0.489     0.684    test_IBUF[4]
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.045     0.729 r  out_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           0.668     1.397    out_OBUF[29]
    M17                  OBUF (Prop_obuf_I_O)         1.132     2.529 r  out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.529    out[29]
    M17                                                               r  out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[6]
                            (input port)
  Destination:            out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.463ns (56.751%)  route 1.115ns (43.249%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  test[6] (IN)
                         net (fo=0)                   0.000     0.000    test[6]
    G18                  IBUF (Prop_ibuf_I_O)         0.202     0.202 r  test_IBUF[6]_inst/O
                         net (fo=3, routed)           0.373     0.576    test_IBUF[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.051     0.627 r  out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.742     1.368    out_OBUF[31]
    P18                  OBUF (Prop_obuf_I_O)         1.210     2.578 r  out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.578    out[31]
    P18                                                               r  out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[13]
                            (input port)
  Destination:            out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.430ns (54.437%)  route 1.197ns (45.563%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  test[13] (IN)
                         net (fo=0)                   0.000     0.000    test[13]
    G17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  test_IBUF[13]_inst/O
                         net (fo=3, routed)           0.547     0.727    test_IBUF[13]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.051     0.778 r  out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           0.650     1.428    out_OBUF[27]
    N16                  OBUF (Prop_obuf_I_O)         1.199     2.627 r  out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.627    out[27]
    N16                                                               r  out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[4]
                            (input port)
  Destination:            out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.646ns  (logic 1.401ns (52.945%)  route 1.245ns (47.055%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  test[4] (IN)
                         net (fo=0)                   0.000     0.000    test[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  test_IBUF[4]_inst/O
                         net (fo=3, routed)           0.421     0.616    test_IBUF[4]
    SLICE_X0Y104         LUT3 (Prop_lut3_I0_O)        0.045     0.661 r  out_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.824     1.485    out_OBUF[18]
    V15                  OBUF (Prop_obuf_I_O)         1.161     2.646 r  out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.646    out[18]
    V15                                                               r  out[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[5]
                            (input port)
  Destination:            out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.373ns (51.600%)  route 1.288ns (48.400%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  test[5] (IN)
                         net (fo=0)                   0.000     0.000    test[5]
    F18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  test_IBUF[5]_inst/O
                         net (fo=3, routed)           0.539     0.736    test_IBUF[5]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.045     0.781 r  out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.749     1.529    out_OBUF[30]
    M16                  OBUF (Prop_obuf_I_O)         1.131     2.660 r  out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.660    out[30]
    M16                                                               r  out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[0]
                            (input port)
  Destination:            out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.355ns (50.231%)  route 1.342ns (49.769%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  test[0] (IN)
                         net (fo=0)                   0.000     0.000    test[0]
    K16                  IBUF (Prop_ibuf_I_O)         0.153     0.153 r  test_IBUF[0]_inst/O
                         net (fo=2, routed)           0.587     0.740    test_IBUF[0]
    SLICE_X1Y106         LUT3 (Prop_lut3_I1_O)        0.045     0.785 r  out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.755     1.540    out_OBUF[25]
    R17                  OBUF (Prop_obuf_I_O)         1.157     2.697 r  out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.697    out[25]
    R17                                                               r  out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[1]
                            (input port)
  Destination:            out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.454ns (53.729%)  route 1.252ns (46.271%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  test[1] (IN)
                         net (fo=0)                   0.000     0.000    test[1]
    J15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  test_IBUF[1]_inst/O
                         net (fo=2, routed)           0.542     0.733    test_IBUF[1]
    SLICE_X0Y105         LUT3 (Prop_lut3_I1_O)        0.043     0.776 r  out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           0.710     1.487    out_OBUF[26]
    P17                  OBUF (Prop_obuf_I_O)         1.219     2.706 r  out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.706    out[26]
    P17                                                               r  out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[8]
                            (input port)
  Destination:            out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.733ns  (logic 1.413ns (51.704%)  route 1.320ns (48.296%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  test[8] (IN)
                         net (fo=0)                   0.000     0.000    test[8]
    E18                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  test_IBUF[8]_inst/O
                         net (fo=3, routed)           0.448     0.655    test_IBUF[8]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.045     0.700 r  out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.872     1.572    out_OBUF[22]
    T14                  OBUF (Prop_obuf_I_O)         1.161     2.733 r  out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.733    out[22]
    T14                                                               r  out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[5]
                            (input port)
  Destination:            out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.383ns (50.478%)  route 1.357ns (49.522%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  test[5] (IN)
                         net (fo=0)                   0.000     0.000    test[5]
    F18                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  test_IBUF[5]_inst/O
                         net (fo=3, routed)           0.477     0.674    test_IBUF[5]
    SLICE_X0Y105         LUT3 (Prop_lut3_I0_O)        0.045     0.719 r  out_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.879     1.598    out_OBUF[19]
    T16                  OBUF (Prop_obuf_I_O)         1.141     2.740 r  out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.740    out[19]
    T16                                                               r  out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test[10]
                            (input port)
  Destination:            out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.414ns (50.800%)  route 1.370ns (49.200%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  test[10] (IN)
                         net (fo=0)                   0.000     0.000    test[10]
    C16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  test_IBUF[10]_inst/O
                         net (fo=3, routed)           0.499     0.725    test_IBUF[10]
    SLICE_X0Y106         LUT3 (Prop_lut3_I0_O)        0.045     0.770 r  out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           0.871     1.641    out_OBUF[24]
    P15                  OBUF (Prop_obuf_I_O)         1.143     2.784 r  out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.784    out[24]
    P15                                                               r  out[24] (OUT)
  -------------------------------------------------------------------    -------------------





