============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/TD562/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ’≈≤©∫≠
   Run Date =   Sat Jul  6 10:03:01 2024

   Run on =     BOBBY
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  3.249419s wall, 3.203125s user + 0.062500s system = 3.265625s CPU (100.5%)

RUN-1004 : used memory is 595 MB, reserved memory is 507 MB, peak memory is 624 MB
GUI-5004 WARNING: CLK_100K has not been assigned a location ...
GUI-5004 WARNING: READY_flag has not been assigned a location ...
GUI-5004 WARNING: READY_key has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[0] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[0] has not been assigned a location ...
GUI-5004 WARNING: SAVE_flag has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.264268s wall, 0.171875s user + 0.296875s system = 0.468750s CPU (7.5%)

RUN-1004 : used memory is 648 MB, reserved memory is 567 MB, peak memory is 665 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.659115s wall, 0.296875s user + 0.375000s system = 0.671875s CPU (10.1%)

RUN-1004 : used memory is 648 MB, reserved memory is 567 MB, peak memory is 665 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.267798s wall, 0.203125s user + 0.140625s system = 0.343750s CPU (5.5%)

RUN-1004 : used memory is 649 MB, reserved memory is 567 MB, peak memory is 666 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.659004s wall, 0.296875s user + 0.140625s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 649 MB, reserved memory is 567 MB, peak memory is 666 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: CLK_100K has not been assigned a location ...
GUI-5004 WARNING: READY_flag has not been assigned a location ...
GUI-5004 WARNING: READY_key has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[0] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[0] has not been assigned a location ...
GUI-5004 WARNING: SAVE_flag has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.267050s wall, 0.031250s user + 0.218750s system = 0.250000s CPU (4.0%)

RUN-1004 : used memory is 686 MB, reserved memory is 592 MB, peak memory is 702 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.658379s wall, 0.125000s user + 0.234375s system = 0.359375s CPU (5.4%)

RUN-1004 : used memory is 686 MB, reserved memory is 592 MB, peak memory is 702 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.266799s wall, 0.078125s user + 0.125000s system = 0.203125s CPU (3.2%)

RUN-1004 : used memory is 691 MB, reserved memory is 597 MB, peak memory is 707 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.658036s wall, 0.203125s user + 0.140625s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 691 MB, reserved memory is 597 MB, peak memory is 707 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/ADC.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-5004 WARNING: CLK_100K has not been assigned a location ...
GUI-5004 WARNING: READY_flag has not been assigned a location ...
GUI-5004 WARNING: READY_key has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[0] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[0] has not been assigned a location ...
GUI-5004 WARNING: SAVE_flag has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252902s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (4.2%)

RUN-1004 : used memory is 732 MB, reserved memory is 643 MB, peak memory is 748 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.650732s wall, 0.234375s user + 0.171875s system = 0.406250s CPU (6.1%)

RUN-1004 : used memory is 732 MB, reserved memory is 643 MB, peak memory is 748 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READY_flag has not been assigned a location ...
GUI-5004 WARNING: READY_key has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[0] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[0] has not been assigned a location ...
GUI-5004 WARNING: SAVE_flag has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.255793s wall, 0.140625s user + 0.218750s system = 0.359375s CPU (5.7%)

RUN-1004 : used memory is 733 MB, reserved memory is 638 MB, peak memory is 750 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.648233s wall, 0.234375s user + 0.234375s system = 0.468750s CPU (7.1%)

RUN-1004 : used memory is 733 MB, reserved memory is 638 MB, peak memory is 750 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READY_flag has not been assigned a location ...
GUI-5004 WARNING: READY_key has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[0] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[0] has not been assigned a location ...
GUI-5004 WARNING: SAVE_flag has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.254124s wall, 0.109375s user + 0.171875s system = 0.281250s CPU (4.5%)

RUN-1004 : used memory is 735 MB, reserved memory is 640 MB, peak memory is 756 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.646776s wall, 0.187500s user + 0.234375s system = 0.421875s CPU (6.3%)

RUN-1004 : used memory is 735 MB, reserved memory is 640 MB, peak memory is 756 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/divider.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.253915s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.7%)

RUN-1004 : used memory is 752 MB, reserved memory is 645 MB, peak memory is 770 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644790s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 752 MB, reserved memory is 645 MB, peak memory is 770 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/divider.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.254257s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (4.0%)

RUN-1004 : used memory is 755 MB, reserved memory is 649 MB, peak memory is 773 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.643692s wall, 0.250000s user + 0.171875s system = 0.421875s CPU (6.4%)

RUN-1004 : used memory is 755 MB, reserved memory is 649 MB, peak memory is 773 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.254213s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 762 MB, reserved memory is 654 MB, peak memory is 780 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.642494s wall, 0.218750s user + 0.078125s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 762 MB, reserved memory is 654 MB, peak memory is 780 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-1007 : analyze verilog file prj/divider.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.257783s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (2.0%)

RUN-1004 : used memory is 761 MB, reserved memory is 652 MB, peak memory is 780 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.648813s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 761 MB, reserved memory is 652 MB, peak memory is 780 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.255134s wall, 0.203125s user + 0.093750s system = 0.296875s CPU (4.7%)

RUN-1004 : used memory is 764 MB, reserved memory is 655 MB, peak memory is 781 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644720s wall, 0.281250s user + 0.140625s system = 0.421875s CPU (6.3%)

RUN-1004 : used memory is 764 MB, reserved memory is 655 MB, peak memory is 781 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-5007 WARNING: literal value 'd5000 truncated to fit in 10 bits in prj/WYSWD.v(136)
HDL-1007 : analyze verilog file prj/divider.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252747s wall, 0.109375s user + 0.312500s system = 0.421875s CPU (6.7%)

RUN-1004 : used memory is 768 MB, reserved memory is 660 MB, peak memory is 786 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644976s wall, 0.187500s user + 0.328125s system = 0.515625s CPU (7.8%)

RUN-1004 : used memory is 768 MB, reserved memory is 660 MB, peak memory is 786 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/divider.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.253601s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 770 MB, reserved memory is 662 MB, peak memory is 788 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644886s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 770 MB, reserved memory is 662 MB, peak memory is 788 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252707s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 776 MB, reserved memory is 668 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.643485s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 776 MB, reserved memory is 668 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.249093s wall, 0.093750s user + 0.156250s system = 0.250000s CPU (4.0%)

RUN-1004 : used memory is 777 MB, reserved memory is 670 MB, peak memory is 794 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.640344s wall, 0.234375s user + 0.187500s system = 0.421875s CPU (6.4%)

RUN-1004 : used memory is 777 MB, reserved memory is 670 MB, peak memory is 794 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-5007 WARNING: literal value 'd2_000_000 truncated to fit in 20 bits in prj/WYSWD.v(136)
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.251510s wall, 0.109375s user + 0.140625s system = 0.250000s CPU (4.0%)

RUN-1004 : used memory is 780 MB, reserved memory is 673 MB, peak memory is 797 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.642827s wall, 0.218750s user + 0.156250s system = 0.375000s CPU (5.6%)

RUN-1004 : used memory is 780 MB, reserved memory is 673 MB, peak memory is 797 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file prj/KEY.v
HDL-8007 ERROR: procedural assignment to a non-register 'SAVE_flag' is not permitted in prj/KEY.v(42)
HDL-8007 ERROR: procedural assignment to a non-register 'READ_flag' is not permitted in prj/KEY.v(43)
HDL-8007 ERROR: procedural assignment to a non-register 'STOP_flag' is not permitted in prj/KEY.v(44)
HDL-8007 ERROR: procedural assignment to a non-register 'Single_flag' is not permitted in prj/KEY.v(45)
HDL-8007 ERROR: procedural assignment to a non-register 'ADC1_ouhe_mode' is not permitted in prj/KEY.v(46)
HDL-8007 ERROR: procedural assignment to a non-register 'ADC2_ouhe_mode' is not permitted in prj/KEY.v(47)
HDL-8007 ERROR: procedural assignment to a non-register 'bianyan_flag' is not permitted in prj/KEY.v(48)
HDL-8007 ERROR: ignore module module due to previous errors in prj/KEY.v(1)
HDL-1007 : Verilog file 'prj/KEY.v' ignored due to errors
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-1007 : analyze verilog file prj/KEY.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file prj/KEY.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file prj/KEY.v
HDL-1007 : analyze verilog file prj/KEY.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : net KEY_init/ADC1_ouhe_t will be routed on clock mesh
PHY-1001 : net KEY_init/ADC2_ouhe_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-5004 WARNING: ADC1_ouhe has not been assigned a location ...
GUI-5004 WARNING: ADC1_ouhe_mode has not been assigned a location ...
GUI-5004 WARNING: ADC2_ouhe has not been assigned a location ...
GUI-5004 WARNING: ADC2_ouhe_mode has not been assigned a location ...
GUI-5004 WARNING: READ_flag has not been assigned a location ...
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[2] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[1] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD1[0] has not been assigned a location ...
GUI-5004 WARNING: REALY_AD2[2] has not been assigned a location ...
GUI-5004 Similar messages will be suppressed.
HDL-1007 : analyze verilog file prj/KEY.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.248446s wall, 0.140625s user + 0.171875s system = 0.312500s CPU (5.0%)

RUN-1004 : used memory is 808 MB, reserved memory is 704 MB, peak memory is 825 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.640962s wall, 0.234375s user + 0.218750s system = 0.453125s CPU (6.8%)

RUN-1004 : used memory is 808 MB, reserved memory is 704 MB, peak memory is 825 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_flag has not been assigned a location ...
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_flag has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_flag has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_flag has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
GUI-5004 WARNING: bianyan_flag has not been assigned a location ...
GUI-5004 WARNING: bianyan_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.246761s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.8%)

RUN-1004 : used memory is 805 MB, reserved memory is 701 MB, peak memory is 830 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.638484s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 805 MB, reserved memory is 701 MB, peak memory is 830 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_flag has not been assigned a location ...
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_flag has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_flag has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_flag has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
GUI-5004 WARNING: bianyan_flag has not been assigned a location ...
GUI-5004 WARNING: bianyan_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.247579s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.5%)

RUN-1004 : used memory is 811 MB, reserved memory is 707 MB, peak memory is 830 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.640519s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 811 MB, reserved memory is 707 MB, peak memory is 830 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
GUI-5004 WARNING: bianyan_key has not been assigned a location ...
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
ARC-8009 ERROR: Unable to map IO Standard on pad 0.
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252341s wall, 0.234375s user + 0.218750s system = 0.453125s CPU (7.2%)

RUN-1004 : used memory is 813 MB, reserved memory is 708 MB, peak memory is 835 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.642629s wall, 0.312500s user + 0.218750s system = 0.531250s CPU (8.0%)

RUN-1004 : used memory is 813 MB, reserved memory is 708 MB, peak memory is 835 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-5004 WARNING: ADC1_ouhe_display has not been assigned a location ...
GUI-5004 WARNING: ADC2_ouhe_display has not been assigned a location ...
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
GUI-5004 WARNING: bianyan_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.256295s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 823 MB, reserved memory is 717 MB, peak memory is 840 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.649334s wall, 0.171875s user + 0.093750s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 823 MB, reserved memory is 717 MB, peak memory is 840 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252342s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 821 MB, reserved memory is 717 MB, peak memory is 840 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.643593s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 821 MB, reserved memory is 717 MB, peak memory is 840 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.258707s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 825 MB, reserved memory is 720 MB, peak memory is 842 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.650417s wall, 0.203125s user + 0.062500s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 825 MB, reserved memory is 720 MB, peak memory is 842 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.248208s wall, 0.234375s user + 0.281250s system = 0.515625s CPU (8.3%)

RUN-1004 : used memory is 825 MB, reserved memory is 720 MB, peak memory is 843 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.639366s wall, 0.343750s user + 0.328125s system = 0.671875s CPU (10.1%)

RUN-1004 : used memory is 825 MB, reserved memory is 720 MB, peak memory is 843 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252788s wall, 0.078125s user + 0.671875s system = 0.750000s CPU (12.0%)

RUN-1004 : used memory is 829 MB, reserved memory is 724 MB, peak memory is 846 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.645916s wall, 0.203125s user + 0.718750s system = 0.921875s CPU (13.9%)

RUN-1004 : used memory is 829 MB, reserved memory is 724 MB, peak memory is 846 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.253533s wall, 0.062500s user + 0.125000s system = 0.187500s CPU (3.0%)

RUN-1004 : used memory is 829 MB, reserved memory is 724 MB, peak memory is 846 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.643682s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 829 MB, reserved memory is 724 MB, peak memory is 846 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252599s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (3.0%)

RUN-1004 : used memory is 829 MB, reserved memory is 724 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.647148s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 829 MB, reserved memory is 724 MB, peak memory is 847 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252126s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.5%)

RUN-1004 : used memory is 824 MB, reserved memory is 721 MB, peak memory is 847 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.643435s wall, 0.250000s user + 0.125000s system = 0.375000s CPU (5.6%)

RUN-1004 : used memory is 824 MB, reserved memory is 721 MB, peak memory is 847 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.249437s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (3.5%)

RUN-1004 : used memory is 832 MB, reserved memory is 729 MB, peak memory is 850 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.645293s wall, 0.218750s user + 0.125000s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 832 MB, reserved memory is 729 MB, peak memory is 850 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.251564s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.5%)

RUN-1004 : used memory is 835 MB, reserved memory is 731 MB, peak memory is 852 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.643441s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 835 MB, reserved memory is 731 MB, peak memory is 852 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252251s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.5%)

RUN-1004 : used memory is 835 MB, reserved memory is 731 MB, peak memory is 853 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.645390s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 835 MB, reserved memory is 731 MB, peak memory is 853 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd5_000_000 truncated to fit in 11 bits in prj/sending.v(71)
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd5_000_000 truncated to fit in 20 bits in prj/sending.v(71)
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd5_000_000 truncated to fit in 21 bits in prj/sending.v(71)
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd5_000_000 truncated to fit in 22 bits in prj/sending.v(71)
HDL-1007 : analyze verilog file prj/sending.v
HDL-1007 : analyze verilog file prj/sending.v
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.252161s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (3.0%)

RUN-1004 : used memory is 833 MB, reserved memory is 726 MB, peak memory is 853 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644719s wall, 0.187500s user + 0.093750s system = 0.281250s CPU (4.2%)

RUN-1004 : used memory is 833 MB, reserved memory is 726 MB, peak memory is 853 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : net KEY_init/bianyan_flag_t will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 0 feed throughs used by 0 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.253097s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (2.5%)

RUN-1004 : used memory is 837 MB, reserved memory is 732 MB, peak memory is 854 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644350s wall, 0.125000s user + 0.140625s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 837 MB, reserved memory is 732 MB, peak memory is 854 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
GUI-5004 WARNING: bianyan_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.441715s wall, 0.218750s user + 0.312500s system = 0.531250s CPU (8.2%)

RUN-1004 : used memory is 842 MB, reserved memory is 737 MB, peak memory is 860 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.826402s wall, 0.296875s user + 0.343750s system = 0.640625s CPU (9.4%)

RUN-1004 : used memory is 842 MB, reserved memory is 737 MB, peak memory is 860 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.393888s wall, 0.375000s user + 0.500000s system = 0.875000s CPU (13.7%)

RUN-1004 : used memory is 838 MB, reserved memory is 734 MB, peak memory is 860 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.778909s wall, 0.453125s user + 0.500000s system = 0.953125s CPU (14.1%)

RUN-1004 : used memory is 838 MB, reserved memory is 734 MB, peak memory is 860 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.405093s wall, 0.234375s user + 0.359375s system = 0.593750s CPU (9.3%)

RUN-1004 : used memory is 842 MB, reserved memory is 738 MB, peak memory is 860 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.792475s wall, 0.312500s user + 0.437500s system = 0.750000s CPU (11.0%)

RUN-1004 : used memory is 842 MB, reserved memory is 738 MB, peak memory is 860 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.418416s wall, 0.250000s user + 0.390625s system = 0.640625s CPU (10.0%)

RUN-1004 : used memory is 845 MB, reserved memory is 741 MB, peak memory is 862 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.804635s wall, 0.312500s user + 0.437500s system = 0.750000s CPU (11.0%)

RUN-1004 : used memory is 845 MB, reserved memory is 741 MB, peak memory is 862 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/WYSWD.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.392583s wall, 0.375000s user + 0.312500s system = 0.687500s CPU (10.8%)

RUN-1004 : used memory is 848 MB, reserved memory is 744 MB, peak memory is 866 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.783459s wall, 0.453125s user + 0.359375s system = 0.812500s CPU (12.0%)

RUN-1004 : used memory is 848 MB, reserved memory is 744 MB, peak memory is 866 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.251183s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (2.5%)

RUN-1004 : used memory is 852 MB, reserved memory is 748 MB, peak memory is 870 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644584s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 852 MB, reserved memory is 748 MB, peak memory is 870 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.251334s wall, 0.062500s user + 0.171875s system = 0.234375s CPU (3.7%)

RUN-1004 : used memory is 852 MB, reserved memory is 748 MB, peak memory is 870 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644330s wall, 0.140625s user + 0.187500s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 852 MB, reserved memory is 748 MB, peak memory is 870 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.271330s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 862 MB, reserved memory is 758 MB, peak memory is 880 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.666779s wall, 0.171875s user + 0.125000s system = 0.296875s CPU (4.5%)

RUN-1004 : used memory is 862 MB, reserved memory is 758 MB, peak memory is 880 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.253473s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 861 MB, reserved memory is 758 MB, peak memory is 884 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.644546s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 861 MB, reserved memory is 758 MB, peak memory is 884 MB
GUI-1001 : Downloading succeeded!
GUI-5004 WARNING: READ_key has not been assigned a location ...
GUI-5004 WARNING: SAVE_key has not been assigned a location ...
GUI-5004 WARNING: STOP_key has not been assigned a location ...
GUI-5004 WARNING: Single_key has not been assigned a location ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.257523s wall, 0.265625s user + 0.156250s system = 0.421875s CPU (6.7%)

RUN-1004 : used memory is 877 MB, reserved memory is 774 MB, peak memory is 895 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.649167s wall, 0.375000s user + 0.203125s system = 0.578125s CPU (8.7%)

RUN-1004 : used memory is 877 MB, reserved memory is 774 MB, peak memory is 895 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-2505 : ProgramSvf:  program al_devicechain/WYSWD_L1.svf successfully
RUN-1003 : finish command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0" in  76.814342s wall, 1.312500s user + 1.015625s system = 2.328125s CPU (3.0%)

RUN-1004 : used memory is 941 MB, reserved memory is 847 MB, peak memory is 1017 MB
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.262482s wall, 0.062500s user + 0.265625s system = 0.328125s CPU (5.2%)

RUN-1004 : used memory is 961 MB, reserved memory is 865 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.657273s wall, 0.156250s user + 0.281250s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 961 MB, reserved memory is 865 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.268658s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (4.0%)

RUN-1004 : used memory is 908 MB, reserved memory is 812 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.660926s wall, 0.171875s user + 0.203125s system = 0.375000s CPU (5.6%)

RUN-1004 : used memory is 908 MB, reserved memory is 812 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.272795s wall, 0.125000s user + 0.125000s system = 0.250000s CPU (4.0%)

RUN-1004 : used memory is 916 MB, reserved memory is 824 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.667858s wall, 0.234375s user + 0.140625s system = 0.375000s CPU (5.6%)

RUN-1004 : used memory is 916 MB, reserved memory is 824 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.264731s wall, 0.140625s user + 0.328125s system = 0.468750s CPU (7.5%)

RUN-1004 : used memory is 918 MB, reserved memory is 825 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.656769s wall, 0.250000s user + 0.359375s system = 0.609375s CPU (9.2%)

RUN-1004 : used memory is 918 MB, reserved memory is 825 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.274267s wall, 0.171875s user + 0.296875s system = 0.468750s CPU (7.5%)

RUN-1004 : used memory is 923 MB, reserved memory is 828 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.668724s wall, 0.265625s user + 0.343750s system = 0.609375s CPU (9.1%)

RUN-1004 : used memory is 923 MB, reserved memory is 828 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.270045s wall, 0.250000s user + 0.390625s system = 0.640625s CPU (10.2%)

RUN-1004 : used memory is 920 MB, reserved memory is 823 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.662088s wall, 0.312500s user + 0.406250s system = 0.718750s CPU (10.8%)

RUN-1004 : used memory is 920 MB, reserved memory is 823 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.280025s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.7%)

RUN-1004 : used memory is 928 MB, reserved memory is 834 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.673289s wall, 0.281250s user + 0.203125s system = 0.484375s CPU (7.3%)

RUN-1004 : used memory is 928 MB, reserved memory is 834 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.258444s wall, 0.250000s user + 0.312500s system = 0.562500s CPU (9.0%)

RUN-1004 : used memory is 932 MB, reserved memory is 838 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.649822s wall, 0.375000s user + 0.406250s system = 0.781250s CPU (11.7%)

RUN-1004 : used memory is 932 MB, reserved memory is 838 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.262251s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (3.0%)

RUN-1004 : used memory is 922 MB, reserved memory is 824 MB, peak memory is 1017 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.653832s wall, 0.203125s user + 0.125000s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 922 MB, reserved memory is 824 MB, peak memory is 1017 MB
GUI-1001 : Downloading succeeded!
