
centos-preinstalled/sbcenc:     file format elf32-littlearm


Disassembly of section .init:

00008868 <.init>:
    8868:	push	{r3, lr}
    886c:	bl	91b0 <close@plt+0x808>
    8870:	pop	{r3, pc}

Disassembly of section .plt:

00008874 <raise@plt-0x14>:
    8874:	push	{lr}		; (str lr, [sp, #-4]!)
    8878:	ldr	lr, [pc, #4]	; 8884 <raise@plt-0x4>
    887c:	add	lr, pc, lr
    8880:	ldr	pc, [lr, #8]!
    8884:	andeq	r5, r1, ip, ror r7

00008888 <raise@plt>:
    8888:	add	ip, pc, #0, 12
    888c:	add	ip, ip, #86016	; 0x15000
    8890:	ldr	pc, [ip, #1916]!	; 0x77c

00008894 <strtol@plt>:
    8894:	add	ip, pc, #0, 12
    8898:	add	ip, ip, #86016	; 0x15000
    889c:	ldr	pc, [ip, #1908]!	; 0x774

000088a0 <read@plt>:
    88a0:	add	ip, pc, #0, 12
    88a4:	add	ip, ip, #86016	; 0x15000
    88a8:	ldr	pc, [ip, #1900]!	; 0x76c

000088ac <__read_chk@plt>:
    88ac:	add	ip, pc, #0, 12
    88b0:	add	ip, ip, #86016	; 0x15000
    88b4:	ldr	pc, [ip, #1892]!	; 0x764

000088b8 <free@plt>:
    88b8:	add	ip, pc, #0, 12
    88bc:	add	ip, ip, #86016	; 0x15000
    88c0:	ldr	pc, [ip, #1884]!	; 0x75c

000088c4 <memcpy@plt>:
    88c4:	add	ip, pc, #0, 12
    88c8:	add	ip, ip, #86016	; 0x15000
    88cc:	ldr	pc, [ip, #1876]!	; 0x754

000088d0 <__stack_chk_fail@plt>:
    88d0:	add	ip, pc, #0, 12
    88d4:	add	ip, ip, #86016	; 0x15000
    88d8:	ldr	pc, [ip, #1868]!	; 0x74c

000088dc <perror@plt>:
    88dc:	add	ip, pc, #0, 12
    88e0:	add	ip, ip, #86016	; 0x15000
    88e4:	ldr	pc, [ip, #1860]!	; 0x744

000088e8 <fwrite@plt>:
    88e8:	add	ip, pc, #0, 12
    88ec:	add	ip, ip, #86016	; 0x15000
    88f0:	ldr	pc, [ip, #1852]!	; 0x73c

000088f4 <puts@plt>:
    88f4:	add	ip, pc, #0, 12
    88f8:	add	ip, ip, #86016	; 0x15000
    88fc:	ldr	pc, [ip, #1844]!	; 0x734

00008900 <malloc@plt>:
    8900:	add	ip, pc, #0, 12
    8904:	add	ip, ip, #86016	; 0x15000
    8908:	ldr	pc, [ip, #1836]!	; 0x72c

0000890c <__libc_start_main@plt>:
    890c:	add	ip, pc, #0, 12
    8910:	add	ip, ip, #86016	; 0x15000
    8914:	ldr	pc, [ip, #1828]!	; 0x724

00008918 <strerror@plt>:
    8918:	add	ip, pc, #0, 12
    891c:	add	ip, ip, #86016	; 0x15000
    8920:	ldr	pc, [ip, #1820]!	; 0x71c

00008924 <__gmon_start__@plt>:
    8924:	add	ip, pc, #0, 12
    8928:	add	ip, ip, #86016	; 0x15000
    892c:	ldr	pc, [ip, #1812]!	; 0x714

00008930 <open@plt>:
    8930:	add	ip, pc, #0, 12
    8934:	add	ip, ip, #86016	; 0x15000
    8938:	ldr	pc, [ip, #1804]!	; 0x70c

0000893c <getopt_long@plt>:
    893c:	add	ip, pc, #0, 12
    8940:	add	ip, ip, #86016	; 0x15000
    8944:	ldr	pc, [ip, #1796]!	; 0x704

00008948 <exit@plt>:
    8948:	add	ip, pc, #0, 12
    894c:	add	ip, ip, #86016	; 0x15000
    8950:	ldr	pc, [ip, #1788]!	; 0x6fc

00008954 <__errno_location@plt>:
    8954:	add	ip, pc, #0, 12
    8958:	add	ip, ip, #86016	; 0x15000
    895c:	ldr	pc, [ip, #1780]!	; 0x6f4

00008960 <memset@plt>:
    8960:	add	ip, pc, #0, 12
    8964:	add	ip, ip, #86016	; 0x15000
    8968:	ldr	pc, [ip, #1772]!	; 0x6ec

0000896c <__printf_chk@plt>:
    896c:	add	ip, pc, #0, 12
    8970:	add	ip, ip, #86016	; 0x15000
    8974:	ldr	pc, [ip, #1764]!	; 0x6e4

00008978 <write@plt>:
    8978:	add	ip, pc, #0, 12
    897c:	add	ip, ip, #86016	; 0x15000
    8980:	ldr	pc, [ip, #1756]!	; 0x6dc

00008984 <fileno@plt>:
    8984:	add	ip, pc, #0, 12
    8988:	add	ip, ip, #86016	; 0x15000
    898c:	ldr	pc, [ip, #1748]!	; 0x6d4

00008990 <__fprintf_chk@plt>:
    8990:	add	ip, pc, #0, 12
    8994:	add	ip, ip, #86016	; 0x15000
    8998:	ldr	pc, [ip, #1740]!	; 0x6cc

0000899c <abort@plt>:
    899c:	add	ip, pc, #0, 12
    89a0:	add	ip, ip, #86016	; 0x15000
    89a4:	ldr	pc, [ip, #1732]!	; 0x6c4

000089a8 <close@plt>:
    89a8:	add	ip, pc, #0, 12
    89ac:	add	ip, ip, #86016	; 0x15000
    89b0:	ldr	pc, [ip, #1724]!	; 0x6bc

Disassembly of section .text:

000089b4 <.text>:
    89b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    89b8:	movw	sl, #57616	; 0xe110
    89bc:	movt	sl, #1
    89c0:	sub	sp, sp, #132	; 0x84
    89c4:	mov	r7, #0
    89c8:	movw	r9, #57648	; 0xe130
    89cc:	ldr	r3, [sl]
    89d0:	movw	fp, #240	; 0xf0
    89d4:	movt	r9, #1
    89d8:	movt	fp, #3
    89dc:	mov	r6, r7
    89e0:	mov	r5, r0
    89e4:	mov	r4, r1
    89e8:	mov	r0, #16
    89ec:	mov	r2, #32
    89f0:	mov	r1, #8
    89f4:	str	r7, [sp, #36]	; 0x24
    89f8:	str	r7, [sp, #40]	; 0x28
    89fc:	str	r3, [sp, #124]	; 0x7c
    8a00:	str	r0, [sp, #28]
    8a04:	str	r2, [sp, #44]	; 0x2c
    8a08:	str	r1, [sp, #32]
    8a0c:	str	r6, [sp]
    8a10:	movw	r2, #17692	; 0x451c
    8a14:	movw	r3, #57468	; 0xe07c
    8a18:	movt	r2, #1
    8a1c:	movt	r3, #1
    8a20:	mov	r0, r5
    8a24:	mov	r1, r4
    8a28:	mov	r8, #0
    8a2c:	bl	893c <getopt_long@plt>
    8a30:	cmn	r0, #1
    8a34:	beq	8c14 <close@plt+0x26c>
    8a38:	sub	r0, r0, #66	; 0x42
    8a3c:	cmp	r0, #52	; 0x34
    8a40:	ldrls	pc, [pc, r0, lsl #2]
    8a44:	b	8c08 <close@plt+0x260>
    8a48:	andeq	r8, r0, r8, asr #22
    8a4c:	andeq	r8, r0, r8, lsl #24
    8a50:	andeq	r8, r0, r8, lsl #24
    8a54:	andeq	r8, r0, r8, lsl #24
    8a58:	andeq	r8, r0, r8, lsl #24
    8a5c:	andeq	r8, r0, r8, lsl #24
    8a60:	andeq	r8, r0, r8, lsl #24
    8a64:	andeq	r8, r0, r8, lsl #24
    8a68:	andeq	r8, r0, r8, lsl #24
    8a6c:	andeq	r8, r0, r8, lsl #24
    8a70:	andeq	r8, r0, r8, lsl #24
    8a74:	andeq	r8, r0, r8, lsl #24
    8a78:	andeq	r8, r0, r8, lsl #24
    8a7c:	andeq	r8, r0, r8, lsl #24
    8a80:	andeq	r8, r0, r8, lsl #24
    8a84:	andeq	r8, r0, r8, lsl #24
    8a88:	andeq	r8, r0, r8, lsl #24
    8a8c:	andeq	r8, r0, r0, asr #22
    8a90:	andeq	r8, r0, r8, lsl #24
    8a94:	andeq	r8, r0, r8, lsl #24
    8a98:	andeq	r8, r0, r8, lsl #24
    8a9c:	andeq	r8, r0, r8, lsl #24
    8aa0:	andeq	r8, r0, r8, lsl #24
    8aa4:	andeq	r8, r0, r8, lsl #24
    8aa8:	andeq	r8, r0, r8, lsl #24
    8aac:	andeq	r8, r0, r8, lsl #24
    8ab0:	andeq	r8, r0, r8, lsl #24
    8ab4:	andeq	r8, r0, r8, lsl #24
    8ab8:	andeq	r8, r0, r8, lsl #24
    8abc:	andeq	r8, r0, r8, lsl #24
    8ac0:	andeq	r8, r0, r8, lsl #24
    8ac4:	andeq	r8, r0, r8, lsl #24
    8ac8:	andeq	r8, r0, r8, lsr #22
    8acc:	andeq	r8, r0, r8, lsl #24
    8ad0:	andeq	r8, r0, ip, lsl fp
    8ad4:	andeq	r8, r0, r8, lsl #24
    8ad8:	andeq	r8, r0, r8, lsl #24
    8adc:	andeq	r8, r0, r8, lsl #24
    8ae0:	strdeq	r8, [r0], -ip
    8ae4:	andeq	r8, r0, r8, lsl #24
    8ae8:	strdeq	r8, [r0], -r0
    8aec:	andeq	r8, r0, r8, lsl #24
    8af0:	andeq	r8, r0, r8, lsl #24
    8af4:	andeq	r8, r0, r8, lsl #24
    8af8:	andeq	r8, r0, r8, lsl #24
    8afc:	andeq	r8, r0, r8, lsl #24
    8b00:	andeq	r8, r0, r8, lsl #24
    8b04:	andeq	r8, r0, r8, lsl #24
    8b08:	andeq	r8, r0, r8, lsl #24
    8b0c:	andeq	r8, r0, r8, lsr #23
    8b10:	andeq	r8, r0, r8, lsl #24
    8b14:	andeq	r8, r0, r8, lsl #24
    8b18:	muleq	r0, ip, fp
    8b1c:	mov	r8, #1
    8b20:	str	r8, [sp, #36]	; 0x24
    8b24:	b	8a0c <close@plt+0x64>
    8b28:	ldr	r0, [r9]
    8b2c:	mov	r1, #0
    8b30:	mov	r2, #10
    8b34:	bl	8894 <strtol@plt>
    8b38:	str	r0, [sp, #44]	; 0x2c
    8b3c:	b	8a0c <close@plt+0x64>
    8b40:	mov	r7, #1
    8b44:	b	8a0c <close@plt+0x64>
    8b48:	ldr	r0, [r9]
    8b4c:	mov	r1, #0
    8b50:	mov	r2, #10
    8b54:	bl	8894 <strtol@plt>
    8b58:	cmp	r0, #16
    8b5c:	str	r0, [sp, #28]
    8b60:	beq	8a0c <close@plt+0x64>
    8b64:	bic	lr, r0, #8
    8b68:	cmp	r0, #8
    8b6c:	cmpne	lr, #4
    8b70:	beq	8a0c <close@plt+0x64>
    8b74:	movw	r3, #57632	; 0xe120
    8b78:	movt	r3, #1
    8b7c:	movw	r0, #17676	; 0x450c
    8b80:	mov	r1, #1
    8b84:	ldr	r3, [r3]
    8b88:	movt	r0, #1
    8b8c:	mov	r2, #15
    8b90:	bl	88e8 <fwrite@plt>
    8b94:	mov	r0, #1
    8b98:	bl	8948 <exit@plt>
    8b9c:	mov	ip, #1
    8ba0:	str	ip, [fp, #72]	; 0x48
    8ba4:	b	8a0c <close@plt+0x64>
    8ba8:	ldr	r0, [r9]
    8bac:	mov	r1, #0
    8bb0:	mov	r2, #10
    8bb4:	bl	8894 <strtol@plt>
    8bb8:	cmp	r0, #4
    8bbc:	cmpne	r0, #8
    8bc0:	str	r0, [sp, #32]
    8bc4:	beq	8a0c <close@plt+0x64>
    8bc8:	movw	r2, #57632	; 0xe120
    8bcc:	movt	r2, #1
    8bd0:	movw	r0, #17656	; 0x44f8
    8bd4:	mov	r1, #1
    8bd8:	ldr	r3, [r2]
    8bdc:	movt	r0, #1
    8be0:	mov	r2, #17
    8be4:	bl	88e8 <fwrite@plt>
    8be8:	mov	r0, #1
    8bec:	bl	8948 <exit@plt>
    8bf0:	mov	r1, #1
    8bf4:	str	r1, [sp, #40]	; 0x28
    8bf8:	b	8a0c <close@plt+0x64>
    8bfc:	bl	92a8 <close@plt+0x900>
    8c00:	mov	r0, #0
    8c04:	bl	8948 <exit@plt>
    8c08:	bl	92a8 <close@plt+0x900>
    8c0c:	mov	r0, #1
    8c10:	bl	8948 <exit@plt>
    8c14:	movw	r6, #57624	; 0xe118
    8c18:	movt	r6, #1
    8c1c:	ldr	r9, [r6]
    8c20:	str	r8, [r6]
    8c24:	rsb	r5, r9, r5
    8c28:	str	r5, [sp, #48]	; 0x30
    8c2c:	cmp	r5, r8
    8c30:	add	r4, r4, r9, lsl #2
    8c34:	ble	8c08 <close@plt+0x260>
    8c38:	ldr	lr, [sp, #40]	; 0x28
    8c3c:	sub	ip, r4, #4
    8c40:	ldr	fp, [sp, #36]	; 0x24
    8c44:	uxtb	r7, r7
    8c48:	ldr	r1, [sp, #36]	; 0x24
    8c4c:	eor	r3, lr, #1
    8c50:	eor	r0, fp, #1
    8c54:	str	sl, [sp, #36]	; 0x24
    8c58:	orr	r9, lr, r1
    8c5c:	and	r2, r0, lr
    8c60:	and	r6, r3, r1
    8c64:	str	r9, [sp, #40]	; 0x28
    8c68:	str	r7, [sp, #52]	; 0x34
    8c6c:	movw	r9, #57632	; 0xe120
    8c70:	str	r2, [sp, #56]	; 0x38
    8c74:	movt	r9, #1
    8c78:	str	r6, [sp, #60]	; 0x3c
    8c7c:	mov	sl, ip
    8c80:	b	8d30 <close@plt+0x388>
    8c84:	ldrb	fp, [r4, #1]
    8c88:	cmp	fp, #0
    8c8c:	bne	8d40 <close@plt+0x398>
    8c90:	movw	r0, #57640	; 0xe128
    8c94:	movt	r0, #1
    8c98:	ldr	r0, [r0]
    8c9c:	bl	8984 <fileno@plt>
    8ca0:	mov	r5, r0
    8ca4:	mov	r0, r5
    8ca8:	add	r1, sp, #100	; 0x64
    8cac:	mov	r2, #24
    8cb0:	bl	88a0 <read@plt>
    8cb4:	cmp	r0, #23
    8cb8:	mov	r6, r0
    8cbc:	ble	8d84 <close@plt+0x3dc>
    8cc0:	ldr	lr, [sp, #100]	; 0x64
    8cc4:	movw	r3, #29486	; 0x732e
    8cc8:	movt	r3, #25710	; 0x646e
    8ccc:	cmp	lr, r3
    8cd0:	bne	8cf8 <close@plt+0x350>
    8cd4:	ldr	r7, [sp, #104]	; 0x68
    8cd8:	rev	ip, r7
    8cdc:	sub	r2, ip, #24
    8ce0:	cmp	r2, #104	; 0x68
    8ce4:	bhi	8cf8 <close@plt+0x350>
    8ce8:	ldr	r1, [sp, #112]	; 0x70
    8cec:	rev	fp, r1
    8cf0:	cmp	fp, #3
    8cf4:	beq	8e08 <close@plt+0x460>
    8cf8:	movw	r0, #17792	; 0x4580
    8cfc:	mov	r1, #1
    8d00:	movt	r0, #1
    8d04:	mov	r2, #36	; 0x24
    8d08:	ldr	r3, [r9]
    8d0c:	bl	88e8 <fwrite@plt>
    8d10:	ldr	r0, [r9]
    8d14:	bl	8984 <fileno@plt>
    8d18:	cmp	r5, r0
    8d1c:	bgt	8dcc <close@plt+0x424>
    8d20:	ldr	r4, [sp, #48]	; 0x30
    8d24:	add	r8, r8, #1
    8d28:	cmp	r8, r4
    8d2c:	beq	8de8 <close@plt+0x440>
    8d30:	ldr	r4, [sl, #4]!
    8d34:	ldrb	r5, [r4]
    8d38:	cmp	r5, #45	; 0x2d
    8d3c:	beq	8c84 <close@plt+0x2dc>
    8d40:	mov	r0, r4
    8d44:	mov	r1, #0
    8d48:	bl	8930 <open@plt>
    8d4c:	subs	r5, r0, #0
    8d50:	bge	8ca4 <close@plt+0x2fc>
    8d54:	bl	8954 <__errno_location@plt>
    8d58:	ldr	r5, [r9]
    8d5c:	ldr	r0, [r0]
    8d60:	bl	8918 <strerror@plt>
    8d64:	mov	r3, r4
    8d68:	movw	r2, #17708	; 0x452c
    8d6c:	mov	r1, #1
    8d70:	movt	r2, #1
    8d74:	str	r0, [sp]
    8d78:	mov	r0, r5
    8d7c:	bl	8990 <__fprintf_chk@plt>
    8d80:	b	8d20 <close@plt+0x378>
    8d84:	ldr	r0, [r9]
    8d88:	movw	fp, #57632	; 0xe120
    8d8c:	bl	8984 <fileno@plt>
    8d90:	movt	fp, #1
    8d94:	cmp	r5, r0
    8d98:	ble	8dd8 <close@plt+0x430>
    8d9c:	bl	8954 <__errno_location@plt>
    8da0:	ldr	r6, [fp]
    8da4:	ldr	r0, [r0]
    8da8:	bl	8918 <strerror@plt>
    8dac:	mov	r3, r4
    8db0:	movw	r2, #17732	; 0x4544
    8db4:	mov	r1, #1
    8db8:	movt	r2, #1
    8dbc:	str	r0, [sp]
    8dc0:	mov	r0, r6
    8dc4:	bl	8990 <__fprintf_chk@plt>
    8dc8:	b	8d10 <close@plt+0x368>
    8dcc:	mov	r0, r5
    8dd0:	bl	89a8 <close@plt>
    8dd4:	b	8d20 <close@plt+0x378>
    8dd8:	movw	r0, #17768	; 0x4568
    8ddc:	movt	r0, #1
    8de0:	bl	88dc <perror@plt>
    8de4:	b	8d10 <close@plt+0x368>
    8de8:	ldr	r9, [sp, #36]	; 0x24
    8dec:	mov	r0, #0
    8df0:	ldr	lr, [sp, #124]	; 0x7c
    8df4:	ldr	r3, [r9]
    8df8:	cmp	lr, r3
    8dfc:	bne	914c <close@plt+0x7a4>
    8e00:	add	sp, sp, #132	; 0x84
    8e04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8e08:	mov	r1, #0
    8e0c:	add	r0, sp, #80	; 0x50
    8e10:	str	fp, [sp, #24]
    8e14:	bl	d6c4 <close@plt+0x4d1c>
    8e18:	ldr	r0, [sp, #116]	; 0x74
    8e1c:	ldr	r3, [sp, #24]
    8e20:	rev	r7, r0
    8e24:	cmp	r7, #32000	; 0x7d00
    8e28:	beq	9104 <close@plt+0x75c>
    8e2c:	bls	90c8 <close@plt+0x720>
    8e30:	movw	lr, #44100	; 0xac44
    8e34:	cmp	r7, lr
    8e38:	moveq	r3, #2
    8e3c:	strbeq	r3, [sp, #84]	; 0x54
    8e40:	beq	8e50 <close@plt+0x4a8>
    8e44:	movw	ip, #48000	; 0xbb80
    8e48:	cmp	r7, ip
    8e4c:	strbeq	r3, [sp, #84]	; 0x54
    8e50:	ldr	fp, [sp, #32]
    8e54:	ldr	r1, [sp, #120]	; 0x78
    8e58:	subs	r0, fp, #4
    8e5c:	rev	r1, r1
    8e60:	movne	r0, #1
    8e64:	cmp	r1, #1
    8e68:	strb	r0, [sp, #86]	; 0x56
    8e6c:	beq	90d8 <close@plt+0x730>
    8e70:	ldr	r3, [sp, #56]	; 0x38
    8e74:	cmp	r3, #0
    8e78:	movne	r0, #3
    8e7c:	strbne	r0, [sp, #87]	; 0x57
    8e80:	bne	8eac <close@plt+0x504>
    8e84:	ldr	lr, [sp, #60]	; 0x3c
    8e88:	cmp	lr, #0
    8e8c:	movne	lr, #1
    8e90:	strbne	lr, [sp, #87]	; 0x57
    8e94:	bne	8eac <close@plt+0x504>
    8e98:	ldr	ip, [sp, #40]	; 0x28
    8e9c:	cmp	ip, #0
    8ea0:	bne	9150 <close@plt+0x7a8>
    8ea4:	mov	r2, #2
    8ea8:	strb	r2, [sp, #87]	; 0x57
    8eac:	ldr	r3, [sp, #104]	; 0x68
    8eb0:	movw	r1, #57656	; 0xe138
    8eb4:	mov	r0, r5
    8eb8:	movt	r1, #1
    8ebc:	rev	lr, r3
    8ec0:	mov	r3, #32768	; 0x8000
    8ec4:	rsb	r2, r6, lr
    8ec8:	mov	r6, #1
    8ecc:	strb	r6, [sp, #90]	; 0x5a
    8ed0:	bl	88ac <__read_chk@plt>
    8ed4:	cmp	r0, #0
    8ed8:	blt	8d10 <close@plt+0x368>
    8edc:	ldr	r1, [sp, #28]
    8ee0:	ldr	ip, [sp, #44]	; 0x2c
    8ee4:	ldr	r2, [sp, #52]	; 0x34
    8ee8:	cmp	r1, #4
    8eec:	strb	ip, [sp, #89]	; 0x59
    8ef0:	moveq	r6, #0
    8ef4:	strb	r2, [sp, #88]	; 0x58
    8ef8:	beq	8f10 <close@plt+0x568>
    8efc:	cmp	r1, #8
    8f00:	beq	8f10 <close@plt+0x568>
    8f04:	cmp	r1, #12
    8f08:	movne	r6, #3
    8f0c:	moveq	r6, #2
    8f10:	movw	fp, #240	; 0xf0
    8f14:	movt	fp, #3
    8f18:	strb	r6, [sp, #85]	; 0x55
    8f1c:	ldr	r0, [fp, #72]	; 0x48
    8f20:	cmp	r0, #0
    8f24:	beq	8fa8 <close@plt+0x600>
    8f28:	ldr	lr, [sp, #52]	; 0x34
    8f2c:	movw	r3, #17612	; 0x44cc
    8f30:	ldrb	ip, [sp, #87]	; 0x57
    8f34:	movt	r3, #1
    8f38:	cmp	lr, #0
    8f3c:	movw	r6, #17616	; 0x44d0
    8f40:	movt	r6, #1
    8f44:	ldr	r0, [r9]
    8f48:	movne	r6, r3
    8f4c:	cmp	ip, #0
    8f50:	beq	9110 <close@plt+0x768>
    8f54:	cmp	ip, #2
    8f58:	movw	r1, #17636	; 0x44e4
    8f5c:	movw	r2, #17648	; 0x44f0
    8f60:	movt	r1, #1
    8f64:	movt	r2, #1
    8f68:	movne	ip, r1
    8f6c:	moveq	ip, r2
    8f70:	str	r7, [sp]
    8f74:	mov	r3, r4
    8f78:	ldr	r7, [sp, #28]
    8f7c:	movw	r2, #17952	; 0x4620
    8f80:	ldr	r4, [sp, #32]
    8f84:	movt	r2, #1
    8f88:	ldr	fp, [sp, #44]	; 0x2c
    8f8c:	mov	r1, #1
    8f90:	str	r7, [sp, #4]
    8f94:	str	r4, [sp, #8]
    8f98:	str	fp, [sp, #12]
    8f9c:	str	r6, [sp, #16]
    8fa0:	str	ip, [sp, #20]
    8fa4:	bl	8990 <__fprintf_chk@plt>
    8fa8:	add	r0, sp, #80	; 0x50
    8fac:	movw	r6, #57644	; 0xe12c
    8fb0:	bl	d8a4 <close@plt+0x4efc>
    8fb4:	movt	r6, #1
    8fb8:	mov	fp, r6
    8fbc:	mov	r4, r0
    8fc0:	mov	r1, r0
    8fc4:	mov	r0, #32768	; 0x8000
    8fc8:	bl	134a0 <close@plt+0xaaf8>
    8fcc:	str	r8, [sp, #64]	; 0x40
    8fd0:	str	sl, [sp, #68]	; 0x44
    8fd4:	mul	r0, r0, r4
    8fd8:	mov	r8, r0
    8fdc:	movw	r1, #57656	; 0xe138
    8fe0:	mov	r0, r5
    8fe4:	movt	r1, #1
    8fe8:	mov	r2, r8
    8fec:	mov	r3, #32768	; 0x8000
    8ff0:	bl	88ac <__read_chk@plt>
    8ff4:	subs	sl, r0, #0
    8ff8:	blt	911c <close@plt+0x774>
    8ffc:	cmp	r4, sl
    9000:	bgt	90ac <close@plt+0x704>
    9004:	movw	r7, #57656	; 0xe138
    9008:	ldr	r6, [pc, #348]	; 916c <close@plt+0x7c4>
    900c:	movt	r7, #1
    9010:	b	9030 <close@plt+0x688>
    9014:	cmp	r1, #0
    9018:	ble	90c0 <close@plt+0x718>
    901c:	rsb	sl, r4, sl
    9020:	add	r7, r7, r4
    9024:	cmp	r4, sl
    9028:	add	r6, r6, r1
    902c:	bgt	9080 <close@plt+0x6d8>
    9030:	ldr	lr, [pc, #312]	; 9170 <close@plt+0x7c8>
    9034:	add	r3, sp, #76	; 0x4c
    9038:	mov	r1, r7
    903c:	str	r3, [sp, #4]
    9040:	rsb	ip, r6, lr
    9044:	add	r0, sp, #80	; 0x50
    9048:	str	ip, [sp]
    904c:	mov	r2, r4
    9050:	mov	r3, r6
    9054:	bl	f510 <close@plt+0x6b68>
    9058:	ldr	r1, [sp, #76]	; 0x4c
    905c:	cmp	r4, r0
    9060:	beq	9014 <close@plt+0x66c>
    9064:	str	r1, [sp]
    9068:	mov	r3, r0
    906c:	movw	r2, #18072	; 0x4698
    9070:	ldr	r0, [r9]
    9074:	movt	r2, #1
    9078:	mov	r1, #1
    907c:	bl	8990 <__fprintf_chk@plt>
    9080:	ldr	r2, [pc, #228]	; 916c <close@plt+0x7c4>
    9084:	ldr	r0, [fp]
    9088:	rsb	r7, r2, r6
    908c:	bl	8984 <fileno@plt>
    9090:	ldr	r1, [pc, #212]	; 916c <close@plt+0x7c4>
    9094:	mov	r2, r7
    9098:	bl	8978 <write@plt>
    909c:	cmp	r7, r0
    90a0:	bne	9134 <close@plt+0x78c>
    90a4:	cmp	sl, #0
    90a8:	beq	8fdc <close@plt+0x634>
    90ac:	ldr	r8, [sp, #64]	; 0x40
    90b0:	ldr	sl, [sp, #68]	; 0x44
    90b4:	add	r0, sp, #80	; 0x50
    90b8:	bl	d74c <close@plt+0x4da4>
    90bc:	b	8d10 <close@plt+0x368>
    90c0:	mov	r0, r4
    90c4:	b	9064 <close@plt+0x6bc>
    90c8:	cmp	r7, #16000	; 0x3e80
    90cc:	moveq	r3, #0
    90d0:	strbeq	r3, [sp, #84]	; 0x54
    90d4:	b	8e50 <close@plt+0x4a8>
    90d8:	ldr	fp, [sp, #40]	; 0x28
    90dc:	mov	r0, #0
    90e0:	strb	r0, [sp, #87]	; 0x57
    90e4:	cmp	fp, #0
    90e8:	beq	8eac <close@plt+0x504>
    90ec:	movw	r0, #17832	; 0x45a8
    90f0:	mov	r2, #63	; 0x3f
    90f4:	ldr	r3, [r9]
    90f8:	movt	r0, #1
    90fc:	bl	88e8 <fwrite@plt>
    9100:	b	8d10 <close@plt+0x368>
    9104:	mov	r2, #1
    9108:	strb	r2, [sp, #84]	; 0x54
    910c:	b	8e50 <close@plt+0x4a8>
    9110:	movw	ip, #17628	; 0x44dc
    9114:	movt	ip, #1
    9118:	b	8f70 <close@plt+0x5c8>
    911c:	movw	r0, #18048	; 0x4680
    9120:	movt	r0, #1
    9124:	ldr	r8, [sp, #64]	; 0x40
    9128:	ldr	sl, [sp, #68]	; 0x44
    912c:	bl	88dc <perror@plt>
    9130:	b	90b4 <close@plt+0x70c>
    9134:	movw	r0, #18112	; 0x46c0
    9138:	movt	r0, #1
    913c:	ldr	r8, [sp, #64]	; 0x40
    9140:	ldr	sl, [sp, #68]	; 0x44
    9144:	bl	88dc <perror@plt>
    9148:	b	90b4 <close@plt+0x70c>
    914c:	bl	88d0 <__stack_chk_fail@plt>
    9150:	movw	r0, #17896	; 0x45e8
    9154:	mov	r1, #1
    9158:	mov	r2, #52	; 0x34
    915c:	ldr	r3, [r9]
    9160:	movt	r0, #1
    9164:	bl	88e8 <fwrite@plt>
    9168:	b	8d10 <close@plt+0x368>
    916c:	andeq	r6, r2, r8, lsr r1
    9170:	andeq	r0, r3, r8, lsr r1
    9174:	mov	fp, #0
    9178:	mov	lr, #0
    917c:	pop	{r1}		; (ldr r1, [sp], #4)
    9180:	mov	r2, sp
    9184:	push	{r2}		; (str r2, [sp, #-4]!)
    9188:	push	{r0}		; (str r0, [sp, #-4]!)
    918c:	ldr	ip, [pc, #16]	; 91a4 <close@plt+0x7fc>
    9190:	push	{ip}		; (str ip, [sp, #-4]!)
    9194:	ldr	r0, [pc, #12]	; 91a8 <close@plt+0x800>
    9198:	ldr	r3, [pc, #12]	; 91ac <close@plt+0x804>
    919c:	bl	890c <__libc_start_main@plt>
    91a0:	bl	899c <abort@plt>
    91a4:	ldrdeq	r4, [r1], -r0
    91a8:			; <UNDEFINED> instruction: 0x000089b4
    91ac:	andeq	r4, r1, ip, ror #4
    91b0:	ldr	r3, [pc, #20]	; 91cc <close@plt+0x824>
    91b4:	ldr	r2, [pc, #20]	; 91d0 <close@plt+0x828>
    91b8:	add	r3, pc, r3
    91bc:	ldr	r2, [r3, r2]
    91c0:	cmp	r2, #0
    91c4:	bxeq	lr
    91c8:	b	8924 <__gmon_start__@plt>
    91cc:	andeq	r4, r1, r0, asr #28
    91d0:	andeq	r0, r0, r4, ror r0
    91d4:	push	{r3, lr}
    91d8:	movw	r0, #57612	; 0xe10c
    91dc:	ldr	r3, [pc, #36]	; 9208 <close@plt+0x860>
    91e0:	movt	r0, #1
    91e4:	rsb	r3, r0, r3
    91e8:	cmp	r3, #6
    91ec:	popls	{r3, pc}
    91f0:	movw	r3, #0
    91f4:	movt	r3, #0
    91f8:	cmp	r3, #0
    91fc:	popeq	{r3, pc}
    9200:	blx	r3
    9204:	pop	{r3, pc}
    9208:	andeq	lr, r1, pc, lsl #2
    920c:	push	{r3, lr}
    9210:	movw	r0, #57612	; 0xe10c
    9214:	movw	r3, #57612	; 0xe10c
    9218:	movt	r0, #1
    921c:	movt	r3, #1
    9220:	rsb	r3, r0, r3
    9224:	asr	r3, r3, #2
    9228:	add	r3, r3, r3, lsr #31
    922c:	asrs	r1, r3, #1
    9230:	popeq	{r3, pc}
    9234:	movw	r2, #0
    9238:	movt	r2, #0
    923c:	cmp	r2, #0
    9240:	popeq	{r3, pc}
    9244:	blx	r2
    9248:	pop	{r3, pc}
    924c:	push	{r4, lr}
    9250:	movw	r4, #57652	; 0xe134
    9254:	movt	r4, #1
    9258:	ldrb	r3, [r4]
    925c:	cmp	r3, #0
    9260:	popne	{r4, pc}
    9264:	bl	91d4 <close@plt+0x82c>
    9268:	mov	r3, #1
    926c:	strb	r3, [r4]
    9270:	pop	{r4, pc}
    9274:	movw	r0, #57092	; 0xdf04
    9278:	movt	r0, #1
    927c:	push	{r3, lr}
    9280:	ldr	r3, [r0]
    9284:	cmp	r3, #0
    9288:	beq	92a0 <close@plt+0x8f8>
    928c:	movw	r3, #0
    9290:	movt	r3, #0
    9294:	cmp	r3, #0
    9298:	beq	92a0 <close@plt+0x8f8>
    929c:	blx	r3
    92a0:	pop	{r3, lr}
    92a4:	b	920c <close@plt+0x864>
    92a8:	push	{r3, lr}
    92ac:	movw	r1, #17128	; 0x42e8
    92b0:	movw	r2, #17156	; 0x4304
    92b4:	movt	r1, #1
    92b8:	movt	r2, #1
    92bc:	mov	r0, #1
    92c0:	bl	896c <__printf_chk@plt>
    92c4:	movw	r0, #17160	; 0x4308
    92c8:	movt	r0, #1
    92cc:	bl	88f4 <puts@plt>
    92d0:	movw	r0, #17204	; 0x4334
    92d4:	movt	r0, #1
    92d8:	bl	88f4 <puts@plt>
    92dc:	movw	r0, #17240	; 0x4358
    92e0:	pop	{r3, lr}
    92e4:	movt	r0, #1
    92e8:	b	88f4 <puts@plt>
    92ec:	ldr	r3, [pc, #4068]	; a2d8 <close@plt+0x1930>
    92f0:	ldr	r2, [pc, #4068]	; a2dc <close@plt+0x1934>
    92f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    92f8:	add	r3, pc, r3
    92fc:	sub	sp, sp, #164	; 0xa4
    9300:	str	r1, [sp, #28]
    9304:	str	r0, [sp, #4]
    9308:	ldr	r5, [r3, r2]
    930c:	ldrb	r1, [r0, #17]
    9310:	ldr	r6, [r5]
    9314:	cmp	r1, #4
    9318:	str	r5, [sp, #52]	; 0x34
    931c:	str	r6, [sp, #156]	; 0x9c
    9320:	beq	96fc <close@plt+0xd54>
    9324:	ldr	r7, [r0, #4]
    9328:	ldrb	sl, [r0]
    932c:	cmp	r7, #1
    9330:	bls	9760 <close@plt+0xdb8>
    9334:	sub	r0, r7, #2
    9338:	cmp	r0, #1
    933c:	bls	935c <close@plt+0x9b4>
    9340:	ldr	r3, [sp, #52]	; 0x34
    9344:	ldr	r0, [sp, #156]	; 0x9c
    9348:	ldr	r5, [r3]
    934c:	cmp	r0, r5
    9350:	bne	b358 <close@plt+0x29b0>
    9354:	add	sp, sp, #164	; 0xa4
    9358:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    935c:	ldr	r4, [sp, #4]
    9360:	ldr	r8, [r4, #12]
    9364:	cmp	r8, #1
    9368:	beq	9b50 <close@plt+0x11a8>
    936c:	ldr	r9, [pc, #3948]	; a2e0 <close@plt+0x1938>
    9370:	lsl	sl, sl, #5
    9374:	ldr	r5, [pc, #3944]	; a2e4 <close@plt+0x193c>
    9378:	mov	r2, r4
    937c:	ldr	r7, [pc, #3940]	; a2e8 <close@plt+0x1940>
    9380:	add	ip, pc, r9
    9384:	ldr	r3, [pc, #3936]	; a2ec <close@plt+0x1944>
    9388:	add	r6, pc, r5
    938c:	add	r4, pc, r7
    9390:	ldr	r8, [pc, #3928]	; a2f0 <close@plt+0x1948>
    9394:	add	r1, pc, r3
    9398:	add	fp, ip, sl
    939c:	add	r3, r4, sl
    93a0:	add	ip, r6, sl
    93a4:	str	r3, [sp, #24]
    93a8:	add	r3, sp, #120	; 0x78
    93ac:	ldr	r6, [pc, #3904]	; a2f4 <close@plt+0x194c>
    93b0:	add	r9, pc, r8
    93b4:	str	fp, [sp, #12]
    93b8:	mov	fp, #0
    93bc:	add	r0, r1, sl
    93c0:	add	r5, sp, #184	; 0xb8
    93c4:	add	r1, r9, sl
    93c8:	add	r7, pc, r6
    93cc:	str	r0, [sp, #16]
    93d0:	str	ip, [sp, #20]
    93d4:	str	r1, [sp, #32]
    93d8:	str	r5, [sp, #8]
    93dc:	str	r7, [sp, #36]	; 0x24
    93e0:	ldr	r8, [r2, #32]
    93e4:	cmp	r8, #0
    93e8:	beq	a674 <close@plt+0x1ccc>
    93ec:	ldr	r4, [sp, #12]
    93f0:	ldr	r0, [r4, #64]	; 0x40
    93f4:	rsb	r1, r0, r8
    93f8:	cmp	r1, #0
    93fc:	asrgt	r1, r1, #1
    9400:	strgt	r1, [r3, #-28]	; 0xffffffe4
    9404:	ble	a678 <close@plt+0x1cd0>
    9408:	ldr	r9, [r2, #36]	; 0x24
    940c:	cmp	r9, #0
    9410:	beq	a688 <close@plt+0x1ce0>
    9414:	ldr	ip, [sp, #16]
    9418:	ldr	r5, [ip, #68]	; 0x44
    941c:	rsb	r0, r5, r9
    9420:	cmp	r0, #0
    9424:	asrgt	r0, r0, #1
    9428:	strgt	r0, [r3, #-24]	; 0xffffffe8
    942c:	ble	a68c <close@plt+0x1ce4>
    9430:	ldr	r7, [r2, #40]	; 0x28
    9434:	cmp	r7, #0
    9438:	beq	a69c <close@plt+0x1cf4>
    943c:	ldr	r6, [sp, #20]
    9440:	ldr	r8, [r6, #72]	; 0x48
    9444:	rsb	ip, r8, r7
    9448:	cmp	ip, #0
    944c:	asrgt	ip, ip, #1
    9450:	strgt	ip, [r3, #-20]	; 0xffffffec
    9454:	ble	a6a0 <close@plt+0x1cf8>
    9458:	ldr	r4, [r2, #44]	; 0x2c
    945c:	cmp	r4, #0
    9460:	beq	a6b0 <close@plt+0x1d08>
    9464:	ldr	r9, [sp, #24]
    9468:	ldr	r5, [r9, #76]	; 0x4c
    946c:	rsb	r4, r5, r4
    9470:	cmp	r4, #0
    9474:	asrgt	r4, r4, #1
    9478:	strgt	r4, [r3, #-16]
    947c:	ble	a6b4 <close@plt+0x1d0c>
    9480:	ldr	r7, [r2, #48]	; 0x30
    9484:	cmp	r7, #0
    9488:	beq	a6c4 <close@plt+0x1d1c>
    948c:	ldr	r6, [sp, #32]
    9490:	ldr	r8, [r6, #80]	; 0x50
    9494:	rsb	r5, r8, r7
    9498:	cmp	r5, #0
    949c:	asrgt	r5, r5, #1
    94a0:	strgt	r5, [r3, #-12]
    94a4:	ble	a6c8 <close@plt+0x1d20>
    94a8:	ldr	r6, [r2, #52]	; 0x34
    94ac:	cmp	r6, #0
    94b0:	beq	a668 <close@plt+0x1cc0>
    94b4:	ldr	r9, [sp, #36]	; 0x24
    94b8:	add	r7, r9, sl
    94bc:	ldr	r8, [r7, #84]	; 0x54
    94c0:	rsb	r6, r8, r6
    94c4:	cmp	r6, #0
    94c8:	asrgt	r6, r6, #1
    94cc:	strgt	r6, [r3, #-8]
    94d0:	ble	a66c <close@plt+0x1cc4>
    94d4:	ldr	r9, [r2, #56]	; 0x38
    94d8:	cmp	r9, #0
    94dc:	beq	a65c <close@plt+0x1cb4>
    94e0:	ldr	r7, [pc, #3600]	; a2f8 <close@plt+0x1950>
    94e4:	add	r8, pc, r7
    94e8:	add	r7, r8, sl
    94ec:	ldr	r8, [r7, #88]	; 0x58
    94f0:	rsb	r7, r8, r9
    94f4:	cmp	r7, #0
    94f8:	asrgt	r7, r7, #1
    94fc:	strgt	r7, [r3, #-4]
    9500:	ble	a660 <close@plt+0x1cb8>
    9504:	ldr	r8, [r2, #60]	; 0x3c
    9508:	cmp	r8, #0
    950c:	mvneq	r8, #4
    9510:	streq	r8, [r3]
    9514:	beq	9540 <close@plt+0xb98>
    9518:	ldr	r9, [pc, #3548]	; a2fc <close@plt+0x1954>
    951c:	add	r9, pc, r9
    9520:	add	r9, r9, sl
    9524:	ldr	r9, [r9, #92]	; 0x5c
    9528:	rsb	r9, r9, r8
    952c:	cmp	r9, #0
    9530:	strle	r9, [r3]
    9534:	asrgt	r8, r9, #1
    9538:	strgt	r8, [r3]
    953c:	movle	r8, r9
    9540:	cmp	r1, r0
    9544:	movlt	r1, r0
    9548:	add	r3, r3, #32
    954c:	cmp	r1, ip
    9550:	movlt	r1, ip
    9554:	add	r2, r2, #32
    9558:	cmp	r1, r4
    955c:	movlt	r1, r4
    9560:	cmp	r1, r5
    9564:	movlt	r1, r5
    9568:	cmp	r6, r1
    956c:	movlt	r6, r1
    9570:	ldr	r1, [sp, #8]
    9574:	cmp	r7, r6
    9578:	movlt	r7, r6
    957c:	cmp	r8, r7
    9580:	movlt	r8, r7
    9584:	cmp	fp, r8
    9588:	movlt	fp, r8
    958c:	cmp	r3, r1
    9590:	bne	93e0 <close@plt+0xa38>
    9594:	ldr	sl, [sp, #4]
    9598:	add	r2, fp, #1
    959c:	add	r8, sp, #92	; 0x5c
    95a0:	add	fp, fp, #15
    95a4:	add	r6, sp, #156	; 0x9c
    95a8:	mov	r4, #0
    95ac:	ldrb	r7, [sl, #18]
    95b0:	b	964c <close@plt+0xca4>
    95b4:	ldr	r9, [r3, #4]
    95b8:	addeq	r1, r1, #2
    95bc:	cmp	r2, r9
    95c0:	blt	967c <close@plt+0xcd4>
    95c4:	ldr	ip, [r3, #8]
    95c8:	addeq	r1, r1, #2
    95cc:	cmp	r2, ip
    95d0:	blt	9690 <close@plt+0xce8>
    95d4:	ldr	r9, [r3, #12]
    95d8:	addeq	r1, r1, #2
    95dc:	cmp	r2, r9
    95e0:	blt	96a4 <close@plt+0xcfc>
    95e4:	ldr	ip, [r3, #16]
    95e8:	addeq	r1, r1, #2
    95ec:	cmp	r2, ip
    95f0:	blt	96b8 <close@plt+0xd10>
    95f4:	ldr	r9, [r3, #20]
    95f8:	addeq	r1, r1, #2
    95fc:	cmp	r2, r9
    9600:	blt	96cc <close@plt+0xd24>
    9604:	ldr	ip, [r3, #24]
    9608:	addeq	r1, r1, #2
    960c:	cmp	r2, ip
    9610:	blt	96e0 <close@plt+0xd38>
    9614:	ldr	r9, [r3, #28]
    9618:	addeq	r1, r1, #2
    961c:	cmp	r2, r9
    9620:	bge	96f4 <close@plt+0xd4c>
    9624:	cmp	r9, fp
    9628:	addle	r1, r1, #1
    962c:	add	r3, r3, #32
    9630:	cmp	r3, r6
    9634:	bne	965c <close@plt+0xcb4>
    9638:	add	r4, r4, r1
    963c:	sub	fp, fp, #1
    9640:	cmp	r4, r7
    9644:	bge	a408 <close@plt+0x1a60>
    9648:	mov	r2, r5
    964c:	sub	r5, r2, #1
    9650:	mov	r0, r4
    9654:	mov	r3, r8
    9658:	mov	r1, #0
    965c:	ldr	ip, [r3]
    9660:	cmp	r2, ip
    9664:	bge	95b4 <close@plt+0xc0c>
    9668:	ldr	r9, [r3, #4]
    966c:	cmp	ip, fp
    9670:	addle	r1, r1, #1
    9674:	cmp	r2, r9
    9678:	bge	95c4 <close@plt+0xc1c>
    967c:	ldr	ip, [r3, #8]
    9680:	cmp	r9, fp
    9684:	addle	r1, r1, #1
    9688:	cmp	r2, ip
    968c:	bge	95d4 <close@plt+0xc2c>
    9690:	ldr	r9, [r3, #12]
    9694:	cmp	ip, fp
    9698:	addle	r1, r1, #1
    969c:	cmp	r2, r9
    96a0:	bge	95e4 <close@plt+0xc3c>
    96a4:	ldr	ip, [r3, #16]
    96a8:	cmp	r9, fp
    96ac:	addle	r1, r1, #1
    96b0:	cmp	r2, ip
    96b4:	bge	95f4 <close@plt+0xc4c>
    96b8:	ldr	r9, [r3, #20]
    96bc:	cmp	ip, fp
    96c0:	addle	r1, r1, #1
    96c4:	cmp	r2, r9
    96c8:	bge	9604 <close@plt+0xc5c>
    96cc:	ldr	ip, [r3, #24]
    96d0:	cmp	r9, fp
    96d4:	addle	r1, r1, #1
    96d8:	cmp	r2, ip
    96dc:	bge	9614 <close@plt+0xc6c>
    96e0:	ldr	r9, [r3, #28]
    96e4:	cmp	ip, fp
    96e8:	addle	r1, r1, #1
    96ec:	cmp	r2, r9
    96f0:	blt	9624 <close@plt+0xc7c>
    96f4:	addeq	r1, r1, #2
    96f8:	b	962c <close@plt+0xc84>
    96fc:	ldr	r9, [r0, #4]
    9700:	ldrb	sl, [r0]
    9704:	cmp	r9, #1
    9708:	str	sl, [sp, #20]
    970c:	bls	a6d0 <close@plt+0x1d28>
    9710:	sub	r0, r9, #2
    9714:	cmp	r0, #1
    9718:	bhi	9340 <close@plt+0x998>
    971c:	ldr	r8, [sp, #4]
    9720:	ldr	r4, [r8, #12]
    9724:	cmp	r4, #1
    9728:	beq	b29c <close@plt+0x28f4>
    972c:	ldr	r6, [r8, #32]
    9730:	cmp	r6, #0
    9734:	beq	acac <close@plt+0x2304>
    9738:	ldr	r2, [pc, #3008]	; a300 <close@plt+0x1958>
    973c:	ldr	r1, [sp, #20]
    9740:	add	ip, pc, r2
    9744:	ldr	r7, [ip, r1, lsl #4]
    9748:	rsb	fp, r7, r6
    974c:	cmp	fp, #0
    9750:	ble	acb0 <close@plt+0x2308>
    9754:	asr	fp, fp, #1
    9758:	str	fp, [sp, #92]	; 0x5c
    975c:	b	acb4 <close@plt+0x230c>
    9760:	ldrb	r7, [r0, #8]
    9764:	cmp	r7, #0
    9768:	beq	9340 <close@plt+0x998>
    976c:	ldr	r9, [pc, #2960]	; a304 <close@plt+0x195c>
    9770:	lsl	sl, sl, #5
    9774:	ldr	r1, [pc, #2956]	; a308 <close@plt+0x1960>
    9778:	add	r6, sp, #92	; 0x5c
    977c:	add	r7, pc, r9
    9780:	ldr	ip, [pc, #2948]	; a30c <close@plt+0x1964>
    9784:	add	r9, r7, sl
    9788:	ldr	r7, [r0, #12]
    978c:	add	r5, pc, r1
    9790:	ldr	r2, [pc, #2936]	; a310 <close@plt+0x1968>
    9794:	ldr	r1, [pc, #2936]	; a314 <close@plt+0x196c>
    9798:	add	r8, pc, ip
    979c:	add	r3, r8, sl
    97a0:	add	ip, pc, r2
    97a4:	add	r8, r5, sl
    97a8:	str	r7, [sp, #60]	; 0x3c
    97ac:	add	r5, pc, r1
    97b0:	str	sl, [sp, #56]	; 0x38
    97b4:	str	r6, [sp, #44]	; 0x2c
    97b8:	str	r3, [sp, #64]	; 0x40
    97bc:	add	r3, ip, sl
    97c0:	str	r6, [sp, #8]
    97c4:	add	sl, r5, sl
    97c8:	str	sl, [sp, #80]	; 0x50
    97cc:	mov	sl, r6
    97d0:	ldr	r6, [sp, #60]	; 0x3c
    97d4:	str	r9, [sp, #72]	; 0x48
    97d8:	ldr	r9, [sp, #28]
    97dc:	cmp	r6, #1
    97e0:	ldr	r2, [pc, #2864]	; a318 <close@plt+0x1970>
    97e4:	str	r8, [sp, #68]	; 0x44
    97e8:	mov	r8, #0
    97ec:	add	ip, pc, r2
    97f0:	str	r3, [sp, #76]	; 0x4c
    97f4:	str	ip, [sp, #84]	; 0x54
    97f8:	mov	fp, r9
    97fc:	str	r8, [sp, #24]
    9800:	str	r8, [sp, #40]	; 0x28
    9804:	str	r0, [sp, #20]
    9808:	beq	a004 <close@plt+0x165c>
    980c:	ldr	r8, [sp, #20]
    9810:	ldr	r1, [r8, #32]
    9814:	cmp	r1, #0
    9818:	beq	a258 <close@plt+0x18b0>
    981c:	ldr	r5, [pc, #2808]	; a31c <close@plt+0x1974>
    9820:	ldr	r9, [sp, #56]	; 0x38
    9824:	add	r3, pc, r5
    9828:	add	r2, r3, r9
    982c:	ldr	ip, [r2, #64]	; 0x40
    9830:	rsb	r1, ip, r1
    9834:	cmp	r1, #0
    9838:	addle	r6, sp, #92	; 0x5c
    983c:	addgt	ip, sp, #92	; 0x5c
    9840:	ldrle	sl, [sp, #24]
    9844:	asrgt	r1, r1, #1
    9848:	ldrgt	r0, [sp, #24]
    984c:	strle	r1, [r6, sl]
    9850:	strgt	r1, [ip, r0]
    9854:	ldr	sl, [sp, #20]
    9858:	bic	ip, r1, r1, asr #31
    985c:	ldr	r5, [sl, #36]	; 0x24
    9860:	cmp	r5, #0
    9864:	beq	a248 <close@plt+0x18a0>
    9868:	ldr	r6, [pc, #2736]	; a320 <close@plt+0x1978>
    986c:	ldr	r2, [sp, #56]	; 0x38
    9870:	add	r3, pc, r6
    9874:	add	r1, r3, r2
    9878:	ldr	r0, [r1, #68]	; 0x44
    987c:	rsb	r2, r0, r5
    9880:	cmp	r2, #0
    9884:	asrgt	r2, r2, #1
    9888:	ldrle	r7, [sp, #8]
    988c:	ldrgt	r8, [sp, #8]
    9890:	strle	r2, [r7, #4]
    9894:	strgt	r2, [r8, #4]
    9898:	ldr	sl, [sp, #20]
    989c:	cmp	r2, ip
    98a0:	movlt	r2, ip
    98a4:	ldr	r7, [sl, #40]	; 0x28
    98a8:	cmp	r7, #0
    98ac:	beq	a350 <close@plt+0x19a8>
    98b0:	ldr	r5, [sp, #84]	; 0x54
    98b4:	ldr	ip, [sp, #56]	; 0x38
    98b8:	add	r6, r5, ip
    98bc:	ldr	r3, [r6, #72]	; 0x48
    98c0:	rsb	r1, r3, r7
    98c4:	cmp	r1, #0
    98c8:	asrgt	r1, r1, #1
    98cc:	ldrle	r7, [sp, #8]
    98d0:	ldrgt	r4, [sp, #8]
    98d4:	strle	r1, [r7, #8]
    98d8:	strgt	r1, [r4, #8]
    98dc:	ldr	r7, [sp, #20]
    98e0:	cmp	r1, r2
    98e4:	movlt	r1, r2
    98e8:	ldr	r5, [r7, #44]	; 0x2c
    98ec:	cmp	r5, #0
    98f0:	beq	a2c8 <close@plt+0x1920>
    98f4:	ldr	r2, [sp, #80]	; 0x50
    98f8:	ldr	ip, [r2, #76]	; 0x4c
    98fc:	rsb	r7, ip, r5
    9900:	cmp	r7, #0
    9904:	asrgt	r7, r7, #1
    9908:	ldrle	r8, [sp, #8]
    990c:	ldrgt	r9, [sp, #8]
    9910:	strle	r7, [r8, #12]
    9914:	strgt	r7, [r9, #12]
    9918:	ldr	r6, [sp, #20]
    991c:	cmp	r7, r1
    9920:	movlt	r7, r1
    9924:	ldr	r3, [r6, #48]	; 0x30
    9928:	cmp	r3, #0
    992c:	beq	a2b8 <close@plt+0x1910>
    9930:	ldr	r1, [sp, #76]	; 0x4c
    9934:	ldr	r0, [r1, #80]	; 0x50
    9938:	rsb	r1, r0, r3
    993c:	cmp	r1, #0
    9940:	asrgt	r1, r1, #1
    9944:	ldrle	r3, [sp, #8]
    9948:	ldrgt	r4, [sp, #8]
    994c:	strle	r1, [r3, #16]
    9950:	strgt	r1, [r4, #16]
    9954:	ldr	r2, [sp, #20]
    9958:	cmp	r1, r7
    995c:	movlt	r1, r7
    9960:	ldr	ip, [r2, #52]	; 0x34
    9964:	cmp	ip, #0
    9968:	beq	a2a8 <close@plt+0x1900>
    996c:	ldr	r7, [sp, #72]	; 0x48
    9970:	ldr	r6, [r7, #84]	; 0x54
    9974:	rsb	r2, r6, ip
    9978:	cmp	r2, #0
    997c:	asrgt	r2, r2, #1
    9980:	ldrle	r8, [sp, #8]
    9984:	ldrgt	r9, [sp, #8]
    9988:	strle	r2, [r8, #20]
    998c:	strgt	r2, [r9, #20]
    9990:	ldr	r8, [sp, #20]
    9994:	cmp	r2, r1
    9998:	movlt	r2, r1
    999c:	ldr	r3, [r8, #56]	; 0x38
    99a0:	cmp	r3, #0
    99a4:	beq	a298 <close@plt+0x18f0>
    99a8:	ldr	r0, [sp, #68]	; 0x44
    99ac:	ldr	r1, [r0, #88]	; 0x58
    99b0:	rsb	r1, r1, r3
    99b4:	cmp	r1, #0
    99b8:	asrgt	r1, r1, #1
    99bc:	ldrle	r3, [sp, #8]
    99c0:	ldrgt	r4, [sp, #8]
    99c4:	strle	r1, [r3, #24]
    99c8:	strgt	r1, [r4, #24]
    99cc:	ldr	r5, [sp, #20]
    99d0:	cmp	r1, r2
    99d4:	movlt	r1, r2
    99d8:	ldr	ip, [r5, #60]	; 0x3c
    99dc:	cmp	ip, #0
    99e0:	bne	a26c <close@plt+0x18c4>
    99e4:	ldr	r9, [sp, #8]
    99e8:	mvn	r6, #4
    99ec:	str	r6, [r9, #28]
    99f0:	ldr	sl, [sp, #24]
    99f4:	cmp	r1, r6
    99f8:	movlt	r1, r6
    99fc:	ldr	r0, [sp, #4]
    9a00:	add	r4, sp, #92	; 0x5c
    9a04:	ldr	r2, [sp, #8]
    9a08:	add	r3, r1, #1
    9a0c:	str	fp, [sp, #48]	; 0x30
    9a10:	add	r1, r1, #15
    9a14:	ldrb	r5, [r0, #18]
    9a18:	add	r9, r2, #16
    9a1c:	ldr	r8, [r2, #4]
    9a20:	mov	r0, #0
    9a24:	ldr	r7, [r2, #8]
    9a28:	str	r5, [sp, #12]
    9a2c:	ldm	r9, {r5, r9, ip}
    9a30:	ldr	r6, [r2, #12]
    9a34:	ldr	r2, [r2, #28]
    9a38:	ldr	sl, [r4, sl]
    9a3c:	str	ip, [sp, #32]
    9a40:	str	r2, [sp, #36]	; 0x24
    9a44:	mov	fp, r2
    9a48:	b	9ac4 <close@plt+0x111c>
    9a4c:	movne	r2, #0
    9a50:	moveq	r2, #2
    9a54:	cmp	r3, r8
    9a58:	blt	9ae8 <close@plt+0x1140>
    9a5c:	addeq	r2, r2, #2
    9a60:	cmp	r3, r7
    9a64:	blt	9af8 <close@plt+0x1150>
    9a68:	addeq	r2, r2, #2
    9a6c:	cmp	r3, r6
    9a70:	blt	9b08 <close@plt+0x1160>
    9a74:	addeq	r2, r2, #2
    9a78:	cmp	r3, r5
    9a7c:	blt	9b18 <close@plt+0x1170>
    9a80:	addeq	r2, r2, #2
    9a84:	cmp	r3, r9
    9a88:	blt	9b28 <close@plt+0x1180>
    9a8c:	addeq	r2, r2, #2
    9a90:	cmp	r3, ip
    9a94:	blt	9b38 <close@plt+0x1190>
    9a98:	addeq	r2, r2, #2
    9a9c:	cmp	r3, fp
    9aa0:	bge	9b48 <close@plt+0x11a0>
    9aa4:	cmp	fp, r1
    9aa8:	addle	r2, r2, #1
    9aac:	add	r0, r0, r2
    9ab0:	ldr	r2, [sp, #12]
    9ab4:	sub	r1, r1, #1
    9ab8:	cmp	r0, r2
    9abc:	bge	9c60 <close@plt+0x12b8>
    9ac0:	mov	r3, r4
    9ac4:	cmp	r3, sl
    9ac8:	sub	r4, r3, #1
    9acc:	str	r0, [sp, #16]
    9ad0:	bge	9a4c <close@plt+0x10a4>
    9ad4:	cmp	sl, r1
    9ad8:	movgt	r2, #0
    9adc:	movle	r2, #1
    9ae0:	cmp	r3, r8
    9ae4:	bge	9a5c <close@plt+0x10b4>
    9ae8:	cmp	r8, r1
    9aec:	addle	r2, r2, #1
    9af0:	cmp	r3, r7
    9af4:	bge	9a68 <close@plt+0x10c0>
    9af8:	cmp	r7, r1
    9afc:	addle	r2, r2, #1
    9b00:	cmp	r3, r6
    9b04:	bge	9a74 <close@plt+0x10cc>
    9b08:	cmp	r6, r1
    9b0c:	addle	r2, r2, #1
    9b10:	cmp	r3, r5
    9b14:	bge	9a80 <close@plt+0x10d8>
    9b18:	cmp	r5, r1
    9b1c:	addle	r2, r2, #1
    9b20:	cmp	r3, r9
    9b24:	bge	9a8c <close@plt+0x10e4>
    9b28:	cmp	r9, r1
    9b2c:	addle	r2, r2, #1
    9b30:	cmp	r3, ip
    9b34:	bge	9a98 <close@plt+0x10f0>
    9b38:	cmp	ip, r1
    9b3c:	addle	r2, r2, #1
    9b40:	cmp	r3, fp
    9b44:	blt	9aa4 <close@plt+0x10fc>
    9b48:	addeq	r2, r2, #2
    9b4c:	b	9aac <close@plt+0x1104>
    9b50:	ldr	fp, [r4, #64]	; 0x40
    9b54:	mov	sl, r4
    9b58:	ldr	r7, [r4, #68]	; 0x44
    9b5c:	ldr	r6, [r4, #72]	; 0x48
    9b60:	ldr	r5, [r4, #76]	; 0x4c
    9b64:	cmp	r7, fp
    9b68:	movge	r8, r7
    9b6c:	movlt	r8, fp
    9b70:	ldr	r4, [r4, #80]	; 0x50
    9b74:	cmp	r8, r6
    9b78:	movlt	r8, r6
    9b7c:	ldr	ip, [sl, #84]	; 0x54
    9b80:	cmp	r8, r5
    9b84:	movlt	r8, r5
    9b88:	ldr	r0, [sl, #88]	; 0x58
    9b8c:	cmp	r8, r4
    9b90:	movlt	r8, r4
    9b94:	ldr	r1, [sl, #92]	; 0x5c
    9b98:	cmp	r8, ip
    9b9c:	movlt	r8, ip
    9ba0:	cmp	r8, r0
    9ba4:	movlt	r8, r0
    9ba8:	ldr	r2, [sl, #32]
    9bac:	cmp	r8, r1
    9bb0:	movlt	r8, r1
    9bb4:	ldr	r3, [sl, #36]	; 0x24
    9bb8:	str	fp, [sp, #124]	; 0x7c
    9bbc:	bic	fp, r8, r8, asr #31
    9bc0:	ldr	r9, [sl, #40]	; 0x28
    9bc4:	cmp	fp, r2
    9bc8:	movlt	fp, r2
    9bcc:	cmp	fp, r3
    9bd0:	movlt	fp, r3
    9bd4:	str	r7, [sp, #128]	; 0x80
    9bd8:	ldr	r7, [sl, #44]	; 0x2c
    9bdc:	cmp	fp, r9
    9be0:	movlt	fp, r9
    9be4:	ldr	r8, [sl, #48]	; 0x30
    9be8:	str	r6, [sp, #132]	; 0x84
    9bec:	cmp	fp, r7
    9bf0:	movge	r6, fp
    9bf4:	movlt	r6, r7
    9bf8:	str	r5, [sp, #136]	; 0x88
    9bfc:	cmp	r6, r8
    9c00:	movlt	r6, r8
    9c04:	ldr	r5, [sl, #52]	; 0x34
    9c08:	str	r4, [sp, #140]	; 0x8c
    9c0c:	ldr	r4, [sl, #56]	; 0x38
    9c10:	cmp	r6, r5
    9c14:	movlt	r6, r5
    9c18:	ldr	sl, [sl, #60]	; 0x3c
    9c1c:	cmp	r6, r4
    9c20:	movlt	r6, r4
    9c24:	str	ip, [sp, #144]	; 0x90
    9c28:	str	r0, [sp, #148]	; 0x94
    9c2c:	cmp	r6, sl
    9c30:	movge	fp, r6
    9c34:	movlt	fp, sl
    9c38:	str	r1, [sp, #152]	; 0x98
    9c3c:	str	r2, [sp, #92]	; 0x5c
    9c40:	str	r3, [sp, #96]	; 0x60
    9c44:	str	r9, [sp, #100]	; 0x64
    9c48:	str	r7, [sp, #104]	; 0x68
    9c4c:	str	r8, [sp, #108]	; 0x6c
    9c50:	str	r5, [sp, #112]	; 0x70
    9c54:	str	r4, [sp, #116]	; 0x74
    9c58:	str	sl, [sp, #120]	; 0x78
    9c5c:	b	9594 <close@plt+0xbec>
    9c60:	cmp	r2, r0
    9c64:	ldr	ip, [sp, #16]
    9c68:	subeq	r4, r3, #2
    9c6c:	mov	r1, r2
    9c70:	add	r3, r4, #1
    9c74:	moveq	ip, r2
    9c78:	cmp	r3, sl
    9c7c:	ldr	fp, [sp, #48]	; 0x30
    9c80:	bge	a0d4 <close@plt+0x172c>
    9c84:	rsb	sl, r4, sl
    9c88:	cmp	sl, #16
    9c8c:	ldrgt	r0, [sp, #28]
    9c90:	movgt	r2, #16
    9c94:	ldrgt	sl, [sp, #24]
    9c98:	ldrle	r2, [sp, #28]
    9c9c:	ldrle	r1, [sp, #24]
    9ca0:	strgt	r2, [r0, sl]
    9ca4:	strle	sl, [r2, r1]
    9ca8:	cmp	r3, r8
    9cac:	bge	a0cc <close@plt+0x1724>
    9cb0:	rsb	r1, r4, r8
    9cb4:	cmp	r1, #16
    9cb8:	movgt	r1, #16
    9cbc:	strgt	r1, [fp, #4]
    9cc0:	bgt	9cc8 <close@plt+0x1320>
    9cc4:	str	r1, [fp, #4]
    9cc8:	cmp	r3, r7
    9ccc:	bge	a0c4 <close@plt+0x171c>
    9cd0:	rsb	r2, r4, r7
    9cd4:	cmp	r2, #16
    9cd8:	movgt	r2, #16
    9cdc:	strgt	r2, [fp, #8]
    9ce0:	bgt	9ce8 <close@plt+0x1340>
    9ce4:	str	r2, [fp, #8]
    9ce8:	cmp	r3, r6
    9cec:	bge	a0bc <close@plt+0x1714>
    9cf0:	rsb	r0, r4, r6
    9cf4:	cmp	r0, #16
    9cf8:	movgt	r0, #16
    9cfc:	strgt	r0, [fp, #12]
    9d00:	bgt	9d08 <close@plt+0x1360>
    9d04:	str	r0, [fp, #12]
    9d08:	cmp	r3, r5
    9d0c:	bge	a0b4 <close@plt+0x170c>
    9d10:	rsb	r1, r4, r5
    9d14:	cmp	r1, #16
    9d18:	movgt	r1, #16
    9d1c:	strgt	r1, [fp, #16]
    9d20:	bgt	9d28 <close@plt+0x1380>
    9d24:	str	r1, [fp, #16]
    9d28:	cmp	r3, r9
    9d2c:	bge	a0ac <close@plt+0x1704>
    9d30:	rsb	r2, r4, r9
    9d34:	cmp	r2, #16
    9d38:	movgt	r2, #16
    9d3c:	strgt	r2, [fp, #20]
    9d40:	bgt	9d48 <close@plt+0x13a0>
    9d44:	str	r2, [fp, #20]
    9d48:	ldr	r0, [sp, #32]
    9d4c:	cmp	r3, r0
    9d50:	bge	a0a4 <close@plt+0x16fc>
    9d54:	rsb	r1, r4, r0
    9d58:	cmp	r1, #16
    9d5c:	movgt	r1, #16
    9d60:	strgt	r1, [fp, #24]
    9d64:	bgt	9d6c <close@plt+0x13c4>
    9d68:	str	r1, [fp, #24]
    9d6c:	ldr	r2, [sp, #36]	; 0x24
    9d70:	cmp	r3, r2
    9d74:	movge	r2, #0
    9d78:	strge	r2, [fp, #28]
    9d7c:	bge	9d98 <close@plt+0x13f0>
    9d80:	rsb	r4, r4, r2
    9d84:	mov	sl, r2
    9d88:	cmp	r4, #16
    9d8c:	strle	r4, [fp, #28]
    9d90:	movgt	r2, #16
    9d94:	strgt	r2, [fp, #28]
    9d98:	ldr	r0, [sp, #4]
    9d9c:	ldrb	r2, [r0, #18]
    9da0:	cmp	ip, r2
    9da4:	bge	9fb4 <close@plt+0x160c>
    9da8:	ldr	sl, [sp, #28]
    9dac:	ldr	r4, [sp, #24]
    9db0:	ldr	r1, [sl, r4]
    9db4:	sub	r0, r1, #2
    9db8:	cmp	r0, #13
    9dbc:	bls	a0e8 <close@plt+0x1740>
    9dc0:	add	r0, sp, #92	; 0x5c
    9dc4:	ldr	r1, [r0, r4]
    9dc8:	cmp	r3, r1
    9dcc:	beq	a360 <close@plt+0x19b8>
    9dd0:	ldr	r4, [fp, #4]
    9dd4:	sub	r0, r4, #2
    9dd8:	cmp	r0, #13
    9ddc:	bls	a118 <close@plt+0x1770>
    9de0:	cmp	r3, r8
    9de4:	beq	a37c <close@plt+0x19d4>
    9de8:	ldr	r4, [fp, #8]
    9dec:	sub	r0, r4, #2
    9df0:	cmp	r0, #13
    9df4:	bls	a144 <close@plt+0x179c>
    9df8:	cmp	r3, r7
    9dfc:	beq	a398 <close@plt+0x19f0>
    9e00:	ldr	r4, [fp, #12]
    9e04:	sub	r0, r4, #2
    9e08:	cmp	r0, #13
    9e0c:	bls	a170 <close@plt+0x17c8>
    9e10:	cmp	r3, r6
    9e14:	beq	a3b4 <close@plt+0x1a0c>
    9e18:	ldr	r1, [fp, #16]
    9e1c:	sub	r0, r1, #2
    9e20:	cmp	r0, #13
    9e24:	bls	a19c <close@plt+0x17f4>
    9e28:	cmp	r3, r5
    9e2c:	beq	a3d0 <close@plt+0x1a28>
    9e30:	ldr	r8, [fp, #20]
    9e34:	sub	r0, r8, #2
    9e38:	cmp	r0, #13
    9e3c:	bls	a1c8 <close@plt+0x1820>
    9e40:	cmp	r3, r9
    9e44:	beq	a3ec <close@plt+0x1a44>
    9e48:	ldr	r6, [fp, #24]
    9e4c:	sub	r0, r6, #2
    9e50:	cmp	r0, #13
    9e54:	bls	a1f4 <close@plt+0x184c>
    9e58:	ldr	r9, [sp, #32]
    9e5c:	cmp	r3, r9
    9e60:	beq	a640 <close@plt+0x1c98>
    9e64:	ldr	r1, [fp, #28]
    9e68:	sub	r0, r1, #2
    9e6c:	cmp	r0, #13
    9e70:	bhi	a220 <close@plt+0x1878>
    9e74:	add	ip, ip, #1
    9e78:	add	r5, r1, #1
    9e7c:	str	r5, [fp, #28]
    9e80:	ldr	r4, [sp, #4]
    9e84:	ldrb	r2, [r4, #18]
    9e88:	cmp	r2, ip
    9e8c:	ble	9fb4 <close@plt+0x160c>
    9e90:	ldr	r6, [fp]
    9e94:	cmp	r6, #15
    9e98:	addle	r6, r6, #1
    9e9c:	strle	r6, [fp]
    9ea0:	ldrle	r9, [sp, #4]
    9ea4:	addle	ip, ip, #1
    9ea8:	ldrble	r2, [r9, #18]
    9eac:	cmp	ip, r2
    9eb0:	bge	9fb4 <close@plt+0x160c>
    9eb4:	ldr	r7, [fp, #4]
    9eb8:	cmp	r7, #15
    9ebc:	bgt	9edc <close@plt+0x1534>
    9ec0:	add	sl, r7, #1
    9ec4:	str	sl, [fp, #4]
    9ec8:	ldr	sl, [sp, #4]
    9ecc:	add	ip, ip, #1
    9ed0:	ldrb	r8, [sl, #18]
    9ed4:	cmp	ip, r8
    9ed8:	bge	9fb4 <close@plt+0x160c>
    9edc:	ldr	r1, [fp, #8]
    9ee0:	cmp	r1, #15
    9ee4:	bgt	9f04 <close@plt+0x155c>
    9ee8:	add	r0, r1, #1
    9eec:	str	r0, [fp, #8]
    9ef0:	ldr	r0, [sp, #4]
    9ef4:	add	ip, ip, #1
    9ef8:	ldrb	r3, [r0, #18]
    9efc:	cmp	ip, r3
    9f00:	bge	9fb4 <close@plt+0x160c>
    9f04:	ldr	r5, [fp, #12]
    9f08:	cmp	r5, #15
    9f0c:	bgt	9f2c <close@plt+0x1584>
    9f10:	ldr	r2, [sp, #4]
    9f14:	add	r4, r5, #1
    9f18:	str	r4, [fp, #12]
    9f1c:	add	ip, ip, #1
    9f20:	ldrb	r6, [r2, #18]
    9f24:	cmp	ip, r6
    9f28:	bge	9fb4 <close@plt+0x160c>
    9f2c:	ldr	r7, [fp, #16]
    9f30:	cmp	r7, #15
    9f34:	bgt	9f54 <close@plt+0x15ac>
    9f38:	ldr	r1, [sp, #4]
    9f3c:	add	r8, r7, #1
    9f40:	str	r8, [fp, #16]
    9f44:	add	ip, ip, #1
    9f48:	ldrb	r3, [r1, #18]
    9f4c:	cmp	ip, r3
    9f50:	bge	9fb4 <close@plt+0x160c>
    9f54:	ldr	r5, [fp, #20]
    9f58:	cmp	r5, #15
    9f5c:	bgt	9f7c <close@plt+0x15d4>
    9f60:	ldr	r2, [sp, #4]
    9f64:	add	r4, r5, #1
    9f68:	str	r4, [fp, #20]
    9f6c:	add	ip, ip, #1
    9f70:	ldrb	r6, [r2, #18]
    9f74:	cmp	ip, r6
    9f78:	bge	9fb4 <close@plt+0x160c>
    9f7c:	ldr	r7, [fp, #24]
    9f80:	cmp	r7, #15
    9f84:	bgt	9fa4 <close@plt+0x15fc>
    9f88:	ldr	r1, [sp, #4]
    9f8c:	add	r8, r7, #1
    9f90:	str	r8, [fp, #24]
    9f94:	add	r5, ip, #1
    9f98:	ldrb	r3, [r1, #18]
    9f9c:	cmp	r5, r3
    9fa0:	bge	9fb4 <close@plt+0x160c>
    9fa4:	ldr	r4, [fp, #28]
    9fa8:	cmp	r4, #15
    9fac:	addle	r4, r4, #1
    9fb0:	strle	r4, [fp, #28]
    9fb4:	ldr	r4, [sp, #4]
    9fb8:	add	fp, fp, #32
    9fbc:	ldr	r6, [sp, #40]	; 0x28
    9fc0:	ldr	r7, [sp, #24]
    9fc4:	ldrb	r2, [r4, #8]
    9fc8:	add	ip, r6, #1
    9fcc:	ldr	r1, [sp, #8]
    9fd0:	add	r8, r7, #32
    9fd4:	ldr	r3, [sp, #20]
    9fd8:	cmp	ip, r2
    9fdc:	add	r7, r1, #32
    9fe0:	str	ip, [sp, #40]	; 0x28
    9fe4:	add	r5, r3, #32
    9fe8:	str	r8, [sp, #24]
    9fec:	str	r7, [sp, #8]
    9ff0:	str	r5, [sp, #20]
    9ff4:	bge	9340 <close@plt+0x998>
    9ff8:	ldr	r6, [sp, #60]	; 0x3c
    9ffc:	cmp	r6, #1
    a000:	bne	980c <close@plt+0xe64>
    a004:	ldr	r8, [sp, #20]
    a008:	add	r5, sp, #92	; 0x5c
    a00c:	ldr	r6, [sp, #20]
    a010:	ldr	r7, [sp, #8]
    a014:	ldr	ip, [r8, #32]
    a018:	ldr	r3, [r8, #60]	; 0x3c
    a01c:	ldr	r1, [r8, #36]	; 0x24
    a020:	cmp	r3, ip
    a024:	movge	r0, r3
    a028:	movlt	r0, ip
    a02c:	ldr	r4, [sp, #24]
    a030:	ldr	r2, [r6, #40]	; 0x28
    a034:	bic	r9, r0, r0, asr #31
    a038:	ldr	sl, [r6, #44]	; 0x2c
    a03c:	cmp	r9, r1
    a040:	movlt	r9, r1
    a044:	ldr	r8, [r6, #48]	; 0x30
    a048:	cmp	r9, r2
    a04c:	movlt	r9, r2
    a050:	str	ip, [r5, r4]
    a054:	ldr	ip, [r6, #52]	; 0x34
    a058:	str	r3, [r7, #28]
    a05c:	str	r1, [r7, #4]
    a060:	cmp	r9, sl
    a064:	movge	r1, r9
    a068:	movlt	r1, sl
    a06c:	ldr	r3, [r6, #56]	; 0x38
    a070:	cmp	r1, r8
    a074:	movlt	r1, r8
    a078:	cmp	r1, ip
    a07c:	movlt	r1, ip
    a080:	str	sl, [r7, #12]
    a084:	str	r2, [r7, #8]
    a088:	cmp	r1, r3
    a08c:	movlt	r1, r3
    a090:	str	r8, [r7, #16]
    a094:	mov	sl, r4
    a098:	str	ip, [r7, #20]
    a09c:	str	r3, [r7, #24]
    a0a0:	b	99fc <close@plt+0x1054>
    a0a4:	mov	r1, #0
    a0a8:	b	9d68 <close@plt+0x13c0>
    a0ac:	mov	r2, #0
    a0b0:	b	9d44 <close@plt+0x139c>
    a0b4:	mov	r1, #0
    a0b8:	b	9d24 <close@plt+0x137c>
    a0bc:	mov	r0, #0
    a0c0:	b	9d04 <close@plt+0x135c>
    a0c4:	mov	r2, #0
    a0c8:	b	9ce4 <close@plt+0x133c>
    a0cc:	mov	r1, #0
    a0d0:	b	9cc4 <close@plt+0x131c>
    a0d4:	ldr	r0, [sp, #28]
    a0d8:	mov	r2, #0
    a0dc:	ldr	sl, [sp, #24]
    a0e0:	str	r2, [r0, sl]
    a0e4:	b	9ca8 <close@plt+0x1300>
    a0e8:	add	r4, r1, #1
    a0ec:	ldr	r1, [sp, #24]
    a0f0:	add	ip, ip, #1
    a0f4:	str	r4, [sl, r1]
    a0f8:	ldr	sl, [sp, #4]
    a0fc:	ldrb	r2, [sl, #18]
    a100:	cmp	ip, r2
    a104:	bge	9fb4 <close@plt+0x160c>
    a108:	ldr	r4, [fp, #4]
    a10c:	sub	r0, r4, #2
    a110:	cmp	r0, #13
    a114:	bhi	9de0 <close@plt+0x1438>
    a118:	add	ip, ip, #1
    a11c:	add	r1, r4, #1
    a120:	str	r1, [fp, #4]
    a124:	ldr	r0, [sp, #4]
    a128:	ldrb	r2, [r0, #18]
    a12c:	cmp	ip, r2
    a130:	bge	9fb4 <close@plt+0x160c>
    a134:	ldr	r4, [fp, #8]
    a138:	sub	r0, r4, #2
    a13c:	cmp	r0, #13
    a140:	bhi	9df8 <close@plt+0x1450>
    a144:	add	ip, ip, #1
    a148:	add	r2, r4, #1
    a14c:	str	r2, [fp, #8]
    a150:	ldr	r1, [sp, #4]
    a154:	ldrb	r2, [r1, #18]
    a158:	cmp	ip, r2
    a15c:	bge	9fb4 <close@plt+0x160c>
    a160:	ldr	r4, [fp, #12]
    a164:	sub	r0, r4, #2
    a168:	cmp	r0, #13
    a16c:	bhi	9e10 <close@plt+0x1468>
    a170:	add	ip, ip, #1
    a174:	add	r8, r4, #1
    a178:	str	r8, [fp, #12]
    a17c:	ldr	r2, [sp, #4]
    a180:	ldrb	r2, [r2, #18]
    a184:	cmp	ip, r2
    a188:	bge	9fb4 <close@plt+0x160c>
    a18c:	ldr	r1, [fp, #16]
    a190:	sub	r0, r1, #2
    a194:	cmp	r0, #13
    a198:	bhi	9e28 <close@plt+0x1480>
    a19c:	add	ip, ip, #1
    a1a0:	add	r6, r1, #1
    a1a4:	str	r6, [fp, #16]
    a1a8:	ldr	r7, [sp, #4]
    a1ac:	ldrb	r2, [r7, #18]
    a1b0:	cmp	ip, r2
    a1b4:	bge	9fb4 <close@plt+0x160c>
    a1b8:	ldr	r8, [fp, #20]
    a1bc:	sub	r0, r8, #2
    a1c0:	cmp	r0, #13
    a1c4:	bhi	9e40 <close@plt+0x1498>
    a1c8:	add	ip, ip, #1
    a1cc:	add	r5, r8, #1
    a1d0:	str	r5, [fp, #20]
    a1d4:	ldr	r4, [sp, #4]
    a1d8:	ldrb	r2, [r4, #18]
    a1dc:	cmp	ip, r2
    a1e0:	bge	9fb4 <close@plt+0x160c>
    a1e4:	ldr	r6, [fp, #24]
    a1e8:	sub	r0, r6, #2
    a1ec:	cmp	r0, #13
    a1f0:	bhi	9e58 <close@plt+0x14b0>
    a1f4:	add	ip, ip, #1
    a1f8:	add	r8, r6, #1
    a1fc:	str	r8, [fp, #24]
    a200:	ldr	sl, [sp, #4]
    a204:	ldrb	r2, [sl, #18]
    a208:	cmp	ip, r2
    a20c:	bge	9fb4 <close@plt+0x160c>
    a210:	ldr	r1, [fp, #28]
    a214:	sub	r0, r1, #2
    a218:	cmp	r0, #13
    a21c:	bls	9e74 <close@plt+0x14cc>
    a220:	ldr	r0, [sp, #36]	; 0x24
    a224:	cmp	r3, r0
    a228:	bne	9e90 <close@plt+0x14e8>
    a22c:	add	r3, ip, #1
    a230:	cmp	r3, r2
    a234:	bge	9e90 <close@plt+0x14e8>
    a238:	mov	r2, #2
    a23c:	add	ip, ip, #2
    a240:	str	r2, [fp, #28]
    a244:	b	9e80 <close@plt+0x14d8>
    a248:	ldr	r9, [sp, #8]
    a24c:	mvn	r2, #4
    a250:	str	r2, [r9, #4]
    a254:	b	9898 <close@plt+0xef0>
    a258:	ldr	r0, [sp, #24]
    a25c:	add	r4, sp, #92	; 0x5c
    a260:	mvn	r1, #4
    a264:	str	r1, [r4, r0]
    a268:	b	9854 <close@plt+0xeac>
    a26c:	ldr	r7, [sp, #64]	; 0x40
    a270:	ldr	r6, [r7, #92]	; 0x5c
    a274:	rsb	r2, r6, ip
    a278:	cmp	r2, #0
    a27c:	asrgt	r6, r2, #1
    a280:	ldrgt	r9, [sp, #8]
    a284:	movle	r6, r2
    a288:	ldrle	sl, [sp, #8]
    a28c:	strgt	r6, [r9, #28]
    a290:	strle	r2, [sl, #28]
    a294:	b	99f0 <close@plt+0x1048>
    a298:	ldr	r4, [sp, #8]
    a29c:	mvn	r1, #4
    a2a0:	str	r1, [r4, #24]
    a2a4:	b	99cc <close@plt+0x1024>
    a2a8:	ldr	sl, [sp, #8]
    a2ac:	mvn	r2, #4
    a2b0:	str	r2, [sl, #20]
    a2b4:	b	9990 <close@plt+0xfe8>
    a2b8:	ldr	r5, [sp, #8]
    a2bc:	mvn	r1, #4
    a2c0:	str	r1, [r5, #16]
    a2c4:	b	9954 <close@plt+0xfac>
    a2c8:	ldr	sl, [sp, #8]
    a2cc:	mvn	r7, #4
    a2d0:	str	r7, [sl, #12]
    a2d4:	b	9918 <close@plt+0xf70>
    a2d8:	andeq	r4, r1, r0, lsl #26
    a2dc:	andeq	r0, r0, r0, ror r0
    a2e0:	muleq	r0, r4, r3
    a2e4:	andeq	fp, r0, ip, lsl #7
    a2e8:	andeq	fp, r0, r8, lsl #7
    a2ec:	andeq	fp, r0, r0, lsl #7
    a2f0:	andeq	fp, r0, r4, ror #6
    a2f4:	andeq	fp, r0, ip, asr #6
    a2f8:	andeq	fp, r0, r0, lsr r2
    a2fc:	strdeq	fp, [r0], -r8
    a300:	ldrdeq	sl, [r0], -r4
    a304:	muleq	r0, r8, pc	; <UNPREDICTABLE>
    a308:	andeq	sl, r0, r8, lsl #31
    a30c:	andeq	sl, r0, ip, ror pc
    a310:	andeq	sl, r0, r4, ror pc
    a314:	andeq	sl, r0, r8, ror #30
    a318:	andeq	sl, r0, r8, lsr #30
    a31c:	strdeq	sl, [r0], -r0
    a320:	andeq	sl, r0, r4, lsr #29
    a324:	andeq	sl, r0, r4, lsl r0
    a328:	strdeq	r9, [r0], -r4
    a32c:	andeq	r9, r0, ip, ror #31
    a330:	andeq	r9, r0, r4, ror #31
    a334:	andeq	r9, r0, r4, asr #20
    a338:	strdeq	r9, [r0], -r8
    a33c:	andeq	r9, r0, r4, lsr #19
    a340:	andeq	r9, r0, r8, asr #18
    a344:	andeq	r9, r0, r8, lsl #18
    a348:	andeq	r9, r0, r0, asr #17
    a34c:	ldrdeq	r9, [r0], -ip
    a350:	ldr	r0, [sp, #8]
    a354:	mvn	r1, #4
    a358:	str	r1, [r0, #8]
    a35c:	b	98dc <close@plt+0xf34>
    a360:	add	r1, ip, #1
    a364:	cmp	r2, r1
    a368:	ble	9dd0 <close@plt+0x1428>
    a36c:	mov	r2, #2
    a370:	add	ip, ip, #2
    a374:	str	r2, [sl, r4]
    a378:	b	a0f8 <close@plt+0x1750>
    a37c:	add	r8, ip, #1
    a380:	cmp	r2, r8
    a384:	ble	9de8 <close@plt+0x1440>
    a388:	mov	r2, #2
    a38c:	add	ip, ip, #2
    a390:	str	r2, [fp, #4]
    a394:	b	a124 <close@plt+0x177c>
    a398:	add	r7, ip, #1
    a39c:	cmp	r2, r7
    a3a0:	ble	9e00 <close@plt+0x1458>
    a3a4:	mov	r8, #2
    a3a8:	add	ip, ip, #2
    a3ac:	str	r8, [fp, #8]
    a3b0:	b	a150 <close@plt+0x17a8>
    a3b4:	add	r6, ip, #1
    a3b8:	cmp	r2, r6
    a3bc:	ble	9e18 <close@plt+0x1470>
    a3c0:	mov	r7, #2
    a3c4:	add	ip, ip, #2
    a3c8:	str	r7, [fp, #12]
    a3cc:	b	a17c <close@plt+0x17d4>
    a3d0:	add	r5, ip, #1
    a3d4:	cmp	r2, r5
    a3d8:	ble	9e30 <close@plt+0x1488>
    a3dc:	mov	r4, #2
    a3e0:	add	ip, ip, #2
    a3e4:	str	r4, [fp, #16]
    a3e8:	b	a1a8 <close@plt+0x1800>
    a3ec:	add	r1, ip, #1
    a3f0:	cmp	r2, r1
    a3f4:	ble	9e48 <close@plt+0x14a0>
    a3f8:	mov	r2, #2
    a3fc:	add	ip, ip, #2
    a400:	str	r2, [fp, #20]
    a404:	b	a1d4 <close@plt+0x182c>
    a408:	cmp	r7, r4
    a40c:	ldr	r3, [sp, #28]
    a410:	subeq	r5, r2, #2
    a414:	mov	r4, #0
    a418:	add	r6, r5, #1
    a41c:	moveq	r0, r7
    a420:	mov	ip, r4
    a424:	mov	r2, r8
    a428:	mov	r1, #16
    a42c:	mov	r9, r3
    a430:	ldr	r7, [r8, r4]
    a434:	cmp	r6, r7
    a438:	strge	ip, [r9, r4]
    a43c:	bge	a450 <close@plt+0x1aa8>
    a440:	rsb	fp, r5, r7
    a444:	cmp	fp, #17
    a448:	movge	fp, r1
    a44c:	str	fp, [r9, r4]
    a450:	ldr	r7, [r2, #4]
    a454:	cmp	r6, r7
    a458:	strge	ip, [r3, #4]
    a45c:	bge	a470 <close@plt+0x1ac8>
    a460:	rsb	fp, r5, r7
    a464:	cmp	fp, #16
    a468:	strgt	r1, [r3, #4]
    a46c:	strle	fp, [r3, #4]
    a470:	ldr	r7, [r2, #8]
    a474:	cmp	r6, r7
    a478:	strge	ip, [r3, #8]
    a47c:	bge	a490 <close@plt+0x1ae8>
    a480:	rsb	fp, r5, r7
    a484:	cmp	fp, #16
    a488:	strgt	r1, [r3, #8]
    a48c:	strle	fp, [r3, #8]
    a490:	ldr	r7, [r2, #12]
    a494:	cmp	r6, r7
    a498:	strge	ip, [r3, #12]
    a49c:	bge	a4b0 <close@plt+0x1b08>
    a4a0:	rsb	fp, r5, r7
    a4a4:	cmp	fp, #16
    a4a8:	strgt	r1, [r3, #12]
    a4ac:	strle	fp, [r3, #12]
    a4b0:	ldr	r7, [r2, #16]
    a4b4:	cmp	r6, r7
    a4b8:	strge	ip, [r3, #16]
    a4bc:	bge	a4d0 <close@plt+0x1b28>
    a4c0:	rsb	fp, r5, r7
    a4c4:	cmp	fp, #16
    a4c8:	strgt	r1, [r3, #16]
    a4cc:	strle	fp, [r3, #16]
    a4d0:	ldr	r7, [r2, #20]
    a4d4:	cmp	r6, r7
    a4d8:	strge	ip, [r3, #20]
    a4dc:	bge	a4f0 <close@plt+0x1b48>
    a4e0:	rsb	fp, r5, r7
    a4e4:	cmp	fp, #16
    a4e8:	strgt	r1, [r3, #20]
    a4ec:	strle	fp, [r3, #20]
    a4f0:	ldr	r7, [r2, #24]
    a4f4:	cmp	r6, r7
    a4f8:	strge	ip, [r3, #24]
    a4fc:	bge	a510 <close@plt+0x1b68>
    a500:	rsb	fp, r5, r7
    a504:	cmp	fp, #16
    a508:	strgt	r1, [r3, #24]
    a50c:	strle	fp, [r3, #24]
    a510:	ldr	r7, [r2, #28]
    a514:	cmp	r6, r7
    a518:	strge	ip, [r3, #28]
    a51c:	bge	a530 <close@plt+0x1b88>
    a520:	rsb	fp, r5, r7
    a524:	cmp	fp, #16
    a528:	strle	fp, [r3, #28]
    a52c:	strgt	r1, [r3, #28]
    a530:	add	r4, r4, #32
    a534:	add	r2, r2, #32
    a538:	cmp	r4, #64	; 0x40
    a53c:	add	r3, r3, #32
    a540:	bne	a430 <close@plt+0x1a88>
    a544:	ldr	r7, [sp, #4]
    a548:	mov	r2, #0
    a54c:	mov	r1, r2
    a550:	mov	r8, #2
    a554:	ldrb	r3, [r7, #18]
    a558:	cmp	r0, r3
    a55c:	bge	a5b4 <close@plt+0x1c0c>
    a560:	ldr	r5, [sp, #28]
    a564:	lsl	fp, r2, #2
    a568:	add	ip, r5, r1, lsl #5
    a56c:	ldr	r9, [ip, r2, lsl #2]
    a570:	sub	r4, r9, #2
    a574:	cmp	r4, #13
    a578:	bhi	a60c <close@plt+0x1c64>
    a57c:	add	r3, r9, #1
    a580:	str	r3, [ip, r2, lsl #2]
    a584:	ldr	ip, [sp, #4]
    a588:	add	r0, r0, #1
    a58c:	ldrb	r3, [ip, #18]
    a590:	cmp	r1, #1
    a594:	movne	r1, #1
    a598:	bne	a558 <close@plt+0x1bb0>
    a59c:	add	r2, r2, #1
    a5a0:	cmp	r2, #7
    a5a4:	bgt	a5b4 <close@plt+0x1c0c>
    a5a8:	cmp	r0, r3
    a5ac:	mov	r1, #0
    a5b0:	blt	a560 <close@plt+0x1bb8>
    a5b4:	mov	r5, #0
    a5b8:	ldr	r6, [sp, #4]
    a5bc:	mov	r9, r5
    a5c0:	ldr	r8, [sp, #28]
    a5c4:	b	a5cc <close@plt+0x1c24>
    a5c8:	ldrb	r3, [r6, #18]
    a5cc:	cmp	r0, r3
    a5d0:	bge	9340 <close@plt+0x998>
    a5d4:	add	sl, r8, r9, lsl #5
    a5d8:	ldr	fp, [sl, r5, lsl #2]
    a5dc:	cmp	fp, #15
    a5e0:	addle	fp, fp, #1
    a5e4:	addle	r0, r0, #1
    a5e8:	strle	fp, [sl, r5, lsl #2]
    a5ec:	cmp	r9, #1
    a5f0:	movne	r9, #1
    a5f4:	bne	a5c8 <close@plt+0x1c20>
    a5f8:	add	r5, r5, #1
    a5fc:	cmp	r5, #7
    a600:	bgt	9340 <close@plt+0x998>
    a604:	mov	r9, #0
    a608:	b	a5c8 <close@plt+0x1c20>
    a60c:	add	r7, r2, r1, lsl #3
    a610:	add	r5, sp, #160	; 0xa0
    a614:	add	r9, r5, r7, lsl #2
    a618:	ldr	r4, [r9, #-68]	; 0xffffffbc
    a61c:	cmp	r6, r4
    a620:	bne	a590 <close@plt+0x1be8>
    a624:	add	r7, r0, #1
    a628:	cmp	r7, r3
    a62c:	strlt	r8, [ip, fp]
    a630:	addlt	r0, r0, #2
    a634:	ldrlt	sl, [sp, #4]
    a638:	ldrblt	r3, [sl, #18]
    a63c:	b	a590 <close@plt+0x1be8>
    a640:	add	r7, ip, #1
    a644:	cmp	r2, r7
    a648:	ble	9e64 <close@plt+0x14bc>
    a64c:	mov	sl, #2
    a650:	add	ip, ip, #2
    a654:	str	sl, [fp, #24]
    a658:	b	a200 <close@plt+0x1858>
    a65c:	mvn	r7, #4
    a660:	str	r7, [r3, #-4]
    a664:	b	9504 <close@plt+0xb5c>
    a668:	mvn	r6, #4
    a66c:	str	r6, [r3, #-8]
    a670:	b	94d4 <close@plt+0xb2c>
    a674:	mvn	r1, #4
    a678:	str	r1, [r3, #-28]	; 0xffffffe4
    a67c:	ldr	r9, [r2, #36]	; 0x24
    a680:	cmp	r9, #0
    a684:	bne	9414 <close@plt+0xa6c>
    a688:	mvn	r0, #4
    a68c:	str	r0, [r3, #-24]	; 0xffffffe8
    a690:	ldr	r7, [r2, #40]	; 0x28
    a694:	cmp	r7, #0
    a698:	bne	943c <close@plt+0xa94>
    a69c:	mvn	ip, #4
    a6a0:	str	ip, [r3, #-20]	; 0xffffffec
    a6a4:	ldr	r4, [r2, #44]	; 0x2c
    a6a8:	cmp	r4, #0
    a6ac:	bne	9464 <close@plt+0xabc>
    a6b0:	mvn	r4, #4
    a6b4:	str	r4, [r3, #-16]
    a6b8:	ldr	r7, [r2, #48]	; 0x30
    a6bc:	cmp	r7, #0
    a6c0:	bne	948c <close@plt+0xae4>
    a6c4:	mvn	r5, #4
    a6c8:	str	r5, [r3, #-12]
    a6cc:	b	94a8 <close@plt+0xb00>
    a6d0:	ldr	r7, [sp, #4]
    a6d4:	ldrb	r6, [r7, #8]
    a6d8:	cmp	r6, #0
    a6dc:	beq	9340 <close@plt+0x998>
    a6e0:	mov	r9, r7
    a6e4:	mov	ip, r7
    a6e8:	ldr	r6, [r9, #12]
    a6ec:	mov	r5, #0
    a6f0:	ldr	r1, [sp, #20]
    a6f4:	ldr	r4, [pc, #-984]	; a324 <close@plt+0x197c>
    a6f8:	str	r6, [sp, #32]
    a6fc:	str	ip, [sp, #8]
    a700:	add	sl, pc, r4
    a704:	ldr	ip, [sp, #32]
    a708:	lsl	r8, r1, #4
    a70c:	ldr	r0, [pc, #-1004]	; a328 <close@plt+0x1980>
    a710:	add	r1, sl, r8
    a714:	ldr	r2, [pc, #-1008]	; a32c <close@plt+0x1984>
    a718:	cmp	ip, #1
    a71c:	ldr	r9, [pc, #-1012]	; a330 <close@plt+0x1988>
    a720:	add	fp, pc, r0
    a724:	ldr	r4, [sp, #28]
    a728:	add	r3, pc, r2
    a72c:	add	r7, fp, r8
    a730:	add	r0, pc, r9
    a734:	add	fp, r3, r8
    a738:	add	sl, r4, #4
    a73c:	str	fp, [sp, #44]	; 0x2c
    a740:	add	r8, sp, #92	; 0x5c
    a744:	str	sl, [sp, #12]
    a748:	add	fp, sp, #96	; 0x60
    a74c:	str	r5, [sp, #24]
    a750:	str	r7, [sp, #36]	; 0x24
    a754:	str	r1, [sp, #40]	; 0x28
    a758:	str	r0, [sp, #48]	; 0x30
    a75c:	str	r8, [sp, #16]
    a760:	ldr	sl, [sp, #28]
    a764:	beq	aaf0 <close@plt+0x2148>
    a768:	ldr	r5, [sp, #8]
    a76c:	ldr	r3, [r5, #32]
    a770:	cmp	r3, #0
    a774:	beq	ac18 <close@plt+0x2270>
    a778:	ldr	r2, [sp, #20]
    a77c:	ldr	r7, [sp, #48]	; 0x30
    a780:	ldr	r6, [r7, r2, lsl #4]
    a784:	rsb	r0, r6, r3
    a788:	cmp	r0, #0
    a78c:	asrgt	r0, r0, #1
    a790:	strgt	r0, [fp, #-4]
    a794:	ble	ac1c <close@plt+0x2274>
    a798:	ldr	r9, [sp, #8]
    a79c:	bic	r0, r0, r0, asr #31
    a7a0:	ldr	r8, [r9, #36]	; 0x24
    a7a4:	cmp	r8, #0
    a7a8:	beq	ac48 <close@plt+0x22a0>
    a7ac:	ldr	r4, [sp, #44]	; 0x2c
    a7b0:	ldr	ip, [r4, #4]
    a7b4:	rsb	r3, ip, r8
    a7b8:	cmp	r3, #0
    a7bc:	asrgt	r3, r3, #1
    a7c0:	ldrle	r1, [sp, #16]
    a7c4:	ldrgt	ip, [sp, #16]
    a7c8:	strle	r3, [r1, #4]
    a7cc:	strgt	r3, [ip, #4]
    a7d0:	ldr	r5, [sp, #8]
    a7d4:	cmp	r0, r3
    a7d8:	movlt	r0, r3
    a7dc:	ldr	r2, [r5, #40]	; 0x28
    a7e0:	cmp	r2, #0
    a7e4:	beq	ac0c <close@plt+0x2264>
    a7e8:	ldr	r7, [sp, #40]	; 0x28
    a7ec:	ldr	r6, [r7, #8]
    a7f0:	rsb	r9, r6, r2
    a7f4:	cmp	r9, #0
    a7f8:	asrgt	r9, r9, #1
    a7fc:	strgt	r9, [fp, #4]
    a800:	ble	ac10 <close@plt+0x2268>
    a804:	ldr	r8, [sp, #8]
    a808:	cmp	r0, r9
    a80c:	movlt	r0, r9
    a810:	ldr	r2, [r8, #44]	; 0x2c
    a814:	cmp	r2, #0
    a818:	bne	ac24 <close@plt+0x227c>
    a81c:	mvn	r3, #4
    a820:	str	r3, [fp, #8]
    a824:	mov	ip, r3
    a828:	ldr	r1, [sp, #16]
    a82c:	cmp	r0, ip
    a830:	movlt	r0, ip
    a834:	ldr	r3, [sp, #4]
    a838:	ldr	r7, [r1, #4]
    a83c:	mov	r1, #0
    a840:	ldr	r8, [fp, #-4]
    a844:	ldrb	r9, [r3, #18]
    a848:	add	r3, r0, #1
    a84c:	ldr	r6, [fp, #4]
    a850:	add	r0, r0, #15
    a854:	ldr	r5, [fp, #8]
    a858:	b	a8a0 <close@plt+0x1ef8>
    a85c:	movne	r2, #0
    a860:	moveq	r2, #2
    a864:	cmp	r3, r7
    a868:	blt	a8c4 <close@plt+0x1f1c>
    a86c:	addeq	r2, r2, #2
    a870:	cmp	r3, r6
    a874:	blt	a8d4 <close@plt+0x1f2c>
    a878:	addeq	r2, r2, #2
    a87c:	cmp	r3, r5
    a880:	bge	a8e4 <close@plt+0x1f3c>
    a884:	cmp	r5, r0
    a888:	sub	r0, r0, #1
    a88c:	addle	r2, r2, #1
    a890:	add	r1, r1, r2
    a894:	cmp	r1, r9
    a898:	bge	a8f8 <close@plt+0x1f50>
    a89c:	mov	r3, ip
    a8a0:	cmp	r3, r8
    a8a4:	sub	ip, r3, #1
    a8a8:	mov	r4, r1
    a8ac:	bge	a85c <close@plt+0x1eb4>
    a8b0:	cmp	r8, r0
    a8b4:	movgt	r2, #0
    a8b8:	movle	r2, #1
    a8bc:	cmp	r3, r7
    a8c0:	bge	a86c <close@plt+0x1ec4>
    a8c4:	cmp	r7, r0
    a8c8:	addle	r2, r2, #1
    a8cc:	cmp	r3, r6
    a8d0:	bge	a878 <close@plt+0x1ed0>
    a8d4:	cmp	r6, r0
    a8d8:	addle	r2, r2, #1
    a8dc:	cmp	r3, r5
    a8e0:	blt	a884 <close@plt+0x1edc>
    a8e4:	addeq	r2, r2, #2
    a8e8:	sub	r0, r0, #1
    a8ec:	add	r1, r1, r2
    a8f0:	cmp	r1, r9
    a8f4:	blt	a89c <close@plt+0x1ef4>
    a8f8:	cmp	r9, r1
    a8fc:	subeq	ip, r3, #2
    a900:	add	r2, ip, #1
    a904:	moveq	r4, r9
    a908:	cmp	r2, r8
    a90c:	bge	ab50 <close@plt+0x21a8>
    a910:	rsb	r3, ip, r8
    a914:	cmp	r3, #16
    a918:	ldrgt	r3, [sp, #12]
    a91c:	movgt	r9, #16
    a920:	ldrle	r0, [sp, #12]
    a924:	strgt	r9, [r3, #-4]
    a928:	strle	r3, [r0, #-4]
    a92c:	cmp	r7, r2
    a930:	movle	r0, #0
    a934:	strle	r0, [sl, #4]
    a938:	ble	a950 <close@plt+0x1fa8>
    a93c:	rsb	r0, ip, r7
    a940:	cmp	r0, #16
    a944:	strle	r0, [sl, #4]
    a948:	movgt	r9, #16
    a94c:	strgt	r9, [sl, #4]
    a950:	cmp	r6, r2
    a954:	ble	ab48 <close@plt+0x21a0>
    a958:	rsb	r3, ip, r6
    a95c:	cmp	r3, #16
    a960:	movgt	r1, #16
    a964:	strgt	r1, [sl, #8]
    a968:	bgt	a970 <close@plt+0x1fc8>
    a96c:	str	r3, [sl, #8]
    a970:	cmp	r5, r2
    a974:	movle	r9, #0
    a978:	strle	r9, [sl, #12]
    a97c:	ble	a990 <close@plt+0x1fe8>
    a980:	rsb	r9, ip, r5
    a984:	cmp	r9, #16
    a988:	movgt	r9, #16
    a98c:	str	r9, [sl, #12]
    a990:	ldr	ip, [sp, #4]
    a994:	ldrb	r3, [ip, #18]
    a998:	cmp	r4, r3
    a99c:	bge	aa9c <close@plt+0x20f4>
    a9a0:	ldr	r9, [sp, #12]
    a9a4:	ldr	r1, [r9, #-4]
    a9a8:	sub	r0, r1, #2
    a9ac:	cmp	r0, #13
    a9b0:	bls	ab60 <close@plt+0x21b8>
    a9b4:	cmp	r8, r2
    a9b8:	beq	ac90 <close@plt+0x22e8>
    a9bc:	ldr	r8, [sl, #4]
    a9c0:	sub	r0, r8, #2
    a9c4:	cmp	r0, #13
    a9c8:	bls	ab90 <close@plt+0x21e8>
    a9cc:	cmp	r7, r2
    a9d0:	beq	ac74 <close@plt+0x22cc>
    a9d4:	ldr	r1, [sl, #8]
    a9d8:	sub	r8, r1, #2
    a9dc:	cmp	r8, #13
    a9e0:	bls	abbc <close@plt+0x2214>
    a9e4:	cmp	r6, r2
    a9e8:	beq	ac58 <close@plt+0x22b0>
    a9ec:	ldr	ip, [sl, #12]
    a9f0:	sub	r9, ip, #2
    a9f4:	cmp	r9, #13
    a9f8:	bhi	abe8 <close@plt+0x2240>
    a9fc:	add	r4, r4, #1
    aa00:	add	r8, ip, #1
    aa04:	str	r8, [sl, #12]
    aa08:	ldr	r6, [sp, #4]
    aa0c:	ldrb	r3, [r6, #18]
    aa10:	cmp	r3, r4
    aa14:	ble	aa9c <close@plt+0x20f4>
    aa18:	ldr	r0, [sl]
    aa1c:	cmp	r0, #15
    aa20:	addle	r0, r0, #1
    aa24:	strle	r0, [sl]
    aa28:	ldrle	r5, [sp, #4]
    aa2c:	addle	r4, r4, #1
    aa30:	ldrble	r3, [r5, #18]
    aa34:	cmp	r3, r4
    aa38:	ble	aa9c <close@plt+0x20f4>
    aa3c:	ldr	r5, [sl, #4]
    aa40:	cmp	r5, #15
    aa44:	bgt	aa64 <close@plt+0x20bc>
    aa48:	ldr	ip, [sp, #4]
    aa4c:	add	r7, r5, #1
    aa50:	str	r7, [sl, #4]
    aa54:	add	r4, r4, #1
    aa58:	ldrb	r9, [ip, #18]
    aa5c:	cmp	r9, r4
    aa60:	ble	aa9c <close@plt+0x20f4>
    aa64:	ldr	r2, [sl, #8]
    aa68:	cmp	r2, #15
    aa6c:	bgt	aa8c <close@plt+0x20e4>
    aa70:	ldr	r8, [sp, #4]
    aa74:	add	r1, r2, #1
    aa78:	str	r1, [sl, #8]
    aa7c:	add	r3, r4, #1
    aa80:	ldrb	r6, [r8, #18]
    aa84:	cmp	r6, r3
    aa88:	ble	aa9c <close@plt+0x20f4>
    aa8c:	ldr	r0, [sl, #12]
    aa90:	cmp	r0, #15
    aa94:	addle	r0, r0, #1
    aa98:	strle	r0, [sl, #12]
    aa9c:	ldr	r5, [sp, #4]
    aaa0:	add	fp, fp, #32
    aaa4:	ldr	ip, [sp, #24]
    aaa8:	add	sl, sl, #32
    aaac:	ldr	r4, [sp, #16]
    aab0:	ldrb	r7, [r5, #8]
    aab4:	add	r9, ip, #1
    aab8:	ldr	r1, [sp, #12]
    aabc:	add	r2, r4, #32
    aac0:	ldr	r8, [sp, #8]
    aac4:	cmp	r9, r7
    aac8:	add	r1, r1, #32
    aacc:	str	r9, [sp, #24]
    aad0:	add	r6, r8, #32
    aad4:	str	r2, [sp, #16]
    aad8:	str	r1, [sp, #12]
    aadc:	str	r6, [sp, #8]
    aae0:	bge	9340 <close@plt+0x998>
    aae4:	ldr	ip, [sp, #32]
    aae8:	cmp	ip, #1
    aaec:	bne	a768 <close@plt+0x1dc0>
    aaf0:	ldr	r5, [sp, #8]
    aaf4:	ldr	r9, [sp, #8]
    aaf8:	ldr	ip, [sp, #16]
    aafc:	ldr	r0, [r5, #32]
    ab00:	ldr	r2, [r5, #44]	; 0x2c
    ab04:	ldr	r7, [r5, #36]	; 0x24
    ab08:	mov	r1, ip
    ab0c:	cmp	r2, r0
    ab10:	movge	r6, r2
    ab14:	movlt	r6, r0
    ab18:	ldr	r8, [r9, #40]	; 0x28
    ab1c:	bic	r4, r6, r6, asr #31
    ab20:	str	r0, [fp, #-4]
    ab24:	cmp	r4, r7
    ab28:	movge	r0, r4
    ab2c:	movlt	r0, r7
    ab30:	str	r7, [ip, #4]
    ab34:	cmp	r0, r8
    ab38:	movlt	r0, r8
    ab3c:	str	r2, [fp, #8]
    ab40:	str	r8, [fp, #4]
    ab44:	b	a834 <close@plt+0x1e8c>
    ab48:	mov	r3, #0
    ab4c:	b	a96c <close@plt+0x1fc4>
    ab50:	ldr	r1, [sp, #12]
    ab54:	mov	r3, #0
    ab58:	str	r3, [r1, #-4]
    ab5c:	b	a92c <close@plt+0x1f84>
    ab60:	add	r4, r4, #1
    ab64:	mov	ip, r9
    ab68:	add	r9, r1, #1
    ab6c:	str	r9, [ip, #-4]
    ab70:	ldr	r1, [sp, #4]
    ab74:	ldrb	r3, [r1, #18]
    ab78:	cmp	r3, r4
    ab7c:	ble	aa9c <close@plt+0x20f4>
    ab80:	ldr	r8, [sl, #4]
    ab84:	sub	r0, r8, #2
    ab88:	cmp	r0, #13
    ab8c:	bhi	a9cc <close@plt+0x2024>
    ab90:	add	r4, r4, #1
    ab94:	add	ip, r8, #1
    ab98:	str	ip, [sl, #4]
    ab9c:	ldr	r9, [sp, #4]
    aba0:	ldrb	r3, [r9, #18]
    aba4:	cmp	r4, r3
    aba8:	bge	aa9c <close@plt+0x20f4>
    abac:	ldr	r1, [sl, #8]
    abb0:	sub	r8, r1, #2
    abb4:	cmp	r8, #13
    abb8:	bhi	a9e4 <close@plt+0x203c>
    abbc:	add	r4, r4, #1
    abc0:	add	r7, r1, #1
    abc4:	str	r7, [sl, #8]
    abc8:	ldr	r3, [sp, #4]
    abcc:	ldrb	r3, [r3, #18]
    abd0:	cmp	r3, r4
    abd4:	ble	aa9c <close@plt+0x20f4>
    abd8:	ldr	ip, [sl, #12]
    abdc:	sub	r9, ip, #2
    abe0:	cmp	r9, #13
    abe4:	bls	a9fc <close@plt+0x2054>
    abe8:	cmp	r5, r2
    abec:	bne	aa18 <close@plt+0x2070>
    abf0:	add	r2, r4, #1
    abf4:	cmp	r2, r3
    abf8:	bge	aa18 <close@plt+0x2070>
    abfc:	mov	r1, #2
    ac00:	add	r4, r4, #2
    ac04:	str	r1, [sl, #12]
    ac08:	b	aa08 <close@plt+0x2060>
    ac0c:	mvn	r9, #4
    ac10:	str	r9, [fp, #4]
    ac14:	b	a804 <close@plt+0x1e5c>
    ac18:	mvn	r0, #4
    ac1c:	str	r0, [fp, #-4]
    ac20:	b	a798 <close@plt+0x1df0>
    ac24:	ldr	r4, [sp, #36]	; 0x24
    ac28:	ldr	ip, [r4, #12]
    ac2c:	rsb	r2, ip, r2
    ac30:	cmp	r2, #0
    ac34:	strle	r2, [fp, #8]
    ac38:	asrgt	ip, r2, #1
    ac3c:	strgt	ip, [fp, #8]
    ac40:	movle	ip, r2
    ac44:	b	a828 <close@plt+0x1e80>
    ac48:	ldr	r1, [sp, #16]
    ac4c:	mvn	r3, #4
    ac50:	str	r3, [r1, #4]
    ac54:	b	a7d0 <close@plt+0x1e28>
    ac58:	add	r6, r4, #1
    ac5c:	cmp	r6, r3
    ac60:	bge	a9ec <close@plt+0x2044>
    ac64:	mov	r0, #2
    ac68:	str	r0, [sl, #8]
    ac6c:	add	r4, r4, r0
    ac70:	b	abc8 <close@plt+0x2220>
    ac74:	add	r7, r4, #1
    ac78:	cmp	r7, r3
    ac7c:	bge	a9d4 <close@plt+0x202c>
    ac80:	mov	r3, #2
    ac84:	str	r3, [sl, #4]
    ac88:	add	r4, r4, r3
    ac8c:	b	ab9c <close@plt+0x21f4>
    ac90:	add	r8, r4, #1
    ac94:	cmp	r8, r3
    ac98:	bge	a9bc <close@plt+0x2014>
    ac9c:	mov	r3, #2
    aca0:	str	r3, [r9, #-4]
    aca4:	add	r4, r4, r3
    aca8:	b	ab70 <close@plt+0x21c8>
    acac:	mvn	fp, #4
    acb0:	str	fp, [sp, #92]	; 0x5c
    acb4:	ldr	r5, [sp, #4]
    acb8:	bic	r3, fp, fp, asr #31
    acbc:	ldr	r9, [r5, #36]	; 0x24
    acc0:	cmp	r9, #0
    acc4:	beq	acf4 <close@plt+0x234c>
    acc8:	ldr	sl, [pc, #-2460]	; a334 <close@plt+0x198c>
    accc:	ldr	r8, [sp, #20]
    acd0:	add	r0, pc, sl
    acd4:	add	r4, r0, r8, lsl #4
    acd8:	ldr	r6, [r4, #4]
    acdc:	rsb	r2, r6, r9
    ace0:	cmp	r2, #0
    ace4:	ble	acf8 <close@plt+0x2350>
    ace8:	asr	r2, r2, #1
    acec:	str	r2, [sp, #96]	; 0x60
    acf0:	b	acfc <close@plt+0x2354>
    acf4:	mvn	r2, #4
    acf8:	str	r2, [sp, #96]	; 0x60
    acfc:	ldr	ip, [sp, #4]
    ad00:	cmp	r2, r3
    ad04:	movlt	r2, r3
    ad08:	ldr	r1, [ip, #40]	; 0x28
    ad0c:	cmp	r1, #0
    ad10:	beq	ad40 <close@plt+0x2398>
    ad14:	ldr	r7, [pc, #-2532]	; a338 <close@plt+0x1990>
    ad18:	ldr	r5, [sp, #20]
    ad1c:	add	fp, pc, r7
    ad20:	add	r9, fp, r5, lsl #4
    ad24:	ldr	r3, [r9, #8]
    ad28:	rsb	sl, r3, r1
    ad2c:	cmp	sl, #0
    ad30:	ble	ad44 <close@plt+0x239c>
    ad34:	asr	sl, sl, #1
    ad38:	str	sl, [sp, #100]	; 0x64
    ad3c:	b	ad48 <close@plt+0x23a0>
    ad40:	mvn	sl, #4
    ad44:	str	sl, [sp, #100]	; 0x64
    ad48:	ldr	r0, [sp, #4]
    ad4c:	cmp	sl, r2
    ad50:	movlt	sl, r2
    ad54:	ldr	r8, [r0, #44]	; 0x2c
    ad58:	cmp	r8, #0
    ad5c:	mvneq	r2, #4
    ad60:	streq	r2, [sp, #104]	; 0x68
    ad64:	beq	ad8c <close@plt+0x23e4>
    ad68:	ldr	r2, [pc, #-2612]	; a33c <close@plt+0x1994>
    ad6c:	ldr	r6, [sp, #20]
    ad70:	add	r4, pc, r2
    ad74:	add	ip, r4, r6, lsl #4
    ad78:	ldr	r1, [ip, #12]
    ad7c:	rsb	r2, r1, r8
    ad80:	cmp	r2, #0
    ad84:	asrgt	r2, r2, #1
    ad88:	str	r2, [sp, #104]	; 0x68
    ad8c:	ldr	r7, [sp, #4]
    ad90:	cmp	r2, sl
    ad94:	movlt	r2, sl
    ad98:	ldr	fp, [r7, #64]	; 0x40
    ad9c:	cmp	fp, #0
    ada0:	bne	b330 <close@plt+0x2988>
    ada4:	mvn	r8, #4
    ada8:	str	r8, [sp, #124]	; 0x7c
    adac:	ldr	r0, [sp, #4]
    adb0:	cmp	r8, r2
    adb4:	movlt	r8, r2
    adb8:	ldr	r4, [r0, #68]	; 0x44
    adbc:	cmp	r4, #0
    adc0:	beq	b284 <close@plt+0x28dc>
    adc4:	ldr	r6, [pc, #-2700]	; a340 <close@plt+0x1998>
    adc8:	ldr	r1, [sp, #20]
    adcc:	add	ip, pc, r6
    add0:	add	r2, ip, r1, lsl #4
    add4:	ldr	r7, [r2, #4]
    add8:	rsb	r2, r7, r4
    addc:	cmp	r2, #0
    ade0:	asrgt	r2, r2, #1
    ade4:	strgt	r2, [sp, #128]	; 0x80
    ade8:	ble	b288 <close@plt+0x28e0>
    adec:	ldr	fp, [sp, #4]
    adf0:	cmp	r2, r8
    adf4:	movlt	r2, r8
    adf8:	ldr	r9, [fp, #72]	; 0x48
    adfc:	cmp	r9, #0
    ae00:	beq	b290 <close@plt+0x28e8>
    ae04:	ldr	r5, [pc, #-2760]	; a344 <close@plt+0x199c>
    ae08:	ldr	sl, [sp, #20]
    ae0c:	add	r3, pc, r5
    ae10:	add	r8, r3, sl, lsl #4
    ae14:	ldr	r0, [r8, #8]
    ae18:	rsb	r4, r0, r9
    ae1c:	cmp	r4, #0
    ae20:	asrgt	r4, r4, #1
    ae24:	strgt	r4, [sp, #132]	; 0x84
    ae28:	ble	b294 <close@plt+0x28ec>
    ae2c:	ldr	r6, [sp, #4]
    ae30:	cmp	r4, r2
    ae34:	movlt	r4, r2
    ae38:	ldr	ip, [r6, #76]	; 0x4c
    ae3c:	cmp	ip, #0
    ae40:	mvneq	r2, #4
    ae44:	streq	r2, [sp, #136]	; 0x88
    ae48:	beq	ae78 <close@plt+0x24d0>
    ae4c:	ldr	r1, [pc, #-2828]	; a348 <close@plt+0x19a0>
    ae50:	ldr	r7, [sp, #20]
    ae54:	add	r2, pc, r1
    ae58:	add	fp, r2, r7, lsl #4
    ae5c:	ldr	r2, [fp, #12]
    ae60:	rsb	r9, r2, ip
    ae64:	cmp	r9, #0
    ae68:	strle	r9, [sp, #136]	; 0x88
    ae6c:	asrgt	r2, r9, #1
    ae70:	strgt	r2, [sp, #136]	; 0x88
    ae74:	movle	r2, r9
    ae78:	cmp	r2, r4
    ae7c:	movlt	r2, r4
    ae80:	ldr	sl, [sp, #4]
    ae84:	ldr	r9, [sp, #92]	; 0x5c
    ae88:	ldr	r6, [sp, #104]	; 0x68
    ae8c:	ldr	fp, [sp, #132]	; 0x84
    ae90:	ldr	r4, [sp, #136]	; 0x88
    ae94:	ldrb	r8, [sl, #18]
    ae98:	add	r3, r2, #1
    ae9c:	add	r0, r2, #15
    aea0:	mov	ip, #0
    aea4:	ldr	r7, [sp, #100]	; 0x64
    aea8:	str	r8, [sp, #12]
    aeac:	ldr	r5, [sp, #124]	; 0x7c
    aeb0:	ldr	r8, [sp, #96]	; 0x60
    aeb4:	ldr	sl, [sp, #128]	; 0x80
    aeb8:	str	r4, [sp, #8]
    aebc:	b	af44 <close@plt+0x259c>
    aec0:	movne	r2, #0
    aec4:	moveq	r2, #2
    aec8:	cmp	r3, r8
    aecc:	blt	af68 <close@plt+0x25c0>
    aed0:	addeq	r2, r2, #2
    aed4:	cmp	r3, r7
    aed8:	blt	af78 <close@plt+0x25d0>
    aedc:	addeq	r2, r2, #2
    aee0:	cmp	r3, r6
    aee4:	bge	af88 <close@plt+0x25e0>
    aee8:	cmp	r0, r6
    aeec:	addge	r2, r2, #1
    aef0:	cmp	r3, r5
    aef4:	bge	af94 <close@plt+0x25ec>
    aef8:	cmp	r5, r0
    aefc:	addle	r2, r2, #1
    af00:	cmp	r3, sl
    af04:	blt	afa0 <close@plt+0x25f8>
    af08:	addeq	r2, r2, #2
    af0c:	cmp	r3, fp
    af10:	blt	afb0 <close@plt+0x2608>
    af14:	ldr	r1, [sp, #8]
    af18:	addeq	r2, r2, #2
    af1c:	cmp	r3, r1
    af20:	bge	afc4 <close@plt+0x261c>
    af24:	cmp	r1, r0
    af28:	addle	r2, r2, #1
    af2c:	add	ip, ip, r2
    af30:	ldr	r2, [sp, #12]
    af34:	sub	r0, r0, #1
    af38:	cmp	ip, r2
    af3c:	bge	afcc <close@plt+0x2624>
    af40:	mov	r3, r4
    af44:	cmp	r3, r9
    af48:	sub	r4, r3, #1
    af4c:	str	ip, [sp, #16]
    af50:	bge	aec0 <close@plt+0x2518>
    af54:	cmp	r0, r9
    af58:	movlt	r2, #0
    af5c:	movge	r2, #1
    af60:	cmp	r3, r8
    af64:	bge	aed0 <close@plt+0x2528>
    af68:	cmp	r0, r8
    af6c:	addge	r2, r2, #1
    af70:	cmp	r3, r7
    af74:	bge	aedc <close@plt+0x2534>
    af78:	cmp	r7, r0
    af7c:	addle	r2, r2, #1
    af80:	cmp	r3, r6
    af84:	blt	aee8 <close@plt+0x2540>
    af88:	addeq	r2, r2, #2
    af8c:	cmp	r3, r5
    af90:	blt	aef8 <close@plt+0x2550>
    af94:	addeq	r2, r2, #2
    af98:	cmp	r3, sl
    af9c:	bge	af08 <close@plt+0x2560>
    afa0:	cmp	sl, r0
    afa4:	addle	r2, r2, #1
    afa8:	cmp	r3, fp
    afac:	bge	af14 <close@plt+0x256c>
    afb0:	ldr	r1, [sp, #8]
    afb4:	cmp	fp, r0
    afb8:	addle	r2, r2, #1
    afbc:	cmp	r3, r1
    afc0:	blt	af24 <close@plt+0x257c>
    afc4:	addeq	r2, r2, #2
    afc8:	b	af2c <close@plt+0x2584>
    afcc:	ldr	r2, [sp, #12]
    afd0:	ldr	r1, [sp, #16]
    afd4:	cmp	r2, ip
    afd8:	subeq	r4, r3, #2
    afdc:	add	r3, r4, #1
    afe0:	moveq	r1, r2
    afe4:	cmp	r3, r9
    afe8:	bge	b274 <close@plt+0x28cc>
    afec:	rsb	r9, r4, r9
    aff0:	cmp	r9, #16
    aff4:	ldrle	ip, [sp, #28]
    aff8:	movgt	r2, #16
    affc:	ldrgt	r0, [sp, #28]
    b000:	strle	r9, [ip]
    b004:	strgt	r2, [r0]
    b008:	cmp	r8, r3
    b00c:	ble	b264 <close@plt+0x28bc>
    b010:	rsb	r8, r4, r8
    b014:	cmp	r8, #16
    b018:	ldrle	ip, [sp, #28]
    b01c:	movgt	r2, #16
    b020:	ldrgt	r0, [sp, #28]
    b024:	strle	r8, [ip, #4]
    b028:	strgt	r2, [r0, #4]
    b02c:	cmp	r3, r7
    b030:	bge	b254 <close@plt+0x28ac>
    b034:	rsb	r7, r4, r7
    b038:	cmp	r7, #16
    b03c:	ldrle	r9, [sp, #28]
    b040:	movgt	r2, #16
    b044:	ldrgt	ip, [sp, #28]
    b048:	strle	r7, [r9, #8]
    b04c:	strgt	r2, [ip, #8]
    b050:	cmp	r3, r6
    b054:	blt	b234 <close@plt+0x288c>
    b058:	ldr	r6, [sp, #28]
    b05c:	mov	r2, #0
    b060:	str	r2, [r6, #12]
    b064:	cmp	r3, r5
    b068:	blt	b214 <close@plt+0x286c>
    b06c:	ldr	r5, [sp, #28]
    b070:	mov	r2, #0
    b074:	str	r2, [r5, #32]
    b078:	cmp	r3, sl
    b07c:	bge	b204 <close@plt+0x285c>
    b080:	rsb	sl, r4, sl
    b084:	cmp	sl, #16
    b088:	ldrgt	r8, [sp, #28]
    b08c:	movgt	r2, #16
    b090:	ldrle	r9, [sp, #28]
    b094:	strgt	r2, [r8, #36]	; 0x24
    b098:	strle	sl, [r9, #36]	; 0x24
    b09c:	cmp	r3, fp
    b0a0:	bge	b1f4 <close@plt+0x284c>
    b0a4:	rsb	fp, r4, fp
    b0a8:	cmp	fp, #16
    b0ac:	ldrgt	ip, [sp, #28]
    b0b0:	movgt	r2, #16
    b0b4:	ldrle	r0, [sp, #28]
    b0b8:	strgt	r2, [ip, #40]	; 0x28
    b0bc:	strle	fp, [r0, #40]	; 0x28
    b0c0:	ldr	r6, [sp, #8]
    b0c4:	cmp	r6, r3
    b0c8:	bgt	b1d0 <close@plt+0x2828>
    b0cc:	ldr	r0, [sp, #28]
    b0d0:	mov	ip, #0
    b0d4:	str	ip, [r0, #44]	; 0x2c
    b0d8:	ldr	r5, [sp, #4]
    b0dc:	mov	r0, #0
    b0e0:	mov	ip, r0
    b0e4:	mov	fp, #2
    b0e8:	ldrb	r2, [r5, #18]
    b0ec:	cmp	r1, r2
    b0f0:	bge	b178 <close@plt+0x27d0>
    b0f4:	ldr	sl, [sp, #28]
    b0f8:	lsl	r8, r0, #2
    b0fc:	add	r9, sl, ip, lsl #5
    b100:	ldr	r7, [r9, r0, lsl #2]
    b104:	sub	r6, r7, #2
    b108:	cmp	r6, #13
    b10c:	bhi	b144 <close@plt+0x279c>
    b110:	add	r2, r7, #1
    b114:	str	r2, [r9, r0, lsl #2]
    b118:	ldr	r9, [sp, #4]
    b11c:	add	r1, r1, #1
    b120:	ldrb	r2, [r9, #18]
    b124:	cmp	ip, #1
    b128:	movne	ip, #1
    b12c:	bne	b0ec <close@plt+0x2744>
    b130:	add	r0, r0, #1
    b134:	cmp	r0, #3
    b138:	bgt	b178 <close@plt+0x27d0>
    b13c:	mov	ip, #0
    b140:	b	b0ec <close@plt+0x2744>
    b144:	add	r4, r0, ip, lsl #3
    b148:	add	r5, sp, #160	; 0xa0
    b14c:	add	sl, r5, r4, lsl #2
    b150:	ldr	r7, [sl, #-68]	; 0xffffffbc
    b154:	cmp	r7, r3
    b158:	bne	b124 <close@plt+0x277c>
    b15c:	add	r6, r1, #1
    b160:	cmp	r6, r2
    b164:	strlt	fp, [r9, r8]
    b168:	addlt	r1, r1, #2
    b16c:	ldrlt	r9, [sp, #4]
    b170:	ldrblt	r2, [r9, #18]
    b174:	b	b124 <close@plt+0x277c>
    b178:	mov	sl, #0
    b17c:	ldr	fp, [sp, #4]
    b180:	mov	r3, sl
    b184:	ldr	r8, [sp, #28]
    b188:	b	b190 <close@plt+0x27e8>
    b18c:	ldrb	r2, [fp, #18]
    b190:	cmp	r1, r2
    b194:	bge	9340 <close@plt+0x998>
    b198:	add	r4, r8, r3, lsl #5
    b19c:	ldr	r5, [r4, sl, lsl #2]
    b1a0:	cmp	r5, #15
    b1a4:	addle	r5, r5, #1
    b1a8:	addle	r1, r1, #1
    b1ac:	strle	r5, [r4, sl, lsl #2]
    b1b0:	cmp	r3, #1
    b1b4:	movne	r3, #1
    b1b8:	bne	b18c <close@plt+0x27e4>
    b1bc:	add	sl, sl, #1
    b1c0:	cmp	sl, #3
    b1c4:	bgt	9340 <close@plt+0x998>
    b1c8:	mov	r3, #0
    b1cc:	b	b18c <close@plt+0x27e4>
    b1d0:	ldr	r7, [sp, #8]
    b1d4:	rsb	r4, r4, r7
    b1d8:	cmp	r4, #16
    b1dc:	ldrle	ip, [sp, #28]
    b1e0:	movgt	r2, #16
    b1e4:	ldrgt	r0, [sp, #28]
    b1e8:	strle	r4, [ip, #44]	; 0x2c
    b1ec:	strgt	r2, [r0, #44]	; 0x2c
    b1f0:	b	b0d8 <close@plt+0x2730>
    b1f4:	ldr	r8, [sp, #28]
    b1f8:	mov	r2, #0
    b1fc:	str	r2, [r8, #40]	; 0x28
    b200:	b	b0c0 <close@plt+0x2718>
    b204:	ldr	r9, [sp, #28]
    b208:	mov	r2, #0
    b20c:	str	r2, [r9, #36]	; 0x24
    b210:	b	b09c <close@plt+0x26f4>
    b214:	rsb	r7, r4, r5
    b218:	cmp	r7, #16
    b21c:	ldrgt	r7, [sp, #28]
    b220:	movgt	r2, #16
    b224:	ldrle	r6, [sp, #28]
    b228:	strgt	r2, [r7, #32]
    b22c:	strle	r7, [r6, #32]
    b230:	b	b078 <close@plt+0x26d0>
    b234:	rsb	r6, r4, r6
    b238:	cmp	r6, #16
    b23c:	ldrgt	r7, [sp, #28]
    b240:	movgt	r2, #16
    b244:	ldrle	r8, [sp, #28]
    b248:	strgt	r2, [r7, #12]
    b24c:	strle	r6, [r8, #12]
    b250:	b	b064 <close@plt+0x26bc>
    b254:	ldr	r0, [sp, #28]
    b258:	mov	r2, #0
    b25c:	str	r2, [r0, #8]
    b260:	b	b050 <close@plt+0x26a8>
    b264:	ldr	r8, [sp, #28]
    b268:	mov	r2, #0
    b26c:	str	r2, [r8, #4]
    b270:	b	b02c <close@plt+0x2684>
    b274:	ldr	r9, [sp, #28]
    b278:	mov	r2, #0
    b27c:	str	r2, [r9]
    b280:	b	b008 <close@plt+0x2660>
    b284:	mvn	r2, #4
    b288:	str	r2, [sp, #128]	; 0x80
    b28c:	b	adec <close@plt+0x2444>
    b290:	mvn	r4, #4
    b294:	str	r4, [sp, #132]	; 0x84
    b298:	b	ae2c <close@plt+0x2484>
    b29c:	ldr	r2, [r8, #64]	; 0x40
    b2a0:	ldr	sl, [r8, #68]	; 0x44
    b2a4:	ldr	r5, [r8, #72]	; 0x48
    b2a8:	cmp	sl, r2
    b2ac:	movge	r3, sl
    b2b0:	movlt	r3, r2
    b2b4:	ldr	r4, [r8, #76]	; 0x4c
    b2b8:	cmp	r3, r5
    b2bc:	movlt	r3, r5
    b2c0:	ldr	ip, [r8, #32]
    b2c4:	cmp	r3, r4
    b2c8:	movlt	r3, r4
    b2cc:	ldr	r0, [r8, #36]	; 0x24
    b2d0:	bic	r7, r3, r3, asr #31
    b2d4:	ldr	r1, [r8, #40]	; 0x28
    b2d8:	ldr	r6, [r8, #44]	; 0x2c
    b2dc:	cmp	r7, ip
    b2e0:	movlt	r7, ip
    b2e4:	cmp	r7, r0
    b2e8:	movlt	r7, r0
    b2ec:	str	r2, [sp, #124]	; 0x7c
    b2f0:	cmp	r7, r1
    b2f4:	movge	r2, r7
    b2f8:	movlt	r2, r1
    b2fc:	str	sl, [sp, #128]	; 0x80
    b300:	str	r5, [sp, #132]	; 0x84
    b304:	cmp	r2, r6
    b308:	movlt	r2, r6
    b30c:	str	r4, [sp, #136]	; 0x88
    b310:	mov	sl, r8
    b314:	str	ip, [sp, #92]	; 0x5c
    b318:	mov	r9, ip
    b31c:	str	r0, [sp, #96]	; 0x60
    b320:	mov	fp, r5
    b324:	str	r1, [sp, #100]	; 0x64
    b328:	str	r6, [sp, #104]	; 0x68
    b32c:	b	ae94 <close@plt+0x24ec>
    b330:	ldr	r5, [pc, #-4076]	; a34c <close@plt+0x19a4>
    b334:	ldr	r3, [sp, #20]
    b338:	add	r9, pc, r5
    b33c:	ldr	sl, [r9, r3, lsl #4]
    b340:	rsb	r8, sl, fp
    b344:	cmp	r8, #0
    b348:	asrgt	r8, r8, #1
    b34c:	strgt	r8, [sp, #124]	; 0x7c
    b350:	bgt	adac <close@plt+0x2404>
    b354:	b	ada8 <close@plt+0x2400>
    b358:	bl	88d0 <__stack_chk_fail@plt>
    b35c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b360:	sub	sp, sp, #284	; 0x11c
    b364:	ldr	r3, [pc, #3632]	; c19c <close@plt+0x37f4>
    b368:	str	r1, [sp, #32]
    b36c:	ldr	r1, [pc, #3628]	; c1a0 <close@plt+0x37f8>
    b370:	add	r3, pc, r3
    b374:	ldr	r4, [sp, #32]
    b378:	str	r0, [sp, #52]	; 0x34
    b37c:	ldr	r6, [r3, r1]
    b380:	ldrb	r0, [r4, #17]
    b384:	ldr	r7, [r6]
    b388:	cmp	r0, #4
    b38c:	str	r6, [sp, #56]	; 0x38
    b390:	str	r7, [sp, #276]	; 0x114
    b394:	beq	bcd8 <close@plt+0x3330>
    b398:	ldrb	r8, [r4, #8]
    b39c:	mov	ip, r4
    b3a0:	cmp	r8, #1
    b3a4:	beq	bf28 <close@plt+0x3580>
    b3a8:	ldr	r6, [sp, #52]	; 0x34
    b3ac:	mvn	r9, #99	; 0x63
    b3b0:	ldr	fp, [sp, #32]
    b3b4:	mov	r3, #0
    b3b8:	strb	r3, [sp, #264]	; 0x108
    b3bc:	strb	r9, [r6]
    b3c0:	ldrb	r1, [fp]
    b3c4:	add	fp, r6, #4
    b3c8:	strb	r3, [sp, #265]	; 0x109
    b3cc:	strb	r3, [sp, #266]	; 0x10a
    b3d0:	lsl	r7, r1, #6
    b3d4:	strb	r7, [r6, #1]
    b3d8:	ldrb	r0, [r4, #1]
    b3dc:	strb	r3, [sp, #267]	; 0x10b
    b3e0:	and	ip, r0, #3
    b3e4:	strb	r3, [sp, #268]	; 0x10c
    b3e8:	strb	r3, [sp, #269]	; 0x10d
    b3ec:	orr	r8, r7, ip, lsl #4
    b3f0:	strb	r3, [sp, #270]	; 0x10e
    b3f4:	strb	r3, [sp, #271]	; 0x10f
    b3f8:	uxtb	r9, r8
    b3fc:	strb	r9, [r6, #1]
    b400:	ldr	r1, [r4, #4]
    b404:	strb	r3, [sp, #272]	; 0x110
    b408:	and	r7, r1, #3
    b40c:	strb	r3, [sp, #273]	; 0x111
    b410:	strb	r3, [sp, #274]	; 0x112
    b414:	orr	ip, r9, r7, lsl #2
    b418:	strb	ip, [r6, #1]
    b41c:	ldr	r0, [r4, #12]
    b420:	and	r3, r0, #1
    b424:	orr	r8, ip, r3, lsl #1
    b428:	orr	r9, r8, #1
    b42c:	strb	r9, [r6, #1]
    b430:	ldrb	r1, [r4, #18]
    b434:	strb	r1, [r6, #2]
    b438:	ldr	r6, [r4, #4]
    b43c:	cmp	r6, #1
    b440:	bls	c168 <close@plt+0x37c0>
    b444:	sub	lr, r6, #2
    b448:	cmp	lr, #1
    b44c:	bls	ce74 <close@plt+0x44cc>
    b450:	mov	r4, #0
    b454:	mov	sl, #16
    b458:	mov	r5, r4
    b45c:	strb	r9, [sp, #264]	; 0x108
    b460:	strb	r1, [sp, #265]	; 0x109
    b464:	mov	r6, #0
    b468:	mov	r3, sl
    b46c:	mov	ip, r6
    b470:	ldr	r8, [sp, #32]
    b474:	rsb	r0, r3, r6
    b478:	add	r2, r4, #4
    b47c:	add	r7, r3, #32
    b480:	add	lr, r8, r0
    b484:	cmp	r2, #15
    b488:	add	r1, lr, r3
    b48c:	asr	r9, r3, #3
    b490:	ldr	r8, [r1, #32]
    b494:	and	r0, r8, #15
    b498:	orr	r0, r0, r5, lsl #4
    b49c:	bls	b4c4 <close@plt+0x2b1c>
    b4a0:	sub	r5, r4, #4
    b4a4:	sub	r2, r4, #12
    b4a8:	mov	r4, fp
    b4ac:	lsr	r8, r0, r5
    b4b0:	lsr	r5, r0, r2
    b4b4:	strb	r8, [r4], #2
    b4b8:	strb	r5, [fp, #1]
    b4bc:	mov	fp, r4
    b4c0:	ldr	r8, [r1, #32]
    b4c4:	add	r3, r3, #4
    b4c8:	add	r1, sp, #280	; 0x118
    b4cc:	add	r9, r1, r9
    b4d0:	add	r5, sp, #280	; 0x118
    b4d4:	asr	r1, r3, #3
    b4d8:	and	r4, r8, #15
    b4dc:	add	r8, r5, r1
    b4e0:	orr	ip, r4, ip, lsl #4
    b4e4:	strb	ip, [r9, #-16]
    b4e8:	ldrb	r8, [r8, #-16]
    b4ec:	b	b564 <close@plt+0x2bbc>
    b4f0:	add	r8, lr, r3
    b4f4:	add	r9, sp, #280	; 0x118
    b4f8:	asr	r1, r3, #3
    b4fc:	add	r2, r4, #4
    b500:	add	r0, r9, r1
    b504:	ldr	r9, [r8, #32]
    b508:	cmp	r2, #15
    b50c:	ldrb	ip, [r0, #-16]
    b510:	and	r0, r9, #15
    b514:	orr	r0, r0, r5, lsl #4
    b518:	bls	b540 <close@plt+0x2b98>
    b51c:	sub	r5, r4, #4
    b520:	sub	r2, r4, #12
    b524:	mov	r4, fp
    b528:	lsr	r9, r0, r5
    b52c:	lsr	r5, r0, r2
    b530:	strb	r9, [r4], #2
    b534:	strb	r5, [fp, #1]
    b538:	mov	fp, r4
    b53c:	ldr	r9, [r8, #32]
    b540:	add	r3, r3, #4
    b544:	add	r8, sp, #280	; 0x118
    b548:	add	r5, r8, r1
    b54c:	and	r4, r9, #15
    b550:	asr	r1, r3, #3
    b554:	orr	ip, r4, ip, lsl #4
    b558:	add	r9, r8, r1
    b55c:	strb	ip, [r5, #-16]
    b560:	ldrb	r8, [r9, #-16]
    b564:	add	r9, lr, r3
    b568:	add	r4, r2, #4
    b56c:	cmp	r4, #15
    b570:	ldr	ip, [r9, #32]
    b574:	and	r5, ip, #15
    b578:	orr	r5, r5, r0, lsl #4
    b57c:	bls	b5a4 <close@plt+0x2bfc>
    b580:	sub	r0, r2, #4
    b584:	sub	r4, r2, #12
    b588:	mov	r2, fp
    b58c:	lsr	ip, r5, r0
    b590:	lsr	r0, r5, r4
    b594:	strb	ip, [r2], #2
    b598:	strb	r0, [fp, #1]
    b59c:	mov	fp, r2
    b5a0:	ldr	ip, [r9, #32]
    b5a4:	add	r3, r3, #4
    b5a8:	add	r9, sp, #280	; 0x118
    b5ac:	add	r1, r9, r1
    b5b0:	cmp	r7, r3
    b5b4:	and	r2, ip, #15
    b5b8:	orr	r8, r2, r8, lsl #4
    b5bc:	strb	r8, [r1, #-16]
    b5c0:	bne	b4f0 <close@plt+0x2b48>
    b5c4:	add	r6, r6, #32
    b5c8:	mov	r3, r7
    b5cc:	cmp	r6, #64	; 0x40
    b5d0:	addne	r8, r9, r7, asr #3
    b5d4:	ldrbne	ip, [r8, #-16]
    b5d8:	bne	b470 <close@plt+0x2ac8>
    b5dc:	add	r9, sp, #280	; 0x118
    b5e0:	add	sl, sl, #64	; 0x40
    b5e4:	ldr	lr, [pc, #3000]	; c1a4 <close@plt+0x37fc>
    b5e8:	add	r0, sp, #260	; 0x104
    b5ec:	ldrb	r7, [r9, #-16]!
    b5f0:	add	r1, r0, #3
    b5f4:	lsr	ip, sl, #3
    b5f8:	add	r2, pc, lr
    b5fc:	add	r3, r1, ip
    b600:	eor	r8, r7, #15
    b604:	add	r6, r2, r8
    b608:	cmp	r9, r3
    b60c:	mvn	r7, r1
    b610:	add	lr, r7, r3
    b614:	and	r1, sl, #7
    b618:	ldrb	r6, [r6, #192]	; 0xc0
    b61c:	and	sl, lr, #7
    b620:	beq	b75c <close@plt+0x2db4>
    b624:	cmp	sl, #0
    b628:	beq	b6d4 <close@plt+0x2d2c>
    b62c:	cmp	sl, #1
    b630:	beq	b6bc <close@plt+0x2d14>
    b634:	cmp	sl, #2
    b638:	beq	b6ac <close@plt+0x2d04>
    b63c:	cmp	sl, #3
    b640:	beq	b69c <close@plt+0x2cf4>
    b644:	cmp	sl, #4
    b648:	beq	b68c <close@plt+0x2ce4>
    b64c:	cmp	sl, #5
    b650:	beq	b67c <close@plt+0x2cd4>
    b654:	cmp	sl, #6
    b658:	addne	r9, sp, #280	; 0x118
    b65c:	ldrbne	sl, [r9, #-15]!
    b660:	eorne	sl, r6, sl
    b664:	addne	sl, r2, sl
    b668:	ldrb	r0, [r9, #1]!
    b66c:	ldrbne	r6, [sl, #192]	; 0xc0
    b670:	eor	r8, r6, r0
    b674:	add	r6, r2, r8
    b678:	ldrb	r6, [r6, #192]	; 0xc0
    b67c:	ldrb	r7, [r9, #1]!
    b680:	eor	lr, r6, r7
    b684:	add	sl, r2, lr
    b688:	ldrb	r6, [sl, #192]	; 0xc0
    b68c:	ldrb	r0, [r9, #1]!
    b690:	eor	r8, r6, r0
    b694:	add	r6, r2, r8
    b698:	ldrb	r6, [r6, #192]	; 0xc0
    b69c:	ldrb	r7, [r9, #1]!
    b6a0:	eor	lr, r6, r7
    b6a4:	add	sl, r2, lr
    b6a8:	ldrb	r6, [sl, #192]	; 0xc0
    b6ac:	ldrb	r0, [r9, #1]!
    b6b0:	eor	r8, r6, r0
    b6b4:	add	r6, r2, r8
    b6b8:	ldrb	r6, [r6, #192]	; 0xc0
    b6bc:	ldrb	r7, [r9, #1]!
    b6c0:	eor	lr, r6, r7
    b6c4:	cmp	r9, r3
    b6c8:	add	sl, r2, lr
    b6cc:	ldrb	r6, [sl, #192]	; 0xc0
    b6d0:	beq	b75c <close@plt+0x2db4>
    b6d4:	ldrb	r0, [r9, #1]
    b6d8:	ldrb	lr, [r9, #2]
    b6dc:	eor	r8, r6, r0
    b6e0:	ldrb	r7, [r9, #3]
    b6e4:	add	sl, r2, r8
    b6e8:	ldrb	r6, [r9, #4]
    b6ec:	ldrb	r0, [sl, #192]	; 0xc0
    b6f0:	ldrb	sl, [r9, #5]
    b6f4:	eor	lr, r0, lr
    b6f8:	add	r8, r2, lr
    b6fc:	ldrb	r0, [r8, #192]	; 0xc0
    b700:	eor	r7, r0, r7
    b704:	ldrb	r0, [r9, #6]
    b708:	add	lr, r2, r7
    b70c:	ldrb	r8, [lr, #192]	; 0xc0
    b710:	eor	r6, r8, r6
    b714:	add	r7, r2, r6
    b718:	ldrb	r6, [r9, #7]
    b71c:	ldrb	lr, [r7, #192]	; 0xc0
    b720:	eor	sl, lr, sl
    b724:	ldrb	lr, [r9, #8]!
    b728:	add	r8, r2, sl
    b72c:	cmp	r9, r3
    b730:	ldrb	r7, [r8, #192]	; 0xc0
    b734:	eor	r0, r7, r0
    b738:	add	sl, r2, r0
    b73c:	ldrb	r8, [sl, #192]	; 0xc0
    b740:	eor	r6, r8, r6
    b744:	add	r7, r2, r6
    b748:	ldrb	r0, [r7, #192]	; 0xc0
    b74c:	eor	lr, r0, lr
    b750:	add	sl, r2, lr
    b754:	ldrb	r6, [sl, #192]	; 0xc0
    b758:	bne	b6d4 <close@plt+0x2d2c>
    b75c:	add	r9, sp, #280	; 0x118
    b760:	cmp	r1, #0
    b764:	add	r2, r9, ip
    b768:	ldrb	r3, [r2, #-16]
    b76c:	beq	b8d0 <close@plt+0x2f28>
    b770:	eor	ip, r3, r6
    b774:	lsl	r8, r6, #1
    b778:	lsrs	r0, ip, #7
    b77c:	lsl	r7, r3, #1
    b780:	mov	r0, #3
    b784:	uxtb	lr, r8
    b788:	moveq	r6, #0
    b78c:	movne	r6, #29
    b790:	cmp	r0, #0
    b794:	uxtb	r3, r7
    b798:	eor	r6, r6, lr
    b79c:	mov	r2, #1
    b7a0:	beq	b834 <close@plt+0x2e8c>
    b7a4:	cmp	r0, #1
    b7a8:	beq	b804 <close@plt+0x2e5c>
    b7ac:	cmp	r0, #2
    b7b0:	beq	b7dc <close@plt+0x2e34>
    b7b4:	eor	sl, r3, r6
    b7b8:	lsl	r9, r6, #1
    b7bc:	lsrs	r2, sl, #7
    b7c0:	lsl	r3, r3, #1
    b7c4:	uxtb	ip, r9
    b7c8:	mov	r2, #2
    b7cc:	moveq	r8, #0
    b7d0:	movne	r8, #29
    b7d4:	uxtb	r3, r3
    b7d8:	eor	r6, r8, ip
    b7dc:	eor	r7, r3, r6
    b7e0:	lsl	r0, r6, #1
    b7e4:	lsrs	ip, r7, #7
    b7e8:	lsl	lr, r3, #1
    b7ec:	uxtb	sl, r0
    b7f0:	add	r2, r2, #1
    b7f4:	moveq	r6, #0
    b7f8:	movne	r6, #29
    b7fc:	uxtb	r3, lr
    b800:	eor	r6, r6, sl
    b804:	eor	r9, r3, r6
    b808:	lsl	r8, r6, #1
    b80c:	lsrs	r0, r9, #7
    b810:	add	r2, r2, #1
    b814:	lsl	r3, r3, #1
    b818:	uxtb	r7, r8
    b81c:	moveq	ip, #0
    b820:	movne	ip, #29
    b824:	cmp	r2, r1
    b828:	uxtb	r3, r3
    b82c:	eor	r6, ip, r7
    b830:	beq	b8d0 <close@plt+0x2f28>
    b834:	eor	lr, r3, r6
    b838:	lsl	r0, r6, #1
    b83c:	lsrs	ip, lr, #7
    b840:	lsl	sl, r3, #1
    b844:	uxtb	r6, r0
    b848:	add	r2, r2, #4
    b84c:	moveq	r9, #0
    b850:	movne	r9, #29
    b854:	eor	r8, r9, r6
    b858:	uxtb	r7, sl
    b85c:	eor	ip, r7, r8
    b860:	lsl	lr, r8, #1
    b864:	lsrs	ip, ip, #7
    b868:	lsl	r3, r7, #1
    b86c:	uxtb	r0, lr
    b870:	moveq	sl, #0
    b874:	movne	sl, #29
    b878:	eor	r6, sl, r0
    b87c:	uxtb	r9, r3
    b880:	eor	r8, r9, r6
    b884:	lsl	r7, r6, #1
    b888:	lsrs	ip, r8, #7
    b88c:	lsl	ip, r9, #1
    b890:	uxtb	lr, r7
    b894:	uxtb	r3, ip
    b898:	moveq	r0, #0
    b89c:	movne	r0, #29
    b8a0:	eor	sl, r0, lr
    b8a4:	eor	r6, r3, sl
    b8a8:	lsl	r9, r3, #1
    b8ac:	lsrs	ip, r6, #7
    b8b0:	lsl	r8, sl, #1
    b8b4:	uxtb	r3, r9
    b8b8:	moveq	r7, #0
    b8bc:	movne	r7, #29
    b8c0:	cmp	r2, r1
    b8c4:	uxtb	ip, r8
    b8c8:	eor	r6, r7, ip
    b8cc:	bne	b834 <close@plt+0x2e8c>
    b8d0:	ldr	r2, [sp, #52]	; 0x34
    b8d4:	add	r1, sp, #72	; 0x48
    b8d8:	ldr	r0, [sp, #32]
    b8dc:	str	r1, [sp, #40]	; 0x28
    b8e0:	strb	r6, [r2, #3]
    b8e4:	bl	92ec <close@plt+0x944>
    b8e8:	add	r3, sp, #136	; 0x88
    b8ec:	add	r0, sp, #200	; 0xc8
    b8f0:	ldr	r2, [sp, #32]
    b8f4:	add	r1, sp, #72	; 0x48
    b8f8:	str	r3, [sp, #48]	; 0x30
    b8fc:	str	r0, [sp, #44]	; 0x2c
    b900:	mov	sl, r3
    b904:	mov	r8, r0
    b908:	mov	r3, #1
    b90c:	mov	r0, #0
    b910:	str	fp, [sp, #36]	; 0x24
    b914:	str	r4, [sp, #60]	; 0x3c
    b918:	str	r5, [sp, #64]	; 0x40
    b91c:	add	fp, sp, #72	; 0x48
    b920:	ldr	lr, [r2, #32]
    b924:	ldr	r6, [r1, #4]
    b928:	add	r2, r2, #32
    b92c:	ldr	r4, [fp, r0]
    b930:	rsb	r7, lr, #15
    b934:	add	ip, lr, #16
    b938:	ldr	fp, [r1, #8]
    b93c:	lsl	r5, r3, r4
    b940:	lsl	lr, r3, ip
    b944:	sub	r9, r5, #1
    b948:	add	r5, sp, #136	; 0x88
    b94c:	lsl	ip, r3, r6
    b950:	add	r6, sp, #200	; 0xc8
    b954:	lsl	r4, r9, r7
    b958:	ldr	r9, [r1, #12]
    b95c:	str	r4, [r5, r0]
    b960:	sub	r5, ip, #1
    b964:	ldr	r4, [r2, #4]
    b968:	lsl	fp, r3, fp
    b96c:	ldr	r7, [r1, #16]
    b970:	sub	fp, fp, #1
    b974:	str	lr, [r6, r0]
    b978:	lsl	lr, r3, r9
    b97c:	lsl	ip, r3, r7
    b980:	rsb	r7, r4, #15
    b984:	sub	r9, lr, #1
    b988:	sub	lr, ip, #1
    b98c:	lsl	ip, r5, r7
    b990:	ldr	r5, [r1, #24]
    b994:	str	ip, [sl, #4]
    b998:	add	r4, r4, #16
    b99c:	ldr	ip, [r2, #8]
    b9a0:	lsl	r7, r3, r4
    b9a4:	lsl	r4, r3, r5
    b9a8:	str	r7, [r8, #4]
    b9ac:	rsb	r7, ip, #15
    b9b0:	add	ip, ip, #16
    b9b4:	sub	r5, r4, #1
    b9b8:	str	r5, [sp, #28]
    b9bc:	lsl	r5, r3, ip
    b9c0:	ldr	ip, [r2, #12]
    b9c4:	ldr	r4, [r1, #28]
    b9c8:	lsl	fp, fp, r7
    b9cc:	str	fp, [sl, #8]
    b9d0:	rsb	fp, ip, #15
    b9d4:	ldr	r6, [r1, #20]
    b9d8:	lsl	r9, r9, fp
    b9dc:	ldr	fp, [r2, #16]
    b9e0:	lsl	r7, r3, r4
    b9e4:	str	r5, [r8, #8]
    b9e8:	add	r5, ip, #16
    b9ec:	sub	r4, r7, #1
    b9f0:	rsb	ip, fp, #15
    b9f4:	lsl	r7, r3, r5
    b9f8:	lsl	r6, r3, r6
    b9fc:	add	r5, fp, #16
    ba00:	ldr	fp, [r2, #20]
    ba04:	sub	r6, r6, #1
    ba08:	str	r7, [r8, #12]
    ba0c:	rsb	r7, fp, #15
    ba10:	str	r9, [sl, #12]
    ba14:	lsl	lr, lr, ip
    ba18:	lsl	r9, r3, r5
    ba1c:	add	ip, fp, #16
    ba20:	ldr	r5, [r2, #24]
    ba24:	ldr	fp, [r2, #28]
    ba28:	lsl	r6, r6, r7
    ba2c:	add	r0, r0, #32
    ba30:	ldr	r7, [sp, #28]
    ba34:	cmp	r0, #64	; 0x40
    ba38:	str	lr, [sl, #16]
    ba3c:	str	r9, [r8, #16]
    ba40:	lsl	lr, r3, ip
    ba44:	add	r9, r5, #16
    ba48:	rsb	ip, r5, #15
    ba4c:	rsb	r5, fp, #15
    ba50:	add	fp, fp, #16
    ba54:	str	r6, [sl, #20]
    ba58:	lsl	r4, r4, r5
    ba5c:	str	lr, [r8, #20]
    ba60:	lsl	r6, r7, ip
    ba64:	str	r4, [sl, #28]
    ba68:	lsl	lr, r3, r9
    ba6c:	str	r6, [sl, #24]
    ba70:	lsl	ip, r3, fp
    ba74:	str	lr, [r8, #24]
    ba78:	add	r1, r1, #32
    ba7c:	str	ip, [r8, #28]
    ba80:	add	sl, sl, #32
    ba84:	add	r8, r8, #32
    ba88:	bne	b91c <close@plt+0x2f74>
    ba8c:	ldr	r0, [sp, #32]
    ba90:	ldr	fp, [sp, #36]	; 0x24
    ba94:	ldr	r4, [sp, #60]	; 0x3c
    ba98:	ldrb	r3, [r0, #2]
    ba9c:	ldr	r5, [sp, #64]	; 0x40
    baa0:	cmp	r3, #0
    baa4:	beq	bb6c <close@plt+0x31c4>
    baa8:	mov	sl, r0
    baac:	mov	r1, #0
    bab0:	str	r1, [sp, #36]	; 0x24
    bab4:	mov	r2, #0
    bab8:	add	r9, sp, #72	; 0x48
    babc:	add	r7, sp, #136	; 0x88
    bac0:	add	r6, sp, #200	; 0xc8
    bac4:	add	ip, r9, r2
    bac8:	add	r1, r7, r2
    bacc:	add	r8, sl, r2
    bad0:	add	r9, r6, r2
    bad4:	mov	lr, #0
    bad8:	str	r2, [sp, #28]
    badc:	ldr	r0, [ip, lr]
    bae0:	cmp	r0, #0
    bae4:	beq	bb30 <close@plt+0x3188>
    bae8:	add	r3, r8, lr
    baec:	ldr	r7, [r9, lr]
    baf0:	ldr	r6, [r1, lr]
    baf4:	add	r4, r4, r0
    baf8:	ldr	r2, [r3, #96]	; 0x60
    bafc:	cmp	r4, #15
    bb00:	add	r3, r2, r7
    bb04:	umull	r2, r3, r3, r6
    bb08:	orr	r5, r3, r5, lsl r0
    bb0c:	bls	bb30 <close@plt+0x3188>
    bb10:	sub	r0, r4, #8
    bb14:	mov	r7, fp
    bb18:	sub	r4, r4, #16
    bb1c:	lsr	r2, r5, r0
    bb20:	lsr	r3, r5, r4
    bb24:	strb	r2, [r7], #2
    bb28:	strb	r3, [fp, #1]
    bb2c:	mov	fp, r7
    bb30:	add	lr, lr, #4
    bb34:	cmp	lr, #32
    bb38:	bne	badc <close@plt+0x3134>
    bb3c:	ldr	lr, [sp, #28]
    bb40:	add	r2, lr, #32
    bb44:	cmp	r2, #64	; 0x40
    bb48:	bne	bab8 <close@plt+0x3110>
    bb4c:	ldr	ip, [sp, #32]
    bb50:	add	sl, sl, #64	; 0x40
    bb54:	ldr	r8, [sp, #36]	; 0x24
    bb58:	ldrb	r1, [ip, #2]
    bb5c:	add	r9, r8, #1
    bb60:	str	r9, [sp, #36]	; 0x24
    bb64:	cmp	r9, r1
    bb68:	blt	bab4 <close@plt+0x310c>
    bb6c:	cmp	r4, #7
    bb70:	bls	bca0 <close@plt+0x32f8>
    bb74:	sub	r3, r4, #8
    bb78:	mov	r2, fp
    bb7c:	cmp	r3, #7
    bb80:	lsr	r0, r5, r3
    bb84:	ubfx	r6, r3, #3, #3
    bb88:	strb	r0, [r2], #1
    bb8c:	bls	bc90 <close@plt+0x32e8>
    bb90:	cmp	r6, #0
    bb94:	beq	bc20 <close@plt+0x3278>
    bb98:	cmp	r6, #1
    bb9c:	beq	bc0c <close@plt+0x3264>
    bba0:	cmp	r6, #2
    bba4:	beq	bc00 <close@plt+0x3258>
    bba8:	cmp	r6, #3
    bbac:	beq	bbf4 <close@plt+0x324c>
    bbb0:	cmp	r6, #4
    bbb4:	beq	bbe8 <close@plt+0x3240>
    bbb8:	cmp	r6, #5
    bbbc:	beq	bbdc <close@plt+0x3234>
    bbc0:	cmp	r6, #6
    bbc4:	subne	r3, r3, #8
    bbc8:	lsrne	r6, r5, r3
    bbcc:	sub	r3, r3, #8
    bbd0:	strbne	r6, [r2], #1
    bbd4:	lsr	r7, r5, r3
    bbd8:	strb	r7, [r2], #1
    bbdc:	sub	r3, r3, #8
    bbe0:	lsr	lr, r5, r3
    bbe4:	strb	lr, [r2], #1
    bbe8:	sub	r3, r3, #8
    bbec:	lsr	ip, r5, r3
    bbf0:	strb	ip, [r2], #1
    bbf4:	sub	r3, r3, #8
    bbf8:	lsr	r1, r5, r3
    bbfc:	strb	r1, [r2], #1
    bc00:	sub	r3, r3, #8
    bc04:	lsr	r8, r5, r3
    bc08:	strb	r8, [r2], #1
    bc0c:	sub	r3, r3, #8
    bc10:	cmp	r3, #7
    bc14:	lsr	r9, r5, r3
    bc18:	strb	r9, [r2], #1
    bc1c:	bls	bc90 <close@plt+0x32e8>
    bc20:	sub	r0, r3, #16
    bc24:	mov	lr, r2
    bc28:	sub	sl, r3, #8
    bc2c:	sub	r7, r3, #24
    bc30:	sub	r1, r3, #32
    bc34:	sub	ip, r3, #40	; 0x28
    bc38:	sub	r6, r3, #48	; 0x30
    bc3c:	lsr	r8, r5, r0
    bc40:	sub	r0, r3, #56	; 0x38
    bc44:	sub	r3, r3, #64	; 0x40
    bc48:	lsr	r9, r5, sl
    bc4c:	add	r2, r2, #8
    bc50:	strb	r9, [lr], #1
    bc54:	lsr	sl, r5, r7
    bc58:	strb	r8, [lr]
    bc5c:	lsr	r7, r5, ip
    bc60:	lsr	lr, r5, r1
    bc64:	strb	sl, [r2, #-6]
    bc68:	strb	lr, [r2, #-5]
    bc6c:	lsr	r1, r5, r6
    bc70:	strb	r7, [r2, #-4]
    bc74:	lsr	ip, r5, r0
    bc78:	strb	r1, [r2, #-3]
    bc7c:	cmp	r3, #7
    bc80:	strb	ip, [r2, #-2]
    bc84:	lsr	r6, r5, r3
    bc88:	strb	r6, [r2, #-1]
    bc8c:	bhi	bc20 <close@plt+0x3278>
    bc90:	sub	r2, r4, #8
    bc94:	and	r4, r4, #7
    bc98:	add	fp, fp, r2, lsr #3
    bc9c:	add	fp, fp, #1
    bca0:	cmp	r4, #0
    bca4:	ldr	r3, [sp, #52]	; 0x34
    bca8:	rsbne	r4, r4, #8
    bcac:	lslne	r5, r5, r4
    bcb0:	strbne	r5, [fp]
    bcb4:	addne	fp, fp, #1
    bcb8:	rsb	r0, r3, fp
    bcbc:	ldr	r3, [sp, #56]	; 0x38
    bcc0:	ldr	r4, [sp, #276]	; 0x114
    bcc4:	ldr	r9, [r3]
    bcc8:	cmp	r4, r9
    bccc:	bne	d6c0 <close@plt+0x4d18>
    bcd0:	add	sp, sp, #284	; 0x11c
    bcd4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bcd8:	ldrb	r5, [r4, #8]
    bcdc:	mvn	r0, #99	; 0x63
    bce0:	cmp	r5, #1
    bce4:	beq	cea0 <close@plt+0x44f8>
    bce8:	ldr	r4, [sp, #52]	; 0x34
    bcec:	mov	r6, #0
    bcf0:	ldr	r5, [sp, #32]
    bcf4:	strb	r6, [sp, #264]	; 0x108
    bcf8:	add	r7, r4, #4
    bcfc:	strb	r0, [r4]
    bd00:	ldrb	sl, [r5]
    bd04:	strb	r6, [sp, #265]	; 0x109
    bd08:	strb	r6, [sp, #266]	; 0x10a
    bd0c:	lsl	r3, sl, #6
    bd10:	strb	r3, [r4, #1]
    bd14:	ldrb	r8, [r5, #1]
    bd18:	strb	r6, [sp, #267]	; 0x10b
    bd1c:	and	r1, r8, #3
    bd20:	strb	r6, [sp, #268]	; 0x10c
    bd24:	strb	r6, [sp, #269]	; 0x10d
    bd28:	orr	fp, r3, r1, lsl #4
    bd2c:	strb	r6, [sp, #270]	; 0x10e
    bd30:	strb	r6, [sp, #271]	; 0x10f
    bd34:	uxtb	ip, fp
    bd38:	strb	ip, [r4, #1]
    bd3c:	ldr	r0, [r5, #4]
    bd40:	strb	r6, [sp, #272]	; 0x110
    bd44:	and	sl, r0, #3
    bd48:	strb	r6, [sp, #273]	; 0x111
    bd4c:	strb	r6, [sp, #274]	; 0x112
    bd50:	orr	r3, ip, sl, lsl #2
    bd54:	strb	r3, [r4, #1]
    bd58:	ldr	r8, [r5, #12]
    bd5c:	and	r6, r8, #1
    bd60:	orr	fp, r3, r6, lsl #1
    bd64:	strb	fp, [r4, #1]
    bd68:	ldrb	r1, [r5, #18]
    bd6c:	strb	r1, [r4, #2]
    bd70:	ldr	r0, [r5, #4]
    bd74:	cmp	r0, #1
    bd78:	bls	c17c <close@plt+0x37d4>
    bd7c:	sub	sl, r0, #2
    bd80:	cmp	sl, #1
    bd84:	bls	d604 <close@plt+0x4c5c>
    bd88:	mov	ip, #0
    bd8c:	mov	r5, #16
    bd90:	mov	r4, ip
    bd94:	mov	r6, ip
    bd98:	strb	fp, [sp, #264]	; 0x108
    bd9c:	strb	r1, [sp, #265]	; 0x109
    bda0:	mov	r3, r5
    bda4:	ldr	r2, [sp, #32]
    bda8:	add	r5, r5, #32
    bdac:	asr	r1, r3, #3
    bdb0:	ldr	fp, [r2, #32]
    bdb4:	add	lr, r4, #4
    bdb8:	cmp	lr, #15
    bdbc:	add	sl, sp, #280	; 0x118
    bdc0:	and	r8, fp, #15
    bdc4:	subhi	lr, r4, #12
    bdc8:	orr	r6, r8, r6, lsl #4
    bdcc:	movhi	fp, r7
    bdd0:	subhi	r8, r4, #4
    bdd4:	add	r0, lr, #4
    bdd8:	lsrhi	r4, r6, r8
    bddc:	strbhi	r4, [fp], #2
    bde0:	lsrhi	r4, r6, lr
    bde4:	strbhi	r4, [r7, #1]
    bde8:	add	r4, r3, #4
    bdec:	ldrhi	r9, [r2, #32]
    bdf0:	ldr	r8, [r2, #36]	; 0x24
    bdf4:	movls	r9, fp
    bdf8:	movhi	r7, fp
    bdfc:	add	r1, sl, r1
    be00:	add	r4, sl, r4, asr #3
    be04:	cmp	r0, #15
    be08:	and	r9, r9, #15
    be0c:	and	fp, r8, #15
    be10:	orr	ip, r9, ip, lsl #4
    be14:	strb	ip, [r1, #-16]
    be18:	orr	ip, fp, r6, lsl #4
    be1c:	ldrb	sl, [r4, #-16]
    be20:	bls	be48 <close@plt+0x34a0>
    be24:	sub	r8, lr, #4
    be28:	sub	r0, lr, #12
    be2c:	mov	r6, r7
    be30:	lsr	lr, ip, r8
    be34:	lsr	r1, ip, r0
    be38:	strb	lr, [r6], #2
    be3c:	strb	r1, [r7, #1]
    be40:	mov	r7, r6
    be44:	ldr	r8, [r2, #36]	; 0x24
    be48:	add	r9, r3, #8
    be4c:	ldr	r6, [r2, #40]	; 0x28
    be50:	add	r1, r0, #4
    be54:	add	fp, sp, #280	; 0x118
    be58:	and	r8, r8, #15
    be5c:	add	lr, fp, r9, asr #3
    be60:	cmp	r1, #15
    be64:	orr	sl, r8, sl, lsl #4
    be68:	strb	sl, [r4, #-16]
    be6c:	and	r4, r6, #15
    be70:	ldrb	r9, [lr, #-16]
    be74:	orr	ip, r4, ip, lsl #4
    be78:	bls	bea0 <close@plt+0x34f8>
    be7c:	sub	r6, r0, #4
    be80:	sub	r1, r0, #12
    be84:	mov	r0, r7
    be88:	lsr	r8, ip, r6
    be8c:	lsr	fp, ip, r1
    be90:	strb	r8, [r0], #2
    be94:	strb	fp, [r7, #1]
    be98:	mov	r7, r0
    be9c:	ldr	r6, [r2, #40]	; 0x28
    bea0:	add	r0, r3, #12
    bea4:	ldr	r8, [r2, #44]	; 0x2c
    bea8:	add	r4, r1, #4
    beac:	add	sl, sp, #280	; 0x118
    beb0:	and	fp, r6, #15
    beb4:	add	r0, sl, r0, asr #3
    beb8:	cmp	r4, #15
    bebc:	orr	r6, fp, r9, lsl #4
    bec0:	and	fp, r8, #15
    bec4:	strb	r6, [lr, #-16]
    bec8:	orr	r6, fp, ip, lsl #4
    becc:	ldrb	lr, [r0, #-16]
    bed0:	bls	bef8 <close@plt+0x3550>
    bed4:	sub	ip, r1, #4
    bed8:	sub	r4, r1, #12
    bedc:	mov	r1, r7
    bee0:	lsr	r8, r6, ip
    bee4:	lsr	sl, r6, r4
    bee8:	strb	r8, [r1], #2
    beec:	strb	sl, [r7, #1]
    bef0:	mov	r7, r1
    bef4:	ldr	r8, [r2, #44]	; 0x2c
    bef8:	add	r3, r3, #16
    befc:	and	fp, r8, #15
    bf00:	cmp	r3, r5
    bf04:	orr	lr, fp, lr, lsl #4
    bf08:	add	r2, r2, #32
    bf0c:	strb	lr, [r0, #-16]
    bf10:	beq	c80c <close@plt+0x3e64>
    bf14:	asr	r1, r3, #3
    bf18:	add	sl, sp, #280	; 0x118
    bf1c:	add	r0, sl, r1
    bf20:	ldrb	ip, [r0, #-16]
    bf24:	b	bdb0 <close@plt+0x3408>
    bf28:	ldr	r6, [sp, #52]	; 0x34
    bf2c:	mvn	r7, #99	; 0x63
    bf30:	mov	sl, r4
    bf34:	mov	fp, #0
    bf38:	strb	fp, [sp, #264]	; 0x108
    bf3c:	strb	r7, [r6]
    bf40:	mov	r5, r6
    bf44:	ldrb	r0, [r4]
    bf48:	add	r4, r6, #4
    bf4c:	strb	fp, [sp, #265]	; 0x109
    bf50:	strb	fp, [sp, #266]	; 0x10a
    bf54:	lsl	r3, r0, #6
    bf58:	strb	r3, [r6, #1]
    bf5c:	ldrb	r1, [ip, #1]
    bf60:	strb	fp, [sp, #267]	; 0x10b
    bf64:	and	r9, r1, #3
    bf68:	strb	fp, [sp, #268]	; 0x10c
    bf6c:	strb	fp, [sp, #269]	; 0x10d
    bf70:	orr	r8, r3, r9, lsl #4
    bf74:	strb	fp, [sp, #270]	; 0x10e
    bf78:	strb	fp, [sp, #271]	; 0x10f
    bf7c:	uxtb	r7, r8
    bf80:	strb	r7, [r6, #1]
    bf84:	ldr	r6, [ip, #4]
    bf88:	strb	fp, [sp, #272]	; 0x110
    bf8c:	and	r0, r6, #3
    bf90:	strb	fp, [sp, #273]	; 0x111
    bf94:	strb	fp, [sp, #274]	; 0x112
    bf98:	orr	r1, r7, r0, lsl #2
    bf9c:	strb	r1, [r5, #1]
    bfa0:	ldr	ip, [ip, #12]
    bfa4:	and	fp, ip, #1
    bfa8:	orr	r3, r1, fp, lsl #1
    bfac:	orr	r9, r3, #1
    bfb0:	strb	r9, [r5, #1]
    bfb4:	ldrb	r8, [sl, #18]
    bfb8:	strb	r8, [r5, #2]
    bfbc:	ldr	r7, [sl, #4]
    bfc0:	cmp	r7, #1
    bfc4:	bls	c18c <close@plt+0x37e4>
    bfc8:	sub	r6, r7, #2
    bfcc:	cmp	r6, #1
    bfd0:	bls	d5dc <close@plt+0x4c34>
    bfd4:	mov	r6, #0
    bfd8:	mov	r5, #16
    bfdc:	mov	r2, r6
    bfe0:	strb	r9, [sp, #264]	; 0x108
    bfe4:	strb	r8, [sp, #265]	; 0x109
    bfe8:	ldr	lr, [sp, #32]
    bfec:	add	r3, r5, #4
    bff0:	asr	fp, r5, #3
    bff4:	add	r9, sp, #280	; 0x118
    bff8:	add	r0, r6, #4
    bffc:	asr	r1, r3, #3
    c000:	ldr	ip, [lr, #32]
    c004:	add	r8, r9, fp
    c008:	add	sl, r9, r1
    c00c:	add	r5, r5, #32
    c010:	and	r6, ip, #15
    c014:	strb	r6, [r8, #-16]
    c018:	orr	lr, r6, r2, lsl #4
    c01c:	ldr	r2, [sp, #32]
    c020:	ldrb	ip, [sl, #-16]
    c024:	add	r2, r2, #4
    c028:	b	c0dc <close@plt+0x3734>
    c02c:	sub	ip, r6, #4
    c030:	sub	r1, r6, #12
    c034:	mov	r6, r4
    c038:	lsr	r0, r7, ip
    c03c:	lsr	sl, r7, r1
    c040:	strb	r0, [r6], #2
    c044:	strb	sl, [r4, #1]
    c048:	mov	r4, r6
    c04c:	ldr	fp, [r2, #32]
    c050:	add	r9, r3, #4
    c054:	add	ip, sp, #280	; 0x118
    c058:	add	r8, ip, r8
    c05c:	add	r0, r1, #4
    c060:	asr	r9, r9, #3
    c064:	ldr	r6, [r2, #36]	; 0x24
    c068:	add	sl, sp, #280	; 0x118
    c06c:	and	fp, fp, #15
    c070:	add	ip, sl, r9
    c074:	cmp	r0, #15
    c078:	orr	lr, fp, lr, lsl #4
    c07c:	strb	lr, [r8, #-16]
    c080:	and	r8, r6, #15
    c084:	orr	lr, r8, r7, lsl #4
    c088:	ldrb	r7, [ip, #-16]
    c08c:	bls	c0b4 <close@plt+0x370c>
    c090:	sub	r6, r1, #4
    c094:	sub	r0, r1, #12
    c098:	mov	r1, r4
    c09c:	lsr	fp, lr, r6
    c0a0:	lsr	sl, lr, r0
    c0a4:	strb	fp, [r1], #2
    c0a8:	strb	sl, [r4, #1]
    c0ac:	mov	r4, r1
    c0b0:	ldr	r6, [r2, #36]	; 0x24
    c0b4:	add	r3, r3, #8
    c0b8:	add	r8, sp, #280	; 0x118
    c0bc:	add	r9, r8, r9
    c0c0:	and	ip, r6, #15
    c0c4:	asr	r1, r3, #3
    c0c8:	orr	r7, ip, r7, lsl #4
    c0cc:	add	fp, r8, r1
    c0d0:	strb	r7, [r9, #-16]
    c0d4:	add	r2, r2, #8
    c0d8:	ldrb	ip, [fp, #-16]
    c0dc:	ldr	r9, [r2, #32]
    c0e0:	add	r6, r0, #4
    c0e4:	cmp	r6, #15
    c0e8:	and	fp, r9, #15
    c0ec:	orr	r7, fp, lr, lsl #4
    c0f0:	bls	c118 <close@plt+0x3770>
    c0f4:	sub	lr, r0, #4
    c0f8:	sub	r6, r0, #12
    c0fc:	mov	r0, r4
    c100:	lsr	r9, r7, lr
    c104:	lsr	r8, r7, r6
    c108:	strb	r9, [r0], #2
    c10c:	strb	r8, [r4, #1]
    c110:	mov	r4, r0
    c114:	ldr	r9, [r2, #32]
    c118:	add	r3, r3, #4
    c11c:	add	sl, sp, #280	; 0x118
    c120:	add	r1, sl, r1
    c124:	cmp	r3, r5
    c128:	and	fp, r9, #15
    c12c:	add	r2, r2, #4
    c130:	orr	ip, fp, ip, lsl #4
    c134:	strb	ip, [r1, #-16]
    c138:	beq	c1b4 <close@plt+0x380c>
    c13c:	asr	r8, r3, #3
    c140:	ldr	r0, [r2, #32]
    c144:	add	r1, r6, #4
    c148:	add	sl, sl, r8
    c14c:	cmp	r1, #15
    c150:	and	r9, r0, #15
    c154:	ldrb	lr, [sl, #-16]
    c158:	orr	r7, r9, r7, lsl #4
    c15c:	bhi	c02c <close@plt+0x3684>
    c160:	mov	fp, r0
    c164:	b	c050 <close@plt+0x36a8>
    c168:	ldrb	r7, [r4, #18]
    c16c:	cmp	r7, #128	; 0x80
    c170:	ble	b444 <close@plt+0x2a9c>
    c174:	mvn	r0, #4
    c178:	b	bcbc <close@plt+0x3314>
    c17c:	ldrb	ip, [r5, #18]
    c180:	cmp	ip, #64	; 0x40
    c184:	ble	bd7c <close@plt+0x33d4>
    c188:	b	c174 <close@plt+0x37cc>
    c18c:	ldrb	sl, [sl, #18]
    c190:	cmp	sl, #128	; 0x80
    c194:	ble	bfc8 <close@plt+0x3620>
    c198:	b	c174 <close@plt+0x37cc>
    c19c:	andeq	r2, r1, r8, lsl #25
    c1a0:	andeq	r0, r0, r0, ror r0
    c1a4:	andeq	r9, r0, ip, lsl r1
    c1a8:	andeq	r8, r0, r4, asr #10
    c1ac:	strdeq	r7, [r0], -r4
    c1b0:	ldrdeq	r7, [r0], -ip
    c1b4:	add	r3, sp, #280	; 0x118
    c1b8:	ldr	lr, [pc, #-24]	; c1a8 <close@plt+0x3800>
    c1bc:	add	r1, sp, #260	; 0x104
    c1c0:	lsr	r0, r5, #3
    c1c4:	ldrb	r8, [r3, #-16]!
    c1c8:	add	fp, r1, #3
    c1cc:	add	r2, fp, r0
    c1d0:	add	sl, pc, lr
    c1d4:	eor	r9, r8, #15
    c1d8:	cmp	r3, r2
    c1dc:	add	lr, sl, r9
    c1e0:	mvn	ip, fp
    c1e4:	add	r8, ip, r2
    c1e8:	and	r5, r5, #7
    c1ec:	ldrb	lr, [lr, #192]	; 0xc0
    c1f0:	and	r9, r8, #7
    c1f4:	beq	c330 <close@plt+0x3988>
    c1f8:	cmp	r9, #0
    c1fc:	beq	c2a8 <close@plt+0x3900>
    c200:	cmp	r9, #1
    c204:	beq	c290 <close@plt+0x38e8>
    c208:	cmp	r9, #2
    c20c:	beq	c280 <close@plt+0x38d8>
    c210:	cmp	r9, #3
    c214:	beq	c270 <close@plt+0x38c8>
    c218:	cmp	r9, #4
    c21c:	beq	c260 <close@plt+0x38b8>
    c220:	cmp	r9, #5
    c224:	beq	c250 <close@plt+0x38a8>
    c228:	cmp	r9, #6
    c22c:	addne	r3, sp, #280	; 0x118
    c230:	ldrbne	r9, [r3, #-15]!
    c234:	eorne	r9, lr, r9
    c238:	addne	r9, sl, r9
    c23c:	ldrb	r1, [r3, #1]!
    c240:	ldrbne	lr, [r9, #192]	; 0xc0
    c244:	eor	fp, lr, r1
    c248:	add	lr, sl, fp
    c24c:	ldrb	lr, [lr, #192]	; 0xc0
    c250:	ldrb	ip, [r3, #1]!
    c254:	eor	r8, lr, ip
    c258:	add	r9, sl, r8
    c25c:	ldrb	lr, [r9, #192]	; 0xc0
    c260:	ldrb	r1, [r3, #1]!
    c264:	eor	fp, lr, r1
    c268:	add	lr, sl, fp
    c26c:	ldrb	lr, [lr, #192]	; 0xc0
    c270:	ldrb	ip, [r3, #1]!
    c274:	eor	r8, lr, ip
    c278:	add	r9, sl, r8
    c27c:	ldrb	lr, [r9, #192]	; 0xc0
    c280:	ldrb	r1, [r3, #1]!
    c284:	eor	fp, lr, r1
    c288:	add	lr, sl, fp
    c28c:	ldrb	lr, [lr, #192]	; 0xc0
    c290:	ldrb	ip, [r3, #1]!
    c294:	eor	r8, lr, ip
    c298:	cmp	r3, r2
    c29c:	add	r9, sl, r8
    c2a0:	ldrb	lr, [r9, #192]	; 0xc0
    c2a4:	beq	c330 <close@plt+0x3988>
    c2a8:	ldrb	r1, [r3, #1]
    c2ac:	ldrb	fp, [r3, #2]
    c2b0:	eor	ip, lr, r1
    c2b4:	ldrb	r8, [r3, #3]
    c2b8:	add	r9, sl, ip
    c2bc:	ldrb	lr, [r3, #4]
    c2c0:	ldrb	ip, [r3, #5]
    c2c4:	ldrb	r1, [r9, #192]	; 0xc0
    c2c8:	eor	fp, r1, fp
    c2cc:	add	r9, sl, fp
    c2d0:	ldrb	r1, [r9, #192]	; 0xc0
    c2d4:	eor	r8, r1, r8
    c2d8:	ldrb	r1, [r3, #6]
    c2dc:	add	fp, sl, r8
    c2e0:	ldrb	r9, [fp, #192]	; 0xc0
    c2e4:	ldrb	fp, [r3, #7]
    c2e8:	eor	lr, r9, lr
    c2ec:	add	r8, sl, lr
    c2f0:	ldrb	r9, [r8, #192]	; 0xc0
    c2f4:	eor	ip, r9, ip
    c2f8:	add	lr, sl, ip
    c2fc:	ldrb	ip, [r3, #8]!
    c300:	ldrb	r8, [lr, #192]	; 0xc0
    c304:	cmp	r3, r2
    c308:	eor	r1, r8, r1
    c30c:	add	r9, sl, r1
    c310:	ldrb	lr, [r9, #192]	; 0xc0
    c314:	eor	fp, lr, fp
    c318:	add	r8, sl, fp
    c31c:	ldrb	r1, [r8, #192]	; 0xc0
    c320:	eor	ip, r1, ip
    c324:	add	r9, sl, ip
    c328:	ldrb	lr, [r9, #192]	; 0xc0
    c32c:	bne	c2a8 <close@plt+0x3900>
    c330:	add	r3, sp, #280	; 0x118
    c334:	cmp	r5, #0
    c338:	add	sl, r3, r0
    c33c:	ldrb	r0, [sl, #-16]
    c340:	beq	c4a4 <close@plt+0x3afc>
    c344:	eor	fp, r0, lr
    c348:	lsl	r2, lr, #1
    c34c:	lsrs	r1, fp, #7
    c350:	lsl	r8, r0, #1
    c354:	mov	r1, #3
    c358:	uxtb	ip, r2
    c35c:	moveq	lr, #0
    c360:	movne	lr, #29
    c364:	cmp	r1, #0
    c368:	uxtb	r3, r8
    c36c:	eor	lr, lr, ip
    c370:	mov	r2, #1
    c374:	beq	c408 <close@plt+0x3a60>
    c378:	cmp	r1, #1
    c37c:	beq	c3d8 <close@plt+0x3a30>
    c380:	cmp	r1, #2
    c384:	beq	c3b0 <close@plt+0x3a08>
    c388:	eor	r9, r3, lr
    c38c:	lsl	sl, lr, #1
    c390:	lsrs	r2, r9, #7
    c394:	lsl	r3, r3, #1
    c398:	uxtb	r0, sl
    c39c:	mov	r2, #2
    c3a0:	moveq	fp, #0
    c3a4:	movne	fp, #29
    c3a8:	uxtb	r3, r3
    c3ac:	eor	lr, fp, r0
    c3b0:	eor	r8, r3, lr
    c3b4:	lsl	r1, lr, #1
    c3b8:	lsrs	r0, r8, #7
    c3bc:	lsl	ip, r3, #1
    c3c0:	uxtb	r9, r1
    c3c4:	add	r2, r2, #1
    c3c8:	moveq	lr, #0
    c3cc:	movne	lr, #29
    c3d0:	uxtb	r3, ip
    c3d4:	eor	lr, lr, r9
    c3d8:	eor	sl, r3, lr
    c3dc:	lsl	fp, lr, #1
    c3e0:	lsrs	r1, sl, #7
    c3e4:	add	r2, r2, #1
    c3e8:	lsl	r3, r3, #1
    c3ec:	uxtb	r8, fp
    c3f0:	moveq	r0, #0
    c3f4:	movne	r0, #29
    c3f8:	cmp	r2, r5
    c3fc:	uxtb	r3, r3
    c400:	eor	lr, r0, r8
    c404:	beq	c4a4 <close@plt+0x3afc>
    c408:	eor	ip, r3, lr
    c40c:	lsl	r1, lr, #1
    c410:	lsrs	r0, ip, #7
    c414:	lsl	r9, r3, #1
    c418:	uxtb	lr, r1
    c41c:	add	r2, r2, #4
    c420:	moveq	sl, #0
    c424:	movne	sl, #29
    c428:	eor	fp, sl, lr
    c42c:	uxtb	r8, r9
    c430:	eor	r0, r8, fp
    c434:	lsl	ip, fp, #1
    c438:	lsrs	r0, r0, #7
    c43c:	lsl	r3, r8, #1
    c440:	uxtb	r1, ip
    c444:	moveq	r9, #0
    c448:	movne	r9, #29
    c44c:	eor	lr, r9, r1
    c450:	uxtb	sl, r3
    c454:	eor	fp, sl, lr
    c458:	lsl	r8, lr, #1
    c45c:	lsrs	r0, fp, #7
    c460:	lsl	r0, sl, #1
    c464:	uxtb	ip, r8
    c468:	uxtb	r3, r0
    c46c:	moveq	r1, #0
    c470:	movne	r1, #29
    c474:	eor	r9, r1, ip
    c478:	eor	lr, r3, r9
    c47c:	lsl	sl, r3, #1
    c480:	lsrs	r0, lr, #7
    c484:	lsl	fp, r9, #1
    c488:	uxtb	r3, sl
    c48c:	moveq	r8, #0
    c490:	movne	r8, #29
    c494:	cmp	r2, r5
    c498:	uxtb	r0, fp
    c49c:	eor	lr, r8, r0
    c4a0:	bne	c408 <close@plt+0x3a60>
    c4a4:	ldr	r2, [sp, #52]	; 0x34
    c4a8:	add	r5, sp, #72	; 0x48
    c4ac:	ldr	r0, [sp, #32]
    c4b0:	mov	r1, r5
    c4b4:	strb	lr, [r2, #3]
    c4b8:	bl	92ec <close@plt+0x944>
    c4bc:	ldr	ip, [sp, #72]	; 0x48
    c4c0:	ldr	r1, [sp, #76]	; 0x4c
    c4c4:	mov	r3, #1
    c4c8:	ldr	fp, [sp, #32]
    c4cc:	lsl	r2, r3, ip
    c4d0:	ldr	sl, [sp, #80]	; 0x50
    c4d4:	lsl	r9, r3, r1
    c4d8:	ldr	ip, [sp, #84]	; 0x54
    c4dc:	sub	r2, r2, #1
    c4e0:	ldr	r0, [sp, #88]	; 0x58
    c4e4:	lsl	r8, r3, sl
    c4e8:	ldr	r1, [sp, #92]	; 0x5c
    c4ec:	lsl	sl, r3, ip
    c4f0:	ldr	fp, [fp, #32]
    c4f4:	lsl	ip, r3, r0
    c4f8:	lsl	r1, r3, r1
    c4fc:	sub	r0, ip, #1
    c500:	sub	ip, r1, #1
    c504:	add	r1, fp, #16
    c508:	str	ip, [sp, #36]	; 0x24
    c50c:	rsb	ip, fp, #15
    c510:	ldr	fp, [sp, #96]	; 0x60
    c514:	lsl	r2, r2, ip
    c518:	str	r0, [sp, #40]	; 0x28
    c51c:	sub	r9, r9, #1
    c520:	lsl	r0, r3, fp
    c524:	ldr	fp, [sp, #32]
    c528:	str	r2, [sp, #136]	; 0x88
    c52c:	lsl	r1, r3, r1
    c530:	str	r1, [sp, #200]	; 0xc8
    c534:	sub	ip, r0, #1
    c538:	ldr	r2, [fp, #36]	; 0x24
    c53c:	sub	r8, r8, #1
    c540:	ldr	r0, [sp, #100]	; 0x64
    c544:	sub	sl, sl, #1
    c548:	rsb	r1, r2, #15
    c54c:	add	r2, r2, #16
    c550:	lsl	r9, r9, r1
    c554:	str	r9, [sp, #140]	; 0x8c
    c558:	ldr	r9, [sp, #32]
    c55c:	lsl	fp, r3, r0
    c560:	lsl	r0, r3, r2
    c564:	str	r0, [sp, #204]	; 0xcc
    c568:	sub	fp, fp, #1
    c56c:	ldr	r1, [r9, #40]	; 0x28
    c570:	ldrb	r0, [r9, #2]
    c574:	rsb	r2, r1, #15
    c578:	add	r1, r1, #16
    c57c:	lsl	r8, r8, r2
    c580:	ldr	r2, [r9, #44]	; 0x2c
    c584:	str	r8, [sp, #144]	; 0x90
    c588:	cmp	r0, #0
    c58c:	rsb	r8, r2, #15
    c590:	ldr	r0, [r9, #48]	; 0x30
    c594:	lsl	sl, sl, r8
    c598:	str	sl, [sp, #148]	; 0x94
    c59c:	ldr	sl, [sp, #40]	; 0x28
    c5a0:	rsb	r8, r0, #15
    c5a4:	add	r2, r2, #16
    c5a8:	lsl	r1, r3, r1
    c5ac:	add	r0, r0, #16
    c5b0:	str	r1, [sp, #208]	; 0xd0
    c5b4:	lsl	r1, r3, r2
    c5b8:	ldr	r2, [r9, #52]	; 0x34
    c5bc:	str	r1, [sp, #212]	; 0xd4
    c5c0:	lsl	r1, sl, r8
    c5c4:	mov	r8, r9
    c5c8:	ldr	sl, [sp, #36]	; 0x24
    c5cc:	ldr	r9, [r9, #56]	; 0x38
    c5d0:	lsl	r0, r3, r0
    c5d4:	str	r0, [sp, #216]	; 0xd8
    c5d8:	ldr	r0, [r8, #60]	; 0x3c
    c5dc:	str	r1, [sp, #152]	; 0x98
    c5e0:	rsb	r1, r2, #15
    c5e4:	lsl	r8, sl, r1
    c5e8:	add	r2, r2, #16
    c5ec:	str	r8, [sp, #156]	; 0x9c
    c5f0:	rsb	sl, r9, #15
    c5f4:	rsb	r8, r0, #15
    c5f8:	add	r9, r9, #16
    c5fc:	add	r0, r0, #16
    c600:	lsl	r2, r3, r2
    c604:	lsl	r1, r3, r9
    c608:	lsl	ip, ip, sl
    c60c:	lsl	fp, fp, r8
    c610:	lsl	r3, r3, r0
    c614:	str	r2, [sp, #220]	; 0xdc
    c618:	str	ip, [sp, #160]	; 0xa0
    c61c:	str	r1, [sp, #224]	; 0xe0
    c620:	str	fp, [sp, #164]	; 0xa4
    c624:	str	r3, [sp, #228]	; 0xe4
    c628:	beq	c6b8 <close@plt+0x3d10>
    c62c:	ldr	lr, [sp, #32]
    c630:	mov	r8, #0
    c634:	mov	r9, lr
    c638:	mov	r0, #0
    c63c:	ldr	ip, [r5, r0]
    c640:	cmp	ip, #0
    c644:	beq	c698 <close@plt+0x3cf0>
    c648:	add	r2, lr, r0
    c64c:	add	r1, sp, #200	; 0xc8
    c650:	add	r3, sp, #136	; 0x88
    c654:	add	r6, r6, ip
    c658:	ldr	fp, [r0, r1]
    c65c:	cmp	r6, #15
    c660:	ldr	sl, [r2, #96]	; 0x60
    c664:	ldr	r1, [r0, r3]
    c668:	add	r2, sl, fp
    c66c:	umull	r2, r3, r2, r1
    c670:	orr	r7, r3, r7, lsl ip
    c674:	bls	c698 <close@plt+0x3cf0>
    c678:	sub	ip, r6, #8
    c67c:	mov	sl, r4
    c680:	sub	r6, r6, #16
    c684:	lsr	fp, r7, ip
    c688:	lsr	r3, r7, r6
    c68c:	strb	fp, [sl], #2
    c690:	strb	r3, [r4, #1]
    c694:	mov	r4, sl
    c698:	add	r0, r0, #4
    c69c:	cmp	r0, #32
    c6a0:	bne	c63c <close@plt+0x3c94>
    c6a4:	ldrb	r0, [r9, #2]
    c6a8:	add	r8, r8, #1
    c6ac:	add	lr, lr, #64	; 0x40
    c6b0:	cmp	r8, r0
    c6b4:	blt	c638 <close@plt+0x3c90>
    c6b8:	cmp	r6, #7
    c6bc:	bls	c7ec <close@plt+0x3e44>
    c6c0:	sub	fp, r6, #8
    c6c4:	mov	lr, r4
    c6c8:	cmp	fp, #7
    c6cc:	lsr	r8, r7, fp
    c6d0:	ubfx	r5, fp, #3, #3
    c6d4:	strb	r8, [lr], #1
    c6d8:	bls	c7dc <close@plt+0x3e34>
    c6dc:	cmp	r5, #0
    c6e0:	beq	c76c <close@plt+0x3dc4>
    c6e4:	cmp	r5, #1
    c6e8:	beq	c758 <close@plt+0x3db0>
    c6ec:	cmp	r5, #2
    c6f0:	beq	c74c <close@plt+0x3da4>
    c6f4:	cmp	r5, #3
    c6f8:	beq	c740 <close@plt+0x3d98>
    c6fc:	cmp	r5, #4
    c700:	beq	c734 <close@plt+0x3d8c>
    c704:	cmp	r5, #5
    c708:	beq	c728 <close@plt+0x3d80>
    c70c:	cmp	r5, #6
    c710:	subne	fp, fp, #8
    c714:	lsrne	r5, r7, fp
    c718:	sub	fp, fp, #8
    c71c:	strbne	r5, [lr], #1
    c720:	lsr	r9, r7, fp
    c724:	strb	r9, [lr], #1
    c728:	sub	fp, fp, #8
    c72c:	lsr	r1, r7, fp
    c730:	strb	r1, [lr], #1
    c734:	sub	fp, fp, #8
    c738:	lsr	r2, r7, fp
    c73c:	strb	r2, [lr], #1
    c740:	sub	fp, fp, #8
    c744:	lsr	ip, r7, fp
    c748:	strb	ip, [lr], #1
    c74c:	sub	fp, fp, #8
    c750:	lsr	sl, r7, fp
    c754:	strb	sl, [lr], #1
    c758:	sub	fp, fp, #8
    c75c:	cmp	fp, #7
    c760:	lsr	r3, r7, fp
    c764:	strb	r3, [lr], #1
    c768:	bls	c7dc <close@plt+0x3e34>
    c76c:	sub	r0, fp, #8
    c770:	mov	r1, lr
    c774:	sub	r2, fp, #16
    c778:	sub	r8, fp, #24
    c77c:	sub	r9, fp, #32
    c780:	sub	ip, fp, #40	; 0x28
    c784:	sub	r5, fp, #48	; 0x30
    c788:	lsr	r3, r7, r0
    c78c:	sub	r0, fp, #56	; 0x38
    c790:	sub	fp, fp, #64	; 0x40
    c794:	strb	r3, [r1], #1
    c798:	lsr	sl, r7, r2
    c79c:	add	lr, lr, #8
    c7a0:	strb	sl, [r1]
    c7a4:	lsr	r2, r7, r8
    c7a8:	lsr	r1, r7, r9
    c7ac:	strb	r2, [lr, #-6]
    c7b0:	lsr	r8, r7, ip
    c7b4:	strb	r1, [lr, #-5]
    c7b8:	lsr	r9, r7, r5
    c7bc:	strb	r8, [lr, #-4]
    c7c0:	lsr	ip, r7, r0
    c7c4:	strb	r9, [lr, #-3]
    c7c8:	cmp	fp, #7
    c7cc:	strb	ip, [lr, #-2]
    c7d0:	lsr	r5, r7, fp
    c7d4:	strb	r5, [lr, #-1]
    c7d8:	bhi	c76c <close@plt+0x3dc4>
    c7dc:	sub	lr, r6, #8
    c7e0:	and	r6, r6, #7
    c7e4:	add	r4, r4, lr, lsr #3
    c7e8:	add	r4, r4, #1
    c7ec:	cmp	r6, #0
    c7f0:	ldr	fp, [sp, #52]	; 0x34
    c7f4:	rsbne	r6, r6, #8
    c7f8:	lslne	r7, r7, r6
    c7fc:	strbne	r7, [r4]
    c800:	addne	r4, r4, #1
    c804:	rsb	r0, fp, r4
    c808:	b	bcbc <close@plt+0x3314>
    c80c:	ands	r9, r3, #7
    c810:	ldr	r0, [pc, #-1644]	; c1ac <close@plt+0x3804>
    c814:	rsbne	r2, r9, #8
    c818:	ldrb	r3, [sp, #265]	; 0x109
    c81c:	ldrbne	r1, [sp, #270]	; 0x10e
    c820:	add	sl, pc, r0
    c824:	ldrb	fp, [sp, #266]	; 0x10a
    c828:	ldrb	lr, [sp, #267]	; 0x10b
    c82c:	lslne	r2, r1, r2
    c830:	ldrb	r1, [sp, #264]	; 0x108
    c834:	strbne	r2, [sp, #270]	; 0x10e
    c838:	cmp	r9, #0
    c83c:	eor	r5, r1, #15
    c840:	ldrb	r2, [sp, #268]	; 0x10c
    c844:	add	ip, sl, r5
    c848:	ldrb	r0, [sp, #269]	; 0x10d
    c84c:	ldrb	r8, [ip, #192]	; 0xc0
    c850:	eor	r1, r8, r3
    c854:	ldrb	r3, [sp, #270]	; 0x10e
    c858:	add	r5, sl, r1
    c85c:	ldrb	ip, [r5, #192]	; 0xc0
    c860:	eor	fp, ip, fp
    c864:	add	r8, sl, fp
    c868:	ldrb	r1, [r8, #192]	; 0xc0
    c86c:	eor	lr, r1, lr
    c870:	add	r5, sl, lr
    c874:	ldrb	ip, [r5, #192]	; 0xc0
    c878:	eor	r2, ip, r2
    c87c:	add	fp, sl, r2
    c880:	ldrb	r8, [fp, #192]	; 0xc0
    c884:	eor	r0, r8, r0
    c888:	add	sl, sl, r0
    c88c:	ldrb	r2, [sl, #192]	; 0xc0
    c890:	beq	ca00 <close@plt+0x4058>
    c894:	eor	r1, r2, r3
    c898:	lsl	lr, r2, #1
    c89c:	lsrs	r0, r1, #7
    c8a0:	lsl	r3, r3, #1
    c8a4:	mov	r0, #1
    c8a8:	uxtb	r5, lr
    c8ac:	moveq	r2, #0
    c8b0:	movne	r2, #29
    c8b4:	cmp	r0, r9
    c8b8:	sub	ip, r9, #1
    c8bc:	uxtb	r1, r3
    c8c0:	eor	r2, r2, r5
    c8c4:	and	fp, ip, #3
    c8c8:	beq	ca00 <close@plt+0x4058>
    c8cc:	cmp	fp, #0
    c8d0:	beq	c964 <close@plt+0x3fbc>
    c8d4:	cmp	fp, #1
    c8d8:	beq	c934 <close@plt+0x3f8c>
    c8dc:	cmp	fp, #2
    c8e0:	beq	c90c <close@plt+0x3f64>
    c8e4:	eor	r8, r2, r1
    c8e8:	lsl	sl, r2, #1
    c8ec:	lsrs	r0, r8, #7
    c8f0:	lsl	r1, r1, #1
    c8f4:	uxtb	lr, sl
    c8f8:	mov	r0, #2
    c8fc:	moveq	r3, #0
    c900:	movne	r3, #29
    c904:	uxtb	r1, r1
    c908:	eor	r2, r3, lr
    c90c:	eor	r5, r2, r1
    c910:	lsl	r2, r2, #1
    c914:	lsrs	ip, r5, #7
    c918:	lsl	ip, r1, #1
    c91c:	uxtb	fp, r2
    c920:	add	r0, r0, #1
    c924:	moveq	r8, #0
    c928:	movne	r8, #29
    c92c:	uxtb	r1, ip
    c930:	eor	r2, r8, fp
    c934:	eor	sl, r2, r1
    c938:	lsl	lr, r2, #1
    c93c:	lsrs	ip, sl, #7
    c940:	add	r0, r0, #1
    c944:	lsl	r1, r1, #1
    c948:	uxtb	r5, lr
    c94c:	moveq	r3, #0
    c950:	movne	r3, #29
    c954:	cmp	r0, r9
    c958:	uxtb	r1, r1
    c95c:	eor	r2, r3, r5
    c960:	beq	ca00 <close@plt+0x4058>
    c964:	eor	ip, r2, r1
    c968:	lsl	fp, r2, #1
    c96c:	lsrs	ip, ip, #7
    c970:	lsl	r8, r1, #1
    c974:	uxtb	sl, fp
    c978:	add	r0, r0, #4
    c97c:	moveq	lr, #0
    c980:	movne	lr, #29
    c984:	eor	r3, lr, sl
    c988:	uxtb	r5, r8
    c98c:	eor	r2, r3, r5
    c990:	lsl	r1, r3, #1
    c994:	lsrs	lr, r2, #7
    c998:	lsl	fp, r5, #1
    c99c:	uxtb	r8, r1
    c9a0:	moveq	ip, #0
    c9a4:	movne	ip, #29
    c9a8:	eor	sl, ip, r8
    c9ac:	uxtb	lr, fp
    c9b0:	eor	r3, sl, lr
    c9b4:	lsl	r5, sl, #1
    c9b8:	lsrs	ip, r3, #7
    c9bc:	lsl	r2, lr, #1
    c9c0:	uxtb	fp, r5
    c9c4:	uxtb	r1, r2
    c9c8:	moveq	r8, #0
    c9cc:	movne	r8, #29
    c9d0:	eor	sl, r8, fp
    c9d4:	eor	ip, sl, r1
    c9d8:	lsl	lr, r1, #1
    c9dc:	lsrs	ip, ip, #7
    c9e0:	lsl	r3, sl, #1
    c9e4:	uxtb	r1, lr
    c9e8:	moveq	r5, #0
    c9ec:	movne	r5, #29
    c9f0:	cmp	r0, r9
    c9f4:	uxtb	r2, r3
    c9f8:	eor	r2, r5, r2
    c9fc:	bne	c964 <close@plt+0x3fbc>
    ca00:	ldr	r0, [sp, #52]	; 0x34
    ca04:	add	r9, sp, #72	; 0x48
    ca08:	str	r9, [sp, #36]	; 0x24
    ca0c:	mov	r1, r9
    ca10:	strb	r2, [r0, #3]
    ca14:	ldr	r0, [sp, #32]
    ca18:	bl	92ec <close@plt+0x944>
    ca1c:	ldr	r1, [sp, #76]	; 0x4c
    ca20:	ldr	r9, [sp, #32]
    ca24:	mov	r3, #1
    ca28:	ldr	fp, [sp, #72]	; 0x48
    ca2c:	lsl	r8, r3, r1
    ca30:	ldr	sl, [sp, #80]	; 0x50
    ca34:	sub	r8, r8, #1
    ca38:	ldr	ip, [sp, #84]	; 0x54
    ca3c:	lsl	r2, r3, fp
    ca40:	ldr	r0, [sp, #104]	; 0x68
    ca44:	lsl	r5, r3, sl
    ca48:	ldr	r1, [sp, #108]	; 0x6c
    ca4c:	lsl	sl, r3, ip
    ca50:	ldr	fp, [r9, #32]
    ca54:	lsl	ip, r3, r0
    ca58:	lsl	r0, r3, r1
    ca5c:	sub	r9, sl, #1
    ca60:	add	r1, fp, #16
    ca64:	sub	sl, ip, #1
    ca68:	sub	ip, r0, #1
    ca6c:	str	ip, [sp, #40]	; 0x28
    ca70:	rsb	ip, fp, #15
    ca74:	ldr	fp, [sp, #112]	; 0x70
    ca78:	sub	r2, r2, #1
    ca7c:	lsl	r1, r3, r1
    ca80:	lsl	r0, r3, fp
    ca84:	ldr	fp, [sp, #32]
    ca88:	lsl	r2, r2, ip
    ca8c:	str	r2, [sp, #136]	; 0x88
    ca90:	str	r1, [sp, #200]	; 0xc8
    ca94:	sub	ip, r0, #1
    ca98:	ldr	r2, [fp, #36]	; 0x24
    ca9c:	sub	r5, r5, #1
    caa0:	ldr	r0, [sp, #116]	; 0x74
    caa4:	rsb	r1, r2, #15
    caa8:	add	r2, r2, #16
    caac:	lsl	r8, r8, r1
    cab0:	str	r8, [sp, #140]	; 0x8c
    cab4:	ldr	r8, [sp, #32]
    cab8:	lsl	fp, r3, r0
    cabc:	lsl	r0, r3, r2
    cac0:	str	r0, [sp, #204]	; 0xcc
    cac4:	sub	fp, fp, #1
    cac8:	ldr	r1, [r8, #40]	; 0x28
    cacc:	ldrb	r0, [r8, #2]
    cad0:	rsb	r2, r1, #15
    cad4:	add	r1, r1, #16
    cad8:	lsl	r5, r5, r2
    cadc:	ldr	r2, [r8, #44]	; 0x2c
    cae0:	cmp	r0, #0
    cae4:	ldr	r0, [r8, #64]	; 0x40
    cae8:	str	r5, [sp, #144]	; 0x90
    caec:	rsb	r5, r2, #15
    caf0:	add	r2, r2, #16
    caf4:	lsl	r1, r3, r1
    caf8:	str	r1, [sp, #208]	; 0xd0
    cafc:	lsl	r1, r3, r2
    cb00:	rsb	r2, r0, #15
    cb04:	lsl	r9, r9, r5
    cb08:	lsl	sl, sl, r2
    cb0c:	ldr	r5, [r8, #68]	; 0x44
    cb10:	ldr	r2, [sp, #40]	; 0x28
    cb14:	add	r0, r0, #16
    cb18:	str	r9, [sp, #148]	; 0x94
    cb1c:	mov	r9, r8
    cb20:	lsl	r0, r3, r0
    cb24:	ldr	r8, [r8, #72]	; 0x48
    cb28:	str	r0, [sp, #232]	; 0xe8
    cb2c:	ldr	r0, [r9, #76]	; 0x4c
    cb30:	str	r1, [sp, #212]	; 0xd4
    cb34:	rsb	r1, r5, #15
    cb38:	add	r5, r5, #16
    cb3c:	str	sl, [sp, #168]	; 0xa8
    cb40:	lsl	sl, r2, r1
    cb44:	lsl	r2, r3, r5
    cb48:	str	sl, [sp, #172]	; 0xac
    cb4c:	rsb	r5, r8, #15
    cb50:	rsb	sl, r0, #15
    cb54:	add	r8, r8, #16
    cb58:	add	r0, r0, #16
    cb5c:	str	r2, [sp, #236]	; 0xec
    cb60:	lsl	r1, r3, r8
    cb64:	lsl	ip, ip, r5
    cb68:	lsl	fp, fp, sl
    cb6c:	lsl	r3, r3, r0
    cb70:	str	ip, [sp, #176]	; 0xb0
    cb74:	str	r1, [sp, #240]	; 0xf0
    cb78:	str	fp, [sp, #180]	; 0xb4
    cb7c:	str	r3, [sp, #244]	; 0xf4
    cb80:	beq	cd20 <close@plt+0x4378>
    cb84:	add	fp, sp, #136	; 0x88
    cb88:	add	r2, r9, #108	; 0x6c
    cb8c:	mov	r9, #0
    cb90:	add	lr, sp, #212	; 0xd4
    cb94:	str	lr, [sp, #40]	; 0x28
    cb98:	add	r1, sp, #72	; 0x48
    cb9c:	add	ip, sp, #212	; 0xd4
    cba0:	mov	r5, fp
    cba4:	mov	r0, r2
    cba8:	str	r2, [sp, #28]
    cbac:	ldr	sl, [r1]
    cbb0:	cmp	sl, #0
    cbb4:	beq	cbfc <close@plt+0x4254>
    cbb8:	ldr	r2, [r0, #-12]
    cbbc:	add	r4, r4, sl
    cbc0:	ldr	r8, [ip, #-12]
    cbc4:	cmp	r4, #15
    cbc8:	ldr	lr, [r5]
    cbcc:	add	r3, r2, r8
    cbd0:	umull	r2, r3, r3, lr
    cbd4:	orr	r6, r3, r6, lsl sl
    cbd8:	bls	cbfc <close@plt+0x4254>
    cbdc:	sub	sl, r4, #8
    cbe0:	mov	r8, r7
    cbe4:	sub	r4, r4, #16
    cbe8:	lsr	r2, r6, sl
    cbec:	lsr	r3, r6, r4
    cbf0:	strb	r2, [r8], #2
    cbf4:	strb	r3, [r7, #1]
    cbf8:	mov	r7, r8
    cbfc:	ldr	lr, [r1, #4]
    cc00:	cmp	lr, #0
    cc04:	beq	cc4c <close@plt+0x42a4>
    cc08:	ldr	sl, [r0, #-8]
    cc0c:	add	r4, r4, lr
    cc10:	ldr	r8, [ip, #-8]
    cc14:	cmp	r4, #15
    cc18:	ldr	r3, [r5, #4]
    cc1c:	add	r2, sl, r8
    cc20:	umull	r2, r3, r2, r3
    cc24:	orr	r6, r3, r6, lsl lr
    cc28:	bls	cc4c <close@plt+0x42a4>
    cc2c:	sub	lr, r4, #8
    cc30:	mov	sl, r7
    cc34:	sub	r4, r4, #16
    cc38:	lsr	r8, r6, lr
    cc3c:	lsr	r2, r6, r4
    cc40:	strb	r8, [sl], #2
    cc44:	strb	r2, [r7, #1]
    cc48:	mov	r7, sl
    cc4c:	ldr	lr, [r1, #8]
    cc50:	cmp	lr, #0
    cc54:	beq	cc9c <close@plt+0x42f4>
    cc58:	ldr	r3, [ip, #-4]
    cc5c:	add	r4, r4, lr
    cc60:	ldr	sl, [r0, #-4]
    cc64:	cmp	r4, #15
    cc68:	ldr	r8, [r5, #8]
    cc6c:	add	r2, sl, r3
    cc70:	umull	r2, r3, r2, r8
    cc74:	orr	r6, r3, r6, lsl lr
    cc78:	bls	cc9c <close@plt+0x42f4>
    cc7c:	sub	lr, r4, #8
    cc80:	mov	sl, r7
    cc84:	sub	r4, r4, #16
    cc88:	lsr	r3, r6, lr
    cc8c:	lsr	r2, r6, r4
    cc90:	strb	r3, [sl], #2
    cc94:	strb	r2, [r7, #1]
    cc98:	mov	r7, sl
    cc9c:	ldr	lr, [r1, #12]
    cca0:	cmp	lr, #0
    cca4:	beq	ccec <close@plt+0x4344>
    cca8:	ldr	r8, [r0]
    ccac:	add	r4, r4, lr
    ccb0:	ldr	sl, [ip]
    ccb4:	cmp	r4, #15
    ccb8:	ldr	r2, [r5, #12]
    ccbc:	add	r3, r8, sl
    ccc0:	umull	r2, r3, r3, r2
    ccc4:	orr	r6, r3, r6, lsl lr
    ccc8:	bls	ccec <close@plt+0x4344>
    cccc:	sub	lr, r4, #8
    ccd0:	mov	r8, r7
    ccd4:	sub	r4, r4, #16
    ccd8:	lsr	sl, r6, lr
    ccdc:	lsr	r3, r6, r4
    cce0:	strb	sl, [r8], #2
    cce4:	strb	r3, [r7, #1]
    cce8:	mov	r7, r8
    ccec:	add	r1, r1, #32
    ccf0:	add	r5, r5, #32
    ccf4:	cmp	r1, fp
    ccf8:	add	ip, ip, #32
    ccfc:	add	r0, r0, #32
    cd00:	bne	cbac <close@plt+0x4204>
    cd04:	ldr	r5, [sp, #32]
    cd08:	add	r9, r9, #1
    cd0c:	ldr	r1, [sp, #28]
    cd10:	ldrb	ip, [r5, #2]
    cd14:	add	r2, r1, #64	; 0x40
    cd18:	cmp	r9, ip
    cd1c:	blt	cb98 <close@plt+0x41f0>
    cd20:	cmp	r4, #7
    cd24:	bls	ce54 <close@plt+0x44ac>
    cd28:	sub	r3, r4, #8
    cd2c:	mov	fp, r7
    cd30:	cmp	r3, #7
    cd34:	lsr	r0, r6, r3
    cd38:	ubfx	lr, r3, #3, #3
    cd3c:	strb	r0, [fp], #1
    cd40:	bls	ce44 <close@plt+0x449c>
    cd44:	cmp	lr, #0
    cd48:	beq	cdd4 <close@plt+0x442c>
    cd4c:	cmp	lr, #1
    cd50:	beq	cdc0 <close@plt+0x4418>
    cd54:	cmp	lr, #2
    cd58:	beq	cdb4 <close@plt+0x440c>
    cd5c:	cmp	lr, #3
    cd60:	beq	cda8 <close@plt+0x4400>
    cd64:	cmp	lr, #4
    cd68:	beq	cd9c <close@plt+0x43f4>
    cd6c:	cmp	lr, #5
    cd70:	beq	cd90 <close@plt+0x43e8>
    cd74:	cmp	lr, #6
    cd78:	subne	r3, r3, #8
    cd7c:	lsrne	lr, r6, r3
    cd80:	sub	r3, r3, #8
    cd84:	strbne	lr, [fp], #1
    cd88:	lsr	r8, r6, r3
    cd8c:	strb	r8, [fp], #1
    cd90:	sub	r3, r3, #8
    cd94:	lsr	sl, r6, r3
    cd98:	strb	sl, [fp], #1
    cd9c:	sub	r3, r3, #8
    cda0:	lsr	r1, r6, r3
    cda4:	strb	r1, [fp], #1
    cda8:	sub	r3, r3, #8
    cdac:	lsr	r5, r6, r3
    cdb0:	strb	r5, [fp], #1
    cdb4:	sub	r3, r3, #8
    cdb8:	lsr	ip, r6, r3
    cdbc:	strb	ip, [fp], #1
    cdc0:	sub	r3, r3, #8
    cdc4:	cmp	r3, #7
    cdc8:	lsr	r9, r6, r3
    cdcc:	strb	r9, [fp], #1
    cdd0:	bls	ce44 <close@plt+0x449c>
    cdd4:	sub	r0, r3, #16
    cdd8:	mov	lr, fp
    cddc:	sub	r2, r3, #8
    cde0:	sub	r8, r3, #24
    cde4:	sub	r1, r3, #32
    cde8:	sub	ip, r3, #40	; 0x28
    cdec:	sub	r5, r3, #48	; 0x30
    cdf0:	lsr	sl, r6, r0
    cdf4:	sub	r0, r3, #56	; 0x38
    cdf8:	sub	r3, r3, #64	; 0x40
    cdfc:	lsr	r9, r6, r2
    ce00:	add	fp, fp, #8
    ce04:	strb	r9, [lr], #1
    ce08:	lsr	r2, r6, r8
    ce0c:	strb	sl, [lr]
    ce10:	lsr	r8, r6, ip
    ce14:	lsr	lr, r6, r1
    ce18:	strb	r2, [fp, #-6]
    ce1c:	strb	lr, [fp, #-5]
    ce20:	lsr	r1, r6, r5
    ce24:	strb	r8, [fp, #-4]
    ce28:	lsr	ip, r6, r0
    ce2c:	strb	r1, [fp, #-3]
    ce30:	cmp	r3, #7
    ce34:	strb	ip, [fp, #-2]
    ce38:	lsr	r5, r6, r3
    ce3c:	strb	r5, [fp, #-1]
    ce40:	bhi	cdd4 <close@plt+0x442c>
    ce44:	sub	fp, r4, #8
    ce48:	and	r4, r4, #7
    ce4c:	add	r7, r7, fp, lsr #3
    ce50:	add	r7, r7, #1
    ce54:	cmp	r4, #0
    ce58:	rsbne	r4, r4, #8
    ce5c:	lslne	r6, r6, r4
    ce60:	ldr	r4, [sp, #52]	; 0x34
    ce64:	strbne	r6, [r7]
    ce68:	addne	r7, r7, #1
    ce6c:	rsb	r0, r4, r7
    ce70:	b	bcbc <close@plt+0x3314>
    ce74:	cmp	r6, #3
    ce78:	strb	r9, [sp, #264]	; 0x108
    ce7c:	strb	r1, [sp, #265]	; 0x109
    ce80:	movne	r4, #0
    ce84:	moveq	r5, r2
    ce88:	moveq	sl, #24
    ce8c:	strbeq	r5, [sp, #266]	; 0x10a
    ce90:	moveq	r4, #8
    ce94:	movne	sl, #16
    ce98:	movne	r5, r4
    ce9c:	b	b464 <close@plt+0x2abc>
    cea0:	ldr	r6, [sp, #52]	; 0x34
    cea4:	mov	r3, #0
    cea8:	strb	r3, [sp, #264]	; 0x108
    ceac:	strb	r3, [sp, #265]	; 0x109
    ceb0:	strb	r0, [r6]
    ceb4:	ldrb	r9, [r4]
    ceb8:	strb	r3, [sp, #266]	; 0x10a
    cebc:	strb	r3, [sp, #267]	; 0x10b
    cec0:	lsl	r8, r9, #6
    cec4:	strb	r8, [r6, #1]
    cec8:	ldrb	ip, [r4, #1]
    cecc:	strb	r3, [sp, #268]	; 0x10c
    ced0:	and	r5, ip, #3
    ced4:	strb	r3, [sp, #269]	; 0x10d
    ced8:	strb	r3, [sp, #270]	; 0x10e
    cedc:	orr	fp, r8, r5, lsl #4
    cee0:	strb	r3, [sp, #271]	; 0x10f
    cee4:	strb	r3, [sp, #272]	; 0x110
    cee8:	uxtb	r7, fp
    ceec:	strb	r7, [r6, #1]
    cef0:	ldr	r1, [r4, #4]
    cef4:	strb	r3, [sp, #273]	; 0x111
    cef8:	and	sl, r1, #3
    cefc:	strb	r3, [sp, #274]	; 0x112
    cf00:	orr	r9, r7, sl, lsl #2
    cf04:	strb	r9, [r6, #1]
    cf08:	ldr	r0, [r4, #12]
    cf0c:	and	r3, r0, #1
    cf10:	orr	r8, r9, r3, lsl #1
    cf14:	strb	r8, [r6, #1]
    cf18:	ldrb	r1, [r4, #18]
    cf1c:	strb	r1, [r6, #2]
    cf20:	ldr	fp, [r4, #4]
    cf24:	cmp	fp, #1
    cf28:	bls	d6b0 <close@plt+0x4d08>
    cf2c:	sub	r6, fp, #2
    cf30:	cmp	r6, #1
    cf34:	bls	d674 <close@plt+0x4ccc>
    cf38:	mov	fp, #0
    cf3c:	strb	r8, [sp, #264]	; 0x108
    cf40:	strb	r1, [sp, #265]	; 0x109
    cf44:	mov	r8, fp
    cf48:	mov	r2, fp
    cf4c:	mov	r1, #16
    cf50:	ldr	r7, [sp, #32]
    cf54:	add	r9, r1, #4
    cf58:	add	r4, sp, #280	; 0x118
    cf5c:	add	r0, r8, #12
    cf60:	add	r8, r4, r9, asr #3
    cf64:	cmp	r0, #16
    cf68:	ldr	sl, [r7, #32]
    cf6c:	ldr	lr, [r7, #36]	; 0x24
    cf70:	and	r3, sl, #15
    cf74:	ldr	r9, [sp, #52]	; 0x34
    cf78:	orr	r6, r3, r2, lsl #4
    cf7c:	orr	r2, r3, fp, lsl #4
    cf80:	and	fp, lr, #15
    cf84:	strb	r2, [sp, #266]	; 0x10a
    cf88:	ldr	r2, [r7, #40]	; 0x28
    cf8c:	orr	r5, fp, r6, lsl #4
    cf90:	ldrb	ip, [r8, #-16]
    cf94:	add	r6, r9, #4
    cf98:	and	sl, r2, #15
    cf9c:	orr	r3, sl, r5, lsl #4
    cfa0:	orr	lr, fp, ip, lsl #4
    cfa4:	strb	lr, [r8, #-16]
    cfa8:	ldrb	r8, [sp, #267]	; 0x10b
    cfac:	bne	cfc8 <close@plt+0x4620>
    cfb0:	lsr	r0, r3, #8
    cfb4:	strb	r3, [r9, #5]
    cfb8:	strb	r0, [r9, #4]
    cfbc:	add	r6, r9, #6
    cfc0:	ldr	r2, [r7, #40]	; 0x28
    cfc4:	mov	r0, #0
    cfc8:	ldr	r7, [sp, #32]
    cfcc:	add	fp, r1, #12
    cfd0:	add	r4, r0, #4
    cfd4:	add	r9, sp, #280	; 0x118
    cfd8:	and	sl, r2, #15
    cfdc:	cmp	r4, #15
    cfe0:	ldr	ip, [r7, #44]	; 0x2c
    cfe4:	add	r2, r9, fp, asr #3
    cfe8:	orr	lr, sl, r8, lsl #4
    cfec:	strb	lr, [sp, #267]	; 0x10b
    cff0:	and	fp, ip, #15
    cff4:	ldrb	r8, [r2, #-16]
    cff8:	orr	r5, fp, r3, lsl #4
    cffc:	bhi	d648 <close@plt+0x4ca0>
    d000:	mov	r9, ip
    d004:	ands	fp, r1, #4
    d008:	and	r1, r9, #15
    d00c:	orr	lr, r1, r8, lsl #4
    d010:	strb	lr, [r2, #-16]
    d014:	ldrbne	r2, [sp, #268]	; 0x10c
    d018:	rsbne	r8, fp, #8
    d01c:	lslne	r7, r2, r8
    d020:	strbne	r7, [sp, #268]	; 0x10c
    d024:	ldrb	ip, [sp, #264]	; 0x108
    d028:	cmp	fp, #0
    d02c:	ldr	r3, [pc, #-3716]	; c1b0 <close@plt+0x3808>
    d030:	eor	sl, ip, #15
    d034:	ldrb	r9, [sp, #265]	; 0x109
    d038:	add	r0, pc, r3
    d03c:	ldrb	r8, [sp, #266]	; 0x10a
    d040:	add	lr, r0, sl
    d044:	ldrb	r1, [sp, #267]	; 0x10b
    d048:	ldrb	r2, [sp, #268]	; 0x10c
    d04c:	ldrb	r7, [lr, #192]	; 0xc0
    d050:	eor	ip, r7, r9
    d054:	add	r3, r0, ip
    d058:	ldrb	sl, [r3, #192]	; 0xc0
    d05c:	eor	r9, sl, r8
    d060:	add	lr, r0, r9
    d064:	ldrb	r8, [lr, #192]	; 0xc0
    d068:	eor	r1, r8, r1
    d06c:	add	r0, r0, r1
    d070:	ldrb	r3, [r0, #192]	; 0xc0
    d074:	beq	d1e0 <close@plt+0x4838>
    d078:	eor	r7, r2, r3
    d07c:	lsl	ip, r3, #1
    d080:	lsrs	r1, r7, #7
    d084:	lsl	r2, r2, #1
    d088:	mov	r1, #1
    d08c:	uxtb	r3, ip
    d090:	moveq	sl, #0
    d094:	movne	sl, #29
    d098:	cmp	r1, fp
    d09c:	uxtb	r2, r2
    d0a0:	eor	r3, sl, r3
    d0a4:	mov	r9, #3
    d0a8:	beq	d1e0 <close@plt+0x4838>
    d0ac:	cmp	r9, #0
    d0b0:	beq	d144 <close@plt+0x479c>
    d0b4:	cmp	r9, #1
    d0b8:	beq	d114 <close@plt+0x476c>
    d0bc:	cmp	r9, #2
    d0c0:	beq	d0ec <close@plt+0x4744>
    d0c4:	eor	lr, r2, r3
    d0c8:	lsl	r8, r3, #1
    d0cc:	lsrs	r1, lr, #7
    d0d0:	lsl	r0, r2, #1
    d0d4:	uxtb	r7, r8
    d0d8:	mov	r1, #2
    d0dc:	moveq	ip, #0
    d0e0:	movne	ip, #29
    d0e4:	uxtb	r2, r0
    d0e8:	eor	r3, ip, r7
    d0ec:	eor	sl, r2, r3
    d0f0:	lsl	r3, r3, #1
    d0f4:	lsrs	ip, sl, #7
    d0f8:	lsl	r2, r2, #1
    d0fc:	uxtb	r9, r3
    d100:	add	r1, r1, #1
    d104:	moveq	lr, #0
    d108:	movne	lr, #29
    d10c:	uxtb	r2, r2
    d110:	eor	r3, lr, r9
    d114:	eor	r8, r2, r3
    d118:	lsl	r0, r3, #1
    d11c:	lsrs	ip, r8, #7
    d120:	add	r1, r1, #1
    d124:	lsl	r7, r2, #1
    d128:	uxtb	sl, r0
    d12c:	moveq	ip, #0
    d130:	movne	ip, #29
    d134:	cmp	r1, fp
    d138:	uxtb	r2, r7
    d13c:	eor	r3, ip, sl
    d140:	beq	d1e0 <close@plt+0x4838>
    d144:	eor	r9, r2, r3
    d148:	lsl	lr, r3, #1
    d14c:	lsrs	ip, r9, #7
    d150:	lsl	r8, r2, #1
    d154:	uxtb	r0, lr
    d158:	add	r1, r1, #4
    d15c:	moveq	r7, #0
    d160:	movne	r7, #29
    d164:	eor	ip, r7, r0
    d168:	uxtb	sl, r8
    d16c:	eor	r3, sl, ip
    d170:	lsl	r2, ip, #1
    d174:	lsrs	lr, r3, #7
    d178:	lsl	r9, sl, #1
    d17c:	uxtb	lr, r2
    d180:	moveq	r8, #0
    d184:	movne	r8, #29
    d188:	eor	r0, r8, lr
    d18c:	uxtb	r7, r9
    d190:	eor	ip, r7, r0
    d194:	lsl	sl, r0, #1
    d198:	lsrs	ip, ip, #7
    d19c:	lsl	r3, r7, #1
    d1a0:	uxtb	r9, sl
    d1a4:	uxtb	r2, r3
    d1a8:	moveq	lr, #0
    d1ac:	movne	lr, #29
    d1b0:	eor	r8, lr, r9
    d1b4:	eor	r0, r2, r8
    d1b8:	lsl	r7, r2, #1
    d1bc:	lsrs	ip, r0, #7
    d1c0:	lsl	sl, r8, #1
    d1c4:	uxtb	r2, r7
    d1c8:	moveq	ip, #0
    d1cc:	movne	ip, #29
    d1d0:	cmp	r1, fp
    d1d4:	uxtb	r3, sl
    d1d8:	eor	r3, ip, r3
    d1dc:	bne	d144 <close@plt+0x479c>
    d1e0:	ldr	fp, [sp, #52]	; 0x34
    d1e4:	add	r1, sp, #72	; 0x48
    d1e8:	ldr	r0, [sp, #32]
    d1ec:	strb	r3, [fp, #3]
    d1f0:	bl	92ec <close@plt+0x944>
    d1f4:	ldr	r1, [sp, #32]
    d1f8:	ldr	fp, [sp, #32]
    d1fc:	mov	r3, #1
    d200:	ldr	sl, [sp, #72]	; 0x48
    d204:	ldrb	r2, [r1, #2]
    d208:	lsl	r9, r3, sl
    d20c:	ldr	r8, [sp, #76]	; 0x4c
    d210:	sub	r9, r9, #1
    d214:	str	r9, [sp, #28]
    d218:	str	r2, [sp, #36]	; 0x24
    d21c:	lsl	r0, r3, r8
    d220:	ldr	r2, [fp, #32]
    d224:	sub	r0, r0, #1
    d228:	ldr	fp, [sp, #32]
    d22c:	ldr	r7, [sp, #80]	; 0x50
    d230:	str	r2, [sp, #16]
    d234:	ldr	fp, [fp, #36]	; 0x24
    d238:	lsl	r1, r3, r7
    d23c:	ldr	ip, [sp, #84]	; 0x54
    d240:	sub	r1, r1, #1
    d244:	str	r0, [sp, #48]	; 0x30
    d248:	str	fp, [sp, #20]
    d24c:	lsl	r2, r3, ip
    d250:	ldr	fp, [sp, #32]
    d254:	sub	r2, r2, #1
    d258:	ldr	r0, [sp, #36]	; 0x24
    d25c:	str	r1, [sp, #60]	; 0x3c
    d260:	ldr	r9, [fp, #40]	; 0x28
    d264:	cmp	r0, #0
    d268:	ldr	fp, [sp, #32]
    d26c:	str	r2, [sp, #68]	; 0x44
    d270:	str	r9, [sp, #24]
    d274:	ldr	r9, [fp, #44]	; 0x2c
    d278:	ldr	fp, [sp, #16]
    d27c:	str	r9, [sp, #12]
    d280:	rsb	r0, fp, #15
    d284:	ldr	r9, [sp, #20]
    d288:	add	r1, fp, #16
    d28c:	lsl	r1, r3, r1
    d290:	str	r1, [sp, #36]	; 0x24
    d294:	rsb	r2, r9, #15
    d298:	add	fp, r9, #16
    d29c:	ldr	r9, [sp, #28]
    d2a0:	lsl	fp, r3, fp
    d2a4:	lsl	r0, r9, r0
    d2a8:	ldr	r9, [sp, #24]
    d2ac:	str	r0, [sp, #28]
    d2b0:	rsb	r0, r9, #15
    d2b4:	add	r9, r9, #16
    d2b8:	str	r9, [sp, #64]	; 0x40
    d2bc:	ldr	r9, [sp, #28]
    d2c0:	str	r9, [sp, #136]	; 0x88
    d2c4:	ldr	r9, [sp, #48]	; 0x30
    d2c8:	lsl	r2, r9, r2
    d2cc:	str	r2, [sp, #40]	; 0x28
    d2d0:	ldr	r1, [sp, #12]
    d2d4:	str	fp, [sp, #44]	; 0x2c
    d2d8:	rsb	r9, r1, #15
    d2dc:	add	r2, r1, #16
    d2e0:	ldr	r1, [sp, #36]	; 0x24
    d2e4:	ldr	fp, [sp, #60]	; 0x3c
    d2e8:	str	r1, [sp, #200]	; 0xc8
    d2ec:	ldr	r1, [sp, #40]	; 0x28
    d2f0:	lsl	r0, fp, r0
    d2f4:	str	r0, [sp, #48]	; 0x30
    d2f8:	ldr	r0, [sp, #48]	; 0x30
    d2fc:	str	r1, [sp, #140]	; 0x8c
    d300:	ldr	r1, [sp, #44]	; 0x2c
    d304:	ldr	fp, [sp, #64]	; 0x40
    d308:	str	r0, [sp, #144]	; 0x90
    d30c:	str	r1, [sp, #204]	; 0xcc
    d310:	lsl	fp, r3, fp
    d314:	ldr	r1, [sp, #68]	; 0x44
    d318:	lsl	r3, r3, r2
    d31c:	str	fp, [sp, #208]	; 0xd0
    d320:	str	r3, [sp, #60]	; 0x3c
    d324:	lsl	r9, r1, r9
    d328:	str	r9, [sp, #148]	; 0x94
    d32c:	beq	d488 <close@plt+0x4ae0>
    d330:	ldr	lr, [sp, #32]
    d334:	mov	r0, #0
    d338:	str	fp, [sp, #68]	; 0x44
    d33c:	str	r9, [sp, #64]	; 0x40
    d340:	mov	r1, lr
    d344:	cmp	sl, #0
    d348:	beq	d390 <close@plt+0x49e8>
    d34c:	ldr	r2, [lr, #96]	; 0x60
    d350:	add	r4, r4, sl
    d354:	ldr	fp, [sp, #36]	; 0x24
    d358:	cmp	r4, #15
    d35c:	ldr	r3, [sp, #28]
    d360:	add	r9, fp, r2
    d364:	umull	r2, r3, r9, r3
    d368:	orr	r5, r3, r5, lsl sl
    d36c:	bls	d390 <close@plt+0x49e8>
    d370:	sub	r2, r4, #8
    d374:	mov	fp, r6
    d378:	sub	r4, r4, #16
    d37c:	lsr	r9, r5, r2
    d380:	lsr	r3, r5, r4
    d384:	strb	r9, [fp], #2
    d388:	strb	r3, [r6, #1]
    d38c:	mov	r6, fp
    d390:	cmp	r8, #0
    d394:	beq	d3dc <close@plt+0x4a34>
    d398:	ldr	r2, [lr, #100]	; 0x64
    d39c:	add	r4, r4, r8
    d3a0:	ldr	fp, [sp, #44]	; 0x2c
    d3a4:	cmp	r4, #15
    d3a8:	ldr	r3, [sp, #40]	; 0x28
    d3ac:	add	r9, fp, r2
    d3b0:	umull	r2, r3, r9, r3
    d3b4:	orr	r5, r3, r5, lsl r8
    d3b8:	bls	d3dc <close@plt+0x4a34>
    d3bc:	sub	r2, r4, #8
    d3c0:	mov	fp, r6
    d3c4:	sub	r4, r4, #16
    d3c8:	lsr	r9, r5, r2
    d3cc:	lsr	r3, r5, r4
    d3d0:	strb	r9, [fp], #2
    d3d4:	strb	r3, [r6, #1]
    d3d8:	mov	r6, fp
    d3dc:	cmp	r7, #0
    d3e0:	beq	d428 <close@plt+0x4a80>
    d3e4:	ldr	r2, [lr, #104]	; 0x68
    d3e8:	add	r4, r4, r7
    d3ec:	ldr	fp, [sp, #68]	; 0x44
    d3f0:	cmp	r4, #15
    d3f4:	ldr	r3, [sp, #48]	; 0x30
    d3f8:	add	r9, fp, r2
    d3fc:	umull	r2, r3, r9, r3
    d400:	orr	r5, r3, r5, lsl r7
    d404:	bls	d428 <close@plt+0x4a80>
    d408:	sub	r2, r4, #8
    d40c:	mov	fp, r6
    d410:	sub	r4, r4, #16
    d414:	lsr	r9, r5, r2
    d418:	lsr	r3, r5, r4
    d41c:	strb	r9, [fp], #2
    d420:	strb	r3, [r6, #1]
    d424:	mov	r6, fp
    d428:	cmp	ip, #0
    d42c:	beq	d474 <close@plt+0x4acc>
    d430:	ldr	r2, [lr, #108]	; 0x6c
    d434:	add	r4, r4, ip
    d438:	ldr	fp, [sp, #60]	; 0x3c
    d43c:	cmp	r4, #15
    d440:	ldr	r3, [sp, #64]	; 0x40
    d444:	add	r9, fp, r2
    d448:	umull	r2, r3, r9, r3
    d44c:	orr	r5, r3, r5, lsl ip
    d450:	bls	d474 <close@plt+0x4acc>
    d454:	sub	r2, r4, #8
    d458:	mov	fp, r6
    d45c:	sub	r4, r4, #16
    d460:	lsr	r9, r5, r2
    d464:	lsr	r3, r5, r4
    d468:	strb	r9, [fp], #2
    d46c:	strb	r3, [r6, #1]
    d470:	mov	r6, fp
    d474:	ldrb	r2, [r1, #2]
    d478:	add	r0, r0, #1
    d47c:	add	lr, lr, #64	; 0x40
    d480:	cmp	r0, r2
    d484:	blt	d344 <close@plt+0x499c>
    d488:	cmp	r4, #7
    d48c:	bls	d5bc <close@plt+0x4c14>
    d490:	sub	r3, r4, #8
    d494:	mov	lr, r6
    d498:	cmp	r3, #7
    d49c:	lsr	r8, r5, r3
    d4a0:	ubfx	sl, r3, #3, #3
    d4a4:	strb	r8, [lr], #1
    d4a8:	bls	d5ac <close@plt+0x4c04>
    d4ac:	cmp	sl, #0
    d4b0:	beq	d53c <close@plt+0x4b94>
    d4b4:	cmp	sl, #1
    d4b8:	beq	d528 <close@plt+0x4b80>
    d4bc:	cmp	sl, #2
    d4c0:	beq	d51c <close@plt+0x4b74>
    d4c4:	cmp	sl, #3
    d4c8:	beq	d510 <close@plt+0x4b68>
    d4cc:	cmp	sl, #4
    d4d0:	beq	d504 <close@plt+0x4b5c>
    d4d4:	cmp	sl, #5
    d4d8:	beq	d4f8 <close@plt+0x4b50>
    d4dc:	cmp	sl, #6
    d4e0:	subne	r3, r3, #8
    d4e4:	lsrne	sl, r5, r3
    d4e8:	sub	r3, r3, #8
    d4ec:	strbne	sl, [lr], #1
    d4f0:	lsr	r7, r5, r3
    d4f4:	strb	r7, [lr], #1
    d4f8:	sub	r3, r3, #8
    d4fc:	lsr	ip, r5, r3
    d500:	strb	ip, [lr], #1
    d504:	sub	r3, r3, #8
    d508:	lsr	r0, r5, r3
    d50c:	strb	r0, [lr], #1
    d510:	sub	r3, r3, #8
    d514:	lsr	r1, r5, r3
    d518:	strb	r1, [lr], #1
    d51c:	sub	r3, r3, #8
    d520:	lsr	fp, r5, r3
    d524:	strb	fp, [lr], #1
    d528:	sub	r3, r3, #8
    d52c:	cmp	r3, #7
    d530:	lsr	r9, r5, r3
    d534:	strb	r9, [lr], #1
    d538:	bls	d5ac <close@plt+0x4c04>
    d53c:	sub	sl, r3, #16
    d540:	mov	r1, lr
    d544:	sub	r2, r3, #8
    d548:	sub	r8, r3, #24
    d54c:	sub	fp, r3, #32
    d550:	sub	ip, r3, #40	; 0x28
    d554:	sub	r7, r3, #48	; 0x30
    d558:	lsr	r9, r5, sl
    d55c:	sub	sl, r3, #56	; 0x38
    d560:	sub	r3, r3, #64	; 0x40
    d564:	lsr	r0, r5, r2
    d568:	add	lr, lr, #8
    d56c:	strb	r0, [r1], #1
    d570:	lsr	r2, r5, r8
    d574:	strb	r9, [r1]
    d578:	lsr	r8, r5, ip
    d57c:	lsr	r1, r5, fp
    d580:	strb	r2, [lr, #-6]
    d584:	strb	r1, [lr, #-5]
    d588:	lsr	fp, r5, r7
    d58c:	strb	r8, [lr, #-4]
    d590:	lsr	ip, r5, sl
    d594:	strb	fp, [lr, #-3]
    d598:	cmp	r3, #7
    d59c:	strb	ip, [lr, #-2]
    d5a0:	lsr	r7, r5, r3
    d5a4:	strb	r7, [lr, #-1]
    d5a8:	bhi	d53c <close@plt+0x4b94>
    d5ac:	sub	lr, r4, #8
    d5b0:	and	r4, r4, #7
    d5b4:	add	r6, r6, lr, lsr #3
    d5b8:	add	r6, r6, #1
    d5bc:	cmp	r4, #0
    d5c0:	rsbne	r4, r4, #8
    d5c4:	lslne	r5, r5, r4
    d5c8:	strbne	r5, [r6]
    d5cc:	ldr	r5, [sp, #52]	; 0x34
    d5d0:	addne	r6, r6, #1
    d5d4:	rsb	r0, r5, r6
    d5d8:	b	bcbc <close@plt+0x3314>
    d5dc:	cmp	r7, #3
    d5e0:	strb	r9, [sp, #264]	; 0x108
    d5e4:	strb	r8, [sp, #265]	; 0x109
    d5e8:	movne	r6, #0
    d5ec:	moveq	r5, #24
    d5f0:	strbeq	r2, [sp, #266]	; 0x10a
    d5f4:	moveq	r6, #8
    d5f8:	movne	r5, #16
    d5fc:	movne	r2, r6
    d600:	b	bfe8 <close@plt+0x3640>
    d604:	ldr	r6, [sp, #32]
    d608:	ldrb	ip, [r6, #18]
    d60c:	cmp	ip, #128	; 0x80
    d610:	bgt	c174 <close@plt+0x37cc>
    d614:	cmp	r0, #3
    d618:	strb	fp, [sp, #264]	; 0x108
    d61c:	strb	r1, [sp, #265]	; 0x109
    d620:	movne	ip, #0
    d624:	moveq	r6, r2
    d628:	uxtbeq	ip, r6
    d62c:	moveq	r5, #20
    d630:	moveq	r4, #4
    d634:	strbeq	ip, [sp, #266]	; 0x10a
    d638:	movne	r5, #16
    d63c:	movne	r4, ip
    d640:	movne	r6, ip
    d644:	b	bda0 <close@plt+0x33f8>
    d648:	ldr	sl, [sp, #32]
    d64c:	sub	r7, r0, #4
    d650:	mov	r3, r6
    d654:	sub	r4, r0, #12
    d658:	lsr	ip, r5, r7
    d65c:	lsr	r0, r5, r4
    d660:	strb	ip, [r3], #2
    d664:	strb	r0, [r6, #1]
    d668:	mov	r6, r3
    d66c:	ldr	r9, [sl, #44]	; 0x2c
    d670:	b	d004 <close@plt+0x465c>
    d674:	ldr	ip, [sp, #32]
    d678:	ldrb	r5, [ip, #18]
    d67c:	cmp	r5, #128	; 0x80
    d680:	bgt	c174 <close@plt+0x37cc>
    d684:	cmp	fp, #3
    d688:	strb	r8, [sp, #264]	; 0x108
    d68c:	strb	r1, [sp, #265]	; 0x109
    d690:	uxtbeq	fp, r2
    d694:	movne	fp, #0
    d698:	moveq	r1, #20
    d69c:	moveq	r8, #4
    d6a0:	movne	r1, #16
    d6a4:	movne	r8, fp
    d6a8:	movne	r2, fp
    d6ac:	b	cf50 <close@plt+0x45a8>
    d6b0:	ldrb	r4, [r4, #18]
    d6b4:	cmp	r4, #64	; 0x40
    d6b8:	ble	cf2c <close@plt+0x4584>
    d6bc:	b	c174 <close@plt+0x37cc>
    d6c0:	bl	88d0 <__stack_chk_fail@plt>
    d6c4:	push	{r4, lr}
    d6c8:	subs	r4, r0, #0
    d6cc:	beq	d73c <close@plt+0x4d94>
    d6d0:	mov	r1, #0
    d6d4:	mov	r2, #20
    d6d8:	bl	8960 <memset@plt>
    d6dc:	movw	r0, #5567	; 0x15bf
    d6e0:	bl	8900 <malloc@plt>
    d6e4:	cmp	r0, #0
    d6e8:	str	r0, [r4, #16]
    d6ec:	beq	d744 <close@plt+0x4d9c>
    d6f0:	add	r0, r0, #15
    d6f4:	mov	r1, #0
    d6f8:	bic	r0, r0, #15
    d6fc:	movw	r2, #5552	; 0x15b0
    d700:	str	r0, [r4, #12]
    d704:	bl	8960 <memset@plt>
    d708:	mov	r3, #0
    d70c:	mov	ip, #2
    d710:	mov	r0, r3
    d714:	strb	r3, [r4, #10]
    d718:	mov	r1, #1
    d71c:	mov	r2, #3
    d720:	mov	r3, #32
    d724:	strb	ip, [r4, #4]
    d728:	strb	ip, [r4, #7]
    d72c:	strb	r1, [r4, #6]
    d730:	strb	r2, [r4, #5]
    d734:	strb	r3, [r4, #9]
    d738:	pop	{r4, pc}
    d73c:	mvn	r0, #4
    d740:	pop	{r4, pc}
    d744:	mvn	r0, #11
    d748:	pop	{r4, pc}
    d74c:	push	{r4, lr}
    d750:	subs	r4, r0, #0
    d754:	popeq	{r4, pc}
    d758:	ldr	r0, [r4, #16]
    d75c:	bl	88b8 <free@plt>
    d760:	mov	r0, r4
    d764:	mov	r1, #0
    d768:	mov	r2, #20
    d76c:	pop	{r4, lr}
    d770:	b	8960 <memset@plt>
    d774:	ldr	r3, [r0, #12]
    d778:	ldr	r2, [r3]
    d77c:	cmp	r2, #0
    d780:	ldrb	r2, [r0, #9]
    d784:	beq	d794 <close@plt+0x4dec>
    d788:	ldrb	r1, [r3, #34]	; 0x22
    d78c:	cmp	r1, r2
    d790:	beq	d800 <close@plt+0x4e58>
    d794:	ldrb	ip, [r0, #6]
    d798:	ldrb	r1, [r0, #5]
    d79c:	cmp	ip, #0
    d7a0:	ldrb	r3, [r0, #7]
    d7a4:	add	r1, r1, #1
    d7a8:	moveq	ip, #16
    d7ac:	movne	ip, #32
    d7b0:	moveq	r0, #4
    d7b4:	movne	r0, #8
    d7b8:	lsl	r1, r1, #2
    d7bc:	cmp	r3, #0
    d7c0:	uxtb	r1, r1
    d7c4:	bne	d7e0 <close@plt+0x4e38>
    d7c8:	smulbb	r1, r1, r2
    d7cc:	asr	r3, ip, #3
    d7d0:	add	ip, r3, #4
    d7d4:	add	r2, r1, #7
    d7d8:	add	r0, ip, r2, lsr #3
    d7dc:	bx	lr
    d7e0:	cmp	r3, #3
    d7e4:	lsr	r3, ip, #2
    d7e8:	add	ip, r3, #4
    d7ec:	movne	r0, #0
    d7f0:	mla	r2, r1, r2, r0
    d7f4:	add	r0, r2, #7
    d7f8:	add	r0, ip, r0, asr #3
    d7fc:	bx	lr
    d800:	ldrb	r0, [r3, #38]	; 0x26
    d804:	bx	lr
    d808:	push	{r3, lr}
    d80c:	ldr	r3, [r0, #12]
    d810:	ldr	r2, [r3]
    d814:	cmp	r2, #0
    d818:	bne	d85c <close@plt+0x4eb4>
    d81c:	ldrb	r1, [r0, #5]
    d820:	ldrb	r2, [r0, #6]
    d824:	add	r3, r1, #1
    d828:	cmp	r2, #0
    d82c:	lsl	ip, r3, #2
    d830:	moveq	r2, #4
    d834:	movne	r2, #8
    d838:	uxtb	ip, ip
    d83c:	ldrb	r0, [r0, #4]
    d840:	cmp	r0, #3
    d844:	addls	pc, pc, r0, lsl #2
    d848:	b	d89c <close@plt+0x4ef4>
    d84c:	b	d884 <close@plt+0x4edc>
    d850:	b	d868 <close@plt+0x4ec0>
    d854:	b	d894 <close@plt+0x4eec>
    d858:	b	d88c <close@plt+0x4ee4>
    d85c:	ldrb	r2, [r3, #33]	; 0x21
    d860:	ldrb	ip, [r3, #18]
    d864:	b	d83c <close@plt+0x4e94>
    d868:	mov	r1, #32000	; 0x7d00
    d86c:	movw	lr, #16960	; 0x4240
    d870:	movt	lr, #15
    d874:	mul	r3, lr, ip
    d878:	mul	r0, r2, r3
    d87c:	bl	136ac <close@plt+0xad04>
    d880:	pop	{r3, pc}
    d884:	mov	r1, #16000	; 0x3e80
    d888:	b	d86c <close@plt+0x4ec4>
    d88c:	movw	r1, #48000	; 0xbb80
    d890:	b	d86c <close@plt+0x4ec4>
    d894:	movw	r1, #44100	; 0xac44
    d898:	b	d86c <close@plt+0x4ec4>
    d89c:	mov	r0, #0
    d8a0:	pop	{r3, pc}
    d8a4:	ldr	r3, [r0, #12]
    d8a8:	ldr	r2, [r3]
    d8ac:	cmp	r2, #0
    d8b0:	bne	d8f0 <close@plt+0x4f48>
    d8b4:	ldrb	r3, [r0, #6]
    d8b8:	ldrb	r2, [r0, #5]
    d8bc:	ldrb	ip, [r0, #7]
    d8c0:	cmp	r3, #0
    d8c4:	add	r1, r2, #1
    d8c8:	moveq	r0, #4
    d8cc:	movne	r0, #8
    d8d0:	cmp	ip, #0
    d8d4:	lsl	r1, r1, #2
    d8d8:	movne	ip, #2
    d8dc:	moveq	ip, #1
    d8e0:	mul	r0, r0, r1
    d8e4:	mul	ip, ip, r0
    d8e8:	lsl	r0, ip, #1
    d8ec:	bx	lr
    d8f0:	ldrb	r1, [r3, #18]
    d8f4:	ldrb	ip, [r3, #24]
    d8f8:	ldrb	r0, [r3, #33]	; 0x21
    d8fc:	b	d8e0 <close@plt+0x4f38>
    d900:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d904:	sub	sp, sp, #244	; 0xf4
    d908:	ldr	ip, [pc, #3408]	; e660 <close@plt+0x5cb8>
    d90c:	mov	sl, r1
    d910:	str	r0, [sp, #68]	; 0x44
    d914:	ldr	r0, [pc, #3400]	; e664 <close@plt+0x5cbc>
    d918:	add	r5, pc, ip
    d91c:	str	r3, [sp, #72]	; 0x48
    d920:	ldr	r4, [sp, #68]	; 0x44
    d924:	mov	r3, r5
    d928:	ldr	r0, [r5, r0]
    d92c:	ldr	r5, [sp, #284]	; 0x11c
    d930:	cmp	r1, #0
    d934:	cmpne	r4, #0
    d938:	ldr	r3, [r0]
    d93c:	movne	r1, #0
    d940:	moveq	r1, #1
    d944:	str	r0, [sp, #92]	; 0x5c
    d948:	str	r5, [sp, #88]	; 0x58
    d94c:	str	r3, [sp, #236]	; 0xec
    d950:	beq	f474 <close@plt+0x6acc>
    d954:	cmp	r2, #3
    d958:	strb	r1, [sp, #224]	; 0xe0
    d95c:	strb	r1, [sp, #225]	; 0xe1
    d960:	strb	r1, [sp, #226]	; 0xe2
    d964:	strb	r1, [sp, #227]	; 0xe3
    d968:	strb	r1, [sp, #228]	; 0xe4
    d96c:	strb	r1, [sp, #229]	; 0xe5
    d970:	strb	r1, [sp, #230]	; 0xe6
    d974:	strb	r1, [sp, #231]	; 0xe7
    d978:	strb	r1, [sp, #232]	; 0xe8
    d97c:	strb	r1, [sp, #233]	; 0xe9
    d980:	strb	r1, [sp, #234]	; 0xea
    d984:	ldr	r8, [r4, #12]
    d988:	bls	dcac <close@plt+0x5304>
    d98c:	ldrb	r6, [sl]
    d990:	cmp	r6, #156	; 0x9c
    d994:	bne	f47c <close@plt+0x6ad4>
    d998:	ldrb	r7, [sl, #1]
    d99c:	lsr	ip, r7, #6
    d9a0:	strb	ip, [r8, #16]
    d9a4:	ldrb	r0, [sl, #1]
    d9a8:	ubfx	r4, r0, #4, #2
    d9ac:	strb	r4, [r8, #17]
    d9b0:	cmp	r4, #2
    d9b4:	beq	f45c <close@plt+0x6ab4>
    d9b8:	cmp	r4, #3
    d9bc:	beq	defc <close@plt+0x5554>
    d9c0:	cmp	r4, #1
    d9c4:	movne	r4, #4
    d9c8:	moveq	r4, #8
    d9cc:	strb	r4, [r8, #18]
    d9d0:	ldrb	r6, [sl, #1]
    d9d4:	mov	r7, #2
    d9d8:	ubfx	r4, r6, #2, #2
    d9dc:	str	r4, [r8, #20]
    d9e0:	sub	ip, r4, #1
    d9e4:	cmp	ip, r7
    d9e8:	movhi	r7, #1
    d9ec:	strb	r7, [r8, #24]
    d9f0:	ldrb	r0, [sl, #1]
    d9f4:	ubfx	r1, r0, #1, #1
    d9f8:	str	r1, [r8, #28]
    d9fc:	ldrb	r3, [sl, #1]
    da00:	and	r1, r3, #1
    da04:	strb	r1, [r8, #32]
    da08:	cmp	r1, #0
    da0c:	movne	r1, #8
    da10:	moveq	r1, #4
    da14:	strb	r1, [r8, #33]	; 0x21
    da18:	cmp	r4, #1
    da1c:	ldrb	r0, [sl, #2]
    da20:	mov	r7, r1
    da24:	strb	r0, [r8, #34]	; 0x22
    da28:	bls	f05c <close@plt+0x66b4>
    da2c:	sub	r6, r4, #2
    da30:	cmp	r6, #1
    da34:	bls	f2dc <close@plt+0x6934>
    da38:	ldrb	r9, [sl, #2]
    da3c:	lsl	r2, r2, #3
    da40:	str	r2, [sp, #20]
    da44:	mov	r3, #16
    da48:	ldrb	r0, [sl, #1]
    da4c:	mov	fp, #32
    da50:	strb	r9, [sp, #225]	; 0xe1
    da54:	ldr	r9, [sp, #20]
    da58:	strb	r0, [sp, #224]	; 0xe0
    da5c:	ldrb	r7, [r8, #24]
    da60:	lsl	r4, r1, #2
    da64:	mla	r6, r7, r4, fp
    da68:	str	r7, [sp, #16]
    da6c:	cmp	r6, r9
    da70:	bhi	dcac <close@plt+0x5304>
    da74:	cmp	r7, #0
    da78:	beq	e680 <close@plt+0x5cd8>
    da7c:	add	r2, r8, #48	; 0x30
    da80:	mov	r9, #0
    da84:	str	r8, [sp, #24]
    da88:	b	dba4 <close@plt+0x51fc>
    da8c:	ldrb	r5, [sl, ip, lsr #3]
    da90:	add	r7, sp, #240	; 0xf0
    da94:	and	ip, ip, #7
    da98:	add	r4, r7, r0, asr #3
    da9c:	rsb	r6, ip, #4
    daa0:	and	r0, r0, #7
    daa4:	asr	r8, r5, r6
    daa8:	cmp	r1, #5
    daac:	ldrb	r6, [r4, #-16]
    dab0:	and	r5, r8, #15
    dab4:	rsb	r0, r0, #4
    dab8:	str	r5, [r2, #16]
    dabc:	add	ip, fp, #20
    dac0:	orr	r5, r6, r5, lsl r0
    dac4:	add	r0, r3, #20
    dac8:	strb	r5, [r4, #-16]
    dacc:	beq	dc9c <close@plt+0x52f4>
    dad0:	ldrb	r8, [sl, ip, lsr #3]
    dad4:	and	ip, ip, #7
    dad8:	rsb	r6, ip, #4
    dadc:	add	r7, r7, r0, asr #3
    dae0:	and	r4, r0, #7
    dae4:	cmp	r1, #6
    dae8:	asr	r5, r8, r6
    daec:	ldrb	r8, [r7, #-16]
    daf0:	and	r6, r5, #15
    daf4:	rsb	r0, r4, #4
    daf8:	str	r6, [r2, #20]
    dafc:	add	ip, fp, #24
    db00:	orr	r5, r8, r6, lsl r0
    db04:	add	r0, r3, #24
    db08:	strb	r5, [r7, #-16]
    db0c:	beq	dc9c <close@plt+0x52f4>
    db10:	ldrb	r5, [sl, ip, lsr #3]
    db14:	and	r7, ip, #7
    db18:	rsb	r4, r7, #4
    db1c:	add	r8, sp, #240	; 0xf0
    db20:	and	r7, r0, #7
    db24:	cmp	r1, #8
    db28:	asr	r5, r5, r4
    db2c:	add	r4, r8, r0, asr #3
    db30:	and	r5, r5, #15
    db34:	rsb	r7, r7, #4
    db38:	ldrb	r6, [r4, #-16]
    db3c:	add	fp, fp, #28
    db40:	str	r5, [r2, #24]
    db44:	add	r3, r3, #28
    db48:	orr	r5, r6, r5, lsl r7
    db4c:	strb	r5, [r4, #-16]
    db50:	bne	db90 <close@plt+0x51e8>
    db54:	ldrb	r8, [sl, fp, lsr #3]
    db58:	add	r4, sp, #240	; 0xf0
    db5c:	and	fp, fp, #7
    db60:	add	r4, r4, r3, asr #3
    db64:	rsb	r6, fp, #4
    db68:	and	r3, r3, #7
    db6c:	add	fp, ip, #8
    db70:	asr	ip, r8, r6
    db74:	ldrb	r7, [r4, #-16]
    db78:	and	r8, ip, #15
    db7c:	rsb	r5, r3, #4
    db80:	add	r3, r0, #8
    db84:	orr	r6, r7, r8, lsl r5
    db88:	str	r8, [r2, #28]
    db8c:	strb	r6, [r4, #-16]
    db90:	ldr	r4, [sp, #16]
    db94:	add	r9, r9, #1
    db98:	add	r2, r2, #32
    db9c:	cmp	r4, r9
    dba0:	ble	e67c <close@plt+0x5cd4>
    dba4:	ldrb	r8, [sl, fp, lsr #3]
    dba8:	and	r5, fp, #7
    dbac:	rsb	ip, r5, #4
    dbb0:	add	r0, fp, #4
    dbb4:	and	r7, r3, #7
    dbb8:	cmp	r1, #4
    dbbc:	asr	r4, r8, ip
    dbc0:	and	ip, r0, #7
    dbc4:	and	r6, r4, #15
    dbc8:	str	r6, [r2]
    dbcc:	ldrb	r5, [sl, r0, lsr #3]
    dbd0:	add	r0, sp, #240	; 0xf0
    dbd4:	add	r0, r0, r3, asr #3
    dbd8:	rsb	r8, r7, #4
    dbdc:	rsb	r7, ip, #4
    dbe0:	ldrb	ip, [r0, #-16]
    dbe4:	asr	r4, r5, r7
    dbe8:	add	r5, fp, #8
    dbec:	and	r4, r4, #15
    dbf0:	orr	r7, ip, r6, lsl r8
    dbf4:	add	r8, r3, #4
    dbf8:	strb	r7, [r0, #-16]
    dbfc:	and	ip, r5, #7
    dc00:	str	r4, [r2, #4]
    dc04:	add	r0, sp, #240	; 0xf0
    dc08:	ldrb	r6, [sl, r5, lsr #3]
    dc0c:	rsb	r5, ip, #4
    dc10:	add	ip, r0, r8, asr #3
    dc14:	and	r8, r8, #7
    dc18:	rsb	r8, r8, #4
    dc1c:	ldrb	r7, [ip, #-16]
    dc20:	asr	r5, r6, r5
    dc24:	and	r0, r5, #15
    dc28:	add	r6, r3, #8
    dc2c:	add	r5, fp, #12
    dc30:	orr	r4, r7, r4, lsl r8
    dc34:	strb	r4, [ip, #-16]
    dc38:	add	ip, sp, #240	; 0xf0
    dc3c:	add	ip, ip, r6, asr #3
    dc40:	str	r0, [r2, #8]
    dc44:	ldrb	r7, [sl, r5, lsr #3]
    dc48:	and	r5, r5, #7
    dc4c:	ldrb	r4, [ip, #-16]
    dc50:	rsb	r8, r5, #4
    dc54:	and	r6, r6, #7
    dc58:	asr	r7, r7, r8
    dc5c:	rsb	r6, r6, #4
    dc60:	add	r8, r3, #12
    dc64:	orr	r0, r4, r0, lsl r6
    dc68:	strb	r0, [ip, #-16]
    dc6c:	add	ip, sp, #240	; 0xf0
    dc70:	add	r4, ip, r8, asr #3
    dc74:	and	r5, r7, #15
    dc78:	and	r6, r8, #7
    dc7c:	str	r5, [r2, #12]
    dc80:	ldrb	r8, [r4, #-16]
    dc84:	rsb	r7, r6, #4
    dc88:	add	ip, fp, #16
    dc8c:	add	r0, r3, #16
    dc90:	orr	r5, r8, r5, lsl r7
    dc94:	strb	r5, [r4, #-16]
    dc98:	bne	da8c <close@plt+0x50e4>
    dc9c:	mov	r3, r0
    dca0:	mov	fp, ip
    dca4:	b	db90 <close@plt+0x51e8>
    dca8:	ldr	r8, [sp, #16]
    dcac:	mvn	r1, #0
    dcb0:	str	r1, [sp, #76]	; 0x4c
    dcb4:	ldr	r1, [r8]
    dcb8:	cmp	r1, #0
    dcbc:	beq	f070 <close@plt+0x66c8>
    dcc0:	ldr	ip, [sp, #68]	; 0x44
    dcc4:	ldrb	r3, [r8, #34]	; 0x22
    dcc8:	ldr	r6, [sp, #72]	; 0x48
    dccc:	ldrb	r2, [ip, #9]
    dcd0:	cmp	r2, r3
    dcd4:	ldrne	r5, [sp, #76]	; 0x4c
    dcd8:	strbne	r5, [r8, #38]	; 0x26
    dcdc:	strbne	r3, [ip, #9]
    dce0:	cmp	r6, #0
    dce4:	beq	f2d4 <close@plt+0x692c>
    dce8:	ldr	r5, [sp, #88]	; 0x58
    dcec:	ldr	r4, [sp, #76]	; 0x4c
    dcf0:	cmp	r5, #0
    dcf4:	movne	r3, #0
    dcf8:	strne	r3, [r5]
    dcfc:	cmp	r4, #0
    dd00:	movle	r0, r4
    dd04:	ble	dee0 <close@plt+0x5538>
    dd08:	ldrb	ip, [r8, #33]	; 0x21
    dd0c:	cmp	ip, #4
    dd10:	beq	df08 <close@plt+0x5560>
    dd14:	cmp	ip, #8
    dd18:	bne	f430 <close@plt+0x6a88>
    dd1c:	ldrb	r2, [r8, #24]
    dd20:	cmp	r2, #0
    dd24:	beq	f4e0 <close@plt+0x6b38>
    dd28:	ldr	r0, [pc, #2360]	; e668 <close@plt+0x5cc0>
    dd2c:	add	fp, r8, #2672	; 0xa70
    dd30:	add	sl, r8, #4032	; 0xfc0
    dd34:	str	fp, [sp, #80]	; 0x50
    dd38:	add	r9, pc, r0
    dd3c:	ldrb	r0, [r8, #18]
    dd40:	add	r3, r9, #1264	; 0x4f0
    dd44:	str	r9, [sp, #48]	; 0x30
    dd48:	ldr	r9, [pc, #2332]	; e66c <close@plt+0x5cc4>
    dd4c:	add	r1, r8, #1152	; 0x480
    dd50:	str	fp, [sp, #64]	; 0x40
    dd54:	add	r7, r3, #12
    dd58:	add	fp, pc, r9
    dd5c:	str	fp, [sp, #32]
    dd60:	mov	fp, r8
    dd64:	add	r6, sl, #4
    dd68:	add	r5, r1, #12
    dd6c:	add	r4, r8, #16
    dd70:	mov	ip, #0
    dd74:	str	r7, [sp, #44]	; 0x2c
    dd78:	str	r6, [sp, #24]
    dd7c:	str	r5, [sp, #52]	; 0x34
    dd80:	str	r4, [sp, #60]	; 0x3c
    dd84:	str	ip, [sp, #56]	; 0x38
    dd88:	cmp	r0, #0
    dd8c:	beq	f448 <close@plt+0x6aa0>
    dd90:	ldr	r4, [sp, #56]	; 0x38
    dd94:	mov	r5, #170	; 0xaa
    dd98:	ldr	r8, [sp, #64]	; 0x40
    dd9c:	mov	r6, #0
    dda0:	ldr	r1, [sp, #80]	; 0x50
    dda4:	mul	ip, r5, r4
    dda8:	rsb	sl, fp, r8
    ddac:	ldr	r7, [sp, #60]	; 0x3c
    ddb0:	add	r1, sl, r1
    ddb4:	ldr	r2, [sp, #52]	; 0x34
    ddb8:	str	r6, [sp, #20]
    ddbc:	str	r7, [sp, #16]
    ddc0:	str	ip, [sp, #28]
    ddc4:	ldr	r9, [sp, #48]	; 0x30
    ddc8:	ldr	ip, [sp, #24]
    ddcc:	add	r0, r9, #764	; 0x2fc
    ddd0:	ldr	sl, [sp, #44]	; 0x2c
    ddd4:	b	de58 <close@plt+0x54b0>
    ddd8:	ldr	r3, [r0]
    dddc:	add	r0, r0, #32
    dde0:	ldr	r8, [r2]
    dde4:	ldr	r5, [sp, #28]
    dde8:	ldr	r6, [r0, #-36]	; 0xffffffdc
    ddec:	add	r4, r5, r9
    ddf0:	ldr	r7, [r2, #-4]
    ddf4:	ldr	r5, [r0, #-40]	; 0xffffffd8
    ddf8:	ldr	r9, [r0, #-44]	; 0xffffffd4
    ddfc:	add	r4, fp, r4, lsl #2
    de00:	mul	r3, r8, r3
    de04:	ldr	r8, [r0, #-48]	; 0xffffffd0
    de08:	mla	r3, r6, r7, r3
    de0c:	ldr	r7, [r0, #-52]	; 0xffffffcc
    de10:	ldr	r6, [r2, #-8]
    de14:	mla	r3, r5, r6, r3
    de18:	ldr	r6, [r0, #-56]	; 0xffffffc8
    de1c:	ldr	r5, [r2, #-12]
    de20:	mla	r3, r9, r5, r3
    de24:	ldr	r5, [r0, #-60]	; 0xffffffc4
    de28:	cmp	r0, sl
    de2c:	ldr	r9, [r2, #-16]
    de30:	mla	r3, r8, r9, r3
    de34:	ldr	r9, [r2, #-20]	; 0xffffffec
    de38:	ldr	r8, [r2, #-24]	; 0xffffffe8
    de3c:	mla	r3, r7, r9, r3
    de40:	ldr	r7, [r2, #-28]	; 0xffffffe4
    de44:	mla	r3, r6, r8, r3
    de48:	mla	r3, r5, r7, r3
    de4c:	asr	r3, r3, #15
    de50:	str	r3, [r4, #2676]	; 0xa74
    de54:	beq	e1b0 <close@plt+0x5808>
    de58:	ldr	r3, [ip], #4
    de5c:	subs	r9, r3, #1
    de60:	strpl	r9, [ip, #-4]
    de64:	bpl	ddd8 <close@plt+0x5430>
    de68:	mov	r8, #159	; 0x9f
    de6c:	str	r8, [ip, #-4]
    de70:	ldr	r7, [r1, #-2668]	; 0xfffff594
    de74:	ldr	r6, [r1, #-2664]	; 0xfffff598
    de78:	ldr	r9, [r1, #-2660]	; 0xfffff59c
    de7c:	str	r7, [r1, #-2028]	; 0xfffff814
    de80:	str	r6, [r1, #-2024]	; 0xfffff818
    de84:	ldr	r5, [r1, #-2656]	; 0xfffff5a0
    de88:	ldr	r4, [r1, #-2652]	; 0xfffff5a4
    de8c:	ldr	r3, [r1, #-2648]	; 0xfffff5a8
    de90:	ldr	r8, [r1, #-2644]	; 0xfffff5ac
    de94:	ldr	r7, [r1, #-2640]	; 0xfffff5b0
    de98:	ldr	r6, [r1, #-2636]	; 0xfffff5b4
    de9c:	str	r9, [r1, #-2020]	; 0xfffff81c
    dea0:	str	r5, [r1, #-2016]	; 0xfffff820
    dea4:	str	r4, [r1, #-2012]	; 0xfffff824
    dea8:	str	r3, [r1, #-2008]	; 0xfffff828
    deac:	str	r8, [r1, #-2004]	; 0xfffff82c
    deb0:	str	r7, [r1, #-2000]	; 0xfffff830
    deb4:	str	r6, [r1, #-1996]	; 0xfffff834
    deb8:	ldr	r9, [ip, #-4]
    debc:	b	ddd8 <close@plt+0x5430>
    dec0:	ldr	r5, [sp, #88]	; 0x58
    dec4:	cmp	r5, #0
    dec8:	beq	f2d4 <close@plt+0x692c>
    decc:	ldrb	r8, [r8, #24]
    ded0:	ldr	r0, [sp, #76]	; 0x4c
    ded4:	mul	r3, r3, r8
    ded8:	lsl	r2, r3, #1
    dedc:	str	r2, [r5]
    dee0:	ldr	r6, [sp, #92]	; 0x5c
    dee4:	ldr	fp, [sp, #236]	; 0xec
    dee8:	ldr	r7, [r6]
    deec:	cmp	fp, r7
    def0:	bne	f4c0 <close@plt+0x6b18>
    def4:	add	sp, sp, #244	; 0xf4
    def8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    defc:	mov	r1, #16
    df00:	strb	r1, [r8, #18]
    df04:	b	d9d0 <close@plt+0x5028>
    df08:	ldrb	r2, [r8, #24]
    df0c:	cmp	r2, #0
    df10:	beq	f4d0 <close@plt+0x6b28>
    df14:	ldr	fp, [pc, #1876]	; e670 <close@plt+0x5cc8>
    df18:	add	r7, r8, #2672	; 0xa70
    df1c:	add	sl, r7, #4
    df20:	add	r1, r8, #4032	; 0xfc0
    df24:	add	r3, pc, fp
    df28:	str	r3, [sp, #56]	; 0x38
    df2c:	add	r0, r3, #588	; 0x24c
    df30:	str	r0, [sp, #60]	; 0x3c
    df34:	ldrb	r0, [r8, #18]
    df38:	add	ip, r8, #1136	; 0x470
    df3c:	ldr	r3, [pc, #1840]	; e674 <close@plt+0x5ccc>
    df40:	add	r9, r1, #4
    df44:	add	r4, ip, #12
    df48:	add	r5, r8, #16
    df4c:	mov	fp, #0
    df50:	add	r1, pc, r3
    df54:	str	r9, [sp, #36]	; 0x24
    df58:	str	r4, [sp, #64]	; 0x40
    df5c:	str	r5, [sp, #84]	; 0x54
    df60:	str	fp, [sp, #80]	; 0x50
    df64:	str	r1, [sp, #40]	; 0x28
    df68:	str	r8, [sp, #48]	; 0x30
    df6c:	cmp	r0, #0
    df70:	beq	f440 <close@plt+0x6a98>
    df74:	ldr	r6, [sp, #84]	; 0x54
    df78:	mov	r9, sl
    df7c:	ldr	fp, [sp, #64]	; 0x40
    df80:	mov	r8, #0
    df84:	add	r7, sl, #320	; 0x140
    df88:	add	ip, sl, #32
    df8c:	str	r6, [sp, #24]
    df90:	str	r8, [sp, #28]
    df94:	str	r7, [sp, #52]	; 0x34
    df98:	str	ip, [sp, #32]
    df9c:	ldr	sl, [sp, #56]	; 0x38
    dfa0:	ldr	r2, [sp, #36]	; 0x24
    dfa4:	add	r3, sl, #460	; 0x1cc
    dfa8:	ldr	r8, [sp, #60]	; 0x3c
    dfac:	ldr	sl, [sp, #52]	; 0x34
    dfb0:	b	dff4 <close@plt+0x564c>
    dfb4:	ldmdb	r3, {r4, r5}
    dfb8:	add	r3, r3, #16
    dfbc:	ldr	r7, [r3, #-16]
    dfc0:	ldr	ip, [r3, #-28]	; 0xffffffe4
    dfc4:	cmp	r3, r8
    dfc8:	ldr	r6, [fp]
    dfcc:	mul	r1, r6, r7
    dfd0:	ldr	r7, [fp, #-4]
    dfd4:	mla	r1, r5, r7, r1
    dfd8:	ldr	r5, [fp, #-8]
    dfdc:	mla	r1, r4, r5, r1
    dfe0:	ldr	r4, [fp, #-12]
    dfe4:	mla	r1, ip, r4, r1
    dfe8:	asr	r6, r1, #15
    dfec:	str	r6, [r9, r0, lsl #2]
    dff0:	beq	e4a4 <close@plt+0x5afc>
    dff4:	ldr	r4, [r2]
    dff8:	sub	r0, r4, #1
    dffc:	str	r0, [r2], #4
    e000:	cmp	r0, #0
    e004:	bge	dfb4 <close@plt+0x560c>
    e008:	ldr	r7, [sp, #32]
    e00c:	mov	r5, #79	; 0x4f
    e010:	add	r1, r9, #16
    e014:	str	r5, [r2, #-4]
    e018:	ldr	r6, [r9]
    e01c:	cmp	r1, r7
    e020:	ldr	r0, [r9, #8]
    e024:	rsb	r4, r9, r7
    e028:	ldr	r5, [r9, #4]
    e02c:	sub	r7, r4, #16
    e030:	ldr	ip, [r9, #12]
    e034:	str	r6, [sl]
    e038:	ubfx	r6, r7, #4, #2
    e03c:	str	r0, [sl, #8]
    e040:	add	r0, sl, #16
    e044:	str	r5, [sl, #4]
    e048:	str	ip, [sl, #12]
    e04c:	beq	e1a0 <close@plt+0x57f8>
    e050:	cmp	r6, #0
    e054:	beq	e0ec <close@plt+0x5744>
    e058:	cmp	r6, #1
    e05c:	beq	e0b8 <close@plt+0x5710>
    e060:	cmp	r6, #2
    e064:	beq	e090 <close@plt+0x56e8>
    e068:	ldr	r7, [r1]
    e06c:	add	r0, r0, #16
    e070:	ldr	r5, [r1, #4]
    e074:	add	r1, r1, #16
    e078:	ldr	r4, [r1, #-8]
    e07c:	ldr	ip, [r1, #-4]
    e080:	str	r7, [sl, #16]
    e084:	str	r5, [r0, #-12]
    e088:	str	r4, [r0, #-8]
    e08c:	str	ip, [r0, #-4]
    e090:	ldr	r6, [r1]
    e094:	add	r0, r0, #16
    e098:	ldr	r7, [r1, #4]
    e09c:	add	r1, r1, #16
    e0a0:	ldr	r5, [r1, #-8]
    e0a4:	ldr	r4, [r1, #-4]
    e0a8:	str	r6, [r0, #-16]
    e0ac:	str	r7, [r0, #-12]
    e0b0:	str	r5, [r0, #-8]
    e0b4:	str	r4, [r0, #-4]
    e0b8:	ldr	r7, [sp, #32]
    e0bc:	add	r1, r1, #16
    e0c0:	ldr	r6, [r1, #-16]
    e0c4:	add	r0, r0, #16
    e0c8:	ldr	r5, [r1, #-12]
    e0cc:	ldr	r4, [r1, #-8]
    e0d0:	ldr	ip, [r1, #-4]
    e0d4:	cmp	r1, r7
    e0d8:	str	r6, [r0, #-16]
    e0dc:	str	r5, [r0, #-12]
    e0e0:	str	r4, [r0, #-8]
    e0e4:	str	ip, [r0, #-4]
    e0e8:	beq	e1a0 <close@plt+0x57f8>
    e0ec:	str	fp, [sp, #12]
    e0f0:	str	r9, [sp, #16]
    e0f4:	ldr	fp, [r1]
    e0f8:	mov	r4, r1
    e0fc:	ldr	r9, [r1, #4]
    e100:	ldr	r6, [r1, #8]
    e104:	ldr	r5, [r1, #12]
    e108:	str	fp, [r0]
    e10c:	str	r6, [r0, #8]
    e110:	mov	r6, r1
    e114:	str	r5, [r0, #12]
    e118:	add	r1, r1, #64	; 0x40
    e11c:	str	r9, [r0, #4]
    e120:	add	r5, r0, #32
    e124:	ldr	ip, [r4, #16]!
    e128:	ldr	r7, [r4, #8]
    e12c:	ldr	r9, [r4, #12]
    e130:	ldr	fp, [r4, #4]
    e134:	str	ip, [r0, #16]
    e138:	str	r7, [r0, #24]
    e13c:	str	fp, [r0, #20]
    e140:	str	r9, [r0, #28]
    e144:	ldr	fp, [r4, #16]!
    e148:	ldr	ip, [sp, #32]
    e14c:	ldr	r9, [r4, #4]
    e150:	cmp	r1, ip
    e154:	ldr	r7, [r4, #8]
    e158:	ldr	ip, [r4, #12]
    e15c:	add	r4, r0, #48	; 0x30
    e160:	str	fp, [r0, #32]
    e164:	add	r0, r0, #64	; 0x40
    e168:	str	r9, [r5, #4]
    e16c:	str	r7, [r5, #8]
    e170:	str	ip, [r5, #12]
    e174:	ldr	fp, [r6, #48]!	; 0x30
    e178:	ldr	r5, [r6, #4]
    e17c:	ldr	r9, [r6, #8]
    e180:	ldr	r6, [r6, #12]
    e184:	str	fp, [r0, #-16]
    e188:	str	r5, [r0, #-12]
    e18c:	str	r9, [r4, #8]
    e190:	str	r6, [r4, #12]
    e194:	bne	e0f4 <close@plt+0x574c>
    e198:	ldr	fp, [sp, #12]
    e19c:	ldr	r9, [sp, #16]
    e1a0:	ldr	r1, [r1]
    e1a4:	str	r1, [r0]
    e1a8:	ldr	r0, [r2, #-4]
    e1ac:	b	dfb4 <close@plt+0x560c>
    e1b0:	ldr	sl, [sp, #32]
    e1b4:	ldr	r6, [sp, #24]
    e1b8:	ldr	r4, [sp, #28]
    e1bc:	add	ip, sl, #1248	; 0x4e0
    e1c0:	add	r0, sl, #1408	; 0x580
    e1c4:	mov	sl, #0
    e1c8:	str	r2, [sp, #36]	; 0x24
    e1cc:	str	r1, [sp, #40]	; 0x28
    e1d0:	ldr	r1, [r6, #32]
    e1d4:	ldr	r2, [r6]
    e1d8:	add	r1, r4, r1
    e1dc:	ldr	r9, [ip, #16]
    e1e0:	add	r2, r4, r2
    e1e4:	add	r5, fp, r1, lsl #2
    e1e8:	mov	r8, r5
    e1ec:	ldr	r3, [r5, #2712]	; 0xa98
    e1f0:	add	r5, fp, r2, lsl #2
    e1f4:	ldr	r7, [r8, #2704]	; 0xa90
    e1f8:	mov	r8, r5
    e1fc:	ldr	r5, [r5, #2708]	; 0xa94
    e200:	mul	r3, r9, r3
    e204:	ldr	r9, [r8, #2700]	; 0xa8c
    e208:	ldr	r8, [r0, #16]
    e20c:	mla	r3, r5, r8, r3
    e210:	str	r9, [sp, #12]
    e214:	add	r8, fp, r1, lsl #2
    e218:	add	r9, fp, r2, lsl #2
    e21c:	ldr	r5, [ip, #12]
    e220:	mla	r3, r7, r5, r3
    e224:	ldr	r5, [r8, #2696]	; 0xa88
    e228:	add	r7, fp, r1, lsl #2
    e22c:	ldr	r8, [r9, #2692]	; 0xa84
    e230:	ldr	r9, [sp, #12]
    e234:	mov	r1, r7
    e238:	ldr	r1, [r1, #2680]	; 0xa78
    e23c:	str	r8, [sp, #84]	; 0x54
    e240:	ldr	r8, [r0, #12]
    e244:	mla	r3, r9, r8, r3
    e248:	add	r8, fp, r2, lsl #2
    e24c:	ldr	r7, [r7, #2688]	; 0xa80
    e250:	ldr	r9, [ip, #8]
    e254:	mov	r2, r8
    e258:	ldr	r8, [r8, #2684]	; 0xa7c
    e25c:	mla	r3, r5, r9, r3
    e260:	ldr	r2, [r2, #2676]	; 0xa74
    e264:	ldr	r5, [r0, #8]
    e268:	ldr	r9, [sp, #84]	; 0x54
    e26c:	mla	r3, r9, r5, r3
    e270:	ldr	r9, [ip, #4]
    e274:	ldr	r5, [r0]
    e278:	mla	r3, r7, r9, r3
    e27c:	ldr	r7, [r0, #4]
    e280:	ldr	r9, [ip]
    e284:	mla	r3, r8, r7, r3
    e288:	mla	r3, r1, r9, r3
    e28c:	mla	r3, r2, r5, r3
    e290:	asr	r3, r3, #15
    e294:	cmp	r3, #32768	; 0x8000
    e298:	movwge	r3, #32767	; 0x7fff
    e29c:	bge	e2ac <close@plt+0x5904>
    e2a0:	cmn	r3, #32768	; 0x8000
    e2a4:	uxthge	r3, r3
    e2a8:	movlt	r3, #32768	; 0x8000
    e2ac:	ldr	r1, [sp, #16]
    e2b0:	add	r6, r6, #4
    e2b4:	add	ip, ip, #20
    e2b8:	add	r0, r0, #20
    e2bc:	add	r8, r1, sl
    e2c0:	add	sl, sl, #2
    e2c4:	add	r2, r8, #2144	; 0x860
    e2c8:	cmp	sl, #16
    e2cc:	strh	r3, [r2]
    e2d0:	bne	e1d0 <close@plt+0x5828>
    e2d4:	ldr	r4, [sp, #20]
    e2d8:	mov	r7, r1
    e2dc:	ldrb	r3, [fp, #18]
    e2e0:	add	r5, r7, #16
    e2e4:	add	r8, r4, #1
    e2e8:	ldr	r9, [sp, #36]	; 0x24
    e2ec:	cmp	r8, r3
    e2f0:	ldr	r1, [sp, #40]	; 0x28
    e2f4:	str	r8, [sp, #20]
    e2f8:	add	r2, r9, #64	; 0x40
    e2fc:	str	r5, [sp, #16]
    e300:	blt	ddc4 <close@plt+0x541c>
    e304:	ldrb	r2, [fp, #24]
    e308:	mov	r0, r3
    e30c:	ldr	r1, [sp, #56]	; 0x38
    e310:	ldr	sl, [sp, #24]
    e314:	add	r6, r1, #1
    e318:	ldr	r7, [sp, #64]	; 0x40
    e31c:	ldr	r4, [sp, #60]	; 0x3c
    e320:	cmp	r6, r2
    e324:	ldr	r5, [sp, #52]	; 0x34
    e328:	add	ip, sl, #64	; 0x40
    e32c:	add	r9, r7, #680	; 0x2a8
    e330:	add	r8, r4, #256	; 0x100
    e334:	add	sl, r5, #32
    e338:	str	r6, [sp, #56]	; 0x38
    e33c:	mov	r1, r2
    e340:	str	ip, [sp, #24]
    e344:	str	r9, [sp, #64]	; 0x40
    e348:	str	r8, [sp, #60]	; 0x3c
    e34c:	str	sl, [sp, #52]	; 0x34
    e350:	blt	dd88 <close@plt+0x53e0>
    e354:	mov	r8, fp
    e358:	mov	r4, r2
    e35c:	lsl	r3, r3, #3
    e360:	mul	r0, r1, r3
    e364:	ldr	fp, [sp, #280]	; 0x118
    e368:	cmp	fp, r0, lsl #1
    e36c:	bcs	e380 <close@plt+0x59d8>
    e370:	mov	r0, fp
    e374:	lsl	r1, r1, #1
    e378:	bl	134a0 <close@plt+0xaaf8>
    e37c:	mov	r3, r0
    e380:	cmp	r3, #0
    e384:	ble	dec0 <close@plt+0x5518>
    e388:	lsl	r0, r3, #1
    e38c:	mov	r2, #0
    e390:	tst	r0, #2
    e394:	beq	efc8 <close@plt+0x6620>
    e398:	ldr	r5, [sp, #68]	; 0x44
    e39c:	ldr	r1, [sp, #72]	; 0x48
    e3a0:	b	e3f4 <close@plt+0x5a4c>
    e3a4:	mov	fp, r1
    e3a8:	lsr	r6, r4, #8
    e3ac:	strb	r4, [fp], #2
    e3b0:	strb	r6, [r1, #1]
    e3b4:	ldrb	r1, [r8, #24]
    e3b8:	cmp	r1, #1
    e3bc:	movle	r1, fp
    e3c0:	ble	e3ec <close@plt+0x5a44>
    e3c4:	add	r9, sl, #2416	; 0x970
    e3c8:	ldrb	r1, [r5, #10]
    e3cc:	ldrh	sl, [r9]
    e3d0:	cmp	r1, #1
    e3d4:	mov	r1, fp
    e3d8:	lsr	ip, sl, #8
    e3dc:	strbne	sl, [r1], #2
    e3e0:	strbeq	ip, [r1], #2
    e3e4:	strbne	ip, [fp, #1]
    e3e8:	strbeq	sl, [fp, #1]
    e3ec:	ldrb	r4, [r8, #24]
    e3f0:	add	r2, r2, #2
    e3f4:	cmp	r4, #0
    e3f8:	beq	e460 <close@plt+0x5ab8>
    e3fc:	add	fp, r8, r2
    e400:	ldrb	r6, [r5, #10]
    e404:	add	r7, fp, #2160	; 0x870
    e408:	mov	ip, r1
    e40c:	cmp	r6, #1
    e410:	ldrh	r9, [r7]
    e414:	strbne	r9, [ip], #2
    e418:	lsr	r4, r9, #8
    e41c:	strbeq	r4, [ip], #2
    e420:	strbne	r4, [r1, #1]
    e424:	strbeq	r9, [r1, #1]
    e428:	ldrb	r1, [r8, #24]
    e42c:	cmp	r1, #1
    e430:	movle	r1, ip
    e434:	ble	e460 <close@plt+0x5ab8>
    e438:	add	r1, fp, #2416	; 0x970
    e43c:	ldrb	sl, [r5, #10]
    e440:	ldrh	fp, [r1]
    e444:	mov	r1, ip
    e448:	cmp	sl, #1
    e44c:	lsr	r6, fp, #8
    e450:	strbne	fp, [r1], #2
    e454:	strbeq	r6, [r1], #2
    e458:	strbne	r6, [ip, #1]
    e45c:	strbeq	fp, [ip, #1]
    e460:	add	r2, r2, #2
    e464:	cmp	r2, r0
    e468:	beq	dec0 <close@plt+0x5518>
    e46c:	ldrb	r7, [r8, #24]
    e470:	cmp	r7, #0
    e474:	beq	e3ec <close@plt+0x5a44>
    e478:	ldrb	r9, [r5, #10]
    e47c:	add	sl, r8, r2
    e480:	add	ip, sl, #2160	; 0x870
    e484:	cmp	r9, #1
    e488:	ldrh	r4, [ip]
    e48c:	bne	e3a4 <close@plt+0x59fc>
    e490:	mov	fp, r1
    e494:	lsr	r7, r4, #8
    e498:	strb	r7, [fp], #2
    e49c:	strb	r4, [r1, #1]
    e4a0:	b	e3b4 <close@plt+0x5a0c>
    e4a4:	ldr	r2, [sp, #40]	; 0x28
    e4a8:	mov	r8, #0
    e4ac:	ldr	r0, [sp, #36]	; 0x24
    e4b0:	add	r1, r2, #576	; 0x240
    e4b4:	add	r2, r2, #656	; 0x290
    e4b8:	str	fp, [sp, #44]	; 0x2c
    e4bc:	mov	fp, r8
    e4c0:	ldr	r3, [r0, #16]
    e4c4:	mov	ip, r9
    e4c8:	ldr	sl, [r0]
    e4cc:	add	r7, r3, #9
    e4d0:	add	sl, sl, #8
    e4d4:	lsl	r3, r7, #2
    e4d8:	ldr	r8, [r9, r7, lsl #2]
    e4dc:	lsl	r6, sl, #2
    e4e0:	sub	r7, r3, #24
    e4e4:	sub	r4, r6, #16
    e4e8:	str	r4, [sp, #16]
    e4ec:	ldr	r4, [r1, #16]
    e4f0:	sub	r5, r3, #16
    e4f4:	ldr	r7, [ip, r7]!
    e4f8:	sub	r3, r3, #8
    e4fc:	ldr	sl, [r9, sl, lsl #2]
    e500:	sub	r6, r6, #8
    e504:	mul	r8, r4, r8
    e508:	ldr	r4, [sp, #16]
    e50c:	str	r7, [sp, #20]
    e510:	sub	r7, r4, #8
    e514:	str	sl, [sp, #12]
    e518:	ldr	sl, [r9, r3]
    e51c:	mov	r3, r9
    e520:	ldr	r4, [r3, r7]!
    e524:	ldr	r7, [sp, #12]
    e528:	ldr	r6, [r9, r6]
    e52c:	str	r4, [sp]
    e530:	ldr	r4, [r2, #16]
    e534:	mla	r8, r7, r4, r8
    e538:	ldr	r4, [sp, #16]
    e53c:	ldr	r7, [r1, #12]
    e540:	ldr	r5, [r9, r5]
    e544:	mla	r8, sl, r7, r8
    e548:	ldr	ip, [ip, #-8]
    e54c:	ldr	r7, [r9, r4]
    e550:	ldr	sl, [r2, #12]
    e554:	ldr	r3, [r3, #-8]
    e558:	mla	r8, r6, sl, r8
    e55c:	ldr	r4, [r2]
    e560:	ldr	r6, [r1, #8]
    e564:	ldr	sl, [r2, #8]
    e568:	mla	r8, r5, r6, r8
    e56c:	ldr	r5, [r1, #4]
    e570:	mla	r8, r7, sl, r8
    e574:	ldr	r6, [r2, #4]
    e578:	ldr	sl, [sp, #20]
    e57c:	ldr	r7, [r1]
    e580:	mla	r8, sl, r5, r8
    e584:	ldr	r5, [sp]
    e588:	mla	r8, r5, r6, r8
    e58c:	mla	r8, ip, r7, r8
    e590:	mla	r8, r3, r4, r8
    e594:	asr	r8, r8, #15
    e598:	cmp	r8, #32768	; 0x8000
    e59c:	movwge	r8, #32767	; 0x7fff
    e5a0:	bge	e5b0 <close@plt+0x5c08>
    e5a4:	cmn	r8, #32768	; 0x8000
    e5a8:	uxthge	r8, r8
    e5ac:	movlt	r8, #32768	; 0x8000
    e5b0:	ldr	sl, [sp, #24]
    e5b4:	add	r0, r0, #4
    e5b8:	add	r1, r1, #20
    e5bc:	add	r2, r2, #20
    e5c0:	add	ip, sl, fp
    e5c4:	add	fp, fp, #2
    e5c8:	add	r5, ip, #2144	; 0x860
    e5cc:	cmp	fp, #8
    e5d0:	strh	r8, [r5]
    e5d4:	bne	e4c0 <close@plt+0x5b18>
    e5d8:	ldr	r7, [sp, #48]	; 0x30
    e5dc:	ldr	r6, [sp, #28]
    e5e0:	ldr	r4, [sp, #44]	; 0x2c
    e5e4:	ldrb	r3, [r7, #18]
    e5e8:	add	r8, r6, #1
    e5ec:	add	fp, r4, #64	; 0x40
    e5f0:	add	r6, sl, #8
    e5f4:	cmp	r8, r3
    e5f8:	str	r8, [sp, #28]
    e5fc:	str	r6, [sp, #24]
    e600:	blt	df9c <close@plt+0x55f4>
    e604:	ldrb	r2, [r7, #24]
    e608:	mov	sl, r9
    e60c:	mov	r0, r3
    e610:	ldr	r9, [sp, #80]	; 0x50
    e614:	mov	r1, r2
    e618:	ldr	fp, [sp, #36]	; 0x24
    e61c:	add	sl, sl, #680	; 0x2a8
    e620:	add	ip, r9, #1
    e624:	ldr	r4, [sp, #84]	; 0x54
    e628:	ldr	r8, [sp, #64]	; 0x40
    e62c:	cmp	ip, r2
    e630:	add	r5, fp, #64	; 0x40
    e634:	add	r7, r4, #256	; 0x100
    e638:	add	r9, r8, #32
    e63c:	str	ip, [sp, #80]	; 0x50
    e640:	str	r5, [sp, #36]	; 0x24
    e644:	str	r7, [sp, #84]	; 0x54
    e648:	str	r9, [sp, #64]	; 0x40
    e64c:	blt	df6c <close@plt+0x55c4>
    e650:	ldr	r8, [sp, #48]	; 0x30
    e654:	mov	r4, r2
    e658:	lsl	r3, r3, #2
    e65c:	b	e360 <close@plt+0x59b8>
    e660:	andeq	r0, r1, r0, ror #13
    e664:	andeq	r0, r0, r0, ror r0
    e668:	ldrdeq	r6, [r0], -ip
    e66c:			; <UNDEFINED> instruction: 0x000069bc
    e670:	strdeq	r6, [r0], -r0
    e674:	andeq	r6, r0, r4, asr #15
    e678:	andeq	r6, r0, r4, ror r0
    e67c:	ldr	r8, [sp, #24]
    e680:	lsrs	r7, r3, #3
    e684:	ldrb	r9, [sl, #3]
    e688:	beq	f468 <close@plt+0x6ac0>
    e68c:	add	r2, sp, #240	; 0xf0
    e690:	ldr	r0, [pc, #-32]	; e678 <close@plt+0x5cd0>
    e694:	add	r4, sp, #223	; 0xdf
    e698:	ldrb	ip, [r2, #-16]!
    e69c:	add	r6, r4, r7
    e6a0:	add	r1, pc, r0
    e6a4:	mvn	r4, r4
    e6a8:	eor	r0, ip, #15
    e6ac:	cmp	r2, r6
    e6b0:	add	ip, r1, r0
    e6b4:	add	r0, r4, r6
    e6b8:	and	r0, r0, #7
    e6bc:	ldrb	ip, [ip, #192]	; 0xc0
    e6c0:	beq	e7fc <close@plt+0x5e54>
    e6c4:	cmp	r0, #0
    e6c8:	beq	e774 <close@plt+0x5dcc>
    e6cc:	cmp	r0, #1
    e6d0:	beq	e75c <close@plt+0x5db4>
    e6d4:	cmp	r0, #2
    e6d8:	beq	e74c <close@plt+0x5da4>
    e6dc:	cmp	r0, #3
    e6e0:	beq	e73c <close@plt+0x5d94>
    e6e4:	cmp	r0, #4
    e6e8:	beq	e72c <close@plt+0x5d84>
    e6ec:	cmp	r0, #5
    e6f0:	beq	e71c <close@plt+0x5d74>
    e6f4:	cmp	r0, #6
    e6f8:	addne	r2, sp, #240	; 0xf0
    e6fc:	ldrbne	r0, [r2, #-15]!
    e700:	eorne	r0, ip, r0
    e704:	addne	r0, r1, r0
    e708:	ldrb	r4, [r2, #1]!
    e70c:	ldrbne	ip, [r0, #192]	; 0xc0
    e710:	eor	ip, ip, r4
    e714:	add	r0, r1, ip
    e718:	ldrb	ip, [r0, #192]	; 0xc0
    e71c:	ldrb	r4, [r2, #1]!
    e720:	eor	ip, ip, r4
    e724:	add	r0, r1, ip
    e728:	ldrb	ip, [r0, #192]	; 0xc0
    e72c:	ldrb	r4, [r2, #1]!
    e730:	eor	ip, ip, r4
    e734:	add	r0, r1, ip
    e738:	ldrb	ip, [r0, #192]	; 0xc0
    e73c:	ldrb	r4, [r2, #1]!
    e740:	eor	ip, ip, r4
    e744:	add	r0, r1, ip
    e748:	ldrb	ip, [r0, #192]	; 0xc0
    e74c:	ldrb	r4, [r2, #1]!
    e750:	eor	ip, ip, r4
    e754:	add	r0, r1, ip
    e758:	ldrb	ip, [r0, #192]	; 0xc0
    e75c:	ldrb	r4, [r2, #1]!
    e760:	eor	ip, ip, r4
    e764:	cmp	r2, r6
    e768:	add	r0, r1, ip
    e76c:	ldrb	ip, [r0, #192]	; 0xc0
    e770:	beq	e7fc <close@plt+0x5e54>
    e774:	ldrb	r5, [r2, #1]
    e778:	ldrb	r0, [r2, #2]
    e77c:	eor	ip, ip, r5
    e780:	ldrb	r4, [r2, #3]
    e784:	add	r5, r1, ip
    e788:	ldrb	ip, [r2, #4]
    e78c:	ldrb	r5, [r5, #192]	; 0xc0
    e790:	eor	r0, r5, r0
    e794:	add	r5, r1, r0
    e798:	ldrb	r0, [r2, #5]
    e79c:	ldrb	r5, [r5, #192]	; 0xc0
    e7a0:	eor	r4, r5, r4
    e7a4:	add	r5, r1, r4
    e7a8:	ldrb	r4, [r2, #6]
    e7ac:	ldrb	r5, [r5, #192]	; 0xc0
    e7b0:	eor	ip, r5, ip
    e7b4:	add	r5, r1, ip
    e7b8:	ldrb	ip, [r2, #7]
    e7bc:	ldrb	r5, [r5, #192]	; 0xc0
    e7c0:	eor	r0, r5, r0
    e7c4:	add	r5, r1, r0
    e7c8:	ldrb	r0, [r2, #8]!
    e7cc:	ldrb	r5, [r5, #192]	; 0xc0
    e7d0:	cmp	r2, r6
    e7d4:	eor	r4, r5, r4
    e7d8:	add	r4, r1, r4
    e7dc:	ldrb	r4, [r4, #192]	; 0xc0
    e7e0:	eor	ip, r4, ip
    e7e4:	add	r4, r1, ip
    e7e8:	ldrb	ip, [r4, #192]	; 0xc0
    e7ec:	eor	r0, ip, r0
    e7f0:	add	r0, r1, r0
    e7f4:	ldrb	ip, [r0, #192]	; 0xc0
    e7f8:	bne	e774 <close@plt+0x5dcc>
    e7fc:	add	r2, sp, #224	; 0xe0
    e800:	add	r1, r2, r7
    e804:	ands	r3, r3, #7
    e808:	ldrb	r6, [r1]
    e80c:	beq	e97c <close@plt+0x5fd4>
    e810:	eor	r1, ip, r6
    e814:	lsl	r7, ip, #1
    e818:	lsrs	r1, r1, #7
    e81c:	lsl	r2, r6, #1
    e820:	mov	r1, #1
    e824:	uxtb	ip, r7
    e828:	moveq	r4, #0
    e82c:	movne	r4, #29
    e830:	cmp	r1, r3
    e834:	sub	r0, r3, #1
    e838:	uxtb	r2, r2
    e83c:	eor	ip, r4, ip
    e840:	and	r0, r0, #3
    e844:	beq	e97c <close@plt+0x5fd4>
    e848:	cmp	r0, #0
    e84c:	beq	e8e0 <close@plt+0x5f38>
    e850:	cmp	r0, #1
    e854:	beq	e8b0 <close@plt+0x5f08>
    e858:	cmp	r0, #2
    e85c:	beq	e888 <close@plt+0x5ee0>
    e860:	eor	r6, ip, r2
    e864:	lsl	r7, ip, #1
    e868:	lsrs	r1, r6, #7
    e86c:	lsl	r2, r2, #1
    e870:	uxtb	r4, r7
    e874:	mov	r1, #2
    e878:	moveq	ip, #0
    e87c:	movne	ip, #29
    e880:	uxtb	r2, r2
    e884:	eor	ip, ip, r4
    e888:	eor	r6, ip, r2
    e88c:	lsl	r0, ip, #1
    e890:	lsrs	r4, r6, #7
    e894:	lsl	r7, r2, #1
    e898:	uxtb	r4, r0
    e89c:	add	r1, r1, #1
    e8a0:	moveq	ip, #0
    e8a4:	movne	ip, #29
    e8a8:	uxtb	r2, r7
    e8ac:	eor	ip, ip, r4
    e8b0:	eor	r6, ip, r2
    e8b4:	add	r1, r1, #1
    e8b8:	lsrs	r0, r6, #7
    e8bc:	lsl	r0, ip, #1
    e8c0:	lsl	r2, r2, #1
    e8c4:	moveq	r7, #0
    e8c8:	movne	r7, #29
    e8cc:	cmp	r1, r3
    e8d0:	uxtb	r0, r0
    e8d4:	uxtb	r2, r2
    e8d8:	eor	ip, r7, r0
    e8dc:	beq	e97c <close@plt+0x5fd4>
    e8e0:	eor	r4, ip, r2
    e8e4:	lsl	ip, ip, #1
    e8e8:	lsrs	r4, r4, #7
    e8ec:	lsl	r6, r2, #1
    e8f0:	uxtb	r0, ip
    e8f4:	add	r1, r1, #4
    e8f8:	moveq	r7, #0
    e8fc:	movne	r7, #29
    e900:	eor	r4, r7, r0
    e904:	uxtb	r2, r6
    e908:	eor	ip, r4, r2
    e90c:	lsl	r6, r4, #1
    e910:	lsrs	ip, ip, #7
    e914:	lsl	r7, r2, #1
    e918:	uxtb	r0, r6
    e91c:	moveq	r4, #0
    e920:	movne	r4, #29
    e924:	eor	r6, r4, r0
    e928:	uxtb	r2, r7
    e92c:	eor	ip, r6, r2
    e930:	lsl	r7, r6, #1
    e934:	lsrs	ip, ip, #7
    e938:	lsl	r4, r2, #1
    e93c:	uxtb	r0, r7
    e940:	uxtb	r6, r4
    e944:	moveq	r2, #0
    e948:	movne	r2, #29
    e94c:	eor	r7, r2, r0
    e950:	eor	ip, r7, r6
    e954:	lsl	r4, r6, #1
    e958:	lsrs	ip, ip, #7
    e95c:	lsl	r0, r7, #1
    e960:	uxtb	r2, r4
    e964:	moveq	r6, #0
    e968:	movne	r6, #29
    e96c:	cmp	r1, r3
    e970:	uxtb	r0, r0
    e974:	eor	ip, r6, r0
    e978:	bne	e8e0 <close@plt+0x5f38>
    e97c:	cmp	r9, ip
    e980:	bne	f450 <close@plt+0x6aa8>
    e984:	add	lr, r8, #16
    e988:	add	r5, sp, #96	; 0x60
    e98c:	str	lr, [sp, #48]	; 0x30
    e990:	mov	r1, r5
    e994:	mov	r0, lr
    e998:	str	r5, [sp, #56]	; 0x38
    e99c:	bl	92ec <close@plt+0x944>
    e9a0:	ldrb	r5, [r8, #24]
    e9a4:	cmp	r5, #0
    e9a8:	beq	ea90 <close@plt+0x60e8>
    e9ac:	ldrb	r1, [r8, #33]	; 0x21
    e9b0:	add	r2, sp, #124	; 0x7c
    e9b4:	add	r3, sp, #188	; 0xbc
    e9b8:	mov	ip, #0
    e9bc:	mov	r0, #1
    e9c0:	cmp	r1, #0
    e9c4:	beq	ea7c <close@plt+0x60d4>
    e9c8:	ldr	r9, [r2, #-28]	; 0xffffffe4
    e9cc:	cmp	r1, #1
    e9d0:	lsl	r7, r0, r9
    e9d4:	sub	r4, r7, #1
    e9d8:	str	r4, [r3, #-28]	; 0xffffffe4
    e9dc:	beq	ea7c <close@plt+0x60d4>
    e9e0:	ldr	r6, [r2, #-24]	; 0xffffffe8
    e9e4:	cmp	r1, #2
    e9e8:	lsl	lr, r0, r6
    e9ec:	sub	r9, lr, #1
    e9f0:	str	r9, [r3, #-24]	; 0xffffffe8
    e9f4:	beq	ea7c <close@plt+0x60d4>
    e9f8:	ldr	r7, [r2, #-20]	; 0xffffffec
    e9fc:	cmp	r1, #3
    ea00:	lsl	r4, r0, r7
    ea04:	sub	r6, r4, #1
    ea08:	str	r6, [r3, #-20]	; 0xffffffec
    ea0c:	beq	ea7c <close@plt+0x60d4>
    ea10:	ldr	lr, [r2, #-16]
    ea14:	cmp	r1, #4
    ea18:	lsl	r9, r0, lr
    ea1c:	sub	r7, r9, #1
    ea20:	str	r7, [r3, #-16]
    ea24:	beq	ea7c <close@plt+0x60d4>
    ea28:	ldr	r4, [r2, #-12]
    ea2c:	cmp	r1, #5
    ea30:	lsl	r6, r0, r4
    ea34:	sub	lr, r6, #1
    ea38:	str	lr, [r3, #-12]
    ea3c:	beq	ea7c <close@plt+0x60d4>
    ea40:	ldr	r9, [r2, #-8]
    ea44:	cmp	r1, #6
    ea48:	lsl	r7, r0, r9
    ea4c:	sub	r4, r7, #1
    ea50:	str	r4, [r3, #-8]
    ea54:	beq	ea7c <close@plt+0x60d4>
    ea58:	ldr	r6, [r2, #-4]
    ea5c:	cmp	r1, #7
    ea60:	lsl	lr, r0, r6
    ea64:	sub	r9, lr, #1
    ea68:	str	r9, [r3, #-4]
    ea6c:	ldrne	r7, [r2]
    ea70:	lslne	r4, r0, r7
    ea74:	subne	r6, r4, #1
    ea78:	strne	r6, [r3]
    ea7c:	add	ip, ip, #1
    ea80:	add	r2, r2, #32
    ea84:	cmp	ip, r5
    ea88:	add	r3, r3, #32
    ea8c:	blt	e9c0 <close@plt+0x6018>
    ea90:	ldrb	lr, [r8, #18]
    ea94:	cmp	lr, #0
    ea98:	str	lr, [sp, #36]	; 0x24
    ea9c:	beq	ed88 <close@plt+0x63e0>
    eaa0:	ldr	r9, [sp, #48]	; 0x30
    eaa4:	add	r7, sp, #160	; 0xa0
    eaa8:	mov	r6, sl
    eaac:	str	r7, [sp, #80]	; 0x50
    eab0:	mov	r7, #1
    eab4:	mov	r1, #0
    eab8:	str	r9, [sp, #44]	; 0x2c
    eabc:	str	r1, [sp, #32]
    eac0:	str	r8, [sp, #16]
    eac4:	str	r5, [sp, #60]	; 0x3c
    eac8:	ldr	r8, [sp, #60]	; 0x3c
    eacc:	cmp	r8, #0
    ead0:	beq	eb9c <close@plt+0x61f4>
    ead4:	ldr	sl, [sp, #16]
    ead8:	mov	r5, #0
    eadc:	ldr	ip, [sp, #44]	; 0x2c
    eae0:	str	r5, [sp, #12]
    eae4:	ldrb	r4, [sl, #33]	; 0x21
    eae8:	str	r5, [sp, #28]
    eaec:	str	ip, [sp, #24]
    eaf0:	str	r4, [sp, #40]	; 0x28
    eaf4:	ldr	r2, [sp, #40]	; 0x28
    eaf8:	cmp	r2, #0
    eafc:	beq	eb6c <close@plt+0x61c4>
    eb00:	ldr	r5, [sp, #12]
    eb04:	add	r3, sp, #160	; 0xa0
    eb08:	ldr	lr, [sp, #12]
    eb0c:	add	ip, sp, #96	; 0x60
    eb10:	ldr	r8, [sp, #48]	; 0x30
    eb14:	mov	r4, #0
    eb18:	add	r9, r3, lr
    eb1c:	add	r2, ip, r5
    eb20:	add	sl, r8, r5
    eb24:	str	r9, [sp, #52]	; 0x34
    eb28:	str	sl, [sp, #76]	; 0x4c
    eb2c:	str	r2, [sp, #64]	; 0x40
    eb30:	str	r4, [sp, #84]	; 0x54
    eb34:	ldr	r3, [sp, #52]	; 0x34
    eb38:	ldr	r2, [r3, r4]
    eb3c:	cmp	r2, #0
    eb40:	bne	eda0 <close@plt+0x63f8>
    eb44:	ldr	r5, [sp, #24]
    eb48:	add	r3, r5, r4
    eb4c:	str	r2, [r3, #1120]	; 0x460
    eb50:	ldr	r2, [sp, #84]	; 0x54
    eb54:	add	r4, r4, #4
    eb58:	ldr	r1, [sp, #40]	; 0x28
    eb5c:	add	lr, r2, #1
    eb60:	str	lr, [sp, #84]	; 0x54
    eb64:	cmp	lr, r1
    eb68:	blt	eb34 <close@plt+0x618c>
    eb6c:	ldr	r4, [sp, #28]
    eb70:	ldr	ip, [sp, #60]	; 0x3c
    eb74:	add	r8, r4, #1
    eb78:	ldr	r9, [sp, #24]
    eb7c:	ldr	r5, [sp, #12]
    eb80:	cmp	r8, ip
    eb84:	add	sl, r9, #32
    eb88:	str	r8, [sp, #28]
    eb8c:	add	r3, r5, #32
    eb90:	str	sl, [sp, #24]
    eb94:	str	r3, [sp, #12]
    eb98:	blt	eaf4 <close@plt+0x614c>
    eb9c:	ldr	r2, [sp, #32]
    eba0:	ldr	r4, [sp, #36]	; 0x24
    eba4:	add	lr, r2, #1
    eba8:	ldr	r1, [sp, #44]	; 0x2c
    ebac:	cmp	lr, r4
    ebb0:	str	lr, [sp, #32]
    ebb4:	add	r5, r1, #64	; 0x40
    ebb8:	str	r5, [sp, #44]	; 0x2c
    ebbc:	blt	eac8 <close@plt+0x6120>
    ebc0:	ldr	r8, [sp, #16]
    ebc4:	ldr	r6, [r8, #20]
    ebc8:	cmp	r6, #3
    ebcc:	bne	ed88 <close@plt+0x63e0>
    ebd0:	ldrb	ip, [r8, #33]	; 0x21
    ebd4:	add	r0, r8, #1136	; 0x470
    ebd8:	mov	r9, #0
    ebdc:	cmp	ip, #0
    ebe0:	beq	ed74 <close@plt+0x63cc>
    ebe4:	ldrb	sl, [r8, #39]	; 0x27
    ebe8:	sub	r7, ip, #1
    ebec:	and	lr, r7, #3
    ebf0:	tst	sl, #1
    ebf4:	beq	ec10 <close@plt+0x6268>
    ebf8:	ldr	r2, [r0]
    ebfc:	ldr	r3, [r0, #32]
    ec00:	rsb	r5, r3, r2
    ec04:	add	r1, r2, r3
    ec08:	str	r5, [r0, #32]
    ec0c:	str	r1, [r0]
    ec10:	mov	r2, #1
    ec14:	cmp	r2, ip
    ec18:	add	r3, r0, #4
    ec1c:	bge	ed74 <close@plt+0x63cc>
    ec20:	cmp	lr, #0
    ec24:	beq	ecc4 <close@plt+0x631c>
    ec28:	cmp	lr, r2
    ec2c:	beq	ec90 <close@plt+0x62e8>
    ec30:	cmp	lr, #2
    ec34:	beq	ec64 <close@plt+0x62bc>
    ec38:	asr	r4, sl, r2
    ec3c:	tst	r4, #1
    ec40:	beq	ec5c <close@plt+0x62b4>
    ec44:	ldr	r7, [r3]
    ec48:	ldr	lr, [r3, #32]
    ec4c:	rsb	r6, lr, r7
    ec50:	add	r5, r7, lr
    ec54:	str	r6, [r3, #32]
    ec58:	str	r5, [r3]
    ec5c:	add	r2, r2, #1
    ec60:	add	r3, r3, #4
    ec64:	asr	r1, sl, r2
    ec68:	tst	r1, #1
    ec6c:	beq	ec88 <close@plt+0x62e0>
    ec70:	ldr	r4, [r3]
    ec74:	ldr	r7, [r3, #32]
    ec78:	rsb	lr, r7, r4
    ec7c:	add	r6, r4, r7
    ec80:	str	lr, [r3, #32]
    ec84:	str	r6, [r3]
    ec88:	add	r2, r2, #1
    ec8c:	add	r3, r3, #4
    ec90:	asr	r5, sl, r2
    ec94:	tst	r5, #1
    ec98:	beq	ecb4 <close@plt+0x630c>
    ec9c:	ldr	r4, [r3]
    eca0:	ldr	r1, [r3, #32]
    eca4:	rsb	r7, r1, r4
    eca8:	add	lr, r4, r1
    ecac:	str	r7, [r3, #32]
    ecb0:	str	lr, [r3]
    ecb4:	add	r2, r2, #1
    ecb8:	add	r3, r3, #4
    ecbc:	cmp	r2, ip
    ecc0:	bge	ed74 <close@plt+0x63cc>
    ecc4:	asr	r6, sl, r2
    ecc8:	tst	r6, #1
    eccc:	beq	ece8 <close@plt+0x6340>
    ecd0:	ldr	r5, [r3]
    ecd4:	ldr	r4, [r3, #32]
    ecd8:	rsb	r7, r4, r5
    ecdc:	add	r1, r5, r4
    ece0:	str	r7, [r3, #32]
    ece4:	str	r1, [r3]
    ece8:	add	r2, r2, #1
    ecec:	add	lr, r3, #4
    ecf0:	asr	r6, sl, r2
    ecf4:	tst	r6, #1
    ecf8:	beq	ed14 <close@plt+0x636c>
    ecfc:	ldr	r4, [r3, #4]
    ed00:	ldr	r5, [lr, #32]
    ed04:	rsb	r7, r5, r4
    ed08:	add	r1, r4, r5
    ed0c:	str	r7, [lr, #32]
    ed10:	str	r1, [r3, #4]
    ed14:	add	r3, r2, #1
    ed18:	asr	r6, sl, r3
    ed1c:	tst	r6, #1
    ed20:	beq	ed3c <close@plt+0x6394>
    ed24:	ldr	r4, [lr, #4]
    ed28:	ldr	r5, [lr, #36]	; 0x24
    ed2c:	rsb	r7, r5, r4
    ed30:	add	r1, r4, r5
    ed34:	str	r7, [lr, #36]	; 0x24
    ed38:	str	r1, [lr, #4]
    ed3c:	add	r3, r2, #2
    ed40:	asr	r6, sl, r3
    ed44:	tst	r6, #1
    ed48:	beq	ed64 <close@plt+0x63bc>
    ed4c:	ldr	r4, [lr, #8]
    ed50:	ldr	r5, [lr, #40]	; 0x28
    ed54:	rsb	r7, r5, r4
    ed58:	add	r1, r4, r5
    ed5c:	str	r7, [lr, #40]	; 0x28
    ed60:	str	r1, [lr, #8]
    ed64:	add	r2, r2, #3
    ed68:	add	r3, lr, #12
    ed6c:	cmp	r2, ip
    ed70:	blt	ecc4 <close@plt+0x631c>
    ed74:	ldr	r5, [sp, #36]	; 0x24
    ed78:	add	r9, r9, #1
    ed7c:	add	r0, r0, #64	; 0x40
    ed80:	cmp	r9, r5
    ed84:	blt	ebdc <close@plt+0x6234>
    ed88:	tst	fp, #7
    ed8c:	bicne	fp, fp, #7
    ed90:	addne	fp, fp, #8
    ed94:	lsr	fp, fp, #3
    ed98:	str	fp, [sp, #76]	; 0x4c
    ed9c:	b	dcb4 <close@plt+0x530c>
    eda0:	ldr	r5, [sp, #64]	; 0x40
    eda4:	ldr	r9, [sp, #76]	; 0x4c
    eda8:	ldr	lr, [r5, r4]
    edac:	add	r1, r9, r4
    edb0:	cmp	lr, #0
    edb4:	ldr	r3, [r1, #32]
    edb8:	ble	f4b0 <close@plt+0x6b08>
    edbc:	ldr	r8, [sp, #20]
    edc0:	cmp	fp, r8
    edc4:	bhi	dca8 <close@plt+0x5300>
    edc8:	sub	sl, lr, #1
    edcc:	ldrb	ip, [r6, fp, lsr #3]
    edd0:	add	lr, lr, fp
    edd4:	rsb	r1, fp, r8
    edd8:	rsb	r0, lr, sl
    eddc:	and	r5, r1, #3
    ede0:	and	r9, r0, #7
    ede4:	mov	r0, #0
    ede8:	asr	r8, ip, r9
    edec:	tst	r8, #1
    edf0:	lslne	r0, r7, sl
    edf4:	add	fp, fp, #1
    edf8:	cmp	fp, lr
    edfc:	beq	ef68 <close@plt+0x65c0>
    ee00:	ldr	ip, [sp, #20]
    ee04:	cmp	fp, ip
    ee08:	sub	ip, sl, #1
    ee0c:	bhi	dca8 <close@plt+0x5300>
    ee10:	cmp	r5, #0
    ee14:	beq	eeac <close@plt+0x6504>
    ee18:	cmp	r5, #1
    ee1c:	beq	ee78 <close@plt+0x64d0>
    ee20:	cmp	r5, #2
    ee24:	beq	ee50 <close@plt+0x64a8>
    ee28:	ldrb	sl, [r6, fp, lsr #3]
    ee2c:	rsb	r5, lr, ip
    ee30:	and	r9, r5, #7
    ee34:	add	fp, fp, #1
    ee38:	asr	r1, sl, r9
    ee3c:	tst	r1, #1
    ee40:	orrne	r0, r0, r7, lsl ip
    ee44:	cmp	fp, lr
    ee48:	beq	ef68 <close@plt+0x65c0>
    ee4c:	sub	ip, ip, #1
    ee50:	ldrb	r8, [r6, fp, lsr #3]
    ee54:	rsb	sl, lr, ip
    ee58:	and	r5, sl, #7
    ee5c:	add	fp, fp, #1
    ee60:	asr	r9, r8, r5
    ee64:	tst	r9, #1
    ee68:	orrne	r0, r0, r7, lsl ip
    ee6c:	cmp	fp, lr
    ee70:	beq	ef68 <close@plt+0x65c0>
    ee74:	sub	ip, ip, #1
    ee78:	ldrb	r1, [r6, fp, lsr #3]
    ee7c:	rsb	r8, lr, ip
    ee80:	and	sl, r8, #7
    ee84:	add	fp, fp, #1
    ee88:	asr	r5, r1, sl
    ee8c:	tst	r5, #1
    ee90:	orrne	r0, r0, r7, lsl ip
    ee94:	cmp	fp, lr
    ee98:	beq	ef68 <close@plt+0x65c0>
    ee9c:	ldr	r9, [sp, #20]
    eea0:	sub	ip, ip, #1
    eea4:	cmp	fp, r9
    eea8:	bhi	dca8 <close@plt+0x5300>
    eeac:	ldr	r1, [sp, #84]	; 0x54
    eeb0:	b	ef3c <close@plt+0x6594>
    eeb4:	sub	ip, ip, #1
    eeb8:	ldrb	fp, [r6, fp, lsr #3]
    eebc:	rsb	r8, lr, ip
    eec0:	and	sl, r8, #7
    eec4:	asr	r9, fp, sl
    eec8:	tst	r9, #1
    eecc:	orrne	r0, r0, r7, lsl ip
    eed0:	add	fp, r5, #1
    eed4:	cmp	fp, lr
    eed8:	beq	ef64 <close@plt+0x65bc>
    eedc:	sub	r8, ip, #1
    eee0:	ldrb	fp, [r6, fp, lsr #3]
    eee4:	rsb	sl, lr, r8
    eee8:	and	r9, sl, #7
    eeec:	asr	fp, fp, r9
    eef0:	tst	fp, #1
    eef4:	add	fp, r5, #2
    eef8:	orrne	r0, r0, r7, lsl r8
    eefc:	cmp	fp, lr
    ef00:	beq	ef64 <close@plt+0x65bc>
    ef04:	ldrb	r8, [r6, fp, lsr #3]
    ef08:	sub	r9, ip, #2
    ef0c:	rsb	sl, lr, r9
    ef10:	and	fp, sl, #7
    ef14:	asr	r8, r8, fp
    ef18:	add	fp, r5, #3
    ef1c:	tst	r8, #1
    ef20:	orrne	r0, r0, r7, lsl r9
    ef24:	cmp	fp, lr
    ef28:	beq	ef64 <close@plt+0x65bc>
    ef2c:	ldr	sl, [sp, #20]
    ef30:	sub	ip, ip, #3
    ef34:	cmp	fp, sl
    ef38:	bhi	dca8 <close@plt+0x5300>
    ef3c:	ldrb	r8, [r6, fp, lsr #3]
    ef40:	rsb	r5, lr, ip
    ef44:	and	sl, r5, #7
    ef48:	add	fp, fp, #1
    ef4c:	asr	r9, r8, sl
    ef50:	mov	r5, fp
    ef54:	tst	r9, #1
    ef58:	orrne	r0, r0, r7, lsl ip
    ef5c:	cmp	fp, lr
    ef60:	bne	eeb4 <close@plt+0x650c>
    ef64:	str	r1, [sp, #84]	; 0x54
    ef68:	adds	r0, r0, r0
    ef6c:	mov	r1, #0
    ef70:	adc	r5, r1, r1
    ef74:	mov	ip, #1
    ef78:	mov	r9, #0
    ef7c:	orr	r0, r0, ip
    ef80:	orr	r1, r5, r9
    ef84:	strd	r0, [sp]
    ef88:	ldr	sl, [sp, #4]
    ef8c:	add	r5, r3, #3
    ef90:	ldr	r8, [sp]
    ef94:	sub	r3, r3, #29
    ef98:	ldr	ip, [sp, #24]
    ef9c:	rsb	r1, r5, #32
    efa0:	lsl	lr, sl, r5
    efa4:	orr	r0, lr, r8, lsl r3
    efa8:	mov	r3, #0
    efac:	orr	r1, r0, r8, lsr r1
    efb0:	lsl	r0, r8, r5
    efb4:	add	r9, ip, r4
    efb8:	bl	138ec <close@plt+0xaf44>
    efbc:	sub	r0, r0, r7, lsl r5
    efc0:	str	r0, [r9, #1120]	; 0x460
    efc4:	b	eb50 <close@plt+0x61a8>
    efc8:	cmp	r4, #0
    efcc:	beq	f048 <close@plt+0x66a0>
    efd0:	ldr	r1, [sp, #68]	; 0x44
    efd4:	add	r2, r8, #2160	; 0x870
    efd8:	mov	r4, r8
    efdc:	ldrh	r5, [r2]
    efe0:	ldrb	ip, [r1, #10]
    efe4:	cmp	ip, #1
    efe8:	beq	f498 <close@plt+0x6af0>
    efec:	ldr	r7, [sp, #72]	; 0x48
    eff0:	lsr	r9, r5, #8
    eff4:	ldr	sl, [sp, #72]	; 0x48
    eff8:	strb	r5, [r7], #2
    effc:	strb	r9, [sl, #1]
    f000:	ldrb	r2, [r8, #24]
    f004:	cmp	r2, #1
    f008:	strle	r7, [sp, #72]	; 0x48
    f00c:	ble	f048 <close@plt+0x66a0>
    f010:	ldr	r5, [sp, #68]	; 0x44
    f014:	add	r4, r4, #2416	; 0x970
    f018:	ldrh	sl, [r4]
    f01c:	ldrb	r9, [r5, #10]
    f020:	cmp	r9, #1
    f024:	lsr	r1, sl, #8
    f028:	movne	r6, r7
    f02c:	moveq	fp, r7
    f030:	strbne	sl, [r6], #2
    f034:	strbeq	r1, [fp], #2
    f038:	strne	r6, [sp, #72]	; 0x48
    f03c:	strbne	r1, [r7, #1]
    f040:	streq	fp, [sp, #72]	; 0x48
    f044:	strbeq	sl, [r7, #1]
    f048:	mov	r2, #2
    f04c:	ldrb	r4, [r8, #24]
    f050:	ldr	r5, [sp, #68]	; 0x44
    f054:	ldr	r1, [sp, #72]	; 0x48
    f058:	b	e3f4 <close@plt+0x5a4c>
    f05c:	cmp	r0, r1, lsl #4
    f060:	ble	da2c <close@plt+0x5084>
    f064:	mvn	r4, #3
    f068:	str	r4, [sp, #76]	; 0x4c
    f06c:	b	dcb4 <close@plt+0x530c>
    f070:	add	r0, r8, #2672	; 0xa70
    f074:	mov	r2, #1360	; 0x550
    f078:	add	r0, r0, #4
    f07c:	mov	r9, #2
    f080:	bl	8960 <memset@plt>
    f084:	ldrb	r5, [r8, #33]	; 0x21
    f088:	cmp	r5, #0
    f08c:	str	r5, [r8, #2672]	; 0xa70
    f090:	beq	f27c <close@plt+0x68d4>
    f094:	mov	lr, #1
    f098:	movw	fp, #52429	; 0xcccd
    f09c:	smlabb	sl, r9, r5, lr
    f0a0:	movt	fp, #19660	; 0x4ccc
    f0a4:	mov	r3, #20
    f0a8:	add	r6, r8, #4032	; 0xfc0
    f0ac:	mov	r4, #10
    f0b0:	str	r4, [r6, #4]!
    f0b4:	add	r7, sl, sl, lsl #2
    f0b8:	lsl	r1, r7, #1
    f0bc:	sub	ip, r1, #20
    f0c0:	cmp	r3, r1
    f0c4:	lsr	r2, ip, #1
    f0c8:	mul	r0, fp, r2
    f0cc:	and	r5, r0, #7
    f0d0:	beq	f190 <close@plt+0x67e8>
    f0d4:	cmp	r5, #0
    f0d8:	beq	f148 <close@plt+0x67a0>
    f0dc:	cmp	r5, #1
    f0e0:	beq	f138 <close@plt+0x6790>
    f0e4:	cmp	r5, #2
    f0e8:	beq	f130 <close@plt+0x6788>
    f0ec:	cmp	r5, #3
    f0f0:	beq	f128 <close@plt+0x6780>
    f0f4:	cmp	r5, #4
    f0f8:	beq	f120 <close@plt+0x6778>
    f0fc:	cmp	r5, #5
    f100:	beq	f118 <close@plt+0x6770>
    f104:	cmp	r5, #6
    f108:	strne	r3, [r6, #4]!
    f10c:	movne	r3, #30
    f110:	str	r3, [r6, #4]!
    f114:	add	r3, r3, #10
    f118:	str	r3, [r6, #4]!
    f11c:	add	r3, r3, #10
    f120:	str	r3, [r6, #4]!
    f124:	add	r3, r3, #10
    f128:	str	r3, [r6, #4]!
    f12c:	add	r3, r3, #10
    f130:	str	r3, [r6, #4]!
    f134:	add	r3, r3, #10
    f138:	str	r3, [r6, #4]!
    f13c:	add	r3, r3, #10
    f140:	cmp	r3, r1
    f144:	beq	f190 <close@plt+0x67e8>
    f148:	str	r3, [r6, #4]
    f14c:	add	r9, r3, #10
    f150:	add	fp, r3, #20
    f154:	add	sl, r3, #30
    f158:	add	r4, r3, #40	; 0x28
    f15c:	add	lr, r3, #50	; 0x32
    f160:	add	r7, r3, #60	; 0x3c
    f164:	add	ip, r3, #70	; 0x46
    f168:	add	r3, r3, #80	; 0x50
    f16c:	str	r9, [r6, #8]
    f170:	cmp	r3, r1
    f174:	str	fp, [r6, #12]
    f178:	str	sl, [r6, #16]
    f17c:	str	r4, [r6, #20]
    f180:	str	lr, [r6, #24]
    f184:	str	r7, [r6, #28]
    f188:	str	ip, [r6, #32]!
    f18c:	bne	f148 <close@plt+0x67a0>
    f190:	sub	r6, r1, #20
    f194:	movw	r0, #52429	; 0xcccd
    f198:	movt	r0, #19660	; 0x4ccc
    f19c:	add	r2, r8, #4096	; 0x1000
    f1a0:	lsr	r5, r6, #1
    f1a4:	mov	r3, #20
    f1a8:	cmp	r3, r1
    f1ac:	mov	r9, #10
    f1b0:	mul	fp, r0, r5
    f1b4:	str	r9, [r2, #4]!
    f1b8:	and	sl, fp, #7
    f1bc:	beq	f27c <close@plt+0x68d4>
    f1c0:	cmp	sl, #0
    f1c4:	beq	f234 <close@plt+0x688c>
    f1c8:	cmp	sl, #1
    f1cc:	beq	f224 <close@plt+0x687c>
    f1d0:	cmp	sl, #2
    f1d4:	beq	f21c <close@plt+0x6874>
    f1d8:	cmp	sl, #3
    f1dc:	beq	f214 <close@plt+0x686c>
    f1e0:	cmp	sl, #4
    f1e4:	beq	f20c <close@plt+0x6864>
    f1e8:	cmp	sl, #5
    f1ec:	beq	f204 <close@plt+0x685c>
    f1f0:	cmp	sl, #6
    f1f4:	strne	r3, [r2, #4]!
    f1f8:	movne	r3, #30
    f1fc:	str	r3, [r2, #4]!
    f200:	add	r3, r3, #10
    f204:	str	r3, [r2, #4]!
    f208:	add	r3, r3, #10
    f20c:	str	r3, [r2, #4]!
    f210:	add	r3, r3, #10
    f214:	str	r3, [r2, #4]!
    f218:	add	r3, r3, #10
    f21c:	str	r3, [r2, #4]!
    f220:	add	r3, r3, #10
    f224:	str	r3, [r2, #4]!
    f228:	add	r3, r3, #10
    f22c:	cmp	r3, r1
    f230:	beq	f27c <close@plt+0x68d4>
    f234:	str	r3, [r2, #4]
    f238:	add	r7, r3, #10
    f23c:	add	r6, r3, #20
    f240:	add	r5, r3, #30
    f244:	add	r4, r3, #40	; 0x28
    f248:	add	lr, r3, #50	; 0x32
    f24c:	add	ip, r3, #60	; 0x3c
    f250:	add	r0, r3, #70	; 0x46
    f254:	add	r3, r3, #80	; 0x50
    f258:	str	r7, [r2, #8]
    f25c:	cmp	r3, r1
    f260:	str	r6, [r2, #12]
    f264:	str	r5, [r2, #16]
    f268:	str	r4, [r2, #20]
    f26c:	str	lr, [r2, #24]
    f270:	str	ip, [r2, #28]
    f274:	str	r0, [r2, #32]!
    f278:	bne	f234 <close@plt+0x688c>
    f27c:	ldrb	r1, [r8, #16]
    f280:	mov	r2, #1
    f284:	ldr	r0, [sp, #68]	; 0x44
    f288:	str	r2, [r8]
    f28c:	strb	r1, [r0, #4]
    f290:	ldr	r9, [r8, #20]
    f294:	strb	r9, [r0, #7]
    f298:	ldrb	sl, [r8, #32]
    f29c:	strb	sl, [r0, #6]
    f2a0:	ldrb	r3, [r8, #17]
    f2a4:	strb	r3, [r0, #5]
    f2a8:	ldr	r7, [r8, #28]
    f2ac:	strb	r7, [r0, #8]
    f2b0:	ldrb	r6, [r8, #34]	; 0x22
    f2b4:	strb	r6, [r0, #9]
    f2b8:	bl	d8a4 <close@plt+0x4efc>
    f2bc:	ldr	r6, [sp, #72]	; 0x48
    f2c0:	ldr	r3, [sp, #76]	; 0x4c
    f2c4:	cmp	r6, #0
    f2c8:	strb	r3, [r8, #38]	; 0x26
    f2cc:	strh	r0, [r8, #36]	; 0x24
    f2d0:	bne	dce8 <close@plt+0x5340>
    f2d4:	ldr	r0, [sp, #76]	; 0x4c
    f2d8:	b	dee0 <close@plt+0x5538>
    f2dc:	cmp	r0, r1, lsl #5
    f2e0:	bgt	f4c4 <close@plt+0x6b1c>
    f2e4:	ldrb	r3, [sl, #2]
    f2e8:	cmp	r4, #3
    f2ec:	ldrb	r0, [sl, #1]
    f2f0:	lsl	ip, r2, #3
    f2f4:	movne	fp, #32
    f2f8:	str	ip, [sp, #20]
    f2fc:	strb	r3, [sp, #225]	; 0xe1
    f300:	movne	r9, ip
    f304:	strb	r0, [sp, #224]	; 0xe0
    f308:	movne	r3, #16
    f30c:	bne	da5c <close@plt+0x50b4>
    f310:	add	fp, r7, #32
    f314:	cmp	ip, fp
    f318:	bcc	dcac <close@plt+0x5304>
    f31c:	mov	r4, #0
    f320:	strb	r4, [r8, #39]	; 0x27
    f324:	ldrb	r0, [sl, #4]
    f328:	mov	r6, #2
    f32c:	cmp	r6, #1
    f330:	sub	r9, r1, #1
    f334:	mov	r3, #1
    f338:	lsr	r0, r0, #7
    f33c:	strb	r0, [r8, #39]	; 0x27
    f340:	beq	f3ec <close@plt+0x6a44>
    f344:	cmp	r6, #2
    f348:	beq	f364 <close@plt+0x69bc>
    f34c:	ldrb	r2, [sl, #4]
    f350:	ubfx	ip, r2, #6, #1
    f354:	orr	r4, r0, ip, lsl r3
    f358:	mov	r3, #2
    f35c:	uxtb	r0, r4
    f360:	strb	r0, [r8, #39]	; 0x27
    f364:	ldrb	r6, [sl, #4]
    f368:	rsb	r2, r3, #7
    f36c:	asr	ip, r6, r2
    f370:	and	r4, ip, #1
    f374:	orr	r0, r0, r4, lsl r3
    f378:	add	r3, r3, #1
    f37c:	uxtb	r0, r0
    f380:	strb	r0, [r8, #39]	; 0x27
    f384:	b	f3ec <close@plt+0x6a44>
    f388:	ldrb	r6, [sl, #4]
    f38c:	rsb	r5, r2, #7
    f390:	add	ip, r2, #1
    f394:	add	r0, r3, #3
    f398:	add	r3, r3, #4
    f39c:	asr	r6, r6, r5
    f3a0:	rsb	r5, ip, #7
    f3a4:	and	r6, r6, #1
    f3a8:	orr	r2, r4, r6, lsl r2
    f3ac:	rsb	r6, r0, #7
    f3b0:	uxtb	r2, r2
    f3b4:	strb	r2, [r8, #39]	; 0x27
    f3b8:	ldrb	r4, [sl, #4]
    f3bc:	asr	r4, r4, r5
    f3c0:	and	r4, r4, #1
    f3c4:	orr	ip, r2, r4, lsl ip
    f3c8:	uxtb	r2, ip
    f3cc:	strb	r2, [r8, #39]	; 0x27
    f3d0:	ldrb	r4, [sl, #4]
    f3d4:	asr	r6, r4, r6
    f3d8:	and	ip, r6, #1
    f3dc:	orr	r0, r2, ip, lsl r0
    f3e0:	uxtb	r2, r0
    f3e4:	strb	r2, [r8, #39]	; 0x27
    f3e8:	mov	r0, r2
    f3ec:	ldrb	r6, [sl, #4]
    f3f0:	rsb	ip, r3, #7
    f3f4:	add	r2, r3, #1
    f3f8:	cmp	r2, r9
    f3fc:	asr	r4, r6, ip
    f400:	and	r6, r4, #1
    f404:	orr	r0, r0, r6, lsl r3
    f408:	uxtb	r4, r0
    f40c:	strb	r4, [r8, #39]	; 0x27
    f410:	bne	f388 <close@plt+0x69e0>
    f414:	cmp	r7, #4
    f418:	beq	f488 <close@plt+0x6ae0>
    f41c:	ldrb	r7, [sl, #4]
    f420:	strb	r7, [sp, #226]	; 0xe2
    f424:	add	r3, r1, #16
    f428:	ldr	r9, [sp, #20]
    f42c:	b	da5c <close@plt+0x50b4>
    f430:	ldrb	r4, [r8, #24]
    f434:	mvn	r3, #4
    f438:	mov	r1, r4
    f43c:	b	e360 <close@plt+0x59b8>
    f440:	mov	r3, r0
    f444:	b	e610 <close@plt+0x5c68>
    f448:	mov	r3, r0
    f44c:	b	e30c <close@plt+0x5964>
    f450:	mvn	sl, #2
    f454:	str	sl, [sp, #76]	; 0x4c
    f458:	b	dcb4 <close@plt+0x530c>
    f45c:	mov	r3, #12
    f460:	strb	r3, [r8, #18]
    f464:	b	d9d0 <close@plt+0x5028>
    f468:	add	r1, sp, #224	; 0xe0
    f46c:	mov	ip, #15
    f470:	b	e804 <close@plt+0x5e5c>
    f474:	mvn	r0, #4
    f478:	b	dee0 <close@plt+0x5538>
    f47c:	mvn	r7, #1
    f480:	str	r7, [sp, #76]	; 0x4c
    f484:	b	dcb4 <close@plt+0x530c>
    f488:	ldrb	r9, [sl, #4]
    f48c:	bic	r3, r9, #15
    f490:	strb	r3, [sp, #226]	; 0xe2
    f494:	b	f424 <close@plt+0x6a7c>
    f498:	ldr	r7, [sp, #72]	; 0x48
    f49c:	lsr	r1, r5, #8
    f4a0:	ldr	ip, [sp, #72]	; 0x48
    f4a4:	strb	r1, [r7], #2
    f4a8:	strb	r5, [ip, #1]
    f4ac:	b	f000 <close@plt+0x6658>
    f4b0:	mov	r0, #1
    f4b4:	mov	r1, #0
    f4b8:	strd	r0, [sp]
    f4bc:	b	ef88 <close@plt+0x65e0>
    f4c0:	bl	88d0 <__stack_chk_fail@plt>
    f4c4:	mvn	r6, #3
    f4c8:	str	r6, [sp, #76]	; 0x4c
    f4cc:	b	dcb4 <close@plt+0x530c>
    f4d0:	mov	r4, r2
    f4d4:	ldrb	r3, [r8, #18]
    f4d8:	mov	r1, r2
    f4dc:	b	e658 <close@plt+0x5cb0>
    f4e0:	mov	r4, r2
    f4e4:	ldrb	r3, [r8, #18]
    f4e8:	mov	r1, r2
    f4ec:	b	e35c <close@plt+0x59b4>
    f4f0:	push	{lr}		; (str lr, [sp, #-4]!)
    f4f4:	sub	sp, sp, #12
    f4f8:	mov	r3, #0
    f4fc:	str	r3, [sp]
    f500:	str	r3, [sp, #4]
    f504:	bl	d900 <close@plt+0x4f58>
    f508:	add	sp, sp, #12
    f50c:	pop	{pc}		; (ldr pc, [sp], #4)
    f510:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f514:	cmp	r1, #0
    f518:	cmpne	r0, #0
    f51c:	sub	sp, sp, #28
    f520:	mov	r6, r1
    f524:	mov	r5, r0
    f528:	movne	r1, #0
    f52c:	moveq	r1, #1
    f530:	mov	r9, r2
    f534:	str	r3, [sp, #12]
    f538:	beq	f904 <close@plt+0x6f5c>
    f53c:	ldr	r2, [sp, #68]	; 0x44
    f540:	ldr	r4, [r0, #12]
    f544:	cmp	r2, #0
    f548:	strne	r1, [r2]
    f54c:	ldr	r8, [r4]
    f550:	cmp	r8, #0
    f554:	beq	f6b8 <close@plt+0x6d10>
    f558:	ldrb	r7, [r4, #34]	; 0x22
    f55c:	ldrb	r3, [r0, #9]
    f560:	cmp	r7, r3
    f564:	beq	f578 <close@plt+0x6bd0>
    f568:	bl	d774 <close@plt+0x4dcc>
    f56c:	strb	r0, [r4, #38]	; 0x26
    f570:	ldrb	sl, [r5, #9]
    f574:	strb	sl, [r4, #34]	; 0x22
    f578:	ldrh	r1, [r4, #36]	; 0x24
    f57c:	cmp	r1, r9
    f580:	movhi	r0, #0
    f584:	bhi	f788 <close@plt+0x6de0>
    f588:	ldr	r9, [sp, #12]
    f58c:	cmp	r9, #0
    f590:	beq	f90c <close@plt+0x6f64>
    f594:	ldrb	r8, [r4, #38]	; 0x26
    f598:	ldr	r7, [sp, #64]	; 0x40
    f59c:	cmp	r8, r7
    f5a0:	bhi	f90c <close@plt+0x6f64>
    f5a4:	ldrb	r3, [r4, #33]	; 0x21
    f5a8:	ldrb	r5, [r5, #10]
    f5ac:	cmp	r3, #8
    f5b0:	beq	f8f0 <close@plt+0x6f48>
    f5b4:	cmp	r5, #1
    f5b8:	movweq	r5, #5516	; 0x158c
    f5bc:	movwne	r5, #5512	; 0x1588
    f5c0:	ldr	sl, [r4, r5]
    f5c4:	ldrb	lr, [r4, #18]
    f5c8:	movw	fp, #4176	; 0x1050
    f5cc:	ldrb	ip, [r4, #24]
    f5d0:	add	r2, r4, #4160	; 0x1040
    f5d4:	ldr	r0, [r4, fp]
    f5d8:	mov	r1, r6
    f5dc:	mul	r3, r3, lr
    f5e0:	str	ip, [sp]
    f5e4:	add	r2, r2, #32
    f5e8:	add	r6, r4, #16
    f5ec:	blx	sl
    f5f0:	ldrb	sl, [r4, #33]	; 0x21
    f5f4:	str	r6, [sp, #20]
    f5f8:	cmp	sl, #4
    f5fc:	str	r0, [r4, fp]
    f600:	beq	f834 <close@plt+0x6e8c>
    f604:	cmp	sl, #8
    f608:	bne	f790 <close@plt+0x6de8>
    f60c:	ldrb	lr, [r4, #24]
    f610:	cmp	lr, #0
    f614:	beq	f928 <close@plt+0x6f80>
    f618:	ldrb	r1, [r4, #18]
    f61c:	add	r8, r4, #4160	; 0x1040
    f620:	add	fp, r8, #16
    f624:	mov	ip, r0
    f628:	mov	r8, #0
    f62c:	add	r9, r4, #112	; 0x70
    f630:	str	r9, [sp, #16]
    f634:	sub	r7, ip, #32
    f638:	mov	r3, #328	; 0x148
    f63c:	cmp	r1, #0
    f640:	mov	r2, r1
    f644:	smlabb	r5, sl, r1, r7
    f648:	smulbb	r6, r1, sl
    f64c:	mla	ip, r3, r8, r5
    f650:	add	r0, ip, #8
    f654:	add	r5, fp, r0, lsl #1
    f658:	beq	f69c <close@plt+0x6cf4>
    f65c:	mov	r7, r9
    f660:	mov	r6, #0
    f664:	mov	r0, r5
    f668:	mov	r1, r7
    f66c:	mov	r2, #16
    f670:	ldr	r3, [fp, #1332]	; 0x534
    f674:	blx	r3
    f678:	ldrb	r2, [r4, #18]
    f67c:	add	r6, r6, #4
    f680:	sub	r5, r5, #64	; 0x40
    f684:	cmp	r6, r2
    f688:	add	r7, r7, #256	; 0x100
    f68c:	blt	f664 <close@plt+0x6cbc>
    f690:	ldrb	lr, [r4, #24]
    f694:	lsl	r6, r2, #3
    f698:	mov	r1, r2
    f69c:	add	r8, r8, #1
    f6a0:	add	r9, r9, #32
    f6a4:	cmp	r8, lr
    f6a8:	bge	f7f8 <close@plt+0x6e50>
    f6ac:	movw	r2, #4176	; 0x1050
    f6b0:	ldr	ip, [r4, r2]
    f6b4:	b	f634 <close@plt+0x6c8c>
    f6b8:	ldrb	fp, [r0, #4]
    f6bc:	add	r7, r4, #4160	; 0x1040
    f6c0:	strb	fp, [r4, #16]
    f6c4:	ldrb	ip, [r5, #7]
    f6c8:	str	ip, [r4, #20]
    f6cc:	ldrb	lr, [r5, #7]
    f6d0:	cmp	lr, #0
    f6d4:	movne	lr, #2
    f6d8:	moveq	lr, #1
    f6dc:	strb	lr, [r4, #24]
    f6e0:	ldrb	r1, [r5, #8]
    f6e4:	str	r1, [r4, #28]
    f6e8:	ldrb	r2, [r5, #6]
    f6ec:	strb	r2, [r4, #32]
    f6f0:	ldrb	r3, [r5, #6]
    f6f4:	cmp	r3, #0
    f6f8:	moveq	r3, #4
    f6fc:	movne	r3, #8
    f700:	strb	r3, [r4, #33]	; 0x21
    f704:	ldrb	sl, [r5, #5]
    f708:	strb	sl, [r4, #17]
    f70c:	ldrb	fp, [r5, #5]
    f710:	add	ip, fp, #1
    f714:	lsl	lr, ip, #2
    f718:	strb	lr, [r4, #18]
    f71c:	ldrb	r1, [r5, #9]
    f720:	strb	r1, [r4, #34]	; 0x22
    f724:	bl	d8a4 <close@plt+0x4efc>
    f728:	strh	r0, [r4, #36]	; 0x24
    f72c:	mov	r0, r5
    f730:	bl	d774 <close@plt+0x4dcc>
    f734:	mov	r1, r8
    f738:	mov	r2, #1312	; 0x520
    f73c:	add	r8, r7, #16
    f740:	strb	r0, [r4, #38]	; 0x26
    f744:	add	r0, r7, #32
    f748:	bl	8960 <memset@plt>
    f74c:	ldrb	r7, [r4, #33]	; 0x21
    f750:	movw	r2, #4176	; 0x1050
    f754:	mov	r0, r8
    f758:	rsb	r3, r7, r7, lsl #29
    f75c:	rsb	sl, r7, r3, lsl #3
    f760:	add	fp, sl, #328	; 0x148
    f764:	bic	ip, fp, #7
    f768:	str	ip, [r4, r2]
    f76c:	bl	12fd8 <close@plt+0xa630>
    f770:	ldrh	r1, [r4, #36]	; 0x24
    f774:	mov	r0, #1
    f778:	str	r0, [r4]
    f77c:	cmp	r1, r9
    f780:	movhi	r0, #0
    f784:	bls	f588 <close@plt+0x6be0>
    f788:	add	sp, sp, #28
    f78c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f790:	ldrb	r2, [r4, #18]
    f794:	mvn	r6, #4
    f798:	add	r0, r4, #112	; 0x70
    f79c:	str	r0, [sp, #16]
    f7a0:	ldr	r9, [r4, #20]
    f7a4:	cmp	r9, #3
    f7a8:	beq	f808 <close@plt+0x6e60>
    f7ac:	movw	ip, #5528	; 0x1598
    f7b0:	ldrb	r3, [r4, #24]
    f7b4:	ldr	r0, [sp, #16]
    f7b8:	add	r1, r4, #48	; 0x30
    f7bc:	str	sl, [sp]
    f7c0:	ldr	r5, [r4, ip]
    f7c4:	blx	r5
    f7c8:	ldr	r0, [sp, #12]
    f7cc:	ldr	r1, [sp, #20]
    f7d0:	mov	r2, #0
    f7d4:	bl	b35c <close@plt+0x29b4>
    f7d8:	ldr	r2, [sp, #68]	; 0x44
    f7dc:	cmp	r2, #0
    f7e0:	strne	r0, [r2]
    f7e4:	ldrb	r4, [r4, #24]
    f7e8:	mul	r3, r6, r4
    f7ec:	lsl	r0, r3, #1
    f7f0:	add	sp, sp, #28
    f7f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    f7f8:	ldr	r9, [r4, #20]
    f7fc:	ldrb	sl, [r4, #33]	; 0x21
    f800:	cmp	r9, #3
    f804:	bne	f7ac <close@plt+0x6e04>
    f808:	movw	fp, #5532	; 0x159c
    f80c:	add	r1, r4, #48	; 0x30
    f810:	ldr	r0, [sp, #16]
    f814:	mov	r3, sl
    f818:	ldr	r7, [r4, fp]
    f81c:	blx	r7
    f820:	ldr	r1, [sp, #20]
    f824:	mov	r2, r0
    f828:	ldr	r0, [sp, #12]
    f82c:	bl	b35c <close@plt+0x29b4>
    f830:	b	f7d8 <close@plt+0x6e30>
    f834:	ldrb	lr, [r4, #24]
    f838:	cmp	lr, #0
    f83c:	beq	f914 <close@plt+0x6f6c>
    f840:	add	r3, r4, #112	; 0x70
    f844:	str	r3, [sp, #16]
    f848:	ldrb	r1, [r4, #18]
    f84c:	add	r5, r4, #4160	; 0x1040
    f850:	ldr	r8, [sp, #16]
    f854:	add	r9, r4, #5504	; 0x1580
    f858:	add	r7, r5, #16
    f85c:	mov	r6, r0
    f860:	str	r7, [sp, #8]
    f864:	mov	r7, #0
    f868:	sub	r0, r6, #16
    f86c:	mov	fp, #328	; 0x148
    f870:	cmp	r1, #0
    f874:	mov	r2, r1
    f878:	smlabb	ip, sl, r1, r0
    f87c:	ldr	r0, [sp, #8]
    f880:	smulbb	r6, r1, sl
    f884:	mla	r3, fp, r7, ip
    f888:	add	r5, r3, #8
    f88c:	add	r5, r0, r5, lsl #1
    f890:	beq	f8d4 <close@plt+0x6f2c>
    f894:	mov	fp, r8
    f898:	mov	r6, #0
    f89c:	mov	r0, r5
    f8a0:	mov	r1, fp
    f8a4:	mov	r2, #16
    f8a8:	ldr	ip, [r9]
    f8ac:	blx	ip
    f8b0:	ldrb	r2, [r4, #18]
    f8b4:	add	r6, r6, #4
    f8b8:	sub	r5, r5, #32
    f8bc:	cmp	r6, r2
    f8c0:	add	fp, fp, #256	; 0x100
    f8c4:	blt	f89c <close@plt+0x6ef4>
    f8c8:	ldrb	lr, [r4, #24]
    f8cc:	lsl	r6, r2, #2
    f8d0:	mov	r1, r2
    f8d4:	add	r7, r7, #1
    f8d8:	add	r8, r8, #32
    f8dc:	cmp	r7, lr
    f8e0:	bge	f7f8 <close@plt+0x6e50>
    f8e4:	movw	r0, #4176	; 0x1050
    f8e8:	ldr	r6, [r4, r0]
    f8ec:	b	f868 <close@plt+0x6ec0>
    f8f0:	cmp	r5, #1
    f8f4:	movweq	r5, #5524	; 0x1594
    f8f8:	movwne	r5, #5520	; 0x1590
    f8fc:	ldr	sl, [r4, r5]
    f900:	b	f5c4 <close@plt+0x6c1c>
    f904:	mvn	r0, #4
    f908:	b	f788 <close@plt+0x6de0>
    f90c:	mvn	r0, #27
    f910:	b	f788 <close@plt+0x6de0>
    f914:	ldrb	r2, [r4, #18]
    f918:	add	fp, r4, #112	; 0x70
    f91c:	str	fp, [sp, #16]
    f920:	lsl	r6, r2, #2
    f924:	b	f7a0 <close@plt+0x6df8>
    f928:	ldrb	r2, [r4, #18]
    f92c:	add	r1, r4, #112	; 0x70
    f930:	str	r1, [sp, #16]
    f934:	lsl	r6, r2, #3
    f938:	b	f7a0 <close@plt+0x6df8>
    f93c:	cmp	r0, #0
    f940:	bxeq	lr
    f944:	ldr	r0, [r0, #12]
    f948:	cmp	r0, #0
    f94c:	movwne	r3, #5536	; 0x15a0
    f950:	ldrne	r0, [r0, r3]
    f954:	bx	lr
    f958:	push	{r4, lr}
    f95c:	subs	r4, r0, #0
    f960:	beq	f9bc <close@plt+0x7014>
    f964:	ldr	r0, [r4, #12]
    f968:	cmp	r0, #0
    f96c:	beq	f9bc <close@plt+0x7014>
    f970:	ldr	r3, [r0]
    f974:	cmp	r3, #1
    f978:	beq	f9ac <close@plt+0x7004>
    f97c:	mov	r2, #2
    f980:	mov	r0, #0
    f984:	mov	r1, #1
    f988:	mov	ip, #3
    f98c:	mov	r3, #32
    f990:	strb	r0, [r4, #10]
    f994:	strb	r2, [r4, #4]
    f998:	strb	r2, [r4, #7]
    f99c:	strb	r1, [r4, #6]
    f9a0:	strb	ip, [r4, #5]
    f9a4:	strb	r3, [r4, #9]
    f9a8:	pop	{r4, pc}
    f9ac:	mov	r1, #0
    f9b0:	movw	r2, #5552	; 0x15b0
    f9b4:	bl	8960 <memset@plt>
    f9b8:	b	f97c <close@plt+0x6fd4>
    f9bc:	mvn	r0, #4
    f9c0:	pop	{r4, pc}
    f9c4:	ldr	ip, [pc, #2492]	; 10388 <close@plt+0x79e0>
    f9c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f9cc:	add	r5, pc, ip
    f9d0:	ldr	r4, [pc, #2484]	; 1038c <close@plt+0x79e4>
    f9d4:	subs	fp, r2, #0
    f9d8:	mov	r2, r5
    f9dc:	sub	sp, sp, #172	; 0xac
    f9e0:	sub	r6, r3, #1
    f9e4:	ldr	r2, [r5, r4]
    f9e8:	ldr	r7, [r2]
    f9ec:	str	r2, [sp, #28]
    f9f0:	str	r7, [sp, #164]	; 0xa4
    f9f4:	ble	10374 <close@plt+0x79cc>
    f9f8:	lsl	r7, r6, #2
    f9fc:	add	sl, r6, fp, lsl #4
    fa00:	add	r5, r0, r7
    fa04:	mov	r2, #32768	; 0x8000
    fa08:	add	r4, r0, sl, lsl #2
    fa0c:	mov	ip, r2
    fa10:	ldr	sl, [r5]
    fa14:	rsb	r8, r5, r4
    fa18:	ldr	r9, [r5, #32]
    fa1c:	sub	r8, r8, #64	; 0x40
    fa20:	cmp	sl, #0
    fa24:	rsblt	sl, sl, #0
    fa28:	ubfx	r8, r8, #6, #2
    fa2c:	cmp	r9, #0
    fa30:	rsblt	r9, r9, #0
    fa34:	cmp	sl, #0
    fa38:	bne	10338 <close@plt+0x7990>
    fa3c:	cmp	r9, #0
    fa40:	add	r5, r5, #64	; 0x40
    fa44:	subne	r2, r9, #1
    fa48:	orrne	r2, r2, #32768	; 0x8000
    fa4c:	cmp	r5, r4
    fa50:	beq	fbe0 <close@plt+0x7238>
    fa54:	cmp	r8, #0
    fa58:	beq	fb10 <close@plt+0x7168>
    fa5c:	cmp	r8, #1
    fa60:	beq	fad4 <close@plt+0x712c>
    fa64:	cmp	r8, #2
    fa68:	beq	faa0 <close@plt+0x70f8>
    fa6c:	ldr	sl, [r5]
    fa70:	add	r5, r5, #64	; 0x40
    fa74:	ldr	r9, [r5, #-32]	; 0xffffffe0
    fa78:	cmp	sl, #0
    fa7c:	rsblt	sl, sl, #0
    fa80:	cmp	r9, #0
    fa84:	rsblt	r9, r9, #0
    fa88:	cmp	sl, #0
    fa8c:	subne	sl, sl, #1
    fa90:	orrne	ip, ip, sl
    fa94:	cmp	r9, #0
    fa98:	subne	r9, r9, #1
    fa9c:	orrne	r2, r2, r9
    faa0:	ldr	sl, [r5]
    faa4:	add	r5, r5, #64	; 0x40
    faa8:	ldr	r8, [r5, #-32]	; 0xffffffe0
    faac:	cmp	sl, #0
    fab0:	rsblt	sl, sl, #0
    fab4:	cmp	r8, #0
    fab8:	rsblt	r8, r8, #0
    fabc:	cmp	sl, #0
    fac0:	subne	sl, sl, #1
    fac4:	orrne	ip, ip, sl
    fac8:	cmp	r8, #0
    facc:	subne	r8, r8, #1
    fad0:	orrne	r2, r2, r8
    fad4:	ldr	r9, [r5]
    fad8:	add	r5, r5, #64	; 0x40
    fadc:	ldr	sl, [r5, #-32]	; 0xffffffe0
    fae0:	cmp	r9, #0
    fae4:	rsblt	r9, r9, #0
    fae8:	cmp	sl, #0
    faec:	rsblt	sl, sl, #0
    faf0:	cmp	r9, #0
    faf4:	subne	r9, r9, #1
    faf8:	orrne	ip, ip, r9
    fafc:	cmp	sl, #0
    fb00:	subne	sl, sl, #1
    fb04:	orrne	r2, r2, sl
    fb08:	cmp	r5, r4
    fb0c:	beq	fbe0 <close@plt+0x7238>
    fb10:	ldr	r9, [r5]
    fb14:	add	sl, r5, #64	; 0x40
    fb18:	ldr	r8, [r5, #32]
    fb1c:	cmp	r9, #0
    fb20:	rsblt	r9, r9, #0
    fb24:	cmp	r8, #0
    fb28:	rsblt	r8, r8, #0
    fb2c:	cmp	r9, #0
    fb30:	subne	r9, r9, #1
    fb34:	orrne	ip, ip, r9
    fb38:	cmp	r8, #0
    fb3c:	ldr	r9, [r5, #64]	; 0x40
    fb40:	subne	r8, r8, #1
    fb44:	ldr	r5, [sl, #32]
    fb48:	orrne	r2, r2, r8
    fb4c:	cmp	r9, #0
    fb50:	rsblt	r9, r9, #0
    fb54:	cmp	r5, #0
    fb58:	rsblt	r5, r5, #0
    fb5c:	cmp	r9, #0
    fb60:	subne	r8, r9, #1
    fb64:	orrne	ip, ip, r8
    fb68:	cmp	r5, #0
    fb6c:	ldr	r9, [sl, #64]	; 0x40
    fb70:	subne	r5, r5, #1
    fb74:	ldr	r8, [sl, #128]	; 0x80
    fb78:	orrne	r2, r2, r5
    fb7c:	ldr	r5, [sl, #96]	; 0x60
    fb80:	cmp	r9, #0
    fb84:	rsblt	r9, r9, #0
    fb88:	cmp	r5, #0
    fb8c:	rsblt	r5, r5, #0
    fb90:	cmp	r9, #0
    fb94:	subne	r9, r9, #1
    fb98:	orrne	ip, ip, r9
    fb9c:	cmp	r5, #0
    fba0:	subne	r5, r5, #1
    fba4:	ldr	r9, [sl, #160]	; 0xa0
    fba8:	orrne	r2, r2, r5
    fbac:	cmp	r8, #0
    fbb0:	rsblt	r8, r8, #0
    fbb4:	cmp	r9, #0
    fbb8:	rsblt	r9, r9, #0
    fbbc:	cmp	r8, #0
    fbc0:	subne	r8, r8, #1
    fbc4:	add	r5, sl, #192	; 0xc0
    fbc8:	orrne	ip, ip, r8
    fbcc:	cmp	r9, #0
    fbd0:	subne	r9, r9, #1
    fbd4:	orrne	r2, r2, r9
    fbd8:	cmp	r5, r4
    fbdc:	bne	fb10 <close@plt+0x7168>
    fbe0:	clz	r4, ip
    fbe4:	clz	r2, r2
    fbe8:	rsb	r9, r4, #16
    fbec:	rsb	r8, r2, #16
    fbf0:	add	r7, r1, r7
    fbf4:	subs	sl, r3, #2
    fbf8:	str	r9, [r1, r6, lsl #2]
    fbfc:	str	sl, [sp, #12]
    fc00:	str	r8, [r7, #32]
    fc04:	bmi	10368 <close@plt+0x79c0>
    fc08:	lsl	r3, r3, #2
    fc0c:	add	r9, r1, #32
    fc10:	add	r8, sp, #36	; 0x24
    fc14:	mov	r5, #0
    fc18:	add	r4, r9, r3
    fc1c:	str	r5, [sp, #20]
    fc20:	str	r4, [sp, #8]
    fc24:	add	r5, r8, fp, lsl #3
    fc28:	add	r4, r0, r3
    fc2c:	mov	r6, #1
    fc30:	add	r1, r1, r3
    fc34:	add	r2, r0, sl, lsl #2
    fc38:	str	r6, [sp, #16]
    fc3c:	str	r1, [sp, #4]
    fc40:	str	r2, [sp]
    fc44:	cmp	fp, #0
    fc48:	ble	10344 <close@plt+0x799c>
    fc4c:	ldr	r6, [sp]
    fc50:	rsb	r1, r8, r5
    fc54:	sub	r2, r1, #8
    fc58:	ubfx	r7, r2, #3, #2
    fc5c:	ldr	r0, [r6]
    fc60:	ldr	sl, [r6, #32]
    fc64:	eor	r9, r0, r0, asr #31
    fc68:	sub	r9, r9, r0, asr #31
    fc6c:	eor	r6, sl, sl, asr #31
    fc70:	sub	r6, r6, sl, asr #31
    fc74:	asr	r0, r0, #1
    fc78:	asr	r3, sl, #1
    fc7c:	cmp	r9, #0
    fc80:	add	ip, r0, r3
    fc84:	rsb	r1, r3, r0
    fc88:	mov	r0, #32768	; 0x8000
    fc8c:	str	ip, [r8]
    fc90:	str	r1, [r8, #4]
    fc94:	mov	ip, r0
    fc98:	subne	sl, r9, #1
    fc9c:	orrne	ip, sl, #32768	; 0x8000
    fca0:	cmp	r6, #0
    fca4:	add	r3, r8, #8
    fca8:	subne	r6, r6, #1
    fcac:	ldr	r2, [sp]
    fcb0:	orrne	r0, r6, #32768	; 0x8000
    fcb4:	cmp	r3, r5
    fcb8:	add	r1, r2, #64	; 0x40
    fcbc:	beq	ff10 <close@plt+0x7568>
    fcc0:	cmp	r7, #0
    fcc4:	beq	fdd0 <close@plt+0x7428>
    fcc8:	cmp	r7, #1
    fccc:	beq	fd78 <close@plt+0x73d0>
    fcd0:	cmp	r7, #2
    fcd4:	beq	fd28 <close@plt+0x7380>
    fcd8:	ldr	r6, [r1]
    fcdc:	add	r3, r3, #8
    fce0:	ldr	sl, [r1, #32]
    fce4:	add	r1, r1, #64	; 0x40
    fce8:	eor	r9, r6, r6, asr #31
    fcec:	sub	r9, r9, r6, asr #31
    fcf0:	eor	r7, sl, sl, asr #31
    fcf4:	sub	r7, r7, sl, asr #31
    fcf8:	cmp	r9, #0
    fcfc:	subne	r9, r9, #1
    fd00:	asr	r6, r6, #1
    fd04:	orrne	ip, ip, r9
    fd08:	cmp	r7, #0
    fd0c:	asr	r2, sl, #1
    fd10:	subne	r7, r7, #1
    fd14:	add	sl, r6, r2
    fd18:	orrne	r0, r0, r7
    fd1c:	rsb	r6, r2, r6
    fd20:	str	sl, [r8, #8]
    fd24:	str	r6, [r3, #-4]
    fd28:	ldr	sl, [r1]
    fd2c:	add	r3, r3, #8
    fd30:	ldr	r2, [r1, #32]
    fd34:	add	r1, r1, #64	; 0x40
    fd38:	eor	r9, sl, sl, asr #31
    fd3c:	sub	r9, r9, sl, asr #31
    fd40:	eor	r7, r2, r2, asr #31
    fd44:	sub	r7, r7, r2, asr #31
    fd48:	cmp	r9, #0
    fd4c:	subne	r9, r9, #1
    fd50:	asr	r6, sl, #1
    fd54:	orrne	ip, ip, r9
    fd58:	cmp	r7, #0
    fd5c:	asr	r2, r2, #1
    fd60:	subne	r7, r7, #1
    fd64:	add	sl, r6, r2
    fd68:	orrne	r0, r0, r7
    fd6c:	rsb	r6, r2, r6
    fd70:	str	sl, [r3, #-8]
    fd74:	str	r6, [r3, #-4]
    fd78:	ldr	sl, [r1]
    fd7c:	add	r3, r3, #8
    fd80:	ldr	r2, [r1, #32]
    fd84:	add	r1, r1, #64	; 0x40
    fd88:	eor	r9, sl, sl, asr #31
    fd8c:	sub	r9, r9, sl, asr #31
    fd90:	eor	r7, r2, r2, asr #31
    fd94:	sub	r7, r7, r2, asr #31
    fd98:	cmp	r9, #0
    fd9c:	subne	r9, r9, #1
    fda0:	asr	r6, sl, #1
    fda4:	asr	r2, r2, #1
    fda8:	orrne	ip, ip, r9
    fdac:	cmp	r7, #0
    fdb0:	add	sl, r6, r2
    fdb4:	subne	r7, r7, #1
    fdb8:	str	sl, [r3, #-8]
    fdbc:	rsb	r6, r2, r6
    fdc0:	str	r6, [r3, #-4]
    fdc4:	orrne	r0, r0, r7
    fdc8:	cmp	r3, r5
    fdcc:	beq	ff10 <close@plt+0x7568>
    fdd0:	str	r4, [sp, #24]
    fdd4:	ldr	r4, [r1]
    fdd8:	ldr	r9, [r1, #32]
    fddc:	eor	r7, r4, r4, asr #31
    fde0:	sub	r7, r7, r4, asr #31
    fde4:	eor	sl, r9, r9, asr #31
    fde8:	sub	sl, sl, r9, asr #31
    fdec:	cmp	r7, #0
    fdf0:	asr	r2, r9, #1
    fdf4:	asr	r6, r4, #1
    fdf8:	subne	r7, r7, #1
    fdfc:	add	r4, r6, r2
    fe00:	rsb	r9, r2, r6
    fe04:	orrne	ip, ip, r7
    fe08:	add	r2, r1, #64	; 0x40
    fe0c:	cmp	sl, #0
    fe10:	subne	sl, sl, #1
    fe14:	ldr	r7, [r1, #64]	; 0x40
    fe18:	orrne	r0, r0, sl
    fe1c:	ldr	sl, [r2, #32]
    fe20:	str	r9, [r3, #4]
    fe24:	eor	r9, r7, r7, asr #31
    fe28:	sub	r9, r9, r7, asr #31
    fe2c:	asr	r6, r7, #1
    fe30:	add	r1, r3, #8
    fe34:	eor	r7, sl, sl, asr #31
    fe38:	sub	r7, r7, sl, asr #31
    fe3c:	cmp	r9, #0
    fe40:	str	r4, [r3]
    fe44:	asr	r4, sl, #1
    fe48:	add	sl, r6, r4
    fe4c:	rsb	r6, r4, r6
    fe50:	str	sl, [r3, #8]
    fe54:	str	r6, [r1, #4]
    fe58:	subne	r3, r9, #1
    fe5c:	orrne	ip, ip, r3
    fe60:	cmp	r7, #0
    fe64:	ldr	r9, [r2, #64]	; 0x40
    fe68:	subne	r7, r7, #1
    fe6c:	ldr	sl, [r2, #96]	; 0x60
    fe70:	orrne	r0, r0, r7
    fe74:	eor	r7, r9, r9, asr #31
    fe78:	sub	r7, r7, r9, asr #31
    fe7c:	eor	r6, sl, sl, asr #31
    fe80:	sub	r6, r6, sl, asr #31
    fe84:	cmp	r7, #0
    fe88:	asr	r4, r9, #1
    fe8c:	asr	r3, sl, #1
    fe90:	subne	r7, r7, #1
    fe94:	add	r9, r4, r3
    fe98:	rsb	sl, r3, r4
    fe9c:	orrne	ip, ip, r7
    fea0:	ldr	r4, [r2, #128]	; 0x80
    fea4:	cmp	r6, #0
    fea8:	subne	r6, r6, #1
    feac:	ldr	r3, [r2, #160]	; 0xa0
    feb0:	orrne	r0, r0, r6
    feb4:	eor	r7, r4, r4, asr #31
    feb8:	sub	r7, r7, r4, asr #31
    febc:	eor	r6, r3, r3, asr #31
    fec0:	sub	r6, r6, r3, asr #31
    fec4:	cmp	r7, #0
    fec8:	subne	r7, r7, #1
    fecc:	str	sl, [r1, #12]
    fed0:	orrne	ip, ip, r7
    fed4:	asr	sl, r4, #1
    fed8:	cmp	r6, #0
    fedc:	asr	r4, r3, #1
    fee0:	rsb	r3, r4, sl
    fee4:	subne	r6, r6, #1
    fee8:	str	r3, [r1, #20]
    feec:	add	r3, r1, #24
    fef0:	orrne	r0, r0, r6
    fef4:	cmp	r3, r5
    fef8:	str	r9, [r1, #8]
    fefc:	add	r9, sl, r4
    ff00:	str	r9, [r1, #16]
    ff04:	add	r1, r2, #192	; 0xc0
    ff08:	bne	fdd4 <close@plt+0x742c>
    ff0c:	ldr	r4, [sp, #24]
    ff10:	ldr	sl, [r8]
    ff14:	clz	ip, ip
    ff18:	ldr	r2, [r8, #4]
    ff1c:	rsb	r3, ip, #16
    ff20:	cmp	sl, #0
    ff24:	rsblt	sl, sl, #0
    ff28:	ldr	ip, [sp, #8]
    ff2c:	ldr	r1, [sp, #4]
    ff30:	rsb	r7, r8, r5
    ff34:	cmp	r2, #0
    ff38:	rsblt	r2, r2, #0
    ff3c:	cmp	sl, #0
    ff40:	clz	r0, r0
    ff44:	sub	r6, r7, #8
    ff48:	mov	r9, #32768	; 0x8000
    ff4c:	rsb	r0, r0, #16
    ff50:	str	r3, [r1, #-8]
    ff54:	ubfx	r7, r6, #3, #2
    ff58:	str	r0, [ip, #-8]
    ff5c:	mov	ip, r9
    ff60:	subne	sl, sl, #1
    ff64:	orrne	ip, sl, #32768	; 0x8000
    ff68:	cmp	r2, #0
    ff6c:	subne	r9, r2, #1
    ff70:	add	r2, r8, #8
    ff74:	orrne	r9, r9, #32768	; 0x8000
    ff78:	cmp	r2, r5
    ff7c:	beq	1010c <close@plt+0x7764>
    ff80:	cmp	r7, #0
    ff84:	beq	1003c <close@plt+0x7694>
    ff88:	cmp	r7, #1
    ff8c:	beq	10000 <close@plt+0x7658>
    ff90:	cmp	r7, #2
    ff94:	beq	ffcc <close@plt+0x7624>
    ff98:	ldr	r6, [r8, #8]
    ff9c:	add	r2, r2, #8
    ffa0:	ldr	r3, [r2, #-4]
    ffa4:	cmp	r6, #0
    ffa8:	rsblt	r6, r6, #0
    ffac:	cmp	r3, #0
    ffb0:	rsblt	r3, r3, #0
    ffb4:	cmp	r6, #0
    ffb8:	subne	r6, r6, #1
    ffbc:	orrne	ip, ip, r6
    ffc0:	cmp	r3, #0
    ffc4:	subne	r3, r3, #1
    ffc8:	orrne	r9, r9, r3
    ffcc:	ldr	r7, [r2]
    ffd0:	add	r2, r2, #8
    ffd4:	ldr	r1, [r2, #-4]
    ffd8:	cmp	r7, #0
    ffdc:	rsblt	r7, r7, #0
    ffe0:	cmp	r1, #0
    ffe4:	rsblt	r1, r1, #0
    ffe8:	cmp	r7, #0
    ffec:	subne	r7, r7, #1
    fff0:	orrne	ip, ip, r7
    fff4:	cmp	r1, #0
    fff8:	subne	r1, r1, #1
    fffc:	orrne	r9, r9, r1
   10000:	ldr	sl, [r2]
   10004:	add	r2, r2, #8
   10008:	ldr	r6, [r2, #-4]
   1000c:	cmp	sl, #0
   10010:	rsblt	sl, sl, #0
   10014:	cmp	r6, #0
   10018:	rsblt	r6, r6, #0
   1001c:	cmp	sl, #0
   10020:	subne	sl, sl, #1
   10024:	orrne	ip, ip, sl
   10028:	cmp	r6, #0
   1002c:	subne	r6, r6, #1
   10030:	orrne	r9, r9, r6
   10034:	cmp	r2, r5
   10038:	beq	1010c <close@plt+0x7764>
   1003c:	ldr	r3, [r2]
   10040:	add	r1, r2, #8
   10044:	ldr	r7, [r2, #4]
   10048:	cmp	r3, #0
   1004c:	rsblt	r3, r3, #0
   10050:	ldr	sl, [r2, #8]
   10054:	cmp	r7, #0
   10058:	rsblt	r7, r7, #0
   1005c:	cmp	r3, #0
   10060:	subne	r3, r3, #1
   10064:	ldr	r2, [r1, #4]
   10068:	orrne	ip, ip, r3
   1006c:	cmp	r7, #0
   10070:	subne	r7, r7, #1
   10074:	orrne	r9, r9, r7
   10078:	cmp	sl, #0
   1007c:	rsblt	sl, sl, #0
   10080:	cmp	r2, #0
   10084:	rsblt	r2, r2, #0
   10088:	cmp	sl, #0
   1008c:	subne	r6, sl, #1
   10090:	orrne	ip, ip, r6
   10094:	cmp	r2, #0
   10098:	ldr	r3, [r1, #8]
   1009c:	subne	r2, r2, #1
   100a0:	ldr	r7, [r1, #12]
   100a4:	orrne	r9, r9, r2
   100a8:	cmp	r3, #0
   100ac:	rsblt	r3, r3, #0
   100b0:	cmp	r7, #0
   100b4:	rsblt	r7, r7, #0
   100b8:	cmp	r3, #0
   100bc:	subne	r3, r3, #1
   100c0:	ldr	sl, [r1, #16]
   100c4:	orrne	ip, ip, r3
   100c8:	cmp	r7, #0
   100cc:	subne	r7, r7, #1
   100d0:	ldr	r2, [r1, #20]
   100d4:	orrne	r9, r9, r7
   100d8:	cmp	sl, #0
   100dc:	rsblt	sl, sl, #0
   100e0:	cmp	r2, #0
   100e4:	rsblt	r2, r2, #0
   100e8:	cmp	sl, #0
   100ec:	subne	sl, sl, #1
   100f0:	orrne	ip, ip, sl
   100f4:	cmp	r2, #0
   100f8:	subne	r2, r2, #1
   100fc:	orrne	r9, r9, r2
   10100:	add	r2, r1, #24
   10104:	cmp	r2, r5
   10108:	bne	1003c <close@plt+0x7694>
   1010c:	clz	r9, r9
   10110:	clz	r1, ip
   10114:	rsb	r3, r9, #16
   10118:	rsb	ip, r1, #16
   1011c:	ldr	r9, [sp, #4]
   10120:	add	sl, r3, ip
   10124:	ldr	r6, [r9, #-8]
   10128:	add	r0, r0, r6
   1012c:	cmp	r0, sl
   10130:	bls	102d0 <close@plt+0x7928>
   10134:	ldr	r1, [sp, #8]
   10138:	cmp	fp, #0
   1013c:	ldr	r7, [sp, #20]
   10140:	ldr	sl, [sp, #16]
   10144:	str	ip, [r9, #-8]
   10148:	mov	ip, #1
   1014c:	orr	r2, r7, ip, lsl sl
   10150:	str	r3, [r1, #-8]
   10154:	str	r2, [sp, #20]
   10158:	ble	102d0 <close@plt+0x7928>
   1015c:	ldr	r9, [sp, #36]	; 0x24
   10160:	cmp	fp, ip
   10164:	ldr	r3, [sp, #40]	; 0x28
   10168:	str	r9, [r4, #-8]
   1016c:	str	r3, [r4, #24]
   10170:	beq	102d0 <close@plt+0x7928>
   10174:	ldr	r6, [sp, #44]	; 0x2c
   10178:	cmp	fp, #2
   1017c:	ldr	r0, [sp, #48]	; 0x30
   10180:	str	r6, [r4, #56]	; 0x38
   10184:	str	r0, [r4, #88]	; 0x58
   10188:	beq	102d0 <close@plt+0x7928>
   1018c:	ldr	r7, [sp, #52]	; 0x34
   10190:	cmp	fp, #3
   10194:	ldr	ip, [sp, #56]	; 0x38
   10198:	str	r7, [r4, #120]	; 0x78
   1019c:	str	ip, [r4, #152]	; 0x98
   101a0:	beq	102d0 <close@plt+0x7928>
   101a4:	ldr	sl, [sp, #60]	; 0x3c
   101a8:	cmp	fp, #4
   101ac:	ldr	r2, [sp, #64]	; 0x40
   101b0:	str	sl, [r4, #184]	; 0xb8
   101b4:	str	r2, [r4, #216]	; 0xd8
   101b8:	beq	102d0 <close@plt+0x7928>
   101bc:	ldr	r1, [sp, #68]	; 0x44
   101c0:	cmp	fp, #5
   101c4:	ldr	r9, [sp, #72]	; 0x48
   101c8:	str	r1, [r4, #248]	; 0xf8
   101cc:	str	r9, [r4, #280]	; 0x118
   101d0:	beq	102d0 <close@plt+0x7928>
   101d4:	ldr	r6, [sp, #76]	; 0x4c
   101d8:	cmp	fp, #6
   101dc:	ldr	r3, [sp, #80]	; 0x50
   101e0:	str	r6, [r4, #312]	; 0x138
   101e4:	str	r3, [r4, #344]	; 0x158
   101e8:	beq	102d0 <close@plt+0x7928>
   101ec:	ldr	r0, [sp, #84]	; 0x54
   101f0:	cmp	fp, #7
   101f4:	ldr	r7, [sp, #88]	; 0x58
   101f8:	str	r0, [r4, #376]	; 0x178
   101fc:	str	r7, [r4, #408]	; 0x198
   10200:	beq	102d0 <close@plt+0x7928>
   10204:	ldr	ip, [sp, #92]	; 0x5c
   10208:	cmp	fp, #8
   1020c:	ldr	sl, [sp, #96]	; 0x60
   10210:	str	ip, [r4, #440]	; 0x1b8
   10214:	str	sl, [r4, #472]	; 0x1d8
   10218:	beq	102d0 <close@plt+0x7928>
   1021c:	ldr	r2, [sp, #100]	; 0x64
   10220:	cmp	fp, #9
   10224:	ldr	r1, [sp, #104]	; 0x68
   10228:	str	r2, [r4, #504]	; 0x1f8
   1022c:	str	r1, [r4, #536]	; 0x218
   10230:	beq	102d0 <close@plt+0x7928>
   10234:	ldr	r9, [sp, #108]	; 0x6c
   10238:	cmp	fp, #10
   1023c:	ldr	r6, [sp, #112]	; 0x70
   10240:	str	r9, [r4, #568]	; 0x238
   10244:	str	r6, [r4, #600]	; 0x258
   10248:	beq	102d0 <close@plt+0x7928>
   1024c:	ldr	r0, [sp, #116]	; 0x74
   10250:	cmp	fp, #11
   10254:	ldr	r3, [sp, #120]	; 0x78
   10258:	str	r0, [r4, #632]	; 0x278
   1025c:	str	r3, [r4, #664]	; 0x298
   10260:	beq	102d0 <close@plt+0x7928>
   10264:	ldr	r7, [sp, #124]	; 0x7c
   10268:	cmp	fp, #12
   1026c:	ldr	ip, [sp, #128]	; 0x80
   10270:	str	r7, [r4, #696]	; 0x2b8
   10274:	str	ip, [r4, #728]	; 0x2d8
   10278:	beq	102d0 <close@plt+0x7928>
   1027c:	ldr	sl, [sp, #132]	; 0x84
   10280:	cmp	fp, #13
   10284:	ldr	r2, [sp, #136]	; 0x88
   10288:	str	sl, [r4, #760]	; 0x2f8
   1028c:	str	r2, [r4, #792]	; 0x318
   10290:	beq	102d0 <close@plt+0x7928>
   10294:	ldr	r1, [sp, #140]	; 0x8c
   10298:	cmp	fp, #14
   1029c:	ldr	r9, [sp, #144]	; 0x90
   102a0:	str	r1, [r4, #824]	; 0x338
   102a4:	str	r9, [r4, #856]	; 0x358
   102a8:	beq	102d0 <close@plt+0x7928>
   102ac:	ldr	r6, [sp, #148]	; 0x94
   102b0:	cmp	fp, #15
   102b4:	ldr	r0, [sp, #152]	; 0x98
   102b8:	str	r6, [r4, #888]	; 0x378
   102bc:	str	r0, [r4, #920]	; 0x398
   102c0:	ldrne	r6, [sp, #156]	; 0x9c
   102c4:	ldrne	r0, [sp, #160]	; 0xa0
   102c8:	strne	r6, [r4, #952]	; 0x3b8
   102cc:	strne	r0, [r4, #984]	; 0x3d8
   102d0:	ldr	r3, [sp, #12]
   102d4:	sub	r4, r4, #4
   102d8:	ldr	ip, [sp, #4]
   102dc:	sub	r7, r3, #1
   102e0:	ldr	r2, [sp, #16]
   102e4:	ldr	r9, [sp, #8]
   102e8:	cmn	r7, #1
   102ec:	ldr	r0, [sp]
   102f0:	sub	sl, ip, #4
   102f4:	add	r1, r2, #1
   102f8:	sub	r6, r9, #4
   102fc:	sub	r3, r0, #4
   10300:	str	r7, [sp, #12]
   10304:	str	sl, [sp, #4]
   10308:	str	r1, [sp, #16]
   1030c:	str	r6, [sp, #8]
   10310:	str	r3, [sp]
   10314:	bne	fc44 <close@plt+0x729c>
   10318:	ldr	r4, [sp, #28]
   1031c:	ldr	r5, [sp, #164]	; 0xa4
   10320:	ldr	r0, [sp, #20]
   10324:	ldr	r8, [r4]
   10328:	cmp	r5, r8
   1032c:	bne	10384 <close@plt+0x79dc>
   10330:	add	sp, sp, #172	; 0xac
   10334:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10338:	sub	ip, sl, #1
   1033c:	orr	ip, ip, #32768	; 0x8000
   10340:	b	fa3c <close@plt+0x7094>
   10344:	ldr	r9, [sp, #4]
   10348:	mov	sl, #0
   1034c:	ldr	r7, [sp, #8]
   10350:	mov	r3, sl
   10354:	mov	ip, sl
   10358:	mov	r0, sl
   1035c:	str	sl, [r9, #-8]
   10360:	str	sl, [r7, #-8]
   10364:	b	10124 <close@plt+0x777c>
   10368:	mov	r0, #0
   1036c:	str	r0, [sp, #20]
   10370:	b	10318 <close@plt+0x7970>
   10374:	mov	r8, #0
   10378:	lsl	r7, r6, #2
   1037c:	mov	r9, r8
   10380:	b	fbf0 <close@plt+0x7248>
   10384:	bl	88d0 <__stack_chk_fail@plt>
   10388:	andeq	lr, r0, ip, lsr #12
   1038c:	andeq	r0, r0, r0, ror r0
   10390:	cmp	r3, #0
   10394:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   10398:	ldr	r7, [sp, #32]
   1039c:	ble	10618 <close@plt+0x7c70>
   103a0:	sub	sl, r1, #4
   103a4:	lsl	r4, r2, #6
   103a8:	mov	r9, r0
   103ac:	mov	r8, #0
   103b0:	cmp	r7, #0
   103b4:	ble	10604 <close@plt+0x7c5c>
   103b8:	mov	r0, r9
   103bc:	mov	r6, sl
   103c0:	mov	r5, #0
   103c4:	cmp	r2, #0
   103c8:	ble	10620 <close@plt+0x7c78>
   103cc:	ldr	r1, [r0]
   103d0:	sub	fp, r4, #64	; 0x40
   103d4:	ubfx	fp, fp, #6, #3
   103d8:	mov	ip, #32768	; 0x8000
   103dc:	cmp	r1, #0
   103e0:	rsblt	r1, r1, #0
   103e4:	cmp	r1, #0
   103e8:	subne	ip, r1, #1
   103ec:	orrne	ip, ip, #32768	; 0x8000
   103f0:	mov	r1, #64	; 0x40
   103f4:	cmp	r1, r4
   103f8:	beq	105e8 <close@plt+0x7c40>
   103fc:	cmp	fp, #0
   10400:	beq	10500 <close@plt+0x7b58>
   10404:	cmp	fp, #1
   10408:	beq	104dc <close@plt+0x7b34>
   1040c:	cmp	fp, #2
   10410:	beq	104c0 <close@plt+0x7b18>
   10414:	cmp	fp, #3
   10418:	beq	104a4 <close@plt+0x7afc>
   1041c:	cmp	fp, #4
   10420:	beq	10488 <close@plt+0x7ae0>
   10424:	cmp	fp, #5
   10428:	beq	1046c <close@plt+0x7ac4>
   1042c:	cmp	fp, #6
   10430:	beq	10450 <close@plt+0x7aa8>
   10434:	ldr	fp, [r0, #64]	; 0x40
   10438:	add	r1, r1, #64	; 0x40
   1043c:	cmp	fp, #0
   10440:	rsblt	fp, fp, #0
   10444:	cmp	fp, #0
   10448:	subne	fp, fp, #1
   1044c:	orrne	ip, ip, fp
   10450:	ldr	fp, [r0, r1]
   10454:	add	r1, r1, #64	; 0x40
   10458:	cmp	fp, #0
   1045c:	rsblt	fp, fp, #0
   10460:	cmp	fp, #0
   10464:	subne	fp, fp, #1
   10468:	orrne	ip, ip, fp
   1046c:	ldr	fp, [r0, r1]
   10470:	add	r1, r1, #64	; 0x40
   10474:	cmp	fp, #0
   10478:	rsblt	fp, fp, #0
   1047c:	cmp	fp, #0
   10480:	subne	fp, fp, #1
   10484:	orrne	ip, ip, fp
   10488:	ldr	fp, [r0, r1]
   1048c:	add	r1, r1, #64	; 0x40
   10490:	cmp	fp, #0
   10494:	rsblt	fp, fp, #0
   10498:	cmp	fp, #0
   1049c:	subne	fp, fp, #1
   104a0:	orrne	ip, ip, fp
   104a4:	ldr	fp, [r0, r1]
   104a8:	add	r1, r1, #64	; 0x40
   104ac:	cmp	fp, #0
   104b0:	rsblt	fp, fp, #0
   104b4:	cmp	fp, #0
   104b8:	subne	fp, fp, #1
   104bc:	orrne	ip, ip, fp
   104c0:	ldr	fp, [r0, r1]
   104c4:	add	r1, r1, #64	; 0x40
   104c8:	cmp	fp, #0
   104cc:	rsblt	fp, fp, #0
   104d0:	cmp	fp, #0
   104d4:	subne	fp, fp, #1
   104d8:	orrne	ip, ip, fp
   104dc:	ldr	fp, [r0, r1]
   104e0:	add	r1, r1, #64	; 0x40
   104e4:	cmp	fp, #0
   104e8:	rsblt	fp, fp, #0
   104ec:	cmp	fp, #0
   104f0:	subne	fp, fp, #1
   104f4:	orrne	ip, ip, fp
   104f8:	cmp	r1, r4
   104fc:	beq	105e8 <close@plt+0x7c40>
   10500:	ldr	fp, [r0, r1]
   10504:	add	r1, r1, #64	; 0x40
   10508:	cmp	fp, #0
   1050c:	rsblt	fp, fp, #0
   10510:	cmp	fp, #0
   10514:	subne	fp, fp, #1
   10518:	orrne	ip, ip, fp
   1051c:	ldr	fp, [r0, r1]
   10520:	cmp	fp, #0
   10524:	rsblt	fp, fp, #0
   10528:	cmp	fp, #0
   1052c:	subne	fp, fp, #1
   10530:	orrne	ip, ip, fp
   10534:	add	fp, r1, #64	; 0x40
   10538:	ldr	fp, [r0, fp]
   1053c:	cmp	fp, #0
   10540:	rsblt	fp, fp, #0
   10544:	cmp	fp, #0
   10548:	subne	fp, fp, #1
   1054c:	orrne	ip, ip, fp
   10550:	add	fp, r1, #128	; 0x80
   10554:	ldr	fp, [r0, fp]
   10558:	cmp	fp, #0
   1055c:	rsblt	fp, fp, #0
   10560:	cmp	fp, #0
   10564:	subne	fp, fp, #1
   10568:	orrne	ip, ip, fp
   1056c:	add	fp, r1, #192	; 0xc0
   10570:	ldr	fp, [r0, fp]
   10574:	cmp	fp, #0
   10578:	rsblt	fp, fp, #0
   1057c:	cmp	fp, #0
   10580:	subne	fp, fp, #1
   10584:	orrne	ip, ip, fp
   10588:	add	fp, r1, #256	; 0x100
   1058c:	ldr	fp, [r0, fp]
   10590:	cmp	fp, #0
   10594:	rsblt	fp, fp, #0
   10598:	cmp	fp, #0
   1059c:	subne	fp, fp, #1
   105a0:	orrne	ip, ip, fp
   105a4:	add	fp, r1, #320	; 0x140
   105a8:	ldr	fp, [r0, fp]
   105ac:	cmp	fp, #0
   105b0:	rsblt	fp, fp, #0
   105b4:	cmp	fp, #0
   105b8:	subne	fp, fp, #1
   105bc:	orrne	ip, ip, fp
   105c0:	add	fp, r1, #384	; 0x180
   105c4:	add	r1, r1, #448	; 0x1c0
   105c8:	ldr	fp, [r0, fp]
   105cc:	cmp	fp, #0
   105d0:	rsblt	fp, fp, #0
   105d4:	cmp	fp, #0
   105d8:	subne	fp, fp, #1
   105dc:	orrne	ip, ip, fp
   105e0:	cmp	r1, r4
   105e4:	bne	10500 <close@plt+0x7b58>
   105e8:	clz	ip, ip
   105ec:	rsb	ip, ip, #16
   105f0:	add	r5, r5, #1
   105f4:	str	ip, [r6, #4]!
   105f8:	cmp	r5, r7
   105fc:	add	r0, r0, #4
   10600:	bne	103c4 <close@plt+0x7a1c>
   10604:	add	r8, r8, #1
   10608:	add	sl, sl, #32
   1060c:	cmp	r8, r3
   10610:	add	r9, r9, #32
   10614:	bne	103b0 <close@plt+0x7a08>
   10618:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1061c:	bx	lr
   10620:	mov	ip, #0
   10624:	b	105f0 <close@plt+0x7c48>
   10628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1062c:	sub	sp, sp, #28
   10630:	mov	r4, r1
   10634:	mov	r5, r2
   10638:	ldr	ip, [sp, #64]	; 0x40
   1063c:	mov	r8, r3
   10640:	str	r0, [sp, #16]
   10644:	cmp	ip, #1
   10648:	ble	10824 <close@plt+0x7e7c>
   1064c:	cmp	r0, r3
   10650:	blt	10910 <close@plt+0x7f68>
   10654:	subs	r7, r8, #8
   10658:	bmi	10818 <close@plt+0x7e70>
   1065c:	ldr	r1, [sp, #16]
   10660:	lsr	r9, r7, #3
   10664:	sub	r8, r8, #16
   10668:	str	r9, [sp, #20]
   1066c:	lsl	sl, r1, #1
   10670:	sub	fp, r8, r9, lsl #3
   10674:	add	r3, r5, sl
   10678:	add	r5, r5, #656	; 0x290
   1067c:	add	r2, r5, sl
   10680:	str	r3, [sp, #4]
   10684:	add	r6, r3, #2
   10688:	str	r2, [sp, #8]
   1068c:	add	r5, r3, #4
   10690:	add	ip, r3, #6
   10694:	add	r0, r3, #8
   10698:	add	r1, r3, #10
   1069c:	add	r2, r3, #12
   106a0:	add	r3, r3, #14
   106a4:	str	fp, [sp, #12]
   106a8:	ldrb	sl, [r4, #28]
   106ac:	sub	r7, r7, #8
   106b0:	ldrb	r9, [r4, #29]
   106b4:	add	r4, r4, #32
   106b8:	ldr	r8, [sp, #12]
   106bc:	orr	fp, r9, sl, lsl #8
   106c0:	ldr	sl, [sp, #4]
   106c4:	cmp	r7, r8
   106c8:	add	r8, r6, #640	; 0x280
   106cc:	add	r9, r5, #640	; 0x280
   106d0:	sub	r6, r6, #16
   106d4:	strh	fp, [sl, #-16]!
   106d8:	sub	r5, r5, #16
   106dc:	ldrb	fp, [r4, #-20]	; 0xffffffec
   106e0:	str	sl, [sp, #4]
   106e4:	ldrb	sl, [r4, #-19]	; 0xffffffed
   106e8:	orr	fp, sl, fp, lsl #8
   106ec:	strh	fp, [r6]
   106f0:	ldrb	fp, [r4, #-8]
   106f4:	ldrb	sl, [r4, #-7]
   106f8:	orr	fp, sl, fp, lsl #8
   106fc:	strh	fp, [r5]
   10700:	ldrb	fp, [r4, #-16]
   10704:	ldrb	sl, [r4, #-15]
   10708:	orr	fp, sl, fp, lsl #8
   1070c:	strh	fp, [ip, #-16]
   10710:	ldrb	fp, [r4, #-32]	; 0xffffffe0
   10714:	ldrb	sl, [r4, #-31]	; 0xffffffe1
   10718:	orr	fp, sl, fp, lsl #8
   1071c:	strh	fp, [r0, #-16]
   10720:	ldrb	fp, [r4, #-24]	; 0xffffffe8
   10724:	ldrb	sl, [r4, #-23]	; 0xffffffe9
   10728:	orr	fp, sl, fp, lsl #8
   1072c:	strh	fp, [r1, #-16]
   10730:	ldrb	fp, [r4, #-28]	; 0xffffffe4
   10734:	ldrb	sl, [r4, #-27]	; 0xffffffe5
   10738:	orr	fp, sl, fp, lsl #8
   1073c:	strh	fp, [r2, #-16]
   10740:	ldrb	fp, [r4, #-12]
   10744:	ldrb	sl, [r4, #-11]
   10748:	orr	fp, sl, fp, lsl #8
   1074c:	strh	fp, [r3, #-16]
   10750:	ldrb	fp, [r4, #-2]
   10754:	ldrb	sl, [r4, #-1]
   10758:	orr	sl, sl, fp, lsl #8
   1075c:	ldr	fp, [sp, #8]
   10760:	strh	sl, [fp, #-16]!
   10764:	str	fp, [sp, #8]
   10768:	ldrb	fp, [r4, #-18]	; 0xffffffee
   1076c:	ldrb	sl, [r4, #-17]	; 0xffffffef
   10770:	orr	fp, sl, fp, lsl #8
   10774:	strh	fp, [r8]
   10778:	ldrb	fp, [r4, #-6]
   1077c:	add	r8, ip, #640	; 0x280
   10780:	ldrb	sl, [r4, #-5]
   10784:	sub	ip, ip, #16
   10788:	orr	fp, sl, fp, lsl #8
   1078c:	strh	fp, [r9]
   10790:	ldrb	fp, [r4, #-14]
   10794:	add	r9, r0, #640	; 0x280
   10798:	ldrb	sl, [r4, #-13]
   1079c:	sub	r0, r0, #16
   107a0:	orr	fp, sl, fp, lsl #8
   107a4:	strh	fp, [r8]
   107a8:	ldrb	fp, [r4, #-30]	; 0xffffffe2
   107ac:	add	r8, r1, #640	; 0x280
   107b0:	ldrb	sl, [r4, #-29]	; 0xffffffe3
   107b4:	sub	r1, r1, #16
   107b8:	orr	fp, sl, fp, lsl #8
   107bc:	strh	fp, [r9]
   107c0:	ldrb	fp, [r4, #-22]	; 0xffffffea
   107c4:	add	r9, r2, #640	; 0x280
   107c8:	ldrb	sl, [r4, #-21]	; 0xffffffeb
   107cc:	sub	r2, r2, #16
   107d0:	orr	fp, sl, fp, lsl #8
   107d4:	strh	fp, [r8]
   107d8:	ldrb	fp, [r4, #-26]	; 0xffffffe6
   107dc:	add	r8, r3, #640	; 0x280
   107e0:	ldrb	sl, [r4, #-25]	; 0xffffffe7
   107e4:	sub	r3, r3, #16
   107e8:	orr	fp, sl, fp, lsl #8
   107ec:	strh	fp, [r9]
   107f0:	ldrb	sl, [r4, #-10]
   107f4:	ldrb	r9, [r4, #-9]
   107f8:	orr	fp, r9, sl, lsl #8
   107fc:	strh	fp, [r8]
   10800:	bne	106a8 <close@plt+0x7d00>
   10804:	ldr	r4, [sp, #16]
   10808:	ldr	r6, [sp, #20]
   1080c:	sub	r7, r4, #8
   10810:	sub	r5, r7, r6, lsl #3
   10814:	str	r5, [sp, #16]
   10818:	ldr	r0, [sp, #16]
   1081c:	add	sp, sp, #28
   10820:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10824:	cmp	r0, r3
   10828:	blt	10944 <close@plt+0x7f9c>
   1082c:	cmp	r8, #7
   10830:	ble	10818 <close@plt+0x7e70>
   10834:	sub	r0, r8, #8
   10838:	ldr	r9, [sp, #16]
   1083c:	lsr	fp, r0, #3
   10840:	add	r2, fp, #1
   10844:	add	r3, r5, r9, lsl #1
   10848:	add	r7, r3, #2
   1084c:	add	r6, r3, #4
   10850:	add	sl, r4, r2, lsl #4
   10854:	add	r5, r3, #6
   10858:	add	ip, r3, #8
   1085c:	add	r0, r3, #10
   10860:	add	r1, r3, #12
   10864:	add	r2, r3, #14
   10868:	ldrb	r9, [r4, #14]
   1086c:	add	r4, r4, #16
   10870:	ldrb	r8, [r4, #-1]
   10874:	orr	r9, r8, r9, lsl #8
   10878:	strh	r9, [r3, #-16]!
   1087c:	ldrb	r9, [r4, #-10]
   10880:	ldrb	r8, [r4, #-9]
   10884:	orr	r9, r8, r9, lsl #8
   10888:	strh	r9, [r7, #-16]!
   1088c:	ldrb	r9, [r4, #-4]
   10890:	ldrb	r8, [r4, #-3]
   10894:	orr	r9, r8, r9, lsl #8
   10898:	strh	r9, [r6, #-16]!
   1089c:	ldrb	r9, [r4, #-8]
   108a0:	ldrb	r8, [r4, #-7]
   108a4:	orr	r9, r8, r9, lsl #8
   108a8:	strh	r9, [r5, #-16]!
   108ac:	ldrb	r9, [r4, #-16]
   108b0:	ldrb	r8, [r4, #-15]
   108b4:	orr	r9, r8, r9, lsl #8
   108b8:	strh	r9, [ip, #-16]!
   108bc:	ldrb	r9, [r4, #-12]
   108c0:	ldrb	r8, [r4, #-11]
   108c4:	orr	r9, r8, r9, lsl #8
   108c8:	strh	r9, [r0, #-16]!
   108cc:	ldrb	r9, [r4, #-14]
   108d0:	ldrb	r8, [r4, #-13]
   108d4:	orr	r9, r8, r9, lsl #8
   108d8:	strh	r9, [r1, #-16]!
   108dc:	ldrb	r9, [r4, #-6]
   108e0:	ldrb	r8, [r4, #-5]
   108e4:	cmp	r4, sl
   108e8:	orr	r9, r8, r9, lsl #8
   108ec:	strh	r9, [r2, #-16]!
   108f0:	bne	10868 <close@plt+0x7ec0>
   108f4:	ldr	r3, [sp, #16]
   108f8:	sub	r7, r3, #8
   108fc:	sub	r6, r7, fp, lsl #3
   10900:	str	r6, [sp, #16]
   10904:	ldr	r0, [sp, #16]
   10908:	add	sp, sp, #28
   1090c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10910:	lsl	fp, r0, #1
   10914:	add	r0, r2, #576	; 0x240
   10918:	add	r1, r2, fp
   1091c:	mov	r2, #72	; 0x48
   10920:	bl	88c4 <memcpy@plt>
   10924:	add	ip, r5, #656	; 0x290
   10928:	add	r1, ip, fp
   1092c:	add	r0, r5, #1232	; 0x4d0
   10930:	mov	r2, #72	; 0x48
   10934:	bl	88c4 <memcpy@plt>
   10938:	mov	r0, #288	; 0x120
   1093c:	str	r0, [sp, #16]
   10940:	b	10654 <close@plt+0x7cac>
   10944:	add	r1, r2, r0, lsl #1
   10948:	add	r0, r2, #576	; 0x240
   1094c:	mov	r2, #72	; 0x48
   10950:	mov	fp, #288	; 0x120
   10954:	bl	88c4 <memcpy@plt>
   10958:	str	fp, [sp, #16]
   1095c:	b	1082c <close@plt+0x7e84>
   10960:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10964:	sub	sp, sp, #68	; 0x44
   10968:	mov	r4, r1
   1096c:	mov	r5, r2
   10970:	ldr	ip, [sp, #104]	; 0x68
   10974:	mov	r8, r3
   10978:	str	r0, [sp, #56]	; 0x38
   1097c:	cmp	ip, #1
   10980:	ble	10d84 <close@plt+0x83dc>
   10984:	cmp	r0, r3
   10988:	blt	10f80 <close@plt+0x85d8>
   1098c:	subs	r1, r8, #16
   10990:	str	r1, [sp, #40]	; 0x28
   10994:	bmi	10d78 <close@plt+0x83d0>
   10998:	ldr	r2, [sp, #56]	; 0x38
   1099c:	lsr	sl, r1, #4
   109a0:	str	sl, [sp, #60]	; 0x3c
   109a4:	sub	r8, r8, #32
   109a8:	lsl	fp, r2, #1
   109ac:	add	r9, r5, fp
   109b0:	str	r9, [sp, #44]	; 0x2c
   109b4:	ldr	r2, [sp, #44]	; 0x2c
   109b8:	add	r5, r5, #656	; 0x290
   109bc:	ldr	sl, [sp, #44]	; 0x2c
   109c0:	add	r7, r5, fp
   109c4:	add	r3, r9, #2
   109c8:	add	fp, r2, #12
   109cc:	str	r3, [sp, #36]	; 0x24
   109d0:	add	r6, r9, #4
   109d4:	ldr	r3, [sp, #44]	; 0x2c
   109d8:	add	ip, r9, #6
   109dc:	str	fp, [sp, #28]
   109e0:	add	r0, r9, #8
   109e4:	ldr	fp, [sp, #44]	; 0x2c
   109e8:	add	r1, r9, #10
   109ec:	add	r9, sl, #14
   109f0:	ldr	sl, [sp, #60]	; 0x3c
   109f4:	str	r7, [sp, #48]	; 0x30
   109f8:	add	r5, r3, #20
   109fc:	str	r6, [sp, #12]
   10a00:	add	r7, r3, #16
   10a04:	str	ip, [sp, #16]
   10a08:	add	r6, r3, #18
   10a0c:	str	r0, [sp, #20]
   10a10:	add	ip, r3, #22
   10a14:	str	r1, [sp, #24]
   10a18:	add	r0, r3, #24
   10a1c:	add	r1, r3, #26
   10a20:	add	r2, r3, #28
   10a24:	add	r3, fp, #30
   10a28:	sub	r8, r8, sl, lsl #4
   10a2c:	str	r9, [sp, #32]
   10a30:	str	r8, [sp, #52]	; 0x34
   10a34:	ldr	r9, [sp, #40]	; 0x28
   10a38:	add	r4, r4, #64	; 0x40
   10a3c:	ldrb	sl, [r4, #-4]
   10a40:	sub	fp, r9, #16
   10a44:	ldrb	r9, [r4, #-3]
   10a48:	ldr	r8, [sp, #52]	; 0x34
   10a4c:	orr	r9, r9, sl, lsl #8
   10a50:	ldr	sl, [sp, #44]	; 0x2c
   10a54:	str	fp, [sp, #40]	; 0x28
   10a58:	cmp	fp, r8
   10a5c:	ldr	fp, [sp, #36]	; 0x24
   10a60:	strh	r9, [sl, #-32]!	; 0xffffffe0
   10a64:	add	r8, fp, #624	; 0x270
   10a68:	ldrb	fp, [r4, #-36]	; 0xffffffdc
   10a6c:	str	sl, [sp, #44]	; 0x2c
   10a70:	ldrb	sl, [r4, #-35]	; 0xffffffdd
   10a74:	ldr	r9, [sp, #12]
   10a78:	orr	sl, sl, fp, lsl #8
   10a7c:	ldr	fp, [sp, #36]	; 0x24
   10a80:	add	r9, r9, #624	; 0x270
   10a84:	str	r9, [sp, #8]
   10a88:	strh	sl, [fp, #-32]	; 0xffffffe0
   10a8c:	ldrb	r9, [r4, #-8]
   10a90:	ldrb	sl, [r4, #-7]
   10a94:	orr	fp, sl, r9, lsl #8
   10a98:	ldr	r9, [sp, #12]
   10a9c:	strh	fp, [r9, #-32]	; 0xffffffe0
   10aa0:	ldrb	fp, [r4, #-32]	; 0xffffffe0
   10aa4:	ldrb	sl, [r4, #-31]	; 0xffffffe1
   10aa8:	orr	r9, sl, fp, lsl #8
   10aac:	ldr	fp, [sp, #16]
   10ab0:	strh	r9, [fp, #-32]	; 0xffffffe0
   10ab4:	ldrb	r9, [r4, #-12]
   10ab8:	ldrb	sl, [r4, #-11]
   10abc:	orr	fp, sl, r9, lsl #8
   10ac0:	ldr	r9, [sp, #20]
   10ac4:	strh	fp, [r9, #-32]	; 0xffffffe0
   10ac8:	ldrb	fp, [r4, #-28]	; 0xffffffe4
   10acc:	ldrb	sl, [r4, #-27]	; 0xffffffe5
   10ad0:	orr	r9, sl, fp, lsl #8
   10ad4:	ldr	fp, [sp, #24]
   10ad8:	strh	r9, [fp, #-32]	; 0xffffffe0
   10adc:	ldrb	r9, [r4, #-16]
   10ae0:	ldrb	sl, [r4, #-15]
   10ae4:	orr	fp, sl, r9, lsl #8
   10ae8:	ldr	r9, [sp, #28]
   10aec:	strh	fp, [r9, #-32]	; 0xffffffe0
   10af0:	ldrb	fp, [r4, #-24]	; 0xffffffe8
   10af4:	ldrb	sl, [r4, #-23]	; 0xffffffe9
   10af8:	orr	r9, sl, fp, lsl #8
   10afc:	ldr	fp, [sp, #32]
   10b00:	strh	r9, [fp, #-32]	; 0xffffffe0
   10b04:	ldrb	r9, [r4, #-20]	; 0xffffffec
   10b08:	ldrb	sl, [r4, #-19]	; 0xffffffed
   10b0c:	orr	fp, sl, r9, lsl #8
   10b10:	strh	fp, [r7, #-32]	; 0xffffffe0
   10b14:	ldrb	r9, [r4, #-52]	; 0xffffffcc
   10b18:	ldrb	sl, [r4, #-51]	; 0xffffffcd
   10b1c:	orr	fp, sl, r9, lsl #8
   10b20:	strh	fp, [r6, #-32]	; 0xffffffe0
   10b24:	ldrb	r9, [r4, #-40]	; 0xffffffd8
   10b28:	ldrb	sl, [r4, #-39]	; 0xffffffd9
   10b2c:	orr	fp, sl, r9, lsl #8
   10b30:	strh	fp, [r5, #-32]	; 0xffffffe0
   10b34:	ldrb	r9, [r4, #-64]	; 0xffffffc0
   10b38:	ldrb	sl, [r4, #-63]	; 0xffffffc1
   10b3c:	orr	fp, sl, r9, lsl #8
   10b40:	strh	fp, [ip, #-32]	; 0xffffffe0
   10b44:	ldrb	r9, [r4, #-44]	; 0xffffffd4
   10b48:	ldrb	sl, [r4, #-43]	; 0xffffffd5
   10b4c:	orr	fp, sl, r9, lsl #8
   10b50:	strh	fp, [r0, #-32]	; 0xffffffe0
   10b54:	ldrb	r9, [r4, #-60]	; 0xffffffc4
   10b58:	ldrb	sl, [r4, #-59]	; 0xffffffc5
   10b5c:	orr	fp, sl, r9, lsl #8
   10b60:	strh	fp, [r1, #-32]	; 0xffffffe0
   10b64:	ldrb	r9, [r4, #-48]	; 0xffffffd0
   10b68:	ldrb	sl, [r4, #-47]	; 0xffffffd1
   10b6c:	orr	fp, sl, r9, lsl #8
   10b70:	strh	fp, [r2, #-32]	; 0xffffffe0
   10b74:	ldrb	r9, [r4, #-56]	; 0xffffffc8
   10b78:	ldrb	sl, [r4, #-55]	; 0xffffffc9
   10b7c:	orr	fp, sl, r9, lsl #8
   10b80:	strh	fp, [r3, #-32]	; 0xffffffe0
   10b84:	ldrb	r9, [r4, #-2]
   10b88:	ldrb	sl, [r4, #-1]
   10b8c:	orr	fp, sl, r9, lsl #8
   10b90:	ldr	r9, [sp, #48]	; 0x30
   10b94:	strh	fp, [r9, #-32]!	; 0xffffffe0
   10b98:	ldrb	fp, [r4, #-34]	; 0xffffffde
   10b9c:	ldrb	sl, [r4, #-33]	; 0xffffffdf
   10ba0:	str	r9, [sp, #48]	; 0x30
   10ba4:	orr	r9, sl, fp, lsl #8
   10ba8:	strh	r9, [r8]
   10bac:	ldrb	r9, [r4, #-6]
   10bb0:	ldr	r8, [sp, #36]	; 0x24
   10bb4:	ldrb	sl, [r4, #-5]
   10bb8:	sub	fp, r8, #32
   10bbc:	ldr	r8, [sp, #16]
   10bc0:	orr	sl, sl, r9, lsl #8
   10bc4:	ldr	r9, [sp, #8]
   10bc8:	str	fp, [sp, #36]	; 0x24
   10bcc:	add	fp, r8, #624	; 0x270
   10bd0:	ldr	r8, [sp, #12]
   10bd4:	strh	sl, [r9]
   10bd8:	str	fp, [sp, #4]
   10bdc:	sub	fp, r8, #32
   10be0:	str	fp, [sp, #12]
   10be4:	ldrb	fp, [r4, #-30]	; 0xffffffe2
   10be8:	ldrb	sl, [r4, #-29]	; 0xffffffe3
   10bec:	ldr	r8, [sp, #4]
   10bf0:	orr	fp, sl, fp, lsl #8
   10bf4:	ldr	sl, [sp, #16]
   10bf8:	ldr	r9, [sp, #20]
   10bfc:	strh	fp, [r8]
   10c00:	sub	fp, sl, #32
   10c04:	str	fp, [sp, #16]
   10c08:	add	r9, r9, #624	; 0x270
   10c0c:	ldrb	fp, [r4, #-10]
   10c10:	ldrb	sl, [r4, #-9]
   10c14:	ldr	r8, [sp, #24]
   10c18:	orr	fp, sl, fp, lsl #8
   10c1c:	strh	fp, [r9]
   10c20:	ldr	r9, [sp, #20]
   10c24:	add	r8, r8, #624	; 0x270
   10c28:	ldrb	fp, [r4, #-26]	; 0xffffffe6
   10c2c:	sub	sl, r9, #32
   10c30:	str	sl, [sp, #20]
   10c34:	ldrb	sl, [r4, #-25]	; 0xffffffe7
   10c38:	str	r8, [sp, #8]
   10c3c:	ldr	r8, [sp, #28]
   10c40:	orr	fp, sl, fp, lsl #8
   10c44:	ldr	sl, [sp, #8]
   10c48:	add	r9, r8, #624	; 0x270
   10c4c:	ldr	r8, [sp, #24]
   10c50:	strh	fp, [sl]
   10c54:	sub	fp, r8, #32
   10c58:	str	fp, [sp, #24]
   10c5c:	ldrb	fp, [r4, #-14]
   10c60:	ldrb	sl, [r4, #-13]
   10c64:	ldr	r8, [sp, #32]
   10c68:	orr	fp, sl, fp, lsl #8
   10c6c:	add	r8, r8, #624	; 0x270
   10c70:	str	r8, [sp, #8]
   10c74:	strh	fp, [r9]
   10c78:	ldr	r9, [sp, #28]
   10c7c:	ldrb	fp, [r4, #-22]	; 0xffffffea
   10c80:	sub	sl, r9, #32
   10c84:	str	sl, [sp, #28]
   10c88:	ldrb	sl, [r4, #-21]	; 0xffffffeb
   10c8c:	add	r9, r7, #624	; 0x270
   10c90:	sub	r7, r7, #32
   10c94:	orr	fp, sl, fp, lsl #8
   10c98:	strh	fp, [r8]
   10c9c:	ldr	r8, [sp, #32]
   10ca0:	ldrb	fp, [r4, #-18]	; 0xffffffee
   10ca4:	sub	sl, r8, #32
   10ca8:	str	sl, [sp, #32]
   10cac:	ldrb	sl, [r4, #-17]	; 0xffffffef
   10cb0:	add	r8, r6, #624	; 0x270
   10cb4:	sub	r6, r6, #32
   10cb8:	orr	fp, sl, fp, lsl #8
   10cbc:	strh	fp, [r9]
   10cc0:	ldrb	fp, [r4, #-50]	; 0xffffffce
   10cc4:	add	r9, r5, #624	; 0x270
   10cc8:	ldrb	sl, [r4, #-49]	; 0xffffffcf
   10ccc:	sub	r5, r5, #32
   10cd0:	orr	fp, sl, fp, lsl #8
   10cd4:	strh	fp, [r8]
   10cd8:	ldrb	fp, [r4, #-38]	; 0xffffffda
   10cdc:	add	r8, ip, #624	; 0x270
   10ce0:	ldrb	sl, [r4, #-37]	; 0xffffffdb
   10ce4:	sub	ip, ip, #32
   10ce8:	orr	fp, sl, fp, lsl #8
   10cec:	strh	fp, [r9]
   10cf0:	ldrb	fp, [r4, #-62]	; 0xffffffc2
   10cf4:	add	r9, r0, #624	; 0x270
   10cf8:	ldrb	sl, [r4, #-61]	; 0xffffffc3
   10cfc:	sub	r0, r0, #32
   10d00:	orr	fp, sl, fp, lsl #8
   10d04:	strh	fp, [r8]
   10d08:	ldrb	fp, [r4, #-42]	; 0xffffffd6
   10d0c:	add	r8, r1, #624	; 0x270
   10d10:	ldrb	sl, [r4, #-41]	; 0xffffffd7
   10d14:	sub	r1, r1, #32
   10d18:	orr	fp, sl, fp, lsl #8
   10d1c:	strh	fp, [r9]
   10d20:	ldrb	fp, [r4, #-58]	; 0xffffffc6
   10d24:	add	r9, r2, #624	; 0x270
   10d28:	ldrb	sl, [r4, #-57]	; 0xffffffc7
   10d2c:	sub	r2, r2, #32
   10d30:	orr	fp, sl, fp, lsl #8
   10d34:	strh	fp, [r8]
   10d38:	ldrb	fp, [r4, #-46]	; 0xffffffd2
   10d3c:	add	r8, r3, #624	; 0x270
   10d40:	ldrb	sl, [r4, #-45]	; 0xffffffd3
   10d44:	sub	r3, r3, #32
   10d48:	orr	fp, sl, fp, lsl #8
   10d4c:	strh	fp, [r9]
   10d50:	ldrb	sl, [r4, #-54]	; 0xffffffca
   10d54:	ldrb	r9, [r4, #-53]	; 0xffffffcb
   10d58:	orr	fp, r9, sl, lsl #8
   10d5c:	strh	fp, [r8]
   10d60:	bne	10a34 <close@plt+0x808c>
   10d64:	ldr	r4, [sp, #56]	; 0x38
   10d68:	ldr	r6, [sp, #60]	; 0x3c
   10d6c:	sub	r7, r4, #16
   10d70:	sub	r5, r7, r6, lsl #4
   10d74:	str	r5, [sp, #56]	; 0x38
   10d78:	ldr	r0, [sp, #56]	; 0x38
   10d7c:	add	sp, sp, #68	; 0x44
   10d80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d84:	cmp	r0, r3
   10d88:	blt	10fb4 <close@plt+0x860c>
   10d8c:	subs	r1, r8, #16
   10d90:	bmi	10d78 <close@plt+0x83d0>
   10d94:	ldr	r0, [sp, #56]	; 0x38
   10d98:	lsr	fp, r1, #4
   10d9c:	str	fp, [sp, #44]	; 0x2c
   10da0:	sub	sl, r8, #32
   10da4:	ldr	fp, [sp, #44]	; 0x2c
   10da8:	add	r3, r5, r0, lsl #1
   10dac:	add	r2, r3, #2
   10db0:	add	r6, r3, #4
   10db4:	add	r7, r3, #6
   10db8:	add	ip, r3, #8
   10dbc:	add	r5, r3, #10
   10dc0:	add	r8, r3, #12
   10dc4:	add	r9, r3, #14
   10dc8:	str	r2, [sp, #12]
   10dcc:	str	r6, [sp, #16]
   10dd0:	add	r0, r3, #28
   10dd4:	str	r7, [sp, #20]
   10dd8:	add	r6, r3, #22
   10ddc:	str	ip, [sp, #24]
   10de0:	add	r7, r3, #20
   10de4:	str	r5, [sp, #28]
   10de8:	add	ip, r3, #26
   10dec:	str	r8, [sp, #32]
   10df0:	add	r5, r3, #24
   10df4:	str	r9, [sp, #36]	; 0x24
   10df8:	add	r8, r3, #18
   10dfc:	add	r9, r3, #16
   10e00:	add	r2, r3, #30
   10e04:	sub	sl, sl, fp, lsl #4
   10e08:	str	sl, [sp, #40]	; 0x28
   10e0c:	ldrb	fp, [r4, #30]
   10e10:	sub	r1, r1, #16
   10e14:	ldrb	sl, [r4, #31]
   10e18:	add	r4, r4, #32
   10e1c:	str	fp, [sp, #48]	; 0x30
   10e20:	ldr	fp, [sp, #40]	; 0x28
   10e24:	cmp	r1, fp
   10e28:	ldr	fp, [sp, #48]	; 0x30
   10e2c:	orr	sl, sl, fp, lsl #8
   10e30:	strh	sl, [r3, #-32]!	; 0xffffffe0
   10e34:	ldrb	fp, [r4, #-18]	; 0xffffffee
   10e38:	ldrb	sl, [r4, #-17]	; 0xffffffef
   10e3c:	orr	sl, sl, fp, lsl #8
   10e40:	ldr	fp, [sp, #12]
   10e44:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10e48:	str	fp, [sp, #12]
   10e4c:	ldrb	fp, [r4, #-4]
   10e50:	ldrb	sl, [r4, #-3]
   10e54:	orr	sl, sl, fp, lsl #8
   10e58:	ldr	fp, [sp, #16]
   10e5c:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10e60:	str	fp, [sp, #16]
   10e64:	ldrb	fp, [r4, #-16]
   10e68:	ldrb	sl, [r4, #-15]
   10e6c:	orr	sl, sl, fp, lsl #8
   10e70:	ldr	fp, [sp, #20]
   10e74:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10e78:	str	fp, [sp, #20]
   10e7c:	ldrb	fp, [r4, #-6]
   10e80:	ldrb	sl, [r4, #-5]
   10e84:	orr	sl, sl, fp, lsl #8
   10e88:	ldr	fp, [sp, #24]
   10e8c:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10e90:	str	fp, [sp, #24]
   10e94:	ldrb	fp, [r4, #-14]
   10e98:	ldrb	sl, [r4, #-13]
   10e9c:	orr	sl, sl, fp, lsl #8
   10ea0:	ldr	fp, [sp, #28]
   10ea4:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10ea8:	str	fp, [sp, #28]
   10eac:	ldrb	fp, [r4, #-8]
   10eb0:	ldrb	sl, [r4, #-7]
   10eb4:	orr	sl, sl, fp, lsl #8
   10eb8:	ldr	fp, [sp, #32]
   10ebc:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10ec0:	str	fp, [sp, #32]
   10ec4:	ldrb	fp, [r4, #-12]
   10ec8:	ldrb	sl, [r4, #-11]
   10ecc:	orr	sl, sl, fp, lsl #8
   10ed0:	ldr	fp, [sp, #36]	; 0x24
   10ed4:	strh	sl, [fp, #-32]!	; 0xffffffe0
   10ed8:	str	fp, [sp, #36]	; 0x24
   10edc:	ldrb	fp, [r4, #-10]
   10ee0:	ldrb	sl, [r4, #-9]
   10ee4:	orr	fp, sl, fp, lsl #8
   10ee8:	strh	fp, [r9, #-32]!	; 0xffffffe0
   10eec:	ldrb	fp, [r4, #-26]	; 0xffffffe6
   10ef0:	ldrb	sl, [r4, #-25]	; 0xffffffe7
   10ef4:	orr	fp, sl, fp, lsl #8
   10ef8:	strh	fp, [r8, #-32]!	; 0xffffffe0
   10efc:	ldrb	fp, [r4, #-20]	; 0xffffffec
   10f00:	ldrb	sl, [r4, #-19]	; 0xffffffed
   10f04:	orr	fp, sl, fp, lsl #8
   10f08:	strh	fp, [r7, #-32]!	; 0xffffffe0
   10f0c:	ldrb	fp, [r4, #-32]	; 0xffffffe0
   10f10:	ldrb	sl, [r4, #-31]	; 0xffffffe1
   10f14:	orr	fp, sl, fp, lsl #8
   10f18:	strh	fp, [r6, #-32]!	; 0xffffffe0
   10f1c:	ldrb	fp, [r4, #-22]	; 0xffffffea
   10f20:	ldrb	sl, [r4, #-21]	; 0xffffffeb
   10f24:	orr	fp, sl, fp, lsl #8
   10f28:	strh	fp, [r5, #-32]!	; 0xffffffe0
   10f2c:	ldrb	fp, [r4, #-30]	; 0xffffffe2
   10f30:	ldrb	sl, [r4, #-29]	; 0xffffffe3
   10f34:	orr	fp, sl, fp, lsl #8
   10f38:	strh	fp, [ip, #-32]!	; 0xffffffe0
   10f3c:	ldrb	fp, [r4, #-24]	; 0xffffffe8
   10f40:	ldrb	sl, [r4, #-23]	; 0xffffffe9
   10f44:	orr	fp, sl, fp, lsl #8
   10f48:	strh	fp, [r0, #-32]!	; 0xffffffe0
   10f4c:	ldrb	fp, [r4, #-28]	; 0xffffffe4
   10f50:	ldrb	sl, [r4, #-27]	; 0xffffffe5
   10f54:	orr	fp, sl, fp, lsl #8
   10f58:	strh	fp, [r2, #-32]!	; 0xffffffe0
   10f5c:	bne	10e0c <close@plt+0x8464>
   10f60:	ldr	r3, [sp, #56]	; 0x38
   10f64:	ldr	r9, [sp, #44]	; 0x2c
   10f68:	sub	r8, r3, #16
   10f6c:	sub	r7, r8, r9, lsl #4
   10f70:	str	r7, [sp, #56]	; 0x38
   10f74:	ldr	r0, [sp, #56]	; 0x38
   10f78:	add	sp, sp, #68	; 0x44
   10f7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10f80:	lsl	r6, r0, #1
   10f84:	add	r0, r2, #512	; 0x200
   10f88:	add	r1, r2, r6
   10f8c:	mov	r2, #144	; 0x90
   10f90:	bl	88c4 <memcpy@plt>
   10f94:	add	ip, r5, #656	; 0x290
   10f98:	add	r1, ip, r6
   10f9c:	add	r0, r5, #1168	; 0x490
   10fa0:	mov	r2, #144	; 0x90
   10fa4:	bl	88c4 <memcpy@plt>
   10fa8:	mov	r0, #256	; 0x100
   10fac:	str	r0, [sp, #56]	; 0x38
   10fb0:	b	1098c <close@plt+0x7fe4>
   10fb4:	add	r1, r2, r0, lsl #1
   10fb8:	add	r0, r2, #512	; 0x200
   10fbc:	mov	r2, #144	; 0x90
   10fc0:	mov	sl, #256	; 0x100
   10fc4:	bl	88c4 <memcpy@plt>
   10fc8:	str	sl, [sp, #56]	; 0x38
   10fcc:	b	10d8c <close@plt+0x83e4>
   10fd0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10fd4:	sub	sp, sp, #28
   10fd8:	mov	r4, r1
   10fdc:	mov	r5, r2
   10fe0:	ldr	ip, [sp, #64]	; 0x40
   10fe4:	mov	r8, r3
   10fe8:	str	r0, [sp, #16]
   10fec:	cmp	ip, #1
   10ff0:	ble	111cc <close@plt+0x8824>
   10ff4:	cmp	r0, r3
   10ff8:	blt	112b8 <close@plt+0x8910>
   10ffc:	subs	r7, r8, #8
   11000:	bmi	111c0 <close@plt+0x8818>
   11004:	ldr	r1, [sp, #16]
   11008:	lsr	r9, r7, #3
   1100c:	sub	r8, r8, #16
   11010:	str	r9, [sp, #20]
   11014:	lsl	sl, r1, #1
   11018:	sub	fp, r8, r9, lsl #3
   1101c:	add	r3, r5, sl
   11020:	add	r5, r5, #656	; 0x290
   11024:	add	r2, r5, sl
   11028:	str	r3, [sp, #4]
   1102c:	add	r6, r3, #2
   11030:	str	r2, [sp, #8]
   11034:	add	r5, r3, #4
   11038:	add	ip, r3, #6
   1103c:	add	r0, r3, #8
   11040:	add	r1, r3, #10
   11044:	add	r2, r3, #12
   11048:	add	r3, r3, #14
   1104c:	str	fp, [sp, #12]
   11050:	ldrb	sl, [r4, #29]
   11054:	sub	r7, r7, #8
   11058:	ldrb	r9, [r4, #28]
   1105c:	add	r4, r4, #32
   11060:	ldr	r8, [sp, #12]
   11064:	orr	fp, r9, sl, lsl #8
   11068:	ldr	sl, [sp, #4]
   1106c:	cmp	r7, r8
   11070:	add	r8, r6, #640	; 0x280
   11074:	add	r9, r5, #640	; 0x280
   11078:	sub	r6, r6, #16
   1107c:	strh	fp, [sl, #-16]!
   11080:	sub	r5, r5, #16
   11084:	ldrb	fp, [r4, #-19]	; 0xffffffed
   11088:	str	sl, [sp, #4]
   1108c:	ldrb	sl, [r4, #-20]	; 0xffffffec
   11090:	orr	fp, sl, fp, lsl #8
   11094:	strh	fp, [r6]
   11098:	ldrb	fp, [r4, #-7]
   1109c:	ldrb	sl, [r4, #-8]
   110a0:	orr	fp, sl, fp, lsl #8
   110a4:	strh	fp, [r5]
   110a8:	ldrb	fp, [r4, #-15]
   110ac:	ldrb	sl, [r4, #-16]
   110b0:	orr	fp, sl, fp, lsl #8
   110b4:	strh	fp, [ip, #-16]
   110b8:	ldrb	fp, [r4, #-31]	; 0xffffffe1
   110bc:	ldrb	sl, [r4, #-32]	; 0xffffffe0
   110c0:	orr	fp, sl, fp, lsl #8
   110c4:	strh	fp, [r0, #-16]
   110c8:	ldrb	fp, [r4, #-23]	; 0xffffffe9
   110cc:	ldrb	sl, [r4, #-24]	; 0xffffffe8
   110d0:	orr	fp, sl, fp, lsl #8
   110d4:	strh	fp, [r1, #-16]
   110d8:	ldrb	fp, [r4, #-27]	; 0xffffffe5
   110dc:	ldrb	sl, [r4, #-28]	; 0xffffffe4
   110e0:	orr	fp, sl, fp, lsl #8
   110e4:	strh	fp, [r2, #-16]
   110e8:	ldrb	fp, [r4, #-11]
   110ec:	ldrb	sl, [r4, #-12]
   110f0:	orr	fp, sl, fp, lsl #8
   110f4:	strh	fp, [r3, #-16]
   110f8:	ldrb	fp, [r4, #-1]
   110fc:	ldrb	sl, [r4, #-2]
   11100:	orr	sl, sl, fp, lsl #8
   11104:	ldr	fp, [sp, #8]
   11108:	strh	sl, [fp, #-16]!
   1110c:	str	fp, [sp, #8]
   11110:	ldrb	fp, [r4, #-17]	; 0xffffffef
   11114:	ldrb	sl, [r4, #-18]	; 0xffffffee
   11118:	orr	fp, sl, fp, lsl #8
   1111c:	strh	fp, [r8]
   11120:	ldrb	fp, [r4, #-5]
   11124:	add	r8, ip, #640	; 0x280
   11128:	ldrb	sl, [r4, #-6]
   1112c:	sub	ip, ip, #16
   11130:	orr	fp, sl, fp, lsl #8
   11134:	strh	fp, [r9]
   11138:	ldrb	fp, [r4, #-13]
   1113c:	add	r9, r0, #640	; 0x280
   11140:	ldrb	sl, [r4, #-14]
   11144:	sub	r0, r0, #16
   11148:	orr	fp, sl, fp, lsl #8
   1114c:	strh	fp, [r8]
   11150:	ldrb	fp, [r4, #-29]	; 0xffffffe3
   11154:	add	r8, r1, #640	; 0x280
   11158:	ldrb	sl, [r4, #-30]	; 0xffffffe2
   1115c:	sub	r1, r1, #16
   11160:	orr	fp, sl, fp, lsl #8
   11164:	strh	fp, [r9]
   11168:	ldrb	fp, [r4, #-21]	; 0xffffffeb
   1116c:	add	r9, r2, #640	; 0x280
   11170:	ldrb	sl, [r4, #-22]	; 0xffffffea
   11174:	sub	r2, r2, #16
   11178:	orr	fp, sl, fp, lsl #8
   1117c:	strh	fp, [r8]
   11180:	ldrb	fp, [r4, #-25]	; 0xffffffe7
   11184:	add	r8, r3, #640	; 0x280
   11188:	ldrb	sl, [r4, #-26]	; 0xffffffe6
   1118c:	sub	r3, r3, #16
   11190:	orr	fp, sl, fp, lsl #8
   11194:	strh	fp, [r9]
   11198:	ldrb	sl, [r4, #-9]
   1119c:	ldrb	r9, [r4, #-10]
   111a0:	orr	fp, r9, sl, lsl #8
   111a4:	strh	fp, [r8]
   111a8:	bne	11050 <close@plt+0x86a8>
   111ac:	ldr	r4, [sp, #16]
   111b0:	ldr	r6, [sp, #20]
   111b4:	sub	r7, r4, #8
   111b8:	sub	r5, r7, r6, lsl #3
   111bc:	str	r5, [sp, #16]
   111c0:	ldr	r0, [sp, #16]
   111c4:	add	sp, sp, #28
   111c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   111cc:	cmp	r0, r3
   111d0:	blt	112ec <close@plt+0x8944>
   111d4:	cmp	r8, #7
   111d8:	ble	111c0 <close@plt+0x8818>
   111dc:	sub	r0, r8, #8
   111e0:	ldr	r9, [sp, #16]
   111e4:	lsr	fp, r0, #3
   111e8:	add	r2, fp, #1
   111ec:	add	r3, r5, r9, lsl #1
   111f0:	add	r7, r3, #2
   111f4:	add	r6, r3, #4
   111f8:	add	sl, r4, r2, lsl #4
   111fc:	add	r5, r3, #6
   11200:	add	ip, r3, #8
   11204:	add	r0, r3, #10
   11208:	add	r1, r3, #12
   1120c:	add	r2, r3, #14
   11210:	ldrb	r9, [r4, #15]
   11214:	add	r4, r4, #16
   11218:	ldrb	r8, [r4, #-2]
   1121c:	orr	r9, r8, r9, lsl #8
   11220:	strh	r9, [r3, #-16]!
   11224:	ldrb	r9, [r4, #-9]
   11228:	ldrb	r8, [r4, #-10]
   1122c:	orr	r9, r8, r9, lsl #8
   11230:	strh	r9, [r7, #-16]!
   11234:	ldrb	r9, [r4, #-3]
   11238:	ldrb	r8, [r4, #-4]
   1123c:	orr	r9, r8, r9, lsl #8
   11240:	strh	r9, [r6, #-16]!
   11244:	ldrb	r9, [r4, #-7]
   11248:	ldrb	r8, [r4, #-8]
   1124c:	orr	r9, r8, r9, lsl #8
   11250:	strh	r9, [r5, #-16]!
   11254:	ldrb	r9, [r4, #-15]
   11258:	ldrb	r8, [r4, #-16]
   1125c:	orr	r9, r8, r9, lsl #8
   11260:	strh	r9, [ip, #-16]!
   11264:	ldrb	r9, [r4, #-11]
   11268:	ldrb	r8, [r4, #-12]
   1126c:	orr	r9, r8, r9, lsl #8
   11270:	strh	r9, [r0, #-16]!
   11274:	ldrb	r9, [r4, #-13]
   11278:	ldrb	r8, [r4, #-14]
   1127c:	orr	r9, r8, r9, lsl #8
   11280:	strh	r9, [r1, #-16]!
   11284:	ldrb	r9, [r4, #-5]
   11288:	ldrb	r8, [r4, #-6]
   1128c:	cmp	r4, sl
   11290:	orr	r9, r8, r9, lsl #8
   11294:	strh	r9, [r2, #-16]!
   11298:	bne	11210 <close@plt+0x8868>
   1129c:	ldr	r3, [sp, #16]
   112a0:	sub	r7, r3, #8
   112a4:	sub	r6, r7, fp, lsl #3
   112a8:	str	r6, [sp, #16]
   112ac:	ldr	r0, [sp, #16]
   112b0:	add	sp, sp, #28
   112b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   112b8:	lsl	fp, r0, #1
   112bc:	add	r0, r2, #576	; 0x240
   112c0:	add	r1, r2, fp
   112c4:	mov	r2, #72	; 0x48
   112c8:	bl	88c4 <memcpy@plt>
   112cc:	add	ip, r5, #656	; 0x290
   112d0:	add	r1, ip, fp
   112d4:	add	r0, r5, #1232	; 0x4d0
   112d8:	mov	r2, #72	; 0x48
   112dc:	bl	88c4 <memcpy@plt>
   112e0:	mov	r0, #288	; 0x120
   112e4:	str	r0, [sp, #16]
   112e8:	b	10ffc <close@plt+0x8654>
   112ec:	add	r1, r2, r0, lsl #1
   112f0:	add	r0, r2, #576	; 0x240
   112f4:	mov	r2, #72	; 0x48
   112f8:	mov	fp, #288	; 0x120
   112fc:	bl	88c4 <memcpy@plt>
   11300:	str	fp, [sp, #16]
   11304:	b	111d4 <close@plt+0x882c>
   11308:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1130c:	sub	sp, sp, #68	; 0x44
   11310:	mov	r4, r1
   11314:	mov	r5, r2
   11318:	ldr	ip, [sp, #104]	; 0x68
   1131c:	mov	r8, r3
   11320:	str	r0, [sp, #56]	; 0x38
   11324:	cmp	ip, #1
   11328:	ble	1172c <close@plt+0x8d84>
   1132c:	cmp	r0, r3
   11330:	blt	11928 <close@plt+0x8f80>
   11334:	subs	r1, r8, #16
   11338:	str	r1, [sp, #40]	; 0x28
   1133c:	bmi	11720 <close@plt+0x8d78>
   11340:	ldr	r2, [sp, #56]	; 0x38
   11344:	lsr	sl, r1, #4
   11348:	str	sl, [sp, #60]	; 0x3c
   1134c:	sub	r8, r8, #32
   11350:	lsl	fp, r2, #1
   11354:	add	r9, r5, fp
   11358:	str	r9, [sp, #44]	; 0x2c
   1135c:	ldr	r2, [sp, #44]	; 0x2c
   11360:	add	r5, r5, #656	; 0x290
   11364:	ldr	sl, [sp, #44]	; 0x2c
   11368:	add	r7, r5, fp
   1136c:	add	r3, r9, #2
   11370:	add	fp, r2, #12
   11374:	str	r3, [sp, #36]	; 0x24
   11378:	add	r6, r9, #4
   1137c:	ldr	r3, [sp, #44]	; 0x2c
   11380:	add	ip, r9, #6
   11384:	str	fp, [sp, #28]
   11388:	add	r0, r9, #8
   1138c:	ldr	fp, [sp, #44]	; 0x2c
   11390:	add	r1, r9, #10
   11394:	add	r9, sl, #14
   11398:	ldr	sl, [sp, #60]	; 0x3c
   1139c:	str	r7, [sp, #48]	; 0x30
   113a0:	add	r5, r3, #20
   113a4:	str	r6, [sp, #12]
   113a8:	add	r7, r3, #16
   113ac:	str	ip, [sp, #16]
   113b0:	add	r6, r3, #18
   113b4:	str	r0, [sp, #20]
   113b8:	add	ip, r3, #22
   113bc:	str	r1, [sp, #24]
   113c0:	add	r0, r3, #24
   113c4:	add	r1, r3, #26
   113c8:	add	r2, r3, #28
   113cc:	add	r3, fp, #30
   113d0:	sub	r8, r8, sl, lsl #4
   113d4:	str	r9, [sp, #32]
   113d8:	str	r8, [sp, #52]	; 0x34
   113dc:	ldr	r9, [sp, #40]	; 0x28
   113e0:	add	r4, r4, #64	; 0x40
   113e4:	ldrb	sl, [r4, #-3]
   113e8:	sub	fp, r9, #16
   113ec:	ldrb	r9, [r4, #-4]
   113f0:	ldr	r8, [sp, #52]	; 0x34
   113f4:	orr	r9, r9, sl, lsl #8
   113f8:	ldr	sl, [sp, #44]	; 0x2c
   113fc:	str	fp, [sp, #40]	; 0x28
   11400:	cmp	fp, r8
   11404:	ldr	fp, [sp, #36]	; 0x24
   11408:	strh	r9, [sl, #-32]!	; 0xffffffe0
   1140c:	add	r8, fp, #624	; 0x270
   11410:	ldrb	fp, [r4, #-35]	; 0xffffffdd
   11414:	str	sl, [sp, #44]	; 0x2c
   11418:	ldrb	sl, [r4, #-36]	; 0xffffffdc
   1141c:	ldr	r9, [sp, #12]
   11420:	orr	sl, sl, fp, lsl #8
   11424:	ldr	fp, [sp, #36]	; 0x24
   11428:	add	r9, r9, #624	; 0x270
   1142c:	str	r9, [sp, #8]
   11430:	strh	sl, [fp, #-32]	; 0xffffffe0
   11434:	ldrb	r9, [r4, #-7]
   11438:	ldrb	sl, [r4, #-8]
   1143c:	orr	fp, sl, r9, lsl #8
   11440:	ldr	r9, [sp, #12]
   11444:	strh	fp, [r9, #-32]	; 0xffffffe0
   11448:	ldrb	fp, [r4, #-31]	; 0xffffffe1
   1144c:	ldrb	sl, [r4, #-32]	; 0xffffffe0
   11450:	orr	r9, sl, fp, lsl #8
   11454:	ldr	fp, [sp, #16]
   11458:	strh	r9, [fp, #-32]	; 0xffffffe0
   1145c:	ldrb	r9, [r4, #-11]
   11460:	ldrb	sl, [r4, #-12]
   11464:	orr	fp, sl, r9, lsl #8
   11468:	ldr	r9, [sp, #20]
   1146c:	strh	fp, [r9, #-32]	; 0xffffffe0
   11470:	ldrb	fp, [r4, #-27]	; 0xffffffe5
   11474:	ldrb	sl, [r4, #-28]	; 0xffffffe4
   11478:	orr	r9, sl, fp, lsl #8
   1147c:	ldr	fp, [sp, #24]
   11480:	strh	r9, [fp, #-32]	; 0xffffffe0
   11484:	ldrb	r9, [r4, #-15]
   11488:	ldrb	sl, [r4, #-16]
   1148c:	orr	fp, sl, r9, lsl #8
   11490:	ldr	r9, [sp, #28]
   11494:	strh	fp, [r9, #-32]	; 0xffffffe0
   11498:	ldrb	fp, [r4, #-23]	; 0xffffffe9
   1149c:	ldrb	sl, [r4, #-24]	; 0xffffffe8
   114a0:	orr	r9, sl, fp, lsl #8
   114a4:	ldr	fp, [sp, #32]
   114a8:	strh	r9, [fp, #-32]	; 0xffffffe0
   114ac:	ldrb	r9, [r4, #-19]	; 0xffffffed
   114b0:	ldrb	sl, [r4, #-20]	; 0xffffffec
   114b4:	orr	fp, sl, r9, lsl #8
   114b8:	strh	fp, [r7, #-32]	; 0xffffffe0
   114bc:	ldrb	r9, [r4, #-51]	; 0xffffffcd
   114c0:	ldrb	sl, [r4, #-52]	; 0xffffffcc
   114c4:	orr	fp, sl, r9, lsl #8
   114c8:	strh	fp, [r6, #-32]	; 0xffffffe0
   114cc:	ldrb	r9, [r4, #-39]	; 0xffffffd9
   114d0:	ldrb	sl, [r4, #-40]	; 0xffffffd8
   114d4:	orr	fp, sl, r9, lsl #8
   114d8:	strh	fp, [r5, #-32]	; 0xffffffe0
   114dc:	ldrb	r9, [r4, #-63]	; 0xffffffc1
   114e0:	ldrb	sl, [r4, #-64]	; 0xffffffc0
   114e4:	orr	fp, sl, r9, lsl #8
   114e8:	strh	fp, [ip, #-32]	; 0xffffffe0
   114ec:	ldrb	r9, [r4, #-43]	; 0xffffffd5
   114f0:	ldrb	sl, [r4, #-44]	; 0xffffffd4
   114f4:	orr	fp, sl, r9, lsl #8
   114f8:	strh	fp, [r0, #-32]	; 0xffffffe0
   114fc:	ldrb	r9, [r4, #-59]	; 0xffffffc5
   11500:	ldrb	sl, [r4, #-60]	; 0xffffffc4
   11504:	orr	fp, sl, r9, lsl #8
   11508:	strh	fp, [r1, #-32]	; 0xffffffe0
   1150c:	ldrb	r9, [r4, #-47]	; 0xffffffd1
   11510:	ldrb	sl, [r4, #-48]	; 0xffffffd0
   11514:	orr	fp, sl, r9, lsl #8
   11518:	strh	fp, [r2, #-32]	; 0xffffffe0
   1151c:	ldrb	r9, [r4, #-55]	; 0xffffffc9
   11520:	ldrb	sl, [r4, #-56]	; 0xffffffc8
   11524:	orr	fp, sl, r9, lsl #8
   11528:	strh	fp, [r3, #-32]	; 0xffffffe0
   1152c:	ldrb	r9, [r4, #-1]
   11530:	ldrb	sl, [r4, #-2]
   11534:	orr	fp, sl, r9, lsl #8
   11538:	ldr	r9, [sp, #48]	; 0x30
   1153c:	strh	fp, [r9, #-32]!	; 0xffffffe0
   11540:	ldrb	fp, [r4, #-33]	; 0xffffffdf
   11544:	ldrb	sl, [r4, #-34]	; 0xffffffde
   11548:	str	r9, [sp, #48]	; 0x30
   1154c:	orr	r9, sl, fp, lsl #8
   11550:	strh	r9, [r8]
   11554:	ldrb	r9, [r4, #-5]
   11558:	ldr	r8, [sp, #36]	; 0x24
   1155c:	ldrb	sl, [r4, #-6]
   11560:	sub	fp, r8, #32
   11564:	ldr	r8, [sp, #16]
   11568:	orr	sl, sl, r9, lsl #8
   1156c:	ldr	r9, [sp, #8]
   11570:	str	fp, [sp, #36]	; 0x24
   11574:	add	fp, r8, #624	; 0x270
   11578:	ldr	r8, [sp, #12]
   1157c:	strh	sl, [r9]
   11580:	str	fp, [sp, #4]
   11584:	sub	fp, r8, #32
   11588:	str	fp, [sp, #12]
   1158c:	ldrb	fp, [r4, #-29]	; 0xffffffe3
   11590:	ldrb	sl, [r4, #-30]	; 0xffffffe2
   11594:	ldr	r8, [sp, #4]
   11598:	orr	fp, sl, fp, lsl #8
   1159c:	ldr	sl, [sp, #16]
   115a0:	ldr	r9, [sp, #20]
   115a4:	strh	fp, [r8]
   115a8:	sub	fp, sl, #32
   115ac:	str	fp, [sp, #16]
   115b0:	add	r9, r9, #624	; 0x270
   115b4:	ldrb	fp, [r4, #-9]
   115b8:	ldrb	sl, [r4, #-10]
   115bc:	ldr	r8, [sp, #24]
   115c0:	orr	fp, sl, fp, lsl #8
   115c4:	strh	fp, [r9]
   115c8:	ldr	r9, [sp, #20]
   115cc:	add	r8, r8, #624	; 0x270
   115d0:	ldrb	fp, [r4, #-25]	; 0xffffffe7
   115d4:	sub	sl, r9, #32
   115d8:	str	sl, [sp, #20]
   115dc:	ldrb	sl, [r4, #-26]	; 0xffffffe6
   115e0:	str	r8, [sp, #8]
   115e4:	ldr	r8, [sp, #28]
   115e8:	orr	fp, sl, fp, lsl #8
   115ec:	ldr	sl, [sp, #8]
   115f0:	add	r9, r8, #624	; 0x270
   115f4:	ldr	r8, [sp, #24]
   115f8:	strh	fp, [sl]
   115fc:	sub	fp, r8, #32
   11600:	str	fp, [sp, #24]
   11604:	ldrb	fp, [r4, #-13]
   11608:	ldrb	sl, [r4, #-14]
   1160c:	ldr	r8, [sp, #32]
   11610:	orr	fp, sl, fp, lsl #8
   11614:	add	r8, r8, #624	; 0x270
   11618:	str	r8, [sp, #8]
   1161c:	strh	fp, [r9]
   11620:	ldr	r9, [sp, #28]
   11624:	ldrb	fp, [r4, #-21]	; 0xffffffeb
   11628:	sub	sl, r9, #32
   1162c:	str	sl, [sp, #28]
   11630:	ldrb	sl, [r4, #-22]	; 0xffffffea
   11634:	add	r9, r7, #624	; 0x270
   11638:	sub	r7, r7, #32
   1163c:	orr	fp, sl, fp, lsl #8
   11640:	strh	fp, [r8]
   11644:	ldr	r8, [sp, #32]
   11648:	ldrb	fp, [r4, #-17]	; 0xffffffef
   1164c:	sub	sl, r8, #32
   11650:	str	sl, [sp, #32]
   11654:	ldrb	sl, [r4, #-18]	; 0xffffffee
   11658:	add	r8, r6, #624	; 0x270
   1165c:	sub	r6, r6, #32
   11660:	orr	fp, sl, fp, lsl #8
   11664:	strh	fp, [r9]
   11668:	ldrb	fp, [r4, #-49]	; 0xffffffcf
   1166c:	add	r9, r5, #624	; 0x270
   11670:	ldrb	sl, [r4, #-50]	; 0xffffffce
   11674:	sub	r5, r5, #32
   11678:	orr	fp, sl, fp, lsl #8
   1167c:	strh	fp, [r8]
   11680:	ldrb	fp, [r4, #-37]	; 0xffffffdb
   11684:	add	r8, ip, #624	; 0x270
   11688:	ldrb	sl, [r4, #-38]	; 0xffffffda
   1168c:	sub	ip, ip, #32
   11690:	orr	fp, sl, fp, lsl #8
   11694:	strh	fp, [r9]
   11698:	ldrb	fp, [r4, #-61]	; 0xffffffc3
   1169c:	add	r9, r0, #624	; 0x270
   116a0:	ldrb	sl, [r4, #-62]	; 0xffffffc2
   116a4:	sub	r0, r0, #32
   116a8:	orr	fp, sl, fp, lsl #8
   116ac:	strh	fp, [r8]
   116b0:	ldrb	fp, [r4, #-41]	; 0xffffffd7
   116b4:	add	r8, r1, #624	; 0x270
   116b8:	ldrb	sl, [r4, #-42]	; 0xffffffd6
   116bc:	sub	r1, r1, #32
   116c0:	orr	fp, sl, fp, lsl #8
   116c4:	strh	fp, [r9]
   116c8:	ldrb	fp, [r4, #-57]	; 0xffffffc7
   116cc:	add	r9, r2, #624	; 0x270
   116d0:	ldrb	sl, [r4, #-58]	; 0xffffffc6
   116d4:	sub	r2, r2, #32
   116d8:	orr	fp, sl, fp, lsl #8
   116dc:	strh	fp, [r8]
   116e0:	ldrb	fp, [r4, #-45]	; 0xffffffd3
   116e4:	add	r8, r3, #624	; 0x270
   116e8:	ldrb	sl, [r4, #-46]	; 0xffffffd2
   116ec:	sub	r3, r3, #32
   116f0:	orr	fp, sl, fp, lsl #8
   116f4:	strh	fp, [r9]
   116f8:	ldrb	sl, [r4, #-53]	; 0xffffffcb
   116fc:	ldrb	r9, [r4, #-54]	; 0xffffffca
   11700:	orr	fp, r9, sl, lsl #8
   11704:	strh	fp, [r8]
   11708:	bne	113dc <close@plt+0x8a34>
   1170c:	ldr	r4, [sp, #56]	; 0x38
   11710:	ldr	r6, [sp, #60]	; 0x3c
   11714:	sub	r7, r4, #16
   11718:	sub	r5, r7, r6, lsl #4
   1171c:	str	r5, [sp, #56]	; 0x38
   11720:	ldr	r0, [sp, #56]	; 0x38
   11724:	add	sp, sp, #68	; 0x44
   11728:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1172c:	cmp	r0, r3
   11730:	blt	1195c <close@plt+0x8fb4>
   11734:	subs	r1, r8, #16
   11738:	bmi	11720 <close@plt+0x8d78>
   1173c:	ldr	r0, [sp, #56]	; 0x38
   11740:	lsr	fp, r1, #4
   11744:	str	fp, [sp, #44]	; 0x2c
   11748:	sub	sl, r8, #32
   1174c:	ldr	fp, [sp, #44]	; 0x2c
   11750:	add	r3, r5, r0, lsl #1
   11754:	add	r2, r3, #2
   11758:	add	r6, r3, #4
   1175c:	add	r7, r3, #6
   11760:	add	ip, r3, #8
   11764:	add	r5, r3, #10
   11768:	add	r8, r3, #12
   1176c:	add	r9, r3, #14
   11770:	str	r2, [sp, #12]
   11774:	str	r6, [sp, #16]
   11778:	add	r0, r3, #28
   1177c:	str	r7, [sp, #20]
   11780:	add	r6, r3, #22
   11784:	str	ip, [sp, #24]
   11788:	add	r7, r3, #20
   1178c:	str	r5, [sp, #28]
   11790:	add	ip, r3, #26
   11794:	str	r8, [sp, #32]
   11798:	add	r5, r3, #24
   1179c:	str	r9, [sp, #36]	; 0x24
   117a0:	add	r8, r3, #18
   117a4:	add	r9, r3, #16
   117a8:	add	r2, r3, #30
   117ac:	sub	sl, sl, fp, lsl #4
   117b0:	str	sl, [sp, #40]	; 0x28
   117b4:	ldrb	fp, [r4, #31]
   117b8:	sub	r1, r1, #16
   117bc:	ldrb	sl, [r4, #30]
   117c0:	add	r4, r4, #32
   117c4:	str	fp, [sp, #48]	; 0x30
   117c8:	ldr	fp, [sp, #40]	; 0x28
   117cc:	cmp	r1, fp
   117d0:	ldr	fp, [sp, #48]	; 0x30
   117d4:	orr	sl, sl, fp, lsl #8
   117d8:	strh	sl, [r3, #-32]!	; 0xffffffe0
   117dc:	ldrb	fp, [r4, #-17]	; 0xffffffef
   117e0:	ldrb	sl, [r4, #-18]	; 0xffffffee
   117e4:	orr	sl, sl, fp, lsl #8
   117e8:	ldr	fp, [sp, #12]
   117ec:	strh	sl, [fp, #-32]!	; 0xffffffe0
   117f0:	str	fp, [sp, #12]
   117f4:	ldrb	fp, [r4, #-3]
   117f8:	ldrb	sl, [r4, #-4]
   117fc:	orr	sl, sl, fp, lsl #8
   11800:	ldr	fp, [sp, #16]
   11804:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11808:	str	fp, [sp, #16]
   1180c:	ldrb	fp, [r4, #-15]
   11810:	ldrb	sl, [r4, #-16]
   11814:	orr	sl, sl, fp, lsl #8
   11818:	ldr	fp, [sp, #20]
   1181c:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11820:	str	fp, [sp, #20]
   11824:	ldrb	fp, [r4, #-5]
   11828:	ldrb	sl, [r4, #-6]
   1182c:	orr	sl, sl, fp, lsl #8
   11830:	ldr	fp, [sp, #24]
   11834:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11838:	str	fp, [sp, #24]
   1183c:	ldrb	fp, [r4, #-13]
   11840:	ldrb	sl, [r4, #-14]
   11844:	orr	sl, sl, fp, lsl #8
   11848:	ldr	fp, [sp, #28]
   1184c:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11850:	str	fp, [sp, #28]
   11854:	ldrb	fp, [r4, #-7]
   11858:	ldrb	sl, [r4, #-8]
   1185c:	orr	sl, sl, fp, lsl #8
   11860:	ldr	fp, [sp, #32]
   11864:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11868:	str	fp, [sp, #32]
   1186c:	ldrb	fp, [r4, #-11]
   11870:	ldrb	sl, [r4, #-12]
   11874:	orr	sl, sl, fp, lsl #8
   11878:	ldr	fp, [sp, #36]	; 0x24
   1187c:	strh	sl, [fp, #-32]!	; 0xffffffe0
   11880:	str	fp, [sp, #36]	; 0x24
   11884:	ldrb	fp, [r4, #-9]
   11888:	ldrb	sl, [r4, #-10]
   1188c:	orr	fp, sl, fp, lsl #8
   11890:	strh	fp, [r9, #-32]!	; 0xffffffe0
   11894:	ldrb	fp, [r4, #-25]	; 0xffffffe7
   11898:	ldrb	sl, [r4, #-26]	; 0xffffffe6
   1189c:	orr	fp, sl, fp, lsl #8
   118a0:	strh	fp, [r8, #-32]!	; 0xffffffe0
   118a4:	ldrb	fp, [r4, #-19]	; 0xffffffed
   118a8:	ldrb	sl, [r4, #-20]	; 0xffffffec
   118ac:	orr	fp, sl, fp, lsl #8
   118b0:	strh	fp, [r7, #-32]!	; 0xffffffe0
   118b4:	ldrb	fp, [r4, #-31]	; 0xffffffe1
   118b8:	ldrb	sl, [r4, #-32]	; 0xffffffe0
   118bc:	orr	fp, sl, fp, lsl #8
   118c0:	strh	fp, [r6, #-32]!	; 0xffffffe0
   118c4:	ldrb	fp, [r4, #-21]	; 0xffffffeb
   118c8:	ldrb	sl, [r4, #-22]	; 0xffffffea
   118cc:	orr	fp, sl, fp, lsl #8
   118d0:	strh	fp, [r5, #-32]!	; 0xffffffe0
   118d4:	ldrb	fp, [r4, #-29]	; 0xffffffe3
   118d8:	ldrb	sl, [r4, #-30]	; 0xffffffe2
   118dc:	orr	fp, sl, fp, lsl #8
   118e0:	strh	fp, [ip, #-32]!	; 0xffffffe0
   118e4:	ldrb	fp, [r4, #-23]	; 0xffffffe9
   118e8:	ldrb	sl, [r4, #-24]	; 0xffffffe8
   118ec:	orr	fp, sl, fp, lsl #8
   118f0:	strh	fp, [r0, #-32]!	; 0xffffffe0
   118f4:	ldrb	fp, [r4, #-27]	; 0xffffffe5
   118f8:	ldrb	sl, [r4, #-28]	; 0xffffffe4
   118fc:	orr	fp, sl, fp, lsl #8
   11900:	strh	fp, [r2, #-32]!	; 0xffffffe0
   11904:	bne	117b4 <close@plt+0x8e0c>
   11908:	ldr	r3, [sp, #56]	; 0x38
   1190c:	ldr	r9, [sp, #44]	; 0x2c
   11910:	sub	r8, r3, #16
   11914:	sub	r7, r8, r9, lsl #4
   11918:	str	r7, [sp, #56]	; 0x38
   1191c:	ldr	r0, [sp, #56]	; 0x38
   11920:	add	sp, sp, #68	; 0x44
   11924:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11928:	lsl	r6, r0, #1
   1192c:	add	r0, r2, #512	; 0x200
   11930:	add	r1, r2, r6
   11934:	mov	r2, #144	; 0x90
   11938:	bl	88c4 <memcpy@plt>
   1193c:	add	ip, r5, #656	; 0x290
   11940:	add	r1, ip, r6
   11944:	add	r0, r5, #1168	; 0x490
   11948:	mov	r2, #144	; 0x90
   1194c:	bl	88c4 <memcpy@plt>
   11950:	mov	r0, #256	; 0x100
   11954:	str	r0, [sp, #56]	; 0x38
   11958:	b	11334 <close@plt+0x898c>
   1195c:	add	r1, r2, r0, lsl #1
   11960:	add	r0, r2, #512	; 0x200
   11964:	mov	r2, #144	; 0x90
   11968:	mov	sl, #256	; 0x100
   1196c:	bl	88c4 <memcpy@plt>
   11970:	str	sl, [sp, #56]	; 0x38
   11974:	b	11734 <close@plt+0x8d8c>
   11978:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1197c:	sub	sp, sp, #48	; 0x30
   11980:	ldr	ip, [pc, #2600]	; 123b0 <close@plt+0x9a08>
   11984:	str	r0, [sp, #12]
   11988:	ldr	r3, [sp, #12]
   1198c:	add	r9, pc, ip
   11990:	ldrh	r7, [r0, #24]
   11994:	mov	r0, #32768	; 0x8000
   11998:	ldr	r4, [sp, #12]
   1199c:	ldrh	r8, [r3, #28]
   119a0:	add	r3, r9, #18
   119a4:	ldrh	r6, [r9], #2
   119a8:	add	sl, r4, #80	; 0x50
   119ac:	ldrh	ip, [r4, #36]	; 0x24
   119b0:	ldrh	r5, [r4, #32]
   119b4:	str	r9, [sp, #16]
   119b8:	ldr	r9, [sp, #16]
   119bc:	smlabb	r7, r7, r6, r0
   119c0:	str	sl, [sp, #24]
   119c4:	ldrh	fp, [r9, #2]
   119c8:	str	r1, [sp, #28]
   119cc:	str	r2, [sp, #44]	; 0x2c
   119d0:	smlabb	sl, r8, fp, r0
   119d4:	ldrh	r1, [r4, #26]
   119d8:	ldrh	r2, [r9, #10]
   119dc:	ldrh	r4, [r9, #6]
   119e0:	ldrh	fp, [r9]
   119e4:	ldr	r6, [sp, #12]
   119e8:	smlabb	r5, r5, r4, r0
   119ec:	smlabb	r0, ip, r2, r0
   119f0:	ldrh	ip, [r9, #4]
   119f4:	smlabb	r4, r1, fp, r7
   119f8:	ldrh	r2, [r9, #8]
   119fc:	ldrh	r1, [r9, #12]
   11a00:	ldr	r9, [sp, #12]
   11a04:	ldrh	r8, [r6, #30]
   11a08:	ldrh	fp, [r6, #34]	; 0x22
   11a0c:	ldrh	r7, [r9, #38]	; 0x26
   11a10:	smlabb	r8, r8, ip, sl
   11a14:	smlabb	ip, r7, r1, r0
   11a18:	smlabb	r6, fp, r2, r5
   11a1c:	add	r2, r9, #16
   11a20:	ldrh	sl, [r2, #24]
   11a24:	add	r1, r2, #16
   11a28:	ldrh	fp, [r3, #-2]
   11a2c:	add	r0, r3, #16
   11a30:	ldrh	r9, [r2, #28]
   11a34:	ldrh	r5, [r3, #2]
   11a38:	smlabb	r4, sl, fp, r4
   11a3c:	ldrh	r7, [r2, #32]
   11a40:	ldrh	sl, [r3, #6]
   11a44:	smlabb	r8, r9, r5, r8
   11a48:	ldrh	r9, [r2, #36]	; 0x24
   11a4c:	smlabb	r6, r7, sl, r6
   11a50:	ldrh	r7, [r3, #10]
   11a54:	ldrh	r5, [r2, #26]
   11a58:	ldrh	fp, [r3]
   11a5c:	smlabb	ip, r9, r7, ip
   11a60:	ldrh	sl, [r2, #30]
   11a64:	ldrh	r9, [r3, #4]
   11a68:	smlabb	r4, r5, fp, r4
   11a6c:	ldrh	r7, [r2, #34]	; 0x22
   11a70:	smlabb	r8, sl, r9, r8
   11a74:	ldrh	r5, [r2, #38]	; 0x26
   11a78:	ldrh	sl, [r3, #8]
   11a7c:	ldrh	r2, [r3, #12]
   11a80:	ldrh	fp, [r1, #24]
   11a84:	smlabb	r6, r7, sl, r6
   11a88:	ldrh	r9, [r1, #28]
   11a8c:	smlabb	ip, r5, r2, ip
   11a90:	ldrh	sl, [r3, #14]
   11a94:	ldrh	r5, [r3, #18]
   11a98:	ldrh	r2, [r3, #26]
   11a9c:	smlabb	fp, fp, sl, r4
   11aa0:	ldrh	r7, [r1, #32]
   11aa4:	ldrh	r4, [r3, #22]
   11aa8:	smlabb	r9, r9, r5, r8
   11aac:	ldrh	r8, [r1, #36]	; 0x24
   11ab0:	smlabb	r7, r7, r4, r6
   11ab4:	ldrh	r3, [r3, #16]
   11ab8:	smlabb	r5, r8, r2, ip
   11abc:	ldrh	r4, [r1, #26]
   11ac0:	ldr	r6, [sp, #24]
   11ac4:	add	r2, r1, #16
   11ac8:	ldrh	sl, [r1, #30]
   11acc:	ldrh	ip, [r1, #38]	; 0x26
   11ad0:	cmp	r2, r6
   11ad4:	smlabb	r4, r4, r3, fp
   11ad8:	ldrh	r6, [r1, #34]	; 0x22
   11adc:	ldrh	r8, [r0, #4]
   11ae0:	add	r3, r0, #16
   11ae4:	ldrh	fp, [r0, #8]
   11ae8:	ldrh	r1, [r0, #12]
   11aec:	smlabb	r8, sl, r8, r9
   11af0:	smlabb	r6, r6, fp, r7
   11af4:	smlabb	ip, ip, r1, r5
   11af8:	bne	11a20 <close@plt+0x9078>
   11afc:	lsr	r8, r8, #16
   11b00:	movw	r3, #45999	; 0xb3af
   11b04:	movt	r3, #65535	; 0xffff
   11b08:	lsr	r4, r4, #16
   11b0c:	movw	r5, #23186	; 0x5a92
   11b10:	movw	r2, #55932	; 0xda7c
   11b14:	smulbb	r7, r8, r3
   11b18:	movt	r2, #65535	; 0xffff
   11b1c:	smlabb	sl, r4, r5, r7
   11b20:	movw	r1, #42350	; 0xa56e
   11b24:	movt	r1, #65535	; 0xffff
   11b28:	movw	fp, #9604	; 0x2584
   11b2c:	smulbb	r9, r4, r2
   11b30:	lsr	r6, r6, #16
   11b34:	smlabb	r9, r8, r3, r9
   11b38:	str	sl, [sp, #20]
   11b3c:	smulbb	sl, r4, fp
   11b40:	movw	r0, #44342	; 0xad36
   11b44:	smulbb	r4, r4, r1
   11b48:	movt	r0, #65535	; 0xffff
   11b4c:	smlabb	fp, r8, r3, sl
   11b50:	movw	r7, #21194	; 0x52ca
   11b54:	smlabb	r8, r8, r3, r4
   11b58:	ldr	r3, [pc, #2132]	; 123b4 <close@plt+0x9a0c>
   11b5c:	smlabb	r9, r6, r0, r9
   11b60:	add	r3, pc, r3
   11b64:	smlabb	sl, r6, r0, fp
   11b68:	ldr	r0, [sp, #20]
   11b6c:	smlabb	r8, r6, r7, r8
   11b70:	ldr	r4, [sp, #12]
   11b74:	smlabb	r6, r6, r7, r0
   11b78:	lsr	ip, ip, #16
   11b7c:	add	r7, r3, #114	; 0x72
   11b80:	ldrh	r0, [r4, #16]
   11b84:	smlabb	r9, ip, r5, r9
   11b88:	str	r7, [sp, #20]
   11b8c:	smlabb	r2, ip, r2, r8
   11b90:	ldrh	r5, [r7, #-2]
   11b94:	ldr	r8, [sp, #12]
   11b98:	movw	fp, #9604	; 0x2584
   11b9c:	str	r3, [sp, #36]	; 0x24
   11ba0:	mov	r3, #32768	; 0x8000
   11ba4:	smlabb	r1, ip, r1, sl
   11ba8:	ldrh	sl, [r7, #2]
   11bac:	smlabb	r0, r0, r5, r3
   11bb0:	ldr	r5, [sp, #20]
   11bb4:	smlabb	r7, ip, fp, r6
   11bb8:	ldrh	fp, [r8, #24]
   11bbc:	ldr	ip, [sp, #20]
   11bc0:	ldr	r8, [sp, #12]
   11bc4:	ldrh	r4, [r4, #20]
   11bc8:	ldrh	r6, [ip, #6]
   11bcc:	ldrh	ip, [r5, #10]
   11bd0:	ldrh	r5, [r8, #28]
   11bd4:	smlabb	r4, r4, sl, r3
   11bd8:	ldr	sl, [sp, #28]
   11bdc:	smlabb	fp, fp, r6, r3
   11be0:	smlabb	ip, r5, ip, r3
   11be4:	ldr	r3, [sp, #20]
   11be8:	str	r9, [sl, #8]
   11bec:	add	r5, r8, #16
   11bf0:	ldrh	r9, [r8, #18]
   11bf4:	ldrh	r6, [r3]
   11bf8:	ldr	r8, [sp, #24]
   11bfc:	ldrh	r3, [r3, #4]
   11c00:	str	r1, [sl, #4]
   11c04:	cmp	r8, r5
   11c08:	ldr	sl, [sp, #12]
   11c0c:	smlabb	r0, r9, r6, r0
   11c10:	rsb	r1, sl, r8
   11c14:	ldr	r8, [sp, #28]
   11c18:	sub	r1, r1, #16
   11c1c:	ldr	r9, [sp, #12]
   11c20:	ubfx	r1, r1, #4, #1
   11c24:	ldr	r6, [sp, #20]
   11c28:	str	r2, [r8, #12]
   11c2c:	ldr	r2, [sp, #28]
   11c30:	ldrh	r8, [sl, #22]
   11c34:	ldrh	r6, [r6, #8]
   11c38:	str	r7, [r2]
   11c3c:	ldr	r7, [sp, #44]	; 0x2c
   11c40:	smlabb	r8, r8, r3, r4
   11c44:	ldr	r4, [sp, #20]
   11c48:	lsl	sl, r7, #2
   11c4c:	ldrh	r7, [r9, #26]
   11c50:	str	sl, [sp, #32]
   11c54:	ldrh	r2, [r4, #12]
   11c58:	ldrh	sl, [r9, #30]
   11c5c:	smlabb	r6, r7, r6, fp
   11c60:	ldr	r9, [sp, #28]
   11c64:	ldr	fp, [sp, #36]	; 0x24
   11c68:	ldr	r7, [sp, #32]
   11c6c:	add	r3, fp, #130	; 0x82
   11c70:	add	r4, r9, r7
   11c74:	str	r4, [sp, #40]	; 0x28
   11c78:	smlabb	ip, sl, r2, ip
   11c7c:	beq	11ddc <close@plt+0x9434>
   11c80:	cmp	r1, #0
   11c84:	beq	11d00 <close@plt+0x9358>
   11c88:	ldrh	sl, [r5, #16]
   11c8c:	add	r5, r5, #16
   11c90:	ldrh	r1, [r3, #-2]
   11c94:	ldrh	fp, [r5, #4]
   11c98:	ldrh	r2, [r3, #2]
   11c9c:	smlabb	r0, sl, r1, r0
   11ca0:	ldrh	r9, [r5, #8]
   11ca4:	ldrh	sl, [r5, #12]
   11ca8:	ldrh	r7, [r3, #6]
   11cac:	ldrh	r4, [r3, #10]
   11cb0:	ldrh	r1, [r5, #2]
   11cb4:	smlabb	r8, fp, r2, r8
   11cb8:	ldrh	fp, [r3]
   11cbc:	smlabb	r6, r9, r7, r6
   11cc0:	ldrh	r2, [r3, #12]
   11cc4:	smlabb	ip, sl, r4, ip
   11cc8:	ldrh	r9, [r5, #6]
   11ccc:	smlabb	r0, r1, fp, r0
   11cd0:	ldr	fp, [sp, #24]
   11cd4:	ldrh	r7, [r5, #10]
   11cd8:	ldrh	sl, [r5, #14]
   11cdc:	cmp	fp, r5
   11ce0:	ldrh	r4, [r3, #4]
   11ce4:	ldrh	r1, [r3, #8]
   11ce8:	ldr	r3, [sp, #36]	; 0x24
   11cec:	smlabb	r8, r9, r4, r8
   11cf0:	add	r3, r3, #146	; 0x92
   11cf4:	smlabb	r6, r7, r1, r6
   11cf8:	smlabb	ip, sl, r2, ip
   11cfc:	beq	11ddc <close@plt+0x9434>
   11d00:	ldrh	sl, [r5, #16]
   11d04:	add	r2, r5, #16
   11d08:	ldrh	r7, [r3, #-2]
   11d0c:	add	r1, r3, #16
   11d10:	ldrh	r9, [r5, #20]
   11d14:	ldrh	r4, [r3, #2]
   11d18:	smlabb	r0, sl, r7, r0
   11d1c:	ldrh	fp, [r3, #6]
   11d20:	ldrh	r7, [r5, #24]
   11d24:	smlabb	r8, r9, r4, r8
   11d28:	ldrh	r9, [r5, #28]
   11d2c:	ldrh	r4, [r3, #10]
   11d30:	ldrh	sl, [r5, #18]
   11d34:	smlabb	r6, r7, fp, r6
   11d38:	ldrh	r7, [r3]
   11d3c:	smlabb	ip, r9, r4, ip
   11d40:	ldrh	fp, [r5, #22]
   11d44:	ldrh	r9, [r3, #4]
   11d48:	smlabb	r0, sl, r7, r0
   11d4c:	ldrh	r4, [r3, #12]
   11d50:	smlabb	r8, fp, r9, r8
   11d54:	ldrh	r7, [r5, #26]
   11d58:	ldrh	sl, [r5, #30]
   11d5c:	ldrh	r5, [r3, #8]
   11d60:	ldrh	fp, [r2, #16]
   11d64:	smlabb	ip, sl, r4, ip
   11d68:	ldrh	r9, [r2, #20]
   11d6c:	smlabb	r6, r7, r5, r6
   11d70:	ldrh	sl, [r3, #18]
   11d74:	ldrh	r5, [r3, #14]
   11d78:	ldrh	r7, [r2, #24]
   11d7c:	smlabb	r9, r9, sl, r8
   11d80:	ldrh	r4, [r3, #26]
   11d84:	smlabb	fp, fp, r5, r0
   11d88:	ldrh	r8, [r2, #28]
   11d8c:	ldrh	r0, [r3, #22]
   11d90:	add	r5, r2, #16
   11d94:	ldrh	r3, [r3, #16]
   11d98:	smlabb	r4, r8, r4, ip
   11d9c:	ldrh	sl, [r2, #22]
   11da0:	smlabb	r7, r7, r0, r6
   11da4:	ldrh	r0, [r2, #18]
   11da8:	ldr	r6, [sp, #24]
   11dac:	ldrh	ip, [r2, #30]
   11db0:	smlabb	r0, r0, r3, fp
   11db4:	ldrh	r8, [r1, #4]
   11db8:	cmp	r6, r5
   11dbc:	ldrh	fp, [r1, #8]
   11dc0:	ldrh	r6, [r2, #26]
   11dc4:	add	r3, r1, #16
   11dc8:	ldrh	r2, [r1, #12]
   11dcc:	smlabb	r8, sl, r8, r9
   11dd0:	smlabb	r6, r6, fp, r7
   11dd4:	smlabb	ip, ip, r2, r4
   11dd8:	bne	11d00 <close@plt+0x9358>
   11ddc:	lsr	r8, r8, #16
   11de0:	movw	r2, #55932	; 0xda7c
   11de4:	movt	r2, #65535	; 0xffff
   11de8:	lsr	r0, r0, #16
   11dec:	movw	r5, #23186	; 0x5a92
   11df0:	movw	r1, #44342	; 0xad36
   11df4:	movt	r1, #65535	; 0xffff
   11df8:	movw	r4, #9604	; 0x2584
   11dfc:	smulbb	sl, r8, r5
   11e00:	movw	r7, #21194	; 0x52ca
   11e04:	smulbb	r9, r8, r2
   11e08:	movw	r3, #42350	; 0xa56e
   11e0c:	smlabb	fp, r0, r7, sl
   11e10:	movt	r3, #65535	; 0xffff
   11e14:	smulbb	sl, r8, r4
   11e18:	lsr	r6, r6, #16
   11e1c:	smlabb	r9, r0, r1, r9
   11e20:	lsr	ip, ip, #16
   11e24:	smlabb	r1, r0, r1, sl
   11e28:	smulbb	r8, r8, r3
   11e2c:	smlabb	r0, r0, r7, r8
   11e30:	ldr	r7, [sp, #12]
   11e34:	smlabb	r9, r6, r5, r9
   11e38:	ldr	r5, [sp, #16]
   11e3c:	ldrh	sl, [r7, #8]
   11e40:	smlabb	r1, r6, r3, r1
   11e44:	ldr	r3, [sp, #12]
   11e48:	smlabb	r0, r6, r2, r0
   11e4c:	str	sl, [sp, #36]	; 0x24
   11e50:	smlabb	r6, r6, r4, fp
   11e54:	ldrh	sl, [r3, #12]
   11e58:	ldrh	fp, [r3, #16]
   11e5c:	movw	r3, #45999	; 0xb3af
   11e60:	movt	r3, #65535	; 0xffff
   11e64:	ldr	r2, [sp, #16]
   11e68:	ldrh	r8, [r5, #-2]
   11e6c:	mov	r5, #32768	; 0x8000
   11e70:	smlabb	r4, ip, r3, r9
   11e74:	ldr	r9, [sp, #12]
   11e78:	smlabb	r0, ip, r3, r0
   11e7c:	ldrh	r7, [r2, #2]
   11e80:	smlabb	r6, ip, r3, r6
   11e84:	ldrh	r2, [r2, #6]
   11e88:	smlabb	r3, ip, r3, r1
   11e8c:	ldr	ip, [sp, #16]
   11e90:	str	r4, [sp, #4]
   11e94:	ldrh	r4, [r9, #20]
   11e98:	ldrh	r1, [ip, #10]
   11e9c:	ldr	r9, [sp, #36]	; 0x24
   11ea0:	smlabb	sl, sl, r7, r5
   11ea4:	ldr	r7, [sp, #44]	; 0x2c
   11ea8:	smlabb	ip, r9, r8, r5
   11eac:	ldr	r8, [sp, #28]
   11eb0:	smlabb	fp, fp, r2, r5
   11eb4:	ldr	r2, [sp, #12]
   11eb8:	smlabb	r5, r4, r1, r5
   11ebc:	ldr	r1, [sp, #24]
   11ec0:	str	r6, [r8, r7, lsl #2]
   11ec4:	ldr	r9, [sp, #12]
   11ec8:	ldrh	r8, [r2, #10]
   11ecc:	ldr	r6, [sp, #16]
   11ed0:	str	r5, [sp, #36]	; 0x24
   11ed4:	add	r5, r2, #16
   11ed8:	ldrh	r7, [r2, #14]
   11edc:	cmp	r1, r5
   11ee0:	ldr	r2, [sp, #40]	; 0x28
   11ee4:	ldr	r1, [sp, #4]
   11ee8:	ldrh	r4, [r6]
   11eec:	str	fp, [sp, #28]
   11ef0:	ldrh	r6, [r6, #4]
   11ef4:	ldrh	fp, [r9, #18]
   11ef8:	str	r1, [r2, #8]
   11efc:	ldr	r1, [sp, #24]
   11f00:	smlabb	r8, r8, r4, ip
   11f04:	rsb	r9, r9, r1
   11f08:	sub	r1, r9, #16
   11f0c:	ldr	r9, [sp, #40]	; 0x28
   11f10:	ldr	ip, [sp, #16]
   11f14:	smlabb	r7, r7, r6, sl
   11f18:	str	r0, [r9, #12]
   11f1c:	ldr	r0, [sp, #16]
   11f20:	ldr	sl, [sp, #28]
   11f24:	ldrh	r4, [ip, #12]
   11f28:	ldrh	r2, [r0, #8]
   11f2c:	ubfx	r0, r1, #4, #1
   11f30:	str	r3, [r9, #4]
   11f34:	ldr	r3, [sp, #12]
   11f38:	smlabb	r2, fp, r2, sl
   11f3c:	ldr	r6, [sp, #40]	; 0x28
   11f40:	ldrh	r1, [r3, #22]
   11f44:	add	r3, ip, #16
   11f48:	ldr	ip, [sp, #36]	; 0x24
   11f4c:	ldr	fp, [sp, #32]
   11f50:	smlabb	r1, r1, r4, ip
   11f54:	add	r9, r6, fp
   11f58:	str	r9, [sp, #16]
   11f5c:	beq	120b8 <close@plt+0x9710>
   11f60:	cmp	r0, #0
   11f64:	beq	11fdc <close@plt+0x9634>
   11f68:	ldrh	r4, [r5, #8]
   11f6c:	add	r5, r5, #16
   11f70:	ldrh	r0, [r3, #-2]
   11f74:	add	r3, r3, #16
   11f78:	ldrh	sl, [r5, #-4]
   11f7c:	ldrh	r6, [r3, #-14]
   11f80:	smlabb	r8, r4, r0, r8
   11f84:	ldrh	r9, [r5]
   11f88:	ldrh	ip, [r5, #4]
   11f8c:	ldrh	fp, [r3, #-10]
   11f90:	ldrh	r4, [r3, #-6]
   11f94:	smlabb	r7, sl, r6, r7
   11f98:	ldrh	r0, [r3, #-16]
   11f9c:	ldrh	r6, [r5, #-6]
   11fa0:	smlabb	r2, r9, fp, r2
   11fa4:	ldrh	sl, [r5, #-2]
   11fa8:	smlabb	r1, ip, r4, r1
   11fac:	ldrh	fp, [r5, #2]
   11fb0:	smlabb	r8, r6, r0, r8
   11fb4:	ldr	r6, [sp, #24]
   11fb8:	ldrh	r4, [r5, #6]
   11fbc:	ldrh	r9, [r3, #-12]
   11fc0:	cmp	r6, r5
   11fc4:	ldrh	r0, [r3, #-8]
   11fc8:	ldrh	ip, [r3, #-4]
   11fcc:	smlabb	r7, sl, r9, r7
   11fd0:	smlabb	r2, fp, r0, r2
   11fd4:	smlabb	r1, r4, ip, r1
   11fd8:	beq	120b8 <close@plt+0x9710>
   11fdc:	ldrh	sl, [r5, #8]
   11fe0:	add	r0, r5, #16
   11fe4:	ldrh	fp, [r3, #-2]
   11fe8:	add	ip, r3, #16
   11fec:	ldrh	r9, [r5, #12]
   11ff0:	ldrh	r4, [r3, #2]
   11ff4:	smlabb	r8, sl, fp, r8
   11ff8:	ldrh	r6, [r5, #16]
   11ffc:	smlabb	r7, r9, r4, r7
   12000:	ldrh	fp, [r3, #6]
   12004:	ldrh	r9, [r5, #20]
   12008:	ldrh	r4, [r3, #10]
   1200c:	ldrh	sl, [r5, #10]
   12010:	smlabb	r2, r6, fp, r2
   12014:	ldrh	r6, [r3]
   12018:	smlabb	r1, r9, r4, r1
   1201c:	ldrh	fp, [r5, #14]
   12020:	ldrh	r9, [r3, #4]
   12024:	smlabb	r8, sl, r6, r8
   12028:	ldrh	r4, [r3, #12]
   1202c:	smlabb	r7, fp, r9, r7
   12030:	ldrh	r6, [r5, #18]
   12034:	ldrh	sl, [r5, #22]
   12038:	ldrh	r5, [r3, #8]
   1203c:	ldrh	fp, [r0, #8]
   12040:	smlabb	r1, sl, r4, r1
   12044:	ldrh	r9, [r0, #12]
   12048:	smlabb	r2, r6, r5, r2
   1204c:	ldrh	r6, [r3, #14]
   12050:	ldrh	r5, [r3, #18]
   12054:	ldrh	sl, [r0, #16]
   12058:	smlabb	fp, fp, r6, r8
   1205c:	ldrh	r4, [r3, #26]
   12060:	ldrh	r8, [r3, #22]
   12064:	smlabb	r9, r9, r5, r7
   12068:	ldrh	r7, [r0, #20]
   1206c:	smlabb	r6, sl, r8, r2
   12070:	ldrh	r3, [r3, #16]
   12074:	smlabb	r4, r7, r4, r1
   12078:	ldrh	r8, [r0, #10]
   1207c:	ldr	r2, [sp, #24]
   12080:	add	r5, r0, #16
   12084:	ldrh	sl, [r0, #14]
   12088:	smlabb	r8, r8, r3, fp
   1208c:	ldrh	r7, [ip, #4]
   12090:	cmp	r2, r5
   12094:	ldrh	fp, [ip, #8]
   12098:	ldrh	r2, [r0, #18]
   1209c:	add	r3, ip, #16
   120a0:	ldrh	r0, [r0, #22]
   120a4:	ldrh	r1, [ip, #12]
   120a8:	smlabb	r7, sl, r7, r9
   120ac:	smlabb	r2, r2, fp, r6
   120b0:	smlabb	r1, r0, r1, r4
   120b4:	bne	11fdc <close@plt+0x9634>
   120b8:	lsr	sl, r7, #16
   120bc:	movw	r5, #45999	; 0xb3af
   120c0:	movt	r5, #65535	; 0xffff
   120c4:	lsr	r6, r8, #16
   120c8:	movw	r8, #23186	; 0x5a92
   120cc:	lsr	r0, r2, #16
   120d0:	smulbb	r9, sl, r5
   120d4:	ldr	r2, [sp, #12]
   120d8:	smlabb	r7, r6, r8, r9
   120dc:	movw	r4, #55932	; 0xda7c
   120e0:	ldrh	fp, [r2], #2
   120e4:	movt	r4, #65535	; 0xffff
   120e8:	movw	r8, #9604	; 0x2584
   120ec:	movw	ip, #42350	; 0xa56e
   120f0:	smulbb	r3, r6, r4
   120f4:	str	fp, [sp, #28]
   120f8:	str	r7, [sp, #36]	; 0x24
   120fc:	movt	ip, #65535	; 0xffff
   12100:	smulbb	r7, r6, r8
   12104:	movw	r9, #44342	; 0xad36
   12108:	smlabb	fp, sl, r5, r7
   1210c:	movt	r9, #65535	; 0xffff
   12110:	smlabb	r3, sl, r5, r3
   12114:	ldr	r7, [sp, #32]
   12118:	smulbb	r6, r6, ip
   1211c:	ldr	r8, [sp, #16]
   12120:	smlabb	r6, sl, r5, r6
   12124:	add	r8, r8, r7
   12128:	smlabb	sl, r0, r9, r3
   1212c:	ldr	r3, [sp, #12]
   12130:	smlabb	r9, r0, r9, fp
   12134:	add	r7, r3, #18
   12138:	str	r8, [sp, #24]
   1213c:	lsr	r1, r1, #16
   12140:	ldr	r8, [sp, #20]
   12144:	ldr	r3, [sp, #36]	; 0x24
   12148:	str	sl, [sp, #32]
   1214c:	str	r9, [sp, #12]
   12150:	movw	r9, #21194	; 0x52ca
   12154:	ldrh	fp, [r2, #2]
   12158:	smlabb	r6, r0, r9, r6
   1215c:	ldrh	r5, [r8, #-2]
   12160:	ldrh	sl, [r8, #2]
   12164:	str	r7, [sp, #4]
   12168:	ldrh	r8, [r8, #6]
   1216c:	smlabb	r7, r0, r9, r3
   12170:	ldrh	r9, [r2, #6]
   12174:	mov	r0, #32768	; 0x8000
   12178:	ldr	r3, [sp, #28]
   1217c:	smlabb	sl, fp, sl, r0
   12180:	smlabb	fp, r9, r8, r0
   12184:	ldr	r8, [sp, #20]
   12188:	ldrh	r9, [r2, #10]
   1218c:	smlabb	r5, r3, r5, r0
   12190:	ldrh	r8, [r8, #10]
   12194:	movw	r3, #23186	; 0x5a92
   12198:	str	fp, [sp, #28]
   1219c:	ldr	fp, [sp, #32]
   121a0:	smlabb	r0, r9, r8, r0
   121a4:	movw	r9, #9604	; 0x2584
   121a8:	smlabb	r3, r1, r3, fp
   121ac:	ldr	fp, [sp, #12]
   121b0:	smlabb	r7, r1, r9, r7
   121b4:	ldrh	r8, [r2]
   121b8:	smlabb	r4, r1, r4, r6
   121bc:	ldrh	r6, [r2, #4]
   121c0:	str	r3, [sp, #32]
   121c4:	ldr	r3, [sp, #20]
   121c8:	smlabb	r1, r1, ip, fp
   121cc:	str	r7, [sp, #8]
   121d0:	ldrh	r9, [r3, #4]
   121d4:	ldrh	r7, [r3]
   121d8:	ldr	ip, [sp, #20]
   121dc:	ldr	r3, [sp, #28]
   121e0:	smlabb	r5, r8, r7, r5
   121e4:	ldrh	r7, [r2, #8]
   121e8:	ldrh	r8, [ip, #8]
   121ec:	ldrh	r2, [r2, #12]
   121f0:	smlabb	sl, r6, r9, sl
   121f4:	ldrh	r9, [ip, #12]
   121f8:	ldr	r6, [pc, #440]	; 123b8 <close@plt+0x9a10>
   121fc:	smlabb	fp, r7, r8, r3
   12200:	add	ip, pc, r6
   12204:	smlabb	r0, r2, r9, r0
   12208:	ldr	r7, [sp, #20]
   1220c:	add	r8, ip, #194	; 0xc2
   12210:	str	r8, [sp, #12]
   12214:	ldr	r3, [sp, #44]	; 0x2c
   12218:	add	r2, r7, #16
   1221c:	ldr	r9, [sp, #8]
   12220:	ldr	r6, [sp, #40]	; 0x28
   12224:	ldr	ip, [sp, #16]
   12228:	str	r9, [r6, r3, lsl #2]
   1222c:	ldr	r3, [sp, #32]
   12230:	stmib	ip, {r1, r3, r4}
   12234:	ldr	r3, [sp, #4]
   12238:	ldrh	r7, [r3, #-2]
   1223c:	add	ip, r2, #16
   12240:	ldrh	r9, [r2, #-2]
   12244:	add	r1, r3, #16
   12248:	ldrh	r8, [r3, #2]
   1224c:	ldrh	r4, [r2, #2]
   12250:	smlabb	r5, r7, r9, r5
   12254:	ldrh	r6, [r3, #6]
   12258:	ldrh	r7, [r2, #6]
   1225c:	smlabb	sl, r8, r4, sl
   12260:	ldrh	r9, [r3]
   12264:	ldrh	r8, [r3, #10]
   12268:	smlabb	fp, r6, r7, fp
   1226c:	ldrh	r4, [r2, #10]
   12270:	ldrh	r7, [r2]
   12274:	ldrh	r6, [r2, #4]
   12278:	smlabb	r0, r8, r4, r0
   1227c:	ldrh	r8, [r3, #4]
   12280:	smlabb	r9, r9, r7, r5
   12284:	ldrh	r4, [r2, #8]
   12288:	ldrh	r5, [r3, #8]
   1228c:	smlabb	sl, r8, r6, sl
   12290:	ldrh	r8, [r3, #12]
   12294:	smlabb	fp, r5, r4, fp
   12298:	ldrh	r4, [r2, #12]
   1229c:	ldrh	r6, [r2, #14]
   122a0:	ldrh	r7, [r3, #14]
   122a4:	smlabb	r0, r8, r4, r0
   122a8:	ldrh	r5, [r2, #16]
   122ac:	ldrh	r8, [r3, #18]
   122b0:	ldrh	r2, [r2, #18]
   122b4:	smlabb	r7, r7, r6, r9
   122b8:	ldrh	r4, [ip, #10]
   122bc:	ldrh	r9, [r3, #22]
   122c0:	smlabb	r8, r8, r2, sl
   122c4:	ldrh	r6, [ip, #6]
   122c8:	ldrh	sl, [r3, #26]
   122cc:	add	r2, ip, #16
   122d0:	ldrh	r3, [r3, #16]
   122d4:	smlabb	r6, r9, r6, fp
   122d8:	ldr	fp, [sp, #12]
   122dc:	smlabb	r4, sl, r4, r0
   122e0:	ldrh	r9, [ip, #4]
   122e4:	smlabb	r5, r3, r5, r7
   122e8:	ldrh	r0, [ip, #12]
   122ec:	ldrh	r7, [ip, #8]
   122f0:	cmp	r2, fp
   122f4:	ldrh	sl, [r1, #4]
   122f8:	add	r3, r1, #16
   122fc:	ldrh	fp, [r1, #8]
   12300:	ldrh	ip, [r1, #12]
   12304:	smlabb	sl, sl, r9, r8
   12308:	smlabb	fp, fp, r7, r6
   1230c:	smlabb	r0, ip, r0, r4
   12310:	bne	12238 <close@plt+0x9890>
   12314:	lsr	sl, sl, #16
   12318:	movw	r3, #55932	; 0xda7c
   1231c:	movw	r2, #42350	; 0xa56e
   12320:	movt	r3, #65535	; 0xffff
   12324:	movt	r2, #65535	; 0xffff
   12328:	lsr	r5, r5, #16
   1232c:	movw	r4, #23186	; 0x5a92
   12330:	movw	ip, #9604	; 0x2584
   12334:	movw	r1, #44342	; 0xad36
   12338:	movt	r1, #65535	; 0xffff
   1233c:	smulbb	r9, sl, ip
   12340:	movw	r7, #21194	; 0x52ca
   12344:	smulbb	r6, sl, r4
   12348:	lsr	fp, fp, #16
   1234c:	smulbb	r8, sl, r3
   12350:	lsr	r0, r0, #16
   12354:	smulbb	sl, sl, r2
   12358:	smlabb	r8, r5, r1, r8
   1235c:	smlabb	r6, r5, r7, r6
   12360:	smlabb	r1, r5, r1, r9
   12364:	ldr	r9, [sp, #24]
   12368:	smlabb	r5, r5, r7, sl
   1236c:	movw	r7, #45999	; 0xb3af
   12370:	smlabb	r4, fp, r4, r8
   12374:	movt	r7, #65535	; 0xffff
   12378:	smlabb	r2, fp, r2, r1
   1237c:	ldr	r8, [sp, #44]	; 0x2c
   12380:	smlabb	r3, fp, r3, r5
   12384:	smlabb	ip, fp, ip, r6
   12388:	ldr	r6, [sp, #16]
   1238c:	smlabb	r4, r0, r7, r4
   12390:	smlabb	r5, r0, r7, r3
   12394:	smlabb	fp, r0, r7, ip
   12398:	smlabb	r0, r0, r7, r2
   1239c:	str	fp, [r6, r8, lsl #2]
   123a0:	stmib	r9, {r0, r4, r5}
   123a4:	add	sp, sp, #48	; 0x30
   123a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   123ac:	bx	lr
   123b0:	andeq	r3, r0, ip, lsr #7
   123b4:	ldrdeq	r3, [r0], -r8
   123b8:	andeq	r2, r0, r8, lsr fp
   123bc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   123c0:	sub	sp, sp, #116	; 0x74
   123c4:	ldr	r6, [pc, #3068]	; 12fc8 <close@plt+0xa620>
   123c8:	mov	r9, #5
   123cc:	ldr	ip, [pc, #3064]	; 12fcc <close@plt+0xa624>
   123d0:	add	r6, pc, r6
   123d4:	str	r0, [sp, #28]
   123d8:	str	r2, [sp, #44]	; 0x2c
   123dc:	mov	r0, #32768	; 0x8000
   123e0:	str	r1, [sp, #12]
   123e4:	mov	r8, r0
   123e8:	ldr	r1, [r6, ip]
   123ec:	mov	fp, r0
   123f0:	ldr	r3, [pc, #3032]	; 12fd0 <close@plt+0xa628>
   123f4:	mov	r5, r0
   123f8:	ldr	r2, [sp, #28]
   123fc:	mov	ip, r0
   12400:	ldr	r7, [r1]
   12404:	add	r4, pc, r3
   12408:	add	r3, r4, #224	; 0xe0
   1240c:	mov	r4, r0
   12410:	str	r1, [sp, #48]	; 0x30
   12414:	str	r7, [sp, #108]	; 0x6c
   12418:	mov	r7, r9
   1241c:	str	r3, [sp, #24]
   12420:	str	r0, [sp, #16]
   12424:	str	r0, [sp, #20]
   12428:	str	r9, [sp]
   1242c:	ldrh	sl, [r2, #48]	; 0x30
   12430:	subs	r6, r7, #1
   12434:	ldrh	r1, [r3]
   12438:	add	r2, r2, #32
   1243c:	ldrh	r9, [r2, #24]
   12440:	add	r3, r3, #32
   12444:	ldrh	r7, [r2, #20]
   12448:	smlabb	r1, sl, r1, ip
   1244c:	ldrh	sl, [r3, #-24]	; 0xffffffe8
   12450:	ldrh	ip, [r2, #18]
   12454:	str	r6, [sp]
   12458:	smlabb	fp, r9, sl, fp
   1245c:	ldrh	r6, [r3, #-28]	; 0xffffffe4
   12460:	ldrh	sl, [r3, #-30]	; 0xffffffe2
   12464:	ldrh	r9, [r2, #32]
   12468:	smlabb	r5, r7, r6, r5
   1246c:	ldrh	r7, [r2, #28]
   12470:	smlabb	r1, ip, sl, r1
   12474:	ldrh	r6, [r3, #-20]	; 0xffffffec
   12478:	ldrh	sl, [r2, #22]
   1247c:	ldr	ip, [sp, #20]
   12480:	smlabb	r4, r7, r6, r4
   12484:	ldrh	r6, [r3, #-16]
   12488:	ldrh	r7, [r2, #36]	; 0x24
   1248c:	str	r1, [sp, #4]
   12490:	smlabb	r8, r9, r6, r8
   12494:	ldrh	r1, [r3, #-12]
   12498:	ldrh	r9, [r3, #-26]	; 0xffffffe6
   1249c:	ldrh	r6, [r2, #40]	; 0x28
   124a0:	smlabb	r7, r7, r1, ip
   124a4:	ldrh	r1, [r3, #-8]
   124a8:	smlabb	r5, sl, r9, r5
   124ac:	ldr	sl, [sp, #16]
   124b0:	ldrh	ip, [r2, #44]	; 0x2c
   124b4:	ldrh	r9, [r2, #26]
   124b8:	smlabb	r6, r6, r1, sl
   124bc:	ldrh	sl, [r3, #-4]
   124c0:	ldrh	r1, [r3, #-22]	; 0xffffffea
   124c4:	smlabb	r0, ip, sl, r0
   124c8:	ldrh	sl, [r2, #30]
   124cc:	ldrh	ip, [r3, #-18]	; 0xffffffee
   124d0:	smlabb	fp, r9, r1, fp
   124d4:	ldrh	r9, [r2, #34]	; 0x22
   124d8:	ldrh	r1, [r3, #-14]
   124dc:	smlabb	r4, sl, ip, r4
   124e0:	ldrh	sl, [r2, #38]	; 0x26
   124e4:	ldrh	ip, [r3, #-10]
   124e8:	smlabb	r8, r9, r1, r8
   124ec:	ldrh	r9, [r2, #42]	; 0x2a
   124f0:	ldrh	r1, [r3, #-6]
   124f4:	smlabb	r7, sl, ip, r7
   124f8:	ldrh	sl, [r2, #46]	; 0x2e
   124fc:	ldrh	ip, [r3, #-2]
   12500:	smlabb	r6, r9, r1, r6
   12504:	smlabb	r0, sl, ip, r0
   12508:	strne	r7, [sp, #20]
   1250c:	strne	r6, [sp, #16]
   12510:	ldmne	sp, {r7, ip}
   12514:	bne	1242c <close@plt+0x9a84>
   12518:	mov	r9, fp
   1251c:	ldr	fp, [sp, #4]
   12520:	mov	ip, r7
   12524:	ldr	r7, [sp]
   12528:	lsr	r5, r5, #16
   1252c:	asr	r3, r9, #16
   12530:	mov	r1, r6
   12534:	strh	r3, [sp, #64]	; 0x40
   12538:	lsr	r6, fp, #16
   1253c:	ldr	r3, [sp, #24]
   12540:	add	sl, sp, #60	; 0x3c
   12544:	asr	r8, r8, #16
   12548:	asr	ip, ip, #16
   1254c:	asr	r0, r0, #16
   12550:	str	sl, [sp, #8]
   12554:	mov	r2, r6
   12558:	mov	sl, r5
   1255c:	strh	r5, [sp, #62]	; 0x3e
   12560:	strh	r8, [sp, #68]	; 0x44
   12564:	mov	r5, r7
   12568:	strh	ip, [sp, #70]	; 0x46
   1256c:	mov	r9, r7
   12570:	strh	r0, [sp, #74]	; 0x4a
   12574:	mov	fp, r7
   12578:	mov	ip, r7
   1257c:	mov	r8, r7
   12580:	mov	r0, r7
   12584:	asr	r4, r4, #16
   12588:	asr	r1, r1, #16
   1258c:	str	r7, [sp, #16]
   12590:	str	r7, [sp, #20]
   12594:	strh	r6, [sp, #60]	; 0x3c
   12598:	str	r7, [sp, #4]
   1259c:	strh	r4, [sp, #66]	; 0x42
   125a0:	strh	r1, [sp, #72]	; 0x48
   125a4:	ldrh	r6, [r3, #160]	; 0xa0
   125a8:	add	r7, r0, #4
   125ac:	ldrh	r4, [r3, #168]	; 0xa8
   125b0:	cmp	r7, #16
   125b4:	str	r7, [sp]
   125b8:	add	r3, r3, #32
   125bc:	smlabb	r7, r2, r6, r8
   125c0:	ldrh	r8, [r3, #140]	; 0x8c
   125c4:	smlabb	r9, r2, r4, r9
   125c8:	ldrh	r6, [r3, #148]	; 0x94
   125cc:	ldr	r4, [sp, #4]
   125d0:	ldrh	r0, [r3, #132]	; 0x84
   125d4:	smlabb	r5, r2, r8, r5
   125d8:	ldrh	r1, [r3, #152]	; 0x98
   125dc:	smlabb	r8, r2, r6, r4
   125e0:	ldr	r6, [sp, #20]
   125e4:	smlabb	fp, r2, r0, fp
   125e8:	ldrh	r0, [r3, #144]	; 0x90
   125ec:	ldr	r4, [sp, #16]
   125f0:	smlabb	r1, r2, r1, r6
   125f4:	str	r8, [sp, #4]
   125f8:	smlabb	ip, r2, r0, ip
   125fc:	ldrh	r8, [r3, #130]	; 0x82
   12600:	ldrh	r0, [r3, #156]	; 0x9c
   12604:	ldrh	r6, [r3, #138]	; 0x8a
   12608:	smlabb	r8, sl, r8, r7
   1260c:	ldrh	r7, [r3, #146]	; 0x92
   12610:	smlabb	r2, r2, r0, r4
   12614:	ldrh	r0, [r3, #134]	; 0x86
   12618:	ldrh	r4, [r3, #142]	; 0x8e
   1261c:	smlabb	r9, sl, r6, r9
   12620:	ldrh	r6, [r3, #154]	; 0x9a
   12624:	smlabb	fp, sl, r0, fp
   12628:	ldrh	r0, [r3, #150]	; 0x96
   1262c:	smlabb	r5, sl, r4, r5
   12630:	ldrh	r4, [r3, #158]	; 0x9e
   12634:	smlabb	ip, sl, r7, ip
   12638:	ldr	r7, [sp, #4]
   1263c:	smlabb	r1, sl, r6, r1
   12640:	smlabb	r0, sl, r0, r7
   12644:	smlabb	sl, sl, r4, r2
   12648:	beq	12670 <close@plt+0x9cc8>
   1264c:	ldr	r7, [sp]
   12650:	add	r4, sp, #60	; 0x3c
   12654:	str	sl, [sp, #16]
   12658:	str	r0, [sp, #4]
   1265c:	ldrh	r2, [r4, r7]!
   12660:	str	r1, [sp, #20]
   12664:	ldr	r0, [sp]
   12668:	ldrh	sl, [r4, #2]
   1266c:	b	125a4 <close@plt+0x9bfc>
   12670:	ldr	r6, [sp, #44]	; 0x2c
   12674:	mov	r2, r8
   12678:	ldr	r7, [sp, #12]
   1267c:	ldr	r8, [pc, #2384]	; 12fd4 <close@plt+0xa62c>
   12680:	lsl	r4, r6, #2
   12684:	str	fp, [sp, #80]	; 0x50
   12688:	add	r3, pc, r8
   1268c:	add	r8, r7, r4
   12690:	ldr	r7, [sp, #12]
   12694:	add	r3, r3, #512	; 0x200
   12698:	str	r9, [sp, #84]	; 0x54
   1269c:	str	r5, [sp, #88]	; 0x58
   126a0:	str	fp, [r7, #4]
   126a4:	ldr	fp, [sp, #12]
   126a8:	str	r2, [r7]
   126ac:	str	r4, [sp, #32]
   126b0:	mov	r4, r3
   126b4:	str	r9, [fp, #8]
   126b8:	ldr	r9, [sp, #12]
   126bc:	str	r5, [fp, #12]
   126c0:	ldr	r5, [sp, #12]
   126c4:	str	r3, [sp, #40]	; 0x28
   126c8:	ldr	r3, [sp, #28]
   126cc:	str	ip, [r9, #16]
   126d0:	str	r8, [sp, #20]
   126d4:	mov	r8, #32768	; 0x8000
   126d8:	str	ip, [sp, #92]	; 0x5c
   126dc:	mov	ip, #0
   126e0:	str	sl, [r5, #28]
   126e4:	mov	r6, r8
   126e8:	str	sl, [sp, #104]	; 0x68
   126ec:	mov	r7, r8
   126f0:	str	r0, [r5, #20]
   126f4:	mov	r2, r8
   126f8:	str	r1, [r5, #24]
   126fc:	mov	fp, r8
   12700:	mov	r5, r8
   12704:	mov	sl, ip
   12708:	str	r8, [sp, #8]
   1270c:	str	r8, [sp, #16]
   12710:	str	r8, [sp, #4]
   12714:	str	r0, [sp, #96]	; 0x60
   12718:	str	r1, [sp, #100]	; 0x64
   1271c:	str	ip, [sp]
   12720:	ldrh	r0, [r3, #32]
   12724:	add	r1, sl, #16
   12728:	ldrh	sl, [r4]
   1272c:	add	r3, r3, #32
   12730:	str	r1, [sp]
   12734:	add	r4, r4, #32
   12738:	ldr	r9, [sp]
   1273c:	smlabb	r1, r0, sl, fp
   12740:	ldrh	r0, [r3, #8]
   12744:	ldrh	sl, [r4, #-24]	; 0xffffffe8
   12748:	cmp	r9, #80	; 0x50
   1274c:	ldrh	ip, [r4, #-28]	; 0xffffffe4
   12750:	ldrh	r9, [r3, #4]
   12754:	ldrh	fp, [r3, #2]
   12758:	smlabb	r7, r0, sl, r7
   1275c:	ldrh	r0, [r4, #-30]	; 0xffffffe2
   12760:	smlabb	r2, r9, ip, r2
   12764:	ldrh	r9, [r3, #12]
   12768:	smlabb	r1, fp, r0, r1
   1276c:	ldrh	ip, [r4, #-20]	; 0xffffffec
   12770:	ldrh	sl, [r3, #16]
   12774:	ldrh	fp, [r3, #6]
   12778:	smlabb	r6, r9, ip, r6
   1277c:	ldrh	r9, [r4, #-16]
   12780:	ldrh	ip, [r3, #20]
   12784:	ldr	r0, [sp, #16]
   12788:	smlabb	r5, sl, r9, r5
   1278c:	str	r1, [sp, #4]
   12790:	ldrh	sl, [r4, #-12]
   12794:	ldrh	r1, [r4, #-26]	; 0xffffffe6
   12798:	ldrh	r9, [r3, #24]
   1279c:	smlabb	sl, ip, sl, r0
   127a0:	ldrh	r0, [r4, #-8]
   127a4:	smlabb	r2, fp, r1, r2
   127a8:	ldr	fp, [sp, #8]
   127ac:	ldrh	ip, [r3, #28]
   127b0:	ldrh	r1, [r3, #10]
   127b4:	smlabb	r9, r9, r0, fp
   127b8:	ldrh	fp, [r4, #-4]
   127bc:	ldrh	r0, [r4, #-22]	; 0xffffffea
   127c0:	smlabb	r8, ip, fp, r8
   127c4:	ldrh	fp, [r3, #14]
   127c8:	ldrh	ip, [r4, #-18]	; 0xffffffee
   127cc:	smlabb	r7, r1, r0, r7
   127d0:	ldrh	r0, [r3, #18]
   127d4:	ldrh	r1, [r4, #-14]
   127d8:	smlabb	r6, fp, ip, r6
   127dc:	ldrh	fp, [r3, #22]
   127e0:	ldrh	ip, [r4, #-10]
   127e4:	smlabb	r5, r0, r1, r5
   127e8:	ldrh	r1, [r3, #26]
   127ec:	ldrh	r0, [r4, #-6]
   127f0:	smlabb	sl, fp, ip, sl
   127f4:	ldrh	fp, [r3, #30]
   127f8:	ldrh	ip, [r4, #-2]
   127fc:	smlabb	r9, r1, r0, r9
   12800:	smlabb	r8, fp, ip, r8
   12804:	strne	sl, [sp, #16]
   12808:	strne	r9, [sp, #8]
   1280c:	ldmne	sp, {sl, fp}
   12810:	bne	12720 <close@plt+0x9d78>
   12814:	mov	fp, sl
   12818:	ldr	sl, [sp, #4]
   1281c:	lsr	r3, r2, #16
   12820:	strh	r3, [sp, #62]	; 0x3e
   12824:	mov	r1, r8
   12828:	mov	r8, #0
   1282c:	lsr	ip, sl, #16
   12830:	mov	sl, r3
   12834:	ldr	r3, [sp, #40]	; 0x28
   12838:	mov	r0, r9
   1283c:	add	r2, sp, #60	; 0x3c
   12840:	asr	r6, r6, #16
   12844:	asr	r5, r5, #16
   12848:	asr	fp, fp, #16
   1284c:	str	r2, [sp, #36]	; 0x24
   12850:	mov	r4, r8
   12854:	mov	r2, ip
   12858:	strh	ip, [sp, #60]	; 0x3c
   1285c:	strh	r6, [sp, #66]	; 0x42
   12860:	mov	r9, r8
   12864:	strh	r5, [sp, #68]	; 0x44
   12868:	mov	r6, r8
   1286c:	strh	fp, [sp, #70]	; 0x46
   12870:	mov	ip, r8
   12874:	mov	fp, r8
   12878:	mov	r5, r8
   1287c:	asr	r7, r7, #16
   12880:	asr	r0, r0, #16
   12884:	asr	r1, r1, #16
   12888:	str	r8, [sp, #16]
   1288c:	str	r8, [sp, #4]
   12890:	str	r8, [sp, #52]	; 0x34
   12894:	str	r8, [sp, #8]
   12898:	strh	r7, [sp, #64]	; 0x40
   1289c:	strh	r0, [sp, #72]	; 0x48
   128a0:	strh	r1, [sp, #74]	; 0x4a
   128a4:	str	r8, [sp]
   128a8:	ldrh	r7, [r3, #160]	; 0xa0
   128ac:	add	r5, r5, #4
   128b0:	ldrh	r0, [r3, #164]	; 0xa4
   128b4:	add	r3, r3, #32
   128b8:	str	r5, [sp]
   128bc:	smlabb	fp, r2, r7, fp
   128c0:	ldrh	r7, [r3, #148]	; 0x94
   128c4:	ldr	r1, [sp]
   128c8:	ldrh	r5, [r3, #136]	; 0x88
   128cc:	smlabb	r8, r2, r7, r8
   128d0:	cmp	r1, #16
   128d4:	smlabb	r9, r2, r0, r9
   128d8:	ldrh	r1, [r3, #140]	; 0x8c
   128dc:	ldrh	r0, [r3, #144]	; 0x90
   128e0:	smlabb	r6, r2, r5, r6
   128e4:	str	r8, [sp, #8]
   128e8:	smlabb	r4, r2, r1, r4
   128ec:	ldrh	r5, [r3, #152]	; 0x98
   128f0:	smlabb	ip, r2, r0, ip
   128f4:	ldrh	r8, [r3, #130]	; 0x82
   128f8:	ldrh	r0, [r3, #156]	; 0x9c
   128fc:	ldr	r7, [sp, #16]
   12900:	ldr	r1, [sp, #4]
   12904:	smlabb	fp, sl, r8, fp
   12908:	ldrh	r8, [r3, #146]	; 0x92
   1290c:	smlabb	r1, r2, r5, r1
   12910:	ldrh	r5, [r3, #142]	; 0x8e
   12914:	smlabb	r2, r2, r0, r7
   12918:	ldrh	r0, [r3, #134]	; 0x86
   1291c:	ldrh	r7, [r3, #138]	; 0x8a
   12920:	smlabb	r4, sl, r5, r4
   12924:	ldrh	r5, [r3, #158]	; 0x9e
   12928:	smlabb	r9, sl, r0, r9
   1292c:	ldrh	r0, [r3, #150]	; 0x96
   12930:	smlabb	r6, sl, r7, r6
   12934:	ldrh	r7, [r3, #154]	; 0x9a
   12938:	smlabb	ip, sl, r8, ip
   1293c:	ldr	r8, [sp, #8]
   12940:	smlabb	r7, sl, r7, r1
   12944:	smlabb	r0, sl, r0, r8
   12948:	smlabb	r5, sl, r5, r2
   1294c:	beq	12974 <close@plt+0x9fcc>
   12950:	ldr	r8, [sp]
   12954:	add	r1, sp, #60	; 0x3c
   12958:	str	r5, [sp, #16]
   1295c:	str	r7, [sp, #4]
   12960:	ldrh	r2, [r1, r8]!
   12964:	mov	r8, r0
   12968:	ldr	r5, [sp]
   1296c:	ldrh	sl, [r1, #2]
   12970:	b	128a8 <close@plt+0x9f00>
   12974:	ldr	sl, [sp, #20]
   12978:	mov	r1, #32768	; 0x8000
   1297c:	ldr	r2, [sp, #32]
   12980:	ldr	r8, [sp, #44]	; 0x2c
   12984:	add	r3, sl, r2
   12988:	ldr	sl, [sp, #12]
   1298c:	str	r1, [sp, #4]
   12990:	str	r1, [sp, #8]
   12994:	str	fp, [sl, r8, lsl #2]
   12998:	mov	fp, r1
   1299c:	mov	r8, r1
   129a0:	str	r1, [sp, #36]	; 0x24
   129a4:	str	r1, [sp, #12]
   129a8:	mov	r2, fp
   129ac:	ldr	r1, [sp, #20]
   129b0:	str	r9, [sp, #80]	; 0x50
   129b4:	str	r6, [sp, #84]	; 0x54
   129b8:	str	r9, [r1, #4]
   129bc:	ldr	r9, [sp, #20]
   129c0:	str	r6, [r1, #8]
   129c4:	mov	r1, fp
   129c8:	ldr	r6, [sp, #20]
   129cc:	mov	fp, #5
   129d0:	str	r4, [r9, #12]
   129d4:	mov	sl, fp
   129d8:	str	r3, [sp, #16]
   129dc:	str	r4, [sp, #88]	; 0x58
   129e0:	ldr	r3, [sp, #28]
   129e4:	ldr	r4, [sp, #24]
   129e8:	str	ip, [r9, #16]
   129ec:	str	ip, [sp, #92]	; 0x5c
   129f0:	mov	ip, r8
   129f4:	str	r0, [r6, #20]
   129f8:	str	r0, [sp, #96]	; 0x60
   129fc:	mov	r0, r8
   12a00:	str	r7, [r6, #24]
   12a04:	str	r5, [r6, #28]
   12a08:	mov	r6, r8
   12a0c:	str	r7, [sp, #100]	; 0x64
   12a10:	str	r5, [sp, #104]	; 0x68
   12a14:	str	fp, [sp]
   12a18:	ldrh	r7, [r3, #16]
   12a1c:	subs	r5, sl, #1
   12a20:	ldrh	fp, [r4, #4]
   12a24:	add	r3, r3, #32
   12a28:	ldrh	sl, [r4]
   12a2c:	add	r4, r4, #32
   12a30:	ldrh	r9, [r3, #-12]
   12a34:	str	r5, [sp]
   12a38:	smlabb	r1, r7, sl, r1
   12a3c:	ldrh	r7, [r3, #-8]
   12a40:	smlabb	r9, r9, fp, r2
   12a44:	ldrh	r2, [r4, #-24]	; 0xffffffe8
   12a48:	ldrh	r5, [r3, #-4]
   12a4c:	ldrh	sl, [r3, #-14]
   12a50:	smlabb	r6, r7, r2, r6
   12a54:	ldrh	r2, [r4, #-20]	; 0xffffffec
   12a58:	ldrh	r7, [r4, #-30]	; 0xffffffe2
   12a5c:	ldrh	fp, [r3]
   12a60:	smlabb	r8, r5, r2, r8
   12a64:	ldrh	r2, [r4, #-16]
   12a68:	smlabb	r1, sl, r7, r1
   12a6c:	ldrh	sl, [r3, #-10]
   12a70:	smlabb	ip, fp, r2, ip
   12a74:	ldrh	r2, [r4, #-26]	; 0xffffffe6
   12a78:	ldrh	r5, [r3, #4]
   12a7c:	ldrh	r7, [r4, #-12]
   12a80:	ldrh	fp, [r3, #8]
   12a84:	smlabb	r2, sl, r2, r9
   12a88:	str	r1, [sp, #12]
   12a8c:	ldr	r9, [sp, #8]
   12a90:	ldrh	r1, [r4, #-8]
   12a94:	smlabb	r0, r5, r7, r0
   12a98:	ldr	sl, [sp, #4]
   12a9c:	ldrh	r5, [r3, #12]
   12aa0:	smlabb	fp, fp, r1, r9
   12aa4:	ldrh	r9, [r4, #-4]
   12aa8:	ldrh	r7, [r3, #-6]
   12aac:	ldrh	r1, [r4, #-22]	; 0xffffffea
   12ab0:	smlabb	r9, r5, r9, sl
   12ab4:	ldrh	sl, [r3, #-2]
   12ab8:	ldrh	r5, [r4, #-18]	; 0xffffffee
   12abc:	smlabb	r6, r7, r1, r6
   12ac0:	ldrh	r7, [r3, #2]
   12ac4:	ldrh	r1, [r4, #-14]
   12ac8:	smlabb	r8, sl, r5, r8
   12acc:	ldrh	sl, [r3, #6]
   12ad0:	ldrh	r5, [r4, #-10]
   12ad4:	smlabb	ip, r7, r1, ip
   12ad8:	ldrh	r7, [r3, #10]
   12adc:	ldrh	r1, [r4, #-6]
   12ae0:	smlabb	r0, sl, r5, r0
   12ae4:	ldrh	r5, [r3, #14]
   12ae8:	ldrh	sl, [r4, #-2]
   12aec:	smlabb	fp, r7, r1, fp
   12af0:	smlabb	r9, r5, sl, r9
   12af4:	stmibne	sp, {r9, fp}
   12af8:	ldrne	r1, [sp, #12]
   12afc:	ldrne	sl, [sp]
   12b00:	bne	12a18 <close@plt+0xa070>
   12b04:	mov	r1, fp
   12b08:	ldr	fp, [sp, #12]
   12b0c:	ldr	sl, [sp]
   12b10:	mov	r5, r8
   12b14:	mov	r7, r9
   12b18:	lsr	r8, r2, #16
   12b1c:	lsr	r9, fp, #16
   12b20:	ldr	r3, [sp, #24]
   12b24:	add	r2, sp, #60	; 0x3c
   12b28:	asr	r4, r5, #16
   12b2c:	asr	ip, ip, #16
   12b30:	asr	r0, r0, #16
   12b34:	asr	r7, r7, #16
   12b38:	str	r2, [sp, #36]	; 0x24
   12b3c:	strh	r9, [sp, #60]	; 0x3c
   12b40:	mov	r2, r9
   12b44:	strh	r4, [sp, #66]	; 0x42
   12b48:	mov	fp, r8
   12b4c:	strh	ip, [sp, #68]	; 0x44
   12b50:	mov	r4, sl
   12b54:	strh	r0, [sp, #70]	; 0x46
   12b58:	mov	r9, sl
   12b5c:	strh	r7, [sp, #74]	; 0x4a
   12b60:	mov	ip, sl
   12b64:	mov	r7, sl
   12b68:	mov	r0, sl
   12b6c:	asr	r6, r6, #16
   12b70:	asr	r1, r1, #16
   12b74:	str	sl, [sp, #8]
   12b78:	str	sl, [sp, #12]
   12b7c:	strh	r8, [sp, #62]	; 0x3e
   12b80:	str	sl, [sp, #4]
   12b84:	strh	r6, [sp, #64]	; 0x40
   12b88:	strh	r1, [sp, #72]	; 0x48
   12b8c:	ldrh	r5, [r3, #168]	; 0xa8
   12b90:	add	r6, r0, #4
   12b94:	ldrh	r8, [r3, #160]	; 0xa0
   12b98:	cmp	r6, #16
   12b9c:	str	r6, [sp]
   12ba0:	add	r3, r3, #32
   12ba4:	smlabb	r7, r2, r5, r7
   12ba8:	ldrh	r6, [r3, #148]	; 0x94
   12bac:	smlabb	r8, r2, r8, sl
   12bb0:	ldr	r5, [sp, #4]
   12bb4:	ldrh	sl, [r3, #140]	; 0x8c
   12bb8:	ldrh	r0, [r3, #132]	; 0x84
   12bbc:	ldrh	r1, [r3, #152]	; 0x98
   12bc0:	smlabb	r4, r2, sl, r4
   12bc4:	smlabb	sl, r2, r6, r5
   12bc8:	ldr	r6, [sp, #12]
   12bcc:	smlabb	r9, r2, r0, r9
   12bd0:	ldrh	r0, [r3, #144]	; 0x90
   12bd4:	ldr	r5, [sp, #8]
   12bd8:	smlabb	r1, r2, r1, r6
   12bdc:	str	sl, [sp, #4]
   12be0:	smlabb	ip, r2, r0, ip
   12be4:	ldrh	sl, [r3, #130]	; 0x82
   12be8:	ldrh	r0, [r3, #156]	; 0x9c
   12bec:	ldrh	r6, [r3, #138]	; 0x8a
   12bf0:	smlabb	sl, fp, sl, r8
   12bf4:	ldrh	r8, [r3, #146]	; 0x92
   12bf8:	smlabb	r2, r2, r0, r5
   12bfc:	ldrh	r0, [r3, #134]	; 0x86
   12c00:	ldrh	r5, [r3, #142]	; 0x8e
   12c04:	smlabb	r7, fp, r6, r7
   12c08:	ldrh	r6, [r3, #154]	; 0x9a
   12c0c:	smlabb	r9, fp, r0, r9
   12c10:	ldrh	r0, [r3, #150]	; 0x96
   12c14:	smlabb	r4, fp, r5, r4
   12c18:	ldrh	r5, [r3, #158]	; 0x9e
   12c1c:	smlabb	ip, fp, r8, ip
   12c20:	ldr	r8, [sp, #4]
   12c24:	smlabb	r1, fp, r6, r1
   12c28:	smlabb	r0, fp, r0, r8
   12c2c:	smlabb	r2, fp, r5, r2
   12c30:	beq	12c58 <close@plt+0xa2b0>
   12c34:	ldr	r6, [sp]
   12c38:	add	r5, sp, #60	; 0x3c
   12c3c:	str	r2, [sp, #8]
   12c40:	str	r0, [sp, #4]
   12c44:	ldrh	r2, [r5, r6]!
   12c48:	mov	r0, r6
   12c4c:	str	r1, [sp, #12]
   12c50:	ldrh	fp, [r5, #2]
   12c54:	b	12b8c <close@plt+0xa1e4>
   12c58:	ldr	fp, [sp, #32]
   12c5c:	ldr	r6, [sp, #16]
   12c60:	ldr	r3, [sp, #40]	; 0x28
   12c64:	add	r5, r6, fp
   12c68:	ldr	fp, [sp, #20]
   12c6c:	ldr	r6, [sp, #44]	; 0x2c
   12c70:	sub	r8, r3, #512	; 0x200
   12c74:	ldr	r3, [sp, #28]
   12c78:	str	r4, [sp, #88]	; 0x58
   12c7c:	str	sl, [fp, r6, lsl #2]
   12c80:	ldr	fp, [sp, #16]
   12c84:	str	r5, [sp, #24]
   12c88:	mov	r5, #32768	; 0x8000
   12c8c:	str	r8, [sp, #32]
   12c90:	mov	r6, r5
   12c94:	str	r4, [fp, #12]
   12c98:	mov	r8, r3
   12c9c:	ldr	r4, [sp, #40]	; 0x28
   12ca0:	str	r9, [sp, #80]	; 0x50
   12ca4:	str	ip, [sp, #92]	; 0x5c
   12ca8:	str	r1, [sp, #100]	; 0x64
   12cac:	str	r2, [sp, #104]	; 0x68
   12cb0:	str	r9, [fp, #4]
   12cb4:	mov	r9, r5
   12cb8:	str	ip, [fp, #16]
   12cbc:	mov	ip, r5
   12cc0:	str	r1, [fp, #24]
   12cc4:	mov	r1, r5
   12cc8:	str	r2, [fp, #28]
   12ccc:	mov	r2, r5
   12cd0:	str	r7, [sp, #84]	; 0x54
   12cd4:	str	r7, [fp, #8]
   12cd8:	mov	r7, #0
   12cdc:	str	r5, [sp, #8]
   12ce0:	str	r5, [sp, #12]
   12ce4:	str	r5, [sp, #4]
   12ce8:	str	r0, [sp, #96]	; 0x60
   12cec:	str	r0, [fp, #20]
   12cf0:	str	r7, [sp]
   12cf4:	str	r5, [sp, #20]
   12cf8:	ldr	r0, [sp, #32]
   12cfc:	add	r3, r3, #32
   12d00:	ldr	r7, [sp]
   12d04:	add	r4, r4, #32
   12d08:	add	r5, r0, #512	; 0x200
   12d0c:	ldr	sl, [sp]
   12d10:	ldrh	fp, [r3, #-28]	; 0xffffffe4
   12d14:	ldrh	r8, [r8, r7]
   12d18:	add	r0, sl, #32
   12d1c:	ldrh	r7, [r7, r5]
   12d20:	str	r0, [sp]
   12d24:	ldrh	r0, [r4, #-28]	; 0xffffffe4
   12d28:	smlabb	r9, r8, r7, r9
   12d2c:	ldrh	r7, [r3, #-30]	; 0xffffffe2
   12d30:	smlabb	r8, fp, r0, r2
   12d34:	ldrh	fp, [r4, #-30]	; 0xffffffe2
   12d38:	ldr	r5, [sp]
   12d3c:	ldrh	r2, [r4, #-24]	; 0xffffffe8
   12d40:	smlabb	r9, r7, fp, r9
   12d44:	ldrh	r0, [r3, #-20]	; 0xffffffec
   12d48:	ldrh	sl, [r3, #-24]	; 0xffffffe8
   12d4c:	cmp	r5, #160	; 0xa0
   12d50:	ldrh	r5, [r4, #-20]	; 0xffffffec
   12d54:	ldrh	r7, [r3, #-26]	; 0xffffffe6
   12d58:	smlabb	sl, sl, r2, r1
   12d5c:	ldrh	r1, [r3, #-16]
   12d60:	smlabb	ip, r0, r5, ip
   12d64:	ldrh	r0, [r4, #-16]
   12d68:	ldrh	r5, [r3, #-12]
   12d6c:	ldrh	r2, [r4, #-26]	; 0xffffffe6
   12d70:	smlabb	r1, r1, r0, r6
   12d74:	str	r9, [sp, #4]
   12d78:	ldr	r6, [sp, #12]
   12d7c:	ldrh	r9, [r4, #-12]
   12d80:	ldrh	fp, [r3, #-8]
   12d84:	smlabb	r2, r7, r2, r8
   12d88:	ldrh	r8, [r4, #-8]
   12d8c:	smlabb	r0, r5, r9, r6
   12d90:	ldrh	r7, [r3, #-22]	; 0xffffffea
   12d94:	ldrh	r6, [r4, #-22]	; 0xffffffea
   12d98:	ldr	r5, [sp, #8]
   12d9c:	ldrh	r9, [r3, #-4]
   12da0:	smlabb	r7, r7, r6, sl
   12da4:	ldr	r6, [sp, #20]
   12da8:	smlabb	fp, fp, r8, r5
   12dac:	ldrh	r8, [r4, #-4]
   12db0:	ldrh	sl, [r3, #-18]	; 0xffffffee
   12db4:	smlabb	r5, r9, r8, r6
   12db8:	ldrh	r9, [r4, #-18]	; 0xffffffee
   12dbc:	ldrh	r8, [r3, #-14]
   12dc0:	ldrh	r6, [r4, #-14]
   12dc4:	smlabb	ip, sl, r9, ip
   12dc8:	ldrh	sl, [r3, #-10]
   12dcc:	ldrh	r9, [r4, #-10]
   12dd0:	smlabb	r6, r8, r6, r1
   12dd4:	ldrh	r8, [r3, #-6]
   12dd8:	ldrh	r1, [r4, #-6]
   12ddc:	smlabb	r0, sl, r9, r0
   12de0:	ldrh	sl, [r3, #-2]
   12de4:	ldrh	r9, [r4, #-2]
   12de8:	smlabb	fp, r8, r1, fp
   12dec:	smlabb	r5, sl, r9, r5
   12df0:	beq	12e10 <close@plt+0xa468>
   12df4:	str	r5, [sp, #20]
   12df8:	mov	r1, r7
   12dfc:	str	fp, [sp, #8]
   12e00:	str	r0, [sp, #12]
   12e04:	ldr	r9, [sp, #4]
   12e08:	ldr	r8, [sp, #28]
   12e0c:	b	12cf8 <close@plt+0xa350>
   12e10:	ldr	r8, [sp, #4]
   12e14:	lsr	r4, r2, #16
   12e18:	ldr	r3, [sp, #40]	; 0x28
   12e1c:	mov	r9, #0
   12e20:	add	r2, sp, #60	; 0x3c
   12e24:	asr	r6, r6, #16
   12e28:	lsr	r1, r8, #16
   12e2c:	asr	r0, r0, #16
   12e30:	asr	r8, ip, #16
   12e34:	asr	fp, fp, #16
   12e38:	str	r2, [sp, #8]
   12e3c:	mov	sl, r4
   12e40:	strh	r4, [sp, #62]	; 0x3e
   12e44:	mov	r2, r1
   12e48:	strh	r8, [sp, #66]	; 0x42
   12e4c:	mov	ip, r9
   12e50:	strh	r6, [sp, #68]	; 0x44
   12e54:	mov	r4, r9
   12e58:	strh	r0, [sp, #70]	; 0x46
   12e5c:	mov	r6, r9
   12e60:	strh	fp, [sp, #72]	; 0x48
   12e64:	mov	r8, r9
   12e68:	mov	fp, r9
   12e6c:	mov	r0, r9
   12e70:	asr	r7, r7, #16
   12e74:	asr	r5, r5, #16
   12e78:	str	r9, [sp, #12]
   12e7c:	strh	r1, [sp, #60]	; 0x3c
   12e80:	str	r9, [sp, #4]
   12e84:	str	r9, [sp, #20]
   12e88:	strh	r7, [sp, #64]	; 0x40
   12e8c:	strh	r5, [sp, #74]	; 0x4a
   12e90:	str	r9, [sp]
   12e94:	add	r7, r0, #4
   12e98:	str	r7, [sp]
   12e9c:	ldr	r5, [sp]
   12ea0:	add	r3, r3, #32
   12ea4:	ldrh	r1, [r3, #128]	; 0x80
   12ea8:	cmp	r5, #16
   12eac:	ldrh	r5, [r3, #148]	; 0x94
   12eb0:	ldrh	r0, [r3, #132]	; 0x84
   12eb4:	ldrh	r7, [r3, #136]	; 0x88
   12eb8:	smlabb	r9, r2, r5, r9
   12ebc:	ldr	r5, [sp, #12]
   12ec0:	smlabb	fp, r2, r1, fp
   12ec4:	ldrh	r1, [r3, #140]	; 0x8c
   12ec8:	smlabb	r8, r2, r0, r8
   12ecc:	ldrh	r0, [r3, #144]	; 0x90
   12ed0:	smlabb	r6, r2, r7, r6
   12ed4:	str	r9, [sp, #20]
   12ed8:	smlabb	r4, r2, r1, r4
   12edc:	ldrh	r9, [r3, #130]	; 0x82
   12ee0:	smlabb	ip, r2, r0, ip
   12ee4:	ldrh	r1, [r3, #152]	; 0x98
   12ee8:	ldrh	r0, [r3, #156]	; 0x9c
   12eec:	ldr	r7, [sp, #4]
   12ef0:	smlabb	fp, sl, r9, fp
   12ef4:	ldrh	r9, [r3, #146]	; 0x92
   12ef8:	smlabb	r1, r2, r1, r7
   12efc:	ldrh	r7, [r3, #138]	; 0x8a
   12f00:	smlabb	r2, r2, r0, r5
   12f04:	ldrh	r0, [r3, #134]	; 0x86
   12f08:	ldrh	r5, [r3, #142]	; 0x8e
   12f0c:	smlabb	r6, sl, r7, r6
   12f10:	ldrh	r7, [r3, #154]	; 0x9a
   12f14:	smlabb	r8, sl, r0, r8
   12f18:	ldrh	r0, [r3, #150]	; 0x96
   12f1c:	smlabb	r4, sl, r5, r4
   12f20:	ldrh	r5, [r3, #158]	; 0x9e
   12f24:	smlabb	ip, sl, r9, ip
   12f28:	ldr	r9, [sp, #20]
   12f2c:	smlabb	r1, sl, r7, r1
   12f30:	smlabb	r0, sl, r0, r9
   12f34:	smlabb	r2, sl, r5, r2
   12f38:	beq	12f60 <close@plt+0xa5b8>
   12f3c:	str	r2, [sp, #12]
   12f40:	add	r7, sp, #60	; 0x3c
   12f44:	ldr	r2, [sp]
   12f48:	mov	r9, r0
   12f4c:	str	r1, [sp, #4]
   12f50:	ldr	r0, [sp]
   12f54:	ldrh	r2, [r7, r2]!	; <UNPREDICTABLE>
   12f58:	ldrh	sl, [r7, #2]
   12f5c:	b	12e94 <close@plt+0xa4ec>
   12f60:	ldr	sl, [sp, #48]	; 0x30
   12f64:	ldr	r5, [sp, #44]	; 0x2c
   12f68:	ldr	r9, [sp, #16]
   12f6c:	ldr	r3, [sp, #108]	; 0x6c
   12f70:	ldr	r7, [sl]
   12f74:	str	fp, [r9, r5, lsl #2]
   12f78:	ldr	fp, [sp, #24]
   12f7c:	cmp	r3, r7
   12f80:	str	r8, [sp, #80]	; 0x50
   12f84:	str	r6, [sp, #84]	; 0x54
   12f88:	str	r4, [sp, #88]	; 0x58
   12f8c:	str	ip, [sp, #92]	; 0x5c
   12f90:	str	r0, [sp, #96]	; 0x60
   12f94:	str	r1, [sp, #100]	; 0x64
   12f98:	str	r2, [sp, #104]	; 0x68
   12f9c:	str	r8, [fp, #4]
   12fa0:	str	r6, [fp, #8]
   12fa4:	str	r4, [fp, #12]
   12fa8:	str	ip, [fp, #16]
   12fac:	str	r0, [fp, #20]
   12fb0:	str	r1, [fp, #24]
   12fb4:	str	r2, [fp, #28]
   12fb8:	bne	12fc4 <close@plt+0xa61c>
   12fbc:	add	sp, sp, #116	; 0x74
   12fc0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12fc4:	bl	88d0 <__stack_chk_fail@plt>
   12fc8:	andeq	fp, r0, r8, lsr #24
   12fcc:	andeq	r0, r0, r0, ror r0
   12fd0:	andeq	r2, r0, r4, lsr r9
   12fd4:			; <UNDEFINED> instruction: 0x000026b0
   12fd8:	push	{r4, r5, r6, r7, r8, r9}
   12fdc:	ldr	ip, [pc, #108]	; 13050 <close@plt+0xa6a8>
   12fe0:	ldr	r9, [pc, #108]	; 13054 <close@plt+0xa6ac>
   12fe4:	ldr	r8, [pc, #108]	; 13058 <close@plt+0xa6b0>
   12fe8:	add	ip, pc, ip
   12fec:	ldr	r7, [pc, #104]	; 1305c <close@plt+0xa6b4>
   12ff0:	add	r9, pc, r9
   12ff4:	ldr	r6, [pc, #100]	; 13060 <close@plt+0xa6b8>
   12ff8:	add	r8, pc, r8
   12ffc:	ldr	r5, [pc, #96]	; 13064 <close@plt+0xa6bc>
   13000:	add	r7, pc, r7
   13004:	ldr	r4, [pc, #92]	; 13068 <close@plt+0xa6c0>
   13008:	add	r6, pc, r6
   1300c:	ldr	r1, [pc, #88]	; 1306c <close@plt+0xa6c4>
   13010:	add	r5, pc, r5
   13014:	ldr	r2, [pc, #84]	; 13070 <close@plt+0xa6c8>
   13018:	add	r4, pc, r4
   1301c:	add	r1, pc, r1
   13020:	str	r9, [r0, #1328]	; 0x530
   13024:	add	r2, pc, r2
   13028:	str	r8, [r0, #1332]	; 0x534
   1302c:	str	r7, [r0, #1336]	; 0x538
   13030:	str	r6, [r0, #1340]	; 0x53c
   13034:	str	r5, [r0, #1344]	; 0x540
   13038:	str	r4, [r0, #1348]	; 0x544
   1303c:	str	ip, [r0, #1352]	; 0x548
   13040:	str	r1, [r0, #1356]	; 0x54c
   13044:	str	r2, [r0, #1360]	; 0x550
   13048:	pop	{r4, r5, r6, r7, r8, r9}
   1304c:	b	1346c <close@plt+0xaac4>
   13050:			; <UNDEFINED> instruction: 0xffffd3a0
   13054:			; <UNDEFINED> instruction: 0xffffe980
   13058:			; <UNDEFINED> instruction: 0xfffff3bc
   1305c:			; <UNDEFINED> instruction: 0xffffdfc8
   13060:			; <UNDEFINED> instruction: 0xffffd618
   13064:			; <UNDEFINED> instruction: 0xffffe2f0
   13068:			; <UNDEFINED> instruction: 0xffffd940
   1306c:			; <UNDEFINED> instruction: 0xffffc9a0
   13070:	andeq	r2, r0, r4, lsr r0
   13074:	push	{r1, r4, r5, r6, r7, lr}
   13078:	push	{r8, r9, sl, fp}
   1307c:	ldrd	r4, [r0]
   13080:	ldrd	r6, [r2]
   13084:	ldrd	r8, [r0, #16]
   13088:	ldrd	sl, [r2, #16]
   1308c:	mov	lr, #32768	; 0x8000
   13090:	smlad	r3, r4, r6, lr
   13094:	smlad	ip, r5, r7, lr
   13098:	ldrd	r4, [r0, #32]
   1309c:	ldrd	r6, [r2, #32]
   130a0:	smlad	r3, r8, sl, r3
   130a4:	smlad	ip, r9, fp, ip
   130a8:	ldrd	r8, [r0, #48]	; 0x30
   130ac:	ldrd	sl, [r2, #48]	; 0x30
   130b0:	smlad	r3, r4, r6, r3
   130b4:	smlad	ip, r5, r7, ip
   130b8:	ldrd	r4, [r0, #64]	; 0x40
   130bc:	ldrd	r6, [r2, #64]	; 0x40
   130c0:	smlad	r3, r8, sl, r3
   130c4:	smlad	ip, r9, fp, ip
   130c8:	ldrd	r8, [r0, #8]
   130cc:	ldrd	sl, [r2, #8]
   130d0:	smlad	r3, r4, r6, r3
   130d4:	smlad	ip, r5, r7, ip
   130d8:	ldrd	r4, [r0, #24]
   130dc:	ldrd	r6, [r2, #24]
   130e0:	pkhtb	r3, ip, r3, asr #16
   130e4:	smlad	ip, r8, sl, lr
   130e8:	smlad	lr, r9, fp, lr
   130ec:	ldrd	r8, [r0, #40]	; 0x28
   130f0:	ldrd	sl, [r2, #40]	; 0x28
   130f4:	smlad	ip, r4, r6, ip
   130f8:	smlad	lr, r5, r7, lr
   130fc:	ldrd	r4, [r0, #56]	; 0x38
   13100:	ldrd	r6, [r2, #56]	; 0x38
   13104:	smlad	ip, r8, sl, ip
   13108:	smlad	lr, r9, fp, lr
   1310c:	ldrd	r8, [r0, #72]	; 0x48
   13110:	ldrd	sl, [r2, #72]	; 0x48
   13114:	smlad	ip, r4, r6, ip
   13118:	smlad	lr, r5, r7, lr
   1311c:	ldrd	r4, [r2, #80]	; 0x50
   13120:	smlad	ip, r8, sl, ip
   13124:	smlad	lr, r9, fp, lr
   13128:	ldrd	r6, [r2, #88]	; 0x58
   1312c:	ldrd	r8, [r2, #96]	; 0x60
   13130:	ldrd	sl, [r2, #104]	; 0x68
   13134:	pkhtb	ip, lr, ip, asr #16
   13138:	smuad	r4, r3, r4
   1313c:	smuad	r5, r3, r5
   13140:	smlad	r4, ip, r8, r4
   13144:	smlad	r5, ip, r9, r5
   13148:	smuad	r6, r3, r6
   1314c:	smuad	r7, r3, r7
   13150:	smlad	r6, ip, sl, r6
   13154:	smlad	r7, ip, fp, r7
   13158:	pop	{r8, r9, sl, fp}
   1315c:	stm	r1, {r4, r5, r6, r7}
   13160:	pop	{r1, r4, r5, r6, r7, pc}
   13164:	push	{r1, r4, r5, r6, r7, lr}
   13168:	push	{r8, r9, sl, fp}
   1316c:	ldrd	r4, [r0, #24]
   13170:	ldrd	r6, [r2, #24]
   13174:	ldrd	r8, [r0, #56]	; 0x38
   13178:	ldrd	sl, [r2, #56]	; 0x38
   1317c:	mov	lr, #32768	; 0x8000
   13180:	smlad	r3, r4, r6, lr
   13184:	smlad	ip, r5, r7, lr
   13188:	ldrd	r4, [r0, #88]	; 0x58
   1318c:	ldrd	r6, [r2, #88]	; 0x58
   13190:	smlad	r3, r8, sl, r3
   13194:	smlad	ip, r9, fp, ip
   13198:	ldrd	r8, [r0, #120]	; 0x78
   1319c:	ldrd	sl, [r2, #120]	; 0x78
   131a0:	smlad	r3, r4, r6, r3
   131a4:	smlad	ip, r5, r7, ip
   131a8:	ldrd	r4, [r0, #152]	; 0x98
   131ac:	ldrd	r6, [r2, #152]	; 0x98
   131b0:	smlad	r3, r8, sl, r3
   131b4:	smlad	ip, r9, fp, ip
   131b8:	ldrd	r8, [r0, #16]
   131bc:	ldrd	sl, [r2, #16]
   131c0:	smlad	r3, r4, r6, r3
   131c4:	smlad	ip, r5, r7, ip
   131c8:	ldrd	r4, [r0, #48]	; 0x30
   131cc:	ldrd	r6, [r2, #48]	; 0x30
   131d0:	pkhtb	r3, ip, r3, asr #16
   131d4:	push	{r3}		; (str r3, [sp, #-4]!)
   131d8:	smlad	r3, r8, sl, lr
   131dc:	smlad	ip, r9, fp, lr
   131e0:	ldrd	r8, [r0, #80]	; 0x50
   131e4:	ldrd	sl, [r2, #80]	; 0x50
   131e8:	smlad	r3, r4, r6, r3
   131ec:	smlad	ip, r5, r7, ip
   131f0:	ldrd	r4, [r0, #112]	; 0x70
   131f4:	ldrd	r6, [r2, #112]	; 0x70
   131f8:	smlad	r3, r8, sl, r3
   131fc:	smlad	ip, r9, fp, ip
   13200:	ldrd	r8, [r0, #144]	; 0x90
   13204:	ldrd	sl, [r2, #144]	; 0x90
   13208:	smlad	r3, r4, r6, r3
   1320c:	smlad	ip, r5, r7, ip
   13210:	ldrd	r4, [r0]
   13214:	ldrd	r6, [r2]
   13218:	smlad	r3, r8, sl, r3
   1321c:	smlad	ip, r9, fp, ip
   13220:	ldrd	r8, [r0, #32]
   13224:	ldrd	sl, [r2, #32]
   13228:	pkhtb	r3, ip, r3, asr #16
   1322c:	push	{r3}		; (str r3, [sp, #-4]!)
   13230:	smlad	r3, r4, r6, lr
   13234:	smlad	ip, r5, r7, lr
   13238:	ldrd	r4, [r0, #64]	; 0x40
   1323c:	ldrd	r6, [r2, #64]	; 0x40
   13240:	smlad	r3, r8, sl, r3
   13244:	smlad	ip, r9, fp, ip
   13248:	ldrd	r8, [r0, #96]	; 0x60
   1324c:	ldrd	sl, [r2, #96]	; 0x60
   13250:	smlad	r3, r4, r6, r3
   13254:	smlad	ip, r5, r7, ip
   13258:	ldrd	r4, [r0, #128]	; 0x80
   1325c:	ldrd	r6, [r2, #128]	; 0x80
   13260:	smlad	r3, r8, sl, r3
   13264:	smlad	ip, r9, fp, ip
   13268:	ldrd	r8, [r0, #8]
   1326c:	ldrd	sl, [r2, #8]
   13270:	smlad	r3, r4, r6, r3
   13274:	smlad	ip, r5, r7, ip
   13278:	ldrd	r4, [r0, #40]	; 0x28
   1327c:	ldrd	r6, [r2, #40]	; 0x28
   13280:	pkhtb	r3, ip, r3, asr #16
   13284:	smlad	ip, r8, sl, lr
   13288:	smlad	lr, r9, fp, lr
   1328c:	ldrd	r8, [r0, #72]	; 0x48
   13290:	ldrd	sl, [r2, #72]	; 0x48
   13294:	smlad	ip, r4, r6, ip
   13298:	smlad	lr, r5, r7, lr
   1329c:	ldrd	r4, [r0, #104]	; 0x68
   132a0:	ldrd	r6, [r2, #104]	; 0x68
   132a4:	smlad	ip, r8, sl, ip
   132a8:	smlad	lr, r9, fp, lr
   132ac:	ldrd	r8, [r0, #136]	; 0x88
   132b0:	ldrd	sl, [r2, #136]!	; 0x88
   132b4:	smlad	ip, r4, r6, ip
   132b8:	smlad	lr, r5, r7, lr
   132bc:	ldrd	r4, [r2, #24]
   132c0:	smlad	ip, r8, sl, ip
   132c4:	smlad	lr, r9, fp, lr
   132c8:	ldrd	r6, [r2, #32]
   132cc:	smuad	r4, r3, r4
   132d0:	smuad	r5, r3, r5
   132d4:	pkhtb	ip, lr, ip, asr #16
   132d8:	pop	{r0, lr}
   132dc:	ldrd	r8, [r2, #56]	; 0x38
   132e0:	smuad	r6, r3, r6
   132e4:	smuad	r7, r3, r7
   132e8:	ldrd	sl, [r2, #64]	; 0x40
   132ec:	smlad	r4, ip, r8, r4
   132f0:	smlad	r5, ip, r9, r5
   132f4:	ldrd	r8, [r2, #88]	; 0x58
   132f8:	smlad	r6, ip, sl, r6
   132fc:	smlad	r7, ip, fp, r7
   13300:	ldrd	sl, [r2, #96]	; 0x60
   13304:	smlad	r4, r0, r8, r4
   13308:	smlad	r5, r0, r9, r5
   1330c:	ldrd	r8, [r2, #120]	; 0x78
   13310:	smlad	r6, r0, sl, r6
   13314:	smlad	r7, r0, fp, r7
   13318:	ldrd	sl, [r2, #128]	; 0x80
   1331c:	smlad	r4, lr, r8, r4
   13320:	smlad	r5, lr, r9, r5
   13324:	ldrd	r8, [r2, #40]	; 0x28
   13328:	smlad	r6, lr, sl, r6
   1332c:	smlad	r7, lr, fp, r7
   13330:	ldrd	sl, [r2, #48]	; 0x30
   13334:	stmia	r1!, {r4, r5}
   13338:	smuad	r4, r3, r8
   1333c:	smuad	r5, r3, r9
   13340:	ldrd	r8, [r2, #72]	; 0x48
   13344:	stmia	r1!, {r6, r7}
   13348:	smuad	r6, r3, sl
   1334c:	smuad	r7, r3, fp
   13350:	ldrd	sl, [r2, #80]	; 0x50
   13354:	smlad	r4, ip, r8, r4
   13358:	smlad	r5, ip, r9, r5
   1335c:	ldrd	r8, [r2, #104]	; 0x68
   13360:	smlad	r6, ip, sl, r6
   13364:	smlad	r7, ip, fp, r7
   13368:	ldrd	sl, [r2, #112]	; 0x70
   1336c:	smlad	r4, r0, r8, r4
   13370:	smlad	r5, r0, r9, r5
   13374:	ldrd	r8, [r2, #136]	; 0x88
   13378:	smlad	r6, r0, sl, r6
   1337c:	smlad	r7, r0, fp, r7
   13380:	ldrd	sl, [r2, #144]	; 0x90
   13384:	smlad	r4, lr, r8, r4
   13388:	smlad	r5, lr, r9, r5
   1338c:	smlad	r6, lr, sl, r6
   13390:	smlad	r7, lr, fp, r7
   13394:	pop	{r8, r9, sl, fp}
   13398:	stmia	r1!, {r4, r5, r6, r7}
   1339c:	pop	{r1, r4, r5, r6, r7, pc}
   133a0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   133a4:	lsl	r5, r2, #2
   133a8:	ldr	r6, [pc, #80]	; 13400 <close@plt+0xaa58>
   133ac:	add	r9, r1, r5
   133b0:	mov	r4, r0
   133b4:	add	r8, r9, r5
   133b8:	add	r6, pc, r6
   133bc:	add	r0, r0, #24
   133c0:	add	r7, r6, #112	; 0x70
   133c4:	mov	r2, r6
   133c8:	bl	13074 <close@plt+0xa6cc>
   133cc:	mov	r1, r9
   133d0:	mov	r2, r7
   133d4:	add	r0, r4, #16
   133d8:	bl	13074 <close@plt+0xa6cc>
   133dc:	mov	r2, r6
   133e0:	mov	r1, r8
   133e4:	add	r0, r4, #8
   133e8:	bl	13074 <close@plt+0xa6cc>
   133ec:	mov	r0, r4
   133f0:	add	r1, r8, r5
   133f4:	mov	r2, r7
   133f8:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   133fc:	b	13074 <close@plt+0xa6cc>
   13400:			; <UNDEFINED> instruction: 0x00001cb0
   13404:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13408:	lsl	r5, r2, #2
   1340c:	ldr	r6, [pc, #84]	; 13468 <close@plt+0xaac0>
   13410:	add	r9, r1, r5
   13414:	mov	r4, r0
   13418:	add	r7, r9, r5
   1341c:	add	r3, pc, r6
   13420:	add	r0, r0, #48	; 0x30
   13424:	add	r8, r3, #224	; 0xe0
   13428:	add	r6, r3, #512	; 0x200
   1342c:	mov	r2, r8
   13430:	bl	13164 <close@plt+0xa7bc>
   13434:	mov	r1, r9
   13438:	mov	r2, r6
   1343c:	add	r0, r4, #32
   13440:	bl	13164 <close@plt+0xa7bc>
   13444:	mov	r2, r8
   13448:	mov	r1, r7
   1344c:	add	r0, r4, #16
   13450:	bl	13164 <close@plt+0xa7bc>
   13454:	mov	r0, r4
   13458:	add	r1, r7, r5
   1345c:	mov	r2, r6
   13460:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   13464:	b	13164 <close@plt+0xa7bc>
   13468:	andeq	r1, r0, ip, asr #24
   1346c:	ldr	r3, [pc, #32]	; 13494 <close@plt+0xaaec>
   13470:	ldr	r1, [pc, #32]	; 13498 <close@plt+0xaaf0>
   13474:	ldr	r2, [pc, #32]	; 1349c <close@plt+0xaaf4>
   13478:	add	ip, pc, r3
   1347c:	add	r3, pc, r1
   13480:	str	ip, [r0, #1328]	; 0x530
   13484:	add	r1, pc, r2
   13488:	str	r3, [r0, #1332]	; 0x534
   1348c:	str	r1, [r0, #1360]	; 0x550
   13490:	bx	lr
   13494:			; <UNDEFINED> instruction: 0xffffff20
   13498:			; <UNDEFINED> instruction: 0xffffff80
   1349c:	andeq	r1, r0, r4, lsl #30
   134a0:	subs	r2, r1, #1
   134a4:	bxeq	lr
   134a8:	bcc	13680 <close@plt+0xacd8>
   134ac:	cmp	r0, r1
   134b0:	bls	13664 <close@plt+0xacbc>
   134b4:	tst	r1, r2
   134b8:	beq	13670 <close@plt+0xacc8>
   134bc:	clz	r3, r0
   134c0:	clz	r2, r1
   134c4:	sub	r3, r2, r3
   134c8:	rsbs	r3, r3, #31
   134cc:	addne	r3, r3, r3, lsl #1
   134d0:	mov	r2, #0
   134d4:	addne	pc, pc, r3, lsl #2
   134d8:	nop	{0}
   134dc:	cmp	r0, r1, lsl #31
   134e0:	adc	r2, r2, r2
   134e4:	subcs	r0, r0, r1, lsl #31
   134e8:	cmp	r0, r1, lsl #30
   134ec:	adc	r2, r2, r2
   134f0:	subcs	r0, r0, r1, lsl #30
   134f4:	cmp	r0, r1, lsl #29
   134f8:	adc	r2, r2, r2
   134fc:	subcs	r0, r0, r1, lsl #29
   13500:	cmp	r0, r1, lsl #28
   13504:	adc	r2, r2, r2
   13508:	subcs	r0, r0, r1, lsl #28
   1350c:	cmp	r0, r1, lsl #27
   13510:	adc	r2, r2, r2
   13514:	subcs	r0, r0, r1, lsl #27
   13518:	cmp	r0, r1, lsl #26
   1351c:	adc	r2, r2, r2
   13520:	subcs	r0, r0, r1, lsl #26
   13524:	cmp	r0, r1, lsl #25
   13528:	adc	r2, r2, r2
   1352c:	subcs	r0, r0, r1, lsl #25
   13530:	cmp	r0, r1, lsl #24
   13534:	adc	r2, r2, r2
   13538:	subcs	r0, r0, r1, lsl #24
   1353c:	cmp	r0, r1, lsl #23
   13540:	adc	r2, r2, r2
   13544:	subcs	r0, r0, r1, lsl #23
   13548:	cmp	r0, r1, lsl #22
   1354c:	adc	r2, r2, r2
   13550:	subcs	r0, r0, r1, lsl #22
   13554:	cmp	r0, r1, lsl #21
   13558:	adc	r2, r2, r2
   1355c:	subcs	r0, r0, r1, lsl #21
   13560:	cmp	r0, r1, lsl #20
   13564:	adc	r2, r2, r2
   13568:	subcs	r0, r0, r1, lsl #20
   1356c:	cmp	r0, r1, lsl #19
   13570:	adc	r2, r2, r2
   13574:	subcs	r0, r0, r1, lsl #19
   13578:	cmp	r0, r1, lsl #18
   1357c:	adc	r2, r2, r2
   13580:	subcs	r0, r0, r1, lsl #18
   13584:	cmp	r0, r1, lsl #17
   13588:	adc	r2, r2, r2
   1358c:	subcs	r0, r0, r1, lsl #17
   13590:	cmp	r0, r1, lsl #16
   13594:	adc	r2, r2, r2
   13598:	subcs	r0, r0, r1, lsl #16
   1359c:	cmp	r0, r1, lsl #15
   135a0:	adc	r2, r2, r2
   135a4:	subcs	r0, r0, r1, lsl #15
   135a8:	cmp	r0, r1, lsl #14
   135ac:	adc	r2, r2, r2
   135b0:	subcs	r0, r0, r1, lsl #14
   135b4:	cmp	r0, r1, lsl #13
   135b8:	adc	r2, r2, r2
   135bc:	subcs	r0, r0, r1, lsl #13
   135c0:	cmp	r0, r1, lsl #12
   135c4:	adc	r2, r2, r2
   135c8:	subcs	r0, r0, r1, lsl #12
   135cc:	cmp	r0, r1, lsl #11
   135d0:	adc	r2, r2, r2
   135d4:	subcs	r0, r0, r1, lsl #11
   135d8:	cmp	r0, r1, lsl #10
   135dc:	adc	r2, r2, r2
   135e0:	subcs	r0, r0, r1, lsl #10
   135e4:	cmp	r0, r1, lsl #9
   135e8:	adc	r2, r2, r2
   135ec:	subcs	r0, r0, r1, lsl #9
   135f0:	cmp	r0, r1, lsl #8
   135f4:	adc	r2, r2, r2
   135f8:	subcs	r0, r0, r1, lsl #8
   135fc:	cmp	r0, r1, lsl #7
   13600:	adc	r2, r2, r2
   13604:	subcs	r0, r0, r1, lsl #7
   13608:	cmp	r0, r1, lsl #6
   1360c:	adc	r2, r2, r2
   13610:	subcs	r0, r0, r1, lsl #6
   13614:	cmp	r0, r1, lsl #5
   13618:	adc	r2, r2, r2
   1361c:	subcs	r0, r0, r1, lsl #5
   13620:	cmp	r0, r1, lsl #4
   13624:	adc	r2, r2, r2
   13628:	subcs	r0, r0, r1, lsl #4
   1362c:	cmp	r0, r1, lsl #3
   13630:	adc	r2, r2, r2
   13634:	subcs	r0, r0, r1, lsl #3
   13638:	cmp	r0, r1, lsl #2
   1363c:	adc	r2, r2, r2
   13640:	subcs	r0, r0, r1, lsl #2
   13644:	cmp	r0, r1, lsl #1
   13648:	adc	r2, r2, r2
   1364c:	subcs	r0, r0, r1, lsl #1
   13650:	cmp	r0, r1
   13654:	adc	r2, r2, r2
   13658:	subcs	r0, r0, r1
   1365c:	mov	r0, r2
   13660:	bx	lr
   13664:	moveq	r0, #1
   13668:	movne	r0, #0
   1366c:	bx	lr
   13670:	clz	r2, r1
   13674:	rsb	r2, r2, #31
   13678:	lsr	r0, r0, r2
   1367c:	bx	lr
   13680:	cmp	r0, #0
   13684:	mvnne	r0, #0
   13688:	b	13928 <close@plt+0xaf80>
   1368c:	cmp	r1, #0
   13690:	beq	13680 <close@plt+0xacd8>
   13694:	push	{r0, r1, lr}
   13698:	bl	134a0 <close@plt+0xaaf8>
   1369c:	pop	{r1, r2, lr}
   136a0:	mul	r3, r2, r0
   136a4:	sub	r1, r1, r3
   136a8:	bx	lr
   136ac:	cmp	r1, #0
   136b0:	beq	138bc <close@plt+0xaf14>
   136b4:	eor	ip, r0, r1
   136b8:	rsbmi	r1, r1, #0
   136bc:	subs	r2, r1, #1
   136c0:	beq	13888 <close@plt+0xaee0>
   136c4:	movs	r3, r0
   136c8:	rsbmi	r3, r0, #0
   136cc:	cmp	r3, r1
   136d0:	bls	13894 <close@plt+0xaeec>
   136d4:	tst	r1, r2
   136d8:	beq	138a4 <close@plt+0xaefc>
   136dc:	clz	r2, r3
   136e0:	clz	r0, r1
   136e4:	sub	r2, r0, r2
   136e8:	rsbs	r2, r2, #31
   136ec:	addne	r2, r2, r2, lsl #1
   136f0:	mov	r0, #0
   136f4:	addne	pc, pc, r2, lsl #2
   136f8:	nop	{0}
   136fc:	cmp	r3, r1, lsl #31
   13700:	adc	r0, r0, r0
   13704:	subcs	r3, r3, r1, lsl #31
   13708:	cmp	r3, r1, lsl #30
   1370c:	adc	r0, r0, r0
   13710:	subcs	r3, r3, r1, lsl #30
   13714:	cmp	r3, r1, lsl #29
   13718:	adc	r0, r0, r0
   1371c:	subcs	r3, r3, r1, lsl #29
   13720:	cmp	r3, r1, lsl #28
   13724:	adc	r0, r0, r0
   13728:	subcs	r3, r3, r1, lsl #28
   1372c:	cmp	r3, r1, lsl #27
   13730:	adc	r0, r0, r0
   13734:	subcs	r3, r3, r1, lsl #27
   13738:	cmp	r3, r1, lsl #26
   1373c:	adc	r0, r0, r0
   13740:	subcs	r3, r3, r1, lsl #26
   13744:	cmp	r3, r1, lsl #25
   13748:	adc	r0, r0, r0
   1374c:	subcs	r3, r3, r1, lsl #25
   13750:	cmp	r3, r1, lsl #24
   13754:	adc	r0, r0, r0
   13758:	subcs	r3, r3, r1, lsl #24
   1375c:	cmp	r3, r1, lsl #23
   13760:	adc	r0, r0, r0
   13764:	subcs	r3, r3, r1, lsl #23
   13768:	cmp	r3, r1, lsl #22
   1376c:	adc	r0, r0, r0
   13770:	subcs	r3, r3, r1, lsl #22
   13774:	cmp	r3, r1, lsl #21
   13778:	adc	r0, r0, r0
   1377c:	subcs	r3, r3, r1, lsl #21
   13780:	cmp	r3, r1, lsl #20
   13784:	adc	r0, r0, r0
   13788:	subcs	r3, r3, r1, lsl #20
   1378c:	cmp	r3, r1, lsl #19
   13790:	adc	r0, r0, r0
   13794:	subcs	r3, r3, r1, lsl #19
   13798:	cmp	r3, r1, lsl #18
   1379c:	adc	r0, r0, r0
   137a0:	subcs	r3, r3, r1, lsl #18
   137a4:	cmp	r3, r1, lsl #17
   137a8:	adc	r0, r0, r0
   137ac:	subcs	r3, r3, r1, lsl #17
   137b0:	cmp	r3, r1, lsl #16
   137b4:	adc	r0, r0, r0
   137b8:	subcs	r3, r3, r1, lsl #16
   137bc:	cmp	r3, r1, lsl #15
   137c0:	adc	r0, r0, r0
   137c4:	subcs	r3, r3, r1, lsl #15
   137c8:	cmp	r3, r1, lsl #14
   137cc:	adc	r0, r0, r0
   137d0:	subcs	r3, r3, r1, lsl #14
   137d4:	cmp	r3, r1, lsl #13
   137d8:	adc	r0, r0, r0
   137dc:	subcs	r3, r3, r1, lsl #13
   137e0:	cmp	r3, r1, lsl #12
   137e4:	adc	r0, r0, r0
   137e8:	subcs	r3, r3, r1, lsl #12
   137ec:	cmp	r3, r1, lsl #11
   137f0:	adc	r0, r0, r0
   137f4:	subcs	r3, r3, r1, lsl #11
   137f8:	cmp	r3, r1, lsl #10
   137fc:	adc	r0, r0, r0
   13800:	subcs	r3, r3, r1, lsl #10
   13804:	cmp	r3, r1, lsl #9
   13808:	adc	r0, r0, r0
   1380c:	subcs	r3, r3, r1, lsl #9
   13810:	cmp	r3, r1, lsl #8
   13814:	adc	r0, r0, r0
   13818:	subcs	r3, r3, r1, lsl #8
   1381c:	cmp	r3, r1, lsl #7
   13820:	adc	r0, r0, r0
   13824:	subcs	r3, r3, r1, lsl #7
   13828:	cmp	r3, r1, lsl #6
   1382c:	adc	r0, r0, r0
   13830:	subcs	r3, r3, r1, lsl #6
   13834:	cmp	r3, r1, lsl #5
   13838:	adc	r0, r0, r0
   1383c:	subcs	r3, r3, r1, lsl #5
   13840:	cmp	r3, r1, lsl #4
   13844:	adc	r0, r0, r0
   13848:	subcs	r3, r3, r1, lsl #4
   1384c:	cmp	r3, r1, lsl #3
   13850:	adc	r0, r0, r0
   13854:	subcs	r3, r3, r1, lsl #3
   13858:	cmp	r3, r1, lsl #2
   1385c:	adc	r0, r0, r0
   13860:	subcs	r3, r3, r1, lsl #2
   13864:	cmp	r3, r1, lsl #1
   13868:	adc	r0, r0, r0
   1386c:	subcs	r3, r3, r1, lsl #1
   13870:	cmp	r3, r1
   13874:	adc	r0, r0, r0
   13878:	subcs	r3, r3, r1
   1387c:	cmp	ip, #0
   13880:	rsbmi	r0, r0, #0
   13884:	bx	lr
   13888:	teq	ip, r0
   1388c:	rsbmi	r0, r0, #0
   13890:	bx	lr
   13894:	movcc	r0, #0
   13898:	asreq	r0, ip, #31
   1389c:	orreq	r0, r0, #1
   138a0:	bx	lr
   138a4:	clz	r2, r1
   138a8:	rsb	r2, r2, #31
   138ac:	cmp	ip, #0
   138b0:	lsr	r0, r3, r2
   138b4:	rsbmi	r0, r0, #0
   138b8:	bx	lr
   138bc:	cmp	r0, #0
   138c0:	mvngt	r0, #-2147483648	; 0x80000000
   138c4:	movlt	r0, #-2147483648	; 0x80000000
   138c8:	b	13928 <close@plt+0xaf80>
   138cc:	cmp	r1, #0
   138d0:	beq	138bc <close@plt+0xaf14>
   138d4:	push	{r0, r1, lr}
   138d8:	bl	136b4 <close@plt+0xad0c>
   138dc:	pop	{r1, r2, lr}
   138e0:	mul	r3, r2, r0
   138e4:	sub	r1, r1, r3
   138e8:	bx	lr
   138ec:	cmp	r3, #0
   138f0:	cmpeq	r2, #0
   138f4:	bne	1390c <close@plt+0xaf64>
   138f8:	cmp	r1, #0
   138fc:	cmpeq	r0, #0
   13900:	mvnne	r1, #0
   13904:	mvnne	r0, #0
   13908:	b	13928 <close@plt+0xaf80>
   1390c:	sub	sp, sp, #8
   13910:	push	{sp, lr}
   13914:	bl	13974 <close@plt+0xafcc>
   13918:	ldr	lr, [sp, #4]
   1391c:	add	sp, sp, #8
   13920:	pop	{r2, r3}
   13924:	bx	lr
   13928:	push	{r1, lr}
   1392c:	mov	r0, #8
   13930:	bl	8888 <raise@plt>
   13934:	pop	{r1, pc}
   13938:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1393c:	mov	r8, r2
   13940:	mov	r6, r0
   13944:	mov	r7, r1
   13948:	mov	sl, r3
   1394c:	ldr	r9, [sp, #32]
   13950:	bl	139b0 <close@plt+0xb008>
   13954:	umull	r4, r5, r8, r0
   13958:	mul	r8, r8, r1
   1395c:	mla	r2, r0, sl, r8
   13960:	add	r5, r2, r5
   13964:	subs	r4, r6, r4
   13968:	sbc	r5, r7, r5
   1396c:	strd	r4, [r9]
   13970:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13974:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13978:	mov	r8, r2
   1397c:	mov	r6, r0
   13980:	mov	r7, r1
   13984:	mov	r5, r3
   13988:	ldr	r9, [sp, #32]
   1398c:	bl	13e3c <close@plt+0xb494>
   13990:	mul	r3, r0, r5
   13994:	umull	r4, r5, r0, r8
   13998:	mla	r8, r8, r1, r3
   1399c:	add	r5, r8, r5
   139a0:	subs	r4, r6, r4
   139a4:	sbc	r5, r7, r5
   139a8:	strd	r4, [r9]
   139ac:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   139b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   139b4:	rsbs	r4, r0, #0
   139b8:	rsc	r5, r1, #0
   139bc:	cmp	r1, #0
   139c0:	mvn	r6, #0
   139c4:	sub	sp, sp, #12
   139c8:	movge	r4, r0
   139cc:	movge	r5, r1
   139d0:	movge	r6, #0
   139d4:	cmp	r3, #0
   139d8:	blt	13c10 <close@plt+0xb268>
   139dc:	cmp	r3, #0
   139e0:	mov	sl, r4
   139e4:	mov	ip, r5
   139e8:	mov	r0, r2
   139ec:	mov	r1, r3
   139f0:	mov	r8, r2
   139f4:	mov	r7, r4
   139f8:	mov	r9, r5
   139fc:	bne	13af4 <close@plt+0xb14c>
   13a00:	cmp	r2, r5
   13a04:	bls	13b30 <close@plt+0xb188>
   13a08:	clz	r3, r2
   13a0c:	cmp	r3, #0
   13a10:	rsbne	r2, r3, #32
   13a14:	lslne	r8, r0, r3
   13a18:	lsrne	r2, r4, r2
   13a1c:	lslne	r7, r4, r3
   13a20:	orrne	r9, r2, r5, lsl r3
   13a24:	lsr	r4, r8, #16
   13a28:	uxth	sl, r8
   13a2c:	mov	r1, r4
   13a30:	mov	r0, r9
   13a34:	bl	134a0 <close@plt+0xaaf8>
   13a38:	mov	r1, r4
   13a3c:	mov	fp, r0
   13a40:	mov	r0, r9
   13a44:	bl	1368c <close@plt+0xace4>
   13a48:	mul	r0, sl, fp
   13a4c:	lsr	r2, r7, #16
   13a50:	orr	r1, r2, r1, lsl #16
   13a54:	cmp	r0, r1
   13a58:	bls	13a7c <close@plt+0xb0d4>
   13a5c:	adds	r1, r1, r8
   13a60:	sub	r3, fp, #1
   13a64:	bcs	13a78 <close@plt+0xb0d0>
   13a68:	cmp	r0, r1
   13a6c:	subhi	fp, fp, #2
   13a70:	addhi	r1, r1, r8
   13a74:	bhi	13a7c <close@plt+0xb0d4>
   13a78:	mov	fp, r3
   13a7c:	rsb	r9, r0, r1
   13a80:	mov	r1, r4
   13a84:	uxth	r7, r7
   13a88:	mov	r0, r9
   13a8c:	bl	134a0 <close@plt+0xaaf8>
   13a90:	mov	r1, r4
   13a94:	mov	r5, r0
   13a98:	mov	r0, r9
   13a9c:	bl	1368c <close@plt+0xace4>
   13aa0:	mul	sl, sl, r5
   13aa4:	orr	r1, r7, r1, lsl #16
   13aa8:	cmp	sl, r1
   13aac:	bls	13acc <close@plt+0xb124>
   13ab0:	adds	r8, r1, r8
   13ab4:	sub	r3, r5, #1
   13ab8:	bcs	13ac8 <close@plt+0xb120>
   13abc:	cmp	sl, r8
   13ac0:	subhi	r5, r5, #2
   13ac4:	bhi	13acc <close@plt+0xb124>
   13ac8:	mov	r5, r3
   13acc:	orr	r3, r5, fp, lsl #16
   13ad0:	mov	r4, #0
   13ad4:	cmp	r6, #0
   13ad8:	mov	r0, r3
   13adc:	mov	r1, r4
   13ae0:	beq	13aec <close@plt+0xb144>
   13ae4:	rsbs	r0, r0, #0
   13ae8:	rsc	r1, r1, #0
   13aec:	add	sp, sp, #12
   13af0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13af4:	cmp	r3, r5
   13af8:	movhi	r4, #0
   13afc:	movhi	r3, r4
   13b00:	bhi	13ad4 <close@plt+0xb12c>
   13b04:	clz	r5, r1
   13b08:	cmp	r5, #0
   13b0c:	bne	13cfc <close@plt+0xb354>
   13b10:	cmp	r1, ip
   13b14:	cmpcs	r2, sl
   13b18:	movhi	r4, #0
   13b1c:	movls	r4, #1
   13b20:	movls	r3, #1
   13b24:	movls	r4, r5
   13b28:	movhi	r3, r4
   13b2c:	b	13ad4 <close@plt+0xb12c>
   13b30:	cmp	r2, #0
   13b34:	bne	13b48 <close@plt+0xb1a0>
   13b38:	mov	r1, r2
   13b3c:	mov	r0, #1
   13b40:	bl	134a0 <close@plt+0xaaf8>
   13b44:	mov	r8, r0
   13b48:	clz	r3, r8
   13b4c:	cmp	r3, #0
   13b50:	bne	13c20 <close@plt+0xb278>
   13b54:	rsb	r9, r8, r9
   13b58:	lsr	r5, r8, #16
   13b5c:	uxth	sl, r8
   13b60:	mov	r4, #1
   13b64:	mov	r1, r5
   13b68:	mov	r0, r9
   13b6c:	bl	134a0 <close@plt+0xaaf8>
   13b70:	mov	r1, r5
   13b74:	mov	fp, r0
   13b78:	mov	r0, r9
   13b7c:	bl	1368c <close@plt+0xace4>
   13b80:	mul	r0, sl, fp
   13b84:	lsr	r2, r7, #16
   13b88:	orr	r1, r2, r1, lsl #16
   13b8c:	cmp	r0, r1
   13b90:	bls	13bb0 <close@plt+0xb208>
   13b94:	adds	r1, r1, r8
   13b98:	sub	r3, fp, #1
   13b9c:	bcs	13e1c <close@plt+0xb474>
   13ba0:	cmp	r0, r1
   13ba4:	subhi	fp, fp, #2
   13ba8:	addhi	r1, r1, r8
   13bac:	bls	13e1c <close@plt+0xb474>
   13bb0:	rsb	r2, r0, r1
   13bb4:	mov	r1, r5
   13bb8:	str	r2, [sp]
   13bbc:	uxth	r7, r7
   13bc0:	mov	r0, r2
   13bc4:	bl	134a0 <close@plt+0xaaf8>
   13bc8:	ldr	r2, [sp]
   13bcc:	mov	r1, r5
   13bd0:	mov	r9, r0
   13bd4:	mov	r0, r2
   13bd8:	bl	1368c <close@plt+0xace4>
   13bdc:	mul	sl, sl, r9
   13be0:	orr	r1, r7, r1, lsl #16
   13be4:	cmp	sl, r1
   13be8:	bls	13c08 <close@plt+0xb260>
   13bec:	adds	r8, r1, r8
   13bf0:	sub	r3, r9, #1
   13bf4:	bcs	13c04 <close@plt+0xb25c>
   13bf8:	cmp	sl, r8
   13bfc:	subhi	r9, r9, #2
   13c00:	bhi	13c08 <close@plt+0xb260>
   13c04:	mov	r9, r3
   13c08:	orr	r3, r9, fp, lsl #16
   13c0c:	b	13ad4 <close@plt+0xb12c>
   13c10:	mvn	r6, r6
   13c14:	rsbs	r2, r2, #0
   13c18:	rsc	r3, r3, #0
   13c1c:	b	139dc <close@plt+0xb034>
   13c20:	lsl	r8, r8, r3
   13c24:	rsb	fp, r3, #32
   13c28:	lsr	r4, r9, fp
   13c2c:	lsr	fp, r7, fp
   13c30:	lsr	r5, r8, #16
   13c34:	orr	fp, fp, r9, lsl r3
   13c38:	mov	r0, r4
   13c3c:	lsl	r7, r7, r3
   13c40:	mov	r1, r5
   13c44:	uxth	sl, r8
   13c48:	bl	134a0 <close@plt+0xaaf8>
   13c4c:	mov	r1, r5
   13c50:	mov	r3, r0
   13c54:	mov	r0, r4
   13c58:	str	r3, [sp]
   13c5c:	bl	1368c <close@plt+0xace4>
   13c60:	ldr	r3, [sp]
   13c64:	lsr	r2, fp, #16
   13c68:	mul	r0, sl, r3
   13c6c:	orr	r1, r2, r1, lsl #16
   13c70:	cmp	r0, r1
   13c74:	bls	13c94 <close@plt+0xb2ec>
   13c78:	adds	r1, r1, r8
   13c7c:	sub	r2, r3, #1
   13c80:	bcs	13e34 <close@plt+0xb48c>
   13c84:	cmp	r0, r1
   13c88:	subhi	r3, r3, #2
   13c8c:	addhi	r1, r1, r8
   13c90:	bls	13e34 <close@plt+0xb48c>
   13c94:	rsb	r9, r0, r1
   13c98:	mov	r1, r5
   13c9c:	str	r3, [sp]
   13ca0:	uxth	fp, fp
   13ca4:	mov	r0, r9
   13ca8:	bl	134a0 <close@plt+0xaaf8>
   13cac:	mov	r1, r5
   13cb0:	mov	r4, r0
   13cb4:	mov	r0, r9
   13cb8:	bl	1368c <close@plt+0xace4>
   13cbc:	mul	r9, sl, r4
   13cc0:	ldr	r3, [sp]
   13cc4:	orr	r1, fp, r1, lsl #16
   13cc8:	cmp	r9, r1
   13ccc:	bls	13cf0 <close@plt+0xb348>
   13cd0:	adds	r1, r1, r8
   13cd4:	sub	r2, r4, #1
   13cd8:	bcs	13cec <close@plt+0xb344>
   13cdc:	cmp	r9, r1
   13ce0:	subhi	r4, r4, #2
   13ce4:	addhi	r1, r1, r8
   13ce8:	bhi	13cf0 <close@plt+0xb348>
   13cec:	mov	r4, r2
   13cf0:	rsb	r9, r9, r1
   13cf4:	orr	r4, r4, r3, lsl #16
   13cf8:	b	13b64 <close@plt+0xb1bc>
   13cfc:	rsb	sl, r5, #32
   13d00:	lsl	r3, r2, r5
   13d04:	lsr	r0, r2, sl
   13d08:	lsr	r2, ip, sl
   13d0c:	orr	r4, r0, r1, lsl r5
   13d10:	lsr	sl, r7, sl
   13d14:	mov	r0, r2
   13d18:	orr	sl, sl, ip, lsl r5
   13d1c:	lsr	r9, r4, #16
   13d20:	str	r3, [sp, #4]
   13d24:	str	r2, [sp]
   13d28:	uxth	fp, r4
   13d2c:	mov	r1, r9
   13d30:	bl	134a0 <close@plt+0xaaf8>
   13d34:	ldr	r2, [sp]
   13d38:	mov	r1, r9
   13d3c:	mov	r8, r0
   13d40:	mov	r0, r2
   13d44:	bl	1368c <close@plt+0xace4>
   13d48:	mul	r0, fp, r8
   13d4c:	lsr	r2, sl, #16
   13d50:	orr	r1, r2, r1, lsl #16
   13d54:	cmp	r0, r1
   13d58:	bls	13d78 <close@plt+0xb3d0>
   13d5c:	adds	r1, r1, r4
   13d60:	sub	r2, r8, #1
   13d64:	bcs	13e2c <close@plt+0xb484>
   13d68:	cmp	r0, r1
   13d6c:	subhi	r8, r8, #2
   13d70:	addhi	r1, r1, r4
   13d74:	bls	13e2c <close@plt+0xb484>
   13d78:	rsb	ip, r0, r1
   13d7c:	mov	r1, r9
   13d80:	str	ip, [sp]
   13d84:	mov	r0, ip
   13d88:	bl	134a0 <close@plt+0xaaf8>
   13d8c:	ldr	ip, [sp]
   13d90:	mov	r1, r9
   13d94:	mov	r2, r0
   13d98:	mov	r0, ip
   13d9c:	str	r2, [sp]
   13da0:	bl	1368c <close@plt+0xace4>
   13da4:	ldr	r2, [sp]
   13da8:	uxth	ip, sl
   13dac:	mul	fp, fp, r2
   13db0:	orr	ip, ip, r1, lsl #16
   13db4:	cmp	fp, ip
   13db8:	bls	13dd8 <close@plt+0xb430>
   13dbc:	adds	ip, ip, r4
   13dc0:	sub	r1, r2, #1
   13dc4:	bcs	13e24 <close@plt+0xb47c>
   13dc8:	cmp	fp, ip
   13dcc:	subhi	r2, r2, #2
   13dd0:	addhi	ip, ip, r4
   13dd4:	bls	13e24 <close@plt+0xb47c>
   13dd8:	ldr	r0, [sp, #4]
   13ddc:	orr	r1, r2, r8, lsl #16
   13de0:	rsb	fp, fp, ip
   13de4:	umull	r2, r3, r1, r0
   13de8:	cmp	fp, r3
   13dec:	bcc	13e10 <close@plt+0xb468>
   13df0:	movne	r4, #0
   13df4:	moveq	r4, #1
   13df8:	cmp	r2, r7, lsl r5
   13dfc:	movls	r4, #0
   13e00:	andhi	r4, r4, #1
   13e04:	cmp	r4, #0
   13e08:	moveq	r3, r1
   13e0c:	beq	13ad4 <close@plt+0xb12c>
   13e10:	sub	r3, r1, #1
   13e14:	mov	r4, #0
   13e18:	b	13ad4 <close@plt+0xb12c>
   13e1c:	mov	fp, r3
   13e20:	b	13bb0 <close@plt+0xb208>
   13e24:	mov	r2, r1
   13e28:	b	13dd8 <close@plt+0xb430>
   13e2c:	mov	r8, r2
   13e30:	b	13d78 <close@plt+0xb3d0>
   13e34:	mov	r3, r2
   13e38:	b	13c94 <close@plt+0xb2ec>
   13e3c:	cmp	r3, #0
   13e40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e44:	mov	r6, r0
   13e48:	sub	sp, sp, #12
   13e4c:	mov	r5, r1
   13e50:	mov	r7, r0
   13e54:	mov	r4, r2
   13e58:	mov	r8, r1
   13e5c:	bne	13f3c <close@plt+0xb594>
   13e60:	cmp	r2, r1
   13e64:	bls	13f78 <close@plt+0xb5d0>
   13e68:	clz	r3, r2
   13e6c:	cmp	r3, #0
   13e70:	rsbne	r8, r3, #32
   13e74:	lslne	r4, r2, r3
   13e78:	lsrne	r8, r0, r8
   13e7c:	lslne	r7, r0, r3
   13e80:	orrne	r8, r8, r1, lsl r3
   13e84:	lsr	r5, r4, #16
   13e88:	uxth	sl, r4
   13e8c:	mov	r1, r5
   13e90:	mov	r0, r8
   13e94:	bl	134a0 <close@plt+0xaaf8>
   13e98:	mov	r1, r5
   13e9c:	mov	r9, r0
   13ea0:	mov	r0, r8
   13ea4:	bl	1368c <close@plt+0xace4>
   13ea8:	mul	r0, sl, r9
   13eac:	lsr	r3, r7, #16
   13eb0:	orr	r1, r3, r1, lsl #16
   13eb4:	cmp	r0, r1
   13eb8:	bls	13edc <close@plt+0xb534>
   13ebc:	adds	r1, r1, r4
   13ec0:	sub	r2, r9, #1
   13ec4:	bcs	13ed8 <close@plt+0xb530>
   13ec8:	cmp	r0, r1
   13ecc:	subhi	r9, r9, #2
   13ed0:	addhi	r1, r1, r4
   13ed4:	bhi	13edc <close@plt+0xb534>
   13ed8:	mov	r9, r2
   13edc:	rsb	r8, r0, r1
   13ee0:	mov	r1, r5
   13ee4:	uxth	r7, r7
   13ee8:	mov	r0, r8
   13eec:	bl	134a0 <close@plt+0xaaf8>
   13ef0:	mov	r1, r5
   13ef4:	mov	r6, r0
   13ef8:	mov	r0, r8
   13efc:	bl	1368c <close@plt+0xace4>
   13f00:	mul	sl, sl, r6
   13f04:	orr	r1, r7, r1, lsl #16
   13f08:	cmp	sl, r1
   13f0c:	bls	13f28 <close@plt+0xb580>
   13f10:	adds	r4, r1, r4
   13f14:	sub	r3, r6, #1
   13f18:	bcs	14224 <close@plt+0xb87c>
   13f1c:	cmp	sl, r4
   13f20:	subhi	r6, r6, #2
   13f24:	bls	14224 <close@plt+0xb87c>
   13f28:	orr	r0, r6, r9, lsl #16
   13f2c:	mov	r6, #0
   13f30:	mov	r1, r6
   13f34:	add	sp, sp, #12
   13f38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f3c:	cmp	r3, r1
   13f40:	movhi	r6, #0
   13f44:	movhi	r0, r6
   13f48:	bhi	13f30 <close@plt+0xb588>
   13f4c:	clz	r7, r3
   13f50:	cmp	r7, #0
   13f54:	bne	14054 <close@plt+0xb6ac>
   13f58:	cmp	r3, r1
   13f5c:	cmpcs	r2, r6
   13f60:	movhi	r6, #0
   13f64:	movls	r6, #1
   13f68:	movls	r0, #1
   13f6c:	movls	r6, r7
   13f70:	movhi	r0, r6
   13f74:	b	13f30 <close@plt+0xb588>
   13f78:	cmp	r2, #0
   13f7c:	bne	13f90 <close@plt+0xb5e8>
   13f80:	mov	r1, r2
   13f84:	mov	r0, #1
   13f88:	bl	134a0 <close@plt+0xaaf8>
   13f8c:	mov	r4, r0
   13f90:	clz	r3, r4
   13f94:	cmp	r3, #0
   13f98:	bne	14150 <close@plt+0xb7a8>
   13f9c:	rsb	r5, r4, r5
   13fa0:	lsr	r8, r4, #16
   13fa4:	uxth	sl, r4
   13fa8:	mov	r6, #1
   13fac:	mov	r1, r8
   13fb0:	mov	r0, r5
   13fb4:	bl	134a0 <close@plt+0xaaf8>
   13fb8:	mov	r1, r8
   13fbc:	mov	r9, r0
   13fc0:	mov	r0, r5
   13fc4:	bl	1368c <close@plt+0xace4>
   13fc8:	mul	r0, sl, r9
   13fcc:	lsr	r3, r7, #16
   13fd0:	orr	r1, r3, r1, lsl #16
   13fd4:	cmp	r0, r1
   13fd8:	bls	13ff8 <close@plt+0xb650>
   13fdc:	adds	r1, r1, r4
   13fe0:	sub	r2, r9, #1
   13fe4:	bcs	1422c <close@plt+0xb884>
   13fe8:	cmp	r0, r1
   13fec:	subhi	r9, r9, #2
   13ff0:	addhi	r1, r1, r4
   13ff4:	bls	1422c <close@plt+0xb884>
   13ff8:	rsb	fp, r0, r1
   13ffc:	mov	r1, r8
   14000:	uxth	r7, r7
   14004:	mov	r0, fp
   14008:	bl	134a0 <close@plt+0xaaf8>
   1400c:	mov	r1, r8
   14010:	mov	r5, r0
   14014:	mov	r0, fp
   14018:	bl	1368c <close@plt+0xace4>
   1401c:	mul	sl, sl, r5
   14020:	orr	r1, r7, r1, lsl #16
   14024:	cmp	sl, r1
   14028:	bls	14044 <close@plt+0xb69c>
   1402c:	adds	r4, r1, r4
   14030:	sub	r3, r5, #1
   14034:	bcs	14234 <close@plt+0xb88c>
   14038:	cmp	sl, r4
   1403c:	subhi	r5, r5, #2
   14040:	bls	14234 <close@plt+0xb88c>
   14044:	orr	r0, r5, r9, lsl #16
   14048:	mov	r1, r6
   1404c:	add	sp, sp, #12
   14050:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14054:	rsb	r1, r7, #32
   14058:	lsl	r0, r2, r7
   1405c:	lsr	r2, r2, r1
   14060:	lsr	fp, r5, r1
   14064:	orr	r8, r2, r3, lsl r7
   14068:	lsr	r1, r6, r1
   1406c:	str	r0, [sp, #4]
   14070:	orr	r5, r1, r5, lsl r7
   14074:	lsr	r9, r8, #16
   14078:	mov	r0, fp
   1407c:	uxth	sl, r8
   14080:	mov	r1, r9
   14084:	bl	134a0 <close@plt+0xaaf8>
   14088:	mov	r1, r9
   1408c:	mov	r4, r0
   14090:	mov	r0, fp
   14094:	bl	1368c <close@plt+0xace4>
   14098:	mul	r0, sl, r4
   1409c:	lsr	ip, r5, #16
   140a0:	orr	r1, ip, r1, lsl #16
   140a4:	cmp	r0, r1
   140a8:	bls	140bc <close@plt+0xb714>
   140ac:	adds	r1, r1, r8
   140b0:	sub	r2, r4, #1
   140b4:	bcc	14250 <close@plt+0xb8a8>
   140b8:	mov	r4, r2
   140bc:	rsb	ip, r0, r1
   140c0:	mov	r1, r9
   140c4:	str	ip, [sp]
   140c8:	uxth	r5, r5
   140cc:	mov	r0, ip
   140d0:	bl	134a0 <close@plt+0xaaf8>
   140d4:	ldr	ip, [sp]
   140d8:	mov	r1, r9
   140dc:	mov	fp, r0
   140e0:	mov	r0, ip
   140e4:	bl	1368c <close@plt+0xace4>
   140e8:	mul	sl, sl, fp
   140ec:	orr	r1, r5, r1, lsl #16
   140f0:	cmp	sl, r1
   140f4:	bls	14108 <close@plt+0xb760>
   140f8:	adds	r1, r1, r8
   140fc:	sub	r2, fp, #1
   14100:	bcc	1423c <close@plt+0xb894>
   14104:	mov	fp, r2
   14108:	ldr	r3, [sp, #4]
   1410c:	orr	r0, fp, r4, lsl #16
   14110:	rsb	sl, sl, r1
   14114:	umull	r4, r5, r0, r3
   14118:	cmp	sl, r5
   1411c:	bcc	1413c <close@plt+0xb794>
   14120:	movne	r3, #0
   14124:	moveq	r3, #1
   14128:	cmp	r4, r6, lsl r7
   1412c:	movls	r6, #0
   14130:	andhi	r6, r3, #1
   14134:	cmp	r6, #0
   14138:	beq	13f30 <close@plt+0xb588>
   1413c:	mov	r6, #0
   14140:	sub	r0, r0, #1
   14144:	mov	r1, r6
   14148:	add	sp, sp, #12
   1414c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14150:	lsl	r4, r4, r3
   14154:	rsb	r9, r3, #32
   14158:	lsr	r2, r5, r9
   1415c:	lsr	r9, r6, r9
   14160:	lsr	r8, r4, #16
   14164:	orr	r9, r9, r5, lsl r3
   14168:	mov	r0, r2
   1416c:	lsl	r7, r6, r3
   14170:	mov	r1, r8
   14174:	str	r2, [sp]
   14178:	bl	134a0 <close@plt+0xaaf8>
   1417c:	ldr	r2, [sp]
   14180:	mov	r1, r8
   14184:	uxth	sl, r4
   14188:	mov	fp, r0
   1418c:	mov	r0, r2
   14190:	bl	1368c <close@plt+0xace4>
   14194:	mul	r0, sl, fp
   14198:	lsr	r3, r9, #16
   1419c:	orr	r1, r3, r1, lsl #16
   141a0:	cmp	r0, r1
   141a4:	bls	141c4 <close@plt+0xb81c>
   141a8:	adds	r1, r1, r4
   141ac:	sub	r3, fp, #1
   141b0:	bcs	14264 <close@plt+0xb8bc>
   141b4:	cmp	r0, r1
   141b8:	subhi	fp, fp, #2
   141bc:	addhi	r1, r1, r4
   141c0:	bls	14264 <close@plt+0xb8bc>
   141c4:	rsb	r5, r0, r1
   141c8:	mov	r1, r8
   141cc:	uxth	r9, r9
   141d0:	mov	r0, r5
   141d4:	bl	134a0 <close@plt+0xaaf8>
   141d8:	mov	r1, r8
   141dc:	mov	r6, r0
   141e0:	mov	r0, r5
   141e4:	bl	1368c <close@plt+0xace4>
   141e8:	mul	r5, sl, r6
   141ec:	orr	r1, r9, r1, lsl #16
   141f0:	cmp	r5, r1
   141f4:	bls	14218 <close@plt+0xb870>
   141f8:	adds	r1, r1, r4
   141fc:	sub	r3, r6, #1
   14200:	bcs	14214 <close@plt+0xb86c>
   14204:	cmp	r5, r1
   14208:	subhi	r6, r6, #2
   1420c:	addhi	r1, r1, r4
   14210:	bhi	14218 <close@plt+0xb870>
   14214:	mov	r6, r3
   14218:	rsb	r5, r5, r1
   1421c:	orr	r6, r6, fp, lsl #16
   14220:	b	13fac <close@plt+0xb604>
   14224:	mov	r6, r3
   14228:	b	13f28 <close@plt+0xb580>
   1422c:	mov	r9, r2
   14230:	b	13ff8 <close@plt+0xb650>
   14234:	mov	r5, r3
   14238:	b	14044 <close@plt+0xb69c>
   1423c:	cmp	sl, r1
   14240:	subhi	fp, fp, #2
   14244:	addhi	r1, r1, r8
   14248:	bhi	14108 <close@plt+0xb760>
   1424c:	b	14104 <close@plt+0xb75c>
   14250:	cmp	r0, r1
   14254:	subhi	r4, r4, #2
   14258:	addhi	r1, r1, r8
   1425c:	bhi	140bc <close@plt+0xb714>
   14260:	b	140b8 <close@plt+0xb710>
   14264:	mov	fp, r3
   14268:	b	141c4 <close@plt+0xb81c>
   1426c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   14270:	mov	r7, r0
   14274:	ldr	r6, [pc, #76]	; 142c8 <close@plt+0xb920>
   14278:	mov	r8, r1
   1427c:	ldr	r5, [pc, #72]	; 142cc <close@plt+0xb924>
   14280:	mov	r9, r2
   14284:	add	r6, pc, r6
   14288:	bl	8868 <raise@plt-0x20>
   1428c:	add	r5, pc, r5
   14290:	rsb	r6, r5, r6
   14294:	asrs	r6, r6, #2
   14298:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1429c:	sub	r5, r5, #4
   142a0:	mov	r4, #0
   142a4:	add	r4, r4, #1
   142a8:	ldr	r3, [r5, #4]!
   142ac:	mov	r0, r7
   142b0:	mov	r1, r8
   142b4:	mov	r2, r9
   142b8:	blx	r3
   142bc:	cmp	r4, r6
   142c0:	bne	142a4 <close@plt+0xb8fc>
   142c4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   142c8:	andeq	r9, r0, r4, ror ip
   142cc:	andeq	r9, r0, r8, ror #24
   142d0:	bx	lr

Disassembly of section .fini:

000142d4 <.fini>:
   142d4:	push	{r3, lr}
   142d8:	pop	{r3, pc}
