DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_0"
duLibraryName "ADD_SingleCycle_lib"
duName "mux2to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 125,0
)
(Instance
name "U_1"
duLibraryName "ADD_SingleCycle_lib"
duName "easy_RAM_simu"
elements [
]
mwi 0
uid 155,0
)
(Instance
name "U_2"
duLibraryName "ADD_SingleCycle_lib"
duName "Increment"
elements [
]
mwi 0
uid 185,0
)
(Instance
name "U_4"
duLibraryName "ADD_SingleCycle_lib"
duName "Extendblock"
elements [
]
mwi 0
uid 293,0
)
(Instance
name "U_6"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 367,0
)
(Instance
name "U_7"
duLibraryName "ADD_SingleCycle_lib"
duName "mux4to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 401,0
)
(Instance
name "U_8"
duLibraryName "ADD_SingleCycle_lib"
duName "PC"
elements [
]
mwi 0
uid 505,0
)
(Instance
name "U_9"
duLibraryName "moduleware"
duName "merge"
elements [
]
mwi 1
uid 668,0
)
(Instance
name "U_10"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 704,0
)
(Instance
name "U_11"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 735,0
)
(Instance
name "U_12"
duLibraryName "ADD_SingleCycle_lib"
duName "mux2to1"
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
mwi 0
uid 767,0
)
(Instance
name "U_13"
duLibraryName "ADD_SingleCycle_lib"
duName "easy_RAM_simu"
elements [
]
mwi 0
uid 803,0
)
(Instance
name "U_14"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 870,0
)
(Instance
name "U_15"
duLibraryName "moduleware"
duName "constval"
elements [
]
mwi 1
uid 895,0
)
(Instance
name "U_16"
duLibraryName "ADD_SingleCycle_lib"
duName "ControlUnit"
elements [
]
mwi 0
uid 1459,0
)
(Instance
name "U_3"
duLibraryName "ADD_SingleCycle_lib"
duName "RegisterFile"
elements [
]
mwi 0
uid 1566,0
)
(Instance
name "U_5"
duLibraryName "ADD_SingleCycle_lib"
duName "alu"
elements [
]
mwi 0
uid 1631,0
)
(Instance
name "U_17"
duLibraryName "ADD_SingleCycle_lib"
duName "CCReg"
elements [
]
mwi 0
uid 1684,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup2\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup2\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup2"
)
(vvPair
variable "d_logical"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup2"
)
(vvPair
variable "date"
value "03/ 4/2013"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "04"
)
(vvPair
variable "entity_name"
value "Hookup2"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "ATHENA"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ADD_SingleCycle_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/ADD_SingleCycle_lib/ps"
)
(vvPair
variable "mm"
value "03"
)
(vvPair
variable "module_name"
value "Hookup2"
)
(vvPair
variable "month"
value "Mar"
)
(vvPair
variable "month_long"
value "March"
)
(vvPair
variable "p"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\@hookup2\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\Rebecca\\Documents\\GitHub\\ADD_SingleCycle\\ADD_SingleCycle_lib\\hds\\Hookup2\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ADD_SingleCycle"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.1c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:15:50"
)
(vvPair
variable "unit"
value "Hookup2"
)
(vvPair
variable "user"
value "Rebecca"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,98000,139000,99000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,98000,132600,99000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "139000,94000,143000,95000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "139200,94000,142200,95000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,96000,139000,97000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,96000,132200,97000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "118000,96000,122000,97000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "118200,96000,120300,97000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "139000,95000,159000,99000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "139200,95200,148400,96200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "143000,94000,159000,95000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "143200,94000,150200,95000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "118000,94000,139000,96000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "125150,94500,131850,95500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "118000,97000,122000,98000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "118200,97000,120300,98000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "118000,98000,122000,99000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "118200,98000,120900,99000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "122000,97000,139000,98000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "122200,97000,136000,98000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "118000,94000,159000,99000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 125,0
optionalChildren [
*13 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6750,13625,-6000,14375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "-5000,13500,-3600,14500"
st "sel"
blo "-5000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 4
)
)
)
*14 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8000,11625,8750,12375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "1500,11500,7000,12500"
st "o : (size - 1:0)"
ju 2
blo "7000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*15 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6750,12625,-6000,13375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "-5000,12500,500,13500"
st "b : (size - 1:0)"
blo "-5000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*16 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 110,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-6750,11625,-6000,12375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "-5000,11500,500,12500"
st "a : (size - 1:0)"
blo "-5000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
]
shape (Rectangle
uid 126,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-6000,11000,8000,15000"
)
ttg (MlTextGroup
uid 127,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*17 (Text
uid 128,0
va (VaSet
font "arial,8,1"
)
xt "-3200,15000,5200,16000"
st "ADD_SingleCycle_lib"
blo "-3200,15800"
tm "BdLibraryNameMgr"
)
*18 (Text
uid 129,0
va (VaSet
font "arial,8,1"
)
xt "-3200,16000,400,17000"
st "mux2to1"
blo "-3200,16800"
tm "CptNameMgr"
)
*19 (Text
uid 130,0
va (VaSet
font "arial,8,1"
)
xt "-3200,17000,-1400,18000"
st "U_0"
blo "-3200,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 131,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 132,0
text (MLText
uid 133,0
va (VaSet
font "Courier New,8,0"
)
xt "-6000,10200,9000,11000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 134,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-5750,13250,-4250,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*20 (SaComponent
uid 155,0
optionalChildren [
*21 (CptPort
uid 135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,11625,38000,12375"
)
tg (CPTG
uid 137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 138,0
va (VaSet
font "arial,8,0"
)
xt "39000,11500,40300,12500"
st "rst"
blo "39000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 1
)
)
)
*22 (CptPort
uid 139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,12625,38000,13375"
)
tg (CPTG
uid 141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 142,0
va (VaSet
font "arial,8,0"
)
xt "39000,12500,44000,13500"
st "hDIn : (15:0)"
blo "39000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "hDIn"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*23 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,13625,38000,14375"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 146,0
va (VaSet
font "arial,8,0"
)
xt "39000,13500,40200,14500"
st "wr"
blo "39000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 3
)
)
)
*24 (CptPort
uid 147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 148,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,14625,38000,15375"
)
tg (CPTG
uid 149,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 150,0
va (VaSet
font "arial,8,0"
)
xt "39000,14500,44400,15500"
st "hAddr : (15:0)"
blo "39000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "hAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*25 (CptPort
uid 151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 152,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52000,11625,52750,12375"
)
tg (CPTG
uid 153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 154,0
va (VaSet
font "arial,8,0"
)
xt "45400,11500,51000,12500"
st "hDOut : (15:0)"
ju 2
blo "51000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 156,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,11000,52000,16000"
)
ttg (MlTextGroup
uid 157,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 158,0
va (VaSet
font "arial,8,1"
)
xt "40800,16000,49200,17000"
st "ADD_SingleCycle_lib"
blo "40800,16800"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 159,0
va (VaSet
font "arial,8,1"
)
xt "40800,17000,47500,18000"
st "easy_RAM_simu"
blo "40800,17800"
tm "CptNameMgr"
)
*28 (Text
uid 160,0
va (VaSet
font "arial,8,1"
)
xt "40800,18000,42600,19000"
st "U_1"
blo "40800,18800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 161,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 162,0
text (MLText
uid 163,0
va (VaSet
font "Courier New,8,0"
)
xt "45000,11000,45000,11000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 164,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,14250,39750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*29 (SaComponent
uid 185,0
optionalChildren [
*30 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-7750,35625,-7000,36375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
font "arial,8,0"
)
xt "-6000,35500,-2200,36500"
st "a : (15:0)"
blo "-6000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*31 (CptPort
uid 181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "4000,35625,4750,36375"
)
tg (CPTG
uid 183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 184,0
va (VaSet
font "arial,8,0"
)
xt "-800,35500,3000,36500"
st "b : (15:0)"
ju 2
blo "3000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
]
shape (Rectangle
uid 186,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-7000,35000,4000,38000"
)
ttg (MlTextGroup
uid 187,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*32 (Text
uid 188,0
va (VaSet
font "arial,8,1"
)
xt "-5700,38000,2700,39000"
st "ADD_SingleCycle_lib"
blo "-5700,38800"
tm "BdLibraryNameMgr"
)
*33 (Text
uid 189,0
va (VaSet
font "arial,8,1"
)
xt "-5700,39000,-1600,40000"
st "Increment"
blo "-5700,39800"
tm "CptNameMgr"
)
*34 (Text
uid 190,0
va (VaSet
font "arial,8,1"
)
xt "-5700,40000,-3900,41000"
st "U_2"
blo "-5700,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 191,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 192,0
text (MLText
uid 193,0
va (VaSet
font "Courier New,8,0"
)
xt "-1500,35000,-1500,35000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 194,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-6750,36250,-5250,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*35 (Net
uid 201,0
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 3,0
)
declText (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-36200,-37000,-35400"
st "SIGNAL b         : std_logic_vector(15 DOWNTO 0)"
)
)
*36 (Net
uid 251,0
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 5,0
)
declText (MLText
uid 252,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-29000,-37000,-28200"
st "SIGNAL hDOut     : std_logic_vector(15 DOWNTO 0)"
)
)
*37 (SaComponent
uid 293,0
optionalChildren [
*38 (CptPort
uid 277,0
ps "OnEdgeStrategy"
shape (Triangle
uid 278,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,-375,62000,375"
)
tg (CPTG
uid 279,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "63000,-500,67600,500"
st "inst : (15:0)"
blo "63000,300"
)
)
thePort (LogicalPort
decl (Decl
n "inst"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*39 (CptPort
uid 281,0
ps "OnEdgeStrategy"
shape (Triangle
uid 282,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,-375,76750,375"
)
tg (CPTG
uid 283,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "68800,-500,75000,500"
st "ZEXT_L : (15:0)"
ju 2
blo "75000,300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*40 (CptPort
uid 285,0
ps "OnEdgeStrategy"
shape (Triangle
uid 286,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,625,76750,1375"
)
tg (CPTG
uid 287,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 288,0
va (VaSet
font "arial,8,0"
)
xt "68600,500,75000,1500"
st "ZEXT_R : (15:0)"
ju 2
blo "75000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*41 (CptPort
uid 289,0
ps "OnEdgeStrategy"
shape (Triangle
uid 290,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76000,1625,76750,2375"
)
tg (CPTG
uid 291,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 292,0
va (VaSet
font "arial,8,0"
)
xt "69600,1500,75000,2500"
st "SEXT : (15:0)"
ju 2
blo "75000,2300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
]
shape (Rectangle
uid 294,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "62000,-1000,76000,3000"
)
ttg (MlTextGroup
uid 295,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 296,0
va (VaSet
font "arial,8,1"
)
xt "64800,3000,73200,4000"
st "ADD_SingleCycle_lib"
blo "64800,3800"
tm "BdLibraryNameMgr"
)
*43 (Text
uid 297,0
va (VaSet
font "arial,8,1"
)
xt "64800,4000,70200,5000"
st "Extendblock"
blo "64800,4800"
tm "CptNameMgr"
)
*44 (Text
uid 298,0
va (VaSet
font "arial,8,1"
)
xt "64800,5000,66600,6000"
st "U_4"
blo "64800,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 299,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 300,0
text (MLText
uid 301,0
va (VaSet
font "Courier New,8,0"
)
xt "69000,-1000,69000,-1000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 302,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "62250,1250,63750,2750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*45 (SaComponent
uid 367,0
optionalChildren [
*46 (CptPort
uid 343,0
ps "OnEdgeStrategy"
shape (Triangle
uid 344,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,625,92000,1375"
)
tg (CPTG
uid 345,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 346,0
va (VaSet
font "arial,8,0"
)
xt "93000,500,98500,1500"
st "a : (size - 1:0)"
blo "93000,1300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*47 (CptPort
uid 347,0
ps "OnEdgeStrategy"
shape (Triangle
uid 348,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,1625,92000,2375"
)
tg (CPTG
uid 349,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 350,0
va (VaSet
font "arial,8,0"
)
xt "93000,1500,98500,2500"
st "b : (size - 1:0)"
blo "93000,2300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*48 (CptPort
uid 351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,2625,92000,3375"
)
tg (CPTG
uid 353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 354,0
va (VaSet
font "arial,8,0"
)
xt "93000,2500,98500,3500"
st "c : (size - 1:0)"
blo "93000,3300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*49 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,3625,92000,4375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
font "arial,8,0"
)
xt "93000,3500,98500,4500"
st "d : (size - 1:0)"
blo "93000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*50 (CptPort
uid 359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106000,625,106750,1375"
)
tg (CPTG
uid 361,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 362,0
va (VaSet
font "arial,8,0"
)
xt "99500,500,105000,1500"
st "o : (size - 1:0)"
ju 2
blo "105000,1300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*51 (CptPort
uid 363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91250,4625,92000,5375"
)
tg (CPTG
uid 365,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 366,0
va (VaSet
font "arial,8,0"
)
xt "93000,4500,97000,5500"
st "sel : (1:0)"
blo "93000,5300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 368,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "92000,0,106000,6000"
)
ttg (MlTextGroup
uid 369,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 370,0
va (VaSet
font "arial,8,1"
)
xt "94800,6000,103200,7000"
st "ADD_SingleCycle_lib"
blo "94800,6800"
tm "BdLibraryNameMgr"
)
*53 (Text
uid 371,0
va (VaSet
font "arial,8,1"
)
xt "94800,7000,98400,8000"
st "mux4to1"
blo "94800,7800"
tm "CptNameMgr"
)
*54 (Text
uid 372,0
va (VaSet
font "arial,8,1"
)
xt "94800,8000,96600,9000"
st "U_6"
blo "94800,8800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 373,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 374,0
text (MLText
uid 375,0
va (VaSet
font "Courier New,8,0"
)
xt "92000,-800,107000,0"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 376,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "92250,4250,93750,5750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*55 (SaComponent
uid 401,0
optionalChildren [
*56 (CptPort
uid 377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,25625,94000,26375"
)
tg (CPTG
uid 379,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 380,0
va (VaSet
font "arial,8,0"
)
xt "95000,25500,100500,26500"
st "a : (size - 1:0)"
blo "95000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*57 (CptPort
uid 381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,26625,94000,27375"
)
tg (CPTG
uid 383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 384,0
va (VaSet
font "arial,8,0"
)
xt "95000,26500,100500,27500"
st "b : (size - 1:0)"
blo "95000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*58 (CptPort
uid 385,0
ps "OnEdgeStrategy"
shape (Triangle
uid 386,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,27625,94000,28375"
)
tg (CPTG
uid 387,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 388,0
va (VaSet
font "arial,8,0"
)
xt "95000,27500,100500,28500"
st "c : (size - 1:0)"
blo "95000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*59 (CptPort
uid 389,0
ps "OnEdgeStrategy"
shape (Triangle
uid 390,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,28625,94000,29375"
)
tg (CPTG
uid 391,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 392,0
va (VaSet
font "arial,8,0"
)
xt "95000,28500,100500,29500"
st "d : (size - 1:0)"
blo "95000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "d"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 4
)
)
)
*60 (CptPort
uid 393,0
ps "OnEdgeStrategy"
shape (Triangle
uid 394,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "108000,25625,108750,26375"
)
tg (CPTG
uid 395,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "101500,25500,107000,26500"
st "o : (size - 1:0)"
ju 2
blo "107000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 5
)
)
)
*61 (CptPort
uid 397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,29625,94000,30375"
)
tg (CPTG
uid 399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 400,0
va (VaSet
font "arial,8,0"
)
xt "95000,29500,99000,30500"
st "sel : (1:0)"
blo "95000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 402,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "94000,25000,108000,31000"
)
ttg (MlTextGroup
uid 403,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*62 (Text
uid 404,0
va (VaSet
font "arial,8,1"
)
xt "96800,31000,105200,32000"
st "ADD_SingleCycle_lib"
blo "96800,31800"
tm "BdLibraryNameMgr"
)
*63 (Text
uid 405,0
va (VaSet
font "arial,8,1"
)
xt "96800,32000,100400,33000"
st "mux4to1"
blo "96800,32800"
tm "CptNameMgr"
)
*64 (Text
uid 406,0
va (VaSet
font "arial,8,1"
)
xt "96800,33000,98600,34000"
st "U_7"
blo "96800,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 407,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 408,0
text (MLText
uid 409,0
va (VaSet
font "Courier New,8,0"
)
xt "94000,24200,109000,25000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 410,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "94250,29250,95750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*65 (Net
uid 411,0
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 6,0
)
declText (MLText
uid 412,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-37800,-37000,-37000"
st "SIGNAL ZEXT_L    : std_logic_vector(15 DOWNTO 0)"
)
)
*66 (Net
uid 417,0
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 7,0
)
declText (MLText
uid 418,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-37000,-37000,-36200"
st "SIGNAL ZEXT_R    : std_logic_vector(15 DOWNTO 0)"
)
)
*67 (Net
uid 423,0
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 8,0
)
declText (MLText
uid 424,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-38600,-37000,-37800"
st "SIGNAL SEXT      : std_logic_vector(15 DOWNTO 0)"
)
)
*68 (Net
uid 429,0
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 9,0
)
declText (MLText
uid 430,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-24200,-37000,-23400"
st "SIGNAL rd0       : std_logic_vector(15 DOWNTO 0)"
)
)
*69 (Net
uid 435,0
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 10,0
)
declText (MLText
uid 436,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-23400,-37000,-22600"
st "SIGNAL rd1       : std_logic_vector(15 DOWNTO 0)"
)
)
*70 (SaComponent
uid 505,0
optionalChildren [
*71 (CptPort
uid 489,0
ps "OnEdgeStrategy"
shape (Triangle
uid 490,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,11625,17000,12375"
)
tg (CPTG
uid 491,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 492,0
va (VaSet
font "arial,8,0"
)
xt "18000,11500,21800,12500"
st "a : (15:0)"
blo "18000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*72 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,11625,28750,12375"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 496,0
va (VaSet
font "arial,8,0"
)
xt "23200,11500,27000,12500"
st "b : (15:0)"
ju 2
blo "27000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*73 (CptPort
uid 497,0
ps "OnEdgeStrategy"
shape (Triangle
uid 498,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,12625,17000,13375"
)
tg (CPTG
uid 499,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 500,0
va (VaSet
font "arial,8,0"
)
xt "18000,12500,18800,13500"
st "c"
blo "18000,13300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*74 (CptPort
uid 501,0
ps "OnEdgeStrategy"
shape (Triangle
uid 502,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,13625,17000,14375"
)
tg (CPTG
uid 503,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 504,0
va (VaSet
font "arial,8,0"
)
xt "18000,13500,18800,14500"
st "e"
blo "18000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*75 (CptPort
uid 1199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "16250,14625,17000,15375"
)
tg (CPTG
uid 1201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1202,0
va (VaSet
font "arial,8,0"
)
xt "18000,14500,19300,15500"
st "rst"
blo "18000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 506,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "17000,11000,28000,16000"
)
oxt "17000,11000,28000,15000"
ttg (MlTextGroup
uid 507,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 508,0
va (VaSet
font "arial,8,1"
)
xt "18300,15000,26700,16000"
st "ADD_SingleCycle_lib"
blo "18300,15800"
tm "BdLibraryNameMgr"
)
*77 (Text
uid 509,0
va (VaSet
font "arial,8,1"
)
xt "18300,16000,19800,17000"
st "PC"
blo "18300,16800"
tm "CptNameMgr"
)
*78 (Text
uid 510,0
va (VaSet
font "arial,8,1"
)
xt "18300,17000,20100,18000"
st "U_8"
blo "18300,17800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 511,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 512,0
text (MLText
uid 513,0
va (VaSet
font "Courier New,8,0"
)
xt "22500,11000,22500,11000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 514,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "17250,14250,18750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*79 (Net
uid 515,0
decl (Decl
n "o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 12,0
)
declText (MLText
uid 516,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-27400,-37000,-26600"
st "SIGNAL o         : std_logic_vector(15 DOWNTO 0)"
)
)
*80 (Net
uid 521,0
decl (Decl
n "b1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 13,0
)
declText (MLText
uid 522,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-35400,-37000,-34600"
st "SIGNAL b1        : std_logic_vector(15 DOWNTO 0)"
)
)
*81 (Net
uid 539,0
decl (Decl
n "o1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 14,0
)
declText (MLText
uid 540,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-26600,-37000,-25800"
st "SIGNAL o1        : std_logic_vector(15 DOWNTO 0)"
)
)
*82 (Net
uid 551,0
decl (Decl
n "o2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 16,0
)
declText (MLText
uid 552,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-25800,-37000,-25000"
st "SIGNAL o2        : std_logic_vector(15 DOWNTO 0)"
)
)
*83 (MWC
uid 668,0
optionalChildren [
*84 (CptPort
uid 636,0
optionalChildren [
*85 (Line
uid 640,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "101000,10000,101000,10000"
pts [
"101000,10000"
"101000,10000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "100250,9625,101000,10375"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 639,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "98000,9500,99800,10500"
st "din0"
blo "98000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 20
suid 1,0
)
)
)
*86 (CptPort
uid 641,0
optionalChildren [
*87 (Line
uid 645,0
layer 0
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "101000,12000,101000,12000"
pts [
"101000,12000"
"101000,12000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "100250,11625,101000,12375"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "98000,11500,99800,12500"
st "din1"
blo "98000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 20
suid 2,0
)
)
)
*88 (CptPort
uid 646,0
optionalChildren [
*89 (Property
uid 650,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
*90 (Property
uid 651,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "105000,10625,105750,11375"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 649,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "106200,10500,108000,11500"
st "dout"
ju 2
blo "108000,11300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 16
suid 3,0
)
)
)
*91 (CommentText
uid 652,0
shape (Rectangle
uid 653,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "102383,9340,104383,11340"
)
oxt "7383,6340,9383,8340"
text (MLText
uid 654,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "102683,9840,104083,10840"
st "
lsb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*92 (CommentText
uid 655,0
shape (Rectangle
uid 656,0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "65280,65280,46080"
lineColor "0,0,32768"
lineWidth -1
fillStyle 1
)
xt "102420,10565,104420,12565"
)
oxt "7420,7565,9420,9565"
text (MLText
uid 657,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "102520,11065,104320,12065"
st "
msb
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 2000
)
position 1
)
*93 (CommentGraphic
uid 658,0
optionalChildren [
*94 (Property
uid 660,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"101000,10000"
"101000,10000"
]
uid 659,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "101000,10000,101000,10000"
)
oxt "6000,7000,6000,7000"
)
*95 (CommentGraphic
uid 661,0
optionalChildren [
*96 (Property
uid 663,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"101000,12000"
"101000,12000"
]
uid 662,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "101000,12000,101000,12000"
)
oxt "6000,9000,6000,9000"
)
*97 (CommentGraphic
uid 664,0
shape (PolyLine2D
pts [
"103000,11000"
"105000,11000"
]
uid 665,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "103000,11000,105000,11000"
)
oxt "8000,8000,10000,8000"
)
*98 (CommentGraphic
uid 666,0
shape (CustomPolygon
pts [
"101000,10000"
"103000,11000"
"101000,12000"
"101000,10000"
]
uid 667,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "101000,10000,103000,12000"
)
oxt "6000,7000,8000,9000"
)
]
shape (Rectangle
uid 669,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "101000,9000,105000,13000"
fos 1
)
showPorts 0
oxt "6000,6000,10000,10000"
ttg (MlTextGroup
uid 670,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 671,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "101900,12000,106700,13000"
st "moduleware"
blo "101900,12800"
)
*100 (Text
uid 672,0
va (VaSet
font "arial,8,0"
)
xt "101900,13000,104500,14000"
st "merge"
blo "101900,13800"
)
*101 (Text
uid 673,0
va (VaSet
font "arial,8,0"
)
xt "101900,14000,103700,15000"
st "U_9"
blo "101900,14800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 674,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 675,0
text (MLText
uid 676,0
va (VaSet
font "arial,8,0"
)
xt "86000,11000,86000,11000"
)
header ""
)
elements [
]
)
sed 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*102 (Net
uid 689,0
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 16
suid 18,0
)
declText (MLText
uid 690,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-32200,-37500,-31400"
st "SIGNAL dout      : std_logic_vector(5 DOWNTO 0)"
)
)
*103 (MWC
uid 704,0
optionalChildren [
*104 (CptPort
uid 695,0
optionalChildren [
*105 (Line
uid 699,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,29000,79000,29000"
pts [
"79000,29000"
"79000,29000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 696,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "79000,28625,79750,29375"
)
tg (CPTG
uid 697,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 698,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "79991,28544,81791,29544"
st "dout"
ju 2
blo "81791,29344"
)
s (Text
uid 713,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "81791,29544,81791,29544"
ju 2
blo "81791,29544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 1,0
)
)
)
*106 (CommentGraphic
uid 700,0
shape (PolyLine2D
pts [
"79000,29000"
"77000,29000"
]
uid 701,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "77000,29000,79000,29000"
)
oxt "6000,7000,8000,7000"
)
*107 (CommentGraphic
uid 702,0
shape (PolyLine2D
pts [
"77000,28000"
"77000,30000"
]
uid 703,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "77000,28000,77000,30000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 705,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "77000,28000,79000,30000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 706,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*108 (Text
uid 707,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "76350,29100,81150,30100"
st "moduleware"
blo "76350,29900"
)
*109 (Text
uid 708,0
va (VaSet
font "arial,8,0"
)
xt "76350,30100,79450,31100"
st "constval"
blo "76350,30900"
)
*110 (Text
uid 709,0
va (VaSet
font "arial,8,0"
)
xt "76350,31100,78550,32100"
st "U_10"
blo "76350,31900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 710,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 711,0
text (MLText
uid 712,0
va (VaSet
font "arial,8,0"
)
xt "70000,8400,70000,8400"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*111 (Property
pclass "param"
pname "value"
pvalue "0000000000000000"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*112 (Net
uid 714,0
decl (Decl
n "dout1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 19,0
)
declText (MLText
uid 715,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-31400,-37000,-30600"
st "SIGNAL dout1     : std_logic_vector(15 DOWNTO 0)"
)
)
*113 (MWC
uid 735,0
optionalChildren [
*114 (CptPort
uid 726,0
optionalChildren [
*115 (Line
uid 730,0
layer 5
sl 0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104000,17000,104000,17000"
pts [
"104000,17000"
"104000,17000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 727,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "104000,16625,104750,17375"
)
tg (CPTG
uid 728,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 729,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "104991,16544,106791,17544"
st "dout"
ju 2
blo "106791,17344"
)
s (Text
uid 744,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "106791,17544,106791,17544"
ju 2
blo "106791,17544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 15
suid 1,0
)
)
)
*116 (CommentGraphic
uid 731,0
shape (PolyLine2D
pts [
"104000,17000"
"102000,17000"
]
uid 732,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "102000,17000,104000,17000"
)
oxt "6000,7000,8000,7000"
)
*117 (CommentGraphic
uid 733,0
shape (PolyLine2D
pts [
"102000,16000"
"102000,18000"
]
uid 734,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "102000,16000,102000,18000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 736,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "102000,16000,104000,18000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 737,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 738,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "101350,17100,106150,18100"
st "moduleware"
blo "101350,17900"
)
*119 (Text
uid 739,0
va (VaSet
font "arial,8,0"
)
xt "101350,18100,104450,19100"
st "constval"
blo "101350,18900"
)
*120 (Text
uid 740,0
va (VaSet
font "arial,8,0"
)
xt "101350,19100,103550,20100"
st "U_11"
blo "101350,19900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 741,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 742,0
text (MLText
uid 743,0
va (VaSet
font "arial,8,0"
)
xt "95000,-3600,95000,-3600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*121 (Net
uid 745,0
decl (Decl
n "cin"
t "std_logic"
o 15
suid 20,0
)
declText (MLText
uid 746,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-33000,-47500,-32200"
st "SIGNAL cin       : std_logic"
)
)
*122 (SaComponent
uid 767,0
optionalChildren [
*123 (CptPort
uid 751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,30625,44000,31375"
)
tg (CPTG
uid 753,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 754,0
va (VaSet
font "arial,8,0"
)
xt "45000,30500,50500,31500"
st "a : (size - 1:0)"
blo "45000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 1
)
)
)
*124 (CptPort
uid 755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,31625,44000,32375"
)
tg (CPTG
uid 757,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 758,0
va (VaSet
font "arial,8,0"
)
xt "45000,31500,50500,32500"
st "b : (size - 1:0)"
blo "45000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "b"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 2
)
)
)
*125 (CptPort
uid 759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58000,30625,58750,31375"
)
tg (CPTG
uid 761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 762,0
va (VaSet
font "arial,8,0"
)
xt "51500,30500,57000,31500"
st "o : (size - 1:0)"
ju 2
blo "57000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(size - 1 DOWNTO 0)"
o 3
)
)
)
*126 (CptPort
uid 763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "43250,32625,44000,33375"
)
tg (CPTG
uid 765,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 766,0
va (VaSet
font "arial,8,0"
)
xt "45000,32500,46400,33500"
st "sel"
blo "45000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "sel"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 768,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "44000,30000,58000,34000"
)
ttg (MlTextGroup
uid 769,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
uid 770,0
va (VaSet
font "arial,8,1"
)
xt "46800,34000,55200,35000"
st "ADD_SingleCycle_lib"
blo "46800,34800"
tm "BdLibraryNameMgr"
)
*128 (Text
uid 771,0
va (VaSet
font "arial,8,1"
)
xt "46800,35000,50400,36000"
st "mux2to1"
blo "46800,35800"
tm "CptNameMgr"
)
*129 (Text
uid 772,0
va (VaSet
font "arial,8,1"
)
xt "46800,36000,49000,37000"
st "U_12"
blo "46800,36800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 773,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 774,0
text (MLText
uid 775,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,29200,59000,30000"
st "size = 16    ( POSITIVE )  "
)
header ""
)
elements [
(GiElement
name "size"
type "POSITIVE"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 776,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "44250,32250,45750,33750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*130 (Net
uid 777,0
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 21,0
)
declText (MLText
uid 778,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-22600,-37000,-21800"
st "SIGNAL z         : std_logic_vector(15 DOWNTO 0)"
)
)
*131 (SaComponent
uid 803,0
optionalChildren [
*132 (CptPort
uid 783,0
ps "OnEdgeStrategy"
shape (Triangle
uid 784,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,54625,48000,55375"
)
tg (CPTG
uid 785,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 786,0
va (VaSet
font "arial,8,0"
)
xt "49000,54500,50300,55500"
st "rst"
blo "49000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 1
)
)
)
*133 (CptPort
uid 787,0
ps "OnEdgeStrategy"
shape (Triangle
uid 788,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,55625,48000,56375"
)
tg (CPTG
uid 789,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 790,0
va (VaSet
font "arial,8,0"
)
xt "49000,55500,54000,56500"
st "hDIn : (15:0)"
blo "49000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "hDIn"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*134 (CptPort
uid 791,0
ps "OnEdgeStrategy"
shape (Triangle
uid 792,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,56625,48000,57375"
)
tg (CPTG
uid 793,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 794,0
va (VaSet
font "arial,8,0"
)
xt "49000,56500,50200,57500"
st "wr"
blo "49000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 3
)
)
)
*135 (CptPort
uid 795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "47250,57625,48000,58375"
)
tg (CPTG
uid 797,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 798,0
va (VaSet
font "arial,8,0"
)
xt "49000,57500,54400,58500"
st "hAddr : (15:0)"
blo "49000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "hAddr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
)
)
)
*136 (CptPort
uid 799,0
ps "OnEdgeStrategy"
shape (Triangle
uid 800,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62000,54625,62750,55375"
)
tg (CPTG
uid 801,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 802,0
va (VaSet
font "arial,8,0"
)
xt "55400,54500,61000,55500"
st "hDOut : (15:0)"
ju 2
blo "61000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
]
shape (Rectangle
uid 804,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "48000,54000,62000,59000"
)
ttg (MlTextGroup
uid 805,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
uid 806,0
va (VaSet
font "arial,8,1"
)
xt "50800,59000,59200,60000"
st "ADD_SingleCycle_lib"
blo "50800,59800"
tm "BdLibraryNameMgr"
)
*138 (Text
uid 807,0
va (VaSet
font "arial,8,1"
)
xt "50800,60000,57500,61000"
st "easy_RAM_simu"
blo "50800,60800"
tm "CptNameMgr"
)
*139 (Text
uid 808,0
va (VaSet
font "arial,8,1"
)
xt "50800,61000,53000,62000"
st "U_13"
blo "50800,61800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 809,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 810,0
text (MLText
uid 811,0
va (VaSet
font "Courier New,8,0"
)
xt "55000,54000,55000,54000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 812,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "48250,57250,49750,58750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*140 (Net
uid 813,0
decl (Decl
n "hDOut1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 22,0
)
declText (MLText
uid 814,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-28200,-37000,-27400"
st "SIGNAL hDOut1    : std_logic_vector(15 DOWNTO 0)"
)
)
*141 (Net
uid 819,0
decl (Decl
n "o3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 23,0
)
declText (MLText
uid 820,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-25000,-37000,-24200"
st "SIGNAL o3        : std_logic_vector(15 DOWNTO 0)"
)
)
*142 (Net
uid 849,0
decl (Decl
n "c"
t "std_logic"
o 1
suid 24,0
)
declText (MLText
uid 850,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-46000,-51000,-45200"
st "c         : std_logic"
)
)
*143 (PortIoIn
uid 855,0
shape (CompositeShape
uid 856,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 857,0
sl 0
ro 270
xt "10000,16625,11500,17375"
)
(Line
uid 858,0
sl 0
ro 270
xt "11500,17000,12000,17000"
pts [
"11500,17000"
"12000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 859,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 860,0
va (VaSet
font "arial,8,0"
)
xt "8200,16500,9000,17500"
st "c"
ju 2
blo "9000,17300"
tm "WireNameMgr"
)
)
)
*144 (MWC
uid 870,0
optionalChildren [
*145 (CptPort
uid 861,0
optionalChildren [
*146 (Line
uid 865,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "14000,20000,14000,20000"
pts [
"14000,20000"
"14000,20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 862,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "14000,19625,14750,20375"
)
tg (CPTG
uid 863,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 864,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "14991,19544,16791,20544"
st "dout"
ju 2
blo "16791,20344"
)
s (Text
uid 879,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "16791,20544,16791,20544"
ju 2
blo "16791,20544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 18
suid 1,0
)
)
)
*147 (CommentGraphic
uid 866,0
shape (PolyLine2D
pts [
"14000,20000"
"12000,20000"
]
uid 867,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "12000,20000,14000,20000"
)
oxt "6000,7000,8000,7000"
)
*148 (CommentGraphic
uid 868,0
shape (PolyLine2D
pts [
"12000,19000"
"12000,21000"
]
uid 869,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "12000,19000,12000,21000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 871,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "12000,19000,14000,21000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 872,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*149 (Text
uid 873,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "11350,20100,16150,21100"
st "moduleware"
blo "11350,20900"
)
*150 (Text
uid 874,0
va (VaSet
font "arial,8,0"
)
xt "11350,21100,14450,22100"
st "constval"
blo "11350,21900"
)
*151 (Text
uid 875,0
va (VaSet
font "arial,8,0"
)
xt "11350,22100,13550,23100"
st "U_14"
blo "11350,22900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 876,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 877,0
text (MLText
uid 878,0
va (VaSet
font "arial,8,0"
)
xt "5000,-600,5000,-600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
optionalChildren [
*152 (Property
pclass "param"
pname "value"
pvalue "1"
ptn "String"
)
]
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*153 (Net
uid 880,0
decl (Decl
n "dout2"
t "std_logic"
o 18
suid 25,0
)
declText (MLText
uid 881,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-30600,-47500,-29800"
st "SIGNAL dout2     : std_logic"
)
)
*154 (MWC
uid 895,0
optionalChildren [
*155 (CptPort
uid 886,0
optionalChildren [
*156 (Line
uid 890,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "30000,4000,30000,4000"
pts [
"30000,4000"
"30000,4000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 887,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "30000,3625,30750,4375"
)
tg (CPTG
uid 888,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 889,0
sl 0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30991,3544,32791,4544"
st "dout"
ju 2
blo "32791,4344"
)
s (Text
uid 904,0
sl 0
va (VaSet
font "arial,8,0"
)
xt "32791,4544,32791,4544"
ju 2
blo "32791,4544"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 19
suid 1,0
)
)
)
*157 (CommentGraphic
uid 891,0
shape (PolyLine2D
pts [
"30000,4000"
"28000,4000"
]
uid 892,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "28000,4000,30000,4000"
)
oxt "6000,7000,8000,7000"
)
*158 (CommentGraphic
uid 893,0
shape (PolyLine2D
pts [
"28000,3000"
"28000,5000"
]
uid 894,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
lineColor "26368,26368,26368"
lineWidth 2
)
xt "28000,3000,28000,5000"
)
oxt "6000,6000,6000,8000"
)
]
shape (Rectangle
uid 896,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "28000,3000,30000,5000"
fos 1
)
showPorts 0
oxt "6000,6000,8000,8000"
ttg (MlTextGroup
uid 897,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*159 (Text
uid 898,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "27350,4100,32150,5100"
st "moduleware"
blo "27350,4900"
)
*160 (Text
uid 899,0
va (VaSet
font "arial,8,0"
)
xt "27350,5100,30450,6100"
st "constval"
blo "27350,5900"
)
*161 (Text
uid 900,0
va (VaSet
font "arial,8,0"
)
xt "27350,6100,29550,7100"
st "U_15"
blo "27350,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 901,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 902,0
text (MLText
uid 903,0
va (VaSet
font "arial,8,0"
)
xt "21000,-16600,21000,-16600"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*162 (Net
uid 905,0
decl (Decl
n "dout3"
t "std_logic"
o 19
suid 26,0
)
declText (MLText
uid 906,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-29800,-47500,-29000"
st "SIGNAL dout3     : std_logic"
)
)
*163 (Net
uid 1058,0
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 4
suid 29,0
)
declText (MLText
uid 1059,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-42600,-37500,-41800"
st "SIGNAL ALU_R_mux : std_logic_vector(1 DOWNTO 0)"
)
)
*164 (Net
uid 1076,0
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 3
suid 32,0
)
declText (MLText
uid 1077,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-43400,-37500,-42600"
st "SIGNAL ALU_L_mux : std_logic_vector(1 DOWNTO 0)"
)
)
*165 (Net
uid 1082,0
decl (Decl
n "PC_mux"
t "std_logic"
o 6
suid 33,0
)
declText (MLText
uid 1083,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-41000,-47500,-40200"
st "SIGNAL PC_mux    : std_logic"
)
)
*166 (Net
uid 1094,0
decl (Decl
n "RF_mux"
t "std_logic"
o 8
suid 35,0
)
declText (MLText
uid 1095,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-39400,-47500,-38600"
st "SIGNAL RF_mux    : std_logic"
)
)
*167 (Net
uid 1100,0
decl (Decl
n "Mem_en"
t "std_logic"
o 5
suid 36,0
)
declText (MLText
uid 1101,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-41800,-47500,-41000"
st "SIGNAL Mem_en    : std_logic"
)
)
*168 (Net
uid 1106,0
decl (Decl
n "RF_en"
t "std_logic"
o 7
suid 37,0
)
declText (MLText
uid 1107,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-40200,-47500,-39400"
st "SIGNAL RF_en     : std_logic"
)
)
*169 (Net
uid 1181,0
decl (Decl
n "rst"
t "std_logic"
o 2
suid 38,0
)
declText (MLText
uid 1182,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-45200,-51000,-44400"
st "rst       : std_logic"
)
)
*170 (PortIoIn
uid 1187,0
shape (CompositeShape
uid 1188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1189,0
sl 0
ro 270
xt "9000,3625,10500,4375"
)
(Line
uid 1190,0
sl 0
ro 270
xt "10500,4000,11000,4000"
pts [
"10500,4000"
"11000,4000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1192,0
va (VaSet
font "arial,8,0"
)
xt "6700,3500,8000,4500"
st "rst"
ju 2
blo "8000,4300"
tm "WireNameMgr"
)
)
)
*171 (SaComponent
uid 1459,0
optionalChildren [
*172 (CptPort
uid 1427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,69625,45000,70375"
)
tg (CPTG
uid 1429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1430,0
va (VaSet
font "arial,8,0"
)
xt "46000,69500,52300,70500"
st "InstMem : (15:0)"
blo "46000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "InstMem"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*173 (CptPort
uid 1431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1432,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44250,70625,45000,71375"
)
tg (CPTG
uid 1433,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1434,0
va (VaSet
font "arial,8,0"
)
xt "46000,70500,54400,71500"
st "ConditionCode : (3:0)"
blo "46000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "ConditionCode"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
)
)
)
*174 (CptPort
uid 1435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1436,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,69625,64750,70375"
)
tg (CPTG
uid 1437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1438,0
va (VaSet
font "arial,8,0"
)
xt "55800,69500,63000,70500"
st "ALU_R_mux : (1:0)"
ju 2
blo "63000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 3
)
)
)
*175 (CptPort
uid 1439,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1440,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,70625,64750,71375"
)
tg (CPTG
uid 1441,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1442,0
va (VaSet
font "arial,8,0"
)
xt "56000,70500,63000,71500"
st "ALU_L_mux : (1:0)"
ju 2
blo "63000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 4
)
)
)
*176 (CptPort
uid 1443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1444,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,71625,64750,72375"
)
tg (CPTG
uid 1445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1446,0
va (VaSet
font "arial,8,0"
)
xt "59800,71500,63000,72500"
st "PC_mux"
ju 2
blo "63000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "PC_mux"
t "std_logic"
o 5
)
)
)
*177 (CptPort
uid 1447,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,72625,64750,73375"
)
tg (CPTG
uid 1449,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1450,0
va (VaSet
font "arial,8,0"
)
xt "59800,72500,63000,73500"
st "RF_mux"
ju 2
blo "63000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_mux"
t "std_logic"
o 6
)
)
)
*178 (CptPort
uid 1451,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1452,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,73625,64750,74375"
)
tg (CPTG
uid 1453,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1454,0
va (VaSet
font "arial,8,0"
)
xt "59700,73500,63000,74500"
st "Mem_en"
ju 2
blo "63000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Mem_en"
t "std_logic"
o 7
)
)
)
*179 (CptPort
uid 1455,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64000,74625,64750,75375"
)
tg (CPTG
uid 1457,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1458,0
va (VaSet
font "arial,8,0"
)
xt "60300,74500,63000,75500"
st "RF_en"
ju 2
blo "63000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RF_en"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 1460,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "45000,69000,64000,76000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1461,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
uid 1462,0
va (VaSet
font "arial,8,1"
)
xt "50300,76000,58700,77000"
st "ADD_SingleCycle_lib"
blo "50300,76800"
tm "BdLibraryNameMgr"
)
*181 (Text
uid 1463,0
va (VaSet
font "arial,8,1"
)
xt "50300,77000,55600,78000"
st "ControlUnit"
blo "50300,77800"
tm "CptNameMgr"
)
*182 (Text
uid 1464,0
va (VaSet
font "arial,8,1"
)
xt "50300,78000,52500,79000"
st "U_16"
blo "50300,78800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1465,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1466,0
text (MLText
uid 1467,0
va (VaSet
font "Courier New,8,0"
)
xt "54500,69000,54500,69000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1468,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "45250,74250,46750,75750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*183 (SaComponent
uid 1566,0
optionalChildren [
*184 (CptPort
uid 1534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,13625,63000,14375"
)
tg (CPTG
uid 1536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1537,0
va (VaSet
font "arial,8,0"
)
xt "64000,13500,66100,14500"
st "clock"
blo "64000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_logic"
o 1
)
)
)
*185 (CptPort
uid 1538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,14625,63000,15375"
)
tg (CPTG
uid 1540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1541,0
va (VaSet
font "arial,8,0"
)
xt "64000,14500,66100,15500"
st "w_en"
blo "64000,15300"
)
)
thePort (LogicalPort
decl (Decl
n "w_en"
t "std_logic"
o 2
)
)
)
*186 (CptPort
uid 1542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,15625,63000,16375"
)
tg (CPTG
uid 1544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1545,0
va (VaSet
font "arial,8,0"
)
xt "64000,15500,68300,16500"
st "wd : (15:0)"
blo "64000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "wd"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
)
)
)
*187 (CptPort
uid 1546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,16625,63000,17375"
)
tg (CPTG
uid 1548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1549,0
va (VaSet
font "arial,8,0"
)
xt "64000,16500,67900,17500"
st "wa : (3:0)"
blo "64000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "wa"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 4
)
)
)
*188 (CptPort
uid 1550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,17625,63000,18375"
)
tg (CPTG
uid 1552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1553,0
va (VaSet
font "arial,8,0"
)
xt "64000,17500,68100,18500"
st "ra0 : (3:0)"
blo "64000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ra0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 5
)
)
)
*189 (CptPort
uid 1554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1555,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "62250,18625,63000,19375"
)
tg (CPTG
uid 1556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1557,0
va (VaSet
font "arial,8,0"
)
xt "64000,18500,68100,19500"
st "ra1 : (3:0)"
blo "64000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "ra1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
*190 (CptPort
uid 1558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,13625,75750,14375"
)
tg (CPTG
uid 1560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1561,0
va (VaSet
font "arial,8,0"
)
xt "69500,13500,74000,14500"
st "rd0 : (15:0)"
ju 2
blo "74000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*191 (CptPort
uid 1562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75000,14625,75750,15375"
)
tg (CPTG
uid 1564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1565,0
va (VaSet
font "arial,8,0"
)
xt "69500,14500,74000,15500"
st "rd1 : (15:0)"
ju 2
blo "74000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
)
)
)
]
shape (Rectangle
uid 1567,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "63000,13000,75000,20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1568,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 1569,0
va (VaSet
font "arial,8,1"
)
xt "64800,19000,73200,20000"
st "ADD_SingleCycle_lib"
blo "64800,19800"
tm "BdLibraryNameMgr"
)
*193 (Text
uid 1570,0
va (VaSet
font "arial,8,1"
)
xt "64800,20000,70000,21000"
st "RegisterFile"
blo "64800,20800"
tm "CptNameMgr"
)
*194 (Text
uid 1571,0
va (VaSet
font "arial,8,1"
)
xt "64800,21000,66600,22000"
st "U_3"
blo "64800,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1572,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1573,0
text (MLText
uid 1574,0
va (VaSet
font "Courier New,8,0"
)
xt "69000,13000,69000,13000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1575,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "63250,18250,64750,19750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*195 (SaComponent
uid 1631,0
optionalChildren [
*196 (CptPort
uid 1607,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,8625,115000,9375"
)
tg (CPTG
uid 1609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1610,0
va (VaSet
font "arial,8,0"
)
xt "116000,8500,119700,9500"
st "x : (15:0)"
blo "116000,9300"
)
)
thePort (LogicalPort
decl (Decl
n "x"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*197 (CptPort
uid 1611,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1612,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,9625,115000,10375"
)
tg (CPTG
uid 1613,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1614,0
va (VaSet
font "arial,8,0"
)
xt "116000,9500,119700,10500"
st "y : (15:0)"
blo "116000,10300"
)
)
thePort (LogicalPort
decl (Decl
n "y"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 2
)
)
)
*198 (CptPort
uid 1615,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1616,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,10625,115000,11375"
)
tg (CPTG
uid 1617,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1618,0
va (VaSet
font "arial,8,0"
)
xt "116000,10500,119800,11500"
st "op : (5:0)"
blo "116000,11300"
)
)
thePort (LogicalPort
decl (Decl
n "op"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 3
)
)
)
*199 (CptPort
uid 1619,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1620,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114250,11625,115000,12375"
)
tg (CPTG
uid 1621,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1622,0
va (VaSet
font "arial,8,0"
)
xt "116000,11500,117400,12500"
st "cin"
blo "116000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "cin"
t "std_logic"
o 4
)
)
)
*200 (CptPort
uid 1623,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1624,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,8625,128750,9375"
)
tg (CPTG
uid 1625,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1626,0
va (VaSet
font "arial,8,0"
)
xt "123200,8500,127000,9500"
st "z : (15:0)"
ju 2
blo "127000,9300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
)
)
)
*201 (CptPort
uid 1627,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1628,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "128000,9625,128750,10375"
)
tg (CPTG
uid 1629,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1630,0
va (VaSet
font "arial,8,0"
)
xt "121200,9500,127000,10500"
st "ccvector : (3:0)"
ju 2
blo "127000,10300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
)
)
)
]
shape (Rectangle
uid 1632,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "115000,8000,128000,13000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1633,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*202 (Text
uid 1634,0
va (VaSet
font "arial,8,1"
)
xt "117300,13000,125700,14000"
st "ADD_SingleCycle_lib"
blo "117300,13800"
tm "BdLibraryNameMgr"
)
*203 (Text
uid 1635,0
va (VaSet
font "arial,8,1"
)
xt "117300,14000,118800,15000"
st "alu"
blo "117300,14800"
tm "CptNameMgr"
)
*204 (Text
uid 1636,0
va (VaSet
font "arial,8,1"
)
xt "117300,15000,119100,16000"
st "U_5"
blo "117300,15800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1637,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1638,0
text (MLText
uid 1639,0
va (VaSet
font "Courier New,8,0"
)
xt "121500,8000,121500,8000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1640,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "115250,11250,116750,12750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*205 (SaComponent
uid 1684,0
optionalChildren [
*206 (CptPort
uid 1664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136250,17625,137000,18375"
)
tg (CPTG
uid 1666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1667,0
va (VaSet
font "arial,8,0"
)
xt "138000,17500,141000,18500"
st "a : (3:0)"
blo "138000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "a"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 1
)
)
)
*207 (CptPort
uid 1668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "146000,17625,146750,18375"
)
tg (CPTG
uid 1670,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1671,0
va (VaSet
font "arial,8,0"
)
xt "142000,17500,145000,18500"
st "b : (3:0)"
ju 2
blo "145000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "b"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 2
)
)
)
*208 (CptPort
uid 1672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136250,18625,137000,19375"
)
tg (CPTG
uid 1674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1675,0
va (VaSet
font "arial,8,0"
)
xt "138000,18500,138800,19500"
st "c"
blo "138000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 3
)
)
)
*209 (CptPort
uid 1676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136250,19625,137000,20375"
)
tg (CPTG
uid 1678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1679,0
va (VaSet
font "arial,8,0"
)
xt "138000,19500,138800,20500"
st "e"
blo "138000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "e"
t "std_logic"
o 4
)
)
)
*210 (CptPort
uid 1680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1681,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "136250,20625,137000,21375"
)
tg (CPTG
uid 1682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1683,0
va (VaSet
font "arial,8,0"
)
xt "138000,20500,139300,21500"
st "rst"
blo "138000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 1685,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "137000,17000,146000,22000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1686,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*211 (Text
uid 1687,0
va (VaSet
font "arial,8,1"
)
xt "137300,22000,145700,23000"
st "ADD_SingleCycle_lib"
blo "137300,22800"
tm "BdLibraryNameMgr"
)
*212 (Text
uid 1688,0
va (VaSet
font "arial,8,1"
)
xt "137300,23000,140400,24000"
st "CCReg"
blo "137300,23800"
tm "CptNameMgr"
)
*213 (Text
uid 1689,0
va (VaSet
font "arial,8,1"
)
xt "137300,24000,139500,25000"
st "U_17"
blo "137300,24800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1690,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1691,0
text (MLText
uid 1692,0
va (VaSet
font "Courier New,8,0"
)
xt "141500,17000,141500,17000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1693,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "137250,20250,138750,21750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*214 (Net
uid 1718,0
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 28
suid 39,0
)
declText (MLText
uid 1719,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-33800,-37500,-33000"
st "SIGNAL ccvector  : std_logic_vector(3 DOWNTO 0)"
)
)
*215 (Net
uid 1724,0
decl (Decl
n "b2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 29
suid 40,0
)
declText (MLText
uid 1725,0
va (VaSet
font "Courier New,8,0"
)
xt "-63000,-34600,-37500,-33800"
st "SIGNAL b2        : std_logic_vector(3 DOWNTO 0)"
)
)
*216 (Wire
uid 203,0
shape (OrthoPolyLine
uid 204,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-9000,12000,10000,36000"
pts [
"4750,36000"
"10000,36000"
"10000,20000"
"-9000,20000"
"-9000,12000"
"-6750,12000"
]
)
start &31
end &16
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
font "arial,8,0"
)
xt "6750,35000,10550,36000"
st "b : (15:0)"
blo "6750,35800"
tm "WireNameMgr"
)
)
on &35
)
*217 (Wire
uid 253,0
optionalChildren [
*218 (Ripper
uid 275,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"55000,13000"
"54000,12000"
]
uid 276,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "54000,12000,55000,13000"
)
)
*219 (Ripper
uid 681,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"61000,9000"
"62000,10000"
]
uid 682,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61000,9000,62000,10000"
)
)
*220 (Ripper
uid 687,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"59000,9000"
"60000,10000"
]
uid 688,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,9000,60000,10000"
)
)
*221 (BdJunction
uid 1056,0
ps "OnConnectorStrategy"
shape (Circle
uid 1057,0
va (VaSet
vasetType 1
)
xt "56600,9600,57400,10400"
radius 400
)
)
*222 (Ripper
uid 1576,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"56000,12000"
"57000,13000"
]
uid 1577,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,12000,57000,13000"
)
)
]
shape (OrthoPolyLine
uid 254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52750,0,61250,12000"
pts [
"52750,12000"
"57000,12000"
"57000,9000"
"61000,9000"
"61000,0"
"61250,0"
]
)
start &25
end &38
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 257,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 258,0
va (VaSet
font "arial,8,0"
)
xt "54750,11000,60350,12000"
st "hDOut : (15:0)"
blo "54750,11800"
tm "WireNameMgr"
)
)
on &36
)
*223 (Wire
uid 259,0
optionalChildren [
*224 (BdJunction
uid 269,0
ps "OnConnectorStrategy"
shape (Circle
uid 270,0
va (VaSet
vasetType 1
)
xt "57000,14600,57800,15400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 260,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57000,13000,62250,18000"
pts [
"57000,13000"
"58000,18000"
"62250,18000"
]
)
start &222
end &188
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 261,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 262,0
va (VaSet
font "arial,8,0"
)
xt "55250,15000,60250,16000"
st "hDOut(12:9)"
blo "55250,15800"
tm "WireNameMgr"
)
)
on &36
)
*225 (Wire
uid 265,0
shape (OrthoPolyLine
uid 266,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "57400,15000,62250,17000"
pts [
"57400,15000"
"60000,15000"
"60000,17000"
"62250,17000"
]
)
start &224
end &187
sat 32
eat 32
sty 1
sl "(12 DOWNTO 9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
font "arial,8,0"
)
xt "52250,13000,57250,14000"
st "hDOut(12:9)"
blo "52250,13800"
tm "WireNameMgr"
)
)
on &36
)
*226 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55000,13000,62250,19000"
pts [
"55000,13000"
"55000,19000"
"62250,19000"
]
)
start &218
end &189
sat 32
eat 32
sty 1
sl "(8 DOWNTO 5)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 274,0
va (VaSet
font "arial,8,0"
)
xt "56250,18000,60850,19000"
st "hDOut(8:5)"
blo "56250,18800"
tm "WireNameMgr"
)
)
on &36
)
*227 (Wire
uid 413,0
shape (OrthoPolyLine
uid 414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,0,91250,4000"
pts [
"76750,0"
"84000,0"
"84000,4000"
"91250,4000"
]
)
start &39
end &49
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
font "arial,8,0"
)
xt "78750,-1000,84950,0"
st "ZEXT_L : (15:0)"
blo "78750,-200"
tm "WireNameMgr"
)
)
on &65
)
*228 (Wire
uid 419,0
shape (OrthoPolyLine
uid 420,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,1000,91250,3000"
pts [
"76750,1000"
"85000,1000"
"85000,3000"
"91250,3000"
]
)
start &40
end &48
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 422,0
va (VaSet
font "arial,8,0"
)
xt "78750,0,85150,1000"
st "ZEXT_R : (15:0)"
blo "78750,800"
tm "WireNameMgr"
)
)
on &66
)
*229 (Wire
uid 425,0
shape (OrthoPolyLine
uid 426,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "76750,2000,91250,2000"
pts [
"76750,2000"
"91250,2000"
]
)
start &41
end &47
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 428,0
va (VaSet
font "arial,8,0"
)
xt "78750,1000,84150,2000"
st "SEXT : (15:0)"
blo "78750,1800"
tm "WireNameMgr"
)
)
on &67
)
*230 (Wire
uid 431,0
optionalChildren [
*231 (BdJunction
uid 835,0
ps "OnConnectorStrategy"
shape (Circle
uid 836,0
va (VaSet
vasetType 1
)
xt "79600,4600,80400,5400"
radius 400
)
)
*232 (BdJunction
uid 1000,0
ps "OnConnectorStrategy"
shape (Circle
uid 1001,0
va (VaSet
vasetType 1
)
xt "85600,4600,86400,5400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,1000,91250,14000"
pts [
"75750,14000"
"75750,5000"
"88000,5000"
"88000,1000"
"91250,1000"
]
)
start &190
end &46
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 434,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "74750,8000,75750,12500"
st "rd0 : (15:0)"
blo "75550,12500"
tm "WireNameMgr"
)
)
on &68
)
*233 (Wire
uid 437,0
shape (OrthoPolyLine
uid 438,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "75750,15000,93250,28000"
pts [
"75750,15000"
"84000,15000"
"84000,28000"
"93250,28000"
]
)
start &191
end &58
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
font "arial,8,0"
)
xt "77750,14000,82250,15000"
st "rd1 : (15:0)"
blo "77750,14800"
tm "WireNameMgr"
)
)
on &69
)
*234 (Wire
uid 517,0
shape (OrthoPolyLine
uid 518,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "8750,12000,16250,12000"
pts [
"8750,12000"
"16250,12000"
]
)
start &14
end &71
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 520,0
va (VaSet
font "arial,8,0"
)
xt "10750,11000,14550,12000"
st "o : (15:0)"
blo "10750,11800"
tm "WireNameMgr"
)
)
on &79
)
*235 (Wire
uid 523,0
optionalChildren [
*236 (BdJunction
uid 531,0
ps "OnConnectorStrategy"
shape (Circle
uid 532,0
va (VaSet
vasetType 1
)
xt "32600,14600,33400,15400"
radius 400
)
)
*237 (BdJunction
uid 537,0
ps "OnConnectorStrategy"
shape (Circle
uid 538,0
va (VaSet
vasetType 1
)
xt "32600,25600,33400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 524,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-10000,12000,33000,36000"
pts [
"28750,12000"
"33000,12000"
"33000,30000"
"-10000,30000"
"-10000,36000"
"-7750,36000"
]
)
start &72
end &30
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 526,0
va (VaSet
font "arial,8,0"
)
xt "30750,11000,34950,12000"
st "b1 : (15:0)"
blo "30750,11800"
tm "WireNameMgr"
)
)
on &80
)
*238 (Wire
uid 527,0
shape (OrthoPolyLine
uid 528,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,15000,37250,15000"
pts [
"33000,15000"
"37250,15000"
]
)
start &236
end &24
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 530,0
va (VaSet
font "arial,8,0"
)
xt "35250,14000,36450,15000"
st "b1"
blo "35250,14800"
tm "WireNameMgr"
)
)
on &80
)
*239 (Wire
uid 533,0
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,26000,93250,26000"
pts [
"93250,26000"
"33000,26000"
]
)
start &56
end &237
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 536,0
va (VaSet
font "arial,8,0"
)
xt "91250,25000,92450,26000"
st "b1"
blo "91250,25800"
tm "WireNameMgr"
)
)
on &80
)
*240 (Wire
uid 541,0
shape (OrthoPolyLine
uid 542,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "108750,9000,114250,26000"
pts [
"108750,26000"
"111000,26000"
"111000,9000"
"114250,9000"
]
)
start &60
end &196
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
font "arial,8,0"
)
xt "110750,25000,114950,26000"
st "o1 : (15:0)"
blo "110750,25800"
tm "WireNameMgr"
)
)
on &81
)
*241 (Wire
uid 553,0
shape (OrthoPolyLine
uid 554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "106750,1000,114250,10000"
pts [
"106750,1000"
"109000,1000"
"109000,10000"
"114250,10000"
]
)
start &50
end &197
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 556,0
va (VaSet
font "arial,8,0"
)
xt "108750,0,112950,1000"
st "o2 : (15:0)"
blo "108750,800"
tm "WireNameMgr"
)
)
on &82
)
*242 (Wire
uid 677,0
shape (OrthoPolyLine
uid 678,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "62000,10000,101000,12000"
pts [
"62000,10000"
"62000,12000"
"101000,12000"
]
)
start &219
end &86
sat 32
eat 32
sty 1
sl "(15 DOWNTO 13)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 680,0
va (VaSet
font "arial,8,0"
)
xt "95000,11000,100400,12000"
st "hDOut(15:13)"
blo "95000,11800"
tm "WireNameMgr"
)
)
on &36
)
*243 (Wire
uid 683,0
shape (OrthoPolyLine
uid 684,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "60000,10000,101000,10000"
pts [
"60000,10000"
"101000,10000"
]
)
start &220
end &84
sat 32
eat 32
sty 1
sl "(2 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 685,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 686,0
va (VaSet
font "arial,8,0"
)
xt "95000,9000,99600,10000"
st "hDOut(2:0)"
blo "95000,9800"
tm "WireNameMgr"
)
)
on &36
)
*244 (Wire
uid 691,0
shape (OrthoPolyLine
uid 692,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "105000,11000,114250,11000"
pts [
"105000,11000"
"114250,11000"
]
)
start &88
end &198
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "107000,10000,108800,11000"
st "dout"
blo "107000,10800"
tm "WireNameMgr"
)
)
on &102
)
*245 (Wire
uid 716,0
optionalChildren [
*246 (BdJunction
uid 1130,0
ps "OnConnectorStrategy"
shape (Circle
uid 1131,0
va (VaSet
vasetType 1
)
xt "81600,28600,82400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 717,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "79000,27000,93250,29000"
pts [
"79000,29000"
"90000,29000"
"90000,27000"
"93250,27000"
]
)
start &104
end &57
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 718,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 719,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "81000,28000,83200,29000"
st "dout1"
blo "81000,28800"
tm "WireNameMgr"
)
)
on &112
)
*247 (Wire
uid 747,0
shape (OrthoPolyLine
uid 748,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "104000,12000,114250,17000"
pts [
"114250,12000"
"108000,12000"
"108000,17000"
"104000,17000"
]
)
start &199
end &114
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 749,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 750,0
va (VaSet
font "arial,8,0"
)
xt "112250,11000,113650,12000"
st "cin"
blo "112250,11800"
tm "WireNameMgr"
)
)
on &121
)
*248 (Wire
uid 779,0
optionalChildren [
*249 (BdJunction
uid 829,0
ps "OnConnectorStrategy"
shape (Circle
uid 830,0
va (VaSet
vasetType 1
)
xt "43600,40600,44400,41400"
radius 400
)
)
*250 (BdJunction
uid 847,0
ps "OnConnectorStrategy"
shape (Circle
uid 848,0
va (VaSet
vasetType 1
)
xt "37600,35600,38400,36400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 780,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38000,9000,136000,41000"
pts [
"128750,9000"
"136000,9000"
"136000,41000"
"38000,41000"
"38000,31000"
"43250,31000"
]
)
start &200
end &123
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 782,0
va (VaSet
font "arial,8,0"
)
xt "130750,8000,134550,9000"
st "z : (15:0)"
blo "130750,8800"
tm "WireNameMgr"
)
)
on &130
)
*251 (Wire
uid 815,0
shape (OrthoPolyLine
uid 816,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,32000,75000,55000"
pts [
"62750,55000"
"75000,55000"
"75000,39000"
"41000,39000"
"41000,32000"
"43250,32000"
]
)
start &136
end &124
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 818,0
va (VaSet
font "arial,8,0"
)
xt "64750,54000,70750,55000"
st "hDOut1 : (15:0)"
blo "64750,54800"
tm "WireNameMgr"
)
)
on &140
)
*252 (Wire
uid 821,0
shape (OrthoPolyLine
uid 822,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58750,16000,62250,31000"
pts [
"58750,31000"
"61000,31000"
"61000,16000"
"62250,16000"
]
)
start &125
end &186
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 824,0
va (VaSet
font "arial,8,0"
)
xt "60750,30000,64950,31000"
st "o3 : (15:0)"
blo "60750,30800"
tm "WireNameMgr"
)
)
on &141
)
*253 (Wire
uid 825,0
shape (OrthoPolyLine
uid 826,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44000,41000,47250,58000"
pts [
"44000,41000"
"44000,58000"
"47250,58000"
]
)
start &249
end &135
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
font "arial,8,0"
)
xt "45250,57000,46050,58000"
st "z"
blo "45250,57800"
tm "WireNameMgr"
)
)
on &130
)
*254 (Wire
uid 831,0
shape (OrthoPolyLine
uid 832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,5000,80000,56000"
pts [
"80000,5000"
"80000,22000"
"70000,22000"
"70000,44000"
"40000,44000"
"40000,56000"
"47250,56000"
]
)
start &231
end &133
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 834,0
va (VaSet
font "arial,8,0"
)
xt "44250,55000,45750,56000"
st "rd0"
blo "44250,55800"
tm "WireNameMgr"
)
)
on &68
)
*255 (Wire
uid 843,0
shape (OrthoPolyLine
uid 844,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-8000,13000,38000,36000"
pts [
"38000,36000"
"21000,36000"
"21000,24000"
"-8000,24000"
"-8000,13000"
"-6750,13000"
]
)
start &250
end &15
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 846,0
va (VaSet
font "arial,8,0"
)
xt "-8750,12000,-7950,13000"
st "z"
blo "-8750,12800"
tm "WireNameMgr"
)
)
on &130
)
*256 (Wire
uid 851,0
optionalChildren [
*257 (BdJunction
uid 1582,0
ps "OnConnectorStrategy"
shape (Circle
uid 1583,0
va (VaSet
vasetType 1
)
xt "12600,16600,13400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 852,0
va (VaSet
vasetType 3
)
xt "12000,13000,16250,17000"
pts [
"12000,17000"
"13000,17000"
"13000,13000"
"16250,13000"
]
)
start &143
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 854,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "14000,16000,14800,17000"
st "c"
blo "14000,16800"
tm "WireNameMgr"
)
)
on &142
)
*258 (Wire
uid 882,0
optionalChildren [
*259 (BdJunction
uid 1740,0
ps "OnConnectorStrategy"
shape (Circle
uid 1741,0
va (VaSet
vasetType 1
)
xt "14600,19600,15400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 883,0
va (VaSet
vasetType 3
)
xt "14000,14000,16250,20000"
pts [
"14000,20000"
"16000,20000"
"16000,17000"
"15000,17000"
"15000,14000"
"16250,14000"
]
)
start &145
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 885,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "16000,19000,18200,20000"
st "dout2"
blo "16000,19800"
tm "WireNameMgr"
)
)
on &153
)
*260 (Wire
uid 907,0
shape (OrthoPolyLine
uid 908,0
va (VaSet
vasetType 3
)
xt "30000,4000,37250,14000"
pts [
"30000,4000"
"34000,4000"
"34000,14000"
"37250,14000"
]
)
start &155
end &23
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 909,0
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 910,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,3000,34200,4000"
st "dout3"
blo "32000,3800"
tm "WireNameMgr"
)
)
on &162
)
*261 (Wire
uid 996,0
shape (OrthoPolyLine
uid 997,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,5000,93250,33000"
pts [
"86000,5000"
"86000,33000"
"92000,33000"
"92000,29000"
"93250,29000"
]
)
start &232
end &59
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 999,0
va (VaSet
font "arial,8,0"
)
xt "90250,28000,91750,29000"
st "rd0"
blo "90250,28800"
tm "WireNameMgr"
)
)
on &68
)
*262 (Wire
uid 1050,0
shape (OrthoPolyLine
uid 1051,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "37000,10000,57000,70000"
pts [
"57000,10000"
"37000,10000"
"37000,70000"
"44250,70000"
]
)
start &221
end &172
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1055,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "42250,67400,43250,70000"
st "hDOut"
blo "43050,70000"
tm "WireNameMgr"
)
)
on &36
)
*263 (Wire
uid 1060,0
shape (OrthoPolyLine
uid 1061,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,30000,93250,70000"
pts [
"64750,70000"
"89000,70000"
"89000,30000"
"93250,30000"
]
)
start &174
end &61
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1063,0
va (VaSet
font "arial,8,0"
)
xt "66750,69000,73950,70000"
st "ALU_R_mux : (1:0)"
blo "66750,69800"
tm "WireNameMgr"
)
)
on &163
)
*264 (Wire
uid 1078,0
shape (OrthoPolyLine
uid 1079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "64750,5000,91250,71000"
pts [
"64750,71000"
"91000,71000"
"91000,7000"
"90000,7000"
"90000,5000"
"91250,5000"
]
)
start &175
end &51
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1080,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1081,0
va (VaSet
font "arial,8,0"
)
xt "66750,70000,73750,71000"
st "ALU_L_mux : (1:0)"
blo "66750,70800"
tm "WireNameMgr"
)
)
on &164
)
*265 (Wire
uid 1084,0
shape (OrthoPolyLine
uid 1085,0
va (VaSet
vasetType 3
)
xt "-14000,14000,73000,83000"
pts [
"64750,72000"
"73000,72000"
"73000,83000"
"-14000,83000"
"-14000,14000"
"-6750,14000"
]
)
start &176
end &13
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1087,0
va (VaSet
font "arial,8,0"
)
xt "66750,71000,69950,72000"
st "PC_mux"
blo "66750,71800"
tm "WireNameMgr"
)
)
on &165
)
*266 (Wire
uid 1096,0
shape (OrthoPolyLine
uid 1097,0
va (VaSet
vasetType 3
)
xt "42000,33000,83000,73000"
pts [
"64750,73000"
"83000,73000"
"83000,36000"
"42000,36000"
"42000,33000"
"43250,33000"
]
)
start &177
end &126
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1099,0
va (VaSet
font "arial,8,0"
)
xt "66750,72000,69950,73000"
st "RF_mux"
blo "66750,72800"
tm "WireNameMgr"
)
)
on &166
)
*267 (Wire
uid 1102,0
shape (OrthoPolyLine
uid 1103,0
va (VaSet
vasetType 3
)
xt "45000,57000,69000,74000"
pts [
"64750,74000"
"69000,74000"
"69000,64000"
"45000,64000"
"45000,57000"
"47250,57000"
]
)
start &178
end &134
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1105,0
va (VaSet
font "arial,8,0"
)
xt "66750,73000,70050,74000"
st "Mem_en"
blo "66750,73800"
tm "WireNameMgr"
)
)
on &167
)
*268 (Wire
uid 1108,0
shape (OrthoPolyLine
uid 1109,0
va (VaSet
vasetType 3
)
xt "59000,15000,78000,75000"
pts [
"64750,75000"
"78000,75000"
"78000,34000"
"65000,34000"
"65000,24000"
"59000,24000"
"59000,15000"
"62250,15000"
]
)
start &179
end &185
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1111,0
va (VaSet
font "arial,8,0"
)
xt "66750,74000,69450,75000"
st "RF_en"
blo "66750,74800"
tm "WireNameMgr"
)
)
on &168
)
*269 (Wire
uid 1126,0
shape (OrthoPolyLine
uid 1127,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,13000,82000,29000"
pts [
"82000,29000"
"82000,23000"
"36000,23000"
"36000,13000"
"37250,13000"
]
)
start &246
end &22
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1129,0
va (VaSet
font "arial,8,0"
)
xt "34250,12000,36450,13000"
st "dout1"
blo "34250,12800"
tm "WireNameMgr"
)
)
on &112
)
*270 (Wire
uid 1183,0
optionalChildren [
*271 (BdJunction
uid 1197,0
ps "OnConnectorStrategy"
shape (Circle
uid 1198,0
va (VaSet
vasetType 1
)
xt "30600,8600,31400,9400"
radius 400
)
)
*272 (BdJunction
uid 1207,0
ps "OnConnectorStrategy"
shape (Circle
uid 1208,0
va (VaSet
vasetType 1
)
xt "13600,8600,14400,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1184,0
va (VaSet
vasetType 3
)
xt "11000,4000,37250,12000"
pts [
"11000,4000"
"11000,9000"
"36000,9000"
"36000,12000"
"37250,12000"
]
)
start &170
end &21
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1186,0
ro 270
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,6000,11000,7300"
st "rst"
blo "10800,7300"
tm "WireNameMgr"
)
)
on &169
)
*273 (Wire
uid 1193,0
optionalChildren [
*274 (BdJunction
uid 1746,0
ps "OnConnectorStrategy"
shape (Circle
uid 1747,0
va (VaSet
vasetType 1
)
xt "30600,21600,31400,22400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1194,0
va (VaSet
vasetType 3
)
xt "31000,9000,47250,55000"
pts [
"31000,9000"
"31000,55000"
"47250,55000"
]
)
start &271
end &132
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1195,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1196,0
va (VaSet
font "arial,8,0"
)
xt "45250,54000,46550,55000"
st "rst"
blo "45250,54800"
tm "WireNameMgr"
)
)
on &169
)
*275 (Wire
uid 1203,0
shape (OrthoPolyLine
uid 1204,0
va (VaSet
vasetType 3
)
xt "14000,9000,16250,15000"
pts [
"14000,9000"
"14000,15000"
"16250,15000"
]
)
start &272
end &75
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1206,0
va (VaSet
font "arial,8,0"
)
xt "14250,14000,15550,15000"
st "rst"
blo "14250,14800"
tm "WireNameMgr"
)
)
on &169
)
*276 (Wire
uid 1578,0
optionalChildren [
*277 (BdJunction
uid 1734,0
ps "OnConnectorStrategy"
shape (Circle
uid 1735,0
va (VaSet
vasetType 1
)
xt "29600,18600,30400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1579,0
va (VaSet
vasetType 3
)
xt "13000,14000,62250,19000"
pts [
"62250,14000"
"53000,14000"
"53000,19000"
"13000,19000"
"13000,17000"
]
)
start &184
end &257
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1581,0
va (VaSet
font "arial,8,0"
)
xt "60250,13000,61050,14000"
st "c"
blo "60250,13800"
tm "WireNameMgr"
)
)
on &142
)
*278 (Wire
uid 1720,0
shape (OrthoPolyLine
uid 1721,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "128750,10000,136250,18000"
pts [
"128750,10000"
"128750,18000"
"136250,18000"
]
)
start &201
end &206
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1723,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "127750,12000,128750,17800"
st "ccvector : (3:0)"
blo "128550,17800"
tm "WireNameMgr"
)
)
on &214
)
*279 (Wire
uid 1726,0
shape (OrthoPolyLine
uid 1727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,18000,150000,71000"
pts [
"146750,18000"
"150000,18000"
"150000,67000"
"34000,67000"
"34000,71000"
"44250,71000"
]
)
start &207
end &173
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1729,0
va (VaSet
font "arial,8,0"
)
xt "148750,17000,152550,18000"
st "b2 : (3:0)"
blo "148750,17800"
tm "WireNameMgr"
)
)
on &215
)
*280 (Wire
uid 1730,0
shape (OrthoPolyLine
uid 1731,0
va (VaSet
vasetType 3
)
xt "30000,19000,136250,19000"
pts [
"30000,19000"
"136250,19000"
]
)
start &277
end &208
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1733,0
va (VaSet
font "arial,8,0"
)
xt "134250,18000,135050,19000"
st "c"
blo "134250,18800"
tm "WireNameMgr"
)
)
on &142
)
*281 (Wire
uid 1736,0
shape (OrthoPolyLine
uid 1737,0
va (VaSet
vasetType 3
)
xt "15000,20000,136250,20000"
pts [
"15000,20000"
"136250,20000"
]
)
start &259
end &209
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1739,0
va (VaSet
font "arial,8,0"
)
xt "133250,19000,135450,20000"
st "dout2"
blo "133250,19800"
tm "WireNameMgr"
)
)
on &153
)
*282 (Wire
uid 1742,0
shape (OrthoPolyLine
uid 1743,0
va (VaSet
vasetType 3
)
xt "31000,21000,136250,22000"
pts [
"31000,22000"
"136250,22000"
"136250,21000"
]
)
start &274
end &210
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1745,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "135250,23000,136250,24300"
st "rst"
blo "136050,24300"
tm "WireNameMgr"
)
)
on &169
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *283 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*284 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-31000,-42000,-25600,-41000"
st "Package List"
blo "-31000,-41200"
)
*285 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "-31000,-41000,-18600,-36000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*286 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*287 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*288 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*289 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*290 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*291 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*292 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1601,876"
viewArea "1100,-21100,146545,49960"
cachedDiagramExtent "-65000,-48000,159000,99000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-68000,-51000"
lastUid 1774,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*293 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*294 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*295 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*296 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*297 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*298 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*299 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*300 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*301 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*302 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*303 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*304 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*306 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*307 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*308 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*309 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*311 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*313 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "-65000,-48000,-59600,-47000"
st "Declarations"
blo "-65000,-47200"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "-65000,-47000,-62300,-46000"
st "Ports:"
blo "-65000,-46200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-65000,-48000,-61200,-47000"
st "Pre User:"
blo "-65000,-47200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-65000,-48000,-65000,-48000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "-65000,-44400,-57900,-43400"
st "Diagram Signals:"
blo "-65000,-43600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "-65000,-48000,-60300,-47000"
st "Post User:"
blo "-65000,-47200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-65000,-48000,-65000,-48000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 40,0
usingSuid 1
emptyRow *314 (LEmptyRow
)
uid 54,0
optionalChildren [
*315 (RefLabelRowHdr
)
*316 (TitleRowHdr
)
*317 (FilterRowHdr
)
*318 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*319 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*320 (GroupColHdr
tm "GroupColHdrMgr"
)
*321 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*322 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*323 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*324 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*325 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*326 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*327 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "b"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 12
suid 3,0
)
)
uid 917,0
)
*328 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hDOut"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 20
suid 5,0
)
)
uid 919,0
)
*329 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_L"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 6,0
)
)
uid 921,0
)
*330 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ZEXT_R"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 7,0
)
)
uid 923,0
)
*331 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "SEXT"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 8,0
)
)
uid 925,0
)
*332 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 26
suid 9,0
)
)
uid 927,0
)
*333 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 27
suid 10,0
)
)
uid 929,0
)
*334 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 22
suid 12,0
)
)
uid 931,0
)
*335 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "b1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 13,0
)
)
uid 933,0
)
*336 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 14,0
)
)
uid 935,0
)
*337 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 24
suid 16,0
)
)
uid 937,0
)
*338 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout"
t "std_logic_vector"
b "(5 DOWNTO 0)"
o 16
suid 18,0
)
)
uid 939,0
)
*339 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 19,0
)
)
uid 941,0
)
*340 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cin"
t "std_logic"
o 15
suid 20,0
)
)
uid 943,0
)
*341 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "z"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 28
suid 21,0
)
)
uid 945,0
)
*342 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hDOut1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 21
suid 22,0
)
)
uid 947,0
)
*343 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "o3"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 25
suid 23,0
)
)
uid 949,0
)
*344 (LeafLogPort
port (LogicalPort
decl (Decl
n "c"
t "std_logic"
o 1
suid 24,0
)
)
uid 951,0
)
*345 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout2"
t "std_logic"
o 18
suid 25,0
)
)
uid 953,0
)
*346 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dout3"
t "std_logic"
o 19
suid 26,0
)
)
uid 955,0
)
*347 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_R_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 4
suid 29,0
)
)
uid 1114,0
)
*348 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ALU_L_mux"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 3
suid 32,0
)
)
uid 1116,0
)
*349 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PC_mux"
t "std_logic"
o 6
suid 33,0
)
)
uid 1118,0
)
*350 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_mux"
t "std_logic"
o 8
suid 35,0
)
)
uid 1120,0
)
*351 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Mem_en"
t "std_logic"
o 5
suid 36,0
)
)
uid 1122,0
)
*352 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RF_en"
t "std_logic"
o 7
suid 37,0
)
)
uid 1124,0
)
*353 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 38,0
)
)
uid 1209,0
)
*354 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ccvector"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 28
suid 39,0
)
)
uid 1748,0
)
*355 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "b2"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 29
suid 40,0
)
)
uid 1750,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*356 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *357 (MRCItem
litem &314
pos 29
dimension 20
)
uid 69,0
optionalChildren [
*358 (MRCItem
litem &315
pos 0
dimension 20
uid 70,0
)
*359 (MRCItem
litem &316
pos 1
dimension 23
uid 71,0
)
*360 (MRCItem
litem &317
pos 2
hidden 1
dimension 20
uid 72,0
)
*361 (MRCItem
litem &327
pos 2
dimension 20
uid 918,0
)
*362 (MRCItem
litem &328
pos 3
dimension 20
uid 920,0
)
*363 (MRCItem
litem &329
pos 4
dimension 20
uid 922,0
)
*364 (MRCItem
litem &330
pos 5
dimension 20
uid 924,0
)
*365 (MRCItem
litem &331
pos 6
dimension 20
uid 926,0
)
*366 (MRCItem
litem &332
pos 7
dimension 20
uid 928,0
)
*367 (MRCItem
litem &333
pos 8
dimension 20
uid 930,0
)
*368 (MRCItem
litem &334
pos 9
dimension 20
uid 932,0
)
*369 (MRCItem
litem &335
pos 10
dimension 20
uid 934,0
)
*370 (MRCItem
litem &336
pos 11
dimension 20
uid 936,0
)
*371 (MRCItem
litem &337
pos 12
dimension 20
uid 938,0
)
*372 (MRCItem
litem &338
pos 13
dimension 20
uid 940,0
)
*373 (MRCItem
litem &339
pos 14
dimension 20
uid 942,0
)
*374 (MRCItem
litem &340
pos 15
dimension 20
uid 944,0
)
*375 (MRCItem
litem &341
pos 16
dimension 20
uid 946,0
)
*376 (MRCItem
litem &342
pos 17
dimension 20
uid 948,0
)
*377 (MRCItem
litem &343
pos 18
dimension 20
uid 950,0
)
*378 (MRCItem
litem &344
pos 0
dimension 20
uid 952,0
)
*379 (MRCItem
litem &345
pos 19
dimension 20
uid 954,0
)
*380 (MRCItem
litem &346
pos 20
dimension 20
uid 956,0
)
*381 (MRCItem
litem &347
pos 21
dimension 20
uid 1115,0
)
*382 (MRCItem
litem &348
pos 22
dimension 20
uid 1117,0
)
*383 (MRCItem
litem &349
pos 23
dimension 20
uid 1119,0
)
*384 (MRCItem
litem &350
pos 24
dimension 20
uid 1121,0
)
*385 (MRCItem
litem &351
pos 25
dimension 20
uid 1123,0
)
*386 (MRCItem
litem &352
pos 26
dimension 20
uid 1125,0
)
*387 (MRCItem
litem &353
pos 1
dimension 20
uid 1210,0
)
*388 (MRCItem
litem &354
pos 27
dimension 20
uid 1749,0
)
*389 (MRCItem
litem &355
pos 28
dimension 20
uid 1751,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*390 (MRCItem
litem &318
pos 0
dimension 20
uid 74,0
)
*391 (MRCItem
litem &320
pos 1
dimension 50
uid 75,0
)
*392 (MRCItem
litem &321
pos 2
dimension 100
uid 76,0
)
*393 (MRCItem
litem &322
pos 3
dimension 50
uid 77,0
)
*394 (MRCItem
litem &323
pos 4
dimension 100
uid 78,0
)
*395 (MRCItem
litem &324
pos 5
dimension 100
uid 79,0
)
*396 (MRCItem
litem &325
pos 6
dimension 50
uid 80,0
)
*397 (MRCItem
litem &326
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *398 (LEmptyRow
)
uid 83,0
optionalChildren [
*399 (RefLabelRowHdr
)
*400 (TitleRowHdr
)
*401 (FilterRowHdr
)
*402 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*403 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*404 (GroupColHdr
tm "GroupColHdrMgr"
)
*405 (NameColHdr
tm "GenericNameColHdrMgr"
)
*406 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*407 (InitColHdr
tm "GenericValueColHdrMgr"
)
*408 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*409 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*410 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *411 (MRCItem
litem &398
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*412 (MRCItem
litem &399
pos 0
dimension 20
uid 98,0
)
*413 (MRCItem
litem &400
pos 1
dimension 23
uid 99,0
)
*414 (MRCItem
litem &401
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*415 (MRCItem
litem &402
pos 0
dimension 20
uid 102,0
)
*416 (MRCItem
litem &404
pos 1
dimension 50
uid 103,0
)
*417 (MRCItem
litem &405
pos 2
dimension 100
uid 104,0
)
*418 (MRCItem
litem &406
pos 3
dimension 100
uid 105,0
)
*419 (MRCItem
litem &407
pos 4
dimension 50
uid 106,0
)
*420 (MRCItem
litem &408
pos 5
dimension 50
uid 107,0
)
*421 (MRCItem
litem &409
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
