Data_For_RDAFlowver5.0
	top level€T

Top_moduleÄ
LinkDesign_Blackboxes0
player_unit/playerhit_unitplayerhit_dist_mem*
player_unit/player_unitplayer_dist_mem&
cover_unit/cover_unitcover_blk_mem-
hecatia_unit/hecatia_unithecatia_dist_mem'
laser_unit/laser_unitlaser_dist_mem$
moon_unit/moon_unitmoon_dist_mem5
background_unit/background_unitbackground_blk_mem,
success_unit/success_unitsuccess_blk_memÑ.
synthFileNamesJ
10DD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdG
11AD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdK
12ED:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdI
13CD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdI
14CD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdF
20@D:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/ADDSUB_MACRO.vM
15GD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdH
21BD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/BRAM_SDP_MACRO.vH
16BD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdK
22ED:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vC
17=D:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/MACC_MACRO.vhdC
18=D:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/MULT_MACRO.vhdH
23BD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/BRAM_TDP_MACRO.vG
19AD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/ADDMACC_MACRO.vL
24FD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vJ
25DD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/COUNTER_TC_MACRO.vD
30>D:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames68J
26DD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vJ
31DD:/Xilinx/Vivado/2023.1/data/vhdl/src/unisims/retarget/MULT18X18.vhd=
18D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_VCOMP.vhdN
27HD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vK
32ED:/Xilinx/Vivado/2023.1/data/vhdl/src/unisims/retarget/MULT18X18S.vhd<
27D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_VPKG.vhdI
28CD:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/FIFO_SYNC_MACRO.vF
33@D:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:
35D:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.vD
29>D:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/MACC_MACRO.vë
34äD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/.Xil/Vivado-24872-SRZbook/realtime/moon_dist_mem_stub.v=
48D:/Xilinx/Vivado/2023.1/scripts/rt/data/internal_cells.vî
35çD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/.Xil/Vivado-24872-SRZbook/realtime/hecatia_dist_mem_stub.vñ
40èD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/.Xil/Vivado-24872-SRZbook/realtime/playerhit_dist_mem_stub.v3
5.D:/Xilinx/Vivado/2023.1/scripts/rt/data/BUFT.vì
36åD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/.Xil/Vivado-24872-SRZbook/realtime/player_dist_mem_stub.vì
41åD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/.Xil/Vivado-24872-SRZbook/realtime/success_blk_mem_stub.vF
6AD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/unimacro_VCOMP.vhdí
37ãD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/.Xil/Vivado-24872-SRZbook/realtime/laser_dist_mem_stub.vB
42<D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/FSM.vE
7@D:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/ADDMACC_MACRO.vhdñ
38èD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/.Xil/Vivado-24872-SRZbook/realtime/background_blk_mem_stub.vI
43CD:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/background.vD
8?D:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdë
39äD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/.Xil/Vivado-24872-SRZbook/realtime/cover_blk_mem_stub.vP
44JD:/CodesPractice/learning/DL/FPGA-project-STG/STG/Framework/clkdiv_25MHz.vD
50>D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/laser.vF
9AD:/Xilinx/Vivado/2023.1/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdD
45>D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/cover.vC
51=D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/moon.vF
46@D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/hecatia.vN
52HD:/CodesPractice/learning/DL/FPGA-project-STG/STG/Framework/music_room.vN
47HD:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/judge_collision.vE
53?D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/player.vH
48BD:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/judge_hit.vF
54@D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/success.vL
49FD:/CodesPractice/learning/DL/FPGA-project-STG/STG/Framework/keyboard.vq
60kD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/numeric_std.vhdH
55BD:/CodesPractice/learning/DL/FPGA-project-STG/STG/Framework/vgac.vl
61fD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/textio.vhdB
56<D:/CodesPractice/learning/DL/FPGA-project-STG/STG/Code/top.vn
62hD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/timing_p.vhd7
571D:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhdn
63hD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/timing_b.vhdn
58hD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/std_1164.vhdn
64hD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/prmtvs_p.vhdn
59hD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/standard.vhdn
65hD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/prmtvs_b.vhdn
66hD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/syn_arit.vhdn
67hD:/CodesPractice/learning/DL/FPGA-project-STG/stg_project/stg_project.runs/synth_1/1993/src/syn_unsi.vhdÙ

synthStatsH
caseNotFullNoDefault
L68
Mnullname
F42
O
game_stateM
dspWideMultUnderpipelined
L16
Mnullname
F47
O
collision3M
dspWideMultUnderpipelined
L16
Mnullname
F47
O
collision3»
ElaboratedNamesForRQSÆ
DSP_RAM\
389123R {FSM_unit/game_en_next_i} {FSM_unit/game_state_next_i} {FSM_unit/timeout_next_i} -
135170# {PS2_Interface_unit/bit_count0_i} ¥
303112© {hecatia_unit/addr_reg0_i} {hecatia_unit/addr_reg1_i} {hecatia_unit/addr_reg1_i__0} {hecatia_unit/addr_reg2_i} {hecatia_unit/addr_reg2_i__0} {hecatia_unit/addr_reg3_i} >
327855 {background_unit/addr0_i} {background_unit/addr1_i} &
290819 {FSM_unit/timeout_next0_i} )
65537  {clkdiv_25MHz_unit/cnt_next_i} 3
32787* {cover_unit/addr0_i} {cover_unit/addr_i} 
167936 {shooting_i} \
303118R {laser_unit/cover_on1_i__1} {laser_unit/cover_on2_i__0} {laser_unit/cover_on3_i} 7
32789. {success_unit/addr0_i} {success_unit/addr_i} $
528407 {music_unit/end_cnt11_i} Œ
65546ƒ {judge_collision_unit/collision2_i__2} {judge_collision_unit/collision3_i__2} {judge_collision_unit/collision3_i__3} {judge_collision_unit/collision4_i__1} {judge_collision_unit/collision4_i__2} 
167952 {vgac_unit/row_i}  
360456 {hecatia_unit/die_i} )
299020 {moon_unit/moon_x_next0_i__0} Ä
299016v {hecatia_unit/cover_on1_i__1} {hecatia_unit/cover_on2_i__1} {hecatia_unit/cover_on3_i} {hecatia_unit/cover_on3_i__0} 
143360 {ctrl_up_i} &
311308 {moon_unit/moon_y_next0_i} 
172048 {vgac_unit/col_i} #
73744 {vgac_unit/v_count_i__0}  
507927 {music_unit/cnt10_i} 
147456 {ctrl_down_i} %
270348 {moon_unit/delay_next0_i} &
77832 {hecatia_unit/time_next0_i} %
77828 {player_unit/time_next0_i} "
147472 {vgac_unit/v_count0_i} $
466967 {music_unit/end_cnt00_i} "
77836 {moon_unit/time_reg0_i} $
77838 {laser_unit/time_next0_i} t
413708j {moon_unit/cover_on1_i__1} {moon_unit/cover_on2_i__1} {moon_unit/cover_on3_i} {moon_unit/cover_on3_i__0}  
565271 {music_unit/cnt20_i} "
278536 {hecatia_unit/life0_i} ¢
417804ó {moon_unit/addr_reg0_i} {moon_unit/addr_reg1_i} {moon_unit/addr_reg1_i__0} {moon_unit/addr_reg2_i} {moon_unit/addr_reg2_i__0} {moon_unit/addr_reg3_i} $
249870 {laser_unit/addr_reg4_i} 
151552 {ctrl_left_i} 
81924 {player_unit/tick_i} |
348164r {player_unit/cover_on1_i__1} {player_unit/cover_on2_i__1} {player_unit/cover_on3_i} {player_unit/cover_on3_i__0} 
81932 {moon_unit/tick_i} '
413699 {FSM_unit/num_life_next0_i}  
81928 {hecatia_unit/tick_i} 
81934 {laser_unit/tick_i} 
155648 {ctrl_right_i} "
614423 {music_unit/pre_set_i} 
159744 {enter_i} !
86032 {vgac_unit/h_count0_i} §
57354ö {judge_collision_unit/collision2_i__1} {judge_collision_unit/collision3_i__1} {judge_collision_unit/collision4_i} {judge_collision_unit/collision4_i__0}  
446487 {music_unit/cnt00_i} X
57355O {judge_hit_unit/hit3_i__1} {judge_hit_unit/hit4_i} {judge_hit_unit/hit4_i__0} Y
253966O {laser_unit/addr_reg0_i} {laser_unit/addr_reg1_i} {laser_unit/addr_reg1_i__0} Æ
352260£ {player_unit/addr_reg0_i} {player_unit/addr_reg1_i} {player_unit/addr_reg1_i__0} {player_unit/addr_reg2_i} {player_unit/addr_reg2_i__0} {player_unit/addr_reg3_i} &
253975 {music_unit/note_period_i} ,
225294" {laser_unit/laser_x_next_reg0_i} &
286732 {moon_unit/moon_x_next0_i} *
258052  {player_unit/player_y_next0_i} )
323596 {moon_unit/moon_y_next0_i__0} ,
229390" {laser_unit/laser_y_next_reg0_i} '
356355 {FSM_unit/num_bomb_next0_i} 
163840
 {bomb_i} ˜
blackBoxInfo0
player_unit/playerhit_unitplayerhit_dist_mem*
player_unit/player_unitplayer_dist_mem&
cover_unit/cover_unitcover_blk_mem-
hecatia_unit/hecatia_unithecatia_dist_mem'
laser_unit/laser_unitlaser_dist_mem$
moon_unit/moon_unitmoon_dist_mem5
background_unit/background_unitbackground_blk_mem,
success_unit/success_unitsuccess_blk_memÜ
synth_design
isIncremental0
Runtime1
Threads used2[
argsS-verilog_define default::[not_specified] -top  Top_module -part  xc7k160tffg676-2L 
resynthPerc0.00
Cputime0
blackBoxPercinf
	directive ú
synth_design_metrics$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault1
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0
RQS_Results