Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6slx45csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/Atlys_BSB_Support_v_3_6/Atlys_AXI_BSB_Support/lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc6slx45' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse
C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/final_project_2/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 238 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0xa8000000-0xafffffff) MCB_DDR2	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. -
   C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
   line 266
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 5 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111110 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_02_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_02_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_02_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x48000000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 14 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 120 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 175 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 189 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 203 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 217 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 231 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi4_0.
INFO: Forcing parameter C_SIMULATION = "FALSE" in IP axi_s6_ddrx.
INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_Lite core has constraints automatically generated by XPS in
implementation/ethernet_lite_wrapper/ethernet_lite_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 106 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 154 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:proc_sys_reset_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 50 - Running XST synthesis
INSTANCE:microblaze_0_intc -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 63 - Running XST synthesis
INSTANCE:microblaze_0_ilmb -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 74 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 81 - Running XST synthesis
INSTANCE:microblaze_0_dlmb -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 90 - Running XST synthesis
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 97 - Running XST synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 106 - Running XST synthesis
INSTANCE:microblaze_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 113 - Running XST synthesis
INSTANCE:debug_module -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 141 - Running XST synthesis
INSTANCE:clock_generator_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 154 - Running XST synthesis
INSTANCE:axi_timer_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 176 - Running XST synthesis
INSTANCE:axi4lite_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 188 - Running XST synthesis
INSTANCE:axi4_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 196 - Running XST synthesis
INSTANCE:rs232_uart_1 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 203 - Running XST synthesis
INSTANCE:mcb_ddr2 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 218 - Running XST synthesis
INSTANCE:ethernet_lite -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 266 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 74 - Running NGCBUILD
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 90 - Running NGCBUILD
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 113 - Running NGCBUILD
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 154 - Running NGCBUILD
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 188 - Running NGCBUILD
IPNAME:system_axi4_0_wrapper INSTANCE:axi4_0 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 196 - Running NGCBUILD
IPNAME:system_mcb_ddr2_wrapper INSTANCE:mcb_ddr2 -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 218 - Running NGCBUILD
IPNAME:system_ethernet_lite_wrapper INSTANCE:ethernet_lite -
C:\Users\C15Kevin.Cooper\Desktop\Documents\ECE383\final_project_2\system.mhs
line 266 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 415.00 seconds
