INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/PC/PC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Addr' is not allowed [D:/CPU/PC/PC.srcs/sources_1/new/PC.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/PC/PC.srcs/sim_1/new/PC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/PC/PC.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
