Classic Timing Analyzer report for had
Tue Oct 25 18:04:10 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. Clock Hold: 'CLOCK_50'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; -4.640 ns                        ; SW[15]                ; inst97                ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 24.758 ns                        ; counter:inst100|inst4 ; LEDR[0]               ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 14.032 ns                        ; SW[6]                 ; inst97                ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 210.48 MHz ( period = 4.751 ns ) ; counter:inst100|inst3 ; inst97                ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; counter:inst100|inst4 ; counter:inst100|inst4 ; CLOCK_50   ; CLOCK_50 ; 69           ;
; Total number of failed paths ;                                          ;               ;                                  ;                       ;                       ;            ;          ; 69           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                  ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 210.48 MHz ( period = 4.751 ns )               ; counter:inst100|inst3    ; inst97                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.333 ns                ;
; N/A   ; 217.86 MHz ( period = 4.590 ns )               ; counter:inst100|inst2    ; inst97                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.137 ns                ;
; N/A   ; 218.82 MHz ( period = 4.570 ns )               ; counter:inst100|inst4    ; inst97                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.152 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns )               ; counter:inst100|inst     ; inst97                   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; 242.78 MHz ( period = 4.119 ns )               ; counter:inst100|inst     ; counter:inst100|inst4    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.671 ns                ;
; N/A   ; 242.84 MHz ( period = 4.118 ns )               ; counter:inst100|inst     ; counter:inst100|inst3    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.670 ns                ;
; N/A   ; 246.67 MHz ( period = 4.054 ns )               ; counter:inst100|inst2    ; counter:inst100|inst3    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.601 ns                ;
; N/A   ; 247.16 MHz ( period = 4.046 ns )               ; counter:inst100|inst2    ; counter:inst100|inst4    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.593 ns                ;
; N/A   ; 284.41 MHz ( period = 3.516 ns )               ; counter:inst100|inst     ; counter:inst100|inst2    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.103 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns )               ; counter:inst100|inst3    ; counter:inst100|inst4    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; 326.16 MHz ( period = 3.066 ns )               ; decadic_div:inst75|inst  ; decadic_div:inst75|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.962 ns                ;
; N/A   ; 336.81 MHz ( period = 2.969 ns )               ; decadic_div:inst75|inst  ; decadic_div:inst75|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; 337.04 MHz ( period = 2.967 ns )               ; decadic_div:inst75|inst  ; decadic_div:inst75|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; 337.84 MHz ( period = 2.960 ns )               ; decadic_div:inst75|inst1 ; decadic_div:inst75|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; 353.98 MHz ( period = 2.825 ns )               ; counter:inst100|inst4    ; counter:inst100|inst4    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 353.98 MHz ( period = 2.825 ns )               ; counter:inst100|inst     ; counter:inst100|inst     ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 353.98 MHz ( period = 2.825 ns )               ; counter:inst100|inst3    ; counter:inst100|inst3    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 353.98 MHz ( period = 2.825 ns )               ; counter:inst100|inst2    ; counter:inst100|inst2    ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 373.41 MHz ( period = 2.678 ns )               ; decadic_div:inst74|inst  ; decadic_div:inst74|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; 377.22 MHz ( period = 2.651 ns )               ; decadic_div:inst75|inst1 ; decadic_div:inst75|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; 378.07 MHz ( period = 2.645 ns )               ; decadic_div:inst75|inst3 ; decadic_div:inst75|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; 378.36 MHz ( period = 2.643 ns )               ; decadic_div:inst75|inst2 ; decadic_div:inst75|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; 378.50 MHz ( period = 2.642 ns )               ; decadic_div:inst74|inst  ; decadic_div:inst74|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; 378.50 MHz ( period = 2.642 ns )               ; decadic_div:inst74|inst1 ; decadic_div:inst74|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; 379.08 MHz ( period = 2.638 ns )               ; decadic_div:inst74|inst1 ; decadic_div:inst74|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; decadic_div:inst74|inst2 ; decadic_div:inst74|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; 395.41 MHz ( period = 2.529 ns )               ; decadic_div:inst74|inst  ; decadic_div:inst74|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; decadic_div:inst75|inst  ; decadic_div:inst75|inst  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; decadic_div:inst75|inst3 ; decadic_div:inst75|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; decadic_div:inst75|inst1 ; decadic_div:inst75|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 398.25 MHz ( period = 2.511 ns )               ; decadic_div:inst75|inst2 ; decadic_div:inst75|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns )               ; decadic_div:inst73|inst  ; decadic_div:inst73|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.963 ns                ;
; N/A   ; 416.15 MHz ( period = 2.403 ns )               ; decadic_div:inst73|inst  ; decadic_div:inst73|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.870 ns                ;
; N/A   ; 418.06 MHz ( period = 2.392 ns )               ; decadic_div:inst73|inst2 ; decadic_div:inst73|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.859 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst74|inst3 ; decadic_div:inst74|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst73|inst3 ; decadic_div:inst73|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.826 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst74|inst3 ; decadic_div:inst74|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst74|inst1 ; decadic_div:inst74|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst74|inst  ; decadic_div:inst74|inst  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst74|inst2 ; decadic_div:inst74|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst1 ; decadic_div:inst57|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst1 ; decadic_div:inst57|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.872 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst73|inst  ; decadic_div:inst73|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.563 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst3 ; decadic_div:inst57|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst2 ; decadic_div:inst57|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst73|inst1 ; decadic_div:inst73|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst73|inst1 ; decadic_div:inst73|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst73|inst  ; decadic_div:inst73|inst  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst73|inst1 ; decadic_div:inst73|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst73|inst3 ; decadic_div:inst73|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst73|inst2 ; decadic_div:inst73|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst  ; decadic_div:inst57|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst  ; decadic_div:inst57|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst  ; decadic_div:inst57|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst2 ; decadic_div:inst26|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst  ; decadic_div:inst26|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst1 ; decadic_div:inst26|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst1 ; decadic_div:inst26|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst  ; decadic_div:inst57|inst  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst3 ; decadic_div:inst57|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst1 ; decadic_div:inst57|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst57|inst2 ; decadic_div:inst57|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst   ; decadic_div:inst2|inst1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.868 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst   ; decadic_div:inst2|inst2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst   ; decadic_div:inst2|inst3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.835 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst2  ; decadic_div:inst2|inst3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst  ; decadic_div:inst26|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst  ; decadic_div:inst26|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst3 ; decadic_div:inst26|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.545 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst1 ; decadic_div:inst26|inst1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst3 ; decadic_div:inst26|inst3 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst  ; decadic_div:inst26|inst  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst26|inst2 ; decadic_div:inst26|inst2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst1  ; decadic_div:inst4|inst3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst1  ; decadic_div:inst2|inst3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst1  ; decadic_div:inst2|inst2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst3  ; decadic_div:inst2|inst1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst   ; decadic_div:inst4|inst2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst2  ; decadic_div:inst4|inst3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst1  ; decadic_div:inst2|inst1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst3  ; decadic_div:inst2|inst3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst   ; decadic_div:inst2|inst   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst2|inst2  ; decadic_div:inst2|inst2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst3  ; decadic_div:inst4|inst1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst1  ; decadic_div:inst4|inst2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst   ; decadic_div:inst4|inst3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.731 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst   ; decadic_div:inst4|inst1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.731 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst3  ; decadic_div:inst4|inst3  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst   ; decadic_div:inst4|inst   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst1  ; decadic_div:inst4|inst1  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; decadic_div:inst4|inst2  ; decadic_div:inst4|inst2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------------------------+--------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                      ;
+------------------------------------------+--------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                     ; To                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst4    ; counter:inst100|inst4    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst     ; counter:inst100|inst     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst3    ; counter:inst100|inst3    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst2    ; counter:inst100|inst2    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst  ; decadic_div:inst75|inst  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst3 ; decadic_div:inst75|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst1 ; decadic_div:inst75|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst2 ; decadic_div:inst75|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst3    ; counter:inst100|inst4    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst2 ; decadic_div:inst75|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst3 ; decadic_div:inst75|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst1 ; decadic_div:inst75|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst3 ; decadic_div:inst74|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst1 ; decadic_div:inst74|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst  ; decadic_div:inst74|inst  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst2 ; decadic_div:inst74|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst     ; counter:inst100|inst2    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst3 ; decadic_div:inst74|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst1 ; decadic_div:inst75|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst  ; decadic_div:inst75|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst  ; decadic_div:inst75|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst75|inst  ; decadic_div:inst75|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst  ; decadic_div:inst73|inst  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst1 ; decadic_div:inst73|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst3 ; decadic_div:inst73|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst2 ; decadic_div:inst73|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst  ; decadic_div:inst74|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst2 ; decadic_div:inst74|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst1 ; decadic_div:inst73|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst1 ; decadic_div:inst73|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst1 ; decadic_div:inst74|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst  ; decadic_div:inst74|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst1 ; decadic_div:inst74|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst  ; decadic_div:inst73|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst74|inst  ; decadic_div:inst74|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.869 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst  ; decadic_div:inst57|inst  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst3 ; decadic_div:inst57|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst1 ; decadic_div:inst57|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst2 ; decadic_div:inst57|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst4    ; inst97                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst2    ; counter:inst100|inst4    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst2    ; counter:inst100|inst3    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst     ; counter:inst100|inst3    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst     ; counter:inst100|inst4    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst3 ; decadic_div:inst73|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst  ; decadic_div:inst57|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst  ; decadic_div:inst57|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst  ; decadic_div:inst57|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst2 ; decadic_div:inst73|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst  ; decadic_div:inst73|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst3    ; inst97                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst73|inst  ; decadic_div:inst73|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst2    ; inst97                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst26|inst1 ; decadic_div:inst26|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst26|inst3 ; decadic_div:inst26|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst26|inst  ; decadic_div:inst26|inst  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst26|inst2 ; decadic_div:inst26|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst2 ; decadic_div:inst57|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst3 ; decadic_div:inst57|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst1 ; decadic_div:inst57|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst57|inst1 ; decadic_div:inst57|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst26|inst3 ; decadic_div:inst26|inst1 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst26|inst  ; decadic_div:inst26|inst2 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst26|inst  ; decadic_div:inst26|inst3 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter:inst100|inst     ; inst97                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst2|inst1  ; decadic_div:inst2|inst1  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst2|inst3  ; decadic_div:inst2|inst3  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst2|inst   ; decadic_div:inst2|inst   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; decadic_div:inst2|inst2  ; decadic_div:inst2|inst2  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
+------------------------------------------+--------------------------+--------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+--------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To     ; To Clock ;
+-------+--------------+------------+--------+--------+----------+
; N/A   ; None         ; -4.640 ns  ; SW[15] ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -4.693 ns  ; SW[14] ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -4.984 ns  ; SW[13] ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -7.665 ns  ; SW[9]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -7.984 ns  ; SW[10] ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -8.117 ns  ; SW[11] ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -8.312 ns  ; SW[12] ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -8.357 ns  ; SW[8]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -8.830 ns  ; SW[7]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -9.605 ns  ; SW[1]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -9.746 ns  ; SW[6]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -9.902 ns  ; SW[2]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -9.961 ns  ; SW[0]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -10.225 ns ; SW[5]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -10.261 ns ; SW[3]  ; inst97 ; CLOCK_50 ;
; N/A   ; None         ; -10.325 ns ; SW[4]  ; inst97 ; CLOCK_50 ;
+-------+--------------+------------+--------+--------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-----------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To       ; From Clock ;
+-------+--------------+------------+-----------------------+----------+------------+
; N/A   ; None         ; 24.758 ns  ; counter:inst100|inst4 ; LEDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 24.674 ns  ; counter:inst100|inst3 ; LEDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 24.647 ns  ; counter:inst100|inst4 ; LEDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 24.637 ns  ; counter:inst100|inst4 ; LEDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 24.611 ns  ; counter:inst100|inst4 ; LEDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 24.585 ns  ; counter:inst100|inst4 ; LEDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 24.562 ns  ; counter:inst100|inst3 ; LEDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 24.552 ns  ; counter:inst100|inst3 ; LEDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 24.525 ns  ; counter:inst100|inst3 ; LEDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 24.499 ns  ; counter:inst100|inst3 ; LEDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 24.344 ns  ; counter:inst100|inst4 ; LEDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 24.261 ns  ; counter:inst100|inst3 ; LEDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 24.240 ns  ; counter:inst100|inst  ; LEDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 24.178 ns  ; counter:inst100|inst  ; LEDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 24.141 ns  ; counter:inst100|inst4 ; LEDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 24.135 ns  ; counter:inst100|inst  ; LEDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 24.120 ns  ; counter:inst100|inst  ; LEDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 24.103 ns  ; counter:inst100|inst  ; LEDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 24.057 ns  ; counter:inst100|inst3 ; LEDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 23.967 ns  ; counter:inst100|inst4 ; LEDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 23.883 ns  ; counter:inst100|inst3 ; LEDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 23.847 ns  ; counter:inst100|inst  ; LEDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 23.746 ns  ; counter:inst100|inst2 ; LEDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 23.660 ns  ; counter:inst100|inst2 ; LEDR[15] ; CLOCK_50   ;
; N/A   ; None         ; 23.652 ns  ; counter:inst100|inst2 ; LEDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 23.648 ns  ; counter:inst100|inst2 ; LEDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 23.640 ns  ; counter:inst100|inst2 ; LEDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 23.634 ns  ; counter:inst100|inst2 ; LEDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 23.606 ns  ; counter:inst100|inst  ; LEDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 23.479 ns  ; counter:inst100|inst  ; LEDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 23.477 ns  ; counter:inst100|inst  ; LEDR[15] ; CLOCK_50   ;
; N/A   ; None         ; 23.375 ns  ; counter:inst100|inst2 ; LEDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 23.364 ns  ; counter:inst100|inst4 ; LEDR[14] ; CLOCK_50   ;
; N/A   ; None         ; 23.279 ns  ; counter:inst100|inst3 ; LEDR[14] ; CLOCK_50   ;
; N/A   ; None         ; 23.168 ns  ; counter:inst100|inst2 ; LEDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 23.006 ns  ; counter:inst100|inst4 ; LEDR[12] ; CLOCK_50   ;
; N/A   ; None         ; 23.006 ns  ; counter:inst100|inst4 ; LEDR[13] ; CLOCK_50   ;
; N/A   ; None         ; 23.004 ns  ; counter:inst100|inst4 ; LEDR[9]  ; CLOCK_50   ;
; N/A   ; None         ; 22.993 ns  ; counter:inst100|inst4 ; LEDR[8]  ; CLOCK_50   ;
; N/A   ; None         ; 22.988 ns  ; counter:inst100|inst4 ; LEDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 22.983 ns  ; counter:inst100|inst4 ; LEDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 22.956 ns  ; counter:inst100|inst2 ; LEDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 22.921 ns  ; counter:inst100|inst3 ; LEDR[13] ; CLOCK_50   ;
; N/A   ; None         ; 22.920 ns  ; counter:inst100|inst3 ; LEDR[12] ; CLOCK_50   ;
; N/A   ; None         ; 22.918 ns  ; counter:inst100|inst3 ; LEDR[9]  ; CLOCK_50   ;
; N/A   ; None         ; 22.909 ns  ; counter:inst100|inst3 ; LEDR[8]  ; CLOCK_50   ;
; N/A   ; None         ; 22.906 ns  ; counter:inst100|inst3 ; LEDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 22.904 ns  ; counter:inst100|inst3 ; LEDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 22.841 ns  ; counter:inst100|inst  ; LEDR[14] ; CLOCK_50   ;
; N/A   ; None         ; 22.801 ns  ; counter:inst100|inst3 ; LEDR[15] ; CLOCK_50   ;
; N/A   ; None         ; 22.786 ns  ; counter:inst100|inst4 ; LEDR[15] ; CLOCK_50   ;
; N/A   ; None         ; 22.513 ns  ; counter:inst100|inst  ; LEDR[13] ; CLOCK_50   ;
; N/A   ; None         ; 22.504 ns  ; counter:inst100|inst  ; LEDR[12] ; CLOCK_50   ;
; N/A   ; None         ; 22.496 ns  ; counter:inst100|inst  ; LEDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 22.494 ns  ; counter:inst100|inst  ; LEDR[9]  ; CLOCK_50   ;
; N/A   ; None         ; 22.491 ns  ; counter:inst100|inst  ; LEDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 22.465 ns  ; counter:inst100|inst  ; LEDR[8]  ; CLOCK_50   ;
; N/A   ; None         ; 22.364 ns  ; counter:inst100|inst2 ; LEDR[14] ; CLOCK_50   ;
; N/A   ; None         ; 22.010 ns  ; counter:inst100|inst2 ; LEDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 22.010 ns  ; counter:inst100|inst2 ; LEDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 22.009 ns  ; counter:inst100|inst2 ; LEDR[12] ; CLOCK_50   ;
; N/A   ; None         ; 22.003 ns  ; counter:inst100|inst2 ; LEDR[13] ; CLOCK_50   ;
; N/A   ; None         ; 21.990 ns  ; counter:inst100|inst2 ; LEDR[9]  ; CLOCK_50   ;
; N/A   ; None         ; 21.975 ns  ; counter:inst100|inst2 ; LEDR[8]  ; CLOCK_50   ;
+-------+--------------+------------+-----------------------+----------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+--------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To     ; To Clock ;
+---------------+-------------+-----------+--------+--------+----------+
; N/A           ; None        ; 14.032 ns ; SW[6]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 13.978 ns ; SW[4]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 13.867 ns ; SW[5]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 13.600 ns ; SW[3]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 13.115 ns ; SW[7]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 13.051 ns ; SW[8]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 12.835 ns ; SW[11] ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 12.687 ns ; SW[10] ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 12.580 ns ; SW[2]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 12.567 ns ; SW[9]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 12.395 ns ; SW[0]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 12.391 ns ; SW[12] ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 12.239 ns ; SW[1]  ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 10.112 ns ; SW[15] ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 9.542 ns  ; SW[14] ; inst97 ; CLOCK_50 ;
; N/A           ; None        ; 9.464 ns  ; SW[13] ; inst97 ; CLOCK_50 ;
+---------------+-------------+-----------+--------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 25 18:04:08 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off had -c had --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "decadic_div:inst4|inst2" as buffer
    Info: Detected ripple clock "decadic_div:inst4|inst1" as buffer
    Info: Detected ripple clock "decadic_div:inst4|inst" as buffer
    Info: Detected ripple clock "decadic_div:inst4|inst3" as buffer
    Info: Detected gated clock "decadic_div:inst4|inst10" as buffer
    Info: Detected ripple clock "decadic_div:inst2|inst2" as buffer
    Info: Detected ripple clock "decadic_div:inst2|inst" as buffer
    Info: Detected ripple clock "decadic_div:inst2|inst3" as buffer
    Info: Detected ripple clock "decadic_div:inst2|inst1" as buffer
    Info: Detected gated clock "decadic_div:inst2|inst10" as buffer
    Info: Detected ripple clock "decadic_div:inst26|inst2" as buffer
    Info: Detected ripple clock "decadic_div:inst26|inst" as buffer
    Info: Detected ripple clock "decadic_div:inst26|inst3" as buffer
    Info: Detected ripple clock "decadic_div:inst26|inst1" as buffer
    Info: Detected gated clock "decadic_div:inst26|inst10" as buffer
    Info: Detected ripple clock "decadic_div:inst57|inst2" as buffer
    Info: Detected ripple clock "decadic_div:inst57|inst1" as buffer
    Info: Detected ripple clock "decadic_div:inst57|inst3" as buffer
    Info: Detected ripple clock "decadic_div:inst57|inst" as buffer
    Info: Detected gated clock "decadic_div:inst57|inst10" as buffer
    Info: Detected ripple clock "decadic_div:inst73|inst2" as buffer
    Info: Detected ripple clock "decadic_div:inst73|inst3" as buffer
    Info: Detected ripple clock "decadic_div:inst73|inst1" as buffer
    Info: Detected ripple clock "decadic_div:inst73|inst" as buffer
    Info: Detected gated clock "decadic_div:inst73|inst10" as buffer
    Info: Detected ripple clock "decadic_div:inst74|inst2" as buffer
    Info: Detected ripple clock "decadic_div:inst74|inst" as buffer
    Info: Detected ripple clock "decadic_div:inst74|inst1" as buffer
    Info: Detected ripple clock "decadic_div:inst74|inst3" as buffer
    Info: Detected gated clock "decadic_div:inst74|inst10" as buffer
    Info: Detected ripple clock "decadic_div:inst75|inst2" as buffer
    Info: Detected ripple clock "decadic_div:inst75|inst1" as buffer
    Info: Detected ripple clock "decadic_div:inst75|inst3" as buffer
    Info: Detected ripple clock "decadic_div:inst75|inst" as buffer
    Info: Detected gated clock "decadic_div:inst75|inst10" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 210.48 MHz between source register "counter:inst100|inst3" and destination register "inst97" (period= 4.751 ns)
    Info: + Longest register to register delay is 2.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N27; Fanout = 26; REG Node = 'counter:inst100|inst3'
        Info: 2: + IC(0.341 ns) + CELL(0.150 ns) = 0.491 ns; Loc. = LCCOMB_X33_Y8_N28; Fanout = 1; COMB Node = 'inst55~12'
        Info: 3: + IC(0.269 ns) + CELL(0.419 ns) = 1.179 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'inst55~13'
        Info: 4: + IC(0.249 ns) + CELL(0.419 ns) = 1.847 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 1; COMB Node = 'inst55~8'
        Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 2.249 ns; Loc. = LCCOMB_X33_Y8_N12; Fanout = 1; COMB Node = 'inst55~11'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.333 ns; Loc. = LCFF_X33_Y8_N13; Fanout = 1; REG Node = 'inst97'
        Info: Total cell delay = 1.222 ns ( 52.38 % )
        Info: Total interconnect delay = 1.111 ns ( 47.62 % )
    Info: - Smallest clock skew is -2.204 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 15.361 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X7_Y18_N19; Fanout = 3; REG Node = 'decadic_div:inst4|inst2'
            Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 3.018 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 4; COMB Node = 'decadic_div:inst4|inst10'
            Info: 4: + IC(0.236 ns) + CELL(0.787 ns) = 4.041 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = 'decadic_div:inst2|inst2'
            Info: 5: + IC(0.505 ns) + CELL(0.150 ns) = 4.696 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 4; COMB Node = 'decadic_div:inst2|inst10'
            Info: 6: + IC(0.224 ns) + CELL(0.787 ns) = 5.707 ns; Loc. = LCFF_X8_Y18_N11; Fanout = 3; REG Node = 'decadic_div:inst26|inst2'
            Info: 7: + IC(0.327 ns) + CELL(0.150 ns) = 6.184 ns; Loc. = LCCOMB_X8_Y18_N28; Fanout = 4; COMB Node = 'decadic_div:inst26|inst10'
            Info: 8: + IC(0.236 ns) + CELL(0.787 ns) = 7.207 ns; Loc. = LCFF_X8_Y18_N3; Fanout = 3; REG Node = 'decadic_div:inst57|inst2'
            Info: 9: + IC(0.490 ns) + CELL(0.150 ns) = 7.847 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 4; COMB Node = 'decadic_div:inst57|inst10'
            Info: 10: + IC(0.237 ns) + CELL(0.787 ns) = 8.871 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 3; REG Node = 'decadic_div:inst73|inst2'
            Info: 11: + IC(0.319 ns) + CELL(0.150 ns) = 9.340 ns; Loc. = LCCOMB_X9_Y18_N30; Fanout = 4; COMB Node = 'decadic_div:inst73|inst10'
            Info: 12: + IC(0.222 ns) + CELL(0.787 ns) = 10.349 ns; Loc. = LCFF_X9_Y18_N21; Fanout = 5; REG Node = 'decadic_div:inst74|inst'
            Info: 13: + IC(0.330 ns) + CELL(0.275 ns) = 10.954 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 4; COMB Node = 'decadic_div:inst74|inst10'
            Info: 14: + IC(0.410 ns) + CELL(0.787 ns) = 12.151 ns; Loc. = LCFF_X10_Y18_N31; Fanout = 3; REG Node = 'decadic_div:inst75|inst2'
            Info: 15: + IC(0.305 ns) + CELL(0.150 ns) = 12.606 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'decadic_div:inst75|inst10'
            Info: 16: + IC(1.222 ns) + CELL(0.000 ns) = 13.828 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'decadic_div:inst75|inst10~clkctrl'
            Info: 17: + IC(0.996 ns) + CELL(0.537 ns) = 15.361 ns; Loc. = LCFF_X33_Y8_N13; Fanout = 1; REG Node = 'inst97'
            Info: Total cell delay = 8.220 ns ( 53.51 % )
            Info: Total interconnect delay = 7.141 ns ( 46.49 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 17.565 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X7_Y18_N31; Fanout = 3; REG Node = 'decadic_div:inst4|inst3'
            Info: 3: + IC(0.472 ns) + CELL(0.398 ns) = 3.429 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 4; COMB Node = 'decadic_div:inst4|inst10'
            Info: 4: + IC(0.236 ns) + CELL(0.787 ns) = 4.452 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 4; REG Node = 'decadic_div:inst2|inst1'
            Info: 5: + IC(0.506 ns) + CELL(0.398 ns) = 5.356 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 4; COMB Node = 'decadic_div:inst2|inst10'
            Info: 6: + IC(0.224 ns) + CELL(0.787 ns) = 6.367 ns; Loc. = LCFF_X8_Y18_N31; Fanout = 4; REG Node = 'decadic_div:inst26|inst1'
            Info: 7: + IC(0.472 ns) + CELL(0.398 ns) = 7.237 ns; Loc. = LCCOMB_X8_Y18_N28; Fanout = 4; COMB Node = 'decadic_div:inst26|inst10'
            Info: 8: + IC(0.236 ns) + CELL(0.787 ns) = 8.260 ns; Loc. = LCFF_X8_Y18_N13; Fanout = 5; REG Node = 'decadic_div:inst57|inst'
            Info: 9: + IC(0.508 ns) + CELL(0.398 ns) = 9.166 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 4; COMB Node = 'decadic_div:inst57|inst10'
            Info: 10: + IC(0.237 ns) + CELL(0.787 ns) = 10.190 ns; Loc. = LCFF_X9_Y18_N13; Fanout = 5; REG Node = 'decadic_div:inst73|inst'
            Info: 11: + IC(0.347 ns) + CELL(0.398 ns) = 10.935 ns; Loc. = LCCOMB_X9_Y18_N30; Fanout = 4; COMB Node = 'decadic_div:inst73|inst10'
            Info: 12: + IC(0.222 ns) + CELL(0.787 ns) = 11.944 ns; Loc. = LCFF_X9_Y18_N23; Fanout = 3; REG Node = 'decadic_div:inst74|inst3'
            Info: 13: + IC(0.502 ns) + CELL(0.398 ns) = 12.844 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 4; COMB Node = 'decadic_div:inst74|inst10'
            Info: 14: + IC(0.410 ns) + CELL(0.787 ns) = 14.041 ns; Loc. = LCFF_X10_Y18_N11; Fanout = 4; REG Node = 'decadic_div:inst75|inst1'
            Info: 15: + IC(0.494 ns) + CELL(0.275 ns) = 14.810 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'decadic_div:inst75|inst10'
            Info: 16: + IC(1.222 ns) + CELL(0.000 ns) = 16.032 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'decadic_div:inst75|inst10~clkctrl'
            Info: 17: + IC(0.996 ns) + CELL(0.537 ns) = 17.565 ns; Loc. = LCFF_X33_Y8_N27; Fanout = 26; REG Node = 'counter:inst100|inst3'
            Info: Total cell delay = 9.708 ns ( 55.27 % )
            Info: Total interconnect delay = 7.857 ns ( 44.73 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 69 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter:inst100|inst4" and destination pin or register "counter:inst100|inst4" for clock "CLOCK_50" (Hold time is 1.813 ns)
    Info: + Largest clock skew is 2.204 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 17.565 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X7_Y18_N31; Fanout = 3; REG Node = 'decadic_div:inst4|inst3'
            Info: 3: + IC(0.472 ns) + CELL(0.398 ns) = 3.429 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 4; COMB Node = 'decadic_div:inst4|inst10'
            Info: 4: + IC(0.236 ns) + CELL(0.787 ns) = 4.452 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 4; REG Node = 'decadic_div:inst2|inst1'
            Info: 5: + IC(0.506 ns) + CELL(0.398 ns) = 5.356 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 4; COMB Node = 'decadic_div:inst2|inst10'
            Info: 6: + IC(0.224 ns) + CELL(0.787 ns) = 6.367 ns; Loc. = LCFF_X8_Y18_N31; Fanout = 4; REG Node = 'decadic_div:inst26|inst1'
            Info: 7: + IC(0.472 ns) + CELL(0.398 ns) = 7.237 ns; Loc. = LCCOMB_X8_Y18_N28; Fanout = 4; COMB Node = 'decadic_div:inst26|inst10'
            Info: 8: + IC(0.236 ns) + CELL(0.787 ns) = 8.260 ns; Loc. = LCFF_X8_Y18_N13; Fanout = 5; REG Node = 'decadic_div:inst57|inst'
            Info: 9: + IC(0.508 ns) + CELL(0.398 ns) = 9.166 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 4; COMB Node = 'decadic_div:inst57|inst10'
            Info: 10: + IC(0.237 ns) + CELL(0.787 ns) = 10.190 ns; Loc. = LCFF_X9_Y18_N13; Fanout = 5; REG Node = 'decadic_div:inst73|inst'
            Info: 11: + IC(0.347 ns) + CELL(0.398 ns) = 10.935 ns; Loc. = LCCOMB_X9_Y18_N30; Fanout = 4; COMB Node = 'decadic_div:inst73|inst10'
            Info: 12: + IC(0.222 ns) + CELL(0.787 ns) = 11.944 ns; Loc. = LCFF_X9_Y18_N23; Fanout = 3; REG Node = 'decadic_div:inst74|inst3'
            Info: 13: + IC(0.502 ns) + CELL(0.398 ns) = 12.844 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 4; COMB Node = 'decadic_div:inst74|inst10'
            Info: 14: + IC(0.410 ns) + CELL(0.787 ns) = 14.041 ns; Loc. = LCFF_X10_Y18_N11; Fanout = 4; REG Node = 'decadic_div:inst75|inst1'
            Info: 15: + IC(0.494 ns) + CELL(0.275 ns) = 14.810 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'decadic_div:inst75|inst10'
            Info: 16: + IC(1.222 ns) + CELL(0.000 ns) = 16.032 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'decadic_div:inst75|inst10~clkctrl'
            Info: 17: + IC(0.996 ns) + CELL(0.537 ns) = 17.565 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 22; REG Node = 'counter:inst100|inst4'
            Info: Total cell delay = 9.708 ns ( 55.27 % )
            Info: Total interconnect delay = 7.857 ns ( 44.73 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 15.361 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X7_Y18_N19; Fanout = 3; REG Node = 'decadic_div:inst4|inst2'
            Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 3.018 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 4; COMB Node = 'decadic_div:inst4|inst10'
            Info: 4: + IC(0.236 ns) + CELL(0.787 ns) = 4.041 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = 'decadic_div:inst2|inst2'
            Info: 5: + IC(0.505 ns) + CELL(0.150 ns) = 4.696 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 4; COMB Node = 'decadic_div:inst2|inst10'
            Info: 6: + IC(0.224 ns) + CELL(0.787 ns) = 5.707 ns; Loc. = LCFF_X8_Y18_N11; Fanout = 3; REG Node = 'decadic_div:inst26|inst2'
            Info: 7: + IC(0.327 ns) + CELL(0.150 ns) = 6.184 ns; Loc. = LCCOMB_X8_Y18_N28; Fanout = 4; COMB Node = 'decadic_div:inst26|inst10'
            Info: 8: + IC(0.236 ns) + CELL(0.787 ns) = 7.207 ns; Loc. = LCFF_X8_Y18_N3; Fanout = 3; REG Node = 'decadic_div:inst57|inst2'
            Info: 9: + IC(0.490 ns) + CELL(0.150 ns) = 7.847 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 4; COMB Node = 'decadic_div:inst57|inst10'
            Info: 10: + IC(0.237 ns) + CELL(0.787 ns) = 8.871 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 3; REG Node = 'decadic_div:inst73|inst2'
            Info: 11: + IC(0.319 ns) + CELL(0.150 ns) = 9.340 ns; Loc. = LCCOMB_X9_Y18_N30; Fanout = 4; COMB Node = 'decadic_div:inst73|inst10'
            Info: 12: + IC(0.222 ns) + CELL(0.787 ns) = 10.349 ns; Loc. = LCFF_X9_Y18_N21; Fanout = 5; REG Node = 'decadic_div:inst74|inst'
            Info: 13: + IC(0.330 ns) + CELL(0.275 ns) = 10.954 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 4; COMB Node = 'decadic_div:inst74|inst10'
            Info: 14: + IC(0.410 ns) + CELL(0.787 ns) = 12.151 ns; Loc. = LCFF_X10_Y18_N31; Fanout = 3; REG Node = 'decadic_div:inst75|inst2'
            Info: 15: + IC(0.305 ns) + CELL(0.150 ns) = 12.606 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'decadic_div:inst75|inst10'
            Info: 16: + IC(1.222 ns) + CELL(0.000 ns) = 13.828 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'decadic_div:inst75|inst10~clkctrl'
            Info: 17: + IC(0.996 ns) + CELL(0.537 ns) = 15.361 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 22; REG Node = 'counter:inst100|inst4'
            Info: Total cell delay = 8.220 ns ( 53.51 % )
            Info: Total interconnect delay = 7.141 ns ( 46.49 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 22; REG Node = 'counter:inst100|inst4'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 1; COMB Node = 'counter:inst100|inst4~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 22; REG Node = 'counter:inst100|inst4'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "inst97" (data pin = "SW[15]", clock pin = "CLOCK_50") is -4.640 ns
    Info: + Longest pin to register delay is 10.757 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 5; PIN Node = 'SW[15]'
        Info: 2: + IC(5.724 ns) + CELL(0.398 ns) = 6.954 ns; Loc. = LCCOMB_X34_Y8_N10; Fanout = 5; COMB Node = 'hi_sw:inst96|inst60~0'
        Info: 3: + IC(0.274 ns) + CELL(0.150 ns) = 7.378 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 4; COMB Node = 'hi_sw:inst96|inst78~1'
        Info: 4: + IC(0.472 ns) + CELL(0.150 ns) = 8.000 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'hi_sw:inst96|inst87~0'
        Info: 5: + IC(0.250 ns) + CELL(0.393 ns) = 8.643 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'hi_sw:inst96|inst87~1'
        Info: 6: + IC(0.472 ns) + CELL(0.438 ns) = 9.553 ns; Loc. = LCCOMB_X34_Y8_N22; Fanout = 1; COMB Node = 'inst55~0'
        Info: 7: + IC(0.243 ns) + CELL(0.150 ns) = 9.946 ns; Loc. = LCCOMB_X34_Y8_N26; Fanout = 1; COMB Node = 'inst55~1'
        Info: 8: + IC(0.452 ns) + CELL(0.275 ns) = 10.673 ns; Loc. = LCCOMB_X33_Y8_N12; Fanout = 1; COMB Node = 'inst55~11'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 10.757 ns; Loc. = LCFF_X33_Y8_N13; Fanout = 1; REG Node = 'inst97'
        Info: Total cell delay = 2.870 ns ( 26.68 % )
        Info: Total interconnect delay = 7.887 ns ( 73.32 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 15.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X7_Y18_N19; Fanout = 3; REG Node = 'decadic_div:inst4|inst2'
        Info: 3: + IC(0.309 ns) + CELL(0.150 ns) = 3.018 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 4; COMB Node = 'decadic_div:inst4|inst10'
        Info: 4: + IC(0.236 ns) + CELL(0.787 ns) = 4.041 ns; Loc. = LCFF_X7_Y18_N23; Fanout = 3; REG Node = 'decadic_div:inst2|inst2'
        Info: 5: + IC(0.505 ns) + CELL(0.150 ns) = 4.696 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 4; COMB Node = 'decadic_div:inst2|inst10'
        Info: 6: + IC(0.224 ns) + CELL(0.787 ns) = 5.707 ns; Loc. = LCFF_X8_Y18_N11; Fanout = 3; REG Node = 'decadic_div:inst26|inst2'
        Info: 7: + IC(0.327 ns) + CELL(0.150 ns) = 6.184 ns; Loc. = LCCOMB_X8_Y18_N28; Fanout = 4; COMB Node = 'decadic_div:inst26|inst10'
        Info: 8: + IC(0.236 ns) + CELL(0.787 ns) = 7.207 ns; Loc. = LCFF_X8_Y18_N3; Fanout = 3; REG Node = 'decadic_div:inst57|inst2'
        Info: 9: + IC(0.490 ns) + CELL(0.150 ns) = 7.847 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 4; COMB Node = 'decadic_div:inst57|inst10'
        Info: 10: + IC(0.237 ns) + CELL(0.787 ns) = 8.871 ns; Loc. = LCFF_X9_Y18_N7; Fanout = 3; REG Node = 'decadic_div:inst73|inst2'
        Info: 11: + IC(0.319 ns) + CELL(0.150 ns) = 9.340 ns; Loc. = LCCOMB_X9_Y18_N30; Fanout = 4; COMB Node = 'decadic_div:inst73|inst10'
        Info: 12: + IC(0.222 ns) + CELL(0.787 ns) = 10.349 ns; Loc. = LCFF_X9_Y18_N21; Fanout = 5; REG Node = 'decadic_div:inst74|inst'
        Info: 13: + IC(0.330 ns) + CELL(0.275 ns) = 10.954 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 4; COMB Node = 'decadic_div:inst74|inst10'
        Info: 14: + IC(0.410 ns) + CELL(0.787 ns) = 12.151 ns; Loc. = LCFF_X10_Y18_N31; Fanout = 3; REG Node = 'decadic_div:inst75|inst2'
        Info: 15: + IC(0.305 ns) + CELL(0.150 ns) = 12.606 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'decadic_div:inst75|inst10'
        Info: 16: + IC(1.222 ns) + CELL(0.000 ns) = 13.828 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'decadic_div:inst75|inst10~clkctrl'
        Info: 17: + IC(0.996 ns) + CELL(0.537 ns) = 15.361 ns; Loc. = LCFF_X33_Y8_N13; Fanout = 1; REG Node = 'inst97'
        Info: Total cell delay = 8.220 ns ( 53.51 % )
        Info: Total interconnect delay = 7.141 ns ( 46.49 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDR[0]" through register "counter:inst100|inst4" is 24.758 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 17.565 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X7_Y18_N31; Fanout = 3; REG Node = 'decadic_div:inst4|inst3'
        Info: 3: + IC(0.472 ns) + CELL(0.398 ns) = 3.429 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 4; COMB Node = 'decadic_div:inst4|inst10'
        Info: 4: + IC(0.236 ns) + CELL(0.787 ns) = 4.452 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 4; REG Node = 'decadic_div:inst2|inst1'
        Info: 5: + IC(0.506 ns) + CELL(0.398 ns) = 5.356 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 4; COMB Node = 'decadic_div:inst2|inst10'
        Info: 6: + IC(0.224 ns) + CELL(0.787 ns) = 6.367 ns; Loc. = LCFF_X8_Y18_N31; Fanout = 4; REG Node = 'decadic_div:inst26|inst1'
        Info: 7: + IC(0.472 ns) + CELL(0.398 ns) = 7.237 ns; Loc. = LCCOMB_X8_Y18_N28; Fanout = 4; COMB Node = 'decadic_div:inst26|inst10'
        Info: 8: + IC(0.236 ns) + CELL(0.787 ns) = 8.260 ns; Loc. = LCFF_X8_Y18_N13; Fanout = 5; REG Node = 'decadic_div:inst57|inst'
        Info: 9: + IC(0.508 ns) + CELL(0.398 ns) = 9.166 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 4; COMB Node = 'decadic_div:inst57|inst10'
        Info: 10: + IC(0.237 ns) + CELL(0.787 ns) = 10.190 ns; Loc. = LCFF_X9_Y18_N13; Fanout = 5; REG Node = 'decadic_div:inst73|inst'
        Info: 11: + IC(0.347 ns) + CELL(0.398 ns) = 10.935 ns; Loc. = LCCOMB_X9_Y18_N30; Fanout = 4; COMB Node = 'decadic_div:inst73|inst10'
        Info: 12: + IC(0.222 ns) + CELL(0.787 ns) = 11.944 ns; Loc. = LCFF_X9_Y18_N23; Fanout = 3; REG Node = 'decadic_div:inst74|inst3'
        Info: 13: + IC(0.502 ns) + CELL(0.398 ns) = 12.844 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 4; COMB Node = 'decadic_div:inst74|inst10'
        Info: 14: + IC(0.410 ns) + CELL(0.787 ns) = 14.041 ns; Loc. = LCFF_X10_Y18_N11; Fanout = 4; REG Node = 'decadic_div:inst75|inst1'
        Info: 15: + IC(0.494 ns) + CELL(0.275 ns) = 14.810 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'decadic_div:inst75|inst10'
        Info: 16: + IC(1.222 ns) + CELL(0.000 ns) = 16.032 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'decadic_div:inst75|inst10~clkctrl'
        Info: 17: + IC(0.996 ns) + CELL(0.537 ns) = 17.565 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 22; REG Node = 'counter:inst100|inst4'
        Info: Total cell delay = 9.708 ns ( 55.27 % )
        Info: Total interconnect delay = 7.857 ns ( 44.73 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.943 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N17; Fanout = 22; REG Node = 'counter:inst100|inst4'
        Info: 2: + IC(1.688 ns) + CELL(0.150 ns) = 1.838 ns; Loc. = LCCOMB_X36_Y1_N14; Fanout = 1; COMB Node = '74154:inst7|32~15'
        Info: 3: + IC(2.287 ns) + CELL(2.818 ns) = 6.943 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR[0]'
        Info: Total cell delay = 2.968 ns ( 42.75 % )
        Info: Total interconnect delay = 3.975 ns ( 57.25 % )
Info: th for register "inst97" (data pin = "SW[6]", clock pin = "CLOCK_50") is 14.032 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 17.565 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X7_Y18_N31; Fanout = 3; REG Node = 'decadic_div:inst4|inst3'
        Info: 3: + IC(0.472 ns) + CELL(0.398 ns) = 3.429 ns; Loc. = LCCOMB_X7_Y18_N24; Fanout = 4; COMB Node = 'decadic_div:inst4|inst10'
        Info: 4: + IC(0.236 ns) + CELL(0.787 ns) = 4.452 ns; Loc. = LCFF_X7_Y18_N13; Fanout = 4; REG Node = 'decadic_div:inst2|inst1'
        Info: 5: + IC(0.506 ns) + CELL(0.398 ns) = 5.356 ns; Loc. = LCCOMB_X8_Y18_N14; Fanout = 4; COMB Node = 'decadic_div:inst2|inst10'
        Info: 6: + IC(0.224 ns) + CELL(0.787 ns) = 6.367 ns; Loc. = LCFF_X8_Y18_N31; Fanout = 4; REG Node = 'decadic_div:inst26|inst1'
        Info: 7: + IC(0.472 ns) + CELL(0.398 ns) = 7.237 ns; Loc. = LCCOMB_X8_Y18_N28; Fanout = 4; COMB Node = 'decadic_div:inst26|inst10'
        Info: 8: + IC(0.236 ns) + CELL(0.787 ns) = 8.260 ns; Loc. = LCFF_X8_Y18_N13; Fanout = 5; REG Node = 'decadic_div:inst57|inst'
        Info: 9: + IC(0.508 ns) + CELL(0.398 ns) = 9.166 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 4; COMB Node = 'decadic_div:inst57|inst10'
        Info: 10: + IC(0.237 ns) + CELL(0.787 ns) = 10.190 ns; Loc. = LCFF_X9_Y18_N13; Fanout = 5; REG Node = 'decadic_div:inst73|inst'
        Info: 11: + IC(0.347 ns) + CELL(0.398 ns) = 10.935 ns; Loc. = LCCOMB_X9_Y18_N30; Fanout = 4; COMB Node = 'decadic_div:inst73|inst10'
        Info: 12: + IC(0.222 ns) + CELL(0.787 ns) = 11.944 ns; Loc. = LCFF_X9_Y18_N23; Fanout = 3; REG Node = 'decadic_div:inst74|inst3'
        Info: 13: + IC(0.502 ns) + CELL(0.398 ns) = 12.844 ns; Loc. = LCCOMB_X9_Y18_N18; Fanout = 4; COMB Node = 'decadic_div:inst74|inst10'
        Info: 14: + IC(0.410 ns) + CELL(0.787 ns) = 14.041 ns; Loc. = LCFF_X10_Y18_N11; Fanout = 4; REG Node = 'decadic_div:inst75|inst1'
        Info: 15: + IC(0.494 ns) + CELL(0.275 ns) = 14.810 ns; Loc. = LCCOMB_X10_Y18_N8; Fanout = 2; COMB Node = 'decadic_div:inst75|inst10'
        Info: 16: + IC(1.222 ns) + CELL(0.000 ns) = 16.032 ns; Loc. = CLKCTRL_G2; Fanout = 5; COMB Node = 'decadic_div:inst75|inst10~clkctrl'
        Info: 17: + IC(0.996 ns) + CELL(0.537 ns) = 17.565 ns; Loc. = LCFF_X33_Y8_N13; Fanout = 1; REG Node = 'inst97'
        Info: Total cell delay = 9.708 ns ( 55.27 % )
        Info: Total interconnect delay = 7.857 ns ( 44.73 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.799 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 2; PIN Node = 'SW[6]'
        Info: 2: + IC(1.007 ns) + CELL(0.275 ns) = 2.271 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 1; COMB Node = 'hi_sw:inst96|inst75~0'
        Info: 3: + IC(0.280 ns) + CELL(0.437 ns) = 2.988 ns; Loc. = LCCOMB_X34_Y8_N26; Fanout = 1; COMB Node = 'inst55~1'
        Info: 4: + IC(0.452 ns) + CELL(0.275 ns) = 3.715 ns; Loc. = LCCOMB_X33_Y8_N12; Fanout = 1; COMB Node = 'inst55~11'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.799 ns; Loc. = LCFF_X33_Y8_N13; Fanout = 1; REG Node = 'inst97'
        Info: Total cell delay = 2.060 ns ( 54.22 % )
        Info: Total interconnect delay = 1.739 ns ( 45.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 141 megabytes
    Info: Processing ended: Tue Oct 25 18:04:10 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:00


