-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlator_correlator_Pipeline_Process_Frame_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    din_data_0_TVALID : IN STD_LOGIC;
    din_data_1_TVALID : IN STD_LOGIC;
    din_data_2_TVALID : IN STD_LOGIC;
    din_data_3_TVALID : IN STD_LOGIC;
    zext_ln76 : IN STD_LOGIC_VECTOR (10 downto 0);
    din_data_0_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    din_data_0_TREADY : OUT STD_LOGIC;
    din_data_1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    din_data_1_TREADY : OUT STD_LOGIC;
    din_data_2_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    din_data_2_TREADY : OUT STD_LOGIC;
    din_data_3_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    din_data_3_TREADY : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1 : OUT STD_LOGIC;
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_d1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of correlator_correlator_Pipeline_Process_Frame_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln59_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal din_data_0_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal din_data_1_TDATA_blk_n : STD_LOGIC;
    signal din_data_2_TDATA_blk_n : STD_LOGIC;
    signal din_data_3_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln76_fu_420_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln76_reg_881 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln76_reg_881_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal i_2_reg_886 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_2_reg_886_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal q_fu_436_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_reg_898 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_reg_898_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal i_3_reg_910 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_3_reg_910_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal q_1_fu_450_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_4_reg_933 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_4_reg_933_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal q_2_fu_464_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_2_reg_945 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_5_reg_956 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_5_reg_956_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal q_3_fu_478_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal q_3_reg_968 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln699_1_fu_487_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln699_1_reg_978 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln699_2_fu_492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln699_2_reg_984 : STD_LOGIC_VECTOR (15 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081 : STD_LOGIC_VECTOR (10 downto 0);
    signal correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln389_fu_516_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_2_fu_520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_4_fu_524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_6_fu_528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_8_fu_532_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_11_fu_536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_12_fu_540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_14_fu_544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_16_fu_548_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_18_fu_552_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_20_fu_556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_22_fu_560_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_24_fu_564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_26_fu_568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_28_fu_572_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln389_30_fu_576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal this_0_0_i_fu_583_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i_reg_1167 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i129_fu_592_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i129_reg_1172 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i142_fu_601_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i142_reg_1177 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i155_fu_610_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i155_reg_1182 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i168_fu_619_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i168_reg_1187 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i170_fu_628_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i170_reg_1192 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i182_fu_637_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i182_reg_1197 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i184_fu_646_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i184_reg_1202 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i196_fu_655_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i196_reg_1207 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i198_fu_664_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i198_reg_1212 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i210_fu_673_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i210_reg_1217 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i212_fu_682_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i212_reg_1222 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i224_fu_691_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i224_reg_1227 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i226_fu_700_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i226_reg_1232 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i238_fu_709_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_0_0_i238_reg_1237 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i240_fu_718_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal this_1_0_i240_reg_1242 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_1_fu_497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_94 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln59_fu_414_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_735_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i_fu_580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_744_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i128_fu_589_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_753_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i141_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_762_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i154_fu_607_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_771_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i167_fu_616_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_724_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i2_i169_fu_625_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_780_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i181_fu_634_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_789_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i2_i183_fu_643_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_798_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i195_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_807_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i2_i197_fu_661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_816_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i209_fu_670_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_825_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i2_i211_fu_679_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_834_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i223_fu_688_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_843_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i2_i225_fu_697_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_852_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i_i237_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_861_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_i2_i239_fu_715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_724_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_789_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_807_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_825_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_843_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_861_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_724_ce : STD_LOGIC;
    signal grp_fu_735_ce : STD_LOGIC;
    signal grp_fu_744_ce : STD_LOGIC;
    signal grp_fu_753_ce : STD_LOGIC;
    signal grp_fu_762_ce : STD_LOGIC;
    signal grp_fu_771_ce : STD_LOGIC;
    signal grp_fu_780_ce : STD_LOGIC;
    signal grp_fu_789_ce : STD_LOGIC;
    signal grp_fu_798_ce : STD_LOGIC;
    signal grp_fu_807_ce : STD_LOGIC;
    signal grp_fu_816_ce : STD_LOGIC;
    signal grp_fu_825_ce : STD_LOGIC;
    signal grp_fu_834_ce : STD_LOGIC;
    signal grp_fu_843_ce : STD_LOGIC;
    signal grp_fu_852_ce : STD_LOGIC;
    signal grp_fu_861_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component correlator_mul_16s_16s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component correlator_ama_submuladd_1ns_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component correlator_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component correlator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_16s_16_1_1_U21 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_2_reg_886_pp0_iter1_reg,
        din1 => i_2_reg_886_pp0_iter1_reg,
        dout => mul_ln389_fu_516_p2);

    mul_16s_16s_16_1_1_U22 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_3_reg_910_pp0_iter1_reg,
        din1 => i_3_reg_910_pp0_iter1_reg,
        dout => mul_ln389_2_fu_520_p2);

    mul_16s_16s_16_1_1_U23 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_4_reg_933_pp0_iter1_reg,
        din1 => i_4_reg_933_pp0_iter1_reg,
        dout => mul_ln389_4_fu_524_p2);

    mul_16s_16s_16_1_1_U24 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_5_reg_956_pp0_iter1_reg,
        din1 => i_5_reg_956_pp0_iter1_reg,
        dout => mul_ln389_6_fu_528_p2);

    mul_16s_16s_16_1_1_U25 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_3_reg_910_pp0_iter1_reg,
        din1 => i_2_reg_886_pp0_iter1_reg,
        dout => mul_ln389_8_fu_532_p2);

    mul_16s_16s_16_1_1_U26 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_3_reg_910_pp0_iter1_reg,
        din1 => q_reg_898_pp0_iter1_reg,
        dout => mul_ln389_11_fu_536_p2);

    mul_16s_16s_16_1_1_U27 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_4_reg_933_pp0_iter1_reg,
        din1 => i_2_reg_886_pp0_iter1_reg,
        dout => mul_ln389_12_fu_540_p2);

    mul_16s_16s_16_1_1_U28 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_2_reg_886_pp0_iter1_reg,
        din1 => sub_ln699_1_reg_978,
        dout => mul_ln389_14_fu_544_p2);

    mul_16s_16s_16_1_1_U29 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_5_reg_956_pp0_iter1_reg,
        din1 => i_2_reg_886_pp0_iter1_reg,
        dout => mul_ln389_16_fu_548_p2);

    mul_16s_16s_16_1_1_U30 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_2_reg_886_pp0_iter1_reg,
        din1 => sub_ln699_2_reg_984,
        dout => mul_ln389_18_fu_552_p2);

    mul_16s_16s_16_1_1_U31 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_4_reg_933_pp0_iter1_reg,
        din1 => i_3_reg_910_pp0_iter1_reg,
        dout => mul_ln389_20_fu_556_p2);

    mul_16s_16s_16_1_1_U32 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_3_reg_910_pp0_iter1_reg,
        din1 => sub_ln699_1_reg_978,
        dout => mul_ln389_22_fu_560_p2);

    mul_16s_16s_16_1_1_U33 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_5_reg_956_pp0_iter1_reg,
        din1 => i_3_reg_910_pp0_iter1_reg,
        dout => mul_ln389_24_fu_564_p2);

    mul_16s_16s_16_1_1_U34 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_3_reg_910_pp0_iter1_reg,
        din1 => sub_ln699_2_reg_984,
        dout => mul_ln389_26_fu_568_p2);

    mul_16s_16s_16_1_1_U35 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_5_reg_956_pp0_iter1_reg,
        din1 => i_4_reg_933_pp0_iter1_reg,
        dout => mul_ln389_28_fu_572_p2);

    mul_16s_16s_16_1_1_U36 : component correlator_mul_16s_16s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => i_4_reg_933_pp0_iter1_reg,
        din1 => sub_ln699_2_reg_984,
        dout => mul_ln389_30_fu_576_p2);

    ama_submuladd_1ns_16s_16s_16ns_16_4_1_U37 : component correlator_ama_submuladd_1ns_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_724_p0,
        din1 => q_1_fu_450_p1,
        din2 => grp_fu_724_p2,
        din3 => mul_ln389_11_fu_536_p2,
        ce => grp_fu_724_ce,
        dout => grp_fu_724_p4);

    mac_muladd_16s_16s_16ns_16_4_1_U38 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_fu_436_p1,
        din1 => q_fu_436_p1,
        din2 => mul_ln389_fu_516_p2,
        ce => grp_fu_735_ce,
        dout => grp_fu_735_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U39 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_1_fu_450_p1,
        din1 => q_1_fu_450_p1,
        din2 => mul_ln389_2_fu_520_p2,
        ce => grp_fu_744_ce,
        dout => grp_fu_744_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U40 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_2_fu_464_p1,
        din1 => q_2_fu_464_p1,
        din2 => mul_ln389_4_fu_524_p2,
        ce => grp_fu_753_ce,
        dout => grp_fu_753_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U41 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_3_fu_478_p1,
        din1 => q_3_fu_478_p1,
        din2 => mul_ln389_6_fu_528_p2,
        ce => grp_fu_762_ce,
        dout => grp_fu_762_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U42 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_fu_436_p1,
        din1 => q_1_fu_450_p1,
        din2 => mul_ln389_8_fu_532_p2,
        ce => grp_fu_771_ce,
        dout => grp_fu_771_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U43 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_fu_436_p1,
        din1 => q_2_fu_464_p1,
        din2 => mul_ln389_12_fu_540_p2,
        ce => grp_fu_780_ce,
        dout => grp_fu_780_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U44 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_789_p0,
        din1 => q_fu_436_p1,
        din2 => mul_ln389_14_fu_544_p2,
        ce => grp_fu_789_ce,
        dout => grp_fu_789_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U45 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_fu_436_p1,
        din1 => q_3_fu_478_p1,
        din2 => mul_ln389_16_fu_548_p2,
        ce => grp_fu_798_ce,
        dout => grp_fu_798_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U46 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_807_p0,
        din1 => q_fu_436_p1,
        din2 => mul_ln389_18_fu_552_p2,
        ce => grp_fu_807_ce,
        dout => grp_fu_807_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U47 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_1_fu_450_p1,
        din1 => q_2_fu_464_p1,
        din2 => mul_ln389_20_fu_556_p2,
        ce => grp_fu_816_ce,
        dout => grp_fu_816_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U48 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_825_p0,
        din1 => q_1_fu_450_p1,
        din2 => mul_ln389_22_fu_560_p2,
        ce => grp_fu_825_ce,
        dout => grp_fu_825_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U49 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_1_fu_450_p1,
        din1 => q_3_fu_478_p1,
        din2 => mul_ln389_24_fu_564_p2,
        ce => grp_fu_834_ce,
        dout => grp_fu_834_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U50 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_843_p0,
        din1 => q_1_fu_450_p1,
        din2 => mul_ln389_26_fu_568_p2,
        ce => grp_fu_843_ce,
        dout => grp_fu_843_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U51 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => q_2_fu_464_p1,
        din1 => q_3_fu_478_p1,
        din2 => mul_ln389_28_fu_572_p2,
        ce => grp_fu_852_ce,
        dout => grp_fu_852_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U52 : component correlator_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_861_p0,
        din1 => q_2_fu_464_p1,
        din2 => mul_ln389_30_fu_576_p2,
        ce => grp_fu_861_ce,
        dout => grp_fu_861_p3);

    flow_control_loop_pipe_sequential_init_U : component correlator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    i_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    i_fu_94 <= add_ln59_fu_414_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_94 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln76_reg_881 <= add_ln76_fu_420_p2;
                add_ln76_reg_881_pp0_iter1_reg <= add_ln76_reg_881;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_2_reg_886 <= din_data_0_TDATA(31 downto 16);
                i_2_reg_886_pp0_iter1_reg <= i_2_reg_886;
                i_3_reg_910 <= din_data_1_TDATA(31 downto 16);
                i_3_reg_910_pp0_iter1_reg <= i_3_reg_910;
                i_4_reg_933 <= din_data_2_TDATA(31 downto 16);
                i_4_reg_933_pp0_iter1_reg <= i_4_reg_933;
                i_5_reg_956 <= din_data_3_TDATA(31 downto 16);
                i_5_reg_956_pp0_iter1_reg <= i_5_reg_956;
                q_2_reg_945 <= q_2_fu_464_p1;
                q_3_reg_968 <= q_3_fu_478_p1;
                q_reg_898 <= q_fu_436_p1;
                q_reg_898_pp0_iter1_reg <= q_reg_898;
                sub_ln699_1_reg_978 <= sub_ln699_1_fu_487_p2;
                sub_ln699_2_reg_984 <= sub_ln699_2_fu_492_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075;
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
                correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081_pp0_iter3_reg <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081;
                this_0_0_i129_reg_1172 <= this_0_0_i129_fu_592_p2;
                this_0_0_i142_reg_1177 <= this_0_0_i142_fu_601_p2;
                this_0_0_i155_reg_1182 <= this_0_0_i155_fu_610_p2;
                this_0_0_i168_reg_1187 <= this_0_0_i168_fu_619_p2;
                this_0_0_i182_reg_1197 <= this_0_0_i182_fu_637_p2;
                this_0_0_i196_reg_1207 <= this_0_0_i196_fu_655_p2;
                this_0_0_i210_reg_1217 <= this_0_0_i210_fu_673_p2;
                this_0_0_i224_reg_1227 <= this_0_0_i224_fu_691_p2;
                this_0_0_i238_reg_1237 <= this_0_0_i238_fu_709_p2;
                this_0_0_i_reg_1167 <= this_0_0_i_fu_583_p2;
                this_1_0_i170_reg_1192 <= this_1_0_i170_fu_628_p2;
                this_1_0_i184_reg_1202 <= this_1_0_i184_fu_646_p2;
                this_1_0_i198_reg_1212 <= this_1_0_i198_fu_664_p2;
                this_1_0_i212_reg_1222 <= this_1_0_i212_fu_682_p2;
                this_1_0_i226_reg_1232 <= this_1_0_i226_fu_700_p2;
                this_1_0_i240_reg_1242 <= this_1_0_i240_fu_718_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln59_fu_414_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv11_1));
    add_ln76_fu_420_p2 <= std_logic_vector(unsigned(zext_ln76) + unsigned(ap_sig_allocacmp_i_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(din_data_0_TVALID, icmp_ln59_fu_408_p2, din_data_1_TVALID, din_data_2_TVALID, din_data_3_TVALID)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (((din_data_3_TVALID = ap_const_logic_0) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0)) or ((din_data_2_TVALID = ap_const_logic_0) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0)) or ((din_data_1_TVALID = ap_const_logic_0) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0)) or ((icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (din_data_0_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln59_fu_408_p2, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln59_fu_408_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_94, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_94;
        end if; 
    end process;

        conv_i2_i169_fu_625_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_724_p4),64));

        conv_i2_i183_fu_643_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_789_p3),64));

        conv_i2_i197_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_807_p3),64));

        conv_i2_i211_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_825_p3),64));

        conv_i2_i225_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_843_p3),64));

        conv_i2_i239_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_861_p3),64));

        conv_i_i128_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_744_p3),64));

        conv_i_i141_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_753_p3),64));

        conv_i_i154_fu_607_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_762_p3),64));

        conv_i_i167_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_771_p3),64));

        conv_i_i181_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_780_p3),64));

        conv_i_i195_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_798_p3),64));

        conv_i_i209_fu_670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_816_p3),64));

        conv_i_i223_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_834_p3),64));

        conv_i_i237_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_852_p3),64));

        conv_i_i_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_735_p3),64));

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_45_reg_1021_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_d1 <= this_1_0_i212_reg_1222;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_44_reg_1015_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_d1 <= this_1_0_i198_reg_1212;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_43_reg_1009_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_d1 <= this_1_0_i184_reg_1202;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_42_reg_1003_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_d1 <= this_1_0_i170_reg_1192;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_41_reg_997_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_d1 <= this_0_0_i129_reg_1172;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_40_reg_991_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_d1 <= this_0_0_i_reg_1167;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_54_reg_1075_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_d1 <= this_0_0_i224_reg_1227;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_53_reg_1069_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_d1 <= this_0_0_i210_reg_1217;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_52_reg_1063_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_d1 <= this_0_0_i196_reg_1207;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_51_reg_1057_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_d1 <= this_0_0_i182_reg_1197;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_50_reg_1051_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_d1 <= this_0_0_i168_reg_1187;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_49_reg_1045_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_d1 <= this_0_0_i155_reg_1182;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_48_reg_1039_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_d1 <= this_0_0_i142_reg_1177;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_47_reg_1033_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_d1 <= this_1_0_i240_reg_1242;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_46_reg_1027_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_d1 <= this_1_0_i226_reg_1232;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address0 <= zext_ln76_1_fu_497_p1(11 - 1 downto 0);
    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_address1 <= correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_55_reg_1081_pp0_iter3_reg;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_d1 <= this_0_0_i238_reg_1237;

    correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1 <= ap_const_logic_1;
        else 
            correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_we1 <= ap_const_logic_0;
        end if; 
    end process;


    din_data_0_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, din_data_0_TVALID, icmp_ln59_fu_408_p2, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_data_0_TDATA_blk_n <= din_data_0_TVALID;
        else 
            din_data_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_data_0_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln59_fu_408_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_data_0_TREADY <= ap_const_logic_1;
        else 
            din_data_0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    din_data_1_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln59_fu_408_p2, din_data_1_TVALID, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_data_1_TDATA_blk_n <= din_data_1_TVALID;
        else 
            din_data_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_data_1_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln59_fu_408_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_data_1_TREADY <= ap_const_logic_1;
        else 
            din_data_1_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    din_data_2_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln59_fu_408_p2, din_data_2_TVALID, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_data_2_TDATA_blk_n <= din_data_2_TVALID;
        else 
            din_data_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_data_2_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln59_fu_408_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_data_2_TREADY <= ap_const_logic_1;
        else 
            din_data_2_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    din_data_3_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln59_fu_408_p2, din_data_3_TVALID, ap_block_pp0_stage0, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_data_3_TDATA_blk_n <= din_data_3_TVALID;
        else 
            din_data_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    din_data_3_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln59_fu_408_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln59_fu_408_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            din_data_3_TREADY <= ap_const_logic_1;
        else 
            din_data_3_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_724_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_724_ce <= ap_const_logic_1;
        else 
            grp_fu_724_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_724_p0 <= ap_const_lv16_0(1 - 1 downto 0);
    grp_fu_724_p2 <= din_data_0_TDATA(31 downto 16);

    grp_fu_735_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_735_ce <= ap_const_logic_1;
        else 
            grp_fu_735_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_744_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_744_ce <= ap_const_logic_1;
        else 
            grp_fu_744_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_753_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_753_ce <= ap_const_logic_1;
        else 
            grp_fu_753_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_762_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_762_ce <= ap_const_logic_1;
        else 
            grp_fu_762_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_771_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_771_ce <= ap_const_logic_1;
        else 
            grp_fu_771_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_780_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_780_ce <= ap_const_logic_1;
        else 
            grp_fu_780_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_789_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_789_ce <= ap_const_logic_1;
        else 
            grp_fu_789_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_789_p0 <= din_data_2_TDATA(31 downto 16);

    grp_fu_798_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_798_ce <= ap_const_logic_1;
        else 
            grp_fu_798_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_807_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_807_ce <= ap_const_logic_1;
        else 
            grp_fu_807_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_807_p0 <= din_data_3_TDATA(31 downto 16);

    grp_fu_816_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_816_ce <= ap_const_logic_1;
        else 
            grp_fu_816_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_825_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_825_ce <= ap_const_logic_1;
        else 
            grp_fu_825_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_825_p0 <= din_data_2_TDATA(31 downto 16);

    grp_fu_834_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_834_ce <= ap_const_logic_1;
        else 
            grp_fu_834_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_843_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_843_ce <= ap_const_logic_1;
        else 
            grp_fu_843_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_843_p0 <= din_data_3_TDATA(31 downto 16);

    grp_fu_852_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_852_ce <= ap_const_logic_1;
        else 
            grp_fu_852_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_861_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_861_ce <= ap_const_logic_1;
        else 
            grp_fu_861_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_861_p0 <= din_data_3_TDATA(31 downto 16);
    icmp_ln59_fu_408_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv11_400) else "0";
    q_1_fu_450_p1 <= din_data_1_TDATA(16 - 1 downto 0);
    q_2_fu_464_p1 <= din_data_2_TDATA(16 - 1 downto 0);
    q_3_fu_478_p1 <= din_data_3_TDATA(16 - 1 downto 0);
    q_fu_436_p1 <= din_data_0_TDATA(16 - 1 downto 0);
    sub_ln699_1_fu_487_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(q_2_reg_945));
    sub_ln699_2_fu_492_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(q_3_reg_968));
    this_0_0_i129_fu_592_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_18_q0) + unsigned(conv_i_i128_fu_589_p1));
    this_0_0_i142_fu_601_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_7_q0) + unsigned(conv_i_i141_fu_598_p1));
    this_0_0_i155_fu_610_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_6_q0) + unsigned(conv_i_i154_fu_607_p1));
    this_0_0_i168_fu_619_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_5_q0) + unsigned(conv_i_i167_fu_616_p1));
    this_0_0_i182_fu_637_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_4_q0) + unsigned(conv_i_i181_fu_634_p1));
    this_0_0_i196_fu_655_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_3_q0) + unsigned(conv_i_i195_fu_652_p1));
    this_0_0_i210_fu_673_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_2_q0) + unsigned(conv_i_i209_fu_670_p1));
    this_0_0_i224_fu_691_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_1_q0) + unsigned(conv_i_i223_fu_688_p1));
    this_0_0_i238_fu_709_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_q0) + unsigned(conv_i_i237_fu_706_p1));
    this_0_0_i_fu_583_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_19_q0) + unsigned(conv_i_i_fu_580_p1));
    this_1_0_i170_fu_628_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_13_q0) + unsigned(conv_i2_i169_fu_625_p1));
    this_1_0_i184_fu_646_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_12_q0) + unsigned(conv_i2_i183_fu_643_p1));
    this_1_0_i198_fu_664_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_11_q0) + unsigned(conv_i2_i197_fu_661_p1));
    this_1_0_i212_fu_682_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_10_q0) + unsigned(conv_i2_i211_fu_679_p1));
    this_1_0_i226_fu_700_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_9_q0) + unsigned(conv_i2_i225_fu_697_p1));
    this_1_0_i240_fu_718_p2 <= std_logic_vector(unsigned(correlator_stream_stream_stream_stream_stream_stream_stream_stream_strea_8_q0) + unsigned(conv_i2_i239_fu_715_p1));
    zext_ln76_1_fu_497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln76_reg_881_pp0_iter1_reg),64));
end behav;
