<h1 align="center"> ğŸš€ VSD Hardware Design Program â€“ My Silicon Diary </h1>  

<p align="center">
  <em>â€œFrom zero to silicon â€” documenting my chip design journey step by stepâ€</em>  
</p>  

---

## ğŸŒŸ About This Repo  

Welcome to my **Silicon Diary** ğŸ“– â€” a repository where I record my **daily progress** in the  
**VSD Hardware Design Program (HDP)**.  

This repo is not just a collection of notes â€” itâ€™s a **story of learning**:  
from writing **C models â†’ RTL design â†’ SoC integration â†’ Physical Design (RTL2GDS)** â†’ to a **tape-out ready chip** ğŸ–¥ï¸âš¡.  

---

## ğŸ“‚ Repository Structure  

âœ”ï¸ **Daily Folders** â€“ (`Day0`, `Day1`, â€¦) â†’ Each contains tasks, explanations & results.  
âœ”ï¸ **README.md** â€“ Inside every Day folder with detailed notes & learnings.  
âœ”ï¸ **Images/** â€“ Screenshots, diagrams, logs for visual clarity.  
âœ”ï¸ **Skills in Action** â€“ Linux, Verilog, SoC Design, RTL2GDS Flow, Open-Source Tools.  

---

## ğŸ“… Daily Progress Tracker  

| Week | Topics Covered | Link |
|-----|----------------|------|
| 0   | ğŸ› ï¸ Tools Installation & Environment Setup | [Day0](Day0/README.md) |
| 1   |  ğŸš€ RTL Design & Synthesis Workshop â€” Sky130 Edition | [Week1](Week1/Readme.md)|
| 2 |  Week 2 â€” BabySoC Fundamentals & Functional Modelling| [Week2](Week1/Readme.md) |
*(This tracker will keep growing as my journey continues âœ…)*  

---

## ğŸ› ï¸ Tools & Technologies  

- **Languages**: `C`, `Verilog`  
- **EDA Tools**: `Yosys`, `Icarus Verilog`, `GTKWave`, `NGSpice`, `Magic VLSI`, `OpenLane`  
- **Platforms**: `Ubuntu/Linux`, `GitHub`  
- **Workflows**: `RTL Design â†’ Synthesis â†’ SoC Integration â†’ Physical Design (RTL2GDS)`  

---

## ğŸ¯ Learning Goals  

- ğŸ§  Master the **end-to-end VLSI design flow** (RTL â†’ GDSII).  
- ğŸ› ï¸ Gain **hands-on experience** with open-source chip design tools.  
- ğŸ”¬ Strengthen my fundamentals in **chip design & verification**.  
- ğŸ“ Build a **clean, professional, and reviewer-friendly repo** to track progress.  

---

## ğŸ“Š Repo Insights  

<p align="center">
  <img src="https://img.shields.io/github/last-commit/Jaynandan-Kushwaha/silicon-diary" alt="Last Commit" />
  <img src="https://img.shields.io/github/repo-size/Jaynandan-Kushwaha/silicon-diary" alt="Repo Size" />
  <img src="https://img.shields.io/github/stars/Jaynandan-Kushwaha/silicon-diary?style=social" alt="Stars" />
</p>  

---

## ğŸ™ Acknowledgements  

ğŸ’¡ This journey wouldnâ€™t be possible without the guidance, support, and inspiration from:  

- **Kunal Ghosh** â€“ for creating the VSD program and guiding thousands of learners.  
- **Mentors** â€“ for their valuable feedback and encouragement.  
- **Peers & the Open-Source EDA Community** â€“ for sharing knowledge and building tools like Sky130, Yosys, OpenLane.  

A heartfelt **thank you** to all who make open-source chip design accessible ğŸŒğŸ’™.  

---

## ğŸ’¡ How to Navigate  

1. Open the `DayX` folders ğŸ“‚.  
2. Check the `README.md` inside for **tasks, notes, and results**.  
3. Follow my progress as I move from **Day0 â†’ Tape-out ready chip** ğŸš€.  

---

<h3 align="center"> âœ¨ This repo is more than notes â€” itâ€™s my <strong>story of becoming a chip designer</strong>. âœ¨ </h3>  

