<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="../../CSS/header_footer.css">
    <link rel="stylesheet" href="../../CSS/syllabus_subjects.css">
    <title> Computer Architecture Syllabus</title>
</head>
<body>
    <!-- THis part contains the FOOTER of the page -->
    <!-- COPY AND PASE THE PROVIDED CODE OF THE HEADER HEERE -->
    
    <!-- The header of the page -->
    <script
    src="https://code.jquery.com/jquery-3.3.1.js"
    integrity="sha256-2Kok7MbOyxpgUVvAk/HJ2jigOSYS2auK4Pfzbm7uH60="
    crossorigin="anonymous">
    </script>
    <div id="header"></div>

  <!-- tHE MAIN BODY -->
  <!--Remaining section-->


    <!-- Main Syllabus part of the page -->
    <!-- EDIT THE CONTENTS OF THE PAGE HERE -->
    <main>
        <!-- The topbar of the page -->
        <!-- Shows the image and the semester selected. -->
        <section class="topfirst">
            <!-- The leftside -->
            <!-- CHANGE THE ANCHOR TAG BELOW ON EACH SEMESTER -->
            <a href="../../SUBJECT_SELECTIONS/FIrst-sem.html"><h1><span class="textColor1">Third </span><span class="textColor2">Semester</span></h1></a>

            <!-- the right image -->
            <img src="../../Resources/svg/online_articles.svg" alt="Selction Image">

        </section>

         <!-- Main Subject's Name -->
         <h1 class="s_name">Computer Architecture</h1>
        <!-- THe main syllabus -->
        <section class="mainSyllabus">
           

            <!-- DIsplays the subjects credit, full marks, pass marks -->
            <section class="topbar_syllabus">
                <section class="syllabus_top_left">
                    <p><b> Course Title:</b>Computer Architecture</p>  
                    <p><b> Course No.:</b> CSC208</p>  
                    <p><b> Course Nature:</b> Theory + Lab</p>
                    <p><b> Semester:</b> Third </p>
                    <p><b> Year:</b> Second</p>
    
                </section>
                <selection class="syllabus_top_right">
                    <p><b> Full Marks: </b> 60 + 20 + 20</p>
                    <p><b> Pass Marks: </b> 24 + 8 + 8 </p>
                    <p><b> Credit Hours:</b> 3</p>
                </selection>
            </section>


            <section>
                <p><b> 
                    Course Description:
                </b> 
                This course includes concepts of instruction set architecture,
                organization or micro-architecture, and system architecture. The instruction set architecture
                includes programmer’s abstraction of computer. The micro-architecture consist internal
                representation of computers at register and functional unit level. The system architecture
                includes organization of computers at the cache and bus level.                </p>

                <p><b> 
                    Course Objectives:    
                </b> 
                Representation of data and algorithms used to perform operations on data
                Demonstrate different operations in terms of Micro-operations
                Explain architecture of basic computer and micro-programmed control unit
                Understand and memory and I/O organization of a typical computer system
                Demonstrate benefits of pipelined systems                </p>
            </section>

            <!-- Display the syllabus with the chapter's name and everything. -->
            <section class="syllabus_table">
                <table>
                    <!-- The main heading for the table -->
                    <tr>
                        <th><h4>Contents of Chapter</h4></th>
                    </tr>
                    <!-- Add the row below in table as needed for chapters -->
                    <!-- Unit-1 -->
                    <tr>
                        <td>
                            <h4>Unit 1:Data Representation</h4>


                            <p>
                                1.1 Data Representation:Binary Representation, BCD,
                                Alphanumeric Representation, Complements ((r-1)’s
                                Complement and r’s complement), Fixed Point representation,
                                Representing Negative Numbers, Floating Point Representation,
                                Arithmetic with Complements (Subtraction of Unsigned
                                Numbers, Addition and Subtraction of Signed Numbers)
                                Overflow, Detecting Overflow<br>1.2 Other Binary Codes: Code, self Complementing Code,
                                Weighted Code (2421 and 8421 codes), Excess-3 Code,
                                EBCDIC<br>1.3 Error Detection Codes: Parity Bit, Odd Parity, Even parity,
                                Parity Generator & Checker
                                                        </p>
                        </td>
                    </tr>

                    <!-- Unit-2-->
                    <tr>
                        <td>
                            <h4>Unit 2: Register Transfer and Microoperations (5 Hrs.)</h4>


                            <p>
                                2.1. Microoperation, Register Transfer Language, Register Transfer, Control Function<br>
                                2.2. Arithmetic Microoperations: Binary Adder, Binary Adder-subtractor, Binary
                                Incrementer, Arithmetic Circuit<br>
                                2.3. Logic Microoperations, Hardware Implementation, Applications of Logic
                                Microoperations.   <br>2.4. Shift Microoperations: Logical Shift, Circular shift, Arithmetic Shift, Hardware
                                Implementation of Shifter.        </p>
                        </td>
                    </tr>

                     <!-- Unit-3-->
                     <tr>
                        <td>
                            <h4>Unit 3: Basic Computer Organization and Design (8 Hrs.)</h4>


                            <p>
                                3.1. Instruction Code, Operation Code, Stored Program Concept<br>
                                3.2. Registers and memory of Basic Computer, Common Bus System for Basic
                                Computer.<br>   3.3. Instruction Format, Instruction Set Completeness, Control Unit of Basic Computer,
                                Control Timing Signals<br>  3.4. Instruction Cycle of Basic computer, Determining Type of Instruction, Memory
                                Reference Instructions, Input-Output Instructions, Program Interrupt & Interrupt
                                Cycle.       <br>3.5. Description and Flowchart of Basic Computer           </p>
                        </td>
                    </tr>

                     <!-- Unit-4-->
                    <tr>
                        <td>
                            <h4>Unit 4: Microprogrammed Control (4 Hrs.)</h4>


                            <p>
                                4.1. Control Word, Microprogram, Control Memory, Control Address Register,
                                Sequencer<br>  4.2. Address Sequencing, Conditional Branch, Mapping of Instructions, Subroutines,
                                Microinstruction Format, Symbolic Microinstructions<br>
                                 4.3. Design of Control Unit<br>                          </p>
                        </td>
                    </tr>

                    <!-- Unit-5-->
                    <tr>
                        <td>
                            <h4>Unit 5: Central Processing Unit (4 Hrs.)</h4>


                            <p>
                                5.1. Major Components of CPU, CPU Organization<br>
                                5.2. Instruction Formats, Addressing Modes, Data Transfer and manipulation, Program
                                Control, Subroutine Call and Return, Types of Interrupt<br>
                                5.3. RISC vs CISC, Pros and Cons of RISC and CISC, Overlapped Register Windows<br>
                                               </p>
                        </td>
                    </tr>

                    <!-- Unit-6-->
                    <tr>
                        <td>
                            <h4>Unit 6: Pipelining (6 Hrs.)</h4>


                            <p>
                                6.1. Parallel Processing, Multiple Functional Units, Flynn’s Classification<br>
                                6.2. Pipelining: Concept and Demonstration with Example, Speedup Equation, Floating
            Point addition and Subtraction with Pipelining<br> 6.3. Instruction Level Pipelining: Instruction Cycle, Three & Four-Segment Instruction
            Pipeline, Pipeline Conflicts and Solutions<br>
            6.4. Vector Processing, Applications, Vector Operations, Matrix Multiplication<br>
            </p>
                        </td>
                    </tr>

                    <!-- Unit-7-->
                    <tr>
                        <td>
                            <h4>Unit 7: Computer Arithmetic (6 Hrs.)</h4>


                            <p>
                                7.1. Addition and Subtraction with Signed Magnitude Data, Addition and Subtraction with
                                Signed 2’s Complement Data<br>   7.2. Multiplication of Signed Magnitude Data, Booth Multiplication, Division of Signed
                                magnitude Data, Divide Overflow                         </p>
                        </td>
                    </tr>

                    <!-- Unit-8-->
                    <tr>
                        <td>
                            <h4>Unit 8: Input Output Organization (4 Hrs.)</h4>


                            <p>
                                8.1. Input-Output Interface: I/O Bus and Interface Modules, I/O vs. Memory Bus, Isolated
                                vs. Memory-Mapped I/O<br> 8.2. Asynchronous Data Transfer: Strobe, Handshaking<br>
                                8.3. Modes of Transfer: Programmed I/O, Interrupt-Initiated I/O, Direct memory Access<br>
                                8.4. Priority Interrupt: Polling, Daisy-Chaining, Parallel Priority Interrupt<br>
                                8.5. Direct Memory Access, Input-Output Processor, DMA vs. IOP<br>
                                           </p>
                        </td>
                    </tr>

                    <!-- Unit-9-->
                    <tr>
                        <td>
                            <h4>Unit 9: Memory Organization (4 Hrs.)</h4>


                            <p>
                                9.1 Memory Hierarchy, Main Memory, RAM and ROM Chips, Memory address Map,
                                Memory Connection to CPU, Auxiliary Memory (magnetic Disk, Magnetic Tape)<br>
                                9.2 Associative Memory: Hardware Organization, Match Logic, Read Operation, Write<br>
                                9.3 Cache Memory: Locality of Reference, Hit & Miss Ratio, Mapping, Write Policies<br>

            Operation                        </p>
                        </td>
                    </tr>
                    
                </table>

            </section>

            
            <!-- LAB WORKS, BOOKS, REFERENCE BOOKS -->
            <section class="bottom_bar">
                <!-- LAB WORKS SECTION -->
                <section>
                    <h3><b>
                        Laboratory Works: 
                    </b></h3>

                    <p>
                        Laboratory exercise should consist of tasks related configuration of distributed system, client server applications, message passing, remote method invocation, 
                        remote procedure calls, socket and system calls, and reliability and replication techniques.                    </p>
                </section>

                <!-- TEXT BOOKS SECTION -->
                <section class="text_book">
                    <h3><b>
                        Text Books:
                    </b></h3>
                    <ol>
                        <li>
                            M. Morris Mano, “Computer System Architecture”, Prentice-Hall of India, Pvt. Ltd.,
                            Third edition, 2007                        </li>
                    </ol>
                </section>
                
                <!-- REFERENCE BOOKS -->
                <section class="ref_book">
                    <h3><b>
                        Reference Books:
                    </b></h3>
                    <ol>
                        <li>
                            William Stallings, “Computer Organization and Architecture”, Prentice-Hall of India,
                            Pvt. Ltd., Seventh edition, 2005.                        </li>

                        <li>
                            Vincent P. Heuring and Harry F. Jordan, “Computer System Design and Architecture”,
                            Prentice-Hall of India, Pvt. Ltd., Second edition, 2003.                        </li>
                        
                    </ol>
                </section>
            </section>
        
    </main>

    <!-- THis part contains the FOOTER of the page -->
    <!-- COPY AND PASE THE PROVIDED CODE OF THE FOOTER HEERE -->
    <!-- fOOTER SECTION -->
    
    <div id="footer"></div>
    <script> 
    $(function(){
    
        $("#header").load("../../HTML/hf/header_sem_select.html"); 
        $("#footer").load("../../HTML/hf/footer_sem_select.html"); 
    });
    </script> 
</body>
</html>