{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685589540723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685589540723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 21:19:00 2023 " "Processing started: Wed May 31 21:19:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685589540723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589540723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589540723 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685589541289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685589541289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Found entity 1: rom_1" {  } { { "rom_1.v" "" { Text "D:/processor/rom_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/zeroflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/zeroflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroflag " "Found entity 1: zeroflag" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Laboratorio 3/ALU/alu/testbench.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/neflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/neflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neflag " "Found entity 1: neflag" {  } { { "Laboratorio 3/ALU/alu/neflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/neflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/mux_.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/mux_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ " "Found entity 1: mux_" {  } { { "Laboratorio 3/ALU/alu/mux_.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/mux_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/main.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Laboratorio 3/ALU/alu/main.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/caflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/caflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 caflag " "Found entity 1: caflag" {  } { { "Laboratorio 3/ALU/alu/caflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/caflag.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/testbench_sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_sumador_n " "Found entity 1: testbench_sumador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_s " "Found entity 1: testbench_s" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_n " "Found entity 1: sumador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/sumador/sumador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_1bit " "Found entity 1: sumador_1bit" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador_n " "Found entity 1: tb_restador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/tb_restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_restador " "Found entity 1: tb_restador" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/restador_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/restador_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_n " "Found entity 1: restador_n" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operaciones aritmetricas/restador/restador_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operaciones aritmetricas/restador/restador_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_1bit " "Found entity 1: restador_1bit" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/xor_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/xor_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate_n " "Found entity 1: xor_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/xor_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/xor_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/testbench_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/testbench_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "Laboratorio 3/ALU/Operandos_logicos/testbench_alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/testbench_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/or_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/or_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate_n " "Found entity 1: or_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/or_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/or_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/n_not_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/n_not_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_not_gate " "Found entity 1: n_not_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/n_not_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lsl_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lsl_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsl_logic " "Found entity 1: lsl_logic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lsl_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lsl_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsl_arithmetic " "Found entity 1: lsl_arithmetic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lsl_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lrl_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lrl_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lrl_logic " "Found entity 1: lrl_logic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/lrl_arithmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/lrl_arithmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lrl_arithmetic " "Found entity 1: lrl_arithmetic" {  } { { "Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/lrl_arithmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/and_gate_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/and_gate_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_n " "Found entity 1: and_gate_n" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "laboratorio 3/alu/operandos_logicos/and_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file laboratorio 3/alu/operandos_logicos/and_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "D:/processor/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "D:/processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552259 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(13) " "Verilog HDL warning at extend.sv(13): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "D:/processor/extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685589552261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "D:/processor/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "D:/processor/flopr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "D:/processor/flopenr.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "D:/processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552269 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685589552271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(41) " "Verilog HDL warning at decoder.sv(41): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1685589552271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "D:/processor/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552275 ""} { "Info" "ISGN_ENTITY_NAME" "2 condcheck " "Found entity 2: condcheck" {  } { { "condlogic.sv" "" { Text "D:/processor/condlogic.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "D:/processor/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "D:/processor/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1 " "Found entity 1: ram_1" {  } { { "ram_1.v" "" { Text "D:/processor/ram_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2 " "Found entity 1: rom_2" {  } { { "rom_2.v" "" { Text "D:/processor/rom_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p_c " "Found entity 1: p_c" {  } { { "p_c.sv" "" { Text "D:/processor/p_c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "caOut testbench_sumador_n.sv(9) " "Verilog HDL Implicit Net warning at testbench_sumador_n.sv(9): created implicit net for \"caOut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/testbench_sumador_n.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N1 sumador_1bit.sv(4) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(4): created implicit net for \"N1\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N3 sumador_1bit.sv(6) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(6): created implicit net for \"N3\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N4 sumador_1bit.sv(7) " "Verilog HDL Implicit Net warning at sumador_1bit.sv(7): created implicit net for \"N4\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_1bit.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "caOut tb_restador_n.sv(9) " "Verilog HDL Implicit Net warning at tb_restador_n.sv(9): created implicit net for \"caOut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/tb_restador_n.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 restador_1bit.sv(5) " "Verilog HDL Implicit Net warning at restador_1bit.sv(5): created implicit net for \"R1\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2 restador_1bit.sv(8) " "Verilog HDL Implicit Net warning at restador_1bit.sv(8): created implicit net for \"R2\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3 restador_1bit.sv(10) " "Verilog HDL Implicit Net warning at restador_1bit.sv(10): created implicit net for \"R3\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" "" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_1bit.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685589552376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "top.sv" "arm" { Text "D:/processor/top.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "D:/processor/arm.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "D:/processor/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552383 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NoWrite decoder.sv(10) " "Output port \"NoWrite\" at decoder.sv(10) has no driver" {  } { { "decoder.sv" "" { Text "D:/processor/decoder.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685589552384 "|arm|controller:c|decoder:dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "D:/processor/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "D:/processor/condlogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "D:/processor/condlogic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "D:/processor/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "D:/processor/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "D:/processor/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "D:/processor/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "D:/processor/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file arm:arm\|datapath:dp\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"arm:arm\|datapath:dp\|register_file:rf\"" {  } { { "datapath.sv" "rf" { Text "D:/processor/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "D:/processor/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "D:/processor/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552420 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fo alu.sv(5) " "Output port \"fo\" at alu.sv(5) has no driver" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1685589552423 "|arm|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_n arm:arm\|datapath:dp\|alu:alu\|sumador_n:sum1 " "Elaborating entity \"sumador_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|sumador_n:sum1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "sum1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_1bit arm:arm\|datapath:dp\|alu:alu\|sumador_n:sum1\|sumador_1bit:sumador\[0\].dut " "Elaborating entity \"sumador_1bit\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|sumador_n:sum1\|sumador_1bit:sumador\[0\].dut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" "sumador\[0\].dut" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Sumador/sumador_n.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caflag arm:arm\|datapath:dp\|alu:alu\|caflag:cf " "Elaborating entity \"caflag\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|caflag:cf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "cf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_n arm:arm\|datapath:dp\|alu:alu\|restador_n:res1 " "Elaborating entity \"restador_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|restador_n:res1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "res1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_1bit arm:arm\|datapath:dp\|alu:alu\|restador_n:res1\|restador_1bit:restador\[0\].dut " "Elaborating entity \"restador_1bit\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|restador_n:res1\|restador_1bit:restador\[0\].dut\"" {  } { { "Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" "restador\[0\].dut" { Text "D:/processor/Laboratorio 3/ALU/Operaciones aritmetricas/Restador/restador_n.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neflag arm:arm\|datapath:dp\|alu:alu\|neflag:nf " "Elaborating entity \"neflag\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|neflag:nf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "nf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl_arithmetic arm:arm\|datapath:dp\|alu:alu\|lsl_arithmetic:lsl1 " "Elaborating entity \"lsl_arithmetic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|lsl_arithmetic:lsl1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lsl1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lrl_arithmetic arm:arm\|datapath:dp\|alu:alu\|lrl_arithmetic:lrl1 " "Elaborating entity \"lrl_arithmetic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|lrl_arithmetic:lrl1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lrl1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_n arm:arm\|datapath:dp\|alu:alu\|and_gate_n:and1 " "Elaborating entity \"and_gate_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|and_gate_n:and1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "and1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate arm:arm\|datapath:dp\|alu:alu\|and_gate_n:and1\|and_gate:and_gen\[0\].and_inst " "Elaborating entity \"and_gate\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|and_gate_n:and1\|and_gate:and_gen\[0\].and_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" "and_gen\[0\].and_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/and_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_n arm:arm\|datapath:dp\|alu:alu\|or_gate_n:or1 " "Elaborating entity \"or_gate_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|or_gate_n:or1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "or1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate arm:arm\|datapath:dp\|alu:alu\|or_gate_n:or1\|or_gate:or_gen\[0\].or_inst " "Elaborating entity \"or_gate\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|or_gate_n:or1\|or_gate:or_gen\[0\].or_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" "or_gen\[0\].or_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/or_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_n arm:arm\|datapath:dp\|alu:alu\|xor_gate_n:xor1 " "Elaborating entity \"xor_gate_n\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|xor_gate_n:xor1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "xor1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate arm:arm\|datapath:dp\|alu:alu\|xor_gate_n:xor1\|xor_gate:xor_gen\[0\].xor_inst " "Elaborating entity \"xor_gate\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|xor_gate_n:xor1\|xor_gate:xor_gen\[0\].xor_inst\"" {  } { { "Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" "xor_gen\[0\].xor_inst" { Text "D:/processor/Laboratorio 3/ALU/Operandos_logicos/xor_gate_n.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsl_logic arm:arm\|datapath:dp\|alu:alu\|lsl_logic:lsl2 " "Elaborating entity \"lsl_logic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|lsl_logic:lsl2\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lsl2" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lrl_logic arm:arm\|datapath:dp\|alu:alu\|lrl_logic:lrl2 " "Elaborating entity \"lrl_logic\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|lrl_logic:lrl2\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "lrl2" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_not_gate arm:arm\|datapath:dp\|alu:alu\|n_not_gate:not1 " "Elaborating entity \"n_not_gate\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|n_not_gate:not1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "not1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ arm:arm\|datapath:dp\|alu:alu\|mux_:mux1 " "Elaborating entity \"mux_\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|mux_:mux1\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "mux1" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroflag arm:arm\|datapath:dp\|alu:alu\|zeroflag:zf " "Elaborating entity \"zeroflag\" for hierarchy \"arm:arm\|datapath:dp\|alu:alu\|zeroflag:zf\"" {  } { { "Laboratorio 3/ALU/alu/alu.sv" "zf" { Text "D:/processor/Laboratorio 3/ALU/alu/alu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552543 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out zeroflag.sv(4) " "Verilog HDL Always Construct warning at zeroflag.sv(4): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1685589552544 "|arm|datapath:dp|alu:alu|zeroflag:zf"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out zeroflag.sv(4) " "Inferred latch for \"out\" at zeroflag.sv(4)" {  } { { "Laboratorio 3/ALU/alu/zeroflag.sv" "" { Text "D:/processor/Laboratorio 3/ALU/alu/zeroflag.sv" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552544 "|arm|datapath:dp|alu:alu|zeroflag:zf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1 rom_1:rom " "Elaborating entity \"rom_1\" for hierarchy \"rom_1:rom\"" {  } { { "top.sv" "rom" { Text "D:/processor/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_1:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_1:rom\|altsyncram:altsyncram_component\"" {  } { { "rom_1.v" "altsyncram_component" { Text "D:/processor/rom_1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_1:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_1:rom\|altsyncram:altsyncram_component\"" {  } { { "rom_1.v" "" { Text "D:/processor/rom_1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_1:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_1:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_1.mif " "Parameter \"init_file\" = \"rom_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552621 ""}  } { { "rom_1.v" "" { Text "D:/processor/rom_1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685589552621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9f1 " "Found entity 1: altsyncram_e9f1" {  } { { "db/altsyncram_e9f1.tdf" "" { Text "D:/processor/db/altsyncram_e9f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9f1 rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated " "Elaborating entity \"altsyncram_e9f1\" for hierarchy \"rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1 ram_1:ram " "Elaborating entity \"ram_1\" for hierarchy \"ram_1:ram\"" {  } { { "top.sv" "ram" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_1:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_1:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1.v" "altsyncram_component" { Text "D:/processor/ram_1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_1:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_1:ram\|altsyncram:altsyncram_component\"" {  } { { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_1:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_1:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_1.mif " "Parameter \"init_file\" = \"ram_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685589552717 ""}  } { { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685589552717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ghn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ghn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ghn1 " "Found entity 1: altsyncram_ghn1" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685589552789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589552789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ghn1 ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated " "Elaborating entity \"altsyncram_ghn1\" for hierarchy \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589552789 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[31\] " "Net \"Instr\[31\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[31\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[30\] " "Net \"Instr\[30\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[30\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[29\] " "Net \"Instr\[29\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[29\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[28\] " "Net \"Instr\[28\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[28\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[27\] " "Net \"Instr\[27\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[27\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[26\] " "Net \"Instr\[26\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[26\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[25\] " "Net \"Instr\[25\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[25\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[24\] " "Net \"Instr\[24\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[24\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[23\] " "Net \"Instr\[23\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[23\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[22\] " "Net \"Instr\[22\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[22\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[21\] " "Net \"Instr\[21\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[21\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[20\] " "Net \"Instr\[20\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[20\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[19\] " "Net \"Instr\[19\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[19\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[18\] " "Net \"Instr\[18\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[18\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[17\] " "Net \"Instr\[17\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[17\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[16\] " "Net \"Instr\[16\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[16\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[15\] " "Net \"Instr\[15\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[15\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[14\] " "Net \"Instr\[14\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[14\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[13\] " "Net \"Instr\[13\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[13\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[12\] " "Net \"Instr\[12\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[12\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[11\] " "Net \"Instr\[11\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[11\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[10\] " "Net \"Instr\[10\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[10\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[9\] " "Net \"Instr\[9\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[9\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Instr\[8\] " "Net \"Instr\[8\]\" is missing source, defaulting to GND" {  } { { "top.sv" "Instr\[8\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[31\] " "Net \"ReadData\[31\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[31\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[30\] " "Net \"ReadData\[30\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[30\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[29\] " "Net \"ReadData\[29\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[29\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[28\] " "Net \"ReadData\[28\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[28\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[27\] " "Net \"ReadData\[27\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[27\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[26\] " "Net \"ReadData\[26\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[26\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[25\] " "Net \"ReadData\[25\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[25\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[24\] " "Net \"ReadData\[24\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[24\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[23\] " "Net \"ReadData\[23\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[23\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[22\] " "Net \"ReadData\[22\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[22\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[21\] " "Net \"ReadData\[21\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[21\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[20\] " "Net \"ReadData\[20\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[20\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[19\] " "Net \"ReadData\[19\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[19\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[18\] " "Net \"ReadData\[18\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[18\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[17\] " "Net \"ReadData\[17\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[17\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[16\] " "Net \"ReadData\[16\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[16\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[15\] " "Net \"ReadData\[15\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[15\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[14\] " "Net \"ReadData\[14\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[14\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[13\] " "Net \"ReadData\[13\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[13\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[12\] " "Net \"ReadData\[12\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[12\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[11\] " "Net \"ReadData\[11\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[11\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[10\] " "Net \"ReadData\[10\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[10\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[9\] " "Net \"ReadData\[9\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[9\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ReadData\[8\] " "Net \"ReadData\[8\]\" is missing source, defaulting to GND" {  } { { "top.sv" "ReadData\[8\]" { Text "D:/processor/top.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1685589552995 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1685589552995 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[0\] " "Synthesized away node \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[1\] " "Synthesized away node \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[2\] " "Synthesized away node \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 87 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[3\] " "Synthesized away node \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[4\] " "Synthesized away node \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[5\] " "Synthesized away node \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[6\] " "Synthesized away node \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 187 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[7\] " "Synthesized away node \"ram_1:ram\|altsyncram:altsyncram_component\|altsyncram_ghn1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ghn1.tdf" "" { Text "D:/processor/db/altsyncram_ghn1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_1.v" "" { Text "D:/processor/ram_1.v" 86 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 11 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|ram_1:ram|altsyncram:altsyncram_component|altsyncram_ghn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\|q_a\[4\] " "Synthesized away node \"rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e9f1.tdf" "" { Text "D:/processor/db/altsyncram_e9f1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_1.v" "" { Text "D:/processor/rom_1.v" 82 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 9 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|rom_1:rom|altsyncram:altsyncram_component|altsyncram_e9f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\|q_a\[5\] " "Synthesized away node \"rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e9f1.tdf" "" { Text "D:/processor/db/altsyncram_e9f1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_1.v" "" { Text "D:/processor/rom_1.v" 82 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 9 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|rom_1:rom|altsyncram:altsyncram_component|altsyncram_e9f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\|q_a\[6\] " "Synthesized away node \"rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e9f1.tdf" "" { Text "D:/processor/db/altsyncram_e9f1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_1.v" "" { Text "D:/processor/rom_1.v" 82 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 9 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|rom_1:rom|altsyncram:altsyncram_component|altsyncram_e9f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\|q_a\[7\] " "Synthesized away node \"rom_1:rom\|altsyncram:altsyncram_component\|altsyncram_e9f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e9f1.tdf" "" { Text "D:/processor/db/altsyncram_e9f1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "rom_1.v" "" { Text "D:/processor/rom_1.v" 82 0 0 } } { "top.sv" "" { Text "D:/processor/top.sv" 9 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1685589553120 "|top|rom_1:rom|altsyncram:altsyncram_component|altsyncram_e9f1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1685589553120 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1685589553120 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:arm\|datapath:dp\|register_file:rf\|rf " "RAM logic \"arm:arm\|datapath:dp\|register_file:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "register_file.sv" "rf" { Text "D:/processor/register_file.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1685589553400 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685589553400 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1685589553822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[0\] GND " "Pin \"DataAdr\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[1\] GND " "Pin \"DataAdr\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[2\] GND " "Pin \"DataAdr\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[3\] GND " "Pin \"DataAdr\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[4\] GND " "Pin \"DataAdr\[4\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[5\] GND " "Pin \"DataAdr\[5\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[6\] GND " "Pin \"DataAdr\[6\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[7\] GND " "Pin \"DataAdr\[7\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[8\] GND " "Pin \"DataAdr\[8\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[9\] GND " "Pin \"DataAdr\[9\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[10\] GND " "Pin \"DataAdr\[10\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[11\] GND " "Pin \"DataAdr\[11\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[12\] GND " "Pin \"DataAdr\[12\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[13\] GND " "Pin \"DataAdr\[13\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[14\] GND " "Pin \"DataAdr\[14\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[15\] GND " "Pin \"DataAdr\[15\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[16\] GND " "Pin \"DataAdr\[16\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[17\] GND " "Pin \"DataAdr\[17\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[18\] GND " "Pin \"DataAdr\[18\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[19\] GND " "Pin \"DataAdr\[19\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[20\] GND " "Pin \"DataAdr\[20\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[21\] GND " "Pin \"DataAdr\[21\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[22\] GND " "Pin \"DataAdr\[22\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[23\] GND " "Pin \"DataAdr\[23\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[24\] GND " "Pin \"DataAdr\[24\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[25\] GND " "Pin \"DataAdr\[25\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[26\] GND " "Pin \"DataAdr\[26\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[27\] GND " "Pin \"DataAdr\[27\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[28\] GND " "Pin \"DataAdr\[28\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[29\] GND " "Pin \"DataAdr\[29\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[30\] GND " "Pin \"DataAdr\[30\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DataAdr\[31\] GND " "Pin \"DataAdr\[31\]\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|DataAdr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "top.sv" "" { Text "D:/processor/top.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685589553850 "|top|MemWrite"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685589553850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685589553937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685589554120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/processor/output_files/processor.map.smsg " "Generated suppressed messages file D:/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589554205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685589554382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685589554382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685589554443 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685589554443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685589554443 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1685589554443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685589554443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685589554477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 31 21:19:14 2023 " "Processing ended: Wed May 31 21:19:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685589554477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685589554477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685589554477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685589554477 ""}
