// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pixel_proc_HH_
#define _pixel_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pixel_proc_mul_21ns_27s_48_7_1.h"
#include "pixel_proc_mul_20s_27s_47_7_1.h"
#include "pixel_proc_mul_19s_27s_46_7_1.h"
#include "pixel_proc_mul_mul_19ns_8ns_26_4_1.h"
#include "pixel_proc_mac_muladd_17s_8ns_26s_27_bkb.h"
#include "pixel_proc_mac_muladd_18s_8ns_26ns_27cud.h"
#include "pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe.h"
#include "pixel_proc_mac_muladd_19s_8ns_27s_27_eOg.h"
#include "pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi.h"
#include "pixel_proc_copy1_histogram_V.h"
#include "pixel_proc_copy1_empty_data_V.h"
#include "pixel_proc_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 11,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct pixel_proc : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<24> > video_in_TDATA;
    sc_in< sc_logic > video_in_TVALID;
    sc_out< sc_logic > video_in_TREADY;
    sc_in< sc_lv<1> > video_in_TUSER;
    sc_in< sc_lv<1> > video_in_TLAST;
    sc_out< sc_lv<24> > video_out_TDATA;
    sc_out< sc_logic > video_out_TVALID;
    sc_in< sc_logic > video_out_TREADY;
    sc_out< sc_lv<1> > video_out_TUSER;
    sc_out< sc_lv<1> > video_out_TLAST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pixel_proc(sc_module_name name);
    SC_HAS_PROCESS(pixel_proc);

    ~pixel_proc();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pixel_proc_copy1_histogram_V* copy1_histogram_V_U;
    pixel_proc_copy1_empty_data_V* copy1_empty_data_V_U;
    pixel_proc_copy1_histogram_V* copy2_histogram_V_U;
    pixel_proc_copy1_empty_data_V* copy2_empty_data_V_U;
    pixel_proc_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* pixel_proc_AXILiteS_s_axi_U;
    pixel_proc_mul_21ns_27s_48_7_1<1,7,21,27,48>* pixel_proc_mul_21ns_27s_48_7_1_U1;
    pixel_proc_mul_20s_27s_47_7_1<1,7,20,27,47>* pixel_proc_mul_20s_27s_47_7_1_U2;
    pixel_proc_mul_19s_27s_46_7_1<1,7,19,27,46>* pixel_proc_mul_19s_27s_46_7_1_U3;
    pixel_proc_mul_21ns_27s_48_7_1<1,7,21,27,48>* pixel_proc_mul_21ns_27s_48_7_1_U4;
    pixel_proc_mul_mul_19ns_8ns_26_4_1<1,4,19,8,26>* pixel_proc_mul_mul_19ns_8ns_26_4_1_U5;
    pixel_proc_mac_muladd_17s_8ns_26s_27_bkb<1,4,17,8,26,27>* pixel_proc_mac_muladd_17s_8ns_26s_27_bkb_U6;
    pixel_proc_mac_muladd_18s_8ns_26ns_27cud<1,4,18,8,26,27>* pixel_proc_mac_muladd_18s_8ns_26ns_27cud_U7;
    pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe<1,4,17,8,26,26>* pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe_U8;
    pixel_proc_mac_muladd_19s_8ns_27s_27_eOg<1,4,19,8,27,27>* pixel_proc_mac_muladd_19s_8ns_27s_27_eOg_U9;
    pixel_proc_mac_muladd_19s_8ns_27s_27_eOg<1,4,19,8,27,27>* pixel_proc_mac_muladd_19s_8ns_27s_27_eOg_U10;
    pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi<1,4,20,8,26,27>* pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi_U11;
    regslice_both<24>* regslice_both_video_in_data_U;
    regslice_both<1>* regslice_both_video_in_user_V_U;
    regslice_both<1>* regslice_both_video_in_last_V_U;
    regslice_both<24>* regslice_both_video_out_data_U;
    regslice_both<1>* regslice_both_video_out_user_V_U;
    regslice_both<1>* regslice_both_video_out_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > frames_V_1_data_reg;
    sc_signal< sc_logic > frames_V_1_vld_reg;
    sc_signal< sc_logic > frames_V_1_vld_in;
    sc_signal< sc_logic > frames_V_1_ack_in;
    sc_signal< sc_lv<32> > rows_V_1_data_reg;
    sc_signal< sc_logic > rows_V_1_vld_reg;
    sc_signal< sc_logic > rows_V_1_vld_in;
    sc_signal< sc_logic > rows_V_1_ack_in;
    sc_signal< sc_lv<32> > pixels_V_1_data_reg;
    sc_signal< sc_logic > pixels_V_1_vld_reg;
    sc_signal< sc_logic > pixels_V_1_vld_in;
    sc_signal< sc_logic > pixels_V_1_ack_in;
    sc_signal< sc_lv<32> > sum_before_V_1_data_reg;
    sc_signal< sc_lv<32> > sum_before_V_1_data_in;
    sc_signal< sc_logic > sum_before_V_1_vld_reg;
    sc_signal< sc_logic > sum_before_V_1_vld_in;
    sc_signal< sc_logic > sum_before_V_1_ack_in;
    sc_signal< sc_lv<32> > sum_after_V_1_data_reg;
    sc_signal< sc_lv<32> > sum_after_V_1_data_in;
    sc_signal< sc_logic > sum_after_V_1_vld_reg;
    sc_signal< sc_logic > sum_after_V_1_vld_in;
    sc_signal< sc_logic > sum_after_V_1_ack_in;
    sc_signal< sc_lv<32> > values_V_1_data_reg;
    sc_signal< sc_lv<32> > values_V_1_data_in;
    sc_signal< sc_logic > values_V_1_vld_reg;
    sc_signal< sc_logic > values_V_1_vld_in;
    sc_signal< sc_logic > values_V_1_ack_in;
    sc_signal< sc_lv<1> > read_done_V_1_data_reg;
    sc_signal< sc_lv<1> > read_done_V_1_data_in;
    sc_signal< sc_logic > read_done_V_1_vld_reg;
    sc_signal< sc_logic > read_done_V_1_vld_in;
    sc_signal< sc_logic > read_done_V_1_ack_in;
    sc_signal< sc_lv<1> > write_ready_V;
    sc_signal< sc_lv<1> > write_ready_V_0_data_reg;
    sc_signal< sc_logic > write_ready_V_0_vld_reg;
    sc_signal< sc_logic > write_ready_V_0_ack_out;
    sc_signal< sc_lv<8> > shared_memory_V_address0;
    sc_signal< sc_logic > shared_memory_V_ce0;
    sc_signal< sc_logic > shared_memory_V_we0;
    sc_signal< sc_lv<32> > shared_memory_V_d0;
    sc_signal< sc_lv<32> > shared_memory_V_q0;
    sc_signal< sc_lv<32> > frame_counter_V;
    sc_signal< sc_lv<32> > row_counter_V;
    sc_signal< sc_lv<32> > pixel_counter_V;
    sc_signal< sc_lv<2> > copy1_state;
    sc_signal< sc_lv<8> > copy1_histogram_V_address0;
    sc_signal< sc_logic > copy1_histogram_V_ce0;
    sc_signal< sc_logic > copy1_histogram_V_we0;
    sc_signal< sc_lv<22> > copy1_histogram_V_d0;
    sc_signal< sc_lv<22> > copy1_histogram_V_q0;
    sc_signal< sc_lv<32> > copy1_values_V;
    sc_signal< sc_lv<32> > copy1_sum_before_V;
    sc_signal< sc_lv<1> > copy1_empty_data_ready_V;
    sc_signal< sc_lv<8> > copy1_empty_data_V_address0;
    sc_signal< sc_logic > copy1_empty_data_V_ce0;
    sc_signal< sc_logic > copy1_empty_data_V_we0;
    sc_signal< sc_lv<32> > copy1_empty_data_V_q0;
    sc_signal< sc_lv<32> > copy1_sum_after_V;
    sc_signal< sc_lv<2> > copy2_state;
    sc_signal< sc_lv<8> > address_counter_V;
    sc_signal< sc_lv<1> > copy2_empty_data_ready_V;
    sc_signal< sc_lv<32> > copy2_sum_before_V;
    sc_signal< sc_lv<32> > copy2_sum_after_V;
    sc_signal< sc_lv<32> > copy2_values_V;
    sc_signal< sc_lv<8> > copy2_histogram_V_address0;
    sc_signal< sc_logic > copy2_histogram_V_ce0;
    sc_signal< sc_logic > copy2_histogram_V_we0;
    sc_signal< sc_lv<22> > copy2_histogram_V_d0;
    sc_signal< sc_lv<22> > copy2_histogram_V_q0;
    sc_signal< sc_lv<8> > copy2_empty_data_V_address0;
    sc_signal< sc_logic > copy2_empty_data_V_ce0;
    sc_signal< sc_logic > copy2_empty_data_V_we0;
    sc_signal< sc_lv<32> > copy2_empty_data_V_q0;
    sc_signal< sc_lv<1> > eol_V_reg_1476;
    sc_signal< sc_lv<1> > eol_V_reg_1476_pp0_iter2_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > eol_V_reg_1476_pp0_iter4_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter5;
    sc_signal< sc_logic > regslice_both_video_out_data_U_apdone_blk;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter6;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_logic > video_in_TDATA_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > video_out_TDATA_blk_n;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > sof_V_reg_1470;
    sc_signal< sc_lv<1> > sof_V_reg_1470_pp0_iter1_reg;
    sc_signal< sc_lv<1> > sof_V_reg_1470_pp0_iter2_reg;
    sc_signal< sc_lv<1> > sof_V_reg_1470_pp0_iter3_reg;
    sc_signal< sc_lv<1> > sof_V_reg_1470_pp0_iter4_reg;
    sc_signal< sc_lv<1> > sof_V_reg_1470_pp0_iter5_reg;
    sc_signal< sc_lv<1> > eol_V_reg_1476_pp0_iter1_reg;
    sc_signal< sc_lv<1> > eol_V_reg_1476_pp0_iter3_reg;
    sc_signal< sc_lv<1> > eol_V_reg_1476_pp0_iter5_reg;
    sc_signal< sc_lv<8> > B_V_fu_529_p1;
    sc_signal< sc_lv<8> > B_V_reg_1481;
    sc_signal< sc_lv<8> > G_V_reg_1486;
    sc_signal< sc_lv<8> > R_V_fu_543_p4;
    sc_signal< sc_lv<8> > R_V_reg_1491;
    sc_signal< sc_lv<25> > zext_ln703_fu_553_p1;
    sc_signal< sc_lv<25> > zext_ln703_reg_1496;
    sc_signal< sc_lv<26> > zext_ln703_3_fu_557_p1;
    sc_signal< sc_lv<27> > zext_ln703_2_fu_561_p1;
    sc_signal< sc_lv<27> > zext_ln703_2_reg_1508;
    sc_signal< sc_lv<26> > grp_fu_1414_p2;
    sc_signal< sc_lv<27> > grp_fu_1420_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<27> > grp_fu_1428_p3;
    sc_signal< sc_lv<27> > grp_fu_1444_p3;
    sc_signal< sc_lv<27> > Cr_V_reg_1545;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<27> > grp_fu_1453_p3;
    sc_signal< sc_lv<27> > Cb_V_reg_1550;
    sc_signal< sc_lv<32> > add_ln700_2_fu_645_p2;
    sc_signal< sc_lv<27> > grp_fu_1462_p3;
    sc_signal< sc_lv<27> > Y_V_reg_1580;
    sc_signal< sc_lv<1> > copy_select_V_fu_668_p3;
    sc_signal< sc_lv<1> > copy_select_V_reg_1587;
    sc_signal< sc_lv<1> > copy_select_V_reg_1587_pp0_iter3_reg;
    sc_signal< sc_lv<1> > copy_select_V_reg_1587_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln879_fu_680_p2;
    sc_signal< sc_lv<1> > icmp_ln879_reg_1591;
    sc_signal< sc_lv<1> > r_fu_689_p2;
    sc_signal< sc_lv<1> > r_reg_1596;
    sc_signal< sc_lv<1> > start_V_fu_713_p2;
    sc_signal< sc_lv<1> > start_V_reg_1611;
    sc_signal< sc_lv<8> > newY_V_4_fu_755_p2;
    sc_signal< sc_lv<8> > newY_V_4_reg_1615;
    sc_signal< sc_lv<8> > newY_V_4_reg_1615_pp0_iter4_reg;
    sc_signal< sc_lv<1> > grp_read_fu_247_p2;
    sc_signal< sc_lv<1> > write_ready_V_read_reg_1623;
    sc_signal< sc_lv<64> > zext_ln544_1_fu_761_p1;
    sc_signal< sc_lv<64> > zext_ln544_1_reg_1627;
    sc_signal< sc_lv<8> > copy2_histogram_V_addr_reg_1632;
    sc_signal< sc_lv<2> > copy1_state_load_load_fu_766_p1;
    sc_signal< sc_lv<2> > copy1_state_load_reg_1637;
    sc_signal< sc_lv<2> > copy1_state_load_reg_1637_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln544_5_fu_770_p1;
    sc_signal< sc_lv<64> > zext_ln544_5_reg_1641;
    sc_signal< sc_lv<1> > grp_fu_463_p2;
    sc_signal< sc_lv<1> > icmp_ln879_4_reg_1651;
    sc_signal< sc_lv<64> > zext_ln544_4_fu_781_p1;
    sc_signal< sc_lv<64> > zext_ln544_4_reg_1655;
    sc_signal< sc_lv<1> > icmp_ln879_3_reg_1665;
    sc_signal< sc_lv<1> > icmp_ln879_3_reg_1665_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln544_fu_798_p1;
    sc_signal< sc_lv<64> > zext_ln544_reg_1669;
    sc_signal< sc_lv<8> > copy1_histogram_V_addr_reg_1674;
    sc_signal< sc_lv<2> > copy2_state_load_load_fu_803_p1;
    sc_signal< sc_lv<2> > copy2_state_load_reg_1679;
    sc_signal< sc_lv<2> > copy2_state_load_reg_1679_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln544_3_fu_807_p1;
    sc_signal< sc_lv<64> > zext_ln544_3_reg_1683;
    sc_signal< sc_lv<1> > icmp_ln879_2_reg_1693;
    sc_signal< sc_lv<64> > zext_ln544_2_fu_818_p1;
    sc_signal< sc_lv<64> > zext_ln544_2_reg_1697;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_1707;
    sc_signal< sc_lv<1> > icmp_ln879_1_reg_1707_pp0_iter4_reg;
    sc_signal< sc_lv<8> > newY_V_3_fu_906_p3;
    sc_signal< sc_lv<8> > newY_V_3_reg_1721;
    sc_signal< sc_lv<8> > newY_V_1_fu_954_p3;
    sc_signal< sc_lv<8> > newY_V_1_reg_1742;
    sc_signal< sc_lv<48> > grp_fu_629_p2;
    sc_signal< sc_lv<48> > r_V_reg_1763;
    sc_signal< sc_lv<47> > grp_fu_635_p2;
    sc_signal< sc_lv<47> > r_V_1_reg_1768;
    sc_signal< sc_lv<29> > B_fixed_V_fu_1062_p4;
    sc_signal< sc_lv<29> > B_fixed_V_reg_1773;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1072_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_reg_1778;
    sc_signal< sc_lv<29> > G_fixed_V_reg_1783;
    sc_signal< sc_lv<29> > R_fixed_V_reg_1789;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter0_tmp_V_reg_438;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter1_tmp_V_reg_438;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter2_tmp_V_reg_438;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter3_tmp_V_reg_438;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter4_tmp_V_reg_438;
    sc_signal< sc_lv<8> > ap_phi_reg_pp0_iter5_tmp_V_reg_438;
    sc_signal< sc_lv<32> > add_ln700_fu_590_p2;
    sc_signal< sc_lv<32> > add_ln700_1_fu_606_p2;
    sc_signal< sc_lv<32> > add_ln700_4_fu_1006_p2;
    sc_signal< sc_lv<32> > add_ln700_5_fu_934_p2;
    sc_signal< sc_lv<32> > add_ln700_9_fu_1021_p2;
    sc_signal< sc_lv<8> > grp_fu_469_p2;
    sc_signal< sc_lv<32> > add_ln700_8_fu_886_p2;
    sc_signal< sc_lv<32> > add_ln700_10_fu_994_p2;
    sc_signal< sc_lv<32> > add_ln700_7_fu_979_p2;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<22> > add_ln700_6_fu_835_p2;
    sc_signal< sc_lv<32> > zext_ln209_1_fu_848_p1;
    sc_signal< sc_lv<32> > zext_ln209_fu_872_p1;
    sc_signal< sc_lv<22> > add_ln700_3_fu_859_p2;
    sc_signal< sc_lv<26> > shl_ln_fu_564_p3;
    sc_signal< sc_lv<26> > shl_ln703_1_fu_575_p3;
    sc_signal< sc_lv<26> > grp_fu_1436_p3;
    sc_signal< sc_lv<21> > grp_fu_629_p0;
    sc_signal< sc_lv<20> > grp_fu_635_p0;
    sc_signal< sc_lv<2> > trunc_ln647_fu_676_p1;
    sc_signal< sc_lv<18> > trunc_ln718_fu_686_p1;
    sc_signal< sc_lv<19> > grp_fu_701_p0;
    sc_signal< sc_lv<21> > grp_fu_707_p0;
    sc_signal< sc_lv<1> > tmp_2_fu_726_p3;
    sc_signal< sc_lv<1> > tmp_3_fu_738_p3;
    sc_signal< sc_lv<1> > or_ln412_fu_733_p2;
    sc_signal< sc_lv<1> > and_ln415_fu_745_p2;
    sc_signal< sc_lv<8> > zext_ln415_fu_751_p1;
    sc_signal< sc_lv<8> > p_Val2_6_fu_717_p4;
    sc_signal< sc_lv<32> > zext_ln700_1_fu_883_p1;
    sc_signal< sc_lv<8> > newY_V_2_fu_902_p1;
    sc_signal< sc_lv<32> > zext_ln700_fu_931_p1;
    sc_signal< sc_lv<8> > newY_V_fu_950_p1;
    sc_signal< sc_lv<32> > zext_ln700_3_fu_991_p1;
    sc_signal< sc_lv<32> > zext_ln700_2_fu_1018_p1;
    sc_signal< sc_lv<46> > lhs_V_fu_1033_p3;
    sc_signal< sc_lv<50> > sext_ln1118_3_fu_1049_p1;
    sc_signal< sc_lv<51> > zext_ln728_1_fu_1045_p1;
    sc_signal< sc_lv<51> > zext_ln1192_fu_1052_p1;
    sc_signal< sc_lv<51> > ret_V_fu_1056_p2;
    sc_signal< sc_lv<58> > sext_ln1118_2_fu_1078_p1;
    sc_signal< sc_lv<59> > zext_ln728_fu_1041_p1;
    sc_signal< sc_lv<59> > zext_ln703_5_fu_1081_p1;
    sc_signal< sc_lv<46> > grp_fu_701_p2;
    sc_signal< sc_lv<48> > sext_ln1118_4_fu_1091_p1;
    sc_signal< sc_lv<59> > ret_V_9_fu_1085_p2;
    sc_signal< sc_lv<59> > zext_ln1192_1_fu_1095_p1;
    sc_signal< sc_lv<59> > ret_V_10_fu_1099_p2;
    sc_signal< sc_lv<48> > grp_fu_707_p2;
    sc_signal< sc_lv<50> > sext_ln1118_5_fu_1115_p1;
    sc_signal< sc_lv<51> > zext_ln1192_2_fu_1119_p1;
    sc_signal< sc_lv<51> > ret_V_11_fu_1123_p2;
    sc_signal< sc_lv<29> > B_fixed_V_1_fu_1139_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_1149_p3;
    sc_signal< sc_lv<27> > trunc_ln199_fu_1145_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_1165_p2;
    sc_signal< sc_lv<29> > G_fixed_V_1_fu_1170_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_1181_p3;
    sc_signal< sc_lv<27> > trunc_ln202_fu_1177_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_1197_p2;
    sc_signal< sc_lv<29> > R_fixed_V_1_fu_1202_p3;
    sc_signal< sc_lv<1> > tmp_6_fu_1213_p3;
    sc_signal< sc_lv<27> > trunc_ln205_fu_1209_p1;
    sc_signal< sc_lv<27> > B_fixed_V_3_fu_1157_p3;
    sc_signal< sc_lv<18> > trunc_ln718_1_fu_1247_p1;
    sc_signal< sc_lv<1> > r_1_fu_1251_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_1239_p3;
    sc_signal< sc_lv<1> > tmp_8_fu_1263_p3;
    sc_signal< sc_lv<1> > or_ln412_1_fu_1257_p2;
    sc_signal< sc_lv<1> > and_ln415_1_fu_1271_p2;
    sc_signal< sc_lv<8> > p_Val2_20_fu_1229_p4;
    sc_signal< sc_lv<8> > zext_ln415_1_fu_1277_p1;
    sc_signal< sc_lv<27> > G_fixed_V_3_fu_1189_p3;
    sc_signal< sc_lv<18> > trunc_ln718_2_fu_1305_p1;
    sc_signal< sc_lv<1> > r_2_fu_1309_p2;
    sc_signal< sc_lv<1> > tmp_9_fu_1297_p3;
    sc_signal< sc_lv<1> > tmp_10_fu_1321_p3;
    sc_signal< sc_lv<1> > or_ln412_2_fu_1315_p2;
    sc_signal< sc_lv<1> > and_ln415_2_fu_1329_p2;
    sc_signal< sc_lv<8> > p_Val2_21_fu_1287_p4;
    sc_signal< sc_lv<8> > zext_ln415_2_fu_1335_p1;
    sc_signal< sc_lv<27> > R_fixed_V_3_fu_1221_p3;
    sc_signal< sc_lv<18> > trunc_ln718_3_fu_1363_p1;
    sc_signal< sc_lv<1> > r_3_fu_1367_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_1355_p3;
    sc_signal< sc_lv<1> > tmp_12_fu_1379_p3;
    sc_signal< sc_lv<1> > or_ln412_3_fu_1373_p2;
    sc_signal< sc_lv<1> > and_ln415_3_fu_1387_p2;
    sc_signal< sc_lv<8> > p_Val2_24_fu_1345_p4;
    sc_signal< sc_lv<8> > zext_ln415_3_fu_1393_p1;
    sc_signal< sc_lv<8> > p_Val2_27_fu_1397_p2;
    sc_signal< sc_lv<8> > p_Val2_26_fu_1339_p2;
    sc_signal< sc_lv<8> > p_Val2_s_fu_1281_p2;
    sc_signal< sc_lv<19> > grp_fu_1414_p0;
    sc_signal< sc_lv<8> > grp_fu_1414_p1;
    sc_signal< sc_lv<17> > grp_fu_1420_p0;
    sc_signal< sc_lv<8> > grp_fu_1420_p1;
    sc_signal< sc_lv<26> > grp_fu_1420_p2;
    sc_signal< sc_lv<18> > grp_fu_1428_p0;
    sc_signal< sc_lv<8> > grp_fu_1428_p1;
    sc_signal< sc_lv<26> > grp_fu_1428_p2;
    sc_signal< sc_lv<17> > grp_fu_1436_p0;
    sc_signal< sc_lv<8> > grp_fu_1436_p1;
    sc_signal< sc_lv<19> > grp_fu_1444_p0;
    sc_signal< sc_lv<8> > grp_fu_1444_p1;
    sc_signal< sc_lv<19> > grp_fu_1453_p0;
    sc_signal< sc_lv<8> > grp_fu_1453_p1;
    sc_signal< sc_lv<20> > grp_fu_1462_p0;
    sc_signal< sc_lv<8> > grp_fu_1462_p1;
    sc_signal< sc_lv<26> > grp_fu_1462_p2;
    sc_signal< sc_logic > grp_fu_629_ce;
    sc_signal< sc_logic > grp_fu_635_ce;
    sc_signal< sc_logic > grp_fu_701_ce;
    sc_signal< sc_logic > grp_fu_707_ce;
    sc_signal< sc_logic > grp_fu_1414_ce;
    sc_signal< sc_logic > grp_fu_1420_ce;
    sc_signal< sc_logic > grp_fu_1428_ce;
    sc_signal< sc_logic > grp_fu_1436_ce;
    sc_signal< sc_logic > grp_fu_1444_ce;
    sc_signal< sc_logic > grp_fu_1453_ce;
    sc_signal< sc_logic > grp_fu_1462_ce;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_video_in_data_U_apdone_blk;
    sc_signal< sc_lv<24> > video_in_TDATA_int;
    sc_signal< sc_logic > video_in_TVALID_int;
    sc_signal< sc_logic > video_in_TREADY_int;
    sc_signal< sc_logic > regslice_both_video_in_data_U_ack_in;
    sc_signal< sc_logic > regslice_both_video_in_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > video_in_TUSER_int;
    sc_signal< sc_logic > regslice_both_video_in_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_video_in_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_video_in_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > video_in_TLAST_int;
    sc_signal< sc_logic > regslice_both_video_in_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_video_in_last_V_U_ack_in;
    sc_signal< sc_lv<24> > video_out_TDATA_int;
    sc_signal< sc_logic > video_out_TVALID_int;
    sc_signal< sc_logic > video_out_TREADY_int;
    sc_signal< sc_logic > regslice_both_video_out_data_U_vld_out;
    sc_signal< sc_logic > regslice_both_video_out_user_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_video_out_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_video_out_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_video_out_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_video_out_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_video_out_last_V_U_vld_out;
    sc_signal< sc_lv<25> > grp_fu_1420_p10;
    sc_signal< sc_lv<27> > grp_fu_1420_p20;
    sc_signal< sc_lv<27> > grp_fu_1428_p20;
    sc_signal< sc_lv<27> > grp_fu_1462_p20;
    sc_signal< bool > ap_condition_882;
    sc_signal< bool > ap_condition_1530;
    sc_signal< bool > ap_condition_1533;
    sc_signal< bool > ap_condition_738;
    sc_signal< bool > ap_condition_369;
    sc_signal< bool > ap_condition_896;
    sc_signal< bool > ap_condition_1529;
    sc_signal< bool > ap_condition_1547;
    sc_signal< bool > ap_condition_811;
    sc_signal< bool > ap_condition_1552;
    sc_signal< bool > ap_condition_1555;
    sc_signal< bool > ap_condition_1559;
    sc_signal< bool > ap_condition_1563;
    sc_signal< bool > ap_condition_680;
    sc_signal< bool > ap_condition_873;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_pp0_stage1;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<48> ap_const_lv48_E2D0E;
    static const sc_lv<47> ap_const_lv47_7FFFFFFA4973;
    static const sc_lv<46> ap_const_lv46_3FFFFFFD3F35;
    static const sc_lv<48> ap_const_lv48_B374B;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<22> ap_const_lv22_1;
    static const sc_lv<38> ap_const_lv38_0;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<29> ap_const_lv29_7F80000;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_lv<26> ap_const_lv26_2645A;
    static const sc_lv<25> ap_const_lv25_1FF5979;
    static const sc_lv<26> ap_const_lv26_3FEA66D;
    static const sc_lv<25> ap_const_lv25_E978;
    static const sc_lv<27> ap_const_lv27_7FCA686;
    static const sc_lv<27> ap_const_lv27_7FD5992;
    static const sc_lv<27> ap_const_lv27_4B22D;
    static const sc_lv<29> ap_const_lv29_0;
    static const sc_lv<47> ap_const_lv47_0;
    static const sc_lv<48> ap_const_lv48_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<25> ap_const_lv25_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_B_V_fu_529_p1();
    void thread_B_fixed_V_1_fu_1139_p3();
    void thread_B_fixed_V_3_fu_1157_p3();
    void thread_B_fixed_V_fu_1062_p4();
    void thread_G_fixed_V_1_fu_1170_p3();
    void thread_G_fixed_V_3_fu_1189_p3();
    void thread_R_V_fu_543_p4();
    void thread_R_fixed_V_1_fu_1202_p3();
    void thread_R_fixed_V_3_fu_1221_p3();
    void thread_add_ln700_10_fu_994_p2();
    void thread_add_ln700_1_fu_606_p2();
    void thread_add_ln700_2_fu_645_p2();
    void thread_add_ln700_3_fu_859_p2();
    void thread_add_ln700_4_fu_1006_p2();
    void thread_add_ln700_5_fu_934_p2();
    void thread_add_ln700_6_fu_835_p2();
    void thread_add_ln700_7_fu_979_p2();
    void thread_add_ln700_8_fu_886_p2();
    void thread_add_ln700_9_fu_1021_p2();
    void thread_add_ln700_fu_590_p2();
    void thread_and_ln415_1_fu_1271_p2();
    void thread_and_ln415_2_fu_1329_p2();
    void thread_and_ln415_3_fu_1387_p2();
    void thread_and_ln415_fu_745_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state10_pp0_stage1_iter3();
    void thread_ap_block_state11_pp0_stage0_iter4();
    void thread_ap_block_state12_pp0_stage1_iter4();
    void thread_ap_block_state13_pp0_stage0_iter5();
    void thread_ap_block_state14_pp0_stage1_iter5();
    void thread_ap_block_state15_pp0_stage0_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage1_iter6();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage1_iter2();
    void thread_ap_block_state9_pp0_stage0_iter3();
    void thread_ap_condition_1529();
    void thread_ap_condition_1530();
    void thread_ap_condition_1533();
    void thread_ap_condition_1547();
    void thread_ap_condition_1552();
    void thread_ap_condition_1555();
    void thread_ap_condition_1559();
    void thread_ap_condition_1563();
    void thread_ap_condition_369();
    void thread_ap_condition_680();
    void thread_ap_condition_738();
    void thread_ap_condition_811();
    void thread_ap_condition_873();
    void thread_ap_condition_882();
    void thread_ap_condition_896();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_phi_reg_pp0_iter0_tmp_V_reg_438();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_copy1_empty_data_V_address0();
    void thread_copy1_empty_data_V_ce0();
    void thread_copy1_empty_data_V_we0();
    void thread_copy1_histogram_V_address0();
    void thread_copy1_histogram_V_ce0();
    void thread_copy1_histogram_V_d0();
    void thread_copy1_histogram_V_we0();
    void thread_copy1_state_load_load_fu_766_p1();
    void thread_copy2_empty_data_V_address0();
    void thread_copy2_empty_data_V_ce0();
    void thread_copy2_empty_data_V_we0();
    void thread_copy2_histogram_V_address0();
    void thread_copy2_histogram_V_ce0();
    void thread_copy2_histogram_V_d0();
    void thread_copy2_histogram_V_we0();
    void thread_copy2_state_load_load_fu_803_p1();
    void thread_copy_select_V_fu_668_p3();
    void thread_frames_V_1_ack_in();
    void thread_frames_V_1_vld_in();
    void thread_grp_fu_1414_ce();
    void thread_grp_fu_1414_p0();
    void thread_grp_fu_1414_p1();
    void thread_grp_fu_1420_ce();
    void thread_grp_fu_1420_p0();
    void thread_grp_fu_1420_p1();
    void thread_grp_fu_1420_p10();
    void thread_grp_fu_1420_p2();
    void thread_grp_fu_1420_p20();
    void thread_grp_fu_1428_ce();
    void thread_grp_fu_1428_p0();
    void thread_grp_fu_1428_p1();
    void thread_grp_fu_1428_p2();
    void thread_grp_fu_1428_p20();
    void thread_grp_fu_1436_ce();
    void thread_grp_fu_1436_p0();
    void thread_grp_fu_1436_p1();
    void thread_grp_fu_1444_ce();
    void thread_grp_fu_1444_p0();
    void thread_grp_fu_1444_p1();
    void thread_grp_fu_1453_ce();
    void thread_grp_fu_1453_p0();
    void thread_grp_fu_1453_p1();
    void thread_grp_fu_1462_ce();
    void thread_grp_fu_1462_p0();
    void thread_grp_fu_1462_p1();
    void thread_grp_fu_1462_p2();
    void thread_grp_fu_1462_p20();
    void thread_grp_fu_463_p2();
    void thread_grp_fu_469_p2();
    void thread_grp_fu_629_ce();
    void thread_grp_fu_629_p0();
    void thread_grp_fu_635_ce();
    void thread_grp_fu_635_p0();
    void thread_grp_fu_701_ce();
    void thread_grp_fu_701_p0();
    void thread_grp_fu_707_ce();
    void thread_grp_fu_707_p0();
    void thread_grp_read_fu_247_p2();
    void thread_icmp_ln1494_1_fu_1165_p2();
    void thread_icmp_ln1494_2_fu_1197_p2();
    void thread_icmp_ln1494_fu_1072_p2();
    void thread_icmp_ln879_fu_680_p2();
    void thread_lhs_V_fu_1033_p3();
    void thread_newY_V_1_fu_954_p3();
    void thread_newY_V_2_fu_902_p1();
    void thread_newY_V_3_fu_906_p3();
    void thread_newY_V_4_fu_755_p2();
    void thread_newY_V_fu_950_p1();
    void thread_or_ln412_1_fu_1257_p2();
    void thread_or_ln412_2_fu_1315_p2();
    void thread_or_ln412_3_fu_1373_p2();
    void thread_or_ln412_fu_733_p2();
    void thread_p_Val2_20_fu_1229_p4();
    void thread_p_Val2_21_fu_1287_p4();
    void thread_p_Val2_24_fu_1345_p4();
    void thread_p_Val2_26_fu_1339_p2();
    void thread_p_Val2_27_fu_1397_p2();
    void thread_p_Val2_6_fu_717_p4();
    void thread_p_Val2_s_fu_1281_p2();
    void thread_pixels_V_1_ack_in();
    void thread_pixels_V_1_vld_in();
    void thread_r_1_fu_1251_p2();
    void thread_r_2_fu_1309_p2();
    void thread_r_3_fu_1367_p2();
    void thread_r_fu_689_p2();
    void thread_read_done_V_1_ack_in();
    void thread_read_done_V_1_data_in();
    void thread_read_done_V_1_vld_in();
    void thread_ret_V_10_fu_1099_p2();
    void thread_ret_V_11_fu_1123_p2();
    void thread_ret_V_9_fu_1085_p2();
    void thread_ret_V_fu_1056_p2();
    void thread_rows_V_1_ack_in();
    void thread_rows_V_1_vld_in();
    void thread_sext_ln1118_2_fu_1078_p1();
    void thread_sext_ln1118_3_fu_1049_p1();
    void thread_sext_ln1118_4_fu_1091_p1();
    void thread_sext_ln1118_5_fu_1115_p1();
    void thread_shared_memory_V_address0();
    void thread_shared_memory_V_ce0();
    void thread_shared_memory_V_d0();
    void thread_shared_memory_V_we0();
    void thread_shl_ln703_1_fu_575_p3();
    void thread_shl_ln_fu_564_p3();
    void thread_start_V_fu_713_p2();
    void thread_sum_after_V_1_ack_in();
    void thread_sum_after_V_1_data_in();
    void thread_sum_after_V_1_vld_in();
    void thread_sum_before_V_1_ack_in();
    void thread_sum_before_V_1_data_in();
    void thread_sum_before_V_1_vld_in();
    void thread_tmp_10_fu_1321_p3();
    void thread_tmp_11_fu_1355_p3();
    void thread_tmp_12_fu_1379_p3();
    void thread_tmp_2_fu_726_p3();
    void thread_tmp_3_fu_738_p3();
    void thread_tmp_4_fu_1149_p3();
    void thread_tmp_5_fu_1181_p3();
    void thread_tmp_6_fu_1213_p3();
    void thread_tmp_7_fu_1239_p3();
    void thread_tmp_8_fu_1263_p3();
    void thread_tmp_9_fu_1297_p3();
    void thread_trunc_ln199_fu_1145_p1();
    void thread_trunc_ln202_fu_1177_p1();
    void thread_trunc_ln205_fu_1209_p1();
    void thread_trunc_ln647_fu_676_p1();
    void thread_trunc_ln718_1_fu_1247_p1();
    void thread_trunc_ln718_2_fu_1305_p1();
    void thread_trunc_ln718_3_fu_1363_p1();
    void thread_trunc_ln718_fu_686_p1();
    void thread_values_V_1_ack_in();
    void thread_values_V_1_data_in();
    void thread_values_V_1_vld_in();
    void thread_video_in_TDATA_blk_n();
    void thread_video_in_TREADY();
    void thread_video_in_TREADY_int();
    void thread_video_out_TDATA_blk_n();
    void thread_video_out_TDATA_int();
    void thread_video_out_TVALID();
    void thread_video_out_TVALID_int();
    void thread_write_ready_V_0_ack_out();
    void thread_zext_ln1192_1_fu_1095_p1();
    void thread_zext_ln1192_2_fu_1119_p1();
    void thread_zext_ln1192_fu_1052_p1();
    void thread_zext_ln209_1_fu_848_p1();
    void thread_zext_ln209_fu_872_p1();
    void thread_zext_ln415_1_fu_1277_p1();
    void thread_zext_ln415_2_fu_1335_p1();
    void thread_zext_ln415_3_fu_1393_p1();
    void thread_zext_ln415_fu_751_p1();
    void thread_zext_ln544_1_fu_761_p1();
    void thread_zext_ln544_2_fu_818_p1();
    void thread_zext_ln544_3_fu_807_p1();
    void thread_zext_ln544_4_fu_781_p1();
    void thread_zext_ln544_5_fu_770_p1();
    void thread_zext_ln544_fu_798_p1();
    void thread_zext_ln700_1_fu_883_p1();
    void thread_zext_ln700_2_fu_1018_p1();
    void thread_zext_ln700_3_fu_991_p1();
    void thread_zext_ln700_fu_931_p1();
    void thread_zext_ln703_2_fu_561_p1();
    void thread_zext_ln703_3_fu_557_p1();
    void thread_zext_ln703_5_fu_1081_p1();
    void thread_zext_ln703_fu_553_p1();
    void thread_zext_ln728_1_fu_1045_p1();
    void thread_zext_ln728_fu_1041_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
