-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--W1_new_clk is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|new_clk
--register power-up is low

W1_new_clk = DFFEAS(W1_clk_counter[10], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_serial_audio_out_data is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data
--register power-up is low

AB1_serial_audio_out_data = DFFEAS(AB1_data_out_shift_reg[24], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--CC1_clk[0] is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|clk[0]
CC1_clk[0] = EQUATION NOT SUPPORTED;

--CC1_fb_clkin is clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|fb_clkin
CC1_fb_clkin = EQUATION NOT SUPPORTED;


--TB1_is_in_use_reg is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--register power-up is low

TB1_is_in_use_reg = AMPP_FUNCTION(A1L62, TB1L72, GND, !A1L39, A1L41);


--TB2_ram_rom_data_reg[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--register power-up is low

TB2_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L35, SB1_q_b[0], TB2_ram_rom_data_reg[1], TB2L18, TB2L41);


--W1_clk_counter[10] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]
--register power-up is low

W1_clk_counter[10] = DFFEAS(W1L2, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--AB1_data_out_shift_reg[24] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]
--register power-up is low

AB1_data_out_shift_reg[24] = DFFEAS(AB1L94, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--TB1_ram_rom_addr_reg[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
--register power-up is low

TB1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L62, TB1L6, TB1_ram_rom_addr_reg[1], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
--register power-up is low

TB1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L62, TB1L10, TB1_ram_rom_addr_reg[2], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
--register power-up is low

TB1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L62, TB1L14, TB1_ram_rom_addr_reg[3], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
--register power-up is low

TB1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L62, TB1L18, TB1_ram_rom_addr_reg[4], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[4] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
--register power-up is low

TB1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L62, TB1L22, TB1_ram_rom_addr_reg[5], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[5] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
--register power-up is low

TB1_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L62, TB1L26, TB1_ram_rom_addr_reg[6], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[6] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]
--register power-up is low

TB1_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L62, TB1L30, TB1_ram_rom_addr_reg[7], !A1L41, TB1L76, TB1L83);


--XB1_ram_block3a16 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a16
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a16_PORT_A_data_in = VCC;
XB1_ram_block3a16_PORT_A_data_in_reg = DFFE(XB1_ram_block3a16_PORT_A_data_in, XB1_ram_block3a16_clock_0, , , );
XB1_ram_block3a16_PORT_B_data_in = TB1_ram_rom_data_reg[0];
XB1_ram_block3a16_PORT_B_data_in_reg = DFFE(XB1_ram_block3a16_PORT_B_data_in, XB1_ram_block3a16_clock_1, , , );
XB1_ram_block3a16_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a16_PORT_A_address_reg = DFFE(XB1_ram_block3a16_PORT_A_address, XB1_ram_block3a16_clock_0, , , );
XB1_ram_block3a16_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a16_PORT_B_address_reg = DFFE(XB1_ram_block3a16_PORT_B_address, XB1_ram_block3a16_clock_1, , , );
XB1_ram_block3a16_PORT_A_write_enable = GND;
XB1_ram_block3a16_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a16_PORT_A_write_enable, XB1_ram_block3a16_clock_0, , , );
XB1_ram_block3a16_PORT_A_read_enable = VCC;
XB1_ram_block3a16_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a16_PORT_A_read_enable, XB1_ram_block3a16_clock_0, , , );
XB1_ram_block3a16_PORT_B_write_enable = YB2L2;
XB1_ram_block3a16_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a16_PORT_B_write_enable, XB1_ram_block3a16_clock_1, , , );
XB1_ram_block3a16_PORT_B_read_enable = VCC;
XB1_ram_block3a16_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a16_PORT_B_read_enable, XB1_ram_block3a16_clock_1, , , );
XB1_ram_block3a16_clock_0 = CLOCK_50;
XB1_ram_block3a16_clock_1 = A1L62;
XB1_ram_block3a16_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a16_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a16_PORT_A_data_out = MEMORY(XB1_ram_block3a16_PORT_A_data_in_reg, XB1_ram_block3a16_PORT_B_data_in_reg, XB1_ram_block3a16_PORT_A_address_reg, XB1_ram_block3a16_PORT_B_address_reg, XB1_ram_block3a16_PORT_A_write_enable_reg, XB1_ram_block3a16_PORT_A_read_enable_reg, XB1_ram_block3a16_PORT_B_write_enable_reg, XB1_ram_block3a16_PORT_B_read_enable_reg, , , XB1_ram_block3a16_clock_0, XB1_ram_block3a16_clock_1, XB1_ram_block3a16_clock_enable_0, XB1_ram_block3a16_clock_enable_1, , , , );
XB1_ram_block3a16_PORT_A_data_out_reg = DFFE(XB1_ram_block3a16_PORT_A_data_out, XB1_ram_block3a16_clock_0, , , );
XB1_ram_block3a16 = XB1_ram_block3a16_PORT_A_data_out_reg[0];

--XB1M619 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a16~PORTBDATAOUT0
XB1M619_PORT_A_data_in = VCC;
XB1M619_PORT_A_data_in_reg = DFFE(XB1M619_PORT_A_data_in, XB1M619_clock_0, , , );
XB1M619_PORT_B_data_in = TB1_ram_rom_data_reg[0];
XB1M619_PORT_B_data_in_reg = DFFE(XB1M619_PORT_B_data_in, XB1M619_clock_1, , , );
XB1M619_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M619_PORT_A_address_reg = DFFE(XB1M619_PORT_A_address, XB1M619_clock_0, , , );
XB1M619_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M619_PORT_B_address_reg = DFFE(XB1M619_PORT_B_address, XB1M619_clock_1, , , );
XB1M619_PORT_A_write_enable = GND;
XB1M619_PORT_A_write_enable_reg = DFFE(XB1M619_PORT_A_write_enable, XB1M619_clock_0, , , );
XB1M619_PORT_A_read_enable = VCC;
XB1M619_PORT_A_read_enable_reg = DFFE(XB1M619_PORT_A_read_enable, XB1M619_clock_0, , , );
XB1M619_PORT_B_write_enable = YB2L2;
XB1M619_PORT_B_write_enable_reg = DFFE(XB1M619_PORT_B_write_enable, XB1M619_clock_1, , , );
XB1M619_PORT_B_read_enable = VCC;
XB1M619_PORT_B_read_enable_reg = DFFE(XB1M619_PORT_B_read_enable, XB1M619_clock_1, , , );
XB1M619_clock_0 = CLOCK_50;
XB1M619_clock_1 = A1L62;
XB1M619_clock_enable_0 = E1_data_address_reg[13];
XB1M619_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M619_PORT_B_data_out = MEMORY(XB1M619_PORT_A_data_in_reg, XB1M619_PORT_B_data_in_reg, XB1M619_PORT_A_address_reg, XB1M619_PORT_B_address_reg, XB1M619_PORT_A_write_enable_reg, XB1M619_PORT_A_read_enable_reg, XB1M619_PORT_B_write_enable_reg, XB1M619_PORT_B_read_enable_reg, , , XB1M619_clock_0, XB1M619_clock_1, XB1M619_clock_enable_0, XB1M619_clock_enable_1, , , , );
XB1M619 = XB1M619_PORT_B_data_out[0];


--XB1_ram_block3a0 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a0
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a0_PORT_A_data_in = VCC;
XB1_ram_block3a0_PORT_A_data_in_reg = DFFE(XB1_ram_block3a0_PORT_A_data_in, XB1_ram_block3a0_clock_0, , , );
XB1_ram_block3a0_PORT_B_data_in = TB1_ram_rom_data_reg[0];
XB1_ram_block3a0_PORT_B_data_in_reg = DFFE(XB1_ram_block3a0_PORT_B_data_in, XB1_ram_block3a0_clock_1, , , );
XB1_ram_block3a0_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a0_PORT_A_address_reg = DFFE(XB1_ram_block3a0_PORT_A_address, XB1_ram_block3a0_clock_0, , , );
XB1_ram_block3a0_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a0_PORT_B_address_reg = DFFE(XB1_ram_block3a0_PORT_B_address, XB1_ram_block3a0_clock_1, , , );
XB1_ram_block3a0_PORT_A_write_enable = GND;
XB1_ram_block3a0_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a0_PORT_A_write_enable, XB1_ram_block3a0_clock_0, , , );
XB1_ram_block3a0_PORT_A_read_enable = VCC;
XB1_ram_block3a0_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a0_PORT_A_read_enable, XB1_ram_block3a0_clock_0, , , );
XB1_ram_block3a0_PORT_B_write_enable = YB2L1;
XB1_ram_block3a0_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a0_PORT_B_write_enable, XB1_ram_block3a0_clock_1, , , );
XB1_ram_block3a0_PORT_B_read_enable = VCC;
XB1_ram_block3a0_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a0_PORT_B_read_enable, XB1_ram_block3a0_clock_1, , , );
XB1_ram_block3a0_clock_0 = CLOCK_50;
XB1_ram_block3a0_clock_1 = A1L62;
XB1_ram_block3a0_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a0_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a0_PORT_A_data_out = MEMORY(XB1_ram_block3a0_PORT_A_data_in_reg, XB1_ram_block3a0_PORT_B_data_in_reg, XB1_ram_block3a0_PORT_A_address_reg, XB1_ram_block3a0_PORT_B_address_reg, XB1_ram_block3a0_PORT_A_write_enable_reg, XB1_ram_block3a0_PORT_A_read_enable_reg, XB1_ram_block3a0_PORT_B_write_enable_reg, XB1_ram_block3a0_PORT_B_read_enable_reg, , , XB1_ram_block3a0_clock_0, XB1_ram_block3a0_clock_1, XB1_ram_block3a0_clock_enable_0, XB1_ram_block3a0_clock_enable_1, , , , );
XB1_ram_block3a0_PORT_A_data_out_reg = DFFE(XB1_ram_block3a0_PORT_A_data_out, XB1_ram_block3a0_clock_0, , , );
XB1_ram_block3a0 = XB1_ram_block3a0_PORT_A_data_out_reg[0];

--XB1M43 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a0~PORTBDATAOUT0
XB1M43_PORT_A_data_in = VCC;
XB1M43_PORT_A_data_in_reg = DFFE(XB1M43_PORT_A_data_in, XB1M43_clock_0, , , );
XB1M43_PORT_B_data_in = TB1_ram_rom_data_reg[0];
XB1M43_PORT_B_data_in_reg = DFFE(XB1M43_PORT_B_data_in, XB1M43_clock_1, , , );
XB1M43_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M43_PORT_A_address_reg = DFFE(XB1M43_PORT_A_address, XB1M43_clock_0, , , );
XB1M43_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M43_PORT_B_address_reg = DFFE(XB1M43_PORT_B_address, XB1M43_clock_1, , , );
XB1M43_PORT_A_write_enable = GND;
XB1M43_PORT_A_write_enable_reg = DFFE(XB1M43_PORT_A_write_enable, XB1M43_clock_0, , , );
XB1M43_PORT_A_read_enable = VCC;
XB1M43_PORT_A_read_enable_reg = DFFE(XB1M43_PORT_A_read_enable, XB1M43_clock_0, , , );
XB1M43_PORT_B_write_enable = YB2L1;
XB1M43_PORT_B_write_enable_reg = DFFE(XB1M43_PORT_B_write_enable, XB1M43_clock_1, , , );
XB1M43_PORT_B_read_enable = VCC;
XB1M43_PORT_B_read_enable_reg = DFFE(XB1M43_PORT_B_read_enable, XB1M43_clock_1, , , );
XB1M43_clock_0 = CLOCK_50;
XB1M43_clock_1 = A1L62;
XB1M43_clock_enable_0 = !E1_data_address_reg[13];
XB1M43_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M43_PORT_B_data_out = MEMORY(XB1M43_PORT_A_data_in_reg, XB1M43_PORT_B_data_in_reg, XB1M43_PORT_A_address_reg, XB1M43_PORT_B_address_reg, XB1M43_PORT_A_write_enable_reg, XB1M43_PORT_A_read_enable_reg, XB1M43_PORT_B_write_enable_reg, XB1M43_PORT_B_read_enable_reg, , , XB1M43_clock_0, XB1M43_clock_1, XB1M43_clock_enable_0, XB1M43_clock_enable_1, , , , );
XB1M43 = XB1M43_PORT_B_data_out[0];


--SB1_q_b[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[0]_PORT_A_data_in = VCC;
SB1_q_b[0]_PORT_A_data_in_reg = DFFE(SB1_q_b[0]_PORT_A_data_in, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_data_in = TB2_ram_rom_data_reg[0];
SB1_q_b[0]_PORT_B_data_in_reg = DFFE(SB1_q_b[0]_PORT_B_data_in, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_b[0]_PORT_A_address_reg = DFFE(SB1_q_b[0]_PORT_A_address, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_b[0]_PORT_B_address_reg = DFFE(SB1_q_b[0]_PORT_B_address, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_A_write_enable = GND;
SB1_q_b[0]_PORT_A_write_enable_reg = DFFE(SB1_q_b[0]_PORT_A_write_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_A_read_enable = VCC;
SB1_q_b[0]_PORT_A_read_enable_reg = DFFE(SB1_q_b[0]_PORT_A_read_enable, SB1_q_b[0]_clock_0, , , );
SB1_q_b[0]_PORT_B_write_enable = TB2L8;
SB1_q_b[0]_PORT_B_write_enable_reg = DFFE(SB1_q_b[0]_PORT_B_write_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_PORT_B_read_enable = VCC;
SB1_q_b[0]_PORT_B_read_enable_reg = DFFE(SB1_q_b[0]_PORT_B_read_enable, SB1_q_b[0]_clock_1, , , );
SB1_q_b[0]_clock_0 = CLOCK_50;
SB1_q_b[0]_clock_1 = A1L35;
SB1_q_b[0]_PORT_B_data_out = MEMORY(SB1_q_b[0]_PORT_A_data_in_reg, SB1_q_b[0]_PORT_B_data_in_reg, SB1_q_b[0]_PORT_A_address_reg, SB1_q_b[0]_PORT_B_address_reg, SB1_q_b[0]_PORT_A_write_enable_reg, SB1_q_b[0]_PORT_A_read_enable_reg, SB1_q_b[0]_PORT_B_write_enable_reg, SB1_q_b[0]_PORT_B_read_enable_reg, , , SB1_q_b[0]_clock_0, SB1_q_b[0]_clock_1, , , , , , );
SB1_q_b[0] = SB1_q_b[0]_PORT_B_data_out[0];


--TB2_ram_rom_data_reg[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--register power-up is low

TB2_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L35, SB1_q_b[1], TB2_ram_rom_data_reg[2], TB2L18, TB2L41);


--W1L2 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~1
W1L2_adder_eqn = ( W1_clk_counter[10] ) + ( GND ) + ( W1L7 );
W1L2 = SUM(W1L2_adder_eqn);


--X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE
--register power-up is low

X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE = DFFEAS(X1L18, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--HB3_q_b[23] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[23]_PORT_A_data_in = ZB1L16;
HB3_q_b[23]_PORT_A_data_in_reg = DFFE(HB3_q_b[23]_PORT_A_data_in, HB3_q_b[23]_clock_0, , , );
HB3_q_b[23]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[23]_PORT_A_address_reg = DFFE(HB3_q_b[23]_PORT_A_address, HB3_q_b[23]_clock_0, , , );
HB3_q_b[23]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[23]_PORT_B_address_reg = DFFE(HB3_q_b[23]_PORT_B_address, HB3_q_b[23]_clock_1, , , );
HB3_q_b[23]_PORT_A_write_enable = !AB1L65;
HB3_q_b[23]_PORT_A_write_enable_reg = DFFE(HB3_q_b[23]_PORT_A_write_enable, HB3_q_b[23]_clock_0, , , );
HB3_q_b[23]_PORT_B_read_enable = VCC;
HB3_q_b[23]_PORT_B_read_enable_reg = DFFE(HB3_q_b[23]_PORT_B_read_enable, HB3_q_b[23]_clock_1, , , );
HB3_q_b[23]_clock_0 = CLOCK_50;
HB3_q_b[23]_clock_1 = CLOCK_50;
HB3_q_b[23]_clock_enable_0 = !AB1L65;
HB3_q_b[23]_PORT_B_data_out = MEMORY(HB3_q_b[23]_PORT_A_data_in_reg, , HB3_q_b[23]_PORT_A_address_reg, HB3_q_b[23]_PORT_B_address_reg, HB3_q_b[23]_PORT_A_write_enable_reg, , , HB3_q_b[23]_PORT_B_read_enable_reg, , , HB3_q_b[23]_clock_0, HB3_q_b[23]_clock_1, HB3_q_b[23]_clock_enable_0, , , , , );
HB3_q_b[23] = HB3_q_b[23]_PORT_B_data_out[0];


--D1_done_dac_channel_sync is audio_codec:codec|done_dac_channel_sync
--register power-up is low

D1_done_dac_channel_sync = DFFEAS(D1L11, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--HB4_q_b[23] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[23]_PORT_A_data_in = ZB1L16;
HB4_q_b[23]_PORT_A_data_in_reg = DFFE(HB4_q_b[23]_PORT_A_data_in, HB4_q_b[23]_clock_0, , , );
HB4_q_b[23]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[23]_PORT_A_address_reg = DFFE(HB4_q_b[23]_PORT_A_address, HB4_q_b[23]_clock_0, , , );
HB4_q_b[23]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[23]_PORT_B_address_reg = DFFE(HB4_q_b[23]_PORT_B_address, HB4_q_b[23]_clock_1, , , );
HB4_q_b[23]_PORT_A_write_enable = !AB1L66;
HB4_q_b[23]_PORT_A_write_enable_reg = DFFE(HB4_q_b[23]_PORT_A_write_enable, HB4_q_b[23]_clock_0, , , );
HB4_q_b[23]_PORT_B_read_enable = VCC;
HB4_q_b[23]_PORT_B_read_enable_reg = DFFE(HB4_q_b[23]_PORT_B_read_enable, HB4_q_b[23]_clock_1, , , );
HB4_q_b[23]_clock_0 = CLOCK_50;
HB4_q_b[23]_clock_1 = CLOCK_50;
HB4_q_b[23]_clock_enable_0 = !AB1L66;
HB4_q_b[23]_PORT_B_data_out = MEMORY(HB4_q_b[23]_PORT_A_data_in_reg, , HB4_q_b[23]_PORT_A_address_reg, HB4_q_b[23]_PORT_B_address_reg, HB4_q_b[23]_PORT_A_write_enable_reg, , , HB4_q_b[23]_PORT_B_read_enable_reg, , , HB4_q_b[23]_clock_0, HB4_q_b[23]_clock_1, HB4_q_b[23]_clock_enable_0, , , , , );
HB4_q_b[23] = HB4_q_b[23]_PORT_B_data_out[0];


--AB1_left_channel_was_read is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read
--register power-up is low

AB1_left_channel_was_read = DFFEAS(AB1L129, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_data_out_shift_reg[23] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]
--register power-up is low

AB1_data_out_shift_reg[23] = DFFEAS(AB1L95, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--TB1L6 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~1
TB1L6 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[0]);

--TB1L7 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~2
TB1L7 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[0]);


--TB1L10 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~5
TB1L10 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[1], TB1L7);

--TB1L11 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~6
TB1L11 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[1], TB1L7);


--TB1L14 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~9
TB1L14 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[2], TB1L11);

--TB1L15 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~10
TB1L15 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[2], TB1L11);


--TB1L18 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~13
TB1L18 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[3], TB1L15);

--TB1L19 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~14
TB1L19 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[3], TB1L15);


--TB1L22 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~17
TB1L22 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[4], TB1L19);

--TB1L23 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~18
TB1L23 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[4], TB1L19);


--TB1L26 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~21
TB1L26 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[5], TB1L23);

--TB1L27 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~22
TB1L27 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[5], TB1L23);


--TB1L30 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~25
TB1L30 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[6], TB1L27);

--TB1L31 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~26
TB1L31 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[6], TB1L27);


--TB1_ram_rom_addr_reg[7] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]
--register power-up is low

TB1_ram_rom_addr_reg[7] = AMPP_FUNCTION(A1L62, TB1L34, TB1_ram_rom_addr_reg[8], !A1L41, TB1L76, TB1L83);


--XB1_ram_block3a17 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a17
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a17_PORT_A_data_in = VCC;
XB1_ram_block3a17_PORT_A_data_in_reg = DFFE(XB1_ram_block3a17_PORT_A_data_in, XB1_ram_block3a17_clock_0, , , );
XB1_ram_block3a17_PORT_B_data_in = TB1_ram_rom_data_reg[1];
XB1_ram_block3a17_PORT_B_data_in_reg = DFFE(XB1_ram_block3a17_PORT_B_data_in, XB1_ram_block3a17_clock_1, , , );
XB1_ram_block3a17_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a17_PORT_A_address_reg = DFFE(XB1_ram_block3a17_PORT_A_address, XB1_ram_block3a17_clock_0, , , );
XB1_ram_block3a17_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a17_PORT_B_address_reg = DFFE(XB1_ram_block3a17_PORT_B_address, XB1_ram_block3a17_clock_1, , , );
XB1_ram_block3a17_PORT_A_write_enable = GND;
XB1_ram_block3a17_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a17_PORT_A_write_enable, XB1_ram_block3a17_clock_0, , , );
XB1_ram_block3a17_PORT_A_read_enable = VCC;
XB1_ram_block3a17_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a17_PORT_A_read_enable, XB1_ram_block3a17_clock_0, , , );
XB1_ram_block3a17_PORT_B_write_enable = YB2L2;
XB1_ram_block3a17_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a17_PORT_B_write_enable, XB1_ram_block3a17_clock_1, , , );
XB1_ram_block3a17_PORT_B_read_enable = VCC;
XB1_ram_block3a17_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a17_PORT_B_read_enable, XB1_ram_block3a17_clock_1, , , );
XB1_ram_block3a17_clock_0 = CLOCK_50;
XB1_ram_block3a17_clock_1 = A1L62;
XB1_ram_block3a17_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a17_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a17_PORT_A_data_out = MEMORY(XB1_ram_block3a17_PORT_A_data_in_reg, XB1_ram_block3a17_PORT_B_data_in_reg, XB1_ram_block3a17_PORT_A_address_reg, XB1_ram_block3a17_PORT_B_address_reg, XB1_ram_block3a17_PORT_A_write_enable_reg, XB1_ram_block3a17_PORT_A_read_enable_reg, XB1_ram_block3a17_PORT_B_write_enable_reg, XB1_ram_block3a17_PORT_B_read_enable_reg, , , XB1_ram_block3a17_clock_0, XB1_ram_block3a17_clock_1, XB1_ram_block3a17_clock_enable_0, XB1_ram_block3a17_clock_enable_1, , , , );
XB1_ram_block3a17_PORT_A_data_out_reg = DFFE(XB1_ram_block3a17_PORT_A_data_out, XB1_ram_block3a17_clock_0, , , );
XB1_ram_block3a17 = XB1_ram_block3a17_PORT_A_data_out_reg[0];

--XB1M655 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a17~PORTBDATAOUT0
XB1M655_PORT_A_data_in = VCC;
XB1M655_PORT_A_data_in_reg = DFFE(XB1M655_PORT_A_data_in, XB1M655_clock_0, , , );
XB1M655_PORT_B_data_in = TB1_ram_rom_data_reg[1];
XB1M655_PORT_B_data_in_reg = DFFE(XB1M655_PORT_B_data_in, XB1M655_clock_1, , , );
XB1M655_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M655_PORT_A_address_reg = DFFE(XB1M655_PORT_A_address, XB1M655_clock_0, , , );
XB1M655_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M655_PORT_B_address_reg = DFFE(XB1M655_PORT_B_address, XB1M655_clock_1, , , );
XB1M655_PORT_A_write_enable = GND;
XB1M655_PORT_A_write_enable_reg = DFFE(XB1M655_PORT_A_write_enable, XB1M655_clock_0, , , );
XB1M655_PORT_A_read_enable = VCC;
XB1M655_PORT_A_read_enable_reg = DFFE(XB1M655_PORT_A_read_enable, XB1M655_clock_0, , , );
XB1M655_PORT_B_write_enable = YB2L2;
XB1M655_PORT_B_write_enable_reg = DFFE(XB1M655_PORT_B_write_enable, XB1M655_clock_1, , , );
XB1M655_PORT_B_read_enable = VCC;
XB1M655_PORT_B_read_enable_reg = DFFE(XB1M655_PORT_B_read_enable, XB1M655_clock_1, , , );
XB1M655_clock_0 = CLOCK_50;
XB1M655_clock_1 = A1L62;
XB1M655_clock_enable_0 = E1_data_address_reg[13];
XB1M655_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M655_PORT_B_data_out = MEMORY(XB1M655_PORT_A_data_in_reg, XB1M655_PORT_B_data_in_reg, XB1M655_PORT_A_address_reg, XB1M655_PORT_B_address_reg, XB1M655_PORT_A_write_enable_reg, XB1M655_PORT_A_read_enable_reg, XB1M655_PORT_B_write_enable_reg, XB1M655_PORT_B_read_enable_reg, , , XB1M655_clock_0, XB1M655_clock_1, XB1M655_clock_enable_0, XB1M655_clock_enable_1, , , , );
XB1M655 = XB1M655_PORT_B_data_out[0];


--XB1_ram_block3a1 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a1
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a1_PORT_A_data_in = VCC;
XB1_ram_block3a1_PORT_A_data_in_reg = DFFE(XB1_ram_block3a1_PORT_A_data_in, XB1_ram_block3a1_clock_0, , , );
XB1_ram_block3a1_PORT_B_data_in = TB1_ram_rom_data_reg[1];
XB1_ram_block3a1_PORT_B_data_in_reg = DFFE(XB1_ram_block3a1_PORT_B_data_in, XB1_ram_block3a1_clock_1, , , );
XB1_ram_block3a1_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a1_PORT_A_address_reg = DFFE(XB1_ram_block3a1_PORT_A_address, XB1_ram_block3a1_clock_0, , , );
XB1_ram_block3a1_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a1_PORT_B_address_reg = DFFE(XB1_ram_block3a1_PORT_B_address, XB1_ram_block3a1_clock_1, , , );
XB1_ram_block3a1_PORT_A_write_enable = GND;
XB1_ram_block3a1_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a1_PORT_A_write_enable, XB1_ram_block3a1_clock_0, , , );
XB1_ram_block3a1_PORT_A_read_enable = VCC;
XB1_ram_block3a1_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a1_PORT_A_read_enable, XB1_ram_block3a1_clock_0, , , );
XB1_ram_block3a1_PORT_B_write_enable = YB2L1;
XB1_ram_block3a1_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a1_PORT_B_write_enable, XB1_ram_block3a1_clock_1, , , );
XB1_ram_block3a1_PORT_B_read_enable = VCC;
XB1_ram_block3a1_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a1_PORT_B_read_enable, XB1_ram_block3a1_clock_1, , , );
XB1_ram_block3a1_clock_0 = CLOCK_50;
XB1_ram_block3a1_clock_1 = A1L62;
XB1_ram_block3a1_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a1_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a1_PORT_A_data_out = MEMORY(XB1_ram_block3a1_PORT_A_data_in_reg, XB1_ram_block3a1_PORT_B_data_in_reg, XB1_ram_block3a1_PORT_A_address_reg, XB1_ram_block3a1_PORT_B_address_reg, XB1_ram_block3a1_PORT_A_write_enable_reg, XB1_ram_block3a1_PORT_A_read_enable_reg, XB1_ram_block3a1_PORT_B_write_enable_reg, XB1_ram_block3a1_PORT_B_read_enable_reg, , , XB1_ram_block3a1_clock_0, XB1_ram_block3a1_clock_1, XB1_ram_block3a1_clock_enable_0, XB1_ram_block3a1_clock_enable_1, , , , );
XB1_ram_block3a1_PORT_A_data_out_reg = DFFE(XB1_ram_block3a1_PORT_A_data_out, XB1_ram_block3a1_clock_0, , , );
XB1_ram_block3a1 = XB1_ram_block3a1_PORT_A_data_out_reg[0];

--XB1M79 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a1~PORTBDATAOUT0
XB1M79_PORT_A_data_in = VCC;
XB1M79_PORT_A_data_in_reg = DFFE(XB1M79_PORT_A_data_in, XB1M79_clock_0, , , );
XB1M79_PORT_B_data_in = TB1_ram_rom_data_reg[1];
XB1M79_PORT_B_data_in_reg = DFFE(XB1M79_PORT_B_data_in, XB1M79_clock_1, , , );
XB1M79_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M79_PORT_A_address_reg = DFFE(XB1M79_PORT_A_address, XB1M79_clock_0, , , );
XB1M79_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M79_PORT_B_address_reg = DFFE(XB1M79_PORT_B_address, XB1M79_clock_1, , , );
XB1M79_PORT_A_write_enable = GND;
XB1M79_PORT_A_write_enable_reg = DFFE(XB1M79_PORT_A_write_enable, XB1M79_clock_0, , , );
XB1M79_PORT_A_read_enable = VCC;
XB1M79_PORT_A_read_enable_reg = DFFE(XB1M79_PORT_A_read_enable, XB1M79_clock_0, , , );
XB1M79_PORT_B_write_enable = YB2L1;
XB1M79_PORT_B_write_enable_reg = DFFE(XB1M79_PORT_B_write_enable, XB1M79_clock_1, , , );
XB1M79_PORT_B_read_enable = VCC;
XB1M79_PORT_B_read_enable_reg = DFFE(XB1M79_PORT_B_read_enable, XB1M79_clock_1, , , );
XB1M79_clock_0 = CLOCK_50;
XB1M79_clock_1 = A1L62;
XB1M79_clock_enable_0 = !E1_data_address_reg[13];
XB1M79_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M79_PORT_B_data_out = MEMORY(XB1M79_PORT_A_data_in_reg, XB1M79_PORT_B_data_in_reg, XB1M79_PORT_A_address_reg, XB1M79_PORT_B_address_reg, XB1M79_PORT_A_write_enable_reg, XB1M79_PORT_A_read_enable_reg, XB1M79_PORT_B_write_enable_reg, XB1M79_PORT_B_read_enable_reg, , , XB1M79_clock_0, XB1M79_clock_1, XB1M79_clock_enable_0, XB1M79_clock_enable_1, , , , );
XB1M79 = XB1M79_PORT_B_data_out[0];


--TB1_ram_rom_addr_reg[13] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]
--register power-up is low

TB1_ram_rom_addr_reg[13] = AMPP_FUNCTION(A1L62, TB1L38, A1L63, !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[8] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]
--register power-up is low

TB1_ram_rom_addr_reg[8] = AMPP_FUNCTION(A1L62, TB1L42, TB1_ram_rom_addr_reg[9], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[9] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]
--register power-up is low

TB1_ram_rom_addr_reg[9] = AMPP_FUNCTION(A1L62, TB1L46, TB1_ram_rom_addr_reg[10], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[10] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]
--register power-up is low

TB1_ram_rom_addr_reg[10] = AMPP_FUNCTION(A1L62, TB1L50, TB1_ram_rom_addr_reg[11], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[11] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]
--register power-up is low

TB1_ram_rom_addr_reg[11] = AMPP_FUNCTION(A1L62, TB1L54, TB1_ram_rom_addr_reg[12], !A1L41, TB1L76, TB1L83);


--TB1_ram_rom_addr_reg[12] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]
--register power-up is low

TB1_ram_rom_addr_reg[12] = AMPP_FUNCTION(A1L62, TB1L58, TB1_ram_rom_addr_reg[13], !A1L41, TB1L76, TB1L83);


--SB1_q_b[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[1]_PORT_A_data_in = VCC;
SB1_q_b[1]_PORT_A_data_in_reg = DFFE(SB1_q_b[1]_PORT_A_data_in, SB1_q_b[1]_clock_0, , , );
SB1_q_b[1]_PORT_B_data_in = TB2_ram_rom_data_reg[1];
SB1_q_b[1]_PORT_B_data_in_reg = DFFE(SB1_q_b[1]_PORT_B_data_in, SB1_q_b[1]_clock_1, , , );
SB1_q_b[1]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_b[1]_PORT_A_address_reg = DFFE(SB1_q_b[1]_PORT_A_address, SB1_q_b[1]_clock_0, , , );
SB1_q_b[1]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_b[1]_PORT_B_address_reg = DFFE(SB1_q_b[1]_PORT_B_address, SB1_q_b[1]_clock_1, , , );
SB1_q_b[1]_PORT_A_write_enable = GND;
SB1_q_b[1]_PORT_A_write_enable_reg = DFFE(SB1_q_b[1]_PORT_A_write_enable, SB1_q_b[1]_clock_0, , , );
SB1_q_b[1]_PORT_A_read_enable = VCC;
SB1_q_b[1]_PORT_A_read_enable_reg = DFFE(SB1_q_b[1]_PORT_A_read_enable, SB1_q_b[1]_clock_0, , , );
SB1_q_b[1]_PORT_B_write_enable = TB2L8;
SB1_q_b[1]_PORT_B_write_enable_reg = DFFE(SB1_q_b[1]_PORT_B_write_enable, SB1_q_b[1]_clock_1, , , );
SB1_q_b[1]_PORT_B_read_enable = VCC;
SB1_q_b[1]_PORT_B_read_enable_reg = DFFE(SB1_q_b[1]_PORT_B_read_enable, SB1_q_b[1]_clock_1, , , );
SB1_q_b[1]_clock_0 = CLOCK_50;
SB1_q_b[1]_clock_1 = A1L35;
SB1_q_b[1]_PORT_B_data_out = MEMORY(SB1_q_b[1]_PORT_A_data_in_reg, SB1_q_b[1]_PORT_B_data_in_reg, SB1_q_b[1]_PORT_A_address_reg, SB1_q_b[1]_PORT_B_address_reg, SB1_q_b[1]_PORT_A_write_enable_reg, SB1_q_b[1]_PORT_A_read_enable_reg, SB1_q_b[1]_PORT_B_write_enable_reg, SB1_q_b[1]_PORT_B_read_enable_reg, , , SB1_q_b[1]_clock_0, SB1_q_b[1]_clock_1, , , , , , );
SB1_q_b[1] = SB1_q_b[1]_PORT_B_data_out[0];


--TB2_ram_rom_data_reg[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--register power-up is low

TB2_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L35, SB1_q_b[2], TB2_ram_rom_data_reg[3], TB2L18, TB2L41);


--X1L1 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Mux0~0
X1L1 = ( !X1_current_bit[1] & ( ((!X1_current_bit[2] & (((X1L6)))) # (X1_current_bit[2] & ((!X1L6 & ((X1_current_byte[4]))) # (X1L6 & (X1_current_byte[5]))))) ) ) # ( X1_current_bit[1] & ( ((!X1_current_bit[2] & (((X1L6)))) # (X1_current_bit[2] & ((!X1L6 & ((X1_current_byte[6]))) # (X1L6 & (X1_current_byte[7]))))) ) );


--X1_s_i2c_transceiver.I2C_STATE_2_START_BIT is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT
--register power-up is low

X1_s_i2c_transceiver.I2C_STATE_2_START_BIT = DFFEAS(X1L12, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT
--register power-up is low

X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT = DFFEAS(X1L17, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE
--register power-up is low

X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE = DFFEAS(X1L15, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--W1L6 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~5
W1L6_adder_eqn = ( W1_clk_counter[9] ) + ( GND ) + ( W1L11 );
W1L6 = SUM(W1L6_adder_eqn);

--W1L7 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~6
W1L7_adder_eqn = ( W1_clk_counter[9] ) + ( GND ) + ( W1L11 );
W1L7 = CARRY(W1L7_adder_eqn);


--V1_transfer_data is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data
--register power-up is low

V1_transfer_data = DFFEAS(V1L102, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--V1_send_stop_bit is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit
--register power-up is low

V1_send_stop_bit = DFFEAS(V1L100, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--V1_send_start_bit is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit
--register power-up is low

V1_send_start_bit = DFFEAS(V1L98, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--W1_middle_of_high_level is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level
--register power-up is low

W1_middle_of_high_level = DFFEAS(W1L56, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--W1_middle_of_low_level is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level
--register power-up is low

W1_middle_of_low_level = DFFEAS(W1L58, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--X1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK
--register power-up is low

X1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK = DFFEAS(X1L16, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--FB3_full_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff
--register power-up is low

FB3_full_dff = DFFEAS(FB3L1, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_right_audio_fifo_read_space[1] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1]
--register power-up is low

Z1_right_audio_fifo_read_space[1] = DFFEAS(KB2_counter_reg_bit[1], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_right_audio_fifo_read_space[0] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0]
--register power-up is low

Z1_right_audio_fifo_read_space[0] = DFFEAS(KB2_counter_reg_bit[0], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_left_audio_fifo_read_space[6] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]
--register power-up is low

Z1_left_audio_fifo_read_space[6] = DFFEAS(KB1_counter_reg_bit[6], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_left_audio_fifo_read_space[7] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]
--register power-up is low

Z1_left_audio_fifo_read_space[7] = DFFEAS(FB1_full_dff, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_left_audio_fifo_read_space[5] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5]
--register power-up is low

Z1_left_audio_fifo_read_space[5] = DFFEAS(KB1_counter_reg_bit[5], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_left_audio_fifo_read_space[4] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[4]
--register power-up is low

Z1_left_audio_fifo_read_space[4] = DFFEAS(KB1_counter_reg_bit[4], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_left_audio_fifo_read_space[3] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[3]
--register power-up is low

Z1_left_audio_fifo_read_space[3] = DFFEAS(KB1_counter_reg_bit[3], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_left_audio_fifo_read_space[2] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2]
--register power-up is low

Z1_left_audio_fifo_read_space[2] = DFFEAS(KB1_counter_reg_bit[2], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_left_audio_fifo_read_space[1] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1]
--register power-up is low

Z1_left_audio_fifo_read_space[1] = DFFEAS(KB1_counter_reg_bit[1], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_left_audio_fifo_read_space[0] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]
--register power-up is low

Z1_left_audio_fifo_read_space[0] = DFFEAS(KB1_counter_reg_bit[0], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_right_audio_fifo_read_space[7] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7]
--register power-up is low

Z1_right_audio_fifo_read_space[7] = DFFEAS(FB2_full_dff, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_right_audio_fifo_read_space[6] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6]
--register power-up is low

Z1_right_audio_fifo_read_space[6] = DFFEAS(KB2_counter_reg_bit[6], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_right_audio_fifo_read_space[5] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5]
--register power-up is low

Z1_right_audio_fifo_read_space[5] = DFFEAS(KB2_counter_reg_bit[5], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_right_audio_fifo_read_space[4] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4]
--register power-up is low

Z1_right_audio_fifo_read_space[4] = DFFEAS(KB2_counter_reg_bit[4], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_right_audio_fifo_read_space[3] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3]
--register power-up is low

Z1_right_audio_fifo_read_space[3] = DFFEAS(KB2_counter_reg_bit[3], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--Z1_right_audio_fifo_read_space[2] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2]
--register power-up is low

Z1_right_audio_fifo_read_space[2] = DFFEAS(KB2_counter_reg_bit[2], CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_left_channel_fifo_write_space[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[2]
--register power-up is low

AB1_left_channel_fifo_write_space[2] = DFFEAS(AB1L2, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_left_channel_fifo_write_space[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[1]
--register power-up is low

AB1_left_channel_fifo_write_space[1] = DFFEAS(AB1L6, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_left_channel_fifo_write_space[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[0]
--register power-up is low

AB1_left_channel_fifo_write_space[0] = DFFEAS(AB1L10, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_left_channel_fifo_write_space[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[7]
--register power-up is low

AB1_left_channel_fifo_write_space[7] = DFFEAS(AB1L14, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_left_channel_fifo_write_space[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[6]
--register power-up is low

AB1_left_channel_fifo_write_space[6] = DFFEAS(AB1L18, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_left_channel_fifo_write_space[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[5]
--register power-up is low

AB1_left_channel_fifo_write_space[5] = DFFEAS(AB1L22, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_left_channel_fifo_write_space[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[4]
--register power-up is low

AB1_left_channel_fifo_write_space[4] = DFFEAS(AB1L26, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_left_channel_fifo_write_space[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_fifo_write_space[3]
--register power-up is low

AB1_left_channel_fifo_write_space[3] = DFFEAS(AB1L30, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_right_channel_fifo_write_space[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[3]
--register power-up is low

AB1_right_channel_fifo_write_space[3] = DFFEAS(AB1L34, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_right_channel_fifo_write_space[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[2]
--register power-up is low

AB1_right_channel_fifo_write_space[2] = DFFEAS(AB1L38, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_right_channel_fifo_write_space[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[1]
--register power-up is low

AB1_right_channel_fifo_write_space[1] = DFFEAS(AB1L42, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_right_channel_fifo_write_space[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[0]
--register power-up is low

AB1_right_channel_fifo_write_space[0] = DFFEAS(AB1L46, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_right_channel_fifo_write_space[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[5]
--register power-up is low

AB1_right_channel_fifo_write_space[5] = DFFEAS(AB1L50, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_right_channel_fifo_write_space[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[4]
--register power-up is low

AB1_right_channel_fifo_write_space[4] = DFFEAS(AB1L54, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_right_channel_fifo_write_space[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[7]
--register power-up is low

AB1_right_channel_fifo_write_space[7] = DFFEAS(AB1L58, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--AB1_right_channel_fifo_write_space[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|right_channel_fifo_write_space[6]
--register power-up is low

AB1_right_channel_fifo_write_space[6] = DFFEAS(AB1L62, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--XB1_ram_block3a31 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a31
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a31_PORT_A_data_in = VCC;
XB1_ram_block3a31_PORT_A_data_in_reg = DFFE(XB1_ram_block3a31_PORT_A_data_in, XB1_ram_block3a31_clock_0, , , );
XB1_ram_block3a31_PORT_B_data_in = TB1_ram_rom_data_reg[15];
XB1_ram_block3a31_PORT_B_data_in_reg = DFFE(XB1_ram_block3a31_PORT_B_data_in, XB1_ram_block3a31_clock_1, , , );
XB1_ram_block3a31_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a31_PORT_A_address_reg = DFFE(XB1_ram_block3a31_PORT_A_address, XB1_ram_block3a31_clock_0, , , );
XB1_ram_block3a31_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a31_PORT_B_address_reg = DFFE(XB1_ram_block3a31_PORT_B_address, XB1_ram_block3a31_clock_1, , , );
XB1_ram_block3a31_PORT_A_write_enable = GND;
XB1_ram_block3a31_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a31_PORT_A_write_enable, XB1_ram_block3a31_clock_0, , , );
XB1_ram_block3a31_PORT_A_read_enable = VCC;
XB1_ram_block3a31_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a31_PORT_A_read_enable, XB1_ram_block3a31_clock_0, , , );
XB1_ram_block3a31_PORT_B_write_enable = YB2L2;
XB1_ram_block3a31_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a31_PORT_B_write_enable, XB1_ram_block3a31_clock_1, , , );
XB1_ram_block3a31_PORT_B_read_enable = VCC;
XB1_ram_block3a31_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a31_PORT_B_read_enable, XB1_ram_block3a31_clock_1, , , );
XB1_ram_block3a31_clock_0 = CLOCK_50;
XB1_ram_block3a31_clock_1 = A1L62;
XB1_ram_block3a31_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a31_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a31_PORT_A_data_out = MEMORY(XB1_ram_block3a31_PORT_A_data_in_reg, XB1_ram_block3a31_PORT_B_data_in_reg, XB1_ram_block3a31_PORT_A_address_reg, XB1_ram_block3a31_PORT_B_address_reg, XB1_ram_block3a31_PORT_A_write_enable_reg, XB1_ram_block3a31_PORT_A_read_enable_reg, XB1_ram_block3a31_PORT_B_write_enable_reg, XB1_ram_block3a31_PORT_B_read_enable_reg, , , XB1_ram_block3a31_clock_0, XB1_ram_block3a31_clock_1, XB1_ram_block3a31_clock_enable_0, XB1_ram_block3a31_clock_enable_1, , , , );
XB1_ram_block3a31_PORT_A_data_out_reg = DFFE(XB1_ram_block3a31_PORT_A_data_out, XB1_ram_block3a31_clock_0, , , );
XB1_ram_block3a31 = XB1_ram_block3a31_PORT_A_data_out_reg[0];

--XB1M1159 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a31~PORTBDATAOUT0
XB1M1159_PORT_A_data_in = VCC;
XB1M1159_PORT_A_data_in_reg = DFFE(XB1M1159_PORT_A_data_in, XB1M1159_clock_0, , , );
XB1M1159_PORT_B_data_in = TB1_ram_rom_data_reg[15];
XB1M1159_PORT_B_data_in_reg = DFFE(XB1M1159_PORT_B_data_in, XB1M1159_clock_1, , , );
XB1M1159_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M1159_PORT_A_address_reg = DFFE(XB1M1159_PORT_A_address, XB1M1159_clock_0, , , );
XB1M1159_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M1159_PORT_B_address_reg = DFFE(XB1M1159_PORT_B_address, XB1M1159_clock_1, , , );
XB1M1159_PORT_A_write_enable = GND;
XB1M1159_PORT_A_write_enable_reg = DFFE(XB1M1159_PORT_A_write_enable, XB1M1159_clock_0, , , );
XB1M1159_PORT_A_read_enable = VCC;
XB1M1159_PORT_A_read_enable_reg = DFFE(XB1M1159_PORT_A_read_enable, XB1M1159_clock_0, , , );
XB1M1159_PORT_B_write_enable = YB2L2;
XB1M1159_PORT_B_write_enable_reg = DFFE(XB1M1159_PORT_B_write_enable, XB1M1159_clock_1, , , );
XB1M1159_PORT_B_read_enable = VCC;
XB1M1159_PORT_B_read_enable_reg = DFFE(XB1M1159_PORT_B_read_enable, XB1M1159_clock_1, , , );
XB1M1159_clock_0 = CLOCK_50;
XB1M1159_clock_1 = A1L62;
XB1M1159_clock_enable_0 = E1_data_address_reg[13];
XB1M1159_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M1159_PORT_B_data_out = MEMORY(XB1M1159_PORT_A_data_in_reg, XB1M1159_PORT_B_data_in_reg, XB1M1159_PORT_A_address_reg, XB1M1159_PORT_B_address_reg, XB1M1159_PORT_A_write_enable_reg, XB1M1159_PORT_A_read_enable_reg, XB1M1159_PORT_B_write_enable_reg, XB1M1159_PORT_B_read_enable_reg, , , XB1M1159_clock_0, XB1M1159_clock_1, XB1M1159_clock_enable_0, XB1M1159_clock_enable_1, , , , );
XB1M1159 = XB1M1159_PORT_B_data_out[0];


--XB1_ram_block3a15 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a15
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a15_PORT_A_data_in = VCC;
XB1_ram_block3a15_PORT_A_data_in_reg = DFFE(XB1_ram_block3a15_PORT_A_data_in, XB1_ram_block3a15_clock_0, , , );
XB1_ram_block3a15_PORT_B_data_in = TB1_ram_rom_data_reg[15];
XB1_ram_block3a15_PORT_B_data_in_reg = DFFE(XB1_ram_block3a15_PORT_B_data_in, XB1_ram_block3a15_clock_1, , , );
XB1_ram_block3a15_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a15_PORT_A_address_reg = DFFE(XB1_ram_block3a15_PORT_A_address, XB1_ram_block3a15_clock_0, , , );
XB1_ram_block3a15_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a15_PORT_B_address_reg = DFFE(XB1_ram_block3a15_PORT_B_address, XB1_ram_block3a15_clock_1, , , );
XB1_ram_block3a15_PORT_A_write_enable = GND;
XB1_ram_block3a15_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a15_PORT_A_write_enable, XB1_ram_block3a15_clock_0, , , );
XB1_ram_block3a15_PORT_A_read_enable = VCC;
XB1_ram_block3a15_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a15_PORT_A_read_enable, XB1_ram_block3a15_clock_0, , , );
XB1_ram_block3a15_PORT_B_write_enable = YB2L1;
XB1_ram_block3a15_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a15_PORT_B_write_enable, XB1_ram_block3a15_clock_1, , , );
XB1_ram_block3a15_PORT_B_read_enable = VCC;
XB1_ram_block3a15_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a15_PORT_B_read_enable, XB1_ram_block3a15_clock_1, , , );
XB1_ram_block3a15_clock_0 = CLOCK_50;
XB1_ram_block3a15_clock_1 = A1L62;
XB1_ram_block3a15_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a15_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a15_PORT_A_data_out = MEMORY(XB1_ram_block3a15_PORT_A_data_in_reg, XB1_ram_block3a15_PORT_B_data_in_reg, XB1_ram_block3a15_PORT_A_address_reg, XB1_ram_block3a15_PORT_B_address_reg, XB1_ram_block3a15_PORT_A_write_enable_reg, XB1_ram_block3a15_PORT_A_read_enable_reg, XB1_ram_block3a15_PORT_B_write_enable_reg, XB1_ram_block3a15_PORT_B_read_enable_reg, , , XB1_ram_block3a15_clock_0, XB1_ram_block3a15_clock_1, XB1_ram_block3a15_clock_enable_0, XB1_ram_block3a15_clock_enable_1, , , , );
XB1_ram_block3a15_PORT_A_data_out_reg = DFFE(XB1_ram_block3a15_PORT_A_data_out, XB1_ram_block3a15_clock_0, , , );
XB1_ram_block3a15 = XB1_ram_block3a15_PORT_A_data_out_reg[0];

--XB1M583 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a15~PORTBDATAOUT0
XB1M583_PORT_A_data_in = VCC;
XB1M583_PORT_A_data_in_reg = DFFE(XB1M583_PORT_A_data_in, XB1M583_clock_0, , , );
XB1M583_PORT_B_data_in = TB1_ram_rom_data_reg[15];
XB1M583_PORT_B_data_in_reg = DFFE(XB1M583_PORT_B_data_in, XB1M583_clock_1, , , );
XB1M583_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M583_PORT_A_address_reg = DFFE(XB1M583_PORT_A_address, XB1M583_clock_0, , , );
XB1M583_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M583_PORT_B_address_reg = DFFE(XB1M583_PORT_B_address, XB1M583_clock_1, , , );
XB1M583_PORT_A_write_enable = GND;
XB1M583_PORT_A_write_enable_reg = DFFE(XB1M583_PORT_A_write_enable, XB1M583_clock_0, , , );
XB1M583_PORT_A_read_enable = VCC;
XB1M583_PORT_A_read_enable_reg = DFFE(XB1M583_PORT_A_read_enable, XB1M583_clock_0, , , );
XB1M583_PORT_B_write_enable = YB2L1;
XB1M583_PORT_B_write_enable_reg = DFFE(XB1M583_PORT_B_write_enable, XB1M583_clock_1, , , );
XB1M583_PORT_B_read_enable = VCC;
XB1M583_PORT_B_read_enable_reg = DFFE(XB1M583_PORT_B_read_enable, XB1M583_clock_1, , , );
XB1M583_clock_0 = CLOCK_50;
XB1M583_clock_1 = A1L62;
XB1M583_clock_enable_0 = !E1_data_address_reg[13];
XB1M583_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M583_PORT_B_data_out = MEMORY(XB1M583_PORT_A_data_in_reg, XB1M583_PORT_B_data_in_reg, XB1M583_PORT_A_address_reg, XB1M583_PORT_B_address_reg, XB1M583_PORT_A_write_enable_reg, XB1M583_PORT_A_read_enable_reg, XB1M583_PORT_B_write_enable_reg, XB1M583_PORT_B_read_enable_reg, , , XB1M583_clock_0, XB1M583_clock_1, XB1M583_clock_enable_0, XB1M583_clock_enable_1, , , , );
XB1M583 = XB1M583_PORT_B_data_out[0];


--LB3_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

LB3_counter_reg_bit[0] = DFFEAS(LB3_counter_comb_bita0, CLOCK_50,  ,  , LB3L1,  ,  , !KEY[0],  );


--LB3_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

LB3_counter_reg_bit[1] = DFFEAS(LB3_counter_comb_bita1, CLOCK_50,  ,  , LB3L1,  ,  , !KEY[0],  );


--LB3_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

LB3_counter_reg_bit[2] = DFFEAS(LB3_counter_comb_bita2, CLOCK_50,  ,  , LB3L1,  ,  , !KEY[0],  );


--LB3_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

LB3_counter_reg_bit[3] = DFFEAS(LB3_counter_comb_bita3, CLOCK_50,  ,  , LB3L1,  ,  , !KEY[0],  );


--LB3_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

LB3_counter_reg_bit[4] = DFFEAS(LB3_counter_comb_bita4, CLOCK_50,  ,  , LB3L1,  ,  , !KEY[0],  );


--LB3_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

LB3_counter_reg_bit[5] = DFFEAS(LB3_counter_comb_bita5, CLOCK_50,  ,  , LB3L1,  ,  , !KEY[0],  );


--LB3_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

LB3_counter_reg_bit[6] = DFFEAS(LB3_counter_comb_bita6, CLOCK_50,  ,  , LB3L1,  ,  , !KEY[0],  );


--JB3_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

JB3_counter_reg_bit[0] = DFFEAS(JB3_counter_comb_bita0, CLOCK_50,  ,  , JB3L1,  ,  , !KEY[0],  );


--JB3_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

JB3_counter_reg_bit[1] = DFFEAS(JB3_counter_comb_bita1, CLOCK_50,  ,  , JB3L1,  ,  , !KEY[0],  );


--JB3_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

JB3_counter_reg_bit[2] = DFFEAS(JB3_counter_comb_bita2, CLOCK_50,  ,  , JB3L1,  ,  , !KEY[0],  );


--JB3_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

JB3_counter_reg_bit[3] = DFFEAS(JB3_counter_comb_bita3, CLOCK_50,  ,  , JB3L1,  ,  , !KEY[0],  );


--JB3_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

JB3_counter_reg_bit[4] = DFFEAS(JB3_counter_comb_bita4, CLOCK_50,  ,  , JB3L1,  ,  , !KEY[0],  );


--JB3_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

JB3_counter_reg_bit[5] = DFFEAS(JB3_counter_comb_bita5, CLOCK_50,  ,  , JB3L1,  ,  , !KEY[0],  );


--FB3_usedw_is_2_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff
--register power-up is low

FB3_usedw_is_2_dff = DFFEAS(FB3L38, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--FB4_full_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff
--register power-up is low

FB4_full_dff = DFFEAS(FB4L1, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--FB4_usedw_is_2_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff
--register power-up is low

FB4_usedw_is_2_dff = DFFEAS(FB4L38, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--LB4_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[0]
--register power-up is low

LB4_counter_reg_bit[0] = DFFEAS(LB4_counter_comb_bita0, CLOCK_50,  ,  , LB4L1,  ,  , !KEY[0],  );


--LB4_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[1]
--register power-up is low

LB4_counter_reg_bit[1] = DFFEAS(LB4_counter_comb_bita1, CLOCK_50,  ,  , LB4L1,  ,  , !KEY[0],  );


--LB4_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[2]
--register power-up is low

LB4_counter_reg_bit[2] = DFFEAS(LB4_counter_comb_bita2, CLOCK_50,  ,  , LB4L1,  ,  , !KEY[0],  );


--LB4_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[3]
--register power-up is low

LB4_counter_reg_bit[3] = DFFEAS(LB4_counter_comb_bita3, CLOCK_50,  ,  , LB4L1,  ,  , !KEY[0],  );


--LB4_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[4]
--register power-up is low

LB4_counter_reg_bit[4] = DFFEAS(LB4_counter_comb_bita4, CLOCK_50,  ,  , LB4L1,  ,  , !KEY[0],  );


--LB4_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[5]
--register power-up is low

LB4_counter_reg_bit[5] = DFFEAS(LB4_counter_comb_bita5, CLOCK_50,  ,  , LB4L1,  ,  , !KEY[0],  );


--LB4_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_reg_bit[6]
--register power-up is low

LB4_counter_reg_bit[6] = DFFEAS(LB4_counter_comb_bita6, CLOCK_50,  ,  , LB4L1,  ,  , !KEY[0],  );


--JB4_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[0]
--register power-up is low

JB4_counter_reg_bit[0] = DFFEAS(JB4_counter_comb_bita0, CLOCK_50,  ,  , JB4L1,  ,  , !KEY[0],  );


--JB4_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[1]
--register power-up is low

JB4_counter_reg_bit[1] = DFFEAS(JB4_counter_comb_bita1, CLOCK_50,  ,  , JB4L1,  ,  , !KEY[0],  );


--JB4_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[2]
--register power-up is low

JB4_counter_reg_bit[2] = DFFEAS(JB4_counter_comb_bita2, CLOCK_50,  ,  , JB4L1,  ,  , !KEY[0],  );


--JB4_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[3]
--register power-up is low

JB4_counter_reg_bit[3] = DFFEAS(JB4_counter_comb_bita3, CLOCK_50,  ,  , JB4L1,  ,  , !KEY[0],  );


--JB4_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[4]
--register power-up is low

JB4_counter_reg_bit[4] = DFFEAS(JB4_counter_comb_bita4, CLOCK_50,  ,  , JB4L1,  ,  , !KEY[0],  );


--JB4_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_reg_bit[5]
--register power-up is low

JB4_counter_reg_bit[5] = DFFEAS(JB4_counter_comb_bita5, CLOCK_50,  ,  , JB4L1,  ,  , !KEY[0],  );


--HB3_q_b[22] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[22]_PORT_A_data_in = ZB1L15;
HB3_q_b[22]_PORT_A_data_in_reg = DFFE(HB3_q_b[22]_PORT_A_data_in, HB3_q_b[22]_clock_0, , , );
HB3_q_b[22]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[22]_PORT_A_address_reg = DFFE(HB3_q_b[22]_PORT_A_address, HB3_q_b[22]_clock_0, , , );
HB3_q_b[22]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[22]_PORT_B_address_reg = DFFE(HB3_q_b[22]_PORT_B_address, HB3_q_b[22]_clock_1, , , );
HB3_q_b[22]_PORT_A_write_enable = !AB1L65;
HB3_q_b[22]_PORT_A_write_enable_reg = DFFE(HB3_q_b[22]_PORT_A_write_enable, HB3_q_b[22]_clock_0, , , );
HB3_q_b[22]_PORT_B_read_enable = VCC;
HB3_q_b[22]_PORT_B_read_enable_reg = DFFE(HB3_q_b[22]_PORT_B_read_enable, HB3_q_b[22]_clock_1, , , );
HB3_q_b[22]_clock_0 = CLOCK_50;
HB3_q_b[22]_clock_1 = CLOCK_50;
HB3_q_b[22]_clock_enable_0 = !AB1L65;
HB3_q_b[22]_PORT_B_data_out = MEMORY(HB3_q_b[22]_PORT_A_data_in_reg, , HB3_q_b[22]_PORT_A_address_reg, HB3_q_b[22]_PORT_B_address_reg, HB3_q_b[22]_PORT_A_write_enable_reg, , , HB3_q_b[22]_PORT_B_read_enable_reg, , , HB3_q_b[22]_clock_0, HB3_q_b[22]_clock_1, HB3_q_b[22]_clock_enable_0, , , , , );
HB3_q_b[22] = HB3_q_b[22]_PORT_B_data_out[0];


--HB4_q_b[22] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[22]_PORT_A_data_in = ZB1L15;
HB4_q_b[22]_PORT_A_data_in_reg = DFFE(HB4_q_b[22]_PORT_A_data_in, HB4_q_b[22]_clock_0, , , );
HB4_q_b[22]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[22]_PORT_A_address_reg = DFFE(HB4_q_b[22]_PORT_A_address, HB4_q_b[22]_clock_0, , , );
HB4_q_b[22]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[22]_PORT_B_address_reg = DFFE(HB4_q_b[22]_PORT_B_address, HB4_q_b[22]_clock_1, , , );
HB4_q_b[22]_PORT_A_write_enable = !AB1L66;
HB4_q_b[22]_PORT_A_write_enable_reg = DFFE(HB4_q_b[22]_PORT_A_write_enable, HB4_q_b[22]_clock_0, , , );
HB4_q_b[22]_PORT_B_read_enable = VCC;
HB4_q_b[22]_PORT_B_read_enable_reg = DFFE(HB4_q_b[22]_PORT_B_read_enable, HB4_q_b[22]_clock_1, , , );
HB4_q_b[22]_clock_0 = CLOCK_50;
HB4_q_b[22]_clock_1 = CLOCK_50;
HB4_q_b[22]_clock_enable_0 = !AB1L66;
HB4_q_b[22]_PORT_B_data_out = MEMORY(HB4_q_b[22]_PORT_A_data_in_reg, , HB4_q_b[22]_PORT_A_address_reg, HB4_q_b[22]_PORT_B_address_reg, HB4_q_b[22]_PORT_A_write_enable_reg, , , HB4_q_b[22]_PORT_B_read_enable_reg, , , HB4_q_b[22]_clock_0, HB4_q_b[22]_clock_1, HB4_q_b[22]_clock_enable_0, , , , , );
HB4_q_b[22] = HB4_q_b[22]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[22] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]
--register power-up is low

AB1_data_out_shift_reg[22] = DFFEAS(AB1L96, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--TB1L34 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~29
TB1L34 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[7], TB1L31);

--TB1L35 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~30
TB1L35 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[7], TB1L31);


--XB1_ram_block3a18 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a18
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a18_PORT_A_data_in = VCC;
XB1_ram_block3a18_PORT_A_data_in_reg = DFFE(XB1_ram_block3a18_PORT_A_data_in, XB1_ram_block3a18_clock_0, , , );
XB1_ram_block3a18_PORT_B_data_in = TB1_ram_rom_data_reg[2];
XB1_ram_block3a18_PORT_B_data_in_reg = DFFE(XB1_ram_block3a18_PORT_B_data_in, XB1_ram_block3a18_clock_1, , , );
XB1_ram_block3a18_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a18_PORT_A_address_reg = DFFE(XB1_ram_block3a18_PORT_A_address, XB1_ram_block3a18_clock_0, , , );
XB1_ram_block3a18_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a18_PORT_B_address_reg = DFFE(XB1_ram_block3a18_PORT_B_address, XB1_ram_block3a18_clock_1, , , );
XB1_ram_block3a18_PORT_A_write_enable = GND;
XB1_ram_block3a18_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a18_PORT_A_write_enable, XB1_ram_block3a18_clock_0, , , );
XB1_ram_block3a18_PORT_A_read_enable = VCC;
XB1_ram_block3a18_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a18_PORT_A_read_enable, XB1_ram_block3a18_clock_0, , , );
XB1_ram_block3a18_PORT_B_write_enable = YB2L2;
XB1_ram_block3a18_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a18_PORT_B_write_enable, XB1_ram_block3a18_clock_1, , , );
XB1_ram_block3a18_PORT_B_read_enable = VCC;
XB1_ram_block3a18_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a18_PORT_B_read_enable, XB1_ram_block3a18_clock_1, , , );
XB1_ram_block3a18_clock_0 = CLOCK_50;
XB1_ram_block3a18_clock_1 = A1L62;
XB1_ram_block3a18_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a18_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a18_PORT_A_data_out = MEMORY(XB1_ram_block3a18_PORT_A_data_in_reg, XB1_ram_block3a18_PORT_B_data_in_reg, XB1_ram_block3a18_PORT_A_address_reg, XB1_ram_block3a18_PORT_B_address_reg, XB1_ram_block3a18_PORT_A_write_enable_reg, XB1_ram_block3a18_PORT_A_read_enable_reg, XB1_ram_block3a18_PORT_B_write_enable_reg, XB1_ram_block3a18_PORT_B_read_enable_reg, , , XB1_ram_block3a18_clock_0, XB1_ram_block3a18_clock_1, XB1_ram_block3a18_clock_enable_0, XB1_ram_block3a18_clock_enable_1, , , , );
XB1_ram_block3a18_PORT_A_data_out_reg = DFFE(XB1_ram_block3a18_PORT_A_data_out, XB1_ram_block3a18_clock_0, , , );
XB1_ram_block3a18 = XB1_ram_block3a18_PORT_A_data_out_reg[0];

--XB1M691 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a18~PORTBDATAOUT0
XB1M691_PORT_A_data_in = VCC;
XB1M691_PORT_A_data_in_reg = DFFE(XB1M691_PORT_A_data_in, XB1M691_clock_0, , , );
XB1M691_PORT_B_data_in = TB1_ram_rom_data_reg[2];
XB1M691_PORT_B_data_in_reg = DFFE(XB1M691_PORT_B_data_in, XB1M691_clock_1, , , );
XB1M691_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M691_PORT_A_address_reg = DFFE(XB1M691_PORT_A_address, XB1M691_clock_0, , , );
XB1M691_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M691_PORT_B_address_reg = DFFE(XB1M691_PORT_B_address, XB1M691_clock_1, , , );
XB1M691_PORT_A_write_enable = GND;
XB1M691_PORT_A_write_enable_reg = DFFE(XB1M691_PORT_A_write_enable, XB1M691_clock_0, , , );
XB1M691_PORT_A_read_enable = VCC;
XB1M691_PORT_A_read_enable_reg = DFFE(XB1M691_PORT_A_read_enable, XB1M691_clock_0, , , );
XB1M691_PORT_B_write_enable = YB2L2;
XB1M691_PORT_B_write_enable_reg = DFFE(XB1M691_PORT_B_write_enable, XB1M691_clock_1, , , );
XB1M691_PORT_B_read_enable = VCC;
XB1M691_PORT_B_read_enable_reg = DFFE(XB1M691_PORT_B_read_enable, XB1M691_clock_1, , , );
XB1M691_clock_0 = CLOCK_50;
XB1M691_clock_1 = A1L62;
XB1M691_clock_enable_0 = E1_data_address_reg[13];
XB1M691_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M691_PORT_B_data_out = MEMORY(XB1M691_PORT_A_data_in_reg, XB1M691_PORT_B_data_in_reg, XB1M691_PORT_A_address_reg, XB1M691_PORT_B_address_reg, XB1M691_PORT_A_write_enable_reg, XB1M691_PORT_A_read_enable_reg, XB1M691_PORT_B_write_enable_reg, XB1M691_PORT_B_read_enable_reg, , , XB1M691_clock_0, XB1M691_clock_1, XB1M691_clock_enable_0, XB1M691_clock_enable_1, , , , );
XB1M691 = XB1M691_PORT_B_data_out[0];


--XB1_ram_block3a2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a2_PORT_A_data_in = VCC;
XB1_ram_block3a2_PORT_A_data_in_reg = DFFE(XB1_ram_block3a2_PORT_A_data_in, XB1_ram_block3a2_clock_0, , , );
XB1_ram_block3a2_PORT_B_data_in = TB1_ram_rom_data_reg[2];
XB1_ram_block3a2_PORT_B_data_in_reg = DFFE(XB1_ram_block3a2_PORT_B_data_in, XB1_ram_block3a2_clock_1, , , );
XB1_ram_block3a2_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a2_PORT_A_address_reg = DFFE(XB1_ram_block3a2_PORT_A_address, XB1_ram_block3a2_clock_0, , , );
XB1_ram_block3a2_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a2_PORT_B_address_reg = DFFE(XB1_ram_block3a2_PORT_B_address, XB1_ram_block3a2_clock_1, , , );
XB1_ram_block3a2_PORT_A_write_enable = GND;
XB1_ram_block3a2_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a2_PORT_A_write_enable, XB1_ram_block3a2_clock_0, , , );
XB1_ram_block3a2_PORT_A_read_enable = VCC;
XB1_ram_block3a2_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a2_PORT_A_read_enable, XB1_ram_block3a2_clock_0, , , );
XB1_ram_block3a2_PORT_B_write_enable = YB2L1;
XB1_ram_block3a2_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a2_PORT_B_write_enable, XB1_ram_block3a2_clock_1, , , );
XB1_ram_block3a2_PORT_B_read_enable = VCC;
XB1_ram_block3a2_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a2_PORT_B_read_enable, XB1_ram_block3a2_clock_1, , , );
XB1_ram_block3a2_clock_0 = CLOCK_50;
XB1_ram_block3a2_clock_1 = A1L62;
XB1_ram_block3a2_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a2_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a2_PORT_A_data_out = MEMORY(XB1_ram_block3a2_PORT_A_data_in_reg, XB1_ram_block3a2_PORT_B_data_in_reg, XB1_ram_block3a2_PORT_A_address_reg, XB1_ram_block3a2_PORT_B_address_reg, XB1_ram_block3a2_PORT_A_write_enable_reg, XB1_ram_block3a2_PORT_A_read_enable_reg, XB1_ram_block3a2_PORT_B_write_enable_reg, XB1_ram_block3a2_PORT_B_read_enable_reg, , , XB1_ram_block3a2_clock_0, XB1_ram_block3a2_clock_1, XB1_ram_block3a2_clock_enable_0, XB1_ram_block3a2_clock_enable_1, , , , );
XB1_ram_block3a2_PORT_A_data_out_reg = DFFE(XB1_ram_block3a2_PORT_A_data_out, XB1_ram_block3a2_clock_0, , , );
XB1_ram_block3a2 = XB1_ram_block3a2_PORT_A_data_out_reg[0];

--XB1M115 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a2~PORTBDATAOUT0
XB1M115_PORT_A_data_in = VCC;
XB1M115_PORT_A_data_in_reg = DFFE(XB1M115_PORT_A_data_in, XB1M115_clock_0, , , );
XB1M115_PORT_B_data_in = TB1_ram_rom_data_reg[2];
XB1M115_PORT_B_data_in_reg = DFFE(XB1M115_PORT_B_data_in, XB1M115_clock_1, , , );
XB1M115_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M115_PORT_A_address_reg = DFFE(XB1M115_PORT_A_address, XB1M115_clock_0, , , );
XB1M115_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M115_PORT_B_address_reg = DFFE(XB1M115_PORT_B_address, XB1M115_clock_1, , , );
XB1M115_PORT_A_write_enable = GND;
XB1M115_PORT_A_write_enable_reg = DFFE(XB1M115_PORT_A_write_enable, XB1M115_clock_0, , , );
XB1M115_PORT_A_read_enable = VCC;
XB1M115_PORT_A_read_enable_reg = DFFE(XB1M115_PORT_A_read_enable, XB1M115_clock_0, , , );
XB1M115_PORT_B_write_enable = YB2L1;
XB1M115_PORT_B_write_enable_reg = DFFE(XB1M115_PORT_B_write_enable, XB1M115_clock_1, , , );
XB1M115_PORT_B_read_enable = VCC;
XB1M115_PORT_B_read_enable_reg = DFFE(XB1M115_PORT_B_read_enable, XB1M115_clock_1, , , );
XB1M115_clock_0 = CLOCK_50;
XB1M115_clock_1 = A1L62;
XB1M115_clock_enable_0 = !E1_data_address_reg[13];
XB1M115_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M115_PORT_B_data_out = MEMORY(XB1M115_PORT_A_data_in_reg, XB1M115_PORT_B_data_in_reg, XB1M115_PORT_A_address_reg, XB1M115_PORT_B_address_reg, XB1M115_PORT_A_write_enable_reg, XB1M115_PORT_A_read_enable_reg, XB1M115_PORT_B_write_enable_reg, XB1M115_PORT_B_read_enable_reg, , , XB1M115_clock_0, XB1M115_clock_1, XB1M115_clock_enable_0, XB1M115_clock_enable_1, , , , );
XB1M115 = XB1M115_PORT_B_data_out[0];


--TB1L38 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~33
TB1L38 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[13], TB1L59);


--TB1L42 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~37
TB1L42 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[8], TB1L35);

--TB1L43 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~38
TB1L43 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[8], TB1L35);


--TB1L46 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~41
TB1L46 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[9], TB1L43);

--TB1L47 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~42
TB1L47 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[9], TB1L43);


--TB1L50 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~45
TB1L50 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[10], TB1L47);

--TB1L51 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~46
TB1L51 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[10], TB1L47);


--TB1L54 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~49
TB1L54 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[11], TB1L51);

--TB1L55 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~50
TB1L55 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[11], TB1L51);


--TB1L58 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~53
TB1L58 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[12], TB1L55);

--TB1L59 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~54
TB1L59 = AMPP_FUNCTION(!TB1_ram_rom_addr_reg[12], TB1L55);


--SB1_q_b[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[2]_PORT_A_data_in = VCC;
SB1_q_b[2]_PORT_A_data_in_reg = DFFE(SB1_q_b[2]_PORT_A_data_in, SB1_q_b[2]_clock_0, , , );
SB1_q_b[2]_PORT_B_data_in = TB2_ram_rom_data_reg[2];
SB1_q_b[2]_PORT_B_data_in_reg = DFFE(SB1_q_b[2]_PORT_B_data_in, SB1_q_b[2]_clock_1, , , );
SB1_q_b[2]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_b[2]_PORT_A_address_reg = DFFE(SB1_q_b[2]_PORT_A_address, SB1_q_b[2]_clock_0, , , );
SB1_q_b[2]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_b[2]_PORT_B_address_reg = DFFE(SB1_q_b[2]_PORT_B_address, SB1_q_b[2]_clock_1, , , );
SB1_q_b[2]_PORT_A_write_enable = GND;
SB1_q_b[2]_PORT_A_write_enable_reg = DFFE(SB1_q_b[2]_PORT_A_write_enable, SB1_q_b[2]_clock_0, , , );
SB1_q_b[2]_PORT_A_read_enable = VCC;
SB1_q_b[2]_PORT_A_read_enable_reg = DFFE(SB1_q_b[2]_PORT_A_read_enable, SB1_q_b[2]_clock_0, , , );
SB1_q_b[2]_PORT_B_write_enable = TB2L8;
SB1_q_b[2]_PORT_B_write_enable_reg = DFFE(SB1_q_b[2]_PORT_B_write_enable, SB1_q_b[2]_clock_1, , , );
SB1_q_b[2]_PORT_B_read_enable = VCC;
SB1_q_b[2]_PORT_B_read_enable_reg = DFFE(SB1_q_b[2]_PORT_B_read_enable, SB1_q_b[2]_clock_1, , , );
SB1_q_b[2]_clock_0 = CLOCK_50;
SB1_q_b[2]_clock_1 = A1L35;
SB1_q_b[2]_PORT_B_data_out = MEMORY(SB1_q_b[2]_PORT_A_data_in_reg, SB1_q_b[2]_PORT_B_data_in_reg, SB1_q_b[2]_PORT_A_address_reg, SB1_q_b[2]_PORT_B_address_reg, SB1_q_b[2]_PORT_A_write_enable_reg, SB1_q_b[2]_PORT_A_read_enable_reg, SB1_q_b[2]_PORT_B_write_enable_reg, SB1_q_b[2]_PORT_B_read_enable_reg, , , SB1_q_b[2]_clock_0, SB1_q_b[2]_clock_1, , , , , , );
SB1_q_b[2] = SB1_q_b[2]_PORT_B_data_out[0];


--TB2_ram_rom_data_reg[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--register power-up is low

TB2_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L35, SB1_q_b[3], TB2_ram_rom_data_reg[4], TB2L18, TB2L41);


--X1_current_byte[5] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]
--register power-up is low

X1_current_byte[5] = DFFEAS(C1_data_to_transfer[5], CLOCK_50,  ,  , X1L36,  ,  , !KEY[0],  );


--X1_current_byte[7] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]
--register power-up is low

X1_current_byte[7] = DFFEAS(C1_data_to_transfer[7], CLOCK_50,  ,  , X1L36,  ,  , !KEY[0],  );


--X1_current_byte[4] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]
--register power-up is low

X1_current_byte[4] = DFFEAS(C1_data_to_transfer[4], CLOCK_50,  ,  , X1L36,  ,  , !KEY[0],  );


--X1_current_bit[2] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]
--register power-up is low

X1_current_bit[2] = DFFEAS(X1L27, CLOCK_50,  ,  , X1L26,  ,  , !KEY[0],  );


--X1_current_bit[1] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]
--register power-up is low

X1_current_bit[1] = DFFEAS(X1L28, CLOCK_50,  ,  , X1L26,  ,  , !KEY[0],  );


--X1L6 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Mux0~5
X1L6 = ( !X1_current_bit[1] & ( ((!X1_current_bit[0] & (((X1_current_byte[0] & !X1_current_bit[2])))) # (X1_current_bit[0] & (((X1_current_bit[2])) # (X1_current_byte[1])))) ) ) # ( X1_current_bit[1] & ( ((!X1_current_bit[0] & (((X1_current_byte[2] & !X1_current_bit[2])))) # (X1_current_bit[0] & (((X1_current_bit[2])) # (X1_current_byte[3])))) ) );


--X1_current_byte[6] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6]
--register power-up is low

X1_current_byte[6] = DFFEAS(C1_data_to_transfer[6], CLOCK_50,  ,  , X1L36,  ,  , !KEY[0],  );


--X1_s_i2c_transceiver.I2C_STATE_1_PRE_START is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START
--register power-up is low

X1_s_i2c_transceiver.I2C_STATE_1_PRE_START = DFFEAS(X1L10, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--X1_current_bit[0] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]
--register power-up is low

X1_current_bit[0] = DFFEAS(X1L29, CLOCK_50,  ,  , X1L26,  ,  , !KEY[0],  );


--W1_clk_counter[9] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[9]
--register power-up is low

W1_clk_counter[9] = DFFEAS(W1L6, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--W1L10 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~9
W1L10_adder_eqn = ( W1_clk_counter[8] ) + ( GND ) + ( W1L15 );
W1L10 = SUM(W1L10_adder_eqn);

--W1L11 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~10
W1L11_adder_eqn = ( W1_clk_counter[8] ) + ( GND ) + ( W1L15 );
W1L11 = CARRY(W1L11_adder_eqn);


--V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT
--register power-up is low

V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT = DFFEAS(V1L43, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1
--register power-up is low

V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 = DFFEAS(V1L44, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--V1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2
--register power-up is low

V1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 = DFFEAS(V1L46, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--W1_clk_counter[8] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[8]
--register power-up is low

W1_clk_counter[8] = DFFEAS(W1L10, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--W1_clk_counter[7] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[7]
--register power-up is low

W1_clk_counter[7] = DFFEAS(W1L14, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--W1_clk_counter[6] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[6]
--register power-up is low

W1_clk_counter[6] = DFFEAS(W1L18, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--W1_clk_counter[5] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[5]
--register power-up is low

W1_clk_counter[5] = DFFEAS(W1L22, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--W1_clk_counter[4] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[4]
--register power-up is low

W1_clk_counter[4] = DFFEAS(W1L26, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--W1_clk_counter[3] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[3]
--register power-up is low

W1_clk_counter[3] = DFFEAS(W1L30, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--W1_clk_counter[2] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[2]
--register power-up is low

W1_clk_counter[2] = DFFEAS(W1L34, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--W1_clk_counter[1] is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]
--register power-up is low

W1_clk_counter[1] = DFFEAS(W1L38, CLOCK_50,  ,  , W1L52,  ,  , !KEY[0],  );


--KB3_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

KB3_counter_reg_bit[2] = DFFEAS(KB3_counter_comb_bita2, CLOCK_50,  ,  , FB3L37,  ,  , !KEY[0],  );


--KB3_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

KB3_counter_reg_bit[1] = DFFEAS(KB3_counter_comb_bita1, CLOCK_50,  ,  , FB3L37,  ,  , !KEY[0],  );


--KB3_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

KB3_counter_reg_bit[0] = DFFEAS(KB3_counter_comb_bita0, CLOCK_50,  ,  , FB3L37,  ,  , !KEY[0],  );


--KB3_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

KB3_counter_reg_bit[6] = DFFEAS(KB3_counter_comb_bita6, CLOCK_50,  ,  , FB3L37,  ,  , !KEY[0],  );


--KB3_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

KB3_counter_reg_bit[5] = DFFEAS(KB3_counter_comb_bita5, CLOCK_50,  ,  , FB3L37,  ,  , !KEY[0],  );


--KB3_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

KB3_counter_reg_bit[4] = DFFEAS(KB3_counter_comb_bita4, CLOCK_50,  ,  , FB3L37,  ,  , !KEY[0],  );


--KB3_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

KB3_counter_reg_bit[3] = DFFEAS(KB3_counter_comb_bita3, CLOCK_50,  ,  , FB3L37,  ,  , !KEY[0],  );


--KB2_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

KB2_counter_reg_bit[1] = DFFEAS(KB2_counter_comb_bita1, CLOCK_50,  ,  , FB2L12,  ,  , !KEY[0],  );


--KB2_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

KB2_counter_reg_bit[0] = DFFEAS(KB2_counter_comb_bita0, CLOCK_50,  ,  , FB2L12,  ,  , !KEY[0],  );


--KB1_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

KB1_counter_reg_bit[6] = DFFEAS(KB1_counter_comb_bita6, CLOCK_50,  ,  , FB1L12,  ,  , !KEY[0],  );


--FB1_full_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff
--register power-up is low

FB1_full_dff = DFFEAS(FB1L2, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--KB1_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

KB1_counter_reg_bit[5] = DFFEAS(KB1_counter_comb_bita5, CLOCK_50,  ,  , FB1L12,  ,  , !KEY[0],  );


--KB1_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

KB1_counter_reg_bit[4] = DFFEAS(KB1_counter_comb_bita4, CLOCK_50,  ,  , FB1L12,  ,  , !KEY[0],  );


--KB1_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

KB1_counter_reg_bit[3] = DFFEAS(KB1_counter_comb_bita3, CLOCK_50,  ,  , FB1L12,  ,  , !KEY[0],  );


--KB1_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

KB1_counter_reg_bit[2] = DFFEAS(KB1_counter_comb_bita2, CLOCK_50,  ,  , FB1L12,  ,  , !KEY[0],  );


--KB1_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

KB1_counter_reg_bit[1] = DFFEAS(KB1_counter_comb_bita1, CLOCK_50,  ,  , FB1L12,  ,  , !KEY[0],  );


--KB1_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

KB1_counter_reg_bit[0] = DFFEAS(KB1_counter_comb_bita0, CLOCK_50,  ,  , FB1L12,  ,  , !KEY[0],  );


--FB2_full_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|full_dff
--register power-up is low

FB2_full_dff = DFFEAS(FB2L2, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--KB2_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

KB2_counter_reg_bit[6] = DFFEAS(KB2_counter_comb_bita6, CLOCK_50,  ,  , FB2L12,  ,  , !KEY[0],  );


--KB2_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

KB2_counter_reg_bit[5] = DFFEAS(KB2_counter_comb_bita5, CLOCK_50,  ,  , FB2L12,  ,  , !KEY[0],  );


--KB2_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

KB2_counter_reg_bit[4] = DFFEAS(KB2_counter_comb_bita4, CLOCK_50,  ,  , FB2L12,  ,  , !KEY[0],  );


--KB2_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

KB2_counter_reg_bit[3] = DFFEAS(KB2_counter_comb_bita3, CLOCK_50,  ,  , FB2L12,  ,  , !KEY[0],  );


--KB2_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

KB2_counter_reg_bit[2] = DFFEAS(KB2_counter_comb_bita2, CLOCK_50,  ,  , FB2L12,  ,  , !KEY[0],  );


--AB1L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~1
AB1L2_adder_eqn = ( !KB3_counter_reg_bit[2] ) + ( GND ) + ( AB1L7 );
AB1L2 = SUM(AB1L2_adder_eqn);

--AB1L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~2
AB1L3_adder_eqn = ( !KB3_counter_reg_bit[2] ) + ( GND ) + ( AB1L7 );
AB1L3 = CARRY(AB1L3_adder_eqn);


--AB1L6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~5
AB1L6_adder_eqn = ( !KB3_counter_reg_bit[1] ) + ( GND ) + ( AB1L11 );
AB1L6 = SUM(AB1L6_adder_eqn);

--AB1L7 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~6
AB1L7_adder_eqn = ( !KB3_counter_reg_bit[1] ) + ( GND ) + ( AB1L11 );
AB1L7 = CARRY(AB1L7_adder_eqn);


--AB1L10 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~9
AB1L10_adder_eqn = ( !KB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AB1L10 = SUM(AB1L10_adder_eqn);

--AB1L11 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~10
AB1L11_adder_eqn = ( !KB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AB1L11 = CARRY(AB1L11_adder_eqn);


--AB1L14 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~13
AB1L14_adder_eqn = ( !FB3_full_dff ) + ( VCC ) + ( AB1L19 );
AB1L14 = SUM(AB1L14_adder_eqn);


--AB1L18 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~17
AB1L18_adder_eqn = ( !KB3_counter_reg_bit[6] ) + ( GND ) + ( AB1L23 );
AB1L18 = SUM(AB1L18_adder_eqn);

--AB1L19 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~18
AB1L19_adder_eqn = ( !KB3_counter_reg_bit[6] ) + ( GND ) + ( AB1L23 );
AB1L19 = CARRY(AB1L19_adder_eqn);


--AB1L22 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~21
AB1L22_adder_eqn = ( !KB3_counter_reg_bit[5] ) + ( GND ) + ( AB1L27 );
AB1L22 = SUM(AB1L22_adder_eqn);

--AB1L23 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~22
AB1L23_adder_eqn = ( !KB3_counter_reg_bit[5] ) + ( GND ) + ( AB1L27 );
AB1L23 = CARRY(AB1L23_adder_eqn);


--AB1L26 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~25
AB1L26_adder_eqn = ( !KB3_counter_reg_bit[4] ) + ( GND ) + ( AB1L31 );
AB1L26 = SUM(AB1L26_adder_eqn);

--AB1L27 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~26
AB1L27_adder_eqn = ( !KB3_counter_reg_bit[4] ) + ( GND ) + ( AB1L31 );
AB1L27 = CARRY(AB1L27_adder_eqn);


--AB1L30 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~29
AB1L30_adder_eqn = ( !KB3_counter_reg_bit[3] ) + ( GND ) + ( AB1L3 );
AB1L30 = SUM(AB1L30_adder_eqn);

--AB1L31 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add0~30
AB1L31_adder_eqn = ( !KB3_counter_reg_bit[3] ) + ( GND ) + ( AB1L3 );
AB1L31 = CARRY(AB1L31_adder_eqn);


--AB1L34 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~1
AB1L34_adder_eqn = ( !KB4_counter_reg_bit[3] ) + ( GND ) + ( AB1L39 );
AB1L34 = SUM(AB1L34_adder_eqn);

--AB1L35 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~2
AB1L35_adder_eqn = ( !KB4_counter_reg_bit[3] ) + ( GND ) + ( AB1L39 );
AB1L35 = CARRY(AB1L35_adder_eqn);


--AB1L38 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~5
AB1L38_adder_eqn = ( !KB4_counter_reg_bit[2] ) + ( GND ) + ( AB1L43 );
AB1L38 = SUM(AB1L38_adder_eqn);

--AB1L39 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~6
AB1L39_adder_eqn = ( !KB4_counter_reg_bit[2] ) + ( GND ) + ( AB1L43 );
AB1L39 = CARRY(AB1L39_adder_eqn);


--AB1L42 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~9
AB1L42_adder_eqn = ( !KB4_counter_reg_bit[1] ) + ( GND ) + ( AB1L47 );
AB1L42 = SUM(AB1L42_adder_eqn);

--AB1L43 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~10
AB1L43_adder_eqn = ( !KB4_counter_reg_bit[1] ) + ( GND ) + ( AB1L47 );
AB1L43 = CARRY(AB1L43_adder_eqn);


--AB1L46 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~13
AB1L46_adder_eqn = ( !KB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AB1L46 = SUM(AB1L46_adder_eqn);

--AB1L47 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~14
AB1L47_adder_eqn = ( !KB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
AB1L47 = CARRY(AB1L47_adder_eqn);


--AB1L50 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~17
AB1L50_adder_eqn = ( !KB4_counter_reg_bit[5] ) + ( GND ) + ( AB1L55 );
AB1L50 = SUM(AB1L50_adder_eqn);

--AB1L51 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~18
AB1L51_adder_eqn = ( !KB4_counter_reg_bit[5] ) + ( GND ) + ( AB1L55 );
AB1L51 = CARRY(AB1L51_adder_eqn);


--AB1L54 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~21
AB1L54_adder_eqn = ( !KB4_counter_reg_bit[4] ) + ( GND ) + ( AB1L35 );
AB1L54 = SUM(AB1L54_adder_eqn);

--AB1L55 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~22
AB1L55_adder_eqn = ( !KB4_counter_reg_bit[4] ) + ( GND ) + ( AB1L35 );
AB1L55 = CARRY(AB1L55_adder_eqn);


--AB1L58 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~25
AB1L58_adder_eqn = ( !FB4_full_dff ) + ( VCC ) + ( AB1L63 );
AB1L58 = SUM(AB1L58_adder_eqn);


--AB1L62 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~29
AB1L62_adder_eqn = ( !KB4_counter_reg_bit[6] ) + ( GND ) + ( AB1L51 );
AB1L62 = SUM(AB1L62_adder_eqn);

--AB1L63 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Add1~30
AB1L63_adder_eqn = ( !KB4_counter_reg_bit[6] ) + ( GND ) + ( AB1L51 );
AB1L63 = CARRY(AB1L63_adder_eqn);


--LB3_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
LB3_counter_comb_bita0_adder_eqn = ( LB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB3_counter_comb_bita0 = SUM(LB3_counter_comb_bita0_adder_eqn);

--LB3L4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
LB3L4_adder_eqn = ( LB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB3L4 = CARRY(LB3L4_adder_eqn);


--LB3_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
LB3_counter_comb_bita1_adder_eqn = ( LB3_counter_reg_bit[1] ) + ( GND ) + ( LB3L4 );
LB3_counter_comb_bita1 = SUM(LB3_counter_comb_bita1_adder_eqn);

--LB3L8 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
LB3L8_adder_eqn = ( LB3_counter_reg_bit[1] ) + ( GND ) + ( LB3L4 );
LB3L8 = CARRY(LB3L8_adder_eqn);


--LB3_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
LB3_counter_comb_bita2_adder_eqn = ( LB3_counter_reg_bit[2] ) + ( GND ) + ( LB3L8 );
LB3_counter_comb_bita2 = SUM(LB3_counter_comb_bita2_adder_eqn);

--LB3L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
LB3L12_adder_eqn = ( LB3_counter_reg_bit[2] ) + ( GND ) + ( LB3L8 );
LB3L12 = CARRY(LB3L12_adder_eqn);


--LB3_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
LB3_counter_comb_bita3_adder_eqn = ( LB3_counter_reg_bit[3] ) + ( GND ) + ( LB3L12 );
LB3_counter_comb_bita3 = SUM(LB3_counter_comb_bita3_adder_eqn);

--LB3L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
LB3L16_adder_eqn = ( LB3_counter_reg_bit[3] ) + ( GND ) + ( LB3L12 );
LB3L16 = CARRY(LB3L16_adder_eqn);


--LB3_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
LB3_counter_comb_bita4_adder_eqn = ( LB3_counter_reg_bit[4] ) + ( GND ) + ( LB3L16 );
LB3_counter_comb_bita4 = SUM(LB3_counter_comb_bita4_adder_eqn);

--LB3L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
LB3L20_adder_eqn = ( LB3_counter_reg_bit[4] ) + ( GND ) + ( LB3L16 );
LB3L20 = CARRY(LB3L20_adder_eqn);


--LB3_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
LB3_counter_comb_bita5_adder_eqn = ( LB3_counter_reg_bit[5] ) + ( GND ) + ( LB3L20 );
LB3_counter_comb_bita5 = SUM(LB3_counter_comb_bita5_adder_eqn);

--LB3L24 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
LB3L24_adder_eqn = ( LB3_counter_reg_bit[5] ) + ( GND ) + ( LB3L20 );
LB3L24 = CARRY(LB3L24_adder_eqn);


--LB3_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
LB3_counter_comb_bita6_adder_eqn = ( LB3_counter_reg_bit[6] ) + ( GND ) + ( LB3L24 );
LB3_counter_comb_bita6 = SUM(LB3_counter_comb_bita6_adder_eqn);


--JB3_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
JB3_counter_comb_bita0_adder_eqn = ( JB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
JB3_counter_comb_bita0 = SUM(JB3_counter_comb_bita0_adder_eqn);

--JB3L4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
JB3L4_adder_eqn = ( JB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
JB3L4 = CARRY(JB3L4_adder_eqn);


--JB3_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
JB3_counter_comb_bita1_adder_eqn = ( JB3_counter_reg_bit[1] ) + ( GND ) + ( JB3L4 );
JB3_counter_comb_bita1 = SUM(JB3_counter_comb_bita1_adder_eqn);

--JB3L8 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
JB3L8_adder_eqn = ( JB3_counter_reg_bit[1] ) + ( GND ) + ( JB3L4 );
JB3L8 = CARRY(JB3L8_adder_eqn);


--JB3_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
JB3_counter_comb_bita2_adder_eqn = ( JB3_counter_reg_bit[2] ) + ( GND ) + ( JB3L8 );
JB3_counter_comb_bita2 = SUM(JB3_counter_comb_bita2_adder_eqn);

--JB3L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
JB3L12_adder_eqn = ( JB3_counter_reg_bit[2] ) + ( GND ) + ( JB3L8 );
JB3L12 = CARRY(JB3L12_adder_eqn);


--JB3_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
JB3_counter_comb_bita3_adder_eqn = ( JB3_counter_reg_bit[3] ) + ( GND ) + ( JB3L12 );
JB3_counter_comb_bita3 = SUM(JB3_counter_comb_bita3_adder_eqn);

--JB3L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
JB3L16_adder_eqn = ( JB3_counter_reg_bit[3] ) + ( GND ) + ( JB3L12 );
JB3L16 = CARRY(JB3L16_adder_eqn);


--JB3_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
JB3_counter_comb_bita4_adder_eqn = ( JB3_counter_reg_bit[4] ) + ( GND ) + ( JB3L16 );
JB3_counter_comb_bita4 = SUM(JB3_counter_comb_bita4_adder_eqn);

--JB3L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
JB3L20_adder_eqn = ( JB3_counter_reg_bit[4] ) + ( GND ) + ( JB3L16 );
JB3L20 = CARRY(JB3L20_adder_eqn);


--JB3_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
JB3_counter_comb_bita5_adder_eqn = ( JB3_counter_reg_bit[5] ) + ( GND ) + ( JB3L20 );
JB3_counter_comb_bita5 = SUM(JB3_counter_comb_bita5_adder_eqn);


--KB4_counter_reg_bit[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[2]
--register power-up is low

KB4_counter_reg_bit[2] = DFFEAS(KB4_counter_comb_bita2, CLOCK_50,  ,  , FB4L37,  ,  , !KEY[0],  );


--KB4_counter_reg_bit[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[1]
--register power-up is low

KB4_counter_reg_bit[1] = DFFEAS(KB4_counter_comb_bita1, CLOCK_50,  ,  , FB4L37,  ,  , !KEY[0],  );


--KB4_counter_reg_bit[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[0]
--register power-up is low

KB4_counter_reg_bit[0] = DFFEAS(KB4_counter_comb_bita0, CLOCK_50,  ,  , FB4L37,  ,  , !KEY[0],  );


--KB4_counter_reg_bit[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[5]
--register power-up is low

KB4_counter_reg_bit[5] = DFFEAS(KB4_counter_comb_bita5, CLOCK_50,  ,  , FB4L37,  ,  , !KEY[0],  );


--KB4_counter_reg_bit[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[4]
--register power-up is low

KB4_counter_reg_bit[4] = DFFEAS(KB4_counter_comb_bita4, CLOCK_50,  ,  , FB4L37,  ,  , !KEY[0],  );


--KB4_counter_reg_bit[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[3]
--register power-up is low

KB4_counter_reg_bit[3] = DFFEAS(KB4_counter_comb_bita3, CLOCK_50,  ,  , FB4L37,  ,  , !KEY[0],  );


--KB4_counter_reg_bit[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_reg_bit[6]
--register power-up is low

KB4_counter_reg_bit[6] = DFFEAS(KB4_counter_comb_bita6, CLOCK_50,  ,  , FB4L37,  ,  , !KEY[0],  );


--LB4_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0
LB4_counter_comb_bita0_adder_eqn = ( LB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB4_counter_comb_bita0 = SUM(LB4_counter_comb_bita0_adder_eqn);

--LB4L4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita0~COUT
LB4L4_adder_eqn = ( LB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
LB4L4 = CARRY(LB4L4_adder_eqn);


--LB4_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1
LB4_counter_comb_bita1_adder_eqn = ( LB4_counter_reg_bit[1] ) + ( GND ) + ( LB4L4 );
LB4_counter_comb_bita1 = SUM(LB4_counter_comb_bita1_adder_eqn);

--LB4L8 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita1~COUT
LB4L8_adder_eqn = ( LB4_counter_reg_bit[1] ) + ( GND ) + ( LB4L4 );
LB4L8 = CARRY(LB4L8_adder_eqn);


--LB4_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2
LB4_counter_comb_bita2_adder_eqn = ( LB4_counter_reg_bit[2] ) + ( GND ) + ( LB4L8 );
LB4_counter_comb_bita2 = SUM(LB4_counter_comb_bita2_adder_eqn);

--LB4L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita2~COUT
LB4L12_adder_eqn = ( LB4_counter_reg_bit[2] ) + ( GND ) + ( LB4L8 );
LB4L12 = CARRY(LB4L12_adder_eqn);


--LB4_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3
LB4_counter_comb_bita3_adder_eqn = ( LB4_counter_reg_bit[3] ) + ( GND ) + ( LB4L12 );
LB4_counter_comb_bita3 = SUM(LB4_counter_comb_bita3_adder_eqn);

--LB4L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita3~COUT
LB4L16_adder_eqn = ( LB4_counter_reg_bit[3] ) + ( GND ) + ( LB4L12 );
LB4L16 = CARRY(LB4L16_adder_eqn);


--LB4_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4
LB4_counter_comb_bita4_adder_eqn = ( LB4_counter_reg_bit[4] ) + ( GND ) + ( LB4L16 );
LB4_counter_comb_bita4 = SUM(LB4_counter_comb_bita4_adder_eqn);

--LB4L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita4~COUT
LB4L20_adder_eqn = ( LB4_counter_reg_bit[4] ) + ( GND ) + ( LB4L16 );
LB4L20 = CARRY(LB4L20_adder_eqn);


--LB4_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5
LB4_counter_comb_bita5_adder_eqn = ( LB4_counter_reg_bit[5] ) + ( GND ) + ( LB4L20 );
LB4_counter_comb_bita5 = SUM(LB4_counter_comb_bita5_adder_eqn);

--LB4L24 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita5~COUT
LB4L24_adder_eqn = ( LB4_counter_reg_bit[5] ) + ( GND ) + ( LB4L20 );
LB4L24 = CARRY(LB4L24_adder_eqn);


--LB4_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|counter_comb_bita6
LB4_counter_comb_bita6_adder_eqn = ( LB4_counter_reg_bit[6] ) + ( GND ) + ( LB4L24 );
LB4_counter_comb_bita6 = SUM(LB4_counter_comb_bita6_adder_eqn);


--JB4_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0
JB4_counter_comb_bita0_adder_eqn = ( JB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
JB4_counter_comb_bita0 = SUM(JB4_counter_comb_bita0_adder_eqn);

--JB4L4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita0~COUT
JB4L4_adder_eqn = ( JB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
JB4L4 = CARRY(JB4L4_adder_eqn);


--JB4_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1
JB4_counter_comb_bita1_adder_eqn = ( JB4_counter_reg_bit[1] ) + ( GND ) + ( JB4L4 );
JB4_counter_comb_bita1 = SUM(JB4_counter_comb_bita1_adder_eqn);

--JB4L8 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita1~COUT
JB4L8_adder_eqn = ( JB4_counter_reg_bit[1] ) + ( GND ) + ( JB4L4 );
JB4L8 = CARRY(JB4L8_adder_eqn);


--JB4_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2
JB4_counter_comb_bita2_adder_eqn = ( JB4_counter_reg_bit[2] ) + ( GND ) + ( JB4L8 );
JB4_counter_comb_bita2 = SUM(JB4_counter_comb_bita2_adder_eqn);

--JB4L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita2~COUT
JB4L12_adder_eqn = ( JB4_counter_reg_bit[2] ) + ( GND ) + ( JB4L8 );
JB4L12 = CARRY(JB4L12_adder_eqn);


--JB4_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3
JB4_counter_comb_bita3_adder_eqn = ( JB4_counter_reg_bit[3] ) + ( GND ) + ( JB4L12 );
JB4_counter_comb_bita3 = SUM(JB4_counter_comb_bita3_adder_eqn);

--JB4L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita3~COUT
JB4L16_adder_eqn = ( JB4_counter_reg_bit[3] ) + ( GND ) + ( JB4L12 );
JB4L16 = CARRY(JB4L16_adder_eqn);


--JB4_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4
JB4_counter_comb_bita4_adder_eqn = ( JB4_counter_reg_bit[4] ) + ( GND ) + ( JB4L16 );
JB4_counter_comb_bita4 = SUM(JB4_counter_comb_bita4_adder_eqn);

--JB4L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita4~COUT
JB4L20_adder_eqn = ( JB4_counter_reg_bit[4] ) + ( GND ) + ( JB4L16 );
JB4L20 = CARRY(JB4L20_adder_eqn);


--JB4_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|counter_comb_bita5
JB4_counter_comb_bita5_adder_eqn = ( JB4_counter_reg_bit[5] ) + ( GND ) + ( JB4L20 );
JB4_counter_comb_bita5 = SUM(JB4_counter_comb_bita5_adder_eqn);


--XB1_ram_block3a30 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a30
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a30_PORT_A_data_in = VCC;
XB1_ram_block3a30_PORT_A_data_in_reg = DFFE(XB1_ram_block3a30_PORT_A_data_in, XB1_ram_block3a30_clock_0, , , );
XB1_ram_block3a30_PORT_B_data_in = TB1_ram_rom_data_reg[14];
XB1_ram_block3a30_PORT_B_data_in_reg = DFFE(XB1_ram_block3a30_PORT_B_data_in, XB1_ram_block3a30_clock_1, , , );
XB1_ram_block3a30_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a30_PORT_A_address_reg = DFFE(XB1_ram_block3a30_PORT_A_address, XB1_ram_block3a30_clock_0, , , );
XB1_ram_block3a30_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a30_PORT_B_address_reg = DFFE(XB1_ram_block3a30_PORT_B_address, XB1_ram_block3a30_clock_1, , , );
XB1_ram_block3a30_PORT_A_write_enable = GND;
XB1_ram_block3a30_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a30_PORT_A_write_enable, XB1_ram_block3a30_clock_0, , , );
XB1_ram_block3a30_PORT_A_read_enable = VCC;
XB1_ram_block3a30_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a30_PORT_A_read_enable, XB1_ram_block3a30_clock_0, , , );
XB1_ram_block3a30_PORT_B_write_enable = YB2L2;
XB1_ram_block3a30_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a30_PORT_B_write_enable, XB1_ram_block3a30_clock_1, , , );
XB1_ram_block3a30_PORT_B_read_enable = VCC;
XB1_ram_block3a30_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a30_PORT_B_read_enable, XB1_ram_block3a30_clock_1, , , );
XB1_ram_block3a30_clock_0 = CLOCK_50;
XB1_ram_block3a30_clock_1 = A1L62;
XB1_ram_block3a30_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a30_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a30_PORT_A_data_out = MEMORY(XB1_ram_block3a30_PORT_A_data_in_reg, XB1_ram_block3a30_PORT_B_data_in_reg, XB1_ram_block3a30_PORT_A_address_reg, XB1_ram_block3a30_PORT_B_address_reg, XB1_ram_block3a30_PORT_A_write_enable_reg, XB1_ram_block3a30_PORT_A_read_enable_reg, XB1_ram_block3a30_PORT_B_write_enable_reg, XB1_ram_block3a30_PORT_B_read_enable_reg, , , XB1_ram_block3a30_clock_0, XB1_ram_block3a30_clock_1, XB1_ram_block3a30_clock_enable_0, XB1_ram_block3a30_clock_enable_1, , , , );
XB1_ram_block3a30_PORT_A_data_out_reg = DFFE(XB1_ram_block3a30_PORT_A_data_out, XB1_ram_block3a30_clock_0, , , );
XB1_ram_block3a30 = XB1_ram_block3a30_PORT_A_data_out_reg[0];

--XB1M1123 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a30~PORTBDATAOUT0
XB1M1123_PORT_A_data_in = VCC;
XB1M1123_PORT_A_data_in_reg = DFFE(XB1M1123_PORT_A_data_in, XB1M1123_clock_0, , , );
XB1M1123_PORT_B_data_in = TB1_ram_rom_data_reg[14];
XB1M1123_PORT_B_data_in_reg = DFFE(XB1M1123_PORT_B_data_in, XB1M1123_clock_1, , , );
XB1M1123_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M1123_PORT_A_address_reg = DFFE(XB1M1123_PORT_A_address, XB1M1123_clock_0, , , );
XB1M1123_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M1123_PORT_B_address_reg = DFFE(XB1M1123_PORT_B_address, XB1M1123_clock_1, , , );
XB1M1123_PORT_A_write_enable = GND;
XB1M1123_PORT_A_write_enable_reg = DFFE(XB1M1123_PORT_A_write_enable, XB1M1123_clock_0, , , );
XB1M1123_PORT_A_read_enable = VCC;
XB1M1123_PORT_A_read_enable_reg = DFFE(XB1M1123_PORT_A_read_enable, XB1M1123_clock_0, , , );
XB1M1123_PORT_B_write_enable = YB2L2;
XB1M1123_PORT_B_write_enable_reg = DFFE(XB1M1123_PORT_B_write_enable, XB1M1123_clock_1, , , );
XB1M1123_PORT_B_read_enable = VCC;
XB1M1123_PORT_B_read_enable_reg = DFFE(XB1M1123_PORT_B_read_enable, XB1M1123_clock_1, , , );
XB1M1123_clock_0 = CLOCK_50;
XB1M1123_clock_1 = A1L62;
XB1M1123_clock_enable_0 = E1_data_address_reg[13];
XB1M1123_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M1123_PORT_B_data_out = MEMORY(XB1M1123_PORT_A_data_in_reg, XB1M1123_PORT_B_data_in_reg, XB1M1123_PORT_A_address_reg, XB1M1123_PORT_B_address_reg, XB1M1123_PORT_A_write_enable_reg, XB1M1123_PORT_A_read_enable_reg, XB1M1123_PORT_B_write_enable_reg, XB1M1123_PORT_B_read_enable_reg, , , XB1M1123_clock_0, XB1M1123_clock_1, XB1M1123_clock_enable_0, XB1M1123_clock_enable_1, , , , );
XB1M1123 = XB1M1123_PORT_B_data_out[0];


--XB1_ram_block3a14 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a14
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a14_PORT_A_data_in = VCC;
XB1_ram_block3a14_PORT_A_data_in_reg = DFFE(XB1_ram_block3a14_PORT_A_data_in, XB1_ram_block3a14_clock_0, , , );
XB1_ram_block3a14_PORT_B_data_in = TB1_ram_rom_data_reg[14];
XB1_ram_block3a14_PORT_B_data_in_reg = DFFE(XB1_ram_block3a14_PORT_B_data_in, XB1_ram_block3a14_clock_1, , , );
XB1_ram_block3a14_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a14_PORT_A_address_reg = DFFE(XB1_ram_block3a14_PORT_A_address, XB1_ram_block3a14_clock_0, , , );
XB1_ram_block3a14_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a14_PORT_B_address_reg = DFFE(XB1_ram_block3a14_PORT_B_address, XB1_ram_block3a14_clock_1, , , );
XB1_ram_block3a14_PORT_A_write_enable = GND;
XB1_ram_block3a14_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a14_PORT_A_write_enable, XB1_ram_block3a14_clock_0, , , );
XB1_ram_block3a14_PORT_A_read_enable = VCC;
XB1_ram_block3a14_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a14_PORT_A_read_enable, XB1_ram_block3a14_clock_0, , , );
XB1_ram_block3a14_PORT_B_write_enable = YB2L1;
XB1_ram_block3a14_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a14_PORT_B_write_enable, XB1_ram_block3a14_clock_1, , , );
XB1_ram_block3a14_PORT_B_read_enable = VCC;
XB1_ram_block3a14_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a14_PORT_B_read_enable, XB1_ram_block3a14_clock_1, , , );
XB1_ram_block3a14_clock_0 = CLOCK_50;
XB1_ram_block3a14_clock_1 = A1L62;
XB1_ram_block3a14_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a14_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a14_PORT_A_data_out = MEMORY(XB1_ram_block3a14_PORT_A_data_in_reg, XB1_ram_block3a14_PORT_B_data_in_reg, XB1_ram_block3a14_PORT_A_address_reg, XB1_ram_block3a14_PORT_B_address_reg, XB1_ram_block3a14_PORT_A_write_enable_reg, XB1_ram_block3a14_PORT_A_read_enable_reg, XB1_ram_block3a14_PORT_B_write_enable_reg, XB1_ram_block3a14_PORT_B_read_enable_reg, , , XB1_ram_block3a14_clock_0, XB1_ram_block3a14_clock_1, XB1_ram_block3a14_clock_enable_0, XB1_ram_block3a14_clock_enable_1, , , , );
XB1_ram_block3a14_PORT_A_data_out_reg = DFFE(XB1_ram_block3a14_PORT_A_data_out, XB1_ram_block3a14_clock_0, , , );
XB1_ram_block3a14 = XB1_ram_block3a14_PORT_A_data_out_reg[0];

--XB1M547 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a14~PORTBDATAOUT0
XB1M547_PORT_A_data_in = VCC;
XB1M547_PORT_A_data_in_reg = DFFE(XB1M547_PORT_A_data_in, XB1M547_clock_0, , , );
XB1M547_PORT_B_data_in = TB1_ram_rom_data_reg[14];
XB1M547_PORT_B_data_in_reg = DFFE(XB1M547_PORT_B_data_in, XB1M547_clock_1, , , );
XB1M547_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M547_PORT_A_address_reg = DFFE(XB1M547_PORT_A_address, XB1M547_clock_0, , , );
XB1M547_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M547_PORT_B_address_reg = DFFE(XB1M547_PORT_B_address, XB1M547_clock_1, , , );
XB1M547_PORT_A_write_enable = GND;
XB1M547_PORT_A_write_enable_reg = DFFE(XB1M547_PORT_A_write_enable, XB1M547_clock_0, , , );
XB1M547_PORT_A_read_enable = VCC;
XB1M547_PORT_A_read_enable_reg = DFFE(XB1M547_PORT_A_read_enable, XB1M547_clock_0, , , );
XB1M547_PORT_B_write_enable = YB2L1;
XB1M547_PORT_B_write_enable_reg = DFFE(XB1M547_PORT_B_write_enable, XB1M547_clock_1, , , );
XB1M547_PORT_B_read_enable = VCC;
XB1M547_PORT_B_read_enable_reg = DFFE(XB1M547_PORT_B_read_enable, XB1M547_clock_1, , , );
XB1M547_clock_0 = CLOCK_50;
XB1M547_clock_1 = A1L62;
XB1M547_clock_enable_0 = !E1_data_address_reg[13];
XB1M547_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M547_PORT_B_data_out = MEMORY(XB1M547_PORT_A_data_in_reg, XB1M547_PORT_B_data_in_reg, XB1M547_PORT_A_address_reg, XB1M547_PORT_B_address_reg, XB1M547_PORT_A_write_enable_reg, XB1M547_PORT_A_read_enable_reg, XB1M547_PORT_B_write_enable_reg, XB1M547_PORT_B_read_enable_reg, , , XB1M547_clock_0, XB1M547_clock_1, XB1M547_clock_enable_0, XB1M547_clock_enable_1, , , , );
XB1M547 = XB1M547_PORT_B_data_out[0];


--HB3_q_b[21] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[21]_PORT_A_data_in = ZB1L14;
HB3_q_b[21]_PORT_A_data_in_reg = DFFE(HB3_q_b[21]_PORT_A_data_in, HB3_q_b[21]_clock_0, , , );
HB3_q_b[21]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[21]_PORT_A_address_reg = DFFE(HB3_q_b[21]_PORT_A_address, HB3_q_b[21]_clock_0, , , );
HB3_q_b[21]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[21]_PORT_B_address_reg = DFFE(HB3_q_b[21]_PORT_B_address, HB3_q_b[21]_clock_1, , , );
HB3_q_b[21]_PORT_A_write_enable = !AB1L65;
HB3_q_b[21]_PORT_A_write_enable_reg = DFFE(HB3_q_b[21]_PORT_A_write_enable, HB3_q_b[21]_clock_0, , , );
HB3_q_b[21]_PORT_B_read_enable = VCC;
HB3_q_b[21]_PORT_B_read_enable_reg = DFFE(HB3_q_b[21]_PORT_B_read_enable, HB3_q_b[21]_clock_1, , , );
HB3_q_b[21]_clock_0 = CLOCK_50;
HB3_q_b[21]_clock_1 = CLOCK_50;
HB3_q_b[21]_clock_enable_0 = !AB1L65;
HB3_q_b[21]_PORT_B_data_out = MEMORY(HB3_q_b[21]_PORT_A_data_in_reg, , HB3_q_b[21]_PORT_A_address_reg, HB3_q_b[21]_PORT_B_address_reg, HB3_q_b[21]_PORT_A_write_enable_reg, , , HB3_q_b[21]_PORT_B_read_enable_reg, , , HB3_q_b[21]_clock_0, HB3_q_b[21]_clock_1, HB3_q_b[21]_clock_enable_0, , , , , );
HB3_q_b[21] = HB3_q_b[21]_PORT_B_data_out[0];


--HB4_q_b[21] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[21]_PORT_A_data_in = ZB1L14;
HB4_q_b[21]_PORT_A_data_in_reg = DFFE(HB4_q_b[21]_PORT_A_data_in, HB4_q_b[21]_clock_0, , , );
HB4_q_b[21]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[21]_PORT_A_address_reg = DFFE(HB4_q_b[21]_PORT_A_address, HB4_q_b[21]_clock_0, , , );
HB4_q_b[21]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[21]_PORT_B_address_reg = DFFE(HB4_q_b[21]_PORT_B_address, HB4_q_b[21]_clock_1, , , );
HB4_q_b[21]_PORT_A_write_enable = !AB1L66;
HB4_q_b[21]_PORT_A_write_enable_reg = DFFE(HB4_q_b[21]_PORT_A_write_enable, HB4_q_b[21]_clock_0, , , );
HB4_q_b[21]_PORT_B_read_enable = VCC;
HB4_q_b[21]_PORT_B_read_enable_reg = DFFE(HB4_q_b[21]_PORT_B_read_enable, HB4_q_b[21]_clock_1, , , );
HB4_q_b[21]_clock_0 = CLOCK_50;
HB4_q_b[21]_clock_1 = CLOCK_50;
HB4_q_b[21]_clock_enable_0 = !AB1L66;
HB4_q_b[21]_PORT_B_data_out = MEMORY(HB4_q_b[21]_PORT_A_data_in_reg, , HB4_q_b[21]_PORT_A_address_reg, HB4_q_b[21]_PORT_B_address_reg, HB4_q_b[21]_PORT_A_write_enable_reg, , , HB4_q_b[21]_PORT_B_read_enable_reg, , , HB4_q_b[21]_clock_0, HB4_q_b[21]_clock_1, HB4_q_b[21]_clock_enable_0, , , , , );
HB4_q_b[21] = HB4_q_b[21]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[21] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]
--register power-up is low

AB1_data_out_shift_reg[21] = DFFEAS(AB1L97, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--XB1_ram_block3a19 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a19
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a19_PORT_A_data_in = VCC;
XB1_ram_block3a19_PORT_A_data_in_reg = DFFE(XB1_ram_block3a19_PORT_A_data_in, XB1_ram_block3a19_clock_0, , , );
XB1_ram_block3a19_PORT_B_data_in = TB1_ram_rom_data_reg[3];
XB1_ram_block3a19_PORT_B_data_in_reg = DFFE(XB1_ram_block3a19_PORT_B_data_in, XB1_ram_block3a19_clock_1, , , );
XB1_ram_block3a19_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a19_PORT_A_address_reg = DFFE(XB1_ram_block3a19_PORT_A_address, XB1_ram_block3a19_clock_0, , , );
XB1_ram_block3a19_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a19_PORT_B_address_reg = DFFE(XB1_ram_block3a19_PORT_B_address, XB1_ram_block3a19_clock_1, , , );
XB1_ram_block3a19_PORT_A_write_enable = GND;
XB1_ram_block3a19_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a19_PORT_A_write_enable, XB1_ram_block3a19_clock_0, , , );
XB1_ram_block3a19_PORT_A_read_enable = VCC;
XB1_ram_block3a19_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a19_PORT_A_read_enable, XB1_ram_block3a19_clock_0, , , );
XB1_ram_block3a19_PORT_B_write_enable = YB2L2;
XB1_ram_block3a19_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a19_PORT_B_write_enable, XB1_ram_block3a19_clock_1, , , );
XB1_ram_block3a19_PORT_B_read_enable = VCC;
XB1_ram_block3a19_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a19_PORT_B_read_enable, XB1_ram_block3a19_clock_1, , , );
XB1_ram_block3a19_clock_0 = CLOCK_50;
XB1_ram_block3a19_clock_1 = A1L62;
XB1_ram_block3a19_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a19_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a19_PORT_A_data_out = MEMORY(XB1_ram_block3a19_PORT_A_data_in_reg, XB1_ram_block3a19_PORT_B_data_in_reg, XB1_ram_block3a19_PORT_A_address_reg, XB1_ram_block3a19_PORT_B_address_reg, XB1_ram_block3a19_PORT_A_write_enable_reg, XB1_ram_block3a19_PORT_A_read_enable_reg, XB1_ram_block3a19_PORT_B_write_enable_reg, XB1_ram_block3a19_PORT_B_read_enable_reg, , , XB1_ram_block3a19_clock_0, XB1_ram_block3a19_clock_1, XB1_ram_block3a19_clock_enable_0, XB1_ram_block3a19_clock_enable_1, , , , );
XB1_ram_block3a19_PORT_A_data_out_reg = DFFE(XB1_ram_block3a19_PORT_A_data_out, XB1_ram_block3a19_clock_0, , , );
XB1_ram_block3a19 = XB1_ram_block3a19_PORT_A_data_out_reg[0];

--XB1M727 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a19~PORTBDATAOUT0
XB1M727_PORT_A_data_in = VCC;
XB1M727_PORT_A_data_in_reg = DFFE(XB1M727_PORT_A_data_in, XB1M727_clock_0, , , );
XB1M727_PORT_B_data_in = TB1_ram_rom_data_reg[3];
XB1M727_PORT_B_data_in_reg = DFFE(XB1M727_PORT_B_data_in, XB1M727_clock_1, , , );
XB1M727_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M727_PORT_A_address_reg = DFFE(XB1M727_PORT_A_address, XB1M727_clock_0, , , );
XB1M727_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M727_PORT_B_address_reg = DFFE(XB1M727_PORT_B_address, XB1M727_clock_1, , , );
XB1M727_PORT_A_write_enable = GND;
XB1M727_PORT_A_write_enable_reg = DFFE(XB1M727_PORT_A_write_enable, XB1M727_clock_0, , , );
XB1M727_PORT_A_read_enable = VCC;
XB1M727_PORT_A_read_enable_reg = DFFE(XB1M727_PORT_A_read_enable, XB1M727_clock_0, , , );
XB1M727_PORT_B_write_enable = YB2L2;
XB1M727_PORT_B_write_enable_reg = DFFE(XB1M727_PORT_B_write_enable, XB1M727_clock_1, , , );
XB1M727_PORT_B_read_enable = VCC;
XB1M727_PORT_B_read_enable_reg = DFFE(XB1M727_PORT_B_read_enable, XB1M727_clock_1, , , );
XB1M727_clock_0 = CLOCK_50;
XB1M727_clock_1 = A1L62;
XB1M727_clock_enable_0 = E1_data_address_reg[13];
XB1M727_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M727_PORT_B_data_out = MEMORY(XB1M727_PORT_A_data_in_reg, XB1M727_PORT_B_data_in_reg, XB1M727_PORT_A_address_reg, XB1M727_PORT_B_address_reg, XB1M727_PORT_A_write_enable_reg, XB1M727_PORT_A_read_enable_reg, XB1M727_PORT_B_write_enable_reg, XB1M727_PORT_B_read_enable_reg, , , XB1M727_clock_0, XB1M727_clock_1, XB1M727_clock_enable_0, XB1M727_clock_enable_1, , , , );
XB1M727 = XB1M727_PORT_B_data_out[0];


--XB1_ram_block3a3 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a3_PORT_A_data_in = VCC;
XB1_ram_block3a3_PORT_A_data_in_reg = DFFE(XB1_ram_block3a3_PORT_A_data_in, XB1_ram_block3a3_clock_0, , , );
XB1_ram_block3a3_PORT_B_data_in = TB1_ram_rom_data_reg[3];
XB1_ram_block3a3_PORT_B_data_in_reg = DFFE(XB1_ram_block3a3_PORT_B_data_in, XB1_ram_block3a3_clock_1, , , );
XB1_ram_block3a3_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a3_PORT_A_address_reg = DFFE(XB1_ram_block3a3_PORT_A_address, XB1_ram_block3a3_clock_0, , , );
XB1_ram_block3a3_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a3_PORT_B_address_reg = DFFE(XB1_ram_block3a3_PORT_B_address, XB1_ram_block3a3_clock_1, , , );
XB1_ram_block3a3_PORT_A_write_enable = GND;
XB1_ram_block3a3_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a3_PORT_A_write_enable, XB1_ram_block3a3_clock_0, , , );
XB1_ram_block3a3_PORT_A_read_enable = VCC;
XB1_ram_block3a3_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a3_PORT_A_read_enable, XB1_ram_block3a3_clock_0, , , );
XB1_ram_block3a3_PORT_B_write_enable = YB2L1;
XB1_ram_block3a3_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a3_PORT_B_write_enable, XB1_ram_block3a3_clock_1, , , );
XB1_ram_block3a3_PORT_B_read_enable = VCC;
XB1_ram_block3a3_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a3_PORT_B_read_enable, XB1_ram_block3a3_clock_1, , , );
XB1_ram_block3a3_clock_0 = CLOCK_50;
XB1_ram_block3a3_clock_1 = A1L62;
XB1_ram_block3a3_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a3_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a3_PORT_A_data_out = MEMORY(XB1_ram_block3a3_PORT_A_data_in_reg, XB1_ram_block3a3_PORT_B_data_in_reg, XB1_ram_block3a3_PORT_A_address_reg, XB1_ram_block3a3_PORT_B_address_reg, XB1_ram_block3a3_PORT_A_write_enable_reg, XB1_ram_block3a3_PORT_A_read_enable_reg, XB1_ram_block3a3_PORT_B_write_enable_reg, XB1_ram_block3a3_PORT_B_read_enable_reg, , , XB1_ram_block3a3_clock_0, XB1_ram_block3a3_clock_1, XB1_ram_block3a3_clock_enable_0, XB1_ram_block3a3_clock_enable_1, , , , );
XB1_ram_block3a3_PORT_A_data_out_reg = DFFE(XB1_ram_block3a3_PORT_A_data_out, XB1_ram_block3a3_clock_0, , , );
XB1_ram_block3a3 = XB1_ram_block3a3_PORT_A_data_out_reg[0];

--XB1M151 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a3~PORTBDATAOUT0
XB1M151_PORT_A_data_in = VCC;
XB1M151_PORT_A_data_in_reg = DFFE(XB1M151_PORT_A_data_in, XB1M151_clock_0, , , );
XB1M151_PORT_B_data_in = TB1_ram_rom_data_reg[3];
XB1M151_PORT_B_data_in_reg = DFFE(XB1M151_PORT_B_data_in, XB1M151_clock_1, , , );
XB1M151_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M151_PORT_A_address_reg = DFFE(XB1M151_PORT_A_address, XB1M151_clock_0, , , );
XB1M151_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M151_PORT_B_address_reg = DFFE(XB1M151_PORT_B_address, XB1M151_clock_1, , , );
XB1M151_PORT_A_write_enable = GND;
XB1M151_PORT_A_write_enable_reg = DFFE(XB1M151_PORT_A_write_enable, XB1M151_clock_0, , , );
XB1M151_PORT_A_read_enable = VCC;
XB1M151_PORT_A_read_enable_reg = DFFE(XB1M151_PORT_A_read_enable, XB1M151_clock_0, , , );
XB1M151_PORT_B_write_enable = YB2L1;
XB1M151_PORT_B_write_enable_reg = DFFE(XB1M151_PORT_B_write_enable, XB1M151_clock_1, , , );
XB1M151_PORT_B_read_enable = VCC;
XB1M151_PORT_B_read_enable_reg = DFFE(XB1M151_PORT_B_read_enable, XB1M151_clock_1, , , );
XB1M151_clock_0 = CLOCK_50;
XB1M151_clock_1 = A1L62;
XB1M151_clock_enable_0 = !E1_data_address_reg[13];
XB1M151_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M151_PORT_B_data_out = MEMORY(XB1M151_PORT_A_data_in_reg, XB1M151_PORT_B_data_in_reg, XB1M151_PORT_A_address_reg, XB1M151_PORT_B_address_reg, XB1M151_PORT_A_write_enable_reg, XB1M151_PORT_A_read_enable_reg, XB1M151_PORT_B_write_enable_reg, XB1M151_PORT_B_read_enable_reg, , , XB1M151_clock_0, XB1M151_clock_1, XB1M151_clock_enable_0, XB1M151_clock_enable_1, , , , );
XB1M151 = XB1M151_PORT_B_data_out[0];


--SB1_q_a[5] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_a[5]_PORT_A_data_in = VCC;
SB1_q_a[5]_PORT_A_data_in_reg = DFFE(SB1_q_a[5]_PORT_A_data_in, SB1_q_a[5]_clock_0, , , );
SB1_q_a[5]_PORT_B_data_in = TB2_ram_rom_data_reg[5];
SB1_q_a[5]_PORT_B_data_in_reg = DFFE(SB1_q_a[5]_PORT_B_data_in, SB1_q_a[5]_clock_1, , , );
SB1_q_a[5]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_a[5]_PORT_A_address_reg = DFFE(SB1_q_a[5]_PORT_A_address, SB1_q_a[5]_clock_0, , , );
SB1_q_a[5]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_a[5]_PORT_B_address_reg = DFFE(SB1_q_a[5]_PORT_B_address, SB1_q_a[5]_clock_1, , , );
SB1_q_a[5]_PORT_A_write_enable = GND;
SB1_q_a[5]_PORT_A_write_enable_reg = DFFE(SB1_q_a[5]_PORT_A_write_enable, SB1_q_a[5]_clock_0, , , );
SB1_q_a[5]_PORT_A_read_enable = VCC;
SB1_q_a[5]_PORT_A_read_enable_reg = DFFE(SB1_q_a[5]_PORT_A_read_enable, SB1_q_a[5]_clock_0, , , );
SB1_q_a[5]_PORT_B_write_enable = TB2L8;
SB1_q_a[5]_PORT_B_write_enable_reg = DFFE(SB1_q_a[5]_PORT_B_write_enable, SB1_q_a[5]_clock_1, , , );
SB1_q_a[5]_PORT_B_read_enable = VCC;
SB1_q_a[5]_PORT_B_read_enable_reg = DFFE(SB1_q_a[5]_PORT_B_read_enable, SB1_q_a[5]_clock_1, , , );
SB1_q_a[5]_clock_0 = CLOCK_50;
SB1_q_a[5]_clock_1 = A1L35;
SB1_q_a[5]_PORT_A_data_out = MEMORY(SB1_q_a[5]_PORT_A_data_in_reg, SB1_q_a[5]_PORT_B_data_in_reg, SB1_q_a[5]_PORT_A_address_reg, SB1_q_a[5]_PORT_B_address_reg, SB1_q_a[5]_PORT_A_write_enable_reg, SB1_q_a[5]_PORT_A_read_enable_reg, SB1_q_a[5]_PORT_B_write_enable_reg, SB1_q_a[5]_PORT_B_read_enable_reg, , , SB1_q_a[5]_clock_0, SB1_q_a[5]_clock_1, , , , , , );
SB1_q_a[5]_PORT_A_data_out_reg = DFFE(SB1_q_a[5]_PORT_A_data_out, SB1_q_a[5]_clock_0, , , );
SB1_q_a[5] = SB1_q_a[5]_PORT_A_data_out_reg[0];

--SB1_q_b[5] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[5]
SB1_q_b[5]_PORT_A_data_in = VCC;
SB1_q_b[5]_PORT_A_data_in_reg = DFFE(SB1_q_b[5]_PORT_A_data_in, SB1_q_b[5]_clock_0, , , );
SB1_q_b[5]_PORT_B_data_in = TB2_ram_rom_data_reg[5];
SB1_q_b[5]_PORT_B_data_in_reg = DFFE(SB1_q_b[5]_PORT_B_data_in, SB1_q_b[5]_clock_1, , , );
SB1_q_b[5]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_b[5]_PORT_A_address_reg = DFFE(SB1_q_b[5]_PORT_A_address, SB1_q_b[5]_clock_0, , , );
SB1_q_b[5]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_b[5]_PORT_B_address_reg = DFFE(SB1_q_b[5]_PORT_B_address, SB1_q_b[5]_clock_1, , , );
SB1_q_b[5]_PORT_A_write_enable = GND;
SB1_q_b[5]_PORT_A_write_enable_reg = DFFE(SB1_q_b[5]_PORT_A_write_enable, SB1_q_b[5]_clock_0, , , );
SB1_q_b[5]_PORT_A_read_enable = VCC;
SB1_q_b[5]_PORT_A_read_enable_reg = DFFE(SB1_q_b[5]_PORT_A_read_enable, SB1_q_b[5]_clock_0, , , );
SB1_q_b[5]_PORT_B_write_enable = TB2L8;
SB1_q_b[5]_PORT_B_write_enable_reg = DFFE(SB1_q_b[5]_PORT_B_write_enable, SB1_q_b[5]_clock_1, , , );
SB1_q_b[5]_PORT_B_read_enable = VCC;
SB1_q_b[5]_PORT_B_read_enable_reg = DFFE(SB1_q_b[5]_PORT_B_read_enable, SB1_q_b[5]_clock_1, , , );
SB1_q_b[5]_clock_0 = CLOCK_50;
SB1_q_b[5]_clock_1 = A1L35;
SB1_q_b[5]_PORT_B_data_out = MEMORY(SB1_q_b[5]_PORT_A_data_in_reg, SB1_q_b[5]_PORT_B_data_in_reg, SB1_q_b[5]_PORT_A_address_reg, SB1_q_b[5]_PORT_B_address_reg, SB1_q_b[5]_PORT_A_write_enable_reg, SB1_q_b[5]_PORT_A_read_enable_reg, SB1_q_b[5]_PORT_B_write_enable_reg, SB1_q_b[5]_PORT_B_read_enable_reg, , , SB1_q_b[5]_clock_0, SB1_q_b[5]_clock_1, , , , , , );
SB1_q_b[5] = SB1_q_b[5]_PORT_B_data_out[0];


--E1L2 is dj_roomba_3000:dj_roomba|Add1~1
E1L2_adder_eqn = ( E1_data_address_reg[13] ) + ( GND ) + ( E1L55 );
E1L2 = SUM(E1L2_adder_eqn);


--SB1_q_a[6] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_a[6]_PORT_A_data_in = VCC;
SB1_q_a[6]_PORT_A_data_in_reg = DFFE(SB1_q_a[6]_PORT_A_data_in, SB1_q_a[6]_clock_0, , , );
SB1_q_a[6]_PORT_B_data_in = TB2_ram_rom_data_reg[6];
SB1_q_a[6]_PORT_B_data_in_reg = DFFE(SB1_q_a[6]_PORT_B_data_in, SB1_q_a[6]_clock_1, , , );
SB1_q_a[6]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_a[6]_PORT_A_address_reg = DFFE(SB1_q_a[6]_PORT_A_address, SB1_q_a[6]_clock_0, , , );
SB1_q_a[6]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_a[6]_PORT_B_address_reg = DFFE(SB1_q_a[6]_PORT_B_address, SB1_q_a[6]_clock_1, , , );
SB1_q_a[6]_PORT_A_write_enable = GND;
SB1_q_a[6]_PORT_A_write_enable_reg = DFFE(SB1_q_a[6]_PORT_A_write_enable, SB1_q_a[6]_clock_0, , , );
SB1_q_a[6]_PORT_A_read_enable = VCC;
SB1_q_a[6]_PORT_A_read_enable_reg = DFFE(SB1_q_a[6]_PORT_A_read_enable, SB1_q_a[6]_clock_0, , , );
SB1_q_a[6]_PORT_B_write_enable = TB2L8;
SB1_q_a[6]_PORT_B_write_enable_reg = DFFE(SB1_q_a[6]_PORT_B_write_enable, SB1_q_a[6]_clock_1, , , );
SB1_q_a[6]_PORT_B_read_enable = VCC;
SB1_q_a[6]_PORT_B_read_enable_reg = DFFE(SB1_q_a[6]_PORT_B_read_enable, SB1_q_a[6]_clock_1, , , );
SB1_q_a[6]_clock_0 = CLOCK_50;
SB1_q_a[6]_clock_1 = A1L35;
SB1_q_a[6]_PORT_A_data_out = MEMORY(SB1_q_a[6]_PORT_A_data_in_reg, SB1_q_a[6]_PORT_B_data_in_reg, SB1_q_a[6]_PORT_A_address_reg, SB1_q_a[6]_PORT_B_address_reg, SB1_q_a[6]_PORT_A_write_enable_reg, SB1_q_a[6]_PORT_A_read_enable_reg, SB1_q_a[6]_PORT_B_write_enable_reg, SB1_q_a[6]_PORT_B_read_enable_reg, , , SB1_q_a[6]_clock_0, SB1_q_a[6]_clock_1, , , , , , );
SB1_q_a[6]_PORT_A_data_out_reg = DFFE(SB1_q_a[6]_PORT_A_data_out, SB1_q_a[6]_clock_0, , , );
SB1_q_a[6] = SB1_q_a[6]_PORT_A_data_out_reg[0];

--SB1_q_b[6] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[6]
SB1_q_b[6]_PORT_A_data_in = VCC;
SB1_q_b[6]_PORT_A_data_in_reg = DFFE(SB1_q_b[6]_PORT_A_data_in, SB1_q_b[6]_clock_0, , , );
SB1_q_b[6]_PORT_B_data_in = TB2_ram_rom_data_reg[6];
SB1_q_b[6]_PORT_B_data_in_reg = DFFE(SB1_q_b[6]_PORT_B_data_in, SB1_q_b[6]_clock_1, , , );
SB1_q_b[6]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_b[6]_PORT_A_address_reg = DFFE(SB1_q_b[6]_PORT_A_address, SB1_q_b[6]_clock_0, , , );
SB1_q_b[6]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_b[6]_PORT_B_address_reg = DFFE(SB1_q_b[6]_PORT_B_address, SB1_q_b[6]_clock_1, , , );
SB1_q_b[6]_PORT_A_write_enable = GND;
SB1_q_b[6]_PORT_A_write_enable_reg = DFFE(SB1_q_b[6]_PORT_A_write_enable, SB1_q_b[6]_clock_0, , , );
SB1_q_b[6]_PORT_A_read_enable = VCC;
SB1_q_b[6]_PORT_A_read_enable_reg = DFFE(SB1_q_b[6]_PORT_A_read_enable, SB1_q_b[6]_clock_0, , , );
SB1_q_b[6]_PORT_B_write_enable = TB2L8;
SB1_q_b[6]_PORT_B_write_enable_reg = DFFE(SB1_q_b[6]_PORT_B_write_enable, SB1_q_b[6]_clock_1, , , );
SB1_q_b[6]_PORT_B_read_enable = VCC;
SB1_q_b[6]_PORT_B_read_enable_reg = DFFE(SB1_q_b[6]_PORT_B_read_enable, SB1_q_b[6]_clock_1, , , );
SB1_q_b[6]_clock_0 = CLOCK_50;
SB1_q_b[6]_clock_1 = A1L35;
SB1_q_b[6]_PORT_B_data_out = MEMORY(SB1_q_b[6]_PORT_A_data_in_reg, SB1_q_b[6]_PORT_B_data_in_reg, SB1_q_b[6]_PORT_A_address_reg, SB1_q_b[6]_PORT_B_address_reg, SB1_q_b[6]_PORT_A_write_enable_reg, SB1_q_b[6]_PORT_A_read_enable_reg, SB1_q_b[6]_PORT_B_write_enable_reg, SB1_q_b[6]_PORT_B_read_enable_reg, , , SB1_q_b[6]_clock_0, SB1_q_b[6]_clock_1, , , , , , );
SB1_q_b[6] = SB1_q_b[6]_PORT_B_data_out[0];


--SB1_q_a[7] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_a[7]_PORT_A_data_in = VCC;
SB1_q_a[7]_PORT_A_data_in_reg = DFFE(SB1_q_a[7]_PORT_A_data_in, SB1_q_a[7]_clock_0, , , );
SB1_q_a[7]_PORT_B_data_in = TB2_ram_rom_data_reg[7];
SB1_q_a[7]_PORT_B_data_in_reg = DFFE(SB1_q_a[7]_PORT_B_data_in, SB1_q_a[7]_clock_1, , , );
SB1_q_a[7]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_a[7]_PORT_A_address_reg = DFFE(SB1_q_a[7]_PORT_A_address, SB1_q_a[7]_clock_0, , , );
SB1_q_a[7]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_a[7]_PORT_B_address_reg = DFFE(SB1_q_a[7]_PORT_B_address, SB1_q_a[7]_clock_1, , , );
SB1_q_a[7]_PORT_A_write_enable = GND;
SB1_q_a[7]_PORT_A_write_enable_reg = DFFE(SB1_q_a[7]_PORT_A_write_enable, SB1_q_a[7]_clock_0, , , );
SB1_q_a[7]_PORT_A_read_enable = VCC;
SB1_q_a[7]_PORT_A_read_enable_reg = DFFE(SB1_q_a[7]_PORT_A_read_enable, SB1_q_a[7]_clock_0, , , );
SB1_q_a[7]_PORT_B_write_enable = TB2L8;
SB1_q_a[7]_PORT_B_write_enable_reg = DFFE(SB1_q_a[7]_PORT_B_write_enable, SB1_q_a[7]_clock_1, , , );
SB1_q_a[7]_PORT_B_read_enable = VCC;
SB1_q_a[7]_PORT_B_read_enable_reg = DFFE(SB1_q_a[7]_PORT_B_read_enable, SB1_q_a[7]_clock_1, , , );
SB1_q_a[7]_clock_0 = CLOCK_50;
SB1_q_a[7]_clock_1 = A1L35;
SB1_q_a[7]_PORT_A_data_out = MEMORY(SB1_q_a[7]_PORT_A_data_in_reg, SB1_q_a[7]_PORT_B_data_in_reg, SB1_q_a[7]_PORT_A_address_reg, SB1_q_a[7]_PORT_B_address_reg, SB1_q_a[7]_PORT_A_write_enable_reg, SB1_q_a[7]_PORT_A_read_enable_reg, SB1_q_a[7]_PORT_B_write_enable_reg, SB1_q_a[7]_PORT_B_read_enable_reg, , , SB1_q_a[7]_clock_0, SB1_q_a[7]_clock_1, , , , , , );
SB1_q_a[7]_PORT_A_data_out_reg = DFFE(SB1_q_a[7]_PORT_A_data_out, SB1_q_a[7]_clock_0, , , );
SB1_q_a[7] = SB1_q_a[7]_PORT_A_data_out_reg[0];

--SB1_q_b[7] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[7]
SB1_q_b[7]_PORT_A_data_in = VCC;
SB1_q_b[7]_PORT_A_data_in_reg = DFFE(SB1_q_b[7]_PORT_A_data_in, SB1_q_b[7]_clock_0, , , );
SB1_q_b[7]_PORT_B_data_in = TB2_ram_rom_data_reg[7];
SB1_q_b[7]_PORT_B_data_in_reg = DFFE(SB1_q_b[7]_PORT_B_data_in, SB1_q_b[7]_clock_1, , , );
SB1_q_b[7]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_b[7]_PORT_A_address_reg = DFFE(SB1_q_b[7]_PORT_A_address, SB1_q_b[7]_clock_0, , , );
SB1_q_b[7]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_b[7]_PORT_B_address_reg = DFFE(SB1_q_b[7]_PORT_B_address, SB1_q_b[7]_clock_1, , , );
SB1_q_b[7]_PORT_A_write_enable = GND;
SB1_q_b[7]_PORT_A_write_enable_reg = DFFE(SB1_q_b[7]_PORT_A_write_enable, SB1_q_b[7]_clock_0, , , );
SB1_q_b[7]_PORT_A_read_enable = VCC;
SB1_q_b[7]_PORT_A_read_enable_reg = DFFE(SB1_q_b[7]_PORT_A_read_enable, SB1_q_b[7]_clock_0, , , );
SB1_q_b[7]_PORT_B_write_enable = TB2L8;
SB1_q_b[7]_PORT_B_write_enable_reg = DFFE(SB1_q_b[7]_PORT_B_write_enable, SB1_q_b[7]_clock_1, , , );
SB1_q_b[7]_PORT_B_read_enable = VCC;
SB1_q_b[7]_PORT_B_read_enable_reg = DFFE(SB1_q_b[7]_PORT_B_read_enable, SB1_q_b[7]_clock_1, , , );
SB1_q_b[7]_clock_0 = CLOCK_50;
SB1_q_b[7]_clock_1 = A1L35;
SB1_q_b[7]_PORT_B_data_out = MEMORY(SB1_q_b[7]_PORT_A_data_in_reg, SB1_q_b[7]_PORT_B_data_in_reg, SB1_q_b[7]_PORT_A_address_reg, SB1_q_b[7]_PORT_B_address_reg, SB1_q_b[7]_PORT_A_write_enable_reg, SB1_q_b[7]_PORT_A_read_enable_reg, SB1_q_b[7]_PORT_B_write_enable_reg, SB1_q_b[7]_PORT_B_read_enable_reg, , , SB1_q_b[7]_clock_0, SB1_q_b[7]_clock_1, , , , , , );
SB1_q_b[7] = SB1_q_b[7]_PORT_B_data_out[0];


--G1_count_sig[10] is generic_counter:uut|count_sig[10]
--register power-up is low

G1_count_sig[10] = DFFEAS(G1L2, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[3] is generic_counter:uut|count_sig[3]
--register power-up is low

G1_count_sig[3] = DFFEAS(G1L6, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[12] is generic_counter:uut|count_sig[12]
--register power-up is low

G1_count_sig[12] = DFFEAS(G1L10, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[7] is generic_counter:uut|count_sig[7]
--register power-up is low

G1_count_sig[7] = DFFEAS(G1L14, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[5] is generic_counter:uut|count_sig[5]
--register power-up is low

G1_count_sig[5] = DFFEAS(G1L18, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[6] is generic_counter:uut|count_sig[6]
--register power-up is low

G1_count_sig[6] = DFFEAS(G1L22, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[8] is generic_counter:uut|count_sig[8]
--register power-up is low

G1_count_sig[8] = DFFEAS(G1L26, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[9] is generic_counter:uut|count_sig[9]
--register power-up is low

G1_count_sig[9] = DFFEAS(G1L30, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[4] is generic_counter:uut|count_sig[4]
--register power-up is low

G1_count_sig[4] = DFFEAS(G1L34, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[11] is generic_counter:uut|count_sig[11]
--register power-up is low

G1_count_sig[11] = DFFEAS(G1L38, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[0] is generic_counter:uut|count_sig[0]
--register power-up is low

G1_count_sig[0] = DFFEAS(G1L42, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[1] is generic_counter:uut|count_sig[1]
--register power-up is low

G1_count_sig[1] = DFFEAS(G1L46, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--G1_count_sig[2] is generic_counter:uut|count_sig[2]
--register power-up is low

G1_count_sig[2] = DFFEAS(G1L50, CLOCK_50, KEY[0],  ,  ,  ,  , G1L69,  );


--E1L6 is dj_roomba_3000:dj_roomba|Add1~5
E1L6_adder_eqn = ( E1_data_address_reg[0] ) + ( VCC ) + ( !VCC );
E1L6 = SUM(E1L6_adder_eqn);

--E1L7 is dj_roomba_3000:dj_roomba|Add1~6
E1L7_adder_eqn = ( E1_data_address_reg[0] ) + ( VCC ) + ( !VCC );
E1L7 = CARRY(E1L7_adder_eqn);


--E1L10 is dj_roomba_3000:dj_roomba|Add1~9
E1L10_adder_eqn = ( E1_data_address_reg[1] ) + ( GND ) + ( E1L7 );
E1L10 = SUM(E1L10_adder_eqn);

--E1L11 is dj_roomba_3000:dj_roomba|Add1~10
E1L11_adder_eqn = ( E1_data_address_reg[1] ) + ( GND ) + ( E1L7 );
E1L11 = CARRY(E1L11_adder_eqn);


--E1L14 is dj_roomba_3000:dj_roomba|Add1~13
E1L14_adder_eqn = ( E1_data_address_reg[2] ) + ( GND ) + ( E1L11 );
E1L14 = SUM(E1L14_adder_eqn);

--E1L15 is dj_roomba_3000:dj_roomba|Add1~14
E1L15_adder_eqn = ( E1_data_address_reg[2] ) + ( GND ) + ( E1L11 );
E1L15 = CARRY(E1L15_adder_eqn);


--E1L18 is dj_roomba_3000:dj_roomba|Add1~17
E1L18_adder_eqn = ( E1_data_address_reg[3] ) + ( GND ) + ( E1L15 );
E1L18 = SUM(E1L18_adder_eqn);

--E1L19 is dj_roomba_3000:dj_roomba|Add1~18
E1L19_adder_eqn = ( E1_data_address_reg[3] ) + ( GND ) + ( E1L15 );
E1L19 = CARRY(E1L19_adder_eqn);


--E1L22 is dj_roomba_3000:dj_roomba|Add1~21
E1L22_adder_eqn = ( E1_data_address_reg[4] ) + ( GND ) + ( E1L19 );
E1L22 = SUM(E1L22_adder_eqn);

--E1L23 is dj_roomba_3000:dj_roomba|Add1~22
E1L23_adder_eqn = ( E1_data_address_reg[4] ) + ( GND ) + ( E1L19 );
E1L23 = CARRY(E1L23_adder_eqn);


--E1L26 is dj_roomba_3000:dj_roomba|Add1~25
E1L26_adder_eqn = ( E1_data_address_reg[5] ) + ( GND ) + ( E1L23 );
E1L26 = SUM(E1L26_adder_eqn);

--E1L27 is dj_roomba_3000:dj_roomba|Add1~26
E1L27_adder_eqn = ( E1_data_address_reg[5] ) + ( GND ) + ( E1L23 );
E1L27 = CARRY(E1L27_adder_eqn);


--E1L30 is dj_roomba_3000:dj_roomba|Add1~29
E1L30_adder_eqn = ( E1_data_address_reg[6] ) + ( GND ) + ( E1L27 );
E1L30 = SUM(E1L30_adder_eqn);

--E1L31 is dj_roomba_3000:dj_roomba|Add1~30
E1L31_adder_eqn = ( E1_data_address_reg[6] ) + ( GND ) + ( E1L27 );
E1L31 = CARRY(E1L31_adder_eqn);


--E1L34 is dj_roomba_3000:dj_roomba|Add1~33
E1L34_adder_eqn = ( E1_data_address_reg[7] ) + ( GND ) + ( E1L31 );
E1L34 = SUM(E1L34_adder_eqn);

--E1L35 is dj_roomba_3000:dj_roomba|Add1~34
E1L35_adder_eqn = ( E1_data_address_reg[7] ) + ( GND ) + ( E1L31 );
E1L35 = CARRY(E1L35_adder_eqn);


--E1L38 is dj_roomba_3000:dj_roomba|Add1~37
E1L38_adder_eqn = ( E1_data_address_reg[8] ) + ( GND ) + ( E1L35 );
E1L38 = SUM(E1L38_adder_eqn);

--E1L39 is dj_roomba_3000:dj_roomba|Add1~38
E1L39_adder_eqn = ( E1_data_address_reg[8] ) + ( GND ) + ( E1L35 );
E1L39 = CARRY(E1L39_adder_eqn);


--E1L42 is dj_roomba_3000:dj_roomba|Add1~41
E1L42_adder_eqn = ( E1_data_address_reg[9] ) + ( GND ) + ( E1L39 );
E1L42 = SUM(E1L42_adder_eqn);

--E1L43 is dj_roomba_3000:dj_roomba|Add1~42
E1L43_adder_eqn = ( E1_data_address_reg[9] ) + ( GND ) + ( E1L39 );
E1L43 = CARRY(E1L43_adder_eqn);


--E1L46 is dj_roomba_3000:dj_roomba|Add1~45
E1L46_adder_eqn = ( E1_data_address_reg[10] ) + ( GND ) + ( E1L43 );
E1L46 = SUM(E1L46_adder_eqn);

--E1L47 is dj_roomba_3000:dj_roomba|Add1~46
E1L47_adder_eqn = ( E1_data_address_reg[10] ) + ( GND ) + ( E1L43 );
E1L47 = CARRY(E1L47_adder_eqn);


--E1L50 is dj_roomba_3000:dj_roomba|Add1~49
E1L50_adder_eqn = ( E1_data_address_reg[11] ) + ( GND ) + ( E1L47 );
E1L50 = SUM(E1L50_adder_eqn);

--E1L51 is dj_roomba_3000:dj_roomba|Add1~50
E1L51_adder_eqn = ( E1_data_address_reg[11] ) + ( GND ) + ( E1L47 );
E1L51 = CARRY(E1L51_adder_eqn);


--E1L54 is dj_roomba_3000:dj_roomba|Add1~53
E1L54_adder_eqn = ( E1_data_address_reg[12] ) + ( GND ) + ( E1L51 );
E1L54 = SUM(E1L54_adder_eqn);

--E1L55 is dj_roomba_3000:dj_roomba|Add1~54
E1L55_adder_eqn = ( E1_data_address_reg[12] ) + ( GND ) + ( E1L51 );
E1L55 = CARRY(E1L55_adder_eqn);


--SB1_q_b[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[3]_PORT_A_data_in = VCC;
SB1_q_b[3]_PORT_A_data_in_reg = DFFE(SB1_q_b[3]_PORT_A_data_in, SB1_q_b[3]_clock_0, , , );
SB1_q_b[3]_PORT_B_data_in = TB2_ram_rom_data_reg[3];
SB1_q_b[3]_PORT_B_data_in_reg = DFFE(SB1_q_b[3]_PORT_B_data_in, SB1_q_b[3]_clock_1, , , );
SB1_q_b[3]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_b[3]_PORT_A_address_reg = DFFE(SB1_q_b[3]_PORT_A_address, SB1_q_b[3]_clock_0, , , );
SB1_q_b[3]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_b[3]_PORT_B_address_reg = DFFE(SB1_q_b[3]_PORT_B_address, SB1_q_b[3]_clock_1, , , );
SB1_q_b[3]_PORT_A_write_enable = GND;
SB1_q_b[3]_PORT_A_write_enable_reg = DFFE(SB1_q_b[3]_PORT_A_write_enable, SB1_q_b[3]_clock_0, , , );
SB1_q_b[3]_PORT_A_read_enable = VCC;
SB1_q_b[3]_PORT_A_read_enable_reg = DFFE(SB1_q_b[3]_PORT_A_read_enable, SB1_q_b[3]_clock_0, , , );
SB1_q_b[3]_PORT_B_write_enable = TB2L8;
SB1_q_b[3]_PORT_B_write_enable_reg = DFFE(SB1_q_b[3]_PORT_B_write_enable, SB1_q_b[3]_clock_1, , , );
SB1_q_b[3]_PORT_B_read_enable = VCC;
SB1_q_b[3]_PORT_B_read_enable_reg = DFFE(SB1_q_b[3]_PORT_B_read_enable, SB1_q_b[3]_clock_1, , , );
SB1_q_b[3]_clock_0 = CLOCK_50;
SB1_q_b[3]_clock_1 = A1L35;
SB1_q_b[3]_PORT_B_data_out = MEMORY(SB1_q_b[3]_PORT_A_data_in_reg, SB1_q_b[3]_PORT_B_data_in_reg, SB1_q_b[3]_PORT_A_address_reg, SB1_q_b[3]_PORT_B_address_reg, SB1_q_b[3]_PORT_A_write_enable_reg, SB1_q_b[3]_PORT_A_read_enable_reg, SB1_q_b[3]_PORT_B_write_enable_reg, SB1_q_b[3]_PORT_B_read_enable_reg, , , SB1_q_b[3]_clock_0, SB1_q_b[3]_clock_1, , , , , , );
SB1_q_b[3] = SB1_q_b[3]_PORT_B_data_out[0];


--TB2_ram_rom_data_reg[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--register power-up is low

TB2_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L35, SB1_q_b[4], TB2_ram_rom_data_reg[5], TB2L18, TB2L41);


--C1_data_to_transfer[5] is audio_and_video_config:cfg|data_to_transfer[5]
--register power-up is low

C1_data_to_transfer[5] = DFFEAS(V1_data_out[5], CLOCK_50,  ,  , C1L4,  ,  , !KEY[0],  );


--C1_data_to_transfer[7] is audio_and_video_config:cfg|data_to_transfer[7]
--register power-up is low

C1_data_to_transfer[7] = DFFEAS(V1_data_out[7], CLOCK_50,  ,  , C1L4,  ,  , !KEY[0],  );


--C1_data_to_transfer[4] is audio_and_video_config:cfg|data_to_transfer[4]
--register power-up is low

C1_data_to_transfer[4] = DFFEAS(V1_data_out[4], CLOCK_50,  ,  , C1L4,  ,  , !KEY[0],  );


--C1_num_bits_to_transfer[0] is audio_and_video_config:cfg|num_bits_to_transfer[0]
--register power-up is low

C1_num_bits_to_transfer[0] = DFFEAS(C1L13, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--X1_current_byte[1] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1]
--register power-up is low

X1_current_byte[1] = DFFEAS(C1_data_to_transfer[1], CLOCK_50,  ,  , X1L36,  ,  , !KEY[0],  );


--X1_current_byte[3] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[3]
--register power-up is low

X1_current_byte[3] = DFFEAS(C1_data_to_transfer[3], CLOCK_50,  ,  , X1L36,  ,  , !KEY[0],  );


--X1_current_byte[0] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[0]
--register power-up is low

X1_current_byte[0] = DFFEAS(C1_data_to_transfer[0], CLOCK_50,  ,  , X1L36,  ,  , !KEY[0],  );


--X1_current_byte[2] is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[2]
--register power-up is low

X1_current_byte[2] = DFFEAS(C1_data_to_transfer[2], CLOCK_50,  ,  , X1L36,  ,  , !KEY[0],  );


--C1_data_to_transfer[6] is audio_and_video_config:cfg|data_to_transfer[6]
--register power-up is low

C1_data_to_transfer[6] = DFFEAS(V1_data_out[6], CLOCK_50,  ,  , C1L4,  ,  , !KEY[0],  );


--W1L14 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~13
W1L14_adder_eqn = ( W1_clk_counter[7] ) + ( GND ) + ( W1L19 );
W1L14 = SUM(W1L14_adder_eqn);

--W1L15 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~14
W1L15_adder_eqn = ( W1_clk_counter[7] ) + ( GND ) + ( W1L19 );
W1L15 = CARRY(W1L15_adder_eqn);


--V1_rom_address_counter[2] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]
--register power-up is low

V1_rom_address_counter[2] = DFFEAS(V1L1, CLOCK_50,  ,  , V1L95,  ,  , !KEY[0],  );


--V1_rom_address_counter[3] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]
--register power-up is low

V1_rom_address_counter[3] = DFFEAS(V1L2, CLOCK_50,  ,  , V1L95,  ,  , !KEY[0],  );


--V1_rom_address_counter[4] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]
--register power-up is low

V1_rom_address_counter[4] = DFFEAS(V1L3, CLOCK_50,  ,  , V1L95,  ,  , !KEY[0],  );


--V1_rom_address_counter[5] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[5]
--register power-up is low

V1_rom_address_counter[5] = DFFEAS(V1L4, CLOCK_50,  ,  , V1L95,  ,  , !KEY[0],  );


--V1_s_i2c_auto_init.AUTO_STATE_4_WAIT is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT
--register power-up is low

V1_s_i2c_auto_init.AUTO_STATE_4_WAIT = DFFEAS(V1L47, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--W1L18 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~17
W1L18_adder_eqn = ( W1_clk_counter[6] ) + ( GND ) + ( W1L23 );
W1L18 = SUM(W1L18_adder_eqn);

--W1L19 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~18
W1L19_adder_eqn = ( W1_clk_counter[6] ) + ( GND ) + ( W1L23 );
W1L19 = CARRY(W1L19_adder_eqn);


--W1L22 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~21
W1L22_adder_eqn = ( W1_clk_counter[5] ) + ( GND ) + ( W1L27 );
W1L22 = SUM(W1L22_adder_eqn);

--W1L23 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~22
W1L23_adder_eqn = ( W1_clk_counter[5] ) + ( GND ) + ( W1L27 );
W1L23 = CARRY(W1L23_adder_eqn);


--W1L26 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~25
W1L26_adder_eqn = ( W1_clk_counter[4] ) + ( GND ) + ( W1L31 );
W1L26 = SUM(W1L26_adder_eqn);

--W1L27 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~26
W1L27_adder_eqn = ( W1_clk_counter[4] ) + ( GND ) + ( W1L31 );
W1L27 = CARRY(W1L27_adder_eqn);


--W1L30 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~29
W1L30_adder_eqn = ( W1_clk_counter[3] ) + ( GND ) + ( W1L35 );
W1L30 = SUM(W1L30_adder_eqn);

--W1L31 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~30
W1L31_adder_eqn = ( W1_clk_counter[3] ) + ( GND ) + ( W1L35 );
W1L31 = CARRY(W1L31_adder_eqn);


--W1L34 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~33
W1L34_adder_eqn = ( W1_clk_counter[2] ) + ( GND ) + ( W1L39 );
W1L34 = SUM(W1L34_adder_eqn);

--W1L35 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~34
W1L35_adder_eqn = ( W1_clk_counter[2] ) + ( GND ) + ( W1L39 );
W1L35 = CARRY(W1L35_adder_eqn);


--W1L38 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~37
W1L38_adder_eqn = ( W1_clk_counter[1] ) + ( VCC ) + ( !VCC );
W1L38 = SUM(W1L38_adder_eqn);

--W1L39 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|Add0~38
W1L39_adder_eqn = ( W1_clk_counter[1] ) + ( VCC ) + ( !VCC );
W1L39 = CARRY(W1L39_adder_eqn);


--KB3_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
KB3_counter_comb_bita2_adder_eqn = ( KB3_counter_reg_bit[2] ) + ( AB1L65 ) + ( KB3L7 );
KB3_counter_comb_bita2 = SUM(KB3_counter_comb_bita2_adder_eqn);

--KB3L11 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
KB3L11_adder_eqn = ( KB3_counter_reg_bit[2] ) + ( AB1L65 ) + ( KB3L7 );
KB3L11 = CARRY(KB3L11_adder_eqn);


--KB3_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
KB3_counter_comb_bita1_adder_eqn = ( KB3_counter_reg_bit[1] ) + ( AB1L65 ) + ( KB3L3 );
KB3_counter_comb_bita1 = SUM(KB3_counter_comb_bita1_adder_eqn);

--KB3L7 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
KB3L7_adder_eqn = ( KB3_counter_reg_bit[1] ) + ( AB1L65 ) + ( KB3L3 );
KB3L7 = CARRY(KB3L7_adder_eqn);


--KB3_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
KB3_counter_comb_bita0_adder_eqn = ( KB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB3_counter_comb_bita0 = SUM(KB3_counter_comb_bita0_adder_eqn);

--KB3L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
KB3L3_adder_eqn = ( KB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB3L3 = CARRY(KB3L3_adder_eqn);


--KB3_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
KB3_counter_comb_bita6_adder_eqn = ( KB3_counter_reg_bit[6] ) + ( AB1L65 ) + ( KB3L23 );
KB3_counter_comb_bita6 = SUM(KB3_counter_comb_bita6_adder_eqn);


--KB3_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
KB3_counter_comb_bita5_adder_eqn = ( KB3_counter_reg_bit[5] ) + ( AB1L65 ) + ( KB3L19 );
KB3_counter_comb_bita5 = SUM(KB3_counter_comb_bita5_adder_eqn);

--KB3L23 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
KB3L23_adder_eqn = ( KB3_counter_reg_bit[5] ) + ( AB1L65 ) + ( KB3L19 );
KB3L23 = CARRY(KB3L23_adder_eqn);


--KB3_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
KB3_counter_comb_bita4_adder_eqn = ( KB3_counter_reg_bit[4] ) + ( AB1L65 ) + ( KB3L15 );
KB3_counter_comb_bita4 = SUM(KB3_counter_comb_bita4_adder_eqn);

--KB3L19 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
KB3L19_adder_eqn = ( KB3_counter_reg_bit[4] ) + ( AB1L65 ) + ( KB3L15 );
KB3L19 = CARRY(KB3L19_adder_eqn);


--KB3_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
KB3_counter_comb_bita3_adder_eqn = ( KB3_counter_reg_bit[3] ) + ( AB1L65 ) + ( KB3L11 );
KB3_counter_comb_bita3 = SUM(KB3_counter_comb_bita3_adder_eqn);

--KB3L15 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
KB3L15_adder_eqn = ( KB3_counter_reg_bit[3] ) + ( AB1L65 ) + ( KB3L11 );
KB3L15 = CARRY(KB3L15_adder_eqn);


--KB2_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
KB2_counter_comb_bita1_adder_eqn = ( KB2_counter_reg_bit[1] ) + ( !Z1L3 ) + ( KB2L3 );
KB2_counter_comb_bita1 = SUM(KB2_counter_comb_bita1_adder_eqn);

--KB2L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
KB2L7_adder_eqn = ( KB2_counter_reg_bit[1] ) + ( !Z1L3 ) + ( KB2L3 );
KB2L7 = CARRY(KB2L7_adder_eqn);


--D1_done_adc_channel_sync is audio_codec:codec|done_adc_channel_sync
--register power-up is low

D1_done_adc_channel_sync = DFFEAS(D1L9, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--KB2_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
KB2_counter_comb_bita0_adder_eqn = ( KB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB2_counter_comb_bita0 = SUM(KB2_counter_comb_bita0_adder_eqn);

--KB2L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
KB2L3_adder_eqn = ( KB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB2L3 = CARRY(KB2L3_adder_eqn);


--KB1_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
KB1_counter_comb_bita6_adder_eqn = ( KB1_counter_reg_bit[6] ) + ( !Z1L4 ) + ( KB1L23 );
KB1_counter_comb_bita6 = SUM(KB1_counter_comb_bita6_adder_eqn);


--KB1_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
KB1_counter_comb_bita5_adder_eqn = ( KB1_counter_reg_bit[5] ) + ( !Z1L4 ) + ( KB1L19 );
KB1_counter_comb_bita5 = SUM(KB1_counter_comb_bita5_adder_eqn);

--KB1L23 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
KB1L23_adder_eqn = ( KB1_counter_reg_bit[5] ) + ( !Z1L4 ) + ( KB1L19 );
KB1L23 = CARRY(KB1L23_adder_eqn);


--KB1_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
KB1_counter_comb_bita4_adder_eqn = ( KB1_counter_reg_bit[4] ) + ( !Z1L4 ) + ( KB1L15 );
KB1_counter_comb_bita4 = SUM(KB1_counter_comb_bita4_adder_eqn);

--KB1L19 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
KB1L19_adder_eqn = ( KB1_counter_reg_bit[4] ) + ( !Z1L4 ) + ( KB1L15 );
KB1L19 = CARRY(KB1L19_adder_eqn);


--KB1_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
KB1_counter_comb_bita3_adder_eqn = ( KB1_counter_reg_bit[3] ) + ( !Z1L4 ) + ( KB1L11 );
KB1_counter_comb_bita3 = SUM(KB1_counter_comb_bita3_adder_eqn);

--KB1L15 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
KB1L15_adder_eqn = ( KB1_counter_reg_bit[3] ) + ( !Z1L4 ) + ( KB1L11 );
KB1L15 = CARRY(KB1L15_adder_eqn);


--KB1_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
KB1_counter_comb_bita2_adder_eqn = ( KB1_counter_reg_bit[2] ) + ( !Z1L4 ) + ( KB1L7 );
KB1_counter_comb_bita2 = SUM(KB1_counter_comb_bita2_adder_eqn);

--KB1L11 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
KB1L11_adder_eqn = ( KB1_counter_reg_bit[2] ) + ( !Z1L4 ) + ( KB1L7 );
KB1L11 = CARRY(KB1L11_adder_eqn);


--KB1_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
KB1_counter_comb_bita1_adder_eqn = ( KB1_counter_reg_bit[1] ) + ( !Z1L4 ) + ( KB1L3 );
KB1_counter_comb_bita1 = SUM(KB1_counter_comb_bita1_adder_eqn);

--KB1L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
KB1L7_adder_eqn = ( KB1_counter_reg_bit[1] ) + ( !Z1L4 ) + ( KB1L3 );
KB1L7 = CARRY(KB1L7_adder_eqn);


--KB1_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
KB1_counter_comb_bita0_adder_eqn = ( KB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB1_counter_comb_bita0 = SUM(KB1_counter_comb_bita0_adder_eqn);

--KB1L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
KB1L3_adder_eqn = ( KB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB1L3 = CARRY(KB1L3_adder_eqn);


--KB2_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
KB2_counter_comb_bita6_adder_eqn = ( KB2_counter_reg_bit[6] ) + ( !Z1L3 ) + ( KB2L23 );
KB2_counter_comb_bita6 = SUM(KB2_counter_comb_bita6_adder_eqn);


--KB2_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
KB2_counter_comb_bita5_adder_eqn = ( KB2_counter_reg_bit[5] ) + ( !Z1L3 ) + ( KB2L19 );
KB2_counter_comb_bita5 = SUM(KB2_counter_comb_bita5_adder_eqn);

--KB2L23 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
KB2L23_adder_eqn = ( KB2_counter_reg_bit[5] ) + ( !Z1L3 ) + ( KB2L19 );
KB2L23 = CARRY(KB2L23_adder_eqn);


--KB2_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
KB2_counter_comb_bita4_adder_eqn = ( KB2_counter_reg_bit[4] ) + ( !Z1L3 ) + ( KB2L15 );
KB2_counter_comb_bita4 = SUM(KB2_counter_comb_bita4_adder_eqn);

--KB2L19 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
KB2L19_adder_eqn = ( KB2_counter_reg_bit[4] ) + ( !Z1L3 ) + ( KB2L15 );
KB2L19 = CARRY(KB2L19_adder_eqn);


--KB2_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
KB2_counter_comb_bita3_adder_eqn = ( KB2_counter_reg_bit[3] ) + ( !Z1L3 ) + ( KB2L11 );
KB2_counter_comb_bita3 = SUM(KB2_counter_comb_bita3_adder_eqn);

--KB2L15 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
KB2L15_adder_eqn = ( KB2_counter_reg_bit[3] ) + ( !Z1L3 ) + ( KB2L11 );
KB2L15 = CARRY(KB2L15_adder_eqn);


--KB2_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
KB2_counter_comb_bita2_adder_eqn = ( KB2_counter_reg_bit[2] ) + ( !Z1L3 ) + ( KB2L7 );
KB2_counter_comb_bita2 = SUM(KB2_counter_comb_bita2_adder_eqn);

--KB2L11 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
KB2L11_adder_eqn = ( KB2_counter_reg_bit[2] ) + ( !Z1L3 ) + ( KB2L7 );
KB2L11 = CARRY(KB2L11_adder_eqn);


--KB4_counter_comb_bita2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2
KB4_counter_comb_bita2_adder_eqn = ( KB4_counter_reg_bit[2] ) + ( AB1L66 ) + ( KB4L7 );
KB4_counter_comb_bita2 = SUM(KB4_counter_comb_bita2_adder_eqn);

--KB4L11 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita2~COUT
KB4L11_adder_eqn = ( KB4_counter_reg_bit[2] ) + ( AB1L66 ) + ( KB4L7 );
KB4L11 = CARRY(KB4L11_adder_eqn);


--KB4_counter_comb_bita1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1
KB4_counter_comb_bita1_adder_eqn = ( KB4_counter_reg_bit[1] ) + ( AB1L66 ) + ( KB4L3 );
KB4_counter_comb_bita1 = SUM(KB4_counter_comb_bita1_adder_eqn);

--KB4L7 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita1~COUT
KB4L7_adder_eqn = ( KB4_counter_reg_bit[1] ) + ( AB1L66 ) + ( KB4L3 );
KB4L7 = CARRY(KB4L7_adder_eqn);


--KB4_counter_comb_bita0 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0
KB4_counter_comb_bita0_adder_eqn = ( KB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB4_counter_comb_bita0 = SUM(KB4_counter_comb_bita0_adder_eqn);

--KB4L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita0~COUT
KB4L3_adder_eqn = ( KB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
KB4L3 = CARRY(KB4L3_adder_eqn);


--KB4_counter_comb_bita5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5
KB4_counter_comb_bita5_adder_eqn = ( KB4_counter_reg_bit[5] ) + ( AB1L66 ) + ( KB4L19 );
KB4_counter_comb_bita5 = SUM(KB4_counter_comb_bita5_adder_eqn);

--KB4L23 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita5~COUT
KB4L23_adder_eqn = ( KB4_counter_reg_bit[5] ) + ( AB1L66 ) + ( KB4L19 );
KB4L23 = CARRY(KB4L23_adder_eqn);


--KB4_counter_comb_bita4 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4
KB4_counter_comb_bita4_adder_eqn = ( KB4_counter_reg_bit[4] ) + ( AB1L66 ) + ( KB4L15 );
KB4_counter_comb_bita4 = SUM(KB4_counter_comb_bita4_adder_eqn);

--KB4L19 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita4~COUT
KB4L19_adder_eqn = ( KB4_counter_reg_bit[4] ) + ( AB1L66 ) + ( KB4L15 );
KB4L19 = CARRY(KB4L19_adder_eqn);


--KB4_counter_comb_bita3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3
KB4_counter_comb_bita3_adder_eqn = ( KB4_counter_reg_bit[3] ) + ( AB1L66 ) + ( KB4L11 );
KB4_counter_comb_bita3 = SUM(KB4_counter_comb_bita3_adder_eqn);

--KB4L15 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita3~COUT
KB4L15_adder_eqn = ( KB4_counter_reg_bit[3] ) + ( AB1L66 ) + ( KB4L11 );
KB4L15 = CARRY(KB4L15_adder_eqn);


--KB4_counter_comb_bita6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter|counter_comb_bita6
KB4_counter_comb_bita6_adder_eqn = ( KB4_counter_reg_bit[6] ) + ( AB1L66 ) + ( KB4L23 );
KB4_counter_comb_bita6 = SUM(KB4_counter_comb_bita6_adder_eqn);


--XB1_ram_block3a29 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a29
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a29_PORT_A_data_in = VCC;
XB1_ram_block3a29_PORT_A_data_in_reg = DFFE(XB1_ram_block3a29_PORT_A_data_in, XB1_ram_block3a29_clock_0, , , );
XB1_ram_block3a29_PORT_B_data_in = TB1_ram_rom_data_reg[13];
XB1_ram_block3a29_PORT_B_data_in_reg = DFFE(XB1_ram_block3a29_PORT_B_data_in, XB1_ram_block3a29_clock_1, , , );
XB1_ram_block3a29_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a29_PORT_A_address_reg = DFFE(XB1_ram_block3a29_PORT_A_address, XB1_ram_block3a29_clock_0, , , );
XB1_ram_block3a29_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a29_PORT_B_address_reg = DFFE(XB1_ram_block3a29_PORT_B_address, XB1_ram_block3a29_clock_1, , , );
XB1_ram_block3a29_PORT_A_write_enable = GND;
XB1_ram_block3a29_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a29_PORT_A_write_enable, XB1_ram_block3a29_clock_0, , , );
XB1_ram_block3a29_PORT_A_read_enable = VCC;
XB1_ram_block3a29_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a29_PORT_A_read_enable, XB1_ram_block3a29_clock_0, , , );
XB1_ram_block3a29_PORT_B_write_enable = YB2L2;
XB1_ram_block3a29_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a29_PORT_B_write_enable, XB1_ram_block3a29_clock_1, , , );
XB1_ram_block3a29_PORT_B_read_enable = VCC;
XB1_ram_block3a29_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a29_PORT_B_read_enable, XB1_ram_block3a29_clock_1, , , );
XB1_ram_block3a29_clock_0 = CLOCK_50;
XB1_ram_block3a29_clock_1 = A1L62;
XB1_ram_block3a29_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a29_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a29_PORT_A_data_out = MEMORY(XB1_ram_block3a29_PORT_A_data_in_reg, XB1_ram_block3a29_PORT_B_data_in_reg, XB1_ram_block3a29_PORT_A_address_reg, XB1_ram_block3a29_PORT_B_address_reg, XB1_ram_block3a29_PORT_A_write_enable_reg, XB1_ram_block3a29_PORT_A_read_enable_reg, XB1_ram_block3a29_PORT_B_write_enable_reg, XB1_ram_block3a29_PORT_B_read_enable_reg, , , XB1_ram_block3a29_clock_0, XB1_ram_block3a29_clock_1, XB1_ram_block3a29_clock_enable_0, XB1_ram_block3a29_clock_enable_1, , , , );
XB1_ram_block3a29_PORT_A_data_out_reg = DFFE(XB1_ram_block3a29_PORT_A_data_out, XB1_ram_block3a29_clock_0, , , );
XB1_ram_block3a29 = XB1_ram_block3a29_PORT_A_data_out_reg[0];

--XB1M1087 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a29~PORTBDATAOUT0
XB1M1087_PORT_A_data_in = VCC;
XB1M1087_PORT_A_data_in_reg = DFFE(XB1M1087_PORT_A_data_in, XB1M1087_clock_0, , , );
XB1M1087_PORT_B_data_in = TB1_ram_rom_data_reg[13];
XB1M1087_PORT_B_data_in_reg = DFFE(XB1M1087_PORT_B_data_in, XB1M1087_clock_1, , , );
XB1M1087_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M1087_PORT_A_address_reg = DFFE(XB1M1087_PORT_A_address, XB1M1087_clock_0, , , );
XB1M1087_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M1087_PORT_B_address_reg = DFFE(XB1M1087_PORT_B_address, XB1M1087_clock_1, , , );
XB1M1087_PORT_A_write_enable = GND;
XB1M1087_PORT_A_write_enable_reg = DFFE(XB1M1087_PORT_A_write_enable, XB1M1087_clock_0, , , );
XB1M1087_PORT_A_read_enable = VCC;
XB1M1087_PORT_A_read_enable_reg = DFFE(XB1M1087_PORT_A_read_enable, XB1M1087_clock_0, , , );
XB1M1087_PORT_B_write_enable = YB2L2;
XB1M1087_PORT_B_write_enable_reg = DFFE(XB1M1087_PORT_B_write_enable, XB1M1087_clock_1, , , );
XB1M1087_PORT_B_read_enable = VCC;
XB1M1087_PORT_B_read_enable_reg = DFFE(XB1M1087_PORT_B_read_enable, XB1M1087_clock_1, , , );
XB1M1087_clock_0 = CLOCK_50;
XB1M1087_clock_1 = A1L62;
XB1M1087_clock_enable_0 = E1_data_address_reg[13];
XB1M1087_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M1087_PORT_B_data_out = MEMORY(XB1M1087_PORT_A_data_in_reg, XB1M1087_PORT_B_data_in_reg, XB1M1087_PORT_A_address_reg, XB1M1087_PORT_B_address_reg, XB1M1087_PORT_A_write_enable_reg, XB1M1087_PORT_A_read_enable_reg, XB1M1087_PORT_B_write_enable_reg, XB1M1087_PORT_B_read_enable_reg, , , XB1M1087_clock_0, XB1M1087_clock_1, XB1M1087_clock_enable_0, XB1M1087_clock_enable_1, , , , );
XB1M1087 = XB1M1087_PORT_B_data_out[0];


--XB1_ram_block3a13 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a13_PORT_A_data_in = VCC;
XB1_ram_block3a13_PORT_A_data_in_reg = DFFE(XB1_ram_block3a13_PORT_A_data_in, XB1_ram_block3a13_clock_0, , , );
XB1_ram_block3a13_PORT_B_data_in = TB1_ram_rom_data_reg[13];
XB1_ram_block3a13_PORT_B_data_in_reg = DFFE(XB1_ram_block3a13_PORT_B_data_in, XB1_ram_block3a13_clock_1, , , );
XB1_ram_block3a13_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a13_PORT_A_address_reg = DFFE(XB1_ram_block3a13_PORT_A_address, XB1_ram_block3a13_clock_0, , , );
XB1_ram_block3a13_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a13_PORT_B_address_reg = DFFE(XB1_ram_block3a13_PORT_B_address, XB1_ram_block3a13_clock_1, , , );
XB1_ram_block3a13_PORT_A_write_enable = GND;
XB1_ram_block3a13_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a13_PORT_A_write_enable, XB1_ram_block3a13_clock_0, , , );
XB1_ram_block3a13_PORT_A_read_enable = VCC;
XB1_ram_block3a13_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a13_PORT_A_read_enable, XB1_ram_block3a13_clock_0, , , );
XB1_ram_block3a13_PORT_B_write_enable = YB2L1;
XB1_ram_block3a13_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a13_PORT_B_write_enable, XB1_ram_block3a13_clock_1, , , );
XB1_ram_block3a13_PORT_B_read_enable = VCC;
XB1_ram_block3a13_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a13_PORT_B_read_enable, XB1_ram_block3a13_clock_1, , , );
XB1_ram_block3a13_clock_0 = CLOCK_50;
XB1_ram_block3a13_clock_1 = A1L62;
XB1_ram_block3a13_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a13_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a13_PORT_A_data_out = MEMORY(XB1_ram_block3a13_PORT_A_data_in_reg, XB1_ram_block3a13_PORT_B_data_in_reg, XB1_ram_block3a13_PORT_A_address_reg, XB1_ram_block3a13_PORT_B_address_reg, XB1_ram_block3a13_PORT_A_write_enable_reg, XB1_ram_block3a13_PORT_A_read_enable_reg, XB1_ram_block3a13_PORT_B_write_enable_reg, XB1_ram_block3a13_PORT_B_read_enable_reg, , , XB1_ram_block3a13_clock_0, XB1_ram_block3a13_clock_1, XB1_ram_block3a13_clock_enable_0, XB1_ram_block3a13_clock_enable_1, , , , );
XB1_ram_block3a13_PORT_A_data_out_reg = DFFE(XB1_ram_block3a13_PORT_A_data_out, XB1_ram_block3a13_clock_0, , , );
XB1_ram_block3a13 = XB1_ram_block3a13_PORT_A_data_out_reg[0];

--XB1M511 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a13~PORTBDATAOUT0
XB1M511_PORT_A_data_in = VCC;
XB1M511_PORT_A_data_in_reg = DFFE(XB1M511_PORT_A_data_in, XB1M511_clock_0, , , );
XB1M511_PORT_B_data_in = TB1_ram_rom_data_reg[13];
XB1M511_PORT_B_data_in_reg = DFFE(XB1M511_PORT_B_data_in, XB1M511_clock_1, , , );
XB1M511_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M511_PORT_A_address_reg = DFFE(XB1M511_PORT_A_address, XB1M511_clock_0, , , );
XB1M511_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M511_PORT_B_address_reg = DFFE(XB1M511_PORT_B_address, XB1M511_clock_1, , , );
XB1M511_PORT_A_write_enable = GND;
XB1M511_PORT_A_write_enable_reg = DFFE(XB1M511_PORT_A_write_enable, XB1M511_clock_0, , , );
XB1M511_PORT_A_read_enable = VCC;
XB1M511_PORT_A_read_enable_reg = DFFE(XB1M511_PORT_A_read_enable, XB1M511_clock_0, , , );
XB1M511_PORT_B_write_enable = YB2L1;
XB1M511_PORT_B_write_enable_reg = DFFE(XB1M511_PORT_B_write_enable, XB1M511_clock_1, , , );
XB1M511_PORT_B_read_enable = VCC;
XB1M511_PORT_B_read_enable_reg = DFFE(XB1M511_PORT_B_read_enable, XB1M511_clock_1, , , );
XB1M511_clock_0 = CLOCK_50;
XB1M511_clock_1 = A1L62;
XB1M511_clock_enable_0 = !E1_data_address_reg[13];
XB1M511_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M511_PORT_B_data_out = MEMORY(XB1M511_PORT_A_data_in_reg, XB1M511_PORT_B_data_in_reg, XB1M511_PORT_A_address_reg, XB1M511_PORT_B_address_reg, XB1M511_PORT_A_write_enable_reg, XB1M511_PORT_A_read_enable_reg, XB1M511_PORT_B_write_enable_reg, XB1M511_PORT_B_read_enable_reg, , , XB1M511_clock_0, XB1M511_clock_1, XB1M511_clock_enable_0, XB1M511_clock_enable_1, , , , );
XB1M511 = XB1M511_PORT_B_data_out[0];


--HB3_q_b[20] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[20]_PORT_A_data_in = ZB1L13;
HB3_q_b[20]_PORT_A_data_in_reg = DFFE(HB3_q_b[20]_PORT_A_data_in, HB3_q_b[20]_clock_0, , , );
HB3_q_b[20]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[20]_PORT_A_address_reg = DFFE(HB3_q_b[20]_PORT_A_address, HB3_q_b[20]_clock_0, , , );
HB3_q_b[20]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[20]_PORT_B_address_reg = DFFE(HB3_q_b[20]_PORT_B_address, HB3_q_b[20]_clock_1, , , );
HB3_q_b[20]_PORT_A_write_enable = !AB1L65;
HB3_q_b[20]_PORT_A_write_enable_reg = DFFE(HB3_q_b[20]_PORT_A_write_enable, HB3_q_b[20]_clock_0, , , );
HB3_q_b[20]_PORT_B_read_enable = VCC;
HB3_q_b[20]_PORT_B_read_enable_reg = DFFE(HB3_q_b[20]_PORT_B_read_enable, HB3_q_b[20]_clock_1, , , );
HB3_q_b[20]_clock_0 = CLOCK_50;
HB3_q_b[20]_clock_1 = CLOCK_50;
HB3_q_b[20]_clock_enable_0 = !AB1L65;
HB3_q_b[20]_PORT_B_data_out = MEMORY(HB3_q_b[20]_PORT_A_data_in_reg, , HB3_q_b[20]_PORT_A_address_reg, HB3_q_b[20]_PORT_B_address_reg, HB3_q_b[20]_PORT_A_write_enable_reg, , , HB3_q_b[20]_PORT_B_read_enable_reg, , , HB3_q_b[20]_clock_0, HB3_q_b[20]_clock_1, HB3_q_b[20]_clock_enable_0, , , , , );
HB3_q_b[20] = HB3_q_b[20]_PORT_B_data_out[0];


--HB4_q_b[20] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[20]_PORT_A_data_in = ZB1L13;
HB4_q_b[20]_PORT_A_data_in_reg = DFFE(HB4_q_b[20]_PORT_A_data_in, HB4_q_b[20]_clock_0, , , );
HB4_q_b[20]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[20]_PORT_A_address_reg = DFFE(HB4_q_b[20]_PORT_A_address, HB4_q_b[20]_clock_0, , , );
HB4_q_b[20]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[20]_PORT_B_address_reg = DFFE(HB4_q_b[20]_PORT_B_address, HB4_q_b[20]_clock_1, , , );
HB4_q_b[20]_PORT_A_write_enable = !AB1L66;
HB4_q_b[20]_PORT_A_write_enable_reg = DFFE(HB4_q_b[20]_PORT_A_write_enable, HB4_q_b[20]_clock_0, , , );
HB4_q_b[20]_PORT_B_read_enable = VCC;
HB4_q_b[20]_PORT_B_read_enable_reg = DFFE(HB4_q_b[20]_PORT_B_read_enable, HB4_q_b[20]_clock_1, , , );
HB4_q_b[20]_clock_0 = CLOCK_50;
HB4_q_b[20]_clock_1 = CLOCK_50;
HB4_q_b[20]_clock_enable_0 = !AB1L66;
HB4_q_b[20]_PORT_B_data_out = MEMORY(HB4_q_b[20]_PORT_A_data_in_reg, , HB4_q_b[20]_PORT_A_address_reg, HB4_q_b[20]_PORT_B_address_reg, HB4_q_b[20]_PORT_A_write_enable_reg, , , HB4_q_b[20]_PORT_B_read_enable_reg, , , HB4_q_b[20]_clock_0, HB4_q_b[20]_clock_1, HB4_q_b[20]_clock_enable_0, , , , , );
HB4_q_b[20] = HB4_q_b[20]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[20] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]
--register power-up is low

AB1_data_out_shift_reg[20] = DFFEAS(AB1L98, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--XB1_ram_block3a20 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a20
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a20_PORT_A_data_in = VCC;
XB1_ram_block3a20_PORT_A_data_in_reg = DFFE(XB1_ram_block3a20_PORT_A_data_in, XB1_ram_block3a20_clock_0, , , );
XB1_ram_block3a20_PORT_B_data_in = TB1_ram_rom_data_reg[4];
XB1_ram_block3a20_PORT_B_data_in_reg = DFFE(XB1_ram_block3a20_PORT_B_data_in, XB1_ram_block3a20_clock_1, , , );
XB1_ram_block3a20_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a20_PORT_A_address_reg = DFFE(XB1_ram_block3a20_PORT_A_address, XB1_ram_block3a20_clock_0, , , );
XB1_ram_block3a20_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a20_PORT_B_address_reg = DFFE(XB1_ram_block3a20_PORT_B_address, XB1_ram_block3a20_clock_1, , , );
XB1_ram_block3a20_PORT_A_write_enable = GND;
XB1_ram_block3a20_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a20_PORT_A_write_enable, XB1_ram_block3a20_clock_0, , , );
XB1_ram_block3a20_PORT_A_read_enable = VCC;
XB1_ram_block3a20_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a20_PORT_A_read_enable, XB1_ram_block3a20_clock_0, , , );
XB1_ram_block3a20_PORT_B_write_enable = YB2L2;
XB1_ram_block3a20_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a20_PORT_B_write_enable, XB1_ram_block3a20_clock_1, , , );
XB1_ram_block3a20_PORT_B_read_enable = VCC;
XB1_ram_block3a20_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a20_PORT_B_read_enable, XB1_ram_block3a20_clock_1, , , );
XB1_ram_block3a20_clock_0 = CLOCK_50;
XB1_ram_block3a20_clock_1 = A1L62;
XB1_ram_block3a20_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a20_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a20_PORT_A_data_out = MEMORY(XB1_ram_block3a20_PORT_A_data_in_reg, XB1_ram_block3a20_PORT_B_data_in_reg, XB1_ram_block3a20_PORT_A_address_reg, XB1_ram_block3a20_PORT_B_address_reg, XB1_ram_block3a20_PORT_A_write_enable_reg, XB1_ram_block3a20_PORT_A_read_enable_reg, XB1_ram_block3a20_PORT_B_write_enable_reg, XB1_ram_block3a20_PORT_B_read_enable_reg, , , XB1_ram_block3a20_clock_0, XB1_ram_block3a20_clock_1, XB1_ram_block3a20_clock_enable_0, XB1_ram_block3a20_clock_enable_1, , , , );
XB1_ram_block3a20_PORT_A_data_out_reg = DFFE(XB1_ram_block3a20_PORT_A_data_out, XB1_ram_block3a20_clock_0, , , );
XB1_ram_block3a20 = XB1_ram_block3a20_PORT_A_data_out_reg[0];

--XB1M763 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a20~PORTBDATAOUT0
XB1M763_PORT_A_data_in = VCC;
XB1M763_PORT_A_data_in_reg = DFFE(XB1M763_PORT_A_data_in, XB1M763_clock_0, , , );
XB1M763_PORT_B_data_in = TB1_ram_rom_data_reg[4];
XB1M763_PORT_B_data_in_reg = DFFE(XB1M763_PORT_B_data_in, XB1M763_clock_1, , , );
XB1M763_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M763_PORT_A_address_reg = DFFE(XB1M763_PORT_A_address, XB1M763_clock_0, , , );
XB1M763_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M763_PORT_B_address_reg = DFFE(XB1M763_PORT_B_address, XB1M763_clock_1, , , );
XB1M763_PORT_A_write_enable = GND;
XB1M763_PORT_A_write_enable_reg = DFFE(XB1M763_PORT_A_write_enable, XB1M763_clock_0, , , );
XB1M763_PORT_A_read_enable = VCC;
XB1M763_PORT_A_read_enable_reg = DFFE(XB1M763_PORT_A_read_enable, XB1M763_clock_0, , , );
XB1M763_PORT_B_write_enable = YB2L2;
XB1M763_PORT_B_write_enable_reg = DFFE(XB1M763_PORT_B_write_enable, XB1M763_clock_1, , , );
XB1M763_PORT_B_read_enable = VCC;
XB1M763_PORT_B_read_enable_reg = DFFE(XB1M763_PORT_B_read_enable, XB1M763_clock_1, , , );
XB1M763_clock_0 = CLOCK_50;
XB1M763_clock_1 = A1L62;
XB1M763_clock_enable_0 = E1_data_address_reg[13];
XB1M763_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M763_PORT_B_data_out = MEMORY(XB1M763_PORT_A_data_in_reg, XB1M763_PORT_B_data_in_reg, XB1M763_PORT_A_address_reg, XB1M763_PORT_B_address_reg, XB1M763_PORT_A_write_enable_reg, XB1M763_PORT_A_read_enable_reg, XB1M763_PORT_B_write_enable_reg, XB1M763_PORT_B_read_enable_reg, , , XB1M763_clock_0, XB1M763_clock_1, XB1M763_clock_enable_0, XB1M763_clock_enable_1, , , , );
XB1M763 = XB1M763_PORT_B_data_out[0];


--XB1_ram_block3a4 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a4_PORT_A_data_in = VCC;
XB1_ram_block3a4_PORT_A_data_in_reg = DFFE(XB1_ram_block3a4_PORT_A_data_in, XB1_ram_block3a4_clock_0, , , );
XB1_ram_block3a4_PORT_B_data_in = TB1_ram_rom_data_reg[4];
XB1_ram_block3a4_PORT_B_data_in_reg = DFFE(XB1_ram_block3a4_PORT_B_data_in, XB1_ram_block3a4_clock_1, , , );
XB1_ram_block3a4_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a4_PORT_A_address_reg = DFFE(XB1_ram_block3a4_PORT_A_address, XB1_ram_block3a4_clock_0, , , );
XB1_ram_block3a4_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a4_PORT_B_address_reg = DFFE(XB1_ram_block3a4_PORT_B_address, XB1_ram_block3a4_clock_1, , , );
XB1_ram_block3a4_PORT_A_write_enable = GND;
XB1_ram_block3a4_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a4_PORT_A_write_enable, XB1_ram_block3a4_clock_0, , , );
XB1_ram_block3a4_PORT_A_read_enable = VCC;
XB1_ram_block3a4_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a4_PORT_A_read_enable, XB1_ram_block3a4_clock_0, , , );
XB1_ram_block3a4_PORT_B_write_enable = YB2L1;
XB1_ram_block3a4_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a4_PORT_B_write_enable, XB1_ram_block3a4_clock_1, , , );
XB1_ram_block3a4_PORT_B_read_enable = VCC;
XB1_ram_block3a4_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a4_PORT_B_read_enable, XB1_ram_block3a4_clock_1, , , );
XB1_ram_block3a4_clock_0 = CLOCK_50;
XB1_ram_block3a4_clock_1 = A1L62;
XB1_ram_block3a4_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a4_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a4_PORT_A_data_out = MEMORY(XB1_ram_block3a4_PORT_A_data_in_reg, XB1_ram_block3a4_PORT_B_data_in_reg, XB1_ram_block3a4_PORT_A_address_reg, XB1_ram_block3a4_PORT_B_address_reg, XB1_ram_block3a4_PORT_A_write_enable_reg, XB1_ram_block3a4_PORT_A_read_enable_reg, XB1_ram_block3a4_PORT_B_write_enable_reg, XB1_ram_block3a4_PORT_B_read_enable_reg, , , XB1_ram_block3a4_clock_0, XB1_ram_block3a4_clock_1, XB1_ram_block3a4_clock_enable_0, XB1_ram_block3a4_clock_enable_1, , , , );
XB1_ram_block3a4_PORT_A_data_out_reg = DFFE(XB1_ram_block3a4_PORT_A_data_out, XB1_ram_block3a4_clock_0, , , );
XB1_ram_block3a4 = XB1_ram_block3a4_PORT_A_data_out_reg[0];

--XB1M187 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a4~PORTBDATAOUT0
XB1M187_PORT_A_data_in = VCC;
XB1M187_PORT_A_data_in_reg = DFFE(XB1M187_PORT_A_data_in, XB1M187_clock_0, , , );
XB1M187_PORT_B_data_in = TB1_ram_rom_data_reg[4];
XB1M187_PORT_B_data_in_reg = DFFE(XB1M187_PORT_B_data_in, XB1M187_clock_1, , , );
XB1M187_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M187_PORT_A_address_reg = DFFE(XB1M187_PORT_A_address, XB1M187_clock_0, , , );
XB1M187_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M187_PORT_B_address_reg = DFFE(XB1M187_PORT_B_address, XB1M187_clock_1, , , );
XB1M187_PORT_A_write_enable = GND;
XB1M187_PORT_A_write_enable_reg = DFFE(XB1M187_PORT_A_write_enable, XB1M187_clock_0, , , );
XB1M187_PORT_A_read_enable = VCC;
XB1M187_PORT_A_read_enable_reg = DFFE(XB1M187_PORT_A_read_enable, XB1M187_clock_0, , , );
XB1M187_PORT_B_write_enable = YB2L1;
XB1M187_PORT_B_write_enable_reg = DFFE(XB1M187_PORT_B_write_enable, XB1M187_clock_1, , , );
XB1M187_PORT_B_read_enable = VCC;
XB1M187_PORT_B_read_enable_reg = DFFE(XB1M187_PORT_B_read_enable, XB1M187_clock_1, , , );
XB1M187_clock_0 = CLOCK_50;
XB1M187_clock_1 = A1L62;
XB1M187_clock_enable_0 = !E1_data_address_reg[13];
XB1M187_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M187_PORT_B_data_out = MEMORY(XB1M187_PORT_A_data_in_reg, XB1M187_PORT_B_data_in_reg, XB1M187_PORT_A_address_reg, XB1M187_PORT_B_address_reg, XB1M187_PORT_A_write_enable_reg, XB1M187_PORT_A_read_enable_reg, XB1M187_PORT_B_write_enable_reg, XB1M187_PORT_B_read_enable_reg, , , XB1M187_clock_0, XB1M187_clock_1, XB1M187_clock_enable_0, XB1M187_clock_enable_1, , , , );
XB1M187 = XB1M187_PORT_B_data_out[0];


--TB2_ram_rom_data_reg[5] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--register power-up is low

TB2_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L35, SB1_q_b[5], TB2_ram_rom_data_reg[6], TB2L18, TB2L41);


--TB2_ram_rom_data_reg[6] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--register power-up is low

TB2_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L35, SB1_q_b[6], TB2_ram_rom_data_reg[7], TB2L18, TB2L41);


--TB2_ram_rom_data_reg[7] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--register power-up is low

TB2_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L35, SB1_q_b[7], A1L36, TB2L18, TB2L41);


--G1L2 is generic_counter:uut|Add0~1
G1L2_adder_eqn = ( G1_count_sig[10] ) + ( GND ) + ( G1L31 );
G1L2 = SUM(G1L2_adder_eqn);

--G1L3 is generic_counter:uut|Add0~2
G1L3_adder_eqn = ( G1_count_sig[10] ) + ( GND ) + ( G1L31 );
G1L3 = CARRY(G1L3_adder_eqn);


--G1L6 is generic_counter:uut|Add0~5
G1L6_adder_eqn = ( G1_count_sig[3] ) + ( GND ) + ( G1L51 );
G1L6 = SUM(G1L6_adder_eqn);

--G1L7 is generic_counter:uut|Add0~6
G1L7_adder_eqn = ( G1_count_sig[3] ) + ( GND ) + ( G1L51 );
G1L7 = CARRY(G1L7_adder_eqn);


--G1L10 is generic_counter:uut|Add0~9
G1L10_adder_eqn = ( G1_count_sig[12] ) + ( GND ) + ( G1L39 );
G1L10 = SUM(G1L10_adder_eqn);


--G1L14 is generic_counter:uut|Add0~13
G1L14_adder_eqn = ( G1_count_sig[7] ) + ( GND ) + ( G1L23 );
G1L14 = SUM(G1L14_adder_eqn);

--G1L15 is generic_counter:uut|Add0~14
G1L15_adder_eqn = ( G1_count_sig[7] ) + ( GND ) + ( G1L23 );
G1L15 = CARRY(G1L15_adder_eqn);


--G1L18 is generic_counter:uut|Add0~17
G1L18_adder_eqn = ( G1_count_sig[5] ) + ( GND ) + ( G1L35 );
G1L18 = SUM(G1L18_adder_eqn);

--G1L19 is generic_counter:uut|Add0~18
G1L19_adder_eqn = ( G1_count_sig[5] ) + ( GND ) + ( G1L35 );
G1L19 = CARRY(G1L19_adder_eqn);


--G1L22 is generic_counter:uut|Add0~21
G1L22_adder_eqn = ( G1_count_sig[6] ) + ( GND ) + ( G1L19 );
G1L22 = SUM(G1L22_adder_eqn);

--G1L23 is generic_counter:uut|Add0~22
G1L23_adder_eqn = ( G1_count_sig[6] ) + ( GND ) + ( G1L19 );
G1L23 = CARRY(G1L23_adder_eqn);


--G1L26 is generic_counter:uut|Add0~25
G1L26_adder_eqn = ( G1_count_sig[8] ) + ( GND ) + ( G1L15 );
G1L26 = SUM(G1L26_adder_eqn);

--G1L27 is generic_counter:uut|Add0~26
G1L27_adder_eqn = ( G1_count_sig[8] ) + ( GND ) + ( G1L15 );
G1L27 = CARRY(G1L27_adder_eqn);


--G1L30 is generic_counter:uut|Add0~29
G1L30_adder_eqn = ( G1_count_sig[9] ) + ( GND ) + ( G1L27 );
G1L30 = SUM(G1L30_adder_eqn);

--G1L31 is generic_counter:uut|Add0~30
G1L31_adder_eqn = ( G1_count_sig[9] ) + ( GND ) + ( G1L27 );
G1L31 = CARRY(G1L31_adder_eqn);


--G1L34 is generic_counter:uut|Add0~33
G1L34_adder_eqn = ( G1_count_sig[4] ) + ( GND ) + ( G1L7 );
G1L34 = SUM(G1L34_adder_eqn);

--G1L35 is generic_counter:uut|Add0~34
G1L35_adder_eqn = ( G1_count_sig[4] ) + ( GND ) + ( G1L7 );
G1L35 = CARRY(G1L35_adder_eqn);


--G1L38 is generic_counter:uut|Add0~37
G1L38_adder_eqn = ( G1_count_sig[11] ) + ( GND ) + ( G1L3 );
G1L38 = SUM(G1L38_adder_eqn);

--G1L39 is generic_counter:uut|Add0~38
G1L39_adder_eqn = ( G1_count_sig[11] ) + ( GND ) + ( G1L3 );
G1L39 = CARRY(G1L39_adder_eqn);


--G1L42 is generic_counter:uut|Add0~41
G1L42_adder_eqn = ( G1_count_sig[0] ) + ( VCC ) + ( !VCC );
G1L42 = SUM(G1L42_adder_eqn);

--G1L43 is generic_counter:uut|Add0~42
G1L43_adder_eqn = ( G1_count_sig[0] ) + ( VCC ) + ( !VCC );
G1L43 = CARRY(G1L43_adder_eqn);


--G1L46 is generic_counter:uut|Add0~45
G1L46_adder_eqn = ( G1_count_sig[1] ) + ( GND ) + ( G1L43 );
G1L46 = SUM(G1L46_adder_eqn);

--G1L47 is generic_counter:uut|Add0~46
G1L47_adder_eqn = ( G1_count_sig[1] ) + ( GND ) + ( G1L43 );
G1L47 = CARRY(G1L47_adder_eqn);


--G1L50 is generic_counter:uut|Add0~49
G1L50_adder_eqn = ( G1_count_sig[2] ) + ( GND ) + ( G1L47 );
G1L50 = SUM(G1L50_adder_eqn);

--G1L51 is generic_counter:uut|Add0~50
G1L51_adder_eqn = ( G1_count_sig[2] ) + ( GND ) + ( G1L47 );
G1L51 = CARRY(G1L51_adder_eqn);


--SB1_q_b[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|altsyncram_ed23:altsyncram1|q_b[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 8, Port B Logical Depth: 32, Port B Logical Width: 8
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
SB1_q_b[4]_PORT_A_data_in = VCC;
SB1_q_b[4]_PORT_A_data_in_reg = DFFE(SB1_q_b[4]_PORT_A_data_in, SB1_q_b[4]_clock_0, , , );
SB1_q_b[4]_PORT_B_data_in = TB2_ram_rom_data_reg[4];
SB1_q_b[4]_PORT_B_data_in_reg = DFFE(SB1_q_b[4]_PORT_B_data_in, SB1_q_b[4]_clock_1, , , );
SB1_q_b[4]_PORT_A_address = BUS(E1_inst_addr[0], E1_inst_addr[1], E1_inst_addr[2], E1_inst_addr[3], E1_inst_addr[4]);
SB1_q_b[4]_PORT_A_address_reg = DFFE(SB1_q_b[4]_PORT_A_address, SB1_q_b[4]_clock_0, , , );
SB1_q_b[4]_PORT_B_address = BUS(TB2_ram_rom_addr_reg[0], TB2_ram_rom_addr_reg[1], TB2_ram_rom_addr_reg[2], TB2_ram_rom_addr_reg[3], TB2_ram_rom_addr_reg[4]);
SB1_q_b[4]_PORT_B_address_reg = DFFE(SB1_q_b[4]_PORT_B_address, SB1_q_b[4]_clock_1, , , );
SB1_q_b[4]_PORT_A_write_enable = GND;
SB1_q_b[4]_PORT_A_write_enable_reg = DFFE(SB1_q_b[4]_PORT_A_write_enable, SB1_q_b[4]_clock_0, , , );
SB1_q_b[4]_PORT_A_read_enable = VCC;
SB1_q_b[4]_PORT_A_read_enable_reg = DFFE(SB1_q_b[4]_PORT_A_read_enable, SB1_q_b[4]_clock_0, , , );
SB1_q_b[4]_PORT_B_write_enable = TB2L8;
SB1_q_b[4]_PORT_B_write_enable_reg = DFFE(SB1_q_b[4]_PORT_B_write_enable, SB1_q_b[4]_clock_1, , , );
SB1_q_b[4]_PORT_B_read_enable = VCC;
SB1_q_b[4]_PORT_B_read_enable_reg = DFFE(SB1_q_b[4]_PORT_B_read_enable, SB1_q_b[4]_clock_1, , , );
SB1_q_b[4]_clock_0 = CLOCK_50;
SB1_q_b[4]_clock_1 = A1L35;
SB1_q_b[4]_PORT_B_data_out = MEMORY(SB1_q_b[4]_PORT_A_data_in_reg, SB1_q_b[4]_PORT_B_data_in_reg, SB1_q_b[4]_PORT_A_address_reg, SB1_q_b[4]_PORT_B_address_reg, SB1_q_b[4]_PORT_A_write_enable_reg, SB1_q_b[4]_PORT_A_read_enable_reg, SB1_q_b[4]_PORT_B_write_enable_reg, SB1_q_b[4]_PORT_B_read_enable_reg, , , SB1_q_b[4]_clock_0, SB1_q_b[4]_clock_1, , , , , , );
SB1_q_b[4] = SB1_q_b[4]_PORT_B_data_out[0];


--V1_s_i2c_auto_init.AUTO_STATE_7_DONE is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE
--register power-up is low

V1_s_i2c_auto_init.AUTO_STATE_7_DONE = DFFEAS(V1L48, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--C1_data_to_transfer[1] is audio_and_video_config:cfg|data_to_transfer[1]
--register power-up is low

C1_data_to_transfer[1] = DFFEAS(V1_data_out[1], CLOCK_50,  ,  , C1L4,  ,  , !KEY[0],  );


--C1_data_to_transfer[3] is audio_and_video_config:cfg|data_to_transfer[3]
--register power-up is low

C1_data_to_transfer[3] = DFFEAS(V1_data_out[3], CLOCK_50,  ,  , C1L4,  ,  , !KEY[0],  );


--C1_data_to_transfer[0] is audio_and_video_config:cfg|data_to_transfer[0]
--register power-up is low

C1_data_to_transfer[0] = DFFEAS(V1_data_out[0], CLOCK_50,  ,  , C1L4,  ,  , !KEY[0],  );


--C1_data_to_transfer[2] is audio_and_video_config:cfg|data_to_transfer[2]
--register power-up is low

C1_data_to_transfer[2] = DFFEAS(V1_data_out[2], CLOCK_50,  ,  , C1L4,  ,  , !KEY[0],  );


--FB2_usedw_is_2_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff
--register power-up is low

FB2_usedw_is_2_dff = DFFEAS(FB2L14, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--FB1_usedw_is_2_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_2_dff
--register power-up is low

FB1_usedw_is_2_dff = DFFEAS(FB1L14, CLOCK_50,  ,  ,  ,  ,  , !KEY[0],  );


--XB1_ram_block3a28 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a28
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a28_PORT_A_data_in = VCC;
XB1_ram_block3a28_PORT_A_data_in_reg = DFFE(XB1_ram_block3a28_PORT_A_data_in, XB1_ram_block3a28_clock_0, , , );
XB1_ram_block3a28_PORT_B_data_in = TB1_ram_rom_data_reg[12];
XB1_ram_block3a28_PORT_B_data_in_reg = DFFE(XB1_ram_block3a28_PORT_B_data_in, XB1_ram_block3a28_clock_1, , , );
XB1_ram_block3a28_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a28_PORT_A_address_reg = DFFE(XB1_ram_block3a28_PORT_A_address, XB1_ram_block3a28_clock_0, , , );
XB1_ram_block3a28_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a28_PORT_B_address_reg = DFFE(XB1_ram_block3a28_PORT_B_address, XB1_ram_block3a28_clock_1, , , );
XB1_ram_block3a28_PORT_A_write_enable = GND;
XB1_ram_block3a28_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a28_PORT_A_write_enable, XB1_ram_block3a28_clock_0, , , );
XB1_ram_block3a28_PORT_A_read_enable = VCC;
XB1_ram_block3a28_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a28_PORT_A_read_enable, XB1_ram_block3a28_clock_0, , , );
XB1_ram_block3a28_PORT_B_write_enable = YB2L2;
XB1_ram_block3a28_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a28_PORT_B_write_enable, XB1_ram_block3a28_clock_1, , , );
XB1_ram_block3a28_PORT_B_read_enable = VCC;
XB1_ram_block3a28_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a28_PORT_B_read_enable, XB1_ram_block3a28_clock_1, , , );
XB1_ram_block3a28_clock_0 = CLOCK_50;
XB1_ram_block3a28_clock_1 = A1L62;
XB1_ram_block3a28_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a28_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a28_PORT_A_data_out = MEMORY(XB1_ram_block3a28_PORT_A_data_in_reg, XB1_ram_block3a28_PORT_B_data_in_reg, XB1_ram_block3a28_PORT_A_address_reg, XB1_ram_block3a28_PORT_B_address_reg, XB1_ram_block3a28_PORT_A_write_enable_reg, XB1_ram_block3a28_PORT_A_read_enable_reg, XB1_ram_block3a28_PORT_B_write_enable_reg, XB1_ram_block3a28_PORT_B_read_enable_reg, , , XB1_ram_block3a28_clock_0, XB1_ram_block3a28_clock_1, XB1_ram_block3a28_clock_enable_0, XB1_ram_block3a28_clock_enable_1, , , , );
XB1_ram_block3a28_PORT_A_data_out_reg = DFFE(XB1_ram_block3a28_PORT_A_data_out, XB1_ram_block3a28_clock_0, , , );
XB1_ram_block3a28 = XB1_ram_block3a28_PORT_A_data_out_reg[0];

--XB1M1051 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a28~PORTBDATAOUT0
XB1M1051_PORT_A_data_in = VCC;
XB1M1051_PORT_A_data_in_reg = DFFE(XB1M1051_PORT_A_data_in, XB1M1051_clock_0, , , );
XB1M1051_PORT_B_data_in = TB1_ram_rom_data_reg[12];
XB1M1051_PORT_B_data_in_reg = DFFE(XB1M1051_PORT_B_data_in, XB1M1051_clock_1, , , );
XB1M1051_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M1051_PORT_A_address_reg = DFFE(XB1M1051_PORT_A_address, XB1M1051_clock_0, , , );
XB1M1051_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M1051_PORT_B_address_reg = DFFE(XB1M1051_PORT_B_address, XB1M1051_clock_1, , , );
XB1M1051_PORT_A_write_enable = GND;
XB1M1051_PORT_A_write_enable_reg = DFFE(XB1M1051_PORT_A_write_enable, XB1M1051_clock_0, , , );
XB1M1051_PORT_A_read_enable = VCC;
XB1M1051_PORT_A_read_enable_reg = DFFE(XB1M1051_PORT_A_read_enable, XB1M1051_clock_0, , , );
XB1M1051_PORT_B_write_enable = YB2L2;
XB1M1051_PORT_B_write_enable_reg = DFFE(XB1M1051_PORT_B_write_enable, XB1M1051_clock_1, , , );
XB1M1051_PORT_B_read_enable = VCC;
XB1M1051_PORT_B_read_enable_reg = DFFE(XB1M1051_PORT_B_read_enable, XB1M1051_clock_1, , , );
XB1M1051_clock_0 = CLOCK_50;
XB1M1051_clock_1 = A1L62;
XB1M1051_clock_enable_0 = E1_data_address_reg[13];
XB1M1051_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M1051_PORT_B_data_out = MEMORY(XB1M1051_PORT_A_data_in_reg, XB1M1051_PORT_B_data_in_reg, XB1M1051_PORT_A_address_reg, XB1M1051_PORT_B_address_reg, XB1M1051_PORT_A_write_enable_reg, XB1M1051_PORT_A_read_enable_reg, XB1M1051_PORT_B_write_enable_reg, XB1M1051_PORT_B_read_enable_reg, , , XB1M1051_clock_0, XB1M1051_clock_1, XB1M1051_clock_enable_0, XB1M1051_clock_enable_1, , , , );
XB1M1051 = XB1M1051_PORT_B_data_out[0];


--XB1_ram_block3a12 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a12_PORT_A_data_in = VCC;
XB1_ram_block3a12_PORT_A_data_in_reg = DFFE(XB1_ram_block3a12_PORT_A_data_in, XB1_ram_block3a12_clock_0, , , );
XB1_ram_block3a12_PORT_B_data_in = TB1_ram_rom_data_reg[12];
XB1_ram_block3a12_PORT_B_data_in_reg = DFFE(XB1_ram_block3a12_PORT_B_data_in, XB1_ram_block3a12_clock_1, , , );
XB1_ram_block3a12_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a12_PORT_A_address_reg = DFFE(XB1_ram_block3a12_PORT_A_address, XB1_ram_block3a12_clock_0, , , );
XB1_ram_block3a12_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a12_PORT_B_address_reg = DFFE(XB1_ram_block3a12_PORT_B_address, XB1_ram_block3a12_clock_1, , , );
XB1_ram_block3a12_PORT_A_write_enable = GND;
XB1_ram_block3a12_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a12_PORT_A_write_enable, XB1_ram_block3a12_clock_0, , , );
XB1_ram_block3a12_PORT_A_read_enable = VCC;
XB1_ram_block3a12_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a12_PORT_A_read_enable, XB1_ram_block3a12_clock_0, , , );
XB1_ram_block3a12_PORT_B_write_enable = YB2L1;
XB1_ram_block3a12_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a12_PORT_B_write_enable, XB1_ram_block3a12_clock_1, , , );
XB1_ram_block3a12_PORT_B_read_enable = VCC;
XB1_ram_block3a12_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a12_PORT_B_read_enable, XB1_ram_block3a12_clock_1, , , );
XB1_ram_block3a12_clock_0 = CLOCK_50;
XB1_ram_block3a12_clock_1 = A1L62;
XB1_ram_block3a12_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a12_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a12_PORT_A_data_out = MEMORY(XB1_ram_block3a12_PORT_A_data_in_reg, XB1_ram_block3a12_PORT_B_data_in_reg, XB1_ram_block3a12_PORT_A_address_reg, XB1_ram_block3a12_PORT_B_address_reg, XB1_ram_block3a12_PORT_A_write_enable_reg, XB1_ram_block3a12_PORT_A_read_enable_reg, XB1_ram_block3a12_PORT_B_write_enable_reg, XB1_ram_block3a12_PORT_B_read_enable_reg, , , XB1_ram_block3a12_clock_0, XB1_ram_block3a12_clock_1, XB1_ram_block3a12_clock_enable_0, XB1_ram_block3a12_clock_enable_1, , , , );
XB1_ram_block3a12_PORT_A_data_out_reg = DFFE(XB1_ram_block3a12_PORT_A_data_out, XB1_ram_block3a12_clock_0, , , );
XB1_ram_block3a12 = XB1_ram_block3a12_PORT_A_data_out_reg[0];

--XB1M475 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a12~PORTBDATAOUT0
XB1M475_PORT_A_data_in = VCC;
XB1M475_PORT_A_data_in_reg = DFFE(XB1M475_PORT_A_data_in, XB1M475_clock_0, , , );
XB1M475_PORT_B_data_in = TB1_ram_rom_data_reg[12];
XB1M475_PORT_B_data_in_reg = DFFE(XB1M475_PORT_B_data_in, XB1M475_clock_1, , , );
XB1M475_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M475_PORT_A_address_reg = DFFE(XB1M475_PORT_A_address, XB1M475_clock_0, , , );
XB1M475_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M475_PORT_B_address_reg = DFFE(XB1M475_PORT_B_address, XB1M475_clock_1, , , );
XB1M475_PORT_A_write_enable = GND;
XB1M475_PORT_A_write_enable_reg = DFFE(XB1M475_PORT_A_write_enable, XB1M475_clock_0, , , );
XB1M475_PORT_A_read_enable = VCC;
XB1M475_PORT_A_read_enable_reg = DFFE(XB1M475_PORT_A_read_enable, XB1M475_clock_0, , , );
XB1M475_PORT_B_write_enable = YB2L1;
XB1M475_PORT_B_write_enable_reg = DFFE(XB1M475_PORT_B_write_enable, XB1M475_clock_1, , , );
XB1M475_PORT_B_read_enable = VCC;
XB1M475_PORT_B_read_enable_reg = DFFE(XB1M475_PORT_B_read_enable, XB1M475_clock_1, , , );
XB1M475_clock_0 = CLOCK_50;
XB1M475_clock_1 = A1L62;
XB1M475_clock_enable_0 = !E1_data_address_reg[13];
XB1M475_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M475_PORT_B_data_out = MEMORY(XB1M475_PORT_A_data_in_reg, XB1M475_PORT_B_data_in_reg, XB1M475_PORT_A_address_reg, XB1M475_PORT_B_address_reg, XB1M475_PORT_A_write_enable_reg, XB1M475_PORT_A_read_enable_reg, XB1M475_PORT_B_write_enable_reg, XB1M475_PORT_B_read_enable_reg, , , XB1M475_clock_0, XB1M475_clock_1, XB1M475_clock_enable_0, XB1M475_clock_enable_1, , , , );
XB1M475 = XB1M475_PORT_B_data_out[0];


--HB3_q_b[19] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[19]_PORT_A_data_in = ZB1L12;
HB3_q_b[19]_PORT_A_data_in_reg = DFFE(HB3_q_b[19]_PORT_A_data_in, HB3_q_b[19]_clock_0, , , );
HB3_q_b[19]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[19]_PORT_A_address_reg = DFFE(HB3_q_b[19]_PORT_A_address, HB3_q_b[19]_clock_0, , , );
HB3_q_b[19]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[19]_PORT_B_address_reg = DFFE(HB3_q_b[19]_PORT_B_address, HB3_q_b[19]_clock_1, , , );
HB3_q_b[19]_PORT_A_write_enable = !AB1L65;
HB3_q_b[19]_PORT_A_write_enable_reg = DFFE(HB3_q_b[19]_PORT_A_write_enable, HB3_q_b[19]_clock_0, , , );
HB3_q_b[19]_PORT_B_read_enable = VCC;
HB3_q_b[19]_PORT_B_read_enable_reg = DFFE(HB3_q_b[19]_PORT_B_read_enable, HB3_q_b[19]_clock_1, , , );
HB3_q_b[19]_clock_0 = CLOCK_50;
HB3_q_b[19]_clock_1 = CLOCK_50;
HB3_q_b[19]_clock_enable_0 = !AB1L65;
HB3_q_b[19]_PORT_B_data_out = MEMORY(HB3_q_b[19]_PORT_A_data_in_reg, , HB3_q_b[19]_PORT_A_address_reg, HB3_q_b[19]_PORT_B_address_reg, HB3_q_b[19]_PORT_A_write_enable_reg, , , HB3_q_b[19]_PORT_B_read_enable_reg, , , HB3_q_b[19]_clock_0, HB3_q_b[19]_clock_1, HB3_q_b[19]_clock_enable_0, , , , , );
HB3_q_b[19] = HB3_q_b[19]_PORT_B_data_out[0];


--HB4_q_b[19] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[19]_PORT_A_data_in = ZB1L12;
HB4_q_b[19]_PORT_A_data_in_reg = DFFE(HB4_q_b[19]_PORT_A_data_in, HB4_q_b[19]_clock_0, , , );
HB4_q_b[19]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[19]_PORT_A_address_reg = DFFE(HB4_q_b[19]_PORT_A_address, HB4_q_b[19]_clock_0, , , );
HB4_q_b[19]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[19]_PORT_B_address_reg = DFFE(HB4_q_b[19]_PORT_B_address, HB4_q_b[19]_clock_1, , , );
HB4_q_b[19]_PORT_A_write_enable = !AB1L66;
HB4_q_b[19]_PORT_A_write_enable_reg = DFFE(HB4_q_b[19]_PORT_A_write_enable, HB4_q_b[19]_clock_0, , , );
HB4_q_b[19]_PORT_B_read_enable = VCC;
HB4_q_b[19]_PORT_B_read_enable_reg = DFFE(HB4_q_b[19]_PORT_B_read_enable, HB4_q_b[19]_clock_1, , , );
HB4_q_b[19]_clock_0 = CLOCK_50;
HB4_q_b[19]_clock_1 = CLOCK_50;
HB4_q_b[19]_clock_enable_0 = !AB1L66;
HB4_q_b[19]_PORT_B_data_out = MEMORY(HB4_q_b[19]_PORT_A_data_in_reg, , HB4_q_b[19]_PORT_A_address_reg, HB4_q_b[19]_PORT_B_address_reg, HB4_q_b[19]_PORT_A_write_enable_reg, , , HB4_q_b[19]_PORT_B_read_enable_reg, , , HB4_q_b[19]_clock_0, HB4_q_b[19]_clock_1, HB4_q_b[19]_clock_enable_0, , , , , );
HB4_q_b[19] = HB4_q_b[19]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[19] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]
--register power-up is low

AB1_data_out_shift_reg[19] = DFFEAS(AB1L99, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--XB1_ram_block3a21 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a21
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a21_PORT_A_data_in = VCC;
XB1_ram_block3a21_PORT_A_data_in_reg = DFFE(XB1_ram_block3a21_PORT_A_data_in, XB1_ram_block3a21_clock_0, , , );
XB1_ram_block3a21_PORT_B_data_in = TB1_ram_rom_data_reg[5];
XB1_ram_block3a21_PORT_B_data_in_reg = DFFE(XB1_ram_block3a21_PORT_B_data_in, XB1_ram_block3a21_clock_1, , , );
XB1_ram_block3a21_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a21_PORT_A_address_reg = DFFE(XB1_ram_block3a21_PORT_A_address, XB1_ram_block3a21_clock_0, , , );
XB1_ram_block3a21_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a21_PORT_B_address_reg = DFFE(XB1_ram_block3a21_PORT_B_address, XB1_ram_block3a21_clock_1, , , );
XB1_ram_block3a21_PORT_A_write_enable = GND;
XB1_ram_block3a21_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a21_PORT_A_write_enable, XB1_ram_block3a21_clock_0, , , );
XB1_ram_block3a21_PORT_A_read_enable = VCC;
XB1_ram_block3a21_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a21_PORT_A_read_enable, XB1_ram_block3a21_clock_0, , , );
XB1_ram_block3a21_PORT_B_write_enable = YB2L2;
XB1_ram_block3a21_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a21_PORT_B_write_enable, XB1_ram_block3a21_clock_1, , , );
XB1_ram_block3a21_PORT_B_read_enable = VCC;
XB1_ram_block3a21_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a21_PORT_B_read_enable, XB1_ram_block3a21_clock_1, , , );
XB1_ram_block3a21_clock_0 = CLOCK_50;
XB1_ram_block3a21_clock_1 = A1L62;
XB1_ram_block3a21_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a21_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a21_PORT_A_data_out = MEMORY(XB1_ram_block3a21_PORT_A_data_in_reg, XB1_ram_block3a21_PORT_B_data_in_reg, XB1_ram_block3a21_PORT_A_address_reg, XB1_ram_block3a21_PORT_B_address_reg, XB1_ram_block3a21_PORT_A_write_enable_reg, XB1_ram_block3a21_PORT_A_read_enable_reg, XB1_ram_block3a21_PORT_B_write_enable_reg, XB1_ram_block3a21_PORT_B_read_enable_reg, , , XB1_ram_block3a21_clock_0, XB1_ram_block3a21_clock_1, XB1_ram_block3a21_clock_enable_0, XB1_ram_block3a21_clock_enable_1, , , , );
XB1_ram_block3a21_PORT_A_data_out_reg = DFFE(XB1_ram_block3a21_PORT_A_data_out, XB1_ram_block3a21_clock_0, , , );
XB1_ram_block3a21 = XB1_ram_block3a21_PORT_A_data_out_reg[0];

--XB1M799 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a21~PORTBDATAOUT0
XB1M799_PORT_A_data_in = VCC;
XB1M799_PORT_A_data_in_reg = DFFE(XB1M799_PORT_A_data_in, XB1M799_clock_0, , , );
XB1M799_PORT_B_data_in = TB1_ram_rom_data_reg[5];
XB1M799_PORT_B_data_in_reg = DFFE(XB1M799_PORT_B_data_in, XB1M799_clock_1, , , );
XB1M799_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M799_PORT_A_address_reg = DFFE(XB1M799_PORT_A_address, XB1M799_clock_0, , , );
XB1M799_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M799_PORT_B_address_reg = DFFE(XB1M799_PORT_B_address, XB1M799_clock_1, , , );
XB1M799_PORT_A_write_enable = GND;
XB1M799_PORT_A_write_enable_reg = DFFE(XB1M799_PORT_A_write_enable, XB1M799_clock_0, , , );
XB1M799_PORT_A_read_enable = VCC;
XB1M799_PORT_A_read_enable_reg = DFFE(XB1M799_PORT_A_read_enable, XB1M799_clock_0, , , );
XB1M799_PORT_B_write_enable = YB2L2;
XB1M799_PORT_B_write_enable_reg = DFFE(XB1M799_PORT_B_write_enable, XB1M799_clock_1, , , );
XB1M799_PORT_B_read_enable = VCC;
XB1M799_PORT_B_read_enable_reg = DFFE(XB1M799_PORT_B_read_enable, XB1M799_clock_1, , , );
XB1M799_clock_0 = CLOCK_50;
XB1M799_clock_1 = A1L62;
XB1M799_clock_enable_0 = E1_data_address_reg[13];
XB1M799_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M799_PORT_B_data_out = MEMORY(XB1M799_PORT_A_data_in_reg, XB1M799_PORT_B_data_in_reg, XB1M799_PORT_A_address_reg, XB1M799_PORT_B_address_reg, XB1M799_PORT_A_write_enable_reg, XB1M799_PORT_A_read_enable_reg, XB1M799_PORT_B_write_enable_reg, XB1M799_PORT_B_read_enable_reg, , , XB1M799_clock_0, XB1M799_clock_1, XB1M799_clock_enable_0, XB1M799_clock_enable_1, , , , );
XB1M799 = XB1M799_PORT_B_data_out[0];


--XB1_ram_block3a5 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a5_PORT_A_data_in = VCC;
XB1_ram_block3a5_PORT_A_data_in_reg = DFFE(XB1_ram_block3a5_PORT_A_data_in, XB1_ram_block3a5_clock_0, , , );
XB1_ram_block3a5_PORT_B_data_in = TB1_ram_rom_data_reg[5];
XB1_ram_block3a5_PORT_B_data_in_reg = DFFE(XB1_ram_block3a5_PORT_B_data_in, XB1_ram_block3a5_clock_1, , , );
XB1_ram_block3a5_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a5_PORT_A_address_reg = DFFE(XB1_ram_block3a5_PORT_A_address, XB1_ram_block3a5_clock_0, , , );
XB1_ram_block3a5_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a5_PORT_B_address_reg = DFFE(XB1_ram_block3a5_PORT_B_address, XB1_ram_block3a5_clock_1, , , );
XB1_ram_block3a5_PORT_A_write_enable = GND;
XB1_ram_block3a5_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a5_PORT_A_write_enable, XB1_ram_block3a5_clock_0, , , );
XB1_ram_block3a5_PORT_A_read_enable = VCC;
XB1_ram_block3a5_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a5_PORT_A_read_enable, XB1_ram_block3a5_clock_0, , , );
XB1_ram_block3a5_PORT_B_write_enable = YB2L1;
XB1_ram_block3a5_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a5_PORT_B_write_enable, XB1_ram_block3a5_clock_1, , , );
XB1_ram_block3a5_PORT_B_read_enable = VCC;
XB1_ram_block3a5_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a5_PORT_B_read_enable, XB1_ram_block3a5_clock_1, , , );
XB1_ram_block3a5_clock_0 = CLOCK_50;
XB1_ram_block3a5_clock_1 = A1L62;
XB1_ram_block3a5_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a5_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a5_PORT_A_data_out = MEMORY(XB1_ram_block3a5_PORT_A_data_in_reg, XB1_ram_block3a5_PORT_B_data_in_reg, XB1_ram_block3a5_PORT_A_address_reg, XB1_ram_block3a5_PORT_B_address_reg, XB1_ram_block3a5_PORT_A_write_enable_reg, XB1_ram_block3a5_PORT_A_read_enable_reg, XB1_ram_block3a5_PORT_B_write_enable_reg, XB1_ram_block3a5_PORT_B_read_enable_reg, , , XB1_ram_block3a5_clock_0, XB1_ram_block3a5_clock_1, XB1_ram_block3a5_clock_enable_0, XB1_ram_block3a5_clock_enable_1, , , , );
XB1_ram_block3a5_PORT_A_data_out_reg = DFFE(XB1_ram_block3a5_PORT_A_data_out, XB1_ram_block3a5_clock_0, , , );
XB1_ram_block3a5 = XB1_ram_block3a5_PORT_A_data_out_reg[0];

--XB1M223 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a5~PORTBDATAOUT0
XB1M223_PORT_A_data_in = VCC;
XB1M223_PORT_A_data_in_reg = DFFE(XB1M223_PORT_A_data_in, XB1M223_clock_0, , , );
XB1M223_PORT_B_data_in = TB1_ram_rom_data_reg[5];
XB1M223_PORT_B_data_in_reg = DFFE(XB1M223_PORT_B_data_in, XB1M223_clock_1, , , );
XB1M223_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M223_PORT_A_address_reg = DFFE(XB1M223_PORT_A_address, XB1M223_clock_0, , , );
XB1M223_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M223_PORT_B_address_reg = DFFE(XB1M223_PORT_B_address, XB1M223_clock_1, , , );
XB1M223_PORT_A_write_enable = GND;
XB1M223_PORT_A_write_enable_reg = DFFE(XB1M223_PORT_A_write_enable, XB1M223_clock_0, , , );
XB1M223_PORT_A_read_enable = VCC;
XB1M223_PORT_A_read_enable_reg = DFFE(XB1M223_PORT_A_read_enable, XB1M223_clock_0, , , );
XB1M223_PORT_B_write_enable = YB2L1;
XB1M223_PORT_B_write_enable_reg = DFFE(XB1M223_PORT_B_write_enable, XB1M223_clock_1, , , );
XB1M223_PORT_B_read_enable = VCC;
XB1M223_PORT_B_read_enable_reg = DFFE(XB1M223_PORT_B_read_enable, XB1M223_clock_1, , , );
XB1M223_clock_0 = CLOCK_50;
XB1M223_clock_1 = A1L62;
XB1M223_clock_enable_0 = !E1_data_address_reg[13];
XB1M223_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M223_PORT_B_data_out = MEMORY(XB1M223_PORT_A_data_in_reg, XB1M223_PORT_B_data_in_reg, XB1M223_PORT_A_address_reg, XB1M223_PORT_B_address_reg, XB1M223_PORT_A_write_enable_reg, XB1M223_PORT_A_read_enable_reg, XB1M223_PORT_B_write_enable_reg, XB1M223_PORT_B_read_enable_reg, , , XB1M223_clock_0, XB1M223_clock_1, XB1M223_clock_enable_0, XB1M223_clock_enable_1, , , , );
XB1M223 = XB1M223_PORT_B_data_out[0];


--XB1_ram_block3a27 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a27
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a27_PORT_A_data_in = VCC;
XB1_ram_block3a27_PORT_A_data_in_reg = DFFE(XB1_ram_block3a27_PORT_A_data_in, XB1_ram_block3a27_clock_0, , , );
XB1_ram_block3a27_PORT_B_data_in = TB1_ram_rom_data_reg[11];
XB1_ram_block3a27_PORT_B_data_in_reg = DFFE(XB1_ram_block3a27_PORT_B_data_in, XB1_ram_block3a27_clock_1, , , );
XB1_ram_block3a27_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a27_PORT_A_address_reg = DFFE(XB1_ram_block3a27_PORT_A_address, XB1_ram_block3a27_clock_0, , , );
XB1_ram_block3a27_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a27_PORT_B_address_reg = DFFE(XB1_ram_block3a27_PORT_B_address, XB1_ram_block3a27_clock_1, , , );
XB1_ram_block3a27_PORT_A_write_enable = GND;
XB1_ram_block3a27_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a27_PORT_A_write_enable, XB1_ram_block3a27_clock_0, , , );
XB1_ram_block3a27_PORT_A_read_enable = VCC;
XB1_ram_block3a27_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a27_PORT_A_read_enable, XB1_ram_block3a27_clock_0, , , );
XB1_ram_block3a27_PORT_B_write_enable = YB2L2;
XB1_ram_block3a27_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a27_PORT_B_write_enable, XB1_ram_block3a27_clock_1, , , );
XB1_ram_block3a27_PORT_B_read_enable = VCC;
XB1_ram_block3a27_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a27_PORT_B_read_enable, XB1_ram_block3a27_clock_1, , , );
XB1_ram_block3a27_clock_0 = CLOCK_50;
XB1_ram_block3a27_clock_1 = A1L62;
XB1_ram_block3a27_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a27_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a27_PORT_A_data_out = MEMORY(XB1_ram_block3a27_PORT_A_data_in_reg, XB1_ram_block3a27_PORT_B_data_in_reg, XB1_ram_block3a27_PORT_A_address_reg, XB1_ram_block3a27_PORT_B_address_reg, XB1_ram_block3a27_PORT_A_write_enable_reg, XB1_ram_block3a27_PORT_A_read_enable_reg, XB1_ram_block3a27_PORT_B_write_enable_reg, XB1_ram_block3a27_PORT_B_read_enable_reg, , , XB1_ram_block3a27_clock_0, XB1_ram_block3a27_clock_1, XB1_ram_block3a27_clock_enable_0, XB1_ram_block3a27_clock_enable_1, , , , );
XB1_ram_block3a27_PORT_A_data_out_reg = DFFE(XB1_ram_block3a27_PORT_A_data_out, XB1_ram_block3a27_clock_0, , , );
XB1_ram_block3a27 = XB1_ram_block3a27_PORT_A_data_out_reg[0];

--XB1M1015 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a27~PORTBDATAOUT0
XB1M1015_PORT_A_data_in = VCC;
XB1M1015_PORT_A_data_in_reg = DFFE(XB1M1015_PORT_A_data_in, XB1M1015_clock_0, , , );
XB1M1015_PORT_B_data_in = TB1_ram_rom_data_reg[11];
XB1M1015_PORT_B_data_in_reg = DFFE(XB1M1015_PORT_B_data_in, XB1M1015_clock_1, , , );
XB1M1015_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M1015_PORT_A_address_reg = DFFE(XB1M1015_PORT_A_address, XB1M1015_clock_0, , , );
XB1M1015_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M1015_PORT_B_address_reg = DFFE(XB1M1015_PORT_B_address, XB1M1015_clock_1, , , );
XB1M1015_PORT_A_write_enable = GND;
XB1M1015_PORT_A_write_enable_reg = DFFE(XB1M1015_PORT_A_write_enable, XB1M1015_clock_0, , , );
XB1M1015_PORT_A_read_enable = VCC;
XB1M1015_PORT_A_read_enable_reg = DFFE(XB1M1015_PORT_A_read_enable, XB1M1015_clock_0, , , );
XB1M1015_PORT_B_write_enable = YB2L2;
XB1M1015_PORT_B_write_enable_reg = DFFE(XB1M1015_PORT_B_write_enable, XB1M1015_clock_1, , , );
XB1M1015_PORT_B_read_enable = VCC;
XB1M1015_PORT_B_read_enable_reg = DFFE(XB1M1015_PORT_B_read_enable, XB1M1015_clock_1, , , );
XB1M1015_clock_0 = CLOCK_50;
XB1M1015_clock_1 = A1L62;
XB1M1015_clock_enable_0 = E1_data_address_reg[13];
XB1M1015_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M1015_PORT_B_data_out = MEMORY(XB1M1015_PORT_A_data_in_reg, XB1M1015_PORT_B_data_in_reg, XB1M1015_PORT_A_address_reg, XB1M1015_PORT_B_address_reg, XB1M1015_PORT_A_write_enable_reg, XB1M1015_PORT_A_read_enable_reg, XB1M1015_PORT_B_write_enable_reg, XB1M1015_PORT_B_read_enable_reg, , , XB1M1015_clock_0, XB1M1015_clock_1, XB1M1015_clock_enable_0, XB1M1015_clock_enable_1, , , , );
XB1M1015 = XB1M1015_PORT_B_data_out[0];


--XB1_ram_block3a11 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a11_PORT_A_data_in = VCC;
XB1_ram_block3a11_PORT_A_data_in_reg = DFFE(XB1_ram_block3a11_PORT_A_data_in, XB1_ram_block3a11_clock_0, , , );
XB1_ram_block3a11_PORT_B_data_in = TB1_ram_rom_data_reg[11];
XB1_ram_block3a11_PORT_B_data_in_reg = DFFE(XB1_ram_block3a11_PORT_B_data_in, XB1_ram_block3a11_clock_1, , , );
XB1_ram_block3a11_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a11_PORT_A_address_reg = DFFE(XB1_ram_block3a11_PORT_A_address, XB1_ram_block3a11_clock_0, , , );
XB1_ram_block3a11_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a11_PORT_B_address_reg = DFFE(XB1_ram_block3a11_PORT_B_address, XB1_ram_block3a11_clock_1, , , );
XB1_ram_block3a11_PORT_A_write_enable = GND;
XB1_ram_block3a11_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a11_PORT_A_write_enable, XB1_ram_block3a11_clock_0, , , );
XB1_ram_block3a11_PORT_A_read_enable = VCC;
XB1_ram_block3a11_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a11_PORT_A_read_enable, XB1_ram_block3a11_clock_0, , , );
XB1_ram_block3a11_PORT_B_write_enable = YB2L1;
XB1_ram_block3a11_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a11_PORT_B_write_enable, XB1_ram_block3a11_clock_1, , , );
XB1_ram_block3a11_PORT_B_read_enable = VCC;
XB1_ram_block3a11_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a11_PORT_B_read_enable, XB1_ram_block3a11_clock_1, , , );
XB1_ram_block3a11_clock_0 = CLOCK_50;
XB1_ram_block3a11_clock_1 = A1L62;
XB1_ram_block3a11_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a11_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a11_PORT_A_data_out = MEMORY(XB1_ram_block3a11_PORT_A_data_in_reg, XB1_ram_block3a11_PORT_B_data_in_reg, XB1_ram_block3a11_PORT_A_address_reg, XB1_ram_block3a11_PORT_B_address_reg, XB1_ram_block3a11_PORT_A_write_enable_reg, XB1_ram_block3a11_PORT_A_read_enable_reg, XB1_ram_block3a11_PORT_B_write_enable_reg, XB1_ram_block3a11_PORT_B_read_enable_reg, , , XB1_ram_block3a11_clock_0, XB1_ram_block3a11_clock_1, XB1_ram_block3a11_clock_enable_0, XB1_ram_block3a11_clock_enable_1, , , , );
XB1_ram_block3a11_PORT_A_data_out_reg = DFFE(XB1_ram_block3a11_PORT_A_data_out, XB1_ram_block3a11_clock_0, , , );
XB1_ram_block3a11 = XB1_ram_block3a11_PORT_A_data_out_reg[0];

--XB1M439 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a11~PORTBDATAOUT0
XB1M439_PORT_A_data_in = VCC;
XB1M439_PORT_A_data_in_reg = DFFE(XB1M439_PORT_A_data_in, XB1M439_clock_0, , , );
XB1M439_PORT_B_data_in = TB1_ram_rom_data_reg[11];
XB1M439_PORT_B_data_in_reg = DFFE(XB1M439_PORT_B_data_in, XB1M439_clock_1, , , );
XB1M439_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M439_PORT_A_address_reg = DFFE(XB1M439_PORT_A_address, XB1M439_clock_0, , , );
XB1M439_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M439_PORT_B_address_reg = DFFE(XB1M439_PORT_B_address, XB1M439_clock_1, , , );
XB1M439_PORT_A_write_enable = GND;
XB1M439_PORT_A_write_enable_reg = DFFE(XB1M439_PORT_A_write_enable, XB1M439_clock_0, , , );
XB1M439_PORT_A_read_enable = VCC;
XB1M439_PORT_A_read_enable_reg = DFFE(XB1M439_PORT_A_read_enable, XB1M439_clock_0, , , );
XB1M439_PORT_B_write_enable = YB2L1;
XB1M439_PORT_B_write_enable_reg = DFFE(XB1M439_PORT_B_write_enable, XB1M439_clock_1, , , );
XB1M439_PORT_B_read_enable = VCC;
XB1M439_PORT_B_read_enable_reg = DFFE(XB1M439_PORT_B_read_enable, XB1M439_clock_1, , , );
XB1M439_clock_0 = CLOCK_50;
XB1M439_clock_1 = A1L62;
XB1M439_clock_enable_0 = !E1_data_address_reg[13];
XB1M439_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M439_PORT_B_data_out = MEMORY(XB1M439_PORT_A_data_in_reg, XB1M439_PORT_B_data_in_reg, XB1M439_PORT_A_address_reg, XB1M439_PORT_B_address_reg, XB1M439_PORT_A_write_enable_reg, XB1M439_PORT_A_read_enable_reg, XB1M439_PORT_B_write_enable_reg, XB1M439_PORT_B_read_enable_reg, , , XB1M439_clock_0, XB1M439_clock_1, XB1M439_clock_enable_0, XB1M439_clock_enable_1, , , , );
XB1M439 = XB1M439_PORT_B_data_out[0];


--HB3_q_b[18] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[18]_PORT_A_data_in = ZB1L11;
HB3_q_b[18]_PORT_A_data_in_reg = DFFE(HB3_q_b[18]_PORT_A_data_in, HB3_q_b[18]_clock_0, , , );
HB3_q_b[18]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[18]_PORT_A_address_reg = DFFE(HB3_q_b[18]_PORT_A_address, HB3_q_b[18]_clock_0, , , );
HB3_q_b[18]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[18]_PORT_B_address_reg = DFFE(HB3_q_b[18]_PORT_B_address, HB3_q_b[18]_clock_1, , , );
HB3_q_b[18]_PORT_A_write_enable = !AB1L65;
HB3_q_b[18]_PORT_A_write_enable_reg = DFFE(HB3_q_b[18]_PORT_A_write_enable, HB3_q_b[18]_clock_0, , , );
HB3_q_b[18]_PORT_B_read_enable = VCC;
HB3_q_b[18]_PORT_B_read_enable_reg = DFFE(HB3_q_b[18]_PORT_B_read_enable, HB3_q_b[18]_clock_1, , , );
HB3_q_b[18]_clock_0 = CLOCK_50;
HB3_q_b[18]_clock_1 = CLOCK_50;
HB3_q_b[18]_clock_enable_0 = !AB1L65;
HB3_q_b[18]_PORT_B_data_out = MEMORY(HB3_q_b[18]_PORT_A_data_in_reg, , HB3_q_b[18]_PORT_A_address_reg, HB3_q_b[18]_PORT_B_address_reg, HB3_q_b[18]_PORT_A_write_enable_reg, , , HB3_q_b[18]_PORT_B_read_enable_reg, , , HB3_q_b[18]_clock_0, HB3_q_b[18]_clock_1, HB3_q_b[18]_clock_enable_0, , , , , );
HB3_q_b[18] = HB3_q_b[18]_PORT_B_data_out[0];


--HB4_q_b[18] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[18]_PORT_A_data_in = ZB1L11;
HB4_q_b[18]_PORT_A_data_in_reg = DFFE(HB4_q_b[18]_PORT_A_data_in, HB4_q_b[18]_clock_0, , , );
HB4_q_b[18]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[18]_PORT_A_address_reg = DFFE(HB4_q_b[18]_PORT_A_address, HB4_q_b[18]_clock_0, , , );
HB4_q_b[18]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[18]_PORT_B_address_reg = DFFE(HB4_q_b[18]_PORT_B_address, HB4_q_b[18]_clock_1, , , );
HB4_q_b[18]_PORT_A_write_enable = !AB1L66;
HB4_q_b[18]_PORT_A_write_enable_reg = DFFE(HB4_q_b[18]_PORT_A_write_enable, HB4_q_b[18]_clock_0, , , );
HB4_q_b[18]_PORT_B_read_enable = VCC;
HB4_q_b[18]_PORT_B_read_enable_reg = DFFE(HB4_q_b[18]_PORT_B_read_enable, HB4_q_b[18]_clock_1, , , );
HB4_q_b[18]_clock_0 = CLOCK_50;
HB4_q_b[18]_clock_1 = CLOCK_50;
HB4_q_b[18]_clock_enable_0 = !AB1L66;
HB4_q_b[18]_PORT_B_data_out = MEMORY(HB4_q_b[18]_PORT_A_data_in_reg, , HB4_q_b[18]_PORT_A_address_reg, HB4_q_b[18]_PORT_B_address_reg, HB4_q_b[18]_PORT_A_write_enable_reg, , , HB4_q_b[18]_PORT_B_read_enable_reg, , , HB4_q_b[18]_clock_0, HB4_q_b[18]_clock_1, HB4_q_b[18]_clock_enable_0, , , , , );
HB4_q_b[18] = HB4_q_b[18]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[18] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]
--register power-up is low

AB1_data_out_shift_reg[18] = DFFEAS(AB1L100, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--XB1_ram_block3a22 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a22
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a22_PORT_A_data_in = VCC;
XB1_ram_block3a22_PORT_A_data_in_reg = DFFE(XB1_ram_block3a22_PORT_A_data_in, XB1_ram_block3a22_clock_0, , , );
XB1_ram_block3a22_PORT_B_data_in = TB1_ram_rom_data_reg[6];
XB1_ram_block3a22_PORT_B_data_in_reg = DFFE(XB1_ram_block3a22_PORT_B_data_in, XB1_ram_block3a22_clock_1, , , );
XB1_ram_block3a22_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a22_PORT_A_address_reg = DFFE(XB1_ram_block3a22_PORT_A_address, XB1_ram_block3a22_clock_0, , , );
XB1_ram_block3a22_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a22_PORT_B_address_reg = DFFE(XB1_ram_block3a22_PORT_B_address, XB1_ram_block3a22_clock_1, , , );
XB1_ram_block3a22_PORT_A_write_enable = GND;
XB1_ram_block3a22_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a22_PORT_A_write_enable, XB1_ram_block3a22_clock_0, , , );
XB1_ram_block3a22_PORT_A_read_enable = VCC;
XB1_ram_block3a22_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a22_PORT_A_read_enable, XB1_ram_block3a22_clock_0, , , );
XB1_ram_block3a22_PORT_B_write_enable = YB2L2;
XB1_ram_block3a22_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a22_PORT_B_write_enable, XB1_ram_block3a22_clock_1, , , );
XB1_ram_block3a22_PORT_B_read_enable = VCC;
XB1_ram_block3a22_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a22_PORT_B_read_enable, XB1_ram_block3a22_clock_1, , , );
XB1_ram_block3a22_clock_0 = CLOCK_50;
XB1_ram_block3a22_clock_1 = A1L62;
XB1_ram_block3a22_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a22_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a22_PORT_A_data_out = MEMORY(XB1_ram_block3a22_PORT_A_data_in_reg, XB1_ram_block3a22_PORT_B_data_in_reg, XB1_ram_block3a22_PORT_A_address_reg, XB1_ram_block3a22_PORT_B_address_reg, XB1_ram_block3a22_PORT_A_write_enable_reg, XB1_ram_block3a22_PORT_A_read_enable_reg, XB1_ram_block3a22_PORT_B_write_enable_reg, XB1_ram_block3a22_PORT_B_read_enable_reg, , , XB1_ram_block3a22_clock_0, XB1_ram_block3a22_clock_1, XB1_ram_block3a22_clock_enable_0, XB1_ram_block3a22_clock_enable_1, , , , );
XB1_ram_block3a22_PORT_A_data_out_reg = DFFE(XB1_ram_block3a22_PORT_A_data_out, XB1_ram_block3a22_clock_0, , , );
XB1_ram_block3a22 = XB1_ram_block3a22_PORT_A_data_out_reg[0];

--XB1M835 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a22~PORTBDATAOUT0
XB1M835_PORT_A_data_in = VCC;
XB1M835_PORT_A_data_in_reg = DFFE(XB1M835_PORT_A_data_in, XB1M835_clock_0, , , );
XB1M835_PORT_B_data_in = TB1_ram_rom_data_reg[6];
XB1M835_PORT_B_data_in_reg = DFFE(XB1M835_PORT_B_data_in, XB1M835_clock_1, , , );
XB1M835_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M835_PORT_A_address_reg = DFFE(XB1M835_PORT_A_address, XB1M835_clock_0, , , );
XB1M835_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M835_PORT_B_address_reg = DFFE(XB1M835_PORT_B_address, XB1M835_clock_1, , , );
XB1M835_PORT_A_write_enable = GND;
XB1M835_PORT_A_write_enable_reg = DFFE(XB1M835_PORT_A_write_enable, XB1M835_clock_0, , , );
XB1M835_PORT_A_read_enable = VCC;
XB1M835_PORT_A_read_enable_reg = DFFE(XB1M835_PORT_A_read_enable, XB1M835_clock_0, , , );
XB1M835_PORT_B_write_enable = YB2L2;
XB1M835_PORT_B_write_enable_reg = DFFE(XB1M835_PORT_B_write_enable, XB1M835_clock_1, , , );
XB1M835_PORT_B_read_enable = VCC;
XB1M835_PORT_B_read_enable_reg = DFFE(XB1M835_PORT_B_read_enable, XB1M835_clock_1, , , );
XB1M835_clock_0 = CLOCK_50;
XB1M835_clock_1 = A1L62;
XB1M835_clock_enable_0 = E1_data_address_reg[13];
XB1M835_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M835_PORT_B_data_out = MEMORY(XB1M835_PORT_A_data_in_reg, XB1M835_PORT_B_data_in_reg, XB1M835_PORT_A_address_reg, XB1M835_PORT_B_address_reg, XB1M835_PORT_A_write_enable_reg, XB1M835_PORT_A_read_enable_reg, XB1M835_PORT_B_write_enable_reg, XB1M835_PORT_B_read_enable_reg, , , XB1M835_clock_0, XB1M835_clock_1, XB1M835_clock_enable_0, XB1M835_clock_enable_1, , , , );
XB1M835 = XB1M835_PORT_B_data_out[0];


--XB1_ram_block3a6 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a6_PORT_A_data_in = VCC;
XB1_ram_block3a6_PORT_A_data_in_reg = DFFE(XB1_ram_block3a6_PORT_A_data_in, XB1_ram_block3a6_clock_0, , , );
XB1_ram_block3a6_PORT_B_data_in = TB1_ram_rom_data_reg[6];
XB1_ram_block3a6_PORT_B_data_in_reg = DFFE(XB1_ram_block3a6_PORT_B_data_in, XB1_ram_block3a6_clock_1, , , );
XB1_ram_block3a6_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a6_PORT_A_address_reg = DFFE(XB1_ram_block3a6_PORT_A_address, XB1_ram_block3a6_clock_0, , , );
XB1_ram_block3a6_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a6_PORT_B_address_reg = DFFE(XB1_ram_block3a6_PORT_B_address, XB1_ram_block3a6_clock_1, , , );
XB1_ram_block3a6_PORT_A_write_enable = GND;
XB1_ram_block3a6_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a6_PORT_A_write_enable, XB1_ram_block3a6_clock_0, , , );
XB1_ram_block3a6_PORT_A_read_enable = VCC;
XB1_ram_block3a6_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a6_PORT_A_read_enable, XB1_ram_block3a6_clock_0, , , );
XB1_ram_block3a6_PORT_B_write_enable = YB2L1;
XB1_ram_block3a6_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a6_PORT_B_write_enable, XB1_ram_block3a6_clock_1, , , );
XB1_ram_block3a6_PORT_B_read_enable = VCC;
XB1_ram_block3a6_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a6_PORT_B_read_enable, XB1_ram_block3a6_clock_1, , , );
XB1_ram_block3a6_clock_0 = CLOCK_50;
XB1_ram_block3a6_clock_1 = A1L62;
XB1_ram_block3a6_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a6_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a6_PORT_A_data_out = MEMORY(XB1_ram_block3a6_PORT_A_data_in_reg, XB1_ram_block3a6_PORT_B_data_in_reg, XB1_ram_block3a6_PORT_A_address_reg, XB1_ram_block3a6_PORT_B_address_reg, XB1_ram_block3a6_PORT_A_write_enable_reg, XB1_ram_block3a6_PORT_A_read_enable_reg, XB1_ram_block3a6_PORT_B_write_enable_reg, XB1_ram_block3a6_PORT_B_read_enable_reg, , , XB1_ram_block3a6_clock_0, XB1_ram_block3a6_clock_1, XB1_ram_block3a6_clock_enable_0, XB1_ram_block3a6_clock_enable_1, , , , );
XB1_ram_block3a6_PORT_A_data_out_reg = DFFE(XB1_ram_block3a6_PORT_A_data_out, XB1_ram_block3a6_clock_0, , , );
XB1_ram_block3a6 = XB1_ram_block3a6_PORT_A_data_out_reg[0];

--XB1M259 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a6~PORTBDATAOUT0
XB1M259_PORT_A_data_in = VCC;
XB1M259_PORT_A_data_in_reg = DFFE(XB1M259_PORT_A_data_in, XB1M259_clock_0, , , );
XB1M259_PORT_B_data_in = TB1_ram_rom_data_reg[6];
XB1M259_PORT_B_data_in_reg = DFFE(XB1M259_PORT_B_data_in, XB1M259_clock_1, , , );
XB1M259_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M259_PORT_A_address_reg = DFFE(XB1M259_PORT_A_address, XB1M259_clock_0, , , );
XB1M259_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M259_PORT_B_address_reg = DFFE(XB1M259_PORT_B_address, XB1M259_clock_1, , , );
XB1M259_PORT_A_write_enable = GND;
XB1M259_PORT_A_write_enable_reg = DFFE(XB1M259_PORT_A_write_enable, XB1M259_clock_0, , , );
XB1M259_PORT_A_read_enable = VCC;
XB1M259_PORT_A_read_enable_reg = DFFE(XB1M259_PORT_A_read_enable, XB1M259_clock_0, , , );
XB1M259_PORT_B_write_enable = YB2L1;
XB1M259_PORT_B_write_enable_reg = DFFE(XB1M259_PORT_B_write_enable, XB1M259_clock_1, , , );
XB1M259_PORT_B_read_enable = VCC;
XB1M259_PORT_B_read_enable_reg = DFFE(XB1M259_PORT_B_read_enable, XB1M259_clock_1, , , );
XB1M259_clock_0 = CLOCK_50;
XB1M259_clock_1 = A1L62;
XB1M259_clock_enable_0 = !E1_data_address_reg[13];
XB1M259_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M259_PORT_B_data_out = MEMORY(XB1M259_PORT_A_data_in_reg, XB1M259_PORT_B_data_in_reg, XB1M259_PORT_A_address_reg, XB1M259_PORT_B_address_reg, XB1M259_PORT_A_write_enable_reg, XB1M259_PORT_A_read_enable_reg, XB1M259_PORT_B_write_enable_reg, XB1M259_PORT_B_read_enable_reg, , , XB1M259_clock_0, XB1M259_clock_1, XB1M259_clock_enable_0, XB1M259_clock_enable_1, , , , );
XB1M259 = XB1M259_PORT_B_data_out[0];


--XB1_ram_block3a26 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a26
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a26_PORT_A_data_in = VCC;
XB1_ram_block3a26_PORT_A_data_in_reg = DFFE(XB1_ram_block3a26_PORT_A_data_in, XB1_ram_block3a26_clock_0, , , );
XB1_ram_block3a26_PORT_B_data_in = TB1_ram_rom_data_reg[10];
XB1_ram_block3a26_PORT_B_data_in_reg = DFFE(XB1_ram_block3a26_PORT_B_data_in, XB1_ram_block3a26_clock_1, , , );
XB1_ram_block3a26_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a26_PORT_A_address_reg = DFFE(XB1_ram_block3a26_PORT_A_address, XB1_ram_block3a26_clock_0, , , );
XB1_ram_block3a26_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a26_PORT_B_address_reg = DFFE(XB1_ram_block3a26_PORT_B_address, XB1_ram_block3a26_clock_1, , , );
XB1_ram_block3a26_PORT_A_write_enable = GND;
XB1_ram_block3a26_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a26_PORT_A_write_enable, XB1_ram_block3a26_clock_0, , , );
XB1_ram_block3a26_PORT_A_read_enable = VCC;
XB1_ram_block3a26_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a26_PORT_A_read_enable, XB1_ram_block3a26_clock_0, , , );
XB1_ram_block3a26_PORT_B_write_enable = YB2L2;
XB1_ram_block3a26_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a26_PORT_B_write_enable, XB1_ram_block3a26_clock_1, , , );
XB1_ram_block3a26_PORT_B_read_enable = VCC;
XB1_ram_block3a26_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a26_PORT_B_read_enable, XB1_ram_block3a26_clock_1, , , );
XB1_ram_block3a26_clock_0 = CLOCK_50;
XB1_ram_block3a26_clock_1 = A1L62;
XB1_ram_block3a26_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a26_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a26_PORT_A_data_out = MEMORY(XB1_ram_block3a26_PORT_A_data_in_reg, XB1_ram_block3a26_PORT_B_data_in_reg, XB1_ram_block3a26_PORT_A_address_reg, XB1_ram_block3a26_PORT_B_address_reg, XB1_ram_block3a26_PORT_A_write_enable_reg, XB1_ram_block3a26_PORT_A_read_enable_reg, XB1_ram_block3a26_PORT_B_write_enable_reg, XB1_ram_block3a26_PORT_B_read_enable_reg, , , XB1_ram_block3a26_clock_0, XB1_ram_block3a26_clock_1, XB1_ram_block3a26_clock_enable_0, XB1_ram_block3a26_clock_enable_1, , , , );
XB1_ram_block3a26_PORT_A_data_out_reg = DFFE(XB1_ram_block3a26_PORT_A_data_out, XB1_ram_block3a26_clock_0, , , );
XB1_ram_block3a26 = XB1_ram_block3a26_PORT_A_data_out_reg[0];

--XB1M979 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a26~PORTBDATAOUT0
XB1M979_PORT_A_data_in = VCC;
XB1M979_PORT_A_data_in_reg = DFFE(XB1M979_PORT_A_data_in, XB1M979_clock_0, , , );
XB1M979_PORT_B_data_in = TB1_ram_rom_data_reg[10];
XB1M979_PORT_B_data_in_reg = DFFE(XB1M979_PORT_B_data_in, XB1M979_clock_1, , , );
XB1M979_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M979_PORT_A_address_reg = DFFE(XB1M979_PORT_A_address, XB1M979_clock_0, , , );
XB1M979_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M979_PORT_B_address_reg = DFFE(XB1M979_PORT_B_address, XB1M979_clock_1, , , );
XB1M979_PORT_A_write_enable = GND;
XB1M979_PORT_A_write_enable_reg = DFFE(XB1M979_PORT_A_write_enable, XB1M979_clock_0, , , );
XB1M979_PORT_A_read_enable = VCC;
XB1M979_PORT_A_read_enable_reg = DFFE(XB1M979_PORT_A_read_enable, XB1M979_clock_0, , , );
XB1M979_PORT_B_write_enable = YB2L2;
XB1M979_PORT_B_write_enable_reg = DFFE(XB1M979_PORT_B_write_enable, XB1M979_clock_1, , , );
XB1M979_PORT_B_read_enable = VCC;
XB1M979_PORT_B_read_enable_reg = DFFE(XB1M979_PORT_B_read_enable, XB1M979_clock_1, , , );
XB1M979_clock_0 = CLOCK_50;
XB1M979_clock_1 = A1L62;
XB1M979_clock_enable_0 = E1_data_address_reg[13];
XB1M979_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M979_PORT_B_data_out = MEMORY(XB1M979_PORT_A_data_in_reg, XB1M979_PORT_B_data_in_reg, XB1M979_PORT_A_address_reg, XB1M979_PORT_B_address_reg, XB1M979_PORT_A_write_enable_reg, XB1M979_PORT_A_read_enable_reg, XB1M979_PORT_B_write_enable_reg, XB1M979_PORT_B_read_enable_reg, , , XB1M979_clock_0, XB1M979_clock_1, XB1M979_clock_enable_0, XB1M979_clock_enable_1, , , , );
XB1M979 = XB1M979_PORT_B_data_out[0];


--XB1_ram_block3a10 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a10_PORT_A_data_in = VCC;
XB1_ram_block3a10_PORT_A_data_in_reg = DFFE(XB1_ram_block3a10_PORT_A_data_in, XB1_ram_block3a10_clock_0, , , );
XB1_ram_block3a10_PORT_B_data_in = TB1_ram_rom_data_reg[10];
XB1_ram_block3a10_PORT_B_data_in_reg = DFFE(XB1_ram_block3a10_PORT_B_data_in, XB1_ram_block3a10_clock_1, , , );
XB1_ram_block3a10_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a10_PORT_A_address_reg = DFFE(XB1_ram_block3a10_PORT_A_address, XB1_ram_block3a10_clock_0, , , );
XB1_ram_block3a10_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a10_PORT_B_address_reg = DFFE(XB1_ram_block3a10_PORT_B_address, XB1_ram_block3a10_clock_1, , , );
XB1_ram_block3a10_PORT_A_write_enable = GND;
XB1_ram_block3a10_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a10_PORT_A_write_enable, XB1_ram_block3a10_clock_0, , , );
XB1_ram_block3a10_PORT_A_read_enable = VCC;
XB1_ram_block3a10_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a10_PORT_A_read_enable, XB1_ram_block3a10_clock_0, , , );
XB1_ram_block3a10_PORT_B_write_enable = YB2L1;
XB1_ram_block3a10_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a10_PORT_B_write_enable, XB1_ram_block3a10_clock_1, , , );
XB1_ram_block3a10_PORT_B_read_enable = VCC;
XB1_ram_block3a10_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a10_PORT_B_read_enable, XB1_ram_block3a10_clock_1, , , );
XB1_ram_block3a10_clock_0 = CLOCK_50;
XB1_ram_block3a10_clock_1 = A1L62;
XB1_ram_block3a10_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a10_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a10_PORT_A_data_out = MEMORY(XB1_ram_block3a10_PORT_A_data_in_reg, XB1_ram_block3a10_PORT_B_data_in_reg, XB1_ram_block3a10_PORT_A_address_reg, XB1_ram_block3a10_PORT_B_address_reg, XB1_ram_block3a10_PORT_A_write_enable_reg, XB1_ram_block3a10_PORT_A_read_enable_reg, XB1_ram_block3a10_PORT_B_write_enable_reg, XB1_ram_block3a10_PORT_B_read_enable_reg, , , XB1_ram_block3a10_clock_0, XB1_ram_block3a10_clock_1, XB1_ram_block3a10_clock_enable_0, XB1_ram_block3a10_clock_enable_1, , , , );
XB1_ram_block3a10_PORT_A_data_out_reg = DFFE(XB1_ram_block3a10_PORT_A_data_out, XB1_ram_block3a10_clock_0, , , );
XB1_ram_block3a10 = XB1_ram_block3a10_PORT_A_data_out_reg[0];

--XB1M403 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a10~PORTBDATAOUT0
XB1M403_PORT_A_data_in = VCC;
XB1M403_PORT_A_data_in_reg = DFFE(XB1M403_PORT_A_data_in, XB1M403_clock_0, , , );
XB1M403_PORT_B_data_in = TB1_ram_rom_data_reg[10];
XB1M403_PORT_B_data_in_reg = DFFE(XB1M403_PORT_B_data_in, XB1M403_clock_1, , , );
XB1M403_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M403_PORT_A_address_reg = DFFE(XB1M403_PORT_A_address, XB1M403_clock_0, , , );
XB1M403_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M403_PORT_B_address_reg = DFFE(XB1M403_PORT_B_address, XB1M403_clock_1, , , );
XB1M403_PORT_A_write_enable = GND;
XB1M403_PORT_A_write_enable_reg = DFFE(XB1M403_PORT_A_write_enable, XB1M403_clock_0, , , );
XB1M403_PORT_A_read_enable = VCC;
XB1M403_PORT_A_read_enable_reg = DFFE(XB1M403_PORT_A_read_enable, XB1M403_clock_0, , , );
XB1M403_PORT_B_write_enable = YB2L1;
XB1M403_PORT_B_write_enable_reg = DFFE(XB1M403_PORT_B_write_enable, XB1M403_clock_1, , , );
XB1M403_PORT_B_read_enable = VCC;
XB1M403_PORT_B_read_enable_reg = DFFE(XB1M403_PORT_B_read_enable, XB1M403_clock_1, , , );
XB1M403_clock_0 = CLOCK_50;
XB1M403_clock_1 = A1L62;
XB1M403_clock_enable_0 = !E1_data_address_reg[13];
XB1M403_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M403_PORT_B_data_out = MEMORY(XB1M403_PORT_A_data_in_reg, XB1M403_PORT_B_data_in_reg, XB1M403_PORT_A_address_reg, XB1M403_PORT_B_address_reg, XB1M403_PORT_A_write_enable_reg, XB1M403_PORT_A_read_enable_reg, XB1M403_PORT_B_write_enable_reg, XB1M403_PORT_B_read_enable_reg, , , XB1M403_clock_0, XB1M403_clock_1, XB1M403_clock_enable_0, XB1M403_clock_enable_1, , , , );
XB1M403 = XB1M403_PORT_B_data_out[0];


--HB3_q_b[17] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[17]_PORT_A_data_in = ZB1L10;
HB3_q_b[17]_PORT_A_data_in_reg = DFFE(HB3_q_b[17]_PORT_A_data_in, HB3_q_b[17]_clock_0, , , );
HB3_q_b[17]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[17]_PORT_A_address_reg = DFFE(HB3_q_b[17]_PORT_A_address, HB3_q_b[17]_clock_0, , , );
HB3_q_b[17]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[17]_PORT_B_address_reg = DFFE(HB3_q_b[17]_PORT_B_address, HB3_q_b[17]_clock_1, , , );
HB3_q_b[17]_PORT_A_write_enable = !AB1L65;
HB3_q_b[17]_PORT_A_write_enable_reg = DFFE(HB3_q_b[17]_PORT_A_write_enable, HB3_q_b[17]_clock_0, , , );
HB3_q_b[17]_PORT_B_read_enable = VCC;
HB3_q_b[17]_PORT_B_read_enable_reg = DFFE(HB3_q_b[17]_PORT_B_read_enable, HB3_q_b[17]_clock_1, , , );
HB3_q_b[17]_clock_0 = CLOCK_50;
HB3_q_b[17]_clock_1 = CLOCK_50;
HB3_q_b[17]_clock_enable_0 = !AB1L65;
HB3_q_b[17]_PORT_B_data_out = MEMORY(HB3_q_b[17]_PORT_A_data_in_reg, , HB3_q_b[17]_PORT_A_address_reg, HB3_q_b[17]_PORT_B_address_reg, HB3_q_b[17]_PORT_A_write_enable_reg, , , HB3_q_b[17]_PORT_B_read_enable_reg, , , HB3_q_b[17]_clock_0, HB3_q_b[17]_clock_1, HB3_q_b[17]_clock_enable_0, , , , , );
HB3_q_b[17] = HB3_q_b[17]_PORT_B_data_out[0];


--HB4_q_b[17] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[17]_PORT_A_data_in = ZB1L10;
HB4_q_b[17]_PORT_A_data_in_reg = DFFE(HB4_q_b[17]_PORT_A_data_in, HB4_q_b[17]_clock_0, , , );
HB4_q_b[17]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[17]_PORT_A_address_reg = DFFE(HB4_q_b[17]_PORT_A_address, HB4_q_b[17]_clock_0, , , );
HB4_q_b[17]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[17]_PORT_B_address_reg = DFFE(HB4_q_b[17]_PORT_B_address, HB4_q_b[17]_clock_1, , , );
HB4_q_b[17]_PORT_A_write_enable = !AB1L66;
HB4_q_b[17]_PORT_A_write_enable_reg = DFFE(HB4_q_b[17]_PORT_A_write_enable, HB4_q_b[17]_clock_0, , , );
HB4_q_b[17]_PORT_B_read_enable = VCC;
HB4_q_b[17]_PORT_B_read_enable_reg = DFFE(HB4_q_b[17]_PORT_B_read_enable, HB4_q_b[17]_clock_1, , , );
HB4_q_b[17]_clock_0 = CLOCK_50;
HB4_q_b[17]_clock_1 = CLOCK_50;
HB4_q_b[17]_clock_enable_0 = !AB1L66;
HB4_q_b[17]_PORT_B_data_out = MEMORY(HB4_q_b[17]_PORT_A_data_in_reg, , HB4_q_b[17]_PORT_A_address_reg, HB4_q_b[17]_PORT_B_address_reg, HB4_q_b[17]_PORT_A_write_enable_reg, , , HB4_q_b[17]_PORT_B_read_enable_reg, , , HB4_q_b[17]_clock_0, HB4_q_b[17]_clock_1, HB4_q_b[17]_clock_enable_0, , , , , );
HB4_q_b[17] = HB4_q_b[17]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[17] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]
--register power-up is low

AB1_data_out_shift_reg[17] = DFFEAS(AB1L101, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--XB1_ram_block3a23 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a23
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a23_PORT_A_data_in = VCC;
XB1_ram_block3a23_PORT_A_data_in_reg = DFFE(XB1_ram_block3a23_PORT_A_data_in, XB1_ram_block3a23_clock_0, , , );
XB1_ram_block3a23_PORT_B_data_in = TB1_ram_rom_data_reg[7];
XB1_ram_block3a23_PORT_B_data_in_reg = DFFE(XB1_ram_block3a23_PORT_B_data_in, XB1_ram_block3a23_clock_1, , , );
XB1_ram_block3a23_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a23_PORT_A_address_reg = DFFE(XB1_ram_block3a23_PORT_A_address, XB1_ram_block3a23_clock_0, , , );
XB1_ram_block3a23_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a23_PORT_B_address_reg = DFFE(XB1_ram_block3a23_PORT_B_address, XB1_ram_block3a23_clock_1, , , );
XB1_ram_block3a23_PORT_A_write_enable = GND;
XB1_ram_block3a23_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a23_PORT_A_write_enable, XB1_ram_block3a23_clock_0, , , );
XB1_ram_block3a23_PORT_A_read_enable = VCC;
XB1_ram_block3a23_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a23_PORT_A_read_enable, XB1_ram_block3a23_clock_0, , , );
XB1_ram_block3a23_PORT_B_write_enable = YB2L2;
XB1_ram_block3a23_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a23_PORT_B_write_enable, XB1_ram_block3a23_clock_1, , , );
XB1_ram_block3a23_PORT_B_read_enable = VCC;
XB1_ram_block3a23_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a23_PORT_B_read_enable, XB1_ram_block3a23_clock_1, , , );
XB1_ram_block3a23_clock_0 = CLOCK_50;
XB1_ram_block3a23_clock_1 = A1L62;
XB1_ram_block3a23_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a23_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a23_PORT_A_data_out = MEMORY(XB1_ram_block3a23_PORT_A_data_in_reg, XB1_ram_block3a23_PORT_B_data_in_reg, XB1_ram_block3a23_PORT_A_address_reg, XB1_ram_block3a23_PORT_B_address_reg, XB1_ram_block3a23_PORT_A_write_enable_reg, XB1_ram_block3a23_PORT_A_read_enable_reg, XB1_ram_block3a23_PORT_B_write_enable_reg, XB1_ram_block3a23_PORT_B_read_enable_reg, , , XB1_ram_block3a23_clock_0, XB1_ram_block3a23_clock_1, XB1_ram_block3a23_clock_enable_0, XB1_ram_block3a23_clock_enable_1, , , , );
XB1_ram_block3a23_PORT_A_data_out_reg = DFFE(XB1_ram_block3a23_PORT_A_data_out, XB1_ram_block3a23_clock_0, , , );
XB1_ram_block3a23 = XB1_ram_block3a23_PORT_A_data_out_reg[0];

--XB1M871 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a23~PORTBDATAOUT0
XB1M871_PORT_A_data_in = VCC;
XB1M871_PORT_A_data_in_reg = DFFE(XB1M871_PORT_A_data_in, XB1M871_clock_0, , , );
XB1M871_PORT_B_data_in = TB1_ram_rom_data_reg[7];
XB1M871_PORT_B_data_in_reg = DFFE(XB1M871_PORT_B_data_in, XB1M871_clock_1, , , );
XB1M871_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M871_PORT_A_address_reg = DFFE(XB1M871_PORT_A_address, XB1M871_clock_0, , , );
XB1M871_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M871_PORT_B_address_reg = DFFE(XB1M871_PORT_B_address, XB1M871_clock_1, , , );
XB1M871_PORT_A_write_enable = GND;
XB1M871_PORT_A_write_enable_reg = DFFE(XB1M871_PORT_A_write_enable, XB1M871_clock_0, , , );
XB1M871_PORT_A_read_enable = VCC;
XB1M871_PORT_A_read_enable_reg = DFFE(XB1M871_PORT_A_read_enable, XB1M871_clock_0, , , );
XB1M871_PORT_B_write_enable = YB2L2;
XB1M871_PORT_B_write_enable_reg = DFFE(XB1M871_PORT_B_write_enable, XB1M871_clock_1, , , );
XB1M871_PORT_B_read_enable = VCC;
XB1M871_PORT_B_read_enable_reg = DFFE(XB1M871_PORT_B_read_enable, XB1M871_clock_1, , , );
XB1M871_clock_0 = CLOCK_50;
XB1M871_clock_1 = A1L62;
XB1M871_clock_enable_0 = E1_data_address_reg[13];
XB1M871_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M871_PORT_B_data_out = MEMORY(XB1M871_PORT_A_data_in_reg, XB1M871_PORT_B_data_in_reg, XB1M871_PORT_A_address_reg, XB1M871_PORT_B_address_reg, XB1M871_PORT_A_write_enable_reg, XB1M871_PORT_A_read_enable_reg, XB1M871_PORT_B_write_enable_reg, XB1M871_PORT_B_read_enable_reg, , , XB1M871_clock_0, XB1M871_clock_1, XB1M871_clock_enable_0, XB1M871_clock_enable_1, , , , );
XB1M871 = XB1M871_PORT_B_data_out[0];


--XB1_ram_block3a7 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a7_PORT_A_data_in = VCC;
XB1_ram_block3a7_PORT_A_data_in_reg = DFFE(XB1_ram_block3a7_PORT_A_data_in, XB1_ram_block3a7_clock_0, , , );
XB1_ram_block3a7_PORT_B_data_in = TB1_ram_rom_data_reg[7];
XB1_ram_block3a7_PORT_B_data_in_reg = DFFE(XB1_ram_block3a7_PORT_B_data_in, XB1_ram_block3a7_clock_1, , , );
XB1_ram_block3a7_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a7_PORT_A_address_reg = DFFE(XB1_ram_block3a7_PORT_A_address, XB1_ram_block3a7_clock_0, , , );
XB1_ram_block3a7_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a7_PORT_B_address_reg = DFFE(XB1_ram_block3a7_PORT_B_address, XB1_ram_block3a7_clock_1, , , );
XB1_ram_block3a7_PORT_A_write_enable = GND;
XB1_ram_block3a7_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a7_PORT_A_write_enable, XB1_ram_block3a7_clock_0, , , );
XB1_ram_block3a7_PORT_A_read_enable = VCC;
XB1_ram_block3a7_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a7_PORT_A_read_enable, XB1_ram_block3a7_clock_0, , , );
XB1_ram_block3a7_PORT_B_write_enable = YB2L1;
XB1_ram_block3a7_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a7_PORT_B_write_enable, XB1_ram_block3a7_clock_1, , , );
XB1_ram_block3a7_PORT_B_read_enable = VCC;
XB1_ram_block3a7_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a7_PORT_B_read_enable, XB1_ram_block3a7_clock_1, , , );
XB1_ram_block3a7_clock_0 = CLOCK_50;
XB1_ram_block3a7_clock_1 = A1L62;
XB1_ram_block3a7_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a7_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a7_PORT_A_data_out = MEMORY(XB1_ram_block3a7_PORT_A_data_in_reg, XB1_ram_block3a7_PORT_B_data_in_reg, XB1_ram_block3a7_PORT_A_address_reg, XB1_ram_block3a7_PORT_B_address_reg, XB1_ram_block3a7_PORT_A_write_enable_reg, XB1_ram_block3a7_PORT_A_read_enable_reg, XB1_ram_block3a7_PORT_B_write_enable_reg, XB1_ram_block3a7_PORT_B_read_enable_reg, , , XB1_ram_block3a7_clock_0, XB1_ram_block3a7_clock_1, XB1_ram_block3a7_clock_enable_0, XB1_ram_block3a7_clock_enable_1, , , , );
XB1_ram_block3a7_PORT_A_data_out_reg = DFFE(XB1_ram_block3a7_PORT_A_data_out, XB1_ram_block3a7_clock_0, , , );
XB1_ram_block3a7 = XB1_ram_block3a7_PORT_A_data_out_reg[0];

--XB1M295 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a7~PORTBDATAOUT0
XB1M295_PORT_A_data_in = VCC;
XB1M295_PORT_A_data_in_reg = DFFE(XB1M295_PORT_A_data_in, XB1M295_clock_0, , , );
XB1M295_PORT_B_data_in = TB1_ram_rom_data_reg[7];
XB1M295_PORT_B_data_in_reg = DFFE(XB1M295_PORT_B_data_in, XB1M295_clock_1, , , );
XB1M295_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M295_PORT_A_address_reg = DFFE(XB1M295_PORT_A_address, XB1M295_clock_0, , , );
XB1M295_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M295_PORT_B_address_reg = DFFE(XB1M295_PORT_B_address, XB1M295_clock_1, , , );
XB1M295_PORT_A_write_enable = GND;
XB1M295_PORT_A_write_enable_reg = DFFE(XB1M295_PORT_A_write_enable, XB1M295_clock_0, , , );
XB1M295_PORT_A_read_enable = VCC;
XB1M295_PORT_A_read_enable_reg = DFFE(XB1M295_PORT_A_read_enable, XB1M295_clock_0, , , );
XB1M295_PORT_B_write_enable = YB2L1;
XB1M295_PORT_B_write_enable_reg = DFFE(XB1M295_PORT_B_write_enable, XB1M295_clock_1, , , );
XB1M295_PORT_B_read_enable = VCC;
XB1M295_PORT_B_read_enable_reg = DFFE(XB1M295_PORT_B_read_enable, XB1M295_clock_1, , , );
XB1M295_clock_0 = CLOCK_50;
XB1M295_clock_1 = A1L62;
XB1M295_clock_enable_0 = !E1_data_address_reg[13];
XB1M295_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M295_PORT_B_data_out = MEMORY(XB1M295_PORT_A_data_in_reg, XB1M295_PORT_B_data_in_reg, XB1M295_PORT_A_address_reg, XB1M295_PORT_B_address_reg, XB1M295_PORT_A_write_enable_reg, XB1M295_PORT_A_read_enable_reg, XB1M295_PORT_B_write_enable_reg, XB1M295_PORT_B_read_enable_reg, , , XB1M295_clock_0, XB1M295_clock_1, XB1M295_clock_enable_0, XB1M295_clock_enable_1, , , , );
XB1M295 = XB1M295_PORT_B_data_out[0];


--XB1_ram_block3a25 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a25
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a25_PORT_A_data_in = VCC;
XB1_ram_block3a25_PORT_A_data_in_reg = DFFE(XB1_ram_block3a25_PORT_A_data_in, XB1_ram_block3a25_clock_0, , , );
XB1_ram_block3a25_PORT_B_data_in = TB1_ram_rom_data_reg[9];
XB1_ram_block3a25_PORT_B_data_in_reg = DFFE(XB1_ram_block3a25_PORT_B_data_in, XB1_ram_block3a25_clock_1, , , );
XB1_ram_block3a25_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a25_PORT_A_address_reg = DFFE(XB1_ram_block3a25_PORT_A_address, XB1_ram_block3a25_clock_0, , , );
XB1_ram_block3a25_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a25_PORT_B_address_reg = DFFE(XB1_ram_block3a25_PORT_B_address, XB1_ram_block3a25_clock_1, , , );
XB1_ram_block3a25_PORT_A_write_enable = GND;
XB1_ram_block3a25_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a25_PORT_A_write_enable, XB1_ram_block3a25_clock_0, , , );
XB1_ram_block3a25_PORT_A_read_enable = VCC;
XB1_ram_block3a25_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a25_PORT_A_read_enable, XB1_ram_block3a25_clock_0, , , );
XB1_ram_block3a25_PORT_B_write_enable = YB2L2;
XB1_ram_block3a25_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a25_PORT_B_write_enable, XB1_ram_block3a25_clock_1, , , );
XB1_ram_block3a25_PORT_B_read_enable = VCC;
XB1_ram_block3a25_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a25_PORT_B_read_enable, XB1_ram_block3a25_clock_1, , , );
XB1_ram_block3a25_clock_0 = CLOCK_50;
XB1_ram_block3a25_clock_1 = A1L62;
XB1_ram_block3a25_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a25_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a25_PORT_A_data_out = MEMORY(XB1_ram_block3a25_PORT_A_data_in_reg, XB1_ram_block3a25_PORT_B_data_in_reg, XB1_ram_block3a25_PORT_A_address_reg, XB1_ram_block3a25_PORT_B_address_reg, XB1_ram_block3a25_PORT_A_write_enable_reg, XB1_ram_block3a25_PORT_A_read_enable_reg, XB1_ram_block3a25_PORT_B_write_enable_reg, XB1_ram_block3a25_PORT_B_read_enable_reg, , , XB1_ram_block3a25_clock_0, XB1_ram_block3a25_clock_1, XB1_ram_block3a25_clock_enable_0, XB1_ram_block3a25_clock_enable_1, , , , );
XB1_ram_block3a25_PORT_A_data_out_reg = DFFE(XB1_ram_block3a25_PORT_A_data_out, XB1_ram_block3a25_clock_0, , , );
XB1_ram_block3a25 = XB1_ram_block3a25_PORT_A_data_out_reg[0];

--XB1M943 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a25~PORTBDATAOUT0
XB1M943_PORT_A_data_in = VCC;
XB1M943_PORT_A_data_in_reg = DFFE(XB1M943_PORT_A_data_in, XB1M943_clock_0, , , );
XB1M943_PORT_B_data_in = TB1_ram_rom_data_reg[9];
XB1M943_PORT_B_data_in_reg = DFFE(XB1M943_PORT_B_data_in, XB1M943_clock_1, , , );
XB1M943_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M943_PORT_A_address_reg = DFFE(XB1M943_PORT_A_address, XB1M943_clock_0, , , );
XB1M943_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M943_PORT_B_address_reg = DFFE(XB1M943_PORT_B_address, XB1M943_clock_1, , , );
XB1M943_PORT_A_write_enable = GND;
XB1M943_PORT_A_write_enable_reg = DFFE(XB1M943_PORT_A_write_enable, XB1M943_clock_0, , , );
XB1M943_PORT_A_read_enable = VCC;
XB1M943_PORT_A_read_enable_reg = DFFE(XB1M943_PORT_A_read_enable, XB1M943_clock_0, , , );
XB1M943_PORT_B_write_enable = YB2L2;
XB1M943_PORT_B_write_enable_reg = DFFE(XB1M943_PORT_B_write_enable, XB1M943_clock_1, , , );
XB1M943_PORT_B_read_enable = VCC;
XB1M943_PORT_B_read_enable_reg = DFFE(XB1M943_PORT_B_read_enable, XB1M943_clock_1, , , );
XB1M943_clock_0 = CLOCK_50;
XB1M943_clock_1 = A1L62;
XB1M943_clock_enable_0 = E1_data_address_reg[13];
XB1M943_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M943_PORT_B_data_out = MEMORY(XB1M943_PORT_A_data_in_reg, XB1M943_PORT_B_data_in_reg, XB1M943_PORT_A_address_reg, XB1M943_PORT_B_address_reg, XB1M943_PORT_A_write_enable_reg, XB1M943_PORT_A_read_enable_reg, XB1M943_PORT_B_write_enable_reg, XB1M943_PORT_B_read_enable_reg, , , XB1M943_clock_0, XB1M943_clock_1, XB1M943_clock_enable_0, XB1M943_clock_enable_1, , , , );
XB1M943 = XB1M943_PORT_B_data_out[0];


--XB1_ram_block3a9 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a9_PORT_A_data_in = VCC;
XB1_ram_block3a9_PORT_A_data_in_reg = DFFE(XB1_ram_block3a9_PORT_A_data_in, XB1_ram_block3a9_clock_0, , , );
XB1_ram_block3a9_PORT_B_data_in = TB1_ram_rom_data_reg[9];
XB1_ram_block3a9_PORT_B_data_in_reg = DFFE(XB1_ram_block3a9_PORT_B_data_in, XB1_ram_block3a9_clock_1, , , );
XB1_ram_block3a9_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a9_PORT_A_address_reg = DFFE(XB1_ram_block3a9_PORT_A_address, XB1_ram_block3a9_clock_0, , , );
XB1_ram_block3a9_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a9_PORT_B_address_reg = DFFE(XB1_ram_block3a9_PORT_B_address, XB1_ram_block3a9_clock_1, , , );
XB1_ram_block3a9_PORT_A_write_enable = GND;
XB1_ram_block3a9_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a9_PORT_A_write_enable, XB1_ram_block3a9_clock_0, , , );
XB1_ram_block3a9_PORT_A_read_enable = VCC;
XB1_ram_block3a9_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a9_PORT_A_read_enable, XB1_ram_block3a9_clock_0, , , );
XB1_ram_block3a9_PORT_B_write_enable = YB2L1;
XB1_ram_block3a9_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a9_PORT_B_write_enable, XB1_ram_block3a9_clock_1, , , );
XB1_ram_block3a9_PORT_B_read_enable = VCC;
XB1_ram_block3a9_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a9_PORT_B_read_enable, XB1_ram_block3a9_clock_1, , , );
XB1_ram_block3a9_clock_0 = CLOCK_50;
XB1_ram_block3a9_clock_1 = A1L62;
XB1_ram_block3a9_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a9_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a9_PORT_A_data_out = MEMORY(XB1_ram_block3a9_PORT_A_data_in_reg, XB1_ram_block3a9_PORT_B_data_in_reg, XB1_ram_block3a9_PORT_A_address_reg, XB1_ram_block3a9_PORT_B_address_reg, XB1_ram_block3a9_PORT_A_write_enable_reg, XB1_ram_block3a9_PORT_A_read_enable_reg, XB1_ram_block3a9_PORT_B_write_enable_reg, XB1_ram_block3a9_PORT_B_read_enable_reg, , , XB1_ram_block3a9_clock_0, XB1_ram_block3a9_clock_1, XB1_ram_block3a9_clock_enable_0, XB1_ram_block3a9_clock_enable_1, , , , );
XB1_ram_block3a9_PORT_A_data_out_reg = DFFE(XB1_ram_block3a9_PORT_A_data_out, XB1_ram_block3a9_clock_0, , , );
XB1_ram_block3a9 = XB1_ram_block3a9_PORT_A_data_out_reg[0];

--XB1M367 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a9~PORTBDATAOUT0
XB1M367_PORT_A_data_in = VCC;
XB1M367_PORT_A_data_in_reg = DFFE(XB1M367_PORT_A_data_in, XB1M367_clock_0, , , );
XB1M367_PORT_B_data_in = TB1_ram_rom_data_reg[9];
XB1M367_PORT_B_data_in_reg = DFFE(XB1M367_PORT_B_data_in, XB1M367_clock_1, , , );
XB1M367_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M367_PORT_A_address_reg = DFFE(XB1M367_PORT_A_address, XB1M367_clock_0, , , );
XB1M367_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M367_PORT_B_address_reg = DFFE(XB1M367_PORT_B_address, XB1M367_clock_1, , , );
XB1M367_PORT_A_write_enable = GND;
XB1M367_PORT_A_write_enable_reg = DFFE(XB1M367_PORT_A_write_enable, XB1M367_clock_0, , , );
XB1M367_PORT_A_read_enable = VCC;
XB1M367_PORT_A_read_enable_reg = DFFE(XB1M367_PORT_A_read_enable, XB1M367_clock_0, , , );
XB1M367_PORT_B_write_enable = YB2L1;
XB1M367_PORT_B_write_enable_reg = DFFE(XB1M367_PORT_B_write_enable, XB1M367_clock_1, , , );
XB1M367_PORT_B_read_enable = VCC;
XB1M367_PORT_B_read_enable_reg = DFFE(XB1M367_PORT_B_read_enable, XB1M367_clock_1, , , );
XB1M367_clock_0 = CLOCK_50;
XB1M367_clock_1 = A1L62;
XB1M367_clock_enable_0 = !E1_data_address_reg[13];
XB1M367_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M367_PORT_B_data_out = MEMORY(XB1M367_PORT_A_data_in_reg, XB1M367_PORT_B_data_in_reg, XB1M367_PORT_A_address_reg, XB1M367_PORT_B_address_reg, XB1M367_PORT_A_write_enable_reg, XB1M367_PORT_A_read_enable_reg, XB1M367_PORT_B_write_enable_reg, XB1M367_PORT_B_read_enable_reg, , , XB1M367_clock_0, XB1M367_clock_1, XB1M367_clock_enable_0, XB1M367_clock_enable_1, , , , );
XB1M367 = XB1M367_PORT_B_data_out[0];


--HB3_q_b[16] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[16]_PORT_A_data_in = ZB1L9;
HB3_q_b[16]_PORT_A_data_in_reg = DFFE(HB3_q_b[16]_PORT_A_data_in, HB3_q_b[16]_clock_0, , , );
HB3_q_b[16]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[16]_PORT_A_address_reg = DFFE(HB3_q_b[16]_PORT_A_address, HB3_q_b[16]_clock_0, , , );
HB3_q_b[16]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[16]_PORT_B_address_reg = DFFE(HB3_q_b[16]_PORT_B_address, HB3_q_b[16]_clock_1, , , );
HB3_q_b[16]_PORT_A_write_enable = !AB1L65;
HB3_q_b[16]_PORT_A_write_enable_reg = DFFE(HB3_q_b[16]_PORT_A_write_enable, HB3_q_b[16]_clock_0, , , );
HB3_q_b[16]_PORT_B_read_enable = VCC;
HB3_q_b[16]_PORT_B_read_enable_reg = DFFE(HB3_q_b[16]_PORT_B_read_enable, HB3_q_b[16]_clock_1, , , );
HB3_q_b[16]_clock_0 = CLOCK_50;
HB3_q_b[16]_clock_1 = CLOCK_50;
HB3_q_b[16]_clock_enable_0 = !AB1L65;
HB3_q_b[16]_PORT_B_data_out = MEMORY(HB3_q_b[16]_PORT_A_data_in_reg, , HB3_q_b[16]_PORT_A_address_reg, HB3_q_b[16]_PORT_B_address_reg, HB3_q_b[16]_PORT_A_write_enable_reg, , , HB3_q_b[16]_PORT_B_read_enable_reg, , , HB3_q_b[16]_clock_0, HB3_q_b[16]_clock_1, HB3_q_b[16]_clock_enable_0, , , , , );
HB3_q_b[16] = HB3_q_b[16]_PORT_B_data_out[0];


--HB4_q_b[16] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[16]_PORT_A_data_in = ZB1L9;
HB4_q_b[16]_PORT_A_data_in_reg = DFFE(HB4_q_b[16]_PORT_A_data_in, HB4_q_b[16]_clock_0, , , );
HB4_q_b[16]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[16]_PORT_A_address_reg = DFFE(HB4_q_b[16]_PORT_A_address, HB4_q_b[16]_clock_0, , , );
HB4_q_b[16]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[16]_PORT_B_address_reg = DFFE(HB4_q_b[16]_PORT_B_address, HB4_q_b[16]_clock_1, , , );
HB4_q_b[16]_PORT_A_write_enable = !AB1L66;
HB4_q_b[16]_PORT_A_write_enable_reg = DFFE(HB4_q_b[16]_PORT_A_write_enable, HB4_q_b[16]_clock_0, , , );
HB4_q_b[16]_PORT_B_read_enable = VCC;
HB4_q_b[16]_PORT_B_read_enable_reg = DFFE(HB4_q_b[16]_PORT_B_read_enable, HB4_q_b[16]_clock_1, , , );
HB4_q_b[16]_clock_0 = CLOCK_50;
HB4_q_b[16]_clock_1 = CLOCK_50;
HB4_q_b[16]_clock_enable_0 = !AB1L66;
HB4_q_b[16]_PORT_B_data_out = MEMORY(HB4_q_b[16]_PORT_A_data_in_reg, , HB4_q_b[16]_PORT_A_address_reg, HB4_q_b[16]_PORT_B_address_reg, HB4_q_b[16]_PORT_A_write_enable_reg, , , HB4_q_b[16]_PORT_B_read_enable_reg, , , HB4_q_b[16]_clock_0, HB4_q_b[16]_clock_1, HB4_q_b[16]_clock_enable_0, , , , , );
HB4_q_b[16] = HB4_q_b[16]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[16] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]
--register power-up is low

AB1_data_out_shift_reg[16] = DFFEAS(AB1L102, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--XB1_ram_block3a24 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a24
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a24_PORT_A_data_in = VCC;
XB1_ram_block3a24_PORT_A_data_in_reg = DFFE(XB1_ram_block3a24_PORT_A_data_in, XB1_ram_block3a24_clock_0, , , );
XB1_ram_block3a24_PORT_B_data_in = TB1_ram_rom_data_reg[8];
XB1_ram_block3a24_PORT_B_data_in_reg = DFFE(XB1_ram_block3a24_PORT_B_data_in, XB1_ram_block3a24_clock_1, , , );
XB1_ram_block3a24_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a24_PORT_A_address_reg = DFFE(XB1_ram_block3a24_PORT_A_address, XB1_ram_block3a24_clock_0, , , );
XB1_ram_block3a24_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a24_PORT_B_address_reg = DFFE(XB1_ram_block3a24_PORT_B_address, XB1_ram_block3a24_clock_1, , , );
XB1_ram_block3a24_PORT_A_write_enable = GND;
XB1_ram_block3a24_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a24_PORT_A_write_enable, XB1_ram_block3a24_clock_0, , , );
XB1_ram_block3a24_PORT_A_read_enable = VCC;
XB1_ram_block3a24_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a24_PORT_A_read_enable, XB1_ram_block3a24_clock_0, , , );
XB1_ram_block3a24_PORT_B_write_enable = YB2L2;
XB1_ram_block3a24_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a24_PORT_B_write_enable, XB1_ram_block3a24_clock_1, , , );
XB1_ram_block3a24_PORT_B_read_enable = VCC;
XB1_ram_block3a24_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a24_PORT_B_read_enable, XB1_ram_block3a24_clock_1, , , );
XB1_ram_block3a24_clock_0 = CLOCK_50;
XB1_ram_block3a24_clock_1 = A1L62;
XB1_ram_block3a24_clock_enable_0 = E1_data_address_reg[13];
XB1_ram_block3a24_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1_ram_block3a24_PORT_A_data_out = MEMORY(XB1_ram_block3a24_PORT_A_data_in_reg, XB1_ram_block3a24_PORT_B_data_in_reg, XB1_ram_block3a24_PORT_A_address_reg, XB1_ram_block3a24_PORT_B_address_reg, XB1_ram_block3a24_PORT_A_write_enable_reg, XB1_ram_block3a24_PORT_A_read_enable_reg, XB1_ram_block3a24_PORT_B_write_enable_reg, XB1_ram_block3a24_PORT_B_read_enable_reg, , , XB1_ram_block3a24_clock_0, XB1_ram_block3a24_clock_1, XB1_ram_block3a24_clock_enable_0, XB1_ram_block3a24_clock_enable_1, , , , );
XB1_ram_block3a24_PORT_A_data_out_reg = DFFE(XB1_ram_block3a24_PORT_A_data_out, XB1_ram_block3a24_clock_0, , , );
XB1_ram_block3a24 = XB1_ram_block3a24_PORT_A_data_out_reg[0];

--XB1M907 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a24~PORTBDATAOUT0
XB1M907_PORT_A_data_in = VCC;
XB1M907_PORT_A_data_in_reg = DFFE(XB1M907_PORT_A_data_in, XB1M907_clock_0, , , );
XB1M907_PORT_B_data_in = TB1_ram_rom_data_reg[8];
XB1M907_PORT_B_data_in_reg = DFFE(XB1M907_PORT_B_data_in, XB1M907_clock_1, , , );
XB1M907_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M907_PORT_A_address_reg = DFFE(XB1M907_PORT_A_address, XB1M907_clock_0, , , );
XB1M907_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M907_PORT_B_address_reg = DFFE(XB1M907_PORT_B_address, XB1M907_clock_1, , , );
XB1M907_PORT_A_write_enable = GND;
XB1M907_PORT_A_write_enable_reg = DFFE(XB1M907_PORT_A_write_enable, XB1M907_clock_0, , , );
XB1M907_PORT_A_read_enable = VCC;
XB1M907_PORT_A_read_enable_reg = DFFE(XB1M907_PORT_A_read_enable, XB1M907_clock_0, , , );
XB1M907_PORT_B_write_enable = YB2L2;
XB1M907_PORT_B_write_enable_reg = DFFE(XB1M907_PORT_B_write_enable, XB1M907_clock_1, , , );
XB1M907_PORT_B_read_enable = VCC;
XB1M907_PORT_B_read_enable_reg = DFFE(XB1M907_PORT_B_read_enable, XB1M907_clock_1, , , );
XB1M907_clock_0 = CLOCK_50;
XB1M907_clock_1 = A1L62;
XB1M907_clock_enable_0 = E1_data_address_reg[13];
XB1M907_clock_enable_1 = TB1_ram_rom_addr_reg[13];
XB1M907_PORT_B_data_out = MEMORY(XB1M907_PORT_A_data_in_reg, XB1M907_PORT_B_data_in_reg, XB1M907_PORT_A_address_reg, XB1M907_PORT_B_address_reg, XB1M907_PORT_A_write_enable_reg, XB1M907_PORT_A_read_enable_reg, XB1M907_PORT_B_write_enable_reg, XB1M907_PORT_B_read_enable_reg, , , XB1M907_clock_0, XB1M907_clock_1, XB1M907_clock_enable_0, XB1M907_clock_enable_1, , , , );
XB1M907 = XB1M907_PORT_B_data_out[0];


--XB1_ram_block3a8 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 8192, Port A Width: 1, Port B Depth: 8192, Port B Width: 1
--Port A Logical Depth: 16384, Port A Logical Width: 16, Port B Logical Depth: 16384, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
XB1_ram_block3a8_PORT_A_data_in = VCC;
XB1_ram_block3a8_PORT_A_data_in_reg = DFFE(XB1_ram_block3a8_PORT_A_data_in, XB1_ram_block3a8_clock_0, , , );
XB1_ram_block3a8_PORT_B_data_in = TB1_ram_rom_data_reg[8];
XB1_ram_block3a8_PORT_B_data_in_reg = DFFE(XB1_ram_block3a8_PORT_B_data_in, XB1_ram_block3a8_clock_1, , , );
XB1_ram_block3a8_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1_ram_block3a8_PORT_A_address_reg = DFFE(XB1_ram_block3a8_PORT_A_address, XB1_ram_block3a8_clock_0, , , );
XB1_ram_block3a8_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1_ram_block3a8_PORT_B_address_reg = DFFE(XB1_ram_block3a8_PORT_B_address, XB1_ram_block3a8_clock_1, , , );
XB1_ram_block3a8_PORT_A_write_enable = GND;
XB1_ram_block3a8_PORT_A_write_enable_reg = DFFE(XB1_ram_block3a8_PORT_A_write_enable, XB1_ram_block3a8_clock_0, , , );
XB1_ram_block3a8_PORT_A_read_enable = VCC;
XB1_ram_block3a8_PORT_A_read_enable_reg = DFFE(XB1_ram_block3a8_PORT_A_read_enable, XB1_ram_block3a8_clock_0, , , );
XB1_ram_block3a8_PORT_B_write_enable = YB2L1;
XB1_ram_block3a8_PORT_B_write_enable_reg = DFFE(XB1_ram_block3a8_PORT_B_write_enable, XB1_ram_block3a8_clock_1, , , );
XB1_ram_block3a8_PORT_B_read_enable = VCC;
XB1_ram_block3a8_PORT_B_read_enable_reg = DFFE(XB1_ram_block3a8_PORT_B_read_enable, XB1_ram_block3a8_clock_1, , , );
XB1_ram_block3a8_clock_0 = CLOCK_50;
XB1_ram_block3a8_clock_1 = A1L62;
XB1_ram_block3a8_clock_enable_0 = !E1_data_address_reg[13];
XB1_ram_block3a8_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1_ram_block3a8_PORT_A_data_out = MEMORY(XB1_ram_block3a8_PORT_A_data_in_reg, XB1_ram_block3a8_PORT_B_data_in_reg, XB1_ram_block3a8_PORT_A_address_reg, XB1_ram_block3a8_PORT_B_address_reg, XB1_ram_block3a8_PORT_A_write_enable_reg, XB1_ram_block3a8_PORT_A_read_enable_reg, XB1_ram_block3a8_PORT_B_write_enable_reg, XB1_ram_block3a8_PORT_B_read_enable_reg, , , XB1_ram_block3a8_clock_0, XB1_ram_block3a8_clock_1, XB1_ram_block3a8_clock_enable_0, XB1_ram_block3a8_clock_enable_1, , , , );
XB1_ram_block3a8_PORT_A_data_out_reg = DFFE(XB1_ram_block3a8_PORT_A_data_out, XB1_ram_block3a8_clock_0, , , );
XB1_ram_block3a8 = XB1_ram_block3a8_PORT_A_data_out_reg[0];

--XB1M331 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|ram_block3a8~PORTBDATAOUT0
XB1M331_PORT_A_data_in = VCC;
XB1M331_PORT_A_data_in_reg = DFFE(XB1M331_PORT_A_data_in, XB1M331_clock_0, , , );
XB1M331_PORT_B_data_in = TB1_ram_rom_data_reg[8];
XB1M331_PORT_B_data_in_reg = DFFE(XB1M331_PORT_B_data_in, XB1M331_clock_1, , , );
XB1M331_PORT_A_address = BUS(E1_data_address_reg[0], E1_data_address_reg[1], E1_data_address_reg[2], E1_data_address_reg[3], E1_data_address_reg[4], E1_data_address_reg[5], E1_data_address_reg[6], E1_data_address_reg[7], E1_data_address_reg[8], E1_data_address_reg[9], E1_data_address_reg[10], E1_data_address_reg[11], E1_data_address_reg[12]);
XB1M331_PORT_A_address_reg = DFFE(XB1M331_PORT_A_address, XB1M331_clock_0, , , );
XB1M331_PORT_B_address = BUS(TB1_ram_rom_addr_reg[0], TB1_ram_rom_addr_reg[1], TB1_ram_rom_addr_reg[2], TB1_ram_rom_addr_reg[3], TB1_ram_rom_addr_reg[4], TB1_ram_rom_addr_reg[5], TB1_ram_rom_addr_reg[6], TB1_ram_rom_addr_reg[7], TB1_ram_rom_addr_reg[8], TB1_ram_rom_addr_reg[9], TB1_ram_rom_addr_reg[10], TB1_ram_rom_addr_reg[11], TB1_ram_rom_addr_reg[12]);
XB1M331_PORT_B_address_reg = DFFE(XB1M331_PORT_B_address, XB1M331_clock_1, , , );
XB1M331_PORT_A_write_enable = GND;
XB1M331_PORT_A_write_enable_reg = DFFE(XB1M331_PORT_A_write_enable, XB1M331_clock_0, , , );
XB1M331_PORT_A_read_enable = VCC;
XB1M331_PORT_A_read_enable_reg = DFFE(XB1M331_PORT_A_read_enable, XB1M331_clock_0, , , );
XB1M331_PORT_B_write_enable = YB2L1;
XB1M331_PORT_B_write_enable_reg = DFFE(XB1M331_PORT_B_write_enable, XB1M331_clock_1, , , );
XB1M331_PORT_B_read_enable = VCC;
XB1M331_PORT_B_read_enable_reg = DFFE(XB1M331_PORT_B_read_enable, XB1M331_clock_1, , , );
XB1M331_clock_0 = CLOCK_50;
XB1M331_clock_1 = A1L62;
XB1M331_clock_enable_0 = !E1_data_address_reg[13];
XB1M331_clock_enable_1 = !TB1_ram_rom_addr_reg[13];
XB1M331_PORT_B_data_out = MEMORY(XB1M331_PORT_A_data_in_reg, XB1M331_PORT_B_data_in_reg, XB1M331_PORT_A_address_reg, XB1M331_PORT_B_address_reg, XB1M331_PORT_A_write_enable_reg, XB1M331_PORT_A_read_enable_reg, XB1M331_PORT_B_write_enable_reg, XB1M331_PORT_B_read_enable_reg, , , XB1M331_clock_0, XB1M331_clock_1, XB1M331_clock_enable_0, XB1M331_clock_enable_1, , , , );
XB1M331 = XB1M331_PORT_B_data_out[0];


--HB3_q_b[15] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[15]_PORT_A_data_in = ZB1L8;
HB3_q_b[15]_PORT_A_data_in_reg = DFFE(HB3_q_b[15]_PORT_A_data_in, HB3_q_b[15]_clock_0, , , );
HB3_q_b[15]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[15]_PORT_A_address_reg = DFFE(HB3_q_b[15]_PORT_A_address, HB3_q_b[15]_clock_0, , , );
HB3_q_b[15]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[15]_PORT_B_address_reg = DFFE(HB3_q_b[15]_PORT_B_address, HB3_q_b[15]_clock_1, , , );
HB3_q_b[15]_PORT_A_write_enable = !AB1L65;
HB3_q_b[15]_PORT_A_write_enable_reg = DFFE(HB3_q_b[15]_PORT_A_write_enable, HB3_q_b[15]_clock_0, , , );
HB3_q_b[15]_PORT_B_read_enable = VCC;
HB3_q_b[15]_PORT_B_read_enable_reg = DFFE(HB3_q_b[15]_PORT_B_read_enable, HB3_q_b[15]_clock_1, , , );
HB3_q_b[15]_clock_0 = CLOCK_50;
HB3_q_b[15]_clock_1 = CLOCK_50;
HB3_q_b[15]_clock_enable_0 = !AB1L65;
HB3_q_b[15]_PORT_B_data_out = MEMORY(HB3_q_b[15]_PORT_A_data_in_reg, , HB3_q_b[15]_PORT_A_address_reg, HB3_q_b[15]_PORT_B_address_reg, HB3_q_b[15]_PORT_A_write_enable_reg, , , HB3_q_b[15]_PORT_B_read_enable_reg, , , HB3_q_b[15]_clock_0, HB3_q_b[15]_clock_1, HB3_q_b[15]_clock_enable_0, , , , , );
HB3_q_b[15] = HB3_q_b[15]_PORT_B_data_out[0];


--HB4_q_b[15] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[15]_PORT_A_data_in = ZB1L8;
HB4_q_b[15]_PORT_A_data_in_reg = DFFE(HB4_q_b[15]_PORT_A_data_in, HB4_q_b[15]_clock_0, , , );
HB4_q_b[15]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[15]_PORT_A_address_reg = DFFE(HB4_q_b[15]_PORT_A_address, HB4_q_b[15]_clock_0, , , );
HB4_q_b[15]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[15]_PORT_B_address_reg = DFFE(HB4_q_b[15]_PORT_B_address, HB4_q_b[15]_clock_1, , , );
HB4_q_b[15]_PORT_A_write_enable = !AB1L66;
HB4_q_b[15]_PORT_A_write_enable_reg = DFFE(HB4_q_b[15]_PORT_A_write_enable, HB4_q_b[15]_clock_0, , , );
HB4_q_b[15]_PORT_B_read_enable = VCC;
HB4_q_b[15]_PORT_B_read_enable_reg = DFFE(HB4_q_b[15]_PORT_B_read_enable, HB4_q_b[15]_clock_1, , , );
HB4_q_b[15]_clock_0 = CLOCK_50;
HB4_q_b[15]_clock_1 = CLOCK_50;
HB4_q_b[15]_clock_enable_0 = !AB1L66;
HB4_q_b[15]_PORT_B_data_out = MEMORY(HB4_q_b[15]_PORT_A_data_in_reg, , HB4_q_b[15]_PORT_A_address_reg, HB4_q_b[15]_PORT_B_address_reg, HB4_q_b[15]_PORT_A_write_enable_reg, , , HB4_q_b[15]_PORT_B_read_enable_reg, , , HB4_q_b[15]_clock_0, HB4_q_b[15]_clock_1, HB4_q_b[15]_clock_enable_0, , , , , );
HB4_q_b[15] = HB4_q_b[15]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[15] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]
--register power-up is low

AB1_data_out_shift_reg[15] = DFFEAS(AB1L103, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[14] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[14]_PORT_A_data_in = ZB1L7;
HB3_q_b[14]_PORT_A_data_in_reg = DFFE(HB3_q_b[14]_PORT_A_data_in, HB3_q_b[14]_clock_0, , , );
HB3_q_b[14]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[14]_PORT_A_address_reg = DFFE(HB3_q_b[14]_PORT_A_address, HB3_q_b[14]_clock_0, , , );
HB3_q_b[14]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[14]_PORT_B_address_reg = DFFE(HB3_q_b[14]_PORT_B_address, HB3_q_b[14]_clock_1, , , );
HB3_q_b[14]_PORT_A_write_enable = !AB1L65;
HB3_q_b[14]_PORT_A_write_enable_reg = DFFE(HB3_q_b[14]_PORT_A_write_enable, HB3_q_b[14]_clock_0, , , );
HB3_q_b[14]_PORT_B_read_enable = VCC;
HB3_q_b[14]_PORT_B_read_enable_reg = DFFE(HB3_q_b[14]_PORT_B_read_enable, HB3_q_b[14]_clock_1, , , );
HB3_q_b[14]_clock_0 = CLOCK_50;
HB3_q_b[14]_clock_1 = CLOCK_50;
HB3_q_b[14]_clock_enable_0 = !AB1L65;
HB3_q_b[14]_PORT_B_data_out = MEMORY(HB3_q_b[14]_PORT_A_data_in_reg, , HB3_q_b[14]_PORT_A_address_reg, HB3_q_b[14]_PORT_B_address_reg, HB3_q_b[14]_PORT_A_write_enable_reg, , , HB3_q_b[14]_PORT_B_read_enable_reg, , , HB3_q_b[14]_clock_0, HB3_q_b[14]_clock_1, HB3_q_b[14]_clock_enable_0, , , , , );
HB3_q_b[14] = HB3_q_b[14]_PORT_B_data_out[0];


--HB4_q_b[14] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[14]_PORT_A_data_in = ZB1L7;
HB4_q_b[14]_PORT_A_data_in_reg = DFFE(HB4_q_b[14]_PORT_A_data_in, HB4_q_b[14]_clock_0, , , );
HB4_q_b[14]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[14]_PORT_A_address_reg = DFFE(HB4_q_b[14]_PORT_A_address, HB4_q_b[14]_clock_0, , , );
HB4_q_b[14]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[14]_PORT_B_address_reg = DFFE(HB4_q_b[14]_PORT_B_address, HB4_q_b[14]_clock_1, , , );
HB4_q_b[14]_PORT_A_write_enable = !AB1L66;
HB4_q_b[14]_PORT_A_write_enable_reg = DFFE(HB4_q_b[14]_PORT_A_write_enable, HB4_q_b[14]_clock_0, , , );
HB4_q_b[14]_PORT_B_read_enable = VCC;
HB4_q_b[14]_PORT_B_read_enable_reg = DFFE(HB4_q_b[14]_PORT_B_read_enable, HB4_q_b[14]_clock_1, , , );
HB4_q_b[14]_clock_0 = CLOCK_50;
HB4_q_b[14]_clock_1 = CLOCK_50;
HB4_q_b[14]_clock_enable_0 = !AB1L66;
HB4_q_b[14]_PORT_B_data_out = MEMORY(HB4_q_b[14]_PORT_A_data_in_reg, , HB4_q_b[14]_PORT_A_address_reg, HB4_q_b[14]_PORT_B_address_reg, HB4_q_b[14]_PORT_A_write_enable_reg, , , HB4_q_b[14]_PORT_B_read_enable_reg, , , HB4_q_b[14]_clock_0, HB4_q_b[14]_clock_1, HB4_q_b[14]_clock_enable_0, , , , , );
HB4_q_b[14] = HB4_q_b[14]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[14] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]
--register power-up is low

AB1_data_out_shift_reg[14] = DFFEAS(AB1L104, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[13] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[13]_PORT_A_data_in = ZB1L6;
HB3_q_b[13]_PORT_A_data_in_reg = DFFE(HB3_q_b[13]_PORT_A_data_in, HB3_q_b[13]_clock_0, , , );
HB3_q_b[13]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[13]_PORT_A_address_reg = DFFE(HB3_q_b[13]_PORT_A_address, HB3_q_b[13]_clock_0, , , );
HB3_q_b[13]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[13]_PORT_B_address_reg = DFFE(HB3_q_b[13]_PORT_B_address, HB3_q_b[13]_clock_1, , , );
HB3_q_b[13]_PORT_A_write_enable = !AB1L65;
HB3_q_b[13]_PORT_A_write_enable_reg = DFFE(HB3_q_b[13]_PORT_A_write_enable, HB3_q_b[13]_clock_0, , , );
HB3_q_b[13]_PORT_B_read_enable = VCC;
HB3_q_b[13]_PORT_B_read_enable_reg = DFFE(HB3_q_b[13]_PORT_B_read_enable, HB3_q_b[13]_clock_1, , , );
HB3_q_b[13]_clock_0 = CLOCK_50;
HB3_q_b[13]_clock_1 = CLOCK_50;
HB3_q_b[13]_clock_enable_0 = !AB1L65;
HB3_q_b[13]_PORT_B_data_out = MEMORY(HB3_q_b[13]_PORT_A_data_in_reg, , HB3_q_b[13]_PORT_A_address_reg, HB3_q_b[13]_PORT_B_address_reg, HB3_q_b[13]_PORT_A_write_enable_reg, , , HB3_q_b[13]_PORT_B_read_enable_reg, , , HB3_q_b[13]_clock_0, HB3_q_b[13]_clock_1, HB3_q_b[13]_clock_enable_0, , , , , );
HB3_q_b[13] = HB3_q_b[13]_PORT_B_data_out[0];


--HB4_q_b[13] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[13]_PORT_A_data_in = ZB1L6;
HB4_q_b[13]_PORT_A_data_in_reg = DFFE(HB4_q_b[13]_PORT_A_data_in, HB4_q_b[13]_clock_0, , , );
HB4_q_b[13]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[13]_PORT_A_address_reg = DFFE(HB4_q_b[13]_PORT_A_address, HB4_q_b[13]_clock_0, , , );
HB4_q_b[13]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[13]_PORT_B_address_reg = DFFE(HB4_q_b[13]_PORT_B_address, HB4_q_b[13]_clock_1, , , );
HB4_q_b[13]_PORT_A_write_enable = !AB1L66;
HB4_q_b[13]_PORT_A_write_enable_reg = DFFE(HB4_q_b[13]_PORT_A_write_enable, HB4_q_b[13]_clock_0, , , );
HB4_q_b[13]_PORT_B_read_enable = VCC;
HB4_q_b[13]_PORT_B_read_enable_reg = DFFE(HB4_q_b[13]_PORT_B_read_enable, HB4_q_b[13]_clock_1, , , );
HB4_q_b[13]_clock_0 = CLOCK_50;
HB4_q_b[13]_clock_1 = CLOCK_50;
HB4_q_b[13]_clock_enable_0 = !AB1L66;
HB4_q_b[13]_PORT_B_data_out = MEMORY(HB4_q_b[13]_PORT_A_data_in_reg, , HB4_q_b[13]_PORT_A_address_reg, HB4_q_b[13]_PORT_B_address_reg, HB4_q_b[13]_PORT_A_write_enable_reg, , , HB4_q_b[13]_PORT_B_read_enable_reg, , , HB4_q_b[13]_clock_0, HB4_q_b[13]_clock_1, HB4_q_b[13]_clock_enable_0, , , , , );
HB4_q_b[13] = HB4_q_b[13]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[13] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]
--register power-up is low

AB1_data_out_shift_reg[13] = DFFEAS(AB1L105, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[12] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[12]_PORT_A_data_in = ZB1L5;
HB3_q_b[12]_PORT_A_data_in_reg = DFFE(HB3_q_b[12]_PORT_A_data_in, HB3_q_b[12]_clock_0, , , );
HB3_q_b[12]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[12]_PORT_A_address_reg = DFFE(HB3_q_b[12]_PORT_A_address, HB3_q_b[12]_clock_0, , , );
HB3_q_b[12]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[12]_PORT_B_address_reg = DFFE(HB3_q_b[12]_PORT_B_address, HB3_q_b[12]_clock_1, , , );
HB3_q_b[12]_PORT_A_write_enable = !AB1L65;
HB3_q_b[12]_PORT_A_write_enable_reg = DFFE(HB3_q_b[12]_PORT_A_write_enable, HB3_q_b[12]_clock_0, , , );
HB3_q_b[12]_PORT_B_read_enable = VCC;
HB3_q_b[12]_PORT_B_read_enable_reg = DFFE(HB3_q_b[12]_PORT_B_read_enable, HB3_q_b[12]_clock_1, , , );
HB3_q_b[12]_clock_0 = CLOCK_50;
HB3_q_b[12]_clock_1 = CLOCK_50;
HB3_q_b[12]_clock_enable_0 = !AB1L65;
HB3_q_b[12]_PORT_B_data_out = MEMORY(HB3_q_b[12]_PORT_A_data_in_reg, , HB3_q_b[12]_PORT_A_address_reg, HB3_q_b[12]_PORT_B_address_reg, HB3_q_b[12]_PORT_A_write_enable_reg, , , HB3_q_b[12]_PORT_B_read_enable_reg, , , HB3_q_b[12]_clock_0, HB3_q_b[12]_clock_1, HB3_q_b[12]_clock_enable_0, , , , , );
HB3_q_b[12] = HB3_q_b[12]_PORT_B_data_out[0];


--HB4_q_b[12] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[12]_PORT_A_data_in = ZB1L5;
HB4_q_b[12]_PORT_A_data_in_reg = DFFE(HB4_q_b[12]_PORT_A_data_in, HB4_q_b[12]_clock_0, , , );
HB4_q_b[12]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[12]_PORT_A_address_reg = DFFE(HB4_q_b[12]_PORT_A_address, HB4_q_b[12]_clock_0, , , );
HB4_q_b[12]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[12]_PORT_B_address_reg = DFFE(HB4_q_b[12]_PORT_B_address, HB4_q_b[12]_clock_1, , , );
HB4_q_b[12]_PORT_A_write_enable = !AB1L66;
HB4_q_b[12]_PORT_A_write_enable_reg = DFFE(HB4_q_b[12]_PORT_A_write_enable, HB4_q_b[12]_clock_0, , , );
HB4_q_b[12]_PORT_B_read_enable = VCC;
HB4_q_b[12]_PORT_B_read_enable_reg = DFFE(HB4_q_b[12]_PORT_B_read_enable, HB4_q_b[12]_clock_1, , , );
HB4_q_b[12]_clock_0 = CLOCK_50;
HB4_q_b[12]_clock_1 = CLOCK_50;
HB4_q_b[12]_clock_enable_0 = !AB1L66;
HB4_q_b[12]_PORT_B_data_out = MEMORY(HB4_q_b[12]_PORT_A_data_in_reg, , HB4_q_b[12]_PORT_A_address_reg, HB4_q_b[12]_PORT_B_address_reg, HB4_q_b[12]_PORT_A_write_enable_reg, , , HB4_q_b[12]_PORT_B_read_enable_reg, , , HB4_q_b[12]_clock_0, HB4_q_b[12]_clock_1, HB4_q_b[12]_clock_enable_0, , , , , );
HB4_q_b[12] = HB4_q_b[12]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[12] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]
--register power-up is low

AB1_data_out_shift_reg[12] = DFFEAS(AB1L106, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[11] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[11]_PORT_A_data_in = ZB1L4;
HB3_q_b[11]_PORT_A_data_in_reg = DFFE(HB3_q_b[11]_PORT_A_data_in, HB3_q_b[11]_clock_0, , , );
HB3_q_b[11]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[11]_PORT_A_address_reg = DFFE(HB3_q_b[11]_PORT_A_address, HB3_q_b[11]_clock_0, , , );
HB3_q_b[11]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[11]_PORT_B_address_reg = DFFE(HB3_q_b[11]_PORT_B_address, HB3_q_b[11]_clock_1, , , );
HB3_q_b[11]_PORT_A_write_enable = !AB1L65;
HB3_q_b[11]_PORT_A_write_enable_reg = DFFE(HB3_q_b[11]_PORT_A_write_enable, HB3_q_b[11]_clock_0, , , );
HB3_q_b[11]_PORT_B_read_enable = VCC;
HB3_q_b[11]_PORT_B_read_enable_reg = DFFE(HB3_q_b[11]_PORT_B_read_enable, HB3_q_b[11]_clock_1, , , );
HB3_q_b[11]_clock_0 = CLOCK_50;
HB3_q_b[11]_clock_1 = CLOCK_50;
HB3_q_b[11]_clock_enable_0 = !AB1L65;
HB3_q_b[11]_PORT_B_data_out = MEMORY(HB3_q_b[11]_PORT_A_data_in_reg, , HB3_q_b[11]_PORT_A_address_reg, HB3_q_b[11]_PORT_B_address_reg, HB3_q_b[11]_PORT_A_write_enable_reg, , , HB3_q_b[11]_PORT_B_read_enable_reg, , , HB3_q_b[11]_clock_0, HB3_q_b[11]_clock_1, HB3_q_b[11]_clock_enable_0, , , , , );
HB3_q_b[11] = HB3_q_b[11]_PORT_B_data_out[0];


--HB4_q_b[11] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[11]_PORT_A_data_in = ZB1L4;
HB4_q_b[11]_PORT_A_data_in_reg = DFFE(HB4_q_b[11]_PORT_A_data_in, HB4_q_b[11]_clock_0, , , );
HB4_q_b[11]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[11]_PORT_A_address_reg = DFFE(HB4_q_b[11]_PORT_A_address, HB4_q_b[11]_clock_0, , , );
HB4_q_b[11]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[11]_PORT_B_address_reg = DFFE(HB4_q_b[11]_PORT_B_address, HB4_q_b[11]_clock_1, , , );
HB4_q_b[11]_PORT_A_write_enable = !AB1L66;
HB4_q_b[11]_PORT_A_write_enable_reg = DFFE(HB4_q_b[11]_PORT_A_write_enable, HB4_q_b[11]_clock_0, , , );
HB4_q_b[11]_PORT_B_read_enable = VCC;
HB4_q_b[11]_PORT_B_read_enable_reg = DFFE(HB4_q_b[11]_PORT_B_read_enable, HB4_q_b[11]_clock_1, , , );
HB4_q_b[11]_clock_0 = CLOCK_50;
HB4_q_b[11]_clock_1 = CLOCK_50;
HB4_q_b[11]_clock_enable_0 = !AB1L66;
HB4_q_b[11]_PORT_B_data_out = MEMORY(HB4_q_b[11]_PORT_A_data_in_reg, , HB4_q_b[11]_PORT_A_address_reg, HB4_q_b[11]_PORT_B_address_reg, HB4_q_b[11]_PORT_A_write_enable_reg, , , HB4_q_b[11]_PORT_B_read_enable_reg, , , HB4_q_b[11]_clock_0, HB4_q_b[11]_clock_1, HB4_q_b[11]_clock_enable_0, , , , , );
HB4_q_b[11] = HB4_q_b[11]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[11] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]
--register power-up is low

AB1_data_out_shift_reg[11] = DFFEAS(AB1L107, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[10] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[10]_PORT_A_data_in = ZB1L3;
HB3_q_b[10]_PORT_A_data_in_reg = DFFE(HB3_q_b[10]_PORT_A_data_in, HB3_q_b[10]_clock_0, , , );
HB3_q_b[10]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[10]_PORT_A_address_reg = DFFE(HB3_q_b[10]_PORT_A_address, HB3_q_b[10]_clock_0, , , );
HB3_q_b[10]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[10]_PORT_B_address_reg = DFFE(HB3_q_b[10]_PORT_B_address, HB3_q_b[10]_clock_1, , , );
HB3_q_b[10]_PORT_A_write_enable = !AB1L65;
HB3_q_b[10]_PORT_A_write_enable_reg = DFFE(HB3_q_b[10]_PORT_A_write_enable, HB3_q_b[10]_clock_0, , , );
HB3_q_b[10]_PORT_B_read_enable = VCC;
HB3_q_b[10]_PORT_B_read_enable_reg = DFFE(HB3_q_b[10]_PORT_B_read_enable, HB3_q_b[10]_clock_1, , , );
HB3_q_b[10]_clock_0 = CLOCK_50;
HB3_q_b[10]_clock_1 = CLOCK_50;
HB3_q_b[10]_clock_enable_0 = !AB1L65;
HB3_q_b[10]_PORT_B_data_out = MEMORY(HB3_q_b[10]_PORT_A_data_in_reg, , HB3_q_b[10]_PORT_A_address_reg, HB3_q_b[10]_PORT_B_address_reg, HB3_q_b[10]_PORT_A_write_enable_reg, , , HB3_q_b[10]_PORT_B_read_enable_reg, , , HB3_q_b[10]_clock_0, HB3_q_b[10]_clock_1, HB3_q_b[10]_clock_enable_0, , , , , );
HB3_q_b[10] = HB3_q_b[10]_PORT_B_data_out[0];


--HB4_q_b[10] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[10]_PORT_A_data_in = ZB1L3;
HB4_q_b[10]_PORT_A_data_in_reg = DFFE(HB4_q_b[10]_PORT_A_data_in, HB4_q_b[10]_clock_0, , , );
HB4_q_b[10]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[10]_PORT_A_address_reg = DFFE(HB4_q_b[10]_PORT_A_address, HB4_q_b[10]_clock_0, , , );
HB4_q_b[10]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[10]_PORT_B_address_reg = DFFE(HB4_q_b[10]_PORT_B_address, HB4_q_b[10]_clock_1, , , );
HB4_q_b[10]_PORT_A_write_enable = !AB1L66;
HB4_q_b[10]_PORT_A_write_enable_reg = DFFE(HB4_q_b[10]_PORT_A_write_enable, HB4_q_b[10]_clock_0, , , );
HB4_q_b[10]_PORT_B_read_enable = VCC;
HB4_q_b[10]_PORT_B_read_enable_reg = DFFE(HB4_q_b[10]_PORT_B_read_enable, HB4_q_b[10]_clock_1, , , );
HB4_q_b[10]_clock_0 = CLOCK_50;
HB4_q_b[10]_clock_1 = CLOCK_50;
HB4_q_b[10]_clock_enable_0 = !AB1L66;
HB4_q_b[10]_PORT_B_data_out = MEMORY(HB4_q_b[10]_PORT_A_data_in_reg, , HB4_q_b[10]_PORT_A_address_reg, HB4_q_b[10]_PORT_B_address_reg, HB4_q_b[10]_PORT_A_write_enable_reg, , , HB4_q_b[10]_PORT_B_read_enable_reg, , , HB4_q_b[10]_clock_0, HB4_q_b[10]_clock_1, HB4_q_b[10]_clock_enable_0, , , , , );
HB4_q_b[10] = HB4_q_b[10]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[10] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]
--register power-up is low

AB1_data_out_shift_reg[10] = DFFEAS(AB1L108, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[9] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[9]_PORT_A_data_in = ZB1L2;
HB3_q_b[9]_PORT_A_data_in_reg = DFFE(HB3_q_b[9]_PORT_A_data_in, HB3_q_b[9]_clock_0, , , );
HB3_q_b[9]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[9]_PORT_A_address_reg = DFFE(HB3_q_b[9]_PORT_A_address, HB3_q_b[9]_clock_0, , , );
HB3_q_b[9]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[9]_PORT_B_address_reg = DFFE(HB3_q_b[9]_PORT_B_address, HB3_q_b[9]_clock_1, , , );
HB3_q_b[9]_PORT_A_write_enable = !AB1L65;
HB3_q_b[9]_PORT_A_write_enable_reg = DFFE(HB3_q_b[9]_PORT_A_write_enable, HB3_q_b[9]_clock_0, , , );
HB3_q_b[9]_PORT_B_read_enable = VCC;
HB3_q_b[9]_PORT_B_read_enable_reg = DFFE(HB3_q_b[9]_PORT_B_read_enable, HB3_q_b[9]_clock_1, , , );
HB3_q_b[9]_clock_0 = CLOCK_50;
HB3_q_b[9]_clock_1 = CLOCK_50;
HB3_q_b[9]_clock_enable_0 = !AB1L65;
HB3_q_b[9]_PORT_B_data_out = MEMORY(HB3_q_b[9]_PORT_A_data_in_reg, , HB3_q_b[9]_PORT_A_address_reg, HB3_q_b[9]_PORT_B_address_reg, HB3_q_b[9]_PORT_A_write_enable_reg, , , HB3_q_b[9]_PORT_B_read_enable_reg, , , HB3_q_b[9]_clock_0, HB3_q_b[9]_clock_1, HB3_q_b[9]_clock_enable_0, , , , , );
HB3_q_b[9] = HB3_q_b[9]_PORT_B_data_out[0];


--HB4_q_b[9] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[9]_PORT_A_data_in = ZB1L2;
HB4_q_b[9]_PORT_A_data_in_reg = DFFE(HB4_q_b[9]_PORT_A_data_in, HB4_q_b[9]_clock_0, , , );
HB4_q_b[9]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[9]_PORT_A_address_reg = DFFE(HB4_q_b[9]_PORT_A_address, HB4_q_b[9]_clock_0, , , );
HB4_q_b[9]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[9]_PORT_B_address_reg = DFFE(HB4_q_b[9]_PORT_B_address, HB4_q_b[9]_clock_1, , , );
HB4_q_b[9]_PORT_A_write_enable = !AB1L66;
HB4_q_b[9]_PORT_A_write_enable_reg = DFFE(HB4_q_b[9]_PORT_A_write_enable, HB4_q_b[9]_clock_0, , , );
HB4_q_b[9]_PORT_B_read_enable = VCC;
HB4_q_b[9]_PORT_B_read_enable_reg = DFFE(HB4_q_b[9]_PORT_B_read_enable, HB4_q_b[9]_clock_1, , , );
HB4_q_b[9]_clock_0 = CLOCK_50;
HB4_q_b[9]_clock_1 = CLOCK_50;
HB4_q_b[9]_clock_enable_0 = !AB1L66;
HB4_q_b[9]_PORT_B_data_out = MEMORY(HB4_q_b[9]_PORT_A_data_in_reg, , HB4_q_b[9]_PORT_A_address_reg, HB4_q_b[9]_PORT_B_address_reg, HB4_q_b[9]_PORT_A_write_enable_reg, , , HB4_q_b[9]_PORT_B_read_enable_reg, , , HB4_q_b[9]_clock_0, HB4_q_b[9]_clock_1, HB4_q_b[9]_clock_enable_0, , , , , );
HB4_q_b[9] = HB4_q_b[9]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[9] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]
--register power-up is low

AB1_data_out_shift_reg[9] = DFFEAS(AB1L109, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[8] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[8]_PORT_A_data_in = ZB1L1;
HB3_q_b[8]_PORT_A_data_in_reg = DFFE(HB3_q_b[8]_PORT_A_data_in, HB3_q_b[8]_clock_0, , , );
HB3_q_b[8]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[8]_PORT_A_address_reg = DFFE(HB3_q_b[8]_PORT_A_address, HB3_q_b[8]_clock_0, , , );
HB3_q_b[8]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[8]_PORT_B_address_reg = DFFE(HB3_q_b[8]_PORT_B_address, HB3_q_b[8]_clock_1, , , );
HB3_q_b[8]_PORT_A_write_enable = !AB1L65;
HB3_q_b[8]_PORT_A_write_enable_reg = DFFE(HB3_q_b[8]_PORT_A_write_enable, HB3_q_b[8]_clock_0, , , );
HB3_q_b[8]_PORT_B_read_enable = VCC;
HB3_q_b[8]_PORT_B_read_enable_reg = DFFE(HB3_q_b[8]_PORT_B_read_enable, HB3_q_b[8]_clock_1, , , );
HB3_q_b[8]_clock_0 = CLOCK_50;
HB3_q_b[8]_clock_1 = CLOCK_50;
HB3_q_b[8]_clock_enable_0 = !AB1L65;
HB3_q_b[8]_PORT_B_data_out = MEMORY(HB3_q_b[8]_PORT_A_data_in_reg, , HB3_q_b[8]_PORT_A_address_reg, HB3_q_b[8]_PORT_B_address_reg, HB3_q_b[8]_PORT_A_write_enable_reg, , , HB3_q_b[8]_PORT_B_read_enable_reg, , , HB3_q_b[8]_clock_0, HB3_q_b[8]_clock_1, HB3_q_b[8]_clock_enable_0, , , , , );
HB3_q_b[8] = HB3_q_b[8]_PORT_B_data_out[0];


--HB4_q_b[8] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[8]_PORT_A_data_in = ZB1L1;
HB4_q_b[8]_PORT_A_data_in_reg = DFFE(HB4_q_b[8]_PORT_A_data_in, HB4_q_b[8]_clock_0, , , );
HB4_q_b[8]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[8]_PORT_A_address_reg = DFFE(HB4_q_b[8]_PORT_A_address, HB4_q_b[8]_clock_0, , , );
HB4_q_b[8]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[8]_PORT_B_address_reg = DFFE(HB4_q_b[8]_PORT_B_address, HB4_q_b[8]_clock_1, , , );
HB4_q_b[8]_PORT_A_write_enable = !AB1L66;
HB4_q_b[8]_PORT_A_write_enable_reg = DFFE(HB4_q_b[8]_PORT_A_write_enable, HB4_q_b[8]_clock_0, , , );
HB4_q_b[8]_PORT_B_read_enable = VCC;
HB4_q_b[8]_PORT_B_read_enable_reg = DFFE(HB4_q_b[8]_PORT_B_read_enable, HB4_q_b[8]_clock_1, , , );
HB4_q_b[8]_clock_0 = CLOCK_50;
HB4_q_b[8]_clock_1 = CLOCK_50;
HB4_q_b[8]_clock_enable_0 = !AB1L66;
HB4_q_b[8]_PORT_B_data_out = MEMORY(HB4_q_b[8]_PORT_A_data_in_reg, , HB4_q_b[8]_PORT_A_address_reg, HB4_q_b[8]_PORT_B_address_reg, HB4_q_b[8]_PORT_A_write_enable_reg, , , HB4_q_b[8]_PORT_B_read_enable_reg, , , HB4_q_b[8]_clock_0, HB4_q_b[8]_clock_1, HB4_q_b[8]_clock_enable_0, , , , , );
HB4_q_b[8] = HB4_q_b[8]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[8] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]
--register power-up is low

AB1_data_out_shift_reg[8] = DFFEAS(AB1L110, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[7]_PORT_A_data_in = A1L80;
HB3_q_b[7]_PORT_A_data_in_reg = DFFE(HB3_q_b[7]_PORT_A_data_in, HB3_q_b[7]_clock_0, , , );
HB3_q_b[7]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[7]_PORT_A_address_reg = DFFE(HB3_q_b[7]_PORT_A_address, HB3_q_b[7]_clock_0, , , );
HB3_q_b[7]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[7]_PORT_B_address_reg = DFFE(HB3_q_b[7]_PORT_B_address, HB3_q_b[7]_clock_1, , , );
HB3_q_b[7]_PORT_A_write_enable = !AB1L65;
HB3_q_b[7]_PORT_A_write_enable_reg = DFFE(HB3_q_b[7]_PORT_A_write_enable, HB3_q_b[7]_clock_0, , , );
HB3_q_b[7]_PORT_B_read_enable = VCC;
HB3_q_b[7]_PORT_B_read_enable_reg = DFFE(HB3_q_b[7]_PORT_B_read_enable, HB3_q_b[7]_clock_1, , , );
HB3_q_b[7]_clock_0 = CLOCK_50;
HB3_q_b[7]_clock_1 = CLOCK_50;
HB3_q_b[7]_clock_enable_0 = !AB1L65;
HB3_q_b[7]_PORT_B_data_out = MEMORY(HB3_q_b[7]_PORT_A_data_in_reg, , HB3_q_b[7]_PORT_A_address_reg, HB3_q_b[7]_PORT_B_address_reg, HB3_q_b[7]_PORT_A_write_enable_reg, , , HB3_q_b[7]_PORT_B_read_enable_reg, , , HB3_q_b[7]_clock_0, HB3_q_b[7]_clock_1, HB3_q_b[7]_clock_enable_0, , , , , );
HB3_q_b[7] = HB3_q_b[7]_PORT_B_data_out[0];


--HB4_q_b[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[7]_PORT_A_data_in = A1L80;
HB4_q_b[7]_PORT_A_data_in_reg = DFFE(HB4_q_b[7]_PORT_A_data_in, HB4_q_b[7]_clock_0, , , );
HB4_q_b[7]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[7]_PORT_A_address_reg = DFFE(HB4_q_b[7]_PORT_A_address, HB4_q_b[7]_clock_0, , , );
HB4_q_b[7]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[7]_PORT_B_address_reg = DFFE(HB4_q_b[7]_PORT_B_address, HB4_q_b[7]_clock_1, , , );
HB4_q_b[7]_PORT_A_write_enable = !AB1L66;
HB4_q_b[7]_PORT_A_write_enable_reg = DFFE(HB4_q_b[7]_PORT_A_write_enable, HB4_q_b[7]_clock_0, , , );
HB4_q_b[7]_PORT_B_read_enable = VCC;
HB4_q_b[7]_PORT_B_read_enable_reg = DFFE(HB4_q_b[7]_PORT_B_read_enable, HB4_q_b[7]_clock_1, , , );
HB4_q_b[7]_clock_0 = CLOCK_50;
HB4_q_b[7]_clock_1 = CLOCK_50;
HB4_q_b[7]_clock_enable_0 = !AB1L66;
HB4_q_b[7]_PORT_B_data_out = MEMORY(HB4_q_b[7]_PORT_A_data_in_reg, , HB4_q_b[7]_PORT_A_address_reg, HB4_q_b[7]_PORT_B_address_reg, HB4_q_b[7]_PORT_A_write_enable_reg, , , HB4_q_b[7]_PORT_B_read_enable_reg, , , HB4_q_b[7]_clock_0, HB4_q_b[7]_clock_1, HB4_q_b[7]_clock_enable_0, , , , , );
HB4_q_b[7] = HB4_q_b[7]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[7] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]
--register power-up is low

AB1_data_out_shift_reg[7] = DFFEAS(AB1L111, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[6]_PORT_A_data_in = A1L80;
HB3_q_b[6]_PORT_A_data_in_reg = DFFE(HB3_q_b[6]_PORT_A_data_in, HB3_q_b[6]_clock_0, , , );
HB3_q_b[6]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[6]_PORT_A_address_reg = DFFE(HB3_q_b[6]_PORT_A_address, HB3_q_b[6]_clock_0, , , );
HB3_q_b[6]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[6]_PORT_B_address_reg = DFFE(HB3_q_b[6]_PORT_B_address, HB3_q_b[6]_clock_1, , , );
HB3_q_b[6]_PORT_A_write_enable = !AB1L65;
HB3_q_b[6]_PORT_A_write_enable_reg = DFFE(HB3_q_b[6]_PORT_A_write_enable, HB3_q_b[6]_clock_0, , , );
HB3_q_b[6]_PORT_B_read_enable = VCC;
HB3_q_b[6]_PORT_B_read_enable_reg = DFFE(HB3_q_b[6]_PORT_B_read_enable, HB3_q_b[6]_clock_1, , , );
HB3_q_b[6]_clock_0 = CLOCK_50;
HB3_q_b[6]_clock_1 = CLOCK_50;
HB3_q_b[6]_clock_enable_0 = !AB1L65;
HB3_q_b[6]_PORT_B_data_out = MEMORY(HB3_q_b[6]_PORT_A_data_in_reg, , HB3_q_b[6]_PORT_A_address_reg, HB3_q_b[6]_PORT_B_address_reg, HB3_q_b[6]_PORT_A_write_enable_reg, , , HB3_q_b[6]_PORT_B_read_enable_reg, , , HB3_q_b[6]_clock_0, HB3_q_b[6]_clock_1, HB3_q_b[6]_clock_enable_0, , , , , );
HB3_q_b[6] = HB3_q_b[6]_PORT_B_data_out[0];


--HB4_q_b[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[6]_PORT_A_data_in = A1L80;
HB4_q_b[6]_PORT_A_data_in_reg = DFFE(HB4_q_b[6]_PORT_A_data_in, HB4_q_b[6]_clock_0, , , );
HB4_q_b[6]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[6]_PORT_A_address_reg = DFFE(HB4_q_b[6]_PORT_A_address, HB4_q_b[6]_clock_0, , , );
HB4_q_b[6]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[6]_PORT_B_address_reg = DFFE(HB4_q_b[6]_PORT_B_address, HB4_q_b[6]_clock_1, , , );
HB4_q_b[6]_PORT_A_write_enable = !AB1L66;
HB4_q_b[6]_PORT_A_write_enable_reg = DFFE(HB4_q_b[6]_PORT_A_write_enable, HB4_q_b[6]_clock_0, , , );
HB4_q_b[6]_PORT_B_read_enable = VCC;
HB4_q_b[6]_PORT_B_read_enable_reg = DFFE(HB4_q_b[6]_PORT_B_read_enable, HB4_q_b[6]_clock_1, , , );
HB4_q_b[6]_clock_0 = CLOCK_50;
HB4_q_b[6]_clock_1 = CLOCK_50;
HB4_q_b[6]_clock_enable_0 = !AB1L66;
HB4_q_b[6]_PORT_B_data_out = MEMORY(HB4_q_b[6]_PORT_A_data_in_reg, , HB4_q_b[6]_PORT_A_address_reg, HB4_q_b[6]_PORT_B_address_reg, HB4_q_b[6]_PORT_A_write_enable_reg, , , HB4_q_b[6]_PORT_B_read_enable_reg, , , HB4_q_b[6]_clock_0, HB4_q_b[6]_clock_1, HB4_q_b[6]_clock_enable_0, , , , , );
HB4_q_b[6] = HB4_q_b[6]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]
--register power-up is low

AB1_data_out_shift_reg[6] = DFFEAS(AB1L112, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[5]_PORT_A_data_in = A1L80;
HB3_q_b[5]_PORT_A_data_in_reg = DFFE(HB3_q_b[5]_PORT_A_data_in, HB3_q_b[5]_clock_0, , , );
HB3_q_b[5]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[5]_PORT_A_address_reg = DFFE(HB3_q_b[5]_PORT_A_address, HB3_q_b[5]_clock_0, , , );
HB3_q_b[5]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[5]_PORT_B_address_reg = DFFE(HB3_q_b[5]_PORT_B_address, HB3_q_b[5]_clock_1, , , );
HB3_q_b[5]_PORT_A_write_enable = !AB1L65;
HB3_q_b[5]_PORT_A_write_enable_reg = DFFE(HB3_q_b[5]_PORT_A_write_enable, HB3_q_b[5]_clock_0, , , );
HB3_q_b[5]_PORT_B_read_enable = VCC;
HB3_q_b[5]_PORT_B_read_enable_reg = DFFE(HB3_q_b[5]_PORT_B_read_enable, HB3_q_b[5]_clock_1, , , );
HB3_q_b[5]_clock_0 = CLOCK_50;
HB3_q_b[5]_clock_1 = CLOCK_50;
HB3_q_b[5]_clock_enable_0 = !AB1L65;
HB3_q_b[5]_PORT_B_data_out = MEMORY(HB3_q_b[5]_PORT_A_data_in_reg, , HB3_q_b[5]_PORT_A_address_reg, HB3_q_b[5]_PORT_B_address_reg, HB3_q_b[5]_PORT_A_write_enable_reg, , , HB3_q_b[5]_PORT_B_read_enable_reg, , , HB3_q_b[5]_clock_0, HB3_q_b[5]_clock_1, HB3_q_b[5]_clock_enable_0, , , , , );
HB3_q_b[5] = HB3_q_b[5]_PORT_B_data_out[0];


--HB4_q_b[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[5]_PORT_A_data_in = A1L80;
HB4_q_b[5]_PORT_A_data_in_reg = DFFE(HB4_q_b[5]_PORT_A_data_in, HB4_q_b[5]_clock_0, , , );
HB4_q_b[5]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[5]_PORT_A_address_reg = DFFE(HB4_q_b[5]_PORT_A_address, HB4_q_b[5]_clock_0, , , );
HB4_q_b[5]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[5]_PORT_B_address_reg = DFFE(HB4_q_b[5]_PORT_B_address, HB4_q_b[5]_clock_1, , , );
HB4_q_b[5]_PORT_A_write_enable = !AB1L66;
HB4_q_b[5]_PORT_A_write_enable_reg = DFFE(HB4_q_b[5]_PORT_A_write_enable, HB4_q_b[5]_clock_0, , , );
HB4_q_b[5]_PORT_B_read_enable = VCC;
HB4_q_b[5]_PORT_B_read_enable_reg = DFFE(HB4_q_b[5]_PORT_B_read_enable, HB4_q_b[5]_clock_1, , , );
HB4_q_b[5]_clock_0 = CLOCK_50;
HB4_q_b[5]_clock_1 = CLOCK_50;
HB4_q_b[5]_clock_enable_0 = !AB1L66;
HB4_q_b[5]_PORT_B_data_out = MEMORY(HB4_q_b[5]_PORT_A_data_in_reg, , HB4_q_b[5]_PORT_A_address_reg, HB4_q_b[5]_PORT_B_address_reg, HB4_q_b[5]_PORT_A_write_enable_reg, , , HB4_q_b[5]_PORT_B_read_enable_reg, , , HB4_q_b[5]_clock_0, HB4_q_b[5]_clock_1, HB4_q_b[5]_clock_enable_0, , , , , );
HB4_q_b[5] = HB4_q_b[5]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]
--register power-up is low

AB1_data_out_shift_reg[5] = DFFEAS(AB1L113, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[4]_PORT_A_data_in = A1L80;
HB3_q_b[4]_PORT_A_data_in_reg = DFFE(HB3_q_b[4]_PORT_A_data_in, HB3_q_b[4]_clock_0, , , );
HB3_q_b[4]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[4]_PORT_A_address_reg = DFFE(HB3_q_b[4]_PORT_A_address, HB3_q_b[4]_clock_0, , , );
HB3_q_b[4]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[4]_PORT_B_address_reg = DFFE(HB3_q_b[4]_PORT_B_address, HB3_q_b[4]_clock_1, , , );
HB3_q_b[4]_PORT_A_write_enable = !AB1L65;
HB3_q_b[4]_PORT_A_write_enable_reg = DFFE(HB3_q_b[4]_PORT_A_write_enable, HB3_q_b[4]_clock_0, , , );
HB3_q_b[4]_PORT_B_read_enable = VCC;
HB3_q_b[4]_PORT_B_read_enable_reg = DFFE(HB3_q_b[4]_PORT_B_read_enable, HB3_q_b[4]_clock_1, , , );
HB3_q_b[4]_clock_0 = CLOCK_50;
HB3_q_b[4]_clock_1 = CLOCK_50;
HB3_q_b[4]_clock_enable_0 = !AB1L65;
HB3_q_b[4]_PORT_B_data_out = MEMORY(HB3_q_b[4]_PORT_A_data_in_reg, , HB3_q_b[4]_PORT_A_address_reg, HB3_q_b[4]_PORT_B_address_reg, HB3_q_b[4]_PORT_A_write_enable_reg, , , HB3_q_b[4]_PORT_B_read_enable_reg, , , HB3_q_b[4]_clock_0, HB3_q_b[4]_clock_1, HB3_q_b[4]_clock_enable_0, , , , , );
HB3_q_b[4] = HB3_q_b[4]_PORT_B_data_out[0];


--HB4_q_b[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[4]_PORT_A_data_in = A1L80;
HB4_q_b[4]_PORT_A_data_in_reg = DFFE(HB4_q_b[4]_PORT_A_data_in, HB4_q_b[4]_clock_0, , , );
HB4_q_b[4]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[4]_PORT_A_address_reg = DFFE(HB4_q_b[4]_PORT_A_address, HB4_q_b[4]_clock_0, , , );
HB4_q_b[4]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[4]_PORT_B_address_reg = DFFE(HB4_q_b[4]_PORT_B_address, HB4_q_b[4]_clock_1, , , );
HB4_q_b[4]_PORT_A_write_enable = !AB1L66;
HB4_q_b[4]_PORT_A_write_enable_reg = DFFE(HB4_q_b[4]_PORT_A_write_enable, HB4_q_b[4]_clock_0, , , );
HB4_q_b[4]_PORT_B_read_enable = VCC;
HB4_q_b[4]_PORT_B_read_enable_reg = DFFE(HB4_q_b[4]_PORT_B_read_enable, HB4_q_b[4]_clock_1, , , );
HB4_q_b[4]_clock_0 = CLOCK_50;
HB4_q_b[4]_clock_1 = CLOCK_50;
HB4_q_b[4]_clock_enable_0 = !AB1L66;
HB4_q_b[4]_PORT_B_data_out = MEMORY(HB4_q_b[4]_PORT_A_data_in_reg, , HB4_q_b[4]_PORT_A_address_reg, HB4_q_b[4]_PORT_B_address_reg, HB4_q_b[4]_PORT_A_write_enable_reg, , , HB4_q_b[4]_PORT_B_read_enable_reg, , , HB4_q_b[4]_clock_0, HB4_q_b[4]_clock_1, HB4_q_b[4]_clock_enable_0, , , , , );
HB4_q_b[4] = HB4_q_b[4]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]
--register power-up is low

AB1_data_out_shift_reg[4] = DFFEAS(AB1L114, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[3]_PORT_A_data_in = A1L80;
HB3_q_b[3]_PORT_A_data_in_reg = DFFE(HB3_q_b[3]_PORT_A_data_in, HB3_q_b[3]_clock_0, , , );
HB3_q_b[3]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[3]_PORT_A_address_reg = DFFE(HB3_q_b[3]_PORT_A_address, HB3_q_b[3]_clock_0, , , );
HB3_q_b[3]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[3]_PORT_B_address_reg = DFFE(HB3_q_b[3]_PORT_B_address, HB3_q_b[3]_clock_1, , , );
HB3_q_b[3]_PORT_A_write_enable = !AB1L65;
HB3_q_b[3]_PORT_A_write_enable_reg = DFFE(HB3_q_b[3]_PORT_A_write_enable, HB3_q_b[3]_clock_0, , , );
HB3_q_b[3]_PORT_B_read_enable = VCC;
HB3_q_b[3]_PORT_B_read_enable_reg = DFFE(HB3_q_b[3]_PORT_B_read_enable, HB3_q_b[3]_clock_1, , , );
HB3_q_b[3]_clock_0 = CLOCK_50;
HB3_q_b[3]_clock_1 = CLOCK_50;
HB3_q_b[3]_clock_enable_0 = !AB1L65;
HB3_q_b[3]_PORT_B_data_out = MEMORY(HB3_q_b[3]_PORT_A_data_in_reg, , HB3_q_b[3]_PORT_A_address_reg, HB3_q_b[3]_PORT_B_address_reg, HB3_q_b[3]_PORT_A_write_enable_reg, , , HB3_q_b[3]_PORT_B_read_enable_reg, , , HB3_q_b[3]_clock_0, HB3_q_b[3]_clock_1, HB3_q_b[3]_clock_enable_0, , , , , );
HB3_q_b[3] = HB3_q_b[3]_PORT_B_data_out[0];


--HB4_q_b[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[3]_PORT_A_data_in = A1L80;
HB4_q_b[3]_PORT_A_data_in_reg = DFFE(HB4_q_b[3]_PORT_A_data_in, HB4_q_b[3]_clock_0, , , );
HB4_q_b[3]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[3]_PORT_A_address_reg = DFFE(HB4_q_b[3]_PORT_A_address, HB4_q_b[3]_clock_0, , , );
HB4_q_b[3]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[3]_PORT_B_address_reg = DFFE(HB4_q_b[3]_PORT_B_address, HB4_q_b[3]_clock_1, , , );
HB4_q_b[3]_PORT_A_write_enable = !AB1L66;
HB4_q_b[3]_PORT_A_write_enable_reg = DFFE(HB4_q_b[3]_PORT_A_write_enable, HB4_q_b[3]_clock_0, , , );
HB4_q_b[3]_PORT_B_read_enable = VCC;
HB4_q_b[3]_PORT_B_read_enable_reg = DFFE(HB4_q_b[3]_PORT_B_read_enable, HB4_q_b[3]_clock_1, , , );
HB4_q_b[3]_clock_0 = CLOCK_50;
HB4_q_b[3]_clock_1 = CLOCK_50;
HB4_q_b[3]_clock_enable_0 = !AB1L66;
HB4_q_b[3]_PORT_B_data_out = MEMORY(HB4_q_b[3]_PORT_A_data_in_reg, , HB4_q_b[3]_PORT_A_address_reg, HB4_q_b[3]_PORT_B_address_reg, HB4_q_b[3]_PORT_A_write_enable_reg, , , HB4_q_b[3]_PORT_B_read_enable_reg, , , HB4_q_b[3]_clock_0, HB4_q_b[3]_clock_1, HB4_q_b[3]_clock_enable_0, , , , , );
HB4_q_b[3] = HB4_q_b[3]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]
--register power-up is low

AB1_data_out_shift_reg[3] = DFFEAS(AB1L115, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[2]_PORT_A_data_in = A1L80;
HB3_q_b[2]_PORT_A_data_in_reg = DFFE(HB3_q_b[2]_PORT_A_data_in, HB3_q_b[2]_clock_0, , , );
HB3_q_b[2]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[2]_PORT_A_address_reg = DFFE(HB3_q_b[2]_PORT_A_address, HB3_q_b[2]_clock_0, , , );
HB3_q_b[2]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[2]_PORT_B_address_reg = DFFE(HB3_q_b[2]_PORT_B_address, HB3_q_b[2]_clock_1, , , );
HB3_q_b[2]_PORT_A_write_enable = !AB1L65;
HB3_q_b[2]_PORT_A_write_enable_reg = DFFE(HB3_q_b[2]_PORT_A_write_enable, HB3_q_b[2]_clock_0, , , );
HB3_q_b[2]_PORT_B_read_enable = VCC;
HB3_q_b[2]_PORT_B_read_enable_reg = DFFE(HB3_q_b[2]_PORT_B_read_enable, HB3_q_b[2]_clock_1, , , );
HB3_q_b[2]_clock_0 = CLOCK_50;
HB3_q_b[2]_clock_1 = CLOCK_50;
HB3_q_b[2]_clock_enable_0 = !AB1L65;
HB3_q_b[2]_PORT_B_data_out = MEMORY(HB3_q_b[2]_PORT_A_data_in_reg, , HB3_q_b[2]_PORT_A_address_reg, HB3_q_b[2]_PORT_B_address_reg, HB3_q_b[2]_PORT_A_write_enable_reg, , , HB3_q_b[2]_PORT_B_read_enable_reg, , , HB3_q_b[2]_clock_0, HB3_q_b[2]_clock_1, HB3_q_b[2]_clock_enable_0, , , , , );
HB3_q_b[2] = HB3_q_b[2]_PORT_B_data_out[0];


--HB4_q_b[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[2]_PORT_A_data_in = A1L80;
HB4_q_b[2]_PORT_A_data_in_reg = DFFE(HB4_q_b[2]_PORT_A_data_in, HB4_q_b[2]_clock_0, , , );
HB4_q_b[2]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[2]_PORT_A_address_reg = DFFE(HB4_q_b[2]_PORT_A_address, HB4_q_b[2]_clock_0, , , );
HB4_q_b[2]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[2]_PORT_B_address_reg = DFFE(HB4_q_b[2]_PORT_B_address, HB4_q_b[2]_clock_1, , , );
HB4_q_b[2]_PORT_A_write_enable = !AB1L66;
HB4_q_b[2]_PORT_A_write_enable_reg = DFFE(HB4_q_b[2]_PORT_A_write_enable, HB4_q_b[2]_clock_0, , , );
HB4_q_b[2]_PORT_B_read_enable = VCC;
HB4_q_b[2]_PORT_B_read_enable_reg = DFFE(HB4_q_b[2]_PORT_B_read_enable, HB4_q_b[2]_clock_1, , , );
HB4_q_b[2]_clock_0 = CLOCK_50;
HB4_q_b[2]_clock_1 = CLOCK_50;
HB4_q_b[2]_clock_enable_0 = !AB1L66;
HB4_q_b[2]_PORT_B_data_out = MEMORY(HB4_q_b[2]_PORT_A_data_in_reg, , HB4_q_b[2]_PORT_A_address_reg, HB4_q_b[2]_PORT_B_address_reg, HB4_q_b[2]_PORT_A_write_enable_reg, , , HB4_q_b[2]_PORT_B_read_enable_reg, , , HB4_q_b[2]_clock_0, HB4_q_b[2]_clock_1, HB4_q_b[2]_clock_enable_0, , , , , );
HB4_q_b[2] = HB4_q_b[2]_PORT_B_data_out[0];


--AB1_data_out_shift_reg[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]
--register power-up is low

AB1_data_out_shift_reg[2] = DFFEAS(AB1L116, CLOCK_50,  ,  , AB1L82,  ,  , AB1L81,  );


--HB3_q_b[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[1]_PORT_A_data_in = A1L80;
HB3_q_b[1]_PORT_A_data_in_reg = DFFE(HB3_q_b[1]_PORT_A_data_in, HB3_q_b[1]_clock_0, , , );
HB3_q_b[1]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[1]_PORT_A_address_reg = DFFE(HB3_q_b[1]_PORT_A_address, HB3_q_b[1]_clock_0, , , );
HB3_q_b[1]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[1]_PORT_B_address_reg = DFFE(HB3_q_b[1]_PORT_B_address, HB3_q_b[1]_clock_1, , , );
HB3_q_b[1]_PORT_A_write_enable = !AB1L65;
HB3_q_b[1]_PORT_A_write_enable_reg = DFFE(HB3_q_b[1]_PORT_A_write_enable, HB3_q_b[1]_clock_0, , , );
HB3_q_b[1]_PORT_B_read_enable = VCC;
HB3_q_b[1]_PORT_B_read_enable_reg = DFFE(HB3_q_b[1]_PORT_B_read_enable, HB3_q_b[1]_clock_1, , , );
HB3_q_b[1]_clock_0 = CLOCK_50;
HB3_q_b[1]_clock_1 = CLOCK_50;
HB3_q_b[1]_clock_enable_0 = !AB1L65;
HB3_q_b[1]_PORT_B_data_out = MEMORY(HB3_q_b[1]_PORT_A_data_in_reg, , HB3_q_b[1]_PORT_A_address_reg, HB3_q_b[1]_PORT_B_address_reg, HB3_q_b[1]_PORT_A_write_enable_reg, , , HB3_q_b[1]_PORT_B_read_enable_reg, , , HB3_q_b[1]_clock_0, HB3_q_b[1]_clock_1, HB3_q_b[1]_clock_enable_0, , , , , );
HB3_q_b[1] = HB3_q_b[1]_PORT_B_data_out[0];


--HB4_q_b[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[1]_PORT_A_data_in = A1L80;
HB4_q_b[1]_PORT_A_data_in_reg = DFFE(HB4_q_b[1]_PORT_A_data_in, HB4_q_b[1]_clock_0, , , );
HB4_q_b[1]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[1]_PORT_A_address_reg = DFFE(HB4_q_b[1]_PORT_A_address, HB4_q_b[1]_clock_0, , , );
HB4_q_b[1]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[1]_PORT_B_address_reg = DFFE(HB4_q_b[1]_PORT_B_address, HB4_q_b[1]_clock_1, , , );
HB4_q_b[1]_PORT_A_write_enable = !AB1L66;
HB4_q_b[1]_PORT_A_write_enable_reg = DFFE(HB4_q_b[1]_PORT_A_write_enable, HB4_q_b[1]_clock_0, , , );
HB4_q_b[1]_PORT_B_read_enable = VCC;
HB4_q_b[1]_PORT_B_read_enable_reg = DFFE(HB4_q_b[1]_PORT_B_read_enable, HB4_q_b[1]_clock_1, , , );
HB4_q_b[1]_clock_0 = CLOCK_50;
HB4_q_b[1]_clock_1 = CLOCK_50;
HB4_q_b[1]_clock_enable_0 = !AB1L66;
HB4_q_b[1]_PORT_B_data_out = MEMORY(HB4_q_b[1]_PORT_A_data_in_reg, , HB4_q_b[1]_PORT_A_address_reg, HB4_q_b[1]_PORT_B_address_reg, HB4_q_b[1]_PORT_A_write_enable_reg, , , HB4_q_b[1]_PORT_B_read_enable_reg, , , HB4_q_b[1]_clock_0, HB4_q_b[1]_clock_1, HB4_q_b[1]_clock_enable_0, , , , , );
HB4_q_b[1] = HB4_q_b[1]_PORT_B_data_out[0];


--HB3_q_b[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB3_q_b[0]_PORT_A_data_in = A1L80;
HB3_q_b[0]_PORT_A_data_in_reg = DFFE(HB3_q_b[0]_PORT_A_data_in, HB3_q_b[0]_clock_0, , , );
HB3_q_b[0]_PORT_A_address = BUS(LB3_counter_reg_bit[0], LB3_counter_reg_bit[1], LB3_counter_reg_bit[2], LB3_counter_reg_bit[3], LB3_counter_reg_bit[4], LB3_counter_reg_bit[5], LB3_counter_reg_bit[6]);
HB3_q_b[0]_PORT_A_address_reg = DFFE(HB3_q_b[0]_PORT_A_address, HB3_q_b[0]_clock_0, , , );
HB3_q_b[0]_PORT_B_address = BUS(FB3L23, FB3L24, FB3L25, FB3L26, FB3L27, FB3L28, FB3L29);
HB3_q_b[0]_PORT_B_address_reg = DFFE(HB3_q_b[0]_PORT_B_address, HB3_q_b[0]_clock_1, , , );
HB3_q_b[0]_PORT_A_write_enable = !AB1L65;
HB3_q_b[0]_PORT_A_write_enable_reg = DFFE(HB3_q_b[0]_PORT_A_write_enable, HB3_q_b[0]_clock_0, , , );
HB3_q_b[0]_PORT_B_read_enable = VCC;
HB3_q_b[0]_PORT_B_read_enable_reg = DFFE(HB3_q_b[0]_PORT_B_read_enable, HB3_q_b[0]_clock_1, , , );
HB3_q_b[0]_clock_0 = CLOCK_50;
HB3_q_b[0]_clock_1 = CLOCK_50;
HB3_q_b[0]_clock_enable_0 = !AB1L65;
HB3_q_b[0]_PORT_B_data_out = MEMORY(HB3_q_b[0]_PORT_A_data_in_reg, , HB3_q_b[0]_PORT_A_address_reg, HB3_q_b[0]_PORT_B_address_reg, HB3_q_b[0]_PORT_A_write_enable_reg, , , HB3_q_b[0]_PORT_B_read_enable_reg, , , HB3_q_b[0]_clock_0, HB3_q_b[0]_clock_1, HB3_q_b[0]_clock_enable_0, , , , , );
HB3_q_b[0] = HB3_q_b[0]_PORT_B_data_out[0];


--HB4_q_b[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 128, Port A Width: 1, Port B Depth: 128, Port B Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 24, Port B Logical Depth: 128, Port B Logical Width: 24
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
HB4_q_b[0]_PORT_A_data_in = A1L80;
HB4_q_b[0]_PORT_A_data_in_reg = DFFE(HB4_q_b[0]_PORT_A_data_in, HB4_q_b[0]_clock_0, , , );
HB4_q_b[0]_PORT_A_address = BUS(LB4_counter_reg_bit[0], LB4_counter_reg_bit[1], LB4_counter_reg_bit[2], LB4_counter_reg_bit[3], LB4_counter_reg_bit[4], LB4_counter_reg_bit[5], LB4_counter_reg_bit[6]);
HB4_q_b[0]_PORT_A_address_reg = DFFE(HB4_q_b[0]_PORT_A_address, HB4_q_b[0]_clock_0, , , );
HB4_q_b[0]_PORT_B_address = BUS(FB4L23, FB4L24, FB4L25, FB4L26, FB4L27, FB4L28, FB4L29);
HB4_q_b[0]_PORT_B_address_reg = DFFE(HB4_q_b[0]_PORT_B_address, HB4_q_b[0]_clock_1, , , );
HB4_q_b[0]_PORT_A_write_enable = !AB1L66;
HB4_q_b[0]_PORT_A_write_enable_reg = DFFE(HB4_q_b[0]_PORT_A_write_enable, HB4_q_b[0]_clock_0, , , );
HB4_q_b[0]_PORT_B_read_enable = VCC;
HB4_q_b[0]_PORT_B_read_enable_reg = DFFE(HB4_q_b[0]_PORT_B_read_enable, HB4_q_b[0]_clock_1, , , );
HB4_q_b[0]_clock_0 = CLOCK_50;
HB4_q_b[0]_clock_1 = CLOCK_50;
HB4_q_b[0]_clock_enable_0 = !AB1L66;
HB4_q_b[0]_PORT_B_data_out = MEMORY(HB4_q_b[0]_PORT_A_data_in_reg, , HB4_q_b[0]_PORT_A_address_reg, HB4_q_b[0]_PORT_B_address_reg, HB4_q_b[0]_PORT_A_write_enable_reg, , , HB4_q_b[0]_PORT_B_read_enable_reg, , , HB4_q_b[0]_clock_0, HB4_q_b[0]_clock_1, HB4_q_b[0]_clock_enable_0, , , , , );
HB4_q_b[0] = HB4_q_b[0]_PORT_B_data_out[0];


--V1L31 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~25
V1L31 = ( !V1_rom_address_counter[5] & ( ((!V1_rom_address_counter[4] & (V1L20)) # (V1_rom_address_counter[4] & (((V1L21))))) ) ) # ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[4] & (V1L22 & (V1_rom_address_counter[3]))) # (V1_rom_address_counter[4] & ((((V1L23))))) ) );


--V1L35 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~29
V1L35 = ( !V1_rom_address_counter[5] & ( ((!V1_rom_address_counter[4] & (V1L16)) # (V1_rom_address_counter[4] & (((V1L17))))) ) ) # ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[4] & ((((V1L18))))) # (V1_rom_address_counter[4] & (!V1L19 & (!V1_rom_address_counter[3]))) ) );


--V1L72 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~14
V1L72 = ( !V1_rom_address_counter[5] & ( ((V1L60 & ((!V1_rom_address_counter[3] & (V1L13)) # (V1_rom_address_counter[3] & ((V1L12)))))) # (V1L67) ) ) # ( V1_rom_address_counter[5] & ( (((!V1L14 & (V1L60 & !V1_rom_address_counter[3]))) # (V1L67)) ) );


--X1L18 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector6~0
X1L18 = ( !V1_transfer_data & ( (!W1_middle_of_low_level & ((((W1_middle_of_high_level & X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT))))) # (W1_middle_of_low_level & ((((W1_middle_of_high_level & X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT)) # (X1_s_i2c_transceiver.I2C_STATE_2_START_BIT)) # (X1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK))) ) ) # ( V1_transfer_data & ( ((!X1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & (((W1_middle_of_high_level & X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT)))) # (X1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & (((W1_middle_of_high_level & X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT)) # (W1_middle_of_low_level)))) # (X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) ) );


--S1L27 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7
S1L27 = AMPP_FUNCTION(!S1_word_counter[4], !S1_word_counter[3], !S1_WORD_SR[2], !A1L60, !A1L59, !A1L65, !S1L23);


--TB2L1 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~0
TB2L1 = AMPP_FUNCTION(!A1L15, !TB2_ram_rom_data_reg[0], !S2_WORD_SR[0], !A1L19, !A1L14, !TB2_bypass_reg_out, !A1L16);


--TB1L1 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~0
TB1L1 = AMPP_FUNCTION(!A1L42, !TB1_ram_rom_data_reg[0], !S1_WORD_SR[0], !A1L46, !A1L41, !TB1_bypass_reg_out, !A1L43);


--AUD_ADCDAT is AUD_ADCDAT
AUD_ADCDAT = INPUT();


--FPGA_I2C_SCLK is FPGA_I2C_SCLK
FPGA_I2C_SCLK = OUTPUT(W1_new_clk);


--AUD_DACDAT is AUD_DACDAT
AUD_DACDAT = OUTPUT(AB1_serial_audio_out_data);


--AUD_XCK is AUD_XCK
AUD_XCK = OUTPUT(CC1_clk[0]);


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(E1_inst_addr[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(E1_inst_addr[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(E1_inst_addr[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(E1_inst_addr[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(E1_inst_addr[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(A1L80);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(A1L80);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(A1L80);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(A1L80);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(A1L80);


--A1L61 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir
A1L61 = INPUT();


--A1L47 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_
A1L47 = INPUT();


--A1L48 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_
A1L48 = INPUT();


--A1L49 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_
A1L49 = OUTPUT(TB1_is_in_use_reg);


--A1L50 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_
A1L50 = OUTPUT(TB1_ir_loaded_address_reg[0]);


--A1L51 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_
A1L51 = OUTPUT(TB1_ir_loaded_address_reg[1]);


--A1L52 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_
A1L52 = OUTPUT(TB1_ir_loaded_address_reg[2]);


--A1L53 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_
A1L53 = OUTPUT(TB1_ir_loaded_address_reg[3]);


--A1L54 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_
A1L54 = OUTPUT(TB1_ir_loaded_address_reg[4]);


--A1L55 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_
A1L55 = OUTPUT(TB1_ir_loaded_address_reg[5]);


--A1L56 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_
A1L56 = OUTPUT(TB1_ir_loaded_address_reg[6]);


--A1L64 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_tdo
A1L64 = OUTPUT(TB1L1);


--A1L34 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir
A1L34 = INPUT();


--A1L20 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_in_6_
A1L20 = INPUT();


--A1L21 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_in_7_
A1L21 = INPUT();


--A1L22 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_
A1L22 = OUTPUT(TB2_is_in_use_reg);


--A1L23 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_
A1L23 = OUTPUT(TB2_ir_loaded_address_reg[0]);


--A1L24 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_
A1L24 = OUTPUT(TB2_ir_loaded_address_reg[1]);


--A1L25 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_
A1L25 = OUTPUT(TB2_ir_loaded_address_reg[2]);


--A1L26 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_
A1L26 = OUTPUT(TB2_ir_loaded_address_reg[3]);


--A1L27 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_out_5_
A1L27 = OUTPUT(TB2_ir_loaded_address_reg[4]);


--A1L28 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_out_6_
A1L28 = OUTPUT(A1L80);


--A1L29 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_out_7_
A1L29 = OUTPUT(A1L80);


--A1L37 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_tdo
A1L37 = OUTPUT(TB2L1);


--FPGA_I2C_SDAT is FPGA_I2C_SDAT
FPGA_I2C_SDAT = BIDIR(A1L11);


--A1L11 is FPGA_I2C_SDAT~output
A1L11 = OUTPUT_BUFFER.O(.I(X1L5), .OE(X1L40), , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , );


--E1_inst_addr[0] is dj_roomba_3000:dj_roomba|inst_addr[0]
--register power-up is low

E1_inst_addr[0] = DFFEAS(E1L109, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_inst_addr[1] is dj_roomba_3000:dj_roomba|inst_addr[1]
--register power-up is low

E1_inst_addr[1] = DFFEAS(E1L111, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_inst_addr[2] is dj_roomba_3000:dj_roomba|inst_addr[2]
--register power-up is low

E1_inst_addr[2] = DFFEAS(E1L113, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_inst_addr[3] is dj_roomba_3000:dj_roomba|inst_addr[3]
--register power-up is low

E1_inst_addr[3] = DFFEAS(E1L115, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1_inst_addr[4] is dj_roomba_3000:dj_roomba|inst_addr[4]
--register power-up is low

E1_inst_addr[4] = DFFEAS(E1L117, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--TB1_ir_loaded_address_reg[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--register power-up is low

TB1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L62, TB1_ram_rom_addr_reg[0], !TB1L73, TB1L74);


--TB1_ir_loaded_address_reg[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--register power-up is low

TB1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L62, TB1_ram_rom_addr_reg[1], !TB1L73, TB1L74);


--TB1_ir_loaded_address_reg[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--register power-up is low

TB1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L62, TB1_ram_rom_addr_reg[2], !TB1L73, TB1L74);


--TB1_ir_loaded_address_reg[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--register power-up is low

TB1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L62, TB1_ram_rom_addr_reg[3], !TB1L73, TB1L74);


--TB1_ir_loaded_address_reg[4] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]
--register power-up is low

TB1_ir_loaded_address_reg[4] = AMPP_FUNCTION(A1L62, TB1_ram_rom_addr_reg[4], !TB1L73, TB1L74);


--TB1_ir_loaded_address_reg[5] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]
--register power-up is low

TB1_ir_loaded_address_reg[5] = AMPP_FUNCTION(A1L62, TB1_ram_rom_addr_reg[5], !TB1L73, TB1L74);


--TB1_ir_loaded_address_reg[6] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]
--register power-up is low

TB1_ir_loaded_address_reg[6] = AMPP_FUNCTION(A1L62, TB1_ram_rom_addr_reg[6], !TB1L73, TB1L74);


--S1_WORD_SR[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--register power-up is low

S1_WORD_SR[0] = AMPP_FUNCTION(A1L62, S1L22, S1L18);


--A1L41 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_
A1L41 = INPUT();


--TB1_bypass_reg_out is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--register power-up is low

TB1_bypass_reg_out = AMPP_FUNCTION(A1L62, TB1L62, !A1L39);


--A1L46 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_
A1L46 = INPUT();


--A1L42 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_
A1L42 = INPUT();


--A1L43 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_
A1L43 = INPUT();


--TB1_ram_rom_data_reg[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--register power-up is low

TB1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L62, TB1L113, TB1L108);


--TB2_is_in_use_reg is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--register power-up is low

TB2_is_in_use_reg = AMPP_FUNCTION(A1L35, TB2L16, !A1L12);


--TB2_ir_loaded_address_reg[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--register power-up is low

TB2_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L35, TB2_ram_rom_addr_reg[0], !TB2L17, A1L17);


--TB2_ir_loaded_address_reg[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--register power-up is low

TB2_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L35, TB2_ram_rom_addr_reg[1], !TB2L17, A1L17);


--TB2_ir_loaded_address_reg[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--register power-up is low

TB2_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L35, TB2_ram_rom_addr_reg[2], !TB2L17, A1L17);


--TB2_ir_loaded_address_reg[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--register power-up is low

TB2_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L35, TB2_ram_rom_addr_reg[3], !TB2L17, A1L17);


--TB2_ir_loaded_address_reg[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]
--register power-up is low

TB2_ir_loaded_address_reg[4] = AMPP_FUNCTION(A1L35, TB2_ram_rom_addr_reg[4], !TB2L17, A1L17);


--S2_WORD_SR[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--register power-up is low

S2_WORD_SR[0] = AMPP_FUNCTION(A1L35, S2L22, S2L19);


--A1L14 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_
A1L14 = INPUT();


--TB2_bypass_reg_out is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--register power-up is low

TB2_bypass_reg_out = AMPP_FUNCTION(A1L35, TB2L7, !A1L12);


--A1L19 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_in_5_
A1L19 = INPUT();


--A1L15 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_
A1L15 = INPUT();


--A1L16 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_
A1L16 = INPUT();


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--CLOCK2_50 is CLOCK2_50
CLOCK2_50 = INPUT();


--MB1_edge is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|edge
--register power-up is low

MB1_edge = DFFEAS(MB1L2, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--E1L109 is dj_roomba_3000:dj_roomba|inst_addr[0]~0
E1L109 = !E1_inst_addr[0] $ (!MB1_edge);


--E1L111 is dj_roomba_3000:dj_roomba|inst_addr[1]~1
E1L111 = !E1_inst_addr[1] $ (((!E1_inst_addr[0]) # (!MB1_edge)));


--E1L113 is dj_roomba_3000:dj_roomba|inst_addr[2]~2
E1L113 = !E1_inst_addr[2] $ (((!E1_inst_addr[0]) # ((!E1_inst_addr[1]) # (!MB1_edge))));


--E1L115 is dj_roomba_3000:dj_roomba|inst_addr[3]~3
E1L115 = ( MB1_edge & ( !E1_inst_addr[3] $ (((!E1_inst_addr[0]) # ((!E1_inst_addr[1]) # (!E1_inst_addr[2])))) ) ) # ( !MB1_edge & ( E1_inst_addr[3] ) );


--E1L117 is dj_roomba_3000:dj_roomba|inst_addr[4]~4
E1L117 = ( E1_inst_addr[4] & ( MB1_edge & ( (!E1_inst_addr[0]) # ((!E1_inst_addr[1]) # ((!E1_inst_addr[2]) # (!E1_inst_addr[3]))) ) ) ) # ( !E1_inst_addr[4] & ( MB1_edge & ( (E1_inst_addr[0] & (E1_inst_addr[1] & (E1_inst_addr[2] & E1_inst_addr[3]))) ) ) ) # ( E1_inst_addr[4] & ( !MB1_edge ) );


--A1L62 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_raw_tck
A1L62 = INPUT();


--A1L45 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_
A1L45 = INPUT();


--TB1L72 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0
TB1L72 = AMPP_FUNCTION(!TB1_is_in_use_reg, !A1L45);


--A1L39 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_clr
A1L39 = INPUT();


--TB1L73 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0
TB1L73 = AMPP_FUNCTION(!A1L41, !A1L45);


--A1L58 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr
A1L58 = INPUT();


--A1L44 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_
A1L44 = INPUT();


--A1L65 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_usr1
A1L65 = INPUT();


--A1L40 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_ena
A1L40 = INPUT();


--TB1L74 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1
TB1L74 = AMPP_FUNCTION(!A1L58, !A1L44, !A1L65, !A1L40);


--S1_WORD_SR[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--register power-up is low

S1_WORD_SR[1] = AMPP_FUNCTION(A1L62, S1L27, S1L18);


--A1L60 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr
A1L60 = INPUT();


--A1L59 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr
A1L59 = INPUT();


--S1_word_counter[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--register power-up is low

S1_word_counter[1] = AMPP_FUNCTION(A1L62, S1L10, S1L5);


--S1_word_counter[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--register power-up is low

S1_word_counter[3] = AMPP_FUNCTION(A1L62, S1L11, S1L5);


--S1_word_counter[4] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--register power-up is low

S1_word_counter[4] = AMPP_FUNCTION(A1L62, S1L12, S1L5);


--S1_word_counter[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--register power-up is low

S1_word_counter[0] = AMPP_FUNCTION(A1L62, S1L13, S1L5);


--S1_word_counter[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--register power-up is low

S1_word_counter[2] = AMPP_FUNCTION(A1L62, S1L14, S1L5);


--S1L21 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0
S1L21 = AMPP_FUNCTION(!S1_word_counter[1], !S1_word_counter[3], !S1_word_counter[4], !S1_word_counter[0], !S1_word_counter[2]);


--S1L22 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1
S1L22 = AMPP_FUNCTION(!A1L65, !S1_WORD_SR[1], !A1L60, !A1L59, !S1L21);


--A1L57 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr
A1L57 = INPUT();


--S1L18 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~2
S1L18 = AMPP_FUNCTION(!A1L65, !A1L40, !A1L60, !A1L59, !A1L57);


--A1L63 is jtag.bp.dj_roomba_u_rom_data_inst_altsyncram_component_auto_generated_mgl_prim2_tdi
A1L63 = INPUT();


--TB1L62 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0
TB1L62 = AMPP_FUNCTION(!TB1_bypass_reg_out, !A1L40, !A1L63);


--TB1_ram_rom_data_shift_cntr_reg[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
--register power-up is low

TB1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L62, TB1L133, !A1L44);


--TB1_ram_rom_data_shift_cntr_reg[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
--register power-up is low

TB1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L62, TB1L137, !A1L44);


--TB1_ram_rom_data_shift_cntr_reg[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
--register power-up is low

TB1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L62, TB1L135, !A1L44);


--TB1_ram_rom_data_shift_cntr_reg[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
--register power-up is low

TB1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L62, TB1L131, !A1L44);


--TB1L75 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2
TB1L75 = AMPP_FUNCTION(!A1L42, !A1L44, !TB1_ram_rom_data_shift_cntr_reg[1], !TB1_ram_rom_data_shift_cntr_reg[3], !TB1_ram_rom_data_shift_cntr_reg[2], !TB1_ram_rom_data_shift_cntr_reg[0]);


--TB1_ram_rom_data_reg[1] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--register power-up is low

TB1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L62, TB1L114, TB1L108);


--XB1_address_reg_b[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|address_reg_b[0]
--register power-up is low

XB1_address_reg_b[0] = DFFEAS(TB1_ram_rom_addr_reg[13], A1L62,  ,  ,  ,  ,  ,  ,  );


--TB1L113 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0
TB1L113 = AMPP_FUNCTION(!TB1L75, !TB1_ram_rom_data_reg[1], !XB1M619, !XB1_address_reg_b[0], !XB1M43);


--TB1L107 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1
TB1L107 = AMPP_FUNCTION(!A1L42, !A1L43, !A1L65, !A1L40, !A1L59);


--TB1L108 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~2
TB1L108 = AMPP_FUNCTION(!TB1L75, !TB1L107);


--A1L18 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_
A1L18 = INPUT();


--TB2L16 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0
TB2L16 = AMPP_FUNCTION(!TB2_is_in_use_reg, !A1L14, !A1L18);


--A1L35 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_raw_tck
A1L35 = INPUT();


--A1L12 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_clr
A1L12 = INPUT();


--TB2_ram_rom_addr_reg[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
--register power-up is low

TB2_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L35, TB2L27, !A1L14, TB2L26);


--TB2L17 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0
TB2L17 = AMPP_FUNCTION(!A1L14, !A1L18);


--A1L17 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_
A1L17 = INPUT();


--TB2_ram_rom_addr_reg[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
--register power-up is low

TB2_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L35, TB2L28, !A1L14, TB2L26);


--TB2_ram_rom_addr_reg[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
--register power-up is low

TB2_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L35, TB2L29, !A1L14, TB2L26);


--TB2_ram_rom_addr_reg[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
--register power-up is low

TB2_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L35, TB2L30, !A1L14, TB2L26);


--TB2_ram_rom_addr_reg[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
--register power-up is low

TB2_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L35, TB2L31, !A1L14, TB2L26);


--S2_WORD_SR[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--register power-up is low

S2_WORD_SR[1] = AMPP_FUNCTION(A1L35, S2L24, S2L19);


--A1L38 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_usr1
A1L38 = INPUT();


--A1L33 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr
A1L33 = INPUT();


--A1L32 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr
A1L32 = INPUT();


--S2_word_counter[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--register power-up is low

S2_word_counter[3] = AMPP_FUNCTION(A1L35, S2L10, S2L7);


--S2_word_counter[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--register power-up is low

S2_word_counter[1] = AMPP_FUNCTION(A1L35, S2L11, S2L7);


--S2_word_counter[4] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--register power-up is low

S2_word_counter[4] = AMPP_FUNCTION(A1L35, S2L12, S2L7);


--S2_word_counter[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--register power-up is low

S2_word_counter[0] = AMPP_FUNCTION(A1L35, S2L13, S2L7);


--S2_word_counter[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--register power-up is low

S2_word_counter[2] = AMPP_FUNCTION(A1L35, S2L14, S2L7);


--S2L21 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0
S2L21 = AMPP_FUNCTION(!S2_word_counter[3], !S2_word_counter[1], !S2_word_counter[4], !S2_word_counter[0], !S2_word_counter[2]);


--S2L22 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1
S2L22 = AMPP_FUNCTION(!S2_WORD_SR[1], !A1L38, !A1L33, !A1L32, !S2L21);


--A1L30 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr
A1L30 = INPUT();


--A1L13 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_ena
A1L13 = INPUT();


--S2L19 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~2
S2L19 = AMPP_FUNCTION(!A1L38, !A1L33, !A1L32, !A1L30, !A1L13);


--A1L36 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_tdi
A1L36 = INPUT();


--TB2L7 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0
TB2L7 = AMPP_FUNCTION(!TB2_bypass_reg_out, !A1L13, !A1L36);


--TB2_ram_rom_data_shift_cntr_reg[1] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
--register power-up is low

TB2_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L35, TB2L47, !A1L17);


--TB2_ram_rom_data_shift_cntr_reg[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
--register power-up is low

TB2_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L35, TB2L49, !A1L17);


--TB2_ram_rom_data_shift_cntr_reg[0] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
--register power-up is low

TB2_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L35, TB2L45, !A1L17);


--TB2L18 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1
TB2L18 = AMPP_FUNCTION(!A1L15, !A1L17, !TB2_ram_rom_data_shift_cntr_reg[1], !TB2_ram_rom_data_shift_cntr_reg[2], !TB2_ram_rom_data_shift_cntr_reg[0]);


--TB2L40 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~0
TB2L40 = AMPP_FUNCTION(!A1L15, !A1L16, !A1L38, !A1L32, !A1L13);


--TB2L41 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1
TB2L41 = AMPP_FUNCTION(!A1L15, !A1L17, !TB2_ram_rom_data_shift_cntr_reg[1], !TB2_ram_rom_data_shift_cntr_reg[2], !TB2_ram_rom_data_shift_cntr_reg[0], !TB2L40);


--X1_s_i2c_transceiver.I2C_STATE_0_IDLE is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE
--register power-up is low

X1_s_i2c_transceiver.I2C_STATE_0_IDLE = DFFEAS(X1L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--W1L52 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]~0
W1L52 = (!KEY[0]) # ((X1_s_i2c_transceiver.I2C_STATE_0_IDLE & !X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE));


--Y3_cur_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk
--register power-up is low

Y3_cur_test_clk = DFFEAS(AUD_DACLRCK, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3_empty_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff
--register power-up is low

FB3_empty_dff = DFFEAS(FB3L5, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4_empty_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff
--register power-up is low

FB4_empty_dff = DFFEAS(FB4L5, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y3_last_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk
--register power-up is low

Y3_last_test_clk = DFFEAS(Y3_cur_test_clk, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1_read_left_channel is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_left_channel
AB1_read_left_channel = ( D1_done_dac_channel_sync & ( (Y3_cur_test_clk & (FB3_empty_dff & (FB4_empty_dff & !Y3_last_test_clk))) ) );


--AB1L132 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_right_channel~0
AB1L132 = (!Y3_cur_test_clk & (Y3_last_test_clk & (D1_done_dac_channel_sync & AB1_left_channel_was_read)));


--AB1L94 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~0
AB1L94 = ( AB1_data_out_shift_reg[23] & ( (!AB1_read_left_channel & (((!AB1L132) # (HB4_q_b[23])))) # (AB1_read_left_channel & (HB3_q_b[23])) ) ) # ( !AB1_data_out_shift_reg[23] & ( (!AB1_read_left_channel & (((HB4_q_b[23] & AB1L132)))) # (AB1_read_left_channel & (HB3_q_b[23])) ) );


--AB1L131 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|read_left_channel~0
AB1L131 = (Y3_cur_test_clk & (FB3_empty_dff & FB4_empty_dff));


--AB1L81 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]~1
AB1L81 = ( AB1L131 & ( AB1_left_channel_was_read & ( !KEY[0] ) ) ) # ( !AB1L131 & ( AB1_left_channel_was_read & ( (!KEY[0]) # ((Y3_cur_test_clk & (!Y3_last_test_clk & D1_done_dac_channel_sync))) ) ) ) # ( AB1L131 & ( !AB1_left_channel_was_read & ( !KEY[0] ) ) ) # ( !AB1L131 & ( !AB1_left_channel_was_read & ( (!KEY[0]) # ((D1_done_dac_channel_sync & (!Y3_cur_test_clk $ (!Y3_last_test_clk)))) ) ) );


--Y1_last_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|last_test_clk
--register power-up is low

Y1_last_test_clk = DFFEAS(Y1_cur_test_clk, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y1_cur_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk
--register power-up is low

Y1_cur_test_clk = DFFEAS(AUD_BCLK, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1L82 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]~2
AB1L82 = ( Y1_last_test_clk & ( Y1_cur_test_clk & ( (!KEY[0]) # ((D1_done_dac_channel_sync & (!Y3_cur_test_clk $ (!Y3_last_test_clk)))) ) ) ) # ( !Y1_last_test_clk & ( Y1_cur_test_clk & ( (!KEY[0]) # ((D1_done_dac_channel_sync & (!Y3_cur_test_clk $ (!Y3_last_test_clk)))) ) ) ) # ( Y1_last_test_clk & ( !Y1_cur_test_clk ) ) # ( !Y1_last_test_clk & ( !Y1_cur_test_clk & ( (!KEY[0]) # ((D1_done_dac_channel_sync & (!Y3_cur_test_clk $ (!Y3_last_test_clk)))) ) ) );


--MB1_input_z is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|input_z
--register power-up is low

MB1_input_z = DFFEAS(KEY[1], CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--MB1_input_zz is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|input_zz
--register power-up is low

MB1_input_zz = DFFEAS(MB1_input_z, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--MB1L2 is dj_roomba_3000:dj_roomba|rising_edge_synchronizer:exeEdge|edge~0
MB1L2 = (!MB1_input_z & MB1_input_zz);


--TB1L76 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3
TB1L76 = AMPP_FUNCTION(!A1L44, !A1L65, !A1L40, !A1L59);


--TB1L82 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~0
TB1L82 = AMPP_FUNCTION(!A1L43, !A1L44, !A1L65, !A1L40, !A1L60, !A1L59);


--TB1L83 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~1
TB1L83 = AMPP_FUNCTION(!A1L42, !TB1_ram_rom_data_shift_cntr_reg[1], !TB1_ram_rom_data_shift_cntr_reg[3], !TB1_ram_rom_data_shift_cntr_reg[2], !TB1_ram_rom_data_shift_cntr_reg[0], !TB1L82);


--S1_WORD_SR[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--register power-up is low

S1_WORD_SR[2] = AMPP_FUNCTION(A1L62, S1L25, S1L18);


--S1L23 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3
S1L23 = AMPP_FUNCTION(!S1_word_counter[1], !S1_word_counter[0], !S1_word_counter[2]);


--S1L2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0
S1L2 = AMPP_FUNCTION(!S1_word_counter[1], !S1_word_counter[3], !S1_word_counter[4], !S1_word_counter[0], !S1_word_counter[2]);


--S1L10 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0
S1L10 = AMPP_FUNCTION(!A1L65, !A1L60, !S1_word_counter[1], !S1_word_counter[0], !S1L2);


--S1L5 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~1
S1L5 = AMPP_FUNCTION(!A1L65, !A1L40, !A1L60, !A1L59, !A1L57);


--S1_clear_signal is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal
S1_clear_signal = AMPP_FUNCTION(!A1L65, !A1L60);


--S1L11 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2
S1L11 = AMPP_FUNCTION(!S1_clear_signal, !S1_word_counter[1], !S1_word_counter[3], !S1_word_counter[0], !S1_word_counter[2]);


--S1L12 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3
S1L12 = AMPP_FUNCTION(!S1_clear_signal, !S1_word_counter[1], !S1_word_counter[3], !S1_word_counter[4], !S1_word_counter[0], !S1_word_counter[2]);


--S1L13 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4
S1L13 = AMPP_FUNCTION(!A1L65, !A1L60, !S1_word_counter[0], !S1L2);


--S1L14 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5
S1L14 = AMPP_FUNCTION(!S1_clear_signal, !S1_word_counter[1], !S1_word_counter[3], !S1_word_counter[4], !S1_word_counter[0], !S1_word_counter[2]);


--TB1L133 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0
TB1L133 = AMPP_FUNCTION(!TB1_ram_rom_data_shift_cntr_reg[1], !TB1_ram_rom_data_shift_cntr_reg[3], !TB1_ram_rom_data_shift_cntr_reg[2], !TB1_ram_rom_data_shift_cntr_reg[0], !TB1L107);


--TB1L137 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~1
TB1L137 = AMPP_FUNCTION(!TB1_ram_rom_data_shift_cntr_reg[1], !TB1_ram_rom_data_shift_cntr_reg[3], !TB1_ram_rom_data_shift_cntr_reg[2], !TB1_ram_rom_data_shift_cntr_reg[0], !TB1L107);


--TB1L135 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~2
TB1L135 = AMPP_FUNCTION(!TB1_ram_rom_data_shift_cntr_reg[1], !TB1_ram_rom_data_shift_cntr_reg[3], !TB1_ram_rom_data_shift_cntr_reg[2], !TB1_ram_rom_data_shift_cntr_reg[0], !TB1L107);


--TB1L131 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~3
TB1L131 = AMPP_FUNCTION(!TB1_ram_rom_data_shift_cntr_reg[1], !TB1_ram_rom_data_shift_cntr_reg[3], !TB1_ram_rom_data_shift_cntr_reg[2], !TB1_ram_rom_data_shift_cntr_reg[0], !TB1L107);


--TB1_ram_rom_data_reg[2] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--register power-up is low

TB1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L62, TB1L115, TB1L108);


--TB1L114 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3
TB1L114 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[2], !XB1M655, !XB1M79);


--YB2L2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|decode_5la:decode5|eq_node[1]~0
YB2L2 = ( TB1_ram_rom_addr_reg[13] & ( (A1L43 & (A1L58 & (!A1L65 & A1L40))) ) );


--E1_data_address_reg[13] is dj_roomba_3000:dj_roomba|data_address_reg[13]
--register power-up is low

E1_data_address_reg[13] = DFFEAS(E1_data_address[13], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[0] is dj_roomba_3000:dj_roomba|data_address_reg[0]
--register power-up is low

E1_data_address_reg[0] = DFFEAS(E1_data_address[0], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[1] is dj_roomba_3000:dj_roomba|data_address_reg[1]
--register power-up is low

E1_data_address_reg[1] = DFFEAS(E1_data_address[1], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[2] is dj_roomba_3000:dj_roomba|data_address_reg[2]
--register power-up is low

E1_data_address_reg[2] = DFFEAS(E1_data_address[2], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[3] is dj_roomba_3000:dj_roomba|data_address_reg[3]
--register power-up is low

E1_data_address_reg[3] = DFFEAS(E1_data_address[3], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[4] is dj_roomba_3000:dj_roomba|data_address_reg[4]
--register power-up is low

E1_data_address_reg[4] = DFFEAS(E1_data_address[4], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[5] is dj_roomba_3000:dj_roomba|data_address_reg[5]
--register power-up is low

E1_data_address_reg[5] = DFFEAS(E1_data_address[5], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[6] is dj_roomba_3000:dj_roomba|data_address_reg[6]
--register power-up is low

E1_data_address_reg[6] = DFFEAS(E1_data_address[6], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[7] is dj_roomba_3000:dj_roomba|data_address_reg[7]
--register power-up is low

E1_data_address_reg[7] = DFFEAS(E1_data_address[7], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[8] is dj_roomba_3000:dj_roomba|data_address_reg[8]
--register power-up is low

E1_data_address_reg[8] = DFFEAS(E1_data_address[8], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[9] is dj_roomba_3000:dj_roomba|data_address_reg[9]
--register power-up is low

E1_data_address_reg[9] = DFFEAS(E1_data_address[9], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[10] is dj_roomba_3000:dj_roomba|data_address_reg[10]
--register power-up is low

E1_data_address_reg[10] = DFFEAS(E1_data_address[10], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[11] is dj_roomba_3000:dj_roomba|data_address_reg[11]
--register power-up is low

E1_data_address_reg[11] = DFFEAS(E1_data_address[11], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--E1_data_address_reg[12] is dj_roomba_3000:dj_roomba|data_address_reg[12]
--register power-up is low

E1_data_address_reg[12] = DFFEAS(E1_data_address[12], CLOCK_50, KEY[0],  , G1_output,  ,  ,  ,  );


--YB2L1 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|decode_5la:decode5|eq_node[0]~1
YB2L1 = ( !TB1_ram_rom_addr_reg[13] & ( (A1L43 & (A1L58 & (!A1L65 & A1L40))) ) );


--TB2L27 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~0
TB2L27 = AMPP_FUNCTION(!TB2_ram_rom_addr_reg[0], !A1L17, !TB2_ram_rom_addr_reg[1], !A1L38, !A1L32, !A1L13);


--TB2L19 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2
TB2L19 = AMPP_FUNCTION(!A1L17, !A1L38, !A1L32, !A1L13);


--TB2L50 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0
TB2L50 = AMPP_FUNCTION(!A1L16, !A1L38, !A1L33, !A1L13);


--TB2L26 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~1
TB2L26 = AMPP_FUNCTION(!A1L15, !TB2_ram_rom_data_shift_cntr_reg[1], !TB2_ram_rom_data_shift_cntr_reg[2], !TB2_ram_rom_data_shift_cntr_reg[0], !TB2L19, !TB2L50);


--TB2L28 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~2
TB2L28 = AMPP_FUNCTION(!TB2_ram_rom_addr_reg[0], !TB2_ram_rom_addr_reg[1], !TB2_ram_rom_addr_reg[2], !TB2L19);


--TB2L29 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~3
TB2L29 = AMPP_FUNCTION(!TB2_ram_rom_addr_reg[0], !TB2_ram_rom_addr_reg[1], !TB2_ram_rom_addr_reg[2], !TB2_ram_rom_addr_reg[3], !TB2L19);


--TB2L30 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~4
TB2L30 = AMPP_FUNCTION(!TB2_ram_rom_addr_reg[0], !TB2_ram_rom_addr_reg[1], !TB2_ram_rom_addr_reg[2], !TB2_ram_rom_addr_reg[3], !TB2_ram_rom_addr_reg[4], !TB2L19);


--TB2L5 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|Add0~0
TB2L5 = AMPP_FUNCTION(!TB2_ram_rom_addr_reg[0], !TB2_ram_rom_addr_reg[1], !TB2_ram_rom_addr_reg[2], !TB2_ram_rom_addr_reg[3], !TB2_ram_rom_addr_reg[4]);


--TB2L31 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg~5
TB2L31 = AMPP_FUNCTION(!A1L17, !A1L38, !A1L32, !A1L13, !A1L36, !TB2L5);


--S2_WORD_SR[2] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--register power-up is low

S2_WORD_SR[2] = AMPP_FUNCTION(A1L35, S2L26, S2L19);


--S2L23 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3
S2L23 = AMPP_FUNCTION(!S2_word_counter[3], !S2_word_counter[1], !S2_word_counter[4], !S2_word_counter[0], !S2_word_counter[2]);


--S2L24 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4
S2L24 = AMPP_FUNCTION(!A1L38, !A1L33, !A1L32, !S2_WORD_SR[2], !S2L23);


--S2_clear_signal is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal
S2_clear_signal = AMPP_FUNCTION(!A1L38, !A1L33);


--S2L10 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~0
S2L10 = AMPP_FUNCTION(!S2_clear_signal, !S2_word_counter[3], !S2_word_counter[1], !S2_word_counter[0], !S2_word_counter[2]);


--S2L7 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~1
S2L7 = AMPP_FUNCTION(!A1L38, !A1L33, !A1L32, !A1L30, !A1L13);


--S2L2 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|Equal0~0
S2L2 = AMPP_FUNCTION(!S2_word_counter[3], !S2_word_counter[1], !S2_word_counter[4], !S2_word_counter[0], !S2_word_counter[2]);


--S2L11 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~2
S2L11 = AMPP_FUNCTION(!A1L38, !A1L33, !S2_word_counter[1], !S2_word_counter[0], !S2L2);


--S2L12 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~3
S2L12 = AMPP_FUNCTION(!S2_clear_signal, !S2_word_counter[3], !S2_word_counter[1], !S2_word_counter[4], !S2_word_counter[0], !S2_word_counter[2]);


--S2L13 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~4
S2L13 = AMPP_FUNCTION(!A1L38, !A1L33, !S2_word_counter[0], !S2L2);


--S2L14 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter~5
S2L14 = AMPP_FUNCTION(!S2_clear_signal, !S2_word_counter[3], !S2_word_counter[1], !S2_word_counter[4], !S2_word_counter[0], !S2_word_counter[2]);


--A1L31 is jtag.bp.dj_roomba_instructions_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr
A1L31 = INPUT();


--TB2L8 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0
TB2L8 = AMPP_FUNCTION(!A1L16, !A1L38, !A1L13, !A1L31);


--TB2L47 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0
TB2L47 = AMPP_FUNCTION(!TB2_ram_rom_data_shift_cntr_reg[1], !TB2_ram_rom_data_shift_cntr_reg[2], !TB2_ram_rom_data_shift_cntr_reg[0], !TB2L40);


--TB2L49 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1
TB2L49 = AMPP_FUNCTION(!TB2_ram_rom_data_shift_cntr_reg[1], !TB2_ram_rom_data_shift_cntr_reg[2], !TB2_ram_rom_data_shift_cntr_reg[0], !TB2L40);


--TB2L45 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2
TB2L45 = AMPP_FUNCTION(!TB2_ram_rom_data_shift_cntr_reg[1], !TB2_ram_rom_data_shift_cntr_reg[2], !TB2_ram_rom_data_shift_cntr_reg[0], !TB2L40);


--X1L5 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Mux0~4
X1L5 = (X1L1 & (!X1_s_i2c_transceiver.I2C_STATE_2_START_BIT & !X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT));


--X1L40 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|i2c_sdata~1
X1L40 = ((X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # (X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT)) # (X1_s_i2c_transceiver.I2C_STATE_2_START_BIT);


--X1L48 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver~12
X1L48 = ( V1_send_stop_bit & ( V1_send_start_bit & ( (KEY[0] & ((!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) # (V1_transfer_data))) ) ) ) # ( !V1_send_stop_bit & ( V1_send_start_bit & ( (KEY[0] & ((!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) # (V1_transfer_data))) ) ) ) # ( V1_send_stop_bit & ( !V1_send_start_bit & ( (KEY[0] & ((!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) # (V1_transfer_data))) ) ) ) # ( !V1_send_stop_bit & ( !V1_send_start_bit & ( (KEY[0] & (((X1_s_i2c_transceiver.I2C_STATE_0_IDLE & !X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE)) # (V1_transfer_data))) ) ) );


--D1L1 is audio_codec:codec|Equal0~0
D1L1 = ( !Z1_left_audio_fifo_read_space[3] & ( !Z1_left_audio_fifo_read_space[2] & ( (!Z1_left_audio_fifo_read_space[6] & (!Z1_left_audio_fifo_read_space[7] & (!Z1_left_audio_fifo_read_space[5] & !Z1_left_audio_fifo_read_space[4]))) ) ) );


--D1L2 is audio_codec:codec|Equal0~1
D1L2 = (!Z1_left_audio_fifo_read_space[1] & !Z1_left_audio_fifo_read_space[0]);


--D1L3 is audio_codec:codec|Equal1~0
D1L3 = ( !Z1_right_audio_fifo_read_space[3] & ( !Z1_right_audio_fifo_read_space[2] & ( (!Z1_right_audio_fifo_read_space[7] & (!Z1_right_audio_fifo_read_space[6] & (!Z1_right_audio_fifo_read_space[5] & !Z1_right_audio_fifo_read_space[4]))) ) ) );


--Z1L1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~0
Z1L1 = ( D1L3 & ( (!Z1_right_audio_fifo_read_space[1] & ((!Z1_right_audio_fifo_read_space[0]) # ((D1L1 & D1L2)))) # (Z1_right_audio_fifo_read_space[1] & (((D1L1 & D1L2)))) ) ) # ( !D1L3 & ( (D1L1 & D1L2) ) );


--D1L4 is audio_codec:codec|Equal2~0
D1L4 = (!AB1_left_channel_fifo_write_space[6] & (!AB1_left_channel_fifo_write_space[5] & (!AB1_left_channel_fifo_write_space[4] & !AB1_left_channel_fifo_write_space[3])));


--D1L5 is audio_codec:codec|Equal2~1
D1L5 = ( D1L4 & ( (!AB1_left_channel_fifo_write_space[2] & (!AB1_left_channel_fifo_write_space[1] & (!AB1_left_channel_fifo_write_space[0] & !AB1_left_channel_fifo_write_space[7]))) ) );


--D1L6 is audio_codec:codec|Equal3~0
D1L6 = (!AB1_right_channel_fifo_write_space[5] & (!AB1_right_channel_fifo_write_space[4] & (!AB1_right_channel_fifo_write_space[7] & !AB1_right_channel_fifo_write_space[6])));


--D1L7 is audio_codec:codec|Equal3~1
D1L7 = ( D1L6 & ( (!AB1_right_channel_fifo_write_space[3] & (!AB1_right_channel_fifo_write_space[2] & (!AB1_right_channel_fifo_write_space[1] & !AB1_right_channel_fifo_write_space[0]))) ) );


--AB1L65 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~0
AB1L65 = (((D1L7) # (D1L5)) # (Z1L1)) # (FB3_full_dff);


--XB1_out_address_reg_a[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|out_address_reg_a[0]
--register power-up is low

XB1_out_address_reg_a[0] = DFFEAS(XB1_address_reg_a[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ZB1L16 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w15_n0_mux_dataout~0
ZB1L16 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a15))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a31));


--Y3L2 is audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|found_edge~0
Y3L2 = !Y3_cur_test_clk $ (!Y3_last_test_clk);


--FB3_low_addressa[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0]
--register power-up is low

FB3_low_addressa[0] = DFFEAS(FB3L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3_rd_ptr_lsb is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb
--register power-up is low

FB3_rd_ptr_lsb = DFFEAS(FB3L31, CLOCK_50,  ,  , FB3L32,  ,  ,  ,  );


--FB3L23 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[0]~0
FB3L23 = ( FB3_rd_ptr_lsb & ( (FB3_low_addressa[0] & ((!Y3L2) # ((!D1_done_dac_channel_sync) # (!AB1L131)))) ) ) # ( !FB3_rd_ptr_lsb & ( ((Y3L2 & (D1_done_dac_channel_sync & AB1L131))) # (FB3_low_addressa[0]) ) );


--FB3_low_addressa[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[1]
--register power-up is low

FB3_low_addressa[1] = DFFEAS(FB3L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3L24 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[1]~1
FB3L24 = ( FB3_low_addressa[1] & ( (!Y3L2) # ((!D1_done_dac_channel_sync) # ((!AB1L131) # (JB3_counter_reg_bit[0]))) ) ) # ( !FB3_low_addressa[1] & ( (Y3L2 & (D1_done_dac_channel_sync & (AB1L131 & JB3_counter_reg_bit[0]))) ) );


--FB3_low_addressa[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[2]
--register power-up is low

FB3_low_addressa[2] = DFFEAS(FB3L14, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3L25 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[2]~2
FB3L25 = ( FB3_low_addressa[2] & ( (!Y3L2) # ((!D1_done_dac_channel_sync) # ((!AB1L131) # (JB3_counter_reg_bit[1]))) ) ) # ( !FB3_low_addressa[2] & ( (Y3L2 & (D1_done_dac_channel_sync & (AB1L131 & JB3_counter_reg_bit[1]))) ) );


--FB3_low_addressa[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[3]
--register power-up is low

FB3_low_addressa[3] = DFFEAS(FB3L16, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3L26 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[3]~3
FB3L26 = ( FB3_low_addressa[3] & ( (!Y3L2) # ((!D1_done_dac_channel_sync) # ((!AB1L131) # (JB3_counter_reg_bit[2]))) ) ) # ( !FB3_low_addressa[3] & ( (Y3L2 & (D1_done_dac_channel_sync & (AB1L131 & JB3_counter_reg_bit[2]))) ) );


--FB3_low_addressa[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[4]
--register power-up is low

FB3_low_addressa[4] = DFFEAS(FB3L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3L27 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[4]~4
FB3L27 = ( FB3_low_addressa[4] & ( (!Y3L2) # ((!D1_done_dac_channel_sync) # ((!AB1L131) # (JB3_counter_reg_bit[3]))) ) ) # ( !FB3_low_addressa[4] & ( (Y3L2 & (D1_done_dac_channel_sync & (AB1L131 & JB3_counter_reg_bit[3]))) ) );


--FB3_low_addressa[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[5]
--register power-up is low

FB3_low_addressa[5] = DFFEAS(FB3L20, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3L28 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[5]~5
FB3L28 = ( FB3_low_addressa[5] & ( (!Y3L2) # ((!D1_done_dac_channel_sync) # ((!AB1L131) # (JB3_counter_reg_bit[4]))) ) ) # ( !FB3_low_addressa[5] & ( (Y3L2 & (D1_done_dac_channel_sync & (AB1L131 & JB3_counter_reg_bit[4]))) ) );


--FB3_low_addressa[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[6]
--register power-up is low

FB3_low_addressa[6] = DFFEAS(FB3L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3L29 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[6]~6
FB3L29 = ( FB3_low_addressa[6] & ( (!Y3L2) # ((!D1_done_dac_channel_sync) # ((!AB1L131) # (JB3_counter_reg_bit[5]))) ) ) # ( !FB3_low_addressa[6] & ( (Y3L2 & (D1_done_dac_channel_sync & (AB1L131 & JB3_counter_reg_bit[5]))) ) );


--AUD_DACLRCK is AUD_DACLRCK
AUD_DACLRCK = INPUT();


--FB3_usedw_is_1_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff
--register power-up is low

FB3_usedw_is_1_dff = DFFEAS(FB3L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3_usedw_is_0_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff
--register power-up is low

FB3_usedw_is_0_dff = DFFEAS(FB3L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB3L5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~0
FB3L5 = ( FB3_usedw_is_0_dff & ( (KEY[0] & ((!AB1_read_left_channel) # (!FB3_usedw_is_1_dff))) ) ) # ( !FB3_usedw_is_0_dff & ( (KEY[0] & (AB1_read_left_channel & (AB1L65 & !FB3_usedw_is_1_dff))) ) );


--AB1L66 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~1
AB1L66 = (((FB4_full_dff) # (D1L7)) # (D1L5)) # (Z1L1);


--FB4_usedw_is_1_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff
--register power-up is low

FB4_usedw_is_1_dff = DFFEAS(FB4L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4_usedw_is_0_dff is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff
--register power-up is low

FB4_usedw_is_0_dff = DFFEAS(FB4L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4L5 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~0
FB4L5 = ( FB4_usedw_is_0_dff & ( (KEY[0] & ((!AB1L132) # (!FB4_usedw_is_1_dff))) ) ) # ( !FB4_usedw_is_0_dff & ( (KEY[0] & (AB1L132 & (AB1L66 & !FB4_usedw_is_1_dff))) ) );


--D1L11 is audio_codec:codec|done_dac_channel_sync~0
D1L11 = ((!Y3_cur_test_clk & Y3_last_test_clk)) # (D1_done_dac_channel_sync);


--FB4_low_addressa[0] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0]
--register power-up is low

FB4_low_addressa[0] = DFFEAS(FB4L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4_rd_ptr_lsb is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb
--register power-up is low

FB4_rd_ptr_lsb = DFFEAS(FB4L31, CLOCK_50,  ,  , FB4L32,  ,  ,  ,  );


--FB4L23 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[0]~0
FB4L23 = ( FB4_low_addressa[0] & ( FB4_rd_ptr_lsb & ( ((!Y3_last_test_clk) # ((!D1_done_dac_channel_sync) # (!AB1_left_channel_was_read))) # (Y3_cur_test_clk) ) ) ) # ( FB4_low_addressa[0] & ( !FB4_rd_ptr_lsb ) ) # ( !FB4_low_addressa[0] & ( !FB4_rd_ptr_lsb & ( (!Y3_cur_test_clk & (Y3_last_test_clk & (D1_done_dac_channel_sync & AB1_left_channel_was_read))) ) ) );


--FB4_low_addressa[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[1]
--register power-up is low

FB4_low_addressa[1] = DFFEAS(FB4L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4L24 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[1]~1
FB4L24 = ( JB4_counter_reg_bit[0] & ( FB4_low_addressa[1] ) ) # ( !JB4_counter_reg_bit[0] & ( FB4_low_addressa[1] & ( ((!Y3_last_test_clk) # ((!D1_done_dac_channel_sync) # (!AB1_left_channel_was_read))) # (Y3_cur_test_clk) ) ) ) # ( JB4_counter_reg_bit[0] & ( !FB4_low_addressa[1] & ( (!Y3_cur_test_clk & (Y3_last_test_clk & (D1_done_dac_channel_sync & AB1_left_channel_was_read))) ) ) );


--FB4_low_addressa[2] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[2]
--register power-up is low

FB4_low_addressa[2] = DFFEAS(FB4L14, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4L25 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[2]~2
FB4L25 = ( JB4_counter_reg_bit[1] & ( FB4_low_addressa[2] ) ) # ( !JB4_counter_reg_bit[1] & ( FB4_low_addressa[2] & ( ((!Y3_last_test_clk) # ((!D1_done_dac_channel_sync) # (!AB1_left_channel_was_read))) # (Y3_cur_test_clk) ) ) ) # ( JB4_counter_reg_bit[1] & ( !FB4_low_addressa[2] & ( (!Y3_cur_test_clk & (Y3_last_test_clk & (D1_done_dac_channel_sync & AB1_left_channel_was_read))) ) ) );


--FB4_low_addressa[3] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[3]
--register power-up is low

FB4_low_addressa[3] = DFFEAS(FB4L16, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4L26 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[3]~3
FB4L26 = ( JB4_counter_reg_bit[2] & ( FB4_low_addressa[3] ) ) # ( !JB4_counter_reg_bit[2] & ( FB4_low_addressa[3] & ( ((!Y3_last_test_clk) # ((!D1_done_dac_channel_sync) # (!AB1_left_channel_was_read))) # (Y3_cur_test_clk) ) ) ) # ( JB4_counter_reg_bit[2] & ( !FB4_low_addressa[3] & ( (!Y3_cur_test_clk & (Y3_last_test_clk & (D1_done_dac_channel_sync & AB1_left_channel_was_read))) ) ) );


--FB4_low_addressa[4] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[4]
--register power-up is low

FB4_low_addressa[4] = DFFEAS(FB4L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4L27 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[4]~4
FB4L27 = ( JB4_counter_reg_bit[3] & ( FB4_low_addressa[4] ) ) # ( !JB4_counter_reg_bit[3] & ( FB4_low_addressa[4] & ( ((!Y3_last_test_clk) # ((!D1_done_dac_channel_sync) # (!AB1_left_channel_was_read))) # (Y3_cur_test_clk) ) ) ) # ( JB4_counter_reg_bit[3] & ( !FB4_low_addressa[4] & ( (!Y3_cur_test_clk & (Y3_last_test_clk & (D1_done_dac_channel_sync & AB1_left_channel_was_read))) ) ) );


--FB4_low_addressa[5] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[5]
--register power-up is low

FB4_low_addressa[5] = DFFEAS(FB4L20, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4L28 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[5]~5
FB4L28 = ( JB4_counter_reg_bit[4] & ( FB4_low_addressa[5] ) ) # ( !JB4_counter_reg_bit[4] & ( FB4_low_addressa[5] & ( ((!Y3_last_test_clk) # ((!D1_done_dac_channel_sync) # (!AB1_left_channel_was_read))) # (Y3_cur_test_clk) ) ) ) # ( JB4_counter_reg_bit[4] & ( !FB4_low_addressa[5] & ( (!Y3_cur_test_clk & (Y3_last_test_clk & (D1_done_dac_channel_sync & AB1_left_channel_was_read))) ) ) );


--FB4_low_addressa[6] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[6]
--register power-up is low

FB4_low_addressa[6] = DFFEAS(FB4L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB4L29 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|ram_read_address[6]~6
FB4L29 = ( JB4_counter_reg_bit[5] & ( FB4_low_addressa[6] ) ) # ( !JB4_counter_reg_bit[5] & ( FB4_low_addressa[6] & ( ((!Y3_last_test_clk) # ((!D1_done_dac_channel_sync) # (!AB1_left_channel_was_read))) # (Y3_cur_test_clk) ) ) ) # ( JB4_counter_reg_bit[5] & ( !FB4_low_addressa[6] & ( (!Y3_cur_test_clk & (Y3_last_test_clk & (D1_done_dac_channel_sync & AB1_left_channel_was_read))) ) ) );


--AB1L129 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read~0
AB1L129 = ( D1_done_dac_channel_sync & ( AB1_left_channel_was_read & ( (!Y3_last_test_clk) # (Y3_cur_test_clk) ) ) ) # ( !D1_done_dac_channel_sync & ( AB1_left_channel_was_read ) ) # ( D1_done_dac_channel_sync & ( !AB1_left_channel_was_read & ( (Y3_cur_test_clk & (FB3_empty_dff & (FB4_empty_dff & !Y3_last_test_clk))) ) ) );


--AB1L95 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~3
AB1L95 = ( AB1_data_out_shift_reg[22] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[22])))) # (AB1_read_left_channel & (((HB3_q_b[22])))) ) ) # ( !AB1_data_out_shift_reg[22] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[22])))) # (AB1_read_left_channel & (((HB3_q_b[22])))) ) );


--AUD_BCLK is AUD_BCLK
AUD_BCLK = INPUT();


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--S1_WORD_SR[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--register power-up is low

S1_WORD_SR[3] = AMPP_FUNCTION(A1L62, S1L26, S1L18);


--S1L24 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4
S1L24 = AMPP_FUNCTION(!S1_word_counter[1], !S1_word_counter[3], !S1_word_counter[4], !S1_word_counter[0], !S1_word_counter[2]);


--S1L25 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5
S1L25 = AMPP_FUNCTION(!A1L65, !A1L60, !A1L59, !S1_WORD_SR[3], !S1L24);


--TB1_ram_rom_data_reg[3] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--register power-up is low

TB1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L62, TB1L116, TB1L108);


--TB1L115 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4
TB1L115 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[3], !XB1M691, !XB1M115);


--G1_output is generic_counter:uut|output
--register power-up is low

G1_output = DFFEAS(G1L69, CLOCK_50, KEY[0],  ,  ,  ,  ,  ,  );


--S2L25 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5
S2L25 = AMPP_FUNCTION(!S2_word_counter[3], !S2_word_counter[1], !S2_word_counter[4], !S2_word_counter[0], !S2_word_counter[2]);


--S2_WORD_SR[3] is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--register power-up is low

S2_WORD_SR[3] = AMPP_FUNCTION(A1L35, S2L28, S2L19);


--S2L26 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6
S2L26 = AMPP_FUNCTION(!A1L38, !A1L33, !A1L32, !S2L25, !S2_WORD_SR[3]);


--X1L11 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector2~0
X1L11 = (!X1_s_i2c_transceiver.I2C_STATE_2_START_BIT & (W1_middle_of_high_level & ((X1_s_i2c_transceiver.I2C_STATE_1_PRE_START)))) # (X1_s_i2c_transceiver.I2C_STATE_2_START_BIT & ((!W1_middle_of_low_level) # ((W1_middle_of_high_level & X1_s_i2c_transceiver.I2C_STATE_1_PRE_START))));


--X1L12 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector2~1
X1L12 = ((W1_new_clk & (!X1_s_i2c_transceiver.I2C_STATE_0_IDLE & V1_send_start_bit))) # (X1L11);


--X1L17 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector5~0
X1L17 = ( W1_middle_of_high_level & ( (!X1_s_i2c_transceiver.I2C_STATE_0_IDLE & (V1_send_stop_bit & !V1_send_start_bit)) ) ) # ( !W1_middle_of_high_level & ( ((!X1_s_i2c_transceiver.I2C_STATE_0_IDLE & (V1_send_stop_bit & !V1_send_start_bit))) # (X1_s_i2c_transceiver.I2C_STATE_5_STOP_BIT) ) );


--X1L13 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector3~0
X1L13 = ( W1_middle_of_low_level & ( (X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (((X1_current_bit[0]) # (X1_current_bit[1])) # (X1_current_bit[2]))) ) ) # ( !W1_middle_of_low_level & ( X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ) );


--X1L14 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector3~1
X1L14 = (X1_s_i2c_transceiver.I2C_STATE_2_START_BIT & W1_middle_of_low_level);


--X1L15 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector3~2
X1L15 = ( X1L13 & ( X1L14 ) ) # ( !X1L13 & ( X1L14 & ( V1_transfer_data ) ) ) # ( X1L13 & ( !X1L14 ) ) # ( !X1L13 & ( !X1L14 & ( (!X1_s_i2c_transceiver.I2C_STATE_0_IDLE & (V1_transfer_data & (!V1_send_stop_bit & !V1_send_start_bit))) ) ) );


--V1L102 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|transfer_data~0
V1L102 = ( V1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 & ( !X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE ) ) # ( !V1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 & ( (!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & (((V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1) # (V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT)) # (V1_transfer_data))) ) );


--V1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT
--register power-up is low

V1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT = DFFEAS(V1L94, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--V1L100 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit~0
V1L100 = (!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((V1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT) # (V1_send_stop_bit)));


--V1L98 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit~0
V1L98 = (!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT) # (V1_send_start_bit)));


--W1L54 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level~0
W1L54 = ( W1_clk_counter[1] & ( (W1_clk_counter[5] & (W1_clk_counter[4] & (W1_clk_counter[3] & W1_clk_counter[2]))) ) );


--W1L55 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level~1
W1L55 = ( W1L54 & ( (!W1_clk_counter[9] & (W1_clk_counter[8] & (W1_clk_counter[7] & W1_clk_counter[6]))) ) );


--W1L56 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level~2
W1L56 = (W1_clk_counter[10] & W1L55);


--W1L58 is audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level~0
W1L58 = (!W1_clk_counter[10] & W1L55);


--X1L16 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector4~0
X1L16 = ( W1_middle_of_low_level & ( X1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & ( (!X1_current_bit[2] & (!X1_current_bit[1] & (!X1_current_bit[0] & X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE))) ) ) ) # ( !W1_middle_of_low_level & ( X1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK ) ) # ( W1_middle_of_low_level & ( !X1_s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK & ( (!X1_current_bit[2] & (!X1_current_bit[1] & (!X1_current_bit[0] & X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE))) ) ) );


--GB5L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer|data_wire[0]~0
GB5L1 = (KB3_counter_reg_bit[6] & (KB3_counter_reg_bit[5] & (KB3_counter_reg_bit[4] & KB3_counter_reg_bit[3])));


--GB5L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer|data_wire[0]~1
GB5L2 = (KB3_counter_reg_bit[2] & (KB3_counter_reg_bit[1] & (KB3_counter_reg_bit[0] & GB5L1)));


--FB3L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~0
FB3L1 = ( D1L7 & ( GB5L2 & ( (!AB1_read_left_channel & FB3_full_dff) ) ) ) # ( !D1L7 & ( GB5L2 & ( (!AB1_read_left_channel & (((!Z1L1 & !D1L5)) # (FB3_full_dff))) ) ) ) # ( D1L7 & ( !GB5L2 & ( (!AB1_read_left_channel & FB3_full_dff) ) ) ) # ( !D1L7 & ( !GB5L2 & ( (!AB1_read_left_channel & FB3_full_dff) ) ) );


--TB1_ram_rom_data_reg[15] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]
--register power-up is low

TB1_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L62, TB1L117, TB1L108);


--XB1_address_reg_a[0] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|address_reg_a[0]
--register power-up is low

XB1_address_reg_a[0] = DFFEAS(E1_data_address_reg[13], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--LB3L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|_~0
LB3L1 = ( D1L7 & ( !KEY[0] ) ) # ( !D1L7 & ( (!KEY[0]) # ((!FB3_full_dff & (!Z1L1 & !D1L5))) ) );


--FB3L10 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0]~0
FB3L10 = ( FB3_low_addressa[0] & ( FB3_rd_ptr_lsb & ( (KEY[0] & ((!Y3L2) # ((!D1_done_dac_channel_sync) # (!AB1L131)))) ) ) ) # ( FB3_low_addressa[0] & ( !FB3_rd_ptr_lsb & ( KEY[0] ) ) ) # ( !FB3_low_addressa[0] & ( !FB3_rd_ptr_lsb & ( (KEY[0] & (Y3L2 & (D1_done_dac_channel_sync & AB1L131))) ) ) );


--FB3L31 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb~0
FB3L31 = (KEY[0] & !FB3_rd_ptr_lsb);


--FB3L32 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb~1
FB3L32 = ( Y3_last_test_clk & ( D1_done_dac_channel_sync & ( !KEY[0] ) ) ) # ( !Y3_last_test_clk & ( D1_done_dac_channel_sync & ( (!KEY[0]) # ((Y3_cur_test_clk & (FB3_empty_dff & FB4_empty_dff))) ) ) ) # ( Y3_last_test_clk & ( !D1_done_dac_channel_sync & ( !KEY[0] ) ) ) # ( !Y3_last_test_clk & ( !D1_done_dac_channel_sync & ( !KEY[0] ) ) );


--JB3L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
JB3L1 = ( FB3_rd_ptr_lsb & ( !KEY[0] ) ) # ( !FB3_rd_ptr_lsb & ( (!KEY[0]) # ((Y3L2 & (D1_done_dac_channel_sync & AB1L131))) ) );


--FB3L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[1]~1
FB3L12 = ( JB3_counter_reg_bit[0] & ( FB3_low_addressa[1] & ( KEY[0] ) ) ) # ( !JB3_counter_reg_bit[0] & ( FB3_low_addressa[1] & ( (KEY[0] & ((!Y3L2) # ((!D1_done_dac_channel_sync) # (!AB1L131)))) ) ) ) # ( JB3_counter_reg_bit[0] & ( !FB3_low_addressa[1] & ( (KEY[0] & (Y3L2 & (D1_done_dac_channel_sync & AB1L131))) ) ) );


--FB3L14 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[2]~2
FB3L14 = ( JB3_counter_reg_bit[1] & ( FB3_low_addressa[2] & ( KEY[0] ) ) ) # ( !JB3_counter_reg_bit[1] & ( FB3_low_addressa[2] & ( (KEY[0] & ((!Y3L2) # ((!D1_done_dac_channel_sync) # (!AB1L131)))) ) ) ) # ( JB3_counter_reg_bit[1] & ( !FB3_low_addressa[2] & ( (KEY[0] & (Y3L2 & (D1_done_dac_channel_sync & AB1L131))) ) ) );


--FB3L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[3]~3
FB3L16 = ( JB3_counter_reg_bit[2] & ( FB3_low_addressa[3] & ( KEY[0] ) ) ) # ( !JB3_counter_reg_bit[2] & ( FB3_low_addressa[3] & ( (KEY[0] & ((!Y3L2) # ((!D1_done_dac_channel_sync) # (!AB1L131)))) ) ) ) # ( JB3_counter_reg_bit[2] & ( !FB3_low_addressa[3] & ( (KEY[0] & (Y3L2 & (D1_done_dac_channel_sync & AB1L131))) ) ) );


--FB3L18 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[4]~4
FB3L18 = ( JB3_counter_reg_bit[3] & ( FB3_low_addressa[4] & ( KEY[0] ) ) ) # ( !JB3_counter_reg_bit[3] & ( FB3_low_addressa[4] & ( (KEY[0] & ((!Y3L2) # ((!D1_done_dac_channel_sync) # (!AB1L131)))) ) ) ) # ( JB3_counter_reg_bit[3] & ( !FB3_low_addressa[4] & ( (KEY[0] & (Y3L2 & (D1_done_dac_channel_sync & AB1L131))) ) ) );


--FB3L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[5]~5
FB3L20 = ( JB3_counter_reg_bit[4] & ( FB3_low_addressa[5] & ( KEY[0] ) ) ) # ( !JB3_counter_reg_bit[4] & ( FB3_low_addressa[5] & ( (KEY[0] & ((!Y3L2) # ((!D1_done_dac_channel_sync) # (!AB1L131)))) ) ) ) # ( JB3_counter_reg_bit[4] & ( !FB3_low_addressa[5] & ( (KEY[0] & (Y3L2 & (D1_done_dac_channel_sync & AB1L131))) ) ) );


--FB3L22 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[6]~6
FB3L22 = ( JB3_counter_reg_bit[5] & ( FB3_low_addressa[6] & ( KEY[0] ) ) ) # ( !JB3_counter_reg_bit[5] & ( FB3_low_addressa[6] & ( (KEY[0] & ((!Y3L2) # ((!D1_done_dac_channel_sync) # (!AB1L131)))) ) ) ) # ( JB3_counter_reg_bit[5] & ( !FB3_low_addressa[6] & ( (KEY[0] & (Y3L2 & (D1_done_dac_channel_sync & AB1L131))) ) ) );


--FB3L36 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~0
FB3L36 = ( FB3_usedw_is_2_dff & ( FB3_usedw_is_0_dff & ( (KEY[0] & ((!AB1_read_left_channel & (AB1L65 & FB3_usedw_is_1_dff)) # (AB1_read_left_channel & ((FB3_usedw_is_1_dff) # (AB1L65))))) ) ) ) # ( !FB3_usedw_is_2_dff & ( FB3_usedw_is_0_dff & ( (KEY[0] & (FB3_usedw_is_1_dff & (!AB1_read_left_channel $ (!AB1L65)))) ) ) ) # ( FB3_usedw_is_2_dff & ( !FB3_usedw_is_0_dff & ( (KEY[0] & ((!AB1_read_left_channel $ (AB1L65)) # (FB3_usedw_is_1_dff))) ) ) ) # ( !FB3_usedw_is_2_dff & ( !FB3_usedw_is_0_dff & ( (KEY[0] & ((!AB1_read_left_channel & ((!AB1L65) # (FB3_usedw_is_1_dff))) # (AB1_read_left_channel & (!AB1L65 & FB3_usedw_is_1_dff)))) ) ) );


--FB3L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~1
FB3L2 = (!KB3_counter_reg_bit[6] & (!KB3_counter_reg_bit[5] & (!KB3_counter_reg_bit[4] & !KB3_counter_reg_bit[3])));


--FB3L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~2
FB3L3 = (!KB3_counter_reg_bit[2] & (KB3_counter_reg_bit[1] & (KB3_counter_reg_bit[0] & FB3L2)));


--FB3L38 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_2~0
FB3L38 = ( FB3L3 & ( (!AB1_read_left_channel & ((!AB1L65 & (FB3_usedw_is_1_dff)) # (AB1L65 & ((FB3_usedw_is_2_dff))))) # (AB1_read_left_channel & (((FB3_usedw_is_2_dff)) # (AB1L65))) ) ) # ( !FB3L3 & ( (!AB1_read_left_channel & ((!AB1L65 & (FB3_usedw_is_1_dff)) # (AB1L65 & ((FB3_usedw_is_2_dff))))) # (AB1_read_left_channel & (!AB1L65 & ((FB3_usedw_is_2_dff)))) ) );


--FB3L6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~1
FB3L6 = ( FB3_usedw_is_0_dff & ( (KEY[0] & ((!AB1_read_left_channel) # ((!AB1L65) # (!FB3_usedw_is_1_dff)))) ) ) # ( !FB3_usedw_is_0_dff & ( (KEY[0] & ((!AB1_read_left_channel & (!AB1L65)) # (AB1_read_left_channel & (AB1L65 & !FB3_usedw_is_1_dff)))) ) );


--GB8L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison|data_wire[0]~0
GB8L1 = (KB4_counter_reg_bit[5] & (KB4_counter_reg_bit[4] & (KB4_counter_reg_bit[3] & KB4_counter_reg_bit[6])));


--GB8L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison|data_wire[0]~1
GB8L2 = (KB4_counter_reg_bit[2] & (KB4_counter_reg_bit[1] & (KB4_counter_reg_bit[0] & GB8L1)));


--FB4L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~0
FB4L1 = ( FB4_full_dff & ( GB8L2 & ( !AB1L132 ) ) ) # ( !FB4_full_dff & ( GB8L2 & ( (!AB1L132 & (!Z1L1 & (!D1L5 & !D1L7))) ) ) ) # ( FB4_full_dff & ( !GB8L2 & ( !AB1L132 ) ) );


--FB4L36 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~0
FB4L36 = ( FB4_usedw_is_2_dff & ( FB4_usedw_is_0_dff & ( (KEY[0] & ((!AB1L132 & (AB1L66 & FB4_usedw_is_1_dff)) # (AB1L132 & ((FB4_usedw_is_1_dff) # (AB1L66))))) ) ) ) # ( !FB4_usedw_is_2_dff & ( FB4_usedw_is_0_dff & ( (KEY[0] & (FB4_usedw_is_1_dff & (!AB1L132 $ (!AB1L66)))) ) ) ) # ( FB4_usedw_is_2_dff & ( !FB4_usedw_is_0_dff & ( (KEY[0] & ((!AB1L132 $ (AB1L66)) # (FB4_usedw_is_1_dff))) ) ) ) # ( !FB4_usedw_is_2_dff & ( !FB4_usedw_is_0_dff & ( (KEY[0] & ((!AB1L132 & ((!AB1L66) # (FB4_usedw_is_1_dff))) # (AB1L132 & (!AB1L66 & FB4_usedw_is_1_dff)))) ) ) );


--FB4L2 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~1
FB4L2 = (!KB4_counter_reg_bit[5] & (!KB4_counter_reg_bit[4] & (!KB4_counter_reg_bit[3] & !KB4_counter_reg_bit[6])));


--FB4L3 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~2
FB4L3 = (!KB4_counter_reg_bit[2] & (KB4_counter_reg_bit[1] & (KB4_counter_reg_bit[0] & FB4L2)));


--FB4L38 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_2~0
FB4L38 = ( FB4L3 & ( (!AB1L132 & ((!AB1L66 & (FB4_usedw_is_1_dff)) # (AB1L66 & ((FB4_usedw_is_2_dff))))) # (AB1L132 & (((FB4_usedw_is_2_dff)) # (AB1L66))) ) ) # ( !FB4L3 & ( (!AB1L132 & ((!AB1L66 & (FB4_usedw_is_1_dff)) # (AB1L66 & ((FB4_usedw_is_2_dff))))) # (AB1L132 & (!AB1L66 & ((FB4_usedw_is_2_dff)))) ) );


--FB4L6 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~1
FB4L6 = ( FB4_usedw_is_0_dff & ( (KEY[0] & ((!AB1L132) # ((!AB1L66) # (!FB4_usedw_is_1_dff)))) ) ) # ( !FB4_usedw_is_0_dff & ( (KEY[0] & ((!AB1L132 & (!AB1L66)) # (AB1L132 & (AB1L66 & !FB4_usedw_is_1_dff)))) ) );


--LB4L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr|_~0
LB4L1 = ( FB4_full_dff & ( !KEY[0] ) ) # ( !FB4_full_dff & ( (!KEY[0]) # ((!Z1L1 & (!D1L5 & !D1L7))) ) );


--FB4L10 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[0]~0
FB4L10 = (KEY[0] & FB4L23);


--FB4L31 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb~0
FB4L31 = (KEY[0] & !FB4_rd_ptr_lsb);


--FB4L32 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|rd_ptr_lsb~1
FB4L32 = ( AB1_left_channel_was_read & ( (!KEY[0]) # ((!Y3_cur_test_clk & (Y3_last_test_clk & D1_done_dac_channel_sync))) ) ) # ( !AB1_left_channel_was_read & ( !KEY[0] ) );


--JB4L1 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb|_~0
JB4L1 = ( AB1_left_channel_was_read & ( FB4_rd_ptr_lsb & ( !KEY[0] ) ) ) # ( !AB1_left_channel_was_read & ( FB4_rd_ptr_lsb & ( !KEY[0] ) ) ) # ( AB1_left_channel_was_read & ( !FB4_rd_ptr_lsb & ( (!KEY[0]) # ((!Y3_cur_test_clk & (Y3_last_test_clk & D1_done_dac_channel_sync))) ) ) ) # ( !AB1_left_channel_was_read & ( !FB4_rd_ptr_lsb & ( !KEY[0] ) ) );


--FB4L12 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[1]~1
FB4L12 = (KEY[0] & FB4L24);


--FB4L14 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[2]~2
FB4L14 = (KEY[0] & FB4L25);


--FB4L16 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[3]~3
FB4L16 = (KEY[0] & FB4L26);


--FB4L18 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[4]~4
FB4L18 = (KEY[0] & FB4L27);


--FB4L20 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[5]~5
FB4L20 = (KEY[0] & FB4L28);


--FB4L22 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|low_addressa[6]~6
FB4L22 = (KEY[0] & FB4L29);


--ZB1L15 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w14_n0_mux_dataout~0
ZB1L15 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a14))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a30));


--AB1L96 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~4
AB1L96 = ( AB1_data_out_shift_reg[21] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[21])))) # (AB1_read_left_channel & (((HB3_q_b[21])))) ) ) # ( !AB1_data_out_shift_reg[21] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[21])))) # (AB1_read_left_channel & (((HB3_q_b[21])))) ) );


--S1L26 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6
S1L26 = AMPP_FUNCTION(!A1L65, !A1L60, !A1L59, !A1L63);


--TB1_ram_rom_data_reg[4] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--register power-up is low

TB1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L62, TB1L118, TB1L108);


--TB1L116 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5
TB1L116 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[4], !XB1M727, !XB1M151);


--E1L102 is dj_roomba_3000:dj_roomba|data_address~0
E1L102 = (E1_data_address_reg[0] & E1_data_address_reg[1]);


--E1L103 is dj_roomba_3000:dj_roomba|data_address~1
E1L103 = ( E1_data_address_reg[11] & ( E1_data_address_reg[12] & ( (E1_data_address_reg[13] & (E1_data_address_reg[8] & (E1_data_address_reg[9] & E1_data_address_reg[10]))) ) ) );


--E1L104 is dj_roomba_3000:dj_roomba|data_address~2
E1L104 = ( E1_data_address_reg[6] & ( E1_data_address_reg[7] & ( (E1_data_address_reg[2] & (E1_data_address_reg[3] & (E1_data_address_reg[4] & E1_data_address_reg[5]))) ) ) );


--E1L105 is dj_roomba_3000:dj_roomba|data_address~3
E1L105 = (E1L103 & E1L104);


--E1L86 is dj_roomba_3000:dj_roomba|data_address[13]~4
E1L86 = ( !SB1_q_a[7] & ( ((!SB1_q_a[5] & (E1L102 & E1L105))) # (E1L2) ) );


--E1L61 is dj_roomba_3000:dj_roomba|data_address[1]~5
E1L61 = (!SB1_q_a[6]) # (SB1_q_a[7]);


--G1L67 is generic_counter:uut|Equal0~0
G1L67 = ( !G1_count_sig[9] & ( (!G1_count_sig[7] & (G1_count_sig[5] & (G1_count_sig[6] & !G1_count_sig[8]))) ) );


--G1L68 is generic_counter:uut|Equal0~1
G1L68 = ( !G1_count_sig[2] & ( (!G1_count_sig[4] & (G1_count_sig[11] & (G1_count_sig[0] & !G1_count_sig[1]))) ) );


--G1L69 is generic_counter:uut|Equal0~2
G1L69 = ( G1L68 & ( (!G1_count_sig[10] & (G1_count_sig[3] & (G1_count_sig[12] & G1L67))) ) );


--E1L106 is dj_roomba_3000:dj_roomba|data_address~6
E1L106 = (E1_data_address_reg[0] & (E1_data_address_reg[1] & !SB1_q_a[5]));


--E1L59 is dj_roomba_3000:dj_roomba|data_address[0]~7
E1L59 = ( !SB1_q_a[7] & ( E1L6 ) ) # ( !SB1_q_a[7] & ( !E1L6 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L62 is dj_roomba_3000:dj_roomba|data_address[1]~8
E1L62 = ( !SB1_q_a[7] & ( E1L10 ) ) # ( !SB1_q_a[7] & ( !E1L10 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L64 is dj_roomba_3000:dj_roomba|data_address[2]~9
E1L64 = ( !SB1_q_a[7] & ( E1L14 ) ) # ( !SB1_q_a[7] & ( !E1L14 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L66 is dj_roomba_3000:dj_roomba|data_address[3]~10
E1L66 = ( !SB1_q_a[7] & ( E1L18 ) ) # ( !SB1_q_a[7] & ( !E1L18 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L68 is dj_roomba_3000:dj_roomba|data_address[4]~11
E1L68 = ( !SB1_q_a[7] & ( E1L22 ) ) # ( !SB1_q_a[7] & ( !E1L22 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L70 is dj_roomba_3000:dj_roomba|data_address[5]~12
E1L70 = ( !SB1_q_a[7] & ( E1L26 ) ) # ( !SB1_q_a[7] & ( !E1L26 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L72 is dj_roomba_3000:dj_roomba|data_address[6]~13
E1L72 = ( !SB1_q_a[7] & ( E1L30 ) ) # ( !SB1_q_a[7] & ( !E1L30 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L74 is dj_roomba_3000:dj_roomba|data_address[7]~14
E1L74 = ( !SB1_q_a[7] & ( E1L34 ) ) # ( !SB1_q_a[7] & ( !E1L34 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L76 is dj_roomba_3000:dj_roomba|data_address[8]~15
E1L76 = ( !SB1_q_a[7] & ( E1L38 ) ) # ( !SB1_q_a[7] & ( !E1L38 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L78 is dj_roomba_3000:dj_roomba|data_address[9]~16
E1L78 = ( !SB1_q_a[7] & ( E1L42 ) ) # ( !SB1_q_a[7] & ( !E1L42 & ( (E1L106 & (E1L103 & E1L104)) ) ) );


--E1L80 is dj_roomba_3000:dj_roomba|data_address[10]~17
E1L80 = ( !SB1_q_a[7] & ( E1L46 ) ) # ( !SB1_q_a[7] & ( !E1L46 & ( (!SB1_q_a[5] & (E1L102 & E1L105)) ) ) );


--E1L82 is dj_roomba_3000:dj_roomba|data_address[11]~18
E1L82 = ( !SB1_q_a[7] & ( E1L50 ) ) # ( !SB1_q_a[7] & ( !E1L50 & ( (!SB1_q_a[5] & (E1L102 & E1L105)) ) ) );


--E1L84 is dj_roomba_3000:dj_roomba|data_address[12]~19
E1L84 = ( !SB1_q_a[7] & ( E1L54 ) ) # ( !SB1_q_a[7] & ( !E1L54 & ( (!SB1_q_a[5] & (E1L102 & E1L105)) ) ) );


--S2L27 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7
S2L27 = AMPP_FUNCTION(!S2_word_counter[3], !S2_word_counter[1], !S2_word_counter[4], !S2_word_counter[0]);


--S2L28 is dj_roomba_3000:dj_roomba|rom_instructions:instructions|altsyncram:altsyncram_component|altsyncram_u944:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8
S2L28 = AMPP_FUNCTION(!A1L38, !A1L33, !A1L32, !S2_word_counter[2], !A1L36, !S2L27);


--X1L36 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]~0
X1L36 = (!KEY[0]) # ((!X1_s_i2c_transceiver.I2C_STATE_0_IDLE) # (X1_s_i2c_transceiver.I2C_STATE_2_START_BIT));


--X1L27 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit~0
X1L27 = ( W1_middle_of_low_level & ( C1_num_bits_to_transfer[0] & ( (!X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # (!X1_current_bit[2] $ (((X1_current_bit[0]) # (X1_current_bit[1])))) ) ) ) # ( !W1_middle_of_low_level & ( C1_num_bits_to_transfer[0] ) ) # ( W1_middle_of_low_level & ( !C1_num_bits_to_transfer[0] & ( (X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (!X1_current_bit[2] $ (((X1_current_bit[0]) # (X1_current_bit[1]))))) ) ) );


--X1L26 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[2]~1
X1L26 = (!KEY[0]) # ((!X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # (W1_middle_of_low_level));


--X1L28 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit~2
X1L28 = ( C1_num_bits_to_transfer[0] & ( (!X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE) # ((!W1_middle_of_low_level) # (!X1_current_bit[1] $ (X1_current_bit[0]))) ) ) # ( !C1_num_bits_to_transfer[0] & ( (X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (W1_middle_of_low_level & (!X1_current_bit[1] $ (X1_current_bit[0])))) ) );


--X1L10 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|Selector1~0
X1L10 = ( X1_s_i2c_transceiver.I2C_STATE_1_PRE_START & ( (!W1_middle_of_high_level) # ((!W1_new_clk & (!X1_s_i2c_transceiver.I2C_STATE_0_IDLE & V1_send_start_bit))) ) ) # ( !X1_s_i2c_transceiver.I2C_STATE_1_PRE_START & ( (!W1_new_clk & (!X1_s_i2c_transceiver.I2C_STATE_0_IDLE & V1_send_start_bit)) ) );


--X1L29 is audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit~3
X1L29 = (!X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & (((C1_num_bits_to_transfer[0])))) # (X1_s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE & ((!W1_middle_of_low_level & ((C1_num_bits_to_transfer[0]))) # (W1_middle_of_low_level & (!X1_current_bit[0]))));


--V1L42 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector0~0
V1L42 = (V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & ((!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE) # (!V1_transfer_data)));


--V1_rom_address_counter[1] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]
--register power-up is low

V1_rom_address_counter[1] = DFFEAS(V1L83, CLOCK_50,  ,  , V1L95,  ,  ,  ,  );


--V1L6 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~0
V1L6 = (V1_rom_address_counter[4] & (((V1_rom_address_counter[3]) # (V1_rom_address_counter[2])) # (V1_rom_address_counter[1])));


--V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS
--register power-up is low

V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS = DFFEAS(V1L86, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--V1_rom_address_counter[0] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]
--register power-up is low

V1_rom_address_counter[0] = DFFEAS(V1L84, CLOCK_50,  ,  , V1L95,  ,  ,  ,  );


--V1L5 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Equal0~0
V1L5 = ( V1_rom_address_counter[5] & ( !V1_rom_address_counter[0] & ( (V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & (!V1_rom_address_counter[3] & V1_rom_address_counter[4]))) ) ) );


--V1L43 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector0~1
V1L43 = ( V1L5 & ( ((!V1_rom_address_counter[5] & !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)) # (V1L42) ) ) # ( !V1L5 & ( ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((!V1L6) # (!V1_rom_address_counter[5])))) # (V1L42) ) );


--V1L44 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector1~0
V1L44 = (!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & (((V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)))) # (X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((!V1_transfer_data & ((V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1))) # (V1_transfer_data & (V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT))));


--V1L45 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector2~0
V1L45 = (!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & (((V1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2)))) # (X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((!V1_transfer_data & ((V1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2))) # (V1_transfer_data & (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1))));


--V1L46 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector2~1
V1L46 = ( V1L45 ) # ( !V1L45 & ( (V1L6 & (V1_rom_address_counter[5] & (!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & !V1L5))) ) );


--V1L94 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~13
V1L94 = (KEY[0] & (!X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & ((V1_s_i2c_auto_init.AUTO_STATE_4_WAIT) # (V1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT))));


--FB3L37 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~1
FB3L37 = ( D1L5 & ( D1L7 & ( (!KEY[0]) # (AB1_read_left_channel) ) ) ) # ( !D1L5 & ( D1L7 & ( (!KEY[0]) # (AB1_read_left_channel) ) ) ) # ( D1L5 & ( !D1L7 & ( (!KEY[0]) # (AB1_read_left_channel) ) ) ) # ( !D1L5 & ( !D1L7 & ( (!KEY[0]) # (!AB1_read_left_channel $ (((Z1L1) # (FB3_full_dff)))) ) ) );


--FB2_empty_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff
--register power-up is low

FB2_empty_dff = DFFEAS(FB2L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~1
Z1L2 = ( D1L3 & ( FB2_empty_dff & ( (!Z1_right_audio_fifo_read_space[1] & (Z1_right_audio_fifo_read_space[0] & ((!D1L1) # (!D1L2)))) # (Z1_right_audio_fifo_read_space[1] & (((!D1L1) # (!D1L2)))) ) ) ) # ( !D1L3 & ( FB2_empty_dff & ( (!D1L1) # (!D1L2) ) ) );


--Y2_last_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk
--register power-up is low

Y2_last_test_clk = DFFEAS(Y2_cur_test_clk, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Y2_cur_test_clk is audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk
--register power-up is low

Y2_cur_test_clk = DFFEAS(AUD_ADCLRCK, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~2
Z1L3 = (!FB2_full_dff & (!Y2_last_test_clk & (Y2_cur_test_clk & D1_done_adc_channel_sync)));


--FB2L12 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~0
FB2L12 = (!KEY[0]) # (!Z1L2 $ (!Z1L3));


--Z1L4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~3
Z1L4 = (!FB1_full_dff & (Y2_last_test_clk & (!Y2_cur_test_clk & D1_done_adc_channel_sync)));


--FB1_empty_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff
--register power-up is low

FB1_empty_dff = DFFEAS(FB1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--Z1L5 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~4
Z1L5 = ( D1L3 & ( FB1_empty_dff & ( (!Z1_right_audio_fifo_read_space[1] & (Z1_right_audio_fifo_read_space[0] & ((!D1L1) # (!D1L2)))) # (Z1_right_audio_fifo_read_space[1] & (((!D1L1) # (!D1L2)))) ) ) ) # ( !D1L3 & ( FB1_empty_dff & ( (!D1L1) # (!D1L2) ) ) );


--FB1L12 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~0
FB1L12 = (!KEY[0]) # (!Z1L4 $ (!Z1L5));


--FB1L1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~0
FB1L1 = ( KB1_counter_reg_bit[0] & ( (KB1_counter_reg_bit[4] & (KB1_counter_reg_bit[3] & (KB1_counter_reg_bit[2] & KB1_counter_reg_bit[1]))) ) );


--FB1L2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~1
FB1L2 = ( !Z1L5 & ( FB1L1 & ( ((KB1_counter_reg_bit[6] & (KB1_counter_reg_bit[5] & Z1L4))) # (FB1_full_dff) ) ) ) # ( !Z1L5 & ( !FB1L1 & ( FB1_full_dff ) ) );


--FB2L1 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~0
FB2L1 = ( KB2_counter_reg_bit[2] & ( (KB2_counter_reg_bit[6] & (KB2_counter_reg_bit[5] & (KB2_counter_reg_bit[4] & KB2_counter_reg_bit[3]))) ) );


--FB2L2 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~1
FB2L2 = ( FB2L1 & ( Z1L3 & ( (!Z1L2 & (((KB2_counter_reg_bit[1] & KB2_counter_reg_bit[0])) # (FB2_full_dff))) ) ) ) # ( !FB2L1 & ( Z1L3 & ( (FB2_full_dff & !Z1L2) ) ) ) # ( FB2L1 & ( !Z1L3 & ( (FB2_full_dff & !Z1L2) ) ) ) # ( !FB2L1 & ( !Z1L3 & ( (FB2_full_dff & !Z1L2) ) ) );


--TB1L117 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6
TB1L117 = AMPP_FUNCTION(!A1L63, !TB1L75, !XB1_address_reg_b[0], !XB1M1159, !XB1M583);


--FB4L37 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~1
FB4L37 = ( D1L7 & ( FB4_full_dff & ( (!KEY[0]) # (AB1L132) ) ) ) # ( !D1L7 & ( FB4_full_dff & ( (!KEY[0]) # (AB1L132) ) ) ) # ( D1L7 & ( !FB4_full_dff & ( (!KEY[0]) # (AB1L132) ) ) ) # ( !D1L7 & ( !FB4_full_dff & ( (!KEY[0]) # (!AB1L132 $ (((D1L5) # (Z1L1)))) ) ) );


--TB1_ram_rom_data_reg[14] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]
--register power-up is low

TB1_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L62, TB1L119, TB1L108);


--ZB1L14 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w13_n0_mux_dataout~0
ZB1L14 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a13))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a29));


--AB1L97 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~5
AB1L97 = ( AB1_data_out_shift_reg[20] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[20])))) # (AB1_read_left_channel & (((HB3_q_b[20])))) ) ) # ( !AB1_data_out_shift_reg[20] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[20])))) # (AB1_read_left_channel & (((HB3_q_b[20])))) ) );


--TB1_ram_rom_data_reg[5] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--register power-up is low

TB1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L62, TB1L120, TB1L108);


--TB1L118 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7
TB1L118 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[5], !XB1M763, !XB1M187);


--V1_data_out[5] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]
--register power-up is low

V1_data_out[5] = DFFEAS(V1L62, CLOCK_50,  ,  , V1L51,  ,  ,  ,  );


--C1L4 is audio_and_video_config:cfg|data_to_transfer[1]~0
C1L4 = (!KEY[0]) # (!V1_s_i2c_auto_init.AUTO_STATE_7_DONE);


--V1_data_out[7] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]
--register power-up is low

V1_data_out[7] = DFFEAS(V1L64, CLOCK_50,  ,  , V1L51,  ,  ,  ,  );


--V1_data_out[4] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]
--register power-up is low

V1_data_out[4] = DFFEAS(V1L65, CLOCK_50,  ,  , V1L51,  ,  ,  ,  );


--C1L13 is audio_and_video_config:cfg|num_bits_to_transfer~0
C1L13 = (!V1_s_i2c_auto_init.AUTO_STATE_7_DONE) # (C1_num_bits_to_transfer[0]);


--V1_data_out[6] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]
--register power-up is low

V1_data_out[6] = DFFEAS(V1L72, CLOCK_50,  ,  , V1L51,  ,  ,  ,  );


--V1L83 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter~0
V1L83 = (KEY[0] & (!V1_rom_address_counter[1] $ (!V1_rom_address_counter[0])));


--V1_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER
--register power-up is low

V1_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER = DFFEAS(V1L96, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--V1L95 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~14
V1L95 = (!KEY[0]) # (V1_s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER);


--V1L1 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Add0~0
V1L1 = !V1_rom_address_counter[2] $ (((!V1_rom_address_counter[1]) # (!V1_rom_address_counter[0])));


--V1L2 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Add0~1
V1L2 = !V1_rom_address_counter[3] $ (((!V1_rom_address_counter[1]) # ((!V1_rom_address_counter[2]) # (!V1_rom_address_counter[0]))));


--V1L3 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Add0~2
V1L3 = ( V1_rom_address_counter[0] & ( !V1_rom_address_counter[4] $ (((!V1_rom_address_counter[1]) # ((!V1_rom_address_counter[2]) # (!V1_rom_address_counter[3])))) ) ) # ( !V1_rom_address_counter[0] & ( V1_rom_address_counter[4] ) );


--V1L4 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Add0~3
V1L4 = ( V1_rom_address_counter[5] & ( V1_rom_address_counter[0] & ( (!V1_rom_address_counter[1]) # ((!V1_rom_address_counter[2]) # ((!V1_rom_address_counter[3]) # (!V1_rom_address_counter[4]))) ) ) ) # ( !V1_rom_address_counter[5] & ( V1_rom_address_counter[0] & ( (V1_rom_address_counter[1] & (V1_rom_address_counter[2] & (V1_rom_address_counter[3] & V1_rom_address_counter[4]))) ) ) ) # ( V1_rom_address_counter[5] & ( !V1_rom_address_counter[0] ) );


--V1L84 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter~1
V1L84 = (KEY[0] & !V1_rom_address_counter[0]);


--V1L47 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector3~0
V1L47 = (X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & (((V1_transfer_data & V1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2)) # (V1_s_i2c_auto_init.AUTO_STATE_4_WAIT)));


--FB2_usedw_is_1_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff
--register power-up is low

FB2_usedw_is_1_dff = DFFEAS(FB2L13, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB2_usedw_is_0_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff
--register power-up is low

FB2_usedw_is_0_dff = DFFEAS(FB2L7, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB2L6 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~0
FB2L6 = ( FB2_usedw_is_0_dff & ( (KEY[0] & ((!Z1L2) # (!FB2_usedw_is_1_dff))) ) ) # ( !FB2_usedw_is_0_dff & ( (KEY[0] & (Z1L2 & (!Z1L3 & !FB2_usedw_is_1_dff))) ) );


--AUD_ADCLRCK is AUD_ADCLRCK
AUD_ADCLRCK = INPUT();


--D1L9 is audio_codec:codec|done_adc_channel_sync~0
D1L9 = ((!Y2_last_test_clk & Y2_cur_test_clk)) # (D1_done_adc_channel_sync);


--FB1_usedw_is_1_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_1_dff
--register power-up is low

FB1_usedw_is_1_dff = DFFEAS(FB1L13, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB1_usedw_is_0_dff is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_is_0_dff
--register power-up is low

FB1_usedw_is_0_dff = DFFEAS(FB1L7, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--FB1L6 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~0
FB1L6 = ( FB1_usedw_is_0_dff & ( (KEY[0] & ((!Z1L5) # (!FB1_usedw_is_1_dff))) ) ) # ( !FB1_usedw_is_0_dff & ( (KEY[0] & (!Z1L4 & (Z1L5 & !FB1_usedw_is_1_dff))) ) );


--TB1L119 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8
TB1L119 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[15], !XB1M1123, !XB1M547);


--TB1_ram_rom_data_reg[13] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]
--register power-up is low

TB1_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L62, TB1L121, TB1L108);


--ZB1L13 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w12_n0_mux_dataout~0
ZB1L13 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a12))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a28));


--AB1L98 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~6
AB1L98 = ( AB1_data_out_shift_reg[19] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[19])))) # (AB1_read_left_channel & (((HB3_q_b[19])))) ) ) # ( !AB1_data_out_shift_reg[19] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[19])))) # (AB1_read_left_channel & (((HB3_q_b[19])))) ) );


--TB1_ram_rom_data_reg[6] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--register power-up is low

TB1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L62, TB1L122, TB1L108);


--TB1L120 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9
TB1L120 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[6], !XB1M799, !XB1M223);


--V1L7 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~1
V1L7 = ( V1_rom_address_counter[5] & ( V1_rom_address_counter[3] & ( (!V1_rom_address_counter[4] & (!V1_rom_address_counter[2] $ (((V1_rom_address_counter[0]) # (V1_rom_address_counter[1]))))) ) ) ) # ( !V1_rom_address_counter[5] & ( V1_rom_address_counter[3] & ( (V1_rom_address_counter[4] & (!V1_rom_address_counter[2] $ (((V1_rom_address_counter[1] & V1_rom_address_counter[0]))))) ) ) ) # ( V1_rom_address_counter[5] & ( !V1_rom_address_counter[3] & ( (!V1_rom_address_counter[4] & (V1_rom_address_counter[2] & (!V1_rom_address_counter[1] & V1_rom_address_counter[0]))) ) ) ) # ( !V1_rom_address_counter[5] & ( !V1_rom_address_counter[3] & ( (!V1_rom_address_counter[2] & ((!V1_rom_address_counter[4] & (V1_rom_address_counter[1])) # (V1_rom_address_counter[4] & ((V1_rom_address_counter[0]))))) ) ) );


--V1L59 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~0
V1L59 = (KEY[0] & (!V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)));


--V1L8 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~2
V1L8 = ( V1_rom_address_counter[3] & ( V1_rom_address_counter[2] & ( (!V1_rom_address_counter[5] & (((!V1_rom_address_counter[1] & !V1_rom_address_counter[0])) # (V1_rom_address_counter[4]))) # (V1_rom_address_counter[5] & (!V1_rom_address_counter[4])) ) ) ) # ( !V1_rom_address_counter[3] & ( V1_rom_address_counter[2] & ( (!V1_rom_address_counter[5] & (V1_rom_address_counter[4] & ((!V1_rom_address_counter[1]) # (!V1_rom_address_counter[0])))) ) ) ) # ( V1_rom_address_counter[3] & ( !V1_rom_address_counter[2] & ( (V1_rom_address_counter[1] & ((!V1_rom_address_counter[5] & (V1_rom_address_counter[4])) # (V1_rom_address_counter[5] & (!V1_rom_address_counter[4] & V1_rom_address_counter[0])))) ) ) ) # ( !V1_rom_address_counter[3] & ( !V1_rom_address_counter[2] & ( (V1_rom_address_counter[5] & ((!V1_rom_address_counter[4] & ((!V1_rom_address_counter[1]) # (!V1_rom_address_counter[0]))) # (V1_rom_address_counter[4] & (!V1_rom_address_counter[1] & !V1_rom_address_counter[0])))) ) ) );


--V1L60 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~1
V1L60 = (KEY[0] & ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)));


--V1L9 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~3
V1L9 = (!V1_rom_address_counter[4] & ((!V1_rom_address_counter[3]) # ((!V1_rom_address_counter[1] & !V1_rom_address_counter[2]))));


--V1L61 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~2
V1L61 = ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (KEY[0] & (V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & !V1_rom_address_counter[5]))) ) );


--V1L62 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~3
V1L62 = ( V1L9 & ( V1L61 ) ) # ( !V1L9 & ( V1L61 & ( (!V1L7 & (((V1L8 & V1L60)))) # (V1L7 & (((V1L8 & V1L60)) # (V1L59))) ) ) ) # ( V1L9 & ( !V1L61 & ( (!V1L7 & (((V1L8 & V1L60)))) # (V1L7 & (((V1L8 & V1L60)) # (V1L59))) ) ) ) # ( !V1L9 & ( !V1L61 & ( (!V1L7 & (((V1L8 & V1L60)))) # (V1L7 & (((V1L8 & V1L60)) # (V1L59))) ) ) );


--V1L51 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]~4
V1L51 = ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!KEY[0]) # (((V1_s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)) # (V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT)) ) ) # ( !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS );


--V1L48 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Selector6~0
V1L48 = ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & V1L5)) # (V1_s_i2c_auto_init.AUTO_STATE_7_DONE);


--V1L63 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~5
V1L63 = (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS);


--V1L64 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~6
V1L64 = (KEY[0] & (!V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & V1L41));


--V1L10 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~4
V1L10 = ( V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[0] & (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) ) ) ) # ( !V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[1] & (V1_rom_address_counter[0] & ((V1_rom_address_counter[3]) # (V1_rom_address_counter[2])))) # (V1_rom_address_counter[1] & (V1_rom_address_counter[2] & (!V1_rom_address_counter[0] $ (V1_rom_address_counter[3])))) ) ) ) # ( V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (!V1_rom_address_counter[1] & (V1_rom_address_counter[2] & (!V1_rom_address_counter[0] $ (!V1_rom_address_counter[3])))) # (V1_rom_address_counter[1] & (!V1_rom_address_counter[0] & (!V1_rom_address_counter[2]))) ) ) ) # ( !V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (!V1_rom_address_counter[2] & (((!V1_rom_address_counter[3])))) # (V1_rom_address_counter[2] & (!V1_rom_address_counter[0] & (!V1_rom_address_counter[1]))) ) ) );


--V1L11 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~5
V1L11 = ( V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[0] & (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) ) ) ) # ( !V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[2] & (V1_rom_address_counter[1] & (!V1_rom_address_counter[0] $ (!V1_rom_address_counter[3])))) # (V1_rom_address_counter[2] & (!V1_rom_address_counter[0] & ((!V1_rom_address_counter[3])))) ) ) ) # ( V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( ((!V1_rom_address_counter[1] & ((V1_rom_address_counter[3]) # (V1_rom_address_counter[0]))) # (V1_rom_address_counter[1] & ((!V1_rom_address_counter[3])))) # (V1_rom_address_counter[2]) ) ) ) # ( !V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (V1_rom_address_counter[3] & ((!V1_rom_address_counter[1]) # (!V1_rom_address_counter[2]))) ) ) );


--V1L65 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~7
V1L65 = ( V1L11 & ( V1L61 & ( (((V1L59 & V1L10)) # (V1L9)) # (V1L60) ) ) ) # ( !V1L11 & ( V1L61 & ( ((V1L59 & V1L10)) # (V1L9) ) ) ) # ( V1L11 & ( !V1L61 & ( ((V1L59 & V1L10)) # (V1L60) ) ) ) # ( !V1L11 & ( !V1L61 & ( (V1L59 & V1L10) ) ) );


--V1_data_out[1] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]
--register power-up is low

V1_data_out[1] = DFFEAS(V1L68, CLOCK_50,  ,  , V1L51,  ,  ,  ,  );


--V1_data_out[3] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]
--register power-up is low

V1_data_out[3] = DFFEAS(V1L69, CLOCK_50,  ,  , V1L51,  ,  ,  ,  );


--V1_data_out[0] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]
--register power-up is low

V1_data_out[0] = DFFEAS(V1L70, CLOCK_50,  ,  , V1L51,  ,  ,  ,  );


--V1_data_out[2] is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]
--register power-up is low

V1_data_out[2] = DFFEAS(V1L71, CLOCK_50,  ,  , V1L51,  ,  ,  ,  );


--V1L12 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~6
V1L12 = (!V1_rom_address_counter[2] & (((V1_rom_address_counter[4])))) # (V1_rom_address_counter[2] & (!V1_rom_address_counter[4] & ((V1_rom_address_counter[1]) # (V1_rom_address_counter[0]))));


--V1L13 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~7
V1L13 = (V1_rom_address_counter[4] & (((V1_rom_address_counter[2]) # (V1_rom_address_counter[1])) # (V1_rom_address_counter[0])));


--V1L14 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~8
V1L14 = ((V1_rom_address_counter[2] & ((V1_rom_address_counter[1]) # (V1_rom_address_counter[0])))) # (V1_rom_address_counter[4]);


--V1L15 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~9
V1L15 = ( V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[0] & (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) ) ) ) # ( !V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[0] & (V1_rom_address_counter[3] & (!V1_rom_address_counter[1] $ (V1_rom_address_counter[2])))) # (V1_rom_address_counter[0] & (V1_rom_address_counter[2] & ((!V1_rom_address_counter[1]) # (V1_rom_address_counter[3])))) ) ) ) # ( V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (!V1_rom_address_counter[2] & (V1_rom_address_counter[0] & (!V1_rom_address_counter[1] $ (!V1_rom_address_counter[3])))) # (V1_rom_address_counter[2] & (!V1_rom_address_counter[3] & (!V1_rom_address_counter[0] $ (V1_rom_address_counter[1])))) ) ) ) # ( !V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (V1_rom_address_counter[1] & ((!V1_rom_address_counter[0] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3])) # (V1_rom_address_counter[0] & ((!V1_rom_address_counter[2]) # (!V1_rom_address_counter[3]))))) ) ) );


--V1L66 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~8
V1L66 = ( V1_rom_address_counter[5] & ( (V1_rom_address_counter[4] & (((V1_rom_address_counter[3]) # (V1_rom_address_counter[2])) # (V1_rom_address_counter[1]))) ) ) # ( !V1_rom_address_counter[5] & ( (!V1_rom_address_counter[4] & ((!V1_rom_address_counter[3]) # ((!V1_rom_address_counter[1] & !V1_rom_address_counter[2])))) ) );


--V1L67 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~9
V1L67 = ( V1L66 & ( (KEY[0] & (!V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & (V1L63 & V1L15))) ) ) # ( !V1L66 & ( (KEY[0] & (V1L63 & ((V1L15) # (V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT)))) ) );


--V1L96 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init~15
V1L96 = (KEY[0] & (X1_s_i2c_transceiver.I2C_STATE_6_COMPLETE & V1_s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT));


--FB2L13 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~1
FB2L13 = ( FB2_usedw_is_0_dff & ( FB2_usedw_is_2_dff & ( (KEY[0] & ((!Z1L2 & (!Z1L3 & FB2_usedw_is_1_dff)) # (Z1L2 & ((!Z1L3) # (FB2_usedw_is_1_dff))))) ) ) ) # ( !FB2_usedw_is_0_dff & ( FB2_usedw_is_2_dff & ( (KEY[0] & ((!Z1L2 $ (!Z1L3)) # (FB2_usedw_is_1_dff))) ) ) ) # ( FB2_usedw_is_0_dff & ( !FB2_usedw_is_2_dff & ( (KEY[0] & (FB2_usedw_is_1_dff & (!Z1L2 $ (Z1L3)))) ) ) ) # ( !FB2_usedw_is_0_dff & ( !FB2_usedw_is_2_dff & ( (KEY[0] & ((!Z1L2 & ((FB2_usedw_is_1_dff) # (Z1L3))) # (Z1L2 & (Z1L3 & FB2_usedw_is_1_dff)))) ) ) );


--FB2L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~1
FB2L7 = ( FB2_usedw_is_0_dff & ( (KEY[0] & ((!Z1L2) # ((!FB2_usedw_is_1_dff) # (Z1L3)))) ) ) # ( !FB2_usedw_is_0_dff & ( (KEY[0] & ((!Z1L2 & (Z1L3)) # (Z1L2 & (!Z1L3 & !FB2_usedw_is_1_dff)))) ) );


--FB2L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~2
FB2L3 = (!KB2_counter_reg_bit[6] & (!KB2_counter_reg_bit[5] & (!KB2_counter_reg_bit[4] & !KB2_counter_reg_bit[3])));


--FB2L4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~3
FB2L4 = (!KB2_counter_reg_bit[2] & (KB2_counter_reg_bit[1] & (KB2_counter_reg_bit[0] & FB2L3)));


--FB2L14 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_2~0
FB2L14 = ( FB2L4 & ( (!Z1L2 & ((!Z1L3 & ((FB2_usedw_is_2_dff))) # (Z1L3 & (FB2_usedw_is_1_dff)))) # (Z1L2 & ((!Z1L3) # ((FB2_usedw_is_2_dff)))) ) ) # ( !FB2L4 & ( (!Z1L2 & ((!Z1L3 & ((FB2_usedw_is_2_dff))) # (Z1L3 & (FB2_usedw_is_1_dff)))) # (Z1L2 & (Z1L3 & ((FB2_usedw_is_2_dff)))) ) );


--FB1L13 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_1~1
FB1L13 = ( FB1_usedw_is_0_dff & ( FB1_usedw_is_2_dff & ( (KEY[0] & ((!Z1L4 & ((FB1_usedw_is_1_dff) # (Z1L5))) # (Z1L4 & (Z1L5 & FB1_usedw_is_1_dff)))) ) ) ) # ( !FB1_usedw_is_0_dff & ( FB1_usedw_is_2_dff & ( (KEY[0] & ((!Z1L4 $ (!Z1L5)) # (FB1_usedw_is_1_dff))) ) ) ) # ( FB1_usedw_is_0_dff & ( !FB1_usedw_is_2_dff & ( (KEY[0] & (FB1_usedw_is_1_dff & (!Z1L4 $ (Z1L5)))) ) ) ) # ( !FB1_usedw_is_0_dff & ( !FB1_usedw_is_2_dff & ( (KEY[0] & ((!Z1L4 & (!Z1L5 & FB1_usedw_is_1_dff)) # (Z1L4 & ((!Z1L5) # (FB1_usedw_is_1_dff))))) ) ) );


--FB1L7 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|empty_dff~1
FB1L7 = ( FB1_usedw_is_0_dff & ( (KEY[0] & (((!Z1L5) # (!FB1_usedw_is_1_dff)) # (Z1L4))) ) ) # ( !FB1_usedw_is_0_dff & ( (KEY[0] & ((!Z1L4 & (Z1L5 & !FB1_usedw_is_1_dff)) # (Z1L4 & (!Z1L5)))) ) );


--FB1L3 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~2
FB1L3 = (!KB1_counter_reg_bit[6] & (!KB1_counter_reg_bit[5] & (!KB1_counter_reg_bit[4] & !KB1_counter_reg_bit[3])));


--FB1L4 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|_~3
FB1L4 = (!KB1_counter_reg_bit[2] & (KB1_counter_reg_bit[1] & (KB1_counter_reg_bit[0] & FB1L3)));


--FB1L14 is audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|usedw_will_be_2~0
FB1L14 = ( FB1L4 & ( (!Z1L4 & (((FB1_usedw_is_2_dff)) # (Z1L5))) # (Z1L4 & ((!Z1L5 & (FB1_usedw_is_1_dff)) # (Z1L5 & ((FB1_usedw_is_2_dff))))) ) ) # ( !FB1L4 & ( (!Z1L4 & (!Z1L5 & ((FB1_usedw_is_2_dff)))) # (Z1L4 & ((!Z1L5 & (FB1_usedw_is_1_dff)) # (Z1L5 & ((FB1_usedw_is_2_dff))))) ) );


--TB1L121 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10
TB1L121 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[14], !XB1M1087, !XB1M511);


--TB1_ram_rom_data_reg[12] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]
--register power-up is low

TB1_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L62, TB1L123, TB1L108);


--ZB1L12 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w11_n0_mux_dataout~0
ZB1L12 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a11))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a27));


--AB1L99 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~7
AB1L99 = ( AB1_data_out_shift_reg[18] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[18])))) # (AB1_read_left_channel & (((HB3_q_b[18])))) ) ) # ( !AB1_data_out_shift_reg[18] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[18])))) # (AB1_read_left_channel & (((HB3_q_b[18])))) ) );


--TB1_ram_rom_data_reg[7] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--register power-up is low

TB1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L62, TB1L124, TB1L108);


--TB1L122 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11
TB1L122 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[7], !XB1M835, !XB1M259);


--V1L16 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~10
V1L16 = ( V1_rom_address_counter[3] & ( V1_rom_address_counter[2] & ( (!V1_rom_address_counter[0] & ((!V1_rom_address_counter[1]) # ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)))) ) ) ) # ( !V1_rom_address_counter[3] & ( V1_rom_address_counter[2] & ( (V1_rom_address_counter[0] & ((!V1_rom_address_counter[1]) # ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)))) ) ) ) # ( V1_rom_address_counter[3] & ( !V1_rom_address_counter[2] & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((V1_rom_address_counter[0]))) # (V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (!V1_rom_address_counter[1] & !V1_rom_address_counter[0])))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (((V1_rom_address_counter[0])))) ) ) ) # ( !V1_rom_address_counter[3] & ( !V1_rom_address_counter[2] & ( ((!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)) # (V1_rom_address_counter[0]) ) ) );


--V1L17 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~11
V1L17 = ( V1_rom_address_counter[0] & ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ((!V1_rom_address_counter[2] & ((V1_rom_address_counter[3]))) # (V1_rom_address_counter[2] & (!V1_rom_address_counter[1] & !V1_rom_address_counter[3])))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (((V1_rom_address_counter[3])))) ) ) ) # ( !V1_rom_address_counter[0] & ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (V1_rom_address_counter[3] & (!V1_rom_address_counter[1] $ (!V1_rom_address_counter[2])))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (!V1_rom_address_counter[3] $ (((V1_rom_address_counter[1] & V1_rom_address_counter[2]))))) ) ) ) # ( V1_rom_address_counter[0] & ( !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( V1_rom_address_counter[3] ) ) ) # ( !V1_rom_address_counter[0] & ( !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( !V1_rom_address_counter[3] $ (((V1_rom_address_counter[1] & V1_rom_address_counter[2]))) ) ) );


--V1L18 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~12
V1L18 = ( V1_rom_address_counter[0] & ( V1_rom_address_counter[3] & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS $ (((V1_rom_address_counter[2] & !V1_rom_address_counter[1]))))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (((!V1_rom_address_counter[2]) # (V1_rom_address_counter[1])))) ) ) ) # ( !V1_rom_address_counter[0] & ( V1_rom_address_counter[3] & ( (V1_rom_address_counter[2] & V1_rom_address_counter[1]) ) ) ) # ( V1_rom_address_counter[0] & ( !V1_rom_address_counter[3] & ( (!V1_rom_address_counter[2] & (((!V1_rom_address_counter[1])))) # (V1_rom_address_counter[2] & (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & V1_rom_address_counter[1]))) ) ) ) # ( !V1_rom_address_counter[0] & ( !V1_rom_address_counter[3] & ( (!V1_rom_address_counter[2] & (V1_rom_address_counter[1] & ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)))) ) ) );


--V1L19 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~13
V1L19 = ((!V1_rom_address_counter[0] $ (V1L63)) # (V1_rom_address_counter[2])) # (V1_rom_address_counter[1]);


--V1L68 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~10
V1L68 = (KEY[0] & (!V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & V1L35));


--V1L20 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~14
V1L20 = ( V1_rom_address_counter[3] & ( V1_rom_address_counter[2] & ( (!V1_rom_address_counter[0] & (!V1_rom_address_counter[1] & ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)))) ) ) ) # ( !V1_rom_address_counter[3] & ( V1_rom_address_counter[2] & ( ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # ((V1_rom_address_counter[0] & V1_rom_address_counter[1]))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1) ) ) ) # ( V1_rom_address_counter[3] & ( !V1_rom_address_counter[2] & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (!V1_rom_address_counter[0] & !V1_rom_address_counter[1]))) ) ) ) # ( !V1_rom_address_counter[3] & ( !V1_rom_address_counter[2] & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) ) ) );


--V1L21 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~15
V1L21 = ( V1_rom_address_counter[2] & ( V1_rom_address_counter[1] & ( (!V1_rom_address_counter[3] & (!V1_rom_address_counter[0] $ (((!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS))))) ) ) ) # ( !V1_rom_address_counter[2] & ( V1_rom_address_counter[1] & ( ((!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS)) # (V1_rom_address_counter[0]) ) ) ) # ( V1_rom_address_counter[2] & ( !V1_rom_address_counter[1] & ( (!V1_rom_address_counter[3] & (V1_rom_address_counter[0] & ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)))) ) ) ) # ( !V1_rom_address_counter[2] & ( !V1_rom_address_counter[1] & ( (!V1_rom_address_counter[3] & (!V1_rom_address_counter[0] & ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)))) # (V1_rom_address_counter[3] & (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & V1_rom_address_counter[0]))) ) ) );


--V1L22 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~16
V1L22 = (!V1_rom_address_counter[0] & (((!V1_rom_address_counter[1] & !V1L63)) # (V1_rom_address_counter[2]))) # (V1_rom_address_counter[0] & ((!V1L63) # ((!V1_rom_address_counter[1] & !V1_rom_address_counter[2]))));


--V1L23 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~17
V1L23 = ( V1_rom_address_counter[0] & ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) ) ) ) # ( V1_rom_address_counter[0] & ( !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3])) ) ) );


--V1L69 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~11
V1L69 = (KEY[0] & (!V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & V1L31));


--V1L24 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~18
V1L24 = ( V1_rom_address_counter[0] & ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_rom_address_counter[3] & (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (V1_rom_address_counter[1]))) # (V1_rom_address_counter[3] & (!V1_rom_address_counter[2] & ((!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1) # (V1_rom_address_counter[1])))) ) ) ) # ( !V1_rom_address_counter[0] & ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_rom_address_counter[1] & (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) # (V1_rom_address_counter[1] & (!V1_rom_address_counter[3] $ (((V1_rom_address_counter[2]) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1))))) ) ) ) # ( V1_rom_address_counter[0] & ( !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & V1_rom_address_counter[3])) ) ) ) # ( !V1_rom_address_counter[0] & ( !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (V1_rom_address_counter[1] & V1_rom_address_counter[3]) ) ) );


--V1L25 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~19
V1L25 = ( V1_rom_address_counter[2] & ( V1_rom_address_counter[3] & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS $ (((V1_rom_address_counter[0] & !V1_rom_address_counter[1]))))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (((!V1_rom_address_counter[0]) # (V1_rom_address_counter[1])))) ) ) ) # ( !V1_rom_address_counter[2] & ( V1_rom_address_counter[3] & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((!V1_rom_address_counter[1]))) # (V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (V1_rom_address_counter[0] & V1_rom_address_counter[1])))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (((!V1_rom_address_counter[1])))) ) ) ) # ( V1_rom_address_counter[2] & ( !V1_rom_address_counter[3] & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ((!V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (!V1_rom_address_counter[0])) # (V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ((!V1_rom_address_counter[1]))))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (((!V1_rom_address_counter[0])))) ) ) ) # ( !V1_rom_address_counter[2] & ( !V1_rom_address_counter[3] & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & (V1_rom_address_counter[0] & V1_rom_address_counter[1]))) ) ) );


--V1L26 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~20
V1L26 = ( V1_rom_address_counter[0] & ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (V1_rom_address_counter[3] & ((V1_rom_address_counter[2]) # (V1_rom_address_counter[1])))) ) ) ) # ( !V1_rom_address_counter[0] & ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_rom_address_counter[1] & (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & ((!V1_rom_address_counter[3])))) # (V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & ((!V1_rom_address_counter[3]) # (V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1)))) ) ) ) # ( V1_rom_address_counter[0] & ( !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (V1_rom_address_counter[3] & ((V1_rom_address_counter[2]) # (V1_rom_address_counter[1]))) ) ) ) # ( !V1_rom_address_counter[0] & ( !V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_rom_address_counter[1] & ((!V1_rom_address_counter[3]))) # (V1_rom_address_counter[1] & (!V1_rom_address_counter[2])) ) ) );


--V1L27 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~21
V1L27 = ( V1_rom_address_counter[0] & ( V1_s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS & ( (!V1_s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 & (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) ) ) );


--V1L28 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~22
V1L28 = ( V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( V1L27 ) ) ) # ( !V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( V1L26 ) ) ) # ( V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( V1L25 ) ) ) # ( !V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( V1L24 ) ) );


--V1L70 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~12
V1L70 = (KEY[0] & (!V1_s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT & V1L28));


--V1L29 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~23
V1L29 = ( V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (V1_rom_address_counter[0] & (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) ) ) ) # ( !V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (!V1_rom_address_counter[2] & (!V1_rom_address_counter[0] & (V1_rom_address_counter[1] & !V1_rom_address_counter[3]))) # (V1_rom_address_counter[2] & (V1_rom_address_counter[3] & ((!V1_rom_address_counter[0]) # (V1_rom_address_counter[1])))) ) ) ) # ( V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (!V1_rom_address_counter[0] & ((!V1_rom_address_counter[1] & (V1_rom_address_counter[2] & !V1_rom_address_counter[3])) # (V1_rom_address_counter[1] & ((V1_rom_address_counter[3]))))) # (V1_rom_address_counter[0] & (V1_rom_address_counter[1] & (!V1_rom_address_counter[2]))) ) ) ) # ( !V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (!V1_rom_address_counter[1] & (((!V1_rom_address_counter[0] & V1_rom_address_counter[3])) # (V1_rom_address_counter[2]))) # (V1_rom_address_counter[1] & (!V1_rom_address_counter[0] & (V1_rom_address_counter[2] & V1_rom_address_counter[3]))) ) ) );


--V1L30 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~24
V1L30 = ( V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( (V1_rom_address_counter[0] & (!V1_rom_address_counter[1] & (!V1_rom_address_counter[2] & !V1_rom_address_counter[3]))) ) ) ) # ( !V1_rom_address_counter[4] & ( V1_rom_address_counter[5] & ( !V1_rom_address_counter[2] $ ((((V1_rom_address_counter[0] & V1_rom_address_counter[1])) # (V1_rom_address_counter[3]))) ) ) ) # ( V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (!V1_rom_address_counter[2] & ((!V1_rom_address_counter[0] & ((!V1_rom_address_counter[1]) # (V1_rom_address_counter[3]))) # (V1_rom_address_counter[0] & (!V1_rom_address_counter[1] & V1_rom_address_counter[3])))) # (V1_rom_address_counter[2] & (!V1_rom_address_counter[3] $ (((V1_rom_address_counter[0] & V1_rom_address_counter[1]))))) ) ) ) # ( !V1_rom_address_counter[4] & ( !V1_rom_address_counter[5] & ( (V1_rom_address_counter[1] & (((!V1_rom_address_counter[2]) # (!V1_rom_address_counter[3])) # (V1_rom_address_counter[0]))) ) ) );


--V1L71 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out~13
V1L71 = ( V1L30 & ( V1L61 & ( (((V1L59 & V1L29)) # (V1L9)) # (V1L60) ) ) ) # ( !V1L30 & ( V1L61 & ( ((V1L59 & V1L29)) # (V1L9) ) ) ) # ( V1L30 & ( !V1L61 & ( ((V1L59 & V1L29)) # (V1L60) ) ) ) # ( !V1L30 & ( !V1L61 & ( (V1L59 & V1L29) ) ) );


--TB1L123 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12
TB1L123 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[13], !XB1M1051, !XB1M475);


--TB1_ram_rom_data_reg[11] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]
--register power-up is low

TB1_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L62, TB1L125, TB1L108);


--ZB1L11 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w10_n0_mux_dataout~0
ZB1L11 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a10))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a26));


--AB1L100 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~8
AB1L100 = ( AB1_data_out_shift_reg[17] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[17])))) # (AB1_read_left_channel & (((HB3_q_b[17])))) ) ) # ( !AB1_data_out_shift_reg[17] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[17])))) # (AB1_read_left_channel & (((HB3_q_b[17])))) ) );


--TB1_ram_rom_data_reg[8] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]
--register power-up is low

TB1_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L62, TB1L126, TB1L108);


--TB1L124 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13
TB1L124 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[8], !XB1M871, !XB1M295);


--TB1L125 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~14
TB1L125 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[12], !XB1M1015, !XB1M439);


--TB1_ram_rom_data_reg[10] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]
--register power-up is low

TB1_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L62, TB1L127, TB1L108);


--ZB1L10 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w9_n0_mux_dataout~0
ZB1L10 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a9))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a25));


--AB1L101 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~9
AB1L101 = ( AB1_data_out_shift_reg[16] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[16])))) # (AB1_read_left_channel & (((HB3_q_b[16])))) ) ) # ( !AB1_data_out_shift_reg[16] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[16])))) # (AB1_read_left_channel & (((HB3_q_b[16])))) ) );


--TB1_ram_rom_data_reg[9] is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]
--register power-up is low

TB1_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L62, TB1L128, TB1L108);


--TB1L126 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~15
TB1L126 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[9], !XB1M907, !XB1M331);


--TB1L127 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16
TB1L127 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[11], !XB1M979, !XB1M403);


--ZB1L9 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w8_n0_mux_dataout~0
ZB1L9 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a8))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a24));


--AB1L102 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~10
AB1L102 = ( AB1_data_out_shift_reg[15] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[15])))) # (AB1_read_left_channel & (((HB3_q_b[15])))) ) ) # ( !AB1_data_out_shift_reg[15] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[15])))) # (AB1_read_left_channel & (((HB3_q_b[15])))) ) );


--TB1L128 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~17
TB1L128 = AMPP_FUNCTION(!TB1L75, !XB1_address_reg_b[0], !TB1_ram_rom_data_reg[10], !XB1M943, !XB1M367);


--ZB1L8 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w7_n0_mux_dataout~0
ZB1L8 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a7))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a23));


--AB1L103 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~11
AB1L103 = ( AB1_data_out_shift_reg[14] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[14])))) # (AB1_read_left_channel & (((HB3_q_b[14])))) ) ) # ( !AB1_data_out_shift_reg[14] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[14])))) # (AB1_read_left_channel & (((HB3_q_b[14])))) ) );


--ZB1L7 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w6_n0_mux_dataout~0
ZB1L7 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a6))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a22));


--AB1L104 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~12
AB1L104 = ( AB1_data_out_shift_reg[13] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[13])))) # (AB1_read_left_channel & (((HB3_q_b[13])))) ) ) # ( !AB1_data_out_shift_reg[13] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[13])))) # (AB1_read_left_channel & (((HB3_q_b[13])))) ) );


--ZB1L6 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w5_n0_mux_dataout~0
ZB1L6 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a5))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a21));


--AB1L105 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~13
AB1L105 = ( AB1_data_out_shift_reg[12] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[12])))) # (AB1_read_left_channel & (((HB3_q_b[12])))) ) ) # ( !AB1_data_out_shift_reg[12] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[12])))) # (AB1_read_left_channel & (((HB3_q_b[12])))) ) );


--ZB1L5 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w4_n0_mux_dataout~0
ZB1L5 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a4))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a20));


--AB1L106 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~14
AB1L106 = ( AB1_data_out_shift_reg[11] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[11])))) # (AB1_read_left_channel & (((HB3_q_b[11])))) ) ) # ( !AB1_data_out_shift_reg[11] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[11])))) # (AB1_read_left_channel & (((HB3_q_b[11])))) ) );


--ZB1L4 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w3_n0_mux_dataout~0
ZB1L4 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a3))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a19));


--AB1L107 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~15
AB1L107 = ( AB1_data_out_shift_reg[10] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[10])))) # (AB1_read_left_channel & (((HB3_q_b[10])))) ) ) # ( !AB1_data_out_shift_reg[10] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[10])))) # (AB1_read_left_channel & (((HB3_q_b[10])))) ) );


--ZB1L3 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w2_n0_mux_dataout~0
ZB1L3 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a2))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a18));


--AB1L108 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~16
AB1L108 = ( AB1_data_out_shift_reg[9] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[9])))) # (AB1_read_left_channel & (((HB3_q_b[9])))) ) ) # ( !AB1_data_out_shift_reg[9] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[9])))) # (AB1_read_left_channel & (((HB3_q_b[9])))) ) );


--ZB1L2 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w1_n0_mux_dataout~0
ZB1L2 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a1))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a17));


--AB1L109 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~17
AB1L109 = ( AB1_data_out_shift_reg[8] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[8])))) # (AB1_read_left_channel & (((HB3_q_b[8])))) ) ) # ( !AB1_data_out_shift_reg[8] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[8])))) # (AB1_read_left_channel & (((HB3_q_b[8])))) ) );


--ZB1L1 is dj_roomba_3000:dj_roomba|rom_data:u_rom_data_inst|altsyncram:altsyncram_component|altsyncram_9o44:auto_generated|altsyncram_pc53:altsyncram1|mux_4hb:mux6|l1_w0_n0_mux_dataout~0
ZB1L1 = (!XB1_out_address_reg_a[0] & ((XB1_ram_block3a0))) # (XB1_out_address_reg_a[0] & (XB1_ram_block3a16));


--AB1L110 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~18
AB1L110 = ( AB1_data_out_shift_reg[7] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[7])))) # (AB1_read_left_channel & (((HB3_q_b[7])))) ) ) # ( !AB1_data_out_shift_reg[7] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[7])))) # (AB1_read_left_channel & (((HB3_q_b[7])))) ) );


--AB1L111 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~19
AB1L111 = ( AB1_data_out_shift_reg[6] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[6])))) # (AB1_read_left_channel & (((HB3_q_b[6])))) ) ) # ( !AB1_data_out_shift_reg[6] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[6])))) # (AB1_read_left_channel & (((HB3_q_b[6])))) ) );


--AB1L112 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~20
AB1L112 = ( AB1_data_out_shift_reg[5] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[5])))) # (AB1_read_left_channel & (((HB3_q_b[5])))) ) ) # ( !AB1_data_out_shift_reg[5] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[5])))) # (AB1_read_left_channel & (((HB3_q_b[5])))) ) );


--AB1L113 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~21
AB1L113 = ( AB1_data_out_shift_reg[4] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[4])))) # (AB1_read_left_channel & (((HB3_q_b[4])))) ) ) # ( !AB1_data_out_shift_reg[4] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[4])))) # (AB1_read_left_channel & (((HB3_q_b[4])))) ) );


--AB1L114 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~22
AB1L114 = ( AB1_data_out_shift_reg[3] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[3])))) # (AB1_read_left_channel & (((HB3_q_b[3])))) ) ) # ( !AB1_data_out_shift_reg[3] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[3])))) # (AB1_read_left_channel & (((HB3_q_b[3])))) ) );


--AB1L115 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~23
AB1L115 = ( AB1_data_out_shift_reg[2] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[2])))) # (AB1_read_left_channel & (((HB3_q_b[2])))) ) ) # ( !AB1_data_out_shift_reg[2] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[2])))) # (AB1_read_left_channel & (((HB3_q_b[2])))) ) );


--AB1_data_out_shift_reg[1] is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]
--register power-up is low

AB1_data_out_shift_reg[1] = DFFEAS(AB1L118, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AB1L116 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~24
AB1L116 = ( AB1_data_out_shift_reg[1] & ( (!AB1_read_left_channel & ((!AB1L132) # ((HB4_q_b[1])))) # (AB1_read_left_channel & (((HB3_q_b[1])))) ) ) # ( !AB1_data_out_shift_reg[1] & ( (!AB1_read_left_channel & (AB1L132 & ((HB4_q_b[1])))) # (AB1_read_left_channel & (((HB3_q_b[1])))) ) );


--AB1L117 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~25
AB1L117 = ( Y1_cur_test_clk & ( AB1_data_out_shift_reg[1] & ( (!D1_done_dac_channel_sync) # (!Y3_cur_test_clk $ (Y3_last_test_clk)) ) ) ) # ( !Y1_cur_test_clk & ( AB1_data_out_shift_reg[1] & ( (!Y1_last_test_clk & ((!D1_done_dac_channel_sync) # (!Y3_cur_test_clk $ (Y3_last_test_clk)))) ) ) );


--AB1L118 is audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg~26
AB1L118 = ( HB4_q_b[0] & ( AB1L117 & ( (KEY[0] & ((!AB1_read_left_channel) # (HB3_q_b[0]))) ) ) ) # ( !HB4_q_b[0] & ( AB1L117 & ( (KEY[0] & ((!AB1_read_left_channel & (!AB1L132)) # (AB1_read_left_channel & ((HB3_q_b[0]))))) ) ) ) # ( HB4_q_b[0] & ( !AB1L117 & ( (KEY[0] & ((!AB1_read_left_channel & (AB1L132)) # (AB1_read_left_channel & ((HB3_q_b[0]))))) ) ) ) # ( !HB4_q_b[0] & ( !AB1L117 & ( (KEY[0] & (AB1_read_left_channel & HB3_q_b[0])) ) ) );


--V1L39 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~33
V1L39 = ( V1_rom_address_counter[1] & ( V1L63 & ( (!V1_rom_address_counter[3] & (V1_rom_address_counter[0] & (V1_rom_address_counter[4] & !V1_rom_address_counter[2]))) # (V1_rom_address_counter[3] & (V1_rom_address_counter[2] & ((V1_rom_address_counter[4]) # (V1_rom_address_counter[0])))) ) ) ) # ( !V1_rom_address_counter[1] & ( V1L63 & ( (!V1_rom_address_counter[0] & ((!V1_rom_address_counter[2] & (V1_rom_address_counter[4])) # (V1_rom_address_counter[2] & ((!V1_rom_address_counter[3]))))) # (V1_rom_address_counter[0] & (V1_rom_address_counter[4] & ((V1_rom_address_counter[2]) # (V1_rom_address_counter[3])))) ) ) ) # ( V1_rom_address_counter[1] & ( !V1L63 & ( (!V1_rom_address_counter[3] & (V1_rom_address_counter[0] & (V1_rom_address_counter[4] & V1_rom_address_counter[2]))) # (V1_rom_address_counter[3] & ((!V1_rom_address_counter[4] $ (!V1_rom_address_counter[2])))) ) ) ) # ( !V1_rom_address_counter[1] & ( !V1L63 & ( (V1_rom_address_counter[4] & (V1_rom_address_counter[3] & !V1_rom_address_counter[2])) ) ) );


--V1L40 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~34
V1L40 = ( V1_rom_address_counter[1] & ( V1L63 & ( (!V1_rom_address_counter[4] & (!V1_rom_address_counter[2] $ (((V1_rom_address_counter[3]) # (V1_rom_address_counter[0]))))) ) ) ) # ( !V1_rom_address_counter[1] & ( V1L63 & ( (!V1_rom_address_counter[3] & (!V1_rom_address_counter[0] & ((!V1_rom_address_counter[2])))) # (V1_rom_address_counter[3] & (((!V1_rom_address_counter[4] & V1_rom_address_counter[2])))) ) ) ) # ( V1_rom_address_counter[1] & ( !V1L63 & ( (!V1_rom_address_counter[0] & (!V1_rom_address_counter[4] & (!V1_rom_address_counter[3] & !V1_rom_address_counter[2]))) ) ) ) # ( !V1_rom_address_counter[1] & ( !V1L63 & ( (!V1_rom_address_counter[4] & (!V1_rom_address_counter[3] & !V1_rom_address_counter[2])) ) ) );


--V1L41 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0~35
V1L41 = (!V1_rom_address_counter[5] & (V1L39)) # (V1_rom_address_counter[5] & ((V1L40)));


--V1L86 is audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0
V1L86 = !V1L95;


--E1_data_address[13] is dj_roomba_3000:dj_roomba|data_address[13]
E1_data_address[13] = ( E1L61 & ( KEY[0] & ( E1L86 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[13] ) ) );


--E1_data_address[0] is dj_roomba_3000:dj_roomba|data_address[0]
E1_data_address[0] = ( E1L61 & ( KEY[0] & ( E1L59 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[0] ) ) );


--E1_data_address[1] is dj_roomba_3000:dj_roomba|data_address[1]
E1_data_address[1] = ( E1L61 & ( KEY[0] & ( E1L62 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[1] ) ) );


--E1_data_address[2] is dj_roomba_3000:dj_roomba|data_address[2]
E1_data_address[2] = ( E1L61 & ( KEY[0] & ( E1L64 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[2] ) ) );


--E1_data_address[3] is dj_roomba_3000:dj_roomba|data_address[3]
E1_data_address[3] = ( E1L61 & ( KEY[0] & ( E1L66 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[3] ) ) );


--E1_data_address[4] is dj_roomba_3000:dj_roomba|data_address[4]
E1_data_address[4] = ( E1L61 & ( KEY[0] & ( E1L68 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[4] ) ) );


--E1_data_address[5] is dj_roomba_3000:dj_roomba|data_address[5]
E1_data_address[5] = ( E1L61 & ( KEY[0] & ( E1L70 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[5] ) ) );


--E1_data_address[6] is dj_roomba_3000:dj_roomba|data_address[6]
E1_data_address[6] = ( E1L61 & ( KEY[0] & ( E1L72 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[6] ) ) );


--E1_data_address[7] is dj_roomba_3000:dj_roomba|data_address[7]
E1_data_address[7] = ( E1L61 & ( KEY[0] & ( E1L74 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[7] ) ) );


--E1_data_address[8] is dj_roomba_3000:dj_roomba|data_address[8]
E1_data_address[8] = ( E1L61 & ( KEY[0] & ( E1L76 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[8] ) ) );


--E1_data_address[9] is dj_roomba_3000:dj_roomba|data_address[9]
E1_data_address[9] = ( E1L61 & ( KEY[0] & ( E1L78 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[9] ) ) );


--E1_data_address[10] is dj_roomba_3000:dj_roomba|data_address[10]
E1_data_address[10] = ( E1L61 & ( KEY[0] & ( E1L80 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[10] ) ) );


--E1_data_address[11] is dj_roomba_3000:dj_roomba|data_address[11]
E1_data_address[11] = ( E1L61 & ( KEY[0] & ( E1L82 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[11] ) ) );


--E1_data_address[12] is dj_roomba_3000:dj_roomba|data_address[12]
E1_data_address[12] = ( E1L61 & ( KEY[0] & ( E1L84 ) ) ) # ( !E1L61 & ( KEY[0] & ( E1_data_address[12] ) ) );


--A1L80 is ~GND
A1L80 = GND;


