/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [4:0] celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  reg [6:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = in_data[136] ? celloutsig_1_6z[3] : celloutsig_1_11z;
  assign celloutsig_0_3z = ~in_data[32];
  assign celloutsig_0_7z = ~((celloutsig_0_1z[9] | celloutsig_0_4z) & celloutsig_0_3z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[176]) & celloutsig_1_0z[1]);
  assign celloutsig_1_8z = { in_data[167:162], celloutsig_1_3z } & { celloutsig_1_0z[4:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_5z = { in_data[45:44], celloutsig_0_3z, celloutsig_0_0z } / { 1'h1, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[44:39] == in_data[11:6];
  assign celloutsig_1_1z = celloutsig_1_0z[17:3] > in_data[121:107];
  assign celloutsig_0_4z = ! celloutsig_0_1z[19:15];
  assign celloutsig_1_3z = celloutsig_1_0z[16:4] < { celloutsig_1_0z[12:1], celloutsig_1_2z };
  assign celloutsig_1_11z = in_data[144:127] < { celloutsig_1_0z[6:4], celloutsig_1_6z };
  assign celloutsig_1_19z = celloutsig_1_6z[12:4] < { in_data[157:150], celloutsig_1_11z };
  assign celloutsig_0_6z = in_data[7] & celloutsig_0_5z[0];
  assign celloutsig_0_10z = in_data[80] & celloutsig_0_6z;
  assign celloutsig_1_6z = in_data[140:126] << celloutsig_1_0z[15:1];
  assign celloutsig_0_1z = in_data[89:68] <<< { in_data[79:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[126:107] ^ in_data[185:166];
  assign celloutsig_1_18z = { celloutsig_1_6z[6:4], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_13z } ^ { celloutsig_1_9z[3:1], celloutsig_1_17z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_1z[17:15], celloutsig_0_3z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_17z = celloutsig_1_8z;
  assign celloutsig_1_9z = ~ celloutsig_1_0z[8:3];
  assign { out_data[138:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
