// $Id:$
// This source code including any derived information including but
// not limited by net-lists, fpga bit-streams, and object files is the
// confidential and proprietary property of
// 
// Numascale AS
// Enebakkveien 302A
// NO-1188 Oslo
// Norway
// 
// Any unauthorized use, reproduction or transfer of the information
// provided herein is strictly prohibited.
// 
// Copyright Â© 2008-2011
// Numascale AS Oslo, Norway. 
// All Rights Reserved.
//

#include <stdio.h>
#include <errno.h>
#include <fcntl.h>
#include <string.h>
#include <stdlib.h>
#include <unistd.h>
#include <pthread.h>
#include <unistd.h>

#include "numachip_user.h"

#define DEBUG_STATEMENT(x) 
/* check for link instability */
//static int cht_error(int node, int link)
//{
//    u32 status = cht_read_config(node, NB_FUNC_HT, 0x84 + link * 0x20);
//    return status & ((3 << 8) | (1 << 4)); /* CrcErr, LinkFail */
//}

int lfb_to_count(unsigned int val)
{
    unsigned long cMSB = 14;
    unsigned long lsb;
    unsigned long seq = 0;
    unsigned long start = 1 << cMSB;
    unsigned long lfsr = start;

    DEBUG_STATEMENT(printf ("cMSB %lx start/lfsr %lx val %x\n",cMSB, start, val));
    
    while ((lfsr != val) || (lfsr == start)) {
//        printf("linear feedback sr 0x%lx val 0x%x\n", lfsr,val);
	DEBUG_STATEMENT(printf("seq %5d, countervalue %5d (0x%04x)\n",seq,lfsr,lfsr));

        lsb = lfsr;
        lfsr >>= 1;

/*
	printf("lsb 0x%lx lfsr 0x%lx seq %lx \n",lsb, lfsr,seq);
	printf("Hatt: 0x%lx\n",lsb ^ lfsr);
	printf("Hatt &1: 0x%lx\n",(lsb ^ lfsr) & 1);
	printf("Hatt &1 << 0x%lx : 0x%lx\n",cMSB,(lsb ^ lfsr) & 1 << cMSB  );
	printf("lfsr |= ((lsb ^ lfsr) & 1) << cMSB 0x%lx\n",lfsr | ((lsb ^ lfsr) & 1) << cMSB  );		
*/     
	lfsr |= ((lsb ^ lfsr) & 1) << cMSB;

        seq++;
    }
    DEBUG_STATEMENT(printf("linear feedback sr 0x%lx val 0x%x\n", lfsr,val));
    sleep(1);

    /* Subtract fixed offset */
    //return seq - 2;
    return seq;
} 

unsigned int lc3_perf(unsigned int lc) {

    struct numachip_device **devices;
    struct numachip_context *cntxt;
    int num_devices;

    devices = numachip_get_device_list(&num_devices);

    printf("Found %d NumaChip devices\n", num_devices);

    if (!devices)
	return -1;

    cntxt = numachip_open_device(devices[0]);
    numachip_free_device_list(devices);
    
    if (!cntxt)
	return -1;

    //We have to change bit [18-16] in order to read the LC3s
    printf("LC3 NodeID=%03x\n", numachip_read_csr(cntxt, LC3_CSR_NODE_IDS,LCXA));
    printf("State Clear=%03x\n", numachip_read_csr(cntxt,LC3_CSR_STATE_CLEAR,LCXA ));
    printf("INTR MASK=%03x\n", numachip_read_csr(cntxt, LC3_CSR_ROUT_MASK, LCXA));   

    
    if (!cntxt)
	return -1;
  
    /* Count LC3 B-Link grant, packet reject and accept events */
    printf("Count LC3 B-Link grant, packet reject and accept events \n");
    for (lc = 1; lc <= 2; lc++) {
      numachip_write_csr(cntxt, LC3_CSR_PCSEL,lc,0x13);
      //printf("WRITE PCSEL Readback LC %d:@ 0x%x =%03x\n", lc,LC3_CSR_PCSEL, numachip_read_csr(cntxt, LC3_CSR_PCSEL,lc));
    }

    /* Clear count */
    for (lc = 1; lc <= 2; lc++) {
      numachip_write_csr(cntxt, LC3_CSR_PCCNT,lc, 0);
      //printf("WRITE PCCNT (CLEAR) Readback LC %d:@0x%x =%03x\n",lc, LC3_CSR_PCCNT, numachip_read_csr(cntxt, LC3_CSR_PCCNT,lc));
    }

    sleep(1);
    DEBUG_STATEMENT(printf("I cant get no SLEEEEP\n"));

    for (lc = 1; lc <= 2; lc++) {
      unsigned int val = numachip_read_csr(cntxt, LC3_CSR_PCCNT, lc);
      DEBUG_STATEMENT(printf("READ PCCNT LC %d:@0x%x =%03x\n",lc, LC3_CSR_PCCNT,val));
      printf("READ PCCNT (after translate)- %d(0x%x) events on LC#%x\n", lfb_to_count(val),lfb_to_count(val), lc);
      DEBUG_STATEMENT(printf("AFTER READ PCCNT LC %d:@0x%x =%03x\n",lc, LC3_CSR_PCCNT,val);
		      sleep(5));

    }

    /* Disable counting */
    printf("Disable counting\n");
    for (lc = 1; lc < 2; lc++)
      numachip_write_csr(cntxt, LC3_CSR_PCSEL,lc, 0);

    //(note lfb_to_count is used to translate the count [1]) 

    return 0;
}

unsigned int read_lcregs(struct numachip_context *cntxt) {

    //We have to change bit [18-16] in order to read the LC3s
    printf("LC3 NodeID=%03x\n", numachip_read_csr(cntxt, LC3_CSR_NODE_IDS,LCXA));
    printf("State Clear=%03x\n", numachip_read_csr(cntxt,LC3_CSR_STATE_CLEAR,LCXA ));
    printf("INTR MASK=%03x\n", numachip_read_csr(cntxt, LC3_CSR_ROUT_MASK,LCXA));   

    //We have to change bit [18-16] in order to read the LC3s
    printf("LC3 NodeID=%03x\n", numachip_read_csr(cntxt, LC3_CSR_NODE_IDS,LCXB));
    printf("State Clear=%03x\n", numachip_read_csr(cntxt,LC3_CSR_STATE_CLEAR,LCXB ));
    printf("INTR MASK=%03x\n", numachip_read_csr(cntxt, LC3_CSR_ROUT_MASK,LCXB));

    return 0;
}

unsigned int init_test(struct numachip_context *cntxt) {


    /*SCC Configuraton Registers*/
    printf("Read config DeviceID/VendorID %03x\n", numachip_read_config(cntxt,0,0x0));
    printf("Read config BADR#0 %03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_BASE_ADDRESS_REGISTER_0));
    printf("Read config BADR#1 %03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_BASE_ADDRESS_REGISTER_1));
    printf("Read config BADR#2 %03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_BASE_ADDRESS_REGISTER_2));
    printf("Read config BADR#3 %03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_BASE_ADDRESS_REGISTER_3));
    printf("Read config BADR#4 %03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_BASE_ADDRESS_REGISTER_4));
    printf("Read config BADR#5 %03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_BASE_ADDRESS_REGISTER_5));
    printf("Read config Link controller register %03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_LINK_CONTROL_REGISTER));
    printf("Read config Base Channel Buffer Count Register %03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_LINK_BASE_CHANNEL_BUFFER_COUNT_REGISTER ));
    printf("H2S_CSR_F0_CHTX_NODE_ID =%03x\n", numachip_read_config(cntxt,0,H2S_CSR_F0_CHTX_NODE_ID));


    printf("FN1 Read config BADR#0 %03x\n", numachip_read_config(cntxt,1,H2S_CSR_F1_BASE_ADDRESS_REGISTER_0));
    printf("FN1 Read config BADR#1 %03x\n", numachip_read_config(cntxt,1,H2S_CSR_F1_BASE_ADDRESS_REGISTER_1));
    printf("FN1 Read config BADR#2 %03x\n", numachip_read_config(cntxt,1,H2S_CSR_F1_BASE_ADDRESS_REGISTER_2));
    printf("FN1 Read config BADR#3 %03x\n", numachip_read_config(cntxt,1,H2S_CSR_F1_BASE_ADDRESS_REGISTER_3));
    printf("FN1 Read config BADR#4 %03x\n", numachip_read_config(cntxt,1,H2S_CSR_F1_BASE_ADDRESS_REGISTER_4));
    printf("FN1 Read config BADR#5 %03x\n", numachip_read_config(cntxt,1,H2S_CSR_F1_BASE_ADDRESS_REGISTER_5));

    printf("FN1 Read config DRAM BADR %03x\n", numachip_read_config(cntxt,1,H2S_CSR_F1_DRAM_BASE_ADDRESS_REGISTERS));


    /*H2S Configuration and Status Registers - Group 2:*/
    printf("H2S_CSR_G2_FTAG_STATUS  =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G2_FTAG_STATUS,SCC));
    printf("H2S_CSR_G2_DDL_STATUS   =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G2_DDL_STATUS,SCC));
    
    /*H2S Configuration and Status Registers - Group 3:*/
    printf("H2S_CSR_G3_HT_NODEID (at %09x) =%03x\n",H2S_CSR_G3_HT_NODEID, numachip_read_csr(cntxt, H2S_CSR_G3_HT_NODEID,SCC));        
    printf("H2S_CSR_G3_CSR_BASE_ADDRESS=%03x\n", numachip_read_csr(cntxt, H2S_CSR_G3_CSR_BASE_ADDRESS,SCC));   
    
    /*H2S Configuration and Status Registers - Group 3: Tracer*/
    printf("H2S_CSR_G3_HREQ_CTRL=%03x\n", numachip_read_csr(cntxt, H2S_CSR_G3_HREQ_CTRL,SCC));   
    printf("H2S_CSR_G3_ERROR_STATUS=%03x\n", numachip_read_csr(cntxt, H2S_CSR_G3_ERROR_STATUS,SCC));   
 
    printf("H2S_CSR_G3_WATCH_BUS_SELECT =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_WATCH_BUS_SELECT,SCC));
    printf("H2S_CSR_G3_TRACERCTRL=%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_TRACERCTRL,SCC));
    printf("H2S_CSR_G3_TRACERSTAT=%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_TRACERSTAT,SCC));
    printf("H2S_CSR_G3_TRACER_EVENT_ADDRESS_UPPER_BITS=%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_TRACER_EVENT_ADDRESS_UPPER_BITS,SCC));
    printf("H2S_CSR_G3_TRACER_EVENT_ADDRESS_LOWER_BITS=%03x\n", numachip_read_csr(cntxt, H2S_CSR_G3_TRACER_EVENT_ADDRESS_LOWER_BITS,SCC));
    printf("H2S_CSR_G3_TRACER_SELECT_COMPARE_AND_MASK=%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_TRACER_SELECT_COMPARE_AND_MASK,SCC));
    printf("H2S_CSR_G3_SELECT_COUNTER=%03x\n", numachip_read_csr(cntxt, H2S_CSR_G3_SELECT_COUNTER,SCC));
    printf("H2S_CSR_G3_OVERFLOW_COUNTER_0_7=%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_OVERFLOW_COUNTER_0_7,SCC));
    printf("H2S_CSR_G3_COMPARE_AND_MASK_OF_COUNTER_0=%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_COMPARE_AND_MASK_OF_COUNTER_0,SCC));
    printf("H2S_CSR_G3_PERFORMANCE_COUNTER_0_40_BIT_UPPER_BITS=%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_PERFORMANCE_COUNTER_0_40_BIT_UPPER_BITS,SCC));
    printf("H2S_CSR_G3_PERFORMANCE_COUNTER_0_40_BIT_LOWER_BITS=%03x\n", numachip_read_csr(cntxt,H2S_CSR_G3_PERFORMANCE_COUNTER_0_40_BIT_LOWER_BITS,SCC));

    return 0;
}


unsigned int phy_regs(struct numachip_context *cntxt) {

    /*PHY*/
    printf("H2S_CSR_G0_PHYXA_LINK_STAT =%03x\n", numachip_read_csr(cntxt, H2S_CSR_G0_PHYXA_LINK_STAT ,SCC));
    printf("H2S_CSR_G0_PHYXA_ELOG  =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G0_PHYXA_ELOG,SCC));
    printf("H2S_CSR_G0_PHYXB_LINK_STAT =%03x\n", numachip_read_csr(cntxt, H2S_CSR_G0_PHYXB_LINK_STAT ,SCC));
    printf("H2S_CSR_G0_PHYXB_ELOG  =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G0_PHYXB_ELOG,SCC));
    
    printf("H2S_CSR_G0_PHYYA_LINK_STAT =%03x\n", numachip_read_csr(cntxt, H2S_CSR_G0_PHYYA_LINK_STAT ,SCC));
    printf("H2S_CSR_G0_PHYYA_ELOG  =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G0_PHYYA_ELOG,SCC));
    printf("H2S_CSR_G0_PHYYB_LINK_STAT =%03x\n", numachip_read_csr(cntxt, H2S_CSR_G0_PHYYB_LINK_STAT ,SCC));
    printf("H2S_CSR_G0_PHYYB_ELOG  =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G0_PHYYB_ELOG,SCC));

    printf("H2S_CSR_G0_PHYZA_LINK_STAT =%03x\n", numachip_read_csr(cntxt, H2S_CSR_G0_PHYZA_LINK_STAT ,SCC));
    printf("H2S_CSR_G0_PHYZA_ELOG  =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G0_PHYZA_ELOG,SCC));
    printf("H2S_CSR_G0_PHYZB_LINK_STAT =%03x\n", numachip_read_csr(cntxt, H2S_CSR_G0_PHYZB_LINK_STAT ,SCC));
    printf("H2S_CSR_G0_PHYZB_ELOG  =%03x\n", numachip_read_csr(cntxt,H2S_CSR_G0_PHYZB_ELOG,SCC));

    return 0;
}

unsigned int link_up(struct numachip_context *cntxt, unsigned int lc) {

    switch (lc) {
	case LCXA:
	    return (numachip_read_csr(cntxt, H2S_CSR_G0_PHYXA_LINK_STAT ,SCC) & 1);
	case LCXB:
	    return (numachip_read_csr(cntxt, H2S_CSR_G0_PHYXB_LINK_STAT ,SCC) & 1);
	case LCYA:
	    return (numachip_read_csr(cntxt, H2S_CSR_G0_PHYYA_LINK_STAT ,SCC) & 1);
	case LCYB:
	    return (numachip_read_csr(cntxt, H2S_CSR_G0_PHYYB_LINK_STAT ,SCC) & 1);
	case LCZA:
	    return (numachip_read_csr(cntxt, H2S_CSR_G0_PHYZA_LINK_STAT ,SCC) & 1);
	case LCZB:
	    return (numachip_read_csr(cntxt, H2S_CSR_G0_PHYZB_LINK_STAT ,SCC) & 1);
	default:
	    printf("%d is not a valid lc entry. Valid entries are (LCXA %d - LCZB %d)\n", lc, LCXA,LCZB);
	    
	    return 0;
    }
}

int main(int argc, char **argv)
{
    struct numachip_device **devices;
    struct numachip_context *cntxt;
    numachip_device_type_t ncd=LCXA;
    int num_devices; 

    devices = numachip_get_device_list(&num_devices);
    printf("Found %d NumaChip devices\n", num_devices);

    if (!devices)
	return -1;

    cntxt = numachip_open_device(devices[0]);
    numachip_free_device_list(devices);
    
    if (!cntxt)
	return -1;


    init_test(cntxt);
    phy_regs(cntxt);
    read_lcregs(cntxt);
    for(ncd=LCXA; ncd<=LCZB;ncd++) {
	if (link_up(cntxt,ncd)) {
	    printf("Numachip device %s is UP (%d)\n",
		   numachip_device_str(ncd),
		   link_up(cntxt,ncd));
	    
	} else printf("Numachip device %s is DOWN (%d)\n", numachip_device_str(ncd),link_up(cntxt,ncd));
    }
    //lc3_perf();

    (void)numachip_close_device(cntxt);
    return 0;
}
