$date
	Sat Oct 22 21:28:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#401983
b110 !
1"
#401986
b110 &
b110 %
1$
#401987
0"
#401990
b11 &
b11 %
#401994
b1010 &
b1010 %
#401998
b101 &
b101 %
#402002
b10000 &
b10000 %
#402006
b1000 &
b1000 %
#402010
b100 &
b100 %
#402014
b10 &
b10 %
#402018
b1 &
b1 %
1#
#402022
b0 &
0#
b0 %
0$
#1326351
b10011 !
1"
#1326354
b10011 &
b10011 %
1$
#1326355
0"
#1326358
b111010 &
b111010 %
#1326362
b11101 &
b11101 %
#1326366
b1011000 &
b1011000 %
#1326370
b101100 &
b101100 %
#1326374
b10110 &
b10110 %
#1326378
b1011 &
b1011 %
#1326382
b100010 &
b100010 %
#1326386
b10001 &
b10001 %
#1326390
b110100 &
b110100 %
#1326394
b11010 &
b11010 %
#1326398
b1101 &
b1101 %
#1326402
b101000 &
b101000 %
#1326406
b10100 &
b10100 %
#1326410
b1010 &
b1010 %
#1326414
b101 &
b101 %
#1326418
b10000 &
b10000 %
#1326422
b1000 &
b1000 %
#1326426
b100 &
b100 %
#1326430
b10 &
b10 %
#1326434
b1 &
b1 %
1#
#1326438
b0 &
0#
b0 %
0$
#2309858
b110 &
b110 %
1$
b110 !
1"
#2309859
0"
#2309862
b11 &
b11 %
#2309866
b1010 &
b1010 %
#2309870
b101 &
b101 %
#2309874
b10000 &
b10000 %
#2309878
b1000 &
b1000 %
#2309882
b100 &
b100 %
#2309886
b10 &
b10 %
#2309890
b1 &
b1 %
1#
#2309894
b0 &
0#
b0 %
0$
#4500012
