Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Fri Jul  6 15:50:11 2018
| Host         : DESKTOP-IP34LBO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: sync_0/active_display_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.002        0.000                      0                  103        0.245        0.000                      0                  103        3.000        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       35.002        0.000                      0                  103        0.245        0.000                      0                  103       19.363        0.000                       0                    69  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.002ns  (required time - arrival time)
  Source:                 sync_0/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.432ns  (logic 0.828ns (18.684%)  route 3.604ns (81.316%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.341 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.869    -0.743    sync_0/clk_0
    SLICE_X111Y52        FDRE                                         r  sync_0/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  sync_0/h_counter_reg[9]/Q
                         net (fo=3, routed)           0.983     0.697    sync_0/h_counter_reg_n_0_[9]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     0.821 f  sync_0/h_counter[31]_i_5/O
                         net (fo=1, routed)           0.953     1.774    sync_0/h_counter[31]_i_5_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I0_O)        0.124     1.898 f  sync_0/h_counter[31]_i_3/O
                         net (fo=34, routed)          1.022     2.920    sync_0/h_counter[31]_i_3_n_0
    SLICE_X111Y51        LUT6 (Prop_lut6_I5_O)        0.124     3.044 r  sync_0/h_sync_i_2/O
                         net (fo=2, routed)           0.645     3.689    sync_0/h_sync_1
    SLICE_X110Y51        FDRE                                         r  sync_0/h_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.690    38.341    sync_0/clk_0
    SLICE_X110Y51        FDRE                                         r  sync_0/h_sync_reg/C
                         clock pessimism              0.616    38.957    
                         clock uncertainty           -0.164    38.794    
    SLICE_X110Y51        FDRE (Setup_fdre_C_D)       -0.103    38.691    sync_0/h_sync_reg
  -------------------------------------------------------------------
                         required time                         38.691    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                 35.002    

Slack (MET) :             35.108ns  (required time - arrival time)
  Source:                 sync_0/v_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.828ns (18.474%)  route 3.654ns (81.526%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.337 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.866    -0.746    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  sync_0/v_counter_reg[24]/Q
                         net (fo=2, routed)           1.069     0.780    sync_0/v_counter_reg_n_0_[24]
    SLICE_X106Y56        LUT4 (Prop_lut4_I1_O)        0.124     0.904 r  sync_0/v_counter[31]_i_9/O
                         net (fo=2, routed)           1.009     1.913    sync_0/v_counter[31]_i_9_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.124     2.037 r  sync_0/v_counter[31]_i_4/O
                         net (fo=33, routed)          1.576     3.612    sync_0/v_counter[31]_i_4_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I3_O)        0.124     3.736 r  sync_0/v_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     3.736    sync_0/v_counter[22]_i_1_n_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.686    38.337    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[22]/C
                         clock pessimism              0.642    38.979    
                         clock uncertainty           -0.164    38.816    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.029    38.845    sync_0/v_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         38.845    
                         arrival time                          -3.736    
  -------------------------------------------------------------------
                         slack                                 35.108    

Slack (MET) :             35.117ns  (required time - arrival time)
  Source:                 sync_0/v_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 0.828ns (18.503%)  route 3.647ns (81.497%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.337 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.866    -0.746    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  sync_0/v_counter_reg[24]/Q
                         net (fo=2, routed)           1.069     0.780    sync_0/v_counter_reg_n_0_[24]
    SLICE_X106Y56        LUT4 (Prop_lut4_I1_O)        0.124     0.904 r  sync_0/v_counter[31]_i_9/O
                         net (fo=2, routed)           1.009     1.913    sync_0/v_counter[31]_i_9_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.124     2.037 r  sync_0/v_counter[31]_i_4/O
                         net (fo=33, routed)          1.569     3.605    sync_0/v_counter[31]_i_4_n_0
    SLICE_X106Y55        LUT5 (Prop_lut5_I3_O)        0.124     3.729 r  sync_0/v_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     3.729    sync_0/v_counter[23]_i_1_n_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.686    38.337    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[23]/C
                         clock pessimism              0.642    38.979    
                         clock uncertainty           -0.164    38.816    
    SLICE_X106Y55        FDRE (Setup_fdre_C_D)        0.031    38.847    sync_0/v_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         38.847    
                         arrival time                          -3.729    
  -------------------------------------------------------------------
                         slack                                 35.117    

Slack (MET) :             35.145ns  (required time - arrival time)
  Source:                 sync_0/v_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.828ns (18.523%)  route 3.642ns (81.477%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.337 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.866    -0.746    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  sync_0/v_counter_reg[24]/Q
                         net (fo=2, routed)           1.069     0.780    sync_0/v_counter_reg_n_0_[24]
    SLICE_X106Y56        LUT4 (Prop_lut4_I1_O)        0.124     0.904 r  sync_0/v_counter[31]_i_9/O
                         net (fo=2, routed)           1.009     1.913    sync_0/v_counter[31]_i_9_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.124     2.037 r  sync_0/v_counter[31]_i_4/O
                         net (fo=33, routed)          1.564     3.601    sync_0/v_counter[31]_i_4_n_0
    SLICE_X108Y56        LUT5 (Prop_lut5_I3_O)        0.124     3.725 r  sync_0/v_counter[31]_i_2/O
                         net (fo=1, routed)           0.000     3.725    sync_0/v_counter[31]_i_2_n_0
    SLICE_X108Y56        FDRE                                         r  sync_0/v_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.686    38.337    sync_0/clk_0
    SLICE_X108Y56        FDRE                                         r  sync_0/v_counter_reg[31]/C
                         clock pessimism              0.617    38.954    
                         clock uncertainty           -0.164    38.791    
    SLICE_X108Y56        FDRE (Setup_fdre_C_D)        0.079    38.870    sync_0/v_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         38.870    
                         arrival time                          -3.725    
  -------------------------------------------------------------------
                         slack                                 35.145    

Slack (MET) :             35.149ns  (required time - arrival time)
  Source:                 sync_0/v_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.464ns  (logic 0.828ns (18.548%)  route 3.636ns (81.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.337 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.866    -0.746    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  sync_0/v_counter_reg[24]/Q
                         net (fo=2, routed)           1.069     0.780    sync_0/v_counter_reg_n_0_[24]
    SLICE_X106Y56        LUT4 (Prop_lut4_I1_O)        0.124     0.904 r  sync_0/v_counter[31]_i_9/O
                         net (fo=2, routed)           1.009     1.913    sync_0/v_counter[31]_i_9_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.124     2.037 r  sync_0/v_counter[31]_i_4/O
                         net (fo=33, routed)          1.558     3.595    sync_0/v_counter[31]_i_4_n_0
    SLICE_X108Y56        LUT5 (Prop_lut5_I3_O)        0.124     3.719 r  sync_0/v_counter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.719    sync_0/v_counter[28]_i_1_n_0
    SLICE_X108Y56        FDRE                                         r  sync_0/v_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.686    38.337    sync_0/clk_0
    SLICE_X108Y56        FDRE                                         r  sync_0/v_counter_reg[28]/C
                         clock pessimism              0.617    38.954    
                         clock uncertainty           -0.164    38.791    
    SLICE_X108Y56        FDRE (Setup_fdre_C_D)        0.077    38.868    sync_0/v_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 35.149    

Slack (MET) :             35.154ns  (required time - arrival time)
  Source:                 sync_0/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.828ns (19.820%)  route 3.350ns (80.180%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.341 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.869    -0.743    sync_0/clk_0
    SLICE_X111Y52        FDRE                                         r  sync_0/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  sync_0/h_counter_reg[9]/Q
                         net (fo=3, routed)           0.983     0.697    sync_0/h_counter_reg_n_0_[9]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     0.821 f  sync_0/h_counter[31]_i_5/O
                         net (fo=1, routed)           0.953     1.774    sync_0/h_counter[31]_i_5_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I0_O)        0.124     1.898 f  sync_0/h_counter[31]_i_3/O
                         net (fo=34, routed)          1.022     2.920    sync_0/h_counter[31]_i_3_n_0
    SLICE_X111Y51        LUT6 (Prop_lut6_I5_O)        0.124     3.044 r  sync_0/h_sync_i_2/O
                         net (fo=2, routed)           0.391     3.435    sync_0/h_sync_1
    SLICE_X110Y51        FDRE                                         r  sync_0/h_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.690    38.341    sync_0/clk_0
    SLICE_X110Y51        FDRE                                         r  sync_0/h_sync_reg/C
                         clock pessimism              0.616    38.957    
                         clock uncertainty           -0.164    38.794    
    SLICE_X110Y51        FDRE (Setup_fdre_C_CE)      -0.205    38.589    sync_0/h_sync_reg
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                 35.154    

Slack (MET) :             35.161ns  (required time - arrival time)
  Source:                 sync_0/v_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.456ns  (logic 0.828ns (18.581%)  route 3.628ns (81.419%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.337 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.866    -0.746    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  sync_0/v_counter_reg[24]/Q
                         net (fo=2, routed)           1.069     0.780    sync_0/v_counter_reg_n_0_[24]
    SLICE_X106Y56        LUT4 (Prop_lut4_I1_O)        0.124     0.904 r  sync_0/v_counter[31]_i_9/O
                         net (fo=2, routed)           1.009     1.913    sync_0/v_counter[31]_i_9_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.124     2.037 r  sync_0/v_counter[31]_i_4/O
                         net (fo=33, routed)          1.550     3.587    sync_0/v_counter[31]_i_4_n_0
    SLICE_X108Y56        LUT5 (Prop_lut5_I3_O)        0.124     3.711 r  sync_0/v_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.711    sync_0/v_counter[29]_i_1_n_0
    SLICE_X108Y56        FDRE                                         r  sync_0/v_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.686    38.337    sync_0/clk_0
    SLICE_X108Y56        FDRE                                         r  sync_0/v_counter_reg[29]/C
                         clock pessimism              0.617    38.954    
                         clock uncertainty           -0.164    38.791    
    SLICE_X108Y56        FDRE (Setup_fdre_C_D)        0.081    38.872    sync_0/v_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         38.872    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                 35.161    

Slack (MET) :             35.162ns  (required time - arrival time)
  Source:                 sync_0/v_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 0.828ns (18.594%)  route 3.625ns (81.406%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 38.337 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.866    -0.746    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  sync_0/v_counter_reg[24]/Q
                         net (fo=2, routed)           1.069     0.780    sync_0/v_counter_reg_n_0_[24]
    SLICE_X106Y56        LUT4 (Prop_lut4_I1_O)        0.124     0.904 r  sync_0/v_counter[31]_i_9/O
                         net (fo=2, routed)           1.009     1.913    sync_0/v_counter[31]_i_9_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.124     2.037 r  sync_0/v_counter[31]_i_4/O
                         net (fo=33, routed)          1.547     3.584    sync_0/v_counter[31]_i_4_n_0
    SLICE_X108Y56        LUT5 (Prop_lut5_I3_O)        0.124     3.708 r  sync_0/v_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     3.708    sync_0/v_counter[30]_i_1_n_0
    SLICE_X108Y56        FDRE                                         r  sync_0/v_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.686    38.337    sync_0/clk_0
    SLICE_X108Y56        FDRE                                         r  sync_0/v_counter_reg[30]/C
                         clock pessimism              0.617    38.954    
                         clock uncertainty           -0.164    38.791    
    SLICE_X108Y56        FDRE (Setup_fdre_C_D)        0.079    38.870    sync_0/v_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         38.870    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                 35.162    

Slack (MET) :             35.193ns  (required time - arrival time)
  Source:                 sync_0/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.828ns (21.155%)  route 3.086ns (78.845%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 38.341 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.869    -0.743    sync_0/clk_0
    SLICE_X111Y52        FDRE                                         r  sync_0/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.287 r  sync_0/h_counter_reg[9]/Q
                         net (fo=3, routed)           0.983     0.697    sync_0/h_counter_reg_n_0_[9]
    SLICE_X109Y50        LUT4 (Prop_lut4_I2_O)        0.124     0.821 f  sync_0/h_counter[31]_i_5/O
                         net (fo=1, routed)           0.953     1.774    sync_0/h_counter[31]_i_5_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I0_O)        0.124     1.898 f  sync_0/h_counter[31]_i_3/O
                         net (fo=34, routed)          0.800     2.698    sync_0/h_counter[31]_i_3_n_0
    SLICE_X109Y51        LUT6 (Prop_lut6_I1_O)        0.124     2.822 r  sync_0/h_sync_i_1/O
                         net (fo=1, routed)           0.349     3.171    sync_0/h_sync0
    SLICE_X110Y51        FDRE                                         r  sync_0/h_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.690    38.341    sync_0/clk_0
    SLICE_X110Y51        FDRE                                         r  sync_0/h_sync_reg/C
                         clock pessimism              0.616    38.957    
                         clock uncertainty           -0.164    38.794    
    SLICE_X110Y51        FDRE (Setup_fdre_C_R)       -0.429    38.365    sync_0/h_sync_reg
  -------------------------------------------------------------------
                         required time                         38.365    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                 35.193    

Slack (MET) :             35.222ns  (required time - arrival time)
  Source:                 sync_0/v_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.828ns (21.307%)  route 3.058ns (78.693%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.338 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.866    -0.746    sync_0/clk_0
    SLICE_X106Y55        FDRE                                         r  sync_0/v_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  sync_0/v_counter_reg[24]/Q
                         net (fo=2, routed)           1.069     0.780    sync_0/v_counter_reg_n_0_[24]
    SLICE_X106Y56        LUT4 (Prop_lut4_I1_O)        0.124     0.904 f  sync_0/v_counter[31]_i_9/O
                         net (fo=2, routed)           1.009     1.913    sync_0/v_counter[31]_i_9_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.124     2.037 f  sync_0/v_counter[31]_i_4/O
                         net (fo=33, routed)          0.361     2.397    sync_0/v_counter[31]_i_4_n_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I0_O)        0.124     2.521 r  sync_0/v_sync_i_1/O
                         net (fo=1, routed)           0.619     3.140    sync_0/v_sync0
    SLICE_X109Y51        FDRE                                         r  sync_0/v_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.145 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.307    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.869 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.560    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.651 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          1.687    38.338    sync_0/clk_0
    SLICE_X109Y51        FDRE                                         r  sync_0/v_sync_reg/C
                         clock pessimism              0.617    38.955    
                         clock uncertainty           -0.164    38.792    
    SLICE_X109Y51        FDRE (Setup_fdre_C_R)       -0.429    38.363    sync_0/v_sync_reg
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                 35.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 sync_0/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.028%)  route 0.186ns (49.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.639    -0.540    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  sync_0/h_counter_reg[7]/Q
                         net (fo=36, routed)          0.186    -0.213    sync_0/h_counter_reg_n_0_[7]
    SLICE_X109Y50        LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  sync_0/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    sync_0/h_counter[2]
    SLICE_X109Y50        FDRE                                         r  sync_0/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.908    -0.777    sync_0/clk_0
    SLICE_X109Y50        FDRE                                         r  sync_0/h_counter_reg[2]/C
                         clock pessimism              0.272    -0.505    
    SLICE_X109Y50        FDRE (Hold_fdre_C_D)         0.092    -0.413    sync_0/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 sync_0/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.842%)  route 0.220ns (54.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.638    -0.541    sync_0/clk_0
    SLICE_X106Y50        FDRE                                         r  sync_0/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  sync_0/v_counter_reg[1]/Q
                         net (fo=35, routed)          0.220    -0.180    sync_0/v_counter_reg_n_0_[1]
    SLICE_X108Y51        LUT6 (Prop_lut6_I3_O)        0.045    -0.135 r  sync_0/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    sync_0/v_counter[0]_i_1_n_0
    SLICE_X108Y51        FDRE                                         r  sync_0/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.908    -0.777    sync_0/clk_0
    SLICE_X108Y51        FDRE                                         r  sync_0/v_counter_reg[0]/C
                         clock pessimism              0.252    -0.525    
    SLICE_X108Y51        FDRE (Hold_fdre_C_D)         0.120    -0.405    sync_0/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sync_0/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.639    -0.540    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  sync_0/h_counter_reg[0]/Q
                         net (fo=4, routed)           0.182    -0.216    sync_0/h_counter_reg_n_0_[0]
    SLICE_X111Y50        LUT1 (Prop_lut1_I0_O)        0.045    -0.171 r  sync_0/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    sync_0/h_counter[0]
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.911    -0.774    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[0]/C
                         clock pessimism              0.234    -0.540    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.092    -0.448    sync_0/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sync_0/h_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.886%)  route 0.202ns (52.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.639    -0.540    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  sync_0/h_counter_reg[8]/Q
                         net (fo=36, routed)          0.202    -0.196    sync_0/h_counter_reg_n_0_[8]
    SLICE_X111Y51        LUT6 (Prop_lut6_I2_O)        0.045    -0.151 r  sync_0/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    sync_0/h_counter[6]
    SLICE_X111Y51        FDRE                                         r  sync_0/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.911    -0.774    sync_0/clk_0
    SLICE_X111Y51        FDRE                                         r  sync_0/h_counter_reg[6]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.092    -0.432    sync_0/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 sync_0/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.559%)  route 0.189ns (50.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.639    -0.540    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  sync_0/h_counter_reg[4]/Q
                         net (fo=35, routed)          0.189    -0.209    sync_0/h_counter_reg_n_0_[4]
    SLICE_X111Y50        LUT6 (Prop_lut6_I4_O)        0.045    -0.164 r  sync_0/h_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    sync_0/h_counter[8]
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.911    -0.774    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[8]/C
                         clock pessimism              0.234    -0.540    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.092    -0.448    sync_0/h_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sync_0/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.193%)  route 0.192ns (50.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.639    -0.540    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  sync_0/h_counter_reg[7]/Q
                         net (fo=36, routed)          0.192    -0.206    sync_0/h_counter_reg_n_0_[7]
    SLICE_X111Y50        LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  sync_0/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    sync_0/h_counter[7]
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.911    -0.774    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[7]/C
                         clock pessimism              0.234    -0.540    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.092    -0.448    sync_0/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 sync_0/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.324%)  route 0.191ns (50.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.639    -0.540    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  sync_0/h_counter_reg[7]/Q
                         net (fo=36, routed)          0.191    -0.207    sync_0/h_counter_reg_n_0_[7]
    SLICE_X111Y50        LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  sync_0/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    sync_0/h_counter[4]
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.911    -0.774    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[4]/C
                         clock pessimism              0.234    -0.540    
    SLICE_X111Y50        FDRE (Hold_fdre_C_D)         0.091    -0.449    sync_0/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 sync_0/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.929%)  route 0.210ns (53.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.639    -0.540    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  sync_0/h_counter_reg[4]/Q
                         net (fo=35, routed)          0.210    -0.188    sync_0/h_counter_reg_n_0_[4]
    SLICE_X111Y51        LUT6 (Prop_lut6_I4_O)        0.045    -0.143 r  sync_0/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    sync_0/h_counter[5]
    SLICE_X111Y51        FDRE                                         r  sync_0/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.911    -0.774    sync_0/clk_0
    SLICE_X111Y51        FDRE                                         r  sync_0/h_counter_reg[5]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X111Y51        FDRE (Hold_fdre_C_D)         0.091    -0.433    sync_0/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 sync_0/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/h_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.889%)  route 0.238ns (56.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.639    -0.540    sync_0/clk_0
    SLICE_X111Y50        FDRE                                         r  sync_0/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  sync_0/h_counter_reg[7]/Q
                         net (fo=36, routed)          0.238    -0.161    sync_0/h_counter_reg_n_0_[7]
    SLICE_X109Y50        LUT6 (Prop_lut6_I3_O)        0.045    -0.116 r  sync_0/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    sync_0/h_counter[1]
    SLICE_X109Y50        FDRE                                         r  sync_0/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.908    -0.777    sync_0/clk_0
    SLICE_X109Y50        FDRE                                         r  sync_0/h_counter_reg[1]/C
                         clock pessimism              0.272    -0.505    
    SLICE_X109Y50        FDRE (Hold_fdre_C_D)         0.091    -0.414    sync_0/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sync_0/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_0/v_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.912%)  route 0.219ns (54.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.638    -0.541    sync_0/clk_0
    SLICE_X106Y50        FDRE                                         r  sync_0/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  sync_0/v_counter_reg[1]/Q
                         net (fo=35, routed)          0.219    -0.180    sync_0/v_counter_reg_n_0_[1]
    SLICE_X106Y50        LUT5 (Prop_lut5_I2_O)        0.045    -0.135 r  sync_0/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    sync_0/v_counter[2]_i_1_n_0
    SLICE_X106Y50        FDRE                                         r  sync_0/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    sync_0/clk_wiz_0_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  sync_0/clk_wiz_0_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    sync_0/clk_wiz_0_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    sync_0/clk_wiz_0_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  sync_0/clk_wiz_0_0/inst/clkout1_buf/O
                         net (fo=67, routed)          0.908    -0.777    sync_0/clk_0
    SLICE_X106Y50        FDRE                                         r  sync_0/v_counter_reg[2]/C
                         clock pessimism              0.236    -0.541    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.092    -0.449    sync_0/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    sync_0/clk_wiz_0_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X109Y52    sync_0/active_display_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X109Y53    sync_0/h_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X111Y53    sync_0/h_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X109Y53    sync_0/h_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X111Y53    sync_0/h_counter_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X111Y54    sync_0/h_counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X111Y54    sync_0/h_counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X111Y54    sync_0/h_counter_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y53    sync_0/h_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y53    sync_0/h_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y54    sync_0/h_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y55    sync_0/h_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y55    sync_0/h_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y56    sync_0/h_counter_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X106Y53    sync_0/v_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X106Y53    sync_0/v_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X106Y53    sync_0/v_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X108Y53    sync_0/v_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y52    sync_0/active_display_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y53    sync_0/h_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X111Y53    sync_0/h_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y53    sync_0/h_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X111Y53    sync_0/h_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X111Y54    sync_0/h_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X111Y54    sync_0/h_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X111Y54    sync_0/h_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y50    sync_0/h_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X109Y54    sync_0/h_counter_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    sync_0/clk_wiz_0_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  sync_0/clk_wiz_0_0/inst/mmcm_adv_inst/CLKFBOUT



