;redcode
;assert 1
	SPL 0, <22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <-20
	JMN 0, <-20
	JMN 0, <-20
	MOV -1, <-20
	DJN -817, @-320
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-120
	MOV -7, <-120
	MOV -1, <-20
	SUB 12, @200
	SUB 12, @200
	MOV -1, <-20
	SUB @127, 100
	SUB @-127, 106
	MOV -1, <-20
	SLT 121, 0
	SPL -900, <-902
	SUB @33, 50
	SUB @127, @106
	MOV -817, <-20
	SUB @127, @185
	SUB @127, @106
	SUB @81, @2
	SUB #3, 20
	ADD -330, -509
	SUB 1, <-1
	SUB #12, @200
	MOV -7, <-20
	SUB @117, @106
	SLT 121, 0
	SUB @-127, 800
	SUB @127, 100
	JMP 8, <812
	SUB @117, @106
	SPL 0, <22
	JMP 0, <12
	SPL 0, <22
	MOV -1, <-20
	ADD 300, 90
	SPL 0, <22
	CMP -7, <-420
	MOV -1, <-20
	ADD 300, 91
	CMP -7, <-420
	MOV -1, <-20
