--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec 10 10:45:55 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     ds18B20
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets clk_temp]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets sck_c_1]
            154 items scored, 96 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.505ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             placecnt_i0  (from sck_c_1 +)
   Destination:    FD1S3AX    D              ser_452  (to sck_c_1 -)

   Delay:                  10.345ns  (33.8% logic, 66.2% route), 9 logic levels.

 Constraint Details:

     10.345ns data_path placecnt_i0 to ser_452 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.505ns

 Path Details: placecnt_i0 to ser_452

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              placecnt_i0 (from sck_c_1)
Route        27   e 2.087                                  ser_N_380[0]
MOFX0       ---     0.378             C0 to Z              i24317
Route         1   e 0.941                                  n28039
LUT4        ---     0.493              D to Z              i24024_3_lut_4_lut
Route         1   e 0.941                                  n27346
LUT4        ---     0.493              C to Z              i24028_4_lut_4_lut
Route         1   e 0.020                                  n27367
MUXL5       ---     0.233           ALUT to Z              ser_I_0_i14
Route         1   e 0.941                                  n14_adj_423
LUT4        ---     0.493              B to Z              i23982_4_lut
Route         1   e 0.020                                  n27394
MUXL5       ---     0.233           BLUT to Z              i23986
Route         1   e 0.020                                  n27398
MUXL5       ---     0.233             D0 to Z              i23988
Route         1   e 0.941                                  n27400
LUT4        ---     0.493              A to Z              ser_I_0_i127_4_lut
Route         1   e 0.941                                  ser_N_379
                  --------
                   10.345  (33.8% logic, 66.2% route), 9 logic levels.


Error:  The following path violates requirements by 5.360ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             placecnt_i0  (from sck_c_1 +)
   Destination:    FD1S3AX    D              ser_452  (to sck_c_1 -)

   Delay:                  10.200ns  (32.8% logic, 67.2% route), 9 logic levels.

 Constraint Details:

     10.200ns data_path placecnt_i0 to ser_452 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.360ns

 Path Details: placecnt_i0 to ser_452

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              placecnt_i0 (from sck_c_1)
Route        27   e 2.087                                  ser_N_380[0]
LUT4        ---     0.493              B to Z              cycledata_31__N_74[2]_bdd_4_lut
Route         1   e 0.941                                  n27407
MUXL5       ---     0.233             D0 to Z              i23997
Route         1   e 0.941                                  n27409
LUT4        ---     0.493              D to Z              i9943_3_lut_3_lut_4_lut
Route         1   e 0.020                                  n12954
MUXL5       ---     0.233           BLUT to Z              ser_I_0_i29
Route         1   e 0.941                                  n29
LUT4        ---     0.493              C to Z              i23983_4_lut_4_lut
Route         1   e 0.020                                  n27395
MUXL5       ---     0.233           ALUT to Z              i23986
Route         1   e 0.020                                  n27398
MUXL5       ---     0.233             D0 to Z              i23988
Route         1   e 0.941                                  n27400
LUT4        ---     0.493              A to Z              ser_I_0_i127_4_lut
Route         1   e 0.941                                  ser_N_379
                  --------
                   10.200  (32.8% logic, 67.2% route), 9 logic levels.


Error:  The following path violates requirements by 5.360ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             placecnt_i0  (from sck_c_1 +)
   Destination:    FD1S3AX    D              ser_452  (to sck_c_1 -)

   Delay:                  10.200ns  (32.8% logic, 67.2% route), 9 logic levels.

 Constraint Details:

     10.200ns data_path placecnt_i0 to ser_452 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.360ns

 Path Details: placecnt_i0 to ser_452

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              placecnt_i0 (from sck_c_1)
Route        27   e 2.087                                  ser_N_380[0]
LUT4        ---     0.493              B to Z              cycledata_31__N_74[2]_bdd_4_lut_24304
Route         1   e 0.941                                  n27408
MUXL5       ---     0.233             D1 to Z              i23997
Route         1   e 0.941                                  n27409
LUT4        ---     0.493              D to Z              i9943_3_lut_3_lut_4_lut
Route         1   e 0.020                                  n12954
MUXL5       ---     0.233           BLUT to Z              ser_I_0_i29
Route         1   e 0.941                                  n29
LUT4        ---     0.493              C to Z              i23983_4_lut_4_lut
Route         1   e 0.020                                  n27395
MUXL5       ---     0.233           ALUT to Z              i23986
Route         1   e 0.020                                  n27398
MUXL5       ---     0.233             D0 to Z              i23988
Route         1   e 0.941                                  n27400
LUT4        ---     0.493              A to Z              ser_I_0_i127_4_lut
Route         1   e 0.941                                  ser_N_379
                  --------
                   10.200  (32.8% logic, 67.2% route), 9 logic levels.

Warning: 10.505 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            3408 items scored, 3408 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 14.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_1139__i14  (from clk_c +)
   Destination:    FD1P3IX    CD             cnt_1139__i6  (to clk_c +)

   Delay:                  19.204ns  (31.6% logic, 68.4% route), 14 logic levels.

 Constraint Details:

     19.204ns data_path cnt_1139__i14 to cnt_1139__i6 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 14.364ns

 Path Details: cnt_1139__i14 to cnt_1139__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_1139__i14 (from clk_c)
Route         2   e 1.198                                  cnt[14]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_38
Route         1   e 0.941                                  n6_adj_672
LUT4        ---     0.493              D to Z              i4_4_lut_adj_37
Route         3   e 1.258                                  n13489
LUT4        ---     0.493              C to Z              i2_3_lut_rep_583
Route         3   e 1.258                                  n28579
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_182
Route         3   e 1.258                                  n26795
LUT4        ---     0.493              A to Z              i2_3_lut_rep_565
Route         3   e 1.258                                  n28561
LUT4        ---     0.493              B to Z              i1_2_lut_rep_554_3_lut
Route         3   e 1.258                                  n28550
LUT4        ---     0.493              B to Z              n33_bdd_3_lut_4_lut
Route         1   e 0.020                                  n27881
MUXL5       ---     0.233           ALUT to Z              i24260
Route         1   e 0.941                                  n27883
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut
Route         1   e 0.020                                  n26884
MUXL5       ---     0.233           ALUT to Z              i100
Route         1   e 0.020                                  n67
MUXL5       ---     0.233             D1 to Z              i103
Route         1   e 0.941                                  n73
LUT4        ---     0.493              C to Z              i24138_2_lut_3_lut_4_lut
Route         1   e 0.941                                  n27498
LUT4        ---     0.493              B to Z              i24139_2_lut
Route        17   e 1.819                                  n13772
                  --------
                   19.204  (31.6% logic, 68.4% route), 14 logic levels.


Error:  The following path violates requirements by 14.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_1139__i14  (from clk_c +)
   Destination:    FD1P3IX    CD             cnt_1139__i5  (to clk_c +)

   Delay:                  19.204ns  (31.6% logic, 68.4% route), 14 logic levels.

 Constraint Details:

     19.204ns data_path cnt_1139__i14 to cnt_1139__i5 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 14.364ns

 Path Details: cnt_1139__i14 to cnt_1139__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_1139__i14 (from clk_c)
Route         2   e 1.198                                  cnt[14]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_38
Route         1   e 0.941                                  n6_adj_672
LUT4        ---     0.493              D to Z              i4_4_lut_adj_37
Route         3   e 1.258                                  n13489
LUT4        ---     0.493              C to Z              i2_3_lut_rep_583
Route         3   e 1.258                                  n28579
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_182
Route         3   e 1.258                                  n26795
LUT4        ---     0.493              A to Z              i2_3_lut_rep_565
Route         3   e 1.258                                  n28561
LUT4        ---     0.493              B to Z              i1_2_lut_rep_554_3_lut
Route         3   e 1.258                                  n28550
LUT4        ---     0.493              B to Z              n33_bdd_3_lut_4_lut
Route         1   e 0.020                                  n27881
MUXL5       ---     0.233           ALUT to Z              i24260
Route         1   e 0.941                                  n27883
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut
Route         1   e 0.020                                  n26884
MUXL5       ---     0.233           ALUT to Z              i100
Route         1   e 0.020                                  n67
MUXL5       ---     0.233             D1 to Z              i103
Route         1   e 0.941                                  n73
LUT4        ---     0.493              C to Z              i24138_2_lut_3_lut_4_lut
Route         1   e 0.941                                  n27498
LUT4        ---     0.493              B to Z              i24139_2_lut
Route        17   e 1.819                                  n13772
                  --------
                   19.204  (31.6% logic, 68.4% route), 14 logic levels.


Error:  The following path violates requirements by 14.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             cnt_1139__i14  (from clk_c +)
   Destination:    FD1P3IX    CD             cnt_1139__i11  (to clk_c +)

   Delay:                  19.204ns  (31.6% logic, 68.4% route), 14 logic levels.

 Constraint Details:

     19.204ns data_path cnt_1139__i14 to cnt_1139__i11 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 14.364ns

 Path Details: cnt_1139__i14 to cnt_1139__i11

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              cnt_1139__i14 (from clk_c)
Route         2   e 1.198                                  cnt[14]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_38
Route         1   e 0.941                                  n6_adj_672
LUT4        ---     0.493              D to Z              i4_4_lut_adj_37
Route         3   e 1.258                                  n13489
LUT4        ---     0.493              C to Z              i2_3_lut_rep_583
Route         3   e 1.258                                  n28579
LUT4        ---     0.493              B to Z              i2_3_lut_4_lut_adj_182
Route         3   e 1.258                                  n26795
LUT4        ---     0.493              A to Z              i2_3_lut_rep_565
Route         3   e 1.258                                  n28561
LUT4        ---     0.493              B to Z              i1_2_lut_rep_554_3_lut
Route         3   e 1.258                                  n28550
LUT4        ---     0.493              B to Z              n33_bdd_3_lut_4_lut
Route         1   e 0.020                                  n27881
MUXL5       ---     0.233           ALUT to Z              i24260
Route         1   e 0.941                                  n27883
LUT4        ---     0.493              C to Z              i1_2_lut_3_lut
Route         1   e 0.020                                  n26884
MUXL5       ---     0.233           ALUT to Z              i100
Route         1   e 0.020                                  n67
MUXL5       ---     0.233             D1 to Z              i103
Route         1   e 0.941                                  n73
LUT4        ---     0.493              C to Z              i24138_2_lut_3_lut_4_lut
Route         1   e 0.941                                  n27498
LUT4        ---     0.493              B to Z              i24139_2_lut
Route        17   e 1.819                                  n13772
                  --------
                   19.204  (31.6% logic, 68.4% route), 14 logic levels.

Warning: 19.364 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets clk_temp]                |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets sck_c_1]                 |     5.000 ns|    10.505 ns|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|    19.364 ns|    14 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n13772                                  |      17|    2788|     79.57%
                                        |        |        |
n27498                                  |       1|    2516|     71.80%
                                        |        |        |
n73                                     |       1|    2448|     69.86%
                                        |        |        |
n58                                     |       1|    1258|     35.90%
                                        |        |        |
n67                                     |       1|    1156|     32.99%
                                        |        |        |
n26795                                  |       3|    1040|     29.68%
                                        |        |        |
n26884                                  |       1|     952|     27.17%
                                        |        |        |
n27883                                  |       1|     952|     27.17%
                                        |        |        |
n28579                                  |       3|     854|     24.37%
                                        |        |        |
n13489                                  |       3|     789|     22.52%
                                        |        |        |
n28560                                  |       2|     702|     20.03%
                                        |        |        |
n6                                      |       1|     663|     18.92%
                                        |        |        |
n111                                    |       2|     635|     18.12%
                                        |        |        |
n27881                                  |       1|     612|     17.47%
                                        |        |        |
n26901                                  |       1|     595|     16.98%
                                        |        |        |
n28555                                  |       2|     482|     13.76%
                                        |        |        |
n28561                                  |       3|     468|     13.36%
                                        |        |        |
n28584                                  |      15|     458|     13.07%
                                        |        |        |
n33_adj_20                              |       4|     439|     12.53%
                                        |        |        |
clk_c_enable_53                         |      18|     374|     10.67%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 3504  Score: 25907688

Constraints cover  5657 paths, 403 nets, and 1108 connections (13.6% coverage)


Peak memory: 116641792 bytes, TRCE: 8974336 bytes, DLYMAN: 655360 bytes
CPU_TIME_REPORT: 0 secs 
