/* ex: set ft=c: */
R32(0x0000, SCER, w, system_clock_enable)
R32(0x0004, SCDR, w, system_clock_disable)
R32(0x0008, SCSR, r, system_clock_status)
RES_1(0x000C)
R32(0x0010, PCER0, w, peripheral_clock_enable_0)
R32(0x0014, PCDR0, w, peripheral_clock_disable_0)
R32(0x0018, PCSR0, r, peripheral_clock_status_0)
RES_1(0x001C)
R32(0x0020, MOR, rw, main_oscillator)
R32(0x0024, MCFR, r, main_clock_freq)
R32(0x0028, PLLAR, rw, plla)
R32(0x002C, PLLBR, rw, pllb)
R32(0x0030, MCKR, rw, master_clock)
RES_1(0x0034)
R32(0x0038, USB, rw, usb_clock)
RES_1(0x003C)
R32(0x0040, PCK0, rw, programmable_clock_0)
R32(0x0044, PCK1, rw, programmable_clock_1)
R32(0x0048, PCK2, rw, programmable_clock_2)
RES(0x004C, 0x005C)
R32(0x0060, IER, w, interrupt_enable)
R32(0x0064, IDR, w, interrupt_disable)
R32(0x0068, SR,  r, status)
R32(0x006C, IMR, r, interrupt_mask)
R32(0x0070, FSMR, rw, fast_startup_mode)
R32(0x0074, FSPR, rw, fast_startup_polarity)
R32(0x0078, FOCR, w, fault_output_clear)
RES(0x007C, 0x00E0)
R32(0x00E4, WPMR, rw, write_protect_mode)
R32(0x00E8, WPSR, r,  write_protect_status)
RES(0x00EC, 0x00FC)
R32(0x0100, PCER1, w, peripheral_clock_enable_1)
R32(0x0104, PCDR1, w, peripheral_clock_disable_1)
R32(0x0108, PCSR1, r, peripheral_clock_status_1)
RES_1(0x010C)
R32(0x0110, OCR, rw, oscillator_calibration)

