<!doctype html>
<html lang="pt-br">

	<head>
		<meta charset="utf-8">

		<title>FPGA from Blinker to Game of Life, through RISC-V also</title>

		<meta name="description" content="An introductory course to FPGAs">
		<meta name="author" content="Ricardo Menotti">

		<meta name="apple-mobile-web-app-capable" content="yes">
		<meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">

		<meta name="viewport" content="width=device-width, initial-scale=1.0">

		<link rel="stylesheet" href="dist/reset.css">
		<link rel="stylesheet" href="dist/reveal.css">
		<!-- <link rel="stylesheet" href="dist/theme/beige.css" id="theme"> -->
		<link rel="stylesheet" href="dist/theme/white.css" id="theme">

		<!-- Theme used for syntax highlighting of code -->
		<!-- <link rel="stylesheet" href="plugin/highlight/gruvbox-light-medium.css"> -->
		<link rel="stylesheet" href="plugin/highlight/xcode.css">
		<base target="_blank">
	</head>

	<body>
		<div class="reveal">
			<!-- Any section element inside of this container is displayed as a slide -->
			<div class="slides">
				<section data-state="event_theme">
					<a href="https://site.dc.ufscar.br">
							<img src="../img/DC.png" alt="DC logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="dc-logo" align="left">
					</a>
					<a href="https://intel.com/fpga">
						<img src="../img/intel.jpeg" alt="Intel logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="intel-logo">
					</a>
					<a href="https://ufscar.br">
							<img src="../img/ufscar.png" alt="UFSCar logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="ufscar-logo" align="right">
					</a>
					<h1 class="r-fit-text">FPGA from Blinker to Game of Life,<br> through RISC-V also</h1>
					<p>
						<small><a href="mailto:menotti@ufscar.br">Prof. Ricardo Menotti</a>, <a href="mailto:thiago.martins@estudante.ufscar.br">Thiago Martins</a>, <a href="mailto:gbarreto@estudante.ufscar.br" class="href">Gustavo M. Barreto</a> and <a href="mailto:lucasarruk@estudante.ufscar.br" class="href">Lucas Arruk Mendes</a></small>
					</p>
				</section>

				<section data-state="event_theme" data-visibility="hidden">
					<h2 class="r-fit-text">Let's get to know each other first</h2>
					<p><a href="https://menti.com">menti.com</a>&nbsp;&nbsp;&nbsp;<a href="https://kahoot.it/">kahoot.it</a></p>
					<iframe width="560" height="50%" src="https://www.youtube.com/embed/LYb_nqU_43w?si=K-p2IdGghwntFyBC&amp;controls=0" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture; web-share" allowfullscreen></iframe>
					<iframe width="560" height="315" src="https://www.youtube.com/embed/KmlZ1WhlYsM?si=o0_1k5hwKxTc0mLM&amp;controls=0" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture; web-share" allowfullscreen></iframe>
				</section>

				<section>
					<section data-state="event_theme">
						<h2>Practical Approach</h2>
						<p>
							This course will follow a very practical approach, so let's get to the code... ðŸ‘‰
						</p>
						<h2>But take it easy</h2>
						<p>
							We need at least a bit of context...ðŸ‘‡
						</p>
					</section>
					<section data-state="event_white">
						<h2>The two ways of computing [<a href="#refs">1</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/gap2EN.png">
						</p>
					</section>
					<section data-state="event_white">
						<h2>The third way... [<a href="#refs">1</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/gapEN.png">
						</p>
					</section>
					<section data-state="event_white">
						<h2 class="r-fit-text">Field-Programmable Gate Array (FPGA) [<a href="#refs">1</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/fpgaEN.png" style="height: 50vh;">
						</p>
					</section>
					<section data-state="event_white">
						<h2>What an incredible circuit! [<a href="#refs">1</a>]</h2>
						<div class="r-stack">
							<img class="fragment fade-out" data-fragment-index="0" class=".r-stretch" src="../img/mux.png" style="height: 50vh;">
							<img class="fragment" class=".r-stretch" src="../img/lut01.png" style="height: 50vh;">
							<img class="fragment" class=".r-stretch" src="../img/lut.png" style="height: 50vh;">
							<img class="fragment" class=".r-stretch" src="../img/lut3.png" style="height: 50vh;">
						  </div>
					</section>
					<section data-state="event_white">
						<h2 class="r-fit-text">IntelÂ® StratixÂ® 10 FPGA and SoC ALM Block Diagram [<a href="#refs">2</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/ALM.png" style="height: 50vh;">
						</p>
					</section>
					<section data-state="event_white">
						<h2 class="r-fit-text">IntelÂ® Hyperflexâ„¢ Core Architecture [<a href="#refs">2</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/Stratix10.png" style="height: 50vh;">
						</p>
					</section>
					<section data-state="event_white">
						<h2 class="r-fit-text">IntelÂ® StratixÂ® 10 FPGA and SoC Architecture Block Diagram [<a href="#refs">2</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/Stratix10Block.png" style="height: 50vh;">
						</p>
					</section>
					<section data-state="event_white">
						<h2 class="r-fit-text">Economic and performance tradeoffs [<a href="#refs">3</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/marketEN.png">
						</p>
					</section>
					<section data-state="event_white">
						<h2>Flexibility <i>vs</i> performance [<a href="#refs">4</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/FlexDesempEN.png">
						</p>
					</section>
					<section data-state="event_white">
						<h2>Recover or Crack? [<a href="#refs">5</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/Pico_WPA_final_500.jpg">
						</p>
					</section>
					<section data-state="event_white">
						<h2>Mandelbrot set [<a href="#refs">6</a>]</h2>
						<small><table class="tg">
							<tbody><tr>
							  <th class="tg-cxkv"></th>
							  <th class="tg-hpj3">Clock Speed</th>
							  <th class="tg-hpj3">Render Time</th>
							  <th class="tg-hpj3">Cycles Used</th>
							</tr>
							<tr>
							  <td class="tg-xdyu">VHDL-based generator </td>
							  <td class="tg-031e">25MHz</td>
							  <td class="tg-031e">0.2 seconds</td>
							  <td class="tg-031e">5,000,000</td>
							</tr>
							<tr>
							  <td class="tg-xdyu">Nios II (hardware floats)</td>
							  <td class="tg-031e">100MHz</td>
							  <td class="tg-031e">23.8 seconds</td>
							  <td class="tg-031e">2,380,000,000</td>
							</tr>
							<tr>
							  <td class="tg-xdyu">Visual C++ test program</td>
							  <td class="tg-031e">2GHz</td>
							  <td class="tg-031e">3.3 seconds</td>
							  <td class="tg-031e">6,600,000,000</td>
							</tr>
							<tr>
							  <td class="tg-xdyu">Nios II (software floats)</td>
							  <td class="tg-031e">100MHz</td>
							  <td class="tg-031e">54 minutes, 30 seconds</td>
							  <td class="tg-031e">327,000,000,000</td>
							</tr>
						  </tbody></table></small>			
					</section>					
					<section data-state="event_white">
						<h2>And how do I use it? [<a href="#refs">1</a>]</h2>
						<p>
							<img class=".r-stretch" src="../img/fpgaflowEN.png">
						</p>
					</section>
					<section data-state="event_theme">
						<h3>That's enough context</h3>
						<h2>Let's go!</h2>
					</section>
				</section>

				<section>
					<h2>Before the labs, let's clarify some concepts</h2>
					<p>
						<a href="https://github.com/menotti/fpga/">click here to open a hardware simulator (a.k.a. Github)</a>
					</p>
					<ul>
						<li>Press . to edit with VS Code ðŸ¥š</li>
						<li>Install the following extensions:</li>
						<ul>
							<li>Verilog Highlight</li>
							<li>DigitalJS</li>
						</ul>
					</ul>
				</section>

				<section>
					<section data-auto-animate data-state="event_theme">
					<h2>Our first Blinker</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="|2-3|5|7-8|10-11|"><script type="text/template">
						module top (
							input CLOCK_50,     // 50MHz
							output [9:0] LEDR); // How many LEDs do we have?
							
							integer count = 0;  // FPGAs rocks! 
						
							always@(posedge CLOCK_50)
								count <= count + 1;
						
							// What's The Frequency, Kenneth?
							assign LEDR = {10{count[25]}}; 
						endmodule
					</script></code></pre>
				</section>

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #1a)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>

				<section data-auto-animate data-state="event_theme">
					<h2>Our first Blinker</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module top (
							input CLOCK_50,     // 50MHz
							output [9:0] LEDR); // How many LEDs do we have?
							
							integer count = 0;  // FPGAs rocks! 
						
							always@(posedge CLOCK_50)
								count <= count + 1;
						
							// What's The Frequency, Kenneth?
							assign LEDR = {10{count[25]}}; 
						endmodule
					</script></code></pre>
				</section>

				<section data-auto-animate data-state="event_theme">
					<h2>Our first Counter</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module top (
							input CLOCK_50,     // 50MHz
							output [9:0] LEDR); // How many LEDs do we have?
							
							integer count = 0;  // FPGAs rocks! 
						
							always@(posedge CLOCK_50)
								count <= count + 1;
						
							// What's The Frequency, Kenneth?
							assign LEDR = count[31:22]; 
						endmodule
					</script></code></pre>					
				</section>
				
				<section>
					<h2>Our first Counter</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="1|2|3|5|9|17|19-31"><script type="text/template">
						00000000000000000000000000000000
						00000000000000000000000000000001
						00000000000000000000000000000010
						00000000000000000000000000000011
						00000000000000000000000000000100
						00000000000000000000000000000101
						00000000000000000000000000000110
						00000000000000000000000000000111
						00000000000000000000000000001000
						00000000000000000000000000001001
						00000000000000000000000000001010
						00000000000000000000000000001011
						00000000000000000000000000001100
						00000000000000000000000000001101
						00000000000000000000000000001110
						00000000000000000000000000001111
						00000000000000000000000000010000
						                             ...
						11111111111111111111111111111111 = 2^32 = 4.294.967.296
						00000000000000000000000000000000
						â†“â†“â†“â†“â†“â†“â†“â†“â†“â†“
						â†“â†“â†“â†“â†“â†“â†“â†“â†“LEDR[0]
						â†“â†“â†“â†“â†“â†“â†“â†“LEDR[1]
						â†“â†“â†“â†“â†“â†“â†“LEDR[2]
						â†“â†“â†“â†“â†“â†“LEDR[3]
						â†“â†“â†“â†“â†“LEDR[4]
						â†“â†“â†“â†“LEDR[5]
						â†“â†“â†“LEDR[6]
						â†“â†“LEDR[7]
						â†“LEDR[8]
						LEDR[9]
					</script></code></pre>					
				</section>

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #1b)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>
			</section>

			<section>
				<section>
					<h2>A sequential problem</h2>
					\[\small F_0 = 0, F_1 = 1, F_n = F_{n-1} + F_{n-2}\]
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="|2-3|5|7-11|13|"><script type="text/template">
					module fibonacci(
					  input clk,
					  output [31:0] fibo);
					  
					  integer a = 0, b = 1;
					  	
					  always@(posedge clk)
					  begin
					    a <= b;
					    b <= a + b;
					  end
					  
					  assign fibo = a;
					endmodule
					</script></code></pre>					
					<a href="https://github.dev/menotti/fpga/labs/lab2/rtl/fibonacci.v">Simulate it here!</a>
				</section>

				<section data-auto-animate data-state="event_theme">
					<h2>Seven segments decoder</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module dec7seg (
							input  [3:0] hex,
							output reg [6:0] segs);
							always @(hex)        // gfedcba
							  case (hex)         // 6543210
									4'b0000 : segs = 7'b1000000; // 0
									4'b0001 : segs = 7'b1111001; // 1
									4'b0010 : segs = 7'b0100100; // 2
									4'b0011 : segs = 7'b0110000; // 3
									4'b0100 : segs = 7'b0011001; // 4
									4'b0101 : segs = 7'b0010010; // 5
									4'b0110 : segs = 7'b0000010; // 6
									4'b0111 : segs = 7'b1111000; // 7
									4'b1000 : segs = 7'b0000000; // 8
									4'b1001 : segs = 7'b0010000; // 9
									4'b1010 : segs = 7'b0001000; // A
									4'b1011 : segs = 7'b0000011; // b
									4'b1100 : segs = 7'b1000110; // C
									4'b1101 : segs = 7'b0100001; // d
									4'b1110 : segs = 7'b0000110; // E
									4'b1111 : segs = 7'b0001110; // F
							  endcase
						endmodule
					</script></code></pre>
				</section>

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #2)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>
			</section>

			<section>
				<section>
					<h2>A parallelizable problem</h2>
					\[\small gray = (R \times 0.299) + (G \times 0.587) + (B \times 0.114)\]
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
					module gray(
					  input  [23:0] i_rgb,
					  output [23:0] o_rgb);
					  wire [9:0] rgb;
					  assign rgb = (i_rgb[23:16] + (i_rgb[15:8]<<1) + i_rgb[7:0])>>2;
					  assign o_rgb = {3{rgb[7:0]}};
					endmodule
					</script></code></pre>					
				</section>

				<section>
					<h2>VGA signal generation</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="1|2-4|6-8|10-12|16-19|21-25|27-29|32-35"><script type="text/template">
						module vga #(          // 640 x 480 @ 25 MHz (negative)
							parameter VGA_BITS = 8, WIDTH = 640, HEIGHT = 480,
							HFRONT = 16, HSYNC = 96, HBACK = 48, HPULSEN = 1,
							VFRONT = 10, VSYNC =  2, VBACK = 33, VPULSEN = 1
						  ) (
							input clk,
							output [8:0] vaddr,
							output reg vga_HS, vga_VS, vga_DA);
						  
							reg [9:0] CounterX, CounterY;
							wire CounterXmaxed = (CounterX == (WIDTH + HFRONT + HSYNC + HBACK));
							wire CounterYmaxed = (CounterY == (HEIGHT + VFRONT + VSYNC + VBACK));
							
							always @(posedge clk)
							begin
								if (CounterXmaxed)
									CounterX <= 10'b0;
								else
									CounterX <= CounterX + 1'b1;
									
								if (CounterXmaxed)
									if(CounterYmaxed)
										CounterY <= 10'b0;
									else
										CounterY <= CounterY + 1'b1;
									
								vga_HS <= HPULSEN[0] ^ (CounterX > ( WIDTH + HFRONT) && (CounterX < ( WIDTH + HFRONT + HSYNC)));
								vga_VS <= VPULSEN[0] ^ (CounterY > (HEIGHT + VFRONT) && (CounterY < (HEIGHT + VFRONT + VSYNC)));
								vga_DA <= (CounterX < WIDTH) && (CounterY < HEIGHT);
							end
							
							wire [5:0] row, col;        // downsampling:
							assign row = (CounterY>>5); // 32 pixels x
							assign col = (CounterX>>5); // 32 pixels 
							assign vaddr = col + (row<<4) + (row<<2); // addr = col + row x 20
						endmodule
					</script></code></pre>					
				</section>				

				<section>
					<h2 class="r-fit-text">ROM memory (with contents)</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module rom(
							input clock,
							input [8:0] vaddr,
							output reg [7:0] vdata);
						  
							reg [7:0] ROM [0:511];
							
							initial
								$readmemb("mario8.bin", ROM);
							   
							always @(posedge clock)
								vdata <= ROM[vaddr];
						endmodule
					</script></code></pre>
				</section>

				<section>
					<h2 class="r-fit-text">Linear-Feedback Shift Register (LFSR)</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
						module random (
							input clk,
							output reg [30:0] lfsr);
						  
							always @(posedge clk)
								lfsr = {lfsr[29:0], lfsr[16] ^~ lfsr[14] ^~ lfsr[13] ^~ lfsr[11]};
						endmodule
					</script></code></pre>					
				</section>

				<section>
					<h2>Putting all together</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="1-7|9-10|12-15|17-18|20-22|24-26|28-30|32-33"><script type="text/template">
						module top #(parameter VGA_BITS = 4) (
							input CLOCK_50, // 50MHz
							input [3:0] SW,
							output [VGA_BITS-1:0] VGA_R, VGA_G, VGA_B,
							output VGA_HS, VGA_VS,
							output reg VGA_CLK, 
							output VGA_BLANK_N, VGA_SYNC_N);
							
							always@(posedge CLOCK_50)
								VGA_CLK = ~VGA_CLK; // 25MHz
							  
							wire [7:0] vdata;
							wire [8:0] vaddr;
							wire [23:0] color, gray, image, fill, zero, rand;
							assign zero = 24'b0;
							
							random lfsr(VGA_CLK, rand);
							assign fill = SW[1] ? rand : zero;
						  
							wire vga_DA; 	 
							vga #(VGA_BITS) video(VGA_CLK, vaddr, VGA_HS, VGA_VS, vga_DA);
							rom mario(VGA_CLK, vaddr, vdata);
							
							assign color = {vdata[5:4], fill[17:12], vdata[3:2], fill[11:6], vdata[1:0], fill[5:0]};
							gray c2g(color, gray);
							assign image = SW[0] ? color : gray;
							
							assign VGA_R = vga_DA ? image[23:23-VGA_BITS+1] : {VGA_BITS{1'b0}};
							assign VGA_G = vga_DA ? image[15:15-VGA_BITS+1] : {VGA_BITS{1'b0}};
							assign VGA_B = vga_DA ? image[07:07-VGA_BITS+1] : {VGA_BITS{1'b0}};
							
							assign VGA_BLANK_N = 1'b1;
							assign VGA_SYNC_N  = 1'b0;
						endmodule
					</script></code></pre>					
				</section>

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #3)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>
			</section>

			<section>
				<section data-state="event_white">
					<p>
						<h2>Duc in altum!</h2>
						<a href="https://commons.wikimedia.org/wiki/File:Gospers_glider_gun.gif#/media/File:Gospers_glider_gun.gif"><img class="r-stretch" src="https://upload.wikimedia.org/wikipedia/commons/e/e5/Gospers_glider_gun.gif" alt="Gospers glider gun.gif"></a><br>
						<a href="//commons.wikimedia.org/wiki/User:LucasVB" title="User:LucasVB">Lucas Vieira</a>, <a href="http://creativecommons.org/licenses/by-sa/3.0/" title="Creative Commons Attribution-Share Alike 3.0">CC BY-SA 3.0</a>, <a href="https://commons.wikimedia.org/w/index.php?curid=101736">Link</a>
					</p>
				</section>

				<section data-state="event_theme">
					<p>
						<h2>Conway's Game of Life</h2>
						<ol><li>Any live cell with fewer than two live neighbours dies, as if by underpopulation;</li>
							<li>Any live cell with two or three live neighbours lives on to the next generation;</li>
							<li>Any live cell with more than three live neighbours dies, as if by overpopulation;</li>
							<li>Any dead cell with exactly three live neighbours becomes a live cell, as if by reproduction.</li>
						</ol>
					</p>
				</section>

				<section data-state="event_white">
					<h2>Hardware design [<a href="#refs">7</a>]</h2>
					<a href="https://github.com/hrvach/Life_MiSTer">
						<img src="https://raw.githubusercontent.com/hrvach/Life_MiSTer/master/img/diagram.png" width="100%"> 
					</a>
				</section>

				<section data-auto-animate data-state="event_theme>
					<h2 class="r-fit-text" data-id="code-title">Conway's Game of Life</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="2-3|5-6|8|10-13|15-20|22-24|26-36"><script type="text/template">
						module gol (
							input clk, rst, ena,
							output reg pixel);
						  
							parameter rowsize = 640-2-1;
							parameter fifosize = 640*480-640-2-1;
						  
							random lfsr(clk, random_data);
						  
							reg newgen, r1c1, r1c2, r2c1, r2c2, r3c1, r3c2;
							reg [fifosize:0] fifo;
							reg [rowsize:0] row1;
							reg [rowsize:0] row2;
						  
							wire [30:0] random_data;
							wire head_row1, head_row2, head_fifo;
							wire [3:0] neighbor_count = 
								(r1c1 + r1c2 + head_row1) +
								(r2c1 +        head_row2) +
								(r3c1 + r3c2 + head_fifo);
						  
							assign head_row1 = row1[rowsize];
							assign head_row2 = rst ? random_data[0] : row2[rowsize];
							assign head_fifo = fifo[fifosize];
						  
							always @(posedge clk)
								if (ena)
								begin
								   row1 <= {row1[ rowsize-1:0], r2c1};
								   row2 <= {row2[ rowsize-1:0], r3c1};
								   fifo <= {fifo[fifosize-1:0], newgen};
								   r1c1 <= r1c2; r1c2 <= head_row1;
								   r2c1 <= r2c2; r2c2 <= head_row2;
								   r3c1 <= r3c2; r3c2 <= head_fifo;
								   pixel <= newgen; newgen <= (neighbor_count | r2c2) == 4'd3;
								end
						  endmodule
					</script></code></pre>
				</section>			

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #4)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>
			</section>
				
			<section>
				<section data-background-image="../img/rise.jpeg">
					<h3 class="fragment highlight-red"><em>RISC-V is an open standard Instruction Set Architecture (ISA) enabling a new era of processor innovation through open collaboration</em></h3>
					<h4 class="fragment highlight-blue"><em>RISC-V enables the community to share technical investment, contribute to the strategic future, create more rapidly, enjoy unprecedented design freedom, and substantially reduce the cost of innovation</em></h4>
				</section>		

				<section>
					<h2 class="r-fit-text">From Blinker to RISC-V [<a href="#refs">8</a>]</h2>
					<ol>
						<li>Brief explanation of RISC-V philosophy</li>
						<li>Didactic and very well documented tutorial</li>
						<li>Targeting small FPGAs with open source tools</li>
					</ol>
				</section>

				<section>
					<h2>FemtoRV (step20.v)</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="2-8|11-18|20-32|34-44|46-55|58-65|67-81|109-121|123-135|137-144|146-157|159-174|186-200|202-210|212-220|222-232|233-236|237-241|242-252|253-261|266-271"><script type="text/template">
						module Processor (
							input 	      clk,
							input 	      resetn,
							output [31:0] mem_addr, 
							input  [31:0] mem_rdata, 
							output 	      mem_rstrb,
							output [31:0] mem_wdata,
							output [ 3:0] mem_wmask
						);
						
						   // localparam PCreset = 32'h000007EF40; // 131072 word
						   localparam PCreset = 32'h0001F400; // 32768 word
						   // localparam PCreset = 32'h00007D00; // 8192 word
						   // localparam PCreset = 32'h00002000; // 2048 word
						   // localparam PCreset = 32'h00000800; // 512 word
						
						   reg [31:0] PC = PCreset; // program counter
						   reg [31:0] instr;       // current instruction
						
						   // See the table P. 105 in RISC-V manual
						   
						   // The 10 RISC-V instructions
						   wire isALUreg  =  (instr[6:0] == 7'b0110011); // rd <- rs1 OP rs2   
						   wire isALUimm  =  (instr[6:0] == 7'b0010011); // rd <- rs1 OP Iimm
						   wire isBranch  =  (instr[6:0] == 7'b1100011); // if(rs1 OP rs2) PC<-PC+Bimm
						   wire isJALR    =  (instr[6:0] == 7'b1100111); // rd <- PC+4; PC<-rs1+Iimm
						   wire isJAL     =  (instr[6:0] == 7'b1101111); // rd <- PC+4; PC<-PC+Jimm
						   wire isAUIPC   =  (instr[6:0] == 7'b0010111); // rd <- PC + Uimm
						   wire isLUI     =  (instr[6:0] == 7'b0110111); // rd <- Uimm   
						   wire isLoad    =  (instr[6:0] == 7'b0000011); // rd <- mem[rs1+Iimm]
						   wire isStore   =  (instr[6:0] == 7'b0100011); // mem[rs1+Simm] <- rs2
						   wire isSYSTEM  =  (instr[6:0] == 7'b1110011); // special
						
						   // The 5 immediate formats
						   wire [31:0] Uimm={    instr[31],   instr[30:12], {12{1'b0}}};
						   wire [31:0] Iimm={{21{instr[31]}}, instr[30:20]};
						   wire [31:0] Simm={{21{instr[31]}}, instr[30:25],instr[11:7]};
						   wire [31:0] Bimm={{20{instr[31]}}, instr[7],instr[30:25],instr[11:8],1'b0};
						   wire [31:0] Jimm={{12{instr[31]}}, instr[19:12],instr[20],instr[30:21],1'b0};
						
						   // Source and destination registers
						   wire [4:0] rs1Id = instr[19:15];
						   wire [4:0] rs2Id = instr[24:20];
						   wire [4:0] rdId  = instr[11:7];
						   
						   // function codes
						   wire [2:0] funct3 = instr[14:12];
						   wire [6:0] funct7 = instr[31:25];
						   
						   // The registers bank
						   reg [31:0] RegisterBank [0:31];
						   reg [31:0] rs1; // value of source
						   reg [31:0] rs2; //  registers.
						   wire [31:0] writeBackData; // data to be written to rd
						   wire        writeBackEn;   // asserted if data should be written to rd 
						  
						
						`ifdef BENCH   
							integer i;
							initial begin
								for(i=0; i<32; ++i) begin
									RegisterBank[i] = 0;
								end
							end
						`endif  
						
						   // The ALU
						   wire [31:0] aluIn1 = rs1;
						   wire [31:0] aluIn2 = isALUreg | isBranch ? rs2 : Iimm;
						
						   wire [4:0] shamt = isALUreg ? rs2[4:0] : instr[24:20]; // shift amount
						
						   // The adder is used by both arithmetic instructions and JALR.
						   wire [31:0] aluPlus = aluIn1 + aluIn2;
						
						   // Use a single 33 bits subtract to do subtraction and all comparisons
						   // (trick borrowed from swapforth/J1)
						   wire [32:0] aluMinus = {1'b1, ~aluIn2} + {1'b0,aluIn1} + 33'b1;
						   wire        LT  = (aluIn1[31] ^ aluIn2[31]) ? aluIn1[31] : aluMinus[32];
						   wire        LTU = aluMinus[32];
						   wire        EQ  = (aluMinus[31:0] == 0);
						
						   // Flip a 32 bit word. Used by the shifter (a single shifter for
						   // left and right shifts, saves silicium !)
						   function [31:0] flip32;
							  input [31:0] x;
							  flip32 = {x[ 0], x[ 1], x[ 2], x[ 3], x[ 4], x[ 5], x[ 6], x[ 7], 
								x[ 8], x[ 9], x[10], x[11], x[12], x[13], x[14], x[15], 
								x[16], x[17], x[18], x[19], x[20], x[21], x[22], x[23],
								x[24], x[25], x[26], x[27], x[28], x[29], x[30], x[31]};
						   endfunction
						
						   wire [31:0] shifter_in = (funct3 == 3'b001) ? flip32(aluIn1) : aluIn1;
						   
						   /* verilator lint_off WIDTH */
						   wire [31:0] shifter = 
									   $signed({instr[30] & aluIn1[31], shifter_in}) >>> aluIn2[4:0];
						   /* verilator lint_on WIDTH */
						
						   wire [31:0] leftshift = flip32(shifter);
						   
						   // ADD/SUB/ADDI: 
						   // funct7[5] is 1 for SUB and 0 for ADD. We need also to test instr[5]
						   // to make the difference with ADDI
						   //
						   // SRLI/SRAI/SRL/SRA: 
						   // funct7[5] is 1 for arithmetic shift (SRA/SRAI) and 
						   // 0 for logical shift (SRL/SRLI)
						   reg [31:0]  aluOut;
						   always @(*) begin
								case(funct3)
									3'b000: aluOut = (funct7[5] & instr[5]) ? aluMinus[31:0] : aluPlus;
									3'b001: aluOut = leftshift;
									3'b010: aluOut = {31'b0, LT};
									3'b011: aluOut = {31'b0, LTU};
									3'b100: aluOut = (aluIn1 ^ aluIn2);
									3'b101: aluOut = shifter;
									3'b110: aluOut = (aluIn1 | aluIn2);
									3'b111: aluOut = (aluIn1 & aluIn2);	
								endcase
						   end
						
						   // The predicate for branch instructions
						   reg takeBranch;
						   always @(*) begin
								case(funct3)
									3'b000: takeBranch = EQ;
									3'b001: takeBranch = !EQ;
									3'b100: takeBranch = LT;
									3'b101: takeBranch = !LT;
									3'b110: takeBranch = LTU;
									3'b111: takeBranch = !LTU;
									default: takeBranch = 1'b0;
								endcase
						   end
						   
						   // Address computation
						   // An adder used to compute branch address, JAL address and AUIPC.
						   // branch->PC+Bimm    AUIPC->PC+Uimm    JAL->PC+Jimm
						   // Equivalent to PCplusImm = PC + (isJAL ? Jimm : isAUIPC ? Uimm : Bimm)
						   wire [31:0] PCplusImm = PC + ( instr[3] ? Jimm[31:0] :
						                                  instr[4] ? Uimm[31:0] :
						                                             Bimm[31:0] );
						   wire [31:0] PCplus4 = PC + 4;
						   
						   // register write back
						   assign writeBackData = (isJAL || isJALR) ? PCplus4   :
						                           isLUI            ? Uimm      :
						                           isAUIPC          ? PCplusImm :
						                           isLoad           ? LOAD_data :
						                                              aluOut;
						
						   wire [31:0] nextPC = ((isBranch && takeBranch) || isJAL) ? PCplusImm   :
						                          isJALR                            ? {aluPlus[31:1],1'b0} :
						                                                              PCplus4;
						
						   wire [31:0] loadstore_addr = rs1 + (isStore ? Simm : Iimm);
						   
						   // Load
						   // All memory accesses are aligned on 32 bits boundary. For this
						   // reason, we need some circuitry that does unaligned halfword
						   // and byte load/store, based on:
						   // - funct3[1:0]:  00->byte 01->halfword 10->word
						   // - mem_addr[1:0]: indicates which byte/halfword is accessed
						
						   wire mem_byteAccess     = funct3[1:0] == 2'b00;
						   wire mem_halfwordAccess = funct3[1:0] == 2'b01;
						
						
						   wire [15:0] LOAD_halfword =
								   loadstore_addr[1] ? mem_rdata[31:16] : mem_rdata[15:0];
						
						   wire  [7:0] LOAD_byte =
								   loadstore_addr[0] ? LOAD_halfword[15:8] : LOAD_halfword[7:0];
						
						   // LOAD, in addition to funct3[1:0], LOAD depends on:
						   // - funct3[2] (instr[14]): 0->do sign expansion   1->no sign expansion
						   wire LOAD_sign =
							!funct3[2] & (mem_byteAccess ? LOAD_byte[7] : LOAD_halfword[15]);
						
						   wire [31:0] LOAD_data =
								 mem_byteAccess ? {{24{LOAD_sign}},     LOAD_byte} :
							 mem_halfwordAccess ? {{16{LOAD_sign}}, LOAD_halfword} :
												  mem_rdata ;
						
						   // Store
						   // ------------------------------------------------------------------------
						
						   assign mem_wdata[ 7: 0] = rs2[7:0];
						   assign mem_wdata[15: 8] = loadstore_addr[0] ? rs2[7:0]  : rs2[15: 8];
						   assign mem_wdata[23:16] = loadstore_addr[1] ? rs2[7:0]  : rs2[23:16];
						   assign mem_wdata[31:24] = loadstore_addr[0] ? rs2[7:0]  :
						                             loadstore_addr[1] ? rs2[15:8] : rs2[31:24];
						
						   // The memory write mask:
						   //    1111                     if writing a word
						   //    0011 or 1100             if writing a halfword
						   //                                (depending on loadstore_addr[1])
						   //    0001, 0010, 0100 or 1000 if writing a byte
						   //                                (depending on loadstore_addr[1:0])
						
						   wire [3:0] STORE_wmask =
						     mem_byteAccess       ?
						       (loadstore_addr[1] ?
						       (loadstore_addr[0] ? 4'b1000 : 4'b0100) :
						       (loadstore_addr[0] ? 4'b0010 : 4'b0001)):
						     mem_halfwordAccess   ?
						       (loadstore_addr[1] ? 4'b1100 : 4'b0011) :
						     4'b1111;
						   

						   // The state machine
						   localparam FETCH_INSTR = 0;
						   localparam WAIT_INSTR  = 1;
						   localparam FETCH_REGS  = 2;
						   localparam EXECUTE     = 3;
						   localparam LOAD        = 4;
						   localparam WAIT_DATA   = 5;
						   localparam STORE       = 6;
						   reg [2:0] state = FETCH_INSTR;
						   
						   always @(posedge clk) begin
						     if(!resetn) begin
						       PC    <= PCreset;
						       state <= FETCH_INSTR;
						     end else begin
						       if(writeBackEn && rdId != 0)
						         RegisterBank[rdId] <= writeBackData;
						       case(state)
						         FETCH_INSTR: begin
						           state <= WAIT_INSTR;
						         end
						         WAIT_INSTR: begin
						           instr <= mem_rdata;
						           state <= FETCH_REGS;
						         end
						         FETCH_REGS: begin
						           rs1 <= RegisterBank[rs1Id];
						           rs2 <= RegisterBank[rs2Id];
						           state <= EXECUTE;
						         end
						         EXECUTE: begin
						           if(!isSYSTEM) begin
						             PC <= nextPC;
						           end
						           state <= isLoad  ? LOAD  : 
						                    isStore ? STORE : 
						                              FETCH_INSTR;
						`ifdef BENCH      
						           if(isSYSTEM) $finish();
						`endif                
						         end
						         LOAD: begin
						           state <= WAIT_DATA;
						         end
						         WAIT_DATA: begin
						           state <= FETCH_INSTR;
						         end
						         STORE: begin
						           state <= FETCH_INSTR;
						         end
						       endcase 
						     end
						   end
						
						   assign writeBackEn = (state==EXECUTE && !isBranch && !isStore) ||
						                        (state==WAIT_DATA) ;
						   
						   assign mem_addr = (state == WAIT_INSTR || state == FETCH_INSTR) ? PC : loadstore_addr ;
						   assign mem_rstrb = (state == FETCH_INSTR || state == LOAD);
						   assign mem_wmask = {4{(state == STORE)}} & STORE_wmask;
						
						endmodule
					</script></code></pre>						
				</section>		
				
				<section>
					<h2>System-On-Chip</h2>
					<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers="2-9|11-15|17-29|31-46|49-61|63-71|73-85"><script type="text/template">
						module top #(parameter VGA_BITS = 4) (
							input CLOCK_50, // 50MHz
							input [9:0] SW,
							output reg [9:0] LEDR, // How many LEDs do we have?
							output [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0,
							output [VGA_BITS-1:0] VGA_R, VGA_G, VGA_B,
							output VGA_HS, VGA_VS,
							output reg VGA_CLK = 0, 
							output VGA_BLANK_N, VGA_SYNC_N);
						  
							always@(posedge CLOCK_50)
								VGA_CLK = ~VGA_CLK; // 25MHz
						  
							wire resetn;
							power_on_reset RESET(CLOCK_50, resetn);
						  
							wire [31:0] mem_addr;
							wire [31:0] mem_rdata;
							wire [31:0] mem_wdata;
							wire [ 3:0] mem_wmask;
							wire mem_rstrb;
							Processor RISCV(
							  .clk(CLOCK_50),
							  .resetn(resetn),
							  .mem_addr(mem_addr),
							  .mem_rdata(mem_rdata), // RAM_rdata or IO_rdata
							  .mem_wdata(mem_wdata),
							  .mem_wmask(mem_wmask)
							);
							  
							wire we1 = |mem_wmask;
							wire isIO  = mem_addr[22]; // MMIO
							wire isRAM = !isIO;
							wire [29:0] mem_wordaddr = mem_addr[31:2];
							wire [31:0] RAM_rdata;
							wire [31:0] vdata;
							wire [31:0] vaddr;
							mem RAM(
							  .clk(CLOCK_50),
							  .addr1(mem_addr),
							  .addr2(vaddr),
							  .data_in1(mem_wdata),
							  .data_out1(RAM_rdata),
							  .data_out2(vdata),
							  .be1(mem_wmask),
							  .we1(we1 & isRAM)
							);
						  
							// Memory-mapped IO in IO page, 1-hot addressing in word address.   
							localparam IO_LEDS_bit      = 0;  // (W) red leds
							localparam IO_7SEGS_bit     = 1;  // (W) 7 segments leds
							localparam IO_SWS_bit       = 2;  // (R) switch buttons
						  
							reg [31:0] reg7segs;
							always @(posedge CLOCK_50)
								if (isIO & we1)
									if (mem_wordaddr[IO_LEDS_bit])
										LEDR <= mem_wdata;
									else 
										if (mem_wordaddr[IO_7SEGS_bit])
											reg7segs <= mem_wdata;
						  
							dec7seg d0(reg7segs[ 3: 0], HEX0);
							dec7seg d1(reg7segs[ 7: 4], HEX1);
							dec7seg d2(reg7segs[11: 8], HEX2);
							dec7seg d3(reg7segs[15:12], HEX3);
							dec7seg d4(reg7segs[19:16], HEX4);
							dec7seg d5(reg7segs[23:20], HEX5);
						  
							wire [31:0] IO_rdata = mem_wordaddr[IO_SWS_bit] ? {0, SW} : 32'b0;
							assign mem_rdata = isRAM ? RAM_rdata : IO_rdata;
						  
							vga #(VGA_BITS) VGA(
							  .clk(VGA_CLK), 
							  .vdata(vdata),
							  .vaddr(vaddr),
							  .VGA_HS_O(VGA_HS), 
							  .VGA_VS_O(VGA_VS), 
							  .VGA_R(VGA_R),
							  .VGA_G(VGA_G),
							  .VGA_B(VGA_B)
							);
							
							assign VGA_BLANK_N = 1'b1;
							assign VGA_SYNC_N  = 1'b0;
						endmodule
					</script></code></pre>					
				</section>	

				<section>
					<h2 class="r-fit-text">Using Memory-Mapped I/O</h2>
					<pre data-id="code-animation"><code class="hljs armasm" data-trim data-line-numbers="1-5|6-8|9-11|12-14|"><script type="text/template">
					.text
						li x2, 0x400004 #  LEDs 
						li x3, 0x400008 # 7SEGs 
						li x4, 0x400010 #   SWs 
						li x5, 0xFF
					loop:
						lw x1, 0(x4)
						ble x1, x5, led
					segs:
						sw x1, 0(x3)
						jal loop
					led:    
						sw x1, 0(x2)
						jal loop					
					</script></code></pre>					
				</section>	

				<section>
					<h2 class="r-fit-text">Incrementing LEDs (counter)</h2>
					<pre data-id="code-animation"><code class="hljs armasm" data-trim data-line-numbers><script type="text/template">
					.text
						xor x1, x1, x1
						li  x2, 0x400000 # MMIO 
					loop:
						lw  x5, 0x10(x2) # SWs 
						add x1,  x1, x5
						sw  x1, 0x04(x2) # LEDs 
						sw  x1, 0x08(x2) # 7SEGs 
						j loop
					</script></code></pre>					
				</section>	

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #5ab)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>

				<section data-auto-animate>
					<h2 class="r-fit-text">Conway's Game of Life</h2><sup><a href="https://godbolt.org/z/Yc54z1s6b">https://godbolt.org/z/Yc54z1s6b</a></sup>
					<pre data-id="code-animation"><code class="hljs c" data-trim data-line-numbers="5-7|11-12|14-15|16-19|21-22|24"><script type="text/template">
						/*
						* Source: https://rosettacode.org/wiki/Conway%27s_Game_of_Life#C
						*/
					   
					   #define for_x for (int x = 0; x < w; x++)
					   #define for_y for (int y = 0; y < h; y++)
					   #define for_xy for_x for_y
					   
					   void evolve(void *u, int w, int h)
					   {
						   unsigned (*univ)[w] = u;
						   unsigned new[h][w];
					   
						   for_y for_x {
							   int n = 0;
							   for (int y1 = y - 1; y1 <= y + 1; y1++)
								   for (int x1 = x - 1; x1 <= x + 1; x1++)
									   if (univ[(y1 + h) % h][(x1 + w) % w])
										   n++;
					   
							   if (univ[y][x]) n--;
								   new[y][x] = (n == 3 || (n == 2 && univ[y][x]));
						   }
						   for_y for_x univ[y][x] = new[y][x];
					   }					
					</script></code></pre>					
				</section>					

				<section data-auto-animate>
					<h2 class="r-fit-text">Conway's Game of Life</h2>
					<h3>Troubles:</h3>
					<ol>
						<li>Takes up twice the memory</li>
						<li>Generates <b>mul</b> instruction to address memory</li>
						<li>Generates <b>rem</b> instruction to wrap around screen</li>
					</ol>
				</section>

				<section data-auto-animate>
					<h2 class="r-fit-text">Conway's Game of Life</h2>
					<h3>Workarounds:</h3>
					<ol>
						<li>Replicate only part of the frame buffer</li>
						<li>Linearize memory access using macros</li>
						<li>Software pipeline techniques to handle edges</li>
					</ol>
				</section>

				<section data-auto-animate>
					<h2 class="r-fit-text">Conway's Game of Life</h2><sup><a href="https://godbolt.org/z/PqerTYx8d">https://godbolt.org/z/PqerTYx8d</a></sup>
					<pre data-id="code-animation"><code class="hljs c" data-trim data-line-numbers="1-7|11,13-20|22-26|27-41|42-52"><script type="text/template">
						#define w (320)
						#define h (240)
											
						#define _idx(x,y) ((((x)<<8) + ((x)<<6)) + (y)) // for 320
						
						unsigned char univ[h*w];
						unsigned char b1[w], b2[w], tail[w], head[w];
						
						void main()
						{
							register unsigned char n;
							while (1) {
								if (sw()) { // random
									register int rnd_v = 0x0110;
									for_x for_y
									{  
										rnd_v = ((rnd_v &(1u << 16))>>16) ^ ((rnd_v & (1u << 14))>>14) ^ ((rnd_v & (1u << 13))>>13) ^ ((rnd_v & (1u << 11))>>11) | rnd_v<<1;
										univ[_idx(y, x)] = rnd_v & 1;
									}
								}
								else { // game
									// prologue
									for_x {
										head[x] = univ[_idx(0, x)]; 
										tail[x] = univ[_idx(h-1, x)]; 
									}
									// kernel
									for (register int y = 0; y < h-1; y++) { 
										for_x {
											n = tail        [x ? x-1 : w-1 ] + tail     [x]      + tail          [x==w-1 ? 0 : x+1 ] +
												univ[_idx(y  , x ? x-1 : w-1)] +                     univ[_idx(y  , x==w-1 ? 0 : x+1)] +
												univ[_idx(y+1, x ? x-1 : w-1)] + univ[_idx(y+1,x)] + univ[_idx(y+1, x==w-1 ? 0 : x+1)]; 
											b1[x] = ((n | univ[_idx(y,x)]) == 3);
										}
										for_x {
											tail[x] = univ[_idx(y,x)];
											if (y > 0) 
												univ[_idx(y-1, x)] = b2[x];
											b2[x] = b1[x];
										}
									}
									// epilogue
									for_x {
										n =       tail[x ? x-1 : w-1]  + tail[x] + tail[x==w-1 ? 0 : x+1] +
										univ[_idx(h-1, x ? x-1 : w-1)] + univ[_idx(h-1, x==w-1 ? 0 : x+1)] +
										          head[x ? x-1 : w-1]  + head[x] + head[x==w-1 ? 0 : x+1]; 
										b2[x] = ((n | univ[_idx(h-1, x)]) == 3);
									}
									for_x {
										univ[_idx(h-2, x)] = b1[x];
										univ[_idx(h-1, x)] = b2[x];
									}
								}
							}
							return;
						}
					</script></code></pre>					
				</section>					

				<section>
					<h2>Let's do it!</h2>
					<h3>Pratice time (Lab. #5c)</h3>
					<img src="../img/little_girl.jpg" style="height: 50vh;">
				</section>
			</section>

				<section>
					<a href="https://site.dc.ufscar.br">
						<img src="../img/DC.png" alt="DC logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="dc-logo" align="left">
					</a>
					<a href="https://intel.com/fpga">
						<img src="../img/intel.jpeg" alt="Intel logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="intel-logo">
					</a>
					<a href="https://ufscar.br">
						<img src="../img/ufscar.png" alt="UFSCar logo" style="height: 160px; margin: 0 auto 4rem auto; background: transparent;" class="ufscar-logo" align="right">
					</a>
					<h1>Thank you!</h1>
					<h2 class="r-fit-text">FPGA from Blinker to Game of Life,<br> through RISC-V also</h2>
					<p>
						<small><a href="mailto:menotti@ufscar.br">Prof. Ricardo Menotti</a>, <a href="mailto:thiago.martins@estudante.ufscar.br">Thiago Martins</a>, <a href="mailto:gbarreto@estudante.ufscar.br" class="href">Gustavo M. Barreto</a> and <a href="mailto:lucasarruk@estudante.ufscar.br" class="href">Lucas Arruk Mendes</a></small>
					</p>
				</section>

				<section data-markdown id="refs" data-state="event_theme" class="r-fit-text">
					<script type="text/template" class="r-fit-text">
						## References
						1. [MENOTTI, R. LALP: uma linguagem para exploraÃ§Ã£o do paralelismo de loops em computaÃ§Ã£o reconfigurÃ¡vel. 2010.](https://www.teses.usp.br/teses/disponiveis/55/55134/tde-17082010-151100/pt-br.php)
						1. [INTEL, IntelÂ® StratixÂ® 10 GX/SX Device Overview, 2023](https://www.intel.com/content/www/us/en/docs/programmable/683729/current/gx-sx-device-overview.html)
						1. [J. O. HAMBLEN; M. D. FURMAN, Rapid Prototyping of Digital Systems: A Tutorial Approach, 2nd Edition, Kluwer, 2001](https://www.amazon.com/Rapid-Prototyping-Digital-Systems-Tutorial/dp/0792374398/)
						1. [BOBDA, C, Introduction to Reconfigurable Computing:	Architectures, Algorithms, and Applications, Springer, 2007](https://link.springer.com/book/10.1007/978-1-4020-6100-4)
						1. [KATALOV, V., Accelerating Password Recovery: the Addition of FPGA, 2012](https://blog.elcomsoft.com/2012/07/accelerating-password-recovery-the-addition-of-fpga/)
						1. [BOWERS, M.; ULLMANN, A.; JONES, B., Mandelbrot Explorer v1 for the Xilinx Spartan-3E, 2009](https://www.markbowers.org/fpga-mandelbrot)
						1. [ÄŒAVRAK, H., Conway's Game of Life in FPGA, 2020](https://github.com/hrvach/Life_MiSTer)
						1. [LEVY, B., From Blinker to RISC-V, 2023](https://github.com/BrunoLevy/learn-fpga/tree/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV)
					</script>
				</section>
				<section data-state="event_theme" class="r-fit-text">
					<h2 id="additional-readings" class="r-fit-text">Additional readings</h2>
					<p>
					<table>
						<tr>
							<a href="https://a.co/d/fwYRbSG"><img src="../img/livro_ricardos.jpg" alt="Our book" title="IntroduÃ§Ã£o Ã  LÃ³gica Digital com Verilog"></a>
						</tr>
						<tr>
							<ol>
								<li><a href="https://vlab.dc.ufscar.br">QuestI0</a></li>
								<li><a href="https://a.co/d/538cw3X">MENOTTI, R.; FERREIRA, R. S., IntroduÃ§Ã£o Ã  LÃ³gica Digital com Verilog, 2023.</a>  </li>
								<li><a href="https://github.dev/menotti/ld/digitaljs/">MENOTTI, R. Digital Logic Course., 2023.</a>                    </li>
								<li><a href="https://www.intel.com/content/dam/support/us/en/programmable/support-resources/bulk-container/pdfs/literature/misc/fpgas-for-dummies-ebook.pdf">ANDREW, M.; RON, W. FPGA for Dummies. 2017.</a></li>
								<li><a href="https://hdlbits.01xz.net/">WONG, H., HDLBits, 2017.</a></li>
							</ol>		
						</tr>
					</table></p>
				</section>
			</div>
		</div>
		<script src="dist/reveal.js"></script>
		<script src="plugin/zoom/zoom.js"></script>
		<script src="plugin/math/math.js"></script>
		<script src="plugin/notes/notes.js"></script>
		<script src="plugin/search/search.js"></script>
		<script src="plugin/markdown/markdown.js"></script>
		<script src="plugin/highlight/highlight.js"></script>
		<script>
			// Also available as an ES module, see:
			// https://revealjs.com/initialization/
			Reveal.initialize({
				controls: true,
				progress: true,
				center: true,
				hash: true,
				transition: 'convex', // none/fade/slide/convex/concave/zoom
				// Learn about plugins: https://revealjs.com/plugins/
				plugins: [ RevealZoom, RevealNotes, RevealSearch, RevealMarkdown, RevealHighlight, RevealMath.KaTeX ]
			});
			Reveal.on( 'event_white', function() {
				document.getElementById('theme').setAttribute('href','dist/theme/white.css'); 
			} );
			Reveal.on( 'event_theme', function() {
				// document.getElementById('theme').setAttribute('href','dist/theme/beige.css'); 
				document.getElementById('theme').setAttribute('href','dist/theme/white.css'); 
			} );
		</script>
	</body>
</html>

<section>
	<h2>title</h2>
	<pre data-id="code-animation"><code class="hljs verilog" data-trim data-line-numbers><script type="text/template">
	module ...
	</script></code></pre>					
</section>
