#! /storage-home/p/pjv/326/Verilog/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20090923)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x10253d0 .scope module, "processor_testbench" "processor_testbench" 2 2;
 .timescale -9 -12;
P_0x1034e38 .param/l "NUM_INSTRUCTIONS" 2 11, +C4<0100000>;
v0x1059ea0_0 .var "clk", 0 0;
v0x105a260_0 .var "reset", 0 0;
E_0x1036d00 .event edge, v0x104f020_0;
S_0x1001e70 .scope module, "myProcessor" "processor" 2 6, 3 7 0, S_0x10253d0;
 .timescale -9 -9;
L_0x1053cf0 .functor OR 1, v0x10562a0_0, v0x1056340_0, C4<0>, C4<0>;
L_0x105a330 .functor OR 1, L_0x1053cf0, v0x1056b50_0, C4<0>, C4<0>;
L_0x105a3e0 .functor OR 1, L_0x105a330, v0x10568e0_0, C4<0>, C4<0>;
L_0x105a490 .functor OR 1, L_0x105a3e0, v0x1056220_0, C4<0>, C4<0>;
L_0x105a540 .functor OR 1, L_0x105a490, v0x1056f50_0, C4<0>, C4<0>;
L_0x105a5f0 .functor OR 1, L_0x105a540, v0x10569d0_0, C4<0>, C4<0>;
L_0x105be90 .functor OR 1, v0x1056a50_0, v0x105a260_0, C4<0>, C4<0>;
L_0x105c390 .functor OR 1, v0x10569d0_0, v0x1056c70_0, C4<0>, C4<0>;
L_0x105cd90 .functor OR 1, v0x1056a50_0, v0x105a260_0, C4<0>, C4<0>;
v0x1057e40_0 .net "CLK_pi", 0 0, v0x1059ea0_0; 1 drivers
v0x1057f50_0 .net "CPU_RESET_pi", 0 0, v0x105a260_0; 1 drivers
v0x1058000_0 .net "PC_wire", 15 0, v0x1057900_0; 1 drivers
v0x1058080_0 .net *"_s10", 0 0, L_0x105a540; 1 drivers
v0x1058100_0 .net *"_s2", 0 0, L_0x1053cf0; 1 drivers
v0x1058180_0 .net *"_s29", 5 0, L_0x105cf10; 1 drivers
v0x1058200_0 .net *"_s30", 15 0, L_0x105cfb0; 1 drivers
v0x1058280_0 .net *"_s33", 9 0, C4<0000000000>; 1 drivers
v0x1058350_0 .net *"_s4", 0 0, L_0x105a330; 1 drivers
v0x10583d0_0 .net *"_s6", 0 0, L_0x105a3e0; 1 drivers
v0x1058470_0 .net *"_s8", 0 0, L_0x105a490; 1 drivers
v0x1058510_0 .net "addi_wire", 0 0, v0x1056220_0; 1 drivers
v0x1058590_0 .net "alu_func_wire", 2 0, v0x1056130_0; 1 drivers
v0x1058660_0 .net "alu_result_wire", 15 0, v0x1053f70_0; 1 drivers
v0x1058760_0 .net "arith_1op_wire", 0 0, v0x1056340_0; 1 drivers
v0x1058830_0 .net "arith_2op_wire", 0 0, v0x10562a0_0; 1 drivers
v0x10586e0_0 .net "borrow_out_wire", 0 0, L_0x105c270; 1 drivers
v0x10589e0_0 .net "branch_carry_wire", 0 0, v0x1056470_0; 1 drivers
v0x1058b00_0 .net "branch_eq_wire", 0 0, v0x10563c0_0; 1 drivers
v0x1058bd0_0 .net "branch_ge_wire", 0 0, v0x10565b0_0; 1 drivers
v0x1058d00_0 .net "branch_le_wire", 0 0, v0x10564f0_0; 1 drivers
v0x1058d80_0 .net "carry_out_wire", 0 0, L_0x105c150; 1 drivers
v0x1058ec0_0 .net "cpu_clk_en", 0 0, C4<1>; 1 drivers
v0x1058fd0_0 .net "current_borrow_wire", 0 0, v0x1054b50_0; 1 drivers
v0x1058e00_0 .net "current_carry_wire", 0 0, v0x1054bf0_0; 1 drivers
v0x1059120_0 .net "data_mem_data", 15 0, C4<1111111111111111>; 1 drivers
v0x1059050_0 .net "destination_reg_wire", 2 0, v0x1056700_0; 1 drivers
v0x1059280_0 .net "halt_cmd_wire", 0 0, v0x1056630_0; 1 drivers
v0x10591a0_0 .net "immediate_wire", 11 0, v0x1056860_0; 1 drivers
v0x10593f0_0 .net "ins_wire", 15 0, v0x1057660_0; 1 drivers
v0x1059300_0 .net "is_branch_taken_wire", 0 0, L_0x105cd30; 1 drivers
v0x1059570_0 .net "jump_wire", 0 0, v0x1056780_0; 1 drivers
v0x10594c0_0 .net "load_wire", 0 0, v0x10569d0_0; 1 drivers
v0x1059700_0 .net "movi_higher_wire", 0 0, v0x10568e0_0; 1 drivers
v0x1059640_0 .net "movi_lower_wire", 0 0, v0x1056b50_0; 1 drivers
v0x10598f0_0 .net "rdata_wire", 15 0, v0x10525c0_0; 1 drivers
v0x1059780_0 .net "reg1_data_wire", 15 0, L_0x105b9c0; 1 drivers
v0x1059800_0 .net "reg2_data_wire", 15 0, L_0x105bbe0; 1 drivers
v0x1059ab0_0 .net "regD_data_wire", 15 0, L_0x105be30; 1 drivers
v0x1059b80_0 .net "rst_cmd_wire", 0 0, v0x1056a50_0; 1 drivers
v0x1059970_0 .net "source_reg1_wire", 2 0, v0x1056ad0_0; 1 drivers
v0x1059d50_0 .net "source_reg2_wire", 2 0, v0x1056cf0_0; 1 drivers
v0x1059c00_0 .net "stb_cmd_wire", 0 0, v0x1056d70_0; 1 drivers
v0x1059cd0_0 .net "stc_cmd_wire", 0 0, v0x1056bd0_0; 1 drivers
v0x1059f90_0 .net "store_wire", 0 0, v0x1056c70_0; 1 drivers
v0x105a060_0 .net "subi_wire", 0 0, v0x1056f50_0; 1 drivers
v0x1059e20_0 .net "wr_destination_reg_bool_wire", 0 0, L_0x105a5f0; 1 drivers
L_0x105a7a0 .part v0x1056860_0, 0, 6;
L_0x105bef0 .functor MUXZ 16, v0x1053f70_0, C4<1111111111111111>, v0x10569d0_0, C4<>;
L_0x105c050 .part v0x1056860_0, 0, 8;
L_0x105c4b0 .part v0x1056860_0, 0, 6;
L_0x105cf10 .part v0x1056860_0, 0, 6;
L_0x105cfb0 .concat [ 6 10 0 0], L_0x105cf10, C4<0000000000>;
L_0x105d050 .arith/sum 16, L_0x105b9c0, L_0x105cfb0;
S_0x1057810 .scope module, "program_counter" "program_counter" 3 58, 4 7 0, S_0x1001e70;
 .timescale -9 -12;
v0x1057900_0 .var "PC", 15 0;
v0x1057980_0 .net "branch_immediate_pi", 5 0, L_0x105a7a0; 1 drivers
v0x1057a00_0 .alias "branch_taken_pi", 0 0, v0x1059300_0;
v0x1057ab0_0 .alias "clk_en_pi", 0 0, v0x1058ec0_0;
v0x1057b60_0 .alias "clk_pi", 0 0, v0x1057e40_0;
v0x1057be0_0 .alias "jump_immediate_pi", 11 0, v0x10591a0_0;
v0x1057c60_0 .alias "jump_taken_pi", 0 0, v0x1059570_0;
v0x1057d10_0 .alias "pc_po", 15 0, v0x1058000_0;
v0x1057dc0_0 .alias "reset_pi", 0 0, v0x1057f50_0;
S_0x1057270 .scope module, "instruction_mem" "instruction_mem" 3 72, 5 10 0, S_0x1001e70;
 .timescale -9 -12;
v0x1057660_0 .var "instruction", 15 0;
v0x10576e0_0 .alias "instruction_po", 15 0, v0x10593f0_0;
v0x1057790_0 .alias "pc_pi", 15 0, v0x1058000_0;
E_0x1057360 .event edge, v0x1057790_0;
S_0x10555d0 .scope module, "decoder" "decoder" 3 77, 6 44 0, S_0x1001e70;
 .timescale -9 -9;
v0x10556c0_0 .net "OPCODE", 3 0, L_0x105a8a0; 1 drivers
v0x1055760_0 .alias "addi_po", 0 0, v0x1058510_0;
v0x10557e0_0 .alias "alu_func_po", 2 0, v0x1058590_0;
v0x1055890_0 .alias "arith_1op_po", 0 0, v0x1058760_0;
v0x1055970_0 .alias "arith_2op_po", 0 0, v0x1058830_0;
v0x1055a20_0 .alias "branch_carry_po", 0 0, v0x10589e0_0;
v0x1055aa0_0 .alias "branch_eq_po", 0 0, v0x1058b00_0;
v0x1055b50_0 .alias "branch_ge_po", 0 0, v0x1058bd0_0;
v0x1055c50_0 .alias "branch_le_po", 0 0, v0x1058d00_0;
v0x1055d00_0 .alias "destination_reg_po", 2 0, v0x1059050_0;
v0x1055db0_0 .alias "halt_cmd_po", 0 0, v0x1059280_0;
v0x1055e30_0 .alias "immediate_po", 11 0, v0x10591a0_0;
v0x1055eb0_0 .alias "instruction_pi", 15 0, v0x10593f0_0;
v0x1055f30_0 .alias "jump_po", 0 0, v0x1059570_0;
v0x1056030_0 .alias "load_po", 0 0, v0x10594c0_0;
v0x10560b0_0 .alias "movi_higher_po", 0 0, v0x1059700_0;
v0x1055fb0_0 .alias "movi_lower_po", 0 0, v0x1059640_0;
v0x1056220_0 .var "reg_addi_po", 0 0;
v0x1056130_0 .var "reg_alu_func_po", 2 0;
v0x1056340_0 .var "reg_arith_1op_po", 0 0;
v0x10562a0_0 .var "reg_arith_2op_po", 0 0;
v0x1056470_0 .var "reg_branch_carry_po", 0 0;
v0x10563c0_0 .var "reg_branch_eq_po", 0 0;
v0x10565b0_0 .var "reg_branch_ge_po", 0 0;
v0x10564f0_0 .var "reg_branch_le_po", 0 0;
v0x1056700_0 .var "reg_destination_reg_po", 2 0;
v0x1056630_0 .var "reg_halt_cmd_po", 0 0;
v0x1056860_0 .var "reg_immediate_po", 11 0;
v0x1056780_0 .var "reg_jump_po", 0 0;
v0x10569d0_0 .var "reg_load_po", 0 0;
v0x10568e0_0 .var "reg_movi_higher_po", 0 0;
v0x1056b50_0 .var "reg_movi_lower_po", 0 0;
v0x1056a50_0 .var "reg_rst_cmd_po", 0 0;
v0x1056ad0_0 .var "reg_source_reg1_po", 2 0;
v0x1056cf0_0 .var "reg_source_reg2_po", 2 0;
v0x1056d70_0 .var "reg_stb_cmd_po", 0 0;
v0x1056bd0_0 .var "reg_stc_cmd_po", 0 0;
v0x1056c70_0 .var "reg_store_po", 0 0;
v0x1056f50_0 .var "reg_subi_po", 0 0;
v0x1056ff0_0 .alias "rst_cmd_po", 0 0, v0x1059b80_0;
v0x1056e10_0 .alias "source_reg1_po", 2 0, v0x1059970_0;
v0x10571c0_0 .alias "source_reg2_po", 2 0, v0x1059d50_0;
v0x1057070_0 .alias "stb_cmd_po", 0 0, v0x1059c00_0;
v0x1057120_0 .alias "stc_cmd_po", 0 0, v0x1059cd0_0;
v0x10573b0_0 .alias "store_po", 0 0, v0x1059f90_0;
v0x1057460_0 .alias "subi_po", 0 0, v0x105a060_0;
E_0x1053e90 .event edge, v0x1055eb0_0, v0x10556c0_0;
L_0x105a8a0 .part v0x1057660_0, 12, 4;
S_0x10543e0 .scope module, "regfile" "regfile" 3 103, 7 3 0, S_0x1001e70;
 .timescale -9 -9;
P_0x1052648 .param/l "NUM_REG" 7 34, +C4<01000>;
L_0x105b9c0 .functor BUFZ 16, L_0x105b890, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x105bbe0 .functor BUFZ 16, L_0x105bab0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x105be30 .functor BUFZ 16, L_0x105bcd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1054510_0 .net *"_s12", 15 0, L_0x105bcd0; 1 drivers
v0x10545b0_0 .net *"_s4", 15 0, L_0x105b890; 1 drivers
v0x1054650_0 .net *"_s8", 15 0, L_0x105bab0; 1 drivers
v0x10546f0_0 .alias "clk_en_pi", 0 0, v0x1058ec0_0;
v0x10547a0_0 .alias "clk_pi", 0 0, v0x1057e40_0;
v0x1054870_0 .alias "current_borrow_po", 0 0, v0x1058fd0_0;
v0x1054930_0 .alias "current_carry_po", 0 0, v0x1058e00_0;
v0x1054a00_0 .net "dest_result_data_pi", 15 0, L_0x105bef0; 1 drivers
v0x1054ad0_0 .alias "destination_reg_pi", 2 0, v0x1059050_0;
v0x1054b50_0 .var "flag_borrow", 0 0;
v0x1054bf0_0 .var "flag_carry", 0 0;
v0x1054c90_0 .var/i "i", 31 0;
v0x1054d30_0 .net "immediate_pi", 7 0, L_0x105c050; 1 drivers
v0x1054dd0_0 .alias "movi_higher_pi", 0 0, v0x1059700_0;
v0x1054ef0_0 .alias "movi_lower_pi", 0 0, v0x1059640_0;
v0x1054f90_0 .alias "new_borrow_pi", 0 0, v0x10586e0_0;
v0x1054e50_0 .alias "new_carry_pi", 0 0, v0x1058d80_0;
v0x10550a0_0 .alias "reg1_data_po", 15 0, v0x1059780_0;
v0x1055010_0 .alias "reg2_data_po", 15 0, v0x1059800_0;
v0x1055210_0 .alias "regD_data_po", 15 0, v0x1059ab0_0;
v0x1055120 .array "regfile", 7 0, 15 0;
v0x1055340_0 .net "reset_pi", 0 0, L_0x105be90; 1 drivers
v0x1055290_0 .alias "source_reg1_pi", 2 0, v0x1059970_0;
v0x1055480_0 .alias "source_reg2_pi", 2 0, v0x1059d50_0;
v0x10553c0_0 .alias "wr_destination_reg_pi", 0 0, v0x1059e20_0;
L_0x105b890 .array/port v0x1055120, v0x1056ad0_0;
L_0x105bab0 .array/port v0x1055120, v0x1056cf0_0;
L_0x105bcd0 .array/port v0x1055120, v0x1056700_0;
S_0x10535d0 .scope module, "alu" "alu" 3 124, 8 53 0, S_0x1001e70;
 .timescale -9 -9;
L_0x105c150 .functor OR 1, v0x1056bd0_0, v0x10540f0_0, C4<0>, C4<0>;
L_0x105c270 .functor OR 1, v0x1056d70_0, v0x1054070_0, C4<0>, C4<0>;
v0x10536e0_0 .alias "addi_pi", 0 0, v0x1058510_0;
v0x10537a0_0 .alias "alu_func_pi", 2 0, v0x1058590_0;
v0x1053840_0 .alias "alu_result_po", 15 0, v0x1058660_0;
v0x10538e0_0 .alias "arith_1op_pi", 0 0, v0x1058760_0;
v0x1053990_0 .alias "arith_2op_pi", 0 0, v0x1058830_0;
v0x1053a30_0 .alias "borrow_in_pi", 0 0, v0x1058fd0_0;
v0x1053ad0_0 .alias "borrow_out_po", 0 0, v0x10586e0_0;
v0x1053b70_0 .alias "carry_in_pi", 0 0, v0x1058e00_0;
v0x1053bf0_0 .alias "carry_out_po", 0 0, v0x1058d80_0;
v0x1053c70_0 .net "immediate_pi", 5 0, L_0x105c4b0; 1 drivers
v0x1053d70_0 .net "load_or_store_pi", 0 0, L_0x105c390; 1 drivers
v0x1053e10_0 .alias "reg1_data_pi", 15 0, v0x1059780_0;
v0x1053ec0_0 .alias "reg2_data_pi", 15 0, v0x1059800_0;
v0x1053f70_0 .var "reg_alu_result_po", 15 0;
v0x1054070_0 .var "reg_borrow_out_po", 0 0;
v0x10540f0_0 .var "reg_carry_out_po", 0 0;
v0x1053ff0_0 .alias "stb_cmd_pi", 0 0, v0x1059c00_0;
v0x1054240_0 .alias "stc_cmd_pi", 0 0, v0x1059cd0_0;
v0x1054360_0 .alias "subi_pi", 0 0, v0x105a060_0;
E_0x10524e0/0 .event edge, v0x1052ca0_0, v0x1053a30_0, v0x1053990_0, v0x10537a0_0;
E_0x10524e0/1 .event edge, v0x1053480_0, v0x1053340_0, v0x10538e0_0, v0x10536e0_0;
E_0x10524e0/2 .event edge, v0x1053c70_0, v0x1054360_0, v0x1053d70_0;
E_0x10524e0 .event/or E_0x10524e0/0, E_0x10524e0/1, E_0x10524e0/2;
S_0x1052890 .scope module, "branch" "branch" 3 143, 9 3 0, S_0x1001e70;
 .timescale -9 -9;
L_0x105c680 .functor AND 1, v0x10563c0_0, L_0x105c5b0, C4<1>, C4<1>;
L_0x105c840 .functor AND 1, v0x10565b0_0, L_0x105c7a0, C4<1>, C4<1>;
L_0x105ca00 .functor AND 1, v0x10564f0_0, L_0x105c960, C4<1>, C4<1>;
L_0x105cb20 .functor AND 1, v0x1056470_0, v0x1054bf0_0, C4<1>, C4<1>;
L_0x105cc40 .functor OR 1, L_0x105c680, L_0x105c840, C4<0>, C4<0>;
L_0x105ccd0 .functor OR 1, L_0x105cc40, L_0x105ca00, C4<0>, C4<0>;
L_0x105cd30 .functor OR 1, L_0x105ccd0, L_0x105cb20, C4<0>, C4<0>;
v0x1052980_0 .net *"_s0", 0 0, L_0x105c5b0; 1 drivers
v0x1052a40_0 .net *"_s14", 0 0, L_0x105cc40; 1 drivers
v0x1052ae0_0 .net *"_s16", 0 0, L_0x105ccd0; 1 drivers
v0x1052b80_0 .net *"_s4", 0 0, L_0x105c7a0; 1 drivers
v0x1052c00_0 .net *"_s8", 0 0, L_0x105c960; 1 drivers
v0x1052ca0_0 .alias "alu_carry_bit_pi", 0 0, v0x1058e00_0;
v0x1052d40_0 .alias "branch_carry_pi", 0 0, v0x10589e0_0;
v0x1052de0_0 .alias "branch_eq_pi", 0 0, v0x1058b00_0;
v0x1052ed0_0 .alias "branch_ge_pi", 0 0, v0x1058bd0_0;
v0x1052f70_0 .alias "branch_le_pi", 0 0, v0x1058d00_0;
v0x1053070_0 .net "carry", 0 0, L_0x105cb20; 1 drivers
v0x1053110_0 .net "eq", 0 0, L_0x105c680; 1 drivers
v0x1053220_0 .net "ge", 0 0, L_0x105c840; 1 drivers
v0x10532c0_0 .alias "is_branch_taken_po", 0 0, v0x1059300_0;
v0x10533e0_0 .net "le", 0 0, L_0x105ca00; 1 drivers
v0x1053480_0 .alias "reg1_data_pi", 15 0, v0x1059780_0;
v0x1053340_0 .alias "reg2_data_pi", 15 0, v0x1059800_0;
L_0x105c5b0 .cmp/eq 16, L_0x105b9c0, L_0x105bbe0;
L_0x105c7a0 .cmp/ge 16, L_0x105b9c0, L_0x105bbe0;
L_0x105c960 .cmp/ge 16, L_0x105bbe0, L_0x105b9c0;
S_0x104f0c0 .scope module, "data_mem" "data_mem" 3 154, 10 8 0, S_0x1001e70;
 .timescale -9 -12;
v0x104fa60 .array "DATA_MEM", 255 0, 7 0;
v0x1052310_0 .net "addr_pi", 15 0, L_0x105d050; 1 drivers
v0x10523b0_0 .alias "clk_en_pi", 0 0, v0x1058ec0_0;
v0x1052460_0 .alias "clk_pi", 0 0, v0x1057e40_0;
v0x1052540_0 .var/i "i", 31 0;
v0x10525c0_0 .var "rdata_po", 15 0;
v0x1052680_0 .net "reset_pi", 0 0, L_0x105cd90; 1 drivers
v0x1052700_0 .alias "wdata_pi", 15 0, v0x1059ab0_0;
v0x10527f0_0 .alias "write_pi", 0 0, v0x1059f90_0;
E_0x104f1b0 .event posedge, v0x104f020_0;
v0x104fa60_0 .array/port v0x104fa60, 0;
v0x104fa60_1 .array/port v0x104fa60, 1;
v0x104fa60_2 .array/port v0x104fa60, 2;
E_0x104f220/0 .event edge, v0x1052310_0, v0x104fa60_0, v0x104fa60_1, v0x104fa60_2;
v0x104fa60_3 .array/port v0x104fa60, 3;
v0x104fa60_4 .array/port v0x104fa60, 4;
v0x104fa60_5 .array/port v0x104fa60, 5;
v0x104fa60_6 .array/port v0x104fa60, 6;
E_0x104f220/1 .event edge, v0x104fa60_3, v0x104fa60_4, v0x104fa60_5, v0x104fa60_6;
v0x104fa60_7 .array/port v0x104fa60, 7;
v0x104fa60_8 .array/port v0x104fa60, 8;
v0x104fa60_9 .array/port v0x104fa60, 9;
v0x104fa60_10 .array/port v0x104fa60, 10;
E_0x104f220/2 .event edge, v0x104fa60_7, v0x104fa60_8, v0x104fa60_9, v0x104fa60_10;
v0x104fa60_11 .array/port v0x104fa60, 11;
v0x104fa60_12 .array/port v0x104fa60, 12;
v0x104fa60_13 .array/port v0x104fa60, 13;
v0x104fa60_14 .array/port v0x104fa60, 14;
E_0x104f220/3 .event edge, v0x104fa60_11, v0x104fa60_12, v0x104fa60_13, v0x104fa60_14;
v0x104fa60_15 .array/port v0x104fa60, 15;
v0x104fa60_16 .array/port v0x104fa60, 16;
v0x104fa60_17 .array/port v0x104fa60, 17;
v0x104fa60_18 .array/port v0x104fa60, 18;
E_0x104f220/4 .event edge, v0x104fa60_15, v0x104fa60_16, v0x104fa60_17, v0x104fa60_18;
v0x104fa60_19 .array/port v0x104fa60, 19;
v0x104fa60_20 .array/port v0x104fa60, 20;
v0x104fa60_21 .array/port v0x104fa60, 21;
v0x104fa60_22 .array/port v0x104fa60, 22;
E_0x104f220/5 .event edge, v0x104fa60_19, v0x104fa60_20, v0x104fa60_21, v0x104fa60_22;
v0x104fa60_23 .array/port v0x104fa60, 23;
v0x104fa60_24 .array/port v0x104fa60, 24;
v0x104fa60_25 .array/port v0x104fa60, 25;
v0x104fa60_26 .array/port v0x104fa60, 26;
E_0x104f220/6 .event edge, v0x104fa60_23, v0x104fa60_24, v0x104fa60_25, v0x104fa60_26;
v0x104fa60_27 .array/port v0x104fa60, 27;
v0x104fa60_28 .array/port v0x104fa60, 28;
v0x104fa60_29 .array/port v0x104fa60, 29;
v0x104fa60_30 .array/port v0x104fa60, 30;
E_0x104f220/7 .event edge, v0x104fa60_27, v0x104fa60_28, v0x104fa60_29, v0x104fa60_30;
v0x104fa60_31 .array/port v0x104fa60, 31;
v0x104fa60_32 .array/port v0x104fa60, 32;
v0x104fa60_33 .array/port v0x104fa60, 33;
v0x104fa60_34 .array/port v0x104fa60, 34;
E_0x104f220/8 .event edge, v0x104fa60_31, v0x104fa60_32, v0x104fa60_33, v0x104fa60_34;
v0x104fa60_35 .array/port v0x104fa60, 35;
v0x104fa60_36 .array/port v0x104fa60, 36;
v0x104fa60_37 .array/port v0x104fa60, 37;
v0x104fa60_38 .array/port v0x104fa60, 38;
E_0x104f220/9 .event edge, v0x104fa60_35, v0x104fa60_36, v0x104fa60_37, v0x104fa60_38;
v0x104fa60_39 .array/port v0x104fa60, 39;
v0x104fa60_40 .array/port v0x104fa60, 40;
v0x104fa60_41 .array/port v0x104fa60, 41;
v0x104fa60_42 .array/port v0x104fa60, 42;
E_0x104f220/10 .event edge, v0x104fa60_39, v0x104fa60_40, v0x104fa60_41, v0x104fa60_42;
v0x104fa60_43 .array/port v0x104fa60, 43;
v0x104fa60_44 .array/port v0x104fa60, 44;
v0x104fa60_45 .array/port v0x104fa60, 45;
v0x104fa60_46 .array/port v0x104fa60, 46;
E_0x104f220/11 .event edge, v0x104fa60_43, v0x104fa60_44, v0x104fa60_45, v0x104fa60_46;
v0x104fa60_47 .array/port v0x104fa60, 47;
v0x104fa60_48 .array/port v0x104fa60, 48;
v0x104fa60_49 .array/port v0x104fa60, 49;
v0x104fa60_50 .array/port v0x104fa60, 50;
E_0x104f220/12 .event edge, v0x104fa60_47, v0x104fa60_48, v0x104fa60_49, v0x104fa60_50;
v0x104fa60_51 .array/port v0x104fa60, 51;
v0x104fa60_52 .array/port v0x104fa60, 52;
v0x104fa60_53 .array/port v0x104fa60, 53;
v0x104fa60_54 .array/port v0x104fa60, 54;
E_0x104f220/13 .event edge, v0x104fa60_51, v0x104fa60_52, v0x104fa60_53, v0x104fa60_54;
v0x104fa60_55 .array/port v0x104fa60, 55;
v0x104fa60_56 .array/port v0x104fa60, 56;
v0x104fa60_57 .array/port v0x104fa60, 57;
v0x104fa60_58 .array/port v0x104fa60, 58;
E_0x104f220/14 .event edge, v0x104fa60_55, v0x104fa60_56, v0x104fa60_57, v0x104fa60_58;
v0x104fa60_59 .array/port v0x104fa60, 59;
v0x104fa60_60 .array/port v0x104fa60, 60;
v0x104fa60_61 .array/port v0x104fa60, 61;
v0x104fa60_62 .array/port v0x104fa60, 62;
E_0x104f220/15 .event edge, v0x104fa60_59, v0x104fa60_60, v0x104fa60_61, v0x104fa60_62;
v0x104fa60_63 .array/port v0x104fa60, 63;
v0x104fa60_64 .array/port v0x104fa60, 64;
v0x104fa60_65 .array/port v0x104fa60, 65;
v0x104fa60_66 .array/port v0x104fa60, 66;
E_0x104f220/16 .event edge, v0x104fa60_63, v0x104fa60_64, v0x104fa60_65, v0x104fa60_66;
v0x104fa60_67 .array/port v0x104fa60, 67;
v0x104fa60_68 .array/port v0x104fa60, 68;
v0x104fa60_69 .array/port v0x104fa60, 69;
v0x104fa60_70 .array/port v0x104fa60, 70;
E_0x104f220/17 .event edge, v0x104fa60_67, v0x104fa60_68, v0x104fa60_69, v0x104fa60_70;
v0x104fa60_71 .array/port v0x104fa60, 71;
v0x104fa60_72 .array/port v0x104fa60, 72;
v0x104fa60_73 .array/port v0x104fa60, 73;
v0x104fa60_74 .array/port v0x104fa60, 74;
E_0x104f220/18 .event edge, v0x104fa60_71, v0x104fa60_72, v0x104fa60_73, v0x104fa60_74;
v0x104fa60_75 .array/port v0x104fa60, 75;
v0x104fa60_76 .array/port v0x104fa60, 76;
v0x104fa60_77 .array/port v0x104fa60, 77;
v0x104fa60_78 .array/port v0x104fa60, 78;
E_0x104f220/19 .event edge, v0x104fa60_75, v0x104fa60_76, v0x104fa60_77, v0x104fa60_78;
v0x104fa60_79 .array/port v0x104fa60, 79;
v0x104fa60_80 .array/port v0x104fa60, 80;
v0x104fa60_81 .array/port v0x104fa60, 81;
v0x104fa60_82 .array/port v0x104fa60, 82;
E_0x104f220/20 .event edge, v0x104fa60_79, v0x104fa60_80, v0x104fa60_81, v0x104fa60_82;
v0x104fa60_83 .array/port v0x104fa60, 83;
v0x104fa60_84 .array/port v0x104fa60, 84;
v0x104fa60_85 .array/port v0x104fa60, 85;
v0x104fa60_86 .array/port v0x104fa60, 86;
E_0x104f220/21 .event edge, v0x104fa60_83, v0x104fa60_84, v0x104fa60_85, v0x104fa60_86;
v0x104fa60_87 .array/port v0x104fa60, 87;
v0x104fa60_88 .array/port v0x104fa60, 88;
v0x104fa60_89 .array/port v0x104fa60, 89;
v0x104fa60_90 .array/port v0x104fa60, 90;
E_0x104f220/22 .event edge, v0x104fa60_87, v0x104fa60_88, v0x104fa60_89, v0x104fa60_90;
v0x104fa60_91 .array/port v0x104fa60, 91;
v0x104fa60_92 .array/port v0x104fa60, 92;
v0x104fa60_93 .array/port v0x104fa60, 93;
v0x104fa60_94 .array/port v0x104fa60, 94;
E_0x104f220/23 .event edge, v0x104fa60_91, v0x104fa60_92, v0x104fa60_93, v0x104fa60_94;
v0x104fa60_95 .array/port v0x104fa60, 95;
v0x104fa60_96 .array/port v0x104fa60, 96;
v0x104fa60_97 .array/port v0x104fa60, 97;
v0x104fa60_98 .array/port v0x104fa60, 98;
E_0x104f220/24 .event edge, v0x104fa60_95, v0x104fa60_96, v0x104fa60_97, v0x104fa60_98;
v0x104fa60_99 .array/port v0x104fa60, 99;
v0x104fa60_100 .array/port v0x104fa60, 100;
v0x104fa60_101 .array/port v0x104fa60, 101;
v0x104fa60_102 .array/port v0x104fa60, 102;
E_0x104f220/25 .event edge, v0x104fa60_99, v0x104fa60_100, v0x104fa60_101, v0x104fa60_102;
v0x104fa60_103 .array/port v0x104fa60, 103;
v0x104fa60_104 .array/port v0x104fa60, 104;
v0x104fa60_105 .array/port v0x104fa60, 105;
v0x104fa60_106 .array/port v0x104fa60, 106;
E_0x104f220/26 .event edge, v0x104fa60_103, v0x104fa60_104, v0x104fa60_105, v0x104fa60_106;
v0x104fa60_107 .array/port v0x104fa60, 107;
v0x104fa60_108 .array/port v0x104fa60, 108;
v0x104fa60_109 .array/port v0x104fa60, 109;
v0x104fa60_110 .array/port v0x104fa60, 110;
E_0x104f220/27 .event edge, v0x104fa60_107, v0x104fa60_108, v0x104fa60_109, v0x104fa60_110;
v0x104fa60_111 .array/port v0x104fa60, 111;
v0x104fa60_112 .array/port v0x104fa60, 112;
v0x104fa60_113 .array/port v0x104fa60, 113;
v0x104fa60_114 .array/port v0x104fa60, 114;
E_0x104f220/28 .event edge, v0x104fa60_111, v0x104fa60_112, v0x104fa60_113, v0x104fa60_114;
v0x104fa60_115 .array/port v0x104fa60, 115;
v0x104fa60_116 .array/port v0x104fa60, 116;
v0x104fa60_117 .array/port v0x104fa60, 117;
v0x104fa60_118 .array/port v0x104fa60, 118;
E_0x104f220/29 .event edge, v0x104fa60_115, v0x104fa60_116, v0x104fa60_117, v0x104fa60_118;
v0x104fa60_119 .array/port v0x104fa60, 119;
v0x104fa60_120 .array/port v0x104fa60, 120;
v0x104fa60_121 .array/port v0x104fa60, 121;
v0x104fa60_122 .array/port v0x104fa60, 122;
E_0x104f220/30 .event edge, v0x104fa60_119, v0x104fa60_120, v0x104fa60_121, v0x104fa60_122;
v0x104fa60_123 .array/port v0x104fa60, 123;
v0x104fa60_124 .array/port v0x104fa60, 124;
v0x104fa60_125 .array/port v0x104fa60, 125;
v0x104fa60_126 .array/port v0x104fa60, 126;
E_0x104f220/31 .event edge, v0x104fa60_123, v0x104fa60_124, v0x104fa60_125, v0x104fa60_126;
v0x104fa60_127 .array/port v0x104fa60, 127;
v0x104fa60_128 .array/port v0x104fa60, 128;
v0x104fa60_129 .array/port v0x104fa60, 129;
v0x104fa60_130 .array/port v0x104fa60, 130;
E_0x104f220/32 .event edge, v0x104fa60_127, v0x104fa60_128, v0x104fa60_129, v0x104fa60_130;
v0x104fa60_131 .array/port v0x104fa60, 131;
v0x104fa60_132 .array/port v0x104fa60, 132;
v0x104fa60_133 .array/port v0x104fa60, 133;
v0x104fa60_134 .array/port v0x104fa60, 134;
E_0x104f220/33 .event edge, v0x104fa60_131, v0x104fa60_132, v0x104fa60_133, v0x104fa60_134;
v0x104fa60_135 .array/port v0x104fa60, 135;
v0x104fa60_136 .array/port v0x104fa60, 136;
v0x104fa60_137 .array/port v0x104fa60, 137;
v0x104fa60_138 .array/port v0x104fa60, 138;
E_0x104f220/34 .event edge, v0x104fa60_135, v0x104fa60_136, v0x104fa60_137, v0x104fa60_138;
v0x104fa60_139 .array/port v0x104fa60, 139;
v0x104fa60_140 .array/port v0x104fa60, 140;
v0x104fa60_141 .array/port v0x104fa60, 141;
v0x104fa60_142 .array/port v0x104fa60, 142;
E_0x104f220/35 .event edge, v0x104fa60_139, v0x104fa60_140, v0x104fa60_141, v0x104fa60_142;
v0x104fa60_143 .array/port v0x104fa60, 143;
v0x104fa60_144 .array/port v0x104fa60, 144;
v0x104fa60_145 .array/port v0x104fa60, 145;
v0x104fa60_146 .array/port v0x104fa60, 146;
E_0x104f220/36 .event edge, v0x104fa60_143, v0x104fa60_144, v0x104fa60_145, v0x104fa60_146;
v0x104fa60_147 .array/port v0x104fa60, 147;
v0x104fa60_148 .array/port v0x104fa60, 148;
v0x104fa60_149 .array/port v0x104fa60, 149;
v0x104fa60_150 .array/port v0x104fa60, 150;
E_0x104f220/37 .event edge, v0x104fa60_147, v0x104fa60_148, v0x104fa60_149, v0x104fa60_150;
v0x104fa60_151 .array/port v0x104fa60, 151;
v0x104fa60_152 .array/port v0x104fa60, 152;
v0x104fa60_153 .array/port v0x104fa60, 153;
v0x104fa60_154 .array/port v0x104fa60, 154;
E_0x104f220/38 .event edge, v0x104fa60_151, v0x104fa60_152, v0x104fa60_153, v0x104fa60_154;
v0x104fa60_155 .array/port v0x104fa60, 155;
v0x104fa60_156 .array/port v0x104fa60, 156;
v0x104fa60_157 .array/port v0x104fa60, 157;
v0x104fa60_158 .array/port v0x104fa60, 158;
E_0x104f220/39 .event edge, v0x104fa60_155, v0x104fa60_156, v0x104fa60_157, v0x104fa60_158;
v0x104fa60_159 .array/port v0x104fa60, 159;
v0x104fa60_160 .array/port v0x104fa60, 160;
v0x104fa60_161 .array/port v0x104fa60, 161;
v0x104fa60_162 .array/port v0x104fa60, 162;
E_0x104f220/40 .event edge, v0x104fa60_159, v0x104fa60_160, v0x104fa60_161, v0x104fa60_162;
v0x104fa60_163 .array/port v0x104fa60, 163;
v0x104fa60_164 .array/port v0x104fa60, 164;
v0x104fa60_165 .array/port v0x104fa60, 165;
v0x104fa60_166 .array/port v0x104fa60, 166;
E_0x104f220/41 .event edge, v0x104fa60_163, v0x104fa60_164, v0x104fa60_165, v0x104fa60_166;
v0x104fa60_167 .array/port v0x104fa60, 167;
v0x104fa60_168 .array/port v0x104fa60, 168;
v0x104fa60_169 .array/port v0x104fa60, 169;
v0x104fa60_170 .array/port v0x104fa60, 170;
E_0x104f220/42 .event edge, v0x104fa60_167, v0x104fa60_168, v0x104fa60_169, v0x104fa60_170;
v0x104fa60_171 .array/port v0x104fa60, 171;
v0x104fa60_172 .array/port v0x104fa60, 172;
v0x104fa60_173 .array/port v0x104fa60, 173;
v0x104fa60_174 .array/port v0x104fa60, 174;
E_0x104f220/43 .event edge, v0x104fa60_171, v0x104fa60_172, v0x104fa60_173, v0x104fa60_174;
v0x104fa60_175 .array/port v0x104fa60, 175;
v0x104fa60_176 .array/port v0x104fa60, 176;
v0x104fa60_177 .array/port v0x104fa60, 177;
v0x104fa60_178 .array/port v0x104fa60, 178;
E_0x104f220/44 .event edge, v0x104fa60_175, v0x104fa60_176, v0x104fa60_177, v0x104fa60_178;
v0x104fa60_179 .array/port v0x104fa60, 179;
v0x104fa60_180 .array/port v0x104fa60, 180;
v0x104fa60_181 .array/port v0x104fa60, 181;
v0x104fa60_182 .array/port v0x104fa60, 182;
E_0x104f220/45 .event edge, v0x104fa60_179, v0x104fa60_180, v0x104fa60_181, v0x104fa60_182;
v0x104fa60_183 .array/port v0x104fa60, 183;
v0x104fa60_184 .array/port v0x104fa60, 184;
v0x104fa60_185 .array/port v0x104fa60, 185;
v0x104fa60_186 .array/port v0x104fa60, 186;
E_0x104f220/46 .event edge, v0x104fa60_183, v0x104fa60_184, v0x104fa60_185, v0x104fa60_186;
v0x104fa60_187 .array/port v0x104fa60, 187;
v0x104fa60_188 .array/port v0x104fa60, 188;
v0x104fa60_189 .array/port v0x104fa60, 189;
v0x104fa60_190 .array/port v0x104fa60, 190;
E_0x104f220/47 .event edge, v0x104fa60_187, v0x104fa60_188, v0x104fa60_189, v0x104fa60_190;
v0x104fa60_191 .array/port v0x104fa60, 191;
v0x104fa60_192 .array/port v0x104fa60, 192;
v0x104fa60_193 .array/port v0x104fa60, 193;
v0x104fa60_194 .array/port v0x104fa60, 194;
E_0x104f220/48 .event edge, v0x104fa60_191, v0x104fa60_192, v0x104fa60_193, v0x104fa60_194;
v0x104fa60_195 .array/port v0x104fa60, 195;
v0x104fa60_196 .array/port v0x104fa60, 196;
v0x104fa60_197 .array/port v0x104fa60, 197;
v0x104fa60_198 .array/port v0x104fa60, 198;
E_0x104f220/49 .event edge, v0x104fa60_195, v0x104fa60_196, v0x104fa60_197, v0x104fa60_198;
v0x104fa60_199 .array/port v0x104fa60, 199;
v0x104fa60_200 .array/port v0x104fa60, 200;
v0x104fa60_201 .array/port v0x104fa60, 201;
v0x104fa60_202 .array/port v0x104fa60, 202;
E_0x104f220/50 .event edge, v0x104fa60_199, v0x104fa60_200, v0x104fa60_201, v0x104fa60_202;
v0x104fa60_203 .array/port v0x104fa60, 203;
v0x104fa60_204 .array/port v0x104fa60, 204;
v0x104fa60_205 .array/port v0x104fa60, 205;
v0x104fa60_206 .array/port v0x104fa60, 206;
E_0x104f220/51 .event edge, v0x104fa60_203, v0x104fa60_204, v0x104fa60_205, v0x104fa60_206;
v0x104fa60_207 .array/port v0x104fa60, 207;
v0x104fa60_208 .array/port v0x104fa60, 208;
v0x104fa60_209 .array/port v0x104fa60, 209;
v0x104fa60_210 .array/port v0x104fa60, 210;
E_0x104f220/52 .event edge, v0x104fa60_207, v0x104fa60_208, v0x104fa60_209, v0x104fa60_210;
v0x104fa60_211 .array/port v0x104fa60, 211;
v0x104fa60_212 .array/port v0x104fa60, 212;
v0x104fa60_213 .array/port v0x104fa60, 213;
v0x104fa60_214 .array/port v0x104fa60, 214;
E_0x104f220/53 .event edge, v0x104fa60_211, v0x104fa60_212, v0x104fa60_213, v0x104fa60_214;
v0x104fa60_215 .array/port v0x104fa60, 215;
v0x104fa60_216 .array/port v0x104fa60, 216;
v0x104fa60_217 .array/port v0x104fa60, 217;
v0x104fa60_218 .array/port v0x104fa60, 218;
E_0x104f220/54 .event edge, v0x104fa60_215, v0x104fa60_216, v0x104fa60_217, v0x104fa60_218;
v0x104fa60_219 .array/port v0x104fa60, 219;
v0x104fa60_220 .array/port v0x104fa60, 220;
v0x104fa60_221 .array/port v0x104fa60, 221;
v0x104fa60_222 .array/port v0x104fa60, 222;
E_0x104f220/55 .event edge, v0x104fa60_219, v0x104fa60_220, v0x104fa60_221, v0x104fa60_222;
v0x104fa60_223 .array/port v0x104fa60, 223;
v0x104fa60_224 .array/port v0x104fa60, 224;
v0x104fa60_225 .array/port v0x104fa60, 225;
v0x104fa60_226 .array/port v0x104fa60, 226;
E_0x104f220/56 .event edge, v0x104fa60_223, v0x104fa60_224, v0x104fa60_225, v0x104fa60_226;
v0x104fa60_227 .array/port v0x104fa60, 227;
v0x104fa60_228 .array/port v0x104fa60, 228;
v0x104fa60_229 .array/port v0x104fa60, 229;
v0x104fa60_230 .array/port v0x104fa60, 230;
E_0x104f220/57 .event edge, v0x104fa60_227, v0x104fa60_228, v0x104fa60_229, v0x104fa60_230;
v0x104fa60_231 .array/port v0x104fa60, 231;
v0x104fa60_232 .array/port v0x104fa60, 232;
v0x104fa60_233 .array/port v0x104fa60, 233;
v0x104fa60_234 .array/port v0x104fa60, 234;
E_0x104f220/58 .event edge, v0x104fa60_231, v0x104fa60_232, v0x104fa60_233, v0x104fa60_234;
v0x104fa60_235 .array/port v0x104fa60, 235;
v0x104fa60_236 .array/port v0x104fa60, 236;
v0x104fa60_237 .array/port v0x104fa60, 237;
v0x104fa60_238 .array/port v0x104fa60, 238;
E_0x104f220/59 .event edge, v0x104fa60_235, v0x104fa60_236, v0x104fa60_237, v0x104fa60_238;
v0x104fa60_239 .array/port v0x104fa60, 239;
v0x104fa60_240 .array/port v0x104fa60, 240;
v0x104fa60_241 .array/port v0x104fa60, 241;
v0x104fa60_242 .array/port v0x104fa60, 242;
E_0x104f220/60 .event edge, v0x104fa60_239, v0x104fa60_240, v0x104fa60_241, v0x104fa60_242;
v0x104fa60_243 .array/port v0x104fa60, 243;
v0x104fa60_244 .array/port v0x104fa60, 244;
v0x104fa60_245 .array/port v0x104fa60, 245;
v0x104fa60_246 .array/port v0x104fa60, 246;
E_0x104f220/61 .event edge, v0x104fa60_243, v0x104fa60_244, v0x104fa60_245, v0x104fa60_246;
v0x104fa60_247 .array/port v0x104fa60, 247;
v0x104fa60_248 .array/port v0x104fa60, 248;
v0x104fa60_249 .array/port v0x104fa60, 249;
v0x104fa60_250 .array/port v0x104fa60, 250;
E_0x104f220/62 .event edge, v0x104fa60_247, v0x104fa60_248, v0x104fa60_249, v0x104fa60_250;
v0x104fa60_251 .array/port v0x104fa60, 251;
v0x104fa60_252 .array/port v0x104fa60, 252;
v0x104fa60_253 .array/port v0x104fa60, 253;
v0x104fa60_254 .array/port v0x104fa60, 254;
E_0x104f220/63 .event edge, v0x104fa60_251, v0x104fa60_252, v0x104fa60_253, v0x104fa60_254;
v0x104fa60_255 .array/port v0x104fa60, 255;
E_0x104f220/64 .event edge, v0x104fa60_255;
E_0x104f220 .event/or E_0x104f220/0, E_0x104f220/1, E_0x104f220/2, E_0x104f220/3, E_0x104f220/4, E_0x104f220/5, E_0x104f220/6, E_0x104f220/7, E_0x104f220/8, E_0x104f220/9, E_0x104f220/10, E_0x104f220/11, E_0x104f220/12, E_0x104f220/13, E_0x104f220/14, E_0x104f220/15, E_0x104f220/16, E_0x104f220/17, E_0x104f220/18, E_0x104f220/19, E_0x104f220/20, E_0x104f220/21, E_0x104f220/22, E_0x104f220/23, E_0x104f220/24, E_0x104f220/25, E_0x104f220/26, E_0x104f220/27, E_0x104f220/28, E_0x104f220/29, E_0x104f220/30, E_0x104f220/31, E_0x104f220/32, E_0x104f220/33, E_0x104f220/34, E_0x104f220/35, E_0x104f220/36, E_0x104f220/37, E_0x104f220/38, E_0x104f220/39, E_0x104f220/40, E_0x104f220/41, E_0x104f220/42, E_0x104f220/43, E_0x104f220/44, E_0x104f220/45, E_0x104f220/46, E_0x104f220/47, E_0x104f220/48, E_0x104f220/49, E_0x104f220/50, E_0x104f220/51, E_0x104f220/52, E_0x104f220/53, E_0x104f220/54, E_0x104f220/55, E_0x104f220/56, E_0x104f220/57, E_0x104f220/58, E_0x104f220/59, E_0x104f220/60, E_0x104f220/61, E_0x104f220/62, E_0x104f220/63, E_0x104f220/64;
S_0x10260b0 .scope module, "clock_divide" "clkdiv" 3 164, 3 180 0, S_0x1001e70;
 .timescale -9 -9;
v0xfe7d10_0 .alias "clk_en_po", 0 0, v0x1058ec0_0;
v0x104f020_0 .alias "clk_pi", 0 0, v0x1057e40_0;
    .scope S_0x1057810;
T_0 ;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1057900_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x1057810;
T_1 ;
    %wait E_0x104f1b0;
    %load/v 8, v0x1057dc0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1057900_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1057ab0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x1057a00_0, 1;
    %jmp/0xz  T_1.4, 8;
    %ix/load 0, 2, 0;
    %load/vp0 8, v0x1057900_0, 16;
    %load/v 24, v0x1057980_0, 6;
    %ix/load 1, 5, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 50, v0x1057980_0, 1;
    %jmp T_1.7;
T_1.6 ;
    %mov 50, 2, 1;
T_1.7 ;
    %mov 40, 50, 1; Move signal select into place
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 30, 40, 10;
    %add 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1057900_0, 0, 8;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v0x1057c60_0, 1;
    %jmp/0xz  T_1.8, 8;
    %ix/load 0, 2, 0;
    %load/vp0 8, v0x1057900_0, 16;
    %load/v 24, v0x1057be0_0, 12;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 44, v0x1057be0_0, 1;
    %jmp T_1.11;
T_1.10 ;
    %mov 44, 2, 1;
T_1.11 ;
    %mov 40, 44, 1; Move signal select into place
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 36, 40, 4;
    %add 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1057900_0, 0, 8;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 0, 2, 0;
    %load/vp0 8, v0x1057900_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x1057900_0, 0, 8;
T_1.9 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1057270;
T_2 ;
    %wait E_0x1057360;
    %load/v 8, v0x1057790_0, 16;
    %cmpi/u 8, 0, 16;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 2, 16;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 4, 16;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 6, 16;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 8, 16;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 10, 16;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 12, 16;
    %jmp/1 T_2.6, 6;
    %cmpi/u 8, 14, 16;
    %jmp/1 T_2.7, 6;
    %cmpi/u 8, 16, 16;
    %jmp/1 T_2.8, 6;
    %cmpi/u 8, 18, 16;
    %jmp/1 T_2.9, 6;
    %cmpi/u 8, 20, 16;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 22, 16;
    %jmp/1 T_2.11, 6;
    %cmpi/u 8, 24, 16;
    %jmp/1 T_2.12, 6;
    %cmpi/u 8, 26, 16;
    %jmp/1 T_2.13, 6;
    %cmpi/u 8, 28, 16;
    %jmp/1 T_2.14, 6;
    %cmpi/u 8, 30, 16;
    %jmp/1 T_2.15, 6;
    %set/v v0x1057660_0, 0, 16;
    %jmp T_2.17;
T_2.0 ;
    %movi 8, 12292, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.1 ;
    %movi 8, 12800, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.2 ;
    %movi 8, 13376, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.3 ;
    %movi 8, 16961, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.4 ;
    %movi 8, 29312, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.5 ;
    %movi 8, 17538, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.6 ;
    %movi 8, 41528, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.7 ;
    %movi 8, 12800, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.8 ;
    %movi 8, 14336, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.9 ;
    %movi 8, 13376, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.10 ;
    %movi 8, 26240, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.11 ;
    %movi 8, 6424, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.12 ;
    %movi 8, 17538, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.13 ;
    %movi 8, 16961, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.14 ;
    %movi 8, 41526, 16;
    %set/v v0x1057660_0, 8, 16;
    %jmp T_2.17;
T_2.15 ;
    %set/v v0x1057660_0, 1, 16;
    %jmp T_2.17;
T_2.17 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1057270;
T_3 ;
    %wait E_0x1057360;
    %delay 5000, 0;
    %vpi_call 5 70 "$display", "\012INS_MEM:\011Time:%3d\011PC: %2d\011Instruction: %x", $time, v0x1057790_0, v0x10576e0_0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x10555d0;
T_4 ;
    %set/v v0x1056130_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x10555d0;
T_5 ;
    %set/v v0x1056700_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x10555d0;
T_6 ;
    %set/v v0x1056ad0_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x10555d0;
T_7 ;
    %set/v v0x1056cf0_0, 0, 3;
    %end;
    .thread T_7;
    .scope S_0x10555d0;
T_8 ;
    %set/v v0x1056860_0, 0, 12;
    %end;
    .thread T_8;
    .scope S_0x10555d0;
T_9 ;
    %set/v v0x10562a0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x10555d0;
T_10 ;
    %set/v v0x1056340_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x10555d0;
T_11 ;
    %set/v v0x1056b50_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x10555d0;
T_12 ;
    %set/v v0x10568e0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x10555d0;
T_13 ;
    %set/v v0x1056220_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x10555d0;
T_14 ;
    %set/v v0x1056f50_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x10555d0;
T_15 ;
    %set/v v0x10569d0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x10555d0;
T_16 ;
    %set/v v0x1056c70_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x10555d0;
T_17 ;
    %set/v v0x10563c0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x10555d0;
T_18 ;
    %set/v v0x10565b0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x10555d0;
T_19 ;
    %set/v v0x10564f0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x10555d0;
T_20 ;
    %set/v v0x1056470_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x10555d0;
T_21 ;
    %set/v v0x1056780_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x10555d0;
T_22 ;
    %set/v v0x1056bd0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x10555d0;
T_23 ;
    %set/v v0x1056d70_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x10555d0;
T_24 ;
    %set/v v0x1056630_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x10555d0;
T_25 ;
    %set/v v0x1056a50_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x10555d0;
T_26 ;
    %wait E_0x1053e90;
    %load/v 8, v0x1055eb0_0, 3; Only need 3 of 16 bits
; Save base=8 wid=3 in lookaside.
    %set/v v0x1056130_0, 8, 3;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.0, 4;
    %load/x1p 8, v0x1055eb0_0, 3;
    %jmp T_26.1;
T_26.0 ;
    %mov 8, 2, 3;
T_26.1 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1056700_0, 8, 3;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.2, 4;
    %load/x1p 8, v0x1055eb0_0, 3;
    %jmp T_26.3;
T_26.2 ;
    %mov 8, 2, 3;
T_26.3 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1056ad0_0, 8, 3;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.4, 4;
    %load/x1p 8, v0x1055eb0_0, 3;
    %jmp T_26.5;
T_26.4 ;
    %mov 8, 2, 3;
T_26.5 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1056cf0_0, 8, 3;
    %load/v 8, v0x1055eb0_0, 12; Only need 12 of 16 bits
; Save base=8 wid=12 in lookaside.
    %set/v v0x1056860_0, 8, 12;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 1, 4;
    %mov 8, 4, 1;
    %set/v v0x10562a0_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 2, 4;
    %mov 8, 4, 1;
    %set/v v0x1056340_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 3, 4;
    %mov 8, 4, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.6, 4;
    %load/x1p 9, v0x1055eb0_0, 1;
    %jmp T_26.7;
T_26.6 ;
    %mov 9, 2, 1;
T_26.7 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x1056b50_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 3, 4;
    %mov 8, 4, 1;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.8, 4;
    %load/x1p 9, v0x1055eb0_0, 1;
    %jmp T_26.9;
T_26.8 ;
    %mov 9, 2, 1;
T_26.9 ;
; Save base=9 wid=1 in lookaside.
    %and 8, 9, 1;
    %set/v v0x10568e0_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 4, 4;
    %mov 8, 4, 1;
    %set/v v0x1056220_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 5, 4;
    %mov 8, 4, 1;
    %set/v v0x1056f50_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 6, 4;
    %mov 8, 4, 1;
    %set/v v0x10569d0_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 7, 4;
    %mov 8, 4, 1;
    %set/v v0x1056c70_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 8, 4;
    %mov 8, 4, 1;
    %set/v v0x10563c0_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 9, 4;
    %mov 8, 4, 1;
    %set/v v0x10565b0_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 10, 4;
    %mov 8, 4, 1;
    %set/v v0x10564f0_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 11, 4;
    %mov 8, 4, 1;
    %set/v v0x1056470_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 12, 4;
    %mov 8, 4, 1;
    %set/v v0x1056780_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x1055eb0_0, 12; Only need 12 of 16 bits
; Save base=9 wid=12 in lookaside.
    %cmpi/u 9, 1, 12;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1056bd0_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x1055eb0_0, 12; Only need 12 of 16 bits
; Save base=9 wid=12 in lookaside.
    %cmpi/u 9, 2, 12;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1056d70_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x1055eb0_0, 12; Only need 12 of 16 bits
; Save base=9 wid=12 in lookaside.
    %cmpi/u 9, 2730, 12;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1056a50_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x1055eb0_0, 12; Only need 12 of 16 bits
; Save base=9 wid=12 in lookaside.
    %cmpi/u 9, 4095, 12;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %set/v v0x1056630_0, 8, 1;
    %load/v 8, v0x10556c0_0, 4;
    %cmpi/u 8, 8, 4;
    %mov 8, 4, 1;
    %load/v 9, v0x10556c0_0, 4;
    %cmpi/u 9, 9, 4;
    %or 8, 4, 1;
    %load/v 9, v0x10556c0_0, 4;
    %cmpi/u 9, 10, 4;
    %or 8, 4, 1;
    %load/v 9, v0x10556c0_0, 4;
    %cmpi/u 9, 11, 4;
    %or 8, 4, 1;
    %jmp/0xz  T_26.10, 8;
    %ix/load 1, 9, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.12, 4;
    %load/x1p 8, v0x1055eb0_0, 3;
    %jmp T_26.13;
T_26.12 ;
    %mov 8, 2, 3;
T_26.13 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1056ad0_0, 8, 3;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.14, 4;
    %load/x1p 8, v0x1055eb0_0, 3;
    %jmp T_26.15;
T_26.14 ;
    %mov 8, 2, 3;
T_26.15 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1056cf0_0, 8, 3;
    %jmp T_26.11;
T_26.10 ;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.16, 4;
    %load/x1p 8, v0x1055eb0_0, 3;
    %jmp T_26.17;
T_26.16 ;
    %mov 8, 2, 3;
T_26.17 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1056ad0_0, 8, 3;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_26.18, 4;
    %load/x1p 8, v0x1055eb0_0, 3;
    %jmp T_26.19;
T_26.18 ;
    %mov 8, 2, 3;
T_26.19 ;
; Save base=8 wid=3 in lookaside.
    %set/v v0x1056cf0_0, 8, 3;
T_26.11 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x10543e0;
T_27 ;
    %set/v v0x1054c90_0, 0, 32;
T_27.0 ;
    %load/v 8, v0x1054c90_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_27.1, 5;
    %ix/getv/s 3, v0x1054c90_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1055120, 0, 16;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1054c90_0, 32;
    %set/v v0x1054c90_0, 8, 32;
    %jmp T_27.0;
T_27.1 ;
    %set/v v0x1054b50_0, 0, 1;
    %set/v v0x1054bf0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x10543e0;
T_28 ;
    %wait E_0x104f1b0;
    %load/v 8, v0x10546f0_0, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0x1055340_0, 1;
    %jmp/0xz  T_28.2, 8;
    %set/v v0x1054c90_0, 0, 32;
T_28.4 ;
    %load/v 8, v0x1054c90_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_28.5, 5;
    %ix/getv/s 3, v0x1054c90_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1055120, 0, 0;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1054c90_0, 32;
    %set/v v0x1054c90_0, 8, 32;
    %jmp T_28.4;
T_28.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1054b50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1054bf0_0, 0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/v 8, v0x1054f90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1054b50_0, 0, 8;
    %load/v 8, v0x1054e50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1054bf0_0, 0, 8;
    %load/v 8, v0x1054dd0_0, 1;
    %jmp/0xz  T_28.6, 8;
    %load/v 8, v0x1054d30_0, 8;
    %ix/getv 3, v0x1054ad0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 8, 0; part off
    %assign/av v0x1055120, 0, 8;
t_2 ;
    %jmp T_28.7;
T_28.6 ;
    %load/v 8, v0x1054ef0_0, 1;
    %jmp/0xz  T_28.8, 8;
    %load/v 8, v0x1054d30_0, 8;
    %ix/getv 3, v0x1054ad0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1055120, 0, 8;
t_3 ;
    %jmp T_28.9;
T_28.8 ;
    %load/v 8, v0x10553c0_0, 1;
    %jmp/0xz  T_28.10, 8;
    %load/v 8, v0x1054a00_0, 16;
    %ix/getv 3, v0x1054ad0_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1055120, 0, 8;
t_4 ;
T_28.10 ;
T_28.9 ;
T_28.7 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x10543e0;
T_29 ;
    %wait E_0x104f1b0;
    %delay 1000, 0;
    %vpi_func 7 129 "$time", 8, 65;
    %subi 8, 1, 65;
    %vpi_call 7 129 "$display", "REG_FILE::\011Time: %3d+\011CARRY Flag: %1b\011BORROW Flag: %1b", T<8,65,u>, v0x1054bf0_0, v0x1054b50_0;
    %set/v v0x1054c90_0, 0, 32;
T_29.0 ;
    %load/v 8, v0x1054c90_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_29.1, 5;
    %vpi_call 7 131 "$display", "REG_FILE[%1d]: %x", v0x1054c90_0, &A<v0x1055120, v0x1054c90_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1054c90_0, 32;
    %set/v v0x1054c90_0, 8, 32;
    %jmp T_29.0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x10535d0;
T_30 ;
    %set/v v0x1053f70_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x10535d0;
T_31 ;
    %set/v v0x10540f0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x10535d0;
T_32 ;
    %set/v v0x1054070_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x10535d0;
T_33 ;
    %wait E_0x10524e0;
    %set/v v0x1053f70_0, 0, 16;
    %load/v 8, v0x1053b70_0, 1;
    %set/v v0x10540f0_0, 8, 1;
    %load/v 8, v0x1053a30_0, 1;
    %set/v v0x1054070_0, 8, 1;
    %load/v 8, v0x1053990_0, 1;
    %jmp/0xz  T_33.0, 8;
    %load/v 8, v0x10537a0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_33.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_33.3, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_33.4, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_33.5, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_33.6, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_33.7, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_33.8, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_33.9, 6;
    %set/v v0x1053f70_0, 0, 16;
    %jmp T_33.11;
T_33.2 ;
    %load/v 8, v0x1053e10_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v0x1053ec0_0, 16;
    %mov 41, 0, 1;
    %add 8, 25, 17;
    %set/v v0x1053f70_0, 8, 16;
    %set/v v0x10540f0_0, 24, 1;
    %jmp T_33.11;
T_33.3 ;
    %load/v 8, v0x1053e10_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v0x1053ec0_0, 16;
    %mov 41, 0, 1;
    %add 8, 25, 17;
    %load/v 25, v0x1053b70_0, 1;
    %mov 26, 0, 16;
    %add 8, 25, 17;
    %set/v v0x1053f70_0, 8, 16;
    %set/v v0x10540f0_0, 24, 1;
    %jmp T_33.11;
T_33.4 ;
    %load/v 8, v0x1053e10_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v0x1053ec0_0, 16;
    %mov 41, 0, 1;
    %sub 8, 25, 17;
    %set/v v0x1053f70_0, 8, 16;
    %set/v v0x1054070_0, 24, 1;
    %jmp T_33.11;
T_33.5 ;
    %load/v 8, v0x1053e10_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v0x1053ec0_0, 16;
    %mov 41, 0, 1;
    %sub 8, 25, 17;
    %load/v 25, v0x1053a30_0, 1;
    %mov 26, 0, 16;
    %sub 8, 25, 17;
    %set/v v0x1053f70_0, 8, 16;
    %set/v v0x1054070_0, 24, 1;
    %jmp T_33.11;
T_33.6 ;
    %load/v 8, v0x1053e10_0, 16;
    %load/v 24, v0x1053ec0_0, 16;
    %and 8, 24, 16;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.11;
T_33.7 ;
    %load/v 8, v0x1053e10_0, 16;
    %load/v 24, v0x1053ec0_0, 16;
    %or 8, 24, 16;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.11;
T_33.8 ;
    %load/v 8, v0x1053e10_0, 16;
    %load/v 24, v0x1053ec0_0, 16;
    %xor 8, 24, 16;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.11;
T_33.9 ;
    %load/v 8, v0x1053e10_0, 16;
    %load/v 24, v0x1053ec0_0, 16;
    %xnor 8, 24, 16;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.11;
T_33.11 ;
    %jmp T_33.1;
T_33.0 ;
    %load/v 8, v0x10538e0_0, 1;
    %jmp/0xz  T_33.12, 8;
    %load/v 8, v0x10537a0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_33.14, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_33.15, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_33.16, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_33.17, 6;
    %set/v v0x1053f70_0, 0, 16;
    %jmp T_33.19;
T_33.14 ;
    %load/v 8, v0x1053e10_0, 16;
    %inv 8, 16;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.19;
T_33.15 ;
    %load/v 8, v0x1053e10_0, 16;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 16;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.19;
T_33.16 ;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_33.20, 4;
    %load/x1p 24, v0x1053e10_0, 15;
    %jmp T_33.21;
T_33.20 ;
    %mov 24, 2, 15;
T_33.21 ;
    %mov 8, 24, 15; Move signal select into place
    %mov 23, 0, 1;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.19;
T_33.17 ;
    %load/v 8, v0x1053e10_0, 16;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.19;
T_33.19 ;
    %jmp T_33.13;
T_33.12 ;
    %load/v 8, v0x10536e0_0, 1;
    %jmp/0xz  T_33.22, 8;
    %load/v 8, v0x1053e10_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v0x1053c70_0, 6;
    %mov 31, 0, 11;
    %add 8, 25, 17;
    %set/v v0x1053f70_0, 8, 16;
    %set/v v0x10540f0_0, 24, 1;
    %jmp T_33.23;
T_33.22 ;
    %load/v 8, v0x1054360_0, 1;
    %jmp/0xz  T_33.24, 8;
    %load/v 8, v0x1053e10_0, 16;
    %mov 24, 0, 1;
    %load/v 25, v0x1053c70_0, 6;
    %mov 31, 0, 11;
    %sub 8, 25, 17;
    %set/v v0x1053f70_0, 8, 16;
    %set/v v0x1054070_0, 24, 1;
    %jmp T_33.25;
T_33.24 ;
    %load/v 8, v0x1053d70_0, 1;
    %jmp/0xz  T_33.26, 8;
    %load/v 8, v0x1053e10_0, 16;
    %load/v 24, v0x1053c70_0, 6;
    %mov 30, 0, 10;
    %add 8, 24, 16;
    %set/v v0x1053f70_0, 8, 16;
    %jmp T_33.27;
T_33.26 ;
    %set/v v0x1053f70_0, 0, 16;
T_33.27 ;
T_33.25 ;
T_33.23 ;
T_33.13 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x104f0c0;
T_34 ;
    %wait E_0x104f220;
    %load/v 24, v0x1052310_0, 8; Only need 8 of 16 bits
    %movi 32, 0, 24;
; Save base=24 wid=32 in lookaside.
   %addi 24, 1, 32;
    %ix/get 3, 24, 32;
    %load/av 8, v0x104fa60, 8;
    %load/v 24, v0x1052310_0, 8; Only need 8 of 16 bits
; Save base=24 wid=8 in lookaside.
    %ix/get 3, 24, 8;
    %load/av 16, v0x104fa60, 8;
    %set/v v0x10525c0_0, 8, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x104f0c0;
T_35 ;
    %wait E_0x104f1b0;
    %load/v 8, v0x1052680_0, 1;
    %jmp/0xz  T_35.0, 8;
    %set/v v0x1052540_0, 0, 32;
T_35.2 ;
    %load/v 8, v0x1052540_0, 32;
   %cmpi/s 8, 128, 32;
    %jmp/0xz T_35.3, 5;
    %movi 8, 64250, 16;
    %ix/getv/s 3, v0x1052540_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x104fa60, 8, 8;
t_5 ;
    %ix/load 0, 2, 0;
    %load/vp0/s 8, v0x1052540_0, 32;
    %set/v v0x1052540_0, 8, 32;
    %jmp T_35.2;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %load/v 8, v0x10527f0_0, 1;
    %load/v 9, v0x10523b0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_35.4, 8;
    %load/v 8, v0x1052700_0, 16;
    %load/v 24, v0x1052310_0, 8; Only need 8 of 16 bits
    %movi 32, 0, 24;
; Save base=24 wid=32 in lookaside.
   %addi 24, 1, 32;
    %ix/get 3, 24, 32;
    %jmp/1 t_6, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x104fa60, 0, 8;
t_6 ;
    %load/v 24, v0x1052310_0, 8; Only need 8 of 16 bits
; Save base=24 wid=8 in lookaside.
    %ix/get 3, 24, 8;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x104fa60, 0, 16;
t_7 ;
    %vpi_call 10 40 "$display", "Time: %3d Store Data: %d Mem Address: %d\012", $time, v0x1052700_0, v0x1052310_0;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x10253d0;
T_36 ;
    %wait E_0x1036d00;
T_36.0 ;
    %vpi_func 2 17 "$time", 8, 64;
   %cmpi/u 8, 550, 64;
    %jmp/0xz T_36.1, 5;
    %delay 5000, 0;
    %load/v 8, v0x1059ea0_0, 1;
    %inv 8, 1;
    %set/v v0x1059ea0_0, 8, 1;
    %jmp T_36.0;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x10253d0;
T_37 ;
    %set/v v0x1059ea0_0, 0, 1;
    %set/v v0x105a260_0, 0, 1;
    %delay 1000, 0;
    %set/v v0x105a260_0, 1, 1;
    %vpi_call 2 28 "$display", "Time: %3d\011RESET: %1b", $time, v0x105a260_0;
    %delay 5000, 0;
    %set/v v0x105a260_0, 0, 1;
    %vpi_call 2 31 "$display", "Time: %3d\011RESET: %1b", $time, v0x105a260_0;
    %end;
    .thread T_37;
    .scope S_0x10253d0;
T_38 ;
    %wait E_0x104f1b0;
    %jmp T_38;
    .thread T_38;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_processor.v";
    "processor.v";
    "program_counter.v";
    "instruction_mem.v";
    "oldfiles/decoder.v";
    "oldfiles/regfile.v";
    "oldfiles/alu.v";
    "oldfiles/branch.v";
    "data_mem.v";
