;redcode
;assert 1
	SPL 0, <702
	CMP -209, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <12
	SPL 0, <12
	SPL 0, <12
	CMP -209, <-120
	SPL 0, <12
	SLT #270, 0
	MOV 3, <130
	SUB 100, -101
	SPL <121, 103
	MOV 3, <130
	SUB <-23, 6
	CMP -209, <-120
	CMP -209, <-120
	ADD -1, <-20
	SLT #812, @601
	SPL 0, <12
	SUB @121, 106
	JMZ 0, <2
	SUB <-23, 6
	SUB @-81, <-60
	SUB 12, @12
	ADD #290, <0
	ADD 800, 20
	CMP #32, 300
	SUB <-23, 6
	ADD -1, <-20
	SLT #812, @600
	SLT #812, @600
	CMP -209, <-120
	JMP 3, @130
	CMP 0, @12
	JMZ 3, @130
	ADD #270, 0
	CMP #32, 300
	CMP #32, 300
	SUB @121, <121
	SLT #812, @600
	SLT #812, @600
	CMP -209, <-120
	CMP @121, <121
	CMP -209, <-120
	CMP -209, <-120
	JMP 3, @130
	ADD #290, <0
	SPL 0, <702
	SUB <-23, 6
	SUB <-23, 6
