{
 "3.872": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "http://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0"
   },
   "long_description": "",
   "maintainers": [
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "verilator",
   "platforms": [
    "i686-linux",
    "x86_64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "000162daed5e6a854d1e034409002aee80e6d8ac",
   "71f92bc8a386bcd05f74d56113fd2f408145ad7e"
  ]
 },
 "3.874": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "http://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0"
   },
   "long_description": "",
   "maintainers": [
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "verilator",
   "platforms": [
    "i686-linux",
    "x86_64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "00078e317e63d1d934806efd62f56e48150a4f64",
   "3727911b46daf32d4ea8f2a2b1072580227e72fe"
  ]
 },
 "3.884": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "http://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0"
   },
   "long_description": "",
   "maintainers": [
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "verilator",
   "platforms": [
    "i686-linux",
    "x86_64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0000d4029e264262dcf45a822ccf3b48bcacf209",
   "044ceae2806480555a44c91c386546cffb46ba74"
  ]
 },
 "3.900": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "http://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0"
   },
   "long_description": "",
   "maintainers": [
    "Austin Seipp <aseipp@pobox.com>"
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mips64el-linux",
    "i686-linux",
    "x86_64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00056e76d0a5c1c05d7ad1064702b3d121cd1b98",
   "0f04bbdc31f75031602d384adedb7292c720e44d"
  ]
 },
 "3.920": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-linux",
    "x86_64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0008b5c2324b7dfc9420bdec9c8068f0755bf54f",
   "3e1be2206b4c1eb3299fb633b8ce9f5ac1c32898"
  ]
 },
 "3.922": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "000482ffc470f798fb3aa1673b39a38680cbb567",
   "679d5e8bd5089b6c824a8d0d3d541c3a142460f7"
  ]
 },
 "3.924": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "hurd"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "000b9ce78d66ad9cabe17a4670ffacf9d35a6d05",
   "4688f4078fa655fa3e56a8a4b2591fb195a7eceb"
  ]
 },
 "3.926": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00064c21cc328fb96b631917220acbc26f232f96",
   "3168e858336e2ad76ac1faab6f3ff96ae92f8766"
  ]
 },
 "4.002": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "001b34abcb4d7f5cade707f7fd74fa27cbabb80b",
   "925ff360bc33876fdb6ff967470e34ff375ce65e"
  ]
 },
 "4.004": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0013bc3056604b25299e8601caf4f99cc1f4a910",
   "817369d4c1c5abaf792827a4770e513e115f8644"
  ]
 },
 "4.006": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0",
    "url": "http://spdx.org/licenses/LGPL-3.0.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00005ce0bdbc3c13804adc9a7fd71a02cc0b8db2",
   "427218836457753db735b45b270411ecbf0ee697"
  ]
 },
 "4.008": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0008aa73eb0dec898c4e2e6913af645abd253c35",
   "376b2ef2b83be9671c4f24b7ff4ded335d5352d4"
  ]
 },
 "4.010": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0000a86d7cd47005096a292a797d2e02ce29e8d8",
   "5700232c3fadd8e5f02f21c5e99753544482b4d4"
  ]
 },
 "4.012": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    {
     "kernel": {
      "families": {
       "bsd": {
        "_type": "exec-format",
        "name": "bsd"
       }
      }
     }
    },
    {
     "kernel": {
      "families": {
       "darwin": {
        "_type": "exec-format",
        "name": "darwin"
       }
      }
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "linux"
     }
    },
    {
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "elf"
      },
      "families": {},
      "name": "solaris"
     }
    },
    {
     "abi": {
      "_type": "abi",
      "name": "cygnus"
     },
     "kernel": {
      "_type": "kernel",
      "execFormat": {
       "_type": "exec-format",
       "name": "pe"
      },
      "families": {},
      "name": "windows"
     }
    }
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "0015e885ce6c6bac448b639191123fb39a94aa92",
   "0017a06717bb18706ac3cb99432034caad0c8b91"
  ]
 },
 "4.014": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-darwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00078b99ee8baded7fc89e9e1e3501068a2c7fff",
   "86e3208ca31bc3dcddc412c59eae2e42107abcec"
  ]
 },
 "4.016": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "002b853782e939c50da3fa7d424b08346f39eb6f",
   "0a5b8d9bf64b94ec36c61ad4da4c34cda85a7aed"
  ]
 },
 "4.022": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "000f19ff08cfaf6ce89b136ea986fde64f750555",
   "5fe5be3d8690f9cb89ec34c829862572994fb216"
  ]
 },
 "4.024": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:20"
  },
  "revs": [
   "00482247e1a649194dc66ac264c5532a3ef9a9a4",
   "6fea9e5902809220e12b50665072d70d8d507456"
  ]
 },
 "4.026": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0023aaef48e31444eeb22fc7c982c43b9782eef9",
   "7fc57f2020ca1d4e70ff4dfb9c2dd0e67ecced39"
  ]
 },
 "4.028": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0029baca2ba2b52706f1ff160058128ddcff5575",
   "733acfa140d5b73bc69c53c4ebd90ccc5f281f0e"
  ]
 },
 "4.030": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "http://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0005b13fc5f3c4c3bf3d0bb5f7ea4330b36c0bcc",
   "701ddad4ce8e56795f7ccd2f34e387b9071e74a7"
  ]
 },
 "4.032": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "0010ae4960d35243e7abb046cd26ddda904a4c63",
   "296987361b1b6f7a77712749ec42f32fea3782e0"
  ]
 },
 "4.034": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "001cf3f926af996ec6d779f861bcba4ed04c5411",
   "181dfe306f262e8e44f0952efa531f9e3c482ec5"
  ]
 },
 "4.036": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3Only",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:16"
  },
  "revs": [
   "00022fbeda385d7b6ae2eee44f07eecfc6d92015",
   "54a69eb80480016341d4825f272b9017a3bd0ac1"
  ]
 },
 "4.040": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3Only",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-redox",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:23"
  },
  "revs": [
   "000404944c6da404f013111563bcc0084b270e28",
   "4c8a8800d3fc49f0f2f04b1b6200173dec10d8a6"
  ]
 },
 "4.100": {
  "meta": {
   "description": "Fast and robust (System)Verilog simulator/compiler",
   "homepage": "https://www.veripool.org/wiki/verilator",
   "license": {
    "fullName": "GNU Lesser General Public License v3.0 only",
    "shortName": "lgpl3Only",
    "spdxId": "LGPL-3.0-only",
    "url": "https://spdx.org/licenses/LGPL-3.0-only.html"
   },
   "long_description": "",
   "maintainers": [
    {
     "email": "aseipp@pobox.com",
     "github": "thoughtpolice",
     "githubId": 3416,
     "name": "Austin Seipp"
    }
   ],
   "name": "verilator",
   "platforms": [
    "aarch64-linux",
    "armv5tel-linux",
    "armv6l-linux",
    "armv7a-linux",
    "armv7l-linux",
    "mipsel-linux",
    "i686-cygwin",
    "i686-freebsd",
    "i686-linux",
    "i686-netbsd",
    "i686-openbsd",
    "x86_64-cygwin",
    "x86_64-freebsd",
    "x86_64-linux",
    "x86_64-netbsd",
    "x86_64-openbsd",
    "x86_64-solaris",
    "x86_64-darwin",
    "i686-darwin",
    "aarch64-darwin",
    "armv7a-darwin",
    "x86_64-redox",
    "powerpc64le-linux",
    "riscv32-linux",
    "riscv64-linux"
   ],
   "position": "pkgs/applications/science/electronics/verilator/default.nix:23"
  },
  "revs": [
   "001334b47c6cdfc35e94805380484e75004cdbf5",
   "01229007553d9322c473c0fa36e3d6c644147e7d"
  ]
 }
}