module d_flipflop(clk,D,Q);

input clk;
input D;
output reg Q;

always @(posedge clk)
begin
    Q <= D;
end

endmodule