<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: ARMBaseInstrInfo.cpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69491e2b56fdd071abd1d53f6673502.html">ARM</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ARMBaseInstrInfo.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="ARM_8h_source.html">ARM.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ARMBaseRegisterInfo_8h_source.html">ARMBaseRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ARMConstantPoolValue_8h_source.html">ARMConstantPoolValue.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ARMFeatures_8h_source.html">ARMFeatures.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ARMHazardRecognizer_8h_source.html">ARMHazardRecognizer.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ARMMachineFunctionInfo_8h_source.html">ARMMachineFunctionInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ARMAddressingModes_8h_source.html">MCTargetDesc/ARMAddressingModes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineConstantPool_8h_source.html">llvm/CodeGen/MachineConstantPool.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineJumpTableInfo_8h_source.html">llvm/CodeGen/MachineJumpTableInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="SelectionDAGNodes_8h_source.html">llvm/CodeGen/SelectionDAGNodes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Constants_8h_source.html">llvm/IR/Constants.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="MCExpr_8h_source.html">llvm/MC/MCExpr.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="BranchProbability_8h_source.html">llvm/Support/BranchProbability.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;ARMGenInstrInfo.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ARMBaseInstrInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="ARMBaseInstrInfo_8cpp__incl.png" border="0" usemap="#ARMBaseInstrInfo_8cpp" alt=""/></div>
<map name="ARMBaseInstrInfo_8cpp" id="ARMBaseInstrInfo_8cpp">
<area shape="rect" id="node2" href="ARM_8h.html" title="ARM.h" alt="" coords="681,162,744,189"/><area shape="rect" id="node4" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="995,341,1201,367"/><area shape="rect" id="node6" href="ARMBaseInstrInfo_8h.html" title="ARMBaseInstrInfo.h" alt="" coords="1240,80,1385,107"/><area shape="rect" id="node16" href="MachineInstrBuilder_8h.html" title="llvm/CodeGen/MachineInstr\lBuilder.h" alt="" coords="768,155,964,196"/><area shape="rect" id="node21" href="ARMBaseRegisterInfo_8h.html" title="ARMBaseRegisterInfo.h" alt="" coords="2597,80,2765,107"/><area shape="rect" id="node22" href="ARMConstantPoolValue_8h.html" title="ARMConstantPoolValue.h" alt="" coords="1745,251,1928,278"/><area shape="rect" id="node23" href="MachineConstantPool_8h.html" title="llvm/CodeGen/MachineConstant\lPool.h" alt="" coords="3290,333,3517,375"/><area shape="rect" id="node25" href="ARMFeatures_8h.html" title="ARMFeatures.h" alt="" coords="3462,80,3579,107"/><area shape="rect" id="node26" href="ARMHazardRecognizer_8h.html" title="ARMHazardRecognizer.h" alt="" coords="4001,341,4177,367"/><area shape="rect" id="node28" href="ARMMachineFunctionInfo_8h.html" title="ARMMachineFunctionInfo.h" alt="" coords="2048,80,2239,107"/><area shape="rect" id="node33" href="ARMAddressingModes_8h.html" title="MCTargetDesc/ARMAddressing\lModes.h" alt="" coords="222,155,438,196"/><area shape="rect" id="node36" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="2441,251,2598,278"/><area shape="rect" id="node37" href="LiveVariables_8h.html" title="llvm/CodeGen/LiveVariables.h" alt="" coords="1413,162,1623,189"/><area shape="rect" id="node38" href="MachineFrameInfo_8h.html" title="llvm/CodeGen/MachineFrame\lInfo.h" alt="" coords="3143,423,3351,464"/><area shape="rect" id="node39" href="MachineJumpTableInfo_8h.html" title="llvm/CodeGen/MachineJump\lTableInfo.h" alt="" coords="3375,423,3575,464"/><area shape="rect" id="node40" href="MachineMemOperand_8h.html" title="llvm/CodeGen/MachineMemOperand.h" alt="" coords="3290,162,3557,189"/><area shape="rect" id="node41" href="MachineRegisterInfo_8h.html" title="llvm/CodeGen/MachineRegister\lInfo.h" alt="" coords="2181,155,2399,196"/><area shape="rect" id="node42" href="SelectionDAGNodes_8h.html" title="llvm/CodeGen/SelectionDAGNodes.h" alt="" coords="3081,80,3337,107"/><area shape="rect" id="node43" href="Constants_8h.html" title="llvm/IR/Constants.h" alt="" coords="462,162,606,189"/><area shape="rect" id="node44" href="Function_8h.html" title="llvm/IR/Function.h" alt="" coords="5,80,137,107"/><area shape="rect" id="node45" href="GlobalValue_8h.html" title="llvm/IR/GlobalValue.h" alt="" coords="3986,80,4141,107"/><area shape="rect" id="node46" href="MCAsmInfo_8h.html" title="llvm/MC/MCAsmInfo.h" alt="" coords="3599,430,3759,457"/><area shape="rect" id="node47" href="MCExpr_8h.html" title="llvm/MC/MCExpr.h" alt="" coords="1648,162,1783,189"/><area shape="rect" id="node48" href="BranchProbability_8h.html" title="llvm/Support/BranchProbability.h" alt="" coords="3784,430,4012,457"/><area shape="rect" id="node49" href="CommandLine_8h.html" title="llvm/Support/CommandLine.h" alt="" coords="91,430,303,457"/><area shape="rect" id="node50" href="Debug_8h.html" title="llvm/Support/Debug.h" alt="" coords="4165,80,4327,107"/><area shape="rect" id="node3" href="CodeGen_8h.html" title="llvm/Support/CodeGen.h" alt="" coords="870,251,1049,278"/><area shape="rect" id="node5" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="1296,512,1471,539"/><area shape="rect" id="node7" href="ARMBaseInfo_8h.html" title="MCTargetDesc/ARMBaseInfo.h" alt="" coords="2575,162,2787,189"/><area shape="rect" id="node11" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1507,251,1670,278"/><area shape="rect" id="node15" href="SmallSet_8h.html" title="llvm/ADT/SmallSet.h" alt="" coords="1331,251,1483,278"/><area shape="rect" id="node18" href="TargetInstrInfo_8h.html" title="llvm/Target/TargetInstrInfo.h" alt="" coords="1141,162,1338,189"/><area shape="rect" id="node8" href="ARMMCTargetDesc_8h.html" title="ARMMCTargetDesc.h" alt="" coords="2848,251,3001,278"/><area shape="rect" id="node12" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1421,430,1612,457"/><area shape="rect" id="node17" href="MachineFunction_8h.html" title="llvm/CodeGen/MachineFunction.h" alt="" coords="1073,251,1307,278"/><area shape="rect" id="node19" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="2004,244,2189,285"/><area shape="rect" id="node24" href="Casting_8h.html" title="llvm/Support/Casting.h" alt="" coords="1688,430,1855,457"/><area shape="rect" id="node27" href="ScoreboardHazardRecognizer_8h.html" title="llvm/CodeGen/ScoreboardHazard\lRecognizer.h" alt="" coords="4037,423,4271,464"/><area shape="rect" id="node29" href="ARMSubtarget_8h.html" title="ARMSubtarget.h" alt="" coords="2861,162,2988,189"/><area shape="rect" id="node30" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="2265,251,2416,278"/><area shape="rect" id="node32" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="1857,162,2056,189"/><area shape="rect" id="node34" href="APFloat_8h.html" title="This file declares a class to represent arbitrary precision floating point values and provide a varie..." alt="" coords="520,251,663,278"/><area shape="rect" id="node35" href="APInt_8h.html" title="This file implements a class to represent arbitrary precision integral constant values and operations..." alt="" coords="740,341,867,367"/></map>
</div>
</div>
<p><a href="ARMBaseInstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structARM__MLxEntry.html" title="ARM_MLxEntry - Record information about MLA / MLS instructions. ">ARM_MLxEntry</a> - Record information about MLA / MLS instructions.  <a href="structARM__MLxEntry.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;arm-instrinfo&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a9716711ecfa12e9b08bf9bca20b52429"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429">ARMExeDomain</a> { <a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0">ExeGeneric</a> = 0, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01">ExeVFP</a> = 1, 
<a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2">ExeNEON</a> = 2
 }</td></tr>
<tr class="separator:a9716711ecfa12e9b08bf9bca20b52429"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a764cb90fb642596a4e929931eeea5508"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a764cb90fb642596a4e929931eeea5508">isCPSRDefined</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a764cb90fb642596a4e929931eeea5508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f4425ddecde73ce7618b5513220ba4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a70f4425ddecde73ce7618b5513220ba4">isEligibleForITBlock</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a70f4425ddecde73ce7618b5513220ba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e6c10c9f9db97379c3ce29a5705223"><td class="memTemplParams" colspan="2">template&lt;&gt; </td></tr>
<tr class="memitem:a51e6c10c9f9db97379c3ce29a5705223"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a51e6c10c9f9db97379c3ce29a5705223">llvm::IsCPSRDead&lt; MachineInstr &gt;</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a51e6c10c9f9db97379c3ce29a5705223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c263d194af0af601f8fe37e10f1ea74"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a2c263d194af0af601f8fe37e10f1ea74">duplicateCPV</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> &amp;CPI)</td></tr>
<tr class="separator:a2c263d194af0af601f8fe37e10f1ea74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2f252f9fc7d4ae9a5d7ec3da07a54b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#afd2f252f9fc7d4ae9a5d7ec3da07a54b">canFoldIntoMOVCC</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="separator:afd2f252f9fc7d4ae9a5d7ec3da07a54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55e10788420a585d13dbf0ba8d9ef66"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#ae55e10788420a585d13dbf0ba8d9ef66">isAnySubRegLive</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:ae55e10788420a585d13dbf0ba8d9ef66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a0d1999c0408a2ca70902db420c596"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a33a0d1999c0408a2ca70902db420c596">isSuitableForMask</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;MI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, int CmpMask, <a class="el" href="classbool.html">bool</a> CommonUse)</td></tr>
<tr class="separator:a33a0d1999c0408a2ca70902db420c596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f76da5e042c72f0e78b114d0e365d2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a78f76da5e042c72f0e78b114d0e365d2">getSwappedCondition</a> (<a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> CC)</td></tr>
<tr class="separator:a78f76da5e042c72f0e78b114d0e365d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3384fe4d7439c43ce831ee300a4d522b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a3384fe4d7439c43ce831ee300a4d522b">isRedundantFlagInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CmpI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg2, int ImmValue, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *OI)</td></tr>
<tr class="separator:a3384fe4d7439c43ce831ee300a4d522b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6629ec6bb6d754c9fc7132f69a6a45ea"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a6629ec6bb6d754c9fc7132f69a6a45ea">getNumMicroOpsSwiftLdSt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="separator:a6629ec6bb6d754c9fc7132f69a6a45ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69905d1272d640d4bd54212ab54beaa0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a69905d1272d640d4bd54212ab54beaa0">getBundledDefMI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> &amp;DefIdx, <a class="el" href="classunsigned.html">unsigned</a> &amp;Dist)</td></tr>
<tr class="separator:a69905d1272d640d4bd54212ab54beaa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069e150acc88aaa0d93efc5a11b14de3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a069e150acc88aaa0d93efc5a11b14de3">getBundledUseMI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> &amp;UseIdx, <a class="el" href="classunsigned.html">unsigned</a> &amp;Dist)</td></tr>
<tr class="separator:a069e150acc88aaa0d93efc5a11b14de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e65c85fd74449f473f541542825cdd8"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a7e65c85fd74449f473f541542825cdd8">adjustDefLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DefMI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *DefMCID, <a class="el" href="classunsigned.html">unsigned</a> DefAlign)</td></tr>
<tr class="separator:a7e65c85fd74449f473f541542825cdd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8faff5770ac9abcc38b6a74380aeeec5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a8faff5770ac9abcc38b6a74380aeeec5">getCorrespondingDRegAndLane</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="classunsigned.html">unsigned</a> SReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;Lane)</td></tr>
<tr class="separator:a8faff5770ac9abcc38b6a74380aeeec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf27cb591f496a632979c8ac607baf8c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#adf27cb591f496a632979c8ac607baf8c">getImplicitSPRUseForDPRUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classunsigned.html">unsigned</a> DReg, <a class="el" href="classunsigned.html">unsigned</a> Lane, <a class="el" href="classunsigned.html">unsigned</a> &amp;ImplicitSReg)</td></tr>
<tr class="separator:adf27cb591f496a632979c8ac607baf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ac0d783c80fd0f6ac590557c9d09bf5b4"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#ac0d783c80fd0f6ac590557c9d09bf5b4">EnableARM3Addr</a> (&quot;enable-arm-3-addr-conv&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable ARM 2-addr to 3-addr conv&quot;))</td></tr>
<tr class="separator:ac0d783c80fd0f6ac590557c9d09bf5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bb217193a5d63a232f9708683397a2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a66bb217193a5d63a232f9708683397a2">WidenVMOVS</a> (&quot;widen-vmovs&quot;, cl::Hidden, cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Widen ARM vmovs to vmovd when possible&quot;))</td></tr>
<tr class="separator:a66bb217193a5d63a232f9708683397a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ef99d0c38ffb09797db37080cad260"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a19ef99d0c38ffb09797db37080cad260">SwiftPartialUpdateClearance</a> (&quot;swift-partial-update-clearance&quot;, cl::Hidden, cl::init(12), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Clearance before partial register updates&quot;))</td></tr>
<tr class="separator:a19ef99d0c38ffb09797db37080cad260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97de685f215df81fe66267171364ab6b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a97de685f215df81fe66267171364ab6b">ARM_MLxTable</a> []</td></tr>
<tr class="separator:a97de685f215df81fe66267171364ab6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6282aa121bbcfb3d8a25be63c0b3dc33"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ARMBaseInstrInfo_8cpp.html#a6282aa121bbcfb3d8a25be63c0b3dc33">AddSubFlagsOpcodeMap</a> []</td></tr>
<tr class="separator:a6282aa121bbcfb3d8a25be63c0b3dc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;arm-instrinfo&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00043">43</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00045">45</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="ARMBaseInstrInfo_8cpp.html#a9716711ecfa12e9b08bf9bca20b52429">ARMExeDomain</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429afbe482a8b25c7219e7cf97a031e42eb0"></a>ExeGeneric</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429a15d6a46113ff3279d6a41d41c6f57e01"></a>ExeVFP</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a9716711ecfa12e9b08bf9bca20b52429a38642eed189597cd4b0c90fe46f2bcd2"></a>ExeNEON</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04111">4111</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a7e65c85fd74449f473f541542825cdd8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int adjustDefLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td>
          <td class="paramname"><em>DefMCID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefAlign</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Return the number of cycles to add to (or subtract from) the static itinerary based on the def opcode and alignment. The caller will ensure that adjusted latency is at least one cycle. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03432">3432</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00416">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00185">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00292">llvm::ARMSubtarget::isCortexA7()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00293">llvm::ARMSubtarget::isCortexA8()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00298">llvm::ARMSubtarget::isLikeA9()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00296">llvm::ARMSubtarget::isSwift()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00037">llvm::ARM_AM::sub</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03613">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="afd2f252f9fc7d4ae9a5d7ec3da07a54b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* canFoldIntoMOVCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Identify instructions that can be folded into a MOVCC instruction, and return the defining instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01781">1781</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MachineOperand_8h_source.html#l00239">llvm::MachineOperand::isCPI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00237">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00243">llvm::MachineOperand::isJTI()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00469">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01366">llvm::MachineInstr::isSafeToMove()</a>, <a class="el" href="MachineOperand_8h_source.html#l00314">llvm::MachineOperand::isTied()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00291">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01840">llvm::ARMBaseInstrInfo::optimizeSelect()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c263d194af0af601f8fe37e10f1ea74"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> duplicateCPV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>CPI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Create a copy of a const pool value. Update CPI to the new index and return the label UID. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01344">1344</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00034">llvm::ARMCP::CPBlockAddress</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00035">llvm::ARMCP::CPLSDA</a>, <a class="el" href="ARMConstantPoolValue_8h_source.html#l00032">llvm::ARMCP::CPValue</a>, <a class="el" href="ARMConstantPoolValue_8cpp_source.html#l00127">llvm::ARMConstantPoolConstant::Create()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00214">llvm::ARMFunctionInfo::createPICLabelUId()</a>, <a class="el" href="MachineFunction_8h_source.html#l00206">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00928">llvm::MachineConstantPool::getConstantPoolIndex()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00164">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="Function_8cpp_source.html#l00214">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00249">llvm::MachineFunction::getInfo()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01416">llvm::ARMBaseInstrInfo::duplicate()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01388">llvm::ARMBaseInstrInfo::reMaterialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a69905d1272d640d4bd54212ab54beaa0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* getBundledDefMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Dist</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03377">3377</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03613">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a069e150acc88aaa0d93efc5a11b14de3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* getBundledUseMI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>UseIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Dist</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03400">3400</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00234">llvm::MachineBasicBlock::instr_end()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03613">llvm::ARMBaseInstrInfo::getOperandLatency()</a>.</p>

</div>
</div>
<a class="anchor" id="a8faff5770ac9abcc38b6a74380aeeec5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getCorrespondingDRegAndLane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Lane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04151">4151</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00466">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04210">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="adf27cb591f496a632979c8ac607baf8c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> getImplicitSPRUseForDPRUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Lane</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>ImplicitSReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getImplicitSPRUseForDPRUse - Given a use of a DPR register and lane, set ImplicitSReg to a register number that must be marked as implicit-use or zero if no register needs to be defined as implicit-use.</p>
<p>If the function cannot determine if an SPR should be marked implicit use or not, it returns false.</p>
<p>This function handles cases where an instruction is being modified from taking an SPR to a DPR[Lane]. A use of the DPR is being added, which may conflict with an earlier def of an SPR corresponding to DPR<a href="i.e. the other
lane of the DPR">Lane^1</a>.</p>
<p>If the other SPR is defined, an implicit-use of it should be added. Else, (including the case where the DPR itself is defined), it should not. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04181">4181</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8cpp_source.html#l01131">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="MachineInstr_8h_source.html#l00871">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">llvm::MCRegisterInfo::getSubReg()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00619">llvm::MachineBasicBlock::LQR_Live</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00623">llvm::MachineBasicBlock::LQR_Unknown</a>, and <a class="el" href="MachineInstr_8h_source.html#l00840">llvm::MachineInstr::readsRegister()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04210">llvm::ARMBaseInstrInfo::setExecutionDomain()</a>.</p>

</div>
</div>
<a class="anchor" id="a6629ec6bb6d754c9fc7132f69a6a45ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classunsigned.html">unsigned</a> getNumMicroOpsSwiftLdSt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02722">2722</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00413">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00416">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00419">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00450">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MachineInstr_8h_source.html#l00276">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00231">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00621">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00037">llvm::ARM_AM::sub</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02977">llvm::ARMBaseInstrInfo::getNumMicroOps()</a>.</p>

</div>
</div>
<a class="anchor" id="a78f76da5e042c72f0e78b114d0e365d2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> getSwappedCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td>
          <td class="paramname"><em>CC</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getSwappedCondition - assume the flags are set by MI(a,b), return the condition code if we modify the instructions such that flags are set by MI(b,a). </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02307">2307</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::AL</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00030">llvm::ARMCC::EQ</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::GE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::GT</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::HI</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::HS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::LE</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::LO</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::LS</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::LT</a>, and <a class="el" href="ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::NE</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="ae55e10788420a585d13dbf0ba8d9ef66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isAnySubRegLive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01980">1980</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8cpp_source.html#l01131">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00622">llvm::MachineBasicBlock::LQR_Dead</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01989">llvm::tryFoldSPUpdateIntoPushPop()</a>.</p>

</div>
</div>
<a class="anchor" id="a764cb90fb642596a4e929931eeea5508"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isCPSRDefined </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00521">521</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00309">llvm::MachineInstr::operands()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00528">isEligibleForITBlock()</a>.</p>

</div>
</div>
<a class="anchor" id="a70f4425ddecde73ce7618b5513220ba4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isEligibleForITBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00528">528</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00521">isCPSRDefined()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">llvm::ARMBaseInstrInfo::isPredicable()</a>.</p>

</div>
</div>
<a class="anchor" id="a3384fe4d7439c43ce831ee300a4d522b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isRedundantFlagInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>CmpI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>ImmValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>OI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isRedundantFlagInstr - check whether the first instruction, whose only purpose is to update flags, can be made redundant. CMPrr can be made redundant by SUBrr if the operands are the same. CMPri can be made redundant by SUBri if the operands are the same. This function can be extended later on. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02328">2328</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a33a0d1999c0408a2ca70902db420c596"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classbool.html">bool</a> isSuitableForMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>CommonUse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>isSuitableForMask - Identify a suitable 'and' instruction that operates on the given source register and applies the same mask as a 'tst' instruction. Provide a limited look-through for copies. When successful, MI will hold the found instruction. </p>

<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02279">2279</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>References <a class="el" href="X86ISelDAGToDAG_8cpp_source.html#l01586">AND</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8h_source.html#l00407">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00280">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00120">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02359">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a6282aa121bbcfb3d8a25be63c0b3dc33"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structAddSubFlagsOpcodePair.html">AddSubFlagsOpcodePair</a> AddSubFlagsOpcodeMap[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  {ARM::ADDSri, ARM::ADDri},</div>
<div class="line">  {ARM::ADDSrr, ARM::ADDrr},</div>
<div class="line">  {ARM::ADDSrsi, ARM::ADDrsi},</div>
<div class="line">  {ARM::ADDSrsr, ARM::ADDrsr},</div>
<div class="line"></div>
<div class="line">  {ARM::SUBSri, ARM::SUBri},</div>
<div class="line">  {ARM::SUBSrr, ARM::SUBrr},</div>
<div class="line">  {ARM::SUBSrsi, ARM::SUBrsi},</div>
<div class="line">  {ARM::SUBSrsr, ARM::SUBrsr},</div>
<div class="line"></div>
<div class="line">  {ARM::RSBSri, ARM::RSBri},</div>
<div class="line">  {ARM::RSBSrsi, ARM::RSBrsi},</div>
<div class="line">  {ARM::RSBSrsr, ARM::RSBrsr},</div>
<div class="line"></div>
<div class="line">  {ARM::t2ADDSri, ARM::t2ADDri},</div>
<div class="line">  {ARM::t2ADDSrr, ARM::t2ADDrr},</div>
<div class="line">  {ARM::t2ADDSrs, ARM::t2ADDrs},</div>
<div class="line"></div>
<div class="line">  {ARM::t2SUBSri, ARM::t2SUBri},</div>
<div class="line">  {ARM::t2SUBSrr, ARM::t2SUBrr},</div>
<div class="line">  {ARM::t2SUBSrs, ARM::t2SUBrs},</div>
<div class="line"></div>
<div class="line">  {ARM::t2RSBSri, ARM::t2RSBri},</div>
<div class="line">  {ARM::t2RSBSrs, ARM::t2RSBrs},</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01910">1910</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01937">llvm::convertAddSubFlagsOpcode()</a>.</p>

</div>
</div>
<a class="anchor" id="a97de685f215df81fe66267171364ab6b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structARM__MLxEntry.html">ARM_MLxEntry</a> ARM_MLxTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  </div>
<div class="line">  </div>
<div class="line">  { ARM::VMLAS,       ARM::VMULS,       ARM::VADDS,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSS,       ARM::VMULS,       ARM::VSUBS,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAD,       ARM::VMULD,       ARM::VADDD,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSD,       ARM::VMULD,       ARM::VSUBD,      <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLAS,      ARM::VNMULS,      ARM::VSUBS,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLSS,      ARM::VMULS,       ARM::VSUBS,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLAD,      ARM::VNMULD,      ARM::VSUBD,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VNMLSD,      ARM::VMULD,       ARM::VSUBD,      <span class="keyword">true</span>,   <span class="keyword">false</span> },</div>
<div class="line"></div>
<div class="line">  </div>
<div class="line">  { ARM::VMLAfd,      ARM::VMULfd,      ARM::VADDfd,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSfd,      ARM::VMULfd,      ARM::VSUBfd,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAfq,      ARM::VMULfq,      ARM::VADDfq,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLSfq,      ARM::VMULfq,      ARM::VSUBfq,     <span class="keyword">false</span>,  <span class="keyword">false</span> },</div>
<div class="line">  { ARM::VMLAslfd,    ARM::VMULslfd,    ARM::VADDfd,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLSslfd,    ARM::VMULslfd,    ARM::VSUBfd,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLAslfq,    ARM::VMULslfq,    ARM::VADDfq,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">  { ARM::VMLSslfq,    ARM::VMULslfq,    ARM::VSUBfq,     <span class="keyword">false</span>,  <span class="keyword">true</span>  },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00070">70</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00093">llvm::ARMBaseInstrInfo::ARMBaseInstrInfo()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04085">llvm::ARMBaseInstrInfo::isFpMLxInstruction()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0d783c80fd0f6ac590557c9d09bf5b4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; EnableARM3Addr(&quot;enable-arm-3-addr-conv&quot;, cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable ARM 2-addr to 3-addr conv&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00126">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>.</p>

</div>
</div>
<a class="anchor" id="a19ef99d0c38ffb09797db37080cad260"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>&gt; SwiftPartialUpdateClearance(&quot;swift-partial-update-clearance&quot;, cl::Hidden, cl::init(12), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Clearance before partial register updates&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04416">llvm::ARMBaseInstrInfo::getPartialRegUpdateClearance()</a>.</p>

</div>
</div>
<a class="anchor" id="a66bb217193a5d63a232f9708683397a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;<a class="el" href="classbool.html">bool</a>&gt; WidenVMOVS(&quot;widen-vmovs&quot;, cl::Hidden, cl::init(<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Widen ARM vmovs to vmovd when possible&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01262">llvm::ARMBaseInstrInfo::expandPostRAPseudo()</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
