#ifndef XPU_ARCH_HEADER
#define XPU_ARCH_HEADER

#define XPU_ARCH___PARAMETERS_VH__           1
#define XPU_ARCH_ARRAY_NR_CELLS          16
#define XPU_ARCH_ACCELERATOR_ID          43
#define XPU_ARCH_NR_PARTIAL_MULTICELLS_PER_MULTICELL           2
#define XPU_ARCH_NR_CELLS_PER_PARTIAL_MULTICELL           2
#define XPU_ARCH_NR_CELLS_PER_MULTICELL           4
#define XPU_ARCH_NR_MULTICELLS           4
#define XPU_ARCH_DTE_FIFO_SIZE_NR_COMMANDS           8
#define XPU_ARCH_DTE_READY_COUNTER_NR_BITS           4
#define XPU_ARCH_ARRAY_CELL_MEM_SIZE        1024
#define XPU_ARCH_CONTROLLER_MEM_SIZE        1024
#define XPU_ARCH_CONTROLLER_INSTR_MEM_SIZE        2048
#define XPU_ARCH_CONTROLLER_ADDR_REG_NR_LOCATIONS           4
#define XPU_ARCH_CTRL_NR_LOOP_COUNTERS           4
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK           1
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_ROTATE           1
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_SHIFT           1
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_STACK           1
#define XPU_ARCH_RESOURCE_ARRAY_CELL_STACK_SIZE           4
#define XPU_ARCH_RESOURCE_CTRL_STACK_SIZE           4
#define XPU_ARCH_RESOURCE_CTRL_HAS_FLOATING_POINT           1
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT           1
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT           1
#define XPU_ARCH_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG           1
#define XPU_ARCH_RESOURCE_ARRAY_HAS_BW_SCAN_NET           1
#define XPU_ARCH_RESOURCE_ARRAY_HAS_REDUCE_NET           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_NOP           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_ADD           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_SUB           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_MIN           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_MAX           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_SPLIT           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_PERMUTE           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_AND           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_OR           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_XOR           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX           1
#define XPU_ARCH_IO_PROG_FIFO_POINTER_NR_BITS          10
#define XPU_ARCH_IO_PROG_FIFO_PRIMITIVE_TYPE 121390560208617634159420772
#define XPU_ARCH_IO_DATA_FIFO_POINTER_NR_BITS          10
#define XPU_ARCH_IO_DATA_FIFO_PRIMITIVE_TYPE 121390560208617634159420772
#define XPU_ARCH_RESOURCE_FEATURE_TESTING           1
#define XPU_ARCH_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES           1
#define XPU_ARCH_SHIFT_RIGHT_FIXED_AMOUNT           8
#define XPU_ARCH_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION           1
#define XPU_ARCH_NETWORK_SCAN_MODE_CONTINOUS_MEM_OUT           0
#define XPU_ARCH_NETWORK_SCAN_MODE_CONTINOUS_GLOBAL_SHIFT_REG           1
#define XPU_ARCH_NETWORK_SCAN_MODE_ONE_SHOT_MEM_OUT           2
#define XPU_ARCH_NETWORK_SCAN_MODE_ONE_SHOT_SHIFT_REG           3
#define XPU_ARCH_ARRAY_DECODE_LOCATION_CONTROLLER           1
#define XPU_ARCH_INSTR_OPCODE_NR_BITS_unguarded           5
#define XPU_ARCH_INSTR_OPERAND_NR_BITS_unguarded           3
#define XPU_ARCH_INSTR_VALUE_NR_BITS_unguarded          24
#define XPU_ARCH_DATA_SIZE          32
#define XPU_ARCH_DATA_SIZE_C          32
#define XPU_ARCH___PARAMETERS_HW_HASH_VH__ 00000001
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_byte3 46fa4b1f
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_byte2 360da9a4
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_byte1 3c262193
#define XPU_ARCH_HARDWARE_PARAMETERS_MD5_VALUE_byte0 294dc4cd
#define XPU_ARCH___PARAMETERS_simulation_VH__           1
#define XPU_ARCH_SIMULATION_TYPE_BEHAVIOURAL           1
#define XPU_ARCH_SIMULATION_FUNCTION_PERFORMED 121409116117146941664883572
#define XPU_ARCH_SIMULATION_TEST_NAME  499918271537
#define XPU_ARCH_SMALL_RECTANGLES_SIZE           1
#define XPU_ARCH_SIMULATION_GENERATE_NEW_PROGRAM_FILE           1
#define XPU_ARCH_SIMULATION_HAS_DATA_INPUT_FILE           1
#define XPU_ARCH_SIMULATION_HAS_FUNCTION_ARGUMENTS_FILE           1
#define XPU_ARCH_SIMULATION_GOLDEN_MODEL_CHECKS           0
#define XPU_ARCH_SIMULATION_NR_LINES_DATA_OUT_READ           1
#define XPU_ARCH_SIMULATION_NR_DATA_OUT_READ          16
#define XPU_ARCH_SIMULATION_TIMESCALE_TIME_UNIT           1
#define XPU_ARCH_SIMULATION_TIMESCALE_PRECISION           0
#define XPU_ARCH_SIMULATION_CLOCK_PERIOD          10
#define XPU_ARCH_SIMULATION_DRAIN_TIME_CLOCK_CYCLES         300
#define XPU_ARCH_SIMULATION_DRAIN_TIME_DATA_OUT_CLOCK_CYCLES        1024
#define XPU_ARCH_SIMULATION_EMERGENCY_STOP_CLOCK_CYCLES       10000
#define XPU_ARCH_SIMULATION_PRINTING           0
#define XPU_ARCH_SIMULATION_PRINT_CLOCK_CYCLES_PAUSE           1
#define XPU_ARCH_TB_PRINT_NR_NUMBERS_BEFORE_BAR           8
#define XPU_ARCH_PRINT_FINAL_DO_FINAL_PRINTING           0
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_CONTROLLER_MEMORY_FINAL        1024
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_ARRAY_MEMORY_FINAL        1024
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_PROGRAM_MEMORY        2048
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_INPUT_DATA_FIFOS        1024
#define XPU_ARCH_PRINT_FINAL_NR_VALUES_OUTPUT_DATA_FIFOS        1024
#define XPU_ARCH_PRINT_CONTINOUS           0
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_GENERAL_INFO           1
#define XPU_ARCH_PRINT_CONTINOUS_CTRL_FLAG_BITS           1
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_FLAG_BITS           1
#define XPU_ARCH_PRINT_CONTINOUS_CONTROLLER_ADDR_REGS           1
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_SCAN_NET_INFO           1
#define XPU_ARCH_PRINT_CONTINOUS_INSTRUCTION_INFO           0
#define XPU_ARCH_PRINT_CONTINOUS_FP_INFO_PART1           0
#define XPU_ARCH_PRINT_CONTINOUS_FP_INFO_PART2           0
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_FIFOS           0
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_PROGRAM_FIFO           1
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_DATA_IN_FIFO           1
#define XPU_ARCH_PRINT_CONTINOUS_XPU_IO_DATA_OUT_FIFO           1
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_IO_MONITORING           0
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_IO_MONITORING_PARTIAL_MULTICELL_LEVEL           1
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL           1
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_IO_MONITORING_ELEMCELL_LEVEL_IO_COMMAND           1
#define XPU_ARCH_PRINT_CONTINOUS_CONTROLLER_MEMORY_DATA           0
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_MEMORY_DATA           0
#define XPU_ARCH_PRINT_CONTINOUS_ARRAY_STACK           0
#define XPU_ARCH_PRINT_CONTINOUS_CTRL_STACK           0
#define XPU_ARCH_PRINT_CONTINOUS_CUSTOM_PRINT_CONTROLLER           0
#define XPU_ARCH_PRINT_CONTINOUS_CUSTOM_PRINT_ARRAY           0
#define XPU_ARCH_PRINT_CONTROLLER_MEMORY_START_CONTINOUS           0
#define XPU_ARCH_PRINT_CONTROLLER_MEMORY_STOP_CONTINOUS          20
#define XPU_ARCH_PRINT_ARRAY_MEMORY_START_CONTINOUS           0
#define XPU_ARCH_PRINT_ARRAY_MEMORY_STOP_CONTINOUS          10
#define XPU_ARCH_SIMULATION_FILE_PATH_BACKSTEPS 14292143842586997792885845551
#define XPU_ARCH_SIMULATION_FILE_PATH_BACKSTEPS 14292143842586997792885845551
#define XPU_ARCH___DEFINES_VH__           1
#define XPU_ARCH_LABELS_NR_MAX       64000
#define XPU_ARCH_LABELS_NR_BITS          17
#define XPU_ARCH_INSTR_OPCODE_NR_BITS           5
#define XPU_ARCH_INSTR_OPERAND_NR_BITS           3
#define XPU_ARCH_INSTR_VALUE_NR_BITS          24
#define XPU_ARCH_INSTR_NR_BITS          32
#define XPU_ARCH_DOUBLE_INSTR_NR_BITS          64
#define XPU_ARCH_ARRAY_INDEX_NR_BITS           4
#define XPU_ARCH_ARRAY_CELL_MEM_NR_BITS          10
#define XPU_ARCH_CONTROLLER_MEM_NR_BITS          10
#define XPU_ARCH_CONTROLLER_INSTR_MEM_NR_BITS          11
#define XPU_ARCH_CONTROLLER_LOOP_COUNTER_SELECTOR_NR_BITS           2
#define XPU_ARCH_ACTIVATION_COUNTER_NR_BITS           4
#define XPU_ARCH_ACTIVATION_COUNTER_SIZE          16
#define XPU_ARCH_IO_INTF_PROG_NR_BITS          32
#define XPU_ARCH_IO_INTERNAL_DATA_INTERFACE_NR_BITS          64
#define XPU_ARCH_IO_EXTERNAL_DATA_INTERFACE_NR_BITS          64
#define XPU_ARCH_IO_INTERNAL_DATA_INTERFACE_NR_INTERFACES           2
#define XPU_ARCH_DISTRIBUTE_NET_OUTER_MULTICELL_DEPTH           2
#define XPU_ARCH_DISTRIBUTE_NET_INNER_MULTICELL_DEPTH           1
#define XPU_ARCH_DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_DEPTH           1
#define XPU_ARCH_DISTRIBUTE_NET_OUTER_MULTICELL_NR_PIPELINE_REGS           2
#define XPU_ARCH_DISTRIBUTE_NET_INNER_MULTICELL_NR_PIPELINE_REGS           1
#define XPU_ARCH_DISTRIBUTE_NET_INNER_PARTIAL_MULTICELL_NR_PIPELINE_REGS           0
#define XPU_ARCH_DISTRIBUTE_NET_TOTAL_DEPTH           4
#define XPU_ARCH_DISTRIBUTE_NET_TOTAL_NR_PIPELINE_REGS           3
#define XPU_ARCH_IO_INTF_PROG_AXILITE_DATA_SIZE          32
#define XPU_ARCH_IO_INTF_PROG_AXILITE_ADDR_SIZE          16
#define XPU_ARCH_IO_INTF_DATA_AXISTREAM_DATA_SIZE          64
#define XPU_ARCH_ENDIANNESS_LITTLE_ENDIAN           0
#define XPU_ARCH_ENDIANNESS_BIG_ENDIAN           1
#define XPU_ARCH_IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_EXTERNAL           0
#define XPU_ARCH_IO_INTF_AXISTREAM_DATA_IN_ENDIANNESS_INTERNAL           0
#define XPU_ARCH_IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_INTERNAL           0
#define XPU_ARCH_IO_INTF_AXISTREAM_DATA_OUT_ENDIANNESS_EXTERNAL           0
#define XPU_ARCH_IO_INTF_AXILITE_ADDR_STEP           4
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_PROG_FIFO_IN_ADDR           0
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_INT_ACK_ADDR           4
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_REGS_SOFT_RESET_ADDR           8
#define XPU_ARCH_IO_INTF_AXILITE_WRITE_LAST_REG_ADDR           8
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_STATUS_REG_ADDR           8
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_PROGRAM_COUNTER_REG_ADDR          12
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_CYCLE_COUNTER_REG_ADDR          16
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_ACCELERATOR_ID_REG_ADDR          20
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_CONTROLLER_ACC_REG_ADDR          24
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_FIFO_PROG_DATA_COUNT_REG_ADDR          28
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_FIFO_DATA_IN_DATA_COUNT_REG_ADDR          32
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_FIFO_DATA_OUT_DATA_COUNT_REG_ADDR          36
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_byte3_REG_ADDR          40
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_byte2_REG_ADDR          44
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_byte1_REG_ADDR          48
#define XPU_ARCH_IO_INTF_AXILITE_READ_REGS_MD5_byte0_REG_ADDR          52
#define XPU_ARCH_IO_INTF_AXILITE_READ_LAST_REG_ADDR          52
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG0_ADDR         400
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG1_ADDR         404
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG2_ADDR         408
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG3_ADDR         412
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG4_ADDR         416
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG5_ADDR         420
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG6_ADDR         424
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG7_ADDR         428
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG8_ADDR         432
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG9_ADDR         436
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG10_ADDR         440
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG11_ADDR         444
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG12_ADDR         448
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG13_ADDR         452
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG14_ADDR         456
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG15_ADDR         460
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG16_ADDR         464
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG17_ADDR         468
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG18_ADDR         472
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG19_ADDR         476
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG20_ADDR         480
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG21_ADDR         484
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG22_ADDR         488
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG23_ADDR         492
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG24_ADDR         496
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG25_ADDR         500
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG26_ADDR         504
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG27_ADDR         508
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG28_ADDR         512
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_REG29_ADDR         516
#define XPU_ARCH_IO_INTF_AXILITE_READ_HARDWARE_CONFIG_REGS_LAST_REG_ADDR         516
#define XPU_ARCH_IO_INTF_AXILITE_NR_WRITE_REGS           3
#define XPU_ARCH_IO_INTF_AXILITE_NR_READ_REGS          11
#define XPU_ARCH_IO_INTF_AXILITE_NR_READ_HARDWARE_CONFIG_REGS          30
#define XPU_ARCH_XPU_INT_ACK_REG_INT_ACK_NR_BITS           1
#define XPU_ARCH_XPU_INT_ACK_REG_INT_ACK_LOC_LOWER           0
#define XPU_ARCH_XPU_INT_ACK_REG_INT_ACK_LOC_UPPER           0
#define XPU_ARCH_XPU_SOFT_RESET_REG_SOFT_RESET_NR_BITS           1
#define XPU_ARCH_XPU_SOFT_RESET_REG_SOFT_RESET_LOC_LOWER           0
#define XPU_ARCH_XPU_SOFT_RESET_REG_SOFT_RESET_LOC_UPPER           0
#define XPU_ARCH_XPU_STATUS_REG_NR_BITS          32
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_EMPTY_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_FULL_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_FULL_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_FULL_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_WAIT_ACK_NR_BITS           1
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_LOWER           0
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_EMPTY_LOC_UPPER           0
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_FULL_LOC_LOWER           1
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_FULL_LOC_UPPER           1
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_LOWER           2
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_EMPTY_LOC_UPPER           2
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_LOWER           3
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_FULL_LOC_UPPER           3
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_LOWER           4
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_EMPTY_LOC_UPPER           4
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_LOWER           5
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_FULL_LOC_UPPER           5
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER           6
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER           6
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_LOWER           7
#define XPU_ARCH_XPU_STATUS_REG_PROG_FIFO_PROGRAMMABLE_FULL_LOC_UPPER           7
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER           8
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER           8
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_LOWER           9
#define XPU_ARCH_XPU_STATUS_REG_DATA_IN_FIFO_PROGRAMMABLE_FULL_LOC_UPPER           9
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_LOWER          10
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_EMPTY_LOC_UPPER          10
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_LOWER          11
#define XPU_ARCH_XPU_STATUS_REG_DATA_OUT_FIFO_PROGRAMMABLE_FULL_LOC_UPPER          11
#define XPU_ARCH_XPU_STATUS_REG_WAIT_ACK_LOC_LOWER          12
#define XPU_ARCH_XPU_STATUS_REG_WAIT_ACK_LOC_UPPER          12
#define XPU_ARCH_XPU_STATUS_REG_OCCUPIED_NR_BITS          13
#define XPU_ARCH_XPU_STATUS_REG_PADDING_NEEDED_AMOUNT          19
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_FIFO_SIZE_NR_COMMANDS_LOC_UPPER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_LOC_LOWER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_DTE_READY_COUNTER_NR_BITS_LOC_UPPER          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_OCCUPIED_NR_BITS          16
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG3_PADDING_NEEDED_AMOUNT          16
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CONTROLLER_ADDR_REG_NR_LOCATIONS_LOC_UPPER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_LOWER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_CTRL_NR_LOOP_COUNTERS_LOC_UPPER          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_OCCUPIED_NR_BITS          16
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG7_PADDING_NEEDED_AMOUNT          16
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ADDR_REG_STACK_LOC_UPPER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_LOWER           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_ROTATE_LOC_UPPER           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_LOWER           2
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_LOC_UPPER           2
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_LOWER           3
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_STACK_LOC_UPPER           3
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_LOWER           4
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_CTRL_HAS_FLOATING_POINT_LOC_UPPER           4
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_LOWER           5
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_FLOATING_POINT_LOC_UPPER           5
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER           6
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_CELL_HAS_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER           6
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_LOWER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_RESOURCE_ARRAY_HAS_GLOBAL_SHIFT_REG_LOC_UPPER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_OCCUPIED_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG8_PADDING_NEEDED_AMOUNT          24
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_NR_BITS          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_ARRAY_CELL_STACK_SIZE_LOC_UPPER           9
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_NR_BITS          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_LOWER          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_RESOURCE_CTRL_STACK_SIZE_LOC_UPPER          19
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_OCCUPIED_NR_BITS          20
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG9_PADDING_NEEDED_AMOUNT          12
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_BW_SCAN_NET_LOC_UPPER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_LOWER           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_ARRAY_HAS_REDUCE_NET_LOC_UPPER           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_LOWER           2
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_ONLY_PERMUTE_LOC_UPPER           2
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_LOWER           3
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_NOP_LOC_UPPER           3
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_LOWER           4
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_ADD_LOC_UPPER           4
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_LOWER           5
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUB_LOC_UPPER           5
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_LOWER           6
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MIN_LOC_UPPER           6
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_LOWER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_MAX_LOC_UPPER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_LOWER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SPLIT_LOC_UPPER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_LOWER           9
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_PERMUTE_LOC_UPPER           9
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_LOWER          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_SUM_PREFIX_LOC_UPPER          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_LOWER          11
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_AND_LOC_UPPER          11
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_LOWER          12
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_OR_LOC_UPPER          12
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_LOWER          13
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_LOC_UPPER          13
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_LOWER          14
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_RESOURCE_NET_HAS_OPERATION_bitwise_XOR_PREFIX_LOC_UPPER          14
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_OCCUPIED_NR_BITS          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG10_PADDING_NEEDED_AMOUNT          17
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_PRIMITIVE_TYPE_LOC_UPPER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_LOWER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_USE_PRIMITIVE_LOC_UPPER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_LOWER           9
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_IO_PROG_FIFO_POINTER_NR_BITS_LOC_UPPER          16
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_OCCUPIED_NR_BITS          17
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG13_PADDING_NEEDED_AMOUNT          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_PRIMITIVE_TYPE_LOC_UPPER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_LOWER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_USE_PRIMITIVE_LOC_UPPER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_LOWER           9
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_IO_DATA_FIFO_POINTER_NR_BITS_LOC_UPPER          16
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_OCCUPIED_NR_BITS          17
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG14_PADDING_NEEDED_AMOUNT          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_NR_BITS          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_RESOURCE_FEATURE_TESTING_LOC_UPPER           9
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_NR_BITS          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_LOWER          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_GLOBAL_SHIFT_REG_LOOP_PIPELINE_STAGES_LOC_UPPER          19
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_NR_BITS          10
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_LOWER          20
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_SHIFT_RIGHT_FIXED_AMOUNT_LOC_UPPER          29
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_OCCUPIED_NR_BITS          30
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG16_PADDING_NEEDED_AMOUNT           2
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_NR_BITS           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_SCAN_MODE_SELECTION_LOC_UPPER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_NR_BITS           4
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_LOWER           1
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_RESOURCE_NETWORK_HAS_WHICH_SCAN_MODE_SELECTION_LOC_UPPER           4
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_LOWER           5
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_ARRAY_DECODE_LOCATION_LOC_UPPER          12
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_OCCUPIED_NR_BITS          13
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG17_PADDING_NEEDED_AMOUNT          19
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_NR_BITS          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_CONTROLLER_LOC_UPPER          14
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_NR_BITS          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_LOWER          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_DATA_SIZE_ARRAY_LOC_UPPER          29
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_OCCUPIED_NR_BITS          30
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG18_PADDING_NEEDED_AMOUNT           2
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_LOWER           0
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPCODE_NR_BITS_LOC_UPPER           7
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_LOWER           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_OPERAND_NR_BITS_LOC_UPPER          15
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_NR_BITS           8
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_LOWER          16
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_INSTR_VALUE_NR_BITS_LOC_UPPER          23
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_OCCUPIED_NR_BITS          24
#define XPU_ARCH_XPU_HARDWARE_CONFIG_REG19_PADDING_NEEDED_AMOUNT           8
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_TLAST_NR_BITS           1
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_DATA_BITS_NR_BITS          64
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_LOWER           0
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_TLAST_BITS_LOC_UPPER           0
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_LOWER           1
#define XPU_ARCH_IO_DATA_FIFO_DATA_OUT_DATA_BITS_LOC_UPPER          64
#define XPU_ARCH_IO_DATA_IN_FIFO_DATA_SIZE          64
#define XPU_ARCH_IO_DATA_OUT_FIFO_DATA_SIZE          65
#define XPU_ARCH_IO_DATA_FIFO_SIZE        1024
#define XPU_ARCH_IO_DATA_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE          10
#define XPU_ARCH_IO_DATA_FIFO_programable_FULL_THRESHOLD_PERCENTAGE          90
#define XPU_ARCH_IO_DATA_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE         102
#define XPU_ARCH_IO_DATA_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE         921
#define XPU_ARCH_IO_DATA_FIFO_programable_EMPTY_THRESHOLD         102
#define XPU_ARCH_IO_DATA_FIFO_programable_FULL_THRESHOLD         921
#define XPU_ARCH_IO_PROG_FIFO_DATA_SIZE          64
#define XPU_ARCH_IO_PROG_FIFO_SIZE        1024
#define XPU_ARCH_IO_PROG_FIFO_programable_EMPTY_THRESHOLD_PERCENTAGE          10
#define XPU_ARCH_IO_PROG_FIFO_programable_FULL_THRESHOLD_PERCENTAGE          90
#define XPU_ARCH_IO_PROG_FIFO_programable_EMPTY_THRESHOLD_DESIRED_VALUE         102
#define XPU_ARCH_IO_PROG_FIFO_programable_FULL_THRESHOLD_DESIRED_VALUE         921
#define XPU_ARCH_IO_PROG_FIFO_programable_EMPTY_THRESHOLD         102
#define XPU_ARCH_IO_PROG_FIFO_programable_FULL_THRESHOLD         921
#define XPU_ARCH_CONTROLLER_ADDR_REG_SELECTOR_NR_BITS           2
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_SIZE_unguarded           3
#define XPU_ARCH_CTRL_MEM_MEMCOM_OP_SIZE_unguarded           3
#define XPU_ARCH_CTRL_MEM_MEMCOM_SIZE           6
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_LOC_UPPER           5
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_LOC_LOWER           3
#define XPU_ARCH_CTRL_MEM_MEMCOM_OP_LOC_UPPER           2
#define XPU_ARCH_CTRL_MEM_MEMCOM_OP_LOC_LOWER           0
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_NONE 0
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_LOAD          1
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_STORE          2
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_ADDR_REG_LOAD          3
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE          4
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_LOAD_STORE_REG_ADD          5
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_LOAD_ADDR_REG_ADD          6
#define XPU_ARCH_CTRL_MEM_MEMCOM_CMD_MEM_STORE_ADDR_REG_ADD          7
#define XPU_ARCH_ARRAY_MEM_MEMCOM_SIZE_unguarded           2
#define XPU_ARCH_ARRAY_MEM_MEMCOM_SIZE           2
#define XPU_ARCH_ARRAY_MEM_MEMCOM_CMD_NONE 0
#define XPU_ARCH_ARRAY_MEM_MEMCOM_CMD_ABS_ADDR          1
#define XPU_ARCH_ARRAY_MEM_MEMCOM_CMD_REL_ADDR          2
#define XPU_ARCH_ARRAY_MEM_MEMCOM_CMD_REL_ADDR_and_INCREMENT          3
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_CMD_NONE           0
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_CMD_WRITE           1
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_CMD_DUPLICATE           2
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_CMD_POP           3
#define XPU_ARCH_ARRAY_MEM_ADDR_REG_NR_BITS           3
#define XPU_ARCH_ARRAY_CELL_STACK_BIDIRECTIONAL_SR_SIZE           2
#define XPU_ARCH_ARRAY_STACK_CMD_POP0_PUSH0           0
#define XPU_ARCH_ARRAY_STACK_CMD_POP1_PUSH0           1
#define XPU_ARCH_ARRAY_STACK_CMD_POP0_PUSH1           2
#define XPU_ARCH_ARRAY_STACK_CMD_POP1_PUSH1           3
#define XPU_ARCH_ARRAY_STACK_CMD_POP2_PUSH1           4
#define XPU_ARCH_ARRAY_STACK_CMD_POP2_PUSH2           5
#define XPU_ARCH_ARRAY_STACK_NR_CMD           6
#define XPU_ARCH_ARRAY_STACK_CMD_SIZE           4
#define XPU_ARCH_CTRL_STACK_BIDIRECTIONAL_SR_SIZE           2
#define XPU_ARCH_CTRL_STACK_CMD_POP0_PUSH0           0
#define XPU_ARCH_CTRL_STACK_CMD_POP1_PUSH0           1
#define XPU_ARCH_CTRL_STACK_CMD_POP0_PUSH1           2
#define XPU_ARCH_CTRL_STACK_CMD_POP1_PUSH1           3
#define XPU_ARCH_CTRL_STACK_CMD_POP2_PUSH1           4
#define XPU_ARCH_CTRL_STACK_CMD_POP2_PUSH2           5
#define XPU_ARCH_CTRL_STACK_NR_CMD           6
#define XPU_ARCH_CTRL_STACK_CMD_SIZE           4
#define XPU_ARCH_ISA_stack_operations_CTL_val_POP           0
#define XPU_ARCH_ISA_stack_operations_CTL_val_DUPLICATE           1
#define XPU_ARCH_ISA_stack_operations_CTL_val_OVER           2
#define XPU_ARCH_ISA_stack_operations_CTL_val_SWAP           3
#define XPU_ARCH_ISA_stack_operations_CTL_val_LOAD_LAYRER1           4
#define XPU_ARCH_ISA_stack_operations_CTL_val_nr_bits           4
#define XPU_ARCH_ISA_stack_operations_CTL_val_LOC_UPPER           3
#define XPU_ARCH_ISA_stack_operations_CTL_val_LOC_LOWER           0
#define XPU_ARCH_CTRL_CARRY_NOP           0
#define XPU_ARCH_CTRL_CARRY_ARITHMETIC           1
#define XPU_ARCH_CTRL_CARRY_SHIFT           2
#define XPU_ARCH_CTRL_CARRY_NR           2
#define XPU_ARCH_CTRL_CARRY_NR_BITS           2
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_ADD           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_XOR           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_OPERATIONS           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_OPERATIONS           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_bitwise_OPERATIONS           1
#define XPU_ARCH_RESOURCE_NET_HAS_OPERATION_PERMUTE           1
#define XPU_ARCH_NET_HAS_PREFIX_OPERATIONS           1
#define XPU_ARCH_NET_HAS_PREFIX_OPERATIONS           1
#define XPU_ARCH_NET_RESOURCE_NEED_FULL_NET           1
#define XPU_ARCH_NET_RESOURCE_NEED_FULL_NET           1
#define XPU_ARCH_NET_RESOURCE_NEED_FULL_NET           1
#define XPU_ARCH_NET_HAS_OPERATION_NOP           1
#define XPU_ARCH_NET_HAS_OPERATION_NOP           1
#define XPU_ARCH_NET_HAS_OPERATION_ADD           1
#define XPU_ARCH_NET_HAS_OPERATION_ADD           1
#define XPU_ARCH_NET_HAS_OPERATION_SUB           1
#define XPU_ARCH_NET_HAS_OPERATION_SUB           1
#define XPU_ARCH_NET_HAS_OPERATION_MIN           1
#define XPU_ARCH_NET_HAS_OPERATION_MIN           1
#define XPU_ARCH_NET_HAS_OPERATION_MAX           1
#define XPU_ARCH_NET_HAS_OPERATION_MAX           1
#define XPU_ARCH_NET_HAS_OPERATION_SPLIT           1
#define XPU_ARCH_NET_HAS_OPERATION_SPLIT           1
#define XPU_ARCH_NET_HAS_OPERATION_PERMUTE           1
#define XPU_ARCH_NET_HAS_OPERATION_PERMUTE           1
#define XPU_ARCH_NET_HAS_OPERATION_SUM_PREFIX           1
#define XPU_ARCH_NET_HAS_OPERATION_SUM_PREFIX           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_AND           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_AND           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_OR           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_OR           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_XOR           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_XOR           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_XOR_PREFIX           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_XOR_PREFIX           1
#define XPU_ARCH_NETWORK_NR_OPERATIONS          11
#define XPU_ARCH_NETWORK_WIDTH           8
#define XPU_ARCH_NETWORK_NR_INPUTS          16
#define XPU_ARCH_NETWORK_DEPTH           7
#define XPU_ARCH_SCAN_NET_DEPTH           7
#define XPU_ARCH_REDUCE_NET_DEPTH           4
#define XPU_ARCH_NETWORK_SCAN_ENABLE_SIZE           4
#define XPU_ARCH_NETWORK_BW_BITS_SIZE           7
#define XPU_ARCH_NETWORK_NR_OPCODE_BITS           4
#define XPU_ARCH_NETWORK_NR_OPCODES          11
#define XPU_ARCH_NETWORK_SCAN_MODE_CONTINOUS_LOAD_MEM_OUT           0
#define XPU_ARCH_NETWORK_SCAN_MODE_CONTINOUS_LOAD_SHIFT_REG           1
#define XPU_ARCH_NETWORK_SCAN_MODE_ONE_SHOT_LOAD_MEM_OUT           2
#define XPU_ARCH_NETWORK_SCAN_MODE_ONE_SHOT_LOAD_SHIFT_REG           3
#define XPU_ARCH_NETWORK_SCAN_MODES           4
#define XPU_ARCH_NETWORK_SCAN_MODES_NR_BITS           3
#define XPU_ARCH_NETWORK_CELL_TYPE_PERMUTE_SPLIT           0
#define XPU_ARCH_NETWORK_CELL_TYPE_REDUCE_W_LEFT_ZERO           1
#define XPU_ARCH_NETWORK_CELL_TYPE_REDUCE_W_LEFT_ONE           2
#define XPU_ARCH_NETWORK_CELL_TYPE_PREFIX_SPECIAL           3
#define XPU_ARCH_NETWORK_CELL_TYPE_ONLY_PERMUTE           4
#define XPU_ARCH_NETWORK_OP_NOP           0
#define XPU_ARCH_NETWORK_OP_ADD           1
#define XPU_ARCH_NETWORK_OP_SUB           2
#define XPU_ARCH_NETWORK_OP_MIN           3
#define XPU_ARCH_NETWORK_OP_MAX           4
#define XPU_ARCH_NETWORK_OP_SPLIT           5
#define XPU_ARCH_NETWORK_OP_PERMUTE           6
#define XPU_ARCH_NETWORK_OP_bitwise_OR           7
#define XPU_ARCH_NETWORK_OP_bitwise_AND           8
#define XPU_ARCH_NETWORK_OP_bitwise_XOR           9
#define XPU_ARCH_NETWORK_OP_SUM_PREFIX           1
#define XPU_ARCH_NETWORK_OP_bitwise_XOR_PREFIX           9
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_ROTATE           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_SCANOUT           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_SCANOUT           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_ROT_SH_OUT           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_ROT_SH_OUT           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_STACK_LAYER1           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_STACK_LAYER1           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_FLOATING_POINT           1
#define XPU_ARCH_HAS_ARRAY_CELL_OPSEL_sel_FLOATING_POINT           1
#define XPU_ARCH_ARRAY_CARRY_NOP           0
#define XPU_ARCH_ARRAY_CARRY_ARITHMETIC           1
#define XPU_ARCH_ARRAY_CARRY_SHIFT           2
#define XPU_ARCH_ARRAY_CARRY_NR           2
#define XPU_ARCH_ARRAY_CARRY_NR_BITS           2
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_CARRY           0
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_ZERO           1
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_ACCMSB           2
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_NR           3
#define XPU_ARCH_ARRAY_CELL_SHIFT_MSBSEL_NR_BITS           3
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_MEMOUT           0
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_DISTRVALUE           1
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_INDEX           2
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_SHR1           3
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_GLOBAL_SHIFT_REG           4
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_SCANOUT           5
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_ROT_SH_OUT           6
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_STACK_LAYER1           7
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_SHR_FIXED_AMOUNT           8
#define XPU_ARCH_ARRAY_CELL_OPSEL_sel_FLOAT_MANTISSA           9
#define XPU_ARCH_ARRAY_CELL_OPSEL_NR_OPSEL          10
#define XPU_ARCH_ARRAY_CELL_OPSEL_NR_BITS           5
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NR_BITS_unguarded           3
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NR_BITS           3
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_UPPER           2
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NR_BITS_LOC_LOWER           0
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_NO           0
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_ACC           1
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrAdd_ACC           2
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrLoad_DISTR_VAL           3
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrRegCmdDuplicate           4
#define XPU_ARCH_ARRAY_CELL_COMMAND_addrRegCmdPOP           5
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_MUTLICELL           1
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_MUTLICELL           1
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_PARTIAL_MULTICELL           1
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_PARTIAL_MULTICELL           1
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_ELEM_CELL           1
#define XPU_ARCH_ARRAY_DECODE_LOCATION_in_or_pre_ELEM_CELL           1
#define XPU_ARCH_HAS_CTRL_OPSEL_sel_FLOATING_POINT           1
#define XPU_ARCH_HAS_CTRL_OPSEL_sel_FLOATING_POINT           1
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_CARRY           0
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_ZERO           1
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_ACCMSB           2
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_NR           3
#define XPU_ARCH_CTRL_SHIFT_MSBSEL_NR_BITS           3
#define XPU_ARCH_CTRL_OPSEL_sel_MEMOUT           0
#define XPU_ARCH_CTRL_OPSEL_sel_REDUCTIONOUT           1
#define XPU_ARCH_CTRL_OPSEL_sel_ADDR_REG           2
#define XPU_ARCH_CTRL_OPSEL_sel_SCALAR           3
#define XPU_ARCH_CTRL_OPSEL_sel_ACC_and_SCALAR           4
#define XPU_ARCH_CTRL_OPSEL_sel_PROG           5
#define XPU_ARCH_CTRL_OPSEL_sel_LOOP_COUNTER_DECREMENT           6
#define XPU_ARCH_CTRL_OPSEL_sel_SHR1           7
#define XPU_ARCH_CTRL_OPSEL_sel_ZERO           8
#define XPU_ARCH_CTRL_OPSEL_sel_ROT_SH_OUT           9
#define XPU_ARCH_CTRL_OPSEL_sel_STACK_LAYER1          10
#define XPU_ARCH_CTRL_OPSEL_sel_SHR_FIXED_AMOUNT          11
#define XPU_ARCH_CTRL_OPSEL_sel_FLOAT_MANTISSA          12
#define XPU_ARCH_CTRL_OPSEL_NR_OPSEL          13
#define XPU_ARCH_CTRL_OPSEL_NR_BITS           5
#define XPU_ARCH_INSTR_VALUE_LOC_UPPER          23
#define XPU_ARCH_INSTR_VALUE_LOC_LOWER           0
#define XPU_ARCH_INSTR_OPERAND_LOC_UPPER          26
#define XPU_ARCH_INSTR_OPERAND_LOC_LOWER          24
#define XPU_ARCH_INSTR_OPCODE_LOC_UPPER          31
#define XPU_ARCH_INSTR_OPCODE_LOC_LOWER          27
#define XPU_ARCH_INSTR_VALUE_LOC_START          23
#define XPU_ARCH_INSTR_OPERAND_LOC_START          27
#define XPU_ARCH_INSTR_OPCODE_LOC_START          32
#define XPU_ARCH_INSTR_ARRAY_OPERAND_LOC_UPPER           2
#define XPU_ARCH_INSTR_ARRAY_OPERAND_LOC_LOWER           0
#define XPU_ARCH_INSTR_ARRAY_OPCODE_LOC_UPPER           7
#define XPU_ARCH_INSTR_ARRAY_OPCODE_LOC_LOWER           3
#define XPU_ARCH_INSTR_ARRAY_LOC_UPPER          31
#define XPU_ARCH_INSTR_ARRAY_LOC_LOWER           0
#define XPU_ARCH_INSTR_CONTROLLER_LOC_UPPER          63
#define XPU_ARCH_INSTR_CONTROLLER_LOC_LOWER          32
#define XPU_ARCH_INSTR_TRANSFER_ARRAY_MEM_IN           0
#define XPU_ARCH_INSTR_TRANSFER_ARRAY_MEM_OUT_w_RESULT_READY           1
#define XPU_ARCH_INSTR_TRANSFER_ARRAY_MEM_OUT_wo_RESULT_READY           2
#define XPU_ARCH_INSTR_TRANSFER_CTRL_MEM_IN           3
#define XPU_ARCH_INSTR_TRANSFER_CTRL_MEM_OUT_w_RESULT_READY           4
#define XPU_ARCH_INSTR_TRANSFER_CTRL_MEM_OUT_wo_RESULT_READY           5
#define XPU_ARCH_INSTR_TRANSFER_VALUE_NR_BITS           4
#define XPU_ARCH_INSTR_TRANSFER_VALUE_LOC_UPPER           3
#define XPU_ARCH_INSTR_TRANSFER_VALUE_LOC_LOWER           0
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_ACTIVATE           0
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_WHERE           1
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_ELSEWHERE           2
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_ENDWHERE           3
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_DONT_CARE           0
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENZERO           0
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHEREZERO           1
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENCARRY           2
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERECARRY           3
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERESGN           4
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENSGN           5
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENFIRST           6
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHEREFIRST           7
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENNEXT           8
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENEXT           9
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHERENPREV          10
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_WHEREPREV          11
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_NR_BITS           3
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_NR_CONDITIONS          12
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_NR_BITS           5
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_LOC_UPPER           2
#define XPU_ARCH_INSTR_SPATIAL_SELECT_FUNCTION_LOC_LOWER           0
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_LOC_UPPER           7
#define XPU_ARCH_INSTR_SPATIAL_SELECT_WHERE_COND_LOC_LOWER           3
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_CC_START_W_HALT           0
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_CC_START_WO_HALT           1
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_CC_STOP           2
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_CC_RESET           3
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_NR_BITS           3
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_LOC_UPPER           2
#define XPU_ARCH_INSTR_MISC_TESTING_SEL_LOC_LOWER           0
#define XPU_ARCH_INSTR_SHIFT1_RIGHT           0
#define XPU_ARCH_INSTR_SHIFT1_RIGHT_CARRY           1
#define XPU_ARCH_INSTR_SHIFT1_RIGHT_ARITHMETIC           2
#define XPU_ARCH_INSTR_SHIFT_RIGHT_FIXED_AMOUNT           3
#define XPU_ARCH_INSTR_SHIFT_RIGHT_FIXED_AMOUNT_ARITHMETIC           4
#define XPU_ARCH_INSTR_FIXED_SHIFTING_NR_BITS           4
#define XPU_ARCH_INSTR_FIXED_SHIFTING_LOC_UPPER           3
#define XPU_ARCH_INSTR_FIXED_SHIFTING_LOC_LOWER           0
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_scanload           0
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_ixload           1
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_srload           2
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_srstore           3
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_insertio           4
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_redins           5
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_setdec           6
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_addrload           7
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_addrstore           8
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_addrstore_COP           9
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_set_loop_counter_value          10
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_set_addrreg_selector          11
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_array_addr_reg_stack_duplicate          12
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_array_addr_reg_stack_pop          13
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_NR_BITS           5
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_VALUE_NR_BITS          19
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_LOC_UPPER          23
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_LOC_LOWER          19
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_VALUE_LOC_UPPER          18
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_VALUE_LOC_LOWER           0
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_UPPER           2
#define XPU_ARCH_INSTR_MISC_STORE_LOAD_BR_VAL_REG_SEL_LOC_LOWER           0
#define XPU_ARCH_INSTR_GLOBAL_ROTATE_right           0
#define XPU_ARCH_INSTR_GLOBAL_ROTATE_left           1
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_right_WOB           2
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_right_WBZ           3
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_right_WBH           4
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_left_WOB           5
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_left_WBZ           6
#define XPU_ARCH_INSTR_GLOBAL_SHIFT_left_WBH           7
#define XPU_ARCH_INSTR_GLOBAL_LEFT_INS           8
#define XPU_ARCH_INSTR_GLOBAL_LEFT_RED_INS           9
#define XPU_ARCH_INSTR_GLOBAL_RIGHT_INS          10
#define XPU_ARCH_INSTR_GLOBAL_RIGHT_RED_INS          11
#define XPU_ARCH_INSTR_GLOBAL_NR_BITS           5
#define XPU_ARCH_INSTR_GLOBAL_LOC_UPPER           4
#define XPU_ARCH_INSTR_GLOBAL_LOC_LOWER           0
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS_unguarded           5
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS_unguarded           5
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_AMOUNT_NR_BITS           5
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_NR_BITS           5
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS_unguarded           2
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_CTRL_BITS_NR_BITS           2
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_UPPER          23
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_DIRECTION_BIT_LOC_LOWER          23
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_UPPER          22
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_MODE_BIT_LOC_LOWER          22
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_UPPER          21
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SPLIT_POINT_LOC_LOWER          17
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_UPPER          16
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_SHIFT_AMOUNT_LOC_LOWER          12
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_CTRL_LOC_UPPER          23
#define XPU_ARCH_INSTR_SH_ROTATE_LOCAL_CTRL_LOC_LOWER          22
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_DONT_CARE 0
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_LEFT_SHIFT 0
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_RIGHT_SHIFT 2
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_LEFT_ROTATE 1
#define XPU_ARCH_INSTR_SH_ROT_CTRL_bits_RIGHT_ROTATE 3
#define XPU_ARCH_INSTR_SETSCAN_OPCODE_LOC_UPPER           3
#define XPU_ARCH_INSTR_SETSCAN_OPCODE_LOC_LOWER           0
#define XPU_ARCH_INSTR_SETSCAN_ADDR_MODE_LOC_UPPER           6
#define XPU_ARCH_INSTR_SETSCAN_ADDR_MODE_LOC_LOWER           4
#define XPU_ARCH_INSTR_JMP_FUNCTION_JMP           0
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRZ           1
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNZ           2
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRSGN           3
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNSGN           4
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRZDEC           5
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNZDEC           6
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRBOOL           7
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNBOOL           8
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCR           9
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNCR          10
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCR_delayed          11
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRNCR_delayed          12
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCMPVal          13
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCMPNVal          14
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCMPValDEC          15
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRCMPNValDEC          16
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValZ          17
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValNZ          18
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValSGN          19
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValNSGN          20
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValZDEC          21
#define XPU_ARCH_INSTR_JMP_FUNCTION_BRValNZDEC          22
#define XPU_ARCH_INSTR_JMP_FUNCTION_NR_FUNCTIONS          23
#define XPU_ARCH_INSTR_JMP_FUNCTION_NR_BITS_unguarded           6
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_NR_REGS           4
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS_unguarded           3
#define XPU_ARCH_INSTR_JMP_VALUE_NR_BITS_unguarded          15
#define XPU_ARCH_INSTR_JMP_FUNCTION_NR_BITS           6
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_NR_BITS           3
#define XPU_ARCH_INSTR_JMP_VALUE_NR_BITS          15
#define XPU_ARCH_INSTR_JMP_VALUE_LOC_UPPER          14
#define XPU_ARCH_INSTR_JMP_VALUE_LOC_LOWER           0
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_LOC_UPPER          17
#define XPU_ARCH_INSTR_JMP_FUNCTION_BR_w_VAL_LOC_LOWER          15
#define XPU_ARCH_INSTR_JMP_FUNCTION_LOC_UPPER          23
#define XPU_ARCH_INSTR_JMP_FUNCTION_LOC_LOWER          18
#define XPU_ARCH_INSTR_FLOAT_do_ACC_op_MANTREG           0
#define XPU_ARCH_INSTR_FLOAT_do_ACC_LOAD_W_SGN_INTEGER           1
#define XPU_ARCH_INSTR_FLOAT_do_EXP_ADJUST           2
#define XPU_ARCH_INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRAC           3
#define XPU_ARCH_INSTR_FLOAT_do_ACC_LOAD_SGN_EXP_FRACACC           4
#define XPU_ARCH_INSTR_FLOAT_do_ACC_LOAD_MANTREG           5
#define XPU_ARCH_INSTR_FLOAT_do_EXP_ADJUST_w_MEM_PRIOENC           6
#define XPU_ARCH_INSTR_FLOAT_NR_OPERATIONS           7
#define XPU_ARCH_INSTR_FLOAT_VALUE_NR_BITS           4
#define XPU_ARCH_DTE_NR_PARAMETERS_PER_COMMAND           4
#define XPU_ARCH_DTE_PARAM_FIFO_ADDR_NR_BITS           6
#define XPU_ARCH_DTE_PARAM_NR_BITS          32
#define XPU_ARCH_DTE_COLUMN_COUNTER_NR_BITS           4
#define XPU_ARCH_DTE_ADDR_NR_BITS          10
#define XPU_ARCH_DTE_PARAM_FIFO_SIZE          64
#define XPU_ARCH_DTE_CMD_REG_OPCODE_NR_BITS           5
#define XPU_ARCH_DTE_CMD_REG_VALUE_NR_BITS           4
#define XPU_ARCH_DTE_CMD_REG_VALUE_LOC_UPPER           3
#define XPU_ARCH_DTE_CMD_REG_VALUE_LOC_LOWER           0
#define XPU_ARCH_DTE_CMD_REG_OPCODE_LOC_UPPER           8
#define XPU_ARCH_DTE_CMD_REG_OPCODE_LOC_LOWER           4
#define XPU_ARCH_DTE_CMD_REG_NR_BITS           9
#define XPU_ARCH_DTE_STATE_IDLE           0
#define XPU_ARCH_DTE_STATE_LOAD_PARAMS           1
#define XPU_ARCH_DTE_STATE_WRITE_LINE           2
#define XPU_ARCH_DTE_STATE_REQ_WRITE           3
#define XPU_ARCH_DTE_STATE_WAIT_WR_ACK           4
#define XPU_ARCH_DTE_STATE_REQ_READ           5
#define XPU_ARCH_DTE_STATE_WAIT_RD_ACK           6
#define XPU_ARCH_DTE_STATE_READ_LINE           7
#define XPU_ARCH_DTE_STATE_WRITE_CTRL_MEM           8
#define XPU_ARCH_DTE_STATE_READ_CTRL_MEM           9
#define XPU_ARCH_DTE_STATE_READ_CTRL_MEM_PADDING          10
#define XPU_ARCH_DTE_STATE_NR_BITS           5
#define XPU_ARCH_DTE_CTRL_MEMCOM_CMD_NONE           0
#define XPU_ARCH_DTE_CTRL_MEMCOM_CMD_READ           1
#define XPU_ARCH_DTE_CTRL_MEMCOM_CMD_WRITE           2
#define XPU_ARCH_DTE_CTRL_MEMCOM_CMD_NR_BITS           3
#define XPU_ARCH_DSP48E1_INTERNAL_SHIFTER_SIZE          17
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_NR_BITS_unguarded          48
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_NR_BITS          48
#define XPU_ARCH_CTRL_RALU_DSP_NR_BITS_unguarded          48
#define XPU_ARCH_CTRL_RALU_DSP_NR_BITS          48
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_A_in_NR_BITS          30
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_B_in_NR_BITS          18
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_C_in_NR_BITS          48
#define XPU_ARCH_ARRAY_CELL_RALU_DSP_D_in_NR_BITS          25
#define XPU_ARCH_CTRL_RALU_DSP_A_in_NR_BITS          30
#define XPU_ARCH_CTRL_RALU_DSP_B_in_NR_BITS          18
#define XPU_ARCH_CTRL_RALU_DSP_C_in_NR_BITS          48
#define XPU_ARCH_CTRL_RALU_DSP_D_in_NR_BITS          25
#define XPU_ARCH_ARRAY_ALUCOM_SRC_NR_BITS           1
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_NR_BITS           3
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_NR_BITS           2
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_NR_BITS           2
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_NR_BITS           4
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_NR_BITS           1
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_NR_BITS           1
#define XPU_ARCH_ARRAY_OPMODE_NR_BITS           7
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_POS_UPPER           0
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_POS_LOWER           0
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_POS_UPPER           1
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_POS_LOWER           1
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_POS_UPPER           5
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_POS_LOWER           2
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_POS_UPPER           7
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_POS_LOWER           6
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_POS_UPPER           9
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_POS_LOWER           8
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_POS_UPPER          12
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_POS_LOWER          10
#define XPU_ARCH_ARRAY_ALUCOM_SRC_POS_UPPER          13
#define XPU_ARCH_ARRAY_ALUCOM_SRC_POS_LOWER          13
#define XPU_ARCH_ARRAY_ALUCOM_OPMODE_POS_UPPER          12
#define XPU_ARCH_ARRAY_ALUCOM_OPMODE_POS_LOWER           6
#define XPU_ARCH_ARRAY_ALUCOM_NR_BITS          14
#define XPU_ARCH_ARRAY_ALUCOM_SRC_OFF 0
#define XPU_ARCH_ARRAY_ALUCOM_SRC_ON 1
#define XPU_ARCH_ARRAY_ALUCOM_WSEL_out_0 0
#define XPU_ARCH_ARRAY_ALUCOM_WSEL_out_P 1
#define XPU_ARCH_ARRAY_ALUCOM_WSEL_out_RND 2
#define XPU_ARCH_ARRAY_ALUCOM_WSEL_out_C 3
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_0 0
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_PCIN 1
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_P 2
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_C 3
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_P_macc_extend 4
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_17bit_shift_PCIN 5
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_17bit_shift_P 6
#define XPU_ARCH_ARRAY_ALUCOM_ZSEL_out_ILLEGAL 7
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_out_0 0
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_out_M_with_xsel 1
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_out_48bff 2
#define XPU_ARCH_ARRAY_ALUCOM_YSEL_out_C 3
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_out_0 0
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_out_M_with_ysel 1
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_out_P 2
#define XPU_ARCH_ARRAY_ALUCOM_XSEL_out_AconcatB 3
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_ZpYpXpCIN  0
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_ZmYmXmCIN  3
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_nZpXpYpCIN  1
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_mZmXmYmCINm1  2
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_xor_Z  4
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nxor_Z  5
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_1  6
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_xor_Z_1  7
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_and_Z 12
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_and_nZ 13
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nand_Z 14
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_nX_or_Z 15
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_2  4
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_xor_Z_2  5
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_xor_Z_3  6
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nxor_Z_3  7
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_or_Z 12
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_or_nZ 13
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_X_nor_Z 14
#define XPU_ARCH_ARRAY_ALUCOM_ALUFUNC_nX_and_Z 15
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_ZERO 0
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_VALUE_ONE 1
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_VALUE 0
#define XPU_ARCH_ARRAY_ALUCOM_CR_IN_SELECT_PREV_CARRY 1
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_NR_BITS           3
#define XPU_ARCH_CTRL_ALUCOM_YSEL_NR_BITS           2
#define XPU_ARCH_CTRL_ALUCOM_XSEL_NR_BITS           2
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_NR_BITS           4
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_NR_BITS           1
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_NR_BITS           1
#define XPU_ARCH_CTRL_OPMODE_NR_BITS           7
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_POS_UPPER           0
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_POS_LOWER           0
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_POS_UPPER           1
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_POS_LOWER           1
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_POS_UPPER           5
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_POS_LOWER           2
#define XPU_ARCH_CTRL_ALUCOM_XSEL_POS_UPPER           7
#define XPU_ARCH_CTRL_ALUCOM_XSEL_POS_LOWER           6
#define XPU_ARCH_CTRL_ALUCOM_YSEL_POS_UPPER           9
#define XPU_ARCH_CTRL_ALUCOM_YSEL_POS_LOWER           8
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_POS_UPPER          12
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_POS_LOWER          10
#define XPU_ARCH_CTRL_ALUCOM_OPMODE_POS_UPPER          12
#define XPU_ARCH_CTRL_ALUCOM_OPMODE_POS_LOWER           6
#define XPU_ARCH_CTRL_ALUCOM_NR_BITS          13
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_0 0
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_PCIN 1
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_P 2
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_C 3
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_P_macc_extend 4
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_17bit_shift_PCIN 5
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_17bit_shift_P 6
#define XPU_ARCH_CTRL_ALUCOM_ZSEL_out_ILLEGAL 7
#define XPU_ARCH_CTRL_ALUCOM_YSEL_out_0 0
#define XPU_ARCH_CTRL_ALUCOM_YSEL_out_M_with_xsel 1
#define XPU_ARCH_CTRL_ALUCOM_YSEL_out_48bff 2
#define XPU_ARCH_CTRL_ALUCOM_YSEL_out_C 3
#define XPU_ARCH_CTRL_ALUCOM_XSEL_out_0 0
#define XPU_ARCH_CTRL_ALUCOM_XSEL_out_M_with_ysel 1
#define XPU_ARCH_CTRL_ALUCOM_XSEL_out_P 2
#define XPU_ARCH_CTRL_ALUCOM_XSEL_out_AconcatB 3
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_ZpYpXpCIN  0
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_ZmYmXmCIN  3
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_nZpXpYpCIN  1
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_mZmXmYmCINm1  2
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_xor_Z  4
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nxor_Z  5
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nxor_Z_1  6
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_xor_Z_1  7
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_and_Z 12
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_and_nZ 13
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nand_Z 14
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_nX_or_Z 15
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nxor_Z_2  4
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_xor_Z_2  5
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_xor_Z_3  6
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nxor_Z_3  7
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_or_Z 12
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_or_nZ 13
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_X_nor_Z 14
#define XPU_ARCH_CTRL_ALUCOM_ALUFUNC_nX_and_Z 15
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_ZERO 0
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_VALUE_ONE 1
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_VALUE 0
#define XPU_ARCH_CTRL_ALUCOM_CR_IN_SELECT_PREV_CARRY 1
#define XPU_ARCH_FLOAT_DATA_SIZE_NR_BITS          32
#define XPU_ARCH_FLOAT_SGN_NR_BITS           1
#define XPU_ARCH_FLOAT_EXPONENT_NR_BITS           8
#define XPU_ARCH_FLOAT_FRACTIONAL_NR_BITS          23
#define XPU_ARCH_FLOAT_MANTISSA_NR_BITS          24
#define XPU_ARCH_FLOAT_FRACTIONAL_LOC_UPPER          22
#define XPU_ARCH_FLOAT_FRACTIONAL_LOC_LOWER           0
#define XPU_ARCH_FLOAT_EXPONENT_LOC_UPPER          30
#define XPU_ARCH_FLOAT_EXPONENT_LOC_LOWER          23
#define XPU_ARCH_FLOAT_SGN_LOC_UPPER          31
#define XPU_ARCH_FLOAT_SGN_LOC_LOWER          31
#define XPU_ARCH_FLOAT_EXPONENT_REG_NR_BITS          10
#define XPU_ARCH_FLOAT_EXPONENT_REG_VALUE_LOC_UPPER           7
#define XPU_ARCH_FLOAT_EXPONENT_REG_VALUE_LOC_LOWER           0
#define XPU_ARCH_FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_UPPER           8
#define XPU_ARCH_FLOAT_EXPONENT_REG_OVERFLOW_DETECT_LOC_LOWER           8
#define XPU_ARCH_FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_UPPER           9
#define XPU_ARCH_FLOAT_EXPONENT_REG_UNDERFLOW_DETECT_LOC_LOWER           9
#define XPU_ARCH_FLOAT_OPERATION_ADD           0
#define XPU_ARCH_FLOAT_OPERATION_SUB           1
#define XPU_ARCH_FLOAT_OPERATION_MULT           2
#define XPU_ARCH_FLOAT_OPERATION_DIV           3
#define XPU_ARCH_FLOAT_OPERATIONS           4
#define XPU_ARCH_FLOAT_OPERATIONS_NR_BITS           3
#define XPU_ARCH_FLOAT_COMMAND_NOP           0
#define XPU_ARCH_FLOAT_COMMAND_ADD           1
#define XPU_ARCH_FLOAT_COMMAND_SUB           2
#define XPU_ARCH_FLOAT_COMMAND_MULT           3
#define XPU_ARCH_FLOAT_COMMAND_DIV           4
#define XPU_ARCH_FLOAT_COMMAND_ADD_SGN           5
#define XPU_ARCH_FLOAT_COMMAND_EXP_ADJUST           6
#define XPU_ARCH_FLOAT_COMMAND_COMP_RES           7
#define XPU_ARCH_FLOAT_COMMAND_MULT_EXP           8
#define XPU_ARCH_FLOAT_COMMAND_FIRST_MULT           9
#define XPU_ARCH_FLOAT_COMMAND_SECOND_MULT          10
#define XPU_ARCH_FLOAT_COMMAND_DIV_LOOP1          11
#define XPU_ARCH_FLOAT_COMMAND_DIV_LOOP2          12
#define XPU_ARCH_FLOAT_COMMAND_ACC_LOAD_MANT_REG          13
#define XPU_ARCH_FLOAT_COMMAND_do_ACC_op_MANTREG          14
#define XPU_ARCH_FLOAT_COMMAND_do_EXP_ADJUST_w_MEM_PRIOENC          15
#define XPU_ARCH_FLOAT_COMMAND_NR_BITS           5
#define XPU_ARCH_FLOAT_ARRAY_MANTISSA_SHIFT_AMOUNT_SIZE           5
#define XPU_ARCH_FLOAT_CTRL_MANTISSA_SHIFT_AMOUNT_SIZE           5
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_SIZE_unguarded           3
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_SIZE           3
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_SIZE           1
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_UPPER           0
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_DSP_carry_in_LOC_LOWER           0
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_alucom_SIZE           2
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_alucom_LOC_UPPER           2
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_alucom_LOC_LOWER           1
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_ADD 0
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_SUB 6
#define XPU_ARCH_FLOAT_EFFECTIVE_OPERATION_RSUB 3
#define XPU_ARCH_FLOAT_FLOAT_ALUCOM_SIZE           2
#define XPU_ARCH_FLOAT_ALLIGN_SIZE           5
#define XPU_ARCH_FLOAT_SGN_PLUS 0
#define XPU_ARCH_FLOAT_SGN_MINUS 1
#define XPU_ARCH_INSTR_FLOAT_FP_COMMAND_VALUE_LOC_UPPER           4
#define XPU_ARCH_INSTR_FLOAT_FP_COMMAND_VALUE_LOC_LOWER           0
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_ROTATE           1
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_SHIFT           1
#define XPU_ARCH_FLOAT_FIRST_MULT_NR_BITS          17
#define XPU_ARCH_FLOAT_SECOND_MULT_NR_BITS           6
#define XPU_ARCH_RESOURCE_ARRAY_CELL_HAS_ROTATE           1
#define XPU_ARCH_ARRAY_LOCAL_SHIFT_REG_BAR_DEFINITION           2
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_NOP           0
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_WO_BOOL           1
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_WO_BOOL           2
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_ZERO           3
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_ZERO           4
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_RIGHT_W_BOOL_HOLD           5
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_MOVE_LEFT_W_BOOL_HOLD           6
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_SRSTORE           7
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_NR_FUNCTIONS           8
#define XPU_ARCH_ARRAY_GLOBAL_SR_CMD_NR_BITS           4
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_DONT_CARE           0
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ROTATE           0
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_from_CTRL           1
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_INSERT_REDUCTION_out           2
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_ZERO           3
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_DONT_CARE           0
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ROTATE           0
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_from_CTRL           1
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_INSERT_REDUCTION_out           2
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_ZERO           3
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_FUNCTIONS           4
#define XPU_ARCH_ARRAY_GLOBAL_SR_RIGHT_CELL_SEL_NR_BITS           3
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_FUNCTIONS           4
#define XPU_ARCH_ARRAY_GLOBAL_SR_LEFT_CELL_SEL_NR_BITS           3
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_NR_BITS          32
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_STOP           0
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_W_HALT           1
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_RUN_WO_HALT           2
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_FUNCTIONS           3
#define XPU_ARCH_CTRL_CLOCK_CYCLE_COUNTER_STATE_NR_BITS           3
#define XPU_ARCH_RESOURCE_NET_NEEDS_ADD           1
#define XPU_ARCH_RESOURCE_NET_NEEDS_ADD           1
#define XPU_ARCH_RESOURCE_NET_NEEDS_SUB           1
#define XPU_ARCH_RESOURCE_NET_NEEDS_SUB           1
#define XPU_ARCH_RESOURCE_NET_NEEDS_SUB           1
#define XPU_ARCH_RESOURCE_NET_HAS_ADDER           1
#define XPU_ARCH_RESOURCE_NET_HAS_ADDER           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_OPERATIONS           1
#define XPU_ARCH_NET_HAS_OPERATION_bitwise_OPERATIONS           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_0           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_0_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_1           1
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_1_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_BITWISE           0
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_BITWISE           0
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_BITWISE           0
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_BITWISE_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_BITWISE           0
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_BITWISE_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_BITWISE_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_BITWISE           0
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_BITWISE           0
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_BITWISE           0
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX0_INPUT_ADDER           0
#define XPU_ARCH_NET_CELL_TYPE_0_NEED_MUX1_INPUT_ADDER           0
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX0_INPUT_ADDER           0
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_1_NEED_MUX1_INPUT_ADDER_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX0_INPUT_ADDER           0
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_2_NEED_MUX1_INPUT_ADDER_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX0_INPUT_ADDER_no_value           1
#define XPU_ARCH_NET_CELL_TYPE_3_NEED_MUX1_INPUT_ADDER           0
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX0_INPUT_ADDER           0
#define XPU_ARCH_NET_CELL_TYPE_4_NEED_MUX1_INPUT_ADDER           0
#define XPU_ARCH_NET_CELL_TYPE_0_MUX0_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_0_MUX0_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_0_MUX0_INPUT_ADDER_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_0_MUX0_INPUT_BITWISE_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_0_MUX1_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_0_MUX1_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_0_MUX1_INPUT_ADDER_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_0_MUX1_INPUT_BITWISE_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_1_MUX0_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_1_MUX0_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_1_MUX0_INPUT_ADDER_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_1_MUX0_INPUT_BITWISE_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_1_MUX1_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_1_MUX1_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_1_MUX1_INPUT_ADDER_SEL_VALUE           2
#define XPU_ARCH_NET_CELL_TYPE_1_MUX1_INPUT_BITWISE_SEL_VALUE           3
#define XPU_ARCH_NET_CELL_TYPE_2_MUX0_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_2_MUX0_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_2_MUX0_INPUT_ADDER_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_2_MUX0_INPUT_BITWISE_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_2_MUX1_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_2_MUX1_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_2_MUX1_INPUT_ADDER_SEL_VALUE           2
#define XPU_ARCH_NET_CELL_TYPE_2_MUX1_INPUT_BITWISE_SEL_VALUE           3
#define XPU_ARCH_NET_CELL_TYPE_3_MUX0_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_3_MUX0_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_3_MUX0_INPUT_ADDER_SEL_VALUE           2
#define XPU_ARCH_NET_CELL_TYPE_3_MUX0_INPUT_BITWISE_SEL_VALUE           3
#define XPU_ARCH_NET_CELL_TYPE_3_MUX1_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_3_MUX1_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_3_MUX1_INPUT_ADDER_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_3_MUX1_INPUT_BITWISE_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_4_MUX0_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_4_MUX0_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_4_MUX0_INPUT_ADDER_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_4_MUX0_INPUT_BITWISE_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_4_MUX1_INPUT_0_SEL_VALUE           0
#define XPU_ARCH_NET_CELL_TYPE_4_MUX1_INPUT_1_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_4_MUX1_INPUT_ADDER_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_4_MUX1_INPUT_BITWISE_SEL_VALUE           1
#define XPU_ARCH_NET_CELL_TYPE_0_NR_MUX0_INPUTS           2
#define XPU_ARCH_NET_CELL_TYPE_0_NR_MUX1_INPUTS           2
#define XPU_ARCH_NET_CELL_TYPE_1_NR_MUX0_INPUTS           2
#define XPU_ARCH_NET_CELL_TYPE_1_NR_MUX1_INPUTS           4
#define XPU_ARCH_NET_CELL_TYPE_2_NR_MUX0_INPUTS           2
#define XPU_ARCH_NET_CELL_TYPE_2_NR_MUX1_INPUTS           4
#define XPU_ARCH_NET_CELL_TYPE_3_NR_MUX0_INPUTS           4
#define XPU_ARCH_NET_CELL_TYPE_3_NR_MUX1_INPUTS           2
#define XPU_ARCH_NET_CELL_TYPE_4_NR_MUX0_INPUTS           2
#define XPU_ARCH_NET_CELL_TYPE_4_NR_MUX1_INPUTS           2
#define XPU_ARCH___01_ISA_V__           1
#define XPU_ARCH_ISA_val           0
#define XPU_ARCH_ISA_mab           1
#define XPU_ARCH_ISA_mrl           2
#define XPU_ARCH_ISA_mri           3
#define XPU_ARCH_ISA_cop           4
#define XPU_ARCH_ISA_stk           5
#define XPU_ARCH_ISA_mrc           6
#define XPU_ARCH_ISA_ctl           7
#define XPU_ARCH_ISA_global_SR           0
#define XPU_ARCH_ISA_addrinc           1
#define XPU_ARCH_ISA_last_common_instr_operand           1
#define XPU_ARCH_ISA_add           2
#define XPU_ARCH_ISA_addc           3
#define XPU_ARCH_ISA_sub           4
#define XPU_ARCH_ISA_rsub           5
#define XPU_ARCH_ISA_subc           6
#define XPU_ARCH_ISA_rsubc           7
#define XPU_ARCH_ISA_mult           8
#define XPU_ARCH_ISA_bwand           9
#define XPU_ARCH_ISA_bwor          10
#define XPU_ARCH_ISA_bwxor          11
#define XPU_ARCH_ISA_load          12
#define XPU_ARCH_ISA_store          13
#define XPU_ARCH_ISA_compare          14
#define XPU_ARCH_ISA_stack_store_pop          15
#define XPU_ARCH_ISA_stack_push_load          16
#define XPU_ARCH_ISA_swap_memacc          17
#define XPU_ARCH_ISA_fadd          18
#define XPU_ARCH_ISA_fsub          19
#define XPU_ARCH_ISA_fmult          20
#define XPU_ARCH_ISA_fdiv          21
#define XPU_ARCH_ISA_fmult_first          22
#define XPU_ARCH_ISA_fmult_second          23
#define XPU_ARCH_ISA_fdiv_loop1          24
#define XPU_ARCH_ISA_fdiv_loop2          25
#define XPU_ARCH_ISA_last_common_instr_val          25
#define XPU_ARCH_ISA_srcall          26
#define XPU_ARCH_ISA_search          27
#define XPU_ARCH_ISA_csearch          28
#define XPU_ARCH_ISA_insert          29
#define XPU_ARCH_ISA_send          26
#define XPU_ARCH_ISA_stack_operations           2
#define XPU_ARCH_ISA_misc_store_load           3
#define XPU_ARCH_ISA_rotate_local           4
#define XPU_ARCH_ISA_insval           5
#define XPU_ARCH_ISA_float           6
#define XPU_ARCH_ISA_right_fixed_shifting           7
#define XPU_ARCH_ISA_last_common_instr_CTL           7
#define XPU_ARCH_ISA_spatial_select           8
#define XPU_ARCH_ISA_setscan           9
#define XPU_ARCH_ISA_brshift          10
#define XPU_ARCH_ISA_delete          11
#define XPU_ARCH_ISA_jmp           8
#define XPU_ARCH_ISA_sendint           9
#define XPU_ARCH_ISA_misc_testing          10
#define XPU_ARCH_ISA_param          11
#define XPU_ARCH_ISA_prun          12
#define XPU_ARCH_ISA_pload          13
#define XPU_ARCH_ISA_trun          14
#define XPU_ARCH_ISA_waitmatw          15
#define XPU_ARCH_ISA_resready          16

#endif
