xload _0_0std_0_0cells_0_0AND2X1
box 0 0 40 52
label prboundary
box 33 20 34 23
paint ndiffusion
box 34 21 34 21
label "Y" right ndiffusion
box 33 33 34 36
paint pdiffusion
box 34 34 34 34
label "Y" right pdiffusion
box 35 12 36 15
paint polysilicon
box 36 13 36 13
label "_Y" right polysilicon
box 30 20 33 23
paint ndiffusion
box 31 21 31 21
label "Y" right ndiffusion
box 30 33 33 36
paint pdiffusion
box 31 34 31 34
label "Y" right pdiffusion
box 32 12 35 15
paint polysilicon
box 33 13 33 13
label "_Y" right polysilicon
box 27 15 36 16
paint polysilicon
box 28 16 28 16
label "_Y" right polysilicon
box 27 16 29 18
paint polysilicon
box 28 17 28 17
label "_Y" right polysilicon
box 29 18 34 20
paint ndiffusion
box 30 19 30 19
label "Y" right ndiffusion
box 29 20 30 23
paint ndiffusion
box 30 21 30 21
label "Y" right ndiffusion
box 29 23 34 24
paint ndiffusion
box 30 24 30 24
label "Y" right ndiffusion
box 26 19 27 22
paint ndiffusion
box 27 20 27 20
label "GND" right ndiffusion
box 29 31 34 33
paint pdiffusion
box 30 32 30 32
label "Y" right pdiffusion
box 29 33 30 36
paint pdiffusion
box 30 34 30 34
label "Y" right pdiffusion
box 29 36 34 39
paint pdiffusion
box 30 37 30 37
label "Y" right pdiffusion
box 26 33 27 36
paint pdiffusion
box 27 34 27 34
label "Vdd" right pdiffusion
box 27 39 29 41
paint polysilicon
box 28 40 28 40
label "_Y" right polysilicon
box 31 11 36 12
paint polysilicon
box 32 12 32 12
label "_Y" right polysilicon
box 27 12 32 15
paint polysilicon
box 28 13 28 13
label "_Y" right polysilicon
box 27 18 29 24
paint ntransistor
box 28 19 28 19
label "_Y" right ntransistor
box 23 19 26 22
paint ndiffusion
box 24 20 24 20
label "GND" right ndiffusion
box 27 24 29 31
paint polysilicon
box 28 25 28 25
label "_Y" right polysilicon
box 27 31 29 39
paint ptransistor
box 28 32 28 32
label "_Y" right ptransistor
box 23 33 26 36
paint pdiffusion
box 24 34 24 34
label "Vdd" right pdiffusion
box 20 5 22 8
paint polysilicon
box 21 6 21 6
label "A" right polysilicon
box 22 14 26 18
paint ndiffusion
box 23 15 23 15
label "GND" right ndiffusion
box 22 18 27 19
paint ndiffusion
box 23 19 23 19
label "GND" right ndiffusion
box 22 19 23 22
paint ndiffusion
box 23 20 23 20
label "GND" right ndiffusion
box 22 22 27 24
paint ndiffusion
box 23 23 23 23
label "GND" right ndiffusion
box 22 31 27 33
paint pdiffusion
box 23 32 23 32
label "Vdd" right pdiffusion
box 22 33 23 36
paint pdiffusion
box 23 34 23 34
label "Vdd" right pdiffusion
box 22 36 27 39
paint pdiffusion
box 23 37 23 37
label "Vdd" right pdiffusion
box 20 39 22 41
paint polysilicon
box 21 40 21 40
label "A" right polysilicon
box 17 5 20 8
paint polysilicon
box 18 6 18 6
label "A" right polysilicon
box 20 9 22 14
paint polysilicon
box 21 10 21 10
label "A" right polysilicon
box 20 14 22 24
paint ntransistor
box 21 15 21 15
label "A" right ntransistor
box 20 24 22 31
paint polysilicon
box 21 25 21 25
label "A" right polysilicon
box 20 31 22 39
paint ptransistor
box 21 32 21 32
label "A" right ptransistor
box 18 45 19 48
paint polysilicon
box 19 46 19 46
label "B" right polysilicon
box 16 4 22 5
paint polysilicon
box 17 5 17 5
label "A" right polysilicon
box 16 5 17 8
paint polysilicon
box 17 6 17 6
label "A" right polysilicon
box 16 8 22 9
paint polysilicon
box 17 9 17 9
label "A" right polysilicon
box 15 14 20 24
paint ndiffusion
box 12 17 13 20
paint ndiffusion
box 13 18 13 18
label "_Y" right ndiffusion
box 15 31 20 39
paint pdiffusion
box 16 32 16 32
label "_Y" right pdiffusion
box 12 33 13 36
paint pdiffusion
box 13 34 13 34
label "Vdd" right pdiffusion
box 15 45 18 48
paint polysilicon
box 16 46 16 46
label "B" right polysilicon
box 13 12 15 14
paint polysilicon
box 14 13 14 13
label "B" right polysilicon
box 13 14 15 24
paint ntransistor
box 14 15 14 15
label "B" right ntransistor
box 9 17 12 20
paint ndiffusion
box 10 18 10 18
label "_Y" right ndiffusion
box 13 24 15 31
paint polysilicon
box 14 25 14 25
label "B" right polysilicon
box 13 31 15 39
paint ptransistor
box 14 32 14 32
label "B" right ptransistor
box 9 33 12 36
paint pdiffusion
box 10 34 10 34
label "Vdd" right pdiffusion
box 13 39 15 44
paint polysilicon
box 14 40 14 40
label "B" right polysilicon
box 13 44 19 45
paint polysilicon
box 14 45 14 45
label "B" right polysilicon
box 13 45 15 48
paint polysilicon
box 14 46 14 46
label "B" right polysilicon
box 13 48 19 49
paint polysilicon
box 14 49 14 49
label "B" right polysilicon
box 8 14 13 17
paint ndiffusion
box 9 15 9 15
label "_Y" right ndiffusion
box 8 17 9 20
paint ndiffusion
box 9 18 9 18
label "_Y" right ndiffusion
box 8 20 13 24
paint ndiffusion
box 9 21 9 21
label "_Y" right ndiffusion
box 8 31 13 33
paint pdiffusion
box 9 32 9 32
label "Vdd" right pdiffusion
box 8 33 9 36
paint pdiffusion
box 9 34 9 34
label "Vdd" right pdiffusion
box 8 36 13 39
paint pdiffusion
box 9 37 9 37
label "Vdd" right pdiffusion
box 30 20 33 23
paint ndc
box 31 21 31 21
label "Y" right ndc
box 30 33 33 36
paint pdc
box 31 34 31 34
label "Y" right pdc
box 32 12 35 15
paint pc
box 33 13 33 13
label "_Y" right pc
box 23 19 26 22
paint ndc
box 24 20 24 20
label "GND" right ndc
box 23 33 26 36
paint pdc
box 24 34 24 34
label "Vdd" right pdc
box 15 45 18 48
paint pc
box 16 46 16 46
label "B" right pc
box 17 5 20 8
paint pc
box 18 6 18 6
label "A" right pc
box 9 17 12 20
paint ndc
box 10 18 10 18
label "_Y" right ndc
box 9 33 12 36
paint pdc
box 10 34 10 34
label "Vdd" right pdc
box 33 20 36 23
paint m1
box 34 21 34 21
label "Y" right m1
port class output
port make
box 30 19 36 20
paint m1
box 31 20 31 20
label "Y" right m1
port class output
port make
box 30 20 33 23
paint m1
box 31 21 31 21
label "Y" right m1
port class output
port make
box 32 24 36 32
paint m1
box 33 25 33 25
label "Y" right m1
port class output
port make
box 33 33 36 36
paint m1
box 34 34 34 34
label "Y" right m1
port class output
port make
box 32 37 36 44
paint m1
box 33 38 33 38
label "Y" right m1
port class output
port make
box 35 12 36 15
paint m1
box 36 13 36 13
label "_Y" right m1
box 30 23 36 24
paint m1
box 31 24 31 24
label "Y" right m1
port class output
port make
box 30 32 36 33
paint m1
box 31 33 31 33
label "Y" right m1
port class output
port make
box 30 33 33 36
paint m1
box 31 34 31 34
label "Y" right m1
port class output
port make
box 30 36 36 37
paint m1
box 31 37 31 37
label "Y" right m1
port class output
port make
box 32 12 35 15
paint m1
box 33 13 33 13
label "_Y" right m1
box 32 15 36 16
paint m1
box 33 16 33 16
label "_Y" right m1
box 26 19 27 22
paint m1
box 27 20 27 20
label "GND" right m1
box 32 11 36 12
paint m1
box 33 12 33 12
label "_Y" right m1
box 23 18 27 19
paint m1
box 24 19 24 19
label "GND" right m1
box 23 19 26 22
paint m1
box 24 20 24 20
label "GND" right m1
box 23 22 27 23
paint m1
box 24 23 24 23
label "GND" right m1
box 23 33 26 36
paint m1
box 24 34 24 34
label "Vdd" right m1
box 24 12 28 16
paint m1
box 25 13 25 13
label "GND" right m1
box 24 16 27 18
paint m1
box 25 17 25 17
label "GND" right m1
box 22 32 26 33
paint m1
box 23 33 23 33
label "Vdd" right m1
box 22 33 23 36
paint m1
box 23 34 23 34
label "Vdd" right m1
box 22 36 26 37
paint m1
box 23 37 23 37
label "Vdd" right m1
box 16 40 20 44
paint m1
box 17 41 17 41
label "B" right m1
port class input
port make
box 18 45 20 48
paint m1
box 19 46 19 46
label "B" right m1
port class input
port make
box 17 5 20 8
paint m1
box 18 6 18 6
label "A" right m1
port class input
port make
box 15 44 20 45
paint m1
box 16 45 16 45
label "B" right m1
port class input
port make
box 15 45 18 48
paint m1
box 16 46 16 46
label "B" right m1
port class input
port make
box 15 48 20 49
paint m1
box 16 49 16 49
label "B" right m1
port class input
port make
box 16 4 20 5
paint m1
box 17 5 17 5
label "A" right m1
port class input
port make
box 16 5 17 8
paint m1
box 17 6 17 6
label "A" right m1
port class input
port make
box 16 8 20 16
paint m1
box 17 9 17 9
label "A" right m1
port class input
port make
box 9 12 12 15
paint m1
box 10 13 10 13
label "_Y" right m1
box 9 17 12 20
paint m1
box 10 18 10 18
label "_Y" right m1
box 9 33 12 36
paint m1
box 10 34 10 34
label "Vdd" right m1
box 8 12 9 15
paint m1
box 9 13 9 13
label "_Y" right m1
box 8 15 12 17
paint m1
box 9 16 9 16
label "_Y" right m1
box 8 17 9 20
paint m1
box 9 18 9 18
label "_Y" right m1
box 8 20 12 21
paint m1
box 9 21 9 21
label "_Y" right m1
box 8 32 12 33
paint m1
box 9 33 9 33
label "Vdd" right m1
box 8 33 9 36
paint m1
box 9 34 9 34
label "Vdd" right m1
box 8 36 12 44
paint m1
box 9 37 9 37
label "Vdd" right m1
box 32 12 35 15
paint mcon
box 33 13 33 13
label "_Y" right mcon
box 23 33 26 36
paint mcon
box 24 34 24 34
label "Vdd" right mcon
box 9 12 12 15
paint mcon
box 10 13 10 13
label "_Y" right mcon
box 9 33 12 36
paint mcon
box 10 34 10 34
label "Vdd" right mcon
box 35 12 36 15
paint m2
box 36 13 36 13
label "_Y" right m2
box 26 33 27 36
paint m2
box 27 34 27 34
label "Vdd" right m2
box 32 12 35 15
paint m2
box 33 13 33 13
label "_Y" right m2
box 23 33 26 36
paint m2
box 24 34 24 34
label "Vdd" right m2
box 12 12 32 15
paint m2
box 13 13 13 13
label "_Y" right m2
box 12 33 23 36
paint m2
box 13 34 13 34
label "Vdd" right m2
box 9 12 12 15
paint m2
box 10 13 10 13
label "_Y" right m2
box 9 33 12 36
paint m2
box 10 34 10 34
label "Vdd" right m2
box 8 11 36 12
paint m2
box 9 12 9 12
label "_Y" right m2
box 8 12 9 15
paint m2
box 9 13 9 13
label "_Y" right m2
box 8 15 36 16
paint m2
box 9 16 9 16
label "_Y" right m2
box 8 32 27 33
paint m2
box 9 33 9 33
label "Vdd" right m2
box 8 33 9 36
paint m2
box 9 34 9 34
label "Vdd" right m2
box 8 36 27 37
paint m2
box 9 37 9 37
label "Vdd" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
