Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  2 08:42:27 2022
| Host         : RHIT-R90VFCAK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_control_sets_placed.rpt
| Design       : pong
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              22 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------+------------------------+------------------+----------------+
|            Clock Signal            |        Enable Signal        |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------------------+------------------------+------------------+----------------+
|  SystemClockUnit/inst/clk_out50Mhz |                             |                        |                1 |              1 |
|  clk25                             | video_timer_inst/E[0]       | reset_IBUF             |                3 |              6 |
|  clk25                             | game_inst/paddlePosition    | reset_IBUF             |                2 |              8 |
|  clk25                             |                             | video_timer_inst/clear |                4 |             10 |
|  clk25                             | video_timer_inst/clear      | reset_IBUF             |                5 |             10 |
|  clk25                             |                             | reset_IBUF             |                6 |             12 |
|  clk25                             | video_timer_inst/endOfFrame | reset_IBUF             |                4 |             19 |
+------------------------------------+-----------------------------+------------------------+------------------+----------------+


