
// Generated by Cadence Genus(TM) Synthesis Solution 23.12-s086_1
// Generated on: Apr  7 2025 14:32:03 -03 (Apr  7 2025 17:32:03 UTC)

// Verification Directory fv/ripple_carry_adder_8bits 

module full_adder(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  sky130_fd_sc_hd__fa_1 g65__2398(.A (Cin), .B (A), .CIN (B), .COUT
       (Cout), .SUM (S));
endmodule

module full_adder_21(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  sky130_fd_sc_hd__fa_1 g57__5107(.A (A), .B (B), .CIN (Cin), .COUT
       (Cout), .SUM (S));
endmodule

module full_adder_20(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  sky130_fd_sc_hd__fa_1 g57__6260(.A (A), .B (B), .CIN (Cin), .COUT
       (Cout), .SUM (S));
endmodule

module full_adder_19(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  sky130_fd_sc_hd__fa_1 g57__4319(.A (A), .B (B), .CIN (Cin), .COUT
       (Cout), .SUM (S));
endmodule

module full_adder_18(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  sky130_fd_sc_hd__fa_1 g57__8428(.A (A), .B (B), .CIN (Cin), .COUT
       (Cout), .SUM (S));
endmodule

module full_adder_17(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  sky130_fd_sc_hd__fa_1 g57__5526(.A (A), .B (B), .CIN (Cin), .COUT
       (Cout), .SUM (S));
endmodule

module full_adder_16(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  sky130_fd_sc_hd__fa_1 g57__6783(.A (A), .B (B), .CIN (Cin), .COUT
       (Cout), .SUM (S));
endmodule

module full_adder_15(A, B, Cin, S, Cout);
  input A, B, Cin;
  output S, Cout;
  wire A, B, Cin;
  wire S, Cout;
  sky130_fd_sc_hd__fa_1 g61__3680(.A (A), .B (B), .CIN (Cin), .COUT
       (Cout), .SUM (S));
endmodule

module ripple_carry_adder_8bits(A, B, Cin, S, Cout);
  input [7:0] A, B;
  input Cin;
  output [7:0] S;
  output Cout;
  wire [7:0] A, B;
  wire Cin;
  wire [7:0] S;
  wire Cout;
  wire [7:0] carry;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16;
  full_adder F1A(.A (n_14), .B (n_15), .Cin (n_13), .S (S[0]), .Cout
       (carry[0]));
  full_adder_21 \full_adder_loop[1].FA (.A (n_2), .B (n_8), .Cin
       (carry[0]), .S (S[1]), .Cout (carry[1]));
  full_adder_20 \full_adder_loop[2].FA (.A (n_5), .B (n_1), .Cin
       (carry[1]), .S (S[2]), .Cout (carry[2]));
  full_adder_19 \full_adder_loop[3].FA (.A (n_9), .B (n_3), .Cin
       (carry[2]), .S (S[3]), .Cout (carry[3]));
  full_adder_18 \full_adder_loop[4].FA (.A (n_12), .B (n_6), .Cin
       (carry[3]), .S (S[4]), .Cout (carry[4]));
  full_adder_17 \full_adder_loop[5].FA (.A (n_4), .B (n_7), .Cin
       (carry[4]), .S (S[5]), .Cout (carry[5]));
  full_adder_16 \full_adder_loop[6].FA (.A (n_16), .B (n_0), .Cin
       (carry[5]), .S (S[6]), .Cout (carry[6]));
  full_adder_15 \full_adder_loop[7].FA (.A (n_10), .B (n_11), .Cin
       (carry[6]), .S (S[7]), .Cout (Cout));
  sky130_fd_sc_hd__clkbuf_1 g17(.A (A[6]), .X (n_16));
  sky130_fd_sc_hd__clkbuf_1 g14(.A (B[0]), .X (n_15));
  sky130_fd_sc_hd__clkbuf_1 g3(.A (A[0]), .X (n_14));
  sky130_fd_sc_hd__clkbuf_1 g15(.A (Cin), .X (n_13));
  sky130_fd_sc_hd__clkbuf_1 g6(.A (A[4]), .X (n_12));
  sky130_fd_sc_hd__clkbuf_1 g2(.A (B[7]), .X (n_11));
  sky130_fd_sc_hd__clkbuf_1 g10(.A (A[7]), .X (n_10));
  sky130_fd_sc_hd__clkbuf_1 g1(.A (A[3]), .X (n_9));
  sky130_fd_sc_hd__clkbuf_1 g12(.A (B[1]), .X (n_8));
  sky130_fd_sc_hd__clkbuf_1 g16(.A (B[5]), .X (n_7));
  sky130_fd_sc_hd__clkbuf_1 g13(.A (B[4]), .X (n_6));
  sky130_fd_sc_hd__clkbuf_1 g11(.A (A[2]), .X (n_5));
  sky130_fd_sc_hd__clkbuf_1 g8(.A (A[5]), .X (n_4));
  sky130_fd_sc_hd__clkbuf_1 g7(.A (B[3]), .X (n_3));
  sky130_fd_sc_hd__clkbuf_1 g4(.A (A[1]), .X (n_2));
  sky130_fd_sc_hd__clkbuf_1 g9(.A (B[2]), .X (n_1));
  sky130_fd_sc_hd__clkbuf_1 g5(.A (B[6]), .X (n_0));
endmodule

