#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  4 03:07:01 2022
# Process ID: 17076
# Current directory: D:/Desktop/Grey_to_Binary
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11220 D:\Desktop\Grey_to_Binary\Grey_to_Binary.xpr
# Log file: D:/Desktop/Grey_to_Binary/vivado.log
# Journal file: D:/Desktop/Grey_to_Binary\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/Grey_to_Binary/Grey_to_Binary.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Xilink_Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 821.848 ; gain = 131.215
update_compile_order -fileset sources_1
close_project
create_project Comparator D:/Desktop/Comparator -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Xilink_Vivado/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 844.984 ; gain = 20.902
file mkdir D:/Desktop/Comparator/Comparator.srcs/sources_1/new
close [ open D:/Desktop/Comparator/Comparator.srcs/sources_1/new/Comparator_8_bit.v w ]
add_files D:/Desktop/Comparator/Comparator.srcs/sources_1/new/Comparator_8_bit.v
update_compile_order -fileset sources_1
file mkdir D:/Desktop/Comparator/Comparator.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Desktop/Comparator/Comparator.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 D:/Desktop/Comparator/Comparator.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Comparator/Comparator.srcs/sources_1/new/Comparator_8_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_2_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Comparator/Comparator.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilink_Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a97016fc3f8c441eba8ea432488fd02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparator_2_bit
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  4 03:19:08 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 862.977 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0 0   -> x 0 z
0 1   -> 0 1 z
0 2   -> 0 1 z
0 3   -> 0 1 z
1 0   -> x 0 z
1 1   -> x 0 z
1 2   -> 0 1 z
1 3   -> 0 1 z
2 0   -> x 0 z
2 1   -> x 0 z
2 2   -> x 0 z
2 3   -> 0 1 z
3 0   -> x 0 z
3 1   -> x 0 z
3 2   -> x 0 z
3 3   -> x 0 z
$finish called at time : 80 ns : File "D:/Desktop/Comparator/Comparator.srcs/sim_1/new/testbench.v" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 881.387 ; gain = 18.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Comparator/Comparator.srcs/sources_1/new/Comparator_8_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_2_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Comparator/Comparator.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Xilink_Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a97016fc3f8c441eba8ea432488fd02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Comparator_2_bit
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/Comparator/Comparator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0 0   -> 0 0 1
0 1   -> 0 1 0
0 2   -> 0 1 0
0 3   -> 0 1 0
1 0   -> 1 0 0
1 1   -> 0 0 1
1 2   -> 0 1 0
1 3   -> 0 1 0
2 0   -> 1 0 0
2 1   -> 1 0 0
2 2   -> 0 0 1
2 3   -> 0 1 0
3 0   -> 1 0 0
3 1   -> 1 0 0
3 2   -> 1 0 0
3 3   -> 0 0 1
$finish called at time : 80 ns : File "D:/Desktop/Comparator/Comparator.srcs/sim_1/new/testbench.v" Line 16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 885.766 ; gain = 0.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  4 03:20:43 2022...
