# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:45:46 on Dec 05,2024
# vlog -reportprogress 300 "+define+DEBUG" PretimedTrafficController.sv PretimedTrafficController_tb.sv 
# -- Compiling package TrafficPackage
# -- Compiling interface TrafficSignalInterface
# -- Compiling module PretimedTrafficController
# -- Importing package TrafficPackage
# -- Compiling module pretimed_tb
# 
# Top level modules:
# 	pretimed_tb
# End time: 17:45:46 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.pretimed_tb 
# Start time: 17:45:46 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.TrafficPackage(fast)
# Loading work.pretimed_tb(fast)
# End time: 17:45:52 on Dec 05,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.pretimed_tb 
# Start time: 17:45:52 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "PretimedTrafficController(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pretimed_tb(fast)
# Loading work.TrafficSignalInterface(fast__1)
# Loading work.TrafficSignalInterface(fast__2)
# Loading work.TrafficPackage(fast)
# Loading work.PretimedTrafficController(fast)
# At time                20000: Test Passed for state {001, 100, 100, 100, 100, 100}
# At time               270000: Test Passed for state {010, 100, 100, 100, 100, 100}
# At time               320000: Test Passed for state {100, 001, 100, 100, 001, 100}
# At time               570000: Test Passed for state {100, 010, 100, 100, 010, 100}
# At time               620000: Test Passed for state {100, 100, 001, 100, 100, 100}
# At time               870000: Test Passed for state {100, 100, 010, 100, 100, 100}
# At time               920000: Test Passed for state {100, 100, 100, 001, 100, 001}
# At time              1170000: Test Passed for state {100, 100, 100, 010, 100, 010}
# At time              1220000: Test Passed for state {001, 100, 100, 100, 100, 100}
# ** Note: $finish    : PretimedTrafficController_tb.sv(77)
#    Time: 1220 sec  Iteration: 0  Instance: /pretimed_tb
# 1
# Break in Module pretimed_tb at PretimedTrafficController_tb.sv line 77
vsim  -do run.do
# No design specified
vsim
# Load canceled
do run.do
# QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 17:47:57 on Dec 05,2024
# vlog -reportprogress 300 "+define+DEBUG" PretimedTrafficController.sv PretimedTrafficController_tb.sv 
# -- Compiling package TrafficPackage
# -- Compiling interface TrafficSignalInterface
# -- Compiling module PretimedTrafficController
# -- Importing package TrafficPackage
# -- Compiling module pretimed_tb
# 
# Top level modules:
# 	pretimed_tb
# End time: 17:47:57 on Dec 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:47:58 on Dec 05,2024, Elapsed time: 0:02:06
# Errors: 0, Warnings: 1
# vsim work.pretimed_tb 
# Start time: 17:47:58 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.TrafficPackage(fast)
# Loading work.pretimed_tb(fast)
# End time: 17:48:02 on Dec 05,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.pretimed_tb 
# Start time: 17:48:02 on Dec 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "PretimedTrafficController(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pretimed_tb(fast)
# Loading work.TrafficSignalInterface(fast__1)
# Loading work.TrafficSignalInterface(fast__2)
# Loading work.TrafficPackage(fast)
# Loading work.PretimedTrafficController(fast)
# At time                20000: Test Passed for state {001, 100, 100, 100, 100, 100}
# At time               270000: Test Passed for state {010, 100, 100, 100, 100, 100}
# At time               320000: Test Passed for state {100, 001, 100, 100, 001, 100}
# At time               570000: Test Passed for state {100, 010, 100, 100, 010, 100}
# At time               620000: Test Passed for state {100, 100, 001, 100, 100, 100}
# At time               870000: Test Passed for state {100, 100, 010, 100, 100, 100}
# At time               920000: Test Passed for state {100, 100, 100, 001, 100, 001}
# At time              1170000: Test Passed for state {100, 100, 100, 010, 100, 010}
# At time              1220000: Test Passed for state {001, 100, 100, 100, 100, 100}
# ** Note: $finish    : PretimedTrafficController_tb.sv(77)
#    Time: 1220 sec  Iteration: 0  Instance: /pretimed_tb
# 1
# Break in Module pretimed_tb at PretimedTrafficController_tb.sv line 77
# End time: 17:51:39 on Dec 05,2024, Elapsed time: 0:03:37
# Errors: 0, Warnings: 1
