$date
	Sat Oct 22 20:26:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#710930
b1000 &
b1000 %
1$
b1000 !
1"
#710931
0"
#710934
b100 &
b100 %
#710938
b10 &
b10 %
#710942
b1 &
1#
b1 %
#710946
b0 &
b0 %
0#
0$
#1725783
b1110 !
1"
#1725786
b1110 &
b1110 %
1$
#1725787
0"
#1725790
b111 &
b111 %
#1725794
b10110 &
b10110 %
#1725798
b1011 &
b1011 %
#1725802
b100010 &
b100010 %
#1725806
b10001 &
b10001 %
#1725810
b110100 &
b110100 %
#1725814
b11010 &
b11010 %
#1725818
b1101 &
b1101 %
#1725822
b101000 &
b101000 %
#1725826
b10100 &
b10100 %
#1725830
b1010 &
b1010 %
#1725834
b101 &
b101 %
#1725838
b10000 &
b10000 %
#1725842
b1000 &
b1000 %
#1725846
b100 &
b100 %
#1725850
b10 &
b10 %
#1725854
b1 &
1#
b1 %
#1725858
b0 &
b0 %
0#
0$
#2706073
b11010 !
1"
#2706074
b11010 &
b11010 %
1$
#2706075
0"
#2706078
b1101 &
b1101 %
#2706082
b101000 &
b101000 %
#2706086
b10100 &
b10100 %
#2706090
b1010 &
b1010 %
#2706094
b101 &
b101 %
#2706098
b10000 &
b10000 %
#2706102
b1000 &
b1000 %
#2706106
b100 &
b100 %
#2706110
b10 &
b10 %
#2706114
b1 &
b1 %
1#
#2706118
b0 &
0#
b0 %
0$
#4500012
