// Seed: 173008246
macromodule module_0 (
    output tri1 id_0,
    id_7,
    output wor id_1,
    input wire id_2,
    input supply0 id_3,
    output wand id_4,
    input tri1 id_5
);
  id_8 :
  assert property (@(*) 1);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    output wand id_4,
    output supply1 id_5,
    input wor id_6,
    input tri id_7,
    input wand id_8,
    input supply0 id_9,
    input wor id_10,
    input tri id_11,
    input wire id_12,
    output logic id_13,
    input wire id_14,
    input supply0 id_15,
    id_17
);
  assign id_4 = 1'b0;
  always id_13 <= id_7 - 1;
  wire id_18;
  tri  id_19 = 1;
  wire id_20;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_0,
      id_4,
      id_6
  );
endmodule
