Classic Timing Analyzer report for 4yiweijicunqi
Mon May 14 23:25:13 2018
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CP'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.519 ns                                       ; RM     ; inst18 ; --         ; CP       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.297 ns                                      ; inst20 ; y1     ; CP         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.912 ns                                      ; L      ; inst21 ; --         ; CP       ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst19 ; inst20 ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                    ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst19 ; inst20 ; CP         ; CP       ; None                        ; None                      ; 1.334 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst20 ; inst21 ; CP         ; CP       ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst18 ; inst19 ; CP         ; CP       ; None                        ; None                      ; 1.310 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst20 ; inst19 ; CP         ; CP       ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst21 ; inst20 ; CP         ; CP       ; None                        ; None                      ; 0.924 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; inst19 ; inst18 ; CP         ; CP       ; None                        ; None                      ; 0.763 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 5.519 ns   ; RM   ; inst18 ; CP       ;
; N/A   ; None         ; 5.388 ns   ; RM   ; inst19 ; CP       ;
; N/A   ; None         ; 5.196 ns   ; DM   ; inst18 ; CP       ;
; N/A   ; None         ; 5.144 ns   ; RM   ; inst21 ; CP       ;
; N/A   ; None         ; 5.142 ns   ; RM   ; inst20 ; CP       ;
; N/A   ; None         ; 5.103 ns   ; R    ; inst18 ; CP       ;
; N/A   ; None         ; 5.075 ns   ; DM   ; inst21 ; CP       ;
; N/A   ; None         ; 5.074 ns   ; DM   ; inst20 ; CP       ;
; N/A   ; None         ; 5.065 ns   ; DM   ; inst19 ; CP       ;
; N/A   ; None         ; 5.000 ns   ; D0   ; inst21 ; CP       ;
; N/A   ; None         ; 4.981 ns   ; D1   ; inst20 ; CP       ;
; N/A   ; None         ; 4.896 ns   ; LM   ; inst18 ; CP       ;
; N/A   ; None         ; 4.895 ns   ; LM   ; inst19 ; CP       ;
; N/A   ; None         ; 4.895 ns   ; LM   ; inst20 ; CP       ;
; N/A   ; None         ; 4.895 ns   ; LM   ; inst21 ; CP       ;
; N/A   ; None         ; 4.774 ns   ; D3   ; inst18 ; CP       ;
; N/A   ; None         ; 4.711 ns   ; D2   ; inst19 ; CP       ;
; N/A   ; None         ; 4.178 ns   ; L    ; inst21 ; CP       ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 10.297 ns  ; inst20 ; y1 ; CP         ;
; N/A   ; None         ; 10.053 ns  ; inst21 ; y0 ; CP         ;
; N/A   ; None         ; 9.611 ns   ; inst18 ; y3 ; CP         ;
; N/A   ; None         ; 8.917 ns   ; inst19 ; y2 ; CP         ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; -3.912 ns ; L    ; inst21 ; CP       ;
; N/A           ; None        ; -4.445 ns ; D2   ; inst19 ; CP       ;
; N/A           ; None        ; -4.508 ns ; D3   ; inst18 ; CP       ;
; N/A           ; None        ; -4.629 ns ; LM   ; inst19 ; CP       ;
; N/A           ; None        ; -4.629 ns ; LM   ; inst20 ; CP       ;
; N/A           ; None        ; -4.629 ns ; LM   ; inst21 ; CP       ;
; N/A           ; None        ; -4.630 ns ; LM   ; inst18 ; CP       ;
; N/A           ; None        ; -4.715 ns ; D1   ; inst20 ; CP       ;
; N/A           ; None        ; -4.734 ns ; D0   ; inst21 ; CP       ;
; N/A           ; None        ; -4.799 ns ; DM   ; inst19 ; CP       ;
; N/A           ; None        ; -4.808 ns ; DM   ; inst20 ; CP       ;
; N/A           ; None        ; -4.809 ns ; DM   ; inst21 ; CP       ;
; N/A           ; None        ; -4.837 ns ; R    ; inst18 ; CP       ;
; N/A           ; None        ; -4.876 ns ; RM   ; inst20 ; CP       ;
; N/A           ; None        ; -4.878 ns ; RM   ; inst21 ; CP       ;
; N/A           ; None        ; -4.930 ns ; DM   ; inst18 ; CP       ;
; N/A           ; None        ; -5.122 ns ; RM   ; inst19 ; CP       ;
; N/A           ; None        ; -5.253 ns ; RM   ; inst18 ; CP       ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon May 14 23:25:13 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4yiweijicunqi -c 4yiweijicunqi --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
Info: Clock "CP" Internal fmax is restricted to 360.1 MHz between source register "inst19" and destination register "inst20"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.334 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N3; Fanout = 3; REG Node = 'inst19'
            Info: 2: + IC(0.454 ns) + CELL(0.206 ns) = 0.660 ns; Loc. = LCCOMB_X24_Y1_N30; Fanout = 1; COMB Node = 'inst11~6'
            Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.226 ns; Loc. = LCCOMB_X24_Y1_N22; Fanout = 1; COMB Node = 'inst11'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.334 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 3; REG Node = 'inst20'
            Info: Total cell delay = 0.520 ns ( 38.98 % )
            Info: Total interconnect delay = 0.814 ns ( 61.02 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CP" to destination register is 2.966 ns
                Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'
                Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 3; REG Node = 'inst20'
                Info: Total cell delay = 1.650 ns ( 55.63 % )
                Info: Total interconnect delay = 1.316 ns ( 44.37 % )
            Info: - Longest clock path from clock "CP" to source register is 2.966 ns
                Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'
                Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N3; Fanout = 3; REG Node = 'inst19'
                Info: Total cell delay = 1.650 ns ( 55.63 % )
                Info: Total interconnect delay = 1.316 ns ( 44.37 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "inst18" (data pin = "RM", clock pin = "CP") is 5.519 ns
    Info: + Longest pin to register delay is 8.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 4; PIN Node = 'RM'
        Info: 2: + IC(6.140 ns) + CELL(0.624 ns) = 7.728 ns; Loc. = LCCOMB_X24_Y1_N8; Fanout = 1; COMB Node = 'inst3~6'
        Info: 3: + IC(0.370 ns) + CELL(0.319 ns) = 8.417 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 1; COMB Node = 'inst3'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.525 ns; Loc. = LCFF_X24_Y1_N1; Fanout = 2; REG Node = 'inst18'
        Info: Total cell delay = 2.015 ns ( 23.64 % )
        Info: Total interconnect delay = 6.510 ns ( 76.36 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CP" to destination register is 2.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'
        Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N1; Fanout = 2; REG Node = 'inst18'
        Info: Total cell delay = 1.650 ns ( 55.63 % )
        Info: Total interconnect delay = 1.316 ns ( 44.37 % )
Info: tco from clock "CP" to destination pin "y1" through register "inst20" is 10.297 ns
    Info: + Longest clock path from clock "CP" to source register is 2.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'
        Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 3; REG Node = 'inst20'
        Info: Total cell delay = 1.650 ns ( 55.63 % )
        Info: Total interconnect delay = 1.316 ns ( 44.37 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.027 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 3; REG Node = 'inst20'
        Info: 2: + IC(3.931 ns) + CELL(3.096 ns) = 7.027 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'y1'
        Info: Total cell delay = 3.096 ns ( 44.06 % )
        Info: Total interconnect delay = 3.931 ns ( 55.94 % )
Info: th for register "inst21" (data pin = "L", clock pin = "CP") is -3.912 ns
    Info: + Longest clock path from clock "CP" to destination register is 2.966 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'
        Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N5; Fanout = 2; REG Node = 'inst21'
        Info: Total cell delay = 1.650 ns ( 55.63 % )
        Info: Total interconnect delay = 1.316 ns ( 44.37 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.184 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'L'
        Info: 2: + IC(5.736 ns) + CELL(0.366 ns) = 7.076 ns; Loc. = LCCOMB_X24_Y1_N4; Fanout = 1; COMB Node = 'inst15'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.184 ns; Loc. = LCFF_X24_Y1_N5; Fanout = 2; REG Node = 'inst21'
        Info: Total cell delay = 1.448 ns ( 20.16 % )
        Info: Total interconnect delay = 5.736 ns ( 79.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Mon May 14 23:25:13 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


