library ieee;
use ieee.std_logic_1164.all;

entity clk_div is
    port(
        clk    : in std_logic;
        output : out std_logic;
    )
end clk_div;

architecture behavioral clk_div is
    signal count   : integer := 0;
    signal out_clk : std_logic := '0';

begin
    process(clk)
    begin
        if rising_edge(clk) then
            count <= count + 1; -- assign for next rising_edge
            if count = 1 then
                out_clk := not out_clk;
                count <= 0;
            end if;
        end if;
    end process;
output <= out_clk;
end behavioral;
