// Seed: 1893862005
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input wand id_2
);
  wire id_4;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    output uwire id_2,
    input  tri   id_3,
    output logic id_4,
    input  wand  id_5,
    input  wire  id_6,
    input  tri1  id_7,
    input  wor   id_8,
    input  wor   id_9,
    input  tri   id_10,
    input  uwire id_11,
    output tri0  id_12,
    output wor   id_13,
    output tri1  id_14
);
  always if (1 - 1) id_4 <= -1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
