// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Mon May 15 11:48:19 2023
// Host        : a-OptiPlex-7080 running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode synth_stub
//               /home/a/FPGA_CODE/Learning/AXI_DDR/axi_ddr.srcs/sources_1/ip/ila_AXI/ila_AXI_stub.v
// Design      : ila_AXI
// Purpose     : Stub declaration of top-level module interface
// Device      : xcku035-ffva1156-2-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2019.1" *)
module ila_AXI(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30, probe31, probe32, probe33, probe34, probe35, probe36, probe37, probe38)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[3:0],probe1[29:0],probe2[7:0],probe3[2:0],probe4[1:0],probe5[0:0],probe6[3:0],probe7[2:0],probe8[3:0],probe9[0:0],probe10[0:0],probe11[127:0],probe12[15:0],probe13[0:0],probe14[0:0],probe15[0:0],probe16[0:0],probe17[3:0],probe18[1:0],probe19[0:0],probe20[3:0],probe21[29:0],probe22[7:0],probe23[2:0],probe24[1:0],probe25[0:0],probe26[3:0],probe27[2:0],probe28[3:0],probe29[0:0],probe30[0:0],probe31[0:0],probe32[0:0],probe33[0:0],probe34[1:0],probe35[3:0],probe36[127:0],probe37[0:0],probe38[127:0]" */;
  input clk;
  input [3:0]probe0;
  input [29:0]probe1;
  input [7:0]probe2;
  input [2:0]probe3;
  input [1:0]probe4;
  input [0:0]probe5;
  input [3:0]probe6;
  input [2:0]probe7;
  input [3:0]probe8;
  input [0:0]probe9;
  input [0:0]probe10;
  input [127:0]probe11;
  input [15:0]probe12;
  input [0:0]probe13;
  input [0:0]probe14;
  input [0:0]probe15;
  input [0:0]probe16;
  input [3:0]probe17;
  input [1:0]probe18;
  input [0:0]probe19;
  input [3:0]probe20;
  input [29:0]probe21;
  input [7:0]probe22;
  input [2:0]probe23;
  input [1:0]probe24;
  input [0:0]probe25;
  input [3:0]probe26;
  input [2:0]probe27;
  input [3:0]probe28;
  input [0:0]probe29;
  input [0:0]probe30;
  input [0:0]probe31;
  input [0:0]probe32;
  input [0:0]probe33;
  input [1:0]probe34;
  input [3:0]probe35;
  input [127:0]probe36;
  input [0:0]probe37;
  input [127:0]probe38;
endmodule
