// address_decoder_channel_altera_mm_interconnect_181_ua2ricy.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 222

`timescale 1 ps / 1 ps
module address_decoder_channel_altera_mm_interconnect_181_ua2ricy (
		input  wire [31:0] master_avalon_universal_master_0_address,         //   master_avalon_universal_master_0.address
		output wire        master_avalon_universal_master_0_waitrequest,     //                                   .waitrequest
		input  wire [2:0]  master_avalon_universal_master_0_burstcount,      //                                   .burstcount
		input  wire [3:0]  master_avalon_universal_master_0_byteenable,      //                                   .byteenable
		input  wire        master_avalon_universal_master_0_read,            //                                   .read
		output wire [31:0] master_avalon_universal_master_0_readdata,        //                                   .readdata
		output wire        master_avalon_universal_master_0_readdatavalid,   //                                   .readdatavalid
		input  wire        master_avalon_universal_master_0_write,           //                                   .write
		input  wire [31:0] master_avalon_universal_master_0_writedata,       //                                   .writedata
		input  wire        master_avalon_universal_master_0_lock,            //                                   .lock
		input  wire        master_avalon_universal_master_0_debugaccess,     //                                   .debugaccess
		output wire [11:0] mac_avalon_universal_slave_0_address,             //       mac_avalon_universal_slave_0.address
		output wire        mac_avalon_universal_slave_0_write,               //                                   .write
		output wire        mac_avalon_universal_slave_0_read,                //                                   .read
		input  wire [31:0] mac_avalon_universal_slave_0_readdata,            //                                   .readdata
		output wire [31:0] mac_avalon_universal_slave_0_writedata,           //                                   .writedata
		output wire [2:0]  mac_avalon_universal_slave_0_burstcount,          //                                   .burstcount
		output wire [3:0]  mac_avalon_universal_slave_0_byteenable,          //                                   .byteenable
		input  wire        mac_avalon_universal_slave_0_readdatavalid,       //                                   .readdatavalid
		input  wire        mac_avalon_universal_slave_0_waitrequest,         //                                   .waitrequest
		output wire        mac_avalon_universal_slave_0_lock,                //                                   .lock
		output wire        mac_avalon_universal_slave_0_debugaccess,         //                                   .debugaccess
		output wire [12:0] phy_avalon_universal_slave_0_address,             //       phy_avalon_universal_slave_0.address
		output wire        phy_avalon_universal_slave_0_write,               //                                   .write
		output wire        phy_avalon_universal_slave_0_read,                //                                   .read
		input  wire [31:0] phy_avalon_universal_slave_0_readdata,            //                                   .readdata
		output wire [31:0] phy_avalon_universal_slave_0_writedata,           //                                   .writedata
		output wire [2:0]  phy_avalon_universal_slave_0_burstcount,          //                                   .burstcount
		output wire [3:0]  phy_avalon_universal_slave_0_byteenable,          //                                   .byteenable
		input  wire        phy_avalon_universal_slave_0_readdatavalid,       //                                   .readdatavalid
		input  wire        phy_avalon_universal_slave_0_waitrequest,         //                                   .waitrequest
		output wire        phy_avalon_universal_slave_0_lock,                //                                   .lock
		output wire        phy_avalon_universal_slave_0_debugaccess,         //                                   .debugaccess
		output wire [11:0] xcvr_rcfg_avalon_universal_slave_0_address,       // xcvr_rcfg_avalon_universal_slave_0.address
		output wire        xcvr_rcfg_avalon_universal_slave_0_write,         //                                   .write
		output wire        xcvr_rcfg_avalon_universal_slave_0_read,          //                                   .read
		input  wire [31:0] xcvr_rcfg_avalon_universal_slave_0_readdata,      //                                   .readdata
		output wire [31:0] xcvr_rcfg_avalon_universal_slave_0_writedata,     //                                   .writedata
		output wire [2:0]  xcvr_rcfg_avalon_universal_slave_0_burstcount,    //                                   .burstcount
		output wire [3:0]  xcvr_rcfg_avalon_universal_slave_0_byteenable,    //                                   .byteenable
		input  wire        xcvr_rcfg_avalon_universal_slave_0_readdatavalid, //                                   .readdatavalid
		input  wire        xcvr_rcfg_avalon_universal_slave_0_waitrequest,   //                                   .waitrequest
		output wire        xcvr_rcfg_avalon_universal_slave_0_lock,          //                                   .lock
		output wire        xcvr_rcfg_avalon_universal_slave_0_debugaccess,   //                                   .debugaccess
		input  wire        master_reset_reset_bridge_in_reset_reset,         // master_reset_reset_bridge_in_reset.reset
		input  wire        csr_clk_clk_clk                                   //                        csr_clk_clk.clk
	);

	wire          master_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest;   // master_avalon_universal_master_0_agent:av_waitrequest -> master_avalon_universal_master_0_translator:uav_waitrequest
	wire   [31:0] master_avalon_universal_master_0_translator_avalon_universal_master_0_readdata;      // master_avalon_universal_master_0_agent:av_readdata -> master_avalon_universal_master_0_translator:uav_readdata
	wire          master_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess;   // master_avalon_universal_master_0_translator:uav_debugaccess -> master_avalon_universal_master_0_agent:av_debugaccess
	wire   [31:0] master_avalon_universal_master_0_translator_avalon_universal_master_0_address;       // master_avalon_universal_master_0_translator:uav_address -> master_avalon_universal_master_0_agent:av_address
	wire          master_avalon_universal_master_0_translator_avalon_universal_master_0_read;          // master_avalon_universal_master_0_translator:uav_read -> master_avalon_universal_master_0_agent:av_read
	wire    [3:0] master_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable;    // master_avalon_universal_master_0_translator:uav_byteenable -> master_avalon_universal_master_0_agent:av_byteenable
	wire          master_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid; // master_avalon_universal_master_0_agent:av_readdatavalid -> master_avalon_universal_master_0_translator:uav_readdatavalid
	wire          master_avalon_universal_master_0_translator_avalon_universal_master_0_lock;          // master_avalon_universal_master_0_translator:uav_lock -> master_avalon_universal_master_0_agent:av_lock
	wire          master_avalon_universal_master_0_translator_avalon_universal_master_0_write;         // master_avalon_universal_master_0_translator:uav_write -> master_avalon_universal_master_0_agent:av_write
	wire   [31:0] master_avalon_universal_master_0_translator_avalon_universal_master_0_writedata;     // master_avalon_universal_master_0_translator:uav_writedata -> master_avalon_universal_master_0_agent:av_writedata
	wire    [2:0] master_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount;    // master_avalon_universal_master_0_translator:uav_burstcount -> master_avalon_universal_master_0_agent:av_burstcount
	wire   [31:0] mac_avalon_universal_slave_0_agent_m0_readdata;                                      // mac_avalon_universal_slave_0_translator:uav_readdata -> mac_avalon_universal_slave_0_agent:m0_readdata
	wire          mac_avalon_universal_slave_0_agent_m0_waitrequest;                                   // mac_avalon_universal_slave_0_translator:uav_waitrequest -> mac_avalon_universal_slave_0_agent:m0_waitrequest
	wire          mac_avalon_universal_slave_0_agent_m0_debugaccess;                                   // mac_avalon_universal_slave_0_agent:m0_debugaccess -> mac_avalon_universal_slave_0_translator:uav_debugaccess
	wire   [31:0] mac_avalon_universal_slave_0_agent_m0_address;                                       // mac_avalon_universal_slave_0_agent:m0_address -> mac_avalon_universal_slave_0_translator:uav_address
	wire    [3:0] mac_avalon_universal_slave_0_agent_m0_byteenable;                                    // mac_avalon_universal_slave_0_agent:m0_byteenable -> mac_avalon_universal_slave_0_translator:uav_byteenable
	wire          mac_avalon_universal_slave_0_agent_m0_read;                                          // mac_avalon_universal_slave_0_agent:m0_read -> mac_avalon_universal_slave_0_translator:uav_read
	wire          mac_avalon_universal_slave_0_agent_m0_readdatavalid;                                 // mac_avalon_universal_slave_0_translator:uav_readdatavalid -> mac_avalon_universal_slave_0_agent:m0_readdatavalid
	wire          mac_avalon_universal_slave_0_agent_m0_lock;                                          // mac_avalon_universal_slave_0_agent:m0_lock -> mac_avalon_universal_slave_0_translator:uav_lock
	wire   [31:0] mac_avalon_universal_slave_0_agent_m0_writedata;                                     // mac_avalon_universal_slave_0_agent:m0_writedata -> mac_avalon_universal_slave_0_translator:uav_writedata
	wire          mac_avalon_universal_slave_0_agent_m0_write;                                         // mac_avalon_universal_slave_0_agent:m0_write -> mac_avalon_universal_slave_0_translator:uav_write
	wire    [2:0] mac_avalon_universal_slave_0_agent_m0_burstcount;                                    // mac_avalon_universal_slave_0_agent:m0_burstcount -> mac_avalon_universal_slave_0_translator:uav_burstcount
	wire          mac_avalon_universal_slave_0_agent_rf_source_valid;                                  // mac_avalon_universal_slave_0_agent:rf_source_valid -> mac_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire  [113:0] mac_avalon_universal_slave_0_agent_rf_source_data;                                   // mac_avalon_universal_slave_0_agent:rf_source_data -> mac_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire          mac_avalon_universal_slave_0_agent_rf_source_ready;                                  // mac_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> mac_avalon_universal_slave_0_agent:rf_source_ready
	wire          mac_avalon_universal_slave_0_agent_rf_source_startofpacket;                          // mac_avalon_universal_slave_0_agent:rf_source_startofpacket -> mac_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire          mac_avalon_universal_slave_0_agent_rf_source_endofpacket;                            // mac_avalon_universal_slave_0_agent:rf_source_endofpacket -> mac_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire          mac_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                               // mac_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> mac_avalon_universal_slave_0_agent:rf_sink_valid
	wire  [113:0] mac_avalon_universal_slave_0_agent_rsp_fifo_out_data;                                // mac_avalon_universal_slave_0_agent_rsp_fifo:out_data -> mac_avalon_universal_slave_0_agent:rf_sink_data
	wire          mac_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                               // mac_avalon_universal_slave_0_agent:rf_sink_ready -> mac_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire          mac_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                       // mac_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> mac_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire          mac_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                         // mac_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> mac_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire          mac_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                             // mac_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> mac_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] mac_avalon_universal_slave_0_agent_rdata_fifo_src_data;                              // mac_avalon_universal_slave_0_agent:rdata_fifo_src_data -> mac_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire          mac_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                             // mac_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> mac_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire          cmd_mux_src_valid;                                                                   // cmd_mux:src_valid -> mac_avalon_universal_slave_0_agent:cp_valid
	wire  [112:0] cmd_mux_src_data;                                                                    // cmd_mux:src_data -> mac_avalon_universal_slave_0_agent:cp_data
	wire          cmd_mux_src_ready;                                                                   // mac_avalon_universal_slave_0_agent:cp_ready -> cmd_mux:src_ready
	wire    [2:0] cmd_mux_src_channel;                                                                 // cmd_mux:src_channel -> mac_avalon_universal_slave_0_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                                           // cmd_mux:src_startofpacket -> mac_avalon_universal_slave_0_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                                             // cmd_mux:src_endofpacket -> mac_avalon_universal_slave_0_agent:cp_endofpacket
	wire   [31:0] phy_avalon_universal_slave_0_agent_m0_readdata;                                      // phy_avalon_universal_slave_0_translator:uav_readdata -> phy_avalon_universal_slave_0_agent:m0_readdata
	wire          phy_avalon_universal_slave_0_agent_m0_waitrequest;                                   // phy_avalon_universal_slave_0_translator:uav_waitrequest -> phy_avalon_universal_slave_0_agent:m0_waitrequest
	wire          phy_avalon_universal_slave_0_agent_m0_debugaccess;                                   // phy_avalon_universal_slave_0_agent:m0_debugaccess -> phy_avalon_universal_slave_0_translator:uav_debugaccess
	wire   [31:0] phy_avalon_universal_slave_0_agent_m0_address;                                       // phy_avalon_universal_slave_0_agent:m0_address -> phy_avalon_universal_slave_0_translator:uav_address
	wire    [3:0] phy_avalon_universal_slave_0_agent_m0_byteenable;                                    // phy_avalon_universal_slave_0_agent:m0_byteenable -> phy_avalon_universal_slave_0_translator:uav_byteenable
	wire          phy_avalon_universal_slave_0_agent_m0_read;                                          // phy_avalon_universal_slave_0_agent:m0_read -> phy_avalon_universal_slave_0_translator:uav_read
	wire          phy_avalon_universal_slave_0_agent_m0_readdatavalid;                                 // phy_avalon_universal_slave_0_translator:uav_readdatavalid -> phy_avalon_universal_slave_0_agent:m0_readdatavalid
	wire          phy_avalon_universal_slave_0_agent_m0_lock;                                          // phy_avalon_universal_slave_0_agent:m0_lock -> phy_avalon_universal_slave_0_translator:uav_lock
	wire   [31:0] phy_avalon_universal_slave_0_agent_m0_writedata;                                     // phy_avalon_universal_slave_0_agent:m0_writedata -> phy_avalon_universal_slave_0_translator:uav_writedata
	wire          phy_avalon_universal_slave_0_agent_m0_write;                                         // phy_avalon_universal_slave_0_agent:m0_write -> phy_avalon_universal_slave_0_translator:uav_write
	wire    [2:0] phy_avalon_universal_slave_0_agent_m0_burstcount;                                    // phy_avalon_universal_slave_0_agent:m0_burstcount -> phy_avalon_universal_slave_0_translator:uav_burstcount
	wire          phy_avalon_universal_slave_0_agent_rf_source_valid;                                  // phy_avalon_universal_slave_0_agent:rf_source_valid -> phy_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire  [113:0] phy_avalon_universal_slave_0_agent_rf_source_data;                                   // phy_avalon_universal_slave_0_agent:rf_source_data -> phy_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire          phy_avalon_universal_slave_0_agent_rf_source_ready;                                  // phy_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> phy_avalon_universal_slave_0_agent:rf_source_ready
	wire          phy_avalon_universal_slave_0_agent_rf_source_startofpacket;                          // phy_avalon_universal_slave_0_agent:rf_source_startofpacket -> phy_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire          phy_avalon_universal_slave_0_agent_rf_source_endofpacket;                            // phy_avalon_universal_slave_0_agent:rf_source_endofpacket -> phy_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire          phy_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                               // phy_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> phy_avalon_universal_slave_0_agent:rf_sink_valid
	wire  [113:0] phy_avalon_universal_slave_0_agent_rsp_fifo_out_data;                                // phy_avalon_universal_slave_0_agent_rsp_fifo:out_data -> phy_avalon_universal_slave_0_agent:rf_sink_data
	wire          phy_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                               // phy_avalon_universal_slave_0_agent:rf_sink_ready -> phy_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire          phy_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                       // phy_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> phy_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire          phy_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                         // phy_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> phy_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire          phy_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                             // phy_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> phy_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] phy_avalon_universal_slave_0_agent_rdata_fifo_src_data;                              // phy_avalon_universal_slave_0_agent:rdata_fifo_src_data -> phy_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire          phy_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                             // phy_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> phy_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire          cmd_mux_001_src_valid;                                                               // cmd_mux_001:src_valid -> phy_avalon_universal_slave_0_agent:cp_valid
	wire  [112:0] cmd_mux_001_src_data;                                                                // cmd_mux_001:src_data -> phy_avalon_universal_slave_0_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                               // phy_avalon_universal_slave_0_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [2:0] cmd_mux_001_src_channel;                                                             // cmd_mux_001:src_channel -> phy_avalon_universal_slave_0_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                       // cmd_mux_001:src_startofpacket -> phy_avalon_universal_slave_0_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                         // cmd_mux_001:src_endofpacket -> phy_avalon_universal_slave_0_agent:cp_endofpacket
	wire   [31:0] xcvr_rcfg_avalon_universal_slave_0_agent_m0_readdata;                                // xcvr_rcfg_avalon_universal_slave_0_translator:uav_readdata -> xcvr_rcfg_avalon_universal_slave_0_agent:m0_readdata
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_m0_waitrequest;                             // xcvr_rcfg_avalon_universal_slave_0_translator:uav_waitrequest -> xcvr_rcfg_avalon_universal_slave_0_agent:m0_waitrequest
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_m0_debugaccess;                             // xcvr_rcfg_avalon_universal_slave_0_agent:m0_debugaccess -> xcvr_rcfg_avalon_universal_slave_0_translator:uav_debugaccess
	wire   [31:0] xcvr_rcfg_avalon_universal_slave_0_agent_m0_address;                                 // xcvr_rcfg_avalon_universal_slave_0_agent:m0_address -> xcvr_rcfg_avalon_universal_slave_0_translator:uav_address
	wire    [3:0] xcvr_rcfg_avalon_universal_slave_0_agent_m0_byteenable;                              // xcvr_rcfg_avalon_universal_slave_0_agent:m0_byteenable -> xcvr_rcfg_avalon_universal_slave_0_translator:uav_byteenable
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_m0_read;                                    // xcvr_rcfg_avalon_universal_slave_0_agent:m0_read -> xcvr_rcfg_avalon_universal_slave_0_translator:uav_read
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_m0_readdatavalid;                           // xcvr_rcfg_avalon_universal_slave_0_translator:uav_readdatavalid -> xcvr_rcfg_avalon_universal_slave_0_agent:m0_readdatavalid
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_m0_lock;                                    // xcvr_rcfg_avalon_universal_slave_0_agent:m0_lock -> xcvr_rcfg_avalon_universal_slave_0_translator:uav_lock
	wire   [31:0] xcvr_rcfg_avalon_universal_slave_0_agent_m0_writedata;                               // xcvr_rcfg_avalon_universal_slave_0_agent:m0_writedata -> xcvr_rcfg_avalon_universal_slave_0_translator:uav_writedata
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_m0_write;                                   // xcvr_rcfg_avalon_universal_slave_0_agent:m0_write -> xcvr_rcfg_avalon_universal_slave_0_translator:uav_write
	wire    [2:0] xcvr_rcfg_avalon_universal_slave_0_agent_m0_burstcount;                              // xcvr_rcfg_avalon_universal_slave_0_agent:m0_burstcount -> xcvr_rcfg_avalon_universal_slave_0_translator:uav_burstcount
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_valid;                            // xcvr_rcfg_avalon_universal_slave_0_agent:rf_source_valid -> xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:in_valid
	wire  [113:0] xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_data;                             // xcvr_rcfg_avalon_universal_slave_0_agent:rf_source_data -> xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:in_data
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_ready;                            // xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:in_ready -> xcvr_rcfg_avalon_universal_slave_0_agent:rf_source_ready
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_startofpacket;                    // xcvr_rcfg_avalon_universal_slave_0_agent:rf_source_startofpacket -> xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:in_startofpacket
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_endofpacket;                      // xcvr_rcfg_avalon_universal_slave_0_agent:rf_source_endofpacket -> xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:in_endofpacket
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                         // xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:out_valid -> xcvr_rcfg_avalon_universal_slave_0_agent:rf_sink_valid
	wire  [113:0] xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_data;                          // xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:out_data -> xcvr_rcfg_avalon_universal_slave_0_agent:rf_sink_data
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                         // xcvr_rcfg_avalon_universal_slave_0_agent:rf_sink_ready -> xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:out_ready
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;                 // xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:out_startofpacket -> xcvr_rcfg_avalon_universal_slave_0_agent:rf_sink_startofpacket
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;                   // xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo:out_endofpacket -> xcvr_rcfg_avalon_universal_slave_0_agent:rf_sink_endofpacket
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                       // xcvr_rcfg_avalon_universal_slave_0_agent:rdata_fifo_src_valid -> xcvr_rcfg_avalon_universal_slave_0_agent:rdata_fifo_sink_valid
	wire   [33:0] xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_data;                        // xcvr_rcfg_avalon_universal_slave_0_agent:rdata_fifo_src_data -> xcvr_rcfg_avalon_universal_slave_0_agent:rdata_fifo_sink_data
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                       // xcvr_rcfg_avalon_universal_slave_0_agent:rdata_fifo_sink_ready -> xcvr_rcfg_avalon_universal_slave_0_agent:rdata_fifo_src_ready
	wire          cmd_mux_002_src_valid;                                                               // cmd_mux_002:src_valid -> xcvr_rcfg_avalon_universal_slave_0_agent:cp_valid
	wire  [112:0] cmd_mux_002_src_data;                                                                // cmd_mux_002:src_data -> xcvr_rcfg_avalon_universal_slave_0_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                               // xcvr_rcfg_avalon_universal_slave_0_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [2:0] cmd_mux_002_src_channel;                                                             // cmd_mux_002:src_channel -> xcvr_rcfg_avalon_universal_slave_0_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                       // cmd_mux_002:src_startofpacket -> xcvr_rcfg_avalon_universal_slave_0_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                         // cmd_mux_002:src_endofpacket -> xcvr_rcfg_avalon_universal_slave_0_agent:cp_endofpacket
	wire          master_avalon_universal_master_0_agent_cp_valid;                                     // master_avalon_universal_master_0_agent:cp_valid -> router:sink_valid
	wire  [112:0] master_avalon_universal_master_0_agent_cp_data;                                      // master_avalon_universal_master_0_agent:cp_data -> router:sink_data
	wire          master_avalon_universal_master_0_agent_cp_ready;                                     // router:sink_ready -> master_avalon_universal_master_0_agent:cp_ready
	wire          master_avalon_universal_master_0_agent_cp_startofpacket;                             // master_avalon_universal_master_0_agent:cp_startofpacket -> router:sink_startofpacket
	wire          master_avalon_universal_master_0_agent_cp_endofpacket;                               // master_avalon_universal_master_0_agent:cp_endofpacket -> router:sink_endofpacket
	wire          mac_avalon_universal_slave_0_agent_rp_valid;                                         // mac_avalon_universal_slave_0_agent:rp_valid -> router_001:sink_valid
	wire  [112:0] mac_avalon_universal_slave_0_agent_rp_data;                                          // mac_avalon_universal_slave_0_agent:rp_data -> router_001:sink_data
	wire          mac_avalon_universal_slave_0_agent_rp_ready;                                         // router_001:sink_ready -> mac_avalon_universal_slave_0_agent:rp_ready
	wire          mac_avalon_universal_slave_0_agent_rp_startofpacket;                                 // mac_avalon_universal_slave_0_agent:rp_startofpacket -> router_001:sink_startofpacket
	wire          mac_avalon_universal_slave_0_agent_rp_endofpacket;                                   // mac_avalon_universal_slave_0_agent:rp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                                                // router_001:src_valid -> rsp_demux:sink_valid
	wire  [112:0] router_001_src_data;                                                                 // router_001:src_data -> rsp_demux:sink_data
	wire          router_001_src_ready;                                                                // rsp_demux:sink_ready -> router_001:src_ready
	wire    [2:0] router_001_src_channel;                                                              // router_001:src_channel -> rsp_demux:sink_channel
	wire          router_001_src_startofpacket;                                                        // router_001:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_001_src_endofpacket;                                                          // router_001:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          phy_avalon_universal_slave_0_agent_rp_valid;                                         // phy_avalon_universal_slave_0_agent:rp_valid -> router_002:sink_valid
	wire  [112:0] phy_avalon_universal_slave_0_agent_rp_data;                                          // phy_avalon_universal_slave_0_agent:rp_data -> router_002:sink_data
	wire          phy_avalon_universal_slave_0_agent_rp_ready;                                         // router_002:sink_ready -> phy_avalon_universal_slave_0_agent:rp_ready
	wire          phy_avalon_universal_slave_0_agent_rp_startofpacket;                                 // phy_avalon_universal_slave_0_agent:rp_startofpacket -> router_002:sink_startofpacket
	wire          phy_avalon_universal_slave_0_agent_rp_endofpacket;                                   // phy_avalon_universal_slave_0_agent:rp_endofpacket -> router_002:sink_endofpacket
	wire          router_002_src_valid;                                                                // router_002:src_valid -> rsp_demux_001:sink_valid
	wire  [112:0] router_002_src_data;                                                                 // router_002:src_data -> rsp_demux_001:sink_data
	wire          router_002_src_ready;                                                                // rsp_demux_001:sink_ready -> router_002:src_ready
	wire    [2:0] router_002_src_channel;                                                              // router_002:src_channel -> rsp_demux_001:sink_channel
	wire          router_002_src_startofpacket;                                                        // router_002:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_002_src_endofpacket;                                                          // router_002:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rp_valid;                                   // xcvr_rcfg_avalon_universal_slave_0_agent:rp_valid -> router_003:sink_valid
	wire  [112:0] xcvr_rcfg_avalon_universal_slave_0_agent_rp_data;                                    // xcvr_rcfg_avalon_universal_slave_0_agent:rp_data -> router_003:sink_data
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rp_ready;                                   // router_003:sink_ready -> xcvr_rcfg_avalon_universal_slave_0_agent:rp_ready
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rp_startofpacket;                           // xcvr_rcfg_avalon_universal_slave_0_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          xcvr_rcfg_avalon_universal_slave_0_agent_rp_endofpacket;                             // xcvr_rcfg_avalon_universal_slave_0_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          router_003_src_valid;                                                                // router_003:src_valid -> rsp_demux_002:sink_valid
	wire  [112:0] router_003_src_data;                                                                 // router_003:src_data -> rsp_demux_002:sink_data
	wire          router_003_src_ready;                                                                // rsp_demux_002:sink_ready -> router_003:src_ready
	wire    [2:0] router_003_src_channel;                                                              // router_003:src_channel -> rsp_demux_002:sink_channel
	wire          router_003_src_startofpacket;                                                        // router_003:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_003_src_endofpacket;                                                          // router_003:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          router_src_valid;                                                                    // router:src_valid -> master_avalon_universal_master_0_limiter:cmd_sink_valid
	wire  [112:0] router_src_data;                                                                     // router:src_data -> master_avalon_universal_master_0_limiter:cmd_sink_data
	wire          router_src_ready;                                                                    // master_avalon_universal_master_0_limiter:cmd_sink_ready -> router:src_ready
	wire    [2:0] router_src_channel;                                                                  // router:src_channel -> master_avalon_universal_master_0_limiter:cmd_sink_channel
	wire          router_src_startofpacket;                                                            // router:src_startofpacket -> master_avalon_universal_master_0_limiter:cmd_sink_startofpacket
	wire          router_src_endofpacket;                                                              // router:src_endofpacket -> master_avalon_universal_master_0_limiter:cmd_sink_endofpacket
	wire  [112:0] master_avalon_universal_master_0_limiter_cmd_src_data;                               // master_avalon_universal_master_0_limiter:cmd_src_data -> cmd_demux:sink_data
	wire          master_avalon_universal_master_0_limiter_cmd_src_ready;                              // cmd_demux:sink_ready -> master_avalon_universal_master_0_limiter:cmd_src_ready
	wire    [2:0] master_avalon_universal_master_0_limiter_cmd_src_channel;                            // master_avalon_universal_master_0_limiter:cmd_src_channel -> cmd_demux:sink_channel
	wire          master_avalon_universal_master_0_limiter_cmd_src_startofpacket;                      // master_avalon_universal_master_0_limiter:cmd_src_startofpacket -> cmd_demux:sink_startofpacket
	wire          master_avalon_universal_master_0_limiter_cmd_src_endofpacket;                        // master_avalon_universal_master_0_limiter:cmd_src_endofpacket -> cmd_demux:sink_endofpacket
	wire          rsp_mux_src_valid;                                                                   // rsp_mux:src_valid -> master_avalon_universal_master_0_limiter:rsp_sink_valid
	wire  [112:0] rsp_mux_src_data;                                                                    // rsp_mux:src_data -> master_avalon_universal_master_0_limiter:rsp_sink_data
	wire          rsp_mux_src_ready;                                                                   // master_avalon_universal_master_0_limiter:rsp_sink_ready -> rsp_mux:src_ready
	wire    [2:0] rsp_mux_src_channel;                                                                 // rsp_mux:src_channel -> master_avalon_universal_master_0_limiter:rsp_sink_channel
	wire          rsp_mux_src_startofpacket;                                                           // rsp_mux:src_startofpacket -> master_avalon_universal_master_0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_src_endofpacket;                                                             // rsp_mux:src_endofpacket -> master_avalon_universal_master_0_limiter:rsp_sink_endofpacket
	wire          master_avalon_universal_master_0_limiter_rsp_src_valid;                              // master_avalon_universal_master_0_limiter:rsp_src_valid -> master_avalon_universal_master_0_agent:rp_valid
	wire  [112:0] master_avalon_universal_master_0_limiter_rsp_src_data;                               // master_avalon_universal_master_0_limiter:rsp_src_data -> master_avalon_universal_master_0_agent:rp_data
	wire          master_avalon_universal_master_0_limiter_rsp_src_ready;                              // master_avalon_universal_master_0_agent:rp_ready -> master_avalon_universal_master_0_limiter:rsp_src_ready
	wire    [2:0] master_avalon_universal_master_0_limiter_rsp_src_channel;                            // master_avalon_universal_master_0_limiter:rsp_src_channel -> master_avalon_universal_master_0_agent:rp_channel
	wire          master_avalon_universal_master_0_limiter_rsp_src_startofpacket;                      // master_avalon_universal_master_0_limiter:rsp_src_startofpacket -> master_avalon_universal_master_0_agent:rp_startofpacket
	wire          master_avalon_universal_master_0_limiter_rsp_src_endofpacket;                        // master_avalon_universal_master_0_limiter:rsp_src_endofpacket -> master_avalon_universal_master_0_agent:rp_endofpacket
	wire          cmd_demux_src0_valid;                                                                // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [112:0] cmd_demux_src0_data;                                                                 // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                                // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [2:0] cmd_demux_src0_channel;                                                              // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                        // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                          // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                                                // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [112:0] cmd_demux_src1_data;                                                                 // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                                                // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [2:0] cmd_demux_src1_channel;                                                              // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                                        // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                                          // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                                                // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [112:0] cmd_demux_src2_data;                                                                 // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                                                // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [2:0] cmd_demux_src2_channel;                                                              // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                                        // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                                          // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          rsp_demux_src0_valid;                                                                // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [112:0] rsp_demux_src0_data;                                                                 // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                                // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [2:0] rsp_demux_src0_channel;                                                              // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                        // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                          // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                            // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [112:0] rsp_demux_001_src0_data;                                                             // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                                            // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [2:0] rsp_demux_001_src0_channel;                                                          // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                                    // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                                      // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                            // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [112:0] rsp_demux_002_src0_data;                                                             // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                                            // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [2:0] rsp_demux_002_src0_channel;                                                          // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                                    // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                                      // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire    [2:0] master_avalon_universal_master_0_limiter_cmd_valid_data;                             // master_avalon_universal_master_0_limiter:cmd_src_valid -> cmd_demux:sink_valid

	address_decoder_channel_altera_merlin_master_translator_181_mhudjri #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (3),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0)
	) master_avalon_universal_master_0_translator (
		.clk                    (csr_clk_clk_clk),                                                                     //   input,   width = 1,                       clk.clk
		.reset                  (master_reset_reset_bridge_in_reset_reset),                                            //   input,   width = 1,                     reset.reset
		.uav_address            (master_avalon_universal_master_0_translator_avalon_universal_master_0_address),       //  output,  width = 32, avalon_universal_master_0.address
		.uav_burstcount         (master_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount),    //  output,   width = 3,                          .burstcount
		.uav_read               (master_avalon_universal_master_0_translator_avalon_universal_master_0_read),          //  output,   width = 1,                          .read
		.uav_write              (master_avalon_universal_master_0_translator_avalon_universal_master_0_write),         //  output,   width = 1,                          .write
		.uav_waitrequest        (master_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest),   //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (master_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid), //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (master_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable),    //  output,   width = 4,                          .byteenable
		.uav_readdata           (master_avalon_universal_master_0_translator_avalon_universal_master_0_readdata),      //   input,  width = 32,                          .readdata
		.uav_writedata          (master_avalon_universal_master_0_translator_avalon_universal_master_0_writedata),     //  output,  width = 32,                          .writedata
		.uav_lock               (master_avalon_universal_master_0_translator_avalon_universal_master_0_lock),          //  output,   width = 1,                          .lock
		.uav_debugaccess        (master_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess),   //  output,   width = 1,                          .debugaccess
		.av_address             (master_avalon_universal_master_0_address),                                            //   input,  width = 32,      avalon_anti_master_0.address
		.av_waitrequest         (master_avalon_universal_master_0_waitrequest),                                        //  output,   width = 1,                          .waitrequest
		.av_burstcount          (master_avalon_universal_master_0_burstcount),                                         //   input,   width = 3,                          .burstcount
		.av_byteenable          (master_avalon_universal_master_0_byteenable),                                         //   input,   width = 4,                          .byteenable
		.av_read                (master_avalon_universal_master_0_read),                                               //   input,   width = 1,                          .read
		.av_readdata            (master_avalon_universal_master_0_readdata),                                           //  output,  width = 32,                          .readdata
		.av_readdatavalid       (master_avalon_universal_master_0_readdatavalid),                                      //  output,   width = 1,                          .readdatavalid
		.av_write               (master_avalon_universal_master_0_write),                                              //   input,   width = 1,                          .write
		.av_writedata           (master_avalon_universal_master_0_writedata),                                          //   input,  width = 32,                          .writedata
		.av_lock                (master_avalon_universal_master_0_lock),                                               //   input,   width = 1,                          .lock
		.av_debugaccess         (master_avalon_universal_master_0_debugaccess),                                        //   input,   width = 1,                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                                                // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                                // (terminated),                                        
		.av_chipselect          (1'b0),                                                                                // (terminated),                                        
		.uav_clken              (),                                                                                    // (terminated),                                        
		.av_clken               (1'b1),                                                                                // (terminated),                                        
		.uav_response           (2'b00),                                                                               // (terminated),                                        
		.av_response            (),                                                                                    // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                                // (terminated),                                        
		.av_writeresponsevalid  ()                                                                                     // (terminated),                                        
	);

	address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a #(
		.AV_ADDRESS_W                   (12),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) mac_avalon_universal_slave_0_translator (
		.clk                    (csr_clk_clk_clk),                                     //   input,   width = 1,                      clk.clk
		.reset                  (master_reset_reset_bridge_in_reset_reset),            //   input,   width = 1,                    reset.reset
		.uav_address            (mac_avalon_universal_slave_0_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (mac_avalon_universal_slave_0_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (mac_avalon_universal_slave_0_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (mac_avalon_universal_slave_0_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (mac_avalon_universal_slave_0_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (mac_avalon_universal_slave_0_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (mac_avalon_universal_slave_0_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (mac_avalon_universal_slave_0_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (mac_avalon_universal_slave_0_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (mac_avalon_universal_slave_0_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (mac_avalon_universal_slave_0_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (mac_avalon_universal_slave_0_address),                //  output,  width = 12,      avalon_anti_slave_0.address
		.av_write               (mac_avalon_universal_slave_0_write),                  //  output,   width = 1,                         .write
		.av_read                (mac_avalon_universal_slave_0_read),                   //  output,   width = 1,                         .read
		.av_readdata            (mac_avalon_universal_slave_0_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (mac_avalon_universal_slave_0_writedata),              //  output,  width = 32,                         .writedata
		.av_burstcount          (mac_avalon_universal_slave_0_burstcount),             //  output,   width = 3,                         .burstcount
		.av_byteenable          (mac_avalon_universal_slave_0_byteenable),             //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (mac_avalon_universal_slave_0_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (mac_avalon_universal_slave_0_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_lock                (mac_avalon_universal_slave_0_lock),                   //  output,   width = 1,                         .lock
		.av_debugaccess         (mac_avalon_universal_slave_0_debugaccess),            //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                    // (terminated),                                       
		.av_beginbursttransfer  (),                                                    // (terminated),                                       
		.av_writebyteenable     (),                                                    // (terminated),                                       
		.av_chipselect          (),                                                    // (terminated),                                       
		.av_clken               (),                                                    // (terminated),                                       
		.uav_clken              (1'b0),                                                // (terminated),                                       
		.av_outputenable        (),                                                    // (terminated),                                       
		.uav_response           (),                                                    // (terminated),                                       
		.av_response            (2'b00),                                               // (terminated),                                       
		.uav_writeresponsevalid (),                                                    // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                 // (terminated),                                       
	);

	address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a #(
		.AV_ADDRESS_W                   (13),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) phy_avalon_universal_slave_0_translator (
		.clk                    (csr_clk_clk_clk),                                     //   input,   width = 1,                      clk.clk
		.reset                  (master_reset_reset_bridge_in_reset_reset),            //   input,   width = 1,                    reset.reset
		.uav_address            (phy_avalon_universal_slave_0_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (phy_avalon_universal_slave_0_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (phy_avalon_universal_slave_0_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (phy_avalon_universal_slave_0_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (phy_avalon_universal_slave_0_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (phy_avalon_universal_slave_0_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (phy_avalon_universal_slave_0_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (phy_avalon_universal_slave_0_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (phy_avalon_universal_slave_0_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (phy_avalon_universal_slave_0_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (phy_avalon_universal_slave_0_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (phy_avalon_universal_slave_0_address),                //  output,  width = 13,      avalon_anti_slave_0.address
		.av_write               (phy_avalon_universal_slave_0_write),                  //  output,   width = 1,                         .write
		.av_read                (phy_avalon_universal_slave_0_read),                   //  output,   width = 1,                         .read
		.av_readdata            (phy_avalon_universal_slave_0_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (phy_avalon_universal_slave_0_writedata),              //  output,  width = 32,                         .writedata
		.av_burstcount          (phy_avalon_universal_slave_0_burstcount),             //  output,   width = 3,                         .burstcount
		.av_byteenable          (phy_avalon_universal_slave_0_byteenable),             //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (phy_avalon_universal_slave_0_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (phy_avalon_universal_slave_0_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_lock                (phy_avalon_universal_slave_0_lock),                   //  output,   width = 1,                         .lock
		.av_debugaccess         (phy_avalon_universal_slave_0_debugaccess),            //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                    // (terminated),                                       
		.av_beginbursttransfer  (),                                                    // (terminated),                                       
		.av_writebyteenable     (),                                                    // (terminated),                                       
		.av_chipselect          (),                                                    // (terminated),                                       
		.av_clken               (),                                                    // (terminated),                                       
		.uav_clken              (1'b0),                                                // (terminated),                                       
		.av_outputenable        (),                                                    // (terminated),                                       
		.uav_response           (),                                                    // (terminated),                                       
		.av_response            (2'b00),                                               // (terminated),                                       
		.uav_writeresponsevalid (),                                                    // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                 // (terminated),                                       
	);

	address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a #(
		.AV_ADDRESS_W                   (12),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (3),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) xcvr_rcfg_avalon_universal_slave_0_translator (
		.clk                    (csr_clk_clk_clk),                                           //   input,   width = 1,                      clk.clk
		.reset                  (master_reset_reset_bridge_in_reset_reset),                  //   input,   width = 1,                    reset.reset
		.uav_address            (xcvr_rcfg_avalon_universal_slave_0_agent_m0_address),       //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (xcvr_rcfg_avalon_universal_slave_0_agent_m0_burstcount),    //   input,   width = 3,                         .burstcount
		.uav_read               (xcvr_rcfg_avalon_universal_slave_0_agent_m0_read),          //   input,   width = 1,                         .read
		.uav_write              (xcvr_rcfg_avalon_universal_slave_0_agent_m0_write),         //   input,   width = 1,                         .write
		.uav_waitrequest        (xcvr_rcfg_avalon_universal_slave_0_agent_m0_waitrequest),   //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (xcvr_rcfg_avalon_universal_slave_0_agent_m0_readdatavalid), //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (xcvr_rcfg_avalon_universal_slave_0_agent_m0_byteenable),    //   input,   width = 4,                         .byteenable
		.uav_readdata           (xcvr_rcfg_avalon_universal_slave_0_agent_m0_readdata),      //  output,  width = 32,                         .readdata
		.uav_writedata          (xcvr_rcfg_avalon_universal_slave_0_agent_m0_writedata),     //   input,  width = 32,                         .writedata
		.uav_lock               (xcvr_rcfg_avalon_universal_slave_0_agent_m0_lock),          //   input,   width = 1,                         .lock
		.uav_debugaccess        (xcvr_rcfg_avalon_universal_slave_0_agent_m0_debugaccess),   //   input,   width = 1,                         .debugaccess
		.av_address             (xcvr_rcfg_avalon_universal_slave_0_address),                //  output,  width = 12,      avalon_anti_slave_0.address
		.av_write               (xcvr_rcfg_avalon_universal_slave_0_write),                  //  output,   width = 1,                         .write
		.av_read                (xcvr_rcfg_avalon_universal_slave_0_read),                   //  output,   width = 1,                         .read
		.av_readdata            (xcvr_rcfg_avalon_universal_slave_0_readdata),               //   input,  width = 32,                         .readdata
		.av_writedata           (xcvr_rcfg_avalon_universal_slave_0_writedata),              //  output,  width = 32,                         .writedata
		.av_burstcount          (xcvr_rcfg_avalon_universal_slave_0_burstcount),             //  output,   width = 3,                         .burstcount
		.av_byteenable          (xcvr_rcfg_avalon_universal_slave_0_byteenable),             //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (xcvr_rcfg_avalon_universal_slave_0_readdatavalid),          //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (xcvr_rcfg_avalon_universal_slave_0_waitrequest),            //   input,   width = 1,                         .waitrequest
		.av_lock                (xcvr_rcfg_avalon_universal_slave_0_lock),                   //  output,   width = 1,                         .lock
		.av_debugaccess         (xcvr_rcfg_avalon_universal_slave_0_debugaccess),            //  output,   width = 1,                         .debugaccess
		.av_begintransfer       (),                                                          // (terminated),                                       
		.av_beginbursttransfer  (),                                                          // (terminated),                                       
		.av_writebyteenable     (),                                                          // (terminated),                                       
		.av_chipselect          (),                                                          // (terminated),                                       
		.av_clken               (),                                                          // (terminated),                                       
		.uav_clken              (1'b0),                                                      // (terminated),                                       
		.av_outputenable        (),                                                          // (terminated),                                       
		.uav_response           (),                                                          // (terminated),                                       
		.av_response            (2'b00),                                                     // (terminated),                                       
		.uav_writeresponsevalid (),                                                          // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                       // (terminated),                                       
	);

	address_decoder_channel_altera_merlin_master_agent_181_t5eyqrq #(
		.PKT_WUNIQUE               (112),
		.PKT_DOMAIN_H              (111),
		.PKT_DOMAIN_L              (110),
		.PKT_SNOOP_H               (109),
		.PKT_SNOOP_L               (106),
		.PKT_BARRIER_H             (105),
		.PKT_BARRIER_L             (104),
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_QOS_H                 (86),
		.PKT_QOS_L                 (86),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_CACHE_H               (98),
		.PKT_CACHE_L               (95),
		.PKT_THREAD_ID_H           (91),
		.PKT_THREAD_ID_L           (91),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.ST_DATA_W                 (113),
		.ST_CHANNEL_W              (3),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.DOMAIN_VALUE              (3),
		.BARRIER_VALUE             (0),
		.SNOOP_VALUE               (0),
		.WUNIQUE_VALUE             (0),
		.SYNC_RESET                (0)
	) master_avalon_universal_master_0_agent (
		.clk                   (csr_clk_clk_clk),                                                                     //   input,    width = 1,       clk.clk
		.reset                 (master_reset_reset_bridge_in_reset_reset),                                            //   input,    width = 1, clk_reset.reset
		.av_address            (master_avalon_universal_master_0_translator_avalon_universal_master_0_address),       //   input,   width = 32,        av.address
		.av_write              (master_avalon_universal_master_0_translator_avalon_universal_master_0_write),         //   input,    width = 1,          .write
		.av_read               (master_avalon_universal_master_0_translator_avalon_universal_master_0_read),          //   input,    width = 1,          .read
		.av_writedata          (master_avalon_universal_master_0_translator_avalon_universal_master_0_writedata),     //   input,   width = 32,          .writedata
		.av_readdata           (master_avalon_universal_master_0_translator_avalon_universal_master_0_readdata),      //  output,   width = 32,          .readdata
		.av_waitrequest        (master_avalon_universal_master_0_translator_avalon_universal_master_0_waitrequest),   //  output,    width = 1,          .waitrequest
		.av_readdatavalid      (master_avalon_universal_master_0_translator_avalon_universal_master_0_readdatavalid), //  output,    width = 1,          .readdatavalid
		.av_byteenable         (master_avalon_universal_master_0_translator_avalon_universal_master_0_byteenable),    //   input,    width = 4,          .byteenable
		.av_burstcount         (master_avalon_universal_master_0_translator_avalon_universal_master_0_burstcount),    //   input,    width = 3,          .burstcount
		.av_debugaccess        (master_avalon_universal_master_0_translator_avalon_universal_master_0_debugaccess),   //   input,    width = 1,          .debugaccess
		.av_lock               (master_avalon_universal_master_0_translator_avalon_universal_master_0_lock),          //   input,    width = 1,          .lock
		.cp_valid              (master_avalon_universal_master_0_agent_cp_valid),                                     //  output,    width = 1,        cp.valid
		.cp_data               (master_avalon_universal_master_0_agent_cp_data),                                      //  output,  width = 113,          .data
		.cp_startofpacket      (master_avalon_universal_master_0_agent_cp_startofpacket),                             //  output,    width = 1,          .startofpacket
		.cp_endofpacket        (master_avalon_universal_master_0_agent_cp_endofpacket),                               //  output,    width = 1,          .endofpacket
		.cp_ready              (master_avalon_universal_master_0_agent_cp_ready),                                     //   input,    width = 1,          .ready
		.rp_valid              (master_avalon_universal_master_0_limiter_rsp_src_valid),                              //   input,    width = 1,        rp.valid
		.rp_data               (master_avalon_universal_master_0_limiter_rsp_src_data),                               //   input,  width = 113,          .data
		.rp_channel            (master_avalon_universal_master_0_limiter_rsp_src_channel),                            //   input,    width = 3,          .channel
		.rp_startofpacket      (master_avalon_universal_master_0_limiter_rsp_src_startofpacket),                      //   input,    width = 1,          .startofpacket
		.rp_endofpacket        (master_avalon_universal_master_0_limiter_rsp_src_endofpacket),                        //   input,    width = 1,          .endofpacket
		.rp_ready              (master_avalon_universal_master_0_limiter_rsp_src_ready),                              //  output,    width = 1,          .ready
		.av_response           (),                                                                                    // (terminated),                         
		.av_writeresponsevalid ()                                                                                     // (terminated),                         
	);

	address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) mac_avalon_universal_slave_0_agent (
		.clk                     (csr_clk_clk_clk),                                               //   input,    width = 1,             clk.clk
		.reset                   (master_reset_reset_bridge_in_reset_reset),                      //   input,    width = 1,       clk_reset.reset
		.m0_address              (mac_avalon_universal_slave_0_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (mac_avalon_universal_slave_0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (mac_avalon_universal_slave_0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (mac_avalon_universal_slave_0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (mac_avalon_universal_slave_0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (mac_avalon_universal_slave_0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (mac_avalon_universal_slave_0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (mac_avalon_universal_slave_0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (mac_avalon_universal_slave_0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (mac_avalon_universal_slave_0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (mac_avalon_universal_slave_0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (mac_avalon_universal_slave_0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (mac_avalon_universal_slave_0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (mac_avalon_universal_slave_0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (mac_avalon_universal_slave_0_agent_rp_data),                    //  output,  width = 113,                .data
		.rp_startofpacket        (mac_avalon_universal_slave_0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                             //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                             //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                              //   input,  width = 113,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                     //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                       //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                           //   input,    width = 3,                .channel
		.rf_sink_ready           (mac_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (mac_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (mac_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (mac_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (mac_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //   input,  width = 114,                .data
		.rf_source_ready         (mac_avalon_universal_slave_0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (mac_avalon_universal_slave_0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (mac_avalon_universal_slave_0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (mac_avalon_universal_slave_0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (mac_avalon_universal_slave_0_agent_rf_source_data),             //  output,  width = 114,                .data
		.rdata_fifo_sink_ready   (mac_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (mac_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (mac_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (mac_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (mac_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (mac_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                           // (terminated),                               
	);

	address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) mac_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (csr_clk_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset             (master_reset_reset_bridge_in_reset_reset),                      //   input,    width = 1, clk_reset.reset
		.in_data           (mac_avalon_universal_slave_0_agent_rf_source_data),             //   input,  width = 114,        in.data
		.in_valid          (mac_avalon_universal_slave_0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (mac_avalon_universal_slave_0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (mac_avalon_universal_slave_0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (mac_avalon_universal_slave_0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (mac_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //  output,  width = 114,       out.data
		.out_valid         (mac_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (mac_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (mac_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (mac_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated),                         
		.csr_read          (1'b0),                                                          // (terminated),                         
		.csr_write         (1'b0),                                                          // (terminated),                         
		.csr_readdata      (),                                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated),                         
		.almost_full_data  (),                                                              // (terminated),                         
		.almost_empty_data (),                                                              // (terminated),                         
		.in_empty          (1'b0),                                                          // (terminated),                         
		.out_empty         (),                                                              // (terminated),                         
		.in_error          (1'b0),                                                          // (terminated),                         
		.out_error         (),                                                              // (terminated),                         
		.in_channel        (1'b0),                                                          // (terminated),                         
		.out_channel       ()                                                               // (terminated),                         
	);

	address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) phy_avalon_universal_slave_0_agent (
		.clk                     (csr_clk_clk_clk),                                               //   input,    width = 1,             clk.clk
		.reset                   (master_reset_reset_bridge_in_reset_reset),                      //   input,    width = 1,       clk_reset.reset
		.m0_address              (phy_avalon_universal_slave_0_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (phy_avalon_universal_slave_0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (phy_avalon_universal_slave_0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (phy_avalon_universal_slave_0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (phy_avalon_universal_slave_0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (phy_avalon_universal_slave_0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (phy_avalon_universal_slave_0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (phy_avalon_universal_slave_0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (phy_avalon_universal_slave_0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (phy_avalon_universal_slave_0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (phy_avalon_universal_slave_0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (phy_avalon_universal_slave_0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (phy_avalon_universal_slave_0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (phy_avalon_universal_slave_0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (phy_avalon_universal_slave_0_agent_rp_data),                    //  output,  width = 113,                .data
		.rp_startofpacket        (phy_avalon_universal_slave_0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                         //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                         //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                                          //   input,  width = 113,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                 //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                   //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                       //   input,    width = 3,                .channel
		.rf_sink_ready           (phy_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (phy_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (phy_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (phy_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (phy_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //   input,  width = 114,                .data
		.rf_source_ready         (phy_avalon_universal_slave_0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (phy_avalon_universal_slave_0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (phy_avalon_universal_slave_0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (phy_avalon_universal_slave_0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (phy_avalon_universal_slave_0_agent_rf_source_data),             //  output,  width = 114,                .data
		.rdata_fifo_sink_ready   (phy_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (phy_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (phy_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (phy_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (phy_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (phy_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                         // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                          // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                           // (terminated),                               
	);

	address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) phy_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (csr_clk_clk_clk),                                               //   input,    width = 1,       clk.clk
		.reset             (master_reset_reset_bridge_in_reset_reset),                      //   input,    width = 1, clk_reset.reset
		.in_data           (phy_avalon_universal_slave_0_agent_rf_source_data),             //   input,  width = 114,        in.data
		.in_valid          (phy_avalon_universal_slave_0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (phy_avalon_universal_slave_0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (phy_avalon_universal_slave_0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (phy_avalon_universal_slave_0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (phy_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //  output,  width = 114,       out.data
		.out_valid         (phy_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (phy_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (phy_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (phy_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                         // (terminated),                         
		.csr_read          (1'b0),                                                          // (terminated),                         
		.csr_write         (1'b0),                                                          // (terminated),                         
		.csr_readdata      (),                                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                          // (terminated),                         
		.almost_full_data  (),                                                              // (terminated),                         
		.almost_empty_data (),                                                              // (terminated),                         
		.in_empty          (1'b0),                                                          // (terminated),                         
		.out_empty         (),                                                              // (terminated),                         
		.in_error          (1'b0),                                                          // (terminated),                         
		.out_error         (),                                                              // (terminated),                         
		.in_channel        (1'b0),                                                          // (terminated),                         
		.out_channel       ()                                                               // (terminated),                         
	);

	address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (3),
		.ST_DATA_W                 (113),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (0)
	) xcvr_rcfg_avalon_universal_slave_0_agent (
		.clk                     (csr_clk_clk_clk),                                                     //   input,    width = 1,             clk.clk
		.reset                   (master_reset_reset_bridge_in_reset_reset),                            //   input,    width = 1,       clk_reset.reset
		.m0_address              (xcvr_rcfg_avalon_universal_slave_0_agent_m0_address),                 //  output,   width = 32,              m0.address
		.m0_burstcount           (xcvr_rcfg_avalon_universal_slave_0_agent_m0_burstcount),              //  output,    width = 3,                .burstcount
		.m0_byteenable           (xcvr_rcfg_avalon_universal_slave_0_agent_m0_byteenable),              //  output,    width = 4,                .byteenable
		.m0_debugaccess          (xcvr_rcfg_avalon_universal_slave_0_agent_m0_debugaccess),             //  output,    width = 1,                .debugaccess
		.m0_lock                 (xcvr_rcfg_avalon_universal_slave_0_agent_m0_lock),                    //  output,    width = 1,                .lock
		.m0_readdata             (xcvr_rcfg_avalon_universal_slave_0_agent_m0_readdata),                //   input,   width = 32,                .readdata
		.m0_readdatavalid        (xcvr_rcfg_avalon_universal_slave_0_agent_m0_readdatavalid),           //   input,    width = 1,                .readdatavalid
		.m0_read                 (xcvr_rcfg_avalon_universal_slave_0_agent_m0_read),                    //  output,    width = 1,                .read
		.m0_waitrequest          (xcvr_rcfg_avalon_universal_slave_0_agent_m0_waitrequest),             //   input,    width = 1,                .waitrequest
		.m0_writedata            (xcvr_rcfg_avalon_universal_slave_0_agent_m0_writedata),               //  output,   width = 32,                .writedata
		.m0_write                (xcvr_rcfg_avalon_universal_slave_0_agent_m0_write),                   //  output,    width = 1,                .write
		.rp_endofpacket          (xcvr_rcfg_avalon_universal_slave_0_agent_rp_endofpacket),             //  output,    width = 1,              rp.endofpacket
		.rp_ready                (xcvr_rcfg_avalon_universal_slave_0_agent_rp_ready),                   //   input,    width = 1,                .ready
		.rp_valid                (xcvr_rcfg_avalon_universal_slave_0_agent_rp_valid),                   //  output,    width = 1,                .valid
		.rp_data                 (xcvr_rcfg_avalon_universal_slave_0_agent_rp_data),                    //  output,  width = 113,                .data
		.rp_startofpacket        (xcvr_rcfg_avalon_universal_slave_0_agent_rp_startofpacket),           //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                               //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                               //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_002_src_data),                                                //   input,  width = 113,                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                       //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                         //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                             //   input,    width = 3,                .channel
		.rf_sink_ready           (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //   input,    width = 1,                .endofpacket
		.rf_sink_data            (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //   input,  width = 114,                .data
		.rf_source_ready         (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_ready),            //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_valid),            //  output,    width = 1,                .valid
		.rf_source_startofpacket (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_startofpacket),    //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_endofpacket),      //  output,    width = 1,                .endofpacket
		.rf_source_data          (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_data),             //  output,  width = 114,                .data
		.rdata_fifo_sink_ready   (xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (xcvr_rcfg_avalon_universal_slave_0_agent_rdata_fifo_src_data),        //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                               // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                 // (terminated),                               
	);

	address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (114),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo (
		.clk               (csr_clk_clk_clk),                                                     //   input,    width = 1,       clk.clk
		.reset             (master_reset_reset_bridge_in_reset_reset),                            //   input,    width = 1, clk_reset.reset
		.in_data           (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_data),             //   input,  width = 114,        in.data
		.in_valid          (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (xcvr_rcfg_avalon_universal_slave_0_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_data),          //  output,  width = 114,       out.data
		.out_valid         (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                               // (terminated),                         
		.csr_read          (1'b0),                                                                // (terminated),                         
		.csr_write         (1'b0),                                                                // (terminated),                         
		.csr_readdata      (),                                                                    // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                                // (terminated),                         
		.almost_full_data  (),                                                                    // (terminated),                         
		.almost_empty_data (),                                                                    // (terminated),                         
		.in_empty          (1'b0),                                                                // (terminated),                         
		.out_empty         (),                                                                    // (terminated),                         
		.in_error          (1'b0),                                                                // (terminated),                         
		.out_error         (),                                                                    // (terminated),                         
		.in_channel        (1'b0),                                                                // (terminated),                         
		.out_channel       ()                                                                     // (terminated),                         
	);

	address_decoder_channel_altera_merlin_router_181_4jbpu4a router (
		.sink_ready         (master_avalon_universal_master_0_agent_cp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (master_avalon_universal_master_0_agent_cp_valid),         //   input,    width = 1,          .valid
		.sink_data          (master_avalon_universal_master_0_agent_cp_data),          //   input,  width = 113,          .data
		.sink_startofpacket (master_avalon_universal_master_0_agent_cp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (master_avalon_universal_master_0_agent_cp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (csr_clk_clk_clk),                                         //   input,    width = 1,       clk.clk
		.reset              (master_reset_reset_bridge_in_reset_reset),                //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                        //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                        //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                         //  output,  width = 113,          .data
		.src_channel        (router_src_channel),                                      //  output,    width = 3,          .channel
		.src_startofpacket  (router_src_startofpacket),                                //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                   //  output,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_router_181_uk6yv3a router_001 (
		.sink_ready         (mac_avalon_universal_slave_0_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (mac_avalon_universal_slave_0_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (mac_avalon_universal_slave_0_agent_rp_data),          //   input,  width = 113,          .data
		.sink_startofpacket (mac_avalon_universal_slave_0_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (mac_avalon_universal_slave_0_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (csr_clk_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset              (master_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                 //  output,  width = 113,          .data
		.src_channel        (router_001_src_channel),                              //  output,    width = 3,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_router_181_uk6yv3a router_002 (
		.sink_ready         (phy_avalon_universal_slave_0_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (phy_avalon_universal_slave_0_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (phy_avalon_universal_slave_0_agent_rp_data),          //   input,  width = 113,          .data
		.sink_startofpacket (phy_avalon_universal_slave_0_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (phy_avalon_universal_slave_0_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (csr_clk_clk_clk),                                     //   input,    width = 1,       clk.clk
		.reset              (master_reset_reset_bridge_in_reset_reset),            //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                 //  output,  width = 113,          .data
		.src_channel        (router_002_src_channel),                              //  output,    width = 3,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                        //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                           //  output,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_router_181_uk6yv3a router_003 (
		.sink_ready         (xcvr_rcfg_avalon_universal_slave_0_agent_rp_ready),         //  output,    width = 1,      sink.ready
		.sink_valid         (xcvr_rcfg_avalon_universal_slave_0_agent_rp_valid),         //   input,    width = 1,          .valid
		.sink_data          (xcvr_rcfg_avalon_universal_slave_0_agent_rp_data),          //   input,  width = 113,          .data
		.sink_startofpacket (xcvr_rcfg_avalon_universal_slave_0_agent_rp_startofpacket), //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (xcvr_rcfg_avalon_universal_slave_0_agent_rp_endofpacket),   //   input,    width = 1,          .endofpacket
		.clk                (csr_clk_clk_clk),                                           //   input,    width = 1,       clk.clk
		.reset              (master_reset_reset_bridge_in_reset_reset),                  //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                      //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                      //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                       //  output,  width = 113,          .data
		.src_channel        (router_003_src_channel),                                    //  output,    width = 3,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                              //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                 //  output,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq #(
		.SYNC_RESET                (0),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (2),
		.PIPELINED                 (0),
		.ST_DATA_W                 (113),
		.ST_CHANNEL_W              (3),
		.VALID_WIDTH               (3),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) master_avalon_universal_master_0_limiter (
		.clk                    (csr_clk_clk_clk),                                                //   input,    width = 1,       clk.clk
		.reset                  (master_reset_reset_bridge_in_reset_reset),                       //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_src_ready),                                               //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_src_valid),                                               //   input,    width = 1,          .valid
		.cmd_sink_data          (router_src_data),                                                //   input,  width = 113,          .data
		.cmd_sink_channel       (router_src_channel),                                             //   input,    width = 3,          .channel
		.cmd_sink_startofpacket (router_src_startofpacket),                                       //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_src_endofpacket),                                         //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (master_avalon_universal_master_0_limiter_cmd_src_ready),         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (master_avalon_universal_master_0_limiter_cmd_src_data),          //  output,  width = 113,          .data
		.cmd_src_channel        (master_avalon_universal_master_0_limiter_cmd_src_channel),       //  output,    width = 3,          .channel
		.cmd_src_startofpacket  (master_avalon_universal_master_0_limiter_cmd_src_startofpacket), //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (master_avalon_universal_master_0_limiter_cmd_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_src_ready),                                              //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_src_valid),                                              //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_src_channel),                                            //   input,    width = 3,          .channel
		.rsp_sink_data          (rsp_mux_src_data),                                               //   input,  width = 113,          .data
		.rsp_sink_startofpacket (rsp_mux_src_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_src_endofpacket),                                        //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (master_avalon_universal_master_0_limiter_rsp_src_ready),         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (master_avalon_universal_master_0_limiter_rsp_src_valid),         //  output,    width = 1,          .valid
		.rsp_src_data           (master_avalon_universal_master_0_limiter_rsp_src_data),          //  output,  width = 113,          .data
		.rsp_src_channel        (master_avalon_universal_master_0_limiter_rsp_src_channel),       //  output,    width = 3,          .channel
		.rsp_src_startofpacket  (master_avalon_universal_master_0_limiter_rsp_src_startofpacket), //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (master_avalon_universal_master_0_limiter_rsp_src_endofpacket),   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (master_avalon_universal_master_0_limiter_cmd_valid_data)         //  output,    width = 3, cmd_valid.data
	);

	address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja cmd_demux (
		.clk                (csr_clk_clk_clk),                                                //   input,    width = 1,        clk.clk
		.reset              (master_reset_reset_bridge_in_reset_reset),                       //   input,    width = 1,  clk_reset.reset
		.sink_ready         (master_avalon_universal_master_0_limiter_cmd_src_ready),         //  output,    width = 1,       sink.ready
		.sink_channel       (master_avalon_universal_master_0_limiter_cmd_src_channel),       //   input,    width = 3,           .channel
		.sink_data          (master_avalon_universal_master_0_limiter_cmd_src_data),          //   input,  width = 113,           .data
		.sink_startofpacket (master_avalon_universal_master_0_limiter_cmd_src_startofpacket), //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (master_avalon_universal_master_0_limiter_cmd_src_endofpacket),   //   input,    width = 1,           .endofpacket
		.sink_valid         (master_avalon_universal_master_0_limiter_cmd_valid_data),        //   input,    width = 3, sink_valid.data
		.src0_ready         (cmd_demux_src0_ready),                                           //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                           //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_src0_data),                                            //  output,  width = 113,           .data
		.src0_channel       (cmd_demux_src0_channel),                                         //  output,    width = 3,           .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                   //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                     //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                           //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                           //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_src1_data),                                            //  output,  width = 113,           .data
		.src1_channel       (cmd_demux_src1_channel),                                         //  output,    width = 3,           .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                   //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                     //  output,    width = 1,           .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                           //   input,    width = 1,       src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                           //  output,    width = 1,           .valid
		.src2_data          (cmd_demux_src2_data),                                            //  output,  width = 113,           .data
		.src2_channel       (cmd_demux_src2_channel),                                         //  output,    width = 3,           .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                   //  output,    width = 1,           .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket)                                      //  output,    width = 1,           .endofpacket
	);

	address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy cmd_mux (
		.clk                 (csr_clk_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (master_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                        //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                        //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                         //  output,  width = 113,          .data
		.src_channel         (cmd_mux_src_channel),                      //  output,    width = 3,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                   //   input,    width = 3,          .channel
		.sink0_data          (cmd_demux_src0_data),                      //   input,  width = 113,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy cmd_mux_001 (
		.clk                 (csr_clk_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (master_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                    //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                    //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                     //  output,  width = 113,          .data
		.src_channel         (cmd_mux_001_src_channel),                  //  output,    width = 3,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),              //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                   //   input,    width = 3,          .channel
		.sink0_data          (cmd_demux_src1_data),                      //   input,  width = 113,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy cmd_mux_002 (
		.clk                 (csr_clk_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (master_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                    //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                    //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                     //  output,  width = 113,          .data
		.src_channel         (cmd_mux_002_src_channel),                  //  output,    width = 3,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),              //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                   //   input,    width = 3,          .channel
		.sink0_data          (cmd_demux_src2_data),                      //   input,  width = 113,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket)                //   input,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea rsp_demux (
		.clk                (csr_clk_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (master_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                   //   input,    width = 3,          .channel
		.sink_data          (router_001_src_data),                      //   input,  width = 113,          .data
		.sink_startofpacket (router_001_src_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                     //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                     //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                      //  output,  width = 113,          .data
		.src0_channel       (rsp_demux_src0_channel),                   //  output,    width = 3,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),             //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket)                //  output,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea rsp_demux_001 (
		.clk                (csr_clk_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (master_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_002_src_ready),                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_002_src_channel),                   //   input,    width = 3,          .channel
		.sink_data          (router_002_src_data),                      //   input,  width = 113,          .data
		.sink_startofpacket (router_002_src_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_002_src_valid),                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                  //  output,  width = 113,          .data
		.src0_channel       (rsp_demux_001_src0_channel),               //  output,    width = 3,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket)            //  output,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea rsp_demux_002 (
		.clk                (csr_clk_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset              (master_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_003_src_ready),                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_003_src_channel),                   //   input,    width = 3,          .channel
		.sink_data          (router_003_src_data),                      //   input,  width = 113,          .data
		.sink_startofpacket (router_003_src_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_003_src_valid),                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                  //  output,  width = 113,          .data
		.src0_channel       (rsp_demux_002_src0_channel),               //  output,    width = 3,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket)            //  output,    width = 1,          .endofpacket
	);

	address_decoder_channel_altera_merlin_multiplexer_181_ldjjaaa rsp_mux (
		.clk                 (csr_clk_clk_clk),                          //   input,    width = 1,       clk.clk
		.reset               (master_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                        //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                        //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                         //  output,  width = 113,          .data
		.src_channel         (rsp_mux_src_channel),                      //  output,    width = 3,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                     //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                   //   input,    width = 3,          .channel
		.sink0_data          (rsp_demux_src0_data),                      //   input,  width = 113,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),               //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                 //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),               //   input,    width = 3,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                  //   input,  width = 113,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),           //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                 //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                 //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),               //   input,    width = 3,          .channel
		.sink2_data          (rsp_demux_002_src0_data),                  //   input,  width = 113,          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),         //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket)            //   input,    width = 1,          .endofpacket
	);

endmodule
