INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/Control_Unit/Control_Unit.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/Control_Unit/Control_Unit.srcs/sources_1/new/FR_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FR_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/Control_Unit/Control_Unit.srcs/sources_1/new/F_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/Control_Unit/Control_Unit.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/Control_Unit/Control_Unit.srcs/sources_1/new/Sync_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/Control_Unit/Control_Unit.srcs/sources_1/new/Control_Unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Control_Unit
