Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: max11643_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "max11643_interface.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "max11643_interface"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : max11643_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/NeeQoo/Desktop/spi_controller.v" into library work
Parsing module <spi_controller>.
Analyzing Verilog file "C:/Users/NeeQoo/Desktop/max11643_interface.v" into library work
Parsing module <max11643_interface>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <max11643_interface>.

Elaborating module <spi_controller>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <max11643_interface>.
    Related source file is "C:/Users/NeeQoo/Desktop/max11643_interface.v".
    Found 1-bit register for signal <spi_ctrl_wr>.
    Found 8-bit register for signal <SPI_CTRL_DIN>.
    Found 8-bit register for signal <ADC_DATA>.
    Found 1-bit register for signal <cur_nd>.
    Found 4-bit register for signal <CUR_ADC_CH>.
    Found 8-bit register for signal <CUR_CNT>.
    Found 3-bit register for signal <CUR_STATE_STACK>.
    Found 4-bit register for signal <CUR_STATE>.
    Found 8-bit adder for signal <CUR_CNT[7]_GND_1_o_add_14_OUT> created at line 103.
    Found 4-bit adder for signal <CUR_ADC_CH[3]_GND_1_o_add_33_OUT> created at line 197.
    Found 16x9-bit Read Only RAM for signal <BIT_MASK>
    Found 16x2-bit Read Only RAM for signal <_n0269>
    Found 8-bit comparator greater for signal <CUR_CNT[7]_START_DELAY[7]_LessThan_14_o> created at line 102
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <max11643_interface> synthesized.

Synthesizing Unit <spi_controller>.
    Related source file is "C:/Users/NeeQoo/Desktop/spi_controller.v".
    Found 4-bit register for signal <CUR_DLY_CNT>.
    Found 3-bit register for signal <CUR_BIT_CNT>.
    Found 8-bit register for signal <CUR_WR_SREG>.
    Found 1-bit register for signal <cs>.
    Found 1-bit register for signal <sclk>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <DOUT>.
    Found 3-bit register for signal <CUR_STATE>.
    Found finite state machine <FSM_0> for signal <CUR_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | ref_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <CUR_DLY_CNT[3]_GND_2_o_add_24_OUT> created at line 136.
    Found 3-bit adder for signal <CUR_BIT_CNT[2]_GND_2_o_add_29_OUT> created at line 151.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_controller> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port Read Only RAM                    : 1
 16x9-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 8-bit adder                                           : 1
# Registers                                            : 14
 1-bit register                                        : 3
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 3
 8-bit register                                        : 5
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <max11643_interface>.
The following registers are absorbed into counter <CUR_CNT>: 1 register on signal <CUR_CNT>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <CUR_ADC_CH> prevents it from being combined with the RAM <Mram_BIT_MASK> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CUR_ADC_CH>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <BIT_MASK>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0269> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CUR_STATE>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <max11643_interface> synthesized (advanced).

Synthesizing (advanced) Unit <spi_controller>.
The following registers are absorbed into counter <CUR_BIT_CNT>: 1 register on signal <CUR_BIT_CNT>.
Unit <spi_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port distributed Read Only RAM        : 1
 16x9-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 2
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <blk_spi_ctrl/FSM_0> on signal <CUR_STATE[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------
INFO:Xst:2261 - The FF/Latch <SPI_CTRL_DIN_0> in Unit <max11643_interface> is equivalent to the following 3 FFs/Latches, which will be removed : <SPI_CTRL_DIN_1> <SPI_CTRL_DIN_2> <SPI_CTRL_DIN_7> 

Optimizing unit <max11643_interface> ...

Optimizing unit <spi_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block max11643_interface, actual ratio is 2.
FlipFlop CUR_STATE_3 has been replicated 1 time(s)
FlipFlop blk_spi_ctrl/CUR_STATE_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 65
 Flip-Flops                                            : 65

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : max11643_interface.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 127
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 4
#      LUT3                        : 15
#      LUT4                        : 22
#      LUT5                        : 32
#      LUT6                        : 32
#      MUXCY                       : 7
#      MUXF7                       : 4
#      XORCY                       : 8
# FlipFlops/Latches                : 65
#      FDR                         : 25
#      FDRE                        : 39
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 11
#      OBUF                        : 20

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              65  out of  11440     0%  
 Number of Slice LUTs:                  107  out of   5720     1%  
    Number used as Logic:               107  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    113
   Number with an unused Flip Flop:      48  out of    113    42%  
   Number with an unused LUT:             6  out of    113     5%  
   Number of fully used LUT-FF pairs:    59  out of    113    52%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    102    31%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ref_clk                            | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.357ns (Maximum Frequency: 229.516MHz)
   Minimum input arrival time before clock: 5.254ns
   Maximum output required time after clock: 5.929ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ref_clk'
  Clock period: 4.357ns (frequency: 229.516MHz)
  Total number of paths / destination ports: 849 / 103
-------------------------------------------------------------------------
Delay:               4.357ns (Levels of Logic = 3)
  Source:            CUR_CNT_3 (FF)
  Destination:       CUR_STATE_0 (FF)
  Source Clock:      ref_clk rising
  Destination Clock: ref_clk rising

  Data Path: CUR_CNT_3 to CUR_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   0.912  CUR_CNT_3 (CUR_CNT_3)
     LUT4:I2->O            1   0.250   1.112  CUR_CNT[7]_START_DELAY[7]_LessThan_14_o1_SW0 (N2)
     LUT5:I0->O            9   0.254   0.976  CUR_CNT[7]_START_DELAY[7]_LessThan_14_o21 (CUR_CNT[7]_START_DELAY[7]_LessThan_14_o)
     LUT5:I4->O            1   0.254   0.000  NEXT_STATE<0> (NEXT_STATE<0>)
     FDR:D                     0.074          CUR_STATE_0
    ----------------------------------------
    Total                      4.357ns (1.357ns logic, 3.000ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ref_clk'
  Total number of paths / destination ports: 219 / 103
-------------------------------------------------------------------------
Offset:              5.254ns (Levels of Logic = 4)
  Source:            START_DELAY<4> (PAD)
  Destination:       CUR_STATE_0 (FF)
  Destination Clock: ref_clk rising

  Data Path: START_DELAY<4> to CUR_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.002  START_DELAY_4_IBUF (START_DELAY_4_IBUF)
     LUT4:I0->O            1   0.254   1.112  CUR_CNT[7]_START_DELAY[7]_LessThan_14_o1_SW0 (N2)
     LUT5:I0->O            9   0.254   0.976  CUR_CNT[7]_START_DELAY[7]_LessThan_14_o21 (CUR_CNT[7]_START_DELAY[7]_LessThan_14_o)
     LUT5:I4->O            1   0.254   0.000  NEXT_STATE<0> (NEXT_STATE<0>)
     FDR:D                     0.074          CUR_STATE_0
    ----------------------------------------
    Total                      5.254ns (2.164ns logic, 3.090ns route)
                                       (41.2% logic, 58.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ref_clk'
  Total number of paths / destination ports: 56 / 20
-------------------------------------------------------------------------
Offset:              5.929ns (Levels of Logic = 2)
  Source:            CUR_ADC_CH_0 (FF)
  Destination:       ADC_RDY<7> (PAD)
  Source Clock:      ref_clk rising

  Data Path: CUR_ADC_CH_0 to ADC_RDY<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.525   1.557  CUR_ADC_CH_0 (CUR_ADC_CH_0)
     LUT5:I0->O            1   0.254   0.681  Mmux_ADC_RDY61 (ADC_RDY_5_OBUF)
     OBUF:I->O                 2.912          ADC_RDY_5_OBUF (ADC_RDY<5>)
    ----------------------------------------
    Total                      5.929ns (3.691ns logic, 2.238ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ref_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ref_clk        |    4.357|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.47 secs
 
--> 

Total memory usage is 231144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

