# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Fri Jul 22 10:32:56 2016
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: sangptse61252, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Batch File Name: pasde.do
# Did File Name: F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO/specctra.did
# Current time = Fri Jul 22 10:32:57 2016
# PCB F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-20.0000 ylo=-20.0000 xhi=34020.0000 yhi=22020.0000
# Total 9 Images Consolidated.
# Via VIA z=1, 2 xlo=-10.0000 ylo=-10.0000 xhi= 10.0000 yhi= 10.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Layers Processed: Signal Layers 2
# Components Placed 57, Images Processed 30, Padstacks Processed 12
# Nets Processed 57, Net Terminals 183
# PCB Area=748000000.000  EIC=15  Area/EIC=49866666.667  SMDs=34
# Total Pin Count: 215
# Signal Connections Created 126
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 126
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 412190.2800 Horizontal 75858.8510 Vertical 336331.4290
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 412190.2800 Horizontal 75384.0000 Vertical 336806.2800
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/SANGPH~1/AppData/Local/Temp/#Taaaaab55132.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Fri Jul 22 10:34:47 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 126
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 412190.2800 Horizontal 75858.8510 Vertical 336331.4290
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 412190.2800 Horizontal 75384.0000 Vertical 336806.2800
# Start Route Pass 1 of 25
# Routing 21 wires.
# Total Conflicts: 8 (Cross: 8, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 105
# Attempts 21 Successes 21 Failures 0 Vias 1
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# 3 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Start Route Pass 2 of 25
# Routing 13 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 105
# Attempts 12 Successes 12 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 25
# Start Route Pass 3 of 25
# Routing 0 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 105
# Attempts 0 Successes 0 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     8|     0|   0|  105|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|  105|    3|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|  105|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 105
# Signal Layers 2 Power Layers 0
# Wire Junctions 11, at vias 2 Total Vias 3
# Percent Connected   16.67
# Manhattan Length 412802.2900 Horizontal 76151.8980 Vertical 336650.3920
# Routed Length 13438.5000 Horizontal 8682.2800 Vertical 4756.2200
# Ratio Actual / Manhattan   0.0326
# Unconnected Length 399945.2800 Horizontal 66997.2800 Vertical 332948.0000
clean 2
# Current time = Fri Jul 22 10:34:49 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 105
# Signal Layers 2 Power Layers 0
# Wire Junctions 11, at vias 2 Total Vias 3
# Percent Connected   16.67
# Manhattan Length 412802.2900 Horizontal 76151.8980 Vertical 336650.3920
# Routed Length 13438.5000 Horizontal 8682.2800 Vertical 4756.2200
# Ratio Actual / Manhattan   0.0326
# Unconnected Length 399945.2800 Horizontal 66997.2800 Vertical 332948.0000
# Start Clean Pass 1 of 2
# Routing 37 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 105
# Attempts 29 Successes 29 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 34 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 105
# Attempts 31 Successes 31 Failures 0 Vias 3
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     8|     0|   0|  105|    1|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|     0|   0|  105|    3|    0|   0|100|  0:00:00|  0:00:00|
# Route    |  3|     0|     0|   0|  105|    3|    0|   0|  0|  0:00:00|  0:00:00|
# Clean    |  4|     0|     0|   0|  105|    3|    0|   0|   |  0:00:00|  0:00:00|
# Clean    |  5|     0|     0|   0|  105|    3|    0|   0|   |  0:00:00|  0:00:00|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:00
# 
# Wiring Statistics ----------------- F:/CP_SMARTGARDEN/ORCAD/ALLEGRO/ALLEGRO\CC1310LAUNCHPAD.dsn
# Nets 57 Connections 126 Unroutes 105
# Signal Layers 2 Power Layers 0
# Wire Junctions 11, at vias 2 Total Vias 3
# Percent Connected   16.67
# Manhattan Length 412904.2500 Horizontal 76179.9130 Vertical 336724.3370
# Routed Length 13188.7500 Horizontal 8670.0200 Vertical 4518.7300
# Ratio Actual / Manhattan   0.0319
# Unconnected Length 400418.5100 Horizontal 67454.0100 Vertical 332964.5000
write routes (changed_only) (reset_changed) C:/Users/SANGPH~1/AppData/Local/Temp/#Taaaaac55132.tmp
# Routing Written to File C:/Users/SANGPH~1/AppData/Local/Temp/#Taaaaac55132.tmp
quit
