// Initial wiring: [0, 17, 5, 18, 4, 15, 1, 12, 11, 19, 9, 14, 2, 10, 3, 7, 6, 16, 8, 13]
// Resulting wiring: [0, 17, 5, 18, 4, 15, 1, 12, 11, 19, 9, 14, 2, 10, 3, 7, 6, 16, 8, 13]
OPENQASM 2.0;
include "qelib1.inc";
qreg q[20];
cx q[3], q[2];
cx q[2], q[1];
cx q[1], q[0];
cx q[2], q[1];
cx q[3], q[2];
cx q[5], q[3];
cx q[3], q[2];
cx q[2], q[1];
cx q[1], q[0];
cx q[2], q[1];
cx q[5], q[3];
cx q[7], q[6];
cx q[8], q[7];
cx q[8], q[1];
cx q[9], q[8];
cx q[8], q[1];
cx q[9], q[8];
cx q[19], q[10];
cx q[16], q[17];
cx q[15], q[16];
cx q[11], q[17];
cx q[7], q[13];
cx q[5], q[14];
cx q[14], q[16];
cx q[1], q[7];
cx q[7], q[13];
cx q[13], q[16];
cx q[1], q[8];
cx q[0], q[9];
