// Seed: 1040894399
module module_0;
  always @(posedge 1 or posedge id_0) id_0 = id_0;
  reg   id_2 = ~id_2;
  logic id_3 = 1 + id_2;
  always @(negedge id_0) begin
    id_2 <= id_3 > 1'h0;
  end
endmodule
