# ACCEL-v1: Sparse Neural Network Accelerator

A high-performance FPGA-based accelerator for sparse neural networks using Block Sparse Row (BSR) format with INT8 quantization and row-stationary dataflow.

## ğŸ“ Project Structure

```
ACCEL-v1/
â”œâ”€â”€ accel/                    # Core accelerator implementation
â”‚   â”œâ”€â”€ python/              # Host software & training
â”‚   â”œâ”€â”€ data/                # Training data & weights
â”‚   â””â”€â”€ scripts/             # Helper scripts
â”‚
â”œâ”€â”€ rtl/                     # Verilog/SystemVerilog RTL
â”‚   â”œâ”€â”€ top/                 # Top-level integration
â”‚   â”œâ”€â”€ host_iface/          # AXI4-Lite + DMA communication
â”‚   â”œâ”€â”€ systolic/            # Systolic array (sparse & dense)
â”‚   â”œâ”€â”€ dma/                 # DMA engines (BSR & dense)
â”‚   â””â”€â”€ control/             # Control logic & CSRs
â”‚
â”œâ”€â”€ testbench/               # Verification infrastructure
â”‚   â”œâ”€â”€ unit/                # Per-module testbenches
â”‚   â”œâ”€â”€ integration/         # System-level tests
â”‚   â”œâ”€â”€ cocotb/             # Python/Verilog co-simulation
â”‚   â””â”€â”€ verilator/          # C++ Verilator tests
â”‚
â”œâ”€â”€ docs/                    # Documentation
â”‚   â”œâ”€â”€ architecture/        # Design documentation
â”‚   â”œâ”€â”€ verification/        # Test & verification docs
â”‚   â”œâ”€â”€ guides/             # How-to guides
â”‚   â””â”€â”€ project/            # Project management
â”‚
â”œâ”€â”€ scripts/                 # Build & test automation
â”‚   â”œâ”€â”€ build.sh            # Unified build script
â”‚   â”œâ”€â”€ test.sh             # Unified test runner
â”‚   â””â”€â”€ ci/                 # CI/CD scripts
â”‚
â””â”€â”€ build/                   # Generated files (gitignored)
    â”œâ”€â”€ sim/                 # Simulation outputs
    â”œâ”€â”€ synth/              # Synthesis outputs
    â””â”€â”€ logs/               # Build & test logs
```

## ğŸš€ Quick Start

### Build Everything
```bash
./scripts/build.sh
```

### Run All Tests
```bash
./scripts/test.sh
```

### Run Specific Tests
```bash
./scripts/test.sh python     # Python AXI simulator
./scripts/test.sh verilog    # Verilog testbench
./scripts/test.sh cocotb     # Cocotb integration
```

## ğŸ”§ Key Features

- **Sparse Acceleration**: BSR format with 8Ã—8 blocks
- **INT8 Quantization**: Per-channel quantization for weights & activations
- **Row-Stationary Dataflow**: Optimized for sparse matrix operations
- **AXI4-Lite Interface**: CSR-based control from host
- **AXI4 Burst DMA**: High-bandwidth weight loading
- **Dual Communication**: UART (debug) + AXI (performance)

## ğŸ“š Documentation

See [`docs/`](docs/) for complete documentation:
- [Architecture Overview](docs/architecture/ARCHITECTURE.md)
- [Verification Guide](docs/verification/VERIFICATION.md)
- [AXI Communication](docs/guides/COCOTB_TESTING_GUIDE.md)
- [Quantization Guide](docs/guides/QUANTIZATION_PRACTICAL.md)

## ğŸ¯ Hardware Targets

- **Simulation**: Icarus Verilog, Verilator
- **FPGA**: Xilinx 7-series (Artix-7, Zynq)
- **Clock**: 100 MHz target

## ğŸ“Š Status

- âœ… RTL implementation complete
- âœ… Python AXI simulator (100% tests passing)
- âœ… Verilog testbench (82% tests passing)
- âœ… INT8 quantization training pipeline
- ğŸ”„ FPGA synthesis & deployment

## ğŸ¤ Contributing

This is a research/educational project. See individual module READMEs for implementation details.

## ğŸ“„ License

[Add license information]

---

**Author**: Joshua Carter  
**Repository**: https://github.com/joshuathomascarter/ACCEL-v1
