
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18532
WARNING: [Synth 8-2507] parameter declaration becomes local in count_n with formal parameter declaration list [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/count_n.sv:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clockwise_cycle' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:23]
INFO: [Synth 8-6157] synthesizing module 'count_n' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/count_n.sv:23]
	Parameter N bound to: 20 - type: integer 
	Parameter M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_n' (1#1) [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/count_n.sv:23]
WARNING: [Synth 8-7071] port 'tic' of module 'count_n' is unconnected for instance 'counter' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:41]
WARNING: [Synth 8-7023] instance 'counter' of module 'count_n' has 6 connections declared, but only 5 given [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:41]
WARNING: [Synth 8-87] always_comb on 'sseg0_reg' did not result in combinational logic [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:54]
WARNING: [Synth 8-87] always_comb on 'sseg1_reg' did not result in combinational logic [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:55]
WARNING: [Synth 8-87] always_comb on 'sseg2_reg' did not result in combinational logic [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:56]
WARNING: [Synth 8-87] always_comb on 'sseg3_reg' did not result in combinational logic [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'clockwise_cycle' (2#1) [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sseg_handler' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/sseg_handler.sv:23]
INFO: [Synth 8-6157] synthesizing module 'count_n__parameterized0' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/count_n.sv:23]
	Parameter N bound to: 20 - type: integer 
	Parameter M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'count_n__parameterized0' (2#1) [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/SoC_design_ex/SoC_design_ex.srcs/sources_1/new/count_n.sv:23]
WARNING: [Synth 8-7071] port 'tic' of module 'count_n' is unconnected for instance 'counter' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/sseg_handler.sv:39]
WARNING: [Synth 8-7023] instance 'counter' of module 'count_n' has 6 connections declared, but only 5 given [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/sseg_handler.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'sseg_handler' (3#1) [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/sseg_handler.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (4#1) [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1566.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1618.316 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'sseg0_reg' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:54]
WARNING: [Synth 8-327] inferring latch for variable 'sseg1_reg' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:55]
WARNING: [Synth 8-327] inferring latch for variable 'sseg2_reg' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'sseg3_reg' [C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.srcs/sources_1/new/clockwise_cycle.sv:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_module has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top_module has port an[4] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (cycle/sseg3_reg[7]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT2   |    42|
|4     |LUT3   |    12|
|5     |LUT6   |     3|
|6     |FDCE   |    40|
|7     |LD     |    12|
|8     |IBUF   |     4|
|9     |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1618.316 ; gain = 51.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1618.316 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1618.316 ; gain = 51.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.316 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1618.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

Synth Design complete, checksum: a7c65298
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1618.316 ; gain = 51.758
INFO: [Common 17-1381] The checkpoint 'C:/Users/harrison_williams1/Box/6 - 2023 Fall/System on a Chip/Class_Report_1/Class_Report_1.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 17:35:56 2023...
