#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Sep 24 16:22:17 2019
# Process ID: 12550
# Current directory: /home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2
# Command line: vivado -log ulpsoc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulpsoc.tcl
# Log file: /home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/ulpsoc.vds
# Journal file: /home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source ulpsoc.tcl -notrace
Command: synth_design -top ulpsoc -part xc7z045ffg900-2 -directive AreaOptimized_high -control_set_opt_threshold 1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'xilinx_l2_mem_8192x64_dp2' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'xilinx_l2_mem_8192x64_dp2' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'xilinx_tcdm_bank_4096x64_asym' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'xilinx_tcdm_bank_4096x64_asym' (customized with software release 2016.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'xilinx_tcdm_bank_2048x64' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'xilinx_tcdm_bank_2048x64' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'xilinx_tcdm_bank_8192x32' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'xilinx_tcdm_bank_8192x32' (customized with software release 2014.4) has a newer minor version in the IP Catalog.
* IP definition 'Block Memory Generator (8.2)' for IP 'xilinx_tcdm_bank_8192x32' (customized with software release 2014.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-1223] The version limit for your license is '2017.12' and will expire in -632 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12568 
WARNING: [Synth 8-2306] macro log2 redefined [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/include/defines.sv:32]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwce_wrapper_slave with formal parameter declaration list [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_slave.sv:140]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwce_wrapper_slave with formal parameter declaration list [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_slave.sv:141]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwce_wrapper_slave with formal parameter declaration list [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_slave.sv:142]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwce_wrapper_slave with formal parameter declaration list [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_slave.sv:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwce_wrapper_slave with formal parameter declaration list [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_slave.sv:144]
WARNING: [Synth 8-2507] parameter declaration becomes local in hwce_wrapper_slave with formal parameter declaration list [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_slave.sv:145]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:317]
WARNING: [Synth 8-2306] macro log2 redefined [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_encoder.sv:1]
WARNING: [Synth 8-2306] macro log2 redefined [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:46]
WARNING: [Synth 8-2306] macro log2 redefined [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/include/defines.sv:32]
WARNING: [Synth 8-2306] macro log2 redefined [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/tcdm_pipe_unit/tcdm_pipe_unit.sv:37]
WARNING: [Synth 8-2306] macro log2 redefined [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/include/defines.sv:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.938 ; gain = 81.250 ; free physical = 8407 ; free virtual = 27243
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ulpsoc' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/ulpsoc.sv:35]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter L2_MEM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter RM_SIZE bound to: 4 - type: integer 
	Parameter WM_SIZE bound to: 4 - type: integer 
	Parameter REMAP_ADDR bound to: 1 - type: integer 
	Parameter AXI_TO_PS_ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter BANK_SIZE_32BIT bound to: 8192 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
	Parameter NB_CORES bound to: 2 - type: integer 
	Parameter NB_HWACC_PORTS bound to: 4 - type: integer 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter N_Y_BANKS bound to: 20 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 32 - type: integer 
	Parameter NB_SPERIPHS bound to: 8 - type: integer 
	Parameter BANK_SIZE_64BIT bound to: 4096 - type: integer 
	Parameter WEI_MEM_BANK_SIZE bound to: 2048 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 4 - type: integer 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter DC_SLICE_BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter TEST_SET_BIT bound to: 22 - type: integer 
	Parameter ADDR_SRAM_WIDTH_A bound to: 12 - type: integer 
	Parameter ADDR_SRAM_WIDTH_B bound to: 13 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter HWCE_PORTS bound to: 20 - type: integer 
	Parameter WEI_MEM_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'UNICAD_MEM_BUS_64' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:324]
INFO: [Synth 8-256] done synthesizing module 'UNICAD_MEM_BUS_64' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:324]
INFO: [Synth 8-638] synthesizing module 'UNICAD_MEM_BUS_64' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:324]
INFO: [Synth 8-256] done synthesizing module 'UNICAD_MEM_BUS_64' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:324]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'ICACHE_CTRL_UNIT_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:894]
INFO: [Synth 8-256] done synthesizing module 'ICACHE_CTRL_UNIT_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:894]
INFO: [Synth 8-638] synthesizing module 'ICACHE_CTRL_UNIT_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:894]
INFO: [Synth 8-256] done synthesizing module 'ICACHE_CTRL_UNIT_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:894]
INFO: [Synth 8-638] synthesizing module 'ICACHE_CTRL_UNIT_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:894]
INFO: [Synth 8-256] done synthesizing module 'ICACHE_CTRL_UNIT_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:894]
INFO: [Synth 8-638] synthesizing module 'ICACHE_CTRL_UNIT_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:894]
INFO: [Synth 8-256] done synthesizing module 'ICACHE_CTRL_UNIT_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:894]
INFO: [Synth 8-638] synthesizing module 'L0_CTRL_UNIT_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:963]
INFO: [Synth 8-256] done synthesizing module 'L0_CTRL_UNIT_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:963]
INFO: [Synth 8-638] synthesizing module 'L0_CTRL_UNIT_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:963]
INFO: [Synth 8-256] done synthesizing module 'L0_CTRL_UNIT_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:963]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:241]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'TCDM_BANK_MEM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-256] done synthesizing module 'TCDM_BANK_MEM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:214]
INFO: [Synth 8-638] synthesizing module 'CLKGATE_CONFIG_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:740]
INFO: [Synth 8-256] done synthesizing module 'CLKGATE_CONFIG_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:740]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'MMU_CONFIG_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:785]
INFO: [Synth 8-256] done synthesizing module 'MMU_CONFIG_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:785]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (0#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'edge_propagator_rx' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/edge_propagator_rx.sv:33]
INFO: [Synth 8-638] synthesizing module 'pulp_sync_wedge' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/pulp_sync_wedge.sv:32]
INFO: [Synth 8-256] done synthesizing module 'pulp_sync_wedge' (1#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/pulp_sync_wedge.sv:32]
INFO: [Synth 8-256] done synthesizing module 'edge_propagator_rx' (2#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/edge_propagator_rx.sv:33]
INFO: [Synth 8-638] synthesizing module 'edge_propagator_tx' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/edge_propagator_tx.sv:33]
INFO: [Synth 8-256] done synthesizing module 'edge_propagator_tx' (3#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/edge_propagator_tx.sv:33]
INFO: [Synth 8-638] synthesizing module 'soc_bus_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/soc_bus_wrap.sv:32]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter NB_MASTER bound to: 6 - type: integer 
	Parameter NB_SLAVE bound to: 2 - type: integer 
	Parameter NB_REGION bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_TARG bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH_INIT bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_node' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_node.sv:44]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter N_MASTER_PORT bound to: 6 - type: integer 
	Parameter N_SLAVE_PORT bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
	Parameter FIFO_DEPTH_DW bound to: 2 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_request_block' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_request_block.sv:43]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter N_INIT_PORT bound to: 6 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter FIFO_DW_DEPTH bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_AR_allocator' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_AR_allocator.sv:43]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
	Parameter AUX_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ArbitrationTree' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_ArbitrationTree.sv:44]
	Parameter AUX_WIDTH bound to: 73 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter N_MASTER bound to: 2 - type: integer 
	Parameter LOG_MASTER bound to: 1 - type: integer 
	Parameter TOTAL_N_MASTER bound to: 2 - type: integer 
	Parameter N_WIRE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_FanInPrimitive_Req' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_FanInPrimitive_Req.sv:43]
	Parameter AUX_WIDTH bound to: 73 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_FanInPrimitive_Req' (4#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_FanInPrimitive_Req.sv:43]
INFO: [Synth 8-638] synthesizing module 'axi_RR_Flag_Req' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_RR_Flag_Req.sv:44]
	Parameter MAX_COUNT bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_RR_Flag_Req' (5#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_RR_Flag_Req.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_ArbitrationTree' (6#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_ArbitrationTree.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_AR_allocator' (7#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_AR_allocator.sv:43]
INFO: [Synth 8-638] synthesizing module 'axi_AW_allocator' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_AW_allocator.sv:43]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
	Parameter AUX_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_AW_allocator' (8#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_AW_allocator.sv:43]
INFO: [Synth 8-638] synthesizing module 'axi_DW_allocator' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_DW_allocator.sv:45]
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter AUX_WIDTH bound to: 79 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo' (9#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_DW_allocator.sv:169]
INFO: [Synth 8-638] synthesizing module 'axi_multiplexer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_multiplexer.sv:43]
	Parameter DATA_WIDTH bound to: 79 - type: integer 
	Parameter N_IN bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_multiplexer' (10#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_multiplexer.sv:43]
INFO: [Synth 8-256] done synthesizing module 'axi_DW_allocator' (11#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_DW_allocator.sv:45]
INFO: [Synth 8-638] synthesizing module 'axi_address_decoder_BW' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_BW.sv:44]
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_address_decoder_BW' (12#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_BW.sv:44]
INFO: [Synth 8-638] synthesizing module 'axi_address_decoder_BR' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_BR.sv:45]
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_address_decoder_BR' (13#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_BR.sv:45]
INFO: [Synth 8-256] done synthesizing module 'axi_request_block' (14#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_request_block.sv:43]
INFO: [Synth 8-638] synthesizing module 'axi_response_block' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_response_block.sv:43]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter N_INIT_PORT bound to: 6 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter FIFO_DEPTH_DW bound to: 2 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_BW_allocator' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_BW_allocator.sv:45]
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter N_INIT_PORT bound to: 6 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
	Parameter AUX_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ArbitrationTree__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_ArbitrationTree.sv:44]
	Parameter AUX_WIDTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter N_MASTER bound to: 6 - type: integer 
	Parameter LOG_MASTER bound to: 3 - type: integer 
	Parameter TOTAL_N_MASTER bound to: 8 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_FanInPrimitive_Req__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_FanInPrimitive_Req.sv:43]
	Parameter AUX_WIDTH bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_FanInPrimitive_Req__parameterized0' (14#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_FanInPrimitive_Req.sv:43]
INFO: [Synth 8-638] synthesizing module 'axi_RR_Flag_Req__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_RR_Flag_Req.sv:44]
	Parameter MAX_COUNT bound to: 6 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_RR_Flag_Req__parameterized0' (14#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_RR_Flag_Req.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_ArbitrationTree__parameterized0' (14#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_ArbitrationTree.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_BW_allocator' (15#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_BW_allocator.sv:45]
INFO: [Synth 8-638] synthesizing module 'axi_BR_allocator' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_BR_allocator.sv:45]
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter N_INIT_PORT bound to: 6 - type: integer 
	Parameter N_TARG_PORT bound to: 2 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_ID_IN bound to: 6 - type: integer 
	Parameter LOG_N_TARG bound to: 1 - type: integer 
	Parameter LOG_N_INIT bound to: 3 - type: integer 
	Parameter AXI_ID_OUT bound to: 7 - type: integer 
	Parameter AUX_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ArbitrationTree__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_ArbitrationTree.sv:44]
	Parameter AUX_WIDTH bound to: 73 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter N_MASTER bound to: 6 - type: integer 
	Parameter LOG_MASTER bound to: 3 - type: integer 
	Parameter TOTAL_N_MASTER bound to: 8 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_FanInPrimitive_Req__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_FanInPrimitive_Req.sv:43]
	Parameter AUX_WIDTH bound to: 73 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_FanInPrimitive_Req__parameterized1' (15#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_FanInPrimitive_Req.sv:43]
INFO: [Synth 8-256] done synthesizing module 'axi_ArbitrationTree__parameterized1' (15#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_ArbitrationTree.sv:44]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_BR_allocator.sv:209]
INFO: [Synth 8-256] done synthesizing module 'axi_BR_allocator' (16#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_BR_allocator.sv:45]
INFO: [Synth 8-638] synthesizing module 'axi_address_decoder_AR' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_AR.sv:43]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_INIT_PORT bound to: 6 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_AR.sv:173]
INFO: [Synth 8-256] done synthesizing module 'axi_address_decoder_AR' (17#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_AR.sv:43]
INFO: [Synth 8-638] synthesizing module 'axi_address_decoder_AW' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_AW.sv:43]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_INIT_PORT bound to: 6 - type: integer 
	Parameter N_REGION bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_AW.sv:203]
INFO: [Synth 8-256] done synthesizing module 'axi_address_decoder_AW' (18#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_AW.sv:43]
INFO: [Synth 8-638] synthesizing module 'axi_address_decoder_DW' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_DW.sv:46]
	Parameter N_INIT_PORT bound to: 6 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized0' (18#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_address_decoder_DW' (19#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_address_decoder_DW.sv:46]
INFO: [Synth 8-256] done synthesizing module 'axi_response_block' (20#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_response_block.sv:43]
INFO: [Synth 8-256] done synthesizing module 'axi_node' (21#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_node/axi_node.sv:44]
INFO: [Synth 8-256] done synthesizing module 'soc_bus_wrap' (22#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/soc_bus_wrap.sv:32]
INFO: [Synth 8-638] synthesizing module 'axi2per_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/axi2per_wrap.sv:33]
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi2per' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per.sv:4]
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi2per_req_channel' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_req_channel.sv:4]
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_req_channel.sv:116]
WARNING: [Synth 8-6014] Unused sequential element axi_slave_w_ready_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_req_channel.sv:99]
WARNING: [Synth 8-6014] Unused sequential element trans_we_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_req_channel.sv:108]
INFO: [Synth 8-256] done synthesizing module 'axi2per_req_channel' (23#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_req_channel.sv:4]
INFO: [Synth 8-638] synthesizing module 'axi2per_res_channel' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_res_channel.sv:4]
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 5 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_res_channel.sv:92]
WARNING: [Synth 8-6014] Unused sequential element axi_slave_r_last_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_res_channel.sv:82]
INFO: [Synth 8-256] done synthesizing module 'axi2per_res_channel' (24#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_res_channel.sv:4]
INFO: [Synth 8-638] synthesizing module 'axi2per_aw_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_aw_buffer.sv:1]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi2per_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:55]
INFO: [Synth 8-256] done synthesizing module 'axi2per_buffer' (25#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:3]
INFO: [Synth 8-256] done synthesizing module 'axi2per_aw_buffer' (26#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_aw_buffer.sv:1]
INFO: [Synth 8-638] synthesizing module 'axi2per_ar_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_ar_buffer.sv:1]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi2per_ar_buffer' (27#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_ar_buffer.sv:1]
INFO: [Synth 8-638] synthesizing module 'axi2per_w_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_w_buffer.sv:1]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi2per_buffer__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 79 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:55]
INFO: [Synth 8-256] done synthesizing module 'axi2per_buffer__parameterized0' (27#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:3]
INFO: [Synth 8-256] done synthesizing module 'axi2per_w_buffer' (28#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_w_buffer.sv:1]
INFO: [Synth 8-638] synthesizing module 'axi2per_r_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_r_buffer.sv:1]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi2per_buffer__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:55]
INFO: [Synth 8-256] done synthesizing module 'axi2per_buffer__parameterized1' (28#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:3]
INFO: [Synth 8-256] done synthesizing module 'axi2per_r_buffer' (29#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_r_buffer.sv:1]
INFO: [Synth 8-638] synthesizing module 'axi2per_b_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_b_buffer.sv:1]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi2per_buffer__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:55]
INFO: [Synth 8-256] done synthesizing module 'axi2per_buffer__parameterized2' (29#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_buffer.sv:3]
INFO: [Synth 8-256] done synthesizing module 'axi2per_b_buffer' (30#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per_b_buffer.sv:1]
INFO: [Synth 8-256] done synthesizing module 'axi2per' (31#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi2per/axi2per.sv:4]
INFO: [Synth 8-256] done synthesizing module 'axi2per_wrap' (32#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/axi2per_wrap.sv:33]
INFO: [Synth 8-638] synthesizing module 'per2axi_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/per2axi_wrap.sv:33]
	Parameter NB_CORES bound to: 4 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 3 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'per2axi' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi.sv:4]
	Parameter NB_CORES bound to: 4 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 3 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'per2axi_req_channel' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_req_channel.sv:4]
	Parameter NB_CORES bound to: 4 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 3 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_master_w_valid_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_req_channel.sv:82]
WARNING: [Synth 8-6014] Unused sequential element axi_master_w_last_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_req_channel.sv:83]
WARNING: [Synth 8-6014] Unused sequential element axi_master_ar_id_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_req_channel.sv:111]
WARNING: [Synth 8-6014] Unused sequential element axi_master_aw_size_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_req_channel.sv:143]
INFO: [Synth 8-256] done synthesizing module 'per2axi_req_channel' (33#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_req_channel.sv:4]
INFO: [Synth 8-638] synthesizing module 'per2axi_res_channel' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_res_channel.sv:4]
	Parameter NB_CORES bound to: 4 - type: integer 
	Parameter PER_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PER_ID_WIDTH bound to: 3 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'per2axi_res_channel' (34#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_res_channel.sv:4]
INFO: [Synth 8-638] synthesizing module 'per2axi_busy_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_busy_unit.sv:31]
INFO: [Synth 8-256] done synthesizing module 'per2axi_busy_unit' (35#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_busy_unit.sv:31]
INFO: [Synth 8-638] synthesizing module 'per2axi_aw_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_aw_buffer.sv:1]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'per2axi_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 74 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:55]
INFO: [Synth 8-256] done synthesizing module 'per2axi_buffer' (36#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:3]
INFO: [Synth 8-256] done synthesizing module 'per2axi_aw_buffer' (37#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_aw_buffer.sv:1]
INFO: [Synth 8-638] synthesizing module 'per2axi_ar_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_ar_buffer.sv:1]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'per2axi_ar_buffer' (38#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_ar_buffer.sv:1]
INFO: [Synth 8-638] synthesizing module 'per2axi_w_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_w_buffer.sv:1]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'per2axi_buffer__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 79 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:55]
INFO: [Synth 8-256] done synthesizing module 'per2axi_buffer__parameterized0' (38#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:3]
INFO: [Synth 8-256] done synthesizing module 'per2axi_w_buffer' (39#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_w_buffer.sv:1]
INFO: [Synth 8-638] synthesizing module 'per2axi_r_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_r_buffer.sv:1]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'per2axi_buffer__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 79 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:55]
INFO: [Synth 8-256] done synthesizing module 'per2axi_buffer__parameterized1' (39#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:3]
INFO: [Synth 8-256] done synthesizing module 'per2axi_r_buffer' (40#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_r_buffer.sv:1]
INFO: [Synth 8-638] synthesizing module 'per2axi_b_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_b_buffer.sv:1]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'per2axi_buffer__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:3]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:55]
INFO: [Synth 8-256] done synthesizing module 'per2axi_buffer__parameterized2' (40#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_buffer.sv:3]
INFO: [Synth 8-256] done synthesizing module 'per2axi_b_buffer' (41#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_b_buffer.sv:1]
INFO: [Synth 8-256] done synthesizing module 'per2axi' (42#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi.sv:4]
INFO: [Synth 8-256] done synthesizing module 'per2axi_wrap' (43#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/per2axi_wrap.sv:33]
INFO: [Synth 8-638] synthesizing module 'dmac_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:35]
	Parameter NB_CORES bound to: 4 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter BANK_SIZE_32BIT bound to: 8192 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter DMA_REMAP bound to: 0 - type: integer 
	Parameter SRAM_ADD_WIDTH bound to: 20 - type: integer 
	Parameter BANK_SIZE_B bound to: 32768 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uC_to_prog' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/uC_to_prog.sv:1]
	Parameter NB_CORES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter BANK_SIZE_B bound to: 32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uC_to_prog' (44#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/uC_to_prog.sv:1]
INFO: [Synth 8-638] synthesizing module 'mchan_prog' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/mchan_prog.sv:1]
	Parameter NB_CORES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter BANK_SIZE_B bound to: 32768 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_prog' (45#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/mchan_prog.sv:1]
INFO: [Synth 8-638] synthesizing module 'mchan' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/top/mchan.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter GLOBAL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter NB_OUTSND_TRANS bound to: 8 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PE_ID_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter GLOBAL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter PE_ID_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_ARBITER_WIDTH bound to: 83 - type: integer 
	Parameter TRANS_QUEUE_WIDTH bound to: 80 - type: integer 
	Parameter EXT_RX_CMD_QUEUE_WIDTH bound to: 76 - type: integer 
	Parameter EXT_TX_CMD_QUEUE_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_if' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_if.sv:15]
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter PE_ID_WIDTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter COMMAND_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_fsm' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:15]
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter PE_ID_WIDTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_LEN_WIDTH_PROGR bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:203]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:340]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:429]
INFO: [Synth 8-256] done synthesizing module 'ctrl_fsm' (46#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:15]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized1' (46#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized2' (46#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized3' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized3' (46#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'cluster_clock_gating' [/home/nur/NEURAghe/neuraghe_1.9/fpga/rtl/cluster_clock_gating.sv:1]
INFO: [Synth 8-256] done synthesizing module 'cluster_clock_gating' (47#1) [/home/nur/NEURAghe/neuraghe_1.9/fpga/rtl/cluster_clock_gating.sv:1]
INFO: [Synth 8-256] done synthesizing module 'ctrl_if' (48#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_if.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TRANS_SID bound to: 0 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit' (49#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TRANS_SID bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized0' (49#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TRANS_SID bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized1' (49#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TRANS_SID bound to: 3 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized2' (49#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized3' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TRANS_SID bound to: 4 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized3' (49#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized4' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TRANS_SID bound to: 5 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized4' (49#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized5' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TRANS_SID bound to: 6 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized5' (49#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized6' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TRANS_SID bound to: 7 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized6' (49#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'trans_allocator' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:13]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arbiter' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
	Parameter DATA_WIDTH bound to: 0 - type: integer 
	Parameter N_MASTER bound to: 4 - type: integer 
	Parameter LOG_MASTER bound to: 2 - type: integer 
	Parameter N_WIRE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arb_primitive' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
	Parameter DATA_WIDTH bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_arb_primitive' (50#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
INFO: [Synth 8-638] synthesizing module 'mchan_rr_flag_req' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_rr_flag_req.sv:14]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_rr_flag_req' (51#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_rr_flag_req.sv:14]
INFO: [Synth 8-256] done synthesizing module 'mchan_arbiter' (52#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
WARNING: [Synth 8-6014] Unused sequential element s_loop3 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:190]
WARNING: [Synth 8-6014] Unused sequential element s_term_id_buf_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:265]
WARNING: [Synth 8-6014] Unused sequential element s_term_int_reg[7] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:291]
WARNING: [Synth 8-6014] Unused sequential element s_term_int_reg[6] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:291]
WARNING: [Synth 8-6014] Unused sequential element s_term_int_reg[5] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:291]
WARNING: [Synth 8-6014] Unused sequential element s_term_int_reg[4] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:291]
WARNING: [Synth 8-6014] Unused sequential element s_term_int_reg[3] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:291]
WARNING: [Synth 8-6014] Unused sequential element s_term_int_reg[2] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:291]
WARNING: [Synth 8-6014] Unused sequential element s_term_int_reg[1] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:291]
WARNING: [Synth 8-6014] Unused sequential element s_term_int_reg[0] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:291]
WARNING: [Synth 8-6014] Unused sequential element s_term_evt_reg[7] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:292]
WARNING: [Synth 8-6014] Unused sequential element s_term_evt_reg[6] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:292]
WARNING: [Synth 8-6014] Unused sequential element s_term_evt_reg[5] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:292]
WARNING: [Synth 8-6014] Unused sequential element s_term_evt_reg[4] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:292]
WARNING: [Synth 8-6014] Unused sequential element s_term_evt_reg[3] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:292]
WARNING: [Synth 8-6014] Unused sequential element s_term_evt_reg[2] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:292]
WARNING: [Synth 8-6014] Unused sequential element s_term_evt_reg[1] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:292]
WARNING: [Synth 8-6014] Unused sequential element s_term_evt_reg[0] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:292]
WARNING: [Synth 8-6014] Unused sequential element trans_sid_o_reg[3] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:135]
WARNING: [Synth 8-6014] Unused sequential element trans_sid_o_reg[2] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:135]
WARNING: [Synth 8-6014] Unused sequential element trans_sid_o_reg[1] was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:135]
INFO: [Synth 8-256] done synthesizing module 'trans_allocator' (53#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:13]
INFO: [Synth 8-638] synthesizing module 'trans_arbiter_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_arbiter_wrap.sv:15]
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arbiter__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter N_MASTER bound to: 4 - type: integer 
	Parameter LOG_MASTER bound to: 2 - type: integer 
	Parameter N_WIRE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arb_primitive__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_arb_primitive__parameterized0' (53#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
INFO: [Synth 8-256] done synthesizing module 'mchan_arbiter__parameterized0' (53#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
INFO: [Synth 8-256] done synthesizing module 'trans_arbiter_wrap' (54#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_arbiter_wrap.sv:15]
INFO: [Synth 8-638] synthesizing module 'trans_queue' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_queue.sv:15]
	Parameter TRANS_QUEUE_WIDTH bound to: 80 - type: integer 
	Parameter TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter LOG_TRANS_QUEUE_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_loop2 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_queue.sv:191]
WARNING: [Synth 8-6014] Unused sequential element s_loop3 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_queue.sv:206]
INFO: [Synth 8-256] done synthesizing module 'trans_queue' (55#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_queue.sv:15]
INFO: [Synth 8-638] synthesizing module 'twd_trans_queue' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_queue.sv:15]
	Parameter NB_CTRLS bound to: 4 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arbiter__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter N_MASTER bound to: 4 - type: integer 
	Parameter LOG_MASTER bound to: 2 - type: integer 
	Parameter N_WIRE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arb_primitive__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_arb_primitive__parameterized1' (55#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
INFO: [Synth 8-256] done synthesizing module 'mchan_arbiter__parameterized1' (55#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
WARNING: [Synth 8-6014] Unused sequential element s_loop2 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_queue.sv:114]
WARNING: [Synth 8-6014] Unused sequential element s_loop3 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_queue.sv:114]
INFO: [Synth 8-256] done synthesizing module 'twd_trans_queue' (56#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_queue.sv:15]
INFO: [Synth 8-638] synthesizing module 'twd_trans_splitter' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:15]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_mchan_len_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:97]
WARNING: [Synth 8-6014] Unused sequential element s_ext_len_smaller_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:225]
WARNING: [Synth 8-6014] Unused sequential element s_tcdm_len_smaller_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:226]
INFO: [Synth 8-256] done synthesizing module 'twd_trans_splitter' (57#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:15]
INFO: [Synth 8-638] synthesizing module 'twd_trans_splitter__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:15]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_mchan_len_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:97]
WARNING: [Synth 8-6014] Unused sequential element s_ext_len_smaller_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:225]
WARNING: [Synth 8-6014] Unused sequential element s_tcdm_len_smaller_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:226]
INFO: [Synth 8-256] done synthesizing module 'twd_trans_splitter__parameterized0' (57#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:15]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized4' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 76 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized4' (57#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'trans_unpack' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_unpack.sv:15]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_unpack.sv:398]
WARNING: [Synth 8-6014] Unused sequential element ext_len_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_unpack.sv:421]
WARNING: [Synth 8-6014] Unused sequential element ext_sid_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_unpack.sv:310]
INFO: [Synth 8-256] done synthesizing module 'trans_unpack' (58#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_unpack.sv:15]
INFO: [Synth 8-256] done synthesizing module 'ctrl_unit' (59#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'ext_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_unit.sv:13]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter EXT_TX_CMD_QUEUE_WIDTH bound to: 55 - type: integer 
	Parameter EXT_RX_CMD_QUEUE_WIDTH bound to: 76 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized5' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 55 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized5' (59#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'ext_tx_if' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_tx_if.sv:13]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_master_aw_valid_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_tx_if.sv:177]
WARNING: [Synth 8-6014] Unused sequential element axi_master_w_valid_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_tx_if.sv:178]
INFO: [Synth 8-256] done synthesizing module 'ext_tx_if' (60#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_tx_if.sv:13]
INFO: [Synth 8-638] synthesizing module 'ext_rx_if' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_rx_if.sv:13]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element axi_master_ar_valid_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_rx_if.sv:115]
WARNING: [Synth 8-6014] Unused sequential element trans_rx_req_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_rx_if.sv:143]
WARNING: [Synth 8-6014] Unused sequential element rx_data_req_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_rx_if.sv:205]
WARNING: [Synth 8-6014] Unused sequential element synch_req_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_rx_if.sv:207]
INFO: [Synth 8-256] done synthesizing module 'ext_rx_if' (61#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_rx_if.sv:13]
INFO: [Synth 8-638] synthesizing module 'ext_tid_gen' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_tid_gen.sv:13]
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter NB_OUTSND_TRANS bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_tid_gen.sv:38]
INFO: [Synth 8-256] done synthesizing module 'ext_tid_gen' (62#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_tid_gen.sv:13]
INFO: [Synth 8-638] synthesizing module 'ext_opc_buf' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_opc_buf.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter OPC_BUF_WIDTH bound to: 46 - type: integer 
	Parameter OPC_BUF_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_opc_buf.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ext_opc_buf' (63#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_opc_buf.sv:13]
INFO: [Synth 8-638] synthesizing module 'ext_aw_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_aw_buffer.sv:13]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ext_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:13]
	Parameter DATA_WIDTH bound to: 71 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:65]
INFO: [Synth 8-256] done synthesizing module 'ext_buffer' (64#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:13]
INFO: [Synth 8-256] done synthesizing module 'ext_aw_buffer' (65#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_aw_buffer.sv:13]
INFO: [Synth 8-638] synthesizing module 'ext_ar_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_ar_buffer.sv:13]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext_ar_buffer' (66#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_ar_buffer.sv:13]
INFO: [Synth 8-638] synthesizing module 'ext_w_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_w_buffer.sv:13]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ext_buffer__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:13]
	Parameter DATA_WIDTH bound to: 79 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:65]
INFO: [Synth 8-256] done synthesizing module 'ext_buffer__parameterized0' (66#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:13]
INFO: [Synth 8-256] done synthesizing module 'ext_w_buffer' (67#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_w_buffer.sv:13]
INFO: [Synth 8-638] synthesizing module 'ext_r_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_r_buffer.sv:13]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ext_buffer__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:13]
	Parameter DATA_WIDTH bound to: 77 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:65]
INFO: [Synth 8-256] done synthesizing module 'ext_buffer__parameterized1' (67#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:13]
INFO: [Synth 8-256] done synthesizing module 'ext_r_buffer' (68#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_r_buffer.sv:13]
INFO: [Synth 8-638] synthesizing module 'ext_b_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_b_buffer.sv:13]
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ext_buffer__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:13]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter LOG_BUFFER_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop1 was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:65]
INFO: [Synth 8-256] done synthesizing module 'ext_buffer__parameterized2' (68#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_buffer.sv:13]
INFO: [Synth 8-256] done synthesizing module 'ext_b_buffer' (69#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_b_buffer.sv:13]
INFO: [Synth 8-256] done synthesizing module 'ext_unit' (70#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_unit.sv:13]
INFO: [Synth 8-638] synthesizing module 'tcdm_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_unit.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_CMD_QUEUE_WIDTH bound to: 43 - type: integer 
	Parameter TCDM_BEAT_QUEUE_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized6' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized6' (70#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'tcdm_tx_if' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_tx_if.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized7' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized7' (70#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
WARNING: [Synth 8-6014] Unused sequential element s_push_req_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_tx_if.sv:109]
WARNING: [Synth 8-6014] Unused sequential element tx_data_req_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_tx_if.sv:165]
INFO: [Synth 8-256] done synthesizing module 'tcdm_tx_if' (71#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_tx_if.sv:13]
INFO: [Synth 8-638] synthesizing module 'tcdm_rx_if' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_rx_if.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rx_data_req_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_rx_if.sv:67]
INFO: [Synth 8-256] done synthesizing module 'tcdm_rx_if' (72#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_rx_if.sv:13]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized8' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 43 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized8' (72#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'tcdm_cmd_unpack' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_cmd_unpack.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 21 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tcdm_cmd_unpack' (73#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_cmd_unpack.sv:13]
INFO: [Synth 8-638] synthesizing module 'tcdm_synch' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_synch.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tcdm_synch' (74#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_synch.sv:13]
INFO: [Synth 8-256] done synthesizing module 'tcdm_unit' (75#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_unit.sv:13]
INFO: [Synth 8-638] synthesizing module 'trans_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/trans_unit/trans_unit.sv:13]
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'trans_buffers' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/trans_unit/trans_buffers.sv:13]
	Parameter TX_BUFFER_DEPTH bound to: 2 - type: integer 
	Parameter RX_BUFFER_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized9' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized9' (75#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-256] done synthesizing module 'trans_buffers' (76#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/trans_unit/trans_buffers.sv:13]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized10' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized10' (76#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized11' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized11' (76#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized12' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gate_clock_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:125]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:262]
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized12' (76#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'trans_aligner' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/trans_unit/trans_aligner.sv:13]
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/trans_unit/trans_aligner.sv:371]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/trans_unit/trans_aligner.sv:436]
INFO: [Synth 8-256] done synthesizing module 'trans_aligner' (77#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/trans_unit/trans_aligner.sv:13]
INFO: [Synth 8-256] done synthesizing module 'trans_unit' (78#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/trans_unit/trans_unit.sv:13]
INFO: [Synth 8-256] done synthesizing module 'mchan' (79#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/top/mchan.sv:15]
WARNING: [Synth 8-3848] Net s_ctrl_bus_r_rdata[3] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:76]
WARNING: [Synth 8-3848] Net s_ctrl_bus_r_rdata[2] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:76]
WARNING: [Synth 8-3848] Net s_ctrl_bus_r_rdata[1] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:76]
WARNING: [Synth 8-3848] Net s_ctrl_bus_be_to_mchan[2] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:93]
WARNING: [Synth 8-3848] Net s_ctrl_bus_be_to_mchan[3] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:93]
WARNING: [Synth 8-3848] Net s_ctrl_bus_add_to_mchan[2] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:90]
WARNING: [Synth 8-3848] Net s_ctrl_bus_add_to_mchan[3] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:90]
WARNING: [Synth 8-3848] Net s_ctrl_bus_wdata_to_mchan[2] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:89]
WARNING: [Synth 8-3848] Net s_ctrl_bus_wdata_to_mchan[3] in module/entity dmac_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:89]
INFO: [Synth 8-256] done synthesizing module 'dmac_wrap' (80#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:35]
INFO: [Synth 8-638] synthesizing module 'cluster_interconnect_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/cluster_interconnect_wrap.sv:33]
	Parameter NB_CORES bound to: 2 - type: integer 
	Parameter NB_HWACC_PORTS bound to: 4 - type: integer 
	Parameter NB_DMAS bound to: 4 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 32 - type: integer 
	Parameter NB_SPERIPHS bound to: 8 - type: integer 
	Parameter N_BPORTS bound to: 20 - type: integer 
	Parameter DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH_A bound to: 8 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter TEST_SET_BIT bound to: 22 - type: integer 
	Parameter ADDR_SRAM_WIDTH_A bound to: 12 - type: integer 
	Parameter ADDR_SRAM_WIDTH_B bound to: 13 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter N_SLAVES_XBAR bound to: 20 - type: integer 
	Parameter BANK_SIZE bound to: 4096 - type: integer 
	Parameter DMAPORTS_64BIT bound to: 2 - type: integer 
	Parameter N_P2P bound to: 12 - type: integer 
	Parameter N_MASTERS_XBAR bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tcdm_xbar' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_xbar.sv:30]
	Parameter N_MASTERS bound to: 2 - type: integer 
	Parameter N_SLAVES bound to: 32 - type: integer 
	Parameter G_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BE_WIDTH bound to: 8 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter ADDR_SRAM_WIDTH bound to: 12 - type: integer 
	Parameter N_MASTER_G bound to: 2 - type: integer 
	Parameter N_SLAVE_G bound to: 32 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter WORD_BITS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 0 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 1 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized0' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 2 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized1' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 3 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized2' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized3' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 4 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized3' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized4' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 5 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized4' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized5' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 6 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized5' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized6' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 7 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized6' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized7' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 8 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized7' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized8' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 9 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized8' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized9' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 10 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized9' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized10' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 11 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized10' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized11' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 12 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized11' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized12' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 13 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized12' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized13' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 14 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized13' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized14' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 15 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized14' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized15' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 16 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized15' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized16' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 17 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized16' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized17' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 18 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized17' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized18' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 19 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized18' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized19' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 20 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized19' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized20' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 21 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized20' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized21' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 22 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized21' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized22' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 23 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized22' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized23' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 24 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized23' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized24' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 25 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized24' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized25' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 26 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized25' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized26' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 27 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized26' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized27' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 28 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized27' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized28' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 29 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized28' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized29' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 30 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized29' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized30' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 15 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 31 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 5'b00000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized30' (81#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-256] done synthesizing module 'tcdm_xbar' (82#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_xbar.sv:30]
INFO: [Synth 8-638] synthesizing module 'hwce_p2p_tcdm' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/hwce_p2p_tcdm.sv:32]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter N_MASTERS_XBAR bound to: 8 - type: integer 
	Parameter N_P2P bound to: 12 - type: integer 
	Parameter N_SLAVES_XBAR bound to: 20 - type: integer 
	Parameter ADDR_SRAM_WIDTH bound to: 13 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter WORD_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tcdm_xbar__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_xbar.sv:30]
	Parameter N_MASTERS bound to: 8 - type: integer 
	Parameter N_SLAVES bound to: 20 - type: integer 
	Parameter G_SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter LSB_ADDR bound to: 17 - type: integer 
	Parameter ADDR_SRAM_WIDTH bound to: 13 - type: integer 
	Parameter N_MASTER_G bound to: 2 - type: integer 
	Parameter N_SLAVE_G bound to: 5 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter WORD_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tcdm_g_slave' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_g_slave.sv:30]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_SRAM_WIDTH bound to: 13 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tcdm_g_slave' (83#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_g_slave.sv:30]
INFO: [Synth 8-638] synthesizing module 'tcdm_g_master' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_g_master.sv:30]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tcdm_g_master' (84#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_g_master.sv:30]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized31' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 17 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 0 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized31' (84#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized32' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 17 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 1 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized32' (84#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized33' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 17 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 2 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized33' (84#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized34' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 17 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 3 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized34' (84#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-638] synthesizing module 'xbar_master_sel__parameterized35' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
	Parameter NUM_INPUT bound to: 2 - type: integer 
	Parameter SEL_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 17 - type: integer 
	Parameter MSB_ADDR bound to: 19 - type: integer 
	Parameter SLAVE_NUM bound to: 4 - type: integer 
	Parameter ADDR_OFFSET bound to: 0 - type: integer 
	Parameter ADDR bound to: 3'b000 
INFO: [Synth 8-256] done synthesizing module 'xbar_master_sel__parameterized35' (84#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/xbar_master_sel.sv:29]
INFO: [Synth 8-256] done synthesizing module 'tcdm_xbar__parameterized0' (84#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_xbar.sv:30]
INFO: [Synth 8-256] done synthesizing module 'hwce_p2p_tcdm' (85#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/hwce_p2p_tcdm.sv:32]
INFO: [Synth 8-638] synthesizing module 'XBAR_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv:37]
	Parameter N_CH0 bound to: 2 - type: integer 
	Parameter N_CH1 bound to: 1 - type: integer 
	Parameter N_SLAVE bound to: 8 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter PE_LSB bound to: 0 - type: integer 
	Parameter PE_MSB bound to: 31 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter ADDR_PE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RequestBlock2CH_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv:40]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter N_CH0 bound to: 2 - type: integer 
	Parameter N_CH1 bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ArbitrationTree_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv:39]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter N_MASTER bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter MAX_COUNT bound to: 1 - type: integer 
	Parameter LOG_MASTER bound to: 1 - type: integer 
	Parameter N_WIRE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FanInPrimitive_Req_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv:37]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv:99]
INFO: [Synth 8-256] done synthesizing module 'FanInPrimitive_Req_PE' (86#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_Req_PE.sv:37]
INFO: [Synth 8-638] synthesizing module 'RR_Flag_Req_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv:37]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter MAX_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RR_Flag_Req_PE' (87#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/RR_Flag_Req_PE.sv:37]
INFO: [Synth 8-256] done synthesizing module 'ArbitrationTree_PE' (88#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ArbitrationTree_PE.sv:39]
INFO: [Synth 8-638] synthesizing module 'MUX2_REQ_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv:37]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv:112]
INFO: [Synth 8-256] done synthesizing module 'MUX2_REQ_PE' (89#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/MUX2_REQ_PE.sv:37]
INFO: [Synth 8-638] synthesizing module 'AddressDecoder_Resp_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter N_MASTER bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AddressDecoder_Resp_PE' (90#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_Resp_PE.sv:36]
INFO: [Synth 8-256] done synthesizing module 'RequestBlock2CH_PE' (91#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/RequestBlock2CH_PE.sv:40]
INFO: [Synth 8-638] synthesizing module 'ResponseBlock_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter N_SLAVE bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ResponseTree_PE' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv:38]
	Parameter N_SLAVE bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG_SLAVE bound to: 3 - type: integer 
	Parameter N_WIRE bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FanInPrimitive_PE_Resp' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv:40]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FanInPrimitive_PE_Resp' (92#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/FanInPrimitive_PE_Resp.sv:40]
INFO: [Synth 8-256] done synthesizing module 'ResponseTree_PE' (93#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ResponseTree_PE.sv:38]
INFO: [Synth 8-638] synthesizing module 'AddressDecoder_PE_Req' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter N_SLAVE bound to: 8 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter LOG_SLAVE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AddressDecoder_PE_Req' (94#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv:36]
INFO: [Synth 8-256] done synthesizing module 'ResponseBlock_PE' (95#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv:38]
INFO: [Synth 8-638] synthesizing module 'ResponseBlock_PE__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv:38]
	Parameter ID bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter N_SLAVE bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AddressDecoder_PE_Req__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter ID bound to: 2 - type: integer 
	Parameter N_SLAVE bound to: 8 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter LOG_SLAVE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AddressDecoder_PE_Req__parameterized0' (95#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv:36]
INFO: [Synth 8-256] done synthesizing module 'ResponseBlock_PE__parameterized0' (95#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv:38]
INFO: [Synth 8-638] synthesizing module 'ResponseBlock_PE__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv:38]
	Parameter ID bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter N_SLAVE bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AddressDecoder_PE_Req__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter ID bound to: 4 - type: integer 
	Parameter N_SLAVE bound to: 8 - type: integer 
	Parameter LOG_CLUSTER bound to: 5 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter PE_ROUTING_LSB bound to: 10 - type: integer 
	Parameter PE_ROUTING_MSB bound to: 13 - type: integer 
	Parameter LOG_SLAVE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AddressDecoder_PE_Req__parameterized1' (95#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/AddressDecoder_PE_Req.sv:36]
INFO: [Synth 8-256] done synthesizing module 'ResponseBlock_PE__parameterized1' (95#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/ResponseBlock_PE.sv:38]
INFO: [Synth 8-256] done synthesizing module 'XBAR_PE' (96#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_interconnect/rtl/peripheral_interco/XBAR_PE.sv:37]
WARNING: [Synth 8-3848] Net core_periph_slave[1]\.r_id in module/entity cluster_interconnect_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/cluster_interconnect_wrap.sv:79]
WARNING: [Synth 8-3848] Net core_periph_slave[0]\.r_id in module/entity cluster_interconnect_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/cluster_interconnect_wrap.sv:79]
INFO: [Synth 8-256] done synthesizing module 'cluster_interconnect_wrap' (97#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/cluster_interconnect_wrap.sv:33]
INFO: [Synth 8-638] synthesizing module 'cluster_peripherals' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/cluster_peripherals.sv:35]
	Parameter NB_CORES bound to: 2 - type: integer 
	Parameter NB_MPERIPHS bound to: 1 - type: integer 
	Parameter NB_CACHE_BANKS bound to: 4 - type: integer 
	Parameter NB_SPERIPHS bound to: 8 - type: integer 
	Parameter NB_TCDM_BANKS bound to: 32 - type: integer 
	Parameter NB_HWACC_PORTS bound to: 4 - type: integer 
	Parameter RM_SIZE bound to: 4 - type: integer 
	Parameter WM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BBMUX_CONFIG_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:379]
INFO: [Synth 8-256] done synthesizing module 'BBMUX_CONFIG_BUS' (97#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:379]
INFO: [Synth 8-638] synthesizing module 'cluster_control_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv:35]
	Parameter CORE_NUM bound to: 2 - type: integer 
	Parameter PER_ID_WIDTH bound to: 3 - type: integer 
	Parameter RM_SIZE bound to: 4 - type: integer 
	Parameter WM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cluster_control_unit' (98#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/cluster_control_unit/cluster_control_unit.sv:35]
INFO: [Synth 8-638] synthesizing module 'timer_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/timer_unit/timer_unit.sv:33]
	Parameter PER_ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/timer_unit/timer_unit.sv:119]
INFO: [Synth 8-256] done synthesizing module 'timer_unit' (99#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/timer_unit/timer_unit.sv:33]
INFO: [Synth 8-638] synthesizing module 'event_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit.sv:30]
	Parameter NUM_CORES bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'event_unit_mux' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:30]
	Parameter NUM_CORES bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:227]
INFO: [Synth 8-256] done synthesizing module 'event_unit_mux' (100#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_mux.sv:30]
INFO: [Synth 8-638] synthesizing module 'interrupt_mask' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/interrupt_mask.sv:30]
	Parameter NUM_CORES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_mask' (101#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/interrupt_mask.sv:30]
INFO: [Synth 8-638] synthesizing module 'event_unit_sm' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_sm.sv:30]
	Parameter NUM_CORES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'event_unit_sm' (102#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_sm.sv:30]
INFO: [Synth 8-638] synthesizing module 'event_unit_input' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_input.sv:32]
	Parameter NUM_CORES bound to: 2 - type: integer 
	Parameter LOG_NUM_CORES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'interrupt_id_arbiter' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_arbiter.sv:31]
	Parameter NUM_CORES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_id_arbiter' (103#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_arbiter.sv:31]
INFO: [Synth 8-256] done synthesizing module 'event_unit_input' (104#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit_input.sv:32]
INFO: [Synth 8-638] synthesizing module 'HW_barrier' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/HW_barrier.sv:31]
	Parameter NUM_CORES bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HW_barrier_logic' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/HW_barrier_logic.sv:30]
	Parameter NUM_CORES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HW_barrier_logic' (105#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/HW_barrier_logic.sv:30]
INFO: [Synth 8-256] done synthesizing module 'HW_barrier' (106#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/HW_barrier.sv:31]
WARNING: [Synth 8-3848] Net event_unit_slave[1]\.r_id in module/entity event_unit does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit.sv:46]
WARNING: [Synth 8-3848] Net event_unit_slave[0]\.r_id in module/entity event_unit does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit.sv:46]
WARNING: [Synth 8-3848] Net clkgate_bus\.clkgate_sel in module/entity event_unit does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit.sv:49]
INFO: [Synth 8-256] done synthesizing module 'event_unit' (107#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/event_unit/event_unit.sv:30]
INFO: [Synth 8-638] synthesizing module 'tcdm_pipe_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/tcdm_pipe_unit/tcdm_pipe_unit.sv:39]
	Parameter N_SLAVE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter NUM_REGS bound to: 2 - type: integer 
	Parameter LOG_NUM_REGS bound to: 1 - type: integer 
WARNING: [Synth 8-5856] 3D RAM PIPE_REGS_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'tcdm_pipe_unit' (108#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/tcdm_pipe_unit/tcdm_pipe_unit.sv:39]
INFO: [Synth 8-638] synthesizing module 'mmu_config_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/mmu_config_unit/mmu_config_unit.sv:10]
INFO: [Synth 8-256] done synthesizing module 'mmu_config_unit' (109#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/mmu_config_unit/mmu_config_unit.sv:10]
INFO: [Synth 8-638] synthesizing module 'icache_ctrl_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:83]
	Parameter NB_CACHE_BANKS bound to: 4 - type: integer 
	Parameter NB_CORES bound to: 2 - type: integer 
	Parameter ID_WIDTH bound to: 5 - type: integer 
	Parameter NUM_REGS bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:350]
WARNING: [Synth 8-6014] Unused sequential element req_flush_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:232]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:243]
WARNING: [Synth 8-6014] Unused sequential element j was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:243]
WARNING: [Synth 8-6014] Unused sequential element clear_ack_enable_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:462]
WARNING: [Synth 8-6014] Unused sequential element listen_ack_disable_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:463]
WARNING: [Synth 8-6014] Unused sequential element clear_ack_disable_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:464]
WARNING: [Synth 8-3848] Net IC_ctrl_unit_master_if[0]\.flush_FetchBuffer in module/entity icache_ctrl_unit does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:95]
WARNING: [Synth 8-3848] Net IC_ctrl_unit_master_if[1]\.flush_FetchBuffer in module/entity icache_ctrl_unit does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:95]
WARNING: [Synth 8-3848] Net IC_ctrl_unit_master_if[2]\.flush_FetchBuffer in module/entity icache_ctrl_unit does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:95]
WARNING: [Synth 8-3848] Net IC_ctrl_unit_master_if[3]\.flush_FetchBuffer in module/entity icache_ctrl_unit does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:95]
INFO: [Synth 8-256] done synthesizing module 'icache_ctrl_unit' (110#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/cluster_peripherals/icache_ctrl_unit/icache_ctrl_unit.sv:83]
INFO: [Synth 8-256] done synthesizing module 'cluster_peripherals' (111#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/cluster_peripherals.sv:35]
INFO: [Synth 8-638] synthesizing module 'core_data_memory' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/core_data_memory.sv:1]
	Parameter BANK_SIZE bound to: 8192 - type: integer 
	Parameter NB_BANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xilinx_tcdm_bank_8192x32' [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/realtime/xilinx_tcdm_bank_8192x32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'xilinx_tcdm_bank_8192x32' (112#1) [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/realtime/xilinx_tcdm_bank_8192x32_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'core_data_memory' (113#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/core_data_memory.sv:1]
INFO: [Synth 8-638] synthesizing module 'core_region' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/core_region.sv:40]
	Parameter CORE_ID bound to: 0 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INSTR_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter ROM_BOOT_ADDR bound to: 436207616 - type: integer 
	Parameter BOOT_ADDR bound to: 469762048 - type: integer 
	Parameter L2_SLM_FILE bound to: ./slm_files/l2_stim.slm - type: string 
	Parameter ROM_SLM_FILE bound to: ../sw/apps/boot/slm_files/l2_stim.slm - type: string 
INFO: [Synth 8-638] synthesizing module 'XBAR_DEMUX_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:171]
INFO: [Synth 8-256] done synthesizing module 'XBAR_DEMUX_BUS' (113#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:171]
INFO: [Synth 8-638] synthesizing module 'XBAR_PERIPH_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'XBAR_PERIPH_BUS' (113#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:130]
INFO: [Synth 8-638] synthesizing module 'or10n_core' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/or10n_core.sv:33]
	Parameter N_EXT_PERF_COUNTERS bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'if_stage' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/if_stage.sv:34]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/if_stage.sv:102]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/if_stage.sv:102]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/if_stage.sv:121]
INFO: [Synth 8-256] done synthesizing module 'if_stage' (114#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/if_stage.sv:34]
INFO: [Synth 8-638] synthesizing module 'instr_core_interface' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/instr_core_interface.sv:30]
INFO: [Synth 8-256] done synthesizing module 'instr_core_interface' (115#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/instr_core_interface.sv:30]
INFO: [Synth 8-638] synthesizing module 'id_stage' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/id_stage.sv:36]
INFO: [Synth 8-638] synthesizing module 'or10n_register_file' [/home/nur/NEURAghe/neuraghe_1.9/fpga/rtl/or10n_register_file.sv:15]
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_WORDS bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or10n_register_file' (116#1) [/home/nur/NEURAghe/neuraghe_1.9/fpga/rtl/or10n_register_file.sv:15]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/controller.sv:34]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/controller.sv:281]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/controller.sv:1142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/controller.sv:1431]
WARNING: [Synth 8-6014] Unused sequential element set_carry_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/controller.sv:263]
WARNING: [Synth 8-6014] Unused sequential element clear_isr_running_o_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/controller.sv:266]
INFO: [Synth 8-256] done synthesizing module 'controller' (117#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/controller.sv:34]
INFO: [Synth 8-638] synthesizing module 'exc_controller' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/exc_controller.sv:28]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/exc_controller.sv:194]
WARNING: [Synth 8-6014] Unused sequential element exc_reason_n_reg was removed.  [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/exc_controller.sv:176]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'exc_controller' (118#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/exc_controller.sv:28]
INFO: [Synth 8-638] synthesizing module 'hwloop_controller' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/hwloop_controller.sv:33]
INFO: [Synth 8-256] done synthesizing module 'hwloop_controller' (119#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/hwloop_controller.sv:33]
INFO: [Synth 8-256] done synthesizing module 'id_stage' (120#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/id_stage.sv:36]
INFO: [Synth 8-638] synthesizing module 'ex_stage' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/ex_stage.sv:42]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/alu.sv:33]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/alu.sv:560]
INFO: [Synth 8-256] done synthesizing module 'alu' (121#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/alu.sv:33]
INFO: [Synth 8-638] synthesizing module 'mult' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/mult.sv:39]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult' (122#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/mult.sv:39]
INFO: [Synth 8-256] done synthesizing module 'ex_stage' (123#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/ex_stage.sv:42]
INFO: [Synth 8-638] synthesizing module 'wb_stage' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/wb_stage.sv:38]
INFO: [Synth 8-256] done synthesizing module 'wb_stage' (124#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/wb_stage.sv:38]
INFO: [Synth 8-638] synthesizing module 'load_store_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/load_store_unit.sv:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/load_store_unit.sv:492]
INFO: [Synth 8-256] done synthesizing module 'load_store_unit' (125#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/load_store_unit.sv:31]
INFO: [Synth 8-638] synthesizing module 'sp_registers' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/sp_registers.sv:48]
	Parameter N_EXT_PERF_COUNTERS bound to: 5 - type: integer 
	Parameter N_PERF_COUNTERS bound to: 17 - type: integer 
	Parameter N_PERF_REGS bound to: 1 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/sp_registers.sv:176]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/sp_registers.sv:201]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/sp_registers.sv:220]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/sp_registers.sv:254]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/sp_registers.sv:275]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/sp_registers.sv:297]
INFO: [Synth 8-256] done synthesizing module 'sp_registers' (126#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/sp_registers.sv:48]
INFO: [Synth 8-638] synthesizing module 'hwloop_regs' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/hwloop_regs.sv:33]
INFO: [Synth 8-256] done synthesizing module 'hwloop_regs' (127#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/hwloop_regs.sv:33]
INFO: [Synth 8-638] synthesizing module 'debug_unit' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/debug_unit.sv:33]
INFO: [Synth 8-256] done synthesizing module 'debug_unit' (128#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/debug_unit.sv:33]
INFO: [Synth 8-256] done synthesizing module 'or10n_core' (129#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/or10n/or10n_core.sv:33]
INFO: [Synth 8-638] synthesizing module 'core_demux' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/core_demux.sv:35]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_ENABLE_BIT bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'periph_FIFO' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/periph_FIFO.sv:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_ENABLE_BIT bound to: 4 - type: integer 
	Parameter FIFO_DW bound to: 69 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized13' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized13' (129#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-256] done synthesizing module 'periph_FIFO' (130#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/periph_FIFO.sv:1]
INFO: [Synth 8-256] done synthesizing module 'core_demux' (131#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/core_demux.sv:35]
INFO: [Synth 8-638] synthesizing module 'periph_demux' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/periph_demux.sv:3]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'periph_demux' (132#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/periph_demux.sv:3]
WARNING: [Synth 8-3848] Net eu_ctrl_master\.id in module/entity core_region does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/core_region.sv:95]
WARNING: [Synth 8-3848] Net periph_data_master\.id in module/entity core_region does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/core_region.sv:96]
INFO: [Synth 8-256] done synthesizing module 'core_region' (133#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/core_region.sv:40]
INFO: [Synth 8-638] synthesizing module 'dmac_per_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_per_wrap.sv:4]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH_CNTR bound to: 10 - type: integer 
	Parameter AXI_ID_WIDTH_EXT bound to: 4 - type: integer 
	Parameter WEI_MEM_BANK_SIZE bound to: 2048 - type: integer 
	Parameter MEM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BE_WIDTH bound to: 4 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter DMA_REMAP bound to: 0 - type: integer 
	Parameter SRAM_ADD_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS' (133#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:51]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS' (133#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:416]
INFO: [Synth 8-638] synthesizing module 'AXI_BUS_ASYNC' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:529]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXI_BUS_ASYNC' (133#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:529]
INFO: [Synth 8-638] synthesizing module 'axi_slice_dc_slave_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/axi_slice_dc_slave_wrap.sv:33]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_slice_dc_slave' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv:10]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter DATA_STRB_WIDTH bound to: 72 - type: integer 
	Parameter DATA_USER_STRB_WIDTH bound to: 82 - type: integer 
	Parameter DATA_ID_WIDTH bound to: 74 - type: integer 
	Parameter DATA_USER_ID_WIDTH bound to: 80 - type: integer 
	Parameter ADDR_ID_WIDTH bound to: 42 - type: integer 
	Parameter ADDR_USER_ID_WIDTH bound to: 48 - type: integer 
	Parameter USER_ID_WIDTH bound to: 16 - type: integer 
	Parameter WIDTH_FIFO_AW bound to: 78 - type: integer 
	Parameter WIDTH_FIFO_AR bound to: 78 - type: integer 
	Parameter WIDTH_FIFO_W bound to: 83 - type: integer 
	Parameter WIDTH_FIFO_R bound to: 83 - type: integer 
	Parameter WIDTH_FIFO_B bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dc_token_ring_fifo_din' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v:1]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dc_data_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_data_buffer.v:1]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dc_data_buffer' (134#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_data_buffer.v:1]
INFO: [Synth 8-638] synthesizing module 'dc_token_ring' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring.v:1]
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dc_token_ring' (135#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring.v:1]
INFO: [Synth 8-638] synthesizing module 'dc_full_detector' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_full_detector.v:1]
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dc_synchronizer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_synchronizer.v:2]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'dc_synchronizer' (136#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_synchronizer.v:2]
INFO: [Synth 8-256] done synthesizing module 'dc_full_detector' (137#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_full_detector.v:1]
INFO: [Synth 8-256] done synthesizing module 'dc_token_ring_fifo_din' (138#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v:1]
INFO: [Synth 8-638] synthesizing module 'dc_token_ring_fifo_din__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v:1]
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dc_data_buffer__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_data_buffer.v:1]
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dc_data_buffer__parameterized0' (138#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_data_buffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'dc_token_ring_fifo_din__parameterized0' (138#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v:1]
INFO: [Synth 8-638] synthesizing module 'dc_token_ring_fifo_dout' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v:1]
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dc_token_ring__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring.v:1]
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dc_token_ring__parameterized0' (138#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring.v:1]
INFO: [Synth 8-638] synthesizing module 'dc_synchronizer__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_synchronizer.v:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dc_synchronizer__parameterized0' (138#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_synchronizer.v:2]
INFO: [Synth 8-256] done synthesizing module 'dc_token_ring_fifo_dout' (139#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v:1]
INFO: [Synth 8-638] synthesizing module 'dc_token_ring_fifo_dout__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v:1]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dc_token_ring_fifo_dout__parameterized0' (139#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v:1]
INFO: [Synth 8-256] done synthesizing module 'axi_slice_dc_slave' (140#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv:10]
INFO: [Synth 8-256] done synthesizing module 'axi_slice_dc_slave_wrap' (141#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/axi_slice_dc_slave_wrap.sv:33]
INFO: [Synth 8-638] synthesizing module 'axi_slice_dc_master_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/axi_slice_dc_master_wrap.sv:33]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_slice_dc_master' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/axi_slice_dc_master.sv:10]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter BUFFER_WIDTH bound to: 8 - type: integer 
	Parameter DATA_STRB_WIDTH bound to: 72 - type: integer 
	Parameter DATA_USER_STRB_WIDTH bound to: 82 - type: integer 
	Parameter DATA_ID_WIDTH bound to: 74 - type: integer 
	Parameter DATA_USER_ID_WIDTH bound to: 80 - type: integer 
	Parameter ADDR_ID_WIDTH bound to: 42 - type: integer 
	Parameter ADDR_USER_ID_WIDTH bound to: 48 - type: integer 
	Parameter USER_ID_WIDTH bound to: 16 - type: integer 
	Parameter WIDTH_FIFO_AW bound to: 78 - type: integer 
	Parameter WIDTH_FIFO_AR bound to: 78 - type: integer 
	Parameter WIDTH_FIFO_W bound to: 83 - type: integer 
	Parameter WIDTH_FIFO_R bound to: 83 - type: integer 
	Parameter WIDTH_FIFO_B bound to: 18 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dc_token_ring_fifo_dout__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v:1]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dc_token_ring_fifo_dout__parameterized1' (141#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v:1]
INFO: [Synth 8-638] synthesizing module 'dc_token_ring_fifo_din__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v:1]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dc_data_buffer__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_data_buffer.v:1]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter BUFFER_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dc_data_buffer__parameterized1' (141#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_data_buffer.v:1]
INFO: [Synth 8-256] done synthesizing module 'dc_token_ring_fifo_din__parameterized1' (141#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v:1]
INFO: [Synth 8-256] done synthesizing module 'axi_slice_dc_master' (142#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice_dc/axi_slice_dc_master.sv:10]
INFO: [Synth 8-256] done synthesizing module 'axi_slice_dc_master_wrap' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/axi_slice_dc_master_wrap.sv:33]
INFO: [Synth 8-638] synthesizing module 'mchan__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/top/mchan.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter GLOBAL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter NB_OUTSND_TRANS bound to: 8 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter PE_ID_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_unit__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter GLOBAL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter PE_ID_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_ARBITER_WIDTH bound to: 80 - type: integer 
	Parameter TRANS_QUEUE_WIDTH bound to: 77 - type: integer 
	Parameter EXT_RX_CMD_QUEUE_WIDTH bound to: 73 - type: integer 
	Parameter EXT_TX_CMD_QUEUE_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_if__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_if.sv:15]
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter CTRL_TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter PE_ID_WIDTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter COMMAND_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ctrl_fsm__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:15]
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter PE_ID_WIDTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_LEN_WIDTH_PROGR bound to: 15 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:203]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:340]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:429]
INFO: [Synth 8-256] done synthesizing module 'ctrl_fsm__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_fsm.sv:15]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized14' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized14' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-256] done synthesizing module 'ctrl_if__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_if.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized7' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TRANS_SID bound to: 0 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized7' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized8' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TRANS_SID bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized8' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized9' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TRANS_SID bound to: 2 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized9' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized10' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TRANS_SID bound to: 3 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized10' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized11' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TRANS_SID bound to: 4 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized11' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized12' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TRANS_SID bound to: 5 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized12' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized13' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TRANS_SID bound to: 6 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized13' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'synch_unit__parameterized14' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TRANS_SID bound to: 7 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synch_unit__parameterized14' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'trans_allocator__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:13]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter NB_TRANSFERS bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arbiter__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
	Parameter DATA_WIDTH bound to: 0 - type: integer 
	Parameter N_MASTER bound to: 2 - type: integer 
	Parameter LOG_MASTER bound to: 1 - type: integer 
	Parameter N_WIRE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arb_primitive__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
	Parameter DATA_WIDTH bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_arb_primitive__parameterized2' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
INFO: [Synth 8-638] synthesizing module 'mchan_rr_flag_req__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_rr_flag_req.sv:14]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_rr_flag_req__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_rr_flag_req.sv:14]
INFO: [Synth 8-256] done synthesizing module 'mchan_arbiter__parameterized2' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
INFO: [Synth 8-256] done synthesizing module 'trans_allocator__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_allocator.sv:13]
INFO: [Synth 8-638] synthesizing module 'trans_arbiter_wrap__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_arbiter_wrap.sv:15]
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TRANS_CID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arbiter__parameterized3' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter N_MASTER bound to: 2 - type: integer 
	Parameter LOG_MASTER bound to: 1 - type: integer 
	Parameter N_WIRE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arb_primitive__parameterized3' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
	Parameter DATA_WIDTH bound to: 80 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_arb_primitive__parameterized3' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
INFO: [Synth 8-256] done synthesizing module 'mchan_arbiter__parameterized3' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
INFO: [Synth 8-256] done synthesizing module 'trans_arbiter_wrap__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_arbiter_wrap.sv:15]
INFO: [Synth 8-638] synthesizing module 'trans_queue__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_queue.sv:15]
	Parameter TRANS_QUEUE_WIDTH bound to: 77 - type: integer 
	Parameter TRANS_QUEUE_DEPTH bound to: 2 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter LOG_TRANS_QUEUE_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trans_queue__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_queue.sv:15]
INFO: [Synth 8-638] synthesizing module 'twd_trans_queue__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_queue.sv:15]
	Parameter NB_CTRLS bound to: 2 - type: integer 
	Parameter TWD_QUEUE_WIDTH bound to: 34 - type: integer 
	Parameter TWD_QUEUE_DEPTH bound to: 1 - type: integer 
	Parameter TWD_QUEUE_ADD_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arbiter__parameterized4' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter N_MASTER bound to: 2 - type: integer 
	Parameter LOG_MASTER bound to: 1 - type: integer 
	Parameter N_WIRE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mchan_arb_primitive__parameterized4' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mchan_arb_primitive__parameterized4' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arb_primitive.sv:14]
INFO: [Synth 8-256] done synthesizing module 'mchan_arbiter__parameterized4' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/misc/mchan_arbiter.sv:16]
INFO: [Synth 8-256] done synthesizing module 'twd_trans_queue__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_queue.sv:15]
INFO: [Synth 8-638] synthesizing module 'twd_trans_splitter__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:15]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twd_trans_splitter__parameterized1' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:15]
INFO: [Synth 8-638] synthesizing module 'twd_trans_splitter__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:15]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter TWD_COUNT_WIDTH bound to: 14 - type: integer 
	Parameter TWD_STRIDE_WIDTH bound to: 20 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'twd_trans_splitter__parameterized2' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/twd_trans_splitter.sv:15]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized15' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 73 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized15' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'trans_unpack__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_unpack.sv:15]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter MCHAN_BURST_LENGTH bound to: 1024 - type: integer 
	Parameter MCHAN_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_unpack.sv:398]
INFO: [Synth 8-256] done synthesizing module 'trans_unpack__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/trans_unpack.sv:15]
INFO: [Synth 8-256] done synthesizing module 'ctrl_unit__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/ctrl_unit.sv:15]
INFO: [Synth 8-638] synthesizing module 'ext_unit__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_unit.sv:13]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter EXT_ADD_WIDTH bound to: 32 - type: integer 
	Parameter EXT_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter EXT_TX_CMD_QUEUE_WIDTH bound to: 55 - type: integer 
	Parameter EXT_RX_CMD_QUEUE_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ext_opc_buf__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_opc_buf.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter EXT_TID_WIDTH bound to: 3 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter OPC_BUF_WIDTH bound to: 43 - type: integer 
	Parameter OPC_BUF_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ext_opc_buf__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_opc_buf.sv:13]
INFO: [Synth 8-256] done synthesizing module 'ext_unit__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ext_unit/ext_unit.sv:13]
INFO: [Synth 8-638] synthesizing module 'tcdm_unit__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_unit.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_CMD_QUEUE_WIDTH bound to: 40 - type: integer 
	Parameter TCDM_BEAT_QUEUE_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized16' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized16' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'tcdm_tx_if__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_tx_if.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tcdm_tx_if__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_tx_if.sv:13]
INFO: [Synth 8-638] synthesizing module 'tcdm_rx_if__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_rx_if.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tcdm_rx_if__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_rx_if.sv:13]
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized17' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 40 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized17' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-638] synthesizing module 'tcdm_cmd_unpack__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_cmd_unpack.sv:13]
	Parameter TRANS_SID_WIDTH bound to: 3 - type: integer 
	Parameter TCDM_ADD_WIDTH bound to: 18 - type: integer 
	Parameter TCDM_OPC_WIDTH bound to: 1 - type: integer 
	Parameter MCHAN_LEN_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tcdm_cmd_unpack__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_cmd_unpack.sv:13]
INFO: [Synth 8-256] done synthesizing module 'tcdm_unit__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/tcdm_unit/tcdm_unit.sv:13]
INFO: [Synth 8-256] done synthesizing module 'mchan__parameterized0' (143#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/top/mchan.sv:15]
WARNING: [Synth 8-3848] Net r_opc in module/entity dmac_per_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:63]
INFO: [Synth 8-256] done synthesizing module 'dmac_per_wrap' (144#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_per_wrap.sv:4]
INFO: [Synth 8-638] synthesizing module 'hwce_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/hwce_wrap.sv:19]
	Parameter N_MASTER_PORT bound to: 20 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter BANK_SIZE bound to: 8192 - type: integer 
	Parameter WEI_MEM_BANK_SIZE bound to: 2048 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hwce_periph_adapt' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/hwce_periph_adapt.sv:19]
	Parameter CLUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CFG_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter CFG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CFG_BE_WIDTH bound to: 4 - type: integer 
	Parameter CFG_ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/hwce_periph_adapt.sv:94]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/hwce_periph_adapt.sv:152]
INFO: [Synth 8-256] done synthesizing module 'hwce_periph_adapt' (145#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/hwce_periph_adapt.sv:19]
INFO: [Synth 8-638] synthesizing module 'hwce_top' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:38]
	Parameter N_MASTER_PORT bound to: 20 - type: integer 
	Parameter N_CONTEXT bound to: 2 - type: integer 
	Parameter CLUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_BE_WIDTH bound to: 4 - type: integer 
	Parameter BANK_SIZE bound to: 8192 - type: integer 
	Parameter WEI_MEM_BANK_SIZE bound to: 2048 - type: integer 
	Parameter CFG_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter CFG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CFG_BE_WIDTH bound to: 4 - type: integer 
	Parameter CFG_ID_WIDTH bound to: 3 - type: integer 
	Parameter STREAM_DATA_SIZE bound to: 32 - type: integer 
	Parameter STREAM_BE_SIZE bound to: 4 - type: integer 
	Parameter STREAM_TID_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TDEST_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TUSER_SIZE bound to: 4 - type: integer 
	Parameter LINEAR_SUPPORTED bound to: 1 - type: integer 
	Parameter N_SOURCE_STREAMS bound to: 16 - type: integer 
	Parameter N_SINK_STREAMS bound to: 4 - type: integer 
	Parameter N_GENERIC_REGS bound to: 4 - type: integer 
	Parameter FILTER_SIZE bound to: 3 - type: integer 
	Parameter LINEBUFFER_WIDTH bound to: 256 - type: integer 
	Parameter QF bound to: 11 - type: integer 
	Parameter ACC_CONFIG bound to: 5 - type: integer 
	Parameter LATCH_REGFILE bound to: 0 - type: integer 
	Parameter LATCH_FIFO bound to: 0 - type: integer 
	Parameter PIPE_STAGES_SOP bound to: 1 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter N_ACCELERATOR_PORT bound to: 8 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter WL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter WL_BE_WIDTH bound to: 4 - type: integer 
	Parameter WL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WL_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipe_pooling' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pipe_pooling.sv:17]
	Parameter AXI_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipe_pooling' (146#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pipe_pooling.sv:17]
INFO: [Synth 8-638] synthesizing module 'pooling_layer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_layer.sv:19]
	Parameter LINEBUFFER_WIDTH bound to: 256 - type: integer 
	Parameter WIDTH_POOLING_BLOCK bound to: 2'b10 
	Parameter AXI_WIDTH bound to: 32 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter PIPE_OUT bound to: 2 - type: integer 
	Parameter CNTR_SIG_PIPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_layer.sv:77]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_layer.sv:78]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_layer.sv:79]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "register" *) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_layer.sv:80]
INFO: [Synth 8-638] synthesizing module 'pooling_data_shift_register' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_data_shift_register.sv:15]
	Parameter LINEBUFFER_WIDTH bound to: 256 - type: integer 
	Parameter CONV_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling_data_shift_register' (147#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_data_shift_register.sv:15]
INFO: [Synth 8-256] done synthesizing module 'pooling_layer' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_layer.sv:19]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (148#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'hwce_wrapper' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:19]
	Parameter N_MASTER_PORT bound to: 20 - type: integer 
	Parameter N_CONTEXT bound to: 2 - type: integer 
	Parameter FILTER_SIZE bound to: 3 - type: integer 
	Parameter CLUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_BE_WIDTH bound to: 4 - type: integer 
	Parameter BANK_SIZE bound to: 8192 - type: integer 
	Parameter WEI_MEM_BANK_SIZE bound to: 2048 - type: integer 
	Parameter CFG_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter CFG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CFG_BE_WIDTH bound to: 4 - type: integer 
	Parameter CFG_ID_WIDTH bound to: 3 - type: integer 
	Parameter STREAM_DATA_SIZE bound to: 32 - type: integer 
	Parameter STREAM_BE_SIZE bound to: 4 - type: integer 
	Parameter STREAM_TID_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TDEST_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TUSER_SIZE bound to: 4 - type: integer 
	Parameter N_ACCELERATOR_PORT bound to: 8 - type: integer 
	Parameter WL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter WL_BE_WIDTH bound to: 4 - type: integer 
	Parameter WL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LINEAR_SUPPORTED bound to: 1 - type: integer 
	Parameter N_SOURCE_STREAMS bound to: 16 - type: integer 
	Parameter N_SINK_STREAMS bound to: 4 - type: integer 
	Parameter N_GENERIC_REGS bound to: 4 - type: integer 
	Parameter SINK_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter SOURCE_FIFO_DEPTH bound to: 8 - type: integer 
	Parameter LATCH_REGFILE bound to: 0 - type: integer 
	Parameter LATCH_FIFO bound to: 0 - type: integer 
	Parameter N_STREAMS bound to: 20 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hwce_wrapper_fsm' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_fsm.sv:18]
	Parameter N_STREAMS bound to: 20 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hwce_wrapper_fsm' (149#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_fsm.sv:18]
INFO: [Synth 8-638] synthesizing module 'hwce_wrapper_slave' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_slave.sv:18]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter N_CONTEXT bound to: 2 - type: integer 
	Parameter CFG_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter CFG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CFG_BE_WIDTH bound to: 4 - type: integer 
	Parameter CFG_ID_WIDTH bound to: 3 - type: integer 
	Parameter N_IO_REGS bound to: 32 - type: integer 
	Parameter N_GENERIC_REGS bound to: 4 - type: integer 
	Parameter LATCH_REGFILE bound to: 0 - type: integer 
	Parameter N_STREAMS bound to: 20 - type: integer 
	Parameter BANK_SIZE bound to: 8192 - type: integer 
	Parameter WEI_MEM_BANK_SIZE bound to: 2048 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter BANKS_Y bound to: 20 - type: integer 
	Parameter GR_OFFSET bound to: 32'b00000000000000100000000000000000 
	Parameter MEM_OFFSET bound to: 32'b00000000000010000000000000000000 
	Parameter MSB_B bound to: 19 - type: integer 
	Parameter LSB_B bound to: 17 - type: integer 
	Parameter LAST_GROUP bound to: 524288 - type: integer 
	Parameter PARAMS_STREAM bound to: 27 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hwpe_sm_slave' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_slave.sv:17]
	Parameter N_CONTEXT bound to: 2 - type: integer 
	Parameter CFG_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter CFG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CFG_BE_WIDTH bound to: 4 - type: integer 
	Parameter CFG_ID_WIDTH bound to: 3 - type: integer 
	Parameter N_IO_REGS bound to: 32 - type: integer 
	Parameter N_GENERIC_REGS bound to: 4 - type: integer 
	Parameter LATCH_REGFILE bound to: 0 - type: integer 
	Parameter N_REGISTERS bound to: 45 - type: integer 
	Parameter N_MANDATORY_REGS bound to: 8 - type: integer 
	Parameter N_RESERVED_REGS bound to: 1 - type: integer 
	Parameter LOG_REGS bound to: 6 - type: integer 
	Parameter LOG_CONTEXT bound to: 1 - type: integer 
	Parameter LOG_REGS_MC bound to: 7 - type: integer 
	Parameter N_MAX_IO_REGS bound to: 32 - type: integer 
	Parameter N_MAX_GENERIC_REGS bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hwpe_sm_regfile' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_regfile.sv:17]
	Parameter N_CONTEXT bound to: 2 - type: integer 
	Parameter CFG_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter CFG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CFG_BE_WIDTH bound to: 4 - type: integer 
	Parameter CFG_ID_WIDTH bound to: 3 - type: integer 
	Parameter LOG_CONTEXT bound to: 1 - type: integer 
	Parameter N_IO_REGS bound to: 32 - type: integer 
	Parameter N_GENERIC_REGS bound to: 4 - type: integer 
	Parameter LATCH_REGFILE bound to: 0 - type: integer 
	Parameter N_REGISTERS bound to: 45 - type: integer 
	Parameter N_MANDATORY_REGS bound to: 8 - type: integer 
	Parameter N_RESERVED_REGS bound to: 1 - type: integer 
	Parameter LOG_REGS bound to: 6 - type: integer 
	Parameter LOG_REGS_MC bound to: 7 - type: integer 
	Parameter LOG_REGS_MC_PREV bound to: 8 - type: integer 
	Parameter N_MAX_IO_REGS bound to: 32 - type: integer 
	Parameter N_MAX_GENERIC_REGS bound to: 4 - type: integer 
	Parameter SCM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'decoder' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_decoder.sv:1]
	Parameter SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decoder' (150#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_decoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'decoder__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_decoder.sv:1]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'decoder__parameterized0' (150#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_decoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'encoder' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_encoder.sv:3]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'encoder' (151#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_encoder.sv:3]
WARNING: [Synth 8-5856] 3D RAM regfile_mem_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net regfile_mem_mandatory[7] in module/entity hwpe_sm_regfile does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_regfile.sv:54]
INFO: [Synth 8-256] done synthesizing module 'hwpe_sm_regfile' (152#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_regfile.sv:17]
INFO: [Synth 8-256] done synthesizing module 'hwpe_sm_slave' (153#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_slave.sv:17]
INFO: [Synth 8-256] done synthesizing module 'hwce_wrapper_slave' (154#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper_slave.sv:18]
INFO: [Synth 8-638] synthesizing module 'hwpe_axi_sink' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_sink.sv:19]
	Parameter CLUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_BE_WIDTH bound to: 4 - type: integer 
	Parameter STREAM_DATA_SIZE bound to: 32 - type: integer 
	Parameter STREAM_BE_SIZE bound to: 4 - type: integer 
	Parameter STREAM_TID_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TDEST_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TUSER_SIZE bound to: 4 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter WORD_STRIDE bound to: 4 - type: integer 
	Parameter N_SINK_STREAMS bound to: 4 - type: integer 
	Parameter LATCH_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hwpe_axi_addressgen_sink' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_addressgen_sink.sv:18]
	Parameter CLUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_BE_WIDTH bound to: 4 - type: integer 
	Parameter WORD_STRIDE bound to: 4 - type: integer 
	Parameter STREAM_COUNTER_BITS bound to: 16 - type: integer 
	Parameter N_SINK_STREAMS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hwpe_axi_addressgen_sink' (155#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_addressgen_sink.sv:18]
WARNING: [Synth 8-3848] Net n_og_o in module/entity hwpe_axi_sink does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_sink.sv:72]
INFO: [Synth 8-256] done synthesizing module 'hwpe_axi_sink' (156#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_sink.sv:19]
INFO: [Synth 8-638] synthesizing module 'hwpe_axi_source' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:19]
	Parameter CLUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_BE_WIDTH bound to: 4 - type: integer 
	Parameter STREAM_DATA_SIZE bound to: 32 - type: integer 
	Parameter STREAM_BE_SIZE bound to: 4 - type: integer 
	Parameter STREAM_TID_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TDEST_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TUSER_SIZE bound to: 4 - type: integer 
	Parameter N_SOURCE_STREAMS bound to: 4 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter WORD_STRIDE bound to: 4 - type: integer 
	Parameter LATCH_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hwpe_axi_fifo_earlystall' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_fifo_earlystall.sv:19]
	Parameter DATA_WIDTH bound to: 51 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter LATCH_FIFO bound to: 0 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hwpe_axi_fifo_earlystall' (157#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_fifo_earlystall.sv:19]
WARNING: [Synth 8-5858] RAM stream_flags_queue_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net n_og_o in module/entity hwpe_axi_source does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:76]
INFO: [Synth 8-256] done synthesizing module 'hwpe_axi_source' (158#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:19]
INFO: [Synth 8-638] synthesizing module 'hwpe_axi_source__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:19]
	Parameter CLUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_BE_WIDTH bound to: 4 - type: integer 
	Parameter STREAM_DATA_SIZE bound to: 32 - type: integer 
	Parameter STREAM_BE_SIZE bound to: 4 - type: integer 
	Parameter STREAM_TID_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TDEST_SIZE bound to: 1 - type: integer 
	Parameter STREAM_TUSER_SIZE bound to: 4 - type: integer 
	Parameter N_SOURCE_STREAMS bound to: 12 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter WORD_STRIDE bound to: 4 - type: integer 
	Parameter LATCH_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hwpe_axi_addressgen_sink__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_addressgen_sink.sv:18]
	Parameter CLUS_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLUS_BE_WIDTH bound to: 4 - type: integer 
	Parameter WORD_STRIDE bound to: 4 - type: integer 
	Parameter STREAM_COUNTER_BITS bound to: 16 - type: integer 
	Parameter N_SINK_STREAMS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hwpe_axi_addressgen_sink__parameterized0' (158#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_addressgen_sink.sv:18]
WARNING: [Synth 8-5858] RAM stream_flags_queue_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3848] Net n_og_o in module/entity hwpe_axi_source__parameterized0 does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:76]
INFO: [Synth 8-256] done synthesizing module 'hwpe_axi_source__parameterized0' (158#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:19]
WARNING: [Synth 8-3848] Net wl_en_o in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:145]
WARNING: [Synth 8-3848] Net wl_tcdm_wait_n_o in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:147]
WARNING: [Synth 8-3848] Net wl_tcdm_rdata_o[7] in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:152]
WARNING: [Synth 8-3848] Net wl_tcdm_rdata_o[6] in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:152]
WARNING: [Synth 8-3848] Net wl_tcdm_rdata_o[5] in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:152]
WARNING: [Synth 8-3848] Net wl_tcdm_rdata_o[4] in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:152]
WARNING: [Synth 8-3848] Net wl_tcdm_rdata_o[3] in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:152]
WARNING: [Synth 8-3848] Net wl_tcdm_rdata_o[2] in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:152]
WARNING: [Synth 8-3848] Net wl_tcdm_rdata_o[1] in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:152]
WARNING: [Synth 8-3848] Net wl_tcdm_rdata_o[0] in module/entity hwce_wrapper does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:152]
INFO: [Synth 8-256] done synthesizing module 'hwce_wrapper' (159#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wrapper.sv:19]
INFO: [Synth 8-638] synthesizing module 'hwce_engine' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:23]
	Parameter AXI_WIDTH bound to: 32 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter PIPE_STAGES_SOP bound to: 1 - type: integer 
	Parameter FILTER_SIZE bound to: 3 - type: integer 
	Parameter QF bound to: 11 - type: integer 
	Parameter LINEBUFFER_WIDTH bound to: 256 - type: integer 
	Parameter TID_SIZE bound to: 1 - type: integer 
	Parameter TDEST_SIZE bound to: 1 - type: integer 
	Parameter TUSER_SIZE bound to: 4 - type: integer 
	Parameter TID bound to: 0 - type: integer 
	Parameter TDEST bound to: 0 - type: integer 
	Parameter TUSER bound to: 0 - type: integer 
	Parameter LINEAR_SUPPORTED bound to: 1 - type: integer 
	Parameter ACC_CONFIG bound to: 5 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
	Parameter NB_TRELLIS bound to: 7 - type: integer 
	Parameter MUL_PER_TREL bound to: 4 - type: integer 
	Parameter NPX bound to: 2 - type: integer 
	Parameter NB_MULS bound to: 27 - type: integer 
	Parameter MUL_WIDHT bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "srl" *) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:249]
INFO: [Synth 8-638] synthesizing module 'hwce_linebuffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_linebuffer.sv:23]
	Parameter NPX bound to: 2 - type: integer 
	Parameter AXI_WIDTH bound to: 32 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter FS bound to: 3 - type: integer 
	Parameter LINEBUFFER_WIDTH bound to: 256 - type: integer 
	Parameter LINEAR_SUPPORTED bound to: 1 - type: integer 
	Parameter INPUT_FIFO bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO bound to: 0 - type: integer 
	Parameter LINE_REG_LEN bound to: 3 - type: integer 
	Parameter NPX_8 bound to: 4 - type: integer 
	Parameter NPX_16 bound to: 2 - type: integer 
	Parameter REW_IDX bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* srl_style = "srl" *) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_linebuffer.sv:70]
INFO: [Synth 8-638] synthesizing module 'hwpe_axi_fifo' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_fifo.sv:19]
	Parameter DATA_WIDTH bound to: 100 - type: integer 
	Parameter DATA_DEPTH bound to: 2 - type: integer 
	Parameter LATCH_FIFO bound to: 0 - type: integer 
	Parameter ADDR_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hwpe_axi_fifo' (160#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_fifo.sv:19]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_linebuffer.sv:361]
WARNING: [Synth 8-5856] 3D RAM line_srl_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM line_reg_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'hwce_linebuffer' (161#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_linebuffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'hwce_sop' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_sop.sv:23]
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter ACC_CONFIG bound to: 5 - type: integer 
	Parameter NPX bound to: 2 - type: integer 
	Parameter TIME_MUXING bound to: 0 - type: integer 
	Parameter NB_MULS bound to: 27 - type: integer 
	Parameter PRECOMPUTATION bound to: 1 - type: integer 
	Parameter SUM_WIDHT bound to: 48 - type: integer 
	Parameter DSP_REGS bound to: 2 - type: integer 
	Parameter NB_TRELLIS bound to: 7 - type: integer 
	Parameter MUL_PER_TREL bound to: 4 - type: integer 
	Parameter PIPE_STAGES_SOP bound to: 9 - type: integer 
	Parameter LAST_TRELL_MULS bound to: 3 - type: integer 
	Parameter REG_A_D_WIDTH bound to: 25 - type: integer 
	Parameter REG_B_WIDTH bound to: 18 - type: integer 
	Parameter PATH bound to: 2 - type: integer 
	Parameter SOP_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'one_dsp_MACC' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/one_dsp_MACC.sv:1]
	Parameter REG_A_D_WIDTH bound to: 25 - type: integer 
	Parameter REG_B_WIDTH bound to: 18 - type: integer 
	Parameter SUM_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'one_dsp_MACC' (162#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/one_dsp_MACC.sv:1]
INFO: [Synth 8-638] synthesizing module 'hwce_sop_add' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_sop_add.sv:22]
	Parameter NB_TRELLIS bound to: 7 - type: integer 
	Parameter SUM_WIDHT bound to: 48 - type: integer 
	Parameter USE_ADDER_TREE bound to: 0 - type: integer 
	Parameter LAYERS bound to: 4 - type: integer 
	Parameter ADDER_PER_LAY bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hwce_sop_add' (163#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_sop_add.sv:22]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5856] 3D RAM sum_partial_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM flags_y_out_pipe_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'hwce_sop' (164#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_sop.sv:23]
INFO: [Synth 8-638] synthesizing module 'hwce_shift_adder' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_shift_adder.sv:22]
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter ACC_CONFIG bound to: 5 - type: integer 
	Parameter NPX bound to: 2 - type: integer 
	Parameter NB_MULS bound to: 27 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter MUL_WIDTH bound to: 48 - type: integer 
	Parameter SUM_WIDTH bound to: 48 - type: integer 
	Parameter QF bound to: 11 - type: integer 
	Parameter PIPE_STAGES bound to: 0 - type: integer 
	Parameter USE_ADDER_TREE bound to: 0 - type: integer 
	Parameter QF_MAX bound to: 16 - type: integer 
	Parameter QF_MIN bound to: 0 - type: integer 
	Parameter QF_STEP bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hwce_shift_adder' (165#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_shift_adder.sv:22]
INFO: [Synth 8-638] synthesizing module 'hwce_engine_fsm' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine_fsm.sv:17]
	Parameter NPX bound to: 2 - type: integer 
	Parameter FILTER_SIZE bound to: 3 - type: integer 
	Parameter LINEBUFFER_WIDTH bound to: 256 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'hwce_engine_fsm' (166#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine_fsm.sv:17]
INFO: [Synth 8-256] done synthesizing module 'hwce_engine' (167#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:23]
INFO: [Synth 8-638] synthesizing module 'hwce_weight_loader' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_weight_loader.sv:21]
	Parameter FS bound to: 3 - type: integer 
	Parameter WL_PORTS bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BE_WIDTH bound to: 8 - type: integer 
	Parameter CONV_WIDTH bound to: 16 - type: integer 
	Parameter N_ROW bound to: 4 - type: integer 
	Parameter N_COL bound to: 4 - type: integer 
	Parameter NPF bound to: 3 - type: integer 
	Parameter NUM_OF_ELEMENTS bound to: 32 - type: integer 
	Parameter NUM_OF_WEIGTHS bound to: 512 - type: integer 
	Parameter WORD_NUM bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter BIAS_POS bound to: 27 - type: integer 
	Parameter WS_WORD_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_file_1r_1w_all' [/home/nur/NEURAghe/neuraghe_1.9/fpga/rtl/register_file_1r_1w_all.sv:16]
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 1024 - type: integer 
	Parameter N_SCM_REGISTERS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_file_1r_1w_all' (168#1) [/home/nur/NEURAghe/neuraghe_1.9/fpga/rtl/register_file_1r_1w_all.sv:16]
INFO: [Synth 8-256] done synthesizing module 'hwce_weight_loader' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_weight_loader.sv:21]
INFO: [Synth 8-638] synthesizing module 'weights_mem_dp_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:23]
	Parameter BANK_SIZE bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BE_WIDTH bound to: 8 - type: integer 
	Parameter NB_BANKS bound to: 16 - type: integer 
	Parameter NB_DMA_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'XBAR_TCDM_BUS_64BIT' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-256] done synthesizing module 'XBAR_TCDM_BUS_64BIT' (169#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:90]
INFO: [Synth 8-638] synthesizing module 'xilinx_tcdm_bank_2048x64' [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/realtime/xilinx_tcdm_bank_2048x64_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'xilinx_tcdm_bank_2048x64' (170#1) [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/realtime/xilinx_tcdm_bank_2048x64_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'hwce_wmem_xbar' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wmem_xbar.sv:30]
	Parameter N_MASTERS bound to: 1 - type: integer 
	Parameter N_SLAVES bound to: 16 - type: integer 
	Parameter BANK_SIZE bound to: 2048 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BE_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized0' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized0' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized1' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized1' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized2' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized2' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized3' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized3' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized4' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized4' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized5' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized5' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized6' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized6' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized7' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized7' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized8' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized8' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized9' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized9' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized10' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized10' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized11' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized11' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized12' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized12' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized13' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized13' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
INFO: [Synth 8-638] synthesizing module 'xbar_req_gen__parameterized14' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
	Parameter N_SLAVE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter LSB_ADDR bound to: 14 - type: integer 
	Parameter MSB_ADDR bound to: 17 - type: integer 
	Parameter SLAVE_NUM bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xbar_req_gen__parameterized14' (171#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/xbar_req_gen.sv:24]
WARNING: [Synth 8-3848] Net dma_port[0]\.r_opc in module/entity hwce_wmem_xbar does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wmem_xbar.sv:48]
INFO: [Synth 8-256] done synthesizing module 'hwce_wmem_xbar' (172#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_wmem_xbar.sv:30]
WARNING: [Synth 8-3848] Net wl_port[15]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[14]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[13]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[12]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[11]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[10]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[9]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[8]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[7]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[6]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[5]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[4]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[3]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[2]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[1]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net wl_port[0]\.r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:36]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
WARNING: [Synth 8-3848] Net r_opc in module/entity weights_mem_dp_wrap does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/components/pulp_interfaces.sv:102]
INFO: [Synth 8-256] done synthesizing module 'weights_mem_dp_wrap' (173#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/weights_mem_dp_wrap.sv:23]
WARNING: [Synth 8-3848] Net wl_tcdm_req in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:144]
WARNING: [Synth 8-3848] Net wl_tcdm_addr[0] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:147]
WARNING: [Synth 8-3848] Net wl_tcdm_addr[1] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:147]
WARNING: [Synth 8-3848] Net wl_tcdm_addr[2] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:147]
WARNING: [Synth 8-3848] Net wl_tcdm_addr[3] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:147]
WARNING: [Synth 8-3848] Net wl_tcdm_addr[4] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:147]
WARNING: [Synth 8-3848] Net wl_tcdm_addr[5] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:147]
WARNING: [Synth 8-3848] Net wl_tcdm_addr[6] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:147]
WARNING: [Synth 8-3848] Net wl_tcdm_addr[7] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:147]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[4] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[5] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[6] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[7] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[8] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[9] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[10] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[11] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[12] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[13] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[14] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TSTRB[15] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:184]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[4] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[5] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[6] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[7] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[8] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[9] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[10] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[11] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[12] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[13] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
WARNING: [Synth 8-3848] Net axi_source_TKEEP[14] in module/entity hwce_top does not have driver. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:185]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'hwce_top' (174#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_top.sv:38]
INFO: [Synth 8-256] done synthesizing module 'hwce_wrap' (175#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/hwce_wrap.sv:19]
INFO: [Synth 8-638] synthesizing module 'tcdm_dp_banks_asym' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_dp_banks_asym.sv:53]
	Parameter BANK_SIZE bound to: 4096 - type: integer 
	Parameter NB_BANKS bound to: 32 - type: integer 
	Parameter DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTES_A bound to: 8 - type: integer 
	Parameter BYTES_B bound to: 4 - type: integer 
	Parameter BANK_SIZE_B bound to: 8192 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xilinx_tcdm_bank_4096x64_asym' [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/realtime/xilinx_tcdm_bank_4096x64_asym_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'xilinx_tcdm_bank_4096x64_asym' (176#1) [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/realtime/xilinx_tcdm_bank_4096x64_asym_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'tcdm_dp_banks_asym' (177#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/tcdm_dp_banks_asym.sv:53]
INFO: [Synth 8-638] synthesizing module 'axi_id_remap_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/axi_id_remap_wrap.sv:33]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ID_IN_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ID_OUT_WIDTH bound to: 4 - type: integer 
	Parameter AXI_ID_SLOT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_id_remap' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_id_remap/axi_id_remap.sv:1]
	Parameter AXI_ADDRESS_W bound to: 32 - type: integer 
	Parameter AXI_DATA_W bound to: 64 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter AXI_USER_W bound to: 6 - type: integer 
	Parameter AXI_ID_IN bound to: 10 - type: integer 
	Parameter AXI_ID_OUT bound to: 4 - type: integer 
	Parameter ID_SLOT bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ID_Gen_16' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_id_remap/ID_Gen_16.sv:1]
	Parameter ID_WIDTH_IN bound to: 10 - type: integer 
	Parameter ID_WIDTH_OUT bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_id_remap/ID_Gen_16.sv:73]
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_id_remap/ID_Gen_16.sv:233]
INFO: [Synth 8-256] done synthesizing module 'ID_Gen_16' (178#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_id_remap/ID_Gen_16.sv:1]
INFO: [Synth 8-256] done synthesizing module 'axi_id_remap' (179#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_id_remap/axi_id_remap.sv:1]
INFO: [Synth 8-256] done synthesizing module 'axi_id_remap_wrap' (180#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/axi_id_remap_wrap.sv:33]
INFO: [Synth 8-638] synthesizing module 'axi_mem_if_DP_wrap' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/axi_mem_if_DP_wrap.sv:31]
	Parameter AXI_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 6 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_mem_if_DP' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv:7]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter BUFF_DEPTH_SLAVE bound to: 4 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_aw_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_aw_buffer.sv:42]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized18' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 77 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized18' (180#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_aw_buffer' (181#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_aw_buffer.sv:42]
INFO: [Synth 8-638] synthesizing module 'axi_ar_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_ar_buffer.sv:44]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_ar_buffer' (182#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_ar_buffer.sv:44]
INFO: [Synth 8-638] synthesizing module 'axi_w_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_w_buffer.sv:43]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized19' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 79 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized19' (182#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_w_buffer' (183#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_w_buffer.sv:43]
INFO: [Synth 8-638] synthesizing module 'axi_r_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_r_buffer.sv:42]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized20' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 83 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized20' (183#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_r_buffer' (184#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_r_buffer.sv:42]
INFO: [Synth 8-638] synthesizing module 'axi_b_buffer' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_b_buffer.sv:42]
	Parameter ID_WIDTH bound to: 10 - type: integer 
	Parameter USER_WIDTH bound to: 6 - type: integer 
	Parameter BUFFER_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_fifo__parameterized21' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DATA_DEPTH bound to: 4 - type: integer 
	Parameter ADDR_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_fifo__parameterized21' (184#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/common_cells/generic_fifo.sv:44]
INFO: [Synth 8-256] done synthesizing module 'axi_b_buffer' (185#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_slice/axi_b_buffer.sv:42]
INFO: [Synth 8-638] synthesizing module 'axi_write_only_ctrl' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv:8]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_write_only_ctrl' (186#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv:8]
INFO: [Synth 8-638] synthesizing module 'axi_read_only_ctrl' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:8]
	Parameter AXI4_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter AXI4_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI4_ID_WIDTH bound to: 10 - type: integer 
	Parameter AXI4_USER_WIDTH bound to: 6 - type: integer 
	Parameter AXI_NUMBYTES bound to: 8 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter OFFSET_BIT bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:132]
INFO: [Synth 8-256] done synthesizing module 'axi_read_only_ctrl' (187#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:8]
INFO: [Synth 8-256] done synthesizing module 'axi_mem_if_DP' (188#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv:7]
INFO: [Synth 8-256] done synthesizing module 'axi_mem_if_DP_wrap' (189#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/axi_mem_if_DP_wrap.sv:31]
INFO: [Synth 8-638] synthesizing module 'l2_ram_dp' [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/l2_ram_dp.sv:38]
	Parameter MEM_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter RM_SIZE bound to: 4 - type: integer 
	Parameter WM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xilinx_l2_mem_8192x64_dp2' [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/realtime/xilinx_l2_mem_8192x64_dp2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'xilinx_l2_mem_8192x64_dp2' (190#1) [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/realtime/xilinx_l2_mem_8192x64_dp2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'l2_ram_dp' (191#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/l2_ram_dp.sv:38]
INFO: [Synth 8-256] done synthesizing module 'ulpsoc' (192#1) [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpsoc/ulpsoc.sv:35]
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_aw_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_aw_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_aw_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_aw_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_ar_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_ar_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_ar_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_ar_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_aw_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_aw_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_aw_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_aw_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_ar_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_ar_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_ar_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_ar_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port wei2ddr_bus_aw_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port wei2ddr_bus_aw_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port wei2ddr_bus_aw_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port wei2ddr_bus_aw_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port wei2ddr_bus_ar_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port wei2ddr_bus_ar_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port wei2ddr_bus_ar_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port wei2ddr_bus_ar_addr[28] driven by constant 1
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port init_ni
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[31]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[30]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[29]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[28]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[27]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[26]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[25]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[24]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[23]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[22]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[21]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[20]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[19]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[18]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[17]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[16]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[15]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[14]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port mem_slave\.add[13]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[31]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[30]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[29]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[28]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[27]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[26]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[25]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[24]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[23]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[22]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[21]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[20]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[19]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[18]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[17]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[16]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[1]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port instr_addr[0]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port test_mode_i
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port rm_l2_mem_i[3]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port rm_l2_mem_i[2]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port rm_l2_mem_i[1]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port rm_l2_mem_i[0]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port wm_l2_mem_i[3]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port wm_l2_mem_i[2]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port wm_l2_mem_i[1]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port wm_l2_mem_i[0]
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port LS_l2_mem_i
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port HS_l2_mem_i
WARNING: [Synth 8-3331] design l2_ram_dp has unconnected port sleep_l2_mem_i
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[31]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[30]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[29]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[28]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[27]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[26]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[25]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[24]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[23]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[22]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[21]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[20]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[19]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[18]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[17]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[16]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[2]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[1]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARADDR_i[0]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARSIZE_i[2]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARSIZE_i[1]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARSIZE_i[0]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARBURST_i[1]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARBURST_i[0]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARLOCK_i
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARCACHE_i[3]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARCACHE_i[2]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARCACHE_i[1]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARCACHE_i[0]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARPROT_i[2]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARPROT_i[1]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARPROT_i[0]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARREGION_i[3]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARREGION_i[2]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARREGION_i[1]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARREGION_i[0]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARQOS_i[3]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARQOS_i[2]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARQOS_i[1]
WARNING: [Synth 8-3331] design axi_read_only_ctrl has unconnected port ARQOS_i[0]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[31]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[30]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[29]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[28]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[27]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[26]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[25]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[24]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[23]
WARNING: [Synth 8-3331] design axi_write_only_ctrl has unconnected port AWADDR_i[22]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1733.469 ; gain = 543.781 ; free physical = 8024 ; free virtual = 26869
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_req_i[3] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_req_i[2] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_type_i[3] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_type_i[2] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_be_i[3][3] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_be_i[3][2] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_be_i[3][1] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_be_i[3][0] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_be_i[2][3] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_be_i[2][2] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_be_i[2][1] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_be_i[2][0] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][31] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][30] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][29] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][28] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][27] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][26] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][25] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][24] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][23] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][22] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][21] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][20] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][19] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][18] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][17] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][16] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][15] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][14] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][13] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][12] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][11] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][10] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][9] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][8] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][7] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][6] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][5] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][4] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][3] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][2] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][1] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[3][0] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][31] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][30] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][29] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][28] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][27] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][26] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][25] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][24] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][23] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][22] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][21] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][20] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][19] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][18] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][17] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][16] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][15] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][14] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][13] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][12] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][11] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][10] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][9] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][8] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][7] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][6] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][5] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][4] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][3] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][2] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][1] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_add_i[2][0] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][31] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][30] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][29] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][28] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][27] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][26] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][25] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][24] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][23] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][22] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][21] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][20] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][19] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][18] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][17] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][16] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][15] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][14] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][13] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][12] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][11] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][10] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][9] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
WARNING: [Synth 8-3295] tying undriven pin mchan_i:ctrl_targ_data_i[3][8] to constant 0 [/home/nur/NEURAghe/neuraghe_1.9/fe/rtl/ulpcluster/dmac_wrap.sv:368]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1733.469 ; gain = 543.781 ; free physical = 8099 ; free virtual = 26948
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp9/xilinx_l2_mem_8192x64_dp2_in_context.xdc] for cell 'l2_ram_i/l2_mem_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp9/xilinx_l2_mem_8192x64_dp2_in_context.xdc] for cell 'l2_ram_i/l2_mem_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[0].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[0].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[1].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[1].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[2].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[2].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[3].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[3].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[4].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[4].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[5].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[5].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[6].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[6].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[7].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[7].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[8].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[8].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[9].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[9].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[10].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[10].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[11].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[11].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[12].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[12].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[13].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[13].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[14].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[14].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[15].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[15].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[16].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[16].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[17].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[17].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[18].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[18].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[19].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[19].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[20].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[20].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[21].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[21].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[22].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[22].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[23].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[23].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[24].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[24].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[25].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[25].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[26].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[26].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[27].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[27].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[28].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[28].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[29].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[29].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[30].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[30].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[31].bank_4096_asym_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp11/xilinx_tcdm_bank_4096x64_asym_in_context.xdc] for cell 'tcdm_sram_island/bram_bank_gen[31].bank_4096_asym_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[0].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[1].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[2].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[2].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[3].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[4].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[5].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[5].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[6].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[7].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[7].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[8].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[9].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[10].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[10].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[11].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[12].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[13].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[14].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_2048_gen.tcdm_bank_i'
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/.Xil/Vivado-12550-mcarr/dcp13/xilinx_tcdm_bank_2048x64_in_context.xdc] for cell 'hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/banks_gen[15].bank_2048_gen.tcdm_bank_i'
Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/nur/NEURAghe/neuraghe_1.9/fpga/soc/soc.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3386.648 ; gain = 7.000 ; free physical = 6300 ; free virtual = 25251
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:28 ; elapsed = 00:02:06 . Memory (MB): peak = 3435.648 ; gain = 2245.961 ; free physical = 7633 ; free virtual = 26594
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:28 ; elapsed = 00:02:06 . Memory (MB): peak = 3435.648 ; gain = 2245.961 ; free physical = 7633 ; free virtual = 26594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for core_data_memory_i/mem_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[0].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[10].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[11].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[12].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[13].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[14].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[15].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[1].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[2].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[3].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[4].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[5].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[6].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[7].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[8].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwce_wrap_i/hwce_top_i/weights_mem_dp_wrap_i/\banks_gen[9].bank_2048_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for l2_ram_i/l2_mem_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[0].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[10].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[11].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[12].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[13].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[14].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[15].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[16].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[17].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[18].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[19].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[1].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[20].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[21].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[22].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[23].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[24].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[25].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[26].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[27].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[28].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[29].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[2].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[30].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[31].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[3].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[4].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[5].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[6].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[7].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[8].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tcdm_sram_island/\bram_bank_gen[9].bank_4096_asym_gen.tcdm_bank_i . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:28 ; elapsed = 00:02:07 . Memory (MB): peak = 3435.648 ; gain = 2245.961 ; free physical = 7622 ; free virtual = 26583
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "full_counter_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outstanding_trans_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "full_counter_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "outstanding_trans_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_master_ar_size_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_busy_unit.sv:59]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/axi/per2axi/per2axi_busy_unit.sv:74]
INFO: [Synth 8-5544] ROM "buffer_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_snd_reg' in module 'uC_to_prog'
INFO: [Synth 8-5544] ROM "clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS_snd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS_snd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS_snd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS_snd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS_snd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS_snd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS_snd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS_snd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS_snd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'mchan_prog'
INFO: [Synth 8-5546] ROM "param_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ext_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tcdm_stride" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bank_slot_size_y" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "last_prog_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ofxbatch_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "clr_par" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "inc_par" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_in_batch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "clr_batch" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "agg_ext" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "agg_tcdm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_term_sig_ser" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_cid_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_term_sig_ser" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_trans_sid" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_ext_add_burst_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_master_w_last_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_master_w_last_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_start_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_start_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_beat_eop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tcdm_req_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'trans_aligner'
INFO: [Synth 8-5544] ROM "data_pop_gnt_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_reg_sel_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_start_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_stop_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_reset_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_start_counter_t0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_stop_counter_t0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_start_counter_t1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_stop_counter_t1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_start_counter_t2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_stop_counter_t2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_start_counter_t3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_stop_counter_t3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_reset_counter_t0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_reset_counter_t1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_reset_counter_t2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_reset_counter_t3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bbmux_sel_N" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "evnt_mask_sel_low" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "evnt_mask_sel_low" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_barrier_store" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'icache_ctrl_unit'
INFO: [Synth 8-5546] ROM "ICACHE_CTRL_REGS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ICACHE_CTRL_REGS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ICACHE_CTRL_REGS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icache_is_private" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "listen_ack_flush" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "listen_ack_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clear_ack_flush" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'instr_core_interface'
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ctrl_fsm_cs_reg' in module 'controller'
INFO: [Synth 8-802] inferred FSM for state register 'dbg_fsm_cs_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "regb_used" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regb_used" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rega_used" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_mac_en_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_operator" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_operator" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_operator" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_a_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_b_mux_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_pc_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "immediate_mux_sel_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "immediate_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mult_use_carry_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regfile_wdata_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_alu_waddr_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "regfile_alu_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_alu_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regfile_alu_we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sp_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "hwloop_we_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hwloop_wb_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hwloop_cnt_mux_sel_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "illegal_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "illegal_insn_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "illegal_insn_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "illegal_insn_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "trap_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restore_sr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_wdata_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_alu_waddr_mux_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sp_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "trap_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "restore_sr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regc_used" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mult_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_alu_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_insn_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'exc_fsm_cs_reg' in module 'exc_controller'
INFO: [Synth 8-5546] ROM "shift_left" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'load_store_unit'
INFO: [Synth 8-5546] ROM "hwlp_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "perf_overflow_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "set_npc_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SR_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "EPCR_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCER_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCMR_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'BP_State_SP_reg' in module 'debug_unit'
INFO: [Synth 8-5546] ROM "sp_mux_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_mux_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "request_destination" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "s_ext_add_burst_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:116]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/mchan/ctrl_unit/synch_unit.sv:220]
INFO: [Synth 8-5546] ROM "s_pending_transfer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_beat_eop" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'wrapper_state_reg' in module 'hwce_wrapper_fsm'
INFO: [Synth 8-4471] merging register 'flags_reg[is_critical]' into 'context_state_reg' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/hwpe_sm_slave.sv:354]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[0][3:0]' into 'TSTRB_queue_reg[0][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[3][3:0]' into 'TSTRB_queue_reg[3][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[2][3:0]' into 'TSTRB_queue_reg[2][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[1][3:0]' into 'TSTRB_queue_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[0][3:0]' into 'TSTRB_queue_reg[0][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[11][3:0]' into 'TSTRB_queue_reg[11][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[10][3:0]' into 'TSTRB_queue_reg[10][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[9][3:0]' into 'TSTRB_queue_reg[9][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[8][3:0]' into 'TSTRB_queue_reg[8][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[7][3:0]' into 'TSTRB_queue_reg[7][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[6][3:0]' into 'TSTRB_queue_reg[6][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[5][3:0]' into 'TSTRB_queue_reg[5][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[4][3:0]' into 'TSTRB_queue_reg[4][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[3][3:0]' into 'TSTRB_queue_reg[3][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[2][3:0]' into 'TSTRB_queue_reg[2][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TKEEP_queue_reg[1][3:0]' into 'TSTRB_queue_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TSTRB_queue_reg[1][3:0]' into 'TSTRB_queue_reg[2][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TSTRB_queue_reg[0][3:0]' into 'TSTRB_queue_reg[2][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk3[5].line_reg_reg[5][2]' and it is trimmed from '32' to '16' bits. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_linebuffer.sv:284]
WARNING: [Synth 8-3936] Found unconnected internal register 'genblk3[8].line_reg_reg[8][2]' and it is trimmed from '32' to '16' bits. [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_linebuffer.sv:284]
INFO: [Synth 8-5545] ROM "fsm_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "is_counting0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'genblk1.axi_sink_TKEEP_pipe_reg[0][3:0]' into 'genblk1.axi_sink_TSTRB_pipe_reg[0][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_layer.sv:135]
INFO: [Synth 8-4471] merging register 'genblk1.axi_sink_TKEEP_pipe_reg[1][3:0]' into 'genblk1.axi_sink_TSTRB_pipe_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/pooling_layer.sv:135]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'pooling_layer'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_write_only_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'axi_read_only_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IDLE_SEND |                             0000 |                             0000
           BARRIER_STORE |                             0001 |                             0110
        WAIT_VALID_STORE |                             0010 |                             1000
            BARRIER_LOAD |                             0011 |                             0101
         WAIT_VALID_LOAD |                             0100 |                             0111
                 ALLOC_L |                             0101 |                             0001
                 ALLOC_S |                             0110 |                             0010
            SEND_TO_LOAD |                             0111 |                             0011
           SEND_TO_STORE |                             1000 |                             0100
                    FREE |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_snd_reg' using encoding 'sequential' in module 'uC_to_prog'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                            00000
              READ_PARAM |                             0001 |                            00011
                 R_VALID |                             0010 |                            00100
              WAIT_PARAM |                             0011 |                            00101
              SEND_PARAM |                             0100 |                            00110
          SEND_TCDM_ADDR |                             0101 |                            00111
           SEND_EXT_ADDR |                             0110 |                            01000
         SEND_EXT_STRIDE |                             0111 |                            01001
        SEND_TCDM_STRIDE |                             1000 |                            01010
                    WAIT |                             1001 |                            01011
               SEND_LAST |                             1010 |                            01100
            PASS_THROUGH |                             1011 |                            00001
              WAIT_VALID |                             1100 |                            00010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'mchan_prog'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                             0000 |                             0000
             TRANS_FIRST |                             0001 |                             0001
            TRANS_SECOND |                             0010 |                             0010
            TRANS_SSLAST |                             0011 |                             0111
             TRANS_THIRD |                             0100 |                             0011
               POP_STALL |                             0101 |                             0110
               TRANS_RUN |                             0110 |                             0100
              PUSH_STALL |                             0111 |                             0101
             TRANS_SLAST |                             1000 |                             1000
              TRANS_LAST |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'trans_aligner'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
   ENABLE_DISABLE_ICACHE |                              001 |                              001
      FLUSH_ICACHE_CHECK |                              010 |                              010
         FLUSH_L0_BUFFER |                              011 |                              100
COMPLETE_FLUSH_L0_BUFFER |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'icache_ctrl_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                WAIT_GNT |                              001 |                              100
                 PENDING |                              010 |                              001
             WAIT_RVALID |                              011 |                              010
           WAIT_IF_STALL |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'instr_core_interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DBG_IDLE |                              000 |                              000
                  DBG_EX |                              001 |                              001
                  DBG_WB |                              010 |                              010
               DBG_STALL |                              011 |                              011
               DBG_FLUSH |                              100 |                              100
              DBG_FLUSH2 |                              101 |                              101
                  iSTATE |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dbg_fsm_cs_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               00 |                              000
                    IDLE |                               01 |                              001
             FIRST_FETCH |                               10 |                              010
                  DECODE |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctrl_fsm_cs_reg' using encoding 'sequential' in module 'controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                NopDelay |                              001 |                              001
                   NopID |                              010 |                              011
                   NopEX |                              011 |                              100
                   NopWB |                              100 |                              101
              NopDelayIR |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'exc_fsm_cs_reg' using encoding 'sequential' in module 'exc_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                WAIT_GNT |                              001 |                              001
     PENDING_WO_EX_STALL |                              010 |                              100
    PENDING_W_EX_STALL_1 |                              011 |                              011
    PENDING_W_EX_STALL_2 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'load_store_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                              000
              DebugStall |                               01 |                              010
               StallCore |                               10 |                              011
                  iSTATE |                               11 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BP_State_SP_reg' using encoding 'sequential' in module 'debug_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrapper_state_reg' using encoding 'sequential' in module 'hwce_wrapper_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                REG_IDLE |                              001 |                              100
                 ACC_ODD |                              010 |                              001
                ACC_EVEN |                              011 |                              010
                 PRODUCE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'pooling_layer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   BURST |                              001 |                              010
           DISPATCH_RESP |                              010 |                              001
      WAIT_W_GRANT_VALID |                              011 |                              011
                   ERROR |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_write_only_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                 BURST_R |                              001 |                              010
       WAIT_BURST_RREADY |                              010 |                              110
        WAIT_BURST_GRANT |                              011 |                              101
            LAST_BURST_R |                              100 |                              100
        WAIT_LAST_RREADY |                              101 |                              111
                SINGLE_R |                              110 |                              001
             WAIT_RREADY |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'axi_read_only_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:32 ; elapsed = 00:03:16 . Memory (MB): peak = 3435.648 ; gain = 2245.961 ; free physical = 5450 ; free virtual = 24491
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |ctrl_unit__GB0                 |           1|     13464|
|2     |ctrl_unit__GB1                 |           1|     15003|
|3     |ctrl_unit__GB2                 |           1|      8414|
|4     |trans_unit                     |           2|     10514|
|5     |mchan__GC0                     |           1|     15259|
|6     |dmac_wrap__GC0                 |           1|      8336|
|7     |ctrl_unit__parameterized0__GB0 |           1|     24735|
|8     |ctrl_unit__parameterized0__GB1 |           1|      6045|
|9     |mchan__parameterized0__GC0     |           1|     14938|
|10    |dmac_per_wrap__GC0             |           1|     14696|
|11    |hwce_wrapper__GB0              |           1|     25079|
|12    |hwce_wrapper__GB1              |           1|     11411|
|13    |hwce_linebuffer__GBM0          |           1|     32344|
|14    |hwce_linebuffer__GBM1          |           1|     16172|
|15    |hwce_linebuffer__GBM2          |           1|     32344|
|16    |hwce_linebuffer__GBM3          |           1|     35115|
|17    |hwce_linebuffer__GBM4          |           1|     16140|
|18    |hwce_shift_adder               |           4|      6344|
|19    |hwce_sop                       |          16|     12243|
|20    |hwce_engine__GC0               |           1|      9073|
|21    |register_file_1r_1w_all__GB0   |           1|     34720|
|22    |register_file_1r_1w_all__GB1   |           1|     10424|
|23    |register_file_1r_1w_all__GB2   |           1|     12824|
|24    |register_file_1r_1w_all__GB3   |           1|     18648|
|25    |register_file_1r_1w_all__GB4   |           1|     27832|
|26    |register_file_1r_1w_all__GB5   |           1|     13504|
|27    |register_file_1r_1w_all__GB6   |           1|     13320|
|28    |register_file_1r_1w_all__GB7   |           1|     21472|
|29    |register_file_1r_1w_all__GB8   |           1|     29960|
|30    |register_file_1r_1w_all__GB9   |           1|     11592|
|31    |register_file_1r_1w_all__GB10  |           1|     28000|
|32    |register_file_1r_1w_all__GB11  |           1|     10808|
|33    |register_file_1r_1w_all__GB12  |           1|     15792|
|34    |register_file_1r_1w_all__GB13  |           1|     34888|
|35    |register_file_1r_1w_all__GB14  |           1|     14112|
|36    |register_file_1r_1w_all__GB15  |           1|     13608|
|37    |register_file_1r_1w_all__GB16  |           1|     33832|
|38    |register_file_1r_1w_all__GB17  |           1|     11760|
|39    |register_file_1r_1w_all__GB18  |           1|     15040|
|40    |register_file_1r_1w_all__GB19  |           1|     17368|
|41    |register_file_1r_1w_all__GB20  |           1|     27720|
|42    |register_file_1r_1w_all__GB21  |           1|      8232|
|43    |register_file_1r_1w_all__GB22  |           1|     10192|
|44    |register_file_1r_1w_all__GB23  |           1|     13608|
|45    |register_file_1r_1w_all__GB24  |           1|     16680|
|46    |register_file_1r_1w_all__GB25  |           1|     21000|
|47    |hwce_weight_loader__GC0        |           1|      3065|
|48    |pooling_layer                  |           4|     12780|
|49    |hwce_top__GC0                  |           1|      5960|
|50    |hwce_wrap__GC0                 |           1|       167|
|51    |ulpsoc__GCB0                   |           1|     34837|
|52    |axi_id_remap_wrap__GU          |           1|     11755|
|53    |ulpsoc__GCB2                   |           1|     33898|
|54    |ulpsoc__GCB3                   |           1|     39920|
|55    |ulpsoc__GCB4                   |           1|     20800|
|56    |ulpsoc__GCB5                   |           1|        19|
|57    |ulpsoc__GCB6                   |           1|        19|
|58    |ulpsoc__GCB7                   |           1|        19|
|59    |ulpsoc__GCB8                   |           1|        19|
|60    |ulpsoc__GCB9                   |           1|        19|
|61    |ulpsoc__GCB10                  |           1|        19|
|62    |ulpsoc__GCB11                  |           1|      5813|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 8     
	   2 Input     48 Bit       Adders := 8     
	   7 Input     48 Bit       Adders := 32    
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 298   
	   3 Input     32 Bit       Adders := 7     
	   4 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 104   
	   2 Input     21 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 14    
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 294   
	   3 Input     18 Bit       Adders := 24    
	   2 Input     16 Bit       Adders := 57    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 8     
	   2 Input     14 Bit       Adders := 18    
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 12    
	   3 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 31    
	   2 Input      6 Bit       Adders := 10    
	  32 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 22    
	   3 Input      4 Bit       Adders := 64    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 79    
	   3 Input      2 Bit       Adders := 17    
	   2 Input      1 Bit       Adders := 279   
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              100 Bit    Registers := 8     
	               83 Bit    Registers := 30    
	               80 Bit    Registers := 2     
	               79 Bit    Registers := 24    
	               78 Bit    Registers := 28    
	               77 Bit    Registers := 22    
	               76 Bit    Registers := 6     
	               74 Bit    Registers := 8     
	               73 Bit    Registers := 6     
	               72 Bit    Registers := 4     
	               71 Bit    Registers := 8     
	               69 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               55 Bit    Registers := 4     
	               51 Bit    Registers := 32    
	               48 Bit    Registers := 288   
	               46 Bit    Registers := 16    
	               43 Bit    Registers := 20    
	               40 Bit    Registers := 4     
	               36 Bit    Registers := 8     
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 7466  
	               30 Bit    Registers := 12    
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 8     
	               25 Bit    Registers := 864   
	               24 Bit    Registers := 8     
	               23 Bit    Registers := 8     
	               21 Bit    Registers := 10    
	               20 Bit    Registers := 10    
	               18 Bit    Registers := 1112  
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 492   
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 76    
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 127   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 29    
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 78    
	                3 Bit    Registers := 87    
	                2 Bit    Registers := 289   
	                1 Bit    Registers := 1312  
+---Multipliers : 
	                32x32  Multipliers := 1     
	                16x16  Multipliers := 2     
	                  8x8  Multipliers := 4     
+---Muxes : 
	   2 Input    432 Bit        Muxes := 8     
	   2 Input    216 Bit        Muxes := 16    
	   2 Input    128 Bit        Muxes := 5     
	  25 Input    108 Bit        Muxes := 4     
	   2 Input    100 Bit        Muxes := 4     
	   2 Input     83 Bit        Muxes := 6     
	   4 Input     83 Bit        Muxes := 2     
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     79 Bit        Muxes := 12    
	   4 Input     79 Bit        Muxes := 3     
	   2 Input     78 Bit        Muxes := 6     
	   2 Input     77 Bit        Muxes := 4     
	   4 Input     77 Bit        Muxes := 4     
	   2 Input     76 Bit        Muxes := 3     
	   4 Input     74 Bit        Muxes := 2     
	   2 Input     73 Bit        Muxes := 29    
	   2 Input     72 Bit        Muxes := 2     
	   2 Input     71 Bit        Muxes := 4     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 47    
	   4 Input     64 Bit        Muxes := 2     
	   8 Input     64 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 2     
	  25 Input     54 Bit        Muxes := 4     
	   2 Input     51 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 264   
	   2 Input     43 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 16    
	   2 Input     33 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 38    
	   2 Input     32 Bit        Muxes := 572   
	  10 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 25    
	   5 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 17    
	   9 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	  18 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 20    
	   2 Input     23 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 16    
	   2 Input     21 Bit        Muxes := 20    
	   2 Input     20 Bit        Muxes := 8     
	   3 Input     20 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 105   
	   4 Input     18 Bit        Muxes := 10    
	   5 Input     18 Bit        Muxes := 4     
	  17 Input     16 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 2101  
	   3 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 8     
	   5 Input     16 Bit        Muxes := 16    
	   2 Input     15 Bit        Muxes := 39    
	   2 Input     14 Bit        Muxes := 9     
	   5 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 5     
	   8 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 15    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 52    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 4     
	   5 Input      9 Bit        Muxes := 2     
	   8 Input      9 Bit        Muxes := 2     
	  19 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3731  
	   3 Input      8 Bit        Muxes := 22    
	  10 Input      8 Bit        Muxes := 8     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	  65 Input      8 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 64    
	   4 Input      6 Bit        Muxes := 7     
	   8 Input      6 Bit        Muxes := 3     
	  14 Input      6 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 123   
	  19 Input      5 Bit        Muxes := 6     
	  13 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 10    
	  32 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 251   
	  81 Input      4 Bit        Muxes := 4     
	  17 Input      4 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 3     
	  27 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 3     
	  29 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 8     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	  37 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 184   
	   3 Input      3 Bit        Muxes := 12    
	   7 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 6     
	  26 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	  20 Input      3 Bit        Muxes := 1     
	  37 Input      3 Bit        Muxes := 4     
	  12 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 2     
	  35 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 330   
	  19 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 113   
	   5 Input      2 Bit        Muxes := 112   
	   8 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 31    
	   3 Input      2 Bit        Muxes := 13    
	  10 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	  26 Input      2 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 9     
	  15 Input      2 Bit        Muxes := 12    
	  37 Input      2 Bit        Muxes := 9     
	  16 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 2277  
	   4 Input      1 Bit        Muxes := 691   
	   3 Input      1 Bit        Muxes := 42    
	  19 Input      1 Bit        Muxes := 60    
	   7 Input      1 Bit        Muxes := 222   
	   5 Input      1 Bit        Muxes := 126   
	   8 Input      1 Bit        Muxes := 29    
	   9 Input      1 Bit        Muxes := 12    
	  10 Input      1 Bit        Muxes := 44    
	  17 Input      1 Bit        Muxes := 78    
	  13 Input      1 Bit        Muxes := 24    
	  22 Input      1 Bit        Muxes := 19    
	   6 Input      1 Bit        Muxes := 14    
	  37 Input      1 Bit        Muxes := 21    
	  40 Input      1 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module synch_unit__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ctrl_fsm__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  19 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module trans_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   3 Input     18 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               76 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module twd_trans_splitter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
Module twd_trans_splitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 9     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
Module ctrl_fsm__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  19 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ctrl_fsm__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  19 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ctrl_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  19 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               21 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mchan_rr_flag_req__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module mchan_arb_primitive__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twd_trans_queue__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module mchan_rr_flag_req__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module mchan_arb_primitive__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twd_trans_queue 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module trans_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mchan_rr_flag_req__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module mchan_arb_primitive__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mchan_arb_primitive__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module synch_unit__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module trans_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   3 Input     18 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized4__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               76 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module mchan_rr_flag_req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module mchan_arb_primitive__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module mchan_arb_primitive__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module mchan_arb_primitive 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module trans_allocator 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 50    
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 177   
	   7 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 6     
Module generic_fifo__parameterized3__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               72 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module trans_aligner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 16    
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 2     
	  81 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 7     
Module trans_aligner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 16    
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 2     
	  81 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 7     
Module generic_fifo__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               55 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               76 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ext_tx_if__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ext_rx_if__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ext_tid_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  17 Input      1 Bit        Muxes := 1     
Module ext_tid_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  17 Input      1 Bit        Muxes := 1     
Module ext_opc_buf__1 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ext_opc_buf 
Detailed RTL Component Info : 
+---Registers : 
	               46 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ext_buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               77 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_fifo__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               43 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               43 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module tcdm_cmd_unpack__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module tcdm_cmd_unpack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module generic_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module tcdm_tx_if__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized7__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module tcdm_tx_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module tcdm_rx_if__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module tcdm_rx_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module uC_to_prog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  10 Input     32 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 2     
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 6     
Module mchan_prog__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  13 Input      1 Bit        Muxes := 12    
Module mchan_prog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  13 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	  13 Input      1 Bit        Muxes := 12    
Module mchan_arb_primitive__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_rr_flag_req__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module trans_allocator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 41    
	   7 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 2     
Module mchan_arb_primitive__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mchan_rr_flag_req__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module trans_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               77 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module mchan_arb_primitive__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mchan_rr_flag_req__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module twd_trans_queue__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module mchan_arb_primitive__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mchan_rr_flag_req__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module twd_trans_queue__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module twd_trans_splitter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
Module twd_trans_splitter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module trans_unpack__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   3 Input     18 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module trans_unpack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 3     
	   3 Input     18 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module ctrl_fsm__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  19 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ctrl_fsm__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	  19 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module synch_unit__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module synch_unit__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 16    
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized15__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               55 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module ext_tx_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 4     
Module ext_rx_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ext_tid_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  17 Input      1 Bit        Muxes := 1     
Module ext_tid_gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  17 Input      1 Bit        Muxes := 1     
Module ext_opc_buf__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ext_opc_buf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ext_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               71 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     71 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               77 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ext_buffer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module generic_fifo__parameterized17__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module tcdm_cmd_unpack__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module tcdm_cmd_unpack__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
Module generic_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized16__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized16__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized7__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module tcdm_tx_if__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module generic_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module tcdm_tx_if__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module tcdm_rx_if__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module tcdm_rx_if__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module dc_data_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 8     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_data_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               78 Bit    Registers := 8     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_data_buffer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               83 Bit    Registers := 8     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_token_ring__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module dc_token_ring__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module dc_token_ring__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module dc_token_ring__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module dc_token_ring__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module dc_data_buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               83 Bit    Registers := 8     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dc_data_buffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 8     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module dc_token_ring__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module dc_synchronizer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dc_full_detector__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi2per_req_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi2per_res_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi2per_buffer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               83 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hwce_wrapper_fsm 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     20 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 5     
Module hwpe_axi_addressgen_sink 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module hwpe_axi_sink 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 21    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_addressgen_sink__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   4 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module hwpe_axi_fifo_earlystall__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_source 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 15    
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module hwpe_axi_fifo_earlystall__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_addressgen_sink__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 15    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module hwpe_axi_fifo_earlystall__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_fifo_earlystall__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module hwpe_axi_source__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 34    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   2 Input     12 Bit        Muxes := 13    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hwpe_sm_regfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 72    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 76    
	  32 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 15    
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module hwpe_sm_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module hwce_wrapper_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module hwce_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module hwpe_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	              100 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    100 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module hwce_linebuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1796  
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    432 Bit        Muxes := 2     
	   2 Input    216 Bit        Muxes := 4     
	  25 Input    108 Bit        Muxes := 1     
	  25 Input     54 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 270   
	   2 Input      8 Bit        Muxes := 216   
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module hwce_shift_adder 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     48 Bit       Adders := 2     
	   2 Input     48 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 18    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 8     
	   3 Input     16 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
Module hwce_sop_add__1 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     48 Bit       Adders := 1     
Module hwce_sop_add 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input     48 Bit       Adders := 1     
Module one_dsp_MACC__1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__5 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__6 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__7 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__8 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__9 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__10 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__11 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__12 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__13 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__14 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__15 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__16 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__17 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__18 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__19 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__20 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__21 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__22 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__23 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__24 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__25 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__26 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__27 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__28 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__29 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__30 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__31 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__32 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__33 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__34 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__35 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__36 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__37 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__38 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__39 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__40 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__41 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__42 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__43 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__44 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__45 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__46 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__47 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__48 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__49 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__50 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__51 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__52 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC__53 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module one_dsp_MACC 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
Module hwce_sop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 18    
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 54    
	   2 Input      8 Bit        Muxes := 162   
	   2 Input      1 Bit        Muxes := 3     
Module hwce_engine_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 5     
	   3 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 2     
Module hwce_engine 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 40    
	               16 Bit    Registers := 418   
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module register_file_1r_1w_all 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 8     
Module hwce_weight_loader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module pooling_data_shift_register 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 256   
Module pooling_layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   5 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 17    
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  24 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   5 Input      1 Bit        Muxes := 15    
Module hwce_wmem_xbar 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module weights_mem_dp_wrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 32    
Module pipe_pooling__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module pipe_pooling__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module pipe_pooling__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module pipe_pooling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module hwce_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module hwce_periph_adapt 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ID_Gen_16__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 16    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  17 Input      1 Bit        Muxes := 17    
Module ID_Gen_16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 16    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  17 Input      1 Bit        Muxes := 17    
Module axi_FanInPrimitive_Req__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module axi_multiplexer__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module axi_DW_allocator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module axi_multiplexer__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module axi_DW_allocator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module axi_multiplexer__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module axi_DW_allocator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module axi_multiplexer__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module axi_DW_allocator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module axi_multiplexer__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module axi_DW_allocator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_RR_Flag_Req__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module axi_multiplexer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
Module axi_DW_allocator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_BW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_address_decoder_BR 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_RR_Flag_Req__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BW_allocator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module axi_RR_Flag_Req__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BR_allocator__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module axi_address_decoder_AR__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_address_decoder_AW__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_DW__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_RR_Flag_Req__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BW_allocator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module axi_RR_Flag_Req__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_FanInPrimitive_Req__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_FanInPrimitive_Req__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_BR_allocator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module axi_address_decoder_AR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_address_decoder_AW 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module axi_address_decoder_DW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ID_Gen_16__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 16    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  17 Input      1 Bit        Muxes := 17    
Module ID_Gen_16__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 16    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 2     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	  17 Input      1 Bit        Muxes := 17    
Module axi2per_req_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi2per_res_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi2per_buffer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               83 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cluster_control_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module timer_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	  26 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  26 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 25    
	  22 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 27    
	   8 Input      1 Bit        Muxes := 1     
Module interrupt_id_arbiter__1 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input      8 Bit        Muxes := 1     
Module interrupt_id_arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	  65 Input      8 Bit        Muxes := 1     
Module event_unit_input 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   8 Input     32 Bit        Muxes := 16    
	   3 Input     32 Bit        Muxes := 2     
	   9 Input     32 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	  14 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 5     
	  14 Input      6 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 25    
	   2 Input      2 Bit        Muxes := 36    
	  14 Input      2 Bit        Muxes := 9     
	  15 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 1     
Module HW_barrier_logic__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HW_barrier_logic__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HW_barrier_logic__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HW_barrier_logic__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HW_barrier_logic__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HW_barrier_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module event_unit_mux__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 38    
Module event_unit_mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 38    
Module interrupt_mask__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 38    
Module interrupt_mask 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input      1 Bit        Muxes := 38    
Module event_unit_sm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module event_unit_sm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module event_unit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module tcdm_pipe_unit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
Module icache_ctrl_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   6 Input     32 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 2     
Module xbar_master_sel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_xbar 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 32    
	   2 Input     15 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      5 Bit        Muxes := 2     
Module xbar_master_sel__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xbar_master_sel__parameterized35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tcdm_xbar__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
Module hwce_p2p_tcdm 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module FanInPrimitive_Req_PE__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RR_Flag_Req_PE__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2_REQ_PE__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_Req_PE__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RR_Flag_Req_PE__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2_REQ_PE__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_Req_PE__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RR_Flag_Req_PE__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2_REQ_PE__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_Req_PE__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RR_Flag_Req_PE__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2_REQ_PE__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_Req_PE__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RR_Flag_Req_PE__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2_REQ_PE__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_Req_PE__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RR_Flag_Req_PE__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2_REQ_PE__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_Req_PE__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RR_Flag_Req_PE__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2_REQ_PE__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_Req_PE 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module RR_Flag_Req_PE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MUX2_REQ_PE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AddressDecoder_PE_Req 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AddressDecoder_PE_Req__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FanInPrimitive_PE_Resp__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AddressDecoder_PE_Req__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module pulp_sync_wedge__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module edge_propagator_tx__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi2per_req_channel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module axi2per_res_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module axi2per_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               78 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     78 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               83 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     83 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi2per_buffer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module if_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module instr_core_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module or10n_register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 95    
Module controller 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  37 Input      3 Bit        Muxes := 4     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 3     
	  37 Input      2 Bit        Muxes := 9     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	  17 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 6     
	  37 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	  40 Input      1 Bit        Muxes := 1     
Module exc_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 8     
Module hwloop_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
Module id_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	  32 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  18 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 28    
	   3 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 44    
	  18 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
	                16x16  Multipliers := 2     
	                  8x8  Multipliers := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
Module ex_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module wb_stage 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module load_store_unit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 13    
	   5 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 10    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  17 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module sp_registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module hwloop_regs 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debug_unit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module or10n_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_fifo__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module core_demux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module periph_demux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module core_region 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
Module core_data_memory 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module l2_ram_dp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module generic_fifo__parameterized18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               77 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     77 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               77 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     77 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized19__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     79 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized20__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               83 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     83 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               77 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     77 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               77 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     77 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     79 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               83 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     83 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module generic_fifo__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 4     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_write_only_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input     13 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
Module axi_read_only_ctrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	  35 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 7     
Module axi_write_only_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   5 Input     13 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 1     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 7     
Module axi_read_only_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	  35 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 7     
Module axi_mem_if_DP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module pulp_sync_wedge__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module edge_propagator_tx__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync_wedge__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module edge_propagator_tx__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync_wedge__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module edge_propagator_tx__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync_wedge__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module edge_propagator_tx__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync_wedge__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module edge_propagator_tx__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync_wedge__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module edge_propagator_tx__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulp_sync_wedge 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module edge_propagator_tx 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module per2axi_req_channel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module per2axi_res_channel 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module per2axi_busy_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module per2axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module per2axi_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               74 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     74 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module per2axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     79 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module per2axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               79 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     79 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module per2axi_buffer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'SoP_col[0].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][1][6][2][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:377]
INFO: [Synth 8-4471] merging register 'SoP_col[0].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][1][6][1][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[0].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][1][6][0][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[1].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[1][0][6][2][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:377]
INFO: [Synth 8-4471] merging register 'SoP_col[1].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[1][0][6][1][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[1].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[1][0][6][0][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[1].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[1][1][6][2][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:377]
INFO: [Synth 8-4471] merging register 'SoP_col[1].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[1][1][6][1][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[1].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[1][1][6][0][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[2].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[2][0][6][2][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:377]
INFO: [Synth 8-4471] merging register 'SoP_col[2].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[2][0][6][1][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[2].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[2][0][6][0][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[2].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[2][1][6][2][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:377]
INFO: [Synth 8-4471] merging register 'SoP_col[2].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[2][1][6][1][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[2].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[2][1][6][0][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[3].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[3][0][6][2][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:377]
INFO: [Synth 8-4471] merging register 'SoP_col[3].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[3][0][6][1][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[3].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[3][0][6][0][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[3].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[3][1][6][2][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:377]
INFO: [Synth 8-4471] merging register 'SoP_col[3].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[3][1][6][1][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-4471] merging register 'SoP_col[3].NPX_gen[1].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[3][1][6][0][3][15:0]' into 'SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][15:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwce/rtl/hwce_engine.sv:382]
INFO: [Synth 8-5545] ROM "is_counting0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_aw_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[31] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[30] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port stdout_master_ar_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_aw_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_aw_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_aw_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_aw_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_ar_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_ar_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_ar_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port to_ps_bus_ar_addr[28] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_aw_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_aw_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_aw_addr[29] driven by constant 1
WARNING: [Synth 8-3917] design ulpsoc has port dma2ddr_bus_aw_addr[28] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[9]' (FDCE) to 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[10]' (FDCE) to 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[11]' (FDCE) to 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[12]' (FDCE) to 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[13]' (FDCE) to 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[14]' (FDCE) to 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[15]' (FDCE) to 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[16]' (FDCE) to 'ctrl_unit_ii_2/rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl_unit_ii_2/\rx_trans_unpack_i/s_mchan_cmd_nb_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctrl_unit_ii_2/\rx_trans_unpack_i/CS_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[3].x_filter_pipe_reg[0][0][6][2][3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[2].x_filter_pipe_reg[0][0][6][1][3][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (engine_ii_31/\SoP_col[0].NPX_gen[0].TRELLIS[6].MUL[3].genblk1[1].x_filter_pipe_reg[0][0][6][0][3][15] )
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[30]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[31]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[29]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[28]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[27]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[26]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[25]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[24]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[23]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[22]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[21]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[20]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[19]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[18]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[17]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[16]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[15]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[14]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[13]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[12]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[11]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[10]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[9]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[8]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[7]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[6]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[5]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[4]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[3]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'weight_loader_ii_58/fsm_state_reg[2]' (FDRE) to 'weight_loader_ii_58/fsm_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (weight_loader_ii_58/\fsm_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_65/edge_propagator_rx_i[1].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[2]' (FDC) to 'i_65/edge_propagator_rx_i[1].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_65/edge_propagator_rx_i[1].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[1]' (FDC) to 'i_65/edge_propagator_rx_i[1].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_65/edge_propagator_tx_i[1].edge_propagator_tx_i/r_input_reg_reg' (FDC) to 'i_65/edge_propagator_rx_i[1].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_65/\edge_propagator_rx_i[1].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_66/edge_propagator_rx_i[3].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[2]' (FDC) to 'i_66/edge_propagator_rx_i[3].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_66/edge_propagator_rx_i[3].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[1]' (FDC) to 'i_66/edge_propagator_rx_i[3].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_66/edge_propagator_tx_i[3].edge_propagator_tx_i/r_input_reg_reg' (FDC) to 'i_66/edge_propagator_rx_i[3].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_66/\edge_propagator_rx_i[3].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_67/edge_propagator_rx_i[5].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[2]' (FDC) to 'i_67/edge_propagator_rx_i[5].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_67/edge_propagator_rx_i[5].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[1]' (FDC) to 'i_67/edge_propagator_rx_i[5].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_67/edge_propagator_tx_i[5].edge_propagator_tx_i/r_input_reg_reg' (FDC) to 'i_67/edge_propagator_rx_i[5].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_67/\edge_propagator_rx_i[5].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_68/edge_propagator_rx_i[0].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[2]' (FDC) to 'i_68/edge_propagator_rx_i[0].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_68/edge_propagator_rx_i[0].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[1]' (FDC) to 'i_68/edge_propagator_rx_i[0].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_68/edge_propagator_tx_i[0].edge_propagator_tx_i/r_input_reg_reg' (FDC) to 'i_68/edge_propagator_rx_i[0].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_68/\edge_propagator_rx_i[0].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_69/edge_propagator_rx_i[2].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[2]' (FDC) to 'i_69/edge_propagator_rx_i[2].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_69/edge_propagator_rx_i[2].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[1]' (FDC) to 'i_69/edge_propagator_rx_i[2].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_69/edge_propagator_tx_i[2].edge_propagator_tx_i/r_input_reg_reg' (FDC) to 'i_69/edge_propagator_rx_i[2].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_69/\edge_propagator_rx_i[2].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_70/edge_propagator_rx_i[4].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[2]' (FDC) to 'i_70/edge_propagator_rx_i[4].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_70/edge_propagator_rx_i[4].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[1]' (FDC) to 'i_70/edge_propagator_rx_i[4].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_70/edge_propagator_tx_i[4].edge_propagator_tx_i/r_input_reg_reg' (FDC) to 'i_70/edge_propagator_rx_i[4].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_70/\edge_propagator_rx_i[4].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][73]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][74]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][73]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][73]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][73]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][74]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][75]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][74]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][74]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][74]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][75]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][76]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][75]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][75]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][75]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][76]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][77]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][76]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][76]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][76]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][77]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][77]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][77]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][78]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][77]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][78]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[3][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[2][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[1][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/w_buffer_i/buffer_i/buffer_reg[0][78] )
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][6]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][6]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][6]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][6]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][7]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][7]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][7]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][7]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][8]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][8]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][8]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][8]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][9]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][9]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][9]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][9]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][10]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][10]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][10]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][10]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][11]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][11]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][11]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][72]'
INFO: [Synth 8-3886] merging instance 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][11]' (FDCE) to 'i_71/per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][72]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[3][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[2][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[1][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/ar_buffer_i/buffer_i/buffer_reg[0][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/buffer_reg[3][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/buffer_reg[2][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/buffer_reg[1][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\per2axi_wrap_i/per2axi_i/aw_buffer_i/buffer_i/buffer_reg[0][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_71/\edge_propagator_rx_i[6].edge_propagator_rx_i/u_sync_clkb/r_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_trans_unpack_i/\s_mchan_cmd_nb_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_trans_unpack_i/\CS_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[3].ctrl_if_i /\command_fifo_i/FIFO_REGISTERS_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[3].ctrl_if_i /\command_fifo_i/FIFO_REGISTERS_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[2].ctrl_if_i /\command_fifo_i/FIFO_REGISTERS_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[2].ctrl_if_i /\command_fifo_i/FIFO_REGISTERS_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[1].ctrl_if_i /\command_fifo_i/FIFO_REGISTERS_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[1].ctrl_if_i /\command_fifo_i/FIFO_REGISTERS_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[3].ctrl_if_i /\ctrl_fsm_i/s_twd_tcdm_add_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[2].ctrl_if_i /\ctrl_fsm_i/s_twd_tcdm_add_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[1].ctrl_if_i /\ctrl_fsm_i/s_twd_tcdm_add_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[3].ctrl_if_i /\ctrl_fsm_i/s_twd_ext_add_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[2].ctrl_if_i /\ctrl_fsm_i/s_twd_ext_add_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctrl_if_bind[1].ctrl_if_i /\ctrl_fsm_i/s_twd_ext_add_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx_twd_trans_splitter_i/\CS_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_twd_trans_splitter_i/\CS_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\beat_queue_tx[0].tcdm_beat_queue_tx_i/FIFO_REGISTERS_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\beat_queue_tx[0].tcdm_beat_queue_tx_i/FIFO_REGISTERS_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\beat_queue_tx[1].tcdm_beat_queue_tx_i/FIFO_REGISTERS_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\beat_queue_tx[1].tcdm_beat_queue_tx_i/FIFO_REGISTERS_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\beat_queue_rx[0].tcdm_beat_queue_rx_i/FIFO_REGISTERS_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\beat_queue_rx[0].tcdm_beat_queue_rx_i/FIFO_REGISTERS_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\beat_queue_rx[1].tcdm_beat_queue_rx_i/FIFO_REGISTERS_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\beat_queue_rx[1].tcdm_beat_queue_rx_i/FIFO_REGISTERS_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tcdm_unit_i/\tcdm_if_tx[1].tcdm_if_tx_i/CS_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ext_unit_i/\ext_rx_if_i/CS_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ext_unit_i/\w_buffer_i/buffer_i/buffer_reg[1][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ext_unit_i/\w_buffer_i/buffer_i/buffer_reg[0][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ext_unit_i/\ar_buffer_i/buffer_i/buffer_reg[1][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ext_unit_i/\ar_buffer_i/buffer_i/buffer_reg[0][66] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (genblk4[0].s_term_sig_buf_reg[0]) is unused and will be removed from module trans_allocator__parameterized0.
WARNING: [Synth 8-3332] Sequential element (s_buffer_reg[0][71]) is unused and will be removed from module trans_queue__parameterized0.
WARNING: [Synth 8-3332] Sequential element (s_buffer_reg[0][70]) is unused and will be removed from module trans_queue__parameterized0.
WARNING: [Synth 8-3332] Sequential element (s_buffer_reg[1][71]) is unused and will be removed from module trans_queue__parameterized0.
WARNING: [Synth 8-3332] Sequential element (s_buffer_reg[1][70]) is unused and will be removed from module trans_queue__parameterized0.
WARNING: [Synth 8-3332] Sequential element (s_buffer_reg[0][33]) is unused and will be removed from module twd_trans_queue__parameterized0.
WARNING: [Synth 8-3332] Sequential element (s_buffer_reg[0][32]) is unused and will be removed from module twd_trans_queue__parameterized0.
WARNING: [Synth 8-3332] Sequential element (CS_reg[1]) is unused and will be removed from module twd_trans_splitter__parameterized1.
WARNING: [Synth 8-3332] Sequential element (s_mchan_tcdm_stride_reg[19]) is unused and will be removed from module twd_trans_splitter__parameterized1.
WARNING: [Synth 8-3332] Sequential element (s_mchan_tcdm_stride_reg[18]) is unused and will be removed from module twd_trans_splitter__parameterized1.
WARNING: [Synth 8-3332] Sequential element (CS_reg[1]) is unused and will be removed from module twd_trans_splitter__parameterized2.
WARNING: [Synth 8-3332] Sequential element (s_mchan_tcdm_stride_reg[19]) is unused and will be removed from module twd_trans_splitter__parameterized2.
WARNING: [Synth 8-3332] Sequential element (s_mchan_tcdm_stride_reg[18]) is unused and will be removed from module twd_trans_splitter__parameterized2.
WARNING: [Synth 8-3332] Sequential element (s_mchan_cmd_nb_reg_reg[17]) is unused and will be removed from module trans_unpack__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (CS_reg[1]) is unused and will be removed from module trans_unpack__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (s_mchan_cmd_nb_reg_reg[17]) is unused and will be removed from module trans_unpack__parameterized0.
WARNING: [Synth 8-3332] Sequential element (CS_reg[1]) is unused and will be removed from module trans_unpack__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ctrl_fsm_i/s_twd_ext_add_reg[0]) is unused and will be removed from module ctrl_if__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (ctrl_fsm_i/s_twd_tcdm_add_reg[0]) is unused and will be removed from module ctrl_if__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (command_fifo_i/FIFO_REGISTERS_reg[0][20]) is unused and will be removed from module ctrl_if__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (command_fifo_i/FIFO_REGISTERS_reg[1][20]) is unused and will be removed from module ctrl_if__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (ctrl_fsm_i/s_twd_ext_add_reg[0]) is unused and will be removed from module ctrl_if__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ctrl_fsm_i/s_twd_tcdm_add_reg[0]) is unused and will be removed from module ctrl_if__parameterized0.
WARNING: [Synth 8-3332] Sequential element (command_fifo_i/FIFO_REGISTERS_reg[0][20]) is unused and will be removed from module ctrl_if__parameterized0.
WARNING: [Synth 8-3332] Sequential element (command_fifo_i/FIFO_REGISTERS_reg[1][20]) is unused and will be removed from module ctrl_if__parameterized0.
WARNING: [Synth 8-3332] Sequential element (s_mchan_ext_stride_reg[1]) is unused and will be removed from module twd_trans_splitter__parameterized1.
WARNING: [Synth 8-3332] Sequential element (s_mchan_tcdm_stride_reg[1]) is unused and will be removed from module twd_trans_splitter__parameterized2.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[0][53]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[0][52]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[0][51]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[0][50]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[0][49]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[0][48]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[0][47]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[0][46]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[1][53]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[1][52]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[1][51]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[1][50]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[1][49]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[1][48]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[1][47]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_cmd_queue_i/FIFO_REGISTERS_reg[1][46]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (ext_rx_if_i/CS_reg[0]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_tid_gen_i/tid_table_reg[15]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_tid_gen_i/tid_table_reg[14]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_tid_gen_i/tid_table_reg[13]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_tid_gen_i/tid_table_reg[12]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_tid_gen_i/tid_table_reg[11]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_tid_gen_i/tid_table_reg[10]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_tid_gen_i/tid_table_reg[9]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_tid_gen_i/tid_table_reg[8]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_tid_gen_i/tid_table_reg[15]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_tid_gen_i/tid_table_reg[14]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_tid_gen_i/tid_table_reg[13]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_tid_gen_i/tid_table_reg[12]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_tid_gen_i/tid_table_reg[11]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_tid_gen_i/tid_table_reg[10]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_tid_gen_i/tid_table_reg[9]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rx_tid_gen_i/tid_table_reg[8]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][42]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][41]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][40]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][39]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][38]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][37]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][36]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][35]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][34]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][33]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][32]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][31]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][30]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][29]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][28]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][27]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][26]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][25]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][24]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][23]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][22]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][21]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][20]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][19]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][18]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][17]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][16]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][15]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][14]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][13]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][12]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][11]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][10]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][9]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][8]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][7]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][6]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][5]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][4]) is unused and will be removed from module ext_unit__parameterized0.
WARNING: [Synth 8-3332] Sequential element (tx_opc_buf_i/mem_reg[7][3]) is unused and will be removed from module ext_unit__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "buffer/data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffer/data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[2][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[3][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[2][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[3][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TID_s_reg[1][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[2][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[3][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[1][in_progress]' into 'stream_flags_queue_reg[0][in_progress]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[1][feat_update]' into 'stream_flags_queue_reg[0][feat_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[1][line_update]' into 'stream_flags_queue_reg[0][line_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[1][word_update]' into 'stream_flags_queue_reg[0][word_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TID_queue_reg[1][0:0]' into 'TDEST_queue_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TSTRB_queue_reg[1][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[2][in_progress]' into 'stream_flags_queue_reg[0][in_progress]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[2][feat_update]' into 'stream_flags_queue_reg[0][feat_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[2][line_update]' into 'stream_flags_queue_reg[0][line_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[2][word_update]' into 'stream_flags_queue_reg[0][word_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TUSER_queue_reg[2][3:0]' into 'TUSER_queue_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TDEST_queue_reg[2][0:0]' into 'TDEST_queue_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TID_queue_reg[2][0:0]' into 'TDEST_queue_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TSTRB_queue_reg[2][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[3][in_progress]' into 'stream_flags_queue_reg[0][in_progress]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[3][feat_update]' into 'stream_flags_queue_reg[0][feat_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[3][line_update]' into 'stream_flags_queue_reg[0][line_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'stream_flags_queue_reg[3][word_update]' into 'stream_flags_queue_reg[0][word_update]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TUSER_queue_reg[3][3:0]' into 'TUSER_queue_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TDEST_queue_reg[3][0:0]' into 'TDEST_queue_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TID_queue_reg[3][0:0]' into 'TDEST_queue_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TSTRB_queue_reg[3][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:132]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[2][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[3][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[4][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[5][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[6][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[7][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[8][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[9][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[10][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TUSER_s_reg[11][3:0]' into 'TUSER_s_reg[1][3:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:299]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[2][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[3][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[4][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[5][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[6][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[7][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[8][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[9][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[10][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TDEST_s_reg[11][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:298]
INFO: [Synth 8-4471] merging register 'TID_s_reg[1][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[2][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[3][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[4][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[5][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[6][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[7][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[8][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Synth 8-4471] merging register 'TID_s_reg[9][0:0]' into 'TDEST_s_reg[1][0:0]' [/home/nur/NEURAghe/neuraghe_1.9/fe/ips/hwpe/hwpe-sm/rtl/axi/hwpe_axi_source.sv:297]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[1].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[0].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[1].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[2].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[3].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[4].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[2].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[5].MUL[3].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[0].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[1].dsp_i/p_reg_reg.
DSP Report: Generating DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg, operation Mode is: (PCIN+((D'+A2)*B2)')'.
DSP Report: register A is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/b_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/a_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/m_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: register NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/s_reg_reg is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/m_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
DSP Report: operator NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/s_reg0 is absorbed into DSP NPX_gen[0].TRELLIS[6].MUL[2].dsp_i/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "perf_overflow_o" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:13:25 ; elapsed = 00:13:26 . Memory (MB): peak = 3457.633 ; gain = 2267.945 ; free physical = 2831 ; free virtual = 22559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|ctrl_fsm    | ctrl_targ_r_valid_o | 32x1          | LUT            | 
|controller  | alu_operator        | 32x6          | LUT            | 
|controller  | data_req            | 64x1          | LUT            | 
|ctrl_fsm    | ctrl_targ_r_valid_o | 32x1          | LUT            | 
+------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | ((D'+A2)*B2)'         | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|hwce_sop    | (PCIN+((D'+A2)*B2)')' | 25     | 18     | -      | 25     | 48     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |ctrl_unit__GB0                 |           1|      7802|
|2     |ctrl_unit__GB1                 |           1|      6979|
|3     |ctrl_unit__GB2                 |           1|      5443|
|4     |trans_unit                     |           2|      4594|
|5     |mchan__GC0                     |           1|      4536|
|6     |dmac_wrap__GC0                 |           1|      3945|
|7     |ctrl_unit__parameterized0__GB0 |           1|     13898|
|8     |ctrl_unit__parameterized0__GB1 |           1|      3956|
|9     |mchan__parameterized0__GC0     |           1|      4401|
|10    |dmac_per_wrap__GC0             |           1|      6473|
|11    |hwce_wrapper__GB0              |           1|      8998|
|12    |hwce_wrapper__GB1              |           1|      9293|
|13    |hwce_linebuffer__GBM0          |           4|     32332|
|14    |hwce_linebuffer__GBM1          |           4|     16172|
|15    |hwce_linebuffer__GBM2          |           4|     32332|
|16    |hwce_linebuffer__GBM3          |           4|     26274|
|17    |hwce_linebuffer__GBM4          |           4|     16140|
|18    |hwce_shift_adder               |           4|      3484|
|19    |hwce_sop                       |          16|      7296|
|20    |hwce_engine__GC0               |           1|      5430|
|21    |register_file_1r_1w_all__GB0   |           1|       280|
|22    |register_file_1r_1w_all__GB1   |           1|      2105|
|23    |register_file_1r_1w_all__GB2   |           1|      6697|
|24    |register_file_1r_1w_all__GB3   |           1|       168|
|25    |register_file_1r_1w_all__GB4   |           1|      7336|
|26    |register_file_1r_1w_all__GB5   |           1|       120|
|27    |register_file_1r_1w_all__GB6   |           1|       160|
|28    |register_file_1r_1w_all__GB7   |           1|       640|
|29    |register_file_1r_1w_all__GB8   |           1|       280|
|30    |register_file_1r_1w_all__GB9   |           1|       112|
|31    |register_file_1r_1w_all__GB10  |           1|       280|
|32    |register_file_1r_1w_all__GB11  |           1|       112|
|33    |register_file_1r_1w_all__GB12  |           1|       168|
|34    |register_file_1r_1w_all__GB13  |           1|       392|
|35    |register_file_1r_1w_all__GB14  |           1|       168|
|36    |register_file_1r_1w_all__GB15  |           1|       168|
|37    |register_file_1r_1w_all__GB16  |           1|       472|
|38    |register_file_1r_1w_all__GB17  |           1|       168|
|39    |register_file_1r_1w_all__GB18  |           1|       368|
|40    |register_file_1r_1w_all__GB19  |           1|       288|
|41    |register_file_1r_1w_all__GB20  |           1|       504|
|42    |register_file_1r_1w_all__GB21  |           1|       168|
|43    |register_file_1r_1w_all__GB22  |           1|       224|
|44    |register_file_1r_1w_all__GB23  |           1|       336|
|45    |register_file_1r_1w_all__GB24  |           1|       552|
|46    |register_file_1r_1w_all__GB25  |           1|      1344|
|47    |hwce_weight_loader__GC0        |           1|        37|
|48    |pooling_layer                  |           4|     11267|
|49    |hwce_top__GC0                  |           1|      3415|
|50    |hwce_wrap__GC0                 |           1|       136|
|51    |ulpsoc__GCB0                   |           1|      7906|
|52    |axi_id_remap_wrap__GU          |           1|      1051|
|53    |ulpsoc__GCB2                   |           1|     26940|
|54    |ulpsoc__GCB3                   |           1|     23668|
|55    |ulpsoc__GCB4                   |           1|      4461|
|56    |ulpsoc__GCB11                  |           1|      2389|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:13:44 ; elapsed = 00:13:44 . Memory (MB): peak = 3663.695 ; gain = 2474.008 ; free physical = 2588 ; free virtual = 22349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:20 ; elapsed = 00:14:23 . Memory (MB): peak = 3697.695 ; gain = 2508.008 ; free physical = 2577 ; free virtual = 22386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |ctrl_unit__GB0                 |           1|      7682|
|2     |ctrl_unit__GB1                 |           1|      5147|
|3     |ctrl_unit__GB2                 |           1|      5283|
|4     |trans_unit                     |           1|      4594|
|5     |mchan__GC0                     |           1|      4309|
|6     |dmac_wrap__GC0                 |           1|      3564|
|7     |ctrl_unit__parameterized0__GB0 |           1|     10609|
|8     |ctrl_unit__parameterized0__GB1 |           1|      2766|
|9     |mchan__parameterized0__GC0     |           1|      3293|
|10    |dmac_per_wrap__GC0             |           1|      4162|
|11    |hwce_wrapper__GB0              |           1|      6577|
|12    |hwce_wrapper__GB1              |           1|      8930|
|13    |hwce_linebuffer__GBM0          |           4|     32332|
|14    |hwce_linebuffer__GBM1          |           4|     16172|
|15    |hwce_linebuffer__GBM2          |           4|     32332|
|16    |hwce_linebuffer__GBM3          |           3|     26261|
|17    |hwce_linebuffer__GBM4          |           4|     16140|
|18    |hwce_shift_adder               |           4|      3484|
|19    |hwce_sop                       |          16|      7259|
|20    |hwce_engine__GC0               |           1|      5421|
|21    |register_file_1r_1w_all__GB1   |           1|      2049|
|22    |register_file_1r_1w_all__GB2   |           1|      4950|
|23    |hwce_weight_loader__GC0        |           1|        29|
|24    |pooling_layer                  |           4|     11267|
|25    |hwce_top__GC0                  |           1|      3414|
|26    |hwce_wrap__GC0                 |           1|       111|
|27    |ulpsoc__GCB0                   |           1|      6629|
|28    |axi_id_remap_wrap__GU          |           1|       865|
|29    |ulpsoc__GCB2                   |           1|     20841|
|30    |ulpsoc__GCB3                   |           1|     23500|
|31    |ulpsoc__GCB4                   |           1|      4415|
|32    |ulpsoc__GCB11                  |           1|      2353|
|33    |hwce_linebuffer__GBM3__1       |           1|     26262|
|34    |trans_unit__1                  |           1|      3218|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:15:27 ; elapsed = 00:15:28 . Memory (MB): peak = 3750.965 ; gain = 2561.277 ; free physical = 2350 ; free virtual = 22260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |ctrl_unit__parameterized0__GB0 |           1|      6590|
|2     |hwce_linebuffer__GBM0          |           4|     23429|
|3     |hwce_linebuffer__GBM1          |           4|     11717|
|4     |hwce_linebuffer__GBM2          |           4|     23429|
|5     |hwce_linebuffer__GBM3          |           3|     15485|
|6     |hwce_linebuffer__GBM4          |           4|     11685|
|7     |pooling_layer                  |           4|      7532|
|8     |ulpsoc__GCB2                   |           1|     11496|
|9     |ulpsoc__GCB3                   |           1|      9330|
|10    |hwce_linebuffer__GBM3__1       |           1|     15486|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
