
build/APP_CY8CKIT-062-WIFI-BT/Release/mtb-example-hal-hello-world.elf:     file format elf32-littlearm


Disassembly of section .text:

10002000 <__Vectors>:
10002000:	08047800 	.word	0x08047800
10002004:	1000231d 	.word	0x1000231d
10002008:	0000000d 	.word	0x0000000d
1000200c:	10002391 	.word	0x10002391
10002010:	10002391 	.word	0x10002391
10002014:	10002391 	.word	0x10002391
10002018:	10002391 	.word	0x10002391
	...
1000202c:	1000238d 	.word	0x1000238d
10002030:	1000238d 	.word	0x1000238d
10002034:	00000000 	.word	0x00000000
10002038:	1000238d 	.word	0x1000238d
1000203c:	1000238d 	.word	0x1000238d
10002040:	1000238d 	.word	0x1000238d
10002044:	1000238d 	.word	0x1000238d
10002048:	1000238d 	.word	0x1000238d
1000204c:	1000238d 	.word	0x1000238d
10002050:	1000238d 	.word	0x1000238d
10002054:	1000238d 	.word	0x1000238d
10002058:	1000238d 	.word	0x1000238d
1000205c:	1000238d 	.word	0x1000238d
10002060:	1000238d 	.word	0x1000238d
10002064:	1000238d 	.word	0x1000238d
10002068:	1000238d 	.word	0x1000238d
1000206c:	1000238d 	.word	0x1000238d
10002070:	1000238d 	.word	0x1000238d
10002074:	1000238d 	.word	0x1000238d
10002078:	1000238d 	.word	0x1000238d
1000207c:	1000238d 	.word	0x1000238d
10002080:	1000238d 	.word	0x1000238d
10002084:	1000238d 	.word	0x1000238d
10002088:	1000238d 	.word	0x1000238d
1000208c:	1000238d 	.word	0x1000238d
10002090:	1000238d 	.word	0x1000238d
10002094:	1000238d 	.word	0x1000238d
10002098:	1000238d 	.word	0x1000238d
1000209c:	1000238d 	.word	0x1000238d
100020a0:	1000238d 	.word	0x1000238d
100020a4:	1000238d 	.word	0x1000238d
100020a8:	1000238d 	.word	0x1000238d
100020ac:	1000238d 	.word	0x1000238d
100020b0:	1000238d 	.word	0x1000238d
100020b4:	1000238d 	.word	0x1000238d
100020b8:	1000238d 	.word	0x1000238d
100020bc:	1000238d 	.word	0x1000238d
100020c0:	1000238d 	.word	0x1000238d
100020c4:	1000238d 	.word	0x1000238d
100020c8:	1000238d 	.word	0x1000238d
100020cc:	1000238d 	.word	0x1000238d
100020d0:	1000238d 	.word	0x1000238d
100020d4:	1000238d 	.word	0x1000238d
100020d8:	1000238d 	.word	0x1000238d
100020dc:	1000238d 	.word	0x1000238d
100020e0:	1000238d 	.word	0x1000238d
100020e4:	1000238d 	.word	0x1000238d
100020e8:	1000238d 	.word	0x1000238d
100020ec:	1000238d 	.word	0x1000238d
100020f0:	1000238d 	.word	0x1000238d
100020f4:	1000238d 	.word	0x1000238d
100020f8:	1000238d 	.word	0x1000238d
100020fc:	1000238d 	.word	0x1000238d
10002100:	1000238d 	.word	0x1000238d
10002104:	1000238d 	.word	0x1000238d
10002108:	1000238d 	.word	0x1000238d
1000210c:	1000238d 	.word	0x1000238d
10002110:	1000238d 	.word	0x1000238d
10002114:	1000238d 	.word	0x1000238d
10002118:	1000238d 	.word	0x1000238d
1000211c:	1000238d 	.word	0x1000238d
10002120:	1000238d 	.word	0x1000238d
10002124:	1000238d 	.word	0x1000238d
10002128:	1000238d 	.word	0x1000238d
1000212c:	1000238d 	.word	0x1000238d
10002130:	1000238d 	.word	0x1000238d
10002134:	1000238d 	.word	0x1000238d
10002138:	1000238d 	.word	0x1000238d
1000213c:	1000238d 	.word	0x1000238d
10002140:	1000238d 	.word	0x1000238d
10002144:	1000238d 	.word	0x1000238d
10002148:	1000238d 	.word	0x1000238d
1000214c:	1000238d 	.word	0x1000238d
10002150:	1000238d 	.word	0x1000238d
10002154:	1000238d 	.word	0x1000238d
10002158:	1000238d 	.word	0x1000238d
1000215c:	1000238d 	.word	0x1000238d
10002160:	1000238d 	.word	0x1000238d
10002164:	1000238d 	.word	0x1000238d
10002168:	1000238d 	.word	0x1000238d
1000216c:	1000238d 	.word	0x1000238d
10002170:	1000238d 	.word	0x1000238d
10002174:	1000238d 	.word	0x1000238d
10002178:	1000238d 	.word	0x1000238d
1000217c:	1000238d 	.word	0x1000238d
10002180:	1000238d 	.word	0x1000238d
10002184:	1000238d 	.word	0x1000238d
10002188:	1000238d 	.word	0x1000238d
1000218c:	1000238d 	.word	0x1000238d
10002190:	1000238d 	.word	0x1000238d
10002194:	1000238d 	.word	0x1000238d
10002198:	1000238d 	.word	0x1000238d
1000219c:	1000238d 	.word	0x1000238d
100021a0:	1000238d 	.word	0x1000238d
100021a4:	1000238d 	.word	0x1000238d
100021a8:	1000238d 	.word	0x1000238d
100021ac:	1000238d 	.word	0x1000238d
100021b0:	1000238d 	.word	0x1000238d
100021b4:	1000238d 	.word	0x1000238d
100021b8:	1000238d 	.word	0x1000238d
100021bc:	1000238d 	.word	0x1000238d
100021c0:	1000238d 	.word	0x1000238d
100021c4:	1000238d 	.word	0x1000238d
100021c8:	1000238d 	.word	0x1000238d
100021cc:	1000238d 	.word	0x1000238d
100021d0:	1000238d 	.word	0x1000238d
100021d4:	1000238d 	.word	0x1000238d
100021d8:	1000238d 	.word	0x1000238d
100021dc:	1000238d 	.word	0x1000238d
100021e0:	1000238d 	.word	0x1000238d
100021e4:	1000238d 	.word	0x1000238d
100021e8:	1000238d 	.word	0x1000238d
100021ec:	1000238d 	.word	0x1000238d
100021f0:	1000238d 	.word	0x1000238d
100021f4:	1000238d 	.word	0x1000238d
100021f8:	1000238d 	.word	0x1000238d
100021fc:	1000238d 	.word	0x1000238d
10002200:	1000238d 	.word	0x1000238d
10002204:	1000238d 	.word	0x1000238d
10002208:	1000238d 	.word	0x1000238d
1000220c:	1000238d 	.word	0x1000238d
10002210:	1000238d 	.word	0x1000238d
10002214:	1000238d 	.word	0x1000238d
10002218:	1000238d 	.word	0x1000238d
1000221c:	1000238d 	.word	0x1000238d
10002220:	1000238d 	.word	0x1000238d
10002224:	1000238d 	.word	0x1000238d
10002228:	1000238d 	.word	0x1000238d
1000222c:	1000238d 	.word	0x1000238d
10002230:	1000238d 	.word	0x1000238d
10002234:	1000238d 	.word	0x1000238d
10002238:	1000238d 	.word	0x1000238d
1000223c:	1000238d 	.word	0x1000238d
10002240:	1000238d 	.word	0x1000238d
10002244:	1000238d 	.word	0x1000238d
10002248:	1000238d 	.word	0x1000238d
1000224c:	1000238d 	.word	0x1000238d
10002250:	1000238d 	.word	0x1000238d
10002254:	1000238d 	.word	0x1000238d
10002258:	1000238d 	.word	0x1000238d
1000225c:	1000238d 	.word	0x1000238d
10002260:	1000238d 	.word	0x1000238d
10002264:	1000238d 	.word	0x1000238d
10002268:	1000238d 	.word	0x1000238d
1000226c:	1000238d 	.word	0x1000238d
10002270:	1000238d 	.word	0x1000238d
10002274:	1000238d 	.word	0x1000238d
10002278:	1000238d 	.word	0x1000238d
1000227c:	1000238d 	.word	0x1000238d
10002280:	1000238d 	.word	0x1000238d
10002284:	1000238d 	.word	0x1000238d
10002288:	1000238d 	.word	0x1000238d

1000228c <deregister_tm_clones>:
1000228c:	4803      	ldr	r0, [pc, #12]	@ (1000229c <deregister_tm_clones+0x10>)
1000228e:	4b04      	ldr	r3, [pc, #16]	@ (100022a0 <deregister_tm_clones+0x14>)
10002290:	4283      	cmp	r3, r0
10002292:	d002      	beq.n	1000229a <deregister_tm_clones+0xe>
10002294:	4b03      	ldr	r3, [pc, #12]	@ (100022a4 <deregister_tm_clones+0x18>)
10002296:	b103      	cbz	r3, 1000229a <deregister_tm_clones+0xe>
10002298:	4718      	bx	r3
1000229a:	4770      	bx	lr
1000229c:	08002830 	.word	0x08002830
100022a0:	08002830 	.word	0x08002830
100022a4:	00000000 	.word	0x00000000

100022a8 <register_tm_clones>:
100022a8:	4805      	ldr	r0, [pc, #20]	@ (100022c0 <register_tm_clones+0x18>)
100022aa:	4b06      	ldr	r3, [pc, #24]	@ (100022c4 <register_tm_clones+0x1c>)
100022ac:	1a1b      	subs	r3, r3, r0
100022ae:	0fd9      	lsrs	r1, r3, #31
100022b0:	eb01 01a3 	add.w	r1, r1, r3, asr #2
100022b4:	1049      	asrs	r1, r1, #1
100022b6:	d002      	beq.n	100022be <register_tm_clones+0x16>
100022b8:	4b03      	ldr	r3, [pc, #12]	@ (100022c8 <register_tm_clones+0x20>)
100022ba:	b103      	cbz	r3, 100022be <register_tm_clones+0x16>
100022bc:	4718      	bx	r3
100022be:	4770      	bx	lr
100022c0:	08002830 	.word	0x08002830
100022c4:	08002830 	.word	0x08002830
100022c8:	00000000 	.word	0x00000000

100022cc <__do_global_dtors_aux>:
100022cc:	b510      	push	{r4, lr}
100022ce:	4c06      	ldr	r4, [pc, #24]	@ (100022e8 <__do_global_dtors_aux+0x1c>)
100022d0:	7823      	ldrb	r3, [r4, #0]
100022d2:	b943      	cbnz	r3, 100022e6 <__do_global_dtors_aux+0x1a>
100022d4:	f7ff ffda 	bl	1000228c <deregister_tm_clones>
100022d8:	4b04      	ldr	r3, [pc, #16]	@ (100022ec <__do_global_dtors_aux+0x20>)
100022da:	b113      	cbz	r3, 100022e2 <__do_global_dtors_aux+0x16>
100022dc:	4804      	ldr	r0, [pc, #16]	@ (100022f0 <__do_global_dtors_aux+0x24>)
100022de:	f3af 8000 	nop.w
100022e2:	2301      	movs	r3, #1
100022e4:	7023      	strb	r3, [r4, #0]
100022e6:	bd10      	pop	{r4, pc}
100022e8:	0800290c 	.word	0x0800290c
100022ec:	00000000 	.word	0x00000000
100022f0:	10017164 	.word	0x10017164

100022f4 <frame_dummy>:
100022f4:	b508      	push	{r3, lr}
100022f6:	4b05      	ldr	r3, [pc, #20]	@ (1000230c <frame_dummy+0x18>)
100022f8:	b11b      	cbz	r3, 10002302 <frame_dummy+0xe>
100022fa:	4905      	ldr	r1, [pc, #20]	@ (10002310 <frame_dummy+0x1c>)
100022fc:	4805      	ldr	r0, [pc, #20]	@ (10002314 <frame_dummy+0x20>)
100022fe:	f3af 8000 	nop.w
10002302:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
10002306:	f7ff bfcf 	b.w	100022a8 <register_tm_clones>
1000230a:	bf00      	nop
1000230c:	00000000 	.word	0x00000000
10002310:	08002910 	.word	0x08002910
10002314:	10017164 	.word	0x10017164

10002318 <Cy_OnResetUser>:
    .weak   Cy_OnResetUser
    .func   Cy_OnResetUser, Cy_OnResetUser
    .type   Cy_OnResetUser, %function

Cy_OnResetUser:
    bx lr
10002318:	4770      	bx	lr

1000231a <cy_toolchain_init>:
    .weak   cy_toolchain_init
    .func   cy_toolchain_init, cy_toolchain_init
    .type   cy_toolchain_init, %function

cy_toolchain_init:
    bx lr
1000231a:	4770      	bx	lr

1000231c <Reset_Handler>:
    /* Reset handler */
    .weak    Reset_Handler
    .type    Reset_Handler, %function

Reset_Handler:
    bl Cy_OnResetUser
1000231c:	f7ff fffc 	bl	10002318 <Cy_OnResetUser>
    cpsid i
10002320:	b672      	cpsid	i
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
    ldr    r4, =__copy_table_start__
10002322:	4c14      	ldr	r4, [pc, #80]	@ (10002374 <Reset_Handler+0x58>)
    ldr    r5, =__copy_table_end__
10002324:	4d14      	ldr	r5, [pc, #80]	@ (10002378 <Reset_Handler+0x5c>)

.L_loop0:
    cmp    r4, r5
10002326:	42ac      	cmp	r4, r5
    bge    .L_loop0_done
10002328:	da09      	bge.n	1000233e <Reset_Handler+0x22>
    ldr    r1, [r4]
1000232a:	6821      	ldr	r1, [r4, #0]
    ldr    r2, [r4, #4]
1000232c:	6862      	ldr	r2, [r4, #4]
    ldr    r3, [r4, #8]
1000232e:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
    subs    r3, #4
10002330:	3b04      	subs	r3, #4
    ittt    ge
10002332:	bfa2      	ittt	ge
    ldrge    r0, [r1, r3]
10002334:	58c8      	ldrge	r0, [r1, r3]
    strge    r0, [r2, r3]
10002336:	50d0      	strge	r0, [r2, r3]
    bge    .L_loop0_0
10002338:	e7fa      	bge.n	10002330 <Reset_Handler+0x14>

    adds    r4, #12
1000233a:	340c      	adds	r4, #12
    b    .L_loop0
1000233c:	e7f3      	b.n	10002326 <Reset_Handler+0xa>
 *    __bss_start__: start of the BSS section.
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
    ldr    r1, =__bss_start__
1000233e:	490f      	ldr	r1, [pc, #60]	@ (1000237c <Reset_Handler+0x60>)
    ldr    r2, =__bss_end__
10002340:	4a0f      	ldr	r2, [pc, #60]	@ (10002380 <Reset_Handler+0x64>)

    movs    r0, 0
10002342:	2000      	movs	r0, #0
.L_loop3:
    cmp    r1, r2
10002344:	4291      	cmp	r1, r2
    itt    lt
10002346:	bfbc      	itt	lt
    strlt    r0, [r1], #4
10002348:	f841 0b04 	strlt.w	r0, [r1], #4
    blt    .L_loop3
1000234c:	e7fa      	blt.n	10002344 <Reset_Handler+0x28>
#endif /* __STARTUP_CLEAR_BSS_MULTIPLE || __STARTUP_CLEAR_BSS */

    /* Update Vector Table Offset Register. */
    ldr r0, =__ramVectors
1000234e:	480d      	ldr	r0, [pc, #52]	@ (10002384 <Reset_Handler+0x68>)
    ldr r1, =CY_CPU_VTOR_ADDR
10002350:	490d      	ldr	r1, [pc, #52]	@ (10002388 <Reset_Handler+0x6c>)
    str r0, [r1]
10002352:	6008      	str	r0, [r1, #0]
    dsb 0xF
10002354:	f3bf 8f4f 	dsb	sy

    /* Enable the FPU if used */
    bl Cy_SystemInitFpuEnable
10002358:	f000 f882 	bl	10002460 <Cy_SystemInitFpuEnable>

#ifndef __NO_SYSTEM_INIT
    bl    SystemInit
1000235c:	f000 f862 	bl	10002424 <SystemInit>
#endif

    /* OS-specific low-level initialization */
    bl    cy_toolchain_init
10002360:	f7ff ffdb 	bl	1000231a <cy_toolchain_init>

    /* Call C/C++ static constructors */
    bl    __libc_init_array
10002364:	f007 fd56 	bl	10009e14 <__libc_init_array>

    /* Execute main application */
    bl    main
10002368:	f000 faf4 	bl	10002954 <main>

    /* Call C/C++ static destructors */
    bl    __libc_fini_array
1000236c:	f007 fd76 	bl	10009e5c <__libc_fini_array>

    /* Should never get here */
    b   .
10002370:	e7fe      	b.n	10002370 <Reset_Handler+0x54>
10002372:	0000      	.short	0x0000
    ldr    r4, =__copy_table_start__
10002374:	10017170 	.word	0x10017170
    ldr    r5, =__copy_table_end__
10002378:	10017188 	.word	0x10017188
    ldr    r1, =__bss_start__
1000237c:	0800290c 	.word	0x0800290c
    ldr    r2, =__bss_end__
10002380:	08002f94 	.word	0x08002f94
    ldr r0, =__ramVectors
10002384:	08002000 	.word	0x08002000
    ldr r1, =CY_CPU_VTOR_ADDR
10002388:	e000ed08 	.word	0xe000ed08

1000238c <DebugMon_Handler>:
    .thumb_func
    .weak    Default_Handler
    .type    Default_Handler, %function

Default_Handler:
    b    .
1000238c:	e7fe      	b.n	1000238c <DebugMon_Handler>

    .weak    Cy_SysLib_FaultHandler
    .type    Cy_SysLib_FaultHandler, %function

Cy_SysLib_FaultHandler:
    b    .
1000238e:	e7fe      	b.n	1000238e <DebugMon_Handler+0x2>

10002390 <BusFault_Handler>:
    .size    Cy_SysLib_FaultHandler, . - Cy_SysLib_FaultHandler
    .type Fault_Handler, %function

Fault_Handler:
    /* Storing LR content for Creator call stack trace */
    push {LR}
10002390:	b500      	push	{lr}
    movs r0, #4
10002392:	2004      	movs	r0, #4
    mov r1, LR
10002394:	4671      	mov	r1, lr
    tst r0, r1
10002396:	4208      	tst	r0, r1
    beq .L_MSP
10002398:	d002      	beq.n	100023a0 <BusFault_Handler+0x10>
    mrs r0, PSP
1000239a:	f3ef 8009 	mrs	r0, PSP
    b .L_API_call
1000239e:	e002      	b.n	100023a6 <BusFault_Handler+0x16>
.L_MSP:
    mrs r0, MSP
100023a0:	f3ef 8008 	mrs	r0, MSP
    /* Compensation of stack pointer address due to pushing 4 bytes of LR */
    adds r0, r0, #4
100023a4:	3004      	adds	r0, #4
.L_API_call:
    bl Cy_SysLib_FaultHandler
100023a6:	f003 fddb 	bl	10005f60 <Cy_SysLib_FaultHandler>
    b   .
100023aa:	e7fe      	b.n	100023aa <BusFault_Handler+0x1a>

100023ac <Cy_SysIpcPipeIsrCm4>:
* This is the interrupt service routine for the system pipe.
*
*******************************************************************************/
void Cy_SysIpcPipeIsrCm4(void)
{
    Cy_IPC_Pipe_ExecuteCallback(CY_IPC_EP_CYPIPE_CM4_ADDR);
100023ac:	2001      	movs	r0, #1
100023ae:	f002 bb2d 	b.w	10004a0c <Cy_IPC_Pipe_ExecuteCallback>

100023b2 <Cy_SystemInit>:
}
100023b2:	4770      	bx	lr

100023b4 <SystemCoreClockUpdate>:
{
100023b4:	b510      	push	{r4, lr}
    uint32 locHf0Clock = Cy_SysClk_ClkHfGetFrequency(0UL);
100023b6:	2000      	movs	r0, #0
100023b8:	f003 fd1a 	bl	10005df0 <Cy_SysClk_ClkHfGetFrequency>
    if (0UL != locHf0Clock)
100023bc:	4604      	mov	r4, r0
100023be:	b310      	cbz	r0, 10002406 <SystemCoreClockUpdate+0x52>
        cy_Hfclk0FreqHz = locHf0Clock;
100023c0:	4b11      	ldr	r3, [pc, #68]	@ (10002408 <SystemCoreClockUpdate+0x54>)
100023c2:	6018      	str	r0, [r3, #0]
        cy_PeriClkFreqHz = locHf0Clock / (1UL + (uint32_t)Cy_SysClk_ClkPeriGetDivider());
100023c4:	f003 f840 	bl	10005448 <Cy_SysClk_ClkPeriGetDivider>
100023c8:	4b10      	ldr	r3, [pc, #64]	@ (1000240c <SystemCoreClockUpdate+0x58>)
100023ca:	3001      	adds	r0, #1
100023cc:	fbb4 f0f0 	udiv	r0, r4, r0
100023d0:	6018      	str	r0, [r3, #0]
        SystemCoreClock = locHf0Clock / (1UL + (uint32_t)Cy_SysClk_ClkFastGetDivider());
100023d2:	f003 f851 	bl	10005478 <Cy_SysClk_ClkFastGetDivider>
100023d6:	4b0e      	ldr	r3, [pc, #56]	@ (10002410 <SystemCoreClockUpdate+0x5c>)
        cy_delayFreqMhz = (uint8_t)CY_SYSLIB_DIV_ROUNDUP(SystemCoreClock, CY_DELAY_1M_THRESHOLD);
100023d8:	4a0e      	ldr	r2, [pc, #56]	@ (10002414 <SystemCoreClockUpdate+0x60>)
        SystemCoreClock = locHf0Clock / (1UL + (uint32_t)Cy_SysClk_ClkFastGetDivider());
100023da:	3001      	adds	r0, #1
100023dc:	fbb4 f4f0 	udiv	r4, r4, r0
100023e0:	601c      	str	r4, [r3, #0]
        cy_delayFreqMhz = (uint8_t)CY_SYSLIB_DIV_ROUNDUP(SystemCoreClock, CY_DELAY_1M_THRESHOLD);
100023e2:	3c01      	subs	r4, #1
100023e4:	4b0c      	ldr	r3, [pc, #48]	@ (10002418 <SystemCoreClockUpdate+0x64>)
100023e6:	fbb4 f3f3 	udiv	r3, r4, r3
100023ea:	3301      	adds	r3, #1
100023ec:	7013      	strb	r3, [r2, #0]
        cy_delayFreqKhz = CY_SYSLIB_DIV_ROUNDUP(SystemCoreClock, CY_DELAY_1K_THRESHOLD);
100023ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
100023f2:	fbb4 f4f3 	udiv	r4, r4, r3
100023f6:	4b09      	ldr	r3, [pc, #36]	@ (1000241c <SystemCoreClockUpdate+0x68>)
100023f8:	3401      	adds	r4, #1
        cy_AhbFreqHz = Cy_SysClk_ClkHfGetFrequency(0UL);
100023fa:	2000      	movs	r0, #0
        cy_delayFreqKhz = CY_SYSLIB_DIV_ROUNDUP(SystemCoreClock, CY_DELAY_1K_THRESHOLD);
100023fc:	601c      	str	r4, [r3, #0]
        cy_AhbFreqHz = Cy_SysClk_ClkHfGetFrequency(0UL);
100023fe:	f003 fcf7 	bl	10005df0 <Cy_SysClk_ClkHfGetFrequency>
10002402:	4b07      	ldr	r3, [pc, #28]	@ (10002420 <SystemCoreClockUpdate+0x6c>)
10002404:	6018      	str	r0, [r3, #0]
}
10002406:	bd10      	pop	{r4, pc}
10002408:	08002294 	.word	0x08002294
1000240c:	08002298 	.word	0x08002298
10002410:	0800228c 	.word	0x0800228c
10002414:	080022a0 	.word	0x080022a0
10002418:	000f4240 	.word	0x000f4240
1000241c:	0800229c 	.word	0x0800229c
10002420:	08002290 	.word	0x08002290

10002424 <SystemInit>:
{
10002424:	b508      	push	{r3, lr}
    Cy_PDL_Init(CY_DEVICE_CFG);
10002426:	480b      	ldr	r0, [pc, #44]	@ (10002454 <SystemInit+0x30>)
10002428:	f002 f812 	bl	10004450 <Cy_PDL_Init>
    Cy_SystemInit();
1000242c:	f7ff ffc1 	bl	100023b2 <Cy_SystemInit>
    SystemCoreClockUpdate();
10002430:	f7ff ffc0 	bl	100023b4 <SystemCoreClockUpdate>
        (void) Cy_IPC_Sema_Init(CY_IPC_CHAN_SEMA, 0ul, NULL);
10002434:	2200      	movs	r2, #0
10002436:	4611      	mov	r1, r2
10002438:	2003      	movs	r0, #3
1000243a:	f002 fb29 	bl	10004a90 <Cy_IPC_Sema_Init>
    Cy_IPC_Pipe_Config(systemIpcPipeEpArray);
1000243e:	4806      	ldr	r0, [pc, #24]	@ (10002458 <SystemInit+0x34>)
10002440:	f002 f9ee 	bl	10004820 <Cy_IPC_Pipe_Config>
    Cy_IPC_Pipe_Init(&systemIpcPipeConfigCm4);
10002444:	4805      	ldr	r0, [pc, #20]	@ (1000245c <SystemInit+0x38>)
10002446:	f002 fa27 	bl	10004898 <Cy_IPC_Pipe_Init>
}
1000244a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Cy_Flash_Init();
1000244e:	f002 b8d7 	b.w	10004600 <Cy_Flash_Init>
10002452:	bf00      	nop
10002454:	1000ca70 	.word	0x1000ca70
10002458:	08002928 	.word	0x08002928
1000245c:	1000bb34 	.word	0x1000bb34

10002460 <Cy_SystemInitFpuEnable>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10002460:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
10002464:	b672      	cpsid	i
        SCB->CPACR |= SCB_CPACR_CP10_CP11_ENABLE;
10002466:	4a07      	ldr	r2, [pc, #28]	@ (10002484 <Cy_SystemInitFpuEnable+0x24>)
10002468:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
1000246c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
10002470:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  __ASM volatile ("dsb 0xF":::"memory");
10002474:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
10002478:	f3bf 8f6f 	isb	sy
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
1000247c:	f381 8810 	msr	PRIMASK, r1
}
10002480:	4770      	bx	lr
10002482:	bf00      	nop
10002484:	e000ed00 	.word	0xe000ed00

10002488 <cycfg_config_init>:
{
    cycfg_config_init();
    cycfg_config_reservations();
}
void cycfg_config_init(void)
{
10002488:	b508      	push	{r3, lr}
    init_cycfg_system();
1000248a:	f000 f8cd 	bl	10002628 <init_cycfg_system>
    init_cycfg_clocks();
1000248e:	f000 f80f 	bl	100024b0 <init_cycfg_clocks>
    init_cycfg_routing();
10002492:	f000 f8bf 	bl	10002614 <init_cycfg_routing>
    init_cycfg_peripherals();
10002496:	f000 f847 	bl	10002528 <init_cycfg_peripherals>
    init_cycfg_pins();
}
1000249a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    init_cycfg_pins();
1000249e:	f000 b849 	b.w	10002534 <init_cycfg_pins>

100024a2 <cycfg_config_reservations>:
void cycfg_config_reservations(void)
{
100024a2:	b508      	push	{r3, lr}
    reserve_cycfg_clocks();
100024a4:	f000 f82e 	bl	10002504 <reserve_cycfg_clocks>
    reserve_cycfg_pins();
}
100024a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    reserve_cycfg_pins();
100024ac:	f000 b85e 	b.w	1000256c <reserve_cycfg_pins>

100024b0 <init_cycfg_clocks>:
    .channel_num = CYBSP_TRACE_CLK_DIV_NUM,
};
#endif /* defined (CY_USING_HAL) */

void init_cycfg_clocks(void)
{
100024b0:	b508      	push	{r3, lr}
    Cy_SysClk_PeriphDisableDivider(CY_SYSCLK_DIV_16_BIT, 15U);
100024b2:	210f      	movs	r1, #15
100024b4:	2001      	movs	r0, #1
100024b6:	f002 ff2b 	bl	10005310 <Cy_SysClk_PeriphDisableDivider>
    Cy_SysClk_PeriphSetDivider(CY_SYSCLK_DIV_16_BIT, 15U, 0U);
100024ba:	2200      	movs	r2, #0
100024bc:	210f      	movs	r1, #15
100024be:	2001      	movs	r0, #1
100024c0:	f002 fe48 	bl	10005154 <Cy_SysClk_PeriphSetDivider>
    Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_16_BIT, 15U);
100024c4:	210f      	movs	r1, #15
100024c6:	2001      	movs	r0, #1
100024c8:	f002 feec 	bl	100052a4 <Cy_SysClk_PeriphEnableDivider>
    Cy_SysClk_PeriphDisableDivider(CY_SYSCLK_DIV_8_BIT, 3U);
100024cc:	2103      	movs	r1, #3
100024ce:	2000      	movs	r0, #0
100024d0:	f002 ff1e 	bl	10005310 <Cy_SysClk_PeriphDisableDivider>
    Cy_SysClk_PeriphSetDivider(CY_SYSCLK_DIV_8_BIT, 3U, 255U);
100024d4:	22ff      	movs	r2, #255	@ 0xff
100024d6:	2103      	movs	r1, #3
100024d8:	2000      	movs	r0, #0
100024da:	f002 fe3b 	bl	10005154 <Cy_SysClk_PeriphSetDivider>
    Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_8_BIT, 3U);
100024de:	2103      	movs	r1, #3
100024e0:	2000      	movs	r0, #0
100024e2:	f002 fedf 	bl	100052a4 <Cy_SysClk_PeriphEnableDivider>
    Cy_SysClk_PeriphDisableDivider(CY_SYSCLK_DIV_8_BIT, 7U);
100024e6:	2107      	movs	r1, #7
100024e8:	2000      	movs	r0, #0
100024ea:	f002 ff11 	bl	10005310 <Cy_SysClk_PeriphDisableDivider>
    Cy_SysClk_PeriphSetDivider(CY_SYSCLK_DIV_8_BIT, 7U, 0U);
100024ee:	2200      	movs	r2, #0
100024f0:	2107      	movs	r1, #7
100024f2:	4610      	mov	r0, r2
100024f4:	f002 fe2e 	bl	10005154 <Cy_SysClk_PeriphSetDivider>
    Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_8_BIT, 7U);
}
100024f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Cy_SysClk_PeriphEnableDivider(CY_SYSCLK_DIV_8_BIT, 7U);
100024fc:	2107      	movs	r1, #7
100024fe:	2000      	movs	r0, #0
10002500:	f002 bed0 	b.w	100052a4 <Cy_SysClk_PeriphEnableDivider>

10002504 <reserve_cycfg_clocks>:
void reserve_cycfg_clocks(void)
{
10002504:	b508      	push	{r3, lr}
#if defined (CY_USING_HAL)
    cyhal_hwmgr_reserve(&peri_0_div_16_15_obj);
10002506:	4805      	ldr	r0, [pc, #20]	@ (1000251c <reserve_cycfg_clocks+0x18>)
10002508:	f000 fdb0 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_CLK_DIV_obj);
1000250c:	4804      	ldr	r0, [pc, #16]	@ (10002520 <reserve_cycfg_clocks+0x1c>)
1000250e:	f000 fdad 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_TRACE_CLK_DIV_obj);
#endif /* defined (CY_USING_HAL) */
}
10002512:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    cyhal_hwmgr_reserve(&CYBSP_TRACE_CLK_DIV_obj);
10002516:	4803      	ldr	r0, [pc, #12]	@ (10002524 <reserve_cycfg_clocks+0x20>)
10002518:	f000 bda8 	b.w	1000306c <cyhal_hwmgr_reserve>
1000251c:	1000bb6e 	.word	0x1000bb6e
10002520:	1000bb68 	.word	0x1000bb68
10002524:	1000bb6b 	.word	0x1000bb6b

10002528 <init_cycfg_peripherals>:
    .lockKey = CY_CSD_NONE_KEY,
};

void init_cycfg_peripherals(void)
{
    Cy_SysClk_PeriphAssignDivider(PCLK_CSD_CLOCK, CY_SYSCLK_DIV_8_BIT, 3U);
10002528:	2203      	movs	r2, #3
1000252a:	2100      	movs	r1, #0
1000252c:	2033      	movs	r0, #51	@ 0x33
1000252e:	f002 be8d 	b.w	1000524c <Cy_SysClk_PeriphAssignDivider>
	...

10002534 <init_cycfg_pins>:
    .channel_num = CYBSP_CSD_SLD4_PIN,
};
#endif /* defined (CY_USING_HAL) || (CY_USING_HAL_LITE) */

void init_cycfg_pins(void)
{
10002534:	b510      	push	{r4, lr}
    Cy_GPIO_Pin_Init(CYBSP_SWO_PORT, CYBSP_SWO_PIN, &CYBSP_SWO_config);
10002536:	4c09      	ldr	r4, [pc, #36]	@ (1000255c <init_cycfg_pins+0x28>)
10002538:	4a09      	ldr	r2, [pc, #36]	@ (10002560 <init_cycfg_pins+0x2c>)
1000253a:	2104      	movs	r1, #4
1000253c:	4620      	mov	r0, r4
1000253e:	f002 f88d 	bl	1000465c <Cy_GPIO_Pin_Init>
    Cy_GPIO_Pin_Init(CYBSP_SWDIO_PORT, CYBSP_SWDIO_PIN, &CYBSP_SWDIO_config);
10002542:	4a08      	ldr	r2, [pc, #32]	@ (10002564 <init_cycfg_pins+0x30>)
10002544:	2106      	movs	r1, #6
10002546:	4620      	mov	r0, r4
10002548:	f002 f888 	bl	1000465c <Cy_GPIO_Pin_Init>
    Cy_GPIO_Pin_Init(CYBSP_SWDCK_PORT, CYBSP_SWDCK_PIN, &CYBSP_SWDCK_config);
1000254c:	4620      	mov	r0, r4
1000254e:	4a06      	ldr	r2, [pc, #24]	@ (10002568 <init_cycfg_pins+0x34>)
}
10002550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Cy_GPIO_Pin_Init(CYBSP_SWDCK_PORT, CYBSP_SWDCK_PIN, &CYBSP_SWDCK_config);
10002554:	2107      	movs	r1, #7
10002556:	f002 b881 	b.w	1000465c <Cy_GPIO_Pin_Init>
1000255a:	bf00      	nop
1000255c:	40320300 	.word	0x40320300
10002560:	1000bc04 	.word	0x1000bc04
10002564:	1000bbcc 	.word	0x1000bbcc
10002568:	1000bb94 	.word	0x1000bb94

1000256c <reserve_cycfg_pins>:
void reserve_cycfg_pins(void)
{
1000256c:	b508      	push	{r3, lr}
#if defined (CY_USING_HAL)
    cyhal_hwmgr_reserve(&CYBSP_WCO_IN_obj);
1000256e:	4819      	ldr	r0, [pc, #100]	@ (100025d4 <reserve_cycfg_pins+0x68>)
10002570:	f000 fd7c 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_WCO_OUT_obj);
10002574:	4818      	ldr	r0, [pc, #96]	@ (100025d8 <reserve_cycfg_pins+0x6c>)
10002576:	f000 fd79 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_TX_obj);
1000257a:	4818      	ldr	r0, [pc, #96]	@ (100025dc <reserve_cycfg_pins+0x70>)
1000257c:	f000 fd76 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_SWO_obj);
10002580:	4817      	ldr	r0, [pc, #92]	@ (100025e0 <reserve_cycfg_pins+0x74>)
10002582:	f000 fd73 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_SWDIO_obj);
10002586:	4817      	ldr	r0, [pc, #92]	@ (100025e4 <reserve_cycfg_pins+0x78>)
10002588:	f000 fd70 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_SWDCK_obj);
1000258c:	4816      	ldr	r0, [pc, #88]	@ (100025e8 <reserve_cycfg_pins+0x7c>)
1000258e:	f000 fd6d 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CINA_obj);
10002592:	4816      	ldr	r0, [pc, #88]	@ (100025ec <reserve_cycfg_pins+0x80>)
10002594:	f000 fd6a 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CINB_obj);
10002598:	4815      	ldr	r0, [pc, #84]	@ (100025f0 <reserve_cycfg_pins+0x84>)
1000259a:	f000 fd67 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CMOD_obj);
1000259e:	4815      	ldr	r0, [pc, #84]	@ (100025f4 <reserve_cycfg_pins+0x88>)
100025a0:	f000 fd64 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_BTN0_obj);
100025a4:	4814      	ldr	r0, [pc, #80]	@ (100025f8 <reserve_cycfg_pins+0x8c>)
100025a6:	f000 fd61 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_BTN1_obj);
100025aa:	4814      	ldr	r0, [pc, #80]	@ (100025fc <reserve_cycfg_pins+0x90>)
100025ac:	f000 fd5e 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_SLD0_obj);
100025b0:	4813      	ldr	r0, [pc, #76]	@ (10002600 <reserve_cycfg_pins+0x94>)
100025b2:	f000 fd5b 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_SLD1_obj);
100025b6:	4813      	ldr	r0, [pc, #76]	@ (10002604 <reserve_cycfg_pins+0x98>)
100025b8:	f000 fd58 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_SLD2_obj);
100025bc:	4812      	ldr	r0, [pc, #72]	@ (10002608 <reserve_cycfg_pins+0x9c>)
100025be:	f000 fd55 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_SLD3_obj);
100025c2:	4812      	ldr	r0, [pc, #72]	@ (1000260c <reserve_cycfg_pins+0xa0>)
100025c4:	f000 fd52 	bl	1000306c <cyhal_hwmgr_reserve>
    cyhal_hwmgr_reserve(&CYBSP_CSD_SLD4_obj);
#endif /* defined (CY_USING_HAL) */
}
100025c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    cyhal_hwmgr_reserve(&CYBSP_CSD_SLD4_obj);
100025cc:	4810      	ldr	r0, [pc, #64]	@ (10002610 <reserve_cycfg_pins+0xa4>)
100025ce:	f000 bd4d 	b.w	1000306c <cyhal_hwmgr_reserve>
100025d2:	bf00      	nop
100025d4:	1000bc3b 	.word	0x1000bc3b
100025d8:	1000bc3e 	.word	0x1000bc3e
100025dc:	1000bb8f 	.word	0x1000bb8f
100025e0:	1000bc38 	.word	0x1000bc38
100025e4:	1000bc00 	.word	0x1000bc00
100025e8:	1000bbc8 	.word	0x1000bbc8
100025ec:	1000bb71 	.word	0x1000bb71
100025f0:	1000bb74 	.word	0x1000bb74
100025f4:	1000bb77 	.word	0x1000bb77
100025f8:	1000bb7a 	.word	0x1000bb7a
100025fc:	1000bb7d 	.word	0x1000bb7d
10002600:	1000bb80 	.word	0x1000bb80
10002604:	1000bb83 	.word	0x1000bb83
10002608:	1000bb86 	.word	0x1000bb86
1000260c:	1000bb89 	.word	0x1000bb89
10002610:	1000bb8c 	.word	0x1000bb8c

10002614 <init_cycfg_routing>:
#include "stdbool.h"
#include "cy_device_headers.h"

void init_cycfg_routing(void)
{
    HSIOM->AMUX_SPLIT_CTL[2] = HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_Msk |
10002614:	4b02      	ldr	r3, [pc, #8]	@ (10002620 <init_cycfg_routing+0xc>)
10002616:	2233      	movs	r2, #51	@ 0x33
10002618:	609a      	str	r2, [r3, #8]
        HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SR_Msk |
        HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_Msk |
        HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SR_Msk;
    HSIOM->AMUX_SPLIT_CTL[4] = HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SL_Msk |
1000261a:	611a      	str	r2, [r3, #16]
        HSIOM_AMUX_SPLIT_CTL_SWITCH_AA_SR_Msk |
        HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SL_Msk |
        HSIOM_AMUX_SPLIT_CTL_SWITCH_BB_SR_Msk;
}
1000261c:	4770      	bx	lr
1000261e:	bf00      	nop
10002620:	40312000 	.word	0x40312000

10002624 <cycfg_ClockStartupError>:
#endif /* (!defined(CY_DEVICE_SECURE)) */

__WEAK void __NO_RETURN cycfg_ClockStartupError(uint32_t error)
{
    (void)error; /* Suppress the compiler warning */
    while(1);
10002624:	e7fe      	b.n	10002624 <cycfg_ClockStartupError>
	...

10002628 <init_cycfg_system>:
    #endif /* CY_CFG_PWR_USING_PMIC */
}
#endif /* (!defined(CY_DEVICE_SECURE)) */

void init_cycfg_system(void)
{
10002628:	b530      	push	{r4, r5, lr}
    Cy_SysClk_PeriphAssignDivider(PCLK_CPUSS_CLOCK_TRACE_IN, CY_SYSCLK_DIV_8_BIT, 7U);
1000262a:	2207      	movs	r2, #7
{
1000262c:	b085      	sub	sp, #20
    Cy_SysClk_PeriphAssignDivider(PCLK_CPUSS_CLOCK_TRACE_IN, CY_SYSCLK_DIV_8_BIT, 7U);
1000262e:	2100      	movs	r1, #0
10002630:	2036      	movs	r0, #54	@ 0x36
10002632:	f002 fe0b 	bl	1000524c <Cy_SysClk_PeriphAssignDivider>
            Cy_SysClk_ExtClkSetFrequency(CY_CFG_SYSCLK_EXTCLK_FREQ);
        #endif /* CY_CFG_SYSCLK_EXTCLK_FREQ */
    #else /* defined(CY_DEVICE_SECURE) */
    
    /* Set worst case memory wait states (! ultra low power, 180 MHz), will update at the end */
    Cy_SysLib_SetWaitStates(false, 180UL);
10002636:	21b4      	movs	r1, #180	@ 0xb4
10002638:	2000      	movs	r0, #0
1000263a:	f003 fcdd 	bl	10005ff8 <Cy_SysLib_SetWaitStates>
             if (0u == Cy_SysLib_GetResetReason() /* POR, XRES, or BOD */)
1000263e:	f003 fc75 	bl	10005f2c <Cy_SysLib_GetResetReason>
10002642:	b9d0      	cbnz	r0, 1000267a <init_cycfg_system+0x52>
__STATIC_INLINE uint32_t Cy_SysLib_GetWcoTrim (void)
{
#if defined (CY_IP_MXS40SRSS) && (CY_IP_MXS40SRSS_VERSION >= 2)
    return 0;
#else
    return (BACKUP_TRIM & BACKUP_TRIM_TRIM_Msk);
10002644:	4d74      	ldr	r5, [pc, #464]	@ (10002818 <init_cycfg_system+0x1f0>)
10002646:	f8d5 4f00 	ldr.w	r4, [r5, #3840]	@ 0xf00
1000264a:	f004 043f 	and.w	r4, r4, #63	@ 0x3f
                 if (CY_SYSLIB_SUCCESS != Cy_SysLib_ResetBackupDomain())
1000264e:	f003 fc5f 	bl	10005f10 <Cy_SysLib_ResetBackupDomain>
10002652:	b148      	cbz	r0, 10002668 <init_cycfg_system+0x40>
                     Cy_SysLib_DelayUs(1U);
10002654:	2001      	movs	r0, #1
10002656:	f003 fc53 	bl	10005f00 <Cy_SysLib_DelayUs>
    return ((0UL == (BACKUP_RESET & BACKUP_RESET_RESET_Msk)) ? CY_SYSLIB_SUCCESS : CY_SYSLIB_INVALID_STATE);
1000265a:	4b70      	ldr	r3, [pc, #448]	@ (1000281c <init_cycfg_system+0x1f4>)
1000265c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
1000265e:	2b00      	cmp	r3, #0
10002660:	da02      	bge.n	10002668 <init_cycfg_system+0x40>
                         cycfg_ClockStartupError(CY_CFG_PWR_BKP_ERROR);
10002662:	2006      	movs	r0, #6
        cycfg_ClockStartupError(CY_CFG_SYSCLK_WCO_ERROR);
10002664:	f7ff ffde 	bl	10002624 <cycfg_ClockStartupError>
*******************************************************************************/
__STATIC_INLINE void Cy_SysLib_SetWcoTrim (uint32_t wcoTrim)
{
    CY_UNUSED_PARAMETER(wcoTrim);
#if  defined (CY_IP_MXS40SSRSS) || defined (CY_IP_MXS28SRSS) || (defined (CY_IP_MXS40SRSS) && (CY_IP_MXS40SRSS_VERSION < 2))
    BACKUP_TRIM = wcoTrim & BACKUP_TRIM_TRIM_Msk;
10002668:	f8c5 4f00 	str.w	r4, [r5, #3840]	@ 0xf00
                Cy_SysClk_IloDisable();
1000266c:	f002 ffd2 	bl	10005614 <Cy_SysClk_IloDisable>
    Cy_SysClk_IloEnable();
10002670:	f002 ffc6 	bl	10005600 <Cy_SysClk_IloEnable>
    Cy_SysClk_IloHibernateOn(true);
10002674:	2001      	movs	r0, #1
10002676:	f002 ffdf 	bl	10005638 <Cy_SysClk_IloHibernateOn>
                Cy_SysPm_LdoSetVoltage(CY_SYSPM_LDO_VOLTAGE_LP);
1000267a:	2001      	movs	r0, #1
1000267c:	f003 ff64 	bl	10006548 <Cy_SysPm_LdoSetVoltage>
            Cy_SysPm_SystemSetNormalRegulatorCurrent();
10002680:	f003 ff10 	bl	100064a4 <Cy_SysPm_SystemSetNormalRegulatorCurrent>
    Cy_SysPm_UnlockPmic();
10002684:	f003 ffd8 	bl	10006638 <Cy_SysPm_PmicUnlock>
        Cy_SysPm_PmicDisableOutput();
10002688:	f003 ffc4 	bl	10006614 <Cy_SysPm_PmicDisableOutput>
    Cy_SysClk_FllDisable();
1000268c:	f003 f86a 	bl	10005764 <Cy_SysClk_FllDisable>
    #ifdef CY_CFG_SYSCLK_FLL_ENABLED
        Cy_SysClk_FllDeInit();
    #endif
    
        /* Reset the core clock path to default and disable all the FLLs/PLLs */
        Cy_SysClk_ClkHfSetDivider(0U, CY_SYSCLK_CLKHF_NO_DIVIDE);
10002690:	2100      	movs	r1, #0
10002692:	4608      	mov	r0, r1
10002694:	f002 ff68 	bl	10005568 <Cy_SysClk_ClkHfSetDivider>
        Cy_SysClk_ClkFastSetDivider(0U);
10002698:	2000      	movs	r0, #0
1000269a:	f002 fedf 	bl	1000545c <Cy_SysClk_ClkFastSetDivider>
        Cy_SysClk_ClkPeriSetDivider(1U);
1000269e:	2001      	movs	r0, #1
100026a0:	f002 fec4 	bl	1000542c <Cy_SysClk_ClkPeriSetDivider>
        Cy_SysClk_ClkSlowSetDivider(0U);
100026a4:	2000      	movs	r0, #0
100026a6:	f002 fe5b 	bl	10005360 <Cy_SysClk_ClkSlowSetDivider>
        for (uint32_t pll = CY_SRSS_NUM_PLL; pll > 0UL; --pll) /* PLL 1 is the first PLL. 0 is invalid. */
100026aa:	4b5d      	ldr	r3, [pc, #372]	@ (10002820 <init_cycfg_system+0x1f8>)
100026ac:	681b      	ldr	r3, [r3, #0]
100026ae:	f893 4043 	ldrb.w	r4, [r3, #67]	@ 0x43
100026b2:	bb74      	cbnz	r4, 10002712 <init_cycfg_system+0xea>
        {
            (void)Cy_SysClk_PllDisable(pll);
        }
        Cy_SysClk_ClkPathSetSource(CY_SYSCLK_CLKHF_IN_CLKPATH1, CY_SYSCLK_CLKPATH_IN_IMO);
100026b4:	4621      	mov	r1, r4
100026b6:	2001      	movs	r0, #1
100026b8:	f002 ffe6 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
    
        if ((CY_SYSCLK_CLKHF_IN_CLKPATH0 == Cy_SysClk_ClkHfGetSource(0UL)) &&
100026bc:	4620      	mov	r0, r4
100026be:	f002 ff49 	bl	10005554 <Cy_SysClk_ClkHfGetSource>
100026c2:	b948      	cbnz	r0, 100026d8 <init_cycfg_system+0xb0>
            (CY_SYSCLK_CLKPATH_IN_WCO == Cy_SysClk_ClkPathGetSource(CY_SYSCLK_CLKHF_IN_CLKPATH0)))
100026c4:	f003 f808 	bl	100056d8 <Cy_SysClk_ClkPathGetSource>
        if ((CY_SYSCLK_CLKHF_IN_CLKPATH0 == Cy_SysClk_ClkHfGetSource(0UL)) &&
100026c8:	f240 1311 	movw	r3, #273	@ 0x111
100026cc:	4298      	cmp	r0, r3
100026ce:	d103      	bne.n	100026d8 <init_cycfg_system+0xb0>
        {
            Cy_SysClk_ClkHfSetSource(0U, CY_SYSCLK_CLKHF_IN_CLKPATH1);
100026d0:	2101      	movs	r1, #1
100026d2:	4620      	mov	r0, r4
100026d4:	f002 ff22 	bl	1000551c <Cy_SysClk_ClkHfSetSource>
        }
    
        Cy_SysClk_ClkPathSetSource(CY_SYSCLK_CLKHF_IN_CLKPATH0, CY_SYSCLK_CLKPATH_IN_IMO);
100026d8:	2100      	movs	r1, #0
100026da:	4608      	mov	r0, r1
100026dc:	f002 ffd4 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
        Cy_SysClk_ClkHfSetSource(0UL, CY_SYSCLK_CLKHF_IN_CLKPATH0);
100026e0:	2100      	movs	r1, #0
100026e2:	4608      	mov	r0, r1
100026e4:	f002 ff1a 	bl	1000551c <Cy_SysClk_ClkHfSetSource>
    (void)Cy_GPIO_Pin_FastInit(GPIO_PRT0, 0U, 0x00U, 0x00U, HSIOM_SEL_GPIO);
100026e8:	2300      	movs	r3, #0
100026ea:	461a      	mov	r2, r3
100026ec:	4619      	mov	r1, r3
100026ee:	484d      	ldr	r0, [pc, #308]	@ (10002824 <init_cycfg_system+0x1fc>)
100026f0:	9300      	str	r3, [sp, #0]
100026f2:	f002 f843 	bl	1000477c <Cy_GPIO_Pin_FastInit>
    (void)Cy_GPIO_Pin_FastInit(GPIO_PRT0, 1U, 0x00U, 0x00U, HSIOM_SEL_GPIO);
100026f6:	2300      	movs	r3, #0
100026f8:	484a      	ldr	r0, [pc, #296]	@ (10002824 <init_cycfg_system+0x1fc>)
100026fa:	9300      	str	r3, [sp, #0]
100026fc:	461a      	mov	r2, r3
100026fe:	2101      	movs	r1, #1
10002700:	f002 f83c 	bl	1000477c <Cy_GPIO_Pin_FastInit>
    if (CY_SYSCLK_SUCCESS != Cy_SysClk_WcoEnable(1000000UL))
10002704:	4848      	ldr	r0, [pc, #288]	@ (10002828 <init_cycfg_system+0x200>)
10002706:	f002 ff5f 	bl	100055c8 <Cy_SysClk_WcoEnable>
1000270a:	4604      	mov	r4, r0
1000270c:	b130      	cbz	r0, 1000271c <init_cycfg_system+0xf4>
        cycfg_ClockStartupError(CY_CFG_SYSCLK_WCO_ERROR);
1000270e:	2005      	movs	r0, #5
10002710:	e7a8      	b.n	10002664 <init_cycfg_system+0x3c>
            (void)Cy_SysClk_PllDisable(pll);
10002712:	4620      	mov	r0, r4
10002714:	f003 f90c 	bl	10005930 <Cy_SysClk_PllDisable>
        for (uint32_t pll = CY_SRSS_NUM_PLL; pll > 0UL; --pll) /* PLL 1 is the first PLL. 0 is invalid. */
10002718:	3c01      	subs	r4, #1
1000271a:	e7ca      	b.n	100026b2 <init_cycfg_system+0x8a>
    Cy_SysClk_ClkLfSetSource(CY_SYSCLK_CLKLF_IN_WCO);
1000271c:	2001      	movs	r0, #1
1000271e:	f002 fe77 	bl	10005410 <Cy_SysClk_ClkLfSetSource>
    Cy_SysClk_ClkFastSetDivider(0U);
10002722:	4620      	mov	r0, r4
10002724:	f002 fe9a 	bl	1000545c <Cy_SysClk_ClkFastSetDivider>
    Cy_SysClk_ClkPeriSetDivider(0U);
10002728:	4620      	mov	r0, r4
1000272a:	f002 fe7f 	bl	1000542c <Cy_SysClk_ClkPeriSetDivider>
    Cy_SysClk_ClkSlowSetDivider(0U);
1000272e:	4620      	mov	r0, r4
10002730:	f002 fe16 	bl	10005360 <Cy_SysClk_ClkSlowSetDivider>
    Cy_SysClk_ClkPathSetSource(1U, CY_CFG_SYSCLK_CLKPATH1_SOURCE);
10002734:	4621      	mov	r1, r4
10002736:	2001      	movs	r0, #1
10002738:	f002 ffa6 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
    Cy_SysClk_ClkPathSetSource(0U, CY_CFG_SYSCLK_CLKPATH0_SOURCE);
1000273c:	4621      	mov	r1, r4
1000273e:	4620      	mov	r0, r4
10002740:	f002 ffa2 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
    Cy_SysClk_ClkPathSetSource(2U, CY_CFG_SYSCLK_CLKPATH2_SOURCE);
10002744:	4621      	mov	r1, r4
10002746:	2002      	movs	r0, #2
10002748:	f002 ff9e 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
    Cy_SysClk_ClkPathSetSource(3U, CY_CFG_SYSCLK_CLKPATH3_SOURCE);
1000274c:	4621      	mov	r1, r4
1000274e:	2003      	movs	r0, #3
10002750:	f002 ff9a 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
    Cy_SysClk_ClkPathSetSource(4U, CY_CFG_SYSCLK_CLKPATH4_SOURCE);
10002754:	4621      	mov	r1, r4
10002756:	2004      	movs	r0, #4
10002758:	f002 ff96 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
    if (CY_SYSCLK_SUCCESS != Cy_SysClk_FllManualConfigure(&srss_0_clock_0_fll_0_fllConfig))
1000275c:	4833      	ldr	r0, [pc, #204]	@ (1000282c <init_cycfg_system+0x204>)
1000275e:	f003 f81b 	bl	10005798 <Cy_SysClk_FllManualConfigure>
10002762:	b108      	cbz	r0, 10002768 <init_cycfg_system+0x140>
        cycfg_ClockStartupError(CY_CFG_SYSCLK_FLL_ERROR);
10002764:	2004      	movs	r0, #4
10002766:	e77d      	b.n	10002664 <init_cycfg_system+0x3c>
    if (CY_SYSCLK_SUCCESS != Cy_SysClk_FllEnable(200000UL))
10002768:	4831      	ldr	r0, [pc, #196]	@ (10002830 <init_cycfg_system+0x208>)
1000276a:	f003 f88d 	bl	10005888 <Cy_SysClk_FllEnable>
1000276e:	4601      	mov	r1, r0
10002770:	2800      	cmp	r0, #0
10002772:	d1f7      	bne.n	10002764 <init_cycfg_system+0x13c>
    Cy_SysClk_ClkHfSetSource(0U, CY_CFG_SYSCLK_CLKHF0_CLKPATH);
10002774:	9003      	str	r0, [sp, #12]
10002776:	f002 fed1 	bl	1000551c <Cy_SysClk_ClkHfSetSource>
    Cy_SysClk_ClkHfSetDivider(0U, CY_SYSCLK_CLKHF_NO_DIVIDE);
1000277a:	9903      	ldr	r1, [sp, #12]
1000277c:	4608      	mov	r0, r1
1000277e:	f002 fef3 	bl	10005568 <Cy_SysClk_ClkHfSetDivider>
    if (CY_SYSCLK_SUCCESS != Cy_SysClk_PllManualConfigure(1U, &srss_0_clock_0_pll_0_pllConfig))
10002782:	492c      	ldr	r1, [pc, #176]	@ (10002834 <init_cycfg_system+0x20c>)
10002784:	2001      	movs	r0, #1
10002786:	f003 f8f9 	bl	1000597c <Cy_SysClk_PllManualConfigure>
1000278a:	b108      	cbz	r0, 10002790 <init_cycfg_system+0x168>
        cycfg_ClockStartupError(CY_CFG_SYSCLK_PLL_ERROR);
1000278c:	2003      	movs	r0, #3
1000278e:	e769      	b.n	10002664 <init_cycfg_system+0x3c>
    if (CY_SYSCLK_SUCCESS != Cy_SysClk_PllEnable(1U, 10000u))
10002790:	f242 7110 	movw	r1, #10000	@ 0x2710
10002794:	2001      	movs	r0, #1
10002796:	f003 f963 	bl	10005a60 <Cy_SysClk_PllEnable>
1000279a:	4604      	mov	r4, r0
1000279c:	2800      	cmp	r0, #0
1000279e:	d1f5      	bne.n	1000278c <init_cycfg_system+0x164>
    Cy_SysClk_ClkTimerDisable();
100027a0:	f002 fe2c 	bl	100053fc <Cy_SysClk_ClkTimerDisable>
    Cy_SysClk_ClkTimerSetSource(CY_SYSCLK_CLKTIMER_IN_IMO);
100027a4:	4620      	mov	r0, r4
100027a6:	f002 fe01 	bl	100053ac <Cy_SysClk_ClkTimerSetSource>
    Cy_SysClk_ClkTimerSetDivider(0U);
100027aa:	4620      	mov	r0, r4
100027ac:	f002 fe10 	bl	100053d0 <Cy_SysClk_ClkTimerSetDivider>
    Cy_SysClk_ClkTimerEnable();
100027b0:	f002 fe1a 	bl	100053e8 <Cy_SysClk_ClkTimerEnable>
    Cy_SysTick_Init(CY_CFG_SYSCLK_CLKALTSYSTICK_SOURCE, CY_CFG_SYSCLK_CLKALTSYSTICK_TICKS);
100027b4:	4621      	mov	r1, r4
100027b6:	4620      	mov	r0, r4
100027b8:	f003 ff86 	bl	100066c8 <Cy_SysTick_Init>
    Cy_SysClk_ClkBakSetSource(CY_SYSCLK_BAK_IN_WCO);
100027bc:	4620      	mov	r0, r4
100027be:	f002 fde9 	bl	10005394 <Cy_SysClk_ClkBakSetSource>
    Cy_SysClk_IloEnable();
100027c2:	f002 ff1d 	bl	10005600 <Cy_SysClk_IloEnable>
    Cy_SysClk_IloHibernateOn(true);
100027c6:	2001      	movs	r0, #1
100027c8:	f002 ff36 	bl	10005638 <Cy_SysClk_IloHibernateOn>
    #endif
    
    #if (!defined(CY_DEVICE_SECURE))
        /* Set accurate flash wait states */
        #if (defined (CY_CFG_PWR_ENABLED) && defined (CY_CFG_SYSCLK_CLKHF0_ENABLED))
            Cy_SysLib_SetWaitStates(CY_CFG_PWR_USING_ULP != 0, CY_CFG_SYSCLK_CLKHF0_FREQ_MHZ);
100027cc:	2164      	movs	r1, #100	@ 0x64
100027ce:	4620      	mov	r0, r4
100027d0:	f003 fc12 	bl	10005ff8 <Cy_SysLib_SetWaitStates>
        #endif
    
        /* Update System Core Clock values for correct Cy_SysLib_Delay functioning */
        SystemCoreClockUpdate();
100027d4:	f7ff fdee 	bl	100023b4 <SystemCoreClockUpdate>
    Cy_SysTick_Init(CY_CFG_SYSCLK_CLKALTSYSTICK_SOURCE, CY_CFG_SYSCLK_CLKALTSYSTICK_TICKS);
100027d8:	4620      	mov	r0, r4
100027da:	4621      	mov	r1, r4
100027dc:	f003 ff74 	bl	100066c8 <Cy_SysTick_Init>
    /* Configure LF clocks CSV */
    #ifdef CY_CFG_SYSCLK_CLKLF_CSV_ENABLED
        Cy_SysClk_ClkLfCsvInit();
    #endif
#if defined (CY_USING_HAL)
    if(CY_RSLT_SUCCESS != (cyhal_hwmgr_reserve(&srss_0_clock_0_pathmux_0_obj)))
100027e0:	4815      	ldr	r0, [pc, #84]	@ (10002838 <init_cycfg_system+0x210>)
100027e2:	f000 fc43 	bl	1000306c <cyhal_hwmgr_reserve>
100027e6:	b100      	cbz	r0, 100027ea <init_cycfg_system+0x1c2>
    {
        CY_HALT();
100027e8:	be01      	bkpt	0x0001
    }
    if(CY_RSLT_SUCCESS != (cyhal_hwmgr_reserve(&srss_0_clock_0_pathmux_1_obj)))
100027ea:	4814      	ldr	r0, [pc, #80]	@ (1000283c <init_cycfg_system+0x214>)
100027ec:	f000 fc3e 	bl	1000306c <cyhal_hwmgr_reserve>
100027f0:	b100      	cbz	r0, 100027f4 <init_cycfg_system+0x1cc>
    {
        CY_HALT();
100027f2:	be01      	bkpt	0x0001
    }
    if(CY_RSLT_SUCCESS != (cyhal_hwmgr_reserve(&srss_0_clock_0_pathmux_2_obj)))
100027f4:	4812      	ldr	r0, [pc, #72]	@ (10002840 <init_cycfg_system+0x218>)
100027f6:	f000 fc39 	bl	1000306c <cyhal_hwmgr_reserve>
100027fa:	b100      	cbz	r0, 100027fe <init_cycfg_system+0x1d6>
    {
        CY_HALT();
100027fc:	be01      	bkpt	0x0001
    }
    if(CY_RSLT_SUCCESS != (cyhal_hwmgr_reserve(&srss_0_clock_0_pathmux_3_obj)))
100027fe:	4811      	ldr	r0, [pc, #68]	@ (10002844 <init_cycfg_system+0x21c>)
10002800:	f000 fc34 	bl	1000306c <cyhal_hwmgr_reserve>
10002804:	b100      	cbz	r0, 10002808 <init_cycfg_system+0x1e0>
    {
        CY_HALT();
10002806:	be01      	bkpt	0x0001
    }
    if(CY_RSLT_SUCCESS != (cyhal_hwmgr_reserve(&srss_0_clock_0_pathmux_4_obj)))
10002808:	480f      	ldr	r0, [pc, #60]	@ (10002848 <init_cycfg_system+0x220>)
1000280a:	f000 fc2f 	bl	1000306c <cyhal_hwmgr_reserve>
1000280e:	b100      	cbz	r0, 10002812 <init_cycfg_system+0x1ea>
    {
        CY_HALT();
10002810:	be01      	bkpt	0x0001
    }
#endif /* defined (CY_USING_HAL) */
}
10002812:	b005      	add	sp, #20
10002814:	bd30      	pop	{r4, r5, pc}
10002816:	bf00      	nop
10002818:	4027f000 	.word	0x4027f000
1000281c:	40270000 	.word	0x40270000
10002820:	08002c40 	.word	0x08002c40
10002824:	40320000 	.word	0x40320000
10002828:	000f4240 	.word	0x000f4240
1000282c:	1000bc44 	.word	0x1000bc44
10002830:	00030d40 	.word	0x00030d40
10002834:	1000bc67 	.word	0x1000bc67
10002838:	1000bc58 	.word	0x1000bc58
1000283c:	1000bc5b 	.word	0x1000bc5b
10002840:	1000bc5e 	.word	0x1000bc5e
10002844:	1000bc61 	.word	0x1000bc61
10002848:	1000bc64 	.word	0x1000bc64

1000284c <cybsp_init>:

//--------------------------------------------------------------------------------------------------
// cybsp_init
//--------------------------------------------------------------------------------------------------
cy_rslt_t cybsp_init(void)
{
1000284c:	b510      	push	{r4, lr}
    #if defined(CY_USING_HAL)
    // Setup hardware manager to track resource usage then initialize all system (clock/power) board
    // configuration
    cy_rslt_t result = cyhal_hwmgr_init();
1000284e:	f000 fc0b 	bl	10003068 <cyhal_hwmgr_init>

    if (CY_RSLT_SUCCESS == result)
10002852:	4604      	mov	r4, r0
10002854:	b938      	cbnz	r0, 10002866 <cybsp_init+0x1a>
    {
        result = cyhal_syspm_init();
10002856:	f001 f86d 	bl	10003934 <cyhal_syspm_init>
    #else // if defined(CY_USING_HAL)
    cy_rslt_t result = CY_RSLT_SUCCESS;
    #endif /* defined(CY_USING_HAL) */

    #ifdef CY_CFG_PWR_VDDA_MV
    if (CY_RSLT_SUCCESS == result)
1000285a:	4604      	mov	r4, r0
1000285c:	b918      	cbnz	r0, 10002866 <cybsp_init+0x1a>
        #if defined(CY_USING_HAL)
        // Old versions of classic HAL have this API in the Syspm HAL. In versions of HAL which
        // support HAL-Lite configuration, this is moved to the System HAL, with compatibility
        // macros that exist in classic HAL configuration only (HAL-Lite configuration does
        // not include SysPm HAL)
        cyhal_syspm_set_supply_voltage(CYHAL_VOLTAGE_SUPPLY_VDDA, CY_CFG_PWR_VDDA_MV);
1000285e:	f640 41e4 	movw	r1, #3300	@ 0xce4
10002862:	f001 f8ab 	bl	100039bc <cyhal_system_set_supply_voltage>
    // This is done to ensure configuration is available for all cores that might need to use it.
    // In the case of a dual core project, this can be changed below to perform initialization on
    // the CM4 if necessary.
    #if defined(CORE_NAME_CM0P_0) || !(__CM0P_PRESENT) || (defined(CORE_NAME_CM4_0) && \
    defined(CY_USING_PREBUILT_CM0P_IMAGE))
    cycfg_config_init();
10002866:	f7ff fe0f 	bl	10002488 <cycfg_config_init>
    #endif

    // Do any additional configuration reservations that are needed on all cores.
    cycfg_config_reservations();
1000286a:	f7ff fe1a 	bl	100024a2 <cycfg_config_reservations>

    if (CY_RSLT_SUCCESS == result)
1000286e:	b934      	cbnz	r4, 1000287e <cybsp_init+0x32>
    if (!Cy_SysPm_RegisterCallback(&cybsp_sysclk_pm_callback))
10002870:	4804      	ldr	r0, [pc, #16]	@ (10002884 <cybsp_init+0x38>)
10002872:	f003 fd1b 	bl	100062ac <Cy_SysPm_RegisterCallback>
        result = CYBSP_RSLT_ERR_SYSCLK_PM_CALLBACK;
10002876:	4b04      	ldr	r3, [pc, #16]	@ (10002888 <cybsp_init+0x3c>)
10002878:	2800      	cmp	r0, #0
1000287a:	bf08      	it	eq
1000287c:	461c      	moveq	r4, r3

    // CYHAL_HWMGR_RSLT_ERR_INUSE error code could be returned if any needed for BSP resource was
    // reserved by user previously. Please review the Device Configurator (design.modus) and the BSP
    // reservation list (cyreservedresources.list) to make sure no resources are reserved by both.
    return result;
}
1000287e:	4620      	mov	r0, r4
10002880:	bd10      	pop	{r4, pc}
10002882:	bf00      	nop
10002884:	080022a4 	.word	0x080022a4
10002888:	06020000 	.word	0x06020000
1000288c:	00000000 	.word	0x00000000

10002890 <generate_sine_wave_q15>:
#define FFT_SIZES_COUNT 6      // Total number of FFT sizes to test

// Array of FFT sizes to test
const int FFT_SIZES[FFT_SIZES_COUNT] = {1024, 512, 256, 128, 64, 32};

void generate_sine_wave_q15(q15_t* input, int N, float signal_freq, float sampling_freq) {
10002890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10002894:	ed2d 8b02 	vpush	{d8}
10002898:	b083      	sub	sp, #12
    for (int i = 0; i < N; i++) {
1000289a:	2400      	movs	r4, #0
        // Generate sine wave in float format
        float32_t value = sinf(2 * M_PI * signal_freq * i / sampling_freq);
        // Convert to Q15 format
        input[2 * i] = (q15_t)(value * Q15_SCALE); // Real part
1000289c:	ed9f 8a22 	vldr	s16, [pc, #136]	@ 10002928 <generate_sine_wave_q15+0x98>
void generate_sine_wave_q15(q15_t* input, int N, float signal_freq, float sampling_freq) {
100028a0:	9101      	str	r1, [sp, #4]
100028a2:	4605      	mov	r5, r0
100028a4:	4692      	mov	sl, r2
100028a6:	461e      	mov	r6, r3
        input[2 * i + 1] = 0;                     // Imaginary part (set to 0)
100028a8:	1c87      	adds	r7, r0, #2
100028aa:	46a3      	mov	fp, r4
    for (int i = 0; i < N; i++) {
100028ac:	9b01      	ldr	r3, [sp, #4]
100028ae:	429c      	cmp	r4, r3
100028b0:	db04      	blt.n	100028bc <generate_sine_wave_q15+0x2c>
    }
}
100028b2:	b003      	add	sp, #12
100028b4:	ecbd 8b02 	vpop	{d8}
100028b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        float32_t value = sinf(2 * M_PI * signal_freq * i / sampling_freq);
100028bc:	4650      	mov	r0, sl
100028be:	f005 fe31 	bl	10008524 <__aeabi_f2d>
100028c2:	a317      	add	r3, pc, #92	@ (adr r3, 10002920 <generate_sine_wave_q15+0x90>)
100028c4:	e9d3 2300 	ldrd	r2, r3, [r3]
100028c8:	f005 fe84 	bl	100085d4 <__aeabi_dmul>
100028cc:	4680      	mov	r8, r0
100028ce:	4620      	mov	r0, r4
100028d0:	4689      	mov	r9, r1
100028d2:	f005 fe15 	bl	10008500 <__aeabi_i2d>
100028d6:	4602      	mov	r2, r0
100028d8:	460b      	mov	r3, r1
100028da:	4640      	mov	r0, r8
100028dc:	4649      	mov	r1, r9
100028de:	f005 fe79 	bl	100085d4 <__aeabi_dmul>
100028e2:	4680      	mov	r8, r0
100028e4:	4630      	mov	r0, r6
100028e6:	4689      	mov	r9, r1
100028e8:	f005 fe1c 	bl	10008524 <__aeabi_f2d>
100028ec:	460b      	mov	r3, r1
100028ee:	4602      	mov	r2, r0
100028f0:	4649      	mov	r1, r9
100028f2:	4640      	mov	r0, r8
100028f4:	f005 ff98 	bl	10008828 <__aeabi_ddiv>
100028f8:	f006 f944 	bl	10008b84 <__aeabi_d2f>
100028fc:	f004 fe66 	bl	100075cc <sinf>
        input[2 * i] = (q15_t)(value * Q15_SCALE); // Real part
10002900:	ee07 0a90 	vmov	s15, r0
10002904:	ee67 7a88 	vmul.f32	s15, s15, s16
10002908:	eefd 7ae7 	vcvt.s32.f32	s15, s15
1000290c:	ee17 3a90 	vmov	r3, s15
10002910:	f825 3024 	strh.w	r3, [r5, r4, lsl #2]
        input[2 * i + 1] = 0;                     // Imaginary part (set to 0)
10002914:	f827 b024 	strh.w	fp, [r7, r4, lsl #2]
    for (int i = 0; i < N; i++) {
10002918:	3401      	adds	r4, #1
1000291a:	e7c7      	b.n	100028ac <generate_sine_wave_q15+0x1c>
1000291c:	f3af 8000 	nop.w
10002920:	54442d18 	.word	0x54442d18
10002924:	401921fb 	.word	0x401921fb
10002928:	47000000 	.word	0x47000000

1000292c <enable_cycle_counter>:


void enable_cycle_counter() {
    // Enable DWT
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
1000292c:	4a07      	ldr	r2, [pc, #28]	@ (1000294c <enable_cycle_counter+0x20>)
1000292e:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
10002932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
10002936:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
    // Reset cycle counter
    DWT->CYCCNT = 0;
1000293a:	4b05      	ldr	r3, [pc, #20]	@ (10002950 <enable_cycle_counter+0x24>)
1000293c:	2200      	movs	r2, #0
1000293e:	605a      	str	r2, [r3, #4]
    // Enable cycle counter
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
10002940:	681a      	ldr	r2, [r3, #0]
10002942:	f042 0201 	orr.w	r2, r2, #1
10002946:	601a      	str	r2, [r3, #0]
}
10002948:	4770      	bx	lr
1000294a:	bf00      	nop
1000294c:	e000ed00 	.word	0xe000ed00
10002950:	e0001000 	.word	0xe0001000

10002954 <main>:
* Function Prototypes
*******************************************************************************/
void timer_init(void);
static void isr_timer(void *callback_arg, cyhal_timer_event_t event);

int main(void) {
10002954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10002958:	b095      	sub	sp, #84	@ 0x54
    cy_rslt_t result;

    // Initialize the device and board peripherals
    result = cybsp_init();
1000295a:	f7ff ff77 	bl	1000284c <cybsp_init>
  __ASM volatile ("cpsie i" : : : "memory");
1000295e:	b662      	cpsie	i

    // Enable global interrupts
    __enable_irq();

    // Initialize retarget-io to use the debug UART port
    result = cy_retarget_io_init_fc(CYBSP_DEBUG_UART_TX, CYBSP_DEBUG_UART_RX,
10002960:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
10002964:	9300      	str	r3, [sp, #0]
10002966:	23ff      	movs	r3, #255	@ 0xff
10002968:	461a      	mov	r2, r3
1000296a:	2128      	movs	r1, #40	@ 0x28
1000296c:	2029      	movs	r0, #41	@ 0x29
1000296e:	f003 ff3b 	bl	100067e8 <cy_retarget_io_init_fc>

    if (result != CY_RSLT_SUCCESS) {
        CY_ASSERT(0);
    }

    printf("****************** \n");
10002972:	486d      	ldr	r0, [pc, #436]	@ (10002b28 <main+0x1d4>)
10002974:	f007 f90c 	bl	10009b90 <puts>
    printf("Starting FFT Benchmark Program\n");
10002978:	486c      	ldr	r0, [pc, #432]	@ (10002b2c <main+0x1d8>)
1000297a:	f007 f909 	bl	10009b90 <puts>

    // Enable cycle counter
    enable_cycle_counter();
1000297e:	f7ff ffd5 	bl	1000292c <enable_cycle_counter>

    for (int size_idx = 0; size_idx < FFT_SIZES_COUNT; size_idx++) {
10002982:	4b6b      	ldr	r3, [pc, #428]	@ (10002b30 <main+0x1dc>)
10002984:	9304      	str	r3, [sp, #16]
10002986:	2300      	movs	r3, #0
10002988:	9302      	str	r3, [sp, #8]
        int N = FFT_SIZES[size_idx];
1000298a:	9b04      	ldr	r3, [sp, #16]
1000298c:	f853 4b04 	ldr.w	r4, [r3], #4
10002990:	9304      	str	r3, [sp, #16]

        // Allocate memory
        q15_t* input = (q15_t*)malloc(2 * N * sizeof(q15_t));
10002992:	ea4f 0a84 	mov.w	sl, r4, lsl #2
10002996:	4650      	mov	r0, sl
10002998:	f006 fac2 	bl	10008f20 <malloc>
1000299c:	4606      	mov	r6, r0
        q15_t* original_input = (q15_t*)malloc(2 * N * sizeof(q15_t));
1000299e:	4650      	mov	r0, sl
100029a0:	f006 fabe 	bl	10008f20 <malloc>
        q15_t* magnitude = (q15_t*)malloc(N * sizeof(q15_t));
100029a4:	ea4f 0b44 	mov.w	fp, r4, lsl #1
        q15_t* original_input = (q15_t*)malloc(2 * N * sizeof(q15_t));
100029a8:	4680      	mov	r8, r0
        q15_t* magnitude = (q15_t*)malloc(N * sizeof(q15_t));
100029aa:	4658      	mov	r0, fp
100029ac:	f006 fab8 	bl	10008f20 <malloc>
100029b0:	4605      	mov	r5, r0
        q15_t* magnitude_reference = (q15_t*)malloc(N * sizeof(q15_t)); // To store the reference magnitudes
100029b2:	4658      	mov	r0, fp
100029b4:	f006 fab4 	bl	10008f20 <malloc>
100029b8:	4607      	mov	r7, r0
        unsigned int cycle_counts[NUM_EXECUTIONS]; // Cycle counts for each execution

        if (input == NULL || original_input == NULL || magnitude == NULL || magnitude_reference == NULL) {
100029ba:	b946      	cbnz	r6, 100029ce <main+0x7a>
            printf("Memory allocation failed for FFT size N = %d\n", N);
100029bc:	485d      	ldr	r0, [pc, #372]	@ (10002b34 <main+0x1e0>)
100029be:	4621      	mov	r1, r4
        generate_sine_wave_q15(original_input, N, SINE_FREQ, SAMPLING_FREQ);

        // Create FFT instance
        arm_cfft_instance_q15 fft_instance;
        if (arm_cfft_init_q15(&fft_instance, N) != ARM_MATH_SUCCESS) {
            printf("FFT initialization failed for N = %d\n", N);
100029c0:	f007 f878 	bl	10009ab4 <iprintf>
            return -1;
100029c4:	f04f 30ff 	mov.w	r0, #4294967295
        free(magnitude);
        free(magnitude_reference);
    }

    return 0;
}
100029c8:	b015      	add	sp, #84	@ 0x54
100029ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (input == NULL || original_input == NULL || magnitude == NULL || magnitude_reference == NULL) {
100029ce:	f1b8 0f00 	cmp.w	r8, #0
100029d2:	d0f3      	beq.n	100029bc <main+0x68>
100029d4:	2d00      	cmp	r5, #0
100029d6:	d0f1      	beq.n	100029bc <main+0x68>
100029d8:	2800      	cmp	r0, #0
100029da:	d0ef      	beq.n	100029bc <main+0x68>
        generate_sine_wave_q15(original_input, N, SINE_FREQ, SAMPLING_FREQ);
100029dc:	4a56      	ldr	r2, [pc, #344]	@ (10002b38 <main+0x1e4>)
100029de:	f04f 4387 	mov.w	r3, #1132462080	@ 0x43800000
100029e2:	4621      	mov	r1, r4
100029e4:	4640      	mov	r0, r8
100029e6:	f7ff ff53 	bl	10002890 <generate_sine_wave_q15>
        if (arm_cfft_init_q15(&fft_instance, N) != ARM_MATH_SUCCESS) {
100029ea:	b2a1      	uxth	r1, r4
100029ec:	a806      	add	r0, sp, #24
100029ee:	f004 fda3 	bl	10007538 <arm_cfft_init_q15>
            printf("FFT initialization failed for N = %d\n", N);
100029f2:	4621      	mov	r1, r4
        if (arm_cfft_init_q15(&fft_instance, N) != ARM_MATH_SUCCESS) {
100029f4:	4681      	mov	r9, r0
100029f6:	b108      	cbz	r0, 100029fc <main+0xa8>
            printf("FFT initialization failed for N = %d\n", N);
100029f8:	4850      	ldr	r0, [pc, #320]	@ (10002b3c <main+0x1e8>)
100029fa:	e7e1      	b.n	100029c0 <main+0x6c>
        printf("FFT Size: %d\n", N);
100029fc:	4850      	ldr	r0, [pc, #320]	@ (10002b40 <main+0x1ec>)
100029fe:	f007 f859 	bl	10009ab4 <iprintf>
        printf("Input Data,Frequency (Hz)");
10002a02:	4850      	ldr	r0, [pc, #320]	@ (10002b44 <main+0x1f0>)
10002a04:	f007 f856 	bl	10009ab4 <iprintf>
            printf(",Execution %d Output", execution + 1);
10002a08:	4b4f      	ldr	r3, [pc, #316]	@ (10002b48 <main+0x1f4>)
10002a0a:	f109 0901 	add.w	r9, r9, #1
10002a0e:	4618      	mov	r0, r3
10002a10:	4649      	mov	r1, r9
10002a12:	f007 f84f 	bl	10009ab4 <iprintf>
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002a16:	f1b9 0f0a 	cmp.w	r9, #10
10002a1a:	4b4b      	ldr	r3, [pc, #300]	@ (10002b48 <main+0x1f4>)
10002a1c:	d1f5      	bne.n	10002a0a <main+0xb6>
        printf("\n");
10002a1e:	4648      	mov	r0, r9
10002a20:	f007 f85a 	bl	10009ad8 <putchar>
        int magnitudes_consistent = 1; // Assume consistent until proven otherwise
10002a24:	2301      	movs	r3, #1
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002a26:	f04f 0900 	mov.w	r9, #0
        int magnitudes_consistent = 1; // Assume consistent until proven otherwise
10002a2a:	9303      	str	r3, [sp, #12]
            memcpy(input, original_input, 2 * N * sizeof(q15_t));
10002a2c:	4652      	mov	r2, sl
10002a2e:	4641      	mov	r1, r8
10002a30:	4630      	mov	r0, r6
10002a32:	f007 fa7d 	bl	10009f30 <memcpy>
            arm_cfft_q15(&fft_instance, input, 0, 1); // FFT
10002a36:	2301      	movs	r3, #1
10002a38:	2200      	movs	r2, #0
10002a3a:	4631      	mov	r1, r6
10002a3c:	a806      	add	r0, sp, #24
10002a3e:	f004 fab3 	bl	10006fa8 <arm_cfft_q15>
    return DWT->CYCCNT;
10002a42:	4b42      	ldr	r3, [pc, #264]	@ (10002b4c <main+0x1f8>)
10002a44:	685a      	ldr	r2, [r3, #4]
10002a46:	9205      	str	r2, [sp, #20]
            arm_cmplx_mag_q15(input, magnitude, N); // Compute magnitudes
10002a48:	4629      	mov	r1, r5
10002a4a:	4622      	mov	r2, r4
10002a4c:	4630      	mov	r0, r6
10002a4e:	f003 feef 	bl	10006830 <arm_cmplx_mag_q15>
    return DWT->CYCCNT;
10002a52:	4b3e      	ldr	r3, [pc, #248]	@ (10002b4c <main+0x1f8>)
            cycle_counts[execution] = end_cycles - start_cycles;
10002a54:	9a05      	ldr	r2, [sp, #20]
    return DWT->CYCCNT;
10002a56:	685b      	ldr	r3, [r3, #4]
            cycle_counts[execution] = end_cycles - start_cycles;
10002a58:	1a9b      	subs	r3, r3, r2
10002a5a:	aa0a      	add	r2, sp, #40	@ 0x28
10002a5c:	f842 3029 	str.w	r3, [r2, r9, lsl #2]
            if (execution == 0) {
10002a60:	f1b9 0f00 	cmp.w	r9, #0
10002a64:	d158      	bne.n	10002b18 <main+0x1c4>
                memcpy(magnitude_reference, magnitude, N * sizeof(q15_t));
10002a66:	465a      	mov	r2, fp
10002a68:	4629      	mov	r1, r5
10002a6a:	4638      	mov	r0, r7
10002a6c:	f007 fa60 	bl	10009f30 <memcpy>
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002a70:	f109 0901 	add.w	r9, r9, #1
10002a74:	f1b9 0f0a 	cmp.w	r9, #10
10002a78:	d1d8      	bne.n	10002a2c <main+0xd8>
10002a7a:	f10d 0928 	add.w	r9, sp, #40	@ 0x28
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002a7e:	f04f 0a00 	mov.w	sl, #0
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002a82:	464b      	mov	r3, r9
        unsigned int total_cycle_count = 0;
10002a84:	46d3      	mov	fp, sl
            total_cycle_count += cycle_counts[execution];
10002a86:	f853 2b04 	ldr.w	r2, [r3], #4
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002a8a:	f10a 0a01 	add.w	sl, sl, #1
10002a8e:	f1ba 0f0a 	cmp.w	sl, #10
            total_cycle_count += cycle_counts[execution];
10002a92:	4493      	add	fp, r2
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002a94:	d1f7      	bne.n	10002a86 <main+0x132>
        printf("Cycle Count,");
10002a96:	482e      	ldr	r0, [pc, #184]	@ (10002b50 <main+0x1fc>)
10002a98:	f007 f80c 	bl	10009ab4 <iprintf>
        printf("Average: %u", average_cycle_count);
10002a9c:	fbbb f1fa 	udiv	r1, fp, sl
10002aa0:	482c      	ldr	r0, [pc, #176]	@ (10002b54 <main+0x200>)
            printf(",%u", cycle_counts[execution]);
10002aa2:	f8df b0bc 	ldr.w	fp, [pc, #188]	@ 10002b60 <main+0x20c>
        printf("Average: %u", average_cycle_count);
10002aa6:	f007 f805 	bl	10009ab4 <iprintf>
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002aaa:	f04f 0a00 	mov.w	sl, #0
            printf(",%u", cycle_counts[execution]);
10002aae:	f859 1b04 	ldr.w	r1, [r9], #4
10002ab2:	4658      	mov	r0, fp
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002ab4:	f10a 0a01 	add.w	sl, sl, #1
            printf(",%u", cycle_counts[execution]);
10002ab8:	f006 fffc 	bl	10009ab4 <iprintf>
        for (int execution = 0; execution < NUM_EXECUTIONS; execution++) {
10002abc:	f1ba 0f0a 	cmp.w	sl, #10
10002ac0:	d1f5      	bne.n	10002aae <main+0x15a>
        printf("\n");
10002ac2:	4650      	mov	r0, sl
10002ac4:	f007 f808 	bl	10009ad8 <putchar>
        if (magnitudes_consistent) {
10002ac8:	9b03      	ldr	r3, [sp, #12]
            printf("All magnitudes are consistent across all executions for FFT size N = %d\n", N);
10002aca:	4621      	mov	r1, r4
        if (magnitudes_consistent) {
10002acc:	b34b      	cbz	r3, 10002b22 <main+0x1ce>
            printf("All magnitudes are consistent across all executions for FFT size N = %d\n", N);
10002ace:	4822      	ldr	r0, [pc, #136]	@ (10002b58 <main+0x204>)
            printf("Inconsistent magnitudes detected for FFT size N = %d\n", N);
10002ad0:	f006 fff0 	bl	10009ab4 <iprintf>
        free(input);
10002ad4:	4630      	mov	r0, r6
10002ad6:	f006 fa2b 	bl	10008f30 <free>
        free(original_input);
10002ada:	4640      	mov	r0, r8
10002adc:	f006 fa28 	bl	10008f30 <free>
        free(magnitude);
10002ae0:	4628      	mov	r0, r5
10002ae2:	f006 fa25 	bl	10008f30 <free>
        free(magnitude_reference);
10002ae6:	4638      	mov	r0, r7
10002ae8:	f006 fa22 	bl	10008f30 <free>
    for (int size_idx = 0; size_idx < FFT_SIZES_COUNT; size_idx++) {
10002aec:	9b02      	ldr	r3, [sp, #8]
10002aee:	3301      	adds	r3, #1
10002af0:	2b06      	cmp	r3, #6
10002af2:	9302      	str	r3, [sp, #8]
10002af4:	f47f af49 	bne.w	1000298a <main+0x36>
    return 0;
10002af8:	2000      	movs	r0, #0
10002afa:	e765      	b.n	100029c8 <main+0x74>
                    if (abs(magnitude[i] - magnitude_reference[i]) > 1) { // Allow a tolerance of 1
10002afc:	f935 2013 	ldrsh.w	r2, [r5, r3, lsl #1]
10002b00:	f937 1013 	ldrsh.w	r1, [r7, r3, lsl #1]
10002b04:	1a52      	subs	r2, r2, r1
10002b06:	2a00      	cmp	r2, #0
10002b08:	bfb8      	it	lt
10002b0a:	4252      	neglt	r2, r2
10002b0c:	2a01      	cmp	r2, #1
10002b0e:	dc05      	bgt.n	10002b1c <main+0x1c8>
                for (int i = 0; i < N; i++) {
10002b10:	3301      	adds	r3, #1
10002b12:	42a3      	cmp	r3, r4
10002b14:	dbf2      	blt.n	10002afc <main+0x1a8>
10002b16:	e7ab      	b.n	10002a70 <main+0x11c>
10002b18:	2300      	movs	r3, #0
10002b1a:	e7fa      	b.n	10002b12 <main+0x1be>
                        magnitudes_consistent = 0; // Inconsistent
10002b1c:	2300      	movs	r3, #0
10002b1e:	9303      	str	r3, [sp, #12]
10002b20:	e7a6      	b.n	10002a70 <main+0x11c>
            printf("Inconsistent magnitudes detected for FFT size N = %d\n", N);
10002b22:	480e      	ldr	r0, [pc, #56]	@ (10002b5c <main+0x208>)
10002b24:	e7d4      	b.n	10002ad0 <main+0x17c>
10002b26:	bf00      	nop
10002b28:	1000bc6c 	.word	0x1000bc6c
10002b2c:	1000bc80 	.word	0x1000bc80
10002b30:	1000bdcc 	.word	0x1000bdcc
10002b34:	1000bc9f 	.word	0x1000bc9f
10002b38:	42480000 	.word	0x42480000
10002b3c:	1000bccd 	.word	0x1000bccd
10002b40:	1000bcf3 	.word	0x1000bcf3
10002b44:	1000bd01 	.word	0x1000bd01
10002b48:	1000bd1b 	.word	0x1000bd1b
10002b4c:	e0001000 	.word	0xe0001000
10002b50:	1000bd30 	.word	0x1000bd30
10002b54:	1000bd3d 	.word	0x1000bd3d
10002b58:	1000bd4d 	.word	0x1000bd4d
10002b5c:	1000bd96 	.word	0x1000bd96
10002b60:	1000bd49 	.word	0x1000bd49
10002b64:	00000000 	.word	0x00000000

10002b68 <Cy_SysLib_DelayCycles>:
.func Cy_SysLib_DelayCycles, Cy_SysLib_DelayCycles
.type Cy_SysLib_DelayCycles, %function
.thumb_func
Cy_SysLib_DelayCycles:      /* cycles bytes */

    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
10002b68:	3002      	adds	r0, #2
    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
10002b6a:	0880      	lsrs	r0, r0, #2
    BEQ Cy_DelayCycles_done /*    2    2    Skip if 0 */
10002b6c:	d003      	beq.n	10002b76 <Cy_DelayCycles_done>

10002b6e <Cy_DelayCycles_loop>:

Cy_DelayCycles_loop:
    ADDS r0, r0, #1         /*    1    2    Increment counter */
10002b6e:	3001      	adds	r0, #1
    SUBS r0, r0, #2         /*    1    2    Decrement counter by 2 */
10002b70:	3802      	subs	r0, #2
    BNE Cy_DelayCycles_loop /*   (1)2  2    2 CPU cycles (if branch is taken) */
10002b72:	d1fc      	bne.n	10002b6e <Cy_DelayCycles_loop>
    NOP                     /*    1    2    Loop alignment padding */
10002b74:	bf00      	nop

10002b76 <Cy_DelayCycles_done>:

Cy_DelayCycles_done:
    NOP                     /*    1    2    Loop alignment padding */
10002b76:	bf00      	nop
    BX lr                   /*    3    2 */
10002b78:	4770      	bx	lr

10002b7a <Cy_SysLib_EnterCriticalSection>:
.func Cy_SysLib_EnterCriticalSection, Cy_SysLib_EnterCriticalSection
.type Cy_SysLib_EnterCriticalSection, %function
.thumb_func

Cy_SysLib_EnterCriticalSection:
    MRS r0, PRIMASK         /* Save and return interrupt state */
10002b7a:	f3ef 8010 	mrs	r0, PRIMASK
    cpsid i                 /* Disable interrupts */
10002b7e:	b672      	cpsid	i
    BX lr
10002b80:	4770      	bx	lr

10002b82 <Cy_SysLib_ExitCriticalSection>:
.func Cy_SysLib_ExitCriticalSection, Cy_SysLib_ExitCriticalSection
.type Cy_SysLib_ExitCriticalSection, %function
.thumb_func

Cy_SysLib_ExitCriticalSection:
    MSR PRIMASK, r0         /* Restore interrupt state */
10002b82:	f380 8810 	msr	PRIMASK, r0
    BX lr
10002b86:	4770      	bx	lr

10002b88 <_cyhal_clock_set_frequency_unsupported>:
    CY_UNUSED_PARAMETER(clock);
    CY_UNUSED_PARAMETER(hz);
    CY_UNUSED_PARAMETER(tolerance);
    CY_ASSERT(false); // Unhandled clock
    return CYHAL_CLOCK_RSLT_ERR_NOT_SUPPORTED;
}
10002b88:	4800      	ldr	r0, [pc, #0]	@ (10002b8c <_cyhal_clock_set_frequency_unsupported+0x4>)
10002b8a:	4770      	bx	lr
10002b8c:	04020202 	.word	0x04020202

10002b90 <_cyhal_clock_get_sources_hf>:
    return rslt;
}
static cy_rslt_t _cyhal_clock_get_sources_hf(const cyhal_clock_t *clock, const cyhal_resource_inst_t **sources[], uint32_t *count)
{
    CY_UNUSED_PARAMETER(clock);
    *sources = _CYHAL_CLOCK_SOURCE_HF;
10002b90:	4b02      	ldr	r3, [pc, #8]	@ (10002b9c <_cyhal_clock_get_sources_hf+0xc>)
10002b92:	600b      	str	r3, [r1, #0]
    *count = sizeof(_CYHAL_CLOCK_SOURCE_HF) / sizeof(_CYHAL_CLOCK_SOURCE_HF[0]);
10002b94:	2307      	movs	r3, #7
10002b96:	6013      	str	r3, [r2, #0]
    return CY_RSLT_SUCCESS;
}
10002b98:	2000      	movs	r0, #0
10002b9a:	4770      	bx	lr
10002b9c:	080022fc 	.word	0x080022fc

10002ba0 <_cyhal_clock_get_frequency_hf>:
    return Cy_SysClk_ClkHfGetFrequency(clock->channel);
10002ba0:	7840      	ldrb	r0, [r0, #1]
10002ba2:	f003 b925 	b.w	10005df0 <Cy_SysClk_ClkHfGetFrequency>
	...

10002ba8 <_cyhal_clock_update_system_state>:
    if ((before_change == (bool)(new_sysclk_freq_hz > old_sysclk_freq_hz)) ||
10002ba8:	428a      	cmp	r2, r1
{
10002baa:	b538      	push	{r3, r4, r5, lr}
10002bac:	4615      	mov	r5, r2
    if ((before_change == (bool)(new_sysclk_freq_hz > old_sysclk_freq_hz)) ||
10002bae:	bf94      	ite	ls
10002bb0:	2200      	movls	r2, #0
10002bb2:	2201      	movhi	r2, #1
10002bb4:	4282      	cmp	r2, r0
{
10002bb6:	4604      	mov	r4, r0
10002bb8:	460b      	mov	r3, r1
    if ((before_change == (bool)(new_sysclk_freq_hz > old_sysclk_freq_hz)) ||
10002bba:	d007      	beq.n	10002bcc <_cyhal_clock_update_system_state+0x24>
10002bbc:	428d      	cmp	r5, r1
10002bbe:	bf2c      	ite	cs
10002bc0:	2300      	movcs	r3, #0
10002bc2:	2301      	movcc	r3, #1
10002bc4:	f080 0201 	eor.w	r2, r0, #1
10002bc8:	4293      	cmp	r3, r2
10002bca:	d106      	bne.n	10002bda <_cyhal_clock_update_system_state+0x32>
        bool is_ulp = Cy_SysPm_IsSystemUlp();
10002bcc:	f003 fc64 	bl	10006498 <Cy_SysPm_IsSystemUlp>
        Cy_SysLib_SetWaitStates(is_ulp, new_sysclk_freq_hz / 1000000);
10002bd0:	4905      	ldr	r1, [pc, #20]	@ (10002be8 <_cyhal_clock_update_system_state+0x40>)
10002bd2:	fbb5 f1f1 	udiv	r1, r5, r1
10002bd6:	f003 fa0f 	bl	10005ff8 <Cy_SysLib_SetWaitStates>
    if (!before_change)
10002bda:	b91c      	cbnz	r4, 10002be4 <_cyhal_clock_update_system_state+0x3c>
}
10002bdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        SystemCoreClockUpdate();
10002be0:	f7ff bbe8 	b.w	100023b4 <SystemCoreClockUpdate>
}
10002be4:	bd38      	pop	{r3, r4, r5, pc}
10002be6:	bf00      	nop
10002be8:	000f4240 	.word	0x000f4240

10002bec <_cyhal_clock_set_source_hf>:
static cy_rslt_t _cyhal_clock_set_source_hf(cyhal_clock_t *clock, const cyhal_clock_t *source)
{
10002bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t new_src;
    if (source->block == CYHAL_CLOCK_BLOCK_PATHMUX
10002bee:	780b      	ldrb	r3, [r1, #0]
10002bf0:	f1a3 020d 	sub.w	r2, r3, #13
10002bf4:	2a01      	cmp	r2, #1
{
10002bf6:	4607      	mov	r7, r0
    if (source->block == CYHAL_CLOCK_BLOCK_PATHMUX
10002bf8:	d825      	bhi.n	10002c46 <_cyhal_clock_set_source_hf+0x5a>
#if !defined(COMPONENT_CAT1D)
        || source->block == CYHAL_CLOCK_BLOCK_FLL
#endif
    )
        new_src = source->channel;
10002bfa:	784c      	ldrb	r4, [r1, #1]
    }
    else
        return CYHAL_CLOCK_RSLT_ERR_SOURCE;

    /* Only used if updating HFClk 0 */
    uint32_t div_cpu = (uint32_t)Cy_SysClk_ClkHfGetDivider(_CYHAL_CLOCK_CPU_HFCLK_IDX);
10002bfc:	2000      	movs	r0, #0
10002bfe:	f002 fcd1 	bl	100055a4 <Cy_SysClk_ClkHfGetDivider>
10002c02:	4605      	mov	r5, r0
    uint32_t old_src_cpu = (uint32_t)Cy_SysClk_ClkHfGetSource(_CYHAL_CLOCK_CPU_HFCLK_IDX);
10002c04:	2000      	movs	r0, #0
10002c06:	f002 fca5 	bl	10005554 <Cy_SysClk_ClkHfGetSource>
    uint32_t old_freq_cpu = Cy_SysClk_ClkPathGetFrequency(old_src_cpu) >> div_cpu;
10002c0a:	f003 f8d9 	bl	10005dc0 <Cy_SysClk_ClkPathGetFrequency>
10002c0e:	fa20 f605 	lsr.w	r6, r0, r5
    uint32_t new_freq_cpu = Cy_SysClk_ClkPathGetFrequency(new_src) >> div_cpu;
10002c12:	4620      	mov	r0, r4
10002c14:	f003 f8d4 	bl	10005dc0 <Cy_SysClk_ClkPathGetFrequency>

    if (_CYHAL_CLOCK_CPU_HFCLK_IDX == clock->channel)
10002c18:	787b      	ldrb	r3, [r7, #1]
    uint32_t new_freq_cpu = Cy_SysClk_ClkPathGetFrequency(new_src) >> div_cpu;
10002c1a:	fa20 f505 	lsr.w	r5, r0, r5
    if (_CYHAL_CLOCK_CPU_HFCLK_IDX == clock->channel)
10002c1e:	b923      	cbnz	r3, 10002c2a <_cyhal_clock_set_source_hf+0x3e>
        _cyhal_clock_update_system_state(true, old_freq_cpu, new_freq_cpu);
10002c20:	462a      	mov	r2, r5
10002c22:	4631      	mov	r1, r6
10002c24:	2001      	movs	r0, #1
10002c26:	f7ff ffbf 	bl	10002ba8 <_cyhal_clock_update_system_state>

    cy_rslt_t rslt = Cy_SysClk_ClkHfSetSource(clock->channel, (cy_en_clkhf_in_sources_t)new_src);
10002c2a:	b2e1      	uxtb	r1, r4
10002c2c:	7878      	ldrb	r0, [r7, #1]
10002c2e:	f002 fc75 	bl	1000551c <Cy_SysClk_ClkHfSetSource>

    if (_CYHAL_CLOCK_CPU_HFCLK_IDX == clock->channel)
10002c32:	787b      	ldrb	r3, [r7, #1]
    cy_rslt_t rslt = Cy_SysClk_ClkHfSetSource(clock->channel, (cy_en_clkhf_in_sources_t)new_src);
10002c34:	4604      	mov	r4, r0
    if (_CYHAL_CLOCK_CPU_HFCLK_IDX == clock->channel)
10002c36:	b923      	cbnz	r3, 10002c42 <_cyhal_clock_set_source_hf+0x56>
    {
        if (CY_RSLT_SUCCESS == rslt)
10002c38:	b950      	cbnz	r0, 10002c50 <_cyhal_clock_set_source_hf+0x64>
            _cyhal_clock_update_system_state(false, old_freq_cpu, new_freq_cpu);
10002c3a:	462a      	mov	r2, r5
10002c3c:	4631      	mov	r1, r6
        else // revert the change if there was one
            _cyhal_clock_update_system_state(false, new_freq_cpu, old_freq_cpu);
10002c3e:	f7ff ffb3 	bl	10002ba8 <_cyhal_clock_update_system_state>
    }

    return rslt;
}
10002c42:	4620      	mov	r0, r4
10002c44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (source->block == CYHAL_CLOCK_BLOCK_PLL)
10002c46:	2b0f      	cmp	r3, #15
10002c48:	d106      	bne.n	10002c58 <_cyhal_clock_set_source_hf+0x6c>
        new_src = source->channel + 1;
10002c4a:	784c      	ldrb	r4, [r1, #1]
10002c4c:	3401      	adds	r4, #1
10002c4e:	e7d5      	b.n	10002bfc <_cyhal_clock_set_source_hf+0x10>
            _cyhal_clock_update_system_state(false, new_freq_cpu, old_freq_cpu);
10002c50:	4632      	mov	r2, r6
10002c52:	4629      	mov	r1, r5
10002c54:	4618      	mov	r0, r3
10002c56:	e7f2      	b.n	10002c3e <_cyhal_clock_set_source_hf+0x52>
        return CYHAL_CLOCK_RSLT_ERR_SOURCE;
10002c58:	4c00      	ldr	r4, [pc, #0]	@ (10002c5c <_cyhal_clock_set_source_hf+0x70>)
10002c5a:	e7f2      	b.n	10002c42 <_cyhal_clock_set_source_hf+0x56>
10002c5c:	04020201 	.word	0x04020201

10002c60 <_cyhal_clock_set_divider_hf>:
    switch (divider)
10002c60:	3901      	subs	r1, #1
{
10002c62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10002c64:	4607      	mov	r7, r0
    switch (divider)
10002c66:	2907      	cmp	r1, #7
10002c68:	d832      	bhi.n	10002cd0 <_cyhal_clock_set_divider_hf+0x70>
10002c6a:	e8df f001 	tbb	[pc, r1]
10002c6e:	042b      	.short	0x042b
10002c70:	31312731 	.word	0x31312731
10002c74:	2931      	.short	0x2931
10002c76:	2601      	movs	r6, #1
    uint32_t old_div = (uint32_t)Cy_SysClk_ClkHfGetDivider(0);
10002c78:	2000      	movs	r0, #0
10002c7a:	f002 fc93 	bl	100055a4 <Cy_SysClk_ClkHfGetDivider>
10002c7e:	4605      	mov	r5, r0
    uint32_t src = (uint32_t)Cy_SysClk_ClkHfGetSource(0);
10002c80:	2000      	movs	r0, #0
10002c82:	f002 fc67 	bl	10005554 <Cy_SysClk_ClkHfGetSource>
    uint32_t path_freq = Cy_SysClk_ClkPathGetFrequency(src);
10002c86:	f003 f89b 	bl	10005dc0 <Cy_SysClk_ClkPathGetFrequency>
    if (0 == clock->channel)
10002c8a:	787b      	ldrb	r3, [r7, #1]
    uint32_t path_freq = Cy_SysClk_ClkPathGetFrequency(src);
10002c8c:	4604      	mov	r4, r0
    uint32_t old_freq = path_freq >> old_div;
10002c8e:	fa20 f505 	lsr.w	r5, r0, r5
    uint32_t new_freq = path_freq >> ((uint32_t)new_div);
10002c92:	40f4      	lsrs	r4, r6
    if (0 == clock->channel)
10002c94:	b923      	cbnz	r3, 10002ca0 <_cyhal_clock_set_divider_hf+0x40>
        _cyhal_clock_update_system_state(true, old_freq, new_freq);
10002c96:	4622      	mov	r2, r4
10002c98:	4629      	mov	r1, r5
10002c9a:	2001      	movs	r0, #1
10002c9c:	f7ff ff84 	bl	10002ba8 <_cyhal_clock_update_system_state>
    cy_rslt_t rslt = (cy_rslt_t)Cy_SysClk_ClkHfSetDivider(clock->channel, new_div);
10002ca0:	4631      	mov	r1, r6
10002ca2:	7878      	ldrb	r0, [r7, #1]
10002ca4:	f002 fc60 	bl	10005568 <Cy_SysClk_ClkHfSetDivider>
    if (0 == clock->channel)
10002ca8:	787b      	ldrb	r3, [r7, #1]
    cy_rslt_t rslt = (cy_rslt_t)Cy_SysClk_ClkHfSetDivider(clock->channel, new_div);
10002caa:	4606      	mov	r6, r0
    if (0 == clock->channel)
10002cac:	b923      	cbnz	r3, 10002cb8 <_cyhal_clock_set_divider_hf+0x58>
        if (CY_RSLT_SUCCESS == rslt)
10002cae:	b958      	cbnz	r0, 10002cc8 <_cyhal_clock_set_divider_hf+0x68>
            _cyhal_clock_update_system_state(false, old_freq, new_freq);
10002cb0:	4622      	mov	r2, r4
10002cb2:	4629      	mov	r1, r5
            _cyhal_clock_update_system_state(false, new_freq, old_freq);
10002cb4:	f7ff ff78 	bl	10002ba8 <_cyhal_clock_update_system_state>
}
10002cb8:	4630      	mov	r0, r6
10002cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            new_div = CY_SYSCLK_CLKHF_DIVIDE_BY_4;
10002cbc:	2602      	movs	r6, #2
            break;
10002cbe:	e7db      	b.n	10002c78 <_cyhal_clock_set_divider_hf+0x18>
            new_div = CY_SYSCLK_CLKHF_DIVIDE_BY_8;
10002cc0:	2603      	movs	r6, #3
            break;
10002cc2:	e7d9      	b.n	10002c78 <_cyhal_clock_set_divider_hf+0x18>
            new_div = CY_SYSCLK_CLKHF_NO_DIVIDE;
10002cc4:	2600      	movs	r6, #0
10002cc6:	e7d7      	b.n	10002c78 <_cyhal_clock_set_divider_hf+0x18>
            _cyhal_clock_update_system_state(false, new_freq, old_freq);
10002cc8:	462a      	mov	r2, r5
10002cca:	4621      	mov	r1, r4
10002ccc:	4618      	mov	r0, r3
10002cce:	e7f1      	b.n	10002cb4 <_cyhal_clock_set_divider_hf+0x54>
    switch (divider)
10002cd0:	4e00      	ldr	r6, [pc, #0]	@ (10002cd4 <_cyhal_clock_set_divider_hf+0x74>)
10002cd2:	e7f1      	b.n	10002cb8 <_cyhal_clock_set_divider_hf+0x58>
10002cd4:	04020200 	.word	0x04020200

10002cd8 <_cyhal_clock_is_enabled_hf>:
    return Cy_SysClk_ClkHfIsEnabled(clock->channel);
10002cd8:	7840      	ldrb	r0, [r0, #1]
10002cda:	f002 bbf3 	b.w	100054c4 <Cy_SysClk_ClkHfIsEnabled>

10002cde <_cyhal_clock_set_enabled_peripheral>:
    }
    #endif
    return _cyhal_utils_peri_pclk_is_divider_enabled(_CYHAL_CLOCK_GET_PCLK_GR_NUM(clock->block), clock);
}
static cy_rslt_t _cyhal_clock_set_enabled_peripheral(cyhal_clock_t *clock, bool enabled, bool wait_for_lock)
{
10002cde:	b410      	push	{r4}
10002ce0:	4602      	mov	r2, r0
{
    #if defined(COMPONENT_CAT1B) || defined(COMPONENT_CAT1C) || defined(COMPONENT_CAT1D)
    return Cy_SysClk_PeriPclkEnableDivider(clk_dest, _CYHAL_PERIPHERAL_GROUP_GET_DIVIDER_TYPE(clock->block), clock->channel);
    #else
    CY_UNUSED_PARAMETER(clk_dest);
    return Cy_SysClk_PeriphEnableDivider(_CYHAL_PERIPHERAL_GROUP_GET_DIVIDER_TYPE(clock->block), clock->channel);
10002ce2:	7803      	ldrb	r3, [r0, #0]
10002ce4:	460c      	mov	r4, r1
10002ce6:	f003 0003 	and.w	r0, r3, #3
10002cea:	7851      	ldrb	r1, [r2, #1]
    }
    #endif

    return (enabled)
        ? _cyhal_utils_peri_pclk_enable_divider(_CYHAL_CLOCK_GET_PCLK_GR_NUM(clock->block), clock)
        : _cyhal_utils_peri_pclk_disable_divider(_CYHAL_CLOCK_GET_PCLK_GR_NUM(clock->block), clock);
10002cec:	b11c      	cbz	r4, 10002cf6 <_cyhal_clock_set_enabled_peripheral+0x18>
}
10002cee:	f85d 4b04 	ldr.w	r4, [sp], #4
10002cf2:	f002 bad7 	b.w	100052a4 <Cy_SysClk_PeriphEnableDivider>
10002cf6:	f85d 4b04 	ldr.w	r4, [sp], #4
{
    #if defined(COMPONENT_CAT1B) || defined(COMPONENT_CAT1C) || defined(COMPONENT_CAT1D)
    return Cy_SysClk_PeriPclkDisableDivider(clk_dest, _CYHAL_PERIPHERAL_GROUP_GET_DIVIDER_TYPE(clock->block), clock->channel);
    #else
    CY_UNUSED_PARAMETER(clk_dest);
    return Cy_SysClk_PeriphDisableDivider(_CYHAL_PERIPHERAL_GROUP_GET_DIVIDER_TYPE(clock->block), clock->channel);
10002cfa:	f002 bb09 	b.w	10005310 <Cy_SysClk_PeriphDisableDivider>

10002cfe <_cyhal_clock_set_enabled_hf>:
        ? Cy_SysClk_ClkHfEnable(clock->channel)
10002cfe:	7840      	ldrb	r0, [r0, #1]
        : Cy_SysClk_ClkHfDisable(clock->channel);
10002d00:	b109      	cbz	r1, 10002d06 <_cyhal_clock_set_enabled_hf+0x8>
        ? Cy_SysClk_ClkHfEnable(clock->channel)
10002d02:	f002 bbc5 	b.w	10005490 <Cy_SysClk_ClkHfEnable>
        : Cy_SysClk_ClkHfDisable(clock->channel);
10002d06:	f002 bbef 	b.w	100054e8 <Cy_SysClk_ClkHfDisable>

10002d0a <_cyhal_clock_set_divider_peripheral>:
        else
            return rslt;
    }
}
static cy_rslt_t _cyhal_clock_set_divider_peripheral(cyhal_clock_t *clock, uint32_t divider)
{
10002d0a:	b410      	push	{r4}
10002d0c:	4603      	mov	r3, r0
        return CYHAL_CLOCK_RSLT_ERR_SOURCE_DISABLED;
    }
    #endif

    // blocks 0b00 & 0b01 are integer, 0b10 & 0b11 are fractional
    return ((clock->block & 0x02) == 0)
10002d0e:	7804      	ldrb	r4, [r0, #0]
        ? _cyhal_utils_peri_pclk_set_divider(_CYHAL_CLOCK_GET_PCLK_GR_NUM(clock->block), clock, divider - 1)
10002d10:	1e4a      	subs	r2, r1, #1
    return Cy_SysClk_PeriphSetDivider(_CYHAL_PERIPHERAL_GROUP_GET_DIVIDER_TYPE(clock->block), clock->channel, div);
10002d12:	7859      	ldrb	r1, [r3, #1]
        : _cyhal_utils_peri_pclk_set_frac_divider(_CYHAL_CLOCK_GET_PCLK_GR_NUM(clock->block), clock, divider - 1, 0);
10002d14:	07a3      	lsls	r3, r4, #30
10002d16:	f004 0003 	and.w	r0, r4, #3
10002d1a:	d403      	bmi.n	10002d24 <_cyhal_clock_set_divider_peripheral+0x1a>
}
10002d1c:	f85d 4b04 	ldr.w	r4, [sp], #4
10002d20:	f002 ba18 	b.w	10005154 <Cy_SysClk_PeriphSetDivider>
10002d24:	f85d 4b04 	ldr.w	r4, [sp], #4
    return Cy_SysClk_PeriphSetFracDivider(_CYHAL_PERIPHERAL_GROUP_GET_DIVIDER_TYPE(clock->block), clock->channel, div_int, div_frac);
10002d28:	2300      	movs	r3, #0
10002d2a:	f002 ba47 	b.w	100051bc <Cy_SysClk_PeriphSetFracDivider>
	...

10002d30 <_cyhal_clock_get_funcs_peripheral>:
10002d30:	4800      	ldr	r0, [pc, #0]	@ (10002d34 <_cyhal_clock_get_funcs_peripheral+0x4>)
10002d32:	4770      	bx	lr
10002d34:	1000c820 	.word	0x1000c820

10002d38 <_cyhal_clock_allocate_channel>:
/******************************************************************************
 **************************** Public API (clocks) *****************************
 *****************************************************************************/

cy_rslt_t _cyhal_clock_allocate_channel(cyhal_clock_t *clock, cyhal_clock_block_t block, const void* funcs)
{
10002d38:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
10002d3c:	4604      	mov	r4, r0
    uint8_t maxChannels = (uint8_t)_cyhal_utils_get_clock_count(block);
10002d3e:	4608      	mov	r0, r1
{
10002d40:	460d      	mov	r5, r1
10002d42:	4690      	mov	r8, r2
    uint8_t maxChannels = (uint8_t)_cyhal_utils_get_clock_count(block);
10002d44:	f001 fb34 	bl	100043b0 <_cyhal_utils_get_clock_count>
    for (uint8_t i = 0; i < maxChannels; i++)
10002d48:	f04f 0900 	mov.w	r9, #0
    uint8_t maxChannels = (uint8_t)_cyhal_utils_get_clock_count(block);
10002d4c:	b2c7      	uxtb	r7, r0
    {
        cyhal_resource_inst_t clock_resource = { CYHAL_RSC_CLOCK, block, i };
10002d4e:	f04f 0a05 	mov.w	sl, #5
10002d52:	fa5f f689 	uxtb.w	r6, r9
    for (uint8_t i = 0; i < maxChannels; i++)
10002d56:	42b7      	cmp	r7, r6
10002d58:	d801      	bhi.n	10002d5e <_cyhal_clock_allocate_channel+0x26>
            clock->reserved = true;
            clock->funcs = funcs;
            return CY_RSLT_SUCCESS;
        }
    }
    return CYHAL_HWMGR_RSLT_ERR_NONE_FREE;
10002d5a:	480c      	ldr	r0, [pc, #48]	@ (10002d8c <_cyhal_clock_allocate_channel+0x54>)
10002d5c:	e012      	b.n	10002d84 <_cyhal_clock_allocate_channel+0x4c>
        if (CY_RSLT_SUCCESS == cyhal_hwmgr_reserve(&clock_resource))
10002d5e:	a801      	add	r0, sp, #4
        cyhal_resource_inst_t clock_resource = { CYHAL_RSC_CLOCK, block, i };
10002d60:	f88d a004 	strb.w	sl, [sp, #4]
10002d64:	f88d 5005 	strb.w	r5, [sp, #5]
10002d68:	f88d 6006 	strb.w	r6, [sp, #6]
        if (CY_RSLT_SUCCESS == cyhal_hwmgr_reserve(&clock_resource))
10002d6c:	f000 f97e 	bl	1000306c <cyhal_hwmgr_reserve>
10002d70:	f109 0901 	add.w	r9, r9, #1
10002d74:	2800      	cmp	r0, #0
10002d76:	d1ec      	bne.n	10002d52 <_cyhal_clock_allocate_channel+0x1a>
            clock->reserved = true;
10002d78:	2301      	movs	r3, #1
            clock->block = block;
10002d7a:	7025      	strb	r5, [r4, #0]
            clock->channel = i;
10002d7c:	7066      	strb	r6, [r4, #1]
            clock->reserved = true;
10002d7e:	70a3      	strb	r3, [r4, #2]
            clock->funcs = funcs;
10002d80:	f8c4 8004 	str.w	r8, [r4, #4]
}
10002d84:	b002      	add	sp, #8
10002d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10002d8a:	bf00      	nop
10002d8c:	04020d02 	.word	0x04020d02

10002d90 <cyhal_clock_reserve>:

    return CY_RSLT_SUCCESS;
}

cy_rslt_t cyhal_clock_reserve(cyhal_clock_t *clock, const cyhal_clock_t *clock_)
{
10002d90:	b537      	push	{r0, r1, r2, r4, r5, lr}
    CY_ASSERT(NULL != clock);
    CY_ASSERT(NULL != clock_);

    cyhal_resource_inst_t clock_resource = { CYHAL_RSC_CLOCK, clock_->block, clock_->channel };
10002d92:	2305      	movs	r3, #5
10002d94:	f88d 3004 	strb.w	r3, [sp, #4]
10002d98:	780b      	ldrb	r3, [r1, #0]
10002d9a:	f88d 3005 	strb.w	r3, [sp, #5]
{
10002d9e:	4605      	mov	r5, r0
    cyhal_resource_inst_t clock_resource = { CYHAL_RSC_CLOCK, clock_->block, clock_->channel };
10002da0:	784b      	ldrb	r3, [r1, #1]
10002da2:	f88d 3006 	strb.w	r3, [sp, #6]
    cy_rslt_t rslt = cyhal_hwmgr_reserve(&clock_resource);
10002da6:	a801      	add	r0, sp, #4
{
10002da8:	460c      	mov	r4, r1
    cy_rslt_t rslt = cyhal_hwmgr_reserve(&clock_resource);
10002daa:	f000 f95f 	bl	1000306c <cyhal_hwmgr_reserve>
    if (CY_RSLT_SUCCESS == rslt)
10002dae:	b928      	cbnz	r0, 10002dbc <cyhal_clock_reserve+0x2c>
    {
        memcpy(clock, clock_, sizeof(cyhal_clock_t));
10002db0:	6823      	ldr	r3, [r4, #0]
10002db2:	602b      	str	r3, [r5, #0]
10002db4:	6863      	ldr	r3, [r4, #4]
10002db6:	606b      	str	r3, [r5, #4]
        clock->reserved = true;
10002db8:	2301      	movs	r3, #1
10002dba:	70ab      	strb	r3, [r5, #2]
    }
    return rslt;
}
10002dbc:	b003      	add	sp, #12
10002dbe:	bd30      	pop	{r4, r5, pc}

10002dc0 <cyhal_clock_set_enabled>:
    else
        return ((cyhal_clock_funcs_t*)clock->funcs)->is_enabled(clock);
}

cy_rslt_t cyhal_clock_set_enabled(cyhal_clock_t *clock, bool enabled, bool wait_for_lock)
{
10002dc0:	b410      	push	{r4}
    CY_ASSERT(NULL != clock);

    if (clock->block == CYHAL_CLOCK_BLOCK_HF)
10002dc2:	7804      	ldrb	r4, [r0, #0]
10002dc4:	2c12      	cmp	r4, #18
10002dc6:	d103      	bne.n	10002dd0 <cyhal_clock_set_enabled+0x10>
        return _cyhal_clock_set_enabled_hf(clock, enabled, wait_for_lock);
    else if (clock->block < 4 * _CYHAL_CLOCK_PERI_GROUPS)
        return _cyhal_clock_set_enabled_peripheral(clock, enabled, wait_for_lock);
    else
        return ((cyhal_clock_funcs_t*)clock->funcs)->set_enabled(clock, enabled, wait_for_lock);
}
10002dc8:	f85d 4b04 	ldr.w	r4, [sp], #4
        return _cyhal_clock_set_enabled_hf(clock, enabled, wait_for_lock);
10002dcc:	f7ff bf97 	b.w	10002cfe <_cyhal_clock_set_enabled_hf>
    else if (clock->block < 4 * _CYHAL_CLOCK_PERI_GROUPS)
10002dd0:	2c03      	cmp	r4, #3
10002dd2:	d803      	bhi.n	10002ddc <cyhal_clock_set_enabled+0x1c>
}
10002dd4:	f85d 4b04 	ldr.w	r4, [sp], #4
        return _cyhal_clock_set_enabled_peripheral(clock, enabled, wait_for_lock);
10002dd8:	f7ff bf81 	b.w	10002cde <_cyhal_clock_set_enabled_peripheral>
        return ((cyhal_clock_funcs_t*)clock->funcs)->set_enabled(clock, enabled, wait_for_lock);
10002ddc:	6843      	ldr	r3, [r0, #4]
}
10002dde:	f85d 4b04 	ldr.w	r4, [sp], #4
        return ((cyhal_clock_funcs_t*)clock->funcs)->set_enabled(clock, enabled, wait_for_lock);
10002de2:	685b      	ldr	r3, [r3, #4]
10002de4:	4718      	bx	r3

10002de6 <cyhal_clock_set_divider>:

cy_rslt_t cyhal_clock_set_divider(cyhal_clock_t *clock, uint32_t divider)
{
    CY_ASSERT(NULL != clock);

    if (clock->block == CYHAL_CLOCK_BLOCK_HF)
10002de6:	7802      	ldrb	r2, [r0, #0]
10002de8:	2a12      	cmp	r2, #18
10002dea:	d101      	bne.n	10002df0 <cyhal_clock_set_divider+0xa>
        return _cyhal_clock_set_divider_hf(clock, divider);
10002dec:	f7ff bf38 	b.w	10002c60 <_cyhal_clock_set_divider_hf>
    else if (clock->block < 4 * _CYHAL_CLOCK_PERI_GROUPS)
10002df0:	2a03      	cmp	r2, #3
10002df2:	d801      	bhi.n	10002df8 <cyhal_clock_set_divider+0x12>
        return _cyhal_clock_set_divider_peripheral(clock, divider);
10002df4:	f7ff bf89 	b.w	10002d0a <_cyhal_clock_set_divider_peripheral>
    else
        return ((cyhal_clock_funcs_t*)clock->funcs)->set_divider(clock, divider);
10002df8:	6843      	ldr	r3, [r0, #4]
10002dfa:	691b      	ldr	r3, [r3, #16]
10002dfc:	4718      	bx	r3

10002dfe <cyhal_clock_free>:
    else
        return ((cyhal_clock_funcs_t*)clock->funcs)->set_source(clock, source);
}

void cyhal_clock_free(cyhal_clock_t *clock)
{
10002dfe:	b513      	push	{r0, r1, r4, lr}
    CY_ASSERT(NULL != clock);
    CY_ASSERT(clock->reserved);

    cyhal_resource_inst_t rsc = { CYHAL_RSC_CLOCK, clock->block, clock->channel };
10002e00:	2305      	movs	r3, #5
10002e02:	f88d 3004 	strb.w	r3, [sp, #4]
10002e06:	7803      	ldrb	r3, [r0, #0]
10002e08:	f88d 3005 	strb.w	r3, [sp, #5]
{
10002e0c:	4604      	mov	r4, r0
    cyhal_resource_inst_t rsc = { CYHAL_RSC_CLOCK, clock->block, clock->channel };
10002e0e:	7843      	ldrb	r3, [r0, #1]
10002e10:	f88d 3006 	strb.w	r3, [sp, #6]
    cyhal_hwmgr_free(&rsc);
10002e14:	a801      	add	r0, sp, #4
10002e16:	f000 f969 	bl	100030ec <cyhal_hwmgr_free>
    clock->reserved = false;
10002e1a:	2300      	movs	r3, #0
10002e1c:	70a3      	strb	r3, [r4, #2]
}
10002e1e:	b002      	add	sp, #8
10002e20:	bd10      	pop	{r4, pc}

10002e22 <cyhal_dma_free>:
    return _cyhal_dma_dw_init_cfg(obj, cfg);
#endif
}

void cyhal_dma_free(cyhal_dma_t *obj)
{
10002e22:	b510      	push	{r4, lr}
10002e24:	4604      	mov	r4, r0
        return _cyhal_dma_dmac_disable_output(obj, output);
    }
#endif
#if (_CYHAL_DRIVER_AVAILABLE_DMA_DW)
    CY_ASSERT(obj->resource.type == CYHAL_RSC_DW);
    return _cyhal_dma_dw_disable_output(obj, output);
10002e26:	2102      	movs	r1, #2
10002e28:	f000 f8c8 	bl	10002fbc <_cyhal_dma_dw_disable_output>
    if (CYHAL_TRIGGER_CPUSS_ZERO != obj->source)
10002e2c:	f8b4 1070 	ldrh.w	r1, [r4, #112]	@ 0x70
10002e30:	b119      	cbz	r1, 10002e3a <cyhal_dma_free+0x18>
    return _cyhal_dma_dw_disconnect_digital(obj, source, input);
10002e32:	2202      	movs	r2, #2
10002e34:	4620      	mov	r0, r4
10002e36:	f000 f8a7 	bl	10002f88 <_cyhal_dma_dw_disconnect_digital>
        _cyhal_dma_dw_free(obj);
10002e3a:	4620      	mov	r0, r4
10002e3c:	f000 f82a 	bl	10002e94 <_cyhal_dma_dw_free>
    if (!obj->owned_by_configurator)
10002e40:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
10002e44:	b923      	cbnz	r3, 10002e50 <cyhal_dma_free+0x2e>
        cyhal_hwmgr_free(&obj->resource);
10002e46:	4620      	mov	r0, r4
}
10002e48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        cyhal_hwmgr_free(&obj->resource);
10002e4c:	f000 b94e 	b.w	100030ec <cyhal_hwmgr_free>
}
10002e50:	bd10      	pop	{r4, pc}
	...

10002e54 <_cyhal_dma_dw_has_enabled>:
    .ignore_modes = (cyhal_syspm_callback_mode_t)(CYHAL_SYSPM_BEFORE_TRANSITION | CYHAL_SYSPM_AFTER_DS_WFI_TRANSITION),
};

static bool _cyhal_dma_dw_has_enabled(void)
{
    for (uint8_t i = 0; i < _CYHAL_DMA_DW_NUM_CHANNELS; i++)
10002e54:	4b05      	ldr	r3, [pc, #20]	@ (10002e6c <_cyhal_dma_dw_has_enabled+0x18>)
{
10002e56:	2020      	movs	r0, #32
        if (NULL != _cyhal_dma_dw_config_structs[i])
10002e58:	f853 2b04 	ldr.w	r2, [r3], #4
10002e5c:	b922      	cbnz	r2, 10002e68 <_cyhal_dma_dw_has_enabled+0x14>
    for (uint8_t i = 0; i < _CYHAL_DMA_DW_NUM_CHANNELS; i++)
10002e5e:	3801      	subs	r0, #1
10002e60:	f010 00ff 	ands.w	r0, r0, #255	@ 0xff
10002e64:	d1f8      	bne.n	10002e58 <_cyhal_dma_dw_has_enabled+0x4>
10002e66:	4770      	bx	lr
            return true;
10002e68:	2001      	movs	r0, #1
    return false;
}
10002e6a:	4770      	bx	lr
10002e6c:	08002ab0 	.word	0x08002ab0

10002e70 <_cyhal_dma_dw_get_irqn>:
/** Gets the irqn corresponding to a particular cyhal_dma_t config struct */
static inline _cyhal_system_irq_t _cyhal_dma_dw_get_irqn(cyhal_dma_t *obj)
{
    // Some devices do not have contigious interrupts for all channels.
#if (CPUSS_DW0_PRESENT==1)
    if (obj->resource.block_num == 0 && obj->resource.channel_num < CYHAL_DMA_DW0_MAX_CONTIGUOUS_IRQ)
10002e70:	7843      	ldrb	r3, [r0, #1]
10002e72:	b92b      	cbnz	r3, 10002e80 <_cyhal_dma_dw_get_irqn+0x10>
10002e74:	7880      	ldrb	r0, [r0, #2]
10002e76:	280f      	cmp	r0, #15
10002e78:	d809      	bhi.n	10002e8e <_cyhal_dma_dw_get_irqn+0x1e>
    {
#if defined(COMPONENT_CAT1D)
        return (_cyhal_system_irq_t)((uint8_t)m33syscpuss_interrupts_dw0_0_IRQn + obj->resource.channel_num);
#else
        return (_cyhal_system_irq_t)((uint8_t)cpuss_interrupts_dw0_0_IRQn + obj->resource.channel_num);
10002e7a:	3032      	adds	r0, #50	@ 0x32
    #endif
#endif
#if (CPUSS_DW1_PRESENT==1)
    if (obj->resource.block_num == 1 && obj->resource.channel_num < CYHAL_DMA_DW1_MAX_CONTIGUOUS_IRQ)
    {
        return (_cyhal_system_irq_t)((uint16_t)cpuss_interrupts_dw1_0_IRQn + obj->resource.channel_num);
10002e7c:	b2c0      	uxtb	r0, r0
10002e7e:	4770      	bx	lr
    if (obj->resource.block_num == 1 && obj->resource.channel_num < CYHAL_DMA_DW1_MAX_CONTIGUOUS_IRQ)
10002e80:	2b01      	cmp	r3, #1
10002e82:	d104      	bne.n	10002e8e <_cyhal_dma_dw_get_irqn+0x1e>
10002e84:	7880      	ldrb	r0, [r0, #2]
10002e86:	280f      	cmp	r0, #15
10002e88:	d801      	bhi.n	10002e8e <_cyhal_dma_dw_get_irqn+0x1e>
        return (_cyhal_system_irq_t)((uint16_t)cpuss_interrupts_dw1_0_IRQn + obj->resource.channel_num);
10002e8a:	3042      	adds	r0, #66	@ 0x42
10002e8c:	e7f6      	b.n	10002e7c <_cyhal_dma_dw_get_irqn+0xc>

    CY_ASSERT(false);
#if (_CYHAL_IRQ_MUXING)
    return disconnected_IRQn;
#else
    return unconnected_IRQn;
10002e8e:	20f0      	movs	r0, #240	@ 0xf0
#endif
}
10002e90:	4770      	bx	lr
	...

10002e94 <_cyhal_dma_dw_free>:

    return _cyhal_dma_dw_stage(obj);
}

void _cyhal_dma_dw_free(cyhal_dma_t *obj)
{
10002e94:	b510      	push	{r4, lr}
10002e96:	4604      	mov	r4, r0
    Cy_DMA_Descriptor_DeInit(&obj->descriptor.dw);
10002e98:	3044      	adds	r0, #68	@ 0x44
10002e9a:	f001 fadf 	bl	1000445c <Cy_DMA_Descriptor_DeInit>
    Cy_DMA_Channel_DeInit(_cyhal_dma_dw_get_base(obj->resource.block_num), obj->resource.channel_num);
10002e9e:	4b17      	ldr	r3, [pc, #92]	@ (10002efc <_cyhal_dma_dw_free+0x68>)
    return block_num == 0 ? DW0 : DW1;
10002ea0:	7860      	ldrb	r0, [r4, #1]
    Cy_DMA_Channel_DeInit(_cyhal_dma_dw_get_base(obj->resource.block_num), obj->resource.channel_num);
10002ea2:	4a17      	ldr	r2, [pc, #92]	@ (10002f00 <_cyhal_dma_dw_free+0x6c>)
10002ea4:	78a1      	ldrb	r1, [r4, #2]
10002ea6:	2800      	cmp	r0, #0
10002ea8:	bf0c      	ite	eq
10002eaa:	4610      	moveq	r0, r2
10002eac:	4618      	movne	r0, r3
10002eae:	f001 fadd 	bl	1000446c <Cy_DMA_Channel_DeInit>

    _cyhal_irq_free(_cyhal_dma_dw_get_irqn(obj));
10002eb2:	4620      	mov	r0, r4
10002eb4:	f7ff ffdc 	bl	10002e70 <_cyhal_dma_dw_get_irqn>
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
10002eb8:	2800      	cmp	r0, #0
10002eba:	db0c      	blt.n	10002ed6 <_cyhal_dma_dw_free+0x42>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
10002ebc:	0943      	lsrs	r3, r0, #5
10002ebe:	4911      	ldr	r1, [pc, #68]	@ (10002f04 <_cyhal_dma_dw_free+0x70>)
10002ec0:	f000 001f 	and.w	r0, r0, #31
10002ec4:	3320      	adds	r3, #32
10002ec6:	2201      	movs	r2, #1
10002ec8:	4082      	lsls	r2, r0
10002eca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
10002ece:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
10002ed2:	f3bf 8f6f 	isb	sy
    _cyhal_dma_dw_config_structs[obj->resource.block_num * CPUSS_DW0_CH_NR + obj->resource.channel_num] = NULL;
10002ed6:	7862      	ldrb	r2, [r4, #1]
10002ed8:	78a3      	ldrb	r3, [r4, #2]
10002eda:	eb03 1302 	add.w	r3, r3, r2, lsl #4
10002ede:	4a0a      	ldr	r2, [pc, #40]	@ (10002f08 <_cyhal_dma_dw_free+0x74>)
10002ee0:	2100      	movs	r1, #0
10002ee2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    _cyhal_dma_dw_free_obj(obj);
#if CYHAL_DRIVER_AVAILABLE_SYSPM
    if (!_cyhal_dma_dw_has_enabled())
10002ee6:	f7ff ffb5 	bl	10002e54 <_cyhal_dma_dw_has_enabled>
10002eea:	4604      	mov	r4, r0
10002eec:	b920      	cbnz	r0, 10002ef8 <_cyhal_dma_dw_free+0x64>
    {
        _cyhal_syspm_unregister_peripheral_callback(&cyhal_dma_dw_pm_callback_args);
10002eee:	4807      	ldr	r0, [pc, #28]	@ (10002f0c <_cyhal_dma_dw_free+0x78>)
10002ef0:	f000 fd1a 	bl	10003928 <_cyhal_syspm_unregister_peripheral_callback>
        _cyhal_dma_dw_pm_transition_pending = false;
10002ef4:	4b06      	ldr	r3, [pc, #24]	@ (10002f10 <_cyhal_dma_dw_free+0x7c>)
10002ef6:	701c      	strb	r4, [r3, #0]
    }
#endif
}
10002ef8:	bd10      	pop	{r4, pc}
10002efa:	bf00      	nop
10002efc:	40281000 	.word	0x40281000
10002f00:	40280000 	.word	0x40280000
10002f04:	e000e100 	.word	0xe000e100
10002f08:	08002ab0 	.word	0x08002ab0
10002f0c:	08002318 	.word	0x08002318
10002f10:	08002b30 	.word	0x08002b30

10002f14 <_cyhal_dma_dw_is_busy>:
    return block_num == 0 ? DW0 : DW1;
10002f14:	7841      	ldrb	r1, [r0, #1]
10002f16:	4a07      	ldr	r2, [pc, #28]	@ (10002f34 <_cyhal_dma_dw_is_busy+0x20>)
10002f18:	4b07      	ldr	r3, [pc, #28]	@ (10002f38 <_cyhal_dma_dw_is_busy+0x24>)
10002f1a:	2900      	cmp	r1, #0
10002f1c:	bf18      	it	ne
10002f1e:	4613      	movne	r3, r2
{
#if CY_IP_M4CPUSS_DMA_VERSION == 1
    /* In DW_V1 the pending channel information is stored in the PENDING
     * register of the DW block and is a bit field of all pending or active
     * channels */
    return _cyhal_dma_dw_get_base(obj->resource.block_num)->PENDING & (1 << obj->resource.channel_num);
10002f20:	7881      	ldrb	r1, [r0, #2]
10002f22:	689a      	ldr	r2, [r3, #8]
10002f24:	2301      	movs	r3, #1
10002f26:	408b      	lsls	r3, r1
10002f28:	4213      	tst	r3, r2
#else
    // Should never reach here. Just silencing compiler warnings.
    CY_ASSERT(false);
    return false;
#endif
}
10002f2a:	bf14      	ite	ne
10002f2c:	2001      	movne	r0, #1
10002f2e:	2000      	moveq	r0, #0
10002f30:	4770      	bx	lr
10002f32:	bf00      	nop
10002f34:	40281000 	.word	0x40281000
10002f38:	40280000 	.word	0x40280000

10002f3c <_cyhal_dma_dw_pm_callback>:
    switch(mode)
10002f3c:	2902      	cmp	r1, #2
{
10002f3e:	b538      	push	{r3, r4, r5, lr}
    switch(mode)
10002f40:	d01a      	beq.n	10002f78 <_cyhal_dma_dw_pm_callback+0x3c>
10002f42:	2908      	cmp	r1, #8
10002f44:	d018      	beq.n	10002f78 <_cyhal_dma_dw_pm_callback+0x3c>
10002f46:	2901      	cmp	r1, #1
10002f48:	d113      	bne.n	10002f72 <_cyhal_dma_dw_pm_callback+0x36>
10002f4a:	4d0d      	ldr	r5, [pc, #52]	@ (10002f80 <_cyhal_dma_dw_pm_callback+0x44>)
            for (uint8_t i = 0; i < _CYHAL_DMA_DW_NUM_CHANNELS && !block_transition; i++)
10002f4c:	2400      	movs	r4, #0
                block_transition |= (_cyhal_dma_dw_config_structs[i] != NULL) && _cyhal_dma_dw_is_busy(_cyhal_dma_dw_config_structs[i]);
10002f4e:	f855 0b04 	ldr.w	r0, [r5], #4
10002f52:	b108      	cbz	r0, 10002f58 <_cyhal_dma_dw_pm_callback+0x1c>
10002f54:	f7ff ffde 	bl	10002f14 <_cyhal_dma_dw_is_busy>
            for (uint8_t i = 0; i < _CYHAL_DMA_DW_NUM_CHANNELS && !block_transition; i++)
10002f58:	3401      	adds	r4, #1
10002f5a:	b2e4      	uxtb	r4, r4
10002f5c:	2c20      	cmp	r4, #32
                block_transition |= (_cyhal_dma_dw_config_structs[i] != NULL) && _cyhal_dma_dw_is_busy(_cyhal_dma_dw_config_structs[i]);
10002f5e:	f000 0301 	and.w	r3, r0, #1
            for (uint8_t i = 0; i < _CYHAL_DMA_DW_NUM_CHANNELS && !block_transition; i++)
10002f62:	d002      	beq.n	10002f6a <_cyhal_dma_dw_pm_callback+0x2e>
10002f64:	2800      	cmp	r0, #0
10002f66:	d0f2      	beq.n	10002f4e <_cyhal_dma_dw_pm_callback+0x12>
10002f68:	2301      	movs	r3, #1
            _cyhal_dma_dw_pm_transition_pending = !block_transition;
10002f6a:	4a06      	ldr	r2, [pc, #24]	@ (10002f84 <_cyhal_dma_dw_pm_callback+0x48>)
10002f6c:	f083 0301 	eor.w	r3, r3, #1
10002f70:	7013      	strb	r3, [r2, #0]
}
10002f72:	4b04      	ldr	r3, [pc, #16]	@ (10002f84 <_cyhal_dma_dw_pm_callback+0x48>)
10002f74:	7818      	ldrb	r0, [r3, #0]
10002f76:	bd38      	pop	{r3, r4, r5, pc}
            _cyhal_dma_dw_pm_transition_pending = false;
10002f78:	4b02      	ldr	r3, [pc, #8]	@ (10002f84 <_cyhal_dma_dw_pm_callback+0x48>)
10002f7a:	2200      	movs	r2, #0
10002f7c:	701a      	strb	r2, [r3, #0]
            break;
10002f7e:	e7f8      	b.n	10002f72 <_cyhal_dma_dw_pm_callback+0x36>
10002f80:	08002ab0 	.word	0x08002ab0
10002f84:	08002b30 	.word	0x08002b30

10002f88 <_cyhal_dma_dw_disconnect_digital>:
    return CY_RSLT_SUCCESS;
}

cy_rslt_t _cyhal_dma_dw_disconnect_digital(cyhal_dma_t *obj, cyhal_source_t source, cyhal_dma_input_t input)
{
    if(input != CYHAL_DMA_INPUT_TRIGGER_SINGLE_ELEMENT &&
10002f88:	2a02      	cmp	r2, #2
{
10002f8a:	b510      	push	{r4, lr}
10002f8c:	4604      	mov	r4, r0
10002f8e:	4608      	mov	r0, r1
    if(input != CYHAL_DMA_INPUT_TRIGGER_SINGLE_ELEMENT &&
10002f90:	d810      	bhi.n	10002fb4 <_cyhal_dma_dw_disconnect_digital+0x2c>
    CY_ASSERT(obj->source != CYHAL_TRIGGER_CPUSS_ZERO);

    // There is no option to totally disable. Just reset to default.
    // NOTE: Use .interruptType since it matches the desired .triggerInType from configure(), but
    // is not modified by connect/disconnect functions
    obj->descriptor.dw.ctl &= ~CY_DMA_CTL_TR_IN_TYPE_Msk;
10002f92:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    return (cyhal_dest_t)(CYHAL_TRIGGER_CPUSS_DW0_TR_IN0 + (block_num * CPUSS_DW0_CH_NR) + channel_num);
10002f94:	7861      	ldrb	r1, [r4, #1]
    obj->descriptor.dw.ctl &= ~CY_DMA_CTL_TR_IN_TYPE_Msk;
10002f96:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
    obj->descriptor.dw.ctl |= _VAL2FLD(CY_DMA_CTL_TR_IN_TYPE, _cyhal_dma_dw_default_descriptor_config.interruptType);
10002f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
10002f9e:	6463      	str	r3, [r4, #68]	@ 0x44
    return (cyhal_dest_t)(CYHAL_TRIGGER_CPUSS_DW0_TR_IN0 + (block_num * CPUSS_DW0_CH_NR) + channel_num);
10002fa0:	78a3      	ldrb	r3, [r4, #2]
10002fa2:	3302      	adds	r3, #2
    SCB_CleanDCache_by_Addr((void *)&(obj->descriptor), sizeof(obj->descriptor));
    #endif /* defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) */

    cyhal_dest_t dest = _cyhal_dma_dw_get_dest(obj->resource.block_num, obj->resource.channel_num);

    cy_rslt_t rslt = _cyhal_disconnect_signal(source, dest);
10002fa4:	eb03 1101 	add.w	r1, r3, r1, lsl #4
10002fa8:	f000 fa32 	bl	10003410 <_cyhal_disconnect_signal>
    if (CY_RSLT_SUCCESS == rslt)
10002fac:	b908      	cbnz	r0, 10002fb2 <_cyhal_dma_dw_disconnect_digital+0x2a>
    {
        obj->source = CYHAL_TRIGGER_CPUSS_ZERO;
10002fae:	f8a4 0070 	strh.w	r0, [r4, #112]	@ 0x70
    }

    return rslt;
}
10002fb2:	bd10      	pop	{r4, pc}
        return CYHAL_DMA_RSLT_ERR_INVALID_PARAMETER;
10002fb4:	4800      	ldr	r0, [pc, #0]	@ (10002fb8 <_cyhal_dma_dw_disconnect_digital+0x30>)
10002fb6:	e7fc      	b.n	10002fb2 <_cyhal_dma_dw_disconnect_digital+0x2a>
10002fb8:	04020601 	.word	0x04020601

10002fbc <_cyhal_dma_dw_disable_output>:

cy_rslt_t _cyhal_dma_dw_disable_output(cyhal_dma_t *obj, cyhal_dma_output_t output)
{
    if(output != CYHAL_DMA_OUTPUT_TRIGGER_SINGLE_ELEMENT &&
10002fbc:	2902      	cmp	r1, #2
       output != CYHAL_DMA_OUTPUT_TRIGGER_SINGLE_BURST &&
       output != CYHAL_DMA_OUTPUT_TRIGGER_ALL_ELEMENTS)
        return CYHAL_DMA_RSLT_ERR_INVALID_PARAMETER;

    // There is no option to totally disable. Just reset to default.
    obj->descriptor.dw.ctl &= ~CY_DMA_CTL_TR_OUT_TYPE_Msk;
10002fbe:	bf9f      	itttt	ls
10002fc0:	6c43      	ldrls	r3, [r0, #68]	@ 0x44
    obj->descriptor.dw.ctl |= _VAL2FLD(CY_DMA_CTL_TR_OUT_TYPE, _cyhal_dma_dw_default_descriptor_config.triggerOutType);
10002fc2:	f043 0330 	orrls.w	r3, r3, #48	@ 0x30
10002fc6:	6443      	strls	r3, [r0, #68]	@ 0x44
    #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    SCB_CleanDCache_by_Addr((void *)&(obj->descriptor), sizeof(obj->descriptor));
    #endif /* defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) */

    return CY_RSLT_SUCCESS;
10002fc8:	2000      	movls	r0, #0
        return CYHAL_DMA_RSLT_ERR_INVALID_PARAMETER;
10002fca:	bf88      	it	hi
10002fcc:	4800      	ldrhi	r0, [pc, #0]	@ (10002fd0 <_cyhal_dma_dw_disable_output+0x14>)
}
10002fce:	4770      	bx	lr
10002fd0:	04020601 	.word	0x04020601

10002fd4 <_cyhal_get_bit_position>:
static cy_rslt_t _cyhal_get_bit_position(cyhal_resource_t type, uint8_t block, uint8_t channel, uint16_t* bitPosition)
{
    cy_rslt_t result;
#if defined(COMPONENT_CAT1A) || defined(COMPONENT_CAT1B) || defined(COMPONENT_CAT1C) || defined(COMPONENT_CAT1D)
    /* For backwards compatability. */
    if (type == CYHAL_RSC_CLKPATH)
10002fd4:	2804      	cmp	r0, #4
{
10002fd6:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (type == CYHAL_RSC_CLKPATH)
10002fd8:	d016      	beq.n	10003008 <_cyhal_get_bit_position+0x34>
        channel = block;
        block = CYHAL_CLOCK_BLOCK_PATHMUX;
        type = CYHAL_RSC_CLOCK;
    }
#endif
    result =  (type < CYHAL_RSC_INVALID) ? CY_RSLT_SUCCESS : CYHAL_HWMGR_RSLT_ERR_INVALID;
10002fda:	281d      	cmp	r0, #29
10002fdc:	d812      	bhi.n	10003004 <_cyhal_get_bit_position+0x30>
    return (cyhal_has_channels & (1 << type)) > 0;
}

static inline uint16_t _cyhal_get_resource_offset(cyhal_resource_t type)
{
    return cyhal_resource_offsets[type];
10002fde:	4d1d      	ldr	r5, [pc, #116]	@ (10003054 <_cyhal_get_bit_position+0x80>)
    if( result == CY_RSLT_SUCCESS )
    {
        uint16_t offsetRsc = _cyhal_get_resource_offset(type);
        // Offset that is one past the beginning of the next resource (or one past the end of the array).
        // Our offset must be strictly less than that
        uint16_t offsetEndOfRsc = ((1u + type) < _CYHAL_RESOURCES)
10002fe0:	281d      	cmp	r0, #29
10002fe2:	f835 6010 	ldrh.w	r6, [r5, r0, lsl #1]
10002fe6:	d02f      	beq.n	10003048 <_cyhal_get_bit_position+0x74>
            ? _cyhal_get_resource_offset((cyhal_resource_t)(type + 1))
10002fe8:	1c44      	adds	r4, r0, #1
10002fea:	b2e4      	uxtb	r4, r4
    return (cyhal_has_channels & (1 << type)) > 0;
10002fec:	2701      	movs	r7, #1
    return cyhal_resource_offsets[type];
10002fee:	f835 4014 	ldrh.w	r4, [r5, r4, lsl #1]
    return (cyhal_has_channels & (1 << type)) > 0;
10002ff2:	4d19      	ldr	r5, [pc, #100]	@ (10003058 <_cyhal_get_bit_position+0x84>)
10002ff4:	4087      	lsls	r7, r0
10002ff6:	403d      	ands	r5, r7
            : CY_TOTAL_ALLOCATABLE_ITEMS;

        if (_cyhal_uses_channels(type))
10002ff8:	b345      	cbz	r5, 1000304c <_cyhal_get_bit_position+0x78>
}

static inline const _cyhal_hwmgr_offset_t* _cyhal_get_block_offsets(cyhal_resource_t type)
{
    switch (type)
10002ffa:	3803      	subs	r0, #3
10002ffc:	b2c0      	uxtb	r0, r0
10002ffe:	2818      	cmp	r0, #24
10003000:	d906      	bls.n	10003010 <_cyhal_get_bit_position+0x3c>
        {
            const _cyhal_hwmgr_offset_t* blockOffsets = _cyhal_get_block_offsets(type);
            *bitPosition = offsetEndOfRsc;
10003002:	801c      	strh	r4, [r3, #0]
            *bitPosition = offsetRsc + block;
        }

        result = (*bitPosition < offsetEndOfRsc)
            ? CY_RSLT_SUCCESS
            : CYHAL_HWMGR_RSLT_ERR_INVALID;
10003004:	4815      	ldr	r0, [pc, #84]	@ (1000305c <_cyhal_get_bit_position+0x88>)
    }
    return result;
}
10003006:	bdf0      	pop	{r4, r5, r6, r7, pc}
        channel = block;
10003008:	460a      	mov	r2, r1
        type = CYHAL_RSC_CLOCK;
1000300a:	2005      	movs	r0, #5
        block = CYHAL_CLOCK_BLOCK_PATHMUX;
1000300c:	210d      	movs	r1, #13
1000300e:	e7e6      	b.n	10002fde <_cyhal_get_bit_position+0xa>
10003010:	4d13      	ldr	r5, [pc, #76]	@ (10003060 <_cyhal_get_bit_position+0x8c>)
            *bitPosition = offsetEndOfRsc;
10003012:	801c      	strh	r4, [r3, #0]
10003014:	f855 5020 	ldr.w	r5, [r5, r0, lsl #2]
            if (blockOffsets != NULL)
10003018:	2d00      	cmp	r5, #0
1000301a:	d0f3      	beq.n	10003004 <_cyhal_get_bit_position+0x30>
}

// Gets the number of block offset entries, only valid for blocks which have channels.
static inline uint8_t _cyhal_get_block_offset_length(cyhal_resource_t type)
{
    switch (type)
1000301c:	4f11      	ldr	r7, [pc, #68]	@ (10003064 <_cyhal_get_bit_position+0x90>)
1000301e:	5c38      	ldrb	r0, [r7, r0]
                if (block < blocks)
10003020:	4288      	cmp	r0, r1
10003022:	d9ef      	bls.n	10003004 <_cyhal_get_bit_position+0x30>
                    *bitPosition = offsetRsc + blockOffsets[block] + channel;
10003024:	f835 c011 	ldrh.w	ip, [r5, r1, lsl #1]
10003028:	004f      	lsls	r7, r1, #1
1000302a:	4432      	add	r2, r6
                    if ((block + 1) < blocks)
1000302c:	3101      	adds	r1, #1
                    *bitPosition = offsetRsc + blockOffsets[block] + channel;
1000302e:	4462      	add	r2, ip
                    if ((block + 1) < blocks)
10003030:	4281      	cmp	r1, r0
                    *bitPosition = offsetRsc + blockOffsets[block] + channel;
10003032:	801a      	strh	r2, [r3, #0]
                    if ((block + 1) < blocks)
10003034:	da03      	bge.n	1000303e <_cyhal_get_bit_position+0x6a>
                        offsetEndOfRsc = offsetRsc + blockOffsets[block + 1];
10003036:	443d      	add	r5, r7
10003038:	886c      	ldrh	r4, [r5, #2]
1000303a:	4434      	add	r4, r6
1000303c:	b2a4      	uxth	r4, r4
            : CYHAL_HWMGR_RSLT_ERR_INVALID;
1000303e:	881b      	ldrh	r3, [r3, #0]
10003040:	42a3      	cmp	r3, r4
10003042:	d2df      	bcs.n	10003004 <_cyhal_get_bit_position+0x30>
10003044:	2000      	movs	r0, #0
    return result;
10003046:	e7de      	b.n	10003006 <_cyhal_get_bit_position+0x32>
        uint16_t offsetEndOfRsc = ((1u + type) < _CYHAL_RESOURCES)
10003048:	f44f 7486 	mov.w	r4, #268	@ 0x10c
            *bitPosition = offsetRsc + block;
1000304c:	1872      	adds	r2, r6, r1
1000304e:	801a      	strh	r2, [r3, #0]
10003050:	e7f5      	b.n	1000303e <_cyhal_get_bit_position+0x6a>
10003052:	bf00      	nop
10003054:	1000c944 	.word	0x1000c944
10003058:	0c0a0b28 	.word	0x0c0a0b28
1000305c:	04020d00 	.word	0x04020d00
10003060:	1000c860 	.word	0x1000c860
10003064:	1000c8c4 	.word	0x1000c8c4

10003068 <cyhal_hwmgr_init>:
*******************************************************************************/

cy_rslt_t cyhal_hwmgr_init(void)
{
    return CY_RSLT_SUCCESS;
}
10003068:	2000      	movs	r0, #0
1000306a:	4770      	bx	lr

1000306c <cyhal_hwmgr_reserve>:

cy_rslt_t cyhal_hwmgr_reserve(const cyhal_resource_inst_t* resource)
{
1000306c:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
10003070:	4604      	mov	r4, r0
    bool isSet;
    uint32_t state = cyhal_system_critical_section_enter();
10003072:	f7ff fd82 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
    cy_rslt_t rslt = _cyhal_is_set(cyhal_used, resource->type, resource->block_num, resource->channel_num, &isSet);
10003076:	f894 8000 	ldrb.w	r8, [r4]
1000307a:	7861      	ldrb	r1, [r4, #1]
1000307c:	78a2      	ldrb	r2, [r4, #2]
    uint32_t state = cyhal_system_critical_section_enter();
1000307e:	4606      	mov	r6, r0
    cy_rslt_t status = _cyhal_get_bit_position(type, block, channel, &bitPosition);
10003080:	f10d 030e 	add.w	r3, sp, #14
10003084:	4640      	mov	r0, r8
10003086:	e9cd 1200 	strd	r1, r2, [sp]
1000308a:	f7ff ffa3 	bl	10002fd4 <_cyhal_get_bit_position>
    if (status == CY_RSLT_SUCCESS)
1000308e:	4604      	mov	r4, r0
10003090:	b9f8      	cbnz	r0, 100030d2 <cyhal_hwmgr_reserve+0x66>
        uint8_t byte = (uint8_t)(bitPosition >> CY_BYTE_NUM_SHIFT);
10003092:	f8bd 300e 	ldrh.w	r3, [sp, #14]
        *isSet = (used[byte] & (1 << bit));
10003096:	4f13      	ldr	r7, [pc, #76]	@ (100030e4 <cyhal_hwmgr_reserve+0x78>)
10003098:	f3c3 00c7 	ubfx	r0, r3, #3, #8
1000309c:	2501      	movs	r5, #1
1000309e:	5c38      	ldrb	r0, [r7, r0]
100030a0:	f003 0307 	and.w	r3, r3, #7
100030a4:	fa05 f303 	lsl.w	r3, r5, r3
    if (rslt == CY_RSLT_SUCCESS && isSet)
100030a8:	4218      	tst	r0, r3
100030aa:	d119      	bne.n	100030e0 <cyhal_hwmgr_reserve+0x74>
    cy_rslt_t status = _cyhal_get_bit_position(type, block, channel, &bitPosition);
100030ac:	e9dd 1200 	ldrd	r1, r2, [sp]
100030b0:	f10d 030e 	add.w	r3, sp, #14
100030b4:	4640      	mov	r0, r8
100030b6:	f7ff ff8d 	bl	10002fd4 <_cyhal_get_bit_position>
    if (status == CY_RSLT_SUCCESS)
100030ba:	4604      	mov	r4, r0
100030bc:	b948      	cbnz	r0, 100030d2 <cyhal_hwmgr_reserve+0x66>
        uint8_t byte = (uint8_t)(bitPosition >> CY_BYTE_NUM_SHIFT);
100030be:	f8bd 300e 	ldrh.w	r3, [sp, #14]
        used[byte] |= (1 << bit);
100030c2:	f3c3 02c7 	ubfx	r2, r3, #3, #8
100030c6:	f003 0307 	and.w	r3, r3, #7
100030ca:	409d      	lsls	r5, r3
100030cc:	5cbb      	ldrb	r3, [r7, r2]
100030ce:	431d      	orrs	r5, r3
100030d0:	54bd      	strb	r5, [r7, r2]

    if (rslt == CY_RSLT_SUCCESS)
    {
        rslt = _cyhal_set_bit(cyhal_used, resource->type, resource->block_num, resource->channel_num);
    }
    cyhal_system_critical_section_exit(state);
100030d2:	4630      	mov	r0, r6
100030d4:	f7ff fd55 	bl	10002b82 <Cy_SysLib_ExitCriticalSection>

    return rslt;
}
100030d8:	4620      	mov	r0, r4
100030da:	b004      	add	sp, #16
100030dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        rslt = CYHAL_HWMGR_RSLT_ERR_INUSE;
100030e0:	4c01      	ldr	r4, [pc, #4]	@ (100030e8 <cyhal_hwmgr_reserve+0x7c>)
100030e2:	e7f6      	b.n	100030d2 <cyhal_hwmgr_reserve+0x66>
100030e4:	08002b31 	.word	0x08002b31
100030e8:	04020d01 	.word	0x04020d01

100030ec <cyhal_hwmgr_free>:

void cyhal_hwmgr_free(const cyhal_resource_inst_t* resource)
{
100030ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
100030ee:	4604      	mov	r4, r0
    uint32_t state = cyhal_system_critical_section_enter();
100030f0:	f7ff fd43 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
    cy_rslt_t status = _cyhal_get_bit_position(type, block, channel, &bitPosition);
100030f4:	78a2      	ldrb	r2, [r4, #2]
100030f6:	7861      	ldrb	r1, [r4, #1]
    uint32_t state = cyhal_system_critical_section_enter();
100030f8:	4605      	mov	r5, r0
    cy_rslt_t status = _cyhal_get_bit_position(type, block, channel, &bitPosition);
100030fa:	f10d 0306 	add.w	r3, sp, #6
100030fe:	7820      	ldrb	r0, [r4, #0]
10003100:	f7ff ff68 	bl	10002fd4 <_cyhal_get_bit_position>
    if (status == CY_RSLT_SUCCESS)
10003104:	b960      	cbnz	r0, 10003120 <cyhal_hwmgr_free+0x34>
        uint8_t byte = (uint8_t)(bitPosition >> CY_BYTE_NUM_SHIFT);
10003106:	f8bd 3006 	ldrh.w	r3, [sp, #6]
        used[byte] &= ~(1 << bit);
1000310a:	4808      	ldr	r0, [pc, #32]	@ (1000312c <cyhal_hwmgr_free+0x40>)
1000310c:	f3c3 01c7 	ubfx	r1, r3, #3, #8
10003110:	2201      	movs	r2, #1
10003112:	f003 0307 	and.w	r3, r3, #7
10003116:	409a      	lsls	r2, r3
10003118:	5c43      	ldrb	r3, [r0, r1]
1000311a:	ea23 0302 	bic.w	r3, r3, r2
1000311e:	5443      	strb	r3, [r0, r1]
    cy_rslt_t rslt = _cyhal_clear_bit(cyhal_used, resource->type, resource->block_num, resource->channel_num);
    CY_UNUSED_PARAMETER(rslt); /* CY_ASSERT only processes in DEBUG, ignores for others */
    CY_ASSERT(CY_RSLT_SUCCESS == rslt);
    cyhal_system_critical_section_exit(state);
10003120:	4628      	mov	r0, r5
}
10003122:	b003      	add	sp, #12
10003124:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    cyhal_system_critical_section_exit(state);
10003128:	f7ff bd2b 	b.w	10002b82 <Cy_SysLib_ExitCriticalSection>
1000312c:	08002b31 	.word	0x08002b31

10003130 <get_peri_block_from_trigger>:
        {
            blk_idx=i;
        }
    }
    return blk_idx;
}
10003130:	2000      	movs	r0, #0
10003132:	4770      	bx	lr

10003134 <_cyhal_read_mux_input_idx>:
    else
    {
        mux_reg = PERI_TR_GR_TR_CTL(mux_group, mux_output_idx);
    }
#else // CY_IP_MXPERI_VERSION == 1
    mux_reg = PERI_TR_GR_TR_CTL(mux_group, mux_output_idx);
10003134:	4b07      	ldr	r3, [pc, #28]	@ (10003154 <_cyhal_read_mux_input_idx+0x20>)
10003136:	681a      	ldr	r2, [r3, #0]
{
10003138:	b510      	push	{r4, lr}
    mux_reg = PERI_TR_GR_TR_CTL(mux_group, mux_output_idx);
1000313a:	f8b2 3074 	ldrh.w	r3, [r2, #116]	@ 0x74
1000313e:	6894      	ldr	r4, [r2, #8]
10003140:	f8b2 2076 	ldrh.w	r2, [r2, #118]	@ 0x76
10003144:	4423      	add	r3, r4
10003146:	fb00 3002 	mla	r0, r0, r2, r3
1000314a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
1000314e:	6808      	ldr	r0, [r1, #0]
#if (CY_IP_MXPERI_VERSION >= 1u) || (CY_IP_MXSPERI >= 1u)
    return _FLD2VAL(PERI_TR_GR_TR_OUT_CTL_TR_SEL, mux_reg);
#elif CY_IP_M0S8PERI_VERSION == 1u
    return _FLD2VAL(PERI_TR_CTL_TR_SEL, mux_reg);
#endif
}
10003150:	b2c0      	uxtb	r0, r0
10003152:	bd10      	pop	{r4, pc}
10003154:	08002c40 	.word	0x08002c40

10003158 <_cyhal_interconnect_change_connection_direct>:
    }
}
#elif CY_IP_MXPERI_VERSION == 1u
/* Change a HAL trigger connection where a mux is involved */
static cy_rslt_t _cyhal_interconnect_change_connection_direct(uint8_t mux, uint8_t input_idx, uint8_t output_idx, cyhal_signal_type_t type, bool connect)
{
10003158:	b570      	push	{r4, r5, r6, lr}
1000315a:	f89d 5010 	ldrb.w	r5, [sp, #16]
1000315e:	4604      	mov	r4, r0
    if (connect)
10003160:	b185      	cbz	r5, 10003184 <_cyhal_interconnect_change_connection_direct+0x2c>
    return ((uint32_t)(mux_group - _CYHAL_INTERCONNECT_BASE_IDX[get_peri_block_from_trigger(mux_group)]));
10003162:	f7ff ffe5 	bl	10003130 <get_peri_block_from_trigger>
    {
        uint32_t in_trig = CY_TRIGMUX_INPUT_LINE(mux, input_idx);
        uint32_t out_trig = CY_TRIGMUX_OUTPUT_LINE(mux, output_idx);
10003166:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
1000316a:	ea42 4500 	orr.w	r5, r2, r0, lsl #16
        uint32_t in_trig = CY_TRIGMUX_INPUT_LINE(mux, input_idx);
1000316e:	ea41 2404 	orr.w	r4, r1, r4, lsl #8

        return Cy_TrigMux_Connect(in_trig, out_trig, false, (en_trig_type_t)type);
10003172:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
10003176:	f045 4180 	orr.w	r1, r5, #1073741824	@ 0x40000000
1000317a:	2200      	movs	r2, #0
    else
    {
        PERI_TR_GR_TR_CTL(mux, output_idx) = 0;
        return CY_RSLT_SUCCESS;
    }
}
1000317c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        return Cy_TrigMux_Connect(in_trig, out_trig, false, (en_trig_type_t)type);
10003180:	f003 bac2 	b.w	10006708 <Cy_TrigMux_Connect>
        PERI_TR_GR_TR_CTL(mux, output_idx) = 0;
10003184:	4b07      	ldr	r3, [pc, #28]	@ (100031a4 <_cyhal_interconnect_change_connection_direct+0x4c>)
10003186:	6819      	ldr	r1, [r3, #0]
10003188:	6888      	ldr	r0, [r1, #8]
1000318a:	f8b1 3074 	ldrh.w	r3, [r1, #116]	@ 0x74
1000318e:	f8b1 1076 	ldrh.w	r1, [r1, #118]	@ 0x76
10003192:	4403      	add	r3, r0
10003194:	fb04 3001 	mla	r0, r4, r1, r3
10003198:	eb00 0082 	add.w	r0, r0, r2, lsl #2
1000319c:	6005      	str	r5, [r0, #0]
}
1000319e:	4628      	mov	r0, r5
100031a0:	bd70      	pop	{r4, r5, r6, pc}
100031a2:	bf00      	nop
100031a4:	08002c40 	.word	0x08002c40

100031a8 <_cyhal_interconnect_check_connection>:
#endif /* #if CY_IP_MXPERI_VERSION >= 2u || CY_IP_M0S8PERI_VERSION == 1u */

// Since both connect and disconnect need to derive mux group(s) and trigger
// indices, use this func to avoid duplicate code.
static cy_rslt_t _cyhal_interconnect_check_connection(cyhal_source_t source, cyhal_dest_t dest, cyhal_connect_type_t connect)
{
100031a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
100031ac:	4614      	mov	r4, r2
                : _cyhal_interconnect_change_connection_direct(mux_group, mux_group_1to1_offset, source_idx, dest_idx, type, connect == CYHAL_CONNECT_TYPE_CONNECT);
        }
    }
    return CYHAL_INTERCONNECT_RSLT_INVALID_CONNECTION;
#elif CY_IP_MXPERI_VERSION == 1u
    uint8_t dest_mux_group = cyhal_dest_to_mux[dest];
100031ae:	4a8e      	ldr	r2, [pc, #568]	@ (100033e8 <_cyhal_interconnect_check_connection+0x240>)
100031b0:	5c57      	ldrb	r7, [r2, r1]
    uint8_t dest_mux_output_idx = cyhal_mux_dest_index[dest];
100031b2:	4a8e      	ldr	r2, [pc, #568]	@ (100033ec <_cyhal_interconnect_check_connection+0x244>)
{
100031b4:	b087      	sub	sp, #28
    uint8_t dest_mux_output_idx = cyhal_mux_dest_index[dest];
100031b6:	5c53      	ldrb	r3, [r2, r1]
100031b8:	9302      	str	r3, [sp, #8]

    // Special case 1: DW sources connect to USB_DMA_BURSTEND destinations directly
    // through mux 9 so handle here.
    if(dest_mux_group == 9)
100031ba:	2f09      	cmp	r7, #9
    cyhal_internal_source_t internal_src = _CYHAL_TRIGGER_GET_SOURCE_SIGNAL(source);
100031bc:	ea4f 0650 	mov.w	r6, r0, lsr #1
    cyhal_signal_type_t type = _CYHAL_TRIGGER_GET_SOURCE_TYPE(source);
100031c0:	f000 0b01 	and.w	fp, r0, #1
    if(dest_mux_group == 9)
100031c4:	d12b      	bne.n	1000321e <_cyhal_interconnect_check_connection+0x76>
    {
        if((internal_src < _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT0) || (internal_src > _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT15))
100031c6:	1fb2      	subs	r2, r6, #6
100031c8:	2a1f      	cmp	r2, #31
100031ca:	d904      	bls.n	100031d6 <_cyhal_interconnect_check_connection+0x2e>
            return CYHAL_INTERCONNECT_RSLT_INVALID_CONNECTION;
100031cc:	4a88      	ldr	r2, [pc, #544]	@ (100033f0 <_cyhal_interconnect_check_connection+0x248>)
        : _cyhal_interconnect_change_connection_indirect(source_mux_group, source_mux_input_idx, source_mux_output_idx,
            dest_mux_group, dest_mux_input_idx, dest_mux_output_idx, type, connect == CYHAL_CONNECT_TYPE_CONNECT);
#else
#error Unrecognized PERI version
#endif
}
100031ce:	4610      	mov	r0, r2
100031d0:	b007      	add	sp, #28
100031d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if((dest < CYHAL_TRIGGER_USB_DMA_BURSTEND0) || (dest > CYHAL_TRIGGER_USB_DMA_BURSTEND7))
100031d6:	f46f 75eb 	mvn.w	r5, #470	@ 0x1d6
100031da:	194a      	adds	r2, r1, r5
100031dc:	b292      	uxth	r2, r2
100031de:	2a07      	cmp	r2, #7
100031e0:	d8f4      	bhi.n	100031cc <_cyhal_interconnect_check_connection+0x24>
        uint8_t set_input_idx = _cyhal_read_mux_input_idx(9, mux9_output_idx);
100031e2:	b2d2      	uxtb	r2, r2
100031e4:	4611      	mov	r1, r2
100031e6:	4638      	mov	r0, r7
100031e8:	9202      	str	r2, [sp, #8]
100031ea:	f7ff ffa3 	bl	10003134 <_cyhal_read_mux_input_idx>
        if ((CYHAL_CONNECT_TYPE_DISCONNECT != connect) && (set_input_idx != 0))
100031ee:	2c02      	cmp	r4, #2
100031f0:	9a02      	ldr	r2, [sp, #8]
100031f2:	d002      	beq.n	100031fa <_cyhal_interconnect_check_connection+0x52>
100031f4:	b120      	cbz	r0, 10003200 <_cyhal_interconnect_check_connection+0x58>
            return CYHAL_INTERCONNECT_RSLT_ALREADY_CONNECTED;
100031f6:	4a7f      	ldr	r2, [pc, #508]	@ (100033f4 <_cyhal_interconnect_check_connection+0x24c>)
100031f8:	e7e9      	b.n	100031ce <_cyhal_interconnect_check_connection+0x26>
        else if ((CYHAL_CONNECT_TYPE_DISCONNECT == connect) && (set_input_idx == 0))
100031fa:	b920      	cbnz	r0, 10003206 <_cyhal_interconnect_check_connection+0x5e>
            : CYHAL_INTERCONNECT_RSLT_INVALID_CONNECTION;
100031fc:	4a7e      	ldr	r2, [pc, #504]	@ (100033f8 <_cyhal_interconnect_check_connection+0x250>)
100031fe:	e7e6      	b.n	100031ce <_cyhal_interconnect_check_connection+0x26>
                : _cyhal_interconnect_change_connection_direct(9, mux9_input_idx, mux9_output_idx, type, connect == CYHAL_CONNECT_TYPE_CONNECT);
10003200:	b90c      	cbnz	r4, 10003206 <_cyhal_interconnect_check_connection+0x5e>
10003202:	2200      	movs	r2, #0
10003204:	e7e3      	b.n	100031ce <_cyhal_interconnect_check_connection+0x26>
10003206:	1e60      	subs	r0, r4, #1
10003208:	4244      	negs	r4, r0
1000320a:	4144      	adcs	r4, r0
        uint16_t mux9_input_idx = (uint16_t)(internal_src - _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT0) + 1;
1000320c:	1f71      	subs	r1, r6, #5
                : _cyhal_interconnect_change_connection_direct(9, mux9_input_idx, mux9_output_idx, type, connect == CYHAL_CONNECT_TYPE_CONNECT);
1000320e:	9400      	str	r4, [sp, #0]
10003210:	465b      	mov	r3, fp
10003212:	b2c9      	uxtb	r1, r1
10003214:	2009      	movs	r0, #9
                : _cyhal_interconnect_change_connection_direct(10, mux10_input_idx, mux10_output_idx, type, connect == CYHAL_CONNECT_TYPE_CONNECT);
10003216:	f7ff ff9f 	bl	10003158 <_cyhal_interconnect_change_connection_direct>
1000321a:	4602      	mov	r2, r0
1000321c:	e7d7      	b.n	100031ce <_cyhal_interconnect_check_connection+0x26>
    if((dest_mux_group == 10) && (dest >= CYHAL_TRIGGER_UDB_TR_DW_ACK0) && (dest <= CYHAL_TRIGGER_UDB_TR_DW_ACK7))
1000321e:	2f0a      	cmp	r7, #10
10003220:	d134      	bne.n	1000328c <_cyhal_interconnect_check_connection+0xe4>
10003222:	f46f 72e6 	mvn.w	r2, #460	@ 0x1cc
10003226:	188a      	adds	r2, r1, r2
10003228:	b292      	uxth	r2, r2
1000322a:	2a07      	cmp	r2, #7
1000322c:	d839      	bhi.n	100032a2 <_cyhal_interconnect_check_connection+0xfa>
        if((internal_src < _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT0) || (internal_src > _CYHAL_TRIGGER_CPUSS_DW1_TR_OUT15))
1000322e:	1fb1      	subs	r1, r6, #6
10003230:	291f      	cmp	r1, #31
10003232:	d8cb      	bhi.n	100031cc <_cyhal_interconnect_check_connection+0x24>
        uint8_t set_input_idx = _cyhal_read_mux_input_idx(10, mux10_output_idx);
10003234:	b2d2      	uxtb	r2, r2
10003236:	4611      	mov	r1, r2
10003238:	4638      	mov	r0, r7
1000323a:	9202      	str	r2, [sp, #8]
1000323c:	f7ff ff7a 	bl	10003134 <_cyhal_read_mux_input_idx>
        if ((CYHAL_CONNECT_TYPE_DISCONNECT != connect) && (set_input_idx != 0))
10003240:	2c02      	cmp	r4, #2
10003242:	9a02      	ldr	r2, [sp, #8]
10003244:	d004      	beq.n	10003250 <_cyhal_interconnect_check_connection+0xa8>
10003246:	2800      	cmp	r0, #0
10003248:	d1d5      	bne.n	100031f6 <_cyhal_interconnect_check_connection+0x4e>
                : _cyhal_interconnect_change_connection_direct(10, mux10_input_idx, mux10_output_idx, type, connect == CYHAL_CONNECT_TYPE_CONNECT);
1000324a:	2c00      	cmp	r4, #0
1000324c:	d0d9      	beq.n	10003202 <_cyhal_interconnect_check_connection+0x5a>
1000324e:	e001      	b.n	10003254 <_cyhal_interconnect_check_connection+0xac>
        else if ((CYHAL_CONNECT_TYPE_DISCONNECT == connect) && (set_input_idx == 0))
10003250:	2800      	cmp	r0, #0
10003252:	d0d3      	beq.n	100031fc <_cyhal_interconnect_check_connection+0x54>
                : _cyhal_interconnect_change_connection_direct(10, mux10_input_idx, mux10_output_idx, type, connect == CYHAL_CONNECT_TYPE_CONNECT);
10003254:	1e63      	subs	r3, r4, #1
10003256:	425c      	negs	r4, r3
10003258:	415c      	adcs	r4, r3
        uint16_t mux10_input_idx = (uint16_t)(internal_src - _CYHAL_TRIGGER_CPUSS_DW0_TR_OUT0) + 1;
1000325a:	1f71      	subs	r1, r6, #5
                : _cyhal_interconnect_change_connection_direct(10, mux10_input_idx, mux10_output_idx, type, connect == CYHAL_CONNECT_TYPE_CONNECT);
1000325c:	9400      	str	r4, [sp, #0]
1000325e:	465b      	mov	r3, fp
10003260:	b2c9      	uxtb	r1, r1
10003262:	200a      	movs	r0, #10
10003264:	e7d7      	b.n	10003216 <_cyhal_interconnect_check_connection+0x6e>
            if(cyhal_mux_to_sources[source_mux_group][source_mux_input_idx] == internal_src)
10003266:	f8de 1000 	ldr.w	r1, [lr]
1000326a:	f831 1019 	ldrh.w	r1, [r1, r9, lsl #1]
1000326e:	42b1      	cmp	r1, r6
10003270:	f109 0a01 	add.w	sl, r9, #1
10003274:	f000 80a7 	beq.w	100033c6 <_cyhal_interconnect_check_connection+0x21e>
10003278:	46d1      	mov	r9, sl
1000327a:	fa1f f189 	uxth.w	r1, r9
        for(source_mux_input_idx = 0; source_mux_input_idx < cyhal_sources_per_mux[source_mux_group]; source_mux_input_idx++)
1000327e:	4588      	cmp	r8, r1
10003280:	9104      	str	r1, [sp, #16]
10003282:	d8f0      	bhi.n	10003266 <_cyhal_interconnect_check_connection+0xbe>
    for(source_mux_group = 10; source_mux_group < 15; source_mux_group++)
10003284:	3501      	adds	r5, #1
10003286:	2d0f      	cmp	r5, #15
10003288:	d103      	bne.n	10003292 <_cyhal_interconnect_check_connection+0xea>
1000328a:	e79f      	b.n	100031cc <_cyhal_interconnect_check_connection+0x24>
1000328c:	250a      	movs	r5, #10
        for(source_mux_input_idx = 0; source_mux_input_idx < cyhal_sources_per_mux[source_mux_group]; source_mux_input_idx++)
1000328e:	485b      	ldr	r0, [pc, #364]	@ (100033fc <_cyhal_interconnect_check_connection+0x254>)
            if(cyhal_mux_to_sources[source_mux_group][source_mux_input_idx] == internal_src)
10003290:	4b5b      	ldr	r3, [pc, #364]	@ (10003400 <_cyhal_interconnect_check_connection+0x258>)
        for(source_mux_input_idx = 0; source_mux_input_idx < cyhal_sources_per_mux[source_mux_group]; source_mux_input_idx++)
10003292:	f830 8015 	ldrh.w	r8, [r0, r5, lsl #1]
10003296:	b2aa      	uxth	r2, r5
10003298:	f04f 0900 	mov.w	r9, #0
            if(cyhal_mux_to_sources[source_mux_group][source_mux_input_idx] == internal_src)
1000329c:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
100032a0:	e7eb      	b.n	1000327a <_cyhal_interconnect_check_connection+0xd2>
100032a2:	463d      	mov	r5, r7
100032a4:	e7f3      	b.n	1000328e <_cyhal_interconnect_check_connection+0xe6>
        if((cyhal_mux_to_sources[dest_mux_group][i] >= dest_mux_input_line_low) &&
100032a6:	4a56      	ldr	r2, [pc, #344]	@ (10003400 <_cyhal_interconnect_check_connection+0x258>)
100032a8:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
100032ac:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
100032b0:	4596      	cmp	lr, r2
100032b2:	d80b      	bhi.n	100032cc <_cyhal_interconnect_check_connection+0x124>
100032b4:	429a      	cmp	r2, r3
100032b6:	d809      	bhi.n	100032cc <_cyhal_interconnect_check_connection+0x124>
            if(dest_mux_input_line_low_idx > i)
100032b8:	4286      	cmp	r6, r0
                source_mux_start_idx = (uint16_t)(cyhal_mux_to_sources[dest_mux_group][i] - dest_mux_input_line_low);
100032ba:	bf82      	ittt	hi
100032bc:	eba2 020e 	subhi.w	r2, r2, lr
100032c0:	fa1f fc82 	uxthhi.w	ip, r2
100032c4:	4606      	movhi	r6, r0
            if(dest_mux_input_line_high_idx < i)
100032c6:	4582      	cmp	sl, r0
100032c8:	bf38      	it	cc
100032ca:	4682      	movcc	sl, r0
    for(uint16_t i = 0; i < cyhal_sources_per_mux[dest_mux_group]; i++)
100032cc:	3101      	adds	r1, #1
100032ce:	b288      	uxth	r0, r1
100032d0:	4580      	cmp	r8, r0
100032d2:	d8e8      	bhi.n	100032a6 <_cyhal_interconnect_check_connection+0xfe>
    for(source_mux_output_idx = source_mux_start_idx; source_mux_output_idx < (source_mux_start_idx + (dest_mux_input_line_high_idx - dest_mux_input_line_low_idx + 1)); source_mux_output_idx++)
100032d4:	ebaa 0a06 	sub.w	sl, sl, r6
100032d8:	fa5f f38c 	uxtb.w	r3, ip
100032dc:	f10a 0a01 	add.w	sl, sl, #1
100032e0:	9303      	str	r3, [sp, #12]
100032e2:	4698      	mov	r8, r3
100032e4:	eb0a 030c 	add.w	r3, sl, ip
100032e8:	9305      	str	r3, [sp, #20]
        if((connect != CYHAL_CONNECT_TYPE_DISCONNECT) && _cyhal_read_mux_input_idx(source_mux_group, source_mux_output_idx) == 0)
100032ea:	fa5f fa85 	uxtb.w	sl, r5
    for(source_mux_output_idx = source_mux_start_idx; source_mux_output_idx < (source_mux_start_idx + (dest_mux_input_line_high_idx - dest_mux_input_line_low_idx + 1)); source_mux_output_idx++)
100032ee:	9b05      	ldr	r3, [sp, #20]
100032f0:	4598      	cmp	r8, r3
100032f2:	db03      	blt.n	100032fc <_cyhal_interconnect_check_connection+0x154>
            : CYHAL_INTERCONNECT_RSLT_INVALID_CONNECTION;
100032f4:	2c02      	cmp	r4, #2
100032f6:	f47f af69 	bne.w	100031cc <_cyhal_interconnect_check_connection+0x24>
100032fa:	e77f      	b.n	100031fc <_cyhal_interconnect_check_connection+0x54>
        if((connect != CYHAL_CONNECT_TYPE_DISCONNECT) && _cyhal_read_mux_input_idx(source_mux_group, source_mux_output_idx) == 0)
100032fc:	2c02      	cmp	r4, #2
100032fe:	4641      	mov	r1, r8
10003300:	4650      	mov	r0, sl
10003302:	d043      	beq.n	1000338c <_cyhal_interconnect_check_connection+0x1e4>
10003304:	f7ff ff16 	bl	10003134 <_cyhal_read_mux_input_idx>
10003308:	2800      	cmp	r0, #0
1000330a:	d13a      	bne.n	10003382 <_cyhal_interconnect_check_connection+0x1da>
        : _cyhal_interconnect_change_connection_indirect(source_mux_group, source_mux_input_idx, source_mux_output_idx,
1000330c:	2c00      	cmp	r4, #0
1000330e:	f43f af78 	beq.w	10003202 <_cyhal_interconnect_check_connection+0x5a>
            dest_mux_input_idx = dest_mux_input_line_low_idx + source_mux_output_idx - source_mux_start_idx;
10003312:	9b03      	ldr	r3, [sp, #12]
10003314:	1af6      	subs	r6, r6, r3
10003316:	4446      	add	r6, r8
    if(connect)
10003318:	2c01      	cmp	r4, #1
            dest_mux_input_idx = dest_mux_input_line_low_idx + source_mux_output_idx - source_mux_start_idx;
1000331a:	b2f6      	uxtb	r6, r6
    if(connect)
1000331c:	d13c      	bne.n	10003398 <_cyhal_interconnect_check_connection+0x1f0>
        if(_cyhal_read_mux_input_idx(dest_mux_group, dest_mux_output_idx) != 0)
1000331e:	9902      	ldr	r1, [sp, #8]
10003320:	4638      	mov	r0, r7
10003322:	f7ff ff07 	bl	10003134 <_cyhal_read_mux_input_idx>
10003326:	4602      	mov	r2, r0
10003328:	2800      	cmp	r0, #0
1000332a:	f47f af64 	bne.w	100031f6 <_cyhal_interconnect_check_connection+0x4e>
    return ((uint32_t)(mux_group - _CYHAL_INTERCONNECT_BASE_IDX[get_peri_block_from_trigger(mux_group)]));
1000332e:	4650      	mov	r0, sl
10003330:	f7ff fefe 	bl	10003130 <get_peri_block_from_trigger>
        uint32_t source_mux_in_trig = CY_TRIGMUX_INPUT_LINE(source_mux_group, source_mux_input_idx);
10003334:	022d      	lsls	r5, r5, #8
        uint32_t source_mux_out_trig = CY_TRIGMUX_OUTPUT_LINE(source_mux_group, source_mux_output_idx);
10003336:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
        uint32_t source_mux_in_trig = CY_TRIGMUX_INPUT_LINE(source_mux_group, source_mux_input_idx);
1000333a:	fa5f f989 	uxtb.w	r9, r9
        uint32_t source_mux_out_trig = CY_TRIGMUX_OUTPUT_LINE(source_mux_group, source_mux_output_idx);
1000333e:	ea41 0108 	orr.w	r1, r1, r8
        uint32_t source_mux_in_trig = CY_TRIGMUX_INPUT_LINE(source_mux_group, source_mux_input_idx);
10003342:	ea49 0905 	orr.w	r9, r9, r5
        cy_rslt_t result = Cy_TrigMux_Connect(source_mux_in_trig, source_mux_out_trig, false, (en_trig_type_t)type);
10003346:	465b      	mov	r3, fp
10003348:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
1000334c:	ea49 4000 	orr.w	r0, r9, r0, lsl #16
10003350:	f003 f9da 	bl	10006708 <Cy_TrigMux_Connect>
        if (CY_RSLT_SUCCESS == result)
10003354:	4602      	mov	r2, r0
10003356:	2800      	cmp	r0, #0
10003358:	f47f af39 	bne.w	100031ce <_cyhal_interconnect_check_connection+0x26>
    return ((uint32_t)(mux_group - _CYHAL_INTERCONNECT_BASE_IDX[get_peri_block_from_trigger(mux_group)]));
1000335c:	4638      	mov	r0, r7
1000335e:	f7ff fee7 	bl	10003130 <get_peri_block_from_trigger>
        uint32_t dest_mux_out_trig = CY_TRIGMUX_OUTPUT_LINE(dest_mux_group, dest_mux_output_idx);
10003362:	9b02      	ldr	r3, [sp, #8]
        uint32_t dest_mux_in_trig = CY_TRIGMUX_INPUT_LINE(dest_mux_group, dest_mux_input_idx);
10003364:	023c      	lsls	r4, r7, #8
        uint32_t dest_mux_out_trig = CY_TRIGMUX_OUTPUT_LINE(dest_mux_group, dest_mux_output_idx);
10003366:	ea43 4100 	orr.w	r1, r3, r0, lsl #16
1000336a:	4321      	orrs	r1, r4
        uint32_t dest_mux_in_trig = CY_TRIGMUX_INPUT_LINE(dest_mux_group, dest_mux_input_idx);
1000336c:	4326      	orrs	r6, r4
            result = Cy_TrigMux_Connect(dest_mux_in_trig, dest_mux_out_trig, false, (en_trig_type_t)type);
1000336e:	465b      	mov	r3, fp
10003370:	f041 4180 	orr.w	r1, r1, #1073741824	@ 0x40000000
10003374:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
}
10003378:	b007      	add	sp, #28
1000337a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
            result = Cy_TrigMux_Connect(dest_mux_in_trig, dest_mux_out_trig, false, (en_trig_type_t)type);
1000337e:	f003 b9c3 	b.w	10006708 <Cy_TrigMux_Connect>
    for(source_mux_output_idx = source_mux_start_idx; source_mux_output_idx < (source_mux_start_idx + (dest_mux_input_line_high_idx - dest_mux_input_line_low_idx + 1)); source_mux_output_idx++)
10003382:	f108 0801 	add.w	r8, r8, #1
10003386:	fa5f f888 	uxtb.w	r8, r8
1000338a:	e7b0      	b.n	100032ee <_cyhal_interconnect_check_connection+0x146>
        else if((connect == CYHAL_CONNECT_TYPE_DISCONNECT) && _cyhal_read_mux_input_idx(source_mux_group, source_mux_output_idx) == source_mux_input_idx)
1000338c:	f7ff fed2 	bl	10003134 <_cyhal_read_mux_input_idx>
10003390:	9b04      	ldr	r3, [sp, #16]
10003392:	b280      	uxth	r0, r0
10003394:	4298      	cmp	r0, r3
10003396:	d1f4      	bne.n	10003382 <_cyhal_interconnect_check_connection+0x1da>
        PERI_TR_GR_TR_CTL(source_mux_group, source_mux_output_idx) = 0;
10003398:	4b1a      	ldr	r3, [pc, #104]	@ (10003404 <_cyhal_interconnect_check_connection+0x25c>)
1000339a:	681e      	ldr	r6, [r3, #0]
1000339c:	f8b6 4074 	ldrh.w	r4, [r6, #116]	@ 0x74
100033a0:	68b3      	ldr	r3, [r6, #8]
100033a2:	f8b6 1076 	ldrh.w	r1, [r6, #118]	@ 0x76
100033a6:	4423      	add	r3, r4
100033a8:	fb01 3305 	mla	r3, r1, r5, r3
100033ac:	2004      	movs	r0, #4
100033ae:	fb10 3308 	smlabb	r3, r0, r8, r3
100033b2:	2200      	movs	r2, #0
100033b4:	601a      	str	r2, [r3, #0]
        PERI_TR_GR_TR_CTL(dest_mux_group, dest_mux_output_idx) = 0;
100033b6:	68b3      	ldr	r3, [r6, #8]
100033b8:	441c      	add	r4, r3
100033ba:	9b02      	ldr	r3, [sp, #8]
100033bc:	4379      	muls	r1, r7
100033be:	fb10 4003 	smlabb	r0, r0, r3, r4
100033c2:	5042      	str	r2, [r0, r1]
        return CY_RSLT_SUCCESS;
100033c4:	e703      	b.n	100031ce <_cyhal_interconnect_check_connection+0x26>
    switch (source_mux_group)
100033c6:	3a0a      	subs	r2, #10
100033c8:	b292      	uxth	r2, r2
100033ca:	490f      	ldr	r1, [pc, #60]	@ (10003408 <_cyhal_interconnect_check_connection+0x260>)
100033cc:	f811 e002 	ldrb.w	lr, [r1, r2]
100033d0:	490e      	ldr	r1, [pc, #56]	@ (1000340c <_cyhal_interconnect_check_connection+0x264>)
100033d2:	f831 3012 	ldrh.w	r3, [r1, r2, lsl #1]
    for(uint16_t i = 0; i < cyhal_sources_per_mux[dest_mux_group]; i++)
100033d6:	4a09      	ldr	r2, [pc, #36]	@ (100033fc <_cyhal_interconnect_check_connection+0x254>)
100033d8:	2100      	movs	r1, #0
100033da:	f832 8017 	ldrh.w	r8, [r2, r7, lsl #1]
    uint16_t source_mux_start_idx = 0;
100033de:	468c      	mov	ip, r1
    uint16_t dest_mux_input_line_high_idx = 0;
100033e0:	468a      	mov	sl, r1
    uint16_t dest_mux_input_line_low_idx = 10000;
100033e2:	f242 7610 	movw	r6, #10000	@ 0x2710
    for(uint16_t i = 0; i < cyhal_sources_per_mux[dest_mux_group]; i++)
100033e6:	e772      	b.n	100032ce <_cyhal_interconnect_check_connection+0x126>
100033e8:	1000becc 	.word	0x1000becc
100033ec:	1000c5e2 	.word	0x1000c5e2
100033f0:	04020c01 	.word	0x04020c01
100033f4:	04020c00 	.word	0x04020c00
100033f8:	04020c02 	.word	0x04020c02
100033fc:	1000c7c2 	.word	0x1000c7c2
10003400:	080022c0 	.word	0x080022c0
10003404:	08002c40 	.word	0x08002c40
10003408:	1000c980 	.word	0x1000c980
1000340c:	1000c986 	.word	0x1000c986

10003410 <_cyhal_disconnect_signal>:
}

cy_rslt_t _cyhal_disconnect_signal(cyhal_source_t source, cyhal_dest_t dest)
{
#if defined(CY_IP_M0S8PERI_TR) || defined(CY_IP_MXPERI_TR) || defined(CY_IP_MXSPERI)
    return _cyhal_interconnect_check_connection(source, dest, CYHAL_CONNECT_TYPE_DISCONNECT);
10003410:	2202      	movs	r2, #2
10003412:	f7ff bec9 	b.w	100031a8 <_cyhal_interconnect_check_connection>
	...

10003418 <cyhal_connect_pin>:
}

#endif /* CYHAL_DRIVER_AVAILABLE_INTERCONNECT */

cy_rslt_t cyhal_connect_pin(const cyhal_resource_pin_mapping_t *pin_connection, uint8_t drive_mode)
{
10003418:	b573      	push	{r0, r1, r4, r5, r6, lr}
{
    GPIO_PRT_Type* portBase;

    if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
    {
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
1000341a:	4a12      	ldr	r2, [pc, #72]	@ (10003464 <cyhal_connect_pin+0x4c>)
    cyhal_gpio_t pin = pin_connection->pin;
1000341c:	7885      	ldrb	r5, [r0, #2]
1000341e:	6812      	ldr	r2, [r2, #0]
10003420:	6994      	ldr	r4, [r2, #24]
    if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
10003422:	2d77      	cmp	r5, #119	@ 0x77
    GPIO_PRT_Type *port = Cy_GPIO_PortToAddr(CYHAL_GET_PORT(pin));
10003424:	ea4f 03d5 	mov.w	r3, r5, lsr #3
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
10003428:	bf98      	it	ls
1000342a:	eb04 14c3 	addls.w	r4, r4, r3, lsl #7
    en_hsiom_sel_t hsiom = pin_connection->hsiom;

    Cy_GPIO_Pin_FastInit(port, CYHAL_GET_PIN(pin), drive_mode, 1, hsiom);
1000342e:	f005 0507 	and.w	r5, r5, #7
10003432:	78c3      	ldrb	r3, [r0, #3]
10003434:	9300      	str	r3, [sp, #0]
{
10003436:	460e      	mov	r6, r1
    Cy_GPIO_Pin_FastInit(port, CYHAL_GET_PIN(pin), drive_mode, 1, hsiom);
10003438:	460a      	mov	r2, r1
1000343a:	2301      	movs	r3, #1
1000343c:	4629      	mov	r1, r5
1000343e:	4620      	mov	r0, r4
10003440:	f001 f99c 	bl	1000477c <Cy_GPIO_Pin_FastInit>
    // Force output to enable pulls.
    switch (drive_mode)
10003444:	2e0a      	cmp	r6, #10
10003446:	d004      	beq.n	10003452 <cyhal_connect_pin+0x3a>
10003448:	2e0b      	cmp	r6, #11
1000344a:	d006      	beq.n	1000345a <cyhal_connect_pin+0x42>
            /* do nothing */
            break;
    }

    return CY_RSLT_SUCCESS;
}
1000344c:	2000      	movs	r0, #0
1000344e:	b002      	add	sp, #8
10003450:	bd70      	pop	{r4, r5, r6, pc}
    {
        GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
    }
    else
    {
        GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
10003452:	2301      	movs	r3, #1
10003454:	40ab      	lsls	r3, r5
10003456:	60a3      	str	r3, [r4, #8]
10003458:	e7f8      	b.n	1000344c <cyhal_connect_pin+0x34>
        GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
1000345a:	2301      	movs	r3, #1
1000345c:	40ab      	lsls	r3, r5
1000345e:	6063      	str	r3, [r4, #4]
10003460:	e7f4      	b.n	1000344c <cyhal_connect_pin+0x34>
10003462:	bf00      	nop
10003464:	08002c40 	.word	0x08002c40

10003468 <cyhal_disconnect_pin>:

cy_rslt_t cyhal_disconnect_pin(cyhal_gpio_t pin)
{
10003468:	b537      	push	{r0, r1, r2, r4, r5, lr}
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
1000346a:	4a0a      	ldr	r2, [pc, #40]	@ (10003494 <cyhal_disconnect_pin+0x2c>)
1000346c:	6812      	ldr	r2, [r2, #0]
1000346e:	6994      	ldr	r4, [r2, #24]
    if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
10003470:	2877      	cmp	r0, #119	@ 0x77
    GPIO_PRT_Type *port = Cy_GPIO_PortToAddr(CYHAL_GET_PORT(pin));
10003472:	ea4f 03d0 	mov.w	r3, r0, lsr #3
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
10003476:	bf98      	it	ls
10003478:	eb04 14c3 	addls.w	r4, r4, r3, lsl #7

    Cy_GPIO_Pin_FastInit(port, CYHAL_GET_PIN(pin), CY_GPIO_DM_HIGHZ, 1, HSIOM_SEL_GPIO);
1000347c:	2500      	movs	r5, #0
1000347e:	f000 0107 	and.w	r1, r0, #7
10003482:	9500      	str	r5, [sp, #0]
10003484:	4620      	mov	r0, r4
10003486:	2301      	movs	r3, #1
10003488:	2208      	movs	r2, #8
1000348a:	f001 f977 	bl	1000477c <Cy_GPIO_Pin_FastInit>

    return CY_RSLT_SUCCESS;
}
1000348e:	4628      	mov	r0, r5
10003490:	b003      	add	sp, #12
10003492:	bd30      	pop	{r4, r5, pc}
10003494:	08002c40 	.word	0x08002c40

10003498 <_cyhal_irq_register>:
#if (_CYHAL_IRQ_MUXING) && defined(COMPONENT_CAT1A) && (!_CYHAL_IRQ_LEGACY_M0) && !defined(CY_DEVICE_TVIIBE)
uint8_t _cpu_irq_tracker = 0u; // TODO: This is a temporary workaround to assign 1:1 CPU to system mapping.
#endif

cy_rslt_t _cyhal_irq_register(_cyhal_system_irq_t system_intr, uint8_t intr_priority, cy_israddress irq_handler)
{
10003498:	b507      	push	{r0, r1, r2, lr}
                cy_stc_sysint_t intr_cfg = { (IRQn_Type)intr_src, lowest_priority };
            #endif
        #endif
    #endif
#else
    cy_stc_sysint_t intr_cfg = { system_intr, intr_priority };
1000349a:	f8ad 0000 	strh.w	r0, [sp]
1000349e:	9101      	str	r1, [sp, #4]
#endif
    return Cy_SysInt_Init(&intr_cfg, irq_handler);
100034a0:	4668      	mov	r0, sp
100034a2:	4611      	mov	r1, r2
100034a4:	f002 fcea 	bl	10005e7c <Cy_SysInt_Init>
}
100034a8:	b003      	add	sp, #12
100034aa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

100034b0 <_cyhal_scb_pm_callback_index>:
    return __cyhal_scb_pm_transition_pending_value;
}

static bool _cyhal_scb_pm_callback_index(uint8_t index, cyhal_syspm_callback_state_t state, cy_en_syspm_callback_mode_t pdl_mode)
{
    void *obj = _cyhal_scb_config_structs[index];
100034b0:	4b08      	ldr	r3, [pc, #32]	@ (100034d4 <_cyhal_scb_pm_callback_index+0x24>)
{
100034b2:	b410      	push	{r4}
    void *obj = _cyhal_scb_config_structs[index];
100034b4:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    cyhal_scb_instance_pm_callback callback = _cyhal_scb_config_pm_callback[index];
    return ((NULL != obj) && (callback != NULL)) ? callback(obj, state, pdl_mode) : true;
100034b8:	b13c      	cbz	r4, 100034ca <_cyhal_scb_pm_callback_index+0x1a>
    cyhal_scb_instance_pm_callback callback = _cyhal_scb_config_pm_callback[index];
100034ba:	4b07      	ldr	r3, [pc, #28]	@ (100034d8 <_cyhal_scb_pm_callback_index+0x28>)
100034bc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    return ((NULL != obj) && (callback != NULL)) ? callback(obj, state, pdl_mode) : true;
100034c0:	b11b      	cbz	r3, 100034ca <_cyhal_scb_pm_callback_index+0x1a>
100034c2:	4620      	mov	r0, r4
}
100034c4:	f85d 4b04 	ldr.w	r4, [sp], #4
    return ((NULL != obj) && (callback != NULL)) ? callback(obj, state, pdl_mode) : true;
100034c8:	4718      	bx	r3
}
100034ca:	2001      	movs	r0, #1
100034cc:	f85d 4b04 	ldr.w	r4, [sp], #4
100034d0:	4770      	bx	lr
100034d2:	bf00      	nop
100034d4:	08002b78 	.word	0x08002b78
100034d8:	08002b54 	.word	0x08002b54

100034dc <_cyhal_scb_pm_callback_common>:

static bool _cyhal_scb_pm_callback_common(cyhal_syspm_callback_state_t state, cyhal_syspm_callback_mode_t mode, void* callback_arg)
{
100034dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
100034e0:	4606      	mov	r6, r0
    CY_UNUSED_PARAMETER(callback_arg);
    bool allow = true;
    cy_en_syspm_callback_mode_t pdl_mode = _cyhal_utils_convert_haltopdl_pm_mode(mode);
100034e2:	4608      	mov	r0, r1
{
100034e4:	460c      	mov	r4, r1
    cy_en_syspm_callback_mode_t pdl_mode = _cyhal_utils_convert_haltopdl_pm_mode(mode);
100034e6:	f000 ff4f 	bl	10004388 <_cyhal_utils_convert_haltopdl_pm_mode>
100034ea:	2500      	movs	r5, #0
100034ec:	4607      	mov	r7, r0
    for (uint8_t instance_idx = 0; instance_idx < _SCB_ARRAY_SIZE; instance_idx++)
100034ee:	fa5f f885 	uxtb.w	r8, r5
    {
        allow = _cyhal_scb_pm_callback_index(instance_idx, state, pdl_mode);
100034f2:	463a      	mov	r2, r7
100034f4:	4631      	mov	r1, r6
100034f6:	4640      	mov	r0, r8
100034f8:	f7ff ffda 	bl	100034b0 <_cyhal_scb_pm_callback_index>
100034fc:	4603      	mov	r3, r0

        if (!allow && mode == CYHAL_SYSPM_CHECK_READY)
100034fe:	b970      	cbnz	r0, 1000351e <_cyhal_scb_pm_callback_common+0x42>
10003500:	2c01      	cmp	r4, #1
10003502:	d10c      	bne.n	1000351e <_cyhal_scb_pm_callback_common+0x42>
10003504:	4604      	mov	r4, r0
10003506:	e004      	b.n	10003512 <_cyhal_scb_pm_callback_common+0x36>
        {
            for (uint8_t revert_idx = 0; revert_idx < instance_idx; revert_idx++)
            {
                _cyhal_scb_pm_callback_index(revert_idx, state, CY_SYSPM_CHECK_FAIL);
10003508:	2202      	movs	r2, #2
1000350a:	4631      	mov	r1, r6
1000350c:	f7ff ffd0 	bl	100034b0 <_cyhal_scb_pm_callback_index>
            for (uint8_t revert_idx = 0; revert_idx < instance_idx; revert_idx++)
10003510:	3401      	adds	r4, #1
10003512:	b2e0      	uxtb	r0, r4
10003514:	4580      	cmp	r8, r0
10003516:	d8f7      	bhi.n	10003508 <_cyhal_scb_pm_callback_common+0x2c>
10003518:	2000      	movs	r0, #0
    else if (mode == CYHAL_SYSPM_CHECK_READY && allow)
    {
        __cyhal_scb_pm_transition_pending_value = true;
    }
    return allow;
}
1000351a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    for (uint8_t instance_idx = 0; instance_idx < _SCB_ARRAY_SIZE; instance_idx++)
1000351e:	3501      	adds	r5, #1
10003520:	2d09      	cmp	r5, #9
10003522:	d1e4      	bne.n	100034ee <_cyhal_scb_pm_callback_common+0x12>
    if (mode == CYHAL_SYSPM_CHECK_FAIL || mode == CYHAL_SYSPM_AFTER_TRANSITION)
10003524:	2c02      	cmp	r4, #2
10003526:	d001      	beq.n	1000352c <_cyhal_scb_pm_callback_common+0x50>
10003528:	2c08      	cmp	r4, #8
1000352a:	d103      	bne.n	10003534 <_cyhal_scb_pm_callback_common+0x58>
        __cyhal_scb_pm_transition_pending_value = false;
1000352c:	4b05      	ldr	r3, [pc, #20]	@ (10003544 <_cyhal_scb_pm_callback_common+0x68>)
1000352e:	2200      	movs	r2, #0
10003530:	701a      	strb	r2, [r3, #0]
10003532:	e7f2      	b.n	1000351a <_cyhal_scb_pm_callback_common+0x3e>
    else if (mode == CYHAL_SYSPM_CHECK_READY && allow)
10003534:	2c01      	cmp	r4, #1
10003536:	d1f0      	bne.n	1000351a <_cyhal_scb_pm_callback_common+0x3e>
10003538:	2b00      	cmp	r3, #0
1000353a:	d0ed      	beq.n	10003518 <_cyhal_scb_pm_callback_common+0x3c>
        __cyhal_scb_pm_transition_pending_value = true;
1000353c:	4b01      	ldr	r3, [pc, #4]	@ (10003544 <_cyhal_scb_pm_callback_common+0x68>)
1000353e:	701c      	strb	r4, [r3, #0]
10003540:	e7eb      	b.n	1000351a <_cyhal_scb_pm_callback_common+0x3e>
10003542:	bf00      	nop
10003544:	08002b53 	.word	0x08002b53

10003548 <_cyhal_scb_get_block_index>:
{
10003548:	b510      	push	{r4, lr}
1000354a:	4906      	ldr	r1, [pc, #24]	@ (10003564 <_cyhal_scb_get_block_index+0x1c>)
1000354c:	2300      	movs	r3, #0
        if (_CYHAL_SCB_BASE_ADDRESS_INDEX[instance_idx] == scb_block_num)
1000354e:	f811 4b01 	ldrb.w	r4, [r1], #1
10003552:	4284      	cmp	r4, r0
10003554:	b2da      	uxtb	r2, r3
10003556:	d003      	beq.n	10003560 <_cyhal_scb_get_block_index+0x18>
    for (uint8_t instance_idx = 0; instance_idx < _SCB_ARRAY_SIZE; instance_idx++)
10003558:	3301      	adds	r3, #1
1000355a:	2b09      	cmp	r3, #9
1000355c:	d1f7      	bne.n	1000354e <_cyhal_scb_get_block_index+0x6>
    uint8_t arr_index = _CYHAL_SCB_BLOCK_ID_INVALID;
1000355e:	22ff      	movs	r2, #255	@ 0xff
}
10003560:	4610      	mov	r0, r2
10003562:	bd10      	pop	{r4, pc}
10003564:	1000c9d8 	.word	0x1000c9d8

10003568 <_cyhal_scb_get_irq_obj>:
{
10003568:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
1000356a:	f3ef 8305 	mrs	r3, IPSR
#endif
}

static inline _cyhal_system_irq_t _cyhal_irq_get_active(void)
{
    IRQn_Type irqn = _CYHAL_UTILS_GET_CURRENT_IRQN();
1000356e:	b29b      	uxth	r3, r3
    if ((_cyhal_system_irq_t)unconnected_IRQn == irqn)
10003570:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
10003574:	d00c      	beq.n	10003590 <_cyhal_scb_get_irq_obj+0x28>
    switch (irqn)
10003576:	3b22      	subs	r3, #34	@ 0x22
10003578:	b29b      	uxth	r3, r3
1000357a:	2b1e      	cmp	r3, #30
1000357c:	bf96      	itet	ls
1000357e:	4a05      	ldrls	r2, [pc, #20]	@ (10003594 <_cyhal_scb_get_irq_obj+0x2c>)
    if ((_cyhal_system_irq_t)unconnected_IRQn == irqn)
10003580:	20ff      	movhi	r0, #255	@ 0xff
10003582:	5cd0      	ldrbls	r0, [r2, r3]
    return _cyhal_scb_get_block_index(scb_block_num);
10003584:	f7ff ffe0 	bl	10003548 <_cyhal_scb_get_block_index>
        return _cyhal_scb_config_structs[block];
10003588:	4b03      	ldr	r3, [pc, #12]	@ (10003598 <_cyhal_scb_get_irq_obj+0x30>)
1000358a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
1000358e:	bd08      	pop	{r3, pc}
        return NULL;
10003590:	2000      	movs	r0, #0
10003592:	e7fc      	b.n	1000358e <_cyhal_scb_get_irq_obj+0x26>
10003594:	1000c990 	.word	0x1000c990
10003598:	08002b78 	.word	0x08002b78

1000359c <_cyhal_scb_find_map>:
{
1000359c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
100035a0:	4680      	mov	r8, r0
100035a2:	4616      	mov	r6, r2
100035a4:	461d      	mov	r5, r3
100035a6:	460c      	mov	r4, r1
    for (size_t i = 0; i < count; i++)
100035a8:	2700      	movs	r7, #0
                cyhal_resource_inst_t rsc = { CYHAL_RSC_SCB, pin_map[i].block_num, pin_map[i].channel_num };
100035aa:	f04f 0a17 	mov.w	sl, #23
    for (size_t i = 0; i < count; i++)
100035ae:	42b7      	cmp	r7, r6
100035b0:	d102      	bne.n	100035b8 <_cyhal_scb_find_map+0x1c>
    return NULL;
100035b2:	f04f 0900 	mov.w	r9, #0
100035b6:	e00f      	b.n	100035d8 <_cyhal_scb_find_map+0x3c>
        if (pin == pin_map[i].pin)
100035b8:	78a3      	ldrb	r3, [r4, #2]
100035ba:	4543      	cmp	r3, r8
100035bc:	46a1      	mov	r9, r4
100035be:	d11e      	bne.n	100035fe <_cyhal_scb_find_map+0x62>
 * @return Boolean indicating whether two resources are the same
 */
static inline bool _cyhal_utils_map_resource_equal(const cyhal_resource_inst_t *resource, const cyhal_resource_pin_mapping_t *map,
    bool ignore_channel)
{
    return (resource->block_num == map->block_num) && (ignore_channel || resource->channel_num == map->channel_num);
100035c0:	7823      	ldrb	r3, [r4, #0]
            if ((NULL != block_res) && (CYHAL_RSC_SCB == block_res->type))
100035c2:	b16d      	cbz	r5, 100035e0 <_cyhal_scb_find_map+0x44>
100035c4:	782a      	ldrb	r2, [r5, #0]
100035c6:	2a17      	cmp	r2, #23
100035c8:	d10a      	bne.n	100035e0 <_cyhal_scb_find_map+0x44>
100035ca:	786a      	ldrb	r2, [r5, #1]
100035cc:	429a      	cmp	r2, r3
100035ce:	d116      	bne.n	100035fe <_cyhal_scb_find_map+0x62>
100035d0:	78aa      	ldrb	r2, [r5, #2]
100035d2:	7863      	ldrb	r3, [r4, #1]
100035d4:	429a      	cmp	r2, r3
100035d6:	d112      	bne.n	100035fe <_cyhal_scb_find_map+0x62>
}
100035d8:	4648      	mov	r0, r9
100035da:	b002      	add	sp, #8
100035dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
                cyhal_resource_inst_t rsc = { CYHAL_RSC_SCB, pin_map[i].block_num, pin_map[i].channel_num };
100035e0:	f88d 3005 	strb.w	r3, [sp, #5]
                if (CY_RSLT_SUCCESS == cyhal_hwmgr_reserve(&rsc))
100035e4:	a801      	add	r0, sp, #4
                cyhal_resource_inst_t rsc = { CYHAL_RSC_SCB, pin_map[i].block_num, pin_map[i].channel_num };
100035e6:	7863      	ldrb	r3, [r4, #1]
100035e8:	f88d a004 	strb.w	sl, [sp, #4]
100035ec:	f88d 3006 	strb.w	r3, [sp, #6]
                if (CY_RSLT_SUCCESS == cyhal_hwmgr_reserve(&rsc))
100035f0:	f7ff fd3c 	bl	1000306c <cyhal_hwmgr_reserve>
100035f4:	b918      	cbnz	r0, 100035fe <_cyhal_scb_find_map+0x62>
                    cyhal_hwmgr_free(&rsc);
100035f6:	a801      	add	r0, sp, #4
100035f8:	f7ff fd78 	bl	100030ec <cyhal_hwmgr_free>
                    return &pin_map[i];
100035fc:	e7ec      	b.n	100035d8 <_cyhal_scb_find_map+0x3c>
    for (size_t i = 0; i < count; i++)
100035fe:	3701      	adds	r7, #1
10003600:	3404      	adds	r4, #4
10003602:	e7d4      	b.n	100035ae <_cyhal_scb_find_map+0x12>

10003604 <_cyhal_scb_check_pin_affiliation>:
{
10003604:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    for (size_t i = 0; i < count; i++)
10003608:	2500      	movs	r5, #0
{
1000360a:	4680      	mov	r8, r0
1000360c:	4617      	mov	r7, r2
1000360e:	460c      	mov	r4, r1
    uint32_t bitband_blocks = 0;
10003610:	462e      	mov	r6, r5
            cyhal_resource_inst_t rsc = { CYHAL_RSC_SCB, scb_arr_index, pin_map[i].channel_num };
10003612:	f04f 0917 	mov.w	r9, #23
                bitband_blocks |= 1 << pin_map[i].block_num;
10003616:	f04f 0a01 	mov.w	sl, #1
    for (size_t i = 0; i < count; i++)
1000361a:	42bd      	cmp	r5, r7
1000361c:	d103      	bne.n	10003626 <_cyhal_scb_check_pin_affiliation+0x22>
}
1000361e:	4630      	mov	r0, r6
10003620:	b002      	add	sp, #8
10003622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (pin == pin_map[i].pin)
10003626:	78a3      	ldrb	r3, [r4, #2]
10003628:	4543      	cmp	r3, r8
1000362a:	d114      	bne.n	10003656 <_cyhal_scb_check_pin_affiliation+0x52>
            uint8_t scb_arr_index = _cyhal_scb_get_block_index(pin_map[i].block_num);
1000362c:	7820      	ldrb	r0, [r4, #0]
1000362e:	f7ff ff8b 	bl	10003548 <_cyhal_scb_get_block_index>
            cyhal_resource_inst_t rsc = { CYHAL_RSC_SCB, scb_arr_index, pin_map[i].channel_num };
10003632:	7863      	ldrb	r3, [r4, #1]
10003634:	f88d 0005 	strb.w	r0, [sp, #5]
            if (CY_RSLT_SUCCESS == cyhal_hwmgr_reserve(&rsc))
10003638:	a801      	add	r0, sp, #4
            cyhal_resource_inst_t rsc = { CYHAL_RSC_SCB, scb_arr_index, pin_map[i].channel_num };
1000363a:	f88d 9004 	strb.w	r9, [sp, #4]
1000363e:	f88d 3006 	strb.w	r3, [sp, #6]
            if (CY_RSLT_SUCCESS == cyhal_hwmgr_reserve(&rsc))
10003642:	f7ff fd13 	bl	1000306c <cyhal_hwmgr_reserve>
10003646:	b930      	cbnz	r0, 10003656 <_cyhal_scb_check_pin_affiliation+0x52>
                cyhal_hwmgr_free(&rsc);
10003648:	a801      	add	r0, sp, #4
1000364a:	f7ff fd4f 	bl	100030ec <cyhal_hwmgr_free>
                bitband_blocks |= 1 << pin_map[i].block_num;
1000364e:	7823      	ldrb	r3, [r4, #0]
10003650:	fa0a f303 	lsl.w	r3, sl, r3
10003654:	431e      	orrs	r6, r3
    for (size_t i = 0; i < count; i++)
10003656:	3501      	adds	r5, #1
10003658:	3404      	adds	r4, #4
1000365a:	e7de      	b.n	1000361a <_cyhal_scb_check_pin_affiliation+0x16>

1000365c <_cyhal_scb_pm_transition_pending>:
}
1000365c:	4b01      	ldr	r3, [pc, #4]	@ (10003664 <_cyhal_scb_pm_transition_pending+0x8>)
1000365e:	7818      	ldrb	r0, [r3, #0]
10003660:	4770      	bx	lr
10003662:	bf00      	nop
10003664:	08002b53 	.word	0x08002b53

10003668 <_cyhal_scb_update_instance_data>:
    .next = NULL,
    .ignore_modes = (cyhal_syspm_callback_mode_t)0,
};

void _cyhal_scb_update_instance_data(uint8_t block_num, void *obj, cyhal_scb_instance_pm_callback pm_callback)
{
10003668:	b538      	push	{r3, r4, r5, lr}
1000366a:	460c      	mov	r4, r1
1000366c:	4615      	mov	r5, r2
    uint8_t scb_arr_index = _cyhal_scb_get_block_index(block_num);
1000366e:	f7ff ff6b 	bl	10003548 <_cyhal_scb_get_block_index>

    _cyhal_scb_config_structs[scb_arr_index] = obj;
10003672:	4b0f      	ldr	r3, [pc, #60]	@ (100036b0 <_cyhal_scb_update_instance_data+0x48>)
    _cyhal_scb_config_pm_callback[scb_arr_index] = pm_callback;
10003674:	4a0f      	ldr	r2, [pc, #60]	@ (100036b4 <_cyhal_scb_update_instance_data+0x4c>)
    _cyhal_scb_config_structs[scb_arr_index] = obj;
10003676:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
    _cyhal_scb_config_pm_callback[scb_arr_index] = pm_callback;
1000367a:	f842 5020 	str.w	r5, [r2, r0, lsl #2]

    uint8_t count = 0;
1000367e:	2100      	movs	r1, #0
10003680:	461a      	mov	r2, r3
    _cyhal_scb_config_pm_callback[scb_arr_index] = pm_callback;
10003682:	2309      	movs	r3, #9
    for (uint8_t i = 0; i < _SCB_ARRAY_SIZE; i++)
    {
        if (NULL != _cyhal_scb_config_structs[i])
10003684:	f852 0b04 	ldr.w	r0, [r2], #4
10003688:	b108      	cbz	r0, 1000368e <_cyhal_scb_update_instance_data+0x26>
        {
            if (count == 1)
1000368a:	b981      	cbnz	r1, 100036ae <_cyhal_scb_update_instance_data+0x46>
            {
                return;
            }
            count++;
1000368c:	2101      	movs	r1, #1
    for (uint8_t i = 0; i < _SCB_ARRAY_SIZE; i++)
1000368e:	3b01      	subs	r3, #1
10003690:	f013 03ff 	ands.w	r3, r3, #255	@ 0xff
10003694:	d1f6      	bne.n	10003684 <_cyhal_scb_update_instance_data+0x1c>
        }
    }

    if (count == 0)
10003696:	b921      	cbnz	r1, 100036a2 <_cyhal_scb_update_instance_data+0x3a>
    {
        #if (CYHAL_DRIVER_AVAILABLE_SYSPM)
        _cyhal_syspm_register_peripheral_callback(&_cyhal_scb_pm_callback_data);
        #endif
    }
}
10003698:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        _cyhal_syspm_unregister_peripheral_callback(&_cyhal_scb_pm_callback_data);
1000369c:	4806      	ldr	r0, [pc, #24]	@ (100036b8 <_cyhal_scb_update_instance_data+0x50>)
1000369e:	f000 b943 	b.w	10003928 <_cyhal_syspm_unregister_peripheral_callback>
    else if (count == 1 && obj != NULL)
100036a2:	b124      	cbz	r4, 100036ae <_cyhal_scb_update_instance_data+0x46>
}
100036a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        _cyhal_syspm_register_peripheral_callback(&_cyhal_scb_pm_callback_data);
100036a8:	4803      	ldr	r0, [pc, #12]	@ (100036b8 <_cyhal_scb_update_instance_data+0x50>)
100036aa:	f000 b92d 	b.w	10003908 <_cyhal_syspm_register_peripheral_callback>
}
100036ae:	bd38      	pop	{r3, r4, r5, pc}
100036b0:	08002b78 	.word	0x08002b78
100036b4:	08002b54 	.word	0x08002b54
100036b8:	08002328 	.word	0x08002328

100036bc <_cyhal_syspm_call_all_pm_callbacks>:
static cy_stc_syspm_callback_t _cyhal_syspm_deepsleep_off;
#endif /* defined(COMPONENT_CAT1A)  && !(defined(SRSS_ULP_VARIANT) && (SRSS_ULP_VARIANT == 0u)))*/

static cyhal_syspm_callback_data_t* _cyhal_syspm_call_all_pm_callbacks(
    cyhal_syspm_callback_data_t* entry, bool* allow, cyhal_syspm_callback_state_t state, cyhal_syspm_callback_mode_t mode)
{
100036bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
100036c0:	460e      	mov	r6, r1
100036c2:	4617      	mov	r7, r2
100036c4:	461d      	mov	r5, r3
    while(entry != CYHAL_SYSPM_END_OF_LIST)
100036c6:	4604      	mov	r4, r0
100036c8:	f240 7889 	movw	r8, #1929	@ 0x789
    {
        if (entry->callback != NULL &&
            (entry->states & state) == state &&
            (entry->ignore_modes & mode) != mode)
        {
            *allow = entry->callback(state, mode, entry->args) || mode != CYHAL_SYSPM_CHECK_READY;
100036cc:	f04f 0901 	mov.w	r9, #1
    while(entry != CYHAL_SYSPM_END_OF_LIST)
100036d0:	4544      	cmp	r4, r8
100036d2:	d018      	beq.n	10003706 <_cyhal_syspm_call_all_pm_callbacks+0x4a>
        if (entry->callback != NULL &&
100036d4:	6823      	ldr	r3, [r4, #0]
100036d6:	b173      	cbz	r3, 100036f6 <_cyhal_syspm_call_all_pm_callbacks+0x3a>
            (entry->states & state) == state &&
100036d8:	7922      	ldrb	r2, [r4, #4]
        if (entry->callback != NULL &&
100036da:	ea37 0202 	bics.w	r2, r7, r2
100036de:	d10a      	bne.n	100036f6 <_cyhal_syspm_call_all_pm_callbacks+0x3a>
            (entry->ignore_modes & mode) != mode)
100036e0:	7962      	ldrb	r2, [r4, #5]
            (entry->states & state) == state &&
100036e2:	ea35 0202 	bics.w	r2, r5, r2
100036e6:	d006      	beq.n	100036f6 <_cyhal_syspm_call_all_pm_callbacks+0x3a>
            *allow = entry->callback(state, mode, entry->args) || mode != CYHAL_SYSPM_CHECK_READY;
100036e8:	68a2      	ldr	r2, [r4, #8]
100036ea:	4629      	mov	r1, r5
100036ec:	4638      	mov	r0, r7
100036ee:	4798      	blx	r3
100036f0:	b118      	cbz	r0, 100036fa <_cyhal_syspm_call_all_pm_callbacks+0x3e>
100036f2:	f886 9000 	strb.w	r9, [r6]
            {
                // Do not increment pointer so that backtracking stop at the correct location
                break;
            }
        }
        entry = entry->next;
100036f6:	68e4      	ldr	r4, [r4, #12]
100036f8:	e7ea      	b.n	100036d0 <_cyhal_syspm_call_all_pm_callbacks+0x14>
            *allow = entry->callback(state, mode, entry->args) || mode != CYHAL_SYSPM_CHECK_READY;
100036fa:	2d01      	cmp	r5, #1
100036fc:	bf14      	ite	ne
100036fe:	2301      	movne	r3, #1
10003700:	2300      	moveq	r3, #0
10003702:	7033      	strb	r3, [r6, #0]
            if (!(*allow))
10003704:	d1f7      	bne.n	100036f6 <_cyhal_syspm_call_all_pm_callbacks+0x3a>
    }
    return entry;
}
10003706:	4620      	mov	r0, r4
10003708:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

1000370c <_cyhal_syspm_backtrack_all_pm_callbacks>:

static void _cyhal_syspm_backtrack_all_pm_callbacks(cyhal_syspm_callback_data_t* start, cyhal_syspm_callback_data_t* end, cyhal_syspm_callback_state_t state)
{
1000370c:	b570      	push	{r4, r5, r6, lr}
1000370e:	4604      	mov	r4, r0
10003710:	460e      	mov	r6, r1
10003712:	4615      	mov	r5, r2
    while(start != end)
10003714:	42b4      	cmp	r4, r6
10003716:	d100      	bne.n	1000371a <_cyhal_syspm_backtrack_all_pm_callbacks+0xe>
        {
            start->callback(state, CYHAL_SYSPM_CHECK_FAIL, start->args);
        }
        start = start->next;
    }
}
10003718:	bd70      	pop	{r4, r5, r6, pc}
        if (start->callback != NULL &&
1000371a:	6823      	ldr	r3, [r4, #0]
1000371c:	b153      	cbz	r3, 10003734 <_cyhal_syspm_backtrack_all_pm_callbacks+0x28>
            (start->states & state) == state &&
1000371e:	7922      	ldrb	r2, [r4, #4]
        if (start->callback != NULL &&
10003720:	ea35 0202 	bics.w	r2, r5, r2
10003724:	d106      	bne.n	10003734 <_cyhal_syspm_backtrack_all_pm_callbacks+0x28>
            (start->states & state) == state &&
10003726:	7962      	ldrb	r2, [r4, #5]
10003728:	0792      	lsls	r2, r2, #30
1000372a:	d403      	bmi.n	10003734 <_cyhal_syspm_backtrack_all_pm_callbacks+0x28>
            start->callback(state, CYHAL_SYSPM_CHECK_FAIL, start->args);
1000372c:	68a2      	ldr	r2, [r4, #8]
1000372e:	2102      	movs	r1, #2
10003730:	4628      	mov	r0, r5
10003732:	4798      	blx	r3
        start = start->next;
10003734:	68e4      	ldr	r4, [r4, #12]
10003736:	e7ed      	b.n	10003714 <_cyhal_syspm_backtrack_all_pm_callbacks+0x8>

10003738 <_cyhal_syspm_remove_callback_from_list>:
    }
    cyhal_system_critical_section_exit(intr_status);
}

static void _cyhal_syspm_remove_callback_from_list(cyhal_syspm_callback_data_t **list, cyhal_syspm_callback_data_t *rmv)
{
10003738:	b538      	push	{r3, r4, r5, lr}
1000373a:	4604      	mov	r4, r0
1000373c:	460d      	mov	r5, r1
    uint32_t intr_status = cyhal_system_critical_section_enter();
1000373e:	f7ff fa1c 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
    while(*list != CYHAL_SYSPM_END_OF_LIST)
10003742:	f240 7289 	movw	r2, #1929	@ 0x789
10003746:	6823      	ldr	r3, [r4, #0]
10003748:	4293      	cmp	r3, r2
1000374a:	d005      	beq.n	10003758 <_cyhal_syspm_remove_callback_from_list+0x20>
    {
        if (*list == rmv)
1000374c:	42ab      	cmp	r3, r5
1000374e:	d107      	bne.n	10003760 <_cyhal_syspm_remove_callback_from_list+0x28>
        {
            *list = rmv->next;
10003750:	68eb      	ldr	r3, [r5, #12]
10003752:	6023      	str	r3, [r4, #0]
            rmv->next = NULL;
10003754:	2300      	movs	r3, #0
10003756:	60eb      	str	r3, [r5, #12]
            break;
        }
        list = &((*list)->next);
    }
    cyhal_system_critical_section_exit(intr_status);
}
10003758:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    cyhal_system_critical_section_exit(intr_status);
1000375c:	f7ff ba11 	b.w	10002b82 <Cy_SysLib_ExitCriticalSection>
        list = &((*list)->next);
10003760:	f103 040c 	add.w	r4, r3, #12
10003764:	e7ef      	b.n	10003746 <_cyhal_syspm_remove_callback_from_list+0xe>
	...

10003768 <_cyhal_syspm_common_cb>:
{
10003768:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
1000376c:	460e      	mov	r6, r1
    cyhal_syspm_callback_mode_t hal_mode = _cyhal_utils_convert_pdltohal_pm_mode(mode);
1000376e:	f000 fe15 	bl	1000439c <_cyhal_utils_convert_pdltohal_pm_mode>
    bool allow = true;
10003772:	2401      	movs	r4, #1
    if (hal_mode == CYHAL_SYSPM_CHECK_FAIL || hal_mode == CYHAL_SYSPM_AFTER_TRANSITION || hal_mode == CYHAL_SYSPM_AFTER_DS_WFI_TRANSITION)
10003774:	2810      	cmp	r0, #16
    bool allow = true;
10003776:	f88d 4007 	strb.w	r4, [sp, #7]
        first = _cyhal_syspm_peripheral_callback_ptr;
1000377a:	4b1c      	ldr	r3, [pc, #112]	@ (100037ec <_cyhal_syspm_common_cb+0x84>)
    if (hal_mode == CYHAL_SYSPM_CHECK_FAIL || hal_mode == CYHAL_SYSPM_AFTER_TRANSITION || hal_mode == CYHAL_SYSPM_AFTER_DS_WFI_TRANSITION)
1000377c:	bf98      	it	ls
1000377e:	4c1c      	ldrls	r4, [pc, #112]	@ (100037f0 <_cyhal_syspm_common_cb+0x88>)
        first = _cyhal_syspm_peripheral_callback_ptr;
10003780:	681f      	ldr	r7, [r3, #0]
        second = _cyhal_syspm_callback_ptr;
10003782:	4b1c      	ldr	r3, [pc, #112]	@ (100037f4 <_cyhal_syspm_common_cb+0x8c>)
    if (hal_mode == CYHAL_SYSPM_CHECK_FAIL || hal_mode == CYHAL_SYSPM_AFTER_TRANSITION || hal_mode == CYHAL_SYSPM_AFTER_DS_WFI_TRANSITION)
10003784:	bf9c      	itt	ls
10003786:	4104      	asrls	r4, r0
10003788:	f004 0401 	andls.w	r4, r4, #1
        second = _cyhal_syspm_callback_ptr;
1000378c:	f8d3 8000 	ldr.w	r8, [r3]
    cyhal_syspm_callback_mode_t hal_mode = _cyhal_utils_convert_pdltohal_pm_mode(mode);
10003790:	4605      	mov	r5, r0
    if (hal_mode == CYHAL_SYSPM_CHECK_FAIL || hal_mode == CYHAL_SYSPM_AFTER_TRANSITION || hal_mode == CYHAL_SYSPM_AFTER_DS_WFI_TRANSITION)
10003792:	b914      	cbnz	r4, 1000379a <_cyhal_syspm_common_cb+0x32>
10003794:	4643      	mov	r3, r8
        first = _cyhal_syspm_peripheral_callback_ptr;
10003796:	46b8      	mov	r8, r7
        second = _cyhal_syspm_callback_ptr;
10003798:	461f      	mov	r7, r3
    cyhal_syspm_callback_data_t* first_current = _cyhal_syspm_call_all_pm_callbacks(first, &allow, state, hal_mode);
1000379a:	462b      	mov	r3, r5
1000379c:	4632      	mov	r2, r6
1000379e:	f10d 0107 	add.w	r1, sp, #7
100037a2:	4640      	mov	r0, r8
100037a4:	f7ff ff8a 	bl	100036bc <_cyhal_syspm_call_all_pm_callbacks>
        : second;
100037a8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    cyhal_syspm_callback_data_t* first_current = _cyhal_syspm_call_all_pm_callbacks(first, &allow, state, hal_mode);
100037ac:	4604      	mov	r4, r0
        : second;
100037ae:	b1bb      	cbz	r3, 100037e0 <_cyhal_syspm_common_cb+0x78>
        ? _cyhal_syspm_call_all_pm_callbacks(second, &allow, state, hal_mode)
100037b0:	462b      	mov	r3, r5
100037b2:	f10d 0107 	add.w	r1, sp, #7
100037b6:	4632      	mov	r2, r6
100037b8:	4638      	mov	r0, r7
100037ba:	f7ff ff7f 	bl	100036bc <_cyhal_syspm_call_all_pm_callbacks>
    if (!allow && (CYHAL_SYSPM_CHECK_READY == hal_mode))
100037be:	f89d 3007 	ldrb.w	r3, [sp, #7]
        ? _cyhal_syspm_call_all_pm_callbacks(second, &allow, state, hal_mode)
100037c2:	4601      	mov	r1, r0
    if (!allow && (CYHAL_SYSPM_CHECK_READY == hal_mode))
100037c4:	b973      	cbnz	r3, 100037e4 <_cyhal_syspm_common_cb+0x7c>
100037c6:	2d01      	cmp	r5, #1
100037c8:	d108      	bne.n	100037dc <_cyhal_syspm_common_cb+0x74>
        _cyhal_syspm_backtrack_all_pm_callbacks(second, second_current, state);
100037ca:	4632      	mov	r2, r6
100037cc:	4638      	mov	r0, r7
100037ce:	f7ff ff9d 	bl	1000370c <_cyhal_syspm_backtrack_all_pm_callbacks>
        _cyhal_syspm_backtrack_all_pm_callbacks(first, first_current, state);
100037d2:	4632      	mov	r2, r6
100037d4:	4621      	mov	r1, r4
100037d6:	4640      	mov	r0, r8
100037d8:	f7ff ff98 	bl	1000370c <_cyhal_syspm_backtrack_all_pm_callbacks>
    return allow ? CY_SYSPM_SUCCESS : CY_SYSPM_FAIL;
100037dc:	4806      	ldr	r0, [pc, #24]	@ (100037f8 <_cyhal_syspm_common_cb+0x90>)
100037de:	e002      	b.n	100037e6 <_cyhal_syspm_common_cb+0x7e>
        : second;
100037e0:	4639      	mov	r1, r7
100037e2:	e7f0      	b.n	100037c6 <_cyhal_syspm_common_cb+0x5e>
    return allow ? CY_SYSPM_SUCCESS : CY_SYSPM_FAIL;
100037e4:	2000      	movs	r0, #0
}
100037e6:	b002      	add	sp, #8
100037e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
100037ec:	0800233c 	.word	0x0800233c
100037f0:	fffefefb 	.word	0xfffefefb
100037f4:	08002338 	.word	0x08002338
100037f8:	004200ff 	.word	0x004200ff

100037fc <_cyhal_syspm_cb_hibernate>:
{
100037fc:	4608      	mov	r0, r1
    return _cyhal_syspm_common_cb(mode, CYHAL_SYSPM_CB_SYSTEM_HIBERNATE);
100037fe:	2108      	movs	r1, #8
10003800:	f7ff bfb2 	b.w	10003768 <_cyhal_syspm_common_cb>

10003804 <_cyhal_syspm_register_cb>:
    CY_ASSERT(callback_data != NULL);
    _cyhal_syspm_remove_callback_from_list(&_cyhal_syspm_peripheral_callback_ptr, callback_data);
}

static bool _cyhal_syspm_register_cb(cy_stc_syspm_callback_t *data, cy_en_syspm_callback_type_t type, Cy_SysPmCallback callback)
{
10003804:	b4f0      	push	{r4, r5, r6, r7}
    memcpy(data, &_cyhal_syspm_cb_default, sizeof(cy_stc_syspm_callback_t));
10003806:	4d09      	ldr	r5, [pc, #36]	@ (1000382c <_cyhal_syspm_register_cb+0x28>)
{
10003808:	4606      	mov	r6, r0
1000380a:	460f      	mov	r7, r1
1000380c:	4694      	mov	ip, r2
    memcpy(data, &_cyhal_syspm_cb_default, sizeof(cy_stc_syspm_callback_t));
1000380e:	1d04      	adds	r4, r0, #4
10003810:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
10003812:	c40f      	stmia	r4!, {r0, r1, r2, r3}
10003814:	e895 0003 	ldmia.w	r5, {r0, r1}
10003818:	e884 0003 	stmia.w	r4, {r0, r1}
    data->callback = callback;
1000381c:	f8c6 c000 	str.w	ip, [r6]
    data->type = type;
10003820:	7137      	strb	r7, [r6, #4]
    return Cy_SysPm_RegisterCallback(data);
10003822:	4630      	mov	r0, r6
}
10003824:	bcf0      	pop	{r4, r5, r6, r7}
    return Cy_SysPm_RegisterCallback(data);
10003826:	f002 bd41 	b.w	100062ac <Cy_SysPm_RegisterCallback>
1000382a:	bf00      	nop
1000382c:	1000c9f8 	.word	0x1000c9f8

10003830 <_cyhal_syspm_cb_lp>:
{
10003830:	b538      	push	{r3, r4, r5, lr}
10003832:	460c      	mov	r4, r1
    cy_en_syspm_status_t status = _cyhal_syspm_common_cb(mode, CYHAL_SYSPM_CB_SYSTEM_LOW);
10003834:	4620      	mov	r0, r4
10003836:	2120      	movs	r1, #32
10003838:	f7ff ff96 	bl	10003768 <_cyhal_syspm_common_cb>
    if (mode == CY_SYSPM_BEFORE_TRANSITION)
1000383c:	2c04      	cmp	r4, #4
    cy_en_syspm_status_t status = _cyhal_syspm_common_cb(mode, CYHAL_SYSPM_CB_SYSTEM_LOW);
1000383e:	4605      	mov	r5, r0
    if (mode == CY_SYSPM_BEFORE_TRANSITION)
10003840:	d108      	bne.n	10003854 <_cyhal_syspm_cb_lp+0x24>
        uint32_t hfclk_freq_mhz = Cy_SysClk_ClkHfGetFrequency(0) / 1000000;
10003842:	2000      	movs	r0, #0
10003844:	f002 fad4 	bl	10005df0 <Cy_SysClk_ClkHfGetFrequency>
        Cy_SysLib_SetWaitStates(true, hfclk_freq_mhz);
10003848:	4903      	ldr	r1, [pc, #12]	@ (10003858 <_cyhal_syspm_cb_lp+0x28>)
1000384a:	fbb0 f1f1 	udiv	r1, r0, r1
1000384e:	2001      	movs	r0, #1
10003850:	f002 fbd2 	bl	10005ff8 <Cy_SysLib_SetWaitStates>
}
10003854:	4628      	mov	r0, r5
10003856:	bd38      	pop	{r3, r4, r5, pc}
10003858:	000f4240 	.word	0x000f4240

1000385c <_cyhal_syspm_cb_normal>:
{
1000385c:	b538      	push	{r3, r4, r5, lr}
1000385e:	460c      	mov	r4, r1
    cy_en_syspm_status_t status = _cyhal_syspm_common_cb(mode, CYHAL_SYSPM_CB_SYSTEM_NORMAL);
10003860:	4620      	mov	r0, r4
10003862:	2110      	movs	r1, #16
10003864:	f7ff ff80 	bl	10003768 <_cyhal_syspm_common_cb>
    if (mode == CY_SYSPM_AFTER_TRANSITION)
10003868:	2c08      	cmp	r4, #8
    cy_en_syspm_status_t status = _cyhal_syspm_common_cb(mode, CYHAL_SYSPM_CB_SYSTEM_NORMAL);
1000386a:	4605      	mov	r5, r0
    if (mode == CY_SYSPM_AFTER_TRANSITION)
1000386c:	d108      	bne.n	10003880 <_cyhal_syspm_cb_normal+0x24>
        uint32_t hfclk_freq_mhz = Cy_SysClk_ClkHfGetFrequency(0) / 1000000;
1000386e:	2000      	movs	r0, #0
10003870:	f002 fabe 	bl	10005df0 <Cy_SysClk_ClkHfGetFrequency>
        Cy_SysLib_SetWaitStates(false, hfclk_freq_mhz);
10003874:	4903      	ldr	r1, [pc, #12]	@ (10003884 <_cyhal_syspm_cb_normal+0x28>)
10003876:	fbb0 f1f1 	udiv	r1, r0, r1
1000387a:	2000      	movs	r0, #0
1000387c:	f002 fbbc 	bl	10005ff8 <Cy_SysLib_SetWaitStates>
}
10003880:	4628      	mov	r0, r5
10003882:	bd38      	pop	{r3, r4, r5, pc}
10003884:	000f4240 	.word	0x000f4240

10003888 <_cyhal_syspm_cb_sleep_deepsleep>:
{
10003888:	b510      	push	{r4, lr}
1000388a:	4604      	mov	r4, r0
    cy_en_syspm_status_t status = _cyhal_syspm_common_cb(mode, state);
1000388c:	f7ff ff6c 	bl	10003768 <_cyhal_syspm_common_cb>
    if (mode == CY_SYSPM_BEFORE_TRANSITION)
10003890:	2c04      	cmp	r4, #4
10003892:	d113      	bne.n	100038bc <_cyhal_syspm_cb_sleep_deepsleep+0x34>
        _cyhal_systick_disable = _cyhal_syspm_is_systick_enabled() && _cyhal_disable_systick_before_sleep_deepsleep;
10003894:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
10003898:	691a      	ldr	r2, [r3, #16]
1000389a:	f012 0f01 	tst.w	r2, #1
1000389e:	4a0e      	ldr	r2, [pc, #56]	@ (100038d8 <_cyhal_syspm_cb_sleep_deepsleep+0x50>)
100038a0:	d009      	beq.n	100038b6 <_cyhal_syspm_cb_sleep_deepsleep+0x2e>
100038a2:	490e      	ldr	r1, [pc, #56]	@ (100038dc <_cyhal_syspm_cb_sleep_deepsleep+0x54>)
100038a4:	7809      	ldrb	r1, [r1, #0]
100038a6:	b131      	cbz	r1, 100038b6 <_cyhal_syspm_cb_sleep_deepsleep+0x2e>
100038a8:	2101      	movs	r1, #1
100038aa:	7011      	strb	r1, [r2, #0]
            _cyhal_syspm_disable_systick();
100038ac:	691a      	ldr	r2, [r3, #16]
100038ae:	f022 0201 	bic.w	r2, r2, #1
100038b2:	611a      	str	r2, [r3, #16]
}
100038b4:	bd10      	pop	{r4, pc}
        _cyhal_systick_disable = _cyhal_syspm_is_systick_enabled() && _cyhal_disable_systick_before_sleep_deepsleep;
100038b6:	2300      	movs	r3, #0
100038b8:	7013      	strb	r3, [r2, #0]
        if (_cyhal_systick_disable)
100038ba:	e7fb      	b.n	100038b4 <_cyhal_syspm_cb_sleep_deepsleep+0x2c>
    else if (mode == CY_SYSPM_AFTER_TRANSITION)
100038bc:	2c08      	cmp	r4, #8
100038be:	d1f9      	bne.n	100038b4 <_cyhal_syspm_cb_sleep_deepsleep+0x2c>
        if (_cyhal_systick_disable)
100038c0:	4b05      	ldr	r3, [pc, #20]	@ (100038d8 <_cyhal_syspm_cb_sleep_deepsleep+0x50>)
100038c2:	781b      	ldrb	r3, [r3, #0]
100038c4:	2b00      	cmp	r3, #0
100038c6:	d0f5      	beq.n	100038b4 <_cyhal_syspm_cb_sleep_deepsleep+0x2c>
            _cyhal_syspm_enable_systick();
100038c8:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
100038cc:	6913      	ldr	r3, [r2, #16]
100038ce:	f043 0301 	orr.w	r3, r3, #1
100038d2:	6113      	str	r3, [r2, #16]
    return status;
100038d4:	e7ee      	b.n	100038b4 <_cyhal_syspm_cb_sleep_deepsleep+0x2c>
100038d6:	bf00      	nop
100038d8:	08002c34 	.word	0x08002c34
100038dc:	08002b9e 	.word	0x08002b9e

100038e0 <_cyhal_syspm_cb_deepsleep>:
    if((mode == CY_SYSPM_CHECK_READY) && (_cyhal_deep_sleep_lock != 0))
100038e0:	2901      	cmp	r1, #1
{
100038e2:	4608      	mov	r0, r1
    if((mode == CY_SYSPM_CHECK_READY) && (_cyhal_deep_sleep_lock != 0))
100038e4:	d102      	bne.n	100038ec <_cyhal_syspm_cb_deepsleep+0xc>
100038e6:	4b04      	ldr	r3, [pc, #16]	@ (100038f8 <_cyhal_syspm_cb_deepsleep+0x18>)
100038e8:	881b      	ldrh	r3, [r3, #0]
100038ea:	b913      	cbnz	r3, 100038f2 <_cyhal_syspm_cb_deepsleep+0x12>
    return _cyhal_syspm_cb_sleep_deepsleep(mode, CYHAL_SYSPM_CB_CPU_DEEPSLEEP);
100038ec:	2102      	movs	r1, #2
100038ee:	f7ff bfcb 	b.w	10003888 <_cyhal_syspm_cb_sleep_deepsleep>
}
100038f2:	4802      	ldr	r0, [pc, #8]	@ (100038fc <_cyhal_syspm_cb_deepsleep+0x1c>)
100038f4:	4770      	bx	lr
100038f6:	bf00      	nop
100038f8:	08002b9c 	.word	0x08002b9c
100038fc:	004200ff 	.word	0x004200ff

10003900 <_cyhal_syspm_cb_sleep>:
{
10003900:	4608      	mov	r0, r1
    return _cyhal_syspm_cb_sleep_deepsleep(mode, CYHAL_SYSPM_CB_CPU_SLEEP);
10003902:	2101      	movs	r1, #1
10003904:	f7ff bfc0 	b.w	10003888 <_cyhal_syspm_cb_sleep_deepsleep>

10003908 <_cyhal_syspm_register_peripheral_callback>:
{
10003908:	b510      	push	{r4, lr}
1000390a:	4604      	mov	r4, r0
    uint32_t intr_status = cyhal_system_critical_section_enter();
1000390c:	f7ff f935 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
    if(!_cyhal_syspm_is_registered(add))
10003910:	68e3      	ldr	r3, [r4, #12]
10003912:	b91b      	cbnz	r3, 1000391c <_cyhal_syspm_register_peripheral_callback+0x14>
        add->next = *list;
10003914:	4b03      	ldr	r3, [pc, #12]	@ (10003924 <_cyhal_syspm_register_peripheral_callback+0x1c>)
10003916:	681a      	ldr	r2, [r3, #0]
10003918:	60e2      	str	r2, [r4, #12]
        *list = add;
1000391a:	601c      	str	r4, [r3, #0]
}
1000391c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    cyhal_system_critical_section_exit(intr_status);
10003920:	f7ff b92f 	b.w	10002b82 <Cy_SysLib_ExitCriticalSection>
10003924:	0800233c 	.word	0x0800233c

10003928 <_cyhal_syspm_unregister_peripheral_callback>:
{
10003928:	4601      	mov	r1, r0
    _cyhal_syspm_remove_callback_from_list(&_cyhal_syspm_peripheral_callback_ptr, callback_data);
1000392a:	4801      	ldr	r0, [pc, #4]	@ (10003930 <_cyhal_syspm_unregister_peripheral_callback+0x8>)
1000392c:	f7ff bf04 	b.w	10003738 <_cyhal_syspm_remove_callback_from_list>
10003930:	0800233c 	.word	0x0800233c

10003934 <cyhal_syspm_init>:
/******************************************************************************
 ******************************** Public APIs *********************************
 *****************************************************************************/

cy_rslt_t cyhal_syspm_init(void)
{
10003934:	b508      	push	{r3, lr}
#if defined(COMPONENT_CAT1A) || defined(COMPONENT_CAT1B) || defined(COMPONENT_CAT1C) || defined(COMPONENT_CAT1D)
    /* Check the IO status. If current status is frozen, unfreeze the system. */
    if (Cy_SysPm_GetIoFreezeStatus())
10003936:	f002 fe65 	bl	10006604 <Cy_SysPm_IoIsFrozen>
1000393a:	b108      	cbz	r0, 10003940 <cyhal_syspm_init+0xc>
    {
        /* Unfreeze the system */
        Cy_SysPm_IoUnfreeze();
1000393c:	f002 fcee 	bl	1000631c <Cy_SysPm_IoUnfreeze>
    }

#endif /* defined(COMPONENT_CAT1A) || defined(COMPONENT_CAT1B) || defined(COMPONENT_CAT1C) || defined(COMPONENT_CAT1D) */

    cy_rslt_t rslt = CY_RSLT_SUCCESS;
    if (!_cyhal_syspm_register_cb(&_cyhal_syspm_sleep, CY_SYSPM_SLEEP, _cyhal_syspm_cb_sleep)
10003940:	4a10      	ldr	r2, [pc, #64]	@ (10003984 <cyhal_syspm_init+0x50>)
10003942:	4811      	ldr	r0, [pc, #68]	@ (10003988 <cyhal_syspm_init+0x54>)
10003944:	2100      	movs	r1, #0
10003946:	f7ff ff5d 	bl	10003804 <_cyhal_syspm_register_cb>
1000394a:	b1b8      	cbz	r0, 1000397c <cyhal_syspm_init+0x48>
        || !_cyhal_syspm_register_cb(&_cyhal_syspm_deepsleep, CY_SYSPM_DEEPSLEEP, _cyhal_syspm_cb_deepsleep)
1000394c:	4a0f      	ldr	r2, [pc, #60]	@ (1000398c <cyhal_syspm_init+0x58>)
1000394e:	4810      	ldr	r0, [pc, #64]	@ (10003990 <cyhal_syspm_init+0x5c>)
10003950:	2101      	movs	r1, #1
10003952:	f7ff ff57 	bl	10003804 <_cyhal_syspm_register_cb>
10003956:	b188      	cbz	r0, 1000397c <cyhal_syspm_init+0x48>
        || !_cyhal_syspm_register_cb(&_cyhal_syspm_hibernate, CY_SYSPM_HIBERNATE, _cyhal_syspm_cb_hibernate)
10003958:	4a0e      	ldr	r2, [pc, #56]	@ (10003994 <cyhal_syspm_init+0x60>)
1000395a:	480f      	ldr	r0, [pc, #60]	@ (10003998 <cyhal_syspm_init+0x64>)
1000395c:	2102      	movs	r1, #2
1000395e:	f7ff ff51 	bl	10003804 <_cyhal_syspm_register_cb>
10003962:	b158      	cbz	r0, 1000397c <cyhal_syspm_init+0x48>
    #if (defined(COMPONENT_CAT1A) && !(defined(SRSS_ULP_VARIANT) && (SRSS_ULP_VARIANT == 0u))) || defined(COMPONENT_CAT1D)
        || !_cyhal_syspm_register_cb(&_cyhal_syspm_normal, CY_SYSPM_LP, _cyhal_syspm_cb_normal)
10003964:	4a0d      	ldr	r2, [pc, #52]	@ (1000399c <cyhal_syspm_init+0x68>)
10003966:	480e      	ldr	r0, [pc, #56]	@ (100039a0 <cyhal_syspm_init+0x6c>)
10003968:	2103      	movs	r1, #3
1000396a:	f7ff ff4b 	bl	10003804 <_cyhal_syspm_register_cb>
1000396e:	b128      	cbz	r0, 1000397c <cyhal_syspm_init+0x48>
        || !_cyhal_syspm_register_cb(&_cyhal_syspm_lp, CY_SYSPM_ULP, _cyhal_syspm_cb_lp)
10003970:	4a0c      	ldr	r2, [pc, #48]	@ (100039a4 <cyhal_syspm_init+0x70>)
10003972:	480d      	ldr	r0, [pc, #52]	@ (100039a8 <cyhal_syspm_init+0x74>)
10003974:	2104      	movs	r1, #4
10003976:	f7ff ff45 	bl	10003804 <_cyhal_syspm_register_cb>
1000397a:	b908      	cbnz	r0, 10003980 <cyhal_syspm_init+0x4c>
        || !_cyhal_syspm_register_cb(&_cyhal_syspm_deepsleep_ram, CY_SYSPM_DEEPSLEEP_RAM, _cyhal_syspm_cb_deepsleep_ram)
        || !_cyhal_syspm_register_cb(&_cyhal_syspm_deepsleep_off, CY_SYSPM_DEEPSLEEP_OFF, _cyhal_syspm_cb_deepsleep_off)
    #endif /* defined(COMPONENT_CAT1B) || defined(COMPONENT_CAT1D) */
    )
        {
            rslt = CYHAL_SYSPM_RSLT_INIT_ERROR;
1000397c:	480b      	ldr	r0, [pc, #44]	@ (100039ac <cyhal_syspm_init+0x78>)
        }

    return rslt;
}
1000397e:	bd08      	pop	{r3, pc}
    cy_rslt_t rslt = CY_RSLT_SUCCESS;
10003980:	2000      	movs	r0, #0
    return rslt;
10003982:	e7fc      	b.n	1000397e <cyhal_syspm_init+0x4a>
10003984:	10003901 	.word	0x10003901
10003988:	08002c18 	.word	0x08002c18
1000398c:	100038e1 	.word	0x100038e1
10003990:	08002ba8 	.word	0x08002ba8
10003994:	100037fd 	.word	0x100037fd
10003998:	08002bc4 	.word	0x08002bc4
1000399c:	1000385d 	.word	0x1000385d
100039a0:	08002bfc 	.word	0x08002bfc
100039a4:	10003831 	.word	0x10003831
100039a8:	08002be0 	.word	0x08002be0
100039ac:	04021a01 	.word	0x04021a01

100039b0 <cyhal_system_delay_ms>:
    CY_UNUSED_PARAMETER(result);
}
#endif

cy_rslt_t cyhal_system_delay_ms(uint32_t milliseconds)
{
100039b0:	b508      	push	{r3, lr}
#if defined(CY_RTOS_AWARE) || defined(COMPONENT_RTOS_AWARE)
    // The RTOS is configured to round down, while this API is intended to wait at least the
    // requested time. Add 1 to the requested time to make it behave the same.
    return cy_rtos_delay_milliseconds(milliseconds + 1);
#else
    Cy_SysLib_Delay(milliseconds);
100039b2:	f002 fa8d 	bl	10005ed0 <Cy_SysLib_Delay>
    return CY_RSLT_SUCCESS;
#endif
}
100039b6:	2000      	movs	r0, #0
100039b8:	bd08      	pop	{r3, pc}
	...

100039bc <cyhal_system_set_supply_voltage>:
}

void cyhal_system_set_supply_voltage(cyhal_system_voltage_supply_t supply, uint32_t mvolts)
{
    CY_ASSERT((size_t)supply <= CYHAL_VOLTAGE_SUPPLY_MAX);
    _cyhal_system_supply_voltages[(size_t)supply] = mvolts;
100039bc:	4b01      	ldr	r3, [pc, #4]	@ (100039c4 <cyhal_system_set_supply_voltage+0x8>)
100039be:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
100039c2:	4770      	bx	lr
100039c4:	08002c38 	.word	0x08002c38

100039c8 <__NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
100039c8:	2800      	cmp	r0, #0
100039ca:	db07      	blt.n	100039dc <__NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100039cc:	4a04      	ldr	r2, [pc, #16]	@ (100039e0 <__NVIC_EnableIRQ+0x18>)
100039ce:	0941      	lsrs	r1, r0, #5
100039d0:	2301      	movs	r3, #1
100039d2:	f000 001f 	and.w	r0, r0, #31
100039d6:	4083      	lsls	r3, r0
100039d8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
100039dc:	4770      	bx	lr
100039de:	bf00      	nop
100039e0:	e000e100 	.word	0xe000e100

100039e4 <__NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
100039e4:	2800      	cmp	r0, #0
100039e6:	db0c      	blt.n	10003a02 <__NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100039e8:	0943      	lsrs	r3, r0, #5
100039ea:	4906      	ldr	r1, [pc, #24]	@ (10003a04 <__NVIC_DisableIRQ+0x20>)
100039ec:	f000 001f 	and.w	r0, r0, #31
100039f0:	3320      	adds	r3, #32
100039f2:	2201      	movs	r2, #1
100039f4:	4082      	lsls	r2, r0
100039f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
100039fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
100039fe:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
10003a02:	4770      	bx	lr
10003a04:	e000e100 	.word	0xe000e100

10003a08 <Cy_GPIO_SetHSIOM>:
    portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
10003a08:	4b12      	ldr	r3, [pc, #72]	@ (10003a54 <Cy_GPIO_SetHSIOM+0x4c>)
10003a0a:	681b      	ldr	r3, [r3, #0]
{
10003a0c:	b530      	push	{r4, r5, lr}
    portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
10003a0e:	699c      	ldr	r4, [r3, #24]
10003a10:	1b00      	subs	r0, r0, r4
    portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
10003a12:	695c      	ldr	r4, [r3, #20]
    portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
10003a14:	09c0      	lsrs	r0, r0, #7
    if(pinNum < CY_GPIO_PRT_HALF)
10003a16:	2903      	cmp	r1, #3
    portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
10003a18:	ea4f 1500 	mov.w	r5, r0, lsl #4
        HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | (((uint32_t)value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HSIOM_OFFSET));
10003a1c:	f002 021f 	and.w	r2, r2, #31
    portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
10003a20:	eb04 1000 	add.w	r0, r4, r0, lsl #4
    if(pinNum < CY_GPIO_PRT_HALF)
10003a24:	f04f 031f 	mov.w	r3, #31
10003a28:	d809      	bhi.n	10003a3e <Cy_GPIO_SetHSIOM+0x36>
        tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSET));
10003a2a:	5928      	ldr	r0, [r5, r4]
10003a2c:	00c9      	lsls	r1, r1, #3
10003a2e:	408b      	lsls	r3, r1
10003a30:	ea20 0303 	bic.w	r3, r0, r3
        HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | (((uint32_t)value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HSIOM_OFFSET));
10003a34:	fa02 f101 	lsl.w	r1, r2, r1
10003a38:	430b      	orrs	r3, r1
10003a3a:	512b      	str	r3, [r5, r4]
}
10003a3c:	bd30      	pop	{r4, r5, pc}
        pinNum -= CY_GPIO_PRT_HALF;
10003a3e:	3904      	subs	r1, #4
        tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSET));
10003a40:	6844      	ldr	r4, [r0, #4]
10003a42:	00c9      	lsls	r1, r1, #3
10003a44:	408b      	lsls	r3, r1
10003a46:	ea24 0303 	bic.w	r3, r4, r3
        HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | (((uint32_t)value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HSIOM_OFFSET));
10003a4a:	408a      	lsls	r2, r1
10003a4c:	431a      	orrs	r2, r3
10003a4e:	6042      	str	r2, [r0, #4]
}
10003a50:	e7f4      	b.n	10003a3c <Cy_GPIO_SetHSIOM+0x34>
10003a52:	bf00      	nop
10003a54:	08002c40 	.word	0x08002c40

10003a58 <Cy_GPIO_GetHSIOM>:
    portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
10003a58:	4b09      	ldr	r3, [pc, #36]	@ (10003a80 <Cy_GPIO_GetHSIOM+0x28>)
10003a5a:	681b      	ldr	r3, [r3, #0]
10003a5c:	699a      	ldr	r2, [r3, #24]
    portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
10003a5e:	695b      	ldr	r3, [r3, #20]
    portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
10003a60:	1a80      	subs	r0, r0, r2
10003a62:	09c0      	lsrs	r0, r0, #7
    portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
10003a64:	0102      	lsls	r2, r0, #4
10003a66:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    if(pinNum < CY_GPIO_PRT_HALF)
10003a6a:	2903      	cmp	r1, #3
        returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIOM_MASK;
10003a6c:	bf92      	itee	ls
10003a6e:	58d0      	ldrls	r0, [r2, r3]
        returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIOM_MASK;
10003a70:	6840      	ldrhi	r0, [r0, #4]
        pinNum -= CY_GPIO_PRT_HALF;
10003a72:	3904      	subhi	r1, #4
        returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIOM_MASK;
10003a74:	00c9      	lsls	r1, r1, #3
10003a76:	40c8      	lsrs	r0, r1
10003a78:	f000 001f 	and.w	r0, r0, #31
}
10003a7c:	4770      	bx	lr
10003a7e:	bf00      	nop
10003a80:	08002c40 	.word	0x08002c40

10003a84 <Cy_SCB_GetFifoSize>:
__STATIC_INLINE uint32_t Cy_SCB_GetFifoSize(CySCB_Type const *base)
{
#if((defined (CY_IP_MXSCB_VERSION) && (CY_IP_MXSCB_VERSION>=2)) || defined (CY_IP_MXS22SCB))
    {return (((uint32_t)(CY_SCB_FIFO_SIZE)) >> _FLD2VAL(SCB_CTRL_MEM_WIDTH, SCB_CTRL(base)));}
#elif(defined (CY_IP_MXSCB_VERSION) && (CY_IP_MXSCB_VERSION==1))
    {return (_FLD2BOOL(SCB_CTRL_BYTE_MODE, SCB_CTRL(base)) ? (CY_SCB_FIFO_SIZE) : (CY_SCB_FIFO_SIZE / 2UL));}
10003a84:	6803      	ldr	r3, [r0, #0]
10003a86:	f413 6f00 	tst.w	r3, #2048	@ 0x800
#else
    return 0;
#endif /* ((CY_IP_MXSCB_VERSION>=2) || defined (CY_IP_MXS22SCB)) */

}
10003a8a:	bf14      	ite	ne
10003a8c:	2080      	movne	r0, #128	@ 0x80
10003a8e:	2040      	moveq	r0, #64	@ 0x40
10003a90:	4770      	bx	lr
	...

10003a94 <_cyhal_uart_init_hw>:

    return result;
}

static cy_rslt_t _cyhal_uart_init_hw(cyhal_uart_t *obj)
{
10003a94:	b570      	push	{r4, r5, r6, lr}
10003a96:	4604      	mov	r4, r0
    uint8_t scb_arr_index = _cyhal_scb_get_block_index(obj->resource.block_num);
10003a98:	7940      	ldrb	r0, [r0, #5]
10003a9a:	f7ff fd55 	bl	10003548 <_cyhal_scb_get_block_index>
    obj->base = _CYHAL_SCB_BASE_ADDRESSES[scb_arr_index];
10003a9e:	4b14      	ldr	r3, [pc, #80]	@ (10003af0 <_cyhal_uart_init_hw+0x5c>)
10003aa0:	4622      	mov	r2, r4
    uint8_t scb_arr_index = _cyhal_scb_get_block_index(obj->resource.block_num);
10003aa2:	4606      	mov	r6, r0
    obj->base = _CYHAL_SCB_BASE_ADDRESSES[scb_arr_index];
10003aa4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
10003aa8:	f842 0b18 	str.w	r0, [r2], #24
        // Ensure user-provided clock is enabled
        Cy_SCB_EnableClock(obj->base, cyhal_clock_get_frequency(&(obj->clock)), false);
    }
    #endif

    cy_rslt_t result = (cy_rslt_t) Cy_SCB_UART_Init(obj->base, &(obj->config), &(obj->context));
10003aac:	f104 0150 	add.w	r1, r4, #80	@ 0x50
10003ab0:	f001 f8f0 	bl	10004c94 <Cy_SCB_UART_Init>

    if (CY_RSLT_SUCCESS == result)
10003ab4:	4605      	mov	r5, r0
10003ab6:	b9c0      	cbnz	r0, 10003aea <_cyhal_uart_init_hw+0x56>
    #if defined (COMPONENT_CAT5)
        Cy_SCB_RegisterInterruptCallback(obj->base, _cyhal_irq_cb[_CYHAL_SCB_IRQ_N[scb_arr_index]]);
        Cy_SCB_EnableInterrupt(obj->base);
    #endif

        _cyhal_irq_register(_CYHAL_SCB_IRQ_N[scb_arr_index], CYHAL_ISR_PRIORITY_DEFAULT, (cy_israddress)_cyhal_uart_irq_handler);
10003ab8:	4b0e      	ldr	r3, [pc, #56]	@ (10003af4 <_cyhal_uart_init_hw+0x60>)
10003aba:	4a0f      	ldr	r2, [pc, #60]	@ (10003af8 <_cyhal_uart_init_hw+0x64>)
10003abc:	f933 6016 	ldrsh.w	r6, [r3, r6, lsl #1]
        obj->irq_cause = CYHAL_UART_IRQ_NONE;
10003ac0:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
        _cyhal_irq_register(_CYHAL_SCB_IRQ_N[scb_arr_index], CYHAL_ISR_PRIORITY_DEFAULT, (cy_israddress)_cyhal_uart_irq_handler);
10003ac4:	2103      	movs	r1, #3
        obj->callback_data.callback_arg = NULL;
10003ac6:	e9c4 0026 	strd	r0, r0, [r4, #152]	@ 0x98
        _cyhal_irq_register(_CYHAL_SCB_IRQ_N[scb_arr_index], CYHAL_ISR_PRIORITY_DEFAULT, (cy_israddress)_cyhal_uart_irq_handler);
10003aca:	4630      	mov	r0, r6
10003acc:	f7ff fce4 	bl	10003498 <_cyhal_irq_register>
    NVIC_EnableIRQ(irqn);
10003ad0:	4630      	mov	r0, r6
10003ad2:	f7ff ff79 	bl	100039c8 <__NVIC_EnableIRQ>
        _cyhal_irq_enable(_CYHAL_SCB_IRQ_N[scb_arr_index]);

        _cyhal_scb_update_instance_data(obj->resource.block_num, (void*)obj, &_cyhal_uart_pm_callback_instance);
10003ad6:	4a09      	ldr	r2, [pc, #36]	@ (10003afc <_cyhal_uart_init_hw+0x68>)
10003ad8:	7960      	ldrb	r0, [r4, #5]
10003ada:	4621      	mov	r1, r4
10003adc:	f7ff fdc4 	bl	10003668 <_cyhal_scb_update_instance_data>

        Cy_SCB_UART_Enable(obj->base);
10003ae0:	6822      	ldr	r2, [r4, #0]
* The pointer to the UART SCB instance.
*
*******************************************************************************/
__STATIC_INLINE void Cy_SCB_UART_Enable(CySCB_Type *base)
{
    SCB_CTRL(base) |= SCB_CTRL_ENABLED_Msk;
10003ae2:	6813      	ldr	r3, [r2, #0]
10003ae4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
10003ae8:	6013      	str	r3, [r2, #0]
    }

    return result;
}
10003aea:	4628      	mov	r0, r5
10003aec:	bd70      	pop	{r4, r5, r6, pc}
10003aee:	bf00      	nop
10003af0:	1000c9b4 	.word	0x1000c9b4
10003af4:	1000c9e2 	.word	0x1000c9e2
10003af8:	10003b01 	.word	0x10003b01
10003afc:	10003d99 	.word	0x10003d99

10003b00 <_cyhal_uart_irq_handler>:
{
10003b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cyhal_uart_t* old_irq_obj = (cyhal_uart_t*)_cyhal_uart_irq_obj;
10003b04:	4e2a      	ldr	r6, [pc, #168]	@ (10003bb0 <_cyhal_uart_irq_handler+0xb0>)
10003b06:	f8d6 8000 	ldr.w	r8, [r6]
    _cyhal_uart_irq_obj = (cyhal_uart_t*) _cyhal_scb_get_irq_obj();
10003b0a:	f7ff fd2d 	bl	10003568 <_cyhal_scb_get_irq_obj>
10003b0e:	4604      	mov	r4, r0
10003b10:	6030      	str	r0, [r6, #0]
    if (NULL == _cyhal_uart_irq_obj)
10003b12:	2800      	cmp	r0, #0
10003b14:	d04a      	beq.n	10003bac <_cyhal_uart_irq_handler+0xac>
    uint32_t txMasked = Cy_SCB_GetTxInterruptStatusMasked(obj->base);
10003b16:	4601      	mov	r1, r0
10003b18:	f851 0b18 	ldr.w	r0, [r1], #24
    return (SCB_INTR_TX_MASKED(base));
10003b1c:	f8d0 5f8c 	ldr.w	r5, [r0, #3980]	@ 0xf8c
    return (SCB_INTR_RX_MASKED(base));
10003b20:	f8d0 7fcc 	ldr.w	r7, [r0, #4044]	@ 0xfcc
    Cy_SCB_UART_Interrupt(obj->base, &(obj->context));
10003b24:	f001 f9bd 	bl	10004ea2 <Cy_SCB_UART_Interrupt>
    if (0UL != (CY_SCB_UART_TX_OVERFLOW & txMasked))
10003b28:	06aa      	lsls	r2, r5, #26
10003b2a:	d508      	bpl.n	10003b3e <_cyhal_uart_irq_handler+0x3e>
        Cy_SCB_ClearTxInterrupt(obj->base, CY_SCB_UART_TX_OVERFLOW);
10003b2c:	6823      	ldr	r3, [r4, #0]
    SCB_INTR_TX(base) = interruptMask;
10003b2e:	2020      	movs	r0, #32
10003b30:	f8c3 0f80 	str.w	r0, [r3, #3968]	@ 0xf80
    (void) SCB_INTR_TX(base);
10003b34:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	@ 0xf80
        if (NULL != obj->context.cbEvents)
10003b38:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
10003b3a:	b103      	cbz	r3, 10003b3e <_cyhal_uart_irq_handler+0x3e>
            obj->context.cbEvents(CY_SCB_UART_TRANSMIT_ERR_EVENT);
10003b3c:	4798      	blx	r3
    if (0UL != (CY_SCB_UART_TX_UNDERFLOW & txMasked))
10003b3e:	066b      	lsls	r3, r5, #25
10003b40:	d509      	bpl.n	10003b56 <_cyhal_uart_irq_handler+0x56>
        Cy_SCB_ClearTxInterrupt(obj->base, CY_SCB_UART_TX_UNDERFLOW);
10003b42:	6823      	ldr	r3, [r4, #0]
    SCB_INTR_TX(base) = interruptMask;
10003b44:	2240      	movs	r2, #64	@ 0x40
10003b46:	f8c3 2f80 	str.w	r2, [r3, #3968]	@ 0xf80
    (void) SCB_INTR_TX(base);
10003b4a:	f8d3 3f80 	ldr.w	r3, [r3, #3968]	@ 0xf80
        if (NULL != obj->context.cbEvents)
10003b4e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
10003b50:	b10b      	cbz	r3, 10003b56 <_cyhal_uart_irq_handler+0x56>
            obj->context.cbEvents(CY_SCB_UART_TRANSMIT_ERR_EVENT);
10003b52:	2020      	movs	r0, #32
10003b54:	4798      	blx	r3
    if (0UL != (CY_SCB_UART_TX_TRIGGER & txMasked))
10003b56:	07e8      	lsls	r0, r5, #31
10003b58:	d504      	bpl.n	10003b64 <_cyhal_uart_irq_handler+0x64>
        if (NULL != obj->context.cbEvents)
10003b5a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
10003b5c:	b113      	cbz	r3, 10003b64 <_cyhal_uart_irq_handler+0x64>
            obj->context.cbEvents(CYHAL_UART_IRQ_TX_FIFO >> 1u);
10003b5e:	f44f 7080 	mov.w	r0, #256	@ 0x100
10003b62:	4798      	blx	r3
    if (0UL != (CY_SCB_UART_TX_DONE & txMasked))
10003b64:	05a9      	lsls	r1, r5, #22
10003b66:	d50c      	bpl.n	10003b82 <_cyhal_uart_irq_handler+0x82>
        Cy_SCB_ClearTxInterrupt(obj->base, CY_SCB_UART_TX_DONE);
10003b68:	6823      	ldr	r3, [r4, #0]
    SCB_INTR_TX(base) = interruptMask;
10003b6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
10003b6e:	f8c3 2f80 	str.w	r2, [r3, #3968]	@ 0xf80
    (void) SCB_INTR_TX(base);
10003b72:	f8d3 2f80 	ldr.w	r2, [r3, #3968]	@ 0xf80
    return (SCB_INTR_TX_MASK(base));
10003b76:	f8d3 2f88 	ldr.w	r2, [r3, #3976]	@ 0xf88
        Cy_SCB_SetTxInterruptMask(obj->base, Cy_SCB_GetTxInterruptMask(obj->base) | CY_SCB_UART_TX_DONE);
10003b7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    SCB_INTR_TX_MASK(base) = interruptMask;
10003b7e:	f8c3 2f88 	str.w	r2, [r3, #3976]	@ 0xf88
    if (0UL != (CY_SCB_RX_INTR_UNDERFLOW & rxMasked))
10003b82:	067a      	lsls	r2, r7, #25
10003b84:	d509      	bpl.n	10003b9a <_cyhal_uart_irq_handler+0x9a>
        Cy_SCB_ClearRxInterrupt(obj->base, CY_SCB_RX_INTR_UNDERFLOW);
10003b86:	6823      	ldr	r3, [r4, #0]
    SCB_INTR_RX(base) = interruptMask;
10003b88:	2240      	movs	r2, #64	@ 0x40
10003b8a:	f8c3 2fc0 	str.w	r2, [r3, #4032]	@ 0xfc0
    (void) SCB_INTR_RX(base);
10003b8e:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
        if (NULL != obj->context.cbEvents)
10003b92:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
10003b94:	b10b      	cbz	r3, 10003b9a <_cyhal_uart_irq_handler+0x9a>
            obj->context.cbEvents(CY_SCB_UART_RECEIVE_ERR_EVENT);
10003b96:	2010      	movs	r0, #16
10003b98:	4798      	blx	r3
    if (0UL != (CY_SCB_UART_RX_TRIGGER & rxMasked))
10003b9a:	07fb      	lsls	r3, r7, #31
10003b9c:	d504      	bpl.n	10003ba8 <_cyhal_uart_irq_handler+0xa8>
        if (NULL != obj->context.cbEvents)
10003b9e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
10003ba0:	b113      	cbz	r3, 10003ba8 <_cyhal_uart_irq_handler+0xa8>
            obj->context.cbEvents(CYHAL_UART_IRQ_RX_FIFO >> 1u);
10003ba2:	f44f 7000 	mov.w	r0, #512	@ 0x200
10003ba6:	4798      	blx	r3
    _cyhal_uart_irq_obj = old_irq_obj;
10003ba8:	f8c6 8000 	str.w	r8, [r6]
}
10003bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
10003bb0:	08002c3c 	.word	0x08002c3c

10003bb4 <cyhal_uart_free>:

    return result;
}

void cyhal_uart_free(cyhal_uart_t *obj)
{
10003bb4:	b513      	push	{r0, r1, r4, lr}
10003bb6:	4604      	mov	r4, r0
    CY_ASSERT(NULL != obj);

    if (NULL != obj->base)
10003bb8:	6800      	ldr	r0, [r0, #0]
10003bba:	b140      	cbz	r0, 10003bce <cyhal_uart_free+0x1a>
    {
        Cy_SCB_UART_Disable(obj->base, &obj->context);
10003bbc:	f104 0118 	add.w	r1, r4, #24
10003bc0:	f001 f938 	bl	10004e34 <Cy_SCB_UART_Disable>
        Cy_SCB_UART_DeInit(obj->base);
10003bc4:	6820      	ldr	r0, [r4, #0]
10003bc6:	f001 f911 	bl	10004dec <Cy_SCB_UART_DeInit>
        obj->base = NULL;
10003bca:	2300      	movs	r3, #0
10003bcc:	6023      	str	r3, [r4, #0]
    }

    if (obj->resource.type != CYHAL_RSC_INVALID)
10003bce:	7923      	ldrb	r3, [r4, #4]
10003bd0:	2b1e      	cmp	r3, #30
10003bd2:	d01f      	beq.n	10003c14 <cyhal_uart_free+0x60>
    {
        uint8_t scb_arr_index = _cyhal_scb_get_block_index(obj->resource.block_num);
10003bd4:	7960      	ldrb	r0, [r4, #5]
10003bd6:	f7ff fcb7 	bl	10003548 <_cyhal_scb_get_block_index>
    NVIC_DisableIRQ(system_irq);
10003bda:	4b28      	ldr	r3, [pc, #160]	@ (10003c7c <cyhal_uart_free+0xc8>)
10003bdc:	f933 0010 	ldrsh.w	r0, [r3, r0, lsl #1]
10003be0:	f7ff ff00 	bl	100039e4 <__NVIC_DisableIRQ>
        _cyhal_system_irq_t irqn = _CYHAL_SCB_IRQ_N[scb_arr_index];
        _cyhal_irq_free(irqn);

        _cyhal_scb_update_instance_data(obj->resource.block_num, NULL, NULL);
10003be4:	2200      	movs	r2, #0
10003be6:	7960      	ldrb	r0, [r4, #5]
10003be8:	4611      	mov	r1, r2
10003bea:	f7ff fd3d 	bl	10003668 <_cyhal_scb_update_instance_data>

        if (false == obj->dc_configured)
10003bee:	f894 30a0 	ldrb.w	r3, [r4, #160]	@ 0xa0
10003bf2:	b96b      	cbnz	r3, 10003c10 <cyhal_uart_free+0x5c>
        {
            cyhal_resource_inst_t rsc_to_free = { CYHAL_RSC_SCB, _cyhal_scb_get_block_index(obj->resource.block_num), obj->resource.channel_num };
10003bf4:	2317      	movs	r3, #23
10003bf6:	7960      	ldrb	r0, [r4, #5]
10003bf8:	f88d 3004 	strb.w	r3, [sp, #4]
10003bfc:	f7ff fca4 	bl	10003548 <_cyhal_scb_get_block_index>
10003c00:	79a3      	ldrb	r3, [r4, #6]
10003c02:	f88d 0005 	strb.w	r0, [sp, #5]
            cyhal_hwmgr_free(&(rsc_to_free));
10003c06:	a801      	add	r0, sp, #4
            cyhal_resource_inst_t rsc_to_free = { CYHAL_RSC_SCB, _cyhal_scb_get_block_index(obj->resource.block_num), obj->resource.channel_num };
10003c08:	f88d 3006 	strb.w	r3, [sp, #6]
            cyhal_hwmgr_free(&(rsc_to_free));
10003c0c:	f7ff fa6e 	bl	100030ec <cyhal_hwmgr_free>
        }

        obj->resource.type = CYHAL_RSC_INVALID;
10003c10:	231e      	movs	r3, #30
10003c12:	7123      	strb	r3, [r4, #4]
    }

    if (false == obj->dc_configured)
10003c14:	f894 30a0 	ldrb.w	r3, [r4, #160]	@ 0xa0
10003c18:	b9a3      	cbnz	r3, 10003c44 <cyhal_uart_free+0x90>
    {
        _cyhal_utils_release_if_used(&(obj->pin_rx));
10003c1a:	1de0      	adds	r0, r4, #7
10003c1c:	f000 fb76 	bl	1000430c <_cyhal_utils_release_if_used>
        _cyhal_utils_release_if_used(&(obj->pin_tx));
10003c20:	f104 0008 	add.w	r0, r4, #8
10003c24:	f000 fb72 	bl	1000430c <_cyhal_utils_release_if_used>
        _cyhal_utils_release_if_used(&(obj->pin_rts));
10003c28:	f104 000a 	add.w	r0, r4, #10
10003c2c:	f000 fb6e 	bl	1000430c <_cyhal_utils_release_if_used>
        _cyhal_utils_release_if_used(&(obj->pin_cts));
10003c30:	f104 0009 	add.w	r0, r4, #9
10003c34:	f000 fb6a 	bl	1000430c <_cyhal_utils_release_if_used>

        if (obj->is_clock_owned)
10003c38:	7b63      	ldrb	r3, [r4, #13]
10003c3a:	b11b      	cbz	r3, 10003c44 <cyhal_uart_free+0x90>
        {
            cyhal_clock_free(&(obj->clock));
10003c3c:	f104 0010 	add.w	r0, r4, #16
10003c40:	f7ff f8dd 	bl	10002dfe <cyhal_clock_free>
        }
    }

    #if (CYHAL_DRIVER_AVAILABLE_DMA)
    if(obj->async_mode == CYHAL_ASYNC_DMA)
10003c44:	f894 30a8 	ldrb.w	r3, [r4, #168]	@ 0xa8
10003c48:	b9ab      	cbnz	r3, 10003c76 <cyhal_uart_free+0xc2>
    {
        if(CYHAL_RSC_INVALID != obj->dma_tx.resource.type)
10003c4a:	f894 30ac 	ldrb.w	r3, [r4, #172]	@ 0xac
10003c4e:	2b1e      	cmp	r3, #30
10003c50:	d006      	beq.n	10003c60 <cyhal_uart_free+0xac>
        {
            cyhal_dma_free(&obj->dma_tx);
10003c52:	f104 00ac 	add.w	r0, r4, #172	@ 0xac
10003c56:	f7ff f8e4 	bl	10002e22 <cyhal_dma_free>
            obj->dma_tx.resource.type = CYHAL_RSC_INVALID;
10003c5a:	231e      	movs	r3, #30
10003c5c:	f884 30ac 	strb.w	r3, [r4, #172]	@ 0xac
        }
        if(CYHAL_RSC_INVALID != obj->dma_rx.resource.type)
10003c60:	f894 3120 	ldrb.w	r3, [r4, #288]	@ 0x120
10003c64:	2b1e      	cmp	r3, #30
10003c66:	d006      	beq.n	10003c76 <cyhal_uart_free+0xc2>
        {
            cyhal_dma_free(&obj->dma_rx);
10003c68:	f504 7090 	add.w	r0, r4, #288	@ 0x120
10003c6c:	f7ff f8d9 	bl	10002e22 <cyhal_dma_free>
            obj->dma_rx.resource.type = CYHAL_RSC_INVALID;
10003c70:	231e      	movs	r3, #30
10003c72:	f884 3120 	strb.w	r3, [r4, #288]	@ 0x120
        }
    }
    #endif
}
10003c76:	b002      	add	sp, #8
10003c78:	bd10      	pop	{r4, pc}
10003c7a:	bf00      	nop
10003c7c:	1000c9e2 	.word	0x1000c9e2

10003c80 <cyhal_uart_set_baud>:

cy_rslt_t cyhal_uart_set_baud(cyhal_uart_t *obj, uint32_t baudrate, uint32_t *actualbaud)
{
    cy_rslt_t status;
    if( obj->baud_rate != baudrate)
10003c80:	f8d0 30a4 	ldr.w	r3, [r0, #164]	@ 0xa4
10003c84:	428b      	cmp	r3, r1
    {
        obj->baud_rate = baudrate;
    }
    
    if (obj->is_clock_owned)
10003c86:	7b43      	ldrb	r3, [r0, #13]
{
10003c88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
10003c8c:	4606      	mov	r6, r0
10003c8e:	460d      	mov	r5, r1
10003c90:	4691      	mov	r9, r2
        obj->baud_rate = baudrate;
10003c92:	bf18      	it	ne
10003c94:	f8c0 10a4 	strne.w	r1, [r0, #164]	@ 0xa4
    if (obj->is_clock_owned)
10003c98:	2b00      	cmp	r3, #0
10003c9a:	d078      	beq.n	10003d8e <cyhal_uart_set_baud+0x10e>
    {
        uint8_t oversample_value;
        uint32_t calculated_baud;
        uint32_t divider;

        Cy_SCB_UART_Disable(obj->base, NULL);
10003c9c:	4607      	mov	r7, r0
10003c9e:	2100      	movs	r1, #0
10003ca0:	f857 0b10 	ldr.w	r0, [r7], #16
10003ca4:	f001 f8c6 	bl	10004e34 <Cy_SCB_UART_Disable>
        status = cyhal_clock_set_enabled(&(obj->clock), false, false);
10003ca8:	2200      	movs	r2, #0
10003caa:	4611      	mov	r1, r2
10003cac:	4638      	mov	r0, r7
10003cae:	f7ff f887 	bl	10002dc0 <cyhal_clock_set_enabled>
        if(status != CY_RSLT_SUCCESS)
10003cb2:	4680      	mov	r8, r0
10003cb4:	b140      	cbz	r0, 10003cc8 <cyhal_uart_set_baud+0x48>
        status = cyhal_clock_set_divider(&(obj->clock), divider);
        #endif
        if(status != CY_RSLT_SUCCESS)
        {
            cyhal_clock_set_enabled(&(obj->clock), true, false);
            Cy_SCB_UART_Enable(obj->base);
10003cb6:	6832      	ldr	r2, [r6, #0]
10003cb8:	6813      	ldr	r3, [r2, #0]
10003cba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
10003cbe:	6013      	str	r3, [r2, #0]
        /* Not able to make changes in user-provided clock */
        status = CYHAL_UART_RSLT_CLOCK_ERROR;
    }

    return status;
}
10003cc0:	4640      	mov	r0, r8
10003cc2:	b003      	add	sp, #12
10003cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if(status != CY_RSLT_SUCCESS)
10003cc8:	f04f 0808 	mov.w	r8, #8
10003ccc:	ea4f 0ac5 	mov.w	sl, r5, lsl #3
    uint8_t best_oversample = _CYHAL_UART_OVERSAMPLE_MIN;
10003cd0:	4644      	mov	r4, r8
    uint8_t best_difference = 0xFF;
10003cd2:	f04f 0bff 	mov.w	fp, #255	@ 0xff
10003cd6:	fa5f f188 	uxtb.w	r1, r8
10003cda:	9101      	str	r1, [sp, #4]
    return Cy_SysClk_ClkPeriGetFrequency();
10003cdc:	f002 f89e 	bl	10005e1c <Cy_SysClk_ClkPeriGetFrequency>
    return ((_cyhal_utils_get_peripheral_clock_frequency(clocked_item) * (1 << frac_bits)) + (frequency / 2)) / frequency;
10003ce0:	eb00 005a 	add.w	r0, r0, sl, lsr #1
10003ce4:	fbb0 f3fa 	udiv	r3, r0, sl
10003ce8:	9300      	str	r3, [sp, #0]
    return Cy_SysClk_ClkPeriGetFrequency();
10003cea:	f002 f897 	bl	10005e1c <Cy_SysClk_ClkPeriGetFrequency>
    return _cyhal_utils_get_peripheral_clock_frequency(resource) / (divider * oversample);
10003cee:	9b00      	ldr	r3, [sp, #0]
        : ((desired_baud * 100) - (actual_baud * 100)) / desired_baud;
10003cf0:	9901      	ldr	r1, [sp, #4]
    return _cyhal_utils_get_peripheral_clock_frequency(resource) / (divider * oversample);
10003cf2:	fb08 f303 	mul.w	r3, r8, r3
10003cf6:	fbb0 f3f3 	udiv	r3, r0, r3
        : ((desired_baud * 100) - (actual_baud * 100)) / desired_baud;
10003cfa:	429d      	cmp	r5, r3
        ? ((actual_baud * 100) - (desired_baud * 100)) / desired_baud
10003cfc:	bf34      	ite	cc
10003cfe:	1b5b      	subcc	r3, r3, r5
        : ((desired_baud * 100) - (actual_baud * 100)) / desired_baud;
10003d00:	1aeb      	subcs	r3, r5, r3
10003d02:	2264      	movs	r2, #100	@ 0x64
10003d04:	4353      	muls	r3, r2
10003d06:	fbb3 f3f5 	udiv	r3, r3, r5
        uint8_t difference = (uint8_t)_cyhal_uart_baud_perdif(baudrate, _cyhal_uart_actual_baud(resource, divider, i));
10003d0a:	b2db      	uxtb	r3, r3
        if (difference < best_difference)
10003d0c:	455b      	cmp	r3, fp
    for (uint8_t i = _CYHAL_UART_OVERSAMPLE_MIN; i < _CYHAL_UART_OVERSAMPLE_MAX + 1; i++)
10003d0e:	f108 0801 	add.w	r8, r8, #1
        if (difference < best_difference)
10003d12:	bf3c      	itt	cc
10003d14:	469b      	movcc	fp, r3
10003d16:	460c      	movcc	r4, r1
    for (uint8_t i = _CYHAL_UART_OVERSAMPLE_MIN; i < _CYHAL_UART_OVERSAMPLE_MAX + 1; i++)
10003d18:	f1b8 0f11 	cmp.w	r8, #17
10003d1c:	44aa      	add	sl, r5
10003d1e:	d1da      	bne.n	10003cd6 <cyhal_uart_set_baud+0x56>
        obj->config.oversample = oversample_value;
10003d20:	6574      	str	r4, [r6, #84]	@ 0x54
10003d22:	f002 f87b 	bl	10005e1c <Cy_SysClk_ClkPeriGetFrequency>
        divider = _cyhal_utils_divider_value(&(obj->resource), baudrate * oversample_value, 0);
10003d26:	4365      	muls	r5, r4
    return ((_cyhal_utils_get_peripheral_clock_frequency(clocked_item) * (1 << frac_bits)) + (frequency / 2)) / frequency;
10003d28:	eb00 0055 	add.w	r0, r0, r5, lsr #1
10003d2c:	fbb0 f5f5 	udiv	r5, r0, r5
        status = cyhal_clock_set_divider(&(obj->clock), divider);
10003d30:	4638      	mov	r0, r7
10003d32:	4629      	mov	r1, r5
10003d34:	f7ff f857 	bl	10002de6 <cyhal_clock_set_divider>
        if(status != CY_RSLT_SUCCESS)
10003d38:	4680      	mov	r8, r0
10003d3a:	b128      	cbz	r0, 10003d48 <cyhal_uart_set_baud+0xc8>
            cyhal_clock_set_enabled(&(obj->clock), true, false);
10003d3c:	2200      	movs	r2, #0
10003d3e:	2101      	movs	r1, #1
10003d40:	4638      	mov	r0, r7
10003d42:	f7ff f83d 	bl	10002dc0 <cyhal_clock_set_enabled>
10003d46:	e7b6      	b.n	10003cb6 <cyhal_uart_set_baud+0x36>
    return Cy_SysClk_ClkPeriGetFrequency();
10003d48:	f002 f868 	bl	10005e1c <Cy_SysClk_ClkPeriGetFrequency>
        if (actualbaud != NULL)
10003d4c:	f1b9 0f00 	cmp.w	r9, #0
10003d50:	d004      	beq.n	10003d5c <cyhal_uart_set_baud+0xdc>
    return _cyhal_utils_get_peripheral_clock_frequency(resource) / (divider * oversample);
10003d52:	4365      	muls	r5, r4
10003d54:	fbb0 f0f5 	udiv	r0, r0, r5
            *actualbaud = calculated_baud;
10003d58:	f8c9 0000 	str.w	r0, [r9]
        status = cyhal_clock_set_enabled(&(obj->clock), true, false);
10003d5c:	2200      	movs	r2, #0
10003d5e:	2101      	movs	r1, #1
10003d60:	4638      	mov	r0, r7
10003d62:	f7ff f82d 	bl	10002dc0 <cyhal_clock_set_enabled>
        SCB_CTRL(obj->base) = _BOOL2FLD(SCB_CTRL_ADDR_ACCEPT, obj->config.acceptAddrInFifo)     |
10003d66:	f896 106c 	ldrb.w	r1, [r6, #108]	@ 0x6c
10003d6a:	6832      	ldr	r2, [r6, #0]
                    _VAL2FLD(SCB_CTRL_OVS, oversample_value - 1)                                |
10003d6c:	1e63      	subs	r3, r4, #1
10003d6e:	f003 030f 	and.w	r3, r3, #15
                    _BOOL2FLD(SCB_CTRL_BYTE_MODE, (obj->config.dataWidth <= CY_SCB_BYTE_WIDTH)) |
10003d72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
10003d76:	6db1      	ldr	r1, [r6, #88]	@ 0x58
10003d78:	2908      	cmp	r1, #8
10003d7a:	bf8c      	ite	hi
10003d7c:	2100      	movhi	r1, #0
10003d7e:	2101      	movls	r1, #1
10003d80:	ea43 23c1 	orr.w	r3, r3, r1, lsl #11
                    _VAL2FLD(SCB_CTRL_OVS, oversample_value - 1)                                |
10003d84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        status = cyhal_clock_set_enabled(&(obj->clock), true, false);
10003d88:	4680      	mov	r8, r0
        SCB_CTRL(obj->base) = _BOOL2FLD(SCB_CTRL_ADDR_ACCEPT, obj->config.acceptAddrInFifo)     |
10003d8a:	6013      	str	r3, [r2, #0]
10003d8c:	e794      	b.n	10003cb8 <cyhal_uart_set_baud+0x38>
        status = CYHAL_UART_RSLT_CLOCK_ERROR;
10003d8e:	f8df 8004 	ldr.w	r8, [pc, #4]	@ 10003d94 <cyhal_uart_set_baud+0x114>
10003d92:	e795      	b.n	10003cc0 <cyhal_uart_set_baud+0x40>
10003d94:	04021f06 	.word	0x04021f06

10003d98 <_cyhal_uart_pm_callback_instance>:
{
10003d98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    GPIO_PRT_Type *txport = obj->pin_tx != NC ? CYHAL_GET_PORTADDR(obj->pin_tx) : NULL;
10003d9c:	f890 9008 	ldrb.w	r9, [r0, #8]
10003da0:	f1b9 0fff 	cmp.w	r9, #255	@ 0xff
{
10003da4:	4604      	mov	r4, r0
    GPIO_PRT_Type *txport = obj->pin_tx != NC ? CYHAL_GET_PORTADDR(obj->pin_tx) : NULL;
10003da6:	d049      	beq.n	10003e3c <_cyhal_uart_pm_callback_instance+0xa4>
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
10003da8:	4879      	ldr	r0, [pc, #484]	@ (10003f90 <_cyhal_uart_pm_callback_instance+0x1f8>)
10003daa:	6800      	ldr	r0, [r0, #0]
    if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
10003dac:	f1b9 0f77 	cmp.w	r9, #119	@ 0x77
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
10003db0:	f8d0 8018 	ldr.w	r8, [r0, #24]
10003db4:	ea4f 03d9 	mov.w	r3, r9, lsr #3
    if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
10003db8:	d801      	bhi.n	10003dbe <_cyhal_uart_pm_callback_instance+0x26>
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
10003dba:	eb08 18c3 	add.w	r8, r8, r3, lsl #7
    GPIO_PRT_Type *rtsport = ((obj->pin_rts != NC) && obj->rts_enabled) ? CYHAL_GET_PORTADDR(obj->pin_rts) : NULL;
10003dbe:	7aa7      	ldrb	r7, [r4, #10]
10003dc0:	2fff      	cmp	r7, #255	@ 0xff
10003dc2:	d03e      	beq.n	10003e42 <_cyhal_uart_pm_callback_instance+0xaa>
10003dc4:	7b26      	ldrb	r6, [r4, #12]
10003dc6:	b146      	cbz	r6, 10003dda <_cyhal_uart_pm_callback_instance+0x42>
10003dc8:	4871      	ldr	r0, [pc, #452]	@ (10003f90 <_cyhal_uart_pm_callback_instance+0x1f8>)
10003dca:	6800      	ldr	r0, [r0, #0]
    if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
10003dcc:	2f77      	cmp	r7, #119	@ 0x77
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
10003dce:	6986      	ldr	r6, [r0, #24]
10003dd0:	ea4f 03d7 	mov.w	r3, r7, lsr #3
    if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
10003dd4:	d801      	bhi.n	10003dda <_cyhal_uart_pm_callback_instance+0x42>
        portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
10003dd6:	eb06 16c3 	add.w	r6, r6, r3, lsl #7
   if (state == CYHAL_SYSPM_CB_SYSTEM_NORMAL || state == CYHAL_SYSPM_CB_SYSTEM_LOW)
10003dda:	2910      	cmp	r1, #16
    uint8_t rtspin = (uint8_t)CYHAL_GET_PIN(obj->pin_rts);
10003ddc:	f007 0707 	and.w	r7, r7, #7
   if (state == CYHAL_SYSPM_CB_SYSTEM_NORMAL || state == CYHAL_SYSPM_CB_SYSTEM_LOW)
10003de0:	d001      	beq.n	10003de6 <_cyhal_uart_pm_callback_instance+0x4e>
10003de2:	2920      	cmp	r1, #32
10003de4:	d156      	bne.n	10003e94 <_cyhal_uart_pm_callback_instance+0xfc>
        if(pdl_mode == CY_SYSPM_CHECK_READY)
10003de6:	2a01      	cmp	r2, #1
10003de8:	d12d      	bne.n	10003e46 <_cyhal_uart_pm_callback_instance+0xae>
            if ((0UL == (CY_SCB_UART_TRANSMIT_ACTIVE & Cy_SCB_UART_GetTransmitStatus(obj->base, &(obj->context)))) &&
10003dea:	f104 0118 	add.w	r1, r4, #24
10003dee:	6820      	ldr	r0, [r4, #0]
10003df0:	9101      	str	r1, [sp, #4]
10003df2:	f001 f854 	bl	10004e9e <Cy_SCB_UART_GetTransmitStatus>
10003df6:	f010 0f01 	tst.w	r0, #1
10003dfa:	9901      	ldr	r1, [sp, #4]
10003dfc:	d127      	bne.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
                (0UL == (CY_SCB_UART_RECEIVE_ACTIVE  & Cy_SCB_UART_GetReceiveStatus (obj->base, &(obj->context))))
10003dfe:	6820      	ldr	r0, [r4, #0]
10003e00:	f001 f84b 	bl	10004e9a <Cy_SCB_UART_GetReceiveStatus>
                & (obj->async_rx_buff == NULL) & (obj->async_tx_buff == NULL))
10003e04:	e9d4 2367 	ldrd	r2, r3, [r4, #412]	@ 0x19c
            if ((0UL == (CY_SCB_UART_TRANSMIT_ACTIVE & Cy_SCB_UART_GetTransmitStatus(obj->base, &(obj->context)))) &&
10003e08:	4313      	orrs	r3, r2
10003e0a:	d120      	bne.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
10003e0c:	07c2      	lsls	r2, r0, #31
10003e0e:	d41e      	bmi.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
                if (Cy_SCB_UART_IsTxComplete(obj->base))
10003e10:	6823      	ldr	r3, [r4, #0]
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10003e12:	f8d3 1208 	ldr.w	r1, [r3, #520]	@ 0x208
    return _FLD2VAL(SCB_TX_FIFO_STATUS_SR_VALID, SCB_TX_FIFO_STATUS(base));
10003e16:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10003e1a:	f3c1 0108 	ubfx	r1, r1, #0, #9
    return _FLD2VAL(SCB_TX_FIFO_STATUS_SR_VALID, SCB_TX_FIFO_STATUS(base));
10003e1e:	f3c2 32c0 	ubfx	r2, r2, #15, #1
10003e22:	42ca      	cmn	r2, r1
10003e24:	d113      	bne.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
    return _FLD2VAL(SCB_RX_FIFO_STATUS_USED, SCB_RX_FIFO_STATUS(base));
10003e26:	f8d3 5308 	ldr.w	r5, [r3, #776]	@ 0x308
10003e2a:	f3c5 0508 	ubfx	r5, r5, #0, #9
                    if (0UL == Cy_SCB_UART_GetNumInRxFifo(obj->base))
10003e2e:	fab5 f585 	clz	r5, r5
10003e32:	096d      	lsrs	r5, r5, #5
}
10003e34:	4628      	mov	r0, r5
10003e36:	b003      	add	sp, #12
10003e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    GPIO_PRT_Type *txport = obj->pin_tx != NC ? CYHAL_GET_PORTADDR(obj->pin_tx) : NULL;
10003e3c:	f04f 0800 	mov.w	r8, #0
10003e40:	e7bd      	b.n	10003dbe <_cyhal_uart_pm_callback_instance+0x26>
    GPIO_PRT_Type *rtsport = ((obj->pin_rts != NC) && obj->rts_enabled) ? CYHAL_GET_PORTADDR(obj->pin_rts) : NULL;
10003e42:	2600      	movs	r6, #0
10003e44:	e7c9      	b.n	10003dda <_cyhal_uart_pm_callback_instance+0x42>
        if (pdl_mode == CY_SYSPM_AFTER_TRANSITION)
10003e46:	2a08      	cmp	r2, #8
10003e48:	d003      	beq.n	10003e52 <_cyhal_uart_pm_callback_instance+0xba>
        if (pdl_mode == CY_SYSPM_BEFORE_TRANSITION)
10003e4a:	2a04      	cmp	r2, #4
10003e4c:	d010      	beq.n	10003e70 <_cyhal_uart_pm_callback_instance+0xd8>
    bool allow = false;
10003e4e:	2500      	movs	r5, #0
    return allow;
10003e50:	e7f0      	b.n	10003e34 <_cyhal_uart_pm_callback_instance+0x9c>
            cyhal_uart_set_baud(obj, obj->baud_rate, NULL);
10003e52:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
10003e56:	2200      	movs	r2, #0
10003e58:	4620      	mov	r0, r4
10003e5a:	f7ff ff11 	bl	10003c80 <cyhal_uart_set_baud>
                if (NULL != rtsport)
10003e5e:	b12e      	cbz	r6, 10003e6c <_cyhal_uart_pm_callback_instance+0xd4>
                    Cy_GPIO_SetHSIOM(rtsport, rtspin, obj->saved_rts_hsiom);
10003e60:	f894 2095 	ldrb.w	r2, [r4, #149]	@ 0x95
10003e64:	4639      	mov	r1, r7
10003e66:	4630      	mov	r0, r6
10003e68:	f7ff fdce 	bl	10003a08 <Cy_GPIO_SetHSIOM>
                allow = true;
10003e6c:	2501      	movs	r5, #1
10003e6e:	e7e1      	b.n	10003e34 <_cyhal_uart_pm_callback_instance+0x9c>
            if (NULL != rtsport)
10003e70:	2e00      	cmp	r6, #0
10003e72:	d0fb      	beq.n	10003e6c <_cyhal_uart_pm_callback_instance+0xd4>
                obj->saved_rts_hsiom = Cy_GPIO_GetHSIOM(rtsport, rtspin);
10003e74:	4639      	mov	r1, r7
10003e76:	4630      	mov	r0, r6
10003e78:	f7ff fdee 	bl	10003a58 <Cy_GPIO_GetHSIOM>
*******************************************************************************/
__STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
{
    CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));

    GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
10003e7c:	2501      	movs	r5, #1
10003e7e:	fa05 f307 	lsl.w	r3, r5, r7
10003e82:	f884 0095 	strb.w	r0, [r4, #149]	@ 0x95
                Cy_GPIO_SetHSIOM(rtsport, rtspin, HSIOM_SEL_GPIO);
10003e86:	2200      	movs	r2, #0
10003e88:	60b3      	str	r3, [r6, #8]
10003e8a:	4639      	mov	r1, r7
10003e8c:	4630      	mov	r0, r6
10003e8e:	f7ff fdbb 	bl	10003a08 <Cy_GPIO_SetHSIOM>
10003e92:	e7cf      	b.n	10003e34 <_cyhal_uart_pm_callback_instance+0x9c>
        switch (pdl_mode)
10003e94:	3a01      	subs	r2, #1
    uint8_t txpin = (uint8_t)CYHAL_GET_PIN(obj->pin_tx);
10003e96:	f009 0907 	and.w	r9, r9, #7
        switch (pdl_mode)
10003e9a:	2a07      	cmp	r2, #7
10003e9c:	d8d7      	bhi.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
10003e9e:	a301      	add	r3, pc, #4	@ (adr r3, 10003ea4 <_cyhal_uart_pm_callback_instance+0x10c>)
10003ea0:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
10003ea4:	10003ec5 	.word	0x10003ec5
10003ea8:	10003f6f 	.word	0x10003f6f
10003eac:	10003e4f 	.word	0x10003e4f
10003eb0:	10003e6d 	.word	0x10003e6d
10003eb4:	10003e4f 	.word	0x10003e4f
10003eb8:	10003e4f 	.word	0x10003e4f
10003ebc:	10003e4f 	.word	0x10003e4f
10003ec0:	10003f6f 	.word	0x10003f6f
                if ((0UL == (CY_SCB_UART_TRANSMIT_ACTIVE & Cy_SCB_UART_GetTransmitStatus(obj->base, &(obj->context)))) &&
10003ec4:	f104 0b18 	add.w	fp, r4, #24
10003ec8:	6820      	ldr	r0, [r4, #0]
10003eca:	4659      	mov	r1, fp
10003ecc:	f000 ffe7 	bl	10004e9e <Cy_SCB_UART_GetTransmitStatus>
10003ed0:	07c3      	lsls	r3, r0, #31
10003ed2:	d4bc      	bmi.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
                    (0UL == (CY_SCB_UART_RECEIVE_ACTIVE  & Cy_SCB_UART_GetReceiveStatus (obj->base, &(obj->context))))
10003ed4:	6820      	ldr	r0, [r4, #0]
10003ed6:	4659      	mov	r1, fp
10003ed8:	f000 ffdf 	bl	10004e9a <Cy_SCB_UART_GetReceiveStatus>
                    & (obj->async_rx_buff == NULL) & (obj->async_tx_buff == NULL))
10003edc:	e9d4 2367 	ldrd	r2, r3, [r4, #412]	@ 0x19c
10003ee0:	43c0      	mvns	r0, r0
10003ee2:	4313      	orrs	r3, r2
10003ee4:	f000 0501 	and.w	r5, r0, #1
10003ee8:	bf18      	it	ne
10003eea:	2500      	movne	r5, #0
                if ((0UL == (CY_SCB_UART_TRANSMIT_ACTIVE & Cy_SCB_UART_GetTransmitStatus(obj->base, &(obj->context)))) &&
10003eec:	2d00      	cmp	r5, #0
10003eee:	d0ae      	beq.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
                    uint32_t txMasked = Cy_SCB_GetTxInterruptStatusMasked(obj->base);
10003ef0:	f8d4 a000 	ldr.w	sl, [r4]
    return (SCB_INTR_TX_MASKED(base));
10003ef4:	f8da 1f8c 	ldr.w	r1, [sl, #3980]	@ 0xf8c
    return (SCB_INTR_RX_MASKED(base));
10003ef8:	f8da 3fcc 	ldr.w	r3, [sl, #4044]	@ 0xfcc
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10003efc:	f8da 0208 	ldr.w	r0, [sl, #520]	@ 0x208
    return _FLD2VAL(SCB_TX_FIFO_STATUS_SR_VALID, SCB_TX_FIFO_STATUS(base));
10003f00:	f8da 2208 	ldr.w	r2, [sl, #520]	@ 0x208
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10003f04:	f3c0 0008 	ubfx	r0, r0, #0, #9
    return _FLD2VAL(SCB_TX_FIFO_STATUS_SR_VALID, SCB_TX_FIFO_STATUS(base));
10003f08:	f3c2 32c0 	ubfx	r2, r2, #15, #1
                    if (Cy_SCB_UART_IsTxComplete(obj->base)
10003f0c:	42c2      	cmn	r2, r0
10003f0e:	d19e      	bne.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
    return _FLD2VAL(SCB_RX_FIFO_STATUS_USED, SCB_RX_FIFO_STATUS(base));
10003f10:	f8da 2308 	ldr.w	r2, [sl, #776]	@ 0x308
                         && (0UL == Cy_SCB_UART_GetNumInRxFifo(obj->base))
10003f14:	430b      	orrs	r3, r1
10003f16:	f3c2 0208 	ubfx	r2, r2, #0, #9
10003f1a:	431a      	orrs	r2, r3
10003f1c:	9201      	str	r2, [sp, #4]
10003f1e:	d196      	bne.n	10003e4e <_cyhal_uart_pm_callback_instance+0xb6>
                        if (NULL != txport)
10003f20:	f1b8 0f00 	cmp.w	r8, #0
10003f24:	d00f      	beq.n	10003f46 <_cyhal_uart_pm_callback_instance+0x1ae>
                            obj->saved_tx_hsiom = Cy_GPIO_GetHSIOM(txport, txpin);
10003f26:	4649      	mov	r1, r9
10003f28:	4640      	mov	r0, r8
10003f2a:	f7ff fd95 	bl	10003a58 <Cy_GPIO_GetHSIOM>
10003f2e:	2301      	movs	r3, #1
10003f30:	fa03 f309 	lsl.w	r3, r3, r9
10003f34:	f884 0094 	strb.w	r0, [r4, #148]	@ 0x94
                            Cy_GPIO_SetHSIOM(txport, txpin, HSIOM_SEL_GPIO);
10003f38:	9a01      	ldr	r2, [sp, #4]
10003f3a:	f8c8 3008 	str.w	r3, [r8, #8]
10003f3e:	4649      	mov	r1, r9
10003f40:	4640      	mov	r0, r8
10003f42:	f7ff fd61 	bl	10003a08 <Cy_GPIO_SetHSIOM>
                        if (NULL != rtsport)
10003f46:	b16e      	cbz	r6, 10003f64 <_cyhal_uart_pm_callback_instance+0x1cc>
                            obj->saved_rts_hsiom = Cy_GPIO_GetHSIOM(rtsport, rtspin);
10003f48:	4639      	mov	r1, r7
10003f4a:	4630      	mov	r0, r6
10003f4c:	f7ff fd84 	bl	10003a58 <Cy_GPIO_GetHSIOM>
10003f50:	2301      	movs	r3, #1
10003f52:	40bb      	lsls	r3, r7
10003f54:	f884 0095 	strb.w	r0, [r4, #149]	@ 0x95
                            Cy_GPIO_SetHSIOM(rtsport, rtspin, HSIOM_SEL_GPIO);
10003f58:	2200      	movs	r2, #0
10003f5a:	60b3      	str	r3, [r6, #8]
10003f5c:	4639      	mov	r1, r7
10003f5e:	4630      	mov	r0, r6
10003f60:	f7ff fd52 	bl	10003a08 <Cy_GPIO_SetHSIOM>
                        Cy_SCB_UART_Disable(obj->base, &(obj->context));
10003f64:	4659      	mov	r1, fp
10003f66:	4650      	mov	r0, sl
10003f68:	f000 ff64 	bl	10004e34 <Cy_SCB_UART_Disable>
                        allow = true;
10003f6c:	e762      	b.n	10003e34 <_cyhal_uart_pm_callback_instance+0x9c>
                Cy_SCB_UART_Enable(obj->base);
10003f6e:	6822      	ldr	r2, [r4, #0]
10003f70:	6813      	ldr	r3, [r2, #0]
10003f72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
10003f76:	6013      	str	r3, [r2, #0]
                if (NULL != txport)
10003f78:	f1b8 0f00 	cmp.w	r8, #0
10003f7c:	f43f af6f 	beq.w	10003e5e <_cyhal_uart_pm_callback_instance+0xc6>
                    Cy_GPIO_SetHSIOM(txport, txpin, obj->saved_tx_hsiom);
10003f80:	f894 2094 	ldrb.w	r2, [r4, #148]	@ 0x94
10003f84:	4649      	mov	r1, r9
10003f86:	4640      	mov	r0, r8
10003f88:	f7ff fd3e 	bl	10003a08 <Cy_GPIO_SetHSIOM>
10003f8c:	e767      	b.n	10003e5e <_cyhal_uart_pm_callback_instance+0xc6>
10003f8e:	bf00      	nop
10003f90:	08002c40 	.word	0x08002c40

10003f94 <cyhal_uart_getc>:
    Cy_SCB_UART_Enable(obj->base);
    return CY_RSLT_SUCCESS;
}

cy_rslt_t cyhal_uart_getc(cyhal_uart_t *obj, uint8_t *value, uint32_t timeout)
{
10003f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10003f96:	4604      	mov	r4, r0
10003f98:	460e      	mov	r6, r1
10003f9a:	4615      	mov	r5, r2
    if (_cyhal_scb_pm_transition_pending())
10003f9c:	f7ff fb5e 	bl	1000365c <_cyhal_scb_pm_transition_pending>
10003fa0:	b990      	cbnz	r0, 10003fc8 <cyhal_uart_getc+0x34>
        return CYHAL_SYSPM_RSLT_ERR_PM_PENDING;

    uint32_t read_value = Cy_SCB_UART_Get(obj->base);
10003fa2:	6823      	ldr	r3, [r4, #0]
    return (SCB_RX_FIFO_RD(base));
10003fa4:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
    uint32_t timeoutTicks = timeout;
10003fa8:	462f      	mov	r7, r5
    while (read_value == CY_SCB_UART_RX_NO_DATA)
10003faa:	1c5a      	adds	r2, r3, #1
10003fac:	d002      	beq.n	10003fb4 <cyhal_uart_getc+0x20>
                return CY_RSLT_ERR_CSP_UART_GETC_TIMEOUT;
            }
        }
        read_value = Cy_SCB_UART_Get(obj->base);
    }
    *value = (uint8_t)read_value;
10003fae:	7033      	strb	r3, [r6, #0]
    return CY_RSLT_SUCCESS;
10003fb0:	2000      	movs	r0, #0
}
10003fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if(timeout != 0UL)
10003fb4:	b125      	cbz	r5, 10003fc0 <cyhal_uart_getc+0x2c>
            if(timeoutTicks > 0UL)
10003fb6:	b14f      	cbz	r7, 10003fcc <cyhal_uart_getc+0x38>
                cyhal_system_delay_ms(1);
10003fb8:	2001      	movs	r0, #1
10003fba:	f7ff fcf9 	bl	100039b0 <cyhal_system_delay_ms>
                timeoutTicks--;
10003fbe:	3f01      	subs	r7, #1
        read_value = Cy_SCB_UART_Get(obj->base);
10003fc0:	6823      	ldr	r3, [r4, #0]
10003fc2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
10003fc6:	e7f0      	b.n	10003faa <cyhal_uart_getc+0x16>
        return CYHAL_SYSPM_RSLT_ERR_PM_PENDING;
10003fc8:	4801      	ldr	r0, [pc, #4]	@ (10003fd0 <cyhal_uart_getc+0x3c>)
10003fca:	e7f2      	b.n	10003fb2 <cyhal_uart_getc+0x1e>
                return CY_RSLT_ERR_CSP_UART_GETC_TIMEOUT;
10003fcc:	4801      	ldr	r0, [pc, #4]	@ (10003fd4 <cyhal_uart_getc+0x40>)
10003fce:	e7f0      	b.n	10003fb2 <cyhal_uart_getc+0x1e>
10003fd0:	04021a03 	.word	0x04021a03
10003fd4:	04021f02 	.word	0x04021f02

10003fd8 <cyhal_uart_putc>:

cy_rslt_t cyhal_uart_putc(cyhal_uart_t *obj, uint32_t value)
{
10003fd8:	b538      	push	{r3, r4, r5, lr}
10003fda:	4604      	mov	r4, r0
10003fdc:	460d      	mov	r5, r1
    if (_cyhal_scb_pm_transition_pending())
10003fde:	f7ff fb3d 	bl	1000365c <_cyhal_scb_pm_transition_pending>
10003fe2:	b938      	cbnz	r0, 10003ff4 <cyhal_uart_putc+0x1c>
* The number of data elements placed in the TX FIFO: 0 or 1.
*
*******************************************************************************/
__STATIC_INLINE uint32_t Cy_SCB_UART_Put(CySCB_Type *base, uint32_t data)
{
    return Cy_SCB_Write(base, data);
10003fe4:	6820      	ldr	r0, [r4, #0]
10003fe6:	4629      	mov	r1, r5
10003fe8:	f000 fe0c 	bl	10004c04 <Cy_SCB_Write>
        return CYHAL_SYSPM_RSLT_ERR_PM_PENDING;

    uint32_t count = 0;
    while (count == 0)
10003fec:	2800      	cmp	r0, #0
10003fee:	d0f9      	beq.n	10003fe4 <cyhal_uart_putc+0xc>
    {
        count = Cy_SCB_UART_Put(obj->base, value);
    }

    return CY_RSLT_SUCCESS;
10003ff0:	2000      	movs	r0, #0
}
10003ff2:	bd38      	pop	{r3, r4, r5, pc}
        return CYHAL_SYSPM_RSLT_ERR_PM_PENDING;
10003ff4:	4800      	ldr	r0, [pc, #0]	@ (10003ff8 <cyhal_uart_putc+0x20>)
10003ff6:	e7fc      	b.n	10003ff2 <cyhal_uart_putc+0x1a>
10003ff8:	04021a03 	.word	0x04021a03

10003ffc <cyhal_uart_config_software_buffer>:
    CY_UNUSED_PARAMETER(obj);
    return _cyhal_scb_disable_output((cyhal_scb_output_t)output);
}

cy_rslt_t cyhal_uart_config_software_buffer(cyhal_uart_t *obj, uint8_t *rx_buffer, uint32_t rx_buffer_size)
{
10003ffc:	b508      	push	{r3, lr}
    cy_rslt_t result = CY_RSLT_SUCCESS;
    CY_ASSERT(NULL != obj);
    CY_ASSERT(NULL != rx_buffer);

#if (CYHAL_DRIVER_AVAILABLE_DMA)
    if(obj->async_mode == CYHAL_ASYNC_DMA)
10003ffe:	f890 30a8 	ldrb.w	r3, [r0, #168]	@ 0xa8
10004002:	b133      	cbz	r3, 10004012 <cyhal_uart_config_software_buffer+0x16>
    }
    else
#endif
    {

        Cy_SCB_UART_StartRingBuffer(obj->base, rx_buffer, rx_buffer_size, &(obj->context));
10004004:	f100 0318 	add.w	r3, r0, #24
10004008:	6800      	ldr	r0, [r0, #0]
1000400a:	f000 ff1e 	bl	10004e4a <Cy_SCB_UART_StartRingBuffer>
1000400e:	2000      	movs	r0, #0
    }

    return result;
}
10004010:	bd08      	pop	{r3, pc}
        result =  CYHAL_UART_RSLT_ERR_UNSUPPORTED_CONFIG;
10004012:	4801      	ldr	r0, [pc, #4]	@ (10004018 <cyhal_uart_config_software_buffer+0x1c>)
    return result;
10004014:	e7fc      	b.n	10004010 <cyhal_uart_config_software_buffer+0x14>
10004016:	bf00      	nop
10004018:	04021f04 	.word	0x04021f04

1000401c <cyhal_uart_init>:
{
1000401c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10004020:	ed2d 8b04 	vpush	{d8-d9}
10004024:	b085      	sub	sp, #20
10004026:	4604      	mov	r4, r0
10004028:	460d      	mov	r5, r1
1000402a:	4616      	mov	r6, r2
    memset(obj, 0, sizeof(cyhal_uart_t));
1000402c:	2100      	movs	r1, #0
1000402e:	f44f 72d4 	mov.w	r2, #424	@ 0x1a8
{
10004032:	461f      	mov	r7, r3
10004034:	f89d 8048 	ldrb.w	r8, [sp, #72]	@ 0x48
10004038:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
    memset(obj, 0, sizeof(cyhal_uart_t));
1000403c:	f005 fe88 	bl	10009d50 <memset>
    obj->async_mode = CYHAL_ASYNC_SW;
10004040:	2301      	movs	r3, #1
10004042:	f884 30a8 	strb.w	r3, [r4, #168]	@ 0xa8
    obj->dma_tx.resource.type = CYHAL_RSC_INVALID;
10004046:	231e      	movs	r3, #30
    obj->baud_rate = CYHAL_UART_DEFAULT_BAUD;
10004048:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
    obj->dma_tx.resource.type = CYHAL_RSC_INVALID;
1000404c:	f884 30ac 	strb.w	r3, [r4, #172]	@ 0xac
    obj->dma_rx.resource.type = CYHAL_RSC_INVALID;
10004050:	f884 3120 	strb.w	r3, [r4, #288]	@ 0x120
    obj->resource.type = CYHAL_RSC_INVALID;
10004054:	7123      	strb	r3, [r4, #4]
    obj->pin_rx = CYHAL_NC_PIN_VALUE;
10004056:	23ff      	movs	r3, #255	@ 0xff
    obj->baud_rate = CYHAL_UART_DEFAULT_BAUD;
10004058:	f8c4 20a4 	str.w	r2, [r4, #164]	@ 0xa4
    if ((NC == tx && NC != rts) || (NC == rx && NC != cts) || (NC == tx && NC == rx))
1000405c:	429d      	cmp	r5, r3
    obj->pin_tx = CYHAL_NC_PIN_VALUE;
1000405e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
    obj->pin_rx = CYHAL_NC_PIN_VALUE;
10004062:	71e3      	strb	r3, [r4, #7]
    obj->pin_tx = CYHAL_NC_PIN_VALUE;
10004064:	8122      	strh	r2, [r4, #8]
    obj->pin_rts = CYHAL_NC_PIN_VALUE;
10004066:	72a3      	strb	r3, [r4, #10]
    if ((NC == tx && NC != rts) || (NC == rx && NC != cts) || (NC == tx && NC == rx))
10004068:	d107      	bne.n	1000407a <cyhal_uart_init+0x5e>
1000406a:	4598      	cmp	r8, r3
1000406c:	d005      	beq.n	1000407a <cyhal_uart_init+0x5e>
        return CYHAL_UART_RSLT_ERR_INVALID_PIN;
1000406e:	f8df b298 	ldr.w	fp, [pc, #664]	@ 10004308 <cyhal_uart_init+0x2ec>
        cyhal_uart_free(obj);
10004072:	4620      	mov	r0, r4
10004074:	f7ff fd9e 	bl	10003bb4 <cyhal_uart_free>
    return result;
10004078:	e129      	b.n	100042ce <cyhal_uart_init+0x2b2>
    if ((NC == tx && NC != rts) || (NC == rx && NC != cts) || (NC == tx && NC == rx))
1000407a:	2eff      	cmp	r6, #255	@ 0xff
1000407c:	d103      	bne.n	10004086 <cyhal_uart_init+0x6a>
1000407e:	2fff      	cmp	r7, #255	@ 0xff
10004080:	d1f5      	bne.n	1000406e <cyhal_uart_init+0x52>
10004082:	2dff      	cmp	r5, #255	@ 0xff
10004084:	d0f3      	beq.n	1000406e <cyhal_uart_init+0x52>
    uint32_t saved_intr_status = cyhal_system_critical_section_enter();
10004086:	f7fe fd78 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
    uint32_t pins_blocks = _CYHAL_SCB_AVAILABLE_BLOCKS_MASK;
1000408a:	4b99      	ldr	r3, [pc, #612]	@ (100042f0 <cyhal_uart_init+0x2d4>)
    if (NC != tx)
1000408c:	2dff      	cmp	r5, #255	@ 0xff
    uint32_t saved_intr_status = cyhal_system_critical_section_enter();
1000408e:	ee08 0a10 	vmov	s16, r0
    uint32_t pins_blocks = _CYHAL_SCB_AVAILABLE_BLOCKS_MASK;
10004092:	f8d3 9000 	ldr.w	r9, [r3]
    if (NC != tx)
10004096:	d006      	beq.n	100040a6 <cyhal_uart_init+0x8a>
        pins_blocks &= _CYHAL_SCB_CHECK_AFFILIATION(tx, cyhal_pin_map_scb_uart_tx);
10004098:	4996      	ldr	r1, [pc, #600]	@ (100042f4 <cyhal_uart_init+0x2d8>)
1000409a:	220f      	movs	r2, #15
1000409c:	4628      	mov	r0, r5
1000409e:	f7ff fab1 	bl	10003604 <_cyhal_scb_check_pin_affiliation>
100040a2:	ea09 0900 	and.w	r9, r9, r0
    if (NC != rx)
100040a6:	2eff      	cmp	r6, #255	@ 0xff
100040a8:	d006      	beq.n	100040b8 <cyhal_uart_init+0x9c>
        pins_blocks &= _CYHAL_SCB_CHECK_AFFILIATION(rx, cyhal_pin_map_scb_uart_rx);
100040aa:	4993      	ldr	r1, [pc, #588]	@ (100042f8 <cyhal_uart_init+0x2dc>)
100040ac:	220f      	movs	r2, #15
100040ae:	4630      	mov	r0, r6
100040b0:	f7ff faa8 	bl	10003604 <_cyhal_scb_check_pin_affiliation>
100040b4:	ea09 0900 	and.w	r9, r9, r0
    if (NC != cts)
100040b8:	2fff      	cmp	r7, #255	@ 0xff
100040ba:	d006      	beq.n	100040ca <cyhal_uart_init+0xae>
        pins_blocks &= _CYHAL_SCB_CHECK_AFFILIATION(cts, cyhal_pin_map_scb_uart_cts);
100040bc:	498f      	ldr	r1, [pc, #572]	@ (100042fc <cyhal_uart_init+0x2e0>)
100040be:	220e      	movs	r2, #14
100040c0:	4638      	mov	r0, r7
100040c2:	f7ff fa9f 	bl	10003604 <_cyhal_scb_check_pin_affiliation>
100040c6:	ea09 0900 	and.w	r9, r9, r0
    if (NC != rts)
100040ca:	f1b8 0fff 	cmp.w	r8, #255	@ 0xff
100040ce:	d006      	beq.n	100040de <cyhal_uart_init+0xc2>
        pins_blocks &= _CYHAL_SCB_CHECK_AFFILIATION(rts, cyhal_pin_map_scb_uart_rts);
100040d0:	498b      	ldr	r1, [pc, #556]	@ (10004300 <cyhal_uart_init+0x2e4>)
100040d2:	220e      	movs	r2, #14
100040d4:	4640      	mov	r0, r8
100040d6:	f7ff fa95 	bl	10003604 <_cyhal_scb_check_pin_affiliation>
100040da:	ea09 0900 	and.w	r9, r9, r0
    if (0 == pins_blocks)
100040de:	f1b9 0f00 	cmp.w	r9, #0
100040e2:	d104      	bne.n	100040ee <cyhal_uart_init+0xd2>
        cyhal_system_critical_section_exit(saved_intr_status);
100040e4:	ee18 0a10 	vmov	r0, s16
100040e8:	f7fe fd4b 	bl	10002b82 <Cy_SysLib_ExitCriticalSection>
100040ec:	e7bf      	b.n	1000406e <cyhal_uart_init+0x52>
100040ee:	2300      	movs	r3, #0
100040f0:	fa5f fb83 	uxtb.w	fp, r3
    while(((pins_blocks >> found_block_idx) & 0x1) == 0)
100040f4:	fa29 f20b 	lsr.w	r2, r9, fp
100040f8:	07d2      	lsls	r2, r2, #31
100040fa:	f103 0301 	add.w	r3, r3, #1
100040fe:	d5f7      	bpl.n	100040f0 <cyhal_uart_init+0xd4>
    cyhal_resource_inst_t uart_rsc = { CYHAL_RSC_SCB, found_block_idx, 0 };
10004100:	f04f 0317 	mov.w	r3, #23
10004104:	f04f 0200 	mov.w	r2, #0
    const cyhal_resource_pin_mapping_t *tx_map = _CYHAL_SCB_FIND_MAP_BLOCK(tx, cyhal_pin_map_scb_uart_tx, &uart_rsc);
10004108:	497a      	ldr	r1, [pc, #488]	@ (100042f4 <cyhal_uart_init+0x2d8>)
    cyhal_resource_inst_t uart_rsc = { CYHAL_RSC_SCB, found_block_idx, 0 };
1000410a:	f88d 3008 	strb.w	r3, [sp, #8]
1000410e:	f88d 200a 	strb.w	r2, [sp, #10]
    const cyhal_resource_pin_mapping_t *tx_map = _CYHAL_SCB_FIND_MAP_BLOCK(tx, cyhal_pin_map_scb_uart_tx, &uart_rsc);
10004112:	ab02      	add	r3, sp, #8
10004114:	220f      	movs	r2, #15
10004116:	4628      	mov	r0, r5
    cyhal_resource_inst_t uart_rsc = { CYHAL_RSC_SCB, found_block_idx, 0 };
10004118:	f88d b009 	strb.w	fp, [sp, #9]
    const cyhal_resource_pin_mapping_t *tx_map = _CYHAL_SCB_FIND_MAP_BLOCK(tx, cyhal_pin_map_scb_uart_tx, &uart_rsc);
1000411c:	f7ff fa3e 	bl	1000359c <_cyhal_scb_find_map>
    const cyhal_resource_pin_mapping_t *rx_map = _CYHAL_SCB_FIND_MAP_BLOCK(rx, cyhal_pin_map_scb_uart_rx, &uart_rsc);
10004120:	4975      	ldr	r1, [pc, #468]	@ (100042f8 <cyhal_uart_init+0x2dc>)
10004122:	ab02      	add	r3, sp, #8
10004124:	220f      	movs	r2, #15
    const cyhal_resource_pin_mapping_t *tx_map = _CYHAL_SCB_FIND_MAP_BLOCK(tx, cyhal_pin_map_scb_uart_tx, &uart_rsc);
10004126:	ee08 0a90 	vmov	s17, r0
    const cyhal_resource_pin_mapping_t *rx_map = _CYHAL_SCB_FIND_MAP_BLOCK(rx, cyhal_pin_map_scb_uart_rx, &uart_rsc);
1000412a:	4630      	mov	r0, r6
1000412c:	f7ff fa36 	bl	1000359c <_cyhal_scb_find_map>
    const cyhal_resource_pin_mapping_t *cts_map = _CYHAL_SCB_FIND_MAP_BLOCK(cts, cyhal_pin_map_scb_uart_cts, &uart_rsc);
10004130:	4972      	ldr	r1, [pc, #456]	@ (100042fc <cyhal_uart_init+0x2e0>)
10004132:	ab02      	add	r3, sp, #8
10004134:	220e      	movs	r2, #14
    const cyhal_resource_pin_mapping_t *rx_map = _CYHAL_SCB_FIND_MAP_BLOCK(rx, cyhal_pin_map_scb_uart_rx, &uart_rsc);
10004136:	ee09 0a10 	vmov	s18, r0
    const cyhal_resource_pin_mapping_t *cts_map = _CYHAL_SCB_FIND_MAP_BLOCK(cts, cyhal_pin_map_scb_uart_cts, &uart_rsc);
1000413a:	4638      	mov	r0, r7
1000413c:	f7ff fa2e 	bl	1000359c <_cyhal_scb_find_map>
    const cyhal_resource_pin_mapping_t *rts_map = _CYHAL_SCB_FIND_MAP_BLOCK(rts, cyhal_pin_map_scb_uart_rts, &uart_rsc);
10004140:	496f      	ldr	r1, [pc, #444]	@ (10004300 <cyhal_uart_init+0x2e4>)
    const cyhal_resource_pin_mapping_t *cts_map = _CYHAL_SCB_FIND_MAP_BLOCK(cts, cyhal_pin_map_scb_uart_cts, &uart_rsc);
10004142:	9001      	str	r0, [sp, #4]
    const cyhal_resource_pin_mapping_t *rts_map = _CYHAL_SCB_FIND_MAP_BLOCK(rts, cyhal_pin_map_scb_uart_rts, &uart_rsc);
10004144:	220e      	movs	r2, #14
10004146:	ab02      	add	r3, sp, #8
10004148:	4640      	mov	r0, r8
1000414a:	f7ff fa27 	bl	1000359c <_cyhal_scb_find_map>
    cyhal_resource_inst_t rsc_to_reserve = { CYHAL_RSC_SCB, _cyhal_scb_get_block_index(found_block_idx), 0 };
1000414e:	f04f 0317 	mov.w	r3, #23
    const cyhal_resource_pin_mapping_t *rts_map = _CYHAL_SCB_FIND_MAP_BLOCK(rts, cyhal_pin_map_scb_uart_rts, &uart_rsc);
10004152:	4681      	mov	r9, r0
    cyhal_resource_inst_t rsc_to_reserve = { CYHAL_RSC_SCB, _cyhal_scb_get_block_index(found_block_idx), 0 };
10004154:	4658      	mov	r0, fp
10004156:	f88d 300c 	strb.w	r3, [sp, #12]
1000415a:	f7ff f9f5 	bl	10003548 <_cyhal_scb_get_block_index>
1000415e:	f04f 0200 	mov.w	r2, #0
10004162:	f88d 000d 	strb.w	r0, [sp, #13]
    result = cyhal_hwmgr_reserve(&rsc_to_reserve);
10004166:	a803      	add	r0, sp, #12
    cyhal_resource_inst_t rsc_to_reserve = { CYHAL_RSC_SCB, _cyhal_scb_get_block_index(found_block_idx), 0 };
10004168:	f88d 200e 	strb.w	r2, [sp, #14]
    result = cyhal_hwmgr_reserve(&rsc_to_reserve);
1000416c:	f7fe ff7e 	bl	1000306c <cyhal_hwmgr_reserve>
10004170:	4683      	mov	fp, r0
    cyhal_system_critical_section_exit(saved_intr_status);
10004172:	ee18 0a10 	vmov	r0, s16
10004176:	f7fe fd04 	bl	10002b82 <Cy_SysLib_ExitCriticalSection>
    if (CY_RSLT_SUCCESS != result)
1000417a:	f1bb 0f00 	cmp.w	fp, #0
1000417e:	f47f af78 	bne.w	10004072 <cyhal_uart_init+0x56>
    obj->resource = uart_rsc;
10004182:	9b02      	ldr	r3, [sp, #8]
10004184:	80a3      	strh	r3, [r4, #4]
    if ((result == CY_RSLT_SUCCESS) && NC != tx)
10004186:	2dff      	cmp	r5, #255	@ 0xff
    obj->resource = uart_rsc;
10004188:	ea4f 4313 	mov.w	r3, r3, lsr #16
1000418c:	71a3      	strb	r3, [r4, #6]
    if ((result == CY_RSLT_SUCCESS) && NC != tx)
1000418e:	d009      	beq.n	100041a4 <cyhal_uart_init+0x188>
        result = _cyhal_utils_reserve_and_connect(tx_map, (uint8_t)CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_TX);
10004190:	ee18 0a90 	vmov	r0, s17
10004194:	2106      	movs	r1, #6
10004196:	f000 f8c3 	bl	10004320 <_cyhal_utils_reserve_and_connect>
        if (result == CY_RSLT_SUCCESS)
1000419a:	4683      	mov	fp, r0
1000419c:	2800      	cmp	r0, #0
1000419e:	f47f af68 	bne.w	10004072 <cyhal_uart_init+0x56>
            obj->pin_tx = tx;
100041a2:	7225      	strb	r5, [r4, #8]
    if ((result == CY_RSLT_SUCCESS) && NC != rx)
100041a4:	2eff      	cmp	r6, #255	@ 0xff
100041a6:	d009      	beq.n	100041bc <cyhal_uart_init+0x1a0>
        result = _cyhal_utils_reserve_and_connect(rx_map, (uint8_t)CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RX);
100041a8:	ee19 0a10 	vmov	r0, s18
100041ac:	2108      	movs	r1, #8
100041ae:	f000 f8b7 	bl	10004320 <_cyhal_utils_reserve_and_connect>
        if (result == CY_RSLT_SUCCESS)
100041b2:	4683      	mov	fp, r0
100041b4:	2800      	cmp	r0, #0
100041b6:	f47f af5c 	bne.w	10004072 <cyhal_uart_init+0x56>
            obj->pin_rx = rx;
100041ba:	71e6      	strb	r6, [r4, #7]
    if ((result == CY_RSLT_SUCCESS) && (NULL != cts_map))
100041bc:	9b01      	ldr	r3, [sp, #4]
100041be:	b153      	cbz	r3, 100041d6 <cyhal_uart_init+0x1ba>
        result = _cyhal_utils_reserve_and_connect(cts_map, (uint8_t)CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_CTS);
100041c0:	2108      	movs	r1, #8
100041c2:	4618      	mov	r0, r3
100041c4:	f000 f8ac 	bl	10004320 <_cyhal_utils_reserve_and_connect>
        if (result == CY_RSLT_SUCCESS)
100041c8:	4683      	mov	fp, r0
100041ca:	2800      	cmp	r0, #0
100041cc:	f47f af51 	bne.w	10004072 <cyhal_uart_init+0x56>
            obj->cts_enabled = true;
100041d0:	2301      	movs	r3, #1
100041d2:	72e3      	strb	r3, [r4, #11]
            obj->pin_cts = cts;
100041d4:	7267      	strb	r7, [r4, #9]
    if ((result == CY_RSLT_SUCCESS) && (NULL != rts_map))
100041d6:	f1b9 0f00 	cmp.w	r9, #0
100041da:	d00b      	beq.n	100041f4 <cyhal_uart_init+0x1d8>
        result = _cyhal_utils_reserve_and_connect(rts_map, (uint8_t)CYHAL_PIN_MAP_DRIVE_MODE_SCB_UART_RTS);
100041dc:	2106      	movs	r1, #6
100041de:	4648      	mov	r0, r9
100041e0:	f000 f89e 	bl	10004320 <_cyhal_utils_reserve_and_connect>
        if (result == CY_RSLT_SUCCESS)
100041e4:	4683      	mov	fp, r0
100041e6:	2800      	cmp	r0, #0
100041e8:	f47f af43 	bne.w	10004072 <cyhal_uart_init+0x56>
            obj->rts_enabled = true;
100041ec:	2301      	movs	r3, #1
100041ee:	7323      	strb	r3, [r4, #12]
            obj->pin_rts = rts;
100041f0:	f884 800a 	strb.w	r8, [r4, #10]
        if (clk == NULL)
100041f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
100041f6:	f104 0510 	add.w	r5, r4, #16
100041fa:	2b00      	cmp	r3, #0
100041fc:	d16d      	bne.n	100042da <cyhal_uart_init+0x2be>
            result = _cyhal_utils_allocate_clock(&(obj->clock), &obj->resource, CYHAL_CLOCK_BLOCK_PERIPHERAL_16BIT, true);
100041fe:	2301      	movs	r3, #1
10004200:	461a      	mov	r2, r3
10004202:	1d21      	adds	r1, r4, #4
10004204:	4628      	mov	r0, r5
10004206:	f000 f8db 	bl	100043c0 <_cyhal_utils_allocate_clock>
            obj->is_clock_owned = (CY_RSLT_SUCCESS == result);
1000420a:	f1b0 0b00 	subs.w	fp, r0, #0
1000420e:	bf0c      	ite	eq
10004210:	2201      	moveq	r2, #1
10004212:	2200      	movne	r2, #0
10004214:	7362      	strb	r2, [r4, #13]
    if (result == CY_RSLT_SUCCESS)
10004216:	f47f af2c 	bne.w	10004072 <cyhal_uart_init+0x56>
        return Cy_SysClk_PeriphAssignDivider(clk_dest, _CYHAL_PERIPHERAL_GROUP_GET_DIVIDER_TYPE(clock->block), clock->channel);
1000421a:	7c21      	ldrb	r1, [r4, #16]
1000421c:	7c62      	ldrb	r2, [r4, #17]
1000421e:	7960      	ldrb	r0, [r4, #5]
10004220:	f001 0103 	and.w	r1, r1, #3
10004224:	f001 f812 	bl	1000524c <Cy_SysClk_PeriphAssignDivider>
    if (CY_RSLT_SUCCESS == result)
10004228:	4683      	mov	fp, r0
1000422a:	2800      	cmp	r0, #0
1000422c:	f47f af21 	bne.w	10004072 <cyhal_uart_init+0x56>
        obj->config = _cyhal_uart_default_config;
10004230:	4e34      	ldr	r6, [pc, #208]	@ (10004304 <cyhal_uart_init+0x2e8>)
10004232:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
10004234:	f104 0550 	add.w	r5, r4, #80	@ 0x50
10004238:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1000423a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
1000423c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
1000423e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
10004240:	c50f      	stmia	r5!, {r0, r1, r2, r3}
10004242:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
10004246:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
        obj->config.enableCts = obj->cts_enabled;
1000424a:	7ae3      	ldrb	r3, [r4, #11]
1000424c:	f884 3070 	strb.w	r3, [r4, #112]	@ 0x70
        if (cfg != NULL)
10004250:	f1ba 0f00 	cmp.w	sl, #0
10004254:	d016      	beq.n	10004284 <cyhal_uart_init+0x268>
            obj->config.dataWidth = cfg->data_bits;
10004256:	f8da 3000 	ldr.w	r3, [sl]
1000425a:	65a3      	str	r3, [r4, #88]	@ 0x58
            obj->config.stopBits = _cyhal_uart_convert_stopbits((uint8_t)cfg->stop_bits);
1000425c:	f89a 3004 	ldrb.w	r3, [sl, #4]
10004260:	1e9a      	subs	r2, r3, #2
10004262:	2a02      	cmp	r2, #2
10004264:	bf9a      	itte	ls
10004266:	005b      	lslls	r3, r3, #1
10004268:	b2db      	uxtbls	r3, r3
1000426a:	2302      	movhi	r3, #2
1000426c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
            obj->config.parity = _cyhal_uart_convert_parity(cfg->parity);
10004270:	f89a 3008 	ldrb.w	r3, [sl, #8]
    switch (parity)
10004274:	2b01      	cmp	r3, #1
10004276:	d038      	beq.n	100042ea <cyhal_uart_init+0x2ce>
            return CY_SCB_UART_PARITY_ODD;
10004278:	2b02      	cmp	r3, #2
1000427a:	bf14      	ite	ne
1000427c:	2300      	movne	r3, #0
1000427e:	2303      	moveq	r3, #3
            obj->config.parity = _cyhal_uart_convert_parity(cfg->parity);
10004280:	f884 305e 	strb.w	r3, [r4, #94]	@ 0x5e
        result = _cyhal_uart_init_hw(obj);
10004284:	4620      	mov	r0, r4
10004286:	f7ff fc05 	bl	10003a94 <_cyhal_uart_init_hw>
    if (CY_RSLT_SUCCESS == result)
1000428a:	4683      	mov	fp, r0
1000428c:	2800      	cmp	r0, #0
1000428e:	f47f aef0 	bne.w	10004072 <cyhal_uart_init+0x56>
        if ((cfg != NULL) && (cfg->rx_buffer != NULL))
10004292:	f1ba 0f00 	cmp.w	sl, #0
10004296:	d007      	beq.n	100042a8 <cyhal_uart_init+0x28c>
10004298:	f8da 100c 	ldr.w	r1, [sl, #12]
1000429c:	b121      	cbz	r1, 100042a8 <cyhal_uart_init+0x28c>
            cyhal_uart_config_software_buffer(obj, cfg->rx_buffer, cfg->rx_buffer_size);
1000429e:	f8da 2010 	ldr.w	r2, [sl, #16]
100042a2:	4620      	mov	r0, r4
100042a4:	f7ff feaa 	bl	10003ffc <cyhal_uart_config_software_buffer>
        if (obj->is_clock_owned)
100042a8:	7b62      	ldrb	r2, [r4, #13]
100042aa:	b132      	cbz	r2, 100042ba <cyhal_uart_init+0x29e>
            result = cyhal_uart_set_baud(obj, obj->baud_rate, NULL);
100042ac:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
100042b0:	2200      	movs	r2, #0
100042b2:	4620      	mov	r0, r4
100042b4:	f7ff fce4 	bl	10003c80 <cyhal_uart_set_baud>
100042b8:	4683      	mov	fp, r0
        obj->user_fifo_level = (Cy_SCB_GetFifoSize(obj->base) / 2);
100042ba:	6820      	ldr	r0, [r4, #0]
100042bc:	f7ff fbe2 	bl	10003a84 <Cy_SCB_GetFifoSize>
100042c0:	0840      	lsrs	r0, r0, #1
100042c2:	f8c4 01a4 	str.w	r0, [r4, #420]	@ 0x1a4
    if (CY_RSLT_SUCCESS != result)
100042c6:	f1bb 0f00 	cmp.w	fp, #0
100042ca:	f47f aed2 	bne.w	10004072 <cyhal_uart_init+0x56>
}
100042ce:	4658      	mov	r0, fp
100042d0:	b005      	add	sp, #20
100042d2:	ecbd 8b04 	vpop	{d8-d9}
100042d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            obj->is_clock_owned = false;
100042da:	2300      	movs	r3, #0
100042dc:	7363      	strb	r3, [r4, #13]
            obj->clock = *clk;
100042de:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
100042e0:	e893 0003 	ldmia.w	r3, {r0, r1}
100042e4:	e885 0003 	stmia.w	r5, {r0, r1}
    if (result == CY_RSLT_SUCCESS)
100042e8:	e797      	b.n	1000421a <cyhal_uart_init+0x1fe>
    switch (parity)
100042ea:	2302      	movs	r3, #2
100042ec:	e7c8      	b.n	10004280 <cyhal_uart_init+0x264>
100042ee:	bf00      	nop
100042f0:	1000c9b0 	.word	0x1000c9b0
100042f4:	1000be90 	.word	0x1000be90
100042f8:	1000be54 	.word	0x1000be54
100042fc:	1000bde4 	.word	0x1000bde4
10004300:	1000be1c 	.word	0x1000be1c
10004304:	1000ca10 	.word	0x1000ca10
10004308:	04021f00 	.word	0x04021f00

1000430c <_cyhal_utils_release_if_used>:
    }
    return NULL;
}

void _cyhal_utils_release_if_used(cyhal_gpio_t *pin)
{
1000430c:	b510      	push	{r4, lr}
1000430e:	4604      	mov	r4, r0
    if (CYHAL_NC_PIN_VALUE != *pin)
10004310:	7800      	ldrb	r0, [r0, #0]
10004312:	28ff      	cmp	r0, #255	@ 0xff
10004314:	d003      	beq.n	1000431e <_cyhal_utils_release_if_used+0x12>
    {
#if defined(COMPONENT_CAT4)
        cyhal_resource_inst_t rsc = { CYHAL_RSC_GPIO, *pin, 0 };
        cyhal_hwmgr_free(&rsc);
#else
        _cyhal_utils_disconnect_and_free(*pin);
10004316:	f000 f823 	bl	10004360 <_cyhal_utils_disconnect_and_free>
#endif
        *pin = CYHAL_NC_PIN_VALUE;
1000431a:	23ff      	movs	r3, #255	@ 0xff
1000431c:	7023      	strb	r3, [r4, #0]
    }
}
1000431e:	bd10      	pop	{r4, pc}

10004320 <_cyhal_utils_reserve_and_connect>:
    case CYHAL_CLOCK_BLOCK##instance##_PERIPHERAL##gr##_16_5BIT: return PERI##instance##_PERI_PCLK_PCLK_GROUP_NR##gr##_GR_DIV_16_5_VECT; \
    case CYHAL_CLOCK_BLOCK##instance##_PERIPHERAL##gr##_24_5BIT: return PERI##instance##_PERI_PCLK_PCLK_GROUP_NR##gr##_GR_DIV_24_5_VECT;
#endif

cy_rslt_t _cyhal_utils_reserve_and_connect(const cyhal_resource_pin_mapping_t *mapping, uint8_t drive_mode)
{
10004320:	b530      	push	{r4, r5, lr}
10004322:	b085      	sub	sp, #20
    cyhal_resource_inst_t pinRsc = _cyhal_utils_get_gpio_resource(mapping->pin);
10004324:	7883      	ldrb	r3, [r0, #2]
{
10004326:	9101      	str	r1, [sp, #4]
    cyhal_resource_inst_t pinRsc = _cyhal_utils_get_gpio_resource(mapping->pin);
10004328:	220b      	movs	r2, #11
1000432a:	f88d 200c 	strb.w	r2, [sp, #12]
{
1000432e:	4605      	mov	r5, r0
    cyhal_resource_inst_t rsc = { CYHAL_RSC_GPIO, CYHAL_GET_PORT(pin), CYHAL_GET_PIN(pin) };
10004330:	08da      	lsrs	r2, r3, #3
    cy_rslt_t status = cyhal_hwmgr_reserve(&pinRsc);
10004332:	a803      	add	r0, sp, #12
10004334:	f003 0307 	and.w	r3, r3, #7
    cyhal_resource_inst_t pinRsc = _cyhal_utils_get_gpio_resource(mapping->pin);
10004338:	f88d 200d 	strb.w	r2, [sp, #13]
1000433c:	f88d 300e 	strb.w	r3, [sp, #14]
    cy_rslt_t status = cyhal_hwmgr_reserve(&pinRsc);
10004340:	f7fe fe94 	bl	1000306c <cyhal_hwmgr_reserve>
    if (CY_RSLT_SUCCESS == status)
10004344:	9901      	ldr	r1, [sp, #4]
10004346:	4604      	mov	r4, r0
10004348:	b938      	cbnz	r0, 1000435a <_cyhal_utils_reserve_and_connect+0x3a>
    {
        status = cyhal_connect_pin(mapping, drive_mode);
1000434a:	4628      	mov	r0, r5
1000434c:	f7ff f864 	bl	10003418 <cyhal_connect_pin>
        if (CY_RSLT_SUCCESS != status)
10004350:	4604      	mov	r4, r0
10004352:	b110      	cbz	r0, 1000435a <_cyhal_utils_reserve_and_connect+0x3a>
        {
            cyhal_hwmgr_free(&pinRsc);
10004354:	a803      	add	r0, sp, #12
10004356:	f7fe fec9 	bl	100030ec <cyhal_hwmgr_free>
        }
    }
    return status;
}
1000435a:	4620      	mov	r0, r4
1000435c:	b005      	add	sp, #20
1000435e:	bd30      	pop	{r4, r5, pc}

10004360 <_cyhal_utils_disconnect_and_free>:

void _cyhal_utils_disconnect_and_free(cyhal_gpio_t pin)
{
10004360:	b513      	push	{r0, r1, r4, lr}
10004362:	4604      	mov	r4, r0
    cy_rslt_t rslt = cyhal_disconnect_pin(pin);
10004364:	f7ff f880 	bl	10003468 <cyhal_disconnect_pin>
    CY_UNUSED_PARAMETER(rslt); /* CY_ASSERT only processes in DEBUG, ignores for others */
    CY_ASSERT(CY_RSLT_SUCCESS == rslt);
    cyhal_resource_inst_t rsc = _cyhal_utils_get_gpio_resource(pin);
10004368:	230b      	movs	r3, #11
1000436a:	f88d 3004 	strb.w	r3, [sp, #4]
    cyhal_hwmgr_free(&rsc);
1000436e:	a801      	add	r0, sp, #4
10004370:	08e3      	lsrs	r3, r4, #3
10004372:	f004 0407 	and.w	r4, r4, #7
    cyhal_resource_inst_t rsc = _cyhal_utils_get_gpio_resource(pin);
10004376:	f88d 3005 	strb.w	r3, [sp, #5]
1000437a:	f88d 4006 	strb.w	r4, [sp, #6]
    cyhal_hwmgr_free(&rsc);
1000437e:	f7fe feb5 	bl	100030ec <cyhal_hwmgr_free>
}
10004382:	b002      	add	sp, #8
10004384:	bd10      	pop	{r4, pc}
	...

10004388 <_cyhal_utils_convert_haltopdl_pm_mode>:

cy_en_syspm_callback_mode_t _cyhal_utils_convert_haltopdl_pm_mode(cyhal_syspm_callback_mode_t mode)
{
    switch (mode)
10004388:	3802      	subs	r0, #2
1000438a:	b2c0      	uxtb	r0, r0
1000438c:	2806      	cmp	r0, #6
1000438e:	bf9a      	itte	ls
10004390:	4b01      	ldrls	r3, [pc, #4]	@ (10004398 <_cyhal_utils_convert_haltopdl_pm_mode+0x10>)
10004392:	5c18      	ldrbls	r0, [r3, r0]
{
10004394:	2001      	movhi	r0, #1
        default:
            /* Should not get here */
            CY_ASSERT(false);
            return CY_SYSPM_CHECK_READY;
    }
}
10004396:	4770      	bx	lr
10004398:	1000ca50 	.word	0x1000ca50

1000439c <_cyhal_utils_convert_pdltohal_pm_mode>:

cyhal_syspm_callback_mode_t _cyhal_utils_convert_pdltohal_pm_mode(cy_en_syspm_callback_mode_t mode)
{
    switch (mode)
1000439c:	3802      	subs	r0, #2
1000439e:	b2c0      	uxtb	r0, r0
100043a0:	2806      	cmp	r0, #6
100043a2:	bf9a      	itte	ls
100043a4:	4b01      	ldrls	r3, [pc, #4]	@ (100043ac <_cyhal_utils_convert_pdltohal_pm_mode+0x10>)
100043a6:	5c18      	ldrbls	r0, [r3, r0]
{
100043a8:	2001      	movhi	r0, #1
        default:
            /* Should not get here */
            CY_ASSERT(false);
            return CYHAL_SYSPM_CHECK_READY;
    }
}
100043aa:	4770      	bx	lr
100043ac:	1000ca50 	.word	0x1000ca50

100043b0 <_cyhal_utils_get_clock_count>:
#endif

uint32_t _cyhal_utils_get_clock_count(cyhal_clock_block_t block)
{
    //NOTE: This could potentially reuse the cyhal_hwmgr.c cyhal_block_offsets_clock array
    switch (block)
100043b0:	2812      	cmp	r0, #18
100043b2:	bf9a      	itte	ls
100043b4:	4b01      	ldrls	r3, [pc, #4]	@ (100043bc <_cyhal_utils_get_clock_count+0xc>)
100043b6:	5c18      	ldrbls	r0, [r3, r0]
{
100043b8:	2001      	movhi	r0, #1
            return PERI_PCLK_DIV_24_5_NR;
        #endif /* defined(COMPONENT_CAT2) */
        default:
            return 1;
    }
}
100043ba:	4770      	bx	lr
100043bc:	1000ca57 	.word	0x1000ca57

100043c0 <_cyhal_utils_allocate_clock>:

#if defined(COMPONENT_CAT1A)
cy_rslt_t _cyhal_utils_allocate_clock(cyhal_clock_t *clock, const cyhal_resource_inst_t *clocked_item, cyhal_clock_block_t div, bool accept_larger)
{
100043c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    CY_ASSERT(NULL != clocked_item);

    cyhal_clock_t clock_rsc;
    switch (clocked_item->type)
100043c4:	7809      	ldrb	r1, [r1, #0]
100043c6:	2915      	cmp	r1, #21
{
100043c8:	4604      	mov	r4, r0
100043ca:	4617      	mov	r7, r2
100043cc:	461e      	mov	r6, r3
    switch (clocked_item->type)
100043ce:	d02e      	beq.n	1000442e <_cyhal_utils_allocate_clock+0x6e>
100043d0:	d81c      	bhi.n	1000440c <_cyhal_utils_allocate_clock+0x4c>
100043d2:	290c      	cmp	r1, #12
100043d4:	d01e      	beq.n	10004414 <_cyhal_utils_allocate_clock+0x54>
100043d6:	2914      	cmp	r1, #20
100043d8:	d01c      	beq.n	10004414 <_cyhal_utils_allocate_clock+0x54>
100043da:	2905      	cmp	r1, #5
100043dc:	d029      	beq.n	10004432 <_cyhal_utils_allocate_clock+0x72>
100043de:	4d16      	ldr	r5, [pc, #88]	@ (10004438 <_cyhal_utils_allocate_clock+0x78>)
    cy_rslt_t result = CYHAL_HWMGR_RSLT_ERR_NONE_FREE;
100043e0:	4816      	ldr	r0, [pc, #88]	@ (1000443c <_cyhal_utils_allocate_clock+0x7c>)
100043e2:	f105 0904 	add.w	r9, r5, #4
    bool found_minimum = false;
100043e6:	2300      	movs	r3, #0
        if(PERI_DIVIDERS[i] == div)
100043e8:	f815 8b01 	ldrb.w	r8, [r5], #1
100043ec:	4547      	cmp	r7, r8
100043ee:	d000      	beq.n	100043f2 <_cyhal_utils_allocate_clock+0x32>
        if(found_minimum)
100043f0:	b14b      	cbz	r3, 10004406 <_cyhal_utils_allocate_clock+0x46>
}
static inline cy_rslt_t _cyhal_clock_allocate_peri(cyhal_clock_t *clock, cyhal_clock_block_t block)
{
    CY_ASSERT(NULL != clock);

    const void* funcs = _cyhal_clock_get_funcs_peripheral();
100043f2:	f7fe fc9d 	bl	10002d30 <_cyhal_clock_get_funcs_peripheral>
    return _cyhal_clock_allocate_channel(clock, block, funcs);
100043f6:	4641      	mov	r1, r8
    const void* funcs = _cyhal_clock_get_funcs_peripheral();
100043f8:	4602      	mov	r2, r0
    return _cyhal_clock_allocate_channel(clock, block, funcs);
100043fa:	4620      	mov	r0, r4
100043fc:	f7fe fc9c 	bl	10002d38 <_cyhal_clock_allocate_channel>
            if(CY_RSLT_SUCCESS == result || !accept_larger)
10004400:	b190      	cbz	r0, 10004428 <_cyhal_utils_allocate_clock+0x68>
10004402:	b18e      	cbz	r6, 10004428 <_cyhal_utils_allocate_clock+0x68>
10004404:	4633      	mov	r3, r6
    for(size_t i = 0; i < sizeof(PERI_DIVIDERS) / sizeof(PERI_DIVIDERS[0]); ++i)
10004406:	454d      	cmp	r5, r9
10004408:	d1ee      	bne.n	100043e8 <_cyhal_utils_allocate_clock+0x28>
1000440a:	e00d      	b.n	10004428 <_cyhal_utils_allocate_clock+0x68>
    switch (clocked_item->type)
1000440c:	291d      	cmp	r1, #29
1000440e:	d1e6      	bne.n	100043de <_cyhal_utils_allocate_clock+0x1e>
#if defined(CY_DEVICE_PSOC6ABLE2) || defined(CY_DEVICE_PSOC6A2M) || defined(CY_DEVICE_PSOC6A512K) || defined(CY_DEVICE_PSOC6A256K)
        case CYHAL_RSC_SMIF:
            clock_rsc = CYHAL_CLOCK_HF[2];
            break;
        case CYHAL_RSC_USB:
            clock_rsc = CYHAL_CLOCK_HF[3];
10004410:	4b0b      	ldr	r3, [pc, #44]	@ (10004440 <_cyhal_utils_allocate_clock+0x80>)
10004412:	e000      	b.n	10004416 <_cyhal_utils_allocate_clock+0x56>
            clock_rsc = CYHAL_CLOCK_HF[1];
10004414:	4b0b      	ldr	r3, [pc, #44]	@ (10004444 <_cyhal_utils_allocate_clock+0x84>)
            clock_rsc = CYHAL_CLOCK_HF[3];
10004416:	e893 0003 	ldmia.w	r3, {r0, r1}
1000441a:	ab02      	add	r3, sp, #8
1000441c:	e903 0003 	stmdb	r3, {r0, r1}
            CY_UNUSED_PARAMETER(clock_rsc);
            return _cyhal_utils_allocate_peri(clock, 0, div, accept_larger);
    }
#if defined(CY_DEVICE_PSOC6ABLE2) || defined(CY_DEVICE_PSOC6A2M) || defined(CY_DEVICE_PSOC6A512K) || defined(CY_DEVICE_PSOC6A256K)
    /* These devices don't return their value in the above switch statement - return the value here. */
    return cyhal_clock_reserve(clock, &clock_rsc);
10004420:	4669      	mov	r1, sp
10004422:	4620      	mov	r0, r4
10004424:	f7fe fcb4 	bl	10002d90 <cyhal_clock_reserve>
#endif
}
10004428:	b003      	add	sp, #12
1000442a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
            clock_rsc = CYHAL_CLOCK_HF[2];
1000442e:	4b06      	ldr	r3, [pc, #24]	@ (10004448 <_cyhal_utils_allocate_clock+0x88>)
10004430:	e7f1      	b.n	10004416 <_cyhal_utils_allocate_clock+0x56>
    switch (clocked_item->type)
10004432:	4806      	ldr	r0, [pc, #24]	@ (1000444c <_cyhal_utils_allocate_clock+0x8c>)
10004434:	e7f8      	b.n	10004428 <_cyhal_utils_allocate_clock+0x68>
10004436:	bf00      	nop
10004438:	1000ca6a 	.word	0x1000ca6a
1000443c:	04020d02 	.word	0x04020d02
10004440:	1000c7f8 	.word	0x1000c7f8
10004444:	1000c7e8 	.word	0x1000c7e8
10004448:	1000c7f0 	.word	0x1000c7f0
1000444c:	04020202 	.word	0x04020202

10004450 <Cy_PDL_Init>:
* This function must be called prior calling any function in PDL.
*
*******************************************************************************/
void Cy_PDL_Init(const cy_stc_device_t * device)
{
    cy_device = device;
10004450:	4b01      	ldr	r3, [pc, #4]	@ (10004458 <Cy_PDL_Init+0x8>)
10004452:	6018      	str	r0, [r3, #0]
}
10004454:	4770      	bx	lr
10004456:	bf00      	nop
10004458:	08002c40 	.word	0x08002c40

1000445c <Cy_DMA_Descriptor_DeInit>:
*******************************************************************************/
void Cy_DMA_Descriptor_DeInit(cy_stc_dma_descriptor_t * descriptor)
{
    CY_ASSERT_L1(descriptor);

    descriptor->ctl = 0UL;
1000445c:	2300      	movs	r3, #0
    descriptor->src = 0UL;
1000445e:	e9c0 3300 	strd	r3, r3, [r0]
    descriptor->dst = 0UL;
    descriptor->xCtl = 0UL;
10004462:	e9c0 3302 	strd	r3, r3, [r0, #8]
    descriptor->yCtl = 0UL;
    descriptor->nextPtr = 0UL;
10004466:	e9c0 3304 	strd	r3, r3, [r0, #16]
}
1000446a:	4770      	bx	lr

1000446c <Cy_DMA_Channel_DeInit>:
*******************************************************************************/
void Cy_DMA_Channel_DeInit(DW_Type * base, uint32_t channel)
{
    CY_ASSERT_L1(CY_DMA_IS_CH_NR_VALID(base, channel));

    DW_CH_CTL(base, channel) = 0UL;
1000446c:	4b07      	ldr	r3, [pc, #28]	@ (1000448c <Cy_DMA_Channel_DeInit+0x20>)
1000446e:	681b      	ldr	r3, [r3, #0]
10004470:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
10004474:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
10004478:	fb01 3102 	mla	r1, r1, r2, r3
1000447c:	1842      	adds	r2, r0, r1
1000447e:	2300      	movs	r3, #0
10004480:	5043      	str	r3, [r0, r1]
    DW_CH_IDX(base, channel) = 0UL;
10004482:	6093      	str	r3, [r2, #8]
    DW_CH_CURR_PTR(base, channel) = 0UL;
10004484:	60d3      	str	r3, [r2, #12]
    DW_CH_INTR_MASK(base, channel) = 0UL;
10004486:	6193      	str	r3, [r2, #24]
}
10004488:	4770      	bx	lr
1000448a:	bf00      	nop
1000448c:	08002c40 	.word	0x08002c40

10004490 <Cy_IPC_Drv_GetIpcBaseAddress>:
*
*******************************************************************************/
__STATIC_INLINE IPC_STRUCT_Type* Cy_IPC_Drv_GetIpcBaseAddress (uint32_t ipcIndex)
{
    CY_ASSERT_L1(CY_IPC_CHANNELS > ipcIndex);
    return ( (IPC_STRUCT_Type*) CY_IPC_STRUCT_PTR(ipcIndex));
10004490:	4b03      	ldr	r3, [pc, #12]	@ (100044a0 <Cy_IPC_Drv_GetIpcBaseAddress+0x10>)
10004492:	681b      	ldr	r3, [r3, #0]
10004494:	f8b3 20be 	ldrh.w	r2, [r3, #190]	@ 0xbe
10004498:	6a1b      	ldr	r3, [r3, #32]
}
1000449a:	fb00 3002 	mla	r0, r0, r2, r3
1000449e:	4770      	bx	lr
100044a0:	08002c40 	.word	0x08002c40

100044a4 <Cy_Flash_ProcessOpcode>:
*******************************************************************************/
static cy_en_flashdrv_status_t Cy_Flash_ProcessOpcode(uint32_t opcode)
{
    cy_en_flashdrv_status_t result;

    switch (opcode)
100044a4:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
100044a8:	d031      	beq.n	1000450e <Cy_Flash_ProcessOpcode+0x6a>
100044aa:	d822      	bhi.n	100044f2 <Cy_Flash_ProcessOpcode+0x4e>
100044ac:	2880      	cmp	r0, #128	@ 0x80
100044ae:	d030      	beq.n	10004512 <Cy_Flash_ProcessOpcode+0x6e>
100044b0:	d815      	bhi.n	100044de <Cy_Flash_ProcessOpcode+0x3a>
100044b2:	2810      	cmp	r0, #16
100044b4:	d02f      	beq.n	10004516 <Cy_Flash_ProcessOpcode+0x72>
100044b6:	2840      	cmp	r0, #64	@ 0x40
100044b8:	d02f      	beq.n	1000451a <Cy_Flash_ProcessOpcode+0x76>
            result = CY_FLASH_DRV_INVALID_INPUT_PARAMETERS;
            break;
        }
        default:
        {
            result = CY_FLASH_DRV_ERR_UNC;
100044ba:	4b1c      	ldr	r3, [pc, #112]	@ (1000452c <Cy_Flash_ProcessOpcode+0x88>)
100044bc:	2800      	cmp	r0, #0
100044be:	bf18      	it	ne
100044c0:	4618      	movne	r0, r3
100044c2:	4770      	bx	lr
    switch (opcode)
100044c4:	f100 5080 	add.w	r0, r0, #268435456	@ 0x10000000
100044c8:	3801      	subs	r0, #1
100044ca:	2804      	cmp	r0, #4
100044cc:	d819      	bhi.n	10004502 <Cy_Flash_ProcessOpcode+0x5e>
100044ce:	e8df f000 	tbb	[pc, r0]
100044d2:	1803      	.short	0x1803
100044d4:	1a26      	.short	0x1a26
100044d6:	1c          	.byte	0x1c
100044d7:	00          	.byte	0x00
100044d8:	f44f 00a4 	mov.w	r0, #5373952	@ 0x520000
100044dc:	4770      	bx	lr
100044de:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
100044e2:	4b13      	ldr	r3, [pc, #76]	@ (10004530 <Cy_Flash_ProcessOpcode+0x8c>)
100044e4:	d01d      	beq.n	10004522 <Cy_Flash_ProcessOpcode+0x7e>
            result = CY_FLASH_DRV_ERR_UNC;
100044e6:	4a11      	ldr	r2, [pc, #68]	@ (1000452c <Cy_Flash_ProcessOpcode+0x88>)
100044e8:	4298      	cmp	r0, r3
100044ea:	bf0c      	ite	eq
100044ec:	4618      	moveq	r0, r3
100044ee:	4610      	movne	r0, r2
100044f0:	4770      	bx	lr
    switch (opcode)
100044f2:	4b10      	ldr	r3, [pc, #64]	@ (10004534 <Cy_Flash_ProcessOpcode+0x90>)
100044f4:	4298      	cmp	r0, r3
100044f6:	d016      	beq.n	10004526 <Cy_Flash_ProcessOpcode+0x82>
100044f8:	f100 5380 	add.w	r3, r0, #268435456	@ 0x10000000
100044fc:	3b01      	subs	r3, #1
100044fe:	2b04      	cmp	r3, #4
10004500:	d9e0      	bls.n	100044c4 <Cy_Flash_ProcessOpcode+0x20>
            result = CY_FLASH_DRV_ERR_UNC;
10004502:	480a      	ldr	r0, [pc, #40]	@ (1000452c <Cy_Flash_ProcessOpcode+0x88>)
            break;
        }
    }

    return (result);
}
10004504:	4770      	bx	lr
            result = CY_FLASH_DRV_INVALID_FLASH_ADDR;
10004506:	480c      	ldr	r0, [pc, #48]	@ (10004538 <Cy_Flash_ProcessOpcode+0x94>)
            break;
10004508:	4770      	bx	lr
            result = CY_FLASH_DRV_ROW_PROTECTED;
1000450a:	480c      	ldr	r0, [pc, #48]	@ (1000453c <Cy_Flash_ProcessOpcode+0x98>)
            break;
1000450c:	4770      	bx	lr
            result = CY_FLASH_DRV_SUCCESS;
1000450e:	2000      	movs	r0, #0
10004510:	4770      	bx	lr
            result = CY_FLASH_DRV_IPC_BUSY;
10004512:	480b      	ldr	r0, [pc, #44]	@ (10004540 <Cy_Flash_ProcessOpcode+0x9c>)
10004514:	4770      	bx	lr
            result = CY_FLASH_DRV_OPERATION_STARTED;
10004516:	480b      	ldr	r0, [pc, #44]	@ (10004544 <Cy_Flash_ProcessOpcode+0xa0>)
10004518:	4770      	bx	lr
            result = CY_FLASH_DRV_OPCODE_BUSY;
1000451a:	480b      	ldr	r0, [pc, #44]	@ (10004548 <Cy_Flash_ProcessOpcode+0xa4>)
1000451c:	4770      	bx	lr
            result = CY_FLASH_DRV_INVALID_FM_PL;
1000451e:	480b      	ldr	r0, [pc, #44]	@ (1000454c <Cy_Flash_ProcessOpcode+0xa8>)
10004520:	4770      	bx	lr
            result = CY_FLASH_DRV_INVALID_INPUT_PARAMETERS;
10004522:	4618      	mov	r0, r3
10004524:	4770      	bx	lr
            result = CY_FLASH_DRV_PROGRESS_NO_ERROR;
10004526:	f44f 00a0 	mov.w	r0, #5242880	@ 0x500000
1000452a:	4770      	bx	lr
1000452c:	005200ff 	.word	0x005200ff
10004530:	00520006 	.word	0x00520006
10004534:	a0000009 	.word	0xa0000009
10004538:	00520002 	.word	0x00520002
1000453c:	00520003 	.word	0x00520003
10004540:	00520005 	.word	0x00520005
10004544:	00500001 	.word	0x00500001
10004548:	00500002 	.word	0x00500002
1000454c:	00520001 	.word	0x00520001

10004550 <Cy_Flash_OperationStatus>:
****************************************************************************//**
*
* Checks the status of the Flash Operation, and returns it.
*******************************************************************************/
static cy_en_flashdrv_status_t Cy_Flash_OperationStatus(void)
{
10004550:	b508      	push	{r3, lr}
    cy_en_flashdrv_status_t result = CY_FLASH_DRV_OPCODE_BUSY;
#if !defined (CY_IP_MXS40FLASHC)
    /* Checks if the IPC structure is not locked */
    if (Cy_IPC_Drv_IsLockAcquired(Cy_IPC_Drv_GetIpcBaseAddress(CY_IPC_CHAN_SYSCALL)) == false)
10004552:	2001      	movs	r0, #1
10004554:	f7ff ff9c 	bl	10004490 <Cy_IPC_Drv_GetIpcBaseAddress>
* \snippet ipc/snippet/main.c snippet_Cy_IPC_Drv_LockAcquire
*
*******************************************************************************/
__STATIC_INLINE bool Cy_IPC_Drv_IsLockAcquired (IPC_STRUCT_Type const * base)
{
    return ( 0u != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_LOCK_STATUS(base)) );
10004558:	4b09      	ldr	r3, [pc, #36]	@ (10004580 <Cy_Flash_OperationStatus+0x30>)
1000455a:	6819      	ldr	r1, [r3, #0]
1000455c:	f8d1 30c0 	ldr.w	r3, [r1, #192]	@ 0xc0
10004560:	58c3      	ldr	r3, [r0, r3]
10004562:	2b00      	cmp	r3, #0
10004564:	db0a      	blt.n	1000457c <Cy_Flash_OperationStatus+0x2c>
    {
        /* The result of SROM API calling is returned to the driver context */
        result = Cy_Flash_ProcessOpcode(flashContext.opcode);
10004566:	4b07      	ldr	r3, [pc, #28]	@ (10004584 <Cy_Flash_OperationStatus+0x34>)
10004568:	6818      	ldr	r0, [r3, #0]
1000456a:	f7ff ff9b 	bl	100044a4 <Cy_Flash_ProcessOpcode>
            CY_PRA_REG32_SET(CY_PRA_INDX_FLASHC_FLASH_CMD, FLASHC_FLASH_CMD_INV_Msk);
            while (CY_PRA_REG32_GET(CY_PRA_INDX_FLASHC_FLASH_CMD) != 0U)
            {
            }
        #else
            FLASHC_FLASH_CMD = FLASHC_FLASH_CMD_INV_Msk;
1000456e:	684b      	ldr	r3, [r1, #4]
10004570:	2201      	movs	r2, #1
10004572:	609a      	str	r2, [r3, #8]
            while (FLASHC_FLASH_CMD != 0U)
10004574:	689a      	ldr	r2, [r3, #8]
10004576:	2a00      	cmp	r2, #0
10004578:	d1fc      	bne.n	10004574 <Cy_Flash_OperationStatus+0x24>
    {
        return CY_FLASH_DRV_SUCCESS;
    }
#endif /* !defined (CY_IP_MXS40FLASHC) */
    return (result);
}
1000457a:	bd08      	pop	{r3, pc}
    cy_en_flashdrv_status_t result = CY_FLASH_DRV_OPCODE_BUSY;
1000457c:	4802      	ldr	r0, [pc, #8]	@ (10004588 <Cy_Flash_OperationStatus+0x38>)
    return (result);
1000457e:	e7fc      	b.n	1000457a <Cy_Flash_OperationStatus+0x2a>
10004580:	08002c40 	.word	0x08002c40
10004584:	08002c44 	.word	0x08002c44
10004588:	00500002 	.word	0x00500002

1000458c <Cy_Flash_InitExt>:
    ipcWaitMessage = ipcWaitMessageAddr;
1000458c:	4b17      	ldr	r3, [pc, #92]	@ (100045ec <Cy_Flash_InitExt+0x60>)
{
1000458e:	b513      	push	{r0, r1, r4, lr}
    ipcWaitMessage = ipcWaitMessageAddr;
10004590:	6018      	str	r0, [r3, #0]
    if(ipcWaitMessage != NULL)
10004592:	b120      	cbz	r0, 1000459e <Cy_Flash_InitExt+0x12>
        ipcWaitMessage->clientID = CY_FLASH_IPC_CLIENT_ID;
10004594:	f64f 7302 	movw	r3, #65282	@ 0xff02
10004598:	8003      	strh	r3, [r0, #0]
        ipcWaitMessage->intrRelMask = 0U;
1000459a:	2300      	movs	r3, #0
1000459c:	8043      	strh	r3, [r0, #2]
    if (cy_device->flashRwwRequired != 0U)
1000459e:	4c14      	ldr	r4, [pc, #80]	@ (100045f0 <Cy_Flash_InitExt+0x64>)
100045a0:	6823      	ldr	r3, [r4, #0]
100045a2:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
100045a6:	b1f2      	cbz	r2, 100045e6 <Cy_Flash_InitExt+0x5a>
            cy_stc_sysint_t flashIntConfig =
100045a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
100045aa:	f8ad 3000 	strh.w	r3, [sp]
            (void)Cy_SysInt_Init(&flashIntConfig, &Cy_Flash_ResumeIrqHandler);
100045ae:	4911      	ldr	r1, [pc, #68]	@ (100045f4 <Cy_Flash_InitExt+0x68>)
            cy_stc_sysint_t flashIntConfig =
100045b0:	2300      	movs	r3, #0
            (void)Cy_SysInt_Init(&flashIntConfig, &Cy_Flash_ResumeIrqHandler);
100045b2:	4668      	mov	r0, sp
            cy_stc_sysint_t flashIntConfig =
100045b4:	9301      	str	r3, [sp, #4]
            (void)Cy_SysInt_Init(&flashIntConfig, &Cy_Flash_ResumeIrqHandler);
100045b6:	f001 fc61 	bl	10005e7c <Cy_SysInt_Init>
            NVIC_EnableIRQ(flashIntConfig.intrSrc);
100045ba:	f9bd 3000 	ldrsh.w	r3, [sp]
  if ((int32_t)(IRQn) >= 0)
100045be:	2b00      	cmp	r3, #0
100045c0:	db08      	blt.n	100045d4 <Cy_Flash_InitExt+0x48>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100045c2:	2201      	movs	r2, #1
100045c4:	0959      	lsrs	r1, r3, #5
100045c6:	f003 031f 	and.w	r3, r3, #31
100045ca:	fa02 f303 	lsl.w	r3, r2, r3
100045ce:	4a0a      	ldr	r2, [pc, #40]	@ (100045f8 <Cy_Flash_InitExt+0x6c>)
100045d0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
            if (cy_device->flashPipeRequired != 0U)
100045d4:	6823      	ldr	r3, [r4, #0]
100045d6:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
100045da:	b123      	cbz	r3, 100045e6 <Cy_Flash_InitExt+0x5a>
                (void)Cy_IPC_Pipe_RegisterCallback(CY_IPC_EP_CYPIPE_ADDR, &Cy_Flash_NotifyHandler,
100045dc:	4907      	ldr	r1, [pc, #28]	@ (100045fc <Cy_Flash_InitExt+0x70>)
100045de:	2202      	movs	r2, #2
100045e0:	2001      	movs	r0, #1
100045e2:	f000 f9c1 	bl	10004968 <Cy_IPC_Pipe_RegisterCallback>
}
100045e6:	b002      	add	sp, #8
100045e8:	bd10      	pop	{r4, pc}
100045ea:	bf00      	nop
100045ec:	08002c54 	.word	0x08002c54
100045f0:	08002c40 	.word	0x08002c40
100045f4:	0800259b 	.word	0x0800259b
100045f8:	e000e100 	.word	0xe000e100
100045fc:	08002569 	.word	0x08002569

10004600 <Cy_Flash_Init>:
        Cy_Flash_InitExt(&ipcWaitMessageStc);
10004600:	4801      	ldr	r0, [pc, #4]	@ (10004608 <Cy_Flash_Init+0x8>)
10004602:	f7ff bfc3 	b.w	1000458c <Cy_Flash_InitExt>
10004606:	bf00      	nop
10004608:	08002830 	.word	0x08002830

1000460c <Cy_GPIO_SetHSIOM>:
    portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
1000460c:	4b12      	ldr	r3, [pc, #72]	@ (10004658 <Cy_GPIO_SetHSIOM+0x4c>)
1000460e:	681b      	ldr	r3, [r3, #0]
{
10004610:	b530      	push	{r4, r5, lr}
    portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
10004612:	699c      	ldr	r4, [r3, #24]
10004614:	1b00      	subs	r0, r0, r4
    portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
10004616:	695c      	ldr	r4, [r3, #20]
    portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
10004618:	09c0      	lsrs	r0, r0, #7
    if(pinNum < CY_GPIO_PRT_HALF)
1000461a:	2903      	cmp	r1, #3
    portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
1000461c:	ea4f 1500 	mov.w	r5, r0, lsl #4
        HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | (((uint32_t)value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HSIOM_OFFSET));
10004620:	f002 021f 	and.w	r2, r2, #31
    portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
10004624:	eb04 1000 	add.w	r0, r4, r0, lsl #4
    if(pinNum < CY_GPIO_PRT_HALF)
10004628:	f04f 031f 	mov.w	r3, #31
1000462c:	d809      	bhi.n	10004642 <Cy_GPIO_SetHSIOM+0x36>
        tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSET));
1000462e:	5928      	ldr	r0, [r5, r4]
10004630:	00c9      	lsls	r1, r1, #3
10004632:	408b      	lsls	r3, r1
10004634:	ea20 0303 	bic.w	r3, r0, r3
        HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | (((uint32_t)value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HSIOM_OFFSET));
10004638:	fa02 f101 	lsl.w	r1, r2, r1
1000463c:	430b      	orrs	r3, r1
1000463e:	512b      	str	r3, [r5, r4]
}
10004640:	bd30      	pop	{r4, r5, pc}
        pinNum -= CY_GPIO_PRT_HALF;
10004642:	3904      	subs	r1, #4
        tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSET));
10004644:	6844      	ldr	r4, [r0, #4]
10004646:	00c9      	lsls	r1, r1, #3
10004648:	408b      	lsls	r3, r1
1000464a:	ea24 0303 	bic.w	r3, r4, r3
        HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | (((uint32_t)value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HSIOM_OFFSET));
1000464e:	408a      	lsls	r2, r1
10004650:	431a      	orrs	r2, r3
10004652:	6042      	str	r2, [r0, #4]
}
10004654:	e7f4      	b.n	10004640 <Cy_GPIO_SetHSIOM+0x34>
10004656:	bf00      	nop
10004658:	08002c40 	.word	0x08002c40

1000465c <Cy_GPIO_Pin_Init>:
* \funcusage
* \snippet gpio/snippet/main.c snippet_Cy_GPIO_Pin_Init
*
*******************************************************************************/
cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type *base, uint32_t pinNum, const cy_stc_gpio_pin_config_t *config)
{
1000465c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
10004660:	460f      	mov	r7, r1
10004662:	4615      	mov	r5, r2
    cy_en_gpio_status_t status = CY_GPIO_BAD_PARAM;

    if ((NULL != base) && (NULL != config))
10004664:	4604      	mov	r4, r0
10004666:	2800      	cmp	r0, #0
10004668:	f000 8081 	beq.w	1000476e <Cy_GPIO_Pin_Init+0x112>
1000466c:	2a00      	cmp	r2, #0
1000466e:	d07e      	beq.n	1000476e <Cy_GPIO_Pin_Init+0x112>
        else
        {
            tempReg = GPIO_PRT_CFG_OUT(base) & ~(maskCfgOut);
        }
#else
        tempReg = GPIO_PRT_CFG_OUT(base) & ~(maskCfgOut);
10004670:	4b40      	ldr	r3, [pc, #256]	@ (10004774 <Cy_GPIO_Pin_Init+0x118>)
10004672:	f8d3 8000 	ldr.w	r8, [r3]
#endif /* (CY_CPU_CORTEX_M4) && defined(CY_DEVICE_SECURE) && defined(CY_DEVICE_PSOC6ABLE2) */

        tempReg2 = tempReg | ((config->slewRate & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum)
10004676:	69ab      	ldr	r3, [r5, #24]
        tempReg = GPIO_PRT_CFG_OUT(base) & ~(maskCfgOut);
10004678:	f898 e087 	ldrb.w	lr, [r8, #135]	@ 0x87
        tempReg2 = tempReg | ((config->slewRate & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum)
1000467c:	f003 0301 	and.w	r3, r3, #1
10004680:	fa03 fb01 	lsl.w	fp, r3, r1
                            | ((config->driveSel & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << ((uint32_t)(pinNum << 1U) + CY_GPIO_CFG_OUT_DRIVE_OFFSET));
10004684:	69eb      	ldr	r3, [r5, #28]
        tempReg = GPIO_PRT_CFG_OUT(base) & ~(maskCfgOut);
10004686:	f850 c00e 	ldr.w	ip, [r0, lr]
                     | (CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << ((uint32_t)(pinNum << 1U) + CY_GPIO_CFG_OUT_DRIVE_OFFSET));
1000468a:	ea4f 0941 	mov.w	r9, r1, lsl #1
1000468e:	f109 0210 	add.w	r2, r9, #16
                            | ((config->driveSel & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << ((uint32_t)(pinNum << 1U) + CY_GPIO_CFG_OUT_DRIVE_OFFSET));
10004692:	f003 0a03 	and.w	sl, r3, #3
10004696:	fa0a fa02 	lsl.w	sl, sl, r2
        tempReg2 = tempReg | ((config->slewRate & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum)
1000469a:	ea4b 030a 	orr.w	r3, fp, sl
        maskCfgOut = (CY_GPIO_CFG_OUT_SLOW_MASK << pinNum)
1000469e:	2601      	movs	r6, #1
                     | (CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << ((uint32_t)(pinNum << 1U) + CY_GPIO_CFG_OUT_DRIVE_OFFSET));
100046a0:	f04f 0a03 	mov.w	sl, #3
        maskCfgOut = (CY_GPIO_CFG_OUT_SLOW_MASK << pinNum)
100046a4:	408e      	lsls	r6, r1
                     | (CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << ((uint32_t)(pinNum << 1U) + CY_GPIO_CFG_OUT_DRIVE_OFFSET));
100046a6:	fa0a f202 	lsl.w	r2, sl, r2
        maskCfgOut = (CY_GPIO_CFG_OUT_SLOW_MASK << pinNum)
100046aa:	4332      	orrs	r2, r6
        tempReg = GPIO_PRT_CFG_OUT(base) & ~(maskCfgOut);
100046ac:	ea2c 0c02 	bic.w	ip, ip, r2
        tempReg2 = tempReg | ((config->slewRate & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum)
100046b0:	ea43 030c 	orr.w	r3, r3, ip
        else /* non-secure pin */
        {
            GPIO_PRT_CFG_OUT(base) = tempReg2;
        }
#else
        GPIO_PRT_CFG_OUT(base) = tempReg2;
100046b4:	f840 300e 	str.w	r3, [r0, lr]
        Cy_GPIO_SetHSIOM_SecPin(base, pinNum, CY_GPIO_HSIOM_SECURE_ACCESS);
#endif /* IOSS_HSIOM_HSIOM_SEC_PORT_NR, CPUSS_CM33_0_SECEXT_PRESENT */
        Cy_GPIO_SetSlewRate(base, pinNum, config->slewRate);
        Cy_GPIO_SetDriveSel(base, pinNum, config->driveSel);
#endif /* CY_IP_MXS40IOSS */
        Cy_GPIO_SetHSIOM(base, pinNum, config->hsiom);
100046b8:	7a2a      	ldrb	r2, [r5, #8]
100046ba:	f7ff ffa7 	bl	1000460c <Cy_GPIO_SetHSIOM>
    CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
    CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));

    pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;

    tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
100046be:	f898 0085 	ldrb.w	r0, [r8, #133]	@ 0x85
    pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
100046c2:	00ba      	lsls	r2, r7, #2
    tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
100046c4:	5823      	ldr	r3, [r4, r0]
100046c6:	210f      	movs	r1, #15
100046c8:	4091      	lsls	r1, r2
100046ca:	ea23 0301 	bic.w	r3, r3, r1
    {
        prtCfg = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
        prtCfg3 = tempRegCfg3 & (~(CY_GPIO_CFG_DM_WIDTH_MASK << pinLoc));
    }
#else
    prtCfg = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
100046ce:	6869      	ldr	r1, [r5, #4]
100046d0:	f001 010f 	and.w	r1, r1, #15
100046d4:	4091      	lsls	r1, r2
100046d6:	430b      	orrs	r3, r1
#endif /* CY_IP_MXS22IOSS */

    GPIO_PRT_CFG(base) = prtCfg;
100046d8:	5023      	str	r3, [r4, r0]

    CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
    CY_ASSERT_L2(CY_GPIO_IS_INT_EDGE_VALID(value));

    pinLoc = pinNum << CY_GPIO_INTR_CFG_OFFSET;
    tempReg = GPIO_PRT_INTR_CFG(base) & ~(CY_GPIO_INTR_EDGE_MASK << pinLoc);
100046da:	f898 0084 	ldrb.w	r0, [r8, #132]	@ 0x84

    GPIO_PRT_INTR_CFG(base) = tempReg | ((value & CY_GPIO_INTR_EDGE_MASK) << pinLoc);
100046de:	68e9      	ldr	r1, [r5, #12]
    tempReg = GPIO_PRT_INTR_CFG(base) & ~(CY_GPIO_INTR_EDGE_MASK << pinLoc);
100046e0:	5823      	ldr	r3, [r4, r0]
100046e2:	fa0a fa09 	lsl.w	sl, sl, r9
    GPIO_PRT_INTR_CFG(base) = tempReg | ((value & CY_GPIO_INTR_EDGE_MASK) << pinLoc);
100046e6:	f001 0103 	and.w	r1, r1, #3
100046ea:	fa01 f109 	lsl.w	r1, r1, r9
    tempReg = GPIO_PRT_INTR_CFG(base) & ~(CY_GPIO_INTR_EDGE_MASK << pinLoc);
100046ee:	ea23 030a 	bic.w	r3, r3, sl
    GPIO_PRT_INTR_CFG(base) = tempReg | ((value & CY_GPIO_INTR_EDGE_MASK) << pinLoc);
100046f2:	430b      	orrs	r3, r1
100046f4:	5023      	str	r3, [r4, r0]
    GPIO_PRT_INTR_MASK(base) = tempReg | ((value & CY_GPIO_INTR_EN_MASK) << pinNum);
100046f6:	692b      	ldr	r3, [r5, #16]
    tempReg= GPIO_PRT_INTR_MASK(base) & ~(CY_GPIO_INTR_EN_MASK << pinNum);
100046f8:	69a1      	ldr	r1, [r4, #24]
    GPIO_PRT_INTR_MASK(base) = tempReg | ((value & CY_GPIO_INTR_EN_MASK) << pinNum);
100046fa:	f003 0301 	and.w	r3, r3, #1
100046fe:	40bb      	lsls	r3, r7
    tempReg= GPIO_PRT_INTR_MASK(base) & ~(CY_GPIO_INTR_EN_MASK << pinNum);
10004700:	ea21 0106 	bic.w	r1, r1, r6
    GPIO_PRT_INTR_MASK(base) = tempReg | ((value & CY_GPIO_INTR_EN_MASK) << pinNum);
10004704:	430b      	orrs	r3, r1
10004706:	61a3      	str	r3, [r4, #24]
    tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_0_MASK << pinNum);
10004708:	f898 0086 	ldrb.w	r0, [r8, #134]	@ 0x86
    GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_0_MASK) << pinNum);
1000470c:	696b      	ldr	r3, [r5, #20]
    tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_0_MASK << pinNum);
1000470e:	5821      	ldr	r1, [r4, r0]
    GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_0_MASK) << pinNum);
10004710:	f003 0301 	and.w	r3, r3, #1
10004714:	40bb      	lsls	r3, r7
    tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_0_MASK << pinNum);
10004716:	ea21 0106 	bic.w	r1, r1, r6
    GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_0_MASK) << pinNum);
1000471a:	430b      	orrs	r3, r1
1000471c:	5023      	str	r3, [r4, r0]
#else
        tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_SIO_PIN_MASK);
#endif /* (CY_CPU_CORTEX_M4) && defined(CY_DEVICE_SECURE) && defined(CY_DEVICE_PSOC6ABLE2) */

        tempReg2 = tempReg | (((config->vregEn & CY_GPIO_VREG_EN_MASK)
                                         | ((config->ibufMode & CY_GPIO_IBUF_MASK) << CY_GPIO_IBUF_SHIFT)
1000471e:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
                                         | ((config->vtripSel & CY_GPIO_VTRIP_SEL_MASK) << CY_GPIO_VTRIP_SEL_SHIFT)
10004720:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
        tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_SIO_PIN_MASK);
10004722:	f898 1088 	ldrb.w	r1, [r8, #136]	@ 0x88
                                         | ((config->ibufMode & CY_GPIO_IBUF_MASK) << CY_GPIO_IBUF_SHIFT)
10004726:	005b      	lsls	r3, r3, #1
                                         | ((config->vtripSel & CY_GPIO_VTRIP_SEL_MASK) << CY_GPIO_VTRIP_SEL_SHIFT)
10004728:	00bf      	lsls	r7, r7, #2
1000472a:	f007 0704 	and.w	r7, r7, #4
                                         | ((config->ibufMode & CY_GPIO_IBUF_MASK) << CY_GPIO_IBUF_SHIFT)
1000472e:	f003 0302 	and.w	r3, r3, #2
                                         | ((config->vtripSel & CY_GPIO_VTRIP_SEL_MASK) << CY_GPIO_VTRIP_SEL_SHIFT)
10004732:	433b      	orrs	r3, r7
        tempReg2 = tempReg | (((config->vregEn & CY_GPIO_VREG_EN_MASK)
10004734:	6a2f      	ldr	r7, [r5, #32]
        tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_SIO_PIN_MASK);
10004736:	5860      	ldr	r0, [r4, r1]
        tempReg2 = tempReg | (((config->vregEn & CY_GPIO_VREG_EN_MASK)
10004738:	f007 0701 	and.w	r7, r7, #1
                                         | ((config->vtripSel & CY_GPIO_VTRIP_SEL_MASK) << CY_GPIO_VTRIP_SEL_SHIFT)
1000473c:	433b      	orrs	r3, r7
                                         | ((config->vrefSel & CY_GPIO_VREF_SEL_MASK)  << CY_GPIO_VREF_SEL_SHIFT)
1000473e:	6aef      	ldr	r7, [r5, #44]	@ 0x2c
10004740:	00ff      	lsls	r7, r7, #3
10004742:	f007 0718 	and.w	r7, r7, #24
10004746:	433b      	orrs	r3, r7
                                         | ((config->vohSel & CY_GPIO_VOH_SEL_MASK) << CY_GPIO_VOH_SEL_SHIFT))
10004748:	6b2f      	ldr	r7, [r5, #48]	@ 0x30
1000474a:	017f      	lsls	r7, r7, #5
1000474c:	b2ff      	uxtb	r7, r7
1000474e:	433b      	orrs	r3, r7
                                           << ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET));
10004750:	f402 727e 	and.w	r2, r2, #1016	@ 0x3f8
        tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_SIO_PIN_MASK);
10004754:	f020 00ff 	bic.w	r0, r0, #255	@ 0xff
                                           << ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET));
10004758:	4093      	lsls	r3, r2
        tempReg2 = tempReg | (((config->vregEn & CY_GPIO_VREG_EN_MASK)
1000475a:	4303      	orrs	r3, r0
        else /* non-secure pin */
        {
            GPIO_PRT_CFG_SIO(base) = tempReg2;
        }
#else
        GPIO_PRT_CFG_SIO(base) = tempReg2;
1000475c:	5063      	str	r3, [r4, r1]

#if defined (CY_IP_MXS22IOSS)
        Cy_GPIO_SetPullupResistance(base, pinNum, config->pullUpRes);
#endif /* CY_IP_MXS22IOSS */

        Cy_GPIO_Write(base, pinNum, config->outVal);
1000475e:	6828      	ldr	r0, [r5, #0]
    if(0UL == value)
10004760:	b910      	cbnz	r0, 10004768 <Cy_GPIO_Pin_Init+0x10c>
        GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
10004762:	6066      	str	r6, [r4, #4]

        status = CY_GPIO_SUCCESS;
    }

    return(status);
}
10004764:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
10004768:	60a6      	str	r6, [r4, #8]
        status = CY_GPIO_SUCCESS;
1000476a:	2000      	movs	r0, #0
1000476c:	e7fa      	b.n	10004764 <Cy_GPIO_Pin_Init+0x108>
    cy_en_gpio_status_t status = CY_GPIO_BAD_PARAM;
1000476e:	4802      	ldr	r0, [pc, #8]	@ (10004778 <Cy_GPIO_Pin_Init+0x11c>)
    return(status);
10004770:	e7f8      	b.n	10004764 <Cy_GPIO_Pin_Init+0x108>
10004772:	bf00      	nop
10004774:	08002c40 	.word	0x08002c40
10004778:	005a0001 	.word	0x005a0001

1000477c <Cy_GPIO_Pin_FastInit>:
* \snippet gpio/snippet/main.c snippet_Cy_GPIO_Pin_FastInit
*
*******************************************************************************/
void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode,
                                        uint32_t outVal, en_hsiom_sel_t hsiom)
{
1000477c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000477e:	4607      	mov	r7, r0
10004780:	4616      	mov	r6, r2
    uint32_t tempReg;
#if defined (CY_IP_MXS22IOSS)
    uint32_t tempRegCfg3;
#endif /* CY_IP_MXS22IOSS */

    Cy_GPIO_SetHSIOM(base, pinNum, hsiom);
10004782:	f89d 2018 	ldrb.w	r2, [sp, #24]
{
10004786:	460c      	mov	r4, r1
10004788:	461d      	mov	r5, r3
    Cy_GPIO_SetHSIOM(base, pinNum, hsiom);
1000478a:	f7ff ff3f 	bl	1000460c <Cy_GPIO_SetHSIOM>
    else
    {
        /* Secure PIN can't be modified using register policy */
    }
#else
    tempReg = (GPIO_PRT_OUT(base) & ~(CY_GPIO_OUT_MASK << pinNum));
1000478e:	683b      	ldr	r3, [r7, #0]
10004790:	2201      	movs	r2, #1
10004792:	40a2      	lsls	r2, r4
    GPIO_PRT_OUT(base) = tempReg | ((outVal & CY_GPIO_OUT_MASK) << pinNum);
10004794:	f005 0501 	and.w	r5, r5, #1
    tempReg = (GPIO_PRT_OUT(base) & ~(CY_GPIO_OUT_MASK << pinNum));
10004798:	ea23 0302 	bic.w	r3, r3, r2
    GPIO_PRT_OUT(base) = tempReg | ((outVal & CY_GPIO_OUT_MASK) << pinNum);
1000479c:	40a5      	lsls	r5, r4
1000479e:	432b      	orrs	r3, r5
100047a0:	603b      	str	r3, [r7, #0]

    tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)));
100047a2:	4b08      	ldr	r3, [pc, #32]	@ (100047c4 <Cy_GPIO_Pin_FastInit+0x48>)
100047a4:	681b      	ldr	r3, [r3, #0]
100047a6:	f893 1085 	ldrb.w	r1, [r3, #133]	@ 0x85
100047aa:	00a4      	lsls	r4, r4, #2
100047ac:	587b      	ldr	r3, [r7, r1]
100047ae:	220f      	movs	r2, #15
100047b0:	40a2      	lsls	r2, r4
        /* For other drive modes, disable CFG_OUT3 register and use CFG register to configure drive modes. */
        GPIO_PRT_CFG(base) = tempReg | ((driveMode & CY_GPIO_CFG_DM_MASK) << (pinNum << CY_GPIO_DRIVE_MODE_OFFSET));
        GPIO_PRT_CFG_OUT3(base) = tempRegCfg3 | ((0U & CY_GPIO_CFG_DM_MASK) << (pinNum << CY_GPIO_DRIVE_MODE_OFFSET));
    }
#else
    GPIO_PRT_CFG(base) = tempReg | ((driveMode & CY_GPIO_CFG_DM_MASK) << (pinNum << CY_GPIO_DRIVE_MODE_OFFSET));
100047b2:	f006 060f 	and.w	r6, r6, #15
    tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)));
100047b6:	ea23 0302 	bic.w	r3, r3, r2
    GPIO_PRT_CFG(base) = tempReg | ((driveMode & CY_GPIO_CFG_DM_MASK) << (pinNum << CY_GPIO_DRIVE_MODE_OFFSET));
100047ba:	40a6      	lsls	r6, r4
100047bc:	4333      	orrs	r3, r6
100047be:	507b      	str	r3, [r7, r1]
#endif /* CY_IP_MXS22IOSS */
#endif /* (CY_CPU_CORTEX_M4) && defined(CY_DEVICE_SECURE) */
}
100047c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100047c2:	bf00      	nop
100047c4:	08002c40 	.word	0x08002c40

100047c8 <Cy_IPC_Drv_LockRelease>:
100047c8:	4b05      	ldr	r3, [pc, #20]	@ (100047e0 <Cy_IPC_Drv_LockRelease+0x18>)
100047ca:	681b      	ldr	r3, [r3, #0]
100047cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
100047d0:	58c3      	ldr	r3, [r0, r3]
cy_en_ipcdrv_status_t Cy_IPC_Drv_LockRelease (IPC_STRUCT_Type* base, uint32_t releaseEventIntr)
{
    cy_en_ipcdrv_status_t retStatus;

    /* Check to make sure the IPC is Acquired */
    if( Cy_IPC_Drv_IsLockAcquired(base) )
100047d2:	2b00      	cmp	r3, #0
    REG_IPC_STRUCT_RELEASE(base) = _VAL2FLD(IPC_INTR_STRUCT_INTR_RELEASE, notifyEventIntr);
100047d4:	bfbd      	ittte	lt
100047d6:	b289      	uxthlt	r1, r1
100047d8:	6041      	strlt	r1, [r0, #4]
    {
        /* The IPC was acquired, release the IPC channel */
        Cy_IPC_Drv_ReleaseNotify(base, releaseEventIntr);

        retStatus = CY_IPC_DRV_SUCCESS;
100047da:	2000      	movlt	r0, #0
    }
    else   /* The IPC channel was already released (not acquired) */
    {
        retStatus = CY_IPC_DRV_ERROR;
100047dc:	4801      	ldrge	r0, [pc, #4]	@ (100047e4 <Cy_IPC_Drv_LockRelease+0x1c>)
    }

    return (retStatus);
}
100047de:	4770      	bx	lr
100047e0:	08002c40 	.word	0x08002c40
100047e4:	008a0001 	.word	0x008a0001

100047e8 <Cy_IPC_Drv_SendMsgWord>:
* \snippet ipc/snippet/main.c snippet_Cy_IPC_Drv_LockAcquire
*
*******************************************************************************/
__STATIC_INLINE cy_en_ipcdrv_status_t Cy_IPC_Drv_LockAcquire (IPC_STRUCT_Type const * base)
{
    return ( 0UL != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_ACQUIRE(base))) ? CY_IPC_DRV_SUCCESS : CY_IPC_DRV_ERROR;
100047e8:	6803      	ldr	r3, [r0, #0]
100047ea:	2b00      	cmp	r3, #0
    REG_IPC_STRUCT_NOTIFY(base) = _VAL2FLD(IPC_STRUCT_NOTIFY_INTR_NOTIFY, notifyEventIntr);
100047ec:	bfbf      	itttt	lt
100047ee:	b289      	uxthlt	r1, r1
    REG_IPC_STRUCT_DATA(base) = dataValue;
100047f0:	60c2      	strlt	r2, [r0, #12]
    REG_IPC_STRUCT_NOTIFY(base) = _VAL2FLD(IPC_STRUCT_NOTIFY_INTR_NOTIFY, notifyEventIntr);
100047f2:	6081      	strlt	r1, [r0, #8]
        /* If the channel was acquired, send the message. */
        Cy_IPC_Drv_WriteDataValue(base, message);

        Cy_IPC_Drv_AcquireNotify(base, notifyEventIntr);

        retStatus = CY_IPC_DRV_SUCCESS;
100047f4:	2000      	movlt	r0, #0
    }
    else
    {
        /* Channel was already acquired, return Error */
        retStatus = CY_IPC_DRV_ERROR;
100047f6:	bfa8      	it	ge
100047f8:	4800      	ldrge	r0, [pc, #0]	@ (100047fc <Cy_IPC_Drv_SendMsgWord+0x14>)
    }
    return (retStatus);
}
100047fa:	4770      	bx	lr
100047fc:	008a0001 	.word	0x008a0001

10004800 <Cy_IPC_Drv_ReadMsgWord>:
    return ( 0u != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_LOCK_STATUS(base)) );
10004800:	4b05      	ldr	r3, [pc, #20]	@ (10004818 <Cy_IPC_Drv_ReadMsgWord+0x18>)
10004802:	681b      	ldr	r3, [r3, #0]
10004804:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
10004808:	58c3      	ldr	r3, [r0, r3]
{
    cy_en_ipcdrv_status_t retStatus;

    CY_ASSERT_L1(NULL != message);

    if ( Cy_IPC_Drv_IsLockAcquired(base) )
1000480a:	2b00      	cmp	r3, #0
    return REG_IPC_STRUCT_DATA(base);
1000480c:	bfbd      	ittte	lt
1000480e:	68c3      	ldrlt	r3, [r0, #12]
    {
        /* The channel is locked; message is valid. */
        *message = Cy_IPC_Drv_ReadDataValue(base);
10004810:	600b      	strlt	r3, [r1, #0]

        retStatus = CY_IPC_DRV_SUCCESS;
10004812:	2000      	movlt	r0, #0
    }
    else
    {
        /* The channel is not locked so channel is invalid. */
        retStatus = CY_IPC_DRV_ERROR;
10004814:	4801      	ldrge	r0, [pc, #4]	@ (1000481c <Cy_IPC_Drv_ReadMsgWord+0x1c>)
    }
    return(retStatus);
}
10004816:	4770      	bx	lr
10004818:	08002c40 	.word	0x08002c40
1000481c:	008a0001 	.word	0x008a0001

10004820 <Cy_IPC_Pipe_Config>:
*
*******************************************************************************/
void Cy_IPC_Pipe_Config(cy_stc_ipc_pipe_ep_t * theEpArray)
{
    /* Keep copy of this endpoint */
    if (cy_ipc_pipe_epArray == NULL)
10004820:	4b02      	ldr	r3, [pc, #8]	@ (1000482c <Cy_IPC_Pipe_Config+0xc>)
10004822:	681a      	ldr	r2, [r3, #0]
10004824:	b902      	cbnz	r2, 10004828 <Cy_IPC_Pipe_Config+0x8>
    {
        cy_ipc_pipe_epArray = theEpArray;
10004826:	6018      	str	r0, [r3, #0]
    }
}
10004828:	4770      	bx	lr
1000482a:	bf00      	nop
1000482c:	08002c58 	.word	0x08002c58

10004830 <Cy_IPC_Pipe_EndpointInit>:
* This API is available only for the CAT1A, CAT1B and CAT1C devices.
*
*******************************************************************************/
void Cy_IPC_Pipe_EndpointInit(uint32_t epAddr, cy_ipc_pipe_callback_array_ptr_t cbArray,
                              uint32_t cbCnt, uint32_t epConfig, cy_stc_sysint_t const *epInterrupt)
{
10004830:	b5f0      	push	{r4, r5, r6, r7, lr}
    cy_stc_ipc_pipe_ep_t * endpoint;

    CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);

    endpoint = &cy_ipc_pipe_epArray[epAddr];
10004832:	242c      	movs	r4, #44	@ 0x2c
10004834:	4360      	muls	r0, r4
10004836:	4c16      	ldr	r4, [pc, #88]	@ (10004890 <Cy_IPC_Pipe_EndpointInit+0x60>)
{
10004838:	9f05      	ldr	r7, [sp, #20]
    endpoint = &cy_ipc_pipe_epArray[epAddr];
1000483a:	6825      	ldr	r5, [r4, #0]

    /* Extract the channel, interrupt and interrupt mask */
    endpoint->ipcChan         = _FLD2VAL(CY_IPC_PIPE_CFG_CHAN,  epConfig);
1000483c:	fa5f fe83 	uxtb.w	lr, r3
10004840:	f845 e000 	str.w	lr, [r5, r0]
    endpoint = &cy_ipc_pipe_epArray[epAddr];
10004844:	182c      	adds	r4, r5, r0
    return ( (IPC_STRUCT_Type*) CY_IPC_STRUCT_PTR(ipcIndex));
10004846:	4813      	ldr	r0, [pc, #76]	@ (10004894 <Cy_IPC_Pipe_EndpointInit+0x64>)
10004848:	6806      	ldr	r6, [r0, #0]
1000484a:	6a30      	ldr	r0, [r6, #32]
1000484c:	f8b6 60be 	ldrh.w	r6, [r6, #190]	@ 0xbe
    endpoint->intrChan        = _FLD2VAL(CY_IPC_PIPE_CFG_INTR,  epConfig);
10004850:	f3c3 2507 	ubfx	r5, r3, #8, #8
    endpoint->pipeIntMask     = _FLD2VAL(CY_IPC_PIPE_CFG_IMASK, epConfig);
10004854:	ea4f 4c13 	mov.w	ip, r3, lsr #16
10004858:	fb0e 0606 	mla	r6, lr, r6, r0

    /* Assign IPC channel to this endpoint */
    endpoint->ipcPtr   = Cy_IPC_Drv_GetIpcBaseAddress (endpoint->ipcChan);
1000485c:	6126      	str	r6, [r4, #16]
    REG_IPC_INTR_STRUCT_INTR_MASK(base) = _VAL2FLD( IPC_INTR_STRUCT_INTR_MASK_NOTIFY,  ipcNotifyMask) |
1000485e:	4663      	mov	r3, ip
    return ( (IPC_INTR_STRUCT_Type*) CY_IPC_INTR_STRUCT_PTR(ipcIntrIndex));
10004860:	f105 0680 	add.w	r6, r5, #128	@ 0x80
    endpoint->intrChan        = _FLD2VAL(CY_IPC_PIPE_CFG_INTR,  epConfig);
10004864:	6065      	str	r5, [r4, #4]
10004866:	eb00 1646 	add.w	r6, r0, r6, lsl #5
    REG_IPC_INTR_STRUCT_INTR_MASK(base) = _VAL2FLD( IPC_INTR_STRUCT_INTR_MASK_NOTIFY,  ipcNotifyMask) |
1000486a:	041b      	lsls	r3, r3, #16
1000486c:	eb00 1045 	add.w	r0, r0, r5, lsl #5
10004870:	f241 0508 	movw	r5, #4104	@ 0x1008
10004874:	ea43 030c 	orr.w	r3, r3, ip
    endpoint->pipeIntMask     = _FLD2VAL(CY_IPC_PIPE_CFG_IMASK, epConfig);
10004878:	f8c4 c008 	str.w	ip, [r4, #8]

    /* Assign interrupt structure to endpoint and Initialize the interrupt mask for this endpoint */
    endpoint->ipcIntrPtr = Cy_IPC_Drv_GetIntrBaseAddr(endpoint->intrChan);
1000487c:	6166      	str	r6, [r4, #20]
1000487e:	5143      	str	r3, [r0, r5]
    Cy_IPC_Drv_SetInterruptMask(endpoint->ipcIntrPtr, endpoint->pipeIntMask, endpoint->pipeIntMask);

    /* Save the Client count and the callback array pointer */
    endpoint->clientCount   = cbCnt;
    endpoint->callbackArray = cbArray;
    endpoint->busy = CY_IPC_PIPE_ENDPOINT_NOTBUSY;
10004880:	2300      	movs	r3, #0
    endpoint->callbackArray = cbArray;
10004882:	e9c4 2107 	strd	r2, r1, [r4, #28]
    endpoint->busy = CY_IPC_PIPE_ENDPOINT_NOTBUSY;
10004886:	61a3      	str	r3, [r4, #24]

    if (NULL != epInterrupt)
10004888:	b10f      	cbz	r7, 1000488e <Cy_IPC_Pipe_EndpointInit+0x5e>
    {
        #if defined (CY_IP_M7CPUSS) || (defined (CY_IP_M4CPUSS) && (CY_IP_M4CPUSS_VERSION == 2) && (CPUSS_SYSTEM_IRQ_PRESENT))
            endpoint->pipeIntrSrc     = (IRQn_Type)(((uint32_t)epInterrupt->intrSrc >> CY_SYSINT_INTRSRC_MUXIRQ_SHIFT) & CY_SYSINT_INTRSRC_MASK);
        #else
            endpoint->pipeIntrSrc     = epInterrupt->intrSrc;
1000488a:	883b      	ldrh	r3, [r7, #0]
1000488c:	81a3      	strh	r3, [r4, #12]
        #endif
    }
}
1000488e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004890:	08002c58 	.word	0x08002c58
10004894:	08002c40 	.word	0x08002c40

10004898 <Cy_IPC_Pipe_Init>:
{
10004898:	b5f0      	push	{r4, r5, r6, r7, lr}
    ipc_intr_cypipeConfig.intrSrc          = (IRQn_Type)((int32_t)cpuss_interrupts_ipc_0_IRQn + (int32_t)epConfigDataA.ipcNotifierNumber);
1000489a:	6943      	ldr	r3, [r0, #20]
    epConfigDataA = config->ep1ConfigData;
1000489c:	6982      	ldr	r2, [r0, #24]
{
1000489e:	b085      	sub	sp, #20
    Cy_IPC_Pipe_EndpointInit(epConfigDataA.epAddress,
100048a0:	ad02      	add	r5, sp, #8
    epConfigDataB = config->ep0ConfigData;
100048a2:	e9d0 6703 	ldrd	r6, r7, [r0, #12]
    ipc_intr_cypipeConfig.intrSrc          = (IRQn_Type)((int32_t)cpuss_interrupts_ipc_0_IRQn + (int32_t)epConfigDataA.ipcNotifierNumber);
100048a6:	3319      	adds	r3, #25
    Cy_IPC_Pipe_EndpointInit(epConfigDataA.epAddress,
100048a8:	9500      	str	r5, [sp, #0]
100048aa:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
    ipc_intr_cypipeConfig.intrSrc          = (IRQn_Type)((int32_t)cpuss_interrupts_ipc_0_IRQn + (int32_t)epConfigDataA.ipcNotifierNumber);
100048ac:	f8ad 3008 	strh.w	r3, [sp, #8]
{
100048b0:	4604      	mov	r4, r0
    ipc_intr_cypipeConfig.intrPriority     = epConfigDataA.ipcNotifierPriority;
100048b2:	9203      	str	r2, [sp, #12]
    Cy_IPC_Pipe_EndpointInit(epConfigDataA.epAddress,
100048b4:	e9d0 3209 	ldrd	r3, r2, [r0, #36]	@ 0x24
100048b8:	6a00      	ldr	r0, [r0, #32]
100048ba:	f7ff ffb9 	bl	10004830 <Cy_IPC_Pipe_EndpointInit>
    Cy_IPC_Pipe_EndpointInit(epConfigDataB.epAddress, NULL, 0UL, epConfigDataB.epConfig, NULL);
100048be:	2200      	movs	r2, #0
100048c0:	463b      	mov	r3, r7
100048c2:	4611      	mov	r1, r2
100048c4:	9200      	str	r2, [sp, #0]
100048c6:	4630      	mov	r0, r6
100048c8:	f7ff ffb2 	bl	10004830 <Cy_IPC_Pipe_EndpointInit>
    (void)Cy_SysInt_Init(&ipc_intr_cypipeConfig, config->userPipeIsrHandler);
100048cc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
100048ce:	4628      	mov	r0, r5
100048d0:	f001 fad4 	bl	10005e7c <Cy_SysInt_Init>
        NVIC_EnableIRQ(ipc_intr_cypipeConfig.intrSrc);
100048d4:	f9bd 3008 	ldrsh.w	r3, [sp, #8]
  if ((int32_t)(IRQn) >= 0)
100048d8:	2b00      	cmp	r3, #0
100048da:	db08      	blt.n	100048ee <Cy_IPC_Pipe_Init+0x56>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100048dc:	2201      	movs	r2, #1
100048de:	0959      	lsrs	r1, r3, #5
100048e0:	f003 031f 	and.w	r3, r3, #31
100048e4:	fa02 f303 	lsl.w	r3, r2, r3
100048e8:	4a02      	ldr	r2, [pc, #8]	@ (100048f4 <Cy_IPC_Pipe_Init+0x5c>)
100048ea:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
100048ee:	b005      	add	sp, #20
100048f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
100048f2:	bf00      	nop
100048f4:	e000e100 	.word	0xe000e100

100048f8 <Cy_IPC_Pipe_SendMessage>:
* \snippet ipc/snippet/main.c snippet_Cy_IPC_Pipe_SendMessage
*
*******************************************************************************/
cy_en_ipc_pipe_status_t Cy_IPC_Pipe_SendMessage(uint32_t toAddr, uint32_t fromAddr,
                                                void * msgPtr, cy_ipc_pipe_relcallback_ptr_t callBackPtr)
{
100048f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    cy_stc_ipc_pipe_ep_t * toEp;

    CY_ASSERT_L1(NULL != msgPtr);
    CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);

    toEp   = &(cy_ipc_pipe_epArray[toAddr]);
100048fa:	4c17      	ldr	r4, [pc, #92]	@ (10004958 <Cy_IPC_Pipe_SendMessage+0x60>)
100048fc:	6825      	ldr	r5, [r4, #0]
100048fe:	262c      	movs	r6, #44	@ 0x2c
10004900:	fb06 5400 	mla	r4, r6, r0, r5
    fromEp = &cy_ipc_pipe_epArray[fromAddr];
10004904:	fb06 5101 	mla	r1, r6, r1, r5

    /* Create the notify mask for the "toAddr" channel's interrupt channel */
    notifyMask  =  (uint32_t)(1UL << CY_IPC_PIPE_INTR_NUMBER_WITHIN_INSTANCE(toEp->intrChan));

    /* Check if IPC channel valid */
    if( toEp->ipcPtr != NULL)
10004908:	6926      	ldr	r6, [r4, #16]
1000490a:	b30e      	cbz	r6, 10004950 <Cy_IPC_Pipe_SendMessage+0x58>
    {
        if(fromEp->busy == CY_IPC_PIPE_ENDPOINT_NOTBUSY)
1000490c:	6988      	ldr	r0, [r1, #24]
1000490e:	bb08      	cbnz	r0, 10004954 <Cy_IPC_Pipe_SendMessage+0x5c>
    return ( 0UL != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_ACQUIRE(base))) ? CY_IPC_DRV_SUCCESS : CY_IPC_DRV_ERROR;
10004910:	6835      	ldr	r5, [r6, #0]
10004912:	2d00      	cmp	r5, #0
10004914:	da1e      	bge.n	10004954 <Cy_IPC_Pipe_SendMessage+0x5c>
    releaseMask =  (uint32_t)(1UL << CY_IPC_PIPE_INTR_NUMBER_WITHIN_INSTANCE(fromEp->intrChan));
10004916:	4d11      	ldr	r5, [pc, #68]	@ (1000495c <Cy_IPC_Pipe_SendMessage+0x64>)
    notifyMask  =  (uint32_t)(1UL << CY_IPC_PIPE_INTR_NUMBER_WITHIN_INSTANCE(toEp->intrChan));
10004918:	6867      	ldr	r7, [r4, #4]
    releaseMask =  (uint32_t)(1UL << CY_IPC_PIPE_INTR_NUMBER_WITHIN_INSTANCE(fromEp->intrChan));
1000491a:	682d      	ldr	r5, [r5, #0]
1000491c:	684c      	ldr	r4, [r1, #4]
1000491e:	f895 e038 	ldrb.w	lr, [r5, #56]	@ 0x38
        {
            /* Attempt to acquire the channel */
            if( CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_LockAcquire(toEp->ipcPtr) )
            {
                /* Mask out the release mask area */
                * (uint32_t *) msgPtr &= ~(CY_IPC_PIPE_MSG_RELEASE_Msk);
10004922:	f8b2 c000 	ldrh.w	ip, [r2]
    releaseMask =  (uint32_t)(1UL << CY_IPC_PIPE_INTR_NUMBER_WITHIN_INSTANCE(fromEp->intrChan));
10004926:	fbb4 f5fe 	udiv	r5, r4, lr
1000492a:	fb0e 4515 	mls	r5, lr, r5, r4
1000492e:	2401      	movs	r4, #1
10004930:	fa04 f505 	lsl.w	r5, r4, r5

                * (uint32_t *) msgPtr |= releaseMask;
10004934:	ea4c 4505 	orr.w	r5, ip, r5, lsl #16
10004938:	6015      	str	r5, [r2, #0]
    REG_IPC_STRUCT_DATA(base) = dataValue;
1000493a:	60f2      	str	r2, [r6, #12]

                /* Set the busy flag.  The ISR clears this after the release */
                fromEp->busy = CY_IPC_PIPE_ENDPOINT_BUSY;

                /* Setup release callback function */
                fromEp->releaseCallbackPtr = callBackPtr;
1000493c:	624b      	str	r3, [r1, #36]	@ 0x24
    notifyMask  =  (uint32_t)(1UL << CY_IPC_PIPE_INTR_NUMBER_WITHIN_INSTANCE(toEp->intrChan));
1000493e:	fbb7 f3fe 	udiv	r3, r7, lr
10004942:	fb0e 7713 	mls	r7, lr, r3, r7
                fromEp->busy = CY_IPC_PIPE_ENDPOINT_BUSY;
10004946:	618c      	str	r4, [r1, #24]
    notifyMask  =  (uint32_t)(1UL << CY_IPC_PIPE_INTR_NUMBER_WITHIN_INSTANCE(toEp->intrChan));
10004948:	40bc      	lsls	r4, r7
    REG_IPC_STRUCT_NOTIFY(base) = _VAL2FLD(IPC_STRUCT_NOTIFY_INTR_NOTIFY, notifyEventIntr);
1000494a:	b2a4      	uxth	r4, r4
1000494c:	60b4      	str	r4, [r6, #8]
    {
        /* Null pipe handle. */
        returnStatus = CY_IPC_PIPE_ERROR_BAD_HANDLE;
    }
    return (returnStatus);
}
1000494e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        returnStatus = CY_IPC_PIPE_ERROR_BAD_HANDLE;
10004950:	4803      	ldr	r0, [pc, #12]	@ (10004960 <Cy_IPC_Pipe_SendMessage+0x68>)
10004952:	e7fc      	b.n	1000494e <Cy_IPC_Pipe_SendMessage+0x56>
            returnStatus = CY_IPC_PIPE_ERROR_SEND_BUSY;
10004954:	4803      	ldr	r0, [pc, #12]	@ (10004964 <Cy_IPC_Pipe_SendMessage+0x6c>)
    return (returnStatus);
10004956:	e7fa      	b.n	1000494e <Cy_IPC_Pipe_SendMessage+0x56>
10004958:	08002c58 	.word	0x08002c58
1000495c:	08002c40 	.word	0x08002c40
10004960:	008a0204 	.word	0x008a0204
10004964:	008a0207 	.word	0x008a0207

10004968 <Cy_IPC_Pipe_RegisterCallback>:
    cy_en_ipc_pipe_status_t returnStatus;
    cy_stc_ipc_pipe_ep_t * thisEp;

    CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);

    thisEp = &cy_ipc_pipe_epArray[epAddr];
10004968:	4b07      	ldr	r3, [pc, #28]	@ (10004988 <Cy_IPC_Pipe_RegisterCallback+0x20>)
1000496a:	681b      	ldr	r3, [r3, #0]
{
1000496c:	b510      	push	{r4, lr}
    thisEp = &cy_ipc_pipe_epArray[epAddr];
1000496e:	242c      	movs	r4, #44	@ 0x2c
10004970:	fb04 3000 	mla	r0, r4, r0, r3

    CY_ASSERT_L1(NULL != thisEp->callbackArray);

    /* Check if clientId is between 0 and less than client count */
    if (clientId < thisEp->clientCount)
10004974:	69c3      	ldr	r3, [r0, #28]
10004976:	4293      	cmp	r3, r2
    {
        /* Copy callback function into callback function pointer array */
        thisEp->callbackArray[clientId] = callBackPtr;
10004978:	bf89      	itett	hi
1000497a:	6a03      	ldrhi	r3, [r0, #32]

        returnStatus = CY_IPC_PIPE_SUCCESS;
    }
    else
    {
        returnStatus = CY_IPC_PIPE_ERROR_BAD_CLIENT;
1000497c:	4803      	ldrls	r0, [pc, #12]	@ (1000498c <Cy_IPC_Pipe_RegisterCallback+0x24>)
        thisEp->callbackArray[clientId] = callBackPtr;
1000497e:	f843 1022 	strhi.w	r1, [r3, r2, lsl #2]
        returnStatus = CY_IPC_PIPE_SUCCESS;
10004982:	2000      	movhi	r0, #0
    }
    return (returnStatus);
}
10004984:	bd10      	pop	{r4, pc}
10004986:	bf00      	nop
10004988:	08002c58 	.word	0x08002c58
1000498c:	008a020a 	.word	0x008a020a

10004990 <Cy_IPC_Pipe_ExecCallback>:
* \note This function is obsolete and will be removed in the next releases.
*       Please use Cy_IPC_Pipe_ExecuteCallback() instead.
*
*******************************************************************************/
void Cy_IPC_Pipe_ExecCallback(cy_stc_ipc_pipe_ep_t * endpoint)
{
10004990:	b573      	push	{r0, r1, r4, r5, r6, lr}
    CY_ASSERT_L1(NULL != endpoint->ipcPtr);
    CY_ASSERT_L1(NULL != endpoint->ipcIntrPtr);
    CY_ASSERT_L1(NULL != endpoint->callbackArray);
    /* Parameters checking end */

    shadowIntr = Cy_IPC_Drv_GetInterruptStatusMasked(endpoint->ipcIntrPtr);
10004992:	6943      	ldr	r3, [r0, #20]
    return REG_IPC_INTR_STRUCT_INTR_MASKED(base);
10004994:	68dd      	ldr	r5, [r3, #12]
    uint32_t *msgTempPtr = NULL;
10004996:	2600      	movs	r6, #0

    /* Check to make sure the interrupt was a notify interrupt */
    if (0UL != Cy_IPC_Drv_ExtractAcquireMask(shadowIntr))
10004998:	0c2a      	lsrs	r2, r5, #16
{
1000499a:	4604      	mov	r4, r0
    uint32_t *msgTempPtr = NULL;
1000499c:	9601      	str	r6, [sp, #4]
    if (0UL != Cy_IPC_Drv_ExtractAcquireMask(shadowIntr))
1000499e:	d01f      	beq.n	100049e0 <Cy_IPC_Pipe_ExecCallback+0x50>
    REG_IPC_INTR_STRUCT_INTR(base) =  _VAL2FLD(IPC_INTR_STRUCT_INTR_NOTIFY,  ipcNotifyMask) |
100049a0:	0c2a      	lsrs	r2, r5, #16
100049a2:	0412      	lsls	r2, r2, #16
100049a4:	601a      	str	r2, [r3, #0]
    (void)REG_IPC_INTR_STRUCT_INTR(base);
100049a6:	681b      	ldr	r3, [r3, #0]
    return ( 0u != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_LOCK_STATUS(base)) );
100049a8:	4b17      	ldr	r3, [pc, #92]	@ (10004a08 <Cy_IPC_Pipe_ExecCallback+0x78>)
    {
        /* Clear the notify interrupt.  */
        Cy_IPC_Drv_ClearInterrupt(endpoint->ipcIntrPtr, CY_IPC_NO_NOTIFICATION, Cy_IPC_Drv_ExtractAcquireMask(shadowIntr));

        if ( Cy_IPC_Drv_IsLockAcquired (endpoint->ipcPtr) )
100049aa:	6900      	ldr	r0, [r0, #16]
100049ac:	681b      	ldr	r3, [r3, #0]
100049ae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
100049b2:	58c3      	ldr	r3, [r0, r3]
100049b4:	42b3      	cmp	r3, r6
100049b6:	da13      	bge.n	100049e0 <Cy_IPC_Pipe_ExecCallback+0x50>
    return Cy_IPC_Drv_ReadMsgWord(base, (uint32_t *)msgPtr);
100049b8:	a901      	add	r1, sp, #4
100049ba:	f7ff ff21 	bl	10004800 <Cy_IPC_Drv_ReadMsgWord>
        {
            /* Extract Client ID  */
            if( CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_ReadMsgPtr (endpoint->ipcPtr, (void **)&msgTempPtr))
100049be:	b958      	cbnz	r0, 100049d8 <Cy_IPC_Pipe_ExecCallback+0x48>
            {
                msgPtr = (uint32_t *)GET_ALIAS_ADDRESS(msgTempPtr);
100049c0:	9801      	ldr	r0, [sp, #4]
                /* Get release mask */
                releaseMask = _FLD2VAL(CY_IPC_PIPE_MSG_RELEASE, *msgPtr);
                clientID    = _FLD2VAL(CY_IPC_PIPE_MSG_CLIENT,  *msgPtr);

                /* Make sure client ID is within valid range */
                if (endpoint->clientCount > clientID)
100049c2:	69e2      	ldr	r2, [r4, #28]
                releaseMask = _FLD2VAL(CY_IPC_PIPE_MSG_RELEASE, *msgPtr);
100049c4:	6803      	ldr	r3, [r0, #0]
100049c6:	0c1e      	lsrs	r6, r3, #16
                clientID    = _FLD2VAL(CY_IPC_PIPE_MSG_CLIENT,  *msgPtr);
100049c8:	b2db      	uxtb	r3, r3
                if (endpoint->clientCount > clientID)
100049ca:	429a      	cmp	r2, r3
100049cc:	d904      	bls.n	100049d8 <Cy_IPC_Pipe_ExecCallback+0x48>
                {
                    callbackPtr = endpoint->callbackArray[clientID];  /* Get the callback function */
100049ce:	6a22      	ldr	r2, [r4, #32]
100049d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]

                    if (callbackPtr != NULL)
100049d4:	b103      	cbz	r3, 100049d8 <Cy_IPC_Pipe_ExecCallback+0x48>
                    {
                        callbackPtr(msgPtr);   /* Call the function pointer for "clientID" */
100049d6:	4798      	blx	r3
                    }
                }
            }

            /* Must always release the IPC channel */
            (void)Cy_IPC_Drv_LockRelease (endpoint->ipcPtr, releaseMask);
100049d8:	6920      	ldr	r0, [r4, #16]
100049da:	4631      	mov	r1, r6
100049dc:	f7ff fef4 	bl	100047c8 <Cy_IPC_Drv_LockRelease>
    return _FLD2VAL(IPC_INTR_STRUCT_INTR_MASK_RELEASE, intMask);
100049e0:	b2ad      	uxth	r5, r5
        }
    }

    /* Check to make sure the interrupt was a release interrupt */
    if (0UL != Cy_IPC_Drv_ExtractReleaseMask(shadowIntr))  /* Check for a Release interrupt */
100049e2:	b145      	cbz	r5, 100049f6 <Cy_IPC_Pipe_ExecCallback+0x66>
    {
        /* Clear the release interrupt  */
        Cy_IPC_Drv_ClearInterrupt(endpoint->ipcIntrPtr, Cy_IPC_Drv_ExtractReleaseMask(shadowIntr), CY_IPC_NO_NOTIFICATION);
100049e4:	6963      	ldr	r3, [r4, #20]
    REG_IPC_INTR_STRUCT_INTR(base) =  _VAL2FLD(IPC_INTR_STRUCT_INTR_NOTIFY,  ipcNotifyMask) |
100049e6:	601d      	str	r5, [r3, #0]
    (void)REG_IPC_INTR_STRUCT_INTR(base);
100049e8:	681b      	ldr	r3, [r3, #0]

        if (endpoint->releaseCallbackPtr != NULL)
100049ea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
100049ec:	2500      	movs	r5, #0
100049ee:	b133      	cbz	r3, 100049fe <Cy_IPC_Pipe_ExecCallback+0x6e>
        {
            endpoint->releaseCallbackPtr();
100049f0:	4798      	blx	r3

            /* Clear the pointer after it was called */
            endpoint->releaseCallbackPtr = NULL;
100049f2:	6265      	str	r5, [r4, #36]	@ 0x24
                endpoint->defaultReleaseCallbackPtr();
            }
        }

        /* Clear the busy flag when release is detected */
        endpoint->busy = CY_IPC_PIPE_ENDPOINT_NOTBUSY;
100049f4:	61a5      	str	r5, [r4, #24]
    }

    (void)Cy_IPC_Drv_GetInterruptStatus(endpoint->ipcIntrPtr);
100049f6:	6963      	ldr	r3, [r4, #20]
    return REG_IPC_INTR_STRUCT_INTR(base);
100049f8:	681b      	ldr	r3, [r3, #0]
}
100049fa:	b002      	add	sp, #8
100049fc:	bd70      	pop	{r4, r5, r6, pc}
            if (endpoint->defaultReleaseCallbackPtr != NULL)
100049fe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
10004a00:	2b00      	cmp	r3, #0
10004a02:	d0f7      	beq.n	100049f4 <Cy_IPC_Pipe_ExecCallback+0x64>
                endpoint->defaultReleaseCallbackPtr();
10004a04:	4798      	blx	r3
10004a06:	e7f5      	b.n	100049f4 <Cy_IPC_Pipe_ExecCallback+0x64>
10004a08:	08002c40 	.word	0x08002c40

10004a0c <Cy_IPC_Pipe_ExecuteCallback>:
    endpoint = &cy_ipc_pipe_epArray[epAddr];
10004a0c:	4b03      	ldr	r3, [pc, #12]	@ (10004a1c <Cy_IPC_Pipe_ExecuteCallback+0x10>)
10004a0e:	681b      	ldr	r3, [r3, #0]
    Cy_IPC_Pipe_ExecCallback(endpoint);
10004a10:	222c      	movs	r2, #44	@ 0x2c
10004a12:	fb02 3000 	mla	r0, r2, r0, r3
10004a16:	f7ff bfbb 	b.w	10004990 <Cy_IPC_Pipe_ExecCallback>
10004a1a:	bf00      	nop
10004a1c:	08002c58 	.word	0x08002c58

10004a20 <Cy_IPC_Sema_InitExt>:
*                             or count not multiple of 32
*    \retval CY_IPC_SEMA_ERROR_LOCKED:  Could not acquire semaphores IPC channel
*
*******************************************************************************/
cy_en_ipcsema_status_t Cy_IPC_Sema_InitExt(uint32_t ipcChannel, cy_stc_ipc_sema_t *ipcSema)
{
10004a20:	b538      	push	{r3, r4, r5, lr}
    cy_en_ipcsema_status_t retStatus = CY_IPC_SEMA_BAD_PARAM;

    if (ipcChannel >= CY_IPC_CHANNELS)
10004a22:	4b17      	ldr	r3, [pc, #92]	@ (10004a80 <Cy_IPC_Sema_InitExt+0x60>)
10004a24:	681a      	ldr	r2, [r3, #0]
10004a26:	f892 3037 	ldrb.w	r3, [r2, #55]	@ 0x37
10004a2a:	4283      	cmp	r3, r0
{
10004a2c:	460c      	mov	r4, r1
    if (ipcChannel >= CY_IPC_CHANNELS)
10004a2e:	d925      	bls.n	10004a7c <Cy_IPC_Sema_InitExt+0x5c>
    {
        retStatus = CY_IPC_SEMA_BAD_PARAM;
    }
    else
    {
        if(NULL != ipcSema)
10004a30:	b321      	cbz	r1, 10004a7c <Cy_IPC_Sema_InitExt+0x5c>
        {
#if (CY_IPC_DRV_CACHE_PRESENT)
            SCB_CleanDCache_by_Addr((uint32_t*)&ipcSema->maxSema, (int32_t)sizeof(ipcSema->maxSema));
#endif /* (CY_IPC_DRV_CACHE_PRESENT) */
            /* Check if semaphore count is a multiple of 32 */
            if( 0UL == (ipcSema->maxSema & CY_IPC_SEMA_PER_WORD_MASK))
10004a32:	680b      	ldr	r3, [r1, #0]
10004a34:	f013 031f 	ands.w	r3, r3, #31
10004a38:	d120      	bne.n	10004a7c <Cy_IPC_Sema_InitExt+0x5c>
    return ( (IPC_STRUCT_Type*) CY_IPC_STRUCT_PTR(ipcIndex));
10004a3a:	f8b2 10be 	ldrh.w	r1, [r2, #190]	@ 0xbe
10004a3e:	6a12      	ldr	r2, [r2, #32]
            {
                cy_semaIpcStruct = Cy_IPC_Drv_GetIpcBaseAddress(ipcChannel);
10004a40:	4d10      	ldr	r5, [pc, #64]	@ (10004a84 <Cy_IPC_Sema_InitExt+0x64>)
10004a42:	fb00 2001 	mla	r0, r0, r1, r2
10004a46:	6028      	str	r0, [r5, #0]

                /* Initialize all semaphores to released */
                for (uint32_t index=0; index<(uint32_t)(ipcSema->maxSema / CY_IPC_SEMA_PER_WORD); index++)
                {
                    ipcSema->arrayPtr[index] = 0UL;
10004a48:	4619      	mov	r1, r3
                for (uint32_t index=0; index<(uint32_t)(ipcSema->maxSema / CY_IPC_SEMA_PER_WORD); index++)
10004a4a:	6822      	ldr	r2, [r4, #0]
10004a4c:	ebb3 1f52 	cmp.w	r3, r2, lsr #5
10004a50:	d30f      	bcc.n	10004a72 <Cy_IPC_Sema_InitExt+0x52>
                SCB_CleanDCache_by_Addr((uint32_t*)ipcSema->arrayPtr, (int32_t)sizeof(*ipcSema->arrayPtr));
#endif /* (CY_IPC_DRV_CACHE_PRESENT) */

                /* Make sure semaphores start out released.  */
                /* Ignore the return value since it is OK if it was already released. */
                (void) Cy_IPC_Drv_LockRelease (cy_semaIpcStruct, CY_IPC_NO_NOTIFICATION);
10004a52:	2100      	movs	r1, #0
10004a54:	f7ff feb8 	bl	100047c8 <Cy_IPC_Drv_LockRelease>
    return Cy_IPC_Drv_SendMsgWord(base, notifyEventIntr, (uint32_t)msgPtr);
10004a58:	2100      	movs	r1, #0
10004a5a:	6828      	ldr	r0, [r5, #0]
10004a5c:	4622      	mov	r2, r4
10004a5e:	f7ff fec3 	bl	100047e8 <Cy_IPC_Drv_SendMsgWord>

                 /* Set the IPC Data with the pointer to the array. */
                if( CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_SendMsgPtr (cy_semaIpcStruct, CY_IPC_NO_NOTIFICATION, ipcSema))
10004a62:	4601      	mov	r1, r0
10004a64:	b918      	cbnz	r0, 10004a6e <Cy_IPC_Sema_InitExt+0x4e>
                {
                    if(CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_LockRelease (cy_semaIpcStruct, CY_IPC_NO_NOTIFICATION))
10004a66:	6828      	ldr	r0, [r5, #0]
10004a68:	f7ff feae 	bl	100047c8 <Cy_IPC_Drv_LockRelease>
10004a6c:	b100      	cbz	r0, 10004a70 <Cy_IPC_Sema_InitExt+0x50>
                        retStatus = CY_IPC_SEMA_SUCCESS;
                    }
                    else
                    {
                        /* IPC channel not released, still semaphored */
                        retStatus = CY_IPC_SEMA_ERROR_LOCKED;
10004a6e:	4806      	ldr	r0, [pc, #24]	@ (10004a88 <Cy_IPC_Sema_InitExt+0x68>)
            retStatus = CY_IPC_SEMA_BAD_PARAM;
        }
    }

    return(retStatus);
}
10004a70:	bd38      	pop	{r3, r4, r5, pc}
                    ipcSema->arrayPtr[index] = 0UL;
10004a72:	6862      	ldr	r2, [r4, #4]
10004a74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for (uint32_t index=0; index<(uint32_t)(ipcSema->maxSema / CY_IPC_SEMA_PER_WORD); index++)
10004a78:	3301      	adds	r3, #1
10004a7a:	e7e6      	b.n	10004a4a <Cy_IPC_Sema_InitExt+0x2a>
        retStatus = CY_IPC_SEMA_BAD_PARAM;
10004a7c:	4803      	ldr	r0, [pc, #12]	@ (10004a8c <Cy_IPC_Sema_InitExt+0x6c>)
    return(retStatus);
10004a7e:	e7f7      	b.n	10004a70 <Cy_IPC_Sema_InitExt+0x50>
10004a80:	08002c40 	.word	0x08002c40
10004a84:	08002c5c 	.word	0x08002c5c
10004a88:	008a0101 	.word	0x008a0101
10004a8c:	008a0103 	.word	0x008a0103

10004a90 <Cy_IPC_Sema_Init>:
{
10004a90:	b410      	push	{r4}
    if( (NULL == memPtr) && (0u == count))
10004a92:	b96a      	cbnz	r2, 10004ab0 <Cy_IPC_Sema_Init+0x20>
10004a94:	b9a9      	cbnz	r1, 10004ac2 <Cy_IPC_Sema_Init+0x32>
    return ( (IPC_STRUCT_Type*) CY_IPC_STRUCT_PTR(ipcIndex));
10004a96:	4b0c      	ldr	r3, [pc, #48]	@ (10004ac8 <Cy_IPC_Sema_Init+0x38>)
10004a98:	681b      	ldr	r3, [r3, #0]
10004a9a:	f8b3 20be 	ldrh.w	r2, [r3, #190]	@ 0xbe
10004a9e:	6a1b      	ldr	r3, [r3, #32]
10004aa0:	fb00 3202 	mla	r2, r0, r2, r3
        cy_semaIpcStruct = Cy_IPC_Drv_GetIpcBaseAddress(ipcChannel);
10004aa4:	4b09      	ldr	r3, [pc, #36]	@ (10004acc <Cy_IPC_Sema_Init+0x3c>)
10004aa6:	601a      	str	r2, [r3, #0]
}
10004aa8:	4608      	mov	r0, r1
10004aaa:	f85d 4b04 	ldr.w	r4, [sp], #4
10004aae:	4770      	bx	lr
    else if ((NULL != memPtr) && (0u != count))
10004ab0:	b139      	cbz	r1, 10004ac2 <Cy_IPC_Sema_Init+0x32>
        cy_semaData.maxSema  = count;
10004ab2:	4b07      	ldr	r3, [pc, #28]	@ (10004ad0 <Cy_IPC_Sema_Init+0x40>)
}
10004ab4:	f85d 4b04 	ldr.w	r4, [sp], #4
        cy_semaData.arrayPtr = memPtr;
10004ab8:	e9c3 1200 	strd	r1, r2, [r3]
        retStatus = Cy_IPC_Sema_InitExt(ipcChannel, &cy_semaData);
10004abc:	4619      	mov	r1, r3
10004abe:	f7ff bfaf 	b.w	10004a20 <Cy_IPC_Sema_InitExt>
        retStatus = CY_IPC_SEMA_BAD_PARAM;
10004ac2:	4904      	ldr	r1, [pc, #16]	@ (10004ad4 <Cy_IPC_Sema_Init+0x44>)
10004ac4:	e7f0      	b.n	10004aa8 <Cy_IPC_Sema_Init+0x18>
10004ac6:	bf00      	nop
10004ac8:	08002c40 	.word	0x08002c40
10004acc:	08002c5c 	.word	0x08002c5c
10004ad0:	08002834 	.word	0x08002834
10004ad4:	008a0103 	.word	0x008a0103

10004ad8 <Cy_IPC_Sema_Clear>:
* \funcusage
* \snippet ipc/snippet/main.c snippet_Cy_IPC_Sema_Clear
*
*******************************************************************************/
cy_en_ipcsema_status_t Cy_IPC_Sema_Clear(uint32_t semaNumber, bool preemptable)
{
10004ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cy_en_ipcsema_status_t  retStatus = CY_IPC_SEMA_LOCKED;
    uint32_t *ptrArray;
    uint32_t semaNum;

    /** check cy_semaIpcStruct != NULL */
    if (cy_semaIpcStruct == NULL)
10004adc:	f8df 8078 	ldr.w	r8, [pc, #120]	@ 10004b58 <Cy_IPC_Sema_Clear+0x80>
10004ae0:	f8d8 3000 	ldr.w	r3, [r8]
{
10004ae4:	4604      	mov	r4, r0
10004ae6:	460e      	mov	r6, r1
    if (cy_semaIpcStruct == NULL)
10004ae8:	b35b      	cbz	r3, 10004b42 <Cy_IPC_Sema_Clear+0x6a>
    return REG_IPC_STRUCT_DATA(base);
10004aea:	68db      	ldr	r3, [r3, #12]

#if (CY_IPC_DRV_CACHE_PRESENT)
     SCB_InvalidateDCache_by_Addr((uint32_t*)&semaStruct->maxSema, (int32_t)sizeof(semaStruct->maxSema));
#endif /* (CY_IPC_DRV_CACHE_PRESENT) */

    if (semaNum < semaStruct->maxSema)
10004aec:	681a      	ldr	r2, [r3, #0]
10004aee:	4282      	cmp	r2, r0
10004af0:	d929      	bls.n	10004b46 <Cy_IPC_Sema_Clear+0x6e>
    #if defined(CY_IPC_SECURE_SEMA_DEVICE)
        ptrArray = CY_IPC_SEMA_IS_SEC(semaNumber) ? semaStruct->arrayPtr_sec : (uint32_t*)GET_ALIAS_ADDRESS(semaStruct->arrayPtr);
    #elif defined(__SAUREGION_PRESENT) && (__SAUREGION_PRESENT==1)
        ptrArray = (uint32_t*)GET_ALIAS_ADDRESS(semaStruct->arrayPtr);
    #else
        ptrArray = semaStruct->arrayPtr;
10004af2:	685f      	ldr	r7, [r3, #4]
    #endif

        if (!preemptable)
10004af4:	bb09      	cbnz	r1, 10004b3a <Cy_IPC_Sema_Clear+0x62>
        {
            interruptState = Cy_SysLib_EnterCriticalSection();
10004af6:	f7fe f840 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
10004afa:	4605      	mov	r5, r0
        }

        /* Check to make sure the IPC channel is released
           If so, check if specific channel can be locked. */
        if(CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_LockAcquire (cy_semaIpcStruct))
10004afc:	f8d8 0000 	ldr.w	r0, [r8]
    return ( 0UL != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_ACQUIRE(base))) ? CY_IPC_DRV_SUCCESS : CY_IPC_DRV_ERROR;
10004b00:	6803      	ldr	r3, [r0, #0]
10004b02:	2b00      	cmp	r3, #0
10004b04:	da1b      	bge.n	10004b3e <Cy_IPC_Sema_Clear+0x66>
        semaMask = (uint32_t)(1UL << (semaNum - (semaIndex * CY_IPC_SEMA_PER_WORD) ));
10004b06:	f004 031f 	and.w	r3, r4, #31
        semaIndex = semaNum / CY_IPC_SEMA_PER_WORD;
10004b0a:	0964      	lsrs	r4, r4, #5
        semaMask = (uint32_t)(1UL << (semaNum - (semaIndex * CY_IPC_SEMA_PER_WORD) ));
10004b0c:	2201      	movs	r2, #1
10004b0e:	409a      	lsls	r2, r3
        {
#if (CY_IPC_DRV_CACHE_PRESENT)
            SCB_InvalidateDCache_by_Addr((uint32_t*)ptrArray, (int32_t)sizeof(*ptrArray));
#endif /* (CY_IPC_DRV_CACHE_PRESENT) */
            if((ptrArray[semaIndex] & semaMask) != 0UL)
10004b10:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
10004b14:	4213      	tst	r3, r2
            {
                ptrArray[semaIndex] &= ~semaMask;
10004b16:	bf1c      	itt	ne
10004b18:	4393      	bicne	r3, r2
10004b1a:	f847 3024 	strne.w	r3, [r7, r4, lsl #2]
            {
                retStatus = CY_IPC_SEMA_NOT_ACQUIRED;
            }

            /* Release, but do not trigger a release event */
            (void) Cy_IPC_Drv_LockRelease (cy_semaIpcStruct, CY_IPC_NO_NOTIFICATION);
10004b1e:	f04f 0100 	mov.w	r1, #0
                retStatus = CY_IPC_SEMA_NOT_ACQUIRED;
10004b22:	bf0c      	ite	eq
10004b24:	4c09      	ldreq	r4, [pc, #36]	@ (10004b4c <Cy_IPC_Sema_Clear+0x74>)
                retStatus = CY_IPC_SEMA_SUCCESS;
10004b26:	2400      	movne	r4, #0
            (void) Cy_IPC_Drv_LockRelease (cy_semaIpcStruct, CY_IPC_NO_NOTIFICATION);
10004b28:	f7ff fe4e 	bl	100047c8 <Cy_IPC_Drv_LockRelease>
        }

        if (!preemptable)
10004b2c:	b916      	cbnz	r6, 10004b34 <Cy_IPC_Sema_Clear+0x5c>
        {
            Cy_SysLib_ExitCriticalSection(interruptState);
10004b2e:	4628      	mov	r0, r5
10004b30:	f7fe f827 	bl	10002b82 <Cy_SysLib_ExitCriticalSection>
    else
    {
        retStatus = CY_IPC_SEMA_OUT_OF_RANGE;
    }
    return(retStatus);
}
10004b34:	4620      	mov	r0, r4
10004b36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    uint32_t interruptState = 0UL;
10004b3a:	2500      	movs	r5, #0
10004b3c:	e7de      	b.n	10004afc <Cy_IPC_Sema_Clear+0x24>
    cy_en_ipcsema_status_t  retStatus = CY_IPC_SEMA_LOCKED;
10004b3e:	4c04      	ldr	r4, [pc, #16]	@ (10004b50 <Cy_IPC_Sema_Clear+0x78>)
10004b40:	e7f4      	b.n	10004b2c <Cy_IPC_Sema_Clear+0x54>
        return CY_IPC_SEMA_NOT_ACQUIRED;
10004b42:	4c02      	ldr	r4, [pc, #8]	@ (10004b4c <Cy_IPC_Sema_Clear+0x74>)
10004b44:	e7f6      	b.n	10004b34 <Cy_IPC_Sema_Clear+0x5c>
        retStatus = CY_IPC_SEMA_OUT_OF_RANGE;
10004b46:	4c03      	ldr	r4, [pc, #12]	@ (10004b54 <Cy_IPC_Sema_Clear+0x7c>)
10004b48:	e7f4      	b.n	10004b34 <Cy_IPC_Sema_Clear+0x5c>
10004b4a:	bf00      	nop
10004b4c:	00880102 	.word	0x00880102
10004b50:	00880103 	.word	0x00880103
10004b54:	008a0104 	.word	0x008a0104
10004b58:	08002c5c 	.word	0x08002c5c

10004b5c <Cy_IPC_Sema_Status>:
    cy_stc_ipc_sema_t      *semaStruct;
    uint32_t *ptrArray;
    uint32_t semaNum;

    /** check cy_semaIpcStruct != NULL */
    if (cy_semaIpcStruct == NULL)
10004b5c:	4b0c      	ldr	r3, [pc, #48]	@ (10004b90 <Cy_IPC_Sema_Status+0x34>)
10004b5e:	681b      	ldr	r3, [r3, #0]
10004b60:	b18b      	cbz	r3, 10004b86 <Cy_IPC_Sema_Status+0x2a>
    return REG_IPC_STRUCT_DATA(base);
10004b62:	68db      	ldr	r3, [r3, #12]

#if (CY_IPC_DRV_CACHE_PRESENT)
    SCB_InvalidateDCache_by_Addr((uint32_t*)&semaStruct->maxSema, (int32_t)sizeof(semaStruct->maxSema));
#endif /* (CY_IPC_DRV_CACHE_PRESENT) */

    if (semaNum < semaStruct->maxSema)
10004b64:	681a      	ldr	r2, [r3, #0]
10004b66:	4282      	cmp	r2, r0
10004b68:	d90f      	bls.n	10004b8a <Cy_IPC_Sema_Status+0x2e>

#if (CY_IPC_DRV_CACHE_PRESENT)
        SCB_InvalidateDCache_by_Addr((uint32_t*)ptrArray, (int32_t)sizeof(*ptrArray));
#endif /* (CY_IPC_DRV_CACHE_PRESENT) */

        if((ptrArray[semaIndex] & semaMask) != 0UL)
10004b6a:	685a      	ldr	r2, [r3, #4]
        semaIndex = semaNum / CY_IPC_SEMA_PER_WORD;
10004b6c:	0941      	lsrs	r1, r0, #5
        semaMask = (uint32_t)(1UL << (semaNum - (semaIndex * CY_IPC_SEMA_PER_WORD) ));
10004b6e:	2301      	movs	r3, #1
        if((ptrArray[semaIndex] & semaMask) != 0UL)
10004b70:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
        semaMask = (uint32_t)(1UL << (semaNum - (semaIndex * CY_IPC_SEMA_PER_WORD) ));
10004b74:	f000 001f 	and.w	r0, r0, #31
10004b78:	4083      	lsls	r3, r0
        {
            retStatus =  CY_IPC_SEMA_STATUS_LOCKED;
        }
        else
        {
            retStatus =  CY_IPC_SEMA_STATUS_UNLOCKED;
10004b7a:	4213      	tst	r3, r2
10004b7c:	4b05      	ldr	r3, [pc, #20]	@ (10004b94 <Cy_IPC_Sema_Status+0x38>)
10004b7e:	4806      	ldr	r0, [pc, #24]	@ (10004b98 <Cy_IPC_Sema_Status+0x3c>)
10004b80:	bf08      	it	eq
10004b82:	4618      	moveq	r0, r3
10004b84:	4770      	bx	lr
        return CY_IPC_SEMA_NOT_ACQUIRED;
10004b86:	4805      	ldr	r0, [pc, #20]	@ (10004b9c <Cy_IPC_Sema_Status+0x40>)
10004b88:	4770      	bx	lr
        }
    }
    else
    {
        retStatus = CY_IPC_SEMA_OUT_OF_RANGE;
10004b8a:	4805      	ldr	r0, [pc, #20]	@ (10004ba0 <Cy_IPC_Sema_Status+0x44>)
    }
    return(retStatus);
}
10004b8c:	4770      	bx	lr
10004b8e:	bf00      	nop
10004b90:	08002c5c 	.word	0x08002c5c
10004b94:	00880100 	.word	0x00880100
10004b98:	00880101 	.word	0x00880101
10004b9c:	00880102 	.word	0x00880102
10004ba0:	008a0104 	.word	0x008a0104

10004ba4 <Cy_Prot_GetActivePC>:
    CY_ASSERT_L1(CY_PROT_IS_BUS_MASTER_VALID(busMaster));

    #if CY_CPU_CORTEX_M4 && defined(CY_DEVICE_SECURE) && defined(CY_DEVICE_PSOC6ABLE2)
        return ((uint32_t)_FLD2VAL(PROT_MPU_MS_CTL_PC, CY_PRA_REG32_GET((CY_PRA_INDX_PROT_MPU_MS_CTL + (uint16_t) busMaster))));
    #else
        return ((uint32_t)_FLD2VAL(PROT_MPU_MS_CTL_PC, PROT_MPU_MS_CTL(busMaster)));
10004ba4:	4b04      	ldr	r3, [pc, #16]	@ (10004bb8 <Cy_Prot_GetActivePC+0x14>)
10004ba6:	681b      	ldr	r3, [r3, #0]
10004ba8:	3010      	adds	r0, #16
10004baa:	691b      	ldr	r3, [r3, #16]
10004bac:	0280      	lsls	r0, r0, #10
10004bae:	5818      	ldr	r0, [r3, r0]
    #endif
}
10004bb0:	f000 000f 	and.w	r0, r0, #15
10004bb4:	4770      	bx	lr
10004bb6:	bf00      	nop
10004bb8:	08002c40 	.word	0x08002c40

10004bbc <Cy_SCB_ReadArrayNoCheck>:
* True if the RX data width is a byte (8 bits).
*
*******************************************************************************/
__STATIC_INLINE bool Cy_SCB_IsRxDataWidthByte(CySCB_Type const *base)
{
    return (_FLD2VAL(SCB_RX_CTRL_DATA_WIDTH, SCB_RX_CTRL(base)) < CY_SCB_BYTE_WIDTH);
10004bbc:	f8d0 3300 	ldr.w	r3, [r0, #768]	@ 0x300
*******************************************************************************/
void Cy_SCB_ReadArrayNoCheck(CySCB_Type const *base, void *buffer, uint32_t size)
{
    uint32_t idx;
#if((defined (CY_IP_MXSCB_VERSION) && CY_IP_MXSCB_VERSION==1))
    if (Cy_SCB_IsRxDataWidthByte(base))
10004bc0:	071b      	lsls	r3, r3, #28
10004bc2:	d504      	bpl.n	10004bce <Cy_SCB_ReadArrayNoCheck+0x12>
10004bc4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
    else
    {
        uint16_t *buf = (uint16_t *) buffer;

        /* Get data available in RX FIFO */
        for (idx = 0UL; idx < size; ++idx)
10004bc8:	4291      	cmp	r1, r2
10004bca:	d109      	bne.n	10004be0 <Cy_SCB_ReadArrayNoCheck+0x24>
        {
            buf[idx] = (uint32_t) Cy_SCB_ReadRxFifo(base);
        }
    }
#endif /* CY_IP_MXSCB_VERSION */
}
10004bcc:	4770      	bx	lr
10004bce:	440a      	add	r2, r1
        for (idx = 0UL; idx < size; ++idx)
10004bd0:	4291      	cmp	r1, r2
10004bd2:	d100      	bne.n	10004bd6 <Cy_SCB_ReadArrayNoCheck+0x1a>
10004bd4:	4770      	bx	lr
    return (SCB_RX_FIFO_RD(base));
10004bd6:	f8d0 3340 	ldr.w	r3, [r0, #832]	@ 0x340
            buf[idx] = (uint8_t) Cy_SCB_ReadRxFifo(base);
10004bda:	f801 3b01 	strb.w	r3, [r1], #1
        for (idx = 0UL; idx < size; ++idx)
10004bde:	e7f7      	b.n	10004bd0 <Cy_SCB_ReadArrayNoCheck+0x14>
10004be0:	f8d0 3340 	ldr.w	r3, [r0, #832]	@ 0x340
            buf[idx] = (uint16_t) Cy_SCB_ReadRxFifo(base);
10004be4:	f821 3b02 	strh.w	r3, [r1], #2
        for (idx = 0UL; idx < size; ++idx)
10004be8:	e7ee      	b.n	10004bc8 <Cy_SCB_ReadArrayNoCheck+0xc>

10004bea <Cy_SCB_ReadArray>:
* \return
* The number of data elements read from the receive FIFO.
*
*******************************************************************************/
uint32_t Cy_SCB_ReadArray(CySCB_Type const *base, void *buffer, uint32_t size)
{
10004bea:	b510      	push	{r4, lr}
    return _FLD2VAL(SCB_RX_FIFO_STATUS_USED, SCB_RX_FIFO_STATUS(base));
10004bec:	f8d0 4308 	ldr.w	r4, [r0, #776]	@ 0x308
10004bf0:	f3c4 0408 	ubfx	r4, r4, #0, #9
10004bf4:	4294      	cmp	r4, r2
10004bf6:	bf28      	it	cs
10004bf8:	4614      	movcs	r4, r2
    {
        numToCopy = size;
    }

    /* Get data available in RX FIFO */
    Cy_SCB_ReadArrayNoCheck(base, buffer, numToCopy);
10004bfa:	4622      	mov	r2, r4
10004bfc:	f7ff ffde 	bl	10004bbc <Cy_SCB_ReadArrayNoCheck>

    return (numToCopy);
}
10004c00:	4620      	mov	r0, r4
10004c02:	bd10      	pop	{r4, pc}

10004c04 <Cy_SCB_Write>:
    {return (_FLD2BOOL(SCB_CTRL_BYTE_MODE, SCB_CTRL(base)) ? (CY_SCB_FIFO_SIZE) : (CY_SCB_FIFO_SIZE / 2UL));}
10004c04:	6803      	ldr	r3, [r0, #0]
10004c06:	f413 6f00 	tst.w	r3, #2048	@ 0x800
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10004c0a:	f8d0 3208 	ldr.w	r3, [r0, #520]	@ 0x208
    {return (_FLD2BOOL(SCB_CTRL_BYTE_MODE, SCB_CTRL(base)) ? (CY_SCB_FIFO_SIZE) : (CY_SCB_FIFO_SIZE / 2UL));}
10004c0e:	bf14      	ite	ne
10004c10:	2280      	movne	r2, #128	@ 0x80
10004c12:	2240      	moveq	r2, #64	@ 0x40
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10004c14:	f3c3 0308 	ubfx	r3, r3, #0, #9
*******************************************************************************/
uint32_t Cy_SCB_Write(CySCB_Type *base, uint32_t data)
{
    uint32_t numCopied = 0UL;

    if (Cy_SCB_GetFifoSize(base) != Cy_SCB_GetNumInTxFifo(base))
10004c18:	4293      	cmp	r3, r2
    SCB_TX_FIFO_WR(base) = data;
10004c1a:	bf1a      	itte	ne
10004c1c:	f8c0 1240 	strne.w	r1, [r0, #576]	@ 0x240
    {
        Cy_SCB_WriteTxFifo(base, data);

        numCopied = 1UL;
10004c20:	2001      	movne	r0, #1
    uint32_t numCopied = 0UL;
10004c22:	2000      	moveq	r0, #0
    }

    return (numCopied);
}
10004c24:	4770      	bx	lr

10004c26 <Cy_SCB_WriteArrayNoCheck>:
* If true, the TX data width is a byte (8 bits). Otherwise, false.
*
*******************************************************************************/
__STATIC_INLINE bool Cy_SCB_IsTxDataWidthByte(CySCB_Type const *base)
{
    return (_FLD2VAL(SCB_TX_CTRL_DATA_WIDTH, SCB_TX_CTRL(base)) < CY_SCB_BYTE_WIDTH);
10004c26:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
*******************************************************************************/
void Cy_SCB_WriteArrayNoCheck(CySCB_Type *base, void *buffer, uint32_t size)
{
    uint32_t idx;
#if((defined (CY_IP_MXSCB_VERSION) && CY_IP_MXSCB_VERSION==1))
    if (Cy_SCB_IsTxDataWidthByte(base))
10004c2a:	071b      	lsls	r3, r3, #28
10004c2c:	d504      	bpl.n	10004c38 <Cy_SCB_WriteArrayNoCheck+0x12>
10004c2e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
    else
    {
        uint16_t *buf = (uint16_t *) buffer;

        /* Put data into TX FIFO */
        for (idx = 0UL; idx < size; ++idx)
10004c32:	4291      	cmp	r1, r2
10004c34:	d109      	bne.n	10004c4a <Cy_SCB_WriteArrayNoCheck+0x24>
        {
            Cy_SCB_WriteTxFifo(base, (uint32_t) buf[idx]);
        }
    }
#endif /* CY_IP_MXSCB_VERSION */
}
10004c36:	4770      	bx	lr
10004c38:	440a      	add	r2, r1
        for (idx = 0UL; idx < size; ++idx)
10004c3a:	4291      	cmp	r1, r2
10004c3c:	d100      	bne.n	10004c40 <Cy_SCB_WriteArrayNoCheck+0x1a>
10004c3e:	4770      	bx	lr
            Cy_SCB_WriteTxFifo(base, (uint32_t) buf[idx]);
10004c40:	f811 3b01 	ldrb.w	r3, [r1], #1
    SCB_TX_FIFO_WR(base) = data;
10004c44:	f8c0 3240 	str.w	r3, [r0, #576]	@ 0x240
        for (idx = 0UL; idx < size; ++idx)
10004c48:	e7f7      	b.n	10004c3a <Cy_SCB_WriteArrayNoCheck+0x14>
            Cy_SCB_WriteTxFifo(base, (uint32_t) buf[idx]);
10004c4a:	f831 3b02 	ldrh.w	r3, [r1], #2
10004c4e:	f8c0 3240 	str.w	r3, [r0, #576]	@ 0x240
        for (idx = 0UL; idx < size; ++idx)
10004c52:	e7ee      	b.n	10004c32 <Cy_SCB_WriteArrayNoCheck+0xc>

10004c54 <Cy_SCB_WriteArray>:
* \return
* The number of data elements placed in the transmit FIFO.
*
*******************************************************************************/
uint32_t Cy_SCB_WriteArray(CySCB_Type *base, void *buffer, uint32_t size)
{
10004c54:	b510      	push	{r4, lr}
    {return (_FLD2BOOL(SCB_CTRL_BYTE_MODE, SCB_CTRL(base)) ? (CY_SCB_FIFO_SIZE) : (CY_SCB_FIFO_SIZE / 2UL));}
10004c56:	6804      	ldr	r4, [r0, #0]
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10004c58:	f8d0 3208 	ldr.w	r3, [r0, #520]	@ 0x208
    {return (_FLD2BOOL(SCB_CTRL_BYTE_MODE, SCB_CTRL(base)) ? (CY_SCB_FIFO_SIZE) : (CY_SCB_FIFO_SIZE / 2UL));}
10004c5c:	f414 6f00 	tst.w	r4, #2048	@ 0x800
10004c60:	bf14      	ite	ne
10004c62:	2480      	movne	r4, #128	@ 0x80
10004c64:	2440      	moveq	r4, #64	@ 0x40
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10004c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
    /* Get free entries in TX FIFO */
    uint32_t numToCopy = Cy_SCB_GetFifoSize(base) - Cy_SCB_GetNumInTxFifo(base);
10004c6a:	1ae4      	subs	r4, r4, r3
10004c6c:	4294      	cmp	r4, r2
10004c6e:	bf28      	it	cs
10004c70:	4614      	movcs	r4, r2
    if (numToCopy > size)
    {
        numToCopy = size;
    }

    Cy_SCB_WriteArrayNoCheck(base, buffer, numToCopy);
10004c72:	4622      	mov	r2, r4
10004c74:	f7ff ffd7 	bl	10004c26 <Cy_SCB_WriteArrayNoCheck>

    return (numToCopy);
}
10004c78:	4620      	mov	r0, r4
10004c7a:	bd10      	pop	{r4, pc}

10004c7c <SelectRxFifoLevel>:
    {return (_FLD2BOOL(SCB_CTRL_BYTE_MODE, SCB_CTRL(base)) ? (CY_SCB_FIFO_SIZE) : (CY_SCB_FIFO_SIZE / 2UL));}
10004c7c:	6803      	ldr	r3, [r0, #0]
    return _FLD2VAL(SCB_UART_FLOW_CTRL_TRIGGER_LEVEL, SCB_UART_FLOW_CTRL(base));
10004c7e:	6d00      	ldr	r0, [r0, #80]	@ 0x50
10004c80:	f413 6f00 	tst.w	r3, #2048	@ 0x800
10004c84:	bf0c      	ite	eq
10004c86:	2340      	moveq	r3, #64	@ 0x40
10004c88:	2380      	movne	r3, #128	@ 0x80
static uint32_t SelectRxFifoLevel(CySCB_Type const *base)
{
    uint32_t halfFifoSize = Cy_SCB_GetFifoSize(base) / 2UL;
    uint32_t rtsFifoLevel = Cy_SCB_UART_GetRtsFifoLevel(base);

    return ((rtsFifoLevel != 0UL ) ? (rtsFifoLevel) : (halfFifoSize));
10004c8a:	f010 00ff 	ands.w	r0, r0, #255	@ 0xff
    uint32_t halfFifoSize = Cy_SCB_GetFifoSize(base) / 2UL;
10004c8e:	bf08      	it	eq
10004c90:	0858      	lsreq	r0, r3, #1
}
10004c92:	4770      	bx	lr

10004c94 <Cy_SCB_UART_Init>:
{
10004c94:	b5f0      	push	{r4, r5, r6, r7, lr}
    if ((NULL == base) || (NULL == config))
10004c96:	2800      	cmp	r0, #0
10004c98:	f000 80a1 	beq.w	10004dde <Cy_SCB_UART_Init+0x14a>
10004c9c:	2900      	cmp	r1, #0
10004c9e:	f000 809e 	beq.w	10004dde <Cy_SCB_UART_Init+0x14a>
    if ((CY_SCB_UART_IRDA == config->uartMode) && (!config->irdaEnableLowPowerReceiver))
10004ca2:	780e      	ldrb	r6, [r1, #0]
10004ca4:	2e02      	cmp	r6, #2
10004ca6:	d101      	bne.n	10004cac <Cy_SCB_UART_Init+0x18>
10004ca8:	7f8b      	ldrb	r3, [r1, #30]
10004caa:	b10b      	cbz	r3, 10004cb0 <Cy_SCB_UART_Init+0x1c>
        ovs = (config->oversample - 1UL);
10004cac:	684b      	ldr	r3, [r1, #4]
10004cae:	3b01      	subs	r3, #1
                 _BOOL2FLD(SCB_CTRL_BYTE_MODE, (config->dataWidth <= CY_SCB_BYTE_WIDTH)) |
10004cb0:	688c      	ldr	r4, [r1, #8]
    SCB_CTRL(base) = _BOOL2FLD(SCB_CTRL_ADDR_ACCEPT, config->acceptAddrInFifo)               |
10004cb2:	7f0d      	ldrb	r5, [r1, #28]
                         _BOOL2FLD(SCB_UART_RX_CTRL_MP_MODE, config->enableMutliProcessorMode)       |
10004cb4:	7c8f      	ldrb	r7, [r1, #18]
                 _BOOL2FLD(SCB_CTRL_BYTE_MODE, (config->dataWidth <= CY_SCB_BYTE_WIDTH)) |
10004cb6:	2c08      	cmp	r4, #8
                 _VAL2FLD(SCB_CTRL_OVS, ovs)                                             |
10004cb8:	f003 030f 	and.w	r3, r3, #15
                 _BOOL2FLD(SCB_CTRL_BYTE_MODE, (config->dataWidth <= CY_SCB_BYTE_WIDTH)) |
10004cbc:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
10004cc0:	bf8c      	ite	hi
10004cc2:	2500      	movhi	r5, #0
10004cc4:	2501      	movls	r5, #1
10004cc6:	ea43 23c5 	orr.w	r3, r3, r5, lsl #11
                 _VAL2FLD(SCB_CTRL_OVS, ovs)                                             |
10004cca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
    SCB_CTRL(base) = _BOOL2FLD(SCB_CTRL_ADDR_ACCEPT, config->acceptAddrInFifo)               |
10004cce:	6003      	str	r3, [r0, #0]
    SCB_UART_CTRL(base) = _VAL2FLD(SCB_UART_CTRL_MODE, (uint32_t) config->uartMode);
10004cd0:	0633      	lsls	r3, r6, #24
10004cd2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
10004cd6:	6403      	str	r3, [r0, #64]	@ 0x40
    SCB_UART_RX_CTRL(base) = _BOOL2FLD(SCB_UART_RX_CTRL_POLARITY, config->irdaInvertRx)                  |
10004cd8:	7f4b      	ldrb	r3, [r1, #29]
                         _VAL2FLD(SCB_UART_RX_CTRL_STOP_BITS,   ((uint32_t) config->stopBits) - 1UL) |
10004cda:	7b4d      	ldrb	r5, [r1, #13]
                         _VAL2FLD(CY_SCB_UART_RX_CTRL_SET_PARITY, (uint32_t) config->parity);
10004cdc:	f891 c00e 	ldrb.w	ip, [r1, #14]
    SCB_UART_RX_CTRL(base) = _BOOL2FLD(SCB_UART_RX_CTRL_POLARITY, config->irdaInvertRx)                  |
10004ce0:	019b      	lsls	r3, r3, #6
10004ce2:	ea43 2387 	orr.w	r3, r3, r7, lsl #10
                         _BOOL2FLD(SCB_UART_RX_CTRL_DROP_ON_PARITY_ERROR, config->dropOnParityError) |
10004ce6:	7c0f      	ldrb	r7, [r1, #16]
                         _BOOL2FLD(SCB_UART_RX_CTRL_MP_MODE, config->enableMutliProcessorMode)       |
10004ce8:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
                         _BOOL2FLD(SCB_UART_RX_CTRL_DROP_ON_FRAME_ERROR, config->dropOnFrameError)   |
10004cec:	7c4f      	ldrb	r7, [r1, #17]
                         _BOOL2FLD(SCB_UART_RX_CTRL_DROP_ON_PARITY_ERROR, config->dropOnParityError) |
10004cee:	ea43 2347 	orr.w	r3, r3, r7, lsl #9
                         _VAL2FLD(SCB_UART_RX_CTRL_BREAK_WIDTH, (config->breakWidth - 1UL))          |
10004cf2:	6acf      	ldr	r7, [r1, #44]	@ 0x2c
10004cf4:	3f01      	subs	r7, #1
10004cf6:	043f      	lsls	r7, r7, #16
10004cf8:	f407 2770 	and.w	r7, r7, #983040	@ 0xf0000
                         _VAL2FLD(SCB_UART_RX_CTRL_STOP_BITS,   ((uint32_t) config->stopBits) - 1UL) |
10004cfc:	3d01      	subs	r5, #1
                         _BOOL2FLD(SCB_UART_RX_CTRL_DROP_ON_FRAME_ERROR, config->dropOnFrameError)   |
10004cfe:	433b      	orrs	r3, r7
                         _VAL2FLD(SCB_UART_RX_CTRL_STOP_BITS,   ((uint32_t) config->stopBits) - 1UL) |
10004d00:	f005 0507 	and.w	r5, r5, #7
                         _VAL2FLD(CY_SCB_UART_RX_CTRL_SET_PARITY, (uint32_t) config->parity);
10004d04:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
10004d08:	f00c 0c30 	and.w	ip, ip, #48	@ 0x30
                         _VAL2FLD(SCB_UART_RX_CTRL_BREAK_WIDTH, (config->breakWidth - 1UL))          |
10004d0c:	432b      	orrs	r3, r5
                         _VAL2FLD(SCB_UART_RX_CTRL_STOP_BITS,   ((uint32_t) config->stopBits) - 1UL) |
10004d0e:	ea43 030c 	orr.w	r3, r3, ip
    SCB_RX_CTRL(base) = _BOOL2FLD(SCB_RX_CTRL_MSB_FIRST, config->enableMsbFirst)          |
10004d12:	7b0f      	ldrb	r7, [r1, #12]
    SCB_UART_RX_CTRL(base) = _BOOL2FLD(SCB_UART_RX_CTRL_POLARITY, config->irdaInvertRx)                  |
10004d14:	6483      	str	r3, [r0, #72]	@ 0x48
                    _BOOL2FLD(SCB_RX_CTRL_MEDIAN, ((config->enableInputFilter) || \
10004d16:	7bcb      	ldrb	r3, [r1, #15]
    SCB_RX_CTRL(base) = _BOOL2FLD(SCB_RX_CTRL_MSB_FIRST, config->enableMsbFirst)          |
10004d18:	023f      	lsls	r7, r7, #8
                    _BOOL2FLD(SCB_RX_CTRL_MEDIAN, ((config->enableInputFilter) || \
10004d1a:	2b00      	cmp	r3, #0
10004d1c:	d15c      	bne.n	10004dd8 <Cy_SCB_UART_Init+0x144>
10004d1e:	2e02      	cmp	r6, #2
10004d20:	bf14      	ite	ne
10004d22:	2300      	movne	r3, #0
10004d24:	2301      	moveq	r3, #1
10004d26:	025b      	lsls	r3, r3, #9
                    _VAL2FLD(SCB_RX_CTRL_DATA_WIDTH, (config->dataWidth - 1UL));
10004d28:	3c01      	subs	r4, #1
10004d2a:	f004 040f 	and.w	r4, r4, #15
10004d2e:	433c      	orrs	r4, r7
                                             (config->uartMode == CY_SCB_UART_IRDA))) |
10004d30:	4323      	orrs	r3, r4
    SCB_RX_CTRL(base) = _BOOL2FLD(SCB_RX_CTRL_MSB_FIRST, config->enableMsbFirst)          |
10004d32:	f8c0 3300 	str.w	r3, [r0, #768]	@ 0x300
                     _VAL2FLD(SCB_RX_MATCH_MASK, config->receiverAddressMask);
10004d36:	698b      	ldr	r3, [r1, #24]
    SCB_RX_MATCH(base) = _VAL2FLD(SCB_RX_MATCH_ADDR, config->receiverAddress) |
10004d38:	7d0f      	ldrb	r7, [r1, #20]
                     _VAL2FLD(SCB_RX_MATCH_MASK, config->receiverAddressMask);
10004d3a:	041b      	lsls	r3, r3, #16
10004d3c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
    SCB_RX_MATCH(base) = _VAL2FLD(SCB_RX_MATCH_ADDR, config->receiverAddress) |
10004d40:	433b      	orrs	r3, r7
10004d42:	f8c0 3310 	str.w	r3, [r0, #784]	@ 0x310
    SCB_UART_TX_CTRL(base) = _BOOL2FLD(SCB_UART_TX_CTRL_RETRY_ON_NACK, ((config->smartCardRetryOnNack) && \
10004d46:	1e77      	subs	r7, r6, #1
10004d48:	7fcb      	ldrb	r3, [r1, #31]
10004d4a:	427e      	negs	r6, r7
10004d4c:	417e      	adcs	r6, r7
10004d4e:	b103      	cbz	r3, 10004d52 <Cy_SCB_UART_Init+0xbe>
10004d50:	0233      	lsls	r3, r6, #8
                         _VAL2FLD(SCB_UART_TX_CTRL_STOP_BITS, ((uint32_t) config->stopBits) - 1UL)          |
10004d52:	ea45 050c 	orr.w	r5, r5, ip
10004d56:	431d      	orrs	r5, r3
                     _VAL2FLD(SCB_TX_CTRL_DATA_WIDTH,  (config->dataWidth - 1UL)) |
10004d58:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
    SCB_RX_FIFO_CTRL(base) = _VAL2FLD(SCB_RX_FIFO_CTRL_TRIGGER_LEVEL, config->rxFifoTriggerLevel);
10004d5c:	f891 3030 	ldrb.w	r3, [r1, #48]	@ 0x30
    SCB_UART_TX_CTRL(base) = _BOOL2FLD(SCB_UART_TX_CTRL_RETRY_ON_NACK, ((config->smartCardRetryOnNack) && \
10004d60:	6445      	str	r5, [r0, #68]	@ 0x44
    SCB_TX_CTRL(base)  = _BOOL2FLD(SCB_TX_CTRL_MSB_FIRST,  config->enableMsbFirst)    |
10004d62:	f8c0 4200 	str.w	r4, [r0, #512]	@ 0x200
    SCB_RX_FIFO_CTRL(base) = _VAL2FLD(SCB_RX_FIFO_CTRL_TRIGGER_LEVEL, config->rxFifoTriggerLevel);
10004d66:	f8c0 3304 	str.w	r3, [r0, #772]	@ 0x304
    SCB_UART_FLOW_CTRL(base) = _BOOL2FLD(SCB_UART_FLOW_CTRL_CTS_ENABLED, config->enableCts) |
10004d6a:	f891 4020 	ldrb.w	r4, [r1, #32]
                           _VAL2FLD(SCB_UART_FLOW_CTRL_TRIGGER_LEVEL, config->rtsRxFifoLevel);
10004d6e:	f891 3024 	ldrb.w	r3, [r1, #36]	@ 0x24
                           _BOOL2FLD(SCB_UART_FLOW_CTRL_RTS_POLARITY, (CY_SCB_UART_ACTIVE_HIGH == config->rtsPolarity)) |
10004d72:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
                           _BOOL2FLD(SCB_UART_FLOW_CTRL_CTS_POLARITY, (CY_SCB_UART_ACTIVE_HIGH == config->ctsPolarity)) |
10004d76:	f891 4021 	ldrb.w	r4, [r1, #33]	@ 0x21
10004d7a:	1e65      	subs	r5, r4, #1
10004d7c:	426c      	negs	r4, r5
10004d7e:	416c      	adcs	r4, r5
                           _BOOL2FLD(SCB_UART_FLOW_CTRL_RTS_POLARITY, (CY_SCB_UART_ACTIVE_HIGH == config->rtsPolarity)) |
10004d80:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
10004d84:	f891 4028 	ldrb.w	r4, [r1, #40]	@ 0x28
10004d88:	1e66      	subs	r6, r4, #1
10004d8a:	4274      	negs	r4, r6
10004d8c:	4174      	adcs	r4, r6
10004d8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
    SCB_UART_FLOW_CTRL(base) = _BOOL2FLD(SCB_UART_FLOW_CTRL_CTS_ENABLED, config->enableCts) |
10004d92:	6503      	str	r3, [r0, #80]	@ 0x50
    SCB_TX_FIFO_CTRL(base) = _VAL2FLD(SCB_TX_FIFO_CTRL_TRIGGER_LEVEL, config->txFifoTriggerLevel);
10004d94:	f891 3038 	ldrb.w	r3, [r1, #56]	@ 0x38
10004d98:	f8c0 3204 	str.w	r3, [r0, #516]	@ 0x204
    SCB_INTR_RX_MASK(base) = (config->rxFifoIntEnableMask & CY_SCB_UART_RX_INTR_MASK);
10004d9c:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
10004d9e:	f423 6392 	bic.w	r3, r3, #1168	@ 0x490
10004da2:	f023 0302 	bic.w	r3, r3, #2
10004da6:	051b      	lsls	r3, r3, #20
10004da8:	0d1b      	lsrs	r3, r3, #20
10004daa:	f8c0 3fc8 	str.w	r3, [r0, #4040]	@ 0xfc8
    SCB_INTR_TX_MASK(base) = (config->txFifoIntEnableMask & CY_SCB_UART_TX_INTR_MASK);
10004dae:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
10004db0:	f023 038c 	bic.w	r3, r3, #140	@ 0x8c
10004db4:	055b      	lsls	r3, r3, #21
10004db6:	0d5b      	lsrs	r3, r3, #21
10004db8:	f8c0 3f88 	str.w	r3, [r0, #3976]	@ 0xf88
    if (NULL != context)
10004dbc:	2000      	movs	r0, #0
10004dbe:	b182      	cbz	r2, 10004de2 <Cy_SCB_UART_Init+0x14e>
        context->rxRingBufSize = 0UL;
10004dc0:	e9c2 0002 	strd	r0, r0, [r2, #8]
        context->irdaEnableLowPowerReceiver = config->irdaEnableLowPowerReceiver;
10004dc4:	7f89      	ldrb	r1, [r1, #30]
        context->rxStatus  = 0UL;
10004dc6:	6050      	str	r0, [r2, #4]
        context->rxBufSize = 0UL;
10004dc8:	61d0      	str	r0, [r2, #28]
        context->txStatus  = 0UL;
10004dca:	6010      	str	r0, [r2, #0]
        context->cbEvents = NULL;
10004dcc:	6350      	str	r0, [r2, #52]	@ 0x34
        context->rxBufIdx  = 0UL;
10004dce:	6210      	str	r0, [r2, #32]
        context->irdaEnableLowPowerReceiver = config->irdaEnableLowPowerReceiver;
10004dd0:	f882 1030 	strb.w	r1, [r2, #48]	@ 0x30
        context->txLeftToTransmit = 0UL;
10004dd4:	62d0      	str	r0, [r2, #44]	@ 0x2c
}
10004dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
                    _BOOL2FLD(SCB_RX_CTRL_MEDIAN, ((config->enableInputFilter) || \
10004dd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
10004ddc:	e7a4      	b.n	10004d28 <Cy_SCB_UART_Init+0x94>
        return CY_SCB_UART_BAD_PARAM;
10004dde:	4802      	ldr	r0, [pc, #8]	@ (10004de8 <Cy_SCB_UART_Init+0x154>)
10004de0:	e7f9      	b.n	10004dd6 <Cy_SCB_UART_Init+0x142>
    return CY_SCB_UART_SUCCESS;
10004de2:	4610      	mov	r0, r2
10004de4:	e7f7      	b.n	10004dd6 <Cy_SCB_UART_Init+0x142>
10004de6:	bf00      	nop
10004de8:	00aa6001 	.word	0x00aa6001

10004dec <Cy_SCB_UART_DeInit>:
    SCB_CTRL(base)      = CY_SCB_CTRL_DEF_VAL;
10004dec:	4b10      	ldr	r3, [pc, #64]	@ (10004e30 <Cy_SCB_UART_DeInit+0x44>)
10004dee:	6003      	str	r3, [r0, #0]
    SCB_UART_CTRL(base) = CY_SCB_UART_CTRL_DEF_VAL;
10004df0:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
10004df4:	6403      	str	r3, [r0, #64]	@ 0x40
    SCB_RX_CTRL(base)      = CY_SCB_RX_CTRL_DEF_VAL;
10004df6:	f240 1207 	movw	r2, #263	@ 0x107
    SCB_UART_RX_CTRL(base) = 0UL;
10004dfa:	2300      	movs	r3, #0
10004dfc:	6483      	str	r3, [r0, #72]	@ 0x48
    SCB_RX_CTRL(base)      = CY_SCB_RX_CTRL_DEF_VAL;
10004dfe:	f8c0 2300 	str.w	r2, [r0, #768]	@ 0x300
    SCB_RX_FIFO_CTRL(base) = 0UL;
10004e02:	f8c0 3304 	str.w	r3, [r0, #772]	@ 0x304
    SCB_RX_MATCH(base)     = 0UL;
10004e06:	f8c0 3310 	str.w	r3, [r0, #784]	@ 0x310
    SCB_UART_TX_CTRL(base) = 0UL;
10004e0a:	6443      	str	r3, [r0, #68]	@ 0x44
    SCB_TX_CTRL(base)      = CY_SCB_TX_CTRL_DEF_VAL;
10004e0c:	f8c0 2200 	str.w	r2, [r0, #512]	@ 0x200
    SCB_TX_FIFO_CTRL(base) = 0UL;
10004e10:	f8c0 3204 	str.w	r3, [r0, #516]	@ 0x204
    SCB_UART_FLOW_CTRL(base) = 0UL;
10004e14:	6503      	str	r3, [r0, #80]	@ 0x50
    SCB_INTR_SPI_EC_MASK(base) = 0UL;
10004e16:	f8c0 3ec8 	str.w	r3, [r0, #3784]	@ 0xec8
    SCB_INTR_I2C_EC_MASK(base) = 0UL;
10004e1a:	f8c0 3e88 	str.w	r3, [r0, #3720]	@ 0xe88
    SCB_INTR_RX_MASK(base)     = 0UL;
10004e1e:	f8c0 3fc8 	str.w	r3, [r0, #4040]	@ 0xfc8
    SCB_INTR_TX_MASK(base)     = 0UL;
10004e22:	f8c0 3f88 	str.w	r3, [r0, #3976]	@ 0xf88
    SCB_INTR_M_MASK(base)      = 0UL;
10004e26:	f8c0 3f08 	str.w	r3, [r0, #3848]	@ 0xf08
    SCB_INTR_S_MASK(base)      = 0UL;
10004e2a:	f8c0 3f48 	str.w	r3, [r0, #3912]	@ 0xf48
}
10004e2e:	4770      	bx	lr
10004e30:	0300000f 	.word	0x0300000f

10004e34 <Cy_SCB_UART_Disable>:
    SCB_CTRL(base) &= (uint32_t) ~SCB_CTRL_ENABLED_Msk;
10004e34:	6803      	ldr	r3, [r0, #0]
10004e36:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
10004e3a:	6003      	str	r3, [r0, #0]
    if (NULL != context)
10004e3c:	b121      	cbz	r1, 10004e48 <Cy_SCB_UART_Disable+0x14>
        context->rxStatus  = 0UL;
10004e3e:	2300      	movs	r3, #0
10004e40:	604b      	str	r3, [r1, #4]
        context->txStatus  = 0UL;
10004e42:	600b      	str	r3, [r1, #0]
        context->rxBufIdx  = 0UL;
10004e44:	620b      	str	r3, [r1, #32]
        context->txLeftToTransmit = 0UL;
10004e46:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
10004e48:	4770      	bx	lr

10004e4a <Cy_SCB_UART_StartRingBuffer>:
{
10004e4a:	b538      	push	{r3, r4, r5, lr}
10004e4c:	4605      	mov	r5, r0
10004e4e:	461c      	mov	r4, r3
    if ((NULL != buffer) && (size > 0UL))
10004e50:	b1c1      	cbz	r1, 10004e84 <Cy_SCB_UART_StartRingBuffer+0x3a>
10004e52:	b1ba      	cbz	r2, 10004e84 <Cy_SCB_UART_StartRingBuffer+0x3a>
        uint32_t irqRxLevel =  SelectRxFifoLevel(base);
10004e54:	f7ff ff12 	bl	10004c7c <SelectRxFifoLevel>
        context->rxRingBufHead = 0UL;
10004e58:	2300      	movs	r3, #0
10004e5a:	6123      	str	r3, [r4, #16]
        context->rxRingBufTail = 0UL;
10004e5c:	6163      	str	r3, [r4, #20]
    CY_REG32_CLR_SET(SCB_RX_FIFO_CTRL(base), SCB_RX_FIFO_CTRL_TRIGGER_LEVEL, level);
10004e5e:	f8d5 3304 	ldr.w	r3, [r5, #772]	@ 0x304
        Cy_SCB_SetRxFifoLevel(base, (size >= irqRxLevel) ? (irqRxLevel - 1UL) : (size - 1UL));
10004e62:	4282      	cmp	r2, r0
        context->rxRingBufSize = size;
10004e64:	e9c4 1202 	strd	r1, r2, [r4, #8]
        Cy_SCB_SetRxFifoLevel(base, (size >= irqRxLevel) ? (irqRxLevel - 1UL) : (size - 1UL));
10004e68:	bf2c      	ite	cs
10004e6a:	f100 32ff 	addcs.w	r2, r0, #4294967295
10004e6e:	f102 32ff 	addcc.w	r2, r2, #4294967295
10004e72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
10004e76:	b2d2      	uxtb	r2, r2
10004e78:	4313      	orrs	r3, r2
10004e7a:	f8c5 3304 	str.w	r3, [r5, #772]	@ 0x304
    SCB_INTR_RX_MASK(base) = interruptMask;
10004e7e:	2301      	movs	r3, #1
10004e80:	f8c5 3fc8 	str.w	r3, [r5, #4040]	@ 0xfc8
}
10004e84:	bd38      	pop	{r3, r4, r5, pc}

10004e86 <Cy_SCB_UART_GetNumInRingBuffer>:
*
*******************************************************************************/
uint32_t Cy_SCB_UART_GetNumInRingBuffer(CySCB_Type const *base, cy_stc_scb_uart_context_t const *context)
{
    uint32_t size;
    uint32_t locHead = context->rxRingBufHead;
10004e86:	6908      	ldr	r0, [r1, #16]

    /* Suppress a compiler warning about unused variables */
    (void) base;

    if (locHead >= context->rxRingBufTail)
10004e88:	694b      	ldr	r3, [r1, #20]
10004e8a:	4283      	cmp	r3, r0
    {
        size = (locHead - context->rxRingBufTail);
    }
    else
    {
        size = (locHead + (context->rxRingBufSize - context->rxRingBufTail));
10004e8c:	bf88      	it	hi
10004e8e:	68ca      	ldrhi	r2, [r1, #12]
        size = (locHead - context->rxRingBufTail);
10004e90:	694b      	ldr	r3, [r1, #20]
        size = (locHead + (context->rxRingBufSize - context->rxRingBufTail));
10004e92:	bf88      	it	hi
10004e94:	1880      	addhi	r0, r0, r2
10004e96:	1ac0      	subs	r0, r0, r3
    }

    return (size);
}
10004e98:	4770      	bx	lr

10004e9a <Cy_SCB_UART_GetReceiveStatus>:
uint32_t Cy_SCB_UART_GetReceiveStatus(CySCB_Type const *base, cy_stc_scb_uart_context_t const *context)
{
    /* Suppress a compiler warning about unused variables */
    (void) base;

    return (context->rxStatus);
10004e9a:	6848      	ldr	r0, [r1, #4]
}
10004e9c:	4770      	bx	lr

10004e9e <Cy_SCB_UART_GetTransmitStatus>:
uint32_t Cy_SCB_UART_GetTransmitStatus(CySCB_Type const *base, cy_stc_scb_uart_context_t const *context)
{
    /* Suppress a compiler warning about unused variables */
    (void) base;

    return (context->txStatus);
10004e9e:	6808      	ldr	r0, [r1, #0]
}
10004ea0:	4770      	bx	lr

10004ea2 <Cy_SCB_UART_Interrupt>:
    return (SCB_INTR_CAUSE(base));
10004ea2:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
* configuration and data retention. The user must not modify anything
* in this structure.
*
*******************************************************************************/
void Cy_SCB_UART_Interrupt(CySCB_Type *base, cy_stc_scb_uart_context_t *context)
{
10004ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
10004eaa:	460d      	mov	r5, r1
    if (0UL != (CY_SCB_RX_INTR & Cy_SCB_GetInterruptCause(base)))
10004eac:	0719      	lsls	r1, r3, #28
{
10004eae:	4604      	mov	r4, r0
    if (0UL != (CY_SCB_RX_INTR & Cy_SCB_GetInterruptCause(base)))
10004eb0:	d564      	bpl.n	10004f7c <Cy_SCB_UART_Interrupt+0xda>
    return (SCB_INTR_RX_MASKED(base));
10004eb2:	f8d0 3fcc 	ldr.w	r3, [r0, #4044]	@ 0xfcc
    {
        /* Get RX error events: a frame error, parity error, and overflow */
        uint32_t locRxErr = (CY_SCB_UART_RECEIVE_ERR & Cy_SCB_GetRxInterruptStatusMasked(base));

        /* Handle the error conditions */
        if (0UL != locRxErr)
10004eb6:	f413 7348 	ands.w	r3, r3, #800	@ 0x320
10004eba:	d00a      	beq.n	10004ed2 <Cy_SCB_UART_Interrupt+0x30>
        {
            context->rxStatus |= locRxErr;
10004ebc:	686a      	ldr	r2, [r5, #4]
10004ebe:	431a      	orrs	r2, r3
10004ec0:	606a      	str	r2, [r5, #4]
    SCB_INTR_RX(base) = interruptMask;
10004ec2:	f8c0 3fc0 	str.w	r3, [r0, #4032]	@ 0xfc0
    (void) SCB_INTR_RX(base);
10004ec6:	f8d0 3fc0 	ldr.w	r3, [r0, #4032]	@ 0xfc0

            Cy_SCB_ClearRxInterrupt(base, locRxErr);

            if (NULL != context->cbEvents)
10004eca:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
10004ecc:	b10b      	cbz	r3, 10004ed2 <Cy_SCB_UART_Interrupt+0x30>
            {
                context->cbEvents(CY_SCB_UART_RECEIVE_ERR_EVENT);
10004ece:	2010      	movs	r0, #16
10004ed0:	4798      	blx	r3
    return (SCB_INTR_RX_MASKED(base));
10004ed2:	f8d4 3fcc 	ldr.w	r3, [r4, #4044]	@ 0xfcc
            }
        }

        /* Break the detect */
        if (0UL != (CY_SCB_RX_INTR_UART_BREAK_DETECT & Cy_SCB_GetRxInterruptStatusMasked(base)))
10004ed6:	051a      	lsls	r2, r3, #20
10004ed8:	d509      	bpl.n	10004eee <Cy_SCB_UART_Interrupt+0x4c>
        {
            context->rxStatus |= CY_SCB_UART_RECEIVE_BREAK_DETECT;
10004eda:	686b      	ldr	r3, [r5, #4]
10004edc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
10004ee0:	606b      	str	r3, [r5, #4]
    SCB_INTR_RX(base) = interruptMask;
10004ee2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
10004ee6:	f8c4 3fc0 	str.w	r3, [r4, #4032]	@ 0xfc0
    (void) SCB_INTR_RX(base);
10004eea:	f8d4 3fc0 	ldr.w	r3, [r4, #4032]	@ 0xfc0
    return (SCB_INTR_RX_MASKED(base));
10004eee:	f8d4 3fcc 	ldr.w	r3, [r4, #4044]	@ 0xfcc

            Cy_SCB_ClearRxInterrupt(base, CY_SCB_RX_INTR_UART_BREAK_DETECT);
        }

        /* Copy the received data */
        if (0UL != (CY_SCB_RX_INTR_LEVEL & Cy_SCB_GetRxInterruptStatusMasked(base)))
10004ef2:	07db      	lsls	r3, r3, #31
10004ef4:	d535      	bpl.n	10004f62 <Cy_SCB_UART_Interrupt+0xc0>
        {
            if (context->rxBufSize > 0UL)
10004ef6:	69ea      	ldr	r2, [r5, #28]
10004ef8:	2a00      	cmp	r2, #0
10004efa:	f000 80e7 	beq.w	100050cc <Cy_SCB_UART_Interrupt+0x22a>
*
*******************************************************************************/
static void HandleDataReceive(CySCB_Type *base, cy_stc_scb_uart_context_t *context)
{
    uint32_t numCopied;
    uint32_t irqRxLevel = SelectRxFifoLevel(base);
10004efe:	4620      	mov	r0, r4
10004f00:	f7ff febc 	bl	10004c7c <SelectRxFifoLevel>
    return Cy_SCB_ReadArray(base, buffer, size);
10004f04:	69a9      	ldr	r1, [r5, #24]
10004f06:	4606      	mov	r6, r0
10004f08:	4620      	mov	r0, r4
10004f0a:	f7ff fe6e 	bl	10004bea <Cy_SCB_ReadArray>

    /* Get data from RX FIFO */
    numCopied = Cy_SCB_UART_GetArray(base, context->rxBuf, context->rxBufSize);

    /* Move the buffer */
    context->rxBufIdx  += numCopied;
10004f0e:	6a2b      	ldr	r3, [r5, #32]
10004f10:	4403      	add	r3, r0
10004f12:	622b      	str	r3, [r5, #32]
    context->rxBufSize -= numCopied;
10004f14:	69eb      	ldr	r3, [r5, #28]
10004f16:	1a1b      	subs	r3, r3, r0
10004f18:	61eb      	str	r3, [r5, #28]

    if (0UL == context->rxBufSize)
10004f1a:	2b00      	cmp	r3, #0
10004f1c:	f040 80c1 	bne.w	100050a2 <Cy_SCB_UART_Interrupt+0x200>
    {
        if (NULL != context->rxRingBuf)
10004f20:	68ab      	ldr	r3, [r5, #8]
10004f22:	b17b      	cbz	r3, 10004f44 <Cy_SCB_UART_Interrupt+0xa2>
        {
            /* Adjust the level to proceed with the ring buffer */
            Cy_SCB_SetRxFifoLevel(base, (context->rxRingBufSize >= irqRxLevel) ?
10004f24:	68e8      	ldr	r0, [r5, #12]
    CY_REG32_CLR_SET(SCB_RX_FIFO_CTRL(base), SCB_RX_FIFO_CTRL_TRIGGER_LEVEL, level);
10004f26:	f8d4 3304 	ldr.w	r3, [r4, #772]	@ 0x304
10004f2a:	4286      	cmp	r6, r0
10004f2c:	bf94      	ite	ls
10004f2e:	f106 30ff 	addls.w	r0, r6, #4294967295
10004f32:	f100 30ff 	addhi.w	r0, r0, #4294967295
10004f36:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
10004f3a:	b2c0      	uxtb	r0, r0
10004f3c:	4303      	orrs	r3, r0
10004f3e:	f8c4 3304 	str.w	r3, [r4, #772]	@ 0x304
    SCB_INTR_RX_MASK(base) = interruptMask;
10004f42:	2301      	movs	r3, #1
10004f44:	f8c4 3fc8 	str.w	r3, [r4, #4040]	@ 0xfc8
        {
            Cy_SCB_SetRxInterruptMask(base, CY_SCB_CLEAR_ALL_INTR_SRC);
        }

        /* Update the status */
        context->rxStatus &= (uint32_t) ~CY_SCB_UART_RECEIVE_ACTIVE;
10004f48:	686b      	ldr	r3, [r5, #4]
10004f4a:	f023 0301 	bic.w	r3, r3, #1
10004f4e:	606b      	str	r3, [r5, #4]

        /* Notify that receive is done in a callback */
        if (NULL != context->cbEvents)
10004f50:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
10004f52:	b10b      	cbz	r3, 10004f58 <Cy_SCB_UART_Interrupt+0xb6>
        {
            context->cbEvents(CY_SCB_UART_RECEIVE_DONE_EVENT);
10004f54:	2004      	movs	r0, #4
10004f56:	4798      	blx	r3
    SCB_INTR_RX(base) = interruptMask;
10004f58:	2301      	movs	r3, #1
10004f5a:	f8c4 3fc0 	str.w	r3, [r4, #4032]	@ 0xfc0
    (void) SCB_INTR_RX(base);
10004f5e:	f8d4 3fc0 	ldr.w	r3, [r4, #4032]	@ 0xfc0
    return (SCB_INTR_RX_MASKED(base));
10004f62:	f8d4 3fcc 	ldr.w	r3, [r4, #4044]	@ 0xfcc
        if (0UL != (CY_SCB_RX_INTR_NOT_EMPTY & Cy_SCB_GetRxInterruptStatusMasked(base)))
10004f66:	075e      	lsls	r6, r3, #29
10004f68:	d508      	bpl.n	10004f7c <Cy_SCB_UART_Interrupt+0xda>
            if (NULL != context->cbEvents)
10004f6a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
10004f6c:	b10b      	cbz	r3, 10004f72 <Cy_SCB_UART_Interrupt+0xd0>
                context->cbEvents(CY_SCB_UART_RECEIVE_NOT_EMTPY);
10004f6e:	2040      	movs	r0, #64	@ 0x40
10004f70:	4798      	blx	r3
    SCB_INTR_RX(base) = interruptMask;
10004f72:	2304      	movs	r3, #4
10004f74:	f8c4 3fc0 	str.w	r3, [r4, #4032]	@ 0xfc0
    (void) SCB_INTR_RX(base);
10004f78:	f8d4 3fc0 	ldr.w	r3, [r4, #4032]	@ 0xfc0
    return (SCB_INTR_CAUSE(base));
10004f7c:	f8d4 3e00 	ldr.w	r3, [r4, #3584]	@ 0xe00
    if (0UL != (CY_SCB_TX_INTR & Cy_SCB_GetInterruptCause(base)))
10004f80:	0758      	lsls	r0, r3, #29
10004f82:	f140 808c 	bpl.w	1000509e <Cy_SCB_UART_Interrupt+0x1fc>
    return (SCB_INTR_TX_MASKED(base));
10004f86:	f8d4 3f8c 	ldr.w	r3, [r4, #3980]	@ 0xf8c
        if (0UL != locTxErr)
10004f8a:	f413 63a0 	ands.w	r3, r3, #1280	@ 0x500
10004f8e:	d00a      	beq.n	10004fa6 <Cy_SCB_UART_Interrupt+0x104>
            context->txStatus |= locTxErr;
10004f90:	682a      	ldr	r2, [r5, #0]
10004f92:	431a      	orrs	r2, r3
10004f94:	602a      	str	r2, [r5, #0]
    SCB_INTR_TX(base) = interruptMask;
10004f96:	f8c4 3f80 	str.w	r3, [r4, #3968]	@ 0xf80
    (void) SCB_INTR_TX(base);
10004f9a:	f8d4 3f80 	ldr.w	r3, [r4, #3968]	@ 0xf80
            if (NULL != context->cbEvents)
10004f9e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
10004fa0:	b10b      	cbz	r3, 10004fa6 <Cy_SCB_UART_Interrupt+0x104>
                context->cbEvents(CY_SCB_UART_TRANSMIT_ERR_EVENT);
10004fa2:	2020      	movs	r0, #32
10004fa4:	4798      	blx	r3
    return (SCB_INTR_TX_MASKED(base));
10004fa6:	f8d4 3f8c 	ldr.w	r3, [r4, #3980]	@ 0xf8c
        if (0UL != (CY_SCB_TX_INTR_LEVEL & Cy_SCB_GetTxInterruptStatusMasked(base)))
10004faa:	07d9      	lsls	r1, r3, #31
10004fac:	d54f      	bpl.n	1000504e <Cy_SCB_UART_Interrupt+0x1ac>
    {return (_FLD2BOOL(SCB_CTRL_BYTE_MODE, SCB_CTRL(base)) ? (CY_SCB_FIFO_SIZE) : (CY_SCB_FIFO_SIZE / 2UL));}
10004fae:	6823      	ldr	r3, [r4, #0]
{
    uint32_t numToCopy;
    uint32_t fifoSize = Cy_SCB_GetFifoSize(base);
    bool     byteMode = Cy_SCB_IsTxDataWidthByte(base);

    if (context->txBufSize > 1UL)
10004fb0:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
    return (_FLD2VAL(SCB_TX_CTRL_DATA_WIDTH, SCB_TX_CTRL(base)) < CY_SCB_BYTE_WIDTH);
10004fb2:	f8d4 6200 	ldr.w	r6, [r4, #512]	@ 0x200
    {return (_FLD2BOOL(SCB_CTRL_BYTE_MODE, SCB_CTRL(base)) ? (CY_SCB_FIFO_SIZE) : (CY_SCB_FIFO_SIZE / 2UL));}
10004fb6:	f413 6f00 	tst.w	r3, #2048	@ 0x800
10004fba:	bf14      	ite	ne
10004fbc:	f04f 0880 	movne.w	r8, #128	@ 0x80
10004fc0:	f04f 0840 	moveq.w	r8, #64	@ 0x40
10004fc4:	2a01      	cmp	r2, #1
    return (_FLD2VAL(SCB_TX_CTRL_DATA_WIDTH, SCB_TX_CTRL(base)) < CY_SCB_BYTE_WIDTH);
10004fc6:	f006 0608 	and.w	r6, r6, #8
10004fca:	d90d      	bls.n	10004fe8 <Cy_SCB_UART_Interrupt+0x146>
    {
        uint8_t *buf = (uint8_t *) context->txBuf;
10004fcc:	6a6f      	ldr	r7, [r5, #36]	@ 0x24

        /* Get the number of items left for transmission */
        context->txLeftToTransmit = context->txBufSize;
10004fce:	62ea      	str	r2, [r5, #44]	@ 0x2c
*******************************************************************************/
__STATIC_INLINE uint32_t Cy_SCB_UART_PutArray(CySCB_Type *base, void *buffer, uint32_t size)
{
    CY_ASSERT_L1(CY_SCB_IS_BUFFER_VALID(buffer, size));

    return Cy_SCB_WriteArray(base, buffer, size);
10004fd0:	4639      	mov	r1, r7
10004fd2:	3a01      	subs	r2, #1
10004fd4:	4620      	mov	r0, r4
10004fd6:	f7ff fe3d 	bl	10004c54 <Cy_SCB_WriteArray>

        /* Put data into TX FIFO */
        numToCopy = Cy_SCB_UART_PutArray(base, context->txBuf, (context->txBufSize - 1UL));

        /* Move the buffer */
        context->txBufSize -= numToCopy;
10004fda:	6aab      	ldr	r3, [r5, #40]	@ 0x28
10004fdc:	1a1b      	subs	r3, r3, r0
10004fde:	62ab      	str	r3, [r5, #40]	@ 0x28

        buf = &buf[(byteMode) ? (numToCopy) : (2UL * numToCopy)];
10004fe0:	b106      	cbz	r6, 10004fe4 <Cy_SCB_UART_Interrupt+0x142>
10004fe2:	0040      	lsls	r0, r0, #1
10004fe4:	4407      	add	r7, r0
        context->txBuf = (void *) buf;
10004fe6:	626f      	str	r7, [r5, #36]	@ 0x24
    return _FLD2VAL(SCB_TX_FIFO_STATUS_USED, SCB_TX_FIFO_STATUS(base));
10004fe8:	f8d4 3208 	ldr.w	r3, [r4, #520]	@ 0x208
10004fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
    }

    /* Put the last data item into TX FIFO */
    if ((fifoSize != Cy_SCB_GetNumInTxFifo(base)) && (1UL == context->txBufSize))
10004ff0:	4543      	cmp	r3, r8
10004ff2:	d027      	beq.n	10005044 <Cy_SCB_UART_Interrupt+0x1a2>
10004ff4:	6aab      	ldr	r3, [r5, #40]	@ 0x28
10004ff6:	2b01      	cmp	r3, #1
10004ff8:	d124      	bne.n	10005044 <Cy_SCB_UART_Interrupt+0x1a2>
    {
        uint32_t txData;
        uint32_t intrStatus;

        context->txBufSize = 0UL;
10004ffa:	2300      	movs	r3, #0
10004ffc:	62ab      	str	r3, [r5, #40]	@ 0x28

        /* Get the last item from the buffer */
        txData = (uint32_t) ((byteMode) ? ((uint8_t *)  context->txBuf)[0UL] :
10004ffe:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
10005000:	2e00      	cmp	r6, #0
10005002:	f040 80a5 	bne.w	10005150 <Cy_SCB_UART_Interrupt+0x2ae>
10005006:	781e      	ldrb	r6, [r3, #0]
                                          ((uint16_t *) context->txBuf)[0UL]);

        /* Put the last data element and make sure that "TX done" will happen for it */
        intrStatus = Cy_SysLib_EnterCriticalSection();
10005008:	f7fd fdb7 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
    SCB_INTR_TX(base) = interruptMask;
1000500c:	f44f 7300 	mov.w	r3, #512	@ 0x200
10005010:	f8c4 3f80 	str.w	r3, [r4, #3968]	@ 0xf80
    (void) SCB_INTR_TX(base);
10005014:	f8d4 3f80 	ldr.w	r3, [r4, #3968]	@ 0xf80
    SCB_TX_FIFO_WR(base) = data;
10005018:	f8c4 6240 	str.w	r6, [r4, #576]	@ 0x240

        Cy_SCB_ClearTxInterrupt(base, CY_SCB_TX_INTR_UART_DONE);
        Cy_SCB_WriteTxFifo(base, txData);

        Cy_SysLib_ExitCriticalSection(intrStatus);
1000501c:	f7fd fdb1 	bl	10002b82 <Cy_SysLib_ExitCriticalSection>
    return (SCB_INTR_TX_MASK(base));
10005020:	f8d4 3f88 	ldr.w	r3, [r4, #3976]	@ 0xf88

        /* Disable the level interrupt source and enable "transfer done" */
        Cy_SCB_SetTxInterruptMask(base, (CY_SCB_TX_INTR_UART_DONE |
10005024:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
10005028:	f023 0301 	bic.w	r3, r3, #1
1000502c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
    SCB_INTR_TX_MASK(base) = interruptMask;
10005030:	f8c4 3f88 	str.w	r3, [r4, #3976]	@ 0xf88
                    (Cy_SCB_GetTxInterruptMask(base) & (uint32_t) ~CY_SCB_TX_INTR_LEVEL)));

        /* Data is copied into TX FIFO */
        context->txStatus |= CY_SCB_UART_TRANSMIT_IN_FIFO;
10005034:	682b      	ldr	r3, [r5, #0]
10005036:	f043 0302 	orr.w	r3, r3, #2
1000503a:	602b      	str	r3, [r5, #0]

        if (NULL != context->cbEvents)
1000503c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
1000503e:	b10b      	cbz	r3, 10005044 <Cy_SCB_UART_Interrupt+0x1a2>
        {
            context->cbEvents(CY_SCB_UART_TRANSMIT_IN_FIFO_EVENT);
10005040:	2001      	movs	r0, #1
10005042:	4798      	blx	r3
    SCB_INTR_TX(base) = interruptMask;
10005044:	2301      	movs	r3, #1
10005046:	f8c4 3f80 	str.w	r3, [r4, #3968]	@ 0xf80
    (void) SCB_INTR_TX(base);
1000504a:	f8d4 3f80 	ldr.w	r3, [r4, #3968]	@ 0xf80
    return (SCB_INTR_TX_MASKED(base));
1000504e:	f8d4 3f8c 	ldr.w	r3, [r4, #3980]	@ 0xf8c
        if (0UL != (CY_SCB_TX_INTR_UART_DONE & Cy_SCB_GetTxInterruptStatusMasked(base)))
10005052:	059a      	lsls	r2, r3, #22
10005054:	d516      	bpl.n	10005084 <Cy_SCB_UART_Interrupt+0x1e2>
            if(context->txStatus != CY_SCB_UART_TRANSMIT_ACTIVE)
10005056:	682b      	ldr	r3, [r5, #0]
10005058:	2b01      	cmp	r3, #1
    SCB_INTR_TX(base) = interruptMask;
1000505a:	bf15      	itete	ne
1000505c:	f44f 7300 	movne.w	r3, #512	@ 0x200
    SCB_INTR_TX_MASK(base) = interruptMask;
10005060:	2300      	moveq	r3, #0
    SCB_INTR_TX(base) = interruptMask;
10005062:	f8c4 3f80 	strne.w	r3, [r4, #3968]	@ 0xf80
    SCB_INTR_TX_MASK(base) = interruptMask;
10005066:	f8c4 3f88 	streq.w	r3, [r4, #3976]	@ 0xf88
    (void) SCB_INTR_TX(base);
1000506a:	bf18      	it	ne
1000506c:	f8d4 3f80 	ldrne.w	r3, [r4, #3968]	@ 0xf80
            context->txStatus &= (uint32_t) ~CY_SCB_UART_TRANSMIT_ACTIVE;
10005070:	682b      	ldr	r3, [r5, #0]
10005072:	f023 0301 	bic.w	r3, r3, #1
10005076:	602b      	str	r3, [r5, #0]
            context->txLeftToTransmit = 0UL;
10005078:	2300      	movs	r3, #0
1000507a:	62eb      	str	r3, [r5, #44]	@ 0x2c
            if (NULL != context->cbEvents)
1000507c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
1000507e:	b10b      	cbz	r3, 10005084 <Cy_SCB_UART_Interrupt+0x1e2>
                context->cbEvents(CY_SCB_UART_TRANSMIT_DONE_EVENT);
10005080:	2002      	movs	r0, #2
10005082:	4798      	blx	r3
    return (SCB_INTR_TX_MASKED(base));
10005084:	f8d4 3f8c 	ldr.w	r3, [r4, #3980]	@ 0xf8c
        if (0UL != (CY_SCB_UART_TX_EMPTY & Cy_SCB_GetTxInterruptStatusMasked(base)))
10005088:	06db      	lsls	r3, r3, #27
1000508a:	d508      	bpl.n	1000509e <Cy_SCB_UART_Interrupt+0x1fc>
            if (NULL != context->cbEvents)
1000508c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
1000508e:	b10b      	cbz	r3, 10005094 <Cy_SCB_UART_Interrupt+0x1f2>
                context->cbEvents(CY_SCB_UART_TRANSMIT_EMTPY);
10005090:	2080      	movs	r0, #128	@ 0x80
10005092:	4798      	blx	r3
    SCB_INTR_TX(base) = interruptMask;
10005094:	2310      	movs	r3, #16
10005096:	f8c4 3f80 	str.w	r3, [r4, #3968]	@ 0xf80
    (void) SCB_INTR_TX(base);
1000509a:	f8d4 3f80 	ldr.w	r3, [r4, #3968]	@ 0xf80
}
1000509e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return (_FLD2VAL(SCB_RX_CTRL_DATA_WIDTH, SCB_RX_CTRL(base)) < CY_SCB_BYTE_WIDTH);
100050a2:	f8d4 1300 	ldr.w	r1, [r4, #768]	@ 0x300
        uint8_t *buf = (uint8_t *) context->rxBuf;
100050a6:	69aa      	ldr	r2, [r5, #24]
        buf = &buf[(Cy_SCB_IsRxDataWidthByte(base) ? (numCopied) : (2UL * numCopied))];
100050a8:	070f      	lsls	r7, r1, #28
100050aa:	bf48      	it	mi
100050ac:	0040      	lslmi	r0, r0, #1
100050ae:	4402      	add	r2, r0
        if (context->rxBufSize < irqRxLevel)
100050b0:	429e      	cmp	r6, r3
        context->rxBuf = (void *) buf;
100050b2:	61aa      	str	r2, [r5, #24]
        if (context->rxBufSize < irqRxLevel)
100050b4:	f67f af50 	bls.w	10004f58 <Cy_SCB_UART_Interrupt+0xb6>
    CY_REG32_CLR_SET(SCB_RX_FIFO_CTRL(base), SCB_RX_FIFO_CTRL_TRIGGER_LEVEL, level);
100050b8:	f8d4 2304 	ldr.w	r2, [r4, #772]	@ 0x304
            Cy_SCB_SetRxFifoLevel(base, (context->rxBufSize - 1UL));
100050bc:	3b01      	subs	r3, #1
100050be:	b2db      	uxtb	r3, r3
100050c0:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
100050c4:	4313      	orrs	r3, r2
100050c6:	f8c4 3304 	str.w	r3, [r4, #772]	@ 0x304
}
100050ca:	e745      	b.n	10004f58 <Cy_SCB_UART_Interrupt+0xb6>
                if (NULL != context->rxRingBuf)
100050cc:	68ab      	ldr	r3, [r5, #8]
100050ce:	2b00      	cmp	r3, #0
100050d0:	f43f af42 	beq.w	10004f58 <Cy_SCB_UART_Interrupt+0xb6>
    uint32_t irqRxLevel = SelectRxFifoLevel(base);
100050d4:	4620      	mov	r0, r4
100050d6:	f7ff fdd1 	bl	10004c7c <SelectRxFifoLevel>
    return _FLD2VAL(SCB_RX_FIFO_STATUS_USED, SCB_RX_FIFO_STATUS(base));
100050da:	f8d4 7308 	ldr.w	r7, [r4, #776]	@ 0x308
    uint32_t locHead = context->rxRingBufHead;
100050de:	692e      	ldr	r6, [r5, #16]
    uint32_t irqRxLevel = SelectRxFifoLevel(base);
100050e0:	4680      	mov	r8, r0
100050e2:	f3c7 0708 	ubfx	r7, r7, #0, #9
        if (locHead == context->rxRingBufSize)
100050e6:	68eb      	ldr	r3, [r5, #12]
    while (numToCopy > 0UL)
100050e8:	b197      	cbz	r7, 10005110 <Cy_SCB_UART_Interrupt+0x26e>
        ++locHead;
100050ea:	3601      	adds	r6, #1
            locHead = 0UL;
100050ec:	429e      	cmp	r6, r3
100050ee:	bf08      	it	eq
100050f0:	2600      	moveq	r6, #0
        if (locHead == context->rxRingBufTail)
100050f2:	696b      	ldr	r3, [r5, #20]
100050f4:	42b3      	cmp	r3, r6
100050f6:	d11f      	bne.n	10005138 <Cy_SCB_UART_Interrupt+0x296>
            if (NULL != context->cbEvents)
100050f8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
100050fa:	b10b      	cbz	r3, 10005100 <Cy_SCB_UART_Interrupt+0x25e>
                context->cbEvents(CY_SCB_UART_RB_FULL_EVENT);
100050fc:	2008      	movs	r0, #8
100050fe:	4798      	blx	r3
            if (locHead == context->rxRingBufTail)
10005100:	696b      	ldr	r3, [r5, #20]
10005102:	429e      	cmp	r6, r3
10005104:	d118      	bne.n	10005138 <Cy_SCB_UART_Interrupt+0x296>
    SCB_INTR_RX_MASK(base) = interruptMask;
10005106:	2300      	movs	r3, #0
10005108:	f8c4 3fc8 	str.w	r3, [r4, #4040]	@ 0xfc8
                locHead = (locHead > 0UL) ? (locHead - 1UL) : (context->rxRingBufSize - 1UL);
1000510c:	b196      	cbz	r6, 10005134 <Cy_SCB_UART_Interrupt+0x292>
1000510e:	3e01      	subs	r6, #1
    context->rxRingBufHead = locHead;
10005110:	612e      	str	r6, [r5, #16]
    numToCopy = context->rxRingBufSize - Cy_SCB_UART_GetNumInRingBuffer(base, context);
10005112:	4629      	mov	r1, r5
10005114:	4620      	mov	r0, r4
10005116:	68ee      	ldr	r6, [r5, #12]
10005118:	f7ff feb5 	bl	10004e86 <Cy_SCB_UART_GetNumInRingBuffer>
1000511c:	1a33      	subs	r3, r6, r0
    if (numToCopy < irqRxLevel)
1000511e:	4598      	cmp	r8, r3
10005120:	f67f af1a 	bls.w	10004f58 <Cy_SCB_UART_Interrupt+0xb6>
        uint32_t level = (numToCopy > 0UL) ? (numToCopy - 1UL) : 0UL;
10005124:	b103      	cbz	r3, 10005128 <Cy_SCB_UART_Interrupt+0x286>
10005126:	3b01      	subs	r3, #1
    CY_REG32_CLR_SET(SCB_RX_FIFO_CTRL(base), SCB_RX_FIFO_CTRL_TRIGGER_LEVEL, level);
10005128:	f8d4 2304 	ldr.w	r2, [r4, #772]	@ 0x304
1000512c:	b2db      	uxtb	r3, r3
1000512e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
10005132:	e7c7      	b.n	100050c4 <Cy_SCB_UART_Interrupt+0x222>
                locHead = (locHead > 0UL) ? (locHead - 1UL) : (context->rxRingBufSize - 1UL);
10005134:	68ee      	ldr	r6, [r5, #12]
10005136:	e7ea      	b.n	1000510e <Cy_SCB_UART_Interrupt+0x26c>
    return (SCB_RX_FIFO_RD(base));
10005138:	f8d4 2340 	ldr.w	r2, [r4, #832]	@ 0x340
    return (_FLD2VAL(SCB_RX_CTRL_DATA_WIDTH, SCB_RX_CTRL(base)) < CY_SCB_BYTE_WIDTH);
1000513c:	f8d4 1300 	ldr.w	r1, [r4, #768]	@ 0x300
            ((uint8_t *) context->rxRingBuf)[locHead] = (uint8_t) rxData;
10005140:	68ab      	ldr	r3, [r5, #8]
        if (Cy_SCB_IsRxDataWidthByte(base))
10005142:	0709      	lsls	r1, r1, #28
            ((uint8_t *) context->rxRingBuf)[locHead] = (uint8_t) rxData;
10005144:	bf54      	ite	pl
10005146:	559a      	strbpl	r2, [r3, r6]
            ((uint16_t *) context->rxRingBuf)[locHead] = (uint16_t) rxData;
10005148:	f823 2016 	strhmi.w	r2, [r3, r6, lsl #1]
        --numToCopy;
1000514c:	3f01      	subs	r7, #1
1000514e:	e7ca      	b.n	100050e6 <Cy_SCB_UART_Interrupt+0x244>
        txData = (uint32_t) ((byteMode) ? ((uint8_t *)  context->txBuf)[0UL] :
10005150:	881e      	ldrh	r6, [r3, #0]
10005152:	e759      	b.n	10005008 <Cy_SCB_UART_Interrupt+0x166>

10005154 <Cy_SysClk_PeriphSetDivider>:
#endif

cy_en_sysclk_status_t
                Cy_SysClk_PeriphSetDivider(cy_en_divider_types_t dividerType,
                                           uint32_t dividerNum, uint32_t dividerValue)
{
10005154:	b510      	push	{r4, lr}
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if (dividerType == CY_SYSCLK_DIV_8_BIT)
10005156:	b990      	cbnz	r0, 1000517e <Cy_SysClk_PeriphSetDivider+0x2a>
    {
        if ((dividerNum < PERI_DIV_8_NR) &&
10005158:	2907      	cmp	r1, #7
1000515a:	d829      	bhi.n	100051b0 <Cy_SysClk_PeriphSetDivider+0x5c>
1000515c:	2aff      	cmp	r2, #255	@ 0xff
1000515e:	d827      	bhi.n	100051b0 <Cy_SysClk_PeriphSetDivider+0x5c>
            (dividerValue <= (PERI_DIV_8_CTL_INT8_DIV_Msk >> PERI_DIV_8_CTL_INT8_DIV_Pos)))
        {
            CY_REG32_CLR_SET(PERI_DIV_8_CTL[dividerNum], PERI_DIV_8_CTL_INT8_DIV, dividerValue);
10005160:	4b14      	ldr	r3, [pc, #80]	@ (100051b4 <Cy_SysClk_PeriphSetDivider+0x60>)
10005162:	681b      	ldr	r3, [r3, #0]
10005164:	f8b3 407c 	ldrh.w	r4, [r3, #124]	@ 0x7c
10005168:	689b      	ldr	r3, [r3, #8]
1000516a:	441c      	add	r4, r3
1000516c:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
10005170:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
10005174:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
10005178:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
    }
    else
    { /* return bad parameter */
    }
    return (retVal);
}
1000517c:	bd10      	pop	{r4, pc}
    else if (dividerType == CY_SYSCLK_DIV_16_BIT)
1000517e:	2801      	cmp	r0, #1
10005180:	d116      	bne.n	100051b0 <Cy_SysClk_PeriphSetDivider+0x5c>
        if ((dividerNum < PERI_DIV_16_NR) &&
10005182:	290f      	cmp	r1, #15
10005184:	d814      	bhi.n	100051b0 <Cy_SysClk_PeriphSetDivider+0x5c>
10005186:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
1000518a:	d211      	bcs.n	100051b0 <Cy_SysClk_PeriphSetDivider+0x5c>
            CY_REG32_CLR_SET(PERI_DIV_16_CTL[dividerNum], PERI_DIV_16_CTL_INT16_DIV, dividerValue);
1000518c:	4b09      	ldr	r3, [pc, #36]	@ (100051b4 <Cy_SysClk_PeriphSetDivider+0x60>)
1000518e:	681b      	ldr	r3, [r3, #0]
10005190:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
10005194:	689b      	ldr	r3, [r3, #8]
10005196:	4418      	add	r0, r3
10005198:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1000519c:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
100051a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
100051a4:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
100051a8:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
            retVal = CY_SYSCLK_SUCCESS;
100051ac:	2000      	movs	r0, #0
100051ae:	e7e5      	b.n	1000517c <Cy_SysClk_PeriphSetDivider+0x28>
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
100051b0:	4801      	ldr	r0, [pc, #4]	@ (100051b8 <Cy_SysClk_PeriphSetDivider+0x64>)
    return (retVal);
100051b2:	e7e3      	b.n	1000517c <Cy_SysClk_PeriphSetDivider+0x28>
100051b4:	08002c40 	.word	0x08002c40
100051b8:	004a0001 	.word	0x004a0001

100051bc <Cy_SysClk_PeriphSetFracDivider>:
cy_en_sysclk_status_t
                Cy_SysClk_PeriphSetFracDivider(cy_en_divider_types_t dividerType, uint32_t dividerNum,
                                               uint32_t dividerIntValue, uint32_t dividerFracValue)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
100051bc:	2802      	cmp	r0, #2
{
100051be:	b570      	push	{r4, r5, r6, lr}
    if (dividerType == CY_SYSCLK_DIV_16_5_BIT)
100051c0:	d123      	bne.n	1000520a <Cy_SysClk_PeriphSetFracDivider+0x4e>
    {
        if ((dividerNum < PERI_DIV_16_5_NR) &&
100051c2:	2903      	cmp	r1, #3
100051c4:	d83b      	bhi.n	1000523e <Cy_SysClk_PeriphSetFracDivider+0x82>
100051c6:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
100051ca:	d238      	bcs.n	1000523e <Cy_SysClk_PeriphSetFracDivider+0x82>
            (dividerIntValue <= (PERI_DIV_16_5_CTL_INT16_DIV_Msk >> PERI_DIV_16_5_CTL_INT16_DIV_Pos)) &&
100051cc:	2b1f      	cmp	r3, #31
100051ce:	d836      	bhi.n	1000523e <Cy_SysClk_PeriphSetFracDivider+0x82>
            (dividerFracValue <= (PERI_DIV_16_5_CTL_FRAC5_DIV_Msk >> PERI_DIV_16_5_CTL_FRAC5_DIV_Pos)))
        {
            CY_REG32_CLR_SET(PERI_DIV_16_5_CTL[dividerNum], PERI_DIV_16_5_CTL_INT16_DIV, dividerIntValue);
100051d0:	481c      	ldr	r0, [pc, #112]	@ (10005244 <Cy_SysClk_PeriphSetFracDivider+0x88>)
100051d2:	6806      	ldr	r6, [r0, #0]
100051d4:	f8b6 4080 	ldrh.w	r4, [r6, #128]	@ 0x80
100051d8:	68b5      	ldr	r5, [r6, #8]
100051da:	4425      	add	r5, r4
100051dc:	f855 0021 	ldr.w	r0, [r5, r1, lsl #2]
100051e0:	f420 007f 	bic.w	r0, r0, #16711680	@ 0xff0000
100051e4:	f420 407f 	bic.w	r0, r0, #65280	@ 0xff00
100051e8:	ea40 2202 	orr.w	r2, r0, r2, lsl #8
100051ec:	f845 2021 	str.w	r2, [r5, r1, lsl #2]
            CY_REG32_CLR_SET(PERI_DIV_16_5_CTL[dividerNum], PERI_DIV_16_5_CTL_FRAC5_DIV, dividerFracValue);
100051f0:	68b2      	ldr	r2, [r6, #8]
100051f2:	4422      	add	r2, r4
100051f4:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
100051f8:	f020 00f8 	bic.w	r0, r0, #248	@ 0xf8
100051fc:	ea40 03c3 	orr.w	r3, r0, r3, lsl #3
10005200:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
            retVal = CY_SYSCLK_SUCCESS;
10005204:	2100      	movs	r1, #0
    }
    else
    { /* return bad parameter */
    }
    return (retVal);
}
10005206:	4608      	mov	r0, r1
10005208:	bd70      	pop	{r4, r5, r6, pc}
    else if (dividerType == CY_SYSCLK_DIV_24_5_BIT)
1000520a:	2803      	cmp	r0, #3
1000520c:	d117      	bne.n	1000523e <Cy_SysClk_PeriphSetFracDivider+0x82>
        if ((dividerNum < PERI_DIV_24_5_NR) &&
1000520e:	b9b1      	cbnz	r1, 1000523e <Cy_SysClk_PeriphSetFracDivider+0x82>
10005210:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
10005214:	d213      	bcs.n	1000523e <Cy_SysClk_PeriphSetFracDivider+0x82>
            (dividerIntValue <= (PERI_DIV_24_5_CTL_INT24_DIV_Msk >> PERI_DIV_24_5_CTL_INT24_DIV_Pos)) &&
10005216:	2b1f      	cmp	r3, #31
10005218:	d811      	bhi.n	1000523e <Cy_SysClk_PeriphSetFracDivider+0x82>
            CY_REG32_CLR_SET(PERI_DIV_24_5_CTL[dividerNum], PERI_DIV_24_5_CTL_INT24_DIV, dividerIntValue);
1000521a:	480a      	ldr	r0, [pc, #40]	@ (10005244 <Cy_SysClk_PeriphSetFracDivider+0x88>)
1000521c:	6805      	ldr	r5, [r0, #0]
1000521e:	f8b5 4082 	ldrh.w	r4, [r5, #130]	@ 0x82
10005222:	68ae      	ldr	r6, [r5, #8]
10005224:	59a0      	ldr	r0, [r4, r6]
10005226:	b2c0      	uxtb	r0, r0
10005228:	ea40 2202 	orr.w	r2, r0, r2, lsl #8
1000522c:	51a2      	str	r2, [r4, r6]
            CY_REG32_CLR_SET(PERI_DIV_24_5_CTL[dividerNum], PERI_DIV_24_5_CTL_FRAC5_DIV, dividerFracValue);
1000522e:	68a8      	ldr	r0, [r5, #8]
10005230:	5822      	ldr	r2, [r4, r0]
10005232:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
10005236:	ea42 03c3 	orr.w	r3, r2, r3, lsl #3
1000523a:	5023      	str	r3, [r4, r0]
            retVal = CY_SYSCLK_SUCCESS;
1000523c:	e7e3      	b.n	10005206 <Cy_SysClk_PeriphSetFracDivider+0x4a>
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1000523e:	4902      	ldr	r1, [pc, #8]	@ (10005248 <Cy_SysClk_PeriphSetFracDivider+0x8c>)
10005240:	e7e1      	b.n	10005206 <Cy_SysClk_PeriphSetFracDivider+0x4a>
10005242:	bf00      	nop
10005244:	08002c40 	.word	0x08002c40
10005248:	004a0001 	.word	0x004a0001

1000524c <Cy_SysClk_PeriphAssignDivider>:


cy_en_sysclk_status_t
                Cy_SysClk_PeriphAssignDivider(en_clk_dst_t ipBlock,
                                              cy_en_divider_types_t dividerType, uint32_t dividerNum)
{
1000524c:	b530      	push	{r4, r5, lr}
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if ((CY_PERI_CLOCK_NR > (uint32_t)ipBlock) && (CY_SYSCLK_DIV_24_5_BIT >= dividerType))
1000524e:	4b13      	ldr	r3, [pc, #76]	@ (1000529c <Cy_SysClk_PeriphAssignDivider+0x50>)
10005250:	681b      	ldr	r3, [r3, #0]
10005252:	f893 4046 	ldrb.w	r4, [r3, #70]	@ 0x46
10005256:	4284      	cmp	r4, r0
10005258:	d904      	bls.n	10005264 <Cy_SysClk_PeriphAssignDivider+0x18>
1000525a:	2903      	cmp	r1, #3
1000525c:	d802      	bhi.n	10005264 <Cy_SysClk_PeriphAssignDivider+0x18>
    {
        if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
1000525e:	b919      	cbnz	r1, 10005268 <Cy_SysClk_PeriphAssignDivider+0x1c>
10005260:	2a07      	cmp	r2, #7
            ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
            ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
10005262:	d90b      	bls.n	1000527c <Cy_SysClk_PeriphAssignDivider+0x30>
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
10005264:	480e      	ldr	r0, [pc, #56]	@ (100052a0 <Cy_SysClk_PeriphAssignDivider+0x54>)
            PERI_CLOCK_CTL[ipBlock] = _VAL2FLD(CY_PERI_CLOCK_CTL_TYPE_SEL, dividerType) |
                                      _VAL2FLD(CY_PERI_CLOCK_CTL_DIV_SEL, dividerNum);
            retVal = CY_SYSCLK_SUCCESS;
        }
    }
    return (retVal);
10005266:	e018      	b.n	1000529a <Cy_SysClk_PeriphAssignDivider+0x4e>
        if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
10005268:	2901      	cmp	r1, #1
1000526a:	d101      	bne.n	10005270 <Cy_SysClk_PeriphAssignDivider+0x24>
            ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
1000526c:	2a0f      	cmp	r2, #15
1000526e:	e7f8      	b.n	10005262 <Cy_SysClk_PeriphAssignDivider+0x16>
10005270:	2902      	cmp	r1, #2
10005272:	d101      	bne.n	10005278 <Cy_SysClk_PeriphAssignDivider+0x2c>
            ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
10005274:	2a03      	cmp	r2, #3
10005276:	e7f4      	b.n	10005262 <Cy_SysClk_PeriphAssignDivider+0x16>
            ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
10005278:	2a00      	cmp	r2, #0
1000527a:	d1f3      	bne.n	10005264 <Cy_SysClk_PeriphAssignDivider+0x18>
            PERI_CLOCK_CTL[ipBlock] = _VAL2FLD(CY_PERI_CLOCK_CTL_TYPE_SEL, dividerType) |
1000527c:	f893 5079 	ldrb.w	r5, [r3, #121]	@ 0x79
10005280:	689c      	ldr	r4, [r3, #8]
                                      _VAL2FLD(CY_PERI_CLOCK_CTL_DIV_SEL, dividerNum);
10005282:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
            PERI_CLOCK_CTL[ipBlock] = _VAL2FLD(CY_PERI_CLOCK_CTL_TYPE_SEL, dividerType) |
10005286:	f001 0103 	and.w	r1, r1, #3
1000528a:	f500 7040 	add.w	r0, r0, #768	@ 0x300
1000528e:	40a9      	lsls	r1, r5
                                      _VAL2FLD(CY_PERI_CLOCK_CTL_DIV_SEL, dividerNum);
10005290:	4013      	ands	r3, r2
            PERI_CLOCK_CTL[ipBlock] = _VAL2FLD(CY_PERI_CLOCK_CTL_TYPE_SEL, dividerType) |
10005292:	4319      	orrs	r1, r3
10005294:	f844 1020 	str.w	r1, [r4, r0, lsl #2]
            retVal = CY_SYSCLK_SUCCESS;
10005298:	2000      	movs	r0, #0
}
1000529a:	bd30      	pop	{r4, r5, pc}
1000529c:	08002c40 	.word	0x08002c40
100052a0:	004a0001 	.word	0x004a0001

100052a4 <Cy_SysClk_PeriphEnableDivider>:

cy_en_sysclk_status_t
                Cy_SysClk_PeriphEnableDivider(cy_en_divider_types_t dividerType, uint32_t dividerNum)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if (dividerType <= CY_SYSCLK_DIV_24_5_BIT)
100052a4:	2803      	cmp	r0, #3
{
100052a6:	b5f0      	push	{r4, r5, r6, r7, lr}
    if (dividerType <= CY_SYSCLK_DIV_24_5_BIT)
100052a8:	d802      	bhi.n	100052b0 <Cy_SysClk_PeriphEnableDivider+0xc>
    {
        if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
100052aa:	b918      	cbnz	r0, 100052b4 <Cy_SysClk_PeriphEnableDivider+0x10>
100052ac:	2907      	cmp	r1, #7
            ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
            ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
100052ae:	d90b      	bls.n	100052c8 <Cy_SysClk_PeriphEnableDivider+0x24>
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
100052b0:	4815      	ldr	r0, [pc, #84]	@ (10005308 <Cy_SysClk_PeriphEnableDivider+0x64>)
                           _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
            (void)PERI_DIV_CMD; /* dummy read to handle buffered writes */
            retVal = CY_SYSCLK_SUCCESS;
        }
    }
    return (retVal);
100052b2:	e028      	b.n	10005306 <Cy_SysClk_PeriphEnableDivider+0x62>
        if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
100052b4:	2801      	cmp	r0, #1
100052b6:	d101      	bne.n	100052bc <Cy_SysClk_PeriphEnableDivider+0x18>
            ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
100052b8:	290f      	cmp	r1, #15
100052ba:	e7f8      	b.n	100052ae <Cy_SysClk_PeriphEnableDivider+0xa>
100052bc:	2802      	cmp	r0, #2
100052be:	d101      	bne.n	100052c4 <Cy_SysClk_PeriphEnableDivider+0x20>
            ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
100052c0:	2903      	cmp	r1, #3
100052c2:	e7f4      	b.n	100052ae <Cy_SysClk_PeriphEnableDivider+0xa>
            ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
100052c4:	2900      	cmp	r1, #0
100052c6:	d1f3      	bne.n	100052b0 <Cy_SysClk_PeriphEnableDivider+0xc>
                           CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
100052c8:	4b10      	ldr	r3, [pc, #64]	@ (1000530c <Cy_SysClk_PeriphEnableDivider+0x68>)
100052ca:	681c      	ldr	r4, [r3, #0]
                           CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
100052cc:	f894 5078 	ldrb.w	r5, [r4, #120]	@ 0x78
                           _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
100052d0:	f894 7079 	ldrb.w	r7, [r4, #121]	@ 0x79
            PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk                         |
100052d4:	68a6      	ldr	r6, [r4, #8]
                           CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
100052d6:	f894 307b 	ldrb.w	r3, [r4, #123]	@ 0x7b
                           CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
100052da:	f894 407a 	ldrb.w	r4, [r4, #122]	@ 0x7a
                           CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
100052de:	2203      	movs	r2, #3
100052e0:	fa02 f303 	lsl.w	r3, r2, r3
                           CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
100052e4:	fa05 f404 	lsl.w	r4, r5, r4
                           _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
100052e8:	4002      	ands	r2, r0
                           CY_PERI_DIV_CMD_PA_TYPE_SEL_Msk                 |
100052ea:	4323      	orrs	r3, r4
                           _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
100052ec:	40ba      	lsls	r2, r7
                           CY_PERI_DIV_CMD_PA_DIV_SEL_Msk                  |
100052ee:	ea43 0002 	orr.w	r0, r3, r2
                           _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
100052f2:	400d      	ands	r5, r1
                           _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
100052f4:	ea40 0105 	orr.w	r1, r0, r5
100052f8:	f041 4100 	orr.w	r1, r1, #2147483648	@ 0x80000000
            PERI_DIV_CMD = PERI_DIV_CMD_ENABLE_Msk                         |
100052fc:	f8c6 1400 	str.w	r1, [r6, #1024]	@ 0x400
            (void)PERI_DIV_CMD; /* dummy read to handle buffered writes */
10005300:	f8d6 3400 	ldr.w	r3, [r6, #1024]	@ 0x400
            retVal = CY_SYSCLK_SUCCESS;
10005304:	2000      	movs	r0, #0
}
10005306:	bdf0      	pop	{r4, r5, r6, r7, pc}
10005308:	004a0001 	.word	0x004a0001
1000530c:	08002c40 	.word	0x08002c40

10005310 <Cy_SysClk_PeriphDisableDivider>:

cy_en_sysclk_status_t
                Cy_SysClk_PeriphDisableDivider(cy_en_divider_types_t dividerType, uint32_t dividerNum)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if (dividerType <= CY_SYSCLK_DIV_24_5_BIT)
10005310:	2803      	cmp	r0, #3
{
10005312:	b510      	push	{r4, lr}
    if (dividerType <= CY_SYSCLK_DIV_24_5_BIT)
10005314:	d802      	bhi.n	1000531c <Cy_SysClk_PeriphDisableDivider+0xc>
    {
        if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
10005316:	b918      	cbnz	r0, 10005320 <Cy_SysClk_PeriphDisableDivider+0x10>
10005318:	2907      	cmp	r1, #7
            ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
            ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
1000531a:	d90b      	bls.n	10005334 <Cy_SysClk_PeriphDisableDivider+0x24>
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
1000531c:	480e      	ldr	r0, [pc, #56]	@ (10005358 <Cy_SysClk_PeriphDisableDivider+0x48>)
             _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
             _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
            retVal = CY_SYSCLK_SUCCESS;
        }
    }
    return (retVal);
1000531e:	e01a      	b.n	10005356 <Cy_SysClk_PeriphDisableDivider+0x46>
        if (((dividerType == CY_SYSCLK_DIV_8_BIT)    && (dividerNum < PERI_DIV_8_NR))    ||
10005320:	2801      	cmp	r0, #1
10005322:	d101      	bne.n	10005328 <Cy_SysClk_PeriphDisableDivider+0x18>
            ((dividerType == CY_SYSCLK_DIV_16_BIT)   && (dividerNum < PERI_DIV_16_NR))   ||
10005324:	290f      	cmp	r1, #15
10005326:	e7f8      	b.n	1000531a <Cy_SysClk_PeriphDisableDivider+0xa>
10005328:	2802      	cmp	r0, #2
1000532a:	d101      	bne.n	10005330 <Cy_SysClk_PeriphDisableDivider+0x20>
            ((dividerType == CY_SYSCLK_DIV_16_5_BIT) && (dividerNum < PERI_DIV_16_5_NR)) ||
1000532c:	2903      	cmp	r1, #3
1000532e:	e7f4      	b.n	1000531a <Cy_SysClk_PeriphDisableDivider+0xa>
            ((dividerType == CY_SYSCLK_DIV_24_5_BIT) && (dividerNum < PERI_DIV_24_5_NR)))
10005330:	2900      	cmp	r1, #0
10005332:	d1f3      	bne.n	1000531c <Cy_SysClk_PeriphDisableDivider+0xc>
             _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
10005334:	4b09      	ldr	r3, [pc, #36]	@ (1000535c <Cy_SysClk_PeriphDisableDivider+0x4c>)
10005336:	681b      	ldr	r3, [r3, #0]
10005338:	f893 4079 	ldrb.w	r4, [r3, #121]	@ 0x79
            PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk          |
1000533c:	689a      	ldr	r2, [r3, #8]
             _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
1000533e:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
             _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
10005342:	f000 0003 	and.w	r0, r0, #3
10005346:	40a0      	lsls	r0, r4
             _VAL2FLD(CY_PERI_DIV_CMD_DIV_SEL,  dividerNum);
10005348:	400b      	ands	r3, r1
             _VAL2FLD(CY_PERI_DIV_CMD_TYPE_SEL, dividerType) |
1000534a:	4318      	orrs	r0, r3
1000534c:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
            PERI_DIV_CMD = PERI_DIV_CMD_DISABLE_Msk          |
10005350:	f8c2 0400 	str.w	r0, [r2, #1024]	@ 0x400
10005354:	2000      	movs	r0, #0
}
10005356:	bd10      	pop	{r4, pc}
10005358:	004a0001 	.word	0x004a0001
1000535c:	08002c40 	.word	0x08002c40

10005360 <Cy_SysClk_ClkSlowSetDivider>:
{
#if defined (CY_DEVICE_SECURE)
    CY_PRA_FUNCTION_CALL_VOID_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_SLOW_SET_DIVIDER, divider);
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_REG32_CLR_SET(CPUSS_CM0_CLOCK_CTL, CPUSS_CM0_CLOCK_CTL_SLOW_INT_DIV, divider);
10005360:	4b05      	ldr	r3, [pc, #20]	@ (10005378 <Cy_SysClk_ClkSlowSetDivider+0x18>)
10005362:	681b      	ldr	r3, [r3, #0]
10005364:	6819      	ldr	r1, [r3, #0]
10005366:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
1000536a:	588b      	ldr	r3, [r1, r2]
1000536c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
10005370:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
10005374:	5088      	str	r0, [r1, r2]
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
10005376:	4770      	bx	lr
10005378:	08002c40 	.word	0x08002c40

1000537c <Cy_SysClk_ClkSlowGetDivider>:


uint8_t Cy_SysClk_ClkSlowGetDivider(void)
{
    return ((uint8_t)_FLD2VAL(CPUSS_CM0_CLOCK_CTL_SLOW_INT_DIV, CPUSS_CM0_CLOCK_CTL));
1000537c:	4b04      	ldr	r3, [pc, #16]	@ (10005390 <Cy_SysClk_ClkSlowGetDivider+0x14>)
1000537e:	681b      	ldr	r3, [r3, #0]
10005380:	681a      	ldr	r2, [r3, #0]
10005382:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
10005386:	58d0      	ldr	r0, [r2, r3]
}
10005388:	f3c0 2007 	ubfx	r0, r0, #8, #8
1000538c:	4770      	bx	lr
1000538e:	bf00      	nop
10005390:	08002c40 	.word	0x08002c40

10005394 <Cy_SysClk_ClkBakSetSource>:
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_ASSERT_L3(source <= CY_SYSCLK_BAK_IN_CLKLF);
    CY_REG32_CLR_SET(BACKUP_CTL, BACKUP_CTL_CLK_SEL, source);
10005394:	4a04      	ldr	r2, [pc, #16]	@ (100053a8 <Cy_SysClk_ClkBakSetSource+0x14>)
10005396:	6813      	ldr	r3, [r2, #0]
10005398:	0200      	lsls	r0, r0, #8
1000539a:	f400 7040 	and.w	r0, r0, #768	@ 0x300
1000539e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
100053a2:	4318      	orrs	r0, r3
100053a4:	6010      	str	r0, [r2, #0]
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
100053a6:	4770      	bx	lr
100053a8:	40270000 	.word	0x40270000

100053ac <Cy_SysClk_ClkTimerSetSource>:
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_ASSERT_L3(source <= CY_SYSCLK_CLKTIMER_IN_HF0_DIV8);
    /* set both fields TIMER_SEL and TIMER_HF0_DIV with the same input value */
    CY_REG32_CLR_SET(SRSS_CLK_TIMER_CTL, CY_SRSS_CLK_TIMER_CTL_TIMER, source);
100053ac:	4a07      	ldr	r2, [pc, #28]	@ (100053cc <Cy_SysClk_ClkTimerSetSource+0x20>)
100053ae:	f8d2 3504 	ldr.w	r3, [r2, #1284]	@ 0x504
100053b2:	f020 00fe 	bic.w	r0, r0, #254	@ 0xfe
100053b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
100053ba:	0580      	lsls	r0, r0, #22
100053bc:	f023 0301 	bic.w	r3, r3, #1
100053c0:	0d80      	lsrs	r0, r0, #22
100053c2:	4303      	orrs	r3, r0
100053c4:	f8c2 3504 	str.w	r3, [r2, #1284]	@ 0x504
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
100053c8:	4770      	bx	lr
100053ca:	bf00      	nop
100053cc:	40260000 	.word	0x40260000

100053d0 <Cy_SysClk_ClkTimerSetDivider>:
    {
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_REG32_CLR_SET(SRSS_CLK_TIMER_CTL, SRSS_CLK_TIMER_CTL_TIMER_DIV, divider);
100053d0:	4a04      	ldr	r2, [pc, #16]	@ (100053e4 <Cy_SysClk_ClkTimerSetDivider+0x14>)
100053d2:	f8d2 3504 	ldr.w	r3, [r2, #1284]	@ 0x504
100053d6:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
100053da:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
100053de:	f8c2 0504 	str.w	r0, [r2, #1284]	@ 0x504
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
100053e2:	4770      	bx	lr
100053e4:	40260000 	.word	0x40260000

100053e8 <Cy_SysClk_ClkTimerEnable>:
    {
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    SRSS_CLK_TIMER_CTL |= SRSS_CLK_TIMER_CTL_ENABLE_Msk;
100053e8:	4a03      	ldr	r2, [pc, #12]	@ (100053f8 <Cy_SysClk_ClkTimerEnable+0x10>)
100053ea:	f8d2 3504 	ldr.w	r3, [r2, #1284]	@ 0x504
100053ee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
100053f2:	f8c2 3504 	str.w	r3, [r2, #1284]	@ 0x504
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
100053f6:	4770      	bx	lr
100053f8:	40260000 	.word	0x40260000

100053fc <Cy_SysClk_ClkTimerDisable>:
    {
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    SRSS_CLK_TIMER_CTL &= ~SRSS_CLK_TIMER_CTL_ENABLE_Msk;
100053fc:	4a03      	ldr	r2, [pc, #12]	@ (1000540c <Cy_SysClk_ClkTimerDisable+0x10>)
100053fe:	f8d2 3504 	ldr.w	r3, [r2, #1284]	@ 0x504
10005402:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
10005406:	f8c2 3504 	str.w	r3, [r2, #1284]	@ 0x504
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
1000540a:	4770      	bx	lr
1000540c:	40260000 	.word	0x40260000

10005410 <Cy_SysClk_ClkLfSetSource>:
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_ASSERT_L3(source <= CY_SYSCLK_CLKLF_IN_PILO);
    CY_REG32_CLR_SET(SRSS_CLK_SELECT, SRSS_CLK_SELECT_LFCLK_SEL, source);
10005410:	4a05      	ldr	r2, [pc, #20]	@ (10005428 <Cy_SysClk_ClkLfSetSource+0x18>)
10005412:	f8d2 3500 	ldr.w	r3, [r2, #1280]	@ 0x500
10005416:	f000 0003 	and.w	r0, r0, #3
1000541a:	f023 0303 	bic.w	r3, r3, #3
1000541e:	4303      	orrs	r3, r0
10005420:	f8c2 3500 	str.w	r3, [r2, #1280]	@ 0x500
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
10005424:	4770      	bx	lr
10005426:	bf00      	nop
10005428:	40260000 	.word	0x40260000

1000542c <Cy_SysClk_ClkPeriSetDivider>:
    {
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_REG32_CLR_SET(CPUSS_CM0_CLOCK_CTL, CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV, divider);
1000542c:	4b05      	ldr	r3, [pc, #20]	@ (10005444 <Cy_SysClk_ClkPeriSetDivider+0x18>)
1000542e:	681b      	ldr	r3, [r3, #0]
10005430:	6819      	ldr	r1, [r3, #0]
10005432:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
10005436:	588b      	ldr	r3, [r1, r2]
10005438:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
1000543c:	ea43 6000 	orr.w	r0, r3, r0, lsl #24
10005440:	5088      	str	r0, [r1, r2]
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
10005442:	4770      	bx	lr
10005444:	08002c40 	.word	0x08002c40

10005448 <Cy_SysClk_ClkPeriGetDivider>:


uint8_t Cy_SysClk_ClkPeriGetDivider(void)
{
    return ((uint8_t)_FLD2VAL(CPUSS_CM0_CLOCK_CTL_PERI_INT_DIV, CPUSS_CM0_CLOCK_CTL));
10005448:	4b03      	ldr	r3, [pc, #12]	@ (10005458 <Cy_SysClk_ClkPeriGetDivider+0x10>)
1000544a:	681b      	ldr	r3, [r3, #0]
1000544c:	681a      	ldr	r2, [r3, #0]
1000544e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
10005452:	58d0      	ldr	r0, [r2, r3]
}
10005454:	0e00      	lsrs	r0, r0, #24
10005456:	4770      	bx	lr
10005458:	08002c40 	.word	0x08002c40

1000545c <Cy_SysClk_ClkFastSetDivider>:
    {
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_REG32_CLR_SET(CPUSS_CM4_CLOCK_CTL, CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV, divider);
1000545c:	4b05      	ldr	r3, [pc, #20]	@ (10005474 <Cy_SysClk_ClkFastSetDivider+0x18>)
1000545e:	681b      	ldr	r3, [r3, #0]
10005460:	6819      	ldr	r1, [r3, #0]
10005462:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
10005466:	588b      	ldr	r3, [r1, r2]
10005468:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
1000546c:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
10005470:	5088      	str	r0, [r1, r2]
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
10005472:	4770      	bx	lr
10005474:	08002c40 	.word	0x08002c40

10005478 <Cy_SysClk_ClkFastGetDivider>:


uint8_t Cy_SysClk_ClkFastGetDivider(void)
{
    return ((uint8_t)_FLD2VAL(CPUSS_CM4_CLOCK_CTL_FAST_INT_DIV, CPUSS_CM4_CLOCK_CTL));
10005478:	4b04      	ldr	r3, [pc, #16]	@ (1000548c <Cy_SysClk_ClkFastGetDivider+0x14>)
1000547a:	681b      	ldr	r3, [r3, #0]
1000547c:	681a      	ldr	r2, [r3, #0]
1000547e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
10005482:	58d0      	ldr	r0, [r2, r3]
}
10005484:	f3c0 2007 	ubfx	r0, r0, #8, #8
10005488:	4770      	bx	lr
1000548a:	bf00      	nop
1000548c:	08002c40 	.word	0x08002c40

10005490 <Cy_SysClk_ClkHfEnable>:


cy_en_sysclk_status_t Cy_SysClk_ClkHfEnable(uint32_t clkHf)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if (clkHf < CY_SRSS_NUM_HFROOT)
10005490:	4b0a      	ldr	r3, [pc, #40]	@ (100054bc <Cy_SysClk_ClkHfEnable+0x2c>)
10005492:	681b      	ldr	r3, [r3, #0]
10005494:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
10005498:	4283      	cmp	r3, r0
    {
#if defined (CY_DEVICE_SECURE)
        retVal = (cy_en_sysclk_status_t)CY_PRA_FUNCTION_CALL_RETURN_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_HF_ENABLE, clkHf);
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
        SRSS_CLK_ROOT_SELECT[clkHf] |= SRSS_CLK_ROOT_SELECT_ENABLE_Msk;
1000549a:	bf81      	itttt	hi
1000549c:	0080      	lslhi	r0, r0, #2
1000549e:	f100 4080 	addhi.w	r0, r0, #1073741824	@ 0x40000000
100054a2:	f500 1018 	addhi.w	r0, r0, #2490368	@ 0x260000
100054a6:	f8d0 3380 	ldrhi.w	r3, [r0, #896]	@ 0x380
100054aa:	bf83      	ittte	hi
100054ac:	f043 4300 	orrhi.w	r3, r3, #2147483648	@ 0x80000000
100054b0:	f8c0 3380 	strhi.w	r3, [r0, #896]	@ 0x380
        retVal = CY_SYSCLK_SUCCESS;
100054b4:	2000      	movhi	r0, #0
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
100054b6:	4802      	ldrls	r0, [pc, #8]	@ (100054c0 <Cy_SysClk_ClkHfEnable+0x30>)
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    }
    return (retVal);
}
100054b8:	4770      	bx	lr
100054ba:	bf00      	nop
100054bc:	08002c40 	.word	0x08002c40
100054c0:	004a0001 	.word	0x004a0001

100054c4 <Cy_SysClk_ClkHfIsEnabled>:


bool Cy_SysClk_ClkHfIsEnabled(uint32_t clkHf)
{
    bool retVal = false;
    if (clkHf < CY_SRSS_NUM_HFROOT)
100054c4:	4b06      	ldr	r3, [pc, #24]	@ (100054e0 <Cy_SysClk_ClkHfIsEnabled+0x1c>)
100054c6:	681b      	ldr	r3, [r3, #0]
100054c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
100054cc:	4283      	cmp	r3, r0
    {
        retVal = _FLD2BOOL(SRSS_CLK_ROOT_SELECT_ENABLE, SRSS_CLK_ROOT_SELECT[clkHf]);
100054ce:	bf81      	itttt	hi
100054d0:	30e0      	addhi	r0, #224	@ 0xe0
100054d2:	4b04      	ldrhi	r3, [pc, #16]	@ (100054e4 <Cy_SysClk_ClkHfIsEnabled+0x20>)
100054d4:	f853 0020 	ldrhi.w	r0, [r3, r0, lsl #2]
100054d8:	0fc0      	lsrhi	r0, r0, #31
    bool retVal = false;
100054da:	bf98      	it	ls
100054dc:	2000      	movls	r0, #0
    }
    return (retVal);
}
100054de:	4770      	bx	lr
100054e0:	08002c40 	.word	0x08002c40
100054e4:	40260000 	.word	0x40260000

100054e8 <Cy_SysClk_ClkHfDisable>:


cy_en_sysclk_status_t Cy_SysClk_ClkHfDisable(uint32_t clkHf)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if ((0UL < clkHf) /* prevent CLK_HF0 disabling */
100054e8:	b190      	cbz	r0, 10005510 <Cy_SysClk_ClkHfDisable+0x28>
           && (clkHf < CY_SRSS_NUM_HFROOT))
100054ea:	4b0a      	ldr	r3, [pc, #40]	@ (10005514 <Cy_SysClk_ClkHfDisable+0x2c>)
100054ec:	681b      	ldr	r3, [r3, #0]
100054ee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
100054f2:	4283      	cmp	r3, r0
100054f4:	d90c      	bls.n	10005510 <Cy_SysClk_ClkHfDisable+0x28>
    {
#if defined (CY_DEVICE_SECURE)
        retVal = (cy_en_sysclk_status_t)CY_PRA_FUNCTION_CALL_RETURN_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_HF_DISABLE, clkHf);
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
        SRSS_CLK_ROOT_SELECT[clkHf] &= ~SRSS_CLK_ROOT_SELECT_ENABLE_Msk;
100054f6:	0080      	lsls	r0, r0, #2
100054f8:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
100054fc:	f500 1018 	add.w	r0, r0, #2490368	@ 0x260000
10005500:	f8d0 3380 	ldr.w	r3, [r0, #896]	@ 0x380
10005504:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
10005508:	f8c0 3380 	str.w	r3, [r0, #896]	@ 0x380
        retVal = CY_SYSCLK_SUCCESS;
1000550c:	2000      	movs	r0, #0
1000550e:	4770      	bx	lr
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
10005510:	4801      	ldr	r0, [pc, #4]	@ (10005518 <Cy_SysClk_ClkHfDisable+0x30>)
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    }
    return (retVal);
}
10005512:	4770      	bx	lr
10005514:	08002c40 	.word	0x08002c40
10005518:	004a0001 	.word	0x004a0001

1000551c <Cy_SysClk_ClkHfSetSource>:


cy_en_sysclk_status_t Cy_SysClk_ClkHfSetSource(uint32_t clkHf, cy_en_clkhf_in_sources_t source)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if ((clkHf < CY_SRSS_NUM_HFROOT) && (source <= CY_SYSCLK_CLKHF_IN_CLKPATH15))
1000551c:	4b0b      	ldr	r3, [pc, #44]	@ (1000554c <Cy_SysClk_ClkHfSetSource+0x30>)
1000551e:	681b      	ldr	r3, [r3, #0]
10005520:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
10005524:	4283      	cmp	r3, r0
10005526:	d90f      	bls.n	10005548 <Cy_SysClk_ClkHfSetSource+0x2c>
10005528:	290f      	cmp	r1, #15
1000552a:	d80d      	bhi.n	10005548 <Cy_SysClk_ClkHfSetSource+0x2c>
        set_source.clkHf = clkHf;
        set_source.source = source;
        retVal = (cy_en_sysclk_status_t)CY_PRA_FUNCTION_CALL_RETURN_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_HF_SET_SOURCE, &set_source);
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
        CY_REG32_CLR_SET(SRSS_CLK_ROOT_SELECT[clkHf], SRSS_CLK_ROOT_SELECT_ROOT_MUX, source);
1000552c:	0080      	lsls	r0, r0, #2
1000552e:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
10005532:	f500 1018 	add.w	r0, r0, #2490368	@ 0x260000
10005536:	f8d0 3380 	ldr.w	r3, [r0, #896]	@ 0x380
1000553a:	f023 030f 	bic.w	r3, r3, #15
1000553e:	4319      	orrs	r1, r3
10005540:	f8c0 1380 	str.w	r1, [r0, #896]	@ 0x380
        retVal = CY_SYSCLK_SUCCESS;
10005544:	2000      	movs	r0, #0
10005546:	4770      	bx	lr
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
10005548:	4801      	ldr	r0, [pc, #4]	@ (10005550 <Cy_SysClk_ClkHfSetSource+0x34>)
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    }
    return (retVal);
}
1000554a:	4770      	bx	lr
1000554c:	08002c40 	.word	0x08002c40
10005550:	004a0001 	.word	0x004a0001

10005554 <Cy_SysClk_ClkHfGetSource>:


cy_en_clkhf_in_sources_t Cy_SysClk_ClkHfGetSource(uint32_t clkHf)
{
    CY_ASSERT_L1(clkHf < CY_SRSS_NUM_HFROOT);
    return ((cy_en_clkhf_in_sources_t)((uint32_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_MUX, SRSS_CLK_ROOT_SELECT[clkHf]))));
10005554:	4b03      	ldr	r3, [pc, #12]	@ (10005564 <Cy_SysClk_ClkHfGetSource+0x10>)
10005556:	30e0      	adds	r0, #224	@ 0xe0
10005558:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
1000555c:	f000 000f 	and.w	r0, r0, #15
10005560:	4770      	bx	lr
10005562:	bf00      	nop
10005564:	40260000 	.word	0x40260000

10005568 <Cy_SysClk_ClkHfSetDivider>:


cy_en_sysclk_status_t Cy_SysClk_ClkHfSetDivider(uint32_t clkHf, cy_en_clkhf_dividers_t divider)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if ((clkHf < CY_SRSS_NUM_HFROOT) && (divider <= CY_SYSCLK_CLKHF_DIVIDE_BY_8))
10005568:	4b0c      	ldr	r3, [pc, #48]	@ (1000559c <Cy_SysClk_ClkHfSetDivider+0x34>)
1000556a:	681b      	ldr	r3, [r3, #0]
1000556c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
10005570:	4283      	cmp	r3, r0
10005572:	d910      	bls.n	10005596 <Cy_SysClk_ClkHfSetDivider+0x2e>
10005574:	2903      	cmp	r1, #3
10005576:	d80e      	bhi.n	10005596 <Cy_SysClk_ClkHfSetDivider+0x2e>
        set_divider.clkHf = clkHf;
        set_divider.divider = divider;
        retVal = (cy_en_sysclk_status_t)CY_PRA_FUNCTION_CALL_RETURN_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_HF_SET_DIVIDER, &set_divider);
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
        CY_REG32_CLR_SET(SRSS_CLK_ROOT_SELECT[clkHf], SRSS_CLK_ROOT_SELECT_ROOT_DIV, divider);
10005578:	0080      	lsls	r0, r0, #2
1000557a:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
1000557e:	f500 1018 	add.w	r0, r0, #2490368	@ 0x260000
10005582:	f8d0 3380 	ldr.w	r3, [r0, #896]	@ 0x380
10005586:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
1000558a:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
1000558e:	f8c0 1380 	str.w	r1, [r0, #896]	@ 0x380
        retVal = CY_SYSCLK_SUCCESS;
10005592:	2000      	movs	r0, #0
10005594:	4770      	bx	lr
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
10005596:	4802      	ldr	r0, [pc, #8]	@ (100055a0 <Cy_SysClk_ClkHfSetDivider+0x38>)
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    }
    return (retVal);
}
10005598:	4770      	bx	lr
1000559a:	bf00      	nop
1000559c:	08002c40 	.word	0x08002c40
100055a0:	004a0001 	.word	0x004a0001

100055a4 <Cy_SysClk_ClkHfGetDivider>:


cy_en_clkhf_dividers_t Cy_SysClk_ClkHfGetDivider(uint32_t clkHf)
{
    CY_ASSERT_L1(clkHf < CY_SRSS_NUM_HFROOT);
    return ((cy_en_clkhf_dividers_t)(((uint32_t)_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_DIV, SRSS_CLK_ROOT_SELECT[clkHf]))));
100055a4:	4b03      	ldr	r3, [pc, #12]	@ (100055b4 <Cy_SysClk_ClkHfGetDivider+0x10>)
100055a6:	30e0      	adds	r0, #224	@ 0xe0
100055a8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
100055ac:	f3c0 1001 	ubfx	r0, r0, #4, #2
100055b0:	4770      	bx	lr
100055b2:	bf00      	nop
100055b4:	40260000 	.word	0x40260000

100055b8 <Cy_SysClk_WcoOkay>:
}


bool Cy_SysClk_WcoOkay(void)
{
    return (_FLD2BOOL(BACKUP_STATUS_WCO_OK, BACKUP_STATUS));
100055b8:	4b02      	ldr	r3, [pc, #8]	@ (100055c4 <Cy_SysClk_WcoOkay+0xc>)
100055ba:	6918      	ldr	r0, [r3, #16]
}
100055bc:	f3c0 0080 	ubfx	r0, r0, #2, #1
100055c0:	4770      	bx	lr
100055c2:	bf00      	nop
100055c4:	40270000 	.word	0x40270000

100055c8 <Cy_SysClk_WcoEnable>:
    BACKUP_CTL |= BACKUP_CTL_WCO_EN_Msk;
100055c8:	4a0b      	ldr	r2, [pc, #44]	@ (100055f8 <Cy_SysClk_WcoEnable+0x30>)
100055ca:	6813      	ldr	r3, [r2, #0]
100055cc:	f043 0308 	orr.w	r3, r3, #8
{
100055d0:	b510      	push	{r4, lr}
100055d2:	4604      	mov	r4, r0
    BACKUP_CTL |= BACKUP_CTL_WCO_EN_Msk;
100055d4:	6013      	str	r3, [r2, #0]
    while((Cy_SysClk_WcoOkay() == false) && (0UL != timeoutus))
100055d6:	f7ff ffef 	bl	100055b8 <Cy_SysClk_WcoOkay>
100055da:	b938      	cbnz	r0, 100055ec <Cy_SysClk_WcoEnable+0x24>
100055dc:	b90c      	cbnz	r4, 100055e2 <Cy_SysClk_WcoEnable+0x1a>
    retVal = CY_SYSCLK_TIMEOUT;
100055de:	4807      	ldr	r0, [pc, #28]	@ (100055fc <Cy_SysClk_WcoEnable+0x34>)
}
100055e0:	bd10      	pop	{r4, pc}
        Cy_SysLib_DelayUs(1U);
100055e2:	2001      	movs	r0, #1
100055e4:	f000 fc8c 	bl	10005f00 <Cy_SysLib_DelayUs>
        timeoutus--;
100055e8:	3c01      	subs	r4, #1
100055ea:	e7f4      	b.n	100055d6 <Cy_SysClk_WcoEnable+0xe>
        retVal = CY_SYSCLK_SUCCESS;
100055ec:	2c00      	cmp	r4, #0
100055ee:	4803      	ldr	r0, [pc, #12]	@ (100055fc <Cy_SysClk_WcoEnable+0x34>)
100055f0:	bf18      	it	ne
100055f2:	2000      	movne	r0, #0
100055f4:	e7f4      	b.n	100055e0 <Cy_SysClk_WcoEnable+0x18>
100055f6:	bf00      	nop
100055f8:	40270000 	.word	0x40270000
100055fc:	004a0002 	.word	0x004a0002

10005600 <Cy_SysClk_IloEnable>:
    {
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    SRSS_CLK_ILO_CONFIG |= SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
10005600:	4a03      	ldr	r2, [pc, #12]	@ (10005610 <Cy_SysClk_IloEnable+0x10>)
10005602:	f8d2 350c 	ldr.w	r3, [r2, #1292]	@ 0x50c
10005606:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
1000560a:	f8c2 350c 	str.w	r3, [r2, #1292]	@ 0x50c
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
1000560e:	4770      	bx	lr
10005610:	40260000 	.word	0x40260000

10005614 <Cy_SysClk_IloDisable>:
    retVal = (cy_en_sysclk_status_t)CY_PRA_FUNCTION_CALL_RETURN_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_ILO_DISABLE, 0UL);

#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    retVal = CY_SYSCLK_INVALID_STATE;
    if (!_FLD2BOOL(SRSS_WDT_CTL_WDT_EN, SRSS_WDT_CTL)) /* if disabled */
10005614:	4b06      	ldr	r3, [pc, #24]	@ (10005630 <Cy_SysClk_IloDisable+0x1c>)
10005616:	f8d3 0180 	ldr.w	r0, [r3, #384]	@ 0x180
1000561a:	f010 0001 	ands.w	r0, r0, #1
    {
        SRSS_CLK_ILO_CONFIG &= ~SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
1000561e:	bf09      	itett	eq
10005620:	f8d3 250c 	ldreq.w	r2, [r3, #1292]	@ 0x50c
    retVal = CY_SYSCLK_INVALID_STATE;
10005624:	4803      	ldrne	r0, [pc, #12]	@ (10005634 <Cy_SysClk_IloDisable+0x20>)
        SRSS_CLK_ILO_CONFIG &= ~SRSS_CLK_ILO_CONFIG_ENABLE_Msk;
10005626:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
1000562a:	f8c3 250c 	streq.w	r2, [r3, #1292]	@ 0x50c
        retVal = CY_SYSCLK_SUCCESS;
    }
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    return (retVal);
}
1000562e:	4770      	bx	lr
10005630:	40260000 	.word	0x40260000
10005634:	004a0003 	.word	0x004a0003

10005638 <Cy_SysClk_IloHibernateOn>:
    {
        CY_ASSERT_L1(false);
    }
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_REG32_CLR_SET(SRSS_CLK_ILO_CONFIG, SRSS_CLK_ILO_CONFIG_ILO_BACKUP, ((on) ? 1UL : 0UL));
10005638:	4a04      	ldr	r2, [pc, #16]	@ (1000564c <Cy_SysClk_IloHibernateOn+0x14>)
1000563a:	f8d2 350c 	ldr.w	r3, [r2, #1292]	@ 0x50c
1000563e:	f023 0301 	bic.w	r3, r3, #1
10005642:	4318      	orrs	r0, r3
10005644:	f8c2 050c 	str.w	r0, [r2, #1292]	@ 0x50c
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
}
10005648:	4770      	bx	lr
1000564a:	bf00      	nop
1000564c:	40260000 	.word	0x40260000

10005650 <Cy_SysClk_EcoGetStatus>:


uint32_t Cy_SysClk_EcoGetStatus(void)
{
    /* if ECO is not ready, just report the ECO_OK bit. Otherwise report 2 = ECO ready */
    return ((SRSS_CLK_ECO_STATUS_Msk == (SRSS_CLK_ECO_STATUS_Msk & SRSS_CLK_ECO_STATUS)) ?
10005650:	4a06      	ldr	r2, [pc, #24]	@ (1000566c <Cy_SysClk_EcoGetStatus+0x1c>)
10005652:	f8d2 3530 	ldr.w	r3, [r2, #1328]	@ 0x530
10005656:	f003 0303 	and.w	r3, r3, #3
      CY_SYSCLK_ECOSTAT_STABLE : (SRSS_CLK_ECO_STATUS_ECO_OK_Msk & SRSS_CLK_ECO_STATUS));
1000565a:	2b03      	cmp	r3, #3
1000565c:	bf1a      	itte	ne
1000565e:	f8d2 0530 	ldrne.w	r0, [r2, #1328]	@ 0x530
10005662:	f000 0001 	andne.w	r0, r0, #1
10005666:	2002      	moveq	r0, #2
}
10005668:	4770      	bx	lr
1000566a:	bf00      	nop
1000566c:	40260000 	.word	0x40260000

10005670 <Cy_SysClk_EcoGetFrequency>:
    return (retVal);
}


uint32_t Cy_SysClk_EcoGetFrequency(void)
{
10005670:	b508      	push	{r3, lr}
    return ((CY_SYSCLK_ECOSTAT_STABLE == Cy_SysClk_EcoGetStatus()) ? ecoFrequency : 0UL);
10005672:	f7ff ffed 	bl	10005650 <Cy_SysClk_EcoGetStatus>
10005676:	2802      	cmp	r0, #2
10005678:	bf0a      	itet	eq
1000567a:	4b02      	ldreq	r3, [pc, #8]	@ (10005684 <Cy_SysClk_EcoGetFrequency+0x14>)
1000567c:	2000      	movne	r0, #0
1000567e:	6818      	ldreq	r0, [r3, #0]
}
10005680:	bd08      	pop	{r3, pc}
10005682:	bf00      	nop
10005684:	08002c68 	.word	0x08002c68

10005688 <Cy_SysClk_ClkPathSetSource>:


cy_en_sysclk_status_t Cy_SysClk_ClkPathSetSource(uint32_t clkPath, cy_en_clkpath_in_sources_t source)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    if ((clkPath < CY_SRSS_NUM_CLKPATH) &&
10005688:	4b10      	ldr	r3, [pc, #64]	@ (100056cc <Cy_SysClk_ClkPathSetSource+0x44>)
1000568a:	681b      	ldr	r3, [r3, #0]
1000568c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
10005690:	4283      	cmp	r3, r0
10005692:	d918      	bls.n	100056c6 <Cy_SysClk_ClkPathSetSource+0x3e>
10005694:	2904      	cmp	r1, #4
10005696:	d911      	bls.n	100056bc <Cy_SysClk_ClkPathSetSource+0x34>
        ((source <= CY_SYSCLK_CLKPATH_IN_DSIMUX) ||
10005698:	f5a1 7380 	sub.w	r3, r1, #256	@ 0x100
1000569c:	2b13      	cmp	r3, #19
1000569e:	d812      	bhi.n	100056c6 <Cy_SysClk_ClkPathSetSource+0x3e>
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))

        if (source >= CY_SYSCLK_CLKPATH_IN_DSI)
        {
            SRSS_CLK_DSI_SELECT[clkPath] = _VAL2FLD(SRSS_CLK_DSI_SELECT_DSI_MUX, (uint32_t)source);
100056a0:	0080      	lsls	r0, r0, #2
100056a2:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
100056a6:	f500 1018 	add.w	r0, r0, #2490368	@ 0x260000
100056aa:	f001 011f 	and.w	r1, r1, #31
            SRSS_CLK_PATH_SELECT[clkPath] = _VAL2FLD(SRSS_CLK_PATH_SELECT_PATH_MUX, (uint32_t)CY_SYSCLK_CLKPATH_IN_DSIMUX);
100056ae:	2304      	movs	r3, #4
            SRSS_CLK_DSI_SELECT[clkPath] = _VAL2FLD(SRSS_CLK_DSI_SELECT_DSI_MUX, (uint32_t)source);
100056b0:	f8c0 1300 	str.w	r1, [r0, #768]	@ 0x300
            SRSS_CLK_PATH_SELECT[clkPath] = _VAL2FLD(SRSS_CLK_PATH_SELECT_PATH_MUX, (uint32_t)CY_SYSCLK_CLKPATH_IN_DSIMUX);
100056b4:	f8c0 3340 	str.w	r3, [r0, #832]	@ 0x340
        }
        else
        {
            SRSS_CLK_PATH_SELECT[clkPath] = _VAL2FLD(SRSS_CLK_PATH_SELECT_PATH_MUX, (uint32_t)source);
100056b8:	2000      	movs	r0, #0
100056ba:	4770      	bx	lr
100056bc:	4b04      	ldr	r3, [pc, #16]	@ (100056d0 <Cy_SysClk_ClkPathSetSource+0x48>)
100056be:	30d0      	adds	r0, #208	@ 0xd0
100056c0:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
100056c4:	e7f8      	b.n	100056b8 <Cy_SysClk_ClkPathSetSource+0x30>
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
100056c6:	4803      	ldr	r0, [pc, #12]	@ (100056d4 <Cy_SysClk_ClkPathSetSource+0x4c>)
        retVal = CY_SYSCLK_SUCCESS;
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    }
    return (retVal);

}
100056c8:	4770      	bx	lr
100056ca:	bf00      	nop
100056cc:	08002c40 	.word	0x08002c40
100056d0:	40260000 	.word	0x40260000
100056d4:	004a0001 	.word	0x004a0001

100056d8 <Cy_SysClk_ClkPathGetSource>:


cy_en_clkpath_in_sources_t Cy_SysClk_ClkPathGetSource(uint32_t clkPath)
{
    CY_ASSERT_L1(clkPath < CY_SRSS_NUM_CLKPATH);
    cy_en_clkpath_in_sources_t retVal =
100056d8:	0080      	lsls	r0, r0, #2
100056da:	f100 4380 	add.w	r3, r0, #1073741824	@ 0x40000000
100056de:	f503 1318 	add.w	r3, r3, #2490368	@ 0x260000
        (cy_en_clkpath_in_sources_t )((uint32_t)_FLD2VAL(SRSS_CLK_PATH_SELECT_PATH_MUX, SRSS_CLK_PATH_SELECT[clkPath]));
100056e2:	f8d3 0340 	ldr.w	r0, [r3, #832]	@ 0x340
    cy_en_clkpath_in_sources_t retVal =
100056e6:	f000 0007 	and.w	r0, r0, #7
    if (retVal == CY_SYSCLK_CLKPATH_IN_DSIMUX)
100056ea:	2804      	cmp	r0, #4
    {
        retVal = (cy_en_clkpath_in_sources_t)((uint32_t)(((uint32_t)CY_SYSCLK_CLKPATH_IN_DSI) |
                    ((uint32_t)(_FLD2VAL(SRSS_CLK_DSI_SELECT_DSI_MUX, SRSS_CLK_DSI_SELECT[clkPath])))));
100056ec:	bf02      	ittt	eq
100056ee:	f8d3 0300 	ldreq.w	r0, [r3, #768]	@ 0x300
100056f2:	f000 001f 	andeq.w	r0, r0, #31
        retVal = (cy_en_clkpath_in_sources_t)((uint32_t)(((uint32_t)CY_SYSCLK_CLKPATH_IN_DSI) |
100056f6:	f440 7080 	orreq.w	r0, r0, #256	@ 0x100
    }
    return (retVal);
}
100056fa:	4770      	bx	lr

100056fc <Cy_SysClk_ClkPathMuxGetFrequency>:


uint32_t Cy_SysClk_ClkPathMuxGetFrequency(uint32_t clkPath)
{
100056fc:	b508      	push	{r3, lr}
    CY_ASSERT_L1(clkPath < CY_SRSS_NUM_CLKPATH);

    uint32_t freq = 0UL;    /* The path mux output frequency in Hz, 0 = an unknown frequency */

    /* Get the frequency of the source, i.e., the path mux input */
    switch(Cy_SysClk_ClkPathGetSource(clkPath))
100056fe:	f7ff ffeb 	bl	100056d8 <Cy_SysClk_ClkPathGetSource>
10005702:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
10005706:	d01a      	beq.n	1000573e <Cy_SysClk_ClkPathMuxGetFrequency+0x42>
10005708:	d808      	bhi.n	1000571c <Cy_SysClk_ClkPathMuxGetFrequency+0x20>
1000570a:	2801      	cmp	r0, #1
1000570c:	d010      	beq.n	10005730 <Cy_SysClk_ClkPathMuxGetFrequency+0x34>
1000570e:	2802      	cmp	r0, #2
10005710:	d011      	beq.n	10005736 <Cy_SysClk_ClkPathMuxGetFrequency+0x3a>
10005712:	2800      	cmp	r0, #0
10005714:	4810      	ldr	r0, [pc, #64]	@ (10005758 <Cy_SysClk_ClkPathMuxGetFrequency+0x5c>)
10005716:	bf18      	it	ne
10005718:	2000      	movne	r0, #0
            /* Don't know the frequency of dsi_out, leave freq = 0UL */
            break;
    }

    return (freq);
}
1000571a:	bd08      	pop	{r3, pc}
    switch(Cy_SysClk_ClkPathGetSource(clkPath))
1000571c:	f240 1311 	movw	r3, #273	@ 0x111
10005720:	4298      	cmp	r0, r3
10005722:	d011      	beq.n	10005748 <Cy_SysClk_ClkPathMuxGetFrequency+0x4c>
10005724:	f240 1313 	movw	r3, #275	@ 0x113
10005728:	4298      	cmp	r0, r3
1000572a:	d011      	beq.n	10005750 <Cy_SysClk_ClkPathMuxGetFrequency+0x54>
    uint32_t freq = 0UL;    /* The path mux output frequency in Hz, 0 = an unknown frequency */
1000572c:	2000      	movs	r0, #0
1000572e:	e7f4      	b.n	1000571a <Cy_SysClk_ClkPathMuxGetFrequency+0x1e>
    return (cySysClkExtFreq);
10005730:	4b0a      	ldr	r3, [pc, #40]	@ (1000575c <Cy_SysClk_ClkPathMuxGetFrequency+0x60>)
10005732:	6818      	ldr	r0, [r3, #0]
            break;
10005734:	e7f1      	b.n	1000571a <Cy_SysClk_ClkPathMuxGetFrequency+0x1e>
}
10005736:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
            freq = Cy_SysClk_EcoGetFrequency();
1000573a:	f7ff bf99 	b.w	10005670 <Cy_SysClk_EcoGetFrequency>
            freq = (0UL != (SRSS_CLK_ILO_CONFIG & SRSS_CLK_ILO_CONFIG_ENABLE_Msk)) ? CY_SYSCLK_ILO_FREQ : 0UL;
1000573e:	4b08      	ldr	r3, [pc, #32]	@ (10005760 <Cy_SysClk_ClkPathMuxGetFrequency+0x64>)
10005740:	f8d3 050c 	ldr.w	r0, [r3, #1292]	@ 0x50c
            freq = (0UL != (SRSS_CLK_PILO_CONFIG & SRSS_CLK_PILO_CONFIG_PILO_EN_Msk)) ? CY_SYSCLK_PILO_FREQ : 0UL;
10005744:	0fc0      	lsrs	r0, r0, #31
10005746:	e001      	b.n	1000574c <Cy_SysClk_ClkPathMuxGetFrequency+0x50>
            freq = (Cy_SysClk_WcoOkay()) ? CY_SYSCLK_WCO_FREQ : 0UL;
10005748:	f7ff ff36 	bl	100055b8 <Cy_SysClk_WcoOkay>
            freq = (0UL != (SRSS_CLK_PILO_CONFIG & SRSS_CLK_PILO_CONFIG_PILO_EN_Msk)) ? CY_SYSCLK_PILO_FREQ : 0UL;
1000574c:	03c0      	lsls	r0, r0, #15
1000574e:	e7e4      	b.n	1000571a <Cy_SysClk_ClkPathMuxGetFrequency+0x1e>
10005750:	4b03      	ldr	r3, [pc, #12]	@ (10005760 <Cy_SysClk_ClkPathMuxGetFrequency+0x64>)
10005752:	f8d3 053c 	ldr.w	r0, [r3, #1340]	@ 0x53c
10005756:	e7f5      	b.n	10005744 <Cy_SysClk_ClkPathMuxGetFrequency+0x48>
10005758:	007a1200 	.word	0x007a1200
1000575c:	08002c64 	.word	0x08002c64
10005760:	40260000 	.word	0x40260000

10005764 <Cy_SysClk_FllDisable>:
#if defined (CY_DEVICE_SECURE)
    retStatus = (cy_en_sysclk_status_t)CY_PRA_FUNCTION_CALL_RETURN_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_FLL_DISABLE, 0UL);

#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_INPUT);
10005764:	4b0b      	ldr	r3, [pc, #44]	@ (10005794 <Cy_SysClk_FllDisable+0x30>)
10005766:	f8d3 2588 	ldr.w	r2, [r3, #1416]	@ 0x588
1000576a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
1000576e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
10005772:	f8c3 2588 	str.w	r2, [r3, #1416]	@ 0x588
    SRSS_CLK_FLL_CONFIG  &= ~SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Msk;
10005776:	f8d3 2580 	ldr.w	r2, [r3, #1408]	@ 0x580
1000577a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
1000577e:	f8c3 2580 	str.w	r2, [r3, #1408]	@ 0x580
    SRSS_CLK_FLL_CONFIG4 &= ~SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Msk;
10005782:	f8d3 258c 	ldr.w	r2, [r3, #1420]	@ 0x58c
10005786:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
1000578a:	f8c3 258c 	str.w	r2, [r3, #1420]	@ 0x58c
    retStatus = (CY_SYSCLK_SUCCESS);
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    return retStatus;
}
1000578e:	2000      	movs	r0, #0
10005790:	4770      	bx	lr
10005792:	bf00      	nop
10005794:	40260000 	.word	0x40260000

10005798 <Cy_SysClk_FllManualConfigure>:
    return (_FLD2BOOL(SRSS_CLK_FLL_CONFIG_FLL_ENABLE, SRSS_CLK_FLL_CONFIG));
10005798:	4a22      	ldr	r2, [pc, #136]	@ (10005824 <Cy_SysClk_FllManualConfigure+0x8c>)
1000579a:	f8d2 3580 	ldr.w	r3, [r2, #1408]	@ 0x580
    retVal = CY_SYSCLK_INVALID_STATE;

    /* Check for errors */
    CY_ASSERT_L1(config != NULL);

    if (!Cy_SysClk_FllIsEnabled()) /* If disabled */
1000579e:	2b00      	cmp	r3, #0
{
100057a0:	b530      	push	{r4, r5, lr}
    if (!Cy_SysClk_FllIsEnabled()) /* If disabled */
100057a2:	db3d      	blt.n	10005820 <Cy_SysClk_FllManualConfigure+0x88>
    {
        /* update CLK_FLL_CONFIG register with 2 parameters; FLL_ENABLE is already 0 */
        /* asserts just check for bitfield overflow */
        CY_ASSERT_L1(config->fllMult <= (SRSS_CLK_FLL_CONFIG_FLL_MULT_Msk >> SRSS_CLK_FLL_CONFIG_FLL_MULT_Pos));

        SRSS_CLK_FLL_CONFIG = _VAL2FLD(SRSS_CLK_FLL_CONFIG_FLL_MULT, config->fllMult) |
100057a4:	6803      	ldr	r3, [r0, #0]
                             _BOOL2FLD(SRSS_CLK_FLL_CONFIG_FLL_OUTPUT_DIV, config->enableOutputDiv);
100057a6:	79c1      	ldrb	r1, [r0, #7]
        /* update CLK_FLL_CONFIG2 register with 2 parameters */
        /* asserts just check for bitfield overflow */
        CY_ASSERT_L1(config->refDiv <= (SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV_Msk >> SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV_Pos));
        CY_ASSERT_L1(config->lockTolerance <= (SRSS_CLK_FLL_CONFIG2_LOCK_TOL_Msk >> SRSS_CLK_FLL_CONFIG2_LOCK_TOL_Pos));

        SRSS_CLK_FLL_CONFIG2 = _VAL2FLD(SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV, config->refDiv) |
100057a8:	8884      	ldrh	r4, [r0, #4]
        CY_ASSERT_L1(config->pgain <= (SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN_Msk >> SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN_Pos));
        CY_ASSERT_L1(config->settlingCount <= (SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT_Msk >> SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT_Pos));

        SRSS_CLK_FLL_CONFIG3 = _VAL2FLD(SRSS_CLK_FLL_CONFIG3_FLL_LF_IGAIN, config->igain) |
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN, config->pgain) |
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT, config->settlingCount) |
100057aa:	8985      	ldrh	r5, [r0, #12]
        SRSS_CLK_FLL_CONFIG = _VAL2FLD(SRSS_CLK_FLL_CONFIG_FLL_MULT, config->fllMult) |
100057ac:	f3c3 0311 	ubfx	r3, r3, #0, #18
100057b0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
100057b4:	f8c2 3580 	str.w	r3, [r2, #1408]	@ 0x580
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG2_LOCK_TOL, config->lockTolerance);
100057b8:	491b      	ldr	r1, [pc, #108]	@ (10005828 <Cy_SysClk_FllManualConfigure+0x90>)
100057ba:	8903      	ldrh	r3, [r0, #8]
        SRSS_CLK_FLL_CONFIG2 = _VAL2FLD(SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV, config->refDiv) |
100057bc:	f3c4 040c 	ubfx	r4, r4, #0, #13
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG2_LOCK_TOL, config->lockTolerance);
100057c0:	ea01 4303 	and.w	r3, r1, r3, lsl #16
        SRSS_CLK_FLL_CONFIG2 = _VAL2FLD(SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV, config->refDiv) |
100057c4:	4323      	orrs	r3, r4
100057c6:	f8c2 3584 	str.w	r3, [r2, #1412]	@ 0x584
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN, config->pgain) |
100057ca:	7ac3      	ldrb	r3, [r0, #11]
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT, config->settlingCount) |
100057cc:	4c17      	ldr	r4, [pc, #92]	@ (1000582c <Cy_SysClk_FllManualConfigure+0x94>)
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN, config->pgain) |
100057ce:	011b      	lsls	r3, r3, #4
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT, config->settlingCount) |
100057d0:	ea04 2405 	and.w	r4, r4, r5, lsl #8
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN, config->pgain) |
100057d4:	b2db      	uxtb	r3, r3
100057d6:	4323      	orrs	r3, r4
        SRSS_CLK_FLL_CONFIG3 = _VAL2FLD(SRSS_CLK_FLL_CONFIG3_FLL_LF_IGAIN, config->igain) |
100057d8:	7a84      	ldrb	r4, [r0, #10]
100057da:	f004 040f 	and.w	r4, r4, #15
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN, config->pgain) |
100057de:	4323      	orrs	r3, r4
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, config->outputMode);
100057e0:	7b84      	ldrb	r4, [r0, #14]
100057e2:	0724      	lsls	r4, r4, #28
100057e4:	f004 5440 	and.w	r4, r4, #805306368	@ 0x30000000
                               _VAL2FLD(SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT, config->settlingCount) |
100057e8:	4323      	orrs	r3, r4
        SRSS_CLK_FLL_CONFIG3 = _VAL2FLD(SRSS_CLK_FLL_CONFIG3_FLL_LF_IGAIN, config->igain) |
100057ea:	f8c2 3588 	str.w	r3, [r2, #1416]	@ 0x588
        /* update CLK_FLL_CONFIG4 register with 1 parameter; preserve other bits */
        /* asserts just check for bitfield overflow */
        CY_ASSERT_L1(CY_SYSCLK_FLL_IS_CCO_RANGE_VALID(config->ccoRange));
        CY_ASSERT_L1(config->cco_Freq <= (SRSS_CLK_FLL_CONFIG4_CCO_FREQ_Msk >> SRSS_CLK_FLL_CONFIG4_CCO_FREQ_Pos));

        CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG4, SRSS_CLK_FLL_CONFIG4_CCO_RANGE, (uint32_t)(config->ccoRange));
100057ee:	7983      	ldrb	r3, [r0, #6]
100057f0:	f8d2 458c 	ldr.w	r4, [r2, #1420]	@ 0x58c
        CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG4, SRSS_CLK_FLL_CONFIG4_CCO_FREQ, (uint32_t)(config->cco_Freq));
100057f4:	8a00      	ldrh	r0, [r0, #16]
        CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG4, SRSS_CLK_FLL_CONFIG4_CCO_RANGE, (uint32_t)(config->ccoRange));
100057f6:	021b      	lsls	r3, r3, #8
100057f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
100057fc:	f424 64e0 	bic.w	r4, r4, #1792	@ 0x700
10005800:	4323      	orrs	r3, r4
10005802:	f8c2 358c 	str.w	r3, [r2, #1420]	@ 0x58c
        CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG4, SRSS_CLK_FLL_CONFIG4_CCO_FREQ, (uint32_t)(config->cco_Freq));
10005806:	f8d2 358c 	ldr.w	r3, [r2, #1420]	@ 0x58c
1000580a:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
1000580e:	ea01 4100 	and.w	r1, r1, r0, lsl #16
10005812:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
10005816:	4319      	orrs	r1, r3
10005818:	f8c2 158c 	str.w	r1, [r2, #1420]	@ 0x58c

        retVal = CY_SYSCLK_SUCCESS;
1000581c:	2000      	movs	r0, #0
    }

#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    return (retVal);
}
1000581e:	bd30      	pop	{r4, r5, pc}
    retVal = CY_SYSCLK_INVALID_STATE;
10005820:	4803      	ldr	r0, [pc, #12]	@ (10005830 <Cy_SysClk_FllManualConfigure+0x98>)
    return (retVal);
10005822:	e7fc      	b.n	1000581e <Cy_SysClk_FllManualConfigure+0x86>
10005824:	40260000 	.word	0x40260000
10005828:	01ff0000 	.word	0x01ff0000
1000582c:	001fff00 	.word	0x001fff00
10005830:	004a0003 	.word	0x004a0003

10005834 <Cy_SysClk_FllGetConfiguration>:

void Cy_SysClk_FllGetConfiguration(cy_stc_fll_manual_config_t *config)
{
    CY_ASSERT_L1(config != NULL);
    /* read 2 parameters from CLK_FLL_CONFIG register */
    uint32_t tempReg = SRSS_CLK_FLL_CONFIG;
10005834:	4a13      	ldr	r2, [pc, #76]	@ (10005884 <Cy_SysClk_FllGetConfiguration+0x50>)
10005836:	f8d2 3580 	ldr.w	r3, [r2, #1408]	@ 0x580
    config->fllMult         = _FLD2VAL(SRSS_CLK_FLL_CONFIG_FLL_MULT, tempReg);
1000583a:	f3c3 0111 	ubfx	r1, r3, #0, #18
1000583e:	6001      	str	r1, [r0, #0]
    config->enableOutputDiv = _FLD2BOOL(SRSS_CLK_FLL_CONFIG_FLL_OUTPUT_DIV, tempReg);
10005840:	f3c3 6300 	ubfx	r3, r3, #24, #1
10005844:	71c3      	strb	r3, [r0, #7]
    /* read 2 parameters from CLK_FLL_CONFIG2 register */
    tempReg = SRSS_CLK_FLL_CONFIG2;
10005846:	f8d2 3584 	ldr.w	r3, [r2, #1412]	@ 0x584
    config->refDiv          = (uint16_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV, tempReg);
1000584a:	f3c3 010c 	ubfx	r1, r3, #0, #13
    config->lockTolerance   = (uint16_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG2_LOCK_TOL, tempReg);
1000584e:	f3c3 4308 	ubfx	r3, r3, #16, #9
10005852:	8103      	strh	r3, [r0, #8]
    /* read 4 parameters from CLK_FLL_CONFIG3 register */
    tempReg = SRSS_CLK_FLL_CONFIG3;
10005854:	f8d2 3588 	ldr.w	r3, [r2, #1416]	@ 0x588
    config->refDiv          = (uint16_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG2_FLL_REF_DIV, tempReg);
10005858:	8081      	strh	r1, [r0, #4]
    config->igain           = (uint8_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG3_FLL_LF_IGAIN, tempReg);
1000585a:	f003 010f 	and.w	r1, r3, #15
1000585e:	7281      	strb	r1, [r0, #10]
    config->pgain           = (uint8_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG3_FLL_LF_PGAIN, tempReg);
10005860:	f3c3 1103 	ubfx	r1, r3, #4, #4
10005864:	72c1      	strb	r1, [r0, #11]
    config->settlingCount   = (uint16_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT, tempReg);
10005866:	f3c3 210c 	ubfx	r1, r3, #8, #13
    config->outputMode      = (cy_en_fll_pll_output_mode_t)((uint32_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, tempReg));
1000586a:	f3c3 7301 	ubfx	r3, r3, #28, #2
1000586e:	7383      	strb	r3, [r0, #14]
    /* read 2 parameters from CLK_FLL_CONFIG4 register */
    tempReg = SRSS_CLK_FLL_CONFIG4;
10005870:	f8d2 358c 	ldr.w	r3, [r2, #1420]	@ 0x58c
    config->settlingCount   = (uint16_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG3_SETTLING_COUNT, tempReg);
10005874:	8181      	strh	r1, [r0, #12]
    config->ccoRange        = (cy_en_fll_cco_ranges_t)((uint32_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG4_CCO_RANGE, tempReg));
10005876:	f3c3 2202 	ubfx	r2, r3, #8, #3
    config->cco_Freq        = (uint16_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG4_CCO_FREQ, tempReg);
1000587a:	f3c3 4308 	ubfx	r3, r3, #16, #9
    config->ccoRange        = (cy_en_fll_cco_ranges_t)((uint32_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG4_CCO_RANGE, tempReg));
1000587e:	7182      	strb	r2, [r0, #6]
    config->cco_Freq        = (uint16_t)_FLD2VAL(SRSS_CLK_FLL_CONFIG4_CCO_FREQ, tempReg);
10005880:	8203      	strh	r3, [r0, #16]
}
10005882:	4770      	bx	lr
10005884:	40260000 	.word	0x40260000

10005888 <Cy_SysClk_FllEnable>:


cy_en_sysclk_status_t Cy_SysClk_FllEnable(uint32_t timeoutus)
{
10005888:	b570      	push	{r4, r5, r6, lr}
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
    bool zeroTimeout = (0UL == timeoutus);

    /* first set the CCO enable bit */
    SRSS_CLK_FLL_CONFIG4 |= SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Msk;
1000588a:	4e22      	ldr	r6, [pc, #136]	@ (10005914 <Cy_SysClk_FllEnable+0x8c>)
1000588c:	f8d6 358c 	ldr.w	r3, [r6, #1420]	@ 0x58c
10005890:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
{
10005894:	4604      	mov	r4, r0
    SRSS_CLK_FLL_CONFIG4 |= SRSS_CLK_FLL_CONFIG4_CCO_ENABLE_Msk;
10005896:	f8c6 358c 	str.w	r3, [r6, #1420]	@ 0x58c

    /* Wait until CCO is ready */
    while((!_FLD2BOOL(SRSS_CLK_FLL_STATUS_CCO_READY, SRSS_CLK_FLL_STATUS)) && /* if cco_ready == 0 */ (0UL != timeoutus))
1000589a:	4605      	mov	r5, r0
1000589c:	f8d6 3590 	ldr.w	r3, [r6, #1424]	@ 0x590
100058a0:	075a      	lsls	r2, r3, #29
100058a2:	d400      	bmi.n	100058a6 <Cy_SysClk_FllEnable+0x1e>
100058a4:	b9e5      	cbnz	r5, 100058e0 <Cy_SysClk_FllEnable+0x58>
        Cy_SysLib_DelayUs(1U);
         timeoutus--;
    }

    /* Set the FLL bypass mode to FLL_REF */
    CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_INPUT);
100058a6:	f8d6 3588 	ldr.w	r3, [r6, #1416]	@ 0x588
100058aa:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
100058ae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
100058b2:	f8c6 3588 	str.w	r3, [r6, #1416]	@ 0x588

    /* Set the FLL enable bit, if CCO is ready */
    if (zeroTimeout || (0UL != timeoutus))
100058b6:	b104      	cbz	r4, 100058ba <Cy_SysClk_FllEnable+0x32>
100058b8:	b135      	cbz	r5, 100058c8 <Cy_SysClk_FllEnable+0x40>
    {
        SRSS_CLK_FLL_CONFIG |= SRSS_CLK_FLL_CONFIG_FLL_ENABLE_Msk;
100058ba:	4a16      	ldr	r2, [pc, #88]	@ (10005914 <Cy_SysClk_FllEnable+0x8c>)
100058bc:	f8d2 3580 	ldr.w	r3, [r2, #1408]	@ 0x580
100058c0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
100058c4:	f8c2 3580 	str.w	r3, [r2, #1408]	@ 0x580
    return (_FLD2BOOL(SRSS_CLK_FLL_STATUS_LOCKED, SRSS_CLK_FLL_STATUS));
100058c8:	4e12      	ldr	r6, [pc, #72]	@ (10005914 <Cy_SysClk_FllEnable+0x8c>)
100058ca:	f8d6 3590 	ldr.w	r3, [r6, #1424]	@ 0x590
    }

    /* now do the timeout wait for FLL_STATUS, bit LOCKED */
    while((!Cy_SysClk_FllLocked()) && /* if locked == 0 */(0UL != timeoutus))
100058ce:	07db      	lsls	r3, r3, #31
100058d0:	d410      	bmi.n	100058f4 <Cy_SysClk_FllEnable+0x6c>
100058d2:	b955      	cbnz	r5, 100058ea <Cy_SysClk_FllEnable+0x62>
    {
        Cy_SysLib_DelayUs(1U);
        timeoutus--;
    }

    if (zeroTimeout || (0UL != timeoutus))
100058d4:	b18c      	cbz	r4, 100058fa <Cy_SysClk_FllEnable+0x72>
        CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT);
    }
    else
    {
        /* If lock doesn't occur, FLL is stopped */
        (void)Cy_SysClk_FllDisable();
100058d6:	f7ff ff45 	bl	10005764 <Cy_SysClk_FllDisable>
    }

    retStatus = ((zeroTimeout || (0UL != timeoutus)) ? CY_SYSCLK_SUCCESS : CY_SYSCLK_TIMEOUT);
100058da:	4c0f      	ldr	r4, [pc, #60]	@ (10005918 <Cy_SysClk_FllEnable+0x90>)
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    return retStatus;
}
100058dc:	4620      	mov	r0, r4
100058de:	bd70      	pop	{r4, r5, r6, pc}
        Cy_SysLib_DelayUs(1U);
100058e0:	2001      	movs	r0, #1
100058e2:	f000 fb0d 	bl	10005f00 <Cy_SysLib_DelayUs>
         timeoutus--;
100058e6:	3d01      	subs	r5, #1
100058e8:	e7d8      	b.n	1000589c <Cy_SysClk_FllEnable+0x14>
        Cy_SysLib_DelayUs(1U);
100058ea:	2001      	movs	r0, #1
100058ec:	f000 fb08 	bl	10005f00 <Cy_SysLib_DelayUs>
        timeoutus--;
100058f0:	3d01      	subs	r5, #1
100058f2:	e7ea      	b.n	100058ca <Cy_SysClk_FllEnable+0x42>
    if (zeroTimeout || (0UL != timeoutus))
100058f4:	b10c      	cbz	r4, 100058fa <Cy_SysClk_FllEnable+0x72>
100058f6:	2d00      	cmp	r5, #0
100058f8:	d0ed      	beq.n	100058d6 <Cy_SysClk_FllEnable+0x4e>
        CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT);
100058fa:	f8d6 3588 	ldr.w	r3, [r6, #1416]	@ 0x588
100058fe:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
10005902:	f8c6 3588 	str.w	r3, [r6, #1416]	@ 0x588
    retStatus = ((zeroTimeout || (0UL != timeoutus)) ? CY_SYSCLK_SUCCESS : CY_SYSCLK_TIMEOUT);
10005906:	2c00      	cmp	r4, #0
10005908:	d0e8      	beq.n	100058dc <Cy_SysClk_FllEnable+0x54>
1000590a:	2d00      	cmp	r5, #0
1000590c:	4c02      	ldr	r4, [pc, #8]	@ (10005918 <Cy_SysClk_FllEnable+0x90>)
1000590e:	bf18      	it	ne
10005910:	2400      	movne	r4, #0
10005912:	e7e3      	b.n	100058dc <Cy_SysClk_FllEnable+0x54>
10005914:	40260000 	.word	0x40260000
10005918:	004a0002 	.word	0x004a0002

1000591c <Cy_SysClk_PllIsEnabled>:

bool Cy_SysClk_PllIsEnabled(uint32_t clkPath)
{
    clkPath--; /* to correctly access PLL config and status registers structures */
    CY_ASSERT_L1(clkPath < CY_SRSS_NUM_PLL);
    return (_FLD2BOOL(SRSS_CLK_PLL_CONFIG_ENABLE, SRSS_CLK_PLL_CONFIG[clkPath]));
1000591c:	4b03      	ldr	r3, [pc, #12]	@ (1000592c <Cy_SysClk_PllIsEnabled+0x10>)
1000591e:	f200 107f 	addw	r0, r0, #383	@ 0x17f
10005922:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
10005926:	0fc0      	lsrs	r0, r0, #31
10005928:	4770      	bx	lr
1000592a:	bf00      	nop
1000592c:	40260000 	.word	0x40260000

10005930 <Cy_SysClk_PllDisable>:
#endif /* ((CY_CPU_CORTEX_M4) && (defined(CY_DEVICE_SECURE))) */
}


cy_en_sysclk_status_t Cy_SysClk_PllDisable(uint32_t clkPath)
{
10005930:	b510      	push	{r4, lr}
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    clkPath--; /* to correctly access PLL config and status registers structures */
    if (clkPath < CY_SRSS_NUM_PLL)
10005932:	4b10      	ldr	r3, [pc, #64]	@ (10005974 <Cy_SysClk_PllDisable+0x44>)
10005934:	681b      	ldr	r3, [r3, #0]
10005936:	f893 2043 	ldrb.w	r2, [r3, #67]	@ 0x43
    clkPath--; /* to correctly access PLL config and status registers structures */
1000593a:	1e43      	subs	r3, r0, #1
    if (clkPath < CY_SRSS_NUM_PLL)
1000593c:	429a      	cmp	r2, r3
1000593e:	d917      	bls.n	10005970 <Cy_SysClk_PllDisable+0x40>
#if defined (CY_DEVICE_SECURE)
        retVal = (cy_en_sysclk_status_t)CY_PRA_FUNCTION_CALL_RETURN_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_PLL_DISABLE, (clkPath + 1U));
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
        /* First bypass PLL */
        CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_INPUT);
10005940:	0080      	lsls	r0, r0, #2
10005942:	f100 4480 	add.w	r4, r0, #1073741824	@ 0x40000000
10005946:	f504 1418 	add.w	r4, r4, #2490368	@ 0x260000
        /* Wait at least 6 PLL clock cycles */
        Cy_SysLib_DelayUs(1U);
1000594a:	2001      	movs	r0, #1
        CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_INPUT);
1000594c:	f8d4 35fc 	ldr.w	r3, [r4, #1532]	@ 0x5fc
10005950:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
10005954:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
10005958:	f8c4 35fc 	str.w	r3, [r4, #1532]	@ 0x5fc
        Cy_SysLib_DelayUs(1U);
1000595c:	f000 fad0 	bl	10005f00 <Cy_SysLib_DelayUs>
        /* And now disable the PLL itself */
        SRSS_CLK_PLL_CONFIG[clkPath] &= ~SRSS_CLK_PLL_CONFIG_ENABLE_Msk;
10005960:	f8d4 35fc 	ldr.w	r3, [r4, #1532]	@ 0x5fc
10005964:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
10005968:	f8c4 35fc 	str.w	r3, [r4, #1532]	@ 0x5fc
        retVal = CY_SYSCLK_SUCCESS;
1000596c:	2000      	movs	r0, #0
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    }
    return (retVal);
}
1000596e:	bd10      	pop	{r4, pc}
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
10005970:	4801      	ldr	r0, [pc, #4]	@ (10005978 <Cy_SysClk_PllDisable+0x48>)
    return (retVal);
10005972:	e7fc      	b.n	1000596e <Cy_SysClk_PllDisable+0x3e>
10005974:	08002c40 	.word	0x08002c40
10005978:	004a0001 	.word	0x004a0001

1000597c <Cy_SysClk_PllManualConfigure>:
    return (retVal);
}


cy_en_sysclk_status_t Cy_SysClk_PllManualConfigure(uint32_t clkPath, const cy_stc_pll_manual_config_t *config)
{
1000597c:	b570      	push	{r4, r5, r6, lr}
    cy_en_sysclk_status_t retVal = CY_SYSCLK_SUCCESS;

    /* check for errors */
    if (clkPath > CY_SRSS_NUM_PLL) /* invalid clock path number */
1000597e:	4b21      	ldr	r3, [pc, #132]	@ (10005a04 <Cy_SysClk_PllManualConfigure+0x88>)
10005980:	681b      	ldr	r3, [r3, #0]
10005982:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
10005986:	4283      	cmp	r3, r0
{
10005988:	4604      	mov	r4, r0
    if (clkPath > CY_SRSS_NUM_PLL) /* invalid clock path number */
1000598a:	d201      	bcs.n	10005990 <Cy_SysClk_PllManualConfigure+0x14>
    {
        retVal = CY_SYSCLK_BAD_PARAM;
1000598c:	481e      	ldr	r0, [pc, #120]	@ (10005a08 <Cy_SysClk_PllManualConfigure+0x8c>)
        CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, (uint32_t)config->outputMode);
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    }

    return (retVal);
}
1000598e:	bd70      	pop	{r4, r5, r6, pc}
    else if (Cy_SysClk_PllIsEnabled(clkPath))
10005990:	f7ff ffc4 	bl	1000591c <Cy_SysClk_PllIsEnabled>
10005994:	bb80      	cbnz	r0, 100059f8 <Cy_SysClk_PllManualConfigure+0x7c>
    else if ((config->outputDiv    < CY_SYSCLK_PLL_MIN_OUTPUT_DIV) || (CY_SYSCLK_PLL_MAX_OUTPUT_DIV < config->outputDiv)    ||
10005996:	7888      	ldrb	r0, [r1, #2]
10005998:	1e83      	subs	r3, r0, #2
1000599a:	2b0e      	cmp	r3, #14
1000599c:	d8f6      	bhi.n	1000598c <Cy_SysClk_PllManualConfigure+0x10>
             (config->referenceDiv < CY_SYSCLK_PLL_MIN_REF_DIV)    || (CY_SYSCLK_PLL_MAX_REF_DIV    < config->referenceDiv) ||
1000599e:	784d      	ldrb	r5, [r1, #1]
    else if ((config->outputDiv    < CY_SYSCLK_PLL_MIN_OUTPUT_DIV) || (CY_SYSCLK_PLL_MAX_OUTPUT_DIV < config->outputDiv)    ||
100059a0:	1e6b      	subs	r3, r5, #1
100059a2:	2b11      	cmp	r3, #17
100059a4:	d8f2      	bhi.n	1000598c <Cy_SysClk_PllManualConfigure+0x10>
             (config->feedbackDiv  < CY_SYSCLK_PLL_MIN_FB_DIV)     || (CY_SYSCLK_PLL_MAX_FB_DIV     < config->feedbackDiv))
100059a6:	78ce      	ldrb	r6, [r1, #3]
100059a8:	780b      	ldrb	r3, [r1, #0]
100059aa:	bb3e      	cbnz	r6, 100059fc <Cy_SysClk_PllManualConfigure+0x80>
             (config->referenceDiv < CY_SYSCLK_PLL_MIN_REF_DIV)    || (CY_SYSCLK_PLL_MAX_REF_DIV    < config->referenceDiv) ||
100059ac:	2b15      	cmp	r3, #21
100059ae:	d9ed      	bls.n	1000598c <Cy_SysClk_PllManualConfigure+0x10>
             (config->feedbackDiv  < CY_SYSCLK_PLL_MIN_FB_DIV)     || (CY_SYSCLK_PLL_MAX_FB_DIV     < config->feedbackDiv))
100059b0:	2270      	movs	r2, #112	@ 0x70
100059b2:	4293      	cmp	r3, r2
100059b4:	d8ea      	bhi.n	1000598c <Cy_SysClk_PllManualConfigure+0x10>
        if (config->outputMode != CY_SYSCLK_FLLPLL_OUTPUT_INPUT)
100059b6:	790a      	ldrb	r2, [r1, #4]
100059b8:	2a02      	cmp	r2, #2
100059ba:	d00c      	beq.n	100059d6 <Cy_SysClk_PllManualConfigure+0x5a>
                _VAL2FLD(SRSS_CLK_PLL_CONFIG_FEEDBACK_DIV,  config->feedbackDiv)  |
100059bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
100059c0:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
                _VAL2FLD(SRSS_CLK_PLL_CONFIG_REFERENCE_DIV, config->referenceDiv) |
100059c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
            SRSS_CLK_PLL_CONFIG[clkPath] =
100059c8:	f204 117f 	addw	r1, r4, #383	@ 0x17f
100059cc:	480f      	ldr	r0, [pc, #60]	@ (10005a0c <Cy_SysClk_PllManualConfigure+0x90>)
                _VAL2FLD(SRSS_CLK_PLL_CONFIG_OUTPUT_DIV,    config->outputDiv)    |
100059ce:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
            SRSS_CLK_PLL_CONFIG[clkPath] =
100059d2:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
        CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, (uint32_t)config->outputMode);
100059d6:	00a0      	lsls	r0, r4, #2
100059d8:	f100 4080 	add.w	r0, r0, #1073741824	@ 0x40000000
100059dc:	f500 1018 	add.w	r0, r0, #2490368	@ 0x260000
100059e0:	0712      	lsls	r2, r2, #28
100059e2:	f8d0 35fc 	ldr.w	r3, [r0, #1532]	@ 0x5fc
100059e6:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
100059ea:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
100059ee:	431a      	orrs	r2, r3
100059f0:	f8c0 25fc 	str.w	r2, [r0, #1532]	@ 0x5fc
    cy_en_sysclk_status_t retVal = CY_SYSCLK_SUCCESS;
100059f4:	2000      	movs	r0, #0
100059f6:	e7ca      	b.n	1000598e <Cy_SysClk_PllManualConfigure+0x12>
        retVal = CY_SYSCLK_INVALID_STATE;
100059f8:	4805      	ldr	r0, [pc, #20]	@ (10005a10 <Cy_SysClk_PllManualConfigure+0x94>)
    return (retVal);
100059fa:	e7c8      	b.n	1000598e <Cy_SysClk_PllManualConfigure+0x12>
             (config->referenceDiv < CY_SYSCLK_PLL_MIN_REF_DIV)    || (CY_SYSCLK_PLL_MAX_REF_DIV    < config->referenceDiv) ||
100059fc:	2b12      	cmp	r3, #18
100059fe:	d9c5      	bls.n	1000598c <Cy_SysClk_PllManualConfigure+0x10>
             (config->feedbackDiv  < CY_SYSCLK_PLL_MIN_FB_DIV)     || (CY_SYSCLK_PLL_MAX_FB_DIV     < config->feedbackDiv))
10005a00:	2238      	movs	r2, #56	@ 0x38
10005a02:	e7d6      	b.n	100059b2 <Cy_SysClk_PllManualConfigure+0x36>
10005a04:	08002c40 	.word	0x08002c40
10005a08:	004a0001 	.word	0x004a0001
10005a0c:	40260000 	.word	0x40260000
10005a10:	004a0003 	.word	0x004a0003

10005a14 <Cy_SysClk_PllGetConfiguration>:

cy_en_sysclk_status_t Cy_SysClk_PllGetConfiguration(uint32_t clkPath, cy_stc_pll_manual_config_t *config)
{
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    clkPath--; /* to correctly access PLL config and status register structures */
    if (clkPath < CY_SRSS_NUM_PLL)
10005a14:	4a0f      	ldr	r2, [pc, #60]	@ (10005a54 <Cy_SysClk_PllGetConfiguration+0x40>)
10005a16:	6812      	ldr	r2, [r2, #0]
10005a18:	f892 2043 	ldrb.w	r2, [r2, #67]	@ 0x43
    clkPath--; /* to correctly access PLL config and status register structures */
10005a1c:	1e43      	subs	r3, r0, #1
    if (clkPath < CY_SRSS_NUM_PLL)
10005a1e:	429a      	cmp	r2, r3
10005a20:	d915      	bls.n	10005a4e <Cy_SysClk_PllGetConfiguration+0x3a>
    {
        uint32_t tempReg = SRSS_CLK_PLL_CONFIG[clkPath];
10005a22:	f200 107f 	addw	r0, r0, #383	@ 0x17f
10005a26:	4b0c      	ldr	r3, [pc, #48]	@ (10005a58 <Cy_SysClk_PllGetConfiguration+0x44>)
10005a28:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
        config->feedbackDiv  = (uint8_t)_FLD2VAL(SRSS_CLK_PLL_CONFIG_FEEDBACK_DIV,  tempReg);
10005a2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
10005a30:	700a      	strb	r2, [r1, #0]
        config->referenceDiv = (uint8_t)_FLD2VAL(SRSS_CLK_PLL_CONFIG_REFERENCE_DIV, tempReg);
10005a32:	f3c3 2204 	ubfx	r2, r3, #8, #5
10005a36:	704a      	strb	r2, [r1, #1]
        config->outputDiv    = (uint8_t)_FLD2VAL(SRSS_CLK_PLL_CONFIG_OUTPUT_DIV,    tempReg);
10005a38:	f3c3 4204 	ubfx	r2, r3, #16, #5
10005a3c:	708a      	strb	r2, [r1, #2]
        config->lfMode       =         _FLD2BOOL(SRSS_CLK_PLL_CONFIG_PLL_LF_MODE,   tempReg);
10005a3e:	f3c3 62c0 	ubfx	r2, r3, #27, #1
        config->outputMode   = (cy_en_fll_pll_output_mode_t)((uint32_t)_FLD2VAL(SRSS_CLK_PLL_CONFIG_BYPASS_SEL, tempReg));
10005a42:	f3c3 7301 	ubfx	r3, r3, #28, #2
        config->lfMode       =         _FLD2BOOL(SRSS_CLK_PLL_CONFIG_PLL_LF_MODE,   tempReg);
10005a46:	70ca      	strb	r2, [r1, #3]
        config->outputMode   = (cy_en_fll_pll_output_mode_t)((uint32_t)_FLD2VAL(SRSS_CLK_PLL_CONFIG_BYPASS_SEL, tempReg));
10005a48:	710b      	strb	r3, [r1, #4]
        retVal = CY_SYSCLK_SUCCESS;
10005a4a:	2000      	movs	r0, #0
10005a4c:	4770      	bx	lr
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
10005a4e:	4803      	ldr	r0, [pc, #12]	@ (10005a5c <Cy_SysClk_PllGetConfiguration+0x48>)
    }
    return (retVal);
}
10005a50:	4770      	bx	lr
10005a52:	bf00      	nop
10005a54:	08002c40 	.word	0x08002c40
10005a58:	40260000 	.word	0x40260000
10005a5c:	004a0001 	.word	0x004a0001

10005a60 <Cy_SysClk_PllEnable>:


cy_en_sysclk_status_t Cy_SysClk_PllEnable(uint32_t clkPath, uint32_t timeoutus)
{
10005a60:	b570      	push	{r4, r5, r6, lr}
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
    bool zeroTimeout = (timeoutus == 0UL);
    clkPath--; /* to correctly access PLL config and status registers structures */
    if (clkPath < CY_SRSS_NUM_PLL)
10005a62:	4b22      	ldr	r3, [pc, #136]	@ (10005aec <Cy_SysClk_PllEnable+0x8c>)
10005a64:	681b      	ldr	r3, [r3, #0]
10005a66:	f893 2043 	ldrb.w	r2, [r3, #67]	@ 0x43
    clkPath--; /* to correctly access PLL config and status registers structures */
10005a6a:	1e43      	subs	r3, r0, #1
    if (clkPath < CY_SRSS_NUM_PLL)
10005a6c:	429a      	cmp	r2, r3
{
10005a6e:	460d      	mov	r5, r1
    if (clkPath < CY_SRSS_NUM_PLL)
10005a70:	d93a      	bls.n	10005ae8 <Cy_SysClk_PllEnable+0x88>
        (void)zeroTimeout;
        retVal = (cy_en_sysclk_status_t)CY_PRA_FUNCTION_CALL_RETURN_PARAM(CY_PRA_MSG_TYPE_FUNC_POLICY, CY_PRA_CLK_FUNC_PLL_ENABLE, (clkPath + 1U));
#endif /* defined (CY_DEVICE_SECURE) */
#if ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE)))
        /* first set the PLL enable bit */
        SRSS_CLK_PLL_CONFIG[clkPath] |= SRSS_CLK_PLL_CONFIG_ENABLE_Msk;
10005a72:	0080      	lsls	r0, r0, #2
10005a74:	f100 4480 	add.w	r4, r0, #1073741824	@ 0x40000000
10005a78:	f504 1418 	add.w	r4, r4, #2490368	@ 0x260000

        /* now do the timeout wait for PLL_STATUS, bit LOCKED */
        while((0UL == (SRSS_CLK_PLL_STATUS_LOCKED_Msk & SRSS_CLK_PLL_STATUS[clkPath])) && (0UL != timeoutus))
10005a7c:	460e      	mov	r6, r1
        SRSS_CLK_PLL_CONFIG[clkPath] |= SRSS_CLK_PLL_CONFIG_ENABLE_Msk;
10005a7e:	f8d4 35fc 	ldr.w	r3, [r4, #1532]	@ 0x5fc
10005a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
10005a86:	f8c4 35fc 	str.w	r3, [r4, #1532]	@ 0x5fc
        while((0UL == (SRSS_CLK_PLL_STATUS_LOCKED_Msk & SRSS_CLK_PLL_STATUS[clkPath])) && (0UL != timeoutus))
10005a8a:	f8d4 363c 	ldr.w	r3, [r4, #1596]	@ 0x63c
10005a8e:	07db      	lsls	r3, r3, #31
10005a90:	d419      	bmi.n	10005ac6 <Cy_SysClk_PllEnable+0x66>
10005a92:	b99e      	cbnz	r6, 10005abc <Cy_SysClk_PllEnable+0x5c>
        {
            Cy_SysLib_DelayUs(1U);
            timeoutus--;
        }

        if (zeroTimeout || (0UL != timeoutus))
10005a94:	b1d5      	cbz	r5, 10005acc <Cy_SysClk_PllEnable+0x6c>
            retVal = CY_SYSCLK_SUCCESS;
        }
        else
        {
            /* If lock doesn't occur, then bypass PLL */
            CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_INPUT);
10005a96:	f8d4 35fc 	ldr.w	r3, [r4, #1532]	@ 0x5fc
10005a9a:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
10005a9e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
10005aa2:	f8c4 35fc 	str.w	r3, [r4, #1532]	@ 0x5fc
            /* Wait at least 6 PLL clock cycles */
            Cy_SysLib_DelayUs(1U);
10005aa6:	2001      	movs	r0, #1
10005aa8:	f000 fa2a 	bl	10005f00 <Cy_SysLib_DelayUs>
            /* And now disable the PLL itself */
            SRSS_CLK_PLL_CONFIG[clkPath] &= ~SRSS_CLK_PLL_CONFIG_ENABLE_Msk;
10005aac:	f8d4 35fc 	ldr.w	r3, [r4, #1532]	@ 0x5fc
            retVal = CY_SYSCLK_TIMEOUT;
10005ab0:	480f      	ldr	r0, [pc, #60]	@ (10005af0 <Cy_SysClk_PllEnable+0x90>)
            SRSS_CLK_PLL_CONFIG[clkPath] &= ~SRSS_CLK_PLL_CONFIG_ENABLE_Msk;
10005ab2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
10005ab6:	f8c4 35fc 	str.w	r3, [r4, #1532]	@ 0x5fc
        }
#endif /* ((CY_CPU_CORTEX_M0P) || (!defined(CY_DEVICE_SECURE))) */
    }
    return (retVal);
}
10005aba:	bd70      	pop	{r4, r5, r6, pc}
            Cy_SysLib_DelayUs(1U);
10005abc:	2001      	movs	r0, #1
10005abe:	f000 fa1f 	bl	10005f00 <Cy_SysLib_DelayUs>
            timeoutus--;
10005ac2:	3e01      	subs	r6, #1
10005ac4:	e7e1      	b.n	10005a8a <Cy_SysClk_PllEnable+0x2a>
        if (zeroTimeout || (0UL != timeoutus))
10005ac6:	b10d      	cbz	r5, 10005acc <Cy_SysClk_PllEnable+0x6c>
10005ac8:	2e00      	cmp	r6, #0
10005aca:	d0e4      	beq.n	10005a96 <Cy_SysClk_PllEnable+0x36>
            if ((uint32_t)CY_SYSCLK_FLLPLL_OUTPUT_INPUT == (uint32_t)_FLD2VAL(SRSS_CLK_PLL_CONFIG_BYPASS_SEL, SRSS_CLK_PLL_CONFIG[clkPath]))
10005acc:	f8d4 35fc 	ldr.w	r3, [r4, #1532]	@ 0x5fc
10005ad0:	f3c3 7301 	ubfx	r3, r3, #28, #2
10005ad4:	2b02      	cmp	r3, #2
10005ad6:	d105      	bne.n	10005ae4 <Cy_SysClk_PllEnable+0x84>
                CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[clkPath], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT);
10005ad8:	f8d4 35fc 	ldr.w	r3, [r4, #1532]	@ 0x5fc
10005adc:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
10005ae0:	f8c4 35fc 	str.w	r3, [r4, #1532]	@ 0x5fc
            retVal = CY_SYSCLK_SUCCESS;
10005ae4:	2000      	movs	r0, #0
    return (retVal);
10005ae6:	e7e8      	b.n	10005aba <Cy_SysClk_PllEnable+0x5a>
    cy_en_sysclk_status_t retVal = CY_SYSCLK_BAD_PARAM;
10005ae8:	4802      	ldr	r0, [pc, #8]	@ (10005af4 <Cy_SysClk_PllEnable+0x94>)
10005aea:	e7e6      	b.n	10005aba <Cy_SysClk_PllEnable+0x5a>
10005aec:	08002c40 	.word	0x08002c40
10005af0:	004a0002 	.word	0x004a0002
10005af4:	004a0001 	.word	0x004a0001

10005af8 <Cy_SysClk_DeepSleepCallback>:

    (void)callbackParams; /* Suppress "not used" warning */
    (void)changedSourcePaths;
    (void)pllAutoModes;

    switch (mode)
10005af8:	3901      	subs	r1, #1
{
10005afa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    switch (mode)
10005afe:	2907      	cmp	r1, #7
10005b00:	f200 80d0 	bhi.w	10005ca4 <Cy_SysClk_DeepSleepCallback+0x1ac>
10005b04:	e8df f001 	tbb	[pc, r1]
10005b08:	13ce0d04 	.word	0x13ce0d04
10005b0c:	6ececece 	.word	0x6ececece
    {
        case CY_SYSPM_CHECK_READY:
            /* Don't allow entry into Deep Sleep mode if currently measuring a frequency */
            if (!clkCounting)
10005b10:	4b71      	ldr	r3, [pc, #452]	@ (10005cd8 <Cy_SysClk_DeepSleepCallback+0x1e0>)
10005b12:	781a      	ldrb	r2, [r3, #0]
10005b14:	2a00      	cmp	r2, #0
10005b16:	f040 80c5 	bne.w	10005ca4 <Cy_SysClk_DeepSleepCallback+0x1ac>
            {
                /* Indicating that we can go into Deep Sleep.
                 * Prevent starting a new clock measurement until
                 * after we've come back from Deep Sleep.
                 */
                preventCounting = true;
10005b1a:	4b70      	ldr	r3, [pc, #448]	@ (10005cdc <Cy_SysClk_DeepSleepCallback+0x1e4>)
10005b1c:	2101      	movs	r1, #1
                else
                {
                    retVal = CY_SYSPM_SUCCESS;
                }

                preventCounting = false; /* Allow clock measurement */
10005b1e:	7019      	strb	r1, [r3, #0]
#endif /* ((CY_CPU_CORTEX_M4) && (defined(CY_DEVICE_SECURE))) */
            }
            break;
10005b20:	e002      	b.n	10005b28 <Cy_SysClk_DeepSleepCallback+0x30>
            preventCounting = false;
10005b22:	4b6e      	ldr	r3, [pc, #440]	@ (10005cdc <Cy_SysClk_DeepSleepCallback+0x1e4>)
10005b24:	2200      	movs	r2, #0
10005b26:	701a      	strb	r2, [r3, #0]
            break;
    }

    return (retVal);

}
10005b28:	4610      	mov	r0, r2
10005b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return (_FLD2BOOL(SRSS_CLK_FLL_CONFIG_FLL_ENABLE, SRSS_CLK_FLL_CONFIG));
10005b2e:	4b6c      	ldr	r3, [pc, #432]	@ (10005ce0 <Cy_SysClk_DeepSleepCallback+0x1e8>)
                changedSourcePaths = 0U;
10005b30:	4c6c      	ldr	r4, [pc, #432]	@ (10005ce4 <Cy_SysClk_DeepSleepCallback+0x1ec>)
    return (_FLD2BOOL(SRSS_CLK_FLL_CONFIG_FLL_ENABLE, SRSS_CLK_FLL_CONFIG));
10005b32:	f8d3 3580 	ldr.w	r3, [r3, #1408]	@ 0x580
                pllAutoModes = 0U;
10005b36:	4d6c      	ldr	r5, [pc, #432]	@ (10005ce8 <Cy_SysClk_DeepSleepCallback+0x1f0>)
                changedSourcePaths = 0U;
10005b38:	2200      	movs	r2, #0
                    if ((0UL == fllpll) ? Cy_SysClk_FllIsEnabled() : Cy_SysClk_PllIsEnabled(fllpll))
10005b3a:	4293      	cmp	r3, r2
                changedSourcePaths = 0U;
10005b3c:	8022      	strh	r2, [r4, #0]
                pllAutoModes = 0U;
10005b3e:	802a      	strh	r2, [r5, #0]
                    if ((0UL == fllpll) ? Cy_SysClk_FllIsEnabled() : Cy_SysClk_PllIsEnabled(fllpll))
10005b40:	db0d      	blt.n	10005b5e <Cy_SysClk_DeepSleepCallback+0x66>
                for (fllpll = 0UL; fllpll <= CY_SRSS_NUM_PLL; fllpll++)
10005b42:	496a      	ldr	r1, [pc, #424]	@ (10005cec <Cy_SysClk_DeepSleepCallback+0x1f4>)
10005b44:	680b      	ldr	r3, [r1, #0]
10005b46:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
10005b4a:	3201      	adds	r2, #1
10005b4c:	4293      	cmp	r3, r2
10005b4e:	d201      	bcs.n	10005b54 <Cy_SysClk_DeepSleepCallback+0x5c>
                retVal = CY_SYSPM_SUCCESS;
10005b50:	2200      	movs	r2, #0
10005b52:	e7e9      	b.n	10005b28 <Cy_SysClk_DeepSleepCallback+0x30>
                    if ((0UL == fllpll) ? Cy_SysClk_FllIsEnabled() : Cy_SysClk_PllIsEnabled(fllpll))
10005b54:	4610      	mov	r0, r2
10005b56:	f7ff fee1 	bl	1000591c <Cy_SysClk_PllIsEnabled>
10005b5a:	2800      	cmp	r0, #0
10005b5c:	d0f2      	beq.n	10005b44 <Cy_SysClk_DeepSleepCallback+0x4c>
                        if (Cy_SysClk_ClkPathGetSource(fllpll) == CY_SYSCLK_CLKPATH_IN_ECO)
10005b5e:	4610      	mov	r0, r2
10005b60:	f7ff fdba 	bl	100056d8 <Cy_SysClk_ClkPathGetSource>
10005b64:	2802      	cmp	r0, #2
10005b66:	d131      	bne.n	10005bcc <Cy_SysClk_DeepSleepCallback+0xd4>
                            if (0UL == fllpll)
10005b68:	b992      	cbnz	r2, 10005b90 <Cy_SysClk_DeepSleepCallback+0x98>
                                CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_INPUT);
10005b6a:	495d      	ldr	r1, [pc, #372]	@ (10005ce0 <Cy_SysClk_DeepSleepCallback+0x1e8>)
10005b6c:	f8d1 3588 	ldr.w	r3, [r1, #1416]	@ 0x588
10005b70:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
10005b74:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
10005b78:	f8c1 3588 	str.w	r3, [r1, #1416]	@ 0x588
                            (void)Cy_SysClk_ClkPathSetSource(fllpll, CY_SYSCLK_CLKPATH_IN_IMO);
10005b7c:	2100      	movs	r1, #0
10005b7e:	4610      	mov	r0, r2
10005b80:	f7ff fd82 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
                            changedSourcePaths |= (uint16_t)(1UL << fllpll);
10005b84:	8821      	ldrh	r1, [r4, #0]
10005b86:	2301      	movs	r3, #1
10005b88:	4093      	lsls	r3, r2
10005b8a:	430b      	orrs	r3, r1
10005b8c:	8023      	strh	r3, [r4, #0]
10005b8e:	e7d8      	b.n	10005b42 <Cy_SysClk_DeepSleepCallback+0x4a>
                                if (((uint32_t)CY_SYSCLK_FLLPLL_OUTPUT_AUTO  == _FLD2VAL(SRSS_CLK_PLL_CONFIG_BYPASS_SEL, SRSS_CLK_PLL_CONFIG[fllpll - 1UL])) ||
10005b90:	0093      	lsls	r3, r2, #2
10005b92:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
10005b96:	f503 1318 	add.w	r3, r3, #2490368	@ 0x260000
10005b9a:	f8d3 15fc 	ldr.w	r1, [r3, #1532]	@ 0x5fc
10005b9e:	f011 5f40 	tst.w	r1, #805306368	@ 0x30000000
10005ba2:	d005      	beq.n	10005bb0 <Cy_SysClk_DeepSleepCallback+0xb8>
                                    ((uint32_t)CY_SYSCLK_FLLPLL_OUTPUT_AUTO1 == _FLD2VAL(SRSS_CLK_PLL_CONFIG_BYPASS_SEL, SRSS_CLK_PLL_CONFIG[fllpll - 1UL])))
10005ba4:	f8d3 15fc 	ldr.w	r1, [r3, #1532]	@ 0x5fc
10005ba8:	f3c1 7101 	ubfx	r1, r1, #28, #2
                                if (((uint32_t)CY_SYSCLK_FLLPLL_OUTPUT_AUTO  == _FLD2VAL(SRSS_CLK_PLL_CONFIG_BYPASS_SEL, SRSS_CLK_PLL_CONFIG[fllpll - 1UL])) ||
10005bac:	2901      	cmp	r1, #1
10005bae:	d104      	bne.n	10005bba <Cy_SysClk_DeepSleepCallback+0xc2>
                                    pllAutoModes |= (uint16_t)(1UL << fllpll);
10005bb0:	8828      	ldrh	r0, [r5, #0]
10005bb2:	2101      	movs	r1, #1
10005bb4:	4091      	lsls	r1, r2
10005bb6:	4301      	orrs	r1, r0
10005bb8:	8029      	strh	r1, [r5, #0]
                                CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[fllpll - 1UL], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_INPUT);
10005bba:	f8d3 15fc 	ldr.w	r1, [r3, #1532]	@ 0x5fc
10005bbe:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
10005bc2:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
10005bc6:	f8c3 15fc 	str.w	r1, [r3, #1532]	@ 0x5fc
10005bca:	e7d7      	b.n	10005b7c <Cy_SysClk_DeepSleepCallback+0x84>
                        else if (0UL == fllpll)
10005bcc:	2a00      	cmp	r2, #0
10005bce:	d1b8      	bne.n	10005b42 <Cy_SysClk_DeepSleepCallback+0x4a>
                            CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_INPUT);
10005bd0:	4943      	ldr	r1, [pc, #268]	@ (10005ce0 <Cy_SysClk_DeepSleepCallback+0x1e8>)
10005bd2:	f8d1 3588 	ldr.w	r3, [r1, #1416]	@ 0x588
10005bd6:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
10005bda:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
10005bde:	f8c1 3588 	str.w	r3, [r1, #1416]	@ 0x588
10005be2:	e7ae      	b.n	10005b42 <Cy_SysClk_DeepSleepCallback+0x4a>
                if (0U != changedSourcePaths)
10005be4:	4b3f      	ldr	r3, [pc, #252]	@ (10005ce4 <Cy_SysClk_DeepSleepCallback+0x1ec>)
10005be6:	881e      	ldrh	r6, [r3, #0]
10005be8:	b98e      	cbnz	r6, 10005c0e <Cy_SysClk_DeepSleepCallback+0x116>
    return (_FLD2BOOL(SRSS_CLK_FLL_CONFIG_FLL_ENABLE, SRSS_CLK_FLL_CONFIG));
10005bea:	4b3d      	ldr	r3, [pc, #244]	@ (10005ce0 <Cy_SysClk_DeepSleepCallback+0x1e8>)
10005bec:	f8d3 2580 	ldr.w	r2, [r3, #1408]	@ 0x580
                else if (Cy_SysClk_FllIsEnabled())
10005bf0:	2a00      	cmp	r2, #0
10005bf2:	db4c      	blt.n	10005c8e <Cy_SysClk_DeepSleepCallback+0x196>
                        retVal = CY_SYSPM_SUCCESS;
10005bf4:	2200      	movs	r2, #0
10005bf6:	e007      	b.n	10005c08 <Cy_SysClk_DeepSleepCallback+0x110>
                        timeout--;
10005bf8:	3c01      	subs	r4, #1
                    while ((CY_SYSCLK_ECOSTAT_STABLE != Cy_SysClk_EcoGetStatus()) && (0UL != timeout))
10005bfa:	f7ff fd29 	bl	10005650 <Cy_SysClk_EcoGetStatus>
10005bfe:	2802      	cmp	r0, #2
10005c00:	d007      	beq.n	10005c12 <Cy_SysClk_DeepSleepCallback+0x11a>
10005c02:	2c00      	cmp	r4, #0
10005c04:	d1f8      	bne.n	10005bf8 <Cy_SysClk_DeepSleepCallback+0x100>
                retVal = CY_SYSPM_TIMEOUT;
10005c06:	4a3a      	ldr	r2, [pc, #232]	@ (10005cf0 <Cy_SysClk_DeepSleepCallback+0x1f8>)
                preventCounting = false; /* Allow clock measurement */
10005c08:	4b34      	ldr	r3, [pc, #208]	@ (10005cdc <Cy_SysClk_DeepSleepCallback+0x1e4>)
10005c0a:	2100      	movs	r1, #0
10005c0c:	e787      	b.n	10005b1e <Cy_SysClk_DeepSleepCallback+0x26>
                uint32_t timeout = TIMEOUT;
10005c0e:	4c39      	ldr	r4, [pc, #228]	@ (10005cf4 <Cy_SysClk_DeepSleepCallback+0x1fc>)
10005c10:	e7f3      	b.n	10005bfa <Cy_SysClk_DeepSleepCallback+0x102>
                    if (0UL != timeout)
10005c12:	2c00      	cmp	r4, #0
10005c14:	d0f7      	beq.n	10005c06 <Cy_SysClk_DeepSleepCallback+0x10e>
                retVal = CY_SYSPM_TIMEOUT;
10005c16:	4a36      	ldr	r2, [pc, #216]	@ (10005cf0 <Cy_SysClk_DeepSleepCallback+0x1f8>)
                                        if (0U != (pllAutoModes & (uint16_t)(1UL << fllpll)))
10005c18:	f8df 90cc 	ldr.w	r9, [pc, #204]	@ 10005ce8 <Cy_SysClk_DeepSleepCallback+0x1f0>
    return (_FLD2BOOL(SRSS_CLK_FLL_STATUS_LOCKED, SRSS_CLK_FLL_STATUS));
10005c1c:	4f30      	ldr	r7, [pc, #192]	@ (10005ce0 <Cy_SysClk_DeepSleepCallback+0x1e8>)
                        for (fllpll = 0UL; fllpll <= CY_SRSS_NUM_PLL; fllpll++)
10005c1e:	f8df 80cc 	ldr.w	r8, [pc, #204]	@ 10005cec <Cy_SysClk_DeepSleepCallback+0x1f4>
10005c22:	2500      	movs	r5, #0
                            if (0U != (changedSourcePaths & (uint16_t)(1UL << fllpll)))
10005c24:	2301      	movs	r3, #1
10005c26:	40ab      	lsls	r3, r5
10005c28:	4233      	tst	r3, r6
10005c2a:	fa1f fa83 	uxth.w	sl, r3
10005c2e:	d017      	beq.n	10005c60 <Cy_SysClk_DeepSleepCallback+0x168>
                                (void)Cy_SysClk_ClkPathSetSource(fllpll, CY_SYSCLK_CLKPATH_IN_ECO);
10005c30:	2102      	movs	r1, #2
10005c32:	4628      	mov	r0, r5
10005c34:	f7ff fd28 	bl	10005688 <Cy_SysClk_ClkPathSetSource>
                                if (0UL == fllpll)
10005c38:	b165      	cbz	r5, 10005c54 <Cy_SysClk_DeepSleepCallback+0x15c>
10005c3a:	00ab      	lsls	r3, r5, #2
10005c3c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
10005c40:	f503 1318 	add.w	r3, r3, #2490368	@ 0x260000
    return (_FLD2BOOL(SRSS_CLK_PLL_STATUS_LOCKED, SRSS_CLK_PLL_STATUS[clkPath]));
10005c44:	f8d3 163c 	ldr.w	r1, [r3, #1596]	@ 0x63c
                                    while ((!Cy_SysClk_PllLocked(fllpll)) && (0UL != timeout))
10005c48:	07c8      	lsls	r0, r1, #31
10005c4a:	d437      	bmi.n	10005cbc <Cy_SysClk_DeepSleepCallback+0x1c4>
10005c4c:	b144      	cbz	r4, 10005c60 <Cy_SysClk_DeepSleepCallback+0x168>
                                        timeout--;
10005c4e:	3c01      	subs	r4, #1
10005c50:	e7f8      	b.n	10005c44 <Cy_SysClk_DeepSleepCallback+0x14c>
                                        timeout--;
10005c52:	3c01      	subs	r4, #1
    return (_FLD2BOOL(SRSS_CLK_FLL_STATUS_LOCKED, SRSS_CLK_FLL_STATUS));
10005c54:	f8d7 3590 	ldr.w	r3, [r7, #1424]	@ 0x590
                                    while ((!Cy_SysClk_FllLocked()) && (0UL != timeout))
10005c58:	07db      	lsls	r3, r3, #31
10005c5a:	d425      	bmi.n	10005ca8 <Cy_SysClk_DeepSleepCallback+0x1b0>
10005c5c:	2c00      	cmp	r4, #0
10005c5e:	d1f8      	bne.n	10005c52 <Cy_SysClk_DeepSleepCallback+0x15a>
                        for (fllpll = 0UL; fllpll <= CY_SRSS_NUM_PLL; fllpll++)
10005c60:	f8d8 3000 	ldr.w	r3, [r8]
10005c64:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
10005c68:	3501      	adds	r5, #1
10005c6a:	42ab      	cmp	r3, r5
10005c6c:	d2da      	bcs.n	10005c24 <Cy_SysClk_DeepSleepCallback+0x12c>
10005c6e:	e7cb      	b.n	10005c08 <Cy_SysClk_DeepSleepCallback+0x110>
                                            CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[fllpll - 1UL], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT);
10005c70:	f8d3 15fc 	ldr.w	r1, [r3, #1532]	@ 0x5fc
10005c74:	f041 5140 	orr.w	r1, r1, #805306368	@ 0x30000000
10005c78:	f8c3 15fc 	str.w	r1, [r3, #1532]	@ 0x5fc
10005c7c:	e7f0      	b.n	10005c60 <Cy_SysClk_DeepSleepCallback+0x168>
                        timeout--;
10005c7e:	3a01      	subs	r2, #1
    return (_FLD2BOOL(SRSS_CLK_FLL_STATUS_LOCKED, SRSS_CLK_FLL_STATUS));
10005c80:	f8d3 1590 	ldr.w	r1, [r3, #1424]	@ 0x590
                    while ((!Cy_SysClk_FllLocked()) && (0UL != timeout))
10005c84:	07c9      	lsls	r1, r1, #31
10005c86:	d404      	bmi.n	10005c92 <Cy_SysClk_DeepSleepCallback+0x19a>
10005c88:	2a00      	cmp	r2, #0
10005c8a:	d1f8      	bne.n	10005c7e <Cy_SysClk_DeepSleepCallback+0x186>
10005c8c:	e7bb      	b.n	10005c06 <Cy_SysClk_DeepSleepCallback+0x10e>
                uint32_t timeout = TIMEOUT;
10005c8e:	4a19      	ldr	r2, [pc, #100]	@ (10005cf4 <Cy_SysClk_DeepSleepCallback+0x1fc>)
10005c90:	e7f6      	b.n	10005c80 <Cy_SysClk_DeepSleepCallback+0x188>
                    if (0UL != timeout)
10005c92:	2a00      	cmp	r2, #0
10005c94:	d0b7      	beq.n	10005c06 <Cy_SysClk_DeepSleepCallback+0x10e>
                        CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT);
10005c96:	f8d3 2588 	ldr.w	r2, [r3, #1416]	@ 0x588
10005c9a:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
10005c9e:	f8c3 2588 	str.w	r2, [r3, #1416]	@ 0x588
10005ca2:	e7a7      	b.n	10005bf4 <Cy_SysClk_DeepSleepCallback+0xfc>
    cy_en_syspm_status_t retVal = CY_SYSPM_FAIL;
10005ca4:	4a14      	ldr	r2, [pc, #80]	@ (10005cf8 <Cy_SysClk_DeepSleepCallback+0x200>)
    return (retVal);
10005ca6:	e73f      	b.n	10005b28 <Cy_SysClk_DeepSleepCallback+0x30>
                                if (0UL != timeout)
10005ca8:	2c00      	cmp	r4, #0
10005caa:	d0d9      	beq.n	10005c60 <Cy_SysClk_DeepSleepCallback+0x168>
                                        CY_REG32_CLR_SET(SRSS_CLK_FLL_CONFIG3, SRSS_CLK_FLL_CONFIG3_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_OUTPUT);
10005cac:	f8d7 3588 	ldr.w	r3, [r7, #1416]	@ 0x588
10005cb0:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
10005cb4:	f8c7 3588 	str.w	r3, [r7, #1416]	@ 0x588
                                    retVal = CY_SYSPM_SUCCESS;
10005cb8:	2200      	movs	r2, #0
10005cba:	e7d1      	b.n	10005c60 <Cy_SysClk_DeepSleepCallback+0x168>
                                if (0UL != timeout)
10005cbc:	2c00      	cmp	r4, #0
10005cbe:	d0cf      	beq.n	10005c60 <Cy_SysClk_DeepSleepCallback+0x168>
                                        if (0U != (pllAutoModes & (uint16_t)(1UL << fllpll)))
10005cc0:	f8b9 2000 	ldrh.w	r2, [r9]
10005cc4:	ea1a 0202 	ands.w	r2, sl, r2
10005cc8:	d0d2      	beq.n	10005c70 <Cy_SysClk_DeepSleepCallback+0x178>
                                            CY_REG32_CLR_SET(SRSS_CLK_PLL_CONFIG[fllpll - 1UL], SRSS_CLK_PLL_CONFIG_BYPASS_SEL, CY_SYSCLK_FLLPLL_OUTPUT_AUTO);
10005cca:	f8d3 25fc 	ldr.w	r2, [r3, #1532]	@ 0x5fc
10005cce:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
10005cd2:	f8c3 25fc 	str.w	r2, [r3, #1532]	@ 0x5fc
10005cd6:	e7ef      	b.n	10005cb8 <Cy_SysClk_DeepSleepCallback+0x1c0>
10005cd8:	08002c62 	.word	0x08002c62
10005cdc:	08002c6e 	.word	0x08002c6e
10005ce0:	40260000 	.word	0x40260000
10005ce4:	08002c60 	.word	0x08002c60
10005ce8:	08002c6c 	.word	0x08002c6c
10005cec:	08002c40 	.word	0x08002c40
10005cf0:	00420002 	.word	0x00420002
10005cf4:	000f4240 	.word	0x000f4240
10005cf8:	004200ff 	.word	0x004200ff

10005cfc <Cy_SysClk_FllGetFrequency>:
    return (CY_SYSLIB_DIV_ROUND(freq, 1UL + (uint32_t)Cy_SysClk_ClkTimerGetDivider()));
}


uint32_t Cy_SysClk_FllGetFrequency(void)
{
10005cfc:	b530      	push	{r4, r5, lr}
10005cfe:	b087      	sub	sp, #28
    uint32_t oDiv;    /* FLL output divider */
    bool  enabled;    /* FLL enable status; n/a for direct */
    uint32_t freq = 0UL;    /* FLL Frequency */

    cy_stc_fll_manual_config_t fllCfg;
    Cy_SysClk_FllGetConfiguration(&fllCfg);
10005d00:	a801      	add	r0, sp, #4
10005d02:	f7ff fd97 	bl	10005834 <Cy_SysClk_FllGetConfiguration>
    return (_FLD2BOOL(SRSS_CLK_FLL_CONFIG_FLL_ENABLE, SRSS_CLK_FLL_CONFIG));
10005d06:	4b11      	ldr	r3, [pc, #68]	@ (10005d4c <Cy_SysClk_FllGetFrequency+0x50>)
10005d08:	f8d3 3580 	ldr.w	r3, [r3, #1408]	@ 0x580
    enabled = (Cy_SysClk_FllIsEnabled()) && (CY_SYSCLK_FLLPLL_OUTPUT_INPUT != fllCfg.outputMode);
10005d0c:	2b00      	cmp	r3, #0
10005d0e:	da18      	bge.n	10005d42 <Cy_SysClk_FllGetFrequency+0x46>
10005d10:	f89d 3012 	ldrb.w	r3, [sp, #18]
10005d14:	2b02      	cmp	r3, #2
10005d16:	d014      	beq.n	10005d42 <Cy_SysClk_FllGetFrequency+0x46>
    fDiv = fllCfg.fllMult;
    rDiv = fllCfg.refDiv;
10005d18:	f8bd 1008 	ldrh.w	r1, [sp, #8]
    oDiv = (fllCfg.enableOutputDiv) ? 2UL : 1UL;

    if (enabled && /* If FLL is enabled and not bypassed */
10005d1c:	b199      	cbz	r1, 10005d46 <Cy_SysClk_FllGetFrequency+0x4a>
    oDiv = (fllCfg.enableOutputDiv) ? 2UL : 1UL;
10005d1e:	f89d 400b 	ldrb.w	r4, [sp, #11]
    fDiv = fllCfg.fllMult;
10005d22:	9d01      	ldr	r5, [sp, #4]
        (0UL != rDiv)) /* to avoid division by zero */
    {
        freq = Cy_SysClk_ClkPathMuxGetFrequency(0UL); /* FLL mapped always to path 0 */
10005d24:	2000      	movs	r0, #0
10005d26:	f7ff fce9 	bl	100056fc <Cy_SysClk_ClkPathMuxGetFrequency>
        freq = (uint32_t)CY_SYSLIB_DIV_ROUND(((uint64_t)freq * (uint64_t)fDiv),
10005d2a:	fb04 1201 	mla	r2, r4, r1, r1
    oDiv = (fllCfg.enableOutputDiv) ? 2UL : 1UL;
10005d2e:	2300      	movs	r3, #0
        freq = (uint32_t)CY_SYSLIB_DIV_ROUND(((uint64_t)freq * (uint64_t)fDiv),
10005d30:	0854      	lsrs	r4, r2, #1
10005d32:	0859      	lsrs	r1, r3, #1
10005d34:	fbe0 4105 	umlal	r4, r1, r0, r5
10005d38:	4620      	mov	r0, r4
10005d3a:	f002 ff73 	bl	10008c24 <__aeabi_uldivmod>
                                             ((uint64_t)rDiv * (uint64_t)oDiv));
    }

    return (freq);
}
10005d3e:	b007      	add	sp, #28
10005d40:	bd30      	pop	{r4, r5, pc}
    uint32_t freq = 0UL;    /* FLL Frequency */
10005d42:	2000      	movs	r0, #0
10005d44:	e7fb      	b.n	10005d3e <Cy_SysClk_FllGetFrequency+0x42>
10005d46:	4608      	mov	r0, r1
    return (freq);
10005d48:	e7f9      	b.n	10005d3e <Cy_SysClk_FllGetFrequency+0x42>
10005d4a:	bf00      	nop
10005d4c:	40260000 	.word	0x40260000

10005d50 <Cy_SysClk_PllGetFrequency>:

uint32_t Cy_SysClk_PllGetFrequency(uint32_t clkPath)
{
10005d50:	b573      	push	{r0, r1, r4, r5, r6, lr}
    uint32_t rDiv = 0UL;    /* PLL reference divider */
    uint32_t oDiv = 0UL;    /* PLL output divider */
    bool  enabled = false;    /* PLL enable status; n/a for direct */
    uint32_t freq=0UL;    /* PLL Frequency */

    if((CY_SRSS_NUM_PLL > 0UL) && (clkPath > 0UL))
10005d52:	4b1a      	ldr	r3, [pc, #104]	@ (10005dbc <Cy_SysClk_PllGetFrequency+0x6c>)
10005d54:	681b      	ldr	r3, [r3, #0]
10005d56:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
{
10005d5a:	4604      	mov	r4, r0
    if((CY_SRSS_NUM_PLL > 0UL) && (clkPath > 0UL))
10005d5c:	b133      	cbz	r3, 10005d6c <Cy_SysClk_PllGetFrequency+0x1c>
10005d5e:	b348      	cbz	r0, 10005db4 <Cy_SysClk_PllGetFrequency+0x64>
    {
        CY_ASSERT_L1(clkPath < CY_SRSS_NUM_CLKPATH);

        if (clkPath <= CY_SRSS_NUM_PLL)
10005d60:	4283      	cmp	r3, r0
10005d62:	d303      	bcc.n	10005d6c <Cy_SysClk_PllGetFrequency+0x1c>
        {
            cy_stc_pll_manual_config_t pllcfg;
            if (CY_SYSCLK_SUCCESS == Cy_SysClk_PllGetConfiguration(clkPath, &pllcfg))
10005d64:	4669      	mov	r1, sp
10005d66:	f7ff fe55 	bl	10005a14 <Cy_SysClk_PllGetConfiguration>
10005d6a:	b108      	cbz	r0, 10005d70 <Cy_SysClk_PllGetFrequency+0x20>
    uint32_t freq=0UL;    /* PLL Frequency */
10005d6c:	2400      	movs	r4, #0
10005d6e:	e021      	b.n	10005db4 <Cy_SysClk_PllGetFrequency+0x64>
            {
                enabled = (Cy_SysClk_PllIsEnabled(clkPath)) && (CY_SYSCLK_FLLPLL_OUTPUT_INPUT != pllcfg.outputMode);
10005d70:	4620      	mov	r0, r4
10005d72:	f7ff fdd3 	bl	1000591c <Cy_SysClk_PllIsEnabled>
10005d76:	b120      	cbz	r0, 10005d82 <Cy_SysClk_PllGetFrequency+0x32>
10005d78:	f89d 0004 	ldrb.w	r0, [sp, #4]
10005d7c:	3802      	subs	r0, #2
10005d7e:	bf18      	it	ne
10005d80:	2001      	movne	r0, #1
                fDiv = pllcfg.feedbackDiv;
10005d82:	f89d 6000 	ldrb.w	r6, [sp]
                rDiv = pllcfg.referenceDiv;
10005d86:	f89d 5001 	ldrb.w	r5, [sp, #1]
                oDiv = pllcfg.outputDiv;
10005d8a:	f89d 1002 	ldrb.w	r1, [sp, #2]
            }

            if (enabled && /* If PLL is enabled and not bypassed */
10005d8e:	2800      	cmp	r0, #0
10005d90:	d0ec      	beq.n	10005d6c <Cy_SysClk_PllGetFrequency+0x1c>
10005d92:	2d00      	cmp	r5, #0
10005d94:	d0ea      	beq.n	10005d6c <Cy_SysClk_PllGetFrequency+0x1c>
            (0UL != rDiv) && (0UL != oDiv)) /* to avoid division by zero */
10005d96:	2900      	cmp	r1, #0
10005d98:	d0e8      	beq.n	10005d6c <Cy_SysClk_PllGetFrequency+0x1c>
            {
                freq = Cy_SysClk_ClkPathMuxGetFrequency(clkPath);
10005d9a:	4620      	mov	r0, r4
10005d9c:	f7ff fcae 	bl	100056fc <Cy_SysClk_ClkPathMuxGetFrequency>
                freq = (uint32_t)CY_SYSLIB_DIV_ROUND(((uint64_t)freq * (uint64_t)fDiv),
10005da0:	fba5 2301 	umull	r2, r3, r5, r1
10005da4:	0854      	lsrs	r4, r2, #1
10005da6:	0859      	lsrs	r1, r3, #1
10005da8:	fbe0 4106 	umlal	r4, r1, r0, r6
10005dac:	4620      	mov	r0, r4
10005dae:	f002 ff39 	bl	10008c24 <__aeabi_uldivmod>
10005db2:	4604      	mov	r4, r0
            }
        }
    }

    return (freq);
}
10005db4:	4620      	mov	r0, r4
10005db6:	b002      	add	sp, #8
10005db8:	bd70      	pop	{r4, r5, r6, pc}
10005dba:	bf00      	nop
10005dbc:	08002c40 	.word	0x08002c40

10005dc0 <Cy_SysClk_ClkPathGetFrequency>:
{
10005dc0:	b510      	push	{r4, lr}
    if (clkPath == (uint32_t)CY_SYSCLK_CLKHF_IN_CLKPATH0) /* FLL? (always path 0) */
10005dc2:	4604      	mov	r4, r0
10005dc4:	b918      	cbnz	r0, 10005dce <Cy_SysClk_ClkPathGetFrequency+0xe>
        freq = Cy_SysClk_FllGetFrequency();
10005dc6:	f7ff ff99 	bl	10005cfc <Cy_SysClk_FllGetFrequency>
    if(freq==0UL)
10005dca:	b130      	cbz	r0, 10005dda <Cy_SysClk_ClkPathGetFrequency+0x1a>
}
10005dcc:	bd10      	pop	{r4, pc}
    else if (clkPath <= CY_SRSS_NUM_PLL) /* PLL? (always path 1...N)*/
10005dce:	4b07      	ldr	r3, [pc, #28]	@ (10005dec <Cy_SysClk_ClkPathGetFrequency+0x2c>)
10005dd0:	681b      	ldr	r3, [r3, #0]
10005dd2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
10005dd6:	4283      	cmp	r3, r0
10005dd8:	d204      	bcs.n	10005de4 <Cy_SysClk_ClkPathGetFrequency+0x24>
        freq = Cy_SysClk_ClkPathMuxGetFrequency(clkPath);
10005dda:	4620      	mov	r0, r4
}
10005ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        freq = Cy_SysClk_ClkPathMuxGetFrequency(clkPath);
10005de0:	f7ff bc8c 	b.w	100056fc <Cy_SysClk_ClkPathMuxGetFrequency>
        freq = Cy_SysClk_PllGetFrequency(clkPath);
10005de4:	f7ff ffb4 	bl	10005d50 <Cy_SysClk_PllGetFrequency>
10005de8:	e7ef      	b.n	10005dca <Cy_SysClk_ClkPathGetFrequency+0xa>
10005dea:	bf00      	nop
10005dec:	08002c40 	.word	0x08002c40

10005df0 <Cy_SysClk_ClkHfGetFrequency>:
{
10005df0:	b510      	push	{r4, lr}
10005df2:	4602      	mov	r2, r0
    uint32_t pDiv = 1UL << (uint32_t)Cy_SysClk_ClkHfGetDivider(clkHf); /* root prescaler (1/2/4/8) */
10005df4:	f7ff fbd6 	bl	100055a4 <Cy_SysClk_ClkHfGetDivider>
    return ((cy_en_clkhf_in_sources_t)((uint32_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_MUX, SRSS_CLK_ROOT_SELECT[clkHf]))));
10005df8:	32e0      	adds	r2, #224	@ 0xe0
10005dfa:	4b07      	ldr	r3, [pc, #28]	@ (10005e18 <Cy_SysClk_ClkHfGetFrequency+0x28>)
    uint32_t pDiv = 1UL << (uint32_t)Cy_SysClk_ClkHfGetDivider(clkHf); /* root prescaler (1/2/4/8) */
10005dfc:	4604      	mov	r4, r0
    return ((cy_en_clkhf_in_sources_t)((uint32_t)(_FLD2VAL(SRSS_CLK_ROOT_SELECT_ROOT_MUX, SRSS_CLK_ROOT_SELECT[clkHf]))));
10005dfe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    uint32_t freq = Cy_SysClk_ClkPathGetFrequency(path);
10005e02:	f000 000f 	and.w	r0, r0, #15
10005e06:	f7ff ffdb 	bl	10005dc0 <Cy_SysClk_ClkPathGetFrequency>
    uint32_t pDiv = 1UL << (uint32_t)Cy_SysClk_ClkHfGetDivider(clkHf); /* root prescaler (1/2/4/8) */
10005e0a:	2301      	movs	r3, #1
10005e0c:	40a3      	lsls	r3, r4
    return (CY_SYSLIB_DIV_ROUND(freq, pDiv));
10005e0e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
}
10005e12:	40e0      	lsrs	r0, r4
10005e14:	bd10      	pop	{r4, pc}
10005e16:	bf00      	nop
10005e18:	40260000 	.word	0x40260000

10005e1c <Cy_SysClk_ClkPeriGetFrequency>:
{
10005e1c:	b508      	push	{r3, lr}
    uint32_t locFreq = Cy_SysClk_ClkHfGetFrequency(0UL); /* Get root frequency */
10005e1e:	2000      	movs	r0, #0
10005e20:	f7ff ffe6 	bl	10005df0 <Cy_SysClk_ClkHfGetFrequency>
10005e24:	4601      	mov	r1, r0
    uint32_t locDiv = 1UL + (uint32_t)Cy_SysClk_ClkPeriGetDivider(); /* peri prescaler (1-256) */
10005e26:	f7ff fb0f 	bl	10005448 <Cy_SysClk_ClkPeriGetDivider>
10005e2a:	3001      	adds	r0, #1
    return (CY_SYSLIB_DIV_ROUND(locFreq, locDiv));
10005e2c:	eb01 0150 	add.w	r1, r1, r0, lsr #1
}
10005e30:	fbb1 f0f0 	udiv	r0, r1, r0
10005e34:	bd08      	pop	{r3, pc}

10005e36 <Cy_SysClk_ClkSlowGetFrequency>:
{
10005e36:	b508      	push	{r3, lr}
    uint32_t locFreq = Cy_SysClk_ClkPeriGetFrequency(); /* Get Peri frequency */
10005e38:	f7ff fff0 	bl	10005e1c <Cy_SysClk_ClkPeriGetFrequency>
10005e3c:	4601      	mov	r1, r0
    uint32_t locDiv = 1UL + (uint32_t)Cy_SysClk_ClkSlowGetDivider(); /* peri prescaler (1-256) */
10005e3e:	f7ff fa9d 	bl	1000537c <Cy_SysClk_ClkSlowGetDivider>
10005e42:	3001      	adds	r0, #1
    return (CY_SYSLIB_DIV_ROUND(locFreq, locDiv));
10005e44:	eb01 0150 	add.w	r1, r1, r0, lsr #1
}
10005e48:	fbb1 f0f0 	udiv	r0, r1, r0
10005e4c:	bd08      	pop	{r3, pc}
	...

10005e50 <Cy_SysInt_SetVector>:
cy_israddress Cy_SysInt_SetVector(IRQn_Type IRQn, cy_israddress userIsr)
{
    cy_israddress prevIsr;

    /* Set the new vector only if it was moved to __ramVectors */
    if (SCB->VTOR == (uint32_t)&__ramVectors)
10005e50:	4b07      	ldr	r3, [pc, #28]	@ (10005e70 <Cy_SysInt_SetVector+0x20>)
10005e52:	689a      	ldr	r2, [r3, #8]
    {
        CY_ASSERT_L1(CY_SYSINT_IS_VECTOR_VALID(userIsr));

        prevIsr = __ramVectors[CY_INT_IRQ_BASE + (uint32_t)IRQn];
10005e54:	f100 0310 	add.w	r3, r0, #16
    if (SCB->VTOR == (uint32_t)&__ramVectors)
10005e58:	4806      	ldr	r0, [pc, #24]	@ (10005e74 <Cy_SysInt_SetVector+0x24>)
10005e5a:	4282      	cmp	r2, r0
            #endif
        #endif
    }
    else
    {
        prevIsr = __Vectors[CY_INT_IRQ_BASE + (uint32_t)IRQn];
10005e5c:	bf13      	iteet	ne
10005e5e:	4a06      	ldrne	r2, [pc, #24]	@ (10005e78 <Cy_SysInt_SetVector+0x28>)
        prevIsr = __ramVectors[CY_INT_IRQ_BASE + (uint32_t)IRQn];
10005e60:	f852 0023 	ldreq.w	r0, [r2, r3, lsl #2]
        __ramVectors[CY_INT_IRQ_BASE + (uint32_t)IRQn] = userIsr;
10005e64:	f842 1023 	streq.w	r1, [r2, r3, lsl #2]
        prevIsr = __Vectors[CY_INT_IRQ_BASE + (uint32_t)IRQn];
10005e68:	f852 0023 	ldrne.w	r0, [r2, r3, lsl #2]
    }

    return (prevIsr);
}
10005e6c:	4770      	bx	lr
10005e6e:	bf00      	nop
10005e70:	e000ed00 	.word	0xe000ed00
10005e74:	08002000 	.word	0x08002000
10005e78:	10002000 	.word	0x10002000

10005e7c <Cy_SysInt_Init>:
{
10005e7c:	b510      	push	{r4, lr}
    if(NULL != config)
10005e7e:	b1f0      	cbz	r0, 10005ebe <Cy_SysInt_Init+0x42>
                   NVIC_SetPriority(config->intrSrc, config->intrPriority);
10005e80:	f9b0 4000 	ldrsh.w	r4, [r0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10005e84:	6843      	ldr	r3, [r0, #4]
10005e86:	480f      	ldr	r0, [pc, #60]	@ (10005ec4 <Cy_SysInt_Init+0x48>)
  if ((int32_t)(IRQn) >= 0)
10005e88:	2c00      	cmp	r4, #0
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10005e8a:	bfb5      	itete	lt
10005e8c:	f004 020f 	andlt.w	r2, r4, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10005e90:	f104 4260 	addge.w	r2, r4, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10005e94:	3a04      	sublt	r2, #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10005e96:	f502 4261 	addge.w	r2, r2, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10005e9a:	bfb8      	it	lt
10005e9c:	1812      	addlt	r2, r2, r0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10005e9e:	ea4f 1343 	mov.w	r3, r3, lsl #5
10005ea2:	b2db      	uxtb	r3, r3
10005ea4:	bfac      	ite	ge
10005ea6:	f882 3300 	strbge.w	r3, [r2, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
10005eaa:	7613      	strblt	r3, [r2, #24]
                   if (SCB->VTOR == (uint32_t)&__ramVectors)
10005eac:	6882      	ldr	r2, [r0, #8]
10005eae:	4b06      	ldr	r3, [pc, #24]	@ (10005ec8 <Cy_SysInt_Init+0x4c>)
10005eb0:	429a      	cmp	r2, r3
10005eb2:	d102      	bne.n	10005eba <Cy_SysInt_Init+0x3e>
                       (void)Cy_SysInt_SetVector(config->intrSrc, userIsr);
10005eb4:	4620      	mov	r0, r4
10005eb6:	f7ff ffcb 	bl	10005e50 <Cy_SysInt_SetVector>
    cy_en_sysint_status_t status = CY_SYSINT_SUCCESS;
10005eba:	2000      	movs	r0, #0
    return(status);
10005ebc:	e000      	b.n	10005ec0 <Cy_SysInt_Init+0x44>
        status = CY_SYSINT_BAD_PARAM;
10005ebe:	4803      	ldr	r0, [pc, #12]	@ (10005ecc <Cy_SysInt_Init+0x50>)
}
10005ec0:	bd10      	pop	{r4, pc}
10005ec2:	bf00      	nop
10005ec4:	e000ed00 	.word	0xe000ed00
10005ec8:	08002000 	.word	0x08002000
10005ecc:	00560001 	.word	0x00560001

10005ed0 <Cy_SysLib_Delay>:

#if defined(CY_INIT_CODECOPY_ENABLE)
CY_SECTION_INIT_CODECOPY_BEGIN
#endif
void Cy_SysLib_Delay(uint32_t milliseconds)
{
10005ed0:	b570      	push	{r4, r5, r6, lr}
    uint32_t max_delay_ms = 0xFFFFFFFFU / (cy_delayFreqKhz * CY_SYSLIB_DELAY_CALIBRATION_FACTOR);
10005ed2:	4e0a      	ldr	r6, [pc, #40]	@ (10005efc <Cy_SysLib_Delay+0x2c>)
{
10005ed4:	4604      	mov	r4, r0
    uint32_t max_delay_ms = 0xFFFFFFFFU / (cy_delayFreqKhz * CY_SYSLIB_DELAY_CALIBRATION_FACTOR);
10005ed6:	6833      	ldr	r3, [r6, #0]
10005ed8:	f04f 35ff 	mov.w	r5, #4294967295
10005edc:	fbb5 f5f3 	udiv	r5, r5, r3

    while(milliseconds > max_delay_ms)
10005ee0:	42ac      	cmp	r4, r5
    {
        /* This loop prevents an overflow in value passed to Cy_SysLib_DelayCycles() API. */
        Cy_SysLib_DelayCycles(max_delay_ms * cy_delayFreqKhz * CY_SYSLIB_DELAY_CALIBRATION_FACTOR);
10005ee2:	6830      	ldr	r0, [r6, #0]
    while(milliseconds > max_delay_ms)
10005ee4:	d804      	bhi.n	10005ef0 <Cy_SysLib_Delay+0x20>
        milliseconds -= max_delay_ms;
    }

    Cy_SysLib_DelayCycles(milliseconds * cy_delayFreqKhz * CY_SYSLIB_DELAY_CALIBRATION_FACTOR);
10005ee6:	4360      	muls	r0, r4
}
10005ee8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Cy_SysLib_DelayCycles(milliseconds * cy_delayFreqKhz * CY_SYSLIB_DELAY_CALIBRATION_FACTOR);
10005eec:	f7fc be3c 	b.w	10002b68 <Cy_SysLib_DelayCycles>
        Cy_SysLib_DelayCycles(max_delay_ms * cy_delayFreqKhz * CY_SYSLIB_DELAY_CALIBRATION_FACTOR);
10005ef0:	4368      	muls	r0, r5
10005ef2:	f7fc fe39 	bl	10002b68 <Cy_SysLib_DelayCycles>
        milliseconds -= max_delay_ms;
10005ef6:	1b64      	subs	r4, r4, r5
10005ef8:	e7f2      	b.n	10005ee0 <Cy_SysLib_Delay+0x10>
10005efa:	bf00      	nop
10005efc:	0800229c 	.word	0x0800229c

10005f00 <Cy_SysLib_DelayUs>:


void Cy_SysLib_DelayUs(uint16_t microseconds)
{
    Cy_SysLib_DelayCycles((uint32_t) microseconds * cy_delayFreqMhz * CY_SYSLIB_DELAY_CALIBRATION_FACTOR);
10005f00:	4b02      	ldr	r3, [pc, #8]	@ (10005f0c <Cy_SysLib_DelayUs+0xc>)
10005f02:	781b      	ldrb	r3, [r3, #0]
10005f04:	4358      	muls	r0, r3
10005f06:	f7fc be2f 	b.w	10002b68 <Cy_SysLib_DelayCycles>
10005f0a:	bf00      	nop
10005f0c:	080022a0 	.word	0x080022a0

10005f10 <Cy_SysLib_ResetBackupDomain>:
#endif


cy_en_syslib_status_t Cy_SysLib_ResetBackupDomain(void)
{
    BACKUP_RESET = BACKUP_RESET_RESET_Msk;
10005f10:	4b04      	ldr	r3, [pc, #16]	@ (10005f24 <Cy_SysLib_ResetBackupDomain+0x14>)
    return (Cy_SysLib_GetResetStatus());
}
10005f12:	4805      	ldr	r0, [pc, #20]	@ (10005f28 <Cy_SysLib_ResetBackupDomain+0x18>)
    BACKUP_RESET = BACKUP_RESET_RESET_Msk;
10005f14:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
10005f18:	649a      	str	r2, [r3, #72]	@ 0x48
    return ((0UL == (BACKUP_RESET & BACKUP_RESET_RESET_Msk)) ? CY_SYSLIB_SUCCESS : CY_SYSLIB_INVALID_STATE);
10005f1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
10005f1c:	2b00      	cmp	r3, #0
}
10005f1e:	bfa8      	it	ge
10005f20:	2000      	movge	r0, #0
10005f22:	4770      	bx	lr
10005f24:	40270000 	.word	0x40270000
10005f28:	00460003 	.word	0x00460003

10005f2c <Cy_SysLib_GetResetReason>:

uint32_t Cy_SysLib_GetResetReason(void)
{
    uint32_t retVal = SRSS_RES_CAUSE;
10005f2c:	4b0a      	ldr	r3, [pc, #40]	@ (10005f58 <Cy_SysLib_GetResetReason+0x2c>)
10005f2e:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800

    if(0U != _FLD2VAL(SRSS_PWR_HIBERNATE_TOKEN, SRSS_PWR_HIBERNATE))
10005f32:	685a      	ldr	r2, [r3, #4]
10005f34:	b2d2      	uxtb	r2, r2
10005f36:	b10a      	cbz	r2, 10005f3c <Cy_SysLib_GetResetReason+0x10>
    {
        retVal |= CY_SYSLIB_RESET_HIB_WAKEUP;
10005f38:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
    }

#if defined (CY_IP_MXS28SRSS) || defined (CY_IP_MXS40SSRSS) || defined (CY_IP_MXS40SRSS) || (defined (CY_IP_MXS40SRSS) && (CY_IP_MXS40SRSS_VERSION >= 2)) ||  defined(CY_IP_MXS22SRSS)
    if(0U != _FLD2VAL(CY_SRSS_RES_CAUSE2_CSV_LOSS, SRSS_RES_CAUSE2))
10005f3c:	f8d3 2804 	ldr.w	r2, [r3, #2052]	@ 0x804
10005f40:	b292      	uxth	r2, r2
10005f42:	b10a      	cbz	r2, 10005f48 <Cy_SysLib_GetResetReason+0x1c>
    {
        retVal |= CY_SYSLIB_RESET_CSV_LOSS_WAKEUP;
10005f44:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
    }

    if(0U != _FLD2VAL(CY_SRSS_RES_CAUSE2_CSV_ERROR, SRSS_RES_CAUSE2))
10005f48:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
10005f4c:	0c1b      	lsrs	r3, r3, #16
    {
        retVal |= CY_SYSLIB_RESET_CSV_ERROR_WAKEUP;
10005f4e:	bf18      	it	ne
10005f50:	f440 3000 	orrne.w	r0, r0, #131072	@ 0x20000
    }
#endif
    return (retVal);
}
10005f54:	4770      	bx	lr
10005f56:	bf00      	nop
10005f58:	40260000 	.word	0x40260000

10005f5c <Cy_SysLib_ProcessingFault>:
         * Otherwise, the compiler destroys the call stack,
         * because treats this API as a no return function.
         */
        Cy_SysLib_AsmInfiniteLoop();
    #else
        while(true) {}
10005f5c:	e7fe      	b.n	10005f5c <Cy_SysLib_ProcessingFault>
	...

10005f60 <Cy_SysLib_FaultHandler>:
{
10005f60:	b508      	push	{r3, lr}
    cy_faultFrame.r0  = faultStackAddr[CY_R0_Pos];
10005f62:	4b23      	ldr	r3, [pc, #140]	@ (10005ff0 <Cy_SysLib_FaultHandler+0x90>)
10005f64:	6802      	ldr	r2, [r0, #0]
10005f66:	601a      	str	r2, [r3, #0]
    cy_faultFrame.r1  = faultStackAddr[CY_R1_Pos];
10005f68:	6842      	ldr	r2, [r0, #4]
10005f6a:	605a      	str	r2, [r3, #4]
    cy_faultFrame.r2  = faultStackAddr[CY_R2_Pos];
10005f6c:	6882      	ldr	r2, [r0, #8]
10005f6e:	609a      	str	r2, [r3, #8]
    cy_faultFrame.r3  = faultStackAddr[CY_R3_Pos];
10005f70:	68c2      	ldr	r2, [r0, #12]
10005f72:	60da      	str	r2, [r3, #12]
    cy_faultFrame.r12 = faultStackAddr[CY_R12_Pos];
10005f74:	6902      	ldr	r2, [r0, #16]
10005f76:	611a      	str	r2, [r3, #16]
    cy_faultFrame.lr  = faultStackAddr[CY_LR_Pos];
10005f78:	6942      	ldr	r2, [r0, #20]
10005f7a:	615a      	str	r2, [r3, #20]
    cy_faultFrame.pc  = faultStackAddr[CY_PC_Pos];
10005f7c:	6982      	ldr	r2, [r0, #24]
10005f7e:	619a      	str	r2, [r3, #24]
    cy_faultFrame.psr = faultStackAddr[CY_PSR_Pos];
10005f80:	69c2      	ldr	r2, [r0, #28]
10005f82:	61da      	str	r2, [r3, #28]
    cy_faultFrame.cfsr.cfsrReg = SCB->CFSR;
10005f84:	4a1b      	ldr	r2, [pc, #108]	@ (10005ff4 <Cy_SysLib_FaultHandler+0x94>)
10005f86:	6a91      	ldr	r1, [r2, #40]	@ 0x28
10005f88:	6219      	str	r1, [r3, #32]
    cy_faultFrame.hfsr.hfsrReg = SCB->HFSR;
10005f8a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
10005f8c:	6259      	str	r1, [r3, #36]	@ 0x24
    cy_faultFrame.shcsr.shcsrReg = SCB->SHCSR;
10005f8e:	6a51      	ldr	r1, [r2, #36]	@ 0x24
10005f90:	6299      	str	r1, [r3, #40]	@ 0x28
    cy_faultFrame.mmfar = SCB->MMFAR;
10005f92:	6b51      	ldr	r1, [r2, #52]	@ 0x34
10005f94:	62d9      	str	r1, [r3, #44]	@ 0x2c
    cy_faultFrame.bfar = SCB->BFAR;
10005f96:	6b92      	ldr	r2, [r2, #56]	@ 0x38
10005f98:	631a      	str	r2, [r3, #48]	@ 0x30
     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
#if __has_builtin(__builtin_arm_get_fpscr)
// Re-enable using built-in when GCC has been fixed
// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
  return __builtin_arm_get_fpscr();
10005f9a:	eef1 2a10 	vmrs	r2, fpscr
    if(0U != (__get_FPSCR() & (CY_FPSCR_IXC_Msk | CY_FPSCR_IDC_Msk)))
10005f9e:	f012 0f90 	tst.w	r2, #144	@ 0x90
10005fa2:	d021      	beq.n	10005fe8 <Cy_SysLib_FaultHandler+0x88>
        cy_faultFrame.s0    = faultStackAddr[CY_S0_Pos];
10005fa4:	6a02      	ldr	r2, [r0, #32]
10005fa6:	635a      	str	r2, [r3, #52]	@ 0x34
        cy_faultFrame.s1    = faultStackAddr[CY_S1_Pos];
10005fa8:	6a42      	ldr	r2, [r0, #36]	@ 0x24
10005faa:	639a      	str	r2, [r3, #56]	@ 0x38
        cy_faultFrame.s2    = faultStackAddr[CY_S2_Pos];
10005fac:	6a82      	ldr	r2, [r0, #40]	@ 0x28
10005fae:	63da      	str	r2, [r3, #60]	@ 0x3c
        cy_faultFrame.s3    = faultStackAddr[CY_S3_Pos];
10005fb0:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
10005fb2:	641a      	str	r2, [r3, #64]	@ 0x40
        cy_faultFrame.s4    = faultStackAddr[CY_S4_Pos];
10005fb4:	6b02      	ldr	r2, [r0, #48]	@ 0x30
10005fb6:	645a      	str	r2, [r3, #68]	@ 0x44
        cy_faultFrame.s5    = faultStackAddr[CY_S5_Pos];
10005fb8:	6b42      	ldr	r2, [r0, #52]	@ 0x34
10005fba:	649a      	str	r2, [r3, #72]	@ 0x48
        cy_faultFrame.s6    = faultStackAddr[CY_S6_Pos];
10005fbc:	6b82      	ldr	r2, [r0, #56]	@ 0x38
10005fbe:	64da      	str	r2, [r3, #76]	@ 0x4c
        cy_faultFrame.s7    = faultStackAddr[CY_S7_Pos];
10005fc0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
10005fc2:	651a      	str	r2, [r3, #80]	@ 0x50
        cy_faultFrame.s8    = faultStackAddr[CY_S8_Pos];
10005fc4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
10005fc6:	655a      	str	r2, [r3, #84]	@ 0x54
        cy_faultFrame.s9    = faultStackAddr[CY_S9_Pos];
10005fc8:	6c42      	ldr	r2, [r0, #68]	@ 0x44
10005fca:	659a      	str	r2, [r3, #88]	@ 0x58
        cy_faultFrame.s10   = faultStackAddr[CY_S10_Pos];
10005fcc:	6c82      	ldr	r2, [r0, #72]	@ 0x48
10005fce:	65da      	str	r2, [r3, #92]	@ 0x5c
        cy_faultFrame.s11   = faultStackAddr[CY_S11_Pos];
10005fd0:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
10005fd2:	661a      	str	r2, [r3, #96]	@ 0x60
        cy_faultFrame.s12   = faultStackAddr[CY_S12_Pos];
10005fd4:	6d02      	ldr	r2, [r0, #80]	@ 0x50
10005fd6:	665a      	str	r2, [r3, #100]	@ 0x64
        cy_faultFrame.s13   = faultStackAddr[CY_S13_Pos];
10005fd8:	6d42      	ldr	r2, [r0, #84]	@ 0x54
10005fda:	669a      	str	r2, [r3, #104]	@ 0x68
        cy_faultFrame.s14   = faultStackAddr[CY_S14_Pos];
10005fdc:	6d82      	ldr	r2, [r0, #88]	@ 0x58
10005fde:	66da      	str	r2, [r3, #108]	@ 0x6c
        cy_faultFrame.s15   = faultStackAddr[CY_S15_Pos];
10005fe0:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
10005fe2:	671a      	str	r2, [r3, #112]	@ 0x70
        cy_faultFrame.fpscr = faultStackAddr[CY_FPSCR_Pos];
10005fe4:	6e02      	ldr	r2, [r0, #96]	@ 0x60
10005fe6:	675a      	str	r2, [r3, #116]	@ 0x74
    Cy_SysLib_ProcessingFault();
10005fe8:	f7ff ffb8 	bl	10005f5c <Cy_SysLib_ProcessingFault>
}
10005fec:	bd08      	pop	{r3, pc}
10005fee:	bf00      	nop
10005ff0:	08002894 	.word	0x08002894
10005ff4:	e000ed00 	.word	0xe000ed00

10005ff8 <Cy_SysLib_SetWaitStates>:
    freqMax = ulpMode ? CY_SYSLIB_ULP_SLOW_WS_0_FREQ_MAX : CY_SYSLIB_LP_SLOW_WS_0_FREQ_MAX;
#endif
    waitStates = (clkHfMHz <= freqMax) ? 0UL : 1UL;

    /* ROM */
    CPUSS_ROM_CTL = _CLR_SET_FLD32U(CPUSS_ROM_CTL, CPUSS_ROM_CTL_SLOW_WS, waitStates);
10005ff8:	4b28      	ldr	r3, [pc, #160]	@ (1000609c <Cy_SysLib_SetWaitStates+0xa4>)
10005ffa:	681a      	ldr	r2, [r3, #0]
{
10005ffc:	b570      	push	{r4, r5, r6, lr}
    CPUSS_ROM_CTL = _CLR_SET_FLD32U(CPUSS_ROM_CTL, CPUSS_ROM_CTL_SLOW_WS, waitStates);
10005ffe:	f8b2 40b0 	ldrh.w	r4, [r2, #176]	@ 0xb0
10006002:	6816      	ldr	r6, [r2, #0]
    freqMax = ulpMode ? CY_SYSLIB_ULP_SLOW_WS_0_FREQ_MAX : CY_SYSLIB_LP_SLOW_WS_0_FREQ_MAX;
10006004:	2800      	cmp	r0, #0
    CPUSS_ROM_CTL = _CLR_SET_FLD32U(CPUSS_ROM_CTL, CPUSS_ROM_CTL_SLOW_WS, waitStates);
10006006:	59a3      	ldr	r3, [r4, r6]
    freqMax = ulpMode ? CY_SYSLIB_ULP_SLOW_WS_0_FREQ_MAX : CY_SYSLIB_LP_SLOW_WS_0_FREQ_MAX;
10006008:	bf14      	ite	ne
1000600a:	2519      	movne	r5, #25
1000600c:	2564      	moveq	r5, #100	@ 0x64
    waitStates = (clkHfMHz <= freqMax) ? 0UL : 1UL;
1000600e:	428d      	cmp	r5, r1
10006010:	bf2c      	ite	cs
10006012:	2500      	movcs	r5, #0
10006014:	2501      	movcc	r5, #1
    CPUSS_ROM_CTL = _CLR_SET_FLD32U(CPUSS_ROM_CTL, CPUSS_ROM_CTL_SLOW_WS, waitStates);
10006016:	f023 0303 	bic.w	r3, r3, #3
1000601a:	432b      	orrs	r3, r5
1000601c:	51a3      	str	r3, [r4, r6]
    CPUSS_ROM_CTL = _CLR_SET_FLD32U(CPUSS_ROM_CTL, CPUSS_ROM_CTL_FAST_WS, 0UL);
1000601e:	6816      	ldr	r6, [r2, #0]
10006020:	59a3      	ldr	r3, [r4, r6]
10006022:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
10006026:	51a3      	str	r3, [r4, r6]

    /* SRAM */
    CPUSS_RAM0_CTL0 = _CLR_SET_FLD32U(CPUSS_RAM0_CTL0, CPUSS_RAM0_CTL0_SLOW_WS, waitStates);
10006028:	f8b2 40b2 	ldrh.w	r4, [r2, #178]	@ 0xb2
1000602c:	6816      	ldr	r6, [r2, #0]
1000602e:	59a3      	ldr	r3, [r4, r6]
10006030:	f023 0303 	bic.w	r3, r3, #3
10006034:	432b      	orrs	r3, r5
10006036:	51a3      	str	r3, [r4, r6]
    CPUSS_RAM0_CTL0 = _CLR_SET_FLD32U(CPUSS_RAM0_CTL0, CPUSS_RAM0_CTL0_FAST_WS, 0UL);
10006038:	6815      	ldr	r5, [r2, #0]
1000603a:	5963      	ldr	r3, [r4, r5]
1000603c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
10006040:	5163      	str	r3, [r4, r5]
    }

    FLASHC_FLASH_CTL = _CLR_SET_FLD32U(FLASHC_FLASH_CTL, FLASHC_FLASH_CTL_WS, waitStates);

#else
    if (ulpMode)
10006042:	b160      	cbz	r0, 1000605e <Cy_SysLib_SetWaitStates+0x66>
    {
        waitStates =  (clkHfMHz <= CY_SYSLIB_FLASH_ULP_WS_0_FREQ_MAX) ? 0UL :
10006044:	2910      	cmp	r1, #16
10006046:	d921      	bls.n	1000608c <Cy_SysLib_SetWaitStates+0x94>
                     ((clkHfMHz <= CY_SYSLIB_FLASH_ULP_WS_1_FREQ_MAX) ? 1UL : 2UL);
10006048:	2921      	cmp	r1, #33	@ 0x21
1000604a:	bf8c      	ite	hi
1000604c:	2102      	movhi	r1, #2
1000604e:	2101      	movls	r1, #1
                     ((clkHfMHz <= cy_device->flashCtlMainWs2Freq) ? 2UL :
                     ((clkHfMHz <= cy_device->flashCtlMainWs3Freq) ? 3UL :
                     ((clkHfMHz <= cy_device->flashCtlMainWs4Freq) ? 4UL : 5UL))));
    }

    FLASHC_FLASH_CTL = _CLR_SET_FLD32U(FLASHC_FLASH_CTL, FLASHC_FLASH_CTL_MAIN_WS, waitStates);
10006050:	6852      	ldr	r2, [r2, #4]
10006052:	6813      	ldr	r3, [r2, #0]
10006054:	f023 030f 	bic.w	r3, r3, #15
10006058:	430b      	orrs	r3, r1
1000605a:	6013      	str	r3, [r2, #0]
    FLASHC_FLASH_CTL =_CLR_SET_FLD32U(FLASHC_FLASH_CTL, FLASHC_FLASH_CTL_RBUS_WS, waitStates);
#else
    (void) ulpMode;
    (void) clkHfMHz;
#endif
}
1000605c:	bd70      	pop	{r4, r5, r6, pc}
        waitStates =  (clkHfMHz <= cy_device->flashCtlMainWs0Freq) ? 0UL :
1000605e:	f892 3059 	ldrb.w	r3, [r2, #89]	@ 0x59
10006062:	428b      	cmp	r3, r1
10006064:	d212      	bcs.n	1000608c <Cy_SysLib_SetWaitStates+0x94>
                     ((clkHfMHz <= cy_device->flashCtlMainWs1Freq) ? 1UL :
10006066:	f892 305a 	ldrb.w	r3, [r2, #90]	@ 0x5a
1000606a:	428b      	cmp	r3, r1
1000606c:	d210      	bcs.n	10006090 <Cy_SysLib_SetWaitStates+0x98>
                     ((clkHfMHz <= cy_device->flashCtlMainWs2Freq) ? 2UL :
1000606e:	f892 305b 	ldrb.w	r3, [r2, #91]	@ 0x5b
10006072:	428b      	cmp	r3, r1
10006074:	d20e      	bcs.n	10006094 <Cy_SysLib_SetWaitStates+0x9c>
                     ((clkHfMHz <= cy_device->flashCtlMainWs3Freq) ? 3UL :
10006076:	f892 305c 	ldrb.w	r3, [r2, #92]	@ 0x5c
1000607a:	428b      	cmp	r3, r1
1000607c:	d20c      	bcs.n	10006098 <Cy_SysLib_SetWaitStates+0xa0>
                     ((clkHfMHz <= cy_device->flashCtlMainWs4Freq) ? 4UL : 5UL))));
1000607e:	f892 305d 	ldrb.w	r3, [r2, #93]	@ 0x5d
10006082:	428b      	cmp	r3, r1
10006084:	bf2c      	ite	cs
10006086:	2104      	movcs	r1, #4
10006088:	2105      	movcc	r1, #5
1000608a:	e7e1      	b.n	10006050 <Cy_SysLib_SetWaitStates+0x58>
        waitStates =  (clkHfMHz <= CY_SYSLIB_FLASH_ULP_WS_0_FREQ_MAX) ? 0UL :
1000608c:	2100      	movs	r1, #0
1000608e:	e7df      	b.n	10006050 <Cy_SysLib_SetWaitStates+0x58>
                     ((clkHfMHz <= CY_SYSLIB_FLASH_ULP_WS_1_FREQ_MAX) ? 1UL : 2UL);
10006090:	2101      	movs	r1, #1
10006092:	e7dd      	b.n	10006050 <Cy_SysLib_SetWaitStates+0x58>
10006094:	2102      	movs	r1, #2
10006096:	e7db      	b.n	10006050 <Cy_SysLib_SetWaitStates+0x58>
                     ((clkHfMHz <= cy_device->flashCtlMainWs3Freq) ? 3UL :
10006098:	2103      	movs	r1, #3
1000609a:	e7d9      	b.n	10006050 <Cy_SysLib_SetWaitStates+0x58>
1000609c:	08002c40 	.word	0x08002c40

100060a0 <Cy_SysLib_GetDeviceRevision>:


uint8_t Cy_SysLib_GetDeviceRevision(void)
{
#if defined (CY_IP_M4CPUSS) && !(defined (SRSS_HT_VARIANT) && (SRSS_HT_VARIANT == 1u))
    return ((SFLASH_SI_REVISION_ID == 0UL) ? CY_SYSLIB_DEVICE_REV_0A : SFLASH_SI_REVISION_ID);
100060a0:	f04f 53b0 	mov.w	r3, #369098752	@ 0x16000000
100060a4:	785a      	ldrb	r2, [r3, #1]
100060a6:	b112      	cbz	r2, 100060ae <Cy_SysLib_GetDeviceRevision+0xe>
100060a8:	7858      	ldrb	r0, [r3, #1]
100060aa:	b2c0      	uxtb	r0, r0
100060ac:	4770      	bx	lr
100060ae:	2021      	movs	r0, #33	@ 0x21
#elif defined(CY_IP_M33SYSCPUSS) || defined(CY_IP_M7CPUSS) || (defined (SRSS_HT_VARIANT) && (SRSS_HT_VARIANT == 1u))
    return ((uint8_t)((_FLD2VAL(CPUSS_PRODUCT_ID_MINOR_REV, CPUSS_PRODUCT_ID) << 4U) | _FLD2VAL(CPUSS_PRODUCT_ID_MAJOR_REV, CPUSS_PRODUCT_ID)));
#else
    return 0;
#endif
}
100060b0:	4770      	bx	lr

100060b2 <Cy_SysLib_GetDevice>:

uint16_t Cy_SysLib_GetDevice(void)
{
#if defined (CY_IP_M4CPUSS) && !(defined (SRSS_HT_VARIANT) && (SRSS_HT_VARIANT == 1u))
    return ((SFLASH_FAMILY_ID == 0UL) ? CY_SYSLIB_DEVICE_PSOC6ABLE2 : SFLASH_FAMILY_ID);
100060b2:	f04f 52b0 	mov.w	r2, #369098752	@ 0x16000000
100060b6:	8993      	ldrh	r3, [r2, #12]
100060b8:	b29b      	uxth	r3, r3
100060ba:	b113      	cbz	r3, 100060c2 <Cy_SysLib_GetDevice+0x10>
100060bc:	8990      	ldrh	r0, [r2, #12]
100060be:	b280      	uxth	r0, r0
100060c0:	4770      	bx	lr
100060c2:	f44f 7080 	mov.w	r0, #256	@ 0x100
#elif defined(CY_IP_M33SYSCPUSS)
    return CPUSS_FAMILYID;
#else
    return 0;
#endif
}
100060c6:	4770      	bx	lr

100060c8 <IsVoltageChangePossible>:
* voltage. The voltage change is possible only when the protection context is
* set to zero (PC = 0), or the device supports modifying registers via syscall.
*
*******************************************************************************/
static bool IsVoltageChangePossible(void)
{
100060c8:	b538      	push	{r3, r4, r5, lr}
    bool retVal = false;
    uint32_t trimRamCheckVal = (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_WC_MASK);
100060ca:	4d1a      	ldr	r5, [pc, #104]	@ (10006134 <IsVoltageChangePossible+0x6c>)
100060cc:	682b      	ldr	r3, [r5, #0]
100060ce:	681a      	ldr	r2, [r3, #0]
100060d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
100060d4:	58d4      	ldr	r4, [r2, r3]

    if (Cy_SysLib_GetDevice() == CY_SYSLIB_DEVICE_PSOC6ABLE2)
100060d6:	f7ff ffec 	bl	100060b2 <Cy_SysLib_GetDevice>
100060da:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
    uint32_t trimRamCheckVal = (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_WC_MASK);
100060de:	f404 6440 	and.w	r4, r4, #3072	@ 0xc00
    if (Cy_SysLib_GetDevice() == CY_SYSLIB_DEVICE_PSOC6ABLE2)
100060e2:	d10c      	bne.n	100060fe <IsVoltageChangePossible+0x36>
    {
        uint32_t curProtContext = Cy_Prot_GetActivePC(ACTIVE_BUS_MASTER);
100060e4:	200e      	movs	r0, #14
100060e6:	f7fe fd5d 	bl	10004ba4 <Cy_Prot_GetActivePC>
100060ea:	4604      	mov	r4, r0

        retVal = ((Cy_SysLib_GetDeviceRevision() > SYSPM_DEVICE_PSOC6ABLE2_REV_0B) || (curProtContext == 0U));
100060ec:	f7ff ffd8 	bl	100060a0 <Cy_SysLib_GetDeviceRevision>
100060f0:	2822      	cmp	r0, #34	@ 0x22
100060f2:	bf9a      	itte	ls
100060f4:	fab4 f084 	clzls	r0, r4
100060f8:	0940      	lsrls	r0, r0, #5
100060fa:	2001      	movhi	r0, #1

        retVal = (trimRamCheckVal != (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_WC_MASK));
    }

    return retVal;
}
100060fc:	bd38      	pop	{r3, r4, r5, pc}
        CPUSS_TRIM_RAM_CTL &= ~CPUSS_TRIM_RAM_CTL_WC_MASK;
100060fe:	682b      	ldr	r3, [r5, #0]
10006100:	6818      	ldr	r0, [r3, #0]
10006102:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
10006106:	5842      	ldr	r2, [r0, r1]
10006108:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
1000610c:	5042      	str	r2, [r0, r1]
        CPUSS_TRIM_RAM_CTL |= ((~trimRamCheckVal) & CPUSS_TRIM_RAM_CTL_WC_MASK);
1000610e:	6818      	ldr	r0, [r3, #0]
10006110:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
10006114:	5845      	ldr	r5, [r0, r1]
10006116:	f484 6240 	eor.w	r2, r4, #3072	@ 0xc00
1000611a:	432a      	orrs	r2, r5
1000611c:	5042      	str	r2, [r0, r1]
        retVal = (trimRamCheckVal != (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_WC_MASK));
1000611e:	681a      	ldr	r2, [r3, #0]
10006120:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
10006124:	58d0      	ldr	r0, [r2, r3]
10006126:	f400 6040 	and.w	r0, r0, #3072	@ 0xc00
1000612a:	1b00      	subs	r0, r0, r4
1000612c:	bf18      	it	ne
1000612e:	2001      	movne	r0, #1
10006130:	e7e4      	b.n	100060fc <IsVoltageChangePossible+0x34>
10006132:	bf00      	nop
10006134:	08002c40 	.word	0x08002c40

10006138 <SetReadMarginTrimUlp>:
{
10006138:	b538      	push	{r3, r4, r5, lr}
    if (Cy_SysLib_GetDevice() == CY_SYSLIB_DEVICE_PSOC6ABLE2)
1000613a:	f7ff ffba 	bl	100060b2 <Cy_SysLib_GetDevice>
1000613e:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
10006142:	4a15      	ldr	r2, [pc, #84]	@ (10006198 <SetReadMarginTrimUlp+0x60>)
10006144:	d113      	bne.n	1000616e <SetReadMarginTrimUlp+0x36>
        CPUSS_TRIM_RAM_CTL = (CPUSS_TRIM_RAM_CTL & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RM_Msk)) |
10006146:	6812      	ldr	r2, [r2, #0]
10006148:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
1000614c:	6810      	ldr	r0, [r2, #0]
1000614e:	5843      	ldr	r3, [r0, r1]
10006150:	f023 030f 	bic.w	r3, r3, #15
10006154:	f043 0302 	orr.w	r3, r3, #2
10006158:	5043      	str	r3, [r0, r1]
        CPUSS_TRIM_ROM_CTL = (CPUSS_TRIM_ROM_CTL & ((uint32_t) ~CPUSS_TRIM_ROM_CTL_RM_Msk)) |
1000615a:	6811      	ldr	r1, [r2, #0]
1000615c:	f8d2 20a4 	ldr.w	r2, [r2, #164]	@ 0xa4
10006160:	588b      	ldr	r3, [r1, r2]
10006162:	f023 030f 	bic.w	r3, r3, #15
10006166:	f043 0302 	orr.w	r3, r3, #2
1000616a:	508b      	str	r3, [r1, r2]
}
1000616c:	bd38      	pop	{r3, r4, r5, pc}
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
1000616e:	6812      	ldr	r2, [r2, #0]
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_HALF_ULP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
10006170:	480a      	ldr	r0, [pc, #40]	@ (1000619c <SetReadMarginTrimUlp+0x64>)
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
10006172:	6815      	ldr	r5, [r2, #0]
10006174:	f8d2 40a0 	ldr.w	r4, [r2, #160]	@ 0xa0
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_HALF_ULP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
10006178:	f8d0 3848 	ldr.w	r3, [r0, #2120]	@ 0x848
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
1000617c:	5929      	ldr	r1, [r5, r4]
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_HALF_ULP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
1000617e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
10006182:	f401 7140 	and.w	r1, r1, #768	@ 0x300
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_HALF_ULP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
10006186:	430b      	orrs	r3, r1
10006188:	512b      	str	r3, [r5, r4]
        CPUSS_TRIM_ROM_CTL = SFLASH_CPUSS_TRIM_ROM_CTL_HALF_ULP;
1000618a:	6811      	ldr	r1, [r2, #0]
1000618c:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
10006190:	f8d0 2844 	ldr.w	r2, [r0, #2116]	@ 0x844
10006194:	50ca      	str	r2, [r1, r3]
}
10006196:	e7e9      	b.n	1000616c <SetReadMarginTrimUlp+0x34>
10006198:	08002c40 	.word	0x08002c40
1000619c:	16001000 	.word	0x16001000

100061a0 <SetWriteAssistTrimLp>:
{
100061a0:	b538      	push	{r3, r4, r5, lr}
    if (Cy_SysLib_GetDevice() == CY_SYSLIB_DEVICE_PSOC6ABLE2)
100061a2:	f7ff ff86 	bl	100060b2 <Cy_SysLib_GetDevice>
100061a6:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
100061aa:	4a11      	ldr	r2, [pc, #68]	@ (100061f0 <SetWriteAssistTrimLp+0x50>)
100061ac:	d10a      	bne.n	100061c4 <SetWriteAssistTrimLp+0x24>
        CPUSS_TRIM_RAM_CTL = (CPUSS_TRIM_RAM_CTL & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_WA_Msk)) |
100061ae:	6813      	ldr	r3, [r2, #0]
100061b0:	6819      	ldr	r1, [r3, #0]
100061b2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
100061b6:	588b      	ldr	r3, [r1, r2]
100061b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
100061bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
100061c0:	508b      	str	r3, [r1, r2]
}
100061c2:	bd38      	pop	{r3, r4, r5, pc}
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
100061c4:	6812      	ldr	r2, [r2, #0]
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_HALF_LP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
100061c6:	480b      	ldr	r0, [pc, #44]	@ (100061f4 <SetWriteAssistTrimLp+0x54>)
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
100061c8:	6815      	ldr	r5, [r2, #0]
100061ca:	f8d2 40a0 	ldr.w	r4, [r2, #160]	@ 0xa0
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_HALF_LP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
100061ce:	f8d0 3850 	ldr.w	r3, [r0, #2128]	@ 0x850
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
100061d2:	5929      	ldr	r1, [r5, r4]
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_HALF_LP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
100061d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
100061d8:	f401 7140 	and.w	r1, r1, #768	@ 0x300
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_HALF_LP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
100061dc:	430b      	orrs	r3, r1
100061de:	512b      	str	r3, [r5, r4]
        CPUSS_TRIM_ROM_CTL = SFLASH_CPUSS_TRIM_ROM_CTL_HALF_LP;
100061e0:	6811      	ldr	r1, [r2, #0]
100061e2:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
100061e6:	f8d0 284c 	ldr.w	r2, [r0, #2124]	@ 0x84c
100061ea:	50ca      	str	r2, [r1, r3]
}
100061ec:	e7e9      	b.n	100061c2 <SetWriteAssistTrimLp+0x22>
100061ee:	bf00      	nop
100061f0:	08002c40 	.word	0x08002c40
100061f4:	16001000 	.word	0x16001000

100061f8 <SetWriteAssistTrimUlp>:
{
100061f8:	b508      	push	{r3, lr}
    if (Cy_SysLib_GetDevice() == CY_SYSLIB_DEVICE_PSOC6ABLE2)
100061fa:	f7ff ff5a 	bl	100060b2 <Cy_SysLib_GetDevice>
100061fe:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
10006202:	4a0e      	ldr	r2, [pc, #56]	@ (1000623c <SetWriteAssistTrimUlp+0x44>)
10006204:	d10a      	bne.n	1000621c <SetWriteAssistTrimUlp+0x24>
        CPUSS_TRIM_RAM_CTL = (CPUSS_TRIM_RAM_CTL & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_WA_Msk)) |
10006206:	6813      	ldr	r3, [r2, #0]
10006208:	6819      	ldr	r1, [r3, #0]
1000620a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
1000620e:	588b      	ldr	r3, [r1, r2]
10006210:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
10006214:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
10006218:	508b      	str	r3, [r1, r2]
}
1000621a:	bd08      	pop	{r3, pc}
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
1000621c:	6812      	ldr	r2, [r2, #0]
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_ULP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
1000621e:	4b08      	ldr	r3, [pc, #32]	@ (10006240 <SetWriteAssistTrimUlp+0x48>)
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
10006220:	6810      	ldr	r0, [r2, #0]
10006222:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_ULP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
10006226:	f8d3 381c 	ldr.w	r3, [r3, #2076]	@ 0x81c
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
1000622a:	5842      	ldr	r2, [r0, r1]
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_ULP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
1000622c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
10006230:	f402 7240 	and.w	r2, r2, #768	@ 0x300
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_ULP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
10006234:	4313      	orrs	r3, r2
10006236:	5043      	str	r3, [r0, r1]
}
10006238:	e7ef      	b.n	1000621a <SetWriteAssistTrimUlp+0x22>
1000623a:	bf00      	nop
1000623c:	08002c40 	.word	0x08002c40
10006240:	16001000 	.word	0x16001000

10006244 <SetReadMarginTrimLp>:
{
10006244:	b538      	push	{r3, r4, r5, lr}
    if (Cy_SysLib_GetDevice() == CY_SYSLIB_DEVICE_PSOC6ABLE2)
10006246:	f7ff ff34 	bl	100060b2 <Cy_SysLib_GetDevice>
1000624a:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
1000624e:	4a15      	ldr	r2, [pc, #84]	@ (100062a4 <SetReadMarginTrimLp+0x60>)
10006250:	d113      	bne.n	1000627a <SetReadMarginTrimLp+0x36>
        CPUSS_TRIM_RAM_CTL = (CPUSS_TRIM_RAM_CTL & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RM_Msk)) |
10006252:	6812      	ldr	r2, [r2, #0]
10006254:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
10006258:	6810      	ldr	r0, [r2, #0]
1000625a:	5843      	ldr	r3, [r0, r1]
1000625c:	f023 030f 	bic.w	r3, r3, #15
10006260:	f043 0303 	orr.w	r3, r3, #3
10006264:	5043      	str	r3, [r0, r1]
        CPUSS_TRIM_ROM_CTL = (CPUSS_TRIM_ROM_CTL & ((uint32_t) ~CPUSS_TRIM_ROM_CTL_RM_Msk)) |
10006266:	6811      	ldr	r1, [r2, #0]
10006268:	f8d2 20a4 	ldr.w	r2, [r2, #164]	@ 0xa4
1000626c:	588b      	ldr	r3, [r1, r2]
1000626e:	f023 030f 	bic.w	r3, r3, #15
10006272:	f043 0303 	orr.w	r3, r3, #3
10006276:	508b      	str	r3, [r1, r2]
}
10006278:	bd38      	pop	{r3, r4, r5, pc}
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
1000627a:	6812      	ldr	r2, [r2, #0]
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_LP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
1000627c:	480a      	ldr	r0, [pc, #40]	@ (100062a8 <SetReadMarginTrimLp+0x64>)
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
1000627e:	6815      	ldr	r5, [r2, #0]
10006280:	f8d2 40a0 	ldr.w	r4, [r2, #160]	@ 0xa0
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_LP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
10006284:	f8d0 3824 	ldr.w	r3, [r0, #2084]	@ 0x824
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
10006288:	5929      	ldr	r1, [r5, r4]
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_LP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
1000628a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
                             (CPUSS_TRIM_RAM_CTL & CPUSS_TRIM_RAM_CTL_RA_MASK);
1000628e:	f401 7140 	and.w	r1, r1, #768	@ 0x300
        CPUSS_TRIM_RAM_CTL = (SFLASH_CPUSS_TRIM_RAM_CTL_LP & ((uint32_t) ~CPUSS_TRIM_RAM_CTL_RA_MASK)) |
10006292:	430b      	orrs	r3, r1
10006294:	512b      	str	r3, [r5, r4]
        CPUSS_TRIM_ROM_CTL =  SFLASH_CPUSS_TRIM_ROM_CTL_LP;
10006296:	6811      	ldr	r1, [r2, #0]
10006298:	f8d2 30a4 	ldr.w	r3, [r2, #164]	@ 0xa4
1000629c:	f8d0 2820 	ldr.w	r2, [r0, #2080]	@ 0x820
100062a0:	50ca      	str	r2, [r1, r3]
}
100062a2:	e7e9      	b.n	10006278 <SetReadMarginTrimLp+0x34>
100062a4:	08002c40 	.word	0x08002c40
100062a8:	16001000 	.word	0x16001000

100062ac <Cy_SysPm_RegisterCallback>:
{
100062ac:	b570      	push	{r4, r5, r6, lr}
    if ((handler != NULL) && (handler->callbackParams != NULL) && (handler->callback != NULL))
100062ae:	b1c0      	cbz	r0, 100062e2 <Cy_SysPm_RegisterCallback+0x36>
100062b0:	68c3      	ldr	r3, [r0, #12]
100062b2:	b37b      	cbz	r3, 10006314 <Cy_SysPm_RegisterCallback+0x68>
100062b4:	6803      	ldr	r3, [r0, #0]
100062b6:	b36b      	cbz	r3, 10006314 <Cy_SysPm_RegisterCallback+0x68>
        uint32_t callbackRootIdx = (uint32_t) handler->type;
100062b8:	7905      	ldrb	r5, [r0, #4]
        if (pmCallbackRoot[callbackRootIdx] != NULL)
100062ba:	4c17      	ldr	r4, [pc, #92]	@ (10006318 <Cy_SysPm_RegisterCallback+0x6c>)
100062bc:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
100062c0:	b981      	cbnz	r1, 100062e4 <Cy_SysPm_RegisterCallback+0x38>
            handler->prevItm = NULL;
100062c2:	e9c0 1104 	strd	r1, r1, [r0, #16]
            pmCallbackRoot[callbackRootIdx] = handler;
100062c6:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
            handler->nextItm = NULL;
100062ca:	e01a      	b.n	10006302 <Cy_SysPm_RegisterCallback+0x56>
                if (curCallback->order <= handler->order)
100062cc:	7e01      	ldrb	r1, [r0, #24]
100062ce:	7e1e      	ldrb	r6, [r3, #24]
100062d0:	428e      	cmp	r6, r1
100062d2:	bf98      	it	ls
100062d4:	461a      	movls	r2, r3
100062d6:	4619      	mov	r1, r3
            while ((NULL != curCallback->nextItm) && (curCallback != handler))
100062d8:	694b      	ldr	r3, [r1, #20]
100062da:	b12b      	cbz	r3, 100062e8 <Cy_SysPm_RegisterCallback+0x3c>
100062dc:	4281      	cmp	r1, r0
100062de:	d1f5      	bne.n	100062cc <Cy_SysPm_RegisterCallback+0x20>
    bool retVal = false;
100062e0:	2000      	movs	r0, #0
}
100062e2:	bd70      	pop	{r4, r5, r6, pc}
100062e4:	460a      	mov	r2, r1
100062e6:	e7f7      	b.n	100062d8 <Cy_SysPm_RegisterCallback+0x2c>
            if (curCallback != handler)
100062e8:	4281      	cmp	r1, r0
100062ea:	d013      	beq.n	10006314 <Cy_SysPm_RegisterCallback+0x68>
                if ((insertPos->prevItm == NULL) && (handler->order < insertPos->order))
100062ec:	6913      	ldr	r3, [r2, #16]
100062ee:	b953      	cbnz	r3, 10006306 <Cy_SysPm_RegisterCallback+0x5a>
100062f0:	7e06      	ldrb	r6, [r0, #24]
100062f2:	7e11      	ldrb	r1, [r2, #24]
100062f4:	428e      	cmp	r6, r1
100062f6:	d206      	bcs.n	10006306 <Cy_SysPm_RegisterCallback+0x5a>
                    pmCallbackRoot[callbackRootIdx] = handler;
100062f8:	f844 0025 	str.w	r0, [r4, r5, lsl #2]
                    handler->prevItm = NULL;
100062fc:	e9c0 3204 	strd	r3, r2, [r0, #16]
                    handler->nextItm->prevItm = handler;
10006300:	6110      	str	r0, [r2, #16]
            retVal = true;
10006302:	2001      	movs	r0, #1
10006304:	e7ed      	b.n	100062e2 <Cy_SysPm_RegisterCallback+0x36>
                    handler->nextItm = insertPos->nextItm;
10006306:	6953      	ldr	r3, [r2, #20]
                    handler->prevItm = insertPos;
10006308:	e9c0 2304 	strd	r2, r3, [r0, #16]
                    if (handler->nextItm != NULL)
1000630c:	b103      	cbz	r3, 10006310 <Cy_SysPm_RegisterCallback+0x64>
                        handler->nextItm->prevItm = handler;
1000630e:	6118      	str	r0, [r3, #16]
                    insertPos->nextItm = handler;
10006310:	6150      	str	r0, [r2, #20]
10006312:	e7f6      	b.n	10006302 <Cy_SysPm_RegisterCallback+0x56>
    bool retVal = false;
10006314:	4618      	mov	r0, r3
10006316:	e7e4      	b.n	100062e2 <Cy_SysPm_RegisterCallback+0x36>
10006318:	08002c70 	.word	0x08002c70

1000631c <Cy_SysPm_IoUnfreeze>:
{
1000631c:	b508      	push	{r3, lr}
    interruptState = Cy_SysLib_EnterCriticalSection();
1000631e:	f7fc fc2c 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
    SRSS_PWR_HIBERNATE = (SRSS_PWR_HIBERNATE & HIBERNATE_RETAIN_STATUS_MASK) | HIBERNATE_UNLOCK_VAL;
10006322:	4b07      	ldr	r3, [pc, #28]	@ (10006340 <Cy_SysPm_IoUnfreeze+0x24>)
10006324:	4907      	ldr	r1, [pc, #28]	@ (10006344 <Cy_SysPm_IoUnfreeze+0x28>)
10006326:	685a      	ldr	r2, [r3, #4]
10006328:	400a      	ands	r2, r1
1000632a:	f442 5268 	orr.w	r2, r2, #14848	@ 0x3a00
1000632e:	605a      	str	r2, [r3, #4]
    SRSS_PWR_HIBERNATE &= HIBERNATE_RETAIN_STATUS_MASK;
10006330:	685a      	ldr	r2, [r3, #4]
10006332:	400a      	ands	r2, r1
10006334:	605a      	str	r2, [r3, #4]
    (void) SRSS_PWR_HIBERNATE;
10006336:	685b      	ldr	r3, [r3, #4]
}
10006338:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Cy_SysLib_ExitCriticalSection(interruptState);
1000633c:	f7fc bc21 	b.w	10002b82 <Cy_SysLib_ExitCriticalSection>
10006340:	40260000 	.word	0x40260000
10006344:	0ffc00ff 	.word	0x0ffc00ff

10006348 <Cy_SysPm_WriteVoltageBitForFlash>:
{
10006348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000634a:	4604      	mov	r4, r0
    uint16_t curDeviceRevision = Cy_SysLib_GetDeviceRevision();
1000634c:	f7ff fea8 	bl	100060a0 <Cy_SysLib_GetDeviceRevision>
10006350:	b285      	uxth	r5, r0
    uint16_t curDevice = Cy_SysLib_GetDevice();
10006352:	f7ff feae 	bl	100060b2 <Cy_SysLib_GetDevice>
10006356:	4606      	mov	r6, r0
    if ((Cy_Prot_GetActivePC(ACTIVE_BUS_MASTER) == 0U) && (curDevice == CY_SYSLIB_DEVICE_PSOC6ABLE2) &&
10006358:	200e      	movs	r0, #14
1000635a:	f7fe fc23 	bl	10004ba4 <Cy_Prot_GetActivePC>
1000635e:	b990      	cbnz	r0, 10006386 <Cy_SysPm_WriteVoltageBitForFlash+0x3e>
10006360:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
10006364:	d114      	bne.n	10006390 <Cy_SysPm_WriteVoltageBitForFlash+0x48>
10006366:	2d22      	cmp	r5, #34	@ 0x22
10006368:	d812      	bhi.n	10006390 <Cy_SysPm_WriteVoltageBitForFlash+0x48>
        _CLR_SET_FLD32U((FLASHC_FM_CTL_ANA_CTL0), FLASHC_FM_CTL_ANA_CTL0_VCC_SEL, value);
1000636a:	4b1b      	ldr	r3, [pc, #108]	@ (100063d8 <Cy_SysPm_WriteVoltageBitForFlash+0x90>)
1000636c:	681b      	ldr	r3, [r3, #0]
1000636e:	685b      	ldr	r3, [r3, #4]
10006370:	f503 4370 	add.w	r3, r3, #61440	@ 0xf000
10006374:	0624      	lsls	r4, r4, #24
10006376:	699a      	ldr	r2, [r3, #24]
10006378:	f004 7480 	and.w	r4, r4, #16777216	@ 0x1000000
1000637c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
10006380:	4314      	orrs	r4, r2
        FLASHC_FM_CTL_ANA_CTL0 =
10006382:	619c      	str	r4, [r3, #24]
}
10006384:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (((curDevice == CY_SYSLIB_DEVICE_PSOC6ABLE2) && (curDeviceRevision > SYSPM_DEVICE_PSOC6ABLE2_REV_0B)) ||
10006386:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
1000638a:	d101      	bne.n	10006390 <Cy_SysPm_WriteVoltageBitForFlash+0x48>
1000638c:	2d22      	cmp	r5, #34	@ 0x22
1000638e:	d921      	bls.n	100063d4 <Cy_SysPm_WriteVoltageBitForFlash+0x8c>
    return ( (IPC_STRUCT_Type*) CY_IPC_STRUCT_PTR(ipcIndex));
10006390:	4f11      	ldr	r7, [pc, #68]	@ (100063d8 <Cy_SysPm_WriteVoltageBitForFlash+0x90>)
10006392:	683b      	ldr	r3, [r7, #0]
10006394:	f8b3 50be 	ldrh.w	r5, [r3, #190]	@ 0xbe
10006398:	6a1b      	ldr	r3, [r3, #32]
        if (curDevice == CY_SYSLIB_DEVICE_PSOC6ABLE2)
1000639a:	f5b6 7f80 	cmp.w	r6, #256	@ 0x100
1000639e:	441d      	add	r5, r3
            FLASH_VOLTAGE_BIT_ULP_PSOC6ABLE2_OPCODE : FLASH_VOLTAGE_BIT_LP_PSOC6ABLE2_OPCODE;
100063a0:	bf07      	ittee	eq
100063a2:	4a0e      	ldreq	r2, [pc, #56]	@ (100063dc <Cy_SysPm_WriteVoltageBitForFlash+0x94>)
100063a4:	4b0e      	ldreq	r3, [pc, #56]	@ (100063e0 <Cy_SysPm_WriteVoltageBitForFlash+0x98>)
            FLASH_VOLTAGE_BIT_ULP_OPCODE : FLASH_VOLTAGE_BIT_LP_OPCODE;
100063a6:	4a0f      	ldrne	r2, [pc, #60]	@ (100063e4 <Cy_SysPm_WriteVoltageBitForFlash+0x9c>)
100063a8:	4b0f      	ldrne	r3, [pc, #60]	@ (100063e8 <Cy_SysPm_WriteVoltageBitForFlash+0xa0>)
        if (Cy_IPC_Drv_SendMsgWord(ipcSyscallBase, SYSPM_IPC_NOTIFY_STRUCT0, syscallCode) == CY_IPC_DRV_SUCCESS)
100063aa:	2101      	movs	r1, #1
            FLASH_VOLTAGE_BIT_ULP_OPCODE : FLASH_VOLTAGE_BIT_LP_OPCODE;
100063ac:	2c00      	cmp	r4, #0
100063ae:	bf08      	it	eq
100063b0:	461a      	moveq	r2, r3
        if (Cy_IPC_Drv_SendMsgWord(ipcSyscallBase, SYSPM_IPC_NOTIFY_STRUCT0, syscallCode) == CY_IPC_DRV_SUCCESS)
100063b2:	4628      	mov	r0, r5
100063b4:	f7fe fa18 	bl	100047e8 <Cy_IPC_Drv_SendMsgWord>
100063b8:	b960      	cbnz	r0, 100063d4 <Cy_SysPm_WriteVoltageBitForFlash+0x8c>
    return ( 0u != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_LOCK_STATUS(base)) );
100063ba:	683b      	ldr	r3, [r7, #0]
100063bc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
100063c0:	442b      	add	r3, r5
100063c2:	681a      	ldr	r2, [r3, #0]
            while (Cy_IPC_Drv_IsLockAcquired(ipcSyscallBase))
100063c4:	2a00      	cmp	r2, #0
100063c6:	dbfc      	blt.n	100063c2 <Cy_SysPm_WriteVoltageBitForFlash+0x7a>
    return REG_IPC_STRUCT_DATA(base);
100063c8:	68eb      	ldr	r3, [r5, #12]
            if (SYSCALL_STATUS_SUCCESS == (syscallStatus & SYSCALL_STATUS_MASK))
100063ca:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
100063ce:	f1b3 4f20 	cmp.w	r3, #2684354560	@ 0xa0000000
100063d2:	d0d7      	beq.n	10006384 <Cy_SysPm_WriteVoltageBitForFlash+0x3c>
            FLASH_VOLTAGE_BIT_ULP_PSOC6ABLE2_OPCODE : FLASH_VOLTAGE_BIT_LP_PSOC6ABLE2_OPCODE;
100063d4:	4805      	ldr	r0, [pc, #20]	@ (100063ec <Cy_SysPm_WriteVoltageBitForFlash+0xa4>)
    return retVal;
100063d6:	e7d5      	b.n	10006384 <Cy_SysPm_WriteVoltageBitForFlash+0x3c>
100063d8:	08002c40 	.word	0x08002c40
100063dc:	30000101 	.word	0x30000101
100063e0:	30000001 	.word	0x30000001
100063e4:	0c000003 	.word	0x0c000003
100063e8:	0c000001 	.word	0x0c000001
100063ec:	00420004 	.word	0x00420004

100063f0 <Cy_SysPm_LdoGetVoltage>:

cy_en_syspm_ldo_voltage_t Cy_SysPm_LdoGetVoltage(void)
{
    uint32_t curVoltage;

    curVoltage = _FLD2VAL(SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM, SRSS_PWR_TRIM_PWRSYS_CTL);
100063f0:	4b06      	ldr	r3, [pc, #24]	@ (1000640c <Cy_SysPm_LdoGetVoltage+0x1c>)

    return ((curVoltage == (SFLASH_LDO_0P9V_TRIM)) ? CY_SYSPM_LDO_VOLTAGE_ULP : CY_SYSPM_LDO_VOLTAGE_LP);
100063f2:	f04f 52b0 	mov.w	r2, #369098752	@ 0x16000000
    curVoltage = _FLD2VAL(SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM, SRSS_PWR_TRIM_PWRSYS_CTL);
100063f6:	f8d3 3f1c 	ldr.w	r3, [r3, #3868]	@ 0xf1c
    return ((curVoltage == (SFLASH_LDO_0P9V_TRIM)) ? CY_SYSPM_LDO_VOLTAGE_ULP : CY_SYSPM_LDO_VOLTAGE_LP);
100063fa:	f892 0740 	ldrb.w	r0, [r2, #1856]	@ 0x740
    curVoltage = _FLD2VAL(SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM, SRSS_PWR_TRIM_PWRSYS_CTL);
100063fe:	f003 031f 	and.w	r3, r3, #31
}
10006402:	1a18      	subs	r0, r3, r0
10006404:	bf18      	it	ne
10006406:	2001      	movne	r0, #1
10006408:	4770      	bx	lr
1000640a:	bf00      	nop
1000640c:	4026f000 	.word	0x4026f000

10006410 <Cy_SysPm_LdoIsEnabled>:


bool Cy_SysPm_LdoIsEnabled(void)
{
    return ((0U != _FLD2VAL(SRSS_PWR_CTL_LINREG_DIS, SRSS_PWR_CTL)) ? false : true);
10006410:	4b03      	ldr	r3, [pc, #12]	@ (10006420 <Cy_SysPm_LdoIsEnabled+0x10>)
10006412:	6818      	ldr	r0, [r3, #0]
10006414:	f480 0000 	eor.w	r0, r0, #8388608	@ 0x800000
}
10006418:	f3c0 50c0 	ubfx	r0, r0, #23, #1
1000641c:	4770      	bx	lr
1000641e:	bf00      	nop
10006420:	40260000 	.word	0x40260000

10006424 <Cy_SysPm_ReadStatus>:
{
10006424:	b508      	push	{r3, lr}
    if ((CPUSS_CM4_STATUS & CM4_DEEPSLEEP_MASK) == CM4_DEEPSLEEP_MASK)
10006426:	4b1a      	ldr	r3, [pc, #104]	@ (10006490 <Cy_SysPm_ReadStatus+0x6c>)
10006428:	681a      	ldr	r2, [r3, #0]
1000642a:	f8d2 0094 	ldr.w	r0, [r2, #148]	@ 0x94
1000642e:	6813      	ldr	r3, [r2, #0]
10006430:	5819      	ldr	r1, [r3, r0]
10006432:	f001 0103 	and.w	r1, r1, #3
10006436:	2903      	cmp	r1, #3
    else if(0U != _FLD2VAL(CPUSS_CM4_STATUS_SLEEPING, CPUSS_CM4_STATUS))
10006438:	bf18      	it	ne
1000643a:	5819      	ldrne	r1, [r3, r0]
    if ((CPUSS_CM0_STATUS & CM0_DEEPSLEEP_MASK) == CM0_DEEPSLEEP_MASK)
1000643c:	f8d2 0098 	ldr.w	r0, [r2, #152]	@ 0x98
10006440:	581a      	ldr	r2, [r3, r0]
    else if(0U != _FLD2VAL(CPUSS_CM4_STATUS_SLEEPING, CPUSS_CM4_STATUS))
10006442:	bf18      	it	ne
10006444:	f001 0101 	andne.w	r1, r1, #1
    if ((CPUSS_CM0_STATUS & CM0_DEEPSLEEP_MASK) == CM0_DEEPSLEEP_MASK)
10006448:	f002 0203 	and.w	r2, r2, #3
    else if(0U != _FLD2VAL(CPUSS_CM4_STATUS_SLEEPING, CPUSS_CM4_STATUS))
1000644c:	bf14      	ite	ne
1000644e:	3101      	addne	r1, #1
        pmStatus |= CY_SYSPM_STATUS_CM4_DEEPSLEEP;
10006450:	2104      	moveq	r1, #4
    if ((CPUSS_CM0_STATUS & CM0_DEEPSLEEP_MASK) == CM0_DEEPSLEEP_MASK)
10006452:	2a03      	cmp	r2, #3
10006454:	d10a      	bne.n	1000646c <Cy_SysPm_ReadStatus+0x48>
        pmStatus |= CY_SYSPM_STATUS_CM0_DEEPSLEEP;
10006456:	f041 0140 	orr.w	r1, r1, #64	@ 0x40
    if (Cy_SysPm_LdoIsEnabled())
1000645a:	f7ff ffd9 	bl	10006410 <Cy_SysPm_LdoIsEnabled>
1000645e:	b168      	cbz	r0, 1000647c <Cy_SysPm_ReadStatus+0x58>
        if (Cy_SysPm_LdoGetVoltage() != CY_SYSPM_LDO_VOLTAGE_ULP)
10006460:	f7ff ffc6 	bl	100063f0 <Cy_SysPm_LdoGetVoltage>
10006464:	b180      	cbz	r0, 10006488 <Cy_SysPm_ReadStatus+0x64>
            pmStatus |= CY_SYSPM_STATUS_SYSTEM_LP;
10006466:	f041 0080 	orr.w	r0, r1, #128	@ 0x80
}
1000646a:	bd08      	pop	{r3, pc}
    else if (0U != _FLD2VAL(CPUSS_CM0_STATUS_SLEEPING, CPUSS_CM0_STATUS))
1000646c:	581b      	ldr	r3, [r3, r0]
1000646e:	07db      	lsls	r3, r3, #31
        pmStatus |= CY_SYSPM_STATUS_CM0_SLEEP;
10006470:	bf4c      	ite	mi
10006472:	f041 0120 	orrmi.w	r1, r1, #32
        pmStatus |= CY_SYSPM_STATUS_CM0_ACTIVE;
10006476:	f041 0110 	orrpl.w	r1, r1, #16
1000647a:	e7ee      	b.n	1000645a <Cy_SysPm_ReadStatus+0x36>
    retVal = _FLD2VAL(SRSS_PWR_BUCK_CTL_BUCK_OUT1_SEL, SRSS_PWR_BUCK_CTL);
1000647c:	4b05      	ldr	r3, [pc, #20]	@ (10006494 <Cy_SysPm_ReadStatus+0x70>)
1000647e:	695b      	ldr	r3, [r3, #20]
10006480:	f003 0307 	and.w	r3, r3, #7
        if (Cy_SysPm_BuckGetVoltage1() != CY_SYSPM_BUCK_OUT1_VOLTAGE_ULP)
10006484:	2b02      	cmp	r3, #2
10006486:	d1ee      	bne.n	10006466 <Cy_SysPm_ReadStatus+0x42>
            pmStatus |= CY_SYSPM_STATUS_SYSTEM_ULP;
10006488:	f441 6000 	orr.w	r0, r1, #2048	@ 0x800
    return pmStatus;
1000648c:	e7ed      	b.n	1000646a <Cy_SysPm_ReadStatus+0x46>
1000648e:	bf00      	nop
10006490:	08002c40 	.word	0x08002c40
10006494:	40260000 	.word	0x40260000

10006498 <Cy_SysPm_IsSystemUlp>:
{
10006498:	b508      	push	{r3, lr}
    return((Cy_SysPm_ReadStatus() & CY_SYSPM_STATUS_SYSTEM_ULP) != 0U);
1000649a:	f7ff ffc3 	bl	10006424 <Cy_SysPm_ReadStatus>
}
1000649e:	f3c0 20c0 	ubfx	r0, r0, #11, #1
100064a2:	bd08      	pop	{r3, pc}

100064a4 <Cy_SysPm_SystemSetNormalRegulatorCurrent>:
{
100064a4:	b508      	push	{r3, lr}
    if (Cy_SysPm_LdoIsEnabled())
100064a6:	f7ff ffb3 	bl	10006410 <Cy_SysPm_LdoIsEnabled>
100064aa:	4a18      	ldr	r2, [pc, #96]	@ (1000650c <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x68>)
        SRSS_PWR_CTL &= (uint32_t) ~CY_SYSPM_PWR_CIRCUITS_LPMODE_ACTIVE_LDO_MASK;
100064ac:	6813      	ldr	r3, [r2, #0]
    if (Cy_SysPm_LdoIsEnabled())
100064ae:	b178      	cbz	r0, 100064d0 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x2c>
        SRSS_PWR_CTL &= (uint32_t) ~CY_SYSPM_PWR_CIRCUITS_LPMODE_ACTIVE_LDO_MASK;
100064b0:	f023 43a6 	bic.w	r3, r3, #1392508928	@ 0x53000000
        SRSS_PWR_CTL &= (uint32_t) ~CY_SYSPM_PWR_CIRCUITS_LPMODE_ACTIVE_BUCK_MASK;
100064b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
100064b8:	6013      	str	r3, [r2, #0]
    Cy_SysLib_DelayUs(ACT_REF_SETTLE_DELAY_US);
100064ba:	2008      	movs	r0, #8
100064bc:	f7ff fd20 	bl	10005f00 <Cy_SysLib_DelayUs>
    while ((0U == _FLD2VAL(SRSS_PWR_CTL_ACT_REF_OK, SRSS_PWR_CTL)) && (0U != timeOut))
100064c0:	4a12      	ldr	r2, [pc, #72]	@ (1000650c <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x68>)
    uint32_t timeOut = WAIT_DELAY_TRYES;
100064c2:	2364      	movs	r3, #100	@ 0x64
    while ((0U == _FLD2VAL(SRSS_PWR_CTL_ACT_REF_OK, SRSS_PWR_CTL)) && (0U != timeOut))
100064c4:	6811      	ldr	r1, [r2, #0]
100064c6:	2900      	cmp	r1, #0
100064c8:	db07      	blt.n	100064da <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x36>
100064ca:	b923      	cbnz	r3, 100064d6 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x32>
    cy_en_syspm_status_t retVal = CY_SYSPM_TIMEOUT;
100064cc:	4810      	ldr	r0, [pc, #64]	@ (10006510 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x6c>)
    return retVal;
100064ce:	e011      	b.n	100064f4 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x50>
        SRSS_PWR_CTL &= (uint32_t) ~CY_SYSPM_PWR_CIRCUITS_LPMODE_ACTIVE_BUCK_MASK;
100064d0:	f023 43a4 	bic.w	r3, r3, #1375731712	@ 0x52000000
100064d4:	e7ee      	b.n	100064b4 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x10>
        timeOut--;
100064d6:	3b01      	subs	r3, #1
100064d8:	e7f4      	b.n	100064c4 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x20>
    if (0U != timeOut)
100064da:	2b00      	cmp	r3, #0
100064dc:	d0f6      	beq.n	100064cc <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x28>
        SRSS_PWR_CTL &= (uint32_t) ~SRSS_PWR_CTL_BGREF_LPMODE_Msk;
100064de:	6813      	ldr	r3, [r2, #0]
100064e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
100064e4:	6013      	str	r3, [r2, #0]
        Cy_SysLib_DelayUs(SET_NORMAL_CURRENT_MODE_DELAY_US);
100064e6:	2001      	movs	r0, #1
100064e8:	f7ff fd0a 	bl	10005f00 <Cy_SysLib_DelayUs>
        if (Cy_SysPm_LdoIsEnabled() && (Cy_SysPm_LdoGetVoltage() == CY_SYSPM_LDO_VOLTAGE_1_1V))
100064ec:	f7ff ff90 	bl	10006410 <Cy_SysPm_LdoIsEnabled>
100064f0:	b908      	cbnz	r0, 100064f6 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x52>
            SRSS_PWR_TRIM_WAKE_CTL = SFLASH_PWR_TRIM_WAKE_CTL;
100064f2:	2000      	movs	r0, #0
}
100064f4:	bd08      	pop	{r3, pc}
        if (Cy_SysPm_LdoIsEnabled() && (Cy_SysPm_LdoGetVoltage() == CY_SYSPM_LDO_VOLTAGE_1_1V))
100064f6:	f7ff ff7b 	bl	100063f0 <Cy_SysPm_LdoGetVoltage>
100064fa:	2801      	cmp	r0, #1
            SRSS_PWR_TRIM_WAKE_CTL = SFLASH_PWR_TRIM_WAKE_CTL;
100064fc:	bf01      	itttt	eq
100064fe:	4b05      	ldreq	r3, [pc, #20]	@ (10006514 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x70>)
10006500:	f8d3 2810 	ldreq.w	r2, [r3, #2064]	@ 0x810
10006504:	4b04      	ldreq	r3, [pc, #16]	@ (10006518 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x74>)
10006506:	f8c3 2f30 	streq.w	r2, [r3, #3888]	@ 0xf30
1000650a:	e7f2      	b.n	100064f2 <Cy_SysPm_SystemSetNormalRegulatorCurrent+0x4e>
1000650c:	40260000 	.word	0x40260000
10006510:	00420002 	.word	0x00420002
10006514:	16001000 	.word	0x16001000
10006518:	40267000 	.word	0x40267000

1000651c <Cy_SysPm_SystemIsMinRegulatorCurrentSet>:
{
1000651c:	b508      	push	{r3, lr}
    uint32_t regMask = Cy_SysPm_LdoIsEnabled() ? CY_SYSPM_PWR_CIRCUITS_LPMODE_ACTIVE_LDO_MASK : CY_SYSPM_PWR_CIRCUITS_LPMODE_ACTIVE_BUCK_MASK;
1000651e:	f7ff ff77 	bl	10006410 <Cy_SysPm_LdoIsEnabled>
10006522:	4a06      	ldr	r2, [pc, #24]	@ (1000653c <Cy_SysPm_SystemIsMinRegulatorCurrentSet+0x20>)
10006524:	4b06      	ldr	r3, [pc, #24]	@ (10006540 <Cy_SysPm_SystemIsMinRegulatorCurrentSet+0x24>)
10006526:	2800      	cmp	r0, #0
10006528:	bf08      	it	eq
1000652a:	4613      	moveq	r3, r2
    return ((SRSS_PWR_CTL & regMask) == regMask);
1000652c:	4a05      	ldr	r2, [pc, #20]	@ (10006544 <Cy_SysPm_SystemIsMinRegulatorCurrentSet+0x28>)
1000652e:	6812      	ldr	r2, [r2, #0]
10006530:	4393      	bics	r3, r2
}
10006532:	bf0c      	ite	eq
10006534:	2001      	moveq	r0, #1
10006536:	2000      	movne	r0, #0
10006538:	bd08      	pop	{r3, pc}
1000653a:	bf00      	nop
1000653c:	52040000 	.word	0x52040000
10006540:	53040000 	.word	0x53040000
10006544:	40260000 	.word	0x40260000

10006548 <Cy_SysPm_LdoSetVoltage>:
{
10006548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000654a:	4606      	mov	r6, r0
    if (IsVoltageChangePossible())
1000654c:	f7ff fdbc 	bl	100060c8 <IsVoltageChangePossible>
10006550:	2800      	cmp	r0, #0
10006552:	d04d      	beq.n	100065f0 <Cy_SysPm_LdoSetVoltage+0xa8>
        interruptState = Cy_SysLib_EnterCriticalSection();
10006554:	f7fc fb11 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
10006558:	4926      	ldr	r1, [pc, #152]	@ (100065f4 <Cy_SysPm_LdoSetVoltage+0xac>)
1000655a:	4607      	mov	r7, r0
        if (CY_SYSPM_LDO_VOLTAGE_0_9V == voltage)
1000655c:	bb06      	cbnz	r6, 100065a0 <Cy_SysPm_LdoSetVoltage+0x58>
            trimVoltage =  SFLASH_LDO_0P9V_TRIM;
1000655e:	f04f 53b0 	mov.w	r3, #369098752	@ 0x16000000
            SRSS_PWR_TRIM_WAKE_CTL = 0UL;
10006562:	f8c1 6f30 	str.w	r6, [r1, #3888]	@ 0xf30
            retVal = Cy_SysPm_WriteVoltageBitForFlash(CY_SYSPM_FLASH_VOLTAGE_BIT_ULP);
10006566:	2001      	movs	r0, #1
            trimVoltage =  SFLASH_LDO_0P9V_TRIM;
10006568:	f893 4740 	ldrb.w	r4, [r3, #1856]	@ 0x740
            retVal = Cy_SysPm_WriteVoltageBitForFlash(CY_SYSPM_FLASH_VOLTAGE_BIT_ULP);
1000656c:	f7ff feec 	bl	10006348 <Cy_SysPm_WriteVoltageBitForFlash>
            trimVoltage =  SFLASH_LDO_0P9V_TRIM;
10006570:	b2e4      	uxtb	r4, r4
            if (CY_SYSPM_SUCCESS == retVal)
10006572:	4605      	mov	r5, r0
10006574:	b978      	cbnz	r0, 10006596 <Cy_SysPm_LdoSetVoltage+0x4e>
                SetReadMarginTrimUlp();
10006576:	f7ff fddf 	bl	10006138 <SetReadMarginTrimUlp>
            _CLR_SET_FLD32U((SRSS_PWR_TRIM_PWRSYS_CTL), SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM, trimVoltage);
1000657a:	4a1f      	ldr	r2, [pc, #124]	@ (100065f8 <Cy_SysPm_LdoSetVoltage+0xb0>)
1000657c:	f8d2 3f1c 	ldr.w	r3, [r2, #3868]	@ 0xf1c
10006580:	f004 041f 	and.w	r4, r4, #31
10006584:	f023 031f 	bic.w	r3, r3, #31
10006588:	431c      	orrs	r4, r3
            SRSS_PWR_TRIM_PWRSYS_CTL =
1000658a:	f8c2 4f1c 	str.w	r4, [r2, #3868]	@ 0xf1c
            if (CY_SYSPM_LDO_VOLTAGE_0_9V == voltage)
1000658e:	bb2e      	cbnz	r6, 100065dc <Cy_SysPm_LdoSetVoltage+0x94>
                SetWriteAssistTrimUlp();
10006590:	f7ff fe32 	bl	100061f8 <SetWriteAssistTrimUlp>
10006594:	4635      	mov	r5, r6
        Cy_SysLib_ExitCriticalSection(interruptState);
10006596:	4638      	mov	r0, r7
10006598:	f7fc faf3 	bl	10002b82 <Cy_SysLib_ExitCriticalSection>
}
1000659c:	4628      	mov	r0, r5
1000659e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            if (Cy_SysPm_SystemIsMinRegulatorCurrentSet())
100065a0:	f7ff ffbc 	bl	1000651c <Cy_SysPm_SystemIsMinRegulatorCurrentSet>
100065a4:	b1b0      	cbz	r0, 100065d4 <Cy_SysPm_LdoSetVoltage+0x8c>
                SRSS_PWR_TRIM_WAKE_CTL = SRSS_PWR_TRIM_WAKE_LP;
100065a6:	2350      	movs	r3, #80	@ 0x50
                SRSS_PWR_TRIM_WAKE_CTL = SFLASH_PWR_TRIM_WAKE_CTL;
100065a8:	f8c1 3f30 	str.w	r3, [r1, #3888]	@ 0xf30
            _CLR_SET_FLD32U((SRSS_PWR_TRIM_PWRSYS_CTL), SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM, LDO_OUT_VOLTAGE_0_95V);
100065ac:	4a12      	ldr	r2, [pc, #72]	@ (100065f8 <Cy_SysPm_LdoSetVoltage+0xb0>)
            trimVoltage = SFLASH_LDO_1P1V_TRIM;
100065ae:	f04f 53b0 	mov.w	r3, #369098752	@ 0x16000000
            Cy_SysLib_DelayUs(LDO_0_9V_TO_0_95V_DELAY_US);
100065b2:	2003      	movs	r0, #3
            trimVoltage = SFLASH_LDO_1P1V_TRIM;
100065b4:	f893 4741 	ldrb.w	r4, [r3, #1857]	@ 0x741
            _CLR_SET_FLD32U((SRSS_PWR_TRIM_PWRSYS_CTL), SRSS_PWR_TRIM_PWRSYS_CTL_ACT_REG_TRIM, LDO_OUT_VOLTAGE_0_95V);
100065b8:	f8d2 3f1c 	ldr.w	r3, [r2, #3868]	@ 0xf1c
100065bc:	f023 031f 	bic.w	r3, r3, #31
100065c0:	f043 030b 	orr.w	r3, r3, #11
            SRSS_PWR_TRIM_PWRSYS_CTL =
100065c4:	f8c2 3f1c 	str.w	r3, [r2, #3868]	@ 0xf1c
            trimVoltage = SFLASH_LDO_1P1V_TRIM;
100065c8:	b2e4      	uxtb	r4, r4
            Cy_SysLib_DelayUs(LDO_0_9V_TO_0_95V_DELAY_US);
100065ca:	f7ff fc99 	bl	10005f00 <Cy_SysLib_DelayUs>
            SetWriteAssistTrimLp();
100065ce:	f7ff fde7 	bl	100061a0 <SetWriteAssistTrimLp>
        if (CY_SYSPM_SUCCESS == retVal)
100065d2:	e7d2      	b.n	1000657a <Cy_SysPm_LdoSetVoltage+0x32>
                SRSS_PWR_TRIM_WAKE_CTL = SFLASH_PWR_TRIM_WAKE_CTL;
100065d4:	4b09      	ldr	r3, [pc, #36]	@ (100065fc <Cy_SysPm_LdoSetVoltage+0xb4>)
100065d6:	f8d3 3810 	ldr.w	r3, [r3, #2064]	@ 0x810
100065da:	e7e5      	b.n	100065a8 <Cy_SysPm_LdoSetVoltage+0x60>
                Cy_SysLib_DelayUs(LDO_0_95V_TO_1_1V_DELAY_US);
100065dc:	2007      	movs	r0, #7
100065de:	f7ff fc8f 	bl	10005f00 <Cy_SysLib_DelayUs>
                SetReadMarginTrimLp();
100065e2:	f7ff fe2f 	bl	10006244 <SetReadMarginTrimLp>
                retVal = Cy_SysPm_WriteVoltageBitForFlash(CY_SYSPM_FLASH_VOLTAGE_BIT_LP);
100065e6:	2000      	movs	r0, #0
100065e8:	f7ff feae 	bl	10006348 <Cy_SysPm_WriteVoltageBitForFlash>
100065ec:	4605      	mov	r5, r0
100065ee:	e7d2      	b.n	10006596 <Cy_SysPm_LdoSetVoltage+0x4e>
    cy_en_syspm_status_t retVal = CY_SYSPM_INVALID_STATE;
100065f0:	4d03      	ldr	r5, [pc, #12]	@ (10006600 <Cy_SysPm_LdoSetVoltage+0xb8>)
    return retVal;
100065f2:	e7d3      	b.n	1000659c <Cy_SysPm_LdoSetVoltage+0x54>
100065f4:	40267000 	.word	0x40267000
100065f8:	4026f000 	.word	0x4026f000
100065fc:	16001000 	.word	0x16001000
10006600:	00420003 	.word	0x00420003

10006604 <Cy_SysPm_IoIsFrozen>:


bool Cy_SysPm_IoIsFrozen(void)
{
    return (0U != _FLD2VAL(SRSS_PWR_HIBERNATE_FREEZE, SRSS_PWR_HIBERNATE));
10006604:	4b02      	ldr	r3, [pc, #8]	@ (10006610 <Cy_SysPm_IoIsFrozen+0xc>)
10006606:	6858      	ldr	r0, [r3, #4]
}
10006608:	f3c0 4040 	ubfx	r0, r0, #17, #1
1000660c:	4770      	bx	lr
1000660e:	bf00      	nop
10006610:	40260000 	.word	0x40260000

10006614 <Cy_SysPm_PmicDisableOutput>:
}


void Cy_SysPm_PmicDisableOutput(void)
{
    if (CY_SYSPM_PMIC_UNLOCK_KEY == _FLD2VAL(BACKUP_PMIC_CTL_UNLOCK, BACKUP_PMIC_CTL))
10006614:	4a07      	ldr	r2, [pc, #28]	@ (10006634 <Cy_SysPm_PmicDisableOutput+0x20>)
10006616:	6c53      	ldr	r3, [r2, #68]	@ 0x44
10006618:	f3c3 2307 	ubfx	r3, r3, #8, #8
1000661c:	2b3a      	cmp	r3, #58	@ 0x3a
1000661e:	d107      	bne.n	10006630 <Cy_SysPm_PmicDisableOutput+0x1c>
    {
        BACKUP_PMIC_CTL =
        (BACKUP_PMIC_CTL | _VAL2FLD(BACKUP_PMIC_CTL_UNLOCK, CY_SYSPM_PMIC_UNLOCK_KEY)) &
10006620:	6c53      	ldr	r3, [r2, #68]	@ 0x44
10006622:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
10006626:	f423 5368 	bic.w	r3, r3, #14848	@ 0x3a00
1000662a:	f443 5368 	orr.w	r3, r3, #14848	@ 0x3a00
        BACKUP_PMIC_CTL =
1000662e:	6453      	str	r3, [r2, #68]	@ 0x44
        ((uint32_t) ~ _VAL2FLD(BACKUP_PMIC_CTL_PMIC_EN_OUTEN, 1U));
    }
}
10006630:	4770      	bx	lr
10006632:	bf00      	nop
10006634:	40270000 	.word	0x40270000

10006638 <Cy_SysPm_PmicUnlock>:
}


void Cy_SysPm_PmicUnlock(void)
{
    BACKUP_PMIC_CTL = _CLR_SET_FLD32U(BACKUP_PMIC_CTL, BACKUP_PMIC_CTL_UNLOCK, CY_SYSPM_PMIC_UNLOCK_KEY);
10006638:	4a03      	ldr	r2, [pc, #12]	@ (10006648 <Cy_SysPm_PmicUnlock+0x10>)
1000663a:	6c53      	ldr	r3, [r2, #68]	@ 0x44
1000663c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
10006640:	f443 5368 	orr.w	r3, r3, #14848	@ 0x3a00
10006644:	6453      	str	r3, [r2, #68]	@ 0x44
}
10006646:	4770      	bx	lr
10006648:	40270000 	.word	0x40270000

1000664c <Cy_SysTick_ServiceCallbacks>:

    return (retVal);
}

static void Cy_SysTick_ServiceCallbacks(void)
{
1000664c:	b538      	push	{r3, r4, r5, lr}
    return (SYSTICK_CTRL & SysTick_CTRL_COUNTFLAG_Msk);
1000664e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
10006652:	691b      	ldr	r3, [r3, #16]
    uint32_t i;

    /* Verify that tick timer flag was set */
    if (0u != Cy_SysTick_GetCountFlag())
10006654:	03db      	lsls	r3, r3, #15
10006656:	d508      	bpl.n	1000666a <Cy_SysTick_ServiceCallbacks+0x1e>
10006658:	4d04      	ldr	r5, [pc, #16]	@ (1000666c <Cy_SysTick_ServiceCallbacks+0x20>)
    {
        for (i=0u; i < CY_SYS_SYST_NUM_OF_CALLBACKS; i++)
1000665a:	2400      	movs	r4, #0
        {
            if (Cy_SysTick_Callbacks[i] != NULL)
1000665c:	f855 3b04 	ldr.w	r3, [r5], #4
10006660:	b103      	cbz	r3, 10006664 <Cy_SysTick_ServiceCallbacks+0x18>
            {
                (void)(Cy_SysTick_Callbacks[i])();
10006662:	4798      	blx	r3
        for (i=0u; i < CY_SYS_SYST_NUM_OF_CALLBACKS; i++)
10006664:	3401      	adds	r4, #1
10006666:	2c05      	cmp	r4, #5
10006668:	d1f8      	bne.n	1000665c <Cy_SysTick_ServiceCallbacks+0x10>
            }
        }
    }
}
1000666a:	bd38      	pop	{r3, r4, r5, pc}
1000666c:	08002c88 	.word	0x08002c88

10006670 <Cy_SysTick_EnableInterrupt>:
    SYSTICK_CTRL = SYSTICK_CTRL | SysTick_CTRL_TICKINT_Msk;
10006670:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
10006674:	6913      	ldr	r3, [r2, #16]
10006676:	f043 0302 	orr.w	r3, r3, #2
1000667a:	6113      	str	r3, [r2, #16]
}
1000667c:	4770      	bx	lr

1000667e <Cy_SysTick_Enable>:
{
1000667e:	b508      	push	{r3, lr}
    Cy_SysTick_EnableInterrupt();
10006680:	f7ff fff6 	bl	10006670 <Cy_SysTick_EnableInterrupt>
    SYSTICK_CTRL |= SysTick_CTRL_ENABLE_Msk;
10006684:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
10006688:	6913      	ldr	r3, [r2, #16]
1000668a:	f043 0301 	orr.w	r3, r3, #1
1000668e:	6113      	str	r3, [r2, #16]
}
10006690:	bd08      	pop	{r3, pc}
	...

10006694 <Cy_SysTick_SetClockSource>:
    if (clockSource == CY_SYSTICK_CLOCK_SOURCE_CLK_CPU)
10006694:	2804      	cmp	r0, #4
10006696:	d106      	bne.n	100066a6 <Cy_SysTick_SetClockSource+0x12>
        SYSTICK_CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
10006698:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
1000669c:	6913      	ldr	r3, [r2, #16]
1000669e:	f043 0304 	orr.w	r3, r3, #4
        SYSTICK_CTRL &= ~SysTick_CTRL_CLKSOURCE_Msk;
100066a2:	6113      	str	r3, [r2, #16]
}
100066a4:	4770      	bx	lr
            CPUSS_SYSTICK_CTL = _VAL2FLD(CPUSS_SYSTICK_CTL_CLOCK_SOURCE, (uint32_t) clockSource);
100066a6:	4b07      	ldr	r3, [pc, #28]	@ (100066c4 <Cy_SysTick_SetClockSource+0x30>)
100066a8:	681b      	ldr	r3, [r3, #0]
100066aa:	0600      	lsls	r0, r0, #24
100066ac:	681a      	ldr	r2, [r3, #0]
100066ae:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
100066b2:	f000 7040 	and.w	r0, r0, #50331648	@ 0x3000000
100066b6:	50d0      	str	r0, [r2, r3]
        SYSTICK_CTRL &= ~SysTick_CTRL_CLKSOURCE_Msk;
100066b8:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
100066bc:	6913      	ldr	r3, [r2, #16]
100066be:	f023 0304 	bic.w	r3, r3, #4
100066c2:	e7ee      	b.n	100066a2 <Cy_SysTick_SetClockSource+0xe>
100066c4:	08002c40 	.word	0x08002c40

100066c8 <Cy_SysTick_Init>:
        Cy_SysTick_Callbacks[i] = NULL;
100066c8:	4b0d      	ldr	r3, [pc, #52]	@ (10006700 <Cy_SysTick_Init+0x38>)
{
100066ca:	b570      	push	{r4, r5, r6, lr}
        Cy_SysTick_Callbacks[i] = NULL;
100066cc:	2400      	movs	r4, #0
100066ce:	e9c3 4400 	strd	r4, r4, [r3]
100066d2:	e9c3 4402 	strd	r4, r4, [r3, #8]
100066d6:	611c      	str	r4, [r3, #16]
{
100066d8:	4606      	mov	r6, r0
100066da:	460d      	mov	r5, r1
    (void)Cy_SysInt_SetVector((IRQn_Type)CY_SYSTICK_IRQ_NUM, Cy_SysTick_ServiceCallbacks); /* Suppress a compiler warning about unused return value */
100066dc:	f04f 30ff 	mov.w	r0, #4294967295
100066e0:	4908      	ldr	r1, [pc, #32]	@ (10006704 <Cy_SysTick_Init+0x3c>)
100066e2:	f7ff fbb5 	bl	10005e50 <Cy_SysInt_SetVector>
    Cy_SysTick_SetClockSource(clockSource);
100066e6:	4630      	mov	r0, r6
100066e8:	f7ff ffd4 	bl	10006694 <Cy_SysTick_SetClockSource>
    SYSTICK_LOAD = (value & SysTick_LOAD_RELOAD_Msk);
100066ec:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
100066f0:	f025 457f 	bic.w	r5, r5, #4278190080	@ 0xff000000
100066f4:	615d      	str	r5, [r3, #20]
    SYSTICK_VAL = 0u;
100066f6:	619c      	str	r4, [r3, #24]
}
100066f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Cy_SysTick_Enable();
100066fc:	f7ff bfbf 	b.w	1000667e <Cy_SysTick_Enable>
10006700:	08002c88 	.word	0x08002c88
10006704:	1000664d 	.word	0x1000664d

10006708 <Cy_TrigMux_Connect>:
* \funcusage
* \snippet trigmux/snippet/main.c snippet_Cy_TrigMux_Connect
*
*******************************************************************************/
cy_en_trigmux_status_t Cy_TrigMux_Connect(uint32_t inTrig, uint32_t outTrig, bool invert, en_trig_type_t trigType)
{
10006708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    CY_ASSERT_L3(CY_TRIGMUX_IS_TRIGTYPE_VALID(trigType));
    CY_ASSERT_L2(CY_TRIGMUX_IS_INTRIG_VALID(inTrig));
    CY_ASSERT_L2(CY_TRIGMUX_IS_OUTTRIG_VALID(outTrig));

    /* inTrig and outTrig should be in the same group */
    if ((inTrig & PERI_TR_CMD_GROUP_SEL_Msk) == (outTrig & PERI_TR_CMD_GROUP_SEL_Msk))
1000670c:	ea80 0601 	eor.w	r6, r0, r1
10006710:	f416 6670 	ands.w	r6, r6, #3840	@ 0xf00
{
10006714:	4605      	mov	r5, r0
10006716:	460f      	mov	r7, r1
10006718:	4690      	mov	r8, r2
1000671a:	461c      	mov	r4, r3
    if ((inTrig & PERI_TR_CMD_GROUP_SEL_Msk) == (outTrig & PERI_TR_CMD_GROUP_SEL_Msk))
1000671c:	d12c      	bne.n	10006778 <Cy_TrigMux_Connect+0x70>
    {
        uint32_t interruptState = Cy_SysLib_EnterCriticalSection();
1000671e:	f7fc fa2c 	bl	10002b7a <Cy_SysLib_EnterCriticalSection>
                                        _BOOL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_INV, invert) |
                                         _VAL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_EDGE, trigType));
        }
#else

        CY_TRIGMUX_TR_CTL(outTrig) = (CY_TRIGMUX_TR_CTL(outTrig) &
10006722:	4b16      	ldr	r3, [pc, #88]	@ (1000677c <Cy_TrigMux_Connect+0x74>)
10006724:	6819      	ldr	r1, [r3, #0]
10006726:	f8b1 e076 	ldrh.w	lr, [r1, #118]	@ 0x76
1000672a:	688a      	ldr	r2, [r1, #8]
1000672c:	f8b1 c074 	ldrh.w	ip, [r1, #116]	@ 0x74
10006730:	ea4f 039e 	mov.w	r3, lr, lsr #2
10006734:	3b01      	subs	r3, #1
10006736:	403b      	ands	r3, r7
10006738:	4494      	add	ip, r2
1000673a:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
1000673e:	f8b1 3072 	ldrh.w	r3, [r1, #114]	@ 0x72
10006742:	ea03 0107 	and.w	r1, r3, r7
10006746:	0a09      	lsrs	r1, r1, #8
10006748:	fb0e f101 	mul.w	r1, lr, r1
                                      (uint32_t)~(PERI_TR_GR_TR_OUT_CTL_TR_SEL_Msk |
                                                  PERI_TR_GR_TR_OUT_CTL_TR_INV_Msk |
                                                  PERI_TR_GR_TR_OUT_CTL_TR_EDGE_Msk)) |
                                        (_VAL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_SEL, inTrig) |
                                        _BOOL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_INV, invert) |
                                         _VAL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_EDGE, trigType));
1000674c:	0263      	lsls	r3, r4, #9
        CY_TRIGMUX_TR_CTL(outTrig) = (CY_TRIGMUX_TR_CTL(outTrig) &
1000674e:	f85c 7001 	ldr.w	r7, [ip, r1]
                                         _VAL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_EDGE, trigType));
10006752:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        _BOOL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_INV, invert) |
10006756:	ea43 2208 	orr.w	r2, r3, r8, lsl #8
                                        (_VAL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_SEL, inTrig) |
1000675a:	b2ed      	uxtb	r5, r5
                                        _BOOL2FLD(PERI_TR_GR_TR_OUT_CTL_TR_INV, invert) |
1000675c:	ea42 0305 	orr.w	r3, r2, r5
        CY_TRIGMUX_TR_CTL(outTrig) = (CY_TRIGMUX_TR_CTL(outTrig) &
10006760:	f427 727f 	bic.w	r2, r7, #1020	@ 0x3fc
10006764:	f022 0203 	bic.w	r2, r2, #3
                                                  PERI_TR_GR_TR_OUT_CTL_TR_EDGE_Msk)) |
10006768:	4313      	orrs	r3, r2
        CY_TRIGMUX_TR_CTL(outTrig) = (CY_TRIGMUX_TR_CTL(outTrig) &
1000676a:	f84c 3001 	str.w	r3, [ip, r1]
#endif

        Cy_SysLib_ExitCriticalSection(interruptState);
1000676e:	f7fc fa08 	bl	10002b82 <Cy_SysLib_ExitCriticalSection>

        retVal = CY_TRIGMUX_SUCCESS;
    }

    return retVal;
}
10006772:	4630      	mov	r0, r6
10006774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cy_en_trigmux_status_t retVal = CY_TRIGMUX_BAD_PARAM;
10006778:	4e01      	ldr	r6, [pc, #4]	@ (10006780 <Cy_TrigMux_Connect+0x78>)
    return retVal;
1000677a:	e7fa      	b.n	10006772 <Cy_TrigMux_Connect+0x6a>
1000677c:	08002c40 	.word	0x08002c40
10006780:	00ce0001 	.word	0x00ce0001

10006784 <_write>:
#endif
//--------------------------------------------------------------------------------------------------
// _write
//--------------------------------------------------------------------------------------------------
__attribute__((weak)) int32_t _write(int32_t fd, const cy_char8_t* ptr, int32_t len)
{
10006784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10006786:	4616      	mov	r6, r2
    int32_t nChars = 0;
    (void)fd;
    if (ptr != NULL)
10006788:	460d      	mov	r5, r1
1000678a:	b961      	cbnz	r1, 100067a6 <_write+0x22>
    int32_t nChars = 0;
1000678c:	460c      	mov	r4, r1
            ++ptr;
        }
        cy_retarget_io_mutex_release();
    }
    return (nChars);
}
1000678e:	4620      	mov	r0, r4
10006790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return cyhal_uart_putc(&cy_retarget_io_uart_obj, (uint8_t)c);
10006792:	5d29      	ldrb	r1, [r5, r4]
10006794:	4638      	mov	r0, r7
10006796:	f7fd fc1f 	bl	10003fd8 <cyhal_uart_putc>
            if (CY_RSLT_SUCCESS != rslt)
1000679a:	2800      	cmp	r0, #0
1000679c:	d1f7      	bne.n	1000678e <_write+0xa>
        for (; nChars < len; ++nChars)
1000679e:	3401      	adds	r4, #1
100067a0:	42b4      	cmp	r4, r6
100067a2:	dbf6      	blt.n	10006792 <_write+0xe>
100067a4:	e7f3      	b.n	1000678e <_write+0xa>
    return cyhal_uart_putc(&cy_retarget_io_uart_obj, (uint8_t)c);
100067a6:	4f01      	ldr	r7, [pc, #4]	@ (100067ac <_write+0x28>)
    int32_t nChars = 0;
100067a8:	2400      	movs	r4, #0
100067aa:	e7f9      	b.n	100067a0 <_write+0x1c>
100067ac:	08002c9c 	.word	0x08002c9c

100067b0 <_read>:
#endif
//--------------------------------------------------------------------------------------------------
// _read
//--------------------------------------------------------------------------------------------------
__attribute__((weak)) int32_t _read(int32_t fd, cy_char8_t* ptr, int32_t len)
{
100067b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100067b2:	4615      	mov	r5, r2
    (void)fd;

    int32_t nChars = 0;
    if (ptr != NULL)
100067b4:	b1a1      	cbz	r1, 100067e0 <_read+0x30>
    return cyhal_uart_getc(&cy_retarget_io_uart_obj, (uint8_t*)c, 0);
100067b6:	4f0b      	ldr	r7, [pc, #44]	@ (100067e4 <_read+0x34>)
100067b8:	460e      	mov	r6, r1
    int32_t nChars = 0;
100067ba:	2400      	movs	r4, #0
    return cyhal_uart_getc(&cy_retarget_io_uart_obj, (uint8_t*)c, 0);
100067bc:	2200      	movs	r2, #0
100067be:	4631      	mov	r1, r6
100067c0:	4638      	mov	r0, r7
100067c2:	f7fd fbe7 	bl	10003f94 <cyhal_uart_getc>
    {
        cy_rslt_t rslt;
        do
        {
            rslt = cy_retarget_io_getchar(ptr);
            if (rslt == CY_RSLT_SUCCESS)
100067c6:	b948      	cbnz	r0, 100067dc <_read+0x2c>
            {
                ++nChars;
                if ((*ptr == '\n') || (*ptr == '\r'))
100067c8:	f816 3b01 	ldrb.w	r3, [r6], #1
100067cc:	2b0a      	cmp	r3, #10
                ++nChars;
100067ce:	f104 0401 	add.w	r4, r4, #1
                if ((*ptr == '\n') || (*ptr == '\r'))
100067d2:	d003      	beq.n	100067dc <_read+0x2c>
100067d4:	2b0d      	cmp	r3, #13
100067d6:	d001      	beq.n	100067dc <_read+0x2c>
                {
                    break;
                }
                ptr++;
            }
        } while ((rslt == CY_RSLT_SUCCESS) && (nChars < len));
100067d8:	42ac      	cmp	r4, r5
100067da:	dbef      	blt.n	100067bc <_read+0xc>
    }

    return (nChars);
}
100067dc:	4620      	mov	r0, r4
100067de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    int32_t nChars = 0;
100067e0:	460c      	mov	r4, r1
    return (nChars);
100067e2:	e7fb      	b.n	100067dc <_read+0x2c>
100067e4:	08002c9c 	.word	0x08002c9c

100067e8 <cy_retarget_io_init_fc>:
//
// Enables user to provide flow control pins during initialization
//--------------------------------------------------------------------------------------------------
cy_rslt_t cy_retarget_io_init_fc(cyhal_gpio_t tx, cyhal_gpio_t rx, cyhal_gpio_t cts,
                                 cyhal_gpio_t rts, uint32_t baudrate)
{
100067e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    const cyhal_uart_cfg_t uart_config =
100067ea:	4d0f      	ldr	r5, [pc, #60]	@ (10006828 <cy_retarget_io_init_fc+0x40>)
{
100067ec:	4606      	mov	r6, r0
100067ee:	460f      	mov	r7, r1
100067f0:	4694      	mov	ip, r2
100067f2:	469e      	mov	lr, r3
    const cyhal_uart_cfg_t uart_config =
100067f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
100067f6:	b08b      	sub	sp, #44	@ 0x2c
    const cyhal_uart_cfg_t uart_config =
100067f8:	ac05      	add	r4, sp, #20
100067fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
100067fc:	682b      	ldr	r3, [r5, #0]
100067fe:	6023      	str	r3, [r4, #0]
        .rx_buffer          = NULL,
        .rx_buffer_size     = 0
    };

    #if (CYHAL_API_VERSION >= 2)
    cy_rslt_t result = cyhal_uart_init(&cy_retarget_io_uart_obj, tx, rx, cts, rts, NULL,
10006800:	ab05      	add	r3, sp, #20
10006802:	9302      	str	r3, [sp, #8]
10006804:	2300      	movs	r3, #0
10006806:	e9cd e300 	strd	lr, r3, [sp]
1000680a:	4808      	ldr	r0, [pc, #32]	@ (1000682c <cy_retarget_io_init_fc+0x44>)
1000680c:	4663      	mov	r3, ip
1000680e:	463a      	mov	r2, r7
10006810:	4631      	mov	r1, r6
10006812:	f7fd fc03 	bl	1000401c <cyhal_uart_init>
    {
        result = cyhal_uart_set_flow_control(&cy_retarget_io_uart_obj, cts, rts);
    }
    #endif

    if (result == CY_RSLT_SUCCESS)
10006816:	b920      	cbnz	r0, 10006822 <cy_retarget_io_init_fc+0x3a>
    {
        result = cyhal_uart_set_baud(&cy_retarget_io_uart_obj, baudrate, NULL);
10006818:	4602      	mov	r2, r0
1000681a:	9910      	ldr	r1, [sp, #64]	@ 0x40
1000681c:	4803      	ldr	r0, [pc, #12]	@ (1000682c <cy_retarget_io_init_fc+0x44>)
1000681e:	f7fd fa2f 	bl	10003c80 <cyhal_uart_set_baud>
    {
        result = cy_retarget_io_mutex_init();
    }

    return result;
}
10006822:	b00b      	add	sp, #44	@ 0x2c
10006824:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006826:	bf00      	nop
10006828:	1000cb34 	.word	0x1000cb34
1000682c:	08002c9c 	.word	0x08002c9c

10006830 <arm_cmplx_mag_q15>:
10006830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10006834:	ea5f 0992 	movs.w	r9, r2, lsr #2
10006838:	b083      	sub	sp, #12
1000683a:	4617      	mov	r7, r2
1000683c:	4606      	mov	r6, r0
1000683e:	4688      	mov	r8, r1
10006840:	d03c      	beq.n	100068bc <arm_cmplx_mag_q15+0x8c>
10006842:	f101 0508 	add.w	r5, r1, #8
10006846:	46ca      	mov	sl, r9
10006848:	4604      	mov	r4, r0
1000684a:	f10d 0b04 	add.w	fp, sp, #4
1000684e:	6820      	ldr	r0, [r4, #0]
10006850:	fb20 f000 	smuad	r0, r0, r0
10006854:	4659      	mov	r1, fp
10006856:	0840      	lsrs	r0, r0, #1
10006858:	f000 f848 	bl	100068ec <arm_sqrt_q31>
1000685c:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
10006860:	f825 3c08 	strh.w	r3, [r5, #-8]
10006864:	6860      	ldr	r0, [r4, #4]
10006866:	fb20 f000 	smuad	r0, r0, r0
1000686a:	4659      	mov	r1, fp
1000686c:	0840      	lsrs	r0, r0, #1
1000686e:	f000 f83d 	bl	100068ec <arm_sqrt_q31>
10006872:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
10006876:	f825 3c06 	strh.w	r3, [r5, #-6]
1000687a:	68a0      	ldr	r0, [r4, #8]
1000687c:	fb20 f000 	smuad	r0, r0, r0
10006880:	4659      	mov	r1, fp
10006882:	0840      	lsrs	r0, r0, #1
10006884:	f000 f832 	bl	100068ec <arm_sqrt_q31>
10006888:	f9bd 2006 	ldrsh.w	r2, [sp, #6]
1000688c:	f825 2c04 	strh.w	r2, [r5, #-4]
10006890:	68e3      	ldr	r3, [r4, #12]
10006892:	fb23 f303 	smuad	r3, r3, r3
10006896:	0858      	lsrs	r0, r3, #1
10006898:	4659      	mov	r1, fp
1000689a:	f000 f827 	bl	100068ec <arm_sqrt_q31>
1000689e:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
100068a2:	f825 3c02 	strh.w	r3, [r5, #-2]
100068a6:	f1ba 0a01 	subs.w	sl, sl, #1
100068aa:	f104 0410 	add.w	r4, r4, #16
100068ae:	f105 0508 	add.w	r5, r5, #8
100068b2:	d1cc      	bne.n	1000684e <arm_cmplx_mag_q15+0x1e>
100068b4:	eb06 1609 	add.w	r6, r6, r9, lsl #4
100068b8:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
100068bc:	f017 0703 	ands.w	r7, r7, #3
100068c0:	d011      	beq.n	100068e6 <arm_cmplx_mag_q15+0xb6>
100068c2:	eb06 0787 	add.w	r7, r6, r7, lsl #2
100068c6:	f10d 0b04 	add.w	fp, sp, #4
100068ca:	f856 0b04 	ldr.w	r0, [r6], #4
100068ce:	fb20 f000 	smuad	r0, r0, r0
100068d2:	4659      	mov	r1, fp
100068d4:	0840      	lsrs	r0, r0, #1
100068d6:	f000 f809 	bl	100068ec <arm_sqrt_q31>
100068da:	f9bd 3006 	ldrsh.w	r3, [sp, #6]
100068de:	f828 3b02 	strh.w	r3, [r8], #2
100068e2:	42be      	cmp	r6, r7
100068e4:	d1f1      	bne.n	100068ca <arm_cmplx_mag_q15+0x9a>
100068e6:	b003      	add	sp, #12
100068e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

100068ec <arm_sqrt_q31>:
100068ec:	2800      	cmp	r0, #0
100068ee:	dc07      	bgt.n	10006900 <arm_sqrt_q31+0x14>
100068f0:	f04f 0300 	mov.w	r3, #0
100068f4:	600b      	str	r3, [r1, #0]
100068f6:	bf14      	ite	ne
100068f8:	f04f 30ff 	movne.w	r0, #4294967295
100068fc:	4618      	moveq	r0, r3
100068fe:	4770      	bx	lr
10006900:	fab0 fc80 	clz	ip, r0
10006904:	b530      	push	{r4, r5, lr}
10006906:	f10c 3eff 	add.w	lr, ip, #4294967295
1000690a:	f01e 0401 	ands.w	r4, lr, #1
1000690e:	bf16      	itet	ne
10006910:	f1ac 0302 	subne.w	r3, ip, #2
10006914:	fa00 f00e 	lsleq.w	r0, r0, lr
10006918:	4098      	lslne	r0, r3
1000691a:	1683      	asrs	r3, r0, #26
1000691c:	3b08      	subs	r3, #8
1000691e:	4a27      	ldr	r2, [pc, #156]	@ (100069bc <arm_sqrt_q31+0xd0>)
10006920:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
10006924:	fb82 3502 	smull	r3, r5, r2, r2
10006928:	0f1b      	lsrs	r3, r3, #28
1000692a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
1000692e:	fb80 3503 	smull	r3, r5, r0, r3
10006932:	0fdb      	lsrs	r3, r3, #31
10006934:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
10006938:	f1c3 5340 	rsb	r3, r3, #805306368	@ 0x30000000
1000693c:	fb83 3202 	smull	r3, r2, r3, r2
10006940:	0f5b      	lsrs	r3, r3, #29
10006942:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
10006946:	fb83 2503 	smull	r2, r5, r3, r3
1000694a:	0f12      	lsrs	r2, r2, #28
1000694c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
10006950:	fb80 2502 	smull	r2, r5, r0, r2
10006954:	0fd2      	lsrs	r2, r2, #31
10006956:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
1000695a:	f1c2 5240 	rsb	r2, r2, #805306368	@ 0x30000000
1000695e:	fb82 2503 	smull	r2, r5, r2, r3
10006962:	0f53      	lsrs	r3, r2, #29
10006964:	ea43 03c5 	orr.w	r3, r3, r5, lsl #3
10006968:	fb83 2503 	smull	r2, r5, r3, r3
1000696c:	0f12      	lsrs	r2, r2, #28
1000696e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
10006972:	fb80 2502 	smull	r2, r5, r0, r2
10006976:	0fd2      	lsrs	r2, r2, #31
10006978:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
1000697c:	f1c2 5240 	rsb	r2, r2, #805306368	@ 0x30000000
10006980:	fb82 2303 	smull	r2, r3, r2, r3
10006984:	0f52      	lsrs	r2, r2, #29
10006986:	ea42 02c3 	orr.w	r2, r2, r3, lsl #3
1000698a:	fb80 0202 	smull	r0, r2, r0, r2
1000698e:	0f00      	lsrs	r0, r0, #28
10006990:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
10006994:	b934      	cbnz	r4, 100069a4 <arm_sqrt_q31+0xb8>
10006996:	ea4f 0e6e 	mov.w	lr, lr, asr #1
1000699a:	fa40 f00e 	asr.w	r0, r0, lr
1000699e:	6008      	str	r0, [r1, #0]
100069a0:	2000      	movs	r0, #0
100069a2:	bd30      	pop	{r4, r5, pc}
100069a4:	f1ac 0c02 	sub.w	ip, ip, #2
100069a8:	eb0c 7cdc 	add.w	ip, ip, ip, lsr #31
100069ac:	ea4f 0c6c 	mov.w	ip, ip, asr #1
100069b0:	fa40 f00c 	asr.w	r0, r0, ip
100069b4:	6008      	str	r0, [r1, #0]
100069b6:	2000      	movs	r0, #0
100069b8:	bd30      	pop	{r4, r5, pc}
100069ba:	bf00      	nop
100069bc:	10010940 	.word	0x10010940

100069c0 <arm_radix4_butterfly_inverse_q15.constprop.0>:
100069c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
100069c4:	b093      	sub	sp, #76	@ 0x4c
100069c6:	f021 0603 	bic.w	r6, r1, #3
100069ca:	9101      	str	r1, [sp, #4]
100069cc:	eb00 0e46 	add.w	lr, r0, r6, lsl #1
100069d0:	0889      	lsrs	r1, r1, #2
100069d2:	1987      	adds	r7, r0, r6
100069d4:	900f      	str	r0, [sp, #60]	@ 0x3c
100069d6:	4693      	mov	fp, r2
100069d8:	9210      	str	r2, [sp, #64]	@ 0x40
100069da:	9111      	str	r1, [sp, #68]	@ 0x44
100069dc:	4476      	add	r6, lr
100069de:	4691      	mov	r9, r2
100069e0:	4692      	mov	sl, r2
100069e2:	4680      	mov	r8, r0
100069e4:	468c      	mov	ip, r1
100069e6:	2300      	movs	r3, #0
100069e8:	683a      	ldr	r2, [r7, #0]
100069ea:	f8d8 1000 	ldr.w	r1, [r8]
100069ee:	f8de 0000 	ldr.w	r0, [lr]
100069f2:	fa92 f223 	shadd16	r2, r2, r3
100069f6:	fa92 f423 	shadd16	r4, r2, r3
100069fa:	6832      	ldr	r2, [r6, #0]
100069fc:	fa91 f123 	shadd16	r1, r1, r3
10006a00:	fa90 f023 	shadd16	r0, r0, r3
10006a04:	fa92 f223 	shadd16	r2, r2, r3
10006a08:	fa90 f023 	shadd16	r0, r0, r3
10006a0c:	fa91 f123 	shadd16	r1, r1, r3
10006a10:	fa92 f223 	shadd16	r2, r2, r3
10006a14:	fa94 f212 	qadd16	r2, r4, r2
10006a18:	fa91 f410 	qadd16	r4, r1, r0
10006a1c:	fad1 f110 	qsub16	r1, r1, r0
10006a20:	fa94 f022 	shadd16	r0, r4, r2
10006a24:	f848 0b04 	str.w	r0, [r8], #4
10006a28:	f85b 5b10 	ldr.w	r5, [fp], #16
10006a2c:	fad4 f412 	qsub16	r4, r4, r2
10006a30:	fb45 f004 	smusd	r0, r5, r4
10006a34:	683a      	ldr	r2, [r7, #0]
10006a36:	fb25 f414 	smuadx	r4, r5, r4
10006a3a:	1400      	asrs	r0, r0, #16
10006a3c:	eac0 0004 	pkhbt	r0, r0, r4
10006a40:	f847 0b04 	str.w	r0, [r7], #4
10006a44:	6830      	ldr	r0, [r6, #0]
10006a46:	fa92 f223 	shadd16	r2, r2, r3
10006a4a:	fa90 f023 	shadd16	r0, r0, r3
10006a4e:	fa90 f023 	shadd16	r0, r0, r3
10006a52:	fa92 f223 	shadd16	r2, r2, r3
10006a56:	fad2 f210 	qsub16	r2, r2, r0
10006a5a:	f85a 0b08 	ldr.w	r0, [sl], #8
10006a5e:	faa1 f412 	qasx	r4, r1, r2
10006a62:	fae1 f112 	qsax	r1, r1, r2
10006a66:	fb40 f204 	smusd	r2, r0, r4
10006a6a:	1412      	asrs	r2, r2, #16
10006a6c:	fb20 f014 	smuadx	r0, r0, r4
10006a70:	eac2 0200 	pkhbt	r2, r2, r0
10006a74:	f84e 2b04 	str.w	r2, [lr], #4
10006a78:	f859 0b18 	ldr.w	r0, [r9], #24
10006a7c:	f1bc 0c01 	subs.w	ip, ip, #1
10006a80:	fb40 f201 	smusd	r2, r0, r1
10006a84:	ea4f 4222 	mov.w	r2, r2, asr #16
10006a88:	fb20 f111 	smuadx	r1, r0, r1
10006a8c:	eac2 0201 	pkhbt	r2, r2, r1
10006a90:	f846 2b04 	str.w	r2, [r6], #4
10006a94:	d1a8      	bne.n	100069e8 <arm_radix4_butterfly_inverse_q15.constprop.0+0x28>
10006a96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
10006a98:	2b04      	cmp	r3, #4
10006a9a:	f240 80b1 	bls.w	10006c00 <arm_radix4_butterfly_inverse_q15.constprop.0+0x240>
10006a9e:	930e      	str	r3, [sp, #56]	@ 0x38
10006aa0:	f8cd c008 	str.w	ip, [sp, #8]
10006aa4:	2308      	movs	r3, #8
10006aa6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
10006aa8:	0891      	lsrs	r1, r2, #2
10006aaa:	4692      	mov	sl, r2
10006aac:	008a      	lsls	r2, r1, #2
10006aae:	920a      	str	r2, [sp, #40]	@ 0x28
10006ab0:	9a01      	ldr	r2, [sp, #4]
10006ab2:	910e      	str	r1, [sp, #56]	@ 0x38
10006ab4:	428a      	cmp	r2, r1
10006ab6:	bf28      	it	cs
10006ab8:	460a      	movcs	r2, r1
10006aba:	920c      	str	r2, [sp, #48]	@ 0x30
10006abc:	009a      	lsls	r2, r3, #2
10006abe:	9209      	str	r2, [sp, #36]	@ 0x24
10006ac0:	eb03 0243 	add.w	r2, r3, r3, lsl #1
10006ac4:	00db      	lsls	r3, r3, #3
10006ac6:	930b      	str	r3, [sp, #44]	@ 0x2c
10006ac8:	0093      	lsls	r3, r2, #2
10006aca:	930d      	str	r3, [sp, #52]	@ 0x34
10006acc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10006ace:	9307      	str	r3, [sp, #28]
10006ad0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
10006ad4:	9306      	str	r3, [sp, #24]
10006ad6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
10006ad8:	9308      	str	r3, [sp, #32]
10006ada:	9303      	str	r3, [sp, #12]
10006adc:	9305      	str	r3, [sp, #20]
10006ade:	2300      	movs	r3, #0
10006ae0:	ea4f 078a 	mov.w	r7, sl, lsl #2
10006ae4:	9304      	str	r3, [sp, #16]
10006ae6:	9b05      	ldr	r3, [sp, #20]
10006ae8:	9a07      	ldr	r2, [sp, #28]
10006aea:	f8d3 9000 	ldr.w	r9, [r3]
10006aee:	9b03      	ldr	r3, [sp, #12]
10006af0:	f8dd c010 	ldr.w	ip, [sp, #16]
10006af4:	f8d3 8000 	ldr.w	r8, [r3]
10006af8:	9b08      	ldr	r3, [sp, #32]
10006afa:	f8d3 e000 	ldr.w	lr, [r3]
10006afe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
10006b00:	4616      	mov	r6, r2
10006b02:	1898      	adds	r0, r3, r2
10006b04:	9a06      	ldr	r2, [sp, #24]
10006b06:	4615      	mov	r5, r2
10006b08:	1899      	adds	r1, r3, r2
10006b0a:	f8d5 b000 	ldr.w	fp, [r5]
10006b0e:	6833      	ldr	r3, [r6, #0]
10006b10:	680a      	ldr	r2, [r1, #0]
10006b12:	6804      	ldr	r4, [r0, #0]
10006b14:	fa94 f412 	qadd16	r4, r4, r2
10006b18:	fa93 f21b 	qadd16	r2, r3, fp
10006b1c:	fad3 f31b 	qsub16	r3, r3, fp
10006b20:	fa92 fb24 	shadd16	fp, r2, r4
10006b24:	fad2 f424 	shsub16	r4, r2, r4
10006b28:	9a02      	ldr	r2, [sp, #8]
10006b2a:	fa9b fb22 	shadd16	fp, fp, r2
10006b2e:	f8c6 b000 	str.w	fp, [r6]
10006b32:	fb48 fb04 	smusd	fp, r8, r4
10006b36:	ea4f 422b 	mov.w	r2, fp, asr #16
10006b3a:	fb28 f414 	smuadx	r4, r8, r4
10006b3e:	eac2 0204 	pkhbt	r2, r2, r4
10006b42:	6804      	ldr	r4, [r0, #0]
10006b44:	6002      	str	r2, [r0, #0]
10006b46:	680a      	ldr	r2, [r1, #0]
10006b48:	fad4 f412 	qsub16	r4, r4, r2
10006b4c:	fae3 f224 	shsax	r2, r3, r4
10006b50:	faa3 f324 	shasx	r3, r3, r4
10006b54:	fb49 f403 	smusd	r4, r9, r3
10006b58:	1424      	asrs	r4, r4, #16
10006b5a:	fb29 f313 	smuadx	r3, r9, r3
10006b5e:	eac4 0303 	pkhbt	r3, r4, r3
10006b62:	602b      	str	r3, [r5, #0]
10006b64:	fb4e f302 	smusd	r3, lr, r2
10006b68:	141b      	asrs	r3, r3, #16
10006b6a:	fb2e f212 	smuadx	r2, lr, r2
10006b6e:	eac3 0302 	pkhbt	r3, r3, r2
10006b72:	600b      	str	r3, [r1, #0]
10006b74:	9b01      	ldr	r3, [sp, #4]
10006b76:	44d4      	add	ip, sl
10006b78:	4563      	cmp	r3, ip
10006b7a:	443e      	add	r6, r7
10006b7c:	4438      	add	r0, r7
10006b7e:	443d      	add	r5, r7
10006b80:	4439      	add	r1, r7
10006b82:	d8c2      	bhi.n	10006b0a <arm_radix4_butterfly_inverse_q15.constprop.0+0x14a>
10006b84:	9a05      	ldr	r2, [sp, #20]
10006b86:	9909      	ldr	r1, [sp, #36]	@ 0x24
10006b88:	9b04      	ldr	r3, [sp, #16]
10006b8a:	440a      	add	r2, r1
10006b8c:	9205      	str	r2, [sp, #20]
10006b8e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
10006b90:	9a03      	ldr	r2, [sp, #12]
10006b92:	440a      	add	r2, r1
10006b94:	9203      	str	r2, [sp, #12]
10006b96:	990d      	ldr	r1, [sp, #52]	@ 0x34
10006b98:	9a08      	ldr	r2, [sp, #32]
10006b9a:	440a      	add	r2, r1
10006b9c:	9208      	str	r2, [sp, #32]
10006b9e:	9a07      	ldr	r2, [sp, #28]
10006ba0:	3204      	adds	r2, #4
10006ba2:	9207      	str	r2, [sp, #28]
10006ba4:	9a06      	ldr	r2, [sp, #24]
10006ba6:	3204      	adds	r2, #4
10006ba8:	9206      	str	r2, [sp, #24]
10006baa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
10006bac:	3301      	adds	r3, #1
10006bae:	4293      	cmp	r3, r2
10006bb0:	9304      	str	r3, [sp, #16]
10006bb2:	d398      	bcc.n	10006ae6 <arm_radix4_butterfly_inverse_q15.constprop.0+0x126>
10006bb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
10006bb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
10006bb8:	2a04      	cmp	r2, #4
10006bba:	f63f af74 	bhi.w	10006aa6 <arm_radix4_butterfly_inverse_q15.constprop.0+0xe6>
10006bbe:	9c11      	ldr	r4, [sp, #68]	@ 0x44
10006bc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10006bc2:	68de      	ldr	r6, [r3, #12]
10006bc4:	681a      	ldr	r2, [r3, #0]
10006bc6:	6859      	ldr	r1, [r3, #4]
10006bc8:	689f      	ldr	r7, [r3, #8]
10006bca:	fa91 f516 	qadd16	r5, r1, r6
10006bce:	fa92 f017 	qadd16	r0, r2, r7
10006bd2:	fad1 f116 	qsub16	r1, r1, r6
10006bd6:	fad2 f217 	qsub16	r2, r2, r7
10006bda:	fa90 f625 	shadd16	r6, r0, r5
10006bde:	3c01      	subs	r4, #1
10006be0:	fad0 f025 	shsub16	r0, r0, r5
10006be4:	faa2 f521 	shasx	r5, r2, r1
10006be8:	fae2 f221 	shsax	r2, r2, r1
10006bec:	601e      	str	r6, [r3, #0]
10006bee:	6058      	str	r0, [r3, #4]
10006bf0:	609d      	str	r5, [r3, #8]
10006bf2:	60da      	str	r2, [r3, #12]
10006bf4:	f103 0310 	add.w	r3, r3, #16
10006bf8:	d1e3      	bne.n	10006bc2 <arm_radix4_butterfly_inverse_q15.constprop.0+0x202>
10006bfa:	b013      	add	sp, #76	@ 0x4c
10006bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10006c00:	461c      	mov	r4, r3
10006c02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10006c04:	e7dd      	b.n	10006bc2 <arm_radix4_butterfly_inverse_q15.constprop.0+0x202>
10006c06:	bf00      	nop

10006c08 <arm_radix4_butterfly_q15.constprop.0>:
10006c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10006c0c:	b093      	sub	sp, #76	@ 0x4c
10006c0e:	f021 0603 	bic.w	r6, r1, #3
10006c12:	9101      	str	r1, [sp, #4]
10006c14:	eb00 0e46 	add.w	lr, r0, r6, lsl #1
10006c18:	0889      	lsrs	r1, r1, #2
10006c1a:	1987      	adds	r7, r0, r6
10006c1c:	900f      	str	r0, [sp, #60]	@ 0x3c
10006c1e:	4693      	mov	fp, r2
10006c20:	9210      	str	r2, [sp, #64]	@ 0x40
10006c22:	9111      	str	r1, [sp, #68]	@ 0x44
10006c24:	4476      	add	r6, lr
10006c26:	4691      	mov	r9, r2
10006c28:	4692      	mov	sl, r2
10006c2a:	4680      	mov	r8, r0
10006c2c:	468c      	mov	ip, r1
10006c2e:	2300      	movs	r3, #0
10006c30:	683a      	ldr	r2, [r7, #0]
10006c32:	f8d8 1000 	ldr.w	r1, [r8]
10006c36:	f8de 0000 	ldr.w	r0, [lr]
10006c3a:	fa92 f223 	shadd16	r2, r2, r3
10006c3e:	fa92 f423 	shadd16	r4, r2, r3
10006c42:	6832      	ldr	r2, [r6, #0]
10006c44:	fa91 f123 	shadd16	r1, r1, r3
10006c48:	fa90 f023 	shadd16	r0, r0, r3
10006c4c:	fa92 f223 	shadd16	r2, r2, r3
10006c50:	fa90 f023 	shadd16	r0, r0, r3
10006c54:	fa91 f123 	shadd16	r1, r1, r3
10006c58:	fa92 f223 	shadd16	r2, r2, r3
10006c5c:	fa94 f212 	qadd16	r2, r4, r2
10006c60:	fa91 f410 	qadd16	r4, r1, r0
10006c64:	fad1 f110 	qsub16	r1, r1, r0
10006c68:	fa94 f022 	shadd16	r0, r4, r2
10006c6c:	f848 0b04 	str.w	r0, [r8], #4
10006c70:	f85b 5b10 	ldr.w	r5, [fp], #16
10006c74:	fad4 f412 	qsub16	r4, r4, r2
10006c78:	fb25 f004 	smuad	r0, r5, r4
10006c7c:	683a      	ldr	r2, [r7, #0]
10006c7e:	fb45 f414 	smusdx	r4, r5, r4
10006c82:	1400      	asrs	r0, r0, #16
10006c84:	eac0 0004 	pkhbt	r0, r0, r4
10006c88:	f847 0b04 	str.w	r0, [r7], #4
10006c8c:	6830      	ldr	r0, [r6, #0]
10006c8e:	fa92 f223 	shadd16	r2, r2, r3
10006c92:	fa90 f023 	shadd16	r0, r0, r3
10006c96:	fa90 f023 	shadd16	r0, r0, r3
10006c9a:	fa92 f223 	shadd16	r2, r2, r3
10006c9e:	fad2 f210 	qsub16	r2, r2, r0
10006ca2:	f85a 0b08 	ldr.w	r0, [sl], #8
10006ca6:	fae1 f412 	qsax	r4, r1, r2
10006caa:	faa1 f112 	qasx	r1, r1, r2
10006cae:	fb20 f204 	smuad	r2, r0, r4
10006cb2:	1412      	asrs	r2, r2, #16
10006cb4:	fb40 f014 	smusdx	r0, r0, r4
10006cb8:	eac2 0200 	pkhbt	r2, r2, r0
10006cbc:	f84e 2b04 	str.w	r2, [lr], #4
10006cc0:	f859 0b18 	ldr.w	r0, [r9], #24
10006cc4:	f1bc 0c01 	subs.w	ip, ip, #1
10006cc8:	fb20 f201 	smuad	r2, r0, r1
10006ccc:	ea4f 4222 	mov.w	r2, r2, asr #16
10006cd0:	fb40 f111 	smusdx	r1, r0, r1
10006cd4:	eac2 0201 	pkhbt	r2, r2, r1
10006cd8:	f846 2b04 	str.w	r2, [r6], #4
10006cdc:	d1a8      	bne.n	10006c30 <arm_radix4_butterfly_q15.constprop.0+0x28>
10006cde:	9b11      	ldr	r3, [sp, #68]	@ 0x44
10006ce0:	2b04      	cmp	r3, #4
10006ce2:	f240 80b1 	bls.w	10006e48 <arm_radix4_butterfly_q15.constprop.0+0x240>
10006ce6:	930e      	str	r3, [sp, #56]	@ 0x38
10006ce8:	f8cd c008 	str.w	ip, [sp, #8]
10006cec:	2308      	movs	r3, #8
10006cee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
10006cf0:	0891      	lsrs	r1, r2, #2
10006cf2:	4692      	mov	sl, r2
10006cf4:	008a      	lsls	r2, r1, #2
10006cf6:	920a      	str	r2, [sp, #40]	@ 0x28
10006cf8:	9a01      	ldr	r2, [sp, #4]
10006cfa:	910e      	str	r1, [sp, #56]	@ 0x38
10006cfc:	428a      	cmp	r2, r1
10006cfe:	bf28      	it	cs
10006d00:	460a      	movcs	r2, r1
10006d02:	920c      	str	r2, [sp, #48]	@ 0x30
10006d04:	009a      	lsls	r2, r3, #2
10006d06:	9209      	str	r2, [sp, #36]	@ 0x24
10006d08:	eb03 0243 	add.w	r2, r3, r3, lsl #1
10006d0c:	00db      	lsls	r3, r3, #3
10006d0e:	930b      	str	r3, [sp, #44]	@ 0x2c
10006d10:	0093      	lsls	r3, r2, #2
10006d12:	930d      	str	r3, [sp, #52]	@ 0x34
10006d14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10006d16:	9307      	str	r3, [sp, #28]
10006d18:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
10006d1c:	9306      	str	r3, [sp, #24]
10006d1e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
10006d20:	9308      	str	r3, [sp, #32]
10006d22:	9303      	str	r3, [sp, #12]
10006d24:	9305      	str	r3, [sp, #20]
10006d26:	2300      	movs	r3, #0
10006d28:	ea4f 078a 	mov.w	r7, sl, lsl #2
10006d2c:	9304      	str	r3, [sp, #16]
10006d2e:	9b05      	ldr	r3, [sp, #20]
10006d30:	9a07      	ldr	r2, [sp, #28]
10006d32:	f8d3 9000 	ldr.w	r9, [r3]
10006d36:	9b03      	ldr	r3, [sp, #12]
10006d38:	f8dd c010 	ldr.w	ip, [sp, #16]
10006d3c:	f8d3 8000 	ldr.w	r8, [r3]
10006d40:	9b08      	ldr	r3, [sp, #32]
10006d42:	f8d3 e000 	ldr.w	lr, [r3]
10006d46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
10006d48:	4616      	mov	r6, r2
10006d4a:	1898      	adds	r0, r3, r2
10006d4c:	9a06      	ldr	r2, [sp, #24]
10006d4e:	4615      	mov	r5, r2
10006d50:	1899      	adds	r1, r3, r2
10006d52:	f8d5 b000 	ldr.w	fp, [r5]
10006d56:	6833      	ldr	r3, [r6, #0]
10006d58:	680a      	ldr	r2, [r1, #0]
10006d5a:	6804      	ldr	r4, [r0, #0]
10006d5c:	fa94 f412 	qadd16	r4, r4, r2
10006d60:	fa93 f21b 	qadd16	r2, r3, fp
10006d64:	fad3 f31b 	qsub16	r3, r3, fp
10006d68:	fa92 fb24 	shadd16	fp, r2, r4
10006d6c:	fad2 f424 	shsub16	r4, r2, r4
10006d70:	9a02      	ldr	r2, [sp, #8]
10006d72:	fa9b fb22 	shadd16	fp, fp, r2
10006d76:	f8c6 b000 	str.w	fp, [r6]
10006d7a:	fb28 fb04 	smuad	fp, r8, r4
10006d7e:	ea4f 422b 	mov.w	r2, fp, asr #16
10006d82:	fb48 f414 	smusdx	r4, r8, r4
10006d86:	eac2 0204 	pkhbt	r2, r2, r4
10006d8a:	6804      	ldr	r4, [r0, #0]
10006d8c:	6002      	str	r2, [r0, #0]
10006d8e:	680a      	ldr	r2, [r1, #0]
10006d90:	fad4 f412 	qsub16	r4, r4, r2
10006d94:	faa3 f224 	shasx	r2, r3, r4
10006d98:	fae3 f324 	shsax	r3, r3, r4
10006d9c:	fb29 f403 	smuad	r4, r9, r3
10006da0:	1424      	asrs	r4, r4, #16
10006da2:	fb49 f313 	smusdx	r3, r9, r3
10006da6:	eac4 0303 	pkhbt	r3, r4, r3
10006daa:	602b      	str	r3, [r5, #0]
10006dac:	fb2e f302 	smuad	r3, lr, r2
10006db0:	141b      	asrs	r3, r3, #16
10006db2:	fb4e f212 	smusdx	r2, lr, r2
10006db6:	eac3 0302 	pkhbt	r3, r3, r2
10006dba:	600b      	str	r3, [r1, #0]
10006dbc:	9b01      	ldr	r3, [sp, #4]
10006dbe:	44d4      	add	ip, sl
10006dc0:	4563      	cmp	r3, ip
10006dc2:	443e      	add	r6, r7
10006dc4:	4438      	add	r0, r7
10006dc6:	443d      	add	r5, r7
10006dc8:	4439      	add	r1, r7
10006dca:	d8c2      	bhi.n	10006d52 <arm_radix4_butterfly_q15.constprop.0+0x14a>
10006dcc:	9a05      	ldr	r2, [sp, #20]
10006dce:	9909      	ldr	r1, [sp, #36]	@ 0x24
10006dd0:	9b04      	ldr	r3, [sp, #16]
10006dd2:	440a      	add	r2, r1
10006dd4:	9205      	str	r2, [sp, #20]
10006dd6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
10006dd8:	9a03      	ldr	r2, [sp, #12]
10006dda:	440a      	add	r2, r1
10006ddc:	9203      	str	r2, [sp, #12]
10006dde:	990d      	ldr	r1, [sp, #52]	@ 0x34
10006de0:	9a08      	ldr	r2, [sp, #32]
10006de2:	440a      	add	r2, r1
10006de4:	9208      	str	r2, [sp, #32]
10006de6:	9a07      	ldr	r2, [sp, #28]
10006de8:	3204      	adds	r2, #4
10006dea:	9207      	str	r2, [sp, #28]
10006dec:	9a06      	ldr	r2, [sp, #24]
10006dee:	3204      	adds	r2, #4
10006df0:	9206      	str	r2, [sp, #24]
10006df2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
10006df4:	3301      	adds	r3, #1
10006df6:	4293      	cmp	r3, r2
10006df8:	9304      	str	r3, [sp, #16]
10006dfa:	d398      	bcc.n	10006d2e <arm_radix4_butterfly_q15.constprop.0+0x126>
10006dfc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
10006dfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
10006e00:	2a04      	cmp	r2, #4
10006e02:	f63f af74 	bhi.w	10006cee <arm_radix4_butterfly_q15.constprop.0+0xe6>
10006e06:	9c11      	ldr	r4, [sp, #68]	@ 0x44
10006e08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10006e0a:	68de      	ldr	r6, [r3, #12]
10006e0c:	681a      	ldr	r2, [r3, #0]
10006e0e:	6859      	ldr	r1, [r3, #4]
10006e10:	689f      	ldr	r7, [r3, #8]
10006e12:	fa91 f516 	qadd16	r5, r1, r6
10006e16:	fa92 f017 	qadd16	r0, r2, r7
10006e1a:	fad1 f116 	qsub16	r1, r1, r6
10006e1e:	fad2 f217 	qsub16	r2, r2, r7
10006e22:	fa90 f625 	shadd16	r6, r0, r5
10006e26:	3c01      	subs	r4, #1
10006e28:	fad0 f025 	shsub16	r0, r0, r5
10006e2c:	fae2 f521 	shsax	r5, r2, r1
10006e30:	faa2 f221 	shasx	r2, r2, r1
10006e34:	601e      	str	r6, [r3, #0]
10006e36:	6058      	str	r0, [r3, #4]
10006e38:	609d      	str	r5, [r3, #8]
10006e3a:	60da      	str	r2, [r3, #12]
10006e3c:	f103 0310 	add.w	r3, r3, #16
10006e40:	d1e3      	bne.n	10006e0a <arm_radix4_butterfly_q15.constprop.0+0x202>
10006e42:	b013      	add	sp, #76	@ 0x4c
10006e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10006e48:	461c      	mov	r4, r3
10006e4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10006e4c:	e7dd      	b.n	10006e0a <arm_radix4_butterfly_q15.constprop.0+0x202>
10006e4e:	bf00      	nop

10006e50 <arm_cfft_radix4by2_q15>:
10006e50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10006e54:	084d      	lsrs	r5, r1, #1
10006e56:	4616      	mov	r6, r2
10006e58:	eb00 0741 	add.w	r7, r0, r1, lsl #1
10006e5c:	d043      	beq.n	10006ee6 <arm_cfft_radix4by2_q15+0x96>
10006e5e:	4604      	mov	r4, r0
10006e60:	4696      	mov	lr, r2
10006e62:	4638      	mov	r0, r7
10006e64:	4621      	mov	r1, r4
10006e66:	462a      	mov	r2, r5
10006e68:	f04f 0c00 	mov.w	ip, #0
10006e6c:	680b      	ldr	r3, [r1, #0]
10006e6e:	f8d0 8000 	ldr.w	r8, [r0]
10006e72:	f85e 9b04 	ldr.w	r9, [lr], #4
10006e76:	fa98 f82c 	shadd16	r8, r8, ip
10006e7a:	fa93 f32c 	shadd16	r3, r3, ip
10006e7e:	fad3 fa18 	qsub16	sl, r3, r8
10006e82:	3a01      	subs	r2, #1
10006e84:	fa93 f328 	shadd16	r3, r3, r8
10006e88:	fb29 f80a 	smuad	r8, r9, sl
10006e8c:	f841 3b04 	str.w	r3, [r1], #4
10006e90:	fb49 f91a 	smusdx	r9, r9, sl
10006e94:	ea4f 4328 	mov.w	r3, r8, asr #16
10006e98:	eac3 0309 	pkhbt	r3, r3, r9
10006e9c:	f840 3b04 	str.w	r3, [r0], #4
10006ea0:	d1e4      	bne.n	10006e6c <arm_cfft_radix4by2_q15+0x1c>
10006ea2:	4629      	mov	r1, r5
10006ea4:	4632      	mov	r2, r6
10006ea6:	4620      	mov	r0, r4
10006ea8:	f7ff feae 	bl	10006c08 <arm_radix4_butterfly_q15.constprop.0>
10006eac:	4629      	mov	r1, r5
10006eae:	4638      	mov	r0, r7
10006eb0:	4632      	mov	r2, r6
10006eb2:	f7ff fea9 	bl	10006c08 <arm_radix4_butterfly_q15.constprop.0>
10006eb6:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
10006eba:	4620      	mov	r0, r4
10006ebc:	f9b0 6000 	ldrsh.w	r6, [r0]
10006ec0:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
10006ec4:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
10006ec8:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
10006ecc:	0076      	lsls	r6, r6, #1
10006ece:	0064      	lsls	r4, r4, #1
10006ed0:	0052      	lsls	r2, r2, #1
10006ed2:	005b      	lsls	r3, r3, #1
10006ed4:	8006      	strh	r6, [r0, #0]
10006ed6:	8044      	strh	r4, [r0, #2]
10006ed8:	8082      	strh	r2, [r0, #4]
10006eda:	80c3      	strh	r3, [r0, #6]
10006edc:	3008      	adds	r0, #8
10006ede:	4285      	cmp	r5, r0
10006ee0:	d1ec      	bne.n	10006ebc <arm_cfft_radix4by2_q15+0x6c>
10006ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10006ee6:	4629      	mov	r1, r5
10006ee8:	f7ff fe8e 	bl	10006c08 <arm_radix4_butterfly_q15.constprop.0>
10006eec:	4632      	mov	r2, r6
10006eee:	4629      	mov	r1, r5
10006ef0:	4638      	mov	r0, r7
10006ef2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10006ef6:	f7ff be87 	b.w	10006c08 <arm_radix4_butterfly_q15.constprop.0>
10006efa:	bf00      	nop

10006efc <arm_cfft_radix4by2_inverse_q15>:
10006efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10006f00:	084d      	lsrs	r5, r1, #1
10006f02:	4616      	mov	r6, r2
10006f04:	eb00 0741 	add.w	r7, r0, r1, lsl #1
10006f08:	d043      	beq.n	10006f92 <arm_cfft_radix4by2_inverse_q15+0x96>
10006f0a:	4604      	mov	r4, r0
10006f0c:	4696      	mov	lr, r2
10006f0e:	4638      	mov	r0, r7
10006f10:	4621      	mov	r1, r4
10006f12:	462a      	mov	r2, r5
10006f14:	f04f 0c00 	mov.w	ip, #0
10006f18:	680b      	ldr	r3, [r1, #0]
10006f1a:	f8d0 8000 	ldr.w	r8, [r0]
10006f1e:	f85e 9b04 	ldr.w	r9, [lr], #4
10006f22:	fa98 f82c 	shadd16	r8, r8, ip
10006f26:	fa93 f32c 	shadd16	r3, r3, ip
10006f2a:	fad3 fa18 	qsub16	sl, r3, r8
10006f2e:	3a01      	subs	r2, #1
10006f30:	fa93 f328 	shadd16	r3, r3, r8
10006f34:	fb49 f80a 	smusd	r8, r9, sl
10006f38:	f841 3b04 	str.w	r3, [r1], #4
10006f3c:	fb29 f91a 	smuadx	r9, r9, sl
10006f40:	ea4f 4328 	mov.w	r3, r8, asr #16
10006f44:	eac3 0309 	pkhbt	r3, r3, r9
10006f48:	f840 3b04 	str.w	r3, [r0], #4
10006f4c:	d1e4      	bne.n	10006f18 <arm_cfft_radix4by2_inverse_q15+0x1c>
10006f4e:	4629      	mov	r1, r5
10006f50:	4632      	mov	r2, r6
10006f52:	4620      	mov	r0, r4
10006f54:	f7ff fd34 	bl	100069c0 <arm_radix4_butterfly_inverse_q15.constprop.0>
10006f58:	4629      	mov	r1, r5
10006f5a:	4638      	mov	r0, r7
10006f5c:	4632      	mov	r2, r6
10006f5e:	f7ff fd2f 	bl	100069c0 <arm_radix4_butterfly_inverse_q15.constprop.0>
10006f62:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
10006f66:	4620      	mov	r0, r4
10006f68:	f9b0 6000 	ldrsh.w	r6, [r0]
10006f6c:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
10006f70:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
10006f74:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
10006f78:	0076      	lsls	r6, r6, #1
10006f7a:	0064      	lsls	r4, r4, #1
10006f7c:	0052      	lsls	r2, r2, #1
10006f7e:	005b      	lsls	r3, r3, #1
10006f80:	8006      	strh	r6, [r0, #0]
10006f82:	8044      	strh	r4, [r0, #2]
10006f84:	8082      	strh	r2, [r0, #4]
10006f86:	80c3      	strh	r3, [r0, #6]
10006f88:	3008      	adds	r0, #8
10006f8a:	4285      	cmp	r5, r0
10006f8c:	d1ec      	bne.n	10006f68 <arm_cfft_radix4by2_inverse_q15+0x6c>
10006f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10006f92:	4629      	mov	r1, r5
10006f94:	f7ff fd14 	bl	100069c0 <arm_radix4_butterfly_inverse_q15.constprop.0>
10006f98:	4632      	mov	r2, r6
10006f9a:	4629      	mov	r1, r5
10006f9c:	4638      	mov	r0, r7
10006f9e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10006fa2:	f7ff bd0d 	b.w	100069c0 <arm_radix4_butterfly_inverse_q15.constprop.0>
10006fa6:	bf00      	nop

10006fa8 <arm_cfft_q15>:
10006fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10006fac:	b095      	sub	sp, #84	@ 0x54
10006fae:	2a01      	cmp	r2, #1
10006fb0:	f8b0 a000 	ldrh.w	sl, [r0]
10006fb4:	9012      	str	r0, [sp, #72]	@ 0x48
10006fb6:	910f      	str	r1, [sp, #60]	@ 0x3c
10006fb8:	9311      	str	r3, [sp, #68]	@ 0x44
10006fba:	f000 8173 	beq.w	100072a4 <arm_cfft_q15+0x2fc>
10006fbe:	f5ba 7f80 	cmp.w	sl, #256	@ 0x100
10006fc2:	d04f      	beq.n	10007064 <arm_cfft_q15+0xbc>
10006fc4:	d90b      	bls.n	10006fde <arm_cfft_q15+0x36>
10006fc6:	f5ba 6f00 	cmp.w	sl, #2048	@ 0x800
10006fca:	d03e      	beq.n	1000704a <arm_cfft_q15+0xa2>
10006fcc:	d944      	bls.n	10007058 <arm_cfft_q15+0xb0>
10006fce:	f5ba 5f80 	cmp.w	sl, #4096	@ 0x1000
10006fd2:	d047      	beq.n	10007064 <arm_cfft_q15+0xbc>
10006fd4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
10006fd6:	b963      	cbnz	r3, 10006ff2 <arm_cfft_q15+0x4a>
10006fd8:	b015      	add	sp, #84	@ 0x54
10006fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10006fde:	f1ba 0f40 	cmp.w	sl, #64	@ 0x40
10006fe2:	d03f      	beq.n	10007064 <arm_cfft_q15+0xbc>
10006fe4:	d92b      	bls.n	1000703e <arm_cfft_q15+0x96>
10006fe6:	f1ba 0f80 	cmp.w	sl, #128	@ 0x80
10006fea:	d02e      	beq.n	1000704a <arm_cfft_q15+0xa2>
10006fec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
10006fee:	2b00      	cmp	r3, #0
10006ff0:	d0f2      	beq.n	10006fd8 <arm_cfft_q15+0x30>
10006ff2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
10006ff4:	899e      	ldrh	r6, [r3, #12]
10006ff6:	689d      	ldr	r5, [r3, #8]
10006ff8:	2e00      	cmp	r6, #0
10006ffa:	d0ed      	beq.n	10006fd8 <arm_cfft_q15+0x30>
10006ffc:	980f      	ldr	r0, [sp, #60]	@ 0x3c
10006ffe:	2100      	movs	r1, #0
10007000:	1caf      	adds	r7, r5, #2
10007002:	f835 2011 	ldrh.w	r2, [r5, r1, lsl #1]
10007006:	f837 3011 	ldrh.w	r3, [r7, r1, lsl #1]
1000700a:	0892      	lsrs	r2, r2, #2
1000700c:	089b      	lsrs	r3, r3, #2
1000700e:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
10007012:	f830 c013 	ldrh.w	ip, [r0, r3, lsl #1]
10007016:	f820 c012 	strh.w	ip, [r0, r2, lsl #1]
1000701a:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
1000701e:	3201      	adds	r2, #1
10007020:	3301      	adds	r3, #1
10007022:	3102      	adds	r1, #2
10007024:	f830 4012 	ldrh.w	r4, [r0, r2, lsl #1]
10007028:	f830 c013 	ldrh.w	ip, [r0, r3, lsl #1]
1000702c:	f820 c012 	strh.w	ip, [r0, r2, lsl #1]
10007030:	42b1      	cmp	r1, r6
10007032:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
10007036:	d3e4      	bcc.n	10007002 <arm_cfft_q15+0x5a>
10007038:	b015      	add	sp, #84	@ 0x54
1000703a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000703e:	f1ba 0f10 	cmp.w	sl, #16
10007042:	d00f      	beq.n	10007064 <arm_cfft_q15+0xbc>
10007044:	f1ba 0f20 	cmp.w	sl, #32
10007048:	d1c4      	bne.n	10006fd4 <arm_cfft_q15+0x2c>
1000704a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
1000704c:	980f      	ldr	r0, [sp, #60]	@ 0x3c
1000704e:	685a      	ldr	r2, [r3, #4]
10007050:	4651      	mov	r1, sl
10007052:	f7ff fefd 	bl	10006e50 <arm_cfft_radix4by2_q15>
10007056:	e7bd      	b.n	10006fd4 <arm_cfft_q15+0x2c>
10007058:	f5ba 7f00 	cmp.w	sl, #512	@ 0x200
1000705c:	d0f5      	beq.n	1000704a <arm_cfft_q15+0xa2>
1000705e:	f5ba 6f80 	cmp.w	sl, #1024	@ 0x400
10007062:	d1b7      	bne.n	10006fd4 <arm_cfft_q15+0x2c>
10007064:	9a12      	ldr	r2, [sp, #72]	@ 0x48
10007066:	f8cd a004 	str.w	sl, [sp, #4]
1000706a:	6851      	ldr	r1, [r2, #4]
1000706c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
1000706e:	9110      	str	r1, [sp, #64]	@ 0x40
10007070:	ea4f 039a 	mov.w	r3, sl, lsr #2
10007074:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
10007078:	9313      	str	r3, [sp, #76]	@ 0x4c
1000707a:	eb02 0783 	add.w	r7, r2, r3, lsl #2
1000707e:	eb0e 0683 	add.w	r6, lr, r3, lsl #2
10007082:	469c      	mov	ip, r3
10007084:	4689      	mov	r9, r1
10007086:	468b      	mov	fp, r1
10007088:	4690      	mov	r8, r2
1000708a:	2300      	movs	r3, #0
1000708c:	468a      	mov	sl, r1
1000708e:	f8d8 1000 	ldr.w	r1, [r8]
10007092:	f8de 0000 	ldr.w	r0, [lr]
10007096:	683a      	ldr	r2, [r7, #0]
10007098:	6834      	ldr	r4, [r6, #0]
1000709a:	fa91 f123 	shadd16	r1, r1, r3
1000709e:	fa90 f023 	shadd16	r0, r0, r3
100070a2:	fa92 f223 	shadd16	r2, r2, r3
100070a6:	fa94 f423 	shadd16	r4, r4, r3
100070aa:	fa90 f023 	shadd16	r0, r0, r3
100070ae:	fa91 f123 	shadd16	r1, r1, r3
100070b2:	fa94 f423 	shadd16	r4, r4, r3
100070b6:	fa92 f223 	shadd16	r2, r2, r3
100070ba:	fa92 f214 	qadd16	r2, r2, r4
100070be:	fa91 f410 	qadd16	r4, r1, r0
100070c2:	fad1 f110 	qsub16	r1, r1, r0
100070c6:	fa94 f022 	shadd16	r0, r4, r2
100070ca:	f848 0b04 	str.w	r0, [r8], #4
100070ce:	f85b 5b08 	ldr.w	r5, [fp], #8
100070d2:	fad4 f412 	qsub16	r4, r4, r2
100070d6:	fb25 f004 	smuad	r0, r5, r4
100070da:	683a      	ldr	r2, [r7, #0]
100070dc:	fb45 f414 	smusdx	r4, r5, r4
100070e0:	1400      	asrs	r0, r0, #16
100070e2:	eac0 0004 	pkhbt	r0, r0, r4
100070e6:	f847 0b04 	str.w	r0, [r7], #4
100070ea:	6830      	ldr	r0, [r6, #0]
100070ec:	fa92 f223 	shadd16	r2, r2, r3
100070f0:	fa90 f023 	shadd16	r0, r0, r3
100070f4:	fa90 f023 	shadd16	r0, r0, r3
100070f8:	fa92 f223 	shadd16	r2, r2, r3
100070fc:	fad2 f210 	qsub16	r2, r2, r0
10007100:	f85a 0b04 	ldr.w	r0, [sl], #4
10007104:	fae1 f412 	qsax	r4, r1, r2
10007108:	faa1 f112 	qasx	r1, r1, r2
1000710c:	fb20 f204 	smuad	r2, r0, r4
10007110:	1412      	asrs	r2, r2, #16
10007112:	fb40 f014 	smusdx	r0, r0, r4
10007116:	eac2 0200 	pkhbt	r2, r2, r0
1000711a:	f84e 2b04 	str.w	r2, [lr], #4
1000711e:	f859 0b0c 	ldr.w	r0, [r9], #12
10007122:	f1bc 0c01 	subs.w	ip, ip, #1
10007126:	fb20 f201 	smuad	r2, r0, r1
1000712a:	ea4f 4222 	mov.w	r2, r2, asr #16
1000712e:	fb40 f111 	smusdx	r1, r0, r1
10007132:	eac2 0201 	pkhbt	r2, r2, r1
10007136:	f846 2b04 	str.w	r2, [r6], #4
1000713a:	d1a8      	bne.n	1000708e <arm_cfft_q15+0xe6>
1000713c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
1000713e:	2b04      	cmp	r3, #4
10007140:	f240 8091 	bls.w	10007266 <arm_cfft_q15+0x2be>
10007144:	930e      	str	r3, [sp, #56]	@ 0x38
10007146:	f8cd c008 	str.w	ip, [sp, #8]
1000714a:	2304      	movs	r3, #4
1000714c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
1000714e:	0891      	lsrs	r1, r2, #2
10007150:	4692      	mov	sl, r2
10007152:	eb03 0243 	add.w	r2, r3, r3, lsl #1
10007156:	0092      	lsls	r2, r2, #2
10007158:	910e      	str	r1, [sp, #56]	@ 0x38
1000715a:	920d      	str	r2, [sp, #52]	@ 0x34
1000715c:	460a      	mov	r2, r1
1000715e:	0089      	lsls	r1, r1, #2
10007160:	910a      	str	r1, [sp, #40]	@ 0x28
10007162:	9901      	ldr	r1, [sp, #4]
10007164:	4291      	cmp	r1, r2
10007166:	bf28      	it	cs
10007168:	4611      	movcs	r1, r2
1000716a:	910b      	str	r1, [sp, #44]	@ 0x2c
1000716c:	0099      	lsls	r1, r3, #2
1000716e:	00db      	lsls	r3, r3, #3
10007170:	930c      	str	r3, [sp, #48]	@ 0x30
10007172:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10007174:	9305      	str	r3, [sp, #20]
10007176:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1000717a:	9304      	str	r3, [sp, #16]
1000717c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
1000717e:	9308      	str	r3, [sp, #32]
10007180:	e9cd 3306 	strd	r3, r3, [sp, #24]
10007184:	2300      	movs	r3, #0
10007186:	ea4f 078a 	mov.w	r7, sl, lsl #2
1000718a:	9109      	str	r1, [sp, #36]	@ 0x24
1000718c:	9303      	str	r3, [sp, #12]
1000718e:	9b08      	ldr	r3, [sp, #32]
10007190:	9a05      	ldr	r2, [sp, #20]
10007192:	f8d3 9000 	ldr.w	r9, [r3]
10007196:	9b07      	ldr	r3, [sp, #28]
10007198:	f8dd c00c 	ldr.w	ip, [sp, #12]
1000719c:	f8d3 8000 	ldr.w	r8, [r3]
100071a0:	9b06      	ldr	r3, [sp, #24]
100071a2:	f8d3 e000 	ldr.w	lr, [r3]
100071a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
100071a8:	4616      	mov	r6, r2
100071aa:	1898      	adds	r0, r3, r2
100071ac:	9a04      	ldr	r2, [sp, #16]
100071ae:	4615      	mov	r5, r2
100071b0:	1899      	adds	r1, r3, r2
100071b2:	f8d5 b000 	ldr.w	fp, [r5]
100071b6:	6833      	ldr	r3, [r6, #0]
100071b8:	680a      	ldr	r2, [r1, #0]
100071ba:	6804      	ldr	r4, [r0, #0]
100071bc:	fa94 f412 	qadd16	r4, r4, r2
100071c0:	fa93 f21b 	qadd16	r2, r3, fp
100071c4:	fad3 f31b 	qsub16	r3, r3, fp
100071c8:	fa92 fb24 	shadd16	fp, r2, r4
100071cc:	fad2 f424 	shsub16	r4, r2, r4
100071d0:	9a02      	ldr	r2, [sp, #8]
100071d2:	fa9b fb22 	shadd16	fp, fp, r2
100071d6:	f8c6 b000 	str.w	fp, [r6]
100071da:	fb28 fb04 	smuad	fp, r8, r4
100071de:	ea4f 422b 	mov.w	r2, fp, asr #16
100071e2:	fb48 f414 	smusdx	r4, r8, r4
100071e6:	eac2 0204 	pkhbt	r2, r2, r4
100071ea:	6804      	ldr	r4, [r0, #0]
100071ec:	6002      	str	r2, [r0, #0]
100071ee:	680a      	ldr	r2, [r1, #0]
100071f0:	fad4 f412 	qsub16	r4, r4, r2
100071f4:	faa3 f224 	shasx	r2, r3, r4
100071f8:	fae3 f324 	shsax	r3, r3, r4
100071fc:	fb29 f403 	smuad	r4, r9, r3
10007200:	1424      	asrs	r4, r4, #16
10007202:	fb49 f313 	smusdx	r3, r9, r3
10007206:	eac4 0303 	pkhbt	r3, r4, r3
1000720a:	602b      	str	r3, [r5, #0]
1000720c:	fb2e f302 	smuad	r3, lr, r2
10007210:	141b      	asrs	r3, r3, #16
10007212:	fb4e f212 	smusdx	r2, lr, r2
10007216:	eac3 0302 	pkhbt	r3, r3, r2
1000721a:	600b      	str	r3, [r1, #0]
1000721c:	9b01      	ldr	r3, [sp, #4]
1000721e:	44d4      	add	ip, sl
10007220:	4563      	cmp	r3, ip
10007222:	443e      	add	r6, r7
10007224:	4438      	add	r0, r7
10007226:	443d      	add	r5, r7
10007228:	4439      	add	r1, r7
1000722a:	d8c2      	bhi.n	100071b2 <arm_cfft_q15+0x20a>
1000722c:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
10007230:	440a      	add	r2, r1
10007232:	9208      	str	r2, [sp, #32]
10007234:	990c      	ldr	r1, [sp, #48]	@ 0x30
10007236:	9a07      	ldr	r2, [sp, #28]
10007238:	9b03      	ldr	r3, [sp, #12]
1000723a:	440a      	add	r2, r1
1000723c:	9207      	str	r2, [sp, #28]
1000723e:	990d      	ldr	r1, [sp, #52]	@ 0x34
10007240:	9a06      	ldr	r2, [sp, #24]
10007242:	440a      	add	r2, r1
10007244:	9206      	str	r2, [sp, #24]
10007246:	9a05      	ldr	r2, [sp, #20]
10007248:	3204      	adds	r2, #4
1000724a:	9205      	str	r2, [sp, #20]
1000724c:	9a04      	ldr	r2, [sp, #16]
1000724e:	3204      	adds	r2, #4
10007250:	9204      	str	r2, [sp, #16]
10007252:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
10007254:	3301      	adds	r3, #1
10007256:	4293      	cmp	r3, r2
10007258:	9303      	str	r3, [sp, #12]
1000725a:	d398      	bcc.n	1000718e <arm_cfft_q15+0x1e6>
1000725c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
1000725e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
10007260:	2a04      	cmp	r2, #4
10007262:	f63f af73 	bhi.w	1000714c <arm_cfft_q15+0x1a4>
10007266:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10007268:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
1000726a:	689d      	ldr	r5, [r3, #8]
1000726c:	68de      	ldr	r6, [r3, #12]
1000726e:	681a      	ldr	r2, [r3, #0]
10007270:	6859      	ldr	r1, [r3, #4]
10007272:	fa92 f015 	qadd16	r0, r2, r5
10007276:	fad2 f215 	qsub16	r2, r2, r5
1000727a:	fad1 f516 	qsub16	r5, r1, r6
1000727e:	fa91 f116 	qadd16	r1, r1, r6
10007282:	fa90 f621 	shadd16	r6, r0, r1
10007286:	3c01      	subs	r4, #1
10007288:	fad0 f121 	shsub16	r1, r0, r1
1000728c:	fae2 f025 	shsax	r0, r2, r5
10007290:	faa2 f225 	shasx	r2, r2, r5
10007294:	601e      	str	r6, [r3, #0]
10007296:	6059      	str	r1, [r3, #4]
10007298:	6098      	str	r0, [r3, #8]
1000729a:	60da      	str	r2, [r3, #12]
1000729c:	f103 0310 	add.w	r3, r3, #16
100072a0:	d1e3      	bne.n	1000726a <arm_cfft_q15+0x2c2>
100072a2:	e697      	b.n	10006fd4 <arm_cfft_q15+0x2c>
100072a4:	f5ba 7f80 	cmp.w	sl, #256	@ 0x100
100072a8:	d026      	beq.n	100072f8 <arm_cfft_q15+0x350>
100072aa:	d908      	bls.n	100072be <arm_cfft_q15+0x316>
100072ac:	f5ba 6f00 	cmp.w	sl, #2048	@ 0x800
100072b0:	d014      	beq.n	100072dc <arm_cfft_q15+0x334>
100072b2:	d91a      	bls.n	100072ea <arm_cfft_q15+0x342>
100072b4:	f5ba 5f80 	cmp.w	sl, #4096	@ 0x1000
100072b8:	f47f ae8c 	bne.w	10006fd4 <arm_cfft_q15+0x2c>
100072bc:	e01c      	b.n	100072f8 <arm_cfft_q15+0x350>
100072be:	f1ba 0f40 	cmp.w	sl, #64	@ 0x40
100072c2:	d019      	beq.n	100072f8 <arm_cfft_q15+0x350>
100072c4:	d903      	bls.n	100072ce <arm_cfft_q15+0x326>
100072c6:	f1ba 0f80 	cmp.w	sl, #128	@ 0x80
100072ca:	d007      	beq.n	100072dc <arm_cfft_q15+0x334>
100072cc:	e682      	b.n	10006fd4 <arm_cfft_q15+0x2c>
100072ce:	f1ba 0f10 	cmp.w	sl, #16
100072d2:	d011      	beq.n	100072f8 <arm_cfft_q15+0x350>
100072d4:	f1ba 0f20 	cmp.w	sl, #32
100072d8:	f47f ae7c 	bne.w	10006fd4 <arm_cfft_q15+0x2c>
100072dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
100072de:	980f      	ldr	r0, [sp, #60]	@ 0x3c
100072e0:	685a      	ldr	r2, [r3, #4]
100072e2:	4651      	mov	r1, sl
100072e4:	f7ff fe0a 	bl	10006efc <arm_cfft_radix4by2_inverse_q15>
100072e8:	e674      	b.n	10006fd4 <arm_cfft_q15+0x2c>
100072ea:	f5ba 7f00 	cmp.w	sl, #512	@ 0x200
100072ee:	d0f5      	beq.n	100072dc <arm_cfft_q15+0x334>
100072f0:	f5ba 6f80 	cmp.w	sl, #1024	@ 0x400
100072f4:	f47f ae6e 	bne.w	10006fd4 <arm_cfft_q15+0x2c>
100072f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
100072fa:	f8cd a004 	str.w	sl, [sp, #4]
100072fe:	6851      	ldr	r1, [r2, #4]
10007300:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
10007302:	9110      	str	r1, [sp, #64]	@ 0x40
10007304:	ea4f 039a 	mov.w	r3, sl, lsr #2
10007308:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
1000730c:	9313      	str	r3, [sp, #76]	@ 0x4c
1000730e:	eb02 0783 	add.w	r7, r2, r3, lsl #2
10007312:	eb0e 0683 	add.w	r6, lr, r3, lsl #2
10007316:	469c      	mov	ip, r3
10007318:	4689      	mov	r9, r1
1000731a:	468b      	mov	fp, r1
1000731c:	4690      	mov	r8, r2
1000731e:	2300      	movs	r3, #0
10007320:	468a      	mov	sl, r1
10007322:	f8d8 1000 	ldr.w	r1, [r8]
10007326:	f8de 0000 	ldr.w	r0, [lr]
1000732a:	683a      	ldr	r2, [r7, #0]
1000732c:	6834      	ldr	r4, [r6, #0]
1000732e:	fa91 f123 	shadd16	r1, r1, r3
10007332:	fa90 f023 	shadd16	r0, r0, r3
10007336:	fa92 f223 	shadd16	r2, r2, r3
1000733a:	fa94 f423 	shadd16	r4, r4, r3
1000733e:	fa90 f023 	shadd16	r0, r0, r3
10007342:	fa91 f123 	shadd16	r1, r1, r3
10007346:	fa94 f423 	shadd16	r4, r4, r3
1000734a:	fa92 f223 	shadd16	r2, r2, r3
1000734e:	fa92 f214 	qadd16	r2, r2, r4
10007352:	fa91 f410 	qadd16	r4, r1, r0
10007356:	fad1 f110 	qsub16	r1, r1, r0
1000735a:	fa94 f022 	shadd16	r0, r4, r2
1000735e:	f848 0b04 	str.w	r0, [r8], #4
10007362:	f85b 5b08 	ldr.w	r5, [fp], #8
10007366:	fad4 f412 	qsub16	r4, r4, r2
1000736a:	fb45 f004 	smusd	r0, r5, r4
1000736e:	683a      	ldr	r2, [r7, #0]
10007370:	fb25 f414 	smuadx	r4, r5, r4
10007374:	1400      	asrs	r0, r0, #16
10007376:	eac0 0004 	pkhbt	r0, r0, r4
1000737a:	f847 0b04 	str.w	r0, [r7], #4
1000737e:	6830      	ldr	r0, [r6, #0]
10007380:	fa92 f223 	shadd16	r2, r2, r3
10007384:	fa90 f023 	shadd16	r0, r0, r3
10007388:	fa90 f023 	shadd16	r0, r0, r3
1000738c:	fa92 f223 	shadd16	r2, r2, r3
10007390:	fad2 f210 	qsub16	r2, r2, r0
10007394:	f85a 0b04 	ldr.w	r0, [sl], #4
10007398:	faa1 f412 	qasx	r4, r1, r2
1000739c:	fae1 f112 	qsax	r1, r1, r2
100073a0:	fb40 f204 	smusd	r2, r0, r4
100073a4:	1412      	asrs	r2, r2, #16
100073a6:	fb20 f014 	smuadx	r0, r0, r4
100073aa:	eac2 0200 	pkhbt	r2, r2, r0
100073ae:	f84e 2b04 	str.w	r2, [lr], #4
100073b2:	f859 0b0c 	ldr.w	r0, [r9], #12
100073b6:	f1bc 0c01 	subs.w	ip, ip, #1
100073ba:	fb40 f201 	smusd	r2, r0, r1
100073be:	ea4f 4222 	mov.w	r2, r2, asr #16
100073c2:	fb20 f111 	smuadx	r1, r0, r1
100073c6:	eac2 0201 	pkhbt	r2, r2, r1
100073ca:	f846 2b04 	str.w	r2, [r6], #4
100073ce:	d1a8      	bne.n	10007322 <arm_cfft_q15+0x37a>
100073d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
100073d2:	2b04      	cmp	r3, #4
100073d4:	f240 8091 	bls.w	100074fa <arm_cfft_q15+0x552>
100073d8:	930e      	str	r3, [sp, #56]	@ 0x38
100073da:	f8cd c008 	str.w	ip, [sp, #8]
100073de:	2304      	movs	r3, #4
100073e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
100073e2:	0891      	lsrs	r1, r2, #2
100073e4:	4692      	mov	sl, r2
100073e6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
100073ea:	0092      	lsls	r2, r2, #2
100073ec:	910e      	str	r1, [sp, #56]	@ 0x38
100073ee:	920d      	str	r2, [sp, #52]	@ 0x34
100073f0:	460a      	mov	r2, r1
100073f2:	0089      	lsls	r1, r1, #2
100073f4:	910b      	str	r1, [sp, #44]	@ 0x2c
100073f6:	9901      	ldr	r1, [sp, #4]
100073f8:	4291      	cmp	r1, r2
100073fa:	bf28      	it	cs
100073fc:	4611      	movcs	r1, r2
100073fe:	910c      	str	r1, [sp, #48]	@ 0x30
10007400:	0099      	lsls	r1, r3, #2
10007402:	00db      	lsls	r3, r3, #3
10007404:	930a      	str	r3, [sp, #40]	@ 0x28
10007406:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10007408:	9305      	str	r3, [sp, #20]
1000740a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1000740e:	9307      	str	r3, [sp, #28]
10007410:	9b10      	ldr	r3, [sp, #64]	@ 0x40
10007412:	9308      	str	r3, [sp, #32]
10007414:	9304      	str	r3, [sp, #16]
10007416:	9306      	str	r3, [sp, #24]
10007418:	2300      	movs	r3, #0
1000741a:	ea4f 078a 	mov.w	r7, sl, lsl #2
1000741e:	9109      	str	r1, [sp, #36]	@ 0x24
10007420:	9303      	str	r3, [sp, #12]
10007422:	9b06      	ldr	r3, [sp, #24]
10007424:	9a05      	ldr	r2, [sp, #20]
10007426:	f8d3 9000 	ldr.w	r9, [r3]
1000742a:	9b04      	ldr	r3, [sp, #16]
1000742c:	f8dd c00c 	ldr.w	ip, [sp, #12]
10007430:	f8d3 8000 	ldr.w	r8, [r3]
10007434:	9b08      	ldr	r3, [sp, #32]
10007436:	f8d3 e000 	ldr.w	lr, [r3]
1000743a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
1000743c:	4616      	mov	r6, r2
1000743e:	1898      	adds	r0, r3, r2
10007440:	9a07      	ldr	r2, [sp, #28]
10007442:	4615      	mov	r5, r2
10007444:	1899      	adds	r1, r3, r2
10007446:	f8d5 b000 	ldr.w	fp, [r5]
1000744a:	6833      	ldr	r3, [r6, #0]
1000744c:	680a      	ldr	r2, [r1, #0]
1000744e:	6804      	ldr	r4, [r0, #0]
10007450:	fa94 f412 	qadd16	r4, r4, r2
10007454:	fa93 f21b 	qadd16	r2, r3, fp
10007458:	fad3 f31b 	qsub16	r3, r3, fp
1000745c:	fa92 fb24 	shadd16	fp, r2, r4
10007460:	fad2 f424 	shsub16	r4, r2, r4
10007464:	9a02      	ldr	r2, [sp, #8]
10007466:	fa9b fb22 	shadd16	fp, fp, r2
1000746a:	f8c6 b000 	str.w	fp, [r6]
1000746e:	fb48 fb04 	smusd	fp, r8, r4
10007472:	ea4f 422b 	mov.w	r2, fp, asr #16
10007476:	fb28 f414 	smuadx	r4, r8, r4
1000747a:	eac2 0204 	pkhbt	r2, r2, r4
1000747e:	6804      	ldr	r4, [r0, #0]
10007480:	6002      	str	r2, [r0, #0]
10007482:	680a      	ldr	r2, [r1, #0]
10007484:	fad4 f412 	qsub16	r4, r4, r2
10007488:	fae3 f224 	shsax	r2, r3, r4
1000748c:	faa3 f324 	shasx	r3, r3, r4
10007490:	fb49 f403 	smusd	r4, r9, r3
10007494:	1424      	asrs	r4, r4, #16
10007496:	fb29 f313 	smuadx	r3, r9, r3
1000749a:	eac4 0303 	pkhbt	r3, r4, r3
1000749e:	602b      	str	r3, [r5, #0]
100074a0:	fb4e f302 	smusd	r3, lr, r2
100074a4:	141b      	asrs	r3, r3, #16
100074a6:	fb2e f212 	smuadx	r2, lr, r2
100074aa:	eac3 0302 	pkhbt	r3, r3, r2
100074ae:	600b      	str	r3, [r1, #0]
100074b0:	9b01      	ldr	r3, [sp, #4]
100074b2:	44d4      	add	ip, sl
100074b4:	4563      	cmp	r3, ip
100074b6:	443e      	add	r6, r7
100074b8:	4438      	add	r0, r7
100074ba:	443d      	add	r5, r7
100074bc:	4439      	add	r1, r7
100074be:	d8c2      	bhi.n	10007446 <arm_cfft_q15+0x49e>
100074c0:	9a06      	ldr	r2, [sp, #24]
100074c2:	9909      	ldr	r1, [sp, #36]	@ 0x24
100074c4:	9b03      	ldr	r3, [sp, #12]
100074c6:	440a      	add	r2, r1
100074c8:	9206      	str	r2, [sp, #24]
100074ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
100074cc:	9a04      	ldr	r2, [sp, #16]
100074ce:	440a      	add	r2, r1
100074d0:	9204      	str	r2, [sp, #16]
100074d2:	990d      	ldr	r1, [sp, #52]	@ 0x34
100074d4:	9a08      	ldr	r2, [sp, #32]
100074d6:	440a      	add	r2, r1
100074d8:	9208      	str	r2, [sp, #32]
100074da:	9a05      	ldr	r2, [sp, #20]
100074dc:	3204      	adds	r2, #4
100074de:	9205      	str	r2, [sp, #20]
100074e0:	9a07      	ldr	r2, [sp, #28]
100074e2:	3204      	adds	r2, #4
100074e4:	9207      	str	r2, [sp, #28]
100074e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
100074e8:	3301      	adds	r3, #1
100074ea:	4293      	cmp	r3, r2
100074ec:	9303      	str	r3, [sp, #12]
100074ee:	d398      	bcc.n	10007422 <arm_cfft_q15+0x47a>
100074f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
100074f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
100074f4:	2a04      	cmp	r2, #4
100074f6:	f63f af73 	bhi.w	100073e0 <arm_cfft_q15+0x438>
100074fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
100074fc:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
100074fe:	689d      	ldr	r5, [r3, #8]
10007500:	68de      	ldr	r6, [r3, #12]
10007502:	681a      	ldr	r2, [r3, #0]
10007504:	6859      	ldr	r1, [r3, #4]
10007506:	fa92 f015 	qadd16	r0, r2, r5
1000750a:	fad2 f215 	qsub16	r2, r2, r5
1000750e:	fa91 f516 	qadd16	r5, r1, r6
10007512:	fad1 f116 	qsub16	r1, r1, r6
10007516:	fa90 f625 	shadd16	r6, r0, r5
1000751a:	fad0 f025 	shsub16	r0, r0, r5
1000751e:	6058      	str	r0, [r3, #4]
10007520:	3c01      	subs	r4, #1
10007522:	faa2 f021 	shasx	r0, r2, r1
10007526:	fae2 f221 	shsax	r2, r2, r1
1000752a:	601e      	str	r6, [r3, #0]
1000752c:	6098      	str	r0, [r3, #8]
1000752e:	60da      	str	r2, [r3, #12]
10007530:	f103 0310 	add.w	r3, r3, #16
10007534:	d1e3      	bne.n	100074fe <arm_cfft_q15+0x556>
10007536:	e54d      	b.n	10006fd4 <arm_cfft_q15+0x2c>

10007538 <arm_cfft_init_q15>:
10007538:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
1000753c:	d031      	beq.n	100075a2 <arm_cfft_init_q15+0x6a>
1000753e:	d918      	bls.n	10007572 <arm_cfft_init_q15+0x3a>
10007540:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
10007544:	d025      	beq.n	10007592 <arm_cfft_init_q15+0x5a>
10007546:	d90c      	bls.n	10007562 <arm_cfft_init_q15+0x2a>
10007548:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
1000754c:	d11e      	bne.n	1000758c <arm_cfft_init_q15+0x54>
1000754e:	4b16      	ldr	r3, [pc, #88]	@ (100075a8 <arm_cfft_init_q15+0x70>)
10007550:	8001      	strh	r1, [r0, #0]
10007552:	8999      	ldrh	r1, [r3, #12]
10007554:	8181      	strh	r1, [r0, #12]
10007556:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
1000755a:	e9c0 3201 	strd	r3, r2, [r0, #4]
1000755e:	2000      	movs	r0, #0
10007560:	4770      	bx	lr
10007562:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
10007566:	d016      	beq.n	10007596 <arm_cfft_init_q15+0x5e>
10007568:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
1000756c:	d10e      	bne.n	1000758c <arm_cfft_init_q15+0x54>
1000756e:	4b0f      	ldr	r3, [pc, #60]	@ (100075ac <arm_cfft_init_q15+0x74>)
10007570:	e7ee      	b.n	10007550 <arm_cfft_init_q15+0x18>
10007572:	2940      	cmp	r1, #64	@ 0x40
10007574:	d011      	beq.n	1000759a <arm_cfft_init_q15+0x62>
10007576:	d903      	bls.n	10007580 <arm_cfft_init_q15+0x48>
10007578:	2980      	cmp	r1, #128	@ 0x80
1000757a:	d107      	bne.n	1000758c <arm_cfft_init_q15+0x54>
1000757c:	4b0c      	ldr	r3, [pc, #48]	@ (100075b0 <arm_cfft_init_q15+0x78>)
1000757e:	e7e7      	b.n	10007550 <arm_cfft_init_q15+0x18>
10007580:	2910      	cmp	r1, #16
10007582:	d00c      	beq.n	1000759e <arm_cfft_init_q15+0x66>
10007584:	2920      	cmp	r1, #32
10007586:	d101      	bne.n	1000758c <arm_cfft_init_q15+0x54>
10007588:	4b0a      	ldr	r3, [pc, #40]	@ (100075b4 <arm_cfft_init_q15+0x7c>)
1000758a:	e7e1      	b.n	10007550 <arm_cfft_init_q15+0x18>
1000758c:	f04f 30ff 	mov.w	r0, #4294967295
10007590:	4770      	bx	lr
10007592:	4b09      	ldr	r3, [pc, #36]	@ (100075b8 <arm_cfft_init_q15+0x80>)
10007594:	e7dc      	b.n	10007550 <arm_cfft_init_q15+0x18>
10007596:	4b09      	ldr	r3, [pc, #36]	@ (100075bc <arm_cfft_init_q15+0x84>)
10007598:	e7da      	b.n	10007550 <arm_cfft_init_q15+0x18>
1000759a:	4b09      	ldr	r3, [pc, #36]	@ (100075c0 <arm_cfft_init_q15+0x88>)
1000759c:	e7d8      	b.n	10007550 <arm_cfft_init_q15+0x18>
1000759e:	4b09      	ldr	r3, [pc, #36]	@ (100075c4 <arm_cfft_init_q15+0x8c>)
100075a0:	e7d6      	b.n	10007550 <arm_cfft_init_q15+0x18>
100075a2:	4b09      	ldr	r3, [pc, #36]	@ (100075c8 <arm_cfft_init_q15+0x90>)
100075a4:	e7d4      	b.n	10007550 <arm_cfft_init_q15+0x18>
100075a6:	bf00      	nop
100075a8:	100169f0 	.word	0x100169f0
100075ac:	10016990 	.word	0x10016990
100075b0:	100169a0 	.word	0x100169a0
100075b4:	100169e0 	.word	0x100169e0
100075b8:	100169c0 	.word	0x100169c0
100075bc:	10016a00 	.word	0x10016a00
100075c0:	10016a10 	.word	0x10016a10
100075c4:	100169b0 	.word	0x100169b0
100075c8:	100169d0 	.word	0x100169d0

100075cc <sinf>:
100075cc:	4a1b      	ldr	r2, [pc, #108]	@ (1000763c <sinf+0x70>)
100075ce:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
100075d2:	4293      	cmp	r3, r2
100075d4:	dd1e      	ble.n	10007614 <sinf+0x48>
100075d6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
100075da:	db06      	blt.n	100075ea <sinf+0x1e>
100075dc:	ee07 0a90 	vmov	s15, r0
100075e0:	ee77 7ae7 	vsub.f32	s15, s15, s15
100075e4:	ee17 0a90 	vmov	r0, s15
100075e8:	4770      	bx	lr
100075ea:	b500      	push	{lr}
100075ec:	b083      	sub	sp, #12
100075ee:	4669      	mov	r1, sp
100075f0:	f000 f8fc 	bl	100077ec <__ieee754_rem_pio2f>
100075f4:	f000 0003 	and.w	r0, r0, #3
100075f8:	2801      	cmp	r0, #1
100075fa:	9901      	ldr	r1, [sp, #4]
100075fc:	d00e      	beq.n	1000761c <sinf+0x50>
100075fe:	2802      	cmp	r0, #2
10007600:	d015      	beq.n	1000762e <sinf+0x62>
10007602:	b178      	cbz	r0, 10007624 <sinf+0x58>
10007604:	9800      	ldr	r0, [sp, #0]
10007606:	f000 f81b 	bl	10007640 <__kernel_cosf>
1000760a:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
1000760e:	b003      	add	sp, #12
10007610:	f85d fb04 	ldr.w	pc, [sp], #4
10007614:	2100      	movs	r1, #0
10007616:	2200      	movs	r2, #0
10007618:	f000 b89a 	b.w	10007750 <__kernel_sinf>
1000761c:	9800      	ldr	r0, [sp, #0]
1000761e:	f000 f80f 	bl	10007640 <__kernel_cosf>
10007622:	e7f4      	b.n	1000760e <sinf+0x42>
10007624:	9800      	ldr	r0, [sp, #0]
10007626:	2201      	movs	r2, #1
10007628:	f000 f892 	bl	10007750 <__kernel_sinf>
1000762c:	e7ef      	b.n	1000760e <sinf+0x42>
1000762e:	9800      	ldr	r0, [sp, #0]
10007630:	2201      	movs	r2, #1
10007632:	f000 f88d 	bl	10007750 <__kernel_sinf>
10007636:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
1000763a:	e7e8      	b.n	1000760e <sinf+0x42>
1000763c:	3f490fd8 	.word	0x3f490fd8

10007640 <__kernel_cosf>:
10007640:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
10007644:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
10007648:	ee06 0a10 	vmov	s12, r0
1000764c:	ee07 1a90 	vmov	s15, r1
10007650:	da2e      	bge.n	100076b0 <__kernel_cosf+0x70>
10007652:	eebd 7ac6 	vcvt.s32.f32	s14, s12
10007656:	ee17 3a10 	vmov	r3, s14
1000765a:	2b00      	cmp	r3, #0
1000765c:	d064      	beq.n	10007728 <__kernel_cosf+0xe8>
1000765e:	ee66 6a06 	vmul.f32	s13, s12, s12
10007662:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 10007730 <__kernel_cosf+0xf0>
10007666:	ed9f 4a33 	vldr	s8, [pc, #204]	@ 10007734 <__kernel_cosf+0xf4>
1000766a:	eddf 4a33 	vldr	s9, [pc, #204]	@ 10007738 <__kernel_cosf+0xf8>
1000766e:	ed9f 5a33 	vldr	s10, [pc, #204]	@ 1000773c <__kernel_cosf+0xfc>
10007672:	eddf 5a33 	vldr	s11, [pc, #204]	@ 10007740 <__kernel_cosf+0x100>
10007676:	eea6 4a87 	vfma.f32	s8, s13, s14
1000767a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 10007744 <__kernel_cosf+0x104>
1000767e:	eee6 4a84 	vfma.f32	s9, s13, s8
10007682:	eea6 5aa4 	vfma.f32	s10, s13, s9
10007686:	eea6 7a85 	vfma.f32	s14, s13, s10
1000768a:	eee6 5a87 	vfma.f32	s11, s13, s14
1000768e:	ee66 5aa5 	vmul.f32	s11, s13, s11
10007692:	ee67 7ac6 	vnmul.f32	s15, s15, s12
10007696:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
1000769a:	eee6 7aa5 	vfma.f32	s15, s13, s11
1000769e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
100076a2:	eed6 7a86 	vfnms.f32	s15, s13, s12
100076a6:	ee77 7a67 	vsub.f32	s15, s14, s15
100076aa:	ee17 0a90 	vmov	r0, s15
100076ae:	4770      	bx	lr
100076b0:	ee66 6a06 	vmul.f32	s13, s12, s12
100076b4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 10007730 <__kernel_cosf+0xf0>
100076b8:	ed9f 4a1e 	vldr	s8, [pc, #120]	@ 10007734 <__kernel_cosf+0xf4>
100076bc:	eddf 4a1e 	vldr	s9, [pc, #120]	@ 10007738 <__kernel_cosf+0xf8>
100076c0:	ed9f 5a1e 	vldr	s10, [pc, #120]	@ 1000773c <__kernel_cosf+0xfc>
100076c4:	eddf 5a1e 	vldr	s11, [pc, #120]	@ 10007740 <__kernel_cosf+0x100>
100076c8:	4a1f      	ldr	r2, [pc, #124]	@ (10007748 <__kernel_cosf+0x108>)
100076ca:	eea6 4a87 	vfma.f32	s8, s13, s14
100076ce:	4293      	cmp	r3, r2
100076d0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 10007744 <__kernel_cosf+0x104>
100076d4:	eee4 4a26 	vfma.f32	s9, s8, s13
100076d8:	eea4 5aa6 	vfma.f32	s10, s9, s13
100076dc:	eea5 7a26 	vfma.f32	s14, s10, s13
100076e0:	eee7 5a26 	vfma.f32	s11, s14, s13
100076e4:	ee65 5aa6 	vmul.f32	s11, s11, s13
100076e8:	ddd3      	ble.n	10007692 <__kernel_cosf+0x52>
100076ea:	4a18      	ldr	r2, [pc, #96]	@ (1000774c <__kernel_cosf+0x10c>)
100076ec:	4293      	cmp	r3, r2
100076ee:	dc16      	bgt.n	1000771e <__kernel_cosf+0xde>
100076f0:	f103 437f 	add.w	r3, r3, #4278190080	@ 0xff000000
100076f4:	ee07 3a10 	vmov	s14, r3
100076f8:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
100076fc:	ee35 5a47 	vsub.f32	s10, s10, s14
10007700:	ee67 7ac6 	vnmul.f32	s15, s15, s12
10007704:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
10007708:	eee6 7aa5 	vfma.f32	s15, s13, s11
1000770c:	ee96 7a86 	vfnms.f32	s14, s13, s12
10007710:	ee37 7a67 	vsub.f32	s14, s14, s15
10007714:	ee75 7a47 	vsub.f32	s15, s10, s14
10007718:	ee17 0a90 	vmov	r0, s15
1000771c:	4770      	bx	lr
1000771e:	eeb6 5a07 	vmov.f32	s10, #103	@ 0x3f380000  0.7187500
10007722:	eeb5 7a02 	vmov.f32	s14, #82	@ 0x3e900000  0.2812500
10007726:	e7eb      	b.n	10007700 <__kernel_cosf+0xc0>
10007728:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
1000772c:	4770      	bx	lr
1000772e:	bf00      	nop
10007730:	ad47d74e 	.word	0xad47d74e
10007734:	310f74f6 	.word	0x310f74f6
10007738:	b493f27c 	.word	0xb493f27c
1000773c:	37d00d01 	.word	0x37d00d01
10007740:	3d2aaaab 	.word	0x3d2aaaab
10007744:	bab60b61 	.word	0xbab60b61
10007748:	3e999999 	.word	0x3e999999
1000774c:	3f480000 	.word	0x3f480000

10007750 <__kernel_sinf>:
10007750:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
10007754:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
10007758:	ee07 0a90 	vmov	s15, r0
1000775c:	ee06 1a90 	vmov	s13, r1
10007760:	da04      	bge.n	1000776c <__kernel_sinf+0x1c>
10007762:	eebd 7ae7 	vcvt.s32.f32	s14, s15
10007766:	ee17 3a10 	vmov	r3, s14
1000776a:	b383      	cbz	r3, 100077ce <__kernel_sinf+0x7e>
1000776c:	ee27 7aa7 	vmul.f32	s14, s15, s15
10007770:	ed9f 6a17 	vldr	s12, [pc, #92]	@ 100077d0 <__kernel_sinf+0x80>
10007774:	eddf 4a17 	vldr	s9, [pc, #92]	@ 100077d4 <__kernel_sinf+0x84>
10007778:	ed9f 5a17 	vldr	s10, [pc, #92]	@ 100077d8 <__kernel_sinf+0x88>
1000777c:	eddf 5a17 	vldr	s11, [pc, #92]	@ 100077dc <__kernel_sinf+0x8c>
10007780:	eee7 4a06 	vfma.f32	s9, s14, s12
10007784:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 100077e0 <__kernel_sinf+0x90>
10007788:	eea4 5a87 	vfma.f32	s10, s9, s14
1000778c:	ee27 4a87 	vmul.f32	s8, s15, s14
10007790:	eee5 5a07 	vfma.f32	s11, s10, s14
10007794:	eea5 6a87 	vfma.f32	s12, s11, s14
10007798:	b942      	cbnz	r2, 100077ac <__kernel_sinf+0x5c>
1000779a:	eddf 6a12 	vldr	s13, [pc, #72]	@ 100077e4 <__kernel_sinf+0x94>
1000779e:	eee7 6a06 	vfma.f32	s13, s14, s12
100077a2:	eee6 7a84 	vfma.f32	s15, s13, s8
100077a6:	ee17 0a90 	vmov	r0, s15
100077aa:	4770      	bx	lr
100077ac:	ee26 6a44 	vnmul.f32	s12, s12, s8
100077b0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
100077b4:	eea6 6aa5 	vfma.f32	s12, s13, s11
100077b8:	eddf 5a0b 	vldr	s11, [pc, #44]	@ 100077e8 <__kernel_sinf+0x98>
100077bc:	eed6 6a07 	vfnms.f32	s13, s12, s14
100077c0:	eee4 6a25 	vfma.f32	s13, s8, s11
100077c4:	ee77 7ae6 	vsub.f32	s15, s15, s13
100077c8:	ee17 0a90 	vmov	r0, s15
100077cc:	4770      	bx	lr
100077ce:	4770      	bx	lr
100077d0:	2f2ec9d3 	.word	0x2f2ec9d3
100077d4:	b2d72f34 	.word	0xb2d72f34
100077d8:	3638ef1b 	.word	0x3638ef1b
100077dc:	b9500d01 	.word	0xb9500d01
100077e0:	3c088889 	.word	0x3c088889
100077e4:	be2aaaab 	.word	0xbe2aaaab
100077e8:	3e2aaaab 	.word	0x3e2aaaab

100077ec <__ieee754_rem_pio2f>:
100077ec:	b570      	push	{r4, r5, r6, lr}
100077ee:	4a8a      	ldr	r2, [pc, #552]	@ (10007a18 <__ieee754_rem_pio2f+0x22c>)
100077f0:	f020 4400 	bic.w	r4, r0, #2147483648	@ 0x80000000
100077f4:	4294      	cmp	r4, r2
100077f6:	b086      	sub	sp, #24
100077f8:	460d      	mov	r5, r1
100077fa:	dd6f      	ble.n	100078dc <__ieee754_rem_pio2f+0xf0>
100077fc:	4a87      	ldr	r2, [pc, #540]	@ (10007a1c <__ieee754_rem_pio2f+0x230>)
100077fe:	4294      	cmp	r4, r2
10007800:	4606      	mov	r6, r0
10007802:	dc22      	bgt.n	1000784a <__ieee754_rem_pio2f+0x5e>
10007804:	2800      	cmp	r0, #0
10007806:	eddf 7a86 	vldr	s15, [pc, #536]	@ 10007a20 <__ieee754_rem_pio2f+0x234>
1000780a:	4a86      	ldr	r2, [pc, #536]	@ (10007a24 <__ieee754_rem_pio2f+0x238>)
1000780c:	ee07 0a10 	vmov	s14, r0
10007810:	f024 040f 	bic.w	r4, r4, #15
10007814:	f340 80e7 	ble.w	100079e6 <__ieee754_rem_pio2f+0x1fa>
10007818:	4294      	cmp	r4, r2
1000781a:	ee77 7a67 	vsub.f32	s15, s14, s15
1000781e:	bf09      	itett	eq
10007820:	eddf 6a81 	vldreq	s13, [pc, #516]	@ 10007a28 <__ieee754_rem_pio2f+0x23c>
10007824:	ed9f 7a81 	vldrne	s14, [pc, #516]	@ 10007a2c <__ieee754_rem_pio2f+0x240>
10007828:	ed9f 7a81 	vldreq	s14, [pc, #516]	@ 10007a30 <__ieee754_rem_pio2f+0x244>
1000782c:	ee77 7ae6 	vsubeq.f32	s15, s15, s13
10007830:	2001      	movs	r0, #1
10007832:	ee77 6ac7 	vsub.f32	s13, s15, s14
10007836:	ee77 7ae6 	vsub.f32	s15, s15, s13
1000783a:	edc1 6a00 	vstr	s13, [r1]
1000783e:	ee77 7ac7 	vsub.f32	s15, s15, s14
10007842:	edc1 7a01 	vstr	s15, [r1, #4]
10007846:	b006      	add	sp, #24
10007848:	bd70      	pop	{r4, r5, r6, pc}
1000784a:	4a7a      	ldr	r2, [pc, #488]	@ (10007a34 <__ieee754_rem_pio2f+0x248>)
1000784c:	4294      	cmp	r4, r2
1000784e:	dd55      	ble.n	100078fc <__ieee754_rem_pio2f+0x110>
10007850:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
10007854:	da48      	bge.n	100078e8 <__ieee754_rem_pio2f+0xfc>
10007856:	15e2      	asrs	r2, r4, #23
10007858:	3a86      	subs	r2, #134	@ 0x86
1000785a:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
1000785e:	ee07 3a90 	vmov	s15, r3
10007862:	eebd 7ae7 	vcvt.s32.f32	s14, s15
10007866:	eddf 6a74 	vldr	s13, [pc, #464]	@ 10007a38 <__ieee754_rem_pio2f+0x24c>
1000786a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
1000786e:	ee77 7ac7 	vsub.f32	s15, s15, s14
10007872:	ed8d 7a03 	vstr	s14, [sp, #12]
10007876:	ee67 7aa6 	vmul.f32	s15, s15, s13
1000787a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
1000787e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
10007882:	ee77 7ac7 	vsub.f32	s15, s15, s14
10007886:	ed8d 7a04 	vstr	s14, [sp, #16]
1000788a:	ee67 7aa6 	vmul.f32	s15, s15, s13
1000788e:	eef5 7a40 	vcmp.f32	s15, #0.0
10007892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10007896:	edcd 7a05 	vstr	s15, [sp, #20]
1000789a:	f040 8093 	bne.w	100079c4 <__ieee754_rem_pio2f+0x1d8>
1000789e:	eeb5 7a40 	vcmp.f32	s14, #0.0
100078a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
100078a6:	bf14      	ite	ne
100078a8:	2302      	movne	r3, #2
100078aa:	2301      	moveq	r3, #1
100078ac:	4963      	ldr	r1, [pc, #396]	@ (10007a3c <__ieee754_rem_pio2f+0x250>)
100078ae:	9101      	str	r1, [sp, #4]
100078b0:	2102      	movs	r1, #2
100078b2:	9100      	str	r1, [sp, #0]
100078b4:	a803      	add	r0, sp, #12
100078b6:	4629      	mov	r1, r5
100078b8:	f000 f8ce 	bl	10007a58 <__kernel_rem_pio2f>
100078bc:	2e00      	cmp	r6, #0
100078be:	dac2      	bge.n	10007846 <__ieee754_rem_pio2f+0x5a>
100078c0:	ed95 7a00 	vldr	s14, [r5]
100078c4:	edd5 7a01 	vldr	s15, [r5, #4]
100078c8:	eeb1 7a47 	vneg.f32	s14, s14
100078cc:	eef1 7a67 	vneg.f32	s15, s15
100078d0:	ed85 7a00 	vstr	s14, [r5]
100078d4:	edc5 7a01 	vstr	s15, [r5, #4]
100078d8:	4240      	negs	r0, r0
100078da:	e7b4      	b.n	10007846 <__ieee754_rem_pio2f+0x5a>
100078dc:	6028      	str	r0, [r5, #0]
100078de:	2200      	movs	r2, #0
100078e0:	2000      	movs	r0, #0
100078e2:	604a      	str	r2, [r1, #4]
100078e4:	b006      	add	sp, #24
100078e6:	bd70      	pop	{r4, r5, r6, pc}
100078e8:	ee07 0a90 	vmov	s15, r0
100078ec:	ee77 7ae7 	vsub.f32	s15, s15, s15
100078f0:	2000      	movs	r0, #0
100078f2:	edc1 7a01 	vstr	s15, [r1, #4]
100078f6:	edc1 7a00 	vstr	s15, [r1]
100078fa:	e7a4      	b.n	10007846 <__ieee754_rem_pio2f+0x5a>
100078fc:	f000 f8a8 	bl	10007a50 <fabsf>
10007900:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 10007a40 <__ieee754_rem_pio2f+0x254>
10007904:	eddf 5a46 	vldr	s11, [pc, #280]	@ 10007a20 <__ieee754_rem_pio2f+0x234>
10007908:	ee07 0a10 	vmov	s14, r0
1000790c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
10007910:	eee7 7a26 	vfma.f32	s15, s14, s13
10007914:	eddf 6a45 	vldr	s13, [pc, #276]	@ 10007a2c <__ieee754_rem_pio2f+0x240>
10007918:	eefd 7ae7 	vcvt.s32.f32	s15, s15
1000791c:	ee17 0a90 	vmov	r0, s15
10007920:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
10007924:	281f      	cmp	r0, #31
10007926:	eef0 7a47 	vmov.f32	s15, s14
1000792a:	eee6 7a65 	vfms.f32	s15, s12, s11
1000792e:	ee26 7a26 	vmul.f32	s14, s12, s13
10007932:	eef1 5a46 	vneg.f32	s11, s12
10007936:	dc1e      	bgt.n	10007976 <__ieee754_rem_pio2f+0x18a>
10007938:	4a42      	ldr	r2, [pc, #264]	@ (10007a44 <__ieee754_rem_pio2f+0x258>)
1000793a:	1e41      	subs	r1, r0, #1
1000793c:	f024 03ff 	bic.w	r3, r4, #255	@ 0xff
10007940:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
10007944:	4293      	cmp	r3, r2
10007946:	d016      	beq.n	10007976 <__ieee754_rem_pio2f+0x18a>
10007948:	ee77 6ac7 	vsub.f32	s13, s15, s14
1000794c:	edc5 6a00 	vstr	s13, [r5]
10007950:	ee77 7ae6 	vsub.f32	s15, s15, s13
10007954:	2e00      	cmp	r6, #0
10007956:	ee77 7ac7 	vsub.f32	s15, s15, s14
1000795a:	edc5 7a01 	vstr	s15, [r5, #4]
1000795e:	f6bf af72 	bge.w	10007846 <__ieee754_rem_pio2f+0x5a>
10007962:	eef1 6a66 	vneg.f32	s13, s13
10007966:	eef1 7a67 	vneg.f32	s15, s15
1000796a:	edc5 6a00 	vstr	s13, [r5]
1000796e:	edc5 7a01 	vstr	s15, [r5, #4]
10007972:	4240      	negs	r0, r0
10007974:	e767      	b.n	10007846 <__ieee754_rem_pio2f+0x5a>
10007976:	ee77 6ac7 	vsub.f32	s13, s15, s14
1000797a:	15e2      	asrs	r2, r4, #23
1000797c:	ee16 3a90 	vmov	r3, s13
10007980:	f3c3 53c7 	ubfx	r3, r3, #23, #8
10007984:	ebc3 53d4 	rsb	r3, r3, r4, lsr #23
10007988:	2b08      	cmp	r3, #8
1000798a:	dddf      	ble.n	1000794c <__ieee754_rem_pio2f+0x160>
1000798c:	eddf 6a26 	vldr	s13, [pc, #152]	@ 10007a28 <__ieee754_rem_pio2f+0x23c>
10007990:	eddf 4a27 	vldr	s9, [pc, #156]	@ 10007a30 <__ieee754_rem_pio2f+0x244>
10007994:	eeb0 5a67 	vmov.f32	s10, s15
10007998:	eea5 5aa6 	vfma.f32	s10, s11, s13
1000799c:	ee37 7ac5 	vsub.f32	s14, s15, s10
100079a0:	eea5 7aa6 	vfma.f32	s14, s11, s13
100079a4:	ee96 7a24 	vfnms.f32	s14, s12, s9
100079a8:	ee75 6a47 	vsub.f32	s13, s10, s14
100079ac:	ee16 3a90 	vmov	r3, s13
100079b0:	f3c3 53c7 	ubfx	r3, r3, #23, #8
100079b4:	1ad2      	subs	r2, r2, r3
100079b6:	2a19      	cmp	r2, #25
100079b8:	dc06      	bgt.n	100079c8 <__ieee754_rem_pio2f+0x1dc>
100079ba:	eef0 7a45 	vmov.f32	s15, s10
100079be:	edc5 6a00 	vstr	s13, [r5]
100079c2:	e7c5      	b.n	10007950 <__ieee754_rem_pio2f+0x164>
100079c4:	2303      	movs	r3, #3
100079c6:	e771      	b.n	100078ac <__ieee754_rem_pio2f+0xc0>
100079c8:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 10007a48 <__ieee754_rem_pio2f+0x25c>
100079cc:	eddf 4a1f 	vldr	s9, [pc, #124]	@ 10007a4c <__ieee754_rem_pio2f+0x260>
100079d0:	eef0 7a45 	vmov.f32	s15, s10
100079d4:	eee5 7aa6 	vfma.f32	s15, s11, s13
100079d8:	ee35 7a67 	vsub.f32	s14, s10, s15
100079dc:	eea5 7aa6 	vfma.f32	s14, s11, s13
100079e0:	ee96 7a24 	vfnms.f32	s14, s12, s9
100079e4:	e7b0      	b.n	10007948 <__ieee754_rem_pio2f+0x15c>
100079e6:	4294      	cmp	r4, r2
100079e8:	ee77 7a27 	vadd.f32	s15, s14, s15
100079ec:	bf09      	itett	eq
100079ee:	eddf 6a0e 	vldreq	s13, [pc, #56]	@ 10007a28 <__ieee754_rem_pio2f+0x23c>
100079f2:	ed9f 7a0e 	vldrne	s14, [pc, #56]	@ 10007a2c <__ieee754_rem_pio2f+0x240>
100079f6:	ed9f 7a0e 	vldreq	s14, [pc, #56]	@ 10007a30 <__ieee754_rem_pio2f+0x244>
100079fa:	ee77 7aa6 	vaddeq.f32	s15, s15, s13
100079fe:	f04f 30ff 	mov.w	r0, #4294967295
10007a02:	ee77 6a87 	vadd.f32	s13, s15, s14
10007a06:	ee77 7ae6 	vsub.f32	s15, s15, s13
10007a0a:	edc1 6a00 	vstr	s13, [r1]
10007a0e:	ee77 7a87 	vadd.f32	s15, s15, s14
10007a12:	edc1 7a01 	vstr	s15, [r1, #4]
10007a16:	e716      	b.n	10007846 <__ieee754_rem_pio2f+0x5a>
10007a18:	3f490fd8 	.word	0x3f490fd8
10007a1c:	4016cbe3 	.word	0x4016cbe3
10007a20:	3fc90f80 	.word	0x3fc90f80
10007a24:	3fc90fd0 	.word	0x3fc90fd0
10007a28:	37354400 	.word	0x37354400
10007a2c:	37354443 	.word	0x37354443
10007a30:	2e85a308 	.word	0x2e85a308
10007a34:	43490f80 	.word	0x43490f80
10007a38:	43800000 	.word	0x43800000
10007a3c:	10016aa0 	.word	0x10016aa0
10007a40:	3f22f984 	.word	0x3f22f984
10007a44:	10016a20 	.word	0x10016a20
10007a48:	2e85a300 	.word	0x2e85a300
10007a4c:	248d3132 	.word	0x248d3132

10007a50 <fabsf>:
10007a50:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
10007a54:	4770      	bx	lr
10007a56:	bf00      	nop

10007a58 <__kernel_rem_pio2f>:
10007a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
10007a5c:	ed2d 8b04 	vpush	{d8-d9}
10007a60:	b0db      	sub	sp, #364	@ 0x16c
10007a62:	461c      	mov	r4, r3
10007a64:	9303      	str	r3, [sp, #12]
10007a66:	9106      	str	r1, [sp, #24]
10007a68:	4ba6      	ldr	r3, [pc, #664]	@ (10007d04 <__kernel_rem_pio2f+0x2ac>)
10007a6a:	9968      	ldr	r1, [sp, #416]	@ 0x1a0
10007a6c:	9208      	str	r2, [sp, #32]
10007a6e:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]
10007a72:	1d11      	adds	r1, r2, #4
10007a74:	4682      	mov	sl, r0
10007a76:	f104 38ff 	add.w	r8, r4, #4294967295
10007a7a:	f2c0 82b0 	blt.w	10007fde <__kernel_rem_pio2f+0x586>
10007a7e:	1ed3      	subs	r3, r2, #3
10007a80:	bf48      	it	mi
10007a82:	1d13      	addmi	r3, r2, #4
10007a84:	10db      	asrs	r3, r3, #3
10007a86:	9302      	str	r3, [sp, #8]
10007a88:	3301      	adds	r3, #1
10007a8a:	00db      	lsls	r3, r3, #3
10007a8c:	9307      	str	r3, [sp, #28]
10007a8e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
10007a92:	1a9b      	subs	r3, r3, r2
10007a94:	9305      	str	r3, [sp, #20]
10007a96:	9b02      	ldr	r3, [sp, #8]
10007a98:	eb15 0108 	adds.w	r1, r5, r8
10007a9c:	eba3 0208 	sub.w	r2, r3, r8
10007aa0:	d416      	bmi.n	10007ad0 <__kernel_rem_pio2f+0x78>
10007aa2:	3101      	adds	r1, #1
10007aa4:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 10007d08 <__kernel_rem_pio2f+0x2b0>
10007aa8:	9869      	ldr	r0, [sp, #420]	@ 0x1a4
10007aaa:	4411      	add	r1, r2
10007aac:	ab1e      	add	r3, sp, #120	@ 0x78
10007aae:	2a00      	cmp	r2, #0
10007ab0:	bfa4      	itt	ge
10007ab2:	f850 4022 	ldrge.w	r4, [r0, r2, lsl #2]
10007ab6:	ee07 4a90 	vmovge	s15, r4
10007aba:	f102 0201 	add.w	r2, r2, #1
10007abe:	bfac      	ite	ge
10007ac0:	eef8 7ae7 	vcvtge.f32.s32	s15, s15
10007ac4:	eef0 7a47 	vmovlt.f32	s15, s14
10007ac8:	428a      	cmp	r2, r1
10007aca:	ece3 7a01 	vstmia	r3!, {s15}
10007ace:	d1ee      	bne.n	10007aae <__kernel_rem_pio2f+0x56>
10007ad0:	2d00      	cmp	r5, #0
10007ad2:	f2c0 82f4 	blt.w	100080be <__kernel_rem_pio2f+0x666>
10007ad6:	9b03      	ldr	r3, [sp, #12]
10007ad8:	aa1e      	add	r2, sp, #120	@ 0x78
10007ada:	eb02 0483 	add.w	r4, r2, r3, lsl #2
10007ade:	ae46      	add	r6, sp, #280	@ 0x118
10007ae0:	ea4f 0c83 	mov.w	ip, r3, lsl #2
10007ae4:	4640      	mov	r0, r8
10007ae6:	18ef      	adds	r7, r5, r3
10007ae8:	eb0a 0183 	add.w	r1, sl, r3, lsl #2
10007aec:	f1b8 0f00 	cmp.w	r8, #0
10007af0:	eddf 7a85 	vldr	s15, [pc, #532]	@ 10007d08 <__kernel_rem_pio2f+0x2b0>
10007af4:	db09      	blt.n	10007b0a <__kernel_rem_pio2f+0xb2>
10007af6:	4622      	mov	r2, r4
10007af8:	4653      	mov	r3, sl
10007afa:	ecf3 6a01 	vldmia	r3!, {s13}
10007afe:	ed32 7a01 	vldmdb	r2!, {s14}
10007b02:	428b      	cmp	r3, r1
10007b04:	eee6 7a87 	vfma.f32	s15, s13, s14
10007b08:	d1f7      	bne.n	10007afa <__kernel_rem_pio2f+0xa2>
10007b0a:	3001      	adds	r0, #1
10007b0c:	42b8      	cmp	r0, r7
10007b0e:	ece6 7a01 	vstmia	r6!, {s15}
10007b12:	f104 0404 	add.w	r4, r4, #4
10007b16:	d1e9      	bne.n	10007aec <__kernel_rem_pio2f+0x94>
10007b18:	af0a      	add	r7, sp, #40	@ 0x28
10007b1a:	eb07 0385 	add.w	r3, r7, r5, lsl #2
10007b1e:	3b04      	subs	r3, #4
10007b20:	ed9f 9a7b 	vldr	s18, [pc, #492]	@ 10007d10 <__kernel_rem_pio2f+0x2b8>
10007b24:	eddf 8a79 	vldr	s17, [pc, #484]	@ 10007d0c <__kernel_rem_pio2f+0x2b4>
10007b28:	f8dd b014 	ldr.w	fp, [sp, #20]
10007b2c:	9304      	str	r3, [sp, #16]
10007b2e:	eb0a 040c 	add.w	r4, sl, ip
10007b32:	eb07 0985 	add.w	r9, r7, r5, lsl #2
10007b36:	462b      	mov	r3, r5
10007b38:	ae46      	add	r6, sp, #280	@ 0x118
10007b3a:	9500      	str	r5, [sp, #0]
10007b3c:	aa5a      	add	r2, sp, #360	@ 0x168
10007b3e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
10007b42:	2b00      	cmp	r3, #0
10007b44:	ed52 6a14 	vldr	s13, [r2, #-80]	@ 0xffffffb0
10007b48:	ea4f 0583 	mov.w	r5, r3, lsl #2
10007b4c:	dd16      	ble.n	10007b7c <__kernel_rem_pio2f+0x124>
10007b4e:	eb06 0283 	add.w	r2, r6, r3, lsl #2
10007b52:	4639      	mov	r1, r7
10007b54:	ee66 7a89 	vmul.f32	s15, s13, s18
10007b58:	eeb0 7a66 	vmov.f32	s14, s13
10007b5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
10007b60:	ed32 6a01 	vldmdb	r2!, {s12}
10007b64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
10007b68:	42b2      	cmp	r2, r6
10007b6a:	eea7 7ae8 	vfms.f32	s14, s15, s17
10007b6e:	ee77 6a86 	vadd.f32	s13, s15, s12
10007b72:	eebd 7ac7 	vcvt.s32.f32	s14, s14
10007b76:	eca1 7a01 	vstmia	r1!, {s14}
10007b7a:	d1eb      	bne.n	10007b54 <__kernel_rem_pio2f+0xfc>
10007b7c:	ee16 0a90 	vmov	r0, s13
10007b80:	4659      	mov	r1, fp
10007b82:	9301      	str	r3, [sp, #4]
10007b84:	f000 fab0 	bl	100080e8 <scalbnf>
10007b88:	ee08 0a10 	vmov	s16, r0
10007b8c:	eef4 7a00 	vmov.f32	s15, #64	@ 0x3e000000  0.125
10007b90:	ee68 7a27 	vmul.f32	s15, s16, s15
10007b94:	ee17 0a90 	vmov	r0, s15
10007b98:	f000 fb18 	bl	100081cc <floorf>
10007b9c:	ee06 0a90 	vmov	s13, r0
10007ba0:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
10007ba4:	eef0 7a48 	vmov.f32	s15, s16
10007ba8:	eee6 7ac7 	vfms.f32	s15, s13, s14
10007bac:	f1bb 0f00 	cmp.w	fp, #0
10007bb0:	9b01      	ldr	r3, [sp, #4]
10007bb2:	eefd 9ae7 	vcvt.s32.f32	s19, s15
10007bb6:	eeb8 7ae9 	vcvt.f32.s32	s14, s19
10007bba:	ee37 8ac7 	vsub.f32	s16, s15, s14
10007bbe:	dd73      	ble.n	10007ca8 <__kernel_rem_pio2f+0x250>
10007bc0:	f103 3eff 	add.w	lr, r3, #4294967295
10007bc4:	f1cb 0208 	rsb	r2, fp, #8
10007bc8:	f857 102e 	ldr.w	r1, [r7, lr, lsl #2]
10007bcc:	fa41 fc02 	asr.w	ip, r1, r2
10007bd0:	fa0c f202 	lsl.w	r2, ip, r2
10007bd4:	1a8a      	subs	r2, r1, r2
10007bd6:	f1cb 0007 	rsb	r0, fp, #7
10007bda:	ee19 1a90 	vmov	r1, s19
10007bde:	f847 202e 	str.w	r2, [r7, lr, lsl #2]
10007be2:	4102      	asrs	r2, r0
10007be4:	4461      	add	r1, ip
10007be6:	2a00      	cmp	r2, #0
10007be8:	ee09 1a90 	vmov	s19, r1
10007bec:	dc64      	bgt.n	10007cb8 <__kernel_rem_pio2f+0x260>
10007bee:	eeb5 8a40 	vcmp.f32	s16, #0.0
10007bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10007bf6:	f040 80c5 	bne.w	10007d84 <__kernel_rem_pio2f+0x32c>
10007bfa:	9900      	ldr	r1, [sp, #0]
10007bfc:	f103 3cff 	add.w	ip, r3, #4294967295
10007c00:	4561      	cmp	r1, ip
10007c02:	dc0d      	bgt.n	10007c20 <__kernel_rem_pio2f+0x1c8>
10007c04:	ea4f 0e83 	mov.w	lr, r3, lsl #2
10007c08:	eb07 0183 	add.w	r1, r7, r3, lsl #2
10007c0c:	2000      	movs	r0, #0
10007c0e:	f851 5d04 	ldr.w	r5, [r1, #-4]!
10007c12:	4549      	cmp	r1, r9
10007c14:	ea40 0005 	orr.w	r0, r0, r5
10007c18:	d1f9      	bne.n	10007c0e <__kernel_rem_pio2f+0x1b6>
10007c1a:	2800      	cmp	r0, #0
10007c1c:	f040 80fd 	bne.w	10007e1a <__kernel_rem_pio2f+0x3c2>
10007c20:	9a00      	ldr	r2, [sp, #0]
10007c22:	3a01      	subs	r2, #1
10007c24:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
10007c28:	2a00      	cmp	r2, #0
10007c2a:	f040 80f1 	bne.w	10007e10 <__kernel_rem_pio2f+0x3b8>
10007c2e:	9a04      	ldr	r2, [sp, #16]
10007c30:	2501      	movs	r5, #1
10007c32:	f852 1d04 	ldr.w	r1, [r2, #-4]!
10007c36:	3501      	adds	r5, #1
10007c38:	2900      	cmp	r1, #0
10007c3a:	d0fa      	beq.n	10007c32 <__kernel_rem_pio2f+0x1da>
10007c3c:	f103 0e01 	add.w	lr, r3, #1
10007c40:	441d      	add	r5, r3
10007c42:	4671      	mov	r1, lr
10007c44:	9a03      	ldr	r2, [sp, #12]
10007c46:	4413      	add	r3, r2
10007c48:	9a02      	ldr	r2, [sp, #8]
10007c4a:	eb02 0c0e 	add.w	ip, r2, lr
10007c4e:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
10007c52:	9a69      	ldr	r2, [sp, #420]	@ 0x1a4
10007c54:	f10c 3cff 	add.w	ip, ip, #4294967295
10007c58:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
10007c5c:	aa1e      	add	r2, sp, #120	@ 0x78
10007c5e:	eb06 0e8e 	add.w	lr, r6, lr, lsl #2
10007c62:	eb02 0083 	add.w	r0, r2, r3, lsl #2
10007c66:	eddc 7a01 	vldr	s15, [ip, #4]
10007c6a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 10007d08 <__kernel_rem_pio2f+0x2b0>
10007c6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
10007c72:	f1b8 0f00 	cmp.w	r8, #0
10007c76:	f10c 0c04 	add.w	ip, ip, #4
10007c7a:	edc0 7a00 	vstr	s15, [r0]
10007c7e:	4602      	mov	r2, r0
10007c80:	f100 0004 	add.w	r0, r0, #4
10007c84:	db09      	blt.n	10007c9a <__kernel_rem_pio2f+0x242>
10007c86:	4653      	mov	r3, sl
10007c88:	e001      	b.n	10007c8e <__kernel_rem_pio2f+0x236>
10007c8a:	ed72 7a01 	vldmdb	r2!, {s15}
10007c8e:	ecf3 6a01 	vldmia	r3!, {s13}
10007c92:	42a3      	cmp	r3, r4
10007c94:	eea6 7aa7 	vfma.f32	s14, s13, s15
10007c98:	d1f7      	bne.n	10007c8a <__kernel_rem_pio2f+0x232>
10007c9a:	3101      	adds	r1, #1
10007c9c:	42a9      	cmp	r1, r5
10007c9e:	ecae 7a01 	vstmia	lr!, {s14}
10007ca2:	dde0      	ble.n	10007c66 <__kernel_rem_pio2f+0x20e>
10007ca4:	462b      	mov	r3, r5
10007ca6:	e749      	b.n	10007b3c <__kernel_rem_pio2f+0xe4>
10007ca8:	f040 80a8 	bne.w	10007dfc <__kernel_rem_pio2f+0x3a4>
10007cac:	1e5a      	subs	r2, r3, #1
10007cae:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
10007cb2:	11d2      	asrs	r2, r2, #7
10007cb4:	2a00      	cmp	r2, #0
10007cb6:	dd9a      	ble.n	10007bee <__kernel_rem_pio2f+0x196>
10007cb8:	ee19 1a90 	vmov	r1, s19
10007cbc:	2b00      	cmp	r3, #0
10007cbe:	f101 0101 	add.w	r1, r1, #1
10007cc2:	ee09 1a90 	vmov	s19, r1
10007cc6:	f340 81a0 	ble.w	1000800a <__kernel_rem_pio2f+0x5b2>
10007cca:	6838      	ldr	r0, [r7, #0]
10007ccc:	2800      	cmp	r0, #0
10007cce:	f040 808b 	bne.w	10007de8 <__kernel_rem_pio2f+0x390>
10007cd2:	2b01      	cmp	r3, #1
10007cd4:	d028      	beq.n	10007d28 <__kernel_rem_pio2f+0x2d0>
10007cd6:	4639      	mov	r1, r7
10007cd8:	f04f 0c01 	mov.w	ip, #1
10007cdc:	f851 0f04 	ldr.w	r0, [r1, #4]!
10007ce0:	2800      	cmp	r0, #0
10007ce2:	f000 8085 	beq.w	10007df0 <__kernel_rem_pio2f+0x398>
10007ce6:	f10c 0101 	add.w	r1, ip, #1
10007cea:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
10007cee:	428b      	cmp	r3, r1
10007cf0:	f847 002c 	str.w	r0, [r7, ip, lsl #2]
10007cf4:	dd17      	ble.n	10007d26 <__kernel_rem_pio2f+0x2ce>
10007cf6:	f857 0021 	ldr.w	r0, [r7, r1, lsl #2]
10007cfa:	443d      	add	r5, r7
10007cfc:	eb07 0181 	add.w	r1, r7, r1, lsl #2
10007d00:	e00b      	b.n	10007d1a <__kernel_rem_pio2f+0x2c2>
10007d02:	bf00      	nop
10007d04:	10016de4 	.word	0x10016de4
10007d08:	00000000 	.word	0x00000000
10007d0c:	43800000 	.word	0x43800000
10007d10:	3b800000 	.word	0x3b800000
10007d14:	3fc90000 	.word	0x3fc90000
10007d18:	6808      	ldr	r0, [r1, #0]
10007d1a:	f1c0 00ff 	rsb	r0, r0, #255	@ 0xff
10007d1e:	f841 0b04 	str.w	r0, [r1], #4
10007d22:	42a9      	cmp	r1, r5
10007d24:	d1f8      	bne.n	10007d18 <__kernel_rem_pio2f+0x2c0>
10007d26:	2001      	movs	r0, #1
10007d28:	f1bb 0f00 	cmp.w	fp, #0
10007d2c:	dd0d      	ble.n	10007d4a <__kernel_rem_pio2f+0x2f2>
10007d2e:	f1bb 0f01 	cmp.w	fp, #1
10007d32:	f000 814c 	beq.w	10007fce <__kernel_rem_pio2f+0x576>
10007d36:	f1bb 0f02 	cmp.w	fp, #2
10007d3a:	d106      	bne.n	10007d4a <__kernel_rem_pio2f+0x2f2>
10007d3c:	1e5d      	subs	r5, r3, #1
10007d3e:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
10007d42:	f001 013f 	and.w	r1, r1, #63	@ 0x3f
10007d46:	f847 1025 	str.w	r1, [r7, r5, lsl #2]
10007d4a:	2a02      	cmp	r2, #2
10007d4c:	f47f af4f 	bne.w	10007bee <__kernel_rem_pio2f+0x196>
10007d50:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
10007d54:	ee37 8ac8 	vsub.f32	s16, s15, s16
10007d58:	2800      	cmp	r0, #0
10007d5a:	f43f af48 	beq.w	10007bee <__kernel_rem_pio2f+0x196>
10007d5e:	ee17 0a90 	vmov	r0, s15
10007d62:	4659      	mov	r1, fp
10007d64:	9209      	str	r2, [sp, #36]	@ 0x24
10007d66:	9301      	str	r3, [sp, #4]
10007d68:	f000 f9be 	bl	100080e8 <scalbnf>
10007d6c:	ee07 0a90 	vmov	s15, r0
10007d70:	ee38 8a67 	vsub.f32	s16, s16, s15
10007d74:	9a09      	ldr	r2, [sp, #36]	@ 0x24
10007d76:	9b01      	ldr	r3, [sp, #4]
10007d78:	eeb5 8a40 	vcmp.f32	s16, #0.0
10007d7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10007d80:	f43f af3b 	beq.w	10007bfa <__kernel_rem_pio2f+0x1a2>
10007d84:	e9cd 3201 	strd	r3, r2, [sp, #4]
10007d88:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
10007d8c:	ee18 0a10 	vmov	r0, s16
10007d90:	1a99      	subs	r1, r3, r2
10007d92:	9d00      	ldr	r5, [sp, #0]
10007d94:	f000 f9a8 	bl	100080e8 <scalbnf>
10007d98:	ed5f 6a24 	vldr	s13, [pc, #-144]	@ 10007d0c <__kernel_rem_pio2f+0x2b4>
10007d9c:	ee07 0a90 	vmov	s15, r0
10007da0:	eef4 7ae6 	vcmpe.f32	s15, s13
10007da4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10007da8:	e9dd 3201 	ldrd	r3, r2, [sp, #4]
10007dac:	f2c0 8155 	blt.w	1000805a <__kernel_rem_pio2f+0x602>
10007db0:	ed1f 7a29 	vldr	s14, [pc, #-164]	@ 10007d10 <__kernel_rem_pio2f+0x2b8>
10007db4:	9905      	ldr	r1, [sp, #20]
10007db6:	ee27 7a87 	vmul.f32	s14, s15, s14
10007dba:	3108      	adds	r1, #8
10007dbc:	eebd 7ac7 	vcvt.s32.f32	s14, s14
10007dc0:	9105      	str	r1, [sp, #20]
10007dc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
10007dc6:	f103 0b01 	add.w	fp, r3, #1
10007dca:	eee7 7a66 	vfms.f32	s15, s14, s13
10007dce:	eebd 7ac7 	vcvt.s32.f32	s14, s14
10007dd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
10007dd6:	ee17 1a90 	vmov	r1, s15
10007dda:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
10007dde:	ee17 3a10 	vmov	r3, s14
10007de2:	f847 302b 	str.w	r3, [r7, fp, lsl #2]
10007de6:	e02c      	b.n	10007e42 <__kernel_rem_pio2f+0x3ea>
10007de8:	2101      	movs	r1, #1
10007dea:	f04f 0c00 	mov.w	ip, #0
10007dee:	e77c      	b.n	10007cea <__kernel_rem_pio2f+0x292>
10007df0:	f10c 0c01 	add.w	ip, ip, #1
10007df4:	459c      	cmp	ip, r3
10007df6:	f47f af71 	bne.w	10007cdc <__kernel_rem_pio2f+0x284>
10007dfa:	e795      	b.n	10007d28 <__kernel_rem_pio2f+0x2d0>
10007dfc:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
10007e00:	eeb4 8ae7 	vcmpe.f32	s16, s15
10007e04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10007e08:	f280 80ee 	bge.w	10007fe8 <__kernel_rem_pio2f+0x590>
10007e0c:	2200      	movs	r2, #0
10007e0e:	e6ee      	b.n	10007bee <__kernel_rem_pio2f+0x196>
10007e10:	f103 0e01 	add.w	lr, r3, #1
10007e14:	4671      	mov	r1, lr
10007e16:	4675      	mov	r5, lr
10007e18:	e714      	b.n	10007c44 <__kernel_rem_pio2f+0x1ec>
10007e1a:	9b05      	ldr	r3, [sp, #20]
10007e1c:	9d00      	ldr	r5, [sp, #0]
10007e1e:	f1a3 0108 	sub.w	r1, r3, #8
10007e22:	f857 302c 	ldr.w	r3, [r7, ip, lsl #2]
10007e26:	9105      	str	r1, [sp, #20]
10007e28:	46e3      	mov	fp, ip
10007e2a:	b953      	cbnz	r3, 10007e42 <__kernel_rem_pio2f+0x3ea>
10007e2c:	f1ae 0304 	sub.w	r3, lr, #4
10007e30:	443b      	add	r3, r7
10007e32:	f853 0d04 	ldr.w	r0, [r3, #-4]!
10007e36:	f10b 3bff 	add.w	fp, fp, #4294967295
10007e3a:	3908      	subs	r1, #8
10007e3c:	2800      	cmp	r0, #0
10007e3e:	d0f8      	beq.n	10007e32 <__kernel_rem_pio2f+0x3da>
10007e40:	9105      	str	r1, [sp, #20]
10007e42:	9905      	ldr	r1, [sp, #20]
10007e44:	9200      	str	r2, [sp, #0]
10007e46:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
10007e4a:	f000 f94d 	bl	100080e8 <scalbnf>
10007e4e:	f1bb 0f00 	cmp.w	fp, #0
10007e52:	ee07 0a10 	vmov	s14, r0
10007e56:	9a00      	ldr	r2, [sp, #0]
10007e58:	f2c0 8124 	blt.w	100080a4 <__kernel_rem_pio2f+0x64c>
10007e5c:	f10b 0601 	add.w	r6, fp, #1
10007e60:	a946      	add	r1, sp, #280	@ 0x118
10007e62:	ed5f 6a55 	vldr	s13, [pc, #-340]	@ 10007d10 <__kernel_rem_pio2f+0x2b8>
10007e66:	ea4f 0c86 	mov.w	ip, r6, lsl #2
10007e6a:	eb07 0386 	add.w	r3, r7, r6, lsl #2
10007e6e:	eb01 0186 	add.w	r1, r1, r6, lsl #2
10007e72:	ed73 7a01 	vldmdb	r3!, {s15}
10007e76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
10007e7a:	42bb      	cmp	r3, r7
10007e7c:	ee67 7a87 	vmul.f32	s15, s15, s14
10007e80:	ee27 7a26 	vmul.f32	s14, s14, s13
10007e84:	ed61 7a01 	vstmdb	r1!, {s15}
10007e88:	d1f3      	bne.n	10007e72 <__kernel_rem_pio2f+0x41a>
10007e8a:	f1ac 0304 	sub.w	r3, ip, #4
10007e8e:	a946      	add	r1, sp, #280	@ 0x118
10007e90:	2d00      	cmp	r5, #0
10007e92:	ed1f 6a60 	vldr	s12, [pc, #-384]	@ 10007d14 <__kernel_rem_pio2f+0x2bc>
10007e96:	eb01 0703 	add.w	r7, r1, r3
10007e9a:	f04f 0400 	mov.w	r4, #0
10007e9e:	db22      	blt.n	10007ee6 <__kernel_rem_pio2f+0x48e>
10007ea0:	488f      	ldr	r0, [pc, #572]	@ (100080e0 <__kernel_rem_pio2f+0x688>)
10007ea2:	eddf 7a90 	vldr	s15, [pc, #576]	@ 100080e4 <__kernel_rem_pio2f+0x68c>
10007ea6:	eeb0 7a46 	vmov.f32	s14, s12
10007eaa:	4639      	mov	r1, r7
10007eac:	2300      	movs	r3, #0
10007eae:	e003      	b.n	10007eb8 <__kernel_rem_pio2f+0x460>
10007eb0:	429c      	cmp	r4, r3
10007eb2:	db08      	blt.n	10007ec6 <__kernel_rem_pio2f+0x46e>
10007eb4:	ecb0 7a01 	vldmia	r0!, {s14}
10007eb8:	ecf1 6a01 	vldmia	r1!, {s13}
10007ebc:	3301      	adds	r3, #1
10007ebe:	429d      	cmp	r5, r3
10007ec0:	eee6 7a87 	vfma.f32	s15, s13, s14
10007ec4:	daf4      	bge.n	10007eb0 <__kernel_rem_pio2f+0x458>
10007ec6:	ab5a      	add	r3, sp, #360	@ 0x168
10007ec8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
10007ecc:	455c      	cmp	r4, fp
10007ece:	ed43 7a28 	vstr	s15, [r3, #-160]	@ 0xffffff60
10007ed2:	ea4f 0084 	mov.w	r0, r4, lsl #2
10007ed6:	f104 0101 	add.w	r1, r4, #1
10007eda:	f1a7 0704 	sub.w	r7, r7, #4
10007ede:	d005      	beq.n	10007eec <__kernel_rem_pio2f+0x494>
10007ee0:	2d00      	cmp	r5, #0
10007ee2:	460c      	mov	r4, r1
10007ee4:	dadc      	bge.n	10007ea0 <__kernel_rem_pio2f+0x448>
10007ee6:	eddf 7a7f 	vldr	s15, [pc, #508]	@ 100080e4 <__kernel_rem_pio2f+0x68c>
10007eea:	e7ec      	b.n	10007ec6 <__kernel_rem_pio2f+0x46e>
10007eec:	9968      	ldr	r1, [sp, #416]	@ 0x1a0
10007eee:	2902      	cmp	r1, #2
10007ef0:	dc1c      	bgt.n	10007f2c <__kernel_rem_pio2f+0x4d4>
10007ef2:	2900      	cmp	r1, #0
10007ef4:	f300 808b 	bgt.w	1000800e <__kernel_rem_pio2f+0x5b6>
10007ef8:	d10f      	bne.n	10007f1a <__kernel_rem_pio2f+0x4c2>
10007efa:	ab32      	add	r3, sp, #200	@ 0xc8
10007efc:	eddf 7a79 	vldr	s15, [pc, #484]	@ 100080e4 <__kernel_rem_pio2f+0x68c>
10007f00:	449c      	add	ip, r3
10007f02:	ed3c 7a01 	vldmdb	ip!, {s14}
10007f06:	4563      	cmp	r3, ip
10007f08:	ee77 7a87 	vadd.f32	s15, s15, s14
10007f0c:	d1f9      	bne.n	10007f02 <__kernel_rem_pio2f+0x4aa>
10007f0e:	b10a      	cbz	r2, 10007f14 <__kernel_rem_pio2f+0x4bc>
10007f10:	eef1 7a67 	vneg.f32	s15, s15
10007f14:	9b06      	ldr	r3, [sp, #24]
10007f16:	edc3 7a00 	vstr	s15, [r3]
10007f1a:	ee19 3a90 	vmov	r3, s19
10007f1e:	f003 0007 	and.w	r0, r3, #7
10007f22:	b05b      	add	sp, #364	@ 0x16c
10007f24:	ecbd 8b04 	vpop	{d8-d9}
10007f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10007f2c:	9968      	ldr	r1, [sp, #416]	@ 0x1a0
10007f2e:	2903      	cmp	r1, #3
10007f30:	d1f3      	bne.n	10007f1a <__kernel_rem_pio2f+0x4c2>
10007f32:	f1bb 0f00 	cmp.w	fp, #0
10007f36:	f000 80ca 	beq.w	100080ce <__kernel_rem_pio2f+0x676>
10007f3a:	ac32      	add	r4, sp, #200	@ 0xc8
10007f3c:	ed13 7a28 	vldr	s14, [r3, #-160]	@ 0xffffff60
10007f40:	eb04 018b 	add.w	r1, r4, fp, lsl #2
10007f44:	f10b 4380 	add.w	r3, fp, #1073741824	@ 0x40000000
10007f48:	ed71 7a01 	vldmdb	r1!, {s15}
10007f4c:	eef0 6a47 	vmov.f32	s13, s14
10007f50:	ee37 7a27 	vadd.f32	s14, s14, s15
10007f54:	428c      	cmp	r4, r1
10007f56:	ee77 7ac7 	vsub.f32	s15, s15, s14
10007f5a:	ed81 7a00 	vstr	s14, [r1]
10007f5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
10007f62:	edc1 7a01 	vstr	s15, [r1, #4]
10007f66:	d1ef      	bne.n	10007f48 <__kernel_rem_pio2f+0x4f0>
10007f68:	f1bb 0f01 	cmp.w	fp, #1
10007f6c:	f340 80af 	ble.w	100080ce <__kernel_rem_pio2f+0x676>
10007f70:	f500 71b4 	add.w	r1, r0, #360	@ 0x168
10007f74:	eb0d 0001 	add.w	r0, sp, r1
10007f78:	ed10 7a28 	vldr	s14, [r0, #-160]	@ 0xffffff60
10007f7c:	0099      	lsls	r1, r3, #2
10007f7e:	a833      	add	r0, sp, #204	@ 0xcc
10007f80:	eb04 0383 	add.w	r3, r4, r3, lsl #2
10007f84:	ed73 7a01 	vldmdb	r3!, {s15}
10007f88:	eef0 6a47 	vmov.f32	s13, s14
10007f8c:	ee37 7a27 	vadd.f32	s14, s14, s15
10007f90:	4298      	cmp	r0, r3
10007f92:	ee77 7ac7 	vsub.f32	s15, s15, s14
10007f96:	ed83 7a00 	vstr	s14, [r3]
10007f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
10007f9e:	edc3 7a01 	vstr	s15, [r3, #4]
10007fa2:	d1ef      	bne.n	10007f84 <__kernel_rem_pio2f+0x52c>
10007fa4:	1d0b      	adds	r3, r1, #4
10007fa6:	eddf 7a4f 	vldr	s15, [pc, #316]	@ 100080e4 <__kernel_rem_pio2f+0x68c>
10007faa:	4423      	add	r3, r4
10007fac:	3408      	adds	r4, #8
10007fae:	ed33 7a01 	vldmdb	r3!, {s14}
10007fb2:	429c      	cmp	r4, r3
10007fb4:	ee77 7a87 	vadd.f32	s15, s15, s14
10007fb8:	d1f9      	bne.n	10007fae <__kernel_rem_pio2f+0x556>
10007fba:	2a00      	cmp	r2, #0
10007fbc:	d155      	bne.n	1000806a <__kernel_rem_pio2f+0x612>
10007fbe:	9906      	ldr	r1, [sp, #24]
10007fc0:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
10007fc2:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
10007fc4:	600a      	str	r2, [r1, #0]
10007fc6:	604b      	str	r3, [r1, #4]
10007fc8:	edc1 7a02 	vstr	s15, [r1, #8]
10007fcc:	e7a5      	b.n	10007f1a <__kernel_rem_pio2f+0x4c2>
10007fce:	1e5d      	subs	r5, r3, #1
10007fd0:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
10007fd4:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
10007fd8:	f847 1025 	str.w	r1, [r7, r5, lsl #2]
10007fdc:	e6b5      	b.n	10007d4a <__kernel_rem_pio2f+0x2f2>
10007fde:	2308      	movs	r3, #8
10007fe0:	9307      	str	r3, [sp, #28]
10007fe2:	2300      	movs	r3, #0
10007fe4:	9302      	str	r3, [sp, #8]
10007fe6:	e552      	b.n	10007a8e <__kernel_rem_pio2f+0x36>
10007fe8:	ee19 2a90 	vmov	r2, s19
10007fec:	2b00      	cmp	r3, #0
10007fee:	f102 0201 	add.w	r2, r2, #1
10007ff2:	ee09 2a90 	vmov	s19, r2
10007ff6:	bfc8      	it	gt
10007ff8:	2202      	movgt	r2, #2
10007ffa:	f73f ae66 	bgt.w	10007cca <__kernel_rem_pio2f+0x272>
10007ffe:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
10008002:	ee37 8ac8 	vsub.f32	s16, s15, s16
10008006:	2202      	movs	r2, #2
10008008:	e5f1      	b.n	10007bee <__kernel_rem_pio2f+0x196>
1000800a:	2000      	movs	r0, #0
1000800c:	e68c      	b.n	10007d28 <__kernel_rem_pio2f+0x2d0>
1000800e:	ab32      	add	r3, sp, #200	@ 0xc8
10008010:	eddf 7a34 	vldr	s15, [pc, #208]	@ 100080e4 <__kernel_rem_pio2f+0x68c>
10008014:	eb03 0686 	add.w	r6, r3, r6, lsl #2
10008018:	ed36 7a01 	vldmdb	r6!, {s14}
1000801c:	42b3      	cmp	r3, r6
1000801e:	ee77 7a87 	vadd.f32	s15, s15, s14
10008022:	d1f9      	bne.n	10008018 <__kernel_rem_pio2f+0x5c0>
10008024:	ed9d 7a32 	vldr	s14, [sp, #200]	@ 0xc8
10008028:	bb8a      	cbnz	r2, 1000808e <__kernel_rem_pio2f+0x636>
1000802a:	9b06      	ldr	r3, [sp, #24]
1000802c:	f1bb 0f00 	cmp.w	fp, #0
10008030:	edc3 7a00 	vstr	s15, [r3]
10008034:	ee77 7a67 	vsub.f32	s15, s14, s15
10008038:	dd0b      	ble.n	10008052 <__kernel_rem_pio2f+0x5fa>
1000803a:	a933      	add	r1, sp, #204	@ 0xcc
1000803c:	2301      	movs	r3, #1
1000803e:	ecb1 7a01 	vldmia	r1!, {s14}
10008042:	3301      	adds	r3, #1
10008044:	459b      	cmp	fp, r3
10008046:	ee77 7a87 	vadd.f32	s15, s15, s14
1000804a:	daf8      	bge.n	1000803e <__kernel_rem_pio2f+0x5e6>
1000804c:	b10a      	cbz	r2, 10008052 <__kernel_rem_pio2f+0x5fa>
1000804e:	eef1 7a67 	vneg.f32	s15, s15
10008052:	9b06      	ldr	r3, [sp, #24]
10008054:	edc3 7a01 	vstr	s15, [r3, #4]
10008058:	e75f      	b.n	10007f1a <__kernel_rem_pio2f+0x4c2>
1000805a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
1000805e:	469b      	mov	fp, r3
10008060:	ee17 1a90 	vmov	r1, s15
10008064:	f847 1023 	str.w	r1, [r7, r3, lsl #2]
10008068:	e6eb      	b.n	10007e42 <__kernel_rem_pio2f+0x3ea>
1000806a:	eddd 6a32 	vldr	s13, [sp, #200]	@ 0xc8
1000806e:	ed9d 7a33 	vldr	s14, [sp, #204]	@ 0xcc
10008072:	9b06      	ldr	r3, [sp, #24]
10008074:	eef1 6a66 	vneg.f32	s13, s13
10008078:	eeb1 7a47 	vneg.f32	s14, s14
1000807c:	eef1 7a67 	vneg.f32	s15, s15
10008080:	edc3 6a00 	vstr	s13, [r3]
10008084:	ed83 7a01 	vstr	s14, [r3, #4]
10008088:	edc3 7a02 	vstr	s15, [r3, #8]
1000808c:	e745      	b.n	10007f1a <__kernel_rem_pio2f+0x4c2>
1000808e:	9b06      	ldr	r3, [sp, #24]
10008090:	eef1 6a67 	vneg.f32	s13, s15
10008094:	f1bb 0f00 	cmp.w	fp, #0
10008098:	ee77 7a67 	vsub.f32	s15, s14, s15
1000809c:	edc3 6a00 	vstr	s13, [r3]
100080a0:	dccb      	bgt.n	1000803a <__kernel_rem_pio2f+0x5e2>
100080a2:	e7d4      	b.n	1000804e <__kernel_rem_pio2f+0x5f6>
100080a4:	9b68      	ldr	r3, [sp, #416]	@ 0x1a0
100080a6:	2b02      	cmp	r3, #2
100080a8:	dc0d      	bgt.n	100080c6 <__kernel_rem_pio2f+0x66e>
100080aa:	2b00      	cmp	r3, #0
100080ac:	dc14      	bgt.n	100080d8 <__kernel_rem_pio2f+0x680>
100080ae:	f47f af34 	bne.w	10007f1a <__kernel_rem_pio2f+0x4c2>
100080b2:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 100080e4 <__kernel_rem_pio2f+0x68c>
100080b6:	2a00      	cmp	r2, #0
100080b8:	f43f af2c 	beq.w	10007f14 <__kernel_rem_pio2f+0x4bc>
100080bc:	e728      	b.n	10007f10 <__kernel_rem_pio2f+0x4b8>
100080be:	9b03      	ldr	r3, [sp, #12]
100080c0:	ea4f 0c83 	mov.w	ip, r3, lsl #2
100080c4:	e528      	b.n	10007b18 <__kernel_rem_pio2f+0xc0>
100080c6:	9b68      	ldr	r3, [sp, #416]	@ 0x1a0
100080c8:	2b03      	cmp	r3, #3
100080ca:	f47f af26 	bne.w	10007f1a <__kernel_rem_pio2f+0x4c2>
100080ce:	eddf 7a05 	vldr	s15, [pc, #20]	@ 100080e4 <__kernel_rem_pio2f+0x68c>
100080d2:	2a00      	cmp	r2, #0
100080d4:	d1c9      	bne.n	1000806a <__kernel_rem_pio2f+0x612>
100080d6:	e772      	b.n	10007fbe <__kernel_rem_pio2f+0x566>
100080d8:	eddf 7a02 	vldr	s15, [pc, #8]	@ 100080e4 <__kernel_rem_pio2f+0x68c>
100080dc:	e7a2      	b.n	10008024 <__kernel_rem_pio2f+0x5cc>
100080de:	bf00      	nop
100080e0:	10016dbc 	.word	0x10016dbc
100080e4:	00000000 	.word	0x00000000

100080e8 <scalbnf>:
100080e8:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
100080ec:	4603      	mov	r3, r0
100080ee:	d044      	beq.n	1000817a <scalbnf+0x92>
100080f0:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
100080f4:	d242      	bcs.n	1000817c <scalbnf+0x94>
100080f6:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
100080fa:	d123      	bne.n	10008144 <scalbnf+0x5c>
100080fc:	ee07 0a10 	vmov	s14, r0
10008100:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 100081b0 <scalbnf+0xc8>
10008104:	4b2b      	ldr	r3, [pc, #172]	@ (100081b4 <scalbnf+0xcc>)
10008106:	ee67 7a27 	vmul.f32	s15, s14, s15
1000810a:	4299      	cmp	r1, r3
1000810c:	ee17 0a90 	vmov	r0, s15
10008110:	db3b      	blt.n	1000818a <scalbnf+0xa2>
10008112:	f24c 3c50 	movw	ip, #50000	@ 0xc350
10008116:	f3c0 52c7 	ubfx	r2, r0, #23, #8
1000811a:	4561      	cmp	r1, ip
1000811c:	ee17 3a90 	vmov	r3, s15
10008120:	f1a2 0219 	sub.w	r2, r2, #25
10008124:	dd14      	ble.n	10008150 <scalbnf+0x68>
10008126:	eddf 7a24 	vldr	s15, [pc, #144]	@ 100081b8 <scalbnf+0xd0>
1000812a:	eddf 6a24 	vldr	s13, [pc, #144]	@ 100081bc <scalbnf+0xd4>
1000812e:	2800      	cmp	r0, #0
10008130:	eeb0 7a67 	vmov.f32	s14, s15
10008134:	bfb8      	it	lt
10008136:	eef0 7a66 	vmovlt.f32	s15, s13
1000813a:	ee67 7a87 	vmul.f32	s15, s15, s14
1000813e:	ee17 0a90 	vmov	r0, s15
10008142:	4770      	bx	lr
10008144:	f24c 3c50 	movw	ip, #50000	@ 0xc350
10008148:	4561      	cmp	r1, ip
1000814a:	ea4f 52d2 	mov.w	r2, r2, lsr #23
1000814e:	dcea      	bgt.n	10008126 <scalbnf+0x3e>
10008150:	440a      	add	r2, r1
10008152:	2afe      	cmp	r2, #254	@ 0xfe
10008154:	dce7      	bgt.n	10008126 <scalbnf+0x3e>
10008156:	2a00      	cmp	r2, #0
10008158:	dc20      	bgt.n	1000819c <scalbnf+0xb4>
1000815a:	f112 0f16 	cmn.w	r2, #22
1000815e:	db22      	blt.n	100081a6 <scalbnf+0xbe>
10008160:	3219      	adds	r2, #25
10008162:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
10008166:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
1000816a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 100081c0 <scalbnf+0xd8>
1000816e:	ee07 3a10 	vmov	s14, r3
10008172:	ee67 7a27 	vmul.f32	s15, s14, s15
10008176:	ee17 0a90 	vmov	r0, s15
1000817a:	4770      	bx	lr
1000817c:	ee07 0a90 	vmov	s15, r0
10008180:	ee77 7aa7 	vadd.f32	s15, s15, s15
10008184:	ee17 0a90 	vmov	r0, s15
10008188:	4770      	bx	lr
1000818a:	ee07 0a10 	vmov	s14, r0
1000818e:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 100081c4 <scalbnf+0xdc>
10008192:	ee67 7a27 	vmul.f32	s15, s14, s15
10008196:	ee17 0a90 	vmov	r0, s15
1000819a:	4770      	bx	lr
1000819c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
100081a0:	ea43 50c2 	orr.w	r0, r3, r2, lsl #23
100081a4:	4770      	bx	lr
100081a6:	eddf 7a07 	vldr	s15, [pc, #28]	@ 100081c4 <scalbnf+0xdc>
100081aa:	eddf 6a07 	vldr	s13, [pc, #28]	@ 100081c8 <scalbnf+0xe0>
100081ae:	e7be      	b.n	1000812e <scalbnf+0x46>
100081b0:	4c000000 	.word	0x4c000000
100081b4:	ffff3cb0 	.word	0xffff3cb0
100081b8:	7149f2ca 	.word	0x7149f2ca
100081bc:	f149f2ca 	.word	0xf149f2ca
100081c0:	33000000 	.word	0x33000000
100081c4:	0da24260 	.word	0x0da24260
100081c8:	8da24260 	.word	0x8da24260

100081cc <floorf>:
100081cc:	f3c0 53c7 	ubfx	r3, r0, #23, #8
100081d0:	3b7f      	subs	r3, #127	@ 0x7f
100081d2:	2b16      	cmp	r3, #22
100081d4:	ee07 0a90 	vmov	s15, r0
100081d8:	f020 4100 	bic.w	r1, r0, #2147483648	@ 0x80000000
100081dc:	dc28      	bgt.n	10008230 <floorf+0x64>
100081de:	2b00      	cmp	r3, #0
100081e0:	db16      	blt.n	10008210 <floorf+0x44>
100081e2:	491c      	ldr	r1, [pc, #112]	@ (10008254 <floorf+0x88>)
100081e4:	4119      	asrs	r1, r3
100081e6:	4208      	tst	r0, r1
100081e8:	d01f      	beq.n	1000822a <floorf+0x5e>
100081ea:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 10008258 <floorf+0x8c>
100081ee:	ee37 7a87 	vadd.f32	s14, s15, s14
100081f2:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
100081f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
100081fa:	dd16      	ble.n	1000822a <floorf+0x5e>
100081fc:	2800      	cmp	r0, #0
100081fe:	da04      	bge.n	1000820a <floorf+0x3e>
10008200:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
10008204:	fa42 f303 	asr.w	r3, r2, r3
10008208:	4418      	add	r0, r3
1000820a:	ea20 0001 	bic.w	r0, r0, r1
1000820e:	4770      	bx	lr
10008210:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 10008258 <floorf+0x8c>
10008214:	ee37 7a87 	vadd.f32	s14, s15, s14
10008218:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
1000821c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
10008220:	dd03      	ble.n	1000822a <floorf+0x5e>
10008222:	2800      	cmp	r0, #0
10008224:	db0c      	blt.n	10008240 <floorf+0x74>
10008226:	2000      	movs	r0, #0
10008228:	4770      	bx	lr
1000822a:	ee17 0a90 	vmov	r0, s15
1000822e:	4770      	bx	lr
10008230:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
10008234:	d3f9      	bcc.n	1000822a <floorf+0x5e>
10008236:	ee77 7aa7 	vadd.f32	s15, s15, s15
1000823a:	ee17 0a90 	vmov	r0, s15
1000823e:	4770      	bx	lr
10008240:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
10008244:	2900      	cmp	r1, #0
10008246:	bf14      	ite	ne
10008248:	ee17 0a10 	vmovne	r0, s14
1000824c:	ee17 0a90 	vmoveq	r0, s15
10008250:	4770      	bx	lr
10008252:	bf00      	nop
10008254:	007fffff 	.word	0x007fffff
10008258:	7149f2ca 	.word	0x7149f2ca

1000825c <__aeabi_drsub>:
1000825c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
10008260:	e002      	b.n	10008268 <__adddf3>
10008262:	bf00      	nop

10008264 <__aeabi_dsub>:
10008264:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

10008268 <__adddf3>:
10008268:	b530      	push	{r4, r5, lr}
1000826a:	ea4f 0441 	mov.w	r4, r1, lsl #1
1000826e:	ea4f 0543 	mov.w	r5, r3, lsl #1
10008272:	ea94 0f05 	teq	r4, r5
10008276:	bf08      	it	eq
10008278:	ea90 0f02 	teqeq	r0, r2
1000827c:	bf1f      	itttt	ne
1000827e:	ea54 0c00 	orrsne.w	ip, r4, r0
10008282:	ea55 0c02 	orrsne.w	ip, r5, r2
10008286:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1000828a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1000828e:	f000 80e2 	beq.w	10008456 <__adddf3+0x1ee>
10008292:	ea4f 5454 	mov.w	r4, r4, lsr #21
10008296:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1000829a:	bfb8      	it	lt
1000829c:	426d      	neglt	r5, r5
1000829e:	dd0c      	ble.n	100082ba <__adddf3+0x52>
100082a0:	442c      	add	r4, r5
100082a2:	ea80 0202 	eor.w	r2, r0, r2
100082a6:	ea81 0303 	eor.w	r3, r1, r3
100082aa:	ea82 0000 	eor.w	r0, r2, r0
100082ae:	ea83 0101 	eor.w	r1, r3, r1
100082b2:	ea80 0202 	eor.w	r2, r0, r2
100082b6:	ea81 0303 	eor.w	r3, r1, r3
100082ba:	2d36      	cmp	r5, #54	@ 0x36
100082bc:	bf88      	it	hi
100082be:	bd30      	pophi	{r4, r5, pc}
100082c0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
100082c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
100082c8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
100082cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
100082d0:	d002      	beq.n	100082d8 <__adddf3+0x70>
100082d2:	4240      	negs	r0, r0
100082d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
100082d8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
100082dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
100082e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
100082e4:	d002      	beq.n	100082ec <__adddf3+0x84>
100082e6:	4252      	negs	r2, r2
100082e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
100082ec:	ea94 0f05 	teq	r4, r5
100082f0:	f000 80a7 	beq.w	10008442 <__adddf3+0x1da>
100082f4:	f1a4 0401 	sub.w	r4, r4, #1
100082f8:	f1d5 0e20 	rsbs	lr, r5, #32
100082fc:	db0d      	blt.n	1000831a <__adddf3+0xb2>
100082fe:	fa02 fc0e 	lsl.w	ip, r2, lr
10008302:	fa22 f205 	lsr.w	r2, r2, r5
10008306:	1880      	adds	r0, r0, r2
10008308:	f141 0100 	adc.w	r1, r1, #0
1000830c:	fa03 f20e 	lsl.w	r2, r3, lr
10008310:	1880      	adds	r0, r0, r2
10008312:	fa43 f305 	asr.w	r3, r3, r5
10008316:	4159      	adcs	r1, r3
10008318:	e00e      	b.n	10008338 <__adddf3+0xd0>
1000831a:	f1a5 0520 	sub.w	r5, r5, #32
1000831e:	f10e 0e20 	add.w	lr, lr, #32
10008322:	2a01      	cmp	r2, #1
10008324:	fa03 fc0e 	lsl.w	ip, r3, lr
10008328:	bf28      	it	cs
1000832a:	f04c 0c02 	orrcs.w	ip, ip, #2
1000832e:	fa43 f305 	asr.w	r3, r3, r5
10008332:	18c0      	adds	r0, r0, r3
10008334:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
10008338:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
1000833c:	d507      	bpl.n	1000834e <__adddf3+0xe6>
1000833e:	f04f 0e00 	mov.w	lr, #0
10008342:	f1dc 0c00 	rsbs	ip, ip, #0
10008346:	eb7e 0000 	sbcs.w	r0, lr, r0
1000834a:	eb6e 0101 	sbc.w	r1, lr, r1
1000834e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
10008352:	d31b      	bcc.n	1000838c <__adddf3+0x124>
10008354:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
10008358:	d30c      	bcc.n	10008374 <__adddf3+0x10c>
1000835a:	0849      	lsrs	r1, r1, #1
1000835c:	ea5f 0030 	movs.w	r0, r0, rrx
10008360:	ea4f 0c3c 	mov.w	ip, ip, rrx
10008364:	f104 0401 	add.w	r4, r4, #1
10008368:	ea4f 5244 	mov.w	r2, r4, lsl #21
1000836c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
10008370:	f080 809a 	bcs.w	100084a8 <__adddf3+0x240>
10008374:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
10008378:	bf08      	it	eq
1000837a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1000837e:	f150 0000 	adcs.w	r0, r0, #0
10008382:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
10008386:	ea41 0105 	orr.w	r1, r1, r5
1000838a:	bd30      	pop	{r4, r5, pc}
1000838c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
10008390:	4140      	adcs	r0, r0
10008392:	eb41 0101 	adc.w	r1, r1, r1
10008396:	3c01      	subs	r4, #1
10008398:	bf28      	it	cs
1000839a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
1000839e:	d2e9      	bcs.n	10008374 <__adddf3+0x10c>
100083a0:	f091 0f00 	teq	r1, #0
100083a4:	bf04      	itt	eq
100083a6:	4601      	moveq	r1, r0
100083a8:	2000      	moveq	r0, #0
100083aa:	fab1 f381 	clz	r3, r1
100083ae:	bf08      	it	eq
100083b0:	3320      	addeq	r3, #32
100083b2:	f1a3 030b 	sub.w	r3, r3, #11
100083b6:	f1b3 0220 	subs.w	r2, r3, #32
100083ba:	da0c      	bge.n	100083d6 <__adddf3+0x16e>
100083bc:	320c      	adds	r2, #12
100083be:	dd08      	ble.n	100083d2 <__adddf3+0x16a>
100083c0:	f102 0c14 	add.w	ip, r2, #20
100083c4:	f1c2 020c 	rsb	r2, r2, #12
100083c8:	fa01 f00c 	lsl.w	r0, r1, ip
100083cc:	fa21 f102 	lsr.w	r1, r1, r2
100083d0:	e00c      	b.n	100083ec <__adddf3+0x184>
100083d2:	f102 0214 	add.w	r2, r2, #20
100083d6:	bfd8      	it	le
100083d8:	f1c2 0c20 	rsble	ip, r2, #32
100083dc:	fa01 f102 	lsl.w	r1, r1, r2
100083e0:	fa20 fc0c 	lsr.w	ip, r0, ip
100083e4:	bfdc      	itt	le
100083e6:	ea41 010c 	orrle.w	r1, r1, ip
100083ea:	4090      	lslle	r0, r2
100083ec:	1ae4      	subs	r4, r4, r3
100083ee:	bfa2      	ittt	ge
100083f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
100083f4:	4329      	orrge	r1, r5
100083f6:	bd30      	popge	{r4, r5, pc}
100083f8:	ea6f 0404 	mvn.w	r4, r4
100083fc:	3c1f      	subs	r4, #31
100083fe:	da1c      	bge.n	1000843a <__adddf3+0x1d2>
10008400:	340c      	adds	r4, #12
10008402:	dc0e      	bgt.n	10008422 <__adddf3+0x1ba>
10008404:	f104 0414 	add.w	r4, r4, #20
10008408:	f1c4 0220 	rsb	r2, r4, #32
1000840c:	fa20 f004 	lsr.w	r0, r0, r4
10008410:	fa01 f302 	lsl.w	r3, r1, r2
10008414:	ea40 0003 	orr.w	r0, r0, r3
10008418:	fa21 f304 	lsr.w	r3, r1, r4
1000841c:	ea45 0103 	orr.w	r1, r5, r3
10008420:	bd30      	pop	{r4, r5, pc}
10008422:	f1c4 040c 	rsb	r4, r4, #12
10008426:	f1c4 0220 	rsb	r2, r4, #32
1000842a:	fa20 f002 	lsr.w	r0, r0, r2
1000842e:	fa01 f304 	lsl.w	r3, r1, r4
10008432:	ea40 0003 	orr.w	r0, r0, r3
10008436:	4629      	mov	r1, r5
10008438:	bd30      	pop	{r4, r5, pc}
1000843a:	fa21 f004 	lsr.w	r0, r1, r4
1000843e:	4629      	mov	r1, r5
10008440:	bd30      	pop	{r4, r5, pc}
10008442:	f094 0f00 	teq	r4, #0
10008446:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
1000844a:	bf06      	itte	eq
1000844c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
10008450:	3401      	addeq	r4, #1
10008452:	3d01      	subne	r5, #1
10008454:	e74e      	b.n	100082f4 <__adddf3+0x8c>
10008456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1000845a:	bf18      	it	ne
1000845c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
10008460:	d029      	beq.n	100084b6 <__adddf3+0x24e>
10008462:	ea94 0f05 	teq	r4, r5
10008466:	bf08      	it	eq
10008468:	ea90 0f02 	teqeq	r0, r2
1000846c:	d005      	beq.n	1000847a <__adddf3+0x212>
1000846e:	ea54 0c00 	orrs.w	ip, r4, r0
10008472:	bf04      	itt	eq
10008474:	4619      	moveq	r1, r3
10008476:	4610      	moveq	r0, r2
10008478:	bd30      	pop	{r4, r5, pc}
1000847a:	ea91 0f03 	teq	r1, r3
1000847e:	bf1e      	ittt	ne
10008480:	2100      	movne	r1, #0
10008482:	2000      	movne	r0, #0
10008484:	bd30      	popne	{r4, r5, pc}
10008486:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1000848a:	d105      	bne.n	10008498 <__adddf3+0x230>
1000848c:	0040      	lsls	r0, r0, #1
1000848e:	4149      	adcs	r1, r1
10008490:	bf28      	it	cs
10008492:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
10008496:	bd30      	pop	{r4, r5, pc}
10008498:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
1000849c:	bf3c      	itt	cc
1000849e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
100084a2:	bd30      	popcc	{r4, r5, pc}
100084a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
100084a8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
100084ac:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
100084b0:	f04f 0000 	mov.w	r0, #0
100084b4:	bd30      	pop	{r4, r5, pc}
100084b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
100084ba:	bf1a      	itte	ne
100084bc:	4619      	movne	r1, r3
100084be:	4610      	movne	r0, r2
100084c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
100084c4:	bf1c      	itt	ne
100084c6:	460b      	movne	r3, r1
100084c8:	4602      	movne	r2, r0
100084ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
100084ce:	bf06      	itte	eq
100084d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
100084d4:	ea91 0f03 	teqeq	r1, r3
100084d8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
100084dc:	bd30      	pop	{r4, r5, pc}
100084de:	bf00      	nop

100084e0 <__aeabi_ui2d>:
100084e0:	f090 0f00 	teq	r0, #0
100084e4:	bf04      	itt	eq
100084e6:	2100      	moveq	r1, #0
100084e8:	4770      	bxeq	lr
100084ea:	b530      	push	{r4, r5, lr}
100084ec:	f44f 6480 	mov.w	r4, #1024	@ 0x400
100084f0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
100084f4:	f04f 0500 	mov.w	r5, #0
100084f8:	f04f 0100 	mov.w	r1, #0
100084fc:	e750      	b.n	100083a0 <__adddf3+0x138>
100084fe:	bf00      	nop

10008500 <__aeabi_i2d>:
10008500:	f090 0f00 	teq	r0, #0
10008504:	bf04      	itt	eq
10008506:	2100      	moveq	r1, #0
10008508:	4770      	bxeq	lr
1000850a:	b530      	push	{r4, r5, lr}
1000850c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
10008510:	f104 0432 	add.w	r4, r4, #50	@ 0x32
10008514:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
10008518:	bf48      	it	mi
1000851a:	4240      	negmi	r0, r0
1000851c:	f04f 0100 	mov.w	r1, #0
10008520:	e73e      	b.n	100083a0 <__adddf3+0x138>
10008522:	bf00      	nop

10008524 <__aeabi_f2d>:
10008524:	0042      	lsls	r2, r0, #1
10008526:	ea4f 01e2 	mov.w	r1, r2, asr #3
1000852a:	ea4f 0131 	mov.w	r1, r1, rrx
1000852e:	ea4f 7002 	mov.w	r0, r2, lsl #28
10008532:	bf1f      	itttt	ne
10008534:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
10008538:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
1000853c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
10008540:	4770      	bxne	lr
10008542:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
10008546:	bf08      	it	eq
10008548:	4770      	bxeq	lr
1000854a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
1000854e:	bf04      	itt	eq
10008550:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
10008554:	4770      	bxeq	lr
10008556:	b530      	push	{r4, r5, lr}
10008558:	f44f 7460 	mov.w	r4, #896	@ 0x380
1000855c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
10008560:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
10008564:	e71c      	b.n	100083a0 <__adddf3+0x138>
10008566:	bf00      	nop

10008568 <__aeabi_ul2d>:
10008568:	ea50 0201 	orrs.w	r2, r0, r1
1000856c:	bf08      	it	eq
1000856e:	4770      	bxeq	lr
10008570:	b530      	push	{r4, r5, lr}
10008572:	f04f 0500 	mov.w	r5, #0
10008576:	e00a      	b.n	1000858e <__aeabi_l2d+0x16>

10008578 <__aeabi_l2d>:
10008578:	ea50 0201 	orrs.w	r2, r0, r1
1000857c:	bf08      	it	eq
1000857e:	4770      	bxeq	lr
10008580:	b530      	push	{r4, r5, lr}
10008582:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
10008586:	d502      	bpl.n	1000858e <__aeabi_l2d+0x16>
10008588:	4240      	negs	r0, r0
1000858a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1000858e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
10008592:	f104 0432 	add.w	r4, r4, #50	@ 0x32
10008596:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1000859a:	f43f aed8 	beq.w	1000834e <__adddf3+0xe6>
1000859e:	f04f 0203 	mov.w	r2, #3
100085a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
100085a6:	bf18      	it	ne
100085a8:	3203      	addne	r2, #3
100085aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
100085ae:	bf18      	it	ne
100085b0:	3203      	addne	r2, #3
100085b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
100085b6:	f1c2 0320 	rsb	r3, r2, #32
100085ba:	fa00 fc03 	lsl.w	ip, r0, r3
100085be:	fa20 f002 	lsr.w	r0, r0, r2
100085c2:	fa01 fe03 	lsl.w	lr, r1, r3
100085c6:	ea40 000e 	orr.w	r0, r0, lr
100085ca:	fa21 f102 	lsr.w	r1, r1, r2
100085ce:	4414      	add	r4, r2
100085d0:	e6bd      	b.n	1000834e <__adddf3+0xe6>
100085d2:	bf00      	nop

100085d4 <__aeabi_dmul>:
100085d4:	b570      	push	{r4, r5, r6, lr}
100085d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
100085da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
100085de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
100085e2:	bf1d      	ittte	ne
100085e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
100085e8:	ea94 0f0c 	teqne	r4, ip
100085ec:	ea95 0f0c 	teqne	r5, ip
100085f0:	f000 f8de 	bleq	100087b0 <__aeabi_dmul+0x1dc>
100085f4:	442c      	add	r4, r5
100085f6:	ea81 0603 	eor.w	r6, r1, r3
100085fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
100085fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
10008602:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
10008606:	bf18      	it	ne
10008608:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
1000860c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
10008610:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
10008614:	d038      	beq.n	10008688 <__aeabi_dmul+0xb4>
10008616:	fba0 ce02 	umull	ip, lr, r0, r2
1000861a:	f04f 0500 	mov.w	r5, #0
1000861e:	fbe1 e502 	umlal	lr, r5, r1, r2
10008622:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
10008626:	fbe0 e503 	umlal	lr, r5, r0, r3
1000862a:	f04f 0600 	mov.w	r6, #0
1000862e:	fbe1 5603 	umlal	r5, r6, r1, r3
10008632:	f09c 0f00 	teq	ip, #0
10008636:	bf18      	it	ne
10008638:	f04e 0e01 	orrne.w	lr, lr, #1
1000863c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
10008640:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
10008644:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
10008648:	d204      	bcs.n	10008654 <__aeabi_dmul+0x80>
1000864a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
1000864e:	416d      	adcs	r5, r5
10008650:	eb46 0606 	adc.w	r6, r6, r6
10008654:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
10008658:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
1000865c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
10008660:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
10008664:	ea4f 2ece 	mov.w	lr, lr, lsl #11
10008668:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
1000866c:	bf88      	it	hi
1000866e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
10008672:	d81e      	bhi.n	100086b2 <__aeabi_dmul+0xde>
10008674:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
10008678:	bf08      	it	eq
1000867a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
1000867e:	f150 0000 	adcs.w	r0, r0, #0
10008682:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
10008686:	bd70      	pop	{r4, r5, r6, pc}
10008688:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
1000868c:	ea46 0101 	orr.w	r1, r6, r1
10008690:	ea40 0002 	orr.w	r0, r0, r2
10008694:	ea81 0103 	eor.w	r1, r1, r3
10008698:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
1000869c:	bfc2      	ittt	gt
1000869e:	ebd4 050c 	rsbsgt	r5, r4, ip
100086a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
100086a6:	bd70      	popgt	{r4, r5, r6, pc}
100086a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
100086ac:	f04f 0e00 	mov.w	lr, #0
100086b0:	3c01      	subs	r4, #1
100086b2:	f300 80ab 	bgt.w	1000880c <__aeabi_dmul+0x238>
100086b6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
100086ba:	bfde      	ittt	le
100086bc:	2000      	movle	r0, #0
100086be:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
100086c2:	bd70      	pople	{r4, r5, r6, pc}
100086c4:	f1c4 0400 	rsb	r4, r4, #0
100086c8:	3c20      	subs	r4, #32
100086ca:	da35      	bge.n	10008738 <__aeabi_dmul+0x164>
100086cc:	340c      	adds	r4, #12
100086ce:	dc1b      	bgt.n	10008708 <__aeabi_dmul+0x134>
100086d0:	f104 0414 	add.w	r4, r4, #20
100086d4:	f1c4 0520 	rsb	r5, r4, #32
100086d8:	fa00 f305 	lsl.w	r3, r0, r5
100086dc:	fa20 f004 	lsr.w	r0, r0, r4
100086e0:	fa01 f205 	lsl.w	r2, r1, r5
100086e4:	ea40 0002 	orr.w	r0, r0, r2
100086e8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
100086ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
100086f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
100086f4:	fa21 f604 	lsr.w	r6, r1, r4
100086f8:	eb42 0106 	adc.w	r1, r2, r6
100086fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
10008700:	bf08      	it	eq
10008702:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
10008706:	bd70      	pop	{r4, r5, r6, pc}
10008708:	f1c4 040c 	rsb	r4, r4, #12
1000870c:	f1c4 0520 	rsb	r5, r4, #32
10008710:	fa00 f304 	lsl.w	r3, r0, r4
10008714:	fa20 f005 	lsr.w	r0, r0, r5
10008718:	fa01 f204 	lsl.w	r2, r1, r4
1000871c:	ea40 0002 	orr.w	r0, r0, r2
10008720:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
10008724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
10008728:	f141 0100 	adc.w	r1, r1, #0
1000872c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
10008730:	bf08      	it	eq
10008732:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
10008736:	bd70      	pop	{r4, r5, r6, pc}
10008738:	f1c4 0520 	rsb	r5, r4, #32
1000873c:	fa00 f205 	lsl.w	r2, r0, r5
10008740:	ea4e 0e02 	orr.w	lr, lr, r2
10008744:	fa20 f304 	lsr.w	r3, r0, r4
10008748:	fa01 f205 	lsl.w	r2, r1, r5
1000874c:	ea43 0302 	orr.w	r3, r3, r2
10008750:	fa21 f004 	lsr.w	r0, r1, r4
10008754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
10008758:	fa21 f204 	lsr.w	r2, r1, r4
1000875c:	ea20 0002 	bic.w	r0, r0, r2
10008760:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
10008764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
10008768:	bf08      	it	eq
1000876a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1000876e:	bd70      	pop	{r4, r5, r6, pc}
10008770:	f094 0f00 	teq	r4, #0
10008774:	d10f      	bne.n	10008796 <__aeabi_dmul+0x1c2>
10008776:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
1000877a:	0040      	lsls	r0, r0, #1
1000877c:	eb41 0101 	adc.w	r1, r1, r1
10008780:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
10008784:	bf08      	it	eq
10008786:	3c01      	subeq	r4, #1
10008788:	d0f7      	beq.n	1000877a <__aeabi_dmul+0x1a6>
1000878a:	ea41 0106 	orr.w	r1, r1, r6
1000878e:	f095 0f00 	teq	r5, #0
10008792:	bf18      	it	ne
10008794:	4770      	bxne	lr
10008796:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
1000879a:	0052      	lsls	r2, r2, #1
1000879c:	eb43 0303 	adc.w	r3, r3, r3
100087a0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
100087a4:	bf08      	it	eq
100087a6:	3d01      	subeq	r5, #1
100087a8:	d0f7      	beq.n	1000879a <__aeabi_dmul+0x1c6>
100087aa:	ea43 0306 	orr.w	r3, r3, r6
100087ae:	4770      	bx	lr
100087b0:	ea94 0f0c 	teq	r4, ip
100087b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
100087b8:	bf18      	it	ne
100087ba:	ea95 0f0c 	teqne	r5, ip
100087be:	d00c      	beq.n	100087da <__aeabi_dmul+0x206>
100087c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
100087c4:	bf18      	it	ne
100087c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
100087ca:	d1d1      	bne.n	10008770 <__aeabi_dmul+0x19c>
100087cc:	ea81 0103 	eor.w	r1, r1, r3
100087d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
100087d4:	f04f 0000 	mov.w	r0, #0
100087d8:	bd70      	pop	{r4, r5, r6, pc}
100087da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
100087de:	bf06      	itte	eq
100087e0:	4610      	moveq	r0, r2
100087e2:	4619      	moveq	r1, r3
100087e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
100087e8:	d019      	beq.n	1000881e <__aeabi_dmul+0x24a>
100087ea:	ea94 0f0c 	teq	r4, ip
100087ee:	d102      	bne.n	100087f6 <__aeabi_dmul+0x222>
100087f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
100087f4:	d113      	bne.n	1000881e <__aeabi_dmul+0x24a>
100087f6:	ea95 0f0c 	teq	r5, ip
100087fa:	d105      	bne.n	10008808 <__aeabi_dmul+0x234>
100087fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
10008800:	bf1c      	itt	ne
10008802:	4610      	movne	r0, r2
10008804:	4619      	movne	r1, r3
10008806:	d10a      	bne.n	1000881e <__aeabi_dmul+0x24a>
10008808:	ea81 0103 	eor.w	r1, r1, r3
1000880c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
10008810:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
10008814:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
10008818:	f04f 0000 	mov.w	r0, #0
1000881c:	bd70      	pop	{r4, r5, r6, pc}
1000881e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
10008822:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
10008826:	bd70      	pop	{r4, r5, r6, pc}

10008828 <__aeabi_ddiv>:
10008828:	b570      	push	{r4, r5, r6, lr}
1000882a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
1000882e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
10008832:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
10008836:	bf1d      	ittte	ne
10008838:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1000883c:	ea94 0f0c 	teqne	r4, ip
10008840:	ea95 0f0c 	teqne	r5, ip
10008844:	f000 f8a7 	bleq	10008996 <__aeabi_ddiv+0x16e>
10008848:	eba4 0405 	sub.w	r4, r4, r5
1000884c:	ea81 0e03 	eor.w	lr, r1, r3
10008850:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
10008854:	ea4f 3101 	mov.w	r1, r1, lsl #12
10008858:	f000 8088 	beq.w	1000896c <__aeabi_ddiv+0x144>
1000885c:	ea4f 3303 	mov.w	r3, r3, lsl #12
10008860:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
10008864:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
10008868:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
1000886c:	ea4f 2202 	mov.w	r2, r2, lsl #8
10008870:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
10008874:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
10008878:	ea4f 2600 	mov.w	r6, r0, lsl #8
1000887c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
10008880:	429d      	cmp	r5, r3
10008882:	bf08      	it	eq
10008884:	4296      	cmpeq	r6, r2
10008886:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
1000888a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
1000888e:	d202      	bcs.n	10008896 <__aeabi_ddiv+0x6e>
10008890:	085b      	lsrs	r3, r3, #1
10008892:	ea4f 0232 	mov.w	r2, r2, rrx
10008896:	1ab6      	subs	r6, r6, r2
10008898:	eb65 0503 	sbc.w	r5, r5, r3
1000889c:	085b      	lsrs	r3, r3, #1
1000889e:	ea4f 0232 	mov.w	r2, r2, rrx
100088a2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
100088a6:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
100088aa:	ebb6 0e02 	subs.w	lr, r6, r2
100088ae:	eb75 0e03 	sbcs.w	lr, r5, r3
100088b2:	bf22      	ittt	cs
100088b4:	1ab6      	subcs	r6, r6, r2
100088b6:	4675      	movcs	r5, lr
100088b8:	ea40 000c 	orrcs.w	r0, r0, ip
100088bc:	085b      	lsrs	r3, r3, #1
100088be:	ea4f 0232 	mov.w	r2, r2, rrx
100088c2:	ebb6 0e02 	subs.w	lr, r6, r2
100088c6:	eb75 0e03 	sbcs.w	lr, r5, r3
100088ca:	bf22      	ittt	cs
100088cc:	1ab6      	subcs	r6, r6, r2
100088ce:	4675      	movcs	r5, lr
100088d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
100088d4:	085b      	lsrs	r3, r3, #1
100088d6:	ea4f 0232 	mov.w	r2, r2, rrx
100088da:	ebb6 0e02 	subs.w	lr, r6, r2
100088de:	eb75 0e03 	sbcs.w	lr, r5, r3
100088e2:	bf22      	ittt	cs
100088e4:	1ab6      	subcs	r6, r6, r2
100088e6:	4675      	movcs	r5, lr
100088e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
100088ec:	085b      	lsrs	r3, r3, #1
100088ee:	ea4f 0232 	mov.w	r2, r2, rrx
100088f2:	ebb6 0e02 	subs.w	lr, r6, r2
100088f6:	eb75 0e03 	sbcs.w	lr, r5, r3
100088fa:	bf22      	ittt	cs
100088fc:	1ab6      	subcs	r6, r6, r2
100088fe:	4675      	movcs	r5, lr
10008900:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
10008904:	ea55 0e06 	orrs.w	lr, r5, r6
10008908:	d018      	beq.n	1000893c <__aeabi_ddiv+0x114>
1000890a:	ea4f 1505 	mov.w	r5, r5, lsl #4
1000890e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
10008912:	ea4f 1606 	mov.w	r6, r6, lsl #4
10008916:	ea4f 03c3 	mov.w	r3, r3, lsl #3
1000891a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
1000891e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
10008922:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
10008926:	d1c0      	bne.n	100088aa <__aeabi_ddiv+0x82>
10008928:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
1000892c:	d10b      	bne.n	10008946 <__aeabi_ddiv+0x11e>
1000892e:	ea41 0100 	orr.w	r1, r1, r0
10008932:	f04f 0000 	mov.w	r0, #0
10008936:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
1000893a:	e7b6      	b.n	100088aa <__aeabi_ddiv+0x82>
1000893c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
10008940:	bf04      	itt	eq
10008942:	4301      	orreq	r1, r0
10008944:	2000      	moveq	r0, #0
10008946:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
1000894a:	bf88      	it	hi
1000894c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
10008950:	f63f aeaf 	bhi.w	100086b2 <__aeabi_dmul+0xde>
10008954:	ebb5 0c03 	subs.w	ip, r5, r3
10008958:	bf04      	itt	eq
1000895a:	ebb6 0c02 	subseq.w	ip, r6, r2
1000895e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
10008962:	f150 0000 	adcs.w	r0, r0, #0
10008966:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1000896a:	bd70      	pop	{r4, r5, r6, pc}
1000896c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
10008970:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
10008974:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
10008978:	bfc2      	ittt	gt
1000897a:	ebd4 050c 	rsbsgt	r5, r4, ip
1000897e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
10008982:	bd70      	popgt	{r4, r5, r6, pc}
10008984:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
10008988:	f04f 0e00 	mov.w	lr, #0
1000898c:	3c01      	subs	r4, #1
1000898e:	e690      	b.n	100086b2 <__aeabi_dmul+0xde>
10008990:	ea45 0e06 	orr.w	lr, r5, r6
10008994:	e68d      	b.n	100086b2 <__aeabi_dmul+0xde>
10008996:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1000899a:	ea94 0f0c 	teq	r4, ip
1000899e:	bf08      	it	eq
100089a0:	ea95 0f0c 	teqeq	r5, ip
100089a4:	f43f af3b 	beq.w	1000881e <__aeabi_dmul+0x24a>
100089a8:	ea94 0f0c 	teq	r4, ip
100089ac:	d10a      	bne.n	100089c4 <__aeabi_ddiv+0x19c>
100089ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
100089b2:	f47f af34 	bne.w	1000881e <__aeabi_dmul+0x24a>
100089b6:	ea95 0f0c 	teq	r5, ip
100089ba:	f47f af25 	bne.w	10008808 <__aeabi_dmul+0x234>
100089be:	4610      	mov	r0, r2
100089c0:	4619      	mov	r1, r3
100089c2:	e72c      	b.n	1000881e <__aeabi_dmul+0x24a>
100089c4:	ea95 0f0c 	teq	r5, ip
100089c8:	d106      	bne.n	100089d8 <__aeabi_ddiv+0x1b0>
100089ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
100089ce:	f43f aefd 	beq.w	100087cc <__aeabi_dmul+0x1f8>
100089d2:	4610      	mov	r0, r2
100089d4:	4619      	mov	r1, r3
100089d6:	e722      	b.n	1000881e <__aeabi_dmul+0x24a>
100089d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
100089dc:	bf18      	it	ne
100089de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
100089e2:	f47f aec5 	bne.w	10008770 <__aeabi_dmul+0x19c>
100089e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
100089ea:	f47f af0d 	bne.w	10008808 <__aeabi_dmul+0x234>
100089ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
100089f2:	f47f aeeb 	bne.w	100087cc <__aeabi_dmul+0x1f8>
100089f6:	e712      	b.n	1000881e <__aeabi_dmul+0x24a>

100089f8 <__gedf2>:
100089f8:	f04f 3cff 	mov.w	ip, #4294967295
100089fc:	e006      	b.n	10008a0c <__cmpdf2+0x4>
100089fe:	bf00      	nop

10008a00 <__ledf2>:
10008a00:	f04f 0c01 	mov.w	ip, #1
10008a04:	e002      	b.n	10008a0c <__cmpdf2+0x4>
10008a06:	bf00      	nop

10008a08 <__cmpdf2>:
10008a08:	f04f 0c01 	mov.w	ip, #1
10008a0c:	f84d cd04 	str.w	ip, [sp, #-4]!
10008a10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
10008a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10008a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
10008a1c:	bf18      	it	ne
10008a1e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
10008a22:	d01b      	beq.n	10008a5c <__cmpdf2+0x54>
10008a24:	b001      	add	sp, #4
10008a26:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
10008a2a:	bf0c      	ite	eq
10008a2c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
10008a30:	ea91 0f03 	teqne	r1, r3
10008a34:	bf02      	ittt	eq
10008a36:	ea90 0f02 	teqeq	r0, r2
10008a3a:	2000      	moveq	r0, #0
10008a3c:	4770      	bxeq	lr
10008a3e:	f110 0f00 	cmn.w	r0, #0
10008a42:	ea91 0f03 	teq	r1, r3
10008a46:	bf58      	it	pl
10008a48:	4299      	cmppl	r1, r3
10008a4a:	bf08      	it	eq
10008a4c:	4290      	cmpeq	r0, r2
10008a4e:	bf2c      	ite	cs
10008a50:	17d8      	asrcs	r0, r3, #31
10008a52:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
10008a56:	f040 0001 	orr.w	r0, r0, #1
10008a5a:	4770      	bx	lr
10008a5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
10008a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10008a64:	d102      	bne.n	10008a6c <__cmpdf2+0x64>
10008a66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
10008a6a:	d107      	bne.n	10008a7c <__cmpdf2+0x74>
10008a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
10008a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10008a74:	d1d6      	bne.n	10008a24 <__cmpdf2+0x1c>
10008a76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
10008a7a:	d0d3      	beq.n	10008a24 <__cmpdf2+0x1c>
10008a7c:	f85d 0b04 	ldr.w	r0, [sp], #4
10008a80:	4770      	bx	lr
10008a82:	bf00      	nop

10008a84 <__aeabi_cdrcmple>:
10008a84:	4684      	mov	ip, r0
10008a86:	4610      	mov	r0, r2
10008a88:	4662      	mov	r2, ip
10008a8a:	468c      	mov	ip, r1
10008a8c:	4619      	mov	r1, r3
10008a8e:	4663      	mov	r3, ip
10008a90:	e000      	b.n	10008a94 <__aeabi_cdcmpeq>
10008a92:	bf00      	nop

10008a94 <__aeabi_cdcmpeq>:
10008a94:	b501      	push	{r0, lr}
10008a96:	f7ff ffb7 	bl	10008a08 <__cmpdf2>
10008a9a:	2800      	cmp	r0, #0
10008a9c:	bf48      	it	mi
10008a9e:	f110 0f00 	cmnmi.w	r0, #0
10008aa2:	bd01      	pop	{r0, pc}

10008aa4 <__aeabi_dcmpeq>:
10008aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
10008aa8:	f7ff fff4 	bl	10008a94 <__aeabi_cdcmpeq>
10008aac:	bf0c      	ite	eq
10008aae:	2001      	moveq	r0, #1
10008ab0:	2000      	movne	r0, #0
10008ab2:	f85d fb08 	ldr.w	pc, [sp], #8
10008ab6:	bf00      	nop

10008ab8 <__aeabi_dcmplt>:
10008ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
10008abc:	f7ff ffea 	bl	10008a94 <__aeabi_cdcmpeq>
10008ac0:	bf34      	ite	cc
10008ac2:	2001      	movcc	r0, #1
10008ac4:	2000      	movcs	r0, #0
10008ac6:	f85d fb08 	ldr.w	pc, [sp], #8
10008aca:	bf00      	nop

10008acc <__aeabi_dcmple>:
10008acc:	f84d ed08 	str.w	lr, [sp, #-8]!
10008ad0:	f7ff ffe0 	bl	10008a94 <__aeabi_cdcmpeq>
10008ad4:	bf94      	ite	ls
10008ad6:	2001      	movls	r0, #1
10008ad8:	2000      	movhi	r0, #0
10008ada:	f85d fb08 	ldr.w	pc, [sp], #8
10008ade:	bf00      	nop

10008ae0 <__aeabi_dcmpge>:
10008ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
10008ae4:	f7ff ffce 	bl	10008a84 <__aeabi_cdrcmple>
10008ae8:	bf94      	ite	ls
10008aea:	2001      	movls	r0, #1
10008aec:	2000      	movhi	r0, #0
10008aee:	f85d fb08 	ldr.w	pc, [sp], #8
10008af2:	bf00      	nop

10008af4 <__aeabi_dcmpgt>:
10008af4:	f84d ed08 	str.w	lr, [sp, #-8]!
10008af8:	f7ff ffc4 	bl	10008a84 <__aeabi_cdrcmple>
10008afc:	bf34      	ite	cc
10008afe:	2001      	movcc	r0, #1
10008b00:	2000      	movcs	r0, #0
10008b02:	f85d fb08 	ldr.w	pc, [sp], #8
10008b06:	bf00      	nop

10008b08 <__aeabi_dcmpun>:
10008b08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
10008b0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10008b10:	d102      	bne.n	10008b18 <__aeabi_dcmpun+0x10>
10008b12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
10008b16:	d10a      	bne.n	10008b2e <__aeabi_dcmpun+0x26>
10008b18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
10008b1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
10008b20:	d102      	bne.n	10008b28 <__aeabi_dcmpun+0x20>
10008b22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
10008b26:	d102      	bne.n	10008b2e <__aeabi_dcmpun+0x26>
10008b28:	f04f 0000 	mov.w	r0, #0
10008b2c:	4770      	bx	lr
10008b2e:	f04f 0001 	mov.w	r0, #1
10008b32:	4770      	bx	lr

10008b34 <__aeabi_d2iz>:
10008b34:	ea4f 0241 	mov.w	r2, r1, lsl #1
10008b38:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
10008b3c:	d215      	bcs.n	10008b6a <__aeabi_d2iz+0x36>
10008b3e:	d511      	bpl.n	10008b64 <__aeabi_d2iz+0x30>
10008b40:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
10008b44:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
10008b48:	d912      	bls.n	10008b70 <__aeabi_d2iz+0x3c>
10008b4a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
10008b4e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
10008b52:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
10008b56:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
10008b5a:	fa23 f002 	lsr.w	r0, r3, r2
10008b5e:	bf18      	it	ne
10008b60:	4240      	negne	r0, r0
10008b62:	4770      	bx	lr
10008b64:	f04f 0000 	mov.w	r0, #0
10008b68:	4770      	bx	lr
10008b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
10008b6e:	d105      	bne.n	10008b7c <__aeabi_d2iz+0x48>
10008b70:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
10008b74:	bf08      	it	eq
10008b76:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
10008b7a:	4770      	bx	lr
10008b7c:	f04f 0000 	mov.w	r0, #0
10008b80:	4770      	bx	lr
10008b82:	bf00      	nop

10008b84 <__aeabi_d2f>:
10008b84:	ea4f 0241 	mov.w	r2, r1, lsl #1
10008b88:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
10008b8c:	bf24      	itt	cs
10008b8e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
10008b92:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
10008b96:	d90d      	bls.n	10008bb4 <__aeabi_d2f+0x30>
10008b98:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
10008b9c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
10008ba0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
10008ba4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
10008ba8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
10008bac:	bf08      	it	eq
10008bae:	f020 0001 	biceq.w	r0, r0, #1
10008bb2:	4770      	bx	lr
10008bb4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
10008bb8:	d121      	bne.n	10008bfe <__aeabi_d2f+0x7a>
10008bba:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
10008bbe:	bfbc      	itt	lt
10008bc0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
10008bc4:	4770      	bxlt	lr
10008bc6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
10008bca:	ea4f 5252 	mov.w	r2, r2, lsr #21
10008bce:	f1c2 0218 	rsb	r2, r2, #24
10008bd2:	f1c2 0c20 	rsb	ip, r2, #32
10008bd6:	fa10 f30c 	lsls.w	r3, r0, ip
10008bda:	fa20 f002 	lsr.w	r0, r0, r2
10008bde:	bf18      	it	ne
10008be0:	f040 0001 	orrne.w	r0, r0, #1
10008be4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
10008be8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
10008bec:	fa03 fc0c 	lsl.w	ip, r3, ip
10008bf0:	ea40 000c 	orr.w	r0, r0, ip
10008bf4:	fa23 f302 	lsr.w	r3, r3, r2
10008bf8:	ea4f 0343 	mov.w	r3, r3, lsl #1
10008bfc:	e7cc      	b.n	10008b98 <__aeabi_d2f+0x14>
10008bfe:	ea7f 5362 	mvns.w	r3, r2, asr #21
10008c02:	d107      	bne.n	10008c14 <__aeabi_d2f+0x90>
10008c04:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
10008c08:	bf1e      	ittt	ne
10008c0a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
10008c0e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
10008c12:	4770      	bxne	lr
10008c14:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
10008c18:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
10008c1c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
10008c20:	4770      	bx	lr
10008c22:	bf00      	nop

10008c24 <__aeabi_uldivmod>:
10008c24:	b953      	cbnz	r3, 10008c3c <__aeabi_uldivmod+0x18>
10008c26:	b94a      	cbnz	r2, 10008c3c <__aeabi_uldivmod+0x18>
10008c28:	2900      	cmp	r1, #0
10008c2a:	bf08      	it	eq
10008c2c:	2800      	cmpeq	r0, #0
10008c2e:	bf1c      	itt	ne
10008c30:	f04f 31ff 	movne.w	r1, #4294967295
10008c34:	f04f 30ff 	movne.w	r0, #4294967295
10008c38:	f000 b970 	b.w	10008f1c <__aeabi_idiv0>
10008c3c:	f1ad 0c08 	sub.w	ip, sp, #8
10008c40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
10008c44:	f000 f806 	bl	10008c54 <__udivmoddi4>
10008c48:	f8dd e004 	ldr.w	lr, [sp, #4]
10008c4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
10008c50:	b004      	add	sp, #16
10008c52:	4770      	bx	lr

10008c54 <__udivmoddi4>:
10008c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10008c58:	9e08      	ldr	r6, [sp, #32]
10008c5a:	460d      	mov	r5, r1
10008c5c:	4604      	mov	r4, r0
10008c5e:	460f      	mov	r7, r1
10008c60:	2b00      	cmp	r3, #0
10008c62:	d14a      	bne.n	10008cfa <__udivmoddi4+0xa6>
10008c64:	428a      	cmp	r2, r1
10008c66:	4694      	mov	ip, r2
10008c68:	d965      	bls.n	10008d36 <__udivmoddi4+0xe2>
10008c6a:	fab2 f382 	clz	r3, r2
10008c6e:	b143      	cbz	r3, 10008c82 <__udivmoddi4+0x2e>
10008c70:	fa02 fc03 	lsl.w	ip, r2, r3
10008c74:	f1c3 0220 	rsb	r2, r3, #32
10008c78:	409f      	lsls	r7, r3
10008c7a:	fa20 f202 	lsr.w	r2, r0, r2
10008c7e:	4317      	orrs	r7, r2
10008c80:	409c      	lsls	r4, r3
10008c82:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
10008c86:	fa1f f58c 	uxth.w	r5, ip
10008c8a:	fbb7 f1fe 	udiv	r1, r7, lr
10008c8e:	0c22      	lsrs	r2, r4, #16
10008c90:	fb0e 7711 	mls	r7, lr, r1, r7
10008c94:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
10008c98:	fb01 f005 	mul.w	r0, r1, r5
10008c9c:	4290      	cmp	r0, r2
10008c9e:	d90a      	bls.n	10008cb6 <__udivmoddi4+0x62>
10008ca0:	eb1c 0202 	adds.w	r2, ip, r2
10008ca4:	f101 37ff 	add.w	r7, r1, #4294967295
10008ca8:	f080 811c 	bcs.w	10008ee4 <__udivmoddi4+0x290>
10008cac:	4290      	cmp	r0, r2
10008cae:	f240 8119 	bls.w	10008ee4 <__udivmoddi4+0x290>
10008cb2:	3902      	subs	r1, #2
10008cb4:	4462      	add	r2, ip
10008cb6:	1a12      	subs	r2, r2, r0
10008cb8:	b2a4      	uxth	r4, r4
10008cba:	fbb2 f0fe 	udiv	r0, r2, lr
10008cbe:	fb0e 2210 	mls	r2, lr, r0, r2
10008cc2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
10008cc6:	fb00 f505 	mul.w	r5, r0, r5
10008cca:	42a5      	cmp	r5, r4
10008ccc:	d90a      	bls.n	10008ce4 <__udivmoddi4+0x90>
10008cce:	eb1c 0404 	adds.w	r4, ip, r4
10008cd2:	f100 32ff 	add.w	r2, r0, #4294967295
10008cd6:	f080 8107 	bcs.w	10008ee8 <__udivmoddi4+0x294>
10008cda:	42a5      	cmp	r5, r4
10008cdc:	f240 8104 	bls.w	10008ee8 <__udivmoddi4+0x294>
10008ce0:	4464      	add	r4, ip
10008ce2:	3802      	subs	r0, #2
10008ce4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
10008ce8:	1b64      	subs	r4, r4, r5
10008cea:	2100      	movs	r1, #0
10008cec:	b11e      	cbz	r6, 10008cf6 <__udivmoddi4+0xa2>
10008cee:	40dc      	lsrs	r4, r3
10008cf0:	2300      	movs	r3, #0
10008cf2:	e9c6 4300 	strd	r4, r3, [r6]
10008cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10008cfa:	428b      	cmp	r3, r1
10008cfc:	d908      	bls.n	10008d10 <__udivmoddi4+0xbc>
10008cfe:	2e00      	cmp	r6, #0
10008d00:	f000 80ed 	beq.w	10008ede <__udivmoddi4+0x28a>
10008d04:	2100      	movs	r1, #0
10008d06:	e9c6 0500 	strd	r0, r5, [r6]
10008d0a:	4608      	mov	r0, r1
10008d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10008d10:	fab3 f183 	clz	r1, r3
10008d14:	2900      	cmp	r1, #0
10008d16:	d149      	bne.n	10008dac <__udivmoddi4+0x158>
10008d18:	42ab      	cmp	r3, r5
10008d1a:	d302      	bcc.n	10008d22 <__udivmoddi4+0xce>
10008d1c:	4282      	cmp	r2, r0
10008d1e:	f200 80f8 	bhi.w	10008f12 <__udivmoddi4+0x2be>
10008d22:	1a84      	subs	r4, r0, r2
10008d24:	eb65 0203 	sbc.w	r2, r5, r3
10008d28:	2001      	movs	r0, #1
10008d2a:	4617      	mov	r7, r2
10008d2c:	2e00      	cmp	r6, #0
10008d2e:	d0e2      	beq.n	10008cf6 <__udivmoddi4+0xa2>
10008d30:	e9c6 4700 	strd	r4, r7, [r6]
10008d34:	e7df      	b.n	10008cf6 <__udivmoddi4+0xa2>
10008d36:	b902      	cbnz	r2, 10008d3a <__udivmoddi4+0xe6>
10008d38:	deff      	udf	#255	@ 0xff
10008d3a:	fab2 f382 	clz	r3, r2
10008d3e:	2b00      	cmp	r3, #0
10008d40:	f040 8090 	bne.w	10008e64 <__udivmoddi4+0x210>
10008d44:	1a8a      	subs	r2, r1, r2
10008d46:	ea4f 471c 	mov.w	r7, ip, lsr #16
10008d4a:	fa1f fe8c 	uxth.w	lr, ip
10008d4e:	2101      	movs	r1, #1
10008d50:	fbb2 f5f7 	udiv	r5, r2, r7
10008d54:	fb07 2015 	mls	r0, r7, r5, r2
10008d58:	0c22      	lsrs	r2, r4, #16
10008d5a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
10008d5e:	fb0e f005 	mul.w	r0, lr, r5
10008d62:	4290      	cmp	r0, r2
10008d64:	d908      	bls.n	10008d78 <__udivmoddi4+0x124>
10008d66:	eb1c 0202 	adds.w	r2, ip, r2
10008d6a:	f105 38ff 	add.w	r8, r5, #4294967295
10008d6e:	d202      	bcs.n	10008d76 <__udivmoddi4+0x122>
10008d70:	4290      	cmp	r0, r2
10008d72:	f200 80cb 	bhi.w	10008f0c <__udivmoddi4+0x2b8>
10008d76:	4645      	mov	r5, r8
10008d78:	1a12      	subs	r2, r2, r0
10008d7a:	b2a4      	uxth	r4, r4
10008d7c:	fbb2 f0f7 	udiv	r0, r2, r7
10008d80:	fb07 2210 	mls	r2, r7, r0, r2
10008d84:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
10008d88:	fb0e fe00 	mul.w	lr, lr, r0
10008d8c:	45a6      	cmp	lr, r4
10008d8e:	d908      	bls.n	10008da2 <__udivmoddi4+0x14e>
10008d90:	eb1c 0404 	adds.w	r4, ip, r4
10008d94:	f100 32ff 	add.w	r2, r0, #4294967295
10008d98:	d202      	bcs.n	10008da0 <__udivmoddi4+0x14c>
10008d9a:	45a6      	cmp	lr, r4
10008d9c:	f200 80bb 	bhi.w	10008f16 <__udivmoddi4+0x2c2>
10008da0:	4610      	mov	r0, r2
10008da2:	eba4 040e 	sub.w	r4, r4, lr
10008da6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
10008daa:	e79f      	b.n	10008cec <__udivmoddi4+0x98>
10008dac:	f1c1 0720 	rsb	r7, r1, #32
10008db0:	408b      	lsls	r3, r1
10008db2:	fa22 fc07 	lsr.w	ip, r2, r7
10008db6:	ea4c 0c03 	orr.w	ip, ip, r3
10008dba:	fa05 f401 	lsl.w	r4, r5, r1
10008dbe:	fa20 f307 	lsr.w	r3, r0, r7
10008dc2:	40fd      	lsrs	r5, r7
10008dc4:	ea4f 491c 	mov.w	r9, ip, lsr #16
10008dc8:	4323      	orrs	r3, r4
10008dca:	fbb5 f8f9 	udiv	r8, r5, r9
10008dce:	fa1f fe8c 	uxth.w	lr, ip
10008dd2:	fb09 5518 	mls	r5, r9, r8, r5
10008dd6:	0c1c      	lsrs	r4, r3, #16
10008dd8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
10008ddc:	fb08 f50e 	mul.w	r5, r8, lr
10008de0:	42a5      	cmp	r5, r4
10008de2:	fa02 f201 	lsl.w	r2, r2, r1
10008de6:	fa00 f001 	lsl.w	r0, r0, r1
10008dea:	d90b      	bls.n	10008e04 <__udivmoddi4+0x1b0>
10008dec:	eb1c 0404 	adds.w	r4, ip, r4
10008df0:	f108 3aff 	add.w	sl, r8, #4294967295
10008df4:	f080 8088 	bcs.w	10008f08 <__udivmoddi4+0x2b4>
10008df8:	42a5      	cmp	r5, r4
10008dfa:	f240 8085 	bls.w	10008f08 <__udivmoddi4+0x2b4>
10008dfe:	f1a8 0802 	sub.w	r8, r8, #2
10008e02:	4464      	add	r4, ip
10008e04:	1b64      	subs	r4, r4, r5
10008e06:	b29d      	uxth	r5, r3
10008e08:	fbb4 f3f9 	udiv	r3, r4, r9
10008e0c:	fb09 4413 	mls	r4, r9, r3, r4
10008e10:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
10008e14:	fb03 fe0e 	mul.w	lr, r3, lr
10008e18:	45a6      	cmp	lr, r4
10008e1a:	d908      	bls.n	10008e2e <__udivmoddi4+0x1da>
10008e1c:	eb1c 0404 	adds.w	r4, ip, r4
10008e20:	f103 35ff 	add.w	r5, r3, #4294967295
10008e24:	d26c      	bcs.n	10008f00 <__udivmoddi4+0x2ac>
10008e26:	45a6      	cmp	lr, r4
10008e28:	d96a      	bls.n	10008f00 <__udivmoddi4+0x2ac>
10008e2a:	3b02      	subs	r3, #2
10008e2c:	4464      	add	r4, ip
10008e2e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
10008e32:	fba3 9502 	umull	r9, r5, r3, r2
10008e36:	eba4 040e 	sub.w	r4, r4, lr
10008e3a:	42ac      	cmp	r4, r5
10008e3c:	46c8      	mov	r8, r9
10008e3e:	46ae      	mov	lr, r5
10008e40:	d356      	bcc.n	10008ef0 <__udivmoddi4+0x29c>
10008e42:	d053      	beq.n	10008eec <__udivmoddi4+0x298>
10008e44:	b156      	cbz	r6, 10008e5c <__udivmoddi4+0x208>
10008e46:	ebb0 0208 	subs.w	r2, r0, r8
10008e4a:	eb64 040e 	sbc.w	r4, r4, lr
10008e4e:	fa04 f707 	lsl.w	r7, r4, r7
10008e52:	40ca      	lsrs	r2, r1
10008e54:	40cc      	lsrs	r4, r1
10008e56:	4317      	orrs	r7, r2
10008e58:	e9c6 7400 	strd	r7, r4, [r6]
10008e5c:	4618      	mov	r0, r3
10008e5e:	2100      	movs	r1, #0
10008e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
10008e64:	f1c3 0120 	rsb	r1, r3, #32
10008e68:	fa02 fc03 	lsl.w	ip, r2, r3
10008e6c:	fa20 f201 	lsr.w	r2, r0, r1
10008e70:	fa25 f101 	lsr.w	r1, r5, r1
10008e74:	409d      	lsls	r5, r3
10008e76:	432a      	orrs	r2, r5
10008e78:	ea4f 471c 	mov.w	r7, ip, lsr #16
10008e7c:	fa1f fe8c 	uxth.w	lr, ip
10008e80:	fbb1 f0f7 	udiv	r0, r1, r7
10008e84:	fb07 1510 	mls	r5, r7, r0, r1
10008e88:	0c11      	lsrs	r1, r2, #16
10008e8a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
10008e8e:	fb00 f50e 	mul.w	r5, r0, lr
10008e92:	428d      	cmp	r5, r1
10008e94:	fa04 f403 	lsl.w	r4, r4, r3
10008e98:	d908      	bls.n	10008eac <__udivmoddi4+0x258>
10008e9a:	eb1c 0101 	adds.w	r1, ip, r1
10008e9e:	f100 38ff 	add.w	r8, r0, #4294967295
10008ea2:	d22f      	bcs.n	10008f04 <__udivmoddi4+0x2b0>
10008ea4:	428d      	cmp	r5, r1
10008ea6:	d92d      	bls.n	10008f04 <__udivmoddi4+0x2b0>
10008ea8:	3802      	subs	r0, #2
10008eaa:	4461      	add	r1, ip
10008eac:	1b49      	subs	r1, r1, r5
10008eae:	b292      	uxth	r2, r2
10008eb0:	fbb1 f5f7 	udiv	r5, r1, r7
10008eb4:	fb07 1115 	mls	r1, r7, r5, r1
10008eb8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
10008ebc:	fb05 f10e 	mul.w	r1, r5, lr
10008ec0:	4291      	cmp	r1, r2
10008ec2:	d908      	bls.n	10008ed6 <__udivmoddi4+0x282>
10008ec4:	eb1c 0202 	adds.w	r2, ip, r2
10008ec8:	f105 38ff 	add.w	r8, r5, #4294967295
10008ecc:	d216      	bcs.n	10008efc <__udivmoddi4+0x2a8>
10008ece:	4291      	cmp	r1, r2
10008ed0:	d914      	bls.n	10008efc <__udivmoddi4+0x2a8>
10008ed2:	3d02      	subs	r5, #2
10008ed4:	4462      	add	r2, ip
10008ed6:	1a52      	subs	r2, r2, r1
10008ed8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
10008edc:	e738      	b.n	10008d50 <__udivmoddi4+0xfc>
10008ede:	4631      	mov	r1, r6
10008ee0:	4630      	mov	r0, r6
10008ee2:	e708      	b.n	10008cf6 <__udivmoddi4+0xa2>
10008ee4:	4639      	mov	r1, r7
10008ee6:	e6e6      	b.n	10008cb6 <__udivmoddi4+0x62>
10008ee8:	4610      	mov	r0, r2
10008eea:	e6fb      	b.n	10008ce4 <__udivmoddi4+0x90>
10008eec:	4548      	cmp	r0, r9
10008eee:	d2a9      	bcs.n	10008e44 <__udivmoddi4+0x1f0>
10008ef0:	ebb9 0802 	subs.w	r8, r9, r2
10008ef4:	eb65 0e0c 	sbc.w	lr, r5, ip
10008ef8:	3b01      	subs	r3, #1
10008efa:	e7a3      	b.n	10008e44 <__udivmoddi4+0x1f0>
10008efc:	4645      	mov	r5, r8
10008efe:	e7ea      	b.n	10008ed6 <__udivmoddi4+0x282>
10008f00:	462b      	mov	r3, r5
10008f02:	e794      	b.n	10008e2e <__udivmoddi4+0x1da>
10008f04:	4640      	mov	r0, r8
10008f06:	e7d1      	b.n	10008eac <__udivmoddi4+0x258>
10008f08:	46d0      	mov	r8, sl
10008f0a:	e77b      	b.n	10008e04 <__udivmoddi4+0x1b0>
10008f0c:	3d02      	subs	r5, #2
10008f0e:	4462      	add	r2, ip
10008f10:	e732      	b.n	10008d78 <__udivmoddi4+0x124>
10008f12:	4608      	mov	r0, r1
10008f14:	e70a      	b.n	10008d2c <__udivmoddi4+0xd8>
10008f16:	4464      	add	r4, ip
10008f18:	3802      	subs	r0, #2
10008f1a:	e742      	b.n	10008da2 <__udivmoddi4+0x14e>

10008f1c <__aeabi_idiv0>:
10008f1c:	4770      	bx	lr
10008f1e:	bf00      	nop

10008f20 <malloc>:
10008f20:	4b02      	ldr	r3, [pc, #8]	@ (10008f2c <malloc+0xc>)
10008f22:	4601      	mov	r1, r0
10008f24:	6818      	ldr	r0, [r3, #0]
10008f26:	f000 b82b 	b.w	10008f80 <_malloc_r>
10008f2a:	bf00      	nop
10008f2c:	08002398 	.word	0x08002398

10008f30 <free>:
10008f30:	4b02      	ldr	r3, [pc, #8]	@ (10008f3c <free+0xc>)
10008f32:	4601      	mov	r1, r0
10008f34:	6818      	ldr	r0, [r3, #0]
10008f36:	f001 be8d 	b.w	1000ac54 <_free_r>
10008f3a:	bf00      	nop
10008f3c:	08002398 	.word	0x08002398

10008f40 <sbrk_aligned>:
10008f40:	b570      	push	{r4, r5, r6, lr}
10008f42:	4e0e      	ldr	r6, [pc, #56]	@ (10008f7c <sbrk_aligned+0x3c>)
10008f44:	460c      	mov	r4, r1
10008f46:	6831      	ldr	r1, [r6, #0]
10008f48:	4605      	mov	r5, r0
10008f4a:	b911      	cbnz	r1, 10008f52 <sbrk_aligned+0x12>
10008f4c:	f000 ff40 	bl	10009dd0 <_sbrk_r>
10008f50:	6030      	str	r0, [r6, #0]
10008f52:	4621      	mov	r1, r4
10008f54:	4628      	mov	r0, r5
10008f56:	f000 ff3b 	bl	10009dd0 <_sbrk_r>
10008f5a:	1c43      	adds	r3, r0, #1
10008f5c:	d00a      	beq.n	10008f74 <sbrk_aligned+0x34>
10008f5e:	1cc4      	adds	r4, r0, #3
10008f60:	f024 0403 	bic.w	r4, r4, #3
10008f64:	42a0      	cmp	r0, r4
10008f66:	d007      	beq.n	10008f78 <sbrk_aligned+0x38>
10008f68:	1a21      	subs	r1, r4, r0
10008f6a:	4628      	mov	r0, r5
10008f6c:	f000 ff30 	bl	10009dd0 <_sbrk_r>
10008f70:	3001      	adds	r0, #1
10008f72:	d101      	bne.n	10008f78 <sbrk_aligned+0x38>
10008f74:	f04f 34ff 	mov.w	r4, #4294967295
10008f78:	4620      	mov	r0, r4
10008f7a:	bd70      	pop	{r4, r5, r6, pc}
10008f7c:	08002e48 	.word	0x08002e48

10008f80 <_malloc_r>:
10008f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
10008f84:	1ccd      	adds	r5, r1, #3
10008f86:	f025 0503 	bic.w	r5, r5, #3
10008f8a:	3508      	adds	r5, #8
10008f8c:	2d0c      	cmp	r5, #12
10008f8e:	bf38      	it	cc
10008f90:	250c      	movcc	r5, #12
10008f92:	2d00      	cmp	r5, #0
10008f94:	4607      	mov	r7, r0
10008f96:	db01      	blt.n	10008f9c <_malloc_r+0x1c>
10008f98:	42a9      	cmp	r1, r5
10008f9a:	d905      	bls.n	10008fa8 <_malloc_r+0x28>
10008f9c:	230c      	movs	r3, #12
10008f9e:	603b      	str	r3, [r7, #0]
10008fa0:	2600      	movs	r6, #0
10008fa2:	4630      	mov	r0, r6
10008fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
10008fa8:	4e2f      	ldr	r6, [pc, #188]	@ (10009068 <_malloc_r+0xe8>)
10008faa:	f000 f85f 	bl	1000906c <__malloc_lock>
10008fae:	6833      	ldr	r3, [r6, #0]
10008fb0:	461c      	mov	r4, r3
10008fb2:	bb44      	cbnz	r4, 10009006 <_malloc_r+0x86>
10008fb4:	4629      	mov	r1, r5
10008fb6:	4638      	mov	r0, r7
10008fb8:	f7ff ffc2 	bl	10008f40 <sbrk_aligned>
10008fbc:	1c43      	adds	r3, r0, #1
10008fbe:	4604      	mov	r4, r0
10008fc0:	d14f      	bne.n	10009062 <_malloc_r+0xe2>
10008fc2:	6834      	ldr	r4, [r6, #0]
10008fc4:	4626      	mov	r6, r4
10008fc6:	2e00      	cmp	r6, #0
10008fc8:	d142      	bne.n	10009050 <_malloc_r+0xd0>
10008fca:	2c00      	cmp	r4, #0
10008fcc:	d043      	beq.n	10009056 <_malloc_r+0xd6>
10008fce:	6823      	ldr	r3, [r4, #0]
10008fd0:	4631      	mov	r1, r6
10008fd2:	4638      	mov	r0, r7
10008fd4:	eb04 0803 	add.w	r8, r4, r3
10008fd8:	f000 fefa 	bl	10009dd0 <_sbrk_r>
10008fdc:	4580      	cmp	r8, r0
10008fde:	d13a      	bne.n	10009056 <_malloc_r+0xd6>
10008fe0:	6823      	ldr	r3, [r4, #0]
10008fe2:	3503      	adds	r5, #3
10008fe4:	1aed      	subs	r5, r5, r3
10008fe6:	f025 0503 	bic.w	r5, r5, #3
10008fea:	3508      	adds	r5, #8
10008fec:	2d0c      	cmp	r5, #12
10008fee:	bf38      	it	cc
10008ff0:	250c      	movcc	r5, #12
10008ff2:	4629      	mov	r1, r5
10008ff4:	4638      	mov	r0, r7
10008ff6:	f7ff ffa3 	bl	10008f40 <sbrk_aligned>
10008ffa:	3001      	adds	r0, #1
10008ffc:	d02b      	beq.n	10009056 <_malloc_r+0xd6>
10008ffe:	6823      	ldr	r3, [r4, #0]
10009000:	442b      	add	r3, r5
10009002:	6023      	str	r3, [r4, #0]
10009004:	e00e      	b.n	10009024 <_malloc_r+0xa4>
10009006:	6822      	ldr	r2, [r4, #0]
10009008:	1b52      	subs	r2, r2, r5
1000900a:	d41e      	bmi.n	1000904a <_malloc_r+0xca>
1000900c:	2a0b      	cmp	r2, #11
1000900e:	d916      	bls.n	1000903e <_malloc_r+0xbe>
10009010:	1961      	adds	r1, r4, r5
10009012:	42a3      	cmp	r3, r4
10009014:	6025      	str	r5, [r4, #0]
10009016:	bf18      	it	ne
10009018:	6059      	strne	r1, [r3, #4]
1000901a:	6863      	ldr	r3, [r4, #4]
1000901c:	bf08      	it	eq
1000901e:	6031      	streq	r1, [r6, #0]
10009020:	5162      	str	r2, [r4, r5]
10009022:	604b      	str	r3, [r1, #4]
10009024:	4638      	mov	r0, r7
10009026:	f104 060b 	add.w	r6, r4, #11
1000902a:	f000 f825 	bl	10009078 <__malloc_unlock>
1000902e:	f026 0607 	bic.w	r6, r6, #7
10009032:	1d23      	adds	r3, r4, #4
10009034:	1af2      	subs	r2, r6, r3
10009036:	d0b4      	beq.n	10008fa2 <_malloc_r+0x22>
10009038:	1b9b      	subs	r3, r3, r6
1000903a:	50a3      	str	r3, [r4, r2]
1000903c:	e7b1      	b.n	10008fa2 <_malloc_r+0x22>
1000903e:	6862      	ldr	r2, [r4, #4]
10009040:	42a3      	cmp	r3, r4
10009042:	bf0c      	ite	eq
10009044:	6032      	streq	r2, [r6, #0]
10009046:	605a      	strne	r2, [r3, #4]
10009048:	e7ec      	b.n	10009024 <_malloc_r+0xa4>
1000904a:	4623      	mov	r3, r4
1000904c:	6864      	ldr	r4, [r4, #4]
1000904e:	e7b0      	b.n	10008fb2 <_malloc_r+0x32>
10009050:	4634      	mov	r4, r6
10009052:	6876      	ldr	r6, [r6, #4]
10009054:	e7b7      	b.n	10008fc6 <_malloc_r+0x46>
10009056:	230c      	movs	r3, #12
10009058:	603b      	str	r3, [r7, #0]
1000905a:	4638      	mov	r0, r7
1000905c:	f000 f80c 	bl	10009078 <__malloc_unlock>
10009060:	e79f      	b.n	10008fa2 <_malloc_r+0x22>
10009062:	6025      	str	r5, [r4, #0]
10009064:	e7de      	b.n	10009024 <_malloc_r+0xa4>
10009066:	bf00      	nop
10009068:	08002e44 	.word	0x08002e44

1000906c <__malloc_lock>:
1000906c:	4801      	ldr	r0, [pc, #4]	@ (10009074 <__malloc_lock+0x8>)
1000906e:	f000 bf09 	b.w	10009e84 <__retarget_lock_acquire_recursive>
10009072:	bf00      	nop
10009074:	08002f8c 	.word	0x08002f8c

10009078 <__malloc_unlock>:
10009078:	4801      	ldr	r0, [pc, #4]	@ (10009080 <__malloc_unlock+0x8>)
1000907a:	f000 bf04 	b.w	10009e86 <__retarget_lock_release_recursive>
1000907e:	bf00      	nop
10009080:	08002f8c 	.word	0x08002f8c

10009084 <__cvt>:
10009084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10009088:	b088      	sub	sp, #32
1000908a:	2b00      	cmp	r3, #0
1000908c:	461d      	mov	r5, r3
1000908e:	4614      	mov	r4, r2
10009090:	bfbc      	itt	lt
10009092:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
10009096:	4614      	movlt	r4, r2
10009098:	9a12      	ldr	r2, [sp, #72]	@ 0x48
1000909a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
1000909c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
100090a0:	bfb6      	itet	lt
100090a2:	461d      	movlt	r5, r3
100090a4:	2300      	movge	r3, #0
100090a6:	232d      	movlt	r3, #45	@ 0x2d
100090a8:	7013      	strb	r3, [r2, #0]
100090aa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
100090ac:	f023 0820 	bic.w	r8, r3, #32
100090b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
100090b4:	d005      	beq.n	100090c2 <__cvt+0x3e>
100090b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
100090ba:	d100      	bne.n	100090be <__cvt+0x3a>
100090bc:	3601      	adds	r6, #1
100090be:	2302      	movs	r3, #2
100090c0:	e000      	b.n	100090c4 <__cvt+0x40>
100090c2:	2303      	movs	r3, #3
100090c4:	aa07      	add	r2, sp, #28
100090c6:	9204      	str	r2, [sp, #16]
100090c8:	aa06      	add	r2, sp, #24
100090ca:	e9cd a202 	strd	sl, r2, [sp, #8]
100090ce:	e9cd 3600 	strd	r3, r6, [sp]
100090d2:	4622      	mov	r2, r4
100090d4:	462b      	mov	r3, r5
100090d6:	f000 ffcb 	bl	1000a070 <_dtoa_r>
100090da:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
100090de:	4607      	mov	r7, r0
100090e0:	d102      	bne.n	100090e8 <__cvt+0x64>
100090e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
100090e4:	07db      	lsls	r3, r3, #31
100090e6:	d522      	bpl.n	1000912e <__cvt+0xaa>
100090e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
100090ec:	eb07 0906 	add.w	r9, r7, r6
100090f0:	d110      	bne.n	10009114 <__cvt+0x90>
100090f2:	783b      	ldrb	r3, [r7, #0]
100090f4:	2b30      	cmp	r3, #48	@ 0x30
100090f6:	d10a      	bne.n	1000910e <__cvt+0x8a>
100090f8:	2200      	movs	r2, #0
100090fa:	2300      	movs	r3, #0
100090fc:	4620      	mov	r0, r4
100090fe:	4629      	mov	r1, r5
10009100:	f7ff fcd0 	bl	10008aa4 <__aeabi_dcmpeq>
10009104:	b918      	cbnz	r0, 1000910e <__cvt+0x8a>
10009106:	f1c6 0601 	rsb	r6, r6, #1
1000910a:	f8ca 6000 	str.w	r6, [sl]
1000910e:	f8da 3000 	ldr.w	r3, [sl]
10009112:	4499      	add	r9, r3
10009114:	2200      	movs	r2, #0
10009116:	2300      	movs	r3, #0
10009118:	4620      	mov	r0, r4
1000911a:	4629      	mov	r1, r5
1000911c:	f7ff fcc2 	bl	10008aa4 <__aeabi_dcmpeq>
10009120:	b108      	cbz	r0, 10009126 <__cvt+0xa2>
10009122:	f8cd 901c 	str.w	r9, [sp, #28]
10009126:	2230      	movs	r2, #48	@ 0x30
10009128:	9b07      	ldr	r3, [sp, #28]
1000912a:	454b      	cmp	r3, r9
1000912c:	d307      	bcc.n	1000913e <__cvt+0xba>
1000912e:	9b07      	ldr	r3, [sp, #28]
10009130:	9a15      	ldr	r2, [sp, #84]	@ 0x54
10009132:	1bdb      	subs	r3, r3, r7
10009134:	4638      	mov	r0, r7
10009136:	6013      	str	r3, [r2, #0]
10009138:	b008      	add	sp, #32
1000913a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000913e:	1c59      	adds	r1, r3, #1
10009140:	9107      	str	r1, [sp, #28]
10009142:	701a      	strb	r2, [r3, #0]
10009144:	e7f0      	b.n	10009128 <__cvt+0xa4>

10009146 <__exponent>:
10009146:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
10009148:	4603      	mov	r3, r0
1000914a:	2900      	cmp	r1, #0
1000914c:	bfb8      	it	lt
1000914e:	4249      	neglt	r1, r1
10009150:	f803 2b02 	strb.w	r2, [r3], #2
10009154:	bfb4      	ite	lt
10009156:	222d      	movlt	r2, #45	@ 0x2d
10009158:	222b      	movge	r2, #43	@ 0x2b
1000915a:	2909      	cmp	r1, #9
1000915c:	7042      	strb	r2, [r0, #1]
1000915e:	dd2a      	ble.n	100091b6 <__exponent+0x70>
10009160:	f10d 0207 	add.w	r2, sp, #7
10009164:	4617      	mov	r7, r2
10009166:	260a      	movs	r6, #10
10009168:	4694      	mov	ip, r2
1000916a:	fb91 f5f6 	sdiv	r5, r1, r6
1000916e:	fb06 1415 	mls	r4, r6, r5, r1
10009172:	3430      	adds	r4, #48	@ 0x30
10009174:	f80c 4c01 	strb.w	r4, [ip, #-1]
10009178:	460c      	mov	r4, r1
1000917a:	2c63      	cmp	r4, #99	@ 0x63
1000917c:	f102 32ff 	add.w	r2, r2, #4294967295
10009180:	4629      	mov	r1, r5
10009182:	dcf1      	bgt.n	10009168 <__exponent+0x22>
10009184:	3130      	adds	r1, #48	@ 0x30
10009186:	f1ac 0402 	sub.w	r4, ip, #2
1000918a:	f802 1c01 	strb.w	r1, [r2, #-1]
1000918e:	1c41      	adds	r1, r0, #1
10009190:	4622      	mov	r2, r4
10009192:	42ba      	cmp	r2, r7
10009194:	d30a      	bcc.n	100091ac <__exponent+0x66>
10009196:	f10d 0209 	add.w	r2, sp, #9
1000919a:	eba2 020c 	sub.w	r2, r2, ip
1000919e:	42bc      	cmp	r4, r7
100091a0:	bf88      	it	hi
100091a2:	2200      	movhi	r2, #0
100091a4:	4413      	add	r3, r2
100091a6:	1a18      	subs	r0, r3, r0
100091a8:	b003      	add	sp, #12
100091aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
100091ac:	f812 5b01 	ldrb.w	r5, [r2], #1
100091b0:	f801 5f01 	strb.w	r5, [r1, #1]!
100091b4:	e7ed      	b.n	10009192 <__exponent+0x4c>
100091b6:	2330      	movs	r3, #48	@ 0x30
100091b8:	3130      	adds	r1, #48	@ 0x30
100091ba:	7083      	strb	r3, [r0, #2]
100091bc:	70c1      	strb	r1, [r0, #3]
100091be:	1d03      	adds	r3, r0, #4
100091c0:	e7f1      	b.n	100091a6 <__exponent+0x60>
	...

100091c4 <_printf_float>:
100091c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
100091c8:	ed2d 8b02 	vpush	{d8}
100091cc:	b091      	sub	sp, #68	@ 0x44
100091ce:	460c      	mov	r4, r1
100091d0:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
100091d4:	4616      	mov	r6, r2
100091d6:	461f      	mov	r7, r3
100091d8:	4605      	mov	r5, r0
100091da:	f000 fdc1 	bl	10009d60 <_localeconv_r>
100091de:	f8d0 a000 	ldr.w	sl, [r0]
100091e2:	4650      	mov	r0, sl
100091e4:	f000 feb2 	bl	10009f4c <strlen>
100091e8:	2300      	movs	r3, #0
100091ea:	930e      	str	r3, [sp, #56]	@ 0x38
100091ec:	6823      	ldr	r3, [r4, #0]
100091ee:	9309      	str	r3, [sp, #36]	@ 0x24
100091f0:	f8d8 3000 	ldr.w	r3, [r8]
100091f4:	f894 b018 	ldrb.w	fp, [r4, #24]
100091f8:	3307      	adds	r3, #7
100091fa:	f023 0307 	bic.w	r3, r3, #7
100091fe:	f103 0208 	add.w	r2, r3, #8
10009202:	f8c8 2000 	str.w	r2, [r8]
10009206:	e9d3 8900 	ldrd	r8, r9, [r3]
1000920a:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
1000920e:	930b      	str	r3, [sp, #44]	@ 0x2c
10009210:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
10009214:	ee08 0a10 	vmov	s16, r0
10009218:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
1000921c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
10009220:	4b9f      	ldr	r3, [pc, #636]	@ (100094a0 <_printf_float+0x2dc>)
10009222:	f04f 32ff 	mov.w	r2, #4294967295
10009226:	f7ff fc6f 	bl	10008b08 <__aeabi_dcmpun>
1000922a:	bb88      	cbnz	r0, 10009290 <_printf_float+0xcc>
1000922c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
10009230:	4b9b      	ldr	r3, [pc, #620]	@ (100094a0 <_printf_float+0x2dc>)
10009232:	f04f 32ff 	mov.w	r2, #4294967295
10009236:	f7ff fc49 	bl	10008acc <__aeabi_dcmple>
1000923a:	bb48      	cbnz	r0, 10009290 <_printf_float+0xcc>
1000923c:	2200      	movs	r2, #0
1000923e:	2300      	movs	r3, #0
10009240:	4640      	mov	r0, r8
10009242:	4649      	mov	r1, r9
10009244:	f7ff fc38 	bl	10008ab8 <__aeabi_dcmplt>
10009248:	b110      	cbz	r0, 10009250 <_printf_float+0x8c>
1000924a:	232d      	movs	r3, #45	@ 0x2d
1000924c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
10009250:	4a94      	ldr	r2, [pc, #592]	@ (100094a4 <_printf_float+0x2e0>)
10009252:	4b95      	ldr	r3, [pc, #596]	@ (100094a8 <_printf_float+0x2e4>)
10009254:	f1bb 0f47 	cmp.w	fp, #71	@ 0x47
10009258:	bf94      	ite	ls
1000925a:	4690      	movls	r8, r2
1000925c:	4698      	movhi	r8, r3
1000925e:	2303      	movs	r3, #3
10009260:	6123      	str	r3, [r4, #16]
10009262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
10009264:	f023 0304 	bic.w	r3, r3, #4
10009268:	6023      	str	r3, [r4, #0]
1000926a:	f04f 0900 	mov.w	r9, #0
1000926e:	9700      	str	r7, [sp, #0]
10009270:	4633      	mov	r3, r6
10009272:	aa0f      	add	r2, sp, #60	@ 0x3c
10009274:	4621      	mov	r1, r4
10009276:	4628      	mov	r0, r5
10009278:	f000 f9dc 	bl	10009634 <_printf_common>
1000927c:	3001      	adds	r0, #1
1000927e:	f040 8092 	bne.w	100093a6 <_printf_float+0x1e2>
10009282:	f04f 30ff 	mov.w	r0, #4294967295
10009286:	b011      	add	sp, #68	@ 0x44
10009288:	ecbd 8b02 	vpop	{d8}
1000928c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
10009290:	4642      	mov	r2, r8
10009292:	464b      	mov	r3, r9
10009294:	4640      	mov	r0, r8
10009296:	4649      	mov	r1, r9
10009298:	f7ff fc36 	bl	10008b08 <__aeabi_dcmpun>
1000929c:	b140      	cbz	r0, 100092b0 <_printf_float+0xec>
1000929e:	464b      	mov	r3, r9
100092a0:	2b00      	cmp	r3, #0
100092a2:	bfbc      	itt	lt
100092a4:	232d      	movlt	r3, #45	@ 0x2d
100092a6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
100092aa:	4a80      	ldr	r2, [pc, #512]	@ (100094ac <_printf_float+0x2e8>)
100092ac:	4b80      	ldr	r3, [pc, #512]	@ (100094b0 <_printf_float+0x2ec>)
100092ae:	e7d1      	b.n	10009254 <_printf_float+0x90>
100092b0:	6863      	ldr	r3, [r4, #4]
100092b2:	1c5a      	adds	r2, r3, #1
100092b4:	f00b 01df 	and.w	r1, fp, #223	@ 0xdf
100092b8:	d143      	bne.n	10009342 <_printf_float+0x17e>
100092ba:	2306      	movs	r3, #6
100092bc:	6063      	str	r3, [r4, #4]
100092be:	2200      	movs	r2, #0
100092c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
100092c2:	9206      	str	r2, [sp, #24]
100092c4:	aa0e      	add	r2, sp, #56	@ 0x38
100092c6:	e9cd b204 	strd	fp, r2, [sp, #16]
100092ca:	aa0d      	add	r2, sp, #52	@ 0x34
100092cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
100092d0:	9203      	str	r2, [sp, #12]
100092d2:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
100092d6:	e9cd 3201 	strd	r3, r2, [sp, #4]
100092da:	6023      	str	r3, [r4, #0]
100092dc:	6863      	ldr	r3, [r4, #4]
100092de:	9300      	str	r3, [sp, #0]
100092e0:	4642      	mov	r2, r8
100092e2:	464b      	mov	r3, r9
100092e4:	4628      	mov	r0, r5
100092e6:	910a      	str	r1, [sp, #40]	@ 0x28
100092e8:	f7ff fecc 	bl	10009084 <__cvt>
100092ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
100092ee:	2947      	cmp	r1, #71	@ 0x47
100092f0:	4680      	mov	r8, r0
100092f2:	990d      	ldr	r1, [sp, #52]	@ 0x34
100092f4:	d108      	bne.n	10009308 <_printf_float+0x144>
100092f6:	1cc8      	adds	r0, r1, #3
100092f8:	db02      	blt.n	10009300 <_printf_float+0x13c>
100092fa:	6863      	ldr	r3, [r4, #4]
100092fc:	4299      	cmp	r1, r3
100092fe:	dd40      	ble.n	10009382 <_printf_float+0x1be>
10009300:	f1ab 0302 	sub.w	r3, fp, #2
10009304:	fa5f fb83 	uxtb.w	fp, r3
10009308:	f1bb 0f65 	cmp.w	fp, #101	@ 0x65
1000930c:	d81f      	bhi.n	1000934e <_printf_float+0x18a>
1000930e:	3901      	subs	r1, #1
10009310:	465a      	mov	r2, fp
10009312:	f104 0050 	add.w	r0, r4, #80	@ 0x50
10009316:	910d      	str	r1, [sp, #52]	@ 0x34
10009318:	f7ff ff15 	bl	10009146 <__exponent>
1000931c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
1000931e:	1813      	adds	r3, r2, r0
10009320:	2a01      	cmp	r2, #1
10009322:	4681      	mov	r9, r0
10009324:	6123      	str	r3, [r4, #16]
10009326:	dc02      	bgt.n	1000932e <_printf_float+0x16a>
10009328:	6822      	ldr	r2, [r4, #0]
1000932a:	07d2      	lsls	r2, r2, #31
1000932c:	d501      	bpl.n	10009332 <_printf_float+0x16e>
1000932e:	3301      	adds	r3, #1
10009330:	6123      	str	r3, [r4, #16]
10009332:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
10009336:	2b00      	cmp	r3, #0
10009338:	d099      	beq.n	1000926e <_printf_float+0xaa>
1000933a:	232d      	movs	r3, #45	@ 0x2d
1000933c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
10009340:	e795      	b.n	1000926e <_printf_float+0xaa>
10009342:	2947      	cmp	r1, #71	@ 0x47
10009344:	d1bb      	bne.n	100092be <_printf_float+0xfa>
10009346:	2b00      	cmp	r3, #0
10009348:	d1b9      	bne.n	100092be <_printf_float+0xfa>
1000934a:	2301      	movs	r3, #1
1000934c:	e7b6      	b.n	100092bc <_printf_float+0xf8>
1000934e:	f1bb 0f66 	cmp.w	fp, #102	@ 0x66
10009352:	d118      	bne.n	10009386 <_printf_float+0x1c2>
10009354:	2900      	cmp	r1, #0
10009356:	6863      	ldr	r3, [r4, #4]
10009358:	dd0b      	ble.n	10009372 <_printf_float+0x1ae>
1000935a:	6121      	str	r1, [r4, #16]
1000935c:	b913      	cbnz	r3, 10009364 <_printf_float+0x1a0>
1000935e:	6822      	ldr	r2, [r4, #0]
10009360:	07d0      	lsls	r0, r2, #31
10009362:	d502      	bpl.n	1000936a <_printf_float+0x1a6>
10009364:	3301      	adds	r3, #1
10009366:	440b      	add	r3, r1
10009368:	6123      	str	r3, [r4, #16]
1000936a:	65a1      	str	r1, [r4, #88]	@ 0x58
1000936c:	f04f 0900 	mov.w	r9, #0
10009370:	e7df      	b.n	10009332 <_printf_float+0x16e>
10009372:	b913      	cbnz	r3, 1000937a <_printf_float+0x1b6>
10009374:	6822      	ldr	r2, [r4, #0]
10009376:	07d2      	lsls	r2, r2, #31
10009378:	d501      	bpl.n	1000937e <_printf_float+0x1ba>
1000937a:	3302      	adds	r3, #2
1000937c:	e7f4      	b.n	10009368 <_printf_float+0x1a4>
1000937e:	2301      	movs	r3, #1
10009380:	e7f2      	b.n	10009368 <_printf_float+0x1a4>
10009382:	f04f 0b67 	mov.w	fp, #103	@ 0x67
10009386:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
10009388:	4299      	cmp	r1, r3
1000938a:	db05      	blt.n	10009398 <_printf_float+0x1d4>
1000938c:	6823      	ldr	r3, [r4, #0]
1000938e:	6121      	str	r1, [r4, #16]
10009390:	07d8      	lsls	r0, r3, #31
10009392:	d5ea      	bpl.n	1000936a <_printf_float+0x1a6>
10009394:	1c4b      	adds	r3, r1, #1
10009396:	e7e7      	b.n	10009368 <_printf_float+0x1a4>
10009398:	2900      	cmp	r1, #0
1000939a:	bfd4      	ite	le
1000939c:	f1c1 0202 	rsble	r2, r1, #2
100093a0:	2201      	movgt	r2, #1
100093a2:	4413      	add	r3, r2
100093a4:	e7e0      	b.n	10009368 <_printf_float+0x1a4>
100093a6:	6823      	ldr	r3, [r4, #0]
100093a8:	055a      	lsls	r2, r3, #21
100093aa:	d407      	bmi.n	100093bc <_printf_float+0x1f8>
100093ac:	6923      	ldr	r3, [r4, #16]
100093ae:	4642      	mov	r2, r8
100093b0:	4631      	mov	r1, r6
100093b2:	4628      	mov	r0, r5
100093b4:	47b8      	blx	r7
100093b6:	3001      	adds	r0, #1
100093b8:	d12c      	bne.n	10009414 <_printf_float+0x250>
100093ba:	e762      	b.n	10009282 <_printf_float+0xbe>
100093bc:	f1bb 0f65 	cmp.w	fp, #101	@ 0x65
100093c0:	f240 80e0 	bls.w	10009584 <_printf_float+0x3c0>
100093c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
100093c8:	2200      	movs	r2, #0
100093ca:	2300      	movs	r3, #0
100093cc:	f7ff fb6a 	bl	10008aa4 <__aeabi_dcmpeq>
100093d0:	2800      	cmp	r0, #0
100093d2:	d034      	beq.n	1000943e <_printf_float+0x27a>
100093d4:	4a37      	ldr	r2, [pc, #220]	@ (100094b4 <_printf_float+0x2f0>)
100093d6:	2301      	movs	r3, #1
100093d8:	4631      	mov	r1, r6
100093da:	4628      	mov	r0, r5
100093dc:	47b8      	blx	r7
100093de:	3001      	adds	r0, #1
100093e0:	f43f af4f 	beq.w	10009282 <_printf_float+0xbe>
100093e4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
100093e8:	429a      	cmp	r2, r3
100093ea:	db02      	blt.n	100093f2 <_printf_float+0x22e>
100093ec:	6823      	ldr	r3, [r4, #0]
100093ee:	07d8      	lsls	r0, r3, #31
100093f0:	d510      	bpl.n	10009414 <_printf_float+0x250>
100093f2:	ee18 3a10 	vmov	r3, s16
100093f6:	4652      	mov	r2, sl
100093f8:	4631      	mov	r1, r6
100093fa:	4628      	mov	r0, r5
100093fc:	47b8      	blx	r7
100093fe:	3001      	adds	r0, #1
10009400:	f43f af3f 	beq.w	10009282 <_printf_float+0xbe>
10009404:	f04f 0800 	mov.w	r8, #0
10009408:	f104 091a 	add.w	r9, r4, #26
1000940c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
1000940e:	3b01      	subs	r3, #1
10009410:	4543      	cmp	r3, r8
10009412:	dc09      	bgt.n	10009428 <_printf_float+0x264>
10009414:	6823      	ldr	r3, [r4, #0]
10009416:	079b      	lsls	r3, r3, #30
10009418:	f100 8107 	bmi.w	1000962a <_printf_float+0x466>
1000941c:	68e0      	ldr	r0, [r4, #12]
1000941e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
10009420:	4298      	cmp	r0, r3
10009422:	bfb8      	it	lt
10009424:	4618      	movlt	r0, r3
10009426:	e72e      	b.n	10009286 <_printf_float+0xc2>
10009428:	2301      	movs	r3, #1
1000942a:	464a      	mov	r2, r9
1000942c:	4631      	mov	r1, r6
1000942e:	4628      	mov	r0, r5
10009430:	47b8      	blx	r7
10009432:	3001      	adds	r0, #1
10009434:	f43f af25 	beq.w	10009282 <_printf_float+0xbe>
10009438:	f108 0801 	add.w	r8, r8, #1
1000943c:	e7e6      	b.n	1000940c <_printf_float+0x248>
1000943e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
10009440:	2b00      	cmp	r3, #0
10009442:	dc39      	bgt.n	100094b8 <_printf_float+0x2f4>
10009444:	4a1b      	ldr	r2, [pc, #108]	@ (100094b4 <_printf_float+0x2f0>)
10009446:	2301      	movs	r3, #1
10009448:	4631      	mov	r1, r6
1000944a:	4628      	mov	r0, r5
1000944c:	47b8      	blx	r7
1000944e:	3001      	adds	r0, #1
10009450:	f43f af17 	beq.w	10009282 <_printf_float+0xbe>
10009454:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
10009458:	4313      	orrs	r3, r2
1000945a:	d102      	bne.n	10009462 <_printf_float+0x29e>
1000945c:	6823      	ldr	r3, [r4, #0]
1000945e:	07d9      	lsls	r1, r3, #31
10009460:	d5d8      	bpl.n	10009414 <_printf_float+0x250>
10009462:	ee18 3a10 	vmov	r3, s16
10009466:	4652      	mov	r2, sl
10009468:	4631      	mov	r1, r6
1000946a:	4628      	mov	r0, r5
1000946c:	47b8      	blx	r7
1000946e:	3001      	adds	r0, #1
10009470:	f43f af07 	beq.w	10009282 <_printf_float+0xbe>
10009474:	f04f 0900 	mov.w	r9, #0
10009478:	f104 0a1a 	add.w	sl, r4, #26
1000947c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
1000947e:	425b      	negs	r3, r3
10009480:	454b      	cmp	r3, r9
10009482:	dc01      	bgt.n	10009488 <_printf_float+0x2c4>
10009484:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
10009486:	e792      	b.n	100093ae <_printf_float+0x1ea>
10009488:	2301      	movs	r3, #1
1000948a:	4652      	mov	r2, sl
1000948c:	4631      	mov	r1, r6
1000948e:	4628      	mov	r0, r5
10009490:	47b8      	blx	r7
10009492:	3001      	adds	r0, #1
10009494:	f43f aef5 	beq.w	10009282 <_printf_float+0xbe>
10009498:	f109 0901 	add.w	r9, r9, #1
1000949c:	e7ee      	b.n	1000947c <_printf_float+0x2b8>
1000949e:	bf00      	nop
100094a0:	7fefffff 	.word	0x7fefffff
100094a4:	10016df0 	.word	0x10016df0
100094a8:	10016df4 	.word	0x10016df4
100094ac:	10016df8 	.word	0x10016df8
100094b0:	10016dfc 	.word	0x10016dfc
100094b4:	10016e00 	.word	0x10016e00
100094b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
100094ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
100094bc:	429a      	cmp	r2, r3
100094be:	bfa8      	it	ge
100094c0:	461a      	movge	r2, r3
100094c2:	2a00      	cmp	r2, #0
100094c4:	4691      	mov	r9, r2
100094c6:	dc37      	bgt.n	10009538 <_printf_float+0x374>
100094c8:	f04f 0b00 	mov.w	fp, #0
100094cc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
100094d0:	f104 021a 	add.w	r2, r4, #26
100094d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
100094d6:	9309      	str	r3, [sp, #36]	@ 0x24
100094d8:	eba3 0309 	sub.w	r3, r3, r9
100094dc:	455b      	cmp	r3, fp
100094de:	dc33      	bgt.n	10009548 <_printf_float+0x384>
100094e0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
100094e4:	429a      	cmp	r2, r3
100094e6:	db3b      	blt.n	10009560 <_printf_float+0x39c>
100094e8:	6823      	ldr	r3, [r4, #0]
100094ea:	07da      	lsls	r2, r3, #31
100094ec:	d438      	bmi.n	10009560 <_printf_float+0x39c>
100094ee:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
100094f2:	eba2 0903 	sub.w	r9, r2, r3
100094f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
100094f8:	1ad2      	subs	r2, r2, r3
100094fa:	4591      	cmp	r9, r2
100094fc:	bfa8      	it	ge
100094fe:	4691      	movge	r9, r2
10009500:	f1b9 0f00 	cmp.w	r9, #0
10009504:	dc35      	bgt.n	10009572 <_printf_float+0x3ae>
10009506:	f04f 0800 	mov.w	r8, #0
1000950a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
1000950e:	f104 0a1a 	add.w	sl, r4, #26
10009512:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	@ 0x34
10009516:	1a9b      	subs	r3, r3, r2
10009518:	eba3 0309 	sub.w	r3, r3, r9
1000951c:	4543      	cmp	r3, r8
1000951e:	f77f af79 	ble.w	10009414 <_printf_float+0x250>
10009522:	2301      	movs	r3, #1
10009524:	4652      	mov	r2, sl
10009526:	4631      	mov	r1, r6
10009528:	4628      	mov	r0, r5
1000952a:	47b8      	blx	r7
1000952c:	3001      	adds	r0, #1
1000952e:	f43f aea8 	beq.w	10009282 <_printf_float+0xbe>
10009532:	f108 0801 	add.w	r8, r8, #1
10009536:	e7ec      	b.n	10009512 <_printf_float+0x34e>
10009538:	4613      	mov	r3, r2
1000953a:	4631      	mov	r1, r6
1000953c:	4642      	mov	r2, r8
1000953e:	4628      	mov	r0, r5
10009540:	47b8      	blx	r7
10009542:	3001      	adds	r0, #1
10009544:	d1c0      	bne.n	100094c8 <_printf_float+0x304>
10009546:	e69c      	b.n	10009282 <_printf_float+0xbe>
10009548:	2301      	movs	r3, #1
1000954a:	4631      	mov	r1, r6
1000954c:	4628      	mov	r0, r5
1000954e:	9209      	str	r2, [sp, #36]	@ 0x24
10009550:	47b8      	blx	r7
10009552:	3001      	adds	r0, #1
10009554:	f43f ae95 	beq.w	10009282 <_printf_float+0xbe>
10009558:	9a09      	ldr	r2, [sp, #36]	@ 0x24
1000955a:	f10b 0b01 	add.w	fp, fp, #1
1000955e:	e7b9      	b.n	100094d4 <_printf_float+0x310>
10009560:	ee18 3a10 	vmov	r3, s16
10009564:	4652      	mov	r2, sl
10009566:	4631      	mov	r1, r6
10009568:	4628      	mov	r0, r5
1000956a:	47b8      	blx	r7
1000956c:	3001      	adds	r0, #1
1000956e:	d1be      	bne.n	100094ee <_printf_float+0x32a>
10009570:	e687      	b.n	10009282 <_printf_float+0xbe>
10009572:	9a09      	ldr	r2, [sp, #36]	@ 0x24
10009574:	464b      	mov	r3, r9
10009576:	4442      	add	r2, r8
10009578:	4631      	mov	r1, r6
1000957a:	4628      	mov	r0, r5
1000957c:	47b8      	blx	r7
1000957e:	3001      	adds	r0, #1
10009580:	d1c1      	bne.n	10009506 <_printf_float+0x342>
10009582:	e67e      	b.n	10009282 <_printf_float+0xbe>
10009584:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
10009586:	2a01      	cmp	r2, #1
10009588:	dc01      	bgt.n	1000958e <_printf_float+0x3ca>
1000958a:	07db      	lsls	r3, r3, #31
1000958c:	d53a      	bpl.n	10009604 <_printf_float+0x440>
1000958e:	2301      	movs	r3, #1
10009590:	4642      	mov	r2, r8
10009592:	4631      	mov	r1, r6
10009594:	4628      	mov	r0, r5
10009596:	47b8      	blx	r7
10009598:	3001      	adds	r0, #1
1000959a:	f43f ae72 	beq.w	10009282 <_printf_float+0xbe>
1000959e:	ee18 3a10 	vmov	r3, s16
100095a2:	4652      	mov	r2, sl
100095a4:	4631      	mov	r1, r6
100095a6:	4628      	mov	r0, r5
100095a8:	47b8      	blx	r7
100095aa:	3001      	adds	r0, #1
100095ac:	f43f ae69 	beq.w	10009282 <_printf_float+0xbe>
100095b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
100095b4:	2200      	movs	r2, #0
100095b6:	2300      	movs	r3, #0
100095b8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
100095bc:	f7ff fa72 	bl	10008aa4 <__aeabi_dcmpeq>
100095c0:	b9d8      	cbnz	r0, 100095fa <_printf_float+0x436>
100095c2:	f10a 33ff 	add.w	r3, sl, #4294967295
100095c6:	f108 0201 	add.w	r2, r8, #1
100095ca:	4631      	mov	r1, r6
100095cc:	4628      	mov	r0, r5
100095ce:	47b8      	blx	r7
100095d0:	3001      	adds	r0, #1
100095d2:	d10e      	bne.n	100095f2 <_printf_float+0x42e>
100095d4:	e655      	b.n	10009282 <_printf_float+0xbe>
100095d6:	2301      	movs	r3, #1
100095d8:	4652      	mov	r2, sl
100095da:	4631      	mov	r1, r6
100095dc:	4628      	mov	r0, r5
100095de:	47b8      	blx	r7
100095e0:	3001      	adds	r0, #1
100095e2:	f43f ae4e 	beq.w	10009282 <_printf_float+0xbe>
100095e6:	f108 0801 	add.w	r8, r8, #1
100095ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
100095ec:	3b01      	subs	r3, #1
100095ee:	4543      	cmp	r3, r8
100095f0:	dcf1      	bgt.n	100095d6 <_printf_float+0x412>
100095f2:	464b      	mov	r3, r9
100095f4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
100095f8:	e6da      	b.n	100093b0 <_printf_float+0x1ec>
100095fa:	f04f 0800 	mov.w	r8, #0
100095fe:	f104 0a1a 	add.w	sl, r4, #26
10009602:	e7f2      	b.n	100095ea <_printf_float+0x426>
10009604:	2301      	movs	r3, #1
10009606:	4642      	mov	r2, r8
10009608:	e7df      	b.n	100095ca <_printf_float+0x406>
1000960a:	2301      	movs	r3, #1
1000960c:	464a      	mov	r2, r9
1000960e:	4631      	mov	r1, r6
10009610:	4628      	mov	r0, r5
10009612:	47b8      	blx	r7
10009614:	3001      	adds	r0, #1
10009616:	f43f ae34 	beq.w	10009282 <_printf_float+0xbe>
1000961a:	f108 0801 	add.w	r8, r8, #1
1000961e:	68e3      	ldr	r3, [r4, #12]
10009620:	990f      	ldr	r1, [sp, #60]	@ 0x3c
10009622:	1a5b      	subs	r3, r3, r1
10009624:	4543      	cmp	r3, r8
10009626:	dcf0      	bgt.n	1000960a <_printf_float+0x446>
10009628:	e6f8      	b.n	1000941c <_printf_float+0x258>
1000962a:	f04f 0800 	mov.w	r8, #0
1000962e:	f104 0919 	add.w	r9, r4, #25
10009632:	e7f4      	b.n	1000961e <_printf_float+0x45a>

10009634 <_printf_common>:
10009634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
10009638:	4616      	mov	r6, r2
1000963a:	4699      	mov	r9, r3
1000963c:	688a      	ldr	r2, [r1, #8]
1000963e:	690b      	ldr	r3, [r1, #16]
10009640:	f8dd 8020 	ldr.w	r8, [sp, #32]
10009644:	4293      	cmp	r3, r2
10009646:	bfb8      	it	lt
10009648:	4613      	movlt	r3, r2
1000964a:	6033      	str	r3, [r6, #0]
1000964c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
10009650:	4607      	mov	r7, r0
10009652:	460c      	mov	r4, r1
10009654:	b10a      	cbz	r2, 1000965a <_printf_common+0x26>
10009656:	3301      	adds	r3, #1
10009658:	6033      	str	r3, [r6, #0]
1000965a:	6823      	ldr	r3, [r4, #0]
1000965c:	0699      	lsls	r1, r3, #26
1000965e:	bf42      	ittt	mi
10009660:	6833      	ldrmi	r3, [r6, #0]
10009662:	3302      	addmi	r3, #2
10009664:	6033      	strmi	r3, [r6, #0]
10009666:	6825      	ldr	r5, [r4, #0]
10009668:	f015 0506 	ands.w	r5, r5, #6
1000966c:	d106      	bne.n	1000967c <_printf_common+0x48>
1000966e:	f104 0a19 	add.w	sl, r4, #25
10009672:	68e3      	ldr	r3, [r4, #12]
10009674:	6832      	ldr	r2, [r6, #0]
10009676:	1a9b      	subs	r3, r3, r2
10009678:	42ab      	cmp	r3, r5
1000967a:	dc26      	bgt.n	100096ca <_printf_common+0x96>
1000967c:	f894 2043 	ldrb.w	r2, [r4, #67]	@ 0x43
10009680:	1e13      	subs	r3, r2, #0
10009682:	6822      	ldr	r2, [r4, #0]
10009684:	bf18      	it	ne
10009686:	2301      	movne	r3, #1
10009688:	0692      	lsls	r2, r2, #26
1000968a:	d42b      	bmi.n	100096e4 <_printf_common+0xb0>
1000968c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
10009690:	4649      	mov	r1, r9
10009692:	4638      	mov	r0, r7
10009694:	47c0      	blx	r8
10009696:	3001      	adds	r0, #1
10009698:	d01e      	beq.n	100096d8 <_printf_common+0xa4>
1000969a:	6823      	ldr	r3, [r4, #0]
1000969c:	6922      	ldr	r2, [r4, #16]
1000969e:	f003 0306 	and.w	r3, r3, #6
100096a2:	2b04      	cmp	r3, #4
100096a4:	bf02      	ittt	eq
100096a6:	68e5      	ldreq	r5, [r4, #12]
100096a8:	6833      	ldreq	r3, [r6, #0]
100096aa:	1aed      	subeq	r5, r5, r3
100096ac:	68a3      	ldr	r3, [r4, #8]
100096ae:	bf0c      	ite	eq
100096b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
100096b4:	2500      	movne	r5, #0
100096b6:	4293      	cmp	r3, r2
100096b8:	bfc4      	itt	gt
100096ba:	1a9b      	subgt	r3, r3, r2
100096bc:	18ed      	addgt	r5, r5, r3
100096be:	2600      	movs	r6, #0
100096c0:	341a      	adds	r4, #26
100096c2:	42b5      	cmp	r5, r6
100096c4:	d11a      	bne.n	100096fc <_printf_common+0xc8>
100096c6:	2000      	movs	r0, #0
100096c8:	e008      	b.n	100096dc <_printf_common+0xa8>
100096ca:	2301      	movs	r3, #1
100096cc:	4652      	mov	r2, sl
100096ce:	4649      	mov	r1, r9
100096d0:	4638      	mov	r0, r7
100096d2:	47c0      	blx	r8
100096d4:	3001      	adds	r0, #1
100096d6:	d103      	bne.n	100096e0 <_printf_common+0xac>
100096d8:	f04f 30ff 	mov.w	r0, #4294967295
100096dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
100096e0:	3501      	adds	r5, #1
100096e2:	e7c6      	b.n	10009672 <_printf_common+0x3e>
100096e4:	18e1      	adds	r1, r4, r3
100096e6:	1c5a      	adds	r2, r3, #1
100096e8:	2030      	movs	r0, #48	@ 0x30
100096ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
100096ee:	4422      	add	r2, r4
100096f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
100096f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
100096f8:	3302      	adds	r3, #2
100096fa:	e7c7      	b.n	1000968c <_printf_common+0x58>
100096fc:	2301      	movs	r3, #1
100096fe:	4622      	mov	r2, r4
10009700:	4649      	mov	r1, r9
10009702:	4638      	mov	r0, r7
10009704:	47c0      	blx	r8
10009706:	3001      	adds	r0, #1
10009708:	d0e6      	beq.n	100096d8 <_printf_common+0xa4>
1000970a:	3601      	adds	r6, #1
1000970c:	e7d9      	b.n	100096c2 <_printf_common+0x8e>
	...

10009710 <_printf_i>:
10009710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
10009714:	7e0f      	ldrb	r7, [r1, #24]
10009716:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
10009718:	2f78      	cmp	r7, #120	@ 0x78
1000971a:	4691      	mov	r9, r2
1000971c:	4680      	mov	r8, r0
1000971e:	460c      	mov	r4, r1
10009720:	469a      	mov	sl, r3
10009722:	f101 0243 	add.w	r2, r1, #67	@ 0x43
10009726:	d807      	bhi.n	10009738 <_printf_i+0x28>
10009728:	2f62      	cmp	r7, #98	@ 0x62
1000972a:	d80a      	bhi.n	10009742 <_printf_i+0x32>
1000972c:	2f00      	cmp	r7, #0
1000972e:	f000 80d4 	beq.w	100098da <_printf_i+0x1ca>
10009732:	2f58      	cmp	r7, #88	@ 0x58
10009734:	f000 80c0 	beq.w	100098b8 <_printf_i+0x1a8>
10009738:	f104 0542 	add.w	r5, r4, #66	@ 0x42
1000973c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
10009740:	e03a      	b.n	100097b8 <_printf_i+0xa8>
10009742:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
10009746:	2b15      	cmp	r3, #21
10009748:	d8f6      	bhi.n	10009738 <_printf_i+0x28>
1000974a:	a101      	add	r1, pc, #4	@ (adr r1, 10009750 <_printf_i+0x40>)
1000974c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
10009750:	100097a9 	.word	0x100097a9
10009754:	100097bd 	.word	0x100097bd
10009758:	10009739 	.word	0x10009739
1000975c:	10009739 	.word	0x10009739
10009760:	10009739 	.word	0x10009739
10009764:	10009739 	.word	0x10009739
10009768:	100097bd 	.word	0x100097bd
1000976c:	10009739 	.word	0x10009739
10009770:	10009739 	.word	0x10009739
10009774:	10009739 	.word	0x10009739
10009778:	10009739 	.word	0x10009739
1000977c:	100098c1 	.word	0x100098c1
10009780:	100097e9 	.word	0x100097e9
10009784:	1000987b 	.word	0x1000987b
10009788:	10009739 	.word	0x10009739
1000978c:	10009739 	.word	0x10009739
10009790:	100098e3 	.word	0x100098e3
10009794:	10009739 	.word	0x10009739
10009798:	100097e9 	.word	0x100097e9
1000979c:	10009739 	.word	0x10009739
100097a0:	10009739 	.word	0x10009739
100097a4:	10009883 	.word	0x10009883
100097a8:	682b      	ldr	r3, [r5, #0]
100097aa:	1d1a      	adds	r2, r3, #4
100097ac:	681b      	ldr	r3, [r3, #0]
100097ae:	602a      	str	r2, [r5, #0]
100097b0:	f104 0542 	add.w	r5, r4, #66	@ 0x42
100097b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
100097b8:	2301      	movs	r3, #1
100097ba:	e09f      	b.n	100098fc <_printf_i+0x1ec>
100097bc:	6820      	ldr	r0, [r4, #0]
100097be:	682b      	ldr	r3, [r5, #0]
100097c0:	0607      	lsls	r7, r0, #24
100097c2:	f103 0104 	add.w	r1, r3, #4
100097c6:	6029      	str	r1, [r5, #0]
100097c8:	d501      	bpl.n	100097ce <_printf_i+0xbe>
100097ca:	681e      	ldr	r6, [r3, #0]
100097cc:	e003      	b.n	100097d6 <_printf_i+0xc6>
100097ce:	0646      	lsls	r6, r0, #25
100097d0:	d5fb      	bpl.n	100097ca <_printf_i+0xba>
100097d2:	f9b3 6000 	ldrsh.w	r6, [r3]
100097d6:	2e00      	cmp	r6, #0
100097d8:	da03      	bge.n	100097e2 <_printf_i+0xd2>
100097da:	232d      	movs	r3, #45	@ 0x2d
100097dc:	4276      	negs	r6, r6
100097de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
100097e2:	485a      	ldr	r0, [pc, #360]	@ (1000994c <_printf_i+0x23c>)
100097e4:	230a      	movs	r3, #10
100097e6:	e012      	b.n	1000980e <_printf_i+0xfe>
100097e8:	682b      	ldr	r3, [r5, #0]
100097ea:	6820      	ldr	r0, [r4, #0]
100097ec:	1d19      	adds	r1, r3, #4
100097ee:	6029      	str	r1, [r5, #0]
100097f0:	0605      	lsls	r5, r0, #24
100097f2:	d501      	bpl.n	100097f8 <_printf_i+0xe8>
100097f4:	681e      	ldr	r6, [r3, #0]
100097f6:	e002      	b.n	100097fe <_printf_i+0xee>
100097f8:	0641      	lsls	r1, r0, #25
100097fa:	d5fb      	bpl.n	100097f4 <_printf_i+0xe4>
100097fc:	881e      	ldrh	r6, [r3, #0]
100097fe:	4853      	ldr	r0, [pc, #332]	@ (1000994c <_printf_i+0x23c>)
10009800:	2f6f      	cmp	r7, #111	@ 0x6f
10009802:	bf0c      	ite	eq
10009804:	2308      	moveq	r3, #8
10009806:	230a      	movne	r3, #10
10009808:	2100      	movs	r1, #0
1000980a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
1000980e:	6865      	ldr	r5, [r4, #4]
10009810:	60a5      	str	r5, [r4, #8]
10009812:	2d00      	cmp	r5, #0
10009814:	bfa2      	ittt	ge
10009816:	6821      	ldrge	r1, [r4, #0]
10009818:	f021 0104 	bicge.w	r1, r1, #4
1000981c:	6021      	strge	r1, [r4, #0]
1000981e:	b90e      	cbnz	r6, 10009824 <_printf_i+0x114>
10009820:	2d00      	cmp	r5, #0
10009822:	d04b      	beq.n	100098bc <_printf_i+0x1ac>
10009824:	4615      	mov	r5, r2
10009826:	fbb6 f1f3 	udiv	r1, r6, r3
1000982a:	fb03 6711 	mls	r7, r3, r1, r6
1000982e:	5dc7      	ldrb	r7, [r0, r7]
10009830:	f805 7d01 	strb.w	r7, [r5, #-1]!
10009834:	4637      	mov	r7, r6
10009836:	42bb      	cmp	r3, r7
10009838:	460e      	mov	r6, r1
1000983a:	d9f4      	bls.n	10009826 <_printf_i+0x116>
1000983c:	2b08      	cmp	r3, #8
1000983e:	d10b      	bne.n	10009858 <_printf_i+0x148>
10009840:	6823      	ldr	r3, [r4, #0]
10009842:	07de      	lsls	r6, r3, #31
10009844:	d508      	bpl.n	10009858 <_printf_i+0x148>
10009846:	6923      	ldr	r3, [r4, #16]
10009848:	6861      	ldr	r1, [r4, #4]
1000984a:	4299      	cmp	r1, r3
1000984c:	bfde      	ittt	le
1000984e:	2330      	movle	r3, #48	@ 0x30
10009850:	f805 3c01 	strble.w	r3, [r5, #-1]
10009854:	f105 35ff 	addle.w	r5, r5, #4294967295
10009858:	1b52      	subs	r2, r2, r5
1000985a:	6122      	str	r2, [r4, #16]
1000985c:	f8cd a000 	str.w	sl, [sp]
10009860:	464b      	mov	r3, r9
10009862:	aa03      	add	r2, sp, #12
10009864:	4621      	mov	r1, r4
10009866:	4640      	mov	r0, r8
10009868:	f7ff fee4 	bl	10009634 <_printf_common>
1000986c:	3001      	adds	r0, #1
1000986e:	d14a      	bne.n	10009906 <_printf_i+0x1f6>
10009870:	f04f 30ff 	mov.w	r0, #4294967295
10009874:	b004      	add	sp, #16
10009876:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000987a:	6823      	ldr	r3, [r4, #0]
1000987c:	f043 0320 	orr.w	r3, r3, #32
10009880:	6023      	str	r3, [r4, #0]
10009882:	4833      	ldr	r0, [pc, #204]	@ (10009950 <_printf_i+0x240>)
10009884:	2778      	movs	r7, #120	@ 0x78
10009886:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
1000988a:	6823      	ldr	r3, [r4, #0]
1000988c:	6829      	ldr	r1, [r5, #0]
1000988e:	061f      	lsls	r7, r3, #24
10009890:	f851 6b04 	ldr.w	r6, [r1], #4
10009894:	d402      	bmi.n	1000989c <_printf_i+0x18c>
10009896:	065f      	lsls	r7, r3, #25
10009898:	bf48      	it	mi
1000989a:	b2b6      	uxthmi	r6, r6
1000989c:	07df      	lsls	r7, r3, #31
1000989e:	bf48      	it	mi
100098a0:	f043 0320 	orrmi.w	r3, r3, #32
100098a4:	6029      	str	r1, [r5, #0]
100098a6:	bf48      	it	mi
100098a8:	6023      	strmi	r3, [r4, #0]
100098aa:	b91e      	cbnz	r6, 100098b4 <_printf_i+0x1a4>
100098ac:	6823      	ldr	r3, [r4, #0]
100098ae:	f023 0320 	bic.w	r3, r3, #32
100098b2:	6023      	str	r3, [r4, #0]
100098b4:	2310      	movs	r3, #16
100098b6:	e7a7      	b.n	10009808 <_printf_i+0xf8>
100098b8:	4824      	ldr	r0, [pc, #144]	@ (1000994c <_printf_i+0x23c>)
100098ba:	e7e4      	b.n	10009886 <_printf_i+0x176>
100098bc:	4615      	mov	r5, r2
100098be:	e7bd      	b.n	1000983c <_printf_i+0x12c>
100098c0:	682b      	ldr	r3, [r5, #0]
100098c2:	6826      	ldr	r6, [r4, #0]
100098c4:	6961      	ldr	r1, [r4, #20]
100098c6:	1d18      	adds	r0, r3, #4
100098c8:	6028      	str	r0, [r5, #0]
100098ca:	0635      	lsls	r5, r6, #24
100098cc:	681b      	ldr	r3, [r3, #0]
100098ce:	d501      	bpl.n	100098d4 <_printf_i+0x1c4>
100098d0:	6019      	str	r1, [r3, #0]
100098d2:	e002      	b.n	100098da <_printf_i+0x1ca>
100098d4:	0670      	lsls	r0, r6, #25
100098d6:	d5fb      	bpl.n	100098d0 <_printf_i+0x1c0>
100098d8:	8019      	strh	r1, [r3, #0]
100098da:	2300      	movs	r3, #0
100098dc:	6123      	str	r3, [r4, #16]
100098de:	4615      	mov	r5, r2
100098e0:	e7bc      	b.n	1000985c <_printf_i+0x14c>
100098e2:	682b      	ldr	r3, [r5, #0]
100098e4:	1d1a      	adds	r2, r3, #4
100098e6:	602a      	str	r2, [r5, #0]
100098e8:	681d      	ldr	r5, [r3, #0]
100098ea:	6862      	ldr	r2, [r4, #4]
100098ec:	2100      	movs	r1, #0
100098ee:	4628      	mov	r0, r5
100098f0:	f000 face 	bl	10009e90 <memchr>
100098f4:	b108      	cbz	r0, 100098fa <_printf_i+0x1ea>
100098f6:	1b40      	subs	r0, r0, r5
100098f8:	6060      	str	r0, [r4, #4]
100098fa:	6863      	ldr	r3, [r4, #4]
100098fc:	6123      	str	r3, [r4, #16]
100098fe:	2300      	movs	r3, #0
10009900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
10009904:	e7aa      	b.n	1000985c <_printf_i+0x14c>
10009906:	6923      	ldr	r3, [r4, #16]
10009908:	462a      	mov	r2, r5
1000990a:	4649      	mov	r1, r9
1000990c:	4640      	mov	r0, r8
1000990e:	47d0      	blx	sl
10009910:	3001      	adds	r0, #1
10009912:	d0ad      	beq.n	10009870 <_printf_i+0x160>
10009914:	6823      	ldr	r3, [r4, #0]
10009916:	079b      	lsls	r3, r3, #30
10009918:	d413      	bmi.n	10009942 <_printf_i+0x232>
1000991a:	68e0      	ldr	r0, [r4, #12]
1000991c:	9b03      	ldr	r3, [sp, #12]
1000991e:	4298      	cmp	r0, r3
10009920:	bfb8      	it	lt
10009922:	4618      	movlt	r0, r3
10009924:	e7a6      	b.n	10009874 <_printf_i+0x164>
10009926:	2301      	movs	r3, #1
10009928:	4632      	mov	r2, r6
1000992a:	4649      	mov	r1, r9
1000992c:	4640      	mov	r0, r8
1000992e:	47d0      	blx	sl
10009930:	3001      	adds	r0, #1
10009932:	d09d      	beq.n	10009870 <_printf_i+0x160>
10009934:	3501      	adds	r5, #1
10009936:	68e3      	ldr	r3, [r4, #12]
10009938:	9903      	ldr	r1, [sp, #12]
1000993a:	1a5b      	subs	r3, r3, r1
1000993c:	42ab      	cmp	r3, r5
1000993e:	dcf2      	bgt.n	10009926 <_printf_i+0x216>
10009940:	e7eb      	b.n	1000991a <_printf_i+0x20a>
10009942:	2500      	movs	r5, #0
10009944:	f104 0619 	add.w	r6, r4, #25
10009948:	e7f5      	b.n	10009936 <_printf_i+0x226>
1000994a:	bf00      	nop
1000994c:	10016e02 	.word	0x10016e02
10009950:	10016e13 	.word	0x10016e13

10009954 <std>:
10009954:	2300      	movs	r3, #0
10009956:	b510      	push	{r4, lr}
10009958:	4604      	mov	r4, r0
1000995a:	e9c0 3300 	strd	r3, r3, [r0]
1000995e:	e9c0 3304 	strd	r3, r3, [r0, #16]
10009962:	6083      	str	r3, [r0, #8]
10009964:	8181      	strh	r1, [r0, #12]
10009966:	6643      	str	r3, [r0, #100]	@ 0x64
10009968:	81c2      	strh	r2, [r0, #14]
1000996a:	6183      	str	r3, [r0, #24]
1000996c:	4619      	mov	r1, r3
1000996e:	2208      	movs	r2, #8
10009970:	305c      	adds	r0, #92	@ 0x5c
10009972:	f000 f9ed 	bl	10009d50 <memset>
10009976:	4b05      	ldr	r3, [pc, #20]	@ (1000998c <std+0x38>)
10009978:	6263      	str	r3, [r4, #36]	@ 0x24
1000997a:	4b05      	ldr	r3, [pc, #20]	@ (10009990 <std+0x3c>)
1000997c:	62a3      	str	r3, [r4, #40]	@ 0x28
1000997e:	4b05      	ldr	r3, [pc, #20]	@ (10009994 <std+0x40>)
10009980:	62e3      	str	r3, [r4, #44]	@ 0x2c
10009982:	4b05      	ldr	r3, [pc, #20]	@ (10009998 <std+0x44>)
10009984:	6224      	str	r4, [r4, #32]
10009986:	6323      	str	r3, [r4, #48]	@ 0x30
10009988:	bd10      	pop	{r4, pc}
1000998a:	bf00      	nop
1000998c:	10009ba1 	.word	0x10009ba1
10009990:	10009bc3 	.word	0x10009bc3
10009994:	10009bfb 	.word	0x10009bfb
10009998:	10009c1f 	.word	0x10009c1f

1000999c <stdio_exit_handler>:
1000999c:	4a02      	ldr	r2, [pc, #8]	@ (100099a8 <stdio_exit_handler+0xc>)
1000999e:	4903      	ldr	r1, [pc, #12]	@ (100099ac <stdio_exit_handler+0x10>)
100099a0:	4803      	ldr	r0, [pc, #12]	@ (100099b0 <stdio_exit_handler+0x14>)
100099a2:	f000 b869 	b.w	10009a78 <_fwalk_sglue>
100099a6:	bf00      	nop
100099a8:	08002340 	.word	0x08002340
100099ac:	1000b779 	.word	0x1000b779
100099b0:	0800234c 	.word	0x0800234c

100099b4 <cleanup_stdio>:
100099b4:	6841      	ldr	r1, [r0, #4]
100099b6:	4b0c      	ldr	r3, [pc, #48]	@ (100099e8 <cleanup_stdio+0x34>)
100099b8:	4299      	cmp	r1, r3
100099ba:	b510      	push	{r4, lr}
100099bc:	4604      	mov	r4, r0
100099be:	d001      	beq.n	100099c4 <cleanup_stdio+0x10>
100099c0:	f001 feda 	bl	1000b778 <_fflush_r>
100099c4:	68a1      	ldr	r1, [r4, #8]
100099c6:	4b09      	ldr	r3, [pc, #36]	@ (100099ec <cleanup_stdio+0x38>)
100099c8:	4299      	cmp	r1, r3
100099ca:	d002      	beq.n	100099d2 <cleanup_stdio+0x1e>
100099cc:	4620      	mov	r0, r4
100099ce:	f001 fed3 	bl	1000b778 <_fflush_r>
100099d2:	68e1      	ldr	r1, [r4, #12]
100099d4:	4b06      	ldr	r3, [pc, #24]	@ (100099f0 <cleanup_stdio+0x3c>)
100099d6:	4299      	cmp	r1, r3
100099d8:	d004      	beq.n	100099e4 <cleanup_stdio+0x30>
100099da:	4620      	mov	r0, r4
100099dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
100099e0:	f001 beca 	b.w	1000b778 <_fflush_r>
100099e4:	bd10      	pop	{r4, pc}
100099e6:	bf00      	nop
100099e8:	08002e4c 	.word	0x08002e4c
100099ec:	08002eb4 	.word	0x08002eb4
100099f0:	08002f1c 	.word	0x08002f1c

100099f4 <global_stdio_init.part.0>:
100099f4:	b510      	push	{r4, lr}
100099f6:	4b0b      	ldr	r3, [pc, #44]	@ (10009a24 <global_stdio_init.part.0+0x30>)
100099f8:	4c0b      	ldr	r4, [pc, #44]	@ (10009a28 <global_stdio_init.part.0+0x34>)
100099fa:	4a0c      	ldr	r2, [pc, #48]	@ (10009a2c <global_stdio_init.part.0+0x38>)
100099fc:	601a      	str	r2, [r3, #0]
100099fe:	4620      	mov	r0, r4
10009a00:	2200      	movs	r2, #0
10009a02:	2104      	movs	r1, #4
10009a04:	f7ff ffa6 	bl	10009954 <std>
10009a08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
10009a0c:	2201      	movs	r2, #1
10009a0e:	2109      	movs	r1, #9
10009a10:	f7ff ffa0 	bl	10009954 <std>
10009a14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
10009a18:	2202      	movs	r2, #2
10009a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
10009a1e:	2112      	movs	r1, #18
10009a20:	f7ff bf98 	b.w	10009954 <std>
10009a24:	08002f84 	.word	0x08002f84
10009a28:	08002e4c 	.word	0x08002e4c
10009a2c:	1000999d 	.word	0x1000999d

10009a30 <__sfp_lock_acquire>:
10009a30:	4801      	ldr	r0, [pc, #4]	@ (10009a38 <__sfp_lock_acquire+0x8>)
10009a32:	f000 ba27 	b.w	10009e84 <__retarget_lock_acquire_recursive>
10009a36:	bf00      	nop
10009a38:	08002f8d 	.word	0x08002f8d

10009a3c <__sfp_lock_release>:
10009a3c:	4801      	ldr	r0, [pc, #4]	@ (10009a44 <__sfp_lock_release+0x8>)
10009a3e:	f000 ba22 	b.w	10009e86 <__retarget_lock_release_recursive>
10009a42:	bf00      	nop
10009a44:	08002f8d 	.word	0x08002f8d

10009a48 <__sinit>:
10009a48:	b510      	push	{r4, lr}
10009a4a:	4604      	mov	r4, r0
10009a4c:	f7ff fff0 	bl	10009a30 <__sfp_lock_acquire>
10009a50:	6a23      	ldr	r3, [r4, #32]
10009a52:	b11b      	cbz	r3, 10009a5c <__sinit+0x14>
10009a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
10009a58:	f7ff bff0 	b.w	10009a3c <__sfp_lock_release>
10009a5c:	4b04      	ldr	r3, [pc, #16]	@ (10009a70 <__sinit+0x28>)
10009a5e:	6223      	str	r3, [r4, #32]
10009a60:	4b04      	ldr	r3, [pc, #16]	@ (10009a74 <__sinit+0x2c>)
10009a62:	681b      	ldr	r3, [r3, #0]
10009a64:	2b00      	cmp	r3, #0
10009a66:	d1f5      	bne.n	10009a54 <__sinit+0xc>
10009a68:	f7ff ffc4 	bl	100099f4 <global_stdio_init.part.0>
10009a6c:	e7f2      	b.n	10009a54 <__sinit+0xc>
10009a6e:	bf00      	nop
10009a70:	100099b5 	.word	0x100099b5
10009a74:	08002f84 	.word	0x08002f84

10009a78 <_fwalk_sglue>:
10009a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
10009a7c:	4607      	mov	r7, r0
10009a7e:	4688      	mov	r8, r1
10009a80:	4614      	mov	r4, r2
10009a82:	2600      	movs	r6, #0
10009a84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
10009a88:	f1b9 0901 	subs.w	r9, r9, #1
10009a8c:	d505      	bpl.n	10009a9a <_fwalk_sglue+0x22>
10009a8e:	6824      	ldr	r4, [r4, #0]
10009a90:	2c00      	cmp	r4, #0
10009a92:	d1f7      	bne.n	10009a84 <_fwalk_sglue+0xc>
10009a94:	4630      	mov	r0, r6
10009a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
10009a9a:	89ab      	ldrh	r3, [r5, #12]
10009a9c:	2b01      	cmp	r3, #1
10009a9e:	d907      	bls.n	10009ab0 <_fwalk_sglue+0x38>
10009aa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
10009aa4:	3301      	adds	r3, #1
10009aa6:	d003      	beq.n	10009ab0 <_fwalk_sglue+0x38>
10009aa8:	4629      	mov	r1, r5
10009aaa:	4638      	mov	r0, r7
10009aac:	47c0      	blx	r8
10009aae:	4306      	orrs	r6, r0
10009ab0:	3568      	adds	r5, #104	@ 0x68
10009ab2:	e7e9      	b.n	10009a88 <_fwalk_sglue+0x10>

10009ab4 <iprintf>:
10009ab4:	b40f      	push	{r0, r1, r2, r3}
10009ab6:	b507      	push	{r0, r1, r2, lr}
10009ab8:	4906      	ldr	r1, [pc, #24]	@ (10009ad4 <iprintf+0x20>)
10009aba:	ab04      	add	r3, sp, #16
10009abc:	6808      	ldr	r0, [r1, #0]
10009abe:	f853 2b04 	ldr.w	r2, [r3], #4
10009ac2:	6881      	ldr	r1, [r0, #8]
10009ac4:	9301      	str	r3, [sp, #4]
10009ac6:	f001 fcb7 	bl	1000b438 <_vfiprintf_r>
10009aca:	b003      	add	sp, #12
10009acc:	f85d eb04 	ldr.w	lr, [sp], #4
10009ad0:	b004      	add	sp, #16
10009ad2:	4770      	bx	lr
10009ad4:	08002398 	.word	0x08002398

10009ad8 <putchar>:
10009ad8:	4b02      	ldr	r3, [pc, #8]	@ (10009ae4 <putchar+0xc>)
10009ada:	4601      	mov	r1, r0
10009adc:	6818      	ldr	r0, [r3, #0]
10009ade:	6882      	ldr	r2, [r0, #8]
10009ae0:	f001 bed4 	b.w	1000b88c <_putc_r>
10009ae4:	08002398 	.word	0x08002398

10009ae8 <_puts_r>:
10009ae8:	6a03      	ldr	r3, [r0, #32]
10009aea:	b570      	push	{r4, r5, r6, lr}
10009aec:	6884      	ldr	r4, [r0, #8]
10009aee:	4605      	mov	r5, r0
10009af0:	460e      	mov	r6, r1
10009af2:	b90b      	cbnz	r3, 10009af8 <_puts_r+0x10>
10009af4:	f7ff ffa8 	bl	10009a48 <__sinit>
10009af8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
10009afa:	07db      	lsls	r3, r3, #31
10009afc:	d405      	bmi.n	10009b0a <_puts_r+0x22>
10009afe:	89a3      	ldrh	r3, [r4, #12]
10009b00:	0598      	lsls	r0, r3, #22
10009b02:	d402      	bmi.n	10009b0a <_puts_r+0x22>
10009b04:	6da0      	ldr	r0, [r4, #88]	@ 0x58
10009b06:	f000 f9bd 	bl	10009e84 <__retarget_lock_acquire_recursive>
10009b0a:	89a3      	ldrh	r3, [r4, #12]
10009b0c:	0719      	lsls	r1, r3, #28
10009b0e:	d513      	bpl.n	10009b38 <_puts_r+0x50>
10009b10:	6923      	ldr	r3, [r4, #16]
10009b12:	b18b      	cbz	r3, 10009b38 <_puts_r+0x50>
10009b14:	3e01      	subs	r6, #1
10009b16:	68a3      	ldr	r3, [r4, #8]
10009b18:	f816 1f01 	ldrb.w	r1, [r6, #1]!
10009b1c:	3b01      	subs	r3, #1
10009b1e:	60a3      	str	r3, [r4, #8]
10009b20:	b9e9      	cbnz	r1, 10009b5e <_puts_r+0x76>
10009b22:	2b00      	cmp	r3, #0
10009b24:	da2e      	bge.n	10009b84 <_puts_r+0x9c>
10009b26:	4622      	mov	r2, r4
10009b28:	210a      	movs	r1, #10
10009b2a:	4628      	mov	r0, r5
10009b2c:	f000 f87b 	bl	10009c26 <__swbuf_r>
10009b30:	3001      	adds	r0, #1
10009b32:	d007      	beq.n	10009b44 <_puts_r+0x5c>
10009b34:	250a      	movs	r5, #10
10009b36:	e007      	b.n	10009b48 <_puts_r+0x60>
10009b38:	4621      	mov	r1, r4
10009b3a:	4628      	mov	r0, r5
10009b3c:	f000 f8b0 	bl	10009ca0 <__swsetup_r>
10009b40:	2800      	cmp	r0, #0
10009b42:	d0e7      	beq.n	10009b14 <_puts_r+0x2c>
10009b44:	f04f 35ff 	mov.w	r5, #4294967295
10009b48:	6e63      	ldr	r3, [r4, #100]	@ 0x64
10009b4a:	07da      	lsls	r2, r3, #31
10009b4c:	d405      	bmi.n	10009b5a <_puts_r+0x72>
10009b4e:	89a3      	ldrh	r3, [r4, #12]
10009b50:	059b      	lsls	r3, r3, #22
10009b52:	d402      	bmi.n	10009b5a <_puts_r+0x72>
10009b54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
10009b56:	f000 f996 	bl	10009e86 <__retarget_lock_release_recursive>
10009b5a:	4628      	mov	r0, r5
10009b5c:	bd70      	pop	{r4, r5, r6, pc}
10009b5e:	2b00      	cmp	r3, #0
10009b60:	da04      	bge.n	10009b6c <_puts_r+0x84>
10009b62:	69a2      	ldr	r2, [r4, #24]
10009b64:	429a      	cmp	r2, r3
10009b66:	dc06      	bgt.n	10009b76 <_puts_r+0x8e>
10009b68:	290a      	cmp	r1, #10
10009b6a:	d004      	beq.n	10009b76 <_puts_r+0x8e>
10009b6c:	6823      	ldr	r3, [r4, #0]
10009b6e:	1c5a      	adds	r2, r3, #1
10009b70:	6022      	str	r2, [r4, #0]
10009b72:	7019      	strb	r1, [r3, #0]
10009b74:	e7cf      	b.n	10009b16 <_puts_r+0x2e>
10009b76:	4622      	mov	r2, r4
10009b78:	4628      	mov	r0, r5
10009b7a:	f000 f854 	bl	10009c26 <__swbuf_r>
10009b7e:	3001      	adds	r0, #1
10009b80:	d1c9      	bne.n	10009b16 <_puts_r+0x2e>
10009b82:	e7df      	b.n	10009b44 <_puts_r+0x5c>
10009b84:	6823      	ldr	r3, [r4, #0]
10009b86:	250a      	movs	r5, #10
10009b88:	1c5a      	adds	r2, r3, #1
10009b8a:	6022      	str	r2, [r4, #0]
10009b8c:	701d      	strb	r5, [r3, #0]
10009b8e:	e7db      	b.n	10009b48 <_puts_r+0x60>

10009b90 <puts>:
10009b90:	4b02      	ldr	r3, [pc, #8]	@ (10009b9c <puts+0xc>)
10009b92:	4601      	mov	r1, r0
10009b94:	6818      	ldr	r0, [r3, #0]
10009b96:	f7ff bfa7 	b.w	10009ae8 <_puts_r>
10009b9a:	bf00      	nop
10009b9c:	08002398 	.word	0x08002398

10009ba0 <__sread>:
10009ba0:	b510      	push	{r4, lr}
10009ba2:	460c      	mov	r4, r1
10009ba4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10009ba8:	f000 f900 	bl	10009dac <_read_r>
10009bac:	2800      	cmp	r0, #0
10009bae:	bfab      	itete	ge
10009bb0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
10009bb2:	89a3      	ldrhlt	r3, [r4, #12]
10009bb4:	181b      	addge	r3, r3, r0
10009bb6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
10009bba:	bfac      	ite	ge
10009bbc:	6563      	strge	r3, [r4, #84]	@ 0x54
10009bbe:	81a3      	strhlt	r3, [r4, #12]
10009bc0:	bd10      	pop	{r4, pc}

10009bc2 <__swrite>:
10009bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
10009bc6:	461f      	mov	r7, r3
10009bc8:	898b      	ldrh	r3, [r1, #12]
10009bca:	05db      	lsls	r3, r3, #23
10009bcc:	4605      	mov	r5, r0
10009bce:	460c      	mov	r4, r1
10009bd0:	4616      	mov	r6, r2
10009bd2:	d505      	bpl.n	10009be0 <__swrite+0x1e>
10009bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10009bd8:	2302      	movs	r3, #2
10009bda:	2200      	movs	r2, #0
10009bdc:	f000 f8d4 	bl	10009d88 <_lseek_r>
10009be0:	89a3      	ldrh	r3, [r4, #12]
10009be2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
10009be6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
10009bea:	81a3      	strh	r3, [r4, #12]
10009bec:	4632      	mov	r2, r6
10009bee:	463b      	mov	r3, r7
10009bf0:	4628      	mov	r0, r5
10009bf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
10009bf6:	f000 b8fb 	b.w	10009df0 <_write_r>

10009bfa <__sseek>:
10009bfa:	b510      	push	{r4, lr}
10009bfc:	460c      	mov	r4, r1
10009bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10009c02:	f000 f8c1 	bl	10009d88 <_lseek_r>
10009c06:	1c43      	adds	r3, r0, #1
10009c08:	89a3      	ldrh	r3, [r4, #12]
10009c0a:	bf15      	itete	ne
10009c0c:	6560      	strne	r0, [r4, #84]	@ 0x54
10009c0e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
10009c12:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
10009c16:	81a3      	strheq	r3, [r4, #12]
10009c18:	bf18      	it	ne
10009c1a:	81a3      	strhne	r3, [r4, #12]
10009c1c:	bd10      	pop	{r4, pc}

10009c1e <__sclose>:
10009c1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
10009c22:	f000 b8a1 	b.w	10009d68 <_close_r>

10009c26 <__swbuf_r>:
10009c26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10009c28:	460e      	mov	r6, r1
10009c2a:	4614      	mov	r4, r2
10009c2c:	4605      	mov	r5, r0
10009c2e:	b118      	cbz	r0, 10009c38 <__swbuf_r+0x12>
10009c30:	6a03      	ldr	r3, [r0, #32]
10009c32:	b90b      	cbnz	r3, 10009c38 <__swbuf_r+0x12>
10009c34:	f7ff ff08 	bl	10009a48 <__sinit>
10009c38:	69a3      	ldr	r3, [r4, #24]
10009c3a:	60a3      	str	r3, [r4, #8]
10009c3c:	89a3      	ldrh	r3, [r4, #12]
10009c3e:	071a      	lsls	r2, r3, #28
10009c40:	d525      	bpl.n	10009c8e <__swbuf_r+0x68>
10009c42:	6923      	ldr	r3, [r4, #16]
10009c44:	b31b      	cbz	r3, 10009c8e <__swbuf_r+0x68>
10009c46:	6823      	ldr	r3, [r4, #0]
10009c48:	6922      	ldr	r2, [r4, #16]
10009c4a:	1a98      	subs	r0, r3, r2
10009c4c:	6963      	ldr	r3, [r4, #20]
10009c4e:	b2f6      	uxtb	r6, r6
10009c50:	4283      	cmp	r3, r0
10009c52:	4637      	mov	r7, r6
10009c54:	dc04      	bgt.n	10009c60 <__swbuf_r+0x3a>
10009c56:	4621      	mov	r1, r4
10009c58:	4628      	mov	r0, r5
10009c5a:	f001 fd8d 	bl	1000b778 <_fflush_r>
10009c5e:	b9e0      	cbnz	r0, 10009c9a <__swbuf_r+0x74>
10009c60:	68a3      	ldr	r3, [r4, #8]
10009c62:	3b01      	subs	r3, #1
10009c64:	60a3      	str	r3, [r4, #8]
10009c66:	6823      	ldr	r3, [r4, #0]
10009c68:	1c5a      	adds	r2, r3, #1
10009c6a:	6022      	str	r2, [r4, #0]
10009c6c:	701e      	strb	r6, [r3, #0]
10009c6e:	6962      	ldr	r2, [r4, #20]
10009c70:	1c43      	adds	r3, r0, #1
10009c72:	429a      	cmp	r2, r3
10009c74:	d004      	beq.n	10009c80 <__swbuf_r+0x5a>
10009c76:	89a3      	ldrh	r3, [r4, #12]
10009c78:	07db      	lsls	r3, r3, #31
10009c7a:	d506      	bpl.n	10009c8a <__swbuf_r+0x64>
10009c7c:	2e0a      	cmp	r6, #10
10009c7e:	d104      	bne.n	10009c8a <__swbuf_r+0x64>
10009c80:	4621      	mov	r1, r4
10009c82:	4628      	mov	r0, r5
10009c84:	f001 fd78 	bl	1000b778 <_fflush_r>
10009c88:	b938      	cbnz	r0, 10009c9a <__swbuf_r+0x74>
10009c8a:	4638      	mov	r0, r7
10009c8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10009c8e:	4621      	mov	r1, r4
10009c90:	4628      	mov	r0, r5
10009c92:	f000 f805 	bl	10009ca0 <__swsetup_r>
10009c96:	2800      	cmp	r0, #0
10009c98:	d0d5      	beq.n	10009c46 <__swbuf_r+0x20>
10009c9a:	f04f 37ff 	mov.w	r7, #4294967295
10009c9e:	e7f4      	b.n	10009c8a <__swbuf_r+0x64>

10009ca0 <__swsetup_r>:
10009ca0:	b538      	push	{r3, r4, r5, lr}
10009ca2:	4b2a      	ldr	r3, [pc, #168]	@ (10009d4c <__swsetup_r+0xac>)
10009ca4:	4605      	mov	r5, r0
10009ca6:	6818      	ldr	r0, [r3, #0]
10009ca8:	460c      	mov	r4, r1
10009caa:	b118      	cbz	r0, 10009cb4 <__swsetup_r+0x14>
10009cac:	6a03      	ldr	r3, [r0, #32]
10009cae:	b90b      	cbnz	r3, 10009cb4 <__swsetup_r+0x14>
10009cb0:	f7ff feca 	bl	10009a48 <__sinit>
10009cb4:	89a3      	ldrh	r3, [r4, #12]
10009cb6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
10009cba:	0718      	lsls	r0, r3, #28
10009cbc:	d422      	bmi.n	10009d04 <__swsetup_r+0x64>
10009cbe:	06d9      	lsls	r1, r3, #27
10009cc0:	d407      	bmi.n	10009cd2 <__swsetup_r+0x32>
10009cc2:	2309      	movs	r3, #9
10009cc4:	602b      	str	r3, [r5, #0]
10009cc6:	f042 0340 	orr.w	r3, r2, #64	@ 0x40
10009cca:	81a3      	strh	r3, [r4, #12]
10009ccc:	f04f 30ff 	mov.w	r0, #4294967295
10009cd0:	e034      	b.n	10009d3c <__swsetup_r+0x9c>
10009cd2:	0758      	lsls	r0, r3, #29
10009cd4:	d512      	bpl.n	10009cfc <__swsetup_r+0x5c>
10009cd6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
10009cd8:	b141      	cbz	r1, 10009cec <__swsetup_r+0x4c>
10009cda:	f104 0344 	add.w	r3, r4, #68	@ 0x44
10009cde:	4299      	cmp	r1, r3
10009ce0:	d002      	beq.n	10009ce8 <__swsetup_r+0x48>
10009ce2:	4628      	mov	r0, r5
10009ce4:	f000 ffb6 	bl	1000ac54 <_free_r>
10009ce8:	2300      	movs	r3, #0
10009cea:	6363      	str	r3, [r4, #52]	@ 0x34
10009cec:	89a3      	ldrh	r3, [r4, #12]
10009cee:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
10009cf2:	81a3      	strh	r3, [r4, #12]
10009cf4:	2300      	movs	r3, #0
10009cf6:	6063      	str	r3, [r4, #4]
10009cf8:	6923      	ldr	r3, [r4, #16]
10009cfa:	6023      	str	r3, [r4, #0]
10009cfc:	89a3      	ldrh	r3, [r4, #12]
10009cfe:	f043 0308 	orr.w	r3, r3, #8
10009d02:	81a3      	strh	r3, [r4, #12]
10009d04:	6923      	ldr	r3, [r4, #16]
10009d06:	b94b      	cbnz	r3, 10009d1c <__swsetup_r+0x7c>
10009d08:	89a3      	ldrh	r3, [r4, #12]
10009d0a:	f403 7320 	and.w	r3, r3, #640	@ 0x280
10009d0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
10009d12:	d003      	beq.n	10009d1c <__swsetup_r+0x7c>
10009d14:	4621      	mov	r1, r4
10009d16:	4628      	mov	r0, r5
10009d18:	f001 fd7c 	bl	1000b814 <__smakebuf_r>
10009d1c:	89a0      	ldrh	r0, [r4, #12]
10009d1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
10009d22:	f010 0301 	ands.w	r3, r0, #1
10009d26:	d00a      	beq.n	10009d3e <__swsetup_r+0x9e>
10009d28:	2300      	movs	r3, #0
10009d2a:	60a3      	str	r3, [r4, #8]
10009d2c:	6963      	ldr	r3, [r4, #20]
10009d2e:	425b      	negs	r3, r3
10009d30:	61a3      	str	r3, [r4, #24]
10009d32:	6923      	ldr	r3, [r4, #16]
10009d34:	b943      	cbnz	r3, 10009d48 <__swsetup_r+0xa8>
10009d36:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
10009d3a:	d1c4      	bne.n	10009cc6 <__swsetup_r+0x26>
10009d3c:	bd38      	pop	{r3, r4, r5, pc}
10009d3e:	0781      	lsls	r1, r0, #30
10009d40:	bf58      	it	pl
10009d42:	6963      	ldrpl	r3, [r4, #20]
10009d44:	60a3      	str	r3, [r4, #8]
10009d46:	e7f4      	b.n	10009d32 <__swsetup_r+0x92>
10009d48:	2000      	movs	r0, #0
10009d4a:	e7f7      	b.n	10009d3c <__swsetup_r+0x9c>
10009d4c:	08002398 	.word	0x08002398

10009d50 <memset>:
10009d50:	4402      	add	r2, r0
10009d52:	4603      	mov	r3, r0
10009d54:	4293      	cmp	r3, r2
10009d56:	d100      	bne.n	10009d5a <memset+0xa>
10009d58:	4770      	bx	lr
10009d5a:	f803 1b01 	strb.w	r1, [r3], #1
10009d5e:	e7f9      	b.n	10009d54 <memset+0x4>

10009d60 <_localeconv_r>:
10009d60:	4800      	ldr	r0, [pc, #0]	@ (10009d64 <_localeconv_r+0x4>)
10009d62:	4770      	bx	lr
10009d64:	0800248c 	.word	0x0800248c

10009d68 <_close_r>:
10009d68:	b538      	push	{r3, r4, r5, lr}
10009d6a:	4d06      	ldr	r5, [pc, #24]	@ (10009d84 <_close_r+0x1c>)
10009d6c:	2300      	movs	r3, #0
10009d6e:	4604      	mov	r4, r0
10009d70:	4608      	mov	r0, r1
10009d72:	602b      	str	r3, [r5, #0]
10009d74:	f001 fe92 	bl	1000ba9c <_close>
10009d78:	1c43      	adds	r3, r0, #1
10009d7a:	d102      	bne.n	10009d82 <_close_r+0x1a>
10009d7c:	682b      	ldr	r3, [r5, #0]
10009d7e:	b103      	cbz	r3, 10009d82 <_close_r+0x1a>
10009d80:	6023      	str	r3, [r4, #0]
10009d82:	bd38      	pop	{r3, r4, r5, pc}
10009d84:	08002f88 	.word	0x08002f88

10009d88 <_lseek_r>:
10009d88:	b538      	push	{r3, r4, r5, lr}
10009d8a:	4d07      	ldr	r5, [pc, #28]	@ (10009da8 <_lseek_r+0x20>)
10009d8c:	4604      	mov	r4, r0
10009d8e:	4608      	mov	r0, r1
10009d90:	4611      	mov	r1, r2
10009d92:	2200      	movs	r2, #0
10009d94:	602a      	str	r2, [r5, #0]
10009d96:	461a      	mov	r2, r3
10009d98:	f001 fea8 	bl	1000baec <_lseek>
10009d9c:	1c43      	adds	r3, r0, #1
10009d9e:	d102      	bne.n	10009da6 <_lseek_r+0x1e>
10009da0:	682b      	ldr	r3, [r5, #0]
10009da2:	b103      	cbz	r3, 10009da6 <_lseek_r+0x1e>
10009da4:	6023      	str	r3, [r4, #0]
10009da6:	bd38      	pop	{r3, r4, r5, pc}
10009da8:	08002f88 	.word	0x08002f88

10009dac <_read_r>:
10009dac:	b538      	push	{r3, r4, r5, lr}
10009dae:	4d07      	ldr	r5, [pc, #28]	@ (10009dcc <_read_r+0x20>)
10009db0:	4604      	mov	r4, r0
10009db2:	4608      	mov	r0, r1
10009db4:	4611      	mov	r1, r2
10009db6:	2200      	movs	r2, #0
10009db8:	602a      	str	r2, [r5, #0]
10009dba:	461a      	mov	r2, r3
10009dbc:	f7fc fcf8 	bl	100067b0 <_read>
10009dc0:	1c43      	adds	r3, r0, #1
10009dc2:	d102      	bne.n	10009dca <_read_r+0x1e>
10009dc4:	682b      	ldr	r3, [r5, #0]
10009dc6:	b103      	cbz	r3, 10009dca <_read_r+0x1e>
10009dc8:	6023      	str	r3, [r4, #0]
10009dca:	bd38      	pop	{r3, r4, r5, pc}
10009dcc:	08002f88 	.word	0x08002f88

10009dd0 <_sbrk_r>:
10009dd0:	b538      	push	{r3, r4, r5, lr}
10009dd2:	4d06      	ldr	r5, [pc, #24]	@ (10009dec <_sbrk_r+0x1c>)
10009dd4:	2300      	movs	r3, #0
10009dd6:	4604      	mov	r4, r0
10009dd8:	4608      	mov	r0, r1
10009dda:	602b      	str	r3, [r5, #0]
10009ddc:	f001 fe8e 	bl	1000bafc <_sbrk>
10009de0:	1c43      	adds	r3, r0, #1
10009de2:	d102      	bne.n	10009dea <_sbrk_r+0x1a>
10009de4:	682b      	ldr	r3, [r5, #0]
10009de6:	b103      	cbz	r3, 10009dea <_sbrk_r+0x1a>
10009de8:	6023      	str	r3, [r4, #0]
10009dea:	bd38      	pop	{r3, r4, r5, pc}
10009dec:	08002f88 	.word	0x08002f88

10009df0 <_write_r>:
10009df0:	b538      	push	{r3, r4, r5, lr}
10009df2:	4d07      	ldr	r5, [pc, #28]	@ (10009e10 <_write_r+0x20>)
10009df4:	4604      	mov	r4, r0
10009df6:	4608      	mov	r0, r1
10009df8:	4611      	mov	r1, r2
10009dfa:	2200      	movs	r2, #0
10009dfc:	602a      	str	r2, [r5, #0]
10009dfe:	461a      	mov	r2, r3
10009e00:	f7fc fcc0 	bl	10006784 <_write>
10009e04:	1c43      	adds	r3, r0, #1
10009e06:	d102      	bne.n	10009e0e <_write_r+0x1e>
10009e08:	682b      	ldr	r3, [r5, #0]
10009e0a:	b103      	cbz	r3, 10009e0e <_write_r+0x1e>
10009e0c:	6023      	str	r3, [r4, #0]
10009e0e:	bd38      	pop	{r3, r4, r5, pc}
10009e10:	08002f88 	.word	0x08002f88

10009e14 <__libc_init_array>:
10009e14:	b570      	push	{r4, r5, r6, lr}
10009e16:	4d0d      	ldr	r5, [pc, #52]	@ (10009e4c <__libc_init_array+0x38>)
10009e18:	4c0d      	ldr	r4, [pc, #52]	@ (10009e50 <__libc_init_array+0x3c>)
10009e1a:	1b64      	subs	r4, r4, r5
10009e1c:	10a4      	asrs	r4, r4, #2
10009e1e:	2600      	movs	r6, #0
10009e20:	42a6      	cmp	r6, r4
10009e22:	d109      	bne.n	10009e38 <__libc_init_array+0x24>
10009e24:	4d0b      	ldr	r5, [pc, #44]	@ (10009e54 <__libc_init_array+0x40>)
10009e26:	4c0c      	ldr	r4, [pc, #48]	@ (10009e58 <__libc_init_array+0x44>)
10009e28:	f001 fe78 	bl	1000bb1c <_init>
10009e2c:	1b64      	subs	r4, r4, r5
10009e2e:	10a4      	asrs	r4, r4, #2
10009e30:	2600      	movs	r6, #0
10009e32:	42a6      	cmp	r6, r4
10009e34:	d105      	bne.n	10009e42 <__libc_init_array+0x2e>
10009e36:	bd70      	pop	{r4, r5, r6, pc}
10009e38:	f855 3b04 	ldr.w	r3, [r5], #4
10009e3c:	4798      	blx	r3
10009e3e:	3601      	adds	r6, #1
10009e40:	e7ee      	b.n	10009e20 <__libc_init_array+0xc>
10009e42:	f855 3b04 	ldr.w	r3, [r5], #4
10009e46:	4798      	blx	r3
10009e48:	3601      	adds	r6, #1
10009e4a:	e7f2      	b.n	10009e32 <__libc_init_array+0x1e>
10009e4c:	08002508 	.word	0x08002508
10009e50:	08002508 	.word	0x08002508
10009e54:	08002508 	.word	0x08002508
10009e58:	0800250c 	.word	0x0800250c

10009e5c <__libc_fini_array>:
10009e5c:	b538      	push	{r3, r4, r5, lr}
10009e5e:	4d07      	ldr	r5, [pc, #28]	@ (10009e7c <__libc_fini_array+0x20>)
10009e60:	4c07      	ldr	r4, [pc, #28]	@ (10009e80 <__libc_fini_array+0x24>)
10009e62:	1b64      	subs	r4, r4, r5
10009e64:	10a4      	asrs	r4, r4, #2
10009e66:	b91c      	cbnz	r4, 10009e70 <__libc_fini_array+0x14>
10009e68:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
10009e6c:	f001 be5c 	b.w	1000bb28 <_fini>
10009e70:	3c01      	subs	r4, #1
10009e72:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
10009e76:	4798      	blx	r3
10009e78:	e7f5      	b.n	10009e66 <__libc_fini_array+0xa>
10009e7a:	bf00      	nop
10009e7c:	0800250c 	.word	0x0800250c
10009e80:	08002510 	.word	0x08002510

10009e84 <__retarget_lock_acquire_recursive>:
10009e84:	4770      	bx	lr

10009e86 <__retarget_lock_release_recursive>:
10009e86:	4770      	bx	lr
	...

10009e90 <memchr>:
10009e90:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
10009e94:	2a10      	cmp	r2, #16
10009e96:	db2b      	blt.n	10009ef0 <memchr+0x60>
10009e98:	f010 0f07 	tst.w	r0, #7
10009e9c:	d008      	beq.n	10009eb0 <memchr+0x20>
10009e9e:	f810 3b01 	ldrb.w	r3, [r0], #1
10009ea2:	3a01      	subs	r2, #1
10009ea4:	428b      	cmp	r3, r1
10009ea6:	d02d      	beq.n	10009f04 <memchr+0x74>
10009ea8:	f010 0f07 	tst.w	r0, #7
10009eac:	b342      	cbz	r2, 10009f00 <memchr+0x70>
10009eae:	d1f6      	bne.n	10009e9e <memchr+0xe>
10009eb0:	b4f0      	push	{r4, r5, r6, r7}
10009eb2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
10009eb6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
10009eba:	f022 0407 	bic.w	r4, r2, #7
10009ebe:	f07f 0700 	mvns.w	r7, #0
10009ec2:	2300      	movs	r3, #0
10009ec4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
10009ec8:	3c08      	subs	r4, #8
10009eca:	ea85 0501 	eor.w	r5, r5, r1
10009ece:	ea86 0601 	eor.w	r6, r6, r1
10009ed2:	fa85 f547 	uadd8	r5, r5, r7
10009ed6:	faa3 f587 	sel	r5, r3, r7
10009eda:	fa86 f647 	uadd8	r6, r6, r7
10009ede:	faa5 f687 	sel	r6, r5, r7
10009ee2:	b98e      	cbnz	r6, 10009f08 <memchr+0x78>
10009ee4:	d1ee      	bne.n	10009ec4 <memchr+0x34>
10009ee6:	bcf0      	pop	{r4, r5, r6, r7}
10009ee8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
10009eec:	f002 0207 	and.w	r2, r2, #7
10009ef0:	b132      	cbz	r2, 10009f00 <memchr+0x70>
10009ef2:	f810 3b01 	ldrb.w	r3, [r0], #1
10009ef6:	3a01      	subs	r2, #1
10009ef8:	ea83 0301 	eor.w	r3, r3, r1
10009efc:	b113      	cbz	r3, 10009f04 <memchr+0x74>
10009efe:	d1f8      	bne.n	10009ef2 <memchr+0x62>
10009f00:	2000      	movs	r0, #0
10009f02:	4770      	bx	lr
10009f04:	3801      	subs	r0, #1
10009f06:	4770      	bx	lr
10009f08:	2d00      	cmp	r5, #0
10009f0a:	bf06      	itte	eq
10009f0c:	4635      	moveq	r5, r6
10009f0e:	3803      	subeq	r0, #3
10009f10:	3807      	subne	r0, #7
10009f12:	f015 0f01 	tst.w	r5, #1
10009f16:	d107      	bne.n	10009f28 <memchr+0x98>
10009f18:	3001      	adds	r0, #1
10009f1a:	f415 7f80 	tst.w	r5, #256	@ 0x100
10009f1e:	bf02      	ittt	eq
10009f20:	3001      	addeq	r0, #1
10009f22:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
10009f26:	3001      	addeq	r0, #1
10009f28:	bcf0      	pop	{r4, r5, r6, r7}
10009f2a:	3801      	subs	r0, #1
10009f2c:	4770      	bx	lr
10009f2e:	bf00      	nop

10009f30 <memcpy>:
10009f30:	440a      	add	r2, r1
10009f32:	4291      	cmp	r1, r2
10009f34:	f100 33ff 	add.w	r3, r0, #4294967295
10009f38:	d100      	bne.n	10009f3c <memcpy+0xc>
10009f3a:	4770      	bx	lr
10009f3c:	b510      	push	{r4, lr}
10009f3e:	f811 4b01 	ldrb.w	r4, [r1], #1
10009f42:	f803 4f01 	strb.w	r4, [r3, #1]!
10009f46:	4291      	cmp	r1, r2
10009f48:	d1f9      	bne.n	10009f3e <memcpy+0xe>
10009f4a:	bd10      	pop	{r4, pc}

10009f4c <strlen>:
10009f4c:	4603      	mov	r3, r0
10009f4e:	f813 2b01 	ldrb.w	r2, [r3], #1
10009f52:	2a00      	cmp	r2, #0
10009f54:	d1fb      	bne.n	10009f4e <strlen+0x2>
10009f56:	1a18      	subs	r0, r3, r0
10009f58:	3801      	subs	r0, #1
10009f5a:	4770      	bx	lr

10009f5c <quorem>:
10009f5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
10009f60:	6903      	ldr	r3, [r0, #16]
10009f62:	690c      	ldr	r4, [r1, #16]
10009f64:	42a3      	cmp	r3, r4
10009f66:	4607      	mov	r7, r0
10009f68:	db7e      	blt.n	1000a068 <quorem+0x10c>
10009f6a:	3c01      	subs	r4, #1
10009f6c:	f101 0814 	add.w	r8, r1, #20
10009f70:	f100 0514 	add.w	r5, r0, #20
10009f74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
10009f78:	9301      	str	r3, [sp, #4]
10009f7a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
10009f7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
10009f82:	3301      	adds	r3, #1
10009f84:	429a      	cmp	r2, r3
10009f86:	ea4f 0b84 	mov.w	fp, r4, lsl #2
10009f8a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
10009f8e:	fbb2 f6f3 	udiv	r6, r2, r3
10009f92:	d331      	bcc.n	10009ff8 <quorem+0x9c>
10009f94:	f04f 0e00 	mov.w	lr, #0
10009f98:	4640      	mov	r0, r8
10009f9a:	46ac      	mov	ip, r5
10009f9c:	46f2      	mov	sl, lr
10009f9e:	f850 2b04 	ldr.w	r2, [r0], #4
10009fa2:	b293      	uxth	r3, r2
10009fa4:	fb06 e303 	mla	r3, r6, r3, lr
10009fa8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
10009fac:	0c1a      	lsrs	r2, r3, #16
10009fae:	b29b      	uxth	r3, r3
10009fb0:	ebaa 0303 	sub.w	r3, sl, r3
10009fb4:	f8dc a000 	ldr.w	sl, [ip]
10009fb8:	fa13 f38a 	uxtah	r3, r3, sl
10009fbc:	fb06 220e 	mla	r2, r6, lr, r2
10009fc0:	9300      	str	r3, [sp, #0]
10009fc2:	9b00      	ldr	r3, [sp, #0]
10009fc4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
10009fc8:	b292      	uxth	r2, r2
10009fca:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
10009fce:	eb02 4223 	add.w	r2, r2, r3, asr #16
10009fd2:	f8bd 3000 	ldrh.w	r3, [sp]
10009fd6:	4581      	cmp	r9, r0
10009fd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
10009fdc:	f84c 3b04 	str.w	r3, [ip], #4
10009fe0:	ea4f 4a22 	mov.w	sl, r2, asr #16
10009fe4:	d2db      	bcs.n	10009f9e <quorem+0x42>
10009fe6:	f855 300b 	ldr.w	r3, [r5, fp]
10009fea:	b92b      	cbnz	r3, 10009ff8 <quorem+0x9c>
10009fec:	9b01      	ldr	r3, [sp, #4]
10009fee:	3b04      	subs	r3, #4
10009ff0:	429d      	cmp	r5, r3
10009ff2:	461a      	mov	r2, r3
10009ff4:	d32c      	bcc.n	1000a050 <quorem+0xf4>
10009ff6:	613c      	str	r4, [r7, #16]
10009ff8:	4638      	mov	r0, r7
10009ffa:	f001 f8f3 	bl	1000b1e4 <__mcmp>
10009ffe:	2800      	cmp	r0, #0
1000a000:	db22      	blt.n	1000a048 <quorem+0xec>
1000a002:	3601      	adds	r6, #1
1000a004:	4629      	mov	r1, r5
1000a006:	2000      	movs	r0, #0
1000a008:	f858 2b04 	ldr.w	r2, [r8], #4
1000a00c:	f8d1 c000 	ldr.w	ip, [r1]
1000a010:	b293      	uxth	r3, r2
1000a012:	1ac3      	subs	r3, r0, r3
1000a014:	0c12      	lsrs	r2, r2, #16
1000a016:	fa13 f38c 	uxtah	r3, r3, ip
1000a01a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
1000a01e:	eb02 4223 	add.w	r2, r2, r3, asr #16
1000a022:	b29b      	uxth	r3, r3
1000a024:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1000a028:	45c1      	cmp	r9, r8
1000a02a:	f841 3b04 	str.w	r3, [r1], #4
1000a02e:	ea4f 4022 	mov.w	r0, r2, asr #16
1000a032:	d2e9      	bcs.n	1000a008 <quorem+0xac>
1000a034:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
1000a038:	eb05 0384 	add.w	r3, r5, r4, lsl #2
1000a03c:	b922      	cbnz	r2, 1000a048 <quorem+0xec>
1000a03e:	3b04      	subs	r3, #4
1000a040:	429d      	cmp	r5, r3
1000a042:	461a      	mov	r2, r3
1000a044:	d30a      	bcc.n	1000a05c <quorem+0x100>
1000a046:	613c      	str	r4, [r7, #16]
1000a048:	4630      	mov	r0, r6
1000a04a:	b003      	add	sp, #12
1000a04c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000a050:	6812      	ldr	r2, [r2, #0]
1000a052:	3b04      	subs	r3, #4
1000a054:	2a00      	cmp	r2, #0
1000a056:	d1ce      	bne.n	10009ff6 <quorem+0x9a>
1000a058:	3c01      	subs	r4, #1
1000a05a:	e7c9      	b.n	10009ff0 <quorem+0x94>
1000a05c:	6812      	ldr	r2, [r2, #0]
1000a05e:	3b04      	subs	r3, #4
1000a060:	2a00      	cmp	r2, #0
1000a062:	d1f0      	bne.n	1000a046 <quorem+0xea>
1000a064:	3c01      	subs	r4, #1
1000a066:	e7eb      	b.n	1000a040 <quorem+0xe4>
1000a068:	2000      	movs	r0, #0
1000a06a:	e7ee      	b.n	1000a04a <quorem+0xee>
1000a06c:	0000      	movs	r0, r0
	...

1000a070 <_dtoa_r>:
1000a070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000a074:	ed2d 8b04 	vpush	{d8-d9}
1000a078:	69c5      	ldr	r5, [r0, #28]
1000a07a:	b093      	sub	sp, #76	@ 0x4c
1000a07c:	4616      	mov	r6, r2
1000a07e:	461f      	mov	r7, r3
1000a080:	e9cd 6706 	strd	r6, r7, [sp, #24]
1000a084:	f8dd 808c 	ldr.w	r8, [sp, #140]	@ 0x8c
1000a088:	4604      	mov	r4, r0
1000a08a:	b975      	cbnz	r5, 1000a0aa <_dtoa_r+0x3a>
1000a08c:	2010      	movs	r0, #16
1000a08e:	f7fe ff47 	bl	10008f20 <malloc>
1000a092:	4602      	mov	r2, r0
1000a094:	61e0      	str	r0, [r4, #28]
1000a096:	b920      	cbnz	r0, 1000a0a2 <_dtoa_r+0x32>
1000a098:	4baf      	ldr	r3, [pc, #700]	@ (1000a358 <_dtoa_r+0x2e8>)
1000a09a:	21ef      	movs	r1, #239	@ 0xef
1000a09c:	48af      	ldr	r0, [pc, #700]	@ (1000a35c <_dtoa_r+0x2ec>)
1000a09e:	f001 fc4b 	bl	1000b938 <__assert_func>
1000a0a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
1000a0a6:	6005      	str	r5, [r0, #0]
1000a0a8:	60c5      	str	r5, [r0, #12]
1000a0aa:	69e3      	ldr	r3, [r4, #28]
1000a0ac:	6819      	ldr	r1, [r3, #0]
1000a0ae:	b151      	cbz	r1, 1000a0c6 <_dtoa_r+0x56>
1000a0b0:	685a      	ldr	r2, [r3, #4]
1000a0b2:	604a      	str	r2, [r1, #4]
1000a0b4:	2301      	movs	r3, #1
1000a0b6:	4093      	lsls	r3, r2
1000a0b8:	608b      	str	r3, [r1, #8]
1000a0ba:	4620      	mov	r0, r4
1000a0bc:	f000 fe56 	bl	1000ad6c <_Bfree>
1000a0c0:	69e3      	ldr	r3, [r4, #28]
1000a0c2:	2200      	movs	r2, #0
1000a0c4:	601a      	str	r2, [r3, #0]
1000a0c6:	1e3b      	subs	r3, r7, #0
1000a0c8:	bfb9      	ittee	lt
1000a0ca:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
1000a0ce:	9307      	strlt	r3, [sp, #28]
1000a0d0:	2300      	movge	r3, #0
1000a0d2:	f8c8 3000 	strge.w	r3, [r8]
1000a0d6:	f8dd 901c 	ldr.w	r9, [sp, #28]
1000a0da:	4ba1      	ldr	r3, [pc, #644]	@ (1000a360 <_dtoa_r+0x2f0>)
1000a0dc:	bfbc      	itt	lt
1000a0de:	2201      	movlt	r2, #1
1000a0e0:	f8c8 2000 	strlt.w	r2, [r8]
1000a0e4:	ea33 0309 	bics.w	r3, r3, r9
1000a0e8:	d11b      	bne.n	1000a122 <_dtoa_r+0xb2>
1000a0ea:	9a22      	ldr	r2, [sp, #136]	@ 0x88
1000a0ec:	f242 730f 	movw	r3, #9999	@ 0x270f
1000a0f0:	6013      	str	r3, [r2, #0]
1000a0f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
1000a0f6:	4333      	orrs	r3, r6
1000a0f8:	f000 8596 	beq.w	1000ac28 <_dtoa_r+0xbb8>
1000a0fc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
1000a0fe:	b963      	cbnz	r3, 1000a11a <_dtoa_r+0xaa>
1000a100:	4b98      	ldr	r3, [pc, #608]	@ (1000a364 <_dtoa_r+0x2f4>)
1000a102:	e027      	b.n	1000a154 <_dtoa_r+0xe4>
1000a104:	4b98      	ldr	r3, [pc, #608]	@ (1000a368 <_dtoa_r+0x2f8>)
1000a106:	9303      	str	r3, [sp, #12]
1000a108:	3308      	adds	r3, #8
1000a10a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
1000a10c:	6013      	str	r3, [r2, #0]
1000a10e:	9803      	ldr	r0, [sp, #12]
1000a110:	b013      	add	sp, #76	@ 0x4c
1000a112:	ecbd 8b04 	vpop	{d8-d9}
1000a116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000a11a:	4b92      	ldr	r3, [pc, #584]	@ (1000a364 <_dtoa_r+0x2f4>)
1000a11c:	9303      	str	r3, [sp, #12]
1000a11e:	3303      	adds	r3, #3
1000a120:	e7f3      	b.n	1000a10a <_dtoa_r+0x9a>
1000a122:	ed9d 7b06 	vldr	d7, [sp, #24]
1000a126:	2200      	movs	r2, #0
1000a128:	ec51 0b17 	vmov	r0, r1, d7
1000a12c:	eeb0 8a47 	vmov.f32	s16, s14
1000a130:	eef0 8a67 	vmov.f32	s17, s15
1000a134:	2300      	movs	r3, #0
1000a136:	f7fe fcb5 	bl	10008aa4 <__aeabi_dcmpeq>
1000a13a:	4680      	mov	r8, r0
1000a13c:	b160      	cbz	r0, 1000a158 <_dtoa_r+0xe8>
1000a13e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
1000a140:	2301      	movs	r3, #1
1000a142:	6013      	str	r3, [r2, #0]
1000a144:	9b24      	ldr	r3, [sp, #144]	@ 0x90
1000a146:	2b00      	cmp	r3, #0
1000a148:	f000 856b 	beq.w	1000ac22 <_dtoa_r+0xbb2>
1000a14c:	4b87      	ldr	r3, [pc, #540]	@ (1000a36c <_dtoa_r+0x2fc>)
1000a14e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
1000a150:	6013      	str	r3, [r2, #0]
1000a152:	3b01      	subs	r3, #1
1000a154:	9303      	str	r3, [sp, #12]
1000a156:	e7da      	b.n	1000a10e <_dtoa_r+0x9e>
1000a158:	ab10      	add	r3, sp, #64	@ 0x40
1000a15a:	9301      	str	r3, [sp, #4]
1000a15c:	ab11      	add	r3, sp, #68	@ 0x44
1000a15e:	9300      	str	r3, [sp, #0]
1000a160:	4620      	mov	r0, r4
1000a162:	ec53 2b18 	vmov	r2, r3, d8
1000a166:	f001 f8e3 	bl	1000b330 <__d2b>
1000a16a:	f3c9 550a 	ubfx	r5, r9, #20, #11
1000a16e:	4682      	mov	sl, r0
1000a170:	2d00      	cmp	r5, #0
1000a172:	d07f      	beq.n	1000a274 <_dtoa_r+0x204>
1000a174:	ee18 3a90 	vmov	r3, s17
1000a178:	f3c3 0313 	ubfx	r3, r3, #0, #20
1000a17c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
1000a180:	ec51 0b18 	vmov	r0, r1, d8
1000a184:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
1000a188:	f2a5 35ff 	subw	r5, r5, #1023	@ 0x3ff
1000a18c:	f8cd 8038 	str.w	r8, [sp, #56]	@ 0x38
1000a190:	4619      	mov	r1, r3
1000a192:	2200      	movs	r2, #0
1000a194:	4b76      	ldr	r3, [pc, #472]	@ (1000a370 <_dtoa_r+0x300>)
1000a196:	f7fe f865 	bl	10008264 <__aeabi_dsub>
1000a19a:	a369      	add	r3, pc, #420	@ (adr r3, 1000a340 <_dtoa_r+0x2d0>)
1000a19c:	e9d3 2300 	ldrd	r2, r3, [r3]
1000a1a0:	f7fe fa18 	bl	100085d4 <__aeabi_dmul>
1000a1a4:	a368      	add	r3, pc, #416	@ (adr r3, 1000a348 <_dtoa_r+0x2d8>)
1000a1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
1000a1aa:	f7fe f85d 	bl	10008268 <__adddf3>
1000a1ae:	4606      	mov	r6, r0
1000a1b0:	4628      	mov	r0, r5
1000a1b2:	460f      	mov	r7, r1
1000a1b4:	f7fe f9a4 	bl	10008500 <__aeabi_i2d>
1000a1b8:	a365      	add	r3, pc, #404	@ (adr r3, 1000a350 <_dtoa_r+0x2e0>)
1000a1ba:	e9d3 2300 	ldrd	r2, r3, [r3]
1000a1be:	f7fe fa09 	bl	100085d4 <__aeabi_dmul>
1000a1c2:	4602      	mov	r2, r0
1000a1c4:	460b      	mov	r3, r1
1000a1c6:	4630      	mov	r0, r6
1000a1c8:	4639      	mov	r1, r7
1000a1ca:	f7fe f84d 	bl	10008268 <__adddf3>
1000a1ce:	4606      	mov	r6, r0
1000a1d0:	460f      	mov	r7, r1
1000a1d2:	f7fe fcaf 	bl	10008b34 <__aeabi_d2iz>
1000a1d6:	2200      	movs	r2, #0
1000a1d8:	4683      	mov	fp, r0
1000a1da:	2300      	movs	r3, #0
1000a1dc:	4630      	mov	r0, r6
1000a1de:	4639      	mov	r1, r7
1000a1e0:	f7fe fc6a 	bl	10008ab8 <__aeabi_dcmplt>
1000a1e4:	b148      	cbz	r0, 1000a1fa <_dtoa_r+0x18a>
1000a1e6:	4658      	mov	r0, fp
1000a1e8:	f7fe f98a 	bl	10008500 <__aeabi_i2d>
1000a1ec:	4632      	mov	r2, r6
1000a1ee:	463b      	mov	r3, r7
1000a1f0:	f7fe fc58 	bl	10008aa4 <__aeabi_dcmpeq>
1000a1f4:	b908      	cbnz	r0, 1000a1fa <_dtoa_r+0x18a>
1000a1f6:	f10b 3bff 	add.w	fp, fp, #4294967295
1000a1fa:	f1bb 0f16 	cmp.w	fp, #22
1000a1fe:	d857      	bhi.n	1000a2b0 <_dtoa_r+0x240>
1000a200:	4b5c      	ldr	r3, [pc, #368]	@ (1000a374 <_dtoa_r+0x304>)
1000a202:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
1000a206:	e9d3 2300 	ldrd	r2, r3, [r3]
1000a20a:	ec51 0b18 	vmov	r0, r1, d8
1000a20e:	f7fe fc53 	bl	10008ab8 <__aeabi_dcmplt>
1000a212:	2800      	cmp	r0, #0
1000a214:	d04e      	beq.n	1000a2b4 <_dtoa_r+0x244>
1000a216:	f10b 3bff 	add.w	fp, fp, #4294967295
1000a21a:	2300      	movs	r3, #0
1000a21c:	930d      	str	r3, [sp, #52]	@ 0x34
1000a21e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
1000a220:	1b5b      	subs	r3, r3, r5
1000a222:	1e5a      	subs	r2, r3, #1
1000a224:	bf45      	ittet	mi
1000a226:	f1c3 0301 	rsbmi	r3, r3, #1
1000a22a:	9308      	strmi	r3, [sp, #32]
1000a22c:	2300      	movpl	r3, #0
1000a22e:	2300      	movmi	r3, #0
1000a230:	9209      	str	r2, [sp, #36]	@ 0x24
1000a232:	bf54      	ite	pl
1000a234:	9308      	strpl	r3, [sp, #32]
1000a236:	9309      	strmi	r3, [sp, #36]	@ 0x24
1000a238:	f1bb 0f00 	cmp.w	fp, #0
1000a23c:	db3c      	blt.n	1000a2b8 <_dtoa_r+0x248>
1000a23e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
1000a240:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
1000a244:	445b      	add	r3, fp
1000a246:	9309      	str	r3, [sp, #36]	@ 0x24
1000a248:	2300      	movs	r3, #0
1000a24a:	930a      	str	r3, [sp, #40]	@ 0x28
1000a24c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
1000a24e:	2b09      	cmp	r3, #9
1000a250:	d868      	bhi.n	1000a324 <_dtoa_r+0x2b4>
1000a252:	2b05      	cmp	r3, #5
1000a254:	bfc4      	itt	gt
1000a256:	3b04      	subgt	r3, #4
1000a258:	9320      	strgt	r3, [sp, #128]	@ 0x80
1000a25a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
1000a25c:	f1a3 0302 	sub.w	r3, r3, #2
1000a260:	bfcc      	ite	gt
1000a262:	2500      	movgt	r5, #0
1000a264:	2501      	movle	r5, #1
1000a266:	2b03      	cmp	r3, #3
1000a268:	f200 8088 	bhi.w	1000a37c <_dtoa_r+0x30c>
1000a26c:	e8df f003 	tbb	[pc, r3]
1000a270:	58393b2e 	.word	0x58393b2e
1000a274:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	@ 0x40
1000a278:	441d      	add	r5, r3
1000a27a:	f205 4332 	addw	r3, r5, #1074	@ 0x432
1000a27e:	2b20      	cmp	r3, #32
1000a280:	bfc1      	itttt	gt
1000a282:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
1000a286:	fa09 f903 	lslgt.w	r9, r9, r3
1000a28a:	f205 4312 	addwgt	r3, r5, #1042	@ 0x412
1000a28e:	fa26 f303 	lsrgt.w	r3, r6, r3
1000a292:	bfd6      	itet	le
1000a294:	f1c3 0320 	rsble	r3, r3, #32
1000a298:	ea49 0003 	orrgt.w	r0, r9, r3
1000a29c:	fa06 f003 	lslle.w	r0, r6, r3
1000a2a0:	f7fe f91e 	bl	100084e0 <__aeabi_ui2d>
1000a2a4:	2201      	movs	r2, #1
1000a2a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
1000a2aa:	3d01      	subs	r5, #1
1000a2ac:	920e      	str	r2, [sp, #56]	@ 0x38
1000a2ae:	e76f      	b.n	1000a190 <_dtoa_r+0x120>
1000a2b0:	2301      	movs	r3, #1
1000a2b2:	e7b3      	b.n	1000a21c <_dtoa_r+0x1ac>
1000a2b4:	900d      	str	r0, [sp, #52]	@ 0x34
1000a2b6:	e7b2      	b.n	1000a21e <_dtoa_r+0x1ae>
1000a2b8:	9b08      	ldr	r3, [sp, #32]
1000a2ba:	eba3 030b 	sub.w	r3, r3, fp
1000a2be:	9308      	str	r3, [sp, #32]
1000a2c0:	f1cb 0300 	rsb	r3, fp, #0
1000a2c4:	930a      	str	r3, [sp, #40]	@ 0x28
1000a2c6:	2300      	movs	r3, #0
1000a2c8:	930c      	str	r3, [sp, #48]	@ 0x30
1000a2ca:	e7bf      	b.n	1000a24c <_dtoa_r+0x1dc>
1000a2cc:	2300      	movs	r3, #0
1000a2ce:	930b      	str	r3, [sp, #44]	@ 0x2c
1000a2d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
1000a2d2:	2b00      	cmp	r3, #0
1000a2d4:	dc55      	bgt.n	1000a382 <_dtoa_r+0x312>
1000a2d6:	2301      	movs	r3, #1
1000a2d8:	e9cd 3304 	strd	r3, r3, [sp, #16]
1000a2dc:	461a      	mov	r2, r3
1000a2de:	9221      	str	r2, [sp, #132]	@ 0x84
1000a2e0:	e00b      	b.n	1000a2fa <_dtoa_r+0x28a>
1000a2e2:	2301      	movs	r3, #1
1000a2e4:	e7f3      	b.n	1000a2ce <_dtoa_r+0x25e>
1000a2e6:	2300      	movs	r3, #0
1000a2e8:	930b      	str	r3, [sp, #44]	@ 0x2c
1000a2ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
1000a2ec:	445b      	add	r3, fp
1000a2ee:	9304      	str	r3, [sp, #16]
1000a2f0:	3301      	adds	r3, #1
1000a2f2:	2b01      	cmp	r3, #1
1000a2f4:	9305      	str	r3, [sp, #20]
1000a2f6:	bfb8      	it	lt
1000a2f8:	2301      	movlt	r3, #1
1000a2fa:	69e0      	ldr	r0, [r4, #28]
1000a2fc:	2100      	movs	r1, #0
1000a2fe:	2204      	movs	r2, #4
1000a300:	f102 0614 	add.w	r6, r2, #20
1000a304:	429e      	cmp	r6, r3
1000a306:	d940      	bls.n	1000a38a <_dtoa_r+0x31a>
1000a308:	6041      	str	r1, [r0, #4]
1000a30a:	4620      	mov	r0, r4
1000a30c:	f000 fcee 	bl	1000acec <_Balloc>
1000a310:	9003      	str	r0, [sp, #12]
1000a312:	2800      	cmp	r0, #0
1000a314:	d13c      	bne.n	1000a390 <_dtoa_r+0x320>
1000a316:	4b18      	ldr	r3, [pc, #96]	@ (1000a378 <_dtoa_r+0x308>)
1000a318:	4602      	mov	r2, r0
1000a31a:	f240 11af 	movw	r1, #431	@ 0x1af
1000a31e:	e6bd      	b.n	1000a09c <_dtoa_r+0x2c>
1000a320:	2301      	movs	r3, #1
1000a322:	e7e1      	b.n	1000a2e8 <_dtoa_r+0x278>
1000a324:	2501      	movs	r5, #1
1000a326:	2300      	movs	r3, #0
1000a328:	9320      	str	r3, [sp, #128]	@ 0x80
1000a32a:	950b      	str	r5, [sp, #44]	@ 0x2c
1000a32c:	f04f 33ff 	mov.w	r3, #4294967295
1000a330:	e9cd 3304 	strd	r3, r3, [sp, #16]
1000a334:	2200      	movs	r2, #0
1000a336:	2312      	movs	r3, #18
1000a338:	e7d1      	b.n	1000a2de <_dtoa_r+0x26e>
1000a33a:	bf00      	nop
1000a33c:	f3af 8000 	nop.w
1000a340:	636f4361 	.word	0x636f4361
1000a344:	3fd287a7 	.word	0x3fd287a7
1000a348:	8b60c8b3 	.word	0x8b60c8b3
1000a34c:	3fc68a28 	.word	0x3fc68a28
1000a350:	509f79fb 	.word	0x509f79fb
1000a354:	3fd34413 	.word	0x3fd34413
1000a358:	10016e31 	.word	0x10016e31
1000a35c:	10016e48 	.word	0x10016e48
1000a360:	7ff00000 	.word	0x7ff00000
1000a364:	10016e2d 	.word	0x10016e2d
1000a368:	10016e24 	.word	0x10016e24
1000a36c:	10016e01 	.word	0x10016e01
1000a370:	3ff80000 	.word	0x3ff80000
1000a374:	10016f38 	.word	0x10016f38
1000a378:	10016ea1 	.word	0x10016ea1
1000a37c:	2301      	movs	r3, #1
1000a37e:	930b      	str	r3, [sp, #44]	@ 0x2c
1000a380:	e7d4      	b.n	1000a32c <_dtoa_r+0x2bc>
1000a382:	9b21      	ldr	r3, [sp, #132]	@ 0x84
1000a384:	e9cd 3304 	strd	r3, r3, [sp, #16]
1000a388:	e7b7      	b.n	1000a2fa <_dtoa_r+0x28a>
1000a38a:	3101      	adds	r1, #1
1000a38c:	0052      	lsls	r2, r2, #1
1000a38e:	e7b7      	b.n	1000a300 <_dtoa_r+0x290>
1000a390:	69e3      	ldr	r3, [r4, #28]
1000a392:	9a03      	ldr	r2, [sp, #12]
1000a394:	601a      	str	r2, [r3, #0]
1000a396:	9b05      	ldr	r3, [sp, #20]
1000a398:	2b0e      	cmp	r3, #14
1000a39a:	f200 80a8 	bhi.w	1000a4ee <_dtoa_r+0x47e>
1000a39e:	2d00      	cmp	r5, #0
1000a3a0:	f000 80a5 	beq.w	1000a4ee <_dtoa_r+0x47e>
1000a3a4:	f1bb 0f00 	cmp.w	fp, #0
1000a3a8:	dd38      	ble.n	1000a41c <_dtoa_r+0x3ac>
1000a3aa:	4bc0      	ldr	r3, [pc, #768]	@ (1000a6ac <_dtoa_r+0x63c>)
1000a3ac:	f00b 020f 	and.w	r2, fp, #15
1000a3b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1000a3b4:	f41b 7f80 	tst.w	fp, #256	@ 0x100
1000a3b8:	e9d3 6700 	ldrd	r6, r7, [r3]
1000a3bc:	ea4f 182b 	mov.w	r8, fp, asr #4
1000a3c0:	d019      	beq.n	1000a3f6 <_dtoa_r+0x386>
1000a3c2:	4bbb      	ldr	r3, [pc, #748]	@ (1000a6b0 <_dtoa_r+0x640>)
1000a3c4:	ec51 0b18 	vmov	r0, r1, d8
1000a3c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
1000a3cc:	f7fe fa2c 	bl	10008828 <__aeabi_ddiv>
1000a3d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
1000a3d4:	f008 080f 	and.w	r8, r8, #15
1000a3d8:	2503      	movs	r5, #3
1000a3da:	f8df 92d4 	ldr.w	r9, [pc, #724]	@ 1000a6b0 <_dtoa_r+0x640>
1000a3de:	f1b8 0f00 	cmp.w	r8, #0
1000a3e2:	d10a      	bne.n	1000a3fa <_dtoa_r+0x38a>
1000a3e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
1000a3e8:	4632      	mov	r2, r6
1000a3ea:	463b      	mov	r3, r7
1000a3ec:	f7fe fa1c 	bl	10008828 <__aeabi_ddiv>
1000a3f0:	e9cd 0106 	strd	r0, r1, [sp, #24]
1000a3f4:	e02b      	b.n	1000a44e <_dtoa_r+0x3de>
1000a3f6:	2502      	movs	r5, #2
1000a3f8:	e7ef      	b.n	1000a3da <_dtoa_r+0x36a>
1000a3fa:	f018 0f01 	tst.w	r8, #1
1000a3fe:	d008      	beq.n	1000a412 <_dtoa_r+0x3a2>
1000a400:	4630      	mov	r0, r6
1000a402:	4639      	mov	r1, r7
1000a404:	e9d9 2300 	ldrd	r2, r3, [r9]
1000a408:	f7fe f8e4 	bl	100085d4 <__aeabi_dmul>
1000a40c:	3501      	adds	r5, #1
1000a40e:	4606      	mov	r6, r0
1000a410:	460f      	mov	r7, r1
1000a412:	ea4f 0868 	mov.w	r8, r8, asr #1
1000a416:	f109 0908 	add.w	r9, r9, #8
1000a41a:	e7e0      	b.n	1000a3de <_dtoa_r+0x36e>
1000a41c:	f000 809f 	beq.w	1000a55e <_dtoa_r+0x4ee>
1000a420:	f1cb 0600 	rsb	r6, fp, #0
1000a424:	4ba1      	ldr	r3, [pc, #644]	@ (1000a6ac <_dtoa_r+0x63c>)
1000a426:	4fa2      	ldr	r7, [pc, #648]	@ (1000a6b0 <_dtoa_r+0x640>)
1000a428:	f006 020f 	and.w	r2, r6, #15
1000a42c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
1000a430:	e9d3 2300 	ldrd	r2, r3, [r3]
1000a434:	ec51 0b18 	vmov	r0, r1, d8
1000a438:	f7fe f8cc 	bl	100085d4 <__aeabi_dmul>
1000a43c:	e9cd 0106 	strd	r0, r1, [sp, #24]
1000a440:	1136      	asrs	r6, r6, #4
1000a442:	2300      	movs	r3, #0
1000a444:	2502      	movs	r5, #2
1000a446:	2e00      	cmp	r6, #0
1000a448:	d17e      	bne.n	1000a548 <_dtoa_r+0x4d8>
1000a44a:	2b00      	cmp	r3, #0
1000a44c:	d1d0      	bne.n	1000a3f0 <_dtoa_r+0x380>
1000a44e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
1000a450:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
1000a454:	2b00      	cmp	r3, #0
1000a456:	f000 8084 	beq.w	1000a562 <_dtoa_r+0x4f2>
1000a45a:	4b96      	ldr	r3, [pc, #600]	@ (1000a6b4 <_dtoa_r+0x644>)
1000a45c:	2200      	movs	r2, #0
1000a45e:	4640      	mov	r0, r8
1000a460:	4649      	mov	r1, r9
1000a462:	f7fe fb29 	bl	10008ab8 <__aeabi_dcmplt>
1000a466:	2800      	cmp	r0, #0
1000a468:	d07b      	beq.n	1000a562 <_dtoa_r+0x4f2>
1000a46a:	9b05      	ldr	r3, [sp, #20]
1000a46c:	2b00      	cmp	r3, #0
1000a46e:	d078      	beq.n	1000a562 <_dtoa_r+0x4f2>
1000a470:	9b04      	ldr	r3, [sp, #16]
1000a472:	2b00      	cmp	r3, #0
1000a474:	dd39      	ble.n	1000a4ea <_dtoa_r+0x47a>
1000a476:	4b90      	ldr	r3, [pc, #576]	@ (1000a6b8 <_dtoa_r+0x648>)
1000a478:	2200      	movs	r2, #0
1000a47a:	4640      	mov	r0, r8
1000a47c:	4649      	mov	r1, r9
1000a47e:	f7fe f8a9 	bl	100085d4 <__aeabi_dmul>
1000a482:	e9cd 0106 	strd	r0, r1, [sp, #24]
1000a486:	9e04      	ldr	r6, [sp, #16]
1000a488:	f10b 37ff 	add.w	r7, fp, #4294967295
1000a48c:	3501      	adds	r5, #1
1000a48e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
1000a492:	4628      	mov	r0, r5
1000a494:	f7fe f834 	bl	10008500 <__aeabi_i2d>
1000a498:	4642      	mov	r2, r8
1000a49a:	464b      	mov	r3, r9
1000a49c:	f7fe f89a 	bl	100085d4 <__aeabi_dmul>
1000a4a0:	4b86      	ldr	r3, [pc, #536]	@ (1000a6bc <_dtoa_r+0x64c>)
1000a4a2:	2200      	movs	r2, #0
1000a4a4:	f7fd fee0 	bl	10008268 <__adddf3>
1000a4a8:	f1a1 7350 	sub.w	r3, r1, #54525952	@ 0x3400000
1000a4ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
1000a4b0:	9307      	str	r3, [sp, #28]
1000a4b2:	2e00      	cmp	r6, #0
1000a4b4:	d158      	bne.n	1000a568 <_dtoa_r+0x4f8>
1000a4b6:	4b82      	ldr	r3, [pc, #520]	@ (1000a6c0 <_dtoa_r+0x650>)
1000a4b8:	2200      	movs	r2, #0
1000a4ba:	4640      	mov	r0, r8
1000a4bc:	4649      	mov	r1, r9
1000a4be:	f7fd fed1 	bl	10008264 <__aeabi_dsub>
1000a4c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1000a4c6:	4680      	mov	r8, r0
1000a4c8:	4689      	mov	r9, r1
1000a4ca:	f7fe fb13 	bl	10008af4 <__aeabi_dcmpgt>
1000a4ce:	2800      	cmp	r0, #0
1000a4d0:	f040 8297 	bne.w	1000aa02 <_dtoa_r+0x992>
1000a4d4:	e9dd 2106 	ldrd	r2, r1, [sp, #24]
1000a4d8:	4640      	mov	r0, r8
1000a4da:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
1000a4de:	4649      	mov	r1, r9
1000a4e0:	f7fe faea 	bl	10008ab8 <__aeabi_dcmplt>
1000a4e4:	2800      	cmp	r0, #0
1000a4e6:	f040 828a 	bne.w	1000a9fe <_dtoa_r+0x98e>
1000a4ea:	ed8d 8b06 	vstr	d8, [sp, #24]
1000a4ee:	9b11      	ldr	r3, [sp, #68]	@ 0x44
1000a4f0:	2b00      	cmp	r3, #0
1000a4f2:	f2c0 814e 	blt.w	1000a792 <_dtoa_r+0x722>
1000a4f6:	f1bb 0f0e 	cmp.w	fp, #14
1000a4fa:	f300 814a 	bgt.w	1000a792 <_dtoa_r+0x722>
1000a4fe:	4b6b      	ldr	r3, [pc, #428]	@ (1000a6ac <_dtoa_r+0x63c>)
1000a500:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
1000a504:	e9d3 8900 	ldrd	r8, r9, [r3]
1000a508:	9b21      	ldr	r3, [sp, #132]	@ 0x84
1000a50a:	2b00      	cmp	r3, #0
1000a50c:	f280 80dc 	bge.w	1000a6c8 <_dtoa_r+0x658>
1000a510:	9b05      	ldr	r3, [sp, #20]
1000a512:	2b00      	cmp	r3, #0
1000a514:	f300 80d8 	bgt.w	1000a6c8 <_dtoa_r+0x658>
1000a518:	f040 8270 	bne.w	1000a9fc <_dtoa_r+0x98c>
1000a51c:	4b68      	ldr	r3, [pc, #416]	@ (1000a6c0 <_dtoa_r+0x650>)
1000a51e:	2200      	movs	r2, #0
1000a520:	4640      	mov	r0, r8
1000a522:	4649      	mov	r1, r9
1000a524:	f7fe f856 	bl	100085d4 <__aeabi_dmul>
1000a528:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
1000a52c:	f7fe fad8 	bl	10008ae0 <__aeabi_dcmpge>
1000a530:	9e05      	ldr	r6, [sp, #20]
1000a532:	4637      	mov	r7, r6
1000a534:	2800      	cmp	r0, #0
1000a536:	f040 8246 	bne.w	1000a9c6 <_dtoa_r+0x956>
1000a53a:	9d03      	ldr	r5, [sp, #12]
1000a53c:	2331      	movs	r3, #49	@ 0x31
1000a53e:	f805 3b01 	strb.w	r3, [r5], #1
1000a542:	f10b 0b01 	add.w	fp, fp, #1
1000a546:	e242      	b.n	1000a9ce <_dtoa_r+0x95e>
1000a548:	07f2      	lsls	r2, r6, #31
1000a54a:	d505      	bpl.n	1000a558 <_dtoa_r+0x4e8>
1000a54c:	e9d7 2300 	ldrd	r2, r3, [r7]
1000a550:	f7fe f840 	bl	100085d4 <__aeabi_dmul>
1000a554:	3501      	adds	r5, #1
1000a556:	2301      	movs	r3, #1
1000a558:	1076      	asrs	r6, r6, #1
1000a55a:	3708      	adds	r7, #8
1000a55c:	e773      	b.n	1000a446 <_dtoa_r+0x3d6>
1000a55e:	2502      	movs	r5, #2
1000a560:	e775      	b.n	1000a44e <_dtoa_r+0x3de>
1000a562:	9e05      	ldr	r6, [sp, #20]
1000a564:	465f      	mov	r7, fp
1000a566:	e792      	b.n	1000a48e <_dtoa_r+0x41e>
1000a568:	9903      	ldr	r1, [sp, #12]
1000a56a:	4b50      	ldr	r3, [pc, #320]	@ (1000a6ac <_dtoa_r+0x63c>)
1000a56c:	ed9d 7b06 	vldr	d7, [sp, #24]
1000a570:	4431      	add	r1, r6
1000a572:	9106      	str	r1, [sp, #24]
1000a574:	990b      	ldr	r1, [sp, #44]	@ 0x2c
1000a576:	eeb0 9a47 	vmov.f32	s18, s14
1000a57a:	eef0 9a67 	vmov.f32	s19, s15
1000a57e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
1000a582:	e953 2302 	ldrd	r2, r3, [r3, #-8]
1000a586:	2900      	cmp	r1, #0
1000a588:	d044      	beq.n	1000a614 <_dtoa_r+0x5a4>
1000a58a:	494e      	ldr	r1, [pc, #312]	@ (1000a6c4 <_dtoa_r+0x654>)
1000a58c:	2000      	movs	r0, #0
1000a58e:	f7fe f94b 	bl	10008828 <__aeabi_ddiv>
1000a592:	ec53 2b19 	vmov	r2, r3, d9
1000a596:	f7fd fe65 	bl	10008264 <__aeabi_dsub>
1000a59a:	9d03      	ldr	r5, [sp, #12]
1000a59c:	ec41 0b19 	vmov	d9, r0, r1
1000a5a0:	4649      	mov	r1, r9
1000a5a2:	4640      	mov	r0, r8
1000a5a4:	f7fe fac6 	bl	10008b34 <__aeabi_d2iz>
1000a5a8:	4606      	mov	r6, r0
1000a5aa:	f7fd ffa9 	bl	10008500 <__aeabi_i2d>
1000a5ae:	4602      	mov	r2, r0
1000a5b0:	460b      	mov	r3, r1
1000a5b2:	4640      	mov	r0, r8
1000a5b4:	4649      	mov	r1, r9
1000a5b6:	f7fd fe55 	bl	10008264 <__aeabi_dsub>
1000a5ba:	3630      	adds	r6, #48	@ 0x30
1000a5bc:	f805 6b01 	strb.w	r6, [r5], #1
1000a5c0:	ec53 2b19 	vmov	r2, r3, d9
1000a5c4:	4680      	mov	r8, r0
1000a5c6:	4689      	mov	r9, r1
1000a5c8:	f7fe fa76 	bl	10008ab8 <__aeabi_dcmplt>
1000a5cc:	2800      	cmp	r0, #0
1000a5ce:	d164      	bne.n	1000a69a <_dtoa_r+0x62a>
1000a5d0:	4642      	mov	r2, r8
1000a5d2:	464b      	mov	r3, r9
1000a5d4:	4937      	ldr	r1, [pc, #220]	@ (1000a6b4 <_dtoa_r+0x644>)
1000a5d6:	2000      	movs	r0, #0
1000a5d8:	f7fd fe44 	bl	10008264 <__aeabi_dsub>
1000a5dc:	ec53 2b19 	vmov	r2, r3, d9
1000a5e0:	f7fe fa6a 	bl	10008ab8 <__aeabi_dcmplt>
1000a5e4:	2800      	cmp	r0, #0
1000a5e6:	f040 80b6 	bne.w	1000a756 <_dtoa_r+0x6e6>
1000a5ea:	9b06      	ldr	r3, [sp, #24]
1000a5ec:	429d      	cmp	r5, r3
1000a5ee:	f43f af7c 	beq.w	1000a4ea <_dtoa_r+0x47a>
1000a5f2:	4b31      	ldr	r3, [pc, #196]	@ (1000a6b8 <_dtoa_r+0x648>)
1000a5f4:	ec51 0b19 	vmov	r0, r1, d9
1000a5f8:	2200      	movs	r2, #0
1000a5fa:	f7fd ffeb 	bl	100085d4 <__aeabi_dmul>
1000a5fe:	4b2e      	ldr	r3, [pc, #184]	@ (1000a6b8 <_dtoa_r+0x648>)
1000a600:	ec41 0b19 	vmov	d9, r0, r1
1000a604:	2200      	movs	r2, #0
1000a606:	4640      	mov	r0, r8
1000a608:	4649      	mov	r1, r9
1000a60a:	f7fd ffe3 	bl	100085d4 <__aeabi_dmul>
1000a60e:	4680      	mov	r8, r0
1000a610:	4689      	mov	r9, r1
1000a612:	e7c5      	b.n	1000a5a0 <_dtoa_r+0x530>
1000a614:	ec51 0b17 	vmov	r0, r1, d7
1000a618:	f7fd ffdc 	bl	100085d4 <__aeabi_dmul>
1000a61c:	9b06      	ldr	r3, [sp, #24]
1000a61e:	9d03      	ldr	r5, [sp, #12]
1000a620:	930f      	str	r3, [sp, #60]	@ 0x3c
1000a622:	ec41 0b19 	vmov	d9, r0, r1
1000a626:	4649      	mov	r1, r9
1000a628:	4640      	mov	r0, r8
1000a62a:	f7fe fa83 	bl	10008b34 <__aeabi_d2iz>
1000a62e:	4606      	mov	r6, r0
1000a630:	f7fd ff66 	bl	10008500 <__aeabi_i2d>
1000a634:	3630      	adds	r6, #48	@ 0x30
1000a636:	4602      	mov	r2, r0
1000a638:	460b      	mov	r3, r1
1000a63a:	4640      	mov	r0, r8
1000a63c:	4649      	mov	r1, r9
1000a63e:	f7fd fe11 	bl	10008264 <__aeabi_dsub>
1000a642:	f805 6b01 	strb.w	r6, [r5], #1
1000a646:	9b06      	ldr	r3, [sp, #24]
1000a648:	429d      	cmp	r5, r3
1000a64a:	4680      	mov	r8, r0
1000a64c:	4689      	mov	r9, r1
1000a64e:	f04f 0200 	mov.w	r2, #0
1000a652:	d124      	bne.n	1000a69e <_dtoa_r+0x62e>
1000a654:	4b1b      	ldr	r3, [pc, #108]	@ (1000a6c4 <_dtoa_r+0x654>)
1000a656:	ec51 0b19 	vmov	r0, r1, d9
1000a65a:	f7fd fe05 	bl	10008268 <__adddf3>
1000a65e:	4602      	mov	r2, r0
1000a660:	460b      	mov	r3, r1
1000a662:	4640      	mov	r0, r8
1000a664:	4649      	mov	r1, r9
1000a666:	f7fe fa45 	bl	10008af4 <__aeabi_dcmpgt>
1000a66a:	2800      	cmp	r0, #0
1000a66c:	d173      	bne.n	1000a756 <_dtoa_r+0x6e6>
1000a66e:	ec53 2b19 	vmov	r2, r3, d9
1000a672:	4914      	ldr	r1, [pc, #80]	@ (1000a6c4 <_dtoa_r+0x654>)
1000a674:	2000      	movs	r0, #0
1000a676:	f7fd fdf5 	bl	10008264 <__aeabi_dsub>
1000a67a:	4602      	mov	r2, r0
1000a67c:	460b      	mov	r3, r1
1000a67e:	4640      	mov	r0, r8
1000a680:	4649      	mov	r1, r9
1000a682:	f7fe fa19 	bl	10008ab8 <__aeabi_dcmplt>
1000a686:	2800      	cmp	r0, #0
1000a688:	f43f af2f 	beq.w	1000a4ea <_dtoa_r+0x47a>
1000a68c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
1000a68e:	1e6b      	subs	r3, r5, #1
1000a690:	930f      	str	r3, [sp, #60]	@ 0x3c
1000a692:	f815 3c01 	ldrb.w	r3, [r5, #-1]
1000a696:	2b30      	cmp	r3, #48	@ 0x30
1000a698:	d0f8      	beq.n	1000a68c <_dtoa_r+0x61c>
1000a69a:	46bb      	mov	fp, r7
1000a69c:	e04a      	b.n	1000a734 <_dtoa_r+0x6c4>
1000a69e:	4b06      	ldr	r3, [pc, #24]	@ (1000a6b8 <_dtoa_r+0x648>)
1000a6a0:	f7fd ff98 	bl	100085d4 <__aeabi_dmul>
1000a6a4:	4680      	mov	r8, r0
1000a6a6:	4689      	mov	r9, r1
1000a6a8:	e7bd      	b.n	1000a626 <_dtoa_r+0x5b6>
1000a6aa:	bf00      	nop
1000a6ac:	10016f38 	.word	0x10016f38
1000a6b0:	10016f10 	.word	0x10016f10
1000a6b4:	3ff00000 	.word	0x3ff00000
1000a6b8:	40240000 	.word	0x40240000
1000a6bc:	401c0000 	.word	0x401c0000
1000a6c0:	40140000 	.word	0x40140000
1000a6c4:	3fe00000 	.word	0x3fe00000
1000a6c8:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
1000a6cc:	9d03      	ldr	r5, [sp, #12]
1000a6ce:	4642      	mov	r2, r8
1000a6d0:	464b      	mov	r3, r9
1000a6d2:	4630      	mov	r0, r6
1000a6d4:	4639      	mov	r1, r7
1000a6d6:	f7fe f8a7 	bl	10008828 <__aeabi_ddiv>
1000a6da:	f7fe fa2b 	bl	10008b34 <__aeabi_d2iz>
1000a6de:	9004      	str	r0, [sp, #16]
1000a6e0:	f7fd ff0e 	bl	10008500 <__aeabi_i2d>
1000a6e4:	4642      	mov	r2, r8
1000a6e6:	464b      	mov	r3, r9
1000a6e8:	f7fd ff74 	bl	100085d4 <__aeabi_dmul>
1000a6ec:	4602      	mov	r2, r0
1000a6ee:	460b      	mov	r3, r1
1000a6f0:	4630      	mov	r0, r6
1000a6f2:	4639      	mov	r1, r7
1000a6f4:	f7fd fdb6 	bl	10008264 <__aeabi_dsub>
1000a6f8:	9e04      	ldr	r6, [sp, #16]
1000a6fa:	9f05      	ldr	r7, [sp, #20]
1000a6fc:	3630      	adds	r6, #48	@ 0x30
1000a6fe:	f805 6b01 	strb.w	r6, [r5], #1
1000a702:	9e03      	ldr	r6, [sp, #12]
1000a704:	1bae      	subs	r6, r5, r6
1000a706:	42b7      	cmp	r7, r6
1000a708:	4602      	mov	r2, r0
1000a70a:	460b      	mov	r3, r1
1000a70c:	d134      	bne.n	1000a778 <_dtoa_r+0x708>
1000a70e:	f7fd fdab 	bl	10008268 <__adddf3>
1000a712:	4642      	mov	r2, r8
1000a714:	464b      	mov	r3, r9
1000a716:	4606      	mov	r6, r0
1000a718:	460f      	mov	r7, r1
1000a71a:	f7fe f9eb 	bl	10008af4 <__aeabi_dcmpgt>
1000a71e:	b9c8      	cbnz	r0, 1000a754 <_dtoa_r+0x6e4>
1000a720:	4642      	mov	r2, r8
1000a722:	464b      	mov	r3, r9
1000a724:	4630      	mov	r0, r6
1000a726:	4639      	mov	r1, r7
1000a728:	f7fe f9bc 	bl	10008aa4 <__aeabi_dcmpeq>
1000a72c:	b110      	cbz	r0, 1000a734 <_dtoa_r+0x6c4>
1000a72e:	9b04      	ldr	r3, [sp, #16]
1000a730:	07db      	lsls	r3, r3, #31
1000a732:	d40f      	bmi.n	1000a754 <_dtoa_r+0x6e4>
1000a734:	4651      	mov	r1, sl
1000a736:	4620      	mov	r0, r4
1000a738:	f000 fb18 	bl	1000ad6c <_Bfree>
1000a73c:	2300      	movs	r3, #0
1000a73e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
1000a740:	702b      	strb	r3, [r5, #0]
1000a742:	f10b 0301 	add.w	r3, fp, #1
1000a746:	6013      	str	r3, [r2, #0]
1000a748:	9b24      	ldr	r3, [sp, #144]	@ 0x90
1000a74a:	2b00      	cmp	r3, #0
1000a74c:	f43f acdf 	beq.w	1000a10e <_dtoa_r+0x9e>
1000a750:	601d      	str	r5, [r3, #0]
1000a752:	e4dc      	b.n	1000a10e <_dtoa_r+0x9e>
1000a754:	465f      	mov	r7, fp
1000a756:	462b      	mov	r3, r5
1000a758:	461d      	mov	r5, r3
1000a75a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
1000a75e:	2a39      	cmp	r2, #57	@ 0x39
1000a760:	d106      	bne.n	1000a770 <_dtoa_r+0x700>
1000a762:	9a03      	ldr	r2, [sp, #12]
1000a764:	429a      	cmp	r2, r3
1000a766:	d1f7      	bne.n	1000a758 <_dtoa_r+0x6e8>
1000a768:	9903      	ldr	r1, [sp, #12]
1000a76a:	2230      	movs	r2, #48	@ 0x30
1000a76c:	3701      	adds	r7, #1
1000a76e:	700a      	strb	r2, [r1, #0]
1000a770:	781a      	ldrb	r2, [r3, #0]
1000a772:	3201      	adds	r2, #1
1000a774:	701a      	strb	r2, [r3, #0]
1000a776:	e790      	b.n	1000a69a <_dtoa_r+0x62a>
1000a778:	4ba3      	ldr	r3, [pc, #652]	@ (1000aa08 <_dtoa_r+0x998>)
1000a77a:	2200      	movs	r2, #0
1000a77c:	f7fd ff2a 	bl	100085d4 <__aeabi_dmul>
1000a780:	2200      	movs	r2, #0
1000a782:	2300      	movs	r3, #0
1000a784:	4606      	mov	r6, r0
1000a786:	460f      	mov	r7, r1
1000a788:	f7fe f98c 	bl	10008aa4 <__aeabi_dcmpeq>
1000a78c:	2800      	cmp	r0, #0
1000a78e:	d09e      	beq.n	1000a6ce <_dtoa_r+0x65e>
1000a790:	e7d0      	b.n	1000a734 <_dtoa_r+0x6c4>
1000a792:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
1000a794:	2a00      	cmp	r2, #0
1000a796:	f000 80cb 	beq.w	1000a930 <_dtoa_r+0x8c0>
1000a79a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
1000a79c:	2a01      	cmp	r2, #1
1000a79e:	f300 80ad 	bgt.w	1000a8fc <_dtoa_r+0x88c>
1000a7a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
1000a7a4:	2a00      	cmp	r2, #0
1000a7a6:	f000 80a5 	beq.w	1000a8f4 <_dtoa_r+0x884>
1000a7aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
1000a7ae:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
1000a7b0:	9d08      	ldr	r5, [sp, #32]
1000a7b2:	9a08      	ldr	r2, [sp, #32]
1000a7b4:	441a      	add	r2, r3
1000a7b6:	9208      	str	r2, [sp, #32]
1000a7b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
1000a7ba:	2101      	movs	r1, #1
1000a7bc:	441a      	add	r2, r3
1000a7be:	4620      	mov	r0, r4
1000a7c0:	9209      	str	r2, [sp, #36]	@ 0x24
1000a7c2:	f000 fb89 	bl	1000aed8 <__i2b>
1000a7c6:	4607      	mov	r7, r0
1000a7c8:	b165      	cbz	r5, 1000a7e4 <_dtoa_r+0x774>
1000a7ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
1000a7cc:	2b00      	cmp	r3, #0
1000a7ce:	dd09      	ble.n	1000a7e4 <_dtoa_r+0x774>
1000a7d0:	42ab      	cmp	r3, r5
1000a7d2:	9a08      	ldr	r2, [sp, #32]
1000a7d4:	bfa8      	it	ge
1000a7d6:	462b      	movge	r3, r5
1000a7d8:	1ad2      	subs	r2, r2, r3
1000a7da:	9208      	str	r2, [sp, #32]
1000a7dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
1000a7de:	1aed      	subs	r5, r5, r3
1000a7e0:	1ad3      	subs	r3, r2, r3
1000a7e2:	9309      	str	r3, [sp, #36]	@ 0x24
1000a7e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
1000a7e6:	b1f3      	cbz	r3, 1000a826 <_dtoa_r+0x7b6>
1000a7e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
1000a7ea:	2b00      	cmp	r3, #0
1000a7ec:	f000 80a4 	beq.w	1000a938 <_dtoa_r+0x8c8>
1000a7f0:	2e00      	cmp	r6, #0
1000a7f2:	dd10      	ble.n	1000a816 <_dtoa_r+0x7a6>
1000a7f4:	4639      	mov	r1, r7
1000a7f6:	4632      	mov	r2, r6
1000a7f8:	4620      	mov	r0, r4
1000a7fa:	f000 fc2d 	bl	1000b058 <__pow5mult>
1000a7fe:	4652      	mov	r2, sl
1000a800:	4601      	mov	r1, r0
1000a802:	4607      	mov	r7, r0
1000a804:	4620      	mov	r0, r4
1000a806:	f000 fb7d 	bl	1000af04 <__multiply>
1000a80a:	4651      	mov	r1, sl
1000a80c:	4680      	mov	r8, r0
1000a80e:	4620      	mov	r0, r4
1000a810:	f000 faac 	bl	1000ad6c <_Bfree>
1000a814:	46c2      	mov	sl, r8
1000a816:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
1000a818:	1b9a      	subs	r2, r3, r6
1000a81a:	d004      	beq.n	1000a826 <_dtoa_r+0x7b6>
1000a81c:	4651      	mov	r1, sl
1000a81e:	4620      	mov	r0, r4
1000a820:	f000 fc1a 	bl	1000b058 <__pow5mult>
1000a824:	4682      	mov	sl, r0
1000a826:	2101      	movs	r1, #1
1000a828:	4620      	mov	r0, r4
1000a82a:	f000 fb55 	bl	1000aed8 <__i2b>
1000a82e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
1000a830:	2b00      	cmp	r3, #0
1000a832:	4606      	mov	r6, r0
1000a834:	f340 8082 	ble.w	1000a93c <_dtoa_r+0x8cc>
1000a838:	461a      	mov	r2, r3
1000a83a:	4601      	mov	r1, r0
1000a83c:	4620      	mov	r0, r4
1000a83e:	f000 fc0b 	bl	1000b058 <__pow5mult>
1000a842:	9b20      	ldr	r3, [sp, #128]	@ 0x80
1000a844:	2b01      	cmp	r3, #1
1000a846:	4606      	mov	r6, r0
1000a848:	dd7b      	ble.n	1000a942 <_dtoa_r+0x8d2>
1000a84a:	f04f 0800 	mov.w	r8, #0
1000a84e:	6933      	ldr	r3, [r6, #16]
1000a850:	eb06 0383 	add.w	r3, r6, r3, lsl #2
1000a854:	6918      	ldr	r0, [r3, #16]
1000a856:	f000 faf1 	bl	1000ae3c <__hi0bits>
1000a85a:	f1c0 0020 	rsb	r0, r0, #32
1000a85e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
1000a860:	4418      	add	r0, r3
1000a862:	f010 001f 	ands.w	r0, r0, #31
1000a866:	f000 8095 	beq.w	1000a994 <_dtoa_r+0x924>
1000a86a:	f1c0 0320 	rsb	r3, r0, #32
1000a86e:	2b04      	cmp	r3, #4
1000a870:	f340 8086 	ble.w	1000a980 <_dtoa_r+0x910>
1000a874:	9b08      	ldr	r3, [sp, #32]
1000a876:	f1c0 001c 	rsb	r0, r0, #28
1000a87a:	4403      	add	r3, r0
1000a87c:	9308      	str	r3, [sp, #32]
1000a87e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
1000a880:	4403      	add	r3, r0
1000a882:	4405      	add	r5, r0
1000a884:	9309      	str	r3, [sp, #36]	@ 0x24
1000a886:	9b08      	ldr	r3, [sp, #32]
1000a888:	2b00      	cmp	r3, #0
1000a88a:	dd05      	ble.n	1000a898 <_dtoa_r+0x828>
1000a88c:	4651      	mov	r1, sl
1000a88e:	461a      	mov	r2, r3
1000a890:	4620      	mov	r0, r4
1000a892:	f000 fc3b 	bl	1000b10c <__lshift>
1000a896:	4682      	mov	sl, r0
1000a898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
1000a89a:	2b00      	cmp	r3, #0
1000a89c:	dd05      	ble.n	1000a8aa <_dtoa_r+0x83a>
1000a89e:	4631      	mov	r1, r6
1000a8a0:	461a      	mov	r2, r3
1000a8a2:	4620      	mov	r0, r4
1000a8a4:	f000 fc32 	bl	1000b10c <__lshift>
1000a8a8:	4606      	mov	r6, r0
1000a8aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
1000a8ac:	2b00      	cmp	r3, #0
1000a8ae:	d073      	beq.n	1000a998 <_dtoa_r+0x928>
1000a8b0:	4631      	mov	r1, r6
1000a8b2:	4650      	mov	r0, sl
1000a8b4:	f000 fc96 	bl	1000b1e4 <__mcmp>
1000a8b8:	2800      	cmp	r0, #0
1000a8ba:	da6d      	bge.n	1000a998 <_dtoa_r+0x928>
1000a8bc:	2300      	movs	r3, #0
1000a8be:	4651      	mov	r1, sl
1000a8c0:	220a      	movs	r2, #10
1000a8c2:	4620      	mov	r0, r4
1000a8c4:	f000 fa74 	bl	1000adb0 <__multadd>
1000a8c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
1000a8ca:	f10b 3bff 	add.w	fp, fp, #4294967295
1000a8ce:	4682      	mov	sl, r0
1000a8d0:	2b00      	cmp	r3, #0
1000a8d2:	f000 81b0 	beq.w	1000ac36 <_dtoa_r+0xbc6>
1000a8d6:	2300      	movs	r3, #0
1000a8d8:	4639      	mov	r1, r7
1000a8da:	220a      	movs	r2, #10
1000a8dc:	4620      	mov	r0, r4
1000a8de:	f000 fa67 	bl	1000adb0 <__multadd>
1000a8e2:	9b04      	ldr	r3, [sp, #16]
1000a8e4:	2b00      	cmp	r3, #0
1000a8e6:	4607      	mov	r7, r0
1000a8e8:	f300 8096 	bgt.w	1000aa18 <_dtoa_r+0x9a8>
1000a8ec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
1000a8ee:	2b02      	cmp	r3, #2
1000a8f0:	dc5a      	bgt.n	1000a9a8 <_dtoa_r+0x938>
1000a8f2:	e091      	b.n	1000aa18 <_dtoa_r+0x9a8>
1000a8f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
1000a8f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
1000a8fa:	e758      	b.n	1000a7ae <_dtoa_r+0x73e>
1000a8fc:	9b05      	ldr	r3, [sp, #20]
1000a8fe:	1e5e      	subs	r6, r3, #1
1000a900:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
1000a902:	42b3      	cmp	r3, r6
1000a904:	bfbf      	itttt	lt
1000a906:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
1000a908:	9a0c      	ldrlt	r2, [sp, #48]	@ 0x30
1000a90a:	960a      	strlt	r6, [sp, #40]	@ 0x28
1000a90c:	1af3      	sublt	r3, r6, r3
1000a90e:	bfb4      	ite	lt
1000a910:	18d2      	addlt	r2, r2, r3
1000a912:	1b9e      	subge	r6, r3, r6
1000a914:	9b05      	ldr	r3, [sp, #20]
1000a916:	bfbc      	itt	lt
1000a918:	920c      	strlt	r2, [sp, #48]	@ 0x30
1000a91a:	2600      	movlt	r6, #0
1000a91c:	2b00      	cmp	r3, #0
1000a91e:	bfb9      	ittee	lt
1000a920:	9b08      	ldrlt	r3, [sp, #32]
1000a922:	9a05      	ldrlt	r2, [sp, #20]
1000a924:	9d08      	ldrge	r5, [sp, #32]
1000a926:	9b05      	ldrge	r3, [sp, #20]
1000a928:	bfbc      	itt	lt
1000a92a:	1a9d      	sublt	r5, r3, r2
1000a92c:	2300      	movlt	r3, #0
1000a92e:	e740      	b.n	1000a7b2 <_dtoa_r+0x742>
1000a930:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
1000a932:	9d08      	ldr	r5, [sp, #32]
1000a934:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
1000a936:	e747      	b.n	1000a7c8 <_dtoa_r+0x758>
1000a938:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
1000a93a:	e76f      	b.n	1000a81c <_dtoa_r+0x7ac>
1000a93c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
1000a93e:	2b01      	cmp	r3, #1
1000a940:	dc19      	bgt.n	1000a976 <_dtoa_r+0x906>
1000a942:	9b06      	ldr	r3, [sp, #24]
1000a944:	b9bb      	cbnz	r3, 1000a976 <_dtoa_r+0x906>
1000a946:	9b07      	ldr	r3, [sp, #28]
1000a948:	f3c3 0313 	ubfx	r3, r3, #0, #20
1000a94c:	b99b      	cbnz	r3, 1000a976 <_dtoa_r+0x906>
1000a94e:	9b07      	ldr	r3, [sp, #28]
1000a950:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
1000a954:	0d1b      	lsrs	r3, r3, #20
1000a956:	051b      	lsls	r3, r3, #20
1000a958:	b183      	cbz	r3, 1000a97c <_dtoa_r+0x90c>
1000a95a:	9b08      	ldr	r3, [sp, #32]
1000a95c:	3301      	adds	r3, #1
1000a95e:	9308      	str	r3, [sp, #32]
1000a960:	9b09      	ldr	r3, [sp, #36]	@ 0x24
1000a962:	3301      	adds	r3, #1
1000a964:	9309      	str	r3, [sp, #36]	@ 0x24
1000a966:	f04f 0801 	mov.w	r8, #1
1000a96a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
1000a96c:	2b00      	cmp	r3, #0
1000a96e:	f47f af6e 	bne.w	1000a84e <_dtoa_r+0x7de>
1000a972:	2001      	movs	r0, #1
1000a974:	e773      	b.n	1000a85e <_dtoa_r+0x7ee>
1000a976:	f04f 0800 	mov.w	r8, #0
1000a97a:	e7f6      	b.n	1000a96a <_dtoa_r+0x8fa>
1000a97c:	4698      	mov	r8, r3
1000a97e:	e7f4      	b.n	1000a96a <_dtoa_r+0x8fa>
1000a980:	d081      	beq.n	1000a886 <_dtoa_r+0x816>
1000a982:	9a08      	ldr	r2, [sp, #32]
1000a984:	331c      	adds	r3, #28
1000a986:	441a      	add	r2, r3
1000a988:	9208      	str	r2, [sp, #32]
1000a98a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
1000a98c:	441a      	add	r2, r3
1000a98e:	441d      	add	r5, r3
1000a990:	9209      	str	r2, [sp, #36]	@ 0x24
1000a992:	e778      	b.n	1000a886 <_dtoa_r+0x816>
1000a994:	4603      	mov	r3, r0
1000a996:	e7f4      	b.n	1000a982 <_dtoa_r+0x912>
1000a998:	9b05      	ldr	r3, [sp, #20]
1000a99a:	2b00      	cmp	r3, #0
1000a99c:	dc36      	bgt.n	1000aa0c <_dtoa_r+0x99c>
1000a99e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
1000a9a0:	2b02      	cmp	r3, #2
1000a9a2:	dd33      	ble.n	1000aa0c <_dtoa_r+0x99c>
1000a9a4:	9b05      	ldr	r3, [sp, #20]
1000a9a6:	9304      	str	r3, [sp, #16]
1000a9a8:	9b04      	ldr	r3, [sp, #16]
1000a9aa:	b963      	cbnz	r3, 1000a9c6 <_dtoa_r+0x956>
1000a9ac:	4631      	mov	r1, r6
1000a9ae:	2205      	movs	r2, #5
1000a9b0:	4620      	mov	r0, r4
1000a9b2:	f000 f9fd 	bl	1000adb0 <__multadd>
1000a9b6:	4601      	mov	r1, r0
1000a9b8:	4606      	mov	r6, r0
1000a9ba:	4650      	mov	r0, sl
1000a9bc:	f000 fc12 	bl	1000b1e4 <__mcmp>
1000a9c0:	2800      	cmp	r0, #0
1000a9c2:	f73f adba 	bgt.w	1000a53a <_dtoa_r+0x4ca>
1000a9c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
1000a9c8:	9d03      	ldr	r5, [sp, #12]
1000a9ca:	ea6f 0b03 	mvn.w	fp, r3
1000a9ce:	f04f 0800 	mov.w	r8, #0
1000a9d2:	4631      	mov	r1, r6
1000a9d4:	4620      	mov	r0, r4
1000a9d6:	f000 f9c9 	bl	1000ad6c <_Bfree>
1000a9da:	2f00      	cmp	r7, #0
1000a9dc:	f43f aeaa 	beq.w	1000a734 <_dtoa_r+0x6c4>
1000a9e0:	f1b8 0f00 	cmp.w	r8, #0
1000a9e4:	d005      	beq.n	1000a9f2 <_dtoa_r+0x982>
1000a9e6:	45b8      	cmp	r8, r7
1000a9e8:	d003      	beq.n	1000a9f2 <_dtoa_r+0x982>
1000a9ea:	4641      	mov	r1, r8
1000a9ec:	4620      	mov	r0, r4
1000a9ee:	f000 f9bd 	bl	1000ad6c <_Bfree>
1000a9f2:	4639      	mov	r1, r7
1000a9f4:	4620      	mov	r0, r4
1000a9f6:	f000 f9b9 	bl	1000ad6c <_Bfree>
1000a9fa:	e69b      	b.n	1000a734 <_dtoa_r+0x6c4>
1000a9fc:	2600      	movs	r6, #0
1000a9fe:	4637      	mov	r7, r6
1000aa00:	e7e1      	b.n	1000a9c6 <_dtoa_r+0x956>
1000aa02:	46bb      	mov	fp, r7
1000aa04:	4637      	mov	r7, r6
1000aa06:	e598      	b.n	1000a53a <_dtoa_r+0x4ca>
1000aa08:	40240000 	.word	0x40240000
1000aa0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
1000aa0e:	2b00      	cmp	r3, #0
1000aa10:	f000 80c8 	beq.w	1000aba4 <_dtoa_r+0xb34>
1000aa14:	9b05      	ldr	r3, [sp, #20]
1000aa16:	9304      	str	r3, [sp, #16]
1000aa18:	2d00      	cmp	r5, #0
1000aa1a:	dd05      	ble.n	1000aa28 <_dtoa_r+0x9b8>
1000aa1c:	4639      	mov	r1, r7
1000aa1e:	462a      	mov	r2, r5
1000aa20:	4620      	mov	r0, r4
1000aa22:	f000 fb73 	bl	1000b10c <__lshift>
1000aa26:	4607      	mov	r7, r0
1000aa28:	f1b8 0f00 	cmp.w	r8, #0
1000aa2c:	d05b      	beq.n	1000aae6 <_dtoa_r+0xa76>
1000aa2e:	6879      	ldr	r1, [r7, #4]
1000aa30:	4620      	mov	r0, r4
1000aa32:	f000 f95b 	bl	1000acec <_Balloc>
1000aa36:	4605      	mov	r5, r0
1000aa38:	b928      	cbnz	r0, 1000aa46 <_dtoa_r+0x9d6>
1000aa3a:	4b83      	ldr	r3, [pc, #524]	@ (1000ac48 <_dtoa_r+0xbd8>)
1000aa3c:	4602      	mov	r2, r0
1000aa3e:	f240 21ef 	movw	r1, #751	@ 0x2ef
1000aa42:	f7ff bb2b 	b.w	1000a09c <_dtoa_r+0x2c>
1000aa46:	693a      	ldr	r2, [r7, #16]
1000aa48:	3202      	adds	r2, #2
1000aa4a:	0092      	lsls	r2, r2, #2
1000aa4c:	f107 010c 	add.w	r1, r7, #12
1000aa50:	300c      	adds	r0, #12
1000aa52:	f7ff fa6d 	bl	10009f30 <memcpy>
1000aa56:	2201      	movs	r2, #1
1000aa58:	4629      	mov	r1, r5
1000aa5a:	4620      	mov	r0, r4
1000aa5c:	f000 fb56 	bl	1000b10c <__lshift>
1000aa60:	9b03      	ldr	r3, [sp, #12]
1000aa62:	3301      	adds	r3, #1
1000aa64:	9305      	str	r3, [sp, #20]
1000aa66:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
1000aa6a:	4413      	add	r3, r2
1000aa6c:	930a      	str	r3, [sp, #40]	@ 0x28
1000aa6e:	9b06      	ldr	r3, [sp, #24]
1000aa70:	f003 0301 	and.w	r3, r3, #1
1000aa74:	46b8      	mov	r8, r7
1000aa76:	9309      	str	r3, [sp, #36]	@ 0x24
1000aa78:	4607      	mov	r7, r0
1000aa7a:	9b05      	ldr	r3, [sp, #20]
1000aa7c:	4631      	mov	r1, r6
1000aa7e:	3b01      	subs	r3, #1
1000aa80:	4650      	mov	r0, sl
1000aa82:	9304      	str	r3, [sp, #16]
1000aa84:	f7ff fa6a 	bl	10009f5c <quorem>
1000aa88:	4641      	mov	r1, r8
1000aa8a:	9006      	str	r0, [sp, #24]
1000aa8c:	f100 0930 	add.w	r9, r0, #48	@ 0x30
1000aa90:	4650      	mov	r0, sl
1000aa92:	f000 fba7 	bl	1000b1e4 <__mcmp>
1000aa96:	463a      	mov	r2, r7
1000aa98:	9008      	str	r0, [sp, #32]
1000aa9a:	4631      	mov	r1, r6
1000aa9c:	4620      	mov	r0, r4
1000aa9e:	f000 fbbd 	bl	1000b21c <__mdiff>
1000aaa2:	68c2      	ldr	r2, [r0, #12]
1000aaa4:	4605      	mov	r5, r0
1000aaa6:	bb02      	cbnz	r2, 1000aaea <_dtoa_r+0xa7a>
1000aaa8:	4601      	mov	r1, r0
1000aaaa:	4650      	mov	r0, sl
1000aaac:	f000 fb9a 	bl	1000b1e4 <__mcmp>
1000aab0:	4602      	mov	r2, r0
1000aab2:	4629      	mov	r1, r5
1000aab4:	4620      	mov	r0, r4
1000aab6:	920b      	str	r2, [sp, #44]	@ 0x2c
1000aab8:	f000 f958 	bl	1000ad6c <_Bfree>
1000aabc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
1000aabe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
1000aac0:	9d05      	ldr	r5, [sp, #20]
1000aac2:	ea43 0102 	orr.w	r1, r3, r2
1000aac6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
1000aac8:	4319      	orrs	r1, r3
1000aaca:	d110      	bne.n	1000aaee <_dtoa_r+0xa7e>
1000aacc:	f1b9 0f39 	cmp.w	r9, #57	@ 0x39
1000aad0:	d029      	beq.n	1000ab26 <_dtoa_r+0xab6>
1000aad2:	9b08      	ldr	r3, [sp, #32]
1000aad4:	2b00      	cmp	r3, #0
1000aad6:	dd02      	ble.n	1000aade <_dtoa_r+0xa6e>
1000aad8:	9b06      	ldr	r3, [sp, #24]
1000aada:	f103 0931 	add.w	r9, r3, #49	@ 0x31
1000aade:	9b04      	ldr	r3, [sp, #16]
1000aae0:	f883 9000 	strb.w	r9, [r3]
1000aae4:	e775      	b.n	1000a9d2 <_dtoa_r+0x962>
1000aae6:	4638      	mov	r0, r7
1000aae8:	e7ba      	b.n	1000aa60 <_dtoa_r+0x9f0>
1000aaea:	2201      	movs	r2, #1
1000aaec:	e7e1      	b.n	1000aab2 <_dtoa_r+0xa42>
1000aaee:	9b08      	ldr	r3, [sp, #32]
1000aaf0:	2b00      	cmp	r3, #0
1000aaf2:	db04      	blt.n	1000aafe <_dtoa_r+0xa8e>
1000aaf4:	9920      	ldr	r1, [sp, #128]	@ 0x80
1000aaf6:	430b      	orrs	r3, r1
1000aaf8:	9909      	ldr	r1, [sp, #36]	@ 0x24
1000aafa:	430b      	orrs	r3, r1
1000aafc:	d120      	bne.n	1000ab40 <_dtoa_r+0xad0>
1000aafe:	2a00      	cmp	r2, #0
1000ab00:	dded      	ble.n	1000aade <_dtoa_r+0xa6e>
1000ab02:	4651      	mov	r1, sl
1000ab04:	2201      	movs	r2, #1
1000ab06:	4620      	mov	r0, r4
1000ab08:	f000 fb00 	bl	1000b10c <__lshift>
1000ab0c:	4631      	mov	r1, r6
1000ab0e:	4682      	mov	sl, r0
1000ab10:	f000 fb68 	bl	1000b1e4 <__mcmp>
1000ab14:	2800      	cmp	r0, #0
1000ab16:	dc03      	bgt.n	1000ab20 <_dtoa_r+0xab0>
1000ab18:	d1e1      	bne.n	1000aade <_dtoa_r+0xa6e>
1000ab1a:	f019 0f01 	tst.w	r9, #1
1000ab1e:	d0de      	beq.n	1000aade <_dtoa_r+0xa6e>
1000ab20:	f1b9 0f39 	cmp.w	r9, #57	@ 0x39
1000ab24:	d1d8      	bne.n	1000aad8 <_dtoa_r+0xa68>
1000ab26:	9a04      	ldr	r2, [sp, #16]
1000ab28:	2339      	movs	r3, #57	@ 0x39
1000ab2a:	7013      	strb	r3, [r2, #0]
1000ab2c:	462b      	mov	r3, r5
1000ab2e:	461d      	mov	r5, r3
1000ab30:	3b01      	subs	r3, #1
1000ab32:	f815 2c01 	ldrb.w	r2, [r5, #-1]
1000ab36:	2a39      	cmp	r2, #57	@ 0x39
1000ab38:	d06c      	beq.n	1000ac14 <_dtoa_r+0xba4>
1000ab3a:	3201      	adds	r2, #1
1000ab3c:	701a      	strb	r2, [r3, #0]
1000ab3e:	e748      	b.n	1000a9d2 <_dtoa_r+0x962>
1000ab40:	2a00      	cmp	r2, #0
1000ab42:	dd07      	ble.n	1000ab54 <_dtoa_r+0xae4>
1000ab44:	f1b9 0f39 	cmp.w	r9, #57	@ 0x39
1000ab48:	d0ed      	beq.n	1000ab26 <_dtoa_r+0xab6>
1000ab4a:	9a04      	ldr	r2, [sp, #16]
1000ab4c:	f109 0301 	add.w	r3, r9, #1
1000ab50:	7013      	strb	r3, [r2, #0]
1000ab52:	e73e      	b.n	1000a9d2 <_dtoa_r+0x962>
1000ab54:	9b05      	ldr	r3, [sp, #20]
1000ab56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
1000ab58:	f803 9c01 	strb.w	r9, [r3, #-1]
1000ab5c:	4293      	cmp	r3, r2
1000ab5e:	d043      	beq.n	1000abe8 <_dtoa_r+0xb78>
1000ab60:	4651      	mov	r1, sl
1000ab62:	2300      	movs	r3, #0
1000ab64:	220a      	movs	r2, #10
1000ab66:	4620      	mov	r0, r4
1000ab68:	f000 f922 	bl	1000adb0 <__multadd>
1000ab6c:	45b8      	cmp	r8, r7
1000ab6e:	4682      	mov	sl, r0
1000ab70:	f04f 0300 	mov.w	r3, #0
1000ab74:	f04f 020a 	mov.w	r2, #10
1000ab78:	4641      	mov	r1, r8
1000ab7a:	4620      	mov	r0, r4
1000ab7c:	d107      	bne.n	1000ab8e <_dtoa_r+0xb1e>
1000ab7e:	f000 f917 	bl	1000adb0 <__multadd>
1000ab82:	4680      	mov	r8, r0
1000ab84:	4607      	mov	r7, r0
1000ab86:	9b05      	ldr	r3, [sp, #20]
1000ab88:	3301      	adds	r3, #1
1000ab8a:	9305      	str	r3, [sp, #20]
1000ab8c:	e775      	b.n	1000aa7a <_dtoa_r+0xa0a>
1000ab8e:	f000 f90f 	bl	1000adb0 <__multadd>
1000ab92:	4639      	mov	r1, r7
1000ab94:	4680      	mov	r8, r0
1000ab96:	2300      	movs	r3, #0
1000ab98:	220a      	movs	r2, #10
1000ab9a:	4620      	mov	r0, r4
1000ab9c:	f000 f908 	bl	1000adb0 <__multadd>
1000aba0:	4607      	mov	r7, r0
1000aba2:	e7f0      	b.n	1000ab86 <_dtoa_r+0xb16>
1000aba4:	9b05      	ldr	r3, [sp, #20]
1000aba6:	9304      	str	r3, [sp, #16]
1000aba8:	9d03      	ldr	r5, [sp, #12]
1000abaa:	4631      	mov	r1, r6
1000abac:	4650      	mov	r0, sl
1000abae:	f7ff f9d5 	bl	10009f5c <quorem>
1000abb2:	f100 0930 	add.w	r9, r0, #48	@ 0x30
1000abb6:	9b03      	ldr	r3, [sp, #12]
1000abb8:	f805 9b01 	strb.w	r9, [r5], #1
1000abbc:	1aea      	subs	r2, r5, r3
1000abbe:	9b04      	ldr	r3, [sp, #16]
1000abc0:	4293      	cmp	r3, r2
1000abc2:	dd07      	ble.n	1000abd4 <_dtoa_r+0xb64>
1000abc4:	4651      	mov	r1, sl
1000abc6:	2300      	movs	r3, #0
1000abc8:	220a      	movs	r2, #10
1000abca:	4620      	mov	r0, r4
1000abcc:	f000 f8f0 	bl	1000adb0 <__multadd>
1000abd0:	4682      	mov	sl, r0
1000abd2:	e7ea      	b.n	1000abaa <_dtoa_r+0xb3a>
1000abd4:	9b04      	ldr	r3, [sp, #16]
1000abd6:	2b00      	cmp	r3, #0
1000abd8:	bfc8      	it	gt
1000abda:	461d      	movgt	r5, r3
1000abdc:	9b03      	ldr	r3, [sp, #12]
1000abde:	bfd8      	it	le
1000abe0:	2501      	movle	r5, #1
1000abe2:	441d      	add	r5, r3
1000abe4:	f04f 0800 	mov.w	r8, #0
1000abe8:	4651      	mov	r1, sl
1000abea:	2201      	movs	r2, #1
1000abec:	4620      	mov	r0, r4
1000abee:	f000 fa8d 	bl	1000b10c <__lshift>
1000abf2:	4631      	mov	r1, r6
1000abf4:	4682      	mov	sl, r0
1000abf6:	f000 faf5 	bl	1000b1e4 <__mcmp>
1000abfa:	2800      	cmp	r0, #0
1000abfc:	dc96      	bgt.n	1000ab2c <_dtoa_r+0xabc>
1000abfe:	d102      	bne.n	1000ac06 <_dtoa_r+0xb96>
1000ac00:	f019 0f01 	tst.w	r9, #1
1000ac04:	d192      	bne.n	1000ab2c <_dtoa_r+0xabc>
1000ac06:	462b      	mov	r3, r5
1000ac08:	461d      	mov	r5, r3
1000ac0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
1000ac0e:	2a30      	cmp	r2, #48	@ 0x30
1000ac10:	d0fa      	beq.n	1000ac08 <_dtoa_r+0xb98>
1000ac12:	e6de      	b.n	1000a9d2 <_dtoa_r+0x962>
1000ac14:	9a03      	ldr	r2, [sp, #12]
1000ac16:	429a      	cmp	r2, r3
1000ac18:	d189      	bne.n	1000ab2e <_dtoa_r+0xabe>
1000ac1a:	f10b 0b01 	add.w	fp, fp, #1
1000ac1e:	2331      	movs	r3, #49	@ 0x31
1000ac20:	e796      	b.n	1000ab50 <_dtoa_r+0xae0>
1000ac22:	4b0a      	ldr	r3, [pc, #40]	@ (1000ac4c <_dtoa_r+0xbdc>)
1000ac24:	f7ff ba96 	b.w	1000a154 <_dtoa_r+0xe4>
1000ac28:	9b24      	ldr	r3, [sp, #144]	@ 0x90
1000ac2a:	2b00      	cmp	r3, #0
1000ac2c:	f47f aa6a 	bne.w	1000a104 <_dtoa_r+0x94>
1000ac30:	4b07      	ldr	r3, [pc, #28]	@ (1000ac50 <_dtoa_r+0xbe0>)
1000ac32:	f7ff ba8f 	b.w	1000a154 <_dtoa_r+0xe4>
1000ac36:	9b04      	ldr	r3, [sp, #16]
1000ac38:	2b00      	cmp	r3, #0
1000ac3a:	dcb5      	bgt.n	1000aba8 <_dtoa_r+0xb38>
1000ac3c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
1000ac3e:	2b02      	cmp	r3, #2
1000ac40:	f73f aeb2 	bgt.w	1000a9a8 <_dtoa_r+0x938>
1000ac44:	e7b0      	b.n	1000aba8 <_dtoa_r+0xb38>
1000ac46:	bf00      	nop
1000ac48:	10016ea1 	.word	0x10016ea1
1000ac4c:	10016e00 	.word	0x10016e00
1000ac50:	10016e24 	.word	0x10016e24

1000ac54 <_free_r>:
1000ac54:	b537      	push	{r0, r1, r2, r4, r5, lr}
1000ac56:	2900      	cmp	r1, #0
1000ac58:	d044      	beq.n	1000ace4 <_free_r+0x90>
1000ac5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
1000ac5e:	9001      	str	r0, [sp, #4]
1000ac60:	2b00      	cmp	r3, #0
1000ac62:	f1a1 0404 	sub.w	r4, r1, #4
1000ac66:	bfb8      	it	lt
1000ac68:	18e4      	addlt	r4, r4, r3
1000ac6a:	f7fe f9ff 	bl	1000906c <__malloc_lock>
1000ac6e:	4a1e      	ldr	r2, [pc, #120]	@ (1000ace8 <_free_r+0x94>)
1000ac70:	9801      	ldr	r0, [sp, #4]
1000ac72:	6813      	ldr	r3, [r2, #0]
1000ac74:	b933      	cbnz	r3, 1000ac84 <_free_r+0x30>
1000ac76:	6063      	str	r3, [r4, #4]
1000ac78:	6014      	str	r4, [r2, #0]
1000ac7a:	b003      	add	sp, #12
1000ac7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
1000ac80:	f7fe b9fa 	b.w	10009078 <__malloc_unlock>
1000ac84:	42a3      	cmp	r3, r4
1000ac86:	d908      	bls.n	1000ac9a <_free_r+0x46>
1000ac88:	6825      	ldr	r5, [r4, #0]
1000ac8a:	1961      	adds	r1, r4, r5
1000ac8c:	428b      	cmp	r3, r1
1000ac8e:	bf01      	itttt	eq
1000ac90:	6819      	ldreq	r1, [r3, #0]
1000ac92:	685b      	ldreq	r3, [r3, #4]
1000ac94:	1949      	addeq	r1, r1, r5
1000ac96:	6021      	streq	r1, [r4, #0]
1000ac98:	e7ed      	b.n	1000ac76 <_free_r+0x22>
1000ac9a:	461a      	mov	r2, r3
1000ac9c:	685b      	ldr	r3, [r3, #4]
1000ac9e:	b10b      	cbz	r3, 1000aca4 <_free_r+0x50>
1000aca0:	42a3      	cmp	r3, r4
1000aca2:	d9fa      	bls.n	1000ac9a <_free_r+0x46>
1000aca4:	6811      	ldr	r1, [r2, #0]
1000aca6:	1855      	adds	r5, r2, r1
1000aca8:	42a5      	cmp	r5, r4
1000acaa:	d10b      	bne.n	1000acc4 <_free_r+0x70>
1000acac:	6824      	ldr	r4, [r4, #0]
1000acae:	4421      	add	r1, r4
1000acb0:	1854      	adds	r4, r2, r1
1000acb2:	42a3      	cmp	r3, r4
1000acb4:	6011      	str	r1, [r2, #0]
1000acb6:	d1e0      	bne.n	1000ac7a <_free_r+0x26>
1000acb8:	681c      	ldr	r4, [r3, #0]
1000acba:	685b      	ldr	r3, [r3, #4]
1000acbc:	6053      	str	r3, [r2, #4]
1000acbe:	440c      	add	r4, r1
1000acc0:	6014      	str	r4, [r2, #0]
1000acc2:	e7da      	b.n	1000ac7a <_free_r+0x26>
1000acc4:	d902      	bls.n	1000accc <_free_r+0x78>
1000acc6:	230c      	movs	r3, #12
1000acc8:	6003      	str	r3, [r0, #0]
1000acca:	e7d6      	b.n	1000ac7a <_free_r+0x26>
1000accc:	6825      	ldr	r5, [r4, #0]
1000acce:	1961      	adds	r1, r4, r5
1000acd0:	428b      	cmp	r3, r1
1000acd2:	bf04      	itt	eq
1000acd4:	6819      	ldreq	r1, [r3, #0]
1000acd6:	685b      	ldreq	r3, [r3, #4]
1000acd8:	6063      	str	r3, [r4, #4]
1000acda:	bf04      	itt	eq
1000acdc:	1949      	addeq	r1, r1, r5
1000acde:	6021      	streq	r1, [r4, #0]
1000ace0:	6054      	str	r4, [r2, #4]
1000ace2:	e7ca      	b.n	1000ac7a <_free_r+0x26>
1000ace4:	b003      	add	sp, #12
1000ace6:	bd30      	pop	{r4, r5, pc}
1000ace8:	08002e44 	.word	0x08002e44

1000acec <_Balloc>:
1000acec:	b570      	push	{r4, r5, r6, lr}
1000acee:	69c6      	ldr	r6, [r0, #28]
1000acf0:	4604      	mov	r4, r0
1000acf2:	460d      	mov	r5, r1
1000acf4:	b976      	cbnz	r6, 1000ad14 <_Balloc+0x28>
1000acf6:	2010      	movs	r0, #16
1000acf8:	f7fe f912 	bl	10008f20 <malloc>
1000acfc:	4602      	mov	r2, r0
1000acfe:	61e0      	str	r0, [r4, #28]
1000ad00:	b920      	cbnz	r0, 1000ad0c <_Balloc+0x20>
1000ad02:	4b18      	ldr	r3, [pc, #96]	@ (1000ad64 <_Balloc+0x78>)
1000ad04:	4818      	ldr	r0, [pc, #96]	@ (1000ad68 <_Balloc+0x7c>)
1000ad06:	216b      	movs	r1, #107	@ 0x6b
1000ad08:	f000 fe16 	bl	1000b938 <__assert_func>
1000ad0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
1000ad10:	6006      	str	r6, [r0, #0]
1000ad12:	60c6      	str	r6, [r0, #12]
1000ad14:	69e6      	ldr	r6, [r4, #28]
1000ad16:	68f3      	ldr	r3, [r6, #12]
1000ad18:	b183      	cbz	r3, 1000ad3c <_Balloc+0x50>
1000ad1a:	69e3      	ldr	r3, [r4, #28]
1000ad1c:	68db      	ldr	r3, [r3, #12]
1000ad1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
1000ad22:	b9b8      	cbnz	r0, 1000ad54 <_Balloc+0x68>
1000ad24:	2101      	movs	r1, #1
1000ad26:	fa01 f605 	lsl.w	r6, r1, r5
1000ad2a:	1d72      	adds	r2, r6, #5
1000ad2c:	0092      	lsls	r2, r2, #2
1000ad2e:	4620      	mov	r0, r4
1000ad30:	f000 fe20 	bl	1000b974 <_calloc_r>
1000ad34:	b160      	cbz	r0, 1000ad50 <_Balloc+0x64>
1000ad36:	e9c0 5601 	strd	r5, r6, [r0, #4]
1000ad3a:	e00e      	b.n	1000ad5a <_Balloc+0x6e>
1000ad3c:	2221      	movs	r2, #33	@ 0x21
1000ad3e:	2104      	movs	r1, #4
1000ad40:	4620      	mov	r0, r4
1000ad42:	f000 fe17 	bl	1000b974 <_calloc_r>
1000ad46:	69e3      	ldr	r3, [r4, #28]
1000ad48:	60f0      	str	r0, [r6, #12]
1000ad4a:	68db      	ldr	r3, [r3, #12]
1000ad4c:	2b00      	cmp	r3, #0
1000ad4e:	d1e4      	bne.n	1000ad1a <_Balloc+0x2e>
1000ad50:	2000      	movs	r0, #0
1000ad52:	bd70      	pop	{r4, r5, r6, pc}
1000ad54:	6802      	ldr	r2, [r0, #0]
1000ad56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
1000ad5a:	2300      	movs	r3, #0
1000ad5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
1000ad60:	e7f7      	b.n	1000ad52 <_Balloc+0x66>
1000ad62:	bf00      	nop
1000ad64:	10016e31 	.word	0x10016e31
1000ad68:	10016eb2 	.word	0x10016eb2

1000ad6c <_Bfree>:
1000ad6c:	b570      	push	{r4, r5, r6, lr}
1000ad6e:	69c6      	ldr	r6, [r0, #28]
1000ad70:	4605      	mov	r5, r0
1000ad72:	460c      	mov	r4, r1
1000ad74:	b976      	cbnz	r6, 1000ad94 <_Bfree+0x28>
1000ad76:	2010      	movs	r0, #16
1000ad78:	f7fe f8d2 	bl	10008f20 <malloc>
1000ad7c:	4602      	mov	r2, r0
1000ad7e:	61e8      	str	r0, [r5, #28]
1000ad80:	b920      	cbnz	r0, 1000ad8c <_Bfree+0x20>
1000ad82:	4b09      	ldr	r3, [pc, #36]	@ (1000ada8 <_Bfree+0x3c>)
1000ad84:	4809      	ldr	r0, [pc, #36]	@ (1000adac <_Bfree+0x40>)
1000ad86:	218f      	movs	r1, #143	@ 0x8f
1000ad88:	f000 fdd6 	bl	1000b938 <__assert_func>
1000ad8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
1000ad90:	6006      	str	r6, [r0, #0]
1000ad92:	60c6      	str	r6, [r0, #12]
1000ad94:	b13c      	cbz	r4, 1000ada6 <_Bfree+0x3a>
1000ad96:	69eb      	ldr	r3, [r5, #28]
1000ad98:	6862      	ldr	r2, [r4, #4]
1000ad9a:	68db      	ldr	r3, [r3, #12]
1000ad9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
1000ada0:	6021      	str	r1, [r4, #0]
1000ada2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
1000ada6:	bd70      	pop	{r4, r5, r6, pc}
1000ada8:	10016e31 	.word	0x10016e31
1000adac:	10016eb2 	.word	0x10016eb2

1000adb0 <__multadd>:
1000adb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000adb4:	690d      	ldr	r5, [r1, #16]
1000adb6:	4607      	mov	r7, r0
1000adb8:	460c      	mov	r4, r1
1000adba:	461e      	mov	r6, r3
1000adbc:	f101 0c14 	add.w	ip, r1, #20
1000adc0:	2000      	movs	r0, #0
1000adc2:	f8dc 3000 	ldr.w	r3, [ip]
1000adc6:	b299      	uxth	r1, r3
1000adc8:	fb02 6101 	mla	r1, r2, r1, r6
1000adcc:	0c1e      	lsrs	r6, r3, #16
1000adce:	0c0b      	lsrs	r3, r1, #16
1000add0:	fb02 3306 	mla	r3, r2, r6, r3
1000add4:	b289      	uxth	r1, r1
1000add6:	3001      	adds	r0, #1
1000add8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
1000addc:	4285      	cmp	r5, r0
1000adde:	f84c 1b04 	str.w	r1, [ip], #4
1000ade2:	ea4f 4613 	mov.w	r6, r3, lsr #16
1000ade6:	dcec      	bgt.n	1000adc2 <__multadd+0x12>
1000ade8:	b30e      	cbz	r6, 1000ae2e <__multadd+0x7e>
1000adea:	68a3      	ldr	r3, [r4, #8]
1000adec:	42ab      	cmp	r3, r5
1000adee:	dc19      	bgt.n	1000ae24 <__multadd+0x74>
1000adf0:	6861      	ldr	r1, [r4, #4]
1000adf2:	4638      	mov	r0, r7
1000adf4:	3101      	adds	r1, #1
1000adf6:	f7ff ff79 	bl	1000acec <_Balloc>
1000adfa:	4680      	mov	r8, r0
1000adfc:	b928      	cbnz	r0, 1000ae0a <__multadd+0x5a>
1000adfe:	4602      	mov	r2, r0
1000ae00:	4b0c      	ldr	r3, [pc, #48]	@ (1000ae34 <__multadd+0x84>)
1000ae02:	480d      	ldr	r0, [pc, #52]	@ (1000ae38 <__multadd+0x88>)
1000ae04:	21ba      	movs	r1, #186	@ 0xba
1000ae06:	f000 fd97 	bl	1000b938 <__assert_func>
1000ae0a:	6922      	ldr	r2, [r4, #16]
1000ae0c:	3202      	adds	r2, #2
1000ae0e:	f104 010c 	add.w	r1, r4, #12
1000ae12:	0092      	lsls	r2, r2, #2
1000ae14:	300c      	adds	r0, #12
1000ae16:	f7ff f88b 	bl	10009f30 <memcpy>
1000ae1a:	4621      	mov	r1, r4
1000ae1c:	4638      	mov	r0, r7
1000ae1e:	f7ff ffa5 	bl	1000ad6c <_Bfree>
1000ae22:	4644      	mov	r4, r8
1000ae24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
1000ae28:	3501      	adds	r5, #1
1000ae2a:	615e      	str	r6, [r3, #20]
1000ae2c:	6125      	str	r5, [r4, #16]
1000ae2e:	4620      	mov	r0, r4
1000ae30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000ae34:	10016ea1 	.word	0x10016ea1
1000ae38:	10016eb2 	.word	0x10016eb2

1000ae3c <__hi0bits>:
1000ae3c:	0c03      	lsrs	r3, r0, #16
1000ae3e:	041b      	lsls	r3, r3, #16
1000ae40:	b9d3      	cbnz	r3, 1000ae78 <__hi0bits+0x3c>
1000ae42:	0400      	lsls	r0, r0, #16
1000ae44:	2310      	movs	r3, #16
1000ae46:	f010 4f7f 	tst.w	r0, #4278190080	@ 0xff000000
1000ae4a:	bf04      	itt	eq
1000ae4c:	0200      	lsleq	r0, r0, #8
1000ae4e:	3308      	addeq	r3, #8
1000ae50:	f010 4f70 	tst.w	r0, #4026531840	@ 0xf0000000
1000ae54:	bf04      	itt	eq
1000ae56:	0100      	lsleq	r0, r0, #4
1000ae58:	3304      	addeq	r3, #4
1000ae5a:	f010 4f40 	tst.w	r0, #3221225472	@ 0xc0000000
1000ae5e:	bf04      	itt	eq
1000ae60:	0080      	lsleq	r0, r0, #2
1000ae62:	3302      	addeq	r3, #2
1000ae64:	2800      	cmp	r0, #0
1000ae66:	db05      	blt.n	1000ae74 <__hi0bits+0x38>
1000ae68:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
1000ae6c:	f103 0301 	add.w	r3, r3, #1
1000ae70:	bf08      	it	eq
1000ae72:	2320      	moveq	r3, #32
1000ae74:	4618      	mov	r0, r3
1000ae76:	4770      	bx	lr
1000ae78:	2300      	movs	r3, #0
1000ae7a:	e7e4      	b.n	1000ae46 <__hi0bits+0xa>

1000ae7c <__lo0bits>:
1000ae7c:	6803      	ldr	r3, [r0, #0]
1000ae7e:	f013 0207 	ands.w	r2, r3, #7
1000ae82:	d00c      	beq.n	1000ae9e <__lo0bits+0x22>
1000ae84:	07d9      	lsls	r1, r3, #31
1000ae86:	d422      	bmi.n	1000aece <__lo0bits+0x52>
1000ae88:	079a      	lsls	r2, r3, #30
1000ae8a:	bf49      	itett	mi
1000ae8c:	085b      	lsrmi	r3, r3, #1
1000ae8e:	089b      	lsrpl	r3, r3, #2
1000ae90:	6003      	strmi	r3, [r0, #0]
1000ae92:	2201      	movmi	r2, #1
1000ae94:	bf5c      	itt	pl
1000ae96:	6003      	strpl	r3, [r0, #0]
1000ae98:	2202      	movpl	r2, #2
1000ae9a:	4610      	mov	r0, r2
1000ae9c:	4770      	bx	lr
1000ae9e:	b299      	uxth	r1, r3
1000aea0:	b909      	cbnz	r1, 1000aea6 <__lo0bits+0x2a>
1000aea2:	0c1b      	lsrs	r3, r3, #16
1000aea4:	2210      	movs	r2, #16
1000aea6:	b2d9      	uxtb	r1, r3
1000aea8:	b909      	cbnz	r1, 1000aeae <__lo0bits+0x32>
1000aeaa:	3208      	adds	r2, #8
1000aeac:	0a1b      	lsrs	r3, r3, #8
1000aeae:	0719      	lsls	r1, r3, #28
1000aeb0:	bf04      	itt	eq
1000aeb2:	091b      	lsreq	r3, r3, #4
1000aeb4:	3204      	addeq	r2, #4
1000aeb6:	0799      	lsls	r1, r3, #30
1000aeb8:	bf04      	itt	eq
1000aeba:	089b      	lsreq	r3, r3, #2
1000aebc:	3202      	addeq	r2, #2
1000aebe:	07d9      	lsls	r1, r3, #31
1000aec0:	d403      	bmi.n	1000aeca <__lo0bits+0x4e>
1000aec2:	085b      	lsrs	r3, r3, #1
1000aec4:	f102 0201 	add.w	r2, r2, #1
1000aec8:	d003      	beq.n	1000aed2 <__lo0bits+0x56>
1000aeca:	6003      	str	r3, [r0, #0]
1000aecc:	e7e5      	b.n	1000ae9a <__lo0bits+0x1e>
1000aece:	2200      	movs	r2, #0
1000aed0:	e7e3      	b.n	1000ae9a <__lo0bits+0x1e>
1000aed2:	2220      	movs	r2, #32
1000aed4:	e7e1      	b.n	1000ae9a <__lo0bits+0x1e>
	...

1000aed8 <__i2b>:
1000aed8:	b510      	push	{r4, lr}
1000aeda:	460c      	mov	r4, r1
1000aedc:	2101      	movs	r1, #1
1000aede:	f7ff ff05 	bl	1000acec <_Balloc>
1000aee2:	4602      	mov	r2, r0
1000aee4:	b928      	cbnz	r0, 1000aef2 <__i2b+0x1a>
1000aee6:	4b05      	ldr	r3, [pc, #20]	@ (1000aefc <__i2b+0x24>)
1000aee8:	4805      	ldr	r0, [pc, #20]	@ (1000af00 <__i2b+0x28>)
1000aeea:	f240 1145 	movw	r1, #325	@ 0x145
1000aeee:	f000 fd23 	bl	1000b938 <__assert_func>
1000aef2:	2301      	movs	r3, #1
1000aef4:	6144      	str	r4, [r0, #20]
1000aef6:	6103      	str	r3, [r0, #16]
1000aef8:	bd10      	pop	{r4, pc}
1000aefa:	bf00      	nop
1000aefc:	10016ea1 	.word	0x10016ea1
1000af00:	10016eb2 	.word	0x10016eb2

1000af04 <__multiply>:
1000af04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000af08:	4691      	mov	r9, r2
1000af0a:	690a      	ldr	r2, [r1, #16]
1000af0c:	f8d9 3010 	ldr.w	r3, [r9, #16]
1000af10:	429a      	cmp	r2, r3
1000af12:	bfb8      	it	lt
1000af14:	460b      	movlt	r3, r1
1000af16:	460c      	mov	r4, r1
1000af18:	bfbc      	itt	lt
1000af1a:	464c      	movlt	r4, r9
1000af1c:	4699      	movlt	r9, r3
1000af1e:	6927      	ldr	r7, [r4, #16]
1000af20:	f8d9 a010 	ldr.w	sl, [r9, #16]
1000af24:	68a3      	ldr	r3, [r4, #8]
1000af26:	6861      	ldr	r1, [r4, #4]
1000af28:	eb07 060a 	add.w	r6, r7, sl
1000af2c:	42b3      	cmp	r3, r6
1000af2e:	b085      	sub	sp, #20
1000af30:	bfb8      	it	lt
1000af32:	3101      	addlt	r1, #1
1000af34:	f7ff feda 	bl	1000acec <_Balloc>
1000af38:	b930      	cbnz	r0, 1000af48 <__multiply+0x44>
1000af3a:	4602      	mov	r2, r0
1000af3c:	4b44      	ldr	r3, [pc, #272]	@ (1000b050 <__multiply+0x14c>)
1000af3e:	4845      	ldr	r0, [pc, #276]	@ (1000b054 <__multiply+0x150>)
1000af40:	f44f 71b1 	mov.w	r1, #354	@ 0x162
1000af44:	f000 fcf8 	bl	1000b938 <__assert_func>
1000af48:	f100 0514 	add.w	r5, r0, #20
1000af4c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
1000af50:	462b      	mov	r3, r5
1000af52:	2200      	movs	r2, #0
1000af54:	4543      	cmp	r3, r8
1000af56:	d321      	bcc.n	1000af9c <__multiply+0x98>
1000af58:	f104 0314 	add.w	r3, r4, #20
1000af5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
1000af60:	f109 0314 	add.w	r3, r9, #20
1000af64:	eb03 028a 	add.w	r2, r3, sl, lsl #2
1000af68:	9202      	str	r2, [sp, #8]
1000af6a:	1b3a      	subs	r2, r7, r4
1000af6c:	3a15      	subs	r2, #21
1000af6e:	f022 0203 	bic.w	r2, r2, #3
1000af72:	3204      	adds	r2, #4
1000af74:	f104 0115 	add.w	r1, r4, #21
1000af78:	428f      	cmp	r7, r1
1000af7a:	bf38      	it	cc
1000af7c:	2204      	movcc	r2, #4
1000af7e:	9201      	str	r2, [sp, #4]
1000af80:	9a02      	ldr	r2, [sp, #8]
1000af82:	9303      	str	r3, [sp, #12]
1000af84:	429a      	cmp	r2, r3
1000af86:	d80c      	bhi.n	1000afa2 <__multiply+0x9e>
1000af88:	2e00      	cmp	r6, #0
1000af8a:	dd03      	ble.n	1000af94 <__multiply+0x90>
1000af8c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
1000af90:	2b00      	cmp	r3, #0
1000af92:	d05b      	beq.n	1000b04c <__multiply+0x148>
1000af94:	6106      	str	r6, [r0, #16]
1000af96:	b005      	add	sp, #20
1000af98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000af9c:	f843 2b04 	str.w	r2, [r3], #4
1000afa0:	e7d8      	b.n	1000af54 <__multiply+0x50>
1000afa2:	f8b3 a000 	ldrh.w	sl, [r3]
1000afa6:	f1ba 0f00 	cmp.w	sl, #0
1000afaa:	d024      	beq.n	1000aff6 <__multiply+0xf2>
1000afac:	f104 0e14 	add.w	lr, r4, #20
1000afb0:	46a9      	mov	r9, r5
1000afb2:	f04f 0c00 	mov.w	ip, #0
1000afb6:	f85e 2b04 	ldr.w	r2, [lr], #4
1000afba:	f8d9 1000 	ldr.w	r1, [r9]
1000afbe:	fa1f fb82 	uxth.w	fp, r2
1000afc2:	b289      	uxth	r1, r1
1000afc4:	fb0a 110b 	mla	r1, sl, fp, r1
1000afc8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
1000afcc:	f8d9 2000 	ldr.w	r2, [r9]
1000afd0:	4461      	add	r1, ip
1000afd2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
1000afd6:	fb0a c20b 	mla	r2, sl, fp, ip
1000afda:	eb02 4211 	add.w	r2, r2, r1, lsr #16
1000afde:	b289      	uxth	r1, r1
1000afe0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
1000afe4:	4577      	cmp	r7, lr
1000afe6:	f849 1b04 	str.w	r1, [r9], #4
1000afea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
1000afee:	d8e2      	bhi.n	1000afb6 <__multiply+0xb2>
1000aff0:	9a01      	ldr	r2, [sp, #4]
1000aff2:	f845 c002 	str.w	ip, [r5, r2]
1000aff6:	9a03      	ldr	r2, [sp, #12]
1000aff8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
1000affc:	3304      	adds	r3, #4
1000affe:	f1b9 0f00 	cmp.w	r9, #0
1000b002:	d021      	beq.n	1000b048 <__multiply+0x144>
1000b004:	6829      	ldr	r1, [r5, #0]
1000b006:	f104 0c14 	add.w	ip, r4, #20
1000b00a:	46ae      	mov	lr, r5
1000b00c:	f04f 0a00 	mov.w	sl, #0
1000b010:	f8bc b000 	ldrh.w	fp, [ip]
1000b014:	f8be 2002 	ldrh.w	r2, [lr, #2]
1000b018:	fb09 220b 	mla	r2, r9, fp, r2
1000b01c:	4452      	add	r2, sl
1000b01e:	b289      	uxth	r1, r1
1000b020:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
1000b024:	f84e 1b04 	str.w	r1, [lr], #4
1000b028:	f85c 1b04 	ldr.w	r1, [ip], #4
1000b02c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
1000b030:	f8be 1000 	ldrh.w	r1, [lr]
1000b034:	fb09 110a 	mla	r1, r9, sl, r1
1000b038:	eb01 4112 	add.w	r1, r1, r2, lsr #16
1000b03c:	4567      	cmp	r7, ip
1000b03e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
1000b042:	d8e5      	bhi.n	1000b010 <__multiply+0x10c>
1000b044:	9a01      	ldr	r2, [sp, #4]
1000b046:	50a9      	str	r1, [r5, r2]
1000b048:	3504      	adds	r5, #4
1000b04a:	e799      	b.n	1000af80 <__multiply+0x7c>
1000b04c:	3e01      	subs	r6, #1
1000b04e:	e79b      	b.n	1000af88 <__multiply+0x84>
1000b050:	10016ea1 	.word	0x10016ea1
1000b054:	10016eb2 	.word	0x10016eb2

1000b058 <__pow5mult>:
1000b058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1000b05c:	4615      	mov	r5, r2
1000b05e:	f012 0203 	ands.w	r2, r2, #3
1000b062:	4606      	mov	r6, r0
1000b064:	460f      	mov	r7, r1
1000b066:	d007      	beq.n	1000b078 <__pow5mult+0x20>
1000b068:	4c25      	ldr	r4, [pc, #148]	@ (1000b100 <__pow5mult+0xa8>)
1000b06a:	3a01      	subs	r2, #1
1000b06c:	2300      	movs	r3, #0
1000b06e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
1000b072:	f7ff fe9d 	bl	1000adb0 <__multadd>
1000b076:	4607      	mov	r7, r0
1000b078:	10ad      	asrs	r5, r5, #2
1000b07a:	d03d      	beq.n	1000b0f8 <__pow5mult+0xa0>
1000b07c:	69f4      	ldr	r4, [r6, #28]
1000b07e:	b97c      	cbnz	r4, 1000b0a0 <__pow5mult+0x48>
1000b080:	2010      	movs	r0, #16
1000b082:	f7fd ff4d 	bl	10008f20 <malloc>
1000b086:	4602      	mov	r2, r0
1000b088:	61f0      	str	r0, [r6, #28]
1000b08a:	b928      	cbnz	r0, 1000b098 <__pow5mult+0x40>
1000b08c:	4b1d      	ldr	r3, [pc, #116]	@ (1000b104 <__pow5mult+0xac>)
1000b08e:	481e      	ldr	r0, [pc, #120]	@ (1000b108 <__pow5mult+0xb0>)
1000b090:	f240 11b3 	movw	r1, #435	@ 0x1b3
1000b094:	f000 fc50 	bl	1000b938 <__assert_func>
1000b098:	e9c0 4401 	strd	r4, r4, [r0, #4]
1000b09c:	6004      	str	r4, [r0, #0]
1000b09e:	60c4      	str	r4, [r0, #12]
1000b0a0:	f8d6 801c 	ldr.w	r8, [r6, #28]
1000b0a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
1000b0a8:	b94c      	cbnz	r4, 1000b0be <__pow5mult+0x66>
1000b0aa:	f240 2171 	movw	r1, #625	@ 0x271
1000b0ae:	4630      	mov	r0, r6
1000b0b0:	f7ff ff12 	bl	1000aed8 <__i2b>
1000b0b4:	2300      	movs	r3, #0
1000b0b6:	f8c8 0008 	str.w	r0, [r8, #8]
1000b0ba:	4604      	mov	r4, r0
1000b0bc:	6003      	str	r3, [r0, #0]
1000b0be:	f04f 0900 	mov.w	r9, #0
1000b0c2:	07eb      	lsls	r3, r5, #31
1000b0c4:	d50a      	bpl.n	1000b0dc <__pow5mult+0x84>
1000b0c6:	4639      	mov	r1, r7
1000b0c8:	4622      	mov	r2, r4
1000b0ca:	4630      	mov	r0, r6
1000b0cc:	f7ff ff1a 	bl	1000af04 <__multiply>
1000b0d0:	4639      	mov	r1, r7
1000b0d2:	4680      	mov	r8, r0
1000b0d4:	4630      	mov	r0, r6
1000b0d6:	f7ff fe49 	bl	1000ad6c <_Bfree>
1000b0da:	4647      	mov	r7, r8
1000b0dc:	106d      	asrs	r5, r5, #1
1000b0de:	d00b      	beq.n	1000b0f8 <__pow5mult+0xa0>
1000b0e0:	6820      	ldr	r0, [r4, #0]
1000b0e2:	b938      	cbnz	r0, 1000b0f4 <__pow5mult+0x9c>
1000b0e4:	4622      	mov	r2, r4
1000b0e6:	4621      	mov	r1, r4
1000b0e8:	4630      	mov	r0, r6
1000b0ea:	f7ff ff0b 	bl	1000af04 <__multiply>
1000b0ee:	6020      	str	r0, [r4, #0]
1000b0f0:	f8c0 9000 	str.w	r9, [r0]
1000b0f4:	4604      	mov	r4, r0
1000b0f6:	e7e4      	b.n	1000b0c2 <__pow5mult+0x6a>
1000b0f8:	4638      	mov	r0, r7
1000b0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1000b0fe:	bf00      	nop
1000b100:	10017000 	.word	0x10017000
1000b104:	10016e31 	.word	0x10016e31
1000b108:	10016eb2 	.word	0x10016eb2

1000b10c <__lshift>:
1000b10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1000b110:	460c      	mov	r4, r1
1000b112:	6849      	ldr	r1, [r1, #4]
1000b114:	6923      	ldr	r3, [r4, #16]
1000b116:	eb03 1862 	add.w	r8, r3, r2, asr #5
1000b11a:	68a3      	ldr	r3, [r4, #8]
1000b11c:	4607      	mov	r7, r0
1000b11e:	4691      	mov	r9, r2
1000b120:	ea4f 1a62 	mov.w	sl, r2, asr #5
1000b124:	f108 0601 	add.w	r6, r8, #1
1000b128:	42b3      	cmp	r3, r6
1000b12a:	db0b      	blt.n	1000b144 <__lshift+0x38>
1000b12c:	4638      	mov	r0, r7
1000b12e:	f7ff fddd 	bl	1000acec <_Balloc>
1000b132:	4605      	mov	r5, r0
1000b134:	b948      	cbnz	r0, 1000b14a <__lshift+0x3e>
1000b136:	4602      	mov	r2, r0
1000b138:	4b28      	ldr	r3, [pc, #160]	@ (1000b1dc <__lshift+0xd0>)
1000b13a:	4829      	ldr	r0, [pc, #164]	@ (1000b1e0 <__lshift+0xd4>)
1000b13c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
1000b140:	f000 fbfa 	bl	1000b938 <__assert_func>
1000b144:	3101      	adds	r1, #1
1000b146:	005b      	lsls	r3, r3, #1
1000b148:	e7ee      	b.n	1000b128 <__lshift+0x1c>
1000b14a:	2300      	movs	r3, #0
1000b14c:	f100 0114 	add.w	r1, r0, #20
1000b150:	f100 0210 	add.w	r2, r0, #16
1000b154:	4618      	mov	r0, r3
1000b156:	4553      	cmp	r3, sl
1000b158:	db33      	blt.n	1000b1c2 <__lshift+0xb6>
1000b15a:	6920      	ldr	r0, [r4, #16]
1000b15c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
1000b160:	f104 0314 	add.w	r3, r4, #20
1000b164:	f019 091f 	ands.w	r9, r9, #31
1000b168:	eb01 018a 	add.w	r1, r1, sl, lsl #2
1000b16c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
1000b170:	d02b      	beq.n	1000b1ca <__lshift+0xbe>
1000b172:	f1c9 0e20 	rsb	lr, r9, #32
1000b176:	468a      	mov	sl, r1
1000b178:	2200      	movs	r2, #0
1000b17a:	6818      	ldr	r0, [r3, #0]
1000b17c:	fa00 f009 	lsl.w	r0, r0, r9
1000b180:	4310      	orrs	r0, r2
1000b182:	f84a 0b04 	str.w	r0, [sl], #4
1000b186:	f853 2b04 	ldr.w	r2, [r3], #4
1000b18a:	459c      	cmp	ip, r3
1000b18c:	fa22 f20e 	lsr.w	r2, r2, lr
1000b190:	d8f3      	bhi.n	1000b17a <__lshift+0x6e>
1000b192:	ebac 0304 	sub.w	r3, ip, r4
1000b196:	3b15      	subs	r3, #21
1000b198:	f023 0303 	bic.w	r3, r3, #3
1000b19c:	3304      	adds	r3, #4
1000b19e:	f104 0015 	add.w	r0, r4, #21
1000b1a2:	4584      	cmp	ip, r0
1000b1a4:	bf38      	it	cc
1000b1a6:	2304      	movcc	r3, #4
1000b1a8:	50ca      	str	r2, [r1, r3]
1000b1aa:	b10a      	cbz	r2, 1000b1b0 <__lshift+0xa4>
1000b1ac:	f108 0602 	add.w	r6, r8, #2
1000b1b0:	3e01      	subs	r6, #1
1000b1b2:	4638      	mov	r0, r7
1000b1b4:	612e      	str	r6, [r5, #16]
1000b1b6:	4621      	mov	r1, r4
1000b1b8:	f7ff fdd8 	bl	1000ad6c <_Bfree>
1000b1bc:	4628      	mov	r0, r5
1000b1be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1000b1c2:	f842 0f04 	str.w	r0, [r2, #4]!
1000b1c6:	3301      	adds	r3, #1
1000b1c8:	e7c5      	b.n	1000b156 <__lshift+0x4a>
1000b1ca:	3904      	subs	r1, #4
1000b1cc:	f853 2b04 	ldr.w	r2, [r3], #4
1000b1d0:	f841 2f04 	str.w	r2, [r1, #4]!
1000b1d4:	459c      	cmp	ip, r3
1000b1d6:	d8f9      	bhi.n	1000b1cc <__lshift+0xc0>
1000b1d8:	e7ea      	b.n	1000b1b0 <__lshift+0xa4>
1000b1da:	bf00      	nop
1000b1dc:	10016ea1 	.word	0x10016ea1
1000b1e0:	10016eb2 	.word	0x10016eb2

1000b1e4 <__mcmp>:
1000b1e4:	b530      	push	{r4, r5, lr}
1000b1e6:	6902      	ldr	r2, [r0, #16]
1000b1e8:	690c      	ldr	r4, [r1, #16]
1000b1ea:	1b12      	subs	r2, r2, r4
1000b1ec:	d10e      	bne.n	1000b20c <__mcmp+0x28>
1000b1ee:	f100 0314 	add.w	r3, r0, #20
1000b1f2:	3114      	adds	r1, #20
1000b1f4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
1000b1f8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
1000b1fc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
1000b200:	f851 4d04 	ldr.w	r4, [r1, #-4]!
1000b204:	42a5      	cmp	r5, r4
1000b206:	d003      	beq.n	1000b210 <__mcmp+0x2c>
1000b208:	d305      	bcc.n	1000b216 <__mcmp+0x32>
1000b20a:	2201      	movs	r2, #1
1000b20c:	4610      	mov	r0, r2
1000b20e:	bd30      	pop	{r4, r5, pc}
1000b210:	4283      	cmp	r3, r0
1000b212:	d3f3      	bcc.n	1000b1fc <__mcmp+0x18>
1000b214:	e7fa      	b.n	1000b20c <__mcmp+0x28>
1000b216:	f04f 32ff 	mov.w	r2, #4294967295
1000b21a:	e7f7      	b.n	1000b20c <__mcmp+0x28>

1000b21c <__mdiff>:
1000b21c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000b220:	460c      	mov	r4, r1
1000b222:	4606      	mov	r6, r0
1000b224:	4611      	mov	r1, r2
1000b226:	4620      	mov	r0, r4
1000b228:	4690      	mov	r8, r2
1000b22a:	f7ff ffdb 	bl	1000b1e4 <__mcmp>
1000b22e:	1e05      	subs	r5, r0, #0
1000b230:	d110      	bne.n	1000b254 <__mdiff+0x38>
1000b232:	4629      	mov	r1, r5
1000b234:	4630      	mov	r0, r6
1000b236:	f7ff fd59 	bl	1000acec <_Balloc>
1000b23a:	b930      	cbnz	r0, 1000b24a <__mdiff+0x2e>
1000b23c:	4b3a      	ldr	r3, [pc, #232]	@ (1000b328 <__mdiff+0x10c>)
1000b23e:	4602      	mov	r2, r0
1000b240:	f240 2137 	movw	r1, #567	@ 0x237
1000b244:	4839      	ldr	r0, [pc, #228]	@ (1000b32c <__mdiff+0x110>)
1000b246:	f000 fb77 	bl	1000b938 <__assert_func>
1000b24a:	2301      	movs	r3, #1
1000b24c:	e9c0 3504 	strd	r3, r5, [r0, #16]
1000b250:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000b254:	bfa4      	itt	ge
1000b256:	4643      	movge	r3, r8
1000b258:	46a0      	movge	r8, r4
1000b25a:	4630      	mov	r0, r6
1000b25c:	f8d8 1004 	ldr.w	r1, [r8, #4]
1000b260:	bfa6      	itte	ge
1000b262:	461c      	movge	r4, r3
1000b264:	2500      	movge	r5, #0
1000b266:	2501      	movlt	r5, #1
1000b268:	f7ff fd40 	bl	1000acec <_Balloc>
1000b26c:	b920      	cbnz	r0, 1000b278 <__mdiff+0x5c>
1000b26e:	4b2e      	ldr	r3, [pc, #184]	@ (1000b328 <__mdiff+0x10c>)
1000b270:	4602      	mov	r2, r0
1000b272:	f240 2145 	movw	r1, #581	@ 0x245
1000b276:	e7e5      	b.n	1000b244 <__mdiff+0x28>
1000b278:	f8d8 7010 	ldr.w	r7, [r8, #16]
1000b27c:	6926      	ldr	r6, [r4, #16]
1000b27e:	60c5      	str	r5, [r0, #12]
1000b280:	f104 0914 	add.w	r9, r4, #20
1000b284:	f108 0514 	add.w	r5, r8, #20
1000b288:	f100 0e14 	add.w	lr, r0, #20
1000b28c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
1000b290:	eb09 0686 	add.w	r6, r9, r6, lsl #2
1000b294:	f108 0210 	add.w	r2, r8, #16
1000b298:	46f2      	mov	sl, lr
1000b29a:	2100      	movs	r1, #0
1000b29c:	f859 3b04 	ldr.w	r3, [r9], #4
1000b2a0:	f852 bf04 	ldr.w	fp, [r2, #4]!
1000b2a4:	fa11 f88b 	uxtah	r8, r1, fp
1000b2a8:	b299      	uxth	r1, r3
1000b2aa:	0c1b      	lsrs	r3, r3, #16
1000b2ac:	eba8 0801 	sub.w	r8, r8, r1
1000b2b0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
1000b2b4:	eb03 4328 	add.w	r3, r3, r8, asr #16
1000b2b8:	fa1f f888 	uxth.w	r8, r8
1000b2bc:	1419      	asrs	r1, r3, #16
1000b2be:	454e      	cmp	r6, r9
1000b2c0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
1000b2c4:	f84a 3b04 	str.w	r3, [sl], #4
1000b2c8:	d8e8      	bhi.n	1000b29c <__mdiff+0x80>
1000b2ca:	1b33      	subs	r3, r6, r4
1000b2cc:	3b15      	subs	r3, #21
1000b2ce:	f023 0303 	bic.w	r3, r3, #3
1000b2d2:	3304      	adds	r3, #4
1000b2d4:	3415      	adds	r4, #21
1000b2d6:	42a6      	cmp	r6, r4
1000b2d8:	bf38      	it	cc
1000b2da:	2304      	movcc	r3, #4
1000b2dc:	441d      	add	r5, r3
1000b2de:	4473      	add	r3, lr
1000b2e0:	469e      	mov	lr, r3
1000b2e2:	462e      	mov	r6, r5
1000b2e4:	4566      	cmp	r6, ip
1000b2e6:	d30e      	bcc.n	1000b306 <__mdiff+0xea>
1000b2e8:	f10c 0203 	add.w	r2, ip, #3
1000b2ec:	1b52      	subs	r2, r2, r5
1000b2ee:	f022 0203 	bic.w	r2, r2, #3
1000b2f2:	3d03      	subs	r5, #3
1000b2f4:	45ac      	cmp	ip, r5
1000b2f6:	bf38      	it	cc
1000b2f8:	2200      	movcc	r2, #0
1000b2fa:	4413      	add	r3, r2
1000b2fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
1000b300:	b17a      	cbz	r2, 1000b322 <__mdiff+0x106>
1000b302:	6107      	str	r7, [r0, #16]
1000b304:	e7a4      	b.n	1000b250 <__mdiff+0x34>
1000b306:	f856 8b04 	ldr.w	r8, [r6], #4
1000b30a:	fa11 f288 	uxtah	r2, r1, r8
1000b30e:	1414      	asrs	r4, r2, #16
1000b310:	eb04 4418 	add.w	r4, r4, r8, lsr #16
1000b314:	b292      	uxth	r2, r2
1000b316:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
1000b31a:	f84e 2b04 	str.w	r2, [lr], #4
1000b31e:	1421      	asrs	r1, r4, #16
1000b320:	e7e0      	b.n	1000b2e4 <__mdiff+0xc8>
1000b322:	3f01      	subs	r7, #1
1000b324:	e7ea      	b.n	1000b2fc <__mdiff+0xe0>
1000b326:	bf00      	nop
1000b328:	10016ea1 	.word	0x10016ea1
1000b32c:	10016eb2 	.word	0x10016eb2

1000b330 <__d2b>:
1000b330:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
1000b334:	2101      	movs	r1, #1
1000b336:	9e08      	ldr	r6, [sp, #32]
1000b338:	4690      	mov	r8, r2
1000b33a:	4699      	mov	r9, r3
1000b33c:	f7ff fcd6 	bl	1000acec <_Balloc>
1000b340:	4604      	mov	r4, r0
1000b342:	b930      	cbnz	r0, 1000b352 <__d2b+0x22>
1000b344:	4602      	mov	r2, r0
1000b346:	4b25      	ldr	r3, [pc, #148]	@ (1000b3dc <__d2b+0xac>)
1000b348:	4825      	ldr	r0, [pc, #148]	@ (1000b3e0 <__d2b+0xb0>)
1000b34a:	f240 310f 	movw	r1, #783	@ 0x30f
1000b34e:	f000 faf3 	bl	1000b938 <__assert_func>
1000b352:	f3c9 550a 	ubfx	r5, r9, #20, #11
1000b356:	f3c9 0313 	ubfx	r3, r9, #0, #20
1000b35a:	bb35      	cbnz	r5, 1000b3aa <__d2b+0x7a>
1000b35c:	9301      	str	r3, [sp, #4]
1000b35e:	f1b8 0300 	subs.w	r3, r8, #0
1000b362:	d027      	beq.n	1000b3b4 <__d2b+0x84>
1000b364:	4668      	mov	r0, sp
1000b366:	9300      	str	r3, [sp, #0]
1000b368:	f7ff fd88 	bl	1000ae7c <__lo0bits>
1000b36c:	e9dd 1200 	ldrd	r1, r2, [sp]
1000b370:	b1f0      	cbz	r0, 1000b3b0 <__d2b+0x80>
1000b372:	f1c0 0320 	rsb	r3, r0, #32
1000b376:	fa02 f303 	lsl.w	r3, r2, r3
1000b37a:	430b      	orrs	r3, r1
1000b37c:	40c2      	lsrs	r2, r0
1000b37e:	6163      	str	r3, [r4, #20]
1000b380:	9201      	str	r2, [sp, #4]
1000b382:	9b01      	ldr	r3, [sp, #4]
1000b384:	61a3      	str	r3, [r4, #24]
1000b386:	2b00      	cmp	r3, #0
1000b388:	bf14      	ite	ne
1000b38a:	2202      	movne	r2, #2
1000b38c:	2201      	moveq	r2, #1
1000b38e:	6122      	str	r2, [r4, #16]
1000b390:	b1c5      	cbz	r5, 1000b3c4 <__d2b+0x94>
1000b392:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
1000b396:	4405      	add	r5, r0
1000b398:	6035      	str	r5, [r6, #0]
1000b39a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
1000b39e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
1000b3a0:	6010      	str	r0, [r2, #0]
1000b3a2:	4620      	mov	r0, r4
1000b3a4:	b002      	add	sp, #8
1000b3a6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
1000b3aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
1000b3ae:	e7d5      	b.n	1000b35c <__d2b+0x2c>
1000b3b0:	6161      	str	r1, [r4, #20]
1000b3b2:	e7e6      	b.n	1000b382 <__d2b+0x52>
1000b3b4:	a801      	add	r0, sp, #4
1000b3b6:	f7ff fd61 	bl	1000ae7c <__lo0bits>
1000b3ba:	9b01      	ldr	r3, [sp, #4]
1000b3bc:	6163      	str	r3, [r4, #20]
1000b3be:	3020      	adds	r0, #32
1000b3c0:	2201      	movs	r2, #1
1000b3c2:	e7e4      	b.n	1000b38e <__d2b+0x5e>
1000b3c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
1000b3c8:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
1000b3cc:	6030      	str	r0, [r6, #0]
1000b3ce:	6918      	ldr	r0, [r3, #16]
1000b3d0:	f7ff fd34 	bl	1000ae3c <__hi0bits>
1000b3d4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
1000b3d8:	e7e1      	b.n	1000b39e <__d2b+0x6e>
1000b3da:	bf00      	nop
1000b3dc:	10016ea1 	.word	0x10016ea1
1000b3e0:	10016eb2 	.word	0x10016eb2

1000b3e4 <__sfputc_r>:
1000b3e4:	6893      	ldr	r3, [r2, #8]
1000b3e6:	3b01      	subs	r3, #1
1000b3e8:	2b00      	cmp	r3, #0
1000b3ea:	b410      	push	{r4}
1000b3ec:	6093      	str	r3, [r2, #8]
1000b3ee:	da08      	bge.n	1000b402 <__sfputc_r+0x1e>
1000b3f0:	6994      	ldr	r4, [r2, #24]
1000b3f2:	42a3      	cmp	r3, r4
1000b3f4:	db01      	blt.n	1000b3fa <__sfputc_r+0x16>
1000b3f6:	290a      	cmp	r1, #10
1000b3f8:	d103      	bne.n	1000b402 <__sfputc_r+0x1e>
1000b3fa:	f85d 4b04 	ldr.w	r4, [sp], #4
1000b3fe:	f7fe bc12 	b.w	10009c26 <__swbuf_r>
1000b402:	6813      	ldr	r3, [r2, #0]
1000b404:	1c58      	adds	r0, r3, #1
1000b406:	6010      	str	r0, [r2, #0]
1000b408:	7019      	strb	r1, [r3, #0]
1000b40a:	4608      	mov	r0, r1
1000b40c:	f85d 4b04 	ldr.w	r4, [sp], #4
1000b410:	4770      	bx	lr

1000b412 <__sfputs_r>:
1000b412:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000b414:	4606      	mov	r6, r0
1000b416:	460f      	mov	r7, r1
1000b418:	4614      	mov	r4, r2
1000b41a:	18d5      	adds	r5, r2, r3
1000b41c:	42ac      	cmp	r4, r5
1000b41e:	d101      	bne.n	1000b424 <__sfputs_r+0x12>
1000b420:	2000      	movs	r0, #0
1000b422:	e007      	b.n	1000b434 <__sfputs_r+0x22>
1000b424:	f814 1b01 	ldrb.w	r1, [r4], #1
1000b428:	463a      	mov	r2, r7
1000b42a:	4630      	mov	r0, r6
1000b42c:	f7ff ffda 	bl	1000b3e4 <__sfputc_r>
1000b430:	1c43      	adds	r3, r0, #1
1000b432:	d1f3      	bne.n	1000b41c <__sfputs_r+0xa>
1000b434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

1000b438 <_vfiprintf_r>:
1000b438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1000b43c:	460d      	mov	r5, r1
1000b43e:	b09d      	sub	sp, #116	@ 0x74
1000b440:	4614      	mov	r4, r2
1000b442:	4698      	mov	r8, r3
1000b444:	4606      	mov	r6, r0
1000b446:	b118      	cbz	r0, 1000b450 <_vfiprintf_r+0x18>
1000b448:	6a03      	ldr	r3, [r0, #32]
1000b44a:	b90b      	cbnz	r3, 1000b450 <_vfiprintf_r+0x18>
1000b44c:	f7fe fafc 	bl	10009a48 <__sinit>
1000b450:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
1000b452:	07d9      	lsls	r1, r3, #31
1000b454:	d405      	bmi.n	1000b462 <_vfiprintf_r+0x2a>
1000b456:	89ab      	ldrh	r3, [r5, #12]
1000b458:	059a      	lsls	r2, r3, #22
1000b45a:	d402      	bmi.n	1000b462 <_vfiprintf_r+0x2a>
1000b45c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
1000b45e:	f7fe fd11 	bl	10009e84 <__retarget_lock_acquire_recursive>
1000b462:	89ab      	ldrh	r3, [r5, #12]
1000b464:	071b      	lsls	r3, r3, #28
1000b466:	d501      	bpl.n	1000b46c <_vfiprintf_r+0x34>
1000b468:	692b      	ldr	r3, [r5, #16]
1000b46a:	b99b      	cbnz	r3, 1000b494 <_vfiprintf_r+0x5c>
1000b46c:	4629      	mov	r1, r5
1000b46e:	4630      	mov	r0, r6
1000b470:	f7fe fc16 	bl	10009ca0 <__swsetup_r>
1000b474:	b170      	cbz	r0, 1000b494 <_vfiprintf_r+0x5c>
1000b476:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
1000b478:	07dc      	lsls	r4, r3, #31
1000b47a:	d504      	bpl.n	1000b486 <_vfiprintf_r+0x4e>
1000b47c:	f04f 30ff 	mov.w	r0, #4294967295
1000b480:	b01d      	add	sp, #116	@ 0x74
1000b482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1000b486:	89ab      	ldrh	r3, [r5, #12]
1000b488:	0598      	lsls	r0, r3, #22
1000b48a:	d4f7      	bmi.n	1000b47c <_vfiprintf_r+0x44>
1000b48c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
1000b48e:	f7fe fcfa 	bl	10009e86 <__retarget_lock_release_recursive>
1000b492:	e7f3      	b.n	1000b47c <_vfiprintf_r+0x44>
1000b494:	2300      	movs	r3, #0
1000b496:	9309      	str	r3, [sp, #36]	@ 0x24
1000b498:	2320      	movs	r3, #32
1000b49a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
1000b49e:	f8cd 800c 	str.w	r8, [sp, #12]
1000b4a2:	2330      	movs	r3, #48	@ 0x30
1000b4a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	@ 1000b658 <_vfiprintf_r+0x220>
1000b4a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
1000b4ac:	f04f 0901 	mov.w	r9, #1
1000b4b0:	4623      	mov	r3, r4
1000b4b2:	469a      	mov	sl, r3
1000b4b4:	f813 2b01 	ldrb.w	r2, [r3], #1
1000b4b8:	b10a      	cbz	r2, 1000b4be <_vfiprintf_r+0x86>
1000b4ba:	2a25      	cmp	r2, #37	@ 0x25
1000b4bc:	d1f9      	bne.n	1000b4b2 <_vfiprintf_r+0x7a>
1000b4be:	ebba 0b04 	subs.w	fp, sl, r4
1000b4c2:	d00b      	beq.n	1000b4dc <_vfiprintf_r+0xa4>
1000b4c4:	465b      	mov	r3, fp
1000b4c6:	4622      	mov	r2, r4
1000b4c8:	4629      	mov	r1, r5
1000b4ca:	4630      	mov	r0, r6
1000b4cc:	f7ff ffa1 	bl	1000b412 <__sfputs_r>
1000b4d0:	3001      	adds	r0, #1
1000b4d2:	f000 80a9 	beq.w	1000b628 <_vfiprintf_r+0x1f0>
1000b4d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
1000b4d8:	445a      	add	r2, fp
1000b4da:	9209      	str	r2, [sp, #36]	@ 0x24
1000b4dc:	f89a 3000 	ldrb.w	r3, [sl]
1000b4e0:	2b00      	cmp	r3, #0
1000b4e2:	f000 80a1 	beq.w	1000b628 <_vfiprintf_r+0x1f0>
1000b4e6:	2300      	movs	r3, #0
1000b4e8:	f04f 32ff 	mov.w	r2, #4294967295
1000b4ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
1000b4f0:	f10a 0a01 	add.w	sl, sl, #1
1000b4f4:	9304      	str	r3, [sp, #16]
1000b4f6:	9307      	str	r3, [sp, #28]
1000b4f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
1000b4fc:	931a      	str	r3, [sp, #104]	@ 0x68
1000b4fe:	4654      	mov	r4, sl
1000b500:	2205      	movs	r2, #5
1000b502:	f814 1b01 	ldrb.w	r1, [r4], #1
1000b506:	4854      	ldr	r0, [pc, #336]	@ (1000b658 <_vfiprintf_r+0x220>)
1000b508:	f7fe fcc2 	bl	10009e90 <memchr>
1000b50c:	9a04      	ldr	r2, [sp, #16]
1000b50e:	b9d8      	cbnz	r0, 1000b548 <_vfiprintf_r+0x110>
1000b510:	06d1      	lsls	r1, r2, #27
1000b512:	bf44      	itt	mi
1000b514:	2320      	movmi	r3, #32
1000b516:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
1000b51a:	0713      	lsls	r3, r2, #28
1000b51c:	bf44      	itt	mi
1000b51e:	232b      	movmi	r3, #43	@ 0x2b
1000b520:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
1000b524:	f89a 3000 	ldrb.w	r3, [sl]
1000b528:	2b2a      	cmp	r3, #42	@ 0x2a
1000b52a:	d015      	beq.n	1000b558 <_vfiprintf_r+0x120>
1000b52c:	9a07      	ldr	r2, [sp, #28]
1000b52e:	4654      	mov	r4, sl
1000b530:	2000      	movs	r0, #0
1000b532:	f04f 0c0a 	mov.w	ip, #10
1000b536:	4621      	mov	r1, r4
1000b538:	f811 3b01 	ldrb.w	r3, [r1], #1
1000b53c:	3b30      	subs	r3, #48	@ 0x30
1000b53e:	2b09      	cmp	r3, #9
1000b540:	d94d      	bls.n	1000b5de <_vfiprintf_r+0x1a6>
1000b542:	b1b0      	cbz	r0, 1000b572 <_vfiprintf_r+0x13a>
1000b544:	9207      	str	r2, [sp, #28]
1000b546:	e014      	b.n	1000b572 <_vfiprintf_r+0x13a>
1000b548:	eba0 0308 	sub.w	r3, r0, r8
1000b54c:	fa09 f303 	lsl.w	r3, r9, r3
1000b550:	4313      	orrs	r3, r2
1000b552:	9304      	str	r3, [sp, #16]
1000b554:	46a2      	mov	sl, r4
1000b556:	e7d2      	b.n	1000b4fe <_vfiprintf_r+0xc6>
1000b558:	9b03      	ldr	r3, [sp, #12]
1000b55a:	1d19      	adds	r1, r3, #4
1000b55c:	681b      	ldr	r3, [r3, #0]
1000b55e:	9103      	str	r1, [sp, #12]
1000b560:	2b00      	cmp	r3, #0
1000b562:	bfbb      	ittet	lt
1000b564:	425b      	neglt	r3, r3
1000b566:	f042 0202 	orrlt.w	r2, r2, #2
1000b56a:	9307      	strge	r3, [sp, #28]
1000b56c:	9307      	strlt	r3, [sp, #28]
1000b56e:	bfb8      	it	lt
1000b570:	9204      	strlt	r2, [sp, #16]
1000b572:	7823      	ldrb	r3, [r4, #0]
1000b574:	2b2e      	cmp	r3, #46	@ 0x2e
1000b576:	d10c      	bne.n	1000b592 <_vfiprintf_r+0x15a>
1000b578:	7863      	ldrb	r3, [r4, #1]
1000b57a:	2b2a      	cmp	r3, #42	@ 0x2a
1000b57c:	d134      	bne.n	1000b5e8 <_vfiprintf_r+0x1b0>
1000b57e:	9b03      	ldr	r3, [sp, #12]
1000b580:	1d1a      	adds	r2, r3, #4
1000b582:	681b      	ldr	r3, [r3, #0]
1000b584:	9203      	str	r2, [sp, #12]
1000b586:	2b00      	cmp	r3, #0
1000b588:	bfb8      	it	lt
1000b58a:	f04f 33ff 	movlt.w	r3, #4294967295
1000b58e:	3402      	adds	r4, #2
1000b590:	9305      	str	r3, [sp, #20]
1000b592:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 1000b668 <_vfiprintf_r+0x230>
1000b596:	7821      	ldrb	r1, [r4, #0]
1000b598:	2203      	movs	r2, #3
1000b59a:	4650      	mov	r0, sl
1000b59c:	f7fe fc78 	bl	10009e90 <memchr>
1000b5a0:	b138      	cbz	r0, 1000b5b2 <_vfiprintf_r+0x17a>
1000b5a2:	9b04      	ldr	r3, [sp, #16]
1000b5a4:	eba0 000a 	sub.w	r0, r0, sl
1000b5a8:	2240      	movs	r2, #64	@ 0x40
1000b5aa:	4082      	lsls	r2, r0
1000b5ac:	4313      	orrs	r3, r2
1000b5ae:	3401      	adds	r4, #1
1000b5b0:	9304      	str	r3, [sp, #16]
1000b5b2:	f814 1b01 	ldrb.w	r1, [r4], #1
1000b5b6:	4829      	ldr	r0, [pc, #164]	@ (1000b65c <_vfiprintf_r+0x224>)
1000b5b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
1000b5bc:	2206      	movs	r2, #6
1000b5be:	f7fe fc67 	bl	10009e90 <memchr>
1000b5c2:	2800      	cmp	r0, #0
1000b5c4:	d03f      	beq.n	1000b646 <_vfiprintf_r+0x20e>
1000b5c6:	4b26      	ldr	r3, [pc, #152]	@ (1000b660 <_vfiprintf_r+0x228>)
1000b5c8:	bb1b      	cbnz	r3, 1000b612 <_vfiprintf_r+0x1da>
1000b5ca:	9b03      	ldr	r3, [sp, #12]
1000b5cc:	3307      	adds	r3, #7
1000b5ce:	f023 0307 	bic.w	r3, r3, #7
1000b5d2:	3308      	adds	r3, #8
1000b5d4:	9303      	str	r3, [sp, #12]
1000b5d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
1000b5d8:	443b      	add	r3, r7
1000b5da:	9309      	str	r3, [sp, #36]	@ 0x24
1000b5dc:	e768      	b.n	1000b4b0 <_vfiprintf_r+0x78>
1000b5de:	fb0c 3202 	mla	r2, ip, r2, r3
1000b5e2:	460c      	mov	r4, r1
1000b5e4:	2001      	movs	r0, #1
1000b5e6:	e7a6      	b.n	1000b536 <_vfiprintf_r+0xfe>
1000b5e8:	2300      	movs	r3, #0
1000b5ea:	3401      	adds	r4, #1
1000b5ec:	9305      	str	r3, [sp, #20]
1000b5ee:	4619      	mov	r1, r3
1000b5f0:	f04f 0c0a 	mov.w	ip, #10
1000b5f4:	4620      	mov	r0, r4
1000b5f6:	f810 2b01 	ldrb.w	r2, [r0], #1
1000b5fa:	3a30      	subs	r2, #48	@ 0x30
1000b5fc:	2a09      	cmp	r2, #9
1000b5fe:	d903      	bls.n	1000b608 <_vfiprintf_r+0x1d0>
1000b600:	2b00      	cmp	r3, #0
1000b602:	d0c6      	beq.n	1000b592 <_vfiprintf_r+0x15a>
1000b604:	9105      	str	r1, [sp, #20]
1000b606:	e7c4      	b.n	1000b592 <_vfiprintf_r+0x15a>
1000b608:	fb0c 2101 	mla	r1, ip, r1, r2
1000b60c:	4604      	mov	r4, r0
1000b60e:	2301      	movs	r3, #1
1000b610:	e7f0      	b.n	1000b5f4 <_vfiprintf_r+0x1bc>
1000b612:	ab03      	add	r3, sp, #12
1000b614:	9300      	str	r3, [sp, #0]
1000b616:	462a      	mov	r2, r5
1000b618:	4b12      	ldr	r3, [pc, #72]	@ (1000b664 <_vfiprintf_r+0x22c>)
1000b61a:	a904      	add	r1, sp, #16
1000b61c:	4630      	mov	r0, r6
1000b61e:	f7fd fdd1 	bl	100091c4 <_printf_float>
1000b622:	4607      	mov	r7, r0
1000b624:	1c78      	adds	r0, r7, #1
1000b626:	d1d6      	bne.n	1000b5d6 <_vfiprintf_r+0x19e>
1000b628:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
1000b62a:	07d9      	lsls	r1, r3, #31
1000b62c:	d405      	bmi.n	1000b63a <_vfiprintf_r+0x202>
1000b62e:	89ab      	ldrh	r3, [r5, #12]
1000b630:	059a      	lsls	r2, r3, #22
1000b632:	d402      	bmi.n	1000b63a <_vfiprintf_r+0x202>
1000b634:	6da8      	ldr	r0, [r5, #88]	@ 0x58
1000b636:	f7fe fc26 	bl	10009e86 <__retarget_lock_release_recursive>
1000b63a:	89ab      	ldrh	r3, [r5, #12]
1000b63c:	065b      	lsls	r3, r3, #25
1000b63e:	f53f af1d 	bmi.w	1000b47c <_vfiprintf_r+0x44>
1000b642:	9809      	ldr	r0, [sp, #36]	@ 0x24
1000b644:	e71c      	b.n	1000b480 <_vfiprintf_r+0x48>
1000b646:	ab03      	add	r3, sp, #12
1000b648:	9300      	str	r3, [sp, #0]
1000b64a:	462a      	mov	r2, r5
1000b64c:	4b05      	ldr	r3, [pc, #20]	@ (1000b664 <_vfiprintf_r+0x22c>)
1000b64e:	a904      	add	r1, sp, #16
1000b650:	4630      	mov	r0, r6
1000b652:	f7fe f85d 	bl	10009710 <_printf_i>
1000b656:	e7e4      	b.n	1000b622 <_vfiprintf_r+0x1ea>
1000b658:	1001710d 	.word	0x1001710d
1000b65c:	10017117 	.word	0x10017117
1000b660:	100091c5 	.word	0x100091c5
1000b664:	1000b413 	.word	0x1000b413
1000b668:	10017113 	.word	0x10017113

1000b66c <__sflush_r>:
1000b66c:	898a      	ldrh	r2, [r1, #12]
1000b66e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1000b672:	4605      	mov	r5, r0
1000b674:	0710      	lsls	r0, r2, #28
1000b676:	460c      	mov	r4, r1
1000b678:	d458      	bmi.n	1000b72c <__sflush_r+0xc0>
1000b67a:	684b      	ldr	r3, [r1, #4]
1000b67c:	2b00      	cmp	r3, #0
1000b67e:	dc05      	bgt.n	1000b68c <__sflush_r+0x20>
1000b680:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
1000b682:	2b00      	cmp	r3, #0
1000b684:	dc02      	bgt.n	1000b68c <__sflush_r+0x20>
1000b686:	2000      	movs	r0, #0
1000b688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1000b68c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
1000b68e:	2e00      	cmp	r6, #0
1000b690:	d0f9      	beq.n	1000b686 <__sflush_r+0x1a>
1000b692:	2300      	movs	r3, #0
1000b694:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
1000b698:	682f      	ldr	r7, [r5, #0]
1000b69a:	6a21      	ldr	r1, [r4, #32]
1000b69c:	602b      	str	r3, [r5, #0]
1000b69e:	d032      	beq.n	1000b706 <__sflush_r+0x9a>
1000b6a0:	6d60      	ldr	r0, [r4, #84]	@ 0x54
1000b6a2:	89a3      	ldrh	r3, [r4, #12]
1000b6a4:	075a      	lsls	r2, r3, #29
1000b6a6:	d505      	bpl.n	1000b6b4 <__sflush_r+0x48>
1000b6a8:	6863      	ldr	r3, [r4, #4]
1000b6aa:	1ac0      	subs	r0, r0, r3
1000b6ac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
1000b6ae:	b10b      	cbz	r3, 1000b6b4 <__sflush_r+0x48>
1000b6b0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
1000b6b2:	1ac0      	subs	r0, r0, r3
1000b6b4:	2300      	movs	r3, #0
1000b6b6:	4602      	mov	r2, r0
1000b6b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
1000b6ba:	6a21      	ldr	r1, [r4, #32]
1000b6bc:	4628      	mov	r0, r5
1000b6be:	47b0      	blx	r6
1000b6c0:	1c43      	adds	r3, r0, #1
1000b6c2:	89a3      	ldrh	r3, [r4, #12]
1000b6c4:	d106      	bne.n	1000b6d4 <__sflush_r+0x68>
1000b6c6:	6829      	ldr	r1, [r5, #0]
1000b6c8:	291d      	cmp	r1, #29
1000b6ca:	d82b      	bhi.n	1000b724 <__sflush_r+0xb8>
1000b6cc:	4a29      	ldr	r2, [pc, #164]	@ (1000b774 <__sflush_r+0x108>)
1000b6ce:	410a      	asrs	r2, r1
1000b6d0:	07d6      	lsls	r6, r2, #31
1000b6d2:	d427      	bmi.n	1000b724 <__sflush_r+0xb8>
1000b6d4:	2200      	movs	r2, #0
1000b6d6:	6062      	str	r2, [r4, #4]
1000b6d8:	04d9      	lsls	r1, r3, #19
1000b6da:	6922      	ldr	r2, [r4, #16]
1000b6dc:	6022      	str	r2, [r4, #0]
1000b6de:	d504      	bpl.n	1000b6ea <__sflush_r+0x7e>
1000b6e0:	1c42      	adds	r2, r0, #1
1000b6e2:	d101      	bne.n	1000b6e8 <__sflush_r+0x7c>
1000b6e4:	682b      	ldr	r3, [r5, #0]
1000b6e6:	b903      	cbnz	r3, 1000b6ea <__sflush_r+0x7e>
1000b6e8:	6560      	str	r0, [r4, #84]	@ 0x54
1000b6ea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
1000b6ec:	602f      	str	r7, [r5, #0]
1000b6ee:	2900      	cmp	r1, #0
1000b6f0:	d0c9      	beq.n	1000b686 <__sflush_r+0x1a>
1000b6f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
1000b6f6:	4299      	cmp	r1, r3
1000b6f8:	d002      	beq.n	1000b700 <__sflush_r+0x94>
1000b6fa:	4628      	mov	r0, r5
1000b6fc:	f7ff faaa 	bl	1000ac54 <_free_r>
1000b700:	2000      	movs	r0, #0
1000b702:	6360      	str	r0, [r4, #52]	@ 0x34
1000b704:	e7c0      	b.n	1000b688 <__sflush_r+0x1c>
1000b706:	2301      	movs	r3, #1
1000b708:	4628      	mov	r0, r5
1000b70a:	47b0      	blx	r6
1000b70c:	1c41      	adds	r1, r0, #1
1000b70e:	d1c8      	bne.n	1000b6a2 <__sflush_r+0x36>
1000b710:	682b      	ldr	r3, [r5, #0]
1000b712:	2b00      	cmp	r3, #0
1000b714:	d0c5      	beq.n	1000b6a2 <__sflush_r+0x36>
1000b716:	2b1d      	cmp	r3, #29
1000b718:	d001      	beq.n	1000b71e <__sflush_r+0xb2>
1000b71a:	2b16      	cmp	r3, #22
1000b71c:	d101      	bne.n	1000b722 <__sflush_r+0xb6>
1000b71e:	602f      	str	r7, [r5, #0]
1000b720:	e7b1      	b.n	1000b686 <__sflush_r+0x1a>
1000b722:	89a3      	ldrh	r3, [r4, #12]
1000b724:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
1000b728:	81a3      	strh	r3, [r4, #12]
1000b72a:	e7ad      	b.n	1000b688 <__sflush_r+0x1c>
1000b72c:	690f      	ldr	r7, [r1, #16]
1000b72e:	2f00      	cmp	r7, #0
1000b730:	d0a9      	beq.n	1000b686 <__sflush_r+0x1a>
1000b732:	0793      	lsls	r3, r2, #30
1000b734:	680e      	ldr	r6, [r1, #0]
1000b736:	bf08      	it	eq
1000b738:	694b      	ldreq	r3, [r1, #20]
1000b73a:	600f      	str	r7, [r1, #0]
1000b73c:	bf18      	it	ne
1000b73e:	2300      	movne	r3, #0
1000b740:	eba6 0807 	sub.w	r8, r6, r7
1000b744:	608b      	str	r3, [r1, #8]
1000b746:	f1b8 0f00 	cmp.w	r8, #0
1000b74a:	dd9c      	ble.n	1000b686 <__sflush_r+0x1a>
1000b74c:	6a21      	ldr	r1, [r4, #32]
1000b74e:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
1000b750:	4643      	mov	r3, r8
1000b752:	463a      	mov	r2, r7
1000b754:	4628      	mov	r0, r5
1000b756:	47b0      	blx	r6
1000b758:	2800      	cmp	r0, #0
1000b75a:	dc06      	bgt.n	1000b76a <__sflush_r+0xfe>
1000b75c:	89a3      	ldrh	r3, [r4, #12]
1000b75e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
1000b762:	81a3      	strh	r3, [r4, #12]
1000b764:	f04f 30ff 	mov.w	r0, #4294967295
1000b768:	e78e      	b.n	1000b688 <__sflush_r+0x1c>
1000b76a:	4407      	add	r7, r0
1000b76c:	eba8 0800 	sub.w	r8, r8, r0
1000b770:	e7e9      	b.n	1000b746 <__sflush_r+0xda>
1000b772:	bf00      	nop
1000b774:	dfbffffe 	.word	0xdfbffffe

1000b778 <_fflush_r>:
1000b778:	b538      	push	{r3, r4, r5, lr}
1000b77a:	690b      	ldr	r3, [r1, #16]
1000b77c:	4605      	mov	r5, r0
1000b77e:	460c      	mov	r4, r1
1000b780:	b913      	cbnz	r3, 1000b788 <_fflush_r+0x10>
1000b782:	2500      	movs	r5, #0
1000b784:	4628      	mov	r0, r5
1000b786:	bd38      	pop	{r3, r4, r5, pc}
1000b788:	b118      	cbz	r0, 1000b792 <_fflush_r+0x1a>
1000b78a:	6a03      	ldr	r3, [r0, #32]
1000b78c:	b90b      	cbnz	r3, 1000b792 <_fflush_r+0x1a>
1000b78e:	f7fe f95b 	bl	10009a48 <__sinit>
1000b792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1000b796:	2b00      	cmp	r3, #0
1000b798:	d0f3      	beq.n	1000b782 <_fflush_r+0xa>
1000b79a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
1000b79c:	07d0      	lsls	r0, r2, #31
1000b79e:	d404      	bmi.n	1000b7aa <_fflush_r+0x32>
1000b7a0:	0599      	lsls	r1, r3, #22
1000b7a2:	d402      	bmi.n	1000b7aa <_fflush_r+0x32>
1000b7a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
1000b7a6:	f7fe fb6d 	bl	10009e84 <__retarget_lock_acquire_recursive>
1000b7aa:	4628      	mov	r0, r5
1000b7ac:	4621      	mov	r1, r4
1000b7ae:	f7ff ff5d 	bl	1000b66c <__sflush_r>
1000b7b2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
1000b7b4:	07da      	lsls	r2, r3, #31
1000b7b6:	4605      	mov	r5, r0
1000b7b8:	d4e4      	bmi.n	1000b784 <_fflush_r+0xc>
1000b7ba:	89a3      	ldrh	r3, [r4, #12]
1000b7bc:	059b      	lsls	r3, r3, #22
1000b7be:	d4e1      	bmi.n	1000b784 <_fflush_r+0xc>
1000b7c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
1000b7c2:	f7fe fb60 	bl	10009e86 <__retarget_lock_release_recursive>
1000b7c6:	e7dd      	b.n	1000b784 <_fflush_r+0xc>

1000b7c8 <__swhatbuf_r>:
1000b7c8:	b570      	push	{r4, r5, r6, lr}
1000b7ca:	460c      	mov	r4, r1
1000b7cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1000b7d0:	2900      	cmp	r1, #0
1000b7d2:	b096      	sub	sp, #88	@ 0x58
1000b7d4:	4615      	mov	r5, r2
1000b7d6:	461e      	mov	r6, r3
1000b7d8:	da0d      	bge.n	1000b7f6 <__swhatbuf_r+0x2e>
1000b7da:	89a3      	ldrh	r3, [r4, #12]
1000b7dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
1000b7e0:	f04f 0100 	mov.w	r1, #0
1000b7e4:	bf0c      	ite	eq
1000b7e6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
1000b7ea:	2340      	movne	r3, #64	@ 0x40
1000b7ec:	2000      	movs	r0, #0
1000b7ee:	6031      	str	r1, [r6, #0]
1000b7f0:	602b      	str	r3, [r5, #0]
1000b7f2:	b016      	add	sp, #88	@ 0x58
1000b7f4:	bd70      	pop	{r4, r5, r6, pc}
1000b7f6:	466a      	mov	r2, sp
1000b7f8:	f000 f87c 	bl	1000b8f4 <_fstat_r>
1000b7fc:	2800      	cmp	r0, #0
1000b7fe:	dbec      	blt.n	1000b7da <__swhatbuf_r+0x12>
1000b800:	9901      	ldr	r1, [sp, #4]
1000b802:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
1000b806:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
1000b80a:	4259      	negs	r1, r3
1000b80c:	4159      	adcs	r1, r3
1000b80e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
1000b812:	e7eb      	b.n	1000b7ec <__swhatbuf_r+0x24>

1000b814 <__smakebuf_r>:
1000b814:	898b      	ldrh	r3, [r1, #12]
1000b816:	b573      	push	{r0, r1, r4, r5, r6, lr}
1000b818:	079d      	lsls	r5, r3, #30
1000b81a:	4606      	mov	r6, r0
1000b81c:	460c      	mov	r4, r1
1000b81e:	d507      	bpl.n	1000b830 <__smakebuf_r+0x1c>
1000b820:	f104 0347 	add.w	r3, r4, #71	@ 0x47
1000b824:	6023      	str	r3, [r4, #0]
1000b826:	6123      	str	r3, [r4, #16]
1000b828:	2301      	movs	r3, #1
1000b82a:	6163      	str	r3, [r4, #20]
1000b82c:	b002      	add	sp, #8
1000b82e:	bd70      	pop	{r4, r5, r6, pc}
1000b830:	ab01      	add	r3, sp, #4
1000b832:	466a      	mov	r2, sp
1000b834:	f7ff ffc8 	bl	1000b7c8 <__swhatbuf_r>
1000b838:	9900      	ldr	r1, [sp, #0]
1000b83a:	4605      	mov	r5, r0
1000b83c:	4630      	mov	r0, r6
1000b83e:	f7fd fb9f 	bl	10008f80 <_malloc_r>
1000b842:	b948      	cbnz	r0, 1000b858 <__smakebuf_r+0x44>
1000b844:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1000b848:	059a      	lsls	r2, r3, #22
1000b84a:	d4ef      	bmi.n	1000b82c <__smakebuf_r+0x18>
1000b84c:	f023 0303 	bic.w	r3, r3, #3
1000b850:	f043 0302 	orr.w	r3, r3, #2
1000b854:	81a3      	strh	r3, [r4, #12]
1000b856:	e7e3      	b.n	1000b820 <__smakebuf_r+0xc>
1000b858:	89a3      	ldrh	r3, [r4, #12]
1000b85a:	6020      	str	r0, [r4, #0]
1000b85c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
1000b860:	81a3      	strh	r3, [r4, #12]
1000b862:	9b00      	ldr	r3, [sp, #0]
1000b864:	6163      	str	r3, [r4, #20]
1000b866:	9b01      	ldr	r3, [sp, #4]
1000b868:	6120      	str	r0, [r4, #16]
1000b86a:	b15b      	cbz	r3, 1000b884 <__smakebuf_r+0x70>
1000b86c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1000b870:	4630      	mov	r0, r6
1000b872:	f000 f851 	bl	1000b918 <_isatty_r>
1000b876:	b128      	cbz	r0, 1000b884 <__smakebuf_r+0x70>
1000b878:	89a3      	ldrh	r3, [r4, #12]
1000b87a:	f023 0303 	bic.w	r3, r3, #3
1000b87e:	f043 0301 	orr.w	r3, r3, #1
1000b882:	81a3      	strh	r3, [r4, #12]
1000b884:	89a3      	ldrh	r3, [r4, #12]
1000b886:	431d      	orrs	r5, r3
1000b888:	81a5      	strh	r5, [r4, #12]
1000b88a:	e7cf      	b.n	1000b82c <__smakebuf_r+0x18>

1000b88c <_putc_r>:
1000b88c:	b570      	push	{r4, r5, r6, lr}
1000b88e:	460d      	mov	r5, r1
1000b890:	4614      	mov	r4, r2
1000b892:	4606      	mov	r6, r0
1000b894:	b118      	cbz	r0, 1000b89e <_putc_r+0x12>
1000b896:	6a03      	ldr	r3, [r0, #32]
1000b898:	b90b      	cbnz	r3, 1000b89e <_putc_r+0x12>
1000b89a:	f7fe f8d5 	bl	10009a48 <__sinit>
1000b89e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
1000b8a0:	07d8      	lsls	r0, r3, #31
1000b8a2:	d405      	bmi.n	1000b8b0 <_putc_r+0x24>
1000b8a4:	89a3      	ldrh	r3, [r4, #12]
1000b8a6:	0599      	lsls	r1, r3, #22
1000b8a8:	d402      	bmi.n	1000b8b0 <_putc_r+0x24>
1000b8aa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
1000b8ac:	f7fe faea 	bl	10009e84 <__retarget_lock_acquire_recursive>
1000b8b0:	68a3      	ldr	r3, [r4, #8]
1000b8b2:	3b01      	subs	r3, #1
1000b8b4:	2b00      	cmp	r3, #0
1000b8b6:	60a3      	str	r3, [r4, #8]
1000b8b8:	da05      	bge.n	1000b8c6 <_putc_r+0x3a>
1000b8ba:	69a2      	ldr	r2, [r4, #24]
1000b8bc:	4293      	cmp	r3, r2
1000b8be:	db12      	blt.n	1000b8e6 <_putc_r+0x5a>
1000b8c0:	b2eb      	uxtb	r3, r5
1000b8c2:	2b0a      	cmp	r3, #10
1000b8c4:	d00f      	beq.n	1000b8e6 <_putc_r+0x5a>
1000b8c6:	6823      	ldr	r3, [r4, #0]
1000b8c8:	1c5a      	adds	r2, r3, #1
1000b8ca:	6022      	str	r2, [r4, #0]
1000b8cc:	701d      	strb	r5, [r3, #0]
1000b8ce:	b2ed      	uxtb	r5, r5
1000b8d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
1000b8d2:	07da      	lsls	r2, r3, #31
1000b8d4:	d405      	bmi.n	1000b8e2 <_putc_r+0x56>
1000b8d6:	89a3      	ldrh	r3, [r4, #12]
1000b8d8:	059b      	lsls	r3, r3, #22
1000b8da:	d402      	bmi.n	1000b8e2 <_putc_r+0x56>
1000b8dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
1000b8de:	f7fe fad2 	bl	10009e86 <__retarget_lock_release_recursive>
1000b8e2:	4628      	mov	r0, r5
1000b8e4:	bd70      	pop	{r4, r5, r6, pc}
1000b8e6:	4629      	mov	r1, r5
1000b8e8:	4622      	mov	r2, r4
1000b8ea:	4630      	mov	r0, r6
1000b8ec:	f7fe f99b 	bl	10009c26 <__swbuf_r>
1000b8f0:	4605      	mov	r5, r0
1000b8f2:	e7ed      	b.n	1000b8d0 <_putc_r+0x44>

1000b8f4 <_fstat_r>:
1000b8f4:	b538      	push	{r3, r4, r5, lr}
1000b8f6:	4d07      	ldr	r5, [pc, #28]	@ (1000b914 <_fstat_r+0x20>)
1000b8f8:	2300      	movs	r3, #0
1000b8fa:	4604      	mov	r4, r0
1000b8fc:	4608      	mov	r0, r1
1000b8fe:	4611      	mov	r1, r2
1000b900:	602b      	str	r3, [r5, #0]
1000b902:	f000 f8d3 	bl	1000baac <_fstat>
1000b906:	1c43      	adds	r3, r0, #1
1000b908:	d102      	bne.n	1000b910 <_fstat_r+0x1c>
1000b90a:	682b      	ldr	r3, [r5, #0]
1000b90c:	b103      	cbz	r3, 1000b910 <_fstat_r+0x1c>
1000b90e:	6023      	str	r3, [r4, #0]
1000b910:	bd38      	pop	{r3, r4, r5, pc}
1000b912:	bf00      	nop
1000b914:	08002f88 	.word	0x08002f88

1000b918 <_isatty_r>:
1000b918:	b538      	push	{r3, r4, r5, lr}
1000b91a:	4d06      	ldr	r5, [pc, #24]	@ (1000b934 <_isatty_r+0x1c>)
1000b91c:	2300      	movs	r3, #0
1000b91e:	4604      	mov	r4, r0
1000b920:	4608      	mov	r0, r1
1000b922:	602b      	str	r3, [r5, #0]
1000b924:	f000 f8d2 	bl	1000bacc <_isatty>
1000b928:	1c43      	adds	r3, r0, #1
1000b92a:	d102      	bne.n	1000b932 <_isatty_r+0x1a>
1000b92c:	682b      	ldr	r3, [r5, #0]
1000b92e:	b103      	cbz	r3, 1000b932 <_isatty_r+0x1a>
1000b930:	6023      	str	r3, [r4, #0]
1000b932:	bd38      	pop	{r3, r4, r5, pc}
1000b934:	08002f88 	.word	0x08002f88

1000b938 <__assert_func>:
1000b938:	b51f      	push	{r0, r1, r2, r3, r4, lr}
1000b93a:	4614      	mov	r4, r2
1000b93c:	461a      	mov	r2, r3
1000b93e:	4b09      	ldr	r3, [pc, #36]	@ (1000b964 <__assert_func+0x2c>)
1000b940:	681b      	ldr	r3, [r3, #0]
1000b942:	4605      	mov	r5, r0
1000b944:	68d8      	ldr	r0, [r3, #12]
1000b946:	b14c      	cbz	r4, 1000b95c <__assert_func+0x24>
1000b948:	4b07      	ldr	r3, [pc, #28]	@ (1000b968 <__assert_func+0x30>)
1000b94a:	9100      	str	r1, [sp, #0]
1000b94c:	e9cd 3401 	strd	r3, r4, [sp, #4]
1000b950:	4906      	ldr	r1, [pc, #24]	@ (1000b96c <__assert_func+0x34>)
1000b952:	462b      	mov	r3, r5
1000b954:	f000 f844 	bl	1000b9e0 <fiprintf>
1000b958:	f000 f854 	bl	1000ba04 <abort>
1000b95c:	4b04      	ldr	r3, [pc, #16]	@ (1000b970 <__assert_func+0x38>)
1000b95e:	461c      	mov	r4, r3
1000b960:	e7f3      	b.n	1000b94a <__assert_func+0x12>
1000b962:	bf00      	nop
1000b964:	08002398 	.word	0x08002398
1000b968:	10017128 	.word	0x10017128
1000b96c:	10017135 	.word	0x10017135
1000b970:	1000bd00 	.word	0x1000bd00

1000b974 <_calloc_r>:
1000b974:	b537      	push	{r0, r1, r2, r4, r5, lr}
1000b976:	fba1 2402 	umull	r2, r4, r1, r2
1000b97a:	b94c      	cbnz	r4, 1000b990 <_calloc_r+0x1c>
1000b97c:	4611      	mov	r1, r2
1000b97e:	9201      	str	r2, [sp, #4]
1000b980:	f7fd fafe 	bl	10008f80 <_malloc_r>
1000b984:	9a01      	ldr	r2, [sp, #4]
1000b986:	4605      	mov	r5, r0
1000b988:	b930      	cbnz	r0, 1000b998 <_calloc_r+0x24>
1000b98a:	4628      	mov	r0, r5
1000b98c:	b003      	add	sp, #12
1000b98e:	bd30      	pop	{r4, r5, pc}
1000b990:	220c      	movs	r2, #12
1000b992:	6002      	str	r2, [r0, #0]
1000b994:	2500      	movs	r5, #0
1000b996:	e7f8      	b.n	1000b98a <_calloc_r+0x16>
1000b998:	4621      	mov	r1, r4
1000b99a:	f7fe f9d9 	bl	10009d50 <memset>
1000b99e:	e7f4      	b.n	1000b98a <_calloc_r+0x16>

1000b9a0 <__ascii_mbtowc>:
1000b9a0:	b082      	sub	sp, #8
1000b9a2:	b901      	cbnz	r1, 1000b9a6 <__ascii_mbtowc+0x6>
1000b9a4:	a901      	add	r1, sp, #4
1000b9a6:	b142      	cbz	r2, 1000b9ba <__ascii_mbtowc+0x1a>
1000b9a8:	b14b      	cbz	r3, 1000b9be <__ascii_mbtowc+0x1e>
1000b9aa:	7813      	ldrb	r3, [r2, #0]
1000b9ac:	600b      	str	r3, [r1, #0]
1000b9ae:	7812      	ldrb	r2, [r2, #0]
1000b9b0:	1e10      	subs	r0, r2, #0
1000b9b2:	bf18      	it	ne
1000b9b4:	2001      	movne	r0, #1
1000b9b6:	b002      	add	sp, #8
1000b9b8:	4770      	bx	lr
1000b9ba:	4610      	mov	r0, r2
1000b9bc:	e7fb      	b.n	1000b9b6 <__ascii_mbtowc+0x16>
1000b9be:	f06f 0001 	mvn.w	r0, #1
1000b9c2:	e7f8      	b.n	1000b9b6 <__ascii_mbtowc+0x16>

1000b9c4 <__ascii_wctomb>:
1000b9c4:	b149      	cbz	r1, 1000b9da <__ascii_wctomb+0x16>
1000b9c6:	2aff      	cmp	r2, #255	@ 0xff
1000b9c8:	bf85      	ittet	hi
1000b9ca:	238a      	movhi	r3, #138	@ 0x8a
1000b9cc:	6003      	strhi	r3, [r0, #0]
1000b9ce:	700a      	strbls	r2, [r1, #0]
1000b9d0:	f04f 30ff 	movhi.w	r0, #4294967295
1000b9d4:	bf98      	it	ls
1000b9d6:	2001      	movls	r0, #1
1000b9d8:	4770      	bx	lr
1000b9da:	4608      	mov	r0, r1
1000b9dc:	4770      	bx	lr
	...

1000b9e0 <fiprintf>:
1000b9e0:	b40e      	push	{r1, r2, r3}
1000b9e2:	b503      	push	{r0, r1, lr}
1000b9e4:	4601      	mov	r1, r0
1000b9e6:	ab03      	add	r3, sp, #12
1000b9e8:	4805      	ldr	r0, [pc, #20]	@ (1000ba00 <fiprintf+0x20>)
1000b9ea:	f853 2b04 	ldr.w	r2, [r3], #4
1000b9ee:	6800      	ldr	r0, [r0, #0]
1000b9f0:	9301      	str	r3, [sp, #4]
1000b9f2:	f7ff fd21 	bl	1000b438 <_vfiprintf_r>
1000b9f6:	b002      	add	sp, #8
1000b9f8:	f85d eb04 	ldr.w	lr, [sp], #4
1000b9fc:	b003      	add	sp, #12
1000b9fe:	4770      	bx	lr
1000ba00:	08002398 	.word	0x08002398

1000ba04 <abort>:
1000ba04:	b508      	push	{r3, lr}
1000ba06:	2006      	movs	r0, #6
1000ba08:	f000 f82c 	bl	1000ba64 <raise>
1000ba0c:	2001      	movs	r0, #1
1000ba0e:	f000 f883 	bl	1000bb18 <_exit>

1000ba12 <_raise_r>:
1000ba12:	291f      	cmp	r1, #31
1000ba14:	b538      	push	{r3, r4, r5, lr}
1000ba16:	4604      	mov	r4, r0
1000ba18:	460d      	mov	r5, r1
1000ba1a:	d904      	bls.n	1000ba26 <_raise_r+0x14>
1000ba1c:	2316      	movs	r3, #22
1000ba1e:	6003      	str	r3, [r0, #0]
1000ba20:	f04f 30ff 	mov.w	r0, #4294967295
1000ba24:	bd38      	pop	{r3, r4, r5, pc}
1000ba26:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
1000ba28:	b112      	cbz	r2, 1000ba30 <_raise_r+0x1e>
1000ba2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
1000ba2e:	b94b      	cbnz	r3, 1000ba44 <_raise_r+0x32>
1000ba30:	4620      	mov	r0, r4
1000ba32:	f000 f831 	bl	1000ba98 <_getpid_r>
1000ba36:	462a      	mov	r2, r5
1000ba38:	4601      	mov	r1, r0
1000ba3a:	4620      	mov	r0, r4
1000ba3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1000ba40:	f000 b818 	b.w	1000ba74 <_kill_r>
1000ba44:	2b01      	cmp	r3, #1
1000ba46:	d00a      	beq.n	1000ba5e <_raise_r+0x4c>
1000ba48:	1c59      	adds	r1, r3, #1
1000ba4a:	d103      	bne.n	1000ba54 <_raise_r+0x42>
1000ba4c:	2316      	movs	r3, #22
1000ba4e:	6003      	str	r3, [r0, #0]
1000ba50:	2001      	movs	r0, #1
1000ba52:	e7e7      	b.n	1000ba24 <_raise_r+0x12>
1000ba54:	2400      	movs	r4, #0
1000ba56:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
1000ba5a:	4628      	mov	r0, r5
1000ba5c:	4798      	blx	r3
1000ba5e:	2000      	movs	r0, #0
1000ba60:	e7e0      	b.n	1000ba24 <_raise_r+0x12>
	...

1000ba64 <raise>:
1000ba64:	4b02      	ldr	r3, [pc, #8]	@ (1000ba70 <raise+0xc>)
1000ba66:	4601      	mov	r1, r0
1000ba68:	6818      	ldr	r0, [r3, #0]
1000ba6a:	f7ff bfd2 	b.w	1000ba12 <_raise_r>
1000ba6e:	bf00      	nop
1000ba70:	08002398 	.word	0x08002398

1000ba74 <_kill_r>:
1000ba74:	b538      	push	{r3, r4, r5, lr}
1000ba76:	4d07      	ldr	r5, [pc, #28]	@ (1000ba94 <_kill_r+0x20>)
1000ba78:	2300      	movs	r3, #0
1000ba7a:	4604      	mov	r4, r0
1000ba7c:	4608      	mov	r0, r1
1000ba7e:	4611      	mov	r1, r2
1000ba80:	602b      	str	r3, [r5, #0]
1000ba82:	f000 f82b 	bl	1000badc <_kill>
1000ba86:	1c43      	adds	r3, r0, #1
1000ba88:	d102      	bne.n	1000ba90 <_kill_r+0x1c>
1000ba8a:	682b      	ldr	r3, [r5, #0]
1000ba8c:	b103      	cbz	r3, 1000ba90 <_kill_r+0x1c>
1000ba8e:	6023      	str	r3, [r4, #0]
1000ba90:	bd38      	pop	{r3, r4, r5, pc}
1000ba92:	bf00      	nop
1000ba94:	08002f88 	.word	0x08002f88

1000ba98 <_getpid_r>:
1000ba98:	f000 b810 	b.w	1000babc <_getpid>

1000ba9c <_close>:
1000ba9c:	4b02      	ldr	r3, [pc, #8]	@ (1000baa8 <_close+0xc>)
1000ba9e:	2258      	movs	r2, #88	@ 0x58
1000baa0:	601a      	str	r2, [r3, #0]
1000baa2:	f04f 30ff 	mov.w	r0, #4294967295
1000baa6:	4770      	bx	lr
1000baa8:	08002f88 	.word	0x08002f88

1000baac <_fstat>:
1000baac:	4b02      	ldr	r3, [pc, #8]	@ (1000bab8 <_fstat+0xc>)
1000baae:	2258      	movs	r2, #88	@ 0x58
1000bab0:	601a      	str	r2, [r3, #0]
1000bab2:	f04f 30ff 	mov.w	r0, #4294967295
1000bab6:	4770      	bx	lr
1000bab8:	08002f88 	.word	0x08002f88

1000babc <_getpid>:
1000babc:	4b02      	ldr	r3, [pc, #8]	@ (1000bac8 <_getpid+0xc>)
1000babe:	2258      	movs	r2, #88	@ 0x58
1000bac0:	601a      	str	r2, [r3, #0]
1000bac2:	f04f 30ff 	mov.w	r0, #4294967295
1000bac6:	4770      	bx	lr
1000bac8:	08002f88 	.word	0x08002f88

1000bacc <_isatty>:
1000bacc:	4b02      	ldr	r3, [pc, #8]	@ (1000bad8 <_isatty+0xc>)
1000bace:	2258      	movs	r2, #88	@ 0x58
1000bad0:	601a      	str	r2, [r3, #0]
1000bad2:	2000      	movs	r0, #0
1000bad4:	4770      	bx	lr
1000bad6:	bf00      	nop
1000bad8:	08002f88 	.word	0x08002f88

1000badc <_kill>:
1000badc:	4b02      	ldr	r3, [pc, #8]	@ (1000bae8 <_kill+0xc>)
1000bade:	2258      	movs	r2, #88	@ 0x58
1000bae0:	601a      	str	r2, [r3, #0]
1000bae2:	f04f 30ff 	mov.w	r0, #4294967295
1000bae6:	4770      	bx	lr
1000bae8:	08002f88 	.word	0x08002f88

1000baec <_lseek>:
1000baec:	4b02      	ldr	r3, [pc, #8]	@ (1000baf8 <_lseek+0xc>)
1000baee:	2258      	movs	r2, #88	@ 0x58
1000baf0:	601a      	str	r2, [r3, #0]
1000baf2:	f04f 30ff 	mov.w	r0, #4294967295
1000baf6:	4770      	bx	lr
1000baf8:	08002f88 	.word	0x08002f88

1000bafc <_sbrk>:
1000bafc:	4a04      	ldr	r2, [pc, #16]	@ (1000bb10 <_sbrk+0x14>)
1000bafe:	4905      	ldr	r1, [pc, #20]	@ (1000bb14 <_sbrk+0x18>)
1000bb00:	6813      	ldr	r3, [r2, #0]
1000bb02:	2b00      	cmp	r3, #0
1000bb04:	bf08      	it	eq
1000bb06:	460b      	moveq	r3, r1
1000bb08:	4418      	add	r0, r3
1000bb0a:	6010      	str	r0, [r2, #0]
1000bb0c:	4618      	mov	r0, r3
1000bb0e:	4770      	bx	lr
1000bb10:	08002f90 	.word	0x08002f90
1000bb14:	08002f98 	.word	0x08002f98

1000bb18 <_exit>:
1000bb18:	e7fe      	b.n	1000bb18 <_exit>
1000bb1a:	bf00      	nop

1000bb1c <_init>:
1000bb1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000bb1e:	bf00      	nop
1000bb20:	bcf8      	pop	{r3, r4, r5, r6, r7}
1000bb22:	bc08      	pop	{r3}
1000bb24:	469e      	mov	lr, r3
1000bb26:	4770      	bx	lr

1000bb28 <_fini>:
1000bb28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000bb2a:	bf00      	nop
1000bb2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
1000bb2e:	bc08      	pop	{r3}
1000bb30:	469e      	mov	lr, r3
1000bb32:	4770      	bx	lr

1000bb34 <systemIpcPipeConfigCm4.1>:
1000bb34:	0003 0000 0001 0000 0001 0000 0000 0000     ................
1000bb44:	0305 0060 0004 0000 0001 0000 0000 0000     ..`.............
1000bb54:	0001 0000 0406 0060 0008 0000 2a88 0800     ......`......*..
1000bb64:	23ad 1000                                   .#..

1000bb68 <CYBSP_CSD_CLK_DIV_obj>:
1000bb68:	0005                                         ...

1000bb6b <CYBSP_TRACE_CLK_DIV_obj>:
1000bb6b:	0005                                         ...

1000bb6e <peri_0_div_16_15_obj>:
1000bb6e:	0105                                         ...

1000bb71 <CYBSP_CINA_obj>:
1000bb71:	070b                                         ...

1000bb74 <CYBSP_CINB_obj>:
1000bb74:	070b                                         ...

1000bb77 <CYBSP_CMOD_obj>:
1000bb77:	070b                                         ...

1000bb7a <CYBSP_CSD_BTN0_obj>:
1000bb7a:	080b                                         ...

1000bb7d <CYBSP_CSD_BTN1_obj>:
1000bb7d:	080b                                         ...

1000bb80 <CYBSP_CSD_SLD0_obj>:
1000bb80:	080b                                         ...

1000bb83 <CYBSP_CSD_SLD1_obj>:
1000bb83:	080b                                         ...

1000bb86 <CYBSP_CSD_SLD2_obj>:
1000bb86:	080b                                         ...

1000bb89 <CYBSP_CSD_SLD3_obj>:
1000bb89:	080b                                         ...

1000bb8c <CYBSP_CSD_SLD4_obj>:
1000bb8c:	080b                                         ...

1000bb8f <CYBSP_CSD_TX_obj>:
1000bb8f:	010b 0000                                    .....

1000bb94 <CYBSP_SWDCK_config>:
1000bb94:	0001 0000 000b 0000 001d 0000 0000 0000     ................
	...
1000bbb0:	0001 0000 0000 0000 0000 0000 0000 0000     ................
	...

1000bbc8 <CYBSP_SWDCK_obj>:
1000bbc8:	060b 0007                                   ....

1000bbcc <CYBSP_SWDIO_config>:
1000bbcc:	0001 0000 000a 0000 001d 0000 0000 0000     ................
	...
1000bbe8:	0001 0000 0000 0000 0000 0000 0000 0000     ................
	...

1000bc00 <CYBSP_SWDIO_obj>:
1000bc00:	060b 0006                                   ....

1000bc04 <CYBSP_SWO_config>:
1000bc04:	0001 0000 0006 0000 001d 0000 0000 0000     ................
	...
1000bc20:	0001 0000 0000 0000 0000 0000 0000 0000     ................
	...

1000bc38 <CYBSP_SWO_obj>:
1000bc38:	060b                                         ...

1000bc3b <CYBSP_WCO_IN_obj>:
1000bc3b:	000b                                         ...

1000bc3e <CYBSP_WCO_OUT_obj>:
1000bc3e:	000b 0001 0000                              ......

1000bc44 <srss_0_clock_0_fll_0_fllConfig>:
1000bc44:	01f4 0000 0014 0104 000a 0509 0008 0003     ................
1000bc54:	0163 0000                                   c...

1000bc58 <srss_0_clock_0_pathmux_0_obj>:
1000bc58:	0004                                         ...

1000bc5b <srss_0_clock_0_pathmux_1_obj>:
1000bc5b:	0104                                         ...

1000bc5e <srss_0_clock_0_pathmux_2_obj>:
1000bc5e:	0204                                         ...

1000bc61 <srss_0_clock_0_pathmux_3_obj>:
1000bc61:	0304                                         ...

1000bc64 <srss_0_clock_0_pathmux_4_obj>:
1000bc64:	0404                                         ...

1000bc67 <srss_0_clock_0_pll_0_pllConfig>:
1000bc67:	011e 0005 2a00 2a2a 2a2a 2a2a 2a2a 2a2a     .....***********
1000bc77:	2a2a 2a2a 2a2a 202a 5300 6174 7472 6e69     ******* .Startin
1000bc87:	2067 4646 2054 6542 636e 6d68 7261 206b     g FFT Benchmark 
1000bc97:	7250 676f 6172 006d 654d 6f6d 7972 6120     Program.Memory a
1000bca7:	6c6c 636f 7461 6f69 206e 6166 6c69 6465     llocation failed
1000bcb7:	6620 726f 4620 5446 7320 7a69 2065 204e      for FFT size N 
1000bcc7:	203d 6425 000a 4646 2054 6e69 7469 6169     = %d..FFT initia
1000bcd7:	696c 617a 6974 6e6f 6620 6961 656c 2064     lization failed 
1000bce7:	6f66 2072 204e 203d 6425 000a 4646 2054     for N = %d..FFT 
1000bcf7:	6953 657a 203a 6425 000a 6e49 7570 2074     Size: %d..Input 
1000bd07:	6144 6174 462c 6572 7571 6e65 7963 2820     Data,Frequency (
1000bd17:	7a48 0029 452c 6578 7563 6974 6e6f 2520     Hz).,Execution %
1000bd27:	2064 754f 7074 7475 4300 6379 656c 4320     d Output.Cycle C
1000bd37:	756f 746e 002c 7641 7265 6761 3a65 2520     ount,.Average: %
1000bd47:	0075 252c 0075 6c41 206c 616d 6e67 7469     u.,%u.All magnit
1000bd57:	6475 7365 6120 6572 6320 6e6f 6973 7473     udes are consist
1000bd67:	6e65 2074 6361 6f72 7373 6120 6c6c 6520     ent across all e
1000bd77:	6578 7563 6974 6e6f 2073 6f66 2072 4646     xecutions for FF
1000bd87:	2054 6973 657a 4e20 3d20 2520 0a64 4900     T size N = %d..I
1000bd97:	636e 6e6f 6973 7473 6e65 2074 616d 6e67     nconsistent magn
1000bda7:	7469 6475 7365 6420 7465 6365 6574 2064     itudes detected 
1000bdb7:	6f66 2072 4646 2054 6973 657a 4e20 3d20     for FFT size N =
1000bdc7:	2520 0a64                                     %d..

1000bdcc <FFT_SIZES>:
1000bdcc:	0400 0000 0200 0000 0100 0000 0080 0000     ................
1000bddc:	0040 0000 0020 0000                         @... ...

1000bde4 <cyhal_pin_map_scb_uart_cts>:
1000bde4:	0000 1205 0007 120b 0001 1213 0002 121b     ................
1000bdf4:	0005 122b 0003 1233 0006 1237 0004 123b     ..+...3...7...;.
1000be04:	0004 1243 0002 124b 0001 1253 0005 125b     ..C...K...S...[.
1000be14:	0006 1263 0006 126b                         ..c...k.

1000be1c <cyhal_pin_map_scb_uart_rts>:
1000be1c:	0000 1204 0007 120a 0001 1212 0002 121a     ................
1000be2c:	0005 122a 0003 1232 0006 1236 0004 123a     ..*...2...6...:.
1000be3c:	0004 1242 0002 124a 0001 1252 0005 125a     ..B...J...R...Z.
1000be4c:	0006 1262 0006 126a                         ..b...j.

1000be54 <cyhal_pin_map_scb_uart_rx>:
1000be54:	0000 1202 0007 1208 0001 1210 0002 1218     ................
1000be64:	0007 1220 0005 1228 0003 1230 0006 1234     .. ...(...0...4.
1000be74:	0004 1238 0004 1240 0002 1248 0001 1250     ..8...@...H...P.
1000be84:	0005 1258 0006 1260 0006 1268               ..X...`...h.

1000be90 <cyhal_pin_map_scb_uart_tx>:
1000be90:	0000 1203 0007 1209 0001 1211 0002 1219     ................
1000bea0:	0007 1221 0005 1229 0003 1231 0006 1235     ..!...)...1...5.
1000beb0:	0004 1239 0004 1241 0002 1249 0001 1251     ..9...A...I...Q.
1000bec0:	0005 1259 0006 1261 0006 1269               ..Y...a...i.

1000becc <cyhal_dest_to_mux>:
1000becc:	0505 0000 0000 0000 0000 0000 0000 0000     ................
1000bedc:	0000 0101 0101 0101 0101 0101 0101 0101     ................
1000beec:	0101 0806 0408 0204 0202 0202 0202 0202     ................
1000befc:	0202 0202 0302 0303 0303 0303 0303 0303     ................
1000bf0c:	0303 0a03 0a0a 0a0a 0a0a 0b0a 0b0b 0b0b     ................
1000bf1c:	0b0b 0b0b 0b0b 0b0b 0b0b 0c0b 0d0c 0d0d     ................
1000bf2c:	0d0d 0d0d 0d0d 0d0d 0d0d 0d0d 0e0d 0e0e     ................
1000bf3c:	0e0e 0e0e 0a0e 0a0a 0a0a 0a0a 0b0a 0b0b     ................
1000bf4c:	0b0b 0b0b 0b0b 0b0b 0b0b 0b0b 0c0b 0d0c     ................
1000bf5c:	0d0d 0d0d 0d0d 0d0d 0d0d 0d0d 0d0d 0e0d     ................
1000bf6c:	0e0e 0e0e 0e0e 0a0e 0a0a 0a0a 0a0a 0b0a     ................
1000bf7c:	0b0b 0b0b 0b0b 0b0b 0b0b 0b0b 0b0b 0c0b     ................
1000bf8c:	0c0c 0c0c 0c0c 0d0c 0e0d 0e0e 0e0e 0e0e     ................
1000bf9c:	0a0e 0a0a 0a0a 0a0a 0b0a 0b0b 0b0b 0b0b     ................
1000bfac:	0b0b 0b0b 0b0b 0b0b 0c0b 0c0c 0c0c 0c0c     ................
1000bfbc:	0d0c 0e0d 0e0e 0e0e 0e0e 0a0e 0a0a 0a0a     ................
1000bfcc:	0a0a 0b0a 0b0b 0b0b 0b0b 0b0b 0b0b 0b0b     ................
1000bfdc:	0b0b 0c0b 0c0c 0c0c 0c0c 0d0c 0e0d 0e0e     ................
1000bfec:	0e0e 0e0e 0a0e 0a0a 0a0a 0a0a 0b0a 0b0b     ................
1000bffc:	0b0b 0b0b 0b0b 0b0b 0b0b 0b0b 0c0b 0c0c     ................
1000c00c:	0c0c 0c0c 0d0c 0e0d 0e0e 0e0e 0e0e 0a0e     ................
1000c01c:	0a0a 0a0a 0a0a 0b0a 0b0b 0b0b 0b0b 0b0b     ................
1000c02c:	0b0b 0b0b 0b0b 0c0b 0c0c 0c0c 0c0c 0d0c     ................
1000c03c:	0e0d 0e0e 0e0e 0e0e 0a0e 0a0a 0a0a 0a0a     ................
1000c04c:	0b0a 0b0b 0b0b 0b0b 0b0b 0b0b 0b0b 0b0b     ................
1000c05c:	0c0b 0c0c 0c0c 0c0c 0d0c 0e0d 0e0e 0e0e     ................
1000c06c:	0e0e 0a0e 0a0a 0a0a 0a0a 0b0a 0b0b 0b0b     ................
1000c07c:	0b0b 0b0b 0b0b 0b0b 0b0b 0c0b 0c0c 0c0c     ................
1000c08c:	0c0c 0d0c 0e0d 0e0e 0e0e 0e0e 0a0e 0a0a     ................
1000c09c:	0a0a 0a0a 070a 0907 0909 0909 0909 0009     ................

1000c0ac <cyhal_mux0_sources>:
1000c0ac:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c0bc:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c0cc:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c0dc:	00e0 00e9 00ea 00eb 00ec 00ed 00ee 00ef     ................
1000c0ec:	00f0 00f1 00f2 00f3 00f4 00f5 00f6 00f7     ................
1000c0fc:	00f8 00f9 00fa 00fd 00fe 00ff 0100 0101     ................
1000c10c:	0102 0103 0104                              ......

1000c112 <cyhal_mux10_sources>:
1000c112:	0000 0006 0007 0008 0009 000a 000b 000c     ................
1000c122:	000d 000e 000f 0010 0011 0012 0013 0014     ................
1000c132:	0015 0016 0017 0018 0019 001a 001b 001c     ................
1000c142:	001d 001e 001f 0020 0021 0022 0023 0024     ...... .!.".#.$.
1000c152:	0025                                        %.

1000c154 <cyhal_mux11_sources>:
1000c154:	0000 0089 008a 008b 008c 008d 008e 008f     ................
1000c164:	0090 0069 006a 006b 006c 006d 006e 006f     ..i.j.k.l.m.n.o.
1000c174:	0070 00a9 00aa 00ab 00ac 00ad 00ae 00af     p...............
1000c184:	00b0 0091 0092 0093 0094 0095 0096 0097     ................
1000c194:	0098 0099 009a 009b 009c 009d 009e 009f     ................
1000c1a4:	00a0 00a1 00a2 00a3 00a4 00a5 00a6 00a7     ................
1000c1b4:	00a8 0071 0072 0073 0074 0075 0076 0077     ..q.r.s.t.u.v.w.
1000c1c4:	0078 0079 007a 007b 007c 007d 007e 007f     x.y.z.{.|.}.~...
1000c1d4:	0080 0081 0082 0083 0084 0085 0086 0087     ................
1000c1e4:	0088 00b1 00b2 00b3 00b4 00b5 00b6 00b7     ................
1000c1f4:	00b8 00b9 00ba 00bb 00bc 00bd 00be 00bf     ................
1000c204:	00c0 00c1 00c2 00c3 00c4 00c5 00c6 00c7     ................
1000c214:	00c8                                        ..

1000c216 <cyhal_mux12_sources>:
1000c216:	0000 0030 0031 0032 0033 0034 0035 0036     ..0.1.2.3.4.5.6.
1000c226:	0037 0038 0039 003a 003b 003c 003d 003e     7.8.9.:.;.<.=.>.
1000c236:	003f 0040 0041 0042 0043 0044 0045 0046     ?.@.A.B.C.D.E.F.
1000c246:	0047 0048 0049 004a 004b                    G.H.I.J.K.

1000c250 <cyhal_mux13_sources>:
1000c250:	0000 005e 0055 005f 0056 0060 0057 0061     ..^.U._.V.`.W.a.
1000c260:	0058 0062 0059 0063 005a 0064 005b 0065     X.b.Y.c.Z.d.[.e.
1000c270:	005c 0066 005d 0003 0002 0001 0068 0067     \.f.].......h.g.
1000c280:	011f 0120 0121 0122 0123 0124 0125 0126     .. .!.".#.$.%.&.
1000c290:	0029 0028                                   ).(.

1000c294 <cyhal_mux14_sources>:
1000c294:	0000 010f 0110 0111 0112 0113 0114 0115     ................
1000c2a4:	0116 0117 0118 0119 011a 011b 011c 011d     ................
1000c2b4:	011e 010d 010e 0004 0005 002f 002e 002c     ........../...,.
1000c2c4:	002d 002a 002b 004c 004d 004e 004f 0050     -.*.+.L.M.N.O.P.
1000c2d4:	0051 0052 0053 0054 0026 0027               Q.R.S.T.&.'.

1000c2e0 <cyhal_mux1_sources>:
1000c2e0:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c2f0:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c300:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c310:	00e0 00e9 00ea 00eb 00ec 00ed 00ee 00ef     ................
1000c320:	00f0 00f1 00f2 00f3 00f4 00f5 00f6 00f7     ................
1000c330:	00f8 00f9 00fa 00fd 00fe 00ff 0100 0101     ................
1000c340:	0102 0103 0104                              ......

1000c346 <cyhal_mux2_sources>:
1000c346:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c356:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c366:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c376:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
1000c386:	00e8 00fb 00fc 0105 0106 0107 0108 0109     ................
1000c396:	010a 010b 010c                              ......

1000c39c <cyhal_mux3_sources>:
1000c39c:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c3ac:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c3bc:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c3cc:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
1000c3dc:	00e8 00fb 00fc 0105 0106 0107 0108 0109     ................
1000c3ec:	010a 010b 010c                              ......

1000c3f2 <cyhal_mux4_sources>:
1000c3f2:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c402:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c412:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c422:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
1000c432:	00e8 00fb 00fc 0105 0106 0107 0108 0109     ................
1000c442:	010a 010b 010c                              ......

1000c448 <cyhal_mux5_sources>:
1000c448:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c458:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c468:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c478:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
1000c488:	00e8 00fb 00fc 0105 0106 0107 0108 0109     ................
1000c498:	010a 010b 010c                              ......

1000c49e <cyhal_mux6_sources>:
1000c49e:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c4ae:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c4be:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c4ce:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
1000c4de:	00e8 00fb 00fc 0105 0106 0107 0108 0109     ................
1000c4ee:	010a 010b 010c                              ......

1000c4f4 <cyhal_mux7_sources>:
1000c4f4:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c504:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c514:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c524:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
1000c534:	00e8 00fb 00fc 0105 0106 0107 0108 0109     ................
1000c544:	010a 010b 010c                              ......

1000c54a <cyhal_mux8_sources>:
1000c54a:	0000 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
1000c55a:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d7     ................
1000c56a:	00d8 00d9 00da 00db 00dc 00dd 00de 00df     ................
1000c57a:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
1000c58a:	00e8 00fb 00fc 0105 0106 0107 0108 0109     ................
1000c59a:	010a 010b 010c                              ......

1000c5a0 <cyhal_mux9_sources>:
1000c5a0:	0000 0006 0007 0008 0009 000a 000b 000c     ................
1000c5b0:	000d 000e 000f 0010 0011 0012 0013 0014     ................
1000c5c0:	0015 0016 0017 0018 0019 001a 001b 001c     ................
1000c5d0:	001d 001e 001f 0020 0021 0022 0023 0024     ...... .!.".#.$.
1000c5e0:	0025                                        %.

1000c5e2 <cyhal_mux_dest_index>:
1000c5e2:	0100 0100 0302 0504 0706 0908 0b0a 0d0c     ................
1000c5f2:	0f0e 0100 0302 0504 0706 0908 0b0a 0d0c     ................
1000c602:	0f0e 0000 0001 0001 0201 0403 0605 0807     ................
1000c612:	0a09 0c0b 000d 0201 0403 0605 0807 0a09     ................
1000c622:	0c0b 000d 0201 0403 0605 0007 0201 0403     ................
1000c632:	0605 0807 0a09 0c0b 0e0d 080f 0009 0201     ................
1000c642:	0403 0605 0807 0a09 0c0b 0e0d 000f 0201     ................
1000c652:	0403 0605 0007 0201 0403 0605 0007 0201     ................
1000c662:	0403 0605 0807 0a09 0c0b 0e0d 080f 0009     ................
1000c672:	0201 0403 0605 0807 0a09 0c0b 0e0d 000f     ................
1000c682:	0201 0403 0605 0007 0201 0403 0605 0007     ................
1000c692:	0201 0403 0605 0807 0a09 0c0b 0e0d 000f     ................
1000c6a2:	0201 0403 0605 1007 0811 0a09 0c0b 0e0d     ................
1000c6b2:	000f 0201 0403 0605 0007 0201 0403 0605     ................
1000c6c2:	0807 0a09 0c0b 0e0d 000f 0201 0403 0605     ................
1000c6d2:	1007 0811 0a09 0c0b 0e0d 000f 0201 0403     ................
1000c6e2:	0605 0007 0201 0403 0605 0807 0a09 0c0b     ................
1000c6f2:	0e0d 000f 0201 0403 0605 1007 0811 0a09     ................
1000c702:	0c0b 0e0d 000f 0201 0403 0605 0007 0201     ................
1000c712:	0403 0605 0807 0a09 0c0b 0e0d 000f 0201     ................
1000c722:	0403 0605 1007 0811 0a09 0c0b 0e0d 000f     ................
1000c732:	0201 0403 0605 0007 0201 0403 0605 0807     ................
1000c742:	0a09 0c0b 0e0d 000f 0201 0403 0605 1007     ................
1000c752:	0811 0a09 0c0b 0e0d 000f 0201 0403 0605     ................
1000c762:	0007 0201 0403 0605 0807 0a09 0c0b 0e0d     ................
1000c772:	000f 0201 0403 0605 1007 0811 0a09 0c0b     ................
1000c782:	0e0d 000f 0201 0403 0605 0007 0201 0403     ................
1000c792:	0605 0807 0a09 0c0b 0e0d 000f 0201 0403     ................
1000c7a2:	0605 1007 0811 0a09 0c0b 0e0d 000f 0201     ................
1000c7b2:	0403 0605 0007 0001 0201 0403 0605 0007     ................

1000c7c2 <cyhal_sources_per_mux>:
1000c7c2:	0033 0033 002b 002b 002b 002b 002b 002b     3.3.+.+.+.+.+.+.
1000c7d2:	002b 0021 0021 0061 001d 0022 0026          +.!.!.a...".&.

1000c7e0 <CYHAL_CLOCK_HF>:
1000c7e0:	0012 0000 c840 1000 0112 0000 c840 1000     ....@.......@...
1000c7f0:	0212 0000 c840 1000 0312 0000 c840 1000     ....@.......@...
1000c800:	0412 0000 c840 1000                         ....@...

1000c808 <CYHAL_CLOCK_RSC_FLL>:
1000c808:	0e05                                         ...

1000c80b <CYHAL_CLOCK_RSC_PATHMUX>:
1000c80b:	0d05 0500 010d 0d05 0502 030d 0d05           ...............

1000c81a <CYHAL_CLOCK_RSC_PLL>:
1000c81a:	0f05 0000 0000                              ......

1000c820 <FUNCS_EMPTY>:
	...

1000c840 <FUNCS_HF>:
1000c840:	2cd9 1000 2cff 1000 2ba1 1000 2b89 1000     .,...,...+...+..
1000c850:	2c61 1000 2b91 1000 2bed 1000 0015 0000     a,...+...+......

1000c860 <CSWTCH.19>:
1000c860:	c8de 1000 0000 0000 c8e0 1000 0000 0000     ................
1000c870:	0000 0000 c914 1000 c916 1000 0000 0000     ................
1000c880:	c91a 1000 0000 0000 0000 0000 0000 0000     ................
	...
1000c898:	c93a 1000 0000 0000 c93c 1000 0000 0000     :.......<.......
	...
1000c8bc:	c93e 1000 c942 1000                         >...B...

1000c8c4 <CSWTCH.21>:
1000c8c4:	0001 001a 0100 0002 0010 0000 0000 0001     ................
1000c8d4:	0001 0000 0000 0200 0001                    ..........

1000c8de <cyhal_block_offsets_can>:
	...

1000c8e0 <cyhal_block_offsets_clock>:
1000c8e0:	0000 0008 0018 001c 001d 001e 001f 0020     .............. .
1000c8f0:	0021 0022 0023 0024 0025 0026 002b 002c     !.".#.$.%.&.+.,.
1000c900:	002d 002e 002f 0034 0035 0036 0037 0038     -.../.4.5.6.7.8.
1000c910:	0039 003a                                   9.:.

1000c914 <cyhal_block_offsets_dma>:
	...

1000c916 <cyhal_block_offsets_dw>:
1000c916:	0000 0010                                   ....

1000c91a <cyhal_block_offsets_gpio>:
1000c91a:	0000 0008 0010 0018 0020 0028 0030 0038     ........ .(.0.8.
1000c92a:	0040 0048 0050 0058 0060 0068 0070 0078     @.H.P.X.`.h.p.x.

1000c93a <cyhal_block_offsets_lpcomp>:
	...

1000c93c <cyhal_block_offsets_opamp>:
	...

1000c93e <cyhal_block_offsets_tcpwm>:
1000c93e:	0000 0008                                   ....

1000c942 <cyhal_block_offsets_tdm>:
	...

1000c944 <cyhal_resource_offsets>:
1000c944:	0000 0001 0001 0001 0001 0001 003c 003d     ............<.=.
1000c954:	003e 003e 005e 005e 00d6 00d7 00d7 00d7     >.>.^.^.........
1000c964:	00d8 00d8 00da 00dc 00de 00df 00e0 00e1     ................
1000c974:	00ea 00ea 00ea 010a 010a 010b               ............

1000c980 <CSWTCH.31>:
1000c980:	d1c9 ebe1 00fd                              ......

1000c986 <CSWTCH.32>:
1000c986:	00d0 00e0 00ea 00fc 010c                    ..........

1000c990 <CSWTCH.34>:
1000c990:	ff08 ffff ffff ffff ffff ffff ffff ffff     ................
1000c9a0:	ffff ffff ffff 00ff 0201 0403 0605 0007     ................

1000c9b0 <_CYHAL_SCB_AVAILABLE_BLOCKS_MASK>:
1000c9b0:	01ff 0000                                   ....

1000c9b4 <_CYHAL_SCB_BASE_ADDRESSES>:
1000c9b4:	0000 4061 0000 4062 0000 4063 0000 4064     ..a@..b@..c@..d@
1000c9c4:	0000 4065 0000 4066 0000 4067 0000 4068     ..e@..f@..g@..h@
1000c9d4:	0000 4069                                   ..i@

1000c9d8 <_CYHAL_SCB_BASE_ADDRESS_INDEX>:
1000c9d8:	0100 0302 0504 0706 0008                    ..........

1000c9e2 <_CYHAL_SCB_IRQ_N>:
1000c9e2:	0029 002a 002b 002c 002d 002e 002f 0030     ).*.+.,.-.../.0.
1000c9f2:	0012                                        ..

1000c9f4 <_cyhal_syspm_cb_default>:
	...
1000ca00:	2ba0 0800 0000 0000 0000 0000 000a 0000     .+..............

1000ca10 <_cyhal_uart_default_config>:
1000ca10:	0000 0000 000c 0000 0008 0000 0200 0000     ................
	...
1000ca34:	0014 0000 0000 0000 000b 0000 0000 0000     ................
1000ca44:	0000 0000 003f 0000 0000 0000               ....?.......

1000ca50 <CSWTCH.20>:
1000ca50:	0102 0104 0101                               .......

1000ca57 <CSWTCH.26>:
1000ca57:	1008 0104 0101 0101 0101 0101 0501 0101     ................
1000ca67:	0101                                         ...

1000ca6a <PERI_DIVIDERS.0>:
1000ca6a:	0100 0302 0000                              ......

1000ca70 <cy_deviceIpBlockCfgPSoC6_01>:
1000ca70:	0000 4021 0000 4025 0000 4001 0000 4034     ..!@..%@...@..4@
1000ca80:	0000 4024 0000 4031 0000 4032 0000 411f     ..$@..1@..2@...A
1000ca90:	0000 4023 0000 4011 0000 411d 1010 1010     ..#@...@...A....
1000caa0:	1010 1010 1010 1010 1010 8010 0019 0055     ..............U.
1000cab0:	00f0 0105 0105 043b 1c10 0101 c00f 0000     ......;.........
1000cac0:	0400 0000 0101 0101 1d01 573a 9678 0000     ..........:Wx...
1000cad0:	0000 0800 0020 1210 0008 0000 1f00 0000     .... ...........
1000cae0:	1000 0f00 2000 0200 063f 0e08 0800 0900     ..... ..?.......
1000caf0:	0a00 0b00 2824 302c 0034 0000 0010 0000     ....$(,04.......
1000cb00:	0090 0000 0088 0000 0008 0000 0080 0000     ................
1000cb10:	f004 0000 f000 0000 0240 0000 0520 00a0     ........@... ...
1000cb20:	01d0 0100 0180 01a0 0140 0190 01b0 0020     ........@..... .
1000cb30:	0010 0000 0008 0000 0001 0000 0000 0000     ................
	...

1000cb48 <armBitRevIndexTable_fixed_1024>:
1000cb48:	0008 1000 0010 0800 0018 1800 0020 0400     ............ ...
1000cb58:	0028 1400 0030 0c00 0038 1c00 0040 0200     (...0...8...@...
1000cb68:	0048 1200 0050 0a00 0058 1a00 0060 0600     H...P...X...`...
1000cb78:	0068 1600 0070 0e00 0078 1e00 0080 0100     h...p...x.......
1000cb88:	0088 1100 0090 0900 0098 1900 00a0 0500     ................
1000cb98:	00a8 1500 00b0 0d00 00b8 1d00 00c0 0300     ................
1000cba8:	00c8 1300 00d0 0b00 00d8 1b00 00e0 0700     ................
1000cbb8:	00e8 1700 00f0 0f00 00f8 1f00 0108 1080     ................
1000cbc8:	0110 0880 0118 1880 0120 0480 0128 1480     ........ ...(...
1000cbd8:	0130 0c80 0138 1c80 0140 0280 0148 1280     0...8...@...H...
1000cbe8:	0150 0a80 0158 1a80 0160 0680 0168 1680     P...X...`...h...
1000cbf8:	0170 0e80 0178 1e80 0188 1180 0190 0980     p...x...........
1000cc08:	0198 1980 01a0 0580 01a8 1580 01b0 0d80     ................
1000cc18:	01b8 1d80 01c0 0380 01c8 1380 01d0 0b80     ................
1000cc28:	01d8 1b80 01e0 0780 01e8 1780 01f0 0f80     ................
1000cc38:	01f8 1f80 0208 1040 0210 0840 0218 1840     ......@...@...@.
1000cc48:	0220 0440 0228 1440 0230 0c40 0238 1c40      .@.(.@.0.@.8.@.
1000cc58:	0248 1240 0250 0a40 0258 1a40 0260 0640     H.@.P.@.X.@.`.@.
1000cc68:	0268 1640 0270 0e40 0278 1e40 0288 1140     h.@.p.@.x.@...@.
1000cc78:	0290 0940 0298 1940 02a0 0540 02a8 1540     ..@...@...@...@.
1000cc88:	02b0 0d40 02b8 1d40 02c0 0340 02c8 1340     ..@...@...@...@.
1000cc98:	02d0 0b40 02d8 1b40 02e0 0740 02e8 1740     ..@...@...@...@.
1000cca8:	02f0 0f40 02f8 1f40 0308 10c0 0310 08c0     ..@...@.........
1000ccb8:	0318 18c0 0320 04c0 0328 14c0 0330 0cc0     .... ...(...0...
1000ccc8:	0338 1cc0 0348 12c0 0350 0ac0 0358 1ac0     8...H...P...X...
1000ccd8:	0360 06c0 0368 16c0 0370 0ec0 0378 1ec0     `...h...p...x...
1000cce8:	0388 11c0 0390 09c0 0398 19c0 03a0 05c0     ................
1000ccf8:	03a8 15c0 03b0 0dc0 03b8 1dc0 03c8 13c0     ................
1000cd08:	03d0 0bc0 03d8 1bc0 03e0 07c0 03e8 17c0     ................
1000cd18:	03f0 0fc0 03f8 1fc0 0408 1020 0410 0820     .......... ... .
1000cd28:	0418 1820 0428 1420 0430 0c20 0438 1c20     .. .(. .0. .8. .
1000cd38:	0448 1220 0450 0a20 0458 1a20 0460 0620     H. .P. .X. .`. .
1000cd48:	0468 1620 0470 0e20 0478 1e20 0488 1120     h. .p. .x. ... .
1000cd58:	0490 0920 0498 1920 04a0 0520 04a8 1520     .. ... ... ... .
1000cd68:	04b0 0d20 04b8 1d20 04c8 1320 04d0 0b20     .. ... ... ... .
1000cd78:	04d8 1b20 04e0 0720 04e8 1720 04f0 0f20     .. ... ... ... .
1000cd88:	04f8 1f20 0508 10a0 0510 08a0 0518 18a0     .. .............
1000cd98:	0528 14a0 0530 0ca0 0538 1ca0 0548 12a0     (...0...8...H...
1000cda8:	0550 0aa0 0558 1aa0 0560 06a0 0568 16a0     P...X...`...h...
1000cdb8:	0570 0ea0 0578 1ea0 0588 11a0 0590 09a0     p...x...........
1000cdc8:	0598 19a0 05a8 15a0 05b0 0da0 05b8 1da0     ................
1000cdd8:	05c8 13a0 05d0 0ba0 05d8 1ba0 05e0 07a0     ................
1000cde8:	05e8 17a0 05f0 0fa0 05f8 1fa0 0608 1060     ..............`.
1000cdf8:	0610 0860 0618 1860 0628 1460 0630 0c60     ..`...`.(.`.0.`.
1000ce08:	0638 1c60 0648 1260 0650 0a60 0658 1a60     8.`.H.`.P.`.X.`.
1000ce18:	0668 1660 0670 0e60 0678 1e60 0688 1160     h.`.p.`.x.`...`.
1000ce28:	0690 0960 0698 1960 06a8 1560 06b0 0d60     ..`...`...`...`.
1000ce38:	06b8 1d60 06c8 1360 06d0 0b60 06d8 1b60     ..`...`...`...`.
1000ce48:	06e0 0760 06e8 1760 06f0 0f60 06f8 1f60     ..`...`...`...`.
1000ce58:	0708 10e0 0710 08e0 0718 18e0 0728 14e0     ............(...
1000ce68:	0730 0ce0 0738 1ce0 0748 12e0 0750 0ae0     0...8...H...P...
1000ce78:	0758 1ae0 0768 16e0 0770 0ee0 0778 1ee0     X...h...p...x...
1000ce88:	0788 11e0 0790 09e0 0798 19e0 07a8 15e0     ................
1000ce98:	07b0 0de0 07b8 1de0 07c8 13e0 07d0 0be0     ................
1000cea8:	07d8 1be0 07e8 17e0 07f0 0fe0 07f8 1fe0     ................
1000ceb8:	0808 1010 0818 1810 0828 1410 0830 0c10     ........(...0...
1000cec8:	0838 1c10 0848 1210 0850 0a10 0858 1a10     8...H...P...X...
1000ced8:	0868 1610 0870 0e10 0878 1e10 0888 1110     h...p...x.......
1000cee8:	0890 0910 0898 1910 08a8 1510 08b0 0d10     ................
1000cef8:	08b8 1d10 08c8 1310 08d0 0b10 08d8 1b10     ................
1000cf08:	08e8 1710 08f0 0f10 08f8 1f10 0908 1090     ................
1000cf18:	0918 1890 0928 1490 0930 0c90 0938 1c90     ....(...0...8...
1000cf28:	0948 1290 0950 0a90 0958 1a90 0968 1690     H...P...X...h...
1000cf38:	0970 0e90 0978 1e90 0988 1190 0998 1990     p...x...........
1000cf48:	09a8 1590 09b0 0d90 09b8 1d90 09c8 1390     ................
1000cf58:	09d0 0b90 09d8 1b90 09e8 1790 09f0 0f90     ................
1000cf68:	09f8 1f90 0a08 1050 0a18 1850 0a28 1450     ......P...P.(.P.
1000cf78:	0a30 0c50 0a38 1c50 0a48 1250 0a58 1a50     0.P.8.P.H.P.X.P.
1000cf88:	0a68 1650 0a70 0e50 0a78 1e50 0a88 1150     h.P.p.P.x.P...P.
1000cf98:	0a98 1950 0aa8 1550 0ab0 0d50 0ab8 1d50     ..P...P...P...P.
1000cfa8:	0ac8 1350 0ad0 0b50 0ad8 1b50 0ae8 1750     ..P...P...P...P.
1000cfb8:	0af0 0f50 0af8 1f50 0b08 10d0 0b18 18d0     ..P...P.........
1000cfc8:	0b28 14d0 0b30 0cd0 0b38 1cd0 0b48 12d0     (...0...8...H...
1000cfd8:	0b58 1ad0 0b68 16d0 0b70 0ed0 0b78 1ed0     X...h...p...x...
1000cfe8:	0b88 11d0 0b98 19d0 0ba8 15d0 0bb0 0dd0     ................
1000cff8:	0bb8 1dd0 0bc8 13d0 0bd8 1bd0 0be8 17d0     ................
1000d008:	0bf0 0fd0 0bf8 1fd0 0c08 1030 0c18 1830     ..........0...0.
1000d018:	0c28 1430 0c38 1c30 0c48 1230 0c58 1a30     (.0.8.0.H.0.X.0.
1000d028:	0c68 1630 0c70 0e30 0c78 1e30 0c88 1130     h.0.p.0.x.0...0.
1000d038:	0c98 1930 0ca8 1530 0cb0 0d30 0cb8 1d30     ..0...0...0...0.
1000d048:	0cc8 1330 0cd8 1b30 0ce8 1730 0cf0 0f30     ..0...0...0...0.
1000d058:	0cf8 1f30 0d08 10b0 0d18 18b0 0d28 14b0     ..0.........(...
1000d068:	0d38 1cb0 0d48 12b0 0d58 1ab0 0d68 16b0     8...H...X...h...
1000d078:	0d70 0eb0 0d78 1eb0 0d88 11b0 0d98 19b0     p...x...........
1000d088:	0da8 15b0 0db8 1db0 0dc8 13b0 0dd8 1bb0     ................
1000d098:	0de8 17b0 0df0 0fb0 0df8 1fb0 0e08 1070     ..............p.
1000d0a8:	0e18 1870 0e28 1470 0e38 1c70 0e48 1270     ..p.(.p.8.p.H.p.
1000d0b8:	0e58 1a70 0e68 1670 0e78 1e70 0e88 1170     X.p.h.p.x.p...p.
1000d0c8:	0e98 1970 0ea8 1570 0eb8 1d70 0ec8 1370     ..p...p...p...p.
1000d0d8:	0ed8 1b70 0ee8 1770 0ef0 0f70 0ef8 1f70     ..p...p...p...p.
1000d0e8:	0f08 10f0 0f18 18f0 0f28 14f0 0f38 1cf0     ........(...8...
1000d0f8:	0f48 12f0 0f58 1af0 0f68 16f0 0f78 1ef0     H...X...h...x...
1000d108:	0f88 11f0 0f98 19f0 0fa8 15f0 0fb8 1df0     ................
1000d118:	0fc8 13f0 0fd8 1bf0 0fe8 17f0 0ff8 1ff0     ................
1000d128:	1018 1808 1028 1408 1038 1c08 1048 1208     ....(...8...H...
1000d138:	1058 1a08 1068 1608 1078 1e08 1088 1108     X...h...x.......
1000d148:	1098 1908 10a8 1508 10b8 1d08 10c8 1308     ................
1000d158:	10d8 1b08 10e8 1708 10f8 1f08 1118 1888     ................
1000d168:	1128 1488 1138 1c88 1148 1288 1158 1a88     (...8...H...X...
1000d178:	1168 1688 1178 1e88 1198 1988 11a8 1588     h...x...........
1000d188:	11b8 1d88 11c8 1388 11d8 1b88 11e8 1788     ................
1000d198:	11f8 1f88 1218 1848 1228 1448 1238 1c48     ......H.(.H.8.H.
1000d1a8:	1258 1a48 1268 1648 1278 1e48 1298 1948     X.H.h.H.x.H...H.
1000d1b8:	12a8 1548 12b8 1d48 12c8 1348 12d8 1b48     ..H...H...H...H.
1000d1c8:	12e8 1748 12f8 1f48 1318 18c8 1328 14c8     ..H...H.....(...
1000d1d8:	1338 1cc8 1358 1ac8 1368 16c8 1378 1ec8     8...X...h...x...
1000d1e8:	1398 19c8 13a8 15c8 13b8 1dc8 13d8 1bc8     ................
1000d1f8:	13e8 17c8 13f8 1fc8 1418 1828 1438 1c28     ..........(.8.(.
1000d208:	1458 1a28 1468 1628 1478 1e28 1498 1928     X.(.h.(.x.(...(.
1000d218:	14a8 1528 14b8 1d28 14d8 1b28 14e8 1728     ..(...(...(...(.
1000d228:	14f8 1f28 1518 18a8 1538 1ca8 1558 1aa8     ..(.....8...X...
1000d238:	1568 16a8 1578 1ea8 1598 19a8 15b8 1da8     h...x...........
1000d248:	15d8 1ba8 15e8 17a8 15f8 1fa8 1618 1868     ..............h.
1000d258:	1638 1c68 1658 1a68 1678 1e68 1698 1968     8.h.X.h.x.h...h.
1000d268:	16b8 1d68 16d8 1b68 16e8 1768 16f8 1f68     ..h...h...h...h.
1000d278:	1718 18e8 1738 1ce8 1758 1ae8 1778 1ee8     ....8...X...x...
1000d288:	1798 19e8 17b8 1de8 17d8 1be8 17f8 1fe8     ................
1000d298:	1838 1c18 1858 1a18 1878 1e18 1898 1918     8...X...x.......
1000d2a8:	18b8 1d18 18d8 1b18 18f8 1f18 1938 1c98     ............8...
1000d2b8:	1958 1a98 1978 1e98 19b8 1d98 19d8 1b98     X...x...........
1000d2c8:	19f8 1f98 1a38 1c58 1a78 1e58 1ab8 1d58     ....8.X.x.X...X.
1000d2d8:	1ad8 1b58 1af8 1f58 1b38 1cd8 1b78 1ed8     ..X...X.8...x...
1000d2e8:	1bb8 1dd8 1bf8 1fd8 1c78 1e38 1cb8 1d38     ........x.8...8.
1000d2f8:	1cf8 1f38 1d78 1eb8 1df8 1fb8 1ef8 1f78     ..8.x.........x.

1000d308 <armBitRevIndexTable_fixed_128>:
1000d308:	0008 0200 0010 0100 0018 0300 0020 0080     ............ ...
1000d318:	0028 0280 0030 0180 0038 0380 0048 0240     (...0...8...H.@.
1000d328:	0050 0140 0058 0340 0060 00c0 0068 02c0     P.@.X.@.`...h...
1000d338:	0070 01c0 0078 03c0 0088 0220 0090 0120     p...x..... ... .
1000d348:	0098 0320 00a8 02a0 00b0 01a0 00b8 03a0     .. .............
1000d358:	00c8 0260 00d0 0160 00d8 0360 00e8 02e0     ..`...`...`.....
1000d368:	00f0 01e0 00f8 03e0 0108 0210 0118 0310     ................
1000d378:	0128 0290 0130 0190 0138 0390 0148 0250     (...0...8...H.P.
1000d388:	0158 0350 0168 02d0 0170 01d0 0178 03d0     X.P.h...p...x...
1000d398:	0188 0230 0198 0330 01a8 02b0 01b8 03b0     ..0...0.........
1000d3a8:	01c8 0270 01d8 0370 01e8 02f0 01f8 03f0     ..p...p.........
1000d3b8:	0218 0308 0228 0288 0238 0388 0258 0348     ....(...8...X.H.
1000d3c8:	0268 02c8 0278 03c8 0298 0328 02b8 03a8     h...x.....(.....
1000d3d8:	02d8 0368 02f8 03e8 0338 0398 0378 03d8     ..h.....8...x...

1000d3e8 <armBitRevIndexTable_fixed_16>:
1000d3e8:	0008 0040 0010 0020 0018 0060 0028 0050     ..@... ...`.(.P.
1000d3f8:	0038 0070 0058 0068                         8.p.X.h.

1000d400 <armBitRevIndexTable_fixed_2048>:
1000d400:	0008 2000 0010 1000 0018 3000 0020 0800     ... .......0 ...
1000d410:	0028 2800 0030 1800 0038 3800 0040 0400     (..(0...8..8@...
1000d420:	0048 2400 0050 1400 0058 3400 0060 0c00     H..$P...X..4`...
1000d430:	0068 2c00 0070 1c00 0078 3c00 0080 0200     h..,p...x..<....
1000d440:	0088 2200 0090 1200 0098 3200 00a0 0a00     ...".......2....
1000d450:	00a8 2a00 00b0 1a00 00b8 3a00 00c0 0600     ...*.......:....
1000d460:	00c8 2600 00d0 1600 00d8 3600 00e0 0e00     ...&.......6....
1000d470:	00e8 2e00 00f0 1e00 00f8 3e00 0108 2100     ...........>...!
1000d480:	0110 1100 0118 3100 0120 0900 0128 2900     .......1 ...(..)
1000d490:	0130 1900 0138 3900 0140 0500 0148 2500     0...8..9@...H..%
1000d4a0:	0150 1500 0158 3500 0160 0d00 0168 2d00     P...X..5`...h..-
1000d4b0:	0170 1d00 0178 3d00 0180 0300 0188 2300     p...x..=.......#
1000d4c0:	0190 1300 0198 3300 01a0 0b00 01a8 2b00     .......3.......+
1000d4d0:	01b0 1b00 01b8 3b00 01c0 0700 01c8 2700     .......;.......'
1000d4e0:	01d0 1700 01d8 3700 01e0 0f00 01e8 2f00     .......7......./
1000d4f0:	01f0 1f00 01f8 3f00 0208 2080 0210 1080     .......?... ....
1000d500:	0218 3080 0220 0880 0228 2880 0230 1880     ...0 ...(..(0...
1000d510:	0238 3880 0240 0480 0248 2480 0250 1480     8..8@...H..$P...
1000d520:	0258 3480 0260 0c80 0268 2c80 0270 1c80     X..4`...h..,p...
1000d530:	0278 3c80 0288 2280 0290 1280 0298 3280     x..<...".......2
1000d540:	02a0 0a80 02a8 2a80 02b0 1a80 02b8 3a80     .......*.......:
1000d550:	02c0 0680 02c8 2680 02d0 1680 02d8 3680     .......&.......6
1000d560:	02e0 0e80 02e8 2e80 02f0 1e80 02f8 3e80     ...............>
1000d570:	0308 2180 0310 1180 0318 3180 0320 0980     ...!.......1 ...
1000d580:	0328 2980 0330 1980 0338 3980 0340 0580     (..)0...8..9@...
1000d590:	0348 2580 0350 1580 0358 3580 0360 0d80     H..%P...X..5`...
1000d5a0:	0368 2d80 0370 1d80 0378 3d80 0388 2380     h..-p...x..=...#
1000d5b0:	0390 1380 0398 3380 03a0 0b80 03a8 2b80     .......3.......+
1000d5c0:	03b0 1b80 03b8 3b80 03c0 0780 03c8 2780     .......;.......'
1000d5d0:	03d0 1780 03d8 3780 03e0 0f80 03e8 2f80     .......7......./
1000d5e0:	03f0 1f80 03f8 3f80 0408 2040 0410 1040     .......?..@ ..@.
1000d5f0:	0418 3040 0420 0840 0428 2840 0430 1840     ..@0 .@.(.@(0.@.
1000d600:	0438 3840 0448 2440 0450 1440 0458 3440     8.@8H.@$P.@.X.@4
1000d610:	0460 0c40 0468 2c40 0470 1c40 0478 3c40     `.@.h.@,p.@.x.@<
1000d620:	0488 2240 0490 1240 0498 3240 04a0 0a40     ..@"..@...@2..@.
1000d630:	04a8 2a40 04b0 1a40 04b8 3a40 04c0 0640     ..@*..@...@:..@.
1000d640:	04c8 2640 04d0 1640 04d8 3640 04e0 0e40     ..@&..@...@6..@.
1000d650:	04e8 2e40 04f0 1e40 04f8 3e40 0508 2140     ..@...@...@>..@!
1000d660:	0510 1140 0518 3140 0520 0940 0528 2940     ..@...@1 .@.(.@)
1000d670:	0530 1940 0538 3940 0548 2540 0550 1540     0.@.8.@9H.@%P.@.
1000d680:	0558 3540 0560 0d40 0568 2d40 0570 1d40     X.@5`.@.h.@-p.@.
1000d690:	0578 3d40 0588 2340 0590 1340 0598 3340     x.@=..@#..@...@3
1000d6a0:	05a0 0b40 05a8 2b40 05b0 1b40 05b8 3b40     ..@...@+..@...@;
1000d6b0:	05c0 0740 05c8 2740 05d0 1740 05d8 3740     ..@...@'..@...@7
1000d6c0:	05e0 0f40 05e8 2f40 05f0 1f40 05f8 3f40     ..@...@/..@...@?
1000d6d0:	0608 20c0 0610 10c0 0618 30c0 0620 08c0     ... .......0 ...
1000d6e0:	0628 28c0 0630 18c0 0638 38c0 0648 24c0     (..(0...8..8H..$
1000d6f0:	0650 14c0 0658 34c0 0660 0cc0 0668 2cc0     P...X..4`...h..,
1000d700:	0670 1cc0 0678 3cc0 0688 22c0 0690 12c0     p...x..<..."....
1000d710:	0698 32c0 06a0 0ac0 06a8 2ac0 06b0 1ac0     ...2.......*....
1000d720:	06b8 3ac0 06c8 26c0 06d0 16c0 06d8 36c0     ...:...&.......6
1000d730:	06e0 0ec0 06e8 2ec0 06f0 1ec0 06f8 3ec0     ...............>
1000d740:	0708 21c0 0710 11c0 0718 31c0 0720 09c0     ...!.......1 ...
1000d750:	0728 29c0 0730 19c0 0738 39c0 0748 25c0     (..)0...8..9H..%
1000d760:	0750 15c0 0758 35c0 0760 0dc0 0768 2dc0     P...X..5`...h..-
1000d770:	0770 1dc0 0778 3dc0 0788 23c0 0790 13c0     p...x..=...#....
1000d780:	0798 33c0 07a0 0bc0 07a8 2bc0 07b0 1bc0     ...3.......+....
1000d790:	07b8 3bc0 07c8 27c0 07d0 17c0 07d8 37c0     ...;...'.......7
1000d7a0:	07e0 0fc0 07e8 2fc0 07f0 1fc0 07f8 3fc0     ......./.......?
1000d7b0:	0808 2020 0810 1020 0818 3020 0828 2820     ..  .. ... 0(. (
1000d7c0:	0830 1820 0838 3820 0848 2420 0850 1420     0. .8. 8H. $P. .
1000d7d0:	0858 3420 0860 0c20 0868 2c20 0870 1c20     X. 4`. .h. ,p. .
1000d7e0:	0878 3c20 0888 2220 0890 1220 0898 3220     x. <.. ".. ... 2
1000d7f0:	08a0 0a20 08a8 2a20 08b0 1a20 08b8 3a20     .. ... *.. ... :
1000d800:	08c8 2620 08d0 1620 08d8 3620 08e0 0e20     .. &.. ... 6.. .
1000d810:	08e8 2e20 08f0 1e20 08f8 3e20 0908 2120     .. ... ... >.. !
1000d820:	0910 1120 0918 3120 0928 2920 0930 1920     .. ... 1(. )0. .
1000d830:	0938 3920 0948 2520 0950 1520 0958 3520     8. 9H. %P. .X. 5
1000d840:	0960 0d20 0968 2d20 0970 1d20 0978 3d20     `. .h. -p. .x. =
1000d850:	0988 2320 0990 1320 0998 3320 09a0 0b20     .. #.. ... 3.. .
1000d860:	09a8 2b20 09b0 1b20 09b8 3b20 09c8 2720     .. +.. ... ;.. '
1000d870:	09d0 1720 09d8 3720 09e0 0f20 09e8 2f20     .. ... 7.. ... /
1000d880:	09f0 1f20 09f8 3f20 0a08 20a0 0a10 10a0     .. ... ?... ....
1000d890:	0a18 30a0 0a28 28a0 0a30 18a0 0a38 38a0     ...0(..(0...8..8
1000d8a0:	0a48 24a0 0a50 14a0 0a58 34a0 0a60 0ca0     H..$P...X..4`...
1000d8b0:	0a68 2ca0 0a70 1ca0 0a78 3ca0 0a88 22a0     h..,p...x..<..."
1000d8c0:	0a90 12a0 0a98 32a0 0aa8 2aa0 0ab0 1aa0     .......2...*....
1000d8d0:	0ab8 3aa0 0ac8 26a0 0ad0 16a0 0ad8 36a0     ...:...&.......6
1000d8e0:	0ae0 0ea0 0ae8 2ea0 0af0 1ea0 0af8 3ea0     ...............>
1000d8f0:	0b08 21a0 0b10 11a0 0b18 31a0 0b28 29a0     ...!.......1(..)
1000d900:	0b30 19a0 0b38 39a0 0b48 25a0 0b50 15a0     0...8..9H..%P...
1000d910:	0b58 35a0 0b60 0da0 0b68 2da0 0b70 1da0     X..5`...h..-p...
1000d920:	0b78 3da0 0b88 23a0 0b90 13a0 0b98 33a0     x..=...#.......3
1000d930:	0ba8 2ba0 0bb0 1ba0 0bb8 3ba0 0bc8 27a0     ...+.......;...'
1000d940:	0bd0 17a0 0bd8 37a0 0be0 0fa0 0be8 2fa0     .......7......./
1000d950:	0bf0 1fa0 0bf8 3fa0 0c08 2060 0c10 1060     .......?..` ..`.
1000d960:	0c18 3060 0c28 2860 0c30 1860 0c38 3860     ..`0(.`(0.`.8.`8
1000d970:	0c48 2460 0c50 1460 0c58 3460 0c68 2c60     H.`$P.`.X.`4h.`,
1000d980:	0c70 1c60 0c78 3c60 0c88 2260 0c90 1260     p.`.x.`<..`"..`.
1000d990:	0c98 3260 0ca8 2a60 0cb0 1a60 0cb8 3a60     ..`2..`*..`...`:
1000d9a0:	0cc8 2660 0cd0 1660 0cd8 3660 0ce0 0e60     ..`&..`...`6..`.
1000d9b0:	0ce8 2e60 0cf0 1e60 0cf8 3e60 0d08 2160     ..`...`...`>..`!
1000d9c0:	0d10 1160 0d18 3160 0d28 2960 0d30 1960     ..`...`1(.`)0.`.
1000d9d0:	0d38 3960 0d48 2560 0d50 1560 0d58 3560     8.`9H.`%P.`.X.`5
1000d9e0:	0d68 2d60 0d70 1d60 0d78 3d60 0d88 2360     h.`-p.`.x.`=..`#
1000d9f0:	0d90 1360 0d98 3360 0da8 2b60 0db0 1b60     ..`...`3..`+..`.
1000da00:	0db8 3b60 0dc8 2760 0dd0 1760 0dd8 3760     ..`;..`'..`...`7
1000da10:	0de0 0f60 0de8 2f60 0df0 1f60 0df8 3f60     ..`...`/..`...`?
1000da20:	0e08 20e0 0e10 10e0 0e18 30e0 0e28 28e0     ... .......0(..(
1000da30:	0e30 18e0 0e38 38e0 0e48 24e0 0e50 14e0     0...8..8H..$P...
1000da40:	0e58 34e0 0e68 2ce0 0e70 1ce0 0e78 3ce0     X..4h..,p...x..<
1000da50:	0e88 22e0 0e90 12e0 0e98 32e0 0ea8 2ae0     ...".......2...*
1000da60:	0eb0 1ae0 0eb8 3ae0 0ec8 26e0 0ed0 16e0     .......:...&....
1000da70:	0ed8 36e0 0ee8 2ee0 0ef0 1ee0 0ef8 3ee0     ...6...........>
1000da80:	0f08 21e0 0f10 11e0 0f18 31e0 0f28 29e0     ...!.......1(..)
1000da90:	0f30 19e0 0f38 39e0 0f48 25e0 0f50 15e0     0...8..9H..%P...
1000daa0:	0f58 35e0 0f68 2de0 0f70 1de0 0f78 3de0     X..5h..-p...x..=
1000dab0:	0f88 23e0 0f90 13e0 0f98 33e0 0fa8 2be0     ...#.......3...+
1000dac0:	0fb0 1be0 0fb8 3be0 0fc8 27e0 0fd0 17e0     .......;...'....
1000dad0:	0fd8 37e0 0fe8 2fe0 0ff0 1fe0 0ff8 3fe0     ...7.../.......?
1000dae0:	1008 2010 1018 3010 1028 2810 1030 1810     ... ...0(..(0...
1000daf0:	1038 3810 1048 2410 1050 1410 1058 3410     8..8H..$P...X..4
1000db00:	1068 2c10 1070 1c10 1078 3c10 1088 2210     h..,p...x..<..."
1000db10:	1090 1210 1098 3210 10a8 2a10 10b0 1a10     .......2...*....
1000db20:	10b8 3a10 10c8 2610 10d0 1610 10d8 3610     ...:...&.......6
1000db30:	10e8 2e10 10f0 1e10 10f8 3e10 1108 2110     ...........>...!
1000db40:	1118 3110 1128 2910 1130 1910 1138 3910     ...1(..)0...8..9
1000db50:	1148 2510 1150 1510 1158 3510 1168 2d10     H..%P...X..5h..-
1000db60:	1170 1d10 1178 3d10 1188 2310 1190 1310     p...x..=...#....
1000db70:	1198 3310 11a8 2b10 11b0 1b10 11b8 3b10     ...3...+.......;
1000db80:	11c8 2710 11d0 1710 11d8 3710 11e8 2f10     ...'.......7.../
1000db90:	11f0 1f10 11f8 3f10 1208 2090 1218 3090     .......?... ...0
1000dba0:	1228 2890 1230 1890 1238 3890 1248 2490     (..(0...8..8H..$
1000dbb0:	1250 1490 1258 3490 1268 2c90 1270 1c90     P...X..4h..,p...
1000dbc0:	1278 3c90 1288 2290 1298 3290 12a8 2a90     x..<..."...2...*
1000dbd0:	12b0 1a90 12b8 3a90 12c8 2690 12d0 1690     .......:...&....
1000dbe0:	12d8 3690 12e8 2e90 12f0 1e90 12f8 3e90     ...6...........>
1000dbf0:	1308 2190 1318 3190 1328 2990 1330 1990     ...!...1(..)0...
1000dc00:	1338 3990 1348 2590 1350 1590 1358 3590     8..9H..%P...X..5
1000dc10:	1368 2d90 1370 1d90 1378 3d90 1388 2390     h..-p...x..=...#
1000dc20:	1398 3390 13a8 2b90 13b0 1b90 13b8 3b90     ...3...+.......;
1000dc30:	13c8 2790 13d0 1790 13d8 3790 13e8 2f90     ...'.......7.../
1000dc40:	13f0 1f90 13f8 3f90 1408 2050 1418 3050     .......?..P ..P0
1000dc50:	1428 2850 1430 1850 1438 3850 1448 2450     (.P(0.P.8.P8H.P$
1000dc60:	1458 3450 1468 2c50 1470 1c50 1478 3c50     X.P4h.P,p.P.x.P<
1000dc70:	1488 2250 1498 3250 14a8 2a50 14b0 1a50     ..P"..P2..P*..P.
1000dc80:	14b8 3a50 14c8 2650 14d0 1650 14d8 3650     ..P:..P&..P...P6
1000dc90:	14e8 2e50 14f0 1e50 14f8 3e50 1508 2150     ..P...P...P>..P!
1000dca0:	1518 3150 1528 2950 1530 1950 1538 3950     ..P1(.P)0.P.8.P9
1000dcb0:	1548 2550 1558 3550 1568 2d50 1570 1d50     H.P%X.P5h.P-p.P.
1000dcc0:	1578 3d50 1588 2350 1598 3350 15a8 2b50     x.P=..P#..P3..P+
1000dcd0:	15b0 1b50 15b8 3b50 15c8 2750 15d0 1750     ..P...P;..P'..P.
1000dce0:	15d8 3750 15e8 2f50 15f0 1f50 15f8 3f50     ..P7..P/..P...P?
1000dcf0:	1608 20d0 1618 30d0 1628 28d0 1630 18d0     ... ...0(..(0...
1000dd00:	1638 38d0 1648 24d0 1658 34d0 1668 2cd0     8..8H..$X..4h..,
1000dd10:	1670 1cd0 1678 3cd0 1688 22d0 1698 32d0     p...x..<..."...2
1000dd20:	16a8 2ad0 16b0 1ad0 16b8 3ad0 16c8 26d0     ...*.......:...&
1000dd30:	16d8 36d0 16e8 2ed0 16f0 1ed0 16f8 3ed0     ...6...........>
1000dd40:	1708 21d0 1718 31d0 1728 29d0 1730 19d0     ...!...1(..)0...
1000dd50:	1738 39d0 1748 25d0 1758 35d0 1768 2dd0     8..9H..%X..5h..-
1000dd60:	1770 1dd0 1778 3dd0 1788 23d0 1798 33d0     p...x..=...#...3
1000dd70:	17a8 2bd0 17b0 1bd0 17b8 3bd0 17c8 27d0     ...+.......;...'
1000dd80:	17d8 37d0 17e8 2fd0 17f0 1fd0 17f8 3fd0     ...7.../.......?
1000dd90:	1808 2030 1818 3030 1828 2830 1838 3830     ..0 ..00(.0(8.08
1000dda0:	1848 2430 1858 3430 1868 2c30 1870 1c30     H.0$X.04h.0,p.0.
1000ddb0:	1878 3c30 1888 2230 1898 3230 18a8 2a30     x.0<..0"..02..0*
1000ddc0:	18b0 1a30 18b8 3a30 18c8 2630 18d8 3630     ..0...0:..0&..06
1000ddd0:	18e8 2e30 18f0 1e30 18f8 3e30 1908 2130     ..0...0...0>..0!
1000dde0:	1918 3130 1928 2930 1938 3930 1948 2530     ..01(.0)8.09H.0%
1000ddf0:	1958 3530 1968 2d30 1970 1d30 1978 3d30     X.05h.0-p.0.x.0=
1000de00:	1988 2330 1998 3330 19a8 2b30 19b0 1b30     ..0#..03..0+..0.
1000de10:	19b8 3b30 19c8 2730 19d8 3730 19e8 2f30     ..0;..0'..07..0/
1000de20:	19f0 1f30 19f8 3f30 1a08 20b0 1a18 30b0     ..0...0?... ...0
1000de30:	1a28 28b0 1a38 38b0 1a48 24b0 1a58 34b0     (..(8..8H..$X..4
1000de40:	1a68 2cb0 1a70 1cb0 1a78 3cb0 1a88 22b0     h..,p...x..<..."
1000de50:	1a98 32b0 1aa8 2ab0 1ab8 3ab0 1ac8 26b0     ...2...*...:...&
1000de60:	1ad8 36b0 1ae8 2eb0 1af0 1eb0 1af8 3eb0     ...6...........>
1000de70:	1b08 21b0 1b18 31b0 1b28 29b0 1b38 39b0     ...!...1(..)8..9
1000de80:	1b48 25b0 1b58 35b0 1b68 2db0 1b70 1db0     H..%X..5h..-p...
1000de90:	1b78 3db0 1b88 23b0 1b98 33b0 1ba8 2bb0     x..=...#...3...+
1000dea0:	1bb8 3bb0 1bc8 27b0 1bd8 37b0 1be8 2fb0     ...;...'...7.../
1000deb0:	1bf0 1fb0 1bf8 3fb0 1c08 2070 1c18 3070     .......?..p ..p0
1000dec0:	1c28 2870 1c38 3870 1c48 2470 1c58 3470     (.p(8.p8H.p$X.p4
1000ded0:	1c68 2c70 1c78 3c70 1c88 2270 1c98 3270     h.p,x.p<..p"..p2
1000dee0:	1ca8 2a70 1cb8 3a70 1cc8 2670 1cd8 3670     ..p*..p:..p&..p6
1000def0:	1ce8 2e70 1cf0 1e70 1cf8 3e70 1d08 2170     ..p...p...p>..p!
1000df00:	1d18 3170 1d28 2970 1d38 3970 1d48 2570     ..p1(.p)8.p9H.p%
1000df10:	1d58 3570 1d68 2d70 1d78 3d70 1d88 2370     X.p5h.p-x.p=..p#
1000df20:	1d98 3370 1da8 2b70 1db8 3b70 1dc8 2770     ..p3..p+..p;..p'
1000df30:	1dd8 3770 1de8 2f70 1df0 1f70 1df8 3f70     ..p7..p/..p...p?
1000df40:	1e08 20f0 1e18 30f0 1e28 28f0 1e38 38f0     ... ...0(..(8..8
1000df50:	1e48 24f0 1e58 34f0 1e68 2cf0 1e78 3cf0     H..$X..4h..,x..<
1000df60:	1e88 22f0 1e98 32f0 1ea8 2af0 1eb8 3af0     ..."...2...*...:
1000df70:	1ec8 26f0 1ed8 36f0 1ee8 2ef0 1ef8 3ef0     ...&...6.......>
1000df80:	1f08 21f0 1f18 31f0 1f28 29f0 1f38 39f0     ...!...1(..)8..9
1000df90:	1f48 25f0 1f58 35f0 1f68 2df0 1f78 3df0     H..%X..5h..-x..=
1000dfa0:	1f88 23f0 1f98 33f0 1fa8 2bf0 1fb8 3bf0     ...#...3...+...;
1000dfb0:	1fc8 27f0 1fd8 37f0 1fe8 2ff0 1ff8 3ff0     ...'...7.../...?
1000dfc0:	2018 3008 2028 2808 2038 3808 2048 2408     . .0( .(8 .8H .$
1000dfd0:	2058 3408 2068 2c08 2078 3c08 2088 2208     X .4h .,x .<. ."
1000dfe0:	2098 3208 20a8 2a08 20b8 3a08 20c8 2608     . .2. .*. .:. .&
1000dff0:	20d8 3608 20e8 2e08 20f8 3e08 2118 3108     . .6. ... .>.!.1
1000e000:	2128 2908 2138 3908 2148 2508 2158 3508     (!.)8!.9H!.%X!.5
1000e010:	2168 2d08 2178 3d08 2188 2308 2198 3308     h!.-x!.=.!.#.!.3
1000e020:	21a8 2b08 21b8 3b08 21c8 2708 21d8 3708     .!.+.!.;.!.'.!.7
1000e030:	21e8 2f08 21f8 3f08 2218 3088 2228 2888     .!./.!.?.".0(".(
1000e040:	2238 3888 2248 2488 2258 3488 2268 2c88     8".8H".$X".4h".,
1000e050:	2278 3c88 2298 3288 22a8 2a88 22b8 3a88     x".<.".2.".*.".:
1000e060:	22c8 2688 22d8 3688 22e8 2e88 22f8 3e88     .".&.".6."...".>
1000e070:	2318 3188 2328 2988 2338 3988 2348 2588     .#.1(#.)8#.9H#.%
1000e080:	2358 3588 2368 2d88 2378 3d88 2398 3388     X#.5h#.-x#.=.#.3
1000e090:	23a8 2b88 23b8 3b88 23c8 2788 23d8 3788     .#.+.#.;.#.'.#.7
1000e0a0:	23e8 2f88 23f8 3f88 2418 3048 2428 2848     .#./.#.?.$H0($H(
1000e0b0:	2438 3848 2458 3448 2468 2c48 2478 3c48     8$H8X$H4h$H,x$H<
1000e0c0:	2498 3248 24a8 2a48 24b8 3a48 24c8 2648     .$H2.$H*.$H:.$H&
1000e0d0:	24d8 3648 24e8 2e48 24f8 3e48 2518 3148     .$H6.$H..$H>.%H1
1000e0e0:	2528 2948 2538 3948 2558 3548 2568 2d48     (%H)8%H9X%H5h%H-
1000e0f0:	2578 3d48 2598 3348 25a8 2b48 25b8 3b48     x%H=.%H3.%H+.%H;
1000e100:	25c8 2748 25d8 3748 25e8 2f48 25f8 3f48     .%H'.%H7.%H/.%H?
1000e110:	2618 30c8 2628 28c8 2638 38c8 2658 34c8     .&.0(&.(8&.8X&.4
1000e120:	2668 2cc8 2678 3cc8 2698 32c8 26a8 2ac8     h&.,x&.<.&.2.&.*
1000e130:	26b8 3ac8 26d8 36c8 26e8 2ec8 26f8 3ec8     .&.:.&.6.&...&.>
1000e140:	2718 31c8 2728 29c8 2738 39c8 2758 35c8     .'.1('.)8'.9X'.5
1000e150:	2768 2dc8 2778 3dc8 2798 33c8 27a8 2bc8     h'.-x'.=.'.3.'.+
1000e160:	27b8 3bc8 27d8 37c8 27e8 2fc8 27f8 3fc8     .'.;.'.7.'./.'.?
1000e170:	2818 3028 2838 3828 2858 3428 2868 2c28     .((08((8X((4h((,
1000e180:	2878 3c28 2898 3228 28a8 2a28 28b8 3a28     x((<.((2.((*.((:
1000e190:	28d8 3628 28e8 2e28 28f8 3e28 2918 3128     .((6.((..((>.)(1
1000e1a0:	2938 3928 2958 3528 2968 2d28 2978 3d28     8)(9X)(5h)(-x)(=
1000e1b0:	2998 3328 29a8 2b28 29b8 3b28 29d8 3728     .)(3.)(+.)(;.)(7
1000e1c0:	29e8 2f28 29f8 3f28 2a18 30a8 2a38 38a8     .)(/.)(?.*.08*.8
1000e1d0:	2a58 34a8 2a68 2ca8 2a78 3ca8 2a98 32a8     X*.4h*.,x*.<.*.2
1000e1e0:	2ab8 3aa8 2ad8 36a8 2ae8 2ea8 2af8 3ea8     .*.:.*.6.*...*.>
1000e1f0:	2b18 31a8 2b38 39a8 2b58 35a8 2b68 2da8     .+.18+.9X+.5h+.-
1000e200:	2b78 3da8 2b98 33a8 2bb8 3ba8 2bd8 37a8     x+.=.+.3.+.;.+.7
1000e210:	2be8 2fa8 2bf8 3fa8 2c18 3068 2c38 3868     .+./.+.?.,h08,h8
1000e220:	2c58 3468 2c78 3c68 2c98 3268 2cb8 3a68     X,h4x,h<.,h2.,h:
1000e230:	2cd8 3668 2ce8 2e68 2cf8 3e68 2d18 3168     .,h6.,h..,h>.-h1
1000e240:	2d38 3968 2d58 3568 2d78 3d68 2d98 3368     8-h9X-h5x-h=.-h3
1000e250:	2db8 3b68 2dd8 3768 2de8 2f68 2df8 3f68     .-h;.-h7.-h/.-h?
1000e260:	2e18 30e8 2e38 38e8 2e58 34e8 2e78 3ce8     ...08..8X..4x..<
1000e270:	2e98 32e8 2eb8 3ae8 2ed8 36e8 2ef8 3ee8     ...2...:...6...>
1000e280:	2f18 31e8 2f38 39e8 2f58 35e8 2f78 3de8     ./.18/.9X/.5x/.=
1000e290:	2f98 33e8 2fb8 3be8 2fd8 37e8 2ff8 3fe8     ./.3./.;./.7./.?
1000e2a0:	3038 3818 3058 3418 3078 3c18 3098 3218     80.8X0.4x0.<.0.2
1000e2b0:	30b8 3a18 30d8 3618 30f8 3e18 3138 3918     .0.:.0.6.0.>81.9
1000e2c0:	3158 3518 3178 3d18 3198 3318 31b8 3b18     X1.5x1.=.1.3.1.;
1000e2d0:	31d8 3718 31f8 3f18 3238 3898 3258 3498     .1.7.1.?82.8X2.4
1000e2e0:	3278 3c98 32b8 3a98 32d8 3698 32f8 3e98     x2.<.2.:.2.6.2.>
1000e2f0:	3338 3998 3358 3598 3378 3d98 33b8 3b98     83.9X3.5x3.=.3.;
1000e300:	33d8 3798 33f8 3f98 3438 3858 3478 3c58     .3.7.3.?84X8x4X<
1000e310:	34b8 3a58 34d8 3658 34f8 3e58 3538 3958     .4X:.4X6.4X>85X9
1000e320:	3578 3d58 35b8 3b58 35d8 3758 35f8 3f58     x5X=.5X;.5X7.5X?
1000e330:	3638 38d8 3678 3cd8 36b8 3ad8 36f8 3ed8     86.8x6.<.6.:.6.>
1000e340:	3738 39d8 3778 3dd8 37b8 3bd8 37f8 3fd8     87.9x7.=.7.;.7.?
1000e350:	3878 3c38 38b8 3a38 38f8 3e38 3978 3d38     x88<.88:.88>x98=
1000e360:	39b8 3b38 39f8 3f38 3a78 3cb8 3af8 3eb8     .98;.98?x:.<.:.>
1000e370:	3b78 3db8 3bf8 3fb8 3cf8 3e78 3df8 3f78     x;.=.;.?.<x>.=x?

1000e380 <armBitRevIndexTable_fixed_256>:
1000e380:	0008 0400 0010 0200 0018 0600 0020 0100     ............ ...
1000e390:	0028 0500 0030 0300 0038 0700 0040 0080     (...0...8...@...
1000e3a0:	0048 0480 0050 0280 0058 0680 0060 0180     H...P...X...`...
1000e3b0:	0068 0580 0070 0380 0078 0780 0088 0440     h...p...x.....@.
1000e3c0:	0090 0240 0098 0640 00a0 0140 00a8 0540     ..@...@...@...@.
1000e3d0:	00b0 0340 00b8 0740 00c8 04c0 00d0 02c0     ..@...@.........
1000e3e0:	00d8 06c0 00e0 01c0 00e8 05c0 00f0 03c0     ................
1000e3f0:	00f8 07c0 0108 0420 0110 0220 0118 0620     ...... ... ... .
1000e400:	0128 0520 0130 0320 0138 0720 0148 04a0     (. .0. .8. .H...
1000e410:	0150 02a0 0158 06a0 0160 01a0 0168 05a0     P...X...`...h...
1000e420:	0170 03a0 0178 07a0 0188 0460 0190 0260     p...x.....`...`.
1000e430:	0198 0660 01a8 0560 01b0 0360 01b8 0760     ..`...`...`...`.
1000e440:	01c8 04e0 01d0 02e0 01d8 06e0 01e8 05e0     ................
1000e450:	01f0 03e0 01f8 07e0 0208 0410 0218 0610     ................
1000e460:	0228 0510 0230 0310 0238 0710 0248 0490     (...0...8...H...
1000e470:	0250 0290 0258 0690 0268 0590 0270 0390     P...X...h...p...
1000e480:	0278 0790 0288 0450 0298 0650 02a8 0550     x.....P...P...P.
1000e490:	02b0 0350 02b8 0750 02c8 04d0 02d8 06d0     ..P...P.........
1000e4a0:	02e8 05d0 02f0 03d0 02f8 07d0 0308 0430     ..............0.
1000e4b0:	0318 0630 0328 0530 0338 0730 0348 04b0     ..0.(.0.8.0.H...
1000e4c0:	0358 06b0 0368 05b0 0370 03b0 0378 07b0     X...h...p...x...
1000e4d0:	0388 0470 0398 0670 03a8 0570 03b8 0770     ..p...p...p...p.
1000e4e0:	03c8 04f0 03d8 06f0 03e8 05f0 03f8 07f0     ................
1000e4f0:	0418 0608 0428 0508 0438 0708 0448 0488     ....(...8...H...
1000e500:	0458 0688 0468 0588 0478 0788 0498 0648     X...h...x.....H.
1000e510:	04a8 0548 04b8 0748 04d8 06c8 04e8 05c8     ..H...H.........
1000e520:	04f8 07c8 0518 0628 0538 0728 0558 06a8     ......(.8.(.X...
1000e530:	0568 05a8 0578 07a8 0598 0668 05b8 0768     h...x.....h...h.
1000e540:	05d8 06e8 05f8 07e8 0638 0718 0658 0698     ........8...X...
1000e550:	0678 0798 06b8 0758 06f8 07d8 0778 07b8     x.....X.....x...

1000e560 <armBitRevIndexTable_fixed_32>:
1000e560:	0008 0080 0010 0040 0018 00c0 0028 00a0     ......@.....(...
1000e570:	0030 0060 0038 00e0 0048 0090 0058 00d0     0.`.8...H...X...
1000e580:	0068 00b0 0078 00f0 0098 00c8 00b8 00e8     h...x...........

1000e590 <armBitRevIndexTable_fixed_4096>:
1000e590:	0008 4000 0010 2000 0018 6000 0020 1000     ...@... ...` ...
1000e5a0:	0028 5000 0030 3000 0038 7000 0040 0800     (..P0..08..p@...
1000e5b0:	0048 4800 0050 2800 0058 6800 0060 1800     H..HP..(X..h`...
1000e5c0:	0068 5800 0070 3800 0078 7800 0080 0400     h..Xp..8x..x....
1000e5d0:	0088 4400 0090 2400 0098 6400 00a0 1400     ...D...$...d....
1000e5e0:	00a8 5400 00b0 3400 00b8 7400 00c0 0c00     ...T...4...t....
1000e5f0:	00c8 4c00 00d0 2c00 00d8 6c00 00e0 1c00     ...L...,...l....
1000e600:	00e8 5c00 00f0 3c00 00f8 7c00 0100 0200     ...\...<...|....
1000e610:	0108 4200 0110 2200 0118 6200 0120 1200     ...B..."...b ...
1000e620:	0128 5200 0130 3200 0138 7200 0140 0a00     (..R0..28..r@...
1000e630:	0148 4a00 0150 2a00 0158 6a00 0160 1a00     H..JP..*X..j`...
1000e640:	0168 5a00 0170 3a00 0178 7a00 0180 0600     h..Zp..:x..z....
1000e650:	0188 4600 0190 2600 0198 6600 01a0 1600     ...F...&...f....
1000e660:	01a8 5600 01b0 3600 01b8 7600 01c0 0e00     ...V...6...v....
1000e670:	01c8 4e00 01d0 2e00 01d8 6e00 01e0 1e00     ...N.......n....
1000e680:	01e8 5e00 01f0 3e00 01f8 7e00 0208 4100     ...^...>...~...A
1000e690:	0210 2100 0218 6100 0220 1100 0228 5100     ...!...a ...(..Q
1000e6a0:	0230 3100 0238 7100 0240 0900 0248 4900     0..18..q@...H..I
1000e6b0:	0250 2900 0258 6900 0260 1900 0268 5900     P..)X..i`...h..Y
1000e6c0:	0270 3900 0278 7900 0280 0500 0288 4500     p..9x..y.......E
1000e6d0:	0290 2500 0298 6500 02a0 1500 02a8 5500     ...%...e.......U
1000e6e0:	02b0 3500 02b8 7500 02c0 0d00 02c8 4d00     ...5...u.......M
1000e6f0:	02d0 2d00 02d8 6d00 02e0 1d00 02e8 5d00     ...-...m.......]
1000e700:	02f0 3d00 02f8 7d00 0308 4300 0310 2300     ...=...}...C...#
1000e710:	0318 6300 0320 1300 0328 5300 0330 3300     ...c ...(..S0..3
1000e720:	0338 7300 0340 0b00 0348 4b00 0350 2b00     8..s@...H..KP..+
1000e730:	0358 6b00 0360 1b00 0368 5b00 0370 3b00     X..k`...h..[p..;
1000e740:	0378 7b00 0380 0700 0388 4700 0390 2700     x..{.......G...'
1000e750:	0398 6700 03a0 1700 03a8 5700 03b0 3700     ...g.......W...7
1000e760:	03b8 7700 03c0 0f00 03c8 4f00 03d0 2f00     ...w.......O.../
1000e770:	03d8 6f00 03e0 1f00 03e8 5f00 03f0 3f00     ...o......._...?
1000e780:	03f8 7f00 0408 4080 0410 2080 0418 6080     .......@... ...`
1000e790:	0420 1080 0428 5080 0430 3080 0438 7080      ...(..P0..08..p
1000e7a0:	0440 0880 0448 4880 0450 2880 0458 6880     @...H..HP..(X..h
1000e7b0:	0460 1880 0468 5880 0470 3880 0478 7880     `...h..Xp..8x..x
1000e7c0:	0488 4480 0490 2480 0498 6480 04a0 1480     ...D...$...d....
1000e7d0:	04a8 5480 04b0 3480 04b8 7480 04c0 0c80     ...T...4...t....
1000e7e0:	04c8 4c80 04d0 2c80 04d8 6c80 04e0 1c80     ...L...,...l....
1000e7f0:	04e8 5c80 04f0 3c80 04f8 7c80 0508 4280     ...\...<...|...B
1000e800:	0510 2280 0518 6280 0520 1280 0528 5280     ..."...b ...(..R
1000e810:	0530 3280 0538 7280 0540 0a80 0548 4a80     0..28..r@...H..J
1000e820:	0550 2a80 0558 6a80 0560 1a80 0568 5a80     P..*X..j`...h..Z
1000e830:	0570 3a80 0578 7a80 0580 0680 0588 4680     p..:x..z.......F
1000e840:	0590 2680 0598 6680 05a0 1680 05a8 5680     ...&...f.......V
1000e850:	05b0 3680 05b8 7680 05c0 0e80 05c8 4e80     ...6...v.......N
1000e860:	05d0 2e80 05d8 6e80 05e0 1e80 05e8 5e80     .......n.......^
1000e870:	05f0 3e80 05f8 7e80 0608 4180 0610 2180     ...>...~...A...!
1000e880:	0618 6180 0620 1180 0628 5180 0630 3180     ...a ...(..Q0..1
1000e890:	0638 7180 0640 0980 0648 4980 0650 2980     8..q@...H..IP..)
1000e8a0:	0658 6980 0660 1980 0668 5980 0670 3980     X..i`...h..Yp..9
1000e8b0:	0678 7980 0688 4580 0690 2580 0698 6580     x..y...E...%...e
1000e8c0:	06a0 1580 06a8 5580 06b0 3580 06b8 7580     .......U...5...u
1000e8d0:	06c0 0d80 06c8 4d80 06d0 2d80 06d8 6d80     .......M...-...m
1000e8e0:	06e0 1d80 06e8 5d80 06f0 3d80 06f8 7d80     .......]...=...}
1000e8f0:	0708 4380 0710 2380 0718 6380 0720 1380     ...C...#...c ...
1000e900:	0728 5380 0730 3380 0738 7380 0740 0b80     (..S0..38..s@...
1000e910:	0748 4b80 0750 2b80 0758 6b80 0760 1b80     H..KP..+X..k`...
1000e920:	0768 5b80 0770 3b80 0778 7b80 0788 4780     h..[p..;x..{...G
1000e930:	0790 2780 0798 6780 07a0 1780 07a8 5780     ...'...g.......W
1000e940:	07b0 3780 07b8 7780 07c0 0f80 07c8 4f80     ...7...w.......O
1000e950:	07d0 2f80 07d8 6f80 07e0 1f80 07e8 5f80     .../...o......._
1000e960:	07f0 3f80 07f8 7f80 0808 4040 0810 2040     ...?......@@..@ 
1000e970:	0818 6040 0820 1040 0828 5040 0830 3040     ..@` .@.(.@P0.@0
1000e980:	0838 7040 0848 4840 0850 2840 0858 6840     8.@pH.@HP.@(X.@h
1000e990:	0860 1840 0868 5840 0870 3840 0878 7840     `.@.h.@Xp.@8x.@x
1000e9a0:	0888 4440 0890 2440 0898 6440 08a0 1440     ..@D..@$..@d..@.
1000e9b0:	08a8 5440 08b0 3440 08b8 7440 08c0 0c40     ..@T..@4..@t..@.
1000e9c0:	08c8 4c40 08d0 2c40 08d8 6c40 08e0 1c40     ..@L..@,..@l..@.
1000e9d0:	08e8 5c40 08f0 3c40 08f8 7c40 0908 4240     ..@\..@<..@|..@B
1000e9e0:	0910 2240 0918 6240 0920 1240 0928 5240     ..@"..@b .@.(.@R
1000e9f0:	0930 3240 0938 7240 0940 0a40 0948 4a40     0.@28.@r@.@.H.@J
1000ea00:	0950 2a40 0958 6a40 0960 1a40 0968 5a40     P.@*X.@j`.@.h.@Z
1000ea10:	0970 3a40 0978 7a40 0988 4640 0990 2640     p.@:x.@z..@F..@&
1000ea20:	0998 6640 09a0 1640 09a8 5640 09b0 3640     ..@f..@...@V..@6
1000ea30:	09b8 7640 09c0 0e40 09c8 4e40 09d0 2e40     ..@v..@...@N..@.
1000ea40:	09d8 6e40 09e0 1e40 09e8 5e40 09f0 3e40     ..@n..@...@^..@>
1000ea50:	09f8 7e40 0a08 4140 0a10 2140 0a18 6140     ..@~..@A..@!..@a
1000ea60:	0a20 1140 0a28 5140 0a30 3140 0a38 7140      .@.(.@Q0.@18.@q
1000ea70:	0a48 4940 0a50 2940 0a58 6940 0a60 1940     H.@IP.@)X.@i`.@.
1000ea80:	0a68 5940 0a70 3940 0a78 7940 0a88 4540     h.@Yp.@9x.@y..@E
1000ea90:	0a90 2540 0a98 6540 0aa0 1540 0aa8 5540     ..@%..@e..@...@U
1000eaa0:	0ab0 3540 0ab8 7540 0ac0 0d40 0ac8 4d40     ..@5..@u..@...@M
1000eab0:	0ad0 2d40 0ad8 6d40 0ae0 1d40 0ae8 5d40     ..@-..@m..@...@]
1000eac0:	0af0 3d40 0af8 7d40 0b08 4340 0b10 2340     ..@=..@}..@C..@#
1000ead0:	0b18 6340 0b20 1340 0b28 5340 0b30 3340     ..@c .@.(.@S0.@3
1000eae0:	0b38 7340 0b48 4b40 0b50 2b40 0b58 6b40     8.@sH.@KP.@+X.@k
1000eaf0:	0b60 1b40 0b68 5b40 0b70 3b40 0b78 7b40     `.@.h.@[p.@;x.@{
1000eb00:	0b88 4740 0b90 2740 0b98 6740 0ba0 1740     ..@G..@'..@g..@.
1000eb10:	0ba8 5740 0bb0 3740 0bb8 7740 0bc0 0f40     ..@W..@7..@w..@.
1000eb20:	0bc8 4f40 0bd0 2f40 0bd8 6f40 0be0 1f40     ..@O..@/..@o..@.
1000eb30:	0be8 5f40 0bf0 3f40 0bf8 7f40 0c08 40c0     ..@_..@?..@....@
1000eb40:	0c10 20c0 0c18 60c0 0c20 10c0 0c28 50c0     ... ...` ...(..P
1000eb50:	0c30 30c0 0c38 70c0 0c48 48c0 0c50 28c0     0..08..pH..HP..(
1000eb60:	0c58 68c0 0c60 18c0 0c68 58c0 0c70 38c0     X..h`...h..Xp..8
1000eb70:	0c78 78c0 0c88 44c0 0c90 24c0 0c98 64c0     x..x...D...$...d
1000eb80:	0ca0 14c0 0ca8 54c0 0cb0 34c0 0cb8 74c0     .......T...4...t
1000eb90:	0cc8 4cc0 0cd0 2cc0 0cd8 6cc0 0ce0 1cc0     ...L...,...l....
1000eba0:	0ce8 5cc0 0cf0 3cc0 0cf8 7cc0 0d08 42c0     ...\...<...|...B
1000ebb0:	0d10 22c0 0d18 62c0 0d20 12c0 0d28 52c0     ..."...b ...(..R
1000ebc0:	0d30 32c0 0d38 72c0 0d48 4ac0 0d50 2ac0     0..28..rH..JP..*
1000ebd0:	0d58 6ac0 0d60 1ac0 0d68 5ac0 0d70 3ac0     X..j`...h..Zp..:
1000ebe0:	0d78 7ac0 0d88 46c0 0d90 26c0 0d98 66c0     x..z...F...&...f
1000ebf0:	0da0 16c0 0da8 56c0 0db0 36c0 0db8 76c0     .......V...6...v
1000ec00:	0dc0 0ec0 0dc8 4ec0 0dd0 2ec0 0dd8 6ec0     .......N.......n
1000ec10:	0de0 1ec0 0de8 5ec0 0df0 3ec0 0df8 7ec0     .......^...>...~
1000ec20:	0e08 41c0 0e10 21c0 0e18 61c0 0e20 11c0     ...A...!...a ...
1000ec30:	0e28 51c0 0e30 31c0 0e38 71c0 0e48 49c0     (..Q0..18..qH..I
1000ec40:	0e50 29c0 0e58 69c0 0e60 19c0 0e68 59c0     P..)X..i`...h..Y
1000ec50:	0e70 39c0 0e78 79c0 0e88 45c0 0e90 25c0     p..9x..y...E...%
1000ec60:	0e98 65c0 0ea0 15c0 0ea8 55c0 0eb0 35c0     ...e.......U...5
1000ec70:	0eb8 75c0 0ec8 4dc0 0ed0 2dc0 0ed8 6dc0     ...u...M...-...m
1000ec80:	0ee0 1dc0 0ee8 5dc0 0ef0 3dc0 0ef8 7dc0     .......]...=...}
1000ec90:	0f08 43c0 0f10 23c0 0f18 63c0 0f20 13c0     ...C...#...c ...
1000eca0:	0f28 53c0 0f30 33c0 0f38 73c0 0f48 4bc0     (..S0..38..sH..K
1000ecb0:	0f50 2bc0 0f58 6bc0 0f60 1bc0 0f68 5bc0     P..+X..k`...h..[
1000ecc0:	0f70 3bc0 0f78 7bc0 0f88 47c0 0f90 27c0     p..;x..{...G...'
1000ecd0:	0f98 67c0 0fa0 17c0 0fa8 57c0 0fb0 37c0     ...g.......W...7
1000ece0:	0fb8 77c0 0fc8 4fc0 0fd0 2fc0 0fd8 6fc0     ...w...O.../...o
1000ecf0:	0fe0 1fc0 0fe8 5fc0 0ff0 3fc0 0ff8 7fc0     ......._...?....
1000ed00:	1008 4020 1010 2020 1018 6020 1028 5020     .. @..  .. `(. P
1000ed10:	1030 3020 1038 7020 1048 4820 1050 2820     0. 08. pH. HP. (
1000ed20:	1058 6820 1060 1820 1068 5820 1070 3820     X. h`. .h. Xp. 8
1000ed30:	1078 7820 1088 4420 1090 2420 1098 6420     x. x.. D.. $.. d
1000ed40:	10a0 1420 10a8 5420 10b0 3420 10b8 7420     .. ... T.. 4.. t
1000ed50:	10c8 4c20 10d0 2c20 10d8 6c20 10e0 1c20     .. L.. ,.. l.. .
1000ed60:	10e8 5c20 10f0 3c20 10f8 7c20 1108 4220     .. \.. <.. |.. B
1000ed70:	1110 2220 1118 6220 1120 1220 1128 5220     .. ".. b . .(. R
1000ed80:	1130 3220 1138 7220 1148 4a20 1150 2a20     0. 28. rH. JP. *
1000ed90:	1158 6a20 1160 1a20 1168 5a20 1170 3a20     X. j`. .h. Zp. :
1000eda0:	1178 7a20 1188 4620 1190 2620 1198 6620     x. z.. F.. &.. f
1000edb0:	11a0 1620 11a8 5620 11b0 3620 11b8 7620     .. ... V.. 6.. v
1000edc0:	11c8 4e20 11d0 2e20 11d8 6e20 11e0 1e20     .. N.. ... n.. .
1000edd0:	11e8 5e20 11f0 3e20 11f8 7e20 1208 4120     .. ^.. >.. ~.. A
1000ede0:	1210 2120 1218 6120 1228 5120 1230 3120     .. !.. a(. Q0. 1
1000edf0:	1238 7120 1248 4920 1250 2920 1258 6920     8. qH. IP. )X. i
1000ee00:	1260 1920 1268 5920 1270 3920 1278 7920     `. .h. Yp. 9x. y
1000ee10:	1288 4520 1290 2520 1298 6520 12a0 1520     .. E.. %.. e.. .
1000ee20:	12a8 5520 12b0 3520 12b8 7520 12c8 4d20     .. U.. 5.. u.. M
1000ee30:	12d0 2d20 12d8 6d20 12e0 1d20 12e8 5d20     .. -.. m.. ... ]
1000ee40:	12f0 3d20 12f8 7d20 1308 4320 1310 2320     .. =.. }.. C.. #
1000ee50:	1318 6320 1328 5320 1330 3320 1338 7320     .. c(. S0. 38. s
1000ee60:	1348 4b20 1350 2b20 1358 6b20 1360 1b20     H. KP. +X. k`. .
1000ee70:	1368 5b20 1370 3b20 1378 7b20 1388 4720     h. [p. ;x. {.. G
1000ee80:	1390 2720 1398 6720 13a0 1720 13a8 5720     .. '.. g.. ... W
1000ee90:	13b0 3720 13b8 7720 13c8 4f20 13d0 2f20     .. 7.. w.. O.. /
1000eea0:	13d8 6f20 13e0 1f20 13e8 5f20 13f0 3f20     .. o.. ... _.. ?
1000eeb0:	13f8 7f20 1408 40a0 1410 20a0 1418 60a0     .. ....@... ...`
1000eec0:	1428 50a0 1430 30a0 1438 70a0 1448 48a0     (..P0..08..pH..H
1000eed0:	1450 28a0 1458 68a0 1460 18a0 1468 58a0     P..(X..h`...h..X
1000eee0:	1470 38a0 1478 78a0 1488 44a0 1490 24a0     p..8x..x...D...$
1000eef0:	1498 64a0 14a8 54a0 14b0 34a0 14b8 74a0     ...d...T...4...t
1000ef00:	14c8 4ca0 14d0 2ca0 14d8 6ca0 14e0 1ca0     ...L...,...l....
1000ef10:	14e8 5ca0 14f0 3ca0 14f8 7ca0 1508 42a0     ...\...<...|...B
1000ef20:	1510 22a0 1518 62a0 1528 52a0 1530 32a0     ..."...b(..R0..2
1000ef30:	1538 72a0 1548 4aa0 1550 2aa0 1558 6aa0     8..rH..JP..*X..j
1000ef40:	1560 1aa0 1568 5aa0 1570 3aa0 1578 7aa0     `...h..Zp..:x..z
1000ef50:	1588 46a0 1590 26a0 1598 66a0 15a0 16a0     ...F...&...f....
1000ef60:	15a8 56a0 15b0 36a0 15b8 76a0 15c8 4ea0     ...V...6...v...N
1000ef70:	15d0 2ea0 15d8 6ea0 15e0 1ea0 15e8 5ea0     .......n.......^
1000ef80:	15f0 3ea0 15f8 7ea0 1608 41a0 1610 21a0     ...>...~...A...!
1000ef90:	1618 61a0 1628 51a0 1630 31a0 1638 71a0     ...a(..Q0..18..q
1000efa0:	1648 49a0 1650 29a0 1658 69a0 1660 19a0     H..IP..)X..i`...
1000efb0:	1668 59a0 1670 39a0 1678 79a0 1688 45a0     h..Yp..9x..y...E
1000efc0:	1690 25a0 1698 65a0 16a8 55a0 16b0 35a0     ...%...e...U...5
1000efd0:	16b8 75a0 16c8 4da0 16d0 2da0 16d8 6da0     ...u...M...-...m
1000efe0:	16e0 1da0 16e8 5da0 16f0 3da0 16f8 7da0     .......]...=...}
1000eff0:	1708 43a0 1710 23a0 1718 63a0 1728 53a0     ...C...#...c(..S
1000f000:	1730 33a0 1738 73a0 1748 4ba0 1750 2ba0     0..38..sH..KP..+
1000f010:	1758 6ba0 1760 1ba0 1768 5ba0 1770 3ba0     X..k`...h..[p..;
1000f020:	1778 7ba0 1788 47a0 1790 27a0 1798 67a0     x..{...G...'...g
1000f030:	17a8 57a0 17b0 37a0 17b8 77a0 17c8 4fa0     ...W...7...w...O
1000f040:	17d0 2fa0 17d8 6fa0 17e0 1fa0 17e8 5fa0     .../...o......._
1000f050:	17f0 3fa0 17f8 7fa0 1808 4060 1810 2060     ...?......`@..` 
1000f060:	1818 6060 1828 5060 1830 3060 1838 7060     ..``(.`P0.`08.`p
1000f070:	1848 4860 1850 2860 1858 6860 1868 5860     H.`HP.`(X.`hh.`X
1000f080:	1870 3860 1878 7860 1888 4460 1890 2460     p.`8x.`x..`D..`$
1000f090:	1898 6460 18a8 5460 18b0 3460 18b8 7460     ..`d..`T..`4..`t
1000f0a0:	18c8 4c60 18d0 2c60 18d8 6c60 18e0 1c60     ..`L..`,..`l..`.
1000f0b0:	18e8 5c60 18f0 3c60 18f8 7c60 1908 4260     ..`\..`<..`|..`B
1000f0c0:	1910 2260 1918 6260 1928 5260 1930 3260     ..`"..`b(.`R0.`2
1000f0d0:	1938 7260 1948 4a60 1950 2a60 1958 6a60     8.`rH.`JP.`*X.`j
1000f0e0:	1960 1a60 1968 5a60 1970 3a60 1978 7a60     `.`.h.`Zp.`:x.`z
1000f0f0:	1988 4660 1990 2660 1998 6660 19a8 5660     ..`F..`&..`f..`V
1000f100:	19b0 3660 19b8 7660 19c8 4e60 19d0 2e60     ..`6..`v..`N..`.
1000f110:	19d8 6e60 19e0 1e60 19e8 5e60 19f0 3e60     ..`n..`...`^..`>
1000f120:	19f8 7e60 1a08 4160 1a10 2160 1a18 6160     ..`~..`A..`!..`a
1000f130:	1a28 5160 1a30 3160 1a38 7160 1a48 4960     (.`Q0.`18.`qH.`I
1000f140:	1a50 2960 1a58 6960 1a68 5960 1a70 3960     P.`)X.`ih.`Yp.`9
1000f150:	1a78 7960 1a88 4560 1a90 2560 1a98 6560     x.`y..`E..`%..`e
1000f160:	1aa8 5560 1ab0 3560 1ab8 7560 1ac8 4d60     ..`U..`5..`u..`M
1000f170:	1ad0 2d60 1ad8 6d60 1ae0 1d60 1ae8 5d60     ..`-..`m..`...`]
1000f180:	1af0 3d60 1af8 7d60 1b08 4360 1b10 2360     ..`=..`}..`C..`#
1000f190:	1b18 6360 1b28 5360 1b30 3360 1b38 7360     ..`c(.`S0.`38.`s
1000f1a0:	1b48 4b60 1b50 2b60 1b58 6b60 1b68 5b60     H.`KP.`+X.`kh.`[
1000f1b0:	1b70 3b60 1b78 7b60 1b88 4760 1b90 2760     p.`;x.`{..`G..`'
1000f1c0:	1b98 6760 1ba8 5760 1bb0 3760 1bb8 7760     ..`g..`W..`7..`w
1000f1d0:	1bc8 4f60 1bd0 2f60 1bd8 6f60 1be0 1f60     ..`O..`/..`o..`.
1000f1e0:	1be8 5f60 1bf0 3f60 1bf8 7f60 1c08 40e0     ..`_..`?..`....@
1000f1f0:	1c10 20e0 1c18 60e0 1c28 50e0 1c30 30e0     ... ...`(..P0..0
1000f200:	1c38 70e0 1c48 48e0 1c50 28e0 1c58 68e0     8..pH..HP..(X..h
1000f210:	1c68 58e0 1c70 38e0 1c78 78e0 1c88 44e0     h..Xp..8x..x...D
1000f220:	1c90 24e0 1c98 64e0 1ca8 54e0 1cb0 34e0     ...$...d...T...4
1000f230:	1cb8 74e0 1cc8 4ce0 1cd0 2ce0 1cd8 6ce0     ...t...L...,...l
1000f240:	1ce8 5ce0 1cf0 3ce0 1cf8 7ce0 1d08 42e0     ...\...<...|...B
1000f250:	1d10 22e0 1d18 62e0 1d28 52e0 1d30 32e0     ..."...b(..R0..2
1000f260:	1d38 72e0 1d48 4ae0 1d50 2ae0 1d58 6ae0     8..rH..JP..*X..j
1000f270:	1d68 5ae0 1d70 3ae0 1d78 7ae0 1d88 46e0     h..Zp..:x..z...F
1000f280:	1d90 26e0 1d98 66e0 1da8 56e0 1db0 36e0     ...&...f...V...6
1000f290:	1db8 76e0 1dc8 4ee0 1dd0 2ee0 1dd8 6ee0     ...v...N.......n
1000f2a0:	1de0 1ee0 1de8 5ee0 1df0 3ee0 1df8 7ee0     .......^...>...~
1000f2b0:	1e08 41e0 1e10 21e0 1e18 61e0 1e28 51e0     ...A...!...a(..Q
1000f2c0:	1e30 31e0 1e38 71e0 1e48 49e0 1e50 29e0     0..18..qH..IP..)
1000f2d0:	1e58 69e0 1e68 59e0 1e70 39e0 1e78 79e0     X..ih..Yp..9x..y
1000f2e0:	1e88 45e0 1e90 25e0 1e98 65e0 1ea8 55e0     ...E...%...e...U
1000f2f0:	1eb0 35e0 1eb8 75e0 1ec8 4de0 1ed0 2de0     ...5...u...M...-
1000f300:	1ed8 6de0 1ee8 5de0 1ef0 3de0 1ef8 7de0     ...m...]...=...}
1000f310:	1f08 43e0 1f10 23e0 1f18 63e0 1f28 53e0     ...C...#...c(..S
1000f320:	1f30 33e0 1f38 73e0 1f48 4be0 1f50 2be0     0..38..sH..KP..+
1000f330:	1f58 6be0 1f68 5be0 1f70 3be0 1f78 7be0     X..kh..[p..;x..{
1000f340:	1f88 47e0 1f90 27e0 1f98 67e0 1fa8 57e0     ...G...'...g...W
1000f350:	1fb0 37e0 1fb8 77e0 1fc8 4fe0 1fd0 2fe0     ...7...w...O.../
1000f360:	1fd8 6fe0 1fe8 5fe0 1ff0 3fe0 1ff8 7fe0     ...o..._...?....
1000f370:	2008 4010 2018 6010 2028 5010 2030 3010     . .@. .`( .P0 .0
1000f380:	2038 7010 2048 4810 2050 2810 2058 6810     8 .pH .HP .(X .h
1000f390:	2068 5810 2070 3810 2078 7810 2088 4410     h .Xp .8x .x. .D
1000f3a0:	2090 2410 2098 6410 20a8 5410 20b0 3410     . .$. .d. .T. .4
1000f3b0:	20b8 7410 20c8 4c10 20d0 2c10 20d8 6c10     . .t. .L. .,. .l
1000f3c0:	20e8 5c10 20f0 3c10 20f8 7c10 2108 4210     . .\. .<. .|.!.B
1000f3d0:	2110 2210 2118 6210 2128 5210 2130 3210     .!.".!.b(!.R0!.2
1000f3e0:	2138 7210 2148 4a10 2150 2a10 2158 6a10     8!.rH!.JP!.*X!.j
1000f3f0:	2168 5a10 2170 3a10 2178 7a10 2188 4610     h!.Zp!.:x!.z.!.F
1000f400:	2190 2610 2198 6610 21a8 5610 21b0 3610     .!.&.!.f.!.V.!.6
1000f410:	21b8 7610 21c8 4e10 21d0 2e10 21d8 6e10     .!.v.!.N.!...!.n
1000f420:	21e8 5e10 21f0 3e10 21f8 7e10 2208 4110     .!.^.!.>.!.~.".A
1000f430:	2218 6110 2228 5110 2230 3110 2238 7110     .".a(".Q0".18".q
1000f440:	2248 4910 2250 2910 2258 6910 2268 5910     H".IP".)X".ih".Y
1000f450:	2270 3910 2278 7910 2288 4510 2290 2510     p".9x".y.".E.".%
1000f460:	2298 6510 22a8 5510 22b0 3510 22b8 7510     .".e.".U.".5.".u
1000f470:	22c8 4d10 22d0 2d10 22d8 6d10 22e8 5d10     .".M.".-.".m.".]
1000f480:	22f0 3d10 22f8 7d10 2308 4310 2318 6310     .".=.".}.#.C.#.c
1000f490:	2328 5310 2330 3310 2338 7310 2348 4b10     (#.S0#.38#.sH#.K
1000f4a0:	2350 2b10 2358 6b10 2368 5b10 2370 3b10     P#.+X#.kh#.[p#.;
1000f4b0:	2378 7b10 2388 4710 2390 2710 2398 6710     x#.{.#.G.#.'.#.g
1000f4c0:	23a8 5710 23b0 3710 23b8 7710 23c8 4f10     .#.W.#.7.#.w.#.O
1000f4d0:	23d0 2f10 23d8 6f10 23e8 5f10 23f0 3f10     .#./.#.o.#._.#.?
1000f4e0:	23f8 7f10 2408 4090 2418 6090 2428 5090     .#...$.@.$.`($.P
1000f4f0:	2430 3090 2438 7090 2448 4890 2450 2890     0$.08$.pH$.HP$.(
1000f500:	2458 6890 2468 5890 2470 3890 2478 7890     X$.hh$.Xp$.8x$.x
1000f510:	2488 4490 2498 6490 24a8 5490 24b0 3490     .$.D.$.d.$.T.$.4
1000f520:	24b8 7490 24c8 4c90 24d0 2c90 24d8 6c90     .$.t.$.L.$.,.$.l
1000f530:	24e8 5c90 24f0 3c90 24f8 7c90 2508 4290     .$.\.$.<.$.|.%.B
1000f540:	2518 6290 2528 5290 2530 3290 2538 7290     .%.b(%.R0%.28%.r
1000f550:	2548 4a90 2550 2a90 2558 6a90 2568 5a90     H%.JP%.*X%.jh%.Z
1000f560:	2570 3a90 2578 7a90 2588 4690 2590 2690     p%.:x%.z.%.F.%.&
1000f570:	2598 6690 25a8 5690 25b0 3690 25b8 7690     .%.f.%.V.%.6.%.v
1000f580:	25c8 4e90 25d0 2e90 25d8 6e90 25e8 5e90     .%.N.%...%.n.%.^
1000f590:	25f0 3e90 25f8 7e90 2608 4190 2618 6190     .%.>.%.~.&.A.&.a
1000f5a0:	2628 5190 2630 3190 2638 7190 2648 4990     (&.Q0&.18&.qH&.I
1000f5b0:	2650 2990 2658 6990 2668 5990 2670 3990     P&.)X&.ih&.Yp&.9
1000f5c0:	2678 7990 2688 4590 2698 6590 26a8 5590     x&.y.&.E.&.e.&.U
1000f5d0:	26b0 3590 26b8 7590 26c8 4d90 26d0 2d90     .&.5.&.u.&.M.&.-
1000f5e0:	26d8 6d90 26e8 5d90 26f0 3d90 26f8 7d90     .&.m.&.].&.=.&.}
1000f5f0:	2708 4390 2718 6390 2728 5390 2730 3390     .'.C.'.c('.S0'.3
1000f600:	2738 7390 2748 4b90 2750 2b90 2758 6b90     8'.sH'.KP'.+X'.k
1000f610:	2768 5b90 2770 3b90 2778 7b90 2788 4790     h'.[p'.;x'.{.'.G
1000f620:	2798 6790 27a8 5790 27b0 3790 27b8 7790     .'.g.'.W.'.7.'.w
1000f630:	27c8 4f90 27d0 2f90 27d8 6f90 27e8 5f90     .'.O.'./.'.o.'._
1000f640:	27f0 3f90 27f8 7f90 2808 4050 2818 6050     .'.?.'...(P@.(P`
1000f650:	2828 5050 2830 3050 2838 7050 2848 4850     ((PP0(P08(PpH(PH
1000f660:	2858 6850 2868 5850 2870 3850 2878 7850     X(Phh(PXp(P8x(Px
1000f670:	2888 4450 2898 6450 28a8 5450 28b0 3450     .(PD.(Pd.(PT.(P4
1000f680:	28b8 7450 28c8 4c50 28d0 2c50 28d8 6c50     .(Pt.(PL.(P,.(Pl
1000f690:	28e8 5c50 28f0 3c50 28f8 7c50 2908 4250     .(P\.(P<.(P|.)PB
1000f6a0:	2918 6250 2928 5250 2930 3250 2938 7250     .)Pb()PR0)P28)Pr
1000f6b0:	2948 4a50 2950 2a50 2958 6a50 2968 5a50     H)PJP)P*X)Pjh)PZ
1000f6c0:	2970 3a50 2978 7a50 2988 4650 2998 6650     p)P:x)Pz.)PF.)Pf
1000f6d0:	29a8 5650 29b0 3650 29b8 7650 29c8 4e50     .)PV.)P6.)Pv.)PN
1000f6e0:	29d0 2e50 29d8 6e50 29e8 5e50 29f0 3e50     .)P..)Pn.)P^.)P>
1000f6f0:	29f8 7e50 2a08 4150 2a18 6150 2a28 5150     .)P~.*PA.*Pa(*PQ
1000f700:	2a30 3150 2a38 7150 2a48 4950 2a58 6950     0*P18*PqH*PIX*Pi
1000f710:	2a68 5950 2a70 3950 2a78 7950 2a88 4550     h*PYp*P9x*Py.*PE
1000f720:	2a98 6550 2aa8 5550 2ab0 3550 2ab8 7550     .*Pe.*PU.*P5.*Pu
1000f730:	2ac8 4d50 2ad0 2d50 2ad8 6d50 2ae8 5d50     .*PM.*P-.*Pm.*P]
1000f740:	2af0 3d50 2af8 7d50 2b08 4350 2b18 6350     .*P=.*P}.+PC.+Pc
1000f750:	2b28 5350 2b30 3350 2b38 7350 2b48 4b50     (+PS0+P38+PsH+PK
1000f760:	2b58 6b50 2b68 5b50 2b70 3b50 2b78 7b50     X+Pkh+P[p+P;x+P{
1000f770:	2b88 4750 2b98 6750 2ba8 5750 2bb0 3750     .+PG.+Pg.+PW.+P7
1000f780:	2bb8 7750 2bc8 4f50 2bd0 2f50 2bd8 6f50     .+Pw.+PO.+P/.+Po
1000f790:	2be8 5f50 2bf0 3f50 2bf8 7f50 2c08 40d0     .+P_.+P?.+P..,.@
1000f7a0:	2c18 60d0 2c28 50d0 2c30 30d0 2c38 70d0     .,.`(,.P0,.08,.p
1000f7b0:	2c48 48d0 2c58 68d0 2c68 58d0 2c70 38d0     H,.HX,.hh,.Xp,.8
1000f7c0:	2c78 78d0 2c88 44d0 2c98 64d0 2ca8 54d0     x,.x.,.D.,.d.,.T
1000f7d0:	2cb0 34d0 2cb8 74d0 2cc8 4cd0 2cd8 6cd0     .,.4.,.t.,.L.,.l
1000f7e0:	2ce8 5cd0 2cf0 3cd0 2cf8 7cd0 2d08 42d0     .,.\.,.<.,.|.-.B
1000f7f0:	2d18 62d0 2d28 52d0 2d30 32d0 2d38 72d0     .-.b(-.R0-.28-.r
1000f800:	2d48 4ad0 2d58 6ad0 2d68 5ad0 2d70 3ad0     H-.JX-.jh-.Zp-.:
1000f810:	2d78 7ad0 2d88 46d0 2d98 66d0 2da8 56d0     x-.z.-.F.-.f.-.V
1000f820:	2db0 36d0 2db8 76d0 2dc8 4ed0 2dd0 2ed0     .-.6.-.v.-.N.-..
1000f830:	2dd8 6ed0 2de8 5ed0 2df0 3ed0 2df8 7ed0     .-.n.-.^.-.>.-.~
1000f840:	2e08 41d0 2e18 61d0 2e28 51d0 2e30 31d0     ...A...a(..Q0..1
1000f850:	2e38 71d0 2e48 49d0 2e58 69d0 2e68 59d0     8..qH..IX..ih..Y
1000f860:	2e70 39d0 2e78 79d0 2e88 45d0 2e98 65d0     p..9x..y...E...e
1000f870:	2ea8 55d0 2eb0 35d0 2eb8 75d0 2ec8 4dd0     ...U...5...u...M
1000f880:	2ed8 6dd0 2ee8 5dd0 2ef0 3dd0 2ef8 7dd0     ...m...]...=...}
1000f890:	2f08 43d0 2f18 63d0 2f28 53d0 2f30 33d0     ./.C./.c(/.S0/.3
1000f8a0:	2f38 73d0 2f48 4bd0 2f58 6bd0 2f68 5bd0     8/.sH/.KX/.kh/.[
1000f8b0:	2f70 3bd0 2f78 7bd0 2f88 47d0 2f98 67d0     p/.;x/.{./.G./.g
1000f8c0:	2fa8 57d0 2fb0 37d0 2fb8 77d0 2fc8 4fd0     ./.W./.7./.w./.O
1000f8d0:	2fd8 6fd0 2fe8 5fd0 2ff0 3fd0 2ff8 7fd0     ./.o./._./.?./..
1000f8e0:	3008 4030 3018 6030 3028 5030 3038 7030     .00@.00`(00P800p
1000f8f0:	3048 4830 3058 6830 3068 5830 3070 3830     H00HX00hh00Xp008
1000f900:	3078 7830 3088 4430 3098 6430 30a8 5430     x00x.00D.00d.00T
1000f910:	30b0 3430 30b8 7430 30c8 4c30 30d8 6c30     .004.00t.00L.00l
1000f920:	30e8 5c30 30f0 3c30 30f8 7c30 3108 4230     .00\.00<.00|.10B
1000f930:	3118 6230 3128 5230 3130 3230 3138 7230     .10b(10R0102810r
1000f940:	3148 4a30 3158 6a30 3168 5a30 3170 3a30     H10JX10jh10Zp10:
1000f950:	3178 7a30 3188 4630 3198 6630 31a8 5630     x10z.10F.10f.10V
1000f960:	31b0 3630 31b8 7630 31c8 4e30 31d8 6e30     .106.10v.10N.10n
1000f970:	31e8 5e30 31f0 3e30 31f8 7e30 3208 4130     .10^.10>.10~.20A
1000f980:	3218 6130 3228 5130 3238 7130 3248 4930     .20a(20Q820qH20I
1000f990:	3258 6930 3268 5930 3270 3930 3278 7930     X20ih20Yp209x20y
1000f9a0:	3288 4530 3298 6530 32a8 5530 32b0 3530     .20E.20e.20U.205
1000f9b0:	32b8 7530 32c8 4d30 32d8 6d30 32e8 5d30     .20u.20M.20m.20]
1000f9c0:	32f0 3d30 32f8 7d30 3308 4330 3318 6330     .20=.20}.30C.30c
1000f9d0:	3328 5330 3338 7330 3348 4b30 3358 6b30     (30S830sH30KX30k
1000f9e0:	3368 5b30 3370 3b30 3378 7b30 3388 4730     h30[p30;x30{.30G
1000f9f0:	3398 6730 33a8 5730 33b0 3730 33b8 7730     .30g.30W.307.30w
1000fa00:	33c8 4f30 33d8 6f30 33e8 5f30 33f0 3f30     .30O.30o.30_.30?
1000fa10:	33f8 7f30 3408 40b0 3418 60b0 3428 50b0     .30..4.@.4.`(4.P
1000fa20:	3438 70b0 3448 48b0 3458 68b0 3468 58b0     84.pH4.HX4.hh4.X
1000fa30:	3470 38b0 3478 78b0 3488 44b0 3498 64b0     p4.8x4.x.4.D.4.d
1000fa40:	34a8 54b0 34b8 74b0 34c8 4cb0 34d8 6cb0     .4.T.4.t.4.L.4.l
1000fa50:	34e8 5cb0 34f0 3cb0 34f8 7cb0 3508 42b0     .4.\.4.<.4.|.5.B
1000fa60:	3518 62b0 3528 52b0 3538 72b0 3548 4ab0     .5.b(5.R85.rH5.J
1000fa70:	3558 6ab0 3568 5ab0 3570 3ab0 3578 7ab0     X5.jh5.Zp5.:x5.z
1000fa80:	3588 46b0 3598 66b0 35a8 56b0 35b0 36b0     .5.F.5.f.5.V.5.6
1000fa90:	35b8 76b0 35c8 4eb0 35d8 6eb0 35e8 5eb0     .5.v.5.N.5.n.5.^
1000faa0:	35f0 3eb0 35f8 7eb0 3608 41b0 3618 61b0     .5.>.5.~.6.A.6.a
1000fab0:	3628 51b0 3638 71b0 3648 49b0 3658 69b0     (6.Q86.qH6.IX6.i
1000fac0:	3668 59b0 3670 39b0 3678 79b0 3688 45b0     h6.Yp6.9x6.y.6.E
1000fad0:	3698 65b0 36a8 55b0 36b8 75b0 36c8 4db0     .6.e.6.U.6.u.6.M
1000fae0:	36d8 6db0 36e8 5db0 36f0 3db0 36f8 7db0     .6.m.6.].6.=.6.}
1000faf0:	3708 43b0 3718 63b0 3728 53b0 3738 73b0     .7.C.7.c(7.S87.s
1000fb00:	3748 4bb0 3758 6bb0 3768 5bb0 3770 3bb0     H7.KX7.kh7.[p7.;
1000fb10:	3778 7bb0 3788 47b0 3798 67b0 37a8 57b0     x7.{.7.G.7.g.7.W
1000fb20:	37b8 77b0 37c8 4fb0 37d8 6fb0 37e8 5fb0     .7.w.7.O.7.o.7._
1000fb30:	37f0 3fb0 37f8 7fb0 3808 4070 3818 6070     .7.?.7...8p@.8p`
1000fb40:	3828 5070 3838 7070 3848 4870 3858 6870     (8pP88ppH8pHX8ph
1000fb50:	3868 5870 3878 7870 3888 4470 3898 6470     h8pXx8px.8pD.8pd
1000fb60:	38a8 5470 38b8 7470 38c8 4c70 38d8 6c70     .8pT.8pt.8pL.8pl
1000fb70:	38e8 5c70 38f0 3c70 38f8 7c70 3908 4270     .8p\.8p<.8p|.9pB
1000fb80:	3918 6270 3928 5270 3938 7270 3948 4a70     .9pb(9pR89prH9pJ
1000fb90:	3958 6a70 3968 5a70 3970 3a70 3978 7a70     X9pjh9pZp9p:x9pz
1000fba0:	3988 4670 3998 6670 39a8 5670 39b8 7670     .9pF.9pf.9pV.9pv
1000fbb0:	39c8 4e70 39d8 6e70 39e8 5e70 39f0 3e70     .9pN.9pn.9p^.9p>
1000fbc0:	39f8 7e70 3a08 4170 3a18 6170 3a28 5170     .9p~.:pA.:pa(:pQ
1000fbd0:	3a38 7170 3a48 4970 3a58 6970 3a68 5970     8:pqH:pIX:pih:pY
1000fbe0:	3a78 7970 3a88 4570 3a98 6570 3aa8 5570     x:py.:pE.:pe.:pU
1000fbf0:	3ab8 7570 3ac8 4d70 3ad8 6d70 3ae8 5d70     .:pu.:pM.:pm.:p]
1000fc00:	3af0 3d70 3af8 7d70 3b08 4370 3b18 6370     .:p=.:p}.;pC.;pc
1000fc10:	3b28 5370 3b38 7370 3b48 4b70 3b58 6b70     (;pS8;psH;pKX;pk
1000fc20:	3b68 5b70 3b78 7b70 3b88 4770 3b98 6770     h;p[x;p{.;pG.;pg
1000fc30:	3ba8 5770 3bb8 7770 3bc8 4f70 3bd8 6f70     .;pW.;pw.;pO.;po
1000fc40:	3be8 5f70 3bf0 3f70 3bf8 7f70 3c08 40f0     .;p_.;p?.;p..<.@
1000fc50:	3c18 60f0 3c28 50f0 3c38 70f0 3c48 48f0     .<.`(<.P8<.pH<.H
1000fc60:	3c58 68f0 3c68 58f0 3c78 78f0 3c88 44f0     X<.hh<.Xx<.x.<.D
1000fc70:	3c98 64f0 3ca8 54f0 3cb8 74f0 3cc8 4cf0     .<.d.<.T.<.t.<.L
1000fc80:	3cd8 6cf0 3ce8 5cf0 3cf8 7cf0 3d08 42f0     .<.l.<.\.<.|.=.B
1000fc90:	3d18 62f0 3d28 52f0 3d38 72f0 3d48 4af0     .=.b(=.R8=.rH=.J
1000fca0:	3d58 6af0 3d68 5af0 3d78 7af0 3d88 46f0     X=.jh=.Zx=.z.=.F
1000fcb0:	3d98 66f0 3da8 56f0 3db8 76f0 3dc8 4ef0     .=.f.=.V.=.v.=.N
1000fcc0:	3dd8 6ef0 3de8 5ef0 3df0 3ef0 3df8 7ef0     .=.n.=.^.=.>.=.~
1000fcd0:	3e08 41f0 3e18 61f0 3e28 51f0 3e38 71f0     .>.A.>.a(>.Q8>.q
1000fce0:	3e48 49f0 3e58 69f0 3e68 59f0 3e78 79f0     H>.IX>.ih>.Yx>.y
1000fcf0:	3e88 45f0 3e98 65f0 3ea8 55f0 3eb8 75f0     .>.E.>.e.>.U.>.u
1000fd00:	3ec8 4df0 3ed8 6df0 3ee8 5df0 3ef8 7df0     .>.M.>.m.>.].>.}
1000fd10:	3f08 43f0 3f18 63f0 3f28 53f0 3f38 73f0     .?.C.?.c(?.S8?.s
1000fd20:	3f48 4bf0 3f58 6bf0 3f68 5bf0 3f78 7bf0     H?.KX?.kh?.[x?.{
1000fd30:	3f88 47f0 3f98 67f0 3fa8 57f0 3fb8 77f0     .?.G.?.g.?.W.?.w
1000fd40:	3fc8 4ff0 3fd8 6ff0 3fe8 5ff0 3ff8 7ff0     .?.O.?.o.?._.?..
1000fd50:	4018 6008 4028 5008 4038 7008 4048 4808     .@.`(@.P8@.pH@.H
1000fd60:	4058 6808 4068 5808 4078 7808 4088 4408     X@.hh@.Xx@.x.@.D
1000fd70:	4098 6408 40a8 5408 40b8 7408 40c8 4c08     .@.d.@.T.@.t.@.L
1000fd80:	40d8 6c08 40e8 5c08 40f8 7c08 4108 4208     .@.l.@.\.@.|.A.B
1000fd90:	4118 6208 4128 5208 4138 7208 4148 4a08     .A.b(A.R8A.rHA.J
1000fda0:	4158 6a08 4168 5a08 4178 7a08 4188 4608     XA.jhA.ZxA.z.A.F
1000fdb0:	4198 6608 41a8 5608 41b8 7608 41c8 4e08     .A.f.A.V.A.v.A.N
1000fdc0:	41d8 6e08 41e8 5e08 41f8 7e08 4218 6108     .A.n.A.^.A.~.B.a
1000fdd0:	4228 5108 4238 7108 4248 4908 4258 6908     (B.Q8B.qHB.IXB.i
1000fde0:	4268 5908 4278 7908 4288 4508 4298 6508     hB.YxB.y.B.E.B.e
1000fdf0:	42a8 5508 42b8 7508 42c8 4d08 42d8 6d08     .B.U.B.u.B.M.B.m
1000fe00:	42e8 5d08 42f8 7d08 4318 6308 4328 5308     .B.].B.}.C.c(C.S
1000fe10:	4338 7308 4348 4b08 4358 6b08 4368 5b08     8C.sHC.KXC.khC.[
1000fe20:	4378 7b08 4388 4708 4398 6708 43a8 5708     xC.{.C.G.C.g.C.W
1000fe30:	43b8 7708 43c8 4f08 43d8 6f08 43e8 5f08     .C.w.C.O.C.o.C._
1000fe40:	43f8 7f08 4418 6088 4428 5088 4438 7088     .C...D.`(D.P8D.p
1000fe50:	4448 4888 4458 6888 4468 5888 4478 7888     HD.HXD.hhD.XxD.x
1000fe60:	4498 6488 44a8 5488 44b8 7488 44c8 4c88     .D.d.D.T.D.t.D.L
1000fe70:	44d8 6c88 44e8 5c88 44f8 7c88 4518 6288     .D.l.D.\.D.|.E.b
1000fe80:	4528 5288 4538 7288 4548 4a88 4558 6a88     (E.R8E.rHE.JXE.j
1000fe90:	4568 5a88 4578 7a88 4588 4688 4598 6688     hE.ZxE.z.E.F.E.f
1000fea0:	45a8 5688 45b8 7688 45c8 4e88 45d8 6e88     .E.V.E.v.E.N.E.n
1000feb0:	45e8 5e88 45f8 7e88 4618 6188 4628 5188     .E.^.E.~.F.a(F.Q
1000fec0:	4638 7188 4648 4988 4658 6988 4668 5988     8F.qHF.IXF.ihF.Y
1000fed0:	4678 7988 4698 6588 46a8 5588 46b8 7588     xF.y.F.e.F.U.F.u
1000fee0:	46c8 4d88 46d8 6d88 46e8 5d88 46f8 7d88     .F.M.F.m.F.].F.}
1000fef0:	4718 6388 4728 5388 4738 7388 4748 4b88     .G.c(G.S8G.sHG.K
1000ff00:	4758 6b88 4768 5b88 4778 7b88 4798 6788     XG.khG.[xG.{.G.g
1000ff10:	47a8 5788 47b8 7788 47c8 4f88 47d8 6f88     .G.W.G.w.G.O.G.o
1000ff20:	47e8 5f88 47f8 7f88 4818 6048 4828 5048     .G._.G...HH`(HHP
1000ff30:	4838 7048 4858 6848 4868 5848 4878 7848     8HHpXHHhhHHXxHHx
1000ff40:	4898 6448 48a8 5448 48b8 7448 48c8 4c48     .HHd.HHT.HHt.HHL
1000ff50:	48d8 6c48 48e8 5c48 48f8 7c48 4918 6248     .HHl.HH\.HH|.IHb
1000ff60:	4928 5248 4938 7248 4948 4a48 4958 6a48     (IHR8IHrHIHJXIHj
1000ff70:	4968 5a48 4978 7a48 4998 6648 49a8 5648     hIHZxIHz.IHf.IHV
1000ff80:	49b8 7648 49c8 4e48 49d8 6e48 49e8 5e48     .IHv.IHN.IHn.IH^
1000ff90:	49f8 7e48 4a18 6148 4a28 5148 4a38 7148     .IH~.JHa(JHQ8JHq
1000ffa0:	4a58 6948 4a68 5948 4a78 7948 4a98 6548     XJHihJHYxJHy.JHe
1000ffb0:	4aa8 5548 4ab8 7548 4ac8 4d48 4ad8 6d48     .JHU.JHu.JHM.JHm
1000ffc0:	4ae8 5d48 4af8 7d48 4b18 6348 4b28 5348     .JH].JH}.KHc(KHS
1000ffd0:	4b38 7348 4b58 6b48 4b68 5b48 4b78 7b48     8KHsXKHkhKH[xKH{
1000ffe0:	4b98 6748 4ba8 5748 4bb8 7748 4bc8 4f48     .KHg.KHW.KHw.KHO
1000fff0:	4bd8 6f48 4be8 5f48 4bf8 7f48 4c18 60c8     .KHo.KH_.KH..L.`
10010000:	4c28 50c8 4c38 70c8 4c58 68c8 4c68 58c8     (L.P8L.pXL.hhL.X
10010010:	4c78 78c8 4c98 64c8 4ca8 54c8 4cb8 74c8     xL.x.L.d.L.T.L.t
10010020:	4cd8 6cc8 4ce8 5cc8 4cf8 7cc8 4d18 62c8     .L.l.L.\.L.|.M.b
10010030:	4d28 52c8 4d38 72c8 4d58 6ac8 4d68 5ac8     (M.R8M.rXM.jhM.Z
10010040:	4d78 7ac8 4d98 66c8 4da8 56c8 4db8 76c8     xM.z.M.f.M.V.M.v
10010050:	4dc8 4ec8 4dd8 6ec8 4de8 5ec8 4df8 7ec8     .M.N.M.n.M.^.M.~
10010060:	4e18 61c8 4e28 51c8 4e38 71c8 4e58 69c8     .N.a(N.Q8N.qXN.i
10010070:	4e68 59c8 4e78 79c8 4e98 65c8 4ea8 55c8     hN.YxN.y.N.e.N.U
10010080:	4eb8 75c8 4ed8 6dc8 4ee8 5dc8 4ef8 7dc8     .N.u.N.m.N.].N.}
10010090:	4f18 63c8 4f28 53c8 4f38 73c8 4f58 6bc8     .O.c(O.S8O.sXO.k
100100a0:	4f68 5bc8 4f78 7bc8 4f98 67c8 4fa8 57c8     hO.[xO.{.O.g.O.W
100100b0:	4fb8 77c8 4fd8 6fc8 4fe8 5fc8 4ff8 7fc8     .O.w.O.o.O._.O..
100100c0:	5018 6028 5038 7028 5058 6828 5068 5828     .P(`8P(pXP(hhP(X
100100d0:	5078 7828 5098 6428 50a8 5428 50b8 7428     xP(x.P(d.P(T.P(t
100100e0:	50d8 6c28 50e8 5c28 50f8 7c28 5118 6228     .P(l.P(\.P(|.Q(b
100100f0:	5128 5228 5138 7228 5158 6a28 5168 5a28     (Q(R8Q(rXQ(jhQ(Z
10010100:	5178 7a28 5198 6628 51a8 5628 51b8 7628     xQ(z.Q(f.Q(V.Q(v
10010110:	51d8 6e28 51e8 5e28 51f8 7e28 5218 6128     .Q(n.Q(^.Q(~.R(a
10010120:	5238 7128 5258 6928 5268 5928 5278 7928     8R(qXR(ihR(YxR(y
10010130:	5298 6528 52a8 5528 52b8 7528 52d8 6d28     .R(e.R(U.R(u.R(m
10010140:	52e8 5d28 52f8 7d28 5318 6328 5338 7328     .R(].R(}.S(c8S(s
10010150:	5358 6b28 5368 5b28 5378 7b28 5398 6728     XS(khS([xS({.S(g
10010160:	53a8 5728 53b8 7728 53d8 6f28 53e8 5f28     .S(W.S(w.S(o.S(_
10010170:	53f8 7f28 5418 60a8 5438 70a8 5458 68a8     .S(..T.`8T.pXT.h
10010180:	5468 58a8 5478 78a8 5498 64a8 54b8 74a8     hT.XxT.x.T.d.T.t
10010190:	54d8 6ca8 54e8 5ca8 54f8 7ca8 5518 62a8     .T.l.T.\.T.|.U.b
100101a0:	5538 72a8 5558 6aa8 5568 5aa8 5578 7aa8     8U.rXU.jhU.ZxU.z
100101b0:	5598 66a8 55a8 56a8 55b8 76a8 55d8 6ea8     .U.f.U.V.U.v.U.n
100101c0:	55e8 5ea8 55f8 7ea8 5618 61a8 5638 71a8     .U.^.U.~.V.a8V.q
100101d0:	5658 69a8 5668 59a8 5678 79a8 5698 65a8     XV.ihV.YxV.y.V.e
100101e0:	56b8 75a8 56d8 6da8 56e8 5da8 56f8 7da8     .V.u.V.m.V.].V.}
100101f0:	5718 63a8 5738 73a8 5758 6ba8 5768 5ba8     .W.c8W.sXW.khW.[
10010200:	5778 7ba8 5798 67a8 57b8 77a8 57d8 6fa8     xW.{.W.g.W.w.W.o
10010210:	57e8 5fa8 57f8 7fa8 5818 6068 5838 7068     .W._.W...Xh`8Xhp
10010220:	5858 6868 5878 7868 5898 6468 58b8 7468     XXhhxXhx.Xhd.Xht
10010230:	58d8 6c68 58e8 5c68 58f8 7c68 5918 6268     .Xhl.Xh\.Xh|.Yhb
10010240:	5938 7268 5958 6a68 5968 5a68 5978 7a68     8YhrXYhjhYhZxYhz
10010250:	5998 6668 59b8 7668 59d8 6e68 59e8 5e68     .Yhf.Yhv.Yhn.Yh^
10010260:	59f8 7e68 5a18 6168 5a38 7168 5a58 6968     .Yh~.Zha8ZhqXZhi
10010270:	5a78 7968 5a98 6568 5ab8 7568 5ad8 6d68     xZhy.Zhe.Zhu.Zhm
10010280:	5ae8 5d68 5af8 7d68 5b18 6368 5b38 7368     .Zh].Zh}.[hc8[hs
10010290:	5b58 6b68 5b78 7b68 5b98 6768 5bb8 7768     X[hkx[h{.[hg.[hw
100102a0:	5bd8 6f68 5be8 5f68 5bf8 7f68 5c18 60e8     .[ho.[h_.[h..\.`
100102b0:	5c38 70e8 5c58 68e8 5c78 78e8 5c98 64e8     8\.pX\.hx\.x.\.d
100102c0:	5cb8 74e8 5cd8 6ce8 5cf8 7ce8 5d18 62e8     .\.t.\.l.\.|.].b
100102d0:	5d38 72e8 5d58 6ae8 5d78 7ae8 5d98 66e8     8].rX].jx].z.].f
100102e0:	5db8 76e8 5dd8 6ee8 5de8 5ee8 5df8 7ee8     .].v.].n.].^.].~
100102f0:	5e18 61e8 5e38 71e8 5e58 69e8 5e78 79e8     .^.a8^.qX^.ix^.y
10010300:	5e98 65e8 5eb8 75e8 5ed8 6de8 5ef8 7de8     .^.e.^.u.^.m.^.}
10010310:	5f18 63e8 5f38 73e8 5f58 6be8 5f78 7be8     ._.c8_.sX_.kx_.{
10010320:	5f98 67e8 5fb8 77e8 5fd8 6fe8 5ff8 7fe8     ._.g._.w._.o._..
10010330:	6038 7018 6058 6818 6078 7818 6098 6418     8`.pX`.hx`.x.`.d
10010340:	60b8 7418 60d8 6c18 60f8 7c18 6118 6218     .`.t.`.l.`.|.a.b
10010350:	6138 7218 6158 6a18 6178 7a18 6198 6618     8a.rXa.jxa.z.a.f
10010360:	61b8 7618 61d8 6e18 61f8 7e18 6238 7118     .a.v.a.n.a.~8b.q
10010370:	6258 6918 6278 7918 6298 6518 62b8 7518     Xb.ixb.y.b.e.b.u
10010380:	62d8 6d18 62f8 7d18 6338 7318 6358 6b18     .b.m.b.}8c.sXc.k
10010390:	6378 7b18 6398 6718 63b8 7718 63d8 6f18     xc.{.c.g.c.w.c.o
100103a0:	63f8 7f18 6438 7098 6458 6898 6478 7898     .c..8d.pXd.hxd.x
100103b0:	64b8 7498 64d8 6c98 64f8 7c98 6538 7298     .d.t.d.l.d.|8e.r
100103c0:	6558 6a98 6578 7a98 6598 6698 65b8 7698     Xe.jxe.z.e.f.e.v
100103d0:	65d8 6e98 65f8 7e98 6638 7198 6658 6998     .e.n.e.~8f.qXf.i
100103e0:	6678 7998 66b8 7598 66d8 6d98 66f8 7d98     xf.y.f.u.f.m.f.}
100103f0:	6738 7398 6758 6b98 6778 7b98 67b8 7798     8g.sXg.kxg.{.g.w
10010400:	67d8 6f98 67f8 7f98 6838 7058 6878 7858     .g.o.g..8hXpxhXx
10010410:	68b8 7458 68d8 6c58 68f8 7c58 6938 7258     .hXt.hXl.hX|8iXr
10010420:	6958 6a58 6978 7a58 69b8 7658 69d8 6e58     XiXjxiXz.iXv.iXn
10010430:	69f8 7e58 6a38 7158 6a78 7958 6ab8 7558     .iX~8jXqxjXy.jXu
10010440:	6ad8 6d58 6af8 7d58 6b38 7358 6b78 7b58     .jXm.jX}8kXsxkX{
10010450:	6bb8 7758 6bd8 6f58 6bf8 7f58 6c38 70d8     .kXw.kXo.kX.8l.p
10010460:	6c78 78d8 6cb8 74d8 6cf8 7cd8 6d38 72d8     xl.x.l.t.l.|8m.r
10010470:	6d78 7ad8 6db8 76d8 6dd8 6ed8 6df8 7ed8     xm.z.m.v.m.n.m.~
10010480:	6e38 71d8 6e78 79d8 6eb8 75d8 6ef8 7dd8     8n.qxn.y.n.u.n.}
10010490:	6f38 73d8 6f78 7bd8 6fb8 77d8 6ff8 7fd8     8o.sxo.{.o.w.o..
100104a0:	7078 7838 70b8 7438 70f8 7c38 7138 7238     xp8x.p8t.p8|8q8r
100104b0:	7178 7a38 71b8 7638 71f8 7e38 7278 7938     xq8z.q8v.q8~xr8y
100104c0:	72b8 7538 72f8 7d38 7378 7b38 73b8 7738     .r8u.r8}xs8{.s8w
100104d0:	73f8 7f38 7478 78b8 74f8 7cb8 7578 7ab8     .s8.xt.x.t.|xu.z
100104e0:	75b8 76b8 75f8 7eb8 7678 79b8 76f8 7db8     .u.v.u.~xv.y.v.}
100104f0:	7778 7bb8 77f8 7fb8 78f8 7c78 7978 7a78     xw.{.w...xx|xyxz
10010500:	79f8 7e78 7af8 7d78 7bf8 7f78 7df8 7ef8     .yx~.zx}.{x..}.~

10010510 <armBitRevIndexTable_fixed_512>:
10010510:	0008 0800 0010 0400 0018 0c00 0020 0200     ............ ...
10010520:	0028 0a00 0030 0600 0038 0e00 0040 0100     (...0...8...@...
10010530:	0048 0900 0050 0500 0058 0d00 0060 0300     H...P...X...`...
10010540:	0068 0b00 0070 0700 0078 0f00 0088 0880     h...p...x.......
10010550:	0090 0480 0098 0c80 00a0 0280 00a8 0a80     ................
10010560:	00b0 0680 00b8 0e80 00c0 0180 00c8 0980     ................
10010570:	00d0 0580 00d8 0d80 00e0 0380 00e8 0b80     ................
10010580:	00f0 0780 00f8 0f80 0108 0840 0110 0440     ..........@...@.
10010590:	0118 0c40 0120 0240 0128 0a40 0130 0640     ..@. .@.(.@.0.@.
100105a0:	0138 0e40 0148 0940 0150 0540 0158 0d40     8.@.H.@.P.@.X.@.
100105b0:	0160 0340 0168 0b40 0170 0740 0178 0f40     `.@.h.@.p.@.x.@.
100105c0:	0188 08c0 0190 04c0 0198 0cc0 01a0 02c0     ................
100105d0:	01a8 0ac0 01b0 06c0 01b8 0ec0 01c8 09c0     ................
100105e0:	01d0 05c0 01d8 0dc0 01e0 03c0 01e8 0bc0     ................
100105f0:	01f0 07c0 01f8 0fc0 0208 0820 0210 0420     .......... ... .
10010600:	0218 0c20 0228 0a20 0230 0620 0238 0e20     .. .(. .0. .8. .
10010610:	0248 0920 0250 0520 0258 0d20 0260 0320     H. .P. .X. .`. .
10010620:	0268 0b20 0270 0720 0278 0f20 0288 08a0     h. .p. .x. .....
10010630:	0290 04a0 0298 0ca0 02a8 0aa0 02b0 06a0     ................
10010640:	02b8 0ea0 02c8 09a0 02d0 05a0 02d8 0da0     ................
10010650:	02e0 03a0 02e8 0ba0 02f0 07a0 02f8 0fa0     ................
10010660:	0308 0860 0310 0460 0318 0c60 0328 0a60     ..`...`...`.(.`.
10010670:	0330 0660 0338 0e60 0348 0960 0350 0560     0.`.8.`.H.`.P.`.
10010680:	0358 0d60 0368 0b60 0370 0760 0378 0f60     X.`.h.`.p.`.x.`.
10010690:	0388 08e0 0390 04e0 0398 0ce0 03a8 0ae0     ................
100106a0:	03b0 06e0 03b8 0ee0 03c8 09e0 03d0 05e0     ................
100106b0:	03d8 0de0 03e8 0be0 03f0 07e0 03f8 0fe0     ................
100106c0:	0408 0810 0418 0c10 0428 0a10 0430 0610     ........(...0...
100106d0:	0438 0e10 0448 0910 0450 0510 0458 0d10     8...H...P...X...
100106e0:	0468 0b10 0470 0710 0478 0f10 0488 0890     h...p...x.......
100106f0:	0498 0c90 04a8 0a90 04b0 0690 04b8 0e90     ................
10010700:	04c8 0990 04d0 0590 04d8 0d90 04e8 0b90     ................
10010710:	04f0 0790 04f8 0f90 0508 0850 0518 0c50     ..........P...P.
10010720:	0528 0a50 0530 0650 0538 0e50 0548 0950     (.P.0.P.8.P.H.P.
10010730:	0558 0d50 0568 0b50 0570 0750 0578 0f50     X.P.h.P.p.P.x.P.
10010740:	0588 08d0 0598 0cd0 05a8 0ad0 05b0 06d0     ................
10010750:	05b8 0ed0 05c8 09d0 05d8 0dd0 05e8 0bd0     ................
10010760:	05f0 07d0 05f8 0fd0 0608 0830 0618 0c30     ..........0...0.
10010770:	0628 0a30 0638 0e30 0648 0930 0658 0d30     (.0.8.0.H.0.X.0.
10010780:	0668 0b30 0670 0730 0678 0f30 0688 08b0     h.0.p.0.x.0.....
10010790:	0698 0cb0 06a8 0ab0 06b8 0eb0 06c8 09b0     ................
100107a0:	06d8 0db0 06e8 0bb0 06f0 07b0 06f8 0fb0     ................
100107b0:	0708 0870 0718 0c70 0728 0a70 0738 0e70     ..p...p.(.p.8.p.
100107c0:	0748 0970 0758 0d70 0768 0b70 0778 0f70     H.p.X.p.h.p.x.p.
100107d0:	0788 08f0 0798 0cf0 07a8 0af0 07b8 0ef0     ................
100107e0:	07c8 09f0 07d8 0df0 07e8 0bf0 07f8 0ff0     ................
100107f0:	0818 0c08 0828 0a08 0838 0e08 0848 0908     ....(...8...H...
10010800:	0858 0d08 0868 0b08 0878 0f08 0898 0c88     X...h...x.......
10010810:	08a8 0a88 08b8 0e88 08c8 0988 08d8 0d88     ................
10010820:	08e8 0b88 08f8 0f88 0918 0c48 0928 0a48     ..........H.(.H.
10010830:	0938 0e48 0958 0d48 0968 0b48 0978 0f48     8.H.X.H.h.H.x.H.
10010840:	0998 0cc8 09a8 0ac8 09b8 0ec8 09d8 0dc8     ................
10010850:	09e8 0bc8 09f8 0fc8 0a18 0c28 0a38 0e28     ..........(.8.(.
10010860:	0a58 0d28 0a68 0b28 0a78 0f28 0a98 0ca8     X.(.h.(.x.(.....
10010870:	0ab8 0ea8 0ad8 0da8 0ae8 0ba8 0af8 0fa8     ................
10010880:	0b18 0c68 0b38 0e68 0b58 0d68 0b78 0f68     ..h.8.h.X.h.x.h.
10010890:	0b98 0ce8 0bb8 0ee8 0bd8 0de8 0bf8 0fe8     ................
100108a0:	0c38 0e18 0c58 0d18 0c78 0f18 0cb8 0e98     8...X...x.......
100108b0:	0cd8 0d98 0cf8 0f98 0d38 0e58 0d78 0f58     ........8.X.x.X.
100108c0:	0db8 0ed8 0df8 0fd8 0e78 0f38 0ef8 0fb8     ........x.8.....

100108d0 <armBitRevIndexTable_fixed_64>:
100108d0:	0008 0100 0010 0080 0018 0180 0020 0040     ............ .@.
100108e0:	0028 0140 0030 00c0 0038 01c0 0048 0120     (.@.0...8...H. .
100108f0:	0050 00a0 0058 01a0 0068 0160 0070 00e0     P...X...h.`.p...
10010900:	0078 01e0 0088 0110 0098 0190 00a8 0150     x.............P.
10010910:	00b0 00d0 00b8 01d0 00c8 0130 00d8 01b0     ..........0.....
10010920:	00e8 0170 00f8 01f0 0118 0188 0128 0148     ..p.........(.H.
10010930:	0138 01c8 0158 01a8 0178 01e8 01b8 01d8     8...X...x.......

10010940 <sqrt_initial_lut_q31>:
10010940:	0000 2000 7dde 1e2b 25c6 1c9f 293c 1b4a     ... .}+..%..<)J.
10010950:	bd70 1a20 5561 191a 91e7 1830 9747 175e     p. .aU....0.G.^.
10010960:	9e66 16a0 aa67 15f3 5555 1555 abe9 14c3     f...g...UUU.....
10010970:	1362 143d 3651 13c0 f63d 134b 60c6 12df     b.=.Q6..=.K..`..
10010980:	a746 1279 1852 121a 1aa0 11c0 28f5 116b     F.y.R........(k.
10010990:	cee5 111a a631 10ce 54a3 1086 8a48 1041     ....1....T..H.A.
100109a0:	0000 1000 7644 0fc1 b424 0f85 866d 0f4c     ....Dv..$...m.L.
100109b0:	beef 0f15 33df 0ee1 bf55 0eae 3ed2 0e7e     .....3..U....>~.

100109c0 <twiddleCoef_1024_q15>:
100109c0:	7fff 0000 7fff 00c9 7ffd 0192 7ffa 025b     ..............[.
100109d0:	7ff6 0324 7ff0 03ed 7fe9 04b6 7fe1 057f     ..$.............
100109e0:	7fd8 0647 7fce 0710 7fc2 07d9 7fb5 08a2     ..G.............
100109f0:	7fa7 096a 7f97 0a33 7f87 0afb 7f75 0bc3     ..j...3.....u...
10010a00:	7f62 0c8b 7f4d 0d53 7f38 0e1b 7f21 0ee3     b...M.S.8...!...
10010a10:	7f09 0fab 7ef0 1072 7ed5 1139 7eba 1201     .....~r..~9..~..
10010a20:	7e9d 12c8 7e7f 138e 7e5f 1455 7e3f 151b     .~...~.._~U.?~..
10010a30:	7e1d 15e2 7dfa 16a8 7dd6 176d 7db0 1833     .~...}...}m..}3.
10010a40:	7d8a 18f8 7d62 19bd 7d39 1a82 7d0f 1b47     .}..b}..9}...}G.
10010a50:	7ce3 1c0b 7cb7 1ccf 7c89 1d93 7c5a 1e56     .|...|...|..Z|V.
10010a60:	7c29 1f19 7bf8 1fdc 7bc5 209f 7b92 2161     )|...{...{. .{a!
10010a70:	7b5d 2223 7b26 22e5 7aef 23a6 7ab6 2467     ]{#"&{.".z.#.zg$
10010a80:	7a7d 2528 7a42 25e8 7a05 26a8 79c8 2767     }z(%Bz.%.z.&.yg'
10010a90:	798a 2826 794a 28e5 7909 29a3 78c7 2a61     .y&(Jy.(.y.).xa*
10010aa0:	7884 2b1f 7840 2bdc 77fa 2c98 77b4 2d55     .x.+@x.+.w.,.wU-
10010ab0:	776c 2e11 7723 2ecc 76d9 2f87 768e 3041     lw..#w...v./.vA0
10010ac0:	7641 30fb 75f4 31b5 75a5 326e 7555 3326     Av.0.u.1.un2Uu&3
10010ad0:	7504 33de 74b2 3496 745f 354d 740b 3604     .u.3.t.4_tM5.t.6
10010ae0:	73b5 36ba 735f 376f 7307 3824 72af 38d8     .s.6_so7.s$8.r.8
10010af0:	7255 398c 71fa 3a40 719e 3af2 7141 3ba5     Ur.9.q@:.q.:Aq.;
10010b00:	70e2 3c56 7083 3d07 7023 3db8 6fc1 3e68     .pV<.p.=#p.=.oh>
10010b10:	6f5f 3f17 6efb 3fc5 6e96 4073 6e30 4121     _o.?.n.?.ns@0n!A
10010b20:	6dca 41ce 6d62 427a 6cf9 4325 6c8f 43d0     .m.AbmzB.l%C.l.C
10010b30:	6c24 447a 6bb8 4524 6b4a 45cd 6adc 4675     $lzD.k$EJk.E.juF
10010b40:	6a6d 471c 69fd 47c3 698c 4869 6919 490f     mj.G.i.G.iiH.i.I
10010b50:	68a6 49b4 6832 4a58 67bd 4afb 6746 4b9e     .h.I2hXJ.g.JFg.K
10010b60:	66cf 4c3f 6657 4ce1 65dd 4d81 6563 4e21     .f?LWf.L.e.Mce!N
10010b70:	64e8 4ebf 646c 4f5e 63ef 4ffb 6371 5097     .d.Nld^O.c.Oqc.P
10010b80:	62f2 5133 6271 51ce 61f1 5269 616f 5302     .b3Qqb.Q.aiRoa.S
10010b90:	60ec 539b 6068 5433 5fe3 54ca 5f5e 5560     .`.Sh`3T._.T^_`U
10010ba0:	5ed7 55f5 5e50 568a 5dc7 571d 5d3e 57b0     .^.UP^.V.].W>].W
10010bb0:	5cb4 5842 5c29 58d4 5b9d 5964 5b10 59f3     .\BX)\.X.[dY.[.Y
10010bc0:	5a82 5a82 59f3 5b10 5964 5b9d 58d4 5c29     .Z.Z.Y.[dY.[.X)\
10010bd0:	5842 5cb4 57b0 5d3e 571d 5dc7 568a 5e50     BX.\.W>].W.].VP^
10010be0:	55f5 5ed7 5560 5f5e 54ca 5fe3 5433 6068     .U.^`U^_.T._3Th`
10010bf0:	539b 60ec 5302 616f 5269 61f1 51ce 6271     .S.`.SoaiR.a.Qqb
10010c00:	5133 62f2 5097 6371 4ffb 63ef 4f5e 646c     3Q.b.Pqc.O.c^Old
10010c10:	4ebf 64e8 4e21 6563 4d81 65dd 4ce1 6657     .N.d!Nce.M.e.LWf
10010c20:	4c3f 66cf 4b9e 6746 4afb 67bd 4a58 6832     ?L.f.KFg.J.gXJ2h
10010c30:	49b4 68a6 490f 6919 4869 698c 47c3 69fd     .I.h.I.iiH.i.G.i
10010c40:	471c 6a6d 4675 6adc 45cd 6b4a 4524 6bb8     .GmjuF.j.EJk$E.k
10010c50:	447a 6c24 43d0 6c8f 4325 6cf9 427a 6d62     zD$l.C.l%C.lzBbm
10010c60:	41ce 6dca 4121 6e30 4073 6e96 3fc5 6efb     .A.m!A0ns@.n.?.n
10010c70:	3f17 6f5f 3e68 6fc1 3db8 7023 3d07 7083     .?_oh>.o.=#p.=.p
10010c80:	3c56 70e2 3ba5 7141 3af2 719e 3a40 71fa     V<.p.;Aq.:.q@:.q
10010c90:	398c 7255 38d8 72af 3824 7307 376f 735f     .9Ur.8.r$8.so7_s
10010ca0:	36ba 73b5 3604 740b 354d 745f 3496 74b2     .6.s.6.tM5_t.4.t
10010cb0:	33de 7504 3326 7555 326e 75a5 31b5 75f4     .3.u&3Uun2.u.1.u
10010cc0:	30fb 7641 3041 768e 2f87 76d9 2ecc 7723     .0AvA0.v./.v..#w
10010cd0:	2e11 776c 2d55 77b4 2c98 77fa 2bdc 7840     ..lwU-.w.,.w.+@x
10010ce0:	2b1f 7884 2a61 78c7 29a3 7909 28e5 794a     .+.xa*.x.).y.(Jy
10010cf0:	2826 798a 2767 79c8 26a8 7a05 25e8 7a42     &(.yg'.y.&.z.%Bz
10010d00:	2528 7a7d 2467 7ab6 23a6 7aef 22e5 7b26     (%}zg$.z.#.z."&{
10010d10:	2223 7b5d 2161 7b92 209f 7bc5 1fdc 7bf8     #"]{a!.{. .{...{
10010d20:	1f19 7c29 1e56 7c5a 1d93 7c89 1ccf 7cb7     ..)|V.Z|...|...|
10010d30:	1c0b 7ce3 1b47 7d0f 1a82 7d39 19bd 7d62     ...|G..}..9}..b}
10010d40:	18f8 7d8a 1833 7db0 176d 7dd6 16a8 7dfa     ...}3..}m..}...}
10010d50:	15e2 7e1d 151b 7e3f 1455 7e5f 138e 7e7f     ...~..?~U._~...~
10010d60:	12c8 7e9d 1201 7eba 1139 7ed5 1072 7ef0     ...~...~9..~r..~
10010d70:	0fab 7f09 0ee3 7f21 0e1b 7f38 0d53 7f4d     ......!...8.S.M.
10010d80:	0c8b 7f62 0bc3 7f75 0afb 7f87 0a33 7f97     ..b...u.....3...
10010d90:	096a 7fa7 08a2 7fb5 07d9 7fc2 0710 7fce     j...............
10010da0:	0647 7fd8 057f 7fe1 04b6 7fe9 03ed 7ff0     G...............
10010db0:	0324 7ff6 025b 7ffa 0192 7ffd 00c9 7fff     $...[...........
10010dc0:	0000 7fff ff36 7fff fe6d 7ffd fda4 7ffa     ....6...m.......
10010dd0:	fcdb 7ff6 fc12 7ff0 fb49 7fe9 fa80 7fe1     ........I.......
10010de0:	f9b8 7fd8 f8ef 7fce f826 7fc2 f75d 7fb5     ........&...]...
10010df0:	f695 7fa7 f5cc 7f97 f504 7f87 f43c 7f75     ............<.u.
10010e00:	f374 7f62 f2ac 7f4d f1e4 7f38 f11c 7f21     t.b...M...8...!.
10010e10:	f054 7f09 ef8d 7ef0 eec6 7ed5 edfe 7eba     T......~...~...~
10010e20:	ed37 7e9d ec71 7e7f ebaa 7e5f eae4 7e3f     7..~q..~.._~..?~
10010e30:	ea1d 7e1d e957 7dfa e892 7dd6 e7cc 7db0     ...~W..}...}...}
10010e40:	e707 7d8a e642 7d62 e57d 7d39 e4b8 7d0f     ...}B.b}}.9}...}
10010e50:	e3f4 7ce3 e330 7cb7 e26c 7c89 e1a9 7c5a     ...|0..|l..|..Z|
10010e60:	e0e6 7c29 e023 7bf8 df60 7bc5 de9e 7b92     ..)|#..{`..{...{
10010e70:	dddc 7b5d dd1a 7b26 dc59 7aef db98 7ab6     ..]{..&{Y..z...z
10010e80:	dad7 7a7d da17 7a42 d957 7a05 d898 79c8     ..}z..BzW..z...y
10010e90:	d7d9 798a d71a 794a d65c 7909 d59e 78c7     ...y..Jy\..y...x
10010ea0:	d4e0 7884 d423 7840 d367 77fa d2aa 77b4     ...x#.@xg..w...w
10010eb0:	d1ee 776c d133 7723 d078 76d9 cfbe 768e     ..lw3.#wx..v...v
10010ec0:	cf04 7641 ce4a 75f4 cd91 75a5 ccd9 7555     ..AvJ..u...u..Uu
10010ed0:	cc21 7504 cb69 74b2 cab2 745f c9fb 740b     !..ui..t.._t...t
10010ee0:	c945 73b5 c890 735f c7db 7307 c727 72af     E..s.._s...s'..r
10010ef0:	c673 7255 c5bf 71fa c50d 719e c45a 7141     s.Ur...q...qZ.Aq
10010f00:	c3a9 70e2 c2f8 7083 c247 7023 c197 6fc1     ...p...pG.#p...o
10010f10:	c0e8 6f5f c03a 6efb bf8c 6e96 bede 6e30     .._o:..n...n..0n
10010f20:	be31 6dca bd85 6d62 bcda 6cf9 bc2f 6c8f     1..m..bm...l/..l
10010f30:	bb85 6c24 badb 6bb8 ba32 6b4a b98a 6adc     ..$l...k2.Jk...j
10010f40:	b8e3 6a6d b83c 69fd b796 698c b6f0 6919     ..mj<..i...i...i
10010f50:	b64b 68a6 b5a7 6832 b504 67bd b461 6746     K..h..2h...ga.Fg
10010f60:	b3c0 66cf b31e 6657 b27e 65dd b1de 6563     ...f..Wf~..e..ce
10010f70:	b140 64e8 b0a1 646c b004 63ef af68 6371     @..d..ld...ch.qc
10010f80:	aecc 62f2 ae31 6271 ad96 61f1 acfd 616f     ...b1.qb...a..oa
10010f90:	ac64 60ec abcc 6068 ab35 5fe3 aa9f 5f5e     d..`..h`5.._..^_
10010fa0:	aa0a 5ed7 a975 5e50 a8e2 5dc7 a84f 5d3e     ...^u.P^...]O.>]
10010fb0:	a7bd 5cb4 a72b 5c29 a69b 5b9d a60c 5b10     ...\+.)\...[...[
10010fc0:	a57d 5a82 a4ef 59f3 a462 5964 a3d6 58d4     }..Z...Yb.dY...X
10010fd0:	a34b 5842 a2c1 57b0 a238 571d a1af 568a     K.BX...W8..W...V
10010fe0:	a128 55f5 a0a1 5560 a01c 54ca 9f97 5433     (..U..`U...T..3T
10010ff0:	9f13 539b 9e90 5302 9e0e 5269 9d8e 51ce     ...S...S..iR...Q
10011000:	9d0d 5133 9c8e 5097 9c10 4ffb 9b93 4f5e     ..3Q...P...O..^O
10011010:	9b17 4ebf 9a9c 4e21 9a22 4d81 99a8 4ce1     ...N..!N"..M...L
10011020:	9930 4c3f 98b9 4b9e 9842 4afb 97cd 4a58     0.?L...KB..J..XJ
10011030:	9759 49b4 96e6 490f 9673 4869 9602 47c3     Y..I...Is.iH...G
10011040:	9592 471c 9523 4675 94b5 45cd 9447 4524     ...G#.uF...EG.$E
10011050:	93db 447a 9370 43d0 9306 4325 929d 427a     ..zDp..C..%C..zB
10011060:	9235 41ce 91cf 4121 9169 4073 9104 3fc5     5..A..!Ai.s@...?
10011070:	90a0 3f17 903e 3e68 8fdc 3db8 8f7c 3d07     ...?>.h>...=|..=
10011080:	8f1d 3c56 8ebe 3ba5 8e61 3af2 8e05 3a40     ..V<...;a..:..@:
10011090:	8daa 398c 8d50 38d8 8cf8 3824 8ca0 376f     ...9P..8..$8..o7
100110a0:	8c4a 36ba 8bf4 3604 8ba0 354d 8b4d 3496     J..6...6..M5M..4
100110b0:	8afb 33de 8aaa 3326 8a5a 326e 8a0b 31b5     ...3..&3Z.n2...1
100110c0:	89be 30fb 8971 3041 8926 2f87 88dc 2ecc     ...0q.A0&../....
100110d0:	8893 2e11 884b 2d55 8805 2c98 87bf 2bdc     ....K.U-...,...+
100110e0:	877b 2b1f 8738 2a61 86f6 29a3 86b5 28e5     {..+8.a*...)...(
100110f0:	8675 2826 8637 2767 85fa 26a8 85bd 25e8     u.&(7.g'...&...%
10011100:	8582 2528 8549 2467 8510 23a6 84d9 22e5     ..(%I.g$...#..."
10011110:	84a2 2223 846d 2161 843a 209f 8407 1fdc     ..#"m.a!:.. ....
10011120:	83d6 1f19 83a5 1e56 8376 1d93 8348 1ccf     ......V.v...H...
10011130:	831c 1c0b 82f0 1b47 82c6 1a82 829d 19bd     ......G.........
10011140:	8275 18f8 824f 1833 8229 176d 8205 16a8     u...O.3.).m.....
10011150:	81e2 15e2 81c0 151b 81a0 1455 8180 138e     ..........U.....
10011160:	8162 12c8 8145 1201 812a 1139 810f 1072     b...E...*.9...r.
10011170:	80f6 0fab 80de 0ee3 80c7 0e1b 80b2 0d53     ..............S.
10011180:	809d 0c8b 808a 0bc3 8078 0afb 8068 0a33     ........x...h.3.
10011190:	8058 096a 804a 08a2 803d 07d9 8031 0710     X.j.J...=...1...
100111a0:	8027 0647 801e 057f 8016 04b6 800f 03ed     '.G.............
100111b0:	8009 0324 8005 025b 8002 0192 8000 00c9     ..$...[.........
100111c0:	8000 0000 8000 ff36 8002 fe6d 8005 fda4     ......6...m.....
100111d0:	8009 fcdb 800f fc12 8016 fb49 801e fa80     ..........I.....
100111e0:	8027 f9b8 8031 f8ef 803d f826 804a f75d     '...1...=.&.J.].
100111f0:	8058 f695 8068 f5cc 8078 f504 808a f43c     X...h...x.....<.
10011200:	809d f374 80b2 f2ac 80c7 f1e4 80de f11c     ..t.............
10011210:	80f6 f054 810f ef8d 812a eec6 8145 edfe     ..T.....*...E...
10011220:	8162 ed37 8180 ec71 81a0 ebaa 81c0 eae4     b.7...q.........
10011230:	81e2 ea1d 8205 e957 8229 e892 824f e7cc     ......W.)...O...
10011240:	8275 e707 829d e642 82c6 e57d 82f0 e4b8     u.....B...}.....
10011250:	831c e3f4 8348 e330 8376 e26c 83a5 e1a9     ....H.0.v.l.....
10011260:	83d6 e0e6 8407 e023 843a df60 846d de9e     ......#.:.`.m...
10011270:	84a2 dddc 84d9 dd1a 8510 dc59 8549 db98     ..........Y.I...
10011280:	8582 dad7 85bd da17 85fa d957 8637 d898     ..........W.7...
10011290:	8675 d7d9 86b5 d71a 86f6 d65c 8738 d59e     u.........\.8...
100112a0:	877b d4e0 87bf d423 8805 d367 884b d2aa     {.....#...g.K...
100112b0:	8893 d1ee 88dc d133 8926 d078 8971 cfbe     ......3.&.x.q...
100112c0:	89be cf04 8a0b ce4a 8a5a cd91 8aaa ccd9     ......J.Z.......
100112d0:	8afb cc21 8b4d cb69 8ba0 cab2 8bf4 c9fb     ..!.M.i.........
100112e0:	8c4a c945 8ca0 c890 8cf8 c7db 8d50 c727     J.E.........P.'.
100112f0:	8daa c673 8e05 c5bf 8e61 c50d 8ebe c45a     ..s.....a.....Z.
10011300:	8f1d c3a9 8f7c c2f8 8fdc c247 903e c197     ....|.....G.>...
10011310:	90a0 c0e8 9104 c03a 9169 bf8c 91cf bede     ......:.i.......
10011320:	9235 be31 929d bd85 9306 bcda 9370 bc2f     5.1.........p./.
10011330:	93db bb85 9447 badb 94b5 ba32 9523 b98a     ....G.....2.#...
10011340:	9592 b8e3 9602 b83c 9673 b796 96e6 b6f0     ......<.s.......
10011350:	9759 b64b 97cd b5a7 9842 b504 98b9 b461     Y.K.....B.....a.
10011360:	9930 b3c0 99a8 b31e 9a22 b27e 9a9c b1de     0.......".~.....
10011370:	9b17 b140 9b93 b0a1 9c10 b004 9c8e af68     ..@...........h.
10011380:	9d0d aecc 9d8e ae31 9e0e ad96 9e90 acfd     ......1.........
10011390:	9f13 ac64 9f97 abcc a01c ab35 a0a1 aa9f     ..d.......5.....
100113a0:	a128 aa0a a1af a975 a238 a8e2 a2c1 a84f     (.....u.8.....O.
100113b0:	a34b a7bd a3d6 a72b a462 a69b a4ef a60c     K.....+.b.......
100113c0:	a57d a57d a60c a4ef a69b a462 a72b a3d6     }.}.......b.+...
100113d0:	a7bd a34b a84f a2c1 a8e2 a238 a975 a1af     ..K.O.....8.u...
100113e0:	aa0a a128 aa9f a0a1 ab35 a01c abcc 9f97     ..(.....5.......
100113f0:	ac64 9f13 acfd 9e90 ad96 9e0e ae31 9d8e     d...........1...
10011400:	aecc 9d0d af68 9c8e b004 9c10 b0a1 9b93     ....h...........
10011410:	b140 9b17 b1de 9a9c b27e 9a22 b31e 99a8     @.......~.".....
10011420:	b3c0 9930 b461 98b9 b504 9842 b5a7 97cd     ..0.a.....B.....
10011430:	b64b 9759 b6f0 96e6 b796 9673 b83c 9602     K.Y.......s.<...
10011440:	b8e3 9592 b98a 9523 ba32 94b5 badb 9447     ......#.2.....G.
10011450:	bb85 93db bc2f 9370 bcda 9306 bd85 929d     ..../.p.........
10011460:	be31 9235 bede 91cf bf8c 9169 c03a 9104     1.5.......i.:...
10011470:	c0e8 90a0 c197 903e c247 8fdc c2f8 8f7c     ......>.G.....|.
10011480:	c3a9 8f1d c45a 8ebe c50d 8e61 c5bf 8e05     ....Z.....a.....
10011490:	c673 8daa c727 8d50 c7db 8cf8 c890 8ca0     s...'.P.........
100114a0:	c945 8c4a c9fb 8bf4 cab2 8ba0 cb69 8b4d     E.J.........i.M.
100114b0:	cc21 8afb ccd9 8aaa cd91 8a5a ce4a 8a0b     !.........Z.J...
100114c0:	cf04 89be cfbe 8971 d078 8926 d133 88dc     ......q.x.&.3...
100114d0:	d1ee 8893 d2aa 884b d367 8805 d423 87bf     ......K.g...#...
100114e0:	d4e0 877b d59e 8738 d65c 86f6 d71a 86b5     ..{...8.\.......
100114f0:	d7d9 8675 d898 8637 d957 85fa da17 85bd     ..u...7.W.......
10011500:	dad7 8582 db98 8549 dc59 8510 dd1a 84d9     ......I.Y.......
10011510:	dddc 84a2 de9e 846d df60 843a e023 8407     ......m.`.:.#...
10011520:	e0e6 83d6 e1a9 83a5 e26c 8376 e330 8348     ........l.v.0.H.
10011530:	e3f4 831c e4b8 82f0 e57d 82c6 e642 829d     ........}...B...
10011540:	e707 8275 e7cc 824f e892 8229 e957 8205     ..u...O...).W...
10011550:	ea1d 81e2 eae4 81c0 ebaa 81a0 ec71 8180     ............q...
10011560:	ed37 8162 edfe 8145 eec6 812a ef8d 810f     7.b...E...*.....
10011570:	f054 80f6 f11c 80de f1e4 80c7 f2ac 80b2     T...............
10011580:	f374 809d f43c 808a f504 8078 f5cc 8068     t...<.....x...h.
10011590:	f695 8058 f75d 804a f826 803d f8ef 8031     ..X.].J.&.=...1.
100115a0:	f9b8 8027 fa80 801e fb49 8016 fc12 800f     ..'.....I.......
100115b0:	fcdb 8009 fda4 8005 fe6d 8002 ff36 8000     ........m...6...

100115c0 <twiddleCoef_128_q15>:
100115c0:	7fff 0000 7fd8 0647 7f62 0c8b 7e9d 12c8     ......G.b....~..
100115d0:	7d8a 18f8 7c29 1f19 7a7d 2528 7884 2b1f     .}..)|..}z(%.x.+
100115e0:	7641 30fb 73b5 36ba 70e2 3c56 6dca 41ce     Av.0.s.6.pV<.m.A
100115f0:	6a6d 471c 66cf 4c3f 62f2 5133 5ed7 55f5     mj.G.f?L.b3Q.^.U
10011600:	5a82 5a82 55f5 5ed7 5133 62f2 4c3f 66cf     .Z.Z.U.^3Q.b?L.f
10011610:	471c 6a6d 41ce 6dca 3c56 70e2 36ba 73b5     .Gmj.A.mV<.p.6.s
10011620:	30fb 7641 2b1f 7884 2528 7a7d 1f19 7c29     .0Av.+.x(%}z..)|
10011630:	18f8 7d8a 12c8 7e9d 0c8b 7f62 0647 7fd8     ...}...~..b.G...
10011640:	0000 7fff f9b8 7fd8 f374 7f62 ed37 7e9d     ........t.b.7..~
10011650:	e707 7d8a e0e6 7c29 dad7 7a7d d4e0 7884     ...}..)|..}z...x
10011660:	cf04 7641 c945 73b5 c3a9 70e2 be31 6dca     ..AvE..s...p1..m
10011670:	b8e3 6a6d b3c0 66cf aecc 62f2 aa0a 5ed7     ..mj...f...b...^
10011680:	a57d 5a82 a128 55f5 9d0d 5133 9930 4c3f     }..Z(..U..3Q0.?L
10011690:	9592 471c 9235 41ce 8f1d 3c56 8c4a 36ba     ...G5..A..V<J..6
100116a0:	89be 30fb 877b 2b1f 8582 2528 83d6 1f19     ...0{..+..(%....
100116b0:	8275 18f8 8162 12c8 809d 0c8b 8027 0647     u...b.......'.G.
100116c0:	8000 0000 8027 f9b8 809d f374 8162 ed37     ....'.....t.b.7.
100116d0:	8275 e707 83d6 e0e6 8582 dad7 877b d4e0     u...........{...
100116e0:	89be cf04 8c4a c945 8f1d c3a9 9235 be31     ....J.E.....5.1.
100116f0:	9592 b8e3 9930 b3c0 9d0d aecc a128 aa0a     ....0.......(...
10011700:	a57d a57d aa0a a128 aecc 9d0d b3c0 9930     }.}...(.......0.
10011710:	b8e3 9592 be31 9235 c3a9 8f1d c945 8c4a     ....1.5.....E.J.
10011720:	cf04 89be d4e0 877b dad7 8582 e0e6 83d6     ......{.........
10011730:	e707 8275 ed37 8162 f374 809d f9b8 8027     ..u.7.b.t.....'.

10011740 <twiddleCoef_16_q15>:
10011740:	7fff 0000 7641 30fb 5a82 5a82 30fb 7641     ....Av.0.Z.Z.0Av
10011750:	0000 7fff cf04 7641 a57d 5a82 89be 30fb     ......Av}..Z...0
10011760:	8000 0000 89be cf04 a57d a57d cf04 89be     ........}.}.....

10011770 <twiddleCoef_2048_q15>:
10011770:	7fff 0000 7fff 0064 7fff 00c9 7ffe 012d     ......d.......-.
10011780:	7ffd 0192 7ffc 01f6 7ffa 025b 7ff8 02bf     ..........[.....
10011790:	7ff6 0324 7ff3 0388 7ff0 03ed 7fed 0451     ..$...........Q.
100117a0:	7fe9 04b6 7fe5 051a 7fe1 057f 7fdd 05e3     ................
100117b0:	7fd8 0647 7fd3 06ac 7fce 0710 7fc8 0775     ..G...........u.
100117c0:	7fc2 07d9 7fbc 083d 7fb5 08a2 7fae 0906     ......=.........
100117d0:	7fa7 096a 7f9f 09ce 7f97 0a33 7f8f 0a97     ..j.......3.....
100117e0:	7f87 0afb 7f7e 0b5f 7f75 0bc3 7f6b 0c27     ....~._.u...k.'.
100117f0:	7f62 0c8b 7f58 0cef 7f4d 0d53 7f43 0db7     b...X...M.S.C...
10011800:	7f38 0e1b 7f2d 0e7f 7f21 0ee3 7f15 0f47     8...-...!.....G.
10011810:	7f09 0fab 7efd 100e 7ef0 1072 7ee3 10d6     .....~...~r..~..
10011820:	7ed5 1139 7ec8 119d 7eba 1201 7eab 1264     .~9..~...~...~d.
10011830:	7e9d 12c8 7e8e 132b 7e7f 138e 7e6f 13f2     .~...~+..~..o~..
10011840:	7e5f 1455 7e4f 14b8 7e3f 151b 7e2e 157f     _~U.O~..?~...~..
10011850:	7e1d 15e2 7e0c 1645 7dfa 16a8 7de8 170a     .~...~E..}...}..
10011860:	7dd6 176d 7dc3 17d0 7db0 1833 7d9d 1896     .}m..}...}3..}..
10011870:	7d8a 18f8 7d76 195b 7d62 19bd 7d4e 1a20     .}..v}[.b}..N} .
10011880:	7d39 1a82 7d24 1ae4 7d0f 1b47 7cf9 1ba9     9}..$}...}G..|..
10011890:	7ce3 1c0b 7ccd 1c6d 7cb7 1ccf 7ca0 1d31     .|...|m..|...|1.
100118a0:	7c89 1d93 7c71 1df5 7c5a 1e56 7c42 1eb8     .|..q|..Z|V.B|..
100118b0:	7c29 1f19 7c11 1f7b 7bf8 1fdc 7bdf 203e     )|...|{..{...{> 
100118c0:	7bc5 209f 7bac 2100 7b92 2161 7b77 21c2     .{. .{.!.{a!w{.!
100118d0:	7b5d 2223 7b42 2284 7b26 22e5 7b0b 2345     ]{#"B{."&{.".{E#
100118e0:	7aef 23a6 7ad3 2407 7ab6 2467 7a9a 24c7     .z.#.z.$.zg$.z.$
100118f0:	7a7d 2528 7a5f 2588 7a42 25e8 7a24 2648     }z(%_z.%Bz.%$zH&
10011900:	7a05 26a8 79e7 2707 79c8 2767 79a9 27c7     .z.&.y.'.yg'.y.'
10011910:	798a 2826 796a 2886 794a 28e5 792a 2944     .y&(jy.(Jy.(*yD)
10011920:	7909 29a3 78e8 2a02 78c7 2a61 78a6 2ac0     .y.).x.*.xa*.x.*
10011930:	7884 2b1f 7862 2b7d 7840 2bdc 781d 2c3a     .x.+bx}+@x.+.x:,
10011940:	77fa 2c98 77d7 2cf7 77b4 2d55 7790 2db3     .w.,.w.,.wU-.w.-
10011950:	776c 2e11 7747 2e6e 7723 2ecc 76fe 2f29     lw..Gwn.#w...v)/
10011960:	76d9 2f87 76b3 2fe4 768e 3041 7668 309e     .v./.v./.vA0hv.0
10011970:	7641 30fb 761b 3158 75f4 31b5 75cc 3211     Av.0.vX1.u.1.u.2
10011980:	75a5 326e 757d 32ca 7555 3326 752d 3382     .un2}u.2Uu&3-u.3
10011990:	7504 33de 74db 343a 74b2 3496 7489 34f2     .u.3.t:4.t.4.t.4
100119a0:	745f 354d 7435 35a8 740b 3604 73e0 365f     _tM55t.5.t.6.s_6
100119b0:	73b5 36ba 738a 3714 735f 376f 7333 37ca     .s.6.s.7_so73s.7
100119c0:	7307 3824 72db 387e 72af 38d8 7282 3932     .s$8.r~8.r.8.r29
100119d0:	7255 398c 7227 39e6 71fa 3a40 71cc 3a99     Ur.9'r.9.q@:.q.:
100119e0:	719e 3af2 716f 3b4c 7141 3ba5 7112 3bfd     .q.:oqL;Aq.;.q.;
100119f0:	70e2 3c56 70b3 3caf 7083 3d07 7053 3d60     .pV<.p.<.p.=Sp`=
10011a00:	7023 3db8 6ff2 3e10 6fc1 3e68 6f90 3ebf     #p.=.o.>.oh>.o.>
10011a10:	6f5f 3f17 6f2d 3f6e 6efb 3fc5 6ec9 401d     _o.?-on?.n.?.n.@
10011a20:	6e96 4073 6e63 40ca 6e30 4121 6dfd 4177     .ns@cn.@0n!A.mwA
10011a30:	6dca 41ce 6d96 4224 6d62 427a 6d2d 42d0     .m.A.m$BbmzB-m.B
10011a40:	6cf9 4325 6cc4 437b 6c8f 43d0 6c59 4425     .l%C.l{C.l.CYl%D
10011a50:	6c24 447a 6bee 44cf 6bb8 4524 6b81 4578     $lzD.k.D.k$E.kxE
10011a60:	6b4a 45cd 6b13 4621 6adc 4675 6aa5 46c9     Jk.E.k!F.juF.j.F
10011a70:	6a6d 471c 6a35 4770 69fd 47c3 69c4 4816     mj.G5jpG.i.G.i.H
10011a80:	698c 4869 6953 48bc 6919 490f 68e0 4961     .iiHSi.H.i.I.haI
10011a90:	68a6 49b4 686c 4a06 6832 4a58 67f7 4aa9     .h.Ilh.J2hXJ.g.J
10011aa0:	67bd 4afb 6782 4b4c 6746 4b9e 670b 4bef     .g.J.gLKFg.K.g.K
10011ab0:	66cf 4c3f 6693 4c90 6657 4ce1 661a 4d31     .f?L.f.LWf.L.f1M
10011ac0:	65dd 4d81 65a0 4dd1 6563 4e21 6526 4e70     .e.M.e.Mce!N&epN
10011ad0:	64e8 4ebf 64aa 4f0f 646c 4f5e 642d 4fac     .d.N.d.Old^O-d.O
10011ae0:	63ef 4ffb 63b0 5049 6371 5097 6331 50e5     .c.O.cIPqc.P1c.P
10011af0:	62f2 5133 62b2 5181 6271 51ce 6231 521c     .b3Q.b.Qqb.Q1b.R
10011b00:	61f1 5269 61b0 52b5 616f 5302 612d 534e     .aiR.a.Roa.S-aNS
10011b10:	60ec 539b 60aa 53e7 6068 5433 6026 547e     .`.S.`.Sh`3T&`~T
10011b20:	5fe3 54ca 5fa0 5515 5f5e 5560 5f1a 55ab     ._.T._.U^_`U._.U
10011b30:	5ed7 55f5 5e93 5640 5e50 568a 5e0b 56d4     .^.U.^@VP^.V.^.V
10011b40:	5dc7 571d 5d83 5767 5d3e 57b0 5cf9 57f9     .].W.]gW>].W.\.W
10011b50:	5cb4 5842 5c6e 588b 5c29 58d4 5be3 591c     .\BXn\.X)\.X.[.Y
10011b60:	5b9d 5964 5b56 59ac 5b10 59f3 5ac9 5a3b     .[dYV[.Y.[.Y.Z;Z
10011b70:	5a82 5a82 5a3b 5ac9 59f3 5b10 59ac 5b56     .Z.Z;Z.Z.Y.[.YV[
10011b80:	5964 5b9d 591c 5be3 58d4 5c29 588b 5c6e     dY.[.Y.[.X)\.Xn\
10011b90:	5842 5cb4 57f9 5cf9 57b0 5d3e 5767 5d83     BX.\.W.\.W>]gW.]
10011ba0:	571d 5dc7 56d4 5e0b 568a 5e50 5640 5e93     .W.].V.^.VP^@V.^
10011bb0:	55f5 5ed7 55ab 5f1a 5560 5f5e 5515 5fa0     .U.^.U._`U^_.U._
10011bc0:	54ca 5fe3 547e 6026 5433 6068 53e7 60aa     .T._~T&`3Th`.S.`
10011bd0:	539b 60ec 534e 612d 5302 616f 52b5 61b0     .S.`NS-a.Soa.R.a
10011be0:	5269 61f1 521c 6231 51ce 6271 5181 62b2     iR.a.R1b.Qqb.Q.b
10011bf0:	5133 62f2 50e5 6331 5097 6371 5049 63b0     3Q.b.P1c.PqcIP.c
10011c00:	4ffb 63ef 4fac 642d 4f5e 646c 4f0f 64aa     .O.c.O-d^Old.O.d
10011c10:	4ebf 64e8 4e70 6526 4e21 6563 4dd1 65a0     .N.dpN&e!Nce.M.e
10011c20:	4d81 65dd 4d31 661a 4ce1 6657 4c90 6693     .M.e1M.f.LWf.L.f
10011c30:	4c3f 66cf 4bef 670b 4b9e 6746 4b4c 6782     ?L.f.K.g.KFgLK.g
10011c40:	4afb 67bd 4aa9 67f7 4a58 6832 4a06 686c     .J.g.J.gXJ2h.Jlh
10011c50:	49b4 68a6 4961 68e0 490f 6919 48bc 6953     .I.haI.h.I.i.HSi
10011c60:	4869 698c 4816 69c4 47c3 69fd 4770 6a35     iH.i.H.i.G.ipG5j
10011c70:	471c 6a6d 46c9 6aa5 4675 6adc 4621 6b13     .Gmj.F.juF.j!F.k
10011c80:	45cd 6b4a 4578 6b81 4524 6bb8 44cf 6bee     .EJkxE.k$E.k.D.k
10011c90:	447a 6c24 4425 6c59 43d0 6c8f 437b 6cc4     zD$l%DYl.C.l{C.l
10011ca0:	4325 6cf9 42d0 6d2d 427a 6d62 4224 6d96     %C.l.B-mzBbm$B.m
10011cb0:	41ce 6dca 4177 6dfd 4121 6e30 40ca 6e63     .A.mwA.m!A0n.@cn
10011cc0:	4073 6e96 401d 6ec9 3fc5 6efb 3f6e 6f2d     s@.n.@.n.?.nn?-o
10011cd0:	3f17 6f5f 3ebf 6f90 3e68 6fc1 3e10 6ff2     .?_o.>.oh>.o.>.o
10011ce0:	3db8 7023 3d60 7053 3d07 7083 3caf 70b3     .=#p`=Sp.=.p.<.p
10011cf0:	3c56 70e2 3bfd 7112 3ba5 7141 3b4c 716f     V<.p.;.q.;AqL;oq
10011d00:	3af2 719e 3a99 71cc 3a40 71fa 39e6 7227     .:.q.:.q@:.q.9'r
10011d10:	398c 7255 3932 7282 38d8 72af 387e 72db     .9Ur29.r.8.r~8.r
10011d20:	3824 7307 37ca 7333 376f 735f 3714 738a     $8.s.73so7_s.7.s
10011d30:	36ba 73b5 365f 73e0 3604 740b 35a8 7435     .6.s_6.s.6.t.55t
10011d40:	354d 745f 34f2 7489 3496 74b2 343a 74db     M5_t.4.t.4.t:4.t
10011d50:	33de 7504 3382 752d 3326 7555 32ca 757d     .3.u.3-u&3Uu.2}u
10011d60:	326e 75a5 3211 75cc 31b5 75f4 3158 761b     n2.u.2.u.1.uX1.v
10011d70:	30fb 7641 309e 7668 3041 768e 2fe4 76b3     .0Av.0hvA0.v./.v
10011d80:	2f87 76d9 2f29 76fe 2ecc 7723 2e6e 7747     ./.v)/.v..#wn.Gw
10011d90:	2e11 776c 2db3 7790 2d55 77b4 2cf7 77d7     ..lw.-.wU-.w.,.w
10011da0:	2c98 77fa 2c3a 781d 2bdc 7840 2b7d 7862     .,.w:,.x.+@x}+bx
10011db0:	2b1f 7884 2ac0 78a6 2a61 78c7 2a02 78e8     .+.x.*.xa*.x.*.x
10011dc0:	29a3 7909 2944 792a 28e5 794a 2886 796a     .).yD)*y.(Jy.(jy
10011dd0:	2826 798a 27c7 79a9 2767 79c8 2707 79e7     &(.y.'.yg'.y.'.y
10011de0:	26a8 7a05 2648 7a24 25e8 7a42 2588 7a5f     .&.zH&$z.%Bz.%_z
10011df0:	2528 7a7d 24c7 7a9a 2467 7ab6 2407 7ad3     (%}z.$.zg$.z.$.z
10011e00:	23a6 7aef 2345 7b0b 22e5 7b26 2284 7b42     .#.zE#.{."&{."B{
10011e10:	2223 7b5d 21c2 7b77 2161 7b92 2100 7bac     #"]{.!w{a!.{.!.{
10011e20:	209f 7bc5 203e 7bdf 1fdc 7bf8 1f7b 7c11     . .{> .{...{{..|
10011e30:	1f19 7c29 1eb8 7c42 1e56 7c5a 1df5 7c71     ..)|..B|V.Z|..q|
10011e40:	1d93 7c89 1d31 7ca0 1ccf 7cb7 1c6d 7ccd     ...|1..|...|m..|
10011e50:	1c0b 7ce3 1ba9 7cf9 1b47 7d0f 1ae4 7d24     ...|...|G..}..$}
10011e60:	1a82 7d39 1a20 7d4e 19bd 7d62 195b 7d76     ..9} .N}..b}[.v}
10011e70:	18f8 7d8a 1896 7d9d 1833 7db0 17d0 7dc3     ...}...}3..}...}
10011e80:	176d 7dd6 170a 7de8 16a8 7dfa 1645 7e0c     m..}...}...}E..~
10011e90:	15e2 7e1d 157f 7e2e 151b 7e3f 14b8 7e4f     ...~...~..?~..O~
10011ea0:	1455 7e5f 13f2 7e6f 138e 7e7f 132b 7e8e     U._~..o~...~+..~
10011eb0:	12c8 7e9d 1264 7eab 1201 7eba 119d 7ec8     ...~d..~...~...~
10011ec0:	1139 7ed5 10d6 7ee3 1072 7ef0 100e 7efd     9..~...~r..~...~
10011ed0:	0fab 7f09 0f47 7f15 0ee3 7f21 0e7f 7f2d     ....G.....!...-.
10011ee0:	0e1b 7f38 0db7 7f43 0d53 7f4d 0cef 7f58     ..8...C.S.M...X.
10011ef0:	0c8b 7f62 0c27 7f6b 0bc3 7f75 0b5f 7f7e     ..b.'.k...u._.~.
10011f00:	0afb 7f87 0a97 7f8f 0a33 7f97 09ce 7f9f     ........3.......
10011f10:	096a 7fa7 0906 7fae 08a2 7fb5 083d 7fbc     j...........=...
10011f20:	07d9 7fc2 0775 7fc8 0710 7fce 06ac 7fd3     ....u...........
10011f30:	0647 7fd8 05e3 7fdd 057f 7fe1 051a 7fe5     G...............
10011f40:	04b6 7fe9 0451 7fed 03ed 7ff0 0388 7ff3     ....Q...........
10011f50:	0324 7ff6 02bf 7ff8 025b 7ffa 01f6 7ffc     $.......[.......
10011f60:	0192 7ffd 012d 7ffe 00c9 7fff 0064 7fff     ....-.......d...
10011f70:	0000 7fff ff9b 7fff ff36 7fff fed2 7ffe     ........6.......
10011f80:	fe6d 7ffd fe09 7ffc fda4 7ffa fd40 7ff8     m...........@...
10011f90:	fcdb 7ff6 fc77 7ff3 fc12 7ff0 fbae 7fed     ....w...........
10011fa0:	fb49 7fe9 fae5 7fe5 fa80 7fe1 fa1c 7fdd     I...............
10011fb0:	f9b8 7fd8 f953 7fd3 f8ef 7fce f88a 7fc8     ....S...........
10011fc0:	f826 7fc2 f7c2 7fbc f75d 7fb5 f6f9 7fae     &.......].......
10011fd0:	f695 7fa7 f631 7f9f f5cc 7f97 f568 7f8f     ....1.......h...
10011fe0:	f504 7f87 f4a0 7f7e f43c 7f75 f3d8 7f6b     ......~.<.u...k.
10011ff0:	f374 7f62 f310 7f58 f2ac 7f4d f248 7f43     t.b...X...M.H.C.
10012000:	f1e4 7f38 f180 7f2d f11c 7f21 f0b8 7f15     ..8...-...!.....
10012010:	f054 7f09 eff1 7efd ef8d 7ef0 ef29 7ee3     T......~...~)..~
10012020:	eec6 7ed5 ee62 7ec8 edfe 7eba ed9b 7eab     ...~b..~...~...~
10012030:	ed37 7e9d ecd4 7e8e ec71 7e7f ec0d 7e6f     7..~...~q..~..o~
10012040:	ebaa 7e5f eb47 7e4f eae4 7e3f ea80 7e2e     .._~G.O~..?~...~
10012050:	ea1d 7e1d e9ba 7e0c e957 7dfa e8f5 7de8     ...~...~W..}...}
10012060:	e892 7dd6 e82f 7dc3 e7cc 7db0 e769 7d9d     ...}/..}...}i..}
10012070:	e707 7d8a e6a4 7d76 e642 7d62 e5df 7d4e     ...}..v}B.b}..N}
10012080:	e57d 7d39 e51b 7d24 e4b8 7d0f e456 7cf9     }.9}..$}...}V..|
10012090:	e3f4 7ce3 e392 7ccd e330 7cb7 e2ce 7ca0     ...|...|0..|...|
100120a0:	e26c 7c89 e20a 7c71 e1a9 7c5a e147 7c42     l..|..q|..Z|G.B|
100120b0:	e0e6 7c29 e084 7c11 e023 7bf8 dfc1 7bdf     ..)|...|#..{...{
100120c0:	df60 7bc5 deff 7bac de9e 7b92 de3d 7b77     `..{...{...{=.w{
100120d0:	dddc 7b5d dd7b 7b42 dd1a 7b26 dcba 7b0b     ..]{{.B{..&{...{
100120e0:	dc59 7aef dbf8 7ad3 db98 7ab6 db38 7a9a     Y..z...z...z8..z
100120f0:	dad7 7a7d da77 7a5f da17 7a42 d9b7 7a24     ..}zw._z..Bz..$z
10012100:	d957 7a05 d8f8 79e7 d898 79c8 d838 79a9     W..z...y...y8..y
10012110:	d7d9 798a d779 796a d71a 794a d6bb 792a     ...yy.jy..Jy..*y
10012120:	d65c 7909 d5fd 78e8 d59e 78c7 d53f 78a6     \..y...x...x?..x
10012130:	d4e0 7884 d482 7862 d423 7840 d3c5 781d     ...x..bx#.@x...x
10012140:	d367 77fa d308 77d7 d2aa 77b4 d24c 7790     g..w...w...wL..w
10012150:	d1ee 776c d191 7747 d133 7723 d0d6 76fe     ..lw..Gw3.#w...v
10012160:	d078 76d9 d01b 76b3 cfbe 768e cf61 7668     x..v...v...va.hv
10012170:	cf04 7641 cea7 761b ce4a 75f4 cdee 75cc     ..Av...vJ..u...u
10012180:	cd91 75a5 cd35 757d ccd9 7555 cc7d 752d     ...u5.}u..Uu}.-u
10012190:	cc21 7504 cbc5 74db cb69 74b2 cb0d 7489     !..u...ti..t...t
100121a0:	cab2 745f ca57 7435 c9fb 740b c9a0 73e0     .._tW.5t...t...s
100121b0:	c945 73b5 c8eb 738a c890 735f c835 7333     E..s...s.._s5.3s
100121c0:	c7db 7307 c781 72db c727 72af c6cd 7282     ...s...r'..r...r
100121d0:	c673 7255 c619 7227 c5bf 71fa c566 71cc     s.Ur..'r...qf..q
100121e0:	c50d 719e c4b3 716f c45a 7141 c402 7112     ...q..oqZ.Aq...q
100121f0:	c3a9 70e2 c350 70b3 c2f8 7083 c29f 7053     ...pP..p...p..Sp
10012200:	c247 7023 c1ef 6ff2 c197 6fc1 c140 6f90     G.#p...o...o@..o
10012210:	c0e8 6f5f c091 6f2d c03a 6efb bfe2 6ec9     .._o..-o:..n...n
10012220:	bf8c 6e96 bf35 6e63 bede 6e30 be88 6dfd     ...n5.cn..0n...m
10012230:	be31 6dca bddb 6d96 bd85 6d62 bd2f 6d2d     1..m...m..bm/.-m
10012240:	bcda 6cf9 bc84 6cc4 bc2f 6c8f bbda 6c59     ...l...l/..l..Yl
10012250:	bb85 6c24 bb30 6bee badb 6bb8 ba87 6b81     ..$l0..k...k...k
10012260:	ba32 6b4a b9de 6b13 b98a 6adc b936 6aa5     2.Jk...k...j6..j
10012270:	b8e3 6a6d b88f 6a35 b83c 69fd b7e9 69c4     ..mj..5j<..i...i
10012280:	b796 698c b743 6953 b6f0 6919 b69e 68e0     ...iC.Si...i...h
10012290:	b64b 68a6 b5f9 686c b5a7 6832 b556 67f7     K..h..lh..2hV..g
100122a0:	b504 67bd b4b3 6782 b461 6746 b410 670b     ...g...ga.Fg...g
100122b0:	b3c0 66cf b36f 6693 b31e 6657 b2ce 661a     ...fo..f..Wf...f
100122c0:	b27e 65dd b22e 65a0 b1de 6563 b18f 6526     ~..e...e..ce..&e
100122d0:	b140 64e8 b0f0 64aa b0a1 646c b053 642d     @..d...d..ldS.-d
100122e0:	b004 63ef afb6 63b0 af68 6371 af1a 6331     ...c...ch.qc..1c
100122f0:	aecc 62f2 ae7e 62b2 ae31 6271 ade3 6231     ...b~..b1.qb..1b
10012300:	ad96 61f1 ad4a 61b0 acfd 616f acb1 612d     ...aJ..a..oa..-a
10012310:	ac64 60ec ac18 60aa abcc 6068 ab81 6026     d..`...`..h`..&`
10012320:	ab35 5fe3 aaea 5fa0 aa9f 5f5e aa54 5f1a     5.._..._..^_T.._
10012330:	aa0a 5ed7 a9bf 5e93 a975 5e50 a92b 5e0b     ...^...^u.P^+..^
10012340:	a8e2 5dc7 a898 5d83 a84f 5d3e a806 5cf9     ...]...]O.>]...\
10012350:	a7bd 5cb4 a774 5c6e a72b 5c29 a6e3 5be3     ...\t.n\+.)\...[
10012360:	a69b 5b9d a653 5b56 a60c 5b10 a5c4 5ac9     ...[S.V[...[...Z
10012370:	a57d 5a82 a536 5a3b a4ef 59f3 a4a9 59ac     }..Z6.;Z...Y...Y
10012380:	a462 5964 a41c 591c a3d6 58d4 a391 588b     b.dY...Y...X...X
10012390:	a34b 5842 a306 57f9 a2c1 57b0 a27c 5767     K.BX...W...W|.gW
100123a0:	a238 571d a1f4 56d4 a1af 568a a16c 5640     8..W...V...Vl.@V
100123b0:	a128 55f5 a0e5 55ab a0a1 5560 a05f 5515     (..U...U..`U_..U
100123c0:	a01c 54ca 9fd9 547e 9f97 5433 9f55 53e7     ...T..~T..3TU..S
100123d0:	9f13 539b 9ed2 534e 9e90 5302 9e4f 52b5     ...S..NS...SO..R
100123e0:	9e0e 5269 9dce 521c 9d8e 51ce 9d4d 5181     ..iR...R...QM..Q
100123f0:	9d0d 5133 9cce 50e5 9c8e 5097 9c4f 5049     ..3Q...P...PO.IP
10012400:	9c10 4ffb 9bd2 4fac 9b93 4f5e 9b55 4f0f     ...O...O..^OU..O
10012410:	9b17 4ebf 9ad9 4e70 9a9c 4e21 9a5f 4dd1     ...N..pN..!N_..M
10012420:	9a22 4d81 99e5 4d31 99a8 4ce1 996c 4c90     "..M..1M...Ll..L
10012430:	9930 4c3f 98f4 4bef 98b9 4b9e 987d 4b4c     0.?L...K...K}.LK
10012440:	9842 4afb 9808 4aa9 97cd 4a58 9793 4a06     B..J...J..XJ...J
10012450:	9759 49b4 971f 4961 96e6 490f 96ac 48bc     Y..I..aI...I...H
10012460:	9673 4869 963b 4816 9602 47c3 95ca 4770     s.iH;..H...G..pG
10012470:	9592 471c 955a 46c9 9523 4675 94ec 4621     ...GZ..F#.uF..!F
10012480:	94b5 45cd 947e 4578 9447 4524 9411 44cf     ...E~.xEG.$E...D
10012490:	93db 447a 93a6 4425 9370 43d0 933b 437b     ..zD..%Dp..C;.{C
100124a0:	9306 4325 92d2 42d0 929d 427a 9269 4224     ..%C...B..zBi.$B
100124b0:	9235 41ce 9202 4177 91cf 4121 919c 40ca     5..A..wA..!A...@
100124c0:	9169 4073 9136 401d 9104 3fc5 90d2 3f6e     i.s@6..@...?..n?
100124d0:	90a0 3f17 906f 3ebf 903e 3e68 900d 3e10     ...?o..>>.h>...>
100124e0:	8fdc 3db8 8fac 3d60 8f7c 3d07 8f4c 3caf     ...=..`=|..=L..<
100124f0:	8f1d 3c56 8eed 3bfd 8ebe 3ba5 8e90 3b4c     ..V<...;...;..L;
10012500:	8e61 3af2 8e33 3a99 8e05 3a40 8dd8 39e6     a..:3..:..@:...9
10012510:	8daa 398c 8d7d 3932 8d50 38d8 8d24 387e     ...9}.29P..8$.~8
10012520:	8cf8 3824 8ccc 37ca 8ca0 376f 8c75 3714     ..$8...7..o7u..7
10012530:	8c4a 36ba 8c1f 365f 8bf4 3604 8bca 35a8     J..6.._6...6...5
10012540:	8ba0 354d 8b76 34f2 8b4d 3496 8b24 343a     ..M5v..4M..4$.:4
10012550:	8afb 33de 8ad2 3382 8aaa 3326 8a82 32ca     ...3...3..&3...2
10012560:	8a5a 326e 8a33 3211 8a0b 31b5 89e4 3158     Z.n23..2...1..X1
10012570:	89be 30fb 8997 309e 8971 3041 894c 2fe4     ...0...0q.A0L../
10012580:	8926 2f87 8901 2f29 88dc 2ecc 88b8 2e6e     &../..)/......n.
10012590:	8893 2e11 886f 2db3 884b 2d55 8828 2cf7     ....o..-K.U-(..,
100125a0:	8805 2c98 87e2 2c3a 87bf 2bdc 879d 2b7d     ...,..:,...+..}+
100125b0:	877b 2b1f 8759 2ac0 8738 2a61 8717 2a02     {..+Y..*8.a*...*
100125c0:	86f6 29a3 86d5 2944 86b5 28e5 8695 2886     ...)..D)...(...(
100125d0:	8675 2826 8656 27c7 8637 2767 8618 2707     u.&(V..'7.g'...'
100125e0:	85fa 26a8 85db 2648 85bd 25e8 85a0 2588     ...&..H&...%...%
100125f0:	8582 2528 8565 24c7 8549 2467 852c 2407     ..(%e..$I.g$,..$
10012600:	8510 23a6 84f4 2345 84d9 22e5 84bd 2284     ...#..E#..."..."
10012610:	84a2 2223 8488 21c2 846d 2161 8453 2100     ..#"...!m.a!S..!
10012620:	843a 209f 8420 203e 8407 1fdc 83ee 1f7b     :..  .> ......{.
10012630:	83d6 1f19 83bd 1eb8 83a5 1e56 838e 1df5     ..........V.....
10012640:	8376 1d93 835f 1d31 8348 1ccf 8332 1c6d     v..._.1.H...2.m.
10012650:	831c 1c0b 8306 1ba9 82f0 1b47 82db 1ae4     ..........G.....
10012660:	82c6 1a82 82b1 1a20 829d 19bd 8289 195b     ...... .......[.
10012670:	8275 18f8 8262 1896 824f 1833 823c 17d0     u...b...O.3.<...
10012680:	8229 176d 8217 170a 8205 16a8 81f3 1645     ).m...........E.
10012690:	81e2 15e2 81d1 157f 81c0 151b 81b0 14b8     ................
100126a0:	81a0 1455 8190 13f2 8180 138e 8171 132b     ..U.........q.+.
100126b0:	8162 12c8 8154 1264 8145 1201 8137 119d     b...T.d.E...7...
100126c0:	812a 1139 811c 10d6 810f 1072 8102 100e     *.9.......r.....
100126d0:	80f6 0fab 80ea 0f47 80de 0ee3 80d2 0e7f     ......G.........
100126e0:	80c7 0e1b 80bc 0db7 80b2 0d53 80a7 0cef     ..........S.....
100126f0:	809d 0c8b 8094 0c27 808a 0bc3 8081 0b5f     ......'......._.
10012700:	8078 0afb 8070 0a97 8068 0a33 8060 09ce     x...p...h.3.`...
10012710:	8058 096a 8051 0906 804a 08a2 8043 083d     X.j.Q...J...C.=.
10012720:	803d 07d9 8037 0775 8031 0710 802c 06ac     =...7.u.1...,...
10012730:	8027 0647 8022 05e3 801e 057f 801a 051a     '.G."...........
10012740:	8016 04b6 8012 0451 800f 03ed 800c 0388     ......Q.........
10012750:	8009 0324 8007 02bf 8005 025b 8003 01f6     ..$.......[.....
10012760:	8002 0192 8001 012d 8000 00c9 8000 0064     ......-.......d.
10012770:	8000 0000 8000 ff9b 8000 ff36 8001 fed2     ..........6.....
10012780:	8002 fe6d 8003 fe09 8005 fda4 8007 fd40     ..m...........@.
10012790:	8009 fcdb 800c fc77 800f fc12 8012 fbae     ......w.........
100127a0:	8016 fb49 801a fae5 801e fa80 8022 fa1c     ..I........."...
100127b0:	8027 f9b8 802c f953 8031 f8ef 8037 f88a     '...,.S.1...7...
100127c0:	803d f826 8043 f7c2 804a f75d 8051 f6f9     =.&.C...J.].Q...
100127d0:	8058 f695 8060 f631 8068 f5cc 8070 f568     X...`.1.h...p.h.
100127e0:	8078 f504 8081 f4a0 808a f43c 8094 f3d8     x.........<.....
100127f0:	809d f374 80a7 f310 80b2 f2ac 80bc f248     ..t...........H.
10012800:	80c7 f1e4 80d2 f180 80de f11c 80ea f0b8     ................
10012810:	80f6 f054 8102 eff1 810f ef8d 811c ef29     ..T...........).
10012820:	812a eec6 8137 ee62 8145 edfe 8154 ed9b     *...7.b.E...T...
10012830:	8162 ed37 8171 ecd4 8180 ec71 8190 ec0d     b.7.q.....q.....
10012840:	81a0 ebaa 81b0 eb47 81c0 eae4 81d1 ea80     ......G.........
10012850:	81e2 ea1d 81f3 e9ba 8205 e957 8217 e8f5     ..........W.....
10012860:	8229 e892 823c e82f 824f e7cc 8262 e769     )...<./.O...b.i.
10012870:	8275 e707 8289 e6a4 829d e642 82b1 e5df     u.........B.....
10012880:	82c6 e57d 82db e51b 82f0 e4b8 8306 e456     ..}...........V.
10012890:	831c e3f4 8332 e392 8348 e330 835f e2ce     ....2...H.0._...
100128a0:	8376 e26c 838e e20a 83a5 e1a9 83bd e147     v.l...........G.
100128b0:	83d6 e0e6 83ee e084 8407 e023 8420 dfc1     ..........#. ...
100128c0:	843a df60 8453 deff 846d de9e 8488 de3d     :.`.S...m.....=.
100128d0:	84a2 dddc 84bd dd7b 84d9 dd1a 84f4 dcba     ......{.........
100128e0:	8510 dc59 852c dbf8 8549 db98 8565 db38     ..Y.,...I...e.8.
100128f0:	8582 dad7 85a0 da77 85bd da17 85db d9b7     ......w.........
10012900:	85fa d957 8618 d8f8 8637 d898 8656 d838     ..W.....7...V.8.
10012910:	8675 d7d9 8695 d779 86b5 d71a 86d5 d6bb     u.....y.........
10012920:	86f6 d65c 8717 d5fd 8738 d59e 8759 d53f     ..\.....8...Y.?.
10012930:	877b d4e0 879d d482 87bf d423 87e2 d3c5     {.........#.....
10012940:	8805 d367 8828 d308 884b d2aa 886f d24c     ..g.(...K...o.L.
10012950:	8893 d1ee 88b8 d191 88dc d133 8901 d0d6     ..........3.....
10012960:	8926 d078 894c d01b 8971 cfbe 8997 cf61     &.x.L...q.....a.
10012970:	89be cf04 89e4 cea7 8a0b ce4a 8a33 cdee     ..........J.3...
10012980:	8a5a cd91 8a82 cd35 8aaa ccd9 8ad2 cc7d     Z.....5.......}.
10012990:	8afb cc21 8b24 cbc5 8b4d cb69 8b76 cb0d     ..!.$...M.i.v...
100129a0:	8ba0 cab2 8bca ca57 8bf4 c9fb 8c1f c9a0     ......W.........
100129b0:	8c4a c945 8c75 c8eb 8ca0 c890 8ccc c835     J.E.u.........5.
100129c0:	8cf8 c7db 8d24 c781 8d50 c727 8d7d c6cd     ....$...P.'.}...
100129d0:	8daa c673 8dd8 c619 8e05 c5bf 8e33 c566     ..s.........3.f.
100129e0:	8e61 c50d 8e90 c4b3 8ebe c45a 8eed c402     a.........Z.....
100129f0:	8f1d c3a9 8f4c c350 8f7c c2f8 8fac c29f     ....L.P.|.......
10012a00:	8fdc c247 900d c1ef 903e c197 906f c140     ..G.....>...o.@.
10012a10:	90a0 c0e8 90d2 c091 9104 c03a 9136 bfe2     ..........:.6...
10012a20:	9169 bf8c 919c bf35 91cf bede 9202 be88     i.....5.........
10012a30:	9235 be31 9269 bddb 929d bd85 92d2 bd2f     5.1.i........./.
10012a40:	9306 bcda 933b bc84 9370 bc2f 93a6 bbda     ....;...p./.....
10012a50:	93db bb85 9411 bb30 9447 badb 947e ba87     ......0.G...~...
10012a60:	94b5 ba32 94ec b9de 9523 b98a 955a b936     ..2.....#...Z.6.
10012a70:	9592 b8e3 95ca b88f 9602 b83c 963b b7e9     ..........<.;...
10012a80:	9673 b796 96ac b743 96e6 b6f0 971f b69e     s.....C.........
10012a90:	9759 b64b 9793 b5f9 97cd b5a7 9808 b556     Y.K...........V.
10012aa0:	9842 b504 987d b4b3 98b9 b461 98f4 b410     B...}.....a.....
10012ab0:	9930 b3c0 996c b36f 99a8 b31e 99e5 b2ce     0...l.o.........
10012ac0:	9a22 b27e 9a5f b22e 9a9c b1de 9ad9 b18f     ".~._...........
10012ad0:	9b17 b140 9b55 b0f0 9b93 b0a1 9bd2 b053     ..@.U.........S.
10012ae0:	9c10 b004 9c4f afb6 9c8e af68 9cce af1a     ....O.....h.....
10012af0:	9d0d aecc 9d4d ae7e 9d8e ae31 9dce ade3     ....M.~...1.....
10012b00:	9e0e ad96 9e4f ad4a 9e90 acfd 9ed2 acb1     ....O.J.........
10012b10:	9f13 ac64 9f55 ac18 9f97 abcc 9fd9 ab81     ..d.U...........
10012b20:	a01c ab35 a05f aaea a0a1 aa9f a0e5 aa54     ..5._.........T.
10012b30:	a128 aa0a a16c a9bf a1af a975 a1f4 a92b     (...l.....u...+.
10012b40:	a238 a8e2 a27c a898 a2c1 a84f a306 a806     8...|.....O.....
10012b50:	a34b a7bd a391 a774 a3d6 a72b a41c a6e3     K.....t...+.....
10012b60:	a462 a69b a4a9 a653 a4ef a60c a536 a5c4     b.....S.....6...
10012b70:	a57d a57d a5c4 a536 a60c a4ef a653 a4a9     }.}...6.....S...
10012b80:	a69b a462 a6e3 a41c a72b a3d6 a774 a391     ..b.....+...t...
10012b90:	a7bd a34b a806 a306 a84f a2c1 a898 a27c     ..K.....O.....|.
10012ba0:	a8e2 a238 a92b a1f4 a975 a1af a9bf a16c     ..8.+...u.....l.
10012bb0:	aa0a a128 aa54 a0e5 aa9f a0a1 aaea a05f     ..(.T........._.
10012bc0:	ab35 a01c ab81 9fd9 abcc 9f97 ac18 9f55     5.............U.
10012bd0:	ac64 9f13 acb1 9ed2 acfd 9e90 ad4a 9e4f     d...........J.O.
10012be0:	ad96 9e0e ade3 9dce ae31 9d8e ae7e 9d4d     ........1...~.M.
10012bf0:	aecc 9d0d af1a 9cce af68 9c8e afb6 9c4f     ........h.....O.
10012c00:	b004 9c10 b053 9bd2 b0a1 9b93 b0f0 9b55     ....S.........U.
10012c10:	b140 9b17 b18f 9ad9 b1de 9a9c b22e 9a5f     @............._.
10012c20:	b27e 9a22 b2ce 99e5 b31e 99a8 b36f 996c     ~.".........o.l.
10012c30:	b3c0 9930 b410 98f4 b461 98b9 b4b3 987d     ..0.....a.....}.
10012c40:	b504 9842 b556 9808 b5a7 97cd b5f9 9793     ..B.V...........
10012c50:	b64b 9759 b69e 971f b6f0 96e6 b743 96ac     K.Y.........C...
10012c60:	b796 9673 b7e9 963b b83c 9602 b88f 95ca     ..s...;.<.......
10012c70:	b8e3 9592 b936 955a b98a 9523 b9de 94ec     ....6.Z...#.....
10012c80:	ba32 94b5 ba87 947e badb 9447 bb30 9411     2.....~...G.0...
10012c90:	bb85 93db bbda 93a6 bc2f 9370 bc84 933b     ......../.p...;.
10012ca0:	bcda 9306 bd2f 92d2 bd85 929d bddb 9269     ..../.........i.
10012cb0:	be31 9235 be88 9202 bede 91cf bf35 919c     1.5.........5...
10012cc0:	bf8c 9169 bfe2 9136 c03a 9104 c091 90d2     ..i...6.:.......
10012cd0:	c0e8 90a0 c140 906f c197 903e c1ef 900d     ....@.o...>.....
10012ce0:	c247 8fdc c29f 8fac c2f8 8f7c c350 8f4c     G.........|.P.L.
10012cf0:	c3a9 8f1d c402 8eed c45a 8ebe c4b3 8e90     ........Z.......
10012d00:	c50d 8e61 c566 8e33 c5bf 8e05 c619 8dd8     ..a.f.3.........
10012d10:	c673 8daa c6cd 8d7d c727 8d50 c781 8d24     s.....}.'.P...$.
10012d20:	c7db 8cf8 c835 8ccc c890 8ca0 c8eb 8c75     ....5.........u.
10012d30:	c945 8c4a c9a0 8c1f c9fb 8bf4 ca57 8bca     E.J.........W...
10012d40:	cab2 8ba0 cb0d 8b76 cb69 8b4d cbc5 8b24     ......v.i.M...$.
10012d50:	cc21 8afb cc7d 8ad2 ccd9 8aaa cd35 8a82     !...}.......5...
10012d60:	cd91 8a5a cdee 8a33 ce4a 8a0b cea7 89e4     ..Z...3.J.......
10012d70:	cf04 89be cf61 8997 cfbe 8971 d01b 894c     ....a.....q...L.
10012d80:	d078 8926 d0d6 8901 d133 88dc d191 88b8     x.&.....3.......
10012d90:	d1ee 8893 d24c 886f d2aa 884b d308 8828     ....L.o...K...(.
10012da0:	d367 8805 d3c5 87e2 d423 87bf d482 879d     g.......#.......
10012db0:	d4e0 877b d53f 8759 d59e 8738 d5fd 8717     ..{.?.Y...8.....
10012dc0:	d65c 86f6 d6bb 86d5 d71a 86b5 d779 8695     \...........y...
10012dd0:	d7d9 8675 d838 8656 d898 8637 d8f8 8618     ..u.8.V...7.....
10012de0:	d957 85fa d9b7 85db da17 85bd da77 85a0     W...........w...
10012df0:	dad7 8582 db38 8565 db98 8549 dbf8 852c     ....8.e...I...,.
10012e00:	dc59 8510 dcba 84f4 dd1a 84d9 dd7b 84bd     Y...........{...
10012e10:	dddc 84a2 de3d 8488 de9e 846d deff 8453     ....=.....m...S.
10012e20:	df60 843a dfc1 8420 e023 8407 e084 83ee     `.:... .#.......
10012e30:	e0e6 83d6 e147 83bd e1a9 83a5 e20a 838e     ....G...........
10012e40:	e26c 8376 e2ce 835f e330 8348 e392 8332     l.v..._.0.H...2.
10012e50:	e3f4 831c e456 8306 e4b8 82f0 e51b 82db     ....V...........
10012e60:	e57d 82c6 e5df 82b1 e642 829d e6a4 8289     }.......B.......
10012e70:	e707 8275 e769 8262 e7cc 824f e82f 823c     ..u.i.b...O./.<.
10012e80:	e892 8229 e8f5 8217 e957 8205 e9ba 81f3     ..).....W.......
10012e90:	ea1d 81e2 ea80 81d1 eae4 81c0 eb47 81b0     ............G...
10012ea0:	ebaa 81a0 ec0d 8190 ec71 8180 ecd4 8171     ........q.....q.
10012eb0:	ed37 8162 ed9b 8154 edfe 8145 ee62 8137     7.b...T...E.b.7.
10012ec0:	eec6 812a ef29 811c ef8d 810f eff1 8102     ..*.)...........
10012ed0:	f054 80f6 f0b8 80ea f11c 80de f180 80d2     T...............
10012ee0:	f1e4 80c7 f248 80bc f2ac 80b2 f310 80a7     ....H...........
10012ef0:	f374 809d f3d8 8094 f43c 808a f4a0 8081     t.......<.......
10012f00:	f504 8078 f568 8070 f5cc 8068 f631 8060     ..x.h.p...h.1.`.
10012f10:	f695 8058 f6f9 8051 f75d 804a f7c2 8043     ..X...Q.].J...C.
10012f20:	f826 803d f88a 8037 f8ef 8031 f953 802c     &.=...7...1.S.,.
10012f30:	f9b8 8027 fa1c 8022 fa80 801e fae5 801a     ..'...".........
10012f40:	fb49 8016 fbae 8012 fc12 800f fc77 800c     I...........w...
10012f50:	fcdb 8009 fd40 8007 fda4 8005 fe09 8003     ....@...........
10012f60:	fe6d 8002 fed2 8001 ff36 8000 ff9b 8000     m.......6.......

10012f70 <twiddleCoef_256_q15>:
10012f70:	7fff 0000 7ff6 0324 7fd8 0647 7fa7 096a     ......$...G...j.
10012f80:	7f62 0c8b 7f09 0fab 7e9d 12c8 7e1d 15e2     b........~...~..
10012f90:	7d8a 18f8 7ce3 1c0b 7c29 1f19 7b5d 2223     .}...|..)|..]{#"
10012fa0:	7a7d 2528 798a 2826 7884 2b1f 776c 2e11     }z(%.y&(.x.+lw..
10012fb0:	7641 30fb 7504 33de 73b5 36ba 7255 398c     Av.0.u.3.s.6Ur.9
10012fc0:	70e2 3c56 6f5f 3f17 6dca 41ce 6c24 447a     .pV<_o.?.m.A$lzD
10012fd0:	6a6d 471c 68a6 49b4 66cf 4c3f 64e8 4ebf     mj.G.h.I.f?L.d.N
10012fe0:	62f2 5133 60ec 539b 5ed7 55f5 5cb4 5842     .b3Q.`.S.^.U.\BX
10012ff0:	5a82 5a82 5842 5cb4 55f5 5ed7 539b 60ec     .Z.ZBX.\.U.^.S.`
10013000:	5133 62f2 4ebf 64e8 4c3f 66cf 49b4 68a6     3Q.b.N.d?L.f.I.h
10013010:	471c 6a6d 447a 6c24 41ce 6dca 3f17 6f5f     .GmjzD$l.A.m.?_o
10013020:	3c56 70e2 398c 7255 36ba 73b5 33de 7504     V<.p.9Ur.6.s.3.u
10013030:	30fb 7641 2e11 776c 2b1f 7884 2826 798a     .0Av..lw.+.x&(.y
10013040:	2528 7a7d 2223 7b5d 1f19 7c29 1c0b 7ce3     (%}z#"]{..)|...|
10013050:	18f8 7d8a 15e2 7e1d 12c8 7e9d 0fab 7f09     ...}...~...~....
10013060:	0c8b 7f62 096a 7fa7 0647 7fd8 0324 7ff6     ..b.j...G...$...
10013070:	0000 7fff fcdb 7ff6 f9b8 7fd8 f695 7fa7     ................
10013080:	f374 7f62 f054 7f09 ed37 7e9d ea1d 7e1d     t.b.T...7..~...~
10013090:	e707 7d8a e3f4 7ce3 e0e6 7c29 dddc 7b5d     ...}...|..)|..]{
100130a0:	dad7 7a7d d7d9 798a d4e0 7884 d1ee 776c     ..}z...y...x..lw
100130b0:	cf04 7641 cc21 7504 c945 73b5 c673 7255     ..Av!..uE..ss.Ur
100130c0:	c3a9 70e2 c0e8 6f5f be31 6dca bb85 6c24     ...p.._o1..m..$l
100130d0:	b8e3 6a6d b64b 68a6 b3c0 66cf b140 64e8     ..mjK..h...f@..d
100130e0:	aecc 62f2 ac64 60ec aa0a 5ed7 a7bd 5cb4     ...bd..`...^...\
100130f0:	a57d 5a82 a34b 5842 a128 55f5 9f13 539b     }..ZK.BX(..U...S
10013100:	9d0d 5133 9b17 4ebf 9930 4c3f 9759 49b4     ..3Q...N0.?LY..I
10013110:	9592 471c 93db 447a 9235 41ce 90a0 3f17     ...G..zD5..A...?
10013120:	8f1d 3c56 8daa 398c 8c4a 36ba 8afb 33de     ..V<...9J..6...3
10013130:	89be 30fb 8893 2e11 877b 2b1f 8675 2826     ...0....{..+u.&(
10013140:	8582 2528 84a2 2223 83d6 1f19 831c 1c0b     ..(%..#"........
10013150:	8275 18f8 81e2 15e2 8162 12c8 80f6 0fab     u.......b.......
10013160:	809d 0c8b 8058 096a 8027 0647 8009 0324     ....X.j.'.G...$.
10013170:	8000 0000 8009 fcdb 8027 f9b8 8058 f695     ........'...X...
10013180:	809d f374 80f6 f054 8162 ed37 81e2 ea1d     ..t...T.b.7.....
10013190:	8275 e707 831c e3f4 83d6 e0e6 84a2 dddc     u...............
100131a0:	8582 dad7 8675 d7d9 877b d4e0 8893 d1ee     ....u...{.......
100131b0:	89be cf04 8afb cc21 8c4a c945 8daa c673     ......!.J.E...s.
100131c0:	8f1d c3a9 90a0 c0e8 9235 be31 93db bb85     ........5.1.....
100131d0:	9592 b8e3 9759 b64b 9930 b3c0 9b17 b140     ....Y.K.0.....@.
100131e0:	9d0d aecc 9f13 ac64 a128 aa0a a34b a7bd     ......d.(...K...
100131f0:	a57d a57d a7bd a34b aa0a a128 ac64 9f13     }.}...K...(.d...
10013200:	aecc 9d0d b140 9b17 b3c0 9930 b64b 9759     ....@.....0.K.Y.
10013210:	b8e3 9592 bb85 93db be31 9235 c0e8 90a0     ........1.5.....
10013220:	c3a9 8f1d c673 8daa c945 8c4a cc21 8afb     ....s...E.J.!...
10013230:	cf04 89be d1ee 8893 d4e0 877b d7d9 8675     ..........{...u.
10013240:	dad7 8582 dddc 84a2 e0e6 83d6 e3f4 831c     ................
10013250:	e707 8275 ea1d 81e2 ed37 8162 f054 80f6     ..u.....7.b.T...
10013260:	f374 809d f695 8058 f9b8 8027 fcdb 8009     t.....X...'.....

10013270 <twiddleCoef_32_q15>:
10013270:	7fff 0000 7d8a 18f8 7641 30fb 6a6d 471c     .....}..Av.0mj.G
10013280:	5a82 5a82 471c 6a6d 30fb 7641 18f8 7d8a     .Z.Z.Gmj.0Av...}
10013290:	0000 7fff e707 7d8a cf04 7641 b8e3 6a6d     .......}..Av..mj
100132a0:	a57d 5a82 9592 471c 89be 30fb 8275 18f8     }..Z...G...0u...
100132b0:	8000 0000 8275 e707 89be cf04 9592 b8e3     ....u...........
100132c0:	a57d a57d b8e3 9592 cf04 89be e707 8275     }.}...........u.

100132d0 <twiddleCoef_4096_q15>:
100132d0:	7fff 0000 7fff 0032 7fff 0064 7fff 0096     ......2...d.....
100132e0:	7fff 00c9 7fff 00fb 7ffe 012d 7ffe 015f     ..........-..._.
100132f0:	7ffd 0192 7ffc 01c4 7ffc 01f6 7ffb 0228     ..............(.
10013300:	7ffa 025b 7ff9 028d 7ff8 02bf 7ff7 02f1     ..[.............
10013310:	7ff6 0324 7ff4 0356 7ff3 0388 7ff2 03ba     ..$...V.........
10013320:	7ff0 03ed 7fee 041f 7fed 0451 7feb 0483     ..........Q.....
10013330:	7fe9 04b6 7fe7 04e8 7fe5 051a 7fe3 054c     ..............L.
10013340:	7fe1 057f 7fdf 05b1 7fdd 05e3 7fda 0615     ................
10013350:	7fd8 0647 7fd6 067a 7fd3 06ac 7fd0 06de     ..G...z.........
10013360:	7fce 0710 7fcb 0742 7fc8 0775 7fc5 07a7     ......B...u.....
10013370:	7fc2 07d9 7fbf 080b 7fbc 083d 7fb8 086f     ..........=...o.
10013380:	7fb5 08a2 7fb1 08d4 7fae 0906 7faa 0938     ..............8.
10013390:	7fa7 096a 7fa3 099c 7f9f 09ce 7f9b 0a00     ..j.............
100133a0:	7f97 0a33 7f93 0a65 7f8f 0a97 7f8b 0ac9     ..3...e.........
100133b0:	7f87 0afb 7f82 0b2d 7f7e 0b5f 7f79 0b91     ......-.~._.y...
100133c0:	7f75 0bc3 7f70 0bf5 7f6b 0c27 7f67 0c59     u...p...k.'.g.Y.
100133d0:	7f62 0c8b 7f5d 0cbd 7f58 0cef 7f53 0d21     b...]...X...S.!.
100133e0:	7f4d 0d53 7f48 0d85 7f43 0db7 7f3d 0de9     M.S.H...C...=...
100133f0:	7f38 0e1b 7f32 0e4d 7f2d 0e7f 7f27 0eb1     8...2.M.-...'...
10013400:	7f21 0ee3 7f1b 0f15 7f15 0f47 7f0f 0f79     !.........G...y.
10013410:	7f09 0fab 7f03 0fdd 7efd 100e 7ef6 1040     .........~...~@.
10013420:	7ef0 1072 7ee9 10a4 7ee3 10d6 7edc 1108     .~r..~...~...~..
10013430:	7ed5 1139 7ecf 116b 7ec8 119d 7ec1 11cf     .~9..~k..~...~..
10013440:	7eba 1201 7eb3 1232 7eab 1264 7ea4 1296     .~...~2..~d..~..
10013450:	7e9d 12c8 7e95 12f9 7e8e 132b 7e86 135d     .~...~...~+..~].
10013460:	7e7f 138e 7e77 13c0 7e6f 13f2 7e67 1423     .~..w~..o~..g~#.
10013470:	7e5f 1455 7e57 1487 7e4f 14b8 7e47 14ea     _~U.W~..O~..G~..
10013480:	7e3f 151b 7e37 154d 7e2e 157f 7e26 15b0     ?~..7~M..~..&~..
10013490:	7e1d 15e2 7e14 1613 7e0c 1645 7e03 1676     .~...~...~E..~v.
100134a0:	7dfa 16a8 7df1 16d9 7de8 170a 7ddf 173c     .}...}...}...}<.
100134b0:	7dd6 176d 7dcd 179f 7dc3 17d0 7dba 1802     .}m..}...}...}..
100134c0:	7db0 1833 7da7 1864 7d9d 1896 7d94 18c7     .}3..}d..}...}..
100134d0:	7d8a 18f8 7d80 192a 7d76 195b 7d6c 198c     .}...}*.v}[.l}..
100134e0:	7d62 19bd 7d58 19ef 7d4e 1a20 7d43 1a51     b}..X}..N} .C}Q.
100134f0:	7d39 1a82 7d2f 1ab3 7d24 1ae4 7d19 1b16     9}../}..$}...}..
10013500:	7d0f 1b47 7d04 1b78 7cf9 1ba9 7cee 1bda     .}G..}x..|...|..
10013510:	7ce3 1c0b 7cd8 1c3c 7ccd 1c6d 7cc2 1c9e     .|...|<..|m..|..
10013520:	7cb7 1ccf 7cab 1d00 7ca0 1d31 7c94 1d62     .|...|...|1..|b.
10013530:	7c89 1d93 7c7d 1dc4 7c71 1df5 7c66 1e25     .|..}|..q|..f|%.
10013540:	7c5a 1e56 7c4e 1e87 7c42 1eb8 7c36 1ee9     Z|V.N|..B|..6|..
10013550:	7c29 1f19 7c1d 1f4a 7c11 1f7b 7c05 1fac     )|...|J..|{..|..
10013560:	7bf8 1fdc 7beb 200d 7bdf 203e 7bd2 206e     .{...{. .{> .{n 
10013570:	7bc5 209f 7bb9 20d0 7bac 2100 7b9f 2131     .{. .{. .{.!.{1!
10013580:	7b92 2161 7b84 2192 7b77 21c2 7b6a 21f3     .{a!.{.!w{.!j{.!
10013590:	7b5d 2223 7b4f 2254 7b42 2284 7b34 22b4     ]{#"O{T"B{."4{."
100135a0:	7b26 22e5 7b19 2315 7b0b 2345 7afd 2376     &{.".{.#.{E#.zv#
100135b0:	7aef 23a6 7ae1 23d6 7ad3 2407 7ac5 2437     .z.#.z.#.z.$.z7$
100135c0:	7ab6 2467 7aa8 2497 7a9a 24c7 7a8b 24f7     .zg$.z.$.z.$.z.$
100135d0:	7a7d 2528 7a6e 2558 7a5f 2588 7a50 25b8     }z(%nzX%_z.%Pz.%
100135e0:	7a42 25e8 7a33 2618 7a24 2648 7a15 2678     Bz.%3z.&$zH&.zx&
100135f0:	7a05 26a8 79f6 26d8 79e7 2707 79d8 2737     .z.&.y.&.y.'.y7'
10013600:	79c8 2767 79b9 2797 79a9 27c7 7999 27f6     .yg'.y.'.y.'.y.'
10013610:	798a 2826 797a 2856 796a 2886 795a 28b5     .y&(zyV(jy.(Zy.(
10013620:	794a 28e5 793a 2915 792a 2944 7919 2974     Jy.(:y.)*yD).yt)
10013630:	7909 29a3 78f9 29d3 78e8 2a02 78d8 2a32     .y.).x.).x.*.x2*
10013640:	78c7 2a61 78b6 2a91 78a6 2ac0 7895 2aef     .xa*.x.*.x.*.x.*
10013650:	7884 2b1f 7873 2b4e 7862 2b7d 7851 2bad     .x.+sxN+bx}+Qx.+
10013660:	7840 2bdc 782e 2c0b 781d 2c3a 780c 2c69     @x.+.x.,.x:,.xi,
10013670:	77fa 2c98 77e9 2cc8 77d7 2cf7 77c5 2d26     .w.,.w.,.w.,.w&-
10013680:	77b4 2d55 77a2 2d84 7790 2db3 777e 2de2     .wU-.w.-.w.-~w.-
10013690:	776c 2e11 775a 2e3f 7747 2e6e 7735 2e9d     lw..Zw?.Gwn.5w..
100136a0:	7723 2ecc 7710 2efb 76fe 2f29 76eb 2f58     #w...w...v)/.vX/
100136b0:	76d9 2f87 76c6 2fb5 76b3 2fe4 76a0 3013     .v./.v./.v./.v.0
100136c0:	768e 3041 767b 3070 7668 309e 7654 30cd     .vA0{vp0hv.0Tv.0
100136d0:	7641 30fb 762e 312a 761b 3158 7607 3186     Av.0.v*1.vX1.v.1
100136e0:	75f4 31b5 75e0 31e3 75cc 3211 75b9 3240     .u.1.u.1.u.2.u@2
100136f0:	75a5 326e 7591 329c 757d 32ca 7569 32f8     .un2.u.2}u.2iu.2
10013700:	7555 3326 7541 3354 752d 3382 7519 33b0     Uu&3AuT3-u.3.u.3
10013710:	7504 33de 74f0 340c 74db 343a 74c7 3468     .u.3.t.4.t:4.th4
10013720:	74b2 3496 749e 34c4 7489 34f2 7474 351f     .t.4.t.4.t.4tt.5
10013730:	745f 354d 744a 357b 7435 35a8 7420 35d6     _tM5Jt{55t.5 t.5
10013740:	740b 3604 73f6 3631 73e0 365f 73cb 368c     .t.6.s16.s_6.s.6
10013750:	73b5 36ba 73a0 36e7 738a 3714 7375 3742     .s.6.s.6.s.7usB7
10013760:	735f 376f 7349 379c 7333 37ca 731d 37f7     _so7Is.73s.7.s.7
10013770:	7307 3824 72f1 3851 72db 387e 72c5 38ab     .s$8.rQ8.r~8.r.8
10013780:	72af 38d8 7298 3906 7282 3932 726b 395f     .r.8.r.9.r29kr_9
10013790:	7255 398c 723e 39b9 7227 39e6 7211 3a13     Ur.9>r.9'r.9.r.:
100137a0:	71fa 3a40 71e3 3a6c 71cc 3a99 71b5 3ac6     .q@:.ql:.q.:.q.:
100137b0:	719e 3af2 7186 3b1f 716f 3b4c 7158 3b78     .q.:.q.;oqL;Xqx;
100137c0:	7141 3ba5 7129 3bd1 7112 3bfd 70fa 3c2a     Aq.;)q.;.q.;.p*<
100137d0:	70e2 3c56 70cb 3c83 70b3 3caf 709b 3cdb     .pV<.p.<.p.<.p.<
100137e0:	7083 3d07 706b 3d33 7053 3d60 703b 3d8c     .p.=kp3=Sp`=;p.=
100137f0:	7023 3db8 700a 3de4 6ff2 3e10 6fda 3e3c     #p.=.p.=.o.>.o<>
10013800:	6fc1 3e68 6fa9 3e93 6f90 3ebf 6f77 3eeb     .oh>.o.>.o.>wo.>
10013810:	6f5f 3f17 6f46 3f43 6f2d 3f6e 6f14 3f9a     _o.?FoC?-on?.o.?
10013820:	6efb 3fc5 6ee2 3ff1 6ec9 401d 6eaf 4048     .n.?.n.?.n.@.nH@
10013830:	6e96 4073 6e7d 409f 6e63 40ca 6e4a 40f6     .ns@}n.@cn.@Jn.@
10013840:	6e30 4121 6e17 414c 6dfd 4177 6de3 41a2     0n!A.nLA.mwA.m.A
10013850:	6dca 41ce 6db0 41f9 6d96 4224 6d7c 424f     .m.A.m.A.m$B|mOB
10013860:	6d62 427a 6d48 42a5 6d2d 42d0 6d13 42fa     bmzBHm.B-m.B.m.B
10013870:	6cf9 4325 6cde 4350 6cc4 437b 6ca9 43a5     .l%C.lPC.l{C.l.C
10013880:	6c8f 43d0 6c74 43fb 6c59 4425 6c3f 4450     .l.Ctl.CYl%D?lPD
10013890:	6c24 447a 6c09 44a5 6bee 44cf 6bd3 44fa     $lzD.l.D.k.D.k.D
100138a0:	6bb8 4524 6b9c 454e 6b81 4578 6b66 45a3     .k$E.kNE.kxEfk.E
100138b0:	6b4a 45cd 6b2f 45f7 6b13 4621 6af8 464b     Jk.E/k.E.k!F.jKF
100138c0:	6adc 4675 6ac1 469f 6aa5 46c9 6a89 46f3     .juF.j.F.j.F.j.F
100138d0:	6a6d 471c 6a51 4746 6a35 4770 6a19 479a     mj.GQjFG5jpG.j.G
100138e0:	69fd 47c3 69e1 47ed 69c4 4816 69a8 4840     .i.G.i.G.i.H.i@H
100138f0:	698c 4869 696f 4893 6953 48bc 6936 48e6     .iiHoi.HSi.H6i.H
10013900:	6919 490f 68fd 4938 68e0 4961 68c3 498a     .i.I.h8I.haI.h.I
10013910:	68a6 49b4 6889 49dd 686c 4a06 684f 4a2f     .h.I.h.Ilh.JOh/J
10013920:	6832 4a58 6815 4a81 67f7 4aa9 67da 4ad2     2hXJ.h.J.g.J.g.J
10013930:	67bd 4afb 679f 4b24 6782 4b4c 6764 4b75     .g.J.g$K.gLKdguK
10013940:	6746 4b9e 6729 4bc6 670b 4bef 66ed 4c17     Fg.K)g.K.g.K.f.L
10013950:	66cf 4c3f 66b1 4c68 6693 4c90 6675 4cb8     .f?L.fhL.f.Luf.L
10013960:	6657 4ce1 6639 4d09 661a 4d31 65fc 4d59     Wf.L9f.M.f1M.eYM
10013970:	65dd 4d81 65bf 4da9 65a0 4dd1 6582 4df9     .e.M.e.M.e.M.e.M
10013980:	6563 4e21 6545 4e48 6526 4e70 6507 4e98     ce!NEeHN&epN.e.N
10013990:	64e8 4ebf 64c9 4ee7 64aa 4f0f 648b 4f36     .d.N.d.N.d.O.d6O
100139a0:	646c 4f5e 644d 4f85 642d 4fac 640e 4fd4     ld^OMd.O-d.O.d.O
100139b0:	63ef 4ffb 63cf 5022 63b0 5049 6390 5070     .c.O.c"P.cIP.cpP
100139c0:	6371 5097 6351 50bf 6331 50e5 6311 510c     qc.PQc.P1c.P.c.Q
100139d0:	62f2 5133 62d2 515a 62b2 5181 6292 51a8     .b3Q.bZQ.b.Q.b.Q
100139e0:	6271 51ce 6251 51f5 6231 521c 6211 5242     qb.QQb.Q1b.R.bBR
100139f0:	61f1 5269 61d0 528f 61b0 52b5 618f 52dc     .aiR.a.R.a.R.a.R
10013a00:	616f 5302 614e 5328 612d 534e 610d 5375     oa.SNa(S-aNS.auS
10013a10:	60ec 539b 60cb 53c1 60aa 53e7 6089 540d     .`.S.`.S.`.S.`.T
10013a20:	6068 5433 6047 5458 6026 547e 6004 54a4     h`3TG`XT&`~T.`.T
10013a30:	5fe3 54ca 5fc2 54ef 5fa0 5515 5f7f 553a     ._.T._.T._.U._:U
10013a40:	5f5e 5560 5f3c 5585 5f1a 55ab 5ef9 55d0     ^_`U<_.U._.U.^.U
10013a50:	5ed7 55f5 5eb5 561a 5e93 5640 5e71 5665     .^.U.^.V.^@Vq^eV
10013a60:	5e50 568a 5e2d 56af 5e0b 56d4 5de9 56f9     P^.V-^.V.^.V.].V
10013a70:	5dc7 571d 5da5 5742 5d83 5767 5d60 578c     .].W.]BW.]gW`].W
10013a80:	5d3e 57b0 5d1b 57d5 5cf9 57f9 5cd6 581e     >].W.].W.\.W.\.X
10013a90:	5cb4 5842 5c91 5867 5c6e 588b 5c4b 58af     .\BX.\gXn\.XK\.X
10013aa0:	5c29 58d4 5c06 58f8 5be3 591c 5bc0 5940     )\.X.\.X.[.Y.[@Y
10013ab0:	5b9d 5964 5b79 5988 5b56 59ac 5b33 59d0     .[dYy[.YV[.Y3[.Y
10013ac0:	5b10 59f3 5aec 5a17 5ac9 5a3b 5aa5 5a5e     .[.Y.Z.Z.Z;Z.Z^Z
10013ad0:	5a82 5a82 5a5e 5aa5 5a3b 5ac9 5a17 5aec     .Z.Z^Z.Z;Z.Z.Z.Z
10013ae0:	59f3 5b10 59d0 5b33 59ac 5b56 5988 5b79     .Y.[.Y3[.YV[.Yy[
10013af0:	5964 5b9d 5940 5bc0 591c 5be3 58f8 5c06     dY.[@Y.[.Y.[.X.\
10013b00:	58d4 5c29 58af 5c4b 588b 5c6e 5867 5c91     .X)\.XK\.Xn\gX.\
10013b10:	5842 5cb4 581e 5cd6 57f9 5cf9 57d5 5d1b     BX.\.X.\.W.\.W.]
10013b20:	57b0 5d3e 578c 5d60 5767 5d83 5742 5da5     .W>].W`]gW.]BW.]
10013b30:	571d 5dc7 56f9 5de9 56d4 5e0b 56af 5e2d     .W.].V.].V.^.V-^
10013b40:	568a 5e50 5665 5e71 5640 5e93 561a 5eb5     .VP^eVq^@V.^.V.^
10013b50:	55f5 5ed7 55d0 5ef9 55ab 5f1a 5585 5f3c     .U.^.U.^.U._.U<_
10013b60:	5560 5f5e 553a 5f7f 5515 5fa0 54ef 5fc2     `U^_:U._.U._.T._
10013b70:	54ca 5fe3 54a4 6004 547e 6026 5458 6047     .T._.T.`~T&`XTG`
10013b80:	5433 6068 540d 6089 53e7 60aa 53c1 60cb     3Th`.T.`.S.`.S.`
10013b90:	539b 60ec 5375 610d 534e 612d 5328 614e     .S.`uS.aNS-a(SNa
10013ba0:	5302 616f 52dc 618f 52b5 61b0 528f 61d0     .Soa.R.a.R.a.R.a
10013bb0:	5269 61f1 5242 6211 521c 6231 51f5 6251     iR.aBR.b.R1b.QQb
10013bc0:	51ce 6271 51a8 6292 5181 62b2 515a 62d2     .Qqb.Q.b.Q.bZQ.b
10013bd0:	5133 62f2 510c 6311 50e5 6331 50bf 6351     3Q.b.Q.c.P1c.PQc
10013be0:	5097 6371 5070 6390 5049 63b0 5022 63cf     .PqcpP.cIP.c"P.c
10013bf0:	4ffb 63ef 4fd4 640e 4fac 642d 4f85 644d     .O.c.O.d.O-d.OMd
10013c00:	4f5e 646c 4f36 648b 4f0f 64aa 4ee7 64c9     ^Old6O.d.O.d.N.d
10013c10:	4ebf 64e8 4e98 6507 4e70 6526 4e48 6545     .N.d.N.epN&eHNEe
10013c20:	4e21 6563 4df9 6582 4dd1 65a0 4da9 65bf     !Nce.M.e.M.e.M.e
10013c30:	4d81 65dd 4d59 65fc 4d31 661a 4d09 6639     .M.eYM.e1M.f.M9f
10013c40:	4ce1 6657 4cb8 6675 4c90 6693 4c68 66b1     .LWf.Luf.L.fhL.f
10013c50:	4c3f 66cf 4c17 66ed 4bef 670b 4bc6 6729     ?L.f.L.f.K.g.K)g
10013c60:	4b9e 6746 4b75 6764 4b4c 6782 4b24 679f     .KFguKdgLK.g$K.g
10013c70:	4afb 67bd 4ad2 67da 4aa9 67f7 4a81 6815     .J.g.J.g.J.g.J.h
10013c80:	4a58 6832 4a2f 684f 4a06 686c 49dd 6889     XJ2h/JOh.Jlh.I.h
10013c90:	49b4 68a6 498a 68c3 4961 68e0 4938 68fd     .I.h.I.haI.h8I.h
10013ca0:	490f 6919 48e6 6936 48bc 6953 4893 696f     .I.i.H6i.HSi.Hoi
10013cb0:	4869 698c 4840 69a8 4816 69c4 47ed 69e1     iH.i@H.i.H.i.G.i
10013cc0:	47c3 69fd 479a 6a19 4770 6a35 4746 6a51     .G.i.G.jpG5jFGQj
10013cd0:	471c 6a6d 46f3 6a89 46c9 6aa5 469f 6ac1     .Gmj.F.j.F.j.F.j
10013ce0:	4675 6adc 464b 6af8 4621 6b13 45f7 6b2f     uF.jKF.j!F.k.E/k
10013cf0:	45cd 6b4a 45a3 6b66 4578 6b81 454e 6b9c     .EJk.EfkxE.kNE.k
10013d00:	4524 6bb8 44fa 6bd3 44cf 6bee 44a5 6c09     $E.k.D.k.D.k.D.l
10013d10:	447a 6c24 4450 6c3f 4425 6c59 43fb 6c74     zD$lPD?l%DYl.Ctl
10013d20:	43d0 6c8f 43a5 6ca9 437b 6cc4 4350 6cde     .C.l.C.l{C.lPC.l
10013d30:	4325 6cf9 42fa 6d13 42d0 6d2d 42a5 6d48     %C.l.B.m.B-m.BHm
10013d40:	427a 6d62 424f 6d7c 4224 6d96 41f9 6db0     zBbmOB|m$B.m.A.m
10013d50:	41ce 6dca 41a2 6de3 4177 6dfd 414c 6e17     .A.m.A.mwA.mLA.n
10013d60:	4121 6e30 40f6 6e4a 40ca 6e63 409f 6e7d     !A0n.@Jn.@cn.@}n
10013d70:	4073 6e96 4048 6eaf 401d 6ec9 3ff1 6ee2     s@.nH@.n.@.n.?.n
10013d80:	3fc5 6efb 3f9a 6f14 3f6e 6f2d 3f43 6f46     .?.n.?.on?-oC?Fo
10013d90:	3f17 6f5f 3eeb 6f77 3ebf 6f90 3e93 6fa9     .?_o.>wo.>.o.>.o
10013da0:	3e68 6fc1 3e3c 6fda 3e10 6ff2 3de4 700a     h>.o<>.o.>.o.=.p
10013db0:	3db8 7023 3d8c 703b 3d60 7053 3d33 706b     .=#p.=;p`=Sp3=kp
10013dc0:	3d07 7083 3cdb 709b 3caf 70b3 3c83 70cb     .=.p.<.p.<.p.<.p
10013dd0:	3c56 70e2 3c2a 70fa 3bfd 7112 3bd1 7129     V<.p*<.p.;.q.;)q
10013de0:	3ba5 7141 3b78 7158 3b4c 716f 3b1f 7186     .;Aqx;XqL;oq.;.q
10013df0:	3af2 719e 3ac6 71b5 3a99 71cc 3a6c 71e3     .:.q.:.q.:.ql:.q
10013e00:	3a40 71fa 3a13 7211 39e6 7227 39b9 723e     @:.q.:.r.9'r.9>r
10013e10:	398c 7255 395f 726b 3932 7282 3906 7298     .9Ur_9kr29.r.9.r
10013e20:	38d8 72af 38ab 72c5 387e 72db 3851 72f1     .8.r.8.r~8.rQ8.r
10013e30:	3824 7307 37f7 731d 37ca 7333 379c 7349     $8.s.7.s.73s.7Is
10013e40:	376f 735f 3742 7375 3714 738a 36e7 73a0     o7_sB7us.7.s.6.s
10013e50:	36ba 73b5 368c 73cb 365f 73e0 3631 73f6     .6.s.6.s_6.s16.s
10013e60:	3604 740b 35d6 7420 35a8 7435 357b 744a     .6.t.5 t.55t{5Jt
10013e70:	354d 745f 351f 7474 34f2 7489 34c4 749e     M5_t.5tt.4.t.4.t
10013e80:	3496 74b2 3468 74c7 343a 74db 340c 74f0     .4.th4.t:4.t.4.t
10013e90:	33de 7504 33b0 7519 3382 752d 3354 7541     .3.u.3.u.3-uT3Au
10013ea0:	3326 7555 32f8 7569 32ca 757d 329c 7591     &3Uu.2iu.2}u.2.u
10013eb0:	326e 75a5 3240 75b9 3211 75cc 31e3 75e0     n2.u@2.u.2.u.1.u
10013ec0:	31b5 75f4 3186 7607 3158 761b 312a 762e     .1.u.1.vX1.v*1.v
10013ed0:	30fb 7641 30cd 7654 309e 7668 3070 767b     .0Av.0Tv.0hvp0{v
10013ee0:	3041 768e 3013 76a0 2fe4 76b3 2fb5 76c6     A0.v.0.v./.v./.v
10013ef0:	2f87 76d9 2f58 76eb 2f29 76fe 2efb 7710     ./.vX/.v)/.v...w
10013f00:	2ecc 7723 2e9d 7735 2e6e 7747 2e3f 775a     ..#w..5wn.Gw?.Zw
10013f10:	2e11 776c 2de2 777e 2db3 7790 2d84 77a2     ..lw.-~w.-.w.-.w
10013f20:	2d55 77b4 2d26 77c5 2cf7 77d7 2cc8 77e9     U-.w&-.w.,.w.,.w
10013f30:	2c98 77fa 2c69 780c 2c3a 781d 2c0b 782e     .,.wi,.x:,.x.,.x
10013f40:	2bdc 7840 2bad 7851 2b7d 7862 2b4e 7873     .+@x.+Qx}+bxN+sx
10013f50:	2b1f 7884 2aef 7895 2ac0 78a6 2a91 78b6     .+.x.*.x.*.x.*.x
10013f60:	2a61 78c7 2a32 78d8 2a02 78e8 29d3 78f9     a*.x2*.x.*.x.).x
10013f70:	29a3 7909 2974 7919 2944 792a 2915 793a     .).yt).yD)*y.):y
10013f80:	28e5 794a 28b5 795a 2886 796a 2856 797a     .(Jy.(Zy.(jyV(zy
10013f90:	2826 798a 27f6 7999 27c7 79a9 2797 79b9     &(.y.'.y.'.y.'.y
10013fa0:	2767 79c8 2737 79d8 2707 79e7 26d8 79f6     g'.y7'.y.'.y.&.y
10013fb0:	26a8 7a05 2678 7a15 2648 7a24 2618 7a33     .&.zx&.zH&$z.&3z
10013fc0:	25e8 7a42 25b8 7a50 2588 7a5f 2558 7a6e     .%Bz.%Pz.%_zX%nz
10013fd0:	2528 7a7d 24f7 7a8b 24c7 7a9a 2497 7aa8     (%}z.$.z.$.z.$.z
10013fe0:	2467 7ab6 2437 7ac5 2407 7ad3 23d6 7ae1     g$.z7$.z.$.z.#.z
10013ff0:	23a6 7aef 2376 7afd 2345 7b0b 2315 7b19     .#.zv#.zE#.{.#.{
10014000:	22e5 7b26 22b4 7b34 2284 7b42 2254 7b4f     ."&{."4{."B{T"O{
10014010:	2223 7b5d 21f3 7b6a 21c2 7b77 2192 7b84     #"]{.!j{.!w{.!.{
10014020:	2161 7b92 2131 7b9f 2100 7bac 20d0 7bb9     a!.{1!.{.!.{. .{
10014030:	209f 7bc5 206e 7bd2 203e 7bdf 200d 7beb     . .{n .{> .{. .{
10014040:	1fdc 7bf8 1fac 7c05 1f7b 7c11 1f4a 7c1d     ...{...|{..|J..|
10014050:	1f19 7c29 1ee9 7c36 1eb8 7c42 1e87 7c4e     ..)|..6|..B|..N|
10014060:	1e56 7c5a 1e25 7c66 1df5 7c71 1dc4 7c7d     V.Z|%.f|..q|..}|
10014070:	1d93 7c89 1d62 7c94 1d31 7ca0 1d00 7cab     ...|b..|1..|...|
10014080:	1ccf 7cb7 1c9e 7cc2 1c6d 7ccd 1c3c 7cd8     ...|...|m..|<..|
10014090:	1c0b 7ce3 1bda 7cee 1ba9 7cf9 1b78 7d04     ...|...|...|x..}
100140a0:	1b47 7d0f 1b16 7d19 1ae4 7d24 1ab3 7d2f     G..}...}..$}../}
100140b0:	1a82 7d39 1a51 7d43 1a20 7d4e 19ef 7d58     ..9}Q.C} .N}..X}
100140c0:	19bd 7d62 198c 7d6c 195b 7d76 192a 7d80     ..b}..l}[.v}*..}
100140d0:	18f8 7d8a 18c7 7d94 1896 7d9d 1864 7da7     ...}...}...}d..}
100140e0:	1833 7db0 1802 7dba 17d0 7dc3 179f 7dcd     3..}...}...}...}
100140f0:	176d 7dd6 173c 7ddf 170a 7de8 16d9 7df1     m..}<..}...}...}
10014100:	16a8 7dfa 1676 7e03 1645 7e0c 1613 7e14     ...}v..~E..~...~
10014110:	15e2 7e1d 15b0 7e26 157f 7e2e 154d 7e37     ...~..&~...~M.7~
10014120:	151b 7e3f 14ea 7e47 14b8 7e4f 1487 7e57     ..?~..G~..O~..W~
10014130:	1455 7e5f 1423 7e67 13f2 7e6f 13c0 7e77     U._~#.g~..o~..w~
10014140:	138e 7e7f 135d 7e86 132b 7e8e 12f9 7e95     ...~]..~+..~...~
10014150:	12c8 7e9d 1296 7ea4 1264 7eab 1232 7eb3     ...~...~d..~2..~
10014160:	1201 7eba 11cf 7ec1 119d 7ec8 116b 7ecf     ...~...~...~k..~
10014170:	1139 7ed5 1108 7edc 10d6 7ee3 10a4 7ee9     9..~...~...~...~
10014180:	1072 7ef0 1040 7ef6 100e 7efd 0fdd 7f03     r..~@..~...~....
10014190:	0fab 7f09 0f79 7f0f 0f47 7f15 0f15 7f1b     ....y...G.......
100141a0:	0ee3 7f21 0eb1 7f27 0e7f 7f2d 0e4d 7f32     ..!...'...-.M.2.
100141b0:	0e1b 7f38 0de9 7f3d 0db7 7f43 0d85 7f48     ..8...=...C...H.
100141c0:	0d53 7f4d 0d21 7f53 0cef 7f58 0cbd 7f5d     S.M.!.S...X...].
100141d0:	0c8b 7f62 0c59 7f67 0c27 7f6b 0bf5 7f70     ..b.Y.g.'.k...p.
100141e0:	0bc3 7f75 0b91 7f79 0b5f 7f7e 0b2d 7f82     ..u...y._.~.-...
100141f0:	0afb 7f87 0ac9 7f8b 0a97 7f8f 0a65 7f93     ............e...
10014200:	0a33 7f97 0a00 7f9b 09ce 7f9f 099c 7fa3     3...............
10014210:	096a 7fa7 0938 7faa 0906 7fae 08d4 7fb1     j...8...........
10014220:	08a2 7fb5 086f 7fb8 083d 7fbc 080b 7fbf     ....o...=.......
10014230:	07d9 7fc2 07a7 7fc5 0775 7fc8 0742 7fcb     ........u...B...
10014240:	0710 7fce 06de 7fd0 06ac 7fd3 067a 7fd6     ............z...
10014250:	0647 7fd8 0615 7fda 05e3 7fdd 05b1 7fdf     G...............
10014260:	057f 7fe1 054c 7fe3 051a 7fe5 04e8 7fe7     ....L...........
10014270:	04b6 7fe9 0483 7feb 0451 7fed 041f 7fee     ........Q.......
10014280:	03ed 7ff0 03ba 7ff2 0388 7ff3 0356 7ff4     ............V...
10014290:	0324 7ff6 02f1 7ff7 02bf 7ff8 028d 7ff9     $...............
100142a0:	025b 7ffa 0228 7ffb 01f6 7ffc 01c4 7ffc     [...(...........
100142b0:	0192 7ffd 015f 7ffe 012d 7ffe 00fb 7fff     ...._...-.......
100142c0:	00c9 7fff 0096 7fff 0064 7fff 0032 7fff     ........d...2...
100142d0:	0000 7fff ffcd 7fff ff9b 7fff ff69 7fff     ............i...
100142e0:	ff36 7fff ff04 7fff fed2 7ffe fea0 7ffe     6...............
100142f0:	fe6d 7ffd fe3b 7ffc fe09 7ffc fdd7 7ffb     m...;...........
10014300:	fda4 7ffa fd72 7ff9 fd40 7ff8 fd0e 7ff7     ....r...@.......
10014310:	fcdb 7ff6 fca9 7ff4 fc77 7ff3 fc45 7ff2     ........w...E...
10014320:	fc12 7ff0 fbe0 7fee fbae 7fed fb7c 7feb     ............|...
10014330:	fb49 7fe9 fb17 7fe7 fae5 7fe5 fab3 7fe3     I...............
10014340:	fa80 7fe1 fa4e 7fdf fa1c 7fdd f9ea 7fda     ....N...........
10014350:	f9b8 7fd8 f985 7fd6 f953 7fd3 f921 7fd0     ........S...!...
10014360:	f8ef 7fce f8bd 7fcb f88a 7fc8 f858 7fc5     ............X...
10014370:	f826 7fc2 f7f4 7fbf f7c2 7fbc f790 7fb8     &...............
10014380:	f75d 7fb5 f72b 7fb1 f6f9 7fae f6c7 7faa     ]...+...........
10014390:	f695 7fa7 f663 7fa3 f631 7f9f f5ff 7f9b     ....c...1.......
100143a0:	f5cc 7f97 f59a 7f93 f568 7f8f f536 7f8b     ........h...6...
100143b0:	f504 7f87 f4d2 7f82 f4a0 7f7e f46e 7f79     ..........~.n.y.
100143c0:	f43c 7f75 f40a 7f70 f3d8 7f6b f3a6 7f67     <.u...p...k...g.
100143d0:	f374 7f62 f342 7f5d f310 7f58 f2de 7f53     t.b.B.]...X...S.
100143e0:	f2ac 7f4d f27a 7f48 f248 7f43 f216 7f3d     ..M.z.H.H.C...=.
100143f0:	f1e4 7f38 f1b2 7f32 f180 7f2d f14e 7f27     ..8...2...-.N.'.
10014400:	f11c 7f21 f0ea 7f1b f0b8 7f15 f086 7f0f     ..!.............
10014410:	f054 7f09 f022 7f03 eff1 7efd efbf 7ef6     T..."......~...~
10014420:	ef8d 7ef0 ef5b 7ee9 ef29 7ee3 eef7 7edc     ...~[..~)..~...~
10014430:	eec6 7ed5 ee94 7ecf ee62 7ec8 ee30 7ec1     ...~...~b..~0..~
10014440:	edfe 7eba edcd 7eb3 ed9b 7eab ed69 7ea4     ...~...~...~i..~
10014450:	ed37 7e9d ed06 7e95 ecd4 7e8e eca2 7e86     7..~...~...~...~
10014460:	ec71 7e7f ec3f 7e77 ec0d 7e6f ebdc 7e67     q..~?.w~..o~..g~
10014470:	ebaa 7e5f eb78 7e57 eb47 7e4f eb15 7e47     .._~x.W~G.O~..G~
10014480:	eae4 7e3f eab2 7e37 ea80 7e2e ea4f 7e26     ..?~..7~...~O.&~
10014490:	ea1d 7e1d e9ec 7e14 e9ba 7e0c e989 7e03     ...~...~...~...~
100144a0:	e957 7dfa e926 7df1 e8f5 7de8 e8c3 7ddf     W..}&..}...}...}
100144b0:	e892 7dd6 e860 7dcd e82f 7dc3 e7fd 7dba     ...}`..}/..}...}
100144c0:	e7cc 7db0 e79b 7da7 e769 7d9d e738 7d94     ...}...}i..}8..}
100144d0:	e707 7d8a e6d5 7d80 e6a4 7d76 e673 7d6c     ...}...}..v}s.l}
100144e0:	e642 7d62 e610 7d58 e5df 7d4e e5ae 7d43     B.b}..X}..N}..C}
100144f0:	e57d 7d39 e54c 7d2f e51b 7d24 e4e9 7d19     }.9}L./}..$}...}
10014500:	e4b8 7d0f e487 7d04 e456 7cf9 e425 7cee     ...}...}V..|%..|
10014510:	e3f4 7ce3 e3c3 7cd8 e392 7ccd e361 7cc2     ...|...|...|a..|
10014520:	e330 7cb7 e2ff 7cab e2ce 7ca0 e29d 7c94     0..|...|...|...|
10014530:	e26c 7c89 e23b 7c7d e20a 7c71 e1da 7c66     l..|;.}|..q|..f|
10014540:	e1a9 7c5a e178 7c4e e147 7c42 e116 7c36     ..Z|x.N|G.B|..6|
10014550:	e0e6 7c29 e0b5 7c1d e084 7c11 e053 7c05     ..)|...|...|S..|
10014560:	e023 7bf8 dff2 7beb dfc1 7bdf df91 7bd2     #..{...{...{...{
10014570:	df60 7bc5 df2f 7bb9 deff 7bac dece 7b9f     `..{/..{...{...{
10014580:	de9e 7b92 de6d 7b84 de3d 7b77 de0c 7b6a     ...{m..{=.w{..j{
10014590:	dddc 7b5d ddab 7b4f dd7b 7b42 dd4b 7b34     ..]{..O{{.B{K.4{
100145a0:	dd1a 7b26 dcea 7b19 dcba 7b0b dc89 7afd     ..&{...{...{...z
100145b0:	dc59 7aef dc29 7ae1 dbf8 7ad3 dbc8 7ac5     Y..z)..z...z...z
100145c0:	db98 7ab6 db68 7aa8 db38 7a9a db08 7a8b     ...zh..z8..z...z
100145d0:	dad7 7a7d daa7 7a6e da77 7a5f da47 7a50     ..}z..nzw._zG.Pz
100145e0:	da17 7a42 d9e7 7a33 d9b7 7a24 d987 7a15     ..Bz..3z..$z...z
100145f0:	d957 7a05 d927 79f6 d8f8 79e7 d8c8 79d8     W..z'..y...y...y
10014600:	d898 79c8 d868 79b9 d838 79a9 d809 7999     ...yh..y8..y...y
10014610:	d7d9 798a d7a9 797a d779 796a d74a 795a     ...y..zyy.jyJ.Zy
10014620:	d71a 794a d6ea 793a d6bb 792a d68b 7919     ..Jy..:y..*y...y
10014630:	d65c 7909 d62c 78f9 d5fd 78e8 d5cd 78d8     \..y,..x...x...x
10014640:	d59e 78c7 d56e 78b6 d53f 78a6 d510 7895     ...xn..x?..x...x
10014650:	d4e0 7884 d4b1 7873 d482 7862 d452 7851     ...x..sx..bxR.Qx
10014660:	d423 7840 d3f4 782e d3c5 781d d396 780c     #.@x...x...x...x
10014670:	d367 77fa d337 77e9 d308 77d7 d2d9 77c5     g..w7..w...w...w
10014680:	d2aa 77b4 d27b 77a2 d24c 7790 d21d 777e     ...w{..wL..w..~w
10014690:	d1ee 776c d1c0 775a d191 7747 d162 7735     ..lw..Zw..Gwb.5w
100146a0:	d133 7723 d104 7710 d0d6 76fe d0a7 76eb     3.#w...w...v...v
100146b0:	d078 76d9 d04a 76c6 d01b 76b3 cfec 76a0     x..vJ..v...v...v
100146c0:	cfbe 768e cf8f 767b cf61 7668 cf32 7654     ...v..{va.hv2.Tv
100146d0:	cf04 7641 ced5 762e cea7 761b ce79 7607     ..Av...v...vy..v
100146e0:	ce4a 75f4 ce1c 75e0 cdee 75cc cdbf 75b9     J..u...u...u...u
100146f0:	cd91 75a5 cd63 7591 cd35 757d cd07 7569     ...uc..u5.}u..iu
10014700:	ccd9 7555 ccab 7541 cc7d 752d cc4f 7519     ..Uu..Au}.-uO..u
10014710:	cc21 7504 cbf3 74f0 cbc5 74db cb97 74c7     !..u...t...t...t
10014720:	cb69 74b2 cb3b 749e cb0d 7489 cae0 7474     i..t;..t...t..tt
10014730:	cab2 745f ca84 744a ca57 7435 ca29 7420     .._t..JtW.5t). t
10014740:	c9fb 740b c9ce 73f6 c9a0 73e0 c973 73cb     ...t...s...ss..s
10014750:	c945 73b5 c918 73a0 c8eb 738a c8bd 7375     E..s...s...s..us
10014760:	c890 735f c863 7349 c835 7333 c808 731d     .._sc.Is5.3s...s
10014770:	c7db 7307 c7ae 72f1 c781 72db c754 72c5     ...s...r...rT..r
10014780:	c727 72af c6f9 7298 c6cd 7282 c6a0 726b     '..r...r...r..kr
10014790:	c673 7255 c646 723e c619 7227 c5ec 7211     s.UrF.>r..'r...r
100147a0:	c5bf 71fa c593 71e3 c566 71cc c539 71b5     ...q...qf..q9..q
100147b0:	c50d 719e c4e0 7186 c4b3 716f c487 7158     ...q...q..oq..Xq
100147c0:	c45a 7141 c42e 7129 c402 7112 c3d5 70fa     Z.Aq..)q...q...p
100147d0:	c3a9 70e2 c37c 70cb c350 70b3 c324 709b     ...p|..pP..p$..p
100147e0:	c2f8 7083 c2cc 706b c29f 7053 c273 703b     ...p..kp..Sps.;p
100147f0:	c247 7023 c21b 700a c1ef 6ff2 c1c3 6fda     G.#p...p...o...o
10014800:	c197 6fc1 c16c 6fa9 c140 6f90 c114 6f77     ...ol..o@..o..wo
10014810:	c0e8 6f5f c0bc 6f46 c091 6f2d c065 6f14     .._o..Fo..-oe..o
10014820:	c03a 6efb c00e 6ee2 bfe2 6ec9 bfb7 6eaf     :..n...n...n...n
10014830:	bf8c 6e96 bf60 6e7d bf35 6e63 bf09 6e4a     ...n`.}n5.cn..Jn
10014840:	bede 6e30 beb3 6e17 be88 6dfd be5d 6de3     ..0n...n...m]..m
10014850:	be31 6dca be06 6db0 bddb 6d96 bdb0 6d7c     1..m...m...m..|m
10014860:	bd85 6d62 bd5a 6d48 bd2f 6d2d bd05 6d13     ..bmZ.Hm/.-m...m
10014870:	bcda 6cf9 bcaf 6cde bc84 6cc4 bc5a 6ca9     ...l...l...lZ..l
10014880:	bc2f 6c8f bc04 6c74 bbda 6c59 bbaf 6c3f     /..l..tl..Yl..?l
10014890:	bb85 6c24 bb5a 6c09 bb30 6bee bb05 6bd3     ..$lZ..l0..k...k
100148a0:	badb 6bb8 bab1 6b9c ba87 6b81 ba5c 6b66     ...k...k...k\.fk
100148b0:	ba32 6b4a ba08 6b2f b9de 6b13 b9b4 6af8     2.Jk../k...k...j
100148c0:	b98a 6adc b960 6ac1 b936 6aa5 b90c 6a89     ...j`..j6..j...j
100148d0:	b8e3 6a6d b8b9 6a51 b88f 6a35 b865 6a19     ..mj..Qj..5je..j
100148e0:	b83c 69fd b812 69e1 b7e9 69c4 b7bf 69a8     <..i...i...i...i
100148f0:	b796 698c b76c 696f b743 6953 b719 6936     ...il.oiC.Si..6i
10014900:	b6f0 6919 b6c7 68fd b69e 68e0 b675 68c3     ...i...h...hu..h
10014910:	b64b 68a6 b622 6889 b5f9 686c b5d0 684f     K..h"..h..lh..Oh
10014920:	b5a7 6832 b57e 6815 b556 67f7 b52d 67da     ..2h~..hV..g-..g
10014930:	b504 67bd b4db 679f b4b3 6782 b48a 6764     ...g...g...g..dg
10014940:	b461 6746 b439 6729 b410 670b b3e8 66ed     a.Fg9.)g...g...f
10014950:	b3c0 66cf b397 66b1 b36f 6693 b347 6675     ...f...fo..fG.uf
10014960:	b31e 6657 b2f6 6639 b2ce 661a b2a6 65fc     ..Wf..9f...f...e
10014970:	b27e 65dd b256 65bf b22e 65a0 b206 6582     ~..eV..e...e...e
10014980:	b1de 6563 b1b7 6545 b18f 6526 b167 6507     ..ce..Ee..&eg..e
10014990:	b140 64e8 b118 64c9 b0f0 64aa b0c9 648b     @..d...d...d...d
100149a0:	b0a1 646c b07a 644d b053 642d b02b 640e     ..ldz.MdS.-d+..d
100149b0:	b004 63ef afdd 63cf afb6 63b0 af8f 6390     ...c...c...c...c
100149c0:	af68 6371 af40 6351 af1a 6331 aef3 6311     h.qc@.Qc..1c...c
100149d0:	aecc 62f2 aea5 62d2 ae7e 62b2 ae57 6292     ...b...b~..bW..b
100149e0:	ae31 6271 ae0a 6251 ade3 6231 adbd 6211     1.qb..Qb..1b...b
100149f0:	ad96 61f1 ad70 61d0 ad4a 61b0 ad23 618f     ...ap..aJ..a#..a
10014a00:	acfd 616f acd7 614e acb1 612d ac8a 610d     ..oa..Na..-a...a
10014a10:	ac64 60ec ac3e 60cb ac18 60aa abf2 6089     d..`>..`...`...`
10014a20:	abcc 6068 aba7 6047 ab81 6026 ab5b 6004     ..h`..G`..&`[..`
10014a30:	ab35 5fe3 ab10 5fc2 aaea 5fa0 aac5 5f7f     5.._..._..._..._
10014a40:	aa9f 5f5e aa7a 5f3c aa54 5f1a aa2f 5ef9     ..^_z.<_T.._/..^
10014a50:	aa0a 5ed7 a9e5 5eb5 a9bf 5e93 a99a 5e71     ...^...^...^..q^
10014a60:	a975 5e50 a950 5e2d a92b 5e0b a906 5de9     u.P^P.-^+..^...]
10014a70:	a8e2 5dc7 a8bd 5da5 a898 5d83 a873 5d60     ...]...]...]s.`]
10014a80:	a84f 5d3e a82a 5d1b a806 5cf9 a7e1 5cd6     O.>]*..]...\...\
10014a90:	a7bd 5cb4 a798 5c91 a774 5c6e a750 5c4b     ...\...\t.n\P.K\
10014aa0:	a72b 5c29 a707 5c06 a6e3 5be3 a6bf 5bc0     +.)\...\...[...[
10014ab0:	a69b 5b9d a677 5b79 a653 5b56 a62f 5b33     ...[w.y[S.V[/.3[
10014ac0:	a60c 5b10 a5e8 5aec a5c4 5ac9 a5a1 5aa5     ...[...Z...Z...Z
10014ad0:	a57d 5a82 a55a 5a5e a536 5a3b a513 5a17     }..ZZ.^Z6.;Z...Z
10014ae0:	a4ef 59f3 a4cc 59d0 a4a9 59ac a486 5988     ...Y...Y...Y...Y
10014af0:	a462 5964 a43f 5940 a41c 591c a3f9 58f8     b.dY?.@Y...Y...X
10014b00:	a3d6 58d4 a3b4 58af a391 588b a36e 5867     ...X...X...Xn.gX
10014b10:	a34b 5842 a329 581e a306 57f9 a2e4 57d5     K.BX)..X...W...W
10014b20:	a2c1 57b0 a29f 578c a27c 5767 a25a 5742     ...W...W|.gWZ.BW
10014b30:	a238 571d a216 56f9 a1f4 56d4 a1d2 56af     8..W...V...V...V
10014b40:	a1af 568a a18e 5665 a16c 5640 a14a 561a     ...V..eVl.@VJ..V
10014b50:	a128 55f5 a106 55d0 a0e5 55ab a0c3 5585     (..U...U...U...U
10014b60:	a0a1 5560 a080 553a a05f 5515 a03d 54ef     ..`U..:U_..U=..T
10014b70:	a01c 54ca 9ffb 54a4 9fd9 547e 9fb8 5458     ...T...T..~T..XT
10014b80:	9f97 5433 9f76 540d 9f55 53e7 9f34 53c1     ..3Tv..TU..S4..S
10014b90:	9f13 539b 9ef2 5375 9ed2 534e 9eb1 5328     ...S..uS..NS..(S
10014ba0:	9e90 5302 9e70 52dc 9e4f 52b5 9e2f 528f     ...Sp..RO..R/..R
10014bb0:	9e0e 5269 9dee 5242 9dce 521c 9dae 51f5     ..iR..BR...R...Q
10014bc0:	9d8e 51ce 9d6d 51a8 9d4d 5181 9d2d 515a     ...Qm..QM..Q-.ZQ
10014bd0:	9d0d 5133 9cee 510c 9cce 50e5 9cae 50bf     ..3Q...Q...P...P
10014be0:	9c8e 5097 9c6f 5070 9c4f 5049 9c30 5022     ...Po.pPO.IP0."P
10014bf0:	9c10 4ffb 9bf1 4fd4 9bd2 4fac 9bb2 4f85     ...O...O...O...O
10014c00:	9b93 4f5e 9b74 4f36 9b55 4f0f 9b36 4ee7     ..^Ot.6OU..O6..N
10014c10:	9b17 4ebf 9af8 4e98 9ad9 4e70 9aba 4e48     ...N...N..pN..HN
10014c20:	9a9c 4e21 9a7d 4df9 9a5f 4dd1 9a40 4da9     ..!N}..M_..M@..M
10014c30:	9a22 4d81 9a03 4d59 99e5 4d31 99c6 4d09     "..M..YM..1M...M
10014c40:	99a8 4ce1 998a 4cb8 996c 4c90 994e 4c68     ...L...Ll..LN.hL
10014c50:	9930 4c3f 9912 4c17 98f4 4bef 98d6 4bc6     0.?L...L...K...K
10014c60:	98b9 4b9e 989b 4b75 987d 4b4c 9860 4b24     ...K..uK}.LK`.$K
10014c70:	9842 4afb 9825 4ad2 9808 4aa9 97ea 4a81     B..J%..J...J...J
10014c80:	97cd 4a58 97b0 4a2f 9793 4a06 9776 49dd     ..XJ../J...Jv..I
10014c90:	9759 49b4 973c 498a 971f 4961 9702 4938     Y..I<..I..aI..8I
10014ca0:	96e6 490f 96c9 48e6 96ac 48bc 9690 4893     ...I...H...H...H
10014cb0:	9673 4869 9657 4840 963b 4816 961e 47ed     s.iHW.@H;..H...G
10014cc0:	9602 47c3 95e6 479a 95ca 4770 95ae 4746     ...G...G..pG..FG
10014cd0:	9592 471c 9576 46f3 955a 46c9 953e 469f     ...Gv..FZ..F>..F
10014ce0:	9523 4675 9507 464b 94ec 4621 94d0 45f7     #.uF..KF..!F...E
10014cf0:	94b5 45cd 9499 45a3 947e 4578 9463 454e     ...E...E~.xEc.NE
10014d00:	9447 4524 942c 44fa 9411 44cf 93f6 44a5     G.$E,..D...D...D
10014d10:	93db 447a 93c0 4450 93a6 4425 938b 43fb     ..zD..PD..%D...C
10014d20:	9370 43d0 9356 43a5 933b 437b 9321 4350     p..CV..C;.{C!.PC
10014d30:	9306 4325 92ec 42fa 92d2 42d0 92b7 42a5     ..%C...B...B...B
10014d40:	929d 427a 9283 424f 9269 4224 924f 41f9     ..zB..OBi.$BO..A
10014d50:	9235 41ce 921c 41a2 9202 4177 91e8 414c     5..A...A..wA..LA
10014d60:	91cf 4121 91b5 40f6 919c 40ca 9182 409f     ..!A...@...@...@
10014d70:	9169 4073 9150 4048 9136 401d 911d 3ff1     i.s@P.H@6..@...?
10014d80:	9104 3fc5 90eb 3f9a 90d2 3f6e 90b9 3f43     ...?...?..n?..C?
10014d90:	90a0 3f17 9088 3eeb 906f 3ebf 9056 3e93     ...?...>o..>V..>
10014da0:	903e 3e68 9025 3e3c 900d 3e10 8ff5 3de4     >.h>%.<>...>...=
10014db0:	8fdc 3db8 8fc4 3d8c 8fac 3d60 8f94 3d33     ...=...=..`=..3=
10014dc0:	8f7c 3d07 8f64 3cdb 8f4c 3caf 8f34 3c83     |..=d..<L..<4..<
10014dd0:	8f1d 3c56 8f05 3c2a 8eed 3bfd 8ed6 3bd1     ..V<..*<...;...;
10014de0:	8ebe 3ba5 8ea7 3b78 8e90 3b4c 8e79 3b1f     ...;..x;..L;y..;
10014df0:	8e61 3af2 8e4a 3ac6 8e33 3a99 8e1c 3a6c     a..:J..:3..:..l:
10014e00:	8e05 3a40 8dee 3a13 8dd8 39e6 8dc1 39b9     ..@:...:...9...9
10014e10:	8daa 398c 8d94 395f 8d7d 3932 8d67 3906     ...9.._9}.29g..9
10014e20:	8d50 38d8 8d3a 38ab 8d24 387e 8d0e 3851     P..8:..8$.~8..Q8
10014e30:	8cf8 3824 8ce2 37f7 8ccc 37ca 8cb6 379c     ..$8...7...7...7
10014e40:	8ca0 376f 8c8a 3742 8c75 3714 8c5f 36e7     ..o7..B7u..7_..6
10014e50:	8c4a 36ba 8c34 368c 8c1f 365f 8c09 3631     J..64..6.._6..16
10014e60:	8bf4 3604 8bdf 35d6 8bca 35a8 8bb5 357b     ...6...5...5..{5
10014e70:	8ba0 354d 8b8b 351f 8b76 34f2 8b61 34c4     ..M5...5v..4a..4
10014e80:	8b4d 3496 8b38 3468 8b24 343a 8b0f 340c     M..48.h4$.:4...4
10014e90:	8afb 33de 8ae6 33b0 8ad2 3382 8abe 3354     ...3...3...3..T3
10014ea0:	8aaa 3326 8a96 32f8 8a82 32ca 8a6e 329c     ..&3...2...2n..2
10014eb0:	8a5a 326e 8a46 3240 8a33 3211 8a1f 31e3     Z.n2F.@23..2...1
10014ec0:	8a0b 31b5 89f8 3186 89e4 3158 89d1 312a     ...1...1..X1..*1
10014ed0:	89be 30fb 89ab 30cd 8997 309e 8984 3070     ...0...0...0..p0
10014ee0:	8971 3041 895f 3013 894c 2fe4 8939 2fb5     q.A0_..0L../9../
10014ef0:	8926 2f87 8914 2f58 8901 2f29 88ef 2efb     &../..X/..)/....
10014f00:	88dc 2ecc 88ca 2e9d 88b8 2e6e 88a5 2e3f     ..........n...?.
10014f10:	8893 2e11 8881 2de2 886f 2db3 885d 2d84     .......-o..-]..-
10014f20:	884b 2d55 883a 2d26 8828 2cf7 8816 2cc8     K.U-:.&-(..,...,
10014f30:	8805 2c98 87f3 2c69 87e2 2c3a 87d1 2c0b     ...,..i,..:,...,
10014f40:	87bf 2bdc 87ae 2bad 879d 2b7d 878c 2b4e     ...+...+..}+..N+
10014f50:	877b 2b1f 876a 2aef 8759 2ac0 8749 2a91     {..+j..*Y..*I..*
10014f60:	8738 2a61 8727 2a32 8717 2a02 8706 29d3     8.a*'.2*...*...)
10014f70:	86f6 29a3 86e6 2974 86d5 2944 86c5 2915     ...)..t)..D)...)
10014f80:	86b5 28e5 86a5 28b5 8695 2886 8685 2856     ...(...(...(..V(
10014f90:	8675 2826 8666 27f6 8656 27c7 8646 2797     u.&(f..'V..'F..'
10014fa0:	8637 2767 8627 2737 8618 2707 8609 26d8     7.g''.7'...'...&
10014fb0:	85fa 26a8 85ea 2678 85db 2648 85cc 2618     ...&..x&..H&...&
10014fc0:	85bd 25e8 85af 25b8 85a0 2588 8591 2558     ...%...%...%..X%
10014fd0:	8582 2528 8574 24f7 8565 24c7 8557 2497     ..(%t..$e..$W..$
10014fe0:	8549 2467 853a 2437 852c 2407 851e 23d6     I.g$:.7$,..$...#
10014ff0:	8510 23a6 8502 2376 84f4 2345 84e6 2315     ...#..v#..E#...#
10015000:	84d9 22e5 84cb 22b4 84bd 2284 84b0 2254     ..."..."..."..T"
10015010:	84a2 2223 8495 21f3 8488 21c2 847b 2192     ..#"...!...!{..!
10015020:	846d 2161 8460 2131 8453 2100 8446 20d0     m.a!`.1!S..!F.. 
10015030:	843a 209f 842d 206e 8420 203e 8414 200d     :.. -.n  .> ... 
10015040:	8407 1fdc 83fa 1fac 83ee 1f7b 83e2 1f4a     ..........{...J.
10015050:	83d6 1f19 83c9 1ee9 83bd 1eb8 83b1 1e87     ................
10015060:	83a5 1e56 8399 1e25 838e 1df5 8382 1dc4     ..V...%.........
10015070:	8376 1d93 836b 1d62 835f 1d31 8354 1d00     v...k.b._.1.T...
10015080:	8348 1ccf 833d 1c9e 8332 1c6d 8327 1c3c     H...=...2.m.'.<.
10015090:	831c 1c0b 8311 1bda 8306 1ba9 82fb 1b78     ..............x.
100150a0:	82f0 1b47 82e6 1b16 82db 1ae4 82d0 1ab3     ..G.............
100150b0:	82c6 1a82 82bc 1a51 82b1 1a20 82a7 19ef     ......Q... .....
100150c0:	829d 19bd 8293 198c 8289 195b 827f 192a     ..........[...*.
100150d0:	8275 18f8 826b 18c7 8262 1896 8258 1864     u...k...b...X.d.
100150e0:	824f 1833 8245 1802 823c 17d0 8232 179f     O.3.E...<...2...
100150f0:	8229 176d 8220 173c 8217 170a 820e 16d9     ).m. .<.........
10015100:	8205 16a8 81fc 1676 81f3 1645 81eb 1613     ......v...E.....
10015110:	81e2 15e2 81d9 15b0 81d1 157f 81c8 154d     ..............M.
10015120:	81c0 151b 81b8 14ea 81b0 14b8 81a8 1487     ................
10015130:	81a0 1455 8198 1423 8190 13f2 8188 13c0     ..U...#.........
10015140:	8180 138e 8179 135d 8171 132b 816a 12f9     ....y.].q.+.j...
10015150:	8162 12c8 815b 1296 8154 1264 814c 1232     b...[...T.d.L.2.
10015160:	8145 1201 813e 11cf 8137 119d 8130 116b     E...>...7...0.k.
10015170:	812a 1139 8123 1108 811c 10d6 8116 10a4     *.9.#...........
10015180:	810f 1072 8109 1040 8102 100e 80fc 0fdd     ..r...@.........
10015190:	80f6 0fab 80f0 0f79 80ea 0f47 80e4 0f15     ......y...G.....
100151a0:	80de 0ee3 80d8 0eb1 80d2 0e7f 80cd 0e4d     ..............M.
100151b0:	80c7 0e1b 80c2 0de9 80bc 0db7 80b7 0d85     ................
100151c0:	80b2 0d53 80ac 0d21 80a7 0cef 80a2 0cbd     ..S...!.........
100151d0:	809d 0c8b 8098 0c59 8094 0c27 808f 0bf5     ......Y...'.....
100151e0:	808a 0bc3 8086 0b91 8081 0b5f 807d 0b2d     .........._.}.-.
100151f0:	8078 0afb 8074 0ac9 8070 0a97 806c 0a65     x...t...p...l.e.
10015200:	8068 0a33 8064 0a00 8060 09ce 805c 099c     h.3.d...`...\...
10015210:	8058 096a 8055 0938 8051 0906 804e 08d4     X.j.U.8.Q...N...
10015220:	804a 08a2 8047 086f 8043 083d 8040 080b     J...G.o.C.=.@...
10015230:	803d 07d9 803a 07a7 8037 0775 8034 0742     =...:...7.u.4.B.
10015240:	8031 0710 802f 06de 802c 06ac 8029 067a     1.../...,...).z.
10015250:	8027 0647 8025 0615 8022 05e3 8020 05b1     '.G.%..."... ...
10015260:	801e 057f 801c 054c 801a 051a 8018 04e8     ......L.........
10015270:	8016 04b6 8014 0483 8012 0451 8011 041f     ..........Q.....
10015280:	800f 03ed 800d 03ba 800c 0388 800b 0356     ..............V.
10015290:	8009 0324 8008 02f1 8007 02bf 8006 028d     ..$.............
100152a0:	8005 025b 8004 0228 8003 01f6 8003 01c4     ..[...(.........
100152b0:	8002 0192 8001 015f 8001 012d 8000 00fb     ......_...-.....
100152c0:	8000 00c9 8000 0096 8000 0064 8000 0032     ..........d...2.
100152d0:	8000 0000 8000 ffcd 8000 ff9b 8000 ff69     ..............i.
100152e0:	8000 ff36 8000 ff04 8001 fed2 8001 fea0     ..6.............
100152f0:	8002 fe6d 8003 fe3b 8003 fe09 8004 fdd7     ..m...;.........
10015300:	8005 fda4 8006 fd72 8007 fd40 8008 fd0e     ......r...@.....
10015310:	8009 fcdb 800b fca9 800c fc77 800d fc45     ..........w...E.
10015320:	800f fc12 8011 fbe0 8012 fbae 8014 fb7c     ..............|.
10015330:	8016 fb49 8018 fb17 801a fae5 801c fab3     ..I.............
10015340:	801e fa80 8020 fa4e 8022 fa1c 8025 f9ea     .... .N."...%...
10015350:	8027 f9b8 8029 f985 802c f953 802f f921     '...)...,.S./.!.
10015360:	8031 f8ef 8034 f8bd 8037 f88a 803a f858     1...4...7...:.X.
10015370:	803d f826 8040 f7f4 8043 f7c2 8047 f790     =.&.@...C...G...
10015380:	804a f75d 804e f72b 8051 f6f9 8055 f6c7     J.].N.+.Q...U...
10015390:	8058 f695 805c f663 8060 f631 8064 f5ff     X...\.c.`.1.d...
100153a0:	8068 f5cc 806c f59a 8070 f568 8074 f536     h...l...p.h.t.6.
100153b0:	8078 f504 807d f4d2 8081 f4a0 8086 f46e     x...}.........n.
100153c0:	808a f43c 808f f40a 8094 f3d8 8098 f3a6     ..<.............
100153d0:	809d f374 80a2 f342 80a7 f310 80ac f2de     ..t...B.........
100153e0:	80b2 f2ac 80b7 f27a 80bc f248 80c2 f216     ......z...H.....
100153f0:	80c7 f1e4 80cd f1b2 80d2 f180 80d8 f14e     ..............N.
10015400:	80de f11c 80e4 f0ea 80ea f0b8 80f0 f086     ................
10015410:	80f6 f054 80fc f022 8102 eff1 8109 efbf     ..T...".........
10015420:	810f ef8d 8116 ef5b 811c ef29 8123 eef7     ......[...).#...
10015430:	812a eec6 8130 ee94 8137 ee62 813e ee30     *...0...7.b.>.0.
10015440:	8145 edfe 814c edcd 8154 ed9b 815b ed69     E...L...T...[.i.
10015450:	8162 ed37 816a ed06 8171 ecd4 8179 eca2     b.7.j...q...y...
10015460:	8180 ec71 8188 ec3f 8190 ec0d 8198 ebdc     ..q...?.........
10015470:	81a0 ebaa 81a8 eb78 81b0 eb47 81b8 eb15     ......x...G.....
10015480:	81c0 eae4 81c8 eab2 81d1 ea80 81d9 ea4f     ..............O.
10015490:	81e2 ea1d 81eb e9ec 81f3 e9ba 81fc e989     ................
100154a0:	8205 e957 820e e926 8217 e8f5 8220 e8c3     ..W...&..... ...
100154b0:	8229 e892 8232 e860 823c e82f 8245 e7fd     )...2.`.<./.E...
100154c0:	824f e7cc 8258 e79b 8262 e769 826b e738     O...X...b.i.k.8.
100154d0:	8275 e707 827f e6d5 8289 e6a4 8293 e673     u.............s.
100154e0:	829d e642 82a7 e610 82b1 e5df 82bc e5ae     ..B.............
100154f0:	82c6 e57d 82d0 e54c 82db e51b 82e6 e4e9     ..}...L.........
10015500:	82f0 e4b8 82fb e487 8306 e456 8311 e425     ..........V...%.
10015510:	831c e3f4 8327 e3c3 8332 e392 833d e361     ....'...2...=.a.
10015520:	8348 e330 8354 e2ff 835f e2ce 836b e29d     H.0.T..._...k...
10015530:	8376 e26c 8382 e23b 838e e20a 8399 e1da     v.l...;.........
10015540:	83a5 e1a9 83b1 e178 83bd e147 83c9 e116     ......x...G.....
10015550:	83d6 e0e6 83e2 e0b5 83ee e084 83fa e053     ..............S.
10015560:	8407 e023 8414 dff2 8420 dfc1 842d df91     ..#..... ...-...
10015570:	843a df60 8446 df2f 8453 deff 8460 dece     :.`.F./.S...`...
10015580:	846d de9e 847b de6d 8488 de3d 8495 de0c     m...{.m...=.....
10015590:	84a2 dddc 84b0 ddab 84bd dd7b 84cb dd4b     ..........{...K.
100155a0:	84d9 dd1a 84e6 dcea 84f4 dcba 8502 dc89     ................
100155b0:	8510 dc59 851e dc29 852c dbf8 853a dbc8     ..Y...).,...:...
100155c0:	8549 db98 8557 db68 8565 db38 8574 db08     I...W.h.e.8.t...
100155d0:	8582 dad7 8591 daa7 85a0 da77 85af da47     ..........w...G.
100155e0:	85bd da17 85cc d9e7 85db d9b7 85ea d987     ................
100155f0:	85fa d957 8609 d927 8618 d8f8 8627 d8c8     ..W...'.....'...
10015600:	8637 d898 8646 d868 8656 d838 8666 d809     7...F.h.V.8.f...
10015610:	8675 d7d9 8685 d7a9 8695 d779 86a5 d74a     u.........y...J.
10015620:	86b5 d71a 86c5 d6ea 86d5 d6bb 86e6 d68b     ................
10015630:	86f6 d65c 8706 d62c 8717 d5fd 8727 d5cd     ..\...,.....'...
10015640:	8738 d59e 8749 d56e 8759 d53f 876a d510     8...I.n.Y.?.j...
10015650:	877b d4e0 878c d4b1 879d d482 87ae d452     {.............R.
10015660:	87bf d423 87d1 d3f4 87e2 d3c5 87f3 d396     ..#.............
10015670:	8805 d367 8816 d337 8828 d308 883a d2d9     ..g...7.(...:...
10015680:	884b d2aa 885d d27b 886f d24c 8881 d21d     K...].{.o.L.....
10015690:	8893 d1ee 88a5 d1c0 88b8 d191 88ca d162     ..............b.
100156a0:	88dc d133 88ef d104 8901 d0d6 8914 d0a7     ..3.............
100156b0:	8926 d078 8939 d04a 894c d01b 895f cfec     &.x.9.J.L..._...
100156c0:	8971 cfbe 8984 cf8f 8997 cf61 89ab cf32     q.........a...2.
100156d0:	89be cf04 89d1 ced5 89e4 cea7 89f8 ce79     ..............y.
100156e0:	8a0b ce4a 8a1f ce1c 8a33 cdee 8a46 cdbf     ..J.....3...F...
100156f0:	8a5a cd91 8a6e cd63 8a82 cd35 8a96 cd07     Z...n.c...5.....
10015700:	8aaa ccd9 8abe ccab 8ad2 cc7d 8ae6 cc4f     ..........}...O.
10015710:	8afb cc21 8b0f cbf3 8b24 cbc5 8b38 cb97     ..!.....$...8...
10015720:	8b4d cb69 8b61 cb3b 8b76 cb0d 8b8b cae0     M.i.a.;.v.......
10015730:	8ba0 cab2 8bb5 ca84 8bca ca57 8bdf ca29     ..........W...).
10015740:	8bf4 c9fb 8c09 c9ce 8c1f c9a0 8c34 c973     ............4.s.
10015750:	8c4a c945 8c5f c918 8c75 c8eb 8c8a c8bd     J.E._...u.......
10015760:	8ca0 c890 8cb6 c863 8ccc c835 8ce2 c808     ......c...5.....
10015770:	8cf8 c7db 8d0e c7ae 8d24 c781 8d3a c754     ........$...:.T.
10015780:	8d50 c727 8d67 c6f9 8d7d c6cd 8d94 c6a0     P.'.g...}.......
10015790:	8daa c673 8dc1 c646 8dd8 c619 8dee c5ec     ..s...F.........
100157a0:	8e05 c5bf 8e1c c593 8e33 c566 8e4a c539     ........3.f.J.9.
100157b0:	8e61 c50d 8e79 c4e0 8e90 c4b3 8ea7 c487     a...y...........
100157c0:	8ebe c45a 8ed6 c42e 8eed c402 8f05 c3d5     ..Z.............
100157d0:	8f1d c3a9 8f34 c37c 8f4c c350 8f64 c324     ....4.|.L.P.d.$.
100157e0:	8f7c c2f8 8f94 c2cc 8fac c29f 8fc4 c273     |.............s.
100157f0:	8fdc c247 8ff5 c21b 900d c1ef 9025 c1c3     ..G.........%...
10015800:	903e c197 9056 c16c 906f c140 9088 c114     >...V.l.o.@.....
10015810:	90a0 c0e8 90b9 c0bc 90d2 c091 90eb c065     ..............e.
10015820:	9104 c03a 911d c00e 9136 bfe2 9150 bfb7     ..:.....6...P...
10015830:	9169 bf8c 9182 bf60 919c bf35 91b5 bf09     i.....`...5.....
10015840:	91cf bede 91e8 beb3 9202 be88 921c be5d     ..............].
10015850:	9235 be31 924f be06 9269 bddb 9283 bdb0     5.1.O...i.......
10015860:	929d bd85 92b7 bd5a 92d2 bd2f 92ec bd05     ......Z.../.....
10015870:	9306 bcda 9321 bcaf 933b bc84 9356 bc5a     ....!...;...V.Z.
10015880:	9370 bc2f 938b bc04 93a6 bbda 93c0 bbaf     p./.............
10015890:	93db bb85 93f6 bb5a 9411 bb30 942c bb05     ......Z...0.,...
100158a0:	9447 badb 9463 bab1 947e ba87 9499 ba5c     G...c...~.....\.
100158b0:	94b5 ba32 94d0 ba08 94ec b9de 9507 b9b4     ..2.............
100158c0:	9523 b98a 953e b960 955a b936 9576 b90c     #...>.`.Z.6.v...
100158d0:	9592 b8e3 95ae b8b9 95ca b88f 95e6 b865     ..............e.
100158e0:	9602 b83c 961e b812 963b b7e9 9657 b7bf     ..<.....;...W...
100158f0:	9673 b796 9690 b76c 96ac b743 96c9 b719     s.....l...C.....
10015900:	96e6 b6f0 9702 b6c7 971f b69e 973c b675     ............<.u.
10015910:	9759 b64b 9776 b622 9793 b5f9 97b0 b5d0     Y.K.v.".........
10015920:	97cd b5a7 97ea b57e 9808 b556 9825 b52d     ......~...V.%.-.
10015930:	9842 b504 9860 b4db 987d b4b3 989b b48a     B...`...}.......
10015940:	98b9 b461 98d6 b439 98f4 b410 9912 b3e8     ..a...9.........
10015950:	9930 b3c0 994e b397 996c b36f 998a b347     0...N...l.o...G.
10015960:	99a8 b31e 99c6 b2f6 99e5 b2ce 9a03 b2a6     ................
10015970:	9a22 b27e 9a40 b256 9a5f b22e 9a7d b206     ".~.@.V._...}...
10015980:	9a9c b1de 9aba b1b7 9ad9 b18f 9af8 b167     ..............g.
10015990:	9b17 b140 9b36 b118 9b55 b0f0 9b74 b0c9     ..@.6...U...t...
100159a0:	9b93 b0a1 9bb2 b07a 9bd2 b053 9bf1 b02b     ......z...S...+.
100159b0:	9c10 b004 9c30 afdd 9c4f afb6 9c6f af8f     ....0...O...o...
100159c0:	9c8e af68 9cae af40 9cce af1a 9cee aef3     ..h...@.........
100159d0:	9d0d aecc 9d2d aea5 9d4d ae7e 9d6d ae57     ....-...M.~.m.W.
100159e0:	9d8e ae31 9dae ae0a 9dce ade3 9dee adbd     ..1.............
100159f0:	9e0e ad96 9e2f ad70 9e4f ad4a 9e70 ad23     ..../.p.O.J.p.#.
10015a00:	9e90 acfd 9eb1 acd7 9ed2 acb1 9ef2 ac8a     ................
10015a10:	9f13 ac64 9f34 ac3e 9f55 ac18 9f76 abf2     ..d.4.>.U...v...
10015a20:	9f97 abcc 9fb8 aba7 9fd9 ab81 9ffb ab5b     ..............[.
10015a30:	a01c ab35 a03d ab10 a05f aaea a080 aac5     ..5.=..._.......
10015a40:	a0a1 aa9f a0c3 aa7a a0e5 aa54 a106 aa2f     ......z...T.../.
10015a50:	a128 aa0a a14a a9e5 a16c a9bf a18e a99a     (...J...l.......
10015a60:	a1af a975 a1d2 a950 a1f4 a92b a216 a906     ..u...P...+.....
10015a70:	a238 a8e2 a25a a8bd a27c a898 a29f a873     8...Z...|.....s.
10015a80:	a2c1 a84f a2e4 a82a a306 a806 a329 a7e1     ..O...*.....)...
10015a90:	a34b a7bd a36e a798 a391 a774 a3b4 a750     K...n.....t...P.
10015aa0:	a3d6 a72b a3f9 a707 a41c a6e3 a43f a6bf     ..+.........?...
10015ab0:	a462 a69b a486 a677 a4a9 a653 a4cc a62f     b.....w...S.../.
10015ac0:	a4ef a60c a513 a5e8 a536 a5c4 a55a a5a1     ........6...Z...
10015ad0:	a57d a57d a5a1 a55a a5c4 a536 a5e8 a513     }.}...Z...6.....
10015ae0:	a60c a4ef a62f a4cc a653 a4a9 a677 a486     ..../...S...w...
10015af0:	a69b a462 a6bf a43f a6e3 a41c a707 a3f9     ..b...?.........
10015b00:	a72b a3d6 a750 a3b4 a774 a391 a798 a36e     +...P...t.....n.
10015b10:	a7bd a34b a7e1 a329 a806 a306 a82a a2e4     ..K...).....*...
10015b20:	a84f a2c1 a873 a29f a898 a27c a8bd a25a     O...s.....|...Z.
10015b30:	a8e2 a238 a906 a216 a92b a1f4 a950 a1d2     ..8.....+...P...
10015b40:	a975 a1af a99a a18e a9bf a16c a9e5 a14a     u.........l...J.
10015b50:	aa0a a128 aa2f a106 aa54 a0e5 aa7a a0c3     ..(./...T...z...
10015b60:	aa9f a0a1 aac5 a080 aaea a05f ab10 a03d     .........._...=.
10015b70:	ab35 a01c ab5b 9ffb ab81 9fd9 aba7 9fb8     5...[...........
10015b80:	abcc 9f97 abf2 9f76 ac18 9f55 ac3e 9f34     ......v...U.>.4.
10015b90:	ac64 9f13 ac8a 9ef2 acb1 9ed2 acd7 9eb1     d...............
10015ba0:	acfd 9e90 ad23 9e70 ad4a 9e4f ad70 9e2f     ....#.p.J.O.p./.
10015bb0:	ad96 9e0e adbd 9dee ade3 9dce ae0a 9dae     ................
10015bc0:	ae31 9d8e ae57 9d6d ae7e 9d4d aea5 9d2d     1...W.m.~.M...-.
10015bd0:	aecc 9d0d aef3 9cee af1a 9cce af40 9cae     ............@...
10015be0:	af68 9c8e af8f 9c6f afb6 9c4f afdd 9c30     h.....o...O...0.
10015bf0:	b004 9c10 b02b 9bf1 b053 9bd2 b07a 9bb2     ....+...S...z...
10015c00:	b0a1 9b93 b0c9 9b74 b0f0 9b55 b118 9b36     ......t...U...6.
10015c10:	b140 9b17 b167 9af8 b18f 9ad9 b1b7 9aba     @...g...........
10015c20:	b1de 9a9c b206 9a7d b22e 9a5f b256 9a40     ......}..._.V.@.
10015c30:	b27e 9a22 b2a6 9a03 b2ce 99e5 b2f6 99c6     ~.".............
10015c40:	b31e 99a8 b347 998a b36f 996c b397 994e     ....G...o.l...N.
10015c50:	b3c0 9930 b3e8 9912 b410 98f4 b439 98d6     ..0.........9...
10015c60:	b461 98b9 b48a 989b b4b3 987d b4db 9860     a.........}...`.
10015c70:	b504 9842 b52d 9825 b556 9808 b57e 97ea     ..B.-.%.V...~...
10015c80:	b5a7 97cd b5d0 97b0 b5f9 9793 b622 9776     ............".v.
10015c90:	b64b 9759 b675 973c b69e 971f b6c7 9702     K.Y.u.<.........
10015ca0:	b6f0 96e6 b719 96c9 b743 96ac b76c 9690     ........C...l...
10015cb0:	b796 9673 b7bf 9657 b7e9 963b b812 961e     ..s...W...;.....
10015cc0:	b83c 9602 b865 95e6 b88f 95ca b8b9 95ae     <...e...........
10015cd0:	b8e3 9592 b90c 9576 b936 955a b960 953e     ......v.6.Z.`.>.
10015ce0:	b98a 9523 b9b4 9507 b9de 94ec ba08 94d0     ..#.............
10015cf0:	ba32 94b5 ba5c 9499 ba87 947e bab1 9463     2...\.....~...c.
10015d00:	badb 9447 bb05 942c bb30 9411 bb5a 93f6     ..G...,.0...Z...
10015d10:	bb85 93db bbaf 93c0 bbda 93a6 bc04 938b     ................
10015d20:	bc2f 9370 bc5a 9356 bc84 933b bcaf 9321     /.p.Z.V...;...!.
10015d30:	bcda 9306 bd05 92ec bd2f 92d2 bd5a 92b7     ......../...Z...
10015d40:	bd85 929d bdb0 9283 bddb 9269 be06 924f     ..........i...O.
10015d50:	be31 9235 be5d 921c be88 9202 beb3 91e8     1.5.]...........
10015d60:	bede 91cf bf09 91b5 bf35 919c bf60 9182     ........5...`...
10015d70:	bf8c 9169 bfb7 9150 bfe2 9136 c00e 911d     ..i...P...6.....
10015d80:	c03a 9104 c065 90eb c091 90d2 c0bc 90b9     :...e...........
10015d90:	c0e8 90a0 c114 9088 c140 906f c16c 9056     ........@.o.l.V.
10015da0:	c197 903e c1c3 9025 c1ef 900d c21b 8ff5     ..>...%.........
10015db0:	c247 8fdc c273 8fc4 c29f 8fac c2cc 8f94     G...s...........
10015dc0:	c2f8 8f7c c324 8f64 c350 8f4c c37c 8f34     ..|.$.d.P.L.|.4.
10015dd0:	c3a9 8f1d c3d5 8f05 c402 8eed c42e 8ed6     ................
10015de0:	c45a 8ebe c487 8ea7 c4b3 8e90 c4e0 8e79     Z.............y.
10015df0:	c50d 8e61 c539 8e4a c566 8e33 c593 8e1c     ..a.9.J.f.3.....
10015e00:	c5bf 8e05 c5ec 8dee c619 8dd8 c646 8dc1     ............F...
10015e10:	c673 8daa c6a0 8d94 c6cd 8d7d c6f9 8d67     s.........}...g.
10015e20:	c727 8d50 c754 8d3a c781 8d24 c7ae 8d0e     '.P.T.:...$.....
10015e30:	c7db 8cf8 c808 8ce2 c835 8ccc c863 8cb6     ........5...c...
10015e40:	c890 8ca0 c8bd 8c8a c8eb 8c75 c918 8c5f     ..........u..._.
10015e50:	c945 8c4a c973 8c34 c9a0 8c1f c9ce 8c09     E.J.s.4.........
10015e60:	c9fb 8bf4 ca29 8bdf ca57 8bca ca84 8bb5     ....)...W.......
10015e70:	cab2 8ba0 cae0 8b8b cb0d 8b76 cb3b 8b61     ..........v.;.a.
10015e80:	cb69 8b4d cb97 8b38 cbc5 8b24 cbf3 8b0f     i.M...8...$.....
10015e90:	cc21 8afb cc4f 8ae6 cc7d 8ad2 ccab 8abe     !...O...}.......
10015ea0:	ccd9 8aaa cd07 8a96 cd35 8a82 cd63 8a6e     ........5...c.n.
10015eb0:	cd91 8a5a cdbf 8a46 cdee 8a33 ce1c 8a1f     ..Z...F...3.....
10015ec0:	ce4a 8a0b ce79 89f8 cea7 89e4 ced5 89d1     J...y...........
10015ed0:	cf04 89be cf32 89ab cf61 8997 cf8f 8984     ....2...a.......
10015ee0:	cfbe 8971 cfec 895f d01b 894c d04a 8939     ..q..._...L.J.9.
10015ef0:	d078 8926 d0a7 8914 d0d6 8901 d104 88ef     x.&.............
10015f00:	d133 88dc d162 88ca d191 88b8 d1c0 88a5     3...b...........
10015f10:	d1ee 8893 d21d 8881 d24c 886f d27b 885d     ........L.o.{.].
10015f20:	d2aa 884b d2d9 883a d308 8828 d337 8816     ..K...:...(.7...
10015f30:	d367 8805 d396 87f3 d3c5 87e2 d3f4 87d1     g...............
10015f40:	d423 87bf d452 87ae d482 879d d4b1 878c     #...R...........
10015f50:	d4e0 877b d510 876a d53f 8759 d56e 8749     ..{...j.?.Y.n.I.
10015f60:	d59e 8738 d5cd 8727 d5fd 8717 d62c 8706     ..8...'.....,...
10015f70:	d65c 86f6 d68b 86e6 d6bb 86d5 d6ea 86c5     \...............
10015f80:	d71a 86b5 d74a 86a5 d779 8695 d7a9 8685     ....J...y.......
10015f90:	d7d9 8675 d809 8666 d838 8656 d868 8646     ..u...f.8.V.h.F.
10015fa0:	d898 8637 d8c8 8627 d8f8 8618 d927 8609     ..7...'.....'...
10015fb0:	d957 85fa d987 85ea d9b7 85db d9e7 85cc     W...............
10015fc0:	da17 85bd da47 85af da77 85a0 daa7 8591     ....G...w.......
10015fd0:	dad7 8582 db08 8574 db38 8565 db68 8557     ......t.8.e.h.W.
10015fe0:	db98 8549 dbc8 853a dbf8 852c dc29 851e     ..I...:...,.)...
10015ff0:	dc59 8510 dc89 8502 dcba 84f4 dcea 84e6     Y...............
10016000:	dd1a 84d9 dd4b 84cb dd7b 84bd ddab 84b0     ....K...{.......
10016010:	dddc 84a2 de0c 8495 de3d 8488 de6d 847b     ........=...m.{.
10016020:	de9e 846d dece 8460 deff 8453 df2f 8446     ..m...`...S./.F.
10016030:	df60 843a df91 842d dfc1 8420 dff2 8414     `.:...-... .....
10016040:	e023 8407 e053 83fa e084 83ee e0b5 83e2     #...S...........
10016050:	e0e6 83d6 e116 83c9 e147 83bd e178 83b1     ........G...x...
10016060:	e1a9 83a5 e1da 8399 e20a 838e e23b 8382     ............;...
10016070:	e26c 8376 e29d 836b e2ce 835f e2ff 8354     l.v...k..._...T.
10016080:	e330 8348 e361 833d e392 8332 e3c3 8327     0.H.a.=...2...'.
10016090:	e3f4 831c e425 8311 e456 8306 e487 82fb     ....%...V.......
100160a0:	e4b8 82f0 e4e9 82e6 e51b 82db e54c 82d0     ............L...
100160b0:	e57d 82c6 e5ae 82bc e5df 82b1 e610 82a7     }...............
100160c0:	e642 829d e673 8293 e6a4 8289 e6d5 827f     B...s...........
100160d0:	e707 8275 e738 826b e769 8262 e79b 8258     ..u.8.k.i.b...X.
100160e0:	e7cc 824f e7fd 8245 e82f 823c e860 8232     ..O...E./.<.`.2.
100160f0:	e892 8229 e8c3 8220 e8f5 8217 e926 820e     ..)... .....&...
10016100:	e957 8205 e989 81fc e9ba 81f3 e9ec 81eb     W...............
10016110:	ea1d 81e2 ea4f 81d9 ea80 81d1 eab2 81c8     ....O...........
10016120:	eae4 81c0 eb15 81b8 eb47 81b0 eb78 81a8     ........G...x...
10016130:	ebaa 81a0 ebdc 8198 ec0d 8190 ec3f 8188     ............?...
10016140:	ec71 8180 eca2 8179 ecd4 8171 ed06 816a     q.....y...q...j.
10016150:	ed37 8162 ed69 815b ed9b 8154 edcd 814c     7.b.i.[...T...L.
10016160:	edfe 8145 ee30 813e ee62 8137 ee94 8130     ..E.0.>.b.7...0.
10016170:	eec6 812a eef7 8123 ef29 811c ef5b 8116     ..*...#.)...[...
10016180:	ef8d 810f efbf 8109 eff1 8102 f022 80fc     ............"...
10016190:	f054 80f6 f086 80f0 f0b8 80ea f0ea 80e4     T...............
100161a0:	f11c 80de f14e 80d8 f180 80d2 f1b2 80cd     ....N...........
100161b0:	f1e4 80c7 f216 80c2 f248 80bc f27a 80b7     ........H...z...
100161c0:	f2ac 80b2 f2de 80ac f310 80a7 f342 80a2     ............B...
100161d0:	f374 809d f3a6 8098 f3d8 8094 f40a 808f     t...............
100161e0:	f43c 808a f46e 8086 f4a0 8081 f4d2 807d     <...n.........}.
100161f0:	f504 8078 f536 8074 f568 8070 f59a 806c     ..x.6.t.h.p...l.
10016200:	f5cc 8068 f5ff 8064 f631 8060 f663 805c     ..h...d.1.`.c.\.
10016210:	f695 8058 f6c7 8055 f6f9 8051 f72b 804e     ..X...U...Q.+.N.
10016220:	f75d 804a f790 8047 f7c2 8043 f7f4 8040     ].J...G...C...@.
10016230:	f826 803d f858 803a f88a 8037 f8bd 8034     &.=.X.:...7...4.
10016240:	f8ef 8031 f921 802f f953 802c f985 8029     ..1.!./.S.,...).
10016250:	f9b8 8027 f9ea 8025 fa1c 8022 fa4e 8020     ..'...%...".N. .
10016260:	fa80 801e fab3 801c fae5 801a fb17 8018     ................
10016270:	fb49 8016 fb7c 8014 fbae 8012 fbe0 8011     I...|...........
10016280:	fc12 800f fc45 800d fc77 800c fca9 800b     ....E...w.......
10016290:	fcdb 8009 fd0e 8008 fd40 8007 fd72 8006     ........@...r...
100162a0:	fda4 8005 fdd7 8004 fe09 8003 fe3b 8003     ............;...
100162b0:	fe6d 8002 fea0 8001 fed2 8001 ff04 8000     m...............
100162c0:	ff36 8000 ff69 8000 ff9b 8000 ffcd 8000     6...i...........

100162d0 <twiddleCoef_512_q15>:
100162d0:	7fff 0000 7ffd 0192 7ff6 0324 7fe9 04b6     ..........$.....
100162e0:	7fd8 0647 7fc2 07d9 7fa7 096a 7f87 0afb     ..G.......j.....
100162f0:	7f62 0c8b 7f38 0e1b 7f09 0fab 7ed5 1139     b...8........~9.
10016300:	7e9d 12c8 7e5f 1455 7e1d 15e2 7dd6 176d     .~.._~U..~...}m.
10016310:	7d8a 18f8 7d39 1a82 7ce3 1c0b 7c89 1d93     .}..9}...|...|..
10016320:	7c29 1f19 7bc5 209f 7b5d 2223 7aef 23a6     )|...{. ]{#".z.#
10016330:	7a7d 2528 7a05 26a8 798a 2826 7909 29a3     }z(%.z.&.y&(.y.)
10016340:	7884 2b1f 77fa 2c98 776c 2e11 76d9 2f87     .x.+.w.,lw...v./
10016350:	7641 30fb 75a5 326e 7504 33de 745f 354d     Av.0.un2.u.3_tM5
10016360:	73b5 36ba 7307 3824 7255 398c 719e 3af2     .s.6.s$8Ur.9.q.:
10016370:	70e2 3c56 7023 3db8 6f5f 3f17 6e96 4073     .pV<#p.=_o.?.ns@
10016380:	6dca 41ce 6cf9 4325 6c24 447a 6b4a 45cd     .m.A.l%C$lzDJk.E
10016390:	6a6d 471c 698c 4869 68a6 49b4 67bd 4afb     mj.G.iiH.h.I.g.J
100163a0:	66cf 4c3f 65dd 4d81 64e8 4ebf 63ef 4ffb     .f?L.e.M.d.N.c.O
100163b0:	62f2 5133 61f1 5269 60ec 539b 5fe3 54ca     .b3Q.aiR.`.S._.T
100163c0:	5ed7 55f5 5dc7 571d 5cb4 5842 5b9d 5964     .^.U.].W.\BX.[dY
100163d0:	5a82 5a82 5964 5b9d 5842 5cb4 571d 5dc7     .Z.ZdY.[BX.\.W.]
100163e0:	55f5 5ed7 54ca 5fe3 539b 60ec 5269 61f1     .U.^.T._.S.`iR.a
100163f0:	5133 62f2 4ffb 63ef 4ebf 64e8 4d81 65dd     3Q.b.O.c.N.d.M.e
10016400:	4c3f 66cf 4afb 67bd 49b4 68a6 4869 698c     ?L.f.J.g.I.hiH.i
10016410:	471c 6a6d 45cd 6b4a 447a 6c24 4325 6cf9     .Gmj.EJkzD$l%C.l
10016420:	41ce 6dca 4073 6e96 3f17 6f5f 3db8 7023     .A.ms@.n.?_o.=#p
10016430:	3c56 70e2 3af2 719e 398c 7255 3824 7307     V<.p.:.q.9Ur$8.s
10016440:	36ba 73b5 354d 745f 33de 7504 326e 75a5     .6.sM5_t.3.un2.u
10016450:	30fb 7641 2f87 76d9 2e11 776c 2c98 77fa     .0Av./.v..lw.,.w
10016460:	2b1f 7884 29a3 7909 2826 798a 26a8 7a05     .+.x.).y&(.y.&.z
10016470:	2528 7a7d 23a6 7aef 2223 7b5d 209f 7bc5     (%}z.#.z#"]{. .{
10016480:	1f19 7c29 1d93 7c89 1c0b 7ce3 1a82 7d39     ..)|...|...|..9}
10016490:	18f8 7d8a 176d 7dd6 15e2 7e1d 1455 7e5f     ...}m..}...~U._~
100164a0:	12c8 7e9d 1139 7ed5 0fab 7f09 0e1b 7f38     ...~9..~......8.
100164b0:	0c8b 7f62 0afb 7f87 096a 7fa7 07d9 7fc2     ..b.....j.......
100164c0:	0647 7fd8 04b6 7fe9 0324 7ff6 0192 7ffd     G.......$.......
100164d0:	0000 7fff fe6d 7ffd fcdb 7ff6 fb49 7fe9     ....m.......I...
100164e0:	f9b8 7fd8 f826 7fc2 f695 7fa7 f504 7f87     ....&...........
100164f0:	f374 7f62 f1e4 7f38 f054 7f09 eec6 7ed5     t.b...8.T......~
10016500:	ed37 7e9d ebaa 7e5f ea1d 7e1d e892 7dd6     7..~.._~...~...}
10016510:	e707 7d8a e57d 7d39 e3f4 7ce3 e26c 7c89     ...}}.9}...|l..|
10016520:	e0e6 7c29 df60 7bc5 dddc 7b5d dc59 7aef     ..)|`..{..]{Y..z
10016530:	dad7 7a7d d957 7a05 d7d9 798a d65c 7909     ..}zW..z...y\..y
10016540:	d4e0 7884 d367 77fa d1ee 776c d078 76d9     ...xg..w..lwx..v
10016550:	cf04 7641 cd91 75a5 cc21 7504 cab2 745f     ..Av...u!..u.._t
10016560:	c945 73b5 c7db 7307 c673 7255 c50d 719e     E..s...ss.Ur...q
10016570:	c3a9 70e2 c247 7023 c0e8 6f5f bf8c 6e96     ...pG.#p.._o...n
10016580:	be31 6dca bcda 6cf9 bb85 6c24 ba32 6b4a     1..m...l..$l2.Jk
10016590:	b8e3 6a6d b796 698c b64b 68a6 b504 67bd     ..mj...iK..h...g
100165a0:	b3c0 66cf b27e 65dd b140 64e8 b004 63ef     ...f~..e@..d...c
100165b0:	aecc 62f2 ad96 61f1 ac64 60ec ab35 5fe3     ...b...ad..`5.._
100165c0:	aa0a 5ed7 a8e2 5dc7 a7bd 5cb4 a69b 5b9d     ...^...]...\...[
100165d0:	a57d 5a82 a462 5964 a34b 5842 a238 571d     }..Zb.dYK.BX8..W
100165e0:	a128 55f5 a01c 54ca 9f13 539b 9e0e 5269     (..U...T...S..iR
100165f0:	9d0d 5133 9c10 4ffb 9b17 4ebf 9a22 4d81     ..3Q...O...N"..M
10016600:	9930 4c3f 9842 4afb 9759 49b4 9673 4869     0.?LB..JY..Is.iH
10016610:	9592 471c 94b5 45cd 93db 447a 9306 4325     ...G...E..zD..%C
10016620:	9235 41ce 9169 4073 90a0 3f17 8fdc 3db8     5..Ai.s@...?...=
10016630:	8f1d 3c56 8e61 3af2 8daa 398c 8cf8 3824     ..V<a..:...9..$8
10016640:	8c4a 36ba 8ba0 354d 8afb 33de 8a5a 326e     J..6..M5...3Z.n2
10016650:	89be 30fb 8926 2f87 8893 2e11 8805 2c98     ...0&../.......,
10016660:	877b 2b1f 86f6 29a3 8675 2826 85fa 26a8     {..+...)u.&(...&
10016670:	8582 2528 8510 23a6 84a2 2223 843a 209f     ..(%...#..#":.. 
10016680:	83d6 1f19 8376 1d93 831c 1c0b 82c6 1a82     ....v...........
10016690:	8275 18f8 8229 176d 81e2 15e2 81a0 1455     u...).m.......U.
100166a0:	8162 12c8 812a 1139 80f6 0fab 80c7 0e1b     b...*.9.........
100166b0:	809d 0c8b 8078 0afb 8058 096a 803d 07d9     ....x...X.j.=...
100166c0:	8027 0647 8016 04b6 8009 0324 8002 0192     '.G.......$.....
100166d0:	8000 0000 8002 fe6d 8009 fcdb 8016 fb49     ......m.......I.
100166e0:	8027 f9b8 803d f826 8058 f695 8078 f504     '...=.&.X...x...
100166f0:	809d f374 80c7 f1e4 80f6 f054 812a eec6     ..t.......T.*...
10016700:	8162 ed37 81a0 ebaa 81e2 ea1d 8229 e892     b.7.........)...
10016710:	8275 e707 82c6 e57d 831c e3f4 8376 e26c     u.....}.....v.l.
10016720:	83d6 e0e6 843a df60 84a2 dddc 8510 dc59     ....:.`.......Y.
10016730:	8582 dad7 85fa d957 8675 d7d9 86f6 d65c     ......W.u.....\.
10016740:	877b d4e0 8805 d367 8893 d1ee 8926 d078     {.....g.....&.x.
10016750:	89be cf04 8a5a cd91 8afb cc21 8ba0 cab2     ....Z.....!.....
10016760:	8c4a c945 8cf8 c7db 8daa c673 8e61 c50d     J.E.......s.a...
10016770:	8f1d c3a9 8fdc c247 90a0 c0e8 9169 bf8c     ......G.....i...
10016780:	9235 be31 9306 bcda 93db bb85 94b5 ba32     5.1...........2.
10016790:	9592 b8e3 9673 b796 9759 b64b 9842 b504     ....s...Y.K.B...
100167a0:	9930 b3c0 9a22 b27e 9b17 b140 9c10 b004     0...".~...@.....
100167b0:	9d0d aecc 9e0e ad96 9f13 ac64 a01c ab35     ..........d...5.
100167c0:	a128 aa0a a238 a8e2 a34b a7bd a462 a69b     (...8...K...b...
100167d0:	a57d a57d a69b a462 a7bd a34b a8e2 a238     }.}...b...K...8.
100167e0:	aa0a a128 ab35 a01c ac64 9f13 ad96 9e0e     ..(.5...d.......
100167f0:	aecc 9d0d b004 9c10 b140 9b17 b27e 9a22     ........@...~.".
10016800:	b3c0 9930 b504 9842 b64b 9759 b796 9673     ..0...B.K.Y...s.
10016810:	b8e3 9592 ba32 94b5 bb85 93db bcda 9306     ....2...........
10016820:	be31 9235 bf8c 9169 c0e8 90a0 c247 8fdc     1.5...i.....G...
10016830:	c3a9 8f1d c50d 8e61 c673 8daa c7db 8cf8     ......a.s.......
10016840:	c945 8c4a cab2 8ba0 cc21 8afb cd91 8a5a     E.J.....!.....Z.
10016850:	cf04 89be d078 8926 d1ee 8893 d367 8805     ....x.&.....g...
10016860:	d4e0 877b d65c 86f6 d7d9 8675 d957 85fa     ..{.\.....u.W...
10016870:	dad7 8582 dc59 8510 dddc 84a2 df60 843a     ....Y.......`.:.
10016880:	e0e6 83d6 e26c 8376 e3f4 831c e57d 82c6     ....l.v.....}...
10016890:	e707 8275 e892 8229 ea1d 81e2 ebaa 81a0     ..u...).........
100168a0:	ed37 8162 eec6 812a f054 80f6 f1e4 80c7     7.b...*.T.......
100168b0:	f374 809d f504 8078 f695 8058 f826 803d     t.....x...X.&.=.
100168c0:	f9b8 8027 fb49 8016 fcdb 8009 fe6d 8002     ..'.I.......m...

100168d0 <twiddleCoef_64_q15>:
100168d0:	7fff 0000 7f62 0c8b 7d8a 18f8 7a7d 2528     ....b....}..}z(%
100168e0:	7641 30fb 70e2 3c56 6a6d 471c 62f2 5133     Av.0.pV<mj.G.b3Q
100168f0:	5a82 5a82 5133 62f2 471c 6a6d 3c56 70e2     .Z.Z3Q.b.GmjV<.p
10016900:	30fb 7641 2528 7a7d 18f8 7d8a 0c8b 7f62     .0Av(%}z...}..b.
10016910:	0000 7fff f374 7f62 e707 7d8a dad7 7a7d     ....t.b....}..}z
10016920:	cf04 7641 c3a9 70e2 b8e3 6a6d aecc 62f2     ..Av...p..mj...b
10016930:	a57d 5a82 9d0d 5133 9592 471c 8f1d 3c56     }..Z..3Q...G..V<
10016940:	89be 30fb 8582 2528 8275 18f8 809d 0c8b     ...0..(%u.......
10016950:	8000 0000 809d f374 8275 e707 8582 dad7     ......t.u.......
10016960:	89be cf04 8f1d c3a9 9592 b8e3 9d0d aecc     ................
10016970:	a57d a57d aecc 9d0d b8e3 9592 c3a9 8f1d     }.}.............
10016980:	cf04 89be dad7 8582 e707 8275 f374 809d     ..........u.t...

10016990 <arm_cfft_sR_q15_len1024>:
10016990:	0400 0000 09c0 1001 cb48 1000 03e0 0000     ........H.......

100169a0 <arm_cfft_sR_q15_len128>:
100169a0:	0080 0000 15c0 1001 d308 1000 0070 0000     ............p...

100169b0 <arm_cfft_sR_q15_len16>:
100169b0:	0010 0000 1740 1001 d3e8 1000 000c 0000     ....@...........

100169c0 <arm_cfft_sR_q15_len2048>:
100169c0:	0800 0000 1770 1001 d400 1000 07c0 0000     ....p...........

100169d0 <arm_cfft_sR_q15_len256>:
100169d0:	0100 0000 2f70 1001 e380 1000 00f0 0000     ....p/..........

100169e0 <arm_cfft_sR_q15_len32>:
100169e0:	0020 0000 3270 1001 e560 1000 0018 0000      ...p2..`.......

100169f0 <arm_cfft_sR_q15_len4096>:
100169f0:	1000 0000 32d0 1001 e590 1000 0fc0 0000     .....2..........

10016a00 <arm_cfft_sR_q15_len512>:
10016a00:	0200 0000 62d0 1001 0510 1001 01e0 0000     .....b..........

10016a10 <arm_cfft_sR_q15_len64>:
10016a10:	0040 0000 68d0 1001 08d0 1001 0038 0000     @....h......8...

10016a20 <npio2_hw>:
10016a20:	0f00 3fc9 0f00 4049 cb00 4096 0f00 40c9     ...?..I@...@...@
10016a30:	5300 40fb cb00 4116 ed00 412f 0f00 4149     .S.@...A../A..IA
10016a40:	3100 4162 5300 417b 3a00 418a cb00 4196     .1bA.S{A.:.A...A
10016a50:	5c00 41a3 ed00 41af 7e00 41bc 0f00 41c9     .\.A...A.~.A...A
10016a60:	a000 41d5 3100 41e2 c200 41ee 5300 41fb     ...A.1.A...A.S.A
10016a70:	f200 4203 3a00 420a 8300 4210 cb00 4216     ...B.:.B...B...B
10016a80:	1400 421d 5c00 4223 a500 4229 ed00 422f     ...B.\#B..)B../B
10016a90:	3600 4236 7e00 423c c700 4242 0f00 4249     .66B.~<B..BB..IB

10016aa0 <two_over_pi>:
10016aa0:	00a2 0000 00f9 0000 0083 0000 006e 0000     ............n...
10016ab0:	004e 0000 0044 0000 0015 0000 0029 0000     N...D.......)...
10016ac0:	00fc 0000 0027 0000 0057 0000 00d1 0000     ....'...W.......
10016ad0:	00f5 0000 0034 0000 00dd 0000 00c0 0000     ....4...........
10016ae0:	00db 0000 0062 0000 0095 0000 0099 0000     ....b...........
10016af0:	003c 0000 0043 0000 0090 0000 0041 0000     <...C.......A...
10016b00:	00fe 0000 0051 0000 0063 0000 00ab 0000     ....Q...c.......
10016b10:	00de 0000 00bb 0000 00c5 0000 0061 0000     ............a...
10016b20:	00b7 0000 0024 0000 006e 0000 003a 0000     ....$...n...:...
10016b30:	0042 0000 004d 0000 00d2 0000 00e0 0000     B...M...........
10016b40:	0006 0000 0049 0000 002e 0000 00ea 0000     ....I...........
10016b50:	0009 0000 00d1 0000 0092 0000 001c 0000     ................
10016b60:	00fe 0000 001d 0000 00eb 0000 001c 0000     ................
10016b70:	00b1 0000 0029 0000 00a7 0000 003e 0000     ....).......>...
10016b80:	00e8 0000 0082 0000 0035 0000 00f5 0000     ........5.......
10016b90:	002e 0000 00bb 0000 0044 0000 0084 0000     ........D.......
10016ba0:	00e9 0000 009c 0000 0070 0000 0026 0000     ........p...&...
10016bb0:	00b4 0000 005f 0000 007e 0000 0041 0000     ...._...~...A...
10016bc0:	0039 0000 0091 0000 00d6 0000 0039 0000     9...........9...
10016bd0:	0083 0000 0053 0000 0039 0000 00f4 0000     ....S...9.......
10016be0:	009c 0000 0084 0000 005f 0000 008b 0000     ........_.......
10016bf0:	00bd 0000 00f9 0000 0028 0000 003b 0000     ........(...;...
10016c00:	001f 0000 00f8 0000 0097 0000 00ff 0000     ................
10016c10:	00de 0000 0005 0000 0098 0000 000f 0000     ................
10016c20:	00ef 0000 002f 0000 0011 0000 008b 0000     ..../...........
10016c30:	005a 0000 000a 0000 006d 0000 001f 0000     Z.......m.......
10016c40:	006d 0000 0036 0000 007e 0000 00cf 0000     m...6...~.......
10016c50:	0027 0000 00cb 0000 0009 0000 00b7 0000     '...............
10016c60:	004f 0000 0046 0000 003f 0000 0066 0000     O...F...?...f...
10016c70:	009e 0000 005f 0000 00ea 0000 002d 0000     ...._.......-...
10016c80:	0075 0000 0027 0000 00ba 0000 00c7 0000     u...'...........
10016c90:	00eb 0000 00e5 0000 00f1 0000 007b 0000     ............{...
10016ca0:	003d 0000 0007 0000 0039 0000 00f7 0000     =.......9.......
10016cb0:	008a 0000 0052 0000 0092 0000 00ea 0000     ....R...........
10016cc0:	006b 0000 00fb 0000 005f 0000 00b1 0000     k......._.......
10016cd0:	001f 0000 008d 0000 005d 0000 0008 0000     ........].......
10016ce0:	0056 0000 0003 0000 0030 0000 0046 0000     V.......0...F...
10016cf0:	00fc 0000 007b 0000 006b 0000 00ab 0000     ....{...k.......
10016d00:	00f0 0000 00cf 0000 00bc 0000 0020 0000     ............ ...
10016d10:	009a 0000 00f4 0000 0036 0000 001d 0000     ........6.......
10016d20:	00a9 0000 00e3 0000 0091 0000 0061 0000     ............a...
10016d30:	005e 0000 00e6 0000 001b 0000 0008 0000     ^...............
10016d40:	0065 0000 0099 0000 0085 0000 005f 0000     e..........._...
10016d50:	0014 0000 00a0 0000 0068 0000 0040 0000     ........h...@...
10016d60:	008d 0000 00ff 0000 00d8 0000 0080 0000     ................
10016d70:	004d 0000 0073 0000 0027 0000 0031 0000     M...s...'...1...
10016d80:	0006 0000 0006 0000 0015 0000 0056 0000     ............V...
10016d90:	00ca 0000 0073 0000 00a8 0000 00c9 0000     ....s...........
10016da0:	0060 0000 00e2 0000 007b 0000 00c0 0000     `.......{.......
10016db0:	008c 0000 006b 0000                         ....k...

10016db8 <PIo2>:
10016db8:	0000 3fc9 0000 39f0 0000 37da 0000 33a2     ...?...9...7...3
10016dc8:	0000 2e84 0000 2b50 0000 27c2 0000 22d0     ......P+...'..."
10016dd8:	0000 1fc4 0000 1bc6 0000 1744               ..........D.

10016de4 <init_jk>:
10016de4:	0004 0000 0007 0000 0009 0000 4e49 0046     ............INF.
10016df4:	6e69 0066 414e 004e 616e 006e 0030 3130     inf.NAN.nan.0.01
10016e04:	3332 3534 3736 3938 4241 4443 4645 3000     23456789ABCDEF.0
10016e14:	3231 3433 3635 3837 6139 6362 6564 0066     123456789abcdef.
10016e24:	6e49 6966 696e 7974 4e00 4e61 5200 4545     Infinity.NaN.REE
10016e34:	544e 6d20 6c61 6f6c 2063 7573 6363 6565     NT malloc succee
10016e44:	6564 0064 642f 7461 2f61 656a 6b6e 6e69     ded./data/jenkin
10016e54:	2f73 6f77 6b72 7073 6361 2f65 4e47 2d55     s/workspace/GNU-
10016e64:	6f74 6c6f 6863 6961 2f6e 7261 2d6d 3131     toolchain/arm-11
10016e74:	732f 6372 6e2f 7765 696c 2d62 7963 7767     /src/newlib-cygw
10016e84:	6e69 6e2f 7765 696c 2f62 696c 6362 732f     in/newlib/libc/s
10016e94:	6474 696c 2f62 7464 616f 632e 4200 6c61     tdlib/dtoa.c.Bal
10016ea4:	6f6c 2063 7573 6363 6565 6564 0064 642f     loc succeeded./d
10016eb4:	7461 2f61 656a 6b6e 6e69 2f73 6f77 6b72     ata/jenkins/work
10016ec4:	7073 6361 2f65 4e47 2d55 6f74 6c6f 6863     space/GNU-toolch
10016ed4:	6961 2f6e 7261 2d6d 3131 732f 6372 6e2f     ain/arm-11/src/n
10016ee4:	7765 696c 2d62 7963 7767 6e69 6e2f 7765     ewlib-cygwin/new
10016ef4:	696c 2f62 696c 6362 732f 6474 696c 2f62     lib/libc/stdlib/
10016f04:	706d 6572 2e63 0063 0000 0000               mprec.c.....

10016f10 <__mprec_bigtens>:
10016f10:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
10016f20:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
10016f30:	bf3c 7f73 4fdd 7515                         <.s..O.u

10016f38 <__mprec_tens>:
10016f38:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
10016f48:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
10016f58:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
10016f68:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
10016f78:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
10016f88:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
10016f98:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
10016fa8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
10016fb8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
10016fc8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
10016fd8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
10016fe8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
10016ff8:	9db4 79d9 7843 44ea                         ...yCx.D

10017000 <p05.0>:
10017000:	0005 0000 0019 0000 007d 0000               ........}...

1001700c <_ctype_>:
1001700c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
1001701c:	2020 2020 2020 2020 2020 2020 2020 2020                     
1001702c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
1001703c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
1001704c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
1001705c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
1001706c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
1001707c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
1001708c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
1001710c:	2300 302d 202b 6800 4c6c 6500 6766 4645     .#-0+ .hlL.efgEF
1001711c:	0047 0043 4f50 4953 0058 002e 202c 7566     G.C.POSIX..., fu
1001712c:	636e 6974 6e6f 203a 6100 7373 7265 6974     nction: .asserti
1001713c:	6e6f 2220 7325 2022 6166 6c69 6465 203a     on "%s" failed: 
1001714c:	6966 656c 2220 7325 2c22 6c20 6e69 2065     file "%s", line 
1001715c:	6425 7325 7325 000a                         %d%s%s..

10017164 <__EH_FRAME_BEGIN__>:
10017164:	0000 0000                                   ....

Disassembly of section .data:

0800228c <SystemCoreClock>:
 800228c:	1200 007a                                   ..z.

08002290 <cy_AhbFreqHz>:
 8002290:	1200 007a                                   ..z.

08002294 <cy_Hfclk0FreqHz>:
 8002294:	1200 007a                                   ..z.

08002298 <cy_PeriClkFreqHz>:
 8002298:	0900 003d                                   ..=.

0800229c <cy_delayFreqKhz>:
 800229c:	1f40 0000                                   @...

080022a0 <cy_delayFreqMhz>:
 80022a0:	0008 0000                                   ....

080022a4 <cybsp_sysclk_pm_callback.1>:
 80022a4:	5af9 1000 0001 0000 0000 0000 2aa8 0800     .Z...........*..
	...
 80022bc:	00ff 0000                                   ....

080022c0 <cyhal_mux_to_sources>:
 80022c0:	c0ac 1000 c2e0 1000 c346 1000 c39c 1000     ........F.......
 80022d0:	c3f2 1000 c448 1000 c49e 1000 c4f4 1000     ....H...........
 80022e0:	c54a 1000 c5a0 1000 c112 1000 c154 1000     J...........T...
 80022f0:	c216 1000 c250 1000 c294 1000               ....P.......

080022fc <_CYHAL_CLOCK_SOURCE_HF>:
 80022fc:	c808 1000 c81a 1000 c80b 1000 c80e 1000     ................
 800230c:	c811 1000 c814 1000 c817 1000               ............

08002318 <cyhal_dma_dw_pm_callback_args>:
 8002318:	2f3d 1000 140e 0000 0000 0000 0000 0000     =/..............

08002328 <_cyhal_scb_pm_callback_data>:
 8002328:	34dd 1000 003e 0000 0000 0000 0000 0000     .4..>...........

08002338 <_cyhal_syspm_callback_ptr>:
 8002338:	0789 0000                                   ....

0800233c <_cyhal_syspm_peripheral_callback_ptr>:
 800233c:	0789 0000                                   ....

08002340 <__sglue>:
 8002340:	0000 0000 0003 0000 2e4c 0800               ........L...

0800234c <_impure_data>:
 800234c:	0000 0000 2e4c 0800 2eb4 0800 2f1c 0800     ....L......../..
	...

08002398 <_impure_ptr>:
 8002398:	234c 0800                                   L#..

0800239c <__global_locale>:
 800239c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
 80023bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
 80023dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
 80023fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
 800241c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
 800243c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
 800245c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
 800247c:	b9c5 1000 b9a1 1000 0000 0000 700c 1001     .............p..
 800248c:	7126 1001 bd00 1000 bd00 1000 bd00 1000     &q..............
 800249c:	bd00 1000 bd00 1000 bd00 1000 bd00 1000     ................
 80024ac:	bd00 1000 bd00 1000 ffff ffff ffff ffff     ................
 80024bc:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
 80024e4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

08002508 <__frame_dummy_init_array_entry>:
 8002508:	22f5 1000                                   ."..

0800250c <__do_global_dtors_aux_fini_array_entry>:
 800250c:	22cd 1000                                   ."..

08002510 <Cy_Flash_RAMDelay>:
        uint32_t ticks = (microseconds & 0xFFFFUL) * CY_FLASH_TICKS_FOR_1US;
 8002510:	b280      	uxth	r0, r0
    {
 8002512:	b510      	push	{r4, lr}
        if (ticks != CY_FLASH_NO_DELAY)
 8002514:	00c4      	lsls	r4, r0, #3
 8002516:	b308      	cbz	r0, 800255c <Cy_Flash_RAMDelay+0x4c>
            while(0U == _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_ACQUIRE(CY_IPC_STRUCT_PTR(CY_IPC_CHAN_DDFT))))
 8002518:	4b11      	ldr	r3, [pc, #68]	@ (8002560 <Cy_Flash_RAMDelay+0x50>)
 800251a:	6819      	ldr	r1, [r3, #0]
 800251c:	f8b1 30be 	ldrh.w	r3, [r1, #190]	@ 0xbe
 8002520:	6a0a      	ldr	r2, [r1, #32]
 8002522:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8002526:	441a      	add	r2, r3
 8002528:	6810      	ldr	r0, [r2, #0]
 800252a:	2800      	cmp	r0, #0
 800252c:	dafc      	bge.n	8002528 <Cy_Flash_RAMDelay+0x18>
            SRSS_TST_DDFT_FAST_CTL_REG  = SRSS_TST_DDFT_FAST_CTL_MASK;
 800252e:	4a0d      	ldr	r2, [pc, #52]	@ (8002564 <Cy_Flash_RAMDelay+0x54>)
 8002530:	203e      	movs	r0, #62	@ 0x3e
 8002532:	f8c2 0104 	str.w	r0, [r2, #260]	@ 0x104
            SRSS_TST_DDFT_SLOW_CTL_REG  = SRSS_TST_DDFT_SLOW_CTL_MASK;
 8002536:	f641 701e 	movw	r0, #7966	@ 0x1f1e
 800253a:	f8c2 0108 	str.w	r0, [r2, #264]	@ 0x108
            SRSS_CLK_OUTPUT_SLOW = _VAL2FLD(SRSS_CLK_OUTPUT_SLOW_SLOW_SEL0, CY_SYSCLK_MEAS_CLK_IMO) |
 800253e:	2006      	movs	r0, #6
 8002540:	f8c2 0518 	str.w	r0, [r2, #1304]	@ 0x518
            SRSS_CLK_CAL_CNT1 = _VAL2FLD(SRSS_CLK_CAL_CNT1_CAL_COUNTER1, ticks);
 8002544:	f8c2 451c 	str.w	r4, [r2, #1308]	@ 0x51c
            REG_IPC_STRUCT_RELEASE(CY_IPC_STRUCT_PTR(CY_IPC_CHAN_DDFT)) = 0U;
 8002548:	6a09      	ldr	r1, [r1, #32]
            ticks = _FLD2VAL(SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE, SRSS_CLK_CAL_CNT1);
 800254a:	f8d2 051c 	ldr.w	r0, [r2, #1308]	@ 0x51c
            REG_IPC_STRUCT_RELEASE(CY_IPC_STRUCT_PTR(CY_IPC_CHAN_DDFT)) = 0U;
 800254e:	440b      	add	r3, r1
 8002550:	2100      	movs	r1, #0
 8002552:	6059      	str	r1, [r3, #4]
            while (0UL == _FLD2VAL(SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE, SRSS_CLK_CAL_CNT1))
 8002554:	f8d2 351c 	ldr.w	r3, [r2, #1308]	@ 0x51c
 8002558:	2b00      	cmp	r3, #0
 800255a:	dafb      	bge.n	8002554 <Cy_Flash_RAMDelay+0x44>
    }
 800255c:	bd10      	pop	{r4, pc}
 800255e:	bf00      	nop
 8002560:	08002c40 	.word	0x08002c40
 8002564:	40260000 	.word	0x40260000

08002568 <Cy_Flash_NotifyHandler>:
{
 8002568:	b508      	push	{r3, lr}
    if (CY_FLASH_ENTER_WAIT_LOOP == ipcMsgPtr->pktType)
 800256a:	7843      	ldrb	r3, [r0, #1]
 800256c:	2bff      	cmp	r3, #255	@ 0xff
 800256e:	d113      	bne.n	8002598 <Cy_Flash_NotifyHandler+0x30>
        intr = Cy_SysLib_EnterCriticalSection();
 8002570:	f000 f93e 	bl	80027f0 <__Cy_SysLib_EnterCriticalSection_veneer>
 8002574:	4601      	mov	r1, r0
        semaStruct = (cy_stc_ipc_sema_t *)Cy_IPC_Drv_ReadDataValue(Cy_IPC_Drv_GetIpcBaseAddress(CY_IPC_CHAN_SEMA));
 8002576:	2003      	movs	r0, #3
 8002578:	f000 f93e 	bl	80027f8 <__Cy_IPC_Drv_GetIpcBaseAddress_veneer>
 800257c:	68c3      	ldr	r3, [r0, #12]
        semaPtr = &semaStruct->arrayPtr[semaIndex];
 800257e:	685b      	ldr	r3, [r3, #4]
        *semaPtr |= semaMask;
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	f042 0201 	orr.w	r2, r2, #1
 8002586:	601a      	str	r2, [r3, #0]
        while (((*semaPtr) & semaMask) != 0UL)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	07d2      	lsls	r2, r2, #31
 800258c:	d4fc      	bmi.n	8002588 <Cy_Flash_NotifyHandler+0x20>
}
 800258e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        Cy_SysLib_ExitCriticalSection(intr);
 8002592:	4608      	mov	r0, r1
 8002594:	f000 b934 	b.w	8002800 <__Cy_SysLib_ExitCriticalSection_veneer>
}
 8002598:	bd08      	pop	{r3, pc}

0800259a <Cy_Flash_ResumeIrqHandler>:
        {
 800259a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                bookmark = FLASHC_FM_CTL_BOOKMARK & 0xffffUL;
 800259c:	4f19      	ldr	r7, [pc, #100]	@ (8002604 <Cy_Flash_ResumeIrqHandler+0x6a>)
            IPC_STRUCT_Type * locIpcBase = Cy_IPC_Drv_GetIpcBaseAddress(CY_IPC_CHAN_CYPIPE_EP0);
 800259e:	2005      	movs	r0, #5
 80025a0:	f000 f92a 	bl	80027f8 <__Cy_IPC_Drv_GetIpcBaseAddress_veneer>
                bookmark = FLASHC_FM_CTL_BOOKMARK & 0xffffUL;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f503 4370 	add.w	r3, r3, #61440	@ 0xf000
            IPC_STRUCT_Type * locIpcBase = Cy_IPC_Drv_GetIpcBaseAddress(CY_IPC_CHAN_CYPIPE_EP0);
 80025ac:	4606      	mov	r6, r0
                bookmark = FLASHC_FM_CTL_BOOKMARK & 0xffffUL;
 80025ae:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
            uint32_t intr = Cy_SysLib_EnterCriticalSection();
 80025b0:	f000 f91e 	bl	80027f0 <__Cy_SysLib_EnterCriticalSection_veneer>
            uint32_t cm0s = CPUSS_CM0_STATUS;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025bc:	18d1      	adds	r1, r2, r3
 80025be:	58d2      	ldr	r2, [r2, r3]
            bool sflashSingleCore = (0U == SFLASH_SINGLE_CORE);
 80025c0:	f04f 53b0 	mov.w	r3, #369098752	@ 0x16000000
                bookmark = FLASHC_FM_CTL_BOOKMARK & 0xffffUL;
 80025c4:	b2a4      	uxth	r4, r4
            bool sflashSingleCore = (0U == SFLASH_SINGLE_CORE);
 80025c6:	7adb      	ldrb	r3, [r3, #11]
                (bookmark == CY_FLASH_WRITE_ROW_ERASE_BOOKMARK) || (bookmark == CY_FLASH_WRITE_ROW_PROGRAM_BOOKMARK))
 80025c8:	3c01      	subs	r4, #1
            if ((bookmark == CY_FLASH_PROGRAM_ROW_BOOKMARK) || (bookmark == CY_FLASH_ERASE_ROW_BOOKMARK) ||
 80025ca:	2c03      	cmp	r4, #3
            uint32_t intr = Cy_SysLib_EnterCriticalSection();
 80025cc:	4605      	mov	r5, r0
            bool sflashSingleCore = (0U == SFLASH_SINGLE_CORE);
 80025ce:	b2db      	uxtb	r3, r3
            if ((bookmark == CY_FLASH_PROGRAM_ROW_BOOKMARK) || (bookmark == CY_FLASH_ERASE_ROW_BOOKMARK) ||
 80025d0:	d813      	bhi.n	80025fa <Cy_Flash_ResumeIrqHandler+0x60>
                if ((cm0s == (CPUSS_CM0_STATUS_SLEEPING_Msk | CPUSS_CM0_STATUS_SLEEPDEEP_Msk)) && sflashSingleCore)
 80025d2:	2a03      	cmp	r2, #3
 80025d4:	d105      	bne.n	80025e2 <Cy_Flash_ResumeIrqHandler+0x48>
 80025d6:	b923      	cbnz	r3, 80025e2 <Cy_Flash_ResumeIrqHandler+0x48>
                    REG_IPC_STRUCT_NOTIFY(locIpcBase) = _VAL2FLD(IPC_STRUCT_NOTIFY_INTR_NOTIFY, (1UL << CY_IPC_INTR_CYPIPE_EP0));
 80025d8:	2308      	movs	r3, #8
 80025da:	60b3      	str	r3, [r6, #8]
                    while (CPUSS_CM0_STATUS == (CPUSS_CM0_STATUS_SLEEPING_Msk | CPUSS_CM0_STATUS_SLEEPDEEP_Msk))
 80025dc:	680b      	ldr	r3, [r1, #0]
 80025de:	2b03      	cmp	r3, #3
 80025e0:	d0fc      	beq.n	80025dc <Cy_Flash_ResumeIrqHandler+0x42>
                Cy_Flash_RAMDelay(CY_FLASH_FINAL_STAGE_DELAY);
 80025e2:	f000 f915 	bl	8002810 <__Cy_SysClk_ClkSlowGetFrequency_veneer>
 80025e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80025ee:	4b06      	ldr	r3, [pc, #24]	@ (8002608 <Cy_Flash_ResumeIrqHandler+0x6e>)
 80025f0:	fbb3 f0f0 	udiv	r0, r3, r0
 80025f4:	3082      	adds	r0, #130	@ 0x82
 80025f6:	f7ff ff8b 	bl	8002510 <Cy_Flash_RAMDelay>
            Cy_SysLib_ExitCriticalSection(intr);
 80025fa:	4628      	mov	r0, r5
        }
 80025fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
            Cy_SysLib_ExitCriticalSection(intr);
 8002600:	f000 b8fe 	b.w	8002800 <__Cy_SysLib_ExitCriticalSection_veneer>
 8002604:	08002c40 	.word	0x08002c40
 8002608:	000f4240 	.word	0x000f4240

0800260c <Cy_Flash_SendCmd>:
{
 800260c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002610:	4606      	mov	r6, r0
    IPC_STRUCT_Type * locIpcBase = Cy_IPC_Drv_GetIpcBaseAddress(CY_IPC_CHAN_SYSCALL);
 8002612:	2001      	movs	r0, #1
 8002614:	f000 f8f0 	bl	80027f8 <__Cy_IPC_Drv_GetIpcBaseAddress_veneer>
    volatile uint32_t *ipcLockStatus = &REG_IPC_STRUCT_LOCK_STATUS(locIpcBase);
 8002618:	4b41      	ldr	r3, [pc, #260]	@ (8002720 <Cy_Flash_SendCmd+0x114>)
 800261a:	681b      	ldr	r3, [r3, #0]
{
 800261c:	4689      	mov	r9, r1
    volatile uint32_t *ipcLockStatus = &REG_IPC_STRUCT_LOCK_STATUS(locIpcBase);
 800261e:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
    if (cy_device->flashRwwRequired != 0U)
 8002622:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
    IPC_STRUCT_Type * locIpcBase = Cy_IPC_Drv_GetIpcBaseAddress(CY_IPC_CHAN_SYSCALL);
 8002626:	4605      	mov	r5, r0
    volatile uint32_t *ipcLockStatus = &REG_IPC_STRUCT_LOCK_STATUS(locIpcBase);
 8002628:	eb00 0801 	add.w	r8, r0, r1
    if (cy_device->flashRwwRequired != 0U)
 800262c:	2b00      	cmp	r3, #0
 800262e:	d061      	beq.n	80026f4 <Cy_Flash_SendCmd+0xe8>
        if (SFLASH_SINGLE_CORE == 0U)
 8002630:	f04f 53b0 	mov.w	r3, #369098752	@ 0x16000000
 8002634:	7adb      	ldrb	r3, [r3, #11]
 8002636:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
 800263a:	2b00      	cmp	r3, #0
 800263c:	d142      	bne.n	80026c4 <Cy_Flash_SendCmd+0xb8>
            if (IS_CY_PIPE_FREE())
 800263e:	2005      	movs	r0, #5
 8002640:	f000 f8da 	bl	80027f8 <__Cy_IPC_Drv_GetIpcBaseAddress_veneer>
    return ( 0u != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_LOCK_STATUS(base)) );
 8002644:	5843      	ldr	r3, [r0, r1]
 8002646:	2b00      	cmp	r3, #0
 8002648:	da03      	bge.n	8002652 <Cy_Flash_SendCmd+0x46>
    cy_en_flashdrv_status_t result = CY_FLASH_DRV_IPC_BUSY;
 800264a:	4c36      	ldr	r4, [pc, #216]	@ (8002724 <Cy_Flash_SendCmd+0x118>)
}
 800264c:	4620      	mov	r0, r4
 800264e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
                if (CY_IPC_SEMA_STATUS_LOCKED != Cy_IPC_Sema_Status(CY_FLASH_WAIT_SEMA))
 8002652:	4620      	mov	r0, r4
 8002654:	f000 f8e0 	bl	8002818 <__Cy_IPC_Sema_Status_veneer>
 8002658:	f8df a0e0 	ldr.w	sl, [pc, #224]	@ 800273c <Cy_Flash_SendCmd+0x130>
 800265c:	4550      	cmp	r0, sl
 800265e:	d0f4      	beq.n	800264a <Cy_Flash_SendCmd+0x3e>
                    if (CY_IPC_PIPE_SUCCESS == NOTIFY_PEER_CORE(ipcWaitMessage))
 8002660:	4a31      	ldr	r2, [pc, #196]	@ (8002728 <Cy_Flash_SendCmd+0x11c>)
 8002662:	4623      	mov	r3, r4
 8002664:	4620      	mov	r0, r4
 8002666:	6812      	ldr	r2, [r2, #0]
 8002668:	2101      	movs	r1, #1
 800266a:	f000 f8dd 	bl	8002828 <__Cy_IPC_Pipe_SendMessage_veneer>
 800266e:	4604      	mov	r4, r0
 8002670:	2800      	cmp	r0, #0
 8002672:	d1ea      	bne.n	800264a <Cy_Flash_SendCmd+0x3e>
 8002674:	4f2d      	ldr	r7, [pc, #180]	@ (800272c <Cy_Flash_SendCmd+0x120>)
                        while ((CY_IPC_SEMA_STATUS_LOCKED != Cy_IPC_Sema_Status(CY_FLASH_WAIT_SEMA)) && ((semaTryCount < CY_FLASH_SEMA_WAIT_MAX_TRIES)))
 8002676:	2000      	movs	r0, #0
 8002678:	f000 f8ce 	bl	8002818 <__Cy_IPC_Sema_Status_veneer>
 800267c:	4550      	cmp	r0, sl
 800267e:	d003      	beq.n	8002688 <Cy_Flash_SendCmd+0x7c>
 8002680:	42bc      	cmp	r4, r7
 8002682:	d0e2      	beq.n	800264a <Cy_Flash_SendCmd+0x3e>
                            ++semaTryCount;
 8002684:	3401      	adds	r4, #1
 8002686:	e7f6      	b.n	8002676 <Cy_Flash_SendCmd+0x6a>
                        if (semaTryCount < CY_FLASH_SEMA_WAIT_MAX_TRIES)
 8002688:	42bc      	cmp	r4, r7
 800268a:	d0de      	beq.n	800264a <Cy_Flash_SendCmd+0x3e>
            isPeerCoreEnabled = true;
 800268c:	f04f 0a01 	mov.w	sl, #1
            intr = Cy_SysLib_EnterCriticalSection();
 8002690:	f000 f8ae 	bl	80027f0 <__Cy_SysLib_EnterCriticalSection_veneer>
            while (0UL == _FLD2VAL(SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE, SRSS_CLK_CAL_CNT1))
 8002694:	4b26      	ldr	r3, [pc, #152]	@ (8002730 <Cy_Flash_SendCmd+0x124>)
            intr = Cy_SysLib_EnterCriticalSection();
 8002696:	4607      	mov	r7, r0
            while (0UL == _FLD2VAL(SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE, SRSS_CLK_CAL_CNT1))
 8002698:	f8d3 251c 	ldr.w	r2, [r3, #1308]	@ 0x51c
 800269c:	2a00      	cmp	r2, #0
 800269e:	dafb      	bge.n	8002698 <Cy_Flash_SendCmd+0x8c>
            if (0UL != _FLD2VAL(SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE, SRSS_CLK_CAL_CNT1))
 80026a0:	f8d3 351c 	ldr.w	r3, [r3, #1308]	@ 0x51c
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	db10      	blt.n	80026ca <Cy_Flash_SendCmd+0xbe>
                result = CY_FLASH_DRV_IPC_BUSY;
 80026a8:	4c1e      	ldr	r4, [pc, #120]	@ (8002724 <Cy_Flash_SendCmd+0x118>)
            if (isPeerCoreEnabled)
 80026aa:	f1ba 0f00 	cmp.w	sl, #0
 80026ae:	d005      	beq.n	80026bc <Cy_Flash_SendCmd+0xb0>
                while (CY_IPC_SEMA_SUCCESS != Cy_IPC_Sema_Clear(CY_FLASH_WAIT_SEMA, true))
 80026b0:	2101      	movs	r1, #1
 80026b2:	2000      	movs	r0, #0
 80026b4:	f000 f8a8 	bl	8002808 <__Cy_IPC_Sema_Clear_veneer>
 80026b8:	2800      	cmp	r0, #0
 80026ba:	d1f9      	bne.n	80026b0 <Cy_Flash_SendCmd+0xa4>
        Cy_SysLib_ExitCriticalSection(intr);
 80026bc:	4638      	mov	r0, r7
 80026be:	f000 f89f 	bl	8002800 <__Cy_SysLib_ExitCriticalSection_veneer>
    return (result);
 80026c2:	e7c3      	b.n	800264c <Cy_Flash_SendCmd+0x40>
        bool isPeerCoreEnabled = false;
 80026c4:	f04f 0a00 	mov.w	sl, #0
 80026c8:	e7e2      	b.n	8002690 <Cy_Flash_SendCmd+0x84>
    return Cy_IPC_Drv_SendMsgWord(base, notifyEventIntr, (uint32_t)msgPtr);
 80026ca:	4a1a      	ldr	r2, [pc, #104]	@ (8002734 <Cy_Flash_SendCmd+0x128>)
 80026cc:	2101      	movs	r1, #1
 80026ce:	4628      	mov	r0, r5
 80026d0:	f000 f88a 	bl	80027e8 <__Cy_IPC_Drv_SendMsgWord_veneer>
                if (Cy_IPC_Drv_SendMsgPtr(locIpcBase, CY_FLASH_IPC_NOTIFY_STRUCT0, (void*)&flashContext) == CY_IPC_DRV_SUCCESS)
 80026d4:	2800      	cmp	r0, #0
 80026d6:	d1e7      	bne.n	80026a8 <Cy_Flash_SendCmd+0x9c>
                    Cy_Flash_RAMDelay(microseconds);
 80026d8:	4648      	mov	r0, r9
 80026da:	f7ff ff19 	bl	8002510 <Cy_Flash_RAMDelay>
                    if (mode == CY_FLASH_NON_BLOCKING_MODE)
 80026de:	b13e      	cbz	r6, 80026f0 <Cy_Flash_SendCmd+0xe4>
                        while (0U != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, *ipcLockStatus))
 80026e0:	f8d8 3000 	ldr.w	r3, [r8]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	dbfb      	blt.n	80026e0 <Cy_Flash_SendCmd+0xd4>
                        result = Cy_Flash_OperationStatus();
 80026e8:	f000 f89a 	bl	8002820 <__Cy_Flash_OperationStatus_veneer>
 80026ec:	4604      	mov	r4, r0
 80026ee:	e7dc      	b.n	80026aa <Cy_Flash_SendCmd+0x9e>
                        result = CY_FLASH_DRV_OPERATION_STARTED;
 80026f0:	4c11      	ldr	r4, [pc, #68]	@ (8002738 <Cy_Flash_SendCmd+0x12c>)
 80026f2:	e7da      	b.n	80026aa <Cy_Flash_SendCmd+0x9e>
        intr = Cy_SysLib_EnterCriticalSection();
 80026f4:	f000 f87c 	bl	80027f0 <__Cy_SysLib_EnterCriticalSection_veneer>
 80026f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002734 <Cy_Flash_SendCmd+0x128>)
 80026fa:	4607      	mov	r7, r0
 80026fc:	2101      	movs	r1, #1
 80026fe:	4628      	mov	r0, r5
 8002700:	f000 f872 	bl	80027e8 <__Cy_IPC_Drv_SendMsgWord_veneer>
        if (Cy_IPC_Drv_SendMsgPtr(locIpcBase, CY_FLASH_IPC_NOTIFY_STRUCT0, (void*)&flashContext) == CY_IPC_DRV_SUCCESS)
 8002704:	b940      	cbnz	r0, 8002718 <Cy_Flash_SendCmd+0x10c>
            if (mode == CY_FLASH_NON_BLOCKING_MODE)
 8002706:	b14e      	cbz	r6, 800271c <Cy_Flash_SendCmd+0x110>
                while (0U != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, *ipcLockStatus))
 8002708:	f8d8 3000 	ldr.w	r3, [r8]
 800270c:	2b00      	cmp	r3, #0
 800270e:	dbfb      	blt.n	8002708 <Cy_Flash_SendCmd+0xfc>
                result = Cy_Flash_OperationStatus();
 8002710:	f000 f886 	bl	8002820 <__Cy_Flash_OperationStatus_veneer>
 8002714:	4604      	mov	r4, r0
 8002716:	e7d1      	b.n	80026bc <Cy_Flash_SendCmd+0xb0>
            result = CY_FLASH_DRV_IPC_BUSY;
 8002718:	4c02      	ldr	r4, [pc, #8]	@ (8002724 <Cy_Flash_SendCmd+0x118>)
 800271a:	e7cf      	b.n	80026bc <Cy_Flash_SendCmd+0xb0>
                result = CY_FLASH_DRV_OPERATION_STARTED;
 800271c:	4c06      	ldr	r4, [pc, #24]	@ (8002738 <Cy_Flash_SendCmd+0x12c>)
 800271e:	e7cd      	b.n	80026bc <Cy_Flash_SendCmd+0xb0>
 8002720:	08002c40 	.word	0x08002c40
 8002724:	00520005 	.word	0x00520005
 8002728:	08002c54 	.word	0x08002c54
 800272c:	000249f0 	.word	0x000249f0
 8002730:	40260000 	.word	0x40260000
 8002734:	08002c44 	.word	0x08002c44
 8002738:	00500001 	.word	0x00500001
 800273c:	00880101 	.word	0x00880101

08002740 <EnterDeepSleepRam>:
    volatile uint32_t *delayDoneFlag = DELAY_FLAG_REGISTER_ADDR;
 8002740:	4b24      	ldr	r3, [pc, #144]	@ (80027d4 <EnterDeepSleepRam+0x94>)
 8002742:	681b      	ldr	r3, [r3, #0]
{
 8002744:	b570      	push	{r4, r5, r6, lr}
    volatile uint32_t *cpussCm4PwrCtlAddr = &CPUSS_CM4_PWR_CTL;
 8002746:	e9d3 1400 	ldrd	r1, r4, [r3]
 800274a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
            if(wasEventSent)
 800274e:	4d22      	ldr	r5, [pc, #136]	@ (80027d8 <EnterDeepSleepRam+0x98>)
    volatile uint32_t *cpussCm4PwrCtlAddr = &CPUSS_CM4_PWR_CTL;
 8002750:	4419      	add	r1, r3
        SCB_SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8002752:	4b22      	ldr	r3, [pc, #136]	@ (80027dc <EnterDeepSleepRam+0x9c>)
            wasEventSent = true;
 8002754:	2601      	movs	r6, #1
        SCB_SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	f042 0204 	orr.w	r2, r2, #4
 800275c:	611a      	str	r2, [r3, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800275e:	f3bf 8f4f 	dsb	sy
        if(waitFor != CY_SYSPM_WAIT_FOR_EVENT)
 8002762:	2801      	cmp	r0, #1
 8002764:	d02f      	beq.n	80027c6 <EnterDeepSleepRam+0x86>
            __WFI();
 8002766:	bf30      	wfi
        SCB_SCR &= (uint32_t) ~SCB_SCR_SLEEPDEEP_Msk;
 8002768:	691a      	ldr	r2, [r3, #16]
 800276a:	f022 0204 	bic.w	r2, r2, #4
 800276e:	611a      	str	r2, [r3, #16]
    } while (_FLD2VAL(CPUSS_CM4_PWR_CTL_PWR_MODE, (*cpussCm4PwrCtlAddr)) == CM4_PWR_STS_RETAINED);
 8002770:	680a      	ldr	r2, [r1, #0]
 8002772:	f002 0203 	and.w	r2, r2, #3
 8002776:	2a02      	cmp	r2, #2
 8002778:	d0ed      	beq.n	8002756 <EnterDeepSleepRam+0x16>
    if (*delayDoneFlag == NEED_DELAY)
 800277a:	f8d4 310c 	ldr.w	r3, [r4, #268]	@ 0x10c
 800277e:	bb0b      	cbnz	r3, 80027c4 <EnterDeepSleepRam+0x84>
        ddftSlowCtl   = SRSS_TST_DDFT_SLOW_CTL_REG;
 8002780:	4b17      	ldr	r3, [pc, #92]	@ (80027e0 <EnterDeepSleepRam+0xa0>)
        SRSS_TST_DDFT_SLOW_CTL_REG = SRSS_TST_DDFT_SLOW_CTL_MASK;
 8002782:	f641 751e 	movw	r5, #7966	@ 0x1f1e
        ddftSlowCtl   = SRSS_TST_DDFT_SLOW_CTL_REG;
 8002786:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
        clkOutputSlow = SRSS_CLK_OUTPUT_SLOW;
 800278a:	f8d3 1518 	ldr.w	r1, [r3, #1304]	@ 0x518
        ddftFastCtl   = SRSS_TST_DDFT_FAST_CTL_REG;
 800278e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
        SRSS_TST_DDFT_SLOW_CTL_REG = SRSS_TST_DDFT_SLOW_CTL_MASK;
 8002792:	f8c3 5108 	str.w	r5, [r3, #264]	@ 0x108
        SRSS_CLK_OUTPUT_SLOW       = CLK_OUTPUT_SLOW_MASK;
 8002796:	2506      	movs	r5, #6
 8002798:	f8c3 5518 	str.w	r5, [r3, #1304]	@ 0x518
        SRSS_TST_DDFT_FAST_CTL_REG = TST_DDFT_FAST_CTL_MASK;
 800279c:	253e      	movs	r5, #62	@ 0x3e
 800279e:	f8c3 5104 	str.w	r5, [r3, #260]	@ 0x104
        SRSS_CLK_CAL_CNT1 = IMO_10US_DELAY;
 80027a2:	2544      	movs	r5, #68	@ 0x44
 80027a4:	f8c3 551c 	str.w	r5, [r3, #1308]	@ 0x51c
        while (0U == (SRSS_CLK_CAL_CNT1 & SRSS_CLK_CAL_CNT1_CAL_COUNTER_DONE_Msk))
 80027a8:	f8d3 551c 	ldr.w	r5, [r3, #1308]	@ 0x51c
 80027ac:	2d00      	cmp	r5, #0
 80027ae:	dafb      	bge.n	80027a8 <EnterDeepSleepRam+0x68>
        *delayDoneFlag = DELAY_DONE;
 80027b0:	f04f 35aa 	mov.w	r5, #2863311530	@ 0xaaaaaaaa
 80027b4:	f8c4 510c 	str.w	r5, [r4, #268]	@ 0x10c
        SRSS_TST_DDFT_SLOW_CTL_REG = ddftSlowCtl;
 80027b8:	f8c3 0108 	str.w	r0, [r3, #264]	@ 0x108
        SRSS_CLK_OUTPUT_SLOW       = clkOutputSlow;
 80027bc:	f8c3 1518 	str.w	r1, [r3, #1304]	@ 0x518
        SRSS_TST_DDFT_FAST_CTL_REG = ddftFastCtl;
 80027c0:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
}
 80027c4:	bd70      	pop	{r4, r5, r6, pc}
            __WFE();
 80027c6:	bf20      	wfe
            if(wasEventSent)
 80027c8:	782a      	ldrb	r2, [r5, #0]
 80027ca:	b102      	cbz	r2, 80027ce <EnterDeepSleepRam+0x8e>
                __WFE();
 80027cc:	bf20      	wfe
            wasEventSent = true;
 80027ce:	702e      	strb	r6, [r5, #0]
 80027d0:	e7ca      	b.n	8002768 <EnterDeepSleepRam+0x28>
 80027d2:	bf00      	nop
 80027d4:	08002c40 	.word	0x08002c40
 80027d8:	08002c84 	.word	0x08002c84
 80027dc:	e000ed00 	.word	0xe000ed00
 80027e0:	40260000 	.word	0x40260000
 80027e4:	00000000 	.word	0x00000000

080027e8 <__Cy_IPC_Drv_SendMsgWord_veneer>:
 80027e8:	f85f f000 	ldr.w	pc, [pc]	@ 80027ec <__Cy_IPC_Drv_SendMsgWord_veneer+0x4>
 80027ec:	100047e9 	.word	0x100047e9

080027f0 <__Cy_SysLib_EnterCriticalSection_veneer>:
 80027f0:	f85f f000 	ldr.w	pc, [pc]	@ 80027f4 <__Cy_SysLib_EnterCriticalSection_veneer+0x4>
 80027f4:	10002b7b 	.word	0x10002b7b

080027f8 <__Cy_IPC_Drv_GetIpcBaseAddress_veneer>:
 80027f8:	f85f f000 	ldr.w	pc, [pc]	@ 80027fc <__Cy_IPC_Drv_GetIpcBaseAddress_veneer+0x4>
 80027fc:	10004491 	.word	0x10004491

08002800 <__Cy_SysLib_ExitCriticalSection_veneer>:
 8002800:	f85f f000 	ldr.w	pc, [pc]	@ 8002804 <__Cy_SysLib_ExitCriticalSection_veneer+0x4>
 8002804:	10002b83 	.word	0x10002b83

08002808 <__Cy_IPC_Sema_Clear_veneer>:
 8002808:	f85f f000 	ldr.w	pc, [pc]	@ 800280c <__Cy_IPC_Sema_Clear_veneer+0x4>
 800280c:	10004ad9 	.word	0x10004ad9

08002810 <__Cy_SysClk_ClkSlowGetFrequency_veneer>:
 8002810:	f85f f000 	ldr.w	pc, [pc]	@ 8002814 <__Cy_SysClk_ClkSlowGetFrequency_veneer+0x4>
 8002814:	10005e37 	.word	0x10005e37

08002818 <__Cy_IPC_Sema_Status_veneer>:
 8002818:	f85f f000 	ldr.w	pc, [pc]	@ 800281c <__Cy_IPC_Sema_Status_veneer+0x4>
 800281c:	10004b5d 	.word	0x10004b5d

08002820 <__Cy_Flash_OperationStatus_veneer>:
 8002820:	f85f f000 	ldr.w	pc, [pc]	@ 8002824 <__Cy_Flash_OperationStatus_veneer+0x4>
 8002824:	10004551 	.word	0x10004551

08002828 <__Cy_IPC_Pipe_SendMessage_veneer>:
 8002828:	f85f f000 	ldr.w	pc, [pc]	@ 800282c <__Cy_IPC_Pipe_SendMessage_veneer+0x4>
 800282c:	100048f9 	.word	0x100048f9
