;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -207, <-128
	SUB 1, -12
	ADD 20, @650
	ADD 130, 9
	ADD 130, <9
	SUB @127, 106
	SUB #72, @200
	ADD 130, <9
	JMP -102, -9
	DJN <121, 103
	SLT 20, @12
	SUB @-127, 100
	SUB #72, @200
	SUB #72, @200
	SLT 30, 9
	SLT 30, 9
	SUB <10, @2
	SLT #270, <1
	SLT 130, 9
	SUB #102, -79
	ADD 130, 9
	ADD 3, @20
	ADD 12, @10
	SUB 130, <9
	SPL 20, <-202
	SPL 20, <-202
	SPL 812, <18
	SPL 20, <-202
	SUB #72, @200
	DJN <121, 103
	JMN @72, #200
	SPL 20, <-202
	ADD 3, 21
	JMN @72, #200
	ADD 130, 9
	SUB <121, 106
	SPL @102, -15
	SPL 20, <-202
	SPL 20, <-202
	ADD 203, @20
	SUB #102, -79
	SPL 0, <-2
	SPL 0, <-2
	SUB #72, @200
	SUB #72, @200
	SLT @3, 0
	JMZ @10, #30
	SUB 812, @18
