Name                NETID              Course    Contributions
--------------------------------------------------------------------------------- 
Nathan Devine       ndevine            ECE574    Parsing/Debugging/Testing
Alex Blackmon       alexblackmon       ECE574    Critical Path/Debugging/Testing
Sai Teja Manchala   saitejamanchala    ECE574    Planning/Algorithm Development
John Blair          jablair            ECE574    Verilog File Generation/Debugging
Chris Johnson       electrofier        ECE474    Parsing/Debugging/Testing

Description
----------------------------------------------
dpgen is a C++ synthesizer which takes higher 
level code and synthesizes it to Verilog code.
It takes an input file which details the 
inputs/outputs/wires/registers and the various
components, then will output the correct verilog
file. 

