Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 21 21:48:20 2021
| Host         : DESKTOP-RE08DTS running 64-bit major release  (build 9200)
| Command      : report_methodology -file imageProcessTop_methodology_drc_routed.rpt -pb imageProcessTop_methodology_drc_routed.pb -rpx imageProcessTop_methodology_drc_routed.rpx
| Design       : imageProcessTop
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 22         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X3Y1 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on axi_reset_n relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_data[0] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_data[1] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_data[2] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_data[3] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_data[4] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_data[5] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_data[6] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_data[7] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_data_ready relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_data_valid relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on o_data[0] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on o_data[1] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on o_data[2] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on o_data[3] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on o_data[4] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on o_data[5] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_data[6] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_data[7] relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_data_ready relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on o_data_valid relative to clock(s) axi_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on o_intr relative to clock(s) axi_clk
Related violations: <none>


