
---------- Begin Simulation Statistics ----------
final_tick                               190226147500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 646244                       # Simulator instruction rate (inst/s)
host_mem_usage                                8871860                       # Number of bytes of host memory used
host_op_rate                                  1309653                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   474.83                       # Real time elapsed on the host
host_tick_rate                              400620580                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   306855016                       # Number of instructions simulated
sim_ops                                     621860923                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.190226                       # Number of seconds simulated
sim_ticks                                190226147500                       # Number of ticks simulated
system.cpu.BranchMispred                       995738                       # Number of branch mispredictions
system.cpu.Branches                          88707094                       # Number of branches fetched
system.cpu.committedInsts                   306855016                       # Number of instructions committed
system.cpu.committedOps                     621860923                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000026                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999974                       # Percentage of non-idle cycles
system.cpu.numCycles                        760885184                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               760865778.490928                       # Number of busy cycles
system.cpu.num_cc_register_reads            376051039                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           202221481                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     71395141                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               11639886                       # Number of float alu accesses
system.cpu.num_fp_insts                      11639886                       # number of float instructions
system.cpu.num_fp_register_reads              9152290                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6817385                       # number of times the floating registers were written
system.cpu.num_func_calls                    12974000                       # number of times a function call or return occured
system.cpu.num_idle_cycles               19405.509072                       # Number of idle cycles
system.cpu.num_int_alu_accesses             610181437                       # Number of integer alu accesses
system.cpu.num_int_insts                    610181437                       # number of integer instructions
system.cpu.num_int_register_reads          1182023119                       # number of times the integer registers were read
system.cpu.num_int_register_writes          482847795                       # number of times the integer registers were written
system.cpu.num_load_insts                   102624573                       # Number of load instructions
system.cpu.num_mem_refs                     137644193                       # number of memory refs
system.cpu.num_store_insts                   35019620                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8898475      1.43%      1.43% # Class of executed instruction
system.cpu.op_class::IntAlu                 471990802     75.90%     77.33% # Class of executed instruction
system.cpu.op_class::IntMult                    91994      0.01%     77.34% # Class of executed instruction
system.cpu.op_class::IntDiv                    287955      0.05%     77.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                  722118      0.12%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1360      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAdd                    11054      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                   829942      0.13%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                      348      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    19288      0.00%     77.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                  710190      0.11%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShift                   1227      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              133282      0.02%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              511238      0.08%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  52      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              12935      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::MemRead                 98636844     15.86%     93.73% # Class of executed instruction
system.cpu.op_class::MemWrite                30841359      4.96%     98.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead             3987729      0.64%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4178261      0.67%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  621866454                       # Class of executed instruction
system.cpu.predictedBranches                 35358947                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   260                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests      7814783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops        18222                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     15630590                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops         18222                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       719059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1442236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                88707094                       # Number of BP lookups
system.cpu.branchPred.condPredicted          71395366                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            995738                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25829068                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25530502                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.844070                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 6486998                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1573                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3673723                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3341447                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           332276                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       435397                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     58398118                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     12997248                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     37276846                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        95717                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4641                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     33137604                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       196431                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        48641                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1722                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        14329                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        47609                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        29269                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      3583984                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      3946596                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      2852494                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      3836946                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1984527                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2482364                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      2057547                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      1459495                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      1468068                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      2566861                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1526723                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      9852030                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      9527669                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       888927                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      3514778                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      1358071                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      1649989                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      3328169                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      2652582                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      2782690                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      1318659                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      1829520                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      5912187                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11      2854394                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   102795365                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35188661                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2543968                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        106149                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   412927338                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        342811                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       132401894                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           132401894                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      132403395                       # number of overall hits
system.cpu.l1d.overall_hits::total          132403395                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       5575173                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           5575173                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      5575360                       # number of overall misses
system.cpu.l1d.overall_misses::total          5575360                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  46374610000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  46374610000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  46374610000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  46374610000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    137977067                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       137977067                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    137978755                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      137978755                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.040407                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.040407                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.040407                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.040407                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data  8318.057574                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total  8318.057574                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data  8317.778583                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total  8317.778583                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                45619                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks        4431350                       # number of writebacks
system.cpu.l1d.writebacks::total              4431350                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data         6610                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total           6610                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data         6610                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total          6610                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data      5568563                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total      5568563                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data      5568738                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher       659742                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total      6228480                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  44817603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  44817603000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  44821642250                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher  14614454545                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  59436096795                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.040359                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.040359                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.040359                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.045141                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data  8048.324676                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total  8048.324676                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data  8048.797097                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 22151.772276                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total  9542.632680                       # average overall mshr miss latency
system.cpu.l1d.replacements                   6227968                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data       97687187                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total           97687187                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      5106244                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          5106244                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data  29667416250                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total  29667416250                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    102793431                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      102793431                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.049675                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.049675                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data  5810.027145                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total  5810.027145                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data          129                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total           129                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data      5106115                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total      5106115                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data  28389271750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total  28389271750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.049674                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.049674                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data  5559.857494                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total  5559.857494                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      34714707                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          34714707                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       468929                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          468929                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  16707193750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  16707193750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     35183636                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      35183636                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.013328                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.013328                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 35628.408032                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 35628.408032                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data         6481                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total         6481                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       462448                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       462448                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  16428331250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  16428331250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.013144                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.013144                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 35524.710346                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 35524.710346                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1501                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1501                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          187                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            187                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.110782                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.110782                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          175                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          175                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data      4039250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total      4039250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.103673                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.103673                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23081.428571                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 23081.428571                       # average SoftPFReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher       659742                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total       659742                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher  14614454545                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total  14614454545                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 22151.772276                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 22151.772276                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued             754441                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified         754441                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage            48167                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.920960                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              138571457                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs              6227968                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                22.249867                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   448.766964                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher    63.153995                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.876498                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.123348                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999846                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          106                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1          105                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.207031                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1110058520                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1110058520                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       411339852                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           411339852                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      411339852                       # number of overall hits
system.cpu.l1i.overall_hits::total          411339852                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst       1587327                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total           1587327                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst      1587327                       # number of overall misses
system.cpu.l1i.overall_misses::total          1587327                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst   7947970500                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total   7947970500                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst   7947970500                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total   7947970500                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    412927179                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       412927179                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    412927179                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      412927179                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.003844                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.003844                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.003844                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.003844                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst  5007.141251                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total  5007.141251                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst  5007.141251                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total  5007.141251                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst      1587327                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total      1587327                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst      1587327                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total      1587327                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst   7551138750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total   7551138750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst   7551138750                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total   7551138750                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst  4757.141251                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total  4757.141251                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst  4757.141251                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total  4757.141251                       # average overall mshr miss latency
system.cpu.l1i.replacements                   1586815                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      411339852                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          411339852                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst      1587327                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total          1587327                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst   7947970500                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total   7947970500                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    412927179                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      412927179                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst  5007.141251                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total  5007.141251                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst      1587327                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total      1587327                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst   7551138750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total   7551138750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst  4757.141251                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total  4757.141251                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.883105                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs              411963061                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs              1586815                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               259.616314                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.883105                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999772                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999772                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           3305004759                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          3305004759                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 190226147500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp          7353359                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      4998429                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict        3537812                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          462448                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         462448                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq      7353359                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     18684928                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      4761469                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             23446397                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    682229120                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port    101588928                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total             783818048                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                         721458                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 36293056                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         8537265                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.002134                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.046150                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               8519043     99.79%     99.79% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                 18222      0.21%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           8537265                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        5015930996                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.6                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       3114268386                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.6                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy        793663500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.4                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst         1544177                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         5079043                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher       469410                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             7092630                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst        1544177                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        5079043                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher       469410                       # number of overall hits
system.l2cache.overall_hits::total            7092630                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         43150                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        489695                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher       190332                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            723177                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        43150                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       489695                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher       190332                       # number of overall misses
system.l2cache.overall_misses::total           723177                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   2510000750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  28066085750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher  12719134458                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  43295220958                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   2510000750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  28066085750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher  12719134458                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  43295220958                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst      1587327                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      5568738                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher       659742                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         7815807                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst      1587327                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      5568738                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher       659742                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        7815807                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.027184                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.087936                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.288495                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.092527                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.027184                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.087936                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.288495                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.092527                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 58169.194670                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 57313.400688                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 66826.043219                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 59868.083412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 58169.194670                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 57313.400688                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 66826.043219                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 59868.083412                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         567079                       # number of writebacks
system.l2cache.writebacks::total               567079                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        43150                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       489695                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher       190332                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       723177                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        43150                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       489695                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher       190332                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       723177                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2499213250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  27943662000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher  12671551458                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  43114426708                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2499213250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  27943662000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher  12671551458                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  43114426708                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.027184                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.087936                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.288495                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.092527                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.027184                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.087936                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.288495                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.092527                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57919.194670                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57063.400688                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 66576.043219                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59618.083412                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57919.194670                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57063.400688                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 66576.043219                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59618.083412                       # average overall mshr miss latency
system.l2cache.replacements                    721458                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      4431350                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      4431350                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      4431350                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      4431350                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        15823                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        15823                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       180688                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           180688                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       281760                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         281760                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  15698472500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  15698472500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       462448                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       462448                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.609279                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.609279                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 55715.759867                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 55715.759867                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       281760                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       281760                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  15628032500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  15628032500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.609279                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.609279                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55465.759867                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55465.759867                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst      1544177                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      4898355                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher       469410                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      6911942                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        43150                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       207935                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher       190332                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       441417                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   2510000750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  12367613250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher  12719134458                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  27596748458                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst      1587327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      5106290                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher       659742                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      7353359                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.027184                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.040721                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.288495                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.060029                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 58169.194670                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 59478.266045                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 66826.043219                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62518.544728                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        43150                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       207935                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher       190332                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       441417                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2499213250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  12315629500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher  12671551458                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  27486394208                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.027184                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.040721                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.288495                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.060029                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57919.194670                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59228.266045                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 66576.043219                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62268.544728                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4093.083991                       # Cycle average of tags in use
system.l2cache.tags.total_refs               15599330                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               721458                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                21.621952                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.907348                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   283.162416                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2926.829640                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher   845.184587                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009255                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069131                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.714558                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.206344                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999288                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          144                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3952                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          929                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2881                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.035156                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            250814994                       # Number of tag accesses
system.l2cache.tags.data_accesses           250814994                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    567079.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     43150.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    488719.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples    190272.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000854050000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         33603                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         33603                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1989694                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              534003                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       723177                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      567079                       # Number of write requests accepted
system.mem_ctrl.readBursts                     723177                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    567079                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    1036                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.36                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.09                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 723177                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                567079                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   535986                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    54261                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    50260                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                    45457                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                    35427                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      484                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      201                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       53                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   10396                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   10891                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   27603                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   29723                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   31455                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   32926                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   33949                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   34150                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   34964                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   34109                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   33841                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   36703                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   35648                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   36219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   43268                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   33828                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   33612                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   33612                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      88                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      44                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      22                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        33603                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       21.490373                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      19.930941                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      23.518075                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127          33532     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           60      0.18%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            9      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3584-3711            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          33603                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        33603                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.875844                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.826285                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.341113                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             21647     64.42%     64.42% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               685      2.04%     66.46% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              8125     24.18%     90.64% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19              1291      3.84%     94.48% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               975      2.90%     97.38% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               619      1.84%     99.22% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22               222      0.66%     99.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                28      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 8      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::27                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::32                 1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          33603                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    66304                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 46283328                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              36293056                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     243.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     190.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   190221294250                       # Total gap between requests
system.mem_ctrl.avgGap                      147429.11                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst      2761600                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     31278016                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher     12177408                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     36293056                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 14517457.438389221206                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 164425429.474673032761                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 64015426.691012598574                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 190788997.606125622988                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        43150                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       489695                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher       190332                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       567079                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst   1409674997                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  15588609185                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher   7865132013                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 4539028413801                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     32669.18                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     31833.30                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     41323.22                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   8004225.89                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst      2761600                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     31340480                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher     12181248                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       46283328                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst      2761600                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total      2761600                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     36293056                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     36293056                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        43150                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       489695                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher       190332                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total          723177                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       567079                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         567079                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst      14517457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     164753797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher     64035613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         243306867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst     14517457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total     14517457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    190788998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        190788998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    190788998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst     14517457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    164753797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher     64035613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        434095865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                722141                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               567079                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         46152                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         45852                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         42032                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         37555                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4         44060                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5         47060                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6         45269                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         49406                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         46758                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         44988                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10        44277                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        44843                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        46480                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        46017                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        46570                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        44822                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         36744                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         37029                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         33675                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         29467                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         32868                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         35269                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         34499                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         38155                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         37940                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         35916                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        35194                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        35223                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        35543                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        36032                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        36193                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        37332                       # Per bank write bursts
system.mem_ctrl.dram.totQLat              11323272445                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             3610705000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         24863416195                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 15680.14                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            34430.14                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               524479                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              298580                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             72.63                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            52.65                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       466161                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   176.999105                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   121.403536                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   203.663773                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       228817     49.09%     49.09% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       144524     31.00%     80.09% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383        39514      8.48%     88.56% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        17829      3.82%     92.39% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639        10928      2.34%     94.73% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         5915      1.27%     96.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         3260      0.70%     96.70% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3004      0.64%     97.35% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        12370      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       466161                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               46217024                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            36293056                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               242.958314                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               190.788998                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     3.39                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 1.90                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                1.49                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                63.84                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       1638294420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy        870774135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      2551736040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     1449625320                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 15016269840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  66670637100                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  16903146240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   105100483095                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    552.502821                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  43301400746                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6352060000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 140572686754                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       1690095120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy        898306860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      2604350700                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1510527060                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 15016269840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  67028861580                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  16601483520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   105349894680                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    553.813953                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  42516565249                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6352060000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 141357522251                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             441417                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       567079                       # Transaction distribution
system.membus.trans_dist::CleanEvict           151980                       # Transaction distribution
system.membus.trans_dist::ReadExReq            281760                       # Transaction distribution
system.membus.trans_dist::ReadExResp           281760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        441417                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      2165413                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      2165413                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2165413                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port     82576384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total     82576384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                82576384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            723177                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  723177    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              723177                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 190226147500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           502331783                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          361718055                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
