# Reading E:/programs/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/CMP/fifth term/Computer Architecture/RISCPiP/one operand/Register.vhd}
