Flow report for MasterVerilog
Sat Nov 08 12:00:23 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Flow Summary                                                                         ;
+------------------------------------+-------------------------------------------------+
; Flow Status                        ; Successful - Sat Nov 08 12:00:23 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MasterVerilog                                   ;
; Top-level Entity Name              ; MasterVerilog                                   ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,523 / 33,216 ( 8 % )                          ;
;     Total combinational functions  ; 1,994 / 33,216 ( 6 % )                          ;
;     Dedicated logic registers      ; 1,350 / 33,216 ( 4 % )                          ;
; Total registers                    ; 1350                                            ;
; Total pins                         ; 107 / 475 ( 23 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 4,096 / 483,840 ( < 1 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/08/2014 11:59:36 ;
; Main task         ; Compilation         ;
; Revision Name     ; MasterVerilog       ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                           ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 154127758921729.141546957601756       ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                  ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                     ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                              ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                 ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                ; --            ; --          ; Top            ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
+-------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:11     ; 1.0                     ; 475 MB              ; 00:00:10                           ;
; Fitter                    ; 00:00:25     ; 1.0                     ; 689 MB              ; 00:00:25                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 426 MB              ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:03     ; 1.0                     ; 448 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 419 MB              ; 00:00:02                           ;
; Total                     ; 00:00:43     ; --                      ; --                  ; 00:00:41                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; SDEH232-01c4dl   ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; SDEH232-01c4dl   ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; SDEH232-01c4dl   ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; SDEH232-01c4dl   ; Windows 7 ; 6.1        ; x86_64         ;
; EDA Netlist Writer        ; SDEH232-01c4dl   ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog
quartus_fit --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog
quartus_asm --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog
quartus_sta MasterVerilog_FPGA -c MasterVerilog
quartus_eda --read_settings_files=off --write_settings_files=off MasterVerilog_FPGA -c MasterVerilog



