{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617794073795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617794073795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  7 13:14:33 2021 " "Processing started: Wed Apr  7 13:14:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617794073795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794073795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794073795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617794073928 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617794073928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opencores/sha256core/trunk/rtl/sha_fun.vhd 2 0 " "Found 2 design units, including 0 entities, in source file opencores/sha256core/trunk/rtl/sha_fun.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha_fun " "Found design unit 1: sha_fun" {  } { { "opencores/sha256core/trunk/rtl/sha_fun.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/sha_fun.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078934 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sha_fun-body " "Found design unit 2: sha_fun-body" {  } { { "opencores/sha256core/trunk/rtl/sha_fun.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/sha_fun.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opencores/sha256core/trunk/rtl/sha_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opencores/sha256core/trunk/rtl/sha_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha_256-Behavioral " "Found design unit 1: sha_256-Behavioral" {  } { { "opencores/sha256core/trunk/rtl/sha_256.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/sha_256.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078936 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha_256 " "Found entity 1: sha_256" {  } { { "opencores/sha256core/trunk/rtl/sha_256.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/sha_256.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opencores/sha256core/trunk/rtl/sh_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opencores/sha256core/trunk/rtl/sh_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sh_reg-structural " "Found design unit 1: sh_reg-structural" {  } { { "opencores/sha256core/trunk/rtl/sh_reg.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/sh_reg.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078937 ""} { "Info" "ISGN_ENTITY_NAME" "1 sh_reg " "Found entity 1: sh_reg" {  } { { "opencores/sha256core/trunk/rtl/sh_reg.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/sh_reg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opencores/sha256core/trunk/rtl/msg_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opencores/sha256core/trunk/rtl/msg_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 msg_comp-structural " "Found design unit 1: msg_comp-structural" {  } { { "opencores/sha256core/trunk/rtl/msg_comp.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/msg_comp.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078938 ""} { "Info" "ISGN_ENTITY_NAME" "1 msg_comp " "Found entity 1: msg_comp" {  } { { "opencores/sha256core/trunk/rtl/msg_comp.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/msg_comp.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opencores/sha256core/trunk/rtl/ff_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opencores/sha256core/trunk/rtl/ff_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_bank-rtl " "Found design unit 1: ff_bank-rtl" {  } { { "opencores/sha256core/trunk/rtl/ff_bank.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/ff_bank.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078938 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_bank " "Found entity 1: ff_bank" {  } { { "opencores/sha256core/trunk/rtl/ff_bank.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/ff_bank.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078938 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style opencores/sha256core/trunk/rtl/dual_mem.vhd(43) " "Unrecognized synthesis attribute \"ram_style\" at opencores/sha256core/trunk/rtl/dual_mem.vhd(43)" {  } { { "opencores/sha256core/trunk/rtl/dual_mem.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/dual_mem.vhd" 43 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opencores/sha256core/trunk/rtl/dual_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opencores/sha256core/trunk/rtl/dual_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_mem-rtl " "Found design unit 1: dual_mem-rtl" {  } { { "opencores/sha256core/trunk/rtl/dual_mem.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/dual_mem.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078939 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_mem " "Found entity 1: dual_mem" {  } { { "opencores/sha256core/trunk/rtl/dual_mem.vhd" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/opencores/sha256core/trunk/rtl/dual_mem.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_w_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256_w_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_w_mem " "Found entity 1: sha256_w_mem" {  } { { "sha256_w_mem.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256_w_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_k_constants.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256_k_constants.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_k_constants " "Found entity 1: sha256_k_constants" {  } { { "sha256_k_constants.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256_k_constants.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_core " "Found entity 1: sha256_core" {  } { { "sha256_core.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256_core.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha256.v(98) " "Verilog HDL information at sha256.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617794078943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha256.v(157) " "Verilog HDL information at sha256.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1617794078943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.v 1 1 " "Found 1 design units, including 1 entities, in source file sha256.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794078943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794078943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617794078979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256 sha256:inst6 " "Elaborating entity \"sha256\" for hierarchy \"sha256:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/top.bdf" { { 184 880 1024 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794078980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(115) " "Verilog HDL assignment warning at sha256.v(115): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(118) " "Verilog HDL assignment warning at sha256.v(118): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(121) " "Verilog HDL assignment warning at sha256.v(121): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(124) " "Verilog HDL assignment warning at sha256.v(124): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(127) " "Verilog HDL assignment warning at sha256.v(127): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(130) " "Verilog HDL assignment warning at sha256.v(130): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(133) " "Verilog HDL assignment warning at sha256.v(133): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(136) " "Verilog HDL assignment warning at sha256.v(136): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(139) " "Verilog HDL assignment warning at sha256.v(139): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078989 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(175) " "Verilog HDL assignment warning at sha256.v(175): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078995 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(178) " "Verilog HDL assignment warning at sha256.v(178): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078995 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(181) " "Verilog HDL assignment warning at sha256.v(181): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078995 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(184) " "Verilog HDL assignment warning at sha256.v(184): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078996 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(187) " "Verilog HDL assignment warning at sha256.v(187): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078996 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(190) " "Verilog HDL assignment warning at sha256.v(190): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078996 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(193) " "Verilog HDL assignment warning at sha256.v(193): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078996 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(196) " "Verilog HDL assignment warning at sha256.v(196): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078996 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha256.v(199) " "Verilog HDL assignment warning at sha256.v(199): truncated value with size 32 to match size of target (8)" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617794078996 "|top|sha256:inst6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sha256.v(215) " "Verilog HDL Case Statement warning at sha256.v(215): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 215 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1617794079000 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "sha256.v(215) " "Verilog HDL warning at sha256.v(215): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 215 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617794079000 "|top|sha256:inst6"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sha256.v(225) " "Verilog HDL Case Statement warning at sha256.v(225): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 225 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1617794079002 "|top|sha256:inst6"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "sha256.v(225) " "Verilog HDL warning at sha256.v(225): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "sha256.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 225 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1617794079002 "|top|sha256:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_core sha256:inst6\|sha256_core:core1 " "Elaborating entity \"sha256_core\" for hierarchy \"sha256:inst6\|sha256_core:core1\"" {  } { { "sha256.v" "core1" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794079135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_k_constants sha256:inst6\|sha256_core:core1\|sha256_k_constants:k_constants_inst " "Elaborating entity \"sha256_k_constants\" for hierarchy \"sha256:inst6\|sha256_core:core1\|sha256_k_constants:k_constants_inst\"" {  } { { "sha256_core.v" "k_constants_inst" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256_core.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794079140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_w_mem sha256:inst6\|sha256_core:core1\|sha256_w_mem:w_mem_inst " "Elaborating entity \"sha256_w_mem\" for hierarchy \"sha256:inst6\|sha256_core:core1\|sha256_w_mem:w_mem_inst\"" {  } { { "sha256_core.v" "w_mem_inst" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/sha256_core.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794079141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "top.bdf" "inst" { Schematic "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/top.bdf" { { 96 376 696 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794079156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794079205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794079215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 21 " "Parameter \"clk0_multiply_by\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617794079215 ""}  } { { "pll.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617794079215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617794079247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794079247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/linux/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794079247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led5 GND " "Pin \"led5\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/top.bdf" { { 272 1224 1400 288 "led5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617794099563 "|top|led5"} { "Warning" "WMLS_MLS_STUCK_PIN" "led6 GND " "Pin \"led6\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/top.bdf" { { 288 1224 1400 304 "led6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617794099563 "|top|led6"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 GND " "Pin \"led7\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/top.bdf" { { 304 1224 1400 320 "led7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617794099563 "|top|led7"} { "Warning" "WMLS_MLS_STUCK_PIN" "led8 GND " "Pin \"led8\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/top.bdf" { { 320 1224 1400 336 "led8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617794099563 "|top|led8"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617794099563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617794099717 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "48 " "48 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617794102412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/output_files/sha256.map.smsg " "Generated suppressed messages file /home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/output_files/sha256.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794102527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617794102759 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617794102759 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "top.bdf" "" { Schematic "/home/linux/Dokumente/00_FPGA/INTEL_Cyclone10_CYC1000/p4_SHA256/top.bdf" { { 280 144 320 296 "button" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617794103040 "|top|button"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617794103040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3337 " "Implemented 3337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617794103040 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617794103040 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3326 " "Implemented 3326 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617794103040 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1617794103040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617794103040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617794103055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  7 13:15:03 2021 " "Processing ended: Wed Apr  7 13:15:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617794103055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617794103055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617794103055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617794103055 ""}
