Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat May 20 21:17:28 2023
| Host         : CSE-P07-2165-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Scanner_timing_summary_routed.rpt -pb Scanner_timing_summary_routed.pb -rpx Scanner_timing_summary_routed.rpx -warn_on_violation
| Design       : Scanner
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  260         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (260)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (469)
5. checking no_input_delay (20)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (260)
--------------------------
 There are 226 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btn1/c/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btn2/c/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btn3/c/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider_200Hz/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mlp/btn/c/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (469)
--------------------------------------------------
 There are 469 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  496          inf        0.000                      0                  496           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           496 Endpoints
Min Delay           496 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.275ns  (logic 5.488ns (48.675%)  route 5.787ns (51.325%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.102     4.561    m4/mr_IBUF[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     4.685 f  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.672     5.357    nolabel_line97/segments[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I1_O)        0.150     5.507 r  nolabel_line97/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.013     7.520    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    11.275 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.275    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.239ns  (logic 5.447ns (48.469%)  route 5.791ns (51.531%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.102     4.561    m4/mr_IBUF[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     4.685 f  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.973     5.658    nolabel_line97/segments[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.153     5.811 r  nolabel_line97/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.716     7.527    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    11.239 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.239    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.114ns  (logic 5.236ns (47.110%)  route 5.878ns (52.890%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.102     4.561    m4/mr_IBUF[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     4.685 r  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.973     5.658    nolabel_line97/segments[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.124     5.782 r  nolabel_line97/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.803     7.585    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.114 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.114    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.057ns  (logic 5.455ns (49.334%)  route 5.602ns (50.666%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.102     4.561    m4/mr_IBUF[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     4.685 f  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.674     5.359    nolabel_line97/segments[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.148     5.507 r  nolabel_line97/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.826     7.333    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    11.057 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.057    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.999ns  (logic 5.242ns (47.659%)  route 5.757ns (52.341%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.102     4.561    m4/mr_IBUF[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     4.685 r  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.992     5.677    nolabel_line97/segments[3]
    SLICE_X64Y21         LUT4 (Prop_lut4_I2_O)        0.124     5.801 r  nolabel_line97/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.464    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.999 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.999    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.855ns  (logic 5.218ns (48.068%)  route 5.637ns (51.932%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.102     4.561    m4/mr_IBUF[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     4.685 r  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.674     5.359    nolabel_line97/segments[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.483 r  nolabel_line97/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861     7.344    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.855 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.855    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mr[7]
                            (input port)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 5.242ns (49.067%)  route 5.442ns (50.933%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  mr[7] (IN)
                         net (fo=0)                   0.000     0.000    mr[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  mr_IBUF[7]_inst/O
                         net (fo=8, routed)           3.102     4.561    m4/mr_IBUF[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I1_O)        0.124     4.685 r  m4/segments_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.672     5.357    nolabel_line97/segments[3]
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     5.481 r  nolabel_line97/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.149    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.684 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.684    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/product_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line97/allout_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.948ns  (logic 1.554ns (15.621%)  route 8.394ns (84.379%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  mlp/product_reg[13]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mlp/product_reg[13]/Q
                         net (fo=15, routed)          1.606     2.062    mlp/product_OBUF[13]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     2.186 f  mlp/allout[18]_i_22/O
                         net (fo=7, routed)           1.068     3.253    mlp/allout[18]_i_22_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.377 r  mlp/allout[18]_i_14/O
                         net (fo=11, routed)          1.059     4.436    mlp/allout[18]_i_14_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mlp/allout[18]_i_8/O
                         net (fo=11, routed)          1.314     5.874    mlp/allout[18]_i_8_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.998 r  mlp/allout[14]_i_6/O
                         net (fo=2, routed)           0.945     6.943    mlp/allout[14]_i_6_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  mlp/allout[14]_i_2/O
                         net (fo=6, routed)           1.375     8.442    mlp/allout[14]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.150     8.592 r  mlp/allout[12]_i_4/O
                         net (fo=4, routed)           1.028     9.620    mlp/allout[12]_i_4_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I2_O)        0.328     9.948 r  mlp/allout[12]_i_1/O
                         net (fo=1, routed)           0.000     9.948    nolabel_line97/D[8]
    SLICE_X58Y22         FDRE                                         r  nolabel_line97/allout_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/product_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line97/allout_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 1.554ns (15.950%)  route 8.189ns (84.050%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  mlp/product_reg[13]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mlp/product_reg[13]/Q
                         net (fo=15, routed)          1.606     2.062    mlp/product_OBUF[13]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     2.186 f  mlp/allout[18]_i_22/O
                         net (fo=7, routed)           1.068     3.253    mlp/allout[18]_i_22_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.377 r  mlp/allout[18]_i_14/O
                         net (fo=11, routed)          1.059     4.436    mlp/allout[18]_i_14_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mlp/allout[18]_i_8/O
                         net (fo=11, routed)          1.314     5.874    mlp/allout[18]_i_8_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.998 r  mlp/allout[14]_i_6/O
                         net (fo=2, routed)           0.945     6.943    mlp/allout[14]_i_6_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  mlp/allout[14]_i_2/O
                         net (fo=6, routed)           1.375     8.442    mlp/allout[14]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.150     8.592 r  mlp/allout[12]_i_4/O
                         net (fo=4, routed)           0.823     9.415    mlp/allout[12]_i_4_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.328     9.743 r  mlp/allout[10]_i_1/O
                         net (fo=1, routed)           0.000     9.743    nolabel_line97/D[6]
    SLICE_X58Y22         FDRE                                         r  nolabel_line97/allout_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/product_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line97/allout_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.725ns  (logic 1.554ns (15.980%)  route 8.171ns (84.020%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE                         0.000     0.000 r  mlp/product_reg[13]/C
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mlp/product_reg[13]/Q
                         net (fo=15, routed)          1.606     2.062    mlp/product_OBUF[13]
    SLICE_X65Y25         LUT6 (Prop_lut6_I4_O)        0.124     2.186 f  mlp/allout[18]_i_22/O
                         net (fo=7, routed)           1.068     3.253    mlp/allout[18]_i_22_n_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.377 r  mlp/allout[18]_i_14/O
                         net (fo=11, routed)          1.059     4.436    mlp/allout[18]_i_14_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I4_O)        0.124     4.560 r  mlp/allout[18]_i_8/O
                         net (fo=11, routed)          1.314     5.874    mlp/allout[18]_i_8_n_0
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.998 r  mlp/allout[14]_i_6/O
                         net (fo=2, routed)           0.945     6.943    mlp/allout[14]_i_6_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  mlp/allout[14]_i_2/O
                         net (fo=6, routed)           1.375     8.442    mlp/allout[14]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I1_O)        0.150     8.592 r  mlp/allout[12]_i_4/O
                         net (fo=4, routed)           0.805     9.397    mlp/allout[12]_i_4_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I1_O)        0.328     9.725 r  mlp/allout[11]_i_1/O
                         net (fo=1, routed)           0.000     9.725    nolabel_line97/D[7]
    SLICE_X59Y22         FDRE                                         r  nolabel_line97/allout_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1/a/m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn1/a/sigi_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.195ns (74.904%)  route 0.065ns (25.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE                         0.000     0.000 r  btn1/a/m_reg/C
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  btn1/a/m_reg/Q
                         net (fo=1, routed)           0.065     0.260    btn1/a/m
    SLICE_X48Y19         FDRE                                         r  btn1/a/sigi_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn2/a/m_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn2/a/sigi_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.195ns (74.904%)  route 0.065ns (25.096%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE                         0.000     0.000 r  btn2/a/m_reg/C
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  btn2/a/m_reg/Q
                         net (fo=1, routed)           0.065     0.260    btn2/a/m
    SLICE_X28Y19         FDRE                                         r  btn2/a/sigi_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn1/d/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn1/d/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.195ns (72.879%)  route 0.073ns (27.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE                         0.000     0.000 r  btn1/d/q2_reg/C
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  btn1/d/q2_reg/Q
                         net (fo=2, routed)           0.073     0.268    btn1/d/q2
    SLICE_X48Y19         FDRE                                         r  btn1/d/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn2/d/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn2/d/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.195ns (72.879%)  route 0.073ns (27.121%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE                         0.000     0.000 r  btn2/d/q2_reg/C
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.195     0.195 r  btn2/d/q2_reg/Q
                         net (fo=2, routed)           0.073     0.268    btn2/d/q2
    SLICE_X28Y19         FDRE                                         r  btn2/d/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/shifted_mr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/shifted_mr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  mlp/shifted_mr_reg[1]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mlp/shifted_mr_reg[1]/Q
                         net (fo=1, routed)           0.086     0.227    mlp/btn/r/Q[0]
    SLICE_X1Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  mlp/btn/r/shifted_mr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.272    mlp/p_1_in[0]
    SLICE_X1Y10          FDRE                                         r  mlp/shifted_mr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/shifted_md_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/shifted_md_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.739%)  route 0.137ns (49.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  mlp/shifted_md_reg[13]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mlp/shifted_md_reg[13]/Q
                         net (fo=3, routed)           0.137     0.278    mlp/shifted_md[13]
    SLICE_X58Y27         FDRE                                         r  mlp/shifted_md_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/allout_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line97/allout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  nolabel_line97/allout_reg[19]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line97/allout_reg[19]/Q
                         net (fo=2, routed)           0.098     0.239    mlp/Q[4]
    SLICE_X59Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  mlp/allout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    nolabel_line97/D[0]
    SLICE_X59Y21         FDRE                                         r  nolabel_line97/allout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line97/allout_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line97/allout_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  nolabel_line97/allout_reg[13]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line97/allout_reg[13]/Q
                         net (fo=2, routed)           0.110     0.251    nolabel_line97/allout_reg_n_0_[13]
    SLICE_X58Y23         LUT5 (Prop_lut5_I2_O)        0.045     0.296 r  nolabel_line97/allout[15]_i_1/O
                         net (fo=1, routed)           0.000     0.296    nolabel_line97/p_1_in[15]
    SLICE_X58Y23         FDRE                                         r  nolabel_line97/allout_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn2/d/q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            btn2/d/q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.182ns (60.759%)  route 0.118ns (39.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE                         0.000     0.000 r  btn2/d/q1_reg/C
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.182     0.182 r  btn2/d/q1_reg/Q
                         net (fo=2, routed)           0.118     0.300    btn2/d/q1
    SLICE_X28Y19         FDRE                                         r  btn2/d/q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/shifted_md_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mlp/product_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.249ns (82.197%)  route 0.054ns (17.803%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE                         0.000     0.000 r  mlp/shifted_md_reg[15]/C
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mlp/shifted_md_reg[15]/Q
                         net (fo=1, routed)           0.054     0.195    mlp/shifted_md[15]
    SLICE_X59Y27         LUT2 (Prop_lut2_I1_O)        0.045     0.240 r  mlp/product[12]_i_2/O
                         net (fo=1, routed)           0.000     0.240    mlp/product[12]_i_2_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.303 r  mlp/product_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.303    mlp/product_reg[12]_i_1_n_4
    SLICE_X59Y27         FDRE                                         r  mlp/product_reg[15]/D
  -------------------------------------------------------------------    -------------------





