// Seed: 1800904962
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_3 = 0;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wor   id_0,
    input logic id_1
);
  logic id_3;
  final id_3 = 1 + 1;
  always
    if (1);
    else if ({id_3, 1}) id_3 <= id_1;
  assign id_3 = 1;
  assign id_3 = 1'b0;
  always id_3 = id_3;
  assign id_3 = 1;
  assign id_3 = id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
