Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Mon Sep 28 17:44:57 2015
| Host             : crystal.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command          : report_power -file fb_top_power_routed.rpt -pb fb_top_power_summary_routed.pb
| Design           : fb_top
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.133  |
| Dynamic (W)              | 0.033  |
| Device Static (W)        | 0.100  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.4   |
| Junction Temperature (C) | 25.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |     1003 |       --- |             --- |
|   LUT as Logic |    <0.001 |      573 |     63400 |            0.90 |
|   CARRY4       |    <0.001 |       48 |     15850 |            0.30 |
|   Register     |    <0.001 |      166 |    126800 |            0.13 |
|   F7/F8 Muxes  |    <0.001 |        6 |     63400 |           <0.01 |
|   Others       |     0.000 |      146 |       --- |             --- |
| Signals        |     0.002 |      758 |       --- |             --- |
| Block RAM      |     0.011 |       57 |       135 |           42.22 |
| DSPs           |    <0.001 |        1 |       240 |            0.42 |
| I/O            |     0.015 |       16 |       210 |            7.62 |
| Static Power   |     0.100 |          |           |                 |
| Total          |     0.133 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.033 |       0.016 |      0.016 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Medium     |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| fb_top                                      |     0.033 |
|   atb                                       |    <0.001 |
|     countFrames                             |    <0.001 |
|     countPixel                              |    <0.001 |
|   fbc                                       |     0.015 |
|     bramA                                   |     0.007 |
|       blockRam_i                            |     0.006 |
|         blk_mem_gen_0                       |     0.006 |
|           U0                                |     0.006 |
|             inst_blk_mem_gen                |     0.006 |
|               gnativebmg.native_blk_mem_gen |     0.006 |
|                 valid.cstr                  |     0.006 |
|                   has_mux_a.A               |    <0.001 |
|                   ramloop[0].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[10].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[11].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[12].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[13].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[14].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[15].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[16].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[17].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[18].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[19].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[1].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[20].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[21].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[22].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[2].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[3].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[4].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[5].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[6].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[7].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[8].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[9].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|     bramB                                   |     0.007 |
|       blockRam_i                            |     0.006 |
|         blk_mem_gen_0                       |     0.006 |
|           U0                                |     0.006 |
|             inst_blk_mem_gen                |     0.006 |
|               gnativebmg.native_blk_mem_gen |     0.006 |
|                 valid.cstr                  |     0.006 |
|                   has_mux_a.A               |    <0.001 |
|                   ramloop[0].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[10].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[11].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[12].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[13].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[14].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[15].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[16].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[17].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[18].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[19].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[1].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[20].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[21].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[22].ram.r         |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[2].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[3].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[4].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[5].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[6].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[7].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[8].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|                   ramloop[9].ram.r          |    <0.001 |
|                     prim_init.ram           |    <0.001 |
|   rast                                      |    <0.001 |
|     colorBank                               |    <0.001 |
|     endXBank                                |    <0.001 |
|     endYBank                                |    <0.001 |
|     majorCounter                            |    <0.001 |
|     minorCounter                            |    <0.001 |
|     rasterControl                           |    <0.001 |
|     rasterCore                              |    <0.001 |
|       errAdder                              |    <0.001 |
|       errBank                               |    <0.001 |
|       errSubtract                           |    <0.001 |
|     startXBank                              |    <0.001 |
|     startYBank                              |    <0.001 |
|     xSub                                    |    <0.001 |
|       subtraction                           |    <0.001 |
|     ySub                                    |    <0.001 |
|       subtraction                           |    <0.001 |
|   vfsm                                      |    <0.001 |
|     hCounter                                |    <0.001 |
|     hReg                                    |    <0.001 |
|     vCounter                                |    <0.001 |
|     vReg                                    |    <0.001 |
+---------------------------------------------+-----------+


