# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Labs/lab2_mips_micro_processer/source/modules/ALUController.v" \
"../../../../../Labs/lab2_mips_micro_processer/source/modules/Controller.v" \
"../../../../../Labs/lab2_mips_micro_processer/source/modules/MainController.v" \
"../../../../../Labs/lab2_mips_micro_processer/source/simulations/Controller_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
