{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a50tcpg236-1",
      "gen_directory": "../../../../Virtex-Embedded-Code.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "mipi_csi2_rx_subsyst_0": "",
      "clk_wiz": "",
      "v_axi4s_vid_out_0": ""
    },
    "components": {
      "mipi_csi2_rx_subsyst_0": {
        "vlnv": "xilinx.com:ip:mipi_csi2_rx_subsystem:5.1",
        "xci_name": "design_1_mipi_csi2_rx_subsyst_0_0",
        "xci_path": "ip\\design_1_mipi_csi2_rx_subsyst_0_0\\design_1_mipi_csi2_rx_subsyst_0_0.xci",
        "inst_hier_path": "mipi_csi2_rx_subsyst_0",
        "parameters": {
          "CMN_NUM_LANES": {
            "value": "2"
          },
          "C_DPHY_LANES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "mipi_phy_if": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:mipi_phy_rtl:1.0"
          },
          "csirxss_s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "csirxss_s_axi",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "12"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            }
          },
          "video_out": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "csirxss_s_axi": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0x000",
                  "range": "4K",
                  "width": "12",
                  "usage": "register",
                  "bank_blocks": {
                    "rx;/rx/s_axi/reg0;xilinx.com:ip:mipi_csi2_rx_ctrl:1.0;/rx;s_axi;NONE;NONE": {
                      "base_address": "0x000",
                      "range": "4K",
                      "width": "12",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        },
        "interface_ports": {
          "csirxss_s_axi": {
            "mode": "Slave",
            "memory_map_ref": "csirxss_s_axi"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "xci_path": "ip\\design_1_clk_wiz_0\\design_1_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "design_1_v_axi4s_vid_out_0_0",
        "xci_path": "ip\\design_1_v_axi4s_vid_out_0_0\\design_1_v_axi4s_vid_out_0_0.xci",
        "inst_hier_path": "v_axi4s_vid_out_0",
        "parameters": {
          "C_S_AXIS_VIDEO_DATA_WIDTH": {
            "value": "8"
          },
          "C_S_AXIS_VIDEO_FORMAT": {
            "value": "12"
          }
        }
      }
    },
    "interface_nets": {
      "mipi_csi2_rx_subsyst_0_video_out": {
        "interface_ports": [
          "mipi_csi2_rx_subsyst_0/video_out",
          "v_axi4s_vid_out_0/video_in"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "mipi_csi2_rx_subsyst_0/dphy_clk_200M",
          "v_axi4s_vid_out_0/aclk"
        ]
      }
    }
  }
}