#! /usr/bin/vvp
:ivl_version "10.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x247f280 .scope module, "ram_mem_tb" "ram_mem_tb" 2 1;
 .timescale 0 0;
v0x24a1ca0_0 .var "address", 3 0;
v0x24a1d80_0 .var "clk", 0 0;
v0x24a1e50_0 .var "data", 3 0;
v0x24a1f50_0 .var "mode", 0 0;
v0x24a2020_0 .net "out", 3 0, v0x24a1a10_0;  1 drivers
S_0x247f400 .scope module, "uut" "ram_mem" 2 9, 3 1 0, S_0x247f280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 4 "address"
    .port_info 2 /INPUT 1 "mode"
    .port_info 3 /INPUT 4 "data"
    .port_info 4 /OUTPUT 4 "out"
v0x2484800_0 .net "address", 3 0, v0x24a1ca0_0;  1 drivers
v0x24a17a0_0 .net "clk", 0 0, v0x24a1d80_0;  1 drivers
v0x24a1860_0 .net "data", 3 0, v0x24a1e50_0;  1 drivers
v0x24a1950_0 .net "mode", 0 0, v0x24a1f50_0;  1 drivers
v0x24a1a10_0 .var "out", 3 0;
v0x24a1b40 .array "ram", 15 0, 3 0;
E_0x2484d00 .event posedge, v0x24a17a0_0;
    .scope S_0x247f400;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 10, 0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 11, 0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 12, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 13, 0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 14, 0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x24a1b40, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x247f400;
T_1 ;
    %wait E_0x2484d00;
    %load/vec4 v0x24a1950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x2484800_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x24a1b40, 4;
    %assign/vec4 v0x24a1a10_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x247f400;
T_2 ;
    %wait E_0x2484d00;
    %load/vec4 v0x24a1950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x24a1860_0;
    %load/vec4 v0x2484800_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x24a1b40, 0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x24a1a10_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x247f280;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1d80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x247f280;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x247f280;
T_5 ;
    %delay 1, 0;
    %load/vec4 v0x24a1d80_0;
    %nor/r;
    %store/vec4 v0x24a1d80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x247f280;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "ram_mem_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", $time, ": clk=%b data=%b address=%b mode=%b out=%d", v0x24a1d80_0, v0x24a1e50_0, v0x24a1ca0_0, v0x24a1f50_0, v0x24a2020_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24a1f50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1e50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x24a1ca0_0, 0, 4;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_mem_tb.v";
    "ram_mem.v";
