0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/danie/w5500StateMachine/w5500StateMachine.sim/sim_1/synth/func/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/danie/w5500StateMachine/w5500StateMachine.sim/sim_1/synth/func/xsim/top_func_synth.vhd,1730030791,vhdl,,,,\axis_data_fifo_8bit_xpm_counter_updn__parameterized0\;\axis_data_fifo_8bit_xpm_counter_updn__parameterized0_0\;\axis_data_fifo_8bit_xpm_counter_updn__parameterized1\;\axis_data_fifo_8bit_xpm_counter_updn__parameterized1_1\;axis_data_fifo_8bit;axis_data_fifo_8bit_axis_data_fifo_v2_0_11_top;axis_data_fifo_8bit_xpm_cdc_sync_rst;axis_data_fifo_8bit_xpm_fifo_axis;axis_data_fifo_8bit_xpm_fifo_base;axis_data_fifo_8bit_xpm_fifo_reg_bit;axis_data_fifo_8bit_xpm_fifo_rst;axis_data_fifo_8bit_xpm_memory_base;spi_master;spi_streamer;top;transceive_unit,,,,,,,,
