

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_Pipeline_lz_booster'
================================================================
* Date:           Fri Oct 31 13:59:10 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.968 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster  |        ?|        ?|         6|          3|          3|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    436|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    201|    -|
|Register         |        -|    -|     305|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     305|    637|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln651_fu_441_p2                    |         +|   0|  0|  23|          16|           2|
    |add_ln668_fu_490_p2                    |         +|   0|  0|  15|           8|           2|
    |i_5_fu_368_p2                          |         +|   0|  0|  39|          32|           1|
    |new_match_len_3_fu_536_p2              |         +|   0|  0|  39|          32|           1|
    |new_match_loc_4_fu_542_p2              |         +|   0|  0|  39|          32|           1|
    |new_match_loc_5_fu_460_p2              |         -|   0|  0|  39|          32|          32|
    |outValue_2_fu_556_p4                   |      1003|   0|  0|   2|          32|           8|
    |and_ln642_fu_429_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage1_iter1_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_291                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_582                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_586                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_590                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_599                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage2      |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0      |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage1      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op100_load_state5         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op102_load_state5         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op104_write_state5        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op106_load_state5         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op66_load_state4          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op81_load_state4          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op94_load_state4          |       and|   0|  0|   2|           1|           1|
    |match_condition_fu_435_p2              |       and|   0|  0|   2|           1|           1|
    |use_boost_fu_479_p2                    |       and|   0|  0|   2|           1|           1|
    |boostFlag_fu_362_p2                    |      icmp|   0|  0|  10|           2|           1|
    |has_tLen_fu_474_p2                     |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln624_fu_326_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln642_1_fu_424_p2                 |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln642_fu_418_p2                   |      icmp|   0|  0|  39|          32|           8|
    |outFlag_fu_469_p2                      |      icmp|   0|  0|  39|          32|           1|
    |skip_condition_fu_412_p2               |      icmp|   0|  0|  23|          16|           1|
    |ap_block_pp0                           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_subdone            |        or|   0|  0|   2|           1|           1|
    |select_ln668_fu_495_p3                 |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln668_fu_484_p2                    |       xor|   0|  0|   2|           1|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 436|         341|         134|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  20|          4|    1|          4|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_empty_41_reg_272  |   9|          2|    8|         16|
    |ap_sig_allocacmp_i_4                   |   9|          2|   32|         64|
    |bestMatchStream_blk_n                  |   9|          2|    1|          2|
    |boosterStream_blk_n                    |   9|          2|    1|          2|
    |empty_40_fu_120                        |   9|          2|    8|         16|
    |empty_fu_116                           |  20|          4|   16|         64|
    |i_fu_112                               |   9|          2|   32|         64|
    |local_mem_address0_local               |  20|          4|   14|         56|
    |new_matchFlag_1_0_0_07_fu_132          |  14|          3|    1|          3|
    |new_match_len_fu_128                   |  14|          3|   32|         96|
    |new_match_loc_fu_136                   |  14|          3|   32|         96|
    |outValue_fu_124                        |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 201|         43|  214|        555|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_empty_41_reg_272      |   8|   0|    8|          0|
    |boostFlag_reg_699                          |   1|   0|    1|          0|
    |empty_40_fu_120                            |   8|   0|    8|          0|
    |empty_fu_116                               |  16|   0|   16|          0|
    |i_4_reg_665                                |  32|   0|   32|          0|
    |i_fu_112                                   |  32|   0|   32|          0|
    |icmp_ln624_reg_673                         |   1|   0|    1|          0|
    |icmp_ln624_reg_673_pp0_iter1_reg           |   1|   0|    1|          0|
    |match_condition_reg_713                    |   1|   0|    1|          0|
    |new_matchFlag_1_0_0_07_fu_132              |   1|   0|    1|          0|
    |new_match_len_fu_128                       |  32|   0|   32|          0|
    |new_match_loc_fu_136                       |  32|   0|   32|          0|
    |outFlag_reg_722                            |   1|   0|    1|          0|
    |outValue_1_reg_704                         |  32|   0|   32|          0|
    |outValue_3_reg_677                         |  32|   0|   32|          0|
    |outValue_fu_124                            |  32|   0|   32|          0|
    |skip_condition_reg_709                     |   1|   0|    1|          0|
    |tCh_reg_682                                |   8|   0|    8|          0|
    |tLen_reg_688                               |   8|   0|    8|          0|
    |tOffset_reg_694                            |  16|   0|   16|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 305|   0|  305|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-----------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|match_loc_reg_load                 |   in|   32|     ap_none|                             match_loc_reg_load|        scalar|
|nextMatchCh_loc_0                  |   in|    8|     ap_none|                              nextMatchCh_loc_0|        scalar|
|matchFlag_reg_load                 |   in|    1|     ap_none|                             matchFlag_reg_load|        scalar|
|match_len_reg_load                 |   in|   32|     ap_none|                             match_len_reg_load|        scalar|
|skip_len_reg_load                  |   in|   16|     ap_none|                              skip_len_reg_load|        scalar|
|sub                                |   in|   32|     ap_none|                                            sub|        scalar|
|local_mem_address0                 |  out|   14|   ap_memory|                                      local_mem|         array|
|local_mem_ce0                      |  out|    1|   ap_memory|                                      local_mem|         array|
|local_mem_q0                       |   in|    8|   ap_memory|                                      local_mem|         array|
|local_mem_address1                 |  out|   14|   ap_memory|                                      local_mem|         array|
|local_mem_ce1                      |  out|    1|   ap_memory|                                      local_mem|         array|
|local_mem_we1                      |  out|    1|   ap_memory|                                      local_mem|         array|
|local_mem_d1                       |  out|    8|   ap_memory|                                      local_mem|         array|
|bestMatchStream_dout               |   in|   32|     ap_fifo|                                bestMatchStream|       pointer|
|bestMatchStream_empty_n            |   in|    1|     ap_fifo|                                bestMatchStream|       pointer|
|bestMatchStream_read               |  out|    1|     ap_fifo|                                bestMatchStream|       pointer|
|bestMatchStream_num_data_valid     |   in|    4|     ap_fifo|                                bestMatchStream|       pointer|
|bestMatchStream_fifo_cap           |   in|    4|     ap_fifo|                                bestMatchStream|       pointer|
|boosterStream_din                  |  out|   32|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_full_n               |   in|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_write                |  out|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_num_data_valid       |   in|   32|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_fifo_cap             |   in|   32|     ap_fifo|                                  boosterStream|       pointer|
|new_match_loc_out                  |  out|   32|      ap_vld|                              new_match_loc_out|       pointer|
|new_match_loc_out_ap_vld           |  out|    1|      ap_vld|                              new_match_loc_out|       pointer|
|p_out                              |  out|    8|      ap_vld|                                          p_out|       pointer|
|p_out_ap_vld                       |  out|    1|      ap_vld|                                          p_out|       pointer|
|new_matchFlag_1_0_0_07_out         |  out|    1|      ap_vld|                     new_matchFlag_1_0_0_07_out|       pointer|
|new_matchFlag_1_0_0_07_out_ap_vld  |  out|    1|      ap_vld|                     new_matchFlag_1_0_0_07_out|       pointer|
|new_match_len_out                  |  out|   32|      ap_vld|                              new_match_len_out|       pointer|
|new_match_len_out_ap_vld           |  out|    1|      ap_vld|                              new_match_len_out|       pointer|
|p_out1                             |  out|   16|      ap_vld|                                         p_out1|       pointer|
|p_out1_ap_vld                      |  out|    1|      ap_vld|                                         p_out1|       pointer|
|outValue_out                       |  out|   32|      ap_vld|                                   outValue_out|       pointer|
|outValue_out_ap_vld                |  out|    1|      ap_vld|                                   outValue_out|       pointer|
+-----------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outValue = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:613]   --->   Operation 12 'alloca' 'outValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_match_len = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:645]   --->   Operation 13 'alloca' 'new_match_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07 = alloca i32 1"   --->   Operation 14 'alloca' 'new_matchFlag_1_0_0_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%new_match_loc = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 15 'alloca' 'new_match_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 20 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%skip_len_reg_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %skip_len_reg_load"   --->   Operation 21 'read' 'skip_len_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%match_len_reg_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %match_len_reg_load"   --->   Operation 22 'read' 'match_len_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%matchFlag_reg_load_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %matchFlag_reg_load"   --->   Operation 23 'read' 'matchFlag_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%nextMatchCh_loc_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nextMatchCh_loc_0"   --->   Operation 24 'read' 'nextMatchCh_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%match_loc_reg_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %match_loc_reg_load"   --->   Operation 25 'read' 'match_loc_reg_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%store_ln646 = store i32 %match_loc_reg_load_read, i32 %new_match_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 26 'store' 'store_ln646' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%store_ln0 = store i1 %matchFlag_reg_load_read, i1 %new_matchFlag_1_0_0_07"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%store_ln645 = store i32 %match_len_reg_load_read, i32 %new_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:645]   --->   Operation 28 'store' 'store_ln645' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %nextMatchCh_loc_0_read, i8 %empty_40"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.82ns)   --->   "%store_ln0 = store i16 %skip_len_reg_load_read, i16 %empty"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln624 = store i32 0, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 31 'store' 'store_ln624' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln624 = br void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 32 'br' 'br_ln624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 33 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%icmp_ln624 = icmp_eq  i32 %i_4, i32 %sub_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 34 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln624 = br i1 %icmp_ln624, void %for.body.split, void %for.cond.for.cond.cleanup_crit_edge.exitStub" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 35 'br' 'br_ln624' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.71>
ST_2 : Operation 36 [1/1] ( I:3.15ns O:3.15ns )   --->   "%outValue_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:628]   --->   Operation 36 'read' 'outValue_3' <Predicate = (!icmp_ln624)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %outValue_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:629]   --->   Operation 37 'trunc' 'tCh' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_3, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630]   --->   Operation 38 'partselect' 'tLen' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_3, i32 16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:631]   --->   Operation 39 'partselect' 'tOffset' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_3, i32 30, i32 31" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:637]   --->   Operation 40 'partselect' 'tmp' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.56ns)   --->   "%boostFlag = icmp_eq  i2 %tmp, i2 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:637]   --->   Operation 41 'icmp' 'boostFlag' <Predicate = (!icmp_ln624)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 42 'add' 'i_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln624_1 = trunc i32 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 43 'trunc' 'trunc_ln624_1' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln634 = zext i14 %trunc_ln624_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 44 'zext' 'zext_ln634' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln634" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 45 'getelementptr' 'local_mem_addr' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln634 = store i8 %tCh, i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634]   --->   Operation 46 'store' 'store_ln634' <Predicate = (!icmp_ln624)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln624 = store i32 %i_5, i32 %i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 47 'store' 'store_ln624' <Predicate = (!icmp_ln624)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.96>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_load16 = load i16 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:651]   --->   Operation 48 'load' 'p_load16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%outValue_1 = load i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:683]   --->   Operation 49 'load' 'outValue_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%new_match_len_2 = load i32 %new_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:653]   --->   Operation 50 'load' 'new_match_len_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%new_match_loc_1 = load i32 %new_match_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 51 'load' 'new_match_loc_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_load15 = load i8 %empty_40" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 52 'load' 'p_load15' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07_load = load i1 %new_matchFlag_1_0_0_07" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 53 'load' 'new_matchFlag_1_0_0_07_load' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln624 = trunc i32 %new_match_loc_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 54 'trunc' 'trunc_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln625 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:625]   --->   Operation 55 'specpipeline' 'specpipeline_ln625' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln624 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 56 'specloopname' 'specloopname_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.07ns)   --->   "%skip_condition = icmp_eq  i16 %p_load16, i16 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:641]   --->   Operation 57 'icmp' 'skip_condition' <Predicate = (!icmp_ln624)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.55ns)   --->   "%icmp_ln642 = icmp_ult  i32 %new_match_len_2, i32 255" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 58 'icmp' 'icmp_ln642' <Predicate = (!icmp_ln624)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.91ns)   --->   "%icmp_ln642_1 = icmp_eq  i8 %tCh, i8 %p_load15" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 59 'icmp' 'icmp_ln642_1' <Predicate = (!icmp_ln624)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node match_condition)   --->   "%and_ln642 = and i1 %icmp_ln642_1, i1 %icmp_ln642" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 60 'and' 'and_ln642' <Predicate = (!icmp_ln624)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%match_condition = and i1 %and_ln642, i1 %new_matchFlag_1_0_0_07_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642]   --->   Operation 61 'and' 'match_condition' <Predicate = (!icmp_ln624)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln650 = br i1 %skip_condition, void %if.then33, void %if.else" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:650]   --->   Operation 62 'br' 'br_ln650' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.07ns)   --->   "%add_ln651 = add i16 %p_load16, i16 65535" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:651]   --->   Operation 63 'add' 'add_ln651' <Predicate = (!icmp_ln624 & !skip_condition)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln680 = zext i14 %trunc_ln624" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 64 'zext' 'zext_ln680' <Predicate = (!icmp_ln624 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln680" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 65 'getelementptr' 'local_mem_addr_1' <Predicate = (!icmp_ln624 & !skip_condition)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 66 'load' 'local_mem_load' <Predicate = (!icmp_ln624 & !skip_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%store_ln651 = store i16 %add_ln651, i16 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:651]   --->   Operation 67 'store' 'store_ln651' <Predicate = (!icmp_ln624 & !skip_condition)> <Delay = 1.82>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln652 = br i1 %match_condition, void %if.end62, void %if.then38" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652]   --->   Operation 68 'br' 'br_ln652' <Predicate = (!icmp_ln624 & skip_condition)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln658 = zext i16 %tOffset" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:658]   --->   Operation 69 'zext' 'zext_ln658' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.55ns)   --->   "%new_match_loc_5 = sub i32 %i_4, i32 %zext_ln658" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:658]   --->   Operation 70 'sub' 'new_match_loc_5' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln646_1 = trunc i32 %new_match_loc_5" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 71 'trunc' 'trunc_ln646_1' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.55ns)   --->   "%outFlag = icmp_eq  i32 %i_4, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:659]   --->   Operation 72 'icmp' 'outFlag' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.91ns)   --->   "%has_tLen = icmp_ne  i8 %tLen, i8 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:664]   --->   Operation 73 'icmp' 'has_tLen' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.97ns)   --->   "%use_boost = and i1 %boostFlag, i1 %has_tLen" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 74 'and' 'use_boost' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln668)   --->   "%xor_ln668 = xor i1 %use_boost, i1 %has_tLen" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:668]   --->   Operation 75 'xor' 'xor_ln668' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.91ns)   --->   "%add_ln668 = add i8 %tLen, i8 255" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:668]   --->   Operation 76 'add' 'add_ln668' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln668 = select i1 %xor_ln668, i8 %add_ln668, i8 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:668]   --->   Operation 77 'select' 'select_ln668' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln680_3 = zext i8 %select_ln668" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 78 'zext' 'zext_ln680_3' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln680_2 = zext i14 %trunc_ln646_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 79 'zext' 'zext_ln680_2' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln680_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 80 'getelementptr' 'local_mem_addr_3' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (3.25ns)   --->   "%local_mem_load_2 = load i14 %local_mem_addr_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 81 'load' 'local_mem_load_2' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 82 [1/1] (1.70ns)   --->   "%store_ln646 = store i32 %new_match_loc_5, i32 %new_match_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 82 'store' 'store_ln646' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.70>
ST_4 : Operation 83 [1/1] (1.70ns)   --->   "%store_ln665 = store i1 %use_boost, i1 %new_matchFlag_1_0_0_07" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:665]   --->   Operation 83 'store' 'store_ln665' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.70>
ST_4 : Operation 84 [1/1] (1.70ns)   --->   "%store_ln645 = store i32 1, i32 %new_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:645]   --->   Operation 84 'store' 'store_ln645' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.70>
ST_4 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln613 = store i32 %outValue_3, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:613]   --->   Operation 85 'store' 'store_ln613' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.58>
ST_4 : Operation 86 [1/1] (1.82ns)   --->   "%store_ln680 = store i16 %zext_ln680_3, i16 %empty" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 86 'store' 'store_ln680' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.82>
ST_4 : Operation 87 [1/1] (2.55ns)   --->   "%new_match_len_3 = add i32 %new_match_len_2, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:653]   --->   Operation 87 'add' 'new_match_len_3' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (2.55ns)   --->   "%new_match_loc_4 = add i32 %new_match_loc_1, i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654]   --->   Operation 88 'add' 'new_match_loc_4' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln646 = trunc i32 %new_match_loc_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 89 'trunc' 'trunc_ln646' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln655 = trunc i32 %new_match_len_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:655]   --->   Operation 90 'trunc' 'trunc_ln655' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%outValue_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_1, i8 %trunc_ln655, i32 8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:655]   --->   Operation 91 'partset' 'outValue_2' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln680_1 = zext i14 %trunc_ln646" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 92 'zext' 'zext_ln680_1' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln680_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 93 'getelementptr' 'local_mem_addr_2' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 94 'load' 'local_mem_load_1' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 95 [1/1] (1.70ns)   --->   "%store_ln646 = store i32 %new_match_loc_4, i32 %new_match_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646]   --->   Operation 95 'store' 'store_ln646' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 1.70>
ST_4 : Operation 96 [1/1] (1.70ns)   --->   "%store_ln0 = store i1 1, i1 %new_matchFlag_1_0_0_07"   --->   Operation 96 'store' 'store_ln0' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 1.70>
ST_4 : Operation 97 [1/1] (1.70ns)   --->   "%store_ln645 = store i32 %new_match_len_3, i32 %new_match_len" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:645]   --->   Operation 97 'store' 'store_ln645' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 1.70>
ST_4 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln613 = store i32 %outValue_2, i32 %outValue" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:613]   --->   Operation 98 'store' 'store_ln613' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 1.58>
ST_4 : Operation 99 [1/1] (1.82ns)   --->   "%store_ln0 = store i16 0, i16 %empty"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 1.82>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_40"   --->   Operation 111 'load' 'p_load' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%new_matchFlag_1_0_0_07_load_1 = load i1 %new_matchFlag_1_0_0_07"   --->   Operation 112 'load' 'new_matchFlag_1_0_0_07_load_1' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln624 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %new_match_loc_out, i32 %new_match_loc_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 113 'write' 'write_ln624' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %new_matchFlag_1_0_0_07_out, i1 %new_matchFlag_1_0_0_07_load_1"   --->   Operation 115 'write' 'write_ln0' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln653 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %new_match_len_out, i32 %new_match_len_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:653]   --->   Operation 116 'write' 'write_ln653' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln651 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out1, i16 %p_load16" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:651]   --->   Operation 117 'write' 'write_ln651' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln683 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_out, i32 %outValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:683]   --->   Operation 118 'write' 'write_ln683' <Predicate = (icmp_ln624)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln624)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 100 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 100 'load' 'local_mem_load' <Predicate = (!icmp_ln624 & !skip_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 101 [1/1] (1.70ns)   --->   "%br_ln683 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:683]   --->   Operation 101 'br' 'br_ln683' <Predicate = (!icmp_ln624 & !skip_condition)> <Delay = 1.70>
ST_5 : Operation 102 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_2 = load i14 %local_mem_addr_3" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 102 'load' 'local_mem_load_2' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 103 [1/1] (1.70ns)   --->   "%br_ln683 = br i1 %outFlag, void %if.then68, void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:683]   --->   Operation 103 'br' 'br_ln683' <Predicate = (!icmp_ln624 & skip_condition & !match_condition)> <Delay = 1.70>
ST_5 : Operation 104 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln683 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:683]   --->   Operation 104 'write' 'write_ln683' <Predicate = (!icmp_ln624 & skip_condition & !match_condition & !outFlag)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_5 : Operation 105 [1/1] (1.70ns)   --->   "%br_ln683 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:683]   --->   Operation 105 'br' 'br_ln683' <Predicate = (!icmp_ln624 & skip_condition & !match_condition & !outFlag)> <Delay = 1.70>
ST_5 : Operation 106 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 106 'load' 'local_mem_load_1' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 107 [1/1] (1.70ns)   --->   "%br_ln683 = br void %for.inc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:683]   --->   Operation 107 'br' 'br_ln683' <Predicate = (!icmp_ln624 & skip_condition & match_condition)> <Delay = 1.70>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty_41 = phi i8 %local_mem_load, void %if.then33, i8 %local_mem_load_2, void %if.then68, i8 %local_mem_load_1, void %if.then38, i8 %local_mem_load_2, void %if.end62" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 108 'phi' 'empty_41' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln680 = store i8 %empty_41, i8 %empty_40" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:680]   --->   Operation 109 'store' 'store_ln680' <Predicate = (!icmp_ln624)> <Delay = 1.58>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln624 = br void %for.body" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:624]   --->   Operation 110 'br' 'br_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ match_loc_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nextMatchCh_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ matchFlag_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ match_len_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ skip_len_reg_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ bestMatchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ new_match_loc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ new_matchFlag_1_0_0_07_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ new_match_len_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ outValue_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                             (alloca       ) [ 0111000]
empty                         (alloca       ) [ 0111100]
empty_40                      (alloca       ) [ 0111111]
outValue                      (alloca       ) [ 0111100]
new_match_len                 (alloca       ) [ 0111100]
new_matchFlag_1_0_0_07        (alloca       ) [ 0111100]
new_match_loc                 (alloca       ) [ 0111100]
specmemcore_ln0               (specmemcore  ) [ 0000000]
specmemcore_ln0               (specmemcore  ) [ 0000000]
specinterface_ln0             (specinterface) [ 0000000]
specinterface_ln0             (specinterface) [ 0000000]
sub_read                      (read         ) [ 0000000]
skip_len_reg_load_read        (read         ) [ 0000000]
match_len_reg_load_read       (read         ) [ 0000000]
matchFlag_reg_load_read       (read         ) [ 0000000]
nextMatchCh_loc_0_read        (read         ) [ 0000000]
match_loc_reg_load_read       (read         ) [ 0000000]
store_ln646                   (store        ) [ 0000000]
store_ln0                     (store        ) [ 0000000]
store_ln645                   (store        ) [ 0000000]
store_ln0                     (store        ) [ 0000000]
store_ln0                     (store        ) [ 0000000]
store_ln624                   (store        ) [ 0000000]
br_ln624                      (br           ) [ 0000000]
i_4                           (load         ) [ 0111100]
icmp_ln624                    (icmp         ) [ 0111111]
br_ln624                      (br           ) [ 0000000]
outValue_3                    (read         ) [ 0101100]
tCh                           (trunc        ) [ 0101100]
tLen                          (partselect   ) [ 0101100]
tOffset                       (partselect   ) [ 0101100]
tmp                           (partselect   ) [ 0000000]
boostFlag                     (icmp         ) [ 0101100]
i_5                           (add          ) [ 0000000]
trunc_ln624_1                 (trunc        ) [ 0000000]
zext_ln634                    (zext         ) [ 0000000]
local_mem_addr                (getelementptr) [ 0000000]
store_ln634                   (store        ) [ 0000000]
store_ln624                   (store        ) [ 0000000]
p_load16                      (load         ) [ 0000000]
outValue_1                    (load         ) [ 0010010]
new_match_len_2               (load         ) [ 0000000]
new_match_loc_1               (load         ) [ 0000000]
p_load15                      (load         ) [ 0000000]
new_matchFlag_1_0_0_07_load   (load         ) [ 0000000]
trunc_ln624                   (trunc        ) [ 0000000]
specpipeline_ln625            (specpipeline ) [ 0000000]
specloopname_ln624            (specloopname ) [ 0000000]
skip_condition                (icmp         ) [ 0111111]
icmp_ln642                    (icmp         ) [ 0000000]
icmp_ln642_1                  (icmp         ) [ 0000000]
and_ln642                     (and          ) [ 0000000]
match_condition               (and          ) [ 0111111]
br_ln650                      (br           ) [ 0000000]
add_ln651                     (add          ) [ 0000000]
zext_ln680                    (zext         ) [ 0000000]
local_mem_addr_1              (getelementptr) [ 0010010]
store_ln651                   (store        ) [ 0000000]
br_ln652                      (br           ) [ 0000000]
zext_ln658                    (zext         ) [ 0000000]
new_match_loc_5               (sub          ) [ 0000000]
trunc_ln646_1                 (trunc        ) [ 0000000]
outFlag                       (icmp         ) [ 0011011]
has_tLen                      (icmp         ) [ 0000000]
use_boost                     (and          ) [ 0000000]
xor_ln668                     (xor          ) [ 0000000]
add_ln668                     (add          ) [ 0000000]
select_ln668                  (select       ) [ 0000000]
zext_ln680_3                  (zext         ) [ 0000000]
zext_ln680_2                  (zext         ) [ 0000000]
local_mem_addr_3              (getelementptr) [ 0010010]
store_ln646                   (store        ) [ 0000000]
store_ln665                   (store        ) [ 0000000]
store_ln645                   (store        ) [ 0000000]
store_ln613                   (store        ) [ 0000000]
store_ln680                   (store        ) [ 0000000]
new_match_len_3               (add          ) [ 0000000]
new_match_loc_4               (add          ) [ 0000000]
trunc_ln646                   (trunc        ) [ 0000000]
trunc_ln655                   (trunc        ) [ 0000000]
outValue_2                    (partset      ) [ 0000000]
zext_ln680_1                  (zext         ) [ 0000000]
local_mem_addr_2              (getelementptr) [ 0010010]
store_ln646                   (store        ) [ 0000000]
store_ln0                     (store        ) [ 0000000]
store_ln645                   (store        ) [ 0000000]
store_ln613                   (store        ) [ 0000000]
store_ln0                     (store        ) [ 0000000]
local_mem_load                (load         ) [ 0011011]
br_ln683                      (br           ) [ 0011011]
local_mem_load_2              (load         ) [ 0011011]
br_ln683                      (br           ) [ 0011011]
write_ln683                   (write        ) [ 0000000]
br_ln683                      (br           ) [ 0011011]
local_mem_load_1              (load         ) [ 0011011]
br_ln683                      (br           ) [ 0011011]
empty_41                      (phi          ) [ 0001001]
store_ln680                   (store        ) [ 0000000]
br_ln624                      (br           ) [ 0000000]
p_load                        (load         ) [ 0000000]
new_matchFlag_1_0_0_07_load_1 (load         ) [ 0000000]
write_ln624                   (write        ) [ 0000000]
write_ln0                     (write        ) [ 0000000]
write_ln0                     (write        ) [ 0000000]
write_ln653                   (write        ) [ 0000000]
write_ln651                   (write        ) [ 0000000]
write_ln683                   (write        ) [ 0000000]
ret_ln0                       (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="match_loc_reg_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_loc_reg_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nextMatchCh_loc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextMatchCh_loc_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matchFlag_reg_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFlag_reg_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="match_len_reg_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_len_reg_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="skip_len_reg_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_len_reg_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_mem">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_mem"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bestMatchStream">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="boosterStream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="new_match_loc_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_match_loc_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="new_matchFlag_1_0_0_07_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_matchFlag_1_0_0_07_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="new_match_len_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_match_len_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_out1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="outValue_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_40_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_40/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="outValue_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="new_match_len_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_match_len/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="new_matchFlag_1_0_0_07_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_matchFlag_1_0_0_07/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="new_match_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="new_match_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="skip_len_reg_load_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_len_reg_load_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="match_len_reg_load_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="match_len_reg_load_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="matchFlag_reg_load_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matchFlag_reg_load_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="nextMatchCh_loc_0_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nextMatchCh_loc_0_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="match_loc_reg_load_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="match_loc_reg_load_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="outValue_3_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue_3/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="write_ln683_write_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="1"/>
<pin id="186" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln683/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln624_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="32" slack="0"/>
<pin id="193" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln624/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="write_ln0_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="8" slack="0"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="write_ln0_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln653_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln653/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln651_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln651/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln683_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln683/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="local_mem_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="14" slack="0"/>
<pin id="235" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="14" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="0"/>
<pin id="243" dir="0" index="4" bw="14" slack="1"/>
<pin id="244" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="8" slack="1"/>
<pin id="246" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln634/3 local_mem_load/4 local_mem_load_2/4 local_mem_load_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="local_mem_addr_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="14" slack="0"/>
<pin id="252" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="local_mem_addr_3_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="14" slack="0"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_3/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="local_mem_addr_2_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="14" slack="0"/>
<pin id="268" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_2/4 "/>
</bind>
</comp>

<comp id="272" class="1005" name="empty_41_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="274" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_41 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="empty_41_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="8" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="4" bw="8" slack="1"/>
<pin id="281" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="8" slack="1"/>
<pin id="283" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_41/6 "/>
</bind>
</comp>

<comp id="285" class="1005" name="reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="1"/>
<pin id="287" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_load local_mem_load_2 local_mem_load_1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln646_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln646/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln0_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln645_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln645/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln0_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln0_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln624_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln624/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_4_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln624_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln624/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tCh_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tCh/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tLen_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tLen/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tOffset_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tOffset/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="boostFlag_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="boostFlag/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="2"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln624_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln624_1/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln634_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="14" slack="0"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln634/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln624_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="2"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln624/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_load16_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="3"/>
<pin id="388" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load16/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="outValue_1_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="3"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_1/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="new_match_len_2_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="3"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_match_len_2/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="new_match_loc_1_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="3"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_match_loc_1/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_load15_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="3"/>
<pin id="404" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load15/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="new_matchFlag_1_0_0_07_load_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="3"/>
<pin id="407" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_matchFlag_1_0_0_07_load/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln624_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln624/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="skip_condition_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="skip_condition/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln642_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln642/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="icmp_ln642_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="2"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln642_1/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln642_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln642/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="match_condition_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="match_condition/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln651_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln651/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln680_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="14" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln680/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln651_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="3"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln651/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln658_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="2"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln658/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="new_match_loc_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="3"/>
<pin id="462" dir="0" index="1" bw="16" slack="0"/>
<pin id="463" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_match_loc_5/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="trunc_ln646_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln646_1/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="outFlag_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="3"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="outFlag/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="has_tLen_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="2"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="has_tLen/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="use_boost_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="2"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="use_boost/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln668_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln668/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln668_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="2"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln668/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln668_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln668/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln680_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln680_3/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln680_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="14" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln680_2/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln646_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="3"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln646/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln665_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="3"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln665/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln645_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="3"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln645/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln613_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="2"/>
<pin id="529" dir="0" index="1" bw="32" slack="3"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln613/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln680_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="3"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln680/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="new_match_len_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_match_len_3/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="new_match_loc_4_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_match_loc_4/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln646_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln646/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln655_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln655/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="outValue_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="0" index="1" bw="32" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="0" index="3" bw="5" slack="0"/>
<pin id="561" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="outValue_2/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln680_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="14" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln680_1/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln646_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="3"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln646/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln0_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="3"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln645_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="3"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln645/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln613_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="3"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln613/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln0_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="3"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln680_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="5"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln680/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="3"/>
<pin id="603" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="new_matchFlag_1_0_0_07_load_1_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="3"/>
<pin id="607" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="new_matchFlag_1_0_0_07_load_1/4 "/>
</bind>
</comp>

<comp id="609" class="1005" name="i_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="616" class="1005" name="empty_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="16" slack="0"/>
<pin id="618" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="625" class="1005" name="empty_40_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="633" class="1005" name="outValue_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="3"/>
<pin id="635" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outValue "/>
</bind>
</comp>

<comp id="640" class="1005" name="new_match_len_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="new_match_len "/>
</bind>
</comp>

<comp id="648" class="1005" name="new_matchFlag_1_0_0_07_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="new_matchFlag_1_0_0_07 "/>
</bind>
</comp>

<comp id="657" class="1005" name="new_match_loc_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="new_match_loc "/>
</bind>
</comp>

<comp id="665" class="1005" name="i_4_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="2"/>
<pin id="667" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="673" class="1005" name="icmp_ln624_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="1"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln624 "/>
</bind>
</comp>

<comp id="677" class="1005" name="outValue_3_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="2"/>
<pin id="679" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outValue_3 "/>
</bind>
</comp>

<comp id="682" class="1005" name="tCh_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="1"/>
<pin id="684" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tCh "/>
</bind>
</comp>

<comp id="688" class="1005" name="tLen_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="2"/>
<pin id="690" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tLen "/>
</bind>
</comp>

<comp id="694" class="1005" name="tOffset_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="2"/>
<pin id="696" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tOffset "/>
</bind>
</comp>

<comp id="699" class="1005" name="boostFlag_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="2"/>
<pin id="701" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="boostFlag "/>
</bind>
</comp>

<comp id="704" class="1005" name="outValue_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outValue_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="skip_condition_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_condition "/>
</bind>
</comp>

<comp id="713" class="1005" name="match_condition_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="match_condition "/>
</bind>
</comp>

<comp id="717" class="1005" name="local_mem_addr_1_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="14" slack="1"/>
<pin id="719" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_1 "/>
</bind>
</comp>

<comp id="722" class="1005" name="outFlag_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="outFlag "/>
</bind>
</comp>

<comp id="726" class="1005" name="local_mem_addr_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="14" slack="1"/>
<pin id="728" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_3 "/>
</bind>
</comp>

<comp id="731" class="1005" name="local_mem_addr_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="1"/>
<pin id="733" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="102" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="104" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="106" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="108" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="104" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="110" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="104" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="78" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="247"><net_src comp="231" pin="3"/><net_sink comp="238" pin=2"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="78" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="269"><net_src comp="12" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="78" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="288"><net_src comp="238" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="275" pin=6"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="275" pin=4"/></net>

<net id="297"><net_src comp="170" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="158" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="152" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="164" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="146" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="140" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="176" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="62" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="176" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="64" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="66" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="176" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="176" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="74" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="366"><net_src comp="352" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="385"><net_src comp="368" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="411"><net_src comp="398" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="386" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="88" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="394" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="90" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="402" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="418" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="405" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="386" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="92" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="408" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="456"><net_src comp="441" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="464"><net_src comp="457" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="46" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="94" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="474" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="484" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="94" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="465" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="516"><net_src comp="460" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="479" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="535"><net_src comp="503" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="394" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="30" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="398" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="30" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="542" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="536" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="390" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="564"><net_src comp="552" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="565"><net_src comp="64" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="569"><net_src comp="548" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="575"><net_src comp="542" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="100" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="536" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="556" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="88" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="275" pin="8"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="601" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="608"><net_src comp="605" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="612"><net_src comp="112" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="615"><net_src comp="609" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="619"><net_src comp="116" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="628"><net_src comp="120" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="636"><net_src comp="124" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="643"><net_src comp="128" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="646"><net_src comp="640" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="651"><net_src comp="132" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="660"><net_src comp="136" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="668"><net_src comp="323" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="676"><net_src comp="326" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="176" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="685"><net_src comp="332" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="691"><net_src comp="336" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="697"><net_src comp="344" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="702"><net_src comp="362" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="707"><net_src comp="390" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="712"><net_src comp="412" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="435" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="248" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="725"><net_src comp="469" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="256" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="734"><net_src comp="264" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="238" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_mem | {3 }
	Port: bestMatchStream | {}
	Port: boosterStream | {5 }
	Port: new_match_loc_out | {4 }
	Port: p_out | {4 }
	Port: new_matchFlag_1_0_0_07_out | {4 }
	Port: new_match_len_out | {4 }
	Port: p_out1 | {4 }
	Port: outValue_out | {4 }
 - Input state : 
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : match_loc_reg_load | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : nextMatchCh_loc_0 | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : matchFlag_reg_load | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : match_len_reg_load | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : skip_len_reg_load | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : sub | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : local_mem | {4 5 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : bestMatchStream | {2 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : boosterStream | {}
  - Chain level:
	State 1
		store_ln624 : 1
		i_4 : 1
		icmp_ln624 : 2
		br_ln624 : 3
	State 2
		boostFlag : 1
	State 3
		zext_ln634 : 1
		local_mem_addr : 2
		store_ln634 : 3
		store_ln624 : 1
	State 4
		trunc_ln624 : 1
		skip_condition : 1
		icmp_ln642 : 1
		icmp_ln642_1 : 1
		and_ln642 : 2
		match_condition : 2
		br_ln650 : 2
		add_ln651 : 1
		zext_ln680 : 2
		local_mem_addr_1 : 3
		local_mem_load : 4
		store_ln651 : 2
		br_ln652 : 2
		new_match_loc_5 : 1
		trunc_ln646_1 : 2
		use_boost : 1
		xor_ln668 : 1
		select_ln668 : 1
		zext_ln680_3 : 2
		zext_ln680_2 : 3
		local_mem_addr_3 : 4
		local_mem_load_2 : 5
		store_ln646 : 2
		store_ln665 : 1
		store_ln680 : 3
		new_match_len_3 : 1
		new_match_loc_4 : 1
		trunc_ln646 : 2
		trunc_ln655 : 2
		outValue_2 : 3
		zext_ln680_1 : 3
		local_mem_addr_2 : 4
		local_mem_load_1 : 5
		store_ln646 : 2
		store_ln645 : 2
		store_ln613 : 4
		write_ln624 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln653 : 1
		write_ln651 : 1
		write_ln683 : 1
	State 5
	State 6
		store_ln680 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |          icmp_ln624_fu_326          |    0    |    39   |
|          |           boostFlag_fu_362          |    0    |    10   |
|          |        skip_condition_fu_412        |    0    |    23   |
|   icmp   |          icmp_ln642_fu_418          |    0    |    39   |
|          |         icmp_ln642_1_fu_424         |    0    |    15   |
|          |            outFlag_fu_469           |    0    |    39   |
|          |           has_tLen_fu_474           |    0    |    15   |
|----------|-------------------------------------|---------|---------|
|          |              i_5_fu_368             |    0    |    39   |
|          |           add_ln651_fu_441          |    0    |    23   |
|    add   |           add_ln668_fu_490          |    0    |    15   |
|          |        new_match_len_3_fu_536       |    0    |    39   |
|          |        new_match_loc_4_fu_542       |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|    sub   |        new_match_loc_5_fu_460       |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|  select  |         select_ln668_fu_495         |    0    |    8    |
|----------|-------------------------------------|---------|---------|
|          |           and_ln642_fu_429          |    0    |    2    |
|    and   |        match_condition_fu_435       |    0    |    2    |
|          |           use_boost_fu_479          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|    xor   |           xor_ln668_fu_484          |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |         sub_read_read_fu_140        |    0    |    0    |
|          |  skip_len_reg_load_read_read_fu_146 |    0    |    0    |
|          | match_len_reg_load_read_read_fu_152 |    0    |    0    |
|   read   | matchFlag_reg_load_read_read_fu_158 |    0    |    0    |
|          |  nextMatchCh_loc_0_read_read_fu_164 |    0    |    0    |
|          | match_loc_reg_load_read_read_fu_170 |    0    |    0    |
|          |        outValue_3_read_fu_176       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |       write_ln683_write_fu_182      |    0    |    0    |
|          |       write_ln624_write_fu_189      |    0    |    0    |
|          |        write_ln0_write_fu_196       |    0    |    0    |
|   write  |        write_ln0_write_fu_203       |    0    |    0    |
|          |       write_ln653_write_fu_210      |    0    |    0    |
|          |       write_ln651_write_fu_217      |    0    |    0    |
|          |       write_ln683_write_fu_224      |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              tCh_fu_332             |    0    |    0    |
|          |         trunc_ln624_1_fu_373        |    0    |    0    |
|   trunc  |          trunc_ln624_fu_408         |    0    |    0    |
|          |         trunc_ln646_1_fu_465        |    0    |    0    |
|          |          trunc_ln646_fu_548         |    0    |    0    |
|          |          trunc_ln655_fu_552         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |             tLen_fu_336             |    0    |    0    |
|partselect|            tOffset_fu_344           |    0    |    0    |
|          |              tmp_fu_352             |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          zext_ln634_fu_376          |    0    |    0    |
|          |          zext_ln680_fu_447          |    0    |    0    |
|   zext   |          zext_ln658_fu_457          |    0    |    0    |
|          |         zext_ln680_3_fu_503         |    0    |    0    |
|          |         zext_ln680_2_fu_507         |    0    |    0    |
|          |         zext_ln680_1_fu_566         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|  partset |          outValue_2_fu_556          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   390   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       boostFlag_reg_699      |    1   |
|       empty_40_reg_625       |    8   |
|       empty_41_reg_272       |    8   |
|         empty_reg_616        |   16   |
|          i_4_reg_665         |   32   |
|           i_reg_609          |   32   |
|      icmp_ln624_reg_673      |    1   |
|   local_mem_addr_1_reg_717   |   14   |
|   local_mem_addr_2_reg_731   |   14   |
|   local_mem_addr_3_reg_726   |   14   |
|    match_condition_reg_713   |    1   |
|new_matchFlag_1_0_0_07_reg_648|    1   |
|     new_match_len_reg_640    |   32   |
|     new_match_loc_reg_657    |   32   |
|        outFlag_reg_722       |    1   |
|      outValue_1_reg_704      |   32   |
|      outValue_3_reg_677      |   32   |
|       outValue_reg_633       |   32   |
|            reg_285           |    8   |
|    skip_condition_reg_709    |    1   |
|          tCh_reg_682         |    8   |
|         tLen_reg_688         |    8   |
|        tOffset_reg_694       |   16   |
+------------------------------+--------+
|             Total            |   344  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_238 |  p0  |   6  |  14  |   84   ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   84   ||  2.0652 ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   390  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   31   |
|  Register |    -   |   344  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   344  |   421  |
+-----------+--------+--------+--------+
