library ieee;
use ieee.std_logic_1164.all;

entity tpsopc is 

port (
CONNECTED_TO_clk_clk : in std_logic; --clk
CONNECTED_TO_reset_reset_n: in std_logic --reset_n

);
end tpsopc;

architecture arch of tpsopc is 

    component SoPC is
        port (
            clk_clk       : in std_logic := 'X'; -- clk
            reset_reset_n : in std_logic := 'X'  -- reset_n
        );
    end component SoPC;
begin
    u0 : component SoPC
        port map (
            clk_clk       => CONNECTED_TO_clk_clk,       --   clk.clk
            reset_reset_n => CONNECTED_TO_reset_reset_n  -- reset.reset_n
        );
end arch;