

================================================================
== Vitis HLS Report for 'aes_invMain_Pipeline_invShiftRowLoop15'
================================================================
* Date:           Thu Apr 25 11:55:52 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.153 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- invShiftRowLoop1  |        3|        3|         1|          1|          5|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|     83|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_7_fu_162_p2         |         +|   0|  0|  10|           2|           1|
    |icmp_ln577_fu_156_p2  |      icmp|   0|  0|   8|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_44                  |   9|          2|    2|          4|
    |num_assign_67_fu_56      |   9|          2|    8|         16|
    |num_assign_68_fu_52      |   9|          2|    8|         16|
    |tmp_115_fu_60            |   9|          2|    8|         16|
    |tmp_fu_48                |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   36|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_44                  |  2|   0|    2|          0|
    |num_assign_67_fu_56      |  8|   0|    8|          0|
    |num_assign_68_fu_52      |  8|   0|    8|          0|
    |tmp_115_fu_60            |  8|   0|    8|          0|
    |tmp_fu_48                |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 37|   0|   37|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop15|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop15|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop15|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop15|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop15|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_invShiftRowLoop15|  return value|
|state_load_50             |   in|    8|     ap_none|                           state_load_50|        scalar|
|state_load_32             |   in|    8|     ap_none|                           state_load_32|        scalar|
|state_load_31             |   in|    8|     ap_none|                           state_load_31|        scalar|
|state_load_30             |   in|    8|     ap_none|                           state_load_30|        scalar|
|num_assign_66_out         |  out|    8|      ap_vld|                       num_assign_66_out|       pointer|
|num_assign_66_out_ap_vld  |  out|    1|      ap_vld|                       num_assign_66_out|       pointer|
|num_assign_67_out         |  out|    8|      ap_vld|                       num_assign_67_out|       pointer|
|num_assign_67_out_ap_vld  |  out|    1|      ap_vld|                       num_assign_67_out|       pointer|
|num_assign_68_out         |  out|    8|      ap_vld|                       num_assign_68_out|       pointer|
|num_assign_68_out_ap_vld  |  out|    1|      ap_vld|                       num_assign_68_out|       pointer|
|tmp_128_out               |  out|    8|      ap_vld|                             tmp_128_out|       pointer|
|tmp_128_out_ap_vld        |  out|    1|      ap_vld|                             tmp_128_out|       pointer|
+--------------------------+-----+-----+------------+----------------------------------------+--------------+

