Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 07 Dec 2018 08:46:50 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 8236058042F
	for <like.xu@linux.intel.com>; Thu,  6 Dec 2018 06:07:41 -0800 (PST)
Received: from fmsmga103.fm.intel.com ([10.1.193.90])
  by orsmga005-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 06 Dec 2018 06:07:41 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A3NJ/cBGDxAV4hw7mEhM1Bp1GYnF86YWxBRYc798d?=
 =?us-ascii?q?s5kLTJ76p82/bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjm58axlVAHnhz?=
 =?us-ascii?q?sGNz4h8WHYlMpwjL5AoBm8oxBz2pPYbJ2JOPZ7eK7WYNEUSndbXstJWCNBDIGz?=
 =?us-ascii?q?YYsBAeQCI+hXs5Tzp0MMoBW8CgSgGe3ixiNWiX/txqA6z/gtHBva0AA8A94Dsn?=
 =?us-ascii?q?LZp8j1OqcIVuC1ybHFwy/dYPNKxzj98pXDfBc7rvCMQL1/b87RyU0yHA7CllWf?=
 =?us-ascii?q?t5DlMC2P1ugXtmiU9ephWv+xhG4jrwF8uTyvxsYqiobTnIIVzUrI9SJjwIY6PN?=
 =?us-ascii?q?C1TlNwb928EJZIqS2WK4h7Ttk/T211uys20KMKtJC7cSQQ1ZgqxQbTZ+KGfoSU?=
 =?us-ascii?q?4B/uUeiRLDRji355fb+yiBW//Emvx+D5SMW4zFNHoy9bntTDq3wA0QHY5NKdRf?=
 =?us-ascii?q?tn5Eih3C6C1wDN5eFAJkA5ja7bK586wr4sjZofq0vDHinrmEnsi6+WbEok9vCp?=
 =?us-ascii?q?6+ThfLrmuoeRO5Fohgz9KKgih9GzDOciPgQQUWWW+f6w2KDh8EHhRbVFlPw2kq?=
 =?us-ascii?q?3XsJDAIsQbo7a0AxZL3YYm9hazFiqp38oGnXYZKFJJYQmIj4/0O1HIPP/3E+y/?=
 =?us-ascii?q?j1OokDdqxPDJIKftA5rQLnXblLfhfLB961NTyQYpzNBf4Y5UBa8FIP7pRkDxs9?=
 =?us-ascii?q?nYAwQ/MwyzxebnB9N91p4EVWKIGK+ZP7vesUWU6eI3P+mMeIgVtS75K/gk5P7h?=
 =?us-ascii?q?k2U1mFAAfaSy2ZsXaXa4HulpIkmDYHrshMsBHnkOvgYkUOPqj1iCAnZuYW2vVf?=
 =?us-ascii?q?c8+i0jE9DhSoPCXZy2xrqG2ii9A9tRfG8BD1mNFXLhccKDQ+sNbySJZdZslyFB?=
 =?us-ascii?q?WbW/Roty6Be1qQWvzrNmKvbTqDQVsI+m2NVr6umWjxwr6DFvE+yb1GeCSXwymX?=
 =?us-ascii?q?kHECQr1qJyqlAo11GYzKJjiOZZH9EA2/QcaAYxNZfGw6RaBtb+VxjaedHBHEyn?=
 =?us-ascii?q?SdWvGz13Tt83z9IUeEF7M9GjiBnZ2GytGbBDxJKRA5lhyq/A0mK5As9sx3vC0O?=
 =?us-ascii?q?F1l1Q6T9EJMGS3iqN78yDXBojAiULfkLylI/dPlBXR/XuOmDLd9HpTVxR9BOCc?=
 =?us-ascii?q?BSgS?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AJBABeLAlcmBHrdtBkHQIfBQeBTQKBL?=
 =?us-ascii?q?4JPE4N6iHiNPHyYRxIYFIdXIjcGDQEDAQEBAQEBAgETAQEBAQEICwsGGw4jDII?=
 =?us-ascii?q?2BQIDGgEGglsBAQEBAgEBAiAdAQEECikBAgIBAQIGAQEKCw0CAiIEAgIDAR4SA?=
 =?us-ascii?q?QUBHAYTBQODGYF6CAEEmhM8ih1wgS+CdgEBBYclCBJ5ixOBVz+BEYJdNYgFgle?=
 =?us-ascii?q?gYQcCgiAEjyIYkTWYfA8hgTuBdzMaMHQGgjWLHIU/QTGBB4hwgXcBAQ?=
X-IPAS-Result: =?us-ascii?q?A0AJBABeLAlcmBHrdtBkHQIfBQeBTQKBL4JPE4N6iHiNPHy?=
 =?us-ascii?q?YRxIYFIdXIjcGDQEDAQEBAQEBAgETAQEBAQEICwsGGw4jDII2BQIDGgEGglsBA?=
 =?us-ascii?q?QEBAgEBAiAdAQEECikBAgIBAQIGAQEKCw0CAiIEAgIDAR4SAQUBHAYTBQODGYF?=
 =?us-ascii?q?6CAEEmhM8ih1wgS+CdgEBBYclCBJ5ixOBVz+BEYJdNYgFglegYQcCgiAEjyIYk?=
 =?us-ascii?q?TWYfA8hgTuBdzMaMHQGgjWLHIU/QTGBB4hwgXcBAQ?=
X-IronPort-AV: E=Sophos;i="5.56,322,1539673200"; 
   d="scan'208";a="54807523"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 06 Dec 2018 06:07:40 -0800
Received: from localhost ([::1]:41174 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gUuJX-0006fV-Fw
	for like.xu@linux.intel.com; Thu, 06 Dec 2018 09:07:39 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:52295)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUuFT-00036H-1O
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 09:03:27 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gUuFN-0007CV-GT
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 09:03:26 -0500
Received: from mail-oi1-x241.google.com ([2607:f8b0:4864:20::241]:41300)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gUuFN-0007C2-B3
	for qemu-devel@nongnu.org; Thu, 06 Dec 2018 09:03:21 -0500
Received: by mail-oi1-x241.google.com with SMTP id j21so429729oii.8
	for <qemu-devel@nongnu.org>; Thu, 06 Dec 2018 06:03:21 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=HCfy/yEnNAHuHjW/ciKCQvPuQ0sHpk/I2Aui5Na+xII=;
	b=XdHSyIAyOxGtbOaPgftMIFgdxM4tcFixgbQElvXhYMaO9XWo7jxbut22xXkb/BBR4J
	PuE5YWj6VXNVaSoum1iuiFNUEgGXv+jFkpssoORe4i9y5adUK0r+Bd70Qkyvf/aU8hpb
	P5MKMXwy0aDvcAfvTGsjk6PswVTnqL6ZSaG1s=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=HCfy/yEnNAHuHjW/ciKCQvPuQ0sHpk/I2Aui5Na+xII=;
	b=ZxujmTOExJanLj2KRAP/CniLjII8Al/w/YWlWtdDa45R0Ps3MVhCFt7rK0z6wveVAG
	FFrZikuINRuFt0YyPjhu132VR9ghobsRNulY8uftS0qBPqU5aUJhuXSOCKaWvB+Z787+
	PqWd7CJK7Xj6pAOhOGbR83CHniXPJYV4h1HEHwA/UCuYt5je3NtG5r24KKfanDaPKJZO
	nI86sx+So+RK/PykQfPKEGI1TJCeoTU7eZj4NTEgwhDJxQCjFQ+1Sz0S5WEIH2p5nhIL
	BbXHZM/pfGlp7lXYYriScJqpRkv6L/Xl6CVuIBBYc9r9jpvDedb0PdAS3NM8A3JoZoDX
	aIZQ==
X-Gm-Message-State: AA+aEWaQn06TvAezC2hhq83mg3pxgN5OpPRaqlC1hHOkci+F59IA+8jf
	L6Ah2oxY5bZ1gXAgdUU0LVKG1xPJ9Ruz6F+t5qU2SQ==
X-Google-Smtp-Source: AFSGD/WuFLhgPnW066DM2f63RscuAIVJ56bP9vDLrSQwuPsa+SKxqA+k/HE4HWiLEeNbgWfHQxST3ERZ0zU37oYUXSk=
X-Received: by 2002:aca:b58b:: with SMTP id e133mr17695493oif.25.1544105000581;
	Thu, 06 Dec 2018 06:03:20 -0800 (PST)
MIME-Version: 1.0
References: <20181203203839.757-1-richard.henderson@linaro.org>
In-Reply-To: <20181203203839.757-1-richard.henderson@linaro.org>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Thu, 6 Dec 2018 14:03:08 +0000
Message-ID: <CAFEAcA9BF_+AgXYkZVv1ukRSgQo_sDP3dZ2yNZZKQjTf0M7GBg@mail.gmail.com>
To: Richard Henderson <richard.henderson@linaro.org>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::241
Subject: Re: [Qemu-devel] [PATCH v2 00/10] target/arm: LOR, HPD, AA32HPD
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: QEMU Developers <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 3 Dec 2018 at 20:38, Richard Henderson
<richard.henderson@linaro.org> wrote:
>
> Three relatively simple post-8.0 extensions.
>
> Changes since v1:
>   * Add TLOR access checks for LOR registers.
>   * Clean up access to HCR_EL2.
>   * Clean up setting of SCR_EL3.
>   * Other changes as noted within each patch.

I've taken patches 1,2,3,4,7,9,10 into target-arm.next:

>   target/arm: Move id_aa64mmfr* to ARMISARegisters
>   target/arm: Add HCR_EL2 bits up to ARMv8.5
>   target/arm: Add SCR_EL3 bits up to ARMv8.5
>   target/arm: Fix HCR_EL2.TGE check in arm_phys_excp_target_el
>   target/arm: Tidy scr_write
>   target/arm: Implement the ARMv8.1-HPD extension
>   target/arm: Implement the ARMv8.2-AA32HPD extension

leaving 5,6,8 as needing rework:
>   target/arm: Introduce arm_hcr_el2_eff
>   target/arm: Use arm_hcr_el2_eff more places
>   target/arm: Implement the ARMv8.1-LOR extension

thanks
-- PMM

