TimeQuest Timing Analyzer report for PU3
Fri Jun 09 16:11:40 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow Model Fmax Summary
  5. Slow Model Setup Summary
  6. Slow Model Hold Summary
  7. Slow Model Recovery Summary
  8. Slow Model Removal Summary
  9. Slow Model Minimum Pulse Width Summary
 10. Slow Model Setup: 'CLK_1K'
 11. Slow Model Hold: 'CLK_1K'
 12. Slow Model Minimum Pulse Width: 'CLK_1K'
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Propagation Delay
 18. Minimum Propagation Delay
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'CLK_1K'
 25. Fast Model Hold: 'CLK_1K'
 26. Fast Model Minimum Pulse Width: 'CLK_1K'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Multicorner Timing Analysis Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Progagation Delay
 39. Minimum Progagation Delay
 40. Setup Transfers
 41. Hold Transfers
 42. Report TCCS
 43. Report RSKM
 44. Unconstrained Paths
 45. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; PU3                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; CLK_1K     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_1K } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 219.73 MHz ; 219.73 MHz      ; CLK_1K     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_1K ; -3.551 ; -60.174       ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_1K ; 0.804 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_1K ; -1.380 ; -20.380              ;
+--------+--------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_1K'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.551 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.587      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.402 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.438      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.318      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.261 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.297      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.144 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.180      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.135 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.170      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.120 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.156      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -3.102 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.138      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.986 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.985 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 4.021      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.928 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 3.964      ;
; -2.866 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 3.901      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_1K'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.804 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.070      ;
; 0.805 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.072      ;
; 0.809 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.075      ;
; 0.811 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.077      ;
; 0.820 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.087      ;
; 0.840 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.106      ;
; 0.844 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.110      ;
; 0.851 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.117      ;
; 0.852 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.118      ;
; 0.852 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.118      ;
; 0.853 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.119      ;
; 1.187 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.453      ;
; 1.188 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.455      ;
; 1.192 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.458      ;
; 1.194 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.460      ;
; 1.203 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.469      ;
; 1.204 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.470      ;
; 1.237 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.503      ;
; 1.238 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.504      ;
; 1.238 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.504      ;
; 1.239 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.505      ;
; 1.239 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.505      ;
; 1.239 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.505      ;
; 1.258 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.524      ;
; 1.259 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.526      ;
; 1.263 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.529      ;
; 1.265 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.531      ;
; 1.274 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.540      ;
; 1.275 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.541      ;
; 1.282 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.547      ;
; 1.296 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.562      ;
; 1.308 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.574      ;
; 1.309 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.575      ;
; 1.309 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.575      ;
; 1.310 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.576      ;
; 1.310 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.576      ;
; 1.315 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.581      ;
; 1.329 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.595      ;
; 1.330 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.596      ;
; 1.334 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.600      ;
; 1.336 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.602      ;
; 1.336 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.601      ;
; 1.345 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.611      ;
; 1.346 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.612      ;
; 1.353 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.618      ;
; 1.379 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.645      ;
; 1.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.646      ;
; 1.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.646      ;
; 1.381 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.647      ;
; 1.386 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.652      ;
; 1.398 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.664      ;
; 1.400 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.666      ;
; 1.401 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.667      ;
; 1.405 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.671      ;
; 1.407 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.672      ;
; 1.407 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.673      ;
; 1.407 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.672      ;
; 1.416 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.682      ;
; 1.424 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.689      ;
; 1.450 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.716      ;
; 1.451 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.717      ;
; 1.451 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.717      ;
; 1.457 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.723      ;
; 1.469 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.735      ;
; 1.471 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.737      ;
; 1.472 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.738      ;
; 1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.743      ;
; 1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.744      ;
; 1.478 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.743      ;
; 1.487 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.753      ;
; 1.495 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.760      ;
; 1.505 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.771      ;
; 1.521 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.787      ;
; 1.522 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.788      ;
; 1.528 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.794      ;
; 1.528 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.793      ;
; 1.542 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.808      ;
; 1.543 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.809      ;
; 1.549 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.814      ;
; 1.549 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.815      ;
; 1.549 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.814      ;
; 1.552 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.817      ;
; 1.566 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.831      ;
; 1.592 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.858      ;
; 1.599 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.865      ;
; 1.599 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.864      ;
; 1.610 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.876      ;
; 1.613 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 1.879      ;
; 1.620 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.885      ;
; 1.620 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 1.885      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_1K'                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_1K ; Rise       ; CLK_1K                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 3.771 ; 3.771 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -3.541 ; -3.541 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 9.080 ; 9.080 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 6.712 ; 6.712 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 8.771 ; 8.771 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.733 ; 6.733 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 6.843 ; 6.843 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.593 ; 6.593 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.359 ; 6.359 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.610 ; 6.610 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 6.796 ; 6.796 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 6.582 ; 6.582 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 6.784 ; 6.784 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 6.584 ; 6.584 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 6.362 ; 6.362 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 6.383 ; 6.383 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 6.591 ; 6.591 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 6.590 ; 6.590 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 6.603 ; 6.603 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 6.608 ; 6.608 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 6.586 ; 6.586 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 6.594 ; 6.594 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 6.843 ; 6.843 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 6.835 ; 6.835 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 6.630 ; 6.630 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 4.968 ; 4.968 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 7.643 ; 7.643 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 4.968 ; 4.968 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 7.579 ; 7.579 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.733 ; 6.733 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 6.359 ; 6.359 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.593 ; 6.593 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.359 ; 6.359 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.610 ; 6.610 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 6.796 ; 6.796 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 6.582 ; 6.582 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 6.784 ; 6.784 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 6.584 ; 6.584 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 6.362 ; 6.362 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 6.383 ; 6.383 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 6.591 ; 6.591 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 6.590 ; 6.590 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 6.603 ; 6.603 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 6.608 ; 6.608 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 6.586 ; 6.586 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 6.594 ; 6.594 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 6.843 ; 6.843 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 6.835 ; 6.835 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 6.630 ; 6.630 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 4.968 ; 4.968 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 9.457 ; 9.457 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 9.457 ; 9.457 ;    ;
+------------+-------------+----+-------+-------+----+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_1K ; -1.153 ; -19.152       ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_1K ; 0.358 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CLK_1K ; -1.380 ; -20.380              ;
+--------+--------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_1K'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.153 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.185      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.064 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.096      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -1.008 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.040      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.995 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 2.027      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.975 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 2.006      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.940 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.972      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.933 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.965      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.925 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.957      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.886 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.917      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.860 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.892      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.834 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 1.000        ; 0.000      ; 1.866      ;
; -0.830 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 1.000        ; -0.001     ; 1.861      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_1K'                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.515      ;
; 0.368 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.522      ;
; 0.375 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.527      ;
; 0.379 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.532      ;
; 0.496 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.653      ;
; 0.506 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.658      ;
; 0.508 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.660      ;
; 0.519 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.671      ;
; 0.520 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.672      ;
; 0.531 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.687      ;
; 0.536 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.688      ;
; 0.541 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.693      ;
; 0.543 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.695      ;
; 0.547 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.698      ;
; 0.554 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.706      ;
; 0.555 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.707      ;
; 0.562 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.714      ;
; 0.566 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.718      ;
; 0.568 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.720      ;
; 0.570 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.722      ;
; 0.571 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.723      ;
; 0.573 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.725      ;
; 0.576 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.728      ;
; 0.578 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.730      ;
; 0.582 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.733      ;
; 0.587 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.738      ;
; 0.589 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.741      ;
; 0.590 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.742      ;
; 0.601 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.755      ;
; 0.605 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.757      ;
; 0.606 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.758      ;
; 0.608 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.760      ;
; 0.611 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.763      ;
; 0.614 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.766      ;
; 0.617 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.768      ;
; 0.622 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.773      ;
; 0.622 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.773      ;
; 0.624 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.776      ;
; 0.624 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.776      ;
; 0.625 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.777      ;
; 0.636 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.790      ;
; 0.641 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.795      ;
; 0.646 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.798      ;
; 0.649 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.801      ;
; 0.652 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.803      ;
; 0.657 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.808      ;
; 0.657 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.808      ;
; 0.659 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.811      ;
; 0.660 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.812      ;
; 0.671 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.823      ;
; 0.672 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.824      ;
; 0.673 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.825      ;
; 0.676 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.828      ;
; 0.678 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.830      ;
; 0.678 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.829      ;
; 0.687 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.838      ;
; 0.692 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.843      ;
; 0.692 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.843      ;
; 0.693 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.844      ;
; 0.694 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.846      ;
; 0.706 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.858      ;
; 0.713 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.864      ;
; 0.718 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ; CLK_1K       ; CLK_1K      ; 0.000        ; 0.000      ; 0.870      ;
; 0.722 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.873      ;
; 0.727 ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ; CLK_1K       ; CLK_1K      ; 0.000        ; -0.001     ; 0.878      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_1K'                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_1K ; Rise       ; CLK_1K                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; lpm_counter1:inst7|lpm_counter:LPM_COUNTER_component|cntr_alj:auto_generated|safe_q[9]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|inclk[0]                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; CLK_1K~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst11|clk                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|combout                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst20|datac                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[10]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[11]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[12]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[13]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[14]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[15]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[16]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[17]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[8]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_1K ; Rise       ; inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[9]|clk                     ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 2.304 ; 2.304 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -2.184 ; -2.184 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 4.858 ; 4.858 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 3.507 ; 3.507 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 4.746 ; 4.746 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.574 ; 3.574 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 3.864 ; 3.864 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.741 ; 3.741 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.643 ; 3.643 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.762 ; 3.762 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.826 ; 3.826 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 3.817 ; 3.817 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 3.640 ; 3.640 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 3.657 ; 3.657 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.742 ; 3.742 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.742 ; 3.742 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 3.749 ; 3.749 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.755 ; 3.755 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 3.737 ; 3.737 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.864 ; 3.864 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.859 ; 3.859 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 3.774 ; 3.774 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.596 ; 2.596 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 4.207 ; 4.207 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.596 ; 2.596 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 4.181 ; 4.181 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.574 ; 3.574 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 3.640 ; 3.640 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.741 ; 3.741 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.643 ; 3.643 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.762 ; 3.762 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.826 ; 3.826 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 3.817 ; 3.817 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 3.640 ; 3.640 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 3.657 ; 3.657 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.742 ; 3.742 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.742 ; 3.742 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 3.749 ; 3.749 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.755 ; 3.755 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 3.737 ; 3.737 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.864 ; 3.864 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.859 ; 3.859 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 3.774 ; 3.774 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.596 ; 2.596 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 5.290 ; 5.290 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 5.290 ; 5.290 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.551  ; 0.358 ; N/A      ; N/A     ; -1.380              ;
;  CLK_1K          ; -3.551  ; 0.358 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS  ; -60.174 ; 0.0   ; 0.0      ; 0.0     ; -20.38              ;
;  CLK_1K          ; -60.174 ; 0.000 ; N/A      ; N/A     ; -20.380             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; 3.771 ; 3.771 ; Rise       ; CLK_1K          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; IN_BOTAO  ; CLK_1K     ; -2.184 ; -2.184 ; Rise       ; CLK_1K          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Clock to Output Times                                                         ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 9.080 ; 9.080 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 6.712 ; 6.712 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 8.771 ; 8.771 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 6.733 ; 6.733 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 6.843 ; 6.843 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 6.593 ; 6.593 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 6.359 ; 6.359 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 6.610 ; 6.610 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 6.796 ; 6.796 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 6.582 ; 6.582 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 6.784 ; 6.784 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 6.584 ; 6.584 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 6.362 ; 6.362 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 6.383 ; 6.383 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 6.591 ; 6.591 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 6.590 ; 6.590 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 6.603 ; 6.603 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 6.608 ; 6.608 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 6.586 ; 6.586 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 6.594 ; 6.594 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 6.843 ; 6.843 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 6.835 ; 6.835 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 6.630 ; 6.630 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 4.968 ; 4.968 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                 ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; CT_EN             ; CLK_1K     ; 4.207 ; 4.207 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.596 ; 2.596 ; Rise       ; CLK_1K          ;
; OUT_COMP          ; CLK_1K     ; 4.181 ; 4.181 ; Rise       ; CLK_1K          ;
; SYS_EN            ; CLK_1K     ; 3.574 ; 3.574 ; Rise       ; CLK_1K          ;
; TEMPO_EM_SEG[*]   ; CLK_1K     ; 3.640 ; 3.640 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[0]  ; CLK_1K     ; 3.741 ; 3.741 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[1]  ; CLK_1K     ; 3.643 ; 3.643 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[2]  ; CLK_1K     ; 3.762 ; 3.762 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[3]  ; CLK_1K     ; 3.826 ; 3.826 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[4]  ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[5]  ; CLK_1K     ; 3.817 ; 3.817 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[6]  ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[7]  ; CLK_1K     ; 3.640 ; 3.640 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[8]  ; CLK_1K     ; 3.657 ; 3.657 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[9]  ; CLK_1K     ; 3.742 ; 3.742 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[10] ; CLK_1K     ; 3.742 ; 3.742 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[11] ; CLK_1K     ; 3.749 ; 3.749 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[12] ; CLK_1K     ; 3.755 ; 3.755 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[13] ; CLK_1K     ; 3.737 ; 3.737 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[14] ; CLK_1K     ; 3.743 ; 3.743 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[15] ; CLK_1K     ; 3.864 ; 3.864 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[16] ; CLK_1K     ; 3.859 ; 3.859 ; Rise       ; CLK_1K          ;
;  TEMPO_EM_SEG[17] ; CLK_1K     ; 3.774 ; 3.774 ; Rise       ; CLK_1K          ;
; FF_CLK            ; CLK_1K     ; 2.596 ; 2.596 ; Fall       ; CLK_1K          ;
+-------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 9.457 ; 9.457 ;    ;
+------------+-------------+----+-------+-------+----+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+----+-------+-------+----+
; Input Port ; Output Port ; RR ; RF    ; FR    ; FF ;
+------------+-------------+----+-------+-------+----+
; IN_BOTAO   ; FF_CLK      ;    ; 5.290 ; 5.290 ;    ;
+------------+-------------+----+-------+-------+----+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_1K     ; CLK_1K   ; 1125     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_1K     ; CLK_1K   ; 1125     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jun 09 16:11:39 2017
Info: Command: quartus_sta PU3 -c PU3
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_1K CLK_1K
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.551
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.551       -60.174 CLK_1K 
Info (332146): Worst-case hold slack is 0.804
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.804         0.000 CLK_1K 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -20.380 CLK_1K 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.153
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.153       -19.152 CLK_1K 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 CLK_1K 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -20.380 CLK_1K 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 390 megabytes
    Info: Processing ended: Fri Jun 09 16:11:40 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


