
prac2a.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000408c  0c000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000000d8  0c00408c  0c00408c  0000c08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000068  0c004164  0c004164  0000c164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000010  0c0041cc  0c0041cc  0000c1cc  2**2
                  ALLOC
  4 .debug_abbrev 000007c6  00000000  00000000  0000c1cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001665  00000000  00000000  0000c992  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000bbc  00000000  00000000  0000dff7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_macinfo 0003790c  00000000  00000000  0000ebb3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000b2c  00000000  00000000  000464bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000004b5  00000000  00000000  00046feb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 00000251  00000000  00000000  000474a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000180  00000000  00000000  000476f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00000684  00000000  00000000  00047878  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      0000002a  00000000  00000000  00047efc  2**0
                  CONTENTS, READONLY
 14 .ARM.attributes 00000030  00000000  00000000  00047f26  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00000948  00000000  00000000  00047f58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0c000000 <handlerUndef-0xc4>:
 c000000:	ea0000ef 	b	c0003c4 <bootloader>
 c000004:	ea00002e 	b	c0000c4 <handlerUndef>
 c000008:	ea000033 	b	c0000dc <handlerSWI>
 c00000c:	ea000038 	b	c0000f4 <handlerPabort>
 c000010:	ea00003d 	b	c00010c <handlerDabort>
 c000014:	e1a00000 	nop			; (mov r0, r0)
 c000018:	ea000041 	b	c000124 <handlerIRQ>
 c00001c:	ea000046 	b	c00013c <handlerFIQ>
 c000020:	ea00004b 	b	c000154 <handlerUSB>
 c000024:	ea000050 	b	c00016c <handlerKEYPAD>
 c000028:	ea000055 	b	c000184 <handlerTS>
 c00002c:	ea00005a 	b	c00019c <handlerETHERNET>
 c000030:	ea00005f 	b	c0001b4 <handlerPB>
 c000034:	ea000064 	b	c0001cc <handlerTICK>
 c000038:	e1a00000 	nop			; (mov r0, r0)
 c00003c:	e1a00000 	nop			; (mov r0, r0)
 c000040:	ea000067 	b	c0001e4 <handlerZDMA0>
 c000044:	ea00006c 	b	c0001fc <handlerZDMA1>
 c000048:	ea000071 	b	c000214 <handlerBDMA0>
 c00004c:	ea000076 	b	c00022c <handlerBDMA1>
 c000050:	ea00007b 	b	c000244 <handlerWDT>
 c000054:	ea000080 	b	c00025c <handlerUERR01>
 c000058:	e1a00000 	nop			; (mov r0, r0)
 c00005c:	e1a00000 	nop			; (mov r0, r0)
 c000060:	ea000083 	b	c000274 <handlerTIMER0>
 c000064:	ea000088 	b	c00028c <handlerTIMER1>
 c000068:	ea00008d 	b	c0002a4 <handlerTIMER2>
 c00006c:	ea000092 	b	c0002bc <handlerTIMER3>
 c000070:	ea000097 	b	c0002d4 <handlerTIMER4>
 c000074:	ea00009c 	b	c0002ec <handlerTIMER5>
 c000078:	e1a00000 	nop			; (mov r0, r0)
 c00007c:	e1a00000 	nop			; (mov r0, r0)
 c000080:	ea00009f 	b	c000304 <handlerURXD0>
 c000084:	ea0000a4 	b	c00031c <handlerURXD1>
 c000088:	ea0000a9 	b	c000334 <handlerIIC>
 c00008c:	ea0000ae 	b	c00034c <handlerSIO>
 c000090:	ea0000b3 	b	c000364 <handlerUTXD0>
 c000094:	ea0000b8 	b	c00037c <handlerUTXD1>
 c000098:	e1a00000 	nop			; (mov r0, r0)
 c00009c:	e1a00000 	nop			; (mov r0, r0)
 c0000a0:	ea0000bb 	b	c000394 <handlerRTC>
 c0000a4:	e1a00000 	nop			; (mov r0, r0)
 c0000a8:	e1a00000 	nop			; (mov r0, r0)
 c0000ac:	e1a00000 	nop			; (mov r0, r0)
 c0000b0:	e1a00000 	nop			; (mov r0, r0)
 c0000b4:	e1a00000 	nop			; (mov r0, r0)
 c0000b8:	e1a00000 	nop			; (mov r0, r0)
 c0000bc:	e1a00000 	nop			; (mov r0, r0)
 c0000c0:	ea0000b9 	b	c0003ac <handlerADC>

0c0000c4 <handlerUndef>:
 c0000c4:	e24dd004 	sub	sp, sp, #4
 c0000c8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0000cc:	e59f03f0 	ldr	r0, [pc, #1008]	; c0004c4 <memconf+0x34>
 c0000d0:	e5900000 	ldr	r0, [r0]
 c0000d4:	e58d0004 	str	r0, [sp, #4]
 c0000d8:	e8bd8001 	pop	{r0, pc}

0c0000dc <handlerSWI>:
 c0000dc:	e24dd004 	sub	sp, sp, #4
 c0000e0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0000e4:	e59f03dc 	ldr	r0, [pc, #988]	; c0004c8 <memconf+0x38>
 c0000e8:	e5900000 	ldr	r0, [r0]
 c0000ec:	e58d0004 	str	r0, [sp, #4]
 c0000f0:	e8bd8001 	pop	{r0, pc}

0c0000f4 <handlerPabort>:
 c0000f4:	e24dd004 	sub	sp, sp, #4
 c0000f8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0000fc:	e59f03c8 	ldr	r0, [pc, #968]	; c0004cc <memconf+0x3c>
 c000100:	e5900000 	ldr	r0, [r0]
 c000104:	e58d0004 	str	r0, [sp, #4]
 c000108:	e8bd8001 	pop	{r0, pc}

0c00010c <handlerDabort>:
 c00010c:	e24dd004 	sub	sp, sp, #4
 c000110:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000114:	e59f03b4 	ldr	r0, [pc, #948]	; c0004d0 <memconf+0x40>
 c000118:	e5900000 	ldr	r0, [r0]
 c00011c:	e58d0004 	str	r0, [sp, #4]
 c000120:	e8bd8001 	pop	{r0, pc}

0c000124 <handlerIRQ>:
 c000124:	e24dd004 	sub	sp, sp, #4
 c000128:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00012c:	e59f03a0 	ldr	r0, [pc, #928]	; c0004d4 <memconf+0x44>
 c000130:	e5900000 	ldr	r0, [r0]
 c000134:	e58d0004 	str	r0, [sp, #4]
 c000138:	e8bd8001 	pop	{r0, pc}

0c00013c <handlerFIQ>:
 c00013c:	e24dd004 	sub	sp, sp, #4
 c000140:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000144:	e59f038c 	ldr	r0, [pc, #908]	; c0004d8 <memconf+0x48>
 c000148:	e5900000 	ldr	r0, [r0]
 c00014c:	e58d0004 	str	r0, [sp, #4]
 c000150:	e8bd8001 	pop	{r0, pc}

0c000154 <handlerUSB>:
 c000154:	e24dd004 	sub	sp, sp, #4
 c000158:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00015c:	e59f0378 	ldr	r0, [pc, #888]	; c0004dc <memconf+0x4c>
 c000160:	e5900000 	ldr	r0, [r0]
 c000164:	e58d0004 	str	r0, [sp, #4]
 c000168:	e8bd8001 	pop	{r0, pc}

0c00016c <handlerKEYPAD>:
 c00016c:	e24dd004 	sub	sp, sp, #4
 c000170:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000174:	e59f0364 	ldr	r0, [pc, #868]	; c0004e0 <memconf+0x50>
 c000178:	e5900000 	ldr	r0, [r0]
 c00017c:	e58d0004 	str	r0, [sp, #4]
 c000180:	e8bd8001 	pop	{r0, pc}

0c000184 <handlerTS>:
 c000184:	e24dd004 	sub	sp, sp, #4
 c000188:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00018c:	e59f0350 	ldr	r0, [pc, #848]	; c0004e4 <memconf+0x54>
 c000190:	e5900000 	ldr	r0, [r0]
 c000194:	e58d0004 	str	r0, [sp, #4]
 c000198:	e8bd8001 	pop	{r0, pc}

0c00019c <handlerETHERNET>:
 c00019c:	e24dd004 	sub	sp, sp, #4
 c0001a0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0001a4:	e59f033c 	ldr	r0, [pc, #828]	; c0004e8 <memconf+0x58>
 c0001a8:	e5900000 	ldr	r0, [r0]
 c0001ac:	e58d0004 	str	r0, [sp, #4]
 c0001b0:	e8bd8001 	pop	{r0, pc}

0c0001b4 <handlerPB>:
 c0001b4:	e24dd004 	sub	sp, sp, #4
 c0001b8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0001bc:	e59f0328 	ldr	r0, [pc, #808]	; c0004ec <memconf+0x5c>
 c0001c0:	e5900000 	ldr	r0, [r0]
 c0001c4:	e58d0004 	str	r0, [sp, #4]
 c0001c8:	e8bd8001 	pop	{r0, pc}

0c0001cc <handlerTICK>:
 c0001cc:	e24dd004 	sub	sp, sp, #4
 c0001d0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0001d4:	e59f0314 	ldr	r0, [pc, #788]	; c0004f0 <memconf+0x60>
 c0001d8:	e5900000 	ldr	r0, [r0]
 c0001dc:	e58d0004 	str	r0, [sp, #4]
 c0001e0:	e8bd8001 	pop	{r0, pc}

0c0001e4 <handlerZDMA0>:
 c0001e4:	e24dd004 	sub	sp, sp, #4
 c0001e8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0001ec:	e59f0300 	ldr	r0, [pc, #768]	; c0004f4 <memconf+0x64>
 c0001f0:	e5900000 	ldr	r0, [r0]
 c0001f4:	e58d0004 	str	r0, [sp, #4]
 c0001f8:	e8bd8001 	pop	{r0, pc}

0c0001fc <handlerZDMA1>:
 c0001fc:	e24dd004 	sub	sp, sp, #4
 c000200:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000204:	e59f02ec 	ldr	r0, [pc, #748]	; c0004f8 <memconf+0x68>
 c000208:	e5900000 	ldr	r0, [r0]
 c00020c:	e58d0004 	str	r0, [sp, #4]
 c000210:	e8bd8001 	pop	{r0, pc}

0c000214 <handlerBDMA0>:
 c000214:	e24dd004 	sub	sp, sp, #4
 c000218:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00021c:	e59f02d8 	ldr	r0, [pc, #728]	; c0004fc <memconf+0x6c>
 c000220:	e5900000 	ldr	r0, [r0]
 c000224:	e58d0004 	str	r0, [sp, #4]
 c000228:	e8bd8001 	pop	{r0, pc}

0c00022c <handlerBDMA1>:
 c00022c:	e24dd004 	sub	sp, sp, #4
 c000230:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000234:	e59f02c4 	ldr	r0, [pc, #708]	; c000500 <memconf+0x70>
 c000238:	e5900000 	ldr	r0, [r0]
 c00023c:	e58d0004 	str	r0, [sp, #4]
 c000240:	e8bd8001 	pop	{r0, pc}

0c000244 <handlerWDT>:
 c000244:	e24dd004 	sub	sp, sp, #4
 c000248:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00024c:	e59f02b0 	ldr	r0, [pc, #688]	; c000504 <memconf+0x74>
 c000250:	e5900000 	ldr	r0, [r0]
 c000254:	e58d0004 	str	r0, [sp, #4]
 c000258:	e8bd8001 	pop	{r0, pc}

0c00025c <handlerUERR01>:
 c00025c:	e24dd004 	sub	sp, sp, #4
 c000260:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000264:	e59f029c 	ldr	r0, [pc, #668]	; c000508 <memconf+0x78>
 c000268:	e5900000 	ldr	r0, [r0]
 c00026c:	e58d0004 	str	r0, [sp, #4]
 c000270:	e8bd8001 	pop	{r0, pc}

0c000274 <handlerTIMER0>:
 c000274:	e24dd004 	sub	sp, sp, #4
 c000278:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00027c:	e59f0288 	ldr	r0, [pc, #648]	; c00050c <memconf+0x7c>
 c000280:	e5900000 	ldr	r0, [r0]
 c000284:	e58d0004 	str	r0, [sp, #4]
 c000288:	e8bd8001 	pop	{r0, pc}

0c00028c <handlerTIMER1>:
 c00028c:	e24dd004 	sub	sp, sp, #4
 c000290:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000294:	e59f0274 	ldr	r0, [pc, #628]	; c000510 <memconf+0x80>
 c000298:	e5900000 	ldr	r0, [r0]
 c00029c:	e58d0004 	str	r0, [sp, #4]
 c0002a0:	e8bd8001 	pop	{r0, pc}

0c0002a4 <handlerTIMER2>:
 c0002a4:	e24dd004 	sub	sp, sp, #4
 c0002a8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0002ac:	e59f0260 	ldr	r0, [pc, #608]	; c000514 <memconf+0x84>
 c0002b0:	e5900000 	ldr	r0, [r0]
 c0002b4:	e58d0004 	str	r0, [sp, #4]
 c0002b8:	e8bd8001 	pop	{r0, pc}

0c0002bc <handlerTIMER3>:
 c0002bc:	e24dd004 	sub	sp, sp, #4
 c0002c0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0002c4:	e59f024c 	ldr	r0, [pc, #588]	; c000518 <memconf+0x88>
 c0002c8:	e5900000 	ldr	r0, [r0]
 c0002cc:	e58d0004 	str	r0, [sp, #4]
 c0002d0:	e8bd8001 	pop	{r0, pc}

0c0002d4 <handlerTIMER4>:
 c0002d4:	e24dd004 	sub	sp, sp, #4
 c0002d8:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0002dc:	e59f0238 	ldr	r0, [pc, #568]	; c00051c <memconf+0x8c>
 c0002e0:	e5900000 	ldr	r0, [r0]
 c0002e4:	e58d0004 	str	r0, [sp, #4]
 c0002e8:	e8bd8001 	pop	{r0, pc}

0c0002ec <handlerTIMER5>:
 c0002ec:	e24dd004 	sub	sp, sp, #4
 c0002f0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0002f4:	e59f0224 	ldr	r0, [pc, #548]	; c000520 <memconf+0x90>
 c0002f8:	e5900000 	ldr	r0, [r0]
 c0002fc:	e58d0004 	str	r0, [sp, #4]
 c000300:	e8bd8001 	pop	{r0, pc}

0c000304 <handlerURXD0>:
 c000304:	e24dd004 	sub	sp, sp, #4
 c000308:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00030c:	e59f0210 	ldr	r0, [pc, #528]	; c000524 <memconf+0x94>
 c000310:	e5900000 	ldr	r0, [r0]
 c000314:	e58d0004 	str	r0, [sp, #4]
 c000318:	e8bd8001 	pop	{r0, pc}

0c00031c <handlerURXD1>:
 c00031c:	e24dd004 	sub	sp, sp, #4
 c000320:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000324:	e59f01fc 	ldr	r0, [pc, #508]	; c000528 <memconf+0x98>
 c000328:	e5900000 	ldr	r0, [r0]
 c00032c:	e58d0004 	str	r0, [sp, #4]
 c000330:	e8bd8001 	pop	{r0, pc}

0c000334 <handlerIIC>:
 c000334:	e24dd004 	sub	sp, sp, #4
 c000338:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00033c:	e59f01e8 	ldr	r0, [pc, #488]	; c00052c <memconf+0x9c>
 c000340:	e5900000 	ldr	r0, [r0]
 c000344:	e58d0004 	str	r0, [sp, #4]
 c000348:	e8bd8001 	pop	{r0, pc}

0c00034c <handlerSIO>:
 c00034c:	e24dd004 	sub	sp, sp, #4
 c000350:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000354:	e59f01d4 	ldr	r0, [pc, #468]	; c000530 <memconf+0xa0>
 c000358:	e5900000 	ldr	r0, [r0]
 c00035c:	e58d0004 	str	r0, [sp, #4]
 c000360:	e8bd8001 	pop	{r0, pc}

0c000364 <handlerUTXD0>:
 c000364:	e24dd004 	sub	sp, sp, #4
 c000368:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00036c:	e59f01c0 	ldr	r0, [pc, #448]	; c000534 <memconf+0xa4>
 c000370:	e5900000 	ldr	r0, [r0]
 c000374:	e58d0004 	str	r0, [sp, #4]
 c000378:	e8bd8001 	pop	{r0, pc}

0c00037c <handlerUTXD1>:
 c00037c:	e24dd004 	sub	sp, sp, #4
 c000380:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000384:	e59f01ac 	ldr	r0, [pc, #428]	; c000538 <memconf+0xa8>
 c000388:	e5900000 	ldr	r0, [r0]
 c00038c:	e58d0004 	str	r0, [sp, #4]
 c000390:	e8bd8001 	pop	{r0, pc}

0c000394 <handlerRTC>:
 c000394:	e24dd004 	sub	sp, sp, #4
 c000398:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c00039c:	e59f0198 	ldr	r0, [pc, #408]	; c00053c <memconf+0xac>
 c0003a0:	e5900000 	ldr	r0, [r0]
 c0003a4:	e58d0004 	str	r0, [sp, #4]
 c0003a8:	e8bd8001 	pop	{r0, pc}

0c0003ac <handlerADC>:
 c0003ac:	e24dd004 	sub	sp, sp, #4
 c0003b0:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0003b4:	e59f0184 	ldr	r0, [pc, #388]	; c000540 <memconf+0xb0>
 c0003b8:	e5900000 	ldr	r0, [r0]
 c0003bc:	e58d0004 	str	r0, [sp, #4]
 c0003c0:	e8bd8001 	pop	{r0, pc}

0c0003c4 <bootloader>:
 c0003c4:	e59f0178 	ldr	r0, [pc, #376]	; c000544 <memconf+0xb4>
 c0003c8:	e3a01000 	mov	r1, #0
 c0003cc:	e5801000 	str	r1, [r0]
 c0003d0:	e59f0170 	ldr	r0, [pc, #368]	; c000548 <memconf+0xb8>
 c0003d4:	e59f1170 	ldr	r1, [pc, #368]	; c00054c <memconf+0xbc>
 c0003d8:	e5801000 	str	r1, [r0]
 c0003dc:	e3a00776 	mov	r0, #30932992	; 0x1d80000
 c0003e0:	e59f1168 	ldr	r1, [pc, #360]	; c000550 <memconf+0xc0>
 c0003e4:	e5801000 	str	r1, [r0]
 c0003e8:	e59f0164 	ldr	r0, [pc, #356]	; c000554 <memconf+0xc4>
 c0003ec:	e3a01008 	mov	r1, #8
 c0003f0:	e5801000 	str	r1, [r0]
 c0003f4:	e59f015c 	ldr	r0, [pc, #348]	; c000558 <memconf+0xc8>
 c0003f8:	e59f115c 	ldr	r1, [pc, #348]	; c00055c <memconf+0xcc>
 c0003fc:	e5801000 	str	r1, [r0]
 c000400:	e59f0158 	ldr	r0, [pc, #344]	; c000560 <memconf+0xd0>
 c000404:	e59f1158 	ldr	r1, [pc, #344]	; c000564 <memconf+0xd4>
 c000408:	e0400001 	sub	r0, r0, r1
 c00040c:	e8903ffe 	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
 c000410:	e3a00772 	mov	r0, #29884416	; 0x1c80000
 c000414:	e8803ffe 	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
 c000418:	e3a00000 	mov	r0, #0
 c00041c:	e59f1140 	ldr	r1, [pc, #320]	; c000564 <memconf+0xd4>
 c000420:	e59f2140 	ldr	r2, [pc, #320]	; c000568 <memconf+0xd8>

0c000424 <remap_loop>:
 c000424:	e1510002 	cmp	r1, r2
 c000428:	34903004 	ldrcc	r3, [r0], #4
 c00042c:	34813004 	strcc	r3, [r1], #4
 c000430:	3afffffb 	bcc	c000424 <remap_loop>
 c000434:	e59ff130 	ldr	pc, [pc, #304]	; c00056c <memconf+0xdc>

0c000438 <ram_exec>:
 c000438:	e10f0000 	mrs	r0, CPSR
 c00043c:	e3c0001f 	bic	r0, r0, #31
 c000440:	e380101b 	orr	r1, r0, #27
 c000444:	e121f001 	msr	CPSR_c, r1
 c000448:	e59fd120 	ldr	sp, [pc, #288]	; c000570 <memconf+0xe0>
 c00044c:	e3801017 	orr	r1, r0, #23
 c000450:	e121f001 	msr	CPSR_c, r1
 c000454:	e59fd118 	ldr	sp, [pc, #280]	; c000574 <memconf+0xe4>
 c000458:	e3801012 	orr	r1, r0, #18
 c00045c:	e121f001 	msr	CPSR_c, r1
 c000460:	e59fd110 	ldr	sp, [pc, #272]	; c000578 <memconf+0xe8>
 c000464:	e3801011 	orr	r1, r0, #17
 c000468:	e121f001 	msr	CPSR_c, r1
 c00046c:	e59fd108 	ldr	sp, [pc, #264]	; c00057c <memconf+0xec>
 c000470:	e3801013 	orr	r1, r0, #19
 c000474:	e121f001 	msr	CPSR_c, r1
 c000478:	e59fd100 	ldr	sp, [pc, #256]	; c000580 <memconf+0xf0>
 c00047c:	e10f0000 	mrs	r0, CPSR
 c000480:	e3c000c0 	bic	r0, r0, #192	; 0xc0
 c000484:	e121f000 	msr	CPSR_c, r0
 c000488:	eb0007b6 	bl	c002368 <main>
 c00048c:	eafffffe 	b	c00048c <ram_exec+0x54>

0c000490 <memconf>:
 c000490:	01000000 	.word	0x01000000
 c000494:	00000400 	.word	0x00000400
 c000498:	00007ffc 	.word	0x00007ffc
 c00049c:	00000000 	.word	0x00000000
 c0004a0:	00007ffc 	.word	0x00007ffc
	...
 c0004ac:	00018000 	.word	0x00018000
 c0004b0:	00000000 	.word	0x00000000
 c0004b4:	0086041b 	.word	0x0086041b
 c0004b8:	00000016 	.word	0x00000016
 c0004bc:	00000020 	.word	0x00000020
 c0004c0:	00000000 	.word	0x00000000
 c0004c4:	0c7fff04 	.word	0x0c7fff04
 c0004c8:	0c7fff08 	.word	0x0c7fff08
 c0004cc:	0c7fff0c 	.word	0x0c7fff0c
 c0004d0:	0c7fff10 	.word	0x0c7fff10
 c0004d4:	0c7fff18 	.word	0x0c7fff18
 c0004d8:	0c7fff1c 	.word	0x0c7fff1c
 c0004dc:	0c7fff84 	.word	0x0c7fff84
 c0004e0:	0c7fff80 	.word	0x0c7fff80
 c0004e4:	0c7fff7c 	.word	0x0c7fff7c
 c0004e8:	0c7fff78 	.word	0x0c7fff78
 c0004ec:	0c7fff74 	.word	0x0c7fff74
 c0004f0:	0c7fff70 	.word	0x0c7fff70
 c0004f4:	0c7fff6c 	.word	0x0c7fff6c
 c0004f8:	0c7fff68 	.word	0x0c7fff68
 c0004fc:	0c7fff64 	.word	0x0c7fff64
 c000500:	0c7fff60 	.word	0x0c7fff60
 c000504:	0c7fff5c 	.word	0x0c7fff5c
 c000508:	0c7fff58 	.word	0x0c7fff58
 c00050c:	0c7fff54 	.word	0x0c7fff54
 c000510:	0c7fff50 	.word	0x0c7fff50
 c000514:	0c7fff4c 	.word	0x0c7fff4c
 c000518:	0c7fff48 	.word	0x0c7fff48
 c00051c:	0c7fff44 	.word	0x0c7fff44
 c000520:	0c7fff40 	.word	0x0c7fff40
 c000524:	0c7fff3c 	.word	0x0c7fff3c
 c000528:	0c7fff38 	.word	0x0c7fff38
 c00052c:	0c7fff34 	.word	0x0c7fff34
 c000530:	0c7fff30 	.word	0x0c7fff30
 c000534:	0c7fff2c 	.word	0x0c7fff2c
 c000538:	0c7fff28 	.word	0x0c7fff28
 c00053c:	0c7fff24 	.word	0x0c7fff24
 c000540:	0c7fff20 	.word	0x0c7fff20
 c000544:	01d30000 	.word	0x01d30000
 c000548:	01d8000c 	.word	0x01d8000c
 c00054c:	00000fff 	.word	0x00000fff
 c000550:	00038021 	.word	0x00038021
 c000554:	01d80008 	.word	0x01d80008
 c000558:	01d80004 	.word	0x01d80004
 c00055c:	00007ff8 	.word	0x00007ff8
 c000560:	0c000490 	.word	0x0c000490
 c000564:	0c000000 	.word	0x0c000000
 c000568:	0c0041dc 	.word	0x0c0041dc
 c00056c:	0c000438 	.word	0x0c000438
 c000570:	0c7ff200 	.word	0x0c7ff200
 c000574:	0c7ff300 	.word	0x0c7ff300
 c000578:	0c7ff400 	.word	0x0c7ff400
 c00057c:	0c7ff500 	.word	0x0c7ff500
 c000580:	0c7ff100 	.word	0x0c7ff100
 c000584:	00002141 	.word	0x00002141
 c000588:	61656100 	.word	0x61656100
 c00058c:	01006962 	.word	0x01006962
 c000590:	00000017 	.word	0x00000017
 c000594:	4d524105 	.word	0x4d524105
 c000598:	4d445437 	.word	0x4d445437
 c00059c:	02060049 	.word	0x02060049
 c0005a0:	01090108 	.word	0x01090108
 c0005a4:	012c      	.short	0x012c
 c0005a6:	00c3      	.short	0x00c3
 c0005a8:	00020000 	.word	0x00020000
 c0005ac:	00000028 	.word	0x00000028
 c0005b0:	0efb0102 	.word	0x0efb0102
 c0005b4:	0101000d 	.word	0x0101000d
 c0005b8:	00000101 	.word	0x00000101
 c0005bc:	00000100 	.word	0x00000100
 c0005c0:	2e2e0001 	.word	0x2e2e0001
 c0005c4:	6f6f622f 	.word	0x6f6f622f
 c0005c8:	616f6c74 	.word	0x616f6c74
 c0005cc:	2e726564 	.word	0x2e726564
 c0005d0:	006d7361 	.word	0x006d7361
 c0005d4:	00000000 	.word	0x00000000
 c0005d8:	00020500 	.word	0x00020500
 c0005dc:	030c0000 	.word	0x030c0000
 c0005e0:	2f01039f 	.word	0x2f01039f
 c0005e4:	2f2f2f2f 	.word	0x2f2f2f2f
 c0005e8:	2f332f2f 	.word	0x2f332f2f
 c0005ec:	2f2f2f2f 	.word	0x2f2f2f2f
 c0005f0:	2f2f2f2f 	.word	0x2f2f2f2f
 c0005f4:	2f2f2f2f 	.word	0x2f2f2f2f
 c0005f8:	2f2f2f2f 	.word	0x2f2f2f2f
 c0005fc:	2f2f2f2f 	.word	0x2f2f2f2f
 c000600:	2f2f2f2f 	.word	0x2f2f2f2f
 c000604:	2f2f2f2f 	.word	0x2f2f2f2f
 c000608:	2f2f2f2f 	.word	0x2f2f2f2f
 c00060c:	2f2f2f2f 	.word	0x2f2f2f2f
 c000610:	332f2f2f 	.word	0x332f2f2f
 c000614:	bbbbbbbb 	.word	0xbbbbbbbb
 c000618:	bbbbbfbb 	.word	0xbbbbbfbb
 c00061c:	bbbbbbbb 	.word	0xbbbbbbbb
 c000620:	bbbbbbbb 	.word	0xbbbbbbbb
 c000624:	bbbbbbbb 	.word	0xbbbbbbbb
 c000628:	bbbbbbbb 	.word	0xbbbbbbbb
 c00062c:	bbbbbbbb 	.word	0xbbbbbbbb
 c000630:	03bbbbbb 	.word	0x03bbbbbb
 c000634:	2f2fba0c 	.word	0x2f2fba0c
 c000638:	2f2f2f31 	.word	0x2f2f2f31
 c00063c:	2f2f2f2f 	.word	0x2f2f2f2f
 c000640:	2f2f2f2f 	.word	0x2f2f2f2f
 c000644:	2f2f2f31 	.word	0x2f2f2f31
 c000648:	2f312f2f 	.word	0x2f312f2f
 c00064c:	2f2f302f 	.word	0x2f2f302f
 c000650:	2f34302f 	.word	0x2f34302f
 c000654:	302f2f30 	.word	0x302f2f30
 c000658:	2f302f2f 	.word	0x2f302f2f
 c00065c:	2f2f302f 	.word	0x2f2f302f
 c000660:	312f2f30 	.word	0x312f2f30
 c000664:	2f312f2f 	.word	0x2f312f2f
 c000668:	01007c02 	.word	0x01007c02
 c00066c:	01          	.byte	0x01
 c00066d:	58          	.byte	0x58
 c00066e:	0000      	.short	0x0000
 c000670:	c9000200 	.word	0xc9000200
 c000674:	040c0006 	.word	0x040c0006
 c000678:	0005a601 	.word	0x0005a601
 c00067c:	0000000c 	.word	0x0000000c
 c000680:	0005840c 	.word	0x0005840c
 c000684:	2f2e2e0c 	.word	0x2f2e2e0c
 c000688:	746f6f62 	.word	0x746f6f62
 c00068c:	64616f6c 	.word	0x64616f6c
 c000690:	612e7265 	.word	0x612e7265
 c000694:	43006d73 	.word	0x43006d73
 c000698:	6c685c3a 	.word	0x6c685c3a
 c00069c:	6c61636f 	.word	0x6c61636f
 c0006a0:	726f775c 	.word	0x726f775c
 c0006a4:	6170736b 	.word	0x6170736b
 c0006a8:	705c6563 	.word	0x705c6563
 c0006ac:	32636172 	.word	0x32636172
 c0006b0:	65445c61 	.word	0x65445c61
 c0006b4:	00677562 	.word	0x00677562
 c0006b8:	20554e47 	.word	0x20554e47
 c0006bc:	32205341 	.word	0x32205341
 c0006c0:	2e30322e 	.word	0x2e30322e
 c0006c4:	01003135 	.word	0x01003135
 c0006c8:	80          	.byte	0x80
 c0006c9:	01          	.byte	0x01
 c0006ca:	0011      	.short	0x0011
 c0006cc:	01110610 	.word	0x01110610
 c0006d0:	08030112 	.word	0x08030112
 c0006d4:	0825081b 	.word	0x0825081b
 c0006d8:	00000513 	.word	0x00000513
 c0006dc:	00000000 	.word	0x00000000
 c0006e0:	0000001c 	.word	0x0000001c
 c0006e4:	066d0002 	.word	0x066d0002
 c0006e8:	00040c00 	.word	0x00040c00
 c0006ec:	00000000 	.word	0x00000000
 c0006f0:	0c000000 	.word	0x0c000000
 c0006f4:	00000584 	.word	0x00000584
	...

0c000700 <D8Led_init>:
	 							 DIGIT_4, DIGIT_5, DIGIT_6, DIGIT_7, 
								 DIGIT_8, DIGIT_9, DIGIT_A, DIGIT_B,
								 DIGIT_C, DIGIT_D, DIGIT_E, DIGIT_F };
			  					  
void D8Led_init(void)
{
 c000700:	e1a0c00d 	mov	ip, sp
 c000704:	e92dd800 	push	{fp, ip, lr, pc}
 c000708:	e24cb004 	sub	fp, ip, #4
    LED8ADDR = ~0 ;
 c00070c:	e3a03785 	mov	r3, #34865152	; 0x2140000
 c000710:	e3e02000 	mvn	r2, #0
 c000714:	e5c32000 	strb	r2, [r3]
}
 c000718:	e24bd00c 	sub	sp, fp, #12
 c00071c:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000720:	e12fff1e 	bx	lr

0c000724 <D8Led_segment>:

void D8Led_segment(int value)
{
 c000724:	e1a0c00d 	mov	ip, sp
 c000728:	e92dd800 	push	{fp, ip, lr, pc}
 c00072c:	e24cb004 	sub	fp, ip, #4
 c000730:	e24dd008 	sub	sp, sp, #8
 c000734:	e50b0010 	str	r0, [fp, #-16]
	if( (value >= 0) && (value < 8) )
 c000738:	e51b3010 	ldr	r3, [fp, #-16]
 c00073c:	e3530000 	cmp	r3, #0
 c000740:	ba00000a 	blt	c000770 <D8Led_segment+0x4c>
 c000744:	e51b3010 	ldr	r3, [fp, #-16]
 c000748:	e3530007 	cmp	r3, #7
 c00074c:	ca000007 	bgt	c000770 <D8Led_segment+0x4c>
		// COMPLETAR: debemos escribir en el display (LED8ADDR) el valor
		// correcto para que se ilumine el segmento que está en la posición
		// value del array Segmentes. Hay que tener en cuente que el display
		// usa lógica invertida (0 enciende, 1 apaga).
		LED8ADDR = ~Segments[value];
 c000750:	e3a03785 	mov	r3, #34865152	; 0x2140000
 c000754:	e59f2020 	ldr	r2, [pc, #32]	; c00077c <D8Led_segment+0x58>
 c000758:	e51b1010 	ldr	r1, [fp, #-16]
 c00075c:	e7922101 	ldr	r2, [r2, r1, lsl #2]
 c000760:	e20220ff 	and	r2, r2, #255	; 0xff
 c000764:	e1e02002 	mvn	r2, r2
 c000768:	e20220ff 	and	r2, r2, #255	; 0xff
 c00076c:	e5c32000 	strb	r2, [r3]
}
 c000770:	e24bd00c 	sub	sp, fp, #12
 c000774:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000778:	e12fff1e 	bx	lr
 c00077c:	0c004164 	.word	0x0c004164

0c000780 <D8Led_digit>:

void D8Led_digit(int value)
{
 c000780:	e1a0c00d 	mov	ip, sp
 c000784:	e92dd800 	push	{fp, ip, lr, pc}
 c000788:	e24cb004 	sub	fp, ip, #4
 c00078c:	e24dd008 	sub	sp, sp, #8
 c000790:	e50b0010 	str	r0, [fp, #-16]
	if( (value >= 0) && (value < 16) )
 c000794:	e51b3010 	ldr	r3, [fp, #-16]
 c000798:	e3530000 	cmp	r3, #0
 c00079c:	ba00000a 	blt	c0007cc <D8Led_digit+0x4c>
 c0007a0:	e51b3010 	ldr	r3, [fp, #-16]
 c0007a4:	e353000f 	cmp	r3, #15
 c0007a8:	ca000007 	bgt	c0007cc <D8Led_digit+0x4c>
		// COMPLETAR: debemos escribir en el display (LED8ADDR) el valor
		// correcto para que se ilumine el dígito que está en la posición
		// value del array Digits. Hay que tener en cuente que el display
		// usa lógica invertida (0 enciende, 1 apaga).
		LED8ADDR = ~Digits[value];
 c0007ac:	e3a03785 	mov	r3, #34865152	; 0x2140000
 c0007b0:	e59f2020 	ldr	r2, [pc, #32]	; c0007d8 <D8Led_digit+0x58>
 c0007b4:	e51b1010 	ldr	r1, [fp, #-16]
 c0007b8:	e7922101 	ldr	r2, [r2, r1, lsl #2]
 c0007bc:	e20220ff 	and	r2, r2, #255	; 0xff
 c0007c0:	e1e02002 	mvn	r2, r2
 c0007c4:	e20220ff 	and	r2, r2, #255	; 0xff
 c0007c8:	e5c32000 	strb	r2, [r3]
}
 c0007cc:	e24bd00c 	sub	sp, fp, #12
 c0007d0:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0007d4:	e12fff1e 	bx	lr
 c0007d8:	0c004184 	.word	0x0c004184
.section .text

/*
** Tabla de vectores de excepción: saltos a los prologos de cada RTE
*/
  b bootloader         /* salta al comienzo del programa de arranque */
 c0007dc:	ea0000ef 	b	c000ba0 <bootloader>
  b handlerUndef
 c0007e0:	ea00002e 	b	c0008a0 <handlerUndef>
  b handlerSWI
 c0007e4:	ea000033 	b	c0008b8 <handlerSWI>
  b handlerPabort
 c0007e8:	ea000038 	b	c0008d0 <handlerPabort>
  b handlerDabort
 c0007ec:	ea00003d 	b	c0008e8 <handlerDabort>
  nop                  /* Reservado */
 c0007f0:	e1a00000 	nop			; (mov r0, r0)
  b handlerIRQ
 c0007f4:	ea000041 	b	c000900 <handlerIRQ>
  b handlerFIQ
 c0007f8:	ea000046 	b	c000918 <handlerFIQ>

/*
** Tabla de vectores de IRQ: saltos a los prologos de cada RTI
*/
  b handlerUSB         /* EINT0 */
 c0007fc:	ea00004b 	b	c000930 <handlerUSB>
  b handlerKEYPAD      /* EINT1 */
 c000800:	ea000050 	b	c000948 <handlerKEYPAD>
  b handlerTS          /* EINT2 */
 c000804:	ea000055 	b	c000960 <handlerTS>
  b handlerETHERNET    /* EINT3 */
 c000808:	ea00005a 	b	c000978 <handlerETHERNET>
  b handlerPB          /* EINT4567 */
 c00080c:	ea00005f 	b	c000990 <handlerPB>
  b handlerTICK
 c000810:	ea000064 	b	c0009a8 <handlerTICK>
  nop                  /* Reservado */
 c000814:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000818:	e1a00000 	nop			; (mov r0, r0)
  b handlerZDMA0
 c00081c:	ea000067 	b	c0009c0 <handlerZDMA0>
  b handlerZDMA1
 c000820:	ea00006c 	b	c0009d8 <handlerZDMA1>
  b handlerBDMA0
 c000824:	ea000071 	b	c0009f0 <handlerBDMA0>
  b handlerBDMA1
 c000828:	ea000076 	b	c000a08 <handlerBDMA1>
  b handlerWDT
 c00082c:	ea00007b 	b	c000a20 <handlerWDT>
  b handlerUERR01
 c000830:	ea000080 	b	c000a38 <handlerUERR01>
  nop                  /* Reservado */
 c000834:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000838:	e1a00000 	nop			; (mov r0, r0)
  b handlerTIMER0
 c00083c:	ea000083 	b	c000a50 <handlerTIMER0>
  b handlerTIMER1
 c000840:	ea000088 	b	c000a68 <handlerTIMER1>
  b handlerTIMER2
 c000844:	ea00008d 	b	c000a80 <handlerTIMER2>
  b handlerTIMER3
 c000848:	ea000092 	b	c000a98 <handlerTIMER3>
  b handlerTIMER4
 c00084c:	ea000097 	b	c000ab0 <handlerTIMER4>
  b handlerTIMER5
 c000850:	ea00009c 	b	c000ac8 <handlerTIMER5>
  nop                  /* Reservado */
 c000854:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000858:	e1a00000 	nop			; (mov r0, r0)
  b handlerURXD0
 c00085c:	ea00009f 	b	c000ae0 <handlerURXD0>
  b handlerURXD1
 c000860:	ea0000a4 	b	c000af8 <handlerURXD1>
  b handlerIIC
 c000864:	ea0000a9 	b	c000b10 <handlerIIC>
  b handlerSIO
 c000868:	ea0000ae 	b	c000b28 <handlerSIO>
  b handlerUTXD0
 c00086c:	ea0000b3 	b	c000b40 <handlerUTXD0>
  b handlerUTXD1
 c000870:	ea0000b8 	b	c000b58 <handlerUTXD1>
  nop                  /* Reservado */
 c000874:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000878:	e1a00000 	nop			; (mov r0, r0)
  b handlerRTC
 c00087c:	ea0000bb 	b	c000b70 <handlerRTC>
  nop                  /* Reservado */
 c000880:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000884:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000888:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c00088c:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000890:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000894:	e1a00000 	nop			; (mov r0, r0)
  nop                  /* Reservado */
 c000898:	e1a00000 	nop			; (mov r0, r0)
  b handlerADC
 c00089c:	ea0000b9 	b	c000b88 <handlerADC>

0c0008a0 <handlerUndef>:

/*
** Prologos de RTE
*/
  handlerUndef:    HANDLER pISR_UNDEF
 c0008a0:	e24dd004 	sub	sp, sp, #4
 c0008a4:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0008a8:	e59f03f0 	ldr	r0, [pc, #1008]	; c000ca0 <memconf+0x34>
 c0008ac:	e5900000 	ldr	r0, [r0]
 c0008b0:	e58d0004 	str	r0, [sp, #4]
 c0008b4:	e8bd8001 	pop	{r0, pc}

0c0008b8 <handlerSWI>:
  handlerSWI:      HANDLER pISR_SWI
 c0008b8:	e24dd004 	sub	sp, sp, #4
 c0008bc:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0008c0:	e59f03dc 	ldr	r0, [pc, #988]	; c000ca4 <memconf+0x38>
 c0008c4:	e5900000 	ldr	r0, [r0]
 c0008c8:	e58d0004 	str	r0, [sp, #4]
 c0008cc:	e8bd8001 	pop	{r0, pc}

0c0008d0 <handlerPabort>:
  handlerPabort:   HANDLER pISR_PABORT
 c0008d0:	e24dd004 	sub	sp, sp, #4
 c0008d4:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0008d8:	e59f03c8 	ldr	r0, [pc, #968]	; c000ca8 <memconf+0x3c>
 c0008dc:	e5900000 	ldr	r0, [r0]
 c0008e0:	e58d0004 	str	r0, [sp, #4]
 c0008e4:	e8bd8001 	pop	{r0, pc}

0c0008e8 <handlerDabort>:
  handlerDabort:   HANDLER pISR_DABORT
 c0008e8:	e24dd004 	sub	sp, sp, #4
 c0008ec:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0008f0:	e59f03b4 	ldr	r0, [pc, #948]	; c000cac <memconf+0x40>
 c0008f4:	e5900000 	ldr	r0, [r0]
 c0008f8:	e58d0004 	str	r0, [sp, #4]
 c0008fc:	e8bd8001 	pop	{r0, pc}

0c000900 <handlerIRQ>:
  handlerIRQ:      HANDLER pISR_IRQ
 c000900:	e24dd004 	sub	sp, sp, #4
 c000904:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000908:	e59f03a0 	ldr	r0, [pc, #928]	; c000cb0 <memconf+0x44>
 c00090c:	e5900000 	ldr	r0, [r0]
 c000910:	e58d0004 	str	r0, [sp, #4]
 c000914:	e8bd8001 	pop	{r0, pc}

0c000918 <handlerFIQ>:
  handlerFIQ:      HANDLER pISR_FIQ
 c000918:	e24dd004 	sub	sp, sp, #4
 c00091c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000920:	e59f038c 	ldr	r0, [pc, #908]	; c000cb4 <memconf+0x48>
 c000924:	e5900000 	ldr	r0, [r0]
 c000928:	e58d0004 	str	r0, [sp, #4]
 c00092c:	e8bd8001 	pop	{r0, pc}

0c000930 <handlerUSB>:

/*
** Prologos de RTI
*/
  handlerUSB:      HANDLER pISR_USB      /* EINT0 */
 c000930:	e24dd004 	sub	sp, sp, #4
 c000934:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000938:	e59f0378 	ldr	r0, [pc, #888]	; c000cb8 <memconf+0x4c>
 c00093c:	e5900000 	ldr	r0, [r0]
 c000940:	e58d0004 	str	r0, [sp, #4]
 c000944:	e8bd8001 	pop	{r0, pc}

0c000948 <handlerKEYPAD>:
  handlerKEYPAD:   HANDLER pISR_KEYPAD   /* EINT1 */
 c000948:	e24dd004 	sub	sp, sp, #4
 c00094c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000950:	e59f0364 	ldr	r0, [pc, #868]	; c000cbc <memconf+0x50>
 c000954:	e5900000 	ldr	r0, [r0]
 c000958:	e58d0004 	str	r0, [sp, #4]
 c00095c:	e8bd8001 	pop	{r0, pc}

0c000960 <handlerTS>:
  handlerTS:       HANDLER pISR_TS       /* EINT2 */
 c000960:	e24dd004 	sub	sp, sp, #4
 c000964:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000968:	e59f0350 	ldr	r0, [pc, #848]	; c000cc0 <memconf+0x54>
 c00096c:	e5900000 	ldr	r0, [r0]
 c000970:	e58d0004 	str	r0, [sp, #4]
 c000974:	e8bd8001 	pop	{r0, pc}

0c000978 <handlerETHERNET>:
  handlerETHERNET: HANDLER pISR_ETHERNET /* EINT3 */
 c000978:	e24dd004 	sub	sp, sp, #4
 c00097c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000980:	e59f033c 	ldr	r0, [pc, #828]	; c000cc4 <memconf+0x58>
 c000984:	e5900000 	ldr	r0, [r0]
 c000988:	e58d0004 	str	r0, [sp, #4]
 c00098c:	e8bd8001 	pop	{r0, pc}

0c000990 <handlerPB>:
  handlerPB:       HANDLER pISR_PB       /* EINT4567 */
 c000990:	e24dd004 	sub	sp, sp, #4
 c000994:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000998:	e59f0328 	ldr	r0, [pc, #808]	; c000cc8 <memconf+0x5c>
 c00099c:	e5900000 	ldr	r0, [r0]
 c0009a0:	e58d0004 	str	r0, [sp, #4]
 c0009a4:	e8bd8001 	pop	{r0, pc}

0c0009a8 <handlerTICK>:
  handlerTICK:     HANDLER pISR_TICK
 c0009a8:	e24dd004 	sub	sp, sp, #4
 c0009ac:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0009b0:	e59f0314 	ldr	r0, [pc, #788]	; c000ccc <memconf+0x60>
 c0009b4:	e5900000 	ldr	r0, [r0]
 c0009b8:	e58d0004 	str	r0, [sp, #4]
 c0009bc:	e8bd8001 	pop	{r0, pc}

0c0009c0 <handlerZDMA0>:
  handlerZDMA0:    HANDLER pISR_ZDMA0
 c0009c0:	e24dd004 	sub	sp, sp, #4
 c0009c4:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0009c8:	e59f0300 	ldr	r0, [pc, #768]	; c000cd0 <memconf+0x64>
 c0009cc:	e5900000 	ldr	r0, [r0]
 c0009d0:	e58d0004 	str	r0, [sp, #4]
 c0009d4:	e8bd8001 	pop	{r0, pc}

0c0009d8 <handlerZDMA1>:
  handlerZDMA1:    HANDLER pISR_ZDMA1
 c0009d8:	e24dd004 	sub	sp, sp, #4
 c0009dc:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0009e0:	e59f02ec 	ldr	r0, [pc, #748]	; c000cd4 <memconf+0x68>
 c0009e4:	e5900000 	ldr	r0, [r0]
 c0009e8:	e58d0004 	str	r0, [sp, #4]
 c0009ec:	e8bd8001 	pop	{r0, pc}

0c0009f0 <handlerBDMA0>:
  handlerBDMA0:    HANDLER pISR_BDMA0
 c0009f0:	e24dd004 	sub	sp, sp, #4
 c0009f4:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c0009f8:	e59f02d8 	ldr	r0, [pc, #728]	; c000cd8 <memconf+0x6c>
 c0009fc:	e5900000 	ldr	r0, [r0]
 c000a00:	e58d0004 	str	r0, [sp, #4]
 c000a04:	e8bd8001 	pop	{r0, pc}

0c000a08 <handlerBDMA1>:
  handlerBDMA1:    HANDLER pISR_BDMA1
 c000a08:	e24dd004 	sub	sp, sp, #4
 c000a0c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000a10:	e59f02c4 	ldr	r0, [pc, #708]	; c000cdc <memconf+0x70>
 c000a14:	e5900000 	ldr	r0, [r0]
 c000a18:	e58d0004 	str	r0, [sp, #4]
 c000a1c:	e8bd8001 	pop	{r0, pc}

0c000a20 <handlerWDT>:
  handlerWDT:      HANDLER pISR_WDT
 c000a20:	e24dd004 	sub	sp, sp, #4
 c000a24:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000a28:	e59f02b0 	ldr	r0, [pc, #688]	; c000ce0 <memconf+0x74>
 c000a2c:	e5900000 	ldr	r0, [r0]
 c000a30:	e58d0004 	str	r0, [sp, #4]
 c000a34:	e8bd8001 	pop	{r0, pc}

0c000a38 <handlerUERR01>:
  handlerUERR01:   HANDLER pISR_UERR01
 c000a38:	e24dd004 	sub	sp, sp, #4
 c000a3c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000a40:	e59f029c 	ldr	r0, [pc, #668]	; c000ce4 <memconf+0x78>
 c000a44:	e5900000 	ldr	r0, [r0]
 c000a48:	e58d0004 	str	r0, [sp, #4]
 c000a4c:	e8bd8001 	pop	{r0, pc}

0c000a50 <handlerTIMER0>:
  handlerTIMER0:   HANDLER pISR_TIMER0
 c000a50:	e24dd004 	sub	sp, sp, #4
 c000a54:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000a58:	e59f0288 	ldr	r0, [pc, #648]	; c000ce8 <memconf+0x7c>
 c000a5c:	e5900000 	ldr	r0, [r0]
 c000a60:	e58d0004 	str	r0, [sp, #4]
 c000a64:	e8bd8001 	pop	{r0, pc}

0c000a68 <handlerTIMER1>:
  handlerTIMER1:   HANDLER pISR_TIMER1
 c000a68:	e24dd004 	sub	sp, sp, #4
 c000a6c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000a70:	e59f0274 	ldr	r0, [pc, #628]	; c000cec <memconf+0x80>
 c000a74:	e5900000 	ldr	r0, [r0]
 c000a78:	e58d0004 	str	r0, [sp, #4]
 c000a7c:	e8bd8001 	pop	{r0, pc}

0c000a80 <handlerTIMER2>:
  handlerTIMER2:   HANDLER pISR_TIMER2
 c000a80:	e24dd004 	sub	sp, sp, #4
 c000a84:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000a88:	e59f0260 	ldr	r0, [pc, #608]	; c000cf0 <memconf+0x84>
 c000a8c:	e5900000 	ldr	r0, [r0]
 c000a90:	e58d0004 	str	r0, [sp, #4]
 c000a94:	e8bd8001 	pop	{r0, pc}

0c000a98 <handlerTIMER3>:
  handlerTIMER3:   HANDLER pISR_TIMER3
 c000a98:	e24dd004 	sub	sp, sp, #4
 c000a9c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000aa0:	e59f024c 	ldr	r0, [pc, #588]	; c000cf4 <memconf+0x88>
 c000aa4:	e5900000 	ldr	r0, [r0]
 c000aa8:	e58d0004 	str	r0, [sp, #4]
 c000aac:	e8bd8001 	pop	{r0, pc}

0c000ab0 <handlerTIMER4>:
  handlerTIMER4:   HANDLER pISR_TIMER4
 c000ab0:	e24dd004 	sub	sp, sp, #4
 c000ab4:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000ab8:	e59f0238 	ldr	r0, [pc, #568]	; c000cf8 <memconf+0x8c>
 c000abc:	e5900000 	ldr	r0, [r0]
 c000ac0:	e58d0004 	str	r0, [sp, #4]
 c000ac4:	e8bd8001 	pop	{r0, pc}

0c000ac8 <handlerTIMER5>:
  handlerTIMER5:   HANDLER pISR_TIMER5
 c000ac8:	e24dd004 	sub	sp, sp, #4
 c000acc:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000ad0:	e59f0224 	ldr	r0, [pc, #548]	; c000cfc <memconf+0x90>
 c000ad4:	e5900000 	ldr	r0, [r0]
 c000ad8:	e58d0004 	str	r0, [sp, #4]
 c000adc:	e8bd8001 	pop	{r0, pc}

0c000ae0 <handlerURXD0>:
  handlerURXD0:    HANDLER pISR_URXD0
 c000ae0:	e24dd004 	sub	sp, sp, #4
 c000ae4:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000ae8:	e59f0210 	ldr	r0, [pc, #528]	; c000d00 <memconf+0x94>
 c000aec:	e5900000 	ldr	r0, [r0]
 c000af0:	e58d0004 	str	r0, [sp, #4]
 c000af4:	e8bd8001 	pop	{r0, pc}

0c000af8 <handlerURXD1>:
  handlerURXD1:    HANDLER pISR_URXD1
 c000af8:	e24dd004 	sub	sp, sp, #4
 c000afc:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000b00:	e59f01fc 	ldr	r0, [pc, #508]	; c000d04 <memconf+0x98>
 c000b04:	e5900000 	ldr	r0, [r0]
 c000b08:	e58d0004 	str	r0, [sp, #4]
 c000b0c:	e8bd8001 	pop	{r0, pc}

0c000b10 <handlerIIC>:
  handlerIIC:      HANDLER pISR_IIC
 c000b10:	e24dd004 	sub	sp, sp, #4
 c000b14:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000b18:	e59f01e8 	ldr	r0, [pc, #488]	; c000d08 <memconf+0x9c>
 c000b1c:	e5900000 	ldr	r0, [r0]
 c000b20:	e58d0004 	str	r0, [sp, #4]
 c000b24:	e8bd8001 	pop	{r0, pc}

0c000b28 <handlerSIO>:
  handlerSIO:      HANDLER pISR_SIO
 c000b28:	e24dd004 	sub	sp, sp, #4
 c000b2c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000b30:	e59f01d4 	ldr	r0, [pc, #468]	; c000d0c <memconf+0xa0>
 c000b34:	e5900000 	ldr	r0, [r0]
 c000b38:	e58d0004 	str	r0, [sp, #4]
 c000b3c:	e8bd8001 	pop	{r0, pc}

0c000b40 <handlerUTXD0>:
  handlerUTXD0:    HANDLER pISR_UTXD0
 c000b40:	e24dd004 	sub	sp, sp, #4
 c000b44:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000b48:	e59f01c0 	ldr	r0, [pc, #448]	; c000d10 <memconf+0xa4>
 c000b4c:	e5900000 	ldr	r0, [r0]
 c000b50:	e58d0004 	str	r0, [sp, #4]
 c000b54:	e8bd8001 	pop	{r0, pc}

0c000b58 <handlerUTXD1>:
  handlerUTXD1:    HANDLER pISR_UTXD1
 c000b58:	e24dd004 	sub	sp, sp, #4
 c000b5c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000b60:	e59f01ac 	ldr	r0, [pc, #428]	; c000d14 <memconf+0xa8>
 c000b64:	e5900000 	ldr	r0, [r0]
 c000b68:	e58d0004 	str	r0, [sp, #4]
 c000b6c:	e8bd8001 	pop	{r0, pc}

0c000b70 <handlerRTC>:
  handlerRTC:      HANDLER pISR_RTC
 c000b70:	e24dd004 	sub	sp, sp, #4
 c000b74:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000b78:	e59f0198 	ldr	r0, [pc, #408]	; c000d18 <memconf+0xac>
 c000b7c:	e5900000 	ldr	r0, [r0]
 c000b80:	e58d0004 	str	r0, [sp, #4]
 c000b84:	e8bd8001 	pop	{r0, pc}

0c000b88 <handlerADC>:
  handlerADC:      HANDLER pISR_ADC
 c000b88:	e24dd004 	sub	sp, sp, #4
 c000b8c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
 c000b90:	e59f0184 	ldr	r0, [pc, #388]	; c000d1c <memconf+0xb0>
 c000b94:	e5900000 	ldr	r0, [r0]
 c000b98:	e58d0004 	str	r0, [sp, #4]
 c000b9c:	e8bd8001 	pop	{r0, pc}

0c000ba0 <bootloader>:
**   El bootloader esta ejecutandose desde ROM a 8 MHz
*/
bootloader:

  /* Deshabilita el watchdog */
  ldr r0, =WTCON
 c000ba0:	e59f0178 	ldr	r0, [pc, #376]	; c000d20 <memconf+0xb4>
  ldr r1, =0x0
 c000ba4:	e3a01000 	mov	r1, #0
  str r1, [r0]
 c000ba8:	e5801000 	str	r1, [r0]

  /* Configuracion del gestor de reloj */
  ldr r0, =LOCKTIME   /*  estabilización del PLL = 512 us */
 c000bac:	e59f0170 	ldr	r0, [pc, #368]	; c000d24 <memconf+0xb8>
  ldr r1, =0xfff
 c000bb0:	e59f1170 	ldr	r1, [pc, #368]	; c000d28 <memconf+0xbc>
  str r1, [r0]
 c000bb4:	e5801000 	str	r1, [r0]
  ldr r0, =PLLCON     /* MCLK = 64 MHz */
 c000bb8:	e3a00776 	mov	r0, #30932992	; 0x1d80000
  ldr r1, =0x38021
 c000bbc:	e59f1168 	ldr	r1, [pc, #360]	; c000d2c <memconf+0xc0>
  str r1, [r0]
 c000bc0:	e5801000 	str	r1, [r0]
  ldr r0, =CLKSLOW    /* MCLK_SLOW = 500 KHz */
 c000bc4:	e59f0164 	ldr	r0, [pc, #356]	; c000d30 <memconf+0xc4>
  ldr r1, =0x8
 c000bc8:	e3a01008 	mov	r1, #8
  str r1, [r0]
 c000bcc:	e5801000 	str	r1, [r0]
  ldr r0, =CLKCON     /* modo NORMAL y reloj distribuido a todos los controladores */
 c000bd0:	e59f015c 	ldr	r0, [pc, #348]	; c000d34 <memconf+0xc8>
  ldr r1, =0x7ff8
 c000bd4:	e59f115c 	ldr	r1, [pc, #348]	; c000d38 <memconf+0xcc>
  str r1, [r0]
 c000bd8:	e5801000 	str	r1, [r0]

  /* Configuracion del gestor de memoria */
  ldr   r0, =memconf
 c000bdc:	e59f0158 	ldr	r0, [pc, #344]	; c000d3c <memconf+0xd0>
  ldr   r1, =_image_start
 c000be0:	e59f1158 	ldr	r1, [pc, #344]	; c000d40 <memconf+0xd4>
  sub   r0, r0, r1         /* corrige la diferencia existente entre la dirección en ROM y la direccion indicada en el linker script */
 c000be4:	e0400001 	sub	r0, r0, r1
  ldmia r0, {r1-r13}       /* El controlador se programa usando ldmia/stmia según lo indicado por el fabricante */
 c000be8:	e8903ffe 	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
  ldr   r0, =BWSCON
 c000bec:	e3a00772 	mov	r0, #29884416	; 0x1c80000
  stmia r0, {r1-r13}
 c000bf0:	e8803ffe 	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}

  /* Copia en RAM la imagen del programa cargado en ROM a partir de la dirección indicada en el linker script */
  ldr   r0, =ROM_START_ADDRESS
 c000bf4:	e3a00000 	mov	r0, #0
  ldr   r1, =_image_start
 c000bf8:	e59f1140 	ldr	r1, [pc, #320]	; c000d40 <memconf+0xd4>
  ldr   r2, =_image_end
 c000bfc:	e59f2140 	ldr	r2, [pc, #320]	; c000d44 <memconf+0xd8>

0c000c00 <remap_loop>:
remap_loop:
  cmp   r1, r2
 c000c00:	e1510002 	cmp	r1, r2
  ldrcc r3, [r0], #4    /* Lee una palabra de la ROM (post-incrementando indice)    */
 c000c04:	34903004 	ldrcc	r3, [r0], #4
  strcc r3, [r1], #4    /* Escribe la palabra en la RAM (post-incrementando indice) */
 c000c08:	34813004 	strcc	r3, [r1], #4
  bcc   remap_loop
 c000c0c:	3afffffb 	bcc	c000c00 <remap_loop>

  ldr pc, =ram_exec     /* A partir de este punto el bootoloader pasa a ejecutarse desde RAM   */
 c000c10:	e59ff130 	ldr	pc, [pc, #304]	; c000d48 <memconf+0xdc>

0c000c14 <ram_exec>:
                        /* La dirección absoluta a la que se corresponde la etiqueta apunta a RAM */

ram_exec:

  /* Inicializacion de los SP correspondiente a los modos de ejecución privilegiados */
  mrs r0, cpsr
 c000c14:	e10f0000 	mrs	r0, CPSR
  bic r0, r0, #0x1f
 c000c18:	e3c0001f 	bic	r0, r0, #31

  orr r1, r0, #UNDMODE  /* desde modo SVC cambia a modo UND e inicializa el SP_und */
 c000c1c:	e380101b 	orr	r1, r0, #27
  msr cpsr_c, r1
 c000c20:	e121f001 	msr	CPSR_c, r1
  ldr sp, =UNDSTACK
 c000c24:	e59fd120 	ldr	sp, [pc, #288]	; c000d4c <memconf+0xe0>

  orr r1, r0, #ABTMODE  /* desde modo UND cambia a modo ABT e inicializa el SP_abt */
 c000c28:	e3801017 	orr	r1, r0, #23
  msr cpsr_c, r1
 c000c2c:	e121f001 	msr	CPSR_c, r1
  ldr sp, =ABTSTACK
 c000c30:	e59fd118 	ldr	sp, [pc, #280]	; c000d50 <memconf+0xe4>

  orr r1, r0, #IRQMODE  /* desde modo ABT cambia a modo IRQ e inicializa el SP_abt */
 c000c34:	e3801012 	orr	r1, r0, #18
  msr cpsr_c, r1
 c000c38:	e121f001 	msr	CPSR_c, r1
  ldr sp, =IRQSTACK
 c000c3c:	e59fd110 	ldr	sp, [pc, #272]	; c000d54 <memconf+0xe8>

  orr r1, r0, #FIQMODE  /* desde modo IRQ cambia a modo FIQ e inicializa el SP_fiq */
 c000c40:	e3801011 	orr	r1, r0, #17
  msr cpsr_c, r1
 c000c44:	e121f001 	msr	CPSR_c, r1
  ldr sp, =FIQSTACK
 c000c48:	e59fd108 	ldr	sp, [pc, #264]	; c000d58 <memconf+0xec>

  orr r1, r0, #SVCMODE  /* desde modo FIQ cambia a modo SVC e inicializa el SP_svc */
 c000c4c:	e3801013 	orr	r1, r0, #19
  msr cpsr_c, r1
 c000c50:	e121f001 	msr	CPSR_c, r1
  ldr sp, =SVCSTACK
 c000c54:	e59fd100 	ldr	sp, [pc, #256]	; c000d5c <memconf+0xf0>

  /* Habilita las líneas IRQ/FIQ permaneciendo en modo SVC */
  mrs  r0, cpsr
 c000c58:	e10f0000 	mrs	r0, CPSR
  bic  r0, r0, #0xc0
 c000c5c:	e3c000c0 	bic	r0, r0, #192	; 0xc0
  msr  cpsr_c, r0
 c000c60:	e121f000 	msr	CPSR_c, r0

  /* El bootloader cede el control al programa principal en C */
  bl  main
 c000c64:	eb0005bf 	bl	c002368 <main>
  b   .                 /* si retorna de main, ejecuta un bucle infinito */
 c000c68:	eafffffe 	b	c000c68 <ram_exec+0x54>

0c000c6c <memconf>:
 c000c6c:	01000000 	.word	0x01000000
 c000c70:	00000400 	.word	0x00000400
 c000c74:	00007ffc 	.word	0x00007ffc
 c000c78:	00000000 	.word	0x00000000
 c000c7c:	00007ffc 	.word	0x00007ffc
	...
 c000c88:	00018000 	.word	0x00018000
 c000c8c:	00000000 	.word	0x00000000
 c000c90:	0086041b 	.word	0x0086041b
 c000c94:	00000016 	.word	0x00000016
 c000c98:	00000020 	.word	0x00000020
 c000c9c:	00000000 	.word	0x00000000
 c000ca0:	0c7fff04 	.word	0x0c7fff04
 c000ca4:	0c7fff08 	.word	0x0c7fff08
 c000ca8:	0c7fff0c 	.word	0x0c7fff0c
 c000cac:	0c7fff10 	.word	0x0c7fff10
 c000cb0:	0c7fff18 	.word	0x0c7fff18
 c000cb4:	0c7fff1c 	.word	0x0c7fff1c
 c000cb8:	0c7fff84 	.word	0x0c7fff84
 c000cbc:	0c7fff80 	.word	0x0c7fff80
 c000cc0:	0c7fff7c 	.word	0x0c7fff7c
 c000cc4:	0c7fff78 	.word	0x0c7fff78
 c000cc8:	0c7fff74 	.word	0x0c7fff74
 c000ccc:	0c7fff70 	.word	0x0c7fff70
 c000cd0:	0c7fff6c 	.word	0x0c7fff6c
 c000cd4:	0c7fff68 	.word	0x0c7fff68
 c000cd8:	0c7fff64 	.word	0x0c7fff64
 c000cdc:	0c7fff60 	.word	0x0c7fff60
 c000ce0:	0c7fff5c 	.word	0x0c7fff5c
 c000ce4:	0c7fff58 	.word	0x0c7fff58
 c000ce8:	0c7fff54 	.word	0x0c7fff54
 c000cec:	0c7fff50 	.word	0x0c7fff50
 c000cf0:	0c7fff4c 	.word	0x0c7fff4c
 c000cf4:	0c7fff48 	.word	0x0c7fff48
 c000cf8:	0c7fff44 	.word	0x0c7fff44
 c000cfc:	0c7fff40 	.word	0x0c7fff40
 c000d00:	0c7fff3c 	.word	0x0c7fff3c
 c000d04:	0c7fff38 	.word	0x0c7fff38
 c000d08:	0c7fff34 	.word	0x0c7fff34
 c000d0c:	0c7fff30 	.word	0x0c7fff30
 c000d10:	0c7fff2c 	.word	0x0c7fff2c
 c000d14:	0c7fff28 	.word	0x0c7fff28
 c000d18:	0c7fff24 	.word	0x0c7fff24
 c000d1c:	0c7fff20 	.word	0x0c7fff20
 c000d20:	01d30000 	.word	0x01d30000
 c000d24:	01d8000c 	.word	0x01d8000c
 c000d28:	00000fff 	.word	0x00000fff
 c000d2c:	00038021 	.word	0x00038021
 c000d30:	01d80008 	.word	0x01d80008
 c000d34:	01d80004 	.word	0x01d80004
 c000d38:	00007ff8 	.word	0x00007ff8
 c000d3c:	0c000c6c 	.word	0x0c000c6c
 c000d40:	0c000000 	.word	0x0c000000
 c000d44:	0c0041dc 	.word	0x0c0041dc
 c000d48:	0c000c14 	.word	0x0c000c14
 c000d4c:	0c7ff200 	.word	0x0c7ff200
 c000d50:	0c7ff300 	.word	0x0c7ff300
 c000d54:	0c7ff400 	.word	0x0c7ff400
 c000d58:	0c7ff500 	.word	0x0c7ff500
 c000d5c:	0c7ff100 	.word	0x0c7ff100

0c000d60 <read_button>:
#include "button.h"
#include "leds.h"
#include "gpio.h"

unsigned int read_button(void)
{
 c000d60:	e1a0c00d 	mov	ip, sp
 c000d64:	e92dd800 	push	{fp, ip, lr, pc}
 c000d68:	e24cb004 	sub	fp, ip, #4
 c000d6c:	e24dd008 	sub	sp, sp, #8
	unsigned int buttons = 0;
 c000d70:	e3a03000 	mov	r3, #0
 c000d74:	e50b3010 	str	r3, [fp, #-16]
	//pines 6 y 7 del puerto G (portG_read) debemos devolver un valor (buttons)
	//en el que el bit 0 (el menos significativo) representa el estado del botÃ³n
	//del pin 6 y el bit 1 representa el estado del botÃ³n del pin 7 (a 1 si
	//estÃ¡n pulsados a 0 si no lo estÃ¡n).

	portG_read(6, &val);
 c000d78:	e24b3011 	sub	r3, fp, #17
 c000d7c:	e3a00006 	mov	r0, #6
 c000d80:	e1a01003 	mov	r1, r3
 c000d84:	eb0001d7 	bl	c0014e8 <portG_read>
	if(!val)
 c000d88:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c000d8c:	e3530000 	cmp	r3, #0
 c000d90:	1a000002 	bne	c000da0 <read_button+0x40>
		buttons |= BUT1;
 c000d94:	e51b3010 	ldr	r3, [fp, #-16]
 c000d98:	e3833001 	orr	r3, r3, #1
 c000d9c:	e50b3010 	str	r3, [fp, #-16]

	portG_read(7, &val);
 c000da0:	e24b3011 	sub	r3, fp, #17
 c000da4:	e3a00007 	mov	r0, #7
 c000da8:	e1a01003 	mov	r1, r3
 c000dac:	eb0001cd 	bl	c0014e8 <portG_read>
	if(!val)
 c000db0:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c000db4:	e3530000 	cmp	r3, #0
 c000db8:	1a000002 	bne	c000dc8 <read_button+0x68>
		buttons |= BUT2;
 c000dbc:	e51b3010 	ldr	r3, [fp, #-16]
 c000dc0:	e3833002 	orr	r3, r3, #2
 c000dc4:	e50b3010 	str	r3, [fp, #-16]

	return buttons;
 c000dc8:	e51b3010 	ldr	r3, [fp, #-16]
}
 c000dcc:	e1a00003 	mov	r0, r3
 c000dd0:	e24bd00c 	sub	sp, fp, #12
 c000dd4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000dd8:	e12fff1e 	bx	lr

0c000ddc <portB_conf>:
#include "gpio.h"

/* Port B interface implementation */

int portB_conf(int pin, enum port_mode mode)
{
 c000ddc:	e1a0c00d 	mov	ip, sp
 c000de0:	e92dd800 	push	{fp, ip, lr, pc}
 c000de4:	e24cb004 	sub	fp, ip, #4
 c000de8:	e24dd010 	sub	sp, sp, #16
 c000dec:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
 c000df0:	e1a03001 	mov	r3, r1
 c000df4:	e54b3019 	strb	r3, [fp, #-25]	; 0xffffffe7
	int ret = 0;
 c000df8:	e3a03000 	mov	r3, #0
 c000dfc:	e50b3010 	str	r3, [fp, #-16]
	if (pin < 0 || pin > 10)
 c000e00:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c000e04:	e3530000 	cmp	r3, #0
 c000e08:	ba000002 	blt	c000e18 <portB_conf+0x3c>
 c000e0c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c000e10:	e353000a 	cmp	r3, #10
 c000e14:	da000001 	ble	c000e20 <portB_conf+0x44>
		return -1; // indica error
 c000e18:	e3e03000 	mvn	r3, #0
 c000e1c:	ea00001b 	b	c000e90 <portB_conf+0xb4>

	if (mode == SIGOUT)
 c000e20:	e55b3019 	ldrb	r3, [fp, #-25]	; 0xffffffe7
 c000e24:	e3530002 	cmp	r3, #2
 c000e28:	1a000008 	bne	c000e50 <portB_conf+0x74>
		// COMPLETAR: poner en rPCONB el bit indicado por pin a 1 para que por
		// dicho pin en el puerto B salga la seÃ±al correspondiente del
		// controlador de memoria
		rPCONB |= 1 << pin;
 c000e2c:	e59f306c 	ldr	r3, [pc, #108]	; c000ea0 <portB_conf+0xc4>
 c000e30:	e59f2068 	ldr	r2, [pc, #104]	; c000ea0 <portB_conf+0xc4>
 c000e34:	e5921000 	ldr	r1, [r2]
 c000e38:	e3a00001 	mov	r0, #1
 c000e3c:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c000e40:	e1a02210 	lsl	r2, r0, r2
 c000e44:	e1812002 	orr	r2, r1, r2
 c000e48:	e5832000 	str	r2, [r3]
 c000e4c:	ea00000e 	b	c000e8c <portB_conf+0xb0>
	else if (mode == OUTPUT)
 c000e50:	e55b3019 	ldrb	r3, [fp, #-25]	; 0xffffffe7
 c000e54:	e3530001 	cmp	r3, #1
 c000e58:	1a000009 	bne	c000e84 <portB_conf+0xa8>
		// COMPLETAR: poner en rPCONB el bit indicado por pin a 0 para que dicho
		// pin sea un pin de salida
		rPCONB &= ~(1 << pin);
 c000e5c:	e59f303c 	ldr	r3, [pc, #60]	; c000ea0 <portB_conf+0xc4>
 c000e60:	e59f2038 	ldr	r2, [pc, #56]	; c000ea0 <portB_conf+0xc4>
 c000e64:	e5921000 	ldr	r1, [r2]
 c000e68:	e3a00001 	mov	r0, #1
 c000e6c:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c000e70:	e1a02210 	lsl	r2, r0, r2
 c000e74:	e1e02002 	mvn	r2, r2
 c000e78:	e0012002 	and	r2, r1, r2
 c000e7c:	e5832000 	str	r2, [r3]
 c000e80:	ea000001 	b	c000e8c <portB_conf+0xb0>
	else
		ret = -1; // indica error
 c000e84:	e3e03000 	mvn	r3, #0
 c000e88:	e50b3010 	str	r3, [fp, #-16]

	return ret;
 c000e8c:	e51b3010 	ldr	r3, [fp, #-16]
}
 c000e90:	e1a00003 	mov	r0, r3
 c000e94:	e24bd00c 	sub	sp, fp, #12
 c000e98:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000e9c:	e12fff1e 	bx	lr
 c000ea0:	01d20008 	.word	0x01d20008

0c000ea4 <portB_write>:

int portB_write(int pin, enum digital val)
{
 c000ea4:	e1a0c00d 	mov	ip, sp
 c000ea8:	e92dd800 	push	{fp, ip, lr, pc}
 c000eac:	e24cb004 	sub	fp, ip, #4
 c000eb0:	e24dd008 	sub	sp, sp, #8
 c000eb4:	e50b0010 	str	r0, [fp, #-16]
 c000eb8:	e1a03001 	mov	r3, r1
 c000ebc:	e54b3011 	strb	r3, [fp, #-17]	; 0xffffffef
	if (pin < 0 || pin > 10)
 c000ec0:	e51b3010 	ldr	r3, [fp, #-16]
 c000ec4:	e3530000 	cmp	r3, #0
 c000ec8:	ba000002 	blt	c000ed8 <portB_write+0x34>
 c000ecc:	e51b3010 	ldr	r3, [fp, #-16]
 c000ed0:	e353000a 	cmp	r3, #10
 c000ed4:	da000001 	ble	c000ee0 <portB_write+0x3c>
		return -1; // indica error
 c000ed8:	e3e03000 	mvn	r3, #0
 c000edc:	ea00001a 	b	c000f4c <portB_write+0xa8>

	if (val < 0 || val > 1)
 c000ee0:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c000ee4:	e3530001 	cmp	r3, #1
 c000ee8:	9a000001 	bls	c000ef4 <portB_write+0x50>
		return -1; // indica error
 c000eec:	e3e03000 	mvn	r3, #0
 c000ef0:	ea000015 	b	c000f4c <portB_write+0xa8>

	if (val)
 c000ef4:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c000ef8:	e3530000 	cmp	r3, #0
 c000efc:	0a000008 	beq	c000f24 <portB_write+0x80>
		// COMPLETAR: poner en rPDATB el bit indicado por pin a 1
		rPDATB |= 1 << pin;
 c000f00:	e59f3054 	ldr	r3, [pc, #84]	; c000f5c <portB_write+0xb8>
 c000f04:	e59f2050 	ldr	r2, [pc, #80]	; c000f5c <portB_write+0xb8>
 c000f08:	e5921000 	ldr	r1, [r2]
 c000f0c:	e3a00001 	mov	r0, #1
 c000f10:	e51b2010 	ldr	r2, [fp, #-16]
 c000f14:	e1a02210 	lsl	r2, r0, r2
 c000f18:	e1812002 	orr	r2, r1, r2
 c000f1c:	e5832000 	str	r2, [r3]
 c000f20:	ea000008 	b	c000f48 <portB_write+0xa4>
	else
		// COMPLETAR: poner en rPDATB el bit indicado por pin a 0
		rPDATB &= ~(1 << pin);
 c000f24:	e59f3030 	ldr	r3, [pc, #48]	; c000f5c <portB_write+0xb8>
 c000f28:	e59f202c 	ldr	r2, [pc, #44]	; c000f5c <portB_write+0xb8>
 c000f2c:	e5921000 	ldr	r1, [r2]
 c000f30:	e3a00001 	mov	r0, #1
 c000f34:	e51b2010 	ldr	r2, [fp, #-16]
 c000f38:	e1a02210 	lsl	r2, r0, r2
 c000f3c:	e1e02002 	mvn	r2, r2
 c000f40:	e0012002 	and	r2, r1, r2
 c000f44:	e5832000 	str	r2, [r3]

	return 0;
 c000f48:	e3a03000 	mov	r3, #0
}
 c000f4c:	e1a00003 	mov	r0, r3
 c000f50:	e24bd00c 	sub	sp, fp, #12
 c000f54:	e89d6800 	ldm	sp, {fp, sp, lr}
 c000f58:	e12fff1e 	bx	lr
 c000f5c:	01d2000c 	.word	0x01d2000c

0c000f60 <portG_conf>:

/* Port G interface implementation */

int portG_conf(int pin, enum port_mode mode)
{
 c000f60:	e1a0c00d 	mov	ip, sp
 c000f64:	e92dd800 	push	{fp, ip, lr, pc}
 c000f68:	e24cb004 	sub	fp, ip, #4
 c000f6c:	e24dd010 	sub	sp, sp, #16
 c000f70:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
 c000f74:	e1a03001 	mov	r3, r1
 c000f78:	e54b3019 	strb	r3, [fp, #-25]	; 0xffffffe7
	int pos  = pin*2;
 c000f7c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c000f80:	e1a03083 	lsl	r3, r3, #1
 c000f84:	e50b3010 	str	r3, [fp, #-16]

	if (pin < 0 || pin > 7)
 c000f88:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c000f8c:	e3530000 	cmp	r3, #0
 c000f90:	ba000002 	blt	c000fa0 <portG_conf+0x40>
 c000f94:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c000f98:	e3530007 	cmp	r3, #7
 c000f9c:	da000001 	ble	c000fa8 <portG_conf+0x48>
		return -1; // indica error
 c000fa0:	e3e03000 	mvn	r3, #0
 c000fa4:	ea000056 	b	c001104 <portG_conf+0x1a4>

	switch (mode) {
 c000fa8:	e55b3019 	ldrb	r3, [fp, #-25]	; 0xffffffe7
 c000fac:	e3530003 	cmp	r3, #3
 c000fb0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 c000fb4:	ea00004f 	b	c0010f8 <portG_conf+0x198>
 c000fb8:	0c000fc8 	.word	0x0c000fc8
 c000fbc:	0c001018 	.word	0x0c001018
 c000fc0:	0c001064 	.word	0x0c001064
 c000fc4:	0c0010b0 	.word	0x0c0010b0
		case INPUT:
			// COMPLETAR: poner en rPCONG 00 a partir de la posiciÃ³n pos para
			// configurar como pin de entrada el pin indicado por el parÃ¡metro pin
			rPCONG &= ~(1 << pos);  	 // 0
 c000fc8:	e59f3144 	ldr	r3, [pc, #324]	; c001114 <portG_conf+0x1b4>
 c000fcc:	e59f2140 	ldr	r2, [pc, #320]	; c001114 <portG_conf+0x1b4>
 c000fd0:	e5921000 	ldr	r1, [r2]
 c000fd4:	e3a00001 	mov	r0, #1
 c000fd8:	e51b2010 	ldr	r2, [fp, #-16]
 c000fdc:	e1a02210 	lsl	r2, r0, r2
 c000fe0:	e1e02002 	mvn	r2, r2
 c000fe4:	e0012002 	and	r2, r1, r2
 c000fe8:	e5832000 	str	r2, [r3]
			rPCONG &= ~(1 << (pos + 1)); // 0
 c000fec:	e59f3120 	ldr	r3, [pc, #288]	; c001114 <portG_conf+0x1b4>
 c000ff0:	e59f211c 	ldr	r2, [pc, #284]	; c001114 <portG_conf+0x1b4>
 c000ff4:	e5921000 	ldr	r1, [r2]
 c000ff8:	e51b2010 	ldr	r2, [fp, #-16]
 c000ffc:	e2822001 	add	r2, r2, #1
 c001000:	e3a00001 	mov	r0, #1
 c001004:	e1a02210 	lsl	r2, r0, r2
 c001008:	e1e02002 	mvn	r2, r2
 c00100c:	e0012002 	and	r2, r1, r2
 c001010:	e5832000 	str	r2, [r3]
			break;
 c001014:	ea000039 	b	c001100 <portG_conf+0x1a0>
		case OUTPUT:
			// COMPLETAR: poner en rPCONG 01 a partir de la posiciÃ³n pos para
			// configurar como pin de salida el pin indicado por el parÃ¡metro pin
			rPCONG |= 1 << pos;			 // 1
 c001018:	e59f30f4 	ldr	r3, [pc, #244]	; c001114 <portG_conf+0x1b4>
 c00101c:	e59f20f0 	ldr	r2, [pc, #240]	; c001114 <portG_conf+0x1b4>
 c001020:	e5921000 	ldr	r1, [r2]
 c001024:	e3a00001 	mov	r0, #1
 c001028:	e51b2010 	ldr	r2, [fp, #-16]
 c00102c:	e1a02210 	lsl	r2, r0, r2
 c001030:	e1812002 	orr	r2, r1, r2
 c001034:	e5832000 	str	r2, [r3]
			rPCONG &= ~(1 << (pos + 1)); // 0
 c001038:	e59f30d4 	ldr	r3, [pc, #212]	; c001114 <portG_conf+0x1b4>
 c00103c:	e59f20d0 	ldr	r2, [pc, #208]	; c001114 <portG_conf+0x1b4>
 c001040:	e5921000 	ldr	r1, [r2]
 c001044:	e51b2010 	ldr	r2, [fp, #-16]
 c001048:	e2822001 	add	r2, r2, #1
 c00104c:	e3a00001 	mov	r0, #1
 c001050:	e1a02210 	lsl	r2, r0, r2
 c001054:	e1e02002 	mvn	r2, r2
 c001058:	e0012002 	and	r2, r1, r2
 c00105c:	e5832000 	str	r2, [r3]
			break;
 c001060:	ea000026 	b	c001100 <portG_conf+0x1a0>
		case SIGOUT:
			// COMPLETAR: poner en rPCONG 10 a partir de la posiciÃ³n pos para
			// que salga la seÃ±al interna correspondiente por el pin indicado
			// por el parÃ¡metro pin
			rPCONG &= ~(1 << pos); 		// 0
 c001064:	e59f30a8 	ldr	r3, [pc, #168]	; c001114 <portG_conf+0x1b4>
 c001068:	e59f20a4 	ldr	r2, [pc, #164]	; c001114 <portG_conf+0x1b4>
 c00106c:	e5921000 	ldr	r1, [r2]
 c001070:	e3a00001 	mov	r0, #1
 c001074:	e51b2010 	ldr	r2, [fp, #-16]
 c001078:	e1a02210 	lsl	r2, r0, r2
 c00107c:	e1e02002 	mvn	r2, r2
 c001080:	e0012002 	and	r2, r1, r2
 c001084:	e5832000 	str	r2, [r3]
			rPCONG |= 1 << (pos + 1);	// 1
 c001088:	e59f3084 	ldr	r3, [pc, #132]	; c001114 <portG_conf+0x1b4>
 c00108c:	e59f2080 	ldr	r2, [pc, #128]	; c001114 <portG_conf+0x1b4>
 c001090:	e5921000 	ldr	r1, [r2]
 c001094:	e51b2010 	ldr	r2, [fp, #-16]
 c001098:	e2822001 	add	r2, r2, #1
 c00109c:	e3a00001 	mov	r0, #1
 c0010a0:	e1a02210 	lsl	r2, r0, r2
 c0010a4:	e1812002 	orr	r2, r1, r2
 c0010a8:	e5832000 	str	r2, [r3]
			break;
 c0010ac:	ea000013 	b	c001100 <portG_conf+0x1a0>
		case EINT:
			// COMPLETAR: poner en rPCONG 11 a partir de la posiciÃ³n pos para
			// habilitar la generaciÃ³n de interrupciones externas por el pin
			// indicado por el parÃ¡metro pin
			rPCONG |= 1 << pos;			// 1
 c0010b0:	e59f305c 	ldr	r3, [pc, #92]	; c001114 <portG_conf+0x1b4>
 c0010b4:	e59f2058 	ldr	r2, [pc, #88]	; c001114 <portG_conf+0x1b4>
 c0010b8:	e5921000 	ldr	r1, [r2]
 c0010bc:	e3a00001 	mov	r0, #1
 c0010c0:	e51b2010 	ldr	r2, [fp, #-16]
 c0010c4:	e1a02210 	lsl	r2, r0, r2
 c0010c8:	e1812002 	orr	r2, r1, r2
 c0010cc:	e5832000 	str	r2, [r3]
			rPCONG |= 1 << (pos + 1);	// 1
 c0010d0:	e59f303c 	ldr	r3, [pc, #60]	; c001114 <portG_conf+0x1b4>
 c0010d4:	e59f2038 	ldr	r2, [pc, #56]	; c001114 <portG_conf+0x1b4>
 c0010d8:	e5921000 	ldr	r1, [r2]
 c0010dc:	e51b2010 	ldr	r2, [fp, #-16]
 c0010e0:	e2822001 	add	r2, r2, #1
 c0010e4:	e3a00001 	mov	r0, #1
 c0010e8:	e1a02210 	lsl	r2, r0, r2
 c0010ec:	e1812002 	orr	r2, r1, r2
 c0010f0:	e5832000 	str	r2, [r3]
			break;
 c0010f4:	ea000001 	b	c001100 <portG_conf+0x1a0>
		default:
			return -1;
 c0010f8:	e3e03000 	mvn	r3, #0
 c0010fc:	ea000000 	b	c001104 <portG_conf+0x1a4>
	}

	return 0;
 c001100:	e3a03000 	mov	r3, #0
}
 c001104:	e1a00003 	mov	r0, r3
 c001108:	e24bd00c 	sub	sp, fp, #12
 c00110c:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001110:	e12fff1e 	bx	lr
 c001114:	01d20040 	.word	0x01d20040

0c001118 <portG_eint_trig>:

int portG_eint_trig(int pin, enum trigger trig)
{
 c001118:	e1a0c00d 	mov	ip, sp
 c00111c:	e92dd800 	push	{fp, ip, lr, pc}
 c001120:	e24cb004 	sub	fp, ip, #4
 c001124:	e24dd010 	sub	sp, sp, #16
 c001128:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
 c00112c:	e1a03001 	mov	r3, r1
 c001130:	e54b3019 	strb	r3, [fp, #-25]	; 0xffffffe7
	int pos = pin*4;
 c001134:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001138:	e1a03103 	lsl	r3, r3, #2
 c00113c:	e50b3010 	str	r3, [fp, #-16]

	if (pin < 0 || pin > 7)
 c001140:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001144:	e3530000 	cmp	r3, #0
 c001148:	ba000002 	blt	c001158 <portG_eint_trig+0x40>
 c00114c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001150:	e3530007 	cmp	r3, #7
 c001154:	da000001 	ble	c001160 <portG_eint_trig+0x48>
		return -1;
 c001158:	e3e03000 	mvn	r3, #0
 c00115c:	ea00009c 	b	c0013d4 <portG_eint_trig+0x2bc>

switch (trig) {
 c001160:	e55b3019 	ldrb	r3, [fp, #-25]	; 0xffffffe7
 c001164:	e3530004 	cmp	r3, #4
 c001168:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 c00116c:	ea000095 	b	c0013c8 <portG_eint_trig+0x2b0>
 c001170:	0c001184 	.word	0x0c001184
 c001174:	0c0011fc 	.word	0x0c0011fc
 c001178:	0c001270 	.word	0x0c001270
 c00117c:	0c0012e4 	.word	0x0c0012e4
 c001180:	0c001358 	.word	0x0c001358
		case LLOW:
			// COMPLETAR: poner en rEXTINT a partir de la posiciÃ³n pos tres bits
			// a 000, para configurar interrupciones externas por nivel bajo
			rEXTINT &= ~(1 << pos);	 		// 0
 c001184:	e59f3258 	ldr	r3, [pc, #600]	; c0013e4 <portG_eint_trig+0x2cc>
 c001188:	e59f2254 	ldr	r2, [pc, #596]	; c0013e4 <portG_eint_trig+0x2cc>
 c00118c:	e5921000 	ldr	r1, [r2]
 c001190:	e3a00001 	mov	r0, #1
 c001194:	e51b2010 	ldr	r2, [fp, #-16]
 c001198:	e1a02210 	lsl	r2, r0, r2
 c00119c:	e1e02002 	mvn	r2, r2
 c0011a0:	e0012002 	and	r2, r1, r2
 c0011a4:	e5832000 	str	r2, [r3]
			rEXTINT &= ~(1 << (pos + 1));	// 0
 c0011a8:	e59f3234 	ldr	r3, [pc, #564]	; c0013e4 <portG_eint_trig+0x2cc>
 c0011ac:	e59f2230 	ldr	r2, [pc, #560]	; c0013e4 <portG_eint_trig+0x2cc>
 c0011b0:	e5921000 	ldr	r1, [r2]
 c0011b4:	e51b2010 	ldr	r2, [fp, #-16]
 c0011b8:	e2822001 	add	r2, r2, #1
 c0011bc:	e3a00001 	mov	r0, #1
 c0011c0:	e1a02210 	lsl	r2, r0, r2
 c0011c4:	e1e02002 	mvn	r2, r2
 c0011c8:	e0012002 	and	r2, r1, r2
 c0011cc:	e5832000 	str	r2, [r3]
			rEXTINT &= ~(1 << (pos + 2));	// 0
 c0011d0:	e59f320c 	ldr	r3, [pc, #524]	; c0013e4 <portG_eint_trig+0x2cc>
 c0011d4:	e59f2208 	ldr	r2, [pc, #520]	; c0013e4 <portG_eint_trig+0x2cc>
 c0011d8:	e5921000 	ldr	r1, [r2]
 c0011dc:	e51b2010 	ldr	r2, [fp, #-16]
 c0011e0:	e2822002 	add	r2, r2, #2
 c0011e4:	e3a00001 	mov	r0, #1
 c0011e8:	e1a02210 	lsl	r2, r0, r2
 c0011ec:	e1e02002 	mvn	r2, r2
 c0011f0:	e0012002 	and	r2, r1, r2
 c0011f4:	e5832000 	str	r2, [r3]
			break;
 c0011f8:	ea000074 	b	c0013d0 <portG_eint_trig+0x2b8>
		case LHIGH:
			// COMPLETAR: poner en rEXTINT a partir de la posiciÃ³n pos tres bits
			// a 001, para configurar interrupciones externas por nivel alto
			rEXTINT |= 1 << pos;	 		// 1
 c0011fc:	e59f31e0 	ldr	r3, [pc, #480]	; c0013e4 <portG_eint_trig+0x2cc>
 c001200:	e59f21dc 	ldr	r2, [pc, #476]	; c0013e4 <portG_eint_trig+0x2cc>
 c001204:	e5921000 	ldr	r1, [r2]
 c001208:	e3a00001 	mov	r0, #1
 c00120c:	e51b2010 	ldr	r2, [fp, #-16]
 c001210:	e1a02210 	lsl	r2, r0, r2
 c001214:	e1812002 	orr	r2, r1, r2
 c001218:	e5832000 	str	r2, [r3]
			rEXTINT &= ~(1 << (pos + 1));	// 0
 c00121c:	e59f31c0 	ldr	r3, [pc, #448]	; c0013e4 <portG_eint_trig+0x2cc>
 c001220:	e59f21bc 	ldr	r2, [pc, #444]	; c0013e4 <portG_eint_trig+0x2cc>
 c001224:	e5921000 	ldr	r1, [r2]
 c001228:	e51b2010 	ldr	r2, [fp, #-16]
 c00122c:	e2822001 	add	r2, r2, #1
 c001230:	e3a00001 	mov	r0, #1
 c001234:	e1a02210 	lsl	r2, r0, r2
 c001238:	e1e02002 	mvn	r2, r2
 c00123c:	e0012002 	and	r2, r1, r2
 c001240:	e5832000 	str	r2, [r3]
			rEXTINT &= ~(1 << (pos + 2));	// 0
 c001244:	e59f3198 	ldr	r3, [pc, #408]	; c0013e4 <portG_eint_trig+0x2cc>
 c001248:	e59f2194 	ldr	r2, [pc, #404]	; c0013e4 <portG_eint_trig+0x2cc>
 c00124c:	e5921000 	ldr	r1, [r2]
 c001250:	e51b2010 	ldr	r2, [fp, #-16]
 c001254:	e2822002 	add	r2, r2, #2
 c001258:	e3a00001 	mov	r0, #1
 c00125c:	e1a02210 	lsl	r2, r0, r2
 c001260:	e1e02002 	mvn	r2, r2
 c001264:	e0012002 	and	r2, r1, r2
 c001268:	e5832000 	str	r2, [r3]
			break;
 c00126c:	ea000057 	b	c0013d0 <portG_eint_trig+0x2b8>
		case FALLING:
			// COMPLETAR: poner en rEXTINT a partir de la posiciÃ³n pos tres bits
			// a 010, para configurar interrupciones externas por flanco de
			// bajada
			rEXTINT &= ~(1 << pos);	 		// 0
 c001270:	e59f316c 	ldr	r3, [pc, #364]	; c0013e4 <portG_eint_trig+0x2cc>
 c001274:	e59f2168 	ldr	r2, [pc, #360]	; c0013e4 <portG_eint_trig+0x2cc>
 c001278:	e5921000 	ldr	r1, [r2]
 c00127c:	e3a00001 	mov	r0, #1
 c001280:	e51b2010 	ldr	r2, [fp, #-16]
 c001284:	e1a02210 	lsl	r2, r0, r2
 c001288:	e1e02002 	mvn	r2, r2
 c00128c:	e0012002 	and	r2, r1, r2
 c001290:	e5832000 	str	r2, [r3]
			rEXTINT |= 1 << (pos + 1);	 	// 1
 c001294:	e59f3148 	ldr	r3, [pc, #328]	; c0013e4 <portG_eint_trig+0x2cc>
 c001298:	e59f2144 	ldr	r2, [pc, #324]	; c0013e4 <portG_eint_trig+0x2cc>
 c00129c:	e5921000 	ldr	r1, [r2]
 c0012a0:	e51b2010 	ldr	r2, [fp, #-16]
 c0012a4:	e2822001 	add	r2, r2, #1
 c0012a8:	e3a00001 	mov	r0, #1
 c0012ac:	e1a02210 	lsl	r2, r0, r2
 c0012b0:	e1812002 	orr	r2, r1, r2
 c0012b4:	e5832000 	str	r2, [r3]
			rEXTINT &= ~(1 << (pos + 2));	// 0
 c0012b8:	e59f3124 	ldr	r3, [pc, #292]	; c0013e4 <portG_eint_trig+0x2cc>
 c0012bc:	e59f2120 	ldr	r2, [pc, #288]	; c0013e4 <portG_eint_trig+0x2cc>
 c0012c0:	e5921000 	ldr	r1, [r2]
 c0012c4:	e51b2010 	ldr	r2, [fp, #-16]
 c0012c8:	e2822002 	add	r2, r2, #2
 c0012cc:	e3a00001 	mov	r0, #1
 c0012d0:	e1a02210 	lsl	r2, r0, r2
 c0012d4:	e1e02002 	mvn	r2, r2
 c0012d8:	e0012002 	and	r2, r1, r2
 c0012dc:	e5832000 	str	r2, [r3]
			break;
 c0012e0:	ea00003a 	b	c0013d0 <portG_eint_trig+0x2b8>
		case RISING:
			// COMPLETAR: poner en rEXTINT a partir de la posiciÃ³n pos tres bits
			// a 100, para configurar interrupciones externas por flanco de
			// subida
			rEXTINT &= ~(1 << pos);	 		// 0
 c0012e4:	e59f30f8 	ldr	r3, [pc, #248]	; c0013e4 <portG_eint_trig+0x2cc>
 c0012e8:	e59f20f4 	ldr	r2, [pc, #244]	; c0013e4 <portG_eint_trig+0x2cc>
 c0012ec:	e5921000 	ldr	r1, [r2]
 c0012f0:	e3a00001 	mov	r0, #1
 c0012f4:	e51b2010 	ldr	r2, [fp, #-16]
 c0012f8:	e1a02210 	lsl	r2, r0, r2
 c0012fc:	e1e02002 	mvn	r2, r2
 c001300:	e0012002 	and	r2, r1, r2
 c001304:	e5832000 	str	r2, [r3]
			rEXTINT &= ~(1 << (pos + 1));	// 0
 c001308:	e59f30d4 	ldr	r3, [pc, #212]	; c0013e4 <portG_eint_trig+0x2cc>
 c00130c:	e59f20d0 	ldr	r2, [pc, #208]	; c0013e4 <portG_eint_trig+0x2cc>
 c001310:	e5921000 	ldr	r1, [r2]
 c001314:	e51b2010 	ldr	r2, [fp, #-16]
 c001318:	e2822001 	add	r2, r2, #1
 c00131c:	e3a00001 	mov	r0, #1
 c001320:	e1a02210 	lsl	r2, r0, r2
 c001324:	e1e02002 	mvn	r2, r2
 c001328:	e0012002 	and	r2, r1, r2
 c00132c:	e5832000 	str	r2, [r3]
			rEXTINT |= 1 << (pos + 2);	 	// 1
 c001330:	e59f30ac 	ldr	r3, [pc, #172]	; c0013e4 <portG_eint_trig+0x2cc>
 c001334:	e59f20a8 	ldr	r2, [pc, #168]	; c0013e4 <portG_eint_trig+0x2cc>
 c001338:	e5921000 	ldr	r1, [r2]
 c00133c:	e51b2010 	ldr	r2, [fp, #-16]
 c001340:	e2822002 	add	r2, r2, #2
 c001344:	e3a00001 	mov	r0, #1
 c001348:	e1a02210 	lsl	r2, r0, r2
 c00134c:	e1812002 	orr	r2, r1, r2
 c001350:	e5832000 	str	r2, [r3]
			break;
 c001354:	ea00001d 	b	c0013d0 <portG_eint_trig+0x2b8>
		case EDGE:
			// COMPLETAR: poner en rEXTINT a partir de la posiciÃ³n pos tres bits
			// a 110, para configurar interrupciones externas por cualquier
			// flanco
			rEXTINT &= ~(1 << pos);	 		// 0
 c001358:	e59f3084 	ldr	r3, [pc, #132]	; c0013e4 <portG_eint_trig+0x2cc>
 c00135c:	e59f2080 	ldr	r2, [pc, #128]	; c0013e4 <portG_eint_trig+0x2cc>
 c001360:	e5921000 	ldr	r1, [r2]
 c001364:	e3a00001 	mov	r0, #1
 c001368:	e51b2010 	ldr	r2, [fp, #-16]
 c00136c:	e1a02210 	lsl	r2, r0, r2
 c001370:	e1e02002 	mvn	r2, r2
 c001374:	e0012002 	and	r2, r1, r2
 c001378:	e5832000 	str	r2, [r3]
			rEXTINT |= 1 << (pos + 1);	 	// 1
 c00137c:	e59f3060 	ldr	r3, [pc, #96]	; c0013e4 <portG_eint_trig+0x2cc>
 c001380:	e59f205c 	ldr	r2, [pc, #92]	; c0013e4 <portG_eint_trig+0x2cc>
 c001384:	e5921000 	ldr	r1, [r2]
 c001388:	e51b2010 	ldr	r2, [fp, #-16]
 c00138c:	e2822001 	add	r2, r2, #1
 c001390:	e3a00001 	mov	r0, #1
 c001394:	e1a02210 	lsl	r2, r0, r2
 c001398:	e1812002 	orr	r2, r1, r2
 c00139c:	e5832000 	str	r2, [r3]
			rEXTINT |= 1 << (pos + 2);	 	// 1
 c0013a0:	e59f303c 	ldr	r3, [pc, #60]	; c0013e4 <portG_eint_trig+0x2cc>
 c0013a4:	e59f2038 	ldr	r2, [pc, #56]	; c0013e4 <portG_eint_trig+0x2cc>
 c0013a8:	e5921000 	ldr	r1, [r2]
 c0013ac:	e51b2010 	ldr	r2, [fp, #-16]
 c0013b0:	e2822002 	add	r2, r2, #2
 c0013b4:	e3a00001 	mov	r0, #1
 c0013b8:	e1a02210 	lsl	r2, r0, r2
 c0013bc:	e1812002 	orr	r2, r1, r2
 c0013c0:	e5832000 	str	r2, [r3]
			break;
 c0013c4:	ea000001 	b	c0013d0 <portG_eint_trig+0x2b8>
		default:
			return -1;
 c0013c8:	e3e03000 	mvn	r3, #0
 c0013cc:	ea000000 	b	c0013d4 <portG_eint_trig+0x2bc>
	}
	return 0;
 c0013d0:	e3a03000 	mov	r3, #0
}
 c0013d4:	e1a00003 	mov	r0, r3
 c0013d8:	e24bd00c 	sub	sp, fp, #12
 c0013dc:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0013e0:	e12fff1e 	bx	lr
 c0013e4:	01d20050 	.word	0x01d20050

0c0013e8 <portG_write>:

int portG_write(int pin, enum digital val)
{
 c0013e8:	e1a0c00d 	mov	ip, sp
 c0013ec:	e92dd800 	push	{fp, ip, lr, pc}
 c0013f0:	e24cb004 	sub	fp, ip, #4
 c0013f4:	e24dd010 	sub	sp, sp, #16
 c0013f8:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
 c0013fc:	e1a03001 	mov	r3, r1
 c001400:	e54b3019 	strb	r3, [fp, #-25]	; 0xffffffe7
	int pos = pin*2;
 c001404:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001408:	e1a03083 	lsl	r3, r3, #1
 c00140c:	e50b3010 	str	r3, [fp, #-16]

		if (pin < 0 || pin > 7)
 c001410:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001414:	e3530000 	cmp	r3, #0
 c001418:	ba000002 	blt	c001428 <portG_write+0x40>
 c00141c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001420:	e3530007 	cmp	r3, #7
 c001424:	da000001 	ble	c001430 <portG_write+0x48>
			return -1; // indica error
 c001428:	e3e03000 	mvn	r3, #0
 c00142c:	ea000027 	b	c0014d0 <portG_write+0xe8>

		if (val < 0 || val > 1)
 c001430:	e55b3019 	ldrb	r3, [fp, #-25]	; 0xffffffe7
 c001434:	e3530001 	cmp	r3, #1
 c001438:	9a000001 	bls	c001444 <portG_write+0x5c>
			return -1; // indica error
 c00143c:	e3e03000 	mvn	r3, #0
 c001440:	ea000022 	b	c0014d0 <portG_write+0xe8>

		if ((rPCONG & (0x3 << pos)) != (0x1 << pos))
 c001444:	e59f3094 	ldr	r3, [pc, #148]	; c0014e0 <portG_write+0xf8>
 c001448:	e5932000 	ldr	r2, [r3]
 c00144c:	e3a01003 	mov	r1, #3
 c001450:	e51b3010 	ldr	r3, [fp, #-16]
 c001454:	e1a03311 	lsl	r3, r1, r3
 c001458:	e0022003 	and	r2, r2, r3
 c00145c:	e3a01001 	mov	r1, #1
 c001460:	e51b3010 	ldr	r3, [fp, #-16]
 c001464:	e1a03311 	lsl	r3, r1, r3
 c001468:	e1520003 	cmp	r2, r3
 c00146c:	0a000001 	beq	c001478 <portG_write+0x90>
			return -1; // indica error
 c001470:	e3e03000 	mvn	r3, #0
 c001474:	ea000015 	b	c0014d0 <portG_write+0xe8>

		if (val)
 c001478:	e55b3019 	ldrb	r3, [fp, #-25]	; 0xffffffe7
 c00147c:	e3530000 	cmp	r3, #0
 c001480:	0a000008 	beq	c0014a8 <portG_write+0xc0>
			// COMPLETAR: poner en rPDATG el bit indicado por pin a 1
			rPDATG |= 1 << pin;
 c001484:	e59f3058 	ldr	r3, [pc, #88]	; c0014e4 <portG_write+0xfc>
 c001488:	e59f2054 	ldr	r2, [pc, #84]	; c0014e4 <portG_write+0xfc>
 c00148c:	e5921000 	ldr	r1, [r2]
 c001490:	e3a00001 	mov	r0, #1
 c001494:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c001498:	e1a02210 	lsl	r2, r0, r2
 c00149c:	e1812002 	orr	r2, r1, r2
 c0014a0:	e5832000 	str	r2, [r3]
 c0014a4:	ea000008 	b	c0014cc <portG_write+0xe4>
		else
			// COMPLETAR: poner en rPDATG el bit indicado por pin a 0
			rPDATG &= ~(1 << pin);
 c0014a8:	e59f3034 	ldr	r3, [pc, #52]	; c0014e4 <portG_write+0xfc>
 c0014ac:	e59f2030 	ldr	r2, [pc, #48]	; c0014e4 <portG_write+0xfc>
 c0014b0:	e5921000 	ldr	r1, [r2]
 c0014b4:	e3a00001 	mov	r0, #1
 c0014b8:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c0014bc:	e1a02210 	lsl	r2, r0, r2
 c0014c0:	e1e02002 	mvn	r2, r2
 c0014c4:	e0012002 	and	r2, r1, r2
 c0014c8:	e5832000 	str	r2, [r3]

		return 0;
 c0014cc:	e3a03000 	mov	r3, #0
}
 c0014d0:	e1a00003 	mov	r0, r3
 c0014d4:	e24bd00c 	sub	sp, fp, #12
 c0014d8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0014dc:	e12fff1e 	bx	lr
 c0014e0:	01d20040 	.word	0x01d20040
 c0014e4:	01d20044 	.word	0x01d20044

0c0014e8 <portG_read>:

int portG_read(int pin, enum digital* val)
{
 c0014e8:	e1a0c00d 	mov	ip, sp
 c0014ec:	e92dd800 	push	{fp, ip, lr, pc}
 c0014f0:	e24cb004 	sub	fp, ip, #4
 c0014f4:	e24dd010 	sub	sp, sp, #16
 c0014f8:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
 c0014fc:	e50b101c 	str	r1, [fp, #-28]	; 0xffffffe4
	int pos = pin*2;
 c001500:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001504:	e1a03083 	lsl	r3, r3, #1
 c001508:	e50b3010 	str	r3, [fp, #-16]

	if (pin < 0 || pin > 7)
 c00150c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001510:	e3530000 	cmp	r3, #0
 c001514:	ba000002 	blt	c001524 <portG_read+0x3c>
 c001518:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c00151c:	e3530007 	cmp	r3, #7
 c001520:	da000001 	ble	c00152c <portG_read+0x44>
		return -1; // indica error
 c001524:	e3e03000 	mvn	r3, #0
 c001528:	ea000019 	b	c001594 <portG_read+0xac>

	if (rPCONG & (0x3 << pos))
 c00152c:	e59f3070 	ldr	r3, [pc, #112]	; c0015a4 <portG_read+0xbc>
 c001530:	e5932000 	ldr	r2, [r3]
 c001534:	e3a01003 	mov	r1, #3
 c001538:	e51b3010 	ldr	r3, [fp, #-16]
 c00153c:	e1a03311 	lsl	r3, r1, r3
 c001540:	e0023003 	and	r3, r2, r3
 c001544:	e3530000 	cmp	r3, #0
 c001548:	0a000001 	beq	c001554 <portG_read+0x6c>
		return -1; // indica error
 c00154c:	e3e03000 	mvn	r3, #0
 c001550:	ea00000f 	b	c001594 <portG_read+0xac>

	/*COMPLETAR: true si estÃ¡ a 1 en rPDATG el pin indicado por el parÃ¡metro pin*/
	if (rPDATG & (1 << pin))
 c001554:	e59f304c 	ldr	r3, [pc, #76]	; c0015a8 <portG_read+0xc0>
 c001558:	e5932000 	ldr	r2, [r3]
 c00155c:	e3a01001 	mov	r1, #1
 c001560:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001564:	e1a03311 	lsl	r3, r1, r3
 c001568:	e0023003 	and	r3, r2, r3
 c00156c:	e3530000 	cmp	r3, #0
 c001570:	0a000003 	beq	c001584 <portG_read+0x9c>
		*val = HIGH;
 c001574:	e51b301c 	ldr	r3, [fp, #-28]	; 0xffffffe4
 c001578:	e3a02001 	mov	r2, #1
 c00157c:	e5c32000 	strb	r2, [r3]
 c001580:	ea000002 	b	c001590 <portG_read+0xa8>
	else
		*val = LOW;
 c001584:	e51b301c 	ldr	r3, [fp, #-28]	; 0xffffffe4
 c001588:	e3a02000 	mov	r2, #0
 c00158c:	e5c32000 	strb	r2, [r3]

	return 0;
 c001590:	e3a03000 	mov	r3, #0
}
 c001594:	e1a00003 	mov	r0, r3
 c001598:	e24bd00c 	sub	sp, fp, #12
 c00159c:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0015a0:	e12fff1e 	bx	lr
 c0015a4:	01d20040 	.word	0x01d20040
 c0015a8:	01d20044 	.word	0x01d20044

0c0015ac <portG_conf_pup>:

int portG_conf_pup(int pin, enum enable st)
{
 c0015ac:	e1a0c00d 	mov	ip, sp
 c0015b0:	e92dd800 	push	{fp, ip, lr, pc}
 c0015b4:	e24cb004 	sub	fp, ip, #4
 c0015b8:	e24dd008 	sub	sp, sp, #8
 c0015bc:	e50b0010 	str	r0, [fp, #-16]
 c0015c0:	e1a03001 	mov	r3, r1
 c0015c4:	e54b3011 	strb	r3, [fp, #-17]	; 0xffffffef
	if (pin < 0 || pin > 7)
 c0015c8:	e51b3010 	ldr	r3, [fp, #-16]
 c0015cc:	e3530000 	cmp	r3, #0
 c0015d0:	ba000002 	blt	c0015e0 <portG_conf_pup+0x34>
 c0015d4:	e51b3010 	ldr	r3, [fp, #-16]
 c0015d8:	e3530007 	cmp	r3, #7
 c0015dc:	da000001 	ble	c0015e8 <portG_conf_pup+0x3c>
		return -1; // indica error
 c0015e0:	e3e03000 	mvn	r3, #0
 c0015e4:	ea00001d 	b	c001660 <portG_conf_pup+0xb4>

	if (st != ENABLE && st != DISABLE)
 c0015e8:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c0015ec:	e3530001 	cmp	r3, #1
 c0015f0:	0a000004 	beq	c001608 <portG_conf_pup+0x5c>
 c0015f4:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c0015f8:	e3530000 	cmp	r3, #0
 c0015fc:	0a000001 	beq	c001608 <portG_conf_pup+0x5c>
		return -1; // indica error
 c001600:	e3e03000 	mvn	r3, #0
 c001604:	ea000015 	b	c001660 <portG_conf_pup+0xb4>

	if (st == ENABLE)
 c001608:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c00160c:	e3530001 	cmp	r3, #1
 c001610:	1a000009 	bne	c00163c <portG_conf_pup+0x90>
		// COMPLETAR: poner el pin de rPUPG indicado por el parametro pin al valor adecuado,
		// para activar la resistencia de pull-up
		rPUPG &= ~(1 << pin);
 c001614:	e59f3054 	ldr	r3, [pc, #84]	; c001670 <portG_conf_pup+0xc4>
 c001618:	e59f2050 	ldr	r2, [pc, #80]	; c001670 <portG_conf_pup+0xc4>
 c00161c:	e5921000 	ldr	r1, [r2]
 c001620:	e3a00001 	mov	r0, #1
 c001624:	e51b2010 	ldr	r2, [fp, #-16]
 c001628:	e1a02210 	lsl	r2, r0, r2
 c00162c:	e1e02002 	mvn	r2, r2
 c001630:	e0012002 	and	r2, r1, r2
 c001634:	e5832000 	str	r2, [r3]
 c001638:	ea000007 	b	c00165c <portG_conf_pup+0xb0>
	else
		// COMPLETAR: poner el pin de rPUPG indicado por el parametro pin al valor adecuado,
		// para desactivar la resistencia de pull-up
		rPUPG |= 1 << pin;
 c00163c:	e59f302c 	ldr	r3, [pc, #44]	; c001670 <portG_conf_pup+0xc4>
 c001640:	e59f2028 	ldr	r2, [pc, #40]	; c001670 <portG_conf_pup+0xc4>
 c001644:	e5921000 	ldr	r1, [r2]
 c001648:	e3a00001 	mov	r0, #1
 c00164c:	e51b2010 	ldr	r2, [fp, #-16]
 c001650:	e1a02210 	lsl	r2, r0, r2
 c001654:	e1812002 	orr	r2, r1, r2
 c001658:	e5832000 	str	r2, [r3]

	return 0;
 c00165c:	e3a03000 	mov	r3, #0
}
 c001660:	e1a00003 	mov	r0, r3
 c001664:	e24bd00c 	sub	sp, fp, #12
 c001668:	e89d6800 	ldm	sp, {fp, sp, lr}
 c00166c:	e12fff1e 	bx	lr
 c001670:	01d20048 	.word	0x01d20048

0c001674 <ic_init>:
/*--- ficheros de cabecera ---*/
#include "44b.h"
#include "intcontroller.h"

void ic_init(void)
{
 c001674:	e1a0c00d 	mov	ip, sp
 c001678:	e92dd800 	push	{fp, ip, lr, pc}
 c00167c:	e24cb004 	sub	fp, ip, #4
	 *    Lineas IRQ y FIQ no habilitadas
	 *    Linea IRQ en modo no vectorizado
	 *    Todo por la lÃ­nea IRQ
	 *    Todas las interrupciones enmascaradas
	 **/
	rINTMOD = 0x0; // Configura las lineas como de tipo IRQ
 c001680:	e59f3028 	ldr	r3, [pc, #40]	; c0016b0 <ic_init+0x3c>
 c001684:	e3a02000 	mov	r2, #0
 c001688:	e5832000 	str	r2, [r3]
	rINTCON = 0x7; // IRQ y FIQ enmascaradas, IRQ en modo no vectorizado
 c00168c:	e3a0361e 	mov	r3, #31457280	; 0x1e00000
 c001690:	e3a02007 	mov	r2, #7
 c001694:	e5832000 	str	r2, [r3]
	rINTMSK = ~(0x0); // Enmascara todas las lineas
 c001698:	e59f3014 	ldr	r3, [pc, #20]	; c0016b4 <ic_init+0x40>
 c00169c:	e3e02000 	mvn	r2, #0
 c0016a0:	e5832000 	str	r2, [r3]
}
 c0016a4:	e24bd00c 	sub	sp, fp, #12
 c0016a8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0016ac:	e12fff1e 	bx	lr
 c0016b0:	01e00008 	.word	0x01e00008
 c0016b4:	01e0000c 	.word	0x01e0000c

0c0016b8 <ic_conf_irq>:

int ic_conf_irq(enum enable st, enum int_vec vec)
{
 c0016b8:	e1a0c00d 	mov	ip, sp
 c0016bc:	e92dd800 	push	{fp, ip, lr, pc}
 c0016c0:	e24cb004 	sub	fp, ip, #4
 c0016c4:	e24dd010 	sub	sp, sp, #16
 c0016c8:	e1a02000 	mov	r2, r0
 c0016cc:	e1a03001 	mov	r3, r1
 c0016d0:	e54b2015 	strb	r2, [fp, #-21]	; 0xffffffeb
 c0016d4:	e54b3016 	strb	r3, [fp, #-22]	; 0xffffffea
	int conf = rINTCON;
 c0016d8:	e3a0361e 	mov	r3, #31457280	; 0x1e00000
 c0016dc:	e5933000 	ldr	r3, [r3]
 c0016e0:	e50b3010 	str	r3, [fp, #-16]

	if (st != ENABLE && st != DISABLE)
 c0016e4:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c0016e8:	e3530001 	cmp	r3, #1
 c0016ec:	0a000004 	beq	c001704 <ic_conf_irq+0x4c>
 c0016f0:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c0016f4:	e3530000 	cmp	r3, #0
 c0016f8:	0a000001 	beq	c001704 <ic_conf_irq+0x4c>
		return -1;
 c0016fc:	e3e03000 	mvn	r3, #0
 c001700:	ea000017 	b	c001764 <ic_conf_irq+0xac>

	if (vec == VEC)
 c001704:	e55b3016 	ldrb	r3, [fp, #-22]	; 0xffffffea
 c001708:	e3530000 	cmp	r3, #0
 c00170c:	1a000003 	bne	c001720 <ic_conf_irq+0x68>
		//COMPLETAR: poner la linea IRQ en modo vectorizado
		conf &= ~(1 << 2);
 c001710:	e51b3010 	ldr	r3, [fp, #-16]
 c001714:	e3c33004 	bic	r3, r3, #4
 c001718:	e50b3010 	str	r3, [fp, #-16]
 c00171c:	ea000002 	b	c00172c <ic_conf_irq+0x74>
	else
		//COMPLETAR: poner la linea IRQ en modo no vectorizado
		conf |= 1 << 2;
 c001720:	e51b3010 	ldr	r3, [fp, #-16]
 c001724:	e3833004 	orr	r3, r3, #4
 c001728:	e50b3010 	str	r3, [fp, #-16]

	if (st == ENABLE)
 c00172c:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c001730:	e3530001 	cmp	r3, #1
 c001734:	1a000003 	bne	c001748 <ic_conf_irq+0x90>
		//COMPLETAR: habilitar la linea IRQ
		conf &= ~(1 << 1);
 c001738:	e51b3010 	ldr	r3, [fp, #-16]
 c00173c:	e3c33002 	bic	r3, r3, #2
 c001740:	e50b3010 	str	r3, [fp, #-16]
 c001744:	ea000002 	b	c001754 <ic_conf_irq+0x9c>
	else
		//COMPLETAR: deshabilitar la linea IRQ
		conf |= 1 << 1;
 c001748:	e51b3010 	ldr	r3, [fp, #-16]
 c00174c:	e3833002 	orr	r3, r3, #2
 c001750:	e50b3010 	str	r3, [fp, #-16]

	rINTCON = conf;
 c001754:	e3a0361e 	mov	r3, #31457280	; 0x1e00000
 c001758:	e51b2010 	ldr	r2, [fp, #-16]
 c00175c:	e5832000 	str	r2, [r3]
	return 0;
 c001760:	e3a03000 	mov	r3, #0
}
 c001764:	e1a00003 	mov	r0, r3
 c001768:	e24bd00c 	sub	sp, fp, #12
 c00176c:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001770:	e12fff1e 	bx	lr

0c001774 <ic_conf_fiq>:

int ic_conf_fiq(enum enable st)
{
 c001774:	e1a0c00d 	mov	ip, sp
 c001778:	e92dd800 	push	{fp, ip, lr, pc}
 c00177c:	e24cb004 	sub	fp, ip, #4
 c001780:	e24dd010 	sub	sp, sp, #16
 c001784:	e1a03000 	mov	r3, r0
 c001788:	e54b3015 	strb	r3, [fp, #-21]	; 0xffffffeb
	int ret = 0;
 c00178c:	e3a03000 	mov	r3, #0
 c001790:	e50b3010 	str	r3, [fp, #-16]

	if (st == ENABLE)
 c001794:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c001798:	e3530001 	cmp	r3, #1
 c00179c:	1a000005 	bne	c0017b8 <ic_conf_fiq+0x44>
		//COMPLETAR: habilitar la linea FIQ
		rINTCON &= ~(1 << 0);
 c0017a0:	e3a0361e 	mov	r3, #31457280	; 0x1e00000
 c0017a4:	e3a0261e 	mov	r2, #31457280	; 0x1e00000
 c0017a8:	e5922000 	ldr	r2, [r2]
 c0017ac:	e3c22001 	bic	r2, r2, #1
 c0017b0:	e5832000 	str	r2, [r3]
 c0017b4:	ea00000a 	b	c0017e4 <ic_conf_fiq+0x70>
	else if (st == DISABLE)
 c0017b8:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c0017bc:	e3530000 	cmp	r3, #0
 c0017c0:	1a000005 	bne	c0017dc <ic_conf_fiq+0x68>
		//COMPLETAR: deshabilitar la linea FIQ
		rINTCON |= 1 << 0;
 c0017c4:	e3a0361e 	mov	r3, #31457280	; 0x1e00000
 c0017c8:	e3a0261e 	mov	r2, #31457280	; 0x1e00000
 c0017cc:	e5922000 	ldr	r2, [r2]
 c0017d0:	e3822001 	orr	r2, r2, #1
 c0017d4:	e5832000 	str	r2, [r3]
 c0017d8:	ea000001 	b	c0017e4 <ic_conf_fiq+0x70>
	else
		ret = -1;
 c0017dc:	e3e03000 	mvn	r3, #0
 c0017e0:	e50b3010 	str	r3, [fp, #-16]

	return ret;
 c0017e4:	e51b3010 	ldr	r3, [fp, #-16]
}
 c0017e8:	e1a00003 	mov	r0, r3
 c0017ec:	e24bd00c 	sub	sp, fp, #12
 c0017f0:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0017f4:	e12fff1e 	bx	lr

0c0017f8 <ic_conf_line>:

int ic_conf_line(enum int_line line, enum int_mode mode)
{
 c0017f8:	e1a0c00d 	mov	ip, sp
 c0017fc:	e92dd800 	push	{fp, ip, lr, pc}
 c001800:	e24cb004 	sub	fp, ip, #4
 c001804:	e24dd010 	sub	sp, sp, #16
 c001808:	e1a02000 	mov	r2, r0
 c00180c:	e1a03001 	mov	r3, r1
 c001810:	e54b2015 	strb	r2, [fp, #-21]	; 0xffffffeb
 c001814:	e54b3016 	strb	r3, [fp, #-22]	; 0xffffffea
	unsigned int bit = INT_BIT(line);
 c001818:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c00181c:	e3a02001 	mov	r2, #1
 c001820:	e1a03312 	lsl	r3, r2, r3
 c001824:	e50b3010 	str	r3, [fp, #-16]

	if (line < 0 || line > 26)
 c001828:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c00182c:	e353001a 	cmp	r3, #26
 c001830:	9a000001 	bls	c00183c <ic_conf_line+0x44>
		return -1;
 c001834:	e3e03000 	mvn	r3, #0
 c001838:	ea000019 	b	c0018a4 <ic_conf_line+0xac>

	if (mode != IRQ && mode != FIQ)
 c00183c:	e55b3016 	ldrb	r3, [fp, #-22]	; 0xffffffea
 c001840:	e3530000 	cmp	r3, #0
 c001844:	0a000004 	beq	c00185c <ic_conf_line+0x64>
 c001848:	e55b3016 	ldrb	r3, [fp, #-22]	; 0xffffffea
 c00184c:	e3530001 	cmp	r3, #1
 c001850:	0a000001 	beq	c00185c <ic_conf_line+0x64>
		return -1;
 c001854:	e3e03000 	mvn	r3, #0
 c001858:	ea000011 	b	c0018a4 <ic_conf_line+0xac>

	if (mode == IRQ)
 c00185c:	e55b3016 	ldrb	r3, [fp, #-22]	; 0xffffffea
 c001860:	e3530000 	cmp	r3, #0
 c001864:	1a000007 	bne	c001888 <ic_conf_line+0x90>
		//COMPLETAR: poner la linea line en modo IRQ
		rINTMOD &= ~bit;
 c001868:	e59f3044 	ldr	r3, [pc, #68]	; c0018b4 <ic_conf_line+0xbc>
 c00186c:	e59f2040 	ldr	r2, [pc, #64]	; c0018b4 <ic_conf_line+0xbc>
 c001870:	e5921000 	ldr	r1, [r2]
 c001874:	e51b2010 	ldr	r2, [fp, #-16]
 c001878:	e1e02002 	mvn	r2, r2
 c00187c:	e0012002 	and	r2, r1, r2
 c001880:	e5832000 	str	r2, [r3]
 c001884:	ea000005 	b	c0018a0 <ic_conf_line+0xa8>
	else
		//COMPLETAR: poner la linea line en modo FIQ
		rINTMOD |= bit;
 c001888:	e59f3024 	ldr	r3, [pc, #36]	; c0018b4 <ic_conf_line+0xbc>
 c00188c:	e59f2020 	ldr	r2, [pc, #32]	; c0018b4 <ic_conf_line+0xbc>
 c001890:	e5921000 	ldr	r1, [r2]
 c001894:	e51b2010 	ldr	r2, [fp, #-16]
 c001898:	e1812002 	orr	r2, r1, r2
 c00189c:	e5832000 	str	r2, [r3]
	return 0;
 c0018a0:	e3a03000 	mov	r3, #0
}
 c0018a4:	e1a00003 	mov	r0, r3
 c0018a8:	e24bd00c 	sub	sp, fp, #12
 c0018ac:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0018b0:	e12fff1e 	bx	lr
 c0018b4:	01e00008 	.word	0x01e00008

0c0018b8 <ic_enable>:

int ic_enable(enum int_line line)
{
 c0018b8:	e1a0c00d 	mov	ip, sp
 c0018bc:	e92dd800 	push	{fp, ip, lr, pc}
 c0018c0:	e24cb004 	sub	fp, ip, #4
 c0018c4:	e24dd008 	sub	sp, sp, #8
 c0018c8:	e1a03000 	mov	r3, r0
 c0018cc:	e54b300d 	strb	r3, [fp, #-13]
	if (line < 0 || line > 26)
 c0018d0:	e55b300d 	ldrb	r3, [fp, #-13]
 c0018d4:	e353001a 	cmp	r3, #26
 c0018d8:	9a000001 	bls	c0018e4 <ic_enable+0x2c>
		return -1;
 c0018dc:	e3e03000 	mvn	r3, #0
 c0018e0:	ea000009 	b	c00190c <ic_enable+0x54>

	//COMPLETAR: habilitar las interrupciones por la linea line
	rINTMSK &= ~(1 << line);
 c0018e4:	e59f3030 	ldr	r3, [pc, #48]	; c00191c <ic_enable+0x64>
 c0018e8:	e59f202c 	ldr	r2, [pc, #44]	; c00191c <ic_enable+0x64>
 c0018ec:	e5921000 	ldr	r1, [r2]
 c0018f0:	e55b200d 	ldrb	r2, [fp, #-13]
 c0018f4:	e3a00001 	mov	r0, #1
 c0018f8:	e1a02210 	lsl	r2, r0, r2
 c0018fc:	e1e02002 	mvn	r2, r2
 c001900:	e0012002 	and	r2, r1, r2
 c001904:	e5832000 	str	r2, [r3]
	return 0;
 c001908:	e3a03000 	mov	r3, #0
}
 c00190c:	e1a00003 	mov	r0, r3
 c001910:	e24bd00c 	sub	sp, fp, #12
 c001914:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001918:	e12fff1e 	bx	lr
 c00191c:	01e0000c 	.word	0x01e0000c

0c001920 <ic_disable>:

int ic_disable(enum int_line line)
{
 c001920:	e1a0c00d 	mov	ip, sp
 c001924:	e92dd800 	push	{fp, ip, lr, pc}
 c001928:	e24cb004 	sub	fp, ip, #4
 c00192c:	e24dd008 	sub	sp, sp, #8
 c001930:	e1a03000 	mov	r3, r0
 c001934:	e54b300d 	strb	r3, [fp, #-13]
	if (line < 0 || line > 26)
 c001938:	e55b300d 	ldrb	r3, [fp, #-13]
 c00193c:	e353001a 	cmp	r3, #26
 c001940:	9a000001 	bls	c00194c <ic_disable+0x2c>
		return -1;
 c001944:	e3e03000 	mvn	r3, #0
 c001948:	ea000008 	b	c001970 <ic_disable+0x50>

	//COMPLETAR: enmascarar las interrupciones por la linea line
	rINTMSK |= 1 << line;
 c00194c:	e59f302c 	ldr	r3, [pc, #44]	; c001980 <ic_disable+0x60>
 c001950:	e59f2028 	ldr	r2, [pc, #40]	; c001980 <ic_disable+0x60>
 c001954:	e5921000 	ldr	r1, [r2]
 c001958:	e55b200d 	ldrb	r2, [fp, #-13]
 c00195c:	e3a00001 	mov	r0, #1
 c001960:	e1a02210 	lsl	r2, r0, r2
 c001964:	e1812002 	orr	r2, r1, r2
 c001968:	e5832000 	str	r2, [r3]
	return 0;
 c00196c:	e3a03000 	mov	r3, #0
}
 c001970:	e1a00003 	mov	r0, r3
 c001974:	e24bd00c 	sub	sp, fp, #12
 c001978:	e89d6800 	ldm	sp, {fp, sp, lr}
 c00197c:	e12fff1e 	bx	lr
 c001980:	01e0000c 	.word	0x01e0000c

0c001984 <ic_cleanflag>:

int ic_cleanflag(enum int_line line)
{
 c001984:	e1a0c00d 	mov	ip, sp
 c001988:	e92dd800 	push	{fp, ip, lr, pc}
 c00198c:	e24cb004 	sub	fp, ip, #4
 c001990:	e24dd010 	sub	sp, sp, #16
 c001994:	e1a03000 	mov	r3, r0
 c001998:	e54b3015 	strb	r3, [fp, #-21]	; 0xffffffeb
	int bit;

	if (line < 0 || line > 26)
 c00199c:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c0019a0:	e353001a 	cmp	r3, #26
 c0019a4:	9a000001 	bls	c0019b0 <ic_cleanflag+0x2c>
		return -1;
 c0019a8:	e3e03000 	mvn	r3, #0
 c0019ac:	ea000017 	b	c001a10 <ic_cleanflag+0x8c>

	bit = INT_BIT(line);
 c0019b0:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c0019b4:	e3a02001 	mov	r2, #1
 c0019b8:	e1a03312 	lsl	r3, r2, r3
 c0019bc:	e50b3010 	str	r3, [fp, #-16]

	if (rINTMOD & bit)
 c0019c0:	e59f3058 	ldr	r3, [pc, #88]	; c001a20 <ic_cleanflag+0x9c>
 c0019c4:	e5932000 	ldr	r2, [r3]
 c0019c8:	e51b3010 	ldr	r3, [fp, #-16]
 c0019cc:	e0023003 	and	r3, r2, r3
 c0019d0:	e3530000 	cmp	r3, #0
 c0019d4:	0a000006 	beq	c0019f4 <ic_cleanflag+0x70>
		//COMPLETAR: borrar el flag de interrupcion correspondiente a la linea line
		//con la linea configurada por FIQ
		rF_ISPC |= bit;
 c0019d8:	e59f3044 	ldr	r3, [pc, #68]	; c001a24 <ic_cleanflag+0xa0>
 c0019dc:	e59f2040 	ldr	r2, [pc, #64]	; c001a24 <ic_cleanflag+0xa0>
 c0019e0:	e5921000 	ldr	r1, [r2]
 c0019e4:	e51b2010 	ldr	r2, [fp, #-16]
 c0019e8:	e1812002 	orr	r2, r1, r2
 c0019ec:	e5832000 	str	r2, [r3]
 c0019f0:	ea000005 	b	c001a0c <ic_cleanflag+0x88>
	else
		//COMPLETAR: borrar el flag de interrupcion correspondiente a la linea line
		//con la linea configurada por IRQ
		rI_ISPC |= bit;
 c0019f4:	e59f302c 	ldr	r3, [pc, #44]	; c001a28 <ic_cleanflag+0xa4>
 c0019f8:	e59f2028 	ldr	r2, [pc, #40]	; c001a28 <ic_cleanflag+0xa4>
 c0019fc:	e5921000 	ldr	r1, [r2]
 c001a00:	e51b2010 	ldr	r2, [fp, #-16]
 c001a04:	e1812002 	orr	r2, r1, r2
 c001a08:	e5832000 	str	r2, [r3]
	return 0;
 c001a0c:	e3a03000 	mov	r3, #0
}
 c001a10:	e1a00003 	mov	r0, r3
 c001a14:	e24bd00c 	sub	sp, fp, #12
 c001a18:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001a1c:	e12fff1e 	bx	lr
 c001a20:	01e00008 	.word	0x01e00008
 c001a24:	01e0003c 	.word	0x01e0003c
 c001a28:	01e00024 	.word	0x01e00024

0c001a2c <kb_scan>:
/*--- Variables globales ---*/
volatile static unsigned char *keyboard_base = (unsigned char *)0x06000000;


int kb_scan(void)
{
 c001a2c:	e1a0c00d 	mov	ip, sp
 c001a30:	e92dd810 	push	{r4, fp, ip, lr, pc}
 c001a34:	e24cb004 	sub	fp, ip, #4
 c001a38:	e24dd064 	sub	sp, sp, #100	; 0x64
	int value = -1;
 c001a3c:	e3e03000 	mvn	r3, #0
 c001a40:	e50b301c 	str	r3, [fp, #-28]	; 0xffffffe4
	int i;
	char temp;
	int lines[4]  = {0xfd, 0xfb, 0xf7, 0xef};
 c001a44:	e59f3178 	ldr	r3, [pc, #376]	; c001bc4 <kb_scan+0x198>
 c001a48:	e24bc030 	sub	ip, fp, #48	; 0x30
 c001a4c:	e893000f 	ldm	r3, {r0, r1, r2, r3}
 c001a50:	e88c000f 	stm	ip, {r0, r1, r2, r3}
	int map[4][4] = {{0, 1, 2, 3},
 c001a54:	e59f316c 	ldr	r3, [pc, #364]	; c001bc8 <kb_scan+0x19c>
 c001a58:	e24bc070 	sub	ip, fp, #112	; 0x70
 c001a5c:	e1a04003 	mov	r4, r3
 c001a60:	e8b4000f 	ldm	r4!, {r0, r1, r2, r3}
 c001a64:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 c001a68:	e8b4000f 	ldm	r4!, {r0, r1, r2, r3}
 c001a6c:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 c001a70:	e8b4000f 	ldm	r4!, {r0, r1, r2, r3}
 c001a74:	e8ac000f 	stmia	ip!, {r0, r1, r2, r3}
 c001a78:	e894000f 	ldm	r4, {r0, r1, r2, r3}
 c001a7c:	e88c000f 	stm	ip, {r0, r1, r2, r3}
					{4, 5, 6, 7},
					{8, 9, 0xA, 0xB},
					{0xC, 0xD, 0xE, 0xF}};

	for (i = 0; (i < 4) && (value == -1); i++) {
 c001a80:	e3a03000 	mov	r3, #0
 c001a84:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
 c001a88:	ea000042 	b	c001b98 <kb_scan+0x16c>
		temp = *(keyboard_base+lines[i]);
 c001a8c:	e59f3138 	ldr	r3, [pc, #312]	; c001bcc <kb_scan+0x1a0>
 c001a90:	e5932000 	ldr	r2, [r3]
 c001a94:	e51b1018 	ldr	r1, [fp, #-24]	; 0xffffffe8
 c001a98:	e3e0301b 	mvn	r3, #27
 c001a9c:	e1a01101 	lsl	r1, r1, #2
 c001aa0:	e24b0014 	sub	r0, fp, #20
 c001aa4:	e0801001 	add	r1, r0, r1
 c001aa8:	e0813003 	add	r3, r1, r3
 c001aac:	e5933000 	ldr	r3, [r3]
 c001ab0:	e0823003 	add	r3, r2, r3
 c001ab4:	e5d33000 	ldrb	r3, [r3]
 c001ab8:	e54b301d 	strb	r3, [fp, #-29]	; 0xffffffe3

		if(( temp & KEY_VALUE_MASK) != KEY_VALUE_MASK) {
 c001abc:	e55b301d 	ldrb	r3, [fp, #-29]	; 0xffffffe3
 c001ac0:	e203300f 	and	r3, r3, #15
 c001ac4:	e353000f 	cmp	r3, #15
 c001ac8:	0a00002f 	beq	c001b8c <kb_scan+0x160>
			//COMPLETAR: 
			//      si estÃ¡ el bit 1 a 0 la tecla es la map[i][3]
			//      si estÃ¡ el bit 2 a 0 la tecla es la map[i][2]
			//      si estÃ¡ el bit 3 a 0 la tecla es la map[i][1]
			//      si estÃ¡ el bit 4 a 0 la tecla es la map[i][0]
			if(!(temp & 1 << 0)) {
 c001acc:	e55b301d 	ldrb	r3, [fp, #-29]	; 0xffffffe3
 c001ad0:	e2033001 	and	r3, r3, #1
 c001ad4:	e3530000 	cmp	r3, #0
 c001ad8:	1a000007 	bne	c001afc <kb_scan+0xd0>
				return map[i][3];
 c001adc:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c001ae0:	e3e0304f 	mvn	r3, #79	; 0x4f
 c001ae4:	e1a02202 	lsl	r2, r2, #4
 c001ae8:	e24b1014 	sub	r1, fp, #20
 c001aec:	e0812002 	add	r2, r1, r2
 c001af0:	e0823003 	add	r3, r2, r3
 c001af4:	e5933000 	ldr	r3, [r3]
 c001af8:	ea00002d 	b	c001bb4 <kb_scan+0x188>
			}

			if(!(temp & 1 << 1)) {
 c001afc:	e55b301d 	ldrb	r3, [fp, #-29]	; 0xffffffe3
 c001b00:	e2033002 	and	r3, r3, #2
 c001b04:	e3530000 	cmp	r3, #0
 c001b08:	1a000007 	bne	c001b2c <kb_scan+0x100>
				return map[i][2];
 c001b0c:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c001b10:	e3e03053 	mvn	r3, #83	; 0x53
 c001b14:	e1a02202 	lsl	r2, r2, #4
 c001b18:	e24b0014 	sub	r0, fp, #20
 c001b1c:	e0802002 	add	r2, r0, r2
 c001b20:	e0823003 	add	r3, r2, r3
 c001b24:	e5933000 	ldr	r3, [r3]
 c001b28:	ea000021 	b	c001bb4 <kb_scan+0x188>
			}

			if(!(temp & 1 << 2)) {
 c001b2c:	e55b301d 	ldrb	r3, [fp, #-29]	; 0xffffffe3
 c001b30:	e2033004 	and	r3, r3, #4
 c001b34:	e3530000 	cmp	r3, #0
 c001b38:	1a000007 	bne	c001b5c <kb_scan+0x130>
				return map[i][1];
 c001b3c:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c001b40:	e3e03057 	mvn	r3, #87	; 0x57
 c001b44:	e1a02202 	lsl	r2, r2, #4
 c001b48:	e24b1014 	sub	r1, fp, #20
 c001b4c:	e0812002 	add	r2, r1, r2
 c001b50:	e0823003 	add	r3, r2, r3
 c001b54:	e5933000 	ldr	r3, [r3]
 c001b58:	ea000015 	b	c001bb4 <kb_scan+0x188>
			}

			if(!(temp & 1 << 3)) {
 c001b5c:	e55b301d 	ldrb	r3, [fp, #-29]	; 0xffffffe3
 c001b60:	e2033008 	and	r3, r3, #8
 c001b64:	e3530000 	cmp	r3, #0
 c001b68:	1a000007 	bne	c001b8c <kb_scan+0x160>
				return map[i][0];
 c001b6c:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c001b70:	e3e0305b 	mvn	r3, #91	; 0x5b
 c001b74:	e1a02202 	lsl	r2, r2, #4
 c001b78:	e24b0014 	sub	r0, fp, #20
 c001b7c:	e0802002 	add	r2, r0, r2
 c001b80:	e0823003 	add	r3, r2, r3
 c001b84:	e5933000 	ldr	r3, [r3]
 c001b88:	ea000009 	b	c001bb4 <kb_scan+0x188>
	int map[4][4] = {{0, 1, 2, 3},
					{4, 5, 6, 7},
					{8, 9, 0xA, 0xB},
					{0xC, 0xD, 0xE, 0xF}};

	for (i = 0; (i < 4) && (value == -1); i++) {
 c001b8c:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001b90:	e2833001 	add	r3, r3, #1
 c001b94:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
 c001b98:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c001b9c:	e3530003 	cmp	r3, #3
 c001ba0:	ca000002 	bgt	c001bb0 <kb_scan+0x184>
 c001ba4:	e51b301c 	ldr	r3, [fp, #-28]	; 0xffffffe4
 c001ba8:	e3730001 	cmn	r3, #1
 c001bac:	0affffb6 	beq	c001a8c <kb_scan+0x60>
			}

	}
	}

	return value;
 c001bb0:	e51b301c 	ldr	r3, [fp, #-28]	; 0xffffffe4
}
 c001bb4:	e1a00003 	mov	r0, r3
 c001bb8:	e24bd010 	sub	sp, fp, #16
 c001bbc:	e89d6810 	ldm	sp, {r4, fp, sp, lr}
 c001bc0:	e12fff1e 	bx	lr
 c001bc4:	0c00408c 	.word	0x0c00408c
 c001bc8:	0c00409c 	.word	0x0c00409c
 c001bcc:	0c0041c4 	.word	0x0c0041c4

0c001bd0 <leds_init>:
// significativos, cada uno para un led
// 1 encendido y 0 apagado
static unsigned int status = 0;

void leds_init( void )
{
 c001bd0:	e1a0c00d 	mov	ip, sp
 c001bd4:	e92dd800 	push	{fp, ip, lr, pc}
 c001bd8:	e24cb004 	sub	fp, ip, #4
	//COMPLETAR usando el interfaz del puerto B definido en gpio.h
	// hay que configurar los pines 9 y 10 como pines de salida
	portB_conf(BIT_LED1, OUTPUT);
 c001bdc:	e3a00009 	mov	r0, #9
 c001be0:	e3a01001 	mov	r1, #1
 c001be4:	ebfffc7c 	bl	c000ddc <portB_conf>
	portB_conf(BIT_LED2, OUTPUT);
 c001be8:	e3a0000a 	mov	r0, #10
 c001bec:	e3a01001 	mov	r1, #1
 c001bf0:	ebfffc79 	bl	c000ddc <portB_conf>
	leds_display( status );
 c001bf4:	e59f3014 	ldr	r3, [pc, #20]	; c001c10 <leds_init+0x40>
 c001bf8:	e5933000 	ldr	r3, [r3]
 c001bfc:	e1a00003 	mov	r0, r3
 c001c00:	eb000073 	bl	c001dd4 <leds_display>
}
 c001c04:	e24bd00c 	sub	sp, fp, #12
 c001c08:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001c0c:	e12fff1e 	bx	lr
 c001c10:	0c0041cc 	.word	0x0c0041cc

0c001c14 <led1_on>:

void led1_on( void )
{
 c001c14:	e1a0c00d 	mov	ip, sp
 c001c18:	e92dd800 	push	{fp, ip, lr, pc}
 c001c1c:	e24cb004 	sub	fp, ip, #4
	status |=  LED1;
 c001c20:	e59f3028 	ldr	r3, [pc, #40]	; c001c50 <led1_on+0x3c>
 c001c24:	e5933000 	ldr	r3, [r3]
 c001c28:	e3832001 	orr	r2, r3, #1
 c001c2c:	e59f301c 	ldr	r3, [pc, #28]	; c001c50 <led1_on+0x3c>
 c001c30:	e5832000 	str	r2, [r3]
	leds_display( status );
 c001c34:	e59f3014 	ldr	r3, [pc, #20]	; c001c50 <led1_on+0x3c>
 c001c38:	e5933000 	ldr	r3, [r3]
 c001c3c:	e1a00003 	mov	r0, r3
 c001c40:	eb000063 	bl	c001dd4 <leds_display>
}
 c001c44:	e24bd00c 	sub	sp, fp, #12
 c001c48:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001c4c:	e12fff1e 	bx	lr
 c001c50:	0c0041cc 	.word	0x0c0041cc

0c001c54 <led1_off>:

void led1_off( void )
{
 c001c54:	e1a0c00d 	mov	ip, sp
 c001c58:	e92dd800 	push	{fp, ip, lr, pc}
 c001c5c:	e24cb004 	sub	fp, ip, #4
	status &=  ~LED1;
 c001c60:	e59f3028 	ldr	r3, [pc, #40]	; c001c90 <led1_off+0x3c>
 c001c64:	e5933000 	ldr	r3, [r3]
 c001c68:	e3c32001 	bic	r2, r3, #1
 c001c6c:	e59f301c 	ldr	r3, [pc, #28]	; c001c90 <led1_off+0x3c>
 c001c70:	e5832000 	str	r2, [r3]
	leds_display( status );
 c001c74:	e59f3014 	ldr	r3, [pc, #20]	; c001c90 <led1_off+0x3c>
 c001c78:	e5933000 	ldr	r3, [r3]
 c001c7c:	e1a00003 	mov	r0, r3
 c001c80:	eb000053 	bl	c001dd4 <leds_display>
}
 c001c84:	e24bd00c 	sub	sp, fp, #12
 c001c88:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001c8c:	e12fff1e 	bx	lr
 c001c90:	0c0041cc 	.word	0x0c0041cc

0c001c94 <led2_on>:

void led2_on( void )
{
 c001c94:	e1a0c00d 	mov	ip, sp
 c001c98:	e92dd800 	push	{fp, ip, lr, pc}
 c001c9c:	e24cb004 	sub	fp, ip, #4
	status |=  LED2;
 c001ca0:	e59f3028 	ldr	r3, [pc, #40]	; c001cd0 <led2_on+0x3c>
 c001ca4:	e5933000 	ldr	r3, [r3]
 c001ca8:	e3832002 	orr	r2, r3, #2
 c001cac:	e59f301c 	ldr	r3, [pc, #28]	; c001cd0 <led2_on+0x3c>
 c001cb0:	e5832000 	str	r2, [r3]
	leds_display( status );
 c001cb4:	e59f3014 	ldr	r3, [pc, #20]	; c001cd0 <led2_on+0x3c>
 c001cb8:	e5933000 	ldr	r3, [r3]
 c001cbc:	e1a00003 	mov	r0, r3
 c001cc0:	eb000043 	bl	c001dd4 <leds_display>
}
 c001cc4:	e24bd00c 	sub	sp, fp, #12
 c001cc8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001ccc:	e12fff1e 	bx	lr
 c001cd0:	0c0041cc 	.word	0x0c0041cc

0c001cd4 <led2_off>:

void led2_off( void )
{
 c001cd4:	e1a0c00d 	mov	ip, sp
 c001cd8:	e92dd800 	push	{fp, ip, lr, pc}
 c001cdc:	e24cb004 	sub	fp, ip, #4
	status &=  ~LED2;
 c001ce0:	e59f3028 	ldr	r3, [pc, #40]	; c001d10 <led2_off+0x3c>
 c001ce4:	e5933000 	ldr	r3, [r3]
 c001ce8:	e3c32002 	bic	r2, r3, #2
 c001cec:	e59f301c 	ldr	r3, [pc, #28]	; c001d10 <led2_off+0x3c>
 c001cf0:	e5832000 	str	r2, [r3]
	leds_display( status );
 c001cf4:	e59f3014 	ldr	r3, [pc, #20]	; c001d10 <led2_off+0x3c>
 c001cf8:	e5933000 	ldr	r3, [r3]
 c001cfc:	e1a00003 	mov	r0, r3
 c001d00:	eb000033 	bl	c001dd4 <leds_display>
}
 c001d04:	e24bd00c 	sub	sp, fp, #12
 c001d08:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001d0c:	e12fff1e 	bx	lr
 c001d10:	0c0041cc 	.word	0x0c0041cc

0c001d14 <led1_switch>:

void led1_switch( void )
{
 c001d14:	e1a0c00d 	mov	ip, sp
 c001d18:	e92dd800 	push	{fp, ip, lr, pc}
 c001d1c:	e24cb004 	sub	fp, ip, #4
	status ^= LED1;
 c001d20:	e59f3028 	ldr	r3, [pc, #40]	; c001d50 <led1_switch+0x3c>
 c001d24:	e5933000 	ldr	r3, [r3]
 c001d28:	e2232001 	eor	r2, r3, #1
 c001d2c:	e59f301c 	ldr	r3, [pc, #28]	; c001d50 <led1_switch+0x3c>
 c001d30:	e5832000 	str	r2, [r3]
	leds_display( status );
 c001d34:	e59f3014 	ldr	r3, [pc, #20]	; c001d50 <led1_switch+0x3c>
 c001d38:	e5933000 	ldr	r3, [r3]
 c001d3c:	e1a00003 	mov	r0, r3
 c001d40:	eb000023 	bl	c001dd4 <leds_display>
}
 c001d44:	e24bd00c 	sub	sp, fp, #12
 c001d48:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001d4c:	e12fff1e 	bx	lr
 c001d50:	0c0041cc 	.word	0x0c0041cc

0c001d54 <led2_switch>:

void led2_switch( void )
{
 c001d54:	e1a0c00d 	mov	ip, sp
 c001d58:	e92dd800 	push	{fp, ip, lr, pc}
 c001d5c:	e24cb004 	sub	fp, ip, #4
	status ^= LED2;
 c001d60:	e59f3028 	ldr	r3, [pc, #40]	; c001d90 <led2_switch+0x3c>
 c001d64:	e5933000 	ldr	r3, [r3]
 c001d68:	e2232002 	eor	r2, r3, #2
 c001d6c:	e59f301c 	ldr	r3, [pc, #28]	; c001d90 <led2_switch+0x3c>
 c001d70:	e5832000 	str	r2, [r3]
	leds_display( status );
 c001d74:	e59f3014 	ldr	r3, [pc, #20]	; c001d90 <led2_switch+0x3c>
 c001d78:	e5933000 	ldr	r3, [r3]
 c001d7c:	e1a00003 	mov	r0, r3
 c001d80:	eb000013 	bl	c001dd4 <leds_display>
}
 c001d84:	e24bd00c 	sub	sp, fp, #12
 c001d88:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001d8c:	e12fff1e 	bx	lr
 c001d90:	0c0041cc 	.word	0x0c0041cc

0c001d94 <leds_switch>:

void leds_switch( void ){
 c001d94:	e1a0c00d 	mov	ip, sp
 c001d98:	e92dd800 	push	{fp, ip, lr, pc}
 c001d9c:	e24cb004 	sub	fp, ip, #4
	status ^= (LED1 | LED2);
 c001da0:	e59f3028 	ldr	r3, [pc, #40]	; c001dd0 <leds_switch+0x3c>
 c001da4:	e5933000 	ldr	r3, [r3]
 c001da8:	e2232003 	eor	r2, r3, #3
 c001dac:	e59f301c 	ldr	r3, [pc, #28]	; c001dd0 <leds_switch+0x3c>
 c001db0:	e5832000 	str	r2, [r3]
	leds_display( status );
 c001db4:	e59f3014 	ldr	r3, [pc, #20]	; c001dd0 <leds_switch+0x3c>
 c001db8:	e5933000 	ldr	r3, [r3]
 c001dbc:	e1a00003 	mov	r0, r3
 c001dc0:	eb000003 	bl	c001dd4 <leds_display>
}
 c001dc4:	e24bd00c 	sub	sp, fp, #12
 c001dc8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001dcc:	e12fff1e 	bx	lr
 c001dd0:	0c0041cc 	.word	0x0c0041cc

0c001dd4 <leds_display>:

void leds_display( unsigned int leds_status )
{
 c001dd4:	e1a0c00d 	mov	ip, sp
 c001dd8:	e92dd800 	push	{fp, ip, lr, pc}
 c001ddc:	e24cb004 	sub	fp, ip, #4
 c001de0:	e24dd008 	sub	sp, sp, #8
 c001de4:	e50b0010 	str	r0, [fp, #-16]
	status = leds_status;
 c001de8:	e59f3074 	ldr	r3, [pc, #116]	; c001e64 <leds_display+0x90>
 c001dec:	e51b2010 	ldr	r2, [fp, #-16]
 c001df0:	e5832000 	str	r2, [r3]
	
	// LED 1
	if( status & LED1 )
 c001df4:	e59f3068 	ldr	r3, [pc, #104]	; c001e64 <leds_display+0x90>
 c001df8:	e5933000 	ldr	r3, [r3]
 c001dfc:	e2033001 	and	r3, r3, #1
 c001e00:	e20330ff 	and	r3, r3, #255	; 0xff
 c001e04:	e3530000 	cmp	r3, #0
 c001e08:	0a000003 	beq	c001e1c <leds_display+0x48>
		//COMPLETAR usando el interfaz del puerto B definido en gpio.h
		//hay que poner a nivel bajo el bit correspondiente al led 1
		portB_write(BIT_LED1, DISABLE);
 c001e0c:	e3a00009 	mov	r0, #9
 c001e10:	e3a01000 	mov	r1, #0
 c001e14:	ebfffc22 	bl	c000ea4 <portB_write>
 c001e18:	ea000002 	b	c001e28 <leds_display+0x54>
	else
		//COMPLETAR usando el interfaz del puerto B definido en gpio.h
		//hay que poner a nivel alto el bit correspondiente al led 1
		portB_write(BIT_LED1, ENABLE);
 c001e1c:	e3a00009 	mov	r0, #9
 c001e20:	e3a01001 	mov	r1, #1
 c001e24:	ebfffc1e 	bl	c000ea4 <portB_write>

	// LED 2
	if( status & LED2 )
 c001e28:	e59f3034 	ldr	r3, [pc, #52]	; c001e64 <leds_display+0x90>
 c001e2c:	e5933000 	ldr	r3, [r3]
 c001e30:	e2033002 	and	r3, r3, #2
 c001e34:	e3530000 	cmp	r3, #0
 c001e38:	0a000003 	beq	c001e4c <leds_display+0x78>
		//COMPLETAR usando el interfaz del puerto B definido en gpio.h
		//hay que poner a nivel bajo el bit correspondiente al led 2
		portB_write(BIT_LED2, DISABLE);
 c001e3c:	e3a0000a 	mov	r0, #10
 c001e40:	e3a01000 	mov	r1, #0
 c001e44:	ebfffc16 	bl	c000ea4 <portB_write>
 c001e48:	ea000002 	b	c001e58 <leds_display+0x84>
	else
		//COMPLETAR usando el interfaz del puerto B definido en gpio.h
		//hay que poner a nivel alto el bit correspondiente al led 2
		portB_write(BIT_LED2, ENABLE);
 c001e4c:	e3a0000a 	mov	r0, #10
 c001e50:	e3a01001 	mov	r1, #1
 c001e54:	ebfffc12 	bl	c000ea4 <portB_write>
}
 c001e58:	e24bd00c 	sub	sp, fp, #12
 c001e5c:	e89d6800 	ldm	sp, {fp, sp, lr}
 c001e60:	e12fff1e 	bx	lr
 c001e64:	0c0041cc 	.word	0x0c0041cc

0c001e68 <timer_ISR>:
void rtc_ISR(void)  __attribute__ ((interrupt ("IRQ")));
void rtc_alarm_ISR(void)  __attribute__ ((interrupt ("IRQ")));


void timer_ISR(void)
{
 c001e68:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c001e6c:	e1a0c00d 	mov	ip, sp
 c001e70:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
 c001e74:	e24cb004 	sub	fp, ip, #4
	//Timer ISR Implementation
	led1_switch();
 c001e78:	ebffffa5 	bl	c001d14 <led1_switch>
	led2_switch();
 c001e7c:	ebffffb4 	bl	c001d54 <led2_switch>

	ic_cleanflag(INT_TIMER0);
 c001e80:	e3a0000d 	mov	r0, #13
 c001e84:	ebfffebe 	bl	c001984 <ic_cleanflag>
}
 c001e88:	e24bd01c 	sub	sp, fp, #28
 c001e8c:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
 c001e90:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c001e94:	e25ef004 	subs	pc, lr, #4

0c001e98 <button_ISR>:

void button_ISR(void)
{
 c001e98:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c001e9c:	e1a0c00d 	mov	ip, sp
 c001ea0:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
 c001ea4:	e24cb004 	sub	fp, ip, #4
 c001ea8:	e24dd008 	sub	sp, sp, #8
	unsigned int whicheint = rEXTINTPND;
 c001eac:	e59f3080 	ldr	r3, [pc, #128]	; c001f34 <button_ISR+0x9c>
 c001eb0:	e5933000 	ldr	r3, [r3]
 c001eb4:	e50b3020 	str	r3, [fp, #-32]	; 0xffffffe0
	unsigned int buttons = (whicheint >> 2) & 0x3;
 c001eb8:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c001ebc:	e1a03123 	lsr	r3, r3, #2
 c001ec0:	e2033003 	and	r3, r3, #3
 c001ec4:	e50b3024 	str	r3, [fp, #-36]	; 0xffffffdc
	if (buttons & BUT2) {
		//BUT2 pressed
	}

	// eliminamos rebotes
	Delay(2000);
 c001ec8:	e3a00e7d 	mov	r0, #2000	; 0x7d0
 c001ecc:	eb0007cd 	bl	c003e08 <Delay>
	// borramos el flag en extintpnd
	//COMPLETAR: debemos borrar las peticiones de interrupciÃ³n en
	//EXTINTPND escribiendo un 1 en los flags que queremos borrar (los
	//correspondientes a los pulsadores pulsados)

	if(buttons & BUT1)
 c001ed0:	e51b3024 	ldr	r3, [fp, #-36]	; 0xffffffdc
 c001ed4:	e2033001 	and	r3, r3, #1
 c001ed8:	e20330ff 	and	r3, r3, #255	; 0xff
 c001edc:	e3530000 	cmp	r3, #0
 c001ee0:	0a000004 	beq	c001ef8 <button_ISR+0x60>
		//Borrar bit 2
		rEXTINTPND |= 1 << 2;
 c001ee4:	e59f3048 	ldr	r3, [pc, #72]	; c001f34 <button_ISR+0x9c>
 c001ee8:	e59f2044 	ldr	r2, [pc, #68]	; c001f34 <button_ISR+0x9c>
 c001eec:	e5922000 	ldr	r2, [r2]
 c001ef0:	e3822004 	orr	r2, r2, #4
 c001ef4:	e5832000 	str	r2, [r3]

	if(buttons & BUT2)
 c001ef8:	e51b3024 	ldr	r3, [fp, #-36]	; 0xffffffdc
 c001efc:	e2033002 	and	r3, r3, #2
 c001f00:	e3530000 	cmp	r3, #0
 c001f04:	0a000004 	beq	c001f1c <button_ISR+0x84>
		//Borrar bit 3
		rEXTINTPND |= 1 << 3;
 c001f08:	e59f3024 	ldr	r3, [pc, #36]	; c001f34 <button_ISR+0x9c>
 c001f0c:	e59f2020 	ldr	r2, [pc, #32]	; c001f34 <button_ISR+0x9c>
 c001f10:	e5922000 	ldr	r2, [r2]
 c001f14:	e3822008 	orr	r2, r2, #8
 c001f18:	e5832000 	str	r2, [r3]

	ic_cleanflag(INT_EINT4567);
 c001f1c:	e3a00015 	mov	r0, #21
 c001f20:	ebfffe97 	bl	c001984 <ic_cleanflag>
}
 c001f24:	e24bd01c 	sub	sp, fp, #28
 c001f28:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
 c001f2c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c001f30:	e25ef004 	subs	pc, lr, #4
 c001f34:	01d20054 	.word	0x01d20054

0c001f38 <keyboard_ISR>:

void keyboard_ISR(void)
{
 c001f38:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c001f3c:	e1a0c00d 	mov	ip, sp
 c001f40:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
 c001f44:	e24cb004 	sub	fp, ip, #4
 c001f48:	e24dd008 	sub	sp, sp, #8
	static unsigned n = 0;
	int key = -1;
 c001f4c:	e3e03000 	mvn	r3, #0
 c001f50:	e50b3020 	str	r3, [fp, #-32]	; 0xffffffe0

	/* Eliminar rebotes de presiÃ³n */
	Delay(200);
 c001f54:	e3a000c8 	mov	r0, #200	; 0xc8
 c001f58:	eb0007aa 	bl	c003e08 <Delay>
	
	/* Escaneo de tecla */
	key = kb_scan();
 c001f5c:	ebfffeb2 	bl	c001a2c <kb_scan>
 c001f60:	e50b0020 	str	r0, [fp, #-32]	; 0xffffffe0

	n = (n+1) & 0xf;
 c001f64:	e59f3044 	ldr	r3, [pc, #68]	; c001fb0 <keyboard_ISR+0x78>
 c001f68:	e5933000 	ldr	r3, [r3]
 c001f6c:	e2833001 	add	r3, r3, #1
 c001f70:	e203200f 	and	r2, r3, #15
 c001f74:	e59f3034 	ldr	r3, [pc, #52]	; c001fb0 <keyboard_ISR+0x78>
 c001f78:	e5832000 	str	r2, [r3]

	if (key != -1) {
 c001f7c:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c001f80:	e3730001 	cmn	r3, #1
 c001f84:	0a000001 	beq	c001f90 <keyboard_ISR+0x58>
		/* Visualizacion en el display */
		//COMPLETAR: mostrar la tecla en el display utilizando el interfaz
		//definido en D8Led.h

		D8Led_digit(key);
 c001f88:	e51b0020 	ldr	r0, [fp, #-32]	; 0xffffffe0
 c001f8c:	ebfff9fb 	bl	c000780 <D8Led_digit>
		/* Esperar a que la tecla se suelte, consultando el registro de datos */		
		//while (/*COMPLETAR: true si estÃ¡ pulsada la tecla (leer del registro rPDATG)*/);
	}

    /* Eliminar rebotes de depresiÃ³n */
    Delay(200);
 c001f90:	e3a000c8 	mov	r0, #200	; 0xc8
 c001f94:	eb00079b 	bl	c003e08 <Delay>
     
    /* Borrar interrupciones pendientes */
	//COMPLETAR
	//borrar la interrupciÃ³n por la lÃ­nea EINT1 en el registro rI_ISPC
    ic_cleanflag(INT_EINT1);
 c001f98:	e3a00018 	mov	r0, #24
 c001f9c:	ebfffe78 	bl	c001984 <ic_cleanflag>
}
 c001fa0:	e24bd01c 	sub	sp, fp, #28
 c001fa4:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
 c001fa8:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c001fac:	e25ef004 	subs	pc, lr, #4
 c001fb0:	0c0041d8 	.word	0x0c0041d8

0c001fb4 <setup>:

int setup(void)
{
 c001fb4:	e1a0c00d 	mov	ip, sp
 c001fb8:	e92dd800 	push	{fp, ip, lr, pc}
 c001fbc:	e24cb004 	sub	fp, ip, #4
	leds_init();
 c001fc0:	ebffff02 	bl	c001bd0 <leds_init>
	D8Led_init();
 c001fc4:	ebfff9cd 	bl	c000700 <D8Led_init>
	D8Led_segment(0x02); // "-" Symbol
 c001fc8:	e3a00002 	mov	r0, #2
 c001fcc:	ebfff9d4 	bl	c000724 <D8Led_segment>
	led1_on();
 c001fd0:	ebffff0f 	bl	c001c14 <led1_on>
	//COMPLETAR: utilizando el interfaz para el puerto G definido en gpio.h
	//configurar los pines 1, 6 y 7 del puerto G para poder generar interrupciones
	//externas por flanco de bajada por ellos y activar las correspondientes
	//resistencias de pull-up.

	portG_conf(6, EINT);
 c001fd4:	e3a00006 	mov	r0, #6
 c001fd8:	e3a01003 	mov	r1, #3
 c001fdc:	ebfffbdf 	bl	c000f60 <portG_conf>
	portG_eint_trig(6, FALLING);
 c001fe0:	e3a00006 	mov	r0, #6
 c001fe4:	e3a01002 	mov	r1, #2
 c001fe8:	ebfffc4a 	bl	c001118 <portG_eint_trig>
	portG_conf_pup(6, ENABLE);
 c001fec:	e3a00006 	mov	r0, #6
 c001ff0:	e3a01001 	mov	r1, #1
 c001ff4:	ebfffd6c 	bl	c0015ac <portG_conf_pup>

	portG_conf(7, EINT);
 c001ff8:	e3a00007 	mov	r0, #7
 c001ffc:	e3a01003 	mov	r1, #3
 c002000:	ebfffbd6 	bl	c000f60 <portG_conf>
	portG_eint_trig(7, FALLING);
 c002004:	e3a00007 	mov	r0, #7
 c002008:	e3a01002 	mov	r1, #2
 c00200c:	ebfffc41 	bl	c001118 <portG_eint_trig>
	portG_conf_pup(7, ENABLE);
 c002010:	e3a00007 	mov	r0, #7
 c002014:	e3a01001 	mov	r1, #1
 c002018:	ebfffd63 	bl	c0015ac <portG_conf_pup>
	/********************************************************************/

	/* ConfiguraciÃ³n del timer */

	//TIMER0: 0.5 seconds
	tmr_set_mode(TIMER0, RELOAD);
 c00201c:	e3a00000 	mov	r0, #0
 c002020:	e3a01001 	mov	r1, #1
 c002024:	eb000578 	bl	c00360c <tmr_set_mode>
	tmr_set_prescaler(TIMER0, 255);
 c002028:	e3a00000 	mov	r0, #0
 c00202c:	e3a010ff 	mov	r1, #255	; 0xff
 c002030:	eb000474 	bl	c003208 <tmr_set_prescaler>
	tmr_set_divider(TIMER0, D1_8);
 c002034:	e3a00000 	mov	r0, #0
 c002038:	e3a01002 	mov	r1, #2
 c00203c:	eb0004a8 	bl	c0032e4 <tmr_set_divider>
	tmr_set_count(TIMER0, 62500 >> 3, 1);
 c002040:	e3a00000 	mov	r0, #0
 c002044:	e59f10a0 	ldr	r1, [pc, #160]	; c0020ec <setup+0x138>
 c002048:	e3a02001 	mov	r2, #1
 c00204c:	eb0004f3 	bl	c003420 <tmr_set_count>

	tmr_update(TIMER0);
 c002050:	e3a00000 	mov	r0, #0
 c002054:	eb00053e 	bl	c003554 <tmr_update>

	//COMPLETAR: tomar el cÃ³digo de la segunda parte

	tmr_start(TIMER0);
 c002058:	e3a00000 	mov	r0, #0
 c00205c:	eb0005ad 	bl	c003718 <tmr_start>
	//if (RL.moving)
	//
	/***************************/

	// Registramos las ISRs
	pISR_TIMER0 = (unsigned)timer_ISR;//COMPLETAR: registrar la RTI del timer
 c002060:	e59f3088 	ldr	r3, [pc, #136]	; c0020f0 <setup+0x13c>
 c002064:	e59f2088 	ldr	r2, [pc, #136]	; c0020f4 <setup+0x140>
 c002068:	e5832000 	str	r2, [r3]
	pISR_EINT4567 = (unsigned)button_ISR; //COMPLETAR: registrar la RTI de los botones
 c00206c:	e59f3084 	ldr	r3, [pc, #132]	; c0020f8 <setup+0x144>
 c002070:	e59f2084 	ldr	r2, [pc, #132]	; c0020fc <setup+0x148>
 c002074:	e5832000 	str	r2, [r3]
	pISR_EINT1    = (unsigned)keyboard_ISR; //COMPLETAR: registrar la RTI del teclado
 c002078:	e59f3080 	ldr	r3, [pc, #128]	; c002100 <setup+0x14c>
 c00207c:	e59f2080 	ldr	r2, [pc, #128]	; c002104 <setup+0x150>
 c002080:	e5832000 	str	r2, [r3]
	 * Configuramos el timer 0 en modo IRQ y habilitamos esta lÃ­nea
	 * Configuramos la lÃ­nea EINT4567 en modo IRQ y la habilitamos
	 * Configuramos la lÃ­nea EINT1 en modo IRQ y la habilitamos
	 */

	uart0_init();
 c002084:	eb00060c 	bl	c0038bc <uart0_init>
	rtc_init();
 c002088:	eb0000d9 	bl	c0023f4 <rtc_init>
	ic_init();
 c00208c:	ebfffd78 	bl	c001674 <ic_init>
	//		habilitar la lÃ­nea INT_EINT4567
	//		habilitar la lÃ­nea INT_EINT1

	/***************************************************/

	ic_conf_irq(ENABLE, VEC);
 c002090:	e3a00001 	mov	r0, #1
 c002094:	e3a01000 	mov	r1, #0
 c002098:	ebfffd86 	bl	c0016b8 <ic_conf_irq>
	ic_conf_fiq(DISABLE);
 c00209c:	e3a00000 	mov	r0, #0
 c0020a0:	ebfffdb3 	bl	c001774 <ic_conf_fiq>

	ic_conf_line(INT_TIMER0, IRQ);
 c0020a4:	e3a0000d 	mov	r0, #13
 c0020a8:	e3a01000 	mov	r1, #0
 c0020ac:	ebfffdd1 	bl	c0017f8 <ic_conf_line>
	ic_conf_line(INT_EINT4567, IRQ);
 c0020b0:	e3a00015 	mov	r0, #21
 c0020b4:	e3a01000 	mov	r1, #0
 c0020b8:	ebfffdce 	bl	c0017f8 <ic_conf_line>
	ic_conf_line(INT_EINT1, IRQ);
 c0020bc:	e3a00018 	mov	r0, #24
 c0020c0:	e3a01000 	mov	r1, #0
 c0020c4:	ebfffdcb 	bl	c0017f8 <ic_conf_line>

	//ic_enable(INT_TIMER0);
	//ic_enable(INT_EINT4567);
	//ic_enable(INT_EINT1);

	ic_enable(INT_GLOBAL);
 c0020c8:	e3a0001a 	mov	r0, #26
 c0020cc:	ebfffdf9 	bl	c0018b8 <ic_enable>

	Delay(0);
 c0020d0:	e3a00000 	mov	r0, #0
 c0020d4:	eb00074b 	bl	c003e08 <Delay>
	return 0;
 c0020d8:	e3a03000 	mov	r3, #0
}
 c0020dc:	e1a00003 	mov	r0, r3
 c0020e0:	e24bd00c 	sub	sp, fp, #12
 c0020e4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0020e8:	e12fff1e 	bx	lr
 c0020ec:	00001e84 	.word	0x00001e84
 c0020f0:	0c7fff54 	.word	0x0c7fff54
 c0020f4:	0c001e68 	.word	0x0c001e68
 c0020f8:	0c7fff74 	.word	0x0c7fff74
 c0020fc:	0c001e98 	.word	0x0c001e98
 c002100:	0c7fff80 	.word	0x0c7fff80
 c002104:	0c001f38 	.word	0x0c001f38

0c002108 <print_date>:

void print_date(rtc_time_t* rtc_time)
{
 c002108:	e1a0c00d 	mov	ip, sp
 c00210c:	e92dd800 	push	{fp, ip, lr, pc}
 c002110:	e24cb004 	sub	fp, ip, #4
 c002114:	e24dd008 	sub	sp, sp, #8
 c002118:	e50b0010 	str	r0, [fp, #-16]
	uart0_puts( "\nFecha y hora: " );
 c00211c:	e59f0094 	ldr	r0, [pc, #148]	; c0021b8 <print_date+0xb0>
 c002120:	eb000624 	bl	c0039b8 <uart0_puts>
	uart0_putint( rtc_time->mday );
 c002124:	e51b3010 	ldr	r3, [fp, #-16]
 c002128:	e5d33003 	ldrb	r3, [r3, #3]
 c00212c:	e1a00003 	mov	r0, r3
 c002130:	eb000634 	bl	c003a08 <uart0_putint>
	uart0_putchar( '/' );
 c002134:	e3a0002f 	mov	r0, #47	; 0x2f
 c002138:	eb0005f8 	bl	c003920 <uart0_putchar>
	uart0_putint( rtc_time->mon );
 c00213c:	e51b3010 	ldr	r3, [fp, #-16]
 c002140:	e5d33005 	ldrb	r3, [r3, #5]
 c002144:	e1a00003 	mov	r0, r3
 c002148:	eb00062e 	bl	c003a08 <uart0_putint>
	uart0_putchar( '/' );
 c00214c:	e3a0002f 	mov	r0, #47	; 0x2f
 c002150:	eb0005f2 	bl	c003920 <uart0_putchar>
	uart0_putint( rtc_time->year );
 c002154:	e51b3010 	ldr	r3, [fp, #-16]
 c002158:	e5d33006 	ldrb	r3, [r3, #6]
 c00215c:	e1a00003 	mov	r0, r3
 c002160:	eb000628 	bl	c003a08 <uart0_putint>
	uart0_putchar( ' ' );
 c002164:	e3a00020 	mov	r0, #32
 c002168:	eb0005ec 	bl	c003920 <uart0_putchar>
	uart0_putint( rtc_time->hour );
 c00216c:	e51b3010 	ldr	r3, [fp, #-16]
 c002170:	e5d33002 	ldrb	r3, [r3, #2]
 c002174:	e1a00003 	mov	r0, r3
 c002178:	eb000622 	bl	c003a08 <uart0_putint>
	uart0_putchar( ':' );
 c00217c:	e3a0003a 	mov	r0, #58	; 0x3a
 c002180:	eb0005e6 	bl	c003920 <uart0_putchar>
	uart0_putint( rtc_time->min );
 c002184:	e51b3010 	ldr	r3, [fp, #-16]
 c002188:	e5d33001 	ldrb	r3, [r3, #1]
 c00218c:	e1a00003 	mov	r0, r3
 c002190:	eb00061c 	bl	c003a08 <uart0_putint>
	uart0_putchar( ':' );
 c002194:	e3a0003a 	mov	r0, #58	; 0x3a
 c002198:	eb0005e0 	bl	c003920 <uart0_putchar>
	uart0_putint( rtc_time->sec );
 c00219c:	e51b3010 	ldr	r3, [fp, #-16]
 c0021a0:	e5d33000 	ldrb	r3, [r3]
 c0021a4:	e1a00003 	mov	r0, r3
 c0021a8:	eb000616 	bl	c003a08 <uart0_putint>
}
 c0021ac:	e24bd00c 	sub	sp, fp, #12
 c0021b0:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0021b4:	e12fff1e 	bx	lr
 c0021b8:	0c0040dc 	.word	0x0c0040dc

0c0021bc <read_date>:

void read_date(rtc_time_t* rtc_time)
{
 c0021bc:	e1a0c00d 	mov	ip, sp
 c0021c0:	e92dd800 	push	{fp, ip, lr, pc}
 c0021c4:	e24cb004 	sub	fp, ip, #4
 c0021c8:	e24dd008 	sub	sp, sp, #8
 c0021cc:	e50b0010 	str	r0, [fp, #-16]
	uart0_puts( "\nDia: " );
 c0021d0:	e59f00c8 	ldr	r0, [pc, #200]	; c0022a0 <read_date+0xe4>
 c0021d4:	eb0005f7 	bl	c0039b8 <uart0_puts>
	rtc_time->mday = uart0_getint();
 c0021d8:	eb000693 	bl	c003c2c <uart0_getint>
 c0021dc:	e1a03000 	mov	r3, r0
 c0021e0:	e20320ff 	and	r2, r3, #255	; 0xff
 c0021e4:	e51b3010 	ldr	r3, [fp, #-16]
 c0021e8:	e5c32003 	strb	r2, [r3, #3]
	uart0_puts( "\nMes: " );
 c0021ec:	e59f00b0 	ldr	r0, [pc, #176]	; c0022a4 <read_date+0xe8>
 c0021f0:	eb0005f0 	bl	c0039b8 <uart0_puts>
	rtc_time->mon = uart0_getint();
 c0021f4:	eb00068c 	bl	c003c2c <uart0_getint>
 c0021f8:	e1a03000 	mov	r3, r0
 c0021fc:	e20320ff 	and	r2, r3, #255	; 0xff
 c002200:	e51b3010 	ldr	r3, [fp, #-16]
 c002204:	e5c32005 	strb	r2, [r3, #5]
	uart0_puts( "\nAño: " );
 c002208:	e59f0098 	ldr	r0, [pc, #152]	; c0022a8 <read_date+0xec>
 c00220c:	eb0005e9 	bl	c0039b8 <uart0_puts>
	rtc_time->year = uart0_getint();
 c002210:	eb000685 	bl	c003c2c <uart0_getint>
 c002214:	e1a03000 	mov	r3, r0
 c002218:	e20320ff 	and	r2, r3, #255	; 0xff
 c00221c:	e51b3010 	ldr	r3, [fp, #-16]
 c002220:	e5c32006 	strb	r2, [r3, #6]
	uart0_puts( "\nDia de la semana: " );
 c002224:	e59f0080 	ldr	r0, [pc, #128]	; c0022ac <read_date+0xf0>
 c002228:	eb0005e2 	bl	c0039b8 <uart0_puts>
	rtc_time->wday = uart0_getint();
 c00222c:	eb00067e 	bl	c003c2c <uart0_getint>
 c002230:	e1a03000 	mov	r3, r0
 c002234:	e20320ff 	and	r2, r3, #255	; 0xff
 c002238:	e51b3010 	ldr	r3, [fp, #-16]
 c00223c:	e5c32004 	strb	r2, [r3, #4]

	uart0_puts( "\nHora: " );
 c002240:	e59f0068 	ldr	r0, [pc, #104]	; c0022b0 <read_date+0xf4>
 c002244:	eb0005db 	bl	c0039b8 <uart0_puts>
	rtc_time->hour = uart0_getint();
 c002248:	eb000677 	bl	c003c2c <uart0_getint>
 c00224c:	e1a03000 	mov	r3, r0
 c002250:	e20320ff 	and	r2, r3, #255	; 0xff
 c002254:	e51b3010 	ldr	r3, [fp, #-16]
 c002258:	e5c32002 	strb	r2, [r3, #2]
	uart0_puts( "\nMinutos: " );
 c00225c:	e59f0050 	ldr	r0, [pc, #80]	; c0022b4 <read_date+0xf8>
 c002260:	eb0005d4 	bl	c0039b8 <uart0_puts>
	rtc_time->min = uart0_getint();
 c002264:	eb000670 	bl	c003c2c <uart0_getint>
 c002268:	e1a03000 	mov	r3, r0
 c00226c:	e20320ff 	and	r2, r3, #255	; 0xff
 c002270:	e51b3010 	ldr	r3, [fp, #-16]
 c002274:	e5c32001 	strb	r2, [r3, #1]
	uart0_puts( "\nSegundos: " );
 c002278:	e59f0038 	ldr	r0, [pc, #56]	; c0022b8 <read_date+0xfc>
 c00227c:	eb0005cd 	bl	c0039b8 <uart0_puts>
	rtc_time->sec = uart0_getint();
 c002280:	eb000669 	bl	c003c2c <uart0_getint>
 c002284:	e1a03000 	mov	r3, r0
 c002288:	e20320ff 	and	r2, r3, #255	; 0xff
 c00228c:	e51b3010 	ldr	r3, [fp, #-16]
 c002290:	e5c32000 	strb	r2, [r3]
}
 c002294:	e24bd00c 	sub	sp, fp, #12
 c002298:	e89d6800 	ldm	sp, {fp, sp, lr}
 c00229c:	e12fff1e 	bx	lr
 c0022a0:	0c0040ec 	.word	0x0c0040ec
 c0022a4:	0c0040f4 	.word	0x0c0040f4
 c0022a8:	0c0040fc 	.word	0x0c0040fc
 c0022ac:	0c004104 	.word	0x0c004104
 c0022b0:	0c004118 	.word	0x0c004118
 c0022b4:	0c004120 	.word	0x0c004120
 c0022b8:	0c00412c 	.word	0x0c00412c

0c0022bc <rtc_ISR>:

void rtc_ISR() {
 c0022bc:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c0022c0:	e1a0c00d 	mov	ip, sp
 c0022c4:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
 c0022c8:	e24cb004 	sub	fp, ip, #4
	static rtc_time_t rtc_time;

	rtc_gettime(&rtc_time);
 c0022cc:	e59f003c 	ldr	r0, [pc, #60]	; c002310 <rtc_ISR+0x54>
 c0022d0:	eb00018d 	bl	c00290c <rtc_gettime>
	print_date(&rtc_time);
 c0022d4:	e59f0034 	ldr	r0, [pc, #52]	; c002310 <rtc_ISR+0x54>
 c0022d8:	ebffff8a 	bl	c002108 <print_date>

	led1_switch();
 c0022dc:	ebfffe8c 	bl	c001d14 <led1_switch>
	led2_switch();
 c0022e0:	ebfffe9b 	bl	c001d54 <led2_switch>

	D8Led_digit(rtc_time.sec & 0xf);
 c0022e4:	e59f3024 	ldr	r3, [pc, #36]	; c002310 <rtc_ISR+0x54>
 c0022e8:	e5d33000 	ldrb	r3, [r3]
 c0022ec:	e203300f 	and	r3, r3, #15
 c0022f0:	e1a00003 	mov	r0, r3
 c0022f4:	ebfff921 	bl	c000780 <D8Led_digit>

	ic_cleanflag(INT_TICK);
 c0022f8:	e3a00014 	mov	r0, #20
 c0022fc:	ebfffda0 	bl	c001984 <ic_cleanflag>
}
 c002300:	e24bd01c 	sub	sp, fp, #28
 c002304:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
 c002308:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c00230c:	e25ef004 	subs	pc, lr, #4
 c002310:	0c0041d0 	.word	0x0c0041d0

0c002314 <rtc_alarm_ISR>:

void rtc_alarm_ISR(void) {
 c002314:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c002318:	e1a0c00d 	mov	ip, sp
 c00231c:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
 c002320:	e24cb004 	sub	fp, ip, #4
	uart0_puts("\nALARM GOES OFF!\n");
 c002324:	e59f0018 	ldr	r0, [pc, #24]	; c002344 <rtc_alarm_ISR+0x30>
 c002328:	eb0005a2 	bl	c0039b8 <uart0_puts>
	ic_cleanflag(INT_RTC);
 c00232c:	e3a00001 	mov	r0, #1
 c002330:	ebfffd93 	bl	c001984 <ic_cleanflag>
}
 c002334:	e24bd01c 	sub	sp, fp, #28
 c002338:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
 c00233c:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c002340:	e25ef004 	subs	pc, lr, #4
 c002344:	0c004138 	.word	0x0c004138

0c002348 <loop>:

int loop(void) {
 c002348:	e1a0c00d 	mov	ip, sp
 c00234c:	e92dd800 	push	{fp, ip, lr, pc}
 c002350:	e24cb004 	sub	fp, ip, #4
	return 0;
 c002354:	e3a03000 	mov	r3, #0
}
 c002358:	e1a00003 	mov	r0, r3
 c00235c:	e24bd00c 	sub	sp, fp, #12
 c002360:	e89d6800 	ldm	sp, {fp, sp, lr}
 c002364:	e12fff1e 	bx	lr

0c002368 <main>:

int main(void) {
 c002368:	e1a0c00d 	mov	ip, sp
 c00236c:	e92dd800 	push	{fp, ip, lr, pc}
 c002370:	e24cb004 	sub	fp, ip, #4

	setup();
 c002374:	ebffff0e 	bl	c001fb4 <setup>

	uart0_puts("Starting from ROM...\n");
 c002378:	e59f001c 	ldr	r0, [pc, #28]	; c00239c <main+0x34>
 c00237c:	eb00058d 	bl	c0039b8 <uart0_puts>

	led1_on();
 c002380:	ebfffe23 	bl	c001c14 <led1_on>
	led2_off();
 c002384:	ebfffe52 	bl	c001cd4 <led2_off>

	rtc_open(rtc_ISR, 127);
 c002388:	e59f0010 	ldr	r0, [pc, #16]	; c0023a0 <main+0x38>
 c00238c:	e3a0107f 	mov	r1, #127	; 0x7f
 c002390:	eb00036f 	bl	c003154 <rtc_open>

	while (1) {
		loop();
 c002394:	ebffffeb 	bl	c002348 <loop>
	}
 c002398:	eafffffd 	b	c002394 <main+0x2c>
 c00239c:	0c00414c 	.word	0x0c00414c
 c0023a0:	0c0022bc 	.word	0x0c0022bc

0c0023a4 <isr_TICK_dummy>:
#include "intcontroller.h"

void isr_TICK_dummy(void)  __attribute__ ((interrupt ("IRQ")));
void isr_ALARM_dummy(void) __attribute__ ((interrupt ("IRQ")));

void isr_TICK_dummy(void){
 c0023a4:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c0023a8:	e1a0c00d 	mov	ip, sp
 c0023ac:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
 c0023b0:	e24cb004 	sub	fp, ip, #4
	ic_cleanflag(INT_TICK);
 c0023b4:	e3a00014 	mov	r0, #20
 c0023b8:	ebfffd71 	bl	c001984 <ic_cleanflag>
}
 c0023bc:	e24bd01c 	sub	sp, fp, #28
 c0023c0:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
 c0023c4:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c0023c8:	e25ef004 	subs	pc, lr, #4

0c0023cc <isr_ALARM_dummy>:

void isr_ALARM_dummy(void){
 c0023cc:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
 c0023d0:	e1a0c00d 	mov	ip, sp
 c0023d4:	e92dd80f 	push	{r0, r1, r2, r3, fp, ip, lr, pc}
 c0023d8:	e24cb004 	sub	fp, ip, #4
	ic_cleanflag(INT_RTC);
 c0023dc:	e3a00001 	mov	r0, #1
 c0023e0:	ebfffd67 	bl	c001984 <ic_cleanflag>
}
 c0023e4:	e24bd01c 	sub	sp, fp, #28
 c0023e8:	e89d680f 	ldm	sp, {r0, r1, r2, r3, fp, sp, lr}
 c0023ec:	e49dc004 	pop	{ip}		; (ldr ip, [sp], #4)
 c0023f0:	e25ef004 	subs	pc, lr, #4

0c0023f4 <rtc_init>:

void rtc_init( void )
{
 c0023f4:	e1a0c00d 	mov	ip, sp
 c0023f8:	e92dd800 	push	{fp, ip, lr, pc}
 c0023fc:	e24cb004 	sub	fp, ip, #4
	//Disable Tick interrupt
    rTICINT   = 0x0;
 c002400:	e59f30ec 	ldr	r3, [pc, #236]	; c0024f4 <rtc_init+0x100>
 c002404:	e3a02000 	mov	r2, #0
 c002408:	e5c32000 	strb	r2, [r3]

    //Disable alarm
    rRTCALM  = 0x0;
 c00240c:	e59f30e4 	ldr	r3, [pc, #228]	; c0024f8 <rtc_init+0x104>
 c002410:	e3a02000 	mov	r2, #0
 c002414:	e5c32000 	strb	r2, [r3]

    //Disable Rounding
    rRTCRST  = 0x0;
 c002418:	e59f30dc 	ldr	r3, [pc, #220]	; c0024fc <rtc_init+0x108>
 c00241c:	e3a02000 	mov	r2, #0
 c002420:	e5c32000 	strb	r2, [r3]


    // RTCCON[2] = 0 merged BCD registers: única opción posible
    // RTCCON[1] = 0 Fuente de reloj primaria: única opción posible: XTAL
    // RTCCON[0] = 1 Enabled register read/write
    rRTCCON  = 0x1;
 c002424:	e59f30d4 	ldr	r3, [pc, #212]	; c002500 <rtc_init+0x10c>
 c002428:	e3a02001 	mov	r2, #1
 c00242c:	e5c32000 	strb	r2, [r3]

    //Set to 00:00:00 1/1/2021
    rBCDYEAR = 0x2 << 4 | 0x1;
 c002430:	e59f30cc 	ldr	r3, [pc, #204]	; c002504 <rtc_init+0x110>
 c002434:	e3a02021 	mov	r2, #33	; 0x21
 c002438:	e5c32000 	strb	r2, [r3]
    rBCDMON  = 0x1;
 c00243c:	e59f30c4 	ldr	r3, [pc, #196]	; c002508 <rtc_init+0x114>
 c002440:	e3a02001 	mov	r2, #1
 c002444:	e5c32000 	strb	r2, [r3]
    rBCDDAY  = 0x1;
 c002448:	e59f30bc 	ldr	r3, [pc, #188]	; c00250c <rtc_init+0x118>
 c00244c:	e3a02001 	mov	r2, #1
 c002450:	e5c32000 	strb	r2, [r3]
    rBCDDATE = 0x4;
 c002454:	e59f30b4 	ldr	r3, [pc, #180]	; c002510 <rtc_init+0x11c>
 c002458:	e3a02004 	mov	r2, #4
 c00245c:	e5c32000 	strb	r2, [r3]
    rBCDHOUR = 0x0;
 c002460:	e59f30ac 	ldr	r3, [pc, #172]	; c002514 <rtc_init+0x120>
 c002464:	e3a02000 	mov	r2, #0
 c002468:	e5c32000 	strb	r2, [r3]
    rBCDMIN  = 0x0;
 c00246c:	e59f30a4 	ldr	r3, [pc, #164]	; c002518 <rtc_init+0x124>
 c002470:	e3a02000 	mov	r2, #0
 c002474:	e5c32000 	strb	r2, [r3]
    rBCDSEC  = 0x0;
 c002478:	e59f309c 	ldr	r3, [pc, #156]	; c00251c <rtc_init+0x128>
 c00247c:	e3a02000 	mov	r2, #0
 c002480:	e5c32000 	strb	r2, [r3]

    //Init to 0
    rALMYEAR = 0;
 c002484:	e59f3094 	ldr	r3, [pc, #148]	; c002520 <rtc_init+0x12c>
 c002488:	e3a02000 	mov	r2, #0
 c00248c:	e5c32000 	strb	r2, [r3]
    rALMMON  = 0;
 c002490:	e59f308c 	ldr	r3, [pc, #140]	; c002524 <rtc_init+0x130>
 c002494:	e3a02000 	mov	r2, #0
 c002498:	e5c32000 	strb	r2, [r3]
    rALMDAY  = 0;
 c00249c:	e59f3084 	ldr	r3, [pc, #132]	; c002528 <rtc_init+0x134>
 c0024a0:	e3a02000 	mov	r2, #0
 c0024a4:	e5c32000 	strb	r2, [r3]
    rALMHOUR = 0;
 c0024a8:	e59f307c 	ldr	r3, [pc, #124]	; c00252c <rtc_init+0x138>
 c0024ac:	e3a02000 	mov	r2, #0
 c0024b0:	e5c32000 	strb	r2, [r3]
    rALMMIN  = 0;
 c0024b4:	e59f3074 	ldr	r3, [pc, #116]	; c002530 <rtc_init+0x13c>
 c0024b8:	e3a02000 	mov	r2, #0
 c0024bc:	e5c32000 	strb	r2, [r3]
    rALMSEC  = 0;
 c0024c0:	e59f306c 	ldr	r3, [pc, #108]	; c002534 <rtc_init+0x140>
 c0024c4:	e3a02000 	mov	r2, #0
 c0024c8:	e5c32000 	strb	r2, [r3]

    rRTCCON &= ~1;
 c0024cc:	e59f302c 	ldr	r3, [pc, #44]	; c002500 <rtc_init+0x10c>
 c0024d0:	e59f2028 	ldr	r2, [pc, #40]	; c002500 <rtc_init+0x10c>
 c0024d4:	e5d22000 	ldrb	r2, [r2]
 c0024d8:	e20220ff 	and	r2, r2, #255	; 0xff
 c0024dc:	e3c22001 	bic	r2, r2, #1
 c0024e0:	e20220ff 	and	r2, r2, #255	; 0xff
 c0024e4:	e5c32000 	strb	r2, [r3]
}
 c0024e8:	e24bd00c 	sub	sp, fp, #12
 c0024ec:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0024f0:	e12fff1e 	bx	lr
 c0024f4:	01d7008c 	.word	0x01d7008c
 c0024f8:	01d70050 	.word	0x01d70050
 c0024fc:	01d7006c 	.word	0x01d7006c
 c002500:	01d70040 	.word	0x01d70040
 c002504:	01d70088 	.word	0x01d70088
 c002508:	01d70084 	.word	0x01d70084
 c00250c:	01d7007c 	.word	0x01d7007c
 c002510:	01d70080 	.word	0x01d70080
 c002514:	01d70078 	.word	0x01d70078
 c002518:	01d70074 	.word	0x01d70074
 c00251c:	01d70070 	.word	0x01d70070
 c002520:	01d70068 	.word	0x01d70068
 c002524:	01d70064 	.word	0x01d70064
 c002528:	01d70060 	.word	0x01d70060
 c00252c:	01d7005c 	.word	0x01d7005c
 c002530:	01d70058 	.word	0x01d70058
 c002534:	01d70054 	.word	0x01d70054

0c002538 <rtc_puttime>:

void rtc_puttime( rtc_time_t *rtc_time )
{
 c002538:	e1a0c00d 	mov	ip, sp
 c00253c:	e92dd800 	push	{fp, ip, lr, pc}
 c002540:	e24cb004 	sub	fp, ip, #4
 c002544:	e24dd008 	sub	sp, sp, #8
 c002548:	e50b0010 	str	r0, [fp, #-16]
	//Set RTCEN=RTCCON[0] = 1
    rRTCCON |= 1;
 c00254c:	e59f3394 	ldr	r3, [pc, #916]	; c0028e8 <rtc_puttime+0x3b0>
 c002550:	e59f2390 	ldr	r2, [pc, #912]	; c0028e8 <rtc_puttime+0x3b0>
 c002554:	e5d22000 	ldrb	r2, [r2]
 c002558:	e20220ff 	and	r2, r2, #255	; 0xff
 c00255c:	e3822001 	orr	r2, r2, #1
 c002560:	e20220ff 	and	r2, r2, #255	; 0xff
 c002564:	e5c32000 	strb	r2, [r3]

    rBCDYEAR = ((rtc_time->year / 10) % 10) << 4 | (rtc_time->year % 10);
 c002568:	e59f037c 	ldr	r0, [pc, #892]	; c0028ec <rtc_puttime+0x3b4>
 c00256c:	e51b3010 	ldr	r3, [fp, #-16]
 c002570:	e5d32006 	ldrb	r2, [r3, #6]
 c002574:	e59f3374 	ldr	r3, [pc, #884]	; c0028f0 <rtc_puttime+0x3b8>
 c002578:	e0831392 	umull	r1, r3, r2, r3
 c00257c:	e1a031a3 	lsr	r3, r3, #3
 c002580:	e20320ff 	and	r2, r3, #255	; 0xff
 c002584:	e59f3364 	ldr	r3, [pc, #868]	; c0028f0 <rtc_puttime+0x3b8>
 c002588:	e0831392 	umull	r1, r3, r2, r3
 c00258c:	e1a011a3 	lsr	r1, r3, #3
 c002590:	e1a03001 	mov	r3, r1
 c002594:	e1a03103 	lsl	r3, r3, #2
 c002598:	e0833001 	add	r3, r3, r1
 c00259c:	e1a03083 	lsl	r3, r3, #1
 c0025a0:	e0633002 	rsb	r3, r3, r2
 c0025a4:	e20330ff 	and	r3, r3, #255	; 0xff
 c0025a8:	e1a03203 	lsl	r3, r3, #4
 c0025ac:	e203c0ff 	and	ip, r3, #255	; 0xff
 c0025b0:	e51b3010 	ldr	r3, [fp, #-16]
 c0025b4:	e5d32006 	ldrb	r2, [r3, #6]
 c0025b8:	e59f3330 	ldr	r3, [pc, #816]	; c0028f0 <rtc_puttime+0x3b8>
 c0025bc:	e0831392 	umull	r1, r3, r2, r3
 c0025c0:	e1a011a3 	lsr	r1, r3, #3
 c0025c4:	e1a03001 	mov	r3, r1
 c0025c8:	e1a03103 	lsl	r3, r3, #2
 c0025cc:	e0833001 	add	r3, r3, r1
 c0025d0:	e1a03083 	lsl	r3, r3, #1
 c0025d4:	e0633002 	rsb	r3, r3, r2
 c0025d8:	e20330ff 	and	r3, r3, #255	; 0xff
 c0025dc:	e20330ff 	and	r3, r3, #255	; 0xff
 c0025e0:	e1a0200c 	mov	r2, ip
 c0025e4:	e1823003 	orr	r3, r2, r3
 c0025e8:	e20330ff 	and	r3, r3, #255	; 0xff
 c0025ec:	e20330ff 	and	r3, r3, #255	; 0xff
 c0025f0:	e5c03000 	strb	r3, [r0]
    rBCDMON  = ((rtc_time->mon / 10) % 10) << 4 | (rtc_time->mon % 10);
 c0025f4:	e59f02f8 	ldr	r0, [pc, #760]	; c0028f4 <rtc_puttime+0x3bc>
 c0025f8:	e51b3010 	ldr	r3, [fp, #-16]
 c0025fc:	e5d32005 	ldrb	r2, [r3, #5]
 c002600:	e59f32e8 	ldr	r3, [pc, #744]	; c0028f0 <rtc_puttime+0x3b8>
 c002604:	e0831392 	umull	r1, r3, r2, r3
 c002608:	e1a031a3 	lsr	r3, r3, #3
 c00260c:	e20320ff 	and	r2, r3, #255	; 0xff
 c002610:	e59f32d8 	ldr	r3, [pc, #728]	; c0028f0 <rtc_puttime+0x3b8>
 c002614:	e0831392 	umull	r1, r3, r2, r3
 c002618:	e1a011a3 	lsr	r1, r3, #3
 c00261c:	e1a03001 	mov	r3, r1
 c002620:	e1a03103 	lsl	r3, r3, #2
 c002624:	e0833001 	add	r3, r3, r1
 c002628:	e1a03083 	lsl	r3, r3, #1
 c00262c:	e0633002 	rsb	r3, r3, r2
 c002630:	e20330ff 	and	r3, r3, #255	; 0xff
 c002634:	e1a03203 	lsl	r3, r3, #4
 c002638:	e203c0ff 	and	ip, r3, #255	; 0xff
 c00263c:	e51b3010 	ldr	r3, [fp, #-16]
 c002640:	e5d32005 	ldrb	r2, [r3, #5]
 c002644:	e59f32a4 	ldr	r3, [pc, #676]	; c0028f0 <rtc_puttime+0x3b8>
 c002648:	e0831392 	umull	r1, r3, r2, r3
 c00264c:	e1a011a3 	lsr	r1, r3, #3
 c002650:	e1a03001 	mov	r3, r1
 c002654:	e1a03103 	lsl	r3, r3, #2
 c002658:	e0833001 	add	r3, r3, r1
 c00265c:	e1a03083 	lsl	r3, r3, #1
 c002660:	e0633002 	rsb	r3, r3, r2
 c002664:	e20330ff 	and	r3, r3, #255	; 0xff
 c002668:	e20330ff 	and	r3, r3, #255	; 0xff
 c00266c:	e1a0200c 	mov	r2, ip
 c002670:	e1823003 	orr	r3, r2, r3
 c002674:	e20330ff 	and	r3, r3, #255	; 0xff
 c002678:	e20330ff 	and	r3, r3, #255	; 0xff
 c00267c:	e5c03000 	strb	r3, [r0]
    rBCDDAY  = ((rtc_time->mday / 10) % 10) << 4 | (rtc_time->mday % 10);
 c002680:	e59f0270 	ldr	r0, [pc, #624]	; c0028f8 <rtc_puttime+0x3c0>
 c002684:	e51b3010 	ldr	r3, [fp, #-16]
 c002688:	e5d32003 	ldrb	r2, [r3, #3]
 c00268c:	e59f325c 	ldr	r3, [pc, #604]	; c0028f0 <rtc_puttime+0x3b8>
 c002690:	e0831392 	umull	r1, r3, r2, r3
 c002694:	e1a031a3 	lsr	r3, r3, #3
 c002698:	e20320ff 	and	r2, r3, #255	; 0xff
 c00269c:	e59f324c 	ldr	r3, [pc, #588]	; c0028f0 <rtc_puttime+0x3b8>
 c0026a0:	e0831392 	umull	r1, r3, r2, r3
 c0026a4:	e1a011a3 	lsr	r1, r3, #3
 c0026a8:	e1a03001 	mov	r3, r1
 c0026ac:	e1a03103 	lsl	r3, r3, #2
 c0026b0:	e0833001 	add	r3, r3, r1
 c0026b4:	e1a03083 	lsl	r3, r3, #1
 c0026b8:	e0633002 	rsb	r3, r3, r2
 c0026bc:	e20330ff 	and	r3, r3, #255	; 0xff
 c0026c0:	e1a03203 	lsl	r3, r3, #4
 c0026c4:	e203c0ff 	and	ip, r3, #255	; 0xff
 c0026c8:	e51b3010 	ldr	r3, [fp, #-16]
 c0026cc:	e5d32003 	ldrb	r2, [r3, #3]
 c0026d0:	e59f3218 	ldr	r3, [pc, #536]	; c0028f0 <rtc_puttime+0x3b8>
 c0026d4:	e0831392 	umull	r1, r3, r2, r3
 c0026d8:	e1a011a3 	lsr	r1, r3, #3
 c0026dc:	e1a03001 	mov	r3, r1
 c0026e0:	e1a03103 	lsl	r3, r3, #2
 c0026e4:	e0833001 	add	r3, r3, r1
 c0026e8:	e1a03083 	lsl	r3, r3, #1
 c0026ec:	e0633002 	rsb	r3, r3, r2
 c0026f0:	e20330ff 	and	r3, r3, #255	; 0xff
 c0026f4:	e20330ff 	and	r3, r3, #255	; 0xff
 c0026f8:	e1a0200c 	mov	r2, ip
 c0026fc:	e1823003 	orr	r3, r2, r3
 c002700:	e20330ff 	and	r3, r3, #255	; 0xff
 c002704:	e20330ff 	and	r3, r3, #255	; 0xff
 c002708:	e5c03000 	strb	r3, [r0]
    rBCDDATE = rtc_time->wday;
 c00270c:	e59f31e8 	ldr	r3, [pc, #488]	; c0028fc <rtc_puttime+0x3c4>
 c002710:	e51b2010 	ldr	r2, [fp, #-16]
 c002714:	e5d22004 	ldrb	r2, [r2, #4]
 c002718:	e5c32000 	strb	r2, [r3]
    rBCDHOUR = ((rtc_time->hour / 10) % 10) << 4 | (rtc_time->hour % 10);
 c00271c:	e59f01dc 	ldr	r0, [pc, #476]	; c002900 <rtc_puttime+0x3c8>
 c002720:	e51b3010 	ldr	r3, [fp, #-16]
 c002724:	e5d32002 	ldrb	r2, [r3, #2]
 c002728:	e59f31c0 	ldr	r3, [pc, #448]	; c0028f0 <rtc_puttime+0x3b8>
 c00272c:	e0831392 	umull	r1, r3, r2, r3
 c002730:	e1a031a3 	lsr	r3, r3, #3
 c002734:	e20320ff 	and	r2, r3, #255	; 0xff
 c002738:	e59f31b0 	ldr	r3, [pc, #432]	; c0028f0 <rtc_puttime+0x3b8>
 c00273c:	e0831392 	umull	r1, r3, r2, r3
 c002740:	e1a011a3 	lsr	r1, r3, #3
 c002744:	e1a03001 	mov	r3, r1
 c002748:	e1a03103 	lsl	r3, r3, #2
 c00274c:	e0833001 	add	r3, r3, r1
 c002750:	e1a03083 	lsl	r3, r3, #1
 c002754:	e0633002 	rsb	r3, r3, r2
 c002758:	e20330ff 	and	r3, r3, #255	; 0xff
 c00275c:	e1a03203 	lsl	r3, r3, #4
 c002760:	e203c0ff 	and	ip, r3, #255	; 0xff
 c002764:	e51b3010 	ldr	r3, [fp, #-16]
 c002768:	e5d32002 	ldrb	r2, [r3, #2]
 c00276c:	e59f317c 	ldr	r3, [pc, #380]	; c0028f0 <rtc_puttime+0x3b8>
 c002770:	e0831392 	umull	r1, r3, r2, r3
 c002774:	e1a011a3 	lsr	r1, r3, #3
 c002778:	e1a03001 	mov	r3, r1
 c00277c:	e1a03103 	lsl	r3, r3, #2
 c002780:	e0833001 	add	r3, r3, r1
 c002784:	e1a03083 	lsl	r3, r3, #1
 c002788:	e0633002 	rsb	r3, r3, r2
 c00278c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002790:	e20330ff 	and	r3, r3, #255	; 0xff
 c002794:	e1a0200c 	mov	r2, ip
 c002798:	e1823003 	orr	r3, r2, r3
 c00279c:	e20330ff 	and	r3, r3, #255	; 0xff
 c0027a0:	e20330ff 	and	r3, r3, #255	; 0xff
 c0027a4:	e5c03000 	strb	r3, [r0]
    rBCDMIN  = ((rtc_time->min / 10) % 10) << 4 | (rtc_time->min % 10);
 c0027a8:	e59f0154 	ldr	r0, [pc, #340]	; c002904 <rtc_puttime+0x3cc>
 c0027ac:	e51b3010 	ldr	r3, [fp, #-16]
 c0027b0:	e5d32001 	ldrb	r2, [r3, #1]
 c0027b4:	e59f3134 	ldr	r3, [pc, #308]	; c0028f0 <rtc_puttime+0x3b8>
 c0027b8:	e0831392 	umull	r1, r3, r2, r3
 c0027bc:	e1a031a3 	lsr	r3, r3, #3
 c0027c0:	e20320ff 	and	r2, r3, #255	; 0xff
 c0027c4:	e59f3124 	ldr	r3, [pc, #292]	; c0028f0 <rtc_puttime+0x3b8>
 c0027c8:	e0831392 	umull	r1, r3, r2, r3
 c0027cc:	e1a011a3 	lsr	r1, r3, #3
 c0027d0:	e1a03001 	mov	r3, r1
 c0027d4:	e1a03103 	lsl	r3, r3, #2
 c0027d8:	e0833001 	add	r3, r3, r1
 c0027dc:	e1a03083 	lsl	r3, r3, #1
 c0027e0:	e0633002 	rsb	r3, r3, r2
 c0027e4:	e20330ff 	and	r3, r3, #255	; 0xff
 c0027e8:	e1a03203 	lsl	r3, r3, #4
 c0027ec:	e203c0ff 	and	ip, r3, #255	; 0xff
 c0027f0:	e51b3010 	ldr	r3, [fp, #-16]
 c0027f4:	e5d32001 	ldrb	r2, [r3, #1]
 c0027f8:	e59f30f0 	ldr	r3, [pc, #240]	; c0028f0 <rtc_puttime+0x3b8>
 c0027fc:	e0831392 	umull	r1, r3, r2, r3
 c002800:	e1a011a3 	lsr	r1, r3, #3
 c002804:	e1a03001 	mov	r3, r1
 c002808:	e1a03103 	lsl	r3, r3, #2
 c00280c:	e0833001 	add	r3, r3, r1
 c002810:	e1a03083 	lsl	r3, r3, #1
 c002814:	e0633002 	rsb	r3, r3, r2
 c002818:	e20330ff 	and	r3, r3, #255	; 0xff
 c00281c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002820:	e1a0200c 	mov	r2, ip
 c002824:	e1823003 	orr	r3, r2, r3
 c002828:	e20330ff 	and	r3, r3, #255	; 0xff
 c00282c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002830:	e5c03000 	strb	r3, [r0]
    rBCDSEC  = ((rtc_time->sec / 10) % 10) << 4 | (rtc_time->sec % 10);
 c002834:	e59f00cc 	ldr	r0, [pc, #204]	; c002908 <rtc_puttime+0x3d0>
 c002838:	e51b3010 	ldr	r3, [fp, #-16]
 c00283c:	e5d32000 	ldrb	r2, [r3]
 c002840:	e59f30a8 	ldr	r3, [pc, #168]	; c0028f0 <rtc_puttime+0x3b8>
 c002844:	e0831392 	umull	r1, r3, r2, r3
 c002848:	e1a031a3 	lsr	r3, r3, #3
 c00284c:	e20320ff 	and	r2, r3, #255	; 0xff
 c002850:	e59f3098 	ldr	r3, [pc, #152]	; c0028f0 <rtc_puttime+0x3b8>
 c002854:	e0831392 	umull	r1, r3, r2, r3
 c002858:	e1a011a3 	lsr	r1, r3, #3
 c00285c:	e1a03001 	mov	r3, r1
 c002860:	e1a03103 	lsl	r3, r3, #2
 c002864:	e0833001 	add	r3, r3, r1
 c002868:	e1a03083 	lsl	r3, r3, #1
 c00286c:	e0633002 	rsb	r3, r3, r2
 c002870:	e20330ff 	and	r3, r3, #255	; 0xff
 c002874:	e1a03203 	lsl	r3, r3, #4
 c002878:	e203c0ff 	and	ip, r3, #255	; 0xff
 c00287c:	e51b3010 	ldr	r3, [fp, #-16]
 c002880:	e5d32000 	ldrb	r2, [r3]
 c002884:	e59f3064 	ldr	r3, [pc, #100]	; c0028f0 <rtc_puttime+0x3b8>
 c002888:	e0831392 	umull	r1, r3, r2, r3
 c00288c:	e1a011a3 	lsr	r1, r3, #3
 c002890:	e1a03001 	mov	r3, r1
 c002894:	e1a03103 	lsl	r3, r3, #2
 c002898:	e0833001 	add	r3, r3, r1
 c00289c:	e1a03083 	lsl	r3, r3, #1
 c0028a0:	e0633002 	rsb	r3, r3, r2
 c0028a4:	e20330ff 	and	r3, r3, #255	; 0xff
 c0028a8:	e20330ff 	and	r3, r3, #255	; 0xff
 c0028ac:	e1a0200c 	mov	r2, ip
 c0028b0:	e1823003 	orr	r3, r2, r3
 c0028b4:	e20330ff 	and	r3, r3, #255	; 0xff
 c0028b8:	e20330ff 	and	r3, r3, #255	; 0xff
 c0028bc:	e5c03000 	strb	r3, [r0]

	//Set RTCEN=RTCCON[0] = 0
    rRTCCON &= ~1;
 c0028c0:	e59f3020 	ldr	r3, [pc, #32]	; c0028e8 <rtc_puttime+0x3b0>
 c0028c4:	e59f201c 	ldr	r2, [pc, #28]	; c0028e8 <rtc_puttime+0x3b0>
 c0028c8:	e5d22000 	ldrb	r2, [r2]
 c0028cc:	e20220ff 	and	r2, r2, #255	; 0xff
 c0028d0:	e3c22001 	bic	r2, r2, #1
 c0028d4:	e20220ff 	and	r2, r2, #255	; 0xff
 c0028d8:	e5c32000 	strb	r2, [r3]
}
 c0028dc:	e24bd00c 	sub	sp, fp, #12
 c0028e0:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0028e4:	e12fff1e 	bx	lr
 c0028e8:	01d70040 	.word	0x01d70040
 c0028ec:	01d70088 	.word	0x01d70088
 c0028f0:	cccccccd 	.word	0xcccccccd
 c0028f4:	01d70084 	.word	0x01d70084
 c0028f8:	01d7007c 	.word	0x01d7007c
 c0028fc:	01d70080 	.word	0x01d70080
 c002900:	01d70078 	.word	0x01d70078
 c002904:	01d70074 	.word	0x01d70074
 c002908:	01d70070 	.word	0x01d70070

0c00290c <rtc_gettime>:

void rtc_gettime( rtc_time_t *rtc_time )
{
 c00290c:	e1a0c00d 	mov	ip, sp
 c002910:	e92dd800 	push	{fp, ip, lr, pc}
 c002914:	e24cb004 	sub	fp, ip, #4
 c002918:	e24dd008 	sub	sp, sp, #8
 c00291c:	e50b0010 	str	r0, [fp, #-16]
	//Set RTCEN=RTCCON[0] = 1
    rRTCCON |= 1;
 c002920:	e59f3404 	ldr	r3, [pc, #1028]	; c002d2c <rtc_gettime+0x420>
 c002924:	e59f2400 	ldr	r2, [pc, #1024]	; c002d2c <rtc_gettime+0x420>
 c002928:	e5d22000 	ldrb	r2, [r2]
 c00292c:	e20220ff 	and	r2, r2, #255	; 0xff
 c002930:	e3822001 	orr	r2, r2, #1
 c002934:	e20220ff 	and	r2, r2, #255	; 0xff
 c002938:	e5c32000 	strb	r2, [r3]

    rtc_time->year = (rBCDYEAR & 0b1111) + 10 * (rBCDYEAR >> 4);
 c00293c:	e59f33ec 	ldr	r3, [pc, #1004]	; c002d30 <rtc_gettime+0x424>
 c002940:	e5d33000 	ldrb	r3, [r3]
 c002944:	e20330ff 	and	r3, r3, #255	; 0xff
 c002948:	e203300f 	and	r3, r3, #15
 c00294c:	e20320ff 	and	r2, r3, #255	; 0xff
 c002950:	e59f33d8 	ldr	r3, [pc, #984]	; c002d30 <rtc_gettime+0x424>
 c002954:	e5d33000 	ldrb	r3, [r3]
 c002958:	e20330ff 	and	r3, r3, #255	; 0xff
 c00295c:	e1a03223 	lsr	r3, r3, #4
 c002960:	e20330ff 	and	r3, r3, #255	; 0xff
 c002964:	e1a01003 	mov	r1, r3
 c002968:	e1a01101 	lsl	r1, r1, #2
 c00296c:	e0813003 	add	r3, r1, r3
 c002970:	e1a03083 	lsl	r3, r3, #1
 c002974:	e20330ff 	and	r3, r3, #255	; 0xff
 c002978:	e0823003 	add	r3, r2, r3
 c00297c:	e20320ff 	and	r2, r3, #255	; 0xff
 c002980:	e51b3010 	ldr	r3, [fp, #-16]
 c002984:	e5c32006 	strb	r2, [r3, #6]
    rtc_time->mon  = (rBCDMON & 0b1111) + 10 * (rBCDMON >> 4);
 c002988:	e59f33a4 	ldr	r3, [pc, #932]	; c002d34 <rtc_gettime+0x428>
 c00298c:	e5d33000 	ldrb	r3, [r3]
 c002990:	e20330ff 	and	r3, r3, #255	; 0xff
 c002994:	e203300f 	and	r3, r3, #15
 c002998:	e20320ff 	and	r2, r3, #255	; 0xff
 c00299c:	e59f3390 	ldr	r3, [pc, #912]	; c002d34 <rtc_gettime+0x428>
 c0029a0:	e5d33000 	ldrb	r3, [r3]
 c0029a4:	e20330ff 	and	r3, r3, #255	; 0xff
 c0029a8:	e1a03223 	lsr	r3, r3, #4
 c0029ac:	e20330ff 	and	r3, r3, #255	; 0xff
 c0029b0:	e1a01003 	mov	r1, r3
 c0029b4:	e1a01101 	lsl	r1, r1, #2
 c0029b8:	e0813003 	add	r3, r1, r3
 c0029bc:	e1a03083 	lsl	r3, r3, #1
 c0029c0:	e20330ff 	and	r3, r3, #255	; 0xff
 c0029c4:	e0823003 	add	r3, r2, r3
 c0029c8:	e20320ff 	and	r2, r3, #255	; 0xff
 c0029cc:	e51b3010 	ldr	r3, [fp, #-16]
 c0029d0:	e5c32005 	strb	r2, [r3, #5]
    rtc_time->mday = (rBCDDAY & 0b1111) + 10 * (rBCDDAY >> 4);
 c0029d4:	e59f335c 	ldr	r3, [pc, #860]	; c002d38 <rtc_gettime+0x42c>
 c0029d8:	e5d33000 	ldrb	r3, [r3]
 c0029dc:	e20330ff 	and	r3, r3, #255	; 0xff
 c0029e0:	e203300f 	and	r3, r3, #15
 c0029e4:	e20320ff 	and	r2, r3, #255	; 0xff
 c0029e8:	e59f3348 	ldr	r3, [pc, #840]	; c002d38 <rtc_gettime+0x42c>
 c0029ec:	e5d33000 	ldrb	r3, [r3]
 c0029f0:	e20330ff 	and	r3, r3, #255	; 0xff
 c0029f4:	e1a03223 	lsr	r3, r3, #4
 c0029f8:	e20330ff 	and	r3, r3, #255	; 0xff
 c0029fc:	e1a01003 	mov	r1, r3
 c002a00:	e1a01101 	lsl	r1, r1, #2
 c002a04:	e0813003 	add	r3, r1, r3
 c002a08:	e1a03083 	lsl	r3, r3, #1
 c002a0c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002a10:	e0823003 	add	r3, r2, r3
 c002a14:	e20320ff 	and	r2, r3, #255	; 0xff
 c002a18:	e51b3010 	ldr	r3, [fp, #-16]
 c002a1c:	e5c32003 	strb	r2, [r3, #3]
    rtc_time->wday = rBCDDATE;
 c002a20:	e59f3314 	ldr	r3, [pc, #788]	; c002d3c <rtc_gettime+0x430>
 c002a24:	e5d33000 	ldrb	r3, [r3]
 c002a28:	e20320ff 	and	r2, r3, #255	; 0xff
 c002a2c:	e51b3010 	ldr	r3, [fp, #-16]
 c002a30:	e5c32004 	strb	r2, [r3, #4]
    rtc_time->hour = (rBCDHOUR & 0b1111) + 10 * (rBCDHOUR >> 4);
 c002a34:	e59f3304 	ldr	r3, [pc, #772]	; c002d40 <rtc_gettime+0x434>
 c002a38:	e5d33000 	ldrb	r3, [r3]
 c002a3c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002a40:	e203300f 	and	r3, r3, #15
 c002a44:	e20320ff 	and	r2, r3, #255	; 0xff
 c002a48:	e59f32f0 	ldr	r3, [pc, #752]	; c002d40 <rtc_gettime+0x434>
 c002a4c:	e5d33000 	ldrb	r3, [r3]
 c002a50:	e20330ff 	and	r3, r3, #255	; 0xff
 c002a54:	e1a03223 	lsr	r3, r3, #4
 c002a58:	e20330ff 	and	r3, r3, #255	; 0xff
 c002a5c:	e1a01003 	mov	r1, r3
 c002a60:	e1a01101 	lsl	r1, r1, #2
 c002a64:	e0813003 	add	r3, r1, r3
 c002a68:	e1a03083 	lsl	r3, r3, #1
 c002a6c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002a70:	e0823003 	add	r3, r2, r3
 c002a74:	e20320ff 	and	r2, r3, #255	; 0xff
 c002a78:	e51b3010 	ldr	r3, [fp, #-16]
 c002a7c:	e5c32002 	strb	r2, [r3, #2]
    rtc_time->min  = (rBCDMIN & 0b1111) + 10 * (rBCDMIN >> 4);
 c002a80:	e59f32bc 	ldr	r3, [pc, #700]	; c002d44 <rtc_gettime+0x438>
 c002a84:	e5d33000 	ldrb	r3, [r3]
 c002a88:	e20330ff 	and	r3, r3, #255	; 0xff
 c002a8c:	e203300f 	and	r3, r3, #15
 c002a90:	e20320ff 	and	r2, r3, #255	; 0xff
 c002a94:	e59f32a8 	ldr	r3, [pc, #680]	; c002d44 <rtc_gettime+0x438>
 c002a98:	e5d33000 	ldrb	r3, [r3]
 c002a9c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002aa0:	e1a03223 	lsr	r3, r3, #4
 c002aa4:	e20330ff 	and	r3, r3, #255	; 0xff
 c002aa8:	e1a01003 	mov	r1, r3
 c002aac:	e1a01101 	lsl	r1, r1, #2
 c002ab0:	e0813003 	add	r3, r1, r3
 c002ab4:	e1a03083 	lsl	r3, r3, #1
 c002ab8:	e20330ff 	and	r3, r3, #255	; 0xff
 c002abc:	e0823003 	add	r3, r2, r3
 c002ac0:	e20320ff 	and	r2, r3, #255	; 0xff
 c002ac4:	e51b3010 	ldr	r3, [fp, #-16]
 c002ac8:	e5c32001 	strb	r2, [r3, #1]
    rtc_time->sec  = (rBCDSEC & 0b1111) + 10 * (rBCDSEC >> 4);
 c002acc:	e59f3274 	ldr	r3, [pc, #628]	; c002d48 <rtc_gettime+0x43c>
 c002ad0:	e5d33000 	ldrb	r3, [r3]
 c002ad4:	e20330ff 	and	r3, r3, #255	; 0xff
 c002ad8:	e203300f 	and	r3, r3, #15
 c002adc:	e20320ff 	and	r2, r3, #255	; 0xff
 c002ae0:	e59f3260 	ldr	r3, [pc, #608]	; c002d48 <rtc_gettime+0x43c>
 c002ae4:	e5d33000 	ldrb	r3, [r3]
 c002ae8:	e20330ff 	and	r3, r3, #255	; 0xff
 c002aec:	e1a03223 	lsr	r3, r3, #4
 c002af0:	e20330ff 	and	r3, r3, #255	; 0xff
 c002af4:	e1a01003 	mov	r1, r3
 c002af8:	e1a01101 	lsl	r1, r1, #2
 c002afc:	e0813003 	add	r3, r1, r3
 c002b00:	e1a03083 	lsl	r3, r3, #1
 c002b04:	e20330ff 	and	r3, r3, #255	; 0xff
 c002b08:	e0823003 	add	r3, r2, r3
 c002b0c:	e20320ff 	and	r2, r3, #255	; 0xff
 c002b10:	e51b3010 	ldr	r3, [fp, #-16]
 c002b14:	e5c32000 	strb	r2, [r3]
    if( ! rtc_time->sec ){
 c002b18:	e51b3010 	ldr	r3, [fp, #-16]
 c002b1c:	e5d33000 	ldrb	r3, [r3]
 c002b20:	e3530000 	cmp	r3, #0
 c002b24:	1a000076 	bne	c002d04 <rtc_gettime+0x3f8>
    	//Reread, a second may have elapsed so date is invalid
        rtc_time->year = (rBCDYEAR & 0b1111) + 10 * (rBCDYEAR >> 4);
 c002b28:	e59f3200 	ldr	r3, [pc, #512]	; c002d30 <rtc_gettime+0x424>
 c002b2c:	e5d33000 	ldrb	r3, [r3]
 c002b30:	e20330ff 	and	r3, r3, #255	; 0xff
 c002b34:	e203300f 	and	r3, r3, #15
 c002b38:	e20320ff 	and	r2, r3, #255	; 0xff
 c002b3c:	e59f31ec 	ldr	r3, [pc, #492]	; c002d30 <rtc_gettime+0x424>
 c002b40:	e5d33000 	ldrb	r3, [r3]
 c002b44:	e20330ff 	and	r3, r3, #255	; 0xff
 c002b48:	e1a03223 	lsr	r3, r3, #4
 c002b4c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002b50:	e1a01003 	mov	r1, r3
 c002b54:	e1a01101 	lsl	r1, r1, #2
 c002b58:	e0813003 	add	r3, r1, r3
 c002b5c:	e1a03083 	lsl	r3, r3, #1
 c002b60:	e20330ff 	and	r3, r3, #255	; 0xff
 c002b64:	e0823003 	add	r3, r2, r3
 c002b68:	e20320ff 	and	r2, r3, #255	; 0xff
 c002b6c:	e51b3010 	ldr	r3, [fp, #-16]
 c002b70:	e5c32006 	strb	r2, [r3, #6]
        rtc_time->mon  = (rBCDMON & 0b1111) + 10 * (rBCDMON >> 4);
 c002b74:	e59f31b8 	ldr	r3, [pc, #440]	; c002d34 <rtc_gettime+0x428>
 c002b78:	e5d33000 	ldrb	r3, [r3]
 c002b7c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002b80:	e203300f 	and	r3, r3, #15
 c002b84:	e20320ff 	and	r2, r3, #255	; 0xff
 c002b88:	e59f31a4 	ldr	r3, [pc, #420]	; c002d34 <rtc_gettime+0x428>
 c002b8c:	e5d33000 	ldrb	r3, [r3]
 c002b90:	e20330ff 	and	r3, r3, #255	; 0xff
 c002b94:	e1a03223 	lsr	r3, r3, #4
 c002b98:	e20330ff 	and	r3, r3, #255	; 0xff
 c002b9c:	e1a01003 	mov	r1, r3
 c002ba0:	e1a01101 	lsl	r1, r1, #2
 c002ba4:	e0813003 	add	r3, r1, r3
 c002ba8:	e1a03083 	lsl	r3, r3, #1
 c002bac:	e20330ff 	and	r3, r3, #255	; 0xff
 c002bb0:	e0823003 	add	r3, r2, r3
 c002bb4:	e20320ff 	and	r2, r3, #255	; 0xff
 c002bb8:	e51b3010 	ldr	r3, [fp, #-16]
 c002bbc:	e5c32005 	strb	r2, [r3, #5]
        rtc_time->mday = (rBCDDAY & 0b1111) + 10 * (rBCDDAY >> 4);
 c002bc0:	e59f3170 	ldr	r3, [pc, #368]	; c002d38 <rtc_gettime+0x42c>
 c002bc4:	e5d33000 	ldrb	r3, [r3]
 c002bc8:	e20330ff 	and	r3, r3, #255	; 0xff
 c002bcc:	e203300f 	and	r3, r3, #15
 c002bd0:	e20320ff 	and	r2, r3, #255	; 0xff
 c002bd4:	e59f315c 	ldr	r3, [pc, #348]	; c002d38 <rtc_gettime+0x42c>
 c002bd8:	e5d33000 	ldrb	r3, [r3]
 c002bdc:	e20330ff 	and	r3, r3, #255	; 0xff
 c002be0:	e1a03223 	lsr	r3, r3, #4
 c002be4:	e20330ff 	and	r3, r3, #255	; 0xff
 c002be8:	e1a01003 	mov	r1, r3
 c002bec:	e1a01101 	lsl	r1, r1, #2
 c002bf0:	e0813003 	add	r3, r1, r3
 c002bf4:	e1a03083 	lsl	r3, r3, #1
 c002bf8:	e20330ff 	and	r3, r3, #255	; 0xff
 c002bfc:	e0823003 	add	r3, r2, r3
 c002c00:	e20320ff 	and	r2, r3, #255	; 0xff
 c002c04:	e51b3010 	ldr	r3, [fp, #-16]
 c002c08:	e5c32003 	strb	r2, [r3, #3]
        rtc_time->wday = rBCDDATE;
 c002c0c:	e59f3128 	ldr	r3, [pc, #296]	; c002d3c <rtc_gettime+0x430>
 c002c10:	e5d33000 	ldrb	r3, [r3]
 c002c14:	e20320ff 	and	r2, r3, #255	; 0xff
 c002c18:	e51b3010 	ldr	r3, [fp, #-16]
 c002c1c:	e5c32004 	strb	r2, [r3, #4]
        rtc_time->hour = (rBCDHOUR & 0b1111) + 10 * (rBCDHOUR >> 4);
 c002c20:	e59f3118 	ldr	r3, [pc, #280]	; c002d40 <rtc_gettime+0x434>
 c002c24:	e5d33000 	ldrb	r3, [r3]
 c002c28:	e20330ff 	and	r3, r3, #255	; 0xff
 c002c2c:	e203300f 	and	r3, r3, #15
 c002c30:	e20320ff 	and	r2, r3, #255	; 0xff
 c002c34:	e59f3104 	ldr	r3, [pc, #260]	; c002d40 <rtc_gettime+0x434>
 c002c38:	e5d33000 	ldrb	r3, [r3]
 c002c3c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002c40:	e1a03223 	lsr	r3, r3, #4
 c002c44:	e20330ff 	and	r3, r3, #255	; 0xff
 c002c48:	e1a01003 	mov	r1, r3
 c002c4c:	e1a01101 	lsl	r1, r1, #2
 c002c50:	e0813003 	add	r3, r1, r3
 c002c54:	e1a03083 	lsl	r3, r3, #1
 c002c58:	e20330ff 	and	r3, r3, #255	; 0xff
 c002c5c:	e0823003 	add	r3, r2, r3
 c002c60:	e20320ff 	and	r2, r3, #255	; 0xff
 c002c64:	e51b3010 	ldr	r3, [fp, #-16]
 c002c68:	e5c32002 	strb	r2, [r3, #2]
        rtc_time->min  = (rBCDMIN & 0b1111) + 10 * (rBCDMIN >> 4);
 c002c6c:	e59f30d0 	ldr	r3, [pc, #208]	; c002d44 <rtc_gettime+0x438>
 c002c70:	e5d33000 	ldrb	r3, [r3]
 c002c74:	e20330ff 	and	r3, r3, #255	; 0xff
 c002c78:	e203300f 	and	r3, r3, #15
 c002c7c:	e20320ff 	and	r2, r3, #255	; 0xff
 c002c80:	e59f30bc 	ldr	r3, [pc, #188]	; c002d44 <rtc_gettime+0x438>
 c002c84:	e5d33000 	ldrb	r3, [r3]
 c002c88:	e20330ff 	and	r3, r3, #255	; 0xff
 c002c8c:	e1a03223 	lsr	r3, r3, #4
 c002c90:	e20330ff 	and	r3, r3, #255	; 0xff
 c002c94:	e1a01003 	mov	r1, r3
 c002c98:	e1a01101 	lsl	r1, r1, #2
 c002c9c:	e0813003 	add	r3, r1, r3
 c002ca0:	e1a03083 	lsl	r3, r3, #1
 c002ca4:	e20330ff 	and	r3, r3, #255	; 0xff
 c002ca8:	e0823003 	add	r3, r2, r3
 c002cac:	e20320ff 	and	r2, r3, #255	; 0xff
 c002cb0:	e51b3010 	ldr	r3, [fp, #-16]
 c002cb4:	e5c32001 	strb	r2, [r3, #1]
        rtc_time->sec  = (rBCDSEC & 0b1111) + 10 * (rBCDSEC >> 4);
 c002cb8:	e59f3088 	ldr	r3, [pc, #136]	; c002d48 <rtc_gettime+0x43c>
 c002cbc:	e5d33000 	ldrb	r3, [r3]
 c002cc0:	e20330ff 	and	r3, r3, #255	; 0xff
 c002cc4:	e203300f 	and	r3, r3, #15
 c002cc8:	e20320ff 	and	r2, r3, #255	; 0xff
 c002ccc:	e59f3074 	ldr	r3, [pc, #116]	; c002d48 <rtc_gettime+0x43c>
 c002cd0:	e5d33000 	ldrb	r3, [r3]
 c002cd4:	e20330ff 	and	r3, r3, #255	; 0xff
 c002cd8:	e1a03223 	lsr	r3, r3, #4
 c002cdc:	e20330ff 	and	r3, r3, #255	; 0xff
 c002ce0:	e1a01003 	mov	r1, r3
 c002ce4:	e1a01101 	lsl	r1, r1, #2
 c002ce8:	e0813003 	add	r3, r1, r3
 c002cec:	e1a03083 	lsl	r3, r3, #1
 c002cf0:	e20330ff 	and	r3, r3, #255	; 0xff
 c002cf4:	e0823003 	add	r3, r2, r3
 c002cf8:	e20320ff 	and	r2, r3, #255	; 0xff
 c002cfc:	e51b3010 	ldr	r3, [fp, #-16]
 c002d00:	e5c32000 	strb	r2, [r3]
    }

	//Set RTCEN=RTCCON[0] = 0
    rRTCCON &= ~1;
 c002d04:	e59f3020 	ldr	r3, [pc, #32]	; c002d2c <rtc_gettime+0x420>
 c002d08:	e59f201c 	ldr	r2, [pc, #28]	; c002d2c <rtc_gettime+0x420>
 c002d0c:	e5d22000 	ldrb	r2, [r2]
 c002d10:	e20220ff 	and	r2, r2, #255	; 0xff
 c002d14:	e3c22001 	bic	r2, r2, #1
 c002d18:	e20220ff 	and	r2, r2, #255	; 0xff
 c002d1c:	e5c32000 	strb	r2, [r3]
}
 c002d20:	e24bd00c 	sub	sp, fp, #12
 c002d24:	e89d6800 	ldm	sp, {fp, sp, lr}
 c002d28:	e12fff1e 	bx	lr
 c002d2c:	01d70040 	.word	0x01d70040
 c002d30:	01d70088 	.word	0x01d70088
 c002d34:	01d70084 	.word	0x01d70084
 c002d38:	01d7007c 	.word	0x01d7007c
 c002d3c:	01d70080 	.word	0x01d70080
 c002d40:	01d70078 	.word	0x01d70078
 c002d44:	01d70074 	.word	0x01d70074
 c002d48:	01d70070 	.word	0x01d70070

0c002d4c <rtc_set_alarm>:

void rtc_set_alarm( void(*isr)(void), rtc_time_t* rtc_time ) {
 c002d4c:	e1a0c00d 	mov	ip, sp
 c002d50:	e92dd800 	push	{fp, ip, lr, pc}
 c002d54:	e24cb004 	sub	fp, ip, #4
 c002d58:	e24dd008 	sub	sp, sp, #8
 c002d5c:	e50b0010 	str	r0, [fp, #-16]
 c002d60:	e50b1014 	str	r1, [fp, #-20]	; 0xffffffec


    //Set alarm date
    rALMYEAR = ((rtc_time->year / 10) % 10) << 4 | (rtc_time->year % 10);
 c002d64:	e59f0380 	ldr	r0, [pc, #896]	; c0030ec <rtc_set_alarm+0x3a0>
 c002d68:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002d6c:	e5d32006 	ldrb	r2, [r3, #6]
 c002d70:	e59f3378 	ldr	r3, [pc, #888]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002d74:	e0831392 	umull	r1, r3, r2, r3
 c002d78:	e1a031a3 	lsr	r3, r3, #3
 c002d7c:	e20320ff 	and	r2, r3, #255	; 0xff
 c002d80:	e59f3368 	ldr	r3, [pc, #872]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002d84:	e0831392 	umull	r1, r3, r2, r3
 c002d88:	e1a011a3 	lsr	r1, r3, #3
 c002d8c:	e1a03001 	mov	r3, r1
 c002d90:	e1a03103 	lsl	r3, r3, #2
 c002d94:	e0833001 	add	r3, r3, r1
 c002d98:	e1a03083 	lsl	r3, r3, #1
 c002d9c:	e0633002 	rsb	r3, r3, r2
 c002da0:	e20330ff 	and	r3, r3, #255	; 0xff
 c002da4:	e1a03203 	lsl	r3, r3, #4
 c002da8:	e203c0ff 	and	ip, r3, #255	; 0xff
 c002dac:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002db0:	e5d32006 	ldrb	r2, [r3, #6]
 c002db4:	e59f3334 	ldr	r3, [pc, #820]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002db8:	e0831392 	umull	r1, r3, r2, r3
 c002dbc:	e1a011a3 	lsr	r1, r3, #3
 c002dc0:	e1a03001 	mov	r3, r1
 c002dc4:	e1a03103 	lsl	r3, r3, #2
 c002dc8:	e0833001 	add	r3, r3, r1
 c002dcc:	e1a03083 	lsl	r3, r3, #1
 c002dd0:	e0633002 	rsb	r3, r3, r2
 c002dd4:	e20330ff 	and	r3, r3, #255	; 0xff
 c002dd8:	e20330ff 	and	r3, r3, #255	; 0xff
 c002ddc:	e1a0200c 	mov	r2, ip
 c002de0:	e1823003 	orr	r3, r2, r3
 c002de4:	e20330ff 	and	r3, r3, #255	; 0xff
 c002de8:	e20330ff 	and	r3, r3, #255	; 0xff
 c002dec:	e5c03000 	strb	r3, [r0]
    rALMMON  = ((rtc_time->mon / 10) % 10) << 4 | (rtc_time->mon % 10);
 c002df0:	e59f02fc 	ldr	r0, [pc, #764]	; c0030f4 <rtc_set_alarm+0x3a8>
 c002df4:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002df8:	e5d32005 	ldrb	r2, [r3, #5]
 c002dfc:	e59f32ec 	ldr	r3, [pc, #748]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002e00:	e0831392 	umull	r1, r3, r2, r3
 c002e04:	e1a031a3 	lsr	r3, r3, #3
 c002e08:	e20320ff 	and	r2, r3, #255	; 0xff
 c002e0c:	e59f32dc 	ldr	r3, [pc, #732]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002e10:	e0831392 	umull	r1, r3, r2, r3
 c002e14:	e1a011a3 	lsr	r1, r3, #3
 c002e18:	e1a03001 	mov	r3, r1
 c002e1c:	e1a03103 	lsl	r3, r3, #2
 c002e20:	e0833001 	add	r3, r3, r1
 c002e24:	e1a03083 	lsl	r3, r3, #1
 c002e28:	e0633002 	rsb	r3, r3, r2
 c002e2c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002e30:	e1a03203 	lsl	r3, r3, #4
 c002e34:	e203c0ff 	and	ip, r3, #255	; 0xff
 c002e38:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002e3c:	e5d32005 	ldrb	r2, [r3, #5]
 c002e40:	e59f32a8 	ldr	r3, [pc, #680]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002e44:	e0831392 	umull	r1, r3, r2, r3
 c002e48:	e1a011a3 	lsr	r1, r3, #3
 c002e4c:	e1a03001 	mov	r3, r1
 c002e50:	e1a03103 	lsl	r3, r3, #2
 c002e54:	e0833001 	add	r3, r3, r1
 c002e58:	e1a03083 	lsl	r3, r3, #1
 c002e5c:	e0633002 	rsb	r3, r3, r2
 c002e60:	e20330ff 	and	r3, r3, #255	; 0xff
 c002e64:	e20330ff 	and	r3, r3, #255	; 0xff
 c002e68:	e1a0200c 	mov	r2, ip
 c002e6c:	e1823003 	orr	r3, r2, r3
 c002e70:	e20330ff 	and	r3, r3, #255	; 0xff
 c002e74:	e20330ff 	and	r3, r3, #255	; 0xff
 c002e78:	e5c03000 	strb	r3, [r0]
    rALMDAY  = ((rtc_time->mday / 10) % 10) << 4 | (rtc_time->mday % 10);
 c002e7c:	e59f0274 	ldr	r0, [pc, #628]	; c0030f8 <rtc_set_alarm+0x3ac>
 c002e80:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002e84:	e5d32003 	ldrb	r2, [r3, #3]
 c002e88:	e59f3260 	ldr	r3, [pc, #608]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002e8c:	e0831392 	umull	r1, r3, r2, r3
 c002e90:	e1a031a3 	lsr	r3, r3, #3
 c002e94:	e20320ff 	and	r2, r3, #255	; 0xff
 c002e98:	e59f3250 	ldr	r3, [pc, #592]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002e9c:	e0831392 	umull	r1, r3, r2, r3
 c002ea0:	e1a011a3 	lsr	r1, r3, #3
 c002ea4:	e1a03001 	mov	r3, r1
 c002ea8:	e1a03103 	lsl	r3, r3, #2
 c002eac:	e0833001 	add	r3, r3, r1
 c002eb0:	e1a03083 	lsl	r3, r3, #1
 c002eb4:	e0633002 	rsb	r3, r3, r2
 c002eb8:	e20330ff 	and	r3, r3, #255	; 0xff
 c002ebc:	e1a03203 	lsl	r3, r3, #4
 c002ec0:	e203c0ff 	and	ip, r3, #255	; 0xff
 c002ec4:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002ec8:	e5d32003 	ldrb	r2, [r3, #3]
 c002ecc:	e59f321c 	ldr	r3, [pc, #540]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002ed0:	e0831392 	umull	r1, r3, r2, r3
 c002ed4:	e1a011a3 	lsr	r1, r3, #3
 c002ed8:	e1a03001 	mov	r3, r1
 c002edc:	e1a03103 	lsl	r3, r3, #2
 c002ee0:	e0833001 	add	r3, r3, r1
 c002ee4:	e1a03083 	lsl	r3, r3, #1
 c002ee8:	e0633002 	rsb	r3, r3, r2
 c002eec:	e20330ff 	and	r3, r3, #255	; 0xff
 c002ef0:	e20330ff 	and	r3, r3, #255	; 0xff
 c002ef4:	e1a0200c 	mov	r2, ip
 c002ef8:	e1823003 	orr	r3, r2, r3
 c002efc:	e20330ff 	and	r3, r3, #255	; 0xff
 c002f00:	e20330ff 	and	r3, r3, #255	; 0xff
 c002f04:	e5c03000 	strb	r3, [r0]
    rALMHOUR = ((rtc_time->hour / 10) % 10) << 4 | (rtc_time->hour % 10);
 c002f08:	e59f01ec 	ldr	r0, [pc, #492]	; c0030fc <rtc_set_alarm+0x3b0>
 c002f0c:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002f10:	e5d32002 	ldrb	r2, [r3, #2]
 c002f14:	e59f31d4 	ldr	r3, [pc, #468]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002f18:	e0831392 	umull	r1, r3, r2, r3
 c002f1c:	e1a031a3 	lsr	r3, r3, #3
 c002f20:	e20320ff 	and	r2, r3, #255	; 0xff
 c002f24:	e59f31c4 	ldr	r3, [pc, #452]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002f28:	e0831392 	umull	r1, r3, r2, r3
 c002f2c:	e1a011a3 	lsr	r1, r3, #3
 c002f30:	e1a03001 	mov	r3, r1
 c002f34:	e1a03103 	lsl	r3, r3, #2
 c002f38:	e0833001 	add	r3, r3, r1
 c002f3c:	e1a03083 	lsl	r3, r3, #1
 c002f40:	e0633002 	rsb	r3, r3, r2
 c002f44:	e20330ff 	and	r3, r3, #255	; 0xff
 c002f48:	e1a03203 	lsl	r3, r3, #4
 c002f4c:	e203c0ff 	and	ip, r3, #255	; 0xff
 c002f50:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002f54:	e5d32002 	ldrb	r2, [r3, #2]
 c002f58:	e59f3190 	ldr	r3, [pc, #400]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002f5c:	e0831392 	umull	r1, r3, r2, r3
 c002f60:	e1a011a3 	lsr	r1, r3, #3
 c002f64:	e1a03001 	mov	r3, r1
 c002f68:	e1a03103 	lsl	r3, r3, #2
 c002f6c:	e0833001 	add	r3, r3, r1
 c002f70:	e1a03083 	lsl	r3, r3, #1
 c002f74:	e0633002 	rsb	r3, r3, r2
 c002f78:	e20330ff 	and	r3, r3, #255	; 0xff
 c002f7c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002f80:	e1a0200c 	mov	r2, ip
 c002f84:	e1823003 	orr	r3, r2, r3
 c002f88:	e20330ff 	and	r3, r3, #255	; 0xff
 c002f8c:	e20330ff 	and	r3, r3, #255	; 0xff
 c002f90:	e5c03000 	strb	r3, [r0]
    rALMMIN  = ((rtc_time->min / 10) % 10) << 4 | (rtc_time->min % 10);
 c002f94:	e59f0164 	ldr	r0, [pc, #356]	; c003100 <rtc_set_alarm+0x3b4>
 c002f98:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002f9c:	e5d32001 	ldrb	r2, [r3, #1]
 c002fa0:	e59f3148 	ldr	r3, [pc, #328]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002fa4:	e0831392 	umull	r1, r3, r2, r3
 c002fa8:	e1a031a3 	lsr	r3, r3, #3
 c002fac:	e20320ff 	and	r2, r3, #255	; 0xff
 c002fb0:	e59f3138 	ldr	r3, [pc, #312]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002fb4:	e0831392 	umull	r1, r3, r2, r3
 c002fb8:	e1a011a3 	lsr	r1, r3, #3
 c002fbc:	e1a03001 	mov	r3, r1
 c002fc0:	e1a03103 	lsl	r3, r3, #2
 c002fc4:	e0833001 	add	r3, r3, r1
 c002fc8:	e1a03083 	lsl	r3, r3, #1
 c002fcc:	e0633002 	rsb	r3, r3, r2
 c002fd0:	e20330ff 	and	r3, r3, #255	; 0xff
 c002fd4:	e1a03203 	lsl	r3, r3, #4
 c002fd8:	e203c0ff 	and	ip, r3, #255	; 0xff
 c002fdc:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c002fe0:	e5d32001 	ldrb	r2, [r3, #1]
 c002fe4:	e59f3104 	ldr	r3, [pc, #260]	; c0030f0 <rtc_set_alarm+0x3a4>
 c002fe8:	e0831392 	umull	r1, r3, r2, r3
 c002fec:	e1a011a3 	lsr	r1, r3, #3
 c002ff0:	e1a03001 	mov	r3, r1
 c002ff4:	e1a03103 	lsl	r3, r3, #2
 c002ff8:	e0833001 	add	r3, r3, r1
 c002ffc:	e1a03083 	lsl	r3, r3, #1
 c003000:	e0633002 	rsb	r3, r3, r2
 c003004:	e20330ff 	and	r3, r3, #255	; 0xff
 c003008:	e20330ff 	and	r3, r3, #255	; 0xff
 c00300c:	e1a0200c 	mov	r2, ip
 c003010:	e1823003 	orr	r3, r2, r3
 c003014:	e20330ff 	and	r3, r3, #255	; 0xff
 c003018:	e20330ff 	and	r3, r3, #255	; 0xff
 c00301c:	e5c03000 	strb	r3, [r0]
    rALMSEC  = ((rtc_time->sec / 10) % 10) << 4 | (rtc_time->sec % 10);
 c003020:	e59f00dc 	ldr	r0, [pc, #220]	; c003104 <rtc_set_alarm+0x3b8>
 c003024:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c003028:	e5d32000 	ldrb	r2, [r3]
 c00302c:	e59f30bc 	ldr	r3, [pc, #188]	; c0030f0 <rtc_set_alarm+0x3a4>
 c003030:	e0831392 	umull	r1, r3, r2, r3
 c003034:	e1a031a3 	lsr	r3, r3, #3
 c003038:	e20320ff 	and	r2, r3, #255	; 0xff
 c00303c:	e59f30ac 	ldr	r3, [pc, #172]	; c0030f0 <rtc_set_alarm+0x3a4>
 c003040:	e0831392 	umull	r1, r3, r2, r3
 c003044:	e1a011a3 	lsr	r1, r3, #3
 c003048:	e1a03001 	mov	r3, r1
 c00304c:	e1a03103 	lsl	r3, r3, #2
 c003050:	e0833001 	add	r3, r3, r1
 c003054:	e1a03083 	lsl	r3, r3, #1
 c003058:	e0633002 	rsb	r3, r3, r2
 c00305c:	e20330ff 	and	r3, r3, #255	; 0xff
 c003060:	e1a03203 	lsl	r3, r3, #4
 c003064:	e203c0ff 	and	ip, r3, #255	; 0xff
 c003068:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c00306c:	e5d32000 	ldrb	r2, [r3]
 c003070:	e59f3078 	ldr	r3, [pc, #120]	; c0030f0 <rtc_set_alarm+0x3a4>
 c003074:	e0831392 	umull	r1, r3, r2, r3
 c003078:	e1a011a3 	lsr	r1, r3, #3
 c00307c:	e1a03001 	mov	r3, r1
 c003080:	e1a03103 	lsl	r3, r3, #2
 c003084:	e0833001 	add	r3, r3, r1
 c003088:	e1a03083 	lsl	r3, r3, #1
 c00308c:	e0633002 	rsb	r3, r3, r2
 c003090:	e20330ff 	and	r3, r3, #255	; 0xff
 c003094:	e20330ff 	and	r3, r3, #255	; 0xff
 c003098:	e1a0200c 	mov	r2, ip
 c00309c:	e1823003 	orr	r3, r2, r3
 c0030a0:	e20330ff 	and	r3, r3, #255	; 0xff
 c0030a4:	e20330ff 	and	r3, r3, #255	; 0xff
 c0030a8:	e5c03000 	strb	r3, [r0]

	//Enable alarm (bits [7:0] = 1)
    rRTCALM  = 0x7F;
 c0030ac:	e59f3054 	ldr	r3, [pc, #84]	; c003108 <rtc_set_alarm+0x3bc>
 c0030b0:	e3a0207f 	mov	r2, #127	; 0x7f
 c0030b4:	e5c32000 	strb	r2, [r3]

    ic_conf_line(INT_RTC, IRQ);
 c0030b8:	e3a00001 	mov	r0, #1
 c0030bc:	e3a01000 	mov	r1, #0
 c0030c0:	ebfff9cc 	bl	c0017f8 <ic_conf_line>
    ic_cleanflag(INT_RTC);
 c0030c4:	e3a00001 	mov	r0, #1
 c0030c8:	ebfffa2d 	bl	c001984 <ic_cleanflag>
    ic_enable(INT_RTC);
 c0030cc:	e3a00001 	mov	r0, #1
 c0030d0:	ebfff9f8 	bl	c0018b8 <ic_enable>

    pISR_RTC = (unsigned) isr;
 c0030d4:	e59f3030 	ldr	r3, [pc, #48]	; c00310c <rtc_set_alarm+0x3c0>
 c0030d8:	e51b2010 	ldr	r2, [fp, #-16]
 c0030dc:	e5832000 	str	r2, [r3]
}
 c0030e0:	e24bd00c 	sub	sp, fp, #12
 c0030e4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0030e8:	e12fff1e 	bx	lr
 c0030ec:	01d70068 	.word	0x01d70068
 c0030f0:	cccccccd 	.word	0xcccccccd
 c0030f4:	01d70064 	.word	0x01d70064
 c0030f8:	01d70060 	.word	0x01d70060
 c0030fc:	01d7005c 	.word	0x01d7005c
 c003100:	01d70058 	.word	0x01d70058
 c003104:	01d70054 	.word	0x01d70054
 c003108:	01d70050 	.word	0x01d70050
 c00310c:	0c7fff24 	.word	0x0c7fff24

0c003110 <rtc_clear_alarm>:

void rtc_clear_alarm() {
 c003110:	e1a0c00d 	mov	ip, sp
 c003114:	e92dd800 	push	{fp, ip, lr, pc}
 c003118:	e24cb004 	sub	fp, ip, #4
	ic_disable(INT_RTC);
 c00311c:	e3a00001 	mov	r0, #1
 c003120:	ebfff9fe 	bl	c001920 <ic_disable>
	pISR_RTC = (unsigned) isr_ALARM_dummy;
 c003124:	e59f301c 	ldr	r3, [pc, #28]	; c003148 <rtc_clear_alarm+0x38>
 c003128:	e59f201c 	ldr	r2, [pc, #28]	; c00314c <rtc_clear_alarm+0x3c>
 c00312c:	e5832000 	str	r2, [r3]
    rRTCALM  = 0;
 c003130:	e59f3018 	ldr	r3, [pc, #24]	; c003150 <rtc_clear_alarm+0x40>
 c003134:	e3a02000 	mov	r2, #0
 c003138:	e5c32000 	strb	r2, [r3]
}
 c00313c:	e24bd00c 	sub	sp, fp, #12
 c003140:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003144:	e12fff1e 	bx	lr
 c003148:	0c7fff24 	.word	0x0c7fff24
 c00314c:	0c0023cc 	.word	0x0c0023cc
 c003150:	01d70050 	.word	0x01d70050

0c003154 <rtc_open>:

// Sets ISR to RTC ticks (tick_count)
void rtc_open( void (*isr)(void), uint8 tick_count )
{
 c003154:	e1a0c00d 	mov	ip, sp
 c003158:	e92dd800 	push	{fp, ip, lr, pc}
 c00315c:	e24cb004 	sub	fp, ip, #4
 c003160:	e24dd008 	sub	sp, sp, #8
 c003164:	e50b0010 	str	r0, [fp, #-16]
 c003168:	e1a03001 	mov	r3, r1
 c00316c:	e54b3011 	strb	r3, [fp, #-17]	; 0xffffffef
    pISR_TICK = (unsigned)isr;
 c003170:	e59f3044 	ldr	r3, [pc, #68]	; c0031bc <rtc_open+0x68>
 c003174:	e51b2010 	ldr	r2, [fp, #-16]
 c003178:	e5832000 	str	r2, [r3]

    ic_conf_line(INT_TICK, IRQ);
 c00317c:	e3a00014 	mov	r0, #20
 c003180:	e3a01000 	mov	r1, #0
 c003184:	ebfff99b 	bl	c0017f8 <ic_conf_line>
    ic_cleanflag(INT_TICK);
 c003188:	e3a00014 	mov	r0, #20
 c00318c:	ebfff9fc 	bl	c001984 <ic_cleanflag>
    ic_enable(INT_TICK);
 c003190:	e3a00014 	mov	r0, #20
 c003194:	ebfff9c7 	bl	c0018b8 <ic_enable>

    rTICINT = 1 << 7 | (tick_count & 0b1111111);
 c003198:	e59f2020 	ldr	r2, [pc, #32]	; c0031c0 <rtc_open+0x6c>
 c00319c:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c0031a0:	e1e03c83 	mvn	r3, r3, lsl #25
 c0031a4:	e1e03ca3 	mvn	r3, r3, lsr #25
 c0031a8:	e20330ff 	and	r3, r3, #255	; 0xff
 c0031ac:	e5c23000 	strb	r3, [r2]
}
 c0031b0:	e24bd00c 	sub	sp, fp, #12
 c0031b4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0031b8:	e12fff1e 	bx	lr
 c0031bc:	0c7fff70 	.word	0x0c7fff70
 c0031c0:	01d7008c 	.word	0x01d7008c

0c0031c4 <rtc_close>:

// Removes RTC ISR
void rtc_close( void )
{
 c0031c4:	e1a0c00d 	mov	ip, sp
 c0031c8:	e92dd800 	push	{fp, ip, lr, pc}
 c0031cc:	e24cb004 	sub	fp, ip, #4
    rTICINT = 0;
 c0031d0:	e59f3024 	ldr	r3, [pc, #36]	; c0031fc <rtc_close+0x38>
 c0031d4:	e3a02000 	mov	r2, #0
 c0031d8:	e5c32000 	strb	r2, [r3]
    ic_disable(INT_TICK);
 c0031dc:	e3a00014 	mov	r0, #20
 c0031e0:	ebfff9ce 	bl	c001920 <ic_disable>
    pISR_TICK = (unsigned)isr_TICK_dummy;
 c0031e4:	e59f3014 	ldr	r3, [pc, #20]	; c003200 <rtc_close+0x3c>
 c0031e8:	e59f2014 	ldr	r2, [pc, #20]	; c003204 <rtc_close+0x40>
 c0031ec:	e5832000 	str	r2, [r3]
}
 c0031f0:	e24bd00c 	sub	sp, fp, #12
 c0031f4:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0031f8:	e12fff1e 	bx	lr
 c0031fc:	01d7008c 	.word	0x01d7008c
 c003200:	0c7fff70 	.word	0x0c7fff70
 c003204:	0c0023a4 	.word	0x0c0023a4

0c003208 <tmr_set_prescaler>:
/*--- ficheros de cabecera ---*/
#include "44b.h"
#include "timer.h"

int tmr_set_prescaler(int p, int  value)
{
 c003208:	e1a0c00d 	mov	ip, sp
 c00320c:	e92dd800 	push	{fp, ip, lr, pc}
 c003210:	e24cb004 	sub	fp, ip, #4
 c003214:	e24dd018 	sub	sp, sp, #24
 c003218:	e50b0020 	str	r0, [fp, #-32]	; 0xffffffe0
 c00321c:	e50b1024 	str	r1, [fp, #-36]	; 0xffffffdc
	int offset = p*8;
 c003220:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003224:	e1a03183 	lsl	r3, r3, #3
 c003228:	e50b3010 	str	r3, [fp, #-16]
	value &= 0xFF;
 c00322c:	e51b3024 	ldr	r3, [fp, #-36]	; 0xffffffdc
 c003230:	e20330ff 	and	r3, r3, #255	; 0xff
 c003234:	e50b3024 	str	r3, [fp, #-36]	; 0xffffffdc

	if (p < 0 || p > 3)
 c003238:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c00323c:	e3530000 	cmp	r3, #0
 c003240:	ba000002 	blt	c003250 <tmr_set_prescaler+0x48>
 c003244:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003248:	e3530003 	cmp	r3, #3
 c00324c:	da000001 	ble	c003258 <tmr_set_prescaler+0x50>
		return -1;
 c003250:	e3e03000 	mvn	r3, #0
 c003254:	ea00001d 	b	c0032d0 <tmr_set_prescaler+0xc8>

	//COMPLETAR: escribir el valor value a partir de la posiciÃ³n offset en el
	//registro rTCFG0, para establecer el valor de pre-escalado del mÃ³dulo p

	int bitfield = value, mask = 0xff, reg = rTCFG0;
 c003258:	e51b3024 	ldr	r3, [fp, #-36]	; 0xffffffdc
 c00325c:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
 c003260:	e3a030ff 	mov	r3, #255	; 0xff
 c003264:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
 c003268:	e59f3070 	ldr	r3, [pc, #112]	; c0032e0 <tmr_set_prescaler+0xd8>
 c00326c:	e5933000 	ldr	r3, [r3]
 c003270:	e50b301c 	str	r3, [fp, #-28]	; 0xffffffe4
	bitfield <<= offset;
 c003274:	e51b2014 	ldr	r2, [fp, #-20]	; 0xffffffec
 c003278:	e51b3010 	ldr	r3, [fp, #-16]
 c00327c:	e1a03312 	lsl	r3, r2, r3
 c003280:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec

	mask <<= offset;
 c003284:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c003288:	e51b3010 	ldr	r3, [fp, #-16]
 c00328c:	e1a03312 	lsl	r3, r2, r3
 c003290:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
	mask ^= ~0;
 c003294:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c003298:	e1e03003 	mvn	r3, r3
 c00329c:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8

	reg &= mask; // Ponemos a 0 todos los valores en la zona que va a ir el nuevo byte
 c0032a0:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c0032a4:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c0032a8:	e0023003 	and	r3, r2, r3
 c0032ac:	e50b301c 	str	r3, [fp, #-28]	; 0xffffffe4
	reg |= bitfield; // Ponemos a 1 los bits que esten a 1 del nuevo byte
 c0032b0:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c0032b4:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c0032b8:	e1823003 	orr	r3, r2, r3
 c0032bc:	e50b301c 	str	r3, [fp, #-28]	; 0xffffffe4

	rTCFG0 = reg;
 c0032c0:	e59f3018 	ldr	r3, [pc, #24]	; c0032e0 <tmr_set_prescaler+0xd8>
 c0032c4:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c0032c8:	e5832000 	str	r2, [r3]

	return 0;
 c0032cc:	e3a03000 	mov	r3, #0
}
 c0032d0:	e1a00003 	mov	r0, r3
 c0032d4:	e24bd00c 	sub	sp, fp, #12
 c0032d8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0032dc:	e12fff1e 	bx	lr
 c0032e0:	01d50000 	.word	0x01d50000

0c0032e4 <tmr_set_divider>:

int tmr_set_divider(int d, enum tmr_div div)
{
 c0032e4:	e1a0c00d 	mov	ip, sp
 c0032e8:	e92dd800 	push	{fp, ip, lr, pc}
 c0032ec:	e24cb004 	sub	fp, ip, #4
 c0032f0:	e24dd018 	sub	sp, sp, #24
 c0032f4:	e50b0020 	str	r0, [fp, #-32]	; 0xffffffe0
 c0032f8:	e1a03001 	mov	r3, r1
 c0032fc:	e54b3021 	strb	r3, [fp, #-33]	; 0xffffffdf
	int pos = d*4;
 c003300:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003304:	e1a03103 	lsl	r3, r3, #2
 c003308:	e50b3010 	str	r3, [fp, #-16]

	if ((d < 0 || d > 5) ||
 c00330c:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003310:	e3530000 	cmp	r3, #0
 c003314:	ba000014 	blt	c00336c <tmr_set_divider+0x88>
 c003318:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c00331c:	e3530005 	cmp	r3, #5
 c003320:	ca000011 	bgt	c00336c <tmr_set_divider+0x88>
 c003324:	e55b3021 	ldrb	r3, [fp, #-33]	; 0xffffffdf
 c003328:	e3530004 	cmp	r3, #4
 c00332c:	1a000002 	bne	c00333c <tmr_set_divider+0x58>
			(div == D1_32 && d > 3) ||
 c003330:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003334:	e3530003 	cmp	r3, #3
 c003338:	ca00000b 	bgt	c00336c <tmr_set_divider+0x88>
 c00333c:	e55b3021 	ldrb	r3, [fp, #-33]	; 0xffffffdf
 c003340:	e3530005 	cmp	r3, #5
 c003344:	1a000002 	bne	c003354 <tmr_set_divider+0x70>
			(div == EXTCLK && d != 5) ||
 c003348:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c00334c:	e3530005 	cmp	r3, #5
 c003350:	1a000005 	bne	c00336c <tmr_set_divider+0x88>
 c003354:	e55b3021 	ldrb	r3, [fp, #-33]	; 0xffffffdf
 c003358:	e3530006 	cmp	r3, #6
 c00335c:	1a000004 	bne	c003374 <tmr_set_divider+0x90>
			(div == TCLK && d != 4))
 c003360:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003364:	e3530004 	cmp	r3, #4
 c003368:	0a000001 	beq	c003374 <tmr_set_divider+0x90>
		return -1;
 c00336c:	e3e03000 	mvn	r3, #0
 c003370:	ea000025 	b	c00340c <tmr_set_divider+0x128>

	if (div == EXTCLK || div == TCLK)
 c003374:	e55b3021 	ldrb	r3, [fp, #-33]	; 0xffffffdf
 c003378:	e3530005 	cmp	r3, #5
 c00337c:	0a000002 	beq	c00338c <tmr_set_divider+0xa8>
 c003380:	e55b3021 	ldrb	r3, [fp, #-33]	; 0xffffffdf
 c003384:	e3530006 	cmp	r3, #6
 c003388:	1a000001 	bne	c003394 <tmr_set_divider+0xb0>
		div = 4;
 c00338c:	e3a03004 	mov	r3, #4
 c003390:	e54b3021 	strb	r3, [fp, #-33]	; 0xffffffdf

	//COMPLETAR: escribir el valor div a partir de la posiciÃ³n pos en el
	//registro rTCFG1 para establecer el valor para el divisor d

	int bitfield = div, mask = 0xf, reg = rTCFG1;
 c003394:	e55b3021 	ldrb	r3, [fp, #-33]	; 0xffffffdf
 c003398:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
 c00339c:	e3a0300f 	mov	r3, #15
 c0033a0:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
 c0033a4:	e59f3070 	ldr	r3, [pc, #112]	; c00341c <tmr_set_divider+0x138>
 c0033a8:	e5933000 	ldr	r3, [r3]
 c0033ac:	e50b301c 	str	r3, [fp, #-28]	; 0xffffffe4
	bitfield <<= pos;
 c0033b0:	e51b2014 	ldr	r2, [fp, #-20]	; 0xffffffec
 c0033b4:	e51b3010 	ldr	r3, [fp, #-16]
 c0033b8:	e1a03312 	lsl	r3, r2, r3
 c0033bc:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec

	mask <<= pos;
 c0033c0:	e51b2018 	ldr	r2, [fp, #-24]	; 0xffffffe8
 c0033c4:	e51b3010 	ldr	r3, [fp, #-16]
 c0033c8:	e1a03312 	lsl	r3, r2, r3
 c0033cc:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
	mask ^= ~0;
 c0033d0:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c0033d4:	e1e03003 	mvn	r3, r3
 c0033d8:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8

	reg &= mask; // Ponemos a 0 todos los valores en la zona que va a ir el nuevo nibble
 c0033dc:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c0033e0:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c0033e4:	e0023003 	and	r3, r2, r3
 c0033e8:	e50b301c 	str	r3, [fp, #-28]	; 0xffffffe4
	reg |= bitfield; // Ponemos a 1 los bits que esten a 1 del nuevo nibble
 c0033ec:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c0033f0:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c0033f4:	e1823003 	orr	r3, r2, r3
 c0033f8:	e50b301c 	str	r3, [fp, #-28]	; 0xffffffe4

	rTCFG1 = reg;
 c0033fc:	e59f3018 	ldr	r3, [pc, #24]	; c00341c <tmr_set_divider+0x138>
 c003400:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c003404:	e5832000 	str	r2, [r3]

	return 0;
 c003408:	e3a03000 	mov	r3, #0
}
 c00340c:	e1a00003 	mov	r0, r3
 c003410:	e24bd00c 	sub	sp, fp, #12
 c003414:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003418:	e12fff1e 	bx	lr
 c00341c:	01d50004 	.word	0x01d50004

0c003420 <tmr_set_count>:

int tmr_set_count(enum tmr_timer t, int count, int cmp)
{
 c003420:	e1a0c00d 	mov	ip, sp
 c003424:	e92dd800 	push	{fp, ip, lr, pc}
 c003428:	e24cb004 	sub	fp, ip, #4
 c00342c:	e24dd018 	sub	sp, sp, #24
 c003430:	e1a03000 	mov	r3, r0
 c003434:	e50b101c 	str	r1, [fp, #-28]	; 0xffffffe4
 c003438:	e50b2020 	str	r2, [fp, #-32]	; 0xffffffe0
 c00343c:	e54b3015 	strb	r3, [fp, #-21]	; 0xffffffeb
	int err = 0;
 c003440:	e3a03000 	mov	r3, #0
 c003444:	e50b3010 	str	r3, [fp, #-16]
	switch (t) {
 c003448:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c00344c:	e3530005 	cmp	r3, #5
 c003450:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 c003454:	ea00002c 	b	c00350c <tmr_set_count+0xec>
 c003458:	0c003470 	.word	0x0c003470
 c00345c:	0c00348c 	.word	0x0c00348c
 c003460:	0c0034a8 	.word	0x0c0034a8
 c003464:	0c0034c4 	.word	0x0c0034c4
 c003468:	0c0034e0 	.word	0x0c0034e0
 c00346c:	0c0034fc 	.word	0x0c0034fc
		case TIMER0:
			//COMPLETAR: establecer el valor de cuenta count y el valor de
			//comparaciÃ³n cmp en los registros de buffer del timer0 (rTCNTB0 y
			//rTCMPB0)
			rTCNTB0 = count;
 c003470:	e59f30b0 	ldr	r3, [pc, #176]	; c003528 <tmr_set_count+0x108>
 c003474:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c003478:	e5832000 	str	r2, [r3]
			rTCMPB0 = cmp;
 c00347c:	e59f30a8 	ldr	r3, [pc, #168]	; c00352c <tmr_set_count+0x10c>
 c003480:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
 c003484:	e5832000 	str	r2, [r3]
			break;
 c003488:	ea000021 	b	c003514 <tmr_set_count+0xf4>
		case TIMER1:
			//COMPLETAR: establecer el valor de cuenta count y el valor de
			//comparaciÃ³n cmp en los registros de buffer del timer1 (rTCNTB1 y
			//rTCMPB1)
			rTCNTB1 = count;
 c00348c:	e59f309c 	ldr	r3, [pc, #156]	; c003530 <tmr_set_count+0x110>
 c003490:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c003494:	e5832000 	str	r2, [r3]
			rTCMPB1 = cmp;
 c003498:	e59f3094 	ldr	r3, [pc, #148]	; c003534 <tmr_set_count+0x114>
 c00349c:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
 c0034a0:	e5832000 	str	r2, [r3]
			 break;
 c0034a4:	ea00001a 	b	c003514 <tmr_set_count+0xf4>
		case TIMER2:
			//COMPLETAR: establecer el valor de cuenta count y el valor de
			//comparaciÃ³n cmp en los registros de buffer del timer2 (rTCNTB2 y
			//rTCMPB2)
			rTCNTB2 = count;
 c0034a8:	e59f3088 	ldr	r3, [pc, #136]	; c003538 <tmr_set_count+0x118>
 c0034ac:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c0034b0:	e5832000 	str	r2, [r3]
			rTCMPB2 = cmp;
 c0034b4:	e59f3080 	ldr	r3, [pc, #128]	; c00353c <tmr_set_count+0x11c>
 c0034b8:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
 c0034bc:	e5832000 	str	r2, [r3]
			 break;
 c0034c0:	ea000013 	b	c003514 <tmr_set_count+0xf4>
		case TIMER3:
			//COMPLETAR: establecer el valor de cuenta count y el valor de
			//comparaciÃ³n cmp en los registros de buffer del timer3 (rTCNTB3 y
			//rTCMPB3)
			rTCNTB3 = count;
 c0034c4:	e59f3074 	ldr	r3, [pc, #116]	; c003540 <tmr_set_count+0x120>
 c0034c8:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c0034cc:	e5832000 	str	r2, [r3]
			rTCMPB3 = cmp;
 c0034d0:	e59f306c 	ldr	r3, [pc, #108]	; c003544 <tmr_set_count+0x124>
 c0034d4:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
 c0034d8:	e5832000 	str	r2, [r3]
			 break;
 c0034dc:	ea00000c 	b	c003514 <tmr_set_count+0xf4>
		case TIMER4:
			//COMPLETAR: establecer el valor de cuenta count y el valor de
			//comparaciÃ³n cmp en los registros de buffer del timer4 (rTCNTB4 y
			//rTCMPB4)
			rTCNTB4 = count;
 c0034e0:	e59f3060 	ldr	r3, [pc, #96]	; c003548 <tmr_set_count+0x128>
 c0034e4:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c0034e8:	e5832000 	str	r2, [r3]
			rTCMPB4 = cmp;
 c0034ec:	e59f3058 	ldr	r3, [pc, #88]	; c00354c <tmr_set_count+0x12c>
 c0034f0:	e51b2020 	ldr	r2, [fp, #-32]	; 0xffffffe0
 c0034f4:	e5832000 	str	r2, [r3]
			 break;
 c0034f8:	ea000005 	b	c003514 <tmr_set_count+0xf4>
		case TIMER5:
			//COMPLETAR: establecer el valor de cuenta count en el registro de 
			//buffer del timer5 (rTCNTB5)
			rTCNTB5 = count;
 c0034fc:	e59f304c 	ldr	r3, [pc, #76]	; c003550 <tmr_set_count+0x130>
 c003500:	e51b201c 	ldr	r2, [fp, #-28]	; 0xffffffe4
 c003504:	e5832000 	str	r2, [r3]
			 break;
 c003508:	ea000001 	b	c003514 <tmr_set_count+0xf4>
		default:
			err = -1;
 c00350c:	e3e03000 	mvn	r3, #0
 c003510:	e50b3010 	str	r3, [fp, #-16]
	}

	return err;
 c003514:	e51b3010 	ldr	r3, [fp, #-16]
}
 c003518:	e1a00003 	mov	r0, r3
 c00351c:	e24bd00c 	sub	sp, fp, #12
 c003520:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003524:	e12fff1e 	bx	lr
 c003528:	01d5000c 	.word	0x01d5000c
 c00352c:	01d50010 	.word	0x01d50010
 c003530:	01d50018 	.word	0x01d50018
 c003534:	01d5001c 	.word	0x01d5001c
 c003538:	01d50024 	.word	0x01d50024
 c00353c:	01d50028 	.word	0x01d50028
 c003540:	01d50030 	.word	0x01d50030
 c003544:	01d50034 	.word	0x01d50034
 c003548:	01d5003c 	.word	0x01d5003c
 c00354c:	01d50040 	.word	0x01d50040
 c003550:	01d50048 	.word	0x01d50048

0c003554 <tmr_update>:

int tmr_update(enum tmr_timer t)
{
 c003554:	e1a0c00d 	mov	ip, sp
 c003558:	e92dd800 	push	{fp, ip, lr, pc}
 c00355c:	e24cb004 	sub	fp, ip, #4
 c003560:	e24dd010 	sub	sp, sp, #16
 c003564:	e1a03000 	mov	r3, r0
 c003568:	e54b3015 	strb	r3, [fp, #-21]	; 0xffffffeb
	int pos = t*4;
 c00356c:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003570:	e1a03103 	lsl	r3, r3, #2
 c003574:	e50b3010 	str	r3, [fp, #-16]
	if (t > 0)
 c003578:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c00357c:	e3530000 	cmp	r3, #0
 c003580:	0a000002 	beq	c003590 <tmr_update+0x3c>
		pos += 4;
 c003584:	e51b3010 	ldr	r3, [fp, #-16]
 c003588:	e2833004 	add	r3, r3, #4
 c00358c:	e50b3010 	str	r3, [fp, #-16]

	if (t < 0 || t > 5)
 c003590:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003594:	e3530005 	cmp	r3, #5
 c003598:	9a000001 	bls	c0035a4 <tmr_update+0x50>
		return -1;
 c00359c:	e3e03000 	mvn	r3, #0
 c0035a0:	ea000014 	b	c0035f8 <tmr_update+0xa4>

	pos++;
 c0035a4:	e51b3010 	ldr	r3, [fp, #-16]
 c0035a8:	e2833001 	add	r3, r3, #1
 c0035ac:	e50b3010 	str	r3, [fp, #-16]

	//COMPLETAR: poner a 1 en el registro rTCON el bit indicado por pos 
	// y justo despuÃ©s ponerlo a 0 (deben ser stores distintos, lo hacemos con
	// sentencias C distintas)
	rTCON |= 1 << pos;
 c0035b0:	e59f3050 	ldr	r3, [pc, #80]	; c003608 <tmr_update+0xb4>
 c0035b4:	e59f204c 	ldr	r2, [pc, #76]	; c003608 <tmr_update+0xb4>
 c0035b8:	e5921000 	ldr	r1, [r2]
 c0035bc:	e3a00001 	mov	r0, #1
 c0035c0:	e51b2010 	ldr	r2, [fp, #-16]
 c0035c4:	e1a02210 	lsl	r2, r0, r2
 c0035c8:	e1812002 	orr	r2, r1, r2
 c0035cc:	e5832000 	str	r2, [r3]
	rTCON &= ~(1 << pos);
 c0035d0:	e59f3030 	ldr	r3, [pc, #48]	; c003608 <tmr_update+0xb4>
 c0035d4:	e59f202c 	ldr	r2, [pc, #44]	; c003608 <tmr_update+0xb4>
 c0035d8:	e5921000 	ldr	r1, [r2]
 c0035dc:	e3a00001 	mov	r0, #1
 c0035e0:	e51b2010 	ldr	r2, [fp, #-16]
 c0035e4:	e1a02210 	lsl	r2, r0, r2
 c0035e8:	e1e02002 	mvn	r2, r2
 c0035ec:	e0012002 	and	r2, r1, r2
 c0035f0:	e5832000 	str	r2, [r3]

	return 0;
 c0035f4:	e3a03000 	mov	r3, #0
}
 c0035f8:	e1a00003 	mov	r0, r3
 c0035fc:	e24bd00c 	sub	sp, fp, #12
 c003600:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003604:	e12fff1e 	bx	lr
 c003608:	01d50008 	.word	0x01d50008

0c00360c <tmr_set_mode>:

int tmr_set_mode(enum tmr_timer t, enum tmr_mode mode)
{
 c00360c:	e1a0c00d 	mov	ip, sp
 c003610:	e92dd800 	push	{fp, ip, lr, pc}
 c003614:	e24cb004 	sub	fp, ip, #4
 c003618:	e24dd010 	sub	sp, sp, #16
 c00361c:	e1a02000 	mov	r2, r0
 c003620:	e1a03001 	mov	r3, r1
 c003624:	e54b2015 	strb	r2, [fp, #-21]	; 0xffffffeb
 c003628:	e54b3016 	strb	r3, [fp, #-22]	; 0xffffffea
	int err = 0;
 c00362c:	e3a03000 	mov	r3, #0
 c003630:	e50b3010 	str	r3, [fp, #-16]
	int pos = t*4;
 c003634:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003638:	e1a03103 	lsl	r3, r3, #2
 c00363c:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
	if (t > 0)
 c003640:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003644:	e3530000 	cmp	r3, #0
 c003648:	0a000002 	beq	c003658 <tmr_set_mode+0x4c>
		pos += 4;
 c00364c:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c003650:	e2833004 	add	r3, r3, #4
 c003654:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec

	if (t < 0 || t > 5)
 c003658:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c00365c:	e3530005 	cmp	r3, #5
 c003660:	9a000001 	bls	c00366c <tmr_set_mode+0x60>
		return -1;
 c003664:	e3e03000 	mvn	r3, #0
 c003668:	ea000025 	b	c003704 <tmr_set_mode+0xf8>

	if(t == 5)
 c00366c:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003670:	e3530005 	cmp	r3, #5
 c003674:	1a000003 	bne	c003688 <tmr_set_mode+0x7c>
		pos += 2;
 c003678:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c00367c:	e2833002 	add	r3, r3, #2
 c003680:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
 c003684:	ea000002 	b	c003694 <tmr_set_mode+0x88>
	else
		pos += 3;
 c003688:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c00368c:	e2833003 	add	r3, r3, #3
 c003690:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec

	if (mode == ONE_SHOT)
 c003694:	e55b3016 	ldrb	r3, [fp, #-22]	; 0xffffffea
 c003698:	e3530000 	cmp	r3, #0
 c00369c:	1a000009 	bne	c0036c8 <tmr_set_mode+0xbc>
		//COMPLETAR: poner a 0 el bit autoreload a partir de la posiciÃ³n pos (es
		//el cuarto bit a partir de esa posiciÃ³n)
		rTCON &= ~(1 << pos);
 c0036a0:	e59f306c 	ldr	r3, [pc, #108]	; c003714 <tmr_set_mode+0x108>
 c0036a4:	e59f2068 	ldr	r2, [pc, #104]	; c003714 <tmr_set_mode+0x108>
 c0036a8:	e5921000 	ldr	r1, [r2]
 c0036ac:	e3a00001 	mov	r0, #1
 c0036b0:	e51b2014 	ldr	r2, [fp, #-20]	; 0xffffffec
 c0036b4:	e1a02210 	lsl	r2, r0, r2
 c0036b8:	e1e02002 	mvn	r2, r2
 c0036bc:	e0012002 	and	r2, r1, r2
 c0036c0:	e5832000 	str	r2, [r3]
 c0036c4:	ea00000d 	b	c003700 <tmr_set_mode+0xf4>
	else if (mode == RELOAD)
 c0036c8:	e55b3016 	ldrb	r3, [fp, #-22]	; 0xffffffea
 c0036cc:	e3530001 	cmp	r3, #1
 c0036d0:	1a000008 	bne	c0036f8 <tmr_set_mode+0xec>
		//COMPLETAR: poner a 1 el bit autoreload a partir de la posiciÃ³n pos (es
		//el cuarto bit a partir de esa posiciÃ³n)
		rTCON |= 1 << pos;
 c0036d4:	e59f3038 	ldr	r3, [pc, #56]	; c003714 <tmr_set_mode+0x108>
 c0036d8:	e59f2034 	ldr	r2, [pc, #52]	; c003714 <tmr_set_mode+0x108>
 c0036dc:	e5921000 	ldr	r1, [r2]
 c0036e0:	e3a00001 	mov	r0, #1
 c0036e4:	e51b2014 	ldr	r2, [fp, #-20]	; 0xffffffec
 c0036e8:	e1a02210 	lsl	r2, r0, r2
 c0036ec:	e1812002 	orr	r2, r1, r2
 c0036f0:	e5832000 	str	r2, [r3]
 c0036f4:	ea000001 	b	c003700 <tmr_set_mode+0xf4>
	else
		err = -1;
 c0036f8:	e3e03000 	mvn	r3, #0
 c0036fc:	e50b3010 	str	r3, [fp, #-16]

	return err;
 c003700:	e51b3010 	ldr	r3, [fp, #-16]
}
 c003704:	e1a00003 	mov	r0, r3
 c003708:	e24bd00c 	sub	sp, fp, #12
 c00370c:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003710:	e12fff1e 	bx	lr
 c003714:	01d50008 	.word	0x01d50008

0c003718 <tmr_start>:

int tmr_start(enum tmr_timer t)
{
 c003718:	e1a0c00d 	mov	ip, sp
 c00371c:	e92dd800 	push	{fp, ip, lr, pc}
 c003720:	e24cb004 	sub	fp, ip, #4
 c003724:	e24dd010 	sub	sp, sp, #16
 c003728:	e1a03000 	mov	r3, r0
 c00372c:	e54b3015 	strb	r3, [fp, #-21]	; 0xffffffeb
	int pos = t*4;
 c003730:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003734:	e1a03103 	lsl	r3, r3, #2
 c003738:	e50b3010 	str	r3, [fp, #-16]
	if (t > 0)
 c00373c:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003740:	e3530000 	cmp	r3, #0
 c003744:	0a000002 	beq	c003754 <tmr_start+0x3c>
		pos += 4;
 c003748:	e51b3010 	ldr	r3, [fp, #-16]
 c00374c:	e2833004 	add	r3, r3, #4
 c003750:	e50b3010 	str	r3, [fp, #-16]

	if (t < 0 || t > 5)
 c003754:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003758:	e3530005 	cmp	r3, #5
 c00375c:	9a000001 	bls	c003768 <tmr_start+0x50>
		return -1;
 c003760:	e3e03000 	mvn	r3, #0
 c003764:	ea000008 	b	c00378c <tmr_start+0x74>

	//COMPLETAR: poner a 1 el bit de start a partir de la posiciÃ³n pos en el
	//registro rTCON (es el primer bit del grupo)
	rTCON |= 1 << pos;
 c003768:	e59f302c 	ldr	r3, [pc, #44]	; c00379c <tmr_start+0x84>
 c00376c:	e59f2028 	ldr	r2, [pc, #40]	; c00379c <tmr_start+0x84>
 c003770:	e5921000 	ldr	r1, [r2]
 c003774:	e3a00001 	mov	r0, #1
 c003778:	e51b2010 	ldr	r2, [fp, #-16]
 c00377c:	e1a02210 	lsl	r2, r0, r2
 c003780:	e1812002 	orr	r2, r1, r2
 c003784:	e5832000 	str	r2, [r3]
	return 0;
 c003788:	e3a03000 	mov	r3, #0
}
 c00378c:	e1a00003 	mov	r0, r3
 c003790:	e24bd00c 	sub	sp, fp, #12
 c003794:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003798:	e12fff1e 	bx	lr
 c00379c:	01d50008 	.word	0x01d50008

0c0037a0 <tmr_stop>:

int tmr_stop(enum tmr_timer t)
{
 c0037a0:	e1a0c00d 	mov	ip, sp
 c0037a4:	e92dd800 	push	{fp, ip, lr, pc}
 c0037a8:	e24cb004 	sub	fp, ip, #4
 c0037ac:	e24dd010 	sub	sp, sp, #16
 c0037b0:	e1a03000 	mov	r3, r0
 c0037b4:	e54b3015 	strb	r3, [fp, #-21]	; 0xffffffeb
	int pos = t*4;
 c0037b8:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c0037bc:	e1a03103 	lsl	r3, r3, #2
 c0037c0:	e50b3010 	str	r3, [fp, #-16]
	if (t > 0)
 c0037c4:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c0037c8:	e3530000 	cmp	r3, #0
 c0037cc:	0a000002 	beq	c0037dc <tmr_stop+0x3c>
		pos += 4;
 c0037d0:	e51b3010 	ldr	r3, [fp, #-16]
 c0037d4:	e2833004 	add	r3, r3, #4
 c0037d8:	e50b3010 	str	r3, [fp, #-16]

	if (t < 0 || t > 5)
 c0037dc:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c0037e0:	e3530005 	cmp	r3, #5
 c0037e4:	9a000001 	bls	c0037f0 <tmr_stop+0x50>
		return -1;
 c0037e8:	e3e03000 	mvn	r3, #0
 c0037ec:	ea000009 	b	c003818 <tmr_stop+0x78>

	//COMPLETAR: poner a 0 el bit de start a partir de la posiciÃ³n pos en el
	//registro rTCON (es el primer bit del grupo)
	rTCON &= ~(1 << pos);
 c0037f0:	e59f3030 	ldr	r3, [pc, #48]	; c003828 <tmr_stop+0x88>
 c0037f4:	e59f202c 	ldr	r2, [pc, #44]	; c003828 <tmr_stop+0x88>
 c0037f8:	e5921000 	ldr	r1, [r2]
 c0037fc:	e3a00001 	mov	r0, #1
 c003800:	e51b2010 	ldr	r2, [fp, #-16]
 c003804:	e1a02210 	lsl	r2, r0, r2
 c003808:	e1e02002 	mvn	r2, r2
 c00380c:	e0012002 	and	r2, r1, r2
 c003810:	e5832000 	str	r2, [r3]

	return 0;
 c003814:	e3a03000 	mov	r3, #0
}
 c003818:	e1a00003 	mov	r0, r3
 c00381c:	e24bd00c 	sub	sp, fp, #12
 c003820:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003824:	e12fff1e 	bx	lr
 c003828:	01d50008 	.word	0x01d50008

0c00382c <tmr_isrunning>:

int tmr_isrunning(enum tmr_timer t)
{
 c00382c:	e1a0c00d 	mov	ip, sp
 c003830:	e92dd800 	push	{fp, ip, lr, pc}
 c003834:	e24cb004 	sub	fp, ip, #4
 c003838:	e24dd010 	sub	sp, sp, #16
 c00383c:	e1a03000 	mov	r3, r0
 c003840:	e54b3015 	strb	r3, [fp, #-21]	; 0xffffffeb
	int ret = 0;
 c003844:	e3a03000 	mov	r3, #0
 c003848:	e50b3010 	str	r3, [fp, #-16]
	int pos = t*4;
 c00384c:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003850:	e1a03103 	lsl	r3, r3, #2
 c003854:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
	if (t > 0)
 c003858:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c00385c:	e3530000 	cmp	r3, #0
 c003860:	0a000002 	beq	c003870 <tmr_isrunning+0x44>
		pos += 4;
 c003864:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c003868:	e2833004 	add	r3, r3, #4
 c00386c:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec

	if ((t >= 0) && (t <= 5) 
 c003870:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003874:	e3530005 	cmp	r3, #5
 c003878:	8a000009 	bhi	c0038a4 <tmr_isrunning+0x78>
			&& (rTCON & (0x1 << pos)))
 c00387c:	e59f3034 	ldr	r3, [pc, #52]	; c0038b8 <tmr_isrunning+0x8c>
 c003880:	e5932000 	ldr	r2, [r3]
 c003884:	e3a01001 	mov	r1, #1
 c003888:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c00388c:	e1a03311 	lsl	r3, r1, r3
 c003890:	e0023003 	and	r3, r2, r3
 c003894:	e3530000 	cmp	r3, #0
 c003898:	0a000001 	beq	c0038a4 <tmr_isrunning+0x78>
		ret = 1;
 c00389c:	e3a03001 	mov	r3, #1
 c0038a0:	e50b3010 	str	r3, [fp, #-16]

	return ret;
 c0038a4:	e51b3010 	ldr	r3, [fp, #-16]
}
 c0038a8:	e1a00003 	mov	r0, r3
 c0038ac:	e24bd00c 	sub	sp, fp, #12
 c0038b0:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0038b4:	e12fff1e 	bx	lr
 c0038b8:	01d50008 	.word	0x01d50008

0c0038bc <uart0_init>:
#include "uart.h"
#include "44b.h"

void uart0_init( void )
{
 c0038bc:	e1a0c00d 	mov	ip, sp
 c0038c0:	e92dd800 	push	{fp, ip, lr, pc}
 c0038c4:	e24cb004 	sub	fp, ip, #4
	//*Enable FIFO, Rx normal, Tx normal
	//UFCON0[0] = 1
	//UFCON0[1] = 0  Rx FIFO normal (no reset)
	//UFCON0[2] = 0  Rx FIFO normal (no reset)
    rUFCON0 = 0x1;
 c0038c8:	e59f3040 	ldr	r3, [pc, #64]	; c003910 <uart0_init+0x54>
 c0038cc:	e3a02001 	mov	r2, #1
 c0038d0:	e5832000 	str	r2, [r3]

    //Disable Auto Flow Control and disable Request to Send
    //UMCON0[4] = 0
    rUMCON0 = 0x0;
 c0038d4:	e59f3038 	ldr	r3, [pc, #56]	; c003914 <uart0_init+0x58>
 c0038d8:	e3a02000 	mov	r2, #0
 c0038dc:	e5832000 	str	r2, [r3]
    //* Formato de la trama:
    //ULCON0[6]   = 0  normal (no infrarrojos)
    //ULCON0[5:3] = 0  sin paridad
    //ULCON0[2]   = 0  1 bit de stop
    //ULCON0[1:0] = 3  8 bits de datos
    rULCON0 = 0x3;
 c0038e0:	e3a0361d 	mov	r3, #30408704	; 0x1d00000
 c0038e4:	e3a02003 	mov	r2, #3
 c0038e8:	e5832000 	str	r2, [r3]

    //* 115200 Baudios
    //UBRDIV0 = 34  64MHz / (115200 Ã 16) â 1
    rUBRDIV0 = 34;
 c0038ec:	e59f3024 	ldr	r3, [pc, #36]	; c003918 <uart0_init+0x5c>
 c0038f0:	e3a02022 	mov	r2, #34	; 0x22
 c0038f4:	e5832000 	str	r2, [r3]

    //UCON0[1:0] = 1  Rx: polling/interrupt mode
    //UCON0[3:2] = 1  Tx: polling/interrupt mode
    //UCON0[4]   = 0  no break
    //UCON0[5]   = 0  no loopback
    rUCON0 = 0x5;
 c0038f8:	e59f301c 	ldr	r3, [pc, #28]	; c00391c <uart0_init+0x60>
 c0038fc:	e3a02005 	mov	r2, #5
 c003900:	e5832000 	str	r2, [r3]
}
 c003904:	e24bd00c 	sub	sp, fp, #12
 c003908:	e89d6800 	ldm	sp, {fp, sp, lr}
 c00390c:	e12fff1e 	bx	lr
 c003910:	01d00008 	.word	0x01d00008
 c003914:	01d0000c 	.word	0x01d0000c
 c003918:	01d00028 	.word	0x01d00028
 c00391c:	01d00004 	.word	0x01d00004

0c003920 <uart0_putchar>:

void uart0_putchar( char ch )
{
 c003920:	e1a0c00d 	mov	ip, sp
 c003924:	e92dd800 	push	{fp, ip, lr, pc}
 c003928:	e24cb004 	sub	fp, ip, #4
 c00392c:	e24dd008 	sub	sp, sp, #8
 c003930:	e1a03000 	mov	r3, r0
 c003934:	e54b300d 	strb	r3, [fp, #-13]
	//While FIFO is full wait (while UFSTAT0[9] == 1)
    while( rUFSTAT0 & (1 << 9) );
 c003938:	e1a00000 	nop			; (mov r0, r0)
 c00393c:	e59f3024 	ldr	r3, [pc, #36]	; c003968 <uart0_putchar+0x48>
 c003940:	e5933000 	ldr	r3, [r3]
 c003944:	e2033c02 	and	r3, r3, #512	; 0x200
 c003948:	e3530000 	cmp	r3, #0
 c00394c:	1afffffa 	bne	c00393c <uart0_putchar+0x1c>
    rUTXH0 = ch;
 c003950:	e59f3014 	ldr	r3, [pc, #20]	; c00396c <uart0_putchar+0x4c>
 c003954:	e55b200d 	ldrb	r2, [fp, #-13]
 c003958:	e5c32000 	strb	r2, [r3]
}
 c00395c:	e24bd00c 	sub	sp, fp, #12
 c003960:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003964:	e12fff1e 	bx	lr
 c003968:	01d00018 	.word	0x01d00018
 c00396c:	01d00020 	.word	0x01d00020

0c003970 <uart0_getchar>:

char uart0_getchar( void )
{
 c003970:	e1a0c00d 	mov	ip, sp
 c003974:	e92dd800 	push	{fp, ip, lr, pc}
 c003978:	e24cb004 	sub	fp, ip, #4
	//While FIFO is empty wait (while UFSTAT0[3:0] == 0)
    while( (rUFSTAT0 & 0b1111) == 0 );
 c00397c:	e1a00000 	nop			; (mov r0, r0)
 c003980:	e59f3028 	ldr	r3, [pc, #40]	; c0039b0 <uart0_getchar+0x40>
 c003984:	e5933000 	ldr	r3, [r3]
 c003988:	e203300f 	and	r3, r3, #15
 c00398c:	e3530000 	cmp	r3, #0
 c003990:	0afffffa 	beq	c003980 <uart0_getchar+0x10>

    //Read URXH0
    return rURXH0;
 c003994:	e59f3018 	ldr	r3, [pc, #24]	; c0039b4 <uart0_getchar+0x44>
 c003998:	e5d33000 	ldrb	r3, [r3]
 c00399c:	e20330ff 	and	r3, r3, #255	; 0xff
}
 c0039a0:	e1a00003 	mov	r0, r3
 c0039a4:	e24bd00c 	sub	sp, fp, #12
 c0039a8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c0039ac:	e12fff1e 	bx	lr
 c0039b0:	01d00018 	.word	0x01d00018
 c0039b4:	01d00024 	.word	0x01d00024

0c0039b8 <uart0_puts>:

void uart0_puts( char *s )
{
 c0039b8:	e1a0c00d 	mov	ip, sp
 c0039bc:	e92dd800 	push	{fp, ip, lr, pc}
 c0039c0:	e24cb004 	sub	fp, ip, #4
 c0039c4:	e24dd008 	sub	sp, sp, #8
 c0039c8:	e50b0010 	str	r0, [fp, #-16]
    while(*s) {
 c0039cc:	ea000006 	b	c0039ec <uart0_puts+0x34>
    	uart0_putchar(*s);
 c0039d0:	e51b3010 	ldr	r3, [fp, #-16]
 c0039d4:	e5d33000 	ldrb	r3, [r3]
 c0039d8:	e1a00003 	mov	r0, r3
 c0039dc:	ebffffcf 	bl	c003920 <uart0_putchar>
    	s++;
 c0039e0:	e51b3010 	ldr	r3, [fp, #-16]
 c0039e4:	e2833001 	add	r3, r3, #1
 c0039e8:	e50b3010 	str	r3, [fp, #-16]
    return rURXH0;
}

void uart0_puts( char *s )
{
    while(*s) {
 c0039ec:	e51b3010 	ldr	r3, [fp, #-16]
 c0039f0:	e5d33000 	ldrb	r3, [r3]
 c0039f4:	e3530000 	cmp	r3, #0
 c0039f8:	1afffff4 	bne	c0039d0 <uart0_puts+0x18>
    	uart0_putchar(*s);
    	s++;
    }
}
 c0039fc:	e24bd00c 	sub	sp, fp, #12
 c003a00:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003a04:	e12fff1e 	bx	lr

0c003a08 <uart0_putint>:

void uart0_putint( int32 i )
{
 c003a08:	e1a0c00d 	mov	ip, sp
 c003a0c:	e92dd800 	push	{fp, ip, lr, pc}
 c003a10:	e24cb004 	sub	fp, ip, #4
 c003a14:	e24dd020 	sub	sp, sp, #32
 c003a18:	e50b0028 	str	r0, [fp, #-40]	; 0xffffffd8
	char s[11 + 1];
	int negative = i < 0;
 c003a1c:	e51b3028 	ldr	r3, [fp, #-40]	; 0xffffffd8
 c003a20:	e1a03fa3 	lsr	r3, r3, #31
 c003a24:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
	char* p = s + 11;
 c003a28:	e24b3020 	sub	r3, fp, #32
 c003a2c:	e283300b 	add	r3, r3, #11
 c003a30:	e50b3010 	str	r3, [fp, #-16]

	*p = '\0';
 c003a34:	e51b3010 	ldr	r3, [fp, #-16]
 c003a38:	e3a02000 	mov	r2, #0
 c003a3c:	e5c32000 	strb	r2, [r3]
	if (negative)
 c003a40:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c003a44:	e3530000 	cmp	r3, #0
 c003a48:	0a000002 	beq	c003a58 <uart0_putint+0x50>
		i *= -1;
 c003a4c:	e51b3028 	ldr	r3, [fp, #-40]	; 0xffffffd8
 c003a50:	e2633000 	rsb	r3, r3, #0
 c003a54:	e50b3028 	str	r3, [fp, #-40]	; 0xffffffd8

	do {
		*--p = '0' + ( i % 10 );
 c003a58:	e51b3010 	ldr	r3, [fp, #-16]
 c003a5c:	e2433001 	sub	r3, r3, #1
 c003a60:	e50b3010 	str	r3, [fp, #-16]
 c003a64:	e51b1028 	ldr	r1, [fp, #-40]	; 0xffffffd8
 c003a68:	e59f3094 	ldr	r3, [pc, #148]	; c003b04 <uart0_putint+0xfc>
 c003a6c:	e0c32391 	smull	r2, r3, r1, r3
 c003a70:	e1a02143 	asr	r2, r3, #2
 c003a74:	e1a03fc1 	asr	r3, r1, #31
 c003a78:	e0632002 	rsb	r2, r3, r2
 c003a7c:	e1a03002 	mov	r3, r2
 c003a80:	e1a03103 	lsl	r3, r3, #2
 c003a84:	e0833002 	add	r3, r3, r2
 c003a88:	e1a03083 	lsl	r3, r3, #1
 c003a8c:	e0632001 	rsb	r2, r3, r1
 c003a90:	e20230ff 	and	r3, r2, #255	; 0xff
 c003a94:	e2833030 	add	r3, r3, #48	; 0x30
 c003a98:	e20320ff 	and	r2, r3, #255	; 0xff
 c003a9c:	e51b3010 	ldr	r3, [fp, #-16]
 c003aa0:	e5c32000 	strb	r2, [r3]
		i /= 10;
 c003aa4:	e51b3028 	ldr	r3, [fp, #-40]	; 0xffffffd8
 c003aa8:	e59f2054 	ldr	r2, [pc, #84]	; c003b04 <uart0_putint+0xfc>
 c003aac:	e0c21293 	smull	r1, r2, r3, r2
 c003ab0:	e1a02142 	asr	r2, r2, #2
 c003ab4:	e1a03fc3 	asr	r3, r3, #31
 c003ab8:	e0633002 	rsb	r3, r3, r2
 c003abc:	e50b3028 	str	r3, [fp, #-40]	; 0xffffffd8
	} while(i > 0);
 c003ac0:	e51b3028 	ldr	r3, [fp, #-40]	; 0xffffffd8
 c003ac4:	e3530000 	cmp	r3, #0
 c003ac8:	caffffe2 	bgt	c003a58 <uart0_putint+0x50>

	if(negative) {
 c003acc:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c003ad0:	e3530000 	cmp	r3, #0
 c003ad4:	0a000005 	beq	c003af0 <uart0_putint+0xe8>
		*--p = '-';
 c003ad8:	e51b3010 	ldr	r3, [fp, #-16]
 c003adc:	e2433001 	sub	r3, r3, #1
 c003ae0:	e50b3010 	str	r3, [fp, #-16]
 c003ae4:	e51b3010 	ldr	r3, [fp, #-16]
 c003ae8:	e3a0202d 	mov	r2, #45	; 0x2d
 c003aec:	e5c32000 	strb	r2, [r3]
	}

	uart0_puts(p);
 c003af0:	e51b0010 	ldr	r0, [fp, #-16]
 c003af4:	ebffffaf 	bl	c0039b8 <uart0_puts>
}
 c003af8:	e24bd00c 	sub	sp, fp, #12
 c003afc:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003b00:	e12fff1e 	bx	lr
 c003b04:	66666667 	.word	0x66666667

0c003b08 <uart0_puthex>:

void uart0_puthex( uint32 i )
{
 c003b08:	e1a0c00d 	mov	ip, sp
 c003b0c:	e92dd800 	push	{fp, ip, lr, pc}
 c003b10:	e24cb004 	sub	fp, ip, #4
 c003b14:	e24dd018 	sub	sp, sp, #24
 c003b18:	e50b0020 	str	r0, [fp, #-32]	; 0xffffffe0
    char buf[8 + 1];
    char *p = buf + 8;
 c003b1c:	e24b301c 	sub	r3, fp, #28
 c003b20:	e2833008 	add	r3, r3, #8
 c003b24:	e50b3010 	str	r3, [fp, #-16]
    uint8 c;

    *p = '\0';
 c003b28:	e51b3010 	ldr	r3, [fp, #-16]
 c003b2c:	e3a02000 	mov	r2, #0
 c003b30:	e5c32000 	strb	r2, [r3]

    do {
        c = i & 0xf;
 c003b34:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003b38:	e20330ff 	and	r3, r3, #255	; 0xff
 c003b3c:	e203300f 	and	r3, r3, #15
 c003b40:	e54b3011 	strb	r3, [fp, #-17]	; 0xffffffef
        if( c < 10 )
 c003b44:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c003b48:	e3530009 	cmp	r3, #9
 c003b4c:	8a000008 	bhi	c003b74 <uart0_puthex+0x6c>
            *--p = '0' + c;
 c003b50:	e51b3010 	ldr	r3, [fp, #-16]
 c003b54:	e2433001 	sub	r3, r3, #1
 c003b58:	e50b3010 	str	r3, [fp, #-16]
 c003b5c:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c003b60:	e2833030 	add	r3, r3, #48	; 0x30
 c003b64:	e20320ff 	and	r2, r3, #255	; 0xff
 c003b68:	e51b3010 	ldr	r3, [fp, #-16]
 c003b6c:	e5c32000 	strb	r2, [r3]
 c003b70:	ea000007 	b	c003b94 <uart0_puthex+0x8c>
        else
            *--p = 'a' + c - 10;
 c003b74:	e51b3010 	ldr	r3, [fp, #-16]
 c003b78:	e2433001 	sub	r3, r3, #1
 c003b7c:	e50b3010 	str	r3, [fp, #-16]
 c003b80:	e55b3011 	ldrb	r3, [fp, #-17]	; 0xffffffef
 c003b84:	e2833057 	add	r3, r3, #87	; 0x57
 c003b88:	e20320ff 	and	r2, r3, #255	; 0xff
 c003b8c:	e51b3010 	ldr	r3, [fp, #-16]
 c003b90:	e5c32000 	strb	r2, [r3]
        i = i >> 4;
 c003b94:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003b98:	e1a03223 	lsr	r3, r3, #4
 c003b9c:	e50b3020 	str	r3, [fp, #-32]	; 0xffffffe0
    } while( i );
 c003ba0:	e51b3020 	ldr	r3, [fp, #-32]	; 0xffffffe0
 c003ba4:	e3530000 	cmp	r3, #0
 c003ba8:	1affffe1 	bne	c003b34 <uart0_puthex+0x2c>

    uart0_puts( p );
 c003bac:	e51b0010 	ldr	r0, [fp, #-16]
 c003bb0:	ebffff80 	bl	c0039b8 <uart0_puts>
}
 c003bb4:	e24bd00c 	sub	sp, fp, #12
 c003bb8:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003bbc:	e12fff1e 	bx	lr

0c003bc0 <uart0_gets>:

void uart0_gets( char *s )
{
 c003bc0:	e1a0c00d 	mov	ip, sp
 c003bc4:	e92dd800 	push	{fp, ip, lr, pc}
 c003bc8:	e24cb004 	sub	fp, ip, #4
 c003bcc:	e24dd010 	sub	sp, sp, #16
 c003bd0:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
	char c = uart0_getchar();
 c003bd4:	ebffff65 	bl	c003970 <uart0_getchar>
 c003bd8:	e1a03000 	mov	r3, r0
 c003bdc:	e54b300d 	strb	r3, [fp, #-13]

	while(c != '\n') {
 c003be0:	ea000008 	b	c003c08 <uart0_gets+0x48>
		*s = c;
 c003be4:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c003be8:	e55b200d 	ldrb	r2, [fp, #-13]
 c003bec:	e5c32000 	strb	r2, [r3]
		s++;
 c003bf0:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c003bf4:	e2833001 	add	r3, r3, #1
 c003bf8:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
		c = uart0_getchar();
 c003bfc:	ebffff5b 	bl	c003970 <uart0_getchar>
 c003c00:	e1a03000 	mov	r3, r0
 c003c04:	e54b300d 	strb	r3, [fp, #-13]

void uart0_gets( char *s )
{
	char c = uart0_getchar();

	while(c != '\n') {
 c003c08:	e55b300d 	ldrb	r3, [fp, #-13]
 c003c0c:	e353000a 	cmp	r3, #10
 c003c10:	1afffff3 	bne	c003be4 <uart0_gets+0x24>
		*s = c;
		s++;
		c = uart0_getchar();
	}

	*s = '\0';
 c003c14:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c003c18:	e3a02000 	mov	r2, #0
 c003c1c:	e5c32000 	strb	r2, [r3]
}
 c003c20:	e24bd00c 	sub	sp, fp, #12
 c003c24:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003c28:	e12fff1e 	bx	lr

0c003c2c <uart0_getint>:

int32 uart0_getint( void )
{
 c003c2c:	e1a0c00d 	mov	ip, sp
 c003c30:	e92dd800 	push	{fp, ip, lr, pc}
 c003c34:	e24cb004 	sub	fp, ip, #4
 c003c38:	e24dd018 	sub	sp, sp, #24
	char s[11 + 1];
	char* p = s;
 c003c3c:	e24b3020 	sub	r3, fp, #32
 c003c40:	e50b3010 	str	r3, [fp, #-16]
	int32 res = 0;
 c003c44:	e3a03000 	mov	r3, #0
 c003c48:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec

	uart0_gets(s);
 c003c4c:	e24b3020 	sub	r3, fp, #32
 c003c50:	e1a00003 	mov	r0, r3
 c003c54:	ebffffd9 	bl	c003bc0 <uart0_gets>

	if(s[0] == '\0')
 c003c58:	e55b3020 	ldrb	r3, [fp, #-32]	; 0xffffffe0
 c003c5c:	e3530000 	cmp	r3, #0
 c003c60:	1a000001 	bne	c003c6c <uart0_getint+0x40>
		return 0;
 c003c64:	e3a03000 	mov	r3, #0
 c003c68:	ea000021 	b	c003cf4 <uart0_getint+0xc8>

	if(s[0]=='-')
 c003c6c:	e55b3020 	ldrb	r3, [fp, #-32]	; 0xffffffe0
 c003c70:	e353002d 	cmp	r3, #45	; 0x2d
 c003c74:	1a000012 	bne	c003cc4 <uart0_getint+0x98>
		p++;
 c003c78:	e51b3010 	ldr	r3, [fp, #-16]
 c003c7c:	e2833001 	add	r3, r3, #1
 c003c80:	e50b3010 	str	r3, [fp, #-16]

	while(*p) {
 c003c84:	ea00000f 	b	c003cc8 <uart0_getint+0x9c>
		res = 10 * res + (*p - '0');
 c003c88:	e51b2014 	ldr	r2, [fp, #-20]	; 0xffffffec
 c003c8c:	e1a03002 	mov	r3, r2
 c003c90:	e1a03103 	lsl	r3, r3, #2
 c003c94:	e0833002 	add	r3, r3, r2
 c003c98:	e1a03083 	lsl	r3, r3, #1
 c003c9c:	e1a02003 	mov	r2, r3
 c003ca0:	e51b3010 	ldr	r3, [fp, #-16]
 c003ca4:	e5d33000 	ldrb	r3, [r3]
 c003ca8:	e2433030 	sub	r3, r3, #48	; 0x30
 c003cac:	e0823003 	add	r3, r2, r3
 c003cb0:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
		p++;
 c003cb4:	e51b3010 	ldr	r3, [fp, #-16]
 c003cb8:	e2833001 	add	r3, r3, #1
 c003cbc:	e50b3010 	str	r3, [fp, #-16]
 c003cc0:	ea000000 	b	c003cc8 <uart0_getint+0x9c>
		return 0;

	if(s[0]=='-')
		p++;

	while(*p) {
 c003cc4:	e1a00000 	nop			; (mov r0, r0)
 c003cc8:	e51b3010 	ldr	r3, [fp, #-16]
 c003ccc:	e5d33000 	ldrb	r3, [r3]
 c003cd0:	e3530000 	cmp	r3, #0
 c003cd4:	1affffeb 	bne	c003c88 <uart0_getint+0x5c>
		res = 10 * res + (*p - '0');
		p++;
	}

	if(s[0] == '-')
 c003cd8:	e55b3020 	ldrb	r3, [fp, #-32]	; 0xffffffe0
 c003cdc:	e353002d 	cmp	r3, #45	; 0x2d
 c003ce0:	1a000002 	bne	c003cf0 <uart0_getint+0xc4>
		res *= -1;
 c003ce4:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c003ce8:	e2633000 	rsb	r3, r3, #0
 c003cec:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec

	return res;
 c003cf0:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
}
 c003cf4:	e1a00003 	mov	r0, r3
 c003cf8:	e24bd00c 	sub	sp, fp, #12
 c003cfc:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003d00:	e12fff1e 	bx	lr

0c003d04 <uart0_gethex>:

uint32 uart0_gethex( void )
{
 c003d04:	e1a0c00d 	mov	ip, sp
 c003d08:	e92dd800 	push	{fp, ip, lr, pc}
 c003d0c:	e24cb004 	sub	fp, ip, #4
 c003d10:	e24dd018 	sub	sp, sp, #24
	char s[8 + 1];
	char* p = s;
 c003d14:	e24b3020 	sub	r3, fp, #32
 c003d18:	e50b3010 	str	r3, [fp, #-16]
	int32 res = 0;
 c003d1c:	e3a03000 	mov	r3, #0
 c003d20:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec

	uart0_gets(s);
 c003d24:	e24b3020 	sub	r3, fp, #32
 c003d28:	e1a00003 	mov	r0, r3
 c003d2c:	ebffffa3 	bl	c003bc0 <uart0_gets>

	while(*p) {
 c003d30:	ea00002b 	b	c003de4 <uart0_gethex+0xe0>
		res = res << 4;
 c003d34:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c003d38:	e1a03203 	lsl	r3, r3, #4
 c003d3c:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
		char c = *p;
 c003d40:	e51b3010 	ldr	r3, [fp, #-16]
 c003d44:	e5d33000 	ldrb	r3, [r3]
 c003d48:	e54b3015 	strb	r3, [fp, #-21]	; 0xffffffeb
		if(c >= '0' && c <= '9')
 c003d4c:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003d50:	e353002f 	cmp	r3, #47	; 0x2f
 c003d54:	9a000008 	bls	c003d7c <uart0_gethex+0x78>
 c003d58:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003d5c:	e3530039 	cmp	r3, #57	; 0x39
 c003d60:	8a000005 	bhi	c003d7c <uart0_gethex+0x78>
			res += c - '0';
 c003d64:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003d68:	e2433030 	sub	r3, r3, #48	; 0x30
 c003d6c:	e51b2014 	ldr	r2, [fp, #-20]	; 0xffffffec
 c003d70:	e0823003 	add	r3, r2, r3
 c003d74:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
 c003d78:	ea000016 	b	c003dd8 <uart0_gethex+0xd4>
		else if(c >= 'a' && c <= 'f')
 c003d7c:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003d80:	e3530060 	cmp	r3, #96	; 0x60
 c003d84:	9a000008 	bls	c003dac <uart0_gethex+0xa8>
 c003d88:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003d8c:	e3530066 	cmp	r3, #102	; 0x66
 c003d90:	8a000005 	bhi	c003dac <uart0_gethex+0xa8>
			res += 10 + c - 'a';
 c003d94:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003d98:	e2433057 	sub	r3, r3, #87	; 0x57
 c003d9c:	e51b2014 	ldr	r2, [fp, #-20]	; 0xffffffec
 c003da0:	e0823003 	add	r3, r2, r3
 c003da4:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
 c003da8:	ea00000a 	b	c003dd8 <uart0_gethex+0xd4>
		else if(c >= 'A' && c <= 'F')
 c003dac:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003db0:	e3530040 	cmp	r3, #64	; 0x40
 c003db4:	9a000007 	bls	c003dd8 <uart0_gethex+0xd4>
 c003db8:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003dbc:	e3530046 	cmp	r3, #70	; 0x46
 c003dc0:	8a000004 	bhi	c003dd8 <uart0_gethex+0xd4>
			res += 10 + c - 'A';
 c003dc4:	e55b3015 	ldrb	r3, [fp, #-21]	; 0xffffffeb
 c003dc8:	e2433037 	sub	r3, r3, #55	; 0x37
 c003dcc:	e51b2014 	ldr	r2, [fp, #-20]	; 0xffffffec
 c003dd0:	e0823003 	add	r3, r2, r3
 c003dd4:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
		p++;
 c003dd8:	e51b3010 	ldr	r3, [fp, #-16]
 c003ddc:	e2833001 	add	r3, r3, #1
 c003de0:	e50b3010 	str	r3, [fp, #-16]
	char* p = s;
	int32 res = 0;

	uart0_gets(s);

	while(*p) {
 c003de4:	e51b3010 	ldr	r3, [fp, #-16]
 c003de8:	e5d33000 	ldrb	r3, [r3]
 c003dec:	e3530000 	cmp	r3, #0
 c003df0:	1affffcf 	bne	c003d34 <uart0_gethex+0x30>
		else if(c >= 'A' && c <= 'F')
			res += 10 + c - 'A';
		p++;
	}

	return res;
 c003df4:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
}
 c003df8:	e1a00003 	mov	r0, r3
 c003dfc:	e24bd00c 	sub	sp, fp, #12
 c003e00:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003e04:	e12fff1e 	bx	lr

0c003e08 <Delay>:

void Delay(int time)
// time=0: adjust the Delay function by WatchDog timer.//
// time>0: the number of loop time//
// 100us resolution.//
{
 c003e08:	e1a0c00d 	mov	ip, sp
 c003e0c:	e92dd800 	push	{fp, ip, lr, pc}
 c003e10:	e24cb004 	sub	fp, ip, #4
 c003e14:	e24dd010 	sub	sp, sp, #16
 c003e18:	e50b0018 	str	r0, [fp, #-24]	; 0xffffffe8
	int i,adjust=0;
 c003e1c:	e3a03000 	mov	r3, #0
 c003e20:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
	if(time==0)
 c003e24:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c003e28:	e3530000 	cmp	r3, #0
 c003e2c:	1a000021 	bne	c003eb8 <Delay+0xb0>
	{
		time=200;
 c003e30:	e3a030c8 	mov	r3, #200	; 0xc8
 c003e34:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
		adjust=1;
 c003e38:	e3a03001 	mov	r3, #1
 c003e3c:	e50b3014 	str	r3, [fp, #-20]	; 0xffffffec
		delayLoopCount=400;
 c003e40:	e59f30d8 	ldr	r3, [pc, #216]	; c003f20 <Delay+0x118>
 c003e44:	e3a02e19 	mov	r2, #400	; 0x190
 c003e48:	e5832000 	str	r2, [r3]
		rWTCON=((MCLK/1000000-1)<<8)|(2<<3);	// 1M/64,Watch-dog,nRESET,interrupt disable//
 c003e4c:	e59f30d0 	ldr	r3, [pc, #208]	; c003f24 <Delay+0x11c>
 c003e50:	e59f20d0 	ldr	r2, [pc, #208]	; c003f28 <Delay+0x120>
 c003e54:	e5832000 	str	r2, [r3]
		rWTDAT=0xffff;
 c003e58:	e59f30cc 	ldr	r3, [pc, #204]	; c003f2c <Delay+0x124>
 c003e5c:	e59f20cc 	ldr	r2, [pc, #204]	; c003f30 <Delay+0x128>
 c003e60:	e5832000 	str	r2, [r3]
		rWTCNT=0xffff;
 c003e64:	e59f30c8 	ldr	r3, [pc, #200]	; c003f34 <Delay+0x12c>
 c003e68:	e59f20c0 	ldr	r2, [pc, #192]	; c003f30 <Delay+0x128>
 c003e6c:	e5832000 	str	r2, [r3]
		rWTCON=((MCLK/1000000-1)<<8)|(2<<3)|(1<<5); // 1M/64,Watch-dog enable,nRESET,interrupt disable //
 c003e70:	e59f30ac 	ldr	r3, [pc, #172]	; c003f24 <Delay+0x11c>
 c003e74:	e59f20bc 	ldr	r2, [pc, #188]	; c003f38 <Delay+0x130>
 c003e78:	e5832000 	str	r2, [r3]
	}
	for(;time>0;time--)
 c003e7c:	ea00000d 	b	c003eb8 <Delay+0xb0>
		for(i=0;i<delayLoopCount;i++);
 c003e80:	e3a03000 	mov	r3, #0
 c003e84:	e50b3010 	str	r3, [fp, #-16]
 c003e88:	ea000002 	b	c003e98 <Delay+0x90>
 c003e8c:	e51b3010 	ldr	r3, [fp, #-16]
 c003e90:	e2833001 	add	r3, r3, #1
 c003e94:	e50b3010 	str	r3, [fp, #-16]
 c003e98:	e59f3080 	ldr	r3, [pc, #128]	; c003f20 <Delay+0x118>
 c003e9c:	e5933000 	ldr	r3, [r3]
 c003ea0:	e51b2010 	ldr	r2, [fp, #-16]
 c003ea4:	e1520003 	cmp	r2, r3
 c003ea8:	bafffff7 	blt	c003e8c <Delay+0x84>
		rWTCON=((MCLK/1000000-1)<<8)|(2<<3);	// 1M/64,Watch-dog,nRESET,interrupt disable//
		rWTDAT=0xffff;
		rWTCNT=0xffff;
		rWTCON=((MCLK/1000000-1)<<8)|(2<<3)|(1<<5); // 1M/64,Watch-dog enable,nRESET,interrupt disable //
	}
	for(;time>0;time--)
 c003eac:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c003eb0:	e2433001 	sub	r3, r3, #1
 c003eb4:	e50b3018 	str	r3, [fp, #-24]	; 0xffffffe8
 c003eb8:	e51b3018 	ldr	r3, [fp, #-24]	; 0xffffffe8
 c003ebc:	e3530000 	cmp	r3, #0
 c003ec0:	caffffee 	bgt	c003e80 <Delay+0x78>
		for(i=0;i<delayLoopCount;i++);
	if(adjust==1)
 c003ec4:	e51b3014 	ldr	r3, [fp, #-20]	; 0xffffffec
 c003ec8:	e3530001 	cmp	r3, #1
 c003ecc:	1a000010 	bne	c003f14 <Delay+0x10c>
	{
		rWTCON=((MCLK/1000000-1)<<8)|(2<<3);
 c003ed0:	e59f304c 	ldr	r3, [pc, #76]	; c003f24 <Delay+0x11c>
 c003ed4:	e59f204c 	ldr	r2, [pc, #76]	; c003f28 <Delay+0x120>
 c003ed8:	e5832000 	str	r2, [r3]
		i=0xffff-rWTCNT;   //  1count/16us?????????//
 c003edc:	e59f3050 	ldr	r3, [pc, #80]	; c003f34 <Delay+0x12c>
 c003ee0:	e5933000 	ldr	r3, [r3]
 c003ee4:	e2633cff 	rsb	r3, r3, #65280	; 0xff00
 c003ee8:	e28330ff 	add	r3, r3, #255	; 0xff
 c003eec:	e50b3010 	str	r3, [fp, #-16]
		delayLoopCount=8000000/(i*64);	//400*100/(i*64/200)   //
 c003ef0:	e51b3010 	ldr	r3, [fp, #-16]
 c003ef4:	e1a03303 	lsl	r3, r3, #6
 c003ef8:	e59f003c 	ldr	r0, [pc, #60]	; c003f3c <Delay+0x134>
 c003efc:	e1a01003 	mov	r1, r3
 c003f00:	eb00000e 	bl	c003f40 <__aeabi_idiv>
 c003f04:	e1a03000 	mov	r3, r0
 c003f08:	e1a02003 	mov	r2, r3
 c003f0c:	e59f300c 	ldr	r3, [pc, #12]	; c003f20 <Delay+0x118>
 c003f10:	e5832000 	str	r2, [r3]
	}
}
 c003f14:	e24bd00c 	sub	sp, fp, #12
 c003f18:	e89d6800 	ldm	sp, {fp, sp, lr}
 c003f1c:	e12fff1e 	bx	lr
 c003f20:	0c0041c8 	.word	0x0c0041c8
 c003f24:	01d30000 	.word	0x01d30000
 c003f28:	00003f10 	.word	0x00003f10
 c003f2c:	01d30004 	.word	0x01d30004
 c003f30:	0000ffff 	.word	0x0000ffff
 c003f34:	01d30008 	.word	0x01d30008
 c003f38:	00003f30 	.word	0x00003f30
 c003f3c:	007a1200 	.word	0x007a1200

0c003f40 <__aeabi_idiv>:
 c003f40:	e3510000 	cmp	r1, #0
 c003f44:	0a000043 	beq	c004058 <.divsi3_skip_div0_test+0x110>

0c003f48 <.divsi3_skip_div0_test>:
 c003f48:	e020c001 	eor	ip, r0, r1
 c003f4c:	42611000 	rsbmi	r1, r1, #0
 c003f50:	e2512001 	subs	r2, r1, #1
 c003f54:	0a000027 	beq	c003ff8 <.divsi3_skip_div0_test+0xb0>
 c003f58:	e1b03000 	movs	r3, r0
 c003f5c:	42603000 	rsbmi	r3, r0, #0
 c003f60:	e1530001 	cmp	r3, r1
 c003f64:	9a000026 	bls	c004004 <.divsi3_skip_div0_test+0xbc>
 c003f68:	e1110002 	tst	r1, r2
 c003f6c:	0a000028 	beq	c004014 <.divsi3_skip_div0_test+0xcc>
 c003f70:	e311020e 	tst	r1, #-536870912	; 0xe0000000
 c003f74:	01a01181 	lsleq	r1, r1, #3
 c003f78:	03a02008 	moveq	r2, #8
 c003f7c:	13a02001 	movne	r2, #1
 c003f80:	e3510201 	cmp	r1, #268435456	; 0x10000000
 c003f84:	31510003 	cmpcc	r1, r3
 c003f88:	31a01201 	lslcc	r1, r1, #4
 c003f8c:	31a02202 	lslcc	r2, r2, #4
 c003f90:	3afffffa 	bcc	c003f80 <.divsi3_skip_div0_test+0x38>
 c003f94:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
 c003f98:	31510003 	cmpcc	r1, r3
 c003f9c:	31a01081 	lslcc	r1, r1, #1
 c003fa0:	31a02082 	lslcc	r2, r2, #1
 c003fa4:	3afffffa 	bcc	c003f94 <.divsi3_skip_div0_test+0x4c>
 c003fa8:	e3a00000 	mov	r0, #0
 c003fac:	e1530001 	cmp	r3, r1
 c003fb0:	20433001 	subcs	r3, r3, r1
 c003fb4:	21800002 	orrcs	r0, r0, r2
 c003fb8:	e15300a1 	cmp	r3, r1, lsr #1
 c003fbc:	204330a1 	subcs	r3, r3, r1, lsr #1
 c003fc0:	218000a2 	orrcs	r0, r0, r2, lsr #1
 c003fc4:	e1530121 	cmp	r3, r1, lsr #2
 c003fc8:	20433121 	subcs	r3, r3, r1, lsr #2
 c003fcc:	21800122 	orrcs	r0, r0, r2, lsr #2
 c003fd0:	e15301a1 	cmp	r3, r1, lsr #3
 c003fd4:	204331a1 	subcs	r3, r3, r1, lsr #3
 c003fd8:	218001a2 	orrcs	r0, r0, r2, lsr #3
 c003fdc:	e3530000 	cmp	r3, #0
 c003fe0:	11b02222 	lsrsne	r2, r2, #4
 c003fe4:	11a01221 	lsrne	r1, r1, #4
 c003fe8:	1affffef 	bne	c003fac <.divsi3_skip_div0_test+0x64>
 c003fec:	e35c0000 	cmp	ip, #0
 c003ff0:	42600000 	rsbmi	r0, r0, #0
 c003ff4:	e12fff1e 	bx	lr
 c003ff8:	e13c0000 	teq	ip, r0
 c003ffc:	42600000 	rsbmi	r0, r0, #0
 c004000:	e12fff1e 	bx	lr
 c004004:	33a00000 	movcc	r0, #0
 c004008:	01a00fcc 	asreq	r0, ip, #31
 c00400c:	03800001 	orreq	r0, r0, #1
 c004010:	e12fff1e 	bx	lr
 c004014:	e3510801 	cmp	r1, #65536	; 0x10000
 c004018:	21a01821 	lsrcs	r1, r1, #16
 c00401c:	23a02010 	movcs	r2, #16
 c004020:	33a02000 	movcc	r2, #0
 c004024:	e3510c01 	cmp	r1, #256	; 0x100
 c004028:	21a01421 	lsrcs	r1, r1, #8
 c00402c:	22822008 	addcs	r2, r2, #8
 c004030:	e3510010 	cmp	r1, #16
 c004034:	21a01221 	lsrcs	r1, r1, #4
 c004038:	22822004 	addcs	r2, r2, #4
 c00403c:	e3510004 	cmp	r1, #4
 c004040:	82822003 	addhi	r2, r2, #3
 c004044:	908220a1 	addls	r2, r2, r1, lsr #1
 c004048:	e35c0000 	cmp	ip, #0
 c00404c:	e1a00233 	lsr	r0, r3, r2
 c004050:	42600000 	rsbmi	r0, r0, #0
 c004054:	e12fff1e 	bx	lr
 c004058:	e3500000 	cmp	r0, #0
 c00405c:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
 c004060:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
 c004064:	ea000007 	b	c004088 <__aeabi_idiv0>

0c004068 <__aeabi_idivmod>:
 c004068:	e3510000 	cmp	r1, #0
 c00406c:	0afffff9 	beq	c004058 <.divsi3_skip_div0_test+0x110>
 c004070:	e92d4003 	push	{r0, r1, lr}
 c004074:	ebffffb3 	bl	c003f48 <.divsi3_skip_div0_test>
 c004078:	e8bd4006 	pop	{r1, r2, lr}
 c00407c:	e0030092 	mul	r3, r2, r0
 c004080:	e0411003 	sub	r1, r1, r3
 c004084:	e12fff1e 	bx	lr

0c004088 <__aeabi_idiv0>:
 c004088:	e12fff1e 	bx	lr
