
nucleo_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006924  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f8  08006b28  08006b28  00016b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e20  08006e20  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006e20  08006e20  00016e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e28  08006e28  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e28  08006e28  00016e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006e2c  08006e2c  00016e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08006e30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a8  200001e0  0800700c  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000788  0800700c  00020788  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e63  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002923  00000000  00000000  0003306d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ef8  00000000  00000000  00035990  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000da0  00000000  00000000  00036888  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029b84  00000000  00000000  00037628  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d4a2  00000000  00000000  000611ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fecdd  00000000  00000000  0006e64e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016d32b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000492c  00000000  00000000  0016d3a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	08006b0c 	.word	0x08006b0c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	08006b0c 	.word	0x08006b0c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005f4:	4b1b      	ldr	r3, [pc, #108]	; (8000664 <MX_I2C1_Init+0x74>)
 80005f6:	4a1c      	ldr	r2, [pc, #112]	; (8000668 <MX_I2C1_Init+0x78>)
 80005f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303E5D;
 80005fa:	4b1a      	ldr	r3, [pc, #104]	; (8000664 <MX_I2C1_Init+0x74>)
 80005fc:	4a1b      	ldr	r2, [pc, #108]	; (800066c <MX_I2C1_Init+0x7c>)
 80005fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000600:	4b18      	ldr	r3, [pc, #96]	; (8000664 <MX_I2C1_Init+0x74>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000606:	4b17      	ldr	r3, [pc, #92]	; (8000664 <MX_I2C1_Init+0x74>)
 8000608:	2201      	movs	r2, #1
 800060a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800060c:	4b15      	ldr	r3, [pc, #84]	; (8000664 <MX_I2C1_Init+0x74>)
 800060e:	2200      	movs	r2, #0
 8000610:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000612:	4b14      	ldr	r3, [pc, #80]	; (8000664 <MX_I2C1_Init+0x74>)
 8000614:	2200      	movs	r2, #0
 8000616:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <MX_I2C1_Init+0x74>)
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800061e:	4b11      	ldr	r3, [pc, #68]	; (8000664 <MX_I2C1_Init+0x74>)
 8000620:	2200      	movs	r2, #0
 8000622:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <MX_I2C1_Init+0x74>)
 8000626:	2200      	movs	r2, #0
 8000628:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800062a:	480e      	ldr	r0, [pc, #56]	; (8000664 <MX_I2C1_Init+0x74>)
 800062c:	f001 f822 	bl	8001674 <HAL_I2C_Init>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000636:	f000 fa63 	bl	8000b00 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800063a:	2100      	movs	r1, #0
 800063c:	4809      	ldr	r0, [pc, #36]	; (8000664 <MX_I2C1_Init+0x74>)
 800063e:	f001 fcf3 	bl	8002028 <HAL_I2CEx_ConfigAnalogFilter>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000648:	f000 fa5a 	bl	8000b00 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800064c:	2100      	movs	r1, #0
 800064e:	4805      	ldr	r0, [pc, #20]	; (8000664 <MX_I2C1_Init+0x74>)
 8000650:	f001 fd35 	bl	80020be <HAL_I2CEx_ConfigDigitalFilter>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800065a:	f000 fa51 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20000208 	.word	0x20000208
 8000668:	40005400 	.word	0x40005400
 800066c:	20303e5d 	.word	0x20303e5d

08000670 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b08a      	sub	sp, #40	; 0x28
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	2200      	movs	r2, #0
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	605a      	str	r2, [r3, #4]
 8000682:	609a      	str	r2, [r3, #8]
 8000684:	60da      	str	r2, [r3, #12]
 8000686:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a17      	ldr	r2, [pc, #92]	; (80006ec <HAL_I2C_MspInit+0x7c>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d128      	bne.n	80006e4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000692:	4b17      	ldr	r3, [pc, #92]	; (80006f0 <HAL_I2C_MspInit+0x80>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000696:	4a16      	ldr	r2, [pc, #88]	; (80006f0 <HAL_I2C_MspInit+0x80>)
 8000698:	f043 0302 	orr.w	r3, r3, #2
 800069c:	6313      	str	r3, [r2, #48]	; 0x30
 800069e:	4b14      	ldr	r3, [pc, #80]	; (80006f0 <HAL_I2C_MspInit+0x80>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f003 0302 	and.w	r3, r3, #2
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006aa:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006b0:	2312      	movs	r3, #18
 80006b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006b4:	2301      	movs	r3, #1
 80006b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006b8:	2303      	movs	r3, #3
 80006ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006bc:	2304      	movs	r3, #4
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c0:	f107 0314 	add.w	r3, r7, #20
 80006c4:	4619      	mov	r1, r3
 80006c6:	480b      	ldr	r0, [pc, #44]	; (80006f4 <HAL_I2C_MspInit+0x84>)
 80006c8:	f000 fe10 	bl	80012ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006cc:	4b08      	ldr	r3, [pc, #32]	; (80006f0 <HAL_I2C_MspInit+0x80>)
 80006ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006d0:	4a07      	ldr	r2, [pc, #28]	; (80006f0 <HAL_I2C_MspInit+0x80>)
 80006d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006d6:	6413      	str	r3, [r2, #64]	; 0x40
 80006d8:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <HAL_I2C_MspInit+0x80>)
 80006da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006e0:	60fb      	str	r3, [r7, #12]
 80006e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80006e4:	bf00      	nop
 80006e6:	3728      	adds	r7, #40	; 0x28
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40005400 	.word	0x40005400
 80006f0:	40023800 	.word	0x40023800
 80006f4:	40020400 	.word	0x40020400

080006f8 <__io_putchar>:
#else
 #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b082      	sub	sp, #8
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 1);
 8000700:	1d39      	adds	r1, r7, #4
 8000702:	2301      	movs	r3, #1
 8000704:	2201      	movs	r2, #1
 8000706:	4804      	ldr	r0, [pc, #16]	; (8000718 <__io_putchar+0x20>)
 8000708:	f002 ffe8 	bl	80036dc <HAL_UART_Transmit>
 return ch;
 800070c:	687b      	ldr	r3, [r7, #4]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000258 	.word	0x20000258

0800071c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b087      	sub	sp, #28
 8000720:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000722:	f000 fc7e 	bl	8001022 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000726:	f000 f835 	bl	8000794 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072a:	f000 f929 	bl	8000980 <MX_GPIO_Init>
  //MX_ETH_Init();
  MX_USART3_UART_Init();
 800072e:	f000 f8c9 	bl	80008c4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000732:	f000 f8f7 	bl	8000924 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000736:	f7ff ff5b 	bl	80005f0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  while (MPU6050_Init(&hi2c1) == 1);
 800073a:	bf00      	nop
 800073c:	4812      	ldr	r0, [pc, #72]	; (8000788 <main+0x6c>)
 800073e:	f000 f9e3 	bl	8000b08 <MPU6050_Init>
 8000742:	4603      	mov	r3, r0
 8000744:	2b01      	cmp	r3, #1
 8000746:	d0f9      	beq.n	800073c <main+0x20>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	MPU6050_Read_Accel(&hi2c1, &MPU6050);
 8000748:	4910      	ldr	r1, [pc, #64]	; (800078c <main+0x70>)
 800074a:	480f      	ldr	r0, [pc, #60]	; (8000788 <main+0x6c>)
 800074c:	f000 fa34 	bl	8000bb8 <MPU6050_Read_Accel>
	ax=MPU6050.Ax;
 8000750:	4b0e      	ldr	r3, [pc, #56]	; (800078c <main+0x70>)
 8000752:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8000756:	e9c7 3404 	strd	r3, r4, [r7, #16]
	ay=MPU6050.Ay;
 800075a:	4b0c      	ldr	r3, [pc, #48]	; (800078c <main+0x70>)
 800075c:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8000760:	e9c7 3402 	strd	r3, r4, [r7, #8]
	az=MPU6050.Az;
 8000764:	4b09      	ldr	r3, [pc, #36]	; (800078c <main+0x70>)
 8000766:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 800076a:	e9c7 3400 	strd	r3, r4, [r7]
	printf("x: %.3f   y: %.3f   z: %3f\n",&ax,&ay,&az);
 800076e:	463b      	mov	r3, r7
 8000770:	f107 0208 	add.w	r2, r7, #8
 8000774:	f107 0110 	add.w	r1, r7, #16
 8000778:	4805      	ldr	r0, [pc, #20]	; (8000790 <main+0x74>)
 800077a:	f004 fb69 	bl	8004e50 <iprintf>
	HAL_Delay(1000);
 800077e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000782:	f000 fcab 	bl	80010dc <HAL_Delay>
  {
 8000786:	e7df      	b.n	8000748 <main+0x2c>
 8000788:	20000208 	.word	0x20000208
 800078c:	200006e0 	.word	0x200006e0
 8000790:	08006b28 	.word	0x08006b28

08000794 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b0b8      	sub	sp, #224	; 0xe0
 8000798:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800079a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800079e:	2234      	movs	r2, #52	; 0x34
 80007a0:	2100      	movs	r1, #0
 80007a2:	4618      	mov	r0, r3
 80007a4:	f003 ff12 	bl	80045cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a8:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007b8:	f107 0308 	add.w	r3, r7, #8
 80007bc:	2290      	movs	r2, #144	; 0x90
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f003 ff03 	bl	80045cc <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80007c6:	f001 fe0f 	bl	80023e8 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ca:	4b3b      	ldr	r3, [pc, #236]	; (80008b8 <SystemClock_Config+0x124>)
 80007cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ce:	4a3a      	ldr	r2, [pc, #232]	; (80008b8 <SystemClock_Config+0x124>)
 80007d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d4:	6413      	str	r3, [r2, #64]	; 0x40
 80007d6:	4b38      	ldr	r3, [pc, #224]	; (80008b8 <SystemClock_Config+0x124>)
 80007d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007e2:	4b36      	ldr	r3, [pc, #216]	; (80008bc <SystemClock_Config+0x128>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007ea:	4a34      	ldr	r2, [pc, #208]	; (80008bc <SystemClock_Config+0x128>)
 80007ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007f0:	6013      	str	r3, [r2, #0]
 80007f2:	4b32      	ldr	r3, [pc, #200]	; (80008bc <SystemClock_Config+0x128>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007fa:	603b      	str	r3, [r7, #0]
 80007fc:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80007fe:	2301      	movs	r3, #1
 8000800:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000804:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000808:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800080c:	2302      	movs	r3, #2
 800080e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000812:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000816:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 800081a:	2304      	movs	r3, #4
 800081c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000820:	2360      	movs	r3, #96	; 0x60
 8000822:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000826:	2302      	movs	r3, #2
 8000828:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800082c:	2304      	movs	r3, #4
 800082e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000832:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000836:	4618      	mov	r0, r3
 8000838:	f001 fe36 	bl	80024a8 <HAL_RCC_OscConfig>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000842:	f000 f95d 	bl	8000b00 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000846:	f001 fddf 	bl	8002408 <HAL_PWREx_EnableOverDrive>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000850:	f000 f956 	bl	8000b00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000854:	230f      	movs	r3, #15
 8000856:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800085a:	2302      	movs	r3, #2
 800085c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800086a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086e:	2300      	movs	r3, #0
 8000870:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000874:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000878:	2103      	movs	r1, #3
 800087a:	4618      	mov	r0, r3
 800087c:	f002 f8c2 	bl	8002a04 <HAL_RCC_ClockConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000886:	f000 f93b 	bl	8000b00 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_I2C1
 800088a:	4b0d      	ldr	r3, [pc, #52]	; (80008c0 <SystemClock_Config+0x12c>)
 800088c:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800088e:	2300      	movs	r3, #0
 8000890:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000892:	2300      	movs	r3, #0
 8000894:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000896:	2300      	movs	r3, #0
 8000898:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800089c:	f107 0308 	add.w	r3, r7, #8
 80008a0:	4618      	mov	r0, r3
 80008a2:	f002 faa7 	bl	8002df4 <HAL_RCCEx_PeriphCLKConfig>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <SystemClock_Config+0x11c>
  {
    Error_Handler();
 80008ac:	f000 f928 	bl	8000b00 <Error_Handler>
  }
}
 80008b0:	bf00      	nop
 80008b2:	37e0      	adds	r7, #224	; 0xe0
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40007000 	.word	0x40007000
 80008c0:	00204100 	.word	0x00204100

080008c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008c8:	4b14      	ldr	r3, [pc, #80]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008ca:	4a15      	ldr	r2, [pc, #84]	; (8000920 <MX_USART3_UART_Init+0x5c>)
 80008cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008ce:	4b13      	ldr	r3, [pc, #76]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008d6:	4b11      	ldr	r3, [pc, #68]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008ea:	220c      	movs	r2, #12
 80008ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008fa:	4b08      	ldr	r3, [pc, #32]	; (800091c <MX_USART3_UART_Init+0x58>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000900:	4b06      	ldr	r3, [pc, #24]	; (800091c <MX_USART3_UART_Init+0x58>)
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000906:	4805      	ldr	r0, [pc, #20]	; (800091c <MX_USART3_UART_Init+0x58>)
 8000908:	f002 fe9a 	bl	8003640 <HAL_UART_Init>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000912:	f000 f8f5 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	20000258 	.word	0x20000258
 8000920:	40004800 	.word	0x40004800

08000924 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000928:	4b14      	ldr	r3, [pc, #80]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800092a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800092e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000930:	4b12      	ldr	r3, [pc, #72]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000932:	2206      	movs	r2, #6
 8000934:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000936:	4b11      	ldr	r3, [pc, #68]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000938:	2202      	movs	r2, #2
 800093a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800093e:	2200      	movs	r2, #0
 8000940:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000944:	2202      	movs	r2, #2
 8000946:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800094a:	2201      	movs	r2, #1
 800094c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000950:	2200      	movs	r2, #0
 8000952:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000956:	2200      	movs	r2, #0
 8000958:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800095a:	4b08      	ldr	r3, [pc, #32]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800095c:	2201      	movs	r2, #1
 800095e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	; (800097c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000968:	f001 fbf5 	bl	8002156 <HAL_PCD_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000972:	f000 f8c5 	bl	8000b00 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200002d8 	.word	0x200002d8

08000980 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08c      	sub	sp, #48	; 0x30
 8000984:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 031c 	add.w	r3, r7, #28
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000996:	4b54      	ldr	r3, [pc, #336]	; (8000ae8 <MX_GPIO_Init+0x168>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099a:	4a53      	ldr	r2, [pc, #332]	; (8000ae8 <MX_GPIO_Init+0x168>)
 800099c:	f043 0304 	orr.w	r3, r3, #4
 80009a0:	6313      	str	r3, [r2, #48]	; 0x30
 80009a2:	4b51      	ldr	r3, [pc, #324]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	f003 0304 	and.w	r3, r3, #4
 80009aa:	61bb      	str	r3, [r7, #24]
 80009ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ae:	4b4e      	ldr	r3, [pc, #312]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b2:	4a4d      	ldr	r2, [pc, #308]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009b4:	f043 0320 	orr.w	r3, r3, #32
 80009b8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ba:	4b4b      	ldr	r3, [pc, #300]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009be:	f003 0320 	and.w	r3, r3, #32
 80009c2:	617b      	str	r3, [r7, #20]
 80009c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c6:	4b48      	ldr	r3, [pc, #288]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a47      	ldr	r2, [pc, #284]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b45      	ldr	r3, [pc, #276]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	4b42      	ldr	r3, [pc, #264]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	4a41      	ldr	r2, [pc, #260]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6313      	str	r3, [r2, #48]	; 0x30
 80009ea:	4b3f      	ldr	r3, [pc, #252]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f6:	4b3c      	ldr	r3, [pc, #240]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fa:	4a3b      	ldr	r2, [pc, #236]	; (8000ae8 <MX_GPIO_Init+0x168>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	6313      	str	r3, [r2, #48]	; 0x30
 8000a02:	4b39      	ldr	r3, [pc, #228]	; (8000ae8 <MX_GPIO_Init+0x168>)
 8000a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a06:	f003 0302 	and.w	r3, r3, #2
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a0e:	4b36      	ldr	r3, [pc, #216]	; (8000ae8 <MX_GPIO_Init+0x168>)
 8000a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a12:	4a35      	ldr	r2, [pc, #212]	; (8000ae8 <MX_GPIO_Init+0x168>)
 8000a14:	f043 0308 	orr.w	r3, r3, #8
 8000a18:	6313      	str	r3, [r2, #48]	; 0x30
 8000a1a:	4b33      	ldr	r3, [pc, #204]	; (8000ae8 <MX_GPIO_Init+0x168>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	f003 0308 	and.w	r3, r3, #8
 8000a22:	607b      	str	r3, [r7, #4]
 8000a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a26:	4b30      	ldr	r3, [pc, #192]	; (8000ae8 <MX_GPIO_Init+0x168>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a2f      	ldr	r2, [pc, #188]	; (8000ae8 <MX_GPIO_Init+0x168>)
 8000a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4b2d      	ldr	r3, [pc, #180]	; (8000ae8 <MX_GPIO_Init+0x168>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a3a:	603b      	str	r3, [r7, #0]
 8000a3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f244 0181 	movw	r1, #16513	; 0x4081
 8000a44:	4829      	ldr	r0, [pc, #164]	; (8000aec <MX_GPIO_Init+0x16c>)
 8000a46:	f000 fdfb 	bl	8001640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	2140      	movs	r1, #64	; 0x40
 8000a4e:	4828      	ldr	r0, [pc, #160]	; (8000af0 <MX_GPIO_Init+0x170>)
 8000a50:	f000 fdf6 	bl	8001640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000a54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a5a:	4b26      	ldr	r3, [pc, #152]	; (8000af4 <MX_GPIO_Init+0x174>)
 8000a5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a62:	f107 031c 	add.w	r3, r7, #28
 8000a66:	4619      	mov	r1, r3
 8000a68:	4823      	ldr	r0, [pc, #140]	; (8000af8 <MX_GPIO_Init+0x178>)
 8000a6a:	f000 fc3f 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a72:	2312      	movs	r3, #18
 8000a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a76:	2301      	movs	r3, #1
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000a7e:	2304      	movs	r3, #4
 8000a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	481c      	ldr	r0, [pc, #112]	; (8000afc <MX_GPIO_Init+0x17c>)
 8000a8a:	f000 fc2f 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000a8e:	f244 0381 	movw	r3, #16513	; 0x4081
 8000a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a94:	2301      	movs	r3, #1
 8000a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa0:	f107 031c 	add.w	r3, r7, #28
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	4811      	ldr	r0, [pc, #68]	; (8000aec <MX_GPIO_Init+0x16c>)
 8000aa8:	f000 fc20 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000aac:	2340      	movs	r3, #64	; 0x40
 8000aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 031c 	add.w	r3, r7, #28
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	480b      	ldr	r0, [pc, #44]	; (8000af0 <MX_GPIO_Init+0x170>)
 8000ac4:	f000 fc12 	bl	80012ec <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ac8:	2380      	movs	r3, #128	; 0x80
 8000aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000acc:	2300      	movs	r3, #0
 8000ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	f107 031c 	add.w	r3, r7, #28
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4805      	ldr	r0, [pc, #20]	; (8000af0 <MX_GPIO_Init+0x170>)
 8000adc:	f000 fc06 	bl	80012ec <HAL_GPIO_Init>

}
 8000ae0:	bf00      	nop
 8000ae2:	3730      	adds	r7, #48	; 0x30
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40023800 	.word	0x40023800
 8000aec:	40020400 	.word	0x40020400
 8000af0:	40021800 	.word	0x40021800
 8000af4:	10110000 	.word	0x10110000
 8000af8:	40020800 	.word	0x40020800
 8000afc:	40021400 	.word	0x40021400

08000b00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b04:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b06:	e7fe      	b.n	8000b06 <Error_Handler+0x6>

08000b08 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af04      	add	r7, sp, #16
 8000b0e:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8000b10:	2364      	movs	r3, #100	; 0x64
 8000b12:	9302      	str	r3, [sp, #8]
 8000b14:	2301      	movs	r3, #1
 8000b16:	9301      	str	r3, [sp, #4]
 8000b18:	f107 030f 	add.w	r3, r7, #15
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	2301      	movs	r3, #1
 8000b20:	2275      	movs	r2, #117	; 0x75
 8000b22:	21d0      	movs	r1, #208	; 0xd0
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f000 ff49 	bl	80019bc <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8000b2a:	7bfb      	ldrb	r3, [r7, #15]
 8000b2c:	2b68      	cmp	r3, #104	; 0x68
 8000b2e:	d13d      	bne.n	8000bac <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8000b30:	2300      	movs	r3, #0
 8000b32:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8000b34:	2364      	movs	r3, #100	; 0x64
 8000b36:	9302      	str	r3, [sp, #8]
 8000b38:	2301      	movs	r3, #1
 8000b3a:	9301      	str	r3, [sp, #4]
 8000b3c:	f107 030e 	add.w	r3, r7, #14
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2301      	movs	r3, #1
 8000b44:	226b      	movs	r2, #107	; 0x6b
 8000b46:	21d0      	movs	r1, #208	; 0xd0
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f000 fe23 	bl	8001794 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8000b4e:	2307      	movs	r3, #7
 8000b50:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8000b52:	2364      	movs	r3, #100	; 0x64
 8000b54:	9302      	str	r3, [sp, #8]
 8000b56:	2301      	movs	r3, #1
 8000b58:	9301      	str	r3, [sp, #4]
 8000b5a:	f107 030e 	add.w	r3, r7, #14
 8000b5e:	9300      	str	r3, [sp, #0]
 8000b60:	2301      	movs	r3, #1
 8000b62:	2219      	movs	r2, #25
 8000b64:	21d0      	movs	r1, #208	; 0xd0
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f000 fe14 	bl	8001794 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8000b70:	2364      	movs	r3, #100	; 0x64
 8000b72:	9302      	str	r3, [sp, #8]
 8000b74:	2301      	movs	r3, #1
 8000b76:	9301      	str	r3, [sp, #4]
 8000b78:	f107 030e 	add.w	r3, r7, #14
 8000b7c:	9300      	str	r3, [sp, #0]
 8000b7e:	2301      	movs	r3, #1
 8000b80:	221c      	movs	r2, #28
 8000b82:	21d0      	movs	r1, #208	; 0xd0
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	f000 fe05 	bl	8001794 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8000b8e:	2364      	movs	r3, #100	; 0x64
 8000b90:	9302      	str	r3, [sp, #8]
 8000b92:	2301      	movs	r3, #1
 8000b94:	9301      	str	r3, [sp, #4]
 8000b96:	f107 030e 	add.w	r3, r7, #14
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	221b      	movs	r2, #27
 8000ba0:	21d0      	movs	r1, #208	; 0xd0
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f000 fdf6 	bl	8001794 <HAL_I2C_Mem_Write>
        return 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	e000      	b.n	8000bae <MPU6050_Init+0xa6>
    }
    return 1;
 8000bac:	2301      	movs	r3, #1
}
 8000bae:	4618      	mov	r0, r3
 8000bb0:	3710      	adds	r7, #16
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
	...

08000bb8 <MPU6050_Read_Accel>:


void MPU6050_Read_Accel(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b088      	sub	sp, #32
 8000bbc:	af04      	add	r7, sp, #16
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[6];

    // Read 6 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, i2c_timeout);
 8000bc2:	2364      	movs	r3, #100	; 0x64
 8000bc4:	9302      	str	r3, [sp, #8]
 8000bc6:	2306      	movs	r3, #6
 8000bc8:	9301      	str	r3, [sp, #4]
 8000bca:	f107 0308 	add.w	r3, r7, #8
 8000bce:	9300      	str	r3, [sp, #0]
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	223b      	movs	r2, #59	; 0x3b
 8000bd4:	21d0      	movs	r1, #208	; 0xd0
 8000bd6:	6878      	ldr	r0, [r7, #4]
 8000bd8:	f000 fef0 	bl	80019bc <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8000bdc:	7a3b      	ldrb	r3, [r7, #8]
 8000bde:	021b      	lsls	r3, r3, #8
 8000be0:	b21a      	sxth	r2, r3
 8000be2:	7a7b      	ldrb	r3, [r7, #9]
 8000be4:	b21b      	sxth	r3, r3
 8000be6:	4313      	orrs	r3, r2
 8000be8:	b21a      	sxth	r2, r3
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8000bee:	7abb      	ldrb	r3, [r7, #10]
 8000bf0:	021b      	lsls	r3, r3, #8
 8000bf2:	b21a      	sxth	r2, r3
 8000bf4:	7afb      	ldrb	r3, [r7, #11]
 8000bf6:	b21b      	sxth	r3, r3
 8000bf8:	4313      	orrs	r3, r2
 8000bfa:	b21a      	sxth	r2, r3
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8000c00:	7b3b      	ldrb	r3, [r7, #12]
 8000c02:	021b      	lsls	r3, r3, #8
 8000c04:	b21a      	sxth	r2, r3
 8000c06:	7b7b      	ldrb	r3, [r7, #13]
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	b21a      	sxth	r2, r3
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	809a      	strh	r2, [r3, #4]
    /*** convert the RAW values into acceleration in 'g'
         we have to divide according to the Full scale value set in FS_SEL
         I have configured FS_SEL = 0. So I am dividing by 16384.0
         for more details check ACCEL_CONFIG Register              ****/

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c18:	ee07 3a90 	vmov	s15, r3
 8000c1c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c20:	ed9f 5b13 	vldr	d5, [pc, #76]	; 8000c70 <MPU6050_Read_Accel+0xb8>
 8000c24:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	ed83 7b02 	vstr	d7, [r3, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000c34:	ee07 3a90 	vmov	s15, r3
 8000c38:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c3c:	ed9f 5b0c 	vldr	d5, [pc, #48]	; 8000c70 <MPU6050_Read_Accel+0xb8>
 8000c40:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	ed83 7b04 	vstr	d7, [r3, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000c50:	ee07 3a90 	vmov	s15, r3
 8000c54:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000c58:	ed9f 5b07 	vldr	d5, [pc, #28]	; 8000c78 <MPU6050_Read_Accel+0xc0>
 8000c5c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	ed83 7b06 	vstr	d7, [r3, #24]
}
 8000c66:	bf00      	nop
 8000c68:	3710      	adds	r7, #16
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	00000000 	.word	0x00000000
 8000c74:	40d00000 	.word	0x40d00000
 8000c78:	00000000 	.word	0x00000000
 8000c7c:	40cc2900 	.word	0x40cc2900

08000c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000c86:	4b0f      	ldr	r3, [pc, #60]	; (8000cc4 <HAL_MspInit+0x44>)
 8000c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c8a:	4a0e      	ldr	r2, [pc, #56]	; (8000cc4 <HAL_MspInit+0x44>)
 8000c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c90:	6413      	str	r3, [r2, #64]	; 0x40
 8000c92:	4b0c      	ldr	r3, [pc, #48]	; (8000cc4 <HAL_MspInit+0x44>)
 8000c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c9e:	4b09      	ldr	r3, [pc, #36]	; (8000cc4 <HAL_MspInit+0x44>)
 8000ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ca2:	4a08      	ldr	r2, [pc, #32]	; (8000cc4 <HAL_MspInit+0x44>)
 8000ca4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ca8:	6453      	str	r3, [r2, #68]	; 0x44
 8000caa:	4b06      	ldr	r3, [pc, #24]	; (8000cc4 <HAL_MspInit+0x44>)
 8000cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000cb2:	603b      	str	r3, [r7, #0]
 8000cb4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	370c      	adds	r7, #12
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc0:	4770      	bx	lr
 8000cc2:	bf00      	nop
 8000cc4:	40023800 	.word	0x40023800

08000cc8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	; 0x28
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a17      	ldr	r2, [pc, #92]	; (8000d44 <HAL_UART_MspInit+0x7c>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d128      	bne.n	8000d3c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000cea:	4b17      	ldr	r3, [pc, #92]	; (8000d48 <HAL_UART_MspInit+0x80>)
 8000cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cee:	4a16      	ldr	r2, [pc, #88]	; (8000d48 <HAL_UART_MspInit+0x80>)
 8000cf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cf4:	6413      	str	r3, [r2, #64]	; 0x40
 8000cf6:	4b14      	ldr	r3, [pc, #80]	; (8000d48 <HAL_UART_MspInit+0x80>)
 8000cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d02:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <HAL_UART_MspInit+0x80>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	4a10      	ldr	r2, [pc, #64]	; (8000d48 <HAL_UART_MspInit+0x80>)
 8000d08:	f043 0308 	orr.w	r3, r3, #8
 8000d0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <HAL_UART_MspInit+0x80>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d12:	f003 0308 	and.w	r3, r3, #8
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000d1a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d20:	2302      	movs	r3, #2
 8000d22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d24:	2300      	movs	r3, #0
 8000d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d28:	2303      	movs	r3, #3
 8000d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d2c:	2307      	movs	r3, #7
 8000d2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	4619      	mov	r1, r3
 8000d36:	4805      	ldr	r0, [pc, #20]	; (8000d4c <HAL_UART_MspInit+0x84>)
 8000d38:	f000 fad8 	bl	80012ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d3c:	bf00      	nop
 8000d3e:	3728      	adds	r7, #40	; 0x28
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd80      	pop	{r7, pc}
 8000d44:	40004800 	.word	0x40004800
 8000d48:	40023800 	.word	0x40023800
 8000d4c:	40020c00 	.word	0x40020c00

08000d50 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08a      	sub	sp, #40	; 0x28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000d70:	d141      	bne.n	8000df6 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d72:	4b23      	ldr	r3, [pc, #140]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	4a22      	ldr	r2, [pc, #136]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000d78:	f043 0301 	orr.w	r3, r3, #1
 8000d7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d7e:	4b20      	ldr	r3, [pc, #128]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	613b      	str	r3, [r7, #16]
 8000d88:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d8a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000d8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d9c:	230a      	movs	r3, #10
 8000d9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	4619      	mov	r1, r3
 8000da6:	4817      	ldr	r0, [pc, #92]	; (8000e04 <HAL_PCD_MspInit+0xb4>)
 8000da8:	f000 faa0 	bl	80012ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000dac:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000db0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000dba:	f107 0314 	add.w	r3, r7, #20
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4810      	ldr	r0, [pc, #64]	; (8000e04 <HAL_PCD_MspInit+0xb4>)
 8000dc2:	f000 fa93 	bl	80012ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dca:	4a0d      	ldr	r2, [pc, #52]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000dcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000dd0:	6353      	str	r3, [r2, #52]	; 0x34
 8000dd2:	4b0b      	ldr	r3, [pc, #44]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000dda:	60fb      	str	r3, [r7, #12]
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de2:	4a07      	ldr	r2, [pc, #28]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000de4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000de8:	6453      	str	r3, [r2, #68]	; 0x44
 8000dea:	4b05      	ldr	r3, [pc, #20]	; (8000e00 <HAL_PCD_MspInit+0xb0>)
 8000dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000df6:	bf00      	nop
 8000df8:	3728      	adds	r7, #40	; 0x28
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	40023800 	.word	0x40023800
 8000e04:	40020000 	.word	0x40020000

08000e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e0c:	e7fe      	b.n	8000e0c <NMI_Handler+0x4>

08000e0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e0e:	b480      	push	{r7}
 8000e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e12:	e7fe      	b.n	8000e12 <HardFault_Handler+0x4>

08000e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e18:	e7fe      	b.n	8000e18 <MemManage_Handler+0x4>

08000e1a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e1a:	b480      	push	{r7}
 8000e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e1e:	e7fe      	b.n	8000e1e <BusFault_Handler+0x4>

08000e20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e24:	e7fe      	b.n	8000e24 <UsageFault_Handler+0x4>

08000e26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e26:	b480      	push	{r7}
 8000e28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e2a:	bf00      	nop
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e32:	4770      	bx	lr

08000e34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr

08000e42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e42:	b480      	push	{r7}
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e46:	bf00      	nop
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr

08000e50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e54:	f000 f922 	bl	800109c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	e00a      	b.n	8000e84 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000e6e:	f3af 8000 	nop.w
 8000e72:	4601      	mov	r1, r0
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	1c5a      	adds	r2, r3, #1
 8000e78:	60ba      	str	r2, [r7, #8]
 8000e7a:	b2ca      	uxtb	r2, r1
 8000e7c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	3301      	adds	r3, #1
 8000e82:	617b      	str	r3, [r7, #20]
 8000e84:	697a      	ldr	r2, [r7, #20]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	dbf0      	blt.n	8000e6e <_read+0x12>
	}

return len;
 8000e8c:	687b      	ldr	r3, [r7, #4]
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3718      	adds	r7, #24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b086      	sub	sp, #24
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	60f8      	str	r0, [r7, #12]
 8000e9e:	60b9      	str	r1, [r7, #8]
 8000ea0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	e009      	b.n	8000ebc <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	1c5a      	adds	r2, r3, #1
 8000eac:	60ba      	str	r2, [r7, #8]
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f7ff fc21 	bl	80006f8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	dbf1      	blt.n	8000ea8 <_write+0x12>
	}
	return len;
 8000ec4:	687b      	ldr	r3, [r7, #4]
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3718      	adds	r7, #24
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <_close>:

int _close(int file)
{
 8000ece:	b480      	push	{r7}
 8000ed0:	b083      	sub	sp, #12
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
	return -1;
 8000ed6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr

08000ee6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	b083      	sub	sp, #12
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
 8000eee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ef6:	605a      	str	r2, [r3, #4]
	return 0;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	370c      	adds	r7, #12
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr

08000f06 <_isatty>:

int _isatty(int file)
{
 8000f06:	b480      	push	{r7}
 8000f08:	b083      	sub	sp, #12
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6078      	str	r0, [r7, #4]
	return 1;
 8000f0e:	2301      	movs	r3, #1
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b085      	sub	sp, #20
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
	return 0;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
	...

08000f38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f40:	4a14      	ldr	r2, [pc, #80]	; (8000f94 <_sbrk+0x5c>)
 8000f42:	4b15      	ldr	r3, [pc, #84]	; (8000f98 <_sbrk+0x60>)
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f4c:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <_sbrk+0x64>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d102      	bne.n	8000f5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f54:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <_sbrk+0x64>)
 8000f56:	4a12      	ldr	r2, [pc, #72]	; (8000fa0 <_sbrk+0x68>)
 8000f58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f5a:	4b10      	ldr	r3, [pc, #64]	; (8000f9c <_sbrk+0x64>)
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d207      	bcs.n	8000f78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f68:	f003 fb06 	bl	8004578 <__errno>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	230c      	movs	r3, #12
 8000f70:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000f72:	f04f 33ff 	mov.w	r3, #4294967295
 8000f76:	e009      	b.n	8000f8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f78:	4b08      	ldr	r3, [pc, #32]	; (8000f9c <_sbrk+0x64>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f7e:	4b07      	ldr	r3, [pc, #28]	; (8000f9c <_sbrk+0x64>)
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4413      	add	r3, r2
 8000f86:	4a05      	ldr	r2, [pc, #20]	; (8000f9c <_sbrk+0x64>)
 8000f88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3718      	adds	r7, #24
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20080000 	.word	0x20080000
 8000f98:	00000400 	.word	0x00000400
 8000f9c:	200001fc 	.word	0x200001fc
 8000fa0:	20000788 	.word	0x20000788

08000fa4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fa8:	4b08      	ldr	r3, [pc, #32]	; (8000fcc <SystemInit+0x28>)
 8000faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000fae:	4a07      	ldr	r2, [pc, #28]	; (8000fcc <SystemInit+0x28>)
 8000fb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fb8:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <SystemInit+0x28>)
 8000fba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fbe:	609a      	str	r2, [r3, #8]
#endif
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000fd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001008 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000fd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000fd6:	e003      	b.n	8000fe0 <LoopCopyDataInit>

08000fd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000fda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000fdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000fde:	3104      	adds	r1, #4

08000fe0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fe0:	480b      	ldr	r0, [pc, #44]	; (8001010 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000fe2:	4b0c      	ldr	r3, [pc, #48]	; (8001014 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000fe4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000fe6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000fe8:	d3f6      	bcc.n	8000fd8 <CopyDataInit>
  ldr  r2, =_sbss
 8000fea:	4a0b      	ldr	r2, [pc, #44]	; (8001018 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000fec:	e002      	b.n	8000ff4 <LoopFillZerobss>

08000fee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000fee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000ff0:	f842 3b04 	str.w	r3, [r2], #4

08000ff4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000ff4:	4b09      	ldr	r3, [pc, #36]	; (800101c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000ff6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ff8:	d3f9      	bcc.n	8000fee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ffa:	f7ff ffd3 	bl	8000fa4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ffe:	f003 fac1 	bl	8004584 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001002:	f7ff fb8b 	bl	800071c <main>
  bx  lr    
 8001006:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001008:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800100c:	08006e30 	.word	0x08006e30
  ldr  r0, =_sdata
 8001010:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001014:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8001018:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 800101c:	20000788 	.word	0x20000788

08001020 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001020:	e7fe      	b.n	8001020 <ADC_IRQHandler>

08001022 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001026:	2003      	movs	r0, #3
 8001028:	f000 f92c 	bl	8001284 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800102c:	2000      	movs	r0, #0
 800102e:	f000 f805 	bl	800103c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001032:	f7ff fe25 	bl	8000c80 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001036:	2300      	movs	r3, #0
}
 8001038:	4618      	mov	r0, r3
 800103a:	bd80      	pop	{r7, pc}

0800103c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001044:	4b12      	ldr	r3, [pc, #72]	; (8001090 <HAL_InitTick+0x54>)
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	4b12      	ldr	r3, [pc, #72]	; (8001094 <HAL_InitTick+0x58>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	4619      	mov	r1, r3
 800104e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001052:	fbb3 f3f1 	udiv	r3, r3, r1
 8001056:	fbb2 f3f3 	udiv	r3, r2, r3
 800105a:	4618      	mov	r0, r3
 800105c:	f000 f939 	bl	80012d2 <HAL_SYSTICK_Config>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e00e      	b.n	8001088 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2b0f      	cmp	r3, #15
 800106e:	d80a      	bhi.n	8001086 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001070:	2200      	movs	r2, #0
 8001072:	6879      	ldr	r1, [r7, #4]
 8001074:	f04f 30ff 	mov.w	r0, #4294967295
 8001078:	f000 f90f 	bl	800129a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800107c:	4a06      	ldr	r2, [pc, #24]	; (8001098 <HAL_InitTick+0x5c>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001082:	2300      	movs	r3, #0
 8001084:	e000      	b.n	8001088 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
}
 8001088:	4618      	mov	r0, r3
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000000 	.word	0x20000000
 8001094:	20000008 	.word	0x20000008
 8001098:	20000004 	.word	0x20000004

0800109c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <HAL_IncTick+0x20>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	461a      	mov	r2, r3
 80010a6:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <HAL_IncTick+0x24>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4413      	add	r3, r2
 80010ac:	4a04      	ldr	r2, [pc, #16]	; (80010c0 <HAL_IncTick+0x24>)
 80010ae:	6013      	str	r3, [r2, #0]
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	20000008 	.word	0x20000008
 80010c0:	20000780 	.word	0x20000780

080010c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  return uwTick;
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <HAL_GetTick+0x14>)
 80010ca:	681b      	ldr	r3, [r3, #0]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	20000780 	.word	0x20000780

080010dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010e4:	f7ff ffee 	bl	80010c4 <HAL_GetTick>
 80010e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010f4:	d005      	beq.n	8001102 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010f6:	4b09      	ldr	r3, [pc, #36]	; (800111c <HAL_Delay+0x40>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	461a      	mov	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	4413      	add	r3, r2
 8001100:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001102:	bf00      	nop
 8001104:	f7ff ffde 	bl	80010c4 <HAL_GetTick>
 8001108:	4602      	mov	r2, r0
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	429a      	cmp	r2, r3
 8001112:	d8f7      	bhi.n	8001104 <HAL_Delay+0x28>
  {
  }
}
 8001114:	bf00      	nop
 8001116:	3710      	adds	r7, #16
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	20000008 	.word	0x20000008

08001120 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001130:	4b0b      	ldr	r3, [pc, #44]	; (8001160 <__NVIC_SetPriorityGrouping+0x40>)
 8001132:	68db      	ldr	r3, [r3, #12]
 8001134:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001136:	68ba      	ldr	r2, [r7, #8]
 8001138:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800113c:	4013      	ands	r3, r2
 800113e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001148:	4b06      	ldr	r3, [pc, #24]	; (8001164 <__NVIC_SetPriorityGrouping+0x44>)
 800114a:	4313      	orrs	r3, r2
 800114c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800114e:	4a04      	ldr	r2, [pc, #16]	; (8001160 <__NVIC_SetPriorityGrouping+0x40>)
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	60d3      	str	r3, [r2, #12]
}
 8001154:	bf00      	nop
 8001156:	3714      	adds	r7, #20
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr
 8001160:	e000ed00 	.word	0xe000ed00
 8001164:	05fa0000 	.word	0x05fa0000

08001168 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800116c:	4b04      	ldr	r3, [pc, #16]	; (8001180 <__NVIC_GetPriorityGrouping+0x18>)
 800116e:	68db      	ldr	r3, [r3, #12]
 8001170:	0a1b      	lsrs	r3, r3, #8
 8001172:	f003 0307 	and.w	r3, r3, #7
}
 8001176:	4618      	mov	r0, r3
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	e000ed00 	.word	0xe000ed00

08001184 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	6039      	str	r1, [r7, #0]
 800118e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001194:	2b00      	cmp	r3, #0
 8001196:	db0a      	blt.n	80011ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	b2da      	uxtb	r2, r3
 800119c:	490c      	ldr	r1, [pc, #48]	; (80011d0 <__NVIC_SetPriority+0x4c>)
 800119e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a2:	0112      	lsls	r2, r2, #4
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	440b      	add	r3, r1
 80011a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011ac:	e00a      	b.n	80011c4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	b2da      	uxtb	r2, r3
 80011b2:	4908      	ldr	r1, [pc, #32]	; (80011d4 <__NVIC_SetPriority+0x50>)
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	3b04      	subs	r3, #4
 80011bc:	0112      	lsls	r2, r2, #4
 80011be:	b2d2      	uxtb	r2, r2
 80011c0:	440b      	add	r3, r1
 80011c2:	761a      	strb	r2, [r3, #24]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr
 80011d0:	e000e100 	.word	0xe000e100
 80011d4:	e000ed00 	.word	0xe000ed00

080011d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011d8:	b480      	push	{r7}
 80011da:	b089      	sub	sp, #36	; 0x24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f003 0307 	and.w	r3, r3, #7
 80011ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ec:	69fb      	ldr	r3, [r7, #28]
 80011ee:	f1c3 0307 	rsb	r3, r3, #7
 80011f2:	2b04      	cmp	r3, #4
 80011f4:	bf28      	it	cs
 80011f6:	2304      	movcs	r3, #4
 80011f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	3304      	adds	r3, #4
 80011fe:	2b06      	cmp	r3, #6
 8001200:	d902      	bls.n	8001208 <NVIC_EncodePriority+0x30>
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	3b03      	subs	r3, #3
 8001206:	e000      	b.n	800120a <NVIC_EncodePriority+0x32>
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	f04f 32ff 	mov.w	r2, #4294967295
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	fa02 f303 	lsl.w	r3, r2, r3
 8001216:	43da      	mvns	r2, r3
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	401a      	ands	r2, r3
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001220:	f04f 31ff 	mov.w	r1, #4294967295
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	fa01 f303 	lsl.w	r3, r1, r3
 800122a:	43d9      	mvns	r1, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001230:	4313      	orrs	r3, r2
         );
}
 8001232:	4618      	mov	r0, r3
 8001234:	3724      	adds	r7, #36	; 0x24
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
	...

08001240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3b01      	subs	r3, #1
 800124c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001250:	d301      	bcc.n	8001256 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001252:	2301      	movs	r3, #1
 8001254:	e00f      	b.n	8001276 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001256:	4a0a      	ldr	r2, [pc, #40]	; (8001280 <SysTick_Config+0x40>)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3b01      	subs	r3, #1
 800125c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800125e:	210f      	movs	r1, #15
 8001260:	f04f 30ff 	mov.w	r0, #4294967295
 8001264:	f7ff ff8e 	bl	8001184 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001268:	4b05      	ldr	r3, [pc, #20]	; (8001280 <SysTick_Config+0x40>)
 800126a:	2200      	movs	r2, #0
 800126c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800126e:	4b04      	ldr	r3, [pc, #16]	; (8001280 <SysTick_Config+0x40>)
 8001270:	2207      	movs	r2, #7
 8001272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001274:	2300      	movs	r3, #0
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	e000e010 	.word	0xe000e010

08001284 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f7ff ff47 	bl	8001120 <__NVIC_SetPriorityGrouping>
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800129a:	b580      	push	{r7, lr}
 800129c:	b086      	sub	sp, #24
 800129e:	af00      	add	r7, sp, #0
 80012a0:	4603      	mov	r3, r0
 80012a2:	60b9      	str	r1, [r7, #8]
 80012a4:	607a      	str	r2, [r7, #4]
 80012a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80012ac:	f7ff ff5c 	bl	8001168 <__NVIC_GetPriorityGrouping>
 80012b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012b2:	687a      	ldr	r2, [r7, #4]
 80012b4:	68b9      	ldr	r1, [r7, #8]
 80012b6:	6978      	ldr	r0, [r7, #20]
 80012b8:	f7ff ff8e 	bl	80011d8 <NVIC_EncodePriority>
 80012bc:	4602      	mov	r2, r0
 80012be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c2:	4611      	mov	r1, r2
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff ff5d 	bl	8001184 <__NVIC_SetPriority>
}
 80012ca:	bf00      	nop
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b082      	sub	sp, #8
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff ffb0 	bl	8001240 <SysTick_Config>
 80012e0:	4603      	mov	r3, r0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
	...

080012ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b089      	sub	sp, #36	; 0x24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80012f6:	2300      	movs	r3, #0
 80012f8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80012fe:	2300      	movs	r3, #0
 8001300:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001302:	2300      	movs	r3, #0
 8001304:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
 800130a:	e175      	b.n	80015f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800130c:	2201      	movs	r2, #1
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	697a      	ldr	r2, [r7, #20]
 800131c:	4013      	ands	r3, r2
 800131e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	429a      	cmp	r2, r3
 8001326:	f040 8164 	bne.w	80015f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	2b01      	cmp	r3, #1
 8001330:	d00b      	beq.n	800134a <HAL_GPIO_Init+0x5e>
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	2b02      	cmp	r3, #2
 8001338:	d007      	beq.n	800134a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800133e:	2b11      	cmp	r3, #17
 8001340:	d003      	beq.n	800134a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	2b12      	cmp	r3, #18
 8001348:	d130      	bne.n	80013ac <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	2203      	movs	r2, #3
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4013      	ands	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001380:	2201      	movs	r2, #1
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4013      	ands	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	091b      	lsrs	r3, r3, #4
 8001396:	f003 0201 	and.w	r2, r3, #1
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	2203      	movs	r2, #3
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	43db      	mvns	r3, r3
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	4013      	ands	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	689a      	ldr	r2, [r3, #8]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	005b      	lsls	r3, r3, #1
 80013cc:	fa02 f303 	lsl.w	r3, r2, r3
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	4313      	orrs	r3, r2
 80013d4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d003      	beq.n	80013ec <HAL_GPIO_Init+0x100>
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	2b12      	cmp	r3, #18
 80013ea:	d123      	bne.n	8001434 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	08da      	lsrs	r2, r3, #3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	3208      	adds	r2, #8
 80013f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	f003 0307 	and.w	r3, r3, #7
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	220f      	movs	r2, #15
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	43db      	mvns	r3, r3
 800140a:	69ba      	ldr	r2, [r7, #24]
 800140c:	4013      	ands	r3, r2
 800140e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	691a      	ldr	r2, [r3, #16]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	fa02 f303 	lsl.w	r3, r2, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4313      	orrs	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	08da      	lsrs	r2, r3, #3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3208      	adds	r2, #8
 800142e:	69b9      	ldr	r1, [r7, #24]
 8001430:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	2203      	movs	r2, #3
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f003 0203 	and.w	r2, r3, #3
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	005b      	lsls	r3, r3, #1
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4313      	orrs	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001470:	2b00      	cmp	r3, #0
 8001472:	f000 80be 	beq.w	80015f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001476:	4b65      	ldr	r3, [pc, #404]	; (800160c <HAL_GPIO_Init+0x320>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147a:	4a64      	ldr	r2, [pc, #400]	; (800160c <HAL_GPIO_Init+0x320>)
 800147c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001480:	6453      	str	r3, [r2, #68]	; 0x44
 8001482:	4b62      	ldr	r3, [pc, #392]	; (800160c <HAL_GPIO_Init+0x320>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800148a:	60fb      	str	r3, [r7, #12]
 800148c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800148e:	4a60      	ldr	r2, [pc, #384]	; (8001610 <HAL_GPIO_Init+0x324>)
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	089b      	lsrs	r3, r3, #2
 8001494:	3302      	adds	r3, #2
 8001496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800149a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	220f      	movs	r2, #15
 80014a6:	fa02 f303 	lsl.w	r3, r2, r3
 80014aa:	43db      	mvns	r3, r3
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	4013      	ands	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4a57      	ldr	r2, [pc, #348]	; (8001614 <HAL_GPIO_Init+0x328>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d037      	beq.n	800152a <HAL_GPIO_Init+0x23e>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4a56      	ldr	r2, [pc, #344]	; (8001618 <HAL_GPIO_Init+0x32c>)
 80014be:	4293      	cmp	r3, r2
 80014c0:	d031      	beq.n	8001526 <HAL_GPIO_Init+0x23a>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	4a55      	ldr	r2, [pc, #340]	; (800161c <HAL_GPIO_Init+0x330>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d02b      	beq.n	8001522 <HAL_GPIO_Init+0x236>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4a54      	ldr	r2, [pc, #336]	; (8001620 <HAL_GPIO_Init+0x334>)
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d025      	beq.n	800151e <HAL_GPIO_Init+0x232>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	4a53      	ldr	r2, [pc, #332]	; (8001624 <HAL_GPIO_Init+0x338>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d01f      	beq.n	800151a <HAL_GPIO_Init+0x22e>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a52      	ldr	r2, [pc, #328]	; (8001628 <HAL_GPIO_Init+0x33c>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d019      	beq.n	8001516 <HAL_GPIO_Init+0x22a>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4a51      	ldr	r2, [pc, #324]	; (800162c <HAL_GPIO_Init+0x340>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d013      	beq.n	8001512 <HAL_GPIO_Init+0x226>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a50      	ldr	r2, [pc, #320]	; (8001630 <HAL_GPIO_Init+0x344>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d00d      	beq.n	800150e <HAL_GPIO_Init+0x222>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a4f      	ldr	r2, [pc, #316]	; (8001634 <HAL_GPIO_Init+0x348>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d007      	beq.n	800150a <HAL_GPIO_Init+0x21e>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a4e      	ldr	r2, [pc, #312]	; (8001638 <HAL_GPIO_Init+0x34c>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d101      	bne.n	8001506 <HAL_GPIO_Init+0x21a>
 8001502:	2309      	movs	r3, #9
 8001504:	e012      	b.n	800152c <HAL_GPIO_Init+0x240>
 8001506:	230a      	movs	r3, #10
 8001508:	e010      	b.n	800152c <HAL_GPIO_Init+0x240>
 800150a:	2308      	movs	r3, #8
 800150c:	e00e      	b.n	800152c <HAL_GPIO_Init+0x240>
 800150e:	2307      	movs	r3, #7
 8001510:	e00c      	b.n	800152c <HAL_GPIO_Init+0x240>
 8001512:	2306      	movs	r3, #6
 8001514:	e00a      	b.n	800152c <HAL_GPIO_Init+0x240>
 8001516:	2305      	movs	r3, #5
 8001518:	e008      	b.n	800152c <HAL_GPIO_Init+0x240>
 800151a:	2304      	movs	r3, #4
 800151c:	e006      	b.n	800152c <HAL_GPIO_Init+0x240>
 800151e:	2303      	movs	r3, #3
 8001520:	e004      	b.n	800152c <HAL_GPIO_Init+0x240>
 8001522:	2302      	movs	r3, #2
 8001524:	e002      	b.n	800152c <HAL_GPIO_Init+0x240>
 8001526:	2301      	movs	r3, #1
 8001528:	e000      	b.n	800152c <HAL_GPIO_Init+0x240>
 800152a:	2300      	movs	r3, #0
 800152c:	69fa      	ldr	r2, [r7, #28]
 800152e:	f002 0203 	and.w	r2, r2, #3
 8001532:	0092      	lsls	r2, r2, #2
 8001534:	4093      	lsls	r3, r2
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800153c:	4934      	ldr	r1, [pc, #208]	; (8001610 <HAL_GPIO_Init+0x324>)
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	3302      	adds	r3, #2
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800154a:	4b3c      	ldr	r3, [pc, #240]	; (800163c <HAL_GPIO_Init+0x350>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	43db      	mvns	r3, r3
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	4013      	ands	r3, r2
 8001558:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d003      	beq.n	800156e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	693b      	ldr	r3, [r7, #16]
 800156a:	4313      	orrs	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800156e:	4a33      	ldr	r2, [pc, #204]	; (800163c <HAL_GPIO_Init+0x350>)
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001574:	4b31      	ldr	r3, [pc, #196]	; (800163c <HAL_GPIO_Init+0x350>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	43db      	mvns	r3, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4013      	ands	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	4313      	orrs	r3, r2
 8001596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001598:	4a28      	ldr	r2, [pc, #160]	; (800163c <HAL_GPIO_Init+0x350>)
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800159e:	4b27      	ldr	r3, [pc, #156]	; (800163c <HAL_GPIO_Init+0x350>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	43db      	mvns	r3, r3
 80015a8:	69ba      	ldr	r2, [r7, #24]
 80015aa:	4013      	ands	r3, r2
 80015ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	4313      	orrs	r3, r2
 80015c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015c2:	4a1e      	ldr	r2, [pc, #120]	; (800163c <HAL_GPIO_Init+0x350>)
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015c8:	4b1c      	ldr	r3, [pc, #112]	; (800163c <HAL_GPIO_Init+0x350>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	43db      	mvns	r3, r3
 80015d2:	69ba      	ldr	r2, [r7, #24]
 80015d4:	4013      	ands	r3, r2
 80015d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d003      	beq.n	80015ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80015e4:	69ba      	ldr	r2, [r7, #24]
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015ec:	4a13      	ldr	r2, [pc, #76]	; (800163c <HAL_GPIO_Init+0x350>)
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3301      	adds	r3, #1
 80015f6:	61fb      	str	r3, [r7, #28]
 80015f8:	69fb      	ldr	r3, [r7, #28]
 80015fa:	2b0f      	cmp	r3, #15
 80015fc:	f67f ae86 	bls.w	800130c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001600:	bf00      	nop
 8001602:	3724      	adds	r7, #36	; 0x24
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	40023800 	.word	0x40023800
 8001610:	40013800 	.word	0x40013800
 8001614:	40020000 	.word	0x40020000
 8001618:	40020400 	.word	0x40020400
 800161c:	40020800 	.word	0x40020800
 8001620:	40020c00 	.word	0x40020c00
 8001624:	40021000 	.word	0x40021000
 8001628:	40021400 	.word	0x40021400
 800162c:	40021800 	.word	0x40021800
 8001630:	40021c00 	.word	0x40021c00
 8001634:	40022000 	.word	0x40022000
 8001638:	40022400 	.word	0x40022400
 800163c:	40013c00 	.word	0x40013c00

08001640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	460b      	mov	r3, r1
 800164a:	807b      	strh	r3, [r7, #2]
 800164c:	4613      	mov	r3, r2
 800164e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001650:	787b      	ldrb	r3, [r7, #1]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d003      	beq.n	800165e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001656:	887a      	ldrh	r2, [r7, #2]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800165c:	e003      	b.n	8001666 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800165e:	887b      	ldrh	r3, [r7, #2]
 8001660:	041a      	lsls	r2, r3, #16
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	619a      	str	r2, [r3, #24]
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
	...

08001674 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e07f      	b.n	8001786 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800168c:	b2db      	uxtb	r3, r3
 800168e:	2b00      	cmp	r3, #0
 8001690:	d106      	bne.n	80016a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2200      	movs	r2, #0
 8001696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7fe ffe8 	bl	8000670 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2224      	movs	r2, #36	; 0x24
 80016a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f022 0201 	bic.w	r2, r2, #1
 80016b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	685a      	ldr	r2, [r3, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	689a      	ldr	r2, [r3, #8]
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80016d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d107      	bne.n	80016ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689a      	ldr	r2, [r3, #8]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	e006      	b.n	80016fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	689a      	ldr	r2, [r3, #8]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80016fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	2b02      	cmp	r3, #2
 8001702:	d104      	bne.n	800170e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800170c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6859      	ldr	r1, [r3, #4]
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	4b1d      	ldr	r3, [pc, #116]	; (8001790 <HAL_I2C_Init+0x11c>)
 800171a:	430b      	orrs	r3, r1
 800171c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	68da      	ldr	r2, [r3, #12]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800172c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691a      	ldr	r2, [r3, #16]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	695b      	ldr	r3, [r3, #20]
 8001736:	ea42 0103 	orr.w	r1, r2, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	021a      	lsls	r2, r3, #8
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	430a      	orrs	r2, r1
 8001746:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	69d9      	ldr	r1, [r3, #28]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6a1a      	ldr	r2, [r3, #32]
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	430a      	orrs	r2, r1
 8001756:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f042 0201 	orr.w	r2, r2, #1
 8001766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2200      	movs	r2, #0
 800176c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2220      	movs	r2, #32
 8001772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2200      	movs	r2, #0
 800177a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	02008000 	.word	0x02008000

08001794 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b088      	sub	sp, #32
 8001798:	af02      	add	r7, sp, #8
 800179a:	60f8      	str	r0, [r7, #12]
 800179c:	4608      	mov	r0, r1
 800179e:	4611      	mov	r1, r2
 80017a0:	461a      	mov	r2, r3
 80017a2:	4603      	mov	r3, r0
 80017a4:	817b      	strh	r3, [r7, #10]
 80017a6:	460b      	mov	r3, r1
 80017a8:	813b      	strh	r3, [r7, #8]
 80017aa:	4613      	mov	r3, r2
 80017ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b20      	cmp	r3, #32
 80017b8:	f040 80f9 	bne.w	80019ae <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80017bc:	6a3b      	ldr	r3, [r7, #32]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d002      	beq.n	80017c8 <HAL_I2C_Mem_Write+0x34>
 80017c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d105      	bne.n	80017d4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017ce:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e0ed      	b.n	80019b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80017da:	2b01      	cmp	r3, #1
 80017dc:	d101      	bne.n	80017e2 <HAL_I2C_Mem_Write+0x4e>
 80017de:	2302      	movs	r3, #2
 80017e0:	e0e6      	b.n	80019b0 <HAL_I2C_Mem_Write+0x21c>
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2201      	movs	r2, #1
 80017e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80017ea:	f7ff fc6b 	bl	80010c4 <HAL_GetTick>
 80017ee:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	2319      	movs	r3, #25
 80017f6:	2201      	movs	r2, #1
 80017f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017fc:	68f8      	ldr	r0, [r7, #12]
 80017fe:	f000 fac3 	bl	8001d88 <I2C_WaitOnFlagUntilTimeout>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	e0d1      	b.n	80019b0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	2221      	movs	r2, #33	; 0x21
 8001810:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2240      	movs	r2, #64	; 0x40
 8001818:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	2200      	movs	r2, #0
 8001820:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6a3a      	ldr	r2, [r7, #32]
 8001826:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800182c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2200      	movs	r2, #0
 8001832:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001834:	88f8      	ldrh	r0, [r7, #6]
 8001836:	893a      	ldrh	r2, [r7, #8]
 8001838:	8979      	ldrh	r1, [r7, #10]
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	9301      	str	r3, [sp, #4]
 800183e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001840:	9300      	str	r3, [sp, #0]
 8001842:	4603      	mov	r3, r0
 8001844:	68f8      	ldr	r0, [r7, #12]
 8001846:	f000 f9d3 	bl	8001bf0 <I2C_RequestMemoryWrite>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d005      	beq.n	800185c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e0a9      	b.n	80019b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001860:	b29b      	uxth	r3, r3
 8001862:	2bff      	cmp	r3, #255	; 0xff
 8001864:	d90e      	bls.n	8001884 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	22ff      	movs	r2, #255	; 0xff
 800186a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001870:	b2da      	uxtb	r2, r3
 8001872:	8979      	ldrh	r1, [r7, #10]
 8001874:	2300      	movs	r3, #0
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f000 fba5 	bl	8001fcc <I2C_TransferConfig>
 8001882:	e00f      	b.n	80018a4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001888:	b29a      	uxth	r2, r3
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001892:	b2da      	uxtb	r2, r3
 8001894:	8979      	ldrh	r1, [r7, #10]
 8001896:	2300      	movs	r3, #0
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800189e:	68f8      	ldr	r0, [r7, #12]
 80018a0:	f000 fb94 	bl	8001fcc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018a4:	697a      	ldr	r2, [r7, #20]
 80018a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018a8:	68f8      	ldr	r0, [r7, #12]
 80018aa:	f000 faad 	bl	8001e08 <I2C_WaitOnTXISFlagUntilTimeout>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e07b      	b.n	80019b0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018bc:	781a      	ldrb	r2, [r3, #0]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c8:	1c5a      	adds	r2, r3, #1
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	3b01      	subs	r3, #1
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018e0:	3b01      	subs	r3, #1
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d034      	beq.n	800195c <HAL_I2C_Mem_Write+0x1c8>
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d130      	bne.n	800195c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001900:	2200      	movs	r2, #0
 8001902:	2180      	movs	r1, #128	; 0x80
 8001904:	68f8      	ldr	r0, [r7, #12]
 8001906:	f000 fa3f 	bl	8001d88 <I2C_WaitOnFlagUntilTimeout>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e04d      	b.n	80019b0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001918:	b29b      	uxth	r3, r3
 800191a:	2bff      	cmp	r3, #255	; 0xff
 800191c:	d90e      	bls.n	800193c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	22ff      	movs	r2, #255	; 0xff
 8001922:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001928:	b2da      	uxtb	r2, r3
 800192a:	8979      	ldrh	r1, [r7, #10]
 800192c:	2300      	movs	r3, #0
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001934:	68f8      	ldr	r0, [r7, #12]
 8001936:	f000 fb49 	bl	8001fcc <I2C_TransferConfig>
 800193a:	e00f      	b.n	800195c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001940:	b29a      	uxth	r2, r3
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800194a:	b2da      	uxtb	r2, r3
 800194c:	8979      	ldrh	r1, [r7, #10]
 800194e:	2300      	movs	r3, #0
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001956:	68f8      	ldr	r0, [r7, #12]
 8001958:	f000 fb38 	bl	8001fcc <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001960:	b29b      	uxth	r3, r3
 8001962:	2b00      	cmp	r3, #0
 8001964:	d19e      	bne.n	80018a4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800196a:	68f8      	ldr	r0, [r7, #12]
 800196c:	f000 fa8c 	bl	8001e88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e01a      	b.n	80019b0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2220      	movs	r2, #32
 8001980:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	6859      	ldr	r1, [r3, #4]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	4b0a      	ldr	r3, [pc, #40]	; (80019b8 <HAL_I2C_Mem_Write+0x224>)
 800198e:	400b      	ands	r3, r1
 8001990:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2220      	movs	r2, #32
 8001996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2200      	movs	r2, #0
 80019a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80019aa:	2300      	movs	r3, #0
 80019ac:	e000      	b.n	80019b0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80019ae:	2302      	movs	r3, #2
  }
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	fe00e800 	.word	0xfe00e800

080019bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af02      	add	r7, sp, #8
 80019c2:	60f8      	str	r0, [r7, #12]
 80019c4:	4608      	mov	r0, r1
 80019c6:	4611      	mov	r1, r2
 80019c8:	461a      	mov	r2, r3
 80019ca:	4603      	mov	r3, r0
 80019cc:	817b      	strh	r3, [r7, #10]
 80019ce:	460b      	mov	r3, r1
 80019d0:	813b      	strh	r3, [r7, #8]
 80019d2:	4613      	mov	r3, r2
 80019d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	2b20      	cmp	r3, #32
 80019e0:	f040 80fd 	bne.w	8001bde <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80019e4:	6a3b      	ldr	r3, [r7, #32]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d002      	beq.n	80019f0 <HAL_I2C_Mem_Read+0x34>
 80019ea:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d105      	bne.n	80019fc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e0f1      	b.n	8001be0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d101      	bne.n	8001a0a <HAL_I2C_Mem_Read+0x4e>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e0ea      	b.n	8001be0 <HAL_I2C_Mem_Read+0x224>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001a12:	f7ff fb57 	bl	80010c4 <HAL_GetTick>
 8001a16:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	9300      	str	r3, [sp, #0]
 8001a1c:	2319      	movs	r3, #25
 8001a1e:	2201      	movs	r2, #1
 8001a20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a24:	68f8      	ldr	r0, [r7, #12]
 8001a26:	f000 f9af 	bl	8001d88 <I2C_WaitOnFlagUntilTimeout>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
 8001a32:	e0d5      	b.n	8001be0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2222      	movs	r2, #34	; 0x22
 8001a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2240      	movs	r2, #64	; 0x40
 8001a40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	2200      	movs	r2, #0
 8001a48:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6a3a      	ldr	r2, [r7, #32]
 8001a4e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001a54:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2200      	movs	r2, #0
 8001a5a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a5c:	88f8      	ldrh	r0, [r7, #6]
 8001a5e:	893a      	ldrh	r2, [r7, #8]
 8001a60:	8979      	ldrh	r1, [r7, #10]
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	68f8      	ldr	r0, [r7, #12]
 8001a6e:	f000 f913 	bl	8001c98 <I2C_RequestMemoryRead>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d005      	beq.n	8001a84 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e0ad      	b.n	8001be0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	2bff      	cmp	r3, #255	; 0xff
 8001a8c:	d90e      	bls.n	8001aac <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	22ff      	movs	r2, #255	; 0xff
 8001a92:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a98:	b2da      	uxtb	r2, r3
 8001a9a:	8979      	ldrh	r1, [r7, #10]
 8001a9c:	4b52      	ldr	r3, [pc, #328]	; (8001be8 <HAL_I2C_Mem_Read+0x22c>)
 8001a9e:	9300      	str	r3, [sp, #0]
 8001aa0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001aa4:	68f8      	ldr	r0, [r7, #12]
 8001aa6:	f000 fa91 	bl	8001fcc <I2C_TransferConfig>
 8001aaa:	e00f      	b.n	8001acc <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	8979      	ldrh	r1, [r7, #10]
 8001abe:	4b4a      	ldr	r3, [pc, #296]	; (8001be8 <HAL_I2C_Mem_Read+0x22c>)
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ac6:	68f8      	ldr	r0, [r7, #12]
 8001ac8:	f000 fa80 	bl	8001fcc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	2104      	movs	r1, #4
 8001ad6:	68f8      	ldr	r0, [r7, #12]
 8001ad8:	f000 f956 	bl	8001d88 <I2C_WaitOnFlagUntilTimeout>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e07c      	b.n	8001be0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af0:	b2d2      	uxtb	r2, r2
 8001af2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af8:	1c5a      	adds	r2, r3, #1
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b02:	3b01      	subs	r3, #1
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	3b01      	subs	r3, #1
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d034      	beq.n	8001b8c <HAL_I2C_Mem_Read+0x1d0>
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d130      	bne.n	8001b8c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b30:	2200      	movs	r2, #0
 8001b32:	2180      	movs	r1, #128	; 0x80
 8001b34:	68f8      	ldr	r0, [r7, #12]
 8001b36:	f000 f927 	bl	8001d88 <I2C_WaitOnFlagUntilTimeout>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e04d      	b.n	8001be0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	2bff      	cmp	r3, #255	; 0xff
 8001b4c:	d90e      	bls.n	8001b6c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	22ff      	movs	r2, #255	; 0xff
 8001b52:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b58:	b2da      	uxtb	r2, r3
 8001b5a:	8979      	ldrh	r1, [r7, #10]
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b64:	68f8      	ldr	r0, [r7, #12]
 8001b66:	f000 fa31 	bl	8001fcc <I2C_TransferConfig>
 8001b6a:	e00f      	b.n	8001b8c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	8979      	ldrh	r1, [r7, #10]
 8001b7e:	2300      	movs	r3, #0
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b86:	68f8      	ldr	r0, [r7, #12]
 8001b88:	f000 fa20 	bl	8001fcc <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b90:	b29b      	uxth	r3, r3
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d19a      	bne.n	8001acc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b96:	697a      	ldr	r2, [r7, #20]
 8001b98:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001b9a:	68f8      	ldr	r0, [r7, #12]
 8001b9c:	f000 f974 	bl	8001e88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e01a      	b.n	8001be0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2220      	movs	r2, #32
 8001bb0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6859      	ldr	r1, [r3, #4]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <HAL_I2C_Mem_Read+0x230>)
 8001bbe:	400b      	ands	r3, r1
 8001bc0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2220      	movs	r2, #32
 8001bc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	e000      	b.n	8001be0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001bde:	2302      	movs	r3, #2
  }
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3718      	adds	r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	80002400 	.word	0x80002400
 8001bec:	fe00e800 	.word	0xfe00e800

08001bf0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	4608      	mov	r0, r1
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	4603      	mov	r3, r0
 8001c00:	817b      	strh	r3, [r7, #10]
 8001c02:	460b      	mov	r3, r1
 8001c04:	813b      	strh	r3, [r7, #8]
 8001c06:	4613      	mov	r3, r2
 8001c08:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001c0a:	88fb      	ldrh	r3, [r7, #6]
 8001c0c:	b2da      	uxtb	r2, r3
 8001c0e:	8979      	ldrh	r1, [r7, #10]
 8001c10:	4b20      	ldr	r3, [pc, #128]	; (8001c94 <I2C_RequestMemoryWrite+0xa4>)
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c18:	68f8      	ldr	r0, [r7, #12]
 8001c1a:	f000 f9d7 	bl	8001fcc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c1e:	69fa      	ldr	r2, [r7, #28]
 8001c20:	69b9      	ldr	r1, [r7, #24]
 8001c22:	68f8      	ldr	r0, [r7, #12]
 8001c24:	f000 f8f0 	bl	8001e08 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e02c      	b.n	8001c8c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c32:	88fb      	ldrh	r3, [r7, #6]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	d105      	bne.n	8001c44 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c38:	893b      	ldrh	r3, [r7, #8]
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	629a      	str	r2, [r3, #40]	; 0x28
 8001c42:	e015      	b.n	8001c70 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c44:	893b      	ldrh	r3, [r7, #8]
 8001c46:	0a1b      	lsrs	r3, r3, #8
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c52:	69fa      	ldr	r2, [r7, #28]
 8001c54:	69b9      	ldr	r1, [r7, #24]
 8001c56:	68f8      	ldr	r0, [r7, #12]
 8001c58:	f000 f8d6 	bl	8001e08 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e012      	b.n	8001c8c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c66:	893b      	ldrh	r3, [r7, #8]
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	69bb      	ldr	r3, [r7, #24]
 8001c76:	2200      	movs	r2, #0
 8001c78:	2180      	movs	r1, #128	; 0x80
 8001c7a:	68f8      	ldr	r0, [r7, #12]
 8001c7c:	f000 f884 	bl	8001d88 <I2C_WaitOnFlagUntilTimeout>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e000      	b.n	8001c8c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	80002000 	.word	0x80002000

08001c98 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af02      	add	r7, sp, #8
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	4608      	mov	r0, r1
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	817b      	strh	r3, [r7, #10]
 8001caa:	460b      	mov	r3, r1
 8001cac:	813b      	strh	r3, [r7, #8]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	8979      	ldrh	r1, [r7, #10]
 8001cb8:	4b20      	ldr	r3, [pc, #128]	; (8001d3c <I2C_RequestMemoryRead+0xa4>)
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	68f8      	ldr	r0, [r7, #12]
 8001cc0:	f000 f984 	bl	8001fcc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cc4:	69fa      	ldr	r2, [r7, #28]
 8001cc6:	69b9      	ldr	r1, [r7, #24]
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f000 f89d 	bl	8001e08 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e02c      	b.n	8001d32 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cd8:	88fb      	ldrh	r3, [r7, #6]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d105      	bne.n	8001cea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cde:	893b      	ldrh	r3, [r7, #8]
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	629a      	str	r2, [r3, #40]	; 0x28
 8001ce8:	e015      	b.n	8001d16 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001cea:	893b      	ldrh	r3, [r7, #8]
 8001cec:	0a1b      	lsrs	r3, r3, #8
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cf8:	69fa      	ldr	r2, [r7, #28]
 8001cfa:	69b9      	ldr	r1, [r7, #24]
 8001cfc:	68f8      	ldr	r0, [r7, #12]
 8001cfe:	f000 f883 	bl	8001e08 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e012      	b.n	8001d32 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d0c:	893b      	ldrh	r3, [r7, #8]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001d16:	69fb      	ldr	r3, [r7, #28]
 8001d18:	9300      	str	r3, [sp, #0]
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	2140      	movs	r1, #64	; 0x40
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f000 f831 	bl	8001d88 <I2C_WaitOnFlagUntilTimeout>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e000      	b.n	8001d32 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3710      	adds	r7, #16
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	80002000 	.word	0x80002000

08001d40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	f003 0302 	and.w	r3, r3, #2
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d103      	bne.n	8001d5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	f003 0301 	and.w	r3, r3, #1
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d007      	beq.n	8001d7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699a      	ldr	r2, [r3, #24]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f042 0201 	orr.w	r2, r2, #1
 8001d7a:	619a      	str	r2, [r3, #24]
  }
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	60f8      	str	r0, [r7, #12]
 8001d90:	60b9      	str	r1, [r7, #8]
 8001d92:	603b      	str	r3, [r7, #0]
 8001d94:	4613      	mov	r3, r2
 8001d96:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d98:	e022      	b.n	8001de0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da0:	d01e      	beq.n	8001de0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001da2:	f7ff f98f 	bl	80010c4 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d302      	bcc.n	8001db8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d113      	bne.n	8001de0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dbc:	f043 0220 	orr.w	r2, r3, #32
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2220      	movs	r2, #32
 8001dc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e00f      	b.n	8001e00 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	699a      	ldr	r2, [r3, #24]
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	4013      	ands	r3, r2
 8001dea:	68ba      	ldr	r2, [r7, #8]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	bf0c      	ite	eq
 8001df0:	2301      	moveq	r3, #1
 8001df2:	2300      	movne	r3, #0
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	461a      	mov	r2, r3
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d0cd      	beq.n	8001d9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3710      	adds	r7, #16
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}

08001e08 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60f8      	str	r0, [r7, #12]
 8001e10:	60b9      	str	r1, [r7, #8]
 8001e12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e14:	e02c      	b.n	8001e70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	68b9      	ldr	r1, [r7, #8]
 8001e1a:	68f8      	ldr	r0, [r7, #12]
 8001e1c:	f000 f870 	bl	8001f00 <I2C_IsAcknowledgeFailed>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d001      	beq.n	8001e2a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e02a      	b.n	8001e80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e30:	d01e      	beq.n	8001e70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e32:	f7ff f947 	bl	80010c4 <HAL_GetTick>
 8001e36:	4602      	mov	r2, r0
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	68ba      	ldr	r2, [r7, #8]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d302      	bcc.n	8001e48 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d113      	bne.n	8001e70 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4c:	f043 0220 	orr.w	r2, r3, #32
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2220      	movs	r2, #32
 8001e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	2200      	movs	r2, #0
 8001e68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e007      	b.n	8001e80 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	699b      	ldr	r3, [r3, #24]
 8001e76:	f003 0302 	and.w	r3, r3, #2
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d1cb      	bne.n	8001e16 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001e7e:	2300      	movs	r3, #0
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3710      	adds	r7, #16
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}

08001e88 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e94:	e028      	b.n	8001ee8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e96:	687a      	ldr	r2, [r7, #4]
 8001e98:	68b9      	ldr	r1, [r7, #8]
 8001e9a:	68f8      	ldr	r0, [r7, #12]
 8001e9c:	f000 f830 	bl	8001f00 <I2C_IsAcknowledgeFailed>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d001      	beq.n	8001eaa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e026      	b.n	8001ef8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001eaa:	f7ff f90b 	bl	80010c4 <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	68ba      	ldr	r2, [r7, #8]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d302      	bcc.n	8001ec0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d113      	bne.n	8001ee8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ec4:	f043 0220 	orr.w	r2, r3, #32
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e007      	b.n	8001ef8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	f003 0320 	and.w	r3, r3, #32
 8001ef2:	2b20      	cmp	r3, #32
 8001ef4:	d1cf      	bne.n	8001e96 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	699b      	ldr	r3, [r3, #24]
 8001f12:	f003 0310 	and.w	r3, r3, #16
 8001f16:	2b10      	cmp	r3, #16
 8001f18:	d151      	bne.n	8001fbe <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f1a:	e022      	b.n	8001f62 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f22:	d01e      	beq.n	8001f62 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f24:	f7ff f8ce 	bl	80010c4 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	68ba      	ldr	r2, [r7, #8]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d302      	bcc.n	8001f3a <I2C_IsAcknowledgeFailed+0x3a>
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d113      	bne.n	8001f62 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f3e:	f043 0220 	orr.w	r2, r3, #32
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	2220      	movs	r2, #32
 8001f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	2200      	movs	r2, #0
 8001f52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e02e      	b.n	8001fc0 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	f003 0320 	and.w	r3, r3, #32
 8001f6c:	2b20      	cmp	r3, #32
 8001f6e:	d1d5      	bne.n	8001f1c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2210      	movs	r2, #16
 8001f76:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2220      	movs	r2, #32
 8001f7e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f80:	68f8      	ldr	r0, [r7, #12]
 8001f82:	f7ff fedd 	bl	8001d40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	6859      	ldr	r1, [r3, #4]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	4b0d      	ldr	r3, [pc, #52]	; (8001fc8 <I2C_IsAcknowledgeFailed+0xc8>)
 8001f92:	400b      	ands	r3, r1
 8001f94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	f043 0204 	orr.w	r2, r3, #4
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2220      	movs	r2, #32
 8001fa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e000      	b.n	8001fc0 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	fe00e800 	.word	0xfe00e800

08001fcc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	60f8      	str	r0, [r7, #12]
 8001fd4:	607b      	str	r3, [r7, #4]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	817b      	strh	r3, [r7, #10]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	0d5b      	lsrs	r3, r3, #21
 8001fe8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001fec:	4b0d      	ldr	r3, [pc, #52]	; (8002024 <I2C_TransferConfig+0x58>)
 8001fee:	430b      	orrs	r3, r1
 8001ff0:	43db      	mvns	r3, r3
 8001ff2:	ea02 0103 	and.w	r1, r2, r3
 8001ff6:	897b      	ldrh	r3, [r7, #10]
 8001ff8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ffc:	7a7b      	ldrb	r3, [r7, #9]
 8001ffe:	041b      	lsls	r3, r3, #16
 8002000:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002004:	431a      	orrs	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	431a      	orrs	r2, r3
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	431a      	orrs	r2, r3
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002016:	bf00      	nop
 8002018:	3714      	adds	r7, #20
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	03ff63ff 	.word	0x03ff63ff

08002028 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
 8002030:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002038:	b2db      	uxtb	r3, r3
 800203a:	2b20      	cmp	r3, #32
 800203c:	d138      	bne.n	80020b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002044:	2b01      	cmp	r3, #1
 8002046:	d101      	bne.n	800204c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002048:	2302      	movs	r3, #2
 800204a:	e032      	b.n	80020b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2224      	movs	r2, #36	; 0x24
 8002058:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0201 	bic.w	r2, r2, #1
 800206a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800207a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6819      	ldr	r1, [r3, #0]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f042 0201 	orr.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2220      	movs	r2, #32
 80020a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2200      	movs	r2, #0
 80020a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	e000      	b.n	80020b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020b0:	2302      	movs	r3, #2
  }
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b20      	cmp	r3, #32
 80020d2:	d139      	bne.n	8002148 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d101      	bne.n	80020e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80020de:	2302      	movs	r3, #2
 80020e0:	e033      	b.n	800214a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2224      	movs	r2, #36	; 0x24
 80020ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f022 0201 	bic.w	r2, r2, #1
 8002100:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002110:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	021b      	lsls	r3, r3, #8
 8002116:	68fa      	ldr	r2, [r7, #12]
 8002118:	4313      	orrs	r3, r2
 800211a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f042 0201 	orr.w	r2, r2, #1
 8002132:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2220      	movs	r2, #32
 8002138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002144:	2300      	movs	r3, #0
 8002146:	e000      	b.n	800214a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002148:	2302      	movs	r3, #2
  }
}
 800214a:	4618      	mov	r0, r3
 800214c:	3714      	adds	r7, #20
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002156:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002158:	b08f      	sub	sp, #60	; 0x3c
 800215a:	af0a      	add	r7, sp, #40	; 0x28
 800215c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d101      	bne.n	8002168 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e116      	b.n	8002396 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b00      	cmp	r3, #0
 8002178:	d106      	bne.n	8002188 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002182:	6878      	ldr	r0, [r7, #4]
 8002184:	f7fe fde4 	bl	8000d50 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2203      	movs	r2, #3
 800218c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002198:	2b00      	cmp	r3, #0
 800219a:	d102      	bne.n	80021a2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f001 ff8e 	bl	80040c8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	603b      	str	r3, [r7, #0]
 80021b2:	687e      	ldr	r6, [r7, #4]
 80021b4:	466d      	mov	r5, sp
 80021b6:	f106 0410 	add.w	r4, r6, #16
 80021ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80021c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80021ca:	1d33      	adds	r3, r6, #4
 80021cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021ce:	6838      	ldr	r0, [r7, #0]
 80021d0:	f001 ff22 	bl	8004018 <USB_CoreInit>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d005      	beq.n	80021e6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2202      	movs	r2, #2
 80021de:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e0d7      	b.n	8002396 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2100      	movs	r1, #0
 80021ec:	4618      	mov	r0, r3
 80021ee:	f001 ff7c 	bl	80040ea <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021f2:	2300      	movs	r3, #0
 80021f4:	73fb      	strb	r3, [r7, #15]
 80021f6:	e04a      	b.n	800228e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80021f8:	7bfa      	ldrb	r2, [r7, #15]
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	4613      	mov	r3, r2
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	1a9b      	subs	r3, r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	440b      	add	r3, r1
 8002206:	333d      	adds	r3, #61	; 0x3d
 8002208:	2201      	movs	r2, #1
 800220a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800220c:	7bfa      	ldrb	r2, [r7, #15]
 800220e:	6879      	ldr	r1, [r7, #4]
 8002210:	4613      	mov	r3, r2
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	333c      	adds	r3, #60	; 0x3c
 800221c:	7bfa      	ldrb	r2, [r7, #15]
 800221e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002220:	7bfa      	ldrb	r2, [r7, #15]
 8002222:	7bfb      	ldrb	r3, [r7, #15]
 8002224:	b298      	uxth	r0, r3
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	4613      	mov	r3, r2
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	1a9b      	subs	r3, r3, r2
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	440b      	add	r3, r1
 8002232:	3342      	adds	r3, #66	; 0x42
 8002234:	4602      	mov	r2, r0
 8002236:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002238:	7bfa      	ldrb	r2, [r7, #15]
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	4613      	mov	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	1a9b      	subs	r3, r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	333f      	adds	r3, #63	; 0x3f
 8002248:	2200      	movs	r2, #0
 800224a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800224c:	7bfa      	ldrb	r2, [r7, #15]
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	00db      	lsls	r3, r3, #3
 8002254:	1a9b      	subs	r3, r3, r2
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	440b      	add	r3, r1
 800225a:	3344      	adds	r3, #68	; 0x44
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002260:	7bfa      	ldrb	r2, [r7, #15]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	1a9b      	subs	r3, r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	3348      	adds	r3, #72	; 0x48
 8002270:	2200      	movs	r2, #0
 8002272:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002274:	7bfa      	ldrb	r2, [r7, #15]
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	00db      	lsls	r3, r3, #3
 800227c:	1a9b      	subs	r3, r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	3350      	adds	r3, #80	; 0x50
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	3301      	adds	r3, #1
 800228c:	73fb      	strb	r3, [r7, #15]
 800228e:	7bfa      	ldrb	r2, [r7, #15]
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	429a      	cmp	r2, r3
 8002296:	d3af      	bcc.n	80021f8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002298:	2300      	movs	r3, #0
 800229a:	73fb      	strb	r3, [r7, #15]
 800229c:	e044      	b.n	8002328 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800229e:	7bfa      	ldrb	r2, [r7, #15]
 80022a0:	6879      	ldr	r1, [r7, #4]
 80022a2:	4613      	mov	r3, r2
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	1a9b      	subs	r3, r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	440b      	add	r3, r1
 80022ac:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022b4:	7bfa      	ldrb	r2, [r7, #15]
 80022b6:	6879      	ldr	r1, [r7, #4]
 80022b8:	4613      	mov	r3, r2
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	1a9b      	subs	r3, r3, r2
 80022be:	009b      	lsls	r3, r3, #2
 80022c0:	440b      	add	r3, r1
 80022c2:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80022c6:	7bfa      	ldrb	r2, [r7, #15]
 80022c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80022ca:	7bfa      	ldrb	r2, [r7, #15]
 80022cc:	6879      	ldr	r1, [r7, #4]
 80022ce:	4613      	mov	r3, r2
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	1a9b      	subs	r3, r3, r2
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	440b      	add	r3, r1
 80022d8:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80022dc:	2200      	movs	r2, #0
 80022de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80022e0:	7bfa      	ldrb	r2, [r7, #15]
 80022e2:	6879      	ldr	r1, [r7, #4]
 80022e4:	4613      	mov	r3, r2
 80022e6:	00db      	lsls	r3, r3, #3
 80022e8:	1a9b      	subs	r3, r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	440b      	add	r3, r1
 80022ee:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80022f6:	7bfa      	ldrb	r2, [r7, #15]
 80022f8:	6879      	ldr	r1, [r7, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	00db      	lsls	r3, r3, #3
 80022fe:	1a9b      	subs	r3, r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	440b      	add	r3, r1
 8002304:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800230c:	7bfa      	ldrb	r2, [r7, #15]
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	4613      	mov	r3, r2
 8002312:	00db      	lsls	r3, r3, #3
 8002314:	1a9b      	subs	r3, r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	440b      	add	r3, r1
 800231a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800231e:	2200      	movs	r2, #0
 8002320:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002322:	7bfb      	ldrb	r3, [r7, #15]
 8002324:	3301      	adds	r3, #1
 8002326:	73fb      	strb	r3, [r7, #15]
 8002328:	7bfa      	ldrb	r2, [r7, #15]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	429a      	cmp	r2, r3
 8002330:	d3b5      	bcc.n	800229e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	603b      	str	r3, [r7, #0]
 8002338:	687e      	ldr	r6, [r7, #4]
 800233a:	466d      	mov	r5, sp
 800233c:	f106 0410 	add.w	r4, r6, #16
 8002340:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002342:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002344:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002346:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002348:	e894 0003 	ldmia.w	r4, {r0, r1}
 800234c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002350:	1d33      	adds	r3, r6, #4
 8002352:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002354:	6838      	ldr	r0, [r7, #0]
 8002356:	f001 fef3 	bl	8004140 <USB_DevInit>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d005      	beq.n	800236c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2202      	movs	r2, #2
 8002364:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e014      	b.n	8002396 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002380:	2b01      	cmp	r3, #1
 8002382:	d102      	bne.n	800238a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f000 f80b 	bl	80023a0 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4618      	mov	r0, r3
 8002390:	f002 f8a5 	bl	80044de <USB_DevDisconnect>

  return HAL_OK;
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080023a0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b085      	sub	sp, #20
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	699b      	ldr	r3, [r3, #24]
 80023c2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80023ce:	4b05      	ldr	r3, [pc, #20]	; (80023e4 <HAL_PCDEx_ActivateLPM+0x44>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	10000003 	.word	0x10000003

080023e8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80023ec:	4b05      	ldr	r3, [pc, #20]	; (8002404 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a04      	ldr	r2, [pc, #16]	; (8002404 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80023f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f6:	6013      	str	r3, [r2, #0]
}
 80023f8:	bf00      	nop
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop
 8002404:	40007000 	.word	0x40007000

08002408 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800240e:	2300      	movs	r3, #0
 8002410:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002412:	4b23      	ldr	r3, [pc, #140]	; (80024a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	4a22      	ldr	r2, [pc, #136]	; (80024a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241c:	6413      	str	r3, [r2, #64]	; 0x40
 800241e:	4b20      	ldr	r3, [pc, #128]	; (80024a0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002426:	603b      	str	r3, [r7, #0]
 8002428:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800242a:	4b1e      	ldr	r3, [pc, #120]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a1d      	ldr	r2, [pc, #116]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002430:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002434:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002436:	f7fe fe45 	bl	80010c4 <HAL_GetTick>
 800243a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800243c:	e009      	b.n	8002452 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800243e:	f7fe fe41 	bl	80010c4 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800244c:	d901      	bls.n	8002452 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e022      	b.n	8002498 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002452:	4b14      	ldr	r3, [pc, #80]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800245a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800245e:	d1ee      	bne.n	800243e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002460:	4b10      	ldr	r3, [pc, #64]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a0f      	ldr	r2, [pc, #60]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002466:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800246a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800246c:	f7fe fe2a 	bl	80010c4 <HAL_GetTick>
 8002470:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002472:	e009      	b.n	8002488 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002474:	f7fe fe26 	bl	80010c4 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002482:	d901      	bls.n	8002488 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002484:	2303      	movs	r3, #3
 8002486:	e007      	b.n	8002498 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002488:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002490:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002494:	d1ee      	bne.n	8002474 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002496:	2300      	movs	r3, #0
}
 8002498:	4618      	mov	r0, r3
 800249a:	3708      	adds	r7, #8
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40007000 	.word	0x40007000

080024a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80024b0:	2300      	movs	r3, #0
 80024b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e29b      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0301 	and.w	r3, r3, #1
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f000 8087 	beq.w	80025da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024cc:	4b96      	ldr	r3, [pc, #600]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	f003 030c 	and.w	r3, r3, #12
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d00c      	beq.n	80024f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024d8:	4b93      	ldr	r3, [pc, #588]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f003 030c 	and.w	r3, r3, #12
 80024e0:	2b08      	cmp	r3, #8
 80024e2:	d112      	bne.n	800250a <HAL_RCC_OscConfig+0x62>
 80024e4:	4b90      	ldr	r3, [pc, #576]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024f0:	d10b      	bne.n	800250a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024f2:	4b8d      	ldr	r3, [pc, #564]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d06c      	beq.n	80025d8 <HAL_RCC_OscConfig+0x130>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d168      	bne.n	80025d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e275      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002512:	d106      	bne.n	8002522 <HAL_RCC_OscConfig+0x7a>
 8002514:	4b84      	ldr	r3, [pc, #528]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a83      	ldr	r2, [pc, #524]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800251a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800251e:	6013      	str	r3, [r2, #0]
 8002520:	e02e      	b.n	8002580 <HAL_RCC_OscConfig+0xd8>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10c      	bne.n	8002544 <HAL_RCC_OscConfig+0x9c>
 800252a:	4b7f      	ldr	r3, [pc, #508]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a7e      	ldr	r2, [pc, #504]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002534:	6013      	str	r3, [r2, #0]
 8002536:	4b7c      	ldr	r3, [pc, #496]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a7b      	ldr	r2, [pc, #492]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800253c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	e01d      	b.n	8002580 <HAL_RCC_OscConfig+0xd8>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800254c:	d10c      	bne.n	8002568 <HAL_RCC_OscConfig+0xc0>
 800254e:	4b76      	ldr	r3, [pc, #472]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a75      	ldr	r2, [pc, #468]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	4b73      	ldr	r3, [pc, #460]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a72      	ldr	r2, [pc, #456]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002564:	6013      	str	r3, [r2, #0]
 8002566:	e00b      	b.n	8002580 <HAL_RCC_OscConfig+0xd8>
 8002568:	4b6f      	ldr	r3, [pc, #444]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a6e      	ldr	r2, [pc, #440]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800256e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002572:	6013      	str	r3, [r2, #0]
 8002574:	4b6c      	ldr	r3, [pc, #432]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a6b      	ldr	r2, [pc, #428]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800257a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800257e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d013      	beq.n	80025b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002588:	f7fe fd9c 	bl	80010c4 <HAL_GetTick>
 800258c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800258e:	e008      	b.n	80025a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002590:	f7fe fd98 	bl	80010c4 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	2b64      	cmp	r3, #100	; 0x64
 800259c:	d901      	bls.n	80025a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800259e:	2303      	movs	r3, #3
 80025a0:	e229      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a2:	4b61      	ldr	r3, [pc, #388]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d0f0      	beq.n	8002590 <HAL_RCC_OscConfig+0xe8>
 80025ae:	e014      	b.n	80025da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025b0:	f7fe fd88 	bl	80010c4 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025b8:	f7fe fd84 	bl	80010c4 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b64      	cmp	r3, #100	; 0x64
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e215      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ca:	4b57      	ldr	r3, [pc, #348]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f0      	bne.n	80025b8 <HAL_RCC_OscConfig+0x110>
 80025d6:	e000      	b.n	80025da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d069      	beq.n	80026ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025e6:	4b50      	ldr	r3, [pc, #320]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f003 030c 	and.w	r3, r3, #12
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00b      	beq.n	800260a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025f2:	4b4d      	ldr	r3, [pc, #308]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	2b08      	cmp	r3, #8
 80025fc:	d11c      	bne.n	8002638 <HAL_RCC_OscConfig+0x190>
 80025fe:	4b4a      	ldr	r3, [pc, #296]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d116      	bne.n	8002638 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800260a:	4b47      	ldr	r3, [pc, #284]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b00      	cmp	r3, #0
 8002614:	d005      	beq.n	8002622 <HAL_RCC_OscConfig+0x17a>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d001      	beq.n	8002622 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e1e9      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002622:	4b41      	ldr	r3, [pc, #260]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	00db      	lsls	r3, r3, #3
 8002630:	493d      	ldr	r1, [pc, #244]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002632:	4313      	orrs	r3, r2
 8002634:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002636:	e040      	b.n	80026ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d023      	beq.n	8002688 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002640:	4b39      	ldr	r3, [pc, #228]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a38      	ldr	r2, [pc, #224]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800264c:	f7fe fd3a 	bl	80010c4 <HAL_GetTick>
 8002650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002652:	e008      	b.n	8002666 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002654:	f7fe fd36 	bl	80010c4 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b02      	cmp	r3, #2
 8002660:	d901      	bls.n	8002666 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002662:	2303      	movs	r3, #3
 8002664:	e1c7      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002666:	4b30      	ldr	r3, [pc, #192]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0302 	and.w	r3, r3, #2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0f0      	beq.n	8002654 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002672:	4b2d      	ldr	r3, [pc, #180]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	4929      	ldr	r1, [pc, #164]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002682:	4313      	orrs	r3, r2
 8002684:	600b      	str	r3, [r1, #0]
 8002686:	e018      	b.n	80026ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002688:	4b27      	ldr	r3, [pc, #156]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a26      	ldr	r2, [pc, #152]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 800268e:	f023 0301 	bic.w	r3, r3, #1
 8002692:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002694:	f7fe fd16 	bl	80010c4 <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800269a:	e008      	b.n	80026ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800269c:	f7fe fd12 	bl	80010c4 <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	2b02      	cmp	r3, #2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e1a3      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ae:	4b1e      	ldr	r3, [pc, #120]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1f0      	bne.n	800269c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0308 	and.w	r3, r3, #8
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d038      	beq.n	8002738 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	695b      	ldr	r3, [r3, #20]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d019      	beq.n	8002702 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ce:	4b16      	ldr	r3, [pc, #88]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80026d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026d2:	4a15      	ldr	r2, [pc, #84]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80026d4:	f043 0301 	orr.w	r3, r3, #1
 80026d8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026da:	f7fe fcf3 	bl	80010c4 <HAL_GetTick>
 80026de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e0:	e008      	b.n	80026f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e2:	f7fe fcef 	bl	80010c4 <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d901      	bls.n	80026f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026f0:	2303      	movs	r3, #3
 80026f2:	e180      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026f4:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 80026f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026f8:	f003 0302 	and.w	r3, r3, #2
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d0f0      	beq.n	80026e2 <HAL_RCC_OscConfig+0x23a>
 8002700:	e01a      	b.n	8002738 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002702:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002704:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002706:	4a08      	ldr	r2, [pc, #32]	; (8002728 <HAL_RCC_OscConfig+0x280>)
 8002708:	f023 0301 	bic.w	r3, r3, #1
 800270c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800270e:	f7fe fcd9 	bl	80010c4 <HAL_GetTick>
 8002712:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002714:	e00a      	b.n	800272c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002716:	f7fe fcd5 	bl	80010c4 <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	2b02      	cmp	r3, #2
 8002722:	d903      	bls.n	800272c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e166      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
 8002728:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800272c:	4b92      	ldr	r3, [pc, #584]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800272e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1ee      	bne.n	8002716 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0304 	and.w	r3, r3, #4
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 80a4 	beq.w	800288e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002746:	4b8c      	ldr	r3, [pc, #560]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800274e:	2b00      	cmp	r3, #0
 8002750:	d10d      	bne.n	800276e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002752:	4b89      	ldr	r3, [pc, #548]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002756:	4a88      	ldr	r2, [pc, #544]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800275c:	6413      	str	r3, [r2, #64]	; 0x40
 800275e:	4b86      	ldr	r3, [pc, #536]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002766:	60bb      	str	r3, [r7, #8]
 8002768:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800276a:	2301      	movs	r3, #1
 800276c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800276e:	4b83      	ldr	r3, [pc, #524]	; (800297c <HAL_RCC_OscConfig+0x4d4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002776:	2b00      	cmp	r3, #0
 8002778:	d118      	bne.n	80027ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800277a:	4b80      	ldr	r3, [pc, #512]	; (800297c <HAL_RCC_OscConfig+0x4d4>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a7f      	ldr	r2, [pc, #508]	; (800297c <HAL_RCC_OscConfig+0x4d4>)
 8002780:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002784:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002786:	f7fe fc9d 	bl	80010c4 <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800278e:	f7fe fc99 	bl	80010c4 <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b64      	cmp	r3, #100	; 0x64
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e12a      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027a0:	4b76      	ldr	r3, [pc, #472]	; (800297c <HAL_RCC_OscConfig+0x4d4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d0f0      	beq.n	800278e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d106      	bne.n	80027c2 <HAL_RCC_OscConfig+0x31a>
 80027b4:	4b70      	ldr	r3, [pc, #448]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b8:	4a6f      	ldr	r2, [pc, #444]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027ba:	f043 0301 	orr.w	r3, r3, #1
 80027be:	6713      	str	r3, [r2, #112]	; 0x70
 80027c0:	e02d      	b.n	800281e <HAL_RCC_OscConfig+0x376>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d10c      	bne.n	80027e4 <HAL_RCC_OscConfig+0x33c>
 80027ca:	4b6b      	ldr	r3, [pc, #428]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ce:	4a6a      	ldr	r2, [pc, #424]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	6713      	str	r3, [r2, #112]	; 0x70
 80027d6:	4b68      	ldr	r3, [pc, #416]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027da:	4a67      	ldr	r2, [pc, #412]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027dc:	f023 0304 	bic.w	r3, r3, #4
 80027e0:	6713      	str	r3, [r2, #112]	; 0x70
 80027e2:	e01c      	b.n	800281e <HAL_RCC_OscConfig+0x376>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b05      	cmp	r3, #5
 80027ea:	d10c      	bne.n	8002806 <HAL_RCC_OscConfig+0x35e>
 80027ec:	4b62      	ldr	r3, [pc, #392]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f0:	4a61      	ldr	r2, [pc, #388]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027f2:	f043 0304 	orr.w	r3, r3, #4
 80027f6:	6713      	str	r3, [r2, #112]	; 0x70
 80027f8:	4b5f      	ldr	r3, [pc, #380]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027fc:	4a5e      	ldr	r2, [pc, #376]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80027fe:	f043 0301 	orr.w	r3, r3, #1
 8002802:	6713      	str	r3, [r2, #112]	; 0x70
 8002804:	e00b      	b.n	800281e <HAL_RCC_OscConfig+0x376>
 8002806:	4b5c      	ldr	r3, [pc, #368]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800280a:	4a5b      	ldr	r2, [pc, #364]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800280c:	f023 0301 	bic.w	r3, r3, #1
 8002810:	6713      	str	r3, [r2, #112]	; 0x70
 8002812:	4b59      	ldr	r3, [pc, #356]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002816:	4a58      	ldr	r2, [pc, #352]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002818:	f023 0304 	bic.w	r3, r3, #4
 800281c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d015      	beq.n	8002852 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002826:	f7fe fc4d 	bl	80010c4 <HAL_GetTick>
 800282a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800282c:	e00a      	b.n	8002844 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800282e:	f7fe fc49 	bl	80010c4 <HAL_GetTick>
 8002832:	4602      	mov	r2, r0
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	1ad3      	subs	r3, r2, r3
 8002838:	f241 3288 	movw	r2, #5000	; 0x1388
 800283c:	4293      	cmp	r3, r2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e0d8      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002844:	4b4c      	ldr	r3, [pc, #304]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002848:	f003 0302 	and.w	r3, r3, #2
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0ee      	beq.n	800282e <HAL_RCC_OscConfig+0x386>
 8002850:	e014      	b.n	800287c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002852:	f7fe fc37 	bl	80010c4 <HAL_GetTick>
 8002856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002858:	e00a      	b.n	8002870 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285a:	f7fe fc33 	bl	80010c4 <HAL_GetTick>
 800285e:	4602      	mov	r2, r0
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	f241 3288 	movw	r2, #5000	; 0x1388
 8002868:	4293      	cmp	r3, r2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e0c2      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002870:	4b41      	ldr	r3, [pc, #260]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d1ee      	bne.n	800285a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800287c:	7dfb      	ldrb	r3, [r7, #23]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d105      	bne.n	800288e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002882:	4b3d      	ldr	r3, [pc, #244]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	4a3c      	ldr	r2, [pc, #240]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800288c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	699b      	ldr	r3, [r3, #24]
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 80ae 	beq.w	80029f4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002898:	4b37      	ldr	r3, [pc, #220]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f003 030c 	and.w	r3, r3, #12
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d06d      	beq.n	8002980 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d14b      	bne.n	8002944 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ac:	4b32      	ldr	r3, [pc, #200]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a31      	ldr	r2, [pc, #196]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80028b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b8:	f7fe fc04 	bl	80010c4 <HAL_GetTick>
 80028bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028be:	e008      	b.n	80028d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028c0:	f7fe fc00 	bl	80010c4 <HAL_GetTick>
 80028c4:	4602      	mov	r2, r0
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e091      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d2:	4b29      	ldr	r3, [pc, #164]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1f0      	bne.n	80028c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69da      	ldr	r2, [r3, #28]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	431a      	orrs	r2, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ec:	019b      	lsls	r3, r3, #6
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f4:	085b      	lsrs	r3, r3, #1
 80028f6:	3b01      	subs	r3, #1
 80028f8:	041b      	lsls	r3, r3, #16
 80028fa:	431a      	orrs	r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002900:	061b      	lsls	r3, r3, #24
 8002902:	431a      	orrs	r2, r3
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002908:	071b      	lsls	r3, r3, #28
 800290a:	491b      	ldr	r1, [pc, #108]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800290c:	4313      	orrs	r3, r2
 800290e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002910:	4b19      	ldr	r3, [pc, #100]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a18      	ldr	r2, [pc, #96]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002916:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800291a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291c:	f7fe fbd2 	bl	80010c4 <HAL_GetTick>
 8002920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002922:	e008      	b.n	8002936 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002924:	f7fe fbce 	bl	80010c4 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b02      	cmp	r3, #2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e05f      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002936:	4b10      	ldr	r3, [pc, #64]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0f0      	beq.n	8002924 <HAL_RCC_OscConfig+0x47c>
 8002942:	e057      	b.n	80029f4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002944:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a0b      	ldr	r2, [pc, #44]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800294a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800294e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002950:	f7fe fbb8 	bl	80010c4 <HAL_GetTick>
 8002954:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002956:	e008      	b.n	800296a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002958:	f7fe fbb4 	bl	80010c4 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	2b02      	cmp	r3, #2
 8002964:	d901      	bls.n	800296a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002966:	2303      	movs	r3, #3
 8002968:	e045      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800296a:	4b03      	ldr	r3, [pc, #12]	; (8002978 <HAL_RCC_OscConfig+0x4d0>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002972:	2b00      	cmp	r3, #0
 8002974:	d1f0      	bne.n	8002958 <HAL_RCC_OscConfig+0x4b0>
 8002976:	e03d      	b.n	80029f4 <HAL_RCC_OscConfig+0x54c>
 8002978:	40023800 	.word	0x40023800
 800297c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002980:	4b1f      	ldr	r3, [pc, #124]	; (8002a00 <HAL_RCC_OscConfig+0x558>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d030      	beq.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002998:	429a      	cmp	r2, r3
 800299a:	d129      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d122      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80029b0:	4013      	ands	r3, r2
 80029b2:	687a      	ldr	r2, [r7, #4]
 80029b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80029b6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d119      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c6:	085b      	lsrs	r3, r3, #1
 80029c8:	3b01      	subs	r3, #1
 80029ca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d10f      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029da:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80029dc:	429a      	cmp	r2, r3
 80029de:	d107      	bne.n	80029f0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80029ec:	429a      	cmp	r2, r3
 80029ee:	d001      	beq.n	80029f4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e000      	b.n	80029f6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3718      	adds	r7, #24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40023800 	.word	0x40023800

08002a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e0d0      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a1c:	4b6a      	ldr	r3, [pc, #424]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 030f 	and.w	r3, r3, #15
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d910      	bls.n	8002a4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2a:	4b67      	ldr	r3, [pc, #412]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f023 020f 	bic.w	r2, r3, #15
 8002a32:	4965      	ldr	r1, [pc, #404]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a3a:	4b63      	ldr	r3, [pc, #396]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d001      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e0b8      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d020      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d005      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a64:	4b59      	ldr	r3, [pc, #356]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4a58      	ldr	r2, [pc, #352]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002a6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0308 	and.w	r3, r3, #8
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a7c:	4b53      	ldr	r3, [pc, #332]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	4a52      	ldr	r2, [pc, #328]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a88:	4b50      	ldr	r3, [pc, #320]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	494d      	ldr	r1, [pc, #308]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d040      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d107      	bne.n	8002abe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aae:	4b47      	ldr	r3, [pc, #284]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d115      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e07f      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d107      	bne.n	8002ad6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ac6:	4b41      	ldr	r3, [pc, #260]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d109      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e073      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad6:	4b3d      	ldr	r3, [pc, #244]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e06b      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ae6:	4b39      	ldr	r3, [pc, #228]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f023 0203 	bic.w	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	4936      	ldr	r1, [pc, #216]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002af8:	f7fe fae4 	bl	80010c4 <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afe:	e00a      	b.n	8002b16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b00:	f7fe fae0 	bl	80010c4 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e053      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b16:	4b2d      	ldr	r3, [pc, #180]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 020c 	and.w	r2, r3, #12
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d1eb      	bne.n	8002b00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b28:	4b27      	ldr	r3, [pc, #156]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 030f 	and.w	r3, r3, #15
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d210      	bcs.n	8002b58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b24      	ldr	r3, [pc, #144]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f023 020f 	bic.w	r2, r3, #15
 8002b3e:	4922      	ldr	r1, [pc, #136]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 030f 	and.w	r3, r3, #15
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d001      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e032      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d008      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b64:	4b19      	ldr	r3, [pc, #100]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	4916      	ldr	r1, [pc, #88]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d009      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b82:	4b12      	ldr	r3, [pc, #72]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	490e      	ldr	r1, [pc, #56]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b96:	f000 f821 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 8002b9a:	4601      	mov	r1, r0
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	; (8002bcc <HAL_RCC_ClockConfig+0x1c8>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	091b      	lsrs	r3, r3, #4
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	4a0a      	ldr	r2, [pc, #40]	; (8002bd0 <HAL_RCC_ClockConfig+0x1cc>)
 8002ba8:	5cd3      	ldrb	r3, [r2, r3]
 8002baa:	fa21 f303 	lsr.w	r3, r1, r3
 8002bae:	4a09      	ldr	r2, [pc, #36]	; (8002bd4 <HAL_RCC_ClockConfig+0x1d0>)
 8002bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bb2:	4b09      	ldr	r3, [pc, #36]	; (8002bd8 <HAL_RCC_ClockConfig+0x1d4>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fe fa40 	bl	800103c <HAL_InitTick>

  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023c00 	.word	0x40023c00
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	08006b44 	.word	0x08006b44
 8002bd4:	20000000 	.word	0x20000000
 8002bd8:	20000004 	.word	0x20000004

08002bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bde:	b085      	sub	sp, #20
 8002be0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002be2:	2300      	movs	r3, #0
 8002be4:	607b      	str	r3, [r7, #4]
 8002be6:	2300      	movs	r3, #0
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	2300      	movs	r3, #0
 8002bec:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bf2:	4b63      	ldr	r3, [pc, #396]	; (8002d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f003 030c 	and.w	r3, r3, #12
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	d007      	beq.n	8002c0e <HAL_RCC_GetSysClockFreq+0x32>
 8002bfe:	2b08      	cmp	r3, #8
 8002c00:	d008      	beq.n	8002c14 <HAL_RCC_GetSysClockFreq+0x38>
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f040 80b4 	bne.w	8002d70 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c08:	4b5e      	ldr	r3, [pc, #376]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002c0a:	60bb      	str	r3, [r7, #8]
      break;
 8002c0c:	e0b3      	b.n	8002d76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c0e:	4b5e      	ldr	r3, [pc, #376]	; (8002d88 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002c10:	60bb      	str	r3, [r7, #8]
      break;
 8002c12:	e0b0      	b.n	8002d76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c14:	4b5a      	ldr	r3, [pc, #360]	; (8002d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c1c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002c1e:	4b58      	ldr	r3, [pc, #352]	; (8002d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d04a      	beq.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c2a:	4b55      	ldr	r3, [pc, #340]	; (8002d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	099b      	lsrs	r3, r3, #6
 8002c30:	f04f 0400 	mov.w	r4, #0
 8002c34:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c38:	f04f 0200 	mov.w	r2, #0
 8002c3c:	ea03 0501 	and.w	r5, r3, r1
 8002c40:	ea04 0602 	and.w	r6, r4, r2
 8002c44:	4629      	mov	r1, r5
 8002c46:	4632      	mov	r2, r6
 8002c48:	f04f 0300 	mov.w	r3, #0
 8002c4c:	f04f 0400 	mov.w	r4, #0
 8002c50:	0154      	lsls	r4, r2, #5
 8002c52:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c56:	014b      	lsls	r3, r1, #5
 8002c58:	4619      	mov	r1, r3
 8002c5a:	4622      	mov	r2, r4
 8002c5c:	1b49      	subs	r1, r1, r5
 8002c5e:	eb62 0206 	sbc.w	r2, r2, r6
 8002c62:	f04f 0300 	mov.w	r3, #0
 8002c66:	f04f 0400 	mov.w	r4, #0
 8002c6a:	0194      	lsls	r4, r2, #6
 8002c6c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c70:	018b      	lsls	r3, r1, #6
 8002c72:	1a5b      	subs	r3, r3, r1
 8002c74:	eb64 0402 	sbc.w	r4, r4, r2
 8002c78:	f04f 0100 	mov.w	r1, #0
 8002c7c:	f04f 0200 	mov.w	r2, #0
 8002c80:	00e2      	lsls	r2, r4, #3
 8002c82:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c86:	00d9      	lsls	r1, r3, #3
 8002c88:	460b      	mov	r3, r1
 8002c8a:	4614      	mov	r4, r2
 8002c8c:	195b      	adds	r3, r3, r5
 8002c8e:	eb44 0406 	adc.w	r4, r4, r6
 8002c92:	f04f 0100 	mov.w	r1, #0
 8002c96:	f04f 0200 	mov.w	r2, #0
 8002c9a:	0262      	lsls	r2, r4, #9
 8002c9c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002ca0:	0259      	lsls	r1, r3, #9
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	4614      	mov	r4, r2
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	4621      	mov	r1, r4
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	f04f 0400 	mov.w	r4, #0
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4623      	mov	r3, r4
 8002cb4:	f7fd fb1c 	bl	80002f0 <__aeabi_uldivmod>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	460c      	mov	r4, r1
 8002cbc:	60fb      	str	r3, [r7, #12]
 8002cbe:	e049      	b.n	8002d54 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cc0:	4b2f      	ldr	r3, [pc, #188]	; (8002d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	099b      	lsrs	r3, r3, #6
 8002cc6:	f04f 0400 	mov.w	r4, #0
 8002cca:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002cce:	f04f 0200 	mov.w	r2, #0
 8002cd2:	ea03 0501 	and.w	r5, r3, r1
 8002cd6:	ea04 0602 	and.w	r6, r4, r2
 8002cda:	4629      	mov	r1, r5
 8002cdc:	4632      	mov	r2, r6
 8002cde:	f04f 0300 	mov.w	r3, #0
 8002ce2:	f04f 0400 	mov.w	r4, #0
 8002ce6:	0154      	lsls	r4, r2, #5
 8002ce8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002cec:	014b      	lsls	r3, r1, #5
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4622      	mov	r2, r4
 8002cf2:	1b49      	subs	r1, r1, r5
 8002cf4:	eb62 0206 	sbc.w	r2, r2, r6
 8002cf8:	f04f 0300 	mov.w	r3, #0
 8002cfc:	f04f 0400 	mov.w	r4, #0
 8002d00:	0194      	lsls	r4, r2, #6
 8002d02:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002d06:	018b      	lsls	r3, r1, #6
 8002d08:	1a5b      	subs	r3, r3, r1
 8002d0a:	eb64 0402 	sbc.w	r4, r4, r2
 8002d0e:	f04f 0100 	mov.w	r1, #0
 8002d12:	f04f 0200 	mov.w	r2, #0
 8002d16:	00e2      	lsls	r2, r4, #3
 8002d18:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002d1c:	00d9      	lsls	r1, r3, #3
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4614      	mov	r4, r2
 8002d22:	195b      	adds	r3, r3, r5
 8002d24:	eb44 0406 	adc.w	r4, r4, r6
 8002d28:	f04f 0100 	mov.w	r1, #0
 8002d2c:	f04f 0200 	mov.w	r2, #0
 8002d30:	02a2      	lsls	r2, r4, #10
 8002d32:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002d36:	0299      	lsls	r1, r3, #10
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4614      	mov	r4, r2
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	4621      	mov	r1, r4
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f04f 0400 	mov.w	r4, #0
 8002d46:	461a      	mov	r2, r3
 8002d48:	4623      	mov	r3, r4
 8002d4a:	f7fd fad1 	bl	80002f0 <__aeabi_uldivmod>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	460c      	mov	r4, r1
 8002d52:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002d54:	4b0a      	ldr	r3, [pc, #40]	; (8002d80 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	0c1b      	lsrs	r3, r3, #16
 8002d5a:	f003 0303 	and.w	r3, r3, #3
 8002d5e:	3301      	adds	r3, #1
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002d64:	68fa      	ldr	r2, [r7, #12]
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d6c:	60bb      	str	r3, [r7, #8]
      break;
 8002d6e:	e002      	b.n	8002d76 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d70:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002d72:	60bb      	str	r3, [r7, #8]
      break;
 8002d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d76:	68bb      	ldr	r3, [r7, #8]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d80:	40023800 	.word	0x40023800
 8002d84:	00f42400 	.word	0x00f42400
 8002d88:	007a1200 	.word	0x007a1200

08002d8c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d90:	4b03      	ldr	r3, [pc, #12]	; (8002da0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d92:	681b      	ldr	r3, [r3, #0]
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	20000000 	.word	0x20000000

08002da4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002da8:	f7ff fff0 	bl	8002d8c <HAL_RCC_GetHCLKFreq>
 8002dac:	4601      	mov	r1, r0
 8002dae:	4b05      	ldr	r3, [pc, #20]	; (8002dc4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	0a9b      	lsrs	r3, r3, #10
 8002db4:	f003 0307 	and.w	r3, r3, #7
 8002db8:	4a03      	ldr	r2, [pc, #12]	; (8002dc8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002dba:	5cd3      	ldrb	r3, [r2, r3]
 8002dbc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	08006b54 	.word	0x08006b54

08002dcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002dd0:	f7ff ffdc 	bl	8002d8c <HAL_RCC_GetHCLKFreq>
 8002dd4:	4601      	mov	r1, r0
 8002dd6:	4b05      	ldr	r3, [pc, #20]	; (8002dec <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	0b5b      	lsrs	r3, r3, #13
 8002ddc:	f003 0307 	and.w	r3, r3, #7
 8002de0:	4a03      	ldr	r2, [pc, #12]	; (8002df0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002de2:	5cd3      	ldrb	r3, [r2, r3]
 8002de4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	40023800 	.word	0x40023800
 8002df0:	08006b54 	.word	0x08006b54

08002df4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b088      	sub	sp, #32
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002e04:	2300      	movs	r3, #0
 8002e06:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d012      	beq.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e1c:	4b69      	ldr	r3, [pc, #420]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	4a68      	ldr	r2, [pc, #416]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e22:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002e26:	6093      	str	r3, [r2, #8]
 8002e28:	4b66      	ldr	r3, [pc, #408]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e2a:	689a      	ldr	r2, [r3, #8]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e30:	4964      	ldr	r1, [pc, #400]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d101      	bne.n	8002e42 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d017      	beq.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e4e:	4b5d      	ldr	r3, [pc, #372]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e54:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e5c:	4959      	ldr	r1, [pc, #356]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002e6c:	d101      	bne.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d101      	bne.n	8002e7e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d017      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002e8a:	4b4e      	ldr	r3, [pc, #312]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e90:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e98:	494a      	ldr	r1, [pc, #296]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ea8:	d101      	bne.n	8002eae <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d001      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0320 	and.w	r3, r3, #32
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	f000 808b 	beq.w	8002fee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ed8:	4b3a      	ldr	r3, [pc, #232]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002edc:	4a39      	ldr	r2, [pc, #228]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ede:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ee2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ee4:	4b37      	ldr	r3, [pc, #220]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eec:	60bb      	str	r3, [r7, #8]
 8002eee:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ef0:	4b35      	ldr	r3, [pc, #212]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a34      	ldr	r2, [pc, #208]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002efa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002efc:	f7fe f8e2 	bl	80010c4 <HAL_GetTick>
 8002f00:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f02:	e008      	b.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f04:	f7fe f8de 	bl	80010c4 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b64      	cmp	r3, #100	; 0x64
 8002f10:	d901      	bls.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e38d      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f16:	4b2c      	ldr	r3, [pc, #176]	; (8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d0f0      	beq.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f22:	4b28      	ldr	r3, [pc, #160]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f2a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d035      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d02e      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f40:	4b20      	ldr	r3, [pc, #128]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f48:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f4a:	4b1e      	ldr	r3, [pc, #120]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f4e:	4a1d      	ldr	r2, [pc, #116]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f54:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f56:	4b1b      	ldr	r3, [pc, #108]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f5a:	4a1a      	ldr	r2, [pc, #104]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f60:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002f62:	4a18      	ldr	r2, [pc, #96]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002f68:	4b16      	ldr	r3, [pc, #88]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d114      	bne.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f74:	f7fe f8a6 	bl	80010c4 <HAL_GetTick>
 8002f78:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f7a:	e00a      	b.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f7c:	f7fe f8a2 	bl	80010c4 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e34f      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f92:	4b0c      	ldr	r3, [pc, #48]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0ee      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fa6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002faa:	d111      	bne.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002fac:	4b05      	ldr	r3, [pc, #20]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fb8:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002fba:	400b      	ands	r3, r1
 8002fbc:	4901      	ldr	r1, [pc, #4]	; (8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	608b      	str	r3, [r1, #8]
 8002fc2:	e00b      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002fc4:	40023800 	.word	0x40023800
 8002fc8:	40007000 	.word	0x40007000
 8002fcc:	0ffffcff 	.word	0x0ffffcff
 8002fd0:	4bb3      	ldr	r3, [pc, #716]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	4ab2      	ldr	r2, [pc, #712]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fd6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002fda:	6093      	str	r3, [r2, #8]
 8002fdc:	4bb0      	ldr	r3, [pc, #704]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fde:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe8:	49ad      	ldr	r1, [pc, #692]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0310 	and.w	r3, r3, #16
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d010      	beq.n	800301c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002ffa:	4ba9      	ldr	r3, [pc, #676]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8002ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003000:	4aa7      	ldr	r2, [pc, #668]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003002:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003006:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800300a:	4ba5      	ldr	r3, [pc, #660]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800300c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003014:	49a2      	ldr	r1, [pc, #648]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003016:	4313      	orrs	r3, r2
 8003018:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00a      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003028:	4b9d      	ldr	r3, [pc, #628]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800302a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800302e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003036:	499a      	ldr	r1, [pc, #616]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003038:	4313      	orrs	r3, r2
 800303a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d00a      	beq.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800304a:	4b95      	ldr	r3, [pc, #596]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800304c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003050:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003058:	4991      	ldr	r1, [pc, #580]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800305a:	4313      	orrs	r3, r2
 800305c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d00a      	beq.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800306c:	4b8c      	ldr	r3, [pc, #560]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800306e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003072:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800307a:	4989      	ldr	r1, [pc, #548]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800307c:	4313      	orrs	r3, r2
 800307e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00a      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800308e:	4b84      	ldr	r3, [pc, #528]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003094:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800309c:	4980      	ldr	r1, [pc, #512]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800309e:	4313      	orrs	r3, r2
 80030a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d00a      	beq.n	80030c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80030b0:	4b7b      	ldr	r3, [pc, #492]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b6:	f023 0203 	bic.w	r2, r3, #3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030be:	4978      	ldr	r1, [pc, #480]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d00a      	beq.n	80030e8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80030d2:	4b73      	ldr	r3, [pc, #460]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d8:	f023 020c 	bic.w	r2, r3, #12
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030e0:	496f      	ldr	r1, [pc, #444]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00a      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030f4:	4b6a      	ldr	r3, [pc, #424]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80030f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003102:	4967      	ldr	r1, [pc, #412]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003104:	4313      	orrs	r3, r2
 8003106:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003112:	2b00      	cmp	r3, #0
 8003114:	d00a      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003116:	4b62      	ldr	r3, [pc, #392]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003124:	495e      	ldr	r1, [pc, #376]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003126:	4313      	orrs	r3, r2
 8003128:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003134:	2b00      	cmp	r3, #0
 8003136:	d00a      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003138:	4b59      	ldr	r3, [pc, #356]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800313a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800313e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003146:	4956      	ldr	r1, [pc, #344]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003148:	4313      	orrs	r3, r2
 800314a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00a      	beq.n	8003170 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800315a:	4b51      	ldr	r3, [pc, #324]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800315c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003160:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003168:	494d      	ldr	r1, [pc, #308]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800316a:	4313      	orrs	r3, r2
 800316c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d00a      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800317c:	4b48      	ldr	r3, [pc, #288]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800317e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003182:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800318a:	4945      	ldr	r1, [pc, #276]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800318c:	4313      	orrs	r3, r2
 800318e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00a      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800319e:	4b40      	ldr	r3, [pc, #256]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ac:	493c      	ldr	r1, [pc, #240]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00a      	beq.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80031c0:	4b37      	ldr	r3, [pc, #220]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80031ce:	4934      	ldr	r1, [pc, #208]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031d0:	4313      	orrs	r3, r2
 80031d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d011      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80031e2:	4b2f      	ldr	r3, [pc, #188]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031e8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031f0:	492b      	ldr	r1, [pc, #172]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80031fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003200:	d101      	bne.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003202:	2301      	movs	r3, #1
 8003204:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003212:	2301      	movs	r3, #1
 8003214:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d00a      	beq.n	8003238 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003222:	4b1f      	ldr	r3, [pc, #124]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003228:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003230:	491b      	ldr	r1, [pc, #108]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003232:	4313      	orrs	r3, r2
 8003234:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00b      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003244:	4b16      	ldr	r3, [pc, #88]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003246:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800324a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003254:	4912      	ldr	r1, [pc, #72]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003256:	4313      	orrs	r3, r2
 8003258:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d00b      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003268:	4b0d      	ldr	r3, [pc, #52]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800326a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800326e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003278:	4909      	ldr	r1, [pc, #36]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800327a:	4313      	orrs	r3, r2
 800327c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00f      	beq.n	80032ac <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800328c:	4b04      	ldr	r3, [pc, #16]	; (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800328e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003292:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800329c:	e002      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800329e:	bf00      	nop
 80032a0:	40023800 	.word	0x40023800
 80032a4:	4985      	ldr	r1, [pc, #532]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00b      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80032b8:	4b80      	ldr	r3, [pc, #512]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032be:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032c8:	497c      	ldr	r1, [pc, #496]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d005      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032de:	f040 80d6 	bne.w	800348e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80032e2:	4b76      	ldr	r3, [pc, #472]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a75      	ldr	r2, [pc, #468]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80032e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80032ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032ee:	f7fd fee9 	bl	80010c4 <HAL_GetTick>
 80032f2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032f4:	e008      	b.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032f6:	f7fd fee5 	bl	80010c4 <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	2b64      	cmp	r3, #100	; 0x64
 8003302:	d901      	bls.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003304:	2303      	movs	r3, #3
 8003306:	e194      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003308:	4b6c      	ldr	r3, [pc, #432]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d1f0      	bne.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0301 	and.w	r3, r3, #1
 800331c:	2b00      	cmp	r3, #0
 800331e:	d021      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003324:	2b00      	cmp	r3, #0
 8003326:	d11d      	bne.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003328:	4b64      	ldr	r3, [pc, #400]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800332a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800332e:	0c1b      	lsrs	r3, r3, #16
 8003330:	f003 0303 	and.w	r3, r3, #3
 8003334:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003336:	4b61      	ldr	r3, [pc, #388]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003338:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800333c:	0e1b      	lsrs	r3, r3, #24
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	019a      	lsls	r2, r3, #6
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	041b      	lsls	r3, r3, #16
 800334e:	431a      	orrs	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	061b      	lsls	r3, r3, #24
 8003354:	431a      	orrs	r2, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	071b      	lsls	r3, r3, #28
 800335c:	4957      	ldr	r1, [pc, #348]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800335e:	4313      	orrs	r3, r2
 8003360:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d004      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003374:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003378:	d00a      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003382:	2b00      	cmp	r3, #0
 8003384:	d02e      	beq.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800338e:	d129      	bne.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003390:	4b4a      	ldr	r3, [pc, #296]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003392:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003396:	0c1b      	lsrs	r3, r3, #16
 8003398:	f003 0303 	and.w	r3, r3, #3
 800339c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800339e:	4b47      	ldr	r3, [pc, #284]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033a4:	0f1b      	lsrs	r3, r3, #28
 80033a6:	f003 0307 	and.w	r3, r3, #7
 80033aa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	019a      	lsls	r2, r3, #6
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	041b      	lsls	r3, r3, #16
 80033b6:	431a      	orrs	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	061b      	lsls	r3, r3, #24
 80033be:	431a      	orrs	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	071b      	lsls	r3, r3, #28
 80033c4:	493d      	ldr	r1, [pc, #244]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033c6:	4313      	orrs	r3, r2
 80033c8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80033cc:	4b3b      	ldr	r3, [pc, #236]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033d2:	f023 021f 	bic.w	r2, r3, #31
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033da:	3b01      	subs	r3, #1
 80033dc:	4937      	ldr	r1, [pc, #220]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d01d      	beq.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80033f0:	4b32      	ldr	r3, [pc, #200]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80033f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033f6:	0e1b      	lsrs	r3, r3, #24
 80033f8:	f003 030f 	and.w	r3, r3, #15
 80033fc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033fe:	4b2f      	ldr	r3, [pc, #188]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003400:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003404:	0f1b      	lsrs	r3, r3, #28
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	019a      	lsls	r2, r3, #6
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	691b      	ldr	r3, [r3, #16]
 8003416:	041b      	lsls	r3, r3, #16
 8003418:	431a      	orrs	r2, r3
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	061b      	lsls	r3, r3, #24
 800341e:	431a      	orrs	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	071b      	lsls	r3, r3, #28
 8003424:	4925      	ldr	r1, [pc, #148]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003426:	4313      	orrs	r3, r2
 8003428:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d011      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	019a      	lsls	r2, r3, #6
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	041b      	lsls	r3, r3, #16
 8003444:	431a      	orrs	r2, r3
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	061b      	lsls	r3, r3, #24
 800344c:	431a      	orrs	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	071b      	lsls	r3, r3, #28
 8003454:	4919      	ldr	r1, [pc, #100]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800345c:	4b17      	ldr	r3, [pc, #92]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a16      	ldr	r2, [pc, #88]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003462:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003466:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003468:	f7fd fe2c 	bl	80010c4 <HAL_GetTick>
 800346c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800346e:	e008      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003470:	f7fd fe28 	bl	80010c4 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b64      	cmp	r3, #100	; 0x64
 800347c:	d901      	bls.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e0d7      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003482:	4b0e      	ldr	r3, [pc, #56]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d0f0      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	2b01      	cmp	r3, #1
 8003492:	f040 80cd 	bne.w	8003630 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003496:	4b09      	ldr	r3, [pc, #36]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a08      	ldr	r2, [pc, #32]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800349c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034a2:	f7fd fe0f 	bl	80010c4 <HAL_GetTick>
 80034a6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80034a8:	e00a      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80034aa:	f7fd fe0b 	bl	80010c4 <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b64      	cmp	r3, #100	; 0x64
 80034b6:	d903      	bls.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e0ba      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80034bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80034c0:	4b5e      	ldr	r3, [pc, #376]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034cc:	d0ed      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d009      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d02e      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d12a      	bne.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80034f6:	4b51      	ldr	r3, [pc, #324]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80034f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034fc:	0c1b      	lsrs	r3, r3, #16
 80034fe:	f003 0303 	and.w	r3, r3, #3
 8003502:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003504:	4b4d      	ldr	r3, [pc, #308]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350a:	0f1b      	lsrs	r3, r3, #28
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	019a      	lsls	r2, r3, #6
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	041b      	lsls	r3, r3, #16
 800351c:	431a      	orrs	r2, r3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	061b      	lsls	r3, r3, #24
 8003524:	431a      	orrs	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	071b      	lsls	r3, r3, #28
 800352a:	4944      	ldr	r1, [pc, #272]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003532:	4b42      	ldr	r3, [pc, #264]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003534:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003538:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003540:	3b01      	subs	r3, #1
 8003542:	021b      	lsls	r3, r3, #8
 8003544:	493d      	ldr	r1, [pc, #244]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003546:	4313      	orrs	r3, r2
 8003548:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d022      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800355c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003560:	d11d      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003562:	4b36      	ldr	r3, [pc, #216]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003564:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003568:	0e1b      	lsrs	r3, r3, #24
 800356a:	f003 030f 	and.w	r3, r3, #15
 800356e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003570:	4b32      	ldr	r3, [pc, #200]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003572:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003576:	0f1b      	lsrs	r3, r3, #28
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	695b      	ldr	r3, [r3, #20]
 8003582:	019a      	lsls	r2, r3, #6
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a1b      	ldr	r3, [r3, #32]
 8003588:	041b      	lsls	r3, r3, #16
 800358a:	431a      	orrs	r2, r3
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	061b      	lsls	r3, r3, #24
 8003590:	431a      	orrs	r2, r3
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	071b      	lsls	r3, r3, #28
 8003596:	4929      	ldr	r1, [pc, #164]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d028      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035aa:	4b24      	ldr	r3, [pc, #144]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b0:	0e1b      	lsrs	r3, r3, #24
 80035b2:	f003 030f 	and.w	r3, r3, #15
 80035b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80035b8:	4b20      	ldr	r3, [pc, #128]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035be:	0c1b      	lsrs	r3, r3, #16
 80035c0:	f003 0303 	and.w	r3, r3, #3
 80035c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	019a      	lsls	r2, r3, #6
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	041b      	lsls	r3, r3, #16
 80035d0:	431a      	orrs	r2, r3
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	061b      	lsls	r3, r3, #24
 80035d6:	431a      	orrs	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	071b      	lsls	r3, r3, #28
 80035de:	4917      	ldr	r1, [pc, #92]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80035e6:	4b15      	ldr	r3, [pc, #84]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80035ec:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f4:	4911      	ldr	r1, [pc, #68]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035f6:	4313      	orrs	r3, r2
 80035f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80035fc:	4b0f      	ldr	r3, [pc, #60]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a0e      	ldr	r2, [pc, #56]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003606:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003608:	f7fd fd5c 	bl	80010c4 <HAL_GetTick>
 800360c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800360e:	e008      	b.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003610:	f7fd fd58 	bl	80010c4 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b64      	cmp	r3, #100	; 0x64
 800361c:	d901      	bls.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e007      	b.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003622:	4b06      	ldr	r3, [pc, #24]	; (800363c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800362a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800362e:	d1ef      	bne.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3720      	adds	r7, #32
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	40023800 	.word	0x40023800

08003640 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e040      	b.n	80036d4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003656:	2b00      	cmp	r3, #0
 8003658:	d106      	bne.n	8003668 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003662:	6878      	ldr	r0, [r7, #4]
 8003664:	f7fd fb30 	bl	8000cc8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2224      	movs	r2, #36	; 0x24
 800366c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f022 0201 	bic.w	r2, r2, #1
 800367c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 f8be 	bl	8003800 <UART_SetConfig>
 8003684:	4603      	mov	r3, r0
 8003686:	2b01      	cmp	r3, #1
 8003688:	d101      	bne.n	800368e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e022      	b.n	80036d4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003692:	2b00      	cmp	r3, #0
 8003694:	d002      	beq.n	800369c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f000 fb5c 	bl	8003d54 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	685a      	ldr	r2, [r3, #4]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	689a      	ldr	r2, [r3, #8]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0201 	orr.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 fbe3 	bl	8003e98 <UART_CheckIdleState>
 80036d2:	4603      	mov	r3, r0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3708      	adds	r7, #8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b08a      	sub	sp, #40	; 0x28
 80036e0:	af02      	add	r7, sp, #8
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	603b      	str	r3, [r7, #0]
 80036e8:	4613      	mov	r3, r2
 80036ea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036f0:	2b20      	cmp	r3, #32
 80036f2:	d17f      	bne.n	80037f4 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d002      	beq.n	8003700 <HAL_UART_Transmit+0x24>
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003700:	2301      	movs	r3, #1
 8003702:	e078      	b.n	80037f6 <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800370a:	2b01      	cmp	r3, #1
 800370c:	d101      	bne.n	8003712 <HAL_UART_Transmit+0x36>
 800370e:	2302      	movs	r3, #2
 8003710:	e071      	b.n	80037f6 <HAL_UART_Transmit+0x11a>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2221      	movs	r2, #33	; 0x21
 8003724:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003726:	f7fd fccd 	bl	80010c4 <HAL_GetTick>
 800372a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	88fa      	ldrh	r2, [r7, #6]
 8003730:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	88fa      	ldrh	r2, [r7, #6]
 8003738:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003744:	d108      	bne.n	8003758 <HAL_UART_Transmit+0x7c>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d104      	bne.n	8003758 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800374e:	2300      	movs	r3, #0
 8003750:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	61bb      	str	r3, [r7, #24]
 8003756:	e003      	b.n	8003760 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800375c:	2300      	movs	r3, #0
 800375e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2200      	movs	r2, #0
 8003764:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003768:	e02c      	b.n	80037c4 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	9300      	str	r3, [sp, #0]
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	2200      	movs	r2, #0
 8003772:	2180      	movs	r1, #128	; 0x80
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 fbd4 	bl	8003f22 <UART_WaitOnFlagUntilTimeout>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e038      	b.n	80037f6 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10b      	bne.n	80037a2 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	881b      	ldrh	r3, [r3, #0]
 800378e:	461a      	mov	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003798:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	3302      	adds	r3, #2
 800379e:	61bb      	str	r3, [r7, #24]
 80037a0:	e007      	b.n	80037b2 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	781a      	ldrb	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	3301      	adds	r3, #1
 80037b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	3b01      	subs	r3, #1
 80037bc:	b29a      	uxth	r2, r3
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80037ca:	b29b      	uxth	r3, r3
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1cc      	bne.n	800376a <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	9300      	str	r3, [sp, #0]
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	2200      	movs	r2, #0
 80037d8:	2140      	movs	r1, #64	; 0x40
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f000 fba1 	bl	8003f22 <UART_WaitOnFlagUntilTimeout>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e005      	b.n	80037f6 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2220      	movs	r2, #32
 80037ee:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80037f0:	2300      	movs	r3, #0
 80037f2:	e000      	b.n	80037f6 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80037f4:	2302      	movs	r3, #2
  }
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3720      	adds	r7, #32
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b088      	sub	sp, #32
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003808:	2300      	movs	r3, #0
 800380a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800380c:	2300      	movs	r3, #0
 800380e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	431a      	orrs	r2, r3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	431a      	orrs	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	69db      	ldr	r3, [r3, #28]
 8003824:	4313      	orrs	r3, r2
 8003826:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	4bb1      	ldr	r3, [pc, #708]	; (8003af4 <UART_SetConfig+0x2f4>)
 8003830:	4013      	ands	r3, r2
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	6812      	ldr	r2, [r2, #0]
 8003836:	6939      	ldr	r1, [r7, #16]
 8003838:	430b      	orrs	r3, r1
 800383a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68da      	ldr	r2, [r3, #12]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	4313      	orrs	r3, r2
 8003860:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	430a      	orrs	r2, r1
 8003874:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a9f      	ldr	r2, [pc, #636]	; (8003af8 <UART_SetConfig+0x2f8>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d121      	bne.n	80038c4 <UART_SetConfig+0xc4>
 8003880:	4b9e      	ldr	r3, [pc, #632]	; (8003afc <UART_SetConfig+0x2fc>)
 8003882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	2b03      	cmp	r3, #3
 800388c:	d816      	bhi.n	80038bc <UART_SetConfig+0xbc>
 800388e:	a201      	add	r2, pc, #4	; (adr r2, 8003894 <UART_SetConfig+0x94>)
 8003890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003894:	080038a5 	.word	0x080038a5
 8003898:	080038b1 	.word	0x080038b1
 800389c:	080038ab 	.word	0x080038ab
 80038a0:	080038b7 	.word	0x080038b7
 80038a4:	2301      	movs	r3, #1
 80038a6:	77fb      	strb	r3, [r7, #31]
 80038a8:	e151      	b.n	8003b4e <UART_SetConfig+0x34e>
 80038aa:	2302      	movs	r3, #2
 80038ac:	77fb      	strb	r3, [r7, #31]
 80038ae:	e14e      	b.n	8003b4e <UART_SetConfig+0x34e>
 80038b0:	2304      	movs	r3, #4
 80038b2:	77fb      	strb	r3, [r7, #31]
 80038b4:	e14b      	b.n	8003b4e <UART_SetConfig+0x34e>
 80038b6:	2308      	movs	r3, #8
 80038b8:	77fb      	strb	r3, [r7, #31]
 80038ba:	e148      	b.n	8003b4e <UART_SetConfig+0x34e>
 80038bc:	2310      	movs	r3, #16
 80038be:	77fb      	strb	r3, [r7, #31]
 80038c0:	bf00      	nop
 80038c2:	e144      	b.n	8003b4e <UART_SetConfig+0x34e>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a8d      	ldr	r2, [pc, #564]	; (8003b00 <UART_SetConfig+0x300>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d134      	bne.n	8003938 <UART_SetConfig+0x138>
 80038ce:	4b8b      	ldr	r3, [pc, #556]	; (8003afc <UART_SetConfig+0x2fc>)
 80038d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038d4:	f003 030c 	and.w	r3, r3, #12
 80038d8:	2b0c      	cmp	r3, #12
 80038da:	d829      	bhi.n	8003930 <UART_SetConfig+0x130>
 80038dc:	a201      	add	r2, pc, #4	; (adr r2, 80038e4 <UART_SetConfig+0xe4>)
 80038de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e2:	bf00      	nop
 80038e4:	08003919 	.word	0x08003919
 80038e8:	08003931 	.word	0x08003931
 80038ec:	08003931 	.word	0x08003931
 80038f0:	08003931 	.word	0x08003931
 80038f4:	08003925 	.word	0x08003925
 80038f8:	08003931 	.word	0x08003931
 80038fc:	08003931 	.word	0x08003931
 8003900:	08003931 	.word	0x08003931
 8003904:	0800391f 	.word	0x0800391f
 8003908:	08003931 	.word	0x08003931
 800390c:	08003931 	.word	0x08003931
 8003910:	08003931 	.word	0x08003931
 8003914:	0800392b 	.word	0x0800392b
 8003918:	2300      	movs	r3, #0
 800391a:	77fb      	strb	r3, [r7, #31]
 800391c:	e117      	b.n	8003b4e <UART_SetConfig+0x34e>
 800391e:	2302      	movs	r3, #2
 8003920:	77fb      	strb	r3, [r7, #31]
 8003922:	e114      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003924:	2304      	movs	r3, #4
 8003926:	77fb      	strb	r3, [r7, #31]
 8003928:	e111      	b.n	8003b4e <UART_SetConfig+0x34e>
 800392a:	2308      	movs	r3, #8
 800392c:	77fb      	strb	r3, [r7, #31]
 800392e:	e10e      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003930:	2310      	movs	r3, #16
 8003932:	77fb      	strb	r3, [r7, #31]
 8003934:	bf00      	nop
 8003936:	e10a      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a71      	ldr	r2, [pc, #452]	; (8003b04 <UART_SetConfig+0x304>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d120      	bne.n	8003984 <UART_SetConfig+0x184>
 8003942:	4b6e      	ldr	r3, [pc, #440]	; (8003afc <UART_SetConfig+0x2fc>)
 8003944:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003948:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800394c:	2b10      	cmp	r3, #16
 800394e:	d00f      	beq.n	8003970 <UART_SetConfig+0x170>
 8003950:	2b10      	cmp	r3, #16
 8003952:	d802      	bhi.n	800395a <UART_SetConfig+0x15a>
 8003954:	2b00      	cmp	r3, #0
 8003956:	d005      	beq.n	8003964 <UART_SetConfig+0x164>
 8003958:	e010      	b.n	800397c <UART_SetConfig+0x17c>
 800395a:	2b20      	cmp	r3, #32
 800395c:	d005      	beq.n	800396a <UART_SetConfig+0x16a>
 800395e:	2b30      	cmp	r3, #48	; 0x30
 8003960:	d009      	beq.n	8003976 <UART_SetConfig+0x176>
 8003962:	e00b      	b.n	800397c <UART_SetConfig+0x17c>
 8003964:	2300      	movs	r3, #0
 8003966:	77fb      	strb	r3, [r7, #31]
 8003968:	e0f1      	b.n	8003b4e <UART_SetConfig+0x34e>
 800396a:	2302      	movs	r3, #2
 800396c:	77fb      	strb	r3, [r7, #31]
 800396e:	e0ee      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003970:	2304      	movs	r3, #4
 8003972:	77fb      	strb	r3, [r7, #31]
 8003974:	e0eb      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003976:	2308      	movs	r3, #8
 8003978:	77fb      	strb	r3, [r7, #31]
 800397a:	e0e8      	b.n	8003b4e <UART_SetConfig+0x34e>
 800397c:	2310      	movs	r3, #16
 800397e:	77fb      	strb	r3, [r7, #31]
 8003980:	bf00      	nop
 8003982:	e0e4      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a5f      	ldr	r2, [pc, #380]	; (8003b08 <UART_SetConfig+0x308>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d120      	bne.n	80039d0 <UART_SetConfig+0x1d0>
 800398e:	4b5b      	ldr	r3, [pc, #364]	; (8003afc <UART_SetConfig+0x2fc>)
 8003990:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003994:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003998:	2b40      	cmp	r3, #64	; 0x40
 800399a:	d00f      	beq.n	80039bc <UART_SetConfig+0x1bc>
 800399c:	2b40      	cmp	r3, #64	; 0x40
 800399e:	d802      	bhi.n	80039a6 <UART_SetConfig+0x1a6>
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d005      	beq.n	80039b0 <UART_SetConfig+0x1b0>
 80039a4:	e010      	b.n	80039c8 <UART_SetConfig+0x1c8>
 80039a6:	2b80      	cmp	r3, #128	; 0x80
 80039a8:	d005      	beq.n	80039b6 <UART_SetConfig+0x1b6>
 80039aa:	2bc0      	cmp	r3, #192	; 0xc0
 80039ac:	d009      	beq.n	80039c2 <UART_SetConfig+0x1c2>
 80039ae:	e00b      	b.n	80039c8 <UART_SetConfig+0x1c8>
 80039b0:	2300      	movs	r3, #0
 80039b2:	77fb      	strb	r3, [r7, #31]
 80039b4:	e0cb      	b.n	8003b4e <UART_SetConfig+0x34e>
 80039b6:	2302      	movs	r3, #2
 80039b8:	77fb      	strb	r3, [r7, #31]
 80039ba:	e0c8      	b.n	8003b4e <UART_SetConfig+0x34e>
 80039bc:	2304      	movs	r3, #4
 80039be:	77fb      	strb	r3, [r7, #31]
 80039c0:	e0c5      	b.n	8003b4e <UART_SetConfig+0x34e>
 80039c2:	2308      	movs	r3, #8
 80039c4:	77fb      	strb	r3, [r7, #31]
 80039c6:	e0c2      	b.n	8003b4e <UART_SetConfig+0x34e>
 80039c8:	2310      	movs	r3, #16
 80039ca:	77fb      	strb	r3, [r7, #31]
 80039cc:	bf00      	nop
 80039ce:	e0be      	b.n	8003b4e <UART_SetConfig+0x34e>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a4d      	ldr	r2, [pc, #308]	; (8003b0c <UART_SetConfig+0x30c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d124      	bne.n	8003a24 <UART_SetConfig+0x224>
 80039da:	4b48      	ldr	r3, [pc, #288]	; (8003afc <UART_SetConfig+0x2fc>)
 80039dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039e8:	d012      	beq.n	8003a10 <UART_SetConfig+0x210>
 80039ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ee:	d802      	bhi.n	80039f6 <UART_SetConfig+0x1f6>
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d007      	beq.n	8003a04 <UART_SetConfig+0x204>
 80039f4:	e012      	b.n	8003a1c <UART_SetConfig+0x21c>
 80039f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039fa:	d006      	beq.n	8003a0a <UART_SetConfig+0x20a>
 80039fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a00:	d009      	beq.n	8003a16 <UART_SetConfig+0x216>
 8003a02:	e00b      	b.n	8003a1c <UART_SetConfig+0x21c>
 8003a04:	2300      	movs	r3, #0
 8003a06:	77fb      	strb	r3, [r7, #31]
 8003a08:	e0a1      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	77fb      	strb	r3, [r7, #31]
 8003a0e:	e09e      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a10:	2304      	movs	r3, #4
 8003a12:	77fb      	strb	r3, [r7, #31]
 8003a14:	e09b      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a16:	2308      	movs	r3, #8
 8003a18:	77fb      	strb	r3, [r7, #31]
 8003a1a:	e098      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a1c:	2310      	movs	r3, #16
 8003a1e:	77fb      	strb	r3, [r7, #31]
 8003a20:	bf00      	nop
 8003a22:	e094      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a39      	ldr	r2, [pc, #228]	; (8003b10 <UART_SetConfig+0x310>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d124      	bne.n	8003a78 <UART_SetConfig+0x278>
 8003a2e:	4b33      	ldr	r3, [pc, #204]	; (8003afc <UART_SetConfig+0x2fc>)
 8003a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a34:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a3c:	d012      	beq.n	8003a64 <UART_SetConfig+0x264>
 8003a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a42:	d802      	bhi.n	8003a4a <UART_SetConfig+0x24a>
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d007      	beq.n	8003a58 <UART_SetConfig+0x258>
 8003a48:	e012      	b.n	8003a70 <UART_SetConfig+0x270>
 8003a4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a4e:	d006      	beq.n	8003a5e <UART_SetConfig+0x25e>
 8003a50:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a54:	d009      	beq.n	8003a6a <UART_SetConfig+0x26a>
 8003a56:	e00b      	b.n	8003a70 <UART_SetConfig+0x270>
 8003a58:	2301      	movs	r3, #1
 8003a5a:	77fb      	strb	r3, [r7, #31]
 8003a5c:	e077      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a5e:	2302      	movs	r3, #2
 8003a60:	77fb      	strb	r3, [r7, #31]
 8003a62:	e074      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a64:	2304      	movs	r3, #4
 8003a66:	77fb      	strb	r3, [r7, #31]
 8003a68:	e071      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a6a:	2308      	movs	r3, #8
 8003a6c:	77fb      	strb	r3, [r7, #31]
 8003a6e:	e06e      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a70:	2310      	movs	r3, #16
 8003a72:	77fb      	strb	r3, [r7, #31]
 8003a74:	bf00      	nop
 8003a76:	e06a      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a25      	ldr	r2, [pc, #148]	; (8003b14 <UART_SetConfig+0x314>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d124      	bne.n	8003acc <UART_SetConfig+0x2cc>
 8003a82:	4b1e      	ldr	r3, [pc, #120]	; (8003afc <UART_SetConfig+0x2fc>)
 8003a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a88:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003a8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a90:	d012      	beq.n	8003ab8 <UART_SetConfig+0x2b8>
 8003a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a96:	d802      	bhi.n	8003a9e <UART_SetConfig+0x29e>
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d007      	beq.n	8003aac <UART_SetConfig+0x2ac>
 8003a9c:	e012      	b.n	8003ac4 <UART_SetConfig+0x2c4>
 8003a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aa2:	d006      	beq.n	8003ab2 <UART_SetConfig+0x2b2>
 8003aa4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003aa8:	d009      	beq.n	8003abe <UART_SetConfig+0x2be>
 8003aaa:	e00b      	b.n	8003ac4 <UART_SetConfig+0x2c4>
 8003aac:	2300      	movs	r3, #0
 8003aae:	77fb      	strb	r3, [r7, #31]
 8003ab0:	e04d      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	77fb      	strb	r3, [r7, #31]
 8003ab6:	e04a      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003ab8:	2304      	movs	r3, #4
 8003aba:	77fb      	strb	r3, [r7, #31]
 8003abc:	e047      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003abe:	2308      	movs	r3, #8
 8003ac0:	77fb      	strb	r3, [r7, #31]
 8003ac2:	e044      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003ac4:	2310      	movs	r3, #16
 8003ac6:	77fb      	strb	r3, [r7, #31]
 8003ac8:	bf00      	nop
 8003aca:	e040      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a11      	ldr	r2, [pc, #68]	; (8003b18 <UART_SetConfig+0x318>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d139      	bne.n	8003b4a <UART_SetConfig+0x34a>
 8003ad6:	4b09      	ldr	r3, [pc, #36]	; (8003afc <UART_SetConfig+0x2fc>)
 8003ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003adc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ae0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ae4:	d027      	beq.n	8003b36 <UART_SetConfig+0x336>
 8003ae6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aea:	d817      	bhi.n	8003b1c <UART_SetConfig+0x31c>
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d01c      	beq.n	8003b2a <UART_SetConfig+0x32a>
 8003af0:	e027      	b.n	8003b42 <UART_SetConfig+0x342>
 8003af2:	bf00      	nop
 8003af4:	efff69f3 	.word	0xefff69f3
 8003af8:	40011000 	.word	0x40011000
 8003afc:	40023800 	.word	0x40023800
 8003b00:	40004400 	.word	0x40004400
 8003b04:	40004800 	.word	0x40004800
 8003b08:	40004c00 	.word	0x40004c00
 8003b0c:	40005000 	.word	0x40005000
 8003b10:	40011400 	.word	0x40011400
 8003b14:	40007800 	.word	0x40007800
 8003b18:	40007c00 	.word	0x40007c00
 8003b1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b20:	d006      	beq.n	8003b30 <UART_SetConfig+0x330>
 8003b22:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003b26:	d009      	beq.n	8003b3c <UART_SetConfig+0x33c>
 8003b28:	e00b      	b.n	8003b42 <UART_SetConfig+0x342>
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	77fb      	strb	r3, [r7, #31]
 8003b2e:	e00e      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003b30:	2302      	movs	r3, #2
 8003b32:	77fb      	strb	r3, [r7, #31]
 8003b34:	e00b      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003b36:	2304      	movs	r3, #4
 8003b38:	77fb      	strb	r3, [r7, #31]
 8003b3a:	e008      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003b3c:	2308      	movs	r3, #8
 8003b3e:	77fb      	strb	r3, [r7, #31]
 8003b40:	e005      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003b42:	2310      	movs	r3, #16
 8003b44:	77fb      	strb	r3, [r7, #31]
 8003b46:	bf00      	nop
 8003b48:	e001      	b.n	8003b4e <UART_SetConfig+0x34e>
 8003b4a:	2310      	movs	r3, #16
 8003b4c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b56:	d17f      	bne.n	8003c58 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8003b58:	7ffb      	ldrb	r3, [r7, #31]
 8003b5a:	2b08      	cmp	r3, #8
 8003b5c:	d85c      	bhi.n	8003c18 <UART_SetConfig+0x418>
 8003b5e:	a201      	add	r2, pc, #4	; (adr r2, 8003b64 <UART_SetConfig+0x364>)
 8003b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b64:	08003b89 	.word	0x08003b89
 8003b68:	08003ba9 	.word	0x08003ba9
 8003b6c:	08003bc9 	.word	0x08003bc9
 8003b70:	08003c19 	.word	0x08003c19
 8003b74:	08003be1 	.word	0x08003be1
 8003b78:	08003c19 	.word	0x08003c19
 8003b7c:	08003c19 	.word	0x08003c19
 8003b80:	08003c19 	.word	0x08003c19
 8003b84:	08003c01 	.word	0x08003c01
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b88:	f7ff f90c 	bl	8002da4 <HAL_RCC_GetPCLK1Freq>
 8003b8c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	005a      	lsls	r2, r3, #1
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	085b      	lsrs	r3, r3, #1
 8003b98:	441a      	add	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	61bb      	str	r3, [r7, #24]
        break;
 8003ba6:	e03a      	b.n	8003c1e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ba8:	f7ff f910 	bl	8002dcc <HAL_RCC_GetPCLK2Freq>
 8003bac:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	005a      	lsls	r2, r3, #1
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	085b      	lsrs	r3, r3, #1
 8003bb8:	441a      	add	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	61bb      	str	r3, [r7, #24]
        break;
 8003bc6:	e02a      	b.n	8003c1e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	085a      	lsrs	r2, r3, #1
 8003bce:	4b5f      	ldr	r3, [pc, #380]	; (8003d4c <UART_SetConfig+0x54c>)
 8003bd0:	4413      	add	r3, r2
 8003bd2:	687a      	ldr	r2, [r7, #4]
 8003bd4:	6852      	ldr	r2, [r2, #4]
 8003bd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	61bb      	str	r3, [r7, #24]
        break;
 8003bde:	e01e      	b.n	8003c1e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003be0:	f7fe fffc 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 8003be4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	005a      	lsls	r2, r3, #1
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	085b      	lsrs	r3, r3, #1
 8003bf0:	441a      	add	r2, r3
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	61bb      	str	r3, [r7, #24]
        break;
 8003bfe:	e00e      	b.n	8003c1e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	085b      	lsrs	r3, r3, #1
 8003c06:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c12:	b29b      	uxth	r3, r3
 8003c14:	61bb      	str	r3, [r7, #24]
        break;
 8003c16:	e002      	b.n	8003c1e <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8003c18:	2301      	movs	r3, #1
 8003c1a:	75fb      	strb	r3, [r7, #23]
        break;
 8003c1c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c1e:	69bb      	ldr	r3, [r7, #24]
 8003c20:	2b0f      	cmp	r3, #15
 8003c22:	d916      	bls.n	8003c52 <UART_SetConfig+0x452>
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c2a:	d212      	bcs.n	8003c52 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	b29b      	uxth	r3, r3
 8003c30:	f023 030f 	bic.w	r3, r3, #15
 8003c34:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	085b      	lsrs	r3, r3, #1
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	f003 0307 	and.w	r3, r3, #7
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	897b      	ldrh	r3, [r7, #10]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	897a      	ldrh	r2, [r7, #10]
 8003c4e:	60da      	str	r2, [r3, #12]
 8003c50:	e070      	b.n	8003d34 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	75fb      	strb	r3, [r7, #23]
 8003c56:	e06d      	b.n	8003d34 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8003c58:	7ffb      	ldrb	r3, [r7, #31]
 8003c5a:	2b08      	cmp	r3, #8
 8003c5c:	d859      	bhi.n	8003d12 <UART_SetConfig+0x512>
 8003c5e:	a201      	add	r2, pc, #4	; (adr r2, 8003c64 <UART_SetConfig+0x464>)
 8003c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c64:	08003c89 	.word	0x08003c89
 8003c68:	08003ca7 	.word	0x08003ca7
 8003c6c:	08003cc5 	.word	0x08003cc5
 8003c70:	08003d13 	.word	0x08003d13
 8003c74:	08003cdd 	.word	0x08003cdd
 8003c78:	08003d13 	.word	0x08003d13
 8003c7c:	08003d13 	.word	0x08003d13
 8003c80:	08003d13 	.word	0x08003d13
 8003c84:	08003cfb 	.word	0x08003cfb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c88:	f7ff f88c 	bl	8002da4 <HAL_RCC_GetPCLK1Freq>
 8003c8c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	085a      	lsrs	r2, r3, #1
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	441a      	add	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	685b      	ldr	r3, [r3, #4]
 8003c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	61bb      	str	r3, [r7, #24]
        break;
 8003ca4:	e038      	b.n	8003d18 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ca6:	f7ff f891 	bl	8002dcc <HAL_RCC_GetPCLK2Freq>
 8003caa:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	085a      	lsrs	r2, r3, #1
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	441a      	add	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	61bb      	str	r3, [r7, #24]
        break;
 8003cc2:	e029      	b.n	8003d18 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	085a      	lsrs	r2, r3, #1
 8003cca:	4b21      	ldr	r3, [pc, #132]	; (8003d50 <UART_SetConfig+0x550>)
 8003ccc:	4413      	add	r3, r2
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	6852      	ldr	r2, [r2, #4]
 8003cd2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	61bb      	str	r3, [r7, #24]
        break;
 8003cda:	e01d      	b.n	8003d18 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cdc:	f7fe ff7e 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 8003ce0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	085a      	lsrs	r2, r3, #1
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	441a      	add	r2, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	61bb      	str	r3, [r7, #24]
        break;
 8003cf8:	e00e      	b.n	8003d18 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	085b      	lsrs	r3, r3, #1
 8003d00:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0c:	b29b      	uxth	r3, r3
 8003d0e:	61bb      	str	r3, [r7, #24]
        break;
 8003d10:	e002      	b.n	8003d18 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	75fb      	strb	r3, [r7, #23]
        break;
 8003d16:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	2b0f      	cmp	r3, #15
 8003d1c:	d908      	bls.n	8003d30 <UART_SetConfig+0x530>
 8003d1e:	69bb      	ldr	r3, [r7, #24]
 8003d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d24:	d204      	bcs.n	8003d30 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	60da      	str	r2, [r3, #12]
 8003d2e:	e001      	b.n	8003d34 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003d40:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3720      	adds	r7, #32
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	01e84800 	.word	0x01e84800
 8003d50:	00f42400 	.word	0x00f42400

08003d54 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	430a      	orrs	r2, r1
 8003d9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da4:	f003 0304 	and.w	r3, r3, #4
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc6:	f003 0308 	and.w	r3, r3, #8
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00a      	beq.n	8003de4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	430a      	orrs	r2, r1
 8003de2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de8:	f003 0310 	and.w	r3, r3, #16
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00a      	beq.n	8003e06 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	430a      	orrs	r2, r1
 8003e04:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0a:	f003 0320 	and.w	r3, r3, #32
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00a      	beq.n	8003e28 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	430a      	orrs	r2, r1
 8003e26:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d01a      	beq.n	8003e6a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e52:	d10a      	bne.n	8003e6a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	430a      	orrs	r2, r1
 8003e68:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00a      	beq.n	8003e8c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	605a      	str	r2, [r3, #4]
  }
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af02      	add	r7, sp, #8
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003ea6:	f7fd f90d 	bl	80010c4 <HAL_GetTick>
 8003eaa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0308 	and.w	r3, r3, #8
 8003eb6:	2b08      	cmp	r3, #8
 8003eb8:	d10e      	bne.n	8003ed8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003eba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ebe:	9300      	str	r3, [sp, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f000 f82a 	bl	8003f22 <UART_WaitOnFlagUntilTimeout>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d001      	beq.n	8003ed8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ed4:	2303      	movs	r3, #3
 8003ed6:	e020      	b.n	8003f1a <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0304 	and.w	r3, r3, #4
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d10e      	bne.n	8003f04 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ee6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 f814 	bl	8003f22 <UART_WaitOnFlagUntilTimeout>
 8003efa:	4603      	mov	r3, r0
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d001      	beq.n	8003f04 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e00a      	b.n	8003f1a <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2220      	movs	r2, #32
 8003f08:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2220      	movs	r2, #32
 8003f0e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3710      	adds	r7, #16
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b084      	sub	sp, #16
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	60f8      	str	r0, [r7, #12]
 8003f2a:	60b9      	str	r1, [r7, #8]
 8003f2c:	603b      	str	r3, [r7, #0]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f32:	e05d      	b.n	8003ff0 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f3a:	d059      	beq.n	8003ff0 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f3c:	f7fd f8c2 	bl	80010c4 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d302      	bcc.n	8003f52 <UART_WaitOnFlagUntilTimeout+0x30>
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d11b      	bne.n	8003f8a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003f60:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	689a      	ldr	r2, [r3, #8]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f022 0201 	bic.w	r2, r2, #1
 8003f70:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2220      	movs	r2, #32
 8003f76:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2220      	movs	r2, #32
 8003f7c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e042      	b.n	8004010 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d02b      	beq.n	8003ff0 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fa2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003fa6:	d123      	bne.n	8003ff0 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003fb0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003fc0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	689a      	ldr	r2, [r3, #8]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 0201 	bic.w	r2, r2, #1
 8003fd0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2220      	movs	r2, #32
 8003fd6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e00f      	b.n	8004010 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	69da      	ldr	r2, [r3, #28]
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	429a      	cmp	r2, r3
 8003ffe:	bf0c      	ite	eq
 8004000:	2301      	moveq	r3, #1
 8004002:	2300      	movne	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	461a      	mov	r2, r3
 8004008:	79fb      	ldrb	r3, [r7, #7]
 800400a:	429a      	cmp	r2, r3
 800400c:	d092      	beq.n	8003f34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004018:	b084      	sub	sp, #16
 800401a:	b580      	push	{r7, lr}
 800401c:	b084      	sub	sp, #16
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	f107 001c 	add.w	r0, r7, #28
 8004026:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800402a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800402c:	2b01      	cmp	r3, #1
 800402e:	d120      	bne.n	8004072 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004034:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68da      	ldr	r2, [r3, #12]
 8004040:	4b20      	ldr	r3, [pc, #128]	; (80040c4 <USB_CoreInit+0xac>)
 8004042:	4013      	ands	r3, r2
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004054:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004056:	2b01      	cmp	r3, #1
 8004058:	d105      	bne.n	8004066 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68db      	ldr	r3, [r3, #12]
 800405e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f000 fa52 	bl	8004510 <USB_CoreReset>
 800406c:	4603      	mov	r3, r0
 800406e:	73fb      	strb	r3, [r7, #15]
 8004070:	e010      	b.n	8004094 <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 fa46 	bl	8004510 <USB_CoreReset>
 8004084:	4603      	mov	r3, r0
 8004086:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8004094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004096:	2b01      	cmp	r3, #1
 8004098:	d10b      	bne.n	80040b2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	f043 0206 	orr.w	r2, r3, #6
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	f043 0220 	orr.w	r2, r3, #32
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3710      	adds	r7, #16
 80040b8:	46bd      	mov	sp, r7
 80040ba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040be:	b004      	add	sp, #16
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	ffbdffbf 	.word	0xffbdffbf

080040c8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	f023 0201 	bic.w	r2, r3, #1
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr

080040ea <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80040ea:	b580      	push	{r7, lr}
 80040ec:	b082      	sub	sp, #8
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
 80040f2:	460b      	mov	r3, r1
 80040f4:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004102:	78fb      	ldrb	r3, [r7, #3]
 8004104:	2b01      	cmp	r3, #1
 8004106:	d106      	bne.n	8004116 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	60da      	str	r2, [r3, #12]
 8004114:	e00b      	b.n	800412e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d106      	bne.n	800412a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	60da      	str	r2, [r3, #12]
 8004128:	e001      	b.n	800412e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e003      	b.n	8004136 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800412e:	2032      	movs	r0, #50	; 0x32
 8004130:	f7fc ffd4 	bl	80010dc <HAL_Delay>

  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
	...

08004140 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004140:	b084      	sub	sp, #16
 8004142:	b580      	push	{r7, lr}
 8004144:	b086      	sub	sp, #24
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
 800414a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800414e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004152:	2300      	movs	r3, #0
 8004154:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800415a:	2300      	movs	r3, #0
 800415c:	613b      	str	r3, [r7, #16]
 800415e:	e009      	b.n	8004174 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	3340      	adds	r3, #64	; 0x40
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4413      	add	r3, r2
 800416a:	2200      	movs	r2, #0
 800416c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	3301      	adds	r3, #1
 8004172:	613b      	str	r3, [r7, #16]
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	2b0e      	cmp	r3, #14
 8004178:	d9f2      	bls.n	8004160 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800417a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800417c:	2b00      	cmp	r3, #0
 800417e:	d11c      	bne.n	80041ba <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	68fa      	ldr	r2, [r7, #12]
 800418a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800418e:	f043 0302 	orr.w	r3, r3, #2
 8004192:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004198:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	e005      	b.n	80041c6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80041cc:	461a      	mov	r2, r3
 80041ce:	2300      	movs	r3, #0
 80041d0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041d8:	4619      	mov	r1, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041e0:	461a      	mov	r2, r3
 80041e2:	680b      	ldr	r3, [r1, #0]
 80041e4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d10c      	bne.n	8004206 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80041ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d104      	bne.n	80041fc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80041f2:	2100      	movs	r1, #0
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 f959 	bl	80044ac <USB_SetDevSpeed>
 80041fa:	e018      	b.n	800422e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80041fc:	2101      	movs	r1, #1
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f954 	bl	80044ac <USB_SetDevSpeed>
 8004204:	e013      	b.n	800422e <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8004206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004208:	2b03      	cmp	r3, #3
 800420a:	d10c      	bne.n	8004226 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800420c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800420e:	2b00      	cmp	r3, #0
 8004210:	d104      	bne.n	800421c <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004212:	2100      	movs	r1, #0
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 f949 	bl	80044ac <USB_SetDevSpeed>
 800421a:	e008      	b.n	800422e <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800421c:	2101      	movs	r1, #1
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f944 	bl	80044ac <USB_SetDevSpeed>
 8004224:	e003      	b.n	800422e <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004226:	2103      	movs	r1, #3
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f93f 	bl	80044ac <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800422e:	2110      	movs	r1, #16
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f8f3 	bl	800441c <USB_FlushTxFifo>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d001      	beq.n	8004240 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f000 f911 	bl	8004468 <USB_FlushRxFifo>
 8004246:	4603      	mov	r3, r0
 8004248:	2b00      	cmp	r3, #0
 800424a:	d001      	beq.n	8004250 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800424c:	2301      	movs	r3, #1
 800424e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004256:	461a      	mov	r2, r3
 8004258:	2300      	movs	r3, #0
 800425a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004262:	461a      	mov	r2, r3
 8004264:	2300      	movs	r3, #0
 8004266:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800426e:	461a      	mov	r2, r3
 8004270:	2300      	movs	r3, #0
 8004272:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004274:	2300      	movs	r3, #0
 8004276:	613b      	str	r3, [r7, #16]
 8004278:	e043      	b.n	8004302 <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	015a      	lsls	r2, r3, #5
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4413      	add	r3, r2
 8004282:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800428c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004290:	d118      	bne.n	80042c4 <USB_DevInit+0x184>
    {
      if (i == 0U)
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10a      	bne.n	80042ae <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	015a      	lsls	r2, r3, #5
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	4413      	add	r3, r2
 80042a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042a4:	461a      	mov	r2, r3
 80042a6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80042aa:	6013      	str	r3, [r2, #0]
 80042ac:	e013      	b.n	80042d6 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	015a      	lsls	r2, r3, #5
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	4413      	add	r3, r2
 80042b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ba:	461a      	mov	r2, r3
 80042bc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80042c0:	6013      	str	r3, [r2, #0]
 80042c2:	e008      	b.n	80042d6 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	015a      	lsls	r2, r3, #5
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4413      	add	r3, r2
 80042cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042d0:	461a      	mov	r2, r3
 80042d2:	2300      	movs	r3, #0
 80042d4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	015a      	lsls	r2, r3, #5
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	4413      	add	r3, r2
 80042de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042e2:	461a      	mov	r2, r3
 80042e4:	2300      	movs	r3, #0
 80042e6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	015a      	lsls	r2, r3, #5
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4413      	add	r3, r2
 80042f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042f4:	461a      	mov	r2, r3
 80042f6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80042fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	3301      	adds	r3, #1
 8004300:	613b      	str	r3, [r7, #16]
 8004302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	429a      	cmp	r2, r3
 8004308:	d3b7      	bcc.n	800427a <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800430a:	2300      	movs	r3, #0
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	e043      	b.n	8004398 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	015a      	lsls	r2, r3, #5
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	4413      	add	r3, r2
 8004318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004322:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004326:	d118      	bne.n	800435a <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10a      	bne.n	8004344 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	015a      	lsls	r2, r3, #5
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	4413      	add	r3, r2
 8004336:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800433a:	461a      	mov	r2, r3
 800433c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004340:	6013      	str	r3, [r2, #0]
 8004342:	e013      	b.n	800436c <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	015a      	lsls	r2, r3, #5
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4413      	add	r3, r2
 800434c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004350:	461a      	mov	r2, r3
 8004352:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	e008      	b.n	800436c <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	015a      	lsls	r2, r3, #5
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	4413      	add	r3, r2
 8004362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004366:	461a      	mov	r2, r3
 8004368:	2300      	movs	r3, #0
 800436a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	015a      	lsls	r2, r3, #5
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	4413      	add	r3, r2
 8004374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004378:	461a      	mov	r2, r3
 800437a:	2300      	movs	r3, #0
 800437c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	015a      	lsls	r2, r3, #5
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	4413      	add	r3, r2
 8004386:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800438a:	461a      	mov	r2, r3
 800438c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004390:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	3301      	adds	r3, #1
 8004396:	613b      	str	r3, [r7, #16]
 8004398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	429a      	cmp	r2, r3
 800439e:	d3b7      	bcc.n	8004310 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	68fa      	ldr	r2, [r7, #12]
 80043aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80043ae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80043b2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80043c0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80043c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d105      	bne.n	80043d4 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	f043 0210 	orr.w	r2, r3, #16
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	699a      	ldr	r2, [r3, #24]
 80043d8:	4b0e      	ldr	r3, [pc, #56]	; (8004414 <USB_DevInit+0x2d4>)
 80043da:	4313      	orrs	r3, r2
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80043e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d005      	beq.n	80043f2 <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	f043 0208 	orr.w	r2, r3, #8
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80043f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d105      	bne.n	8004404 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	699a      	ldr	r2, [r3, #24]
 80043fc:	4b06      	ldr	r3, [pc, #24]	; (8004418 <USB_DevInit+0x2d8>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004404:	7dfb      	ldrb	r3, [r7, #23]
}
 8004406:	4618      	mov	r0, r3
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004410:	b004      	add	sp, #16
 8004412:	4770      	bx	lr
 8004414:	803c3800 	.word	0x803c3800
 8004418:	40000004 	.word	0x40000004

0800441c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004426:	2300      	movs	r3, #0
 8004428:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	019b      	lsls	r3, r3, #6
 800442e:	f043 0220 	orr.w	r2, r3, #32
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	3301      	adds	r3, #1
 800443a:	60fb      	str	r3, [r7, #12]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	4a09      	ldr	r2, [pc, #36]	; (8004464 <USB_FlushTxFifo+0x48>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d901      	bls.n	8004448 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004444:	2303      	movs	r3, #3
 8004446:	e006      	b.n	8004456 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	f003 0320 	and.w	r3, r3, #32
 8004450:	2b20      	cmp	r3, #32
 8004452:	d0f0      	beq.n	8004436 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3714      	adds	r7, #20
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	00030d40 	.word	0x00030d40

08004468 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004468:	b480      	push	{r7}
 800446a:	b085      	sub	sp, #20
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004470:	2300      	movs	r3, #0
 8004472:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2210      	movs	r2, #16
 8004478:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	3301      	adds	r3, #1
 800447e:	60fb      	str	r3, [r7, #12]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4a09      	ldr	r2, [pc, #36]	; (80044a8 <USB_FlushRxFifo+0x40>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d901      	bls.n	800448c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e006      	b.n	800449a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b10      	cmp	r3, #16
 8004496:	d0f0      	beq.n	800447a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	3714      	adds	r7, #20
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	00030d40 	.word	0x00030d40

080044ac <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	460b      	mov	r3, r1
 80044b6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	68f9      	ldr	r1, [r7, #12]
 80044c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80044cc:	4313      	orrs	r3, r2
 80044ce:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	b084      	sub	sp, #16
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044f8:	f043 0302 	orr.w	r3, r3, #2
 80044fc:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80044fe:	2003      	movs	r0, #3
 8004500:	f7fc fdec 	bl	80010dc <HAL_Delay>

  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
	...

08004510 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004510:	b480      	push	{r7}
 8004512:	b085      	sub	sp, #20
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8004518:	2300      	movs	r3, #0
 800451a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	3301      	adds	r3, #1
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	4a13      	ldr	r2, [pc, #76]	; (8004574 <USB_CoreReset+0x64>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d901      	bls.n	800452e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e01b      	b.n	8004566 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	2b00      	cmp	r3, #0
 8004534:	daf2      	bge.n	800451c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004536:	2300      	movs	r3, #0
 8004538:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	f043 0201 	orr.w	r2, r3, #1
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	3301      	adds	r3, #1
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	4a09      	ldr	r2, [pc, #36]	; (8004574 <USB_CoreReset+0x64>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d901      	bls.n	8004558 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e006      	b.n	8004566 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	691b      	ldr	r3, [r3, #16]
 800455c:	f003 0301 	and.w	r3, r3, #1
 8004560:	2b01      	cmp	r3, #1
 8004562:	d0f0      	beq.n	8004546 <USB_CoreReset+0x36>

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3714      	adds	r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004570:	4770      	bx	lr
 8004572:	bf00      	nop
 8004574:	00030d40 	.word	0x00030d40

08004578 <__errno>:
 8004578:	4b01      	ldr	r3, [pc, #4]	; (8004580 <__errno+0x8>)
 800457a:	6818      	ldr	r0, [r3, #0]
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	2000000c 	.word	0x2000000c

08004584 <__libc_init_array>:
 8004584:	b570      	push	{r4, r5, r6, lr}
 8004586:	4e0d      	ldr	r6, [pc, #52]	; (80045bc <__libc_init_array+0x38>)
 8004588:	4c0d      	ldr	r4, [pc, #52]	; (80045c0 <__libc_init_array+0x3c>)
 800458a:	1ba4      	subs	r4, r4, r6
 800458c:	10a4      	asrs	r4, r4, #2
 800458e:	2500      	movs	r5, #0
 8004590:	42a5      	cmp	r5, r4
 8004592:	d109      	bne.n	80045a8 <__libc_init_array+0x24>
 8004594:	4e0b      	ldr	r6, [pc, #44]	; (80045c4 <__libc_init_array+0x40>)
 8004596:	4c0c      	ldr	r4, [pc, #48]	; (80045c8 <__libc_init_array+0x44>)
 8004598:	f002 fab8 	bl	8006b0c <_init>
 800459c:	1ba4      	subs	r4, r4, r6
 800459e:	10a4      	asrs	r4, r4, #2
 80045a0:	2500      	movs	r5, #0
 80045a2:	42a5      	cmp	r5, r4
 80045a4:	d105      	bne.n	80045b2 <__libc_init_array+0x2e>
 80045a6:	bd70      	pop	{r4, r5, r6, pc}
 80045a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045ac:	4798      	blx	r3
 80045ae:	3501      	adds	r5, #1
 80045b0:	e7ee      	b.n	8004590 <__libc_init_array+0xc>
 80045b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045b6:	4798      	blx	r3
 80045b8:	3501      	adds	r5, #1
 80045ba:	e7f2      	b.n	80045a2 <__libc_init_array+0x1e>
 80045bc:	08006e28 	.word	0x08006e28
 80045c0:	08006e28 	.word	0x08006e28
 80045c4:	08006e28 	.word	0x08006e28
 80045c8:	08006e2c 	.word	0x08006e2c

080045cc <memset>:
 80045cc:	4402      	add	r2, r0
 80045ce:	4603      	mov	r3, r0
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d100      	bne.n	80045d6 <memset+0xa>
 80045d4:	4770      	bx	lr
 80045d6:	f803 1b01 	strb.w	r1, [r3], #1
 80045da:	e7f9      	b.n	80045d0 <memset+0x4>

080045dc <__cvt>:
 80045dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045de:	ed2d 8b02 	vpush	{d8}
 80045e2:	eeb0 8b40 	vmov.f64	d8, d0
 80045e6:	b085      	sub	sp, #20
 80045e8:	4617      	mov	r7, r2
 80045ea:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80045ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80045ee:	ee18 2a90 	vmov	r2, s17
 80045f2:	f025 0520 	bic.w	r5, r5, #32
 80045f6:	2a00      	cmp	r2, #0
 80045f8:	bfb6      	itet	lt
 80045fa:	222d      	movlt	r2, #45	; 0x2d
 80045fc:	2200      	movge	r2, #0
 80045fe:	eeb1 8b40 	vneglt.f64	d8, d0
 8004602:	2d46      	cmp	r5, #70	; 0x46
 8004604:	460c      	mov	r4, r1
 8004606:	701a      	strb	r2, [r3, #0]
 8004608:	d004      	beq.n	8004614 <__cvt+0x38>
 800460a:	2d45      	cmp	r5, #69	; 0x45
 800460c:	d100      	bne.n	8004610 <__cvt+0x34>
 800460e:	3401      	adds	r4, #1
 8004610:	2102      	movs	r1, #2
 8004612:	e000      	b.n	8004616 <__cvt+0x3a>
 8004614:	2103      	movs	r1, #3
 8004616:	ab03      	add	r3, sp, #12
 8004618:	9301      	str	r3, [sp, #4]
 800461a:	ab02      	add	r3, sp, #8
 800461c:	9300      	str	r3, [sp, #0]
 800461e:	4622      	mov	r2, r4
 8004620:	4633      	mov	r3, r6
 8004622:	eeb0 0b48 	vmov.f64	d0, d8
 8004626:	f000 fcb7 	bl	8004f98 <_dtoa_r>
 800462a:	2d47      	cmp	r5, #71	; 0x47
 800462c:	d101      	bne.n	8004632 <__cvt+0x56>
 800462e:	07fb      	lsls	r3, r7, #31
 8004630:	d51e      	bpl.n	8004670 <__cvt+0x94>
 8004632:	2d46      	cmp	r5, #70	; 0x46
 8004634:	eb00 0304 	add.w	r3, r0, r4
 8004638:	d10c      	bne.n	8004654 <__cvt+0x78>
 800463a:	7802      	ldrb	r2, [r0, #0]
 800463c:	2a30      	cmp	r2, #48	; 0x30
 800463e:	d107      	bne.n	8004650 <__cvt+0x74>
 8004640:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004648:	bf1c      	itt	ne
 800464a:	f1c4 0401 	rsbne	r4, r4, #1
 800464e:	6034      	strne	r4, [r6, #0]
 8004650:	6832      	ldr	r2, [r6, #0]
 8004652:	4413      	add	r3, r2
 8004654:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800465c:	d007      	beq.n	800466e <__cvt+0x92>
 800465e:	2130      	movs	r1, #48	; 0x30
 8004660:	9a03      	ldr	r2, [sp, #12]
 8004662:	429a      	cmp	r2, r3
 8004664:	d204      	bcs.n	8004670 <__cvt+0x94>
 8004666:	1c54      	adds	r4, r2, #1
 8004668:	9403      	str	r4, [sp, #12]
 800466a:	7011      	strb	r1, [r2, #0]
 800466c:	e7f8      	b.n	8004660 <__cvt+0x84>
 800466e:	9303      	str	r3, [sp, #12]
 8004670:	9b03      	ldr	r3, [sp, #12]
 8004672:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004674:	1a1b      	subs	r3, r3, r0
 8004676:	6013      	str	r3, [r2, #0]
 8004678:	b005      	add	sp, #20
 800467a:	ecbd 8b02 	vpop	{d8}
 800467e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004680 <__exponent>:
 8004680:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004682:	2900      	cmp	r1, #0
 8004684:	4604      	mov	r4, r0
 8004686:	bfba      	itte	lt
 8004688:	4249      	neglt	r1, r1
 800468a:	232d      	movlt	r3, #45	; 0x2d
 800468c:	232b      	movge	r3, #43	; 0x2b
 800468e:	2909      	cmp	r1, #9
 8004690:	f804 2b02 	strb.w	r2, [r4], #2
 8004694:	7043      	strb	r3, [r0, #1]
 8004696:	dd20      	ble.n	80046da <__exponent+0x5a>
 8004698:	f10d 0307 	add.w	r3, sp, #7
 800469c:	461f      	mov	r7, r3
 800469e:	260a      	movs	r6, #10
 80046a0:	fb91 f5f6 	sdiv	r5, r1, r6
 80046a4:	fb06 1115 	mls	r1, r6, r5, r1
 80046a8:	3130      	adds	r1, #48	; 0x30
 80046aa:	2d09      	cmp	r5, #9
 80046ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 80046b0:	f103 32ff 	add.w	r2, r3, #4294967295
 80046b4:	4629      	mov	r1, r5
 80046b6:	dc09      	bgt.n	80046cc <__exponent+0x4c>
 80046b8:	3130      	adds	r1, #48	; 0x30
 80046ba:	3b02      	subs	r3, #2
 80046bc:	f802 1c01 	strb.w	r1, [r2, #-1]
 80046c0:	42bb      	cmp	r3, r7
 80046c2:	4622      	mov	r2, r4
 80046c4:	d304      	bcc.n	80046d0 <__exponent+0x50>
 80046c6:	1a10      	subs	r0, r2, r0
 80046c8:	b003      	add	sp, #12
 80046ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046cc:	4613      	mov	r3, r2
 80046ce:	e7e7      	b.n	80046a0 <__exponent+0x20>
 80046d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046d4:	f804 2b01 	strb.w	r2, [r4], #1
 80046d8:	e7f2      	b.n	80046c0 <__exponent+0x40>
 80046da:	2330      	movs	r3, #48	; 0x30
 80046dc:	4419      	add	r1, r3
 80046de:	7083      	strb	r3, [r0, #2]
 80046e0:	1d02      	adds	r2, r0, #4
 80046e2:	70c1      	strb	r1, [r0, #3]
 80046e4:	e7ef      	b.n	80046c6 <__exponent+0x46>
	...

080046e8 <_printf_float>:
 80046e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046ec:	b08d      	sub	sp, #52	; 0x34
 80046ee:	460c      	mov	r4, r1
 80046f0:	4616      	mov	r6, r2
 80046f2:	461f      	mov	r7, r3
 80046f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80046f8:	4605      	mov	r5, r0
 80046fa:	f001 fa63 	bl	8005bc4 <_localeconv_r>
 80046fe:	f8d0 b000 	ldr.w	fp, [r0]
 8004702:	4658      	mov	r0, fp
 8004704:	f7fb fd9c 	bl	8000240 <strlen>
 8004708:	2300      	movs	r3, #0
 800470a:	930a      	str	r3, [sp, #40]	; 0x28
 800470c:	f8d8 3000 	ldr.w	r3, [r8]
 8004710:	9005      	str	r0, [sp, #20]
 8004712:	3307      	adds	r3, #7
 8004714:	f023 0307 	bic.w	r3, r3, #7
 8004718:	f103 0108 	add.w	r1, r3, #8
 800471c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004720:	6822      	ldr	r2, [r4, #0]
 8004722:	f8c8 1000 	str.w	r1, [r8]
 8004726:	e9d3 0100 	ldrd	r0, r1, [r3]
 800472a:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 800472e:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 80049b8 <_printf_float+0x2d0>
 8004732:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8004736:	eeb0 6bc0 	vabs.f64	d6, d0
 800473a:	eeb4 6b47 	vcmp.f64	d6, d7
 800473e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004742:	dd24      	ble.n	800478e <_printf_float+0xa6>
 8004744:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800474c:	d502      	bpl.n	8004754 <_printf_float+0x6c>
 800474e:	232d      	movs	r3, #45	; 0x2d
 8004750:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004754:	499a      	ldr	r1, [pc, #616]	; (80049c0 <_printf_float+0x2d8>)
 8004756:	4b9b      	ldr	r3, [pc, #620]	; (80049c4 <_printf_float+0x2dc>)
 8004758:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800475c:	bf8c      	ite	hi
 800475e:	4688      	movhi	r8, r1
 8004760:	4698      	movls	r8, r3
 8004762:	f022 0204 	bic.w	r2, r2, #4
 8004766:	2303      	movs	r3, #3
 8004768:	6123      	str	r3, [r4, #16]
 800476a:	6022      	str	r2, [r4, #0]
 800476c:	f04f 0a00 	mov.w	sl, #0
 8004770:	9700      	str	r7, [sp, #0]
 8004772:	4633      	mov	r3, r6
 8004774:	aa0b      	add	r2, sp, #44	; 0x2c
 8004776:	4621      	mov	r1, r4
 8004778:	4628      	mov	r0, r5
 800477a:	f000 f9e1 	bl	8004b40 <_printf_common>
 800477e:	3001      	adds	r0, #1
 8004780:	f040 8089 	bne.w	8004896 <_printf_float+0x1ae>
 8004784:	f04f 30ff 	mov.w	r0, #4294967295
 8004788:	b00d      	add	sp, #52	; 0x34
 800478a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800478e:	eeb4 0b40 	vcmp.f64	d0, d0
 8004792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004796:	d702      	bvc.n	800479e <_printf_float+0xb6>
 8004798:	498b      	ldr	r1, [pc, #556]	; (80049c8 <_printf_float+0x2e0>)
 800479a:	4b8c      	ldr	r3, [pc, #560]	; (80049cc <_printf_float+0x2e4>)
 800479c:	e7dc      	b.n	8004758 <_printf_float+0x70>
 800479e:	6861      	ldr	r1, [r4, #4]
 80047a0:	1c4b      	adds	r3, r1, #1
 80047a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80047a6:	ab0a      	add	r3, sp, #40	; 0x28
 80047a8:	a809      	add	r0, sp, #36	; 0x24
 80047aa:	d13b      	bne.n	8004824 <_printf_float+0x13c>
 80047ac:	2106      	movs	r1, #6
 80047ae:	6061      	str	r1, [r4, #4]
 80047b0:	f04f 0c00 	mov.w	ip, #0
 80047b4:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 80047b8:	e9cd 0900 	strd	r0, r9, [sp]
 80047bc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80047c0:	6022      	str	r2, [r4, #0]
 80047c2:	6861      	ldr	r1, [r4, #4]
 80047c4:	4628      	mov	r0, r5
 80047c6:	f7ff ff09 	bl	80045dc <__cvt>
 80047ca:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 80047ce:	2b47      	cmp	r3, #71	; 0x47
 80047d0:	4680      	mov	r8, r0
 80047d2:	d109      	bne.n	80047e8 <_printf_float+0x100>
 80047d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047d6:	1cd8      	adds	r0, r3, #3
 80047d8:	db02      	blt.n	80047e0 <_printf_float+0xf8>
 80047da:	6862      	ldr	r2, [r4, #4]
 80047dc:	4293      	cmp	r3, r2
 80047de:	dd47      	ble.n	8004870 <_printf_float+0x188>
 80047e0:	f1a9 0902 	sub.w	r9, r9, #2
 80047e4:	fa5f f989 	uxtb.w	r9, r9
 80047e8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80047ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047ee:	d824      	bhi.n	800483a <_printf_float+0x152>
 80047f0:	3901      	subs	r1, #1
 80047f2:	464a      	mov	r2, r9
 80047f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80047f8:	9109      	str	r1, [sp, #36]	; 0x24
 80047fa:	f7ff ff41 	bl	8004680 <__exponent>
 80047fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004800:	1813      	adds	r3, r2, r0
 8004802:	2a01      	cmp	r2, #1
 8004804:	4682      	mov	sl, r0
 8004806:	6123      	str	r3, [r4, #16]
 8004808:	dc02      	bgt.n	8004810 <_printf_float+0x128>
 800480a:	6822      	ldr	r2, [r4, #0]
 800480c:	07d1      	lsls	r1, r2, #31
 800480e:	d501      	bpl.n	8004814 <_printf_float+0x12c>
 8004810:	3301      	adds	r3, #1
 8004812:	6123      	str	r3, [r4, #16]
 8004814:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004818:	2b00      	cmp	r3, #0
 800481a:	d0a9      	beq.n	8004770 <_printf_float+0x88>
 800481c:	232d      	movs	r3, #45	; 0x2d
 800481e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004822:	e7a5      	b.n	8004770 <_printf_float+0x88>
 8004824:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8004828:	f000 8178 	beq.w	8004b1c <_printf_float+0x434>
 800482c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004830:	d1be      	bne.n	80047b0 <_printf_float+0xc8>
 8004832:	2900      	cmp	r1, #0
 8004834:	d1bc      	bne.n	80047b0 <_printf_float+0xc8>
 8004836:	2101      	movs	r1, #1
 8004838:	e7b9      	b.n	80047ae <_printf_float+0xc6>
 800483a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800483e:	d119      	bne.n	8004874 <_printf_float+0x18c>
 8004840:	2900      	cmp	r1, #0
 8004842:	6863      	ldr	r3, [r4, #4]
 8004844:	dd0c      	ble.n	8004860 <_printf_float+0x178>
 8004846:	6121      	str	r1, [r4, #16]
 8004848:	b913      	cbnz	r3, 8004850 <_printf_float+0x168>
 800484a:	6822      	ldr	r2, [r4, #0]
 800484c:	07d2      	lsls	r2, r2, #31
 800484e:	d502      	bpl.n	8004856 <_printf_float+0x16e>
 8004850:	3301      	adds	r3, #1
 8004852:	440b      	add	r3, r1
 8004854:	6123      	str	r3, [r4, #16]
 8004856:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004858:	65a3      	str	r3, [r4, #88]	; 0x58
 800485a:	f04f 0a00 	mov.w	sl, #0
 800485e:	e7d9      	b.n	8004814 <_printf_float+0x12c>
 8004860:	b913      	cbnz	r3, 8004868 <_printf_float+0x180>
 8004862:	6822      	ldr	r2, [r4, #0]
 8004864:	07d0      	lsls	r0, r2, #31
 8004866:	d501      	bpl.n	800486c <_printf_float+0x184>
 8004868:	3302      	adds	r3, #2
 800486a:	e7f3      	b.n	8004854 <_printf_float+0x16c>
 800486c:	2301      	movs	r3, #1
 800486e:	e7f1      	b.n	8004854 <_printf_float+0x16c>
 8004870:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004874:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004878:	4293      	cmp	r3, r2
 800487a:	db05      	blt.n	8004888 <_printf_float+0x1a0>
 800487c:	6822      	ldr	r2, [r4, #0]
 800487e:	6123      	str	r3, [r4, #16]
 8004880:	07d1      	lsls	r1, r2, #31
 8004882:	d5e8      	bpl.n	8004856 <_printf_float+0x16e>
 8004884:	3301      	adds	r3, #1
 8004886:	e7e5      	b.n	8004854 <_printf_float+0x16c>
 8004888:	2b00      	cmp	r3, #0
 800488a:	bfd4      	ite	le
 800488c:	f1c3 0302 	rsble	r3, r3, #2
 8004890:	2301      	movgt	r3, #1
 8004892:	4413      	add	r3, r2
 8004894:	e7de      	b.n	8004854 <_printf_float+0x16c>
 8004896:	6823      	ldr	r3, [r4, #0]
 8004898:	055a      	lsls	r2, r3, #21
 800489a:	d407      	bmi.n	80048ac <_printf_float+0x1c4>
 800489c:	6923      	ldr	r3, [r4, #16]
 800489e:	4642      	mov	r2, r8
 80048a0:	4631      	mov	r1, r6
 80048a2:	4628      	mov	r0, r5
 80048a4:	47b8      	blx	r7
 80048a6:	3001      	adds	r0, #1
 80048a8:	d12a      	bne.n	8004900 <_printf_float+0x218>
 80048aa:	e76b      	b.n	8004784 <_printf_float+0x9c>
 80048ac:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80048b0:	f240 80de 	bls.w	8004a70 <_printf_float+0x388>
 80048b4:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80048b8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80048bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c0:	d133      	bne.n	800492a <_printf_float+0x242>
 80048c2:	2301      	movs	r3, #1
 80048c4:	4a42      	ldr	r2, [pc, #264]	; (80049d0 <_printf_float+0x2e8>)
 80048c6:	4631      	mov	r1, r6
 80048c8:	4628      	mov	r0, r5
 80048ca:	47b8      	blx	r7
 80048cc:	3001      	adds	r0, #1
 80048ce:	f43f af59 	beq.w	8004784 <_printf_float+0x9c>
 80048d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048d6:	429a      	cmp	r2, r3
 80048d8:	db02      	blt.n	80048e0 <_printf_float+0x1f8>
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	07d8      	lsls	r0, r3, #31
 80048de:	d50f      	bpl.n	8004900 <_printf_float+0x218>
 80048e0:	9b05      	ldr	r3, [sp, #20]
 80048e2:	465a      	mov	r2, fp
 80048e4:	4631      	mov	r1, r6
 80048e6:	4628      	mov	r0, r5
 80048e8:	47b8      	blx	r7
 80048ea:	3001      	adds	r0, #1
 80048ec:	f43f af4a 	beq.w	8004784 <_printf_float+0x9c>
 80048f0:	f04f 0800 	mov.w	r8, #0
 80048f4:	f104 091a 	add.w	r9, r4, #26
 80048f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048fa:	3b01      	subs	r3, #1
 80048fc:	4543      	cmp	r3, r8
 80048fe:	dc09      	bgt.n	8004914 <_printf_float+0x22c>
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	079b      	lsls	r3, r3, #30
 8004904:	f100 8105 	bmi.w	8004b12 <_printf_float+0x42a>
 8004908:	68e0      	ldr	r0, [r4, #12]
 800490a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800490c:	4298      	cmp	r0, r3
 800490e:	bfb8      	it	lt
 8004910:	4618      	movlt	r0, r3
 8004912:	e739      	b.n	8004788 <_printf_float+0xa0>
 8004914:	2301      	movs	r3, #1
 8004916:	464a      	mov	r2, r9
 8004918:	4631      	mov	r1, r6
 800491a:	4628      	mov	r0, r5
 800491c:	47b8      	blx	r7
 800491e:	3001      	adds	r0, #1
 8004920:	f43f af30 	beq.w	8004784 <_printf_float+0x9c>
 8004924:	f108 0801 	add.w	r8, r8, #1
 8004928:	e7e6      	b.n	80048f8 <_printf_float+0x210>
 800492a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800492c:	2b00      	cmp	r3, #0
 800492e:	dc2b      	bgt.n	8004988 <_printf_float+0x2a0>
 8004930:	2301      	movs	r3, #1
 8004932:	4a27      	ldr	r2, [pc, #156]	; (80049d0 <_printf_float+0x2e8>)
 8004934:	4631      	mov	r1, r6
 8004936:	4628      	mov	r0, r5
 8004938:	47b8      	blx	r7
 800493a:	3001      	adds	r0, #1
 800493c:	f43f af22 	beq.w	8004784 <_printf_float+0x9c>
 8004940:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004942:	b923      	cbnz	r3, 800494e <_printf_float+0x266>
 8004944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004946:	b913      	cbnz	r3, 800494e <_printf_float+0x266>
 8004948:	6823      	ldr	r3, [r4, #0]
 800494a:	07d9      	lsls	r1, r3, #31
 800494c:	d5d8      	bpl.n	8004900 <_printf_float+0x218>
 800494e:	9b05      	ldr	r3, [sp, #20]
 8004950:	465a      	mov	r2, fp
 8004952:	4631      	mov	r1, r6
 8004954:	4628      	mov	r0, r5
 8004956:	47b8      	blx	r7
 8004958:	3001      	adds	r0, #1
 800495a:	f43f af13 	beq.w	8004784 <_printf_float+0x9c>
 800495e:	f04f 0900 	mov.w	r9, #0
 8004962:	f104 0a1a 	add.w	sl, r4, #26
 8004966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004968:	425b      	negs	r3, r3
 800496a:	454b      	cmp	r3, r9
 800496c:	dc01      	bgt.n	8004972 <_printf_float+0x28a>
 800496e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004970:	e795      	b.n	800489e <_printf_float+0x1b6>
 8004972:	2301      	movs	r3, #1
 8004974:	4652      	mov	r2, sl
 8004976:	4631      	mov	r1, r6
 8004978:	4628      	mov	r0, r5
 800497a:	47b8      	blx	r7
 800497c:	3001      	adds	r0, #1
 800497e:	f43f af01 	beq.w	8004784 <_printf_float+0x9c>
 8004982:	f109 0901 	add.w	r9, r9, #1
 8004986:	e7ee      	b.n	8004966 <_printf_float+0x27e>
 8004988:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800498a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800498c:	429a      	cmp	r2, r3
 800498e:	bfa8      	it	ge
 8004990:	461a      	movge	r2, r3
 8004992:	2a00      	cmp	r2, #0
 8004994:	4691      	mov	r9, r2
 8004996:	dd07      	ble.n	80049a8 <_printf_float+0x2c0>
 8004998:	4613      	mov	r3, r2
 800499a:	4631      	mov	r1, r6
 800499c:	4642      	mov	r2, r8
 800499e:	4628      	mov	r0, r5
 80049a0:	47b8      	blx	r7
 80049a2:	3001      	adds	r0, #1
 80049a4:	f43f aeee 	beq.w	8004784 <_printf_float+0x9c>
 80049a8:	f104 031a 	add.w	r3, r4, #26
 80049ac:	f04f 0a00 	mov.w	sl, #0
 80049b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049b4:	9307      	str	r3, [sp, #28]
 80049b6:	e017      	b.n	80049e8 <_printf_float+0x300>
 80049b8:	ffffffff 	.word	0xffffffff
 80049bc:	7fefffff 	.word	0x7fefffff
 80049c0:	08006b64 	.word	0x08006b64
 80049c4:	08006b60 	.word	0x08006b60
 80049c8:	08006b6c 	.word	0x08006b6c
 80049cc:	08006b68 	.word	0x08006b68
 80049d0:	08006b70 	.word	0x08006b70
 80049d4:	2301      	movs	r3, #1
 80049d6:	9a07      	ldr	r2, [sp, #28]
 80049d8:	4631      	mov	r1, r6
 80049da:	4628      	mov	r0, r5
 80049dc:	47b8      	blx	r7
 80049de:	3001      	adds	r0, #1
 80049e0:	f43f aed0 	beq.w	8004784 <_printf_float+0x9c>
 80049e4:	f10a 0a01 	add.w	sl, sl, #1
 80049e8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049ea:	9306      	str	r3, [sp, #24]
 80049ec:	eba3 0309 	sub.w	r3, r3, r9
 80049f0:	4553      	cmp	r3, sl
 80049f2:	dcef      	bgt.n	80049d4 <_printf_float+0x2ec>
 80049f4:	9b06      	ldr	r3, [sp, #24]
 80049f6:	4498      	add	r8, r3
 80049f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049fc:	429a      	cmp	r2, r3
 80049fe:	db15      	blt.n	8004a2c <_printf_float+0x344>
 8004a00:	6823      	ldr	r3, [r4, #0]
 8004a02:	07da      	lsls	r2, r3, #31
 8004a04:	d412      	bmi.n	8004a2c <_printf_float+0x344>
 8004a06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a08:	9a06      	ldr	r2, [sp, #24]
 8004a0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a0c:	1a9a      	subs	r2, r3, r2
 8004a0e:	eba3 0a01 	sub.w	sl, r3, r1
 8004a12:	4592      	cmp	sl, r2
 8004a14:	bfa8      	it	ge
 8004a16:	4692      	movge	sl, r2
 8004a18:	f1ba 0f00 	cmp.w	sl, #0
 8004a1c:	dc0e      	bgt.n	8004a3c <_printf_float+0x354>
 8004a1e:	f04f 0800 	mov.w	r8, #0
 8004a22:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004a26:	f104 091a 	add.w	r9, r4, #26
 8004a2a:	e019      	b.n	8004a60 <_printf_float+0x378>
 8004a2c:	9b05      	ldr	r3, [sp, #20]
 8004a2e:	465a      	mov	r2, fp
 8004a30:	4631      	mov	r1, r6
 8004a32:	4628      	mov	r0, r5
 8004a34:	47b8      	blx	r7
 8004a36:	3001      	adds	r0, #1
 8004a38:	d1e5      	bne.n	8004a06 <_printf_float+0x31e>
 8004a3a:	e6a3      	b.n	8004784 <_printf_float+0x9c>
 8004a3c:	4653      	mov	r3, sl
 8004a3e:	4642      	mov	r2, r8
 8004a40:	4631      	mov	r1, r6
 8004a42:	4628      	mov	r0, r5
 8004a44:	47b8      	blx	r7
 8004a46:	3001      	adds	r0, #1
 8004a48:	d1e9      	bne.n	8004a1e <_printf_float+0x336>
 8004a4a:	e69b      	b.n	8004784 <_printf_float+0x9c>
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	464a      	mov	r2, r9
 8004a50:	4631      	mov	r1, r6
 8004a52:	4628      	mov	r0, r5
 8004a54:	47b8      	blx	r7
 8004a56:	3001      	adds	r0, #1
 8004a58:	f43f ae94 	beq.w	8004784 <_printf_float+0x9c>
 8004a5c:	f108 0801 	add.w	r8, r8, #1
 8004a60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	eba3 030a 	sub.w	r3, r3, sl
 8004a6a:	4543      	cmp	r3, r8
 8004a6c:	dcee      	bgt.n	8004a4c <_printf_float+0x364>
 8004a6e:	e747      	b.n	8004900 <_printf_float+0x218>
 8004a70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a72:	2a01      	cmp	r2, #1
 8004a74:	dc01      	bgt.n	8004a7a <_printf_float+0x392>
 8004a76:	07db      	lsls	r3, r3, #31
 8004a78:	d539      	bpl.n	8004aee <_printf_float+0x406>
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	4642      	mov	r2, r8
 8004a7e:	4631      	mov	r1, r6
 8004a80:	4628      	mov	r0, r5
 8004a82:	47b8      	blx	r7
 8004a84:	3001      	adds	r0, #1
 8004a86:	f43f ae7d 	beq.w	8004784 <_printf_float+0x9c>
 8004a8a:	9b05      	ldr	r3, [sp, #20]
 8004a8c:	465a      	mov	r2, fp
 8004a8e:	4631      	mov	r1, r6
 8004a90:	4628      	mov	r0, r5
 8004a92:	47b8      	blx	r7
 8004a94:	3001      	adds	r0, #1
 8004a96:	f108 0801 	add.w	r8, r8, #1
 8004a9a:	f43f ae73 	beq.w	8004784 <_printf_float+0x9c>
 8004a9e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004aa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004aa4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004aa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aac:	f103 33ff 	add.w	r3, r3, #4294967295
 8004ab0:	d018      	beq.n	8004ae4 <_printf_float+0x3fc>
 8004ab2:	4642      	mov	r2, r8
 8004ab4:	4631      	mov	r1, r6
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	47b8      	blx	r7
 8004aba:	3001      	adds	r0, #1
 8004abc:	d10e      	bne.n	8004adc <_printf_float+0x3f4>
 8004abe:	e661      	b.n	8004784 <_printf_float+0x9c>
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	464a      	mov	r2, r9
 8004ac4:	4631      	mov	r1, r6
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	47b8      	blx	r7
 8004aca:	3001      	adds	r0, #1
 8004acc:	f43f ae5a 	beq.w	8004784 <_printf_float+0x9c>
 8004ad0:	f108 0801 	add.w	r8, r8, #1
 8004ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	4543      	cmp	r3, r8
 8004ada:	dcf1      	bgt.n	8004ac0 <_printf_float+0x3d8>
 8004adc:	4653      	mov	r3, sl
 8004ade:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004ae2:	e6dd      	b.n	80048a0 <_printf_float+0x1b8>
 8004ae4:	f04f 0800 	mov.w	r8, #0
 8004ae8:	f104 091a 	add.w	r9, r4, #26
 8004aec:	e7f2      	b.n	8004ad4 <_printf_float+0x3ec>
 8004aee:	2301      	movs	r3, #1
 8004af0:	e7df      	b.n	8004ab2 <_printf_float+0x3ca>
 8004af2:	2301      	movs	r3, #1
 8004af4:	464a      	mov	r2, r9
 8004af6:	4631      	mov	r1, r6
 8004af8:	4628      	mov	r0, r5
 8004afa:	47b8      	blx	r7
 8004afc:	3001      	adds	r0, #1
 8004afe:	f43f ae41 	beq.w	8004784 <_printf_float+0x9c>
 8004b02:	f108 0801 	add.w	r8, r8, #1
 8004b06:	68e3      	ldr	r3, [r4, #12]
 8004b08:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004b0a:	1a9b      	subs	r3, r3, r2
 8004b0c:	4543      	cmp	r3, r8
 8004b0e:	dcf0      	bgt.n	8004af2 <_printf_float+0x40a>
 8004b10:	e6fa      	b.n	8004908 <_printf_float+0x220>
 8004b12:	f04f 0800 	mov.w	r8, #0
 8004b16:	f104 0919 	add.w	r9, r4, #25
 8004b1a:	e7f4      	b.n	8004b06 <_printf_float+0x41e>
 8004b1c:	2900      	cmp	r1, #0
 8004b1e:	f43f ae8a 	beq.w	8004836 <_printf_float+0x14e>
 8004b22:	f04f 0c00 	mov.w	ip, #0
 8004b26:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8004b2a:	e9cd 0900 	strd	r0, r9, [sp]
 8004b2e:	6022      	str	r2, [r4, #0]
 8004b30:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004b34:	4628      	mov	r0, r5
 8004b36:	f7ff fd51 	bl	80045dc <__cvt>
 8004b3a:	4680      	mov	r8, r0
 8004b3c:	e64a      	b.n	80047d4 <_printf_float+0xec>
 8004b3e:	bf00      	nop

08004b40 <_printf_common>:
 8004b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b44:	4691      	mov	r9, r2
 8004b46:	461f      	mov	r7, r3
 8004b48:	688a      	ldr	r2, [r1, #8]
 8004b4a:	690b      	ldr	r3, [r1, #16]
 8004b4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b50:	4293      	cmp	r3, r2
 8004b52:	bfb8      	it	lt
 8004b54:	4613      	movlt	r3, r2
 8004b56:	f8c9 3000 	str.w	r3, [r9]
 8004b5a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b5e:	4606      	mov	r6, r0
 8004b60:	460c      	mov	r4, r1
 8004b62:	b112      	cbz	r2, 8004b6a <_printf_common+0x2a>
 8004b64:	3301      	adds	r3, #1
 8004b66:	f8c9 3000 	str.w	r3, [r9]
 8004b6a:	6823      	ldr	r3, [r4, #0]
 8004b6c:	0699      	lsls	r1, r3, #26
 8004b6e:	bf42      	ittt	mi
 8004b70:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004b74:	3302      	addmi	r3, #2
 8004b76:	f8c9 3000 	strmi.w	r3, [r9]
 8004b7a:	6825      	ldr	r5, [r4, #0]
 8004b7c:	f015 0506 	ands.w	r5, r5, #6
 8004b80:	d107      	bne.n	8004b92 <_printf_common+0x52>
 8004b82:	f104 0a19 	add.w	sl, r4, #25
 8004b86:	68e3      	ldr	r3, [r4, #12]
 8004b88:	f8d9 2000 	ldr.w	r2, [r9]
 8004b8c:	1a9b      	subs	r3, r3, r2
 8004b8e:	42ab      	cmp	r3, r5
 8004b90:	dc28      	bgt.n	8004be4 <_printf_common+0xa4>
 8004b92:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004b96:	6822      	ldr	r2, [r4, #0]
 8004b98:	3300      	adds	r3, #0
 8004b9a:	bf18      	it	ne
 8004b9c:	2301      	movne	r3, #1
 8004b9e:	0692      	lsls	r2, r2, #26
 8004ba0:	d42d      	bmi.n	8004bfe <_printf_common+0xbe>
 8004ba2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ba6:	4639      	mov	r1, r7
 8004ba8:	4630      	mov	r0, r6
 8004baa:	47c0      	blx	r8
 8004bac:	3001      	adds	r0, #1
 8004bae:	d020      	beq.n	8004bf2 <_printf_common+0xb2>
 8004bb0:	6823      	ldr	r3, [r4, #0]
 8004bb2:	68e5      	ldr	r5, [r4, #12]
 8004bb4:	f8d9 2000 	ldr.w	r2, [r9]
 8004bb8:	f003 0306 	and.w	r3, r3, #6
 8004bbc:	2b04      	cmp	r3, #4
 8004bbe:	bf08      	it	eq
 8004bc0:	1aad      	subeq	r5, r5, r2
 8004bc2:	68a3      	ldr	r3, [r4, #8]
 8004bc4:	6922      	ldr	r2, [r4, #16]
 8004bc6:	bf0c      	ite	eq
 8004bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bcc:	2500      	movne	r5, #0
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	bfc4      	itt	gt
 8004bd2:	1a9b      	subgt	r3, r3, r2
 8004bd4:	18ed      	addgt	r5, r5, r3
 8004bd6:	f04f 0900 	mov.w	r9, #0
 8004bda:	341a      	adds	r4, #26
 8004bdc:	454d      	cmp	r5, r9
 8004bde:	d11a      	bne.n	8004c16 <_printf_common+0xd6>
 8004be0:	2000      	movs	r0, #0
 8004be2:	e008      	b.n	8004bf6 <_printf_common+0xb6>
 8004be4:	2301      	movs	r3, #1
 8004be6:	4652      	mov	r2, sl
 8004be8:	4639      	mov	r1, r7
 8004bea:	4630      	mov	r0, r6
 8004bec:	47c0      	blx	r8
 8004bee:	3001      	adds	r0, #1
 8004bf0:	d103      	bne.n	8004bfa <_printf_common+0xba>
 8004bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bfa:	3501      	adds	r5, #1
 8004bfc:	e7c3      	b.n	8004b86 <_printf_common+0x46>
 8004bfe:	18e1      	adds	r1, r4, r3
 8004c00:	1c5a      	adds	r2, r3, #1
 8004c02:	2030      	movs	r0, #48	; 0x30
 8004c04:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c08:	4422      	add	r2, r4
 8004c0a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c0e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c12:	3302      	adds	r3, #2
 8004c14:	e7c5      	b.n	8004ba2 <_printf_common+0x62>
 8004c16:	2301      	movs	r3, #1
 8004c18:	4622      	mov	r2, r4
 8004c1a:	4639      	mov	r1, r7
 8004c1c:	4630      	mov	r0, r6
 8004c1e:	47c0      	blx	r8
 8004c20:	3001      	adds	r0, #1
 8004c22:	d0e6      	beq.n	8004bf2 <_printf_common+0xb2>
 8004c24:	f109 0901 	add.w	r9, r9, #1
 8004c28:	e7d8      	b.n	8004bdc <_printf_common+0x9c>
	...

08004c2c <_printf_i>:
 8004c2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004c30:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004c34:	460c      	mov	r4, r1
 8004c36:	7e09      	ldrb	r1, [r1, #24]
 8004c38:	b085      	sub	sp, #20
 8004c3a:	296e      	cmp	r1, #110	; 0x6e
 8004c3c:	4617      	mov	r7, r2
 8004c3e:	4606      	mov	r6, r0
 8004c40:	4698      	mov	r8, r3
 8004c42:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c44:	f000 80b3 	beq.w	8004dae <_printf_i+0x182>
 8004c48:	d822      	bhi.n	8004c90 <_printf_i+0x64>
 8004c4a:	2963      	cmp	r1, #99	; 0x63
 8004c4c:	d036      	beq.n	8004cbc <_printf_i+0x90>
 8004c4e:	d80a      	bhi.n	8004c66 <_printf_i+0x3a>
 8004c50:	2900      	cmp	r1, #0
 8004c52:	f000 80b9 	beq.w	8004dc8 <_printf_i+0x19c>
 8004c56:	2958      	cmp	r1, #88	; 0x58
 8004c58:	f000 8083 	beq.w	8004d62 <_printf_i+0x136>
 8004c5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c60:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004c64:	e032      	b.n	8004ccc <_printf_i+0xa0>
 8004c66:	2964      	cmp	r1, #100	; 0x64
 8004c68:	d001      	beq.n	8004c6e <_printf_i+0x42>
 8004c6a:	2969      	cmp	r1, #105	; 0x69
 8004c6c:	d1f6      	bne.n	8004c5c <_printf_i+0x30>
 8004c6e:	6820      	ldr	r0, [r4, #0]
 8004c70:	6813      	ldr	r3, [r2, #0]
 8004c72:	0605      	lsls	r5, r0, #24
 8004c74:	f103 0104 	add.w	r1, r3, #4
 8004c78:	d52a      	bpl.n	8004cd0 <_printf_i+0xa4>
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	6011      	str	r1, [r2, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	da03      	bge.n	8004c8a <_printf_i+0x5e>
 8004c82:	222d      	movs	r2, #45	; 0x2d
 8004c84:	425b      	negs	r3, r3
 8004c86:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004c8a:	486f      	ldr	r0, [pc, #444]	; (8004e48 <_printf_i+0x21c>)
 8004c8c:	220a      	movs	r2, #10
 8004c8e:	e039      	b.n	8004d04 <_printf_i+0xd8>
 8004c90:	2973      	cmp	r1, #115	; 0x73
 8004c92:	f000 809d 	beq.w	8004dd0 <_printf_i+0x1a4>
 8004c96:	d808      	bhi.n	8004caa <_printf_i+0x7e>
 8004c98:	296f      	cmp	r1, #111	; 0x6f
 8004c9a:	d020      	beq.n	8004cde <_printf_i+0xb2>
 8004c9c:	2970      	cmp	r1, #112	; 0x70
 8004c9e:	d1dd      	bne.n	8004c5c <_printf_i+0x30>
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	f043 0320 	orr.w	r3, r3, #32
 8004ca6:	6023      	str	r3, [r4, #0]
 8004ca8:	e003      	b.n	8004cb2 <_printf_i+0x86>
 8004caa:	2975      	cmp	r1, #117	; 0x75
 8004cac:	d017      	beq.n	8004cde <_printf_i+0xb2>
 8004cae:	2978      	cmp	r1, #120	; 0x78
 8004cb0:	d1d4      	bne.n	8004c5c <_printf_i+0x30>
 8004cb2:	2378      	movs	r3, #120	; 0x78
 8004cb4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004cb8:	4864      	ldr	r0, [pc, #400]	; (8004e4c <_printf_i+0x220>)
 8004cba:	e055      	b.n	8004d68 <_printf_i+0x13c>
 8004cbc:	6813      	ldr	r3, [r2, #0]
 8004cbe:	1d19      	adds	r1, r3, #4
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	6011      	str	r1, [r2, #0]
 8004cc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cc8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e08c      	b.n	8004dea <_printf_i+0x1be>
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	6011      	str	r1, [r2, #0]
 8004cd4:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004cd8:	bf18      	it	ne
 8004cda:	b21b      	sxthne	r3, r3
 8004cdc:	e7cf      	b.n	8004c7e <_printf_i+0x52>
 8004cde:	6813      	ldr	r3, [r2, #0]
 8004ce0:	6825      	ldr	r5, [r4, #0]
 8004ce2:	1d18      	adds	r0, r3, #4
 8004ce4:	6010      	str	r0, [r2, #0]
 8004ce6:	0628      	lsls	r0, r5, #24
 8004ce8:	d501      	bpl.n	8004cee <_printf_i+0xc2>
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	e002      	b.n	8004cf4 <_printf_i+0xc8>
 8004cee:	0668      	lsls	r0, r5, #25
 8004cf0:	d5fb      	bpl.n	8004cea <_printf_i+0xbe>
 8004cf2:	881b      	ldrh	r3, [r3, #0]
 8004cf4:	4854      	ldr	r0, [pc, #336]	; (8004e48 <_printf_i+0x21c>)
 8004cf6:	296f      	cmp	r1, #111	; 0x6f
 8004cf8:	bf14      	ite	ne
 8004cfa:	220a      	movne	r2, #10
 8004cfc:	2208      	moveq	r2, #8
 8004cfe:	2100      	movs	r1, #0
 8004d00:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d04:	6865      	ldr	r5, [r4, #4]
 8004d06:	60a5      	str	r5, [r4, #8]
 8004d08:	2d00      	cmp	r5, #0
 8004d0a:	f2c0 8095 	blt.w	8004e38 <_printf_i+0x20c>
 8004d0e:	6821      	ldr	r1, [r4, #0]
 8004d10:	f021 0104 	bic.w	r1, r1, #4
 8004d14:	6021      	str	r1, [r4, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d13d      	bne.n	8004d96 <_printf_i+0x16a>
 8004d1a:	2d00      	cmp	r5, #0
 8004d1c:	f040 808e 	bne.w	8004e3c <_printf_i+0x210>
 8004d20:	4665      	mov	r5, ip
 8004d22:	2a08      	cmp	r2, #8
 8004d24:	d10b      	bne.n	8004d3e <_printf_i+0x112>
 8004d26:	6823      	ldr	r3, [r4, #0]
 8004d28:	07db      	lsls	r3, r3, #31
 8004d2a:	d508      	bpl.n	8004d3e <_printf_i+0x112>
 8004d2c:	6923      	ldr	r3, [r4, #16]
 8004d2e:	6862      	ldr	r2, [r4, #4]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	bfde      	ittt	le
 8004d34:	2330      	movle	r3, #48	; 0x30
 8004d36:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d3a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d3e:	ebac 0305 	sub.w	r3, ip, r5
 8004d42:	6123      	str	r3, [r4, #16]
 8004d44:	f8cd 8000 	str.w	r8, [sp]
 8004d48:	463b      	mov	r3, r7
 8004d4a:	aa03      	add	r2, sp, #12
 8004d4c:	4621      	mov	r1, r4
 8004d4e:	4630      	mov	r0, r6
 8004d50:	f7ff fef6 	bl	8004b40 <_printf_common>
 8004d54:	3001      	adds	r0, #1
 8004d56:	d14d      	bne.n	8004df4 <_printf_i+0x1c8>
 8004d58:	f04f 30ff 	mov.w	r0, #4294967295
 8004d5c:	b005      	add	sp, #20
 8004d5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d62:	4839      	ldr	r0, [pc, #228]	; (8004e48 <_printf_i+0x21c>)
 8004d64:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004d68:	6813      	ldr	r3, [r2, #0]
 8004d6a:	6821      	ldr	r1, [r4, #0]
 8004d6c:	1d1d      	adds	r5, r3, #4
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6015      	str	r5, [r2, #0]
 8004d72:	060a      	lsls	r2, r1, #24
 8004d74:	d50b      	bpl.n	8004d8e <_printf_i+0x162>
 8004d76:	07ca      	lsls	r2, r1, #31
 8004d78:	bf44      	itt	mi
 8004d7a:	f041 0120 	orrmi.w	r1, r1, #32
 8004d7e:	6021      	strmi	r1, [r4, #0]
 8004d80:	b91b      	cbnz	r3, 8004d8a <_printf_i+0x15e>
 8004d82:	6822      	ldr	r2, [r4, #0]
 8004d84:	f022 0220 	bic.w	r2, r2, #32
 8004d88:	6022      	str	r2, [r4, #0]
 8004d8a:	2210      	movs	r2, #16
 8004d8c:	e7b7      	b.n	8004cfe <_printf_i+0xd2>
 8004d8e:	064d      	lsls	r5, r1, #25
 8004d90:	bf48      	it	mi
 8004d92:	b29b      	uxthmi	r3, r3
 8004d94:	e7ef      	b.n	8004d76 <_printf_i+0x14a>
 8004d96:	4665      	mov	r5, ip
 8004d98:	fbb3 f1f2 	udiv	r1, r3, r2
 8004d9c:	fb02 3311 	mls	r3, r2, r1, r3
 8004da0:	5cc3      	ldrb	r3, [r0, r3]
 8004da2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004da6:	460b      	mov	r3, r1
 8004da8:	2900      	cmp	r1, #0
 8004daa:	d1f5      	bne.n	8004d98 <_printf_i+0x16c>
 8004dac:	e7b9      	b.n	8004d22 <_printf_i+0xf6>
 8004dae:	6813      	ldr	r3, [r2, #0]
 8004db0:	6825      	ldr	r5, [r4, #0]
 8004db2:	6961      	ldr	r1, [r4, #20]
 8004db4:	1d18      	adds	r0, r3, #4
 8004db6:	6010      	str	r0, [r2, #0]
 8004db8:	0628      	lsls	r0, r5, #24
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	d501      	bpl.n	8004dc2 <_printf_i+0x196>
 8004dbe:	6019      	str	r1, [r3, #0]
 8004dc0:	e002      	b.n	8004dc8 <_printf_i+0x19c>
 8004dc2:	066a      	lsls	r2, r5, #25
 8004dc4:	d5fb      	bpl.n	8004dbe <_printf_i+0x192>
 8004dc6:	8019      	strh	r1, [r3, #0]
 8004dc8:	2300      	movs	r3, #0
 8004dca:	6123      	str	r3, [r4, #16]
 8004dcc:	4665      	mov	r5, ip
 8004dce:	e7b9      	b.n	8004d44 <_printf_i+0x118>
 8004dd0:	6813      	ldr	r3, [r2, #0]
 8004dd2:	1d19      	adds	r1, r3, #4
 8004dd4:	6011      	str	r1, [r2, #0]
 8004dd6:	681d      	ldr	r5, [r3, #0]
 8004dd8:	6862      	ldr	r2, [r4, #4]
 8004dda:	2100      	movs	r1, #0
 8004ddc:	4628      	mov	r0, r5
 8004dde:	f7fb fa37 	bl	8000250 <memchr>
 8004de2:	b108      	cbz	r0, 8004de8 <_printf_i+0x1bc>
 8004de4:	1b40      	subs	r0, r0, r5
 8004de6:	6060      	str	r0, [r4, #4]
 8004de8:	6863      	ldr	r3, [r4, #4]
 8004dea:	6123      	str	r3, [r4, #16]
 8004dec:	2300      	movs	r3, #0
 8004dee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004df2:	e7a7      	b.n	8004d44 <_printf_i+0x118>
 8004df4:	6923      	ldr	r3, [r4, #16]
 8004df6:	462a      	mov	r2, r5
 8004df8:	4639      	mov	r1, r7
 8004dfa:	4630      	mov	r0, r6
 8004dfc:	47c0      	blx	r8
 8004dfe:	3001      	adds	r0, #1
 8004e00:	d0aa      	beq.n	8004d58 <_printf_i+0x12c>
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	079b      	lsls	r3, r3, #30
 8004e06:	d413      	bmi.n	8004e30 <_printf_i+0x204>
 8004e08:	68e0      	ldr	r0, [r4, #12]
 8004e0a:	9b03      	ldr	r3, [sp, #12]
 8004e0c:	4298      	cmp	r0, r3
 8004e0e:	bfb8      	it	lt
 8004e10:	4618      	movlt	r0, r3
 8004e12:	e7a3      	b.n	8004d5c <_printf_i+0x130>
 8004e14:	2301      	movs	r3, #1
 8004e16:	464a      	mov	r2, r9
 8004e18:	4639      	mov	r1, r7
 8004e1a:	4630      	mov	r0, r6
 8004e1c:	47c0      	blx	r8
 8004e1e:	3001      	adds	r0, #1
 8004e20:	d09a      	beq.n	8004d58 <_printf_i+0x12c>
 8004e22:	3501      	adds	r5, #1
 8004e24:	68e3      	ldr	r3, [r4, #12]
 8004e26:	9a03      	ldr	r2, [sp, #12]
 8004e28:	1a9b      	subs	r3, r3, r2
 8004e2a:	42ab      	cmp	r3, r5
 8004e2c:	dcf2      	bgt.n	8004e14 <_printf_i+0x1e8>
 8004e2e:	e7eb      	b.n	8004e08 <_printf_i+0x1dc>
 8004e30:	2500      	movs	r5, #0
 8004e32:	f104 0919 	add.w	r9, r4, #25
 8004e36:	e7f5      	b.n	8004e24 <_printf_i+0x1f8>
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1ac      	bne.n	8004d96 <_printf_i+0x16a>
 8004e3c:	7803      	ldrb	r3, [r0, #0]
 8004e3e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e42:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e46:	e76c      	b.n	8004d22 <_printf_i+0xf6>
 8004e48:	08006b72 	.word	0x08006b72
 8004e4c:	08006b83 	.word	0x08006b83

08004e50 <iprintf>:
 8004e50:	b40f      	push	{r0, r1, r2, r3}
 8004e52:	4b0a      	ldr	r3, [pc, #40]	; (8004e7c <iprintf+0x2c>)
 8004e54:	b513      	push	{r0, r1, r4, lr}
 8004e56:	681c      	ldr	r4, [r3, #0]
 8004e58:	b124      	cbz	r4, 8004e64 <iprintf+0x14>
 8004e5a:	69a3      	ldr	r3, [r4, #24]
 8004e5c:	b913      	cbnz	r3, 8004e64 <iprintf+0x14>
 8004e5e:	4620      	mov	r0, r4
 8004e60:	f000 fe26 	bl	8005ab0 <__sinit>
 8004e64:	ab05      	add	r3, sp, #20
 8004e66:	9a04      	ldr	r2, [sp, #16]
 8004e68:	68a1      	ldr	r1, [r4, #8]
 8004e6a:	9301      	str	r3, [sp, #4]
 8004e6c:	4620      	mov	r0, r4
 8004e6e:	f001 fa85 	bl	800637c <_vfiprintf_r>
 8004e72:	b002      	add	sp, #8
 8004e74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e78:	b004      	add	sp, #16
 8004e7a:	4770      	bx	lr
 8004e7c:	2000000c 	.word	0x2000000c

08004e80 <quorem>:
 8004e80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e84:	6903      	ldr	r3, [r0, #16]
 8004e86:	690c      	ldr	r4, [r1, #16]
 8004e88:	42a3      	cmp	r3, r4
 8004e8a:	4680      	mov	r8, r0
 8004e8c:	f2c0 8082 	blt.w	8004f94 <quorem+0x114>
 8004e90:	3c01      	subs	r4, #1
 8004e92:	f101 0714 	add.w	r7, r1, #20
 8004e96:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8004e9a:	f100 0614 	add.w	r6, r0, #20
 8004e9e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004ea2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004ea6:	eb06 030c 	add.w	r3, r6, ip
 8004eaa:	3501      	adds	r5, #1
 8004eac:	eb07 090c 	add.w	r9, r7, ip
 8004eb0:	9301      	str	r3, [sp, #4]
 8004eb2:	fbb0 f5f5 	udiv	r5, r0, r5
 8004eb6:	b395      	cbz	r5, 8004f1e <quorem+0x9e>
 8004eb8:	f04f 0a00 	mov.w	sl, #0
 8004ebc:	4638      	mov	r0, r7
 8004ebe:	46b6      	mov	lr, r6
 8004ec0:	46d3      	mov	fp, sl
 8004ec2:	f850 2b04 	ldr.w	r2, [r0], #4
 8004ec6:	b293      	uxth	r3, r2
 8004ec8:	fb05 a303 	mla	r3, r5, r3, sl
 8004ecc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	ebab 0303 	sub.w	r3, fp, r3
 8004ed6:	0c12      	lsrs	r2, r2, #16
 8004ed8:	f8de b000 	ldr.w	fp, [lr]
 8004edc:	fb05 a202 	mla	r2, r5, r2, sl
 8004ee0:	fa13 f38b 	uxtah	r3, r3, fp
 8004ee4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004ee8:	fa1f fb82 	uxth.w	fp, r2
 8004eec:	f8de 2000 	ldr.w	r2, [lr]
 8004ef0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004ef4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004efe:	4581      	cmp	r9, r0
 8004f00:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004f04:	f84e 3b04 	str.w	r3, [lr], #4
 8004f08:	d2db      	bcs.n	8004ec2 <quorem+0x42>
 8004f0a:	f856 300c 	ldr.w	r3, [r6, ip]
 8004f0e:	b933      	cbnz	r3, 8004f1e <quorem+0x9e>
 8004f10:	9b01      	ldr	r3, [sp, #4]
 8004f12:	3b04      	subs	r3, #4
 8004f14:	429e      	cmp	r6, r3
 8004f16:	461a      	mov	r2, r3
 8004f18:	d330      	bcc.n	8004f7c <quorem+0xfc>
 8004f1a:	f8c8 4010 	str.w	r4, [r8, #16]
 8004f1e:	4640      	mov	r0, r8
 8004f20:	f001 f886 	bl	8006030 <__mcmp>
 8004f24:	2800      	cmp	r0, #0
 8004f26:	db25      	blt.n	8004f74 <quorem+0xf4>
 8004f28:	3501      	adds	r5, #1
 8004f2a:	4630      	mov	r0, r6
 8004f2c:	f04f 0c00 	mov.w	ip, #0
 8004f30:	f857 2b04 	ldr.w	r2, [r7], #4
 8004f34:	f8d0 e000 	ldr.w	lr, [r0]
 8004f38:	b293      	uxth	r3, r2
 8004f3a:	ebac 0303 	sub.w	r3, ip, r3
 8004f3e:	0c12      	lsrs	r2, r2, #16
 8004f40:	fa13 f38e 	uxtah	r3, r3, lr
 8004f44:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004f48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f52:	45b9      	cmp	r9, r7
 8004f54:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004f58:	f840 3b04 	str.w	r3, [r0], #4
 8004f5c:	d2e8      	bcs.n	8004f30 <quorem+0xb0>
 8004f5e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8004f62:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8004f66:	b92a      	cbnz	r2, 8004f74 <quorem+0xf4>
 8004f68:	3b04      	subs	r3, #4
 8004f6a:	429e      	cmp	r6, r3
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	d30b      	bcc.n	8004f88 <quorem+0x108>
 8004f70:	f8c8 4010 	str.w	r4, [r8, #16]
 8004f74:	4628      	mov	r0, r5
 8004f76:	b003      	add	sp, #12
 8004f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f7c:	6812      	ldr	r2, [r2, #0]
 8004f7e:	3b04      	subs	r3, #4
 8004f80:	2a00      	cmp	r2, #0
 8004f82:	d1ca      	bne.n	8004f1a <quorem+0x9a>
 8004f84:	3c01      	subs	r4, #1
 8004f86:	e7c5      	b.n	8004f14 <quorem+0x94>
 8004f88:	6812      	ldr	r2, [r2, #0]
 8004f8a:	3b04      	subs	r3, #4
 8004f8c:	2a00      	cmp	r2, #0
 8004f8e:	d1ef      	bne.n	8004f70 <quorem+0xf0>
 8004f90:	3c01      	subs	r4, #1
 8004f92:	e7ea      	b.n	8004f6a <quorem+0xea>
 8004f94:	2000      	movs	r0, #0
 8004f96:	e7ee      	b.n	8004f76 <quorem+0xf6>

08004f98 <_dtoa_r>:
 8004f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f9c:	ec57 6b10 	vmov	r6, r7, d0
 8004fa0:	b095      	sub	sp, #84	; 0x54
 8004fa2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004fa4:	9108      	str	r1, [sp, #32]
 8004fa6:	4604      	mov	r4, r0
 8004fa8:	920a      	str	r2, [sp, #40]	; 0x28
 8004faa:	9311      	str	r3, [sp, #68]	; 0x44
 8004fac:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8004fb0:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8004fb4:	b93d      	cbnz	r5, 8004fc6 <_dtoa_r+0x2e>
 8004fb6:	2010      	movs	r0, #16
 8004fb8:	f000 fe12 	bl	8005be0 <malloc>
 8004fbc:	6260      	str	r0, [r4, #36]	; 0x24
 8004fbe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004fc2:	6005      	str	r5, [r0, #0]
 8004fc4:	60c5      	str	r5, [r0, #12]
 8004fc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fc8:	6819      	ldr	r1, [r3, #0]
 8004fca:	b151      	cbz	r1, 8004fe2 <_dtoa_r+0x4a>
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	604a      	str	r2, [r1, #4]
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	4093      	lsls	r3, r2
 8004fd4:	608b      	str	r3, [r1, #8]
 8004fd6:	4620      	mov	r0, r4
 8004fd8:	f000 fe49 	bl	8005c6e <_Bfree>
 8004fdc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fde:	2200      	movs	r2, #0
 8004fe0:	601a      	str	r2, [r3, #0]
 8004fe2:	1e3b      	subs	r3, r7, #0
 8004fe4:	bfb9      	ittee	lt
 8004fe6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004fea:	9303      	strlt	r3, [sp, #12]
 8004fec:	2300      	movge	r3, #0
 8004fee:	f8c8 3000 	strge.w	r3, [r8]
 8004ff2:	9d03      	ldr	r5, [sp, #12]
 8004ff4:	4bac      	ldr	r3, [pc, #688]	; (80052a8 <_dtoa_r+0x310>)
 8004ff6:	bfbc      	itt	lt
 8004ff8:	2201      	movlt	r2, #1
 8004ffa:	f8c8 2000 	strlt.w	r2, [r8]
 8004ffe:	43ab      	bics	r3, r5
 8005000:	d11b      	bne.n	800503a <_dtoa_r+0xa2>
 8005002:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005004:	f242 730f 	movw	r3, #9999	; 0x270f
 8005008:	6013      	str	r3, [r2, #0]
 800500a:	9b02      	ldr	r3, [sp, #8]
 800500c:	b923      	cbnz	r3, 8005018 <_dtoa_r+0x80>
 800500e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8005012:	2d00      	cmp	r5, #0
 8005014:	f000 84dd 	beq.w	80059d2 <_dtoa_r+0xa3a>
 8005018:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800501a:	b953      	cbnz	r3, 8005032 <_dtoa_r+0x9a>
 800501c:	4ba3      	ldr	r3, [pc, #652]	; (80052ac <_dtoa_r+0x314>)
 800501e:	e020      	b.n	8005062 <_dtoa_r+0xca>
 8005020:	4ba3      	ldr	r3, [pc, #652]	; (80052b0 <_dtoa_r+0x318>)
 8005022:	9304      	str	r3, [sp, #16]
 8005024:	3308      	adds	r3, #8
 8005026:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005028:	6013      	str	r3, [r2, #0]
 800502a:	9804      	ldr	r0, [sp, #16]
 800502c:	b015      	add	sp, #84	; 0x54
 800502e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005032:	4b9e      	ldr	r3, [pc, #632]	; (80052ac <_dtoa_r+0x314>)
 8005034:	9304      	str	r3, [sp, #16]
 8005036:	3303      	adds	r3, #3
 8005038:	e7f5      	b.n	8005026 <_dtoa_r+0x8e>
 800503a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800503e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005046:	ed8d 7b04 	vstr	d7, [sp, #16]
 800504a:	d10c      	bne.n	8005066 <_dtoa_r+0xce>
 800504c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800504e:	2301      	movs	r3, #1
 8005050:	6013      	str	r3, [r2, #0]
 8005052:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005054:	2b00      	cmp	r3, #0
 8005056:	f000 84b9 	beq.w	80059cc <_dtoa_r+0xa34>
 800505a:	4b96      	ldr	r3, [pc, #600]	; (80052b4 <_dtoa_r+0x31c>)
 800505c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800505e:	6013      	str	r3, [r2, #0]
 8005060:	3b01      	subs	r3, #1
 8005062:	9304      	str	r3, [sp, #16]
 8005064:	e7e1      	b.n	800502a <_dtoa_r+0x92>
 8005066:	a913      	add	r1, sp, #76	; 0x4c
 8005068:	aa12      	add	r2, sp, #72	; 0x48
 800506a:	ed9d 0b04 	vldr	d0, [sp, #16]
 800506e:	4620      	mov	r0, r4
 8005070:	f001 f855 	bl	800611e <__d2b>
 8005074:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8005078:	9001      	str	r0, [sp, #4]
 800507a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800507c:	2e00      	cmp	r6, #0
 800507e:	d046      	beq.n	800510e <_dtoa_r+0x176>
 8005080:	9805      	ldr	r0, [sp, #20]
 8005082:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8005086:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800508a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 800508e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005092:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8005096:	2700      	movs	r7, #0
 8005098:	ee07 aa90 	vmov	s15, sl
 800509c:	ec43 2b16 	vmov	d6, r2, r3
 80050a0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80050a4:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8005290 <_dtoa_r+0x2f8>
 80050a8:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 80050ac:	ee36 7b47 	vsub.f64	d7, d6, d7
 80050b0:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8005298 <_dtoa_r+0x300>
 80050b4:	eea7 6b04 	vfma.f64	d6, d7, d4
 80050b8:	eeb0 7b46 	vmov.f64	d7, d6
 80050bc:	ed9f 6b78 	vldr	d6, [pc, #480]	; 80052a0 <_dtoa_r+0x308>
 80050c0:	eea5 7b06 	vfma.f64	d7, d5, d6
 80050c4:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80050c8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80050cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050d0:	ee16 ba90 	vmov	fp, s13
 80050d4:	d508      	bpl.n	80050e8 <_dtoa_r+0x150>
 80050d6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80050da:	eeb4 6b47 	vcmp.f64	d6, d7
 80050de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050e2:	bf18      	it	ne
 80050e4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80050e8:	f1bb 0f16 	cmp.w	fp, #22
 80050ec:	d834      	bhi.n	8005158 <_dtoa_r+0x1c0>
 80050ee:	4b72      	ldr	r3, [pc, #456]	; (80052b8 <_dtoa_r+0x320>)
 80050f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80050f4:	ed93 7b00 	vldr	d7, [r3]
 80050f8:	ed9d 6b02 	vldr	d6, [sp, #8]
 80050fc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005104:	dd01      	ble.n	800510a <_dtoa_r+0x172>
 8005106:	f10b 3bff 	add.w	fp, fp, #4294967295
 800510a:	2300      	movs	r3, #0
 800510c:	e025      	b.n	800515a <_dtoa_r+0x1c2>
 800510e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005110:	eb01 0a03 	add.w	sl, r1, r3
 8005114:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 8005118:	2b20      	cmp	r3, #32
 800511a:	dd17      	ble.n	800514c <_dtoa_r+0x1b4>
 800511c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005120:	9a02      	ldr	r2, [sp, #8]
 8005122:	409d      	lsls	r5, r3
 8005124:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 8005128:	fa22 f303 	lsr.w	r3, r2, r3
 800512c:	432b      	orrs	r3, r5
 800512e:	ee07 3a90 	vmov	s15, r3
 8005132:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005136:	f10a 3aff 	add.w	sl, sl, #4294967295
 800513a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800513e:	9805      	ldr	r0, [sp, #20]
 8005140:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005144:	2701      	movs	r7, #1
 8005146:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 800514a:	e7a5      	b.n	8005098 <_dtoa_r+0x100>
 800514c:	9a02      	ldr	r2, [sp, #8]
 800514e:	f1c3 0320 	rsb	r3, r3, #32
 8005152:	fa02 f303 	lsl.w	r3, r2, r3
 8005156:	e7ea      	b.n	800512e <_dtoa_r+0x196>
 8005158:	2301      	movs	r3, #1
 800515a:	eba1 0a0a 	sub.w	sl, r1, sl
 800515e:	9310      	str	r3, [sp, #64]	; 0x40
 8005160:	f1ba 0301 	subs.w	r3, sl, #1
 8005164:	9307      	str	r3, [sp, #28]
 8005166:	bf43      	ittte	mi
 8005168:	2300      	movmi	r3, #0
 800516a:	f1ca 0a01 	rsbmi	sl, sl, #1
 800516e:	9307      	strmi	r3, [sp, #28]
 8005170:	f04f 0a00 	movpl.w	sl, #0
 8005174:	f1bb 0f00 	cmp.w	fp, #0
 8005178:	db19      	blt.n	80051ae <_dtoa_r+0x216>
 800517a:	9b07      	ldr	r3, [sp, #28]
 800517c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005180:	445b      	add	r3, fp
 8005182:	9307      	str	r3, [sp, #28]
 8005184:	f04f 0800 	mov.w	r8, #0
 8005188:	9b08      	ldr	r3, [sp, #32]
 800518a:	2b09      	cmp	r3, #9
 800518c:	d866      	bhi.n	800525c <_dtoa_r+0x2c4>
 800518e:	2b05      	cmp	r3, #5
 8005190:	bfc4      	itt	gt
 8005192:	3b04      	subgt	r3, #4
 8005194:	9308      	strgt	r3, [sp, #32]
 8005196:	9b08      	ldr	r3, [sp, #32]
 8005198:	f1a3 0302 	sub.w	r3, r3, #2
 800519c:	bfcc      	ite	gt
 800519e:	2500      	movgt	r5, #0
 80051a0:	2501      	movle	r5, #1
 80051a2:	2b03      	cmp	r3, #3
 80051a4:	d866      	bhi.n	8005274 <_dtoa_r+0x2dc>
 80051a6:	e8df f003 	tbb	[pc, r3]
 80051aa:	5755      	.short	0x5755
 80051ac:	4909      	.short	0x4909
 80051ae:	2300      	movs	r3, #0
 80051b0:	ebaa 0a0b 	sub.w	sl, sl, fp
 80051b4:	f1cb 0800 	rsb	r8, fp, #0
 80051b8:	930b      	str	r3, [sp, #44]	; 0x2c
 80051ba:	e7e5      	b.n	8005188 <_dtoa_r+0x1f0>
 80051bc:	2301      	movs	r3, #1
 80051be:	9309      	str	r3, [sp, #36]	; 0x24
 80051c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	dd59      	ble.n	800527a <_dtoa_r+0x2e2>
 80051c6:	9306      	str	r3, [sp, #24]
 80051c8:	4699      	mov	r9, r3
 80051ca:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80051cc:	2200      	movs	r2, #0
 80051ce:	6072      	str	r2, [r6, #4]
 80051d0:	2204      	movs	r2, #4
 80051d2:	f102 0014 	add.w	r0, r2, #20
 80051d6:	4298      	cmp	r0, r3
 80051d8:	6871      	ldr	r1, [r6, #4]
 80051da:	d953      	bls.n	8005284 <_dtoa_r+0x2ec>
 80051dc:	4620      	mov	r0, r4
 80051de:	f000 fd12 	bl	8005c06 <_Balloc>
 80051e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051e4:	6030      	str	r0, [r6, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	9304      	str	r3, [sp, #16]
 80051ea:	f1b9 0f0e 	cmp.w	r9, #14
 80051ee:	f200 80c2 	bhi.w	8005376 <_dtoa_r+0x3de>
 80051f2:	2d00      	cmp	r5, #0
 80051f4:	f000 80bf 	beq.w	8005376 <_dtoa_r+0x3de>
 80051f8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80051fc:	f1bb 0f00 	cmp.w	fp, #0
 8005200:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8005204:	f340 80e6 	ble.w	80053d4 <_dtoa_r+0x43c>
 8005208:	4a2b      	ldr	r2, [pc, #172]	; (80052b8 <_dtoa_r+0x320>)
 800520a:	f00b 030f 	and.w	r3, fp, #15
 800520e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005212:	ed93 7b00 	vldr	d7, [r3]
 8005216:	ea4f 132b 	mov.w	r3, fp, asr #4
 800521a:	06da      	lsls	r2, r3, #27
 800521c:	f140 80d8 	bpl.w	80053d0 <_dtoa_r+0x438>
 8005220:	4a26      	ldr	r2, [pc, #152]	; (80052bc <_dtoa_r+0x324>)
 8005222:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 8005226:	ed92 6b08 	vldr	d6, [r2, #32]
 800522a:	ee85 6b06 	vdiv.f64	d6, d5, d6
 800522e:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005232:	f003 030f 	and.w	r3, r3, #15
 8005236:	2203      	movs	r2, #3
 8005238:	4920      	ldr	r1, [pc, #128]	; (80052bc <_dtoa_r+0x324>)
 800523a:	e04a      	b.n	80052d2 <_dtoa_r+0x33a>
 800523c:	2301      	movs	r3, #1
 800523e:	9309      	str	r3, [sp, #36]	; 0x24
 8005240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005242:	445b      	add	r3, fp
 8005244:	f103 0901 	add.w	r9, r3, #1
 8005248:	9306      	str	r3, [sp, #24]
 800524a:	464b      	mov	r3, r9
 800524c:	2b01      	cmp	r3, #1
 800524e:	bfb8      	it	lt
 8005250:	2301      	movlt	r3, #1
 8005252:	e7ba      	b.n	80051ca <_dtoa_r+0x232>
 8005254:	2300      	movs	r3, #0
 8005256:	e7b2      	b.n	80051be <_dtoa_r+0x226>
 8005258:	2300      	movs	r3, #0
 800525a:	e7f0      	b.n	800523e <_dtoa_r+0x2a6>
 800525c:	2501      	movs	r5, #1
 800525e:	2300      	movs	r3, #0
 8005260:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8005264:	f04f 33ff 	mov.w	r3, #4294967295
 8005268:	9306      	str	r3, [sp, #24]
 800526a:	4699      	mov	r9, r3
 800526c:	2200      	movs	r2, #0
 800526e:	2312      	movs	r3, #18
 8005270:	920a      	str	r2, [sp, #40]	; 0x28
 8005272:	e7aa      	b.n	80051ca <_dtoa_r+0x232>
 8005274:	2301      	movs	r3, #1
 8005276:	9309      	str	r3, [sp, #36]	; 0x24
 8005278:	e7f4      	b.n	8005264 <_dtoa_r+0x2cc>
 800527a:	2301      	movs	r3, #1
 800527c:	9306      	str	r3, [sp, #24]
 800527e:	4699      	mov	r9, r3
 8005280:	461a      	mov	r2, r3
 8005282:	e7f5      	b.n	8005270 <_dtoa_r+0x2d8>
 8005284:	3101      	adds	r1, #1
 8005286:	6071      	str	r1, [r6, #4]
 8005288:	0052      	lsls	r2, r2, #1
 800528a:	e7a2      	b.n	80051d2 <_dtoa_r+0x23a>
 800528c:	f3af 8000 	nop.w
 8005290:	636f4361 	.word	0x636f4361
 8005294:	3fd287a7 	.word	0x3fd287a7
 8005298:	8b60c8b3 	.word	0x8b60c8b3
 800529c:	3fc68a28 	.word	0x3fc68a28
 80052a0:	509f79fb 	.word	0x509f79fb
 80052a4:	3fd34413 	.word	0x3fd34413
 80052a8:	7ff00000 	.word	0x7ff00000
 80052ac:	08006b9d 	.word	0x08006b9d
 80052b0:	08006b94 	.word	0x08006b94
 80052b4:	08006b71 	.word	0x08006b71
 80052b8:	08006c30 	.word	0x08006c30
 80052bc:	08006c08 	.word	0x08006c08
 80052c0:	07de      	lsls	r6, r3, #31
 80052c2:	d504      	bpl.n	80052ce <_dtoa_r+0x336>
 80052c4:	ed91 6b00 	vldr	d6, [r1]
 80052c8:	3201      	adds	r2, #1
 80052ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 80052ce:	105b      	asrs	r3, r3, #1
 80052d0:	3108      	adds	r1, #8
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1f4      	bne.n	80052c0 <_dtoa_r+0x328>
 80052d6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80052da:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80052de:	ed8d 7b02 	vstr	d7, [sp, #8]
 80052e2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	f000 80a7 	beq.w	8005438 <_dtoa_r+0x4a0>
 80052ea:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80052ee:	ed9d 7b02 	vldr	d7, [sp, #8]
 80052f2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80052f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052fa:	f140 809d 	bpl.w	8005438 <_dtoa_r+0x4a0>
 80052fe:	f1b9 0f00 	cmp.w	r9, #0
 8005302:	f000 8099 	beq.w	8005438 <_dtoa_r+0x4a0>
 8005306:	9b06      	ldr	r3, [sp, #24]
 8005308:	2b00      	cmp	r3, #0
 800530a:	dd30      	ble.n	800536e <_dtoa_r+0x3d6>
 800530c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8005310:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005314:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005318:	9d06      	ldr	r5, [sp, #24]
 800531a:	f10b 33ff 	add.w	r3, fp, #4294967295
 800531e:	3201      	adds	r2, #1
 8005320:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005324:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8005328:	ee07 2a90 	vmov	s15, r2
 800532c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005330:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005334:	ed8d 5b02 	vstr	d5, [sp, #8]
 8005338:	9a03      	ldr	r2, [sp, #12]
 800533a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800533e:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 8005342:	2d00      	cmp	r5, #0
 8005344:	d17b      	bne.n	800543e <_dtoa_r+0x4a6>
 8005346:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800534a:	ee36 6b47 	vsub.f64	d6, d6, d7
 800534e:	ec41 0b17 	vmov	d7, r0, r1
 8005352:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800535a:	f300 8253 	bgt.w	8005804 <_dtoa_r+0x86c>
 800535e:	eeb1 7b47 	vneg.f64	d7, d7
 8005362:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800536a:	f100 8249 	bmi.w	8005800 <_dtoa_r+0x868>
 800536e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005372:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005376:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005378:	2b00      	cmp	r3, #0
 800537a:	f2c0 8119 	blt.w	80055b0 <_dtoa_r+0x618>
 800537e:	f1bb 0f0e 	cmp.w	fp, #14
 8005382:	f300 8115 	bgt.w	80055b0 <_dtoa_r+0x618>
 8005386:	4bc3      	ldr	r3, [pc, #780]	; (8005694 <_dtoa_r+0x6fc>)
 8005388:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800538c:	ed93 6b00 	vldr	d6, [r3]
 8005390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005392:	2b00      	cmp	r3, #0
 8005394:	f280 80ba 	bge.w	800550c <_dtoa_r+0x574>
 8005398:	f1b9 0f00 	cmp.w	r9, #0
 800539c:	f300 80b6 	bgt.w	800550c <_dtoa_r+0x574>
 80053a0:	f040 822d 	bne.w	80057fe <_dtoa_r+0x866>
 80053a4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80053a8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80053ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 80053b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80053b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b8:	464d      	mov	r5, r9
 80053ba:	464f      	mov	r7, r9
 80053bc:	f280 8204 	bge.w	80057c8 <_dtoa_r+0x830>
 80053c0:	9b04      	ldr	r3, [sp, #16]
 80053c2:	9a04      	ldr	r2, [sp, #16]
 80053c4:	1c5e      	adds	r6, r3, #1
 80053c6:	2331      	movs	r3, #49	; 0x31
 80053c8:	7013      	strb	r3, [r2, #0]
 80053ca:	f10b 0b01 	add.w	fp, fp, #1
 80053ce:	e1ff      	b.n	80057d0 <_dtoa_r+0x838>
 80053d0:	2202      	movs	r2, #2
 80053d2:	e731      	b.n	8005238 <_dtoa_r+0x2a0>
 80053d4:	d02e      	beq.n	8005434 <_dtoa_r+0x49c>
 80053d6:	f1cb 0300 	rsb	r3, fp, #0
 80053da:	4aae      	ldr	r2, [pc, #696]	; (8005694 <_dtoa_r+0x6fc>)
 80053dc:	f003 010f 	and.w	r1, r3, #15
 80053e0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80053e4:	ed92 7b00 	vldr	d7, [r2]
 80053e8:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 80053ec:	ee26 7b07 	vmul.f64	d7, d6, d7
 80053f0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80053f4:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 80053f8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80053fc:	49a6      	ldr	r1, [pc, #664]	; (8005698 <_dtoa_r+0x700>)
 80053fe:	111b      	asrs	r3, r3, #4
 8005400:	2000      	movs	r0, #0
 8005402:	2202      	movs	r2, #2
 8005404:	b93b      	cbnz	r3, 8005416 <_dtoa_r+0x47e>
 8005406:	2800      	cmp	r0, #0
 8005408:	f43f af6b 	beq.w	80052e2 <_dtoa_r+0x34a>
 800540c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005410:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005414:	e765      	b.n	80052e2 <_dtoa_r+0x34a>
 8005416:	07dd      	lsls	r5, r3, #31
 8005418:	d509      	bpl.n	800542e <_dtoa_r+0x496>
 800541a:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 800541e:	ed91 7b00 	vldr	d7, [r1]
 8005422:	ee26 7b07 	vmul.f64	d7, d6, d7
 8005426:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800542a:	3201      	adds	r2, #1
 800542c:	2001      	movs	r0, #1
 800542e:	105b      	asrs	r3, r3, #1
 8005430:	3108      	adds	r1, #8
 8005432:	e7e7      	b.n	8005404 <_dtoa_r+0x46c>
 8005434:	2202      	movs	r2, #2
 8005436:	e754      	b.n	80052e2 <_dtoa_r+0x34a>
 8005438:	465b      	mov	r3, fp
 800543a:	464d      	mov	r5, r9
 800543c:	e770      	b.n	8005320 <_dtoa_r+0x388>
 800543e:	4a95      	ldr	r2, [pc, #596]	; (8005694 <_dtoa_r+0x6fc>)
 8005440:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 8005444:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005448:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800544a:	ec41 0b17 	vmov	d7, r0, r1
 800544e:	b35a      	cbz	r2, 80054a8 <_dtoa_r+0x510>
 8005450:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8005454:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8005458:	9e04      	ldr	r6, [sp, #16]
 800545a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800545e:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005462:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005466:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800546a:	ee14 2a90 	vmov	r2, s9
 800546e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005472:	3230      	adds	r2, #48	; 0x30
 8005474:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005478:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800547c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005480:	f806 2b01 	strb.w	r2, [r6], #1
 8005484:	d43b      	bmi.n	80054fe <_dtoa_r+0x566>
 8005486:	ee32 5b46 	vsub.f64	d5, d2, d6
 800548a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800548e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005492:	d472      	bmi.n	800557a <_dtoa_r+0x5e2>
 8005494:	9a04      	ldr	r2, [sp, #16]
 8005496:	1ab2      	subs	r2, r6, r2
 8005498:	4295      	cmp	r5, r2
 800549a:	f77f af68 	ble.w	800536e <_dtoa_r+0x3d6>
 800549e:	ee27 7b03 	vmul.f64	d7, d7, d3
 80054a2:	ee26 6b03 	vmul.f64	d6, d6, d3
 80054a6:	e7de      	b.n	8005466 <_dtoa_r+0x4ce>
 80054a8:	9a04      	ldr	r2, [sp, #16]
 80054aa:	ee24 7b07 	vmul.f64	d7, d4, d7
 80054ae:	1956      	adds	r6, r2, r5
 80054b0:	4611      	mov	r1, r2
 80054b2:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80054b6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80054ba:	ee14 2a90 	vmov	r2, s9
 80054be:	3230      	adds	r2, #48	; 0x30
 80054c0:	f801 2b01 	strb.w	r2, [r1], #1
 80054c4:	42b1      	cmp	r1, r6
 80054c6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80054ca:	ee36 6b45 	vsub.f64	d6, d6, d5
 80054ce:	d11a      	bne.n	8005506 <_dtoa_r+0x56e>
 80054d0:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80054d4:	ee37 4b05 	vadd.f64	d4, d7, d5
 80054d8:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80054dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e0:	dc4b      	bgt.n	800557a <_dtoa_r+0x5e2>
 80054e2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80054e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80054ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ee:	f57f af3e 	bpl.w	800536e <_dtoa_r+0x3d6>
 80054f2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80054f6:	2a30      	cmp	r2, #48	; 0x30
 80054f8:	f106 31ff 	add.w	r1, r6, #4294967295
 80054fc:	d001      	beq.n	8005502 <_dtoa_r+0x56a>
 80054fe:	469b      	mov	fp, r3
 8005500:	e02a      	b.n	8005558 <_dtoa_r+0x5c0>
 8005502:	460e      	mov	r6, r1
 8005504:	e7f5      	b.n	80054f2 <_dtoa_r+0x55a>
 8005506:	ee26 6b03 	vmul.f64	d6, d6, d3
 800550a:	e7d4      	b.n	80054b6 <_dtoa_r+0x51e>
 800550c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005510:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8005514:	9e04      	ldr	r6, [sp, #16]
 8005516:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800551a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800551e:	ee15 3a10 	vmov	r3, s10
 8005522:	3330      	adds	r3, #48	; 0x30
 8005524:	f806 3b01 	strb.w	r3, [r6], #1
 8005528:	9b04      	ldr	r3, [sp, #16]
 800552a:	1af3      	subs	r3, r6, r3
 800552c:	4599      	cmp	r9, r3
 800552e:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005532:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005536:	d133      	bne.n	80055a0 <_dtoa_r+0x608>
 8005538:	ee37 7b07 	vadd.f64	d7, d7, d7
 800553c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005544:	dc18      	bgt.n	8005578 <_dtoa_r+0x5e0>
 8005546:	eeb4 7b46 	vcmp.f64	d7, d6
 800554a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800554e:	d103      	bne.n	8005558 <_dtoa_r+0x5c0>
 8005550:	ee15 3a10 	vmov	r3, s10
 8005554:	07db      	lsls	r3, r3, #31
 8005556:	d40f      	bmi.n	8005578 <_dtoa_r+0x5e0>
 8005558:	9901      	ldr	r1, [sp, #4]
 800555a:	4620      	mov	r0, r4
 800555c:	f000 fb87 	bl	8005c6e <_Bfree>
 8005560:	2300      	movs	r3, #0
 8005562:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005564:	7033      	strb	r3, [r6, #0]
 8005566:	f10b 0301 	add.w	r3, fp, #1
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800556e:	2b00      	cmp	r3, #0
 8005570:	f43f ad5b 	beq.w	800502a <_dtoa_r+0x92>
 8005574:	601e      	str	r6, [r3, #0]
 8005576:	e558      	b.n	800502a <_dtoa_r+0x92>
 8005578:	465b      	mov	r3, fp
 800557a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800557e:	2939      	cmp	r1, #57	; 0x39
 8005580:	f106 32ff 	add.w	r2, r6, #4294967295
 8005584:	d106      	bne.n	8005594 <_dtoa_r+0x5fc>
 8005586:	9904      	ldr	r1, [sp, #16]
 8005588:	4291      	cmp	r1, r2
 800558a:	d107      	bne.n	800559c <_dtoa_r+0x604>
 800558c:	2230      	movs	r2, #48	; 0x30
 800558e:	700a      	strb	r2, [r1, #0]
 8005590:	3301      	adds	r3, #1
 8005592:	460a      	mov	r2, r1
 8005594:	7811      	ldrb	r1, [r2, #0]
 8005596:	3101      	adds	r1, #1
 8005598:	7011      	strb	r1, [r2, #0]
 800559a:	e7b0      	b.n	80054fe <_dtoa_r+0x566>
 800559c:	4616      	mov	r6, r2
 800559e:	e7ec      	b.n	800557a <_dtoa_r+0x5e2>
 80055a0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80055a4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80055a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ac:	d1b3      	bne.n	8005516 <_dtoa_r+0x57e>
 80055ae:	e7d3      	b.n	8005558 <_dtoa_r+0x5c0>
 80055b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055b2:	2a00      	cmp	r2, #0
 80055b4:	f000 808d 	beq.w	80056d2 <_dtoa_r+0x73a>
 80055b8:	9a08      	ldr	r2, [sp, #32]
 80055ba:	2a01      	cmp	r2, #1
 80055bc:	dc72      	bgt.n	80056a4 <_dtoa_r+0x70c>
 80055be:	2f00      	cmp	r7, #0
 80055c0:	d06c      	beq.n	800569c <_dtoa_r+0x704>
 80055c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80055c6:	4645      	mov	r5, r8
 80055c8:	4656      	mov	r6, sl
 80055ca:	9a07      	ldr	r2, [sp, #28]
 80055cc:	2101      	movs	r1, #1
 80055ce:	441a      	add	r2, r3
 80055d0:	4620      	mov	r0, r4
 80055d2:	449a      	add	sl, r3
 80055d4:	9207      	str	r2, [sp, #28]
 80055d6:	f000 fbea 	bl	8005dae <__i2b>
 80055da:	4607      	mov	r7, r0
 80055dc:	2e00      	cmp	r6, #0
 80055de:	dd0b      	ble.n	80055f8 <_dtoa_r+0x660>
 80055e0:	9b07      	ldr	r3, [sp, #28]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	dd08      	ble.n	80055f8 <_dtoa_r+0x660>
 80055e6:	42b3      	cmp	r3, r6
 80055e8:	9a07      	ldr	r2, [sp, #28]
 80055ea:	bfa8      	it	ge
 80055ec:	4633      	movge	r3, r6
 80055ee:	ebaa 0a03 	sub.w	sl, sl, r3
 80055f2:	1af6      	subs	r6, r6, r3
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	9307      	str	r3, [sp, #28]
 80055f8:	f1b8 0f00 	cmp.w	r8, #0
 80055fc:	d01d      	beq.n	800563a <_dtoa_r+0x6a2>
 80055fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005600:	2b00      	cmp	r3, #0
 8005602:	d06a      	beq.n	80056da <_dtoa_r+0x742>
 8005604:	b18d      	cbz	r5, 800562a <_dtoa_r+0x692>
 8005606:	4639      	mov	r1, r7
 8005608:	462a      	mov	r2, r5
 800560a:	4620      	mov	r0, r4
 800560c:	f000 fc6e 	bl	8005eec <__pow5mult>
 8005610:	9a01      	ldr	r2, [sp, #4]
 8005612:	4601      	mov	r1, r0
 8005614:	4607      	mov	r7, r0
 8005616:	4620      	mov	r0, r4
 8005618:	f000 fbd2 	bl	8005dc0 <__multiply>
 800561c:	9901      	ldr	r1, [sp, #4]
 800561e:	900c      	str	r0, [sp, #48]	; 0x30
 8005620:	4620      	mov	r0, r4
 8005622:	f000 fb24 	bl	8005c6e <_Bfree>
 8005626:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005628:	9301      	str	r3, [sp, #4]
 800562a:	ebb8 0205 	subs.w	r2, r8, r5
 800562e:	d004      	beq.n	800563a <_dtoa_r+0x6a2>
 8005630:	9901      	ldr	r1, [sp, #4]
 8005632:	4620      	mov	r0, r4
 8005634:	f000 fc5a 	bl	8005eec <__pow5mult>
 8005638:	9001      	str	r0, [sp, #4]
 800563a:	2101      	movs	r1, #1
 800563c:	4620      	mov	r0, r4
 800563e:	f000 fbb6 	bl	8005dae <__i2b>
 8005642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005644:	4605      	mov	r5, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	f000 81ca 	beq.w	80059e0 <_dtoa_r+0xa48>
 800564c:	461a      	mov	r2, r3
 800564e:	4601      	mov	r1, r0
 8005650:	4620      	mov	r0, r4
 8005652:	f000 fc4b 	bl	8005eec <__pow5mult>
 8005656:	9b08      	ldr	r3, [sp, #32]
 8005658:	2b01      	cmp	r3, #1
 800565a:	4605      	mov	r5, r0
 800565c:	dc44      	bgt.n	80056e8 <_dtoa_r+0x750>
 800565e:	9b02      	ldr	r3, [sp, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d13c      	bne.n	80056de <_dtoa_r+0x746>
 8005664:	9b03      	ldr	r3, [sp, #12]
 8005666:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800566a:	2b00      	cmp	r3, #0
 800566c:	d137      	bne.n	80056de <_dtoa_r+0x746>
 800566e:	9b03      	ldr	r3, [sp, #12]
 8005670:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005674:	0d1b      	lsrs	r3, r3, #20
 8005676:	051b      	lsls	r3, r3, #20
 8005678:	2b00      	cmp	r3, #0
 800567a:	d033      	beq.n	80056e4 <_dtoa_r+0x74c>
 800567c:	9b07      	ldr	r3, [sp, #28]
 800567e:	3301      	adds	r3, #1
 8005680:	f10a 0a01 	add.w	sl, sl, #1
 8005684:	9307      	str	r3, [sp, #28]
 8005686:	f04f 0801 	mov.w	r8, #1
 800568a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800568c:	bb73      	cbnz	r3, 80056ec <_dtoa_r+0x754>
 800568e:	2001      	movs	r0, #1
 8005690:	e034      	b.n	80056fc <_dtoa_r+0x764>
 8005692:	bf00      	nop
 8005694:	08006c30 	.word	0x08006c30
 8005698:	08006c08 	.word	0x08006c08
 800569c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800569e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80056a2:	e790      	b.n	80055c6 <_dtoa_r+0x62e>
 80056a4:	f109 35ff 	add.w	r5, r9, #4294967295
 80056a8:	45a8      	cmp	r8, r5
 80056aa:	bfbf      	itttt	lt
 80056ac:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 80056ae:	eba5 0808 	sublt.w	r8, r5, r8
 80056b2:	4443      	addlt	r3, r8
 80056b4:	930b      	strlt	r3, [sp, #44]	; 0x2c
 80056b6:	bfb6      	itet	lt
 80056b8:	46a8      	movlt	r8, r5
 80056ba:	eba8 0505 	subge.w	r5, r8, r5
 80056be:	2500      	movlt	r5, #0
 80056c0:	f1b9 0f00 	cmp.w	r9, #0
 80056c4:	bfb9      	ittee	lt
 80056c6:	ebaa 0609 	sublt.w	r6, sl, r9
 80056ca:	2300      	movlt	r3, #0
 80056cc:	4656      	movge	r6, sl
 80056ce:	464b      	movge	r3, r9
 80056d0:	e77b      	b.n	80055ca <_dtoa_r+0x632>
 80056d2:	4645      	mov	r5, r8
 80056d4:	4656      	mov	r6, sl
 80056d6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80056d8:	e780      	b.n	80055dc <_dtoa_r+0x644>
 80056da:	4642      	mov	r2, r8
 80056dc:	e7a8      	b.n	8005630 <_dtoa_r+0x698>
 80056de:	f04f 0800 	mov.w	r8, #0
 80056e2:	e7d2      	b.n	800568a <_dtoa_r+0x6f2>
 80056e4:	4698      	mov	r8, r3
 80056e6:	e7d0      	b.n	800568a <_dtoa_r+0x6f2>
 80056e8:	f04f 0800 	mov.w	r8, #0
 80056ec:	692b      	ldr	r3, [r5, #16]
 80056ee:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80056f2:	6918      	ldr	r0, [r3, #16]
 80056f4:	f000 fb0d 	bl	8005d12 <__hi0bits>
 80056f8:	f1c0 0020 	rsb	r0, r0, #32
 80056fc:	9b07      	ldr	r3, [sp, #28]
 80056fe:	4418      	add	r0, r3
 8005700:	f010 001f 	ands.w	r0, r0, #31
 8005704:	d047      	beq.n	8005796 <_dtoa_r+0x7fe>
 8005706:	f1c0 0320 	rsb	r3, r0, #32
 800570a:	2b04      	cmp	r3, #4
 800570c:	dd3b      	ble.n	8005786 <_dtoa_r+0x7ee>
 800570e:	9b07      	ldr	r3, [sp, #28]
 8005710:	f1c0 001c 	rsb	r0, r0, #28
 8005714:	4482      	add	sl, r0
 8005716:	4406      	add	r6, r0
 8005718:	4403      	add	r3, r0
 800571a:	9307      	str	r3, [sp, #28]
 800571c:	f1ba 0f00 	cmp.w	sl, #0
 8005720:	dd05      	ble.n	800572e <_dtoa_r+0x796>
 8005722:	4652      	mov	r2, sl
 8005724:	9901      	ldr	r1, [sp, #4]
 8005726:	4620      	mov	r0, r4
 8005728:	f000 fc2e 	bl	8005f88 <__lshift>
 800572c:	9001      	str	r0, [sp, #4]
 800572e:	9b07      	ldr	r3, [sp, #28]
 8005730:	2b00      	cmp	r3, #0
 8005732:	dd05      	ble.n	8005740 <_dtoa_r+0x7a8>
 8005734:	4629      	mov	r1, r5
 8005736:	461a      	mov	r2, r3
 8005738:	4620      	mov	r0, r4
 800573a:	f000 fc25 	bl	8005f88 <__lshift>
 800573e:	4605      	mov	r5, r0
 8005740:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005742:	b353      	cbz	r3, 800579a <_dtoa_r+0x802>
 8005744:	4629      	mov	r1, r5
 8005746:	9801      	ldr	r0, [sp, #4]
 8005748:	f000 fc72 	bl	8006030 <__mcmp>
 800574c:	2800      	cmp	r0, #0
 800574e:	da24      	bge.n	800579a <_dtoa_r+0x802>
 8005750:	2300      	movs	r3, #0
 8005752:	220a      	movs	r2, #10
 8005754:	9901      	ldr	r1, [sp, #4]
 8005756:	4620      	mov	r0, r4
 8005758:	f000 faa0 	bl	8005c9c <__multadd>
 800575c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800575e:	9001      	str	r0, [sp, #4]
 8005760:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005764:	2b00      	cmp	r3, #0
 8005766:	f000 8142 	beq.w	80059ee <_dtoa_r+0xa56>
 800576a:	2300      	movs	r3, #0
 800576c:	4639      	mov	r1, r7
 800576e:	220a      	movs	r2, #10
 8005770:	4620      	mov	r0, r4
 8005772:	f000 fa93 	bl	8005c9c <__multadd>
 8005776:	9b06      	ldr	r3, [sp, #24]
 8005778:	2b00      	cmp	r3, #0
 800577a:	4607      	mov	r7, r0
 800577c:	dc4b      	bgt.n	8005816 <_dtoa_r+0x87e>
 800577e:	9b08      	ldr	r3, [sp, #32]
 8005780:	2b02      	cmp	r3, #2
 8005782:	dd48      	ble.n	8005816 <_dtoa_r+0x87e>
 8005784:	e011      	b.n	80057aa <_dtoa_r+0x812>
 8005786:	d0c9      	beq.n	800571c <_dtoa_r+0x784>
 8005788:	9a07      	ldr	r2, [sp, #28]
 800578a:	331c      	adds	r3, #28
 800578c:	441a      	add	r2, r3
 800578e:	449a      	add	sl, r3
 8005790:	441e      	add	r6, r3
 8005792:	4613      	mov	r3, r2
 8005794:	e7c1      	b.n	800571a <_dtoa_r+0x782>
 8005796:	4603      	mov	r3, r0
 8005798:	e7f6      	b.n	8005788 <_dtoa_r+0x7f0>
 800579a:	f1b9 0f00 	cmp.w	r9, #0
 800579e:	dc34      	bgt.n	800580a <_dtoa_r+0x872>
 80057a0:	9b08      	ldr	r3, [sp, #32]
 80057a2:	2b02      	cmp	r3, #2
 80057a4:	dd31      	ble.n	800580a <_dtoa_r+0x872>
 80057a6:	f8cd 9018 	str.w	r9, [sp, #24]
 80057aa:	9b06      	ldr	r3, [sp, #24]
 80057ac:	b963      	cbnz	r3, 80057c8 <_dtoa_r+0x830>
 80057ae:	4629      	mov	r1, r5
 80057b0:	2205      	movs	r2, #5
 80057b2:	4620      	mov	r0, r4
 80057b4:	f000 fa72 	bl	8005c9c <__multadd>
 80057b8:	4601      	mov	r1, r0
 80057ba:	4605      	mov	r5, r0
 80057bc:	9801      	ldr	r0, [sp, #4]
 80057be:	f000 fc37 	bl	8006030 <__mcmp>
 80057c2:	2800      	cmp	r0, #0
 80057c4:	f73f adfc 	bgt.w	80053c0 <_dtoa_r+0x428>
 80057c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057ca:	9e04      	ldr	r6, [sp, #16]
 80057cc:	ea6f 0b03 	mvn.w	fp, r3
 80057d0:	f04f 0900 	mov.w	r9, #0
 80057d4:	4629      	mov	r1, r5
 80057d6:	4620      	mov	r0, r4
 80057d8:	f000 fa49 	bl	8005c6e <_Bfree>
 80057dc:	2f00      	cmp	r7, #0
 80057de:	f43f aebb 	beq.w	8005558 <_dtoa_r+0x5c0>
 80057e2:	f1b9 0f00 	cmp.w	r9, #0
 80057e6:	d005      	beq.n	80057f4 <_dtoa_r+0x85c>
 80057e8:	45b9      	cmp	r9, r7
 80057ea:	d003      	beq.n	80057f4 <_dtoa_r+0x85c>
 80057ec:	4649      	mov	r1, r9
 80057ee:	4620      	mov	r0, r4
 80057f0:	f000 fa3d 	bl	8005c6e <_Bfree>
 80057f4:	4639      	mov	r1, r7
 80057f6:	4620      	mov	r0, r4
 80057f8:	f000 fa39 	bl	8005c6e <_Bfree>
 80057fc:	e6ac      	b.n	8005558 <_dtoa_r+0x5c0>
 80057fe:	2500      	movs	r5, #0
 8005800:	462f      	mov	r7, r5
 8005802:	e7e1      	b.n	80057c8 <_dtoa_r+0x830>
 8005804:	469b      	mov	fp, r3
 8005806:	462f      	mov	r7, r5
 8005808:	e5da      	b.n	80053c0 <_dtoa_r+0x428>
 800580a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800580c:	f8cd 9018 	str.w	r9, [sp, #24]
 8005810:	2b00      	cmp	r3, #0
 8005812:	f000 80f3 	beq.w	80059fc <_dtoa_r+0xa64>
 8005816:	2e00      	cmp	r6, #0
 8005818:	dd05      	ble.n	8005826 <_dtoa_r+0x88e>
 800581a:	4639      	mov	r1, r7
 800581c:	4632      	mov	r2, r6
 800581e:	4620      	mov	r0, r4
 8005820:	f000 fbb2 	bl	8005f88 <__lshift>
 8005824:	4607      	mov	r7, r0
 8005826:	f1b8 0f00 	cmp.w	r8, #0
 800582a:	d04c      	beq.n	80058c6 <_dtoa_r+0x92e>
 800582c:	6879      	ldr	r1, [r7, #4]
 800582e:	4620      	mov	r0, r4
 8005830:	f000 f9e9 	bl	8005c06 <_Balloc>
 8005834:	693a      	ldr	r2, [r7, #16]
 8005836:	3202      	adds	r2, #2
 8005838:	4606      	mov	r6, r0
 800583a:	0092      	lsls	r2, r2, #2
 800583c:	f107 010c 	add.w	r1, r7, #12
 8005840:	300c      	adds	r0, #12
 8005842:	f000 f9d5 	bl	8005bf0 <memcpy>
 8005846:	2201      	movs	r2, #1
 8005848:	4631      	mov	r1, r6
 800584a:	4620      	mov	r0, r4
 800584c:	f000 fb9c 	bl	8005f88 <__lshift>
 8005850:	9b02      	ldr	r3, [sp, #8]
 8005852:	f8dd a010 	ldr.w	sl, [sp, #16]
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	46b9      	mov	r9, r7
 800585c:	9307      	str	r3, [sp, #28]
 800585e:	4607      	mov	r7, r0
 8005860:	4629      	mov	r1, r5
 8005862:	9801      	ldr	r0, [sp, #4]
 8005864:	f7ff fb0c 	bl	8004e80 <quorem>
 8005868:	4649      	mov	r1, r9
 800586a:	4606      	mov	r6, r0
 800586c:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005870:	9801      	ldr	r0, [sp, #4]
 8005872:	f000 fbdd 	bl	8006030 <__mcmp>
 8005876:	463a      	mov	r2, r7
 8005878:	9002      	str	r0, [sp, #8]
 800587a:	4629      	mov	r1, r5
 800587c:	4620      	mov	r0, r4
 800587e:	f000 fbf1 	bl	8006064 <__mdiff>
 8005882:	68c3      	ldr	r3, [r0, #12]
 8005884:	4602      	mov	r2, r0
 8005886:	bb03      	cbnz	r3, 80058ca <_dtoa_r+0x932>
 8005888:	4601      	mov	r1, r0
 800588a:	9009      	str	r0, [sp, #36]	; 0x24
 800588c:	9801      	ldr	r0, [sp, #4]
 800588e:	f000 fbcf 	bl	8006030 <__mcmp>
 8005892:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005894:	4603      	mov	r3, r0
 8005896:	4611      	mov	r1, r2
 8005898:	4620      	mov	r0, r4
 800589a:	9309      	str	r3, [sp, #36]	; 0x24
 800589c:	f000 f9e7 	bl	8005c6e <_Bfree>
 80058a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058a2:	b9a3      	cbnz	r3, 80058ce <_dtoa_r+0x936>
 80058a4:	9a08      	ldr	r2, [sp, #32]
 80058a6:	b992      	cbnz	r2, 80058ce <_dtoa_r+0x936>
 80058a8:	9a07      	ldr	r2, [sp, #28]
 80058aa:	b982      	cbnz	r2, 80058ce <_dtoa_r+0x936>
 80058ac:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80058b0:	d029      	beq.n	8005906 <_dtoa_r+0x96e>
 80058b2:	9b02      	ldr	r3, [sp, #8]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	dd01      	ble.n	80058bc <_dtoa_r+0x924>
 80058b8:	f106 0831 	add.w	r8, r6, #49	; 0x31
 80058bc:	f10a 0601 	add.w	r6, sl, #1
 80058c0:	f88a 8000 	strb.w	r8, [sl]
 80058c4:	e786      	b.n	80057d4 <_dtoa_r+0x83c>
 80058c6:	4638      	mov	r0, r7
 80058c8:	e7c2      	b.n	8005850 <_dtoa_r+0x8b8>
 80058ca:	2301      	movs	r3, #1
 80058cc:	e7e3      	b.n	8005896 <_dtoa_r+0x8fe>
 80058ce:	9a02      	ldr	r2, [sp, #8]
 80058d0:	2a00      	cmp	r2, #0
 80058d2:	db04      	blt.n	80058de <_dtoa_r+0x946>
 80058d4:	d124      	bne.n	8005920 <_dtoa_r+0x988>
 80058d6:	9a08      	ldr	r2, [sp, #32]
 80058d8:	bb12      	cbnz	r2, 8005920 <_dtoa_r+0x988>
 80058da:	9a07      	ldr	r2, [sp, #28]
 80058dc:	bb02      	cbnz	r2, 8005920 <_dtoa_r+0x988>
 80058de:	2b00      	cmp	r3, #0
 80058e0:	ddec      	ble.n	80058bc <_dtoa_r+0x924>
 80058e2:	2201      	movs	r2, #1
 80058e4:	9901      	ldr	r1, [sp, #4]
 80058e6:	4620      	mov	r0, r4
 80058e8:	f000 fb4e 	bl	8005f88 <__lshift>
 80058ec:	4629      	mov	r1, r5
 80058ee:	9001      	str	r0, [sp, #4]
 80058f0:	f000 fb9e 	bl	8006030 <__mcmp>
 80058f4:	2800      	cmp	r0, #0
 80058f6:	dc03      	bgt.n	8005900 <_dtoa_r+0x968>
 80058f8:	d1e0      	bne.n	80058bc <_dtoa_r+0x924>
 80058fa:	f018 0f01 	tst.w	r8, #1
 80058fe:	d0dd      	beq.n	80058bc <_dtoa_r+0x924>
 8005900:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005904:	d1d8      	bne.n	80058b8 <_dtoa_r+0x920>
 8005906:	2339      	movs	r3, #57	; 0x39
 8005908:	f10a 0601 	add.w	r6, sl, #1
 800590c:	f88a 3000 	strb.w	r3, [sl]
 8005910:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005914:	2b39      	cmp	r3, #57	; 0x39
 8005916:	f106 32ff 	add.w	r2, r6, #4294967295
 800591a:	d04c      	beq.n	80059b6 <_dtoa_r+0xa1e>
 800591c:	3301      	adds	r3, #1
 800591e:	e051      	b.n	80059c4 <_dtoa_r+0xa2c>
 8005920:	2b00      	cmp	r3, #0
 8005922:	f10a 0601 	add.w	r6, sl, #1
 8005926:	dd05      	ble.n	8005934 <_dtoa_r+0x99c>
 8005928:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800592c:	d0eb      	beq.n	8005906 <_dtoa_r+0x96e>
 800592e:	f108 0801 	add.w	r8, r8, #1
 8005932:	e7c5      	b.n	80058c0 <_dtoa_r+0x928>
 8005934:	9b04      	ldr	r3, [sp, #16]
 8005936:	9a06      	ldr	r2, [sp, #24]
 8005938:	f806 8c01 	strb.w	r8, [r6, #-1]
 800593c:	1af3      	subs	r3, r6, r3
 800593e:	4293      	cmp	r3, r2
 8005940:	d021      	beq.n	8005986 <_dtoa_r+0x9ee>
 8005942:	2300      	movs	r3, #0
 8005944:	220a      	movs	r2, #10
 8005946:	9901      	ldr	r1, [sp, #4]
 8005948:	4620      	mov	r0, r4
 800594a:	f000 f9a7 	bl	8005c9c <__multadd>
 800594e:	45b9      	cmp	r9, r7
 8005950:	9001      	str	r0, [sp, #4]
 8005952:	f04f 0300 	mov.w	r3, #0
 8005956:	f04f 020a 	mov.w	r2, #10
 800595a:	4649      	mov	r1, r9
 800595c:	4620      	mov	r0, r4
 800595e:	d105      	bne.n	800596c <_dtoa_r+0x9d4>
 8005960:	f000 f99c 	bl	8005c9c <__multadd>
 8005964:	4681      	mov	r9, r0
 8005966:	4607      	mov	r7, r0
 8005968:	46b2      	mov	sl, r6
 800596a:	e779      	b.n	8005860 <_dtoa_r+0x8c8>
 800596c:	f000 f996 	bl	8005c9c <__multadd>
 8005970:	4639      	mov	r1, r7
 8005972:	4681      	mov	r9, r0
 8005974:	2300      	movs	r3, #0
 8005976:	220a      	movs	r2, #10
 8005978:	4620      	mov	r0, r4
 800597a:	f000 f98f 	bl	8005c9c <__multadd>
 800597e:	4607      	mov	r7, r0
 8005980:	e7f2      	b.n	8005968 <_dtoa_r+0x9d0>
 8005982:	f04f 0900 	mov.w	r9, #0
 8005986:	2201      	movs	r2, #1
 8005988:	9901      	ldr	r1, [sp, #4]
 800598a:	4620      	mov	r0, r4
 800598c:	f000 fafc 	bl	8005f88 <__lshift>
 8005990:	4629      	mov	r1, r5
 8005992:	9001      	str	r0, [sp, #4]
 8005994:	f000 fb4c 	bl	8006030 <__mcmp>
 8005998:	2800      	cmp	r0, #0
 800599a:	dcb9      	bgt.n	8005910 <_dtoa_r+0x978>
 800599c:	d102      	bne.n	80059a4 <_dtoa_r+0xa0c>
 800599e:	f018 0f01 	tst.w	r8, #1
 80059a2:	d1b5      	bne.n	8005910 <_dtoa_r+0x978>
 80059a4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80059a8:	2b30      	cmp	r3, #48	; 0x30
 80059aa:	f106 32ff 	add.w	r2, r6, #4294967295
 80059ae:	f47f af11 	bne.w	80057d4 <_dtoa_r+0x83c>
 80059b2:	4616      	mov	r6, r2
 80059b4:	e7f6      	b.n	80059a4 <_dtoa_r+0xa0c>
 80059b6:	9b04      	ldr	r3, [sp, #16]
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d105      	bne.n	80059c8 <_dtoa_r+0xa30>
 80059bc:	9a04      	ldr	r2, [sp, #16]
 80059be:	f10b 0b01 	add.w	fp, fp, #1
 80059c2:	2331      	movs	r3, #49	; 0x31
 80059c4:	7013      	strb	r3, [r2, #0]
 80059c6:	e705      	b.n	80057d4 <_dtoa_r+0x83c>
 80059c8:	4616      	mov	r6, r2
 80059ca:	e7a1      	b.n	8005910 <_dtoa_r+0x978>
 80059cc:	4b16      	ldr	r3, [pc, #88]	; (8005a28 <_dtoa_r+0xa90>)
 80059ce:	f7ff bb48 	b.w	8005062 <_dtoa_r+0xca>
 80059d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	f47f ab23 	bne.w	8005020 <_dtoa_r+0x88>
 80059da:	4b14      	ldr	r3, [pc, #80]	; (8005a2c <_dtoa_r+0xa94>)
 80059dc:	f7ff bb41 	b.w	8005062 <_dtoa_r+0xca>
 80059e0:	9b08      	ldr	r3, [sp, #32]
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	f77f ae3b 	ble.w	800565e <_dtoa_r+0x6c6>
 80059e8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80059ec:	e64f      	b.n	800568e <_dtoa_r+0x6f6>
 80059ee:	9b06      	ldr	r3, [sp, #24]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	dc03      	bgt.n	80059fc <_dtoa_r+0xa64>
 80059f4:	9b08      	ldr	r3, [sp, #32]
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	f73f aed7 	bgt.w	80057aa <_dtoa_r+0x812>
 80059fc:	9e04      	ldr	r6, [sp, #16]
 80059fe:	9801      	ldr	r0, [sp, #4]
 8005a00:	4629      	mov	r1, r5
 8005a02:	f7ff fa3d 	bl	8004e80 <quorem>
 8005a06:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005a0a:	f806 8b01 	strb.w	r8, [r6], #1
 8005a0e:	9b04      	ldr	r3, [sp, #16]
 8005a10:	9a06      	ldr	r2, [sp, #24]
 8005a12:	1af3      	subs	r3, r6, r3
 8005a14:	429a      	cmp	r2, r3
 8005a16:	ddb4      	ble.n	8005982 <_dtoa_r+0x9ea>
 8005a18:	2300      	movs	r3, #0
 8005a1a:	220a      	movs	r2, #10
 8005a1c:	9901      	ldr	r1, [sp, #4]
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f000 f93c 	bl	8005c9c <__multadd>
 8005a24:	9001      	str	r0, [sp, #4]
 8005a26:	e7ea      	b.n	80059fe <_dtoa_r+0xa66>
 8005a28:	08006b70 	.word	0x08006b70
 8005a2c:	08006b94 	.word	0x08006b94

08005a30 <std>:
 8005a30:	2300      	movs	r3, #0
 8005a32:	b510      	push	{r4, lr}
 8005a34:	4604      	mov	r4, r0
 8005a36:	e9c0 3300 	strd	r3, r3, [r0]
 8005a3a:	6083      	str	r3, [r0, #8]
 8005a3c:	8181      	strh	r1, [r0, #12]
 8005a3e:	6643      	str	r3, [r0, #100]	; 0x64
 8005a40:	81c2      	strh	r2, [r0, #14]
 8005a42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a46:	6183      	str	r3, [r0, #24]
 8005a48:	4619      	mov	r1, r3
 8005a4a:	2208      	movs	r2, #8
 8005a4c:	305c      	adds	r0, #92	; 0x5c
 8005a4e:	f7fe fdbd 	bl	80045cc <memset>
 8005a52:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <std+0x38>)
 8005a54:	6263      	str	r3, [r4, #36]	; 0x24
 8005a56:	4b05      	ldr	r3, [pc, #20]	; (8005a6c <std+0x3c>)
 8005a58:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a5a:	4b05      	ldr	r3, [pc, #20]	; (8005a70 <std+0x40>)
 8005a5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a5e:	4b05      	ldr	r3, [pc, #20]	; (8005a74 <std+0x44>)
 8005a60:	6224      	str	r4, [r4, #32]
 8005a62:	6323      	str	r3, [r4, #48]	; 0x30
 8005a64:	bd10      	pop	{r4, pc}
 8005a66:	bf00      	nop
 8005a68:	080065c9 	.word	0x080065c9
 8005a6c:	080065eb 	.word	0x080065eb
 8005a70:	08006623 	.word	0x08006623
 8005a74:	08006647 	.word	0x08006647

08005a78 <_cleanup_r>:
 8005a78:	4901      	ldr	r1, [pc, #4]	; (8005a80 <_cleanup_r+0x8>)
 8005a7a:	f000 b885 	b.w	8005b88 <_fwalk_reent>
 8005a7e:	bf00      	nop
 8005a80:	08006921 	.word	0x08006921

08005a84 <__sfmoreglue>:
 8005a84:	b570      	push	{r4, r5, r6, lr}
 8005a86:	1e4a      	subs	r2, r1, #1
 8005a88:	2568      	movs	r5, #104	; 0x68
 8005a8a:	4355      	muls	r5, r2
 8005a8c:	460e      	mov	r6, r1
 8005a8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a92:	f000 fbef 	bl	8006274 <_malloc_r>
 8005a96:	4604      	mov	r4, r0
 8005a98:	b140      	cbz	r0, 8005aac <__sfmoreglue+0x28>
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	e9c0 1600 	strd	r1, r6, [r0]
 8005aa0:	300c      	adds	r0, #12
 8005aa2:	60a0      	str	r0, [r4, #8]
 8005aa4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005aa8:	f7fe fd90 	bl	80045cc <memset>
 8005aac:	4620      	mov	r0, r4
 8005aae:	bd70      	pop	{r4, r5, r6, pc}

08005ab0 <__sinit>:
 8005ab0:	6983      	ldr	r3, [r0, #24]
 8005ab2:	b510      	push	{r4, lr}
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	bb33      	cbnz	r3, 8005b06 <__sinit+0x56>
 8005ab8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8005abc:	6503      	str	r3, [r0, #80]	; 0x50
 8005abe:	4b12      	ldr	r3, [pc, #72]	; (8005b08 <__sinit+0x58>)
 8005ac0:	4a12      	ldr	r2, [pc, #72]	; (8005b0c <__sinit+0x5c>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6282      	str	r2, [r0, #40]	; 0x28
 8005ac6:	4298      	cmp	r0, r3
 8005ac8:	bf04      	itt	eq
 8005aca:	2301      	moveq	r3, #1
 8005acc:	6183      	streq	r3, [r0, #24]
 8005ace:	f000 f81f 	bl	8005b10 <__sfp>
 8005ad2:	6060      	str	r0, [r4, #4]
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	f000 f81b 	bl	8005b10 <__sfp>
 8005ada:	60a0      	str	r0, [r4, #8]
 8005adc:	4620      	mov	r0, r4
 8005ade:	f000 f817 	bl	8005b10 <__sfp>
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	60e0      	str	r0, [r4, #12]
 8005ae6:	2104      	movs	r1, #4
 8005ae8:	6860      	ldr	r0, [r4, #4]
 8005aea:	f7ff ffa1 	bl	8005a30 <std>
 8005aee:	2201      	movs	r2, #1
 8005af0:	2109      	movs	r1, #9
 8005af2:	68a0      	ldr	r0, [r4, #8]
 8005af4:	f7ff ff9c 	bl	8005a30 <std>
 8005af8:	2202      	movs	r2, #2
 8005afa:	2112      	movs	r1, #18
 8005afc:	68e0      	ldr	r0, [r4, #12]
 8005afe:	f7ff ff97 	bl	8005a30 <std>
 8005b02:	2301      	movs	r3, #1
 8005b04:	61a3      	str	r3, [r4, #24]
 8005b06:	bd10      	pop	{r4, pc}
 8005b08:	08006b5c 	.word	0x08006b5c
 8005b0c:	08005a79 	.word	0x08005a79

08005b10 <__sfp>:
 8005b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b12:	4b1b      	ldr	r3, [pc, #108]	; (8005b80 <__sfp+0x70>)
 8005b14:	681e      	ldr	r6, [r3, #0]
 8005b16:	69b3      	ldr	r3, [r6, #24]
 8005b18:	4607      	mov	r7, r0
 8005b1a:	b913      	cbnz	r3, 8005b22 <__sfp+0x12>
 8005b1c:	4630      	mov	r0, r6
 8005b1e:	f7ff ffc7 	bl	8005ab0 <__sinit>
 8005b22:	3648      	adds	r6, #72	; 0x48
 8005b24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	d503      	bpl.n	8005b34 <__sfp+0x24>
 8005b2c:	6833      	ldr	r3, [r6, #0]
 8005b2e:	b133      	cbz	r3, 8005b3e <__sfp+0x2e>
 8005b30:	6836      	ldr	r6, [r6, #0]
 8005b32:	e7f7      	b.n	8005b24 <__sfp+0x14>
 8005b34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b38:	b16d      	cbz	r5, 8005b56 <__sfp+0x46>
 8005b3a:	3468      	adds	r4, #104	; 0x68
 8005b3c:	e7f4      	b.n	8005b28 <__sfp+0x18>
 8005b3e:	2104      	movs	r1, #4
 8005b40:	4638      	mov	r0, r7
 8005b42:	f7ff ff9f 	bl	8005a84 <__sfmoreglue>
 8005b46:	6030      	str	r0, [r6, #0]
 8005b48:	2800      	cmp	r0, #0
 8005b4a:	d1f1      	bne.n	8005b30 <__sfp+0x20>
 8005b4c:	230c      	movs	r3, #12
 8005b4e:	603b      	str	r3, [r7, #0]
 8005b50:	4604      	mov	r4, r0
 8005b52:	4620      	mov	r0, r4
 8005b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b56:	4b0b      	ldr	r3, [pc, #44]	; (8005b84 <__sfp+0x74>)
 8005b58:	6665      	str	r5, [r4, #100]	; 0x64
 8005b5a:	e9c4 5500 	strd	r5, r5, [r4]
 8005b5e:	60a5      	str	r5, [r4, #8]
 8005b60:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005b64:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005b68:	2208      	movs	r2, #8
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005b70:	f7fe fd2c 	bl	80045cc <memset>
 8005b74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005b78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005b7c:	e7e9      	b.n	8005b52 <__sfp+0x42>
 8005b7e:	bf00      	nop
 8005b80:	08006b5c 	.word	0x08006b5c
 8005b84:	ffff0001 	.word	0xffff0001

08005b88 <_fwalk_reent>:
 8005b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b8c:	4680      	mov	r8, r0
 8005b8e:	4689      	mov	r9, r1
 8005b90:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005b94:	2600      	movs	r6, #0
 8005b96:	b914      	cbnz	r4, 8005b9e <_fwalk_reent+0x16>
 8005b98:	4630      	mov	r0, r6
 8005b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b9e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005ba2:	3f01      	subs	r7, #1
 8005ba4:	d501      	bpl.n	8005baa <_fwalk_reent+0x22>
 8005ba6:	6824      	ldr	r4, [r4, #0]
 8005ba8:	e7f5      	b.n	8005b96 <_fwalk_reent+0xe>
 8005baa:	89ab      	ldrh	r3, [r5, #12]
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d907      	bls.n	8005bc0 <_fwalk_reent+0x38>
 8005bb0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005bb4:	3301      	adds	r3, #1
 8005bb6:	d003      	beq.n	8005bc0 <_fwalk_reent+0x38>
 8005bb8:	4629      	mov	r1, r5
 8005bba:	4640      	mov	r0, r8
 8005bbc:	47c8      	blx	r9
 8005bbe:	4306      	orrs	r6, r0
 8005bc0:	3568      	adds	r5, #104	; 0x68
 8005bc2:	e7ee      	b.n	8005ba2 <_fwalk_reent+0x1a>

08005bc4 <_localeconv_r>:
 8005bc4:	4b04      	ldr	r3, [pc, #16]	; (8005bd8 <_localeconv_r+0x14>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	6a18      	ldr	r0, [r3, #32]
 8005bca:	4b04      	ldr	r3, [pc, #16]	; (8005bdc <_localeconv_r+0x18>)
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	bf08      	it	eq
 8005bd0:	4618      	moveq	r0, r3
 8005bd2:	30f0      	adds	r0, #240	; 0xf0
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	2000000c 	.word	0x2000000c
 8005bdc:	20000070 	.word	0x20000070

08005be0 <malloc>:
 8005be0:	4b02      	ldr	r3, [pc, #8]	; (8005bec <malloc+0xc>)
 8005be2:	4601      	mov	r1, r0
 8005be4:	6818      	ldr	r0, [r3, #0]
 8005be6:	f000 bb45 	b.w	8006274 <_malloc_r>
 8005bea:	bf00      	nop
 8005bec:	2000000c 	.word	0x2000000c

08005bf0 <memcpy>:
 8005bf0:	b510      	push	{r4, lr}
 8005bf2:	1e43      	subs	r3, r0, #1
 8005bf4:	440a      	add	r2, r1
 8005bf6:	4291      	cmp	r1, r2
 8005bf8:	d100      	bne.n	8005bfc <memcpy+0xc>
 8005bfa:	bd10      	pop	{r4, pc}
 8005bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c04:	e7f7      	b.n	8005bf6 <memcpy+0x6>

08005c06 <_Balloc>:
 8005c06:	b570      	push	{r4, r5, r6, lr}
 8005c08:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005c0a:	4604      	mov	r4, r0
 8005c0c:	460e      	mov	r6, r1
 8005c0e:	b93d      	cbnz	r5, 8005c20 <_Balloc+0x1a>
 8005c10:	2010      	movs	r0, #16
 8005c12:	f7ff ffe5 	bl	8005be0 <malloc>
 8005c16:	6260      	str	r0, [r4, #36]	; 0x24
 8005c18:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005c1c:	6005      	str	r5, [r0, #0]
 8005c1e:	60c5      	str	r5, [r0, #12]
 8005c20:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005c22:	68eb      	ldr	r3, [r5, #12]
 8005c24:	b183      	cbz	r3, 8005c48 <_Balloc+0x42>
 8005c26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005c2e:	b9b8      	cbnz	r0, 8005c60 <_Balloc+0x5a>
 8005c30:	2101      	movs	r1, #1
 8005c32:	fa01 f506 	lsl.w	r5, r1, r6
 8005c36:	1d6a      	adds	r2, r5, #5
 8005c38:	0092      	lsls	r2, r2, #2
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	f000 fabe 	bl	80061bc <_calloc_r>
 8005c40:	b160      	cbz	r0, 8005c5c <_Balloc+0x56>
 8005c42:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8005c46:	e00e      	b.n	8005c66 <_Balloc+0x60>
 8005c48:	2221      	movs	r2, #33	; 0x21
 8005c4a:	2104      	movs	r1, #4
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f000 fab5 	bl	80061bc <_calloc_r>
 8005c52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c54:	60e8      	str	r0, [r5, #12]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1e4      	bne.n	8005c26 <_Balloc+0x20>
 8005c5c:	2000      	movs	r0, #0
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
 8005c60:	6802      	ldr	r2, [r0, #0]
 8005c62:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005c66:	2300      	movs	r3, #0
 8005c68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c6c:	e7f7      	b.n	8005c5e <_Balloc+0x58>

08005c6e <_Bfree>:
 8005c6e:	b570      	push	{r4, r5, r6, lr}
 8005c70:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005c72:	4606      	mov	r6, r0
 8005c74:	460d      	mov	r5, r1
 8005c76:	b93c      	cbnz	r4, 8005c88 <_Bfree+0x1a>
 8005c78:	2010      	movs	r0, #16
 8005c7a:	f7ff ffb1 	bl	8005be0 <malloc>
 8005c7e:	6270      	str	r0, [r6, #36]	; 0x24
 8005c80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c84:	6004      	str	r4, [r0, #0]
 8005c86:	60c4      	str	r4, [r0, #12]
 8005c88:	b13d      	cbz	r5, 8005c9a <_Bfree+0x2c>
 8005c8a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005c8c:	686a      	ldr	r2, [r5, #4]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c94:	6029      	str	r1, [r5, #0]
 8005c96:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8005c9a:	bd70      	pop	{r4, r5, r6, pc}

08005c9c <__multadd>:
 8005c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ca0:	690d      	ldr	r5, [r1, #16]
 8005ca2:	461f      	mov	r7, r3
 8005ca4:	4606      	mov	r6, r0
 8005ca6:	460c      	mov	r4, r1
 8005ca8:	f101 0c14 	add.w	ip, r1, #20
 8005cac:	2300      	movs	r3, #0
 8005cae:	f8dc 0000 	ldr.w	r0, [ip]
 8005cb2:	b281      	uxth	r1, r0
 8005cb4:	fb02 7101 	mla	r1, r2, r1, r7
 8005cb8:	0c0f      	lsrs	r7, r1, #16
 8005cba:	0c00      	lsrs	r0, r0, #16
 8005cbc:	fb02 7000 	mla	r0, r2, r0, r7
 8005cc0:	b289      	uxth	r1, r1
 8005cc2:	3301      	adds	r3, #1
 8005cc4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005cc8:	429d      	cmp	r5, r3
 8005cca:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8005cce:	f84c 1b04 	str.w	r1, [ip], #4
 8005cd2:	dcec      	bgt.n	8005cae <__multadd+0x12>
 8005cd4:	b1d7      	cbz	r7, 8005d0c <__multadd+0x70>
 8005cd6:	68a3      	ldr	r3, [r4, #8]
 8005cd8:	42ab      	cmp	r3, r5
 8005cda:	dc12      	bgt.n	8005d02 <__multadd+0x66>
 8005cdc:	6861      	ldr	r1, [r4, #4]
 8005cde:	4630      	mov	r0, r6
 8005ce0:	3101      	adds	r1, #1
 8005ce2:	f7ff ff90 	bl	8005c06 <_Balloc>
 8005ce6:	6922      	ldr	r2, [r4, #16]
 8005ce8:	3202      	adds	r2, #2
 8005cea:	f104 010c 	add.w	r1, r4, #12
 8005cee:	4680      	mov	r8, r0
 8005cf0:	0092      	lsls	r2, r2, #2
 8005cf2:	300c      	adds	r0, #12
 8005cf4:	f7ff ff7c 	bl	8005bf0 <memcpy>
 8005cf8:	4621      	mov	r1, r4
 8005cfa:	4630      	mov	r0, r6
 8005cfc:	f7ff ffb7 	bl	8005c6e <_Bfree>
 8005d00:	4644      	mov	r4, r8
 8005d02:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d06:	3501      	adds	r5, #1
 8005d08:	615f      	str	r7, [r3, #20]
 8005d0a:	6125      	str	r5, [r4, #16]
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005d12 <__hi0bits>:
 8005d12:	0c02      	lsrs	r2, r0, #16
 8005d14:	0412      	lsls	r2, r2, #16
 8005d16:	4603      	mov	r3, r0
 8005d18:	b9b2      	cbnz	r2, 8005d48 <__hi0bits+0x36>
 8005d1a:	0403      	lsls	r3, r0, #16
 8005d1c:	2010      	movs	r0, #16
 8005d1e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005d22:	bf04      	itt	eq
 8005d24:	021b      	lsleq	r3, r3, #8
 8005d26:	3008      	addeq	r0, #8
 8005d28:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005d2c:	bf04      	itt	eq
 8005d2e:	011b      	lsleq	r3, r3, #4
 8005d30:	3004      	addeq	r0, #4
 8005d32:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005d36:	bf04      	itt	eq
 8005d38:	009b      	lsleq	r3, r3, #2
 8005d3a:	3002      	addeq	r0, #2
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	db06      	blt.n	8005d4e <__hi0bits+0x3c>
 8005d40:	005b      	lsls	r3, r3, #1
 8005d42:	d503      	bpl.n	8005d4c <__hi0bits+0x3a>
 8005d44:	3001      	adds	r0, #1
 8005d46:	4770      	bx	lr
 8005d48:	2000      	movs	r0, #0
 8005d4a:	e7e8      	b.n	8005d1e <__hi0bits+0xc>
 8005d4c:	2020      	movs	r0, #32
 8005d4e:	4770      	bx	lr

08005d50 <__lo0bits>:
 8005d50:	6803      	ldr	r3, [r0, #0]
 8005d52:	f013 0207 	ands.w	r2, r3, #7
 8005d56:	4601      	mov	r1, r0
 8005d58:	d00b      	beq.n	8005d72 <__lo0bits+0x22>
 8005d5a:	07da      	lsls	r2, r3, #31
 8005d5c:	d423      	bmi.n	8005da6 <__lo0bits+0x56>
 8005d5e:	0798      	lsls	r0, r3, #30
 8005d60:	bf49      	itett	mi
 8005d62:	085b      	lsrmi	r3, r3, #1
 8005d64:	089b      	lsrpl	r3, r3, #2
 8005d66:	2001      	movmi	r0, #1
 8005d68:	600b      	strmi	r3, [r1, #0]
 8005d6a:	bf5c      	itt	pl
 8005d6c:	600b      	strpl	r3, [r1, #0]
 8005d6e:	2002      	movpl	r0, #2
 8005d70:	4770      	bx	lr
 8005d72:	b298      	uxth	r0, r3
 8005d74:	b9a8      	cbnz	r0, 8005da2 <__lo0bits+0x52>
 8005d76:	0c1b      	lsrs	r3, r3, #16
 8005d78:	2010      	movs	r0, #16
 8005d7a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005d7e:	bf04      	itt	eq
 8005d80:	0a1b      	lsreq	r3, r3, #8
 8005d82:	3008      	addeq	r0, #8
 8005d84:	071a      	lsls	r2, r3, #28
 8005d86:	bf04      	itt	eq
 8005d88:	091b      	lsreq	r3, r3, #4
 8005d8a:	3004      	addeq	r0, #4
 8005d8c:	079a      	lsls	r2, r3, #30
 8005d8e:	bf04      	itt	eq
 8005d90:	089b      	lsreq	r3, r3, #2
 8005d92:	3002      	addeq	r0, #2
 8005d94:	07da      	lsls	r2, r3, #31
 8005d96:	d402      	bmi.n	8005d9e <__lo0bits+0x4e>
 8005d98:	085b      	lsrs	r3, r3, #1
 8005d9a:	d006      	beq.n	8005daa <__lo0bits+0x5a>
 8005d9c:	3001      	adds	r0, #1
 8005d9e:	600b      	str	r3, [r1, #0]
 8005da0:	4770      	bx	lr
 8005da2:	4610      	mov	r0, r2
 8005da4:	e7e9      	b.n	8005d7a <__lo0bits+0x2a>
 8005da6:	2000      	movs	r0, #0
 8005da8:	4770      	bx	lr
 8005daa:	2020      	movs	r0, #32
 8005dac:	4770      	bx	lr

08005dae <__i2b>:
 8005dae:	b510      	push	{r4, lr}
 8005db0:	460c      	mov	r4, r1
 8005db2:	2101      	movs	r1, #1
 8005db4:	f7ff ff27 	bl	8005c06 <_Balloc>
 8005db8:	2201      	movs	r2, #1
 8005dba:	6144      	str	r4, [r0, #20]
 8005dbc:	6102      	str	r2, [r0, #16]
 8005dbe:	bd10      	pop	{r4, pc}

08005dc0 <__multiply>:
 8005dc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dc4:	4614      	mov	r4, r2
 8005dc6:	690a      	ldr	r2, [r1, #16]
 8005dc8:	6923      	ldr	r3, [r4, #16]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	bfb8      	it	lt
 8005dce:	460b      	movlt	r3, r1
 8005dd0:	4688      	mov	r8, r1
 8005dd2:	bfbc      	itt	lt
 8005dd4:	46a0      	movlt	r8, r4
 8005dd6:	461c      	movlt	r4, r3
 8005dd8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005ddc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8005de0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005de4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005de8:	eb07 0609 	add.w	r6, r7, r9
 8005dec:	42b3      	cmp	r3, r6
 8005dee:	bfb8      	it	lt
 8005df0:	3101      	addlt	r1, #1
 8005df2:	f7ff ff08 	bl	8005c06 <_Balloc>
 8005df6:	f100 0514 	add.w	r5, r0, #20
 8005dfa:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8005dfe:	462b      	mov	r3, r5
 8005e00:	2200      	movs	r2, #0
 8005e02:	4573      	cmp	r3, lr
 8005e04:	d316      	bcc.n	8005e34 <__multiply+0x74>
 8005e06:	f104 0214 	add.w	r2, r4, #20
 8005e0a:	f108 0114 	add.w	r1, r8, #20
 8005e0e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8005e12:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005e16:	9300      	str	r3, [sp, #0]
 8005e18:	9b00      	ldr	r3, [sp, #0]
 8005e1a:	9201      	str	r2, [sp, #4]
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d80c      	bhi.n	8005e3a <__multiply+0x7a>
 8005e20:	2e00      	cmp	r6, #0
 8005e22:	dd03      	ble.n	8005e2c <__multiply+0x6c>
 8005e24:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d05d      	beq.n	8005ee8 <__multiply+0x128>
 8005e2c:	6106      	str	r6, [r0, #16]
 8005e2e:	b003      	add	sp, #12
 8005e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e34:	f843 2b04 	str.w	r2, [r3], #4
 8005e38:	e7e3      	b.n	8005e02 <__multiply+0x42>
 8005e3a:	f8b2 b000 	ldrh.w	fp, [r2]
 8005e3e:	f1bb 0f00 	cmp.w	fp, #0
 8005e42:	d023      	beq.n	8005e8c <__multiply+0xcc>
 8005e44:	4689      	mov	r9, r1
 8005e46:	46ac      	mov	ip, r5
 8005e48:	f04f 0800 	mov.w	r8, #0
 8005e4c:	f859 4b04 	ldr.w	r4, [r9], #4
 8005e50:	f8dc a000 	ldr.w	sl, [ip]
 8005e54:	b2a3      	uxth	r3, r4
 8005e56:	fa1f fa8a 	uxth.w	sl, sl
 8005e5a:	fb0b a303 	mla	r3, fp, r3, sl
 8005e5e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8005e62:	f8dc 4000 	ldr.w	r4, [ip]
 8005e66:	4443      	add	r3, r8
 8005e68:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005e6c:	fb0b 840a 	mla	r4, fp, sl, r8
 8005e70:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005e74:	46e2      	mov	sl, ip
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005e7c:	454f      	cmp	r7, r9
 8005e7e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8005e82:	f84a 3b04 	str.w	r3, [sl], #4
 8005e86:	d82b      	bhi.n	8005ee0 <__multiply+0x120>
 8005e88:	f8cc 8004 	str.w	r8, [ip, #4]
 8005e8c:	9b01      	ldr	r3, [sp, #4]
 8005e8e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8005e92:	3204      	adds	r2, #4
 8005e94:	f1ba 0f00 	cmp.w	sl, #0
 8005e98:	d020      	beq.n	8005edc <__multiply+0x11c>
 8005e9a:	682b      	ldr	r3, [r5, #0]
 8005e9c:	4689      	mov	r9, r1
 8005e9e:	46a8      	mov	r8, r5
 8005ea0:	f04f 0b00 	mov.w	fp, #0
 8005ea4:	f8b9 c000 	ldrh.w	ip, [r9]
 8005ea8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8005eac:	fb0a 440c 	mla	r4, sl, ip, r4
 8005eb0:	445c      	add	r4, fp
 8005eb2:	46c4      	mov	ip, r8
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005eba:	f84c 3b04 	str.w	r3, [ip], #4
 8005ebe:	f859 3b04 	ldr.w	r3, [r9], #4
 8005ec2:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8005ec6:	0c1b      	lsrs	r3, r3, #16
 8005ec8:	fb0a b303 	mla	r3, sl, r3, fp
 8005ecc:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005ed0:	454f      	cmp	r7, r9
 8005ed2:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8005ed6:	d805      	bhi.n	8005ee4 <__multiply+0x124>
 8005ed8:	f8c8 3004 	str.w	r3, [r8, #4]
 8005edc:	3504      	adds	r5, #4
 8005ede:	e79b      	b.n	8005e18 <__multiply+0x58>
 8005ee0:	46d4      	mov	ip, sl
 8005ee2:	e7b3      	b.n	8005e4c <__multiply+0x8c>
 8005ee4:	46e0      	mov	r8, ip
 8005ee6:	e7dd      	b.n	8005ea4 <__multiply+0xe4>
 8005ee8:	3e01      	subs	r6, #1
 8005eea:	e799      	b.n	8005e20 <__multiply+0x60>

08005eec <__pow5mult>:
 8005eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ef0:	4615      	mov	r5, r2
 8005ef2:	f012 0203 	ands.w	r2, r2, #3
 8005ef6:	4606      	mov	r6, r0
 8005ef8:	460f      	mov	r7, r1
 8005efa:	d007      	beq.n	8005f0c <__pow5mult+0x20>
 8005efc:	3a01      	subs	r2, #1
 8005efe:	4c21      	ldr	r4, [pc, #132]	; (8005f84 <__pow5mult+0x98>)
 8005f00:	2300      	movs	r3, #0
 8005f02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f06:	f7ff fec9 	bl	8005c9c <__multadd>
 8005f0a:	4607      	mov	r7, r0
 8005f0c:	10ad      	asrs	r5, r5, #2
 8005f0e:	d035      	beq.n	8005f7c <__pow5mult+0x90>
 8005f10:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005f12:	b93c      	cbnz	r4, 8005f24 <__pow5mult+0x38>
 8005f14:	2010      	movs	r0, #16
 8005f16:	f7ff fe63 	bl	8005be0 <malloc>
 8005f1a:	6270      	str	r0, [r6, #36]	; 0x24
 8005f1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f20:	6004      	str	r4, [r0, #0]
 8005f22:	60c4      	str	r4, [r0, #12]
 8005f24:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005f28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f2c:	b94c      	cbnz	r4, 8005f42 <__pow5mult+0x56>
 8005f2e:	f240 2171 	movw	r1, #625	; 0x271
 8005f32:	4630      	mov	r0, r6
 8005f34:	f7ff ff3b 	bl	8005dae <__i2b>
 8005f38:	2300      	movs	r3, #0
 8005f3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f3e:	4604      	mov	r4, r0
 8005f40:	6003      	str	r3, [r0, #0]
 8005f42:	f04f 0800 	mov.w	r8, #0
 8005f46:	07eb      	lsls	r3, r5, #31
 8005f48:	d50a      	bpl.n	8005f60 <__pow5mult+0x74>
 8005f4a:	4639      	mov	r1, r7
 8005f4c:	4622      	mov	r2, r4
 8005f4e:	4630      	mov	r0, r6
 8005f50:	f7ff ff36 	bl	8005dc0 <__multiply>
 8005f54:	4639      	mov	r1, r7
 8005f56:	4681      	mov	r9, r0
 8005f58:	4630      	mov	r0, r6
 8005f5a:	f7ff fe88 	bl	8005c6e <_Bfree>
 8005f5e:	464f      	mov	r7, r9
 8005f60:	106d      	asrs	r5, r5, #1
 8005f62:	d00b      	beq.n	8005f7c <__pow5mult+0x90>
 8005f64:	6820      	ldr	r0, [r4, #0]
 8005f66:	b938      	cbnz	r0, 8005f78 <__pow5mult+0x8c>
 8005f68:	4622      	mov	r2, r4
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	4630      	mov	r0, r6
 8005f6e:	f7ff ff27 	bl	8005dc0 <__multiply>
 8005f72:	6020      	str	r0, [r4, #0]
 8005f74:	f8c0 8000 	str.w	r8, [r0]
 8005f78:	4604      	mov	r4, r0
 8005f7a:	e7e4      	b.n	8005f46 <__pow5mult+0x5a>
 8005f7c:	4638      	mov	r0, r7
 8005f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f82:	bf00      	nop
 8005f84:	08006cf8 	.word	0x08006cf8

08005f88 <__lshift>:
 8005f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f8c:	460c      	mov	r4, r1
 8005f8e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005f92:	6923      	ldr	r3, [r4, #16]
 8005f94:	6849      	ldr	r1, [r1, #4]
 8005f96:	eb0a 0903 	add.w	r9, sl, r3
 8005f9a:	68a3      	ldr	r3, [r4, #8]
 8005f9c:	4607      	mov	r7, r0
 8005f9e:	4616      	mov	r6, r2
 8005fa0:	f109 0501 	add.w	r5, r9, #1
 8005fa4:	42ab      	cmp	r3, r5
 8005fa6:	db32      	blt.n	800600e <__lshift+0x86>
 8005fa8:	4638      	mov	r0, r7
 8005faa:	f7ff fe2c 	bl	8005c06 <_Balloc>
 8005fae:	2300      	movs	r3, #0
 8005fb0:	4680      	mov	r8, r0
 8005fb2:	f100 0114 	add.w	r1, r0, #20
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	4553      	cmp	r3, sl
 8005fba:	db2b      	blt.n	8006014 <__lshift+0x8c>
 8005fbc:	6920      	ldr	r0, [r4, #16]
 8005fbe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005fc2:	f104 0314 	add.w	r3, r4, #20
 8005fc6:	f016 021f 	ands.w	r2, r6, #31
 8005fca:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005fce:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005fd2:	d025      	beq.n	8006020 <__lshift+0x98>
 8005fd4:	f1c2 0e20 	rsb	lr, r2, #32
 8005fd8:	2000      	movs	r0, #0
 8005fda:	681e      	ldr	r6, [r3, #0]
 8005fdc:	468a      	mov	sl, r1
 8005fde:	4096      	lsls	r6, r2
 8005fe0:	4330      	orrs	r0, r6
 8005fe2:	f84a 0b04 	str.w	r0, [sl], #4
 8005fe6:	f853 0b04 	ldr.w	r0, [r3], #4
 8005fea:	459c      	cmp	ip, r3
 8005fec:	fa20 f00e 	lsr.w	r0, r0, lr
 8005ff0:	d814      	bhi.n	800601c <__lshift+0x94>
 8005ff2:	6048      	str	r0, [r1, #4]
 8005ff4:	b108      	cbz	r0, 8005ffa <__lshift+0x72>
 8005ff6:	f109 0502 	add.w	r5, r9, #2
 8005ffa:	3d01      	subs	r5, #1
 8005ffc:	4638      	mov	r0, r7
 8005ffe:	f8c8 5010 	str.w	r5, [r8, #16]
 8006002:	4621      	mov	r1, r4
 8006004:	f7ff fe33 	bl	8005c6e <_Bfree>
 8006008:	4640      	mov	r0, r8
 800600a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800600e:	3101      	adds	r1, #1
 8006010:	005b      	lsls	r3, r3, #1
 8006012:	e7c7      	b.n	8005fa4 <__lshift+0x1c>
 8006014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006018:	3301      	adds	r3, #1
 800601a:	e7cd      	b.n	8005fb8 <__lshift+0x30>
 800601c:	4651      	mov	r1, sl
 800601e:	e7dc      	b.n	8005fda <__lshift+0x52>
 8006020:	3904      	subs	r1, #4
 8006022:	f853 2b04 	ldr.w	r2, [r3], #4
 8006026:	f841 2f04 	str.w	r2, [r1, #4]!
 800602a:	459c      	cmp	ip, r3
 800602c:	d8f9      	bhi.n	8006022 <__lshift+0x9a>
 800602e:	e7e4      	b.n	8005ffa <__lshift+0x72>

08006030 <__mcmp>:
 8006030:	6903      	ldr	r3, [r0, #16]
 8006032:	690a      	ldr	r2, [r1, #16]
 8006034:	1a9b      	subs	r3, r3, r2
 8006036:	b530      	push	{r4, r5, lr}
 8006038:	d10c      	bne.n	8006054 <__mcmp+0x24>
 800603a:	0092      	lsls	r2, r2, #2
 800603c:	3014      	adds	r0, #20
 800603e:	3114      	adds	r1, #20
 8006040:	1884      	adds	r4, r0, r2
 8006042:	4411      	add	r1, r2
 8006044:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006048:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800604c:	4295      	cmp	r5, r2
 800604e:	d003      	beq.n	8006058 <__mcmp+0x28>
 8006050:	d305      	bcc.n	800605e <__mcmp+0x2e>
 8006052:	2301      	movs	r3, #1
 8006054:	4618      	mov	r0, r3
 8006056:	bd30      	pop	{r4, r5, pc}
 8006058:	42a0      	cmp	r0, r4
 800605a:	d3f3      	bcc.n	8006044 <__mcmp+0x14>
 800605c:	e7fa      	b.n	8006054 <__mcmp+0x24>
 800605e:	f04f 33ff 	mov.w	r3, #4294967295
 8006062:	e7f7      	b.n	8006054 <__mcmp+0x24>

08006064 <__mdiff>:
 8006064:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006068:	460d      	mov	r5, r1
 800606a:	4607      	mov	r7, r0
 800606c:	4611      	mov	r1, r2
 800606e:	4628      	mov	r0, r5
 8006070:	4614      	mov	r4, r2
 8006072:	f7ff ffdd 	bl	8006030 <__mcmp>
 8006076:	1e06      	subs	r6, r0, #0
 8006078:	d108      	bne.n	800608c <__mdiff+0x28>
 800607a:	4631      	mov	r1, r6
 800607c:	4638      	mov	r0, r7
 800607e:	f7ff fdc2 	bl	8005c06 <_Balloc>
 8006082:	2301      	movs	r3, #1
 8006084:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800608c:	bfa4      	itt	ge
 800608e:	4623      	movge	r3, r4
 8006090:	462c      	movge	r4, r5
 8006092:	4638      	mov	r0, r7
 8006094:	6861      	ldr	r1, [r4, #4]
 8006096:	bfa6      	itte	ge
 8006098:	461d      	movge	r5, r3
 800609a:	2600      	movge	r6, #0
 800609c:	2601      	movlt	r6, #1
 800609e:	f7ff fdb2 	bl	8005c06 <_Balloc>
 80060a2:	692b      	ldr	r3, [r5, #16]
 80060a4:	60c6      	str	r6, [r0, #12]
 80060a6:	6926      	ldr	r6, [r4, #16]
 80060a8:	f105 0914 	add.w	r9, r5, #20
 80060ac:	f104 0214 	add.w	r2, r4, #20
 80060b0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80060b4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80060b8:	f100 0514 	add.w	r5, r0, #20
 80060bc:	f04f 0e00 	mov.w	lr, #0
 80060c0:	f852 ab04 	ldr.w	sl, [r2], #4
 80060c4:	f859 4b04 	ldr.w	r4, [r9], #4
 80060c8:	fa1e f18a 	uxtah	r1, lr, sl
 80060cc:	b2a3      	uxth	r3, r4
 80060ce:	1ac9      	subs	r1, r1, r3
 80060d0:	0c23      	lsrs	r3, r4, #16
 80060d2:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80060d6:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80060da:	b289      	uxth	r1, r1
 80060dc:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80060e0:	45c8      	cmp	r8, r9
 80060e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80060e6:	4694      	mov	ip, r2
 80060e8:	f845 3b04 	str.w	r3, [r5], #4
 80060ec:	d8e8      	bhi.n	80060c0 <__mdiff+0x5c>
 80060ee:	45bc      	cmp	ip, r7
 80060f0:	d304      	bcc.n	80060fc <__mdiff+0x98>
 80060f2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80060f6:	b183      	cbz	r3, 800611a <__mdiff+0xb6>
 80060f8:	6106      	str	r6, [r0, #16]
 80060fa:	e7c5      	b.n	8006088 <__mdiff+0x24>
 80060fc:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006100:	fa1e f381 	uxtah	r3, lr, r1
 8006104:	141a      	asrs	r2, r3, #16
 8006106:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800610a:	b29b      	uxth	r3, r3
 800610c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006110:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006114:	f845 3b04 	str.w	r3, [r5], #4
 8006118:	e7e9      	b.n	80060ee <__mdiff+0x8a>
 800611a:	3e01      	subs	r6, #1
 800611c:	e7e9      	b.n	80060f2 <__mdiff+0x8e>

0800611e <__d2b>:
 800611e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006122:	460e      	mov	r6, r1
 8006124:	2101      	movs	r1, #1
 8006126:	ec59 8b10 	vmov	r8, r9, d0
 800612a:	4615      	mov	r5, r2
 800612c:	f7ff fd6b 	bl	8005c06 <_Balloc>
 8006130:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006134:	4607      	mov	r7, r0
 8006136:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800613a:	bb34      	cbnz	r4, 800618a <__d2b+0x6c>
 800613c:	9301      	str	r3, [sp, #4]
 800613e:	f1b8 0300 	subs.w	r3, r8, #0
 8006142:	d027      	beq.n	8006194 <__d2b+0x76>
 8006144:	a802      	add	r0, sp, #8
 8006146:	f840 3d08 	str.w	r3, [r0, #-8]!
 800614a:	f7ff fe01 	bl	8005d50 <__lo0bits>
 800614e:	9900      	ldr	r1, [sp, #0]
 8006150:	b1f0      	cbz	r0, 8006190 <__d2b+0x72>
 8006152:	9a01      	ldr	r2, [sp, #4]
 8006154:	f1c0 0320 	rsb	r3, r0, #32
 8006158:	fa02 f303 	lsl.w	r3, r2, r3
 800615c:	430b      	orrs	r3, r1
 800615e:	40c2      	lsrs	r2, r0
 8006160:	617b      	str	r3, [r7, #20]
 8006162:	9201      	str	r2, [sp, #4]
 8006164:	9b01      	ldr	r3, [sp, #4]
 8006166:	61bb      	str	r3, [r7, #24]
 8006168:	2b00      	cmp	r3, #0
 800616a:	bf14      	ite	ne
 800616c:	2102      	movne	r1, #2
 800616e:	2101      	moveq	r1, #1
 8006170:	6139      	str	r1, [r7, #16]
 8006172:	b1c4      	cbz	r4, 80061a6 <__d2b+0x88>
 8006174:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006178:	4404      	add	r4, r0
 800617a:	6034      	str	r4, [r6, #0]
 800617c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006180:	6028      	str	r0, [r5, #0]
 8006182:	4638      	mov	r0, r7
 8006184:	b003      	add	sp, #12
 8006186:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800618a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800618e:	e7d5      	b.n	800613c <__d2b+0x1e>
 8006190:	6179      	str	r1, [r7, #20]
 8006192:	e7e7      	b.n	8006164 <__d2b+0x46>
 8006194:	a801      	add	r0, sp, #4
 8006196:	f7ff fddb 	bl	8005d50 <__lo0bits>
 800619a:	9b01      	ldr	r3, [sp, #4]
 800619c:	617b      	str	r3, [r7, #20]
 800619e:	2101      	movs	r1, #1
 80061a0:	6139      	str	r1, [r7, #16]
 80061a2:	3020      	adds	r0, #32
 80061a4:	e7e5      	b.n	8006172 <__d2b+0x54>
 80061a6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80061aa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80061ae:	6030      	str	r0, [r6, #0]
 80061b0:	6918      	ldr	r0, [r3, #16]
 80061b2:	f7ff fdae 	bl	8005d12 <__hi0bits>
 80061b6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80061ba:	e7e1      	b.n	8006180 <__d2b+0x62>

080061bc <_calloc_r>:
 80061bc:	b538      	push	{r3, r4, r5, lr}
 80061be:	fb02 f401 	mul.w	r4, r2, r1
 80061c2:	4621      	mov	r1, r4
 80061c4:	f000 f856 	bl	8006274 <_malloc_r>
 80061c8:	4605      	mov	r5, r0
 80061ca:	b118      	cbz	r0, 80061d4 <_calloc_r+0x18>
 80061cc:	4622      	mov	r2, r4
 80061ce:	2100      	movs	r1, #0
 80061d0:	f7fe f9fc 	bl	80045cc <memset>
 80061d4:	4628      	mov	r0, r5
 80061d6:	bd38      	pop	{r3, r4, r5, pc}

080061d8 <_free_r>:
 80061d8:	b538      	push	{r3, r4, r5, lr}
 80061da:	4605      	mov	r5, r0
 80061dc:	2900      	cmp	r1, #0
 80061de:	d045      	beq.n	800626c <_free_r+0x94>
 80061e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061e4:	1f0c      	subs	r4, r1, #4
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	bfb8      	it	lt
 80061ea:	18e4      	addlt	r4, r4, r3
 80061ec:	f000 fc4a 	bl	8006a84 <__malloc_lock>
 80061f0:	4a1f      	ldr	r2, [pc, #124]	; (8006270 <_free_r+0x98>)
 80061f2:	6813      	ldr	r3, [r2, #0]
 80061f4:	4610      	mov	r0, r2
 80061f6:	b933      	cbnz	r3, 8006206 <_free_r+0x2e>
 80061f8:	6063      	str	r3, [r4, #4]
 80061fa:	6014      	str	r4, [r2, #0]
 80061fc:	4628      	mov	r0, r5
 80061fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006202:	f000 bc40 	b.w	8006a86 <__malloc_unlock>
 8006206:	42a3      	cmp	r3, r4
 8006208:	d90c      	bls.n	8006224 <_free_r+0x4c>
 800620a:	6821      	ldr	r1, [r4, #0]
 800620c:	1862      	adds	r2, r4, r1
 800620e:	4293      	cmp	r3, r2
 8006210:	bf04      	itt	eq
 8006212:	681a      	ldreq	r2, [r3, #0]
 8006214:	685b      	ldreq	r3, [r3, #4]
 8006216:	6063      	str	r3, [r4, #4]
 8006218:	bf04      	itt	eq
 800621a:	1852      	addeq	r2, r2, r1
 800621c:	6022      	streq	r2, [r4, #0]
 800621e:	6004      	str	r4, [r0, #0]
 8006220:	e7ec      	b.n	80061fc <_free_r+0x24>
 8006222:	4613      	mov	r3, r2
 8006224:	685a      	ldr	r2, [r3, #4]
 8006226:	b10a      	cbz	r2, 800622c <_free_r+0x54>
 8006228:	42a2      	cmp	r2, r4
 800622a:	d9fa      	bls.n	8006222 <_free_r+0x4a>
 800622c:	6819      	ldr	r1, [r3, #0]
 800622e:	1858      	adds	r0, r3, r1
 8006230:	42a0      	cmp	r0, r4
 8006232:	d10b      	bne.n	800624c <_free_r+0x74>
 8006234:	6820      	ldr	r0, [r4, #0]
 8006236:	4401      	add	r1, r0
 8006238:	1858      	adds	r0, r3, r1
 800623a:	4282      	cmp	r2, r0
 800623c:	6019      	str	r1, [r3, #0]
 800623e:	d1dd      	bne.n	80061fc <_free_r+0x24>
 8006240:	6810      	ldr	r0, [r2, #0]
 8006242:	6852      	ldr	r2, [r2, #4]
 8006244:	605a      	str	r2, [r3, #4]
 8006246:	4401      	add	r1, r0
 8006248:	6019      	str	r1, [r3, #0]
 800624a:	e7d7      	b.n	80061fc <_free_r+0x24>
 800624c:	d902      	bls.n	8006254 <_free_r+0x7c>
 800624e:	230c      	movs	r3, #12
 8006250:	602b      	str	r3, [r5, #0]
 8006252:	e7d3      	b.n	80061fc <_free_r+0x24>
 8006254:	6820      	ldr	r0, [r4, #0]
 8006256:	1821      	adds	r1, r4, r0
 8006258:	428a      	cmp	r2, r1
 800625a:	bf04      	itt	eq
 800625c:	6811      	ldreq	r1, [r2, #0]
 800625e:	6852      	ldreq	r2, [r2, #4]
 8006260:	6062      	str	r2, [r4, #4]
 8006262:	bf04      	itt	eq
 8006264:	1809      	addeq	r1, r1, r0
 8006266:	6021      	streq	r1, [r4, #0]
 8006268:	605c      	str	r4, [r3, #4]
 800626a:	e7c7      	b.n	80061fc <_free_r+0x24>
 800626c:	bd38      	pop	{r3, r4, r5, pc}
 800626e:	bf00      	nop
 8006270:	20000200 	.word	0x20000200

08006274 <_malloc_r>:
 8006274:	b570      	push	{r4, r5, r6, lr}
 8006276:	1ccd      	adds	r5, r1, #3
 8006278:	f025 0503 	bic.w	r5, r5, #3
 800627c:	3508      	adds	r5, #8
 800627e:	2d0c      	cmp	r5, #12
 8006280:	bf38      	it	cc
 8006282:	250c      	movcc	r5, #12
 8006284:	2d00      	cmp	r5, #0
 8006286:	4606      	mov	r6, r0
 8006288:	db01      	blt.n	800628e <_malloc_r+0x1a>
 800628a:	42a9      	cmp	r1, r5
 800628c:	d903      	bls.n	8006296 <_malloc_r+0x22>
 800628e:	230c      	movs	r3, #12
 8006290:	6033      	str	r3, [r6, #0]
 8006292:	2000      	movs	r0, #0
 8006294:	bd70      	pop	{r4, r5, r6, pc}
 8006296:	f000 fbf5 	bl	8006a84 <__malloc_lock>
 800629a:	4a21      	ldr	r2, [pc, #132]	; (8006320 <_malloc_r+0xac>)
 800629c:	6814      	ldr	r4, [r2, #0]
 800629e:	4621      	mov	r1, r4
 80062a0:	b991      	cbnz	r1, 80062c8 <_malloc_r+0x54>
 80062a2:	4c20      	ldr	r4, [pc, #128]	; (8006324 <_malloc_r+0xb0>)
 80062a4:	6823      	ldr	r3, [r4, #0]
 80062a6:	b91b      	cbnz	r3, 80062b0 <_malloc_r+0x3c>
 80062a8:	4630      	mov	r0, r6
 80062aa:	f000 f97d 	bl	80065a8 <_sbrk_r>
 80062ae:	6020      	str	r0, [r4, #0]
 80062b0:	4629      	mov	r1, r5
 80062b2:	4630      	mov	r0, r6
 80062b4:	f000 f978 	bl	80065a8 <_sbrk_r>
 80062b8:	1c43      	adds	r3, r0, #1
 80062ba:	d124      	bne.n	8006306 <_malloc_r+0x92>
 80062bc:	230c      	movs	r3, #12
 80062be:	6033      	str	r3, [r6, #0]
 80062c0:	4630      	mov	r0, r6
 80062c2:	f000 fbe0 	bl	8006a86 <__malloc_unlock>
 80062c6:	e7e4      	b.n	8006292 <_malloc_r+0x1e>
 80062c8:	680b      	ldr	r3, [r1, #0]
 80062ca:	1b5b      	subs	r3, r3, r5
 80062cc:	d418      	bmi.n	8006300 <_malloc_r+0x8c>
 80062ce:	2b0b      	cmp	r3, #11
 80062d0:	d90f      	bls.n	80062f2 <_malloc_r+0x7e>
 80062d2:	600b      	str	r3, [r1, #0]
 80062d4:	50cd      	str	r5, [r1, r3]
 80062d6:	18cc      	adds	r4, r1, r3
 80062d8:	4630      	mov	r0, r6
 80062da:	f000 fbd4 	bl	8006a86 <__malloc_unlock>
 80062de:	f104 000b 	add.w	r0, r4, #11
 80062e2:	1d23      	adds	r3, r4, #4
 80062e4:	f020 0007 	bic.w	r0, r0, #7
 80062e8:	1ac3      	subs	r3, r0, r3
 80062ea:	d0d3      	beq.n	8006294 <_malloc_r+0x20>
 80062ec:	425a      	negs	r2, r3
 80062ee:	50e2      	str	r2, [r4, r3]
 80062f0:	e7d0      	b.n	8006294 <_malloc_r+0x20>
 80062f2:	428c      	cmp	r4, r1
 80062f4:	684b      	ldr	r3, [r1, #4]
 80062f6:	bf16      	itet	ne
 80062f8:	6063      	strne	r3, [r4, #4]
 80062fa:	6013      	streq	r3, [r2, #0]
 80062fc:	460c      	movne	r4, r1
 80062fe:	e7eb      	b.n	80062d8 <_malloc_r+0x64>
 8006300:	460c      	mov	r4, r1
 8006302:	6849      	ldr	r1, [r1, #4]
 8006304:	e7cc      	b.n	80062a0 <_malloc_r+0x2c>
 8006306:	1cc4      	adds	r4, r0, #3
 8006308:	f024 0403 	bic.w	r4, r4, #3
 800630c:	42a0      	cmp	r0, r4
 800630e:	d005      	beq.n	800631c <_malloc_r+0xa8>
 8006310:	1a21      	subs	r1, r4, r0
 8006312:	4630      	mov	r0, r6
 8006314:	f000 f948 	bl	80065a8 <_sbrk_r>
 8006318:	3001      	adds	r0, #1
 800631a:	d0cf      	beq.n	80062bc <_malloc_r+0x48>
 800631c:	6025      	str	r5, [r4, #0]
 800631e:	e7db      	b.n	80062d8 <_malloc_r+0x64>
 8006320:	20000200 	.word	0x20000200
 8006324:	20000204 	.word	0x20000204

08006328 <__sfputc_r>:
 8006328:	6893      	ldr	r3, [r2, #8]
 800632a:	3b01      	subs	r3, #1
 800632c:	2b00      	cmp	r3, #0
 800632e:	b410      	push	{r4}
 8006330:	6093      	str	r3, [r2, #8]
 8006332:	da08      	bge.n	8006346 <__sfputc_r+0x1e>
 8006334:	6994      	ldr	r4, [r2, #24]
 8006336:	42a3      	cmp	r3, r4
 8006338:	db01      	blt.n	800633e <__sfputc_r+0x16>
 800633a:	290a      	cmp	r1, #10
 800633c:	d103      	bne.n	8006346 <__sfputc_r+0x1e>
 800633e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006342:	f000 b985 	b.w	8006650 <__swbuf_r>
 8006346:	6813      	ldr	r3, [r2, #0]
 8006348:	1c58      	adds	r0, r3, #1
 800634a:	6010      	str	r0, [r2, #0]
 800634c:	7019      	strb	r1, [r3, #0]
 800634e:	4608      	mov	r0, r1
 8006350:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006354:	4770      	bx	lr

08006356 <__sfputs_r>:
 8006356:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006358:	4606      	mov	r6, r0
 800635a:	460f      	mov	r7, r1
 800635c:	4614      	mov	r4, r2
 800635e:	18d5      	adds	r5, r2, r3
 8006360:	42ac      	cmp	r4, r5
 8006362:	d101      	bne.n	8006368 <__sfputs_r+0x12>
 8006364:	2000      	movs	r0, #0
 8006366:	e007      	b.n	8006378 <__sfputs_r+0x22>
 8006368:	463a      	mov	r2, r7
 800636a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800636e:	4630      	mov	r0, r6
 8006370:	f7ff ffda 	bl	8006328 <__sfputc_r>
 8006374:	1c43      	adds	r3, r0, #1
 8006376:	d1f3      	bne.n	8006360 <__sfputs_r+0xa>
 8006378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800637c <_vfiprintf_r>:
 800637c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006380:	460c      	mov	r4, r1
 8006382:	b09d      	sub	sp, #116	; 0x74
 8006384:	4617      	mov	r7, r2
 8006386:	461d      	mov	r5, r3
 8006388:	4606      	mov	r6, r0
 800638a:	b118      	cbz	r0, 8006394 <_vfiprintf_r+0x18>
 800638c:	6983      	ldr	r3, [r0, #24]
 800638e:	b90b      	cbnz	r3, 8006394 <_vfiprintf_r+0x18>
 8006390:	f7ff fb8e 	bl	8005ab0 <__sinit>
 8006394:	4b7c      	ldr	r3, [pc, #496]	; (8006588 <_vfiprintf_r+0x20c>)
 8006396:	429c      	cmp	r4, r3
 8006398:	d158      	bne.n	800644c <_vfiprintf_r+0xd0>
 800639a:	6874      	ldr	r4, [r6, #4]
 800639c:	89a3      	ldrh	r3, [r4, #12]
 800639e:	0718      	lsls	r0, r3, #28
 80063a0:	d55e      	bpl.n	8006460 <_vfiprintf_r+0xe4>
 80063a2:	6923      	ldr	r3, [r4, #16]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d05b      	beq.n	8006460 <_vfiprintf_r+0xe4>
 80063a8:	2300      	movs	r3, #0
 80063aa:	9309      	str	r3, [sp, #36]	; 0x24
 80063ac:	2320      	movs	r3, #32
 80063ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80063b2:	2330      	movs	r3, #48	; 0x30
 80063b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80063b8:	9503      	str	r5, [sp, #12]
 80063ba:	f04f 0b01 	mov.w	fp, #1
 80063be:	46b8      	mov	r8, r7
 80063c0:	4645      	mov	r5, r8
 80063c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80063c6:	b10b      	cbz	r3, 80063cc <_vfiprintf_r+0x50>
 80063c8:	2b25      	cmp	r3, #37	; 0x25
 80063ca:	d154      	bne.n	8006476 <_vfiprintf_r+0xfa>
 80063cc:	ebb8 0a07 	subs.w	sl, r8, r7
 80063d0:	d00b      	beq.n	80063ea <_vfiprintf_r+0x6e>
 80063d2:	4653      	mov	r3, sl
 80063d4:	463a      	mov	r2, r7
 80063d6:	4621      	mov	r1, r4
 80063d8:	4630      	mov	r0, r6
 80063da:	f7ff ffbc 	bl	8006356 <__sfputs_r>
 80063de:	3001      	adds	r0, #1
 80063e0:	f000 80c2 	beq.w	8006568 <_vfiprintf_r+0x1ec>
 80063e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e6:	4453      	add	r3, sl
 80063e8:	9309      	str	r3, [sp, #36]	; 0x24
 80063ea:	f898 3000 	ldrb.w	r3, [r8]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	f000 80ba 	beq.w	8006568 <_vfiprintf_r+0x1ec>
 80063f4:	2300      	movs	r3, #0
 80063f6:	f04f 32ff 	mov.w	r2, #4294967295
 80063fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063fe:	9304      	str	r3, [sp, #16]
 8006400:	9307      	str	r3, [sp, #28]
 8006402:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006406:	931a      	str	r3, [sp, #104]	; 0x68
 8006408:	46a8      	mov	r8, r5
 800640a:	2205      	movs	r2, #5
 800640c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8006410:	485e      	ldr	r0, [pc, #376]	; (800658c <_vfiprintf_r+0x210>)
 8006412:	f7f9 ff1d 	bl	8000250 <memchr>
 8006416:	9b04      	ldr	r3, [sp, #16]
 8006418:	bb78      	cbnz	r0, 800647a <_vfiprintf_r+0xfe>
 800641a:	06d9      	lsls	r1, r3, #27
 800641c:	bf44      	itt	mi
 800641e:	2220      	movmi	r2, #32
 8006420:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006424:	071a      	lsls	r2, r3, #28
 8006426:	bf44      	itt	mi
 8006428:	222b      	movmi	r2, #43	; 0x2b
 800642a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800642e:	782a      	ldrb	r2, [r5, #0]
 8006430:	2a2a      	cmp	r2, #42	; 0x2a
 8006432:	d02a      	beq.n	800648a <_vfiprintf_r+0x10e>
 8006434:	9a07      	ldr	r2, [sp, #28]
 8006436:	46a8      	mov	r8, r5
 8006438:	2000      	movs	r0, #0
 800643a:	250a      	movs	r5, #10
 800643c:	4641      	mov	r1, r8
 800643e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006442:	3b30      	subs	r3, #48	; 0x30
 8006444:	2b09      	cmp	r3, #9
 8006446:	d969      	bls.n	800651c <_vfiprintf_r+0x1a0>
 8006448:	b360      	cbz	r0, 80064a4 <_vfiprintf_r+0x128>
 800644a:	e024      	b.n	8006496 <_vfiprintf_r+0x11a>
 800644c:	4b50      	ldr	r3, [pc, #320]	; (8006590 <_vfiprintf_r+0x214>)
 800644e:	429c      	cmp	r4, r3
 8006450:	d101      	bne.n	8006456 <_vfiprintf_r+0xda>
 8006452:	68b4      	ldr	r4, [r6, #8]
 8006454:	e7a2      	b.n	800639c <_vfiprintf_r+0x20>
 8006456:	4b4f      	ldr	r3, [pc, #316]	; (8006594 <_vfiprintf_r+0x218>)
 8006458:	429c      	cmp	r4, r3
 800645a:	bf08      	it	eq
 800645c:	68f4      	ldreq	r4, [r6, #12]
 800645e:	e79d      	b.n	800639c <_vfiprintf_r+0x20>
 8006460:	4621      	mov	r1, r4
 8006462:	4630      	mov	r0, r6
 8006464:	f000 f958 	bl	8006718 <__swsetup_r>
 8006468:	2800      	cmp	r0, #0
 800646a:	d09d      	beq.n	80063a8 <_vfiprintf_r+0x2c>
 800646c:	f04f 30ff 	mov.w	r0, #4294967295
 8006470:	b01d      	add	sp, #116	; 0x74
 8006472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006476:	46a8      	mov	r8, r5
 8006478:	e7a2      	b.n	80063c0 <_vfiprintf_r+0x44>
 800647a:	4a44      	ldr	r2, [pc, #272]	; (800658c <_vfiprintf_r+0x210>)
 800647c:	1a80      	subs	r0, r0, r2
 800647e:	fa0b f000 	lsl.w	r0, fp, r0
 8006482:	4318      	orrs	r0, r3
 8006484:	9004      	str	r0, [sp, #16]
 8006486:	4645      	mov	r5, r8
 8006488:	e7be      	b.n	8006408 <_vfiprintf_r+0x8c>
 800648a:	9a03      	ldr	r2, [sp, #12]
 800648c:	1d11      	adds	r1, r2, #4
 800648e:	6812      	ldr	r2, [r2, #0]
 8006490:	9103      	str	r1, [sp, #12]
 8006492:	2a00      	cmp	r2, #0
 8006494:	db01      	blt.n	800649a <_vfiprintf_r+0x11e>
 8006496:	9207      	str	r2, [sp, #28]
 8006498:	e004      	b.n	80064a4 <_vfiprintf_r+0x128>
 800649a:	4252      	negs	r2, r2
 800649c:	f043 0302 	orr.w	r3, r3, #2
 80064a0:	9207      	str	r2, [sp, #28]
 80064a2:	9304      	str	r3, [sp, #16]
 80064a4:	f898 3000 	ldrb.w	r3, [r8]
 80064a8:	2b2e      	cmp	r3, #46	; 0x2e
 80064aa:	d10e      	bne.n	80064ca <_vfiprintf_r+0x14e>
 80064ac:	f898 3001 	ldrb.w	r3, [r8, #1]
 80064b0:	2b2a      	cmp	r3, #42	; 0x2a
 80064b2:	d138      	bne.n	8006526 <_vfiprintf_r+0x1aa>
 80064b4:	9b03      	ldr	r3, [sp, #12]
 80064b6:	1d1a      	adds	r2, r3, #4
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	9203      	str	r2, [sp, #12]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	bfb8      	it	lt
 80064c0:	f04f 33ff 	movlt.w	r3, #4294967295
 80064c4:	f108 0802 	add.w	r8, r8, #2
 80064c8:	9305      	str	r3, [sp, #20]
 80064ca:	4d33      	ldr	r5, [pc, #204]	; (8006598 <_vfiprintf_r+0x21c>)
 80064cc:	f898 1000 	ldrb.w	r1, [r8]
 80064d0:	2203      	movs	r2, #3
 80064d2:	4628      	mov	r0, r5
 80064d4:	f7f9 febc 	bl	8000250 <memchr>
 80064d8:	b140      	cbz	r0, 80064ec <_vfiprintf_r+0x170>
 80064da:	2340      	movs	r3, #64	; 0x40
 80064dc:	1b40      	subs	r0, r0, r5
 80064de:	fa03 f000 	lsl.w	r0, r3, r0
 80064e2:	9b04      	ldr	r3, [sp, #16]
 80064e4:	4303      	orrs	r3, r0
 80064e6:	f108 0801 	add.w	r8, r8, #1
 80064ea:	9304      	str	r3, [sp, #16]
 80064ec:	f898 1000 	ldrb.w	r1, [r8]
 80064f0:	482a      	ldr	r0, [pc, #168]	; (800659c <_vfiprintf_r+0x220>)
 80064f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80064f6:	2206      	movs	r2, #6
 80064f8:	f108 0701 	add.w	r7, r8, #1
 80064fc:	f7f9 fea8 	bl	8000250 <memchr>
 8006500:	2800      	cmp	r0, #0
 8006502:	d037      	beq.n	8006574 <_vfiprintf_r+0x1f8>
 8006504:	4b26      	ldr	r3, [pc, #152]	; (80065a0 <_vfiprintf_r+0x224>)
 8006506:	bb1b      	cbnz	r3, 8006550 <_vfiprintf_r+0x1d4>
 8006508:	9b03      	ldr	r3, [sp, #12]
 800650a:	3307      	adds	r3, #7
 800650c:	f023 0307 	bic.w	r3, r3, #7
 8006510:	3308      	adds	r3, #8
 8006512:	9303      	str	r3, [sp, #12]
 8006514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006516:	444b      	add	r3, r9
 8006518:	9309      	str	r3, [sp, #36]	; 0x24
 800651a:	e750      	b.n	80063be <_vfiprintf_r+0x42>
 800651c:	fb05 3202 	mla	r2, r5, r2, r3
 8006520:	2001      	movs	r0, #1
 8006522:	4688      	mov	r8, r1
 8006524:	e78a      	b.n	800643c <_vfiprintf_r+0xc0>
 8006526:	2300      	movs	r3, #0
 8006528:	f108 0801 	add.w	r8, r8, #1
 800652c:	9305      	str	r3, [sp, #20]
 800652e:	4619      	mov	r1, r3
 8006530:	250a      	movs	r5, #10
 8006532:	4640      	mov	r0, r8
 8006534:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006538:	3a30      	subs	r2, #48	; 0x30
 800653a:	2a09      	cmp	r2, #9
 800653c:	d903      	bls.n	8006546 <_vfiprintf_r+0x1ca>
 800653e:	2b00      	cmp	r3, #0
 8006540:	d0c3      	beq.n	80064ca <_vfiprintf_r+0x14e>
 8006542:	9105      	str	r1, [sp, #20]
 8006544:	e7c1      	b.n	80064ca <_vfiprintf_r+0x14e>
 8006546:	fb05 2101 	mla	r1, r5, r1, r2
 800654a:	2301      	movs	r3, #1
 800654c:	4680      	mov	r8, r0
 800654e:	e7f0      	b.n	8006532 <_vfiprintf_r+0x1b6>
 8006550:	ab03      	add	r3, sp, #12
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	4622      	mov	r2, r4
 8006556:	4b13      	ldr	r3, [pc, #76]	; (80065a4 <_vfiprintf_r+0x228>)
 8006558:	a904      	add	r1, sp, #16
 800655a:	4630      	mov	r0, r6
 800655c:	f7fe f8c4 	bl	80046e8 <_printf_float>
 8006560:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006564:	4681      	mov	r9, r0
 8006566:	d1d5      	bne.n	8006514 <_vfiprintf_r+0x198>
 8006568:	89a3      	ldrh	r3, [r4, #12]
 800656a:	065b      	lsls	r3, r3, #25
 800656c:	f53f af7e 	bmi.w	800646c <_vfiprintf_r+0xf0>
 8006570:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006572:	e77d      	b.n	8006470 <_vfiprintf_r+0xf4>
 8006574:	ab03      	add	r3, sp, #12
 8006576:	9300      	str	r3, [sp, #0]
 8006578:	4622      	mov	r2, r4
 800657a:	4b0a      	ldr	r3, [pc, #40]	; (80065a4 <_vfiprintf_r+0x228>)
 800657c:	a904      	add	r1, sp, #16
 800657e:	4630      	mov	r0, r6
 8006580:	f7fe fb54 	bl	8004c2c <_printf_i>
 8006584:	e7ec      	b.n	8006560 <_vfiprintf_r+0x1e4>
 8006586:	bf00      	nop
 8006588:	08006bc4 	.word	0x08006bc4
 800658c:	08006d04 	.word	0x08006d04
 8006590:	08006be4 	.word	0x08006be4
 8006594:	08006ba4 	.word	0x08006ba4
 8006598:	08006d0a 	.word	0x08006d0a
 800659c:	08006d0e 	.word	0x08006d0e
 80065a0:	080046e9 	.word	0x080046e9
 80065a4:	08006357 	.word	0x08006357

080065a8 <_sbrk_r>:
 80065a8:	b538      	push	{r3, r4, r5, lr}
 80065aa:	4c06      	ldr	r4, [pc, #24]	; (80065c4 <_sbrk_r+0x1c>)
 80065ac:	2300      	movs	r3, #0
 80065ae:	4605      	mov	r5, r0
 80065b0:	4608      	mov	r0, r1
 80065b2:	6023      	str	r3, [r4, #0]
 80065b4:	f7fa fcc0 	bl	8000f38 <_sbrk>
 80065b8:	1c43      	adds	r3, r0, #1
 80065ba:	d102      	bne.n	80065c2 <_sbrk_r+0x1a>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	b103      	cbz	r3, 80065c2 <_sbrk_r+0x1a>
 80065c0:	602b      	str	r3, [r5, #0]
 80065c2:	bd38      	pop	{r3, r4, r5, pc}
 80065c4:	20000784 	.word	0x20000784

080065c8 <__sread>:
 80065c8:	b510      	push	{r4, lr}
 80065ca:	460c      	mov	r4, r1
 80065cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065d0:	f000 fa5a 	bl	8006a88 <_read_r>
 80065d4:	2800      	cmp	r0, #0
 80065d6:	bfab      	itete	ge
 80065d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80065da:	89a3      	ldrhlt	r3, [r4, #12]
 80065dc:	181b      	addge	r3, r3, r0
 80065de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80065e2:	bfac      	ite	ge
 80065e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80065e6:	81a3      	strhlt	r3, [r4, #12]
 80065e8:	bd10      	pop	{r4, pc}

080065ea <__swrite>:
 80065ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065ee:	461f      	mov	r7, r3
 80065f0:	898b      	ldrh	r3, [r1, #12]
 80065f2:	05db      	lsls	r3, r3, #23
 80065f4:	4605      	mov	r5, r0
 80065f6:	460c      	mov	r4, r1
 80065f8:	4616      	mov	r6, r2
 80065fa:	d505      	bpl.n	8006608 <__swrite+0x1e>
 80065fc:	2302      	movs	r3, #2
 80065fe:	2200      	movs	r2, #0
 8006600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006604:	f000 f9b6 	bl	8006974 <_lseek_r>
 8006608:	89a3      	ldrh	r3, [r4, #12]
 800660a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800660e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006612:	81a3      	strh	r3, [r4, #12]
 8006614:	4632      	mov	r2, r6
 8006616:	463b      	mov	r3, r7
 8006618:	4628      	mov	r0, r5
 800661a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800661e:	f000 b869 	b.w	80066f4 <_write_r>

08006622 <__sseek>:
 8006622:	b510      	push	{r4, lr}
 8006624:	460c      	mov	r4, r1
 8006626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800662a:	f000 f9a3 	bl	8006974 <_lseek_r>
 800662e:	1c43      	adds	r3, r0, #1
 8006630:	89a3      	ldrh	r3, [r4, #12]
 8006632:	bf15      	itete	ne
 8006634:	6560      	strne	r0, [r4, #84]	; 0x54
 8006636:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800663a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800663e:	81a3      	strheq	r3, [r4, #12]
 8006640:	bf18      	it	ne
 8006642:	81a3      	strhne	r3, [r4, #12]
 8006644:	bd10      	pop	{r4, pc}

08006646 <__sclose>:
 8006646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800664a:	f000 b8d3 	b.w	80067f4 <_close_r>
	...

08006650 <__swbuf_r>:
 8006650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006652:	460e      	mov	r6, r1
 8006654:	4614      	mov	r4, r2
 8006656:	4605      	mov	r5, r0
 8006658:	b118      	cbz	r0, 8006662 <__swbuf_r+0x12>
 800665a:	6983      	ldr	r3, [r0, #24]
 800665c:	b90b      	cbnz	r3, 8006662 <__swbuf_r+0x12>
 800665e:	f7ff fa27 	bl	8005ab0 <__sinit>
 8006662:	4b21      	ldr	r3, [pc, #132]	; (80066e8 <__swbuf_r+0x98>)
 8006664:	429c      	cmp	r4, r3
 8006666:	d12a      	bne.n	80066be <__swbuf_r+0x6e>
 8006668:	686c      	ldr	r4, [r5, #4]
 800666a:	69a3      	ldr	r3, [r4, #24]
 800666c:	60a3      	str	r3, [r4, #8]
 800666e:	89a3      	ldrh	r3, [r4, #12]
 8006670:	071a      	lsls	r2, r3, #28
 8006672:	d52e      	bpl.n	80066d2 <__swbuf_r+0x82>
 8006674:	6923      	ldr	r3, [r4, #16]
 8006676:	b363      	cbz	r3, 80066d2 <__swbuf_r+0x82>
 8006678:	6923      	ldr	r3, [r4, #16]
 800667a:	6820      	ldr	r0, [r4, #0]
 800667c:	1ac0      	subs	r0, r0, r3
 800667e:	6963      	ldr	r3, [r4, #20]
 8006680:	b2f6      	uxtb	r6, r6
 8006682:	4283      	cmp	r3, r0
 8006684:	4637      	mov	r7, r6
 8006686:	dc04      	bgt.n	8006692 <__swbuf_r+0x42>
 8006688:	4621      	mov	r1, r4
 800668a:	4628      	mov	r0, r5
 800668c:	f000 f948 	bl	8006920 <_fflush_r>
 8006690:	bb28      	cbnz	r0, 80066de <__swbuf_r+0x8e>
 8006692:	68a3      	ldr	r3, [r4, #8]
 8006694:	3b01      	subs	r3, #1
 8006696:	60a3      	str	r3, [r4, #8]
 8006698:	6823      	ldr	r3, [r4, #0]
 800669a:	1c5a      	adds	r2, r3, #1
 800669c:	6022      	str	r2, [r4, #0]
 800669e:	701e      	strb	r6, [r3, #0]
 80066a0:	6963      	ldr	r3, [r4, #20]
 80066a2:	3001      	adds	r0, #1
 80066a4:	4283      	cmp	r3, r0
 80066a6:	d004      	beq.n	80066b2 <__swbuf_r+0x62>
 80066a8:	89a3      	ldrh	r3, [r4, #12]
 80066aa:	07db      	lsls	r3, r3, #31
 80066ac:	d519      	bpl.n	80066e2 <__swbuf_r+0x92>
 80066ae:	2e0a      	cmp	r6, #10
 80066b0:	d117      	bne.n	80066e2 <__swbuf_r+0x92>
 80066b2:	4621      	mov	r1, r4
 80066b4:	4628      	mov	r0, r5
 80066b6:	f000 f933 	bl	8006920 <_fflush_r>
 80066ba:	b190      	cbz	r0, 80066e2 <__swbuf_r+0x92>
 80066bc:	e00f      	b.n	80066de <__swbuf_r+0x8e>
 80066be:	4b0b      	ldr	r3, [pc, #44]	; (80066ec <__swbuf_r+0x9c>)
 80066c0:	429c      	cmp	r4, r3
 80066c2:	d101      	bne.n	80066c8 <__swbuf_r+0x78>
 80066c4:	68ac      	ldr	r4, [r5, #8]
 80066c6:	e7d0      	b.n	800666a <__swbuf_r+0x1a>
 80066c8:	4b09      	ldr	r3, [pc, #36]	; (80066f0 <__swbuf_r+0xa0>)
 80066ca:	429c      	cmp	r4, r3
 80066cc:	bf08      	it	eq
 80066ce:	68ec      	ldreq	r4, [r5, #12]
 80066d0:	e7cb      	b.n	800666a <__swbuf_r+0x1a>
 80066d2:	4621      	mov	r1, r4
 80066d4:	4628      	mov	r0, r5
 80066d6:	f000 f81f 	bl	8006718 <__swsetup_r>
 80066da:	2800      	cmp	r0, #0
 80066dc:	d0cc      	beq.n	8006678 <__swbuf_r+0x28>
 80066de:	f04f 37ff 	mov.w	r7, #4294967295
 80066e2:	4638      	mov	r0, r7
 80066e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066e6:	bf00      	nop
 80066e8:	08006bc4 	.word	0x08006bc4
 80066ec:	08006be4 	.word	0x08006be4
 80066f0:	08006ba4 	.word	0x08006ba4

080066f4 <_write_r>:
 80066f4:	b538      	push	{r3, r4, r5, lr}
 80066f6:	4c07      	ldr	r4, [pc, #28]	; (8006714 <_write_r+0x20>)
 80066f8:	4605      	mov	r5, r0
 80066fa:	4608      	mov	r0, r1
 80066fc:	4611      	mov	r1, r2
 80066fe:	2200      	movs	r2, #0
 8006700:	6022      	str	r2, [r4, #0]
 8006702:	461a      	mov	r2, r3
 8006704:	f7fa fbc7 	bl	8000e96 <_write>
 8006708:	1c43      	adds	r3, r0, #1
 800670a:	d102      	bne.n	8006712 <_write_r+0x1e>
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	b103      	cbz	r3, 8006712 <_write_r+0x1e>
 8006710:	602b      	str	r3, [r5, #0]
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	20000784 	.word	0x20000784

08006718 <__swsetup_r>:
 8006718:	4b32      	ldr	r3, [pc, #200]	; (80067e4 <__swsetup_r+0xcc>)
 800671a:	b570      	push	{r4, r5, r6, lr}
 800671c:	681d      	ldr	r5, [r3, #0]
 800671e:	4606      	mov	r6, r0
 8006720:	460c      	mov	r4, r1
 8006722:	b125      	cbz	r5, 800672e <__swsetup_r+0x16>
 8006724:	69ab      	ldr	r3, [r5, #24]
 8006726:	b913      	cbnz	r3, 800672e <__swsetup_r+0x16>
 8006728:	4628      	mov	r0, r5
 800672a:	f7ff f9c1 	bl	8005ab0 <__sinit>
 800672e:	4b2e      	ldr	r3, [pc, #184]	; (80067e8 <__swsetup_r+0xd0>)
 8006730:	429c      	cmp	r4, r3
 8006732:	d10f      	bne.n	8006754 <__swsetup_r+0x3c>
 8006734:	686c      	ldr	r4, [r5, #4]
 8006736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800673a:	b29a      	uxth	r2, r3
 800673c:	0715      	lsls	r5, r2, #28
 800673e:	d42c      	bmi.n	800679a <__swsetup_r+0x82>
 8006740:	06d0      	lsls	r0, r2, #27
 8006742:	d411      	bmi.n	8006768 <__swsetup_r+0x50>
 8006744:	2209      	movs	r2, #9
 8006746:	6032      	str	r2, [r6, #0]
 8006748:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800674c:	81a3      	strh	r3, [r4, #12]
 800674e:	f04f 30ff 	mov.w	r0, #4294967295
 8006752:	e03e      	b.n	80067d2 <__swsetup_r+0xba>
 8006754:	4b25      	ldr	r3, [pc, #148]	; (80067ec <__swsetup_r+0xd4>)
 8006756:	429c      	cmp	r4, r3
 8006758:	d101      	bne.n	800675e <__swsetup_r+0x46>
 800675a:	68ac      	ldr	r4, [r5, #8]
 800675c:	e7eb      	b.n	8006736 <__swsetup_r+0x1e>
 800675e:	4b24      	ldr	r3, [pc, #144]	; (80067f0 <__swsetup_r+0xd8>)
 8006760:	429c      	cmp	r4, r3
 8006762:	bf08      	it	eq
 8006764:	68ec      	ldreq	r4, [r5, #12]
 8006766:	e7e6      	b.n	8006736 <__swsetup_r+0x1e>
 8006768:	0751      	lsls	r1, r2, #29
 800676a:	d512      	bpl.n	8006792 <__swsetup_r+0x7a>
 800676c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800676e:	b141      	cbz	r1, 8006782 <__swsetup_r+0x6a>
 8006770:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006774:	4299      	cmp	r1, r3
 8006776:	d002      	beq.n	800677e <__swsetup_r+0x66>
 8006778:	4630      	mov	r0, r6
 800677a:	f7ff fd2d 	bl	80061d8 <_free_r>
 800677e:	2300      	movs	r3, #0
 8006780:	6363      	str	r3, [r4, #52]	; 0x34
 8006782:	89a3      	ldrh	r3, [r4, #12]
 8006784:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006788:	81a3      	strh	r3, [r4, #12]
 800678a:	2300      	movs	r3, #0
 800678c:	6063      	str	r3, [r4, #4]
 800678e:	6923      	ldr	r3, [r4, #16]
 8006790:	6023      	str	r3, [r4, #0]
 8006792:	89a3      	ldrh	r3, [r4, #12]
 8006794:	f043 0308 	orr.w	r3, r3, #8
 8006798:	81a3      	strh	r3, [r4, #12]
 800679a:	6923      	ldr	r3, [r4, #16]
 800679c:	b94b      	cbnz	r3, 80067b2 <__swsetup_r+0x9a>
 800679e:	89a3      	ldrh	r3, [r4, #12]
 80067a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80067a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067a8:	d003      	beq.n	80067b2 <__swsetup_r+0x9a>
 80067aa:	4621      	mov	r1, r4
 80067ac:	4630      	mov	r0, r6
 80067ae:	f000 f917 	bl	80069e0 <__smakebuf_r>
 80067b2:	89a2      	ldrh	r2, [r4, #12]
 80067b4:	f012 0301 	ands.w	r3, r2, #1
 80067b8:	d00c      	beq.n	80067d4 <__swsetup_r+0xbc>
 80067ba:	2300      	movs	r3, #0
 80067bc:	60a3      	str	r3, [r4, #8]
 80067be:	6963      	ldr	r3, [r4, #20]
 80067c0:	425b      	negs	r3, r3
 80067c2:	61a3      	str	r3, [r4, #24]
 80067c4:	6923      	ldr	r3, [r4, #16]
 80067c6:	b953      	cbnz	r3, 80067de <__swsetup_r+0xc6>
 80067c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067cc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80067d0:	d1ba      	bne.n	8006748 <__swsetup_r+0x30>
 80067d2:	bd70      	pop	{r4, r5, r6, pc}
 80067d4:	0792      	lsls	r2, r2, #30
 80067d6:	bf58      	it	pl
 80067d8:	6963      	ldrpl	r3, [r4, #20]
 80067da:	60a3      	str	r3, [r4, #8]
 80067dc:	e7f2      	b.n	80067c4 <__swsetup_r+0xac>
 80067de:	2000      	movs	r0, #0
 80067e0:	e7f7      	b.n	80067d2 <__swsetup_r+0xba>
 80067e2:	bf00      	nop
 80067e4:	2000000c 	.word	0x2000000c
 80067e8:	08006bc4 	.word	0x08006bc4
 80067ec:	08006be4 	.word	0x08006be4
 80067f0:	08006ba4 	.word	0x08006ba4

080067f4 <_close_r>:
 80067f4:	b538      	push	{r3, r4, r5, lr}
 80067f6:	4c06      	ldr	r4, [pc, #24]	; (8006810 <_close_r+0x1c>)
 80067f8:	2300      	movs	r3, #0
 80067fa:	4605      	mov	r5, r0
 80067fc:	4608      	mov	r0, r1
 80067fe:	6023      	str	r3, [r4, #0]
 8006800:	f7fa fb65 	bl	8000ece <_close>
 8006804:	1c43      	adds	r3, r0, #1
 8006806:	d102      	bne.n	800680e <_close_r+0x1a>
 8006808:	6823      	ldr	r3, [r4, #0]
 800680a:	b103      	cbz	r3, 800680e <_close_r+0x1a>
 800680c:	602b      	str	r3, [r5, #0]
 800680e:	bd38      	pop	{r3, r4, r5, pc}
 8006810:	20000784 	.word	0x20000784

08006814 <__sflush_r>:
 8006814:	898a      	ldrh	r2, [r1, #12]
 8006816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800681a:	4605      	mov	r5, r0
 800681c:	0710      	lsls	r0, r2, #28
 800681e:	460c      	mov	r4, r1
 8006820:	d458      	bmi.n	80068d4 <__sflush_r+0xc0>
 8006822:	684b      	ldr	r3, [r1, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	dc05      	bgt.n	8006834 <__sflush_r+0x20>
 8006828:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800682a:	2b00      	cmp	r3, #0
 800682c:	dc02      	bgt.n	8006834 <__sflush_r+0x20>
 800682e:	2000      	movs	r0, #0
 8006830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006834:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006836:	2e00      	cmp	r6, #0
 8006838:	d0f9      	beq.n	800682e <__sflush_r+0x1a>
 800683a:	2300      	movs	r3, #0
 800683c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006840:	682f      	ldr	r7, [r5, #0]
 8006842:	6a21      	ldr	r1, [r4, #32]
 8006844:	602b      	str	r3, [r5, #0]
 8006846:	d032      	beq.n	80068ae <__sflush_r+0x9a>
 8006848:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800684a:	89a3      	ldrh	r3, [r4, #12]
 800684c:	075a      	lsls	r2, r3, #29
 800684e:	d505      	bpl.n	800685c <__sflush_r+0x48>
 8006850:	6863      	ldr	r3, [r4, #4]
 8006852:	1ac0      	subs	r0, r0, r3
 8006854:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006856:	b10b      	cbz	r3, 800685c <__sflush_r+0x48>
 8006858:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800685a:	1ac0      	subs	r0, r0, r3
 800685c:	2300      	movs	r3, #0
 800685e:	4602      	mov	r2, r0
 8006860:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006862:	6a21      	ldr	r1, [r4, #32]
 8006864:	4628      	mov	r0, r5
 8006866:	47b0      	blx	r6
 8006868:	1c43      	adds	r3, r0, #1
 800686a:	89a3      	ldrh	r3, [r4, #12]
 800686c:	d106      	bne.n	800687c <__sflush_r+0x68>
 800686e:	6829      	ldr	r1, [r5, #0]
 8006870:	291d      	cmp	r1, #29
 8006872:	d848      	bhi.n	8006906 <__sflush_r+0xf2>
 8006874:	4a29      	ldr	r2, [pc, #164]	; (800691c <__sflush_r+0x108>)
 8006876:	40ca      	lsrs	r2, r1
 8006878:	07d6      	lsls	r6, r2, #31
 800687a:	d544      	bpl.n	8006906 <__sflush_r+0xf2>
 800687c:	2200      	movs	r2, #0
 800687e:	6062      	str	r2, [r4, #4]
 8006880:	04d9      	lsls	r1, r3, #19
 8006882:	6922      	ldr	r2, [r4, #16]
 8006884:	6022      	str	r2, [r4, #0]
 8006886:	d504      	bpl.n	8006892 <__sflush_r+0x7e>
 8006888:	1c42      	adds	r2, r0, #1
 800688a:	d101      	bne.n	8006890 <__sflush_r+0x7c>
 800688c:	682b      	ldr	r3, [r5, #0]
 800688e:	b903      	cbnz	r3, 8006892 <__sflush_r+0x7e>
 8006890:	6560      	str	r0, [r4, #84]	; 0x54
 8006892:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006894:	602f      	str	r7, [r5, #0]
 8006896:	2900      	cmp	r1, #0
 8006898:	d0c9      	beq.n	800682e <__sflush_r+0x1a>
 800689a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800689e:	4299      	cmp	r1, r3
 80068a0:	d002      	beq.n	80068a8 <__sflush_r+0x94>
 80068a2:	4628      	mov	r0, r5
 80068a4:	f7ff fc98 	bl	80061d8 <_free_r>
 80068a8:	2000      	movs	r0, #0
 80068aa:	6360      	str	r0, [r4, #52]	; 0x34
 80068ac:	e7c0      	b.n	8006830 <__sflush_r+0x1c>
 80068ae:	2301      	movs	r3, #1
 80068b0:	4628      	mov	r0, r5
 80068b2:	47b0      	blx	r6
 80068b4:	1c41      	adds	r1, r0, #1
 80068b6:	d1c8      	bne.n	800684a <__sflush_r+0x36>
 80068b8:	682b      	ldr	r3, [r5, #0]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d0c5      	beq.n	800684a <__sflush_r+0x36>
 80068be:	2b1d      	cmp	r3, #29
 80068c0:	d001      	beq.n	80068c6 <__sflush_r+0xb2>
 80068c2:	2b16      	cmp	r3, #22
 80068c4:	d101      	bne.n	80068ca <__sflush_r+0xb6>
 80068c6:	602f      	str	r7, [r5, #0]
 80068c8:	e7b1      	b.n	800682e <__sflush_r+0x1a>
 80068ca:	89a3      	ldrh	r3, [r4, #12]
 80068cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068d0:	81a3      	strh	r3, [r4, #12]
 80068d2:	e7ad      	b.n	8006830 <__sflush_r+0x1c>
 80068d4:	690f      	ldr	r7, [r1, #16]
 80068d6:	2f00      	cmp	r7, #0
 80068d8:	d0a9      	beq.n	800682e <__sflush_r+0x1a>
 80068da:	0793      	lsls	r3, r2, #30
 80068dc:	680e      	ldr	r6, [r1, #0]
 80068de:	bf08      	it	eq
 80068e0:	694b      	ldreq	r3, [r1, #20]
 80068e2:	600f      	str	r7, [r1, #0]
 80068e4:	bf18      	it	ne
 80068e6:	2300      	movne	r3, #0
 80068e8:	eba6 0807 	sub.w	r8, r6, r7
 80068ec:	608b      	str	r3, [r1, #8]
 80068ee:	f1b8 0f00 	cmp.w	r8, #0
 80068f2:	dd9c      	ble.n	800682e <__sflush_r+0x1a>
 80068f4:	4643      	mov	r3, r8
 80068f6:	463a      	mov	r2, r7
 80068f8:	6a21      	ldr	r1, [r4, #32]
 80068fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068fc:	4628      	mov	r0, r5
 80068fe:	47b0      	blx	r6
 8006900:	2800      	cmp	r0, #0
 8006902:	dc06      	bgt.n	8006912 <__sflush_r+0xfe>
 8006904:	89a3      	ldrh	r3, [r4, #12]
 8006906:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800690a:	81a3      	strh	r3, [r4, #12]
 800690c:	f04f 30ff 	mov.w	r0, #4294967295
 8006910:	e78e      	b.n	8006830 <__sflush_r+0x1c>
 8006912:	4407      	add	r7, r0
 8006914:	eba8 0800 	sub.w	r8, r8, r0
 8006918:	e7e9      	b.n	80068ee <__sflush_r+0xda>
 800691a:	bf00      	nop
 800691c:	20400001 	.word	0x20400001

08006920 <_fflush_r>:
 8006920:	b538      	push	{r3, r4, r5, lr}
 8006922:	690b      	ldr	r3, [r1, #16]
 8006924:	4605      	mov	r5, r0
 8006926:	460c      	mov	r4, r1
 8006928:	b1db      	cbz	r3, 8006962 <_fflush_r+0x42>
 800692a:	b118      	cbz	r0, 8006934 <_fflush_r+0x14>
 800692c:	6983      	ldr	r3, [r0, #24]
 800692e:	b90b      	cbnz	r3, 8006934 <_fflush_r+0x14>
 8006930:	f7ff f8be 	bl	8005ab0 <__sinit>
 8006934:	4b0c      	ldr	r3, [pc, #48]	; (8006968 <_fflush_r+0x48>)
 8006936:	429c      	cmp	r4, r3
 8006938:	d109      	bne.n	800694e <_fflush_r+0x2e>
 800693a:	686c      	ldr	r4, [r5, #4]
 800693c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006940:	b17b      	cbz	r3, 8006962 <_fflush_r+0x42>
 8006942:	4621      	mov	r1, r4
 8006944:	4628      	mov	r0, r5
 8006946:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800694a:	f7ff bf63 	b.w	8006814 <__sflush_r>
 800694e:	4b07      	ldr	r3, [pc, #28]	; (800696c <_fflush_r+0x4c>)
 8006950:	429c      	cmp	r4, r3
 8006952:	d101      	bne.n	8006958 <_fflush_r+0x38>
 8006954:	68ac      	ldr	r4, [r5, #8]
 8006956:	e7f1      	b.n	800693c <_fflush_r+0x1c>
 8006958:	4b05      	ldr	r3, [pc, #20]	; (8006970 <_fflush_r+0x50>)
 800695a:	429c      	cmp	r4, r3
 800695c:	bf08      	it	eq
 800695e:	68ec      	ldreq	r4, [r5, #12]
 8006960:	e7ec      	b.n	800693c <_fflush_r+0x1c>
 8006962:	2000      	movs	r0, #0
 8006964:	bd38      	pop	{r3, r4, r5, pc}
 8006966:	bf00      	nop
 8006968:	08006bc4 	.word	0x08006bc4
 800696c:	08006be4 	.word	0x08006be4
 8006970:	08006ba4 	.word	0x08006ba4

08006974 <_lseek_r>:
 8006974:	b538      	push	{r3, r4, r5, lr}
 8006976:	4c07      	ldr	r4, [pc, #28]	; (8006994 <_lseek_r+0x20>)
 8006978:	4605      	mov	r5, r0
 800697a:	4608      	mov	r0, r1
 800697c:	4611      	mov	r1, r2
 800697e:	2200      	movs	r2, #0
 8006980:	6022      	str	r2, [r4, #0]
 8006982:	461a      	mov	r2, r3
 8006984:	f7fa faca 	bl	8000f1c <_lseek>
 8006988:	1c43      	adds	r3, r0, #1
 800698a:	d102      	bne.n	8006992 <_lseek_r+0x1e>
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	b103      	cbz	r3, 8006992 <_lseek_r+0x1e>
 8006990:	602b      	str	r3, [r5, #0]
 8006992:	bd38      	pop	{r3, r4, r5, pc}
 8006994:	20000784 	.word	0x20000784

08006998 <__swhatbuf_r>:
 8006998:	b570      	push	{r4, r5, r6, lr}
 800699a:	460e      	mov	r6, r1
 800699c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a0:	2900      	cmp	r1, #0
 80069a2:	b096      	sub	sp, #88	; 0x58
 80069a4:	4614      	mov	r4, r2
 80069a6:	461d      	mov	r5, r3
 80069a8:	da07      	bge.n	80069ba <__swhatbuf_r+0x22>
 80069aa:	2300      	movs	r3, #0
 80069ac:	602b      	str	r3, [r5, #0]
 80069ae:	89b3      	ldrh	r3, [r6, #12]
 80069b0:	061a      	lsls	r2, r3, #24
 80069b2:	d410      	bmi.n	80069d6 <__swhatbuf_r+0x3e>
 80069b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069b8:	e00e      	b.n	80069d8 <__swhatbuf_r+0x40>
 80069ba:	466a      	mov	r2, sp
 80069bc:	f000 f884 	bl	8006ac8 <_fstat_r>
 80069c0:	2800      	cmp	r0, #0
 80069c2:	dbf2      	blt.n	80069aa <__swhatbuf_r+0x12>
 80069c4:	9a01      	ldr	r2, [sp, #4]
 80069c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069ce:	425a      	negs	r2, r3
 80069d0:	415a      	adcs	r2, r3
 80069d2:	602a      	str	r2, [r5, #0]
 80069d4:	e7ee      	b.n	80069b4 <__swhatbuf_r+0x1c>
 80069d6:	2340      	movs	r3, #64	; 0x40
 80069d8:	2000      	movs	r0, #0
 80069da:	6023      	str	r3, [r4, #0]
 80069dc:	b016      	add	sp, #88	; 0x58
 80069de:	bd70      	pop	{r4, r5, r6, pc}

080069e0 <__smakebuf_r>:
 80069e0:	898b      	ldrh	r3, [r1, #12]
 80069e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069e4:	079d      	lsls	r5, r3, #30
 80069e6:	4606      	mov	r6, r0
 80069e8:	460c      	mov	r4, r1
 80069ea:	d507      	bpl.n	80069fc <__smakebuf_r+0x1c>
 80069ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069f0:	6023      	str	r3, [r4, #0]
 80069f2:	6123      	str	r3, [r4, #16]
 80069f4:	2301      	movs	r3, #1
 80069f6:	6163      	str	r3, [r4, #20]
 80069f8:	b002      	add	sp, #8
 80069fa:	bd70      	pop	{r4, r5, r6, pc}
 80069fc:	ab01      	add	r3, sp, #4
 80069fe:	466a      	mov	r2, sp
 8006a00:	f7ff ffca 	bl	8006998 <__swhatbuf_r>
 8006a04:	9900      	ldr	r1, [sp, #0]
 8006a06:	4605      	mov	r5, r0
 8006a08:	4630      	mov	r0, r6
 8006a0a:	f7ff fc33 	bl	8006274 <_malloc_r>
 8006a0e:	b948      	cbnz	r0, 8006a24 <__smakebuf_r+0x44>
 8006a10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a14:	059a      	lsls	r2, r3, #22
 8006a16:	d4ef      	bmi.n	80069f8 <__smakebuf_r+0x18>
 8006a18:	f023 0303 	bic.w	r3, r3, #3
 8006a1c:	f043 0302 	orr.w	r3, r3, #2
 8006a20:	81a3      	strh	r3, [r4, #12]
 8006a22:	e7e3      	b.n	80069ec <__smakebuf_r+0xc>
 8006a24:	4b0d      	ldr	r3, [pc, #52]	; (8006a5c <__smakebuf_r+0x7c>)
 8006a26:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a28:	89a3      	ldrh	r3, [r4, #12]
 8006a2a:	6020      	str	r0, [r4, #0]
 8006a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a30:	81a3      	strh	r3, [r4, #12]
 8006a32:	9b00      	ldr	r3, [sp, #0]
 8006a34:	6163      	str	r3, [r4, #20]
 8006a36:	9b01      	ldr	r3, [sp, #4]
 8006a38:	6120      	str	r0, [r4, #16]
 8006a3a:	b15b      	cbz	r3, 8006a54 <__smakebuf_r+0x74>
 8006a3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a40:	4630      	mov	r0, r6
 8006a42:	f000 f853 	bl	8006aec <_isatty_r>
 8006a46:	b128      	cbz	r0, 8006a54 <__smakebuf_r+0x74>
 8006a48:	89a3      	ldrh	r3, [r4, #12]
 8006a4a:	f023 0303 	bic.w	r3, r3, #3
 8006a4e:	f043 0301 	orr.w	r3, r3, #1
 8006a52:	81a3      	strh	r3, [r4, #12]
 8006a54:	89a3      	ldrh	r3, [r4, #12]
 8006a56:	431d      	orrs	r5, r3
 8006a58:	81a5      	strh	r5, [r4, #12]
 8006a5a:	e7cd      	b.n	80069f8 <__smakebuf_r+0x18>
 8006a5c:	08005a79 	.word	0x08005a79

08006a60 <__ascii_mbtowc>:
 8006a60:	b082      	sub	sp, #8
 8006a62:	b901      	cbnz	r1, 8006a66 <__ascii_mbtowc+0x6>
 8006a64:	a901      	add	r1, sp, #4
 8006a66:	b142      	cbz	r2, 8006a7a <__ascii_mbtowc+0x1a>
 8006a68:	b14b      	cbz	r3, 8006a7e <__ascii_mbtowc+0x1e>
 8006a6a:	7813      	ldrb	r3, [r2, #0]
 8006a6c:	600b      	str	r3, [r1, #0]
 8006a6e:	7812      	ldrb	r2, [r2, #0]
 8006a70:	1c10      	adds	r0, r2, #0
 8006a72:	bf18      	it	ne
 8006a74:	2001      	movne	r0, #1
 8006a76:	b002      	add	sp, #8
 8006a78:	4770      	bx	lr
 8006a7a:	4610      	mov	r0, r2
 8006a7c:	e7fb      	b.n	8006a76 <__ascii_mbtowc+0x16>
 8006a7e:	f06f 0001 	mvn.w	r0, #1
 8006a82:	e7f8      	b.n	8006a76 <__ascii_mbtowc+0x16>

08006a84 <__malloc_lock>:
 8006a84:	4770      	bx	lr

08006a86 <__malloc_unlock>:
 8006a86:	4770      	bx	lr

08006a88 <_read_r>:
 8006a88:	b538      	push	{r3, r4, r5, lr}
 8006a8a:	4c07      	ldr	r4, [pc, #28]	; (8006aa8 <_read_r+0x20>)
 8006a8c:	4605      	mov	r5, r0
 8006a8e:	4608      	mov	r0, r1
 8006a90:	4611      	mov	r1, r2
 8006a92:	2200      	movs	r2, #0
 8006a94:	6022      	str	r2, [r4, #0]
 8006a96:	461a      	mov	r2, r3
 8006a98:	f7fa f9e0 	bl	8000e5c <_read>
 8006a9c:	1c43      	adds	r3, r0, #1
 8006a9e:	d102      	bne.n	8006aa6 <_read_r+0x1e>
 8006aa0:	6823      	ldr	r3, [r4, #0]
 8006aa2:	b103      	cbz	r3, 8006aa6 <_read_r+0x1e>
 8006aa4:	602b      	str	r3, [r5, #0]
 8006aa6:	bd38      	pop	{r3, r4, r5, pc}
 8006aa8:	20000784 	.word	0x20000784

08006aac <__ascii_wctomb>:
 8006aac:	b149      	cbz	r1, 8006ac2 <__ascii_wctomb+0x16>
 8006aae:	2aff      	cmp	r2, #255	; 0xff
 8006ab0:	bf85      	ittet	hi
 8006ab2:	238a      	movhi	r3, #138	; 0x8a
 8006ab4:	6003      	strhi	r3, [r0, #0]
 8006ab6:	700a      	strbls	r2, [r1, #0]
 8006ab8:	f04f 30ff 	movhi.w	r0, #4294967295
 8006abc:	bf98      	it	ls
 8006abe:	2001      	movls	r0, #1
 8006ac0:	4770      	bx	lr
 8006ac2:	4608      	mov	r0, r1
 8006ac4:	4770      	bx	lr
	...

08006ac8 <_fstat_r>:
 8006ac8:	b538      	push	{r3, r4, r5, lr}
 8006aca:	4c07      	ldr	r4, [pc, #28]	; (8006ae8 <_fstat_r+0x20>)
 8006acc:	2300      	movs	r3, #0
 8006ace:	4605      	mov	r5, r0
 8006ad0:	4608      	mov	r0, r1
 8006ad2:	4611      	mov	r1, r2
 8006ad4:	6023      	str	r3, [r4, #0]
 8006ad6:	f7fa fa06 	bl	8000ee6 <_fstat>
 8006ada:	1c43      	adds	r3, r0, #1
 8006adc:	d102      	bne.n	8006ae4 <_fstat_r+0x1c>
 8006ade:	6823      	ldr	r3, [r4, #0]
 8006ae0:	b103      	cbz	r3, 8006ae4 <_fstat_r+0x1c>
 8006ae2:	602b      	str	r3, [r5, #0]
 8006ae4:	bd38      	pop	{r3, r4, r5, pc}
 8006ae6:	bf00      	nop
 8006ae8:	20000784 	.word	0x20000784

08006aec <_isatty_r>:
 8006aec:	b538      	push	{r3, r4, r5, lr}
 8006aee:	4c06      	ldr	r4, [pc, #24]	; (8006b08 <_isatty_r+0x1c>)
 8006af0:	2300      	movs	r3, #0
 8006af2:	4605      	mov	r5, r0
 8006af4:	4608      	mov	r0, r1
 8006af6:	6023      	str	r3, [r4, #0]
 8006af8:	f7fa fa05 	bl	8000f06 <_isatty>
 8006afc:	1c43      	adds	r3, r0, #1
 8006afe:	d102      	bne.n	8006b06 <_isatty_r+0x1a>
 8006b00:	6823      	ldr	r3, [r4, #0]
 8006b02:	b103      	cbz	r3, 8006b06 <_isatty_r+0x1a>
 8006b04:	602b      	str	r3, [r5, #0]
 8006b06:	bd38      	pop	{r3, r4, r5, pc}
 8006b08:	20000784 	.word	0x20000784

08006b0c <_init>:
 8006b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b0e:	bf00      	nop
 8006b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b12:	bc08      	pop	{r3}
 8006b14:	469e      	mov	lr, r3
 8006b16:	4770      	bx	lr

08006b18 <_fini>:
 8006b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b1a:	bf00      	nop
 8006b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b1e:	bc08      	pop	{r3}
 8006b20:	469e      	mov	lr, r3
 8006b22:	4770      	bx	lr
