var group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s =
[
    [ "Register : fpga2soc_axi128_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___c_o_r_e_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___c_o_r_e_i_d" ],
    [ "Register : fpga2soc_axi128_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___r_e_v_i_d.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___r_e_v_i_d" ],
    [ "Register : fpga2soc_axi128_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___p_r_i.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___p_r_i" ],
    [ "Register : fpga2soc_axi128_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___m_o_d.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___m_o_d" ],
    [ "Register : fpga2soc_axi128_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___b_w_d_t_h.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___b_w_d_t_h" ],
    [ "Register : fpga2soc_axi128_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___s_a_t.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___s_a_t" ],
    [ "Register : fpga2soc_axi128_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___e_x_t_c_t_l.html", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s___e_x_t_c_t_l" ],
    [ "ALT_NOC_MPU_F2H_AXI128_QOS_s", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s__s", [
      [ "fpga2soc_axi128_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a15cfb9733bdaa848b208ecca451ae787", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#af2a3a61ec92b029bac5324492374e5b3", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#aecef7966179d04164dcc6e3f76cd78f6", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a9fc086d71918348600ec8de5ccc31c79", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a777a9998773935004b0a6420d031d1ca", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a3b858ed936724ca2b18fe78d05fbfdea", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a45c80f0034bc2e78dd23ac130852ba83", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#ab150af0c7957c7be79f0732ffb28d989", null ]
    ] ],
    [ "ALT_NOC_MPU_F2H_AXI128_QOS_raw_s", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#struct_a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s__raw__s", [
      [ "fpga2soc_axi128_I_main_QosGenerator_Id_CoreId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#aadc9900c23197821cd04d8a4af0f91f6", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Id_RevisionId", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#ab7f99820d8de1d4a1ff9b967e4d8080e", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Priority", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a05d2259c272775304b9e06fb1bf8cddf", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Mode", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a2a3a4f4288af323b4f428c95b028fb64", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Bandwidth", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a0ebec1b01d220bc9b2dcbc55c1f96e3a", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_Saturation", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#af073e531f273c1a9eacf12644502936c", null ],
      [ "fpga2soc_axi128_I_main_QosGenerator_ExtControl", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#a534f971a11ead17481a6ef95e0e668eb", null ],
      [ "_pad_0x1c_0x80", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#aead7f63b924d669bdb06efb6a2a4f978", null ]
    ] ],
    [ "ALT_NOC_MPU_F2H_AXI128_QOS_t", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#ga2250cfcc699436043f7ee2ef83caf3fc", null ],
    [ "ALT_NOC_MPU_F2H_AXI128_QOS_raw_t", "group___a_l_t___n_o_c___m_p_u___f2_h___a_x_i128___q_o_s.html#ga6ad88914b2d288431828cf5461855487", null ]
];