Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Sep 19 13:41:13 2022
| Host         : DESKTOP-5R2NN9R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BUTTON_LED_timing_summary_routed.rpt -pb BUTTON_LED_timing_summary_routed.pb -rpx BUTTON_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : BUTTON_LED
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Button_In[2]
                            (input port)
  Destination:            Led_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.652ns  (logic 5.200ns (38.091%)  route 8.452ns (61.909%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  Button_In[2] (IN)
                         net (fo=0)                   0.000     0.000    Button_In[2]
    B9                   IBUF (Prop_ibuf_I_O)         1.530     1.530 r  Button_In_IBUF[2]_inst/O
                         net (fo=1, routed)           1.372     2.902    Button_In_IBUF[2]
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.124     3.026 r  Led_Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.080    10.106    Led_Out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    13.652 r  Led_Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.652    Led_Out[2]
    T9                                                                r  Led_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button_In[0]
                            (input port)
  Destination:            Led_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.782ns  (logic 5.346ns (41.826%)  route 7.436ns (58.174%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  Button_In[0] (IN)
                         net (fo=0)                   0.000     0.000    Button_In[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  Button_In_IBUF[0]_inst/O
                         net (fo=1, routed)           1.616     3.083    Button_In_IBUF[0]
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.152     3.235 r  Led_Out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.820     9.055    Led_Out_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.727    12.782 r  Led_Out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.782    Led_Out[0]
    H5                                                                r  Led_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button_In[1]
                            (input port)
  Destination:            Led_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.407ns  (logic 5.158ns (41.576%)  route 7.249ns (58.424%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  Button_In[1] (IN)
                         net (fo=0)                   0.000     0.000    Button_In[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  Button_In_IBUF[1]_inst/O
                         net (fo=1, routed)           1.320     2.847    Button_In_IBUF[1]
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.124     2.971 r  Led_Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.929     8.900    Led_Out_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.407 r  Led_Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.407    Led_Out[1]
    J5                                                                r  Led_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Button_In[3]
                            (input port)
  Destination:            Led_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.388ns  (logic 5.434ns (43.870%)  route 6.953ns (56.130%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  Button_In[3] (IN)
                         net (fo=0)                   0.000     0.000    Button_In[3]
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  Button_In_IBUF[3]_inst/O
                         net (fo=1, routed)           1.129     2.666    Button_In_IBUF[3]
    SLICE_X0Y125         LUT2 (Prop_lut2_I0_O)        0.150     2.816 r  Led_Out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.824     8.640    Led_Out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.747    12.388 r  Led_Out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.388    Led_Out[3]
    T10                                                               r  Led_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            Led_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.069ns  (logic 1.664ns (40.904%)  route 2.405ns (59.096%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  Enable_IBUF_inst/O
                         net (fo=4, routed)           0.348     0.657    Enable_IBUF
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.049     0.706 r  Led_Out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.056     2.762    Led_Out_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.307     4.069 r  Led_Out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.069    Led_Out[3]
    T10                                                               r  Led_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            Led_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.212ns  (logic 1.562ns (37.078%)  route 2.650ns (62.922%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  Enable_IBUF_inst/O
                         net (fo=4, routed)           0.347     0.656    Enable_IBUF
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.045     0.701 r  Led_Out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.303     3.003    Led_Out_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     4.212 r  Led_Out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.212    Led_Out[1]
    J5                                                                r  Led_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            Led_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.265ns  (logic 1.645ns (38.563%)  route 2.620ns (61.437%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  Enable_IBUF_inst/O
                         net (fo=4, routed)           0.347     0.656    Enable_IBUF
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.048     0.704 r  Led_Out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.273     2.976    Led_Out_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.288     4.265 r  Led_Out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.265    Led_Out[0]
    H5                                                                r  Led_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Enable
                            (input port)
  Destination:            Led_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.814ns  (logic 1.600ns (33.233%)  route 3.214ns (66.767%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  Enable (IN)
                         net (fo=0)                   0.000     0.000    Enable
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  Enable_IBUF_inst/O
                         net (fo=4, routed)           0.348     0.657    Enable_IBUF
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.045     0.702 r  Led_Out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.866     3.567    Led_Out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.814 r  Led_Out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.814    Led_Out[2]
    T9                                                                r  Led_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------





