#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: E:\pds\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19043
#Hostname: LAPTOP-PVU7L9MS
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Mon Nov  7 22:22:05 2022
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/ws2812.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/ws2812.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/ws2812.v(line number: 1)] Analyzing module ws2812 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/ws2812.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/dvi_encoder.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/dvi_encoder.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/dvi_encoder.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_config.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_config.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/i2c_config.v(line number: 30)] Analyzing module i2c_config (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_config.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/lut_hdmi.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/lut_hdmi.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/lut_hdmi.v(line number: 1)] Analyzing module lut_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/lut_hdmi.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_top.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_master_top.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/i2c_master_top.v(line number: 30)] Analyzing module i2c_master_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_top.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v(line number: 75)] Analyzing module i2c_master_byte_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_byte_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v
W: Public-4030: File 'E:/fpga/new/Color_Lignt/source/i2c_master_defines.v' has been added. It is skipped.
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v(line number: 143)] Analyzing module i2c_master_bit_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_bit_ctrl.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/encode.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/encode.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/encode.v(line number: 46)] Analyzing module encode (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/encode.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/serdes_4b_10tol.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Invert.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Invert.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Invert.v(line number: 1)] Analyzing module Invert (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Invert.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/rgb_hsv.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/rgb_hsv.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/rgb_hsv.v(line number: 1)] Analyzing module rgb_hsv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/rgb_hsv.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/threshold_binary.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/threshold_binary.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/threshold_binary.v(line number: 2)] Analyzing module threshold_binary (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/threshold_binary.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/HVcount.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/HVcount.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/HVcount.v(line number: 3)] Analyzing module HVcount (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/HVcount.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v(line number: 1)] Analyzing module Edge_rgb_dvider_up (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_up.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v(line number: 1)] Analyzing module Edge_rgb_dvider_down (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_down.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v(line number: 2)] Analyzing module Edge_rgb_dvider_left (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_left.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v(line number: 1)] Analyzing module Edge_rgb_dvider_right (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Edge_rgb_dvider_right.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Light_Driver_86.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Light_Driver_86.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Light_Driver_86.v(line number: 1)] Analyzing module Light_Driver_86 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Light_Driver_86.v successfully.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Light_Driver_50.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/Light_Driver_50.v
I: Verilog-0002: [E:/fpga/new/Color_Lignt/source/Light_Driver_50.v(line number: 1)] Analyzing module Light_Driver_50 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/Light_Driver_50.v successfully.
W: Public-4030: File 'E:/fpga/new/Color_Lignt/source/i2c_master_defines.v' has been added. It is skipped.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_defines.v
I: Verilog-0001: Analyzing file E:/fpga/new/Color_Lignt/source/i2c_master_defines.v
Parsing done.
Executing : .rtl_analyze -include_path {E:/fpga/new/Color_Lignt} E:/fpga/new/Color_Lignt/source/i2c_master_defines.v successfully.
Start rtl-elaborate.
I: Module "ws2812" is set as top module.
I: Verilog-0003: [E:/fpga/new/Color_Lignt/source/ws2812.v(line number: 1)] Elaborating module ws2812
I: Verilog-0003: [E:/pds/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 395)] Elaborating module GTP_CLKBUFG
E: Verilog-4072: [E:/fpga/new/Color_Lignt/source/ws2812.v(line number: 68)] clk_in is referenced to undefined module
Program Error Out.
