<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: InOrderCPU Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="#friends">Friends</a>  </div>
  <div class="headertitle">
<h1>InOrderCPU Class Reference</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="InOrderCPU" --><!-- doxytag: inherits="BaseCPU" -->
<p><code>#include &lt;<a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for InOrderCPU:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classInOrderCPU.png" usemap="#InOrderCPU_map" alt=""/>
  <map id="InOrderCPU_map" name="InOrderCPU_map">
<area href="classBaseCPU.html" alt="BaseCPU" shape="rect" coords="105,224,200,248"/>
<area href="classMemObject.html" alt="MemObject" shape="rect" coords="105,168,200,192"/>
<area href="classClockedObject.html" alt="ClockedObject" shape="rect" coords="105,112,200,136"/>
<area href="classSimObject.html" alt="SimObject" shape="rect" coords="105,56,200,80"/>
<area href="classEventManager.html" alt="EventManager" shape="rect" coords="0,0,95,24"/>
<area href="classSerializable.html" alt="Serializable" shape="rect" coords="105,0,200,24"/>
<area href="classDrainable.html" alt="Drainable" shape="rect" coords="210,0,305,24"/>
</map>
</div>

<p><a href="classInOrderCPU-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU_1_1CachePort.html">CachePort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classInOrderCPU_1_1CachePort.html" title="CachePort class for the in-order CPU, interacting with a specific CacheUnit in the pipeline...">CachePort</a> class for the in-order CPU, interacting with a specific <a class="el" href="classCacheUnit.html">CacheUnit</a> in the pipeline.  <a href="classInOrderCPU_1_1CachePort.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU_1_1CPUEvent.html">CPUEvent</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Define CPU <a class="el" href="classEvent.html">Event</a>.  <a href="classInOrderCPU_1_1CPUEvent.html#_details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU_1_1StageScheduler.html">StageScheduler</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU_1_1TickEvent.html">TickEvent</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Define <a class="el" href="classInOrderCPU_1_1TickEvent.html" title="Define TickEvent for the CPU.">TickEvent</a> for the CPU.  <a href="classInOrderCPU_1_1TickEvent.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab1d289a2e829b22be393397bad515918">ThreadModel</a> { <a class="el" href="classInOrderCPU.html#ab1d289a2e829b22be393397bad515918a18a7864fc9f913814b7991c85091d694">Single</a>, 
<a class="el" href="classInOrderCPU.html#ab1d289a2e829b22be393397bad515918ac83e5f3e5eeb9094b4d78564e82960cc">SMT</a>, 
<a class="el" href="classInOrderCPU.html#ab1d289a2e829b22be393397bad515918ae1a6f0ecf00fbeeb96de3da59293b5c4">SwitchOnCacheMiss</a>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418">Status</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418a177a66bcd62bacfa815a74a758ad0ac6">Running</a>, 
<a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418af468fc8865fd3315033fcd51131863b1">Idle</a>, 
<a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418aac9d7aab1d82826f69d685b382a8c16a">Halted</a>, 
<a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418ae1fa4dd6807b06bf8b48ed5f8fe41a78">Blocked</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418a73c9b15ef5d065cfa659cd8e128facf0">SwitchedOut</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76">CPUEventType</a> { <br/>
&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a6267e868cd6e742200feaf13a1978a3b">ActivateThread</a>, 
<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a7ed2dff125186d914080dc2327cfe780">ActivateNextReadyThread</a>, 
<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76ad8db38e0539305f7d681658891b55f1a">DeactivateThread</a>, 
<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a5faf0ed149785d9b2b75ea6c72607096">HaltThread</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a345beeab727c00cb1f182047366e239a">SuspendThread</a>, 
<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a3cb6c7f8efe02671d483234610ec3740">Trap</a>, 
<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76aa849f281ea5e5a6574aaa80388b72ea7">Syscall</a>, 
<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a61515977f8181df20244d22a7335deee">SquashFromMemStall</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a295f11ecb29d0303881b9103e3783bff">UpdatePCs</a>, 
<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76a164542b42fa90cb960dfa1ec3302facb">NumCPUEvents</a>
<br/>
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#af38ac311cde1a68889c87d9067f5b06f">CPUEventPri</a> { <a class="el" href="classInOrderCPU.html#af38ac311cde1a68889c87d9067f5b06fa172c4bfccca5ee2b4c92ea051d901ffb">InOrderCPU_Pri</a> =  Event::CPU_Tick_Pri, 
<a class="el" href="classInOrderCPU.html#af38ac311cde1a68889c87d9067f5b06faf3c498cb2a357600f0de4ef020831c9e">Syscall_Pri</a> =  Event::CPU_Tick_Pri + 9, 
<a class="el" href="classInOrderCPU.html#af38ac311cde1a68889c87d9067f5b06fad4b8bb20324769507aea8f27e49cbf8e">ActivateNextReadyThread_Pri</a> =  Event::CPU_Tick_Pri + 10
 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067">RegType</a> { <a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067ae31fec430afcac3f2929eb9823d6fc52">IntType</a>, 
<a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067ad2d46f42983f3a7db46074fe106f13cd">FloatType</a>, 
<a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067af2f5256871decc490e1850db07d49054">MiscType</a>, 
<a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067a9ec0270ee226d6e7de7c75f022d00f34">NumRegTypes</a>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p><a class="el" href="classRegister.html">Register</a> Types Used in Dependency Tracking. </p>
 <a href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#abb35cdb7f8146bc2cfe68ba574c1cae2">SkedID</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Accessor Type for the SkedCache.  <a href="#abb35cdb7f8146bc2cfe68ba574c1cae2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef m5::hash_map&lt; <a class="el" href="classInOrderCPU.html#abb35cdb7f8146bc2cfe68ba574c1cae2">SkedID</a>, <br class="typebreak"/>
<a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a> &gt;<br class="typebreak"/>
::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aa7fad580cb96ed44c0cd426718897d78">SkedCacheIt</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a640df8274cd6555cf61d9d1af7489b11">InOrderCPU</a> (<a class="el" href="classInOrderCPU.html#af1969840223963775c1c5af999faa48d">Params</a> *params)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constructs a CPU with the given parameters.  <a href="#a640df8274cd6555cf61d9d1af7489b11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad12472b8ebf53bdc714bb999591350cc">~InOrderCPU</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aae9d8c5ee6c59940d25872a60c7b2d71">verifyMemoryMode</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Verify that the system is in a memory mode supported by the CPU.  <a href="#aae9d8c5ee6c59940d25872a60c7b2d71"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a985e4d6b45250168cb062b803a60f488">getDataPort</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return a reference to the data port.  <a href="#a985e4d6b45250168cb062b803a60f488"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#accbdfd461de94ef742276597387aa266">getInstPort</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return a reference to the instruction port.  <a href="#accbdfd461de94ef742276597387aa266"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ace852f3b806ef07528dd05044483d349">readCpuId</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aebeb5c53dae721883016285eac843ae5">setCpuId</a> (int val)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a206bf529521880857c2c1d5ae6e4db3c">scheduleCpuEvent</a> (<a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76">CPUEventType</a> cpu_event, <a class="el" href="classRefCountingPtr.html">Fault</a> fault, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="classCycles.html">Cycles</a> delay=<a class="el" href="classCycles.html">Cycles</a>(0), <a class="el" href="classInOrderCPU.html#af38ac311cde1a68889c87d9067f5b06f">CPUEventPri</a> event_pri=InOrderCPU_Pri)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule a CPU <a class="el" href="classEvent.html">Event</a>.  <a href="#a206bf529521880857c2c1d5ae6e4db3c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::TLB *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a1bc3f5b029a21dcaa32817b26d8bd54f">getITBPtr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::TLB *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae418871e0dc01c9087e93b5138ad295b">getDTBPtr</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::Decoder *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0b9b65f331d5d00c953e945ef6efa3c8">getDecoderPtr</a> (unsigned tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a71eb13a6c2b1243f0ce137738270332e">addToSkedCache</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a> inst_sked)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Add a new instruction schedule to the schedule cache.  <a href="#a71eb13a6c2b1243f0ce137738270332e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a33d5688c7cc349d2a44e85b307ded214">lookupSked</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Find a instruction schedule.  <a href="#a33d5688c7cc349d2a44e85b307ded214"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#abb35cdb7f8146bc2cfe68ba574c1cae2">SkedID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#adfb11c4d1027ac17b7dbdfdab8a8dbd7">genSkedID</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a8f23637a40e61e12aba2b1a9ff808c84">createFrontEndSked</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a00228582c2e8e3a454a8acee20afa828">createFaultSked</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#adc0a4e705232abfa9784c42e2a307909">createBackEndSked</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab9a0cabbafb7e265ec978fee29b991da">regStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Registers statistics.  <a href="#ab9a0cabbafb7e265ec978fee29b991da"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#acbe2e6646947e739582a2b301ab9faf0">tick</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ticks CPU, calling <a class="el" href="classInOrderCPU.html#acbe2e6646947e739582a2b301ab9faf0" title="Ticks CPU, calling tick() on each stage, and checking the overall activity to see if the CPU should d...">tick()</a> on each stage, and checking the overall activity to see if the CPU should deschedule itself.  <a href="#acbe2e6646947e739582a2b301ab9faf0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a73e953203ccc65c2893d0fe14e7d5753">init</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialize the CPU.  <a href="#a73e953203ccc65c2893d0fe14e7d5753"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a1a368806b237012f99d27e6b0d39be35">hwrei</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">HW return from error interrupt.  <a href="#a1a368806b237012f99d27e6b0d39be35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a213481aa646369e2fae1c3be2e2e5c69">simPalCheck</a> (int palFunc, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aac31413a1ed94b1a31afa4dd75307a0b">checkForInterrupts</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a3c5c41a4df410c884c0d4b5e72a75b49">getInterrupts</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns the Fault for any valid interrupt.  <a href="#a3c5c41a4df410c884c0d4b5e72a75b49"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac0cd080face33f8b4bad39260f909267">processInterrupts</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> interrupt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Processes any an interrupt fault.  <a href="#ac0cd080face33f8b4bad39260f909267"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae74ac4610fd76bb4ce3cabc010a7dc04">halt</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Halts the CPU.  <a href="#ae74ac4610fd76bb4ce3cabc010a7dc04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a15cca9174a5df2d6b37b05ba2ea564a9">validInstAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if this address is a valid instruction address.  <a href="#a15cca9174a5df2d6b37b05ba2ea564a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae231cff04f4c77678f5571c01439df00">validDataAddr</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCheck.html">Check</a> if this address is a valid data address.  <a href="#ae231cff04f4c77678f5571c01439df00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a8e347ecdce2f68b92e7d969c8ef78968">syscallContext</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="classCycles.html">Cycles</a> delay=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule a syscall on the CPU.  <a href="#a8e347ecdce2f68b92e7d969c8ef78968"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aa65977de06df6cd7579c8d790d45c686">syscall</a> (int64_t callnum, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Executes a syscall.  <a href="#aa65977de06df6cd7579c8d790d45c686"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a05f979f036b4dbbb564f3045f46650f4">trapContext</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="classCycles.html">Cycles</a> delay=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule a trap on the CPU.  <a href="#a05f979f036b4dbbb564f3045f46650f4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a501137b42b356a6a5edeb46e9b754f1b">trap</a> (<a class="el" href="classRefCountingPtr.html">Fault</a> fault, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Perform trap to Handle Given Fault.  <a href="#a501137b42b356a6a5edeb46e9b754f1b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a129aef45060ae7358c434b0a555ce2bd">activateContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classCycles.html">Cycles</a> delay=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule thread activation on the CPU.  <a href="#a129aef45060ae7358c434b0a555ce2bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac207259de125dc941432f4eb1c9b18c2">activateThread</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Add Thread to Active Threads List.  <a href="#ac207259de125dc941432f4eb1c9b18c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a23cb1bfdbd2cbc3330f834a86443ddab">activateThreadInPipeline</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Activate Thread In Each Pipeline Stage.  <a href="#a23cb1bfdbd2cbc3330f834a86443ddab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a36ea5837ee7325421be04bb8cb215269">activateNextReadyContext</a> (<a class="el" href="classCycles.html">Cycles</a> delay=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule Thread Activation from Ready List.  <a href="#a36ea5837ee7325421be04bb8cb215269"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab729240ce56c85f0c14020c44bc2de87">activateNextReadyThread</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Add Thread From Ready List to Active Threads List.  <a href="#ab729240ce56c85f0c14020c44bc2de87"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a48709764f089572b49dc416e5d54ca85">deactivateContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classCycles.html">Cycles</a> delay=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule a thread deactivation on the CPU.  <a href="#a48709764f089572b49dc416e5d54ca85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a7aca82c82b31b401a4d5b80eca6b211d">deactivateThread</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove from Active Thread List.  <a href="#a7aca82c82b31b401a4d5b80eca6b211d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a50ef3ebc4bfc7df6609411b974f11e2d">suspendContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule a thread suspension on the CPU.  <a href="#a50ef3ebc4bfc7df6609411b974f11e2d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a3bfdf2d7e5e26edc8ee9d9f225c0d031">suspendThread</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Suspend Thread, Remove from Active Threads List, Add to Suspend List.  <a href="#a3bfdf2d7e5e26edc8ee9d9f225c0d031"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a03f3559507ee17259595f879ec2f6249">haltContext</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule a thread halt on the CPU.  <a href="#a03f3559507ee17259595f879ec2f6249"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a056f52e5931b938d79f1f0e66b832ece">haltThread</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Halt Thread, Remove from Active Thread List, Place Thread on Halted Threads List.  <a href="#a056f52e5931b938d79f1f0e66b832ece"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a16879814c03ec009ab7b836e61b3bd80">squashFromMemStall</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="classCycles.html">Cycles</a> delay=<a class="el" href="classCycles.html">Cycles</a>(0))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classInOrderCPU.html#a16879814c03ec009ab7b836e61b3bd80" title="squashFromMemStall() - sets up a squash event squashDueToMemStall() - squashes pipeline">squashFromMemStall()</a> - sets up a squash event <a class="el" href="classInOrderCPU.html#a6d3d05ec06949189533ebc55081ffb92">squashDueToMemStall()</a> - squashes pipeline  <a href="#a16879814c03ec009ab7b836e61b3bd80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a6d3d05ec06949189533ebc55081ffb92">squashDueToMemStall</a> (int stage_num, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad36c1f222724450235050cf04760ae01">removePipelineStalls</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad677ef664c56e1f4a689c486783b1b28">squashThreadInPipeline</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#af06a4450295f41374564b9250b25a535">squashBehindMemStall</a> (int stage_num, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPipelineStage.html">PipelineStage</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a8d7a8586203f83ecb86e3891799cf33a">getPipeStage</a> (int stage_num)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a09442af01a4d3ec95ff4c2c981f6726d">contextId</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0c40696bb7905268a2377f4c5b1fba4f">updateThreadPriority</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Update The Order In Which We <a class="el" href="classProcess.html">Process</a> Threads.  <a href="#a0c40696bb7905268a2377f4c5b1fba4f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a6e0dfa54909b1633738d563d4a4d9f91">switchToActive</a> (int stage_idx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Switches a Pipeline Stage to Active.  <a href="#a6e0dfa54909b1633738d563d4a4d9f91"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aac1b1dde0ab3ca7fb5a730eba41f0c3a">getAndIncrementInstSeq</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the current instruction sequence number, and increment it.  <a href="#aac1b1dde0ab3ca7fb5a730eba41f0c3a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad606fa1113050a938da8b8af7f797660">nextInstSeqNum</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the current instruction sequence number, and increment it.  <a href="#ad606fa1113050a938da8b8af7f797660"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a95c6c2ecd08bf72dc627ceb92014f309">incrInstSeqNum</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Increment Instruction Sequence Number.  <a href="#a95c6c2ecd08bf72dc627ceb92014f309"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#adab9c7e4b28ed401bbab9cdce3b2cc7b">setInstSeqNum</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classSet.html">Set</a> Instruction Sequence Number.  <a href="#adab9c7e4b28ed401bbab9cdce3b2cc7b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a1644fc717b41cc13918d9a7498591178">getNextEventNum</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get &amp; Update Next <a class="el" href="classEvent.html">Event</a> Number.  <a href="#a1644fc717b41cc13918d9a7498591178"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a79d73d94acf7619a4715ef2f90bcdff8">readIntReg</a> (<a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classRegister.html">Register</a> file accessors.  <a href="#a79d73d94acf7619a4715ef2f90bcdff8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#aba9bbf58c9da60ce96839bf4aec103a9">FloatReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a7cf49f64baae3ecb880d2e8b711e76b9">readFloatReg</a> (<a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#ac3782b4ecce1fdf0d76f1d0e43648aee">FloatRegBits</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a1c3b4575a1c31986340477eb848ef495">readFloatRegBits</a> (<a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> reg_idx, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aa8de314eb1ca92ea7f9928c685507a55">setIntReg</a> (<a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> reg_idx, uint64_t val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab74849ba817edcccfd37af8df476894a">setFloatReg</a> (<a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> reg_idx, <a class="el" href="classInOrderCPU.html#aba9bbf58c9da60ce96839bf4aec103a9">FloatReg</a> val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a94b61cd8beca8df53579731d5666b35f">setFloatRegBits</a> (<a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> reg_idx, <a class="el" href="classInOrderCPU.html#ac3782b4ecce1fdf0d76f1d0e43648aee">FloatRegBits</a> val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067">RegType</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a63625c969aef8a210e1114d9f5eeabf5">getRegType</a> (<a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> reg_idx)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a9f4c3c04f9b9211324777ea0c8478d79">flattenRegIdx</a> (<a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> reg_idx, <a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067">RegType</a> &amp;reg_type, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#acc7b4ce6dbb3f18aa4a9eb7f79c89d7c">readMiscRegNoEffect</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads a miscellaneous register.  <a href="#acc7b4ce6dbb3f18aa4a9eb7f79c89d7c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab050f0ce311305dcc0396f290966bd43">readMiscReg</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads a misc.  <a href="#ab050f0ce311305dcc0396f290966bd43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a84e343c93a28505ca5a53511b98921c7">setMiscRegNoEffect</a> (int misc_reg, const <a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets a miscellaneous register.  <a href="#a84e343c93a28505ca5a53511b98921c7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a30e01aa0c1bc60eddb1dffcca8f05665">setMiscReg</a> (int misc_reg, const <a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets a misc.  <a href="#a30e01aa0c1bc60eddb1dffcca8f05665"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#acbc65ff744d55b92c0764dd71e133616">readRegOtherThread</a> (unsigned misc_reg, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=<a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads a int/fp/misc reg.  <a href="#acbc65ff744d55b92c0764dd71e133616"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#abb39144d55df62a334806aa025c92328">setRegOtherThread</a> (unsigned misc_reg, const <a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a> &amp;val, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets a int/fp/misc reg.  <a href="#abb39144d55df62a334806aa025c92328"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a8fd2345cf35e32bdc4ce2a27f91ff9b5">pcState</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reads the commit PC of a specific thread.  <a href="#a8fd2345cf35e32bdc4ce2a27f91ff9b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a5b4fa99007c1697e8a2ff1d6ff86c096">pcState</a> (const TheISA::PCState &amp;newPC, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sets the commit PC of a specific thread.  <a href="#a5b4fa99007c1697e8a2ff1d6ff86c096"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a4a7202ebac0400493c09c1ccb62931cc">instAddr</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a835f32bb014f1c6a44293db47bb7730b">nextInstAddr</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aa44a1d2985d5fa3825cc2f96f7d821fc">microPC</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">ListIt</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0e9f878f4268dcd12ac899a91e7e494a">addInst</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function to add instruction onto the head of the list of the instructions.  <a href="#a0e9f878f4268dcd12ac899a91e7e494a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">ListIt</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#afb61aa4f2380bbfa6d2ef0f89f7d8ea9">findInst</a> (<a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Find instruction on instruction list.  <a href="#afb61aa4f2380bbfa6d2ef0f89f7d8ea9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#adf1b24a57660bd9b1828fbce11ff0763">instDone</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function to tell the CPU that an instruction has completed.  <a href="#adf1b24a57660bd9b1828fbce11ff0763"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad8284468444a0c4d99174a6e42e18606">addToRemoveList</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Add Instructions to the CPU Remove List.  <a href="#ad8284468444a0c4d99174a6e42e18606"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a2f6ad79e88b525edc6b5304e776a2094">removeInst</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove an instruction from CPU.  <a href="#a2f6ad79e88b525edc6b5304e776a2094"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a3ad1b676afbf2558d5fe6c26995720d5">removeInstsUntil</a> (const <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;seq_num, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remove all instructions younger than the given sequence number.  <a href="#a3ad1b676afbf2558d5fe6c26995720d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a3e7d6499f5abd13cc368397ce8c71ac7">squashInstIt</a> (const <a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">ListIt</a> inst_it, <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Removes the instruction pointed to by the iterator.  <a href="#a3e7d6499f5abd13cc368397ce8c71ac7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#acc457d97742eb9777cde82fb844475d9">cleanUpRemovedInsts</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cleans up all instructions on the instruction remove list.  <a href="#acc457d97742eb9777cde82fb844475d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a35745c37d4d9d4a9fd220fb37dcd36a5">cleanUpRemovedEvents</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Cleans up all events on the CPU event remove list.  <a href="#a35745c37d4d9d4a9fd220fb37dcd36a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a2b75810f37931e9390dfafe98beab026">dumpInsts</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="namespaceDebug.html">Debug</a> function to print all instructions on the list.  <a href="#a2b75810f37931e9390dfafe98beab026"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a1adfc5dd5f06c8cb44190af4275e45e6">read</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, uint8_t *data, unsigned size, unsigned flags)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forwards an instruction read to the appropriate data resource (indexes into <a class="el" href="classResource.html">Resource</a> Pool thru "dataPortIdx").  <a href="#a1adfc5dd5f06c8cb44190af4275e45e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a01d70441d2e4a22045c2ea825ed74dd7">write</a> (<a class="el" href="classRefCountingPtr.html">DynInstPtr</a> inst, uint8_t *data, unsigned size, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, unsigned flags, uint64_t *write_res=NULL)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Forwards an instruction write.  <a href="#a01d70441d2e4a22045c2ea825ed74dd7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad12aed9638a409a9ddec579827993f13">numActiveThreads</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of Active Threads in the CPU.  <a href="#ad12aed9638a409a9ddec579827993f13"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a125907a501d7413323291c807a2686a5">activeThreadId</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thread id of active thread Only used for SwitchOnCacheMiss model.  <a href="#a125907a501d7413323291c807a2686a5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aeb626e948563db3fc0d84a98c27fbf00">activityThisCycle</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Records that there was time buffer activity this cycle.  <a href="#aeb626e948563db3fc0d84a98c27fbf00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a25af81c7516188b7c6f2f1b9444647de">activateStage</a> (const int idx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Changes a stage's status to active within the activity recorder.  <a href="#a25af81c7516188b7c6f2f1b9444647de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a36010afb3a1cd57f0ea381267ee1fc6d">deactivateStage</a> (const int idx)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Changes a stage's status to inactive within the activity recorder.  <a href="#a36010afb3a1cd57f0ea381267ee1fc6d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a7db2d23c4bbbceac6bf250fe9af0b6ca">wakeCPU</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Wakes the CPU, rescheduling the CPU if it's not already active.  <a href="#a7db2d23c4bbbceac6bf250fe9af0b6ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#adc498a4a690006574c52b9cad8837c9d">wakeup</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac749a703dd78256850e871e628b07075">tcBase</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid=0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Returns a pointer to a thread context.  <a href="#ac749a703dd78256850e871e628b07075"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab6e13752da08868fdc9aff48afbca94c">totalInsts</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Count the Total Instructions Committed in the CPU.  <a href="#ab6e13752da08868fdc9aff48afbca94c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#abc715fd3fe7bfc444aefd482224e1eb0">totalOps</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Count the Total Ops Committed in the CPU.  <a href="#abc715fd3fe7bfc444aefd482224e1eb0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a72adf542c527d2335b3eaabdd01c2b71">updateContextSwitchStats</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aadea303cd5f0cee39ed1fff40c271238">tickThreadStats</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Update Thread , used for statistic purposes.  <a href="#aadea303cd5f0cee39ed1fff40c271238"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a9173cca19736bf0adfb34fadb5c0e6f1">cpu_id</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CPU ID.  <a href="#a9173cca19736bf0adfb34fadb5c0e6f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a2ecb3e5a075e164cd24aceb3929512e4">asid</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a002865687bd2630e1a928e24e0e3d252">coreType</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type of core that this is.  <a href="#a002865687bd2630e1a928e24e0e3d252"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#ab1d289a2e829b22be393397bad515918">ThreadModel</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad3dc1ef578d975494a1096f61753c19a">threadModel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#af1969840223963775c1c5af999faa48d">Params</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a34c01cbeac90136f0bde145ab4bfb8df">cpu_params</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418">Status</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#abdfe006587f18258188c043d20190cce">_status</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overall CPU status.  <a href="#abdfe006587f18258188c043d20190cce"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0455a6209bbe736b8a1a081d7c8f55f5">stageWidth</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Width (processing bandwidth) of each stage.  <a href="#a0455a6209bbe736b8a1a081d7c8f55f5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourcePool.html">ResourcePool</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a810facabac6ac9eac6e6344295de4d13">resPool</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interface between the CPU and CPU resources.  <a href="#a810facabac6ac9eac6e6344295de4d13"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a7d8fa4094cc4ac8dbb1e57ab9a958740">dummyInst</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Instruction used to signify that there is no *real* instruction in buffer slot.  <a href="#a7d8fa4094cc4ac8dbb1e57ab9a958740"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a020560f1463e2bb474adca563911beca">dummyBufferInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aba8bc48c06a190c373cee484f1f203c0">dummyReqInst</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab409072422b2ed614b0411ec36b409e2">dummyTrapInst</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceRequest.html">ResourceRequest</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0959cab05bfe835f7d9202f53fa4843a">dummyReq</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Used by resources to signify a denied access to a resource.  <a href="#a0959cab05bfe835f7d9202f53fa4843a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classPipelineStage.html">PipelineStage</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aced803927543477615b06ecb7f6299e9">pipelineStage</a> [<a class="el" href="namespaceThePipeline.html#ab8c8c960bf74f5d154c9bf6c3e25ff13">ThePipeline::NumStages</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The Pipeline Stages for the CPU.  <a href="#aced803927543477615b06ecb7f6299e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad8e3fe94f47c43dc39aeccf94ad7b3f1">pc</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Program Counters.  <a href="#ad8e3fe94f47c43dc39aeccf94ad7b3f1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::PCState&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a941894c79f3b2bb15082a46f813d2411">lastCommittedPC</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last Committed PC.  <a href="#a941894c79f3b2bb15082a46f813d2411"></a><br/></td></tr>
<tr><td class="memItemLeft" >union {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#aba9bbf58c9da60ce96839bf4aec103a9">FloatReg</a>&nbsp;&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#aec64d13dff1be873866693ad36d7c509">f</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>][TheISA::NumFloatRegs]</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#ac3782b4ecce1fdf0d76f1d0e43648aee">FloatRegBits</a>&nbsp;&nbsp;&nbsp;<a class="el" href="classInOrderCPU.html#a4d58008c24b336fffd3837b7bdc2cd1c">i</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>][TheISA::NumFloatRegs]</td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad2bb8f77cfa35f0319ef4d4fd5156c9b">floatRegs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The <a class="el" href="classRegister.html">Register</a> File for the CPU.  <a href="#ad2bb8f77cfa35f0319ef4d4fd5156c9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">TheISA::IntReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a4e34eadc97cb2d21868951a747f892ca">intRegs</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>][TheISA::NumIntRegs]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; TheISA::ISA * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a980b838613b45c5d8dd40bae319652d3">isa</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ISA state.  <a href="#a980b838613b45c5d8dd40bae319652d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegDepMap.html">RegDepMap</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a531943d53b1a13aabceb5c1973d698d1">archRegDepMap</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Dependency Tracker for Integer &amp; Floating Point Regs.  <a href="#a531943d53b1a13aabceb5c1973d698d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTimeBuffer.html">TimeBuffer</a>&lt; <a class="el" href="structTimeStruct.html">TimeStruct</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae827e7ceb3a768f21e08a34d89b12712">timeBuffer</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Global communication structure.  <a href="#ae827e7ceb3a768f21e08a34d89b12712"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classTimeBuffer.html">StageQueue</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a590ac86c992c72ca6f287221c144f895">stageQueue</a> [<a class="el" href="namespaceThePipeline.html#ab8c8c960bf74f5d154c9bf6c3e25ff13">ThePipeline::NumStages</a>-1]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Communication structure that sits in between pipeline stages.  <a href="#a590ac86c992c72ca6f287221c144f895"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU.html#aa7fad580cb96ed44c0cd426718897d78">SkedCacheIt</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a633a6ccea01925e42fc86b2e3d254f25">endOfSkedIt</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Initialized to last iterator in map, signifying a invalid entry on map searches.  <a href="#a633a6ccea01925e42fc86b2e3d254f25"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac37ca3f44438e97441ab84665b22e048">frontEndSked</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0184c949f94a6cd1466e44db9e468a19">faultSked</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a6de54ce0c512c0428851176367dbe405">instList</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Per-Thread List of all the instructions in flight.  <a href="#a6de54ce0c512c0428851176367dbe405"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::queue&lt; <a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">ListIt</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a02a519a963914301386824560dbe3548">removeList</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">List of all the instructions that will be removed at the end of this cycle.  <a href="#a02a519a963914301386824560dbe3548"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aed7228e307be5a47640e6ce25dc2f649">trapPending</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::queue&lt; <a class="el" href="classEvent.html">Event</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#abfbb828608f829b3418949ea566657a3">cpuEventRemoveList</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">List of all the cpu event requests that will be removed at the end of the current cycle.  <a href="#abfbb828608f829b3418949ea566657a3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a576be973b6f9802f822e0b0549de79eb">removeInstsThisCycle</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Records if instructions need to be removed this cycle due to being retired or squashed.  <a href="#a576be973b6f9802f822e0b0549de79eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a3265800212197b04257383a5d1e32346">nonSpecInstActive</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">True if there is non-speculative Inst Active In Pipeline.  <a href="#a3265800212197b04257383a5d1e32346"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae33c372448d9bce9d15a72bac5a72a19">nonSpecSeqNum</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Instruction Seq.  <a href="#ae33c372448d9bce9d15a72bac5a72a19"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad993e75cc7417941d4c06697e4b03903">squashSeqNum</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Instruction Seq.  <a href="#ad993e75cc7417941d4c06697e4b03903"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a18a49fcfbcef4ff39443f827445ea158">lastSquashCycle</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last Cycle that the CPU squashed instruction end.  <a href="#a18a49fcfbcef4ff39443f827445ea158"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a1ae058cfe0643923e0a6e667c8da8b1c">fetchPriorityList</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSystem.html">System</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad7994af60a87b663866f1b48ed8b7744">system</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to the system.  <a href="#ad7994af60a87b663866f1b48ed8b7744"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab09e289c472887058582069c77517041">globalSeqNum</a> [<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The global sequence number counter.  <a href="#ab09e289c472887058582069c77517041"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a585104263cf3ce9e22af305295d4cd5d">lockAddr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a499f4e7f874fe929d43ea8ee87b60cae">lockFlag</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Temporary fix for the lock flag, works in the UP case.  <a href="#a499f4e7f874fe929d43ea8ee87b60cae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac9a5d3c4a3cc0246b52d53ffbc4510db">drainCount</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter of how many stages have completed draining.  <a href="#ac9a5d3c4a3cc0246b52d53ffbc4510db"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; <a class="el" href="classInOrderThreadState.html">Thread</a> * &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a6910dc05063cceb62c3d01af025f0496">thread</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointers to all of the threads in the CPU.  <a href="#a6910dc05063cceb62c3d01af025f0496"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a828d787c111f96a771d0b6589acf0bb6">stageTracing</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Per-Stage Instruction Tracing.  <a href="#a828d787c111f96a771d0b6589acf0bb6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae1f2ea9a1ebfb0935f4fd476acba2173">lastRunningCycle</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The cycle that the CPU was last running, used for statistics.  <a href="#ae1f2ea9a1ebfb0935f4fd476acba2173"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab70f0446882da3603e689c2f86ec77b3">instsPerSwitch</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Average.html">Stats::Average</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#abe243b2922185ff89d3cbeefe2fb1b2d">instsPerCtxtSwitch</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac8e8d6311421fc98db6bfa0dc3ebe6d8">numCtxtSwitches</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a666c920f85b1e0ea517f4e0f52f18d86">threadCycles</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Per-Thread Tick.  <a href="#a666c920f85b1e0ea517f4e0f52f18d86"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a9f4ccb48e35b7b91a173e2baabd54c3b">smtCycles</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Tick for SMT.  <a href="#a9f4ccb48e35b7b91a173e2baabd54c3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a11888a9f8c1bc8d01480e8a77a7bcab7">timesIdled</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for total number of times the CPU is descheduled.  <a href="#a11888a9f8c1bc8d01480e8a77a7bcab7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae1467169175524e340a416a903e2d899">idleCycles</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for total number of cycles the CPU spends descheduled or no stages active.  <a href="#ae1467169175524e340a416a903e2d899"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a9661471728f9a86d663046d4d0259c73">runCycles</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for total number of cycles the CPU is active.  <a href="#a9661471728f9a86d663046d4d0259c73"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#af577c348e47220ba259933b6c243a6c9">activity</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Percentage of cycles a stage was active.  <a href="#af577c348e47220ba259933b6c243a6c9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a6df696663b487012068a9a872ee47456">comLoads</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Instruction Mix <a class="el" href="namespaceStats.html">Stats</a>.  <a href="#a6df696663b487012068a9a872ee47456"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab44ec4ec8c5a18c9c98fee409e76b326">comStores</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae2c4152f69d007f60e9da7c8e9107e1a">comBranches</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab19438e97acdc039e518eeaa3f7dd6cb">comNops</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a74532fc813e9b13acbc9ed53aa343daa">comNonSpec</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a917ee8d2f7f7ac04bcd6998c01662ace">comInts</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a922449bc11a00c3ea7496fe24fc6e259">comFloats</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab842b054883c3e33939d5dc33dae99f6">committedInsts</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the number of committed instructions per thread.  <a href="#ab842b054883c3e33939d5dc33dae99f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ae1d4d4c79c9cc7d403b0068b4d61fbc8">committedOps</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the number of committed ops per thread.  <a href="#ae1d4d4c79c9cc7d403b0068b4d61fbc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#af63629582266eb4a815060226c1f1ceb">smtCommittedInsts</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the number of committed instructions per thread.  <a href="#af63629582266eb4a815060226c1f1ceb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a17b41e39c6eb146b3126911bf78cea5c">totalCommittedInsts</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the total number of committed instructions.  <a href="#a17b41e39c6eb146b3126911bf78cea5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aa3becf69fb3f0e887aeb5e2bec0fc9f6">cpi</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the CPI per thread.  <a href="#aa3becf69fb3f0e887aeb5e2bec0fc9f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#abf90bede8ed495aae6f7edd614d54bea">smtCpi</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the SMT-CPI per thread.  <a href="#abf90bede8ed495aae6f7edd614d54bea"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a1f99b7f117adbd661fc38d4ef420bb26">totalCpi</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the total CPI.  <a href="#a1f99b7f117adbd661fc38d4ef420bb26"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a02357b77169aff3dc326e05a4bae7d64">ipc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the IPC per thread.  <a href="#a02357b77169aff3dc326e05a4bae7d64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a6abb881804b3322e5195b7f59f03236e">smtIpc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the total IPC.  <a href="#a6abb881804b3322e5195b7f59f03236e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac9d7f57fe0a1468adceea8cd3ab8129e">totalIpc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stat for the total IPC.  <a href="#ac9d7f57fe0a1468adceea8cd3ab8129e"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static std::string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a3fbe4650c953138164078b58652676e1">eventNames</a> [NumCPUEvents]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static m5::hash_map&lt; <a class="el" href="classInOrderCPU.html#abb35cdb7f8146bc2cfe68ba574c1cae2">SkedID</a>, <br class="typebreak"/>
<a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a03f4fd5e5fa270837168b275bb06348c">skedCache</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="classCache.html" title="A template-policy based cache.">Cache</a> of Instruction Schedule using the instruction's name as a key.  <a href="#a03f4fd5e5fa270837168b275bb06348c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a3a57e5cba08d12b1d8c7774e486ac08b">INST_OPCLASS</a> = 26</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a54536ef2aec6aac58e81375d77ee6e49">INST_LOAD</a> = 25</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a437fb846fd09c52558bd37f24697c153">INST_STORE</a> = 24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ade659c7f3c062f5bc2e2e9ac5bf40864">INST_CONTROL</a> = 23</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#abc039af37dad99200d356d895a16bc11">INST_NONSPEC</a> = 22</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#afe9902287912fbfb05a3f8f785f6e97e">INST_DEST_REGS</a> = 18</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a48801c4ae514db0300758f4d9c5096fa">INST_SRC_REGS</a> = 14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static const uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a87a1d429ffda2913a43510208c5cc4e3">INST_SPLIT_DATA</a> = 13</td></tr>
<tr><td colspan="2"><h2><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="namespaceThePipeline.html#aa93998cbab17d7a8eb0acb0c9153b70a">ThePipeline::Params</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#af1969840223963775c1c5af999faa48d">Params</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classInOrderThreadState.html">InOrderThreadState</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac235093d5c51f4aa93bf50497ceac2b6">Thread</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::IntReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a070b04e3daae7fb9648de2bb9fd14ee8">IntReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aba9bbf58c9da60ce96839bf4aec103a9">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::FloatRegBits&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac3782b4ecce1fdf0d76f1d0e43648aee">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::MiscReg&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef TheISA::RegIndex&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a9fa4951b0ee47e8671a9e6c411124701">DynInstPtr</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="classRefCountingPtr.html">DynInstPtr</a> &gt;<br class="typebreak"/>
::iterator&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">ListIt</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classTimeBuffer.html">TimeBuffer</a><br class="typebreak"/>
&lt; <a class="el" href="structInterStageStruct.html">InterStageStruct</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#acfd8e08947359e23930e5157a6bde30d">StageQueue</a></td></tr>
<tr><td colspan="2"><h2><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a30101ed1d25c11c1fc2e4bfe1d4bee9e">isThreadActive</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Thread Status Functions.  <a href="#a30101ed1d25c11c1fc2e4bfe1d4bee9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a663e94a083ca1a13e4dba01cbab7258c">isThreadReady</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a1d38c0afd7ad7b7a56322a33117aea27">isThreadSuspended</a> (<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</td></tr>
<tr><td colspan="2"><h2><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aadab0b51a706aa1acdde30645402d171">activeThreads</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active Threads List.  <a href="#aadab0b51a706aa1acdde30645402d171"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a968f1e16ff463845cd6da2a0d200738c">readyThreads</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Ready Threads List.  <a href="#a968f1e16ff463845cd6da2a0d200738c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a57e535a592aa44dac44247c523016b67">suspendedThreads</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Suspended Threads List.  <a href="#a57e535a592aa44dac44247c523016b67"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classstd_1_1list.html">std::list</a>&lt; <a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#aa200c21e75cf907f81404b1095d6030b">haltedThreads</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Halted Threads List.  <a href="#aa200c21e75cf907f81404b1095d6030b"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ad2c54ca04c8e15fd63d875391f7a412b">scheduleTickEvent</a> (<a class="el" href="classCycles.html">Cycles</a> delay)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Schedule tick event, regardless of its current state.  <a href="#ad2c54ca04c8e15fd63d875391f7a412b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0fbe62cb8d86fed8df570890e7c7a7f1">unscheduleTickEvent</a> ()</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unschedule tick event, regardless of its current state.  <a href="#a0fbe62cb8d86fed8df570890e7c7a7f1"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU_1_1TickEvent.html">TickEvent</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac65e706c78081100af986b30274f6eb1">tickEvent</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The tick event used for scheduling CPU ticks.  <a href="#ac65e706c78081100af986b30274f6eb1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU_1_1CachePort.html">CachePort</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#ac85d8a0d77e4a2c9876a7a243728ee74">dataPort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data port.  <a href="#ac85d8a0d77e4a2c9876a7a243728ee74"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classInOrderCPU_1_1CachePort.html">CachePort</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0eb9a599c6c504ad8391e8e2eb13fa7c">instPort</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Instruction port.  <a href="#a0eb9a599c6c504ad8391e8e2eb13fa7c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classActivityRecorder.html">ActivityRecorder</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a73f78983745b757743951ab2ffe945b5">activityRec</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The activity recorder; used to tell if the CPU has any activity remaining or if it can go to idle and deschedule itself.  <a href="#a73f78983745b757743951ab2ffe945b5"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="friends"></a>
Friends</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classInOrderCPU.html#a0ebbdc315d2466b93b663656f9d9ab44">Resource</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00083">83</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>
<hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="a9fa4951b0ee47e8671a9e6c411124701"></a><!-- doxytag: member="InOrderCPU::DynInstPtr" ref="a9fa4951b0ee47e8671a9e6c411124701" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classRefCountingPtr.html">ThePipeline::DynInstPtr</a> <a class="el" href="classRefCountingPtr.html">InOrderCPU::DynInstPtr</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00098">98</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aba9bbf58c9da60ce96839bf4aec103a9"></a><!-- doxytag: member="InOrderCPU::FloatReg" ref="aba9bbf58c9da60ce96839bf4aec103a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatReg <a class="el" href="classInOrderCPU.html#aba9bbf58c9da60ce96839bf4aec103a9">InOrderCPU::FloatReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00092">92</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac3782b4ecce1fdf0d76f1d0e43648aee"></a><!-- doxytag: member="InOrderCPU::FloatRegBits" ref="ac3782b4ecce1fdf0d76f1d0e43648aee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::FloatRegBits <a class="el" href="classInOrderCPU.html#ac3782b4ecce1fdf0d76f1d0e43648aee">InOrderCPU::FloatRegBits</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00093">93</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a070b04e3daae7fb9648de2bb9fd14ee8"></a><!-- doxytag: member="InOrderCPU::IntReg" ref="a070b04e3daae7fb9648de2bb9fd14ee8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::IntReg <a class="el" href="classInOrderCPU.html#a070b04e3daae7fb9648de2bb9fd14ee8">InOrderCPU::IntReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00091">91</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aff50b8f3eefc147b64442bace69720f9"></a><!-- doxytag: member="InOrderCPU::ListIt" ref="aff50b8f3eefc147b64442bace69720f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&gt;::iterator <a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">InOrderCPU::ListIt</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00099">99</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a72160c4b810fa049fdde8454f6b96560"></a><!-- doxytag: member="InOrderCPU::MiscReg" ref="a72160c4b810fa049fdde8454f6b96560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::MiscReg <a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">InOrderCPU::MiscReg</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00094">94</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="af1969840223963775c1c5af999faa48d"></a><!-- doxytag: member="InOrderCPU::Params" ref="af1969840223963775c1c5af999faa48d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="namespaceThePipeline.html#aa93998cbab17d7a8eb0acb0c9153b70a">ThePipeline::Params</a> <a class="el" href="classInOrderCPU.html#af1969840223963775c1c5af999faa48d">InOrderCPU::Params</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a90fc6c04f05a1cbadf117d848db83fb3">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00087">87</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab84b034bcfe0c0c2fbd5d5e4a7bca71b"></a><!-- doxytag: member="InOrderCPU::RegIndex" ref="ab84b034bcfe0c0c2fbd5d5e4a7bca71b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::RegIndex <a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">InOrderCPU::RegIndex</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00095">95</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa7fad580cb96ed44c0cd426718897d78"></a><!-- doxytag: member="InOrderCPU::SkedCacheIt" ref="aa7fad580cb96ed44c0cd426718897d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef m5::hash_map&lt;<a class="el" href="classInOrderCPU.html#abb35cdb7f8146bc2cfe68ba574c1cae2">SkedID</a>, <a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a>&gt;::iterator <a class="el" href="classInOrderCPU.html#aa7fad580cb96ed44c0cd426718897d78">InOrderCPU::SkedCacheIt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00355">355</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abb35cdb7f8146bc2cfe68ba574c1cae2"></a><!-- doxytag: member="InOrderCPU::SkedID" ref="abb35cdb7f8146bc2cfe68ba574c1cae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="el" href="classInOrderCPU.html#abb35cdb7f8146bc2cfe68ba574c1cae2">InOrderCPU::SkedID</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Accessor Type for the SkedCache. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00350">350</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="acfd8e08947359e23930e5157a6bde30d"></a><!-- doxytag: member="InOrderCPU::StageQueue" ref="acfd8e08947359e23930e5157a6bde30d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classTimeBuffer.html">TimeBuffer</a>&lt;<a class="el" href="structInterStageStruct.html">InterStageStruct</a>&gt; <a class="el" href="classTimeBuffer.html">InOrderCPU::StageQueue</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00102">102</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ac235093d5c51f4aa93bf50497ceac2b6"></a><!-- doxytag: member="InOrderCPU::Thread" ref="ac235093d5c51f4aa93bf50497ceac2b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classInOrderThreadState.html">InOrderThreadState</a> <a class="el" href="classInOrderThreadState.html">InOrderCPU::Thread</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00088">88</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="af38ac311cde1a68889c87d9067f5b06f"></a><!-- doxytag: member="InOrderCPU::CPUEventPri" ref="af38ac311cde1a68889c87d9067f5b06f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classInOrderCPU.html#af38ac311cde1a68889c87d9067f5b06f">InOrderCPU::CPUEventPri</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="af38ac311cde1a68889c87d9067f5b06fa172c4bfccca5ee2b4c92ea051d901ffb"></a><!-- doxytag: member="InOrderCPU_Pri" ref="af38ac311cde1a68889c87d9067f5b06fa172c4bfccca5ee2b4c92ea051d901ffb" args="" -->InOrderCPU_Pri</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af38ac311cde1a68889c87d9067f5b06faf3c498cb2a357600f0de4ef020831c9e"></a><!-- doxytag: member="Syscall_Pri" ref="af38ac311cde1a68889c87d9067f5b06faf3c498cb2a357600f0de4ef020831c9e" args="" -->Syscall_Pri</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="af38ac311cde1a68889c87d9067f5b06fad4b8bb20324769507aea8f27e49cbf8e"></a><!-- doxytag: member="ActivateNextReadyThread_Pri" ref="af38ac311cde1a68889c87d9067f5b06fad4b8bb20324769507aea8f27e49cbf8e" args="" -->ActivateNextReadyThread_Pri</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00241">241</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76"></a><!-- doxytag: member="InOrderCPU::CPUEventType" ref="afc441d08cc62c5e5512a9313fda62a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76">InOrderCPU::CPUEventType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76a6267e868cd6e742200feaf13a1978a3b"></a><!-- doxytag: member="ActivateThread" ref="afc441d08cc62c5e5512a9313fda62a76a6267e868cd6e742200feaf13a1978a3b" args="" -->ActivateThread</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76a7ed2dff125186d914080dc2327cfe780"></a><!-- doxytag: member="ActivateNextReadyThread" ref="afc441d08cc62c5e5512a9313fda62a76a7ed2dff125186d914080dc2327cfe780" args="" -->ActivateNextReadyThread</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76ad8db38e0539305f7d681658891b55f1a"></a><!-- doxytag: member="DeactivateThread" ref="afc441d08cc62c5e5512a9313fda62a76ad8db38e0539305f7d681658891b55f1a" args="" -->DeactivateThread</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76a5faf0ed149785d9b2b75ea6c72607096"></a><!-- doxytag: member="HaltThread" ref="afc441d08cc62c5e5512a9313fda62a76a5faf0ed149785d9b2b75ea6c72607096" args="" -->HaltThread</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76a345beeab727c00cb1f182047366e239a"></a><!-- doxytag: member="SuspendThread" ref="afc441d08cc62c5e5512a9313fda62a76a345beeab727c00cb1f182047366e239a" args="" -->SuspendThread</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76a3cb6c7f8efe02671d483234610ec3740"></a><!-- doxytag: member="Trap" ref="afc441d08cc62c5e5512a9313fda62a76a3cb6c7f8efe02671d483234610ec3740" args="" -->Trap</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76aa849f281ea5e5a6574aaa80388b72ea7"></a><!-- doxytag: member="Syscall" ref="afc441d08cc62c5e5512a9313fda62a76aa849f281ea5e5a6574aaa80388b72ea7" args="" -->Syscall</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76a61515977f8181df20244d22a7335deee"></a><!-- doxytag: member="SquashFromMemStall" ref="afc441d08cc62c5e5512a9313fda62a76a61515977f8181df20244d22a7335deee" args="" -->SquashFromMemStall</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76a295f11ecb29d0303881b9103e3783bff"></a><!-- doxytag: member="UpdatePCs" ref="afc441d08cc62c5e5512a9313fda62a76a295f11ecb29d0303881b9103e3783bff" args="" -->UpdatePCs</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="afc441d08cc62c5e5512a9313fda62a76a164542b42fa90cb960dfa1ec3302facb"></a><!-- doxytag: member="NumCPUEvents" ref="afc441d08cc62c5e5512a9313fda62a76a164542b42fa90cb960dfa1ec3302facb" args="" -->NumCPUEvents</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00226">226</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a95629ade6ae85dcd8d33ded21b571067"></a><!-- doxytag: member="InOrderCPU::RegType" ref="a95629ade6ae85dcd8d33ded21b571067" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067">InOrderCPU::RegType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classRegister.html">Register</a> Types Used in Dependency Tracking. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a95629ade6ae85dcd8d33ded21b571067ae31fec430afcac3f2929eb9823d6fc52"></a><!-- doxytag: member="IntType" ref="a95629ade6ae85dcd8d33ded21b571067ae31fec430afcac3f2929eb9823d6fc52" args="" -->IntType</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95629ade6ae85dcd8d33ded21b571067ad2d46f42983f3a7db46074fe106f13cd"></a><!-- doxytag: member="FloatType" ref="a95629ade6ae85dcd8d33ded21b571067ad2d46f42983f3a7db46074fe106f13cd" args="" -->FloatType</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95629ade6ae85dcd8d33ded21b571067af2f5256871decc490e1850db07d49054"></a><!-- doxytag: member="MiscType" ref="a95629ade6ae85dcd8d33ded21b571067af2f5256871decc490e1850db07d49054" args="" -->MiscType</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a95629ade6ae85dcd8d33ded21b571067a9ec0270ee226d6e7de7c75f022d00f34"></a><!-- doxytag: member="NumRegTypes" ref="a95629ade6ae85dcd8d33ded21b571067a9ec0270ee226d6e7de7c75f022d00f34" args="" -->NumRegTypes</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00336">336</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a894abae94956c9f162f778a5964fd418"></a><!-- doxytag: member="InOrderCPU::Status" ref="a894abae94956c9f162f778a5964fd418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418">InOrderCPU::Status</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a894abae94956c9f162f778a5964fd418a177a66bcd62bacfa815a74a758ad0ac6"></a><!-- doxytag: member="Running" ref="a894abae94956c9f162f778a5964fd418a177a66bcd62bacfa815a74a758ad0ac6" args="" -->Running</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a894abae94956c9f162f778a5964fd418af468fc8865fd3315033fcd51131863b1"></a><!-- doxytag: member="Idle" ref="a894abae94956c9f162f778a5964fd418af468fc8865fd3315033fcd51131863b1" args="" -->Idle</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a894abae94956c9f162f778a5964fd418aac9d7aab1d82826f69d685b382a8c16a"></a><!-- doxytag: member="Halted" ref="a894abae94956c9f162f778a5964fd418aac9d7aab1d82826f69d685b382a8c16a" args="" -->Halted</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a894abae94956c9f162f778a5964fd418ae1fa4dd6807b06bf8b48ed5f8fe41a78"></a><!-- doxytag: member="Blocked" ref="a894abae94956c9f162f778a5964fd418ae1fa4dd6807b06bf8b48ed5f8fe41a78" args="" -->Blocked</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a894abae94956c9f162f778a5964fd418a73c9b15ef5d065cfa659cd8e128facf0"></a><!-- doxytag: member="SwitchedOut" ref="a894abae94956c9f162f778a5964fd418a73c9b15ef5d065cfa659cd8e128facf0" args="" -->SwitchedOut</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00145">145</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab1d289a2e829b22be393397bad515918"></a><!-- doxytag: member="InOrderCPU::ThreadModel" ref="ab1d289a2e829b22be393397bad515918" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="classInOrderCPU.html#ab1d289a2e829b22be393397bad515918">InOrderCPU::ThreadModel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ab1d289a2e829b22be393397bad515918a18a7864fc9f913814b7991c85091d694"></a><!-- doxytag: member="Single" ref="ab1d289a2e829b22be393397bad515918a18a7864fc9f913814b7991c85091d694" args="" -->Single</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab1d289a2e829b22be393397bad515918ac83e5f3e5eeb9094b4d78564e82960cc"></a><!-- doxytag: member="SMT" ref="ab1d289a2e829b22be393397bad515918ac83e5f3e5eeb9094b4d78564e82960cc" args="" -->SMT</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ab1d289a2e829b22be393397bad515918ae1a6f0ecf00fbeeb96de3da59293b5c4"></a><!-- doxytag: member="SwitchOnCacheMiss" ref="ab1d289a2e829b22be393397bad515918ae1a6f0ecf00fbeeb96de3da59293b5c4" args="" -->SwitchOnCacheMiss</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00130">130</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a640df8274cd6555cf61d9d1af7489b11"></a><!-- doxytag: member="InOrderCPU::InOrderCPU" ref="a640df8274cd6555cf61d9d1af7489b11" args="(Params *params)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">InOrderCPU::InOrderCPU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#af1969840223963775c1c5af999faa48d">Params</a> *&nbsp;</td>
          <td class="paramname"> <em>params</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Constructs a CPU with the given parameters. </p>

</div>
</div>
<a class="anchor" id="ad12472b8ebf53bdc714bb999591350cc"></a><!-- doxytag: member="InOrderCPU::~InOrderCPU" ref="ad12472b8ebf53bdc714bb999591350cc" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">InOrderCPU::~InOrderCPU </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00414">414</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00353">skedCache</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a129aef45060ae7358c434b0a555ce2bd"></a><!-- doxytag: member="InOrderCPU::activateContext" ref="a129aef45060ae7358c434b0a555ce2bd" args="(ThreadID tid, Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::activateContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule thread activation on the CPU. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#afc0aad61b9120072183ca6fffb7a02a4">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01169">1169</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00154">_status</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00227">ActivateThread</a>, <a class="el" href="activity_8cc_source.html#l00055">ActivityRecorder::activity()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00763">activityRec</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00305">dummyInst</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8cc_source.html#l00105">InOrderThreadContext::activate()</a>, <a class="el" href="inorder_2thread__context_8hh_source.html#l00268">InOrderThreadContext::activateContext()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00453">FetchUnit::processCacheCompletion()</a>, and <a class="el" href="cache__unit_8cc_source.html#l00979">CacheUnit::processCacheCompletion()</a>.</p>

</div>
</div>
<a class="anchor" id="a36ea5837ee7325421be04bb8cb215269"></a><!-- doxytag: member="InOrderCPU::activateNextReadyContext" ref="a36ea5837ee7325421be04bb8cb215269" args="(Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::activateNextReadyContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule Thread Activation from Ready List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01184">1184</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00154">_status</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00228">ActivateNextReadyThread</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00244">ActivateNextReadyThread_Pri</a>, <a class="el" href="activity_8cc_source.html#l00055">ActivityRecorder::activity()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00763">activityRec</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00305">dummyInst</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01209">haltThread()</a>, and <a class="el" href="pipeline__stage_8cc_source.html#l00940">PipelineStage::processInstSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="ab729240ce56c85f0c14020c44bc2de87"></a><!-- doxytag: member="InOrderCPU::activateNextReadyThread" ref="ab729240ce56c85f0c14020c44bc2de87" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::activateNextReadyThread </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add Thread From Ready List to Active Threads List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01014">1014</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="resource__pool_8cc_source.html#l00341">ResourcePool::activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="sim__object_8cc_source.html#l00161">SimObject::find()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00745">readyThreads</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a25af81c7516188b7c6f2f1b9444647de"></a><!-- doxytag: member="InOrderCPU::activateStage" ref="a25af81c7516188b7c6f2f1b9444647de" args="(const int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::activateStage </td>
          <td>(</td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Changes a stage's status to active within the activity recorder. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00786">786</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="activity_8cc_source.html#l00091">ActivityRecorder::activateStage()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00763">activityRec</a>.</p>

<p>Referenced by <a class="el" href="pipeline__stage_8cc_source.html#l00502">PipelineStage::updateStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="ac207259de125dc941432f4eb1c9b18c2"></a><!-- doxytag: member="InOrderCPU::activateThread" ref="ac207259de125dc941432f4eb1c9b18c2" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::activateThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add Thread to Active Threads List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01038">1038</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8cc_source.html#l01079">activateThreadInPipeline()</a>, <a class="el" href="thread__context_8hh_source.html#l00106">ThreadContext::Active</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00773">activeThreadId()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00742">activeThreads</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="sim__object_8cc_source.html#l00161">SimObject::find()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00987">isThreadActive()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01005">isThreadSuspended()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00767">numActiveThreads()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00870">numCtxtSwitches</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00745">readyThreads</a>, <a class="el" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">ThreadContext::setStatus()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00748">suspendedThreads</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00133">SwitchOnCacheMiss</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00136">threadModel</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01698">wakeCPU()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01014">activateNextReadyThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a23cb1bfdbd2cbc3330f834a86443ddab"></a><!-- doxytag: member="InOrderCPU::activateThreadInPipeline" ref="a23cb1bfdbd2cbc3330f834a86443ddab" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::activateThreadInPipeline </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Activate Thread In Each Pipeline Stage. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01079">1079</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="pipeline__stage_8cc_source.html#l00539">PipelineStage::activateThread()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a125907a501d7413323291c807a2686a5"></a><!-- doxytag: member="InOrderCPU::activeThreadId" ref="a125907a501d7413323291c807a2686a5" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> InOrderCPU::activeThreadId </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Thread id of active thread Only used for SwitchOnCacheMiss model. </p>
<p>Assumes only 1 thread active </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00773">773</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00742">activeThreads</a>, <a class="el" href="base_2types_8hh_source.html#l00171">InvalidThreadID</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00767">numActiveThreads()</a>.</p>

<p>Referenced by <a class="el" href="resource__pool_8cc_source.html#l00341">ResourcePool::activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, and <a class="el" href="first__stage_8cc_source.html#l00222">FirstStage::getFetchingThread()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb626e948563db3fc0d84a98c27fbf00"></a><!-- doxytag: member="InOrderCPU::activityThisCycle" ref="aeb626e948563db3fc0d84a98c27fbf00" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::activityThisCycle </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Records that there was time buffer activity this cycle. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00783">783</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="activity_8cc_source.html#l00055">ActivityRecorder::activity()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00763">activityRec</a>.</p>

<p>Referenced by <a class="el" href="pipeline__stage_8cc_source.html#l00726">PipelineStage::tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e9f878f4268dcd12ac899a91e7e494a"></a><!-- doxytag: member="InOrderCPU::addInst" ref="a0e9f878f4268dcd12ac899a91e7e494a" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">InOrderCPU::ListIt</a> InOrderCPU::addInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function to add instruction onto the head of the list of the instructions. </p>
<p>Used when new instructions are fetched. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01405">1405</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00705">instList</a>.</p>

<p>Referenced by <a class="el" href="first__stage_8cc_source.html#l00148">FirstStage::processInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8284468444a0c4d99174a6e42e18606"></a><!-- doxytag: member="InOrderCPU::addToRemoveList" ref="ad8284468444a0c4d99174a6e42e18606" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::addToRemoveList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add Instructions to the CPU Remove List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01529">1529</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00722">removeInstsThisCycle</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00710">removeList</a>.</p>

</div>
</div>
<a class="anchor" id="a71eb13a6c2b1243f0ce137738270332e"></a><!-- doxytag: member="InOrderCPU::addToSkedCache" ref="a71eb13a6c2b1243f0ce137738270332e" args="(DynInstPtr inst, ThePipeline::RSkedPtr inst_sked)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::addToSkedCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst_sked</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add a new instruction schedule to the schedule cache. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00366">366</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00353">skedCache</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00465">createBackEndSked()</a>.</p>

</div>
</div>
<a class="anchor" id="aac31413a1ed94b1a31afa4dd75307a0b"></a><!-- doxytag: member="InOrderCPU::checkForInterrupts" ref="aac31413a1ed94b1a31afa4dd75307a0b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::checkForInterrupts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00862">862</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00051">ThePipeline::BackEndStartStage</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00308">dummyTrapInst</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00325">i</a>, <a class="el" href="cpu_2base_8hh_source.html#l00207">BaseCPU::interrupts</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, <a class="el" href="resource__pool_8cc_source.html#l00239">ResourcePool::scheduleEvent()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00352">PipelineStage::setupSquash()</a>, <a class="el" href="resource__pool_8hh_source.html#l00075">ResourcePool::SquashAll</a>, <a class="el" href="cpu_2base_8hh_source.html#l00257">BaseCPU::threadContexts</a>, <a class="el" href="classThreadContext.html#a8e594e2269df0830027d05db0d322c6d">ThreadContext::threadId()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00925">trapContext()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a35745c37d4d9d4a9fd220fb37dcd36a5"></a><!-- doxytag: member="InOrderCPU::cleanUpRemovedEvents" ref="a35745c37d4d9d4a9fd220fb37dcd36a5" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::cleanUpRemovedEvents </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Cleans up all events on the CPU event remove list. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01666">1666</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00717">cpuEventRemoveList</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="acc457d97742eb9777cde82fb844475d9"></a><!-- doxytag: member="InOrderCPU::cleanUpRemovedInsts" ref="acc457d97742eb9777cde82fb844475d9" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::cleanUpRemovedInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Cleans up all instructions on the instruction remove list. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01633">1633</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00705">instList</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00727">nonSpecInstActive</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00730">nonSpecSeqNum</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00643">pcState()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00722">removeInstsThisCycle</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00710">removeList</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a09442af01a4d3ec95ff4c2c981f6726d"></a><!-- doxytag: member="InOrderCPU::contextId" ref="a09442af01a4d3ec95ff4c2c981f6726d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int InOrderCPU::contextId </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00546">546</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00147">hack_once</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00907">processInterrupts()</a>.</p>

</div>
</div>
<a class="anchor" id="adc0a4e705232abfa9784c42e2a307909"></a><!-- doxytag: member="InOrderCPU::createBackEndSked" ref="adc0a4e705232abfa9784c42e2a307909" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceSked.html">RSkedPtr</a> InOrderCPU::createBackEndSked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00465">465</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00366">addToSkedCache()</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00062">ThePipeline::AGEN</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00051">ThePipeline::BackEndStartStage</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00059">ThePipeline::BPred</a>, <a class="el" href="graduation__unit_8hh_source.html#l00049">GraduationUnit::CheckFault</a>, <a class="el" href="cache__unit_8hh_source.html#l00066">CacheUnit::CompleteReadData</a>, <a class="el" href="cache__unit_8hh_source.html#l00071">CacheUnit::CompleteSecondSplitRead</a>, <a class="el" href="cache__unit_8hh_source.html#l00072">CacheUnit::CompleteSecondSplitWrite</a>, <a class="el" href="cache__unit_8hh_source.html#l00068">CacheUnit::CompleteWriteData</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00065">ThePipeline::DCache</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="mult__div__unit_8hh_source.html#l00053">MultDivUnit::EndMultDiv</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00063">ThePipeline::ExecUnit</a>, <a class="el" href="execution__unit_8hh_source.html#l00049">ExecutionUnit::ExecuteInst</a>, <a class="el" href="agen__unit_8hh_source.html#l00054">AGENUnit::GenerateAddr</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00066">ThePipeline::Grad</a>, <a class="el" href="graduation__unit_8hh_source.html#l00050">GraduationUnit::GraduateInst</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00325">i</a>, <a class="el" href="cache__unit_8hh_source.html#l00065">CacheUnit::InitiateReadData</a>, <a class="el" href="cache__unit_8hh_source.html#l00067">CacheUnit::InitiateWriteData</a>, <a class="el" href="cache__unit_8hh_source.html#l00069">CacheUnit::InitSecondSplitRead</a>, <a class="el" href="cache__unit_8hh_source.html#l00070">CacheUnit::InitSecondSplitWrite</a>, <a class="el" href="op__class_8hh_source.html#l00058">IntDivOp</a>, <a class="el" href="op__class_8hh_source.html#l00057">IntMultOp</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00375">lookupSked()</a>, <a class="el" href="use__def_8hh_source.html#l00054">UseDefUnit::MarkDestRegs</a>, <a class="el" href="pipeline__traits_8hh_source.html#l00066">ThePipeline::MDU</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00426">InOrderCPU::StageScheduler::needs()</a>, <a class="el" href="resource__sked_8cc_source.html#l00218">ResourceSked::print()</a>, <a class="el" href="use__def_8hh_source.html#l00052">UseDefUnit::ReadSrcReg</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00061">ThePipeline::RegManager</a>, <a class="el" href="mult__div__unit_8hh_source.html#l00052">MultDivUnit::StartMultDiv</a>, <a class="el" href="branch__predictor_8hh_source.html#l00052">BranchPredictor::UpdatePredictor</a>, <a class="el" href="base_2misc_8hh_source.html#l00143">warn_once</a>, <a class="el" href="use__def_8hh_source.html#l00053">UseDefUnit::WriteDestReg</a>, and <a class="el" href="int_8hh_source.html#l00055">X86ISA::X</a>.</p>

<p>Referenced by <a class="el" href="decode__unit_8cc_source.html#l00053">DecodeUnit::execute()</a>, and <a class="el" href="cache__unit_8cc_source.html#l00402">CacheUnit::read()</a>.</p>

</div>
</div>
<a class="anchor" id="a00228582c2e8e3a454a8acee20afa828"></a><!-- doxytag: member="InOrderCPU::createFaultSked" ref="a00228582c2e8e3a454a8acee20afa828" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceSked.html">RSkedPtr</a> InOrderCPU::createFaultSked </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00455">455</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="graduation__unit_8hh_source.html#l00049">GraduationUnit::CheckFault</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00066">ThePipeline::Grad</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00426">InOrderCPU::StageScheduler::needs()</a>.</p>

</div>
</div>
<a class="anchor" id="a8f23637a40e61e12aba2b1a9ff808c84"></a><!-- doxytag: member="InOrderCPU::createFrontEndSked" ref="a8f23637a40e61e12aba2b1a9ff808c84" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceSked.html">RSkedPtr</a> InOrderCPU::createFrontEndSked </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00431">431</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="fetch__seq__unit_8hh_source.html#l00051">FetchSeqUnit::AssignNextPC</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00059">ThePipeline::BPred</a>, <a class="el" href="fetch__unit_8hh_source.html#l00079">FetchUnit::CompleteFetch</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00058">ThePipeline::Decode</a>, <a class="el" href="decode__unit_8hh_source.html#l00055">DecodeUnit::DecodeInst</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00055">ThePipeline::FetchSeq</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00057">ThePipeline::ICache</a>, <a class="el" href="fetch__unit_8hh_source.html#l00078">FetchUnit::InitiateFetch</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00426">InOrderCPU::StageScheduler::needs()</a>, <a class="el" href="branch__predictor_8hh_source.html#l00051">BranchPredictor::PredictBranch</a>, and <a class="el" href="fetch__seq__unit_8hh_source.html#l00052">FetchSeqUnit::UpdateTargetPC</a>.</p>

</div>
</div>
<a class="anchor" id="a48709764f089572b49dc416e5d54ca85"></a><!-- doxytag: member="InOrderCPU::deactivateContext" ref="a48709764f089572b49dc416e5d54ca85" args="(ThreadID tid, Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::deactivateContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule a thread deactivation on the CPU. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01087">1087</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00154">_status</a>, <a class="el" href="activity_8cc_source.html#l00055">ActivityRecorder::activity()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00763">activityRec</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00229">DeactivateThread</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00305">dummyInst</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a36010afb3a1cd57f0ea381267ee1fc6d"></a><!-- doxytag: member="InOrderCPU::deactivateStage" ref="a36010afb3a1cd57f0ea381267ee1fc6d" args="(const int idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::deactivateStage </td>
          <td>(</td>
          <td class="paramtype">const int&nbsp;</td>
          <td class="paramname"> <em>idx</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Changes a stage's status to inactive within the activity recorder. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00790">790</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00763">activityRec</a>, and <a class="el" href="activity_8cc_source.html#l00108">ActivityRecorder::deactivateStage()</a>.</p>

<p>Referenced by <a class="el" href="pipeline__stage_8cc_source.html#l00502">PipelineStage::updateStatus()</a>.</p>

</div>
</div>
<a class="anchor" id="a7aca82c82b31b401a4d5b80eca6b211d"></a><!-- doxytag: member="InOrderCPU::deactivateThread" ref="a7aca82c82b31b401a4d5b80eca6b211d" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::deactivateThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove from Active Thread List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01101">1101</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00742">activeThreads</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="sim__object_8cc_source.html#l00161">SimObject::find()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00987">isThreadActive()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01124">removePipelineStalls()</a>, <a class="el" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">ThreadContext::setStatus()</a>, <a class="el" href="thread__context_8hh_source.html#l00110">ThreadContext::Suspended</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01209">haltThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01230">suspendThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a2b75810f37931e9390dfafe98beab026"></a><!-- doxytag: member="InOrderCPU::dumpInsts" ref="a2b75810f37931e9390dfafe98beab026" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::dumpInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="namespaceDebug.html">Debug</a> function to print all instructions on the list. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01677">1677</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="cprintf_8hh_source.html#l00148">cprintf()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00705">instList</a>.</p>

</div>
</div>
<a class="anchor" id="afb61aa4f2380bbfa6d2ef0f89f7d8ea9"></a><!-- doxytag: member="InOrderCPU::findInst" ref="afb61aa4f2380bbfa6d2ef0f89f7d8ea9" args="(InstSeqNum seq_num, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">InOrderCPU::ListIt</a> InOrderCPU::findInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td>
          <td class="paramname"> <em>seq_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Find instruction on instruction list. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01415">1415</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00705">instList</a>.</p>

<p>Referenced by <a class="el" href="fetch__seq__unit_8cc_source.html#l00162">FetchSeqUnit::squash()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f4c3c04f9b9211324777ea0c8478d79"></a><!-- doxytag: member="InOrderCPU::flattenRegIdx" ref="a9f4c3c04f9b9211324777ea0c8478d79" args="(RegIndex reg_idx, RegType &amp;reg_type, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a> InOrderCPU::flattenRegIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067">RegType</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>reg_type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01258">1258</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::Ctrl_Base_DepTag</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00106">AlphaISA::FP_Base_DepTag</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00330">isa</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, and <a class="el" href="reg__dep__map_8cc_source.html#l00085">RegDepMap::insert()</a>.</p>

</div>
</div>
<a class="anchor" id="adfb11c4d1027ac17b7dbdfdab8a8dbd7"></a><!-- doxytag: member="InOrderCPU::genSkedID" ref="adfb11c4d1027ac17b7dbdfdab8a8dbd7" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#abb35cdb7f8146bc2cfe68ba574c1cae2">SkedID</a> InOrderCPU::genSkedID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00396">396</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00390">INST_CONTROL</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00392">INST_DEST_REGS</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00388">INST_LOAD</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00391">INST_NONSPEC</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00387">INST_OPCLASS</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00394">INST_SPLIT_DATA</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00393">INST_SRC_REGS</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00389">INST_STORE</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00366">addToSkedCache()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00375">lookupSked()</a>.</p>

</div>
</div>
<a class="anchor" id="aac1b1dde0ab3ca7fb5a730eba41f0c3a"></a><!-- doxytag: member="InOrderCPU::getAndIncrementInstSeq" ref="aac1b1dde0ab3ca7fb5a730eba41f0c3a" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> InOrderCPU::getAndIncrementInstSeq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the current instruction sequence number, and increment it. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00560">560</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00840">globalSeqNum</a>.</p>

<p>Referenced by <a class="el" href="fetch__seq__unit_8cc_source.html#l00077">FetchSeqUnit::execute()</a>.</p>

</div>
</div>
<a class="anchor" id="a985e4d6b45250168cb062b803a60f488"></a><!-- doxytag: member="InOrderCPU::getDataPort" ref="a985e4d6b45250168cb062b803a60f488" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a>&amp; InOrderCPU::getDataPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a reference to the data port. </p>

<p>Implements <a class="el" href="classBaseCPU.html#a29472a3b6c9860fbf39d68a2f88c8a68">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00115">115</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00442">dataPort</a>.</p>

<p>Referenced by <a class="el" href="cache__unit_8cc_source.html#l00101">CacheUnit::init()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b9b65f331d5d00c953e945ef6efa3c8"></a><!-- doxytag: member="InOrderCPU::getDecoderPtr" ref="a0b9b65f331d5d00c953e945ef6efa3c8" args="(unsigned tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::Decoder * InOrderCPU::getDecoderPtr </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01789">1789</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="fetch__unit_8hh_source.html#l00092">FetchUnit::decoder</a>, <a class="el" href="resource__pool_8hh_source.html#l00227">ResourcePool::getInstUnit()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8hh_source.html#l00099">InOrderThreadContext::getDecoderPtr()</a>.</p>

</div>
</div>
<a class="anchor" id="ae418871e0dc01c9087e93b5138ad295b"></a><!-- doxytag: member="InOrderCPU::getDTBPtr" ref="ae418871e0dc01c9087e93b5138ad295b" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::TLB * InOrderCPU::getDTBPtr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01783">1783</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="resource__pool_8hh_source.html#l00234">ResourcePool::getDataUnit()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, and <a class="el" href="cache__unit_8cc_source.html#l00094">CacheUnit::tlb()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8hh_source.html#l00090">InOrderThreadContext::getDTBPtr()</a>.</p>

</div>
</div>
<a class="anchor" id="accbdfd461de94ef742276597387aa266"></a><!-- doxytag: member="InOrderCPU::getInstPort" ref="accbdfd461de94ef742276597387aa266" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classBaseCPU_1_1CpuPort.html">CpuPort</a>&amp; InOrderCPU::getInstPort </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a reference to the instruction port. </p>

<p>Implements <a class="el" href="classBaseCPU.html#a63b0e8619b9cf0060404b62a41c75a51">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00118">118</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00445">instPort</a>.</p>

<p>Referenced by <a class="el" href="cache__unit_8cc_source.html#l00101">CacheUnit::init()</a>.</p>

</div>
</div>
<a class="anchor" id="a3c5c41a4df410c884c0d4b5e72a75b49"></a><!-- doxytag: member="InOrderCPU::getInterrupts" ref="a3c5c41a4df410c884c0d4b5e72a75b49" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> InOrderCPU::getInterrupts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the Fault for any valid interrupt. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00900">900</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="cpu_2base_8hh_source.html#l00207">BaseCPU::interrupts</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00257">BaseCPU::threadContexts</a>.</p>

</div>
</div>
<a class="anchor" id="a1bc3f5b029a21dcaa32817b26d8bd54f"></a><!-- doxytag: member="InOrderCPU::getITBPtr" ref="a1bc3f5b029a21dcaa32817b26d8bd54f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::TLB * InOrderCPU::getITBPtr </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01775">1775</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="resource__pool_8hh_source.html#l00227">ResourcePool::getInstUnit()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, and <a class="el" href="cache__unit_8cc_source.html#l00094">CacheUnit::tlb()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8hh_source.html#l00086">InOrderThreadContext::getITBPtr()</a>.</p>

</div>
</div>
<a class="anchor" id="a1644fc717b41cc13918d9a7498591178"></a><!-- doxytag: member="InOrderCPU::getNextEventNum" ref="a1644fc717b41cc13918d9a7498591178" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> InOrderCPU::getNextEventNum </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get &amp; Update Next <a class="el" href="classEvent.html">Event</a> Number. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00578">578</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a8d7a8586203f83ecb86e3891799cf33a"></a><!-- doxytag: member="InOrderCPU::getPipeStage" ref="a8d7a8586203f83ecb86e3891799cf33a" args="(int stage_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classPipelineStage.html">PipelineStage</a> * InOrderCPU::getPipeStage </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_num</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01251">1251</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>.</p>

</div>
</div>
<a class="anchor" id="a63625c969aef8a210e1114d9f5eeabf5"></a><!-- doxytag: member="InOrderCPU::getRegType" ref="a63625c969aef8a210e1114d9f5eeabf5" args="(RegIndex reg_idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#a95629ade6ae85dcd8d33ded21b571067">RegType</a> InOrderCPU::getRegType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg_idx</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00600">600</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::Ctrl_Base_DepTag</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00106">AlphaISA::FP_Base_DepTag</a>.</p>

<p>Referenced by <a class="el" href="reg__dep__map_8cc_source.html#l00132">RegDepMap::remove()</a>.</p>

</div>
</div>
<a class="anchor" id="ae74ac4610fd76bb4ce3cabc010a7dc04"></a><!-- doxytag: member="InOrderCPU::halt" ref="ae74ac4610fd76bb4ce3cabc010a7dc04" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::halt </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Halts the CPU. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00474">474</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00074">panic</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00837">simPalCheck()</a>.</p>

</div>
</div>
<a class="anchor" id="a03f3559507ee17259595f879ec2f6249"></a><!-- doxytag: member="InOrderCPU::haltContext" ref="a03f3559507ee17259595f879ec2f6249" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::haltContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule a thread halt on the CPU. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#aa83f07ffe3949ef9f6518ee6c2f90da1">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01199">1199</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="activity_8cc_source.html#l00055">ActivityRecorder::activity()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00763">activityRec</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00305">dummyInst</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00230">HaltThread</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8cc_source.html#l00133">InOrderThreadContext::halt()</a>.</p>

</div>
</div>
<a class="anchor" id="a056f52e5931b938d79f1f0e66b832ece"></a><!-- doxytag: member="InOrderCPU::haltThread" ref="a056f52e5931b938d79f1f0e66b832ece" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::haltThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Halt Thread, Remove from Active Thread List, Place Thread on Halted Threads List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01209">1209</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8cc_source.html#l01184">activateNextReadyContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01101">deactivateThread()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="thread__context_8hh_source.html#l00115">ThreadContext::Halted</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00751">haltedThreads</a>, <a class="el" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">ThreadContext::setStatus()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01242">squashThreadInPipeline()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00133">SwitchOnCacheMiss</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00136">threadModel</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a1a368806b237012f99d27e6b0d39be35"></a><!-- doxytag: member="InOrderCPU::hwrei" ref="a1a368806b237012f99d27e6b0d39be35" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> InOrderCPU::hwrei </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>HW return from error interrupt. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00822">822</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00067">AlphaISA::MISCREG_LOCKFLAG</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01392">setMiscRegNoEffect()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>.</p>

<p>Referenced by <a class="el" href="inorder__dyn__inst_8cc_source.html#l00274">InOrderDynInst::hwrei()</a>.</p>

</div>
</div>
<a class="anchor" id="a95c6c2ecd08bf72dc627ceb92014f309"></a><!-- doxytag: member="InOrderCPU::incrInstSeqNum" ref="a95c6c2ecd08bf72dc627ceb92014f309" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::incrInstSeqNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Increment Instruction Sequence Number. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00568">568</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00840">globalSeqNum</a>.</p>

</div>
</div>
<a class="anchor" id="a73e953203ccc65c2893d0fe14e7d5753"></a><!-- doxytag: member="InOrderCPU::init" ref="a73e953203ccc65c2893d0fe14e7d5753" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::init </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize the CPU. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a1c85070659882e519fd1bd5d05e1605d">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00785">785</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="classThreadContext.html#a516a77735ff104335e299bf628b87614">ThreadContext::contextId()</a>, <a class="el" href="root_8cc_source.html#l00165">FullSystem</a>, <a class="el" href="resource__pool_89stage_8cc_source.html#l00115">ResourcePool::init()</a>, <a class="el" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">AlphaISA::initCPU()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00291">BaseCPU::params()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00257">BaseCPU::threadContexts</a>.</p>

</div>
</div>
<a class="anchor" id="a4a7202ebac0400493c09c1ccb62931cc"></a><!-- doxytag: member="InOrderCPU::instAddr" ref="a4a7202ebac0400493c09c1ccb62931cc" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> InOrderCPU::instAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00655">655</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00317">pc</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8hh_source.html#l00237">InOrderThreadContext::instAddr()</a>.</p>

</div>
</div>
<a class="anchor" id="adf1b24a57660bd9b1828fbce11ff0763"></a><!-- doxytag: member="InOrderCPU::instDone" ref="adf1b24a57660bd9b1828fbce11ff0763" args="(DynInstPtr inst, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::instDone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function to tell the CPU that an instruction has completed. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01442">1442</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="alpha_2utility_8hh_source.html#l00108">AlphaISA::advancePC()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00898">comBranches</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00902">comFloats</a>, <a class="el" href="cpu_2base_8hh_source.html#l00366">BaseCPU::comInstEventQueue</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00901">comInts</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00896">comLoads</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00905">committedInsts</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00908">committedOps</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00900">comNonSpec</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00899">comNops</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00897">comStores</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00868">instsPerSwitch</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00320">lastCommittedPC</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00767">numActiveThreads()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00643">pcState()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01547">removeInst()</a>, <a class="el" href="eventq_8hh_source.html#l00381">EventQueue::serviceEvents()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00911">smtCommittedInsts</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00914">totalCommittedInsts</a>.</p>

<p>Referenced by <a class="el" href="graduation__unit_8cc_source.html#l00051">GraduationUnit::execute()</a>.</p>

</div>
</div>
<a class="anchor" id="a30101ed1d25c11c1fc2e4bfe1d4bee9e"></a><!-- doxytag: member="InOrderCPU::isThreadActive" ref="a30101ed1d25c11c1fc2e4bfe1d4bee9e" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool InOrderCPU::isThreadActive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Thread Status Functions. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00987">987</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00742">activeThreads</a>, and <a class="el" href="sim__object_8cc_source.html#l00161">SimObject::find()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01101">deactivateThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a663e94a083ca1a13e4dba01cbab7258c"></a><!-- doxytag: member="InOrderCPU::isThreadReady" ref="a663e94a083ca1a13e4dba01cbab7258c" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool InOrderCPU::isThreadReady </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00996">996</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="sim__object_8cc_source.html#l00161">SimObject::find()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00745">readyThreads</a>.</p>

</div>
</div>
<a class="anchor" id="a1d38c0afd7ad7b7a56322a33117aea27"></a><!-- doxytag: member="InOrderCPU::isThreadSuspended" ref="a1d38c0afd7ad7b7a56322a33117aea27" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool InOrderCPU::isThreadSuspended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01005">1005</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="sim__object_8cc_source.html#l00161">SimObject::find()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00748">suspendedThreads</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a33d5688c7cc349d2a44e85b307ded214"></a><!-- doxytag: member="InOrderCPU::lookupSked" ref="a33d5688c7cc349d2a44e85b307ded214" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a> InOrderCPU::lookupSked </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Find a instruction schedule. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00375">375</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00360">endOfSkedIt</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00353">skedCache</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00465">createBackEndSked()</a>.</p>

</div>
</div>
<a class="anchor" id="aa44a1d2985d5fa3825cc2f96f7d821fc"></a><!-- doxytag: member="InOrderCPU::microPC" ref="aa44a1d2985d5fa3825cc2f96f7d821fc" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> InOrderCPU::microPC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00657">657</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00317">pc</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8hh_source.html#l00243">InOrderThreadContext::microPC()</a>.</p>

</div>
</div>
<a class="anchor" id="a835f32bb014f1c6a44293db47bb7730b"></a><!-- doxytag: member="InOrderCPU::nextInstAddr" ref="a835f32bb014f1c6a44293db47bb7730b" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> InOrderCPU::nextInstAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00656">656</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00317">pc</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8hh_source.html#l00240">InOrderThreadContext::nextInstAddr()</a>, and <a class="el" href="fetch__seq__unit_8cc_source.html#l00316">FetchSeqUnit::updateAfterContextSwitch()</a>.</p>

</div>
</div>
<a class="anchor" id="ad606fa1113050a938da8b8af7f797660"></a><!-- doxytag: member="InOrderCPU::nextInstSeqNum" ref="ad606fa1113050a938da8b8af7f797660" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> InOrderCPU::nextInstSeqNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the current instruction sequence number, and increment it. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00564">564</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00840">globalSeqNum</a>.</p>

<p>Referenced by <a class="el" href="first__stage_8cc_source.html#l00148">FirstStage::processInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="ad12aed9638a409a9ddec579827993f13"></a><!-- doxytag: member="InOrderCPU::numActiveThreads" ref="ad12aed9638a409a9ddec579827993f13" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> InOrderCPU::numActiveThreads </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of Active Threads in the CPU. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00767">767</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00742">activeThreads</a>.</p>

<p>Referenced by <a class="el" href="resource__pool_8cc_source.html#l00341">ResourcePool::activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00773">activeThreadId()</a>, <a class="el" href="first__stage_8cc_source.html#l00222">FirstStage::getFetchingThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>.</p>

</div>
</div>
<a class="anchor" id="a8fd2345cf35e32bdc4ce2a27f91ff9b5"></a><!-- doxytag: member="InOrderCPU::pcState" ref="a8fd2345cf35e32bdc4ce2a27f91ff9b5" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState InOrderCPU::pcState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads the commit PC of a specific thread. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00643">643</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00317">pc</a>.</p>

<p>Referenced by <a class="el" href="fetch__seq__unit_8cc_source.html#l00271">FetchSeqUnit::activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01633">cleanUpRemovedInsts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, <a class="el" href="inorder_2thread__context_8hh_source.html#l00224">InOrderThreadContext::pcState()</a>, <a class="el" href="fetch__seq__unit_8cc_source.html#l00255">FetchSeqUnit::FetchSeqEvent::process()</a>, and <a class="el" href="fetch__seq__unit_8cc_source.html#l00307">FetchSeqUnit::trap()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b4fa99007c1697e8a2ff1d6ff86c096"></a><!-- doxytag: member="InOrderCPU::pcState" ref="a5b4fa99007c1697e8a2ff1d6ff86c096" args="(const TheISA::PCState &amp;newPC, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::pcState </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&nbsp;</td>
          <td class="paramname"> <em>newPC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets the commit PC of a specific thread. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00650">650</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00317">pc</a>.</p>

</div>
</div>
<a class="anchor" id="ac0cd080face33f8b4bad39260f909267"></a><!-- doxytag: member="InOrderCPU::processInterrupts" ref="ac0cd080face33f8b4bad39260f909267" args="(Fault interrupt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::processInterrupts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>interrupt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Processes any an interrupt fault. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00907">907</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00546">contextId()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00306">dummyBufferInst</a>, <a class="el" href="cpu_2base_8hh_source.html#l00207">BaseCPU::interrupts</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="cpu_2base_8hh_source.html#l00257">BaseCPU::threadContexts</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00933">trap()</a>.</p>

</div>
</div>
<a class="anchor" id="a1adfc5dd5f06c8cb44190af4275e45e6"></a><!-- doxytag: member="InOrderCPU::read" ref="a1adfc5dd5f06c8cb44190af4275e45e6" args="(DynInstPtr inst, Addr addr, uint8_t *data, unsigned size, unsigned flags)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> InOrderCPU::read </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>flags</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Forwards an instruction read to the appropriate data resource (indexes into <a class="el" href="classResource.html">Resource</a> Pool thru "dataPortIdx"). </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01795">1795</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="resource__pool_8hh_source.html#l00234">ResourcePool::getDataUnit()</a>, <a class="el" href="cache__unit_8cc_source.html#l00402">CacheUnit::read()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>.</p>

<p>Referenced by <a class="el" href="inorder__dyn__inst_8cc_source.html#l00563">InOrderDynInst::readMem()</a>.</p>

</div>
</div>
<a class="anchor" id="ace852f3b806ef07528dd05044483d349"></a><!-- doxytag: member="InOrderCPU::readCpuId" ref="ace852f3b806ef07528dd05044483d349" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int InOrderCPU::readCpuId </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00138">138</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00121">cpu_id</a>.</p>

<p>Referenced by <a class="el" href="tlb__unit_8hh_source.html#l00110">TLBUnitRequest::setRequest()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00149">FetchUnit::setupMemRequest()</a>, and <a class="el" href="cache__unit_8cc_source.html#l00320">CacheUnit::setupMemRequest()</a>.</p>

</div>
</div>
<a class="anchor" id="a7cf49f64baae3ecb880d2e8b711e76b9"></a><!-- doxytag: member="InOrderCPU::readFloatReg" ref="a7cf49f64baae3ecb880d2e8b711e76b9" args="(RegIndex reg_idx, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#aba9bbf58c9da60ce96839bf4aec103a9">FloatReg</a> InOrderCPU::readFloatReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01283">1283</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, and <a class="el" href="classInOrderCPU.html#ad2bb8f77cfa35f0319ef4d4fd5156c9b">floatRegs</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00178">InOrderThreadContext::readFloatReg()</a>, and <a class="el" href="inorder_2thread__context_8cc_source.html#l00258">InOrderThreadContext::readFloatRegFlat()</a>.</p>

</div>
</div>
<a class="anchor" id="a1c3b4575a1c31986340477eb848ef495"></a><!-- doxytag: member="InOrderCPU::readFloatRegBits" ref="a1c3b4575a1c31986340477eb848ef495" args="(RegIndex reg_idx, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#ac3782b4ecce1fdf0d76f1d0e43648aee">FloatRegBits</a> InOrderCPU::readFloatRegBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01292">1292</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, and <a class="el" href="classInOrderCPU.html#ad2bb8f77cfa35f0319ef4d4fd5156c9b">floatRegs</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00186">InOrderThreadContext::readFloatRegBits()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00272">InOrderThreadContext::readFloatRegBitsFlat()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00470">InOrderDynInst::readRegOtherThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01340">readRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a79d73d94acf7619a4715ef2f90bcdff8"></a><!-- doxytag: member="InOrderCPU::readIntReg" ref="a79d73d94acf7619a4715ef2f90bcdff8" args="(RegIndex reg_idx, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t InOrderCPU::readIntReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classRegister.html">Register</a> file accessors. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01274">1274</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00327">intRegs</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00170">InOrderThreadContext::readIntReg()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00244">InOrderThreadContext::readIntRegFlat()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00470">InOrderDynInst::readRegOtherThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01340">readRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="ab050f0ce311305dcc0396f290966bd43"></a><!-- doxytag: member="InOrderCPU::readMiscReg" ref="ab050f0ce311305dcc0396f290966bd43" args="(int misc_reg, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a> InOrderCPU::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads a misc. </p>
<p>register, including any side effects the read might have as defined by the architecture. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01386">1386</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00330">isa</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00435">InOrderDynInst::readMiscReg()</a>, <a class="el" href="inorder_2thread__context_8hh_source.html#l00252">InOrderThreadContext::readMiscReg()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00470">InOrderDynInst::readRegOtherThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01340">readRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="acc7b4ce6dbb3f18aa4a9eb7f79c89d7c"></a><!-- doxytag: member="InOrderCPU::readMiscRegNoEffect" ref="acc7b4ce6dbb3f18aa4a9eb7f79c89d7c" args="(int misc_reg, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a> InOrderCPU::readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads a miscellaneous register. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01380">1380</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00330">isa</a>.</p>

<p>Referenced by <a class="el" href="inorder__dyn__inst_8cc_source.html#l00274">InOrderDynInst::hwrei()</a>, and <a class="el" href="inorder_2thread__context_8hh_source.html#l00247">InOrderThreadContext::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="acbc65ff744d55b92c0764dd71e133616"></a><!-- doxytag: member="InOrderCPU::readRegOtherThread" ref="acbc65ff744d55b92c0764dd71e133616" args="(unsigned misc_reg, ThreadID tid=InvalidThreadID)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t InOrderCPU::readRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code><a class="el" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a></code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reads a int/fp/misc reg. </p>
<p>from another thread depending on ISA-defined target thread </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01340">1340</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::Ctrl_Base_DepTag</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00106">AlphaISA::FP_Base_DepTag</a>, <a class="el" href="alpha_2mt_8hh_source.html#l00062">AlphaISA::getTargetThread()</a>, <a class="el" href="base_2types_8hh_source.html#l00171">InvalidThreadID</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01292">readFloatRegBits()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01274">readIntReg()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01386">readMiscReg()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8cc_source.html#l00194">InOrderThreadContext::readRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9a0cabbafb7e265ec978fee29b991da"></a><!-- doxytag: member="InOrderCPU::regStats" ref="ab9a0cabbafb7e265ec978fee29b991da" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::regStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Registers statistics. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a5c2d877235f616c3a4e0de96c2fcd5d6">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00592">592</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00893">activity</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00898">comBranches</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00902">comFloats</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00901">comInts</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00896">comLoads</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00905">committedInsts</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00908">committedOps</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00900">comNonSpec</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00899">comNops</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00897">comStores</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00917">cpi</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00887">idleCycles</a>, <a class="el" href="statistics_8hh_source.html#l01070">Stats::VectorBase&lt; Derived, Stor &gt;::init()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00869">instsPerCtxtSwitch</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00926">ipc</a>, <a class="el" href="sim__object_8hh_source.html#l00105">SimObject::name()</a>, <a class="el" href="statistics_8hh_source.html#l00250">Stats::DataWrap&lt; Derived, InfoProxyType &gt;::name()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00870">numCtxtSwitches</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="pipeline__traits_85stage_8hh_source.html#l00048">ThePipeline::NumStages</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00096">PipelineStage::regStats()</a>, <a class="el" href="resource__pool_89stage_8cc_source.html#l00130">ResourcePool::regStats()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00890">runCycles</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00911">smtCommittedInsts</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00920">smtCpi</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00879">smtCycles</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00929">smtIpc</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00876">threadCycles</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00882">timesIdled</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00914">totalCommittedInsts</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00923">totalCpi</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00932">totalIpc</a>.</p>

</div>
</div>
<a class="anchor" id="a2f6ad79e88b525edc6b5304e776a2094"></a><!-- doxytag: member="InOrderCPU::removeInst" ref="a2f6ad79e88b525edc6b5304e776a2094" args="(DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::removeInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove an instruction from CPU. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01547">1547</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00722">removeInstsThisCycle</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00710">removeList</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>.</p>

</div>
</div>
<a class="anchor" id="a3ad1b676afbf2558d5fe6c26995720d5"></a><!-- doxytag: member="InOrderCPU::removeInstsUntil" ref="a3ad1b676afbf2558d5fe6c26995720d5" args="(const InstSeqNum &amp;seq_num, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::removeInstsUntil </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>seq_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove all instructions younger than the given sequence number. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01571">1571</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00705">instList</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00722">removeInstsThisCycle</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01600">squashInstIt()</a>.</p>

<p>Referenced by <a class="el" href="first__stage_8cc_source.html#l00064">FirstStage::squash()</a>.</p>

</div>
</div>
<a class="anchor" id="ad36c1f222724450235050cf04760ae01"></a><!-- doxytag: member="InOrderCPU::removePipelineStalls" ref="ad36c1f222724450235050cf04760ae01" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::removePipelineStalls </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01124">1124</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>, and <a class="el" href="pipeline__stage_8cc_source.html#l00248">PipelineStage::removeStalls()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01101">deactivateThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00933">trap()</a>.</p>

</div>
</div>
<a class="anchor" id="a206bf529521880857c2c1d5ae6e4db3c"></a><!-- doxytag: member="InOrderCPU::scheduleCpuEvent" ref="a206bf529521880857c2c1d5ae6e4db3c" args="(CPUEventType cpu_event, Fault fault, ThreadID tid, DynInstPtr inst, Cycles delay=Cycles(0), CPUEventPri event_pri=InOrderCPU_Pri)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::scheduleCpuEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#afc441d08cc62c5e5512a9313fda62a76">CPUEventType</a>&nbsp;</td>
          <td class="paramname"> <em>cpu_event</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#af38ac311cde1a68889c87d9067f5b06f">CPUEventPri</a>&nbsp;</td>
          <td class="paramname"> <em>event_pri</em> = <code>InOrderCPU_Pri</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule a CPU <a class="el" href="classEvent.html">Event</a>. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00967">967</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="clocked__object_8hh_source.html#l00151">ClockedObject::clockEdge()</a>, <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00239">eventNames</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, and <a class="el" href="resource__pool_8cc_source.html#l00239">ResourcePool::scheduleEvent()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01169">activateContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01184">activateNextReadyContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01087">deactivateContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01199">haltContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00940">squashFromMemStall()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01224">suspendContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01735">syscallContext()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00925">trapContext()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2c54ca04c8e15fd63d875391f7a412b"></a><!-- doxytag: member="InOrderCPU::scheduleTickEvent" ref="ad2c54ca04c8e15fd63d875391f7a412b" args="(Cycles delay)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::scheduleTickEvent </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule tick event, regardless of its current state. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00206">206</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="clocked__object_8hh_source.html#l00151">ClockedObject::clockEdge()</a>, <a class="el" href="eventq_8hh_source.html#l00454">EventManager::reschedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="eventq_8hh_source.html#l00287">Event::squashed()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00203">tickEvent</a>.</p>

</div>
</div>
<a class="anchor" id="aebeb5c53dae721883016285eac843ae5"></a><!-- doxytag: member="InOrderCPU::setCpuId" ref="aebeb5c53dae721883016285eac843ae5" args="(int val)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::setCpuId </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>val</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00140">140</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00121">cpu_id</a>.</p>

</div>
</div>
<a class="anchor" id="ab74849ba817edcccfd37af8df476894a"></a><!-- doxytag: member="InOrderCPU::setFloatReg" ref="ab74849ba817edcccfd37af8df476894a" args="(RegIndex reg_idx, FloatReg val, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::setFloatReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#aba9bbf58c9da60ce96839bf4aec103a9">FloatReg</a>&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01317">1317</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, and <a class="el" href="classInOrderCPU.html#ad2bb8f77cfa35f0319ef4d4fd5156c9b">floatRegs</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00208">InOrderThreadContext::setFloatReg()</a>, and <a class="el" href="inorder_2thread__context_8cc_source.html#l00265">InOrderThreadContext::setFloatRegFlat()</a>.</p>

</div>
</div>
<a class="anchor" id="a94b61cd8beca8df53579731d5666b35f"></a><!-- doxytag: member="InOrderCPU::setFloatRegBits" ref="a94b61cd8beca8df53579731d5666b35f" args="(RegIndex reg_idx, FloatRegBits val, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::setFloatRegBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ac3782b4ecce1fdf0d76f1d0e43648aee">FloatRegBits</a>&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01329">1329</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, and <a class="el" href="classInOrderCPU.html#ad2bb8f77cfa35f0319ef4d4fd5156c9b">floatRegs</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00216">InOrderThreadContext::setFloatRegBits()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00279">InOrderThreadContext::setFloatRegBitsFlat()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01360">setRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="adab9c7e4b28ed401bbab9cdce3b2cc7b"></a><!-- doxytag: member="InOrderCPU::setInstSeqNum" ref="adab9c7e4b28ed401bbab9cdce3b2cc7b" args="(ThreadID tid, InstSeqNum seq_num)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::setInstSeqNum </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td>
          <td class="paramname"> <em>seq_num</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classSet.html">Set</a> Instruction Sequence Number. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00572">572</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00840">globalSeqNum</a>.</p>

</div>
</div>
<a class="anchor" id="aa8de314eb1ca92ea7f9928c685507a55"></a><!-- doxytag: member="InOrderCPU::setIntReg" ref="aa8de314eb1ca92ea7f9928c685507a55" args="(RegIndex reg_idx, uint64_t val, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::setIntReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classInOrderCPU.html#ab84b034bcfe0c0c2fbd5d5e4a7bca71b">RegIndex</a>&nbsp;</td>
          <td class="paramname"> <em>reg_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01301">1301</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00327">intRegs</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00074">AlphaISA::ZeroReg</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00200">InOrderThreadContext::setIntReg()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00251">InOrderThreadContext::setIntRegFlat()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01360">setRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a30e01aa0c1bc60eddb1dffcca8f05665"></a><!-- doxytag: member="InOrderCPU::setMiscReg" ref="a30e01aa0c1bc60eddb1dffcca8f05665" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets a misc. </p>
<p>register, including any side effects the write might have as defined by the architecture. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01398">1398</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00330">isa</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>.</p>

<p>Referenced by <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00237">InOrderThreadContext::setMiscReg()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00532">InOrderDynInst::setMiscReg()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01360">setRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a84e343c93a28505ca5a53511b98921c7"></a><!-- doxytag: member="InOrderCPU::setMiscRegNoEffect" ref="a84e343c93a28505ca5a53511b98921c7" args="(int misc_reg, const MiscReg &amp;val, ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::setMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets a miscellaneous register. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01392">1392</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00330">isa</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00822">hwrei()</a>, and <a class="el" href="inorder_2thread__context_8cc_source.html#l00231">InOrderThreadContext::setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="abb39144d55df62a334806aa025c92328"></a><!-- doxytag: member="InOrderCPU::setRegOtherThread" ref="abb39144d55df62a334806aa025c92328" args="(unsigned misc_reg, const MiscReg &amp;val, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::setRegOtherThread </td>
          <td>(</td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classInOrderCPU.html#a72160c4b810fa049fdde8454f6b96560">MiscReg</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Sets a int/fp/misc reg. </p>
<p>from another thread depending on an ISA-defined target thread </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01360">1360</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="alpha_2registers_8hh_source.html#l00107">AlphaISA::Ctrl_Base_DepTag</a>, <a class="el" href="alpha_2registers_8hh_source.html#l00106">AlphaISA::FP_Base_DepTag</a>, <a class="el" href="alpha_2mt_8hh_source.html#l00062">AlphaISA::getTargetThread()</a>, <a class="el" href="base_2types_8hh_source.html#l00171">InvalidThreadID</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01329">setFloatRegBits()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01301">setIntReg()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01398">setMiscReg()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8cc_source.html#l00224">InOrderThreadContext::setRegOtherThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a213481aa646369e2fae1c3be2e2e5c69"></a><!-- doxytag: member="InOrderCPU::simPalCheck" ref="a213481aa646369e2fae1c3be2e2e5c69" args="(int palFunc, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool InOrderCPU::simPalCheck </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>palFunc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00837">837</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="osfpal_8hh_source.html#l00065">PAL::bpt</a>, <a class="el" href="sim_2system_8cc_source.html#l00188">System::breakpoint()</a>, <a class="el" href="osfpal_8hh_source.html#l00066">PAL::bugchk</a>, <a class="el" href="sim__events_8cc_source.html#l00080">exitSimLoop()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00474">halt()</a>, <a class="el" href="osfpal_8hh_source.html#l00038">PAL::halt</a>, <a class="el" href="sim_2system_8hh_source.html#l00445">System::numSystemsRunning</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00837">system</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>, and <a class="el" href="cpu_2base_8hh_source.html#l00257">BaseCPU::threadContexts</a>.</p>

<p>Referenced by <a class="el" href="inorder__dyn__inst_8cc_source.html#l00306">InOrderDynInst::simPalCheck()</a>.</p>

</div>
</div>
<a class="anchor" id="af06a4450295f41374564b9250b25a535"></a><!-- doxytag: member="InOrderCPU::squashBehindMemStall" ref="af06a4450295f41374564b9250b25a535" args="(int stage_num, InstSeqNum seq_num, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::squashBehindMemStall </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td>
          <td class="paramname"> <em>seq_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d3d05ec06949189533ebc55081ffb92"></a><!-- doxytag: member="InOrderCPU::squashDueToMemStall" ref="a6d3d05ec06949189533ebc55081ffb92" args="(int stage_num, InstSeqNum seq_num, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::squashDueToMemStall </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a>&nbsp;</td>
          <td class="paramname"> <em>seq_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00948">948</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>, and <a class="el" href="pipeline__stage_8cc_source.html#l00380">PipelineStage::squashDueToMemStall()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a16879814c03ec009ab7b836e61b3bd80"></a><!-- doxytag: member="InOrderCPU::squashFromMemStall" ref="a16879814c03ec009ab7b836e61b3bd80" args="(DynInstPtr inst, ThreadID tid, Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::squashFromMemStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classInOrderCPU.html#a16879814c03ec009ab7b836e61b3bd80" title="squashFromMemStall() - sets up a squash event squashDueToMemStall() - squashes pipeline">squashFromMemStall()</a> - sets up a squash event <a class="el" href="classInOrderCPU.html#a6d3d05ec06949189533ebc55081ffb92">squashDueToMemStall()</a> - squashes pipeline </p>
<dl class="note"><dt><b>Note:</b></dt><dd>: maybe squashContext/squashThread would be better? </dd></dl>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00940">940</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00234">SquashFromMemStall</a>.</p>

<p>Referenced by <a class="el" href="pipeline__stage_8cc_source.html#l00940">PipelineStage::processInstSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a3e7d6499f5abd13cc368397ce8c71ac7"></a><!-- doxytag: member="InOrderCPU::squashInstIt" ref="a3e7d6499f5abd13cc368397ce8c71ac7" args="(const ListIt inst_it, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::squashInstIt </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">ListIt</a>&nbsp;</td>
          <td class="paramname"> <em>inst_it</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Removes the instruction pointed to by the iterator. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01600">1600</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00333">archRegDepMap</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="reg__dep__map_8cc_source.html#l00132">RegDepMap::remove()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00710">removeList</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01571">removeInstsUntil()</a>.</p>

</div>
</div>
<a class="anchor" id="ad677ef664c56e1f4a689c486783b1b28"></a><!-- doxytag: member="InOrderCPU::squashThreadInPipeline" ref="ad677ef664c56e1f4a689c486783b1b28" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::squashThreadInPipeline </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01242">1242</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>, and <a class="el" href="pipeline__stage_8cc_source.html#l00408">PipelineStage::squash()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01209">haltThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a50ef3ebc4bfc7df6609411b974f11e2d"></a><!-- doxytag: member="InOrderCPU::suspendContext" ref="a50ef3ebc4bfc7df6609411b974f11e2d" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::suspendContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule a thread suspension on the CPU. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#a678754a60d9b88b90b0920f9c2b078e3">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01224">1224</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00305">dummyInst</a>, <a class="el" href="fault__fwd_8hh_source.html#l00038">NoFault</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00231">SuspendThread</a>.</p>

<p>Referenced by <a class="el" href="pipeline__stage_8cc_source.html#l00940">PipelineStage::processInstSchedule()</a>, and <a class="el" href="inorder_2thread__context_8cc_source.html#l00120">InOrderThreadContext::suspend()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bfdf2d7e5e26edc8ee9d9f225c0d031"></a><!-- doxytag: member="InOrderCPU::suspendThread" ref="a3bfdf2d7e5e26edc8ee9d9f225c0d031" args="(ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::suspendThread </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Suspend Thread, Remove from Active Threads List, Add to Suspend List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01230">1230</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="core_8hh_source.html#l00045">curTick()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01101">deactivateThread()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">ThreadContext::setStatus()</a>, <a class="el" href="thread__context_8hh_source.html#l00110">ThreadContext::Suspended</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00748">suspendedThreads</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e0dfa54909b1633738d563d4a4d9f91"></a><!-- doxytag: member="InOrderCPU::switchToActive" ref="a6e0dfa54909b1633738d563d4a4d9f91" args="(int stage_idx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::switchToActive </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>stage_idx</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Switches a Pipeline Stage to Active. </p>
<p>(Unused currently) </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00556">556</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="fetch__unit_8cc_source.html#l00453">FetchUnit::processCacheCompletion()</a>, and <a class="el" href="cache__unit_8cc_source.html#l00979">CacheUnit::processCacheCompletion()</a>.</p>

</div>
</div>
<a class="anchor" id="aa65977de06df6cd7579c8d790d45c686"></a><!-- doxytag: member="InOrderCPU::syscall" ref="aa65977de06df6cd7579c8d790d45c686" args="(int64_t callnum, ThreadID tid)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::syscall </td>
          <td>(</td>
          <td class="paramtype">int64_t&nbsp;</td>
          <td class="paramname"> <em>callnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Executes a syscall. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01753">1753</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00727">nonSpecInstActive</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>, and <a class="el" href="inorder_2thread__context_8hh_source.html#l00292">InOrderThreadContext::syscall()</a>.</p>

</div>
</div>
<a class="anchor" id="a8e347ecdce2f68b92e7d969c8ef78968"></a><!-- doxytag: member="InOrderCPU::syscallContext" ref="a8e347ecdce2f68b92e7d969c8ef78968" args="(Fault fault, ThreadID tid, DynInstPtr inst, Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::syscallContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule a syscall on the CPU. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01735">1735</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>, <a class="el" href="resource__pool_8cc_source.html#l00239">ResourcePool::scheduleEvent()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00352">PipelineStage::setupSquash()</a>, <a class="el" href="resource__pool_8hh_source.html#l00075">ResourcePool::SquashAll</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00233">Syscall</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00243">Syscall_Pri</a>.</p>

<p>Referenced by <a class="el" href="inorder__dyn__inst_8cc_source.html#l00315">InOrderDynInst::syscall()</a>.</p>

</div>
</div>
<a class="anchor" id="ac749a703dd78256850e871e628b07075"></a><!-- doxytag: member="InOrderCPU::tcBase" ref="ac749a703dd78256850e871e628b07075" args="(ThreadID tid=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* InOrderCPU::tcBase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em> = <code>0</code></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns a pointer to a thread context. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00809">809</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01101">deactivateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01209">haltThread()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00274">InOrderDynInst::hwrei()</a>, <a class="el" href="cache__unit_8cc_source.html#l01126">CacheUnitEvent::process()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01386">readMiscReg()</a>, <a class="el" href="inorder__dyn__inst_8cc_source.html#l00470">InOrderDynInst::readRegOtherThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01340">readRegOtherThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01398">setMiscReg()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01360">setRegOtherThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01230">suspendThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00933">trap()</a>.</p>

</div>
</div>
<a class="anchor" id="acbe2e6646947e739582a2b301ab9faf0"></a><!-- doxytag: member="InOrderCPU::tick" ref="acbe2e6646947e739582a2b301ab9faf0" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::tick </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ticks CPU, calling <a class="el" href="classInOrderCPU.html#acbe2e6646947e739582a2b301ab9faf0" title="Ticks CPU, calling tick() on each stage, and checking the overall activity to see if the CPU should d...">tick()</a> on each stage, and checking the overall activity to see if the CPU should deschedule itself. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00729">729</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00154">_status</a>, <a class="el" href="activity_8hh_source.html#l00084">ActivityRecorder::active()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00763">activityRec</a>, <a class="el" href="activity_8cc_source.html#l00071">ActivityRecorder::advance()</a>, <a class="el" href="timebuf_8hh_source.html#l00179">TimeBuffer&lt; T &gt;::advance()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00862">checkForInterrupts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01666">cleanUpRemovedEvents()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01633">cleanUpRemovedInsts()</a>, <a class="el" href="clocked__object_8hh_source.html#l00151">ClockedObject::clockEdge()</a>, <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="pipeline__stage_8hh_source.html#l00326">PipelineStage::idle</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00887">idleCycles</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00865">lastRunningCycle</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00890">runCycles</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00342">stageQueue</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00150">SwitchedOut</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00726">PipelineStage::tick()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00203">tickEvent</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01153">tickThreadStats()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00339">timeBuffer</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00882">timesIdled</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01136">updateThreadPriority()</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00115">InOrderCPU::TickEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="aadea303cd5f0cee39ed1fff40c271238"></a><!-- doxytag: member="InOrderCPU::tickThreadStats" ref="aadea303cd5f0cee39ed1fff40c271238" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::tickThreadStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Update Thread , used for statistic purposes. </p>

<p><p>Keep track of cycles that each thread is active </p>
</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01153">1153</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00742">activeThreads</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00879">smtCycles</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00876">threadCycles</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6e13752da08868fdc9aff48afbca94c"></a><!-- doxytag: member="InOrderCPU::totalInsts" ref="ab6e13752da08868fdc9aff48afbca94c" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> InOrderCPU::totalInsts </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Count the Total Instructions Committed in the CPU. </p>

<p>Implements <a class="el" href="classBaseCPU.html#a3ce08dc77a54b66ffd7c8fd501151c0c">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00815">815</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>, and <a class="el" href="info_8hh_source.html#l00049">Stats::total</a>.</p>

</div>
</div>
<a class="anchor" id="abc715fd3fe7bfc444aefd482224e1eb0"></a><!-- doxytag: member="InOrderCPU::totalOps" ref="abc715fd3fe7bfc444aefd482224e1eb0" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> InOrderCPU::totalOps </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Count the Total Ops Committed in the CPU. </p>

<p>Implements <a class="el" href="classBaseCPU.html#ab30b81a7597add37ebe59b8131d760a8">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00826">826</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>, and <a class="el" href="info_8hh_source.html#l00049">Stats::total</a>.</p>

</div>
</div>
<a class="anchor" id="a501137b42b356a6a5edeb46e9b754f1b"></a><!-- doxytag: member="InOrderCPU::trap" ref="a501137b42b356a6a5edeb46e9b754f1b" args="(Fault fault, ThreadID tid, DynInstPtr inst)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::trap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Perform trap to Handle Given Fault. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00933">933</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8cc_source.html#l01124">removePipelineStalls()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>.</p>

<p>Referenced by <a class="el" href="tlb__unit_8cc_source.html#l00104">TLBUnit::execute()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00907">processInterrupts()</a>, and <a class="el" href="inorder__dyn__inst_8cc_source.html#l00299">InOrderDynInst::trap()</a>.</p>

</div>
</div>
<a class="anchor" id="a05f979f036b4dbbb564f3045f46650f4"></a><!-- doxytag: member="InOrderCPU::trapContext" ref="a05f979f036b4dbbb564f3045f46650f4" args="(Fault fault, ThreadID tid, DynInstPtr inst, Cycles delay=Cycles(0))" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::trapContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">Fault</a>&nbsp;</td>
          <td class="paramname"> <em>fault</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&nbsp;</td>
          <td class="paramname"> <em>tid</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classCycles.html">Cycles</a>&nbsp;</td>
          <td class="paramname"> <em>delay</em> = <code><a class="el" href="classCycles.html">Cycles</a>(0)</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Schedule a trap on the CPU. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00925">925</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00232">Trap</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00712">trapPending</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00862">checkForInterrupts()</a>, and <a class="el" href="resource_8cc_source.html#l00344">Resource::squashThenTrap()</a>.</p>

</div>
</div>
<a class="anchor" id="a0fbe62cb8d86fed8df570890e7c7a7f1"></a><!-- doxytag: member="InOrderCPU::unscheduleTickEvent" ref="a0fbe62cb8d86fed8df570890e7c7a7f1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::unscheduleTickEvent </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Unschedule tick event, regardless of its current state. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00213">213</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>References <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, <a class="el" href="eventq_8hh_source.html#l00284">Event::squash()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00203">tickEvent</a>.</p>

</div>
</div>
<a class="anchor" id="a72adf542c527d2335b3eaabdd01c2b71"></a><!-- doxytag: member="InOrderCPU::updateContextSwitchStats" ref="a72adf542c527d2335b3eaabdd01c2b71" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::updateContextSwitchStats </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01433">1433</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00869">instsPerCtxtSwitch</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00868">instsPerSwitch</a>.</p>

<p>Referenced by <a class="el" href="pipeline__stage_8cc_source.html#l00539">PipelineStage::activateThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c40696bb7905268a2377f4c5b1fba4f"></a><!-- doxytag: member="InOrderCPU::updateThreadPriority" ref="a0c40696bb7905268a2377f4c5b1fba4f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::updateThreadPriority </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Update The Order In Which We <a class="el" href="classProcess.html">Process</a> Threads. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01136">1136</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="inorder_2cpu_8hh_source.html#l00742">activeThreads</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="ae231cff04f4c77678f5571c01439df00"></a><!-- doxytag: member="InOrderCPU::validDataAddr" ref="ae231cff04f4c77678f5571c01439df00" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool InOrderCPU::validDataAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if this address is a valid data address. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00480">480</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a15cca9174a5df2d6b37b05ba2ea564a9"></a><!-- doxytag: member="InOrderCPU::validInstAddr" ref="a15cca9174a5df2d6b37b05ba2ea564a9" args="(Addr addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool InOrderCPU::validInstAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCheck.html">Check</a> if this address is a valid instruction address. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00477">477</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aae9d8c5ee6c59940d25872a60c7b2d71"></a><!-- doxytag: member="InOrderCPU::verifyMemoryMode" ref="aae9d8c5ee6c59940d25872a60c7b2d71" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::verifyMemoryMode </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Verify that the system is in a memory mode supported by the CPU. </p>
<p>Implementations are expected to query the system for the current memory mode and ensure that it is what the CPU model expects. If the check fails, the implementation should terminate the simulation using <a class="el" href="base_2misc_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal()</a>. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#ad3896575a15731dfccea407b9e7ad20b">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l00813">813</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="base_2misc_8hh_source.html#l00084">fatal</a>, <a class="el" href="sim_2system_8hh_source.html#l00146">System::isTimingMode()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00837">system</a>.</p>

</div>
</div>
<a class="anchor" id="a7db2d23c4bbbceac6bf250fe9af0b6ca"></a><!-- doxytag: member="InOrderCPU::wakeCPU" ref="a7db2d23c4bbbceac6bf250fe9af0b6ca" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::wakeCPU </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Wakes the CPU, rescheduling the CPU if it's not already active. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01698">1698</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="clocked__object_8hh_source.html#l00166">ClockedObject::curCycle()</a>, <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="pipeline__stage_8hh_source.html#l00338">PipelineStage::idleCycles</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00887">idleCycles</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00865">lastRunningCycle</a>, <a class="el" href="clocked__object_8hh_source.html#l00180">ClockedObject::nextCycle()</a>, <a class="el" href="cpu_2base_8hh_source.html#l00475">BaseCPU::numCycles</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00314">pipelineStage</a>, <a class="el" href="eventq_8hh_source.html#l00442">EventManager::schedule()</a>, <a class="el" href="eventq_8hh_source.html#l00281">Event::scheduled()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00203">tickEvent</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, <a class="el" href="mult__div__unit_8cc_source.html#l00278">MultDivUnit::exeMulDiv()</a>, <a class="el" href="cache__unit_8cc_source.html#l01126">CacheUnitEvent::process()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00453">FetchUnit::processCacheCompletion()</a>, <a class="el" href="cache__unit_8cc_source.html#l00979">CacheUnit::processCacheCompletion()</a>, <a class="el" href="cache__unit_8cc_source.html#l00923">CacheUnit::processSquash()</a>, <a class="el" href="cache__unit_8cc_source.html#l01109">CacheUnit::recvRetry()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01723">wakeup()</a>.</p>

</div>
</div>
<a class="anchor" id="adc498a4a690006574c52b9cad8837c9d"></a><!-- doxytag: member="InOrderCPU::wakeup" ref="adc498a4a690006574c52b9cad8837c9d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void InOrderCPU::wakeup </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Implements <a class="el" href="classBaseCPU.html#ac8acef599f82376ad1f5d77dc346d6d3">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01723">1723</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="trace_8hh_source.html#l00129">DPRINTF</a>, <a class="el" href="thread__context_8hh_source.html#l00110">ThreadContext::Suspended</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00859">thread</a>, <a class="el" href="cpu_2base_8hh_source.html#l00257">BaseCPU::threadContexts</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01698">wakeCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a01d70441d2e4a22045c2ea825ed74dd7"></a><!-- doxytag: member="InOrderCPU::write" ref="a01d70441d2e4a22045c2ea825ed74dd7" args="(DynInstPtr inst, uint8_t *data, unsigned size, Addr addr, unsigned flags, uint64_t *write_res=NULL)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">Fault</a> InOrderCPU::write </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&nbsp;</td>
          <td class="paramname"> <em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&nbsp;</td>
          <td class="paramname"> <em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&nbsp;</td>
          <td class="paramname"> <em>write_res</em> = <code>NULL</code></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Forwards an instruction write. </p>
<p>to the appropriate data resource (indexes into <a class="el" href="classResource.html">Resource</a> Pool thru "dataPortIdx") </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8cc_source.html#l01802">1802</a> of file <a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a>.</p>

<p>References <a class="el" href="resource__pool_8hh_source.html#l00234">ResourcePool::getDataUnit()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00301">resPool</a>, and <a class="el" href="cache__unit_8cc_source.html#l00497">CacheUnit::write()</a>.</p>

<p>Referenced by <a class="el" href="inorder__dyn__inst_8cc_source.html#l00570">InOrderDynInst::writeMem()</a>.</p>

</div>
</div>
<hr/><h2>Friends And Related Function Documentation</h2>
<a class="anchor" id="a0ebbdc315d2466b93b663656f9d9ab44"></a><!-- doxytag: member="InOrderCPU::Resource" ref="a0ebbdc315d2466b93b663656f9d9ab44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classResource.html">Resource</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00104">104</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="abdfe006587f18258188c043d20190cce"></a><!-- doxytag: member="InOrderCPU::_status" ref="abdfe006587f18258188c043d20190cce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#a894abae94956c9f162f778a5964fd418">Status</a> <a class="el" href="classInOrderCPU.html#abdfe006587f18258188c043d20190cce">InOrderCPU::_status</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Overall CPU status. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00154">154</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01169">activateContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01184">activateNextReadyContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01087">deactivateContext()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="aadab0b51a706aa1acdde30645402d171"></a><!-- doxytag: member="InOrderCPU::activeThreads" ref="aadab0b51a706aa1acdde30645402d171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&gt; <a class="el" href="classInOrderCPU.html#aadab0b51a706aa1acdde30645402d171">InOrderCPU::activeThreads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Active Threads List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00742">742</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00773">activeThreadId()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01101">deactivateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00987">isThreadActive()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00767">numActiveThreads()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01153">tickThreadStats()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01136">updateThreadPriority()</a>.</p>

</div>
</div>
<a class="anchor" id="af577c348e47220ba259933b6c243a6c9"></a><!-- doxytag: member="InOrderCPU::activity" ref="af577c348e47220ba259933b6c243a6c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classInOrderCPU.html#af577c348e47220ba259933b6c243a6c9">InOrderCPU::activity</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Percentage of cycles a stage was active. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00893">893</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a73f78983745b757743951ab2ffe945b5"></a><!-- doxytag: member="InOrderCPU::activityRec" ref="a73f78983745b757743951ab2ffe945b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classActivityRecorder.html">ActivityRecorder</a> <a class="el" href="classInOrderCPU.html#a73f78983745b757743951ab2ffe945b5">InOrderCPU::activityRec</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The activity recorder; used to tell if the CPU has any activity remaining or if it can go to idle and deschedule itself. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00763">763</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01169">activateContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01184">activateNextReadyContext()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00786">activateStage()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00783">activityThisCycle()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01087">deactivateContext()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00790">deactivateStage()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01199">haltContext()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a531943d53b1a13aabceb5c1973d698d1"></a><!-- doxytag: member="InOrderCPU::archRegDepMap" ref="a531943d53b1a13aabceb5c1973d698d1" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegDepMap.html">RegDepMap</a> <a class="el" href="classInOrderCPU.html#a531943d53b1a13aabceb5c1973d698d1">InOrderCPU::archRegDepMap</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Dependency Tracker for Integer &amp; Floating Point Regs. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00333">333</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="decode__unit_8cc_source.html#l00042">DecodeUnit::DecodeUnit()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01600">squashInstIt()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ecb3e5a075e164cd24aceb3929512e4"></a><!-- doxytag: member="InOrderCPU::asid" ref="a2ecb3e5a075e164cd24aceb3929512e4" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="el" href="classInOrderCPU.html#a2ecb3e5a075e164cd24aceb3929512e4">InOrderCPU::asid</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00124">124</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="fetch__unit_8cc_source.html#l00248">FetchUnit::execute()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00453">FetchUnit::processCacheCompletion()</a>, <a class="el" href="cache__unit_8cc_source.html#l00320">CacheUnit::setupMemRequest()</a>, and <a class="el" href="fetch__unit_8cc_source.html#l00534">FetchUnit::squashCacheRequest()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2c4152f69d007f60e9da7c8e9107e1a"></a><!-- doxytag: member="InOrderCPU::comBranches" ref="ae2c4152f69d007f60e9da7c8e9107e1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#ae2c4152f69d007f60e9da7c8e9107e1a">InOrderCPU::comBranches</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00898">898</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a922449bc11a00c3ea7496fe24fc6e259"></a><!-- doxytag: member="InOrderCPU::comFloats" ref="a922449bc11a00c3ea7496fe24fc6e259" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#a922449bc11a00c3ea7496fe24fc6e259">InOrderCPU::comFloats</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00902">902</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a917ee8d2f7f7ac04bcd6998c01662ace"></a><!-- doxytag: member="InOrderCPU::comInts" ref="a917ee8d2f7f7ac04bcd6998c01662ace" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#a917ee8d2f7f7ac04bcd6998c01662ace">InOrderCPU::comInts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00901">901</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a6df696663b487012068a9a872ee47456"></a><!-- doxytag: member="InOrderCPU::comLoads" ref="a6df696663b487012068a9a872ee47456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#a6df696663b487012068a9a872ee47456">InOrderCPU::comLoads</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Instruction Mix <a class="el" href="namespaceStats.html">Stats</a>. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00896">896</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab842b054883c3e33939d5dc33dae99f6"></a><!-- doxytag: member="InOrderCPU::committedInsts" ref="ab842b054883c3e33939d5dc33dae99f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classInOrderCPU.html#ab842b054883c3e33939d5dc33dae99f6">InOrderCPU::committedInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the number of committed instructions per thread. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00905">905</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ae1d4d4c79c9cc7d403b0068b4d61fbc8"></a><!-- doxytag: member="InOrderCPU::committedOps" ref="ae1d4d4c79c9cc7d403b0068b4d61fbc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classInOrderCPU.html#ae1d4d4c79c9cc7d403b0068b4d61fbc8">InOrderCPU::committedOps</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the number of committed ops per thread. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00908">908</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a74532fc813e9b13acbc9ed53aa343daa"></a><!-- doxytag: member="InOrderCPU::comNonSpec" ref="a74532fc813e9b13acbc9ed53aa343daa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#a74532fc813e9b13acbc9ed53aa343daa">InOrderCPU::comNonSpec</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00900">900</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab19438e97acdc039e518eeaa3f7dd6cb"></a><!-- doxytag: member="InOrderCPU::comNops" ref="ab19438e97acdc039e518eeaa3f7dd6cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#ab19438e97acdc039e518eeaa3f7dd6cb">InOrderCPU::comNops</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00899">899</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab44ec4ec8c5a18c9c98fee409e76b326"></a><!-- doxytag: member="InOrderCPU::comStores" ref="ab44ec4ec8c5a18c9c98fee409e76b326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#ab44ec4ec8c5a18c9c98fee409e76b326">InOrderCPU::comStores</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00897">897</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a002865687bd2630e1a928e24e0e3d252"></a><!-- doxytag: member="InOrderCPU::coreType" ref="a002865687bd2630e1a928e24e0e3d252" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string <a class="el" href="classInOrderCPU.html#a002865687bd2630e1a928e24e0e3d252">InOrderCPU::coreType</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Type of core that this is. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00127">127</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aa3becf69fb3f0e887aeb5e2bec0fc9f6"></a><!-- doxytag: member="InOrderCPU::cpi" ref="aa3becf69fb3f0e887aeb5e2bec0fc9f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classInOrderCPU.html#aa3becf69fb3f0e887aeb5e2bec0fc9f6">InOrderCPU::cpi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the CPI per thread. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00917">917</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a9173cca19736bf0adfb34fadb5c0e6f1"></a><!-- doxytag: member="InOrderCPU::cpu_id" ref="a9173cca19736bf0adfb34fadb5c0e6f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classInOrderCPU.html#a9173cca19736bf0adfb34fadb5c0e6f1">InOrderCPU::cpu_id</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CPU ID. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00121">121</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00138">readCpuId()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00140">setCpuId()</a>.</p>

</div>
</div>
<a class="anchor" id="a34c01cbeac90136f0bde145ab4bfb8df"></a><!-- doxytag: member="InOrderCPU::cpu_params" ref="a34c01cbeac90136f0bde145ab4bfb8df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#af1969840223963775c1c5af999faa48d">Params</a>* <a class="el" href="classInOrderCPU.html#a34c01cbeac90136f0bde145ab4bfb8df">InOrderCPU::cpu_params</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00142">142</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="abfbb828608f829b3418949ea566657a3"></a><!-- doxytag: member="InOrderCPU::cpuEventRemoveList" ref="abfbb828608f829b3418949ea566657a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::queue&lt;<a class="el" href="classEvent.html">Event</a>*&gt; <a class="el" href="classInOrderCPU.html#abfbb828608f829b3418949ea566657a3">InOrderCPU::cpuEventRemoveList</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>List of all the cpu event requests that will be removed at the end of the current cycle. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00717">717</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01666">cleanUpRemovedEvents()</a>, <a class="el" href="resource__pool_89stage_8cc_source.html#l00310">ResourcePool::ResPoolEvent::process()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>.</p>

</div>
</div>
<a class="anchor" id="ac85d8a0d77e4a2c9876a7a243728ee74"></a><!-- doxytag: member="InOrderCPU::dataPort" ref="ac85d8a0d77e4a2c9876a7a243728ee74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU_1_1CachePort.html">CachePort</a> <a class="el" href="classInOrderCPU.html#ac85d8a0d77e4a2c9876a7a243728ee74">InOrderCPU::dataPort</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data port. </p>
<p>Note that it has to appear after the resPool. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00442">442</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00115">getDataPort()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9a5d3c4a3cc0246b52d53ffbc4510db"></a><!-- doxytag: member="InOrderCPU::drainCount" ref="ac9a5d3c4a3cc0246b52d53ffbc4510db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classInOrderCPU.html#ac9a5d3c4a3cc0246b52d53ffbc4510db">InOrderCPU::drainCount</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Counter of how many stages have completed draining. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00856">856</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a020560f1463e2bb474adca563911beca"></a><!-- doxytag: member="InOrderCPU::dummyBufferInst" ref="a020560f1463e2bb474adca563911beca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a> <a class="el" href="classInOrderCPU.html#a020560f1463e2bb474adca563911beca">InOrderCPU::dummyBufferInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00306">306</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00907">processInterrupts()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00574">PipelineStage::sortInsts()</a>, and <a class="el" href="pipeline__stage_8cc_source.html#l00386">PipelineStage::squashPrevStageInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d8fa4094cc4ac8dbb1e57ab9a958740"></a><!-- doxytag: member="InOrderCPU::dummyInst" ref="a7d8fa4094cc4ac8dbb1e57ab9a958740" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a> <a class="el" href="classInOrderCPU.html#a7d8fa4094cc4ac8dbb1e57ab9a958740">InOrderCPU::dummyInst</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Instruction used to signify that there is no *real* instruction in buffer slot. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00305">305</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01169">activateContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01184">activateNextReadyContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01087">deactivateContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01199">haltContext()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01224">suspendContext()</a>.</p>

</div>
</div>
<a class="anchor" id="a0959cab05bfe835f7d9202f53fa4843a"></a><!-- doxytag: member="InOrderCPU::dummyReq" ref="a0959cab05bfe835f7d9202f53fa4843a" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceRequest.html">ResourceRequest</a>* <a class="el" href="classInOrderCPU.html#a0959cab05bfe835f7d9202f53fa4843a">InOrderCPU::dummyReq</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Used by resources to signify a denied access to a resource. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00311">311</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="aba8bc48c06a190c373cee484f1f203c0"></a><!-- doxytag: member="InOrderCPU::dummyReqInst" ref="aba8bc48c06a190c373cee484f1f203c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a> <a class="el" href="classInOrderCPU.html#aba8bc48c06a190c373cee484f1f203c0">InOrderCPU::dummyReqInst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00307">307</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="ab409072422b2ed614b0411ec36b409e2"></a><!-- doxytag: member="InOrderCPU::dummyTrapInst" ref="ab409072422b2ed614b0411ec36b409e2" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRefCountingPtr.html">DynInstPtr</a> <a class="el" href="classInOrderCPU.html#ab409072422b2ed614b0411ec36b409e2">InOrderCPU::dummyTrapInst</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00308">308</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00862">checkForInterrupts()</a>.</p>

</div>
</div>
<a class="anchor" id="a633a6ccea01925e42fc86b2e3d254f25"></a><!-- doxytag: member="InOrderCPU::endOfSkedIt" ref="a633a6ccea01925e42fc86b2e3d254f25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#aa7fad580cb96ed44c0cd426718897d78">SkedCacheIt</a> <a class="el" href="classInOrderCPU.html#a633a6ccea01925e42fc86b2e3d254f25">InOrderCPU::endOfSkedIt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialized to last iterator in map, signifying a invalid entry on map searches. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00360">360</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00375">lookupSked()</a>.</p>

</div>
</div>
<a class="anchor" id="a3fbe4650c953138164078b58652676e1"></a><!-- doxytag: member="InOrderCPU::eventNames" ref="a3fbe4650c953138164078b58652676e1" args="[NumCPUEvents]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string <a class="el" href="classInOrderCPU.html#a3fbe4650c953138164078b58652676e1">InOrderCPU::eventNames</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Initial value:</b><div class="fragment"><pre class="fragment">
{
    <span class="stringliteral">&quot;ActivateThread&quot;</span>,
    <span class="stringliteral">&quot;ActivateNextReadyThread&quot;</span>,
    <span class="stringliteral">&quot;DeactivateThread&quot;</span>,
    <span class="stringliteral">&quot;HaltThread&quot;</span>,
    <span class="stringliteral">&quot;SuspendThread&quot;</span>,
    <span class="stringliteral">&quot;Trap&quot;</span>,
    <span class="stringliteral">&quot;Syscall&quot;</span>,
    <span class="stringliteral">&quot;SquashFromMemStall&quot;</span>,
    <span class="stringliteral">&quot;UpdatePCs&quot;</span>
}
</pre></div>
<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00239">239</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>, and <a class="el" href="resource__pool_8cc_source.html#l00239">ResourcePool::scheduleEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="aec64d13dff1be873866693ad36d7c509"></a><!-- doxytag: member="InOrderCPU::f" ref="aec64d13dff1be873866693ad36d7c509" args="[ThePipeline::MaxThreads][TheISA::NumFloatRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#aba9bbf58c9da60ce96839bf4aec103a9">FloatReg</a> <a class="el" href="classInOrderCPU.html#aec64d13dff1be873866693ad36d7c509">InOrderCPU::f</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>][TheISA::NumFloatRegs]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00324">324</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a0184c949f94a6cd1466e44db9e468a19"></a><!-- doxytag: member="InOrderCPU::faultSked" ref="a0184c949f94a6cd1466e44db9e468a19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a> <a class="el" href="classInOrderCPU.html#a0184c949f94a6cd1466e44db9e468a19">InOrderCPU::faultSked</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00363">363</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="decode__unit_8cc_source.html#l00053">DecodeUnit::execute()</a>.</p>

</div>
</div>
<a class="anchor" id="a1ae058cfe0643923e0a6e667c8da8b1c"></a><!-- doxytag: member="InOrderCPU::fetchPriorityList" ref="a1ae058cfe0643923e0a6e667c8da8b1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&gt; <a class="el" href="classInOrderCPU.html#a1ae058cfe0643923e0a6e667c8da8b1c">InOrderCPU::fetchPriorityList</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00738">738</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="fetch__seq__unit_8cc_source.html#l00271">FetchSeqUnit::activateThread()</a>, <a class="el" href="fetch__seq__unit_8cc_source.html#l00284">FetchSeqUnit::deactivateThread()</a>, and <a class="el" href="first__stage_8cc_source.html#l00053">FirstStage::setCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2bb8f77cfa35f0319ef4d4fd5156c9b"></a><!-- doxytag: member="InOrderCPU::floatRegs" ref="ad2bb8f77cfa35f0319ef4d4fd5156c9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   <a class="el" href="classInOrderCPU.html#ad2bb8f77cfa35f0319ef4d4fd5156c9b">InOrderCPU::floatRegs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The <a class="el" href="classRegister.html">Register</a> File for the CPU. </p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01283">readFloatReg()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01292">readFloatRegBits()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01317">setFloatReg()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01329">setFloatRegBits()</a>.</p>

</div>
</div>
<a class="anchor" id="ac37ca3f44438e97441ab84665b22e048"></a><!-- doxytag: member="InOrderCPU::frontEndSked" ref="ac37ca3f44438e97441ab84665b22e048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a> <a class="el" href="classInOrderCPU.html#ac37ca3f44438e97441ab84665b22e048">InOrderCPU::frontEndSked</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00362">362</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="first__stage_8cc_source.html#l00148">FirstStage::processInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="ab09e289c472887058582069c77517041"></a><!-- doxytag: member="InOrderCPU::globalSeqNum" ref="ab09e289c472887058582069c77517041" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="el" href="classInOrderCPU.html#ab09e289c472887058582069c77517041">InOrderCPU::globalSeqNum</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The global sequence number counter. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00840">840</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00560">getAndIncrementInstSeq()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00568">incrInstSeqNum()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00564">nextInstSeqNum()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00572">setInstSeqNum()</a>.</p>

</div>
</div>
<a class="anchor" id="aa200c21e75cf907f81404b1095d6030b"></a><!-- doxytag: member="InOrderCPU::haltedThreads" ref="aa200c21e75cf907f81404b1095d6030b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&gt; <a class="el" href="classInOrderCPU.html#aa200c21e75cf907f81404b1095d6030b">InOrderCPU::haltedThreads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Halted Threads List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00751">751</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01209">haltThread()</a>.</p>

</div>
</div>
<a class="anchor" id="a4d58008c24b336fffd3837b7bdc2cd1c"></a><!-- doxytag: member="InOrderCPU::i" ref="a4d58008c24b336fffd3837b7bdc2cd1c" args="[ThePipeline::MaxThreads][TheISA::NumFloatRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#ac3782b4ecce1fdf0d76f1d0e43648aee">FloatRegBits</a> <a class="el" href="classInOrderCPU.html#a4d58008c24b336fffd3837b7bdc2cd1c">InOrderCPU::i</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>][TheISA::NumFloatRegs]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00325">325</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00862">checkForInterrupts()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00465">createBackEndSked()</a>.</p>

</div>
</div>
<a class="anchor" id="ae1467169175524e340a416a903e2d899"></a><!-- doxytag: member="InOrderCPU::idleCycles" ref="ae1467169175524e340a416a903e2d899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#ae1467169175524e340a416a903e2d899">InOrderCPU::idleCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for total number of cycles the CPU spends descheduled or no stages active. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00887">887</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01698">wakeCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="ade659c7f3c062f5bc2e2e9ac5bf40864"></a><!-- doxytag: member="InOrderCPU::INST_CONTROL" ref="ade659c7f3c062f5bc2e2e9ac5bf40864" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="classInOrderCPU.html#ade659c7f3c062f5bc2e2e9ac5bf40864">InOrderCPU::INST_CONTROL</a> = 23<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00390">390</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>.</p>

</div>
</div>
<a class="anchor" id="afe9902287912fbfb05a3f8f785f6e97e"></a><!-- doxytag: member="InOrderCPU::INST_DEST_REGS" ref="afe9902287912fbfb05a3f8f785f6e97e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="classInOrderCPU.html#afe9902287912fbfb05a3f8f785f6e97e">InOrderCPU::INST_DEST_REGS</a> = 18<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00392">392</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>.</p>

</div>
</div>
<a class="anchor" id="a54536ef2aec6aac58e81375d77ee6e49"></a><!-- doxytag: member="InOrderCPU::INST_LOAD" ref="a54536ef2aec6aac58e81375d77ee6e49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="classInOrderCPU.html#a54536ef2aec6aac58e81375d77ee6e49">InOrderCPU::INST_LOAD</a> = 25<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00388">388</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>.</p>

</div>
</div>
<a class="anchor" id="abc039af37dad99200d356d895a16bc11"></a><!-- doxytag: member="InOrderCPU::INST_NONSPEC" ref="abc039af37dad99200d356d895a16bc11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="classInOrderCPU.html#abc039af37dad99200d356d895a16bc11">InOrderCPU::INST_NONSPEC</a> = 22<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00391">391</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a57e5cba08d12b1d8c7774e486ac08b"></a><!-- doxytag: member="InOrderCPU::INST_OPCLASS" ref="a3a57e5cba08d12b1d8c7774e486ac08b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="classInOrderCPU.html#a3a57e5cba08d12b1d8c7774e486ac08b">InOrderCPU::INST_OPCLASS</a> = 26<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00387">387</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>.</p>

</div>
</div>
<a class="anchor" id="a87a1d429ffda2913a43510208c5cc4e3"></a><!-- doxytag: member="InOrderCPU::INST_SPLIT_DATA" ref="a87a1d429ffda2913a43510208c5cc4e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="classInOrderCPU.html#a87a1d429ffda2913a43510208c5cc4e3">InOrderCPU::INST_SPLIT_DATA</a> = 13<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00394">394</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>.</p>

</div>
</div>
<a class="anchor" id="a48801c4ae514db0300758f4d9c5096fa"></a><!-- doxytag: member="InOrderCPU::INST_SRC_REGS" ref="a48801c4ae514db0300758f4d9c5096fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="classInOrderCPU.html#a48801c4ae514db0300758f4d9c5096fa">InOrderCPU::INST_SRC_REGS</a> = 14<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00393">393</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>.</p>

</div>
</div>
<a class="anchor" id="a437fb846fd09c52558bd37f24697c153"></a><!-- doxytag: member="InOrderCPU::INST_STORE" ref="a437fb846fd09c52558bd37f24697c153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint8_t <a class="el" href="classInOrderCPU.html#a437fb846fd09c52558bd37f24697c153">InOrderCPU::INST_STORE</a> = 24<code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00389">389</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00396">genSkedID()</a>.</p>

</div>
</div>
<a class="anchor" id="a6de54ce0c512c0428851176367dbe405"></a><!-- doxytag: member="InOrderCPU::instList" ref="a6de54ce0c512c0428851176367dbe405" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="classRefCountingPtr.html">DynInstPtr</a>&gt; <a class="el" href="classInOrderCPU.html#a6de54ce0c512c0428851176367dbe405">InOrderCPU::instList</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Per-Thread List of all the instructions in flight. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00705">705</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01405">addInst()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01633">cleanUpRemovedInsts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01677">dumpInsts()</a>, <a class="el" href="use__def_8cc_source.html#l00154">UseDefUnit::execute()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01415">findInst()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01571">removeInstsUntil()</a>, and <a class="el" href="fetch__seq__unit_8cc_source.html#l00162">FetchSeqUnit::squash()</a>.</p>

</div>
</div>
<a class="anchor" id="a0eb9a599c6c504ad8391e8e2eb13fa7c"></a><!-- doxytag: member="InOrderCPU::instPort" ref="a0eb9a599c6c504ad8391e8e2eb13fa7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU_1_1CachePort.html">CachePort</a> <a class="el" href="classInOrderCPU.html#a0eb9a599c6c504ad8391e8e2eb13fa7c">InOrderCPU::instPort</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Instruction port. </p>
<p>Note that it has to appear after the resPool. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00445">445</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00118">getInstPort()</a>.</p>

</div>
</div>
<a class="anchor" id="abe243b2922185ff89d3cbeefe2fb1b2d"></a><!-- doxytag: member="InOrderCPU::instsPerCtxtSwitch" ref="abe243b2922185ff89d3cbeefe2fb1b2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Average.html">Stats::Average</a> <a class="el" href="classInOrderCPU.html#abe243b2922185ff89d3cbeefe2fb1b2d">InOrderCPU::instsPerCtxtSwitch</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00869">869</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01433">updateContextSwitchStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ab70f0446882da3603e689c2f86ec77b3"></a><!-- doxytag: member="InOrderCPU::instsPerSwitch" ref="ab70f0446882da3603e689c2f86ec77b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned <a class="el" href="classInOrderCPU.html#ab70f0446882da3603e689c2f86ec77b3">InOrderCPU::instsPerSwitch</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00868">868</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01433">updateContextSwitchStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a4e34eadc97cb2d21868951a747f892ca"></a><!-- doxytag: member="InOrderCPU::intRegs" ref="a4e34eadc97cb2d21868951a747f892ca" args="[ThePipeline::MaxThreads][TheISA::NumIntRegs]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::IntReg <a class="el" href="classInOrderCPU.html#a4e34eadc97cb2d21868951a747f892ca">InOrderCPU::intRegs</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>][TheISA::NumIntRegs]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00327">327</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01274">readIntReg()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01301">setIntReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a02357b77169aff3dc326e05a4bae7d64"></a><!-- doxytag: member="InOrderCPU::ipc" ref="a02357b77169aff3dc326e05a4bae7d64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classInOrderCPU.html#a02357b77169aff3dc326e05a4bae7d64">InOrderCPU::ipc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the IPC per thread. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00926">926</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a980b838613b45c5d8dd40bae319652d3"></a><!-- doxytag: member="InOrderCPU::isa" ref="a980b838613b45c5d8dd40bae319652d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;TheISA::ISA *&gt; <a class="el" href="classInOrderCPU.html#a980b838613b45c5d8dd40bae319652d3">InOrderCPU::isa</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>ISA state. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00330">330</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8cc_source.html#l00163">InOrderThreadContext::clearArchRegs()</a>, <a class="el" href="inorder_2thread__context_8hh_source.html#l00265">InOrderThreadContext::flattenFloatIndex()</a>, <a class="el" href="inorder_2thread__context_8hh_source.html#l00262">InOrderThreadContext::flattenIntIndex()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01258">flattenRegIdx()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00178">InOrderThreadContext::readFloatReg()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00186">InOrderThreadContext::readFloatRegBits()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00170">InOrderThreadContext::readIntReg()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01386">readMiscReg()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01380">readMiscRegNoEffect()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00208">InOrderThreadContext::setFloatReg()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00216">InOrderThreadContext::setFloatRegBits()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00200">InOrderThreadContext::setIntReg()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01398">setMiscReg()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01392">setMiscRegNoEffect()</a>.</p>

</div>
</div>
<a class="anchor" id="a941894c79f3b2bb15082a46f813d2411"></a><!-- doxytag: member="InOrderCPU::lastCommittedPC" ref="a941894c79f3b2bb15082a46f813d2411" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState <a class="el" href="classInOrderCPU.html#a941894c79f3b2bb15082a46f813d2411">InOrderCPU::lastCommittedPC</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Last Committed PC. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00320">320</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>.</p>

</div>
</div>
<a class="anchor" id="ae1f2ea9a1ebfb0935f4fd476acba2173"></a><!-- doxytag: member="InOrderCPU::lastRunningCycle" ref="ae1f2ea9a1ebfb0935f4fd476acba2173" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classInOrderCPU.html#ae1f2ea9a1ebfb0935f4fd476acba2173">InOrderCPU::lastRunningCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The cycle that the CPU was last running, used for statistics. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00865">865</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01698">wakeCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a18a49fcfbcef4ff39443f827445ea158"></a><!-- doxytag: member="InOrderCPU::lastSquashCycle" ref="a18a49fcfbcef4ff39443f827445ea158" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="el" href="classInOrderCPU.html#a18a49fcfbcef4ff39443f827445ea158">InOrderCPU::lastSquashCycle</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Last Cycle that the CPU squashed instruction end. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00736">736</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="branch__predictor_8cc_source.html#l00067">BranchPredictor::execute()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l01043">PipelineStage::sendInstToNextStage()</a>, and <a class="el" href="pipeline__stage_8cc_source.html#l00352">PipelineStage::setupSquash()</a>.</p>

</div>
</div>
<a class="anchor" id="a585104263cf3ce9e22af305295d4cd5d"></a><!-- doxytag: member="InOrderCPU::lockAddr" ref="a585104263cf3ce9e22af305295d4cd5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="classInOrderCPU.html#a585104263cf3ce9e22af305295d4cd5d">InOrderCPU::lockAddr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00850">850</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a499f4e7f874fe929d43ea8ee87b60cae"></a><!-- doxytag: member="InOrderCPU::lockFlag" ref="a499f4e7f874fe929d43ea8ee87b60cae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classInOrderCPU.html#a499f4e7f874fe929d43ea8ee87b60cae">InOrderCPU::lockFlag</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Temporary fix for the lock flag, works in the UP case. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00853">853</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

</div>
</div>
<a class="anchor" id="a3265800212197b04257383a5d1e32346"></a><!-- doxytag: member="InOrderCPU::nonSpecInstActive" ref="a3265800212197b04257383a5d1e32346" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classInOrderCPU.html#a3265800212197b04257383a5d1e32346">InOrderCPU::nonSpecInstActive</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>True if there is non-speculative Inst Active In Pipeline. </p>
<p>Lets any execution unit know, NOT to execute while the instruction is active. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00727">727</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01633">cleanUpRemovedInsts()</a>, <a class="el" href="graduation__unit_8cc_source.html#l00037">GraduationUnit::GraduationUnit()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01753">syscall()</a>.</p>

</div>
</div>
<a class="anchor" id="ae33c372448d9bce9d15a72bac5a72a19"></a><!-- doxytag: member="InOrderCPU::nonSpecSeqNum" ref="ae33c372448d9bce9d15a72bac5a72a19" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="el" href="classInOrderCPU.html#ae33c372448d9bce9d15a72bac5a72a19">InOrderCPU::nonSpecSeqNum</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Instruction Seq. </p>
<p>Num of current non-speculative instruction. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00730">730</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01633">cleanUpRemovedInsts()</a>, and <a class="el" href="graduation__unit_8cc_source.html#l00037">GraduationUnit::GraduationUnit()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8e8d6311421fc98db6bfa0dc3ebe6d8"></a><!-- doxytag: member="InOrderCPU::numCtxtSwitches" ref="ac8e8d6311421fc98db6bfa0dc3ebe6d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#ac8e8d6311421fc98db6bfa0dc3ebe6d8">InOrderCPU::numCtxtSwitches</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00870">870</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ad8e3fe94f47c43dc39aeccf94ad7b3f1"></a><!-- doxytag: member="InOrderCPU::pc" ref="ad8e3fe94f47c43dc39aeccf94ad7b3f1" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState <a class="el" href="classInOrderCPU.html#ad8e3fe94f47c43dc39aeccf94ad7b3f1">InOrderCPU::pc</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Program Counters. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00317">317</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00655">instAddr()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00657">microPC()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00656">nextInstAddr()</a>, and <a class="el" href="inorder_2cpu_8hh_source.html#l00643">pcState()</a>.</p>

</div>
</div>
<a class="anchor" id="aced803927543477615b06ecb7f6299e9"></a><!-- doxytag: member="InOrderCPU::pipelineStage" ref="aced803927543477615b06ecb7f6299e9" args="[ThePipeline::NumStages]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classPipelineStage.html">PipelineStage</a>* <a class="el" href="classInOrderCPU.html#aced803927543477615b06ecb7f6299e9">InOrderCPU::pipelineStage</a>[<a class="el" href="namespaceThePipeline.html#ab8c8c960bf74f5d154c9bf6c3e25ff13">ThePipeline::NumStages</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The Pipeline Stages for the CPU. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00314">314</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01079">activateThreadInPipeline()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00457">PipelineStage::canSendInstToStage()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00862">checkForInterrupts()</a>, <a class="el" href="tlb__unit_8cc_source.html#l00104">TLBUnit::execute()</a>, <a class="el" href="inst__buffer_8cc_source.html#l00065">InstBuffer::execute()</a>, <a class="el" href="fetch__seq__unit_8cc_source.html#l00077">FetchSeqUnit::execute()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01251">getPipeStage()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l01036">PipelineStage::nextStageQueueValid()</a>, <a class="el" href="tlb__unit_8cc_source.html#l00207">TLBUnitEvent::process()</a>, <a class="el" href="cache__unit_8cc_source.html#l01126">CacheUnitEvent::process()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00453">FetchUnit::processCacheCompletion()</a>, <a class="el" href="cache__unit_8cc_source.html#l00979">CacheUnit::processCacheCompletion()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01124">removePipelineStalls()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l01043">PipelineStage::sendInstToNextStage()</a>, <a class="el" href="resource_8cc_source.html#l00292">Resource::setupSquash()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00574">PipelineStage::sortInsts()</a>, <a class="el" href="tlb__unit_8cc_source.html#l00226">TLBUnit::squash()</a>, <a class="el" href="fetch__seq__unit_8cc_source.html#l00162">FetchSeqUnit::squash()</a>, <a class="el" href="cache__unit_8cc_source.html#l01202">CacheUnit::squash()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00948">squashDueToMemStall()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01242">squashThreadInPipeline()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01735">syscallContext()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01698">wakeCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a968f1e16ff463845cd6da2a0d200738c"></a><!-- doxytag: member="InOrderCPU::readyThreads" ref="a968f1e16ff463845cd6da2a0d200738c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&gt; <a class="el" href="classInOrderCPU.html#a968f1e16ff463845cd6da2a0d200738c">InOrderCPU::readyThreads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Ready Threads List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00745">745</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01014">activateNextReadyThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00996">isThreadReady()</a>.</p>

</div>
</div>
<a class="anchor" id="a576be973b6f9802f822e0b0549de79eb"></a><!-- doxytag: member="InOrderCPU::removeInstsThisCycle" ref="a576be973b6f9802f822e0b0549de79eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classInOrderCPU.html#a576be973b6f9802f822e0b0549de79eb">InOrderCPU::removeInstsThisCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Records if instructions need to be removed this cycle due to being retired or squashed. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00722">722</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01529">addToRemoveList()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01633">cleanUpRemovedInsts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01547">removeInst()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01571">removeInstsUntil()</a>.</p>

</div>
</div>
<a class="anchor" id="a02a519a963914301386824560dbe3548"></a><!-- doxytag: member="InOrderCPU::removeList" ref="a02a519a963914301386824560dbe3548" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::queue&lt;<a class="el" href="classInOrderCPU.html#aff50b8f3eefc147b64442bace69720f9">ListIt</a>&gt; <a class="el" href="classInOrderCPU.html#a02a519a963914301386824560dbe3548">InOrderCPU::removeList</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>List of all the instructions that will be removed at the end of this cycle. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00710">710</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01529">addToRemoveList()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01633">cleanUpRemovedInsts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01547">removeInst()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01600">squashInstIt()</a>.</p>

</div>
</div>
<a class="anchor" id="a810facabac6ac9eac6e6344295de4d13"></a><!-- doxytag: member="InOrderCPU::resPool" ref="a810facabac6ac9eac6e6344295de4d13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classResourcePool.html">ResourcePool</a>* <a class="el" href="classInOrderCPU.html#a810facabac6ac9eac6e6344295de4d13">InOrderCPU::resPool</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interface between the CPU and CPU resources. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00301">301</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01014">activateNextReadyThread()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00539">PipelineStage::activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00862">checkForInterrupts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01789">getDecoderPtr()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01783">getDTBPtr()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01775">getITBPtr()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00785">init()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00940">PipelineStage::processInstSchedule()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01795">read()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00967">scheduleCpuEvent()</a>, <a class="el" href="resource_8cc_source.html#l00292">Resource::setupSquash()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01735">syscallContext()</a>, <a class="el" href="cache__unit_8cc_source.html#l00497">CacheUnit::write()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01802">write()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00414">~InOrderCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="a9661471728f9a86d663046d4d0259c73"></a><!-- doxytag: member="InOrderCPU::runCycles" ref="a9661471728f9a86d663046d4d0259c73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#a9661471728f9a86d663046d4d0259c73">InOrderCPU::runCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for total number of cycles the CPU is active. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00890">890</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a03f4fd5e5fa270837168b275bb06348c"></a><!-- doxytag: member="InOrderCPU::skedCache" ref="a03f4fd5e5fa270837168b275bb06348c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">m5::hash_map&lt; <a class="el" href="classInOrderCPU.html#abb35cdb7f8146bc2cfe68ba574c1cae2">InOrderCPU::SkedID</a>, <a class="el" href="classResourceSked.html">ThePipeline::RSkedPtr</a> &gt; <a class="el" href="classInOrderCPU.html#a03f4fd5e5fa270837168b275bb06348c">InOrderCPU::skedCache</a><code> [static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><a class="el" href="classCache.html" title="A template-policy based cache.">Cache</a> of Instruction Schedule using the instruction's name as a key. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00353">353</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00366">addToSkedCache()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00375">lookupSked()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00414">~InOrderCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="af63629582266eb4a815060226c1f1ceb"></a><!-- doxytag: member="InOrderCPU::smtCommittedInsts" ref="af63629582266eb4a815060226c1f1ceb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classInOrderCPU.html#af63629582266eb4a815060226c1f1ceb">InOrderCPU::smtCommittedInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the number of committed instructions per thread. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00911">911</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="abf90bede8ed495aae6f7edd614d54bea"></a><!-- doxytag: member="InOrderCPU::smtCpi" ref="abf90bede8ed495aae6f7edd614d54bea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classInOrderCPU.html#abf90bede8ed495aae6f7edd614d54bea">InOrderCPU::smtCpi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the SMT-CPI per thread. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00920">920</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a9f4ccb48e35b7b91a173e2baabd54c3b"></a><!-- doxytag: member="InOrderCPU::smtCycles" ref="a9f4ccb48e35b7b91a173e2baabd54c3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#a9f4ccb48e35b7b91a173e2baabd54c3b">InOrderCPU::smtCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Tick for SMT. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00879">879</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01153">tickThreadStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a6abb881804b3322e5195b7f59f03236e"></a><!-- doxytag: member="InOrderCPU::smtIpc" ref="a6abb881804b3322e5195b7f59f03236e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classInOrderCPU.html#a6abb881804b3322e5195b7f59f03236e">InOrderCPU::smtIpc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the total IPC. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00929">929</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ad993e75cc7417941d4c06697e4b03903"></a><!-- doxytag: member="InOrderCPU::squashSeqNum" ref="ad993e75cc7417941d4c06697e4b03903" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="el" href="classInOrderCPU.html#ad993e75cc7417941d4c06697e4b03903">InOrderCPU::squashSeqNum</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Instruction Seq. </p>
<p>Num of last instruction squashed in pipeline </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00733">733</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="branch__predictor_8cc_source.html#l00067">BranchPredictor::execute()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l01043">PipelineStage::sendInstToNextStage()</a>, and <a class="el" href="pipeline__stage_8cc_source.html#l00352">PipelineStage::setupSquash()</a>.</p>

</div>
</div>
<a class="anchor" id="a590ac86c992c72ca6f287221c144f895"></a><!-- doxytag: member="InOrderCPU::stageQueue" ref="a590ac86c992c72ca6f287221c144f895" args="[ThePipeline::NumStages&#45;1]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTimeBuffer.html">StageQueue</a>* <a class="el" href="classInOrderCPU.html#a590ac86c992c72ca6f287221c144f895">InOrderCPU::stageQueue</a>[<a class="el" href="namespaceThePipeline.html#ab8c8c960bf74f5d154c9bf6c3e25ff13">ThePipeline::NumStages</a>-1]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Communication structure that sits in between pipeline stages. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00342">342</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a828d787c111f96a771d0b6589acf0bb6"></a><!-- doxytag: member="InOrderCPU::stageTracing" ref="a828d787c111f96a771d0b6589acf0bb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classInOrderCPU.html#a828d787c111f96a771d0b6589acf0bb6">InOrderCPU::stageTracing</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Per-Stage Instruction Tracing. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00862">862</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="first__stage_8cc_source.html#l00148">FirstStage::processInsts()</a>.</p>

</div>
</div>
<a class="anchor" id="a0455a6209bbe736b8a1a081d7c8f55f5"></a><!-- doxytag: member="InOrderCPU::stageWidth" ref="a0455a6209bbe736b8a1a081d7c8f55f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="classInOrderCPU.html#a0455a6209bbe736b8a1a081d7c8f55f5">InOrderCPU::stageWidth</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Width (processing bandwidth) of each stage. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00298">298</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="resource__pool_8cc_source.html#l00054">ResourcePool::ResourcePool()</a>.</p>

</div>
</div>
<a class="anchor" id="a57e535a592aa44dac44247c523016b67"></a><!-- doxytag: member="InOrderCPU::suspendedThreads" ref="a57e535a592aa44dac44247c523016b67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1list.html">std::list</a>&lt;<a class="el" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a>&gt; <a class="el" href="classInOrderCPU.html#a57e535a592aa44dac44247c523016b67">InOrderCPU::suspendedThreads</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Suspended Threads List. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00748">748</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01005">isThreadSuspended()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01230">suspendThread()</a>.</p>

</div>
</div>
<a class="anchor" id="ad7994af60a87b663866f1b48ed8b7744"></a><!-- doxytag: member="InOrderCPU::system" ref="ad7994af60a87b663866f1b48ed8b7744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSystem.html">System</a>* <a class="el" href="classInOrderCPU.html#ad7994af60a87b663866f1b48ed8b7744">InOrderCPU::system</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointer to the system. </p>

<p>Reimplemented from <a class="el" href="classBaseCPU.html#aec7be52311ec347359ea6bffc40db74a">BaseCPU</a>.</p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00837">837</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2thread__context_8hh_source.html#l00104">InOrderThreadContext::getSystemPtr()</a>, <a class="el" href="inorder_2thread__context_8cc_source.html#l00147">InOrderThreadContext::regStats()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00837">simPalCheck()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00813">verifyMemoryMode()</a>.</p>

</div>
</div>
<a class="anchor" id="a6910dc05063cceb62c3d01af025f0496"></a><!-- doxytag: member="InOrderCPU::thread" ref="a6910dc05063cceb62c3d01af025f0496" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="el" href="classInOrderThreadState.html">Thread</a> *&gt; <a class="el" href="classInOrderCPU.html#a6910dc05063cceb62c3d01af025f0496">InOrderCPU::thread</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Pointers to all of the threads in the CPU. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00859">859</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, <a class="el" href="cache__unit_8cc_source.html#l00354">CacheUnit::doTLBAccess()</a>, <a class="el" href="tlb__unit_8cc_source.html#l00104">TLBUnit::execute()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00822">hwrei()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00785">init()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, <a class="el" href="first__stage_8cc_source.html#l00148">FirstStage::processInsts()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00837">simPalCheck()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01230">suspendThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01753">syscall()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00809">tcBase()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00815">totalInsts()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00826">totalOps()</a>, <a class="el" href="fetch__seq__unit_8cc_source.html#l00316">FetchSeqUnit::updateAfterContextSwitch()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01723">wakeup()</a>.</p>

</div>
</div>
<a class="anchor" id="a666c920f85b1e0ea517f4e0f52f18d86"></a><!-- doxytag: member="InOrderCPU::threadCycles" ref="a666c920f85b1e0ea517f4e0f52f18d86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="el" href="classInOrderCPU.html#a666c920f85b1e0ea517f4e0f52f18d86">InOrderCPU::threadCycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Per-Thread Tick. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00876">876</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01153">tickThreadStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ad3dc1ef578d975494a1096f61753c19a"></a><!-- doxytag: member="InOrderCPU::threadModel" ref="ad3dc1ef578d975494a1096f61753c19a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU.html#ab1d289a2e829b22be393397bad515918">ThreadModel</a> <a class="el" href="classInOrderCPU.html#ad3dc1ef578d975494a1096f61753c19a">InOrderCPU::threadModel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00136">136</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="resource__pool_8cc_source.html#l00341">ResourcePool::activateThread()</a>, <a class="el" href="pipeline__stage_8cc_source.html#l00539">PipelineStage::activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01038">activateThread()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l01209">haltThread()</a>, <a class="el" href="fetch__unit_8cc_source.html#l00453">FetchUnit::processCacheCompletion()</a>, <a class="el" href="cache__unit_8cc_source.html#l00979">CacheUnit::processCacheCompletion()</a>, and <a class="el" href="pipeline__stage_8cc_source.html#l00940">PipelineStage::processInstSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="ac65e706c78081100af986b30274f6eb1"></a><!-- doxytag: member="InOrderCPU::tickEvent" ref="ac65e706c78081100af986b30274f6eb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classInOrderCPU_1_1TickEvent.html">TickEvent</a> <a class="el" href="classInOrderCPU.html#ac65e706c78081100af986b30274f6eb1">InOrderCPU::tickEvent</a><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The tick event used for scheduling CPU ticks. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00203">203</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8hh_source.html#l00206">scheduleTickEvent()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>, <a class="el" href="inorder_2cpu_8hh_source.html#l00213">unscheduleTickEvent()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l01698">wakeCPU()</a>.</p>

</div>
</div>
<a class="anchor" id="ae827e7ceb3a768f21e08a34d89b12712"></a><!-- doxytag: member="InOrderCPU::timeBuffer" ref="ae827e7ceb3a768f21e08a34d89b12712" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classTimeBuffer.html">TimeBuffer</a>&lt;<a class="el" href="structTimeStruct.html">TimeStruct</a>&gt; <a class="el" href="classInOrderCPU.html#ae827e7ceb3a768f21e08a34d89b12712">InOrderCPU::timeBuffer</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Global communication structure. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00339">339</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a11888a9f8c1bc8d01480e8a77a7bcab7"></a><!-- doxytag: member="InOrderCPU::timesIdled" ref="a11888a9f8c1bc8d01480e8a77a7bcab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#a11888a9f8c1bc8d01480e8a77a7bcab7">InOrderCPU::timesIdled</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for total number of times the CPU is descheduled. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00882">882</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00729">tick()</a>.</p>

</div>
</div>
<a class="anchor" id="a17b41e39c6eb146b3126911bf78cea5c"></a><!-- doxytag: member="InOrderCPU::totalCommittedInsts" ref="a17b41e39c6eb146b3126911bf78cea5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="el" href="classInOrderCPU.html#a17b41e39c6eb146b3126911bf78cea5c">InOrderCPU::totalCommittedInsts</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the total number of committed instructions. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00914">914</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l01442">instDone()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="a1f99b7f117adbd661fc38d4ef420bb26"></a><!-- doxytag: member="InOrderCPU::totalCpi" ref="a1f99b7f117adbd661fc38d4ef420bb26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classInOrderCPU.html#a1f99b7f117adbd661fc38d4ef420bb26">InOrderCPU::totalCpi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the total CPI. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00923">923</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9d7f57fe0a1468adceea8cd3ab8129e"></a><!-- doxytag: member="InOrderCPU::totalIpc" ref="ac9d7f57fe0a1468adceea8cd3ab8129e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classStats_1_1Formula.html">Stats::Formula</a> <a class="el" href="classInOrderCPU.html#ac9d7f57fe0a1468adceea8cd3ab8129e">InOrderCPU::totalIpc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Stat for the total IPC. </p>

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00932">932</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="inorder_2cpu_8cc_source.html#l00592">regStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aed7228e307be5a47640e6ce25dc2f649"></a><!-- doxytag: member="InOrderCPU::trapPending" ref="aed7228e307be5a47640e6ce25dc2f649" args="[ThePipeline::MaxThreads]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="classInOrderCPU.html#aed7228e307be5a47640e6ce25dc2f649">InOrderCPU::trapPending</a>[<a class="el" href="namespaceThePipeline.html#ac112f78ed37b295b4f2f3d8c9fe9dc64">ThePipeline::MaxThreads</a>]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="inorder_2cpu_8hh_source.html#l00712">712</a> of file <a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a>.</p>

<p>Referenced by <a class="el" href="graduation__unit_8cc_source.html#l00051">GraduationUnit::execute()</a>, <a class="el" href="inorder_2cpu_8cc_source.html#l00150">InOrderCPU::CPUEvent::process()</a>, and <a class="el" href="inorder_2cpu_8cc_source.html#l00925">trapContext()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>cpu/inorder/<a class="el" href="inorder_2cpu_8hh_source.html">cpu.hh</a></li>
<li>cpu/inorder/<a class="el" href="inorder_2cpu_8cc_source.html">cpu.cc</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:18:01 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
