#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 11 00:24:17 2021
# Process ID: 491395
# Current directory: /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1
# Command line: vivado -log rocketchip_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rocketchip_wrapper.tcl
# Log file: /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1/rocketchip_wrapper.vds
# Journal file: /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source rocketchip_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dylan/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top rocketchip_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 491423 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1433.707 ; gain = 105.832 ; free physical = 163 ; free virtual = 17458
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rocketchip_wrapper' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/rocketchip_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:823]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_0_0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:1570]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_Y9JEWS' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:417]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (1#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (2#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_Y9JEWS' (3#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:417]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_0_0' (4#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:1570]
INFO: [Synth 8-6157] synthesizing module 'system_axi_interconnect_1_0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:1985]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_8CNLH6' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b_downsizer' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b_downsizer' (5#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (6#1) [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' (24#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' (25#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' (25#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' (25#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv' (26#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_w_axi3_conv' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_w_axi3_conv' (27#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized1' (27#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized1' (27#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0' (27#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_r_axi3_conv' (28#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi3_conv' (29#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' (29#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (30#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_8CNLH6' (31#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_interconnect_1_0' (32#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:1985]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0_0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (33#1) [/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (34#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (35#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (36#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (37#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (38#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0_0' (39#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'system_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:1455]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (40#1) [/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (41#1) [/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (42#1) [/home/dylan/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (43#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:470]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (44#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 114 connections, but only 104 given [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:1463]
INFO: [Synth 8-6155] done synthesizing module 'system' (45#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/synth/system.v:823]
INFO: [Synth 8-6157] synthesizing module 'Top' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:174098]
INFO: [Synth 8-6157] synthesizing module 'FPGAZynqTop' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:83569]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (46#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5929]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (47#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:7]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3320]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (48#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3320]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3623]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3509]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (49#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3509]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3566]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (50#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3566]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (51#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3623]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3956]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (52#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:3956]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4250]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4052]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (53#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4052]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4151]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (54#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4151]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (55#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4250]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_4' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5224]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5107]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4673]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (56#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4673]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4842]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (57#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:4842]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (58#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5107]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_4' (59#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5224]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_5' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5399]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5333]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (60#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5333]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5366]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (61#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5366]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_5' (62#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5399]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_6' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5662]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5536]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (63#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5536]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5599]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (64#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5599]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_6' (65#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5662]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (66#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:5929]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:15215]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:7381]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (67#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:7381]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_7' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:10934]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:8948]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:8410]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (68#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:8410]
INFO: [Synth 8-6157] synthesizing module 'Queue_3' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:8679]
INFO: [Synth 8-6155] done synthesizing module 'Queue_3' (69#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:8679]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (70#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:8948]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:9113]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (71#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:9113]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_7' (72#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:10934]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:11817]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:11314]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:11189]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (73#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:11189]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (74#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:11314]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_7' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:11769]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_7' (75#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:11769]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (76#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:11817]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12651]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12148]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12023]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (77#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12023]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (78#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12148]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_8' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12603]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_8' (79#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12603]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (80#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12651]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:13485]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12982]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12857]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (81#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12857]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (82#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:12982]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:13437]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (83#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:13437]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (84#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:13485]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14246]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:13804]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:13691]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (85#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:13691]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (86#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:13804]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_11' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14207]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_11' (87#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14207]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (88#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14246]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14989]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14534]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14409]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (89#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14409]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (90#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14534]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (91#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:14989]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (92#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:15215]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcast' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:17727]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:16319]
INFO: [Synth 8-6157] synthesizing module 'Queue_6' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:16175]
INFO: [Synth 8-6155] done synthesizing module 'Queue_6' (93#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:16175]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker' (94#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:16319]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:16671]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_1' (95#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:16671]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_2' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:17023]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_2' (96#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:17023]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_3' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:17375]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_3' (97#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:17375]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcast' (98#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:17727]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19482]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (99#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19482]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:28034]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19533]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (100#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19533]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19743]
INFO: [Synth 8-6157] synthesizing module 'TLFilter' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19692]
INFO: [Synth 8-6155] done synthesizing module 'TLFilter' (101#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19692]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (102#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19743]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:27309]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:20037]
INFO: [Synth 8-6157] synthesizing module 'Queue_10' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19958]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_10' (103#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:19958]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (104#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:20037]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:23165]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (105#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:23165]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:23776]
INFO: [Synth 8-6157] synthesizing module 'Queue_74' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:23291]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_74' (106#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:23291]
INFO: [Synth 8-6157] synthesizing module 'Queue_75' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:23436]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_75' (107#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:23436]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (108#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:23776]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (109#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:27309]
INFO: [Synth 8-6155] done synthesizing module 'MemoryBus' (110#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:28034]
INFO: [Synth 8-6157] synthesizing module 'TLPLIC' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:28661]
INFO: [Synth 8-6157] synthesizing module 'LevelGateway' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:28429]
INFO: [Synth 8-6155] done synthesizing module 'LevelGateway' (111#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:28429]
INFO: [Synth 8-6157] synthesizing module 'Queue_76' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:28482]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_76' (112#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:28482]
INFO: [Synth 8-6155] done synthesizing module 'TLPLIC' (113#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:28661]
INFO: [Synth 8-6157] synthesizing module 'CLINT' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:29748]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'CLINT' (114#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:29748]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:32113]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_4' (115#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:30299]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (116#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w32_i0' (117#1) [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:30508]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:74617]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_2749_reg was removed.  [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:76492]
WARNING: [Synth 8-6014] Unused sequential element _T_2751_reg was removed.  [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:76507]
WARNING: [Synth 8-6014] Unused sequential element _T_2754_reg was removed.  [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:76510]
WARNING: [Synth 8-6014] Unused sequential element _T_2756_reg was removed.  [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:76525]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-689] width (32) of port connection 'io_ps_axi_slave_aw_bits_addr' does not match port width (31) of module 'Top' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/rocketchip_wrapper.v:270]
WARNING: [Synth 8-689] width (32) of port connection 'io_ps_axi_slave_ar_bits_addr' does not match port width (31) of module 'Top' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/rocketchip_wrapper.v:282]
WARNING: [Synth 8-689] width (1) of port connection 'io_ps_axi_slave_r_bits_resp' does not match port width (2) of module 'Top' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/rocketchip_wrapper.v:301]
WARNING: [Synth 8-689] width (1) of port connection 'io_ps_axi_slave_b_bits_resp' does not match port width (2) of module 'Top' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/rocketchip_wrapper.v:308]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[28]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[27]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[26]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[25]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[24]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[23]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[22]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[21]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[20]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[19]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[18]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[17]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[16]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[15]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[14]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[13]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[12]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[2]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[1]
WARNING: [Synth 8-3331] design BlockDeviceFrontend has unconnected port auto_in_a_bits_address[0]
WARNING: [Synth 8-3331] design TLROM has unconnected port auto_in_a_bits_address[16]
WARNING: [Synth 8-3331] design TLROM has unconnected port auto_in_a_bits_address[2]
WARNING: [Synth 8-3331] design TLROM has unconnected port auto_in_a_bits_address[1]
WARNING: [Synth 8-3331] design TLROM has unconnected port auto_in_a_bits_address[0]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port clock
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port reset
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[31]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[30]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[29]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[28]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[27]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[26]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[25]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[24]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[23]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[22]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[21]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[20]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[19]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[18]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[17]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[16]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[15]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[14]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[13]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[12]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[11]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[10]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[9]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[8]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[7]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[6]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[5]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[4]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[3]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[2]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[1]
WARNING: [Synth 8-3331] design PlusArgTimeout has unconnected port io_count[0]
WARNING: [Synth 8-3331] design Rocket has unconnected port io_dmem_resp_bits_tag[6]
WARNING: [Synth 8-3331] design PTW has unconnected port io_mem_resp_bits_data[9]
WARNING: [Synth 8-3331] design PTW has unconnected port io_mem_resp_bits_data[8]
WARNING: [Synth 8-3331] design HellaCacheArbiter has unconnected port io_requestor_1_req_bits_tag[6]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[38]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[37]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[36]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[35]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[34]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[33]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[32]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[31]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[30]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[29]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[28]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[27]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[26]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[25]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[24]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[23]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[22]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[21]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[20]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[19]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[18]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[17]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[16]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[15]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[14]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[13]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[12]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[11]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[10]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[9]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[8]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[7]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[6]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[5]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[4]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[3]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[2]
WARNING: [Synth 8-3331] design TLB_1 has unconnected port io_req_bits_sfence_bits_addr[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:29 ; elapsed = 00:01:45 . Memory (MB): peak = 2253.152 ; gain = 925.277 ; free physical = 389 ; free virtual = 16900
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_rresp[1] to constant 0 [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/rocketchip_wrapper.v:139]
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_rresp[0] to constant 0 [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/rocketchip_wrapper.v:139]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:01:53 . Memory (MB): peak = 2253.152 ; gain = 925.277 ; free physical = 523 ; free virtual = 17042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:53 . Memory (MB): peak = 2253.152 ; gain = 925.277 ; free physical = 523 ; free virtual = 17042
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocketchip_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rocketchip_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.215 ; gain = 0.000 ; free physical = 180 ; free virtual = 16521
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/constrs/base.xdc]
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/constrs/base.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/constrs/base.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocketchip_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rocketchip_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocketchip_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rocketchip_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.215 ; gain = 0.000 ; free physical = 176 ; free virtual = 16518
Sourcing Tcl File [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dylan/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rocketchip_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rocketchip_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.215 ; gain = 0.000 ; free physical = 175 ; free virtual = 16517
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.215 ; gain = 0.000 ; free physical = 175 ; free virtual = 16517
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  FDR => FDRE: 12 instances
  IBUFG => IBUF: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2537.215 ; gain = 0.000 ; free physical = 175 ; free virtual = 16517
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2537.215 ; gain = 0.000 ; free physical = 175 ; free virtual = 16517
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:07 ; elapsed = 00:02:22 . Memory (MB): peak = 2537.215 ; gain = 1209.340 ; free physical = 551 ; free virtual = 16899
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:07 ; elapsed = 00:02:22 . Memory (MB): peak = 2537.215 ; gain = 1209.340 ; free physical = 550 ; free virtual = 16899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_0/U0. (constraint file  /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0/inst. (constraint file  /home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1/dont_touch.xdc, line 36).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:22 . Memory (MB): peak = 2537.215 ; gain = 1209.340 ; free physical = 544 ; free virtual = 16898
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-3936] Found unconnected internal register '_T_250_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:10456]
INFO: [Synth 8-5544] ROM "_T_358" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_239_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_250_0_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_291" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_295" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_441" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1057" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1057" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ram_qos_reg[3:0]' into 'ram_cache_reg[3:0]'
INFO: [Synth 8-5546] ROM "_GEN_3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_GEN_3797" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_GEN_3797" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "abstractGeneratedMem_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "abstractGeneratedMem_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrlStateReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctrlStateReg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'data_arrays_0_1__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:52153]
INFO: [Synth 8-4471] merging register 'data_arrays_0_2__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:52159]
INFO: [Synth 8-4471] merging register 'data_arrays_0_3__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:52165]
INFO: [Synth 8-4471] merging register 'data_arrays_0_4__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:52171]
INFO: [Synth 8-4471] merging register 'data_arrays_0_5__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:52177]
INFO: [Synth 8-4471] merging register 'data_arrays_0_6__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:52183]
INFO: [Synth 8-4471] merging register 'data_arrays_0_7__T_82_addr_pipe_0_reg[8:0]' into 'data_arrays_0_0__T_82_addr_pipe_0_reg[8:0]' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:52189]
INFO: [Synth 8-5544] ROM "reg_entries_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1616" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'uncachedReqs_0_addr_reg' and it is trimmed from '40' to '3' bits. [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:57486]
INFO: [Synth 8-5544] ROM "release_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_944" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_224" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_3957" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_3961" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "release_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "release_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pstore2_addr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_entries_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1616" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_393_7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_373" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_533" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_537" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_413" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_14" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_316" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_703" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_mstatus_prv0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1835" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_mstatus_prv" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1950" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_dcsr_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_mepc4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_4906" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_sptbr_mode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_sptbr_mode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_sptbr_ppn" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_211" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'mem_ctrl_rocc_reg' into 'mem_ctrl_fp_reg' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:75162]
INFO: [Synth 8-4471] merging register 'mem_ctrl_mul_reg' into 'mem_ctrl_fp_reg' [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:75159]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:75467]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_ctrl_mem_type_reg' and it is trimmed from '3' to '2' bits. [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:75536]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_ctrl_mem_type_reg' and it is trimmed from '3' to '2' bits. [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:76166]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:76313]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:76254]
INFO: [Synth 8-5544] ROM "ex_reg_rs_msb_0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_reg_rs_msb_0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_2098" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_1780" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_ctrl_mem_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_ldst_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "auto_out_a_bits_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_T_160" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_GEN_8" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_4_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_5_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_6_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_7_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM tag_array_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM tag_array_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM data_arrays_1_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:35 ; elapsed = 00:05:04 . Memory (MB): peak = 4941.926 ; gain = 3614.051 ; free physical = 1439 ; free virtual = 14743
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'top/target/debug_1/dmOuter/asource/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'top/target/debug_1/dmOuter/asource/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'top/target/debug_1/dmOuter/asource/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'top/target/debug_1/dmOuter/asource/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'top/target/debug_1/dmOuter/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'top/target/debug_1/dmOuter/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'top/target/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'top/target/debug_1/dmInner/dmiXing/AsyncQueueSink/ridx_gray'
INFO: [Synth 8-223] decloning instance 'top/target/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_bin' (AsyncResetRegVec_w1_i0) to 'top/target/debug_1/dmInner/dmiXing/AsyncQueueSource/widx_gray'
INFO: [Synth 8-223] decloning instance 'top/target/debug_1/dmInner/AsyncQueueSink/ridx_bin' (AsyncResetRegVec_w1_i0) to 'top/target/debug_1/dmInner/AsyncQueueSink/ridx_gray'
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1_0_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |Rocket                  |           1|     25347|
|2     |RocketTile__GB1         |           1|     19197|
|3     |RocketTile__GB2         |           1|     13849|
|4     |FPGAZynqTop__GCB0       |           1|     33278|
|5     |FPGAZynqTop__GCB1       |           1|     29213|
|6     |ZynqAdapter             |           1|     36199|
|7     |rocketchip_wrapper__GC0 |           1|      2279|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 7     
	   2 Input     58 Bit       Adders := 2     
	   2 Input     40 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 6     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 8     
	  14 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 11    
	  16 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 19    
	   8 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 27    
	   3 Input      3 Bit       Adders := 8     
	   4 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 13    
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 36    
	   4 Input      1 Bit       Adders := 32    
+---XORs : 
	   2 Input     66 Bit         XORs := 14    
	   2 Input     64 Bit         XORs := 3     
	   2 Input     40 Bit         XORs := 16    
	   2 Input     32 Bit         XORs := 29    
	   2 Input     29 Bit         XORs := 14    
	   2 Input     23 Bit         XORs := 6     
	   2 Input     13 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 12    
	   2 Input      9 Bit         XORs := 157   
	   2 Input      7 Bit         XORs := 25    
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 67    
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 30    
	               62 Bit    Registers := 12    
	               58 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               42 Bit    Registers := 1     
	               40 Bit    Registers := 18    
	               39 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 55    
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 8     
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 9     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 92    
	                8 Bit    Registers := 101   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 102   
	                2 Bit    Registers := 4158  
	                1 Bit    Registers := 645   
+---Multipliers : 
	                 2x65  Multipliers := 1     
+---RAMs : 
	              16K Bit         RAMs := 2     
	               4K Bit         RAMs := 8     
	               1K Bit         RAMs := 3     
	              512 Bit         RAMs := 9     
	              128 Bit         RAMs := 8     
	               64 Bit         RAMs := 10    
	               58 Bit         RAMs := 2     
	               26 Bit         RAMs := 1     
	               16 Bit         RAMs := 3     
	                8 Bit         RAMs := 6     
	                6 Bit         RAMs := 24    
	                4 Bit         RAMs := 9     
	                2 Bit         RAMs := 10    
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    118 Bit        Muxes := 5     
	   2 Input    117 Bit        Muxes := 12    
	   2 Input    116 Bit        Muxes := 2     
	   2 Input    113 Bit        Muxes := 2     
	   2 Input     95 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     77 Bit        Muxes := 5     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 9     
	   2 Input     64 Bit        Muxes := 113   
	   4 Input     64 Bit        Muxes := 5     
	  13 Input     64 Bit        Muxes := 1     
	  32 Input     64 Bit        Muxes := 1     
	 513 Input     64 Bit        Muxes := 1     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   4 Input     44 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 41    
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 63    
	   3 Input     32 Bit        Muxes := 3     
	  13 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 9     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 5     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 18    
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 7     
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 35    
	   2 Input      8 Bit        Muxes := 97    
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 19    
	   2 Input      5 Bit        Muxes := 32    
	   5 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 52    
	  38 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 172   
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 3     
	  13 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 137   
	   4 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 13    
	   5 Input      2 Bit        Muxes := 8     
	  16 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5768  
	   4 Input      1 Bit        Muxes := 31    
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
	 256 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  25 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	               58 Bit    Registers := 1     
	               44 Bit    Registers := 1     
	               40 Bit    Registers := 5     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 37    
	   2 Input     58 Bit        Muxes := 3     
	   4 Input     44 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 26    
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  38 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 2x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 50    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   4 Input     64 Bit        Muxes := 3     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
Module RRArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PTW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     66 Bit         XORs := 14    
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     44 Bit        Muxes := 3     
	   4 Input     44 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 18    
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              16K Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
+---Registers : 
	               62 Bit    Registers := 5     
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 26    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module SynchronizerShiftReg_w1_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Queue_77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
Module Queue_78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
Module Queue_80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue_81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                6 Bit         RAMs := 1     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DCacheDataArray 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 8     
+---RAMs : 
	               4K Bit         RAMs := 8     
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     29 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
+---Registers : 
	               62 Bit    Registers := 5     
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	  13 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  13 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 21    
	   6 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
	   7 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
Module TLXbar_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 21    
+---Registers : 
	                9 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    117 Bit        Muxes := 12    
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 55    
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module TLXbar_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 11    
Module Queue_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               58 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 4     
Module Queue_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module TLAtomicAutomata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    113 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               58 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 4     
Module Queue_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_4 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module TLBroadcast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    118 Bit        Muxes := 5     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Queue_10__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__13 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__15 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__16 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__17 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__18 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__19 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__20 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__21 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__22 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__23 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__24 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__25 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__26 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__27 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__28 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__29 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__30 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__31 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__32 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__33 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__34 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__35 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__36 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__38 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__39 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__40 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__41 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__42 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__43 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__44 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__45 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__46 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__47 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__48 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__49 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__50 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__51 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__52 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__53 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__54 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__55 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__56 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__57 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__58 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__59 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__60 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__61 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__62 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__63 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_74 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 32    
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Queue_76 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     23 Bit         XORs := 6     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 9     
+---Muxes : 
	  32 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module BlockDeviceTracker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 1     
Module BlockDeviceTracker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 1     
Module Queue_83 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module BlockDeviceFrontend 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module Queue_84__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module Queue_84 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module RRArbiter_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BlockDeviceRouter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module RRArbiter_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module RRArbiter_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BlockDeviceArbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SerialAdapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	  14 Input      8 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     95 Bit        Muxes := 3     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 18    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 26    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 14    
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module TLROM 
Detailed RTL Component Info : 
+---Muxes : 
	 513 Input     64 Bit        Muxes := 1     
Module Queue_82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w42_d1 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
Module AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 153   
	   2 Input      7 Bit         XORs := 25    
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 73    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 72    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	 256 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1104  
	   6 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w54_d1 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
Module AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w12_d1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Queue_86__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module FPGAZynqTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Queue_88__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_88__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_88__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_88__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module BlockDeviceSerdes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Queue_93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Queue_94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               26 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module ZynqAdapterCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     10 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module Queue_95__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_95 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI4Fragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 4096  
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4097  
Module axi_protocol_converter_v2_1_18_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_18_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module xpm_cdc_async_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[0]' (FD) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]' (FD) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[7]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[18]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[19]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[20]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[21]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[22]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[23]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[24]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[25]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[26]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[27]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[28]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[29]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[30]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[7]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[8]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[9]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[10]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[11]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[12]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[13]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[14]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[15]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[16]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[17]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[18]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[19]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[20]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[21]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[22]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[23]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[24]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[25]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[26]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[27]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[28]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[29]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[30]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'i_0/system_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'i_0/system_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[4]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[4]' (FDRE) to 'i_0/system_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[0]'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/src/verilog/Top.ZynqMediumFPGAConfig.v:72695]
WARNING: [Synth 8-3917] design Rocket has port io_dmem_req_bits_tag[6] driven by constant 0
WARNING: [Synth 8-3917] design Rocket has port io_dmem_req_bits_tag[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[8]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[9]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[10]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[11]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[12]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[13]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[14]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[15]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[16]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[17]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[18]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[19]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[20]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[21]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[22]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[23]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[24]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[25]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[26]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[27]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[28]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[29]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[30]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[31]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[32]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[33]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[34]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[35]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[36]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[37]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[38]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[39]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[40]' (FDE) to 'ex_cause_reg[4]'
INFO: [Synth 8-3886] merging instance 'ex_cause_reg[41]' (FDE) to 'ex_cause_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_scounteren_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcounteren_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_sptbr_ppn_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_sptbr_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mem_ctrl_fp_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_stvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mtvec_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mideleg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_medeleg_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wb_ctrl_rocc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_reg_cause_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_scause_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcause_reg[12] )
WARNING: [Synth 8-3917] design RocketTile__GB1 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM tag_array_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_1_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_393_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_393_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_393_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_393_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_393_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_393_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_393_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ptw/\_T_393_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/\s1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\elts_4_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\elts_3_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\elts_2_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\elts_1_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (frontend/fq/\elts_0_pc_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_1_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_2_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_3_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_4_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_4_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_5_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_5_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_6_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_6_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_7_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM data_arrays_0_7_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM tag_array_0_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_0_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_3_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_4_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_5_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_6_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0_7_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_0_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3936] Found unconnected internal register 'Queue/ram_data_reg' and it is trimmed from '64' to '34' bits.
WARNING: [Synth 8-6014] Unused sequential element coupler_from_sbus/buffer/Queue/ram_param_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (plic/\LevelGateway_1/inFlight_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (plic/\LevelGateway_2/inFlight_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (plic/pending_1_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "_GEN_3797" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:09 ; elapsed = 00:06:55 . Memory (MB): peak = 4945.848 ; gain = 3617.973 ; free physical = 414 ; free virtual = 14436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ICache:          | tag_array_0_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:          | data_arrays_0_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache:          | data_arrays_1_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_0_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_1_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_2_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_3_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_4_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_5_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_6_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_7_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCache:          | tag_array_0_reg     | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                               | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Rocket                                                                                                                                                                    | _T_1396_reg                                                                   | Implied        | 32 x 64              | RAM32M x 22    | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_opcode_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_param_reg                                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_size_reg                                                  | Implied        | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_source_reg                                                | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_address_reg                                               | Implied        | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_mask_reg                                                  | Implied        | 2 x 8                | RAM32M x 2     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_data_reg                                                  | Implied        | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_opcode_reg                                              | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_param_reg                                               | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_size_reg                                                | Implied        | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_source_reg                                              | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_sink_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_data_reg                                                | Implied        | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_error_reg                                               | Implied        | 2 x 1                | RAM16X1D x 1   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_2/ram_param_reg                                               | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_2/ram_size_reg                                                | Implied        | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_2/ram_source_reg                                              | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_2/ram_address_reg                                             | Implied        | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_opcode_reg                                              | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_size_reg                                                | Implied        | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_source_reg                                              | Implied        | 2 x 1                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_address_reg                                             | Implied        | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_data_reg                                                | Implied        | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_4/ram_sink_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue/ram_opcode_reg                      | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue/ram_size_reg                        | Implied        | 2 x 4                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue/ram_source_reg                      | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_opcode_reg                    | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_param_reg                     | Implied        | 2 x 2                | RAM16X1D x 2   | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_size_reg                      | Implied        | 2 x 4                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_source_reg                    | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_sink_reg                      | Implied        | 2 x 1                | RAM16X1D x 1   | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_data_reg                      | Implied        | 2 x 64               | RAM32M x 11    | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_error_reg                     | Implied        | 2 x 1                | RAM16X1D x 1   | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_opcode_reg                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_size_reg                                   | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_source_reg                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_address_reg                                | Implied        | 2 x 29               | RAM32M x 5     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_mask_reg                                   | Implied        | 2 x 8                | RAM32M x 2     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_data_reg                                   | Implied        | 2 x 64               | RAM32M x 11    | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_opcode_reg                               | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_param_reg                                | Implied        | 2 x 2                | RAM16X1D x 2   | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_size_reg                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_source_reg                               | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_sink_reg                                 | Implied        | 2 x 1                | RAM16X1D x 1   | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_error_reg                                | Implied        | 2 x 1                | RAM16X1D x 1   | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_data_reg                                 | Implied        | 2 x 64               | RAM32M x 11    | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_opcode_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_param_reg                                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_size_reg                                                  | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_source_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_address_reg                                               | Implied        | 2 x 29               | RAM32M x 5     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_mask_reg                                                  | Implied        | 2 x 8                | RAM32M x 2     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_data_reg                                                  | Implied        | 2 x 64               | RAM32M x 11    | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_opcode_reg                                              | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_param_reg                                               | Implied        | 2 x 2                | RAM16X1D x 2   | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_size_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_source_reg                                              | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_sink_reg                                                | Implied        | 2 x 1                | RAM16X1D x 1   | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_data_reg                                                | Implied        | 2 x 64               | RAM32M x 11    | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_error_reg                                               | Implied        | 2 x 1                | RAM16X1D x 1   | 
|bh                                                                                                                                                                        | TLBroadcastTracker/o_data/ram_mask_reg                                        | Implied        | 8 x 8                | RAM32M x 2     | 
|bh                                                                                                                                                                        | TLBroadcastTracker/o_data/ram_data_reg                                        | Implied        | 8 x 64               | RAM32M x 11    | 
|bh                                                                                                                                                                        | TLBroadcastTracker_1/o_data/ram_mask_reg                                      | Implied        | 8 x 8                | RAM32M x 2     | 
|bh                                                                                                                                                                        | TLBroadcastTracker_1/o_data/ram_data_reg                                      | Implied        | 8 x 64               | RAM32M x 11    | 
|bh                                                                                                                                                                        | TLBroadcastTracker_2/o_data/ram_mask_reg                                      | Implied        | 8 x 8                | RAM32M x 2     | 
|bh                                                                                                                                                                        | TLBroadcastTracker_2/o_data/ram_data_reg                                      | Implied        | 8 x 64               | RAM32M x 11    | 
|bh                                                                                                                                                                        | TLBroadcastTracker_3/o_data/ram_mask_reg                                      | Implied        | 8 x 8                | RAM32M x 2     | 
|bh                                                                                                                                                                        | TLBroadcastTracker_3/o_data/ram_data_reg                                      | Implied        | 8 x 64               | RAM32M x 11    | 
|controller                                                                                                                                                                | router/allocQueue/ram_reg                                                     | Implied        | 2 x 1                | RAM16X1D x 1   | 
|controller                                                                                                                                                                | router/completeQueue/ram_reg                                                  | Implied        | 2 x 1                | RAM16X1D x 1   | 
|FPGAZynqTop__GCB1                                                                                                                                                         | Queue/ram_reg                                                                 | Implied        | 2 x 32               | RAM32M x 6     | 
|FPGAZynqTop__GCB1                                                                                                                                                         | Queue_1/ram_reg                                                               | Implied        | 2 x 32               | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/ser_in_fifo/ram_reg                                                      | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/bdev_resp_fifo/ram_reg                                                   | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/Queue_1/ram_read_reg                                                     | Implied        | 2 x 1                | RAM16X1D x 1   | 
|ZynqAdapter                                                                                                                                                               | core/bdev_data_fifo/ram_reg                                                   | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/bdev_req_fifo/ram_reg                                                    | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/ser_out_fifo/ram_reg                                                     | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/Queue_1/ram_data_reg                                                     | Implied        | 2 x 32               | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/Queue_1/ram_extra_reg                                                    | Implied        | 2 x 13               | RAM32M x 3     | 
|i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance tilei_1/frontend/icache/i_5/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_1/frontend/icache/i_11/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_1/frontend/icache/i_12/data_arrays_1_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/i_1/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/i_3/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/i_5/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/i_7/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/i_9/data_arrays_0_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/i_11/data_arrays_0_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/i_13/data_arrays_0_6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/i_15/data_arrays_0_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/i_21/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |Rocket                  |           1|     16506|
|2     |RocketTile__GB1         |           1|      8776|
|3     |RocketTile__GB2         |           1|      7886|
|4     |FPGAZynqTop__GCB0       |           1|     20781|
|5     |FPGAZynqTop__GCB1       |           1|       356|
|6     |ZynqAdapter             |           1|      2529|
|7     |rocketchip_wrapper__GC0 |           1|      1783|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:17 ; elapsed = 00:07:07 . Memory (MB): peak = 4945.848 ; gain = 3617.973 ; free physical = 175 ; free virtual = 14202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:42 ; elapsed = 00:07:33 . Memory (MB): peak = 4945.848 ; gain = 3617.973 ; free physical = 166 ; free virtual = 14033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ICache:          | tag_array_0_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache:          | data_arrays_0_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache:          | data_arrays_1_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_0_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_1_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_2_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_3_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_4_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_5_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_6_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCacheDataArray: | data_arrays_0_7_reg | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DCache:          | tag_array_0_reg     | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                               | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Rocket                                                                                                                                                                    | _T_1396_reg                                                                   | Implied        | 32 x 64              | RAM32M x 22    | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_opcode_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_param_reg                                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_size_reg                                                  | Implied        | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_source_reg                                                | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_address_reg                                               | Implied        | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_mask_reg                                                  | Implied        | 2 x 8                | RAM32M x 2     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue/ram_data_reg                                                  | Implied        | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_opcode_reg                                              | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_param_reg                                               | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_size_reg                                                | Implied        | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_source_reg                                              | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_sink_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_data_reg                                                | Implied        | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_1/ram_error_reg                                               | Implied        | 2 x 1                | RAM16X1D x 1   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_2/ram_param_reg                                               | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_2/ram_size_reg                                                | Implied        | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_2/ram_source_reg                                              | Implied        | 2 x 2                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_2/ram_address_reg                                             | Implied        | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_opcode_reg                                              | Implied        | 2 x 3                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_size_reg                                                | Implied        | 2 x 4                | RAM32M x 1     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_source_reg                                              | Implied        | 2 x 1                | RAM16X1D x 2   | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_address_reg                                             | Implied        | 2 x 32               | RAM32M x 6     | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_3/ram_data_reg                                                | Implied        | 2 x 64               | RAM32M x 11    | 
|RocketTile__GB2                                                                                                                                                           | sync_xing/Queue_4/ram_sink_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue/ram_opcode_reg                      | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue/ram_size_reg                        | Implied        | 2 x 4                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue/ram_source_reg                      | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_opcode_reg                    | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_param_reg                     | Implied        | 2 x 2                | RAM16X1D x 2   | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_size_reg                      | Implied        | 2 x 4                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_source_reg                    | Implied        | 2 x 3                | RAM32M x 1     | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_sink_reg                      | Implied        | 2 x 1                | RAM16X1D x 1   | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_data_reg                      | Implied        | 2 x 64               | RAM32M x 11    | 
|sbus                                                                                                                                                                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_error_reg                     | Implied        | 2 x 1                | RAM16X1D x 1   | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_opcode_reg                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_size_reg                                   | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_source_reg                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_address_reg                                | Implied        | 2 x 29               | RAM32M x 5     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_mask_reg                                   | Implied        | 2 x 8                | RAM32M x 2     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue/ram_data_reg                                   | Implied        | 2 x 64               | RAM32M x 11    | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_opcode_reg                               | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_param_reg                                | Implied        | 2 x 2                | RAM16X1D x 2   | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_size_reg                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_source_reg                               | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_sink_reg                                 | Implied        | 2 x 1                | RAM16X1D x 1   | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_error_reg                                | Implied        | 2 x 1                | RAM16X1D x 1   | 
|pbus                                                                                                                                                                      | coupler_from_sbus/buffer/Queue_1/ram_data_reg                                 | Implied        | 2 x 64               | RAM32M x 11    | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_opcode_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_param_reg                                                 | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_size_reg                                                  | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_source_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_address_reg                                               | Implied        | 2 x 29               | RAM32M x 5     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_mask_reg                                                  | Implied        | 2 x 8                | RAM32M x 2     | 
|pbus                                                                                                                                                                      | sync_xing/Queue/ram_data_reg                                                  | Implied        | 2 x 64               | RAM32M x 11    | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_opcode_reg                                              | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_param_reg                                               | Implied        | 2 x 2                | RAM16X1D x 2   | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_size_reg                                                | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_source_reg                                              | Implied        | 2 x 3                | RAM32M x 1     | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_sink_reg                                                | Implied        | 2 x 1                | RAM16X1D x 1   | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_data_reg                                                | Implied        | 2 x 64               | RAM32M x 11    | 
|pbus                                                                                                                                                                      | sync_xing/Queue_1/ram_error_reg                                               | Implied        | 2 x 1                | RAM16X1D x 1   | 
|bh                                                                                                                                                                        | TLBroadcastTracker/o_data/ram_mask_reg                                        | Implied        | 8 x 8                | RAM32M x 2     | 
|bh                                                                                                                                                                        | TLBroadcastTracker/o_data/ram_data_reg                                        | Implied        | 8 x 64               | RAM32M x 11    | 
|bh                                                                                                                                                                        | TLBroadcastTracker_1/o_data/ram_mask_reg                                      | Implied        | 8 x 8                | RAM32M x 2     | 
|bh                                                                                                                                                                        | TLBroadcastTracker_1/o_data/ram_data_reg                                      | Implied        | 8 x 64               | RAM32M x 11    | 
|bh                                                                                                                                                                        | TLBroadcastTracker_2/o_data/ram_mask_reg                                      | Implied        | 8 x 8                | RAM32M x 2     | 
|bh                                                                                                                                                                        | TLBroadcastTracker_2/o_data/ram_data_reg                                      | Implied        | 8 x 64               | RAM32M x 11    | 
|bh                                                                                                                                                                        | TLBroadcastTracker_3/o_data/ram_mask_reg                                      | Implied        | 8 x 8                | RAM32M x 2     | 
|bh                                                                                                                                                                        | TLBroadcastTracker_3/o_data/ram_data_reg                                      | Implied        | 8 x 64               | RAM32M x 11    | 
|controller                                                                                                                                                                | router/allocQueue/ram_reg                                                     | Implied        | 2 x 1                | RAM16X1D x 1   | 
|controller                                                                                                                                                                | router/completeQueue/ram_reg                                                  | Implied        | 2 x 1                | RAM16X1D x 1   | 
|FPGAZynqTop__GCB1                                                                                                                                                         | Queue/ram_reg                                                                 | Implied        | 2 x 32               | RAM32M x 6     | 
|FPGAZynqTop__GCB1                                                                                                                                                         | Queue_1/ram_reg                                                               | Implied        | 2 x 32               | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/ser_in_fifo/ram_reg                                                      | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/bdev_resp_fifo/ram_reg                                                   | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/Queue_1/ram_read_reg                                                     | Implied        | 2 x 1                | RAM16X1D x 1   | 
|ZynqAdapter                                                                                                                                                               | core/bdev_data_fifo/ram_reg                                                   | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/bdev_req_fifo/ram_reg                                                    | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/ser_out_fifo/ram_reg                                                     | Implied        | 16 x 32              | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/Queue_1/ram_data_reg                                                     | Implied        | 2 x 32               | RAM32M x 6     | 
|ZynqAdapter                                                                                                                                                               | core/Queue_1/ram_extra_reg                                                    | Implied        | 2 x 13               | RAM32M x 3     | 
|i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 10              | RAM32M x 2     | 
|i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1     | 
|i_0/system_i/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |Rocket                  |           1|     16486|
|2     |RocketTile__GB1         |           1|      8609|
|3     |RocketTile__GB2         |           1|      7803|
|4     |FPGAZynqTop__GCB0       |           1|     20803|
|5     |FPGAZynqTop__GCB1       |           1|       356|
|6     |ZynqAdapter             |           1|      2529|
|7     |rocketchip_wrapper__GC0 |           1|      1783|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance tilei_1/frontend/icache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_1/frontend/icache/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_1/frontend/icache/data_arrays_1_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/data_arrays_0_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/data_arrays_0_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/data_arrays_0_6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/data/data_arrays_0_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance tilei_2/dcache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:52 ; elapsed = 00:07:51 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 223 ; free virtual = 13786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |Rocket                  |           1|      7095|
|2     |RocketTile__GB1         |           1|      3936|
|3     |RocketTile__GB2         |           1|      3127|
|4     |FPGAZynqTop__GCB0       |           1|      8349|
|5     |FPGAZynqTop__GCB1       |           1|       184|
|6     |ZynqAdapter             |           1|      1280|
|7     |rocketchip_wrapper__GC0 |           1|      1197|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance top/target/tile/frontend/icache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/frontend/icache/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/frontend/icache/data_arrays_1_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/data/data_arrays_0_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/data/data_arrays_0_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/data/data_arrays_0_2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/data/data_arrays_0_3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/data/data_arrays_0_4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/data/data_arrays_0_5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/data/data_arrays_0_6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/data/data_arrays_0_7_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance top/target/tile/dcache/tag_array_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_rresp[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin system_i:M_AXI_rresp[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:58 ; elapsed = 00:07:58 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 176 ; free virtual = 13862
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:59 ; elapsed = 00:07:58 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 175 ; free virtual = 13863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:03 ; elapsed = 00:08:02 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 161 ; free virtual = 13849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:03 ; elapsed = 00:08:03 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 160 ; free virtual = 13849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:04 ; elapsed = 00:08:04 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 154 ; free virtual = 13851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:04 ; elapsed = 00:08:04 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 152 ; free virtual = 13850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     2|
|3     |CARRY4      |   808|
|4     |LUT1        |   367|
|5     |LUT2        |  1326|
|6     |LUT3        |  2511|
|7     |LUT4        |  2710|
|8     |LUT5        |  2765|
|9     |LUT6        |  6442|
|10    |MMCME2_BASE |     1|
|11    |MUXF7       |   159|
|12    |MUXF8       |    16|
|13    |PS7         |     1|
|14    |RAM16X1D    |    20|
|15    |RAM32M      |   269|
|16    |RAM32X1D    |     1|
|17    |RAMB18E1    |     4|
|18    |RAMB18E1_1  |     8|
|19    |SRL16       |     1|
|20    |FDCE        |    73|
|21    |FDPE        |    33|
|22    |FDR         |     8|
|23    |FDRE        |  7465|
|24    |FDSE        |    72|
|25    |IBUFG       |     1|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                            |Module                                                                |Cells |
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                                 |                                                                      | 25193|
|2     |  system_i                                                                          |system                                                                |  1224|
|3     |    axi_interconnect_0                                                              |system_axi_interconnect_0_0                                           |     0|
|4     |      s00_couplers                                                                  |s00_couplers_imp_Y9JEWS                                               |     0|
|5     |        auto_pc                                                                     |system_auto_pc_0                                                      |     0|
|6     |    axi_interconnect_1                                                              |system_axi_interconnect_1_0                                           |   914|
|7     |      s00_couplers                                                                  |s00_couplers_imp_8CNLH6                                               |   914|
|8     |        auto_pc                                                                     |system_auto_pc_1                                                      |   914|
|9     |          inst                                                                      |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 |   914|
|10    |            \gen_axi4_axi3.axi3_conv_inst                                           |axi_protocol_converter_v2_1_18_axi3_conv                              |   914|
|11    |              \USE_READ.USE_SPLIT_R.read_addr_inst                                  |axi_protocol_converter_v2_1_18_a_axi3_conv__parameterized0            |   372|
|12    |                \USE_R_CHANNEL.cmd_queue                                            |axi_data_fifo_v2_1_17_axic_fifo__parameterized1                       |    98|
|13    |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized1                        |    98|
|14    |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__parameterized1                                |    69|
|15    |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__parameterized1                          |    69|
|16    |                        \gconvfifo.rf                                               |fifo_generator_top__parameterized1                                    |    69|
|17    |                          \grf.rf                                                   |fifo_generator_ramfifo__parameterized1                                |    69|
|18    |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_89                                                           |    32|
|19    |                              \gr1.gr1_int.rfwft                                    |rd_fwft_93                                                            |    15|
|20    |                              \grss.rsts                                            |rd_status_flags_ss_94                                                 |     2|
|21    |                              rpntr                                                 |rd_bin_cntr_95                                                        |    15|
|22    |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_90                                                           |    28|
|23    |                              \gwss.wsts                                            |wr_status_flags_ss_91                                                 |     5|
|24    |                              wpntr                                                 |wr_bin_cntr_92                                                        |    23|
|25    |                            \gntv_or_sync_fifo.mem                                  |memory__parameterized1                                                |     4|
|26    |                              \gdm.dm_gen.dm                                        |dmem__parameterized1                                                  |     3|
|27    |                            rstblk                                                  |reset_blk_ramfifo                                                     |     5|
|28    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__3                                                  |     2|
|29    |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                                |axi_protocol_converter_v2_1_18_b_downsizer                            |    20|
|30    |              \USE_WRITE.write_addr_inst                                            |axi_protocol_converter_v2_1_18_a_axi3_conv                            |   496|
|31    |                \USE_BURSTS.cmd_queue                                               |axi_data_fifo_v2_1_17_axic_fifo                                       |   122|
|32    |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen                                        |   122|
|33    |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3                                                |    88|
|34    |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth                                          |    88|
|35    |                        \gconvfifo.rf                                               |fifo_generator_top                                                    |    88|
|36    |                          \grf.rf                                                   |fifo_generator_ramfifo                                                |    88|
|37    |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic_82                                                           |    32|
|38    |                              \gr1.gr1_int.rfwft                                    |rd_fwft_86                                                            |    15|
|39    |                              \grss.rsts                                            |rd_status_flags_ss_87                                                 |     2|
|40    |                              rpntr                                                 |rd_bin_cntr_88                                                        |    15|
|41    |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic_83                                                           |    28|
|42    |                              \gwss.wsts                                            |wr_status_flags_ss_84                                                 |     5|
|43    |                              wpntr                                                 |wr_bin_cntr_85                                                        |    23|
|44    |                            \gntv_or_sync_fifo.mem                                  |memory                                                                |    22|
|45    |                              \gdm.dm_gen.dm                                        |dmem                                                                  |    12|
|46    |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__1                                          |     6|
|47    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst                                                     |     2|
|48    |                \USE_B_CHANNEL.cmd_b_queue                                          |axi_data_fifo_v2_1_17_axic_fifo__parameterized0                       |    88|
|49    |                  inst                                                              |axi_data_fifo_v2_1_17_fifo_gen__parameterized0                        |    88|
|50    |                    fifo_gen_inst                                                   |fifo_generator_v13_2_3__parameterized0                                |    77|
|51    |                      inst_fifo_gen                                                 |fifo_generator_v13_2_3_synth__parameterized0                          |    77|
|52    |                        \gconvfifo.rf                                               |fifo_generator_top__parameterized0                                    |    77|
|53    |                          \grf.rf                                                   |fifo_generator_ramfifo__parameterized0                                |    77|
|54    |                            \gntv_or_sync_fifo.gl0.rd                               |rd_logic                                                              |    32|
|55    |                              \gr1.gr1_int.rfwft                                    |rd_fwft                                                               |    15|
|56    |                              \grss.rsts                                            |rd_status_flags_ss                                                    |     2|
|57    |                              rpntr                                                 |rd_bin_cntr                                                           |    15|
|58    |                            \gntv_or_sync_fifo.gl0.wr                               |wr_logic                                                              |    28|
|59    |                              \gwss.wsts                                            |wr_status_flags_ss                                                    |     5|
|60    |                              wpntr                                                 |wr_bin_cntr                                                           |    23|
|61    |                            \gntv_or_sync_fifo.mem                                  |memory__parameterized0                                                |    11|
|62    |                              \gdm.dm_gen.dm                                        |dmem__parameterized0                                                  |     6|
|63    |                            rstblk                                                  |reset_blk_ramfifo__xdcDup__2                                          |     6|
|64    |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst  |xpm_cdc_async_rst__4                                                  |     2|
|65    |              \USE_WRITE.write_data_inst                                            |axi_protocol_converter_v2_1_18_w_axi3_conv                            |    26|
|66    |    proc_sys_reset_0                                                                |system_proc_sys_reset_0_0                                             |    66|
|67    |      U0                                                                            |proc_sys_reset                                                        |    66|
|68    |        EXT_LPF                                                                     |lpf                                                                   |    23|
|69    |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                |cdc_sync                                                              |     6|
|70    |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                |cdc_sync_81                                                           |     6|
|71    |        SEQ                                                                         |sequence_psr                                                          |    38|
|72    |          SEQ_COUNTER                                                               |upcnt_n                                                               |    13|
|73    |    processing_system7_0                                                            |system_processing_system7_0_0                                         |   244|
|74    |      inst                                                                          |processing_system7_v5_5_processing_system7                            |   244|
|75    |  top                                                                               |Top                                                                   | 23675|
|76    |    adapter                                                                         |ZynqAdapter                                                           |  1275|
|77    |      axi4frag                                                                      |AXI4Fragmenter                                                        |   476|
|78    |        Queue                                                                       |Queue_95                                                              |   178|
|79    |        Queue_1                                                                     |Queue_95_80                                                           |   162|
|80    |        Queue_2                                                                     |Queue_97                                                              |    84|
|81    |      core                                                                          |ZynqAdapterCore                                                       |   727|
|82    |        Queue                                                                       |Queue_93                                                              |   180|
|83    |        Queue_1                                                                     |Queue_94                                                              |    19|
|84    |        bdev_data_fifo                                                              |Queue_88                                                              |    37|
|85    |        bdev_req_fifo                                                               |Queue_88_76                                                           |    35|
|86    |        bdev_resp_fifo                                                              |Queue_88_77                                                           |    37|
|87    |        bdev_serdes                                                                 |BlockDeviceSerdes                                                     |   279|
|88    |        ser_in_fifo                                                                 |Queue_88_78                                                           |    37|
|89    |        ser_out_fifo                                                                |Queue_88_79                                                           |    36|
|90    |    target                                                                          |FPGAZynqTop                                                           | 22400|
|91    |      Queue                                                                         |Queue_86                                                              |    16|
|92    |      Queue_1                                                                       |Queue_86_0                                                            |    16|
|93    |      adapter                                                                       |SerialAdapter                                                         |   764|
|94    |      bh                                                                            |TLBroadcast                                                           |   880|
|95    |        TLBroadcastTracker                                                          |TLBroadcastTracker                                                    |   220|
|96    |          o_data                                                                    |Queue_6_75                                                            |   161|
|97    |        TLBroadcastTracker_1                                                        |TLBroadcastTracker_1                                                  |   265|
|98    |          o_data                                                                    |Queue_6_74                                                            |   203|
|99    |        TLBroadcastTracker_2                                                        |TLBroadcastTracker_2                                                  |   109|
|100   |          o_data                                                                    |Queue_6_73                                                            |    47|
|101   |        TLBroadcastTracker_3                                                        |TLBroadcastTracker_3                                                  |   130|
|102   |          o_data                                                                    |Queue_6                                                               |    68|
|103   |      clint                                                                         |CLINT                                                                 |   219|
|104   |      controller                                                                    |BlockDeviceController                                                 |  1114|
|105   |        arbiter                                                                     |BlockDeviceArbiter                                                    |     2|
|106   |          dataArb                                                                   |RRArbiter_3                                                           |     1|
|107   |          reqArb                                                                    |RRArbiter_2                                                           |     1|
|108   |        frontend                                                                    |BlockDeviceFrontend                                                   |   323|
|109   |          Queue                                                                     |Queue_83                                                              |   188|
|110   |        router                                                                      |BlockDeviceRouter                                                     |    27|
|111   |          allocQueue                                                                |Queue_84                                                              |    15|
|112   |          completeArb                                                               |RRArbiter_1                                                           |     1|
|113   |          completeQueue                                                             |Queue_84_72                                                           |    11|
|114   |        trackers                                                                    |BlockDeviceTracker                                                    |   415|
|115   |        trackers_1                                                                  |BlockDeviceTracker_71                                                 |   347|
|116   |      debug_1                                                                       |TLDebugModule                                                         |    44|
|117   |        dmInner                                                                     |TLDebugModuleInnerAsync                                               |    44|
|118   |          dmInner                                                                   |TLDebugModuleInner                                                    |    44|
|119   |      error                                                                         |TLError                                                               |    77|
|120   |        a                                                                           |Queue_82                                                              |    50|
|121   |      int_sync_xing_sourcelzy                                                       |IntSyncCrossingSource_2                                               |     4|
|122   |        AsyncResetRegVec_w1_i0                                                      |AsyncResetRegVec_w1_i0                                                |     1|
|123   |          reg_0                                                                     |AsyncResetReg_70                                                      |     1|
|124   |        AsyncResetRegVec_w1_i0_1                                                    |AsyncResetRegVec_w1_i0_67                                             |     1|
|125   |          reg_0                                                                     |AsyncResetReg_69                                                      |     1|
|126   |        AsyncResetRegVec_w2_i0                                                      |AsyncResetRegVec_w2_i0                                                |     2|
|127   |          reg_0                                                                     |AsyncResetReg                                                         |     1|
|128   |          reg_1                                                                     |AsyncResetReg_68                                                      |     1|
|129   |      mbus                                                                          |MemoryBus                                                             |  1272|
|130   |        coupler_to_memory_controller_named_axi4                                     |SimpleLazyModule_16                                                   |  1207|
|131   |          axi4yank                                                                  |AXI4UserYanker                                                        |   789|
|132   |            Queue                                                                   |Queue_10                                                              |     9|
|133   |            Queue_1                                                                 |Queue_10_4                                                            |    18|
|134   |            Queue_10                                                                |Queue_10_5                                                            |     9|
|135   |            Queue_11                                                                |Queue_10_6                                                            |     9|
|136   |            Queue_12                                                                |Queue_10_7                                                            |     9|
|137   |            Queue_13                                                                |Queue_10_8                                                            |    18|
|138   |            Queue_14                                                                |Queue_10_9                                                            |     9|
|139   |            Queue_15                                                                |Queue_10_10                                                           |     9|
|140   |            Queue_16                                                                |Queue_10_11                                                           |     9|
|141   |            Queue_17                                                                |Queue_10_12                                                           |    18|
|142   |            Queue_18                                                                |Queue_10_13                                                           |     9|
|143   |            Queue_19                                                                |Queue_10_14                                                           |     9|
|144   |            Queue_2                                                                 |Queue_10_15                                                           |     9|
|145   |            Queue_20                                                                |Queue_10_16                                                           |     9|
|146   |            Queue_21                                                                |Queue_10_17                                                           |    30|
|147   |            Queue_22                                                                |Queue_10_18                                                           |     9|
|148   |            Queue_23                                                                |Queue_10_19                                                           |     9|
|149   |            Queue_24                                                                |Queue_10_20                                                           |     9|
|150   |            Queue_25                                                                |Queue_10_21                                                           |    18|
|151   |            Queue_26                                                                |Queue_10_22                                                           |     9|
|152   |            Queue_27                                                                |Queue_10_23                                                           |     9|
|153   |            Queue_28                                                                |Queue_10_24                                                           |     9|
|154   |            Queue_29                                                                |Queue_10_25                                                           |    18|
|155   |            Queue_3                                                                 |Queue_10_26                                                           |     9|
|156   |            Queue_30                                                                |Queue_10_27                                                           |     9|
|157   |            Queue_31                                                                |Queue_10_28                                                           |     9|
|158   |            Queue_32                                                                |Queue_10_29                                                           |     9|
|159   |            Queue_33                                                                |Queue_10_30                                                           |    18|
|160   |            Queue_34                                                                |Queue_10_31                                                           |     9|
|161   |            Queue_35                                                                |Queue_10_32                                                           |     9|
|162   |            Queue_36                                                                |Queue_10_33                                                           |     9|
|163   |            Queue_37                                                                |Queue_10_34                                                           |    28|
|164   |            Queue_38                                                                |Queue_10_35                                                           |     9|
|165   |            Queue_39                                                                |Queue_10_36                                                           |     9|
|166   |            Queue_4                                                                 |Queue_10_37                                                           |     9|
|167   |            Queue_40                                                                |Queue_10_38                                                           |     9|
|168   |            Queue_41                                                                |Queue_10_39                                                           |    18|
|169   |            Queue_42                                                                |Queue_10_40                                                           |     9|
|170   |            Queue_43                                                                |Queue_10_41                                                           |     9|
|171   |            Queue_44                                                                |Queue_10_42                                                           |     9|
|172   |            Queue_45                                                                |Queue_10_43                                                           |    18|
|173   |            Queue_46                                                                |Queue_10_44                                                           |     9|
|174   |            Queue_47                                                                |Queue_10_45                                                           |     9|
|175   |            Queue_48                                                                |Queue_10_46                                                           |     9|
|176   |            Queue_49                                                                |Queue_10_47                                                           |    18|
|177   |            Queue_5                                                                 |Queue_10_48                                                           |    43|
|178   |            Queue_50                                                                |Queue_10_49                                                           |     9|
|179   |            Queue_51                                                                |Queue_10_50                                                           |     9|
|180   |            Queue_52                                                                |Queue_10_51                                                           |     9|
|181   |            Queue_53                                                                |Queue_10_52                                                           |    40|
|182   |            Queue_54                                                                |Queue_10_53                                                           |     9|
|183   |            Queue_55                                                                |Queue_10_54                                                           |     9|
|184   |            Queue_56                                                                |Queue_10_55                                                           |     9|
|185   |            Queue_57                                                                |Queue_10_56                                                           |    18|
|186   |            Queue_58                                                                |Queue_10_57                                                           |     9|
|187   |            Queue_59                                                                |Queue_10_58                                                           |     9|
|188   |            Queue_6                                                                 |Queue_10_59                                                           |     9|
|189   |            Queue_60                                                                |Queue_10_60                                                           |     9|
|190   |            Queue_61                                                                |Queue_10_61                                                           |    18|
|191   |            Queue_62                                                                |Queue_10_62                                                           |     9|
|192   |            Queue_63                                                                |Queue_10_63                                                           |     9|
|193   |            Queue_7                                                                 |Queue_10_64                                                           |     9|
|194   |            Queue_8                                                                 |Queue_10_65                                                           |     9|
|195   |            Queue_9                                                                 |Queue_10_66                                                           |    18|
|196   |          tl2axi4                                                                   |TLToAXI4                                                              |   418|
|197   |            Queue                                                                   |Queue_74                                                              |   153|
|198   |            Queue_1                                                                 |Queue_75                                                              |   192|
|199   |      pbus                                                                          |PeripheryBus                                                          |  2325|
|200   |        coupler_from_sbus                                                           |SimpleLazyModule_7                                                    |   793|
|201   |          atomics                                                                   |TLAtomicAutomata                                                      |   625|
|202   |          buffer                                                                    |TLBuffer_5_1                                                          |   168|
|203   |            Queue                                                                   |Queue_2_2                                                             |    63|
|204   |            Queue_1                                                                 |Queue_3_3                                                             |   105|
|205   |        coupler_to_slave_named_blkdevcontroller                                     |SimpleLazyModule_13                                                   |    66|
|206   |          fragmenter                                                                |TLFragmenter_4                                                        |    66|
|207   |            Repeater                                                                |Repeater_4                                                            |    49|
|208   |        coupler_to_slave_named_bootrom                                              |SimpleLazyModule_12                                                   |   822|
|209   |          fragmenter                                                                |TLFragmenter_3                                                        |   822|
|210   |            Repeater                                                                |Repeater_3                                                            |   812|
|211   |        coupler_to_slave_named_clint                                                |SimpleLazyModule_9                                                    |   232|
|212   |          fragmenter                                                                |TLFragmenter_1                                                        |   232|
|213   |            Repeater                                                                |Repeater_1                                                            |   222|
|214   |        coupler_to_slave_named_debug                                                |SimpleLazyModule_10                                                   |    83|
|215   |          fragmenter                                                                |TLFragmenter_2                                                        |    83|
|216   |            Repeater                                                                |Repeater_2                                                            |    64|
|217   |        coupler_to_slave_named_plic                                                 |SimpleLazyModule_8                                                    |    89|
|218   |          fragmenter                                                                |TLFragmenter                                                          |    89|
|219   |            Repeater                                                                |Repeater                                                              |    71|
|220   |        periphery_bus_xbar                                                          |TLXbar_1                                                              |   131|
|221   |        sync_xing                                                                   |TLBuffer_5                                                            |   109|
|222   |          Queue                                                                     |Queue_2                                                               |    48|
|223   |          Queue_1                                                                   |Queue_3                                                               |    61|
|224   |      plic                                                                          |TLPLIC                                                                |   151|
|225   |        LevelGateway_3                                                              |LevelGateway                                                          |     1|
|226   |        Queue                                                                       |Queue_76                                                              |   114|
|227   |      sbus                                                                          |SystemBus                                                             |  1304|
|228   |        coupler_to_slave_named_Error                                                |SimpleLazyModule_4                                                    |    79|
|229   |          buffer                                                                    |TLBuffer_2                                                            |    79|
|230   |            Queue                                                                   |Queue                                                                 |    16|
|231   |            Queue_1                                                                 |Queue_1                                                               |    63|
|232   |        system_bus_xbar                                                             |TLXbar                                                                |  1225|
|233   |      tile                                                                          |RocketTile                                                            | 14199|
|234   |        core                                                                        |Rocket                                                                |  7762|
|235   |          csr                                                                       |CSRFile                                                               |  3983|
|236   |          div                                                                       |MulDiv                                                                |  1371|
|237   |          ibuf                                                                      |IBuf                                                                  |   176|
|238   |        dcache                                                                      |DCache                                                                |  2176|
|239   |          data                                                                      |DCacheDataArray                                                       |   196|
|240   |          tlb                                                                       |TLB                                                                   |   541|
|241   |            pmp                                                                     |PMPChecker                                                            |    36|
|242   |        dcacheArb                                                                   |HellaCacheArbiter                                                     |    33|
|243   |        frontend                                                                    |Frontend                                                              |  2390|
|244   |          fq                                                                        |ShiftQueue                                                            |  1305|
|245   |          icache                                                                    |ICache                                                                |   383|
|246   |          tlb                                                                       |TLB_1                                                                 |   607|
|247   |            pmp                                                                     |PMPChecker_1                                                          |    68|
|248   |        ptw                                                                         |PTW                                                                   |  1443|
|249   |          arb                                                                       |RRArbiter                                                             |     4|
|250   |        sync_xing                                                                   |TLBuffer_17                                                           |   332|
|251   |          Queue                                                                     |Queue_77                                                              |    57|
|252   |          Queue_1                                                                   |Queue_78                                                              |   144|
|253   |          Queue_2                                                                   |Queue_79                                                              |    20|
|254   |          Queue_3                                                                   |Queue_80                                                              |    96|
|255   |          Queue_4                                                                   |Queue_81                                                              |    15|
|256   |        tlMasterXbar                                                                |TLXbar_5                                                              |    63|
+------+------------------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:04 ; elapsed = 00:08:04 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 151 ; free virtual = 13850
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 303 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:40 ; elapsed = 00:08:02 . Memory (MB): peak = 4953.852 ; gain = 3341.914 ; free physical = 2376 ; free virtual = 16222
Synthesis Optimization Complete : Time (s): cpu = 00:07:05 ; elapsed = 00:08:24 . Memory (MB): peak = 4953.852 ; gain = 3625.977 ; free physical = 2381 ; free virtual = 16222
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4997.953 ; gain = 0.000 ; free physical = 2218 ; free virtual = 16116
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 301 instances were transformed.
  FDR => FDRE: 8 instances
  IBUFG => IBUF: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 269 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
647 Infos, 178 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:12 ; elapsed = 00:08:39 . Memory (MB): peak = 4997.953 ; gain = 3670.246 ; free physical = 2605 ; free virtual = 16507
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4997.953 ; gain = 0.000 ; free physical = 2604 ; free virtual = 16507
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/dylan/MEGA/Documents/School/2020-21/ECE/530/RISC-Y-Zybo/zybo/zybo_rocketchip_ZynqMediumFPGAConfig/zybo_rocketchip_ZynqMediumFPGAConfig.runs/synth_1/rocketchip_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 5021.965 ; gain = 24.012 ; free physical = 2563 ; free virtual = 16511
INFO: [runtcl-4] Executing : report_utilization -file rocketchip_wrapper_utilization_synth.rpt -pb rocketchip_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 11 00:33:18 2021...
