ISim log file
Running: C:\Documents and Settings\paulmoon\Desktop\SENG440\huffman\huffman_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Documents and Settings/paulmoon/Desktop/SENG440/huffman/huffman_testbench_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim O.76xd (signature 0x2f00eba5)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@licserv.cmc.engr.uvic.ca'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@licserv.cmc.engr.uvic.ca'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 500 ps(1): Note: i: 1 (/huffman_testbench/uut/).
at 500 ps(1): Note: Outcomes d (/huffman_testbench/uut/).
at 1500 ps(1): Note: i: 2 (/huffman_testbench/uut/).
at 2500 ps(1): Note: i: 3 (/huffman_testbench/uut/).
at 2500 ps(1): Note: Outcomes b (/huffman_testbench/uut/).
at 3500 ps(1): Note: i: 4 (/huffman_testbench/uut/).
at 4500 ps(1): Note: i: 5 (/huffman_testbench/uut/).
at 5500 ps(1): Note: i: 6 (/huffman_testbench/uut/).
at 5500 ps(1): Note: Outcomes e (/huffman_testbench/uut/).
at 6500 ps(1): Note: i: 7 (/huffman_testbench/uut/).
at 7500 ps(1): Note: i: 8 (/huffman_testbench/uut/).
at 8500 ps(1): Note: i: 9 (/huffman_testbench/uut/).
at 9500 ps(1): Note: i: 10 (/huffman_testbench/uut/).
at 9500 ps(1): Note: Outcomes c (/huffman_testbench/uut/).
at 10500 ps(1): Note: i: 11 (/huffman_testbench/uut/).
at 11500 ps(1): Note: i: 12 (/huffman_testbench/uut/).
at 12500 ps(1): Note: i: 13 (/huffman_testbench/uut/).
at 13500 ps(1): Note: i: 14 (/huffman_testbench/uut/).
at 14500 ps(1): Note: i: 15 (/huffman_testbench/uut/).
at 14500 ps(1): Note: Outcomes f (/huffman_testbench/uut/).
at 15500 ps(1): Note: i: 16 (/huffman_testbench/uut/).
at 15500 ps(1): Note: Outcomes d (/huffman_testbench/uut/).
at 16500 ps(1): Note: i: 17 (/huffman_testbench/uut/).
at 17500 ps(1): Note: i: 18 (/huffman_testbench/uut/).
at 18500 ps(1): Note: i: 19 (/huffman_testbench/uut/).
at 19500 ps(1): Note: i: 20 (/huffman_testbench/uut/).
at 20500 ps(1): Note: i: 21 (/huffman_testbench/uut/).
at 21500 ps(1): Note: i: 22 (/huffman_testbench/uut/).
at 21500 ps(1): Note: Outcomes a (/huffman_testbench/uut/).
at 22500 ps(1): Note: i: 23 (/huffman_testbench/uut/).
at 23500 ps(1): Note: i: 24 (/huffman_testbench/uut/).
at 24500 ps(1): Note: i: 25 (/huffman_testbench/uut/).
at 24500 ps(1): Note: Outcomes e (/huffman_testbench/uut/).
at 25500 ps(1): Note: i: 26 (/huffman_testbench/uut/).
at 26500 ps(1): Note: i: 27 (/huffman_testbench/uut/).
at 27500 ps(1): Note: i: 28 (/huffman_testbench/uut/).
at 28500 ps(1): Note: i: 29 (/huffman_testbench/uut/).
at 28500 ps(1): Note: Outcomes c (/huffman_testbench/uut/).
at 29500 ps(1): Note: i: 30 (/huffman_testbench/uut/).
at 30500 ps(1): Note: i: 31 (/huffman_testbench/uut/).
at 31500 ps(1): Note: i: 32 (/huffman_testbench/uut/).
at 31500 ps(1): Note: Outcomes e (/huffman_testbench/uut/).
at 32500 ps(1): Note: i: 33 (/huffman_testbench/uut/).
at 33500 ps(1): Note: i: 34 (/huffman_testbench/uut/).
at 33500 ps(1): Note: Outcomes b (/huffman_testbench/uut/).
at 34500 ps(1): Note: i: 35 (/huffman_testbench/uut/).
at 34500 ps(1): Note: Outcomes d (/huffman_testbench/uut/).
at 35500 ps(1): Note: i: 36 (/huffman_testbench/uut/).
at 36500 ps(1): Note: i: 37 (/huffman_testbench/uut/).
at 37500 ps(1): Note: i: 38 (/huffman_testbench/uut/).
at 38500 ps(1): Note: i: 39 (/huffman_testbench/uut/).
at 38500 ps(1): Note: Outcomes c (/huffman_testbench/uut/).
at 39500 ps(1): Note: i: 40 (/huffman_testbench/uut/).
at 40500 ps(1): Note: i: 41 (/huffman_testbench/uut/).
at 41500 ps(1): Note: i: 42 (/huffman_testbench/uut/).
at 42500 ps(1): Note: i: 43 (/huffman_testbench/uut/).
at 43500 ps(1): Note: i: 44 (/huffman_testbench/uut/).
at 43500 ps(1): Note: Outcomes f (/huffman_testbench/uut/).
# restart
# run 1s
Simulator is doing circuit initialization process.
Finished circuit initialization process.
at 500 ps(1): Note: i: 1 (/huffman_testbench/uut/).
at 500 ps(1): Note: Outcomes d (/huffman_testbench/uut/).
at 1500 ps(1): Note: i: 2 (/huffman_testbench/uut/).
at 2500 ps(1): Note: i: 3 (/huffman_testbench/uut/).
at 2500 ps(1): Note: Outcomes b (/huffman_testbench/uut/).
at 3500 ps(1): Note: i: 4 (/huffman_testbench/uut/).
at 4500 ps(1): Note: i: 5 (/huffman_testbench/uut/).
at 5500 ps(1): Note: i: 6 (/huffman_testbench/uut/).
at 5500 ps(1): Note: Outcomes e (/huffman_testbench/uut/).
at 6500 ps(1): Note: i: 7 (/huffman_testbench/uut/).
at 7500 ps(1): Note: i: 8 (/huffman_testbench/uut/).
at 8500 ps(1): Note: i: 9 (/huffman_testbench/uut/).
at 9500 ps(1): Note: i: 10 (/huffman_testbench/uut/).
at 9500 ps(1): Note: Outcomes c (/huffman_testbench/uut/).
at 10500 ps(1): Note: i: 11 (/huffman_testbench/uut/).
at 11500 ps(1): Note: i: 12 (/huffman_testbench/uut/).
at 12500 ps(1): Note: i: 13 (/huffman_testbench/uut/).
at 13500 ps(1): Note: i: 14 (/huffman_testbench/uut/).
at 14500 ps(1): Note: i: 15 (/huffman_testbench/uut/).
at 14500 ps(1): Note: Outcomes f (/huffman_testbench/uut/).
at 15500 ps(1): Note: i: 16 (/huffman_testbench/uut/).
at 15500 ps(1): Note: Outcomes d (/huffman_testbench/uut/).
at 16500 ps(1): Note: i: 17 (/huffman_testbench/uut/).
at 17500 ps(1): Note: i: 18 (/huffman_testbench/uut/).
at 18500 ps(1): Note: i: 19 (/huffman_testbench/uut/).
at 19500 ps(1): Note: i: 20 (/huffman_testbench/uut/).
at 20500 ps(1): Note: i: 21 (/huffman_testbench/uut/).
at 21500 ps(1): Note: i: 22 (/huffman_testbench/uut/).
at 21500 ps(1): Note: Outcomes a (/huffman_testbench/uut/).
at 22500 ps(1): Note: i: 23 (/huffman_testbench/uut/).
at 23500 ps(1): Note: i: 24 (/huffman_testbench/uut/).
at 24500 ps(1): Note: i: 25 (/huffman_testbench/uut/).
at 24500 ps(1): Note: Outcomes e (/huffman_testbench/uut/).
at 25500 ps(1): Note: i: 26 (/huffman_testbench/uut/).
at 26500 ps(1): Note: i: 27 (/huffman_testbench/uut/).
at 27500 ps(1): Note: i: 28 (/huffman_testbench/uut/).
at 28500 ps(1): Note: i: 29 (/huffman_testbench/uut/).
at 28500 ps(1): Note: Outcomes c (/huffman_testbench/uut/).
at 29500 ps(1): Note: i: 30 (/huffman_testbench/uut/).
at 30500 ps(1): Note: i: 31 (/huffman_testbench/uut/).
at 31500 ps(1): Note: i: 32 (/huffman_testbench/uut/).
at 31500 ps(1): Note: Outcomes e (/huffman_testbench/uut/).
at 32500 ps(1): Note: i: 33 (/huffman_testbench/uut/).
at 33500 ps(1): Note: i: 34 (/huffman_testbench/uut/).
at 33500 ps(1): Note: Outcomes b (/huffman_testbench/uut/).
at 34500 ps(1): Note: i: 35 (/huffman_testbench/uut/).
at 34500 ps(1): Note: Outcomes d (/huffman_testbench/uut/).
at 35500 ps(1): Note: i: 36 (/huffman_testbench/uut/).
at 36500 ps(1): Note: i: 37 (/huffman_testbench/uut/).
at 37500 ps(1): Note: i: 38 (/huffman_testbench/uut/).
at 38500 ps(1): Note: i: 39 (/huffman_testbench/uut/).
at 38500 ps(1): Note: Outcomes c (/huffman_testbench/uut/).
at 39500 ps(1): Note: i: 40 (/huffman_testbench/uut/).
at 40500 ps(1): Note: i: 41 (/huffman_testbench/uut/).
at 41500 ps(1): Note: i: 42 (/huffman_testbench/uut/).
at 42500 ps(1): Note: i: 43 (/huffman_testbench/uut/).
at 43500 ps(1): Note: i: 44 (/huffman_testbench/uut/).
at 43500 ps(1): Note: Outcomes f (/huffman_testbench/uut/).
Stopped at time : 4608331500 ps : File "C:/Documents and Settings/paulmoon/Desktop/SENG440/huffman/huffman_decoder.vhd" Line 52
# restart
# run 1s
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 1162873500 ps : File "C:/Documents and Settings/paulmoon/Desktop/SENG440/huffman/adder.vhd" Line 49
