{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553212569692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553212569695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 19:56:09 2019 " "Processing started: Thu Mar 21 19:56:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553212569695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212569695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tictactoe -c tictactoe " "Command: quartus_map --read_settings_files=on --write_settings_files=off tictactoe -c tictactoe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212569695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1553212570130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b58/trunk/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file b58/trunk/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "b58/trunk/vga_pll.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212577888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b58/trunk/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file b58/trunk/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "b58/trunk/vga_controller.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212577896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b58/trunk/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file b58/trunk/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "b58/trunk/vga_address_translator.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212577904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b58/trunk/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file b58/trunk/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212577913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b58/trunk/ps2_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file b58/trunk/ps2_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "b58/trunk/ps2_rx.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/ps2_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212577918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b58/trunk/keytoascii.v 1 1 " "Found 1 design units, including 1 entities, in source file b58/trunk/keytoascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytoascii " "Found entity 1: keytoascii" {  } { { "b58/trunk/keytoascii.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/keytoascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212577923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b58/trunk/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file b58/trunk/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "b58/trunk/keyboard.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212577929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 tictactoe.v(51) " "Verilog HDL Declaration information at tictactoe.v(51): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553212577936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 tictactoe.v(52) " "Verilog HDL Declaration information at tictactoe.v(52): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553212577936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 tictactoe.v(53) " "Verilog HDL Declaration information at tictactoe.v(53): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553212577936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 tictactoe.v(54) " "Verilog HDL Declaration information at tictactoe.v(54): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553212577936 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "tictactoe tictactoe.v(34) " "Verilog Module Declaration warning at tictactoe.v(34): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"tictactoe\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 34 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212577936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tictactoe.v(272) " "Verilog HDL information at tictactoe.v(272): always construct contains both blocking and non-blocking assignments" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 272 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1553212577936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b58/trunk/tictactoe.v 5 5 " "Found 5 design units, including 5 entities, in source file b58/trunk/tictactoe.v" { { "Info" "ISGN_ENTITY_NAME" "1 tictactoe " "Found entity 1: tictactoe" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577938 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath " "Found entity 2: datapath" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577938 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577938 ""} { "Info" "ISGN_ENTITY_NAME" "4 check_end " "Found entity 4: check_end" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577938 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex_display " "Found entity 5: hex_display" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 578 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212577938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212577938 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_x tictactoe.v(188) " "Verilog HDL Implicit Net warning at tictactoe.v(188): created implicit net for \"ld_x\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212577939 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_y tictactoe.v(189) " "Verilog HDL Implicit Net warning at tictactoe.v(189): created implicit net for \"ld_y\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212577939 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ld_c tictactoe.v(190) " "Verilog HDL Implicit Net warning at tictactoe.v(190): created implicit net for \"ld_c\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212577939 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tictactoe " "Elaborating entity \"tictactoe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553212578058 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ASCII_value tictactoe.v(130) " "Verilog HDL Always Construct warning at tictactoe.v(130): variable \"ASCII_value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553212578060 "|tictactoe"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ASCII_value tictactoe.v(140) " "Verilog HDL Always Construct warning at tictactoe.v(140): variable \"ASCII_value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553212578060 "|tictactoe"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ASCII_value tictactoe.v(158) " "Verilog HDL Always Construct warning at tictactoe.v(158): variable \"ASCII_value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1553212578061 "|tictactoe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "b58/trunk/tictactoe.v" "VGA" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "b58/trunk/vga_adapter.v" "user_input_translator" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "b58/trunk/vga_adapter.v" "VideoMemory" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578128 ""}  } { { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553212578128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212578167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212578167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/decode_lsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212578205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212578205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212578244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212578244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/mux_0nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553212578282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212578282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "b58/trunk/vga_adapter.v" "mypll" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "b58/trunk/vga_pll.v" "altpll_component" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "b58/trunk/vga_pll.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553212578316 ""}  } { { "b58/trunk/vga_pll.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553212578316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "b58/trunk/vga_adapter.v" "controller" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kd " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:kd\"" {  } { { "b58/trunk/tictactoe.v" "kd" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(134) " "Verilog HDL assignment warning at keyboard.v(134): truncated value with size 32 to match size of target (2)" {  } { { "b58/trunk/keyboard.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/keyboard.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578323 "|tictactoe|keyboard:kd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 keyboard.v(148) " "Verilog HDL assignment warning at keyboard.v(148): truncated value with size 32 to match size of target (2)" {  } { { "b58/trunk/keyboard.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/keyboard.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578323 "|tictactoe|keyboard:kd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rx keyboard:kd\|ps2_rx:ps2_rx_unit " "Elaborating entity \"ps2_rx\" for hierarchy \"keyboard:kd\|ps2_rx:ps2_rx_unit\"" {  } { { "b58/trunk/keyboard.v" "ps2_rx_unit" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/keyboard.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ps2_rx.v(87) " "Verilog HDL assignment warning at ps2_rx.v(87): truncated value with size 32 to match size of target (4)" {  } { { "b58/trunk/ps2_rx.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/ps2_rx.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578325 "|tictactoe|keyboard:kd|ps2_rx:ps2_rx_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytoascii keytoascii:ascii " "Elaborating entity \"keytoascii\" for hierarchy \"keytoascii:ascii\"" {  } { { "b58/trunk/tictactoe.v" "ascii" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "b58/trunk/tictactoe.v" "d0" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1 tictactoe.v(263) " "Verilog HDL or VHDL warning at tictactoe.v(263): object \"p1\" assigned a value but never read" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2 tictactoe.v(263) " "Verilog HDL or VHDL warning at tictactoe.v(263): object \"p2\" assigned a value but never read" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(309) " "Verilog HDL assignment warning at tictactoe.v(309): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(310) " "Verilog HDL assignment warning at tictactoe.v(310): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(311) " "Verilog HDL assignment warning at tictactoe.v(311): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(312) " "Verilog HDL assignment warning at tictactoe.v(312): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(313) " "Verilog HDL assignment warning at tictactoe.v(313): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(314) " "Verilog HDL assignment warning at tictactoe.v(314): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(315) " "Verilog HDL assignment warning at tictactoe.v(315): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(316) " "Verilog HDL assignment warning at tictactoe.v(316): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 tictactoe.v(317) " "Verilog HDL assignment warning at tictactoe.v(317): truncated value with size 4 to match size of target (2)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553212578330 "|tictactoe|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "b58/trunk/tictactoe.v" "c0" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578354 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tictactoe.v(408) " "Verilog HDL Case Statement information at tictactoe.v(408): all case item expressions in this case statement are onehot" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 408 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553212578358 "|tictactoe|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tictactoe.v(449) " "Verilog HDL Case Statement warning at tictactoe.v(449): incomplete case statement has no default case item" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 449 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1553212578360 "|tictactoe|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tictactoe.v(449) " "Verilog HDL Case Statement information at tictactoe.v(449): all case item expressions in this case statement are onehot" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 449 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1553212578360 "|tictactoe|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_end check_end:e0 " "Elaborating entity \"check_end\" for hierarchy \"check_end:e0\"" {  } { { "b58/trunk/tictactoe.v" "e0" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578394 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_result tictactoe.v(541) " "Verilog HDL Always Construct warning at tictactoe.v(541): inferring latch(es) for variable \"data_result\", which holds its previous value in one or more paths through the always construct" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 541 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553212578394 "|tictactoe|check_end:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[0\] tictactoe.v(541) " "Inferred latch for \"data_result\[0\]\" at tictactoe.v(541)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212578395 "|tictactoe|check_end:e0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_result\[1\] tictactoe.v(541) " "Inferred latch for \"data_result\[1\]\" at tictactoe.v(541)" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 541 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212578395 "|tictactoe|check_end:e0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:hex0 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:hex0\"" {  } { { "b58/trunk/tictactoe.v" "hex0" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212578413 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "resetn " "Net \"resetn\" is missing source, defaulting to GND" {  } { { "b58/trunk/tictactoe.v" "resetn" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1553212578503 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1553212578503 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a3 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } } { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212578746 "|tictactoe|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a4 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } } { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212578746 "|tictactoe|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a5 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 226 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } } { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212578746 "|tictactoe|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a6 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } } { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212578746 "|tictactoe|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a7 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } } { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212578746 "|tictactoe|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a8 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 331 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } } { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 99 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212578746 "|tictactoe|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1553212578746 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1553212578746 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553212579128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS VCC " "Pin \"VGA_HS\" is stuck at VCC" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553212579216 "|tictactoe|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS VCC " "Pin \"VGA_VS\" is stuck at VCC" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553212579216 "|tictactoe|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553212579216 "|tictactoe|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553212579216 "|tictactoe|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553212579216 "|tictactoe|HEX0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553212579216 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553212579288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "57 " "57 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553212580513 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/db/altsyncram_60g1.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "/usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "b58/trunk/vga_adapter.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/vga_adapter.v" 213 0 0 } } { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 99 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212580517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/cmshome/lianga17/Desktop/cscb58_project/output_files/tictactoe.map.smsg " "Generated suppressed messages file /cmshome/lianga17/Desktop/cscb58_project/output_files/tictactoe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212580564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553212580781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553212580781 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "b58/trunk/tictactoe.v" "" { Text "/cmshome/lianga17/Desktop/cscb58_project/b58/trunk/tictactoe.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553212580925 "|tictactoe|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553212580925 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553212580926 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553212580926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553212580926 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553212580926 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1553212580926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553212580926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1259 " "Peak virtual memory: 1259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553212580975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 19:56:20 2019 " "Processing ended: Thu Mar 21 19:56:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553212580975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553212580975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553212580975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553212580975 ""}
