{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481142364182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481142364182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 15:26:02 2016 " "Processing started: Wed Dec 07 15:26:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481142364182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142364182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142364182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481142364604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481142364604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_data " "Found entity 1: vga_data" {  } { { "vga_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 2 2 " "Found 2 design units, including 2 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374132 ""} { "Info" "ISGN_ENTITY_NAME" "2 rising_edge_detect " "Found entity 2: rising_edge_detect" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374132 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(808) " "Verilog HDL warning at processor.v(808): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 808 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1481142374147 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(809) " "Verilog HDL warning at processor.v(809): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 809 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1481142374147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 54 54 " "Found 54 design units, including 54 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "2 bypassstallcontrol " "Found entity 2: bypassstallcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "3 regselectequal " "Found entity 3: regselectequal" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "4 wcontrol " "Found entity 4: wcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "5 mcontrol " "Found entity 5: mcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "6 xcontrol " "Found entity 6: xcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "7 dcontrol " "Found entity 7: dcontrol" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Found entity 8: alu" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "9 multdiv " "Found entity 9: multdiv" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "10 div " "Found entity 10: div" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 557 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "11 mult " "Found entity 11: mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 629 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "12 up_counter " "Found entity 12: up_counter" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "13 negator " "Found entity 13: negator" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "14 sra_mult " "Found entity 14: sra_mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "15 sll_mult " "Found entity 15: sll_mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "16 regfile " "Found entity 16: regfile" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "17 register " "Found entity 17: register" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "18 fiveto32decoder " "Found entity 18: fiveto32decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 859 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "19 threeto8decoder " "Found entity 19: threeto8decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "20 twoto4decoder " "Found entity 20: twoto4decoder" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 886 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "21 sll " "Found entity 21: sll" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "22 sra " "Found entity 22: sra" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 918 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "23 sll1 " "Found entity 23: sll1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 940 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "24 sra1 " "Found entity 24: sra1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 953 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "25 sll2 " "Found entity 25: sll2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 966 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "26 sra2 " "Found entity 26: sra2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 979 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "27 sll4 " "Found entity 27: sll4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "28 sra4 " "Found entity 28: sra4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "29 sll8 " "Found entity 29: sll8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "30 sra8 " "Found entity 30: sra8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "31 sll16 " "Found entity 31: sll16" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1055 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "32 sra16 " "Found entity 32: sra16" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1068 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "33 inverter5bit " "Found entity 33: inverter5bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1096 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "34 inverter32bit " "Found entity 34: inverter32bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "35 mux1bit2to1 " "Found entity 35: mux1bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "36 mux3bit2to1 " "Found entity 36: mux3bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "37 mux5bit2to1 " "Found entity 37: mux5bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "38 mux32bit2to1 " "Found entity 38: mux32bit2to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "39 mux32bit4to1 " "Found entity 39: mux32bit4to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "40 mux32bit8to1 " "Found entity 40: mux32bit8to1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "41 cla32mult " "Found entity 41: cla32mult" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "42 cla_32bit " "Found entity 42: cla_32bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "43 big_g " "Found entity 43: big_g" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "44 big_p " "Found entity 44: big_p" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "45 cla_8bit " "Found entity 45: cla_8bit" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "46 cla1 " "Found entity 46: cla1" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "47 cla2 " "Found entity 47: cla2" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "48 cla3 " "Found entity 48: cla3" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "49 cla4 " "Found entity 49: cla4" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "50 cla5 " "Found entity 50: cla5" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "51 cla6 " "Found entity 51: cla6" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "52 cla7 " "Found entity 52: cla7" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "53 cla8 " "Found entity 53: cla8" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""} { "Info" "ISGN_ENTITY_NAME" "54 full_add " "Found entity 54: full_add" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_controller.v(248) " "Verilog HDL information at vga_controller.v(248): always construct contains both blocking and non-blocking assignments" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 248 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""} { "Info" "ISGN_ENTITY_NAME" "2 collision_detection " "Found entity 2: collision_detection" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/flappy_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/flappy_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_tb " "Found entity 1: flappy_tb" {  } { { "output_files/flappy_tb.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/output_files/flappy_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_seven_segment " "Found entity 1: decimal_to_seven_segment" {  } { { "decimal_to_seven_segment.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/decimal_to_seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_32bit " "Found entity 1: lfsr_32bit" {  } { { "lfsr_32bit.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142374163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_jump_flag skeleton.v(85) " "Verilog HDL Implicit Net warning at skeleton.v(85): created implicit net for \"reset_jump_flag\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(112) " "Verilog HDL Implicit Net warning at skeleton.v(112): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(113) " "Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(113) " "Verilog HDL Implicit Net warning at skeleton.v(113): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_lw processor.v(262) " "Verilog HDL Implicit Net warning at processor.v(262): created implicit net for \"dxir_lw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_sw processor.v(263) " "Verilog HDL Implicit Net warning at processor.v(263): created implicit net for \"dxir_sw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_addi processor.v(264) " "Verilog HDL Implicit Net warning at processor.v(264): created implicit net for \"dxir_addi\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_jr processor.v(265) " "Verilog HDL Implicit Net warning at processor.v(265): created implicit net for \"dxir_jr\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 265 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dxir_rtype processor.v(266) " "Verilog HDL Implicit Net warning at processor.v(266): created implicit net for \"dxir_rtype\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 266 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_lw processor.v(270) " "Verilog HDL Implicit Net warning at processor.v(270): created implicit net for \"fdir_lw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_sw processor.v(271) " "Verilog HDL Implicit Net warning at processor.v(271): created implicit net for \"fdir_sw\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_addi processor.v(272) " "Verilog HDL Implicit Net warning at processor.v(272): created implicit net for \"fdir_addi\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_jr processor.v(273) " "Verilog HDL Implicit Net warning at processor.v(273): created implicit net for \"fdir_jr\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fdir_rtype processor.v(274) " "Verilog HDL Implicit Net warning at processor.v(274): created implicit net for \"fdir_rtype\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bex_comm processor.v(434) " "Verilog HDL Implicit Net warning at processor.v(434): created implicit net for \"bex_comm\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 434 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrn processor.v(848) " "Verilog HDL Implicit Net warning at processor.v(848): created implicit net for \"clrn\"" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 848 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "upper2_pipe_y vga_controller.v(207) " "Verilog HDL Implicit Net warning at vga_controller.v(207): created implicit net for \"upper2_pipe_y\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 207 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "skeleton.v(85) " "Verilog HDL Instantiation warning at skeleton.v(85): instance has no name" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 85 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1481142374163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481142374288 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(37) " "Output port \"debug_data_in\" at skeleton.v(37) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481142374288 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(38) " "Output port \"debug_addr\" at skeleton.v(38) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481142374288 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(23) " "Output port \"VGA_SYNC\" at skeleton.v(23) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481142374303 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_32bit lfsr_32bit:PRNG1 " "Elaborating entity \"lfsr_32bit\" for hierarchy \"lfsr_32bit:PRNG1\"" {  } { { "skeleton.v" "PRNG1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374303 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "data lfsr_32bit.v(9) " "Verilog HDL warning at lfsr_32bit.v(9): initial value for variable data should be constant" {  } { { "lfsr_32bit.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/lfsr_32bit.v" 9 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1481142374303 "|skeleton|lfsr_32bit:PRNG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_detect rising_edge_detect:comb_37 " "Elaborating entity \"rising_edge_detect\" for hierarchy \"rising_edge_detect:comb_37\"" {  } { { "skeleton.v" "comb_37" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:myprocessor\|register:pcreg " "Elaborating entity \"register\" for hierarchy \"processor:myprocessor\|register:pcreg\"" {  } { { "processor.v" "pcreg" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32mult processor:myprocessor\|cla32mult:pcincrement " "Elaborating entity \"cla32mult\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\"" {  } { { "processor.v" "pcincrement" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_g processor:myprocessor\|cla32mult:pcincrement\|big_g:bg1 " "Elaborating entity \"big_g\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|big_g:bg1\"" {  } { { "processor.v" "bg1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "big_p processor:myprocessor\|cla32mult:pcincrement\|big_p:bp1 " "Elaborating entity \"big_p\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|big_p:bp1\"" {  } { { "processor.v" "bp1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla1 processor:myprocessor\|cla32mult:pcincrement\|cla1:c1 " "Elaborating entity \"cla1\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla1:c1\"" {  } { { "processor.v" "c1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla2 processor:myprocessor\|cla32mult:pcincrement\|cla2:c2 " "Elaborating entity \"cla2\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla2:c2\"" {  } { { "processor.v" "c2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla3 processor:myprocessor\|cla32mult:pcincrement\|cla3:c3 " "Elaborating entity \"cla3\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla3:c3\"" {  } { { "processor.v" "c3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_8bit processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1 " "Elaborating entity \"cla_8bit\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\"" {  } { { "processor.v" "m1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla4:c4 " "Elaborating entity \"cla4\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla4:c4\"" {  } { { "processor.v" "c4" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla5 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla5:c5 " "Elaborating entity \"cla5\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla5:c5\"" {  } { { "processor.v" "c5" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla6 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla6:c6 " "Elaborating entity \"cla6\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla6:c6\"" {  } { { "processor.v" "c6" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla7 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla7:c7 " "Elaborating entity \"cla7\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla7:c7\"" {  } { { "processor.v" "c7" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla8 processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla8:c8 " "Elaborating entity \"cla8\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|cla8:c8\"" {  } { { "processor.v" "c8" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_add processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|full_add:make_add\[0\].adder1 " "Elaborating entity \"full_add\" for hierarchy \"processor:myprocessor\|cla32mult:pcincrement\|cla_8bit:m1\|full_add:make_add\[0\].adder1\"" {  } { { "processor.v" "make_add\[0\].adder1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit2to1 processor:myprocessor\|mux32bit2to1:pickbranchjumppc " "Elaborating entity \"mux32bit2to1\" for hierarchy \"processor:myprocessor\|mux32bit2to1:pickbranchjumppc\"" {  } { { "processor.v" "pickbranchjumppc" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1bit2to1 processor:myprocessor\|mux32bit2to1:pickbranchjumppc\|mux1bit2to1:make_mux\[0\].m1 " "Elaborating entity \"mux1bit2to1\" for hierarchy \"processor:myprocessor\|mux32bit2to1:pickbranchjumppc\|mux1bit2to1:make_mux\[0\].m1\"" {  } { { "processor.v" "make_mux\[0\].m1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:registerfile " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:registerfile\"" {  } { { "processor.v" "registerfile" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveto32decoder processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw " "Elaborating entity \"fiveto32decoder\" for hierarchy \"processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\"" {  } { { "processor.v" "rw" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoto4decoder processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\|twoto4decoder:a " "Elaborating entity \"twoto4decoder\" for hierarchy \"processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\|twoto4decoder:a\"" {  } { { "processor.v" "a" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeto8decoder processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\|threeto8decoder:b1 " "Elaborating entity \"threeto8decoder\" for hierarchy \"processor:myprocessor\|regfile:registerfile\|fiveto32decoder:rw\|threeto8decoder:b1\"" {  } { { "processor.v" "b1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcontrol processor:myprocessor\|dcontrol:dctrl " "Elaborating entity \"dcontrol\" for hierarchy \"processor:myprocessor\|dcontrol:dctrl\"" {  } { { "processor.v" "dctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bit2to1 processor:myprocessor\|dcontrol:dctrl\|mux5bit2to1:pickra " "Elaborating entity \"mux5bit2to1\" for hierarchy \"processor:myprocessor\|dcontrol:dctrl\|mux5bit2to1:pickra\"" {  } { { "processor.v" "pickra" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xcontrol processor:myprocessor\|xcontrol:xctrl " "Elaborating entity \"xcontrol\" for hierarchy \"processor:myprocessor\|xcontrol:xctrl\"" {  } { { "processor.v" "xctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit4to1 processor:myprocessor\|mux32bit4to1:pickbypassA " "Elaborating entity \"mux32bit4to1\" for hierarchy \"processor:myprocessor\|mux32bit4to1:pickbypassA\"" {  } { { "processor.v" "pickbypassA" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:alumain " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:alumain\"" {  } { { "processor.v" "alumain" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter32bit processor:myprocessor\|alu:alumain\|inverter32bit:i2 " "Elaborating entity \"inverter32bit\" for hierarchy \"processor:myprocessor\|alu:alumain\|inverter32bit:i2\"" {  } { { "processor.v" "i2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:myprocessor\|alu:alumain\|sll:shift1 " "Elaborating entity \"sll\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\"" {  } { { "processor.v" "shift1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll16 processor:myprocessor\|alu:alumain\|sll:shift1\|sll16:s1 " "Elaborating entity \"sll16\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll16:s1\"" {  } { { "processor.v" "s1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll8 processor:myprocessor\|alu:alumain\|sll:shift1\|sll8:s2 " "Elaborating entity \"sll8\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll8:s2\"" {  } { { "processor.v" "s2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll4 processor:myprocessor\|alu:alumain\|sll:shift1\|sll4:s3 " "Elaborating entity \"sll4\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll4:s3\"" {  } { { "processor.v" "s3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 processor:myprocessor\|alu:alumain\|sll:shift1\|sll2:s4 " "Elaborating entity \"sll2\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll2:s4\"" {  } { { "processor.v" "s4" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1 processor:myprocessor\|alu:alumain\|sll:shift1\|sll1:s5 " "Elaborating entity \"sll1\" for hierarchy \"processor:myprocessor\|alu:alumain\|sll:shift1\|sll1:s5\"" {  } { { "processor.v" "s5" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:myprocessor\|alu:alumain\|sra:shift2 " "Elaborating entity \"sra\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\"" {  } { { "processor.v" "shift2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra16 processor:myprocessor\|alu:alumain\|sra:shift2\|sra16:s1 " "Elaborating entity \"sra16\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra16:s1\"" {  } { { "processor.v" "s1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra8 processor:myprocessor\|alu:alumain\|sra:shift2\|sra8:s2 " "Elaborating entity \"sra8\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra8:s2\"" {  } { { "processor.v" "s2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra4 processor:myprocessor\|alu:alumain\|sra:shift2\|sra4:s3 " "Elaborating entity \"sra4\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra4:s3\"" {  } { { "processor.v" "s3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra2 processor:myprocessor\|alu:alumain\|sra:shift2\|sra2:s4 " "Elaborating entity \"sra2\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra2:s4\"" {  } { { "processor.v" "s4" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra1 processor:myprocessor\|alu:alumain\|sra:shift2\|sra1:s5 " "Elaborating entity \"sra1\" for hierarchy \"processor:myprocessor\|alu:alumain\|sra:shift2\|sra1:s5\"" {  } { { "processor.v" "s5" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32bit processor:myprocessor\|alu:alumain\|cla_32bit:add1 " "Elaborating entity \"cla_32bit\" for hierarchy \"processor:myprocessor\|alu:alumain\|cla_32bit:add1\"" {  } { { "processor.v" "add1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:myprocessor\|alu:alumain\|multdiv:muldiv1 " "Elaborating entity \"multdiv\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\"" {  } { { "processor.v" "muldiv1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m " "Elaborating entity \"mult\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\"" {  } { { "processor.v" "m" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|up_counter:counter " "Elaborating entity \"up_counter\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|up_counter:counter\"" {  } { { "processor.v" "counter" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negator processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|negator:negatea " "Elaborating entity \"negator\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|negator:negatea\"" {  } { { "processor.v" "negatea" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_mult processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|sra_mult:shiftresult " "Elaborating entity \"sra_mult\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|mult:m\|sra_mult:shiftresult\"" {  } { { "processor.v" "shiftresult" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|div:d " "Elaborating entity \"div\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|div:d\"" {  } { { "processor.v" "d" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142374849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_mult processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|div:d\|sll_mult:shifter " "Elaborating entity \"sll_mult\" for hierarchy \"processor:myprocessor\|alu:alumain\|multdiv:muldiv1\|div:d\|sll_mult:shifter\"" {  } { { "processor.v" "shifter" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32bit8to1 processor:myprocessor\|alu:alumain\|mux32bit8to1:mux2 " "Elaborating entity \"mux32bit8to1\" for hierarchy \"processor:myprocessor\|alu:alumain\|mux32bit8to1:mux2\"" {  } { { "processor.v" "mux2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mcontrol processor:myprocessor\|mcontrol:mctrl " "Elaborating entity \"mcontrol\" for hierarchy \"processor:myprocessor\|mcontrol:mctrl\"" {  } { { "processor.v" "mctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wcontrol processor:myprocessor\|wcontrol:wctrl " "Elaborating entity \"wcontrol\" for hierarchy \"processor:myprocessor\|wcontrol:wctrl\"" {  } { { "processor.v" "wctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypassstallcontrol processor:myprocessor\|bypassstallcontrol:bypassstallctrl " "Elaborating entity \"bypassstallcontrol\" for hierarchy \"processor:myprocessor\|bypassstallcontrol:bypassstallctrl\"" {  } { { "processor.v" "bypassstallctrl" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regselectequal processor:myprocessor\|bypassstallcontrol:bypassstallctrl\|regselectequal:dxir_rs_xmir_rd " "Elaborating entity \"regselectequal\" for hierarchy \"processor:myprocessor\|bypassstallcontrol:bypassstallctrl\|regselectequal:dxir_rs_xmir_rd\"" {  } { { "processor.v" "dxir_rs_xmir_rd" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:mydmem " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:mydmem\"" {  } { { "processor.v" "mydmem" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375302 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375302 ""}  } { { "dmem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142375302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vc1 " "Found entity 1: altsyncram_8vc1" {  } { { "db/altsyncram_8vc1.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_8vc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8vc1 processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated " "Elaborating entity \"altsyncram_8vc1\" for hierarchy \"processor:myprocessor\|dmem:mydmem\|altsyncram:altsyncram_component\|altsyncram_8vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375364 ""}  } { { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142375364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2m81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2m81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2m81 " "Found entity 1: altsyncram_2m81" {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_2m81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2m81 processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated " "Elaborating entity \"altsyncram_2m81\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_2m81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375395 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken0 " "Variable or input pin \"clocken0\" is defined but never used." {  } { { "db/altsyncram_2m81.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_2m81.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/imem.v" 84 0 0 } } { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 216 0 0 } } { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 90 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1481142375395 "|skeleton|processor:myprocessor|imem:myimem|altsyncram:altsyncram_component|altsyncram_2m81:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_seven_segment decimal_to_seven_segment:dig1 " "Elaborating entity \"decimal_to_seven_segment\" for hierarchy \"decimal_to_seven_segment:dig1\"" {  } { { "skeleton.v" "dig1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "decimal_to_seven_segment.v(51) " "Verilog HDL Case Statement warning at decimal_to_seven_segment.v(51): can't check case statement for completeness because the case expression has too many possible states" {  } { { "decimal_to_seven_segment.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/decimal_to_seven_segment.v" 51 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 "|skeleton|decimal_to_seven_segment:dig1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex4 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex4\"" {  } { { "skeleton.v" "hex4" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375442 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142375442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper2_pipe_y vga_controller.v(207) " "Verilog HDL or VHDL warning at vga_controller.v(207): object \"upper2_pipe_y\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lower_pipe_height vga_controller.v(82) " "Verilog HDL or VHDL warning at vga_controller.v(82): object \"lower_pipe_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_pipe_height vga_controller.v(87) " "Verilog HDL or VHDL warning at vga_controller.v(87): object \"upper_pipe_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lower_pipe2_height vga_controller.v(92) " "Verilog HDL or VHDL warning at vga_controller.v(92): object \"lower_pipe2_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_pipe2_height vga_controller.v(97) " "Verilog HDL or VHDL warning at vga_controller.v(97): object \"upper_pipe2_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lower_pipe3_height vga_controller.v(102) " "Verilog HDL or VHDL warning at vga_controller.v(102): object \"lower_pipe3_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "upper_pipe3_height vga_controller.v(107) " "Verilog HDL or VHDL warning at vga_controller.v(107): object \"upper_pipe3_height\" assigned a value but never read" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "upper_pipe2_y vga_controller.v(206) " "Verilog HDL warning at vga_controller.v(206): object upper_pipe2_y used but never assigned" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 206 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(190) " "Verilog HDL assignment warning at vga_controller.v(190): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(192) " "Verilog HDL assignment warning at vga_controller.v(192): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(195) " "Verilog HDL assignment warning at vga_controller.v(195): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(200) " "Verilog HDL assignment warning at vga_controller.v(200): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(202) " "Verilog HDL assignment warning at vga_controller.v(202): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(205) " "Verilog HDL assignment warning at vga_controller.v(205): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 1 vga_controller.v(207) " "Verilog HDL assignment warning at vga_controller.v(207): truncated value with size 19 to match size of target (1)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(210) " "Verilog HDL assignment warning at vga_controller.v(210): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(212) " "Verilog HDL assignment warning at vga_controller.v(212): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(215) " "Verilog HDL assignment warning at vga_controller.v(215): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_controller.v(289) " "Verilog HDL assignment warning at vga_controller.v(289): truncated value with size 32 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 vga_controller.v(293) " "Verilog HDL assignment warning at vga_controller.v(293): truncated value with size 6 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(308) " "Verilog HDL assignment warning at vga_controller.v(308): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(318) " "Verilog HDL assignment warning at vga_controller.v(318): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(328) " "Verilog HDL assignment warning at vga_controller.v(328): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 vga_controller.v(384) " "Verilog HDL assignment warning at vga_controller.v(384): truncated value with size 32 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 vga_controller.v(388) " "Verilog HDL assignment warning at vga_controller.v(388): truncated value with size 6 to match size of target (5)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(403) " "Verilog HDL assignment warning at vga_controller.v(403): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(413) " "Verilog HDL assignment warning at vga_controller.v(413): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(423) " "Verilog HDL assignment warning at vga_controller.v(423): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(441) " "Verilog HDL assignment warning at vga_controller.v(441): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(454) " "Verilog HDL assignment warning at vga_controller.v(454): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(455) " "Verilog HDL assignment warning at vga_controller.v(455): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(459) " "Verilog HDL assignment warning at vga_controller.v(459): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(483) " "Verilog HDL assignment warning at vga_controller.v(483): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(484) " "Verilog HDL assignment warning at vga_controller.v(484): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(488) " "Verilog HDL assignment warning at vga_controller.v(488): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(512) " "Verilog HDL assignment warning at vga_controller.v(512): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(513) " "Verilog HDL assignment warning at vga_controller.v(513): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(517) " "Verilog HDL assignment warning at vga_controller.v(517): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(544) " "Verilog HDL assignment warning at vga_controller.v(544): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(545) " "Verilog HDL assignment warning at vga_controller.v(545): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(549) " "Verilog HDL assignment warning at vga_controller.v(549): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(573) " "Verilog HDL assignment warning at vga_controller.v(573): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(574) " "Verilog HDL assignment warning at vga_controller.v(574): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(578) " "Verilog HDL assignment warning at vga_controller.v(578): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(603) " "Verilog HDL assignment warning at vga_controller.v(603): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(604) " "Verilog HDL assignment warning at vga_controller.v(604): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(608) " "Verilog HDL assignment warning at vga_controller.v(608): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(632) " "Verilog HDL assignment warning at vga_controller.v(632): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(633) " "Verilog HDL assignment warning at vga_controller.v(633): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(637) " "Verilog HDL assignment warning at vga_controller.v(637): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(668) " "Verilog HDL assignment warning at vga_controller.v(668): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(669) " "Verilog HDL assignment warning at vga_controller.v(669): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 vga_controller.v(673) " "Verilog HDL assignment warning at vga_controller.v(673): truncated value with size 32 to match size of target (17)" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "upper_pipe2_y 0 vga_controller.v(206) " "Net \"upper_pipe2_y\" at vga_controller.v(206) has no driver or initial value, using a default initial value '0'" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 206 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection vga_controller:vga_ins\|collision_detection:c " "Elaborating entity \"collision_detection\" for hierarchy \"vga_controller:vga_ins\|collision_detection:c\"" {  } { { "vga_controller.v" "c" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:static_data " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\"" {  } { { "vga_controller.v" "static_data" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file flappy_data.mif " "Parameter \"init_file\" = \"flappy_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375473 ""}  } { { "img_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142375473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ts91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ts91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ts91 " "Found entity 1: altsyncram_ts91" {  } { { "db/altsyncram_ts91.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ts91 vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated " "Elaborating entity \"altsyncram_ts91\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\|decode_u9a:rden_decode " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\|decode_u9a:rden_decode\"" {  } { { "db/altsyncram_ts91.tdf" "rden_decode" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lob vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\|mux_lob:mux2 " "Elaborating entity \"mux_lob\" for hierarchy \"vga_controller:vga_ins\|img_data:static_data\|altsyncram:altsyncram_component\|altsyncram_ts91:auto_generated\|mux_lob:mux2\"" {  } { { "db/altsyncram_ts91.tdf" "mux2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_ts91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_data vga_controller:vga_ins\|vga_data:vga_display " "Elaborating entity \"vga_data\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\"" {  } { { "vga_controller.v" "vga_display" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\"" {  } { { "vga_data.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\"" {  } { { "vga_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file game_screen.mif " "Parameter \"init_file\" = \"game_screen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375629 ""}  } { { "vga_data.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_data.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142375629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3qi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qi1 " "Found entity 1: altsyncram_3qi1" {  } { { "db/altsyncram_3qi1.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qi1 vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated " "Elaborating entity \"altsyncram_3qi1\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hua vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|decode_hua:decode3 " "Elaborating entity \"decode_hua\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|decode_hua:decode3\"" {  } { { "db/altsyncram_3qi1.tdf" "decode3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_3qi1.tdf" "rden_decode" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|vga_data:vga_display\|altsyncram:altsyncram_component\|altsyncram_3qi1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_3qi1.tdf" "mux2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3qi1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file flappy_index.mif " "Parameter \"init_file\" = \"flappy_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142375879 ""}  } { { "img_index.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/img_index.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142375879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gc1 " "Found entity 1: altsyncram_3gc1" {  } { { "db/altsyncram_3gc1.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/altsyncram_3gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142375926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142375926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_3gc1:auto_generated " "Elaborating entity \"altsyncram_3gc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_3gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142375926 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegA\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:registerfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:registerfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/processor.v" 1126 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1481142379124 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1481142379124 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "skeleton.v" "Mod1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "skeleton.v" "Div0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "skeleton.v" "Mod2" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "skeleton.v" "Div1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "skeleton.v" "Mod3" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Div0\"" {  } { { "vga_controller.v" "Div0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 657 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod1\"" {  } { { "vga_controller.v" "Mod1" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 657 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|Mod0\"" {  } { { "vga_controller.v" "Mod0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 656 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "skeleton.v" "Mod0" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1481142386062 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1481142386062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142386092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386092 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142386092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_3bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142386272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386272 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142386272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_0jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 101 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142386332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386332 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 101 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142386332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_3jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Div0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 657 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142386442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386442 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 657 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142386442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod1\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 657 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142386522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386522 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 657 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142386522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_ucm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_jnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_qaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|lpm_divide:Mod0\"" {  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 656 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142386612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386612 ""}  } { { "vga_controller.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/vga_controller.v" 656 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142386612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481142386622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481142386622 ""}  } { { "skeleton.v" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/skeleton.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481142386622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/lpm_divide_5bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/Student/Desktop/FPGA_flappy_bird_final/skeleton/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481142386712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481142386712 ""}
