$date
	Sun Oct 17 21:23:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 8 ! ALU_Out [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 4 # ALU_Sel [3:0] $end
$var reg 8 $ B [7:0] $end
$var reg 1 % clk $end
$var integer 32 & index [31:0] $end
$scope module dut $end
$var wire 8 ' A [7:0] $end
$var wire 4 ( ALU_Sel [3:0] $end
$var wire 8 ) B [7:0] $end
$var wire 1 % clk $end
$var reg 8 * ALU_out [7:0] $end
$var reg 8 + ALU_result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11010001 +
b11010001 *
b100000 )
b0 (
b10110001 '
b0 &
1%
b100000 $
b0 #
b10110001 "
b11010001 !
$end
#5
0%
b1 #
b1 (
#10
b10010001 +
b10010001 !
b10010001 *
b1 &
1%
#15
0%
b10 #
b10 (
#20
b100000 +
b100000 !
b100000 *
b10 &
1%
#25
0%
b11 #
b11 (
#30
b101 +
b101 !
b101 *
b11 &
1%
#35
0%
b100 #
b100 (
#40
b10110110 !
b10110110 *
b10110110 +
b100 &
1%
#45
0%
b101 #
b101 (
#50
b11010110 +
b11010110 !
b11010110 *
b101 &
1%
#55
0%
b110 #
b110 (
#60
b11110110 +
b11110110 !
b11110110 *
b110 &
1%
#65
0%
b111 #
b111 (
#70
b10110001 +
b10110001 !
b10110001 *
b111 &
1%
#75
0%
b1000 #
b1000 (
#80
b11011000 +
b11011000 !
b11011000 *
b1000 &
1%
#85
0%
b1001 #
b1001 (
#90
b100000 +
b100000 !
b100000 *
b1001 &
1%
#95
0%
b1010 #
b1010 (
#100
b10110001 +
b10110001 !
b10110001 *
b1010 &
1%
#105
0%
b1011 #
b1011 (
#110
b10010001 +
b10010001 !
b10010001 *
b1011 &
1%
#115
0%
b1100 #
b1100 (
#120
b11011111 +
b11011111 !
b11011111 *
b1100 &
1%
#125
0%
b1101 #
b1101 (
#130
b0 +
b0 !
b0 *
b1101 &
1%
#135
0%
b1110 #
b1110 (
#140
b11111111 +
b11111111 !
b11111111 *
b1110 &
1%
#145
0%
b1111 #
b1111 (
#150
b0 +
b0 !
b0 *
b1111 &
1%
