Analysis & Synthesis report for Snake
Fri Dec 09 16:58:59 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 16. Port Connectivity Checks: "VGA_generator:generator"
 17. Port Connectivity Checks: "kbInput:keyboard"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 09 16:58:59 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Snake                                       ;
; Top-level Entity Name              ; Snake                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,697                                       ;
;     Total combinational functions  ; 1,418                                       ;
;     Dedicated logic registers      ; 478                                         ;
; Total registers                    ; 478                                         ;
; Total pins                         ; 32                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Snake              ; Snake              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; Snake.v                          ; yes             ; User Verilog HDL File        ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v                    ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc               ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                    ;         ;
; db/lpm_divide_icm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/lpm_divide_icm.tdf      ;         ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/sign_div_unsign_7nh.tdf ;         ;
; db/alt_u_div_2af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_2af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_abm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/lpm_divide_abm.tdf      ;         ;
; db/sign_div_unsign_vlh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/sign_div_unsign_vlh.tdf ;         ;
; db/alt_u_div_i7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_i7f.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,697     ;
;                                             ;           ;
; Total combinational functions               ; 1418      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 198       ;
;     -- 3 input functions                    ; 547       ;
;     -- <=2 input functions                  ; 673       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 476       ;
;     -- arithmetic mode                      ; 942       ;
;                                             ;           ;
; Total registers                             ; 478       ;
;     -- Dedicated logic registers            ; 478       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 32        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 336       ;
; Total fan-out                               ; 5026      ;
; Average fan-out                             ; 2.56      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name         ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Snake                                 ; 1418 (1145)       ; 478 (374)    ; 0           ; 0            ; 0       ; 0         ; 32   ; 0            ; |Snake                                                                                                 ; Snake               ; work         ;
;    |VGA_generator:generator|           ; 45 (45)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|VGA_generator:generator                                                                         ; VGA_generator       ; work         ;
;    |clk_reduce:reduce|                 ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|clk_reduce:reduce                                                                               ; clk_reduce          ; work         ;
;    |kbInput:keyboard|                  ; 92 (92)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|kbInput:keyboard                                                                                ; kbInput             ; work         ;
;    |lpm_divide:Mod0|                   ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_icm:auto_generated|  ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                   ; lpm_divide_icm      ; work         ;
;          |sign_div_unsign_7nh:divider| ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                       ; sign_div_unsign_7nh ; work         ;
;             |alt_u_div_2af:divider|    ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider ; alt_u_div_2af       ; work         ;
;    |lpm_divide:Mod1|                   ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_abm:auto_generated|  ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|lpm_divide:Mod1|lpm_divide_abm:auto_generated                                                   ; lpm_divide_abm      ; work         ;
;          |sign_div_unsign_vlh:divider| ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|lpm_divide:Mod1|lpm_divide_abm:auto_generated|sign_div_unsign_vlh:divider                       ; sign_div_unsign_vlh ; work         ;
;             |alt_u_div_i7f:divider|    ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|lpm_divide:Mod1|lpm_divide_abm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider ; alt_u_div_i7f       ; work         ;
;    |updateCLK:clk_updateCLK|           ; 39 (39)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Snake|updateCLK:clk_updateCLK                                                                         ; updateCLK           ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; kbInput:keyboard|direction[1]                      ; GND                 ; yes                    ;
; kbInput:keyboard|direction[2]                      ; GND                 ; yes                    ;
; kbInput:keyboard|direction[3]                      ; GND                 ; yes                    ;
; kbInput:keyboard|direction[4]                      ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; foodYCount[9..15]                      ; Stuck at GND due to stuck port data_in ;
; foodXCount[10..15]                     ; Stuck at GND due to stuck port data_in ;
; kbInput:keyboard|previousCode[8..10]   ; Stuck at GND due to stuck port data_in ;
; foodY[9,10]                            ; Merged with foodX[10]                  ;
; x[1]                                   ; Merged with x[0]                       ;
; y[0,1]                                 ; Merged with x[0]                       ;
; x1[1]                                  ; Merged with x1[0]                      ;
; y1[0,1]                                ; Merged with x1[0]                      ;
; x2[1]                                  ; Merged with x2[0]                      ;
; y2[0,1]                                ; Merged with x2[0]                      ;
; x3[1]                                  ; Merged with x3[0]                      ;
; y3[0,1]                                ; Merged with x3[0]                      ;
; x4[1]                                  ; Merged with x4[0]                      ;
; y4[0,1]                                ; Merged with x4[0]                      ;
; x5[1]                                  ; Merged with x5[0]                      ;
; y5[0,1]                                ; Merged with x5[0]                      ;
; x6[1]                                  ; Merged with x6[0]                      ;
; y6[0,1]                                ; Merged with x6[0]                      ;
; x7[1]                                  ; Merged with x7[0]                      ;
; y7[0,1]                                ; Merged with x7[0]                      ;
; x8[1]                                  ; Merged with x8[0]                      ;
; y8[0,1]                                ; Merged with x8[0]                      ;
; x9[1]                                  ; Merged with x9[0]                      ;
; y9[0,1]                                ; Merged with x9[0]                      ;
; x10[1]                                 ; Merged with x10[0]                     ;
; y10[0,1]                               ; Merged with x10[0]                     ;
; x11[1]                                 ; Merged with x11[0]                     ;
; y11[0,1]                               ; Merged with x11[0]                     ;
; x12[1]                                 ; Merged with x12[0]                     ;
; y12[0,1]                               ; Merged with x12[0]                     ;
; x13[1]                                 ; Merged with x13[0]                     ;
; y13[0,1]                               ; Merged with x13[0]                     ;
; x14[1]                                 ; Merged with x14[0]                     ;
; y14[0,1]                               ; Merged with x14[0]                     ;
; x15[1]                                 ; Merged with x15[0]                     ;
; y15[0,1]                               ; Merged with x15[0]                     ;
; x[0]                                   ; Stuck at GND due to stuck port data_in ;
; foodX[10]                              ; Stuck at GND due to stuck port data_in ;
; x1[0]                                  ; Stuck at GND due to stuck port data_in ;
; x2[0]                                  ; Stuck at GND due to stuck port data_in ;
; x3[0]                                  ; Stuck at GND due to stuck port data_in ;
; x4[0]                                  ; Stuck at GND due to stuck port data_in ;
; x5[0]                                  ; Stuck at GND due to stuck port data_in ;
; x6[0]                                  ; Stuck at GND due to stuck port data_in ;
; x7[0]                                  ; Stuck at GND due to stuck port data_in ;
; x8[0]                                  ; Stuck at GND due to stuck port data_in ;
; x9[0]                                  ; Stuck at GND due to stuck port data_in ;
; x10[0]                                 ; Stuck at GND due to stuck port data_in ;
; x11[0]                                 ; Stuck at GND due to stuck port data_in ;
; x12[0]                                 ; Stuck at GND due to stuck port data_in ;
; x13[0]                                 ; Stuck at GND due to stuck port data_in ;
; x14[0]                                 ; Stuck at GND due to stuck port data_in ;
; x15[0]                                 ; Stuck at GND due to stuck port data_in ;
; foodXCount[0]                          ; Stuck at GND due to stuck port data_in ;
; foodYCount[0]                          ; Stuck at GND due to stuck port data_in ;
; foodY[0]                               ; Stuck at GND due to stuck port data_in ;
; foodX[0]                               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 87 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                         ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register                                                                 ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------------+
; x[0]           ; Stuck at GND              ; x1[0], x2[0], x3[0], x4[0], x5[0], x6[0], x7[0], x8[0], x9[0], x10[0], x11[0], x12[0], x13[0], x14[0], ;
;                ; due to stuck port data_in ; x15[0], foodY[0], foodX[0]                                                                             ;
; foodXCount[10] ; Stuck at GND              ; foodX[10]                                                                                              ;
;                ; due to stuck port data_in ;                                                                                                        ;
+----------------+---------------------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 478   ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 358   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; foodX[8]                                  ; 2       ;
; foodX[7]                                  ; 2       ;
; foodX[4]                                  ; 2       ;
; foodY[7]                                  ; 2       ;
; foodY[4]                                  ; 2       ;
; x[8]                                      ; 4       ;
; x[6]                                      ; 4       ;
; y[7]                                      ; 4       ;
; y[6]                                      ; 4       ;
; y[5]                                      ; 4       ;
; y[4]                                      ; 4       ;
; foodXCount[8]                             ; 2       ;
; foodXCount[7]                             ; 2       ;
; foodXCount[4]                             ; 2       ;
; foodYCount[7]                             ; 2       ;
; foodYCount[4]                             ; 2       ;
; y15[7]                                    ; 2       ;
; y15[6]                                    ; 2       ;
; y15[5]                                    ; 2       ;
; y15[4]                                    ; 2       ;
; x15[8]                                    ; 2       ;
; x15[2]                                    ; 3       ;
; x14[8]                                    ; 3       ;
; x14[4]                                    ; 3       ;
; x14[3]                                    ; 3       ;
; y14[7]                                    ; 3       ;
; y14[6]                                    ; 3       ;
; y14[5]                                    ; 3       ;
; y14[4]                                    ; 3       ;
; x13[8]                                    ; 3       ;
; x13[5]                                    ; 3       ;
; x13[3]                                    ; 3       ;
; x13[2]                                    ; 4       ;
; y13[7]                                    ; 3       ;
; y13[6]                                    ; 3       ;
; y13[5]                                    ; 3       ;
; y13[4]                                    ; 3       ;
; x12[8]                                    ; 3       ;
; x12[6]                                    ; 3       ;
; y12[7]                                    ; 3       ;
; y12[6]                                    ; 3       ;
; y12[5]                                    ; 3       ;
; y12[4]                                    ; 3       ;
; y11[7]                                    ; 3       ;
; y11[6]                                    ; 3       ;
; y11[5]                                    ; 3       ;
; y11[4]                                    ; 3       ;
; x11[7]                                    ; 3       ;
; x11[6]                                    ; 3       ;
; x11[4]                                    ; 3       ;
; x11[3]                                    ; 3       ;
; x11[2]                                    ; 4       ;
; x10[7]                                    ; 3       ;
; x10[6]                                    ; 3       ;
; x10[5]                                    ; 3       ;
; x10[4]                                    ; 3       ;
; y10[7]                                    ; 3       ;
; y10[6]                                    ; 3       ;
; y10[5]                                    ; 3       ;
; y10[4]                                    ; 3       ;
; y9[7]                                     ; 3       ;
; y9[6]                                     ; 3       ;
; y9[5]                                     ; 3       ;
; y9[4]                                     ; 3       ;
; x9[8]                                     ; 3       ;
; x9[2]                                     ; 4       ;
; x8[8]                                     ; 3       ;
; x8[4]                                     ; 3       ;
; x8[3]                                     ; 3       ;
; y8[7]                                     ; 3       ;
; y8[6]                                     ; 3       ;
; y8[5]                                     ; 3       ;
; y8[4]                                     ; 3       ;
; x7[8]                                     ; 3       ;
; x7[5]                                     ; 3       ;
; x7[3]                                     ; 3       ;
; x7[2]                                     ; 4       ;
; y7[7]                                     ; 3       ;
; y7[6]                                     ; 3       ;
; y7[5]                                     ; 3       ;
; y7[4]                                     ; 3       ;
; y6[7]                                     ; 3       ;
; y6[6]                                     ; 3       ;
; y6[5]                                     ; 3       ;
; y6[4]                                     ; 3       ;
; x6[8]                                     ; 3       ;
; x6[6]                                     ; 3       ;
; x5[7]                                     ; 3       ;
; x5[6]                                     ; 3       ;
; x5[4]                                     ; 3       ;
; x5[3]                                     ; 3       ;
; x5[2]                                     ; 4       ;
; y5[7]                                     ; 3       ;
; y5[6]                                     ; 3       ;
; y5[5]                                     ; 3       ;
; y5[4]                                     ; 3       ;
; x4[7]                                     ; 3       ;
; x4[6]                                     ; 3       ;
; x4[5]                                     ; 3       ;
; x4[4]                                     ; 3       ;
; Total number of inverted registers = 122* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Snake|foodCount[3]        ;
; 17:1               ; 7 bits    ; 77 LEs        ; 7 LEs                ; 70 LEs                 ; Yes        ; |Snake|x[10]               ;
; 17:1               ; 5 bits    ; 55 LEs        ; 5 LEs                ; 50 LEs                 ; Yes        ; |Snake|y[10]               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |Snake|x[8]                ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |Snake|y[6]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_icm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 9              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_abm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_generator:generator"                                                                                                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DisplayArea ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; xCounter    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; yCounter    ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbInput:keyboard"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ff         ; 478                         ;
;     ENA               ; 348                         ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 120                         ;
; cycloneiii_lcell_comb ; 1423                        ;
;     arith             ; 942                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 428                         ;
;         3 data inputs ; 512                         ;
;     normal            ; 481                         ;
;         0 data inputs ; 42                          ;
;         1 data inputs ; 59                          ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 198                         ;
;                       ;                             ;
; Max LUT depth         ; 8.90                        ;
; Average LUT depth     ; 4.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Dec 09 16:58:29 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at Snake.v(67): truncated literal to match 8 bits File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 67
Warning (10229): Verilog HDL Expression warning at Snake.v(69): truncated literal to match 8 bits File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 69
Info (12021): Found 5 design units, including 5 entities, in source file snake.v
    Info (12023): Found entity 1: Snake File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 1
    Info (12023): Found entity 2: VGA_generator File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 279
    Info (12023): Found entity 3: updateCLK File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 336
    Info (12023): Found entity 4: clk_reduce File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 353
    Info (12023): Found entity 5: kbInput File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 368
Warning (10236): Verilog HDL Implicit Net warning at Snake.v(55): created implicit net for "DisplayArea" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at Snake.v(61): created implicit net for "food" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 61
Info (12127): Elaborating entity "Snake" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Snake.v(93): truncated value with size 16 to match size of target (11) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 93
Warning (10230): Verilog HDL assignment warning at Snake.v(94): truncated value with size 16 to match size of target (11) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 94
Warning (10230): Verilog HDL assignment warning at Snake.v(122): truncated value with size 16 to match size of target (11) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 122
Warning (10230): Verilog HDL assignment warning at Snake.v(123): truncated value with size 16 to match size of target (11) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 123
Warning (10230): Verilog HDL assignment warning at Snake.v(124): truncated value with size 32 to match size of target (10) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 124
Warning (10230): Verilog HDL assignment warning at Snake.v(128): truncated value with size 16 to match size of target (11) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 128
Warning (10230): Verilog HDL assignment warning at Snake.v(129): truncated value with size 16 to match size of target (11) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 129
Info (12128): Elaborating entity "kbInput" for hierarchy "kbInput:keyboard" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at Snake.v(375): object "recordNext" assigned a value but never read File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 375
Warning (10235): Verilog HDL Always Construct warning at Snake.v(405): variable "direction" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 405
Warning (10240): Verilog HDL Always Construct warning at Snake.v(393): inferring latch(es) for variable "direction", which holds its previous value in one or more paths through the always construct File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 393
Info (10041): Inferred latch for "direction[0]" at Snake.v(397) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 397
Info (10041): Inferred latch for "direction[1]" at Snake.v(397) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 397
Info (10041): Inferred latch for "direction[2]" at Snake.v(397) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 397
Info (10041): Inferred latch for "direction[3]" at Snake.v(397) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 397
Info (10041): Inferred latch for "direction[4]" at Snake.v(397) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 397
Info (12128): Elaborating entity "updateCLK" for hierarchy "updateCLK:clk_updateCLK" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 53
Warning (10230): Verilog HDL assignment warning at Snake.v(343): truncated value with size 32 to match size of target (22) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 343
Info (12128): Elaborating entity "clk_reduce" for hierarchy "clk_reduce:reduce" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 54
Info (12128): Elaborating entity "VGA_generator" for hierarchy "VGA_generator:generator" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 55
Warning (10230): Verilog HDL assignment warning at Snake.v(304): truncated value with size 32 to match size of target (10) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 304
Warning (10230): Verilog HDL assignment warning at Snake.v(314): truncated value with size 32 to match size of target (10) File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 314
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 217
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 218
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 217
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 217
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf
    Info (12023): Found entity 1: lpm_divide_icm File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/lpm_divide_icm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/sign_div_unsign_7nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf
    Info (12023): Found entity 1: alt_u_div_2af File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_2af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod1" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 218
Info (12133): Instantiated megafunction "lpm_divide:Mod1" with the following parameter: File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 218
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_abm.tdf
    Info (12023): Found entity 1: lpm_divide_abm File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/lpm_divide_abm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/sign_div_unsign_vlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf
    Info (12023): Found entity 1: alt_u_div_i7f File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_i7f.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Add2~16" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 61
    Info (17048): Logic cell "Add4~16" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/Snake.v Line: 61
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_14_result_int[2]~18" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_2af.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider|add_sub_14_result_int[1]~20" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_2af.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_abm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider|add_sub_14_result_int[1]~18" File: C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/db/alt_u_div_i7f.tdf Line: 57
Info (144001): Generated suppressed messages file C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/output_files/Snake.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1772 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1740 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 856 megabytes
    Info: Processing ended: Fri Dec 09 16:58:59 2016
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/David/Documents/ECE 287/Project/287-Project/Snake/output_files/Snake.map.smsg.


