Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne05.ecn.purdue.edu, pid 5920
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/ferret/ns_m_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec ferret -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/ferret --router_map_file configs/topologies/paper_solutions/ns_m_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f7496a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f752710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f75a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f764710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f76c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6f7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6ff710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f709710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f711710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f71a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f724710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f72c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6b6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6be710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6c8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6d0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6da710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6e3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6ec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f675710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f67d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f687710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f68f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f69a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6a2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f6ac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f635710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f63e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f647710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f651710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f65a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f663710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f66c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5f4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5fd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f606710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f60f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f619710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f622710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f62b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5b4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5be710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5c7710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5cf710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5d8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5e1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5ea710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f573710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f57c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f585710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f58d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f599710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5a1710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f5ac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f534710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f53d710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f546710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f54f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f558710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f560710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f56a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f572710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f4fc710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f732f504710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f50e400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f50ee48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f5188d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f520358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f520da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f529828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f5322b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f532cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4bb780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4c3208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4c3c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4cc6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4d6160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4d6ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4de630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4e80b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4e8b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4f1588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4f1fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f47aa58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4824e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f482f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f48b9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f494438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f494e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f49e908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4a6390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4a6dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4b0860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4392e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f439d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4427b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f44b240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f44bc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f454710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f45d198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f45dbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f465668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f46e0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f46eb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3f75c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f402048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f402a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f40b518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f40bf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f4149e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f41c470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f41ceb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f425940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f42e3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f42ee10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3b7898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3bf320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3bfd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3c97f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3d2278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3d2cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3db748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f73304910f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7330491ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3e9630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f3740b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f374b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f732f37c588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f37ceb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f384128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f384358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f384588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f3847b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f3849e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f384c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f384e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f3910b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f3912e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f391518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f391748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f391978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f391ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f391dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f732f39c048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f732f343f28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f732f34c588>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 51928923307500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 51978901712000 because a thread reached the max instruction count
