{:input (genetic.crossover/dumb-crossover 1569179776 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_14 , \\wire:missing_edge , wire3_21, \\wire26_:missing_35_36 , \\wire27_:missing_36 , wire28_41, wire29_45);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_14 ;\n  wire \\wire0_:missing_14 ;\n  wire wire10_22;\n  wire \\wire10_:missing ;\n  wire wire11_17;\n  wire wire12_17;\n  wire wire13_20;\n  wire wire15_16_18_20;\n  wire wire15_16_18_35;\n  wire wire17_19_7;\n  wire wire18_13;\n  wire \\wire18_13_:missing ;\n  wire \\wire18_43_:missing_49 ;\n  wire wire18_44;\n  wire \\wire18_:missing_14 ;\n  wire \\wire18_:missing_24 ;\n  wire \\wire18_:missing_35 ;\n  wire wire22_25;\n  wire wire24;\n  input \\wire26_:missing_35_36 ;\n  wire \\wire26_:missing_35_36 ;\n  input \\wire27_:missing_36 ;\n  wire \\wire27_:missing_36 ;\n  input wire28_41;\n  wire wire28_41;\n  output wire29_45;\n  wire wire29_45;\n  wire wire31_15;\n  wire \\wire31_:missing ;\n  wire wire32_15_50;\n  wire wire32_42;\n  wire wire33_15;\n  wire \\wire34_40_:missing ;\n  wire \\wire34_:missing ;\n  wire \\wire37_:missing ;\n  wire wire38_45;\n  wire \\wire38_:missing_39_35 ;\n  wire \\wire38_:missing_39_41 ;\n  wire wire39_40;\n  output wire3_21;\n  wire wire3_21;\n  wire wire47_15;\n  wire wire48_50;\n  wire wire49;\n  wire \\wire5_:missing_23 ;\n  wire wire6;\n  wire wire7_14;\n  wire \\wire7_:missing ;\n  wire wire9_15_25;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_40_44 ;\n  wire \\wire:missing_47 ;\n  wire \\wire:missing_48 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire7_:missing  = 2'h1 >> wire7_14;\n  assign \\wire:missing_edge  = 4'h8 >> { wire15_16_18_35, wire15_16_18_20 };\n  assign wire12_17 = 4'h6 >> { wire11_17, wire17_19_7 };\n  assign \\wire18_:missing_14  = 4'h8 >> { wire15_16_18_35, wire15_16_18_20 };\n  assign \\wire:missing_19  = 4'h8 >> { wire17_19_7, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_15;\n  assign wire32_42 = 2'h1 >> wire32_15_50;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_15;\n  assign \\wire34_:missing  = 2'h1 >> \\wire34_40_:missing ;\n  assign wire15_16_18_35 = 4'h8 >> { \\wire18_:missing_35 , \\wire26_:missing_35_36  };\n  assign \\wire:missing_36  = 4'h8 >> { \\wire27_:missing_36 , \\wire26_:missing_35_36  };\n  assign \\wire37_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire38_45 = 4'h4 >> { \\wire38_:missing_39_41 , \\wire38_:missing_39_35  };\n  assign wire39_40 = 4'h8 >> { \\wire38_:missing_39_41 , \\wire38_:missing_39_35  };\n  assign \\wire34_40_:missing  = 4'h8 >> { \\wire:missing_40_44 , wire39_40 };\n  assign \\wire9_:missing  = 2'h1 >> wire9_15_25;\n  assign wire49 = 2'hx >> \\wire18_43_:missing_49 ;\n  assign \\wire10_:missing  = 2'h1 >> wire10_22;\n  assign wire11_17 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire12_17;\n  assign wire13_20 = 4'h6 >> { \\wire18_13_:missing , wire18_13 };\n  assign wire7_14 = 4'h8 >> { \\wire0_:missing_14 , \\wire18_:missing_14  };\n  assign \\wire:missing_15  = 4'h2 >> { wire15_16_18_35, wire15_16_18_20 };\n  assign \\wire5_:missing_23  = 1'h0;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire48_50 = wire32_15_50;\n  assign \\wire:missing_48  = wire48_50;\n  assign \\wire:missing_47  = wire47_15;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire29_45 = wire38_45;\n  assign \\wire:missing_40_44  = wire18_44;\n  assign \\wire:missing_edge  = \\wire18_43_:missing_49 ;\n  assign \\wire:missing_edge  = wire32_42;\n  assign \\wire38_:missing_39_41  = wire28_41;\n  assign wire22_25 = wire9_15_25;\n  assign wire24 = \\wire18_:missing_24 ;\n  assign \\wire:missing_edge  = \\wire5_:missing_23 ;\n  assign wire10_22 = wire22_25;\n  assign wire3_21 = \\wire:missing_edge ;\n  assign wire15_16_18_20 = wire13_20;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:3.1-106.10\" *)\nmodule postsynth(\\wire0_:missing_14 , \\wire:missing_edge , wire3_21, \\wire26_:missing_35_36 , \\wire27_:missing_36 , wire28_41, wire29_45);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:5.9-5.27\" *)\n  input \\wire0_:missing_14 ;\n  wire \\wire0_:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:9.8-9.17\" *)\n  wire wire11_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:17.8-17.30\" *)\n  wire \\wire18_43_:missing_49 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:24.9-24.31\" *)\n  input \\wire26_:missing_35_36 ;\n  wire \\wire26_:missing_35_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:26.9-26.28\" *)\n  input \\wire27_:missing_36 ;\n  wire \\wire27_:missing_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:28.9-28.18\" *)\n  input wire28_41;\n  wire wire28_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:30.10-30.19\" *)\n  output wire29_45;\n  wire wire29_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:35.8-35.17\" *)\n  wire wire32_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:39.8-39.24\" *)\n  wire \\wire37_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:40.8-40.17\" *)\n  wire wire38_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:41.8-41.30\" *)\n  wire \\wire38_:missing_39_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:42.8-42.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire38_:missing_39_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:44.10-44.18\" *)\n  output wire3_21;\n  wire wire3_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:48.8-48.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:49.8-49.26\" *)\n  wire \\wire5_:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:50.8-50.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/158720CD.v:61.9-61.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_17 = 1'h0;\n  assign \\wire18_43_:missing_49  = 1'h1;\n  assign wire29_45 = 1'hx;\n  assign wire32_42 = 1'h1;\n  assign \\wire37_:missing  = 1'h1;\n  assign wire38_45 = 1'hx;\n  assign \\wire38_:missing_39_35  = 1'hx;\n  assign \\wire38_:missing_39_41  = wire28_41;\n  assign wire3_21 = 1'h1;\n  assign wire49 = 1'hx;\n  assign \\wire5_:missing_23  = 1'h0;\n  assign wire6 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:29:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q/src/top.v'.\nSBY  2:29:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] Copy '/tmp/fuzzmount2DDF5D8C/158720CD.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q/src/158720CD.v'.\nSBY  2:29:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] Copy '/tmp/fuzzmount2DDF5D8C/158720CD.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q/src/158720CD.post.v'.\nSBY  2:29:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] engine_0: abc pdr\nSBY  2:29:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:29:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/158720CD.v:83$50_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/158720CD.v:83$50.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:29:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/158720CD.v:71$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/158720CD.v:71$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:29:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/158720CD.v:70$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/158720CD.v:70$37.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:29:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/158720CD.v:64$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/158720CD.v:64$31.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:29:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: Warning: Wire presynth.\\wire38_:missing_39_35 is used but has no driver.\nSBY  2:29:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:29:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:29:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] base: finished (returncode=0)\nSBY  2:29:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:29:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] aig: Warning: Wire presynth.\\wire38_:missing_39_35 is used but has no driver.\nSBY  2:29:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:29:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] aig: finished (returncode=0)\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] engine_0: Warning: The network has no constraints.\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] engine_0: finished (returncode=0)\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] engine_0: Status returned by engine: FAIL\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q'.\nSBY  2:29:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6zd33n2q] DONE (FAIL, rc=2)\n", :err ""}}}