Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jun 23 15:21:40 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                             Logical Path                                                             | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |                Start Point Pin                |       End Point Pin      |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
| Path #1   | 10.000      | 9.412      | 2.709(29%)  | 6.703(71%) | -0.043     | 0.428 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][18]/D |
| Path #2   | 10.000      | 9.257      | 3.132(34%)  | 6.125(66%) | -0.055     | 0.586 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[13][26]/D |
| Path #3   | 10.000      | 9.223      | 2.709(30%)  | 6.514(70%) | -0.043     | 0.617 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[12][18]/D |
| Path #4   | 10.000      | 9.237      | 2.663(29%)  | 6.574(71%) | -0.050     | 0.632 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[0][28]/D  |
| Path #5   | 10.000      | 9.238      | 3.132(34%)  | 6.106(66%) | -0.058     | 0.637 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][26]/D |
| Path #6   | 10.000      | 9.197      | 3.132(35%)  | 6.065(65%) | -0.055     | 0.646 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][26]/D |
| Path #7   | 10.000      | 9.213      | 2.825(31%)  | 6.388(69%) | -0.048     | 0.658 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][23]/D  |
| Path #8   | 10.000      | 9.176      | 2.613(29%)  | 6.563(71%) | -0.026     | 0.660 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][16]/D  |
| Path #9   | 10.000      | 9.179      | 3.132(35%)  | 6.047(65%) | -0.058     | 0.661 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][26]/D  |
| Path #10  | 10.000      | 9.153      | 2.663(30%)  | 6.490(70%) | -0.048     | 0.682 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][28]/D  |
| Path #11  | 10.000      | 9.177      | 3.132(35%)  | 6.045(65%) | -0.058     | 0.699 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][26]/D  |
| Path #12  | 10.000      | 9.139      | 2.729(30%)  | 6.410(70%) | -0.044     | 0.712 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][17]/D |
| Path #13  | 10.000      | 9.138      | 2.729(30%)  | 6.409(70%) | -0.044     | 0.716 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[15][17]/D |
| Path #14  | 10.000      | 9.108      | 2.663(30%)  | 6.445(70%) | -0.051     | 0.724 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][28]/D  |
| Path #15  | 10.000      | 9.127      | 2.663(30%)  | 6.464(70%) | -0.046     | 0.725 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[10][28]/D |
| Path #16  | 10.000      | 9.097      | 2.663(30%)  | 6.434(70%) | -0.050     | 0.751 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][28]/D  |
| Path #17  | 10.000      | 9.095      | 2.825(32%)  | 6.270(68%) | -0.047     | 0.756 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[12][23]/D |
| Path #18  | 10.000      | 9.094      | 2.825(32%)  | 6.269(68%) | -0.046     | 0.757 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][23]/D  |
| Path #19  | 10.000      | 9.064      | 2.663(30%)  | 6.401(70%) | -0.050     | 0.757 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[3][28]/D  |
| Path #20  | 10.000      | 9.111      | 2.663(30%)  | 6.448(70%) | -0.051     | 0.758 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[12][28]/D |
| Path #21  | 10.000      | 9.089      | 2.825(32%)  | 6.264(68%) | -0.048     | 0.760 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][23]/D |
| Path #22  | 10.000      | 9.067      | 2.825(32%)  | 6.242(68%) | -0.047     | 0.769 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][23]/D  |
| Path #23  | 10.000      | 9.115      | 2.825(31%)  | 6.290(69%) | -0.047     | 0.771 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][23]/D |
| Path #24  | 10.000      | 9.086      | 3.132(35%)  | 5.954(65%) | -0.055     | 0.778 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][26]/D  |
| Path #25  | 10.000      | 9.056      | 3.132(35%)  | 5.924(65%) | -0.053     | 0.788 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][26]/D  |
| Path #26  | 10.000      | 9.066      | 2.613(29%)  | 6.453(71%) | -0.042     | 0.790 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[6][16]/D  |
| Path #27  | 10.000      | 9.021      | 2.771(31%)  | 6.250(69%) | -0.050     | 0.813 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[5][31]/D  |
| Path #28  | 10.000      | 9.040      | 2.613(29%)  | 6.427(71%) | -0.042     | 0.816 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][16]/D  |
| Path #29  | 10.000      | 9.032      | 2.647(30%)  | 6.385(70%) | -0.048     | 0.818 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[3][21]/D  |
| Path #30  | 10.000      | 9.036      | 2.613(29%)  | 6.423(71%) | -0.043     | 0.819 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][16]/D |
| Path #31  | 10.000      | 9.067      | 2.825(32%)  | 6.242(68%) | -0.047     | 0.820 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[15][23]/D |
| Path #32  | 10.000      | 9.036      | 2.613(29%)  | 6.423(71%) | -0.041     | 0.821 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][16]/D  |
| Path #33  | 10.000      | 9.032      | 2.771(31%)  | 6.261(69%) | -0.051     | 0.821 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[2][31]/D  |
| Path #34  | 10.000      | 9.007      | 2.729(31%)  | 6.278(69%) | -0.044     | 0.821 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[13][17]/D |
| Path #35  | 10.000      | 9.016      | 2.729(31%)  | 6.287(69%) | -0.043     | 0.824 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][17]/D  |
| Path #36  | 10.000      | 9.002      | 3.132(35%)  | 5.870(65%) | -0.055     | 0.827 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][26]/D |
| Path #37  | 10.000      | 9.032      | 2.647(30%)  | 6.385(70%) | -0.047     | 0.828 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[9][21]/D  |
| Path #38  | 10.000      | 9.022      | 2.647(30%)  | 6.375(70%) | -0.045     | 0.831 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[6][21]/D  |
| Path #39  | 10.000      | 9.021      | 2.709(31%)  | 6.312(69%) | -0.028     | 0.835 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][18]/D  |
| Path #40  | 10.000      | 9.064      | 2.825(32%)  | 6.239(68%) | -0.032     | 0.838 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][23]/D  |
| Path #41  | 10.000      | 9.011      | 2.647(30%)  | 6.364(70%) | -0.047     | 0.839 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[11][21]/D |
| Path #42  | 10.000      | 9.044      | 2.771(31%)  | 6.273(69%) | -0.053     | 0.840 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[4][31]/D  |
| Path #43  | 10.000      | 9.053      | 2.613(29%)  | 6.440(71%) | -0.041     | 0.840 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][16]/D |
| Path #44  | 10.000      | 9.006      | 2.647(30%)  | 6.359(70%) | -0.048     | 0.844 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[2][21]/D  |
| Path #45  | 10.000      | 9.150      | 3.083(34%)  | 6.067(66%) | -0.045     | 0.847 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(31)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-LUT4-(1)-LUT6-(1)-LUT6-(1)-FDRE/D             | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_zero_flag_reg/D        |
| Path #46  | 10.000      | 9.009      | 2.613(30%)  | 6.396(70%) | -0.041     | 0.847 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[12][16]/D |
| Path #47  | 10.000      | 9.008      | 3.132(35%)  | 5.876(65%) | -0.053     | 0.857 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[15][26]/D |
| Path #48  | 10.000      | 9.010      | 2.729(31%)  | 6.281(69%) | -0.026     | 0.859 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[4][17]/D  |
| Path #49  | 10.000      | 6.269      | 1.599(26%)  | 4.670(74%) | -2.456     | 0.860 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(23)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(8)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 23          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[13][2]/CE |
| Path #50  | 10.000      | 6.269      | 1.599(26%)  | 4.670(74%) | -2.456     | 0.860 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(23)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(8)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 23          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[13][4]/CE |
| Path #51  | 10.000      | 6.269      | 1.599(26%)  | 4.670(74%) | -2.456     | 0.860 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(23)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(8)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 23          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[13][5]/CE |
| Path #52  | 10.000      | 6.269      | 1.599(26%)  | 4.670(74%) | -2.456     | 0.860 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(23)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(8)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 23          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[13][6]/CE |
| Path #53  | 10.000      | 9.027      | 2.613(29%)  | 6.414(71%) | -0.042     | 0.864 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[10][16]/D |
| Path #54  | 10.000      | 8.989      | 2.729(31%)  | 6.260(69%) | -0.028     | 0.867 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][17]/D  |
| Path #55  | 10.000      | 8.981      | 3.132(35%)  | 5.849(65%) | -0.050     | 0.867 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][26]/D  |
| Path #56  | 10.000      | 8.986      | 2.939(33%)  | 6.047(67%) | -0.050     | 0.867 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][27]/D |
| Path #57  | 10.000      | 9.012      | 3.132(35%)  | 5.880(65%) | -0.052     | 0.869 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][26]/D  |
| Path #58  | 10.000      | 8.966      | 2.663(30%)  | 6.303(70%) | -0.048     | 0.869 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][28]/D  |
| Path #59  | 10.000      | 9.008      | 3.132(35%)  | 5.876(65%) | -0.053     | 0.873 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[12][26]/D |
| Path #60  | 10.000      | 9.016      | 2.729(31%)  | 6.287(69%) | -0.043     | 0.874 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][17]/D |
| Path #61  | 10.000      | 8.976      | 2.729(31%)  | 6.247(69%) | -0.043     | 0.879 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[12][17]/D |
| Path #62  | 10.000      | 9.008      | 2.647(30%)  | 6.361(70%) | -0.047     | 0.879 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[10][21]/D |
| Path #63  | 10.000      | 8.959      | 2.709(31%)  | 6.250(69%) | -0.042     | 0.882 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][18]/D  |
| Path #64  | 10.000      | 8.960      | 2.771(31%)  | 6.189(69%) | -0.054     | 0.884 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[7][31]/D  |
| Path #65  | 10.000      | 8.959      | 2.771(31%)  | 6.188(69%) | -0.054     | 0.885 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][31]/D  |
| Path #66  | 10.000      | 8.985      | 2.647(30%)  | 6.338(70%) | -0.049     | 0.886 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[0][21]/D  |
| Path #67  | 10.000      | 6.242      | 1.599(26%)  | 4.643(74%) | -2.455     | 0.888 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(23)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(8)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 23          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[13][1]/CE |
| Path #68  | 10.000      | 6.242      | 1.599(26%)  | 4.643(74%) | -2.455     | 0.888 | 0.211             | Safely Timed       | Same Group        | 6            | 7      | FDRE/C-(23)-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT2-(8)-LUT4-(2)-LUT6-(16)-FDRE/CE                                                           | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 23          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[13][3]/CE |
| Path #69  | 10.000      | 8.962      | 2.939(33%)  | 6.023(67%) | -0.051     | 0.891 | 0.035             | Safely Timed       | Same Clock        | 14           | 14     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][27]/D  |
| Path #70  | 10.000      | 8.973      | 2.825(32%)  | 6.148(68%) | -0.031     | 0.893 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[0][23]/D  |
| Path #71  | 10.000      | 8.954      | 2.663(30%)  | 6.291(70%) | -0.050     | 0.894 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[15][28]/D |
| Path #72  | 10.000      | 8.985      | 2.122(24%)  | 6.863(76%) | -0.019     | 0.894 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[11][4]/D  |
| Path #73  | 10.000      | 8.939      | 2.709(31%)  | 6.230(69%) | -0.026     | 0.896 | 0.035             | Safely Timed       | Same Clock        | 11           | 11     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D                        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][18]/D  |
| Path #74  | 10.000      | 8.940      | 2.771(31%)  | 6.169(69%) | -0.053     | 0.904 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][31]/D  |
| Path #75  | 10.000      | 8.954      | 2.825(32%)  | 6.129(68%) | -0.044     | 0.905 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[13][23]/D |
| Path #76  | 10.000      | 8.943      | 2.825(32%)  | 6.118(68%) | -0.047     | 0.907 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][23]/D  |
| Path #77  | 10.000      | 8.943      | 2.663(30%)  | 6.280(70%) | -0.046     | 0.909 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[11][28]/D |
| Path #78  | 10.000      | 8.942      | 2.613(30%)  | 6.329(70%) | -0.043     | 0.912 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[2][16]/D  |
| Path #79  | 10.000      | 8.937      | 2.825(32%)  | 6.112(68%) | -0.046     | 0.915 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[14][23]/D |
| Path #80  | 10.000      | 8.971      | 2.647(30%)  | 6.324(70%) | -0.045     | 0.918 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D                      | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[4][21]/D  |
| Path #81  | 10.000      | 8.918      | 2.825(32%)  | 6.093(68%) | -0.047     | 0.918 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][23]/D  |
| Path #82  | 10.000      | 8.929      | 2.663(30%)  | 6.266(70%) | -0.048     | 0.920 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[13][28]/D |
| Path #83  | 10.000      | 8.987      | 3.068(35%)  | 5.919(65%) | -0.040     | 0.922 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(147)-LUT6-(3)-LUT6-(31)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[13][31]/D |
| Path #84  | 10.000      | 8.942      | 2.613(30%)  | 6.329(70%) | -0.042     | 0.922 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][16]/D  |
| Path #85  | 10.000      | 8.959      | 2.771(31%)  | 6.188(69%) | -0.054     | 0.923 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[1][31]/D  |
| Path #86  | 10.000      | 8.926      | 2.825(32%)  | 6.101(68%) | -0.047     | 0.925 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[7][23]/D  |
| Path #87  | 10.000      | 8.963      | 2.729(31%)  | 6.234(69%) | -0.044     | 0.927 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][17]/D  |
| Path #88  | 10.000      | 8.973      | 2.825(32%)  | 6.148(68%) | -0.031     | 0.929 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT5-(16)-FDRE/D        | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[3][23]/D  |
| Path #89  | 10.000      | 8.926      | 2.771(32%)  | 6.155(68%) | -0.051     | 0.930 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT5-(1)-LUT6-(15)-FDRE/D       | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[6][31]/D  |
| Path #90  | 10.000      | 8.954      | 2.663(30%)  | 6.291(70%) | -0.050     | 0.930 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[8][28]/D  |
| Path #91  | 10.000      | 8.939      | 2.729(31%)  | 6.210(69%) | -0.028     | 0.930 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[1][17]/D  |
| Path #92  | 10.000      | 8.935      | 2.122(24%)  | 6.813(76%) | -0.035     | 0.937 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-LUT4-(1)-LUT6-(1)-LUT6-(2)-LUT6-(14)-FDRE/D                                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][4]/D   |
| Path #93  | 10.000      | 8.927      | 2.729(31%)  | 6.198(69%) | -0.027     | 0.943 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][17]/D  |
| Path #94  | 10.000      | 6.183      | 1.304(22%)  | 4.879(78%) | -2.457     | 0.945 | 0.211             | Safely Timed       | Same Group        | 5            | 6      | FDRE/C-(23)-LUT5-(1)-LUT6-(1)-LUT5-(10)-LUT5-(2)-LUT6-(16)-FDRE/CE                                                                   | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 23          | 0          | 0          | FDRE/C                    | FDRE/CE                 | mem_read_write/ddr2_control/o_mem_ready_reg/C | r_register_reg[9][8]/CE  |
| Path #95  | 10.000      | 8.896      | 3.132(36%)  | 5.764(64%) | -0.052     | 0.950 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT4-(1)-LUT6-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][26]/D  |
| Path #96  | 10.000      | 8.935      | 2.663(30%)  | 6.272(70%) | -0.049     | 0.950 | 0.035             | Safely Timed       | Same Clock        | 13           | 14     | FDRE/C-(143)-LUT6-(2)-LUT6-(33)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 143         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[1]/C                              | r_register_reg[9][28]/D  |
| Path #97  | 10.000      | 8.901      | 2.755(31%)  | 6.146(69%) | -0.042     | 0.955 | 0.035             | Safely Timed       | Same Clock        | 11           | 12     | FDRE/C-(147)-LUT6-(3)-LUT6-(1)-CARRY4-(1)-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-LUT6-(1)-LUT4-(1)-LUT5-(16)-FDRE/D                    | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 147         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_2_reg[0]/C                              | r_register_reg[8][20]/D  |
| Path #98  | 10.000      | 8.939      | 2.729(31%)  | 6.210(69%) | -0.025     | 0.956 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[5][17]/D  |
| Path #99  | 10.000      | 8.909      | 2.717(31%)  | 6.192(69%) | -0.031     | 0.957 | 0.035             | Safely Timed       | Same Clock        | 13           | 13     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT5-(16)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[9][24]/D  |
| Path #100 | 10.000      | 8.898      | 2.613(30%)  | 6.285(70%) | -0.040     | 0.959 | 0.035             | Safely Timed       | Same Clock        | 12           | 12     | FDRE/C-(135)-LUT6-(1)-LUT6-(7)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT5-(1)-LUT6-(1)-LUT6-(1)-LUT6-(16)-FDRE/D               | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 135         | 0          | 0          | FDRE/C                    | FDRE/D                  | r_reg_1_reg[1]/C                              | r_register_reg[8][16]/D  |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+-----------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-------------------+-------------+---+---+---+----+-----+-----+---+----+----+----+-----+----+----+----+----+
|  End Point Clock  | Requirement | 0 | 1 | 3 |  4 |  5  |  6  | 7 |  8 |  9 | 10 |  11 | 12 | 13 | 14 | 15 |
+-------------------+-------------+---+---+---+----+-----+-----+---+----+----+----+-----+----+----+----+----+
| (none)            | 5.000ns     | 1 | 0 | 0 |  0 |   0 |   0 | 0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |
| clk_200_clk_wiz_0 | 5.000ns     | 0 | 6 | 0 |  0 |   0 |   0 | 0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |
| sys_clk_pin       | 10.000ns    | 0 | 0 | 3 | 12 | 271 | 223 | 4 | 57 | 68 | 33 | 144 | 33 | 96 | 48 |  1 |
+-------------------+-------------+---+---+---+----+-----+-----+---+----+----+----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


