=====
SETUP
9.642
12.658
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
n163_s0
10.428
11.454
portOUT_3_s2
12.658
=====
SETUP
9.688
12.612
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
n163_s0
10.428
11.454
portOUT_0_s1
12.612
=====
SETUP
9.713
12.586
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
n163_s0
10.428
11.454
portOUT_1_s1
12.586
=====
SETUP
9.713
12.586
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
n163_s0
10.428
11.454
portOUT_2_s1
12.586
=====
SETUP
10.447
11.852
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_2_s0
11.852
=====
SETUP
10.505
11.438
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n268_s2
10.406
11.438
uClkCtrl/autoCnt_5_s0
11.438
=====
SETUP
10.505
11.438
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n264_s2
10.406
11.438
uClkCtrl/autoCnt_9_s0
11.438
=====
SETUP
10.515
11.785
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_0_s0
11.785
=====
SETUP
10.515
11.785
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_1_s0
11.785
=====
SETUP
10.515
11.785
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_3_s0
11.785
=====
SETUP
10.515
11.785
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_4_s0
11.785
=====
SETUP
10.515
11.785
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_5_s0
11.785
=====
SETUP
10.523
11.777
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_9_s0
11.777
=====
SETUP
10.523
11.777
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_10_s0
11.777
=====
SETUP
10.679
11.264
21.943
clk_ibuf
0.000
0.982
uPc/pcount_1_s0
2.343
2.801
u7a/seg_a_3_s29
5.447
6.473
uMux/segSel_3_s2
6.894
7.920
uMux/segSel_3_s3
8.339
9.161
uMux/seg_3_s0
11.264
=====
SETUP
10.833
11.110
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n272_s2
10.078
11.110
uClkCtrl/autoCnt_1_s0
11.110
=====
SETUP
10.833
11.110
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n265_s2
10.078
11.110
uClkCtrl/autoCnt_8_s0
11.110
=====
SETUP
10.890
11.410
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_6_s0
11.410
=====
SETUP
10.890
11.410
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_7_s0
11.410
=====
SETUP
10.890
11.410
22.300
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/cpuCe_Z_s11
6.097
6.722
uClkCtrl/cpuCe_Z_s23
7.141
8.240
uClkCtrl/cpuCe_Z_s
8.246
9.278
uPc/n9_s0
10.258
11.060
uPc/pcount_8_s0
11.410
=====
SETUP
10.913
11.030
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n269_s2
9.931
11.030
uClkCtrl/autoCnt_4_s0
11.030
=====
SETUP
10.913
11.030
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n262_s2
9.931
11.030
uClkCtrl/autoCnt_11_s0
11.030
=====
SETUP
10.913
11.030
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n258_s2
9.931
11.030
uClkCtrl/autoCnt_15_s0
11.030
=====
SETUP
10.913
11.030
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n256_s2
9.931
11.030
uClkCtrl/autoCnt_17_s0
11.030
=====
SETUP
10.922
11.021
21.943
clk_ibuf
0.000
0.982
uClkCtrl/autoCnt_0_s0
2.343
2.801
uClkCtrl/n271_s3
3.788
4.610
uClkCtrl/n273_s11
5.414
6.440
uClkCtrl/n273_s5
6.859
7.958
uClkCtrl/n273_s3
7.964
9.063
uClkCtrl/n270_s2
10.395
11.021
uClkCtrl/autoCnt_3_s0
11.021
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_3_s0
1.811
2.144
uMux/n44_s2
2.146
2.518
uMux/tickCnt_3_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uPc/pcount_5_s0
1.811
2.144
uPc/n29_s2
2.146
2.518
uPc/pcount_5_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uPc/pcount_10_s0
1.811
2.144
uPc/n24_s2
2.146
2.518
uPc/pcount_10_s0
2.518
=====
HOLD
0.708
2.518
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_8_s0
1.811
2.144
uClkCtrl/n41_s2
2.146
2.518
uClkCtrl/debounceCnt_8_s0
2.518
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_4_s0
1.811
2.144
uMux/n43_s2
2.148
2.520
uMux/tickCnt_4_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_6_s0
1.811
2.144
uMux/n41_s2
2.148
2.520
uMux/tickCnt_6_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_9_s0
1.811
2.144
uMux/n38_s2
2.148
2.520
uMux/tickCnt_9_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_10_s0
1.811
2.144
uMux/n37_s2
2.148
2.520
uMux/tickCnt_10_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uPc/pcount_0_s0
1.811
2.144
uPc/n34_s1
2.148
2.520
uPc/pcount_0_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uPc/pcount_8_s0
1.811
2.144
uPc/n26_s2
2.148
2.520
uPc/pcount_8_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_4_s0
1.811
2.144
uClkCtrl/n45_s2
2.148
2.520
uClkCtrl/debounceCnt_4_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_6_s0
1.811
2.144
uClkCtrl/n43_s4
2.148
2.520
uClkCtrl/debounceCnt_6_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_11_s0
1.811
2.144
uClkCtrl/n38_s2
2.148
2.520
uClkCtrl/debounceCnt_11_s0
2.520
=====
HOLD
0.709
2.520
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_13_s0
1.811
2.144
uClkCtrl/n36_s2
2.148
2.520
uClkCtrl/debounceCnt_13_s0
2.520
=====
HOLD
0.710
2.521
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_8_s0
1.811
2.144
uMux/n39_s4
2.149
2.521
uMux/tickCnt_8_s0
2.521
=====
HOLD
0.710
2.521
1.811
clk_ibuf
0.000
0.844
uMux/tickCnt_12_s0
1.811
2.144
uMux/n35_s2
2.149
2.521
uMux/tickCnt_12_s0
2.521
=====
HOLD
0.710
2.521
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_11_s0
1.811
2.144
uClkCtrl/n262_s2
2.149
2.521
uClkCtrl/autoCnt_11_s0
2.521
=====
HOLD
0.710
2.521
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_2_s0
1.811
2.144
uMux/n45_s2
2.149
2.521
uClkCtrl/debounceCnt_2_s0
2.521
=====
HOLD
0.711
2.522
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_4_s0
1.811
2.144
uClkCtrl/n269_s2
2.150
2.522
uClkCtrl/autoCnt_4_s0
2.522
=====
HOLD
0.711
2.522
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_8_s0
1.811
2.144
uClkCtrl/n265_s2
2.150
2.522
uClkCtrl/autoCnt_8_s0
2.522
=====
HOLD
0.711
2.522
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_12_s0
1.811
2.144
uClkCtrl/n261_s2
2.150
2.522
uClkCtrl/autoCnt_12_s0
2.522
=====
HOLD
0.711
2.522
1.811
clk_ibuf
0.000
0.844
uClkCtrl/debounceCnt_1_s0
1.811
2.144
uMux/n46_s2
2.150
2.522
uClkCtrl/debounceCnt_1_s0
2.522
=====
HOLD
0.712
2.523
1.811
clk_ibuf
0.000
0.844
uClkCtrl/autoCnt_14_s0
1.811
2.144
uClkCtrl/n259_s2
2.151
2.523
uClkCtrl/autoCnt_14_s0
2.523
=====
HOLD
0.712
2.523
1.811
clk_ibuf
0.000
0.844
cycle_2_s0
1.811
2.144
n22_s2
2.151
2.523
cycle_2_s0
2.523
=====
HOLD
0.714
2.524
1.811
clk_ibuf
0.000
0.844
cycle_0_s0
1.811
2.144
n98_s2
2.152
2.524
cycle_0_s0
2.524
