================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun May 25 00:40:28 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         ADPCM
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              4384
FF:               3002
DSP:              47
BRAM:             6
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 4.592       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                         | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                         | 4384 | 3002 | 47  | 6    |      |     |        |      |         |          |        |
|   (inst)                     | 36   | 929  |     |      |      |     |        |      |         |          |        |
|   accumc_U                   | 33   | 32   |     |      |      |     |        |      |         |          |        |
|   accumd_U                   | 100  | 32   |     |      |      |     |        |      |         |          |        |
|   dec_del_bph_U              | 106  | 32   |     |      |      |     |        |      |         |          |        |
|   dec_del_bpl_U              | 105  | 32   |     |      |      |     |        |      |         |          |        |
|   dec_del_dhx_U              | 7    |      |     | 1    |      |     |        |      |         |          |        |
|   dec_del_dltx_U             | 9    |      |     | 1    |      |     |        |      |         |          |        |
|   delay_bph_U                | 105  | 32   |     |      |      |     |        |      |         |          |        |
|   delay_bpl_U                | 105  | 32   |     |      |      |     |        |      |         |          |        |
|   delay_dhx_U                | 7    |      |     | 1    |      |     |        |      |         |          |        |
|   delay_dltx_U               | 8    |      |     | 1    |      |     |        |      |         |          |        |
|   grp_decode_fu_519          | 1629 | 775  | 23  |      |      |     |        |      |         |          |        |
|     (grp_decode_fu_519)      | 964  | 775  |     |      |      |     |        |      |         |          |        |
|     mul_14s_14s_28_1_1_U76   | 24   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_14s_15ns_29_1_1_U75  | 18   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_14s_32s_46_1_1_U62   | 46   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_15s_32s_47_1_1_U63   | 92   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_15s_32s_47_1_1_U64   | 62   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U70  | 20   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U71  | 16   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U72   | 24   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_32s_47_1_1_U65   | 24   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_16s_32s_48_1_1_U66   | 46   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U67   | 125  |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U68   | 65   |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_7s_39_1_1_U69    | 151  |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_14_1_1_U74       | 2    |      |     |      |      |     |        |      |         |          |        |
|   grp_encode_fu_453          | 1867 | 1072 | 24  |      |      |     |        |      |         |          |        |
|     (grp_encode_fu_453)      | 1025 | 1061 |     |      |      |     |        |      |         |          |        |
|     mul_14s_14s_28_1_1_U16   | 24   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_14s_15ns_29_1_1_U14  | 1    |      | 1   |      |      |     |        |      |         |          |        |
|     mul_14s_32s_46_1_1_U1    | 46   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_15ns_11ns_25_1_1_U12 | 19   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_15ns_15ns_30_1_1_U9  | 27   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_15s_32s_47_1_1_U2    | 139  |      | 2   |      |      |     |        |      |         |          |        |
|     mul_15s_32s_47_1_1_U3    | 48   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_16s_15ns_31_1_1_U10  |      |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_16s_32_1_1_U11   | 24   |      | 1   |      |      |     |        |      |         |          |        |
|     mul_16s_32s_47_1_1_U4    | 25   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_16s_32s_48_1_1_U5    | 46   |      | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U6    | 125  |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U7    | 65   |      | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_7s_39_1_1_U8     | 228  |      |     |      |      |     |        |      |         |          |        |
|     mux_4_2_14_1_1_U13       | 2    |      |     |      |      |     |        |      |         |          |        |
|     quant26bt_neg_U          | 16   | 5    |     |      |      |     |        |      |         |          |        |
|     quant26bt_pos_U          | 8    | 6    |     |      |      |     |        |      |         |          |        |
|   h_U                        |      | 12   |     |      |      |     |        |      |         |          |        |
|   ilb_table_U                | 146  | 11   |     |      |      |     |        |      |         |          |        |
|   tqmf_U                     | 67   |      |     | 2    |      |     |        |      |         |          |        |
|   wl_code_table_U            | 56   | 11   |     |      |      |     |        |      |         |          |        |
+------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.50%  | OK     |
| FD                                                        | 50%       | 0.17%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.05%  | OK     |
| CARRY8                                                    | 25%       | 0.32%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.79%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.22%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.51%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 100    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.16   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                  | ENDPOINT PIN                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                 |                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.408 | tqmf_U/ram_reg_bram_0/CLKARDCLK | grp_encode_fu_453/xa_1_fu_338_reg[45]/D |           13 |          6 |          4.527 |          3.644 |        0.883 |
| Path2 | 3.420 | tqmf_U/ram_reg_bram_0/CLKARDCLK | grp_encode_fu_453/xa_1_fu_338_reg[46]/D |           13 |          6 |          4.515 |          3.631 |        0.884 |
| Path3 | 3.434 | tqmf_U/ram_reg_bram_0/CLKARDCLK | grp_encode_fu_453/xa_1_fu_338_reg[39]/D |           12 |          6 |          4.501 |          3.622 |        0.879 |
| Path4 | 3.435 | tqmf_U/ram_reg_bram_0/CLKARDCLK | grp_encode_fu_453/xa_1_fu_338_reg[37]/D |           12 |          6 |          4.500 |          3.622 |        0.878 |
| Path5 | 3.438 | tqmf_U/ram_reg_bram_0/CLKARDCLK | grp_encode_fu_453/xa_1_fu_338_reg[44]/D |           13 |          6 |          4.497 |          3.614 |        0.883 |
+-------+-------+---------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                              | Primitive Type         |
    +--------------------------------------------------------------------------+------------------------+
    | tqmf_U/ram_reg_bram_0                                                    | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product_i_32                 | CLB.LUT.LUT3           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338[24]_i_9              | CLB.LUT.LUT2           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[24]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[32]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[40]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/xa_1_fu_338_reg[45]                                    | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                              | Primitive Type         |
    +--------------------------------------------------------------------------+------------------------+
    | tqmf_U/ram_reg_bram_0                                                    | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product_i_32                 | CLB.LUT.LUT3           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338[24]_i_9              | CLB.LUT.LUT2           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[24]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[32]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[40]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/xa_1_fu_338_reg[46]                                    | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                              | Primitive Type         |
    +--------------------------------------------------------------------------+------------------------+
    | tqmf_U/ram_reg_bram_0                                                    | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product_i_32                 | CLB.LUT.LUT3           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338[24]_i_9              | CLB.LUT.LUT2           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[24]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[32]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/xa_1_fu_338_reg[39]                                    | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                              | Primitive Type         |
    +--------------------------------------------------------------------------+------------------------+
    | tqmf_U/ram_reg_bram_0                                                    | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product_i_32                 | CLB.LUT.LUT3           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338[24]_i_9              | CLB.LUT.LUT2           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[24]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[32]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/xa_1_fu_338_reg[37]                                    | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                              | Primitive Type         |
    +--------------------------------------------------------------------------+------------------------+
    | tqmf_U/ram_reg_bram_0                                                    | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product_i_32                 | CLB.LUT.LUT3           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_A_B_DATA_INST    | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_PREADD_DATA_INST | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_MULTIPLIER_INST  | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_M_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_ALU_INST         | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product/DSP_OUTPUT_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_ALU_INST      | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/tmp_product__0/DSP_OUTPUT_INST   | ARITHMETIC.DSP.DSP48E2 |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338[24]_i_9              | CLB.LUT.LUT2           |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[24]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[32]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/mul_15s_32s_47_1_1_U2/xa_1_fu_338_reg[40]_i_1          | CLB.CARRY.CARRY8       |
    | grp_encode_fu_453/xa_1_fu_338_reg[44]                                    | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/adpcm_main_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/adpcm_main_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/adpcm_main_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/adpcm_main_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/adpcm_main_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/adpcm_main_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


