set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {testVGA.vo testVGA_v.sdo}}
	{{"Fast Model"} {testVGA_fast.vo testVGA_v_fast.sdo}}
}
