Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 10:23:08 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_60_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.008ns (28.957%)  route 2.473ns (71.043%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 6.867 - 4.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.576ns, distribution 0.892ns)
  Clock Net Delay (Destination): 2.207ns (routing 1.429ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=9567, routed)        2.468     3.419    Delay1No17_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y191       FDCE                                         r  Delay1No17_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y191       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.497 r  Delay1No17_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.511     4.008    Delay1No16_instance/Y_reg[33]_0[6]
    SLICE_X131Y208       LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     4.097 r  Delay1No16_instance/geqOp_carry_i_13__3/O
                         net (fo=1, routed)           0.009     4.106    Sum11_2_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X131Y208       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.260 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.286    Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X131Y209       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.301 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.052     4.353    Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y210       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.405 r  Sum11_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.372     4.777    Delay1No17_instance/CO[0]
    SLICE_X133Y212       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.843 r  Delay1No17_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.250     5.093    Delay1No16_instance/Y_reg[23]_0[0]
    SLICE_X133Y212       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     5.216 r  Delay1No16_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.064     5.280    Delay1No16_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X133Y212       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     5.428 r  Delay1No16_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=34, routed)          0.439     5.867    Delay1No17_instance/shiftVal__5[0]
    SLICE_X127Y208       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     5.902 r  Delay1No17_instance/shiftedFracY_d1[17]_i_3__3/O
                         net (fo=5, routed)           0.368     6.270    Delay1No17_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X126Y213       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     6.395 r  Delay1No17_instance/shiftedFracY_d1[29]_i_2__3/O
                         net (fo=2, routed)           0.316     6.711    Delay1No16_instance/Y_reg[26]_0[6]
    SLICE_X129Y213       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     6.834 r  Delay1No16_instance/shiftedFracY_d1[13]_i_1__3/O
                         net (fo=1, routed)           0.066     6.900    Sum11_2_impl_instance/FPAddSubOp_instance/D[2]
    SLICE_X129Y213       FDRE                                         r  Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=9567, routed)        2.207     6.867    Sum11_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X129Y213       FDRE                                         r  Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.478     7.345    
                         clock uncertainty           -0.035     7.310    
    SLICE_X129Y213       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.335    Sum11_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                  0.435    




