# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework4_DanielBenusovich.srcs/sources_1/new/FSM_STATE.vhd"
vhdl xil_defaultlib  "../../../Homework4_DanielBenusovich.srcs/sim_FSM_State/new/FSM_STATE_tb.vhd"

# Do not sort compile order
nosort
