# å®éªŒ5ã€ä¼ è¾“æ¥å£UART

## æ•™ç¨‹
æˆ‘ä»¬çš„ç›®æ ‡æ˜¯ç†Ÿæ‚‰UARTçš„è®¾è®¡ä¸åº”ç”¨

### ç¬¬ä¸€æ­¥ï¼šäº†è§£UARTåè®®

æ¨èæ•™ç¨‹ï¼š[https://learn.sparkfun.com/tutorials/serial-communication/all](https://learn.sparkfun.com/tutorials/serial-communication/all)

### ç¬¬äºŒæ­¥ï¼šè¯»ä¸€ä¸‹UART TXä¸RX interfacesï¼ˆæ¥å£ï¼‰æ•°å­—ç”µè·¯çš„ä»£ç 

æ¥è‡ªAlinxçš„UARTæ¥å£å®ç°ï¼š
[uart.v](_static/assets/uart.v)

å®ƒæœ¬è´¨ä¸Šæ˜¯ä¸€ä¸ªçŠ¶æ€æœºï¼Œç»“åˆç¬¬ä¸€æ­¥çš„åè®®â€œè§„å®šâ€ï¼Œçœ‹ä¸€ä¸‹å®ƒçš„çŠ¶æ€æ˜¯æ€ä¹ˆè·³è½¬çš„å³å®¹æ˜“è¯»æ‡‚ã€‚

### ç¬¬ä¸‰æ­¥ï¼šå†™ä¸€ä¸ªä¸çŸ¥ç–²å€¦å‘é€"6"çš„UART TXè®¾è®¡
äº†è§£äº†UARTçš„åŸºæœ¬åŸç†åï¼Œæˆ‘ä»¬è¯•ç€å†™ä¸€ä¸ªä¸åœå‘é€"6"(å½“ç„¶æ˜¯ASCIIç å•¦)çš„æ•°å­—ç”µè·¯æ¨¡å—ï¼Œç„¶åç”¨PCæ¥æ¥æ”¶ä¸€ä¸‹ã€‚

#### --ç‰¹åˆ«æ³¨æ„interfaceç”¨æ³•--

TX pinè¯´æ˜ï¼š
| Signal        | Direction | Bit Width | Function                                       |
|---------------|-----------|-----------|------------------------------------------------|
| clk           | I         | 1         | system clock                                   |
| rst_n         | I         | 1         | async reset, low active                        |
| tx_data       | I         | 8         | data to send (1byte)                           |
| tx_data_valid | I         | 1         | ok to send? high active                        |
| tx_data_ready | O         | 1         | tx interface status. 1: ready to send; 0: busy |
| tx_pin        | O         | 1         | tx pin                                         |

RX pinè¯´æ˜ï¼š
| Signal        | Direction | Bit Width | Function                      |
|---------------|-----------|-----------|-------------------------------|
| clk           | I         | 1         | system clock                  |
| rst_n         | I         | 1         | async reset, low active       |
| rx_data       | O         | 8         | received data (1byte)         |
| rx_data_valid | O         | 1         | received done? high active    |
| rx_data_ready | I         | 1         | ready to receive? high active |
| rx_pin        | I         | 1         | rx pin                        |

éœ€è¦æ£€æŸ¥çš„ç«¯å£ï¼š
| Signal        | Direction | Bit Width | Function                      |
|---------------|-----------|-----------|-------------------------------|
| tx_data_ready | O         | 1         | tx interface status. 1: ready to send; 0: busy |
| rx_data_valid | O         | 1         | received done? high active    |

éœ€è¦Interfaceç”¨æˆ·æ§åˆ¶çš„ä¿¡å·ï¼š
| Signal        | Direction | Bit Width | Function                      |
|---------------|-----------|-----------|-------------------------------|
| tx_data_valid | I         | 1         | ok to send? high active                        |
| rx_data_ready | I         | 1         | ready to receive? high active |


æˆ‘ä»¬å…ˆå†™ä¸€ä¸ªæ•°å­—ç”µè·¯æ¨¡å—æ¥åˆ©ç”¨UART TX interfaceï¼Œåœ¨resetä¹‹åï¼ŒæŠŠ"6"çš„ç å­—ä¸åœåœ°æ‰”å‘tx_dataï¼š
```Verilog
module test1
(
input	sys_clk,       //system clock 50Mhz on board
input	rstb,        //reset ,low active
output	uart_tx      //fpga send data
);

parameter CLK_FRE = 50;//Mhz
localparam [1:0] STATE_RESET = 0, STATE_SEND = 3;
// communication interface
reg [7:0] 	tx_data;
reg 		tx_data_valid;

reg [1:0] 	state;

// State transfer
always@(posedge sys_clk or negedge rstb)
begin
	if(~rstb)
	begin
		tx_data 		<= 8'd0;
		tx_data_valid 	<= 0;
		state 			<= STATE_RESET;
	end
	else
		case(state)
			STATE_SEND: begin
				if(tx_data_valid && tx_data_ready)//last byte sent is complete
				begin
					// "6" is 8'b00110110;
					// send from LSB to MSB: 01101100
					tx_data <= "6";
					tx_data_valid <= 1'b0;
				end
				else if(~tx_data_valid)
				begin
					tx_data_valid <= 1'b1;
				end
			end
			default: begin//STATE_RESET
				state 	<= STATE_SEND;
			end
		endcase
end

// UART Interface
uart_tx #
(
.CLK_FRE(CLK_FRE),
.BAUD_RATE(115200)
) uart_tx_inst
(
.clk 			(sys_clk),
.rst_n 			(rstb),
.tx_data  		(tx_data),
.tx_data_valid	(tx_data_valid),
.tx_data_ready	(tx_data_ready),
.tx_pin 		(uart_tx)
);
endmodule
```

å¯ä»¥å†™ä¸€ä¸ªtestbenchæ¥ä»¿çœŸéªŒè¯ä¸€ä¸‹ï¼š
```Verilog
`timescale 1ns/1ns
`include "uart.v"
module test_top;

reg sys_clk = 0;
reg rstb = 0;
reg uart_rx = 0;
wire uart_tx;

always #1 sys_clk = ~sys_clk;

initial begin
	#2 rstb = 1;
	#100000 $finish;
end

initial begin
	$dumpfile("wave.vcd");
	$dumpvars(0,test_top);
end

test1 u1(
.sys_clk(sys_clk),
.rstb(rstb),
.uart_rx(uart_rx),
.uart_tx(uart_tx)
);

endmodule
```
ä¸è¿‡éœ€è¦æ³¨æ„çš„æ˜¯ï¼ŒUARTçš„æ³¢ç‰¹ç‡è®¾ä¸º115200ï¼ˆæ„æ€æ˜¯TX RXçš„å˜åŒ–é€Ÿåº¦ä¸º115200 bps, bit per secondï¼‰ï¼Œè€Œuart interface (txæˆ–rx)éƒ½æ˜¯ç”¨50MHzçš„æ—¶é’Ÿå»é‡‡æ ·çš„ï¼Œæ‰€ä»¥æ¯bit UART tx_pinæˆ–rx_pinçš„å˜åŒ–éƒ½éœ€è¦ 50M/115200â‰ˆ435ä¸ªå‘¨æœŸï¼Œæ‰€ä»¥ä»¿çœŸçš„æ—¶å€™ä¸€å®šå¤šä»¿ä¸€ä¼šï¼Œæ¯”å¦‚æ”¾åä¸‡ä¸ªcycle ```#100000 $finish```ã€‚

å¸¦æ ‡è®°çš„ç»“æœå¦‚ä¸‹ï¼š

![screen_shot_results](_static/assets/screenshot_6.png)

ç¡®å®ä¸åœåœ°åœ¨å‘é€å­—ç¬¦â€œ6â€ï¼›ä¸Šå›¾ä¸­æ ‡è®°å¼€å§‹çš„â€œ0â€å’Œç»“æŸçš„â€œ1â€åˆ†åˆ«ä¸ºUARTåè®®(protocol)ä¸­çš„èµ·å§‹ä½ä¸ç»“æŸä½ï¼Œå›å»çœ‹ä¸€ä¸‹[uart.v](_static/assets/uart.v)ä¸­çš„interfaceè®¾è®¡ç¬¬150è¡Œï¼šå‘é€æœ€åä¸€ä½å¯¹åº”çš„stateå«S_STOPï¼Œå¯¹åº”çš„è¾“å‡ºtx_reg=1ã€‚

å…¶å®è¿˜æœ‰å…¶å®ƒUARTå˜ç§åè®®ï¼Œä¼šåœ¨data bitä¸stop bitä¸­é—´å‘é€1bitçš„(å¥‡å¶)æ ¡éªŒbitï¼Œä½†æ˜¯æˆ‘ä»¬è¿™é‡Œçš„è®¾è®¡[uart.v](_static/assets/uart.v)å¹¶æ²¡æœ‰æŠŠæ£€éªŒä½è®¾è®¡è¿›å»ã€‚

### ç¬¬å››æ­¥ï¼šåœ¨ä»¿çœŸå‰èƒ½è¯»æ‡‚ç¤ºä¾‹ç¨‹åºåœ¨å¹²å•¥
Alinxçš„å®˜æ–¹æ•™ç¨‹æä¾›äº†ä¸€ä¸ªç¤ºä¾‹æ•™ç¨‹ï¼š[ä¸²å£æ”¶å‘å®éªŒ](_static/assets/04.ä¸²å£æ”¶å‘å®éªŒ.pdf)ã€‚

#### --æˆ‘ä»¬å¯ä»¥å…ˆç”¨å®é™…FPGAä¸PCè¯•ä¸€ä¸‹â€œä¸åœå‘é€666â€ç¨‹åºçš„é€šä¿¡--
æ ¹æ®ä¸Šé¢çš„*ä¸²å£æ”¶å‘å®éªŒ*ç¤ºä¾‹æ•™ç¨‹ï¼Œè¯•ç€è¿ä¸€ä¸‹æˆ‘ä»¬è‡ªå·±çš„Verilogæ•°å­—ç”µè·¯è®¾è®¡ï¼š
##### FPGAç«¯: 
é€šè¿‡vivadoæŠŠä¸Šé¢çš„test1 moduleçƒ§åˆ°æˆ‘ä»¬çš„FPGAä¸­å»ï¼Œè®°å¾—ç»‘å®šIOï¼›

FPGAçš„constraint:
```tcl
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design] 
set_property CONFIG_MODE SPIx4 [current_design] 
set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design] 

create_clock -period 20 [get_ports sys_clk]
set_property IOSTANDARD LVCMOS33 [get_ports {sys_clk}]
set_property PACKAGE_PIN Y18 [get_ports {sys_clk}]

set_property IOSTANDARD LVCMOS33 [get_ports {rstb}]
set_property PACKAGE_PIN F20 [get_ports {rstb}]

# set_property IOSTANDARD LVCMOS33 [get_ports uart_rx]
# set_property PACKAGE_PIN G15 [get_ports uart_rx]

set_property IOSTANDARD LVCMOS33 [get_ports uart_tx]
set_property PACKAGE_PIN G16 [get_ports uart_tx]
```

##### PCç«¯
å¯ä»¥ç”¨pythonæä¾›çš„åŒ… [pyserial](https://pyserial.readthedocs.io/en/latest/shortintro.html)ï¼Œæ³¨æ„ä½¿ç”¨ä¹‹å‰éœ€è¦å…ˆå®‰è£… (```pip install pyserial```)ï¼Œå…·ä½“çš„å®‰è£…æµç¨‹è§ï¼š[here](https://pyserial.readthedocs.io/en/latest/pyserial.html#installation)

åœ¨å°†ä¸Šé¢çš„FPGAè®¾è®¡ç¨‹åºçƒ§å½•åˆ°FPGAä¹‹åï¼Œè¿æ¥A7035Bå¼€å‘æ¿ä¸Šçš„UARTå£åˆ°PCçš„USBç«¯ï¼š

![connection_picture](screenshot_7)

è‡ªå·±å†™ä¸ªç®€å•çš„æ¥æ”¶ç¨‹åºï¼š
```python
import serial
ser = serial.Serial('/dev/ttyUSB0')
# ser = serial.Serial('COM1') 
ser.baudrate = 115200
print(ser.read(3)) #æ”¶3ä¸ªbyteï¼Œç†è®ºä¸Šåº”è¯¥ä¼šå‡ºç°â€œ666â€
```
æ³¨æ„ï¼šä¸åŒæ“ä½œç³»ç»Ÿå¯¹äºæ¥å£çš„å‘½ä»¤è§„åˆ™ä¸å¤ªä¸€æ ·ï¼Œwindowsçš„è¯åº”è¯¥ç±»ä¼¼äº```COM1```ã€```COM2```è¿™ç§ï¼Œéœ€è¦å»è®¾å¤‡ç®¡ç†å™¨å»æ‰¾å¯¹åº”çš„æ¥å£ï¼›Linux/MACOSçš„åº”è¯¥ç±»ä¼¼äºä¸Šé¢çš„```/dev/ttyUSB0```æˆ–è€…```/dev/tty.usbserial0```.

æˆåŠŸçš„è¯ç»“æœåº”è¯¥ä¸ºï¼š

![connection_picture](screenshot_8)

è¿™æ ·æˆ‘ä»¬å°±å…ˆå®Œæˆä¸€æ¬¡ç®€å•æ•°å­—èŠ¯ç‰‡ä¸ä¸Šä½æœºä¹‹é—´çš„é€šä¿¡å¯¹æ¥ï¼ğŸ›°

#### --æœ€ç»ˆå†è¯•ç€ä¸ä»¿çœŸçš„æƒ…å†µè¯»ä¸€ä¸‹ä¸‹é¢çš„ä»£ç --
```Verilog
module uart_test
(
input                           sys_clk,       //system clock 50Mhz on board
input                           rst_n,        //reset ,low active
input                           uart_rx,      //fpga receive data
output                          uart_tx      //fpga send data
);

parameter                       CLK_FRE = 50;//Mhz
localparam                       IDLE =  0;
localparam                       SEND =  1;   //send HELLO ALINX\r\n
localparam                       WAIT =  2;   //wait 1 second and send uart received data
reg[7:0]                         tx_data;
reg[7:0]                         tx_str;
reg                              tx_data_valid;
wire                             tx_data_ready;
reg[7:0]                         tx_cnt;
wire[7:0]                        rx_data;
wire                             rx_data_valid;
wire                             rx_data_ready;
reg[31:0]                        wait_cnt;
reg[3:0]                         state;

assign rx_data_ready = 1'b1;//always can receive data,
//if HELLO ALINX\r\n is being sent, the received data is discarded
/*************************************************************************
1 second sends a packet HELLO ALINX\r\n , FPGA has been receiving state
****************************************************************************/
always@(posedge sys_clk or negedge rst_n)
begin
	if(rst_n == 1'b0)
	begin
		wait_cnt <= 32'd0;
		tx_data <= 8'd0;
		state <= IDLE;
		tx_cnt <= 8'd0;
		tx_data_valid <= 1'b0;
	end
	else
	case(state)
		IDLE:
			state <= SEND;
		SEND:
		begin
			wait_cnt <= 32'd0;
			tx_data <= tx_str;

			if(tx_data_valid == 1'b1 && tx_data_ready == 1'b1 && tx_cnt < 8'd12)//Send 12 bytes data
			begin
				tx_cnt <= tx_cnt + 8'd1; //Send data counter
			end
			else if(tx_data_valid && tx_data_ready)//last byte sent is complete
			begin
				tx_cnt <= 8'd0;
				tx_data_valid <= 1'b0;
				state <= WAIT;
			end
			else if(~tx_data_valid)
			begin
				tx_data_valid <= 1'b1;
			end
		end
		WAIT:
		begin
			wait_cnt <= wait_cnt + 32'd1;

			if(rx_data_valid == 1'b1)
			begin
				tx_data_valid <= 1'b1;
				tx_data <= rx_data;   // send uart received data
			end
			else if(tx_data_valid && tx_data_ready)
			begin
				tx_data_valid <= 1'b0;
			end
			else if(wait_cnt >= CLK_FRE * 1000000) // wait for 1 second
				state <= SEND;
		end
		default:
			state <= IDLE;
	endcase
end
/*************************************************************************
combinational logic  Send "HELLO ALINX\r\n"
****************************************************************************/
always@(*)
begin
	case(tx_cnt)
		8'd0 :  tx_str <= "H";
		8'd1 :  tx_str <= "E";
		8'd2 :  tx_str <= "L";
		8'd3 :  tx_str <= "L";
		8'd4 :  tx_str <= "O";
		8'd5 :  tx_str <= " ";
		8'd6 :  tx_str <= "A";
		8'd7 :  tx_str <= "L";
		8'd8 :  tx_str <= "I";
		8'd9 :  tx_str <= "N";
		8'd10:  tx_str <= "X";
		8'd11:  tx_str <= "\r";
		8'd12:  tx_str <= "\n";
		default:tx_str <= 8'd0;
	endcase
end
/***************************************************************************
calling uart_tx module and uart_rx module
****************************************************************************/
uart_rx#
(
.CLK_FRE(CLK_FRE),
.BAUD_RATE(115200)
) uart_rx_inst
(
.clk                        (sys_clk                  ),
.rst_n                      (rst_n                    ),
.rx_data                    (rx_data                  ),
.rx_data_valid              (rx_data_valid            ),
.rx_data_ready              (rx_data_ready            ),
.rx_pin                     (uart_rx                  )
);

uart_tx#
(
.CLK_FRE(CLK_FRE),
.BAUD_RATE(115200)
) uart_tx_inst
(
.clk                        (sys_clk                  ),
.rst_n                      (rst_n                    ),
.tx_data                    (tx_data                  ),
.tx_data_valid              (tx_data_valid            ),
.tx_data_ready              (tx_data_ready            ),
.tx_pin                     (uart_tx                  )
);
endmodule
```



---
## ç»ƒä¹ 

æˆ‘ä»¬æ¥è®¾è®¡ä¸€ä¸ªç”¨FPGAï¼ˆåŠ é€Ÿï¼‰è®¡ç®—å‘é‡-çŸ©é˜µä¹˜æ³•çš„æ•°å­—ç³»ç»Ÿã€‚

æ•´ä½“å·¥ä½œæµç¨‹ä¸ºï¼š
1. PCç«¯ï¼ˆä¸Šä½æœºï¼‰é€šè¿‡UARTå‘é€å¾…è®¡ç®—æ•°æ®åˆ°FPGA
   - 3Ã—2çŸ©é˜µ**W**
   - 1Ã—3çš„å‘é‡**X**
2. FPGAè¿›è¡Œè®¡ç®—**Y**=**XÂ·W**ï¼Œç»“æœç»´åº¦åº”ä¸º1Ã—2
3. FPGAé€šè¿‡UARTå‘é€è®¡ç®—ç»“æœ**Y**è‡³ä¸Šä½æœºï¼Œå¹¶åœ¨æ˜¾ç¤ºå™¨ä¸Šæ‰“å°å‡ºè®¡ç®—ç»“æœã€‚

æ³¨ï¼šæœ¬ç»ƒä¹ ä¸­æ¶‰åŠåˆ°çš„æ¯ä¸ªæ ‡é‡å‡ä¸º32bit unsigned integerï¼Œä¸è€ƒè™‘æº¢å‡ºã€‚

æç¤ºï¼š
ç¬¬2æ­¥ä¸­çš„åŠ é€Ÿè®¡ç®—å¯ç›´æ¥ä½¿ç”¨ä¸‹æ–¹æ¨¡å—ï¼š
```Verilog
module VMM(
    input [31:0] x0,
    input [31:0] x1,
    input [31:0] x2,

    input [31:0] w00,
    input [31:0] w01,
    input [31:0] w10,
    input [31:0] w11,
    input [31:0] w20,
    input [31:0] w21,

    output [31:0] y0,
    output [31:0] y1
);

assign y0 = x0 * w00 + x1 * w10 + x2 * w20;
assign y1 = x0 * w01 + x1 * w11 + x2 * w21;

endmodule
```

```{note}
**[é—®é¢˜1]** 
å®Œæˆè¿°çš„FPGAä»£ç ä¸PCç«¯ä»£ç ï¼ˆå»ºè®®Pythonï¼Œå…¶å®ƒè¯­è¨€äº¦å¯ï¼‰ã€‚

è¯·äºå®éªŒæŠ¥å‘Šä¸­å±•ç¤ºç›¸å…³ç»“æœï¼ˆåŒ…æ‹¬ä½†ä¸é™äºFPGAä¸PCè¿æ¥çš„å·¥ä½œç…§ç‰‡ã€Verilogä»¿çœŸæ³¢å½¢å›¾ã€PCç«¯è¾“å…¥ä¸è¾“å‡ºçš„ç»“æœï¼‰ã€‚

è¯·ä¸€åŒä¸Šä¼ FPGAç«¯ä¸PCç«¯æºä»£ç ã€‚
```

