INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/ALU_control/ALU_control.srcs/sources_1/new/ALU_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALU_func' is not allowed [D:/CPU/ALU_control/ALU_control.srcs/sources_1/new/ALU_control.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/ALU_control/ALU_control.srcs/sim_1/new/ALU_control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/ALU_control/ALU_control.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
