INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/project_2/project_2.srcs/sources_1/new/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2458] undeclared symbol a1, assumed default net type wire [C:/Users/riyas/project_2/project_2.srcs/sources_1/new/xor_gate.v:31]
INFO: [VRFC 10-2458] undeclared symbol a2, assumed default net type wire [C:/Users/riyas/project_2/project_2.srcs/sources_1/new/xor_gate.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/project_3/project_3.srcs/sources_1/new/graytobina.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graytobina
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/project_3/project_3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/riyas/project_3/project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
