"use strict";(self.webpackChunkrdk_doc=self.webpackChunkrdk_doc||[]).push([[45193],{18156:(n,e,i)=>{i.r(e),i.d(e,{assets:()=>o,contentTitle:()=>t,default:()=>r,frontMatter:()=>_,metadata:()=>d,toc:()=>u});const d=JSON.parse('{"id":"Advanced_development/linux_development/driver_development_x5/driver_gpio_dev","title":"GPIO\u8c03\u8bd5\u6307\u5357","description":"X5 \u82af\u7247\u5171\u6709308\u4e2aIO\u529f\u80fd\u7ba1\u811a\uff0c\u5176\u4e2d129\u4e2a\u7ba1\u811a\u90fd\u53ef\u4ee5\u914d\u7f6e\u5de5\u4f5c\u5728gpio\u6a21\u5f0f\u4e0b\uff0c\u4f46\u662f\u9700\u8981\u6ce8\u610f\u548c\u5176\u4ed6\u529f\u80fd\u7ba1\u811a\u7684\u590d\u7528\u5173\u7cfb\u3002","source":"@site/docs/07_Advanced_development/02_linux_development/driver_development_x5/driver_gpio_dev.md","sourceDirName":"07_Advanced_development/02_linux_development/driver_development_x5","slug":"/Advanced_development/linux_development/driver_development_x5/driver_gpio_dev","permalink":"/rdk_doc/Advanced_development/linux_development/driver_development_x5/driver_gpio_dev","draft":false,"unlisted":false,"tags":[],"version":"current","lastUpdatedAt":1770014688000,"sidebarPosition":5,"frontMatter":{"sidebar_position":5},"sidebar":"tutorialSidebar","previous":{"title":"I2C\u8c03\u8bd5\u6307\u5357","permalink":"/rdk_doc/Advanced_development/linux_development/driver_development_x5/driver_i2c_dev"},"next":{"title":"Pinctrl\u8c03\u8bd5\u6307\u5357","permalink":"/rdk_doc/Advanced_development/linux_development/driver_development_x5/driver_pinctrl_dev"}}');var l=i(74848),p=i(28453);const _={sidebar_position:5},t="GPIO\u8c03\u8bd5\u6307\u5357",o={},u=[{value:"\u7ba1\u811a\u67e5\u8be2",id:"\u7ba1\u811a\u67e5\u8be2",level:2},{value:"\u793a\u4f8b",id:"\u793a\u4f8b",level:3},{value:"\u9a71\u52a8\u4ee3\u7801",id:"\u9a71\u52a8\u4ee3\u7801",level:2},{value:"\u5185\u6838\u914d\u7f6e",id:"\u5185\u6838\u914d\u7f6e",level:3},{value:"\u5185\u6838DTS\u914d\u7f6e",id:"\u5185\u6838dts\u914d\u7f6e",level:3},{value:"GPIO\u4f7f\u7528",id:"gpio\u4f7f\u7528",level:2},{value:"Kernel Space",id:"kernel-space",level:3},{value:"DTS\u914d\u7f6e",id:"dts\u914d\u7f6e",level:4},{value:"\u9a71\u52a8\u4ee3\u7801\u63a5\u53e3",id:"\u9a71\u52a8\u4ee3\u7801\u63a5\u53e3",level:4},{value:"X5 GPIO IRQ",id:"x5-gpio-irq",level:4},{value:"User Space",id:"user-space",level:3},{value:"\u63a7\u5236\u63a5\u53e3",id:"\u63a7\u5236\u63a5\u53e3",level:4},{value:"\u8c03\u7528\u63a5\u53e3",id:"\u8c03\u7528\u63a5\u53e3",level:4},{value:"\u8c03\u7528\u793a\u4f8b",id:"\u8c03\u7528\u793a\u4f8b",level:4},{value:"\u8c03\u8bd5\u63a5\u53e3",id:"\u8c03\u8bd5\u63a5\u53e3",level:4},{value:"Linux GPIO\u5e8f\u53f7\u4e0e\u82af\u7247Pin\u811a\u7684\u6620\u5c04\u5173\u7cfb",id:"linux-gpio\u5e8f\u53f7\u4e0e\u82af\u7247pin\u811a\u7684\u6620\u5c04\u5173\u7cfb",level:2}];function s(n){const e={a:"a",admonition:"admonition",code:"code",h1:"h1",h2:"h2",h3:"h3",h4:"h4",header:"header",img:"img",li:"li",p:"p",pre:"pre",strong:"strong",ul:"ul",...(0,p.R)(),...n.components};return(0,l.jsxs)(l.Fragment,{children:[(0,l.jsx)(e.header,{children:(0,l.jsx)(e.h1,{id:"gpio\u8c03\u8bd5\u6307\u5357",children:"GPIO\u8c03\u8bd5\u6307\u5357"})}),"\n",(0,l.jsx)(e.p,{children:"X5 \u82af\u7247\u5171\u6709308\u4e2aIO\u529f\u80fd\u7ba1\u811a\uff0c\u5176\u4e2d129\u4e2a\u7ba1\u811a\u90fd\u53ef\u4ee5\u914d\u7f6e\u5de5\u4f5c\u5728gpio\u6a21\u5f0f\u4e0b\uff0c\u4f46\u662f\u9700\u8981\u6ce8\u610f\u548c\u5176\u4ed6\u529f\u80fd\u7ba1\u811a\u7684\u590d\u7528\u5173\u7cfb\u3002"}),"\n",(0,l.jsx)(e.h2,{id:"\u7ba1\u811a\u67e5\u8be2",children:"\u7ba1\u811a\u67e5\u8be2"}),"\n",(0,l.jsxs)(e.p,{children:["IO\u7ba1\u811a\u7684\u590d\u7528\u548c\u914d\u7f6e\uff0c\u4ee5\u53ca\u4e0a\u7535\u9ed8\u8ba4\u72b6\u6001\u3001\u590d\u7528\u3001\u9a71\u52a8\u80fd\u529b\u3001\u4e0a\u4e0b\u62c9\u3001\u65bd\u5bc6\u7279\u89e6\u53d1\u914d\u7f6e\u548c\u5bf9\u5e94\u7ba1\u811a\u7684gpio\u5bc4\u5b58\u5668\u4fe1\u606f\u53ef\u4ee5\u5728 ",(0,l.jsx)(e.a,{href:"https://archive.d-robotics.cc/downloads/datasheets/",children:"datasheets"})," \u67e5\u9605\u300aX5 PIN SW Reg-V1.1.xlsx\u300b\uff08\u4ee5\u4e0b\u7edf\u79f0\u4e3a\u201c\u8868\u683c\u201d\uff09\u3002"]}),"\n",(0,l.jsx)(e.h3,{id:"\u793a\u4f8b",children:"\u793a\u4f8b"}),"\n",(0,l.jsxs)(e.p,{children:["\u4ee5\u67e5\u8be2",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u53f7\u7ba1\u811a\u7684\u590d\u7528\u3001\u65b9\u5411\u63a7\u5236\u3001\u6570\u636e\u5bc4\u5b58\u5668\u5730\u5740\u4e3a\u4f8b\u8fdb\u884c\u8bf4\u660e\uff1a"]}),"\n",(0,l.jsx)(e.p,{children:(0,l.jsx)(e.strong,{children:"\u529f\u80fd\u590d\u7528\u5bc4\u5b58\u5668\u8bf4\u660e\uff1a"})}),"\n",(0,l.jsxs)(e.ul,{children:["\n",(0,l.jsxs)(e.li,{children:["\n",(0,l.jsxs)(e.p,{children:["\u6253\u5f00\u8868\u683c\uff0c\u9009\u62e9  ",(0,l.jsx)(e.code,{children:"PIN Mux List"})," \u7684\u6570\u636e\u8868\u3002"]}),"\n"]}),"\n",(0,l.jsxs)(e.li,{children:["\n",(0,l.jsxs)(e.p,{children:["\u7b2cB\u5217\u662fPinName\uff0c\u627e\u5230",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u6240\u5728\u7684\u884c\uff0c\u7b2cF\u5217\u8868\u793a\u9ed8\u8ba4function\uff0c\u4e3a",(0,l.jsx)(e.code,{children:"LSIO_GPIO0_PIN10"}),"\uff0c\u5373\u529f\u80fd\u4e3aGPIO\uff0cGPIO\u540d\u4e3a",(0,l.jsx)(e.code,{children:"LSIO_GPIO0_PIN10"}),"\u3002\u7b2cI, K, M, O\u5217\u8868\u793a\u6bcf\u79cdfunction\u5bf9\u5e94\u7684\u529f\u80fd\uff0c\u5982\u4e0b\u56fe\u6240\u793a\uff1a\n",(0,l.jsx)(e.img,{src:"https://rdk-doc.oss-cn-beijing.aliyuncs.com/doc/img/07_Advanced_development/02_linux_development/driver_development_x5/LSIO_UART3_RXD_func.png",alt:"image-LSIO_UART3_RXD_func"})]}),"\n"]}),"\n",(0,l.jsxs)(e.li,{children:["\n",(0,l.jsxs)(e.p,{children:["\u914d\u7f6ePIN\u529f\u80fd\uff1a\u9009\u62e9",(0,l.jsx)(e.code,{children:"LSIO PIN Control Register"}),"\u6570\u636e\u8868\uff0c\u5982\u4e0b\u56fe\u6240\u793a\uff1a\n",(0,l.jsx)(e.img,{src:"https://rdk-doc.oss-cn-beijing.aliyuncs.com/doc/img/07_Advanced_development/02_linux_development/driver_development_x5/LSIO_UART3_RXD_mux.png",alt:"image-LSIO_UART3_RXD_mux"})]}),"\n",(0,l.jsxs)(e.ul,{children:["\n",(0,l.jsxs)(e.li,{children:["\u6570\u636e\u8868\u7684\u7b2c\u4e00\u884c\u8bb0\u5f55\u4e86\u5bc4\u5b58\u5668\u7684\u57fa\u5730\u5740\uff0c\u4e5f\u5c31\u662f",(0,l.jsx)(e.code,{children:"0x34180000"}),"\uff1b"]}),"\n",(0,l.jsx)(e.li,{children:"\u6570\u636e\u8868\u7684\u7b2cA\u5217\u8bb0\u5f55\u4e86\u5404\u4e2a\u5bc4\u5b58\u5668\u7684\u504f\u79fb\uff1b"}),"\n",(0,l.jsx)(e.li,{children:"\u6570\u636e\u8868\u7684\u7b2cG\u5217\u63cf\u8ff0\u4e86\u5bc4\u5b58\u5668\u7684\u529f\u80fd\uff1b"}),"\n",(0,l.jsxs)(e.li,{children:["\u5728\u6570\u636e\u8868G\u5217\u627e\u5230\u201c",(0,l.jsx)(e.code,{children:"lsio_uart3_rxd PIN mux selector"}),"\u201d\u6240\u5728\u7684\u884c\uff0c\u53ef\u4ee5\u770b\u5230",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u7684",(0,l.jsx)(e.code,{children:"PIN mux"}),"\u5bc4\u5b58\u5668\u504f\u79fb\u4e3a",(0,l.jsx)(e.code,{children:"0x84"}),"\uff0c\u5b8c\u6574\u5730\u5740\u53ef\u7531",(0,l.jsx)(e.code,{children:"\u57fa\u5730\u5740 + \u504f\u79fb"}),"\u5f97\u5230\uff1a",(0,l.jsx)(e.code,{children:"0x34180000 + 0x84 = 0x34180084"}),"\uff1b"]}),"\n",(0,l.jsxs)(e.li,{children:["\u627e\u5230\u4ee5\u4e0a\u914d\u7f6e\u9879\u540e\uff0c\u5c31\u53ef\u4ee5\u8bbe\u7f6e\u5bf9\u5e94PIN\u7684function\uff0cFunction[x]\u4ee3\u8868\u4e86\u5982\u679c\u60f3\u8981\u914d\u7f6e\u4e3a\u8be5\u529f\u80fd\uff0c\u9700\u8981\u5728\u5bc4\u5b58\u5668\u5185\u7684\u5bf9\u5e94\u504f\u79fb\u5199\u5165\u5bf9\u5e94\u7684[x]\u3002\u4f8b\u5982\u5728\u5bc4\u5b58\u5668",(0,l.jsx)(e.code,{children:"0x34180084"}),"\u7684",(0,l.jsx)(e.code,{children:"bit20-21"}),"\u7f6e\u4e3a",(0,l.jsx)(e.code,{children:"0x0"}),"\uff0c\u8868\u793a",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u5f15\u811a\u88ab\u914d\u7f6e\u4e3a",(0,l.jsx)(e.code,{children:"uart3 rx"}),"\u529f\u80fd\uff0c\u4e5f\u5c31\u662f",(0,l.jsx)(e.code,{children:"Function 0"}),"\uff1b\u914d\u7f6e\u4e3a",(0,l.jsx)(e.code,{children:"0x1"}),"\uff0c\u8868\u793a",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u5f15\u811a\u88ab\u914d\u7f6e\u4e3a",(0,l.jsx)(e.code,{children:"i2c5 scl"}),"\u529f\u80fd\uff0c\u4e5f\u5c31\u662f",(0,l.jsx)(e.code,{children:"Function 1"}),"\uff1b\u914d\u7f6e\u4e3a",(0,l.jsx)(e.code,{children:"0x2"}),"\uff0c\u8868\u793a",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u5f15\u811a\u88ab\u914d\u7f6e\u4e3a",(0,l.jsx)(e.code,{children:"GPIO"}),"\u529f\u80fd\uff0c\u4e5f\u5c31\u662f",(0,l.jsx)(e.code,{children:"Function 2"}),"\uff1b"]}),"\n"]}),"\n"]}),"\n",(0,l.jsxs)(e.li,{children:["\n",(0,l.jsxs)(e.p,{children:["\u914d\u7f6ePIN\u5c5e\u6027\uff1a\u9009\u62e9",(0,l.jsx)(e.code,{children:"LSIO PIN Control Register"}),"\u6570\u636e\u8868\uff0c\u5982\u4e0b\u56fe\u6240\u793a\uff1a\n",(0,l.jsx)(e.img,{src:"https://rdk-doc.oss-cn-beijing.aliyuncs.com/doc/img/07_Advanced_development/02_linux_development/driver_development_x5/LSIO_UART3_RXD_IO_ctr_no_ms.png",alt:"image-LSIO_UART3_RXD_IO_ctr_no_ms"})]}),"\n",(0,l.jsxs)(e.ul,{children:["\n",(0,l.jsxs)(e.li,{children:["\u6570\u636e\u8868\u7684\u7b2c\u4e00\u884c\u8bb0\u5f55\u4e86\u5bc4\u5b58\u5668\u7684\u57fa\u5730\u5740\uff0c\u4e5f\u5c31\u662f",(0,l.jsx)(e.code,{children:"0x34180000"}),"\uff1b"]}),"\n",(0,l.jsx)(e.li,{children:"\u6570\u636e\u8868\u7684\u7b2cA\u5217\u8bb0\u5f55\u4e86\u5404\u4e2a\u5bc4\u5b58\u5668\u7684\u504f\u79fb\uff1b"}),"\n",(0,l.jsx)(e.li,{children:"\u6570\u636e\u8868\u7684\u7b2cG\u5217\u63cf\u8ff0\u4e86\u5bc4\u5b58\u5668\u7684\u529f\u80fd\uff1b"}),"\n",(0,l.jsxs)(e.li,{children:["\u5728\u6570\u636e\u8868G\u5217\u627e\u5230\u201c",(0,l.jsx)(e.code,{children:"lsio_uart3_rxd pull up enable"}),"\u201d\u6240\u5728\u7684\u884c\uff0c\u53ef\u4ee5\u770b\u5230",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u7684PU/PD/\u65bd\u5bc6\u7279\u5f00\u5173/PIN\u9a71\u52a8\u529b\u7684\u5bc4\u5b58\u5668\u504f\u79fb\u4e3a",(0,l.jsx)(e.code,{children:"0x3C"}),"\uff0c\u5b8c\u6574\u5730\u5740\u53ef\u7531\u57fa\u5730\u5740 + \u504f\u79fb\u5f97\u5230\uff1a",(0,l.jsx)(e.code,{children:"0x34180000 + 0x3C = 0x3418003C"}),";"]}),"\n",(0,l.jsxs)(e.li,{children:["PIN\u7684\u9a71\u52a8\u529b\u5177\u4f53\u6570\u503c\u8bf7\u53c2\u8003",(0,l.jsx)(e.code,{children:"Description for GPlO App"}),".\u6570\u636e\u8868\u7684\u9a71\u52a8\u529b\u8868\u683c;"]}),"\n",(0,l.jsxs)(e.li,{children:["PIN\u7684\u7535\u6e90\u57df\u8bf7\u641c\u7d22",(0,l.jsx)(e.code,{children:"mode select"}),"\u5e76\u5728G\u5217\u786e\u8ba4\u5f53\u524d\u5bc4\u5b58\u5668\u63a7\u5236\u7684PIN\u5305\u542b\u4e86",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\uff0c\u53ef\u4ee5\u770b\u5230\u63a7\u5236PIN\u7535\u6e90\u57df\u7684\u5bc4\u5b58\u5668\u504f\u79fb\u4e3a",(0,l.jsx)(e.code,{children:"0x38"}),"\uff0c\u5b8c\u6574\u5730\u5740\u53ef\u7531",(0,l.jsx)(e.code,{children:"\u57fa\u5730\u5740 + \u504f\u79fb"}),"\u5f97\u5230\uff1a",(0,l.jsx)(e.code,{children:"0x34180000 + 0x38 = 0x34180038"}),"\u5982\u4e0b\u56fe\u6240\u793a\uff1a\n",(0,l.jsx)(e.img,{src:"https://rdk-doc.oss-cn-beijing.aliyuncs.com/doc/img/07_Advanced_development/02_linux_development/driver_development_x5/LSIO_UART3_RXD_IO_ctr_ms.png",alt:"image-LSIO_UART3_RXD_IO_ctr_ms"})]}),"\n"]}),"\n"]}),"\n",(0,l.jsxs)(e.li,{children:["\n",(0,l.jsx)(e.p,{children:"\u914d\u7f6e\u5bc4\u5b58\u5668\u65f6\uff0c\u5efa\u8bae\u5148\u628a\u8be5\u503c\u5148\u8bfb\u51fa\u6765\uff0c\u7136\u540e\u53ea\u4fee\u6539\u6240\u9700\u5bc4\u5b58\u5668\u6bd4\u7279\u540e\u518d\u5199\u56de\u3002"}),"\n"]}),"\n"]}),"\n",(0,l.jsx)(e.p,{children:(0,l.jsx)(e.strong,{children:"GPIO\u63a7\u5236\u548c\u6570\u636e\u5bc4\u5b58\u5668\uff1a"})}),"\n",(0,l.jsxs)(e.ul,{children:["\n",(0,l.jsxs)(e.li,{children:["\n",(0,l.jsxs)(e.p,{children:["\u5728\u8868\u683c\u7684",(0,l.jsx)(e.code,{children:"DW_apb_gpio8_mem_map_v1.0"}),"\u548c",(0,l.jsx)(e.code,{children:"DW_apb_gpio32_mem_map_v1.0"}),"\u6570\u636e\u8868\uff0c\u63cf\u8ff0\u4e86\u5f15\u811a\u5bf9\u5e94\u7684GPIO\u65b9\u5411\u5bc4\u5b58\u5668\u548c\u6570\u503c\u5bc4\u5b58\u5668\uff0c\u5982\u4e0b\u56fe\uff08",(0,l.jsx)(e.code,{children:"DW_apb_gpio32_mem_map_v1.0"}),"\uff09\u6240\u793a\uff1a\n",(0,l.jsx)(e.img,{src:"https://rdk-doc.oss-cn-beijing.aliyuncs.com/doc/img/07_Advanced_development/02_linux_development/driver_development_x5/LSIO_UART3_RXD_gpio_reg.png",alt:"image-LSIO_UART3_RXD_gpio_reg"})]}),"\n"]}),"\n",(0,l.jsxs)(e.li,{children:["\n",(0,l.jsxs)(e.p,{children:["\u4f8b\u5982\u5f15\u811a",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u5bf9\u5e94\u7684GPIO\u4e3a",(0,l.jsx)(e.code,{children:"LSIO_GPIO0_PIN10"}),"\uff0c\u5982\u4e0a\u56fe\u6240\u793a\uff0c",(0,l.jsx)(e.code,{children:"LSIO_GPIO0"}),"\u7684\u63a7\u5236\u5668\u7684\u57fa\u5730\u5740\u4e3a",(0,l.jsx)(e.code,{children:"0x34120000"}),"\uff0c\u90a3\u4e48\u6570\u503c\u5bc4\u5b58\u5668\u5730\u5740\u5c31\u662f",(0,l.jsx)(e.code,{children:"0x34120000"}),"\uff0c\u65b9\u5411\u5bc4\u5b58\u5668\u5730\u5740\u5c31\u662f",(0,l.jsx)(e.code,{children:"0x34120004"}),"\u3002",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u5f15\u811a\u5728\u8fd9\u4e24\u4e2a\u5bc4\u5b58\u5668\u4e2d\u5bf9\u5e94\u7684bit\u504f\u79fb\u4e3aGPIO\u7684\u5e8f\u53f7\u3002\u5f15\u811a",(0,l.jsx)(e.code,{children:"LSIO_UART3_RXD"}),"\u6240\u5bf9\u5e94\u7684GPIO\u4e3a",(0,l.jsx)(e.code,{children:"LSIO_GPIO0_PIN10"}),"\uff0c\u90a3\u4e48bit\u504f\u79fb\u5c31\u662f10\u3002"]}),"\n"]}),"\n"]}),"\n",(0,l.jsx)(e.h2,{id:"\u9a71\u52a8\u4ee3\u7801",children:"\u9a71\u52a8\u4ee3\u7801"}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{className:"language-bash",children:"kernel/drivers/gpio/gpio-dwapb.c # gpio\u9a71\u52a8\u6e90\u6587\u4ef6\n"})}),"\n",(0,l.jsx)(e.h3,{id:"\u5185\u6838\u914d\u7f6e",children:"\u5185\u6838\u914d\u7f6e"}),"\n",(0,l.jsx)(e.p,{children:"GPIO_DWAPB"}),"\n",(0,l.jsx)(e.p,{children:(0,l.jsx)(e.img,{src:"https://rdk-doc.oss-cn-beijing.aliyuncs.com/doc/img/07_Advanced_development/02_linux_development/driver_development_x5/GPIO_MENUCONFIG.png",alt:"image-GPIO_MENUCONFIG"})}),"\n",(0,l.jsx)(e.h3,{id:"\u5185\u6838dts\u914d\u7f6e",children:"\u5185\u6838DTS\u914d\u7f6e"}),"\n",(0,l.jsx)(e.p,{children:"X5 GPIO\u63a7\u5236\u5668\u7684\u8bbe\u5907\u6811\u5b9a\u4e49\u4f4d\u4e8eSDK\u5305\u7684kernel\u6587\u4ef6\u5939\u4e0b\u7684arch/arm64/boot/dts/hobot/x5.dtsi\u6587\u4ef6\u5185\u3002"}),"\n",(0,l.jsx)(e.admonition,{title:"\u5907\u6ce8",type:"info",children:(0,l.jsx)(e.p,{children:"x5.dtsi\u4e2d\u7684\u8282\u70b9\u4e3b\u8981\u58f0\u660eSoC\u5171\u6709\u7279\u6027\uff0c\u548c\u5177\u4f53\u7535\u8def\u677f\u65e0\u5173\uff0c\u4e00\u822c\u60c5\u51b5\u4e0b\u4e0d\u7528\u4fee\u6539\u3002"})}),"\n",(0,l.jsx)(e.h2,{id:"gpio\u4f7f\u7528",children:"GPIO\u4f7f\u7528"}),"\n",(0,l.jsx)(e.h3,{id:"kernel-space",children:"Kernel Space"}),"\n",(0,l.jsx)(e.h4,{id:"dts\u914d\u7f6e",children:"DTS\u914d\u7f6e"}),"\n",(0,l.jsxs)(e.p,{children:["X5\u6240\u6709\u5f15\u811a\u7684GPIO\u914d\u7f6e\u4f4d\u4e8eSDK\u5305\u7684kernel\u6587\u4ef6\u5939\u4e0b\u8def\u5f84\u4e3a",(0,l.jsx)(e.code,{children:"arch/arm64/boot/dts/hobot/pinmux-gpio.dtsi"}),"\u7684\u6587\u4ef6\u5185\u3002\n\u7528\u6237\u9700\u8981\u914d\u7f6e\u7279\u5b9a\u5f15\u811a\u4e3aGPIO\u529f\u80fd\u65f6\uff0c\u53ef\u4ee5\u76f4\u63a5\u5f15\u7528\u9884\u5b9a\u4e49GPIO\u914d\u7f6e\uff1a"]}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{className:"language-c",children:'/* arch/arm64/boot/dts/hobot/hobot/x5-som.dtsi */\n\n&extcon_usb2otg {\n\tpinctrl-names = "default";\n\tpinctrl-0 = <&aon_gpio_6>;\n\n\tid-gpios = <&aon_gpio_porta 6 GPIO_ACTIVE_HIGH>;\n\n\tstatus = "okay";\n};\n'})}),"\n",(0,l.jsx)(e.h4,{id:"\u9a71\u52a8\u4ee3\u7801\u63a5\u53e3",children:"\u9a71\u52a8\u4ee3\u7801\u63a5\u53e3"}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{className:"language-c",children:"/* include/linux/gpio.h */\n/* \u7533\u8bf7GPIO */\nint gpio_request(unsigned gpio, const char *label);\n/* GPIO\u521d\u59cb\u5316\u4e3a\u8f93\u51fa\u3002\u5e76\u8bbe\u7f6e\u8f93\u51fa\u7535\u5e73*/\nint gpio_direction_output(unsigned gpio, int value);\n/* GPIO\u521d\u59cb\u5316\u4e3a\u8f93\u5165 */\nint gpio_direction_input(unsigned gpio);\n/* \u83b7\u53d6GPIO\u7684\u7535\u5e73 */\nint gpio_get_value(unsigned int gpio);\n/* \u8bbe\u7f6eGPIO\u7684\u7535\u5e73 */\nvoid gpio_set_value(unsigned int gpio, int value);\n/* \u91ca\u653eGPIO */\nvoid gpio_free(unsigned gpio);\n/* \u7533\u8bf7GPIO\u4e2d\u65ad\uff0c\u8fd4\u56de\u7684\u503c\u53ef\u4ee5\u4f20\u7ed9request_irq\u548cfree_irq */\nint gpio_to_irq(unsigned int gpio);\n"})}),"\n",(0,l.jsx)(e.h4,{id:"x5-gpio-irq",children:"X5 GPIO IRQ"}),"\n",(0,l.jsx)(e.p,{children:"X5 GPIO\u5171\u6709129\u4e2apin\uff0c\u6240\u6709\u7684GPIO\u5747\u53ef\u4ee5\u88ab\u914d\u7f6e\u4e3a\u4e2d\u65ad\u529f\u80fd\u3002"}),"\n",(0,l.jsxs)(e.admonition,{title:"\u5907\u6ce8",type:"info",children:[(0,l.jsx)(e.p,{children:"X5\u7684GPIO\u63a7\u5236\u5668\u652f\u6301\u4e0a\u5347\u6cbf/\u4e0b\u964d\u6cbf/\u9ad8\u7535\u5e73/\u4f4e\u7535\u5e73\u4f5c\u4e3a\u4e2d\u65ad\u89e6\u53d1\u6761\u4ef6\uff0c\u6bcf\u4e2a\u4f5c\u4e3a\u4e2d\u65ad\u7684GPIO\u7684\u89e6\u53d1\u6761\u4ef6\u53ef\u4ee5\u72ec\u7acb\u914d\u7f6e;"}),(0,l.jsx)(e.p,{children:"X5 GPIO\u5728Kernel Space\u7684\u63a5\u53e3\u90fd\u662fLinux\u7684\u6807\u51c6\u63a5\u53e3\uff0c\u66f4\u591a\u4f7f\u7528\u65b9\u6cd5\u8bf7\u53c2\u8003Documentation/driver-api/gpio/consumer.rst\u3002"})]}),"\n",(0,l.jsx)(e.h3,{id:"user-space",children:"User Space"}),"\n",(0,l.jsx)(e.h4,{id:"\u63a7\u5236\u63a5\u53e3",children:"\u63a7\u5236\u63a5\u53e3"}),"\n",(0,l.jsxs)(e.p,{children:[(0,l.jsx)("font",{color:"red",children:"\u6ce8\u610f\uff1a"}),"X5\u4f7f\u7528\u7684Linux-V6.1\u57fa\u7ebf\u4e2d\uff0cLinux\u5df2\u7ecf\u5c06GPIO\u7684sysfs\u8282\u70b9\u6807\u8bb0\u4e3a\u201cObsolete\u201d\uff0c\u8be6\u60c5\u8bf7\u53c2\u8003Linux\u6587\u6863"]}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{className:"language-bash",children:"/sys/class/gpio/export # \u7528\u6237\u7a7a\u95f4\u53ef\u4ee5\u901a\u8fc7\u5199\u5165gpio\u53f7\u7533\u8bf7\u5c06gpio\u7684\u63a7\u5236\u6743\u5bfc\u51fa\u5230\u7528\u6237\u7a7a\u95f4\uff0c\u6bd4\u5982 echo 356 > export\n/sys/class/gpio/unexport # \u548cexport\u76f8\u53cd\n/sys/class/gpio/gpiochip0 # gpio\u63a7\u5236\u5668\n"})}),"\n",(0,l.jsx)(e.h4,{id:"\u8c03\u7528\u63a5\u53e3",children:"\u8c03\u7528\u63a5\u53e3"}),"\n",(0,l.jsxs)(e.p,{children:["\u4f7f\u7528export\u5bfc\u51fagpio\u7684\u63a7\u5236\u6743\u4ee5\u540e\u4f1a\u6709\u8def\u5f84",(0,l.jsx)(e.code,{children:"/sys/class/gpio/gpio356/"}),"\uff0c\u8def\u5f84\u4e0b\u6709\u5982\u4e0b\u5c5e\u6027\uff1a"]}),"\n",(0,l.jsxs)(e.ul,{children:["\n",(0,l.jsx)(e.li,{children:'direction\uff1a\u8868\u793aGPIO\u7aef\u53e3\u65b9\u5411\uff0c\u8bfb\u53d6\u4e3a"in"\u6216"out"\uff0c\u5199\u5165"in"\u6216\u8005"out"\u53ef\u4ee5\u8bbe\u7f6e\u8f93\u5165\u6216\u8f93\u51fa'}),"\n",(0,l.jsx)(e.li,{children:"value\uff1a\u8868\u793aGPIO\u7684\u7535\u5e73\uff0c0\u4e3a\u4f4e\u7535\u5e73\uff0c1\u4e3a\u9ad8\u7535\u5e73\uff0c\u5982\u679cGPIO\u914d\u7f6e\u4e3a\u8f93\u51fa\uff0c\u5219value\u503c\u53ef\u5199"}),"\n",(0,l.jsx)(e.li,{children:'edge\uff1a\u8868\u793a\u4e2d\u65ad\u89e6\u53d1\u65b9\u5f0f\uff0c\u6709"none" "rising" "falling" "both" 4\u79cd\u7c7b\u578b\uff0c"none"\u8868\u793aGPIO\u4e0d\u4e3a\u4e2d\u65ad\u5f15\u811a\uff0c"rising"\u8868\u793a\u5f15\u811a\u4e3a\u4e0a\u5347\u6cbf\u89e6\u53d1\u7684\u4e2d\u65ad\uff0c"falling"\u8868\u793a\u5f15\u811a\u4e3a\u4e0b\u964d\u6cbf\u89e6\u53d1\u7684\u4e2d\u65ad\uff0c"both"\u8868\u793a\u5f15\u811a\u4e3a\u8fb9\u6cbf\u89e6\u53d1\u7684\u4e2d\u65ad\u3002'}),"\n"]}),"\n",(0,l.jsx)(e.h4,{id:"\u8c03\u7528\u793a\u4f8b",children:"\u8c03\u7528\u793a\u4f8b"}),"\n",(0,l.jsx)(e.p,{children:"\u4ee5\u4e0b\u793a\u4f8b\u6f14\u793a\u5bfc\u51faLSIO_UART3_RXD\u7ba1\u811a\uff0c\u8bbe\u7f6e\u4e3a\u8f93\u51fa\u6a21\u5f0f\uff0c\u8f93\u51fa\u9ad8\u7535\u5e73\uff0c\u6700\u540e\u53cd\u5bfc\u51fa\u3002"}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{className:"language-bash",children:"echo 356 > /sys/class/gpio/export\necho out > /sys/class/gpio/gpio356/direction\necho 1 > /sys/class/gpio/gpio356/value\n# echo 0 > /sys/class/gpio/gpio356/value\necho 356 > /sys/class/gpio/unexport\n"})}),"\n",(0,l.jsx)(e.h4,{id:"\u8c03\u8bd5\u63a5\u53e3",children:"\u8c03\u8bd5\u63a5\u53e3"}),"\n",(0,l.jsx)(e.p,{children:"\u5982\u679c\u5728\u5185\u6838\u914d\u7f6e\u4e2d\u6253\u5f00\u4e86Linux Kernel\u7684CONFIG_DEBUG_FS\u9009\u9879\uff0c\u5e76\u4e14\u6302\u8f7d\u4e86debugfs\u6587\u4ef6\u7cfb\u7edf\uff0c\u5185\u6838\u5df2\u63d0\u4f9b\u4e86GPIO\u7684debugfs\u63a5\u53e3\u3002"}),"\n",(0,l.jsx)(e.p,{children:"\u9996\u5148\uff0c\u68c0\u67e5\u5185\u6838\u662f\u5426\u5df2\u7ecf\u6302\u8f7d\u4e86debugfs\uff0c\u5982\u679c\u4e0b\u5217\u547d\u4ee4\u8f93\u51fa\u4e0d\u4e3a\u7a7a\uff0c\u5219\u4ee3\u8868\u5f53\u524d\u5df2\u6302\u8f7ddebugfs\uff1a"}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{children:"mount | grep debugfs\n"})}),"\n",(0,l.jsx)(e.p,{children:"\u5982\u679c\u8f93\u51fa\u4e3a\u7a7a\uff0c\u5219\u6267\u884c\u4ee5\u4e0b\u547d\u4ee4\u6302\u8f7ddebugfs\uff1a"}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{children:"mount -t debugfs none /sys/kernel/debug\n"})}),"\n",(0,l.jsx)(e.p,{children:"\u786e\u4fdddebugfs\u5df2\u6302\u8f7d\u540e\u5219\u53ef\u4ee5\u901a\u8fc7\u5982\u4e0b\u8282\u70b9\u67e5\u770bGPIO\u7684\u7533\u8bf7\u5217\u8868\u3002"}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{className:"language-bash",children:"# cat /sys/kernel/debug/gpio\ngpiochip9: GPIOs 347-378, parent: platform/34130000.gpio, 34130000.gpio:\n gpio-352 (                    |enable              ) out lo\n\ngpiochip8: GPIOs 379-410, parent: platform/34120000.gpio, 34120000.gpio:\n gpio-410 (                    |phyreset            ) out hi\n\ngpiochip7: GPIOs 411-433, parent: platform/32150000.gpio, 32150000.gpio:\n\ngpiochip6: GPIOs 434-465, parent: platform/35070000.gpio, 35070000.gpio:\n gpio-435 (                    |voltage             ) out hi ACTIVE LOW\n\ngpiochip5: GPIOs 466-497, parent: platform/35060000.gpio, 35060000.gpio:\n gpio-492 (                    |power               ) out hi\n\ngpiochip4: GPIOs 498-505, parent: platform/31000000.gpio, 31000000.gpio:\n gpio-500 (                    |GPIO Key Power      ) in  hi IRQ ACTIVE LOW\n gpio-503 (                    |id                  ) in  hi IRQ\n gpio-504 (                    |id                  ) in  hi IRQ\n\ngpiochip3: GPIOs 506-507, parent: platform/34180000.lsio_iomuxc, 34180000.lsio_iomuxc:\n\ngpiochip2: GPIOs 508-508, parent: platform/31040014.dsp_iomuxc, 31040014.dsp_iomuxc:\n\ngpiochip1: GPIOs 509-510, parent: platform/35050000.hsio_iomuxc, 35050000.hsio_iomuxc:\n\ngpiochip0: GPIOs 511-511, parent: platform/31040000.aon_iomuxc, 31040000.aon_iomuxc:\n#\n"})}),"\n",(0,l.jsxs)(e.admonition,{title:"\u5907\u6ce8",type:"info",children:[(0,l.jsx)(e.p,{children:"\u4e0a\u8ff0\u8f93\u51fa\u4ec5\u4e3a\u793a\u4f8b\uff0c\u5b9e\u9645\u8f93\u51fa\u4e0e\u677f\u7aef\u5b9e\u9645\u7684DTS\u914d\u7f6e\u76f8\u5173\uff1b"}),(0,l.jsx)(e.p,{children:"X5 GPIO\u5728User Space\u7684\u63a5\u53e3\u90fd\u662fLinux\u7684\u6807\u51c6\u63a5\u53e3\uff0c\u66f4\u591a\u4f7f\u7528\u65b9\u6cd5\u8bf7\u53c2\u8003Documentation/gpio/sysfs.txt\u3002"})]}),"\n",(0,l.jsx)(e.h2,{id:"linux-gpio\u5e8f\u53f7\u4e0e\u82af\u7247pin\u811a\u7684\u6620\u5c04\u5173\u7cfb",children:"Linux GPIO\u5e8f\u53f7\u4e0e\u82af\u7247Pin\u811a\u7684\u6620\u5c04\u5173\u7cfb"}),"\n",(0,l.jsxs)(e.p,{children:[(0,l.jsx)("font",{color:"red",children:"\u6ce8\u610f\uff1a"}),"Linux\u5185\u7684GPIO\u5e8f\u53f7\u4e3a\u7eaf\u8f6f\u4ef6\u6982\u5ff5\uff0c\u4f1a\u968f\u7740\u8f6f\u4ef6\u6539\u53d8\u800c\u53d1\u751f\u53d8\u5316\uff0cGPIO\u5e8f\u53f7\u4e0e\u82af\u7247Pin\u811a\u6ca1\u6709\u7269\u7406\u610f\u4e49\u4e0a\u7684\u7ed1\u5b9a\u5173\u7cfb\uff1b"]}),"\n",(0,l.jsxs)(e.p,{children:["\u63a8\u8350\u7528\u6237\u4f7f\u7528",(0,l.jsx)("font",{color:"red",children:"hb_gpioinfo\u5de5\u5177"}),"\uff0c\u67e5\u770b\u5f53\u524d\u5f00\u53d1\u677f\u7684\u7684PinName\u548cPinNum\u548cPinFunc\u7684\u5bf9\u5e94\u5173\u7cfb\u3002"]}),"\n",(0,l.jsx)(e.p,{children:"\u5982\u679c\u677f\u5361\u4e0a\u8fd8\u6ca1\u6709hb_gpioinfo\u5de5\u5177\uff0c\u53ef\u4ee5\u901a\u8fc7apt\u66f4\u65b0hobot-io\uff1b"}),"\n",(0,l.jsx)(e.p,{children:(0,l.jsx)(e.strong,{children:"hb_gpioinfo\u4f7f\u7528\u5b9e\u4f8b"})}),"\n",(0,l.jsx)(e.p,{children:"PinName\uff1a\u6307\u7684\u662fSoc\u4e0a\u7684\u7ba1\u811a\u540d\u5b57\uff0c\u539f\u7406\u56fe\u4e0aX5 Soc\u7ba1\u811a\u547d\u540d\u4e00\u81f4"}),"\n",(0,l.jsx)(e.p,{children:"PinNum\uff1a\u6307\u7684\u662fX5\u5b9e\u9645\u7684\u5bf9\u5e94\u7684\u7ba1\u811agpio\u7f16\u53f7"}),"\n",(0,l.jsx)(e.p,{children:"PinFunc\uff1a\u6307\u7684\u662fX5\u5b9e\u9645\u7684\u8bbe\u5907\u6811\u4e2d\u5df2\u7ecf\u4f7f\u7528\u7684\u7ba1\u811a\u5bf9\u5e94\u7684\u590d\u7528\u529f\u80fd \u67e5\u770bPinFunc\u65f6\u9700\u8981\u6ce8\u610f,\u5982\u679c\u4e3aDefault\u65f6\uff0c\u4ee3\u8868\u8bbe\u5907\u6811\u4e2d\u6ca1\u6709\u4f7f\u7528\u8be5\u590d\u7528\u529f\u80fd,\u9700\u8981\u67e5\u770bpinlist\u7684\u9ed8\u8ba4\u529f\u80fd\u662f\u4ec0\u4e48"}),"\n",(0,l.jsx)(e.pre,{children:(0,l.jsx)(e.code,{className:"language-bash",children:"gpiochip0 - 8 lines: @31000000.gpio: @498-505\n        [Number]                [Mode]  [Status]  [GpioName]       [PinName]          [PinNum]   [PinFunc]\n        line  0:        unnamed input                             AON_GPIO_PIN0         498      Default\n        line  1:        unnamed input                             AON_GPIO_PIN1         499      Default\n        line  2:        unnamed input  active-low  GPIO Key Power AON_GPIO_PIN2         500      aon_gpio_2\n        line  3:        unnamed input              interrupt      AON_GPIO_PIN3         501      Default\n        line  4:        unnamed input                             AON_GPIO_PIN4         502      Default\n        line  5:        unnamed input              id             AON_ENV_VDD           503      aon_gpio_5\n        line  6:        unnamed input              id             AON_ENV_CNN0          504      aon_gpio_6\n        line  7:        unnamed input                             AON_ENV_CNN1          505      aon_gpio_7\ngpiochip1 - 31 lines: @35060000.gpio: @466-496\n        [Number]                [Mode]  [Status]  [GpioName]       [PinName]          [PinNum]   [PinFunc]\n        line  0:        unnamed input                             HSIO_ENET_MDC         466      enetgrp\n        line  1:        unnamed input                             HSIO_ENET_MDIO        467      enetgrp\n        line  2:        unnamed input                             HSIO_ENET_TXD_0       468      enetgrp\n        line  3:        unnamed input                             HSIO_ENET_TXD_1       469      enetgrp\n        line  4:        unnamed input                             HSIO_ENET_TXD_2       470      enetgrp\n        line  5:        unnamed input                             HSIO_ENET_TXD_3       471      enetgrp\n        line  6:        unnamed input                             HSIO_ENET_TXEN        472      enetgrp\n        line  7:        unnamed input                             HSIO_ENET_TX_CLK      473      enetgrp\n        line  8:        unnamed input                             HSIO_ENET_RX_CLK      474      enetgrp\n        line  9:        unnamed input                             HSIO_ENET_RXD_0       475      enetgrp\n        line 10:        unnamed input                             HSIO_ENET_RXD_1       476      enetgrp\n        line 11:        unnamed input                             HSIO_ENET_RXD_2       477      enetgrp\n        line 12:        unnamed input                             HSIO_ENET_RXD_3       478      enetgrp\n        line 13:        unnamed input                             HSIO_ENET_RXDV        479      enetgrp\n        line 14:        unnamed input                             HSIO_ENET_PHY_CLK     480      enetgrp\n        line 15:        unnamed input                             HSIO_SD_WP            481      sdgrp \n        line 16:        unnamed input                             HSIO_SD_XLK           482      sdgrp \n        line 17:        unnamed input                             HSIO_SD_CMD           483      sdgrp \n        line 18:        unnamed input                             HSIO_SD_CDN           484      sdgrp \n        line 19:        unnamed input                             HSIO_SD_DATA0         485      sdgrp \n        line 20:        unnamed input                             HSIO_SD_DATA1         486      sdgrp \n        line 21:        unnamed input                             HSIO_SD_DATA2         487      sdgrp \n        line 22:        unnamed input                             HSIO_SD_DATA3         488      sdgrp \n        line 23:        unnamed output             phyreset       HSIO_SDIO_WP          489      hsio_gpio0_23\n        line 24:        unnamed input                             HSIO_SDIO_XLK         490      sdiogrp\n        line 25:        unnamed input                             HSIO_SDIO_CMD         491      sdiogrp\n        line 26:        unnamed output             power          HSIO_SDIO_CDN         492      hsio_gpio0_26\n        line 27:        unnamed input                             HSIO_SDIO_DATA0       493      sdiogrp\n        line 28:        unnamed input                             HSIO_SDIO_DATA1       494      sdiogrp\n        line 29:        unnamed input                             HSIO_SDIO_DATA2       495      sdiogrp\n        line 30:        unnamed input                             HSIO_SDIO_DATA3       496      sdiogrp\ngpiochip2 - 18 lines: @35070000.gpio: @434-451\n        [Number]                [Mode]  [Status]  [GpioName]       [PinName]          [PinNum]   [PinFunc]\n        line  0:        unnamed input                             HSIO_QSPI_SSN0        434      qspigrp\n        line  1:        unnamed output active-low  voltage        HSIO_QSPI_SSN1        435      hsio_gpio1_1\n        line  2:        unnamed input                             HSIO_QSPI_SCLK        436      qspigrp\n        line  3:        unnamed input                             HSIO_QSPI_DATA0       437      qspigrp\n        line  4:        unnamed input                             HSIO_QSPI_DATA1       438      qspigrp\n        line  5:        unnamed input                             HSIO_QSPI_DATA2       439      qspigrp\n        line  6:        unnamed input                             HSIO_QSPI_DATA3       440      qspigrp\n        line  7:        unnamed input                             HSIO_EMMC_CLK         441      Default\n        line  8:        unnamed input                             HSIO_EMMC_CMD         442      Default\n        line  9:        unnamed input                             HSIO_EMMC_DATA0       443      Default\n        line 10:        unnamed input                             HSIO_EMMC_DATA1       444      Default\n        line 11:        unnamed input                             HSIO_EMMC_DATA2       445      Default\n        line 12:        unnamed input                             HSIO_EMMC_DATA3       446      Default\n        line 13:        unnamed input                             HSIO_EMMC_DATA4       447      Default\n        line 14:        unnamed input                             HSIO_EMMC_DATA5       448      Default\n        line 15:        unnamed input                             HSIO_EMMC_DATA6       449      Default\n        line 16:        unnamed input                             HSIO_EMMC_DATA7       450      Default\n        line 17:        unnamed input                             HSIO_EMMC_RSTN        451      Default\ngpiochip3 - 23 lines: @32150000.gpio: @411-433\n        [Number]                [Mode]  [Status]  [GpioName]       [PinName]          [PinNum]   [PinFunc]\n        line  0:        unnamed input                             DSP_I2C7_SCL          411      dsp_i2c7grp\n        line  1:        unnamed input                             DSP_I2C7_SDA          412      dsp_i2c7grp\n        line  2:        unnamed input                             DSP_UART0_RXD         413      uart0grp\n        line  3:        unnamed input                             DSP_UART0_TXD         414      uart0grp\n        line  4:        unnamed input                             DSP_I2S0_MCLK         415      i2s0grp\n        line  5:        unnamed input                             DSP_I2S0_SCLK         416      i2s0grp\n        line  6:        unnamed input                             DSP_I2S0_WS           417      i2s0grp\n        line  7:        unnamed input                             DSP_I2S0_DI           418      i2s0grp\n        line  8:        unnamed input                             DSP_I2S0_DO           419      i2s0grp\n        line  9:        unnamed input                             DSP_I2S1_MCLK         420      Default\n        line 10:        unnamed input                             DSP_I2S1_SCLK         421      Default\n        line 11:        unnamed input                             DSP_I2S1_WS           422      Default\n        line 12:        unnamed input                             DSP_I2S1_DI           423      Default\n        line 13:        unnamed input                             DSP_I2S1_DO           424      Default\n        line 14:        unnamed output active-low  ACT            DSP_PDM_CKO           425      32150000.gpio:425\n        line 15:        unnamed input                             DSP_PDM_IN0           426      dsp_gpio0_15\n        line 16:        unnamed input                             DSP_PDM_IN1           427      dsp_gpio0_16\n        line 17:        unnamed output                            DSP_PDM_IN2           428      dsp_gpio0_17\n        line 18:        unnamed output                            DSP_PDM_IN3           429      dsp_gpio0_18\n        line 19:        unnamed input              interrupt      DSP_SPI6P_SCLK        430      dsp_gpio0_19\n        line 20:        unnamed output active-low  reset          DSP_SPI6_SSN          431      dsp_gpio0_20\n        line 21:        unnamed input              interrupt      DSP_SPI6_MISO         432      Default\n        line 22:        unnamed input                             DSP_SPI6_MOSI         433      Default\ngpiochip4 - 32 lines: @34120000.gpio: @379-410\n        [Number]                [Mode]  [Status]  [GpioName]       [PinName]          [PinNum]   [PinFunc]\n        line  0:        unnamed input                             LSIO_UART7_RX         379      Default\n        line  1:        unnamed input                             LSIO_UART7_TX         380      Default\n        line  2:        unnamed input                             LSIO_UART7_CTS        381      Default\n        line  3:        unnamed input                             LSIO_UART7_RTS        382      Default\n        line  4:        unnamed input                             LSIO_UART1_RX         383      uart1grp\n        line  5:        unnamed input                             LSIO_UART1_TX         384      uart1grp\n        line  6:        unnamed output                            LSIO_UART1_CTS        385      lsio_gpio0_6\n        line  7:        unnamed output             reset          LSIO_UART1_RTS        386      lsio_gpio0_7\n        line  8:        unnamed input                             LSIO_UART2_RX         387      Default\n        line  9:        unnamed input                             LSIO_UART2_TX         388      Default\n        line 10:        unnamed input                             LSIO_UART3_RX         389      i2c5grp\n        line 11:        unnamed input                             LSIO_UART3_TX         390      i2c5grp\n        line 12:        unnamed input                             LSIO_UART4_RX         391      lsio_gpio0_12\n        line 13:        unnamed output                            LSIO_UART4_TX         392      lsio_gpio0_13_rdk_v1p0\n        line 14:        unnamed input                             LSIO_SPI0_SCLK        393      Default\n        line 15:        unnamed input                             LSIO_SPI1_SSN_1       394      spi1_ssn1grp\n        line 16:        unnamed input                             LSIO_SPI1_SCLK        395      spi1grp\n        line 17:        unnamed input                             LSIO_SPI1_SSN         396      spi1grp\n        line 18:        unnamed input                             LSIO_SPI1_MISO        397      spi1grp\n        line 19:        unnamed input                             LSIO_SPI1_MOSI        398      spi1grp\n        line 20:        unnamed input                             LSIO_SPI2_SCLK        399      Default\n        line 21:        unnamed input                             LSIO_SPI2_SSN         400      Default\n        line 22:        unnamed input                             LSIO_SPI2_MISO        401      Default\n        line 23:        unnamed input                             LSIO_SPI2_MOSI        402      Default\n        line 24:        unnamed input                             LSIO_SPI3_SCLK        403      pinctrl_lpwm1_0\n        line 25:        unnamed input                             LSIO_SPI3_SSN         404      pinctrl_lpwm1_1\n        line 26:        unnamed input                             LSIO_SPI3_MISO        405      Default\n        line 27:        unnamed input                             LSIO_SPI3_MOSI        406      Default\n        line 28:        unnamed input                             LSIO_SPI4_SCLK        407      uart5grp\n        line 29:        unnamed input                             LSIO_SPI4_SSN         408      uart5grp\n        line 30:        unnamed input                             LSIO_SPI4_MISO        409      i2c6grp\n        line 31:        unnamed input                             LSIO_SPI4_MOSI        410      i2c6grp\ngpiochip5 - 17 lines: @34130000.gpio: @347-363\n        [Number]                [Mode]  [Status]  [GpioName]       [PinName]          [PinNum]   [PinFunc]\n        line  0:        unnamed input                             LSIO_SPI5_SCLK        347      spi5grp\n        line  1:        unnamed input                             LSIO_SPI5_SSN         348      spi5grp\n        line  2:        unnamed input                             LSIO_SPI5_MISO        349      spi5grp\n        line  3:        unnamed input                             LSIO_SPI5_MOSI        350      spi5grp\n        line  4:        unnamed input                             LSIO_SPI0_SSN         351      lsio_gpio1_4\n        line  5:        unnamed output             enable         LSIO_SPI0_MISO        352      lsio_gpio1_5\n        line  6:        unnamed input                             LSIO_SPI0_MOSI        353      lsio_gpio1_6\n        line  7:        unnamed input                             LSIO_I2C0_SCL         354      i2c0grp\n        line  8:        unnamed input                             LSIO_I2C0_SDA         355      i2c0grp\n        line  9:        unnamed input                             LSIO_I2C1_SCL         356      pinctrl_pwm3_0\n        line 10:        unnamed input                             LSIO_I2C1_SDA         357      pinctrl_pwm3_1\n        line 11:        unnamed input                             LSIO_I2C2_SCL         358      i2c2grp\n        line 12:        unnamed input                             LSIO_I2C2_SDA         359      i2c2grp\n        line 13:        unnamed input                             LSIO_I2C3_SCL         360      i2c3grp\n        line 14:        unnamed input                             LSIO_I2C3_SDA         361      i2c3grp\n        line 15:        unnamed input                             LSIO_I2C4_SCL         362      i2c4grp\n        line 16:        unnamed input                             LSIO_I2C4_SDA         363      i2c4grp\n"})})]})}function r(n={}){const{wrapper:e}={...(0,p.R)(),...n.components};return e?(0,l.jsx)(e,{...n,children:(0,l.jsx)(s,{...n})}):s(n)}},28453:(n,e,i)=>{i.d(e,{R:()=>_,x:()=>t});var d=i(96540);const l={},p=d.createContext(l);function _(n){const e=d.useContext(p);return d.useMemo(function(){return"function"==typeof n?n(e):{...e,...n}},[e,n])}function t(n){let e;return e=n.disableParentContext?"function"==typeof n.components?n.components(l):n.components||l:_(n.components),d.createElement(p.Provider,{value:e},n.children)}}}]);