// Seed: 3879460106
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_2 = id_3;
  wire id_5;
  wire id_6 = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    input tri id_2,
    input wand id_3,
    input uwire id_4,
    output tri1 id_5,
    output wire id_6,
    output supply1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wire id_11,
    input uwire id_12,
    input wor id_13
    , id_16,
    input wire id_14
);
  wire id_17;
  wire id_18;
  assign id_6 = id_13 - {id_4{1 == id_2}};
  module_0(
      id_16, id_17, id_18
  );
  wire id_19;
  wire id_20;
  wire id_21;
endmodule
