// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_ipUdpMetaHandler_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_ipUdpMetaFifo_dout,
        rx_ipUdpMetaFifo_num_data_valid,
        rx_ipUdpMetaFifo_fifo_cap,
        rx_ipUdpMetaFifo_empty_n,
        rx_ipUdpMetaFifo_read,
        rx_exh2drop_MetaFifo_dout,
        rx_exh2drop_MetaFifo_num_data_valid,
        rx_exh2drop_MetaFifo_fifo_cap,
        rx_exh2drop_MetaFifo_empty_n,
        rx_exh2drop_MetaFifo_read,
        rx_ibhDropMetaFifo_dout,
        rx_ibhDropMetaFifo_num_data_valid,
        rx_ibhDropMetaFifo_fifo_cap,
        rx_ibhDropMetaFifo_empty_n,
        rx_ibhDropMetaFifo_read,
        exh_lengthFifo_din,
        exh_lengthFifo_num_data_valid,
        exh_lengthFifo_fifo_cap,
        exh_lengthFifo_full_n,
        exh_lengthFifo_write,
        rx_drop2exhFsm_MetaFifo_din,
        rx_drop2exhFsm_MetaFifo_num_data_valid,
        rx_drop2exhFsm_MetaFifo_fifo_cap,
        rx_drop2exhFsm_MetaFifo_full_n,
        rx_drop2exhFsm_MetaFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] rx_ipUdpMetaFifo_dout;
input  [3:0] rx_ipUdpMetaFifo_num_data_valid;
input  [3:0] rx_ipUdpMetaFifo_fifo_cap;
input   rx_ipUdpMetaFifo_empty_n;
output   rx_ipUdpMetaFifo_read;
input  [240:0] rx_exh2drop_MetaFifo_dout;
input  [3:0] rx_exh2drop_MetaFifo_num_data_valid;
input  [3:0] rx_exh2drop_MetaFifo_fifo_cap;
input   rx_exh2drop_MetaFifo_empty_n;
output   rx_exh2drop_MetaFifo_read;
input  [1:0] rx_ibhDropMetaFifo_dout;
input  [1:0] rx_ibhDropMetaFifo_num_data_valid;
input  [1:0] rx_ibhDropMetaFifo_fifo_cap;
input   rx_ibhDropMetaFifo_empty_n;
output   rx_ibhDropMetaFifo_read;
output  [15:0] exh_lengthFifo_din;
input  [2:0] exh_lengthFifo_num_data_valid;
input  [2:0] exh_lengthFifo_fifo_cap;
input   exh_lengthFifo_full_n;
output   exh_lengthFifo_write;
output  [240:0] rx_drop2exhFsm_MetaFifo_din;
input  [1:0] rx_drop2exhFsm_MetaFifo_num_data_valid;
input  [1:0] rx_drop2exhFsm_MetaFifo_fifo_cap;
input   rx_drop2exhFsm_MetaFifo_full_n;
output   rx_drop2exhFsm_MetaFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_ipUdpMetaFifo_read;
reg rx_exh2drop_MetaFifo_read;
reg rx_ibhDropMetaFifo_read;
reg exh_lengthFifo_write;
reg rx_drop2exhFsm_MetaFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_48_p3;
wire   [0:0] tmp_i_261_nbreadreq_fu_56_p3;
wire   [0:0] tmp_193_i_nbreadreq_fu_64_p3;
reg    ap_predicate_op30_read_state1;
reg    ap_predicate_op32_read_state1;
reg    ap_predicate_op33_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_126;
reg   [0:0] tmp_i_261_reg_130;
reg   [0:0] tmp_193_i_reg_134;
reg   [0:0] policy_isDrop_reg_148;
reg   [0:0] policy_ackOnly_reg_152;
reg    ap_predicate_op40_write_state2;
reg    ap_predicate_op41_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    rx_ipUdpMetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_exh2drop_MetaFifo_blk_n;
reg    rx_ibhDropMetaFifo_blk_n;
reg    exh_lengthFifo_blk_n;
reg    rx_drop2exhFsm_MetaFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] meta_length_V_2_reg_138;
reg   [240:0] rx_exh2drop_MetaFifo_read_reg_143;
wire   [0:0] policy_isDrop_fu_114_p1;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_193_i_nbreadreq_fu_64_p3 == 1'd1) & (tmp_i_261_nbreadreq_fu_56_p3 == 1'd1) & (tmp_i_nbreadreq_fu_48_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        meta_length_V_2_reg_138 <= {{rx_ipUdpMetaFifo_dout[175:160]}};
        policy_ackOnly_reg_152 <= rx_ibhDropMetaFifo_dout[32'd1];
        policy_isDrop_reg_148 <= policy_isDrop_fu_114_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op32_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_exh2drop_MetaFifo_read_reg_143 <= rx_exh2drop_MetaFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_261_nbreadreq_fu_56_p3 == 1'd1) & (tmp_i_nbreadreq_fu_48_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_193_i_reg_134 <= tmp_193_i_nbreadreq_fu_64_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_48_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_261_reg_130 <= tmp_i_261_nbreadreq_fu_56_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_126 <= tmp_i_nbreadreq_fu_48_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op40_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        exh_lengthFifo_blk_n = exh_lengthFifo_full_n;
    end else begin
        exh_lengthFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op40_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exh_lengthFifo_write = 1'b1;
    end else begin
        exh_lengthFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op41_write_state2 == 1'b1))) begin
        rx_drop2exhFsm_MetaFifo_blk_n = rx_drop2exhFsm_MetaFifo_full_n;
    end else begin
        rx_drop2exhFsm_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op41_write_state2 == 1'b1))) begin
        rx_drop2exhFsm_MetaFifo_write = 1'b1;
    end else begin
        rx_drop2exhFsm_MetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op32_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_exh2drop_MetaFifo_blk_n = rx_exh2drop_MetaFifo_empty_n;
    end else begin
        rx_exh2drop_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op32_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_exh2drop_MetaFifo_read = 1'b1;
    end else begin
        rx_exh2drop_MetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op33_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibhDropMetaFifo_blk_n = rx_ibhDropMetaFifo_empty_n;
    end else begin
        rx_ibhDropMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op33_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibhDropMetaFifo_read = 1'b1;
    end else begin
        rx_ibhDropMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ipUdpMetaFifo_blk_n = rx_ipUdpMetaFifo_empty_n;
    end else begin
        rx_ipUdpMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ipUdpMetaFifo_read = 1'b1;
    end else begin
        rx_ipUdpMetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op33_read_state1 == 1'b1) & (rx_ibhDropMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (rx_exh2drop_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_ipUdpMetaFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op41_write_state2 == 1'b1) & (rx_drop2exhFsm_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op40_write_state2 == 1'b1) & (exh_lengthFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op33_read_state1 == 1'b1) & (rx_ibhDropMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (rx_exh2drop_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_ipUdpMetaFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op41_write_state2 == 1'b1) & (rx_drop2exhFsm_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op40_write_state2 == 1'b1) & (exh_lengthFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op33_read_state1 == 1'b1) & (rx_ibhDropMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (rx_exh2drop_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_ipUdpMetaFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op41_write_state2 == 1'b1) & (rx_drop2exhFsm_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op40_write_state2 == 1'b1) & (exh_lengthFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op33_read_state1 == 1'b1) & (rx_ibhDropMetaFifo_empty_n == 1'b0)) | ((ap_predicate_op32_read_state1 == 1'b1) & (rx_exh2drop_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_ipUdpMetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op41_write_state2 == 1'b1) & (rx_drop2exhFsm_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op40_write_state2 == 1'b1) & (exh_lengthFifo_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op30_read_state1 = ((tmp_193_i_nbreadreq_fu_64_p3 == 1'd1) & (tmp_i_261_nbreadreq_fu_56_p3 == 1'd1) & (tmp_i_nbreadreq_fu_48_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op32_read_state1 = ((tmp_193_i_nbreadreq_fu_64_p3 == 1'd1) & (tmp_i_261_nbreadreq_fu_56_p3 == 1'd1) & (tmp_i_nbreadreq_fu_48_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op33_read_state1 = ((tmp_193_i_nbreadreq_fu_64_p3 == 1'd1) & (tmp_i_261_nbreadreq_fu_56_p3 == 1'd1) & (tmp_i_nbreadreq_fu_48_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op40_write_state2 = ((policy_ackOnly_reg_152 == 1'd0) & (policy_isDrop_reg_148 == 1'd0) & (tmp_193_i_reg_134 == 1'd1) & (tmp_i_261_reg_130 == 1'd1) & (tmp_i_reg_126 == 1'd1));
end

always @ (*) begin
    ap_predicate_op41_write_state2 = ((policy_ackOnly_reg_152 == 1'd0) & (policy_isDrop_reg_148 == 1'd0) & (tmp_193_i_reg_134 == 1'd1) & (tmp_i_261_reg_130 == 1'd1) & (tmp_i_reg_126 == 1'd1));
end

assign exh_lengthFifo_din = meta_length_V_2_reg_138;

assign policy_isDrop_fu_114_p1 = rx_ibhDropMetaFifo_dout[0:0];

assign rx_drop2exhFsm_MetaFifo_din = rx_exh2drop_MetaFifo_read_reg_143;

assign tmp_193_i_nbreadreq_fu_64_p3 = rx_ibhDropMetaFifo_empty_n;

assign tmp_i_261_nbreadreq_fu_56_p3 = rx_exh2drop_MetaFifo_empty_n;

assign tmp_i_nbreadreq_fu_48_p3 = rx_ipUdpMetaFifo_empty_n;

endmodule //rocev2_top_ipUdpMetaHandler_64_s
