{
  "design": {
    "design_info": {
      "boundary_crc": "0x78C511AC24A3CE5A",
      "device": "xc7z010clg400-1",
      "name": "display_spi",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "spi_wrapper_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "display_spi_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000"
          }
        }
      },
      "reset_rtl": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "mosi_0": {
        "direction": "O"
      },
      "scl_0": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "display_spi_clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "display_spi_rst_clk_wiz_100M_0"
      },
      "spi_wrapper_0": {
        "vlnv": "xilinx.com:module_ref:spi_wrapper:1.0",
        "xci_name": "display_spi_spi_wrapper_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spi_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "IO",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "miso": {
            "direction": "IO"
          },
          "mosi": {
            "direction": "IO"
          },
          "scl": {
            "direction": "IO"
          },
          "csx": {
            "direction": "IO"
          },
          "dcx": {
            "direction": "IO"
          },
          "wr": {
            "direction": "IO"
          },
          "data_i": {
            "direction": "IO",
            "left": "9",
            "right": "0"
          },
          "rd": {
            "direction": "IO"
          },
          "data_o": {
            "direction": "IO",
            "left": "9",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "IO",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          }
        }
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "spi_wrapper_0/clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "spi_wrapper_0/reset"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "reset_rtl_1": {
        "ports": [
          "reset_rtl",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "spi_wrapper_0_mosi": {
        "ports": [
          "mosi_0",
          "spi_wrapper_0/mosi"
        ]
      },
      "spi_wrapper_0_scl": {
        "ports": [
          "scl_0",
          "spi_wrapper_0/scl"
        ]
      }
    }
  }
}