// Seed: 1250599744
module module_0;
  id_2(
      .id_0(1'b0), .id_1(1'b0), .id_2(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output supply0 id_2
);
  wire id_4;
  wire id_5;
  id_6(
      .id_0(id_5)
  );
  module_0 modCall_1 ();
  wire id_7;
  wire id_8 = 1;
  wire id_9;
endmodule
module module_2;
  id_1(
      .id_0(1 != id_2), .id_1(id_3)
  );
  module_0 modCall_1 ();
endmodule
