# RISCV-learning
Process of me learning how to build a RISCV processor

# Processors and their capabilities
First is the Simple processor which is a nonpiplined RISC-V 32 bit integer processor. This was made for the initial learning and testing of the ISA and microarchitecture.

# Sources:
https://github.com/BrunoLevy/learn-fpga
https://riscv.org/technical/specifications/