

================================================================
== Vivado HLS Report for 'fsum'
================================================================
* Date:           Wed May 31 17:58:30 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         2|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: StgValue_4 (3)  [1/1] 0.66ns  loc: curve25519/src/curve25519-donna.c:91
:0  br label %1


 <State 2>: 1.24ns
ST_2: i (5)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

ST_2: tmp (6)  [1/1] 0.44ns  loc: curve25519/src/curve25519-donna.c:91
:1  %tmp = icmp ult i4 %i, -6

ST_2: empty (7)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_2: StgValue_8 (8)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:91
:3  br i1 %tmp, label %2, label %3

ST_2: tmp_s (10)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:92
:0  %tmp_s = zext i4 %i to i64

ST_2: output_addr (11)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:92
:1  %output_addr = getelementptr [19 x i64]* %output_r, i64 0, i64 %tmp_s

ST_2: output_load (12)  [2/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:92
:2  %output_load = load i64* %output_addr, align 8

ST_2: in_addr (13)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:92
:3  %in_addr = getelementptr [19 x i64]* %in_r, i64 0, i64 %tmp_s

ST_2: in_load (14)  [2/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:92
:4  %in_load = load i64* %in_addr, align 8

ST_2: tmp_7 (17)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:93
:7  %tmp_7 = or i4 %i, 1

ST_2: tmp_8 (18)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:93
:8  %tmp_8 = zext i4 %tmp_7 to i64

ST_2: output_addr_1 (19)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:93
:9  %output_addr_1 = getelementptr [19 x i64]* %output_r, i64 0, i64 %tmp_8

ST_2: output_load_1 (20)  [2/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:93
:10  %output_load_1 = load i64* %output_addr_1, align 8

ST_2: in_addr_1 (21)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:93
:11  %in_addr_1 = getelementptr [19 x i64]* %in_r, i64 0, i64 %tmp_8

ST_2: in_load_1 (22)  [2/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:93
:12  %in_load_1 = load i64* %in_addr_1, align 8

ST_2: i_2 (25)  [1/1] 1.12ns  loc: curve25519/src/curve25519-donna.c:91
:15  %i_2 = add i4 %i, 2

ST_2: StgValue_21 (28)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:95
:0  ret void


 <State 3>: 3.89ns
ST_3: output_load (12)  [1/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:92
:2  %output_load = load i64* %output_addr, align 8

ST_3: in_load (14)  [1/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:92
:4  %in_load = load i64* %in_addr, align 8

ST_3: tmp_6 (15)  [1/1] 1.41ns  loc: curve25519/src/curve25519-donna.c:92
:5  %tmp_6 = add nsw i64 %in_load, %output_load

ST_3: StgValue_25 (16)  [1/1] 1.24ns  loc: curve25519/src/curve25519-donna.c:92
:6  store i64 %tmp_6, i64* %output_addr, align 8

ST_3: output_load_1 (20)  [1/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:93
:10  %output_load_1 = load i64* %output_addr_1, align 8

ST_3: in_load_1 (22)  [1/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:93
:12  %in_load_1 = load i64* %in_addr_1, align 8

ST_3: tmp_9 (23)  [1/1] 1.41ns  loc: curve25519/src/curve25519-donna.c:93
:13  %tmp_9 = add nsw i64 %in_load_1, %output_load_1

ST_3: StgValue_29 (24)  [1/1] 1.24ns  loc: curve25519/src/curve25519-donna.c:93
:14  store i64 %tmp_9, i64* %output_addr_1, align 8

ST_3: StgValue_30 (26)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:91
:16  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4    (br               ) [ 0111]
i             (phi              ) [ 0010]
tmp           (icmp             ) [ 0011]
empty         (speclooptripcount) [ 0000]
StgValue_8    (br               ) [ 0000]
tmp_s         (zext             ) [ 0000]
output_addr   (getelementptr    ) [ 0001]
in_addr       (getelementptr    ) [ 0001]
tmp_7         (or               ) [ 0000]
tmp_8         (zext             ) [ 0000]
output_addr_1 (getelementptr    ) [ 0001]
in_addr_1     (getelementptr    ) [ 0001]
i_2           (add              ) [ 0111]
StgValue_21   (ret              ) [ 0000]
output_load   (load             ) [ 0000]
in_load       (load             ) [ 0000]
tmp_6         (add              ) [ 0000]
StgValue_25   (store            ) [ 0000]
output_load_1 (load             ) [ 0000]
in_load_1     (load             ) [ 0000]
tmp_9         (add              ) [ 0000]
StgValue_29   (store            ) [ 0000]
StgValue_30   (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="output_addr_gep_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="64" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="0" index="2" bw="4" slack="0"/>
<pin id="22" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="25" class="1004" name="grp_access_fu_25">
<pin_list>
<pin id="26" dir="0" index="0" bw="5" slack="0"/>
<pin id="27" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="0" index="3" bw="5" slack="0"/>
<pin id="50" dir="0" index="4" bw="64" slack="0"/>
<pin id="28" dir="1" index="2" bw="64" slack="0"/>
<pin id="51" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/2 output_load_1/2 StgValue_25/3 StgValue_29/3 "/>
</bind>
</comp>

<comp id="30" class="1004" name="in_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="4" slack="0"/>
<pin id="34" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="5" slack="0"/>
<pin id="39" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="60" dir="0" index="3" bw="5" slack="0"/>
<pin id="61" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="40" dir="1" index="2" bw="64" slack="0"/>
<pin id="62" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/2 in_load_1/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="output_addr_1_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="4" slack="0"/>
<pin id="46" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="in_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="64" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="4" slack="0"/>
<pin id="57" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_1/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="i_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="1"/>
<pin id="66" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="1"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="tmp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_s_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="tmp_7_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_8_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="4" slack="0"/>
<pin id="95" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="3" slack="0"/>
<pin id="102" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_6_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_9_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="output_addr_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="1"/>
<pin id="124" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="127" class="1005" name="in_addr_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="132" class="1005" name="output_addr_1_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="in_addr_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_1 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_2_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="23"><net_src comp="0" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="24"><net_src comp="12" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="29"><net_src comp="18" pin="3"/><net_sink comp="25" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="41"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="42" pin="3"/><net_sink comp="25" pin=3"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="63"><net_src comp="53" pin="3"/><net_sink comp="37" pin=3"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="68" pin="4"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="84"><net_src comp="68" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="18" pin=2"/></net>

<net id="86"><net_src comp="81" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="91"><net_src comp="68" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="87" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="98"><net_src comp="93" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="103"><net_src comp="68" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="37" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="25" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="105" pin="2"/><net_sink comp="25" pin=1"/></net>

<net id="116"><net_src comp="37" pin="5"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="25" pin="5"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="2"/><net_sink comp="25" pin=4"/></net>

<net id="125"><net_src comp="18" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="25" pin=0"/></net>

<net id="130"><net_src comp="30" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="135"><net_src comp="42" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="25" pin=3"/></net>

<net id="140"><net_src comp="53" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="37" pin=3"/></net>

<net id="145"><net_src comp="99" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {3 }
 - Input state : 
	Port: fsum : output_r | {2 3 }
	Port: fsum : in_r | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		StgValue_8 : 2
		tmp_s : 1
		output_addr : 2
		output_load : 3
		in_addr : 2
		in_load : 3
		tmp_7 : 1
		tmp_8 : 1
		output_addr_1 : 2
		output_load_1 : 3
		in_addr_1 : 2
		in_load_1 : 3
		i_2 : 1
	State 3
		tmp_6 : 1
		StgValue_25 : 2
		tmp_9 : 1
		StgValue_29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|          |    i_2_fu_99   |    0    |    12   |
|    add   |  tmp_6_fu_105  |    0    |    71   |
|          |  tmp_9_fu_112  |    0    |    71   |
|----------|----------------|---------|---------|
|   icmp   |    tmp_fu_75   |    0    |    2    |
|----------|----------------|---------|---------|
|   zext   |   tmp_s_fu_81  |    0    |    0    |
|          |   tmp_8_fu_93  |    0    |    0    |
|----------|----------------|---------|---------|
|    or    |   tmp_7_fu_87  |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |   156   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_2_reg_142     |    4   |
|       i_reg_64      |    4   |
|  in_addr_1_reg_137  |    5   |
|   in_addr_reg_127   |    5   |
|output_addr_1_reg_132|    5   |
| output_addr_reg_122 |    5   |
+---------------------+--------+
|        Total        |   28   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_25 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_25 |  p3  |   2  |   5  |   10   ||    9    |
| grp_access_fu_37 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_37 |  p3  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  2.624  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   36   |
|  Register |    -   |   28   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   28   |   192  |
+-----------+--------+--------+--------+
