{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462246470846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462246470846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 22:34:30 2016 " "Processing started: Mon May 02 22:34:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462246470846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462246470846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LA_dig -c LA_dig " "Command: quartus_map --read_settings_files=on --write_settings_files=off LA_dig -c LA_dig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462246470846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1462246472577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state UART_wrapper.sv(3) " "Verilog HDL Declaration information at UART_wrapper.sv(3): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "UART_wrapper.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_wrapper.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246548826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "UART_wrapper.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548826 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 UART_tx_stor.sv(19) " "Verilog HDL Expression warning at UART_tx_stor.sv(19): truncated literal to match 7 bits" {  } { { "UART_tx_stor.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_stor.sv" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1462246548841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_stor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_stor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_stor " "Found entity 1: UART_tx_stor" {  } { { "UART_tx_stor.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_stor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_count " "Found entity 1: UART_tx_count" {  } { { "UART_tx_count.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548841 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHIFT shift UART_tx_control.sv(3) " "Verilog HDL Declaration information at UART_tx_control.sv(3): object \"SHIFT\" differs only in case from object \"shift\" in the same scope" {  } { { "UART_tx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_control.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246548857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_control " "Found entity 1: UART_tx_control" {  } { { "UART_tx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_baud.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_baud.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx_baud " "Found entity 1: UART_tx_baud" {  } { { "UART_tx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_baud.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_tx.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_stor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_stor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_stor " "Found entity 1: UART_rx_stor" {  } { { "UART_rx_stor.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_stor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state UART_RX_Prot.sv(23) " "Verilog HDL Declaration information at UART_RX_Prot.sv(23): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "UART_RX_Prot.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_RX_Prot.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246548888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_prot.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_prot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_Prot " "Found entity 1: UART_RX_Prot" {  } { { "UART_RX_Prot.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_RX_Prot.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_count " "Found entity 1: UART_rx_count" {  } { { "UART_rx_count.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_control " "Found entity 1: UART_rx_control" {  } { { "UART_rx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx_baud.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx_baud.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx_baud " "Found entity 1: UART_rx_baud" {  } { { "UART_rx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_baud.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_rx.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx UART.sv(15) " "Verilog HDL Declaration information at UART.sv(15): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "UART.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246548935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx UART.sv(20) " "Verilog HDL Declaration information at UART.sv(20): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "UART.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246548935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file trigger_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Trigger_Unit " "Found entity 1: Trigger_Unit" {  } { { "Trigger_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Trigger_Unit.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file trigger_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trigger_logic " "Found entity 1: trigger_logic" {  } { { "trigger_logic.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/trigger_logic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_rx_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_rx_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RX_Edge " "Found entity 1: SPI_RX_Edge" {  } { { "SPI_RX_Edge.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX_Edge.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHIFT shift SPI_RX.sv(43) " "Verilog HDL Declaration information at SPI_RX.sv(43): object \"SHIFT\" differs only in case from object \"shift\" in the same scope" {  } { { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246548966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_RX " "Found entity 1: SPI_RX" {  } { { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_mstr.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_mstr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_mstr " "Found entity 1: SPI_mstr" {  } { { "SPI_mstr.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_mstr.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramqueue_post_synth.v 1 1 " "Found 1 design units, including 1 entities, in source file ramqueue_post_synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMqueue_ENTRIES384_LOG29 " "Found entity 1: RAMqueue_ENTRIES384_LOG29" {  } { { "RAMqueue_post_synth.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/RAMqueue_post_synth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramqueue.v 1 1 " "Found 1 design units, including 1 entities, in source file ramqueue.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMqueue " "Found entity 1: RAMqueue" {  } { { "RAMqueue.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/RAMqueue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246548997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246548997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm8.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM8 " "Found entity 1: PWM8" {  } { { "PWM8.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/PWM8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protocol_trigger_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file protocol_trigger_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Protocol_Trigger_Unit " "Found entity 1: Protocol_Trigger_Unit" {  } { { "Protocol_Trigger_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Protocol_Trigger_Unit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll8x_updated.v 1 1 " "Found 1 design units, including 1 entities, in source file pll8x_updated.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll8x_updated " "Found entity 1: pll8x_updated" {  } { { "pll8x_updated.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/pll8x_updated.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll8x.v 1 1 " "Found 1 design units, including 1 entities, in source file pll8x.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll8x " "Found entity 1: pll8x" {  } { { "pll8x.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/pll8x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n LA_dig.sv(8) " "Verilog HDL Declaration information at LA_dig.sv(8): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "la_dig.sv 1 1 " "Found 1 design units, including 1 entities, in source file la_dig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LA_dig " "Found entity 1: LA_dig" {  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_pwm.sv 1 1 " "Found 1 design units, including 1 entities, in source file dual_pwm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dual_PWM " "Found entity 1: dual_PWM" {  } { { "dual_PWM.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dual_PWM.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_core " "Found entity 1: dig_core" {  } { { "dig_core.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx CommMaster.sv(13) " "Verilog HDL Declaration information at CommMaster.sv(13): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx CommMaster.sv(10) " "Verilog HDL Declaration information at CommMaster.sv(10): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state CommMaster.sv(3) " "Verilog HDL Declaration information at CommMaster.sv(3): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commmaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file commmaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CommMaster " "Found entity 1: CommMaster" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESP resp cmd_cfg.sv(80) " "Verilog HDL Declaration information at cmd_cfg.sv(80): object \"RESP\" differs only in case from object \"resp\" in the same scope" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Command command cmd_cfg.sv(77) " "Verilog HDL Declaration information at cmd_cfg.sv(77): object \"Command\" differs only in case from object \"command\" in the same scope" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Register register cmd_cfg.sv(79) " "Verilog HDL Declaration information at cmd_cfg.sv(79): object \"Register\" differs only in case from object \"register\" in the same scope" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state cmd_cfg.sv(80) " "Verilog HDL Declaration information at cmd_cfg.sv(80): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmd_cfg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cmd_cfg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_cfg " "Found entity 1: cmd_cfg" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n clk_rst_smpl.sv(4) " "Verilog HDL Declaration information at clk_rst_smpl.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_rst_smpl.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_rst_smpl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_smpl " "Found entity 1: clk_rst_smpl" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_trigger_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file channel_trigger_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Channel_Trigger_Unit " "Found entity 1: Channel_Trigger_Unit" {  } { { "Channel_Trigger_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Channel_Trigger_Unit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel_sample.sv 1 1 " "Found 1 design units, including 1 entities, in source file channel_sample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 channel_sample " "Found entity 1: channel_sample" {  } { { "channel_sample.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/channel_sample.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "State state Capture_Unit.sv(28) " "Verilog HDL Declaration information at Capture_Unit.sv(28): object \"State\" differs only in case from object \"state\" in the same scope" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RUN run Capture_Unit.sv(28) " "Verilog HDL Declaration information at Capture_Unit.sv(28): object \"RUN\" differs only in case from object \"run\" in the same scope" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done Capture_Unit.sv(28) " "Verilog HDL Declaration information at Capture_Unit.sv(28): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1462246549122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file capture_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Capture_Unit " "Found entity 1: Capture_Unit" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afe.v 1 1 " "Found 1 design units, including 1 entities, in source file afe.v" { { "Info" "ISGN_ENTITY_NAME" "1 AFE " "Found entity 1: AFE" {  } { { "AFE.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/AFE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462246549138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462246549138 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done UART_tx.sv(23) " "Verilog HDL Implicit Net warning at UART_tx.sv(23): created implicit net for \"done\"" {  } { { "UART_tx.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462246549138 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "trig_set trigger_logic.sv(40) " "Verilog HDL Implicit Net warning at trigger_logic.sv(40): created implicit net for \"trig_set\"" {  } { { "trigger_logic.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/trigger_logic.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462246549138 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posedge_SS_n SPI_RX.sv(78) " "Verilog HDL Implicit Net warning at SPI_RX.sv(78): created implicit net for \"posedge_SS_n\"" {  } { { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462246549138 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_done CommMaster.sv(28) " "Verilog HDL Implicit Net warning at CommMaster.sv(28): created implicit net for \"tx_done\"" {  } { { "CommMaster.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/CommMaster.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462246549138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LA_dig " "Elaborating entity \"LA_dig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462246549606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_rst_smpl clk_rst_smpl:iCLKRST " "Elaborating entity \"clk_rst_smpl\" for hierarchy \"clk_rst_smpl:iCLKRST\"" {  } { { "LA_dig.sv" "iCLKRST" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549637 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_rst_smpl.sv(44) " "Verilog HDL assignment warning at clk_rst_smpl.sv(44): truncated value with size 32 to match size of target (2)" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246549653 "|LA_dig|clk_rst_smpl:iCLKRST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_rst_smpl.sv(80) " "Verilog HDL assignment warning at clk_rst_smpl.sv(80): truncated value with size 32 to match size of target (10)" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246549653 "|LA_dig|clk_rst_smpl:iCLKRST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clk_rst_smpl.sv(115) " "Verilog HDL assignment warning at clk_rst_smpl.sv(115): truncated value with size 32 to match size of target (2)" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246549653 "|LA_dig|clk_rst_smpl:iCLKRST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_PWM dual_PWM:iPWM " "Elaborating entity \"dual_PWM\" for hierarchy \"dual_PWM:iPWM\"" {  } { { "LA_dig.sv" "iPWM" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM8 dual_PWM:iPWM\|PWM8:High " "Elaborating entity \"PWM8\" for hierarchy \"dual_PWM:iPWM\|PWM8:High\"" {  } { { "dual_PWM.sv" "High" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dual_PWM.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter dual_PWM:iPWM\|PWM8:High\|counter:coun " "Elaborating entity \"counter\" for hierarchy \"dual_PWM:iPWM\|PWM8:High\|counter:coun\"" {  } { { "PWM8.sv" "coun" { Text "I:/ece551/modelsim/project/ECE_551/Testing/PWM8.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549715 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter.sv(12) " "Verilog HDL assignment warning at counter.sv(12): truncated value with size 32 to match size of target (8)" {  } { { "counter.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246549731 "|LA_dig|dual_PWM:iPWM|PWM8:High|counter:coun"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_wrapper UART_wrapper:iCOMM " "Elaborating entity \"UART_wrapper\" for hierarchy \"UART_wrapper:iCOMM\"" {  } { { "LA_dig.sv" "iCOMM" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART_wrapper:iCOMM\|UART:uart " "Elaborating entity \"UART\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\"" {  } { { "UART_wrapper.sv" "uart" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_wrapper.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx " "Elaborating entity \"UART_rx\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\"" {  } { { "UART.sv" "rx" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx_control UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv " "Elaborating entity \"UART_rx_control\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\"" {  } { { "UART_rx.sv" "control_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx_count UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_count:count_dv " "Elaborating entity \"UART_rx_count\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_count:count_dv\"" {  } { { "UART_rx.sv" "count_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx_count.sv(26) " "Verilog HDL assignment warning at UART_rx_count.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx_count.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_count.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246549793 "|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_count:count_dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx_baud UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_baud:baud_dv " "Elaborating entity \"UART_rx_baud\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_baud:baud_dv\"" {  } { { "UART_rx.sv" "baud_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_rx_baud.sv(26) " "Verilog HDL assignment warning at UART_rx_baud.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "UART_rx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_baud.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246549809 "|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_rx:rx|UART_rx_baud:baud_dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx_stor UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_stor:stor_dv " "Elaborating entity \"UART_rx_stor\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_stor:stor_dv\"" {  } { { "UART_rx.sv" "stor_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx " "Elaborating entity \"UART_tx\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\"" {  } { { "UART.sv" "tx" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx_control UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_control:control_dv " "Elaborating entity \"UART_tx_control\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_control:control_dv\"" {  } { { "UART_tx.sv" "control_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx_stor UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_stor:stor_dv " "Elaborating entity \"UART_tx_stor\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_stor:stor_dv\"" {  } { { "UART_tx.sv" "stor_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx_count UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_count:count_dv " "Elaborating entity \"UART_tx_count\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_count:count_dv\"" {  } { { "UART_tx.sv" "count_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx_count.sv(26) " "Verilog HDL assignment warning at UART_tx_count.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx_count.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_count.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246549871 "|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_count:count_dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx_baud UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_baud:baud_dv " "Elaborating entity \"UART_tx_baud\" for hierarchy \"UART_wrapper:iCOMM\|UART:uart\|UART_tx:tx\|UART_tx_baud:baud_dv\"" {  } { { "UART_tx.sv" "baud_dv" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UART_tx_baud.sv(26) " "Verilog HDL assignment warning at UART_tx_baud.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "UART_tx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_baud.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246549887 "|LA_dig|UART_wrapper:iCOMM|UART:uart|UART_tx:tx|UART_tx_baud:baud_dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMqueue RAMqueue:iRAMCH1 " "Elaborating entity \"RAMqueue\" for hierarchy \"RAMqueue:iRAMCH1\"" {  } { { "LA_dig.sv" "iRAMCH1" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549887 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdata RAMqueue.v(11) " "Output port \"rdata\" at RAMqueue.v(11) has no driver" {  } { { "RAMqueue.v" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/RAMqueue.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462246549918 "|LA_dig|RAMqueue:iRAMCH1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_core dig_core:iDIG " "Elaborating entity \"dig_core\" for hierarchy \"dig_core:iDIG\"" {  } { { "LA_dig.sv" "iDIG" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549918 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED dig_core.sv(31) " "Output port \"LED\" at dig_core.sv(31) has no driver" {  } { { "dig_core.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1462246549933 "|LA_dig|dig_core:iDIG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trigger_Unit dig_core:iDIG\|Trigger_Unit:Trigger " "Elaborating entity \"Trigger_Unit\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\"" {  } { { "dig_core.sv" "Trigger" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_logic dig_core:iDIG\|Trigger_Unit:Trigger\|trigger_logic:Trig " "Elaborating entity \"trigger_logic\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|trigger_logic:Trig\"" {  } { { "Trigger_Unit.sv" "Trig" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Trigger_Unit.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Protocol_Trigger_Unit dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig " "Elaborating entity \"Protocol_Trigger_Unit\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\"" {  } { { "Trigger_Unit.sv" "Prot_Trig" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Trigger_Unit.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RX dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi " "Elaborating entity \"SPI_RX\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\"" {  } { { "Protocol_Trigger_Unit.sv" "spi" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Protocol_Trigger_Unit.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246549980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_RX_Edge dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\|SPI_RX_Edge:spi_edge " "Elaborating entity \"SPI_RX_Edge\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\|SPI_RX_Edge:spi_edge\"" {  } { { "SPI_RX.sv" "spi_edge" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246550011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX_Prot dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|UART_RX_Prot:uart " "Elaborating entity \"UART_RX_Prot\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|UART_RX_Prot:uart\"" {  } { { "Protocol_Trigger_Unit.sv" "uart" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Protocol_Trigger_Unit.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246550027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RX_Prot.sv(138) " "Verilog HDL assignment warning at UART_RX_Prot.sv(138): truncated value with size 32 to match size of target (4)" {  } { { "UART_RX_Prot.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_RX_Prot.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246550043 "|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX_Prot.sv(151) " "Verilog HDL assignment warning at UART_RX_Prot.sv(151): truncated value with size 32 to match size of target (16)" {  } { { "UART_RX_Prot.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_RX_Prot.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246550043 "|LA_dig|dig_core:iDIG|Trigger_Unit:Trigger|Protocol_Trigger_Unit:Prot_Trig|UART_RX_Prot:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Channel_Trigger_Unit dig_core:iDIG\|Trigger_Unit:Trigger\|Channel_Trigger_Unit:CH1 " "Elaborating entity \"Channel_Trigger_Unit\" for hierarchy \"dig_core:iDIG\|Trigger_Unit:Trigger\|Channel_Trigger_Unit:CH1\"" {  } { { "Trigger_Unit.sv" "CH1" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Trigger_Unit.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246550043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_cfg dig_core:iDIG\|cmd_cfg:cmd_unit " "Elaborating entity \"cmd_cfg\" for hierarchy \"dig_core:iDIG\|cmd_cfg:cmd_unit\"" {  } { { "dig_core.sv" "cmd_unit" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246550058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cmd_cfg.sv(375) " "Verilog HDL assignment warning at cmd_cfg.sv(375): truncated value with size 32 to match size of target (9)" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246550058 "|LA_dig|dig_core:iDIG|cmd_cfg:cmd_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capture_Unit dig_core:iDIG\|Capture_Unit:capture " "Elaborating entity \"Capture_Unit\" for hierarchy \"dig_core:iDIG\|Capture_Unit:capture\"" {  } { { "dig_core.sv" "capture" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246550183 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Capture_Unit.sv(81) " "Verilog HDL assignment warning at Capture_Unit.sv(81): truncated value with size 32 to match size of target (9)" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246550199 "|LA_dig|dig_core:iDIG|Capture_Unit:capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Capture_Unit.sv(92) " "Verilog HDL assignment warning at Capture_Unit.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246550199 "|LA_dig|dig_core:iDIG|Capture_Unit:capture"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Capture_Unit.sv(103) " "Verilog HDL assignment warning at Capture_Unit.sv(103): truncated value with size 32 to match size of target (16)" {  } { { "Capture_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Capture_Unit.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462246550199 "|LA_dig|dig_core:iDIG|Capture_Unit:capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_sample dig_core:iDIG\|channel_sample:ch1_samp " "Elaborating entity \"channel_sample\" for hierarchy \"dig_core:iDIG\|channel_sample:ch1_samp\"" {  } { { "dig_core.sv" "ch1_samp" { Text "I:/ece551/modelsim/project/ECE_551/Testing/dig_core.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462246550277 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_rst_smpl:iCLKRST\|smpl_clk " "Found clock multiplexer clk_rst_smpl:iCLKRST\|smpl_clk" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1462246552039 "|LA_dig|clk_rst_smpl:iCLKRST|smpl_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1462246552039 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PWM8.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/PWM8.sv" 7 -1 0 } } { "UART_tx_stor.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_tx_stor.sv" 21 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 205 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 212 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 268 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 191 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 184 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 177 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 170 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 163 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 154 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 247 -1 0 } } { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 254 -1 0 } } { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 89 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1462246553303 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1462246553303 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED GND " "Pin \"LED\" is stuck at GND" {  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1462246553475 "|LA_dig|LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1462246553475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1462246553724 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1462246554754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/modelsim/project/ECE_551/Testing/output_files/LA_dig.map.smsg " "Generated suppressed messages file I:/ece551/modelsim/project/ECE_551/Testing/output_files/LA_dig.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1462246555003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1462246556064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462246556064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "744 " "Implemented 744 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1462246557969 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1462246557969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "726 " "Implemented 726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1462246557969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1462246557969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462246558141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 22:35:58 2016 " "Processing ended: Mon May 02 22:35:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462246558141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462246558141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462246558141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462246558141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462246575223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462246575223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 22:36:10 2016 " "Processing started: Mon May 02 22:36:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462246575223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1462246575223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LA_dig -c LA_dig " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LA_dig -c LA_dig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1462246575223 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1462246577781 ""}
{ "Info" "0" "" "Project  = LA_dig" {  } {  } 0 0 "Project  = LA_dig" 0 0 "Fitter" 0 0 1462246577797 ""}
{ "Info" "0" "" "Revision = LA_dig" {  } {  } 0 0 "Revision = LA_dig" 0 0 "Fitter" 0 0 1462246577797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1462246578327 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "LA_dig EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design LA_dig" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1462246578998 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1462246579123 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1462246579123 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462246579856 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462246581120 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462246581120 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1462246581120 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1282 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462246581229 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1284 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462246581229 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1286 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462246581229 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1288 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462246581229 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1290 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462246581229 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1462246581229 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462246581291 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1462246581915 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LA_dig.sdc " "Synopsys Design Constraints File file not found: 'LA_dig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1462246583304 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462246583319 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1462246583335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462246583335 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1462246583335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk400MHz~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk400MHz~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_rst_smpl:iCLKRST\|smpl_clk_div " "Destination node clk_rst_smpl:iCLKRST\|smpl_clk_div" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 546 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_rst_smpl:iCLKRST\|smpl_clk " "Destination node clk_rst_smpl:iCLKRST\|smpl_clk" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 544 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1462246583569 ""}  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1264 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462246583569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "Automatically promoted node clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_rst_smpl:iCLKRST\|clk_cnt~0 " "Destination node clk_rst_smpl:iCLKRST\|clk_cnt~0" {  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 682 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[0\] " "Destination node dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[0\]" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 183 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[1\] " "Destination node dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[1\]" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 182 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[3\] " "Destination node dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[3\]" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 180 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[2\] " "Destination node dig_core:iDIG\|cmd_cfg:cmd_unit\|decimator\[2\]" {  } { { "cmd_cfg.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/cmd_cfg.sv" 198 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 181 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583569 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1462246583569 ""}  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 525 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462246583569 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_rst_smpl:iCLKRST\|smpl_clk  " "Automatically promoted node clk_rst_smpl:iCLKRST\|smpl_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""}  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 544 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462246583585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_n~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node RST_n~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""}  } { { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1265 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462246583585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_rst_smpl:iCLKRST\|rst_n  " "Automatically promoted node clk_rst_smpl:iCLKRST\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|clr_baud~5 " "Destination node UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|clr_baud~5" {  } { { "UART_rx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_control.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 887 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_baud:baud_dv\|q\[0\]~20 " "Destination node UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_baud:baud_dv\|q\[0\]~20" {  } { { "UART_rx_baud.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_baud.sv" 19 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 888 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|clr_rdy~0 " "Destination node UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|clr_rdy~0" {  } { { "UART_rx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_control.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 894 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\|state " "Destination node dig_core:iDIG\|Trigger_Unit:Trigger\|Protocol_Trigger_Unit:Prot_Trig\|SPI_RX:spi\|state" {  } { { "SPI_RX.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/SPI_RX.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 403 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig_core:iDIG\|Trigger_Unit:Trigger\|Channel_Trigger_Unit:CH5\|Pos_Edge\[0\]~0 " "Destination node dig_core:iDIG\|Trigger_Unit:Trigger\|Channel_Trigger_Unit:CH5\|Pos_Edge\[0\]~0" {  } { { "Channel_Trigger_Unit.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/Channel_Trigger_Unit.sv" 72 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1162 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|d~2 " "Destination node UART_wrapper:iCOMM\|UART:uart\|UART_rx:rx\|UART_rx_control:control_dv\|d~2" {  } { { "UART_rx_control.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/UART_rx_control.sv" 24 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 1228 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462246583585 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1462246583585 ""}  } { { "clk_rst_smpl.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/clk_rst_smpl.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 542 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462246583585 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462246584723 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462246584739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462246584739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462246584739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462246584739 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462246584739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462246584864 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1462246584864 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462246584864 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 12 4 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 12 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1462246584879 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1462246584879 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1462246584879 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1462246584879 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1462246584879 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1462246584879 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462246584942 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1462246585129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462246586939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462246587329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462246587422 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462246588781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462246588781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462246590497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 12 { 0 ""} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1462246591667 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462246591667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462246593243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1462246593243 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462246593243 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.93 " "Total time spent on timing analysis during the Fitter is 0.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1462246593305 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462246593711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462246594054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462246594304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462246594460 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462246594975 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk400MHz 2.5 V J7 " "Pin clk400MHz uses I/O standard 2.5 V at J7" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { clk400MHz } } } { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 7 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 45 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462246595287 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 2.5 V J6 " "Pin RST_n uses I/O standard 2.5 V at J6" {  } { { "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/app-v/d228e49d-e08e-4e22-ade1-96efe9383544/3757c90c-5892-4859-9e97-900d6a490def/root/vfs/appvpackagedrive/altera/14.1/quartus/bin64/pin_planner.ppl" { RST_n } } } { "LA_dig.sv" "" { Text "I:/ece551/modelsim/project/ECE_551/Testing/LA_dig.sv" 8 0 0 } } { "temporary_test_loc" "" { Generic "I:/ece551/modelsim/project/ECE_551/Testing/" { { 0 { 0 ""} 0 46 9695 10437 0 0 }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462246595287 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1462246595287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/modelsim/project/ECE_551/Testing/output_files/LA_dig.fit.smsg " "Generated suppressed messages file I:/ece551/modelsim/project/ECE_551/Testing/output_files/LA_dig.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462246595630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1721 " "Peak virtual memory: 1721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462246599015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 22:36:38 2016 " "Processing ended: Mon May 02 22:36:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462246599015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462246599015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462246599015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462246599015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1462246616108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462246616108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 22:36:55 2016 " "Processing started: Mon May 02 22:36:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462246616108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1462246616108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LA_dig -c LA_dig " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LA_dig -c LA_dig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1462246616108 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1462246618363 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1462246618443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462246619853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 22:36:59 2016 " "Processing ended: Mon May 02 22:36:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462246619853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462246619853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462246619853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1462246619853 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1462246621007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1462246639526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462246639526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 22:37:17 2016 " "Processing started: Mon May 02 22:37:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462246639526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462246639526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LA_dig -c LA_dig " "Command: quartus_sta LA_dig -c LA_dig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462246639526 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1462246640072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1462246640867 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1462246640930 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1462246640930 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LA_dig.sdc " "Synopsys Design Constraints File file not found: 'LA_dig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1462246642006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_rst_smpl:iCLKRST\|clk_cnt\[1\] clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " "create_clock -period 1.000 -name clk_rst_smpl:iCLKRST\|clk_cnt\[1\] clk_rst_smpl:iCLKRST\|clk_cnt\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk400MHz clk400MHz " "create_clock -period 1.000 -name clk400MHz clk400MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " "create_clock -period 1.000 -name dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642006 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1462246642053 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642069 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1462246642084 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1462246642225 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1462246642365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1462246642365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.466 " "Worst-case setup slack is -3.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.466            -726.426 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -3.466            -726.426 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.586             -11.316 clk400MHz  " "   -1.586             -11.316 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246642427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.078 " "Worst-case hold slack is -0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.150 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -0.078              -0.150 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 clk400MHz  " "    0.063               0.000 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246642505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.583 " "Worst-case recovery slack is -3.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.583            -752.199 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -3.583            -752.199 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.551              -3.551 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "   -3.551              -3.551 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.410              -3.410 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "   -3.410              -3.410 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.349              -3.349 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "   -3.349              -3.349 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.111              -3.111 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "   -3.111              -3.111 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.983              -2.983 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "   -2.983              -2.983 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.982              -2.982 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "   -2.982              -2.982 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.860              -2.860 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "   -2.860              -2.860 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.824              -2.824 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "   -2.824              -2.824 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.698              -2.698 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "   -2.698              -2.698 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.427              -2.427 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "   -2.427              -2.427 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.408 clk400MHz  " "   -0.394             -16.408 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246642615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.588 " "Worst-case removal slack is 0.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.588               0.000 clk400MHz  " "    0.588               0.000 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "    2.142               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.301               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "    2.301               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.588               0.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "    2.588               0.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.672               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "    2.672               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.712               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "    2.712               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.733               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "    2.733               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.853               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "    2.853               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.995               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "    2.995               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.101               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "    3.101               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.289               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "    3.289               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.416               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "    3.416               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246642677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.000 clk400MHz  " "   -3.000             -70.000 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -326.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -1.000            -326.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246642739 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1462246645454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1462246645516 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1462246646468 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1462246646873 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1462246646873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.972 " "Worst-case setup slack is -2.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.972            -621.303 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -2.972            -621.303 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273              -8.350 clk400MHz  " "   -1.273              -8.350 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246646920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.007 " "Worst-case hold slack is -0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.007              -0.007 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -0.007              -0.007 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 clk400MHz  " "    0.075               0.000 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246646983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246646983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.159 " "Worst-case recovery slack is -3.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.159              -3.159 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "   -3.159              -3.159 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.120            -652.497 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -3.120            -652.497 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.028              -3.028 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "   -3.028              -3.028 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.971              -2.971 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "   -2.971              -2.971 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.696              -2.696 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "   -2.696              -2.696 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643              -2.643 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "   -2.643              -2.643 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.568              -2.568 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "   -2.568              -2.568 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.522              -2.522 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "   -2.522              -2.522 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.433              -2.433 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "   -2.433              -2.433 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.307              -2.307 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "   -2.307              -2.307 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.062              -2.062 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "   -2.062              -2.062 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.213              -6.886 clk400MHz  " "   -0.213              -6.886 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246647045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.454 " "Worst-case removal slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk400MHz  " "    0.454               0.000 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.904               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "    1.904               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.050               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "    2.050               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.324               0.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "    2.324               0.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.381               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "    2.381               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.418               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "    2.418               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.455               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "    2.455               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.541               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "    2.541               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.701               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "    2.701               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.800               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "    2.800               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.960               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "    2.960               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.079               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "    3.079               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246647107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -70.000 clk400MHz  " "   -3.000             -70.000 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -326.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -1.000            -326.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246647170 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1462246650134 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1462246650947 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1462246650963 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1462246650963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.581 " "Worst-case setup slack is -1.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581            -286.928 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -1.581            -286.928 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -0.794 clk400MHz  " "   -0.491              -0.794 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246651009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.084 " "Worst-case hold slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.154 clk400MHz  " "   -0.084              -0.154 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.411 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -0.080              -0.411 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246651072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.953 " "Worst-case recovery slack is -1.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.953            -387.125 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -1.953            -387.125 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813              -1.813 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "   -1.813              -1.813 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.735              -1.735 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "   -1.735              -1.735 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.712              -1.712 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "   -1.712              -1.712 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501              -1.501 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "   -1.501              -1.501 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468              -1.468 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "   -1.468              -1.468 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.415              -1.415 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "   -1.415              -1.415 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.404              -1.404 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "   -1.404              -1.404 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298              -1.298 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "   -1.298              -1.298 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236              -1.236 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "   -1.236              -1.236 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.078              -1.078 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "   -1.078              -1.078 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk400MHz  " "    0.353               0.000 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246651134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.051 " "Worst-case removal slack is 0.051" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.051               0.000 clk400MHz  " "    0.051               0.000 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "    1.224               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "    1.332               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.556               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "    1.556               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "    1.571               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.654               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "    1.654               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.704               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "    1.704               0.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.734               0.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "    1.734               0.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.859               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "    1.859               0.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.918               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "    1.918               0.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.041               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "    2.041               0.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.099               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "    2.099               0.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246651197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -75.201 clk400MHz  " "   -3.000             -75.201 clk400MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -326.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\]  " "   -1.000            -326.000 clk_rst_smpl:iCLKRST\|clk_cnt\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch1_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch2_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch3_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch4_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxHff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5  " "   -1.000              -1.000 dig_core:iDIG\|channel_sample:ch5_samp\|CHxLff5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1462246651321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462246656391 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1462246656391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462246657561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 22:37:37 2016 " "Processing ended: Mon May 02 22:37:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462246657561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462246657561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462246657561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462246657561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462246676001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462246676016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 22:37:55 2016 " "Processing started: Mon May 02 22:37:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462246676016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462246676016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LA_dig -c LA_dig " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LA_dig -c LA_dig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462246676016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LA_dig_6_1200mv_85c_slow.svo I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/ simulation " "Generated file LA_dig_6_1200mv_85c_slow.svo in folder \"I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462246679885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LA_dig_6_1200mv_0c_slow.svo I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/ simulation " "Generated file LA_dig_6_1200mv_0c_slow.svo in folder \"I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462246680369 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LA_dig_min_1200mv_0c_fast.svo I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/ simulation " "Generated file LA_dig_min_1200mv_0c_fast.svo in folder \"I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462246680727 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LA_dig.svo I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/ simulation " "Generated file LA_dig.svo in folder \"I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462246681039 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LA_dig_6_1200mv_85c_v_slow.sdo I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/ simulation " "Generated file LA_dig_6_1200mv_85c_v_slow.sdo in folder \"I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462246681320 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LA_dig_6_1200mv_0c_v_slow.sdo I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/ simulation " "Generated file LA_dig_6_1200mv_0c_v_slow.sdo in folder \"I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462246681570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LA_dig_min_1200mv_0c_v_fast.sdo I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/ simulation " "Generated file LA_dig_min_1200mv_0c_v_fast.sdo in folder \"I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462246681804 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LA_dig_v.sdo I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/ simulation " "Generated file LA_dig_v.sdo in folder \"I:/ece551/modelsim/project/ECE_551/Testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1462246682040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462246682305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 22:38:02 2016 " "Processing ended: Mon May 02 22:38:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462246682305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462246682305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462246682305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462246682305 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462246683194 ""}
