// Seed: 2723468072
module module_0 #(
    parameter id_43 = 32'd41
) (
    input tri id_0,
    input tri0 id_1
    , id_41,
    input wand id_2,
    output wire id_3
    , id_42,
    output wire id_4,
    input tri1 id_5,
    output wire id_6
    , _id_43,
    input supply1 id_7,
    input wor id_8,
    output uwire id_9
    , id_44,
    input uwire sample,
    input tri1 id_11,
    input tri0 id_12,
    input tri sample,
    input uwire module_0,
    output tri1 id_15,
    input uwire id_16,
    input wire id_17,
    output wor id_18,
    input tri0 id_19,
    input wand id_20,
    output supply0 id_21,
    output tri1 id_22,
    input wor id_23,
    input wire id_24,
    input tri0 id_25,
    input wand id_26,
    input supply0 id_27,
    input tri0 id_28,
    input tri1 id_29,
    input wand id_30,
    output tri id_31,
    output supply1 id_32,
    output uwire id_33,
    output supply0 id_34,
    input supply0 id_35,
    output supply0 id_36,
    input supply1 id_37,
    output uwire id_38,
    output wand id_39
);
  wire [1 : id_43] id_45;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd38
) (
    input uwire id_0,
    output supply0 id_1,
    inout wire _id_2
);
  wire id_4 = id_4;
  logic [id_2 : -1] id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  wand id_6 = id_6 ? 1 : id_6, id_7 = -1;
endmodule
