Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  6 17:20:15 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   59          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.453        0.000                      0                  609        0.132        0.000                      0                  609        3.750        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.453        0.000                      0                  609        0.132        0.000                      0                  609        3.750        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.453ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.563ns  (logic 1.720ns (30.920%)  route 3.843ns (69.080%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.543     5.051    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.569 r  slc3/cpu/ir_reg/data_q_reg[7]/Q
                         net (fo=8, routed)           0.616     6.184    slc3/cpu/ir_reg/Q[7]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.153     6.337 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     7.563    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     7.912 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     8.487    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     8.815 f  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     9.260    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.384 f  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.658    10.042    slc3/cpu/cpu_control/data_q_reg[15][0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.166 f  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=2, routed)           0.324    10.490    slc3/cpu/cpu_control/data_q[0]_i_3_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.124    10.614 r  slc3/cpu/cpu_control/data_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    10.614    slc3/cpu/nzp_logic/reg_z/p_0_out
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.425    14.754    slc3/cpu/nzp_logic/reg_z/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/C
                         clock pessimism              0.271    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)        0.077    15.066    slc3/cpu/nzp_logic/reg_z/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.453    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.720ns (30.937%)  route 3.840ns (69.063%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.754ns = ( 14.754 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.543     5.051    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.569 r  slc3/cpu/ir_reg/data_q_reg[7]/Q
                         net (fo=8, routed)           0.616     6.184    slc3/cpu/ir_reg/Q[7]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.153     6.337 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     7.563    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     7.912 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     8.487    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     8.815 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     9.260    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.384 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.658    10.042    slc3/cpu/cpu_control/data_q_reg[15][0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.166 r  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=2, routed)           0.321    10.487    slc3/cpu/cpu_control/data_q[0]_i_3_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I0_O)        0.124    10.611 r  slc3/cpu/cpu_control/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.611    slc3/cpu/nzp_logic/reg_p/p
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.425    14.754    slc3/cpu/nzp_logic/reg_p/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/C
                         clock pessimism              0.271    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)        0.081    15.070    slc3/cpu/nzp_logic/reg_p/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 2.578ns (56.742%)  route 1.965ns (43.258%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.581     5.089    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     7.543 r  mem_subsystem/init_ram/address_reg_rep/DOADO[13]
                         net (fo=1, routed)           1.456     9.000    mem_subsystem/init_ram/address_reg_rep_n_2
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     9.124 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.509     9.633    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.459    14.788    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    14.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -9.633    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MDR/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.596ns (30.196%)  route 3.689ns (69.804%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.758ns = ( 14.758 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.543     5.051    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.569 r  slc3/cpu/ir_reg/data_q_reg[7]/Q
                         net (fo=8, routed)           0.616     6.184    slc3/cpu/ir_reg/Q[7]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.153     6.337 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     7.563    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     7.912 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     8.487    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     8.815 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     9.260    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.384 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.828    10.212    slc3/cpu/cpu_control/data_q_reg[15][0]
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.124    10.336 r  slc3/cpu/cpu_control/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.336    slc3/cpu/MDR/D[0]
    SLICE_X10Y71         FDRE                                         r  slc3/cpu/MDR/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.429    14.758    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  slc3/cpu/MDR/data_q_reg[0]/C
                         clock pessimism              0.257    15.015    
                         clock uncertainty           -0.035    14.979    
    SLICE_X10Y71         FDRE (Setup_fdre_C_D)        0.077    15.056    slc3/cpu/MDR/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/MAR/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.472ns (29.014%)  route 3.601ns (70.986%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.543     5.051    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.569 r  slc3/cpu/ir_reg/data_q_reg[7]/Q
                         net (fo=8, routed)           0.616     6.184    slc3/cpu/ir_reg/Q[7]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.153     6.337 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     7.563    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     7.912 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     8.487    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     8.815 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     9.260    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.384 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.740    10.124    slc3/cpu/MAR/D[0]
    SLICE_X11Y73         FDRE                                         r  slc3/cpu/MAR/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.426    14.755    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  slc3/cpu/MAR/data_q_reg[0]/C
                         clock pessimism              0.257    15.012    
                         clock uncertainty           -0.035    14.976    
    SLICE_X11Y73         FDRE (Setup_fdre_C_D)       -0.067    14.909    slc3/cpu/MAR/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 1.472ns (30.405%)  route 3.369ns (69.595%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.756ns = ( 14.756 - 10.000 ) 
    Source Clock Delay      (SCD):    5.051ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.543     5.051    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.569 r  slc3/cpu/ir_reg/data_q_reg[7]/Q
                         net (fo=8, routed)           0.616     6.184    slc3/cpu/ir_reg/Q[7]
    SLICE_X9Y77          LUT3 (Prop_lut3_I0_O)        0.153     6.337 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     7.563    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     7.912 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     8.487    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     8.815 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     9.260    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.384 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.508     9.892    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/DIA0
    SLICE_X10Y77         RAMD32                                       r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.427    14.756    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/WCLK
    SLICE_X10Y77         RAMD32                                       r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/CLK
                         clock pessimism              0.257    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X10Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.816    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.892    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 2.578ns (60.649%)  route 1.673ns (39.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.581     5.089    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.543 r  mem_subsystem/init_ram/address_reg_rep/DOADO[10]
                         net (fo=1, routed)           1.162     8.706    mem_subsystem/init_ram/address_reg_rep_n_5
    SLICE_X9Y73          LUT4 (Prop_lut4_I0_O)        0.124     8.830 r  mem_subsystem/init_ram/sram0_i_17/O
                         net (fo=1, routed)           0.510     9.340    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.459    14.788    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.737    14.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 2.578ns (61.984%)  route 1.581ns (38.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.581     5.089    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.543 r  mem_subsystem/init_ram/address_reg_rep/DOADO[6]
                         net (fo=1, routed)           1.095     8.638    mem_subsystem/init_ram/address_reg_rep_n_9
    SLICE_X8Y74          LUT4 (Prop_lut4_I0_O)        0.124     8.762 r  mem_subsystem/init_ram/sram0_i_21/O
                         net (fo=1, routed)           0.486     9.248    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.459    14.788    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 2.578ns (62.159%)  route 1.569ns (37.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.581     5.089    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     7.543 r  mem_subsystem/init_ram/address_reg_rep/DOADO[15]
                         net (fo=1, routed)           1.200     8.743    mem_subsystem/init_ram/address_reg_rep_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     8.867 r  mem_subsystem/init_ram/sram0_i_12/O
                         net (fo=1, routed)           0.369     9.237    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.459    14.788    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[15])
                                                     -0.737    14.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 2.578ns (62.840%)  route 1.524ns (37.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.581     5.089    mem_subsystem/init_ram/clk_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.543 r  mem_subsystem/init_ram/address_reg_rep/DOADO[8]
                         net (fo=1, routed)           1.019     8.563    mem_subsystem/init_ram/address_reg_rep_n_7
    SLICE_X8Y72          LUT4 (Prop_lut4_I0_O)        0.124     8.687 r  mem_subsystem/init_ram/sram0_i_19/O
                         net (fo=1, routed)           0.505     9.192    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.459    14.788    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.271    15.059    
                         clock uncertainty           -0.035    15.024    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[8])
                                                     -0.737    14.287    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.870%)  route 0.318ns (63.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.551     1.419    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  slc3/cpu/MDR/data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  slc3/cpu/MDR/data_q_reg[7]/Q
                         net (fo=3, routed)           0.211     1.771    mem_subsystem/init_ram/Q[7]
    SLICE_X8Y74          LUT4 (Prop_lut4_I3_O)        0.045     1.816 r  mem_subsystem/init_ram/sram0_i_20/O
                         net (fo=1, routed)           0.108     1.924    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     1.975    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.496    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.792    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 button_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.558     1.426    button_sync[0]/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  button_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y67         FDRE (Prop_fdre_C_Q)         0.164     1.590 r  button_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.099     1.690    button_sync[0]/ff1
    SLICE_X13Y68         FDRE                                         r  button_sync[0]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.824     1.938    button_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  button_sync[0]/ff2_reg/C
                         clock pessimism             -0.499     1.439    
    SLICE_X13Y68         FDRE (Hold_fdre_C_D)         0.070     1.509    button_sync[0]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.730%)  route 0.360ns (63.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.554     1.422    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  slc3/cpu/MDR/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  slc3/cpu/MDR/data_q_reg[0]/Q
                         net (fo=3, routed)           0.215     1.801    mem_subsystem/init_ram/Q[0]
    SLICE_X8Y71          LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  mem_subsystem/init_ram/sram0_i_27/O
                         net (fo=1, routed)           0.145     1.991    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     1.975    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.496    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.792    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.581     1.449    button_sync[1]/clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDRE (Prop_fdre_C_Q)         0.128     1.577 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.646    button_sync[1]/ff2
    SLICE_X7Y71          LUT4 (Prop_lut4_I1_O)        0.099     1.745 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.745    button_sync[1]/q_i_1_n_0
    SLICE_X7Y71          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.850     1.963    button_sync[1]/clk_IBUF_BUFG
    SLICE_X7Y71          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.449    
    SLICE_X7Y71          FDRE (Hold_fdre_C_D)         0.091     1.540    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.578     1.446    button_sync[2]/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  button_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.128     1.574 r  button_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.643    button_sync[2]/ff2
    SLICE_X7Y75          LUT4 (Prop_lut4_I1_O)        0.099     1.742 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.742    button_sync[2]/q_i_1__1_n_0
    SLICE_X7Y75          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.845     1.959    button_sync[2]/clk_IBUF_BUFG
    SLICE_X7Y75          FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.091     1.537    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.455%)  route 0.169ns (54.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.551     1.419    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  slc3/cpu/MDR/data_q_reg[8]/Q
                         net (fo=3, routed)           0.169     1.730    slc3/io_bridge/Q[8]
    SLICE_X11Y76         FDRE                                         r  slc3/io_bridge/hex_display_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.818     1.932    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  slc3/io_bridge/hex_display_reg[8]/C
                         clock pessimism             -0.479     1.453    
    SLICE_X11Y76         FDRE (Hold_fdre_C_D)         0.070     1.523    slc3/io_bridge/hex_display_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 slc3/cpu/MDR/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.018%)  route 0.371ns (63.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.554     1.422    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  slc3/cpu/MDR/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     1.586 r  slc3/cpu/MDR/data_q_reg[3]/Q
                         net (fo=3, routed)           0.212     1.798    mem_subsystem/init_ram/Q[3]
    SLICE_X8Y73          LUT4 (Prop_lut4_I3_O)        0.045     1.843 r  mem_subsystem/init_ram/sram0_i_24/O
                         net (fo=1, routed)           0.160     2.003    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     1.975    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y29         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.496    
    RAMB18_X0Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.792    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mem_subsystem/init_ram/address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/init_ram/init_mem_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.701%)  route 0.181ns (49.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.557     1.425    mem_subsystem/init_ram/clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  mem_subsystem/init_ram/address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.141     1.566 f  mem_subsystem/init_ram/address_reg[7]/Q
                         net (fo=4, routed)           0.181     1.747    mem_subsystem/init_ram/address_reg[7]
    SLICE_X8Y69          LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  mem_subsystem/init_ram/init_mem_i_1/O
                         net (fo=1, routed)           0.000     1.792    mem_subsystem/init_ram/init_mem_i_1_n_0
    SLICE_X8Y69          FDSE                                         r  mem_subsystem/init_ram/init_mem_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.823     1.937    mem_subsystem/init_ram/clk_IBUF_BUFG
    SLICE_X8Y69          FDSE                                         r  mem_subsystem/init_ram/init_mem_reg/C
                         clock pessimism             -0.479     1.458    
    SLICE_X8Y69          FDSE (Hold_fdse_C_D)         0.120     1.578    mem_subsystem/init_ram/init_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 sw_sync[10]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[10]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.558     1.426    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  sw_sync[10]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  sw_sync[10]/ff_reg/Q
                         net (fo=1, routed)           0.159     1.727    sw_sync[10]/ff_reg_n_0
    SLICE_X13Y79         FDRE                                         r  sw_sync[10]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.822     1.936    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  sw_sync[10]/q_reg/C
                         clock pessimism             -0.499     1.437    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.070     1.507    sw_sync[10]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slc3/io_bridge/hex_o/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_o/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.560     1.428    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/io_bridge/hex_o/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.707    slc3/io_bridge/hex_o/counter_reg_n_0_[6]
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.817 r  slc3/io_bridge/hex_o/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    slc3/io_bridge/hex_o/counter_reg[4]_i_1_n_5
    SLICE_X10Y65         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.827     1.941    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[6]/C
                         clock pessimism             -0.513     1.428    
    SLICE_X10Y65         FDRE (Hold_fdre_C_D)         0.134     1.562    slc3/io_bridge/hex_o/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y65   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y67   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y67   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y68   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y68   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y68   button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y77   slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.560ns  (logic 3.868ns (30.792%)  route 8.693ns (69.208%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=160, routed)         2.908     8.418    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.124     8.542 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=5, routed)           0.994     9.536    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.124     9.660 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.655    10.315    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_5_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.439 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.797    11.236    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_2_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.360 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.338    14.699    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    17.614 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.614    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.458ns  (logic 4.118ns (33.058%)  route 8.339ns (66.942%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=160, routed)         2.908     8.418    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.124     8.542 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=5, routed)           0.994     9.536    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.152     9.688 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.504    10.192    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I5_O)        0.348    10.540 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.800    11.339    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_2_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.124    11.463 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.134    14.597    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    17.512 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.512    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.396ns  (logic 4.097ns (33.049%)  route 8.299ns (66.951%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=160, routed)         2.908     8.418    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.124     8.542 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=5, routed)           0.858     9.400    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_2_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.150     9.550 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.621    10.171    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I5_O)        0.328    10.499 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.824    11.323    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.124    11.447 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.088    14.535    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    17.449 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.449    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.375ns  (logic 3.852ns (31.124%)  route 8.524ns (68.876%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=160, routed)         2.908     8.418    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X14Y77         LUT3 (Prop_lut3_I2_O)        0.124     8.542 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=5, routed)           0.858     9.400    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_2_0
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.124     9.524 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.670    10.194    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_5_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    10.318 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.648    10.967    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_2_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.091 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.439    14.529    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    17.429 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.429    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.827ns  (logic 3.931ns (33.239%)  route 7.896ns (66.761%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.548     5.056    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.574 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=21, routed)          2.577     8.151    slc3/io_bridge/hex_o/S[0]
    SLICE_X15Y71         LUT3 (Prop_lut3_I2_O)        0.124     8.275 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.659     8.933    slc3/io_bridge/hex_o/hex_grid_right_OBUF[0]
    SLICE_X14Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.057 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.831     9.889    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_6_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.013 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.590    10.603    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_2_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.239    13.966    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.883 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.883    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.421ns  (logic 4.119ns (36.065%)  route 7.302ns (63.935%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.548     5.056    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X10Y67         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     5.574 r  slc3/io_bridge/hex_o/counter_reg[15]/Q
                         net (fo=21, routed)          2.577     8.151    slc3/io_bridge/hex_o/S[0]
    SLICE_X15Y71         LUT3 (Prop_lut3_I2_O)        0.124     8.275 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=8, routed)           0.659     8.933    slc3/io_bridge/hex_o/hex_grid_right_OBUF[0]
    SLICE_X14Y75         LUT5 (Prop_lut5_I0_O)        0.116     9.049 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.298     9.347    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_6_n_0
    SLICE_X12Y75         LUT6 (Prop_lut6_I5_O)        0.328     9.675 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.592    10.267    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.391 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.177    13.568    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    16.477 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.477    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.741ns  (logic 3.729ns (34.718%)  route 7.012ns (65.282%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.539     5.047    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     5.503 r  slc3/cpu/ir_reg/data_q_reg[14]/Q
                         net (fo=13, routed)          1.437     6.939    slc3/cpu/ir_reg/Q[14]
    SLICE_X9Y78          LUT4 (Prop_lut4_I1_O)        0.124     7.063 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.085     8.148    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.124     8.272 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.825     9.097    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_2_n_0
    SLICE_X10Y76         LUT4 (Prop_lut4_I1_O)        0.124     9.221 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.666    12.887    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    15.788 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.788    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.445ns  (logic 3.897ns (37.307%)  route 6.548ns (62.693%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.546     5.054    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=29, routed)          2.419     7.990    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X14Y75         LUT6 (Prop_lut6_I4_O)        0.124     8.114 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.943     9.057    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_3_n_0
    SLICE_X14Y78         LUT4 (Prop_lut4_I3_O)        0.146     9.203 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.187    12.390    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.109    15.499 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.499    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.352ns  (logic 3.912ns (37.796%)  route 6.439ns (62.204%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.546     5.054    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.518     5.572 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=29, routed)          2.215     7.787    slc3/cpu/ir_reg/p_0_in[1]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.124     7.911 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.027     8.938    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_2_n_0
    SLICE_X11Y76         LUT4 (Prop_lut4_I0_O)        0.150     9.088 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.197    12.285    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         3.120    15.405 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.405    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.342ns  (logic 3.479ns (33.643%)  route 6.863ns (66.357%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.546     5.054    button_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y68         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y68         FDRE (Prop_fdre_C_Q)         0.456     5.510 r  button_sync[0]/q_reg/Q
                         net (fo=160, routed)         2.753     8.263    slc3/io_bridge/hex_o/counter_reg[16]_2
    SLICE_X14Y78         LUT3 (Prop_lut3_I0_O)        0.124     8.387 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.110    12.497    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         2.899    15.396 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.396    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/addr2mux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.141ns (28.335%)  route 0.357ns (71.665%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.581     1.449    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q
                         net (fo=21, routed)          0.357     1.947    slc3/cpu/cpu_control/state[4]
    SLICE_X11Y75         LDCE                                         r  slc3/cpu/cpu_control/addr2mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/dtr_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.209ns (37.936%)  route 0.342ns (62.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.554     1.422    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.586 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.342     1.928    slc3/cpu/cpu_control/state[2]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.973 r  slc3/cpu/cpu_control/dtr_reg_i_1/O
                         net (fo=1, routed)           0.000     1.973    slc3/cpu/cpu_control/dtr_reg_i_1_n_0
    SLICE_X6Y77          LDCE                                         r  slc3/cpu/cpu_control/dtr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/addr1mux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.704ns  (logic 0.208ns (29.529%)  route 0.496ns (70.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.554     1.422    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.586 f  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=40, routed)          0.496     2.083    slc3/cpu/cpu_control/Q[0]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.044     2.127 r  slc3/cpu/cpu_control/addr1mux_reg_i_1/O
                         net (fo=1, routed)           0.000     2.127    slc3/cpu/cpu_control/addr1mux_reg_i_1_n_0
    SLICE_X11Y75         LDCE                                         r  slc3/cpu/cpu_control/addr1mux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/mem_mem_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.751ns  (logic 0.210ns (27.949%)  route 0.541ns (72.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.554     1.422    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.586 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=39, routed)          0.305     1.891    slc3/cpu/cpu_control/Q[1]
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.046     1.937 r  slc3/cpu/cpu_control/mem_mem_ena_reg_i_1/O
                         net (fo=1, routed)           0.237     2.174    slc3/cpu/cpu_control/mem_mem_ena_reg_i_1_n_0
    SLICE_X9Y74          LDCE                                         r  slc3/cpu/cpu_control/mem_mem_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/sr1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.209ns (25.912%)  route 0.598ns (74.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.554     1.422    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.586 f  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=40, routed)          0.429     2.016    slc3/cpu/cpu_control/Q[0]
    SLICE_X10Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.061 r  slc3/cpu/cpu_control/sr1_reg_i_1/O
                         net (fo=1, routed)           0.168     2.229    slc3/cpu/cpu_control/sr1_reg_i_1_n_0
    SLICE_X9Y76          LDCE                                         r  slc3/cpu/cpu_control/sr1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/addr2mux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.813ns  (logic 0.209ns (25.711%)  route 0.604ns (74.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.554     1.422    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.586 f  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=20, routed)          0.417     2.003    slc3/cpu/cpu_control/state[2]
    SLICE_X11Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.048 r  slc3/cpu/cpu_control/addr2mux_reg[0]_i_1/O
                         net (fo=1, routed)           0.187     2.235    slc3/cpu/cpu_control/addr2mux_reg[0]_i_1_n_0
    SLICE_X11Y75         LDCE                                         r  slc3/cpu/cpu_control/addr2mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.373ns (74.218%)  route 0.477ns (25.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.555     1.423    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.477     2.041    lopt_7
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.274 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.274    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.367ns (73.093%)  route 0.503ns (26.907%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.551     1.419    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  slc3/cpu/ir_reg/data_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.503     2.063    lopt_4
    D15                  OBUF (Prop_obuf_I_O)         1.226     3.289 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.289    led_o[3]
    D15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.386ns (73.272%)  route 0.505ns (26.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.555     1.423    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.505     2.070    lopt_10
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.315 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.315    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.382ns (72.431%)  route 0.526ns (27.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.551     1.419    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164     1.583 r  slc3/cpu/ir_reg/data_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.526     2.110    lopt_3
    D14                  OBUF (Prop_obuf_I_O)         1.218     3.328 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.328    led_o[2]
    D14                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.121ns  (logic 1.963ns (32.068%)  route 4.158ns (67.932%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           0.931     1.692    slc3/cpu/ir_reg/sr1_select
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.153     1.845 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     3.071    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     3.420 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     3.994    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     4.322 f  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     4.768    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     4.892 f  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.658     5.550    slc3/cpu/cpu_control/data_q_reg[15][0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.674 f  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=2, routed)           0.324     5.997    slc3/cpu/cpu_control/data_q[0]_i_3_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.124     6.121 r  slc3/cpu/cpu_control/data_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.121    slc3/cpu/nzp_logic/reg_z/p_0_out
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.425     4.754    slc3/cpu/nzp_logic/reg_z/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/nzp_logic/reg_z/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.118ns  (logic 1.963ns (32.084%)  route 4.155ns (67.916%))
  Logic Levels:           7  (LDCE=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           0.931     1.692    slc3/cpu/ir_reg/sr1_select
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.153     1.845 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     3.071    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     3.420 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     3.994    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     4.322 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     4.768    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     4.892 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.658     5.550    slc3/cpu/cpu_control/data_q_reg[15][0]
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.124     5.674 r  slc3/cpu/cpu_control/data_q[0]_i_3/O
                         net (fo=2, routed)           0.321     5.994    slc3/cpu/cpu_control/data_q[0]_i_3_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.118 r  slc3/cpu/cpu_control/data_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.118    slc3/cpu/nzp_logic/reg_p/p
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.425     4.754    slc3/cpu/nzp_logic/reg_p/clk_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  slc3/cpu/nzp_logic/reg_p/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.844ns  (logic 1.839ns (31.468%)  route 4.005ns (68.532%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           0.931     1.692    slc3/cpu/ir_reg/sr1_select
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.153     1.845 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     3.071    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     3.420 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     3.994    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     4.322 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     4.768    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     4.892 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.828     5.720    slc3/cpu/cpu_control/data_q_reg[15][0]
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.124     5.844 r  slc3/cpu/cpu_control/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     5.844    slc3/cpu/MDR/D[0]
    SLICE_X10Y71         FDRE                                         r  slc3/cpu/MDR/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.429     4.758    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  slc3/cpu/MDR/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MAR/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.632ns  (logic 1.715ns (30.451%)  route 3.917ns (69.549%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           0.931     1.692    slc3/cpu/ir_reg/sr1_select
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.153     1.845 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     3.071    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     3.420 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     3.994    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     4.322 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     4.768    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     4.892 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.740     5.632    slc3/cpu/MAR/D[0]
    SLICE_X11Y73         FDRE                                         r  slc3/cpu/MAR/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.426     4.755    slc3/cpu/MAR/clk_IBUF_BUFG
    SLICE_X11Y73         FDRE                                         r  slc3/cpu/MAR/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.400ns  (logic 1.715ns (31.759%)  route 3.685ns (68.241%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           0.931     1.692    slc3/cpu/ir_reg/sr1_select
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.153     1.845 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     3.071    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     3.420 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     3.994    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     4.322 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     4.768    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     4.892 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.508     5.400    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/DIA0
    SLICE_X10Y77         RAMD32                                       r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.427     4.756    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/WCLK
    SLICE_X10Y77         RAMD32                                       r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/CLK

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.309ns  (logic 1.715ns (32.305%)  route 3.594ns (67.695%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           0.931     1.692    slc3/cpu/ir_reg/sr1_select
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.153     1.845 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     3.071    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     3.420 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     3.994    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     4.322 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.446     4.768    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.124     4.892 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.417     5.309    slc3/cpu/ir_reg/D[0]
    SLICE_X10Y76         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.426     4.755    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/sr1_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/pc_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 1.715ns (34.712%)  route 3.226ns (65.288%))
  Logic Levels:           5  (LDCE=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/sr1_reg/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  slc3/cpu/cpu_control/sr1_reg/Q
                         net (fo=3, routed)           0.931     1.692    slc3/cpu/ir_reg/sr1_select
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.153     1.845 r  slc3/cpu/ir_reg/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=6, routed)           1.225     3.071    slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/ADDRA1
    SLICE_X10Y77         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.349     3.420 r  slc3/cpu/registerFile/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, routed)           0.575     3.994    slc3/cpu/cpu_control/DOA[0]
    SLICE_X11Y75         LUT6 (Prop_lut6_I3_O)        0.328     4.322 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.494     4.817    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X10Y75         LUT5 (Prop_lut5_I4_O)        0.124     4.941 r  slc3/cpu/cpu_control/data_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.941    slc3/cpu/pc_reg/D[0]
    SLICE_X10Y75         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.424     4.753    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[0]/C

Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.318ns  (logic 1.322ns (30.606%)  route 2.996ns (69.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           2.996     4.318    button_sync[2]/run_i_IBUF
    SLICE_X8Y71          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.428     4.757    button_sync[2]/clk_IBUF_BUFG
    SLICE_X8Y71          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.207ns  (logic 1.316ns (31.294%)  route 2.890ns (68.706%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.890     4.207    button_sync[0]/reset_IBUF
    SLICE_X14Y67         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.432     4.761    button_sync[0]/clk_IBUF_BUFG
    SLICE_X14Y67         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 1.325ns (32.159%)  route 2.796ns (67.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           2.796     4.121    button_sync[1]/continue_i_IBUF
    SLICE_X7Y66          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.500     4.829    button_sync[1]/clk_IBUF_BUFG
    SLICE_X7Y66          FDRE                                         r  button_sync[1]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.265ns (70.397%)  route 0.111ns (29.603%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X9Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.111     0.331    slc3/cpu/cpu_control/cpu_mem_ena
    SLICE_X8Y74          LUT5 (Prop_lut5_I3_O)        0.045     0.376 r  slc3/cpu/cpu_control/data_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.376    slc3/cpu/MDR/D[6]
    SLICE_X8Y74          FDRE                                         r  slc3/cpu/MDR/data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.817     1.931    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  slc3/cpu/MDR/data_q_reg[6]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.265ns (64.899%)  route 0.143ns (35.101%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X9Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.143     0.363    slc3/cpu/cpu_control/cpu_mem_ena
    SLICE_X11Y74         LUT5 (Prop_lut5_I3_O)        0.045     0.408 r  slc3/cpu/cpu_control/data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.408    slc3/cpu/MDR/D[8]
    SLICE_X11Y74         FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.817     1.931    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  slc3/cpu/MDR/data_q_reg[8]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.265ns (48.268%)  route 0.284ns (51.732%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X9Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.284     0.504    slc3/cpu/cpu_control/cpu_mem_ena
    SLICE_X12Y73         LUT5 (Prop_lut5_I3_O)        0.045     0.549 r  slc3/cpu/cpu_control/data_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.549    slc3/cpu/MDR/D[4]
    SLICE_X12Y73         FDRE                                         r  slc3/cpu/MDR/data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.818     1.932    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  slc3/cpu/MDR/data_q_reg[4]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.265ns (47.919%)  route 0.288ns (52.081%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X9Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.288     0.508    slc3/cpu/cpu_control/cpu_mem_ena
    SLICE_X12Y73         LUT5 (Prop_lut5_I3_O)        0.045     0.553 r  slc3/cpu/cpu_control/data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.553    slc3/cpu/MDR/D[9]
    SLICE_X12Y73         FDRE                                         r  slc3/cpu/MDR/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.818     1.932    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X12Y73         FDRE                                         r  slc3/cpu/MDR/data_q_reg[9]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/addr1mux_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/pc_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.248ns (43.463%)  route 0.323ns (56.537%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/addr1mux_reg/G
    SLICE_X11Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc3/cpu/cpu_control/addr1mux_reg/Q
                         net (fo=1, routed)           0.109     0.267    slc3/cpu/cpu_control/addr1mux
    SLICE_X11Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.213     0.526    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X10Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.571 r  slc3/cpu/cpu_control/data_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.571    slc3/cpu/pc_reg/D[0]
    SLICE_X10Y75         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.817     1.931    slc3/cpu/pc_reg/clk_IBUF_BUFG
    SLICE_X10Y75         FDRE                                         r  slc3/cpu/pc_reg/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/MDR/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.265ns (45.822%)  route 0.313ns (54.178%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X9Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.313     0.533    slc3/cpu/cpu_control/cpu_mem_ena
    SLICE_X11Y74         LUT5 (Prop_lut5_I3_O)        0.045     0.578 r  slc3/cpu/cpu_control/data_q[15]_i_1/O
                         net (fo=1, routed)           0.000     0.578    slc3/cpu/MDR/D[15]
    SLICE_X11Y74         FDRE                                         r  slc3/cpu/MDR/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.817     1.931    slc3/cpu/MDR/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  slc3/cpu/MDR/data_q_reg[15]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/io_bridge/hex_display_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.268ns (41.193%)  route 0.383ns (58.807%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X9Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.174     0.394    slc3/cpu/MAR/cpu_mem_ena
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.048     0.442 r  slc3/cpu/MAR/hex_display[15]_i_1/O
                         net (fo=16, routed)          0.209     0.651    slc3/io_bridge/E[0]
    SLICE_X13Y74         FDRE                                         r  slc3/io_bridge/hex_display_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.817     1.931    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X13Y74         FDRE                                         r  slc3/io_bridge/hex_display_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/addr1mux_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ir_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.248ns (37.535%)  route 0.413ns (62.465%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y75         LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/addr1mux_reg/G
    SLICE_X11Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc3/cpu/cpu_control/addr1mux_reg/Q
                         net (fo=1, routed)           0.109     0.267    slc3/cpu/cpu_control/addr1mux
    SLICE_X11Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  slc3/cpu/cpu_control/data_q[0]_i_2__0/O
                         net (fo=2, routed)           0.150     0.462    slc3/cpu/cpu_control/PCMUX/0
    SLICE_X11Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.507 r  slc3/cpu/cpu_control/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=5, routed)           0.154     0.661    slc3/cpu/ir_reg/D[0]
    SLICE_X10Y76         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.818     1.932    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/io_bridge/hex_display_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.268ns (40.046%)  route 0.401ns (59.954%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X9Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.174     0.394    slc3/cpu/MAR/cpu_mem_ena
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.048     0.442 r  slc3/cpu/MAR/hex_display[15]_i_1/O
                         net (fo=16, routed)          0.228     0.669    slc3/io_bridge/E[0]
    SLICE_X12Y74         FDRE                                         r  slc3/io_bridge/hex_display_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.817     1.931    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  slc3/io_bridge/hex_display_reg[1]/C

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/mem_mem_ena_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/io_bridge/hex_display_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.268ns (40.046%)  route 0.401ns (59.954%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          LDCE                         0.000     0.000 r  slc3/cpu/cpu_control/mem_mem_ena_reg/G
    SLICE_X9Y74          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  slc3/cpu/cpu_control/mem_mem_ena_reg/Q
                         net (fo=18, routed)          0.174     0.394    slc3/cpu/MAR/cpu_mem_ena
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.048     0.442 r  slc3/cpu/MAR/hex_display[15]_i_1/O
                         net (fo=16, routed)          0.228     0.669    slc3/io_bridge/E[0]
    SLICE_X12Y74         FDRE                                         r  slc3/io_bridge/hex_display_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.817     1.931    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X12Y74         FDRE                                         r  slc3/io_bridge/hex_display_reg[2]/C





