module test(a, b, c, d, x, y, z);
   input a;
   input b;
   input c;
   input d;
   output x;
   output y;
   output z;
   wire   c_n;
   wire   m;
   wire   n;

   not #8 i0(c_n, c);
   and i1(m, a, b);
   or i2(n, c_n, d);
   nand #3 i3(x, m, n);
   nand i4(y, m, n);
   nand i5(z, m, n);
endmodule
