INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gsaied/Desktop/verilog_rtl/first_layer/biasing_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module biasing_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gsaied/Desktop/verilog_rtl/first_layer/img_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gsaied/Desktop/verilog_rtl/first_layer/mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gsaied/Desktop/verilog_rtl/first_layer/rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_array_layer_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gsaied/Desktop/verilog_rtl/first_layer/conv1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
