-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_fp2div2_503 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_0_ce0 : OUT STD_LOGIC;
    c_0_we0 : OUT STD_LOGIC;
    c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_0_ce1 : OUT STD_LOGIC;
    c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_1_ce0 : OUT STD_LOGIC;
    c_1_we0 : OUT STD_LOGIC;
    c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    c_1_ce1 : OUT STD_LOGIC;
    c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_fp2div2_503 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal mask_fu_122_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mask_reg_145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal c_1_addr_reg_155 : STD_LOGIC_VECTOR (2 downto 0);
    signal mask_1_fu_131_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal mask_1_reg_160 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal c_1_addr_3_reg_165 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_idle : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_ready : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_we0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_we0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_idle : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_ready : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_we0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce1 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_we0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce1 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_idle : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_ready : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_we0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_we0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_idle : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_ready : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_we0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce1 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_we0 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce1 : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal c_1_we0_out : STD_LOGIC;
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal c_0_ce0_local : STD_LOGIC;
    signal c_0_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_ce0_local : STD_LOGIC;
    signal c_1_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal c_1_we0_local : STD_LOGIC;
    signal c_1_d0_local : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln385_fu_126_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal zext_ln385_1_fu_135_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_112_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln75 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_382_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce1 : OUT STD_LOGIC;
        c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce1 : OUT STD_LOGIC;
        c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1212 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln75_1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_382_1213 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        c_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce0 : OUT STD_LOGIC;
        c_1_we0 : OUT STD_LOGIC;
        c_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_1_ce1 : OUT STD_LOGIC;
        c_1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce0 : OUT STD_LOGIC;
        c_0_we0 : OUT STD_LOGIC;
        c_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        c_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        c_0_ce1 : OUT STD_LOGIC;
        c_0_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74 : component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start,
        ap_done => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done,
        ap_idle => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_idle,
        ap_ready => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_ready,
        c_0_address0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_address0,
        c_0_ce0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_ce0,
        c_0_we0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_we0,
        c_0_d0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_d0,
        c_0_q0 => c_0_q0,
        c_1_address0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_address0,
        c_1_ce0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_ce0,
        c_1_we0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_we0,
        c_1_d0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_d0,
        c_1_q0 => c_1_q0,
        sext_ln75 => mask_reg_145);

    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85 : component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_382_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start,
        ap_done => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done,
        ap_idle => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_idle,
        ap_ready => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_ready,
        c_1_address0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address0,
        c_1_ce0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce0,
        c_1_we0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_we0,
        c_1_d0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_d0,
        c_1_q0 => c_1_q0,
        c_1_address1 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address1,
        c_1_ce1 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce1,
        c_1_q1 => c_1_q1,
        c_0_address0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address0,
        c_0_ce0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce0,
        c_0_we0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_we0,
        c_0_d0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_d0,
        c_0_q0 => c_0_q0,
        c_0_address1 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address1,
        c_0_ce1 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce1,
        c_0_q1 => c_0_q1);

    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93 : component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1212
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start,
        ap_done => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done,
        ap_idle => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_idle,
        ap_ready => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_ready,
        c_0_address0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_address0,
        c_0_ce0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_ce0,
        c_0_we0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_we0,
        c_0_d0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_d0,
        c_0_q0 => c_0_q0,
        c_1_address0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_address0,
        c_1_ce0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_ce0,
        c_1_we0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_we0,
        c_1_d0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_d0,
        c_1_q0 => c_1_q0,
        sext_ln75_1 => mask_1_reg_160);

    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104 : component sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_382_1213
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start,
        ap_done => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done,
        ap_idle => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_idle,
        ap_ready => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_ready,
        c_1_address0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address0,
        c_1_ce0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce0,
        c_1_we0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_we0,
        c_1_d0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_d0,
        c_1_q0 => c_1_q0,
        c_1_address1 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address1,
        c_1_ce1 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce1,
        c_1_q1 => c_1_q1,
        c_0_address0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address0,
        c_0_ce0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce0,
        c_0_we0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_we0,
        c_0_d0 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_d0,
        c_0_q0 => c_0_q0,
        c_0_address1 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address1,
        c_0_ce1 => grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce1,
        c_0_q1 => c_0_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_ready = ap_const_logic_1)) then 
                    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_ready = ap_const_logic_1)) then 
                    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_ready = ap_const_logic_1)) then 
                    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_ready = ap_const_logic_1)) then 
                    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                mask_1_reg_160 <= mask_1_fu_131_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                mask_reg_145 <= mask_fu_122_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done)
    begin
        if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done)
    begin
        if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done)
    begin
        if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done)
    begin
        if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    c_0_address0_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_address0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address0, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_address0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, c_0_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_0_address0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            c_0_address0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_0_address0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_0_address0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_address0;
        else 
            c_0_address0 <= c_0_address0_local;
        end if; 
    end process;


    c_0_address0_local_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            c_0_address0_local <= ap_const_lv32_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            c_0_address0_local <= ap_const_lv32_0(3 - 1 downto 0);
        else 
            c_0_address0_local <= "XXX";
        end if; 
    end process;


    c_0_address1_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address1, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address1, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_0_address1 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_0_address1 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address1;
        else 
            c_0_address1 <= "XXX";
        end if; 
    end process;


    c_0_ce0_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_ce0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce0, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_ce0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, c_0_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_0_ce0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            c_0_ce0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_0_ce0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_0_ce0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_ce0;
        else 
            c_0_ce0 <= c_0_ce0_local;
        end if; 
    end process;


    c_0_ce0_local_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            c_0_ce0_local <= ap_const_logic_1;
        else 
            c_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    c_0_ce1_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce1, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce1, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_0_ce1 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_0_ce1 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce1;
        else 
            c_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    c_0_d0_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_d0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_d0, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_d0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_d0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_0_d0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            c_0_d0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_0_d0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_0_d0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_d0;
        else 
            c_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    c_0_we0_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_we0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_we0, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_we0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_we0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_0_we0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            c_0_we0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_0_we0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_0_we0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_we0;
        else 
            c_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    c_1_addr_3_reg_165 <= ap_const_lv32_7(3 - 1 downto 0);
    c_1_addr_reg_155 <= ap_const_lv32_3(3 - 1 downto 0);

    c_1_address0_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_address0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address0, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_address0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, c_1_address0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_1_address0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            c_1_address0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_1_address0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_1_address0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_address0;
        else 
            c_1_address0 <= c_1_address0_local;
        end if; 
    end process;


    c_1_address0_local_assign_proc : process(ap_CS_fsm_state7, c_1_addr_reg_155, ap_CS_fsm_state8, c_1_addr_3_reg_165, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            c_1_address0_local <= c_1_addr_3_reg_165;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            c_1_address0_local <= ap_const_lv32_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            c_1_address0_local <= c_1_addr_reg_155;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            c_1_address0_local <= ap_const_lv32_3(3 - 1 downto 0);
        else 
            c_1_address0_local <= "XXX";
        end if; 
    end process;


    c_1_address1_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address1, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address1, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_1_address1 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_1_address1 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address1;
        else 
            c_1_address1 <= "XXX";
        end if; 
    end process;


    c_1_ce0_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_ce0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce0, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_ce0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, c_1_ce0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_1_ce0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            c_1_ce0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_1_ce0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_1_ce0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_ce0;
        else 
            c_1_ce0 <= c_1_ce0_local;
        end if; 
    end process;


    c_1_ce0_local_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            c_1_ce0_local <= ap_const_logic_1;
        else 
            c_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    c_1_ce1_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce1, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce1, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_1_ce1 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_1_ce1 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce1;
        else 
            c_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    c_1_d0_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_d0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_d0, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_d0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_d0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, c_1_d0_local)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_1_d0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            c_1_d0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_1_d0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_1_d0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_d0;
        else 
            c_1_d0 <= c_1_d0_local;
        end if; 
    end process;


    c_1_d0_local_assign_proc : process(ap_CS_fsm_state8, zext_ln385_fu_126_p1, ap_CS_fsm_state14, zext_ln385_1_fu_135_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            c_1_d0_local <= zext_ln385_1_fu_135_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            c_1_d0_local <= zext_ln385_fu_126_p1;
        else 
            c_1_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    c_1_we0_assign_proc : process(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_we0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_we0, grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_we0, grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_we0, ap_CS_fsm_state4, c_1_we0_out, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            c_1_we0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            c_1_we0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            c_1_we0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            c_1_we0 <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_we0;
        else 
            c_1_we0 <= (c_1_we0_out or ap_const_logic_0);
        end if; 
    end process;


    c_1_we0_local_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            c_1_we0_local <= ap_const_logic_1;
        else 
            c_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    c_1_we0_out <= c_1_we0_local;
    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg;
    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start <= grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg;
    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg;
    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start <= grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg;
    grp_fu_112_p4 <= c_1_q0(63 downto 1);
    mask_1_fu_131_p1 <= c_0_q0(1 - 1 downto 0);
    mask_fu_122_p1 <= c_0_q0(1 - 1 downto 0);
    zext_ln385_1_fu_135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_112_p4),64));
    zext_ln385_fu_126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_112_p4),64));
end behav;
