// Seed: 3765694986
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    inout uwire id_6,
    input uwire id_7,
    input wire id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output tri id_12,
    output supply0 id_13
);
  wire id_15, id_16, id_17;
  wire id_18 = id_15;
  assign id_12 = 1;
  tri id_19 = (id_4 ? id_5 : (id_9)), id_20 = id_2;
  wor id_21 = 1;
  module_0 modCall_1 (
      id_21,
      id_16,
      id_15,
      id_17,
      id_18,
      id_18,
      id_15,
      id_16,
      id_15,
      id_17,
      id_15,
      id_16,
      id_15,
      id_16,
      id_18,
      id_18,
      id_21,
      id_21,
      id_15,
      id_16,
      id_16,
      id_18,
      id_21,
      id_15,
      id_15
  );
endmodule
