<profile>

<section name = "Vivado HLS Report for 'Loop_1_proc'" level="0">
<item name = "Date">Mon Jun 24 13:17:05 2019
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">rbf_kernel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.254, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">394, 394, 394, 394, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">392, 392, 2, 1, 1, 392, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 86</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 159</column>
<column name="Register">-, -, 166, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_235_p2">+, 0, 0, 14, 10, 2</column>
<column name="is_idx1_fu_193_p2">+, 0, 0, 15, 9, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="in_stream1_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream1_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="in_stream2_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream2_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_i_i_fu_187_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="in_stream1_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="in_stream2_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_3_i_fu_214_p2">or, 0, 0, 10, 10, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i_0_i_i_reg_175">9, 2, 10, 20</column>
<column name="in_stream1_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream1_data_V_0_data_out">9, 2, 32, 64</column>
<column name="in_stream1_data_V_0_state">15, 3, 2, 6</column>
<column name="in_stream1_dest_V_0_state">15, 3, 2, 6</column>
<column name="in_stream2_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream2_data_V_0_data_out">9, 2, 32, 64</column>
<column name="in_stream2_data_V_0_state">15, 3, 2, 6</column>
<column name="in_stream2_dest_V_0_state">15, 3, 2, 6</column>
<column name="is_idx1_0_i_i_reg_164">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond_i_i_reg_241">1, 0, 1, 0</column>
<column name="i_0_i_i_reg_175">10, 0, 10, 0</column>
<column name="in_stream1_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="in_stream1_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="in_stream1_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream1_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream1_data_V_0_state">2, 0, 2, 0</column>
<column name="in_stream1_dest_V_0_state">2, 0, 2, 0</column>
<column name="in_stream2_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="in_stream2_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="in_stream2_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream2_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream2_data_V_0_state">2, 0, 2, 0</column>
<column name="in_stream2_dest_V_0_state">2, 0, 2, 0</column>
<column name="is_idx1_0_i_i_reg_164">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_1_proc, return value</column>
<column name="in_stream1_TDATA">in, 32, axis, in_stream1_data_V, pointer</column>
<column name="in_stream1_TREADY">out, 1, axis, in_stream1_data_V, pointer</column>
<column name="in_stream1_TVALID">in, 1, axis, in_stream1_dest_V, pointer</column>
<column name="in_stream1_TDEST">in, 5, axis, in_stream1_dest_V, pointer</column>
<column name="in_stream1_TSTRB">in, 4, axis, in_stream1_strb_V, pointer</column>
<column name="in_stream1_TKEEP">in, 4, axis, in_stream1_keep_V, pointer</column>
<column name="in_stream1_TUSER">in, 4, axis, in_stream1_user_V, pointer</column>
<column name="in_stream1_TLAST">in, 1, axis, in_stream1_last_V, pointer</column>
<column name="in_stream1_TID">in, 5, axis, in_stream1_id_V, pointer</column>
<column name="temp_buf_address0">out, 10, ap_memory, temp_buf, array</column>
<column name="temp_buf_ce0">out, 1, ap_memory, temp_buf, array</column>
<column name="temp_buf_we0">out, 1, ap_memory, temp_buf, array</column>
<column name="temp_buf_d0">out, 32, ap_memory, temp_buf, array</column>
<column name="temp_buf_address1">out, 10, ap_memory, temp_buf, array</column>
<column name="temp_buf_ce1">out, 1, ap_memory, temp_buf, array</column>
<column name="temp_buf_we1">out, 1, ap_memory, temp_buf, array</column>
<column name="temp_buf_d1">out, 32, ap_memory, temp_buf, array</column>
<column name="in_stream2_TDATA">in, 32, axis, in_stream2_data_V, pointer</column>
<column name="in_stream2_TREADY">out, 1, axis, in_stream2_data_V, pointer</column>
<column name="in_stream2_TVALID">in, 1, axis, in_stream2_dest_V, pointer</column>
<column name="in_stream2_TDEST">in, 5, axis, in_stream2_dest_V, pointer</column>
<column name="in_stream2_TSTRB">in, 4, axis, in_stream2_strb_V, pointer</column>
<column name="in_stream2_TKEEP">in, 4, axis, in_stream2_keep_V, pointer</column>
<column name="in_stream2_TUSER">in, 4, axis, in_stream2_user_V, pointer</column>
<column name="in_stream2_TLAST">in, 1, axis, in_stream2_last_V, pointer</column>
<column name="in_stream2_TID">in, 5, axis, in_stream2_id_V, pointer</column>
<column name="temp2_buf_address0">out, 10, ap_memory, temp2_buf, array</column>
<column name="temp2_buf_ce0">out, 1, ap_memory, temp2_buf, array</column>
<column name="temp2_buf_we0">out, 1, ap_memory, temp2_buf, array</column>
<column name="temp2_buf_d0">out, 32, ap_memory, temp2_buf, array</column>
<column name="temp2_buf_address1">out, 10, ap_memory, temp2_buf, array</column>
<column name="temp2_buf_ce1">out, 1, ap_memory, temp2_buf, array</column>
<column name="temp2_buf_we1">out, 1, ap_memory, temp2_buf, array</column>
<column name="temp2_buf_d1">out, 32, ap_memory, temp2_buf, array</column>
</table>
</item>
</section>
</profile>
