

================================================================
== Vitis HLS Report for 'TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1'
================================================================
* Date:           Mon Nov 11 16:39:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.567 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 5 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1" [../kernel/Memory.cpp:151->../kernel/Memory.cpp:177]   --->   Operation 6 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten11 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bound_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %bound"   --->   Operation 10 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%size_k_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_k_1"   --->   Operation 11 'read' 'size_k_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bound4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound4"   --->   Operation 12 'read' 'bound4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bound16_read = read i87 @_ssdm_op_Read.ap_auto.i87, i87 %bound16"   --->   Operation 13 'read' 'bound16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bound_cast = zext i41 %bound_read"   --->   Operation 14 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bound4_cast = zext i64 %bound4_read"   --->   Operation 15 'zext' 'bound4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_1, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_2, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_3, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_4, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_5, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_6, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_7, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_8, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_9, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_10, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_11, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_12, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_13, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_14, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aSplit_15, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i87 0, i87 %indvar_flatten31"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i66 0, i66 %indvar_flatten11"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i42 0, i42 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln151 = store i32 0, i32 %k_1" [../kernel/Memory.cpp:151->../kernel/Memory.cpp:177]   --->   Operation 36 'store' 'store_ln151' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln153 = store i10 0, i10 %n1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 37 'store' 'store_ln153' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln172 = br void %for.body.i" [../kernel/Memory.cpp:172]   --->   Operation 38 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%n1_2 = load i10 %n1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 39 'load' 'n1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i42 %indvar_flatten" [../kernel/Memory.cpp:176]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten11_load = load i66 %indvar_flatten11" [../kernel/Memory.cpp:174]   --->   Operation 41 'load' 'indvar_flatten11_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i87 %indvar_flatten31" [../kernel/Memory.cpp:172]   --->   Operation 42 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.26ns)   --->   "%icmp_ln172 = icmp_eq  i87 %indvar_flatten31_load, i87 %bound16_read" [../kernel/Memory.cpp:172]   --->   Operation 43 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %for.inc21.loopexit, void %for.end23.loopexit.exitStub" [../kernel/Memory.cpp:172]   --->   Operation 44 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%k_1_load = load i32 %k_1" [../kernel/Memory.cpp:174]   --->   Operation 45 'load' 'k_1_load' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.26ns)   --->   "%add_ln172 = add i87 %indvar_flatten31_load, i87 1" [../kernel/Memory.cpp:172]   --->   Operation 46 'add' 'add_ln172' <Predicate = (!icmp_ln172)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.15ns)   --->   "%icmp_ln174 = icmp_eq  i66 %indvar_flatten11_load, i66 %bound4_cast" [../kernel/Memory.cpp:174]   --->   Operation 48 'icmp' 'icmp_ln174' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln174)   --->   "%xor_ln172 = xor i1 %icmp_ln174, i1 1" [../kernel/Memory.cpp:172]   --->   Operation 49 'xor' 'xor_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.72ns)   --->   "%icmp_ln153 = icmp_eq  i10 %n1_2, i10 512" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 50 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln172)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "%icmp_ln176 = icmp_eq  i32 %size_k_1_read, i32 0" [../kernel/Memory.cpp:176]   --->   Operation 51 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.96ns)   --->   "%icmp_ln176_1 = icmp_eq  i42 %indvar_flatten_load, i42 %bound_cast" [../kernel/Memory.cpp:176]   --->   Operation 52 'icmp' 'icmp_ln176_1' <Predicate = (!icmp_ln172)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.27ns)   --->   "%select_ln172 = select i1 %icmp_ln174, i1 %icmp_ln176, i1 %icmp_ln176_1" [../kernel/Memory.cpp:172]   --->   Operation 53 'select' 'select_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.12ns)   --->   "%or_ln174 = or i1 %select_ln172, i1 %icmp_ln174" [../kernel/Memory.cpp:174]   --->   Operation 54 'or' 'or_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.22ns)   --->   "%select_ln174 = select i1 %or_ln174, i32 0, i32 %k_1_load" [../kernel/Memory.cpp:174]   --->   Operation 55 'select' 'select_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln174)   --->   "%xor_ln174 = xor i1 %select_ln172, i1 1" [../kernel/Memory.cpp:174]   --->   Operation 56 'xor' 'xor_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln174)   --->   "%and_ln172 = and i1 %xor_ln174, i1 %xor_ln172" [../kernel/Memory.cpp:172]   --->   Operation 57 'and' 'and_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln174 = and i1 %and_ln172, i1 %icmp_ln153" [../kernel/Memory.cpp:174]   --->   Operation 58 'and' 'and_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%k = add i32 %select_ln174, i32 1" [../kernel/Memory.cpp:176]   --->   Operation 59 'add' 'k' <Predicate = (!icmp_ln172)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.22ns)   --->   "%select_ln176 = select i1 %and_ln174, i32 %k, i32 %select_ln174" [../kernel/Memory.cpp:176]   --->   Operation 60 'select' 'select_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i32 %select_ln176" [../kernel/Memory.cpp:176]   --->   Operation 61 'trunc' 'trunc_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:154->../kernel/Memory.cpp:177]   --->   Operation 62 'specpipeline' 'specpipeline_ln154' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%switch_ln199 = switch i4 %trunc_ln176, void %V.i.i.i.i.i151.case.15, i4 0, void %V.i.i.i.i.i151.case.0, i4 1, void %V.i.i.i.i.i151.case.1, i4 2, void %V.i.i.i.i.i151.case.2, i4 3, void %V.i.i.i.i.i151.case.3, i4 4, void %V.i.i.i.i.i151.case.4, i4 5, void %V.i.i.i.i.i151.case.5, i4 6, void %V.i.i.i.i.i151.case.6, i4 7, void %V.i.i.i.i.i151.case.7, i4 8, void %V.i.i.i.i.i151.case.8, i4 9, void %V.i.i.i.i.i151.case.9, i4 10, void %V.i.i.i.i.i151.case.10, i4 11, void %V.i.i.i.i.i151.case.11, i4 12, void %V.i.i.i.i.i151.case.12, i4 13, void %V.i.i.i.i.i151.case.13, i4 14, void %V.i.i.i.i.i151.case.14" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 63 'switch' 'switch_ln199' <Predicate = (!icmp_ln172)> <Delay = 0.67>
ST_2 : Operation 64 [1/1] (0.72ns)   --->   "%add_ln153 = add i10 %n1_2, i10 1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 64 'add' 'add_ln153' <Predicate = (!icmp_ln172)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node n1_3)   --->   "%or_ln153 = or i1 %icmp_ln174, i1 %select_ln172" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 65 'or' 'or_ln153' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node n1_3)   --->   "%or_ln153_1 = or i1 %or_ln153, i1 %and_ln174" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 66 'or' 'or_ln153_1' <Predicate = (!icmp_ln172)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.30ns) (out node of the LUT)   --->   "%n1_3 = select i1 %or_ln153_1, i10 1, i10 %add_ln153" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 67 'select' 'n1_3' <Predicate = (!icmp_ln172)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.96ns)   --->   "%add_ln176_1 = add i42 %indvar_flatten_load, i42 1" [../kernel/Memory.cpp:176]   --->   Operation 68 'add' 'add_ln176_1' <Predicate = (!icmp_ln172)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.24ns)   --->   "%select_ln176_1 = select i1 %or_ln174, i42 1, i42 %add_ln176_1" [../kernel/Memory.cpp:176]   --->   Operation 69 'select' 'select_ln176_1' <Predicate = (!icmp_ln172)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.15ns)   --->   "%add_ln174 = add i66 %indvar_flatten11_load, i66 1" [../kernel/Memory.cpp:174]   --->   Operation 70 'add' 'add_ln174' <Predicate = (!icmp_ln172)> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.40ns)   --->   "%select_ln174_1 = select i1 %icmp_ln174, i66 1, i66 %add_ln174" [../kernel/Memory.cpp:174]   --->   Operation 71 'select' 'select_ln174_1' <Predicate = (!icmp_ln172)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln172 = store i87 %add_ln172, i87 %indvar_flatten31" [../kernel/Memory.cpp:172]   --->   Operation 72 'store' 'store_ln172' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln174 = store i66 %select_ln174_1, i66 %indvar_flatten11" [../kernel/Memory.cpp:174]   --->   Operation 73 'store' 'store_ln174' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln176 = store i42 %select_ln176_1, i42 %indvar_flatten" [../kernel/Memory.cpp:176]   --->   Operation 74 'store' 'store_ln176' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln151 = store i32 %select_ln176, i32 %k_1" [../kernel/Memory.cpp:151->../kernel/Memory.cpp:177]   --->   Operation 75 'store' 'store_ln151' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln153 = store i10 %n1_3, i10 %n1" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 76 'store' 'store_ln153' <Predicate = (!icmp_ln172)> <Delay = 0.38>
ST_2 : Operation 112 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 112 'ret' 'ret_ln0' <Predicate = (icmp_ln172)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 77 [1/1] (1.19ns)   --->   "%aSplit_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_14" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 77 'read' 'aSplit_14_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 14)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 78 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 78 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 14)> <Delay = 0.49>
ST_3 : Operation 79 [1/1] (1.19ns)   --->   "%aSplit_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_13" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 79 'read' 'aSplit_13_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 13)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 80 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 80 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 13)> <Delay = 0.49>
ST_3 : Operation 81 [1/1] (1.19ns)   --->   "%aSplit_12_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_12" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 81 'read' 'aSplit_12_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 12)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 82 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 82 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 12)> <Delay = 0.49>
ST_3 : Operation 83 [1/1] (1.19ns)   --->   "%aSplit_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_11" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 83 'read' 'aSplit_11_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 11)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 84 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 84 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 11)> <Delay = 0.49>
ST_3 : Operation 85 [1/1] (1.19ns)   --->   "%aSplit_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_10" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 85 'read' 'aSplit_10_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 10)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 86 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 86 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 10)> <Delay = 0.49>
ST_3 : Operation 87 [1/1] (1.19ns)   --->   "%aSplit_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_9" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 87 'read' 'aSplit_9_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 9)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 88 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 88 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 9)> <Delay = 0.49>
ST_3 : Operation 89 [1/1] (1.19ns)   --->   "%aSplit_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_8" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 89 'read' 'aSplit_8_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 8)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 90 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 90 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 8)> <Delay = 0.49>
ST_3 : Operation 91 [1/1] (1.19ns)   --->   "%aSplit_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_7" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 91 'read' 'aSplit_7_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 7)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 92 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 92 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 7)> <Delay = 0.49>
ST_3 : Operation 93 [1/1] (1.19ns)   --->   "%aSplit_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_6" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 93 'read' 'aSplit_6_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 6)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 94 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 94 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 6)> <Delay = 0.49>
ST_3 : Operation 95 [1/1] (1.19ns)   --->   "%aSplit_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_5" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 95 'read' 'aSplit_5_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 5)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 96 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 96 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 5)> <Delay = 0.49>
ST_3 : Operation 97 [1/1] (1.19ns)   --->   "%aSplit_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_4" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 97 'read' 'aSplit_4_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 4)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 98 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 98 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 4)> <Delay = 0.49>
ST_3 : Operation 99 [1/1] (1.19ns)   --->   "%aSplit_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_3" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 99 'read' 'aSplit_3_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 3)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 100 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 100 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 3)> <Delay = 0.49>
ST_3 : Operation 101 [1/1] (1.19ns)   --->   "%aSplit_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 101 'read' 'aSplit_2_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 2)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 102 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 102 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 2)> <Delay = 0.49>
ST_3 : Operation 103 [1/1] (1.19ns)   --->   "%aSplit_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 103 'read' 'aSplit_1_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 1)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 104 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 104 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 1)> <Delay = 0.49>
ST_3 : Operation 105 [1/1] (1.19ns)   --->   "%aSplit_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_0" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 105 'read' 'aSplit_0_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 0)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 106 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 106 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 0)> <Delay = 0.49>
ST_3 : Operation 107 [1/1] (1.19ns)   --->   "%aSplit_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aSplit_15" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 107 'read' 'aSplit_15_read' <Predicate = (!icmp_ln172 & trunc_ln176 == 15)> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_3 : Operation 108 [1/1] (0.49ns)   --->   "%br_ln199 = br void %V.i.i.i.i.i151.exit" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 108 'br' 'br_ln199' <Predicate = (!icmp_ln172 & trunc_ln176 == 15)> <Delay = 0.49>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%empty = phi i32 %aSplit_0_read, void %V.i.i.i.i.i151.case.0, i32 %aSplit_1_read, void %V.i.i.i.i.i151.case.1, i32 %aSplit_2_read, void %V.i.i.i.i.i151.case.2, i32 %aSplit_3_read, void %V.i.i.i.i.i151.case.3, i32 %aSplit_4_read, void %V.i.i.i.i.i151.case.4, i32 %aSplit_5_read, void %V.i.i.i.i.i151.case.5, i32 %aSplit_6_read, void %V.i.i.i.i.i151.case.6, i32 %aSplit_7_read, void %V.i.i.i.i.i151.case.7, i32 %aSplit_8_read, void %V.i.i.i.i.i151.case.8, i32 %aSplit_9_read, void %V.i.i.i.i.i151.case.9, i32 %aSplit_10_read, void %V.i.i.i.i.i151.case.10, i32 %aSplit_11_read, void %V.i.i.i.i.i151.case.11, i32 %aSplit_12_read, void %V.i.i.i.i.i151.case.12, i32 %aSplit_13_read, void %V.i.i.i.i.i151.case.13, i32 %aSplit_14_read, void %V.i.i.i.i.i151.case.14, i32 %aSplit_15_read, void %V.i.i.i.i.i151.case.15" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177]   --->   Operation 109 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.46ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aPipes_0, i32 %empty" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:158->../kernel/Memory.cpp:177]   --->   Operation 110 'write' 'write_ln406' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.body.i" [../kernel/Memory.cpp:153->../kernel/Memory.cpp:177]   --->   Operation 111 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 87 bit ('indvar_flatten31') [26]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten31' [50]  (0.387 ns)

 <State 2>: 3.567ns
The critical path consists of the following:
	'load' operation 66 bit ('indvar_flatten11_load', ../kernel/Memory.cpp:174) on local variable 'indvar_flatten11' [59]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', ../kernel/Memory.cpp:174) [67]  (1.158 ns)
	'select' operation 1 bit ('select_ln172', ../kernel/Memory.cpp:172) [72]  (0.278 ns)
	'or' operation 1 bit ('or_ln174', ../kernel/Memory.cpp:174) [73]  (0.122 ns)
	'select' operation 32 bit ('select_ln174', ../kernel/Memory.cpp:174) [74]  (0.227 ns)
	'add' operation 32 bit ('k', ../kernel/Memory.cpp:176) [78]  (0.880 ns)
	'select' operation 32 bit ('select_ln176', ../kernel/Memory.cpp:176) [79]  (0.227 ns)
	blocking operation 0.674813 ns on control path)

 <State 3>: 3.151ns
The critical path consists of the following:
	fifo read operation ('aSplit_14_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) on port 'aSplit_14' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) [84]  (1.193 ns)
	multiplexor before 'phi' operation 32 bit ('empty', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) with incoming values : ('aSplit_14_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_13_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_12_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_11_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_10_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_9_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_8_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_7_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_6_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_5_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_4_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_3_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_2_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_1_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_0_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_15_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) [132]  (0.493 ns)
	'phi' operation 32 bit ('empty', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) with incoming values : ('aSplit_14_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_13_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_12_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_11_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_10_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_9_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_8_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_7_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_6_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_5_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_4_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_3_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_2_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_1_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_0_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) ('aSplit_15_read', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:157->../kernel/Memory.cpp:177) [132]  (0.000 ns)
	fifo write operation ('write_ln406', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:158->../kernel/Memory.cpp:177) on port 'aPipes_0' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:158->../kernel/Memory.cpp:177) [133]  (1.465 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
