Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/ise_projects/SNUBoard/SNU_Board_Simulate_isim_beh.exe -prj /home/ise/ise_projects/SNUBoard/SNU_Board_Simulate_beh.prj work.SNU_Board_Simulate work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise_projects/SNUBoard/HalfAdder.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/SNUBoard/FullAdder.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/SNUBoard/SNU_Board.v" into library work
Analyzing Verilog file "/home/ise/ise_projects/SNUBoard/SNU_Board_Simulate.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94916 KB
Fuse CPU Usage: 1290 ms
Compiling module HalfAdder
Compiling module FullAdder
Compiling module SNU_Board
Compiling module SNU_Board_Simulate
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/ise/ise_projects/SNUBoard/SNU_Board_Simulate_isim_beh.exe
Fuse Memory Usage: 98064 KB
Fuse CPU Usage: 1320 ms
GCC CPU Usage: 340 ms
