<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/shared/cache/cacheimpl.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_e653c55a041a793eeaa2fef7ea5f8258.html">shared</a></li><li class="navelem"><a class="el" href="dir_64a70c3d536995e6ab6182ac45eb0ce1.html">cache</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cacheimpl.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Cache Manager</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Copyright (C) 2014, 2018 embedded brains GmbH</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  COPYRIGHT (c) 1989-1999.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  On-Line Applications Research Corporation (OAR).</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * The functions in this file implement the API to the RTEMS Cache Manager.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * This file is intended to be included in a cache implemention source file</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * provided by the architecture or BSP, e.g.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *  - bsps/${RTEMS_CPU}/shared/cache/cache.c</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  - bsps/${RTEMS_CPU}/${RTEMS_BSP_FAMILY}/start/cache.c</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * In this file a couple of defines and inline functions may be provided and</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * afterwards this file is included, e.g.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  #define CPU_DATA_CACHE_ALIGNMENT XYZ</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  ...</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  #include &quot;../../../bsps/shared/cache/cacheimpl.h&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * The cache implementation source file shall define</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  #define CPU_DATA_CACHE_ALIGNMENT &lt;POSITIVE INTEGER&gt;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * to enable the data cache support.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * The cache implementation source file shall define</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  #define CPU_INSTRUCTION_CACHE_ALIGNMENT &lt;POSITIVE INTEGER&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * to enable the instruction cache support.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * The cache implementation source file shall define</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *  #define CPU_CACHE_SUPPORT_PROVIDES_RANGE_FUNCTIONS</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * if it provides cache maintenance functions which operate on multiple lines.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Otherwise a generic loop with single line operations will be used.  It is</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * strongly recommended to provide the implementation in terms of static inline</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * functions for performance reasons.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * The cache implementation source file shall define</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *  #define CPU_CACHE_SUPPORT_PROVIDES_CACHE_SIZE_FUNCTIONS</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * if it provides functions to get the data and instruction cache sizes by</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * level.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * The cache implementation source file shall define</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> *  #define CPU_CACHE_SUPPORT_PROVIDES_INSTRUCTION_SYNC_FUNCTION</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * if special instructions must be used to synchronize the instruction caches</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * after a code change.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * The cache implementation source file shall define</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> *  #define CPU_CACHE_SUPPORT_PROVIDES_DISABLE_DATA</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * if an external implementation of rtems_cache_disable_data() is provided,</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * e.g. as an implementation in assembly code.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * The cache implementation source file shall define</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> *  #define CPU_CACHE_NO_INSTRUCTION_CACHE_SNOOPING</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * if the hardware provides no instruction cache snooping and the instruction</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * cache invalidation needs software support.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * The functions below are implemented with inline routines found in the cache</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * implementation source file for each architecture or BSP.  In the event that</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * not support for a specific function for a cache is provided, the API routine</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * does nothing (but does exist).</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="rtems_8h.html">rtems.h</a>&gt;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#if defined(RTEMS_SMP) &amp;&amp; defined(CPU_CACHE_NO_INSTRUCTION_CACHE_SNOOPING)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="smpimpl_8h.html">rtems/score/smpimpl.h</a>&gt;</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="threaddispatch_8h.html">rtems/score/threaddispatch.h</a>&gt;</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if CPU_DATA_CACHE_ALIGNMENT &gt; CPU_CACHE_LINE_BYTES</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#error &quot;CPU_DATA_CACHE_ALIGNMENT is greater than CPU_CACHE_LINE_BYTES&quot;</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#if CPU_INSTRUCTION_CACHE_ALIGNMENT &gt; CPU_CACHE_LINE_BYTES</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#error &quot;CPU_INSTRUCTION_CACHE_ALIGNMENT is greater than CPU_CACHE_LINE_BYTES&quot;</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * THESE FUNCTIONS ONLY HAVE BODIES IF WE HAVE A DATA CACHE</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * This function is called to flush the data cache by performing cache</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * copybacks. It must determine how many cache lines need to be copied</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> * back and then perform the copybacks.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#gab71809c2afd76e0d546b391d0105ca60">  109</a></span>&#160;<a class="code" href="group__ClassicCache.html#gab71809c2afd76e0d546b391d0105ca60">rtems_cache_flush_multiple_data_lines</a>( <span class="keyword">const</span> <span class="keywordtype">void</span> * d_addr, <span class="keywordtype">size_t</span> n_bytes )</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;{</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#if defined(CPU_CACHE_SUPPORT_PROVIDES_RANGE_FUNCTIONS)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  _CPU_cache_flush_data_range( d_addr, n_bytes );</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">void</span> * final_address;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; <span class="comment">/*</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  * Set d_addr to the beginning of the cache line; final_address indicates</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  * the last address_t which needs to be pushed. Increment d_addr and push</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  * the resulting line until final_address is passed.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">if</span>( n_bytes == 0 )</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="comment">/* Do nothing if number of bytes to flush is zero */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  final_address = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)d_addr + n_bytes - 1);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  d_addr = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)d_addr &amp; ~(<a class="code" href="group__L2C-310__cache.html#gad8b098569fd4a1d9ae5a3030b66ac6f8">CPU_DATA_CACHE_ALIGNMENT</a> - 1));</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">while</span>( d_addr &lt;= final_address )  {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    _CPU_cache_flush_1_data_line( d_addr );</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    d_addr = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)d_addr + <a class="code" href="group__L2C-310__cache.html#gad8b098569fd4a1d9ae5a3030b66ac6f8">CPU_DATA_CACHE_ALIGNMENT</a>);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;}</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> * This function is responsible for performing a data cache invalidate.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * It must determine how many cache lines need to be invalidated and then</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * perform the invalidations.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga96d3bd99324747a1f06348580ffad959">  143</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga96d3bd99324747a1f06348580ffad959">rtems_cache_invalidate_multiple_data_lines</a>( <span class="keyword">const</span> <span class="keywordtype">void</span> * d_addr, <span class="keywordtype">size_t</span> n_bytes )</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#if defined(CPU_CACHE_SUPPORT_PROVIDES_RANGE_FUNCTIONS)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  _CPU_cache_invalidate_data_range( d_addr, n_bytes );</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">void</span> * final_address;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; <span class="comment">/*</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  * Set d_addr to the beginning of the cache line; final_address indicates</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  * the last address_t which needs to be invalidated. Increment d_addr and</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  * invalidate the resulting line until final_address is passed.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">if</span>( n_bytes == 0 )</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">/* Do nothing if number of bytes to invalidate is zero */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  final_address = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)d_addr + n_bytes - 1);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  d_addr = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)d_addr &amp; ~(<a class="code" href="group__L2C-310__cache.html#gad8b098569fd4a1d9ae5a3030b66ac6f8">CPU_DATA_CACHE_ALIGNMENT</a> - 1));</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">while</span>( final_address &gt;= d_addr ) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    _CPU_cache_invalidate_1_data_line( d_addr );</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    d_addr = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)d_addr + <a class="code" href="group__L2C-310__cache.html#gad8b098569fd4a1d9ae5a3030b66ac6f8">CPU_DATA_CACHE_ALIGNMENT</a>);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * This function is responsible for performing a data cache flush.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * It flushes the entire cache.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#gad3e610ea873a79c5fa28cc5d945dc2a7">  176</a></span>&#160;<a class="code" href="group__ClassicCache.html#gad3e610ea873a79c5fa28cc5d945dc2a7">rtems_cache_flush_entire_data</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;   <span class="comment">/*</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">    * Call the CPU-specific routine</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;   _CPU_cache_flush_entire_data();</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * This function is responsible for performing a data cache</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> * invalidate. It invalidates the entire cache.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga2e97de1f20e4309fc47122606f466432">  191</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga2e97de1f20e4309fc47122606f466432">rtems_cache_invalidate_entire_data</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160; <span class="comment">/*</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">  * Call the CPU-specific routine</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; _CPU_cache_invalidate_entire_data();</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * This function returns the data cache granularity.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">size_t</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#gaf4dd0168871b3939eae1541c216eca31">  206</a></span>&#160;<a class="code" href="group__ClassicCache.html#gaf4dd0168871b3939eae1541c216eca31">rtems_cache_get_data_line_size</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="group__L2C-310__cache.html#gad8b098569fd4a1d9ae5a3030b66ac6f8">CPU_DATA_CACHE_ALIGNMENT</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keywordtype">size_t</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga518a30758a99000e752ba02f04674749">  216</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga518a30758a99000e752ba02f04674749">rtems_cache_get_data_cache_size</a>( uint32_t level )</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#if defined(CPU_CACHE_SUPPORT_PROVIDES_CACHE_SIZE_FUNCTIONS)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">return</span> _CPU_cache_get_data_cache_size( level );</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * This function freezes the data cache; cache lines</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * are not replaced.</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#gaf752a10d977abc9a1d1e01c7c0bcdd67">  230</a></span>&#160;<a class="code" href="group__ClassicCache.html#gaf752a10d977abc9a1d1e01c7c0bcdd67">rtems_cache_freeze_data</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  _CPU_cache_freeze_data();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga7b374f428ad0e3e1d73250c5186a945e">  237</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__ClassicCache.html#ga7b374f428ad0e3e1d73250c5186a945e">rtems_cache_unfreeze_data</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  _CPU_cache_unfreeze_data();</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga529dbf2f354951145a4cdc50e4ef9e21">  245</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga529dbf2f354951145a4cdc50e4ef9e21">rtems_cache_enable_data</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;{</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  _CPU_cache_enable_data();</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#if !defined(CPU_CACHE_SUPPORT_PROVIDES_DISABLE_DATA)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga60fb68aba331040c536e8ab238d2f5f3">  254</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga60fb68aba331040c536e8ab238d2f5f3">rtems_cache_disable_data</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;{</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  _CPU_cache_disable_data();</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * THESE FUNCTIONS ONLY HAVE BODIES IF WE HAVE AN INSTRUCTION CACHE</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT) \</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">  &amp;&amp; defined(RTEMS_SMP) \</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">  &amp;&amp; defined(CPU_CACHE_NO_INSTRUCTION_CACHE_SNOOPING)</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">void</span> *addr;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordtype">size_t</span> <a class="code" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;} smp_cache_area;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> smp_cache_inst_inv(<span class="keywordtype">void</span> *arg)</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;{</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  smp_cache_area *area = arg;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  _CPU_cache_invalidate_instruction_range(area-&gt;addr, area-&gt;size);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> smp_cache_inst_inv_all(<span class="keywordtype">void</span> *arg)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  _CPU_cache_invalidate_entire_instruction();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> smp_cache_broadcast( SMP_Action_handler handler, <span class="keywordtype">void</span> *arg )</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;{</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  uint32_t         isr_level;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="structPer__CPU__Control.html">Per_CPU_Control</a> *cpu_self;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  isr_level = <a class="code" href="group__RTEMSScoreISR.html#gab54704104a6c83ee1e649af116d0419e">_ISR_Get_level</a>();</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">if</span> ( isr_level == 0 ) {</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    cpu_self = <a class="code" href="group__RTEMSScoreThread.html#ga044bfb6e9317180d21b05c5338cedd1a">_Thread_Dispatch_disable</a>();</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    cpu_self = _Per_CPU_Get();</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  }</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  _SMP_Broadcast_action( handler, arg );</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">if</span> ( isr_level == 0 ) {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="group__RTEMSScoreThread.html#gab0c773b97624be1dc304a2d3d038f19a">_Thread_Dispatch_enable</a>( cpu_self );</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;}</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> * This function is responsible for performing an instruction cache</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> * invalidate. It must determine how many cache lines need to be invalidated</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> * and then perform the invalidations.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT) \</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">  &amp;&amp; !defined(CPU_CACHE_SUPPORT_PROVIDES_RANGE_FUNCTIONS)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;_CPU_cache_invalidate_instruction_range(</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">void</span> * i_addr,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordtype">size_t</span> n_bytes</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;)</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">void</span> * final_address;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; <span class="comment">/*</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  * Set i_addr to the beginning of the cache line; final_address indicates</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  * the last address_t which needs to be invalidated. Increment i_addr and</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  * invalidate the resulting line until final_address is passed.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">if</span>( n_bytes == 0 )</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">/* Do nothing if number of bytes to invalidate is zero */</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  final_address = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)i_addr + n_bytes - 1);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  i_addr = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)i_addr &amp; ~(CPU_INSTRUCTION_CACHE_ALIGNMENT - 1));</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordflow">while</span>( final_address &gt;= i_addr ) {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    _CPU_cache_invalidate_1_instruction_line( i_addr );</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    i_addr = (<span class="keywordtype">void</span> *)((<span class="keywordtype">size_t</span>)i_addr + CPU_INSTRUCTION_CACHE_ALIGNMENT);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;}</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga49d41da7c95eef43326fe4089c0bab84">  344</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga49d41da7c95eef43326fe4089c0bab84">rtems_cache_invalidate_multiple_instruction_lines</a>(</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">void</span> * i_addr,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordtype">size_t</span> n_bytes</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;)</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#if defined(RTEMS_SMP) &amp;&amp; defined(CPU_CACHE_NO_INSTRUCTION_CACHE_SNOOPING)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  smp_cache_area area = { i_addr, n_bytes };</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  smp_cache_broadcast( smp_cache_inst_inv, &amp;area );</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  _CPU_cache_invalidate_instruction_range( i_addr, n_bytes );</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;}</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * This function is responsible for performing an instruction cache</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * invalidate. It invalidates the entire cache.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga1d5715f6a5804efb59557f9e7f46abf5">  365</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga1d5715f6a5804efb59557f9e7f46abf5">rtems_cache_invalidate_entire_instruction</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#if defined(RTEMS_SMP) &amp;&amp; defined(CPU_CACHE_NO_INSTRUCTION_CACHE_SNOOPING)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  smp_cache_broadcast( smp_cache_inst_inv_all, <a class="code" href="bestcomm__api_8h.html#a872bb74de61c3689ccd5b41873fce42c">NULL</a> );</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; _CPU_cache_invalidate_entire_instruction();</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;}</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * This function returns the instruction cache granularity.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="keywordtype">size_t</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#gaef20a7d7cd4b22c17478ced466913d60">  380</a></span>&#160;<a class="code" href="group__ClassicCache.html#gaef20a7d7cd4b22c17478ced466913d60">rtems_cache_get_instruction_line_size</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">return</span> CPU_INSTRUCTION_CACHE_ALIGNMENT;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="keywordtype">size_t</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga726a484e646935c5ab2f948cefe5e851">  390</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga726a484e646935c5ab2f948cefe5e851">rtems_cache_get_instruction_cache_size</a>( uint32_t level )</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;{</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#if defined(CPU_CACHE_SUPPORT_PROVIDES_CACHE_SIZE_FUNCTIONS)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">return</span> _CPU_cache_get_instruction_cache_size( level );</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;}</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * This function freezes the instruction cache; cache lines</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * are not replaced.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga96846fa3b086443bde950a491b9d4d90">  404</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga96846fa3b086443bde950a491b9d4d90">rtems_cache_freeze_instruction</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;{</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  _CPU_cache_freeze_instruction();</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga4a0de41a4992edaa25daa72e7c7494e7">  411</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__ClassicCache.html#ga4a0de41a4992edaa25daa72e7c7494e7">rtems_cache_unfreeze_instruction</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;{</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  _CPU_cache_unfreeze_instruction();</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#gaf8c11725044ff1612a412984fa9ed599">  419</a></span>&#160;<a class="code" href="group__ClassicCache.html#gaf8c11725044ff1612a412984fa9ed599">rtems_cache_enable_instruction</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  _CPU_cache_enable_instruction();</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga568ced5f7d37af19cc883e3f241eb143">  427</a></span>&#160;<a class="code" href="group__ClassicCache.html#ga568ced5f7d37af19cc883e3f241eb143">rtems_cache_disable_instruction</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;{</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  _CPU_cache_disable_instruction();</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;}</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* Returns the maximal cache line size of all cache kinds in bytes. */</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga1083d01ae20fb51f2b65b2319c1831d6">  435</a></span>&#160;<span class="keywordtype">size_t</span> <a class="code" href="group__ClassicCache.html#ga1083d01ae20fb51f2b65b2319c1831d6">rtems_cache_get_maximal_line_size</a>( <span class="keywordtype">void</span> )</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;{</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#if defined(CPU_MAXIMAL_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">return</span> CPU_MAXIMAL_CACHE_ALIGNMENT;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordtype">size_t</span> max_line_size = 0;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#if defined(CPU_DATA_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordtype">size_t</span> data_line_size = <a class="code" href="group__L2C-310__cache.html#gad8b098569fd4a1d9ae5a3030b66ac6f8">CPU_DATA_CACHE_ALIGNMENT</a>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keywordflow">if</span> ( max_line_size &lt; data_line_size )</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      max_line_size = data_line_size;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#if defined(CPU_INSTRUCTION_CACHE_ALIGNMENT)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  {</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordtype">size_t</span> instruction_line_size = CPU_INSTRUCTION_CACHE_ALIGNMENT;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">if</span> ( max_line_size &lt; instruction_line_size )</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      max_line_size = instruction_line_size;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">return</span> max_line_size;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * Purpose is to synchronize caches after code has been loaded</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * or self modified. Actual implementation is simple only</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * but it can and should be repaced by optimized version</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> * which does not need flush and invalidate all cache levels</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> * when code is changed.</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group__ClassicCache.html#ga5e231667c6314e520fe3d77d64f260ee">  465</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__ClassicCache.html#ga5e231667c6314e520fe3d77d64f260ee">rtems_cache_instruction_sync_after_code_change</a>(</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">void</span> *code_addr,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">size_t</span>      n_bytes</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;{</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#if defined(CPU_CACHE_SUPPORT_PROVIDES_INSTRUCTION_SYNC_FUNCTION)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  _CPU_cache_instruction_sync_after_code_change( code_addr, n_bytes );</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="group__ClassicCache.html#gab71809c2afd76e0d546b391d0105ca60">rtems_cache_flush_multiple_data_lines</a>( code_addr, n_bytes );</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="group__ClassicCache.html#ga49d41da7c95eef43326fe4089c0bab84">rtems_cache_invalidate_multiple_instruction_lines</a>( code_addr, n_bytes );</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div><div class="ttc" id="group__ClassicCache_html_gaf8c11725044ff1612a412984fa9ed599"><div class="ttname"><a href="group__ClassicCache.html#gaf8c11725044ff1612a412984fa9ed599">rtems_cache_enable_instruction</a></div><div class="ttdeci">void rtems_cache_enable_instruction(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:419</div></div>
<div class="ttc" id="group__ClassicCache_html_ga5e231667c6314e520fe3d77d64f260ee"><div class="ttname"><a href="group__ClassicCache.html#ga5e231667c6314e520fe3d77d64f260ee">rtems_cache_instruction_sync_after_code_change</a></div><div class="ttdeci">void rtems_cache_instruction_sync_after_code_change(const void *code_addr, size_t n_bytes)</div><div class="ttdoc">Ensure necessary synchronization required after code changes.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:465</div></div>
<div class="ttc" id="group__ClassicCache_html_ga2e97de1f20e4309fc47122606f466432"><div class="ttname"><a href="group__ClassicCache.html#ga2e97de1f20e4309fc47122606f466432">rtems_cache_invalidate_entire_data</a></div><div class="ttdeci">void rtems_cache_invalidate_entire_data(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:191</div></div>
<div class="ttc" id="group__ClassicCache_html_ga568ced5f7d37af19cc883e3f241eb143"><div class="ttname"><a href="group__ClassicCache.html#ga568ced5f7d37af19cc883e3f241eb143">rtems_cache_disable_instruction</a></div><div class="ttdeci">void rtems_cache_disable_instruction(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:427</div></div>
<div class="ttc" id="group__ClassicCache_html_gaf752a10d977abc9a1d1e01c7c0bcdd67"><div class="ttname"><a href="group__ClassicCache.html#gaf752a10d977abc9a1d1e01c7c0bcdd67">rtems_cache_freeze_data</a></div><div class="ttdeci">void rtems_cache_freeze_data(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:230</div></div>
<div class="ttc" id="threaddispatch_8h_html"><div class="ttname"><a href="threaddispatch_8h.html">threaddispatch.h</a></div><div class="ttdoc">Constants and Structures Related with Thread Dispatch.</div></div>
<div class="ttc" id="group__ClassicCache_html_ga529dbf2f354951145a4cdc50e4ef9e21"><div class="ttname"><a href="group__ClassicCache.html#ga529dbf2f354951145a4cdc50e4ef9e21">rtems_cache_enable_data</a></div><div class="ttdeci">void rtems_cache_enable_data(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:245</div></div>
<div class="ttc" id="group__ClassicCache_html_ga49d41da7c95eef43326fe4089c0bab84"><div class="ttname"><a href="group__ClassicCache.html#ga49d41da7c95eef43326fe4089c0bab84">rtems_cache_invalidate_multiple_instruction_lines</a></div><div class="ttdeci">void rtems_cache_invalidate_multiple_instruction_lines(const void *i_addr, size_t n_bytes)</div><div class="ttdoc">Invalidates multiple instruction cache lines.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:344</div></div>
<div class="ttc" id="group__ClassicCache_html_gab71809c2afd76e0d546b391d0105ca60"><div class="ttname"><a href="group__ClassicCache.html#gab71809c2afd76e0d546b391d0105ca60">rtems_cache_flush_multiple_data_lines</a></div><div class="ttdeci">void rtems_cache_flush_multiple_data_lines(const void *d_addr, size_t n_bytes)</div><div class="ttdoc">Flushes multiple data cache lines.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:109</div></div>
<div class="ttc" id="group__RTEMSScoreISR_html_gab54704104a6c83ee1e649af116d0419e"><div class="ttname"><a href="group__RTEMSScoreISR.html#gab54704104a6c83ee1e649af116d0419e">_ISR_Get_level</a></div><div class="ttdeci">#define _ISR_Get_level()</div><div class="ttdoc">Return current interrupt level.</div><div class="ttdef"><b>Definition:</b> isrlevel.h:128</div></div>
<div class="ttc" id="structPer__CPU__Control_html"><div class="ttname"><a href="structPer__CPU__Control.html">Per_CPU_Control</a></div><div class="ttdoc">Per CPU Core Structure.</div><div class="ttdef"><b>Definition:</b> percpu.h:347</div></div>
<div class="ttc" id="group__L2C-310__cache_html_gad8b098569fd4a1d9ae5a3030b66ac6f8"><div class="ttname"><a href="group__L2C-310__cache.html#gad8b098569fd4a1d9ae5a3030b66ac6f8">CPU_DATA_CACHE_ALIGNMENT</a></div><div class="ttdeci">#define CPU_DATA_CACHE_ALIGNMENT</div><div class="ttdoc">Cache definitions and functions.</div><div class="ttdef"><b>Definition:</b> cache-l2c-310.c:65</div></div>
<div class="ttc" id="group__ClassicCache_html_ga96d3bd99324747a1f06348580ffad959"><div class="ttname"><a href="group__ClassicCache.html#ga96d3bd99324747a1f06348580ffad959">rtems_cache_invalidate_multiple_data_lines</a></div><div class="ttdeci">void rtems_cache_invalidate_multiple_data_lines(const void *d_addr, size_t n_bytes)</div><div class="ttdoc">Invalidates multiple data cache lines.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:143</div></div>
<div class="ttc" id="group__ClassicCache_html_ga60fb68aba331040c536e8ab238d2f5f3"><div class="ttname"><a href="group__ClassicCache.html#ga60fb68aba331040c536e8ab238d2f5f3">rtems_cache_disable_data</a></div><div class="ttdeci">void rtems_cache_disable_data(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:254</div></div>
<div class="ttc" id="group__RTEMSScoreThread_html_gab0c773b97624be1dc304a2d3d038f19a"><div class="ttname"><a href="group__RTEMSScoreThread.html#gab0c773b97624be1dc304a2d3d038f19a">_Thread_Dispatch_enable</a></div><div class="ttdeci">void _Thread_Dispatch_enable(Per_CPU_Control *cpu_self)</div><div class="ttdoc">Enables thread dispatching.</div><div class="ttdef"><b>Definition:</b> threaddispatch.c:362</div></div>
<div class="ttc" id="group__ClassicCache_html_ga518a30758a99000e752ba02f04674749"><div class="ttname"><a href="group__ClassicCache.html#ga518a30758a99000e752ba02f04674749">rtems_cache_get_data_cache_size</a></div><div class="ttdeci">size_t rtems_cache_get_data_cache_size(uint32_t level)</div><div class="ttdoc">Returns the data cache size in bytes.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:216</div></div>
<div class="ttc" id="rtems_8h_html"><div class="ttname"><a href="rtems_8h.html">rtems.h</a></div></div>
<div class="ttc" id="group__ClassicCache_html_gaf4dd0168871b3939eae1541c216eca31"><div class="ttname"><a href="group__ClassicCache.html#gaf4dd0168871b3939eae1541c216eca31">rtems_cache_get_data_line_size</a></div><div class="ttdeci">size_t rtems_cache_get_data_line_size(void)</div><div class="ttdoc">Returns the data cache line size in bytes.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:206</div></div>
<div class="ttc" id="group__ClassicCache_html_ga4a0de41a4992edaa25daa72e7c7494e7"><div class="ttname"><a href="group__ClassicCache.html#ga4a0de41a4992edaa25daa72e7c7494e7">rtems_cache_unfreeze_instruction</a></div><div class="ttdeci">void rtems_cache_unfreeze_instruction(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:411</div></div>
<div class="ttc" id="group__ClassicCache_html_ga1083d01ae20fb51f2b65b2319c1831d6"><div class="ttname"><a href="group__ClassicCache.html#ga1083d01ae20fb51f2b65b2319c1831d6">rtems_cache_get_maximal_line_size</a></div><div class="ttdeci">size_t rtems_cache_get_maximal_line_size(void)</div><div class="ttdoc">Returns the maximal cache line size of all cache kinds in bytes.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:435</div></div>
<div class="ttc" id="group__RTEMSScoreThread_html_ga044bfb6e9317180d21b05c5338cedd1a"><div class="ttname"><a href="group__RTEMSScoreThread.html#ga044bfb6e9317180d21b05c5338cedd1a">_Thread_Dispatch_disable</a></div><div class="ttdeci">RTEMS_INLINE_ROUTINE Per_CPU_Control * _Thread_Dispatch_disable(void)</div><div class="ttdoc">Disables thread dispatching.</div><div class="ttdef"><b>Definition:</b> threaddispatch.h:191</div></div>
<div class="ttc" id="group__ClassicCache_html_ga96846fa3b086443bde950a491b9d4d90"><div class="ttname"><a href="group__ClassicCache.html#ga96846fa3b086443bde950a491b9d4d90">rtems_cache_freeze_instruction</a></div><div class="ttdeci">void rtems_cache_freeze_instruction(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:404</div></div>
<div class="ttc" id="group__ClassicCache_html_ga7b374f428ad0e3e1d73250c5186a945e"><div class="ttname"><a href="group__ClassicCache.html#ga7b374f428ad0e3e1d73250c5186a945e">rtems_cache_unfreeze_data</a></div><div class="ttdeci">void rtems_cache_unfreeze_data(void)</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:237</div></div>
<div class="ttc" id="group__ClassicCache_html_gaef20a7d7cd4b22c17478ced466913d60"><div class="ttname"><a href="group__ClassicCache.html#gaef20a7d7cd4b22c17478ced466913d60">rtems_cache_get_instruction_line_size</a></div><div class="ttdeci">size_t rtems_cache_get_instruction_line_size(void)</div><div class="ttdoc">Returns the instruction cache line size in bytes.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:380</div></div>
<div class="ttc" id="group__ClassicCache_html_ga1d5715f6a5804efb59557f9e7f46abf5"><div class="ttname"><a href="group__ClassicCache.html#ga1d5715f6a5804efb59557f9e7f46abf5">rtems_cache_invalidate_entire_instruction</a></div><div class="ttdeci">void rtems_cache_invalidate_entire_instruction(void)</div><div class="ttdoc">Invalidates the entire instruction cache.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:365</div></div>
<div class="ttc" id="group__ClassicCache_html_gad3e610ea873a79c5fa28cc5d945dc2a7"><div class="ttname"><a href="group__ClassicCache.html#gad3e610ea873a79c5fa28cc5d945dc2a7">rtems_cache_flush_entire_data</a></div><div class="ttdeci">void rtems_cache_flush_entire_data(void)</div><div class="ttdoc">Flushes the entire data cache.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:176</div></div>
<div class="ttc" id="sun4u_2tte_8h_html_a245260f6f74972558f61b85227df5aae"><div class="ttname"><a href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a></div><div class="ttdeci">unsigned size</div><div class="ttdef"><b>Definition:</b> tte.h:74</div></div>
<div class="ttc" id="group__ClassicCache_html_ga726a484e646935c5ab2f948cefe5e851"><div class="ttname"><a href="group__ClassicCache.html#ga726a484e646935c5ab2f948cefe5e851">rtems_cache_get_instruction_cache_size</a></div><div class="ttdeci">size_t rtems_cache_get_instruction_cache_size(uint32_t level)</div><div class="ttdoc">Returns the instruction cache size in bytes.</div><div class="ttdef"><b>Definition:</b> cacheimpl.h:390</div></div>
<div class="ttc" id="smpimpl_8h_html"><div class="ttname"><a href="smpimpl_8h.html">smpimpl.h</a></div><div class="ttdoc">SuperCore SMP Implementation.</div></div>
<div class="ttc" id="bestcomm__api_8h_html_a872bb74de61c3689ccd5b41873fce42c"><div class="ttname"><a href="bestcomm__api_8h.html#a872bb74de61c3689ccd5b41873fce42c">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdoc">Requests a GPIO pin group configuration.</div><div class="ttdef"><b>Definition:</b> bestcomm_api.h:77</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
