

================================================================
== Vivado HLS Report for 'Axi_Transfer'
================================================================
* Date:           Sat May 19 16:19:01 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        deeplib
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.37|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     27|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       2|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_condition_156  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state1   |    or    |      0|  0|   8|           1|           1|
    |out_data_TDATA    |  select  |      0|  0|  32|           1|          32|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  48|           3|          34|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_out_data_TREADY  |   9|          2|    1|          2|
    |in_data_TDATA_blk_n             |   9|          2|    1|          2|
    |out_data_TDATA_blk_n            |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  27|          6|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  1|   0|    1|          0|
    |ap_reg_ioackin_out_data_TREADY  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           |  2|   0|    2|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|ap_return             | out |   32| ap_ctrl_hs |   Axi_Transfer  | return value |
|in_data_TDATA_blk_n   | out |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|out_data_TDATA_blk_n  | out |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|ap_ce                 |  in |    1| ap_ctrl_hs |   Axi_Transfer  | return value |
|in_data_TDATA         |  in |   32|    axis    |  in_data_data_V |    pointer   |
|in_data_TVALID        |  in |    1|    axis    |  in_data_data_V |    pointer   |
|in_data_TREADY        | out |    1|    axis    |  in_data_dest_V |    pointer   |
|in_data_TDEST         |  in |    1|    axis    |  in_data_dest_V |    pointer   |
|in_data_TKEEP         |  in |    4|    axis    |  in_data_keep_V |    pointer   |
|in_data_TSTRB         |  in |    4|    axis    |  in_data_strb_V |    pointer   |
|in_data_TUSER         |  in |    1|    axis    |  in_data_user_V |    pointer   |
|in_data_TLAST         |  in |    1|    axis    |  in_data_last_V |    pointer   |
|in_data_TID           |  in |    1|    axis    |   in_data_id_V  |    pointer   |
|out_data_TDATA        | out |   32|    axis    | out_data_data_V |    pointer   |
|out_data_TVALID       | out |    1|    axis    | out_data_dest_V |    pointer   |
|out_data_TREADY       |  in |    1|    axis    | out_data_dest_V |    pointer   |
|out_data_TDEST        | out |    1|    axis    | out_data_dest_V |    pointer   |
|out_data_TKEEP        | out |    4|    axis    | out_data_keep_V |    pointer   |
|out_data_TSTRB        | out |    4|    axis    | out_data_strb_V |    pointer   |
|out_data_TUSER        | out |    1|    axis    | out_data_user_V |    pointer   |
|out_data_TLAST        | out |    1|    axis    | out_data_last_V |    pointer   |
|out_data_TID          | out |    1|    axis    |  out_data_id_V  |    pointer   |
|value_r               |  in |   32|   ap_none  |     value_r     |    scalar    |
|loop_r                |  in |    1|   ap_none  |      loop_r     |    scalar    |
+----------------------+-----+-----+------------+-----------------+--------------+

