strict digraph "" {
	node [label="\N"];
	"2183:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e581d0>",
		fillcolor=firebrick,
		label="2183:NS
int_srcb[6] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e581d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_2177:AL"	 [def_var="['int_srcb']",
		label="Leaf_2177:AL"];
	"2183:NS" -> "Leaf_2177:AL"	 [cond="[]",
		lineno=None];
	"2181:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38e58390>",
		fillcolor=springgreen,
		label="2181:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2181:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e58450>",
		fillcolor=firebrick,
		label="2181:NS
int_srcb[6] <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e58450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2181:IF" -> "2181:NS"	 [cond="['int_src_re']",
		label=int_src_re,
		lineno=2181];
	"2183:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38e583d0>",
		fillcolor=springgreen,
		label="2183:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2181:IF" -> "2183:IF"	 [cond="['int_src_re']",
		label="!(int_src_re)",
		lineno=2181];
	"2179:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e58690>",
		fillcolor=firebrick,
		label="2179:NS
int_srcb[6] <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e58690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2179:NS" -> "Leaf_2177:AL"	 [cond="[]",
		lineno=None];
	"2181:NS" -> "Leaf_2177:AL"	 [cond="[]",
		lineno=None];
	"2183:IF" -> "2183:NS"	 [cond="['deattach']",
		label=deattach,
		lineno=2183];
	"2179:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38e58850>",
		fillcolor=springgreen,
		label="2179:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2179:IF" -> "2181:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=2179];
	"2179:IF" -> "2179:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=2179];
	"2177:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38e58910>",
		clk_sens=False,
		fillcolor=gold,
		label="2177:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'int_src_re', 'deattach']"];
	"2177:AL" -> "2179:IF"	 [cond="[]",
		lineno=None];
}
