;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	MOV -4, <-20
	SUB 300, 90
	SUB 300, 90
	SUB -207, <-120
	ADD 240, 60
	ADD 240, 60
	SUB @124, 106
	SUB #0, <0
	ADD 10, 9
	SPL 10, 9
	DJN <101, #107
	ADD #270, <0
	ADD 240, 60
	SPL 0, #2
	ADD #270, 0
	SLT 10, 9
	SPL 10, 9
	SUB @-127, 100
	SUB #72, @200
	CMP #72, @200
	SUB -7, <-120
	SUB -7, <-120
	DAT #0, <209
	SPL 10, 9
	SPL 0, #209
	SPL 10, 9
	SUB @-127, 100
	JMP -11, -20
	CMP @101, @107
	DJN 0, -2
	SUB -4, <-20
	DJN <101, #107
	SPL 10, 9
	ADD 240, 60
	SLT 20, @12
	SPL 0, -2
	SLT 208, 41
	SPL 0, #209
	SPL 10, 9
	SUB @700, @2
	JMP -11, -20
	CMP @-127, 100
	SUB #72, @200
	JMP @72, #200
	SUB @-127, 100
	CMP #0, -20
	SUB #-673, @209
	JMP @72, #200
