-- generated by newgenasym Thu Mar 24 12:54:45 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity XC2VXXXX is
    port (    
	CCLK:      IN     STD_LOGIC;    
	D0:        INOUT  STD_LOGIC;    
	DONE:      INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (31 DOWNTO 0);    
	\i/o_1\:   INOUT  STD_LOGIC;    
	\i/o_10\:  INOUT  STD_LOGIC;    
	\i/o_11\:  INOUT  STD_LOGIC;    
	\i/o_12\:  INOUT  STD_LOGIC;    
	\i/o_13\:  INOUT  STD_LOGIC;    
	\i/o_14\:  INOUT  STD_LOGIC;    
	\i/o_15\:  INOUT  STD_LOGIC;    
	\i/o_16\:  INOUT  STD_LOGIC;    
	\i/o_17\:  INOUT  STD_LOGIC;    
	\i/o_18\:  INOUT  STD_LOGIC;    
	\i/o_19\:  INOUT  STD_LOGIC;    
	\i/o_2\:   INOUT  STD_LOGIC;    
	\i/o_20\:  INOUT  STD_LOGIC;    
	\i/o_21\:  INOUT  STD_LOGIC;    
	\i/o_22\:  INOUT  STD_LOGIC;    
	\i/o_23\:  INOUT  STD_LOGIC;    
	\i/o_24\:  INOUT  STD_LOGIC;    
	\i/o_25\:  INOUT  STD_LOGIC;    
	\i/o_26\:  INOUT  STD_LOGIC;    
	\i/o_27\:  INOUT  STD_LOGIC;    
	\i/o_28\:  INOUT  STD_LOGIC;    
	\i/o_29\:  INOUT  STD_LOGIC;    
	\i/o_3\:   INOUT  STD_LOGIC;    
	\i/o_30\:  INOUT  STD_LOGIC;    
	\i/o_31\:  INOUT  STD_LOGIC;    
	\i/o_32\:  INOUT  STD_LOGIC;    
	\i/o_33\:  INOUT  STD_LOGIC;    
	\i/o_34\:  INOUT  STD_LOGIC;    
	\i/o_35\:  INOUT  STD_LOGIC;    
	\i/o_36\:  INOUT  STD_LOGIC;    
	\i/o_37\:  INOUT  STD_LOGIC;    
	\i/o_38\:  INOUT  STD_LOGIC;    
	\i/o_39\:  INOUT  STD_LOGIC;    
	\i/o_4\:   INOUT  STD_LOGIC;    
	\i/o_40\:  INOUT  STD_LOGIC;    
	\i/o_41\:  INOUT  STD_LOGIC;    
	\i/o_42\:  INOUT  STD_LOGIC;    
	\i/o_43\:  INOUT  STD_LOGIC;    
	\i/o_44\:  INOUT  STD_LOGIC;    
	\i/o_45\:  INOUT  STD_LOGIC;    
	\i/o_46\:  INOUT  STD_LOGIC;    
	\i/o_47\:  INOUT  STD_LOGIC;    
	\i/o_48\:  INOUT  STD_LOGIC;    
	\i/o_49\:  INOUT  STD_LOGIC;    
	\i/o_5\:   INOUT  STD_LOGIC;    
	\i/o_50\:  INOUT  STD_LOGIC;    
	\i/o_51\:  INOUT  STD_LOGIC;    
	\i/o_52\:  INOUT  STD_LOGIC;    
	\i/o_53\:  INOUT  STD_LOGIC;    
	\i/o_54\:  INOUT  STD_LOGIC;    
	\i/o_55\:  INOUT  STD_LOGIC;    
	\i/o_56\:  INOUT  STD_LOGIC;    
	\i/o_57\:  INOUT  STD_LOGIC;    
	\i/o_58\:  INOUT  STD_LOGIC;    
	\i/o_59\:  INOUT  STD_LOGIC;    
	\i/o_6\:   INOUT  STD_LOGIC;    
	\i/o_60\:  INOUT  STD_LOGIC;    
	\i/o_61\:  INOUT  STD_LOGIC;    
	\i/o_62\:  INOUT  STD_LOGIC;    
	\i/o_63\:  INOUT  STD_LOGIC;    
	\i/o_64\:  INOUT  STD_LOGIC;    
	\i/o_65\:  INOUT  STD_LOGIC;    
	\i/o_66\:  INOUT  STD_LOGIC;    
	\i/o_67\:  INOUT  STD_LOGIC;    
	\i/o_68\:  INOUT  STD_LOGIC;    
	\i/o_69\:  INOUT  STD_LOGIC;    
	\i/o_7\:   INOUT  STD_LOGIC;    
	\i/o_70\:  INOUT  STD_LOGIC;    
	\i/o_71\:  INOUT  STD_LOGIC;    
	\i/o_72\:  INOUT  STD_LOGIC;    
	\i/o_73\:  INOUT  STD_LOGIC;    
	\i/o_74\:  INOUT  STD_LOGIC;    
	\i/o_75\:  INOUT  STD_LOGIC;    
	\i/o_76\:  INOUT  STD_LOGIC;    
	\i/o_77\:  INOUT  STD_LOGIC;    
	\i/o_78\:  INOUT  STD_LOGIC;    
	\i/o_79\:  INOUT  STD_LOGIC;    
	\i/o_8\:   INOUT  STD_LOGIC;    
	\i/o_80\:  INOUT  STD_LOGIC;    
	\i/o_81\:  INOUT  STD_LOGIC;    
	\i/o_82\:  INOUT  STD_LOGIC;    
	\i/o_83\:  INOUT  STD_LOGIC;    
	\i/o_84\:  INOUT  STD_LOGIC;    
	\i/o_85\:  INOUT  STD_LOGIC;    
	\i/o_86\:  INOUT  STD_LOGIC;    
	\i/o_87\:  INOUT  STD_LOGIC;    
	\i/o_88\:  INOUT  STD_LOGIC;    
	\i/o_89\:  INOUT  STD_LOGIC;    
	\i/o_9\:   INOUT  STD_LOGIC;    
	\i/o_90\:  INOUT  STD_LOGIC;    
	\init*\:   INOUT  STD_LOGIC;    
	M0:        IN     STD_LOGIC;    
	M1:        IN     STD_LOGIC;    
	M2:        IN     STD_LOGIC;    
	\program*\: IN     STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDO:       OUT    STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	VBAT:      IN     STD_LOGIC;    
	VCCAUX:    INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	VCCINT:    INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	VCCO:      INOUT  STD_LOGIC_VECTOR (24 DOWNTO 1));
end XC2VXXXX;
