// Seed: 2535636947
module module_0 (
    input uwire id_0,
    input wand id_1,
    output wor id_2,
    input wire id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6,
    output supply1 id_7,
    output tri id_8,
    input wand id_9,
    output tri1 id_10,
    output wor id_11
);
endmodule
module module_1 #(
    parameter id_16 = 32'd13,
    parameter id_7  = 32'd92
) (
    input tri0 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output wor id_4,
    output wand id_5,
    input wand id_6,
    input wire _id_7,
    input uwire id_8,
    input supply0 id_9,
    output wand id_10,
    output tri0 id_11,
    input uwire id_12,
    output tri0 id_13
);
  wire ["" : id_7] id_15;
  localparam id_16 = -1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_11,
      id_3,
      id_9,
      id_3,
      id_6,
      id_4,
      id_11,
      id_12,
      id_13,
      id_10
  );
  assign id_4 = id_9;
  wire id_17;
  defparam id_16.id_16 = id_16;
  logic [-1 : 1] id_18;
  always @(*) if (-1 == id_16) assign id_17 = id_12;
endmodule
