{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 11:14:40 2017 " "Info: Processing started: Thu Mar 23 11:14:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bcd -c bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Info: Found entity 1: bcd" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd " "Info: Elaborating entity \"bcd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst42 " "Warning: Block or symbol \"NOT\" of instance \"inst42\" overlaps another block or symbol" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 144 840 888 176 "inst42" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst44 " "Warning: Block or symbol \"NOT\" of instance \"inst44\" overlaps another block or symbol" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 176 840 888 208 "inst44" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst46 " "Warning: Block or symbol \"NOT\" of instance \"inst46\" overlaps another block or symbol" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 208 840 888 240 "inst46" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst48 " "Warning: Block or symbol \"NOT\" of instance \"inst48\" overlaps another block or symbol" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 240 840 888 272 "inst48" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst1 " "Info: Elaborating entity \"7447\" for hierarchy \"7447:inst1\"" {  } { { "bcd.bdf" "inst1" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 136 640 760 296 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst1 " "Info: Elaborated megafunction instantiation \"7447:inst1\"" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 136 640 760 296 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst " "Info: Elaborating entity \"74163\" for hierarchy \"74163:inst\"" {  } { { "bcd.bdf" "inst" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 104 320 440 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst " "Info: Elaborated megafunction instantiation \"74163:inst\"" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 104 320 440 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"74163:inst\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/altera/90sp2/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst\|f74163:sub 74163:inst " "Info: Elaborated megafunction instantiation \"74163:inst\|f74163:sub\", which is child of megafunction instantiation \"74163:inst\"" {  } { { "74163.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 104 320 440 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "gnd VCC " "Warning (13410): Pin \"gnd\" is stuck at VCC" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 400 336 512 416 "gnd" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DE1 GND " "Warning (13410): Pin \"DE1\" is stuck at GND" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 456 336 512 472 "DE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DE2 GND " "Warning (13410): Pin \"DE2\" is stuck at GND" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 472 336 512 488 "DE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "DE3 GND " "Warning (13410): Pin \"DE3\" is stuck at GND" {  } { { "bcd.bdf" "" { Schematic "E:/digita logic design/BCD/bcd.bdf" { { 488 336 512 504 "DE3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "1 " "Info: Converted 1 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Info: Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Info: Implemented 12 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 11:14:44 2017 " "Info: Processing ended: Thu Mar 23 11:14:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
