<stg><name>max_pooling4</name>


<trans_list>

<trans id="167" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="10" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0  %max_value_4 = alloca float

]]></Node>
<StgValue><ssdm name="max_value_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten117 = phi i11 [ 0, %0 ], [ %add_ln80, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten117"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:1  %c_0 = phi i5 [ 0, %0 ], [ %select_ln89_1, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten63 = phi i8 [ 0, %0 ], [ %select_ln81_5, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten63"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:3  %h_0 = phi i3 [ 0, %0 ], [ %select_ln81_2, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="h_0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:4  %indvar_flatten24 = phi i6 [ 0, %0 ], [ %select_ln82_4, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten24"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:5  %w_0 = phi i3 [ 0, %0 ], [ %select_ln82_2, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="w_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:6  %indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln83_5, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:7  %i_0 = phi i2 [ 0, %0 ], [ %select_ln83_4, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:8  %j_0 = phi i2 [ 0, %0 ], [ %j, %hls_label_3_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader:9  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="2">
<![CDATA[
.preheader:10  %zext_ln83 = zext i2 %i_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:11  %add_ln88 = add i4 %shl_ln, %zext_ln83

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:12  %icmp_ln80 = icmp eq i11 %indvar_flatten117, -448

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:13  %add_ln80 = add i11 %indvar_flatten117, 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:14  br i1 %icmp_ln80, label %2, label %hls_label_3_begin

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3_begin:3  %icmp_ln81 = icmp eq i8 %indvar_flatten63, 100

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_3_begin:4  %select_ln89 = select i1 %icmp_ln81, i3 0, i3 %h_0

]]></Node>
<StgValue><ssdm name="select_ln89"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:16  %xor_ln89 = xor i1 %icmp_ln81, true

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3_begin:24  %icmp_ln83 = icmp eq i4 %indvar_flatten, 4

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:25  %and_ln89_5 = and i1 %icmp_ln83, %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_3_begin:26  %icmp_ln82 = icmp eq i6 %indvar_flatten24, 20

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:27  %and_ln89_6 = and i1 %icmp_ln82, %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89_6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3_begin:28  %h = add i3 1, %select_ln89

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:41  %xor_ln81 = xor i1 %icmp_ln82, true

]]></Node>
<StgValue><ssdm name="xor_ln81"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:42  %or_ln81_1 = or i1 %icmp_ln81, %xor_ln81

]]></Node>
<StgValue><ssdm name="or_ln81_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:47  %and_ln81_3 = and i1 %and_ln89_5, %or_ln81_1

]]></Node>
<StgValue><ssdm name="and_ln81_3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:49  %or_ln82 = or i1 %and_ln81_3, %and_ln89_6

]]></Node>
<StgValue><ssdm name="or_ln82"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:50  %or_ln82_1 = or i1 %or_ln82, %icmp_ln81

]]></Node>
<StgValue><ssdm name="or_ln82_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_3_begin:51  %select_ln82 = select i1 %or_ln82_1, i2 0, i2 %i_0

]]></Node>
<StgValue><ssdm name="select_ln82"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3_begin:1  %c = add i5 1, %c_0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_3_begin:5  %select_ln89_1 = select i1 %icmp_ln81, i5 %c, i5 %c_0

]]></Node>
<StgValue><ssdm name="select_ln89_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_3_begin:7  %tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln89_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="8">
<![CDATA[
hls_label_3_begin:8  %zext_ln89_1 = zext i8 %tmp_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
hls_label_3_begin:9  %tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln89_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="6">
<![CDATA[
hls_label_3_begin:10  %zext_ln89_2 = zext i6 %tmp_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3_begin:11  %add_ln89 = add i9 %zext_ln89_2, %zext_ln89_1

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="and_ln89_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_begin:15  %select_ln89_2 = select i1 %icmp_ln81, i4 0, i4 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln89_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2">
<![CDATA[
hls_label_3_begin:17  %trunc_ln83 = trunc i2 %i_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln83"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:18  %and_ln89_2 = and i1 %trunc_ln83, %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="and_ln89_6" val="0"/>
<literal name="and_ln81_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_begin:19  %select_ln89_3 = select i1 %icmp_ln81, i4 0, i4 %add_ln88

]]></Node>
<StgValue><ssdm name="select_ln89_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3_begin:20  %icmp_ln92 = icmp eq i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:21  %and_ln89_3 = and i1 %icmp_ln92, %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89_3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3_begin:22  %icmp_ln84 = icmp eq i2 %j_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:23  %and_ln89_4 = and i1 %icmp_ln84, %xor_ln89

]]></Node>
<StgValue><ssdm name="and_ln89_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:29  %or_ln81 = or i1 %and_ln89_6, %icmp_ln81

]]></Node>
<StgValue><ssdm name="or_ln81"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_3_begin:30  %select_ln81 = select i1 %or_ln81, i3 0, i3 %w_0

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
hls_label_3_begin:31  %shl_ln88_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln88_mid1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_begin:32  %select_ln81_1 = select i1 %and_ln89_6, i4 %shl_ln88_mid1, i4 %select_ln89_2

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_3_begin:33  %select_ln81_2 = select i1 %and_ln89_6, i3 %h, i3 %select_ln89

]]></Node>
<StgValue><ssdm name="select_ln81_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="and_ln81_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
hls_label_3_begin:39  %shl_ln88_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w_0, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln88_s"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="and_ln81_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_begin:40  %select_ln81_3 = select i1 %or_ln81, i4 0, i4 %shl_ln88_s

]]></Node>
<StgValue><ssdm name="select_ln81_3"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:43  %and_ln81 = and i1 %and_ln89_2, %or_ln81_1

]]></Node>
<StgValue><ssdm name="and_ln81"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="and_ln81_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_begin:44  %select_ln81_4 = select i1 %and_ln89_6, i4 %shl_ln88_mid1, i4 %select_ln89_3

]]></Node>
<StgValue><ssdm name="select_ln81_4"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:45  %and_ln81_1 = and i1 %and_ln89_3, %or_ln81_1

]]></Node>
<StgValue><ssdm name="and_ln81_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:46  %and_ln81_2 = and i1 %and_ln89_4, %or_ln81_1

]]></Node>
<StgValue><ssdm name="and_ln81_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3_begin:48  %w = add i3 1, %select_ln81

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="and_ln81_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
hls_label_3_begin:52  %shl_ln88_1_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln88_1_mid1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_begin:53  %select_ln82_1 = select i1 %and_ln81_3, i4 %shl_ln88_1_mid1, i4 %select_ln81_3

]]></Node>
<StgValue><ssdm name="select_ln82_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:59  %xor_ln82 = xor i1 %and_ln81_3, true

]]></Node>
<StgValue><ssdm name="xor_ln82"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:60  %and_ln82 = and i1 %and_ln81, %xor_ln82

]]></Node>
<StgValue><ssdm name="and_ln82"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_begin:61  %select_ln82_3 = select i1 %and_ln81_3, i4 %select_ln81_1, i4 %select_ln81_4

]]></Node>
<StgValue><ssdm name="select_ln82_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:62  %and_ln82_1 = and i1 %and_ln81_1, %xor_ln82

]]></Node>
<StgValue><ssdm name="and_ln82_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:63  %and_ln82_2 = and i1 %and_ln81_2, %xor_ln82

]]></Node>
<StgValue><ssdm name="and_ln82_2"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3_begin:64  %i = add i2 1, %select_ln82

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:65  %or_ln83 = or i1 %and_ln82_2, %and_ln81_3

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:66  %or_ln83_1 = or i1 %or_ln83, %or_ln81

]]></Node>
<StgValue><ssdm name="or_ln83_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_3_begin:67  %select_ln83 = select i1 %or_ln83_1, i2 0, i2 %j_0

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="2">
<![CDATA[
hls_label_3_begin:68  %trunc_ln83_1 = trunc i2 %i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln83_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_3_begin:69  %select_ln83_1 = select i1 %and_ln82_2, i1 %trunc_ln83_1, i1 %and_ln82

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="2">
<![CDATA[
hls_label_3_begin:70  %zext_ln83_1 = zext i2 %i to i4

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3_begin:71  %add_ln88_2 = add i4 %zext_ln83_1, %select_ln81_1

]]></Node>
<StgValue><ssdm name="add_ln88_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_begin:72  %select_ln83_2 = select i1 %and_ln82_2, i4 %add_ln88_2, i4 %select_ln82_3

]]></Node>
<StgValue><ssdm name="select_ln83_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="4">
<![CDATA[
hls_label_3_begin:73  %zext_ln83_2 = zext i4 %select_ln83_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3_begin:74  %add_ln89_1 = add i9 %add_ln89, %zext_ln83_2

]]></Node>
<StgValue><ssdm name="add_ln89_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3_begin:79  %icmp_ln92_2 = icmp eq i2 %select_ln82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln92_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_3_begin:80  %select_ln83_3 = select i1 %and_ln82_2, i1 %icmp_ln92_2, i1 %and_ln82_1

]]></Node>
<StgValue><ssdm name="select_ln83_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_3_begin:81  %select_ln83_4 = select i1 %and_ln82_2, i2 %i, i2 %select_ln82

]]></Node>
<StgValue><ssdm name="select_ln83_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="2">
<![CDATA[
hls_label_3_begin:82  %zext_ln84 = zext i2 %select_ln83 to i4

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3_begin:88  %add_ln88_1 = add i4 %zext_ln84, %select_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3_begin:110  %icmp_ln92_1 = icmp eq i2 %select_ln83, 1

]]></Node>
<StgValue><ssdm name="icmp_ln92_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:111  %and_ln92 = and i1 %select_ln83_3, %icmp_ln92_1

]]></Node>
<StgValue><ssdm name="and_ln92"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_3_begin:113  br i1 %and_ln92, label %1, label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="or_ln82_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3_end:2  %add_ln83_1 = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3_end:3  %select_ln83_5 = select i1 %or_ln82_1, i4 1, i4 %add_ln83_1

]]></Node>
<StgValue><ssdm name="select_ln83_5"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_3_end:4  %add_ln82_1 = add i6 %indvar_flatten24, 1

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_3_end:5  %select_ln82_4 = select i1 %or_ln81, i6 1, i6 %add_ln82_1

]]></Node>
<StgValue><ssdm name="select_ln82_4"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
<literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3_end:6  %add_ln81_1 = add i8 %indvar_flatten63, 1

]]></Node>
<StgValue><ssdm name="add_ln81_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_3_end:7  %select_ln81_5 = select i1 %icmp_ln81, i8 1, i8 %add_ln81_1

]]></Node>
<StgValue><ssdm name="select_ln81_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="5">
<![CDATA[
hls_label_3_begin:6  %zext_ln89 = zext i5 %select_ln89_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_3_begin:12  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln89_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="7">
<![CDATA[
hls_label_3_begin:13  %zext_ln93 = zext i7 %tmp_8 to i8

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3_begin:14  %add_ln93 = add i8 %zext_ln89, %zext_ln93

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="3">
<![CDATA[
hls_label_3_begin:34  %zext_ln81 = zext i3 %select_ln81_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3_begin:35  %add_ln93_1 = add i8 %add_ln93, %zext_ln81

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="8">
<![CDATA[
hls_label_3_begin:36  %zext_ln93_1 = zext i8 %add_ln93_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln93_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_3_begin:37  %p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln93_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3_begin:38  %add_ln93_2 = add i10 %zext_ln93_1, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln93_2"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_3_begin:54  %select_ln82_2 = select i1 %and_ln81_3, i3 %w, i3 %select_ln81

]]></Node>
<StgValue><ssdm name="select_ln82_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="3">
<![CDATA[
hls_label_3_begin:55  %zext_ln82 = zext i3 %select_ln82_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3_begin:56  %add_ln93_3 = add i10 %add_ln93_2, %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln93_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="10">
<![CDATA[
hls_label_3_begin:57  %zext_ln93_2 = zext i10 %add_ln93_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln93_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3_begin:58  %output_addr = getelementptr [400 x float]* %output_r, i64 0, i64 %zext_ln93_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
hls_label_3_begin:75  %p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln89_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
hls_label_3_begin:76  %tmp_9 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln89_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="10">
<![CDATA[
hls_label_3_begin:77  %zext_ln89_3 = zext i10 %tmp_9 to i12

]]></Node>
<StgValue><ssdm name="zext_ln89_3"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3_begin:78  %add_ln89_2 = add i12 %zext_ln89_3, %p_shl_cast

]]></Node>
<StgValue><ssdm name="add_ln89_2"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="4">
<![CDATA[
hls_label_3_begin:89  %zext_ln89_4 = zext i4 %add_ln88_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln89_4"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3_begin:90  %add_ln89_3 = add i12 %add_ln89_2, %zext_ln89_4

]]></Node>
<StgValue><ssdm name="add_ln89_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3_begin:91  %zext_ln89_5 = zext i12 %add_ln89_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln89_5"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3_begin:92  %input_addr = getelementptr [1600 x float]* %input_r, i64 0, i64 %zext_ln89_5

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="11">
<![CDATA[
hls_label_3_begin:93  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_3_end:1  %j = add i2 %select_ln83, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:0  %max_value_4_load = load float* %max_value_4

]]></Node>
<StgValue><ssdm name="max_value_4_load"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="2">
<![CDATA[
hls_label_3_begin:83  %trunc_ln84 = trunc i2 %select_ln83 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:86  %or_ln86 = or i1 %trunc_ln84, %select_ln83_1

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_begin:87  %max_value = select i1 %or_ln86, float %max_value_4_load, float 0xC26D1A94A0000000

]]></Node>
<StgValue><ssdm name="max_value"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="11">
<![CDATA[
hls_label_3_begin:93  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:107  %tmp_3 = fcmp ogt float %max_value, %input_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:94  %bitcast_ln89 = bitcast float %max_value to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln89"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:95  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln89, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="23" op_0_bw="32">
<![CDATA[
hls_label_3_begin:96  %trunc_ln89 = trunc i32 %bitcast_ln89 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln89"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
hls_label_3_begin:97  %bitcast_ln89_1 = bitcast float %input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln89_1"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3_begin:98  %tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln89_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="23" op_0_bw="32">
<![CDATA[
hls_label_3_begin:99  %trunc_ln89_1 = trunc i32 %bitcast_ln89_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln89_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3_begin:100  %icmp_ln89 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln89"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_3_begin:101  %icmp_ln89_1 = icmp eq i23 %trunc_ln89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:102  %or_ln89 = or i1 %icmp_ln89_1, %icmp_ln89

]]></Node>
<StgValue><ssdm name="or_ln89"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_3_begin:103  %icmp_ln89_2 = icmp ne i8 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln89_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_3_begin:104  %icmp_ln89_3 = icmp eq i23 %trunc_ln89_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln89_3"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:105  %or_ln89_1 = or i1 %icmp_ln89_3, %icmp_ln89_2

]]></Node>
<StgValue><ssdm name="or_ln89_1"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:106  %and_ln89 = and i1 %or_ln89, %or_ln89_1

]]></Node>
<StgValue><ssdm name="and_ln89"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_3_begin:107  %tmp_3 = fcmp ogt float %max_value, %input_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3_begin:108  %and_ln89_1 = and i1 %and_ln89, %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln89_1"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_begin:109  %max_value_1 = select i1 %and_ln89_1, float %max_value, float %input_load

]]></Node>
<StgValue><ssdm name="max_value_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_3_begin:112  store float %max_value_1, float* %max_value_4

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5 = fcmp ogt float %max_value_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:0  %bitcast_ln5 = bitcast float %max_value_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln5"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="23" op_0_bw="32">
<![CDATA[
:2  %trunc_ln5 = trunc i32 %bitcast_ln5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln5 = icmp ne i8 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %icmp_ln5_1 = icmp eq i23 %trunc_ln5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln5_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_ln5 = or i1 %icmp_ln5_1, %icmp_ln5

]]></Node>
<StgValue><ssdm name="or_ln5"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5 = fcmp ogt float %max_value_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %and_ln5 = and i1 %or_ln5, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %select_ln5 = select i1 %and_ln5, float %max_value_1, float 0.000000e+00

]]></Node>
<StgValue><ssdm name="select_ln5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_3_begin:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3_begin:84  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3_begin:85  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln85"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:9  store float %select_ln5, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %hls_label_3_end

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3_end:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
