<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/powerpc/include/mpc5xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_46af6cd0840f3f74e172e4a405a32223.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_07fdfa386f03ea619f7ea83f2bc2ebad.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mpc5xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * MPC5xx Internal I/O Definitions</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  MPC5xx port sponsored by Defence Research and Development Canada - Suffield</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *  Copyright (C) 2004, Real-Time Systems Inc. (querbach@realtime.bc.ca)</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  Derived from c/src/lib/libcpu/powerpc/mpc8xx/include/mpc8xx.h:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  Submitted By:                                                        *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *                                                                       *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *      W. Eric Norum                                                    *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *      Saskatchewan Accelerator Laboratory                              *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *      University of Saskatchewan                                       *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *      107 North Road                                                   *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *      Saskatoon, Saskatchewan, CANADA                                  *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *      S7N 5C6                                                          *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *                                                                       *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *      eric@skatter.usask.ca                                            *</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *                                                                       *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  Modified for use with the MPC860 (original code was for MC68360)     *</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  by                                                                   *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *      Jay Monkman                                                      *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *      Frasca International, Inc.                                       *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *      906 E. Airport Rd.                                               *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *      Urbana, IL, 61801                                                *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *                                                                       *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *      jmonkman@frasca.com                                              *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *                                                                       *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  Modified further for use with the MPC821 by:                         *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *      Andrew Bray &lt;andy@chaos.org.uk&gt;                                  *</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *                                                                       *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *  With some corrections/additions by:                                  *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *      Darlene A. Stewart and                                           *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *      Charles-Antoine Gauthier                                         *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *      Institute for Information Technology                             *</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *      National Research Council of Canada                              *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *      Ottawa, ON  K1A 0R6                                              *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *                                                                       *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *      Darlene.Stewart@iit.nrc.ca                                       *</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *      charles.gauthier@iit.nrc.ca                                      *</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *                                                                       *</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *      Corrections/additions:                                           *</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *        Copyright (c) 1999, National Research Council of Canada        *</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *  MPC5xx port sponsored by Defence Research and Development Canada - Suffield</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *  Copyright (C) 2004, Real-Time Systems Inc. (querbach@realtime.bc.ca)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifndef _MPC5XX_H</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define _MPC5XX_H</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &lt;libcpu/spr.h&gt;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * Macros for accessing Special Purpose Registers (SPRs)</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define _eieio   __asm__ volatile (&quot;eieio\n&quot;::)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define _sync    __asm__ volatile (&quot;sync\n&quot;::)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define _isync   __asm__ volatile (&quot;isync\n&quot;::)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * Core Registers (SPRs)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DER             149     </span><span class="comment">/* Debug Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define IMMR            638     </span><span class="comment">/* Internal Memory Map Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define IMMR_FLEN   (1&lt;&lt;11)    </span><span class="comment">/* Internal flash ROM enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * Interrupt Control Registers (SPRs)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define EIE              80     </span><span class="comment">/* External Interrupt Enable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define EID              81     </span><span class="comment">/* External Interrupt Disable Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define NRI              82     </span><span class="comment">/* Non-Recoverable Interrupt Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ECR             148     </span><span class="comment">/* Exception Cause Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * Bus Control Registers (SPRs)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define LCTRL1          156     </span><span class="comment">/* L-Bus Support Control Register 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define LCTRL2          157     </span><span class="comment">/* L-Bus Support Control Register 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define ICTRL           158     </span><span class="comment">/* I-Bus Support Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * Burst Buffer Control Registers (SPRs)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define BBCMCR          560     </span><span class="comment">/* Burst Buffer Configuration Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define BBCMCR_BE       (1&lt;&lt;13) </span><span class="comment">/* Burst enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define BBCMCR_ETRE     (1&lt;&lt;12) </span><span class="comment">/* Exception table relocation enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define MI_RBA0         784     </span><span class="comment">/* Region 0 Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define MI_RBA1         785     </span><span class="comment">/* Region 1 Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define MI_RBA2         786     </span><span class="comment">/* Region 2 Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define MI_RBA3         787     </span><span class="comment">/* Region 3 Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define MI_RA0          816     </span><span class="comment">/* Region 0 Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define MI_RA1          817     </span><span class="comment">/* Region 1 Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define MI_RA2          818     </span><span class="comment">/* Region 2 Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define MI_RA3          819     </span><span class="comment">/* Region 3 Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define MI_GRA          528     </span><span class="comment">/* Region Global Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define MI_RA_PP    (3 &lt;&lt; 10)   </span><span class="comment">/* Protection bits: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define MI_RA_PP_SUPV   (1 &lt;&lt; 10)   </span><span class="comment">/*   Supervisor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define MI_RA_PP_USER   (2 &lt;&lt; 10)   </span><span class="comment">/*   User */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define MI_RA_G     (1 &lt;&lt; 6)    </span><span class="comment">/* Guarded region */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * L-Bus to U-Bus Interface (L2U) Registers (SPRs)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define L2U_MCR         568     </span><span class="comment">/* L2U Module Configuration Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define L2U_RBA0        792     </span><span class="comment">/* L2U Region 0 Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define L2U_RBA1        793     </span><span class="comment">/* L2U Region 1 Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define L2U_RBA2        794     </span><span class="comment">/* L2U Region 2 Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define L2U_RBA3        795     </span><span class="comment">/* L2U Region 3 Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define L2U_RA0         824     </span><span class="comment">/* L2U Region 0 Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define L2U_RA1         825     </span><span class="comment">/* L2U Region 1 Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define L2U_RA2         826     </span><span class="comment">/* L2U Region 2 Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define L2U_RA3         827     </span><span class="comment">/* L2U Region 3 Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define L2U_GRA         536     </span><span class="comment">/* L2U Global Region Attribute Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define L2U_RA_PP   (3 &lt;&lt; 10)   </span><span class="comment">/* Protection bits: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define L2U_RA_PP_SUPV  (1 &lt;&lt; 10)   </span><span class="comment">/*   Supervisor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define L2U_RA_PP_USER  (2 &lt;&lt; 10)   </span><span class="comment">/*   User */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define L2U_RA_G    (1 &lt;&lt; 6)    </span><span class="comment">/* Guarded region */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> *                         REGISTER SUBBLOCKS                            *</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> *                 System Protection Control Register (SYPCR)            *</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWTC(x)      ((x)&lt;&lt;16)   </span><span class="comment">/* Software watchdog timer count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define USIU_SYPCR_BMT(x)       ((x)&lt;&lt;8)    </span><span class="comment">/* Bus monitor timing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define USIU_SYPCR_BME          (1&lt;&lt;7)      </span><span class="comment">/* Bus monitor enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWF          (1&lt;&lt;3)      </span><span class="comment">/* Software watchdog freeze */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWE          (1&lt;&lt;2)      </span><span class="comment">/* Software watchdog enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWRI         (1&lt;&lt;1)      </span><span class="comment">/* Watchdog reset/interrupt sel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWP          (1&lt;&lt;0)      </span><span class="comment">/* Software watchdog prescale */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define USIU_SYPCR_BMT(x)       ((x)&lt;&lt;8)    </span><span class="comment">/* Bus monitor timing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define USIU_SYPCR_BME          (1&lt;&lt;7)      </span><span class="comment">/* Bus monitor enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWF          (1&lt;&lt;3)      </span><span class="comment">/* Software watchdog freeze */</span><span class="preprocessor"></span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWE          (1&lt;&lt;2)      </span><span class="comment">/* Software watchdog enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWRI         (1&lt;&lt;1)      </span><span class="comment">/* Watchdog reset/interrupt sel. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define USIU_SYPCR_SWP          (1&lt;&lt;0)      </span><span class="comment">/* Software watchdog prescale */</span><span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *                 Software Service Register (SWSR)                      *</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define TICKLE_WATCHDOG()       \</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">do {                    \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">  usiu.swsr = 0x556C;           \</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">  usiu.swsr = 0xAA39;           \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">} while (0)             \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> *                        Memory Control Registers                       *</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_BA(x)      (((uint32_t)x)&amp;0xffff8000)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                     <span class="comment">/* Base address */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_AT(x)      ((x)&lt;&lt;12) </span><span class="comment">/* Address type */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_PS8        (1&lt;&lt;10)  </span><span class="comment">/* 8 bit port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_PS16       (2&lt;&lt;10)  </span><span class="comment">/* 16 bit port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_PS32       (0&lt;&lt;10)  </span><span class="comment">/* 32 bit port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_WP         (1&lt;&lt;8)   </span><span class="comment">/* Write protect */</span><span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_WEBS       (1&lt;&lt;5)   </span><span class="comment">/* Write enable/byte select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_TBDIP      (1&lt;&lt;4)   </span><span class="comment">/* Toggle-Burst data in progress*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_LBDIP      (1&lt;&lt;3)   </span><span class="comment">/* Late-burst data in progress */</span><span class="preprocessor"></span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_SETA       (1&lt;&lt;2)   </span><span class="comment">/* External transfer acknowledge */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_BI         (1&lt;&lt;1)   </span><span class="comment">/* Burst inhibit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define USIU_MEMC_BR_V          (1&lt;&lt;0)   </span><span class="comment">/* Base/Option register are valid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_32K        0xffff8000      </span><span class="comment">/* Address range */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_64K        0xffff0000</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_128K       0xfffe0000</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_256K       0xfffc0000</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_512K       0xfff80000</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_1M         0xfff00000</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_2M         0xffe00000</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_4M         0xffc00000</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_8M         0xff800000</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_16M        0xff000000</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_32M        0xfe000000</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_64M        0xfc000000</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_128        0xf8000000</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_256M       0xf0000000</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_512M       0xe0000000</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_1G         0xc0000000</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_2G         0x80000000</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_4G         0x00000000</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_ATM(x)     ((x)&lt;&lt;12)   </span><span class="comment">/* Address type mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_CSNT       (1&lt;&lt;11)     </span><span class="comment">/* Chip select is negated early */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_ACS_NORM   (0&lt;&lt;9)      </span><span class="comment">/* *CS asserted with addr lines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_ACS_QRTR   (2&lt;&lt;9)      </span><span class="comment">/* *CS asserted 1/4 after addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_ACS_HALF   (3&lt;&lt;9)      </span><span class="comment">/* *CS asserted 1/2 after addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_ETHR       (1&lt;&lt;8)      </span><span class="comment">/* Extended hold time on reads */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_SCY(x)     ((x)&lt;&lt;4)    </span><span class="comment">/* Cycle length in clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_BSCY(x)    ((x)&lt;&lt;1)    </span><span class="comment">/* Burst beat length in clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define USIU_MEMC_OR_TRLX       (1&lt;&lt;0)      </span><span class="comment">/* Relaxed timing in GPCM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> *                      Clocks and Reset Controlmer                      *</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define USIU_SCCR_DBCT          (1&lt;&lt;31)    </span><span class="comment">/* Disable backup clock for timers */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define USIU_SCCR_COM(x)    ((x)&lt;&lt;29)  </span><span class="comment">/* Clock output mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define USIU_SCCR_RTDIV         (1&lt;&lt;24)    </span><span class="comment">/* RTC, PIT divide by 256, not 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define USIU_PRQEN              (1&lt;&lt;21)    </span><span class="comment">/* MSR[POW] controls frequency */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define USIU_SCCR_EBDF(x)       ((x)&lt;&lt;17)  </span><span class="comment">/* External bus division factor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define USIU_LME                (1&lt;&lt;16)    </span><span class="comment">/* Enable limp mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define USIU_ENGDIV(x)          ((x)&lt;&lt;9)   </span><span class="comment">/* Set engineering clock divisor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define USIU_PLPRCR_MF(x)   (((x)-1)&lt;&lt;20)   </span><span class="comment">/* PLL mult. factor (true) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define USIU_PLPRCR_SPLS        (1&lt;&lt;16)    </span><span class="comment">/* System PLL locked */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define USIU_PLPRCR_TEXPS   (1&lt;&lt;14)    </span><span class="comment">/* Assert TEXP always */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> *                      Programmable Interval Timer                      *</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define USIU_PISCR_PIRQ(x)      (1&lt;&lt;(15-x))  </span><span class="comment">/* PIT interrupt level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define USIU_PISCR_PS           (1&lt;&lt;7)    </span><span class="comment">/* PIT Interrupt state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define USIU_PISCR_PIE          (1&lt;&lt;2)    </span><span class="comment">/* PIT interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define USIU_PISCR_PITF         (1&lt;&lt;1)    </span><span class="comment">/* Stop timer when freeze asserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define USIU_PISCR_PTE          (1&lt;&lt;0)    </span><span class="comment">/* PIT enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> *                             Time Base                                 *</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define USIU_TBSCR_TBIRQ(x)     (1&lt;&lt;(15-x))  </span><span class="comment">/* TB interrupt level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define USIU_TBSCR_REFA         (1&lt;&lt;7)    </span><span class="comment">/* TB matches TBREFF0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define USIU_TBSCR_REFB         (1&lt;&lt;6)    </span><span class="comment">/* TB matches TBREFF1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define USIU_TBSCR_REFAE        (1&lt;&lt;3)    </span><span class="comment">/* Enable ints for REFA */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define USIU_TBSCR_REFBE        (1&lt;&lt;2)    </span><span class="comment">/* Enable ints for REFB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define USIU_TBSCR_TBF          (1&lt;&lt;1)    </span><span class="comment">/* TB stops on FREEZE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define USIU_TBSCR_TBE          (1&lt;&lt;0)    </span><span class="comment">/* enable TB and decrementer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> *                       SIU Interrupt Mask                              *</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define USIU_SIMASK_IRM0        (1&lt;&lt;31)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define USIU_SIMASK_LVM0        (1&lt;&lt;30)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define USIU_SIMASK_IRM1        (1&lt;&lt;29)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define USIU_SIMASK_LVM1        (1&lt;&lt;28)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define USIU_SIMASK_IRM2        (1&lt;&lt;27)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define USIU_SIMASK_LVM2        (1&lt;&lt;26)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define USIU_SIMASK_IRM3        (1&lt;&lt;25)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define USIU_SIMASK_LVM3        (1&lt;&lt;24)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define USIU_SIMASK_IRM4        (1&lt;&lt;23)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define USIU_SIMASK_LVM4        (1&lt;&lt;22)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define USIU_SIMASK_IRM5        (1&lt;&lt;21)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define USIU_SIMASK_LVM5        (1&lt;&lt;20)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define USIU_SIMASK_IRM6        (1&lt;&lt;19)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define USIU_SIMASK_LVM6        (1&lt;&lt;18)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define USIU_SIMASK_IRM7        (1&lt;&lt;17)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define USIU_SIMASK_LVM7        (1&lt;&lt;16)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> *                       SIU Module Control                              *</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARB        (1&lt;&lt;31)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARP0       (0&lt;&lt;28)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARP1       (1&lt;&lt;28)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARP2       (2&lt;&lt;28)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARP3       (3&lt;&lt;28)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARP4       (4&lt;&lt;28)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARP5       (5&lt;&lt;28)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARP6       (6&lt;&lt;28)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_EARP7       (7&lt;&lt;28)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_DSHW        (1&lt;&lt;23)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_DBGC0       (0&lt;&lt;21)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_DBGC1       (1&lt;&lt;21)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_DBGC2       (2&lt;&lt;21)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_DBGC3       (3&lt;&lt;21)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_DBPC        (1&lt;&lt;20)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_ATWC        (1&lt;&lt;19)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_GPC0        (0&lt;&lt;17)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_GPC1        (1&lt;&lt;17)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_GPC2        (2&lt;&lt;17)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_GPC3        (3&lt;&lt;17)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_DLK         (1&lt;&lt;16)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_SC0         (0&lt;&lt;13)</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_SC1         (1&lt;&lt;13)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_SC2         (2&lt;&lt;13)</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_SC3         (3&lt;&lt;13)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_RCTX        (1&lt;&lt;12)</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_MLRC0       (0&lt;&lt;10)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_MLRC1       (1&lt;&lt;10)</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_MLRC2       (2&lt;&lt;10)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_MLRC3       (3&lt;&lt;10)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define USIU_SIUMCR_MTSC        (1&lt;&lt;7)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> *  Value to write to a key register to unlock the corresponding SIU register</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define USIU_UNLOCK_KEY         0x55CCAA33</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> *                       UIMB Module Control                             *</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define UIMB_UMCR_STOP          (1&lt;&lt;31)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define UIMB_UMCR_IRQMUX(x)     ((x)&lt;&lt;29)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define UIMB_UMCR_HSPEED        (1&lt;&lt;28)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> *              QSMCM Serial Communications Interface (SCI)              *</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define QSMCM_ILDSCI(x)        ((x)&lt;&lt;8)    </span><span class="comment">/* SCI interrupt level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define QSMCM_SCI_BAUD(x)      ((x)&amp;0x1FFF) </span><span class="comment">/* Baud rate field */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define QSMCM_SCI_LOOPS        (1&lt;&lt;14)     </span><span class="comment">/* Loopback test mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define QSMCM_SCI_WOMS         (1&lt;&lt;13)     </span><span class="comment">/* Wire-or mode select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define QSMCM_SCI_ILT          (1&lt;&lt;12)     </span><span class="comment">/* Idle-line detect type */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define QSMCM_SCI_PT           (1&lt;&lt;11)     </span><span class="comment">/* Parity type */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define QSMCM_SCI_PE           (1&lt;&lt;10)     </span><span class="comment">/* Parity enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define QSMCM_SCI_M            (1&lt;&lt;9)      </span><span class="comment">/* 11-bit mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define QSMCM_SCI_WAKE         (1&lt;&lt;8)      </span><span class="comment">/* Wakeup mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define QSMCM_SCI_TIE          (1&lt;&lt;7)      </span><span class="comment">/* Transmitter interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define QSMCM_SCI_TCIE         (1&lt;&lt;6)      </span><span class="comment">/* Transmit complete intr. enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define QSMCM_SCI_RIE          (1&lt;&lt;5)      </span><span class="comment">/* Receiver interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define QSMCM_SCI_ILIE         (1&lt;&lt;4)      </span><span class="comment">/* Idle line interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define QSMCM_SCI_TE           (1&lt;&lt;3)      </span><span class="comment">/* Transmitter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define QSMCM_SCI_RE           (1&lt;&lt;2)      </span><span class="comment">/* Receiver enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define QSMCM_SCI_RWU          (1&lt;&lt;1)      </span><span class="comment">/* Receiver wake-up enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define QSMCM_SCI_SBK          (1&lt;&lt;0)      </span><span class="comment">/* Send break */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define QSMCM_SCI_TDRE         (1&lt;&lt;8)      </span><span class="comment">/* Transmit data register empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define QSMCM_SCI_TC           (1&lt;&lt;7)      </span><span class="comment">/* Transmit complete */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define QSMCM_SCI_RDRF         (1&lt;&lt;6)      </span><span class="comment">/* Receive data register full */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define QSMCM_SCI_RAF          (1&lt;&lt;5)      </span><span class="comment">/* Receiver active flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define QSMCM_SCI_IDLE         (1&lt;&lt;4)      </span><span class="comment">/* Idle line detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define QSMCM_SCI_OR           (1&lt;&lt;3)      </span><span class="comment">/* Receiver overrun error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define QSMCM_SCI_NF           (1&lt;&lt;2)      </span><span class="comment">/* Receiver noise error flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define QSMCM_SCI_FE           (1&lt;&lt;1)      </span><span class="comment">/* Receiver framing error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define QSMCM_SCI_PF           (1&lt;&lt;0)      </span><span class="comment">/* Receiver parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> *   Unified System Interface Unit                                       *</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> * Memory controller registers</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="structm5xxMEMCRegisters__.html">  389</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxMEMCRegisters__.html">m5xxMEMCRegisters_</a> {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  uint32_t        _br;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  uint32_t        _or;    <span class="comment">/* Used to be called &#39;or&#39;; reserved ANSI C++ keyword */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;} <a class="code" href="structm5xxMEMCRegisters__.html">m5xxMEMCRegisters_t</a>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment"> * USIU itself</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structusiu__.html">  397</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structusiu__.html">usiu_</a> {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">   * SIU Block</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  uint32_t      siumcr;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  uint32_t      sypcr;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  uint32_t      _pad70;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  uint16_t      _pad0;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  uint16_t      swsr;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  uint32_t      sipend;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  uint32_t      simask;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  uint32_t      siel;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  uint32_t      sivec;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  uint32_t      tesr;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  uint32_t      sgpiodt1;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  uint32_t      sgpiodt2;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  uint32_t      sgpiocr;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  uint32_t      emcr;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  uint8_t   _pad71[0x03C-0x034];</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  uint32_t      pdmcr;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  uint8_t       _pad2[0x100-0x40];</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">   * MEMC Block</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="structm5xxMEMCRegisters__.html">m5xxMEMCRegisters_t</a>   memc[4];</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  uint8_t       _pad7[0x140-0x120];</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  uint32_t      dmbr;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  uint32_t      dmor;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  uint8_t       _pad8[0x178-0x148];</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  uint16_t      mstat;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  uint8_t       _pad9[0x200-0x17A];</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">   * System integration timers</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  uint16_t      tbscr;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  uint16_t      _pad10;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  uint32_t      tbreff0;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  uint32_t      tbreff1;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  uint8_t       _pad11[0x220-0x20c];</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  uint16_t      rtcsc;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  uint16_t      _pad12;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  uint32_t      rtc;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  uint32_t      rtsec;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  uint32_t      rtcal;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  uint32_t      _pad13[4];</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  uint16_t      piscr;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  uint16_t      _pad14;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  uint16_t      pitc;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  uint16_t      _pad_14_1;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  uint16_t      pitr;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  uint16_t      _pad_14_2;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  uint8_t       _pad15[0x280-0x24c];</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">   * Clocks and Reset</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  uint32_t      sccr;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  uint32_t      plprcr;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  uint16_t      rsr;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  uint16_t  _pad72;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  uint16_t  colir;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  uint16_t  _pad73;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  uint16_t  vsrmcr;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  uint8_t       _pad16[0x300-0x292];</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">   * System integration timers keys</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  uint32_t      tbscrk;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  uint32_t      tbreff0k;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  uint32_t      tbreff1k;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  uint32_t      tbk;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  uint32_t      _pad17[4];</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  uint32_t      rtcsk;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  uint32_t      rtck;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  uint32_t      rtseck;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  uint32_t      rtcalk;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  uint32_t      _pad18[4];</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  uint32_t      piscrk;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  uint32_t      pitck;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  uint8_t       _pad19[0x380-0x348];</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">   * Clocks and Reset Keys</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  uint32_t      sccrk;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  uint32_t      plprck;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  uint32_t      rsrk;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  uint8_t       _pad20[0x400-0x38c];</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;} <a class="code" href="structusiu__.html">usiu_t</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code" href="structusiu__.html">usiu_t</a> usiu;    <span class="comment">/* defined in linkcmds */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> *   Inter-Module Bus and Devices                                        *</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> *************************************************************************</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * Dual-Port TPU RAM (DPTRAM)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="structm5xxDPTRAMRegisters__.html">  501</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxDPTRAMRegisters__.html">m5xxDPTRAMRegisters_</a> {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  uint8_t   pad[0x4000];        <span class="comment">/* define later */</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;} <a class="code" href="structm5xxDPTRAMRegisters__.html">m5xxDPTRAMRegisters_t</a>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> * Time Processor Unit (TPU)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="structm5xxTPU3Registers__.html">  508</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxTPU3Registers__.html">m5xxTPU3Registers_</a> {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  uint8_t   pad[0x400];     <span class="comment">/* define later */</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;} <a class="code" href="structm5xxTPU3Registers__.html">m5xxTPU3Registers_t</a>;</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> * Queued A/D Converter (QADC)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="structm5xxQADC64Registers__.html">  515</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxQADC64Registers__.html">m5xxQADC64Registers_</a> {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  uint8_t   pad[0x400];     <span class="comment">/* define later */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;} <a class="code" href="structm5xxQADC64Registers__.html">m5xxQADC64Registers_t</a>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> * Serial Communications Interface (SCI)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="structm5xxSCIRegisters__.html">  522</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxSCIRegisters__.html">m5xxSCIRegisters_</a> {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  uint16_t        sccr0;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  uint16_t        sccr1;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint16_t        scsr;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  uint16_t        scdr;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;} <a class="code" href="structm5xxSCIRegisters__.html">m5xxSCIRegisters_t</a>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * Serial Peripheral Interface (SPI)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structm5xxSPIRegisters__.html">  532</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxSPIRegisters__.html">m5xxSPIRegisters_</a> {</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  uint16_t        spcr0;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  uint16_t        spcr1;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  uint16_t        spcr2;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  uint8_t         spcr3;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  uint8_t         spsr;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;} <a class="code" href="structm5xxSPIRegisters__.html">m5xxSPIRegisters_t</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> * Queued Serial Multi-Channel Module (QSMCM)</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="structm5xxQSMCMRegisters__.html">  543</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxQSMCMRegisters__.html">m5xxQSMCMRegisters_</a> {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  uint16_t      qsmcmmcr;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  uint16_t      qtest;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  uint16_t      qdsci_il;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  uint16_t      qspi_il;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <a class="code" href="structm5xxSCIRegisters__.html">m5xxSCIRegisters_t</a>    sci1;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  uint8_t       _pad10[0x14-0x10];</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  uint16_t      portqs;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  uint16_t      pqspar;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="structm5xxSPIRegisters__.html">m5xxSPIRegisters_t</a>    spi;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <a class="code" href="structm5xxSCIRegisters__.html">m5xxSCIRegisters_t</a>    sci2;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  uint16_t      qsci1cr;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  uint16_t      qsci1sr;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  uint16_t      sctq[0x10];</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  uint16_t      scrq[0x10];</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  uint8_t       _pad6C[0x140-0x06C];</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  uint16_t      recram[0x20];</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  uint16_t      tranram[0x20];</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  uint16_t      comdram[0x20];</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;} <a class="code" href="structm5xxQSMCMRegisters__.html">m5xxQSMCMRegisters_t</a>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> * Modular Input/Output System (MIOS)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="structm5xxMIOS1Registers__.html">  574</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxMIOS1Registers__.html">m5xxMIOS1Registers_</a> {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  uint8_t   pad[0x1000];        <span class="comment">/* define later */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;} <a class="code" href="structm5xxMIOS1Registers__.html">m5xxMIOS1Registers_t</a>;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> * Can 2.0B Controller (TouCAN)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="structm5xxTouCANRegisters__.html">  581</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxTouCANRegisters__.html">m5xxTouCANRegisters_</a> {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  uint8_t   pad[0x400];     <span class="comment">/* define later */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;} <a class="code" href="structm5xxTouCANRegisters__.html">m5xxTouCANRegisters_t</a>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> * U-Bus to IMB3 Bus Interface Module (UIMB)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="structm5xxUIMBRegisters__.html">  588</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structm5xxUIMBRegisters__.html">m5xxUIMBRegisters_</a> {</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  uint32_t      umcr;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  uint32_t      utstcreg;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  uint32_t      uipend;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;} <a class="code" href="structm5xxUIMBRegisters__.html">m5xxUIMBRegisters_t</a>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * IMB itself</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="structimb__.html">  597</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structimb__.html">imb_</a> {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="structm5xxDPTRAMRegisters__.html">m5xxDPTRAMRegisters_t</a> dptram;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="structm5xxTPU3Registers__.html">m5xxTPU3Registers_t</a>   tpu[2];</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="structm5xxQADC64Registers__.html">m5xxQADC64Registers_t</a> qadc[2];</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="structm5xxQSMCMRegisters__.html">m5xxQSMCMRegisters_t</a>  qsmcm;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  uint8_t       _pad5200[0x6000-0x5200];</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="structm5xxMIOS1Registers__.html">m5xxMIOS1Registers_t</a>  mios;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="structm5xxTouCANRegisters__.html">m5xxTouCANRegisters_t</a> toucan[2];</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  uint8_t       _pad7800[0x7F80-0x7800];</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="structm5xxUIMBRegisters__.html">m5xxUIMBRegisters_t</a>   uimb;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;} <a class="code" href="structimb__.html">imb_t</a>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code" href="structimb__.html">imb_t</a> imb;      <span class="comment">/* defined in linkcmds */</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * Methods shared across libcpu and the BSP.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="keywordtype">void</span> clockOn(<span class="keywordtype">void</span>* unused);</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keywordtype">void</span> clockOff(<span class="keywordtype">void</span>* unused);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="keywordtype">int</span> clockIsOn(<span class="keywordtype">void</span>* unused);</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<a class="code" href="group__ClassicINTR.html#ga17fb491bd308ce6b1bf27a51dec0b46d">rtems_isr</a> <a class="code" href="clockimpl_8h.html#acf3dbc818ea37dd9ec150ddb6477df9a">Clock_isr</a>(<a class="code" href="group__ClassicINTR.html#ga3e434c197d99f128e78cae4d9358bd8b">rtems_vector_number</a> vector);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;}</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _MPC5XX_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structm5xxQSMCMRegisters___html"><div class="ttname"><a href="structm5xxQSMCMRegisters__.html">m5xxQSMCMRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:543</div></div>
<div class="ttc" id="structm5xxSCIRegisters___html"><div class="ttname"><a href="structm5xxSCIRegisters__.html">m5xxSCIRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:522</div></div>
<div class="ttc" id="structm5xxSPIRegisters___html"><div class="ttname"><a href="structm5xxSPIRegisters__.html">m5xxSPIRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:532</div></div>
<div class="ttc" id="structm5xxMIOS1Registers___html"><div class="ttname"><a href="structm5xxMIOS1Registers__.html">m5xxMIOS1Registers_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:574</div></div>
<div class="ttc" id="structm5xxMEMCRegisters___html"><div class="ttname"><a href="structm5xxMEMCRegisters__.html">m5xxMEMCRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:389</div></div>
<div class="ttc" id="structm5xxUIMBRegisters___html"><div class="ttname"><a href="structm5xxUIMBRegisters__.html">m5xxUIMBRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:588</div></div>
<div class="ttc" id="group__ClassicINTR_html_ga3e434c197d99f128e78cae4d9358bd8b"><div class="ttname"><a href="group__ClassicINTR.html#ga3e434c197d99f128e78cae4d9358bd8b">rtems_vector_number</a></div><div class="ttdeci">ISR_Vector_number rtems_vector_number</div><div class="ttdoc">Control block type used to manage the vectors.</div><div class="ttdef"><b>Definition:</b> intr.h:47</div></div>
<div class="ttc" id="group__ClassicINTR_html_ga17fb491bd308ce6b1bf27a51dec0b46d"><div class="ttname"><a href="group__ClassicINTR.html#ga17fb491bd308ce6b1bf27a51dec0b46d">rtems_isr</a></div><div class="ttdeci">ISR_Handler rtems_isr</div><div class="ttdoc">Return type for interrupt handler.</div><div class="ttdef"><b>Definition:</b> intr.h:52</div></div>
<div class="ttc" id="structm5xxQADC64Registers___html"><div class="ttname"><a href="structm5xxQADC64Registers__.html">m5xxQADC64Registers_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:515</div></div>
<div class="ttc" id="structm5xxDPTRAMRegisters___html"><div class="ttname"><a href="structm5xxDPTRAMRegisters__.html">m5xxDPTRAMRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:501</div></div>
<div class="ttc" id="structm5xxTPU3Registers___html"><div class="ttname"><a href="structm5xxTPU3Registers__.html">m5xxTPU3Registers_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:508</div></div>
<div class="ttc" id="clockimpl_8h_html_acf3dbc818ea37dd9ec150ddb6477df9a"><div class="ttname"><a href="clockimpl_8h.html#acf3dbc818ea37dd9ec150ddb6477df9a">Clock_isr</a></div><div class="ttdeci">rtems_isr Clock_isr(rtems_vector_number vector)</div><div class="ttdoc">Clock_isr.</div><div class="ttdef"><b>Definition:</b> clockimpl.h:134</div></div>
<div class="ttc" id="structusiu___html"><div class="ttname"><a href="structusiu__.html">usiu_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:397</div></div>
<div class="ttc" id="structimb___html"><div class="ttname"><a href="structimb__.html">imb_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:597</div></div>
<div class="ttc" id="structm5xxTouCANRegisters___html"><div class="ttname"><a href="structm5xxTouCANRegisters__.html">m5xxTouCANRegisters_</a></div><div class="ttdef"><b>Definition:</b> mpc5xx.h:581</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
