design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/work/src,tt_um_algofoogle_raybox_zero,wokwi,flow completed,0h21m25s0ms,0h17m53s0ms,95079.65114778871,0.1532820096,47539.825573894355,47.55,-1,865.06,6813,0,0,0,0,0,0,0,3,3,0,-1,-1,207590,50512,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,159760005.0,0.0,46.35,30.38,15.76,1.72,-1,10754,12519,189,1835,0,0,0,11219,249,39,189,1208,1445,1903,936,723,571,568,103,7186,2158,11,3389,7287,20031,148372.3008,-1,-1,-1,0.0403,0.0595,4.19e-08,-1,-1,-1,27.95,40.0,25.0,40,1,50,153.18,153.6,0.3,1,0.6,0,sky130_fd_sc_hd,10,AREA 0
