digraph "0_linux_6094628bfd94323fc1cea05ec2c6affd98c18f7f@pointer" {
"1000825" [label="(Call,hdr->h_credit = adv_credits)"];
"1000810" [label="(Call,ic->i_flowctl && adv_credits)"];
"1000762" [label="(Call,ic->i_flowctl && flow_controlled && i == (work_alloc-1))"];
"1000766" [label="(Call,flow_controlled && i == (work_alloc-1))"];
"1000330" [label="(Call,flow_controlled = 1)"];
"1000169" [label="(Call,flow_controlled = 0)"];
"1000768" [label="(Call,i == (work_alloc-1))"];
"1000683" [label="(Call,i < work_alloc)"];
"1000593" [label="(Call,i = 0)"];
"1000874" [label="(Call,i < work_alloc)"];
"1000871" [label="(Call,i++)"];
"1000770" [label="(Call,work_alloc-1)"];
"1000280" [label="(Call,work_alloc == 0)"];
"1000269" [label="(Call,work_alloc = rds_ib_ring_alloc(&ic->i_send_ring, i, &pos))"];
"1000271" [label="(Call,rds_ib_ring_alloc(&ic->i_send_ring, i, &pos))"];
"1000253" [label="(Call,i = 1)"];
"1000257" [label="(Call,i = ceil(be32_to_cpu(rm->m_inc.i_hdr.h_len), RDS_FRAG_SIZE))"];
"1000259" [label="(Call,ceil(be32_to_cpu(rm->m_inc.i_hdr.h_len), RDS_FRAG_SIZE))"];
"1000260" [label="(Call,be32_to_cpu(rm->m_inc.i_hdr.h_len))"];
"1000244" [label="(Call,be32_to_cpu(rm->m_inc.i_hdr.h_len))"];
"1000177" [label="(Call,off % RDS_FRAG_SIZE)"];
"1000123" [label="(MethodParameterIn,unsigned int off)"];
"1000334" [label="(Call,work_alloc == 0)"];
"1000327" [label="(Call,work_alloc = credit_alloc)"];
"1000324" [label="(Call,work_alloc - credit_alloc)"];
"1000315" [label="(Call,credit_alloc < work_alloc)"];
"1000302" [label="(Call,credit_alloc = rds_ib_send_grab_credits(ic, work_alloc, &posted, 0, RDS_MAX_ADV_CREDIT))"];
"1000304" [label="(Call,rds_ib_send_grab_credits(ic, work_alloc, &posted, 0, RDS_MAX_ADV_CREDIT))"];
"1000126" [label="(Call,*ic = conn->c_transport_data)"];
"1000311" [label="(Call,adv_credits += posted)"];
"1000156" [label="(Call,adv_credits = 0)"];
"1000832" [label="(Call,adv_credits = 0)"];
"1000551" [label="(Call,adv_credits > 255)"];
"1000547" [label="(Call,adv_credits += posted)"];
"1000544" [label="(Call,RDS_MAX_ADV_CREDIT - adv_credits)"];
"1000600" [label="(Identifier,len)"];
"1000333" [label="(ControlStructure,if (work_alloc == 0))"];
"1000315" [label="(Call,credit_alloc < work_alloc)"];
"1000316" [label="(Identifier,credit_alloc)"];
"1001051" [label="(MethodReturn,int)"];
"1000834" [label="(Literal,0)"];
"1000878" [label="(Identifier,scat)"];
"1000169" [label="(Call,flow_controlled = 0)"];
"1000873" [label="(Call,i < work_alloc\n\t\t && scat != &rm->data.op_sg[rm->data.op_count])"];
"1000767" [label="(Identifier,flow_controlled)"];
"1000328" [label="(Identifier,work_alloc)"];
"1000593" [label="(Call,i = 0)"];
"1000307" [label="(Call,&posted)"];
"1000354" [label="(Identifier,ic)"];
"1000317" [label="(Identifier,work_alloc)"];
"1000259" [label="(Call,ceil(be32_to_cpu(rm->m_inc.i_hdr.h_len), RDS_FRAG_SIZE))"];
"1000687" [label="(Identifier,scat)"];
"1000836" [label="(Identifier,s_ib_tx_credit_updates)"];
"1000770" [label="(Call,work_alloc-1)"];
"1000595" [label="(Literal,0)"];
"1000161" [label="(Identifier,send_flags)"];
"1000334" [label="(Call,work_alloc == 0)"];
"1000177" [label="(Call,off % RDS_FRAG_SIZE)"];
"1000276" [label="(Identifier,i)"];
"1000281" [label="(Identifier,work_alloc)"];
"1000272" [label="(Call,&ic->i_send_ring)"];
"1000705" [label="(Call,ib_sg_dma_len(dev, scat) - off)"];
"1000305" [label="(Identifier,ic)"];
"1000329" [label="(Identifier,credit_alloc)"];
"1000831" [label="(Identifier,hdr)"];
"1000547" [label="(Call,adv_credits += posted)"];
"1000124" [label="(Block,)"];
"1000157" [label="(Identifier,adv_credits)"];
"1000811" [label="(Call,ic->i_flowctl)"];
"1000336" [label="(Literal,0)"];
"1000254" [label="(Identifier,i)"];
"1000810" [label="(Call,ic->i_flowctl && adv_credits)"];
"1000550" [label="(Call,BUG_ON(adv_credits > 255))"];
"1000548" [label="(Identifier,adv_credits)"];
"1000176" [label="(Call,BUG_ON(off % RDS_FRAG_SIZE))"];
"1000832" [label="(Call,adv_credits = 0)"];
"1000815" [label="(Block,)"];
"1000253" [label="(Call,i = 1)"];
"1000682" [label="(Call,i < work_alloc\n\t\t    && scat != &rm->data.op_sg[rm->data.op_count])"];
"1000761" [label="(ControlStructure,if (ic->i_flowctl && flow_controlled && i == (work_alloc-1)))"];
"1000717" [label="(Call,send->s_sge[1].addr = ib_sg_dma_address(dev, scat) + off)"];
"1000551" [label="(Call,adv_credits > 255)"];
"1000768" [label="(Call,i == (work_alloc-1))"];
"1000171" [label="(Literal,0)"];
"1000838" [label="(Identifier,prev)"];
"1000939" [label="(Call,rds_ib_ring_unalloc(&ic->i_send_ring, work_alloc - i))"];
"1000299" [label="(Identifier,ic)"];
"1000754" [label="(Call,off = 0)"];
"1000383" [label="(Call,rdsdebug(\"ic %p mapping rm %p: %d\n\", ic, rm, rm->data.op_count))"];
"1000285" [label="(Identifier,RDS_LL_SEND_FULL)"];
"1000776" [label="(Identifier,send)"];
"1000326" [label="(Identifier,credit_alloc)"];
"1000597" [label="(Block,)"];
"1000826" [label="(Call,hdr->h_credit)"];
"1000786" [label="(Identifier,send)"];
"1000871" [label="(Call,i++)"];
"1000255" [label="(Literal,1)"];
"1000314" [label="(ControlStructure,if (credit_alloc < work_alloc))"];
"1000960" [label="(Call,credit_alloc - i)"];
"1000339" [label="(Identifier,RDS_LL_SEND_FULL)"];
"1000763" [label="(Call,ic->i_flowctl)"];
"1000268" [label="(Identifier,RDS_FRAG_SIZE)"];
"1000128" [label="(Call,conn->c_transport_data)"];
"1000306" [label="(Identifier,work_alloc)"];
"1000553" [label="(Literal,255)"];
"1001047" [label="(Call,BUG_ON(adv_credits))"];
"1000872" [label="(Identifier,i)"];
"1000818" [label="(Identifier,hdr)"];
"1000280" [label="(Call,work_alloc == 0)"];
"1000809" [label="(ControlStructure,if (ic->i_flowctl && adv_credits))"];
"1000552" [label="(Identifier,adv_credits)"];
"1000330" [label="(Call,flow_controlled = 1)"];
"1000325" [label="(Identifier,work_alloc)"];
"1000327" [label="(Call,work_alloc = credit_alloc)"];
"1000322" [label="(Identifier,ic)"];
"1000301" [label="(Block,)"];
"1000746" [label="(Call,off == ib_sg_dma_len(dev, scat))"];
"1000170" [label="(Identifier,flow_controlled)"];
"1000277" [label="(Call,&pos)"];
"1000955" [label="(Call,i < credit_alloc)"];
"1000544" [label="(Call,RDS_MAX_ADV_CREDIT - adv_credits)"];
"1000257" [label="(Call,i = ceil(be32_to_cpu(rm->m_inc.i_hdr.h_len), RDS_FRAG_SIZE))"];
"1000825" [label="(Call,hdr->h_credit = adv_credits)"];
"1000252" [label="(Literal,0)"];
"1000549" [label="(Identifier,posted)"];
"1000546" [label="(Identifier,adv_credits)"];
"1000244" [label="(Call,be32_to_cpu(rm->m_inc.i_hdr.h_len))"];
"1000243" [label="(Call,be32_to_cpu(rm->m_inc.i_hdr.h_len) == 0)"];
"1000335" [label="(Identifier,work_alloc)"];
"1000875" [label="(Identifier,i)"];
"1000951" [label="(Call,ic->i_flowctl && i < credit_alloc)"];
"1000127" [label="(Identifier,ic)"];
"1001011" [label="(Call,rds_ib_ring_unalloc(&ic->i_send_ring, work_alloc))"];
"1000319" [label="(Call,rds_ib_ring_unalloc(&ic->i_send_ring, work_alloc - credit_alloc))"];
"1000876" [label="(Identifier,work_alloc)"];
"1000703" [label="(Call,min(RDS_FRAG_SIZE, ib_sg_dma_len(dev, scat) - off))"];
"1000158" [label="(Literal,0)"];
"1000833" [label="(Identifier,adv_credits)"];
"1000126" [label="(Call,*ic = conn->c_transport_data)"];
"1000279" [label="(ControlStructure,if (work_alloc == 0))"];
"1000683" [label="(Call,i < work_alloc)"];
"1000331" [label="(Identifier,flow_controlled)"];
"1000403" [label="(Call,rds_ib_ring_unalloc(&ic->i_send_ring, work_alloc))"];
"1000769" [label="(Identifier,i)"];
"1000312" [label="(Identifier,adv_credits)"];
"1000282" [label="(Literal,0)"];
"1000269" [label="(Call,work_alloc = rds_ib_ring_alloc(&ic->i_send_ring, i, &pos))"];
"1000260" [label="(Call,be32_to_cpu(rm->m_inc.i_hdr.h_len))"];
"1000309" [label="(Literal,0)"];
"1000245" [label="(Call,rm->m_inc.i_hdr.h_len)"];
"1000524" [label="(Call,rds_ib_piggyb_ack(ic))"];
"1000814" [label="(Identifier,adv_credits)"];
"1000261" [label="(Call,rm->m_inc.i_hdr.h_len)"];
"1000772" [label="(Literal,1)"];
"1000318" [label="(Block,)"];
"1000256" [label="(ControlStructure,else)"];
"1000302" [label="(Call,credit_alloc = rds_ib_send_grab_credits(ic, work_alloc, &posted, 0, RDS_MAX_ADV_CREDIT))"];
"1000179" [label="(Identifier,RDS_FRAG_SIZE)"];
"1000271" [label="(Call,rds_ib_ring_alloc(&ic->i_send_ring, i, &pos))"];
"1000174" [label="(Identifier,nr_sig)"];
"1000874" [label="(Call,i < work_alloc)"];
"1000829" [label="(Identifier,adv_credits)"];
"1000311" [label="(Call,adv_credits += posted)"];
"1000685" [label="(Identifier,work_alloc)"];
"1000270" [label="(Identifier,work_alloc)"];
"1000538" [label="(Call,rds_ib_send_grab_credits(ic, 0, &posted, 1, RDS_MAX_ADV_CREDIT - adv_credits))"];
"1000757" [label="(Call,rds_ib_set_wr_signal_state(ic, send, 0))"];
"1000178" [label="(Identifier,off)"];
"1000537" [label="(Block,)"];
"1000545" [label="(Identifier,RDS_MAX_ADV_CREDIT)"];
"1000313" [label="(Identifier,posted)"];
"1000324" [label="(Call,work_alloc - credit_alloc)"];
"1000684" [label="(Identifier,i)"];
"1000594" [label="(Identifier,i)"];
"1000242" [label="(ControlStructure,if (be32_to_cpu(rm->m_inc.i_hdr.h_len) == 0))"];
"1000725" [label="(Call,ib_sg_dma_address(dev, scat) + off)"];
"1000258" [label="(Identifier,i)"];
"1000935" [label="(Call,i < work_alloc)"];
"1000332" [label="(Literal,1)"];
"1000310" [label="(Identifier,RDS_MAX_ADV_CREDIT)"];
"1000156" [label="(Call,adv_credits = 0)"];
"1000303" [label="(Identifier,credit_alloc)"];
"1000304" [label="(Call,rds_ib_send_grab_credits(ic, work_alloc, &posted, 0, RDS_MAX_ADV_CREDIT))"];
"1000766" [label="(Call,flow_controlled && i == (work_alloc-1))"];
"1000123" [label="(MethodParameterIn,unsigned int off)"];
"1000742" [label="(Call,off += len)"];
"1000133" [label="(Identifier,dev)"];
"1000762" [label="(Call,ic->i_flowctl && flow_controlled && i == (work_alloc-1))"];
"1000771" [label="(Identifier,work_alloc)"];
"1000825" -> "1000815"  [label="AST: "];
"1000825" -> "1000829"  [label="CFG: "];
"1000826" -> "1000825"  [label="AST: "];
"1000829" -> "1000825"  [label="AST: "];
"1000831" -> "1000825"  [label="CFG: "];
"1000825" -> "1001051"  [label="DDG: hdr->h_credit"];
"1000810" -> "1000825"  [label="DDG: adv_credits"];
"1000810" -> "1000809"  [label="AST: "];
"1000810" -> "1000811"  [label="CFG: "];
"1000810" -> "1000814"  [label="CFG: "];
"1000811" -> "1000810"  [label="AST: "];
"1000814" -> "1000810"  [label="AST: "];
"1000818" -> "1000810"  [label="CFG: "];
"1000838" -> "1000810"  [label="CFG: "];
"1000810" -> "1001051"  [label="DDG: ic->i_flowctl && adv_credits"];
"1000810" -> "1000762"  [label="DDG: ic->i_flowctl"];
"1000762" -> "1000810"  [label="DDG: ic->i_flowctl"];
"1000311" -> "1000810"  [label="DDG: adv_credits"];
"1000156" -> "1000810"  [label="DDG: adv_credits"];
"1000832" -> "1000810"  [label="DDG: adv_credits"];
"1000551" -> "1000810"  [label="DDG: adv_credits"];
"1000810" -> "1000951"  [label="DDG: ic->i_flowctl"];
"1000810" -> "1001047"  [label="DDG: adv_credits"];
"1000762" -> "1000761"  [label="AST: "];
"1000762" -> "1000763"  [label="CFG: "];
"1000762" -> "1000766"  [label="CFG: "];
"1000763" -> "1000762"  [label="AST: "];
"1000766" -> "1000762"  [label="AST: "];
"1000776" -> "1000762"  [label="CFG: "];
"1000786" -> "1000762"  [label="CFG: "];
"1000762" -> "1001051"  [label="DDG: ic->i_flowctl && flow_controlled && i == (work_alloc-1)"];
"1000762" -> "1001051"  [label="DDG: flow_controlled && i == (work_alloc-1)"];
"1000766" -> "1000762"  [label="DDG: flow_controlled"];
"1000766" -> "1000762"  [label="DDG: i == (work_alloc-1)"];
"1000766" -> "1000767"  [label="CFG: "];
"1000766" -> "1000768"  [label="CFG: "];
"1000767" -> "1000766"  [label="AST: "];
"1000768" -> "1000766"  [label="AST: "];
"1000766" -> "1001051"  [label="DDG: flow_controlled"];
"1000766" -> "1001051"  [label="DDG: i == (work_alloc-1)"];
"1000330" -> "1000766"  [label="DDG: flow_controlled"];
"1000169" -> "1000766"  [label="DDG: flow_controlled"];
"1000768" -> "1000766"  [label="DDG: i"];
"1000768" -> "1000766"  [label="DDG: work_alloc-1"];
"1000330" -> "1000318"  [label="AST: "];
"1000330" -> "1000332"  [label="CFG: "];
"1000331" -> "1000330"  [label="AST: "];
"1000332" -> "1000330"  [label="AST: "];
"1000335" -> "1000330"  [label="CFG: "];
"1000330" -> "1001051"  [label="DDG: flow_controlled"];
"1000169" -> "1000124"  [label="AST: "];
"1000169" -> "1000171"  [label="CFG: "];
"1000170" -> "1000169"  [label="AST: "];
"1000171" -> "1000169"  [label="AST: "];
"1000174" -> "1000169"  [label="CFG: "];
"1000169" -> "1001051"  [label="DDG: flow_controlled"];
"1000768" -> "1000770"  [label="CFG: "];
"1000769" -> "1000768"  [label="AST: "];
"1000770" -> "1000768"  [label="AST: "];
"1000768" -> "1001051"  [label="DDG: work_alloc-1"];
"1000683" -> "1000768"  [label="DDG: i"];
"1000770" -> "1000768"  [label="DDG: work_alloc"];
"1000770" -> "1000768"  [label="DDG: 1"];
"1000768" -> "1000871"  [label="DDG: i"];
"1000683" -> "1000682"  [label="AST: "];
"1000683" -> "1000685"  [label="CFG: "];
"1000684" -> "1000683"  [label="AST: "];
"1000685" -> "1000683"  [label="AST: "];
"1000687" -> "1000683"  [label="CFG: "];
"1000682" -> "1000683"  [label="CFG: "];
"1000683" -> "1000682"  [label="DDG: i"];
"1000683" -> "1000682"  [label="DDG: work_alloc"];
"1000593" -> "1000683"  [label="DDG: i"];
"1000874" -> "1000683"  [label="DDG: i"];
"1000874" -> "1000683"  [label="DDG: work_alloc"];
"1000280" -> "1000683"  [label="DDG: work_alloc"];
"1000334" -> "1000683"  [label="DDG: work_alloc"];
"1000683" -> "1000770"  [label="DDG: work_alloc"];
"1000683" -> "1000871"  [label="DDG: i"];
"1000683" -> "1000874"  [label="DDG: work_alloc"];
"1000593" -> "1000124"  [label="AST: "];
"1000593" -> "1000595"  [label="CFG: "];
"1000594" -> "1000593"  [label="AST: "];
"1000595" -> "1000593"  [label="AST: "];
"1000600" -> "1000593"  [label="CFG: "];
"1000874" -> "1000873"  [label="AST: "];
"1000874" -> "1000876"  [label="CFG: "];
"1000875" -> "1000874"  [label="AST: "];
"1000876" -> "1000874"  [label="AST: "];
"1000878" -> "1000874"  [label="CFG: "];
"1000873" -> "1000874"  [label="CFG: "];
"1000874" -> "1000873"  [label="DDG: i"];
"1000874" -> "1000873"  [label="DDG: work_alloc"];
"1000871" -> "1000874"  [label="DDG: i"];
"1000770" -> "1000874"  [label="DDG: work_alloc"];
"1000874" -> "1000935"  [label="DDG: i"];
"1000874" -> "1000935"  [label="DDG: work_alloc"];
"1000871" -> "1000597"  [label="AST: "];
"1000871" -> "1000872"  [label="CFG: "];
"1000872" -> "1000871"  [label="AST: "];
"1000875" -> "1000871"  [label="CFG: "];
"1000770" -> "1000772"  [label="CFG: "];
"1000771" -> "1000770"  [label="AST: "];
"1000772" -> "1000770"  [label="AST: "];
"1000280" -> "1000279"  [label="AST: "];
"1000280" -> "1000282"  [label="CFG: "];
"1000281" -> "1000280"  [label="AST: "];
"1000282" -> "1000280"  [label="AST: "];
"1000285" -> "1000280"  [label="CFG: "];
"1000299" -> "1000280"  [label="CFG: "];
"1000280" -> "1001051"  [label="DDG: work_alloc == 0"];
"1000280" -> "1001051"  [label="DDG: work_alloc"];
"1000269" -> "1000280"  [label="DDG: work_alloc"];
"1000280" -> "1000304"  [label="DDG: work_alloc"];
"1000280" -> "1000403"  [label="DDG: work_alloc"];
"1000269" -> "1000124"  [label="AST: "];
"1000269" -> "1000271"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000271" -> "1000269"  [label="AST: "];
"1000281" -> "1000269"  [label="CFG: "];
"1000269" -> "1001051"  [label="DDG: rds_ib_ring_alloc(&ic->i_send_ring, i, &pos)"];
"1000271" -> "1000269"  [label="DDG: &ic->i_send_ring"];
"1000271" -> "1000269"  [label="DDG: i"];
"1000271" -> "1000269"  [label="DDG: &pos"];
"1000271" -> "1000277"  [label="CFG: "];
"1000272" -> "1000271"  [label="AST: "];
"1000276" -> "1000271"  [label="AST: "];
"1000277" -> "1000271"  [label="AST: "];
"1000271" -> "1001051"  [label="DDG: i"];
"1000271" -> "1001051"  [label="DDG: &pos"];
"1000271" -> "1001051"  [label="DDG: &ic->i_send_ring"];
"1000253" -> "1000271"  [label="DDG: i"];
"1000257" -> "1000271"  [label="DDG: i"];
"1000271" -> "1000319"  [label="DDG: &ic->i_send_ring"];
"1000271" -> "1000403"  [label="DDG: &ic->i_send_ring"];
"1000271" -> "1000939"  [label="DDG: &ic->i_send_ring"];
"1000271" -> "1001011"  [label="DDG: &ic->i_send_ring"];
"1000253" -> "1000242"  [label="AST: "];
"1000253" -> "1000255"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000255" -> "1000253"  [label="AST: "];
"1000270" -> "1000253"  [label="CFG: "];
"1000257" -> "1000256"  [label="AST: "];
"1000257" -> "1000259"  [label="CFG: "];
"1000258" -> "1000257"  [label="AST: "];
"1000259" -> "1000257"  [label="AST: "];
"1000270" -> "1000257"  [label="CFG: "];
"1000257" -> "1001051"  [label="DDG: ceil(be32_to_cpu(rm->m_inc.i_hdr.h_len), RDS_FRAG_SIZE)"];
"1000259" -> "1000257"  [label="DDG: be32_to_cpu(rm->m_inc.i_hdr.h_len)"];
"1000259" -> "1000257"  [label="DDG: RDS_FRAG_SIZE"];
"1000259" -> "1000268"  [label="CFG: "];
"1000260" -> "1000259"  [label="AST: "];
"1000268" -> "1000259"  [label="AST: "];
"1000259" -> "1001051"  [label="DDG: be32_to_cpu(rm->m_inc.i_hdr.h_len)"];
"1000259" -> "1001051"  [label="DDG: RDS_FRAG_SIZE"];
"1000260" -> "1000259"  [label="DDG: rm->m_inc.i_hdr.h_len"];
"1000177" -> "1000259"  [label="DDG: RDS_FRAG_SIZE"];
"1000259" -> "1000703"  [label="DDG: RDS_FRAG_SIZE"];
"1000260" -> "1000261"  [label="CFG: "];
"1000261" -> "1000260"  [label="AST: "];
"1000268" -> "1000260"  [label="CFG: "];
"1000260" -> "1001051"  [label="DDG: rm->m_inc.i_hdr.h_len"];
"1000244" -> "1000260"  [label="DDG: rm->m_inc.i_hdr.h_len"];
"1000244" -> "1000243"  [label="AST: "];
"1000244" -> "1000245"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000252" -> "1000244"  [label="CFG: "];
"1000244" -> "1001051"  [label="DDG: rm->m_inc.i_hdr.h_len"];
"1000244" -> "1000243"  [label="DDG: rm->m_inc.i_hdr.h_len"];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000179"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="AST: "];
"1000176" -> "1000177"  [label="CFG: "];
"1000177" -> "1001051"  [label="DDG: off"];
"1000177" -> "1001051"  [label="DDG: RDS_FRAG_SIZE"];
"1000177" -> "1000176"  [label="DDG: off"];
"1000177" -> "1000176"  [label="DDG: RDS_FRAG_SIZE"];
"1000123" -> "1000177"  [label="DDG: off"];
"1000177" -> "1000703"  [label="DDG: RDS_FRAG_SIZE"];
"1000177" -> "1000705"  [label="DDG: off"];
"1000123" -> "1000118"  [label="AST: "];
"1000123" -> "1001051"  [label="DDG: off"];
"1000123" -> "1000705"  [label="DDG: off"];
"1000123" -> "1000717"  [label="DDG: off"];
"1000123" -> "1000725"  [label="DDG: off"];
"1000123" -> "1000742"  [label="DDG: off"];
"1000123" -> "1000746"  [label="DDG: off"];
"1000123" -> "1000754"  [label="DDG: off"];
"1000334" -> "1000333"  [label="AST: "];
"1000334" -> "1000336"  [label="CFG: "];
"1000335" -> "1000334"  [label="AST: "];
"1000336" -> "1000334"  [label="AST: "];
"1000339" -> "1000334"  [label="CFG: "];
"1000354" -> "1000334"  [label="CFG: "];
"1000334" -> "1001051"  [label="DDG: work_alloc == 0"];
"1000334" -> "1001051"  [label="DDG: work_alloc"];
"1000327" -> "1000334"  [label="DDG: work_alloc"];
"1000315" -> "1000334"  [label="DDG: work_alloc"];
"1000334" -> "1000403"  [label="DDG: work_alloc"];
"1000327" -> "1000318"  [label="AST: "];
"1000327" -> "1000329"  [label="CFG: "];
"1000328" -> "1000327"  [label="AST: "];
"1000329" -> "1000327"  [label="AST: "];
"1000331" -> "1000327"  [label="CFG: "];
"1000327" -> "1001051"  [label="DDG: credit_alloc"];
"1000324" -> "1000327"  [label="DDG: credit_alloc"];
"1000324" -> "1000319"  [label="AST: "];
"1000324" -> "1000326"  [label="CFG: "];
"1000325" -> "1000324"  [label="AST: "];
"1000326" -> "1000324"  [label="AST: "];
"1000319" -> "1000324"  [label="CFG: "];
"1000324" -> "1000319"  [label="DDG: work_alloc"];
"1000324" -> "1000319"  [label="DDG: credit_alloc"];
"1000315" -> "1000324"  [label="DDG: work_alloc"];
"1000315" -> "1000324"  [label="DDG: credit_alloc"];
"1000324" -> "1000955"  [label="DDG: credit_alloc"];
"1000324" -> "1000960"  [label="DDG: credit_alloc"];
"1000315" -> "1000314"  [label="AST: "];
"1000315" -> "1000317"  [label="CFG: "];
"1000316" -> "1000315"  [label="AST: "];
"1000317" -> "1000315"  [label="AST: "];
"1000322" -> "1000315"  [label="CFG: "];
"1000335" -> "1000315"  [label="CFG: "];
"1000315" -> "1001051"  [label="DDG: credit_alloc < work_alloc"];
"1000315" -> "1001051"  [label="DDG: credit_alloc"];
"1000302" -> "1000315"  [label="DDG: credit_alloc"];
"1000304" -> "1000315"  [label="DDG: work_alloc"];
"1000315" -> "1000955"  [label="DDG: credit_alloc"];
"1000315" -> "1000960"  [label="DDG: credit_alloc"];
"1000302" -> "1000301"  [label="AST: "];
"1000302" -> "1000304"  [label="CFG: "];
"1000303" -> "1000302"  [label="AST: "];
"1000304" -> "1000302"  [label="AST: "];
"1000312" -> "1000302"  [label="CFG: "];
"1000302" -> "1001051"  [label="DDG: rds_ib_send_grab_credits(ic, work_alloc, &posted, 0, RDS_MAX_ADV_CREDIT)"];
"1000304" -> "1000302"  [label="DDG: 0"];
"1000304" -> "1000302"  [label="DDG: RDS_MAX_ADV_CREDIT"];
"1000304" -> "1000302"  [label="DDG: work_alloc"];
"1000304" -> "1000302"  [label="DDG: &posted"];
"1000304" -> "1000302"  [label="DDG: ic"];
"1000304" -> "1000310"  [label="CFG: "];
"1000305" -> "1000304"  [label="AST: "];
"1000306" -> "1000304"  [label="AST: "];
"1000307" -> "1000304"  [label="AST: "];
"1000309" -> "1000304"  [label="AST: "];
"1000310" -> "1000304"  [label="AST: "];
"1000304" -> "1001051"  [label="DDG: RDS_MAX_ADV_CREDIT"];
"1000304" -> "1001051"  [label="DDG: ic"];
"1000304" -> "1001051"  [label="DDG: &posted"];
"1000126" -> "1000304"  [label="DDG: ic"];
"1000304" -> "1000383"  [label="DDG: ic"];
"1000304" -> "1000524"  [label="DDG: ic"];
"1000304" -> "1000538"  [label="DDG: &posted"];
"1000304" -> "1000544"  [label="DDG: RDS_MAX_ADV_CREDIT"];
"1000304" -> "1000757"  [label="DDG: ic"];
"1000126" -> "1000124"  [label="AST: "];
"1000126" -> "1000128"  [label="CFG: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000133" -> "1000126"  [label="CFG: "];
"1000126" -> "1001051"  [label="DDG: ic"];
"1000126" -> "1001051"  [label="DDG: conn->c_transport_data"];
"1000126" -> "1000383"  [label="DDG: ic"];
"1000126" -> "1000524"  [label="DDG: ic"];
"1000126" -> "1000757"  [label="DDG: ic"];
"1000311" -> "1000301"  [label="AST: "];
"1000311" -> "1000313"  [label="CFG: "];
"1000312" -> "1000311"  [label="AST: "];
"1000313" -> "1000311"  [label="AST: "];
"1000316" -> "1000311"  [label="CFG: "];
"1000311" -> "1001051"  [label="DDG: posted"];
"1000156" -> "1000311"  [label="DDG: adv_credits"];
"1000311" -> "1000544"  [label="DDG: adv_credits"];
"1000311" -> "1001047"  [label="DDG: adv_credits"];
"1000156" -> "1000124"  [label="AST: "];
"1000156" -> "1000158"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000158" -> "1000156"  [label="AST: "];
"1000161" -> "1000156"  [label="CFG: "];
"1000156" -> "1001051"  [label="DDG: adv_credits"];
"1000156" -> "1000544"  [label="DDG: adv_credits"];
"1000156" -> "1001047"  [label="DDG: adv_credits"];
"1000832" -> "1000815"  [label="AST: "];
"1000832" -> "1000834"  [label="CFG: "];
"1000833" -> "1000832"  [label="AST: "];
"1000834" -> "1000832"  [label="AST: "];
"1000836" -> "1000832"  [label="CFG: "];
"1000832" -> "1001047"  [label="DDG: adv_credits"];
"1000551" -> "1000550"  [label="AST: "];
"1000551" -> "1000553"  [label="CFG: "];
"1000552" -> "1000551"  [label="AST: "];
"1000553" -> "1000551"  [label="AST: "];
"1000550" -> "1000551"  [label="CFG: "];
"1000551" -> "1000550"  [label="DDG: adv_credits"];
"1000551" -> "1000550"  [label="DDG: 255"];
"1000547" -> "1000551"  [label="DDG: adv_credits"];
"1000547" -> "1000537"  [label="AST: "];
"1000547" -> "1000549"  [label="CFG: "];
"1000548" -> "1000547"  [label="AST: "];
"1000549" -> "1000547"  [label="AST: "];
"1000552" -> "1000547"  [label="CFG: "];
"1000547" -> "1001051"  [label="DDG: posted"];
"1000544" -> "1000547"  [label="DDG: adv_credits"];
"1000544" -> "1000538"  [label="AST: "];
"1000544" -> "1000546"  [label="CFG: "];
"1000545" -> "1000544"  [label="AST: "];
"1000546" -> "1000544"  [label="AST: "];
"1000538" -> "1000544"  [label="CFG: "];
"1000544" -> "1001051"  [label="DDG: RDS_MAX_ADV_CREDIT"];
"1000544" -> "1000538"  [label="DDG: RDS_MAX_ADV_CREDIT"];
"1000544" -> "1000538"  [label="DDG: adv_credits"];
}
