<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sercom0.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sercom0.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__sercom0_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_SERCOM0_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_SERCOM0_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for SERCOM0 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_SERCOM0_I2CM_CTRLA     (0x42000800U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_SERCOM0_I2CM_CTRLB     (0x42000804U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_SERCOM0_I2CM_BAUD      (0x4200080CU) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_SERCOM0_I2CM_INTENCLR  (0x42000814U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_SERCOM0_I2CM_INTENSET  (0x42000816U) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_SERCOM0_I2CM_INTFLAG   (0x42000818U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_SERCOM0_I2CM_STATUS    (0x4200081AU) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_SERCOM0_I2CM_SYNCBUSY  (0x4200081CU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_SERCOM0_I2CM_ADDR      (0x42000824U) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_SERCOM0_I2CM_DATA      (0x42000828U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_SERCOM0_I2CM_DBGCTRL   (0x42000830U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_SERCOM0_I2CS_CTRLA     (0x42000800U) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_SERCOM0_I2CS_CTRLB     (0x42000804U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_SERCOM0_I2CS_INTENCLR  (0x42000814U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_SERCOM0_I2CS_INTENSET  (0x42000816U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_SERCOM0_I2CS_INTFLAG   (0x42000818U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_SERCOM0_I2CS_STATUS    (0x4200081AU) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_SERCOM0_I2CS_SYNCBUSY  (0x4200081CU) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_SERCOM0_I2CS_ADDR      (0x42000824U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_SERCOM0_I2CS_DATA      (0x42000828U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_SERCOM0_SPI_CTRLA      (0x42000800U) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define REG_SERCOM0_SPI_CTRLB      (0x42000804U) </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define REG_SERCOM0_SPI_BAUD       (0x4200080CU) </span>
<a name="l00072"></a>00072 <span class="preprocessor">#define REG_SERCOM0_SPI_INTENCLR   (0x42000814U) </span>
<a name="l00073"></a>00073 <span class="preprocessor">#define REG_SERCOM0_SPI_INTENSET   (0x42000816U) </span>
<a name="l00074"></a>00074 <span class="preprocessor">#define REG_SERCOM0_SPI_INTFLAG    (0x42000818U) </span>
<a name="l00075"></a>00075 <span class="preprocessor">#define REG_SERCOM0_SPI_STATUS     (0x4200081AU) </span>
<a name="l00076"></a>00076 <span class="preprocessor">#define REG_SERCOM0_SPI_SYNCBUSY   (0x4200081CU) </span>
<a name="l00077"></a>00077 <span class="preprocessor">#define REG_SERCOM0_SPI_ADDR       (0x42000824U) </span>
<a name="l00078"></a>00078 <span class="preprocessor">#define REG_SERCOM0_SPI_DATA       (0x42000828U) </span>
<a name="l00079"></a>00079 <span class="preprocessor">#define REG_SERCOM0_SPI_DBGCTRL    (0x42000830U) </span>
<a name="l00080"></a>00080 <span class="preprocessor">#define REG_SERCOM0_USART_CTRLA    (0x42000800U) </span>
<a name="l00081"></a>00081 <span class="preprocessor">#define REG_SERCOM0_USART_CTRLB    (0x42000804U) </span>
<a name="l00082"></a>00082 <span class="preprocessor">#define REG_SERCOM0_USART_BAUD     (0x4200080CU) </span>
<a name="l00083"></a>00083 <span class="preprocessor">#define REG_SERCOM0_USART_RXPL     (0x4200080EU) </span>
<a name="l00084"></a>00084 <span class="preprocessor">#define REG_SERCOM0_USART_INTENCLR (0x42000814U) </span>
<a name="l00085"></a>00085 <span class="preprocessor">#define REG_SERCOM0_USART_INTENSET (0x42000816U) </span>
<a name="l00086"></a>00086 <span class="preprocessor">#define REG_SERCOM0_USART_INTFLAG  (0x42000818U) </span>
<a name="l00087"></a>00087 <span class="preprocessor">#define REG_SERCOM0_USART_STATUS   (0x4200081AU) </span>
<a name="l00088"></a>00088 <span class="preprocessor">#define REG_SERCOM0_USART_SYNCBUSY (0x4200081CU) </span>
<a name="l00089"></a>00089 <span class="preprocessor">#define REG_SERCOM0_USART_DATA     (0x42000828U) </span>
<a name="l00090"></a>00090 <span class="preprocessor">#define REG_SERCOM0_USART_DBGCTRL  (0x42000830U) </span>
<a name="l00091"></a>00091 <span class="preprocessor">#else</span>
<a name="l00092"></a><a class="code" href="ins__sercom0_8h.html#ad4b291b9277b5c9ea5c77701a623a6b5">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_SERCOM0_I2CM_CTRLA     (*(RwReg  *)0x42000800U) </span>
<a name="l00093"></a><a class="code" href="ins__sercom0_8h.html#afeaa7c456d8525839deb406557a38869">00093</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_CTRLB     (*(RwReg  *)0x42000804U) </span>
<a name="l00094"></a><a class="code" href="ins__sercom0_8h.html#aabe802c56a36ee200bf5e507ae557d3d">00094</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_BAUD      (*(RwReg  *)0x4200080CU) </span>
<a name="l00095"></a><a class="code" href="ins__sercom0_8h.html#a4a6420da8fb423e9ada305607a4b3d67">00095</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_INTENCLR  (*(RwReg8 *)0x42000814U) </span>
<a name="l00096"></a><a class="code" href="ins__sercom0_8h.html#a8a3699b38b46d9ceee8aa8cf047c154d">00096</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_INTENSET  (*(RwReg8 *)0x42000816U) </span>
<a name="l00097"></a><a class="code" href="ins__sercom0_8h.html#aed271d62542f606284df63ba17a19653">00097</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_INTFLAG   (*(RwReg8 *)0x42000818U) </span>
<a name="l00098"></a><a class="code" href="ins__sercom0_8h.html#ad53bf6068cd3862c31b5452c8048bf32">00098</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_STATUS    (*(RwReg16*)0x4200081AU) </span>
<a name="l00099"></a><a class="code" href="ins__sercom0_8h.html#a89819d5a3ca6fabe8ec8d603b541f3f7">00099</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_SYNCBUSY  (*(RoReg  *)0x4200081CU) </span>
<a name="l00100"></a><a class="code" href="ins__sercom0_8h.html#ad4b538c07cd9afc7290c52dbe0d8838a">00100</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_ADDR      (*(RwReg  *)0x42000824U) </span>
<a name="l00101"></a><a class="code" href="ins__sercom0_8h.html#afbdef519ca8b5dad1aabad1f34114545">00101</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_DATA      (*(RwReg8 *)0x42000828U) </span>
<a name="l00102"></a><a class="code" href="ins__sercom0_8h.html#ae4c47984edcb9ca7b8cedfc192d693c1">00102</a> <span class="preprocessor">#define REG_SERCOM0_I2CM_DBGCTRL   (*(RwReg8 *)0x42000830U) </span>
<a name="l00103"></a><a class="code" href="ins__sercom0_8h.html#aaa1cd4825d7e9f61223bf3fba6410b6d">00103</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_CTRLA     (*(RwReg  *)0x42000800U) </span>
<a name="l00104"></a><a class="code" href="ins__sercom0_8h.html#a068302ea3dffbdecacc8f50f2d485dc0">00104</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_CTRLB     (*(RwReg  *)0x42000804U) </span>
<a name="l00105"></a><a class="code" href="ins__sercom0_8h.html#a2d7c77381b32df9784869f0692b79374">00105</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_INTENCLR  (*(RwReg8 *)0x42000814U) </span>
<a name="l00106"></a><a class="code" href="ins__sercom0_8h.html#a41ba952e44b276ad1fa9eabbe4537b7c">00106</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_INTENSET  (*(RwReg8 *)0x42000816U) </span>
<a name="l00107"></a><a class="code" href="ins__sercom0_8h.html#ad808c665c2f1d940e07613c384278b5b">00107</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_INTFLAG   (*(RwReg8 *)0x42000818U) </span>
<a name="l00108"></a><a class="code" href="ins__sercom0_8h.html#aa59fe9f46d29c1bc3234c0dbccaacb85">00108</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_STATUS    (*(RwReg16*)0x4200081AU) </span>
<a name="l00109"></a><a class="code" href="ins__sercom0_8h.html#a37f49740d3e544a90ff5c3d284c6e9a7">00109</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_SYNCBUSY  (*(RoReg  *)0x4200081CU) </span>
<a name="l00110"></a><a class="code" href="ins__sercom0_8h.html#a954a3808bf65119b3f7944a69a85121b">00110</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_ADDR      (*(RwReg  *)0x42000824U) </span>
<a name="l00111"></a><a class="code" href="ins__sercom0_8h.html#a2eb577465c1f3197c528e1228210f5c4">00111</a> <span class="preprocessor">#define REG_SERCOM0_I2CS_DATA      (*(RwReg8 *)0x42000828U) </span>
<a name="l00112"></a><a class="code" href="ins__sercom0_8h.html#a611b0e64c4841c95dbfe30ead56687b7">00112</a> <span class="preprocessor">#define REG_SERCOM0_SPI_CTRLA      (*(RwReg  *)0x42000800U) </span>
<a name="l00113"></a><a class="code" href="ins__sercom0_8h.html#adb85a4cea9c13620e77145edf1f76bbf">00113</a> <span class="preprocessor">#define REG_SERCOM0_SPI_CTRLB      (*(RwReg  *)0x42000804U) </span>
<a name="l00114"></a><a class="code" href="ins__sercom0_8h.html#ad8be8e1f5afb52f404121c5962a57167">00114</a> <span class="preprocessor">#define REG_SERCOM0_SPI_BAUD       (*(RwReg8 *)0x4200080CU) </span>
<a name="l00115"></a><a class="code" href="ins__sercom0_8h.html#a03cb35b2070c40442eef73597c2768e6">00115</a> <span class="preprocessor">#define REG_SERCOM0_SPI_INTENCLR   (*(RwReg8 *)0x42000814U) </span>
<a name="l00116"></a><a class="code" href="ins__sercom0_8h.html#a47365e88c4312db68754823a4637f520">00116</a> <span class="preprocessor">#define REG_SERCOM0_SPI_INTENSET   (*(RwReg8 *)0x42000816U) </span>
<a name="l00117"></a><a class="code" href="ins__sercom0_8h.html#ab82e08af9f9471becf48bff27e5f5004">00117</a> <span class="preprocessor">#define REG_SERCOM0_SPI_INTFLAG    (*(RwReg8 *)0x42000818U) </span>
<a name="l00118"></a><a class="code" href="ins__sercom0_8h.html#ad53d9d865862d4ffc424f0a5946c552c">00118</a> <span class="preprocessor">#define REG_SERCOM0_SPI_STATUS     (*(RwReg16*)0x4200081AU) </span>
<a name="l00119"></a><a class="code" href="ins__sercom0_8h.html#a8d93a02b0c4d28dc08c6bdba63a52d0b">00119</a> <span class="preprocessor">#define REG_SERCOM0_SPI_SYNCBUSY   (*(RoReg  *)0x4200081CU) </span>
<a name="l00120"></a><a class="code" href="ins__sercom0_8h.html#adaa828a0e1ae130ac97f384545a2de10">00120</a> <span class="preprocessor">#define REG_SERCOM0_SPI_ADDR       (*(RwReg  *)0x42000824U) </span>
<a name="l00121"></a><a class="code" href="ins__sercom0_8h.html#a925046e3fc54e1c40453d2b111f33ccb">00121</a> <span class="preprocessor">#define REG_SERCOM0_SPI_DATA       (*(RwReg  *)0x42000828U) </span>
<a name="l00122"></a><a class="code" href="ins__sercom0_8h.html#aab6f8a404a9629192d8ce167b6f00941">00122</a> <span class="preprocessor">#define REG_SERCOM0_SPI_DBGCTRL    (*(RwReg8 *)0x42000830U) </span>
<a name="l00123"></a><a class="code" href="ins__sercom0_8h.html#ab0cd4a33a08c5e9771bf891c1b5670f3">00123</a> <span class="preprocessor">#define REG_SERCOM0_USART_CTRLA    (*(RwReg  *)0x42000800U) </span>
<a name="l00124"></a><a class="code" href="ins__sercom0_8h.html#a04b6ce11e4ed4b1a60f67d04431565a9">00124</a> <span class="preprocessor">#define REG_SERCOM0_USART_CTRLB    (*(RwReg  *)0x42000804U) </span>
<a name="l00125"></a><a class="code" href="ins__sercom0_8h.html#a5a4f3901ad67d099f2e75dcc010be132">00125</a> <span class="preprocessor">#define REG_SERCOM0_USART_BAUD     (*(RwReg16*)0x4200080CU) </span>
<a name="l00126"></a><a class="code" href="ins__sercom0_8h.html#a2814e7df2e883da6643f55af730a24c3">00126</a> <span class="preprocessor">#define REG_SERCOM0_USART_RXPL     (*(RwReg8 *)0x4200080EU) </span>
<a name="l00127"></a><a class="code" href="ins__sercom0_8h.html#a5213dedbc00d79c4d52a996d01cbf588">00127</a> <span class="preprocessor">#define REG_SERCOM0_USART_INTENCLR (*(RwReg8 *)0x42000814U) </span>
<a name="l00128"></a><a class="code" href="ins__sercom0_8h.html#a5048732f2b797803f1f79b0b657b7fa1">00128</a> <span class="preprocessor">#define REG_SERCOM0_USART_INTENSET (*(RwReg8 *)0x42000816U) </span>
<a name="l00129"></a><a class="code" href="ins__sercom0_8h.html#ab5ae69febae1d7c1f9923f6803ee7090">00129</a> <span class="preprocessor">#define REG_SERCOM0_USART_INTFLAG  (*(RwReg8 *)0x42000818U) </span>
<a name="l00130"></a><a class="code" href="ins__sercom0_8h.html#a9551ce1bb3b05df226d1cdac9c0b0e3d">00130</a> <span class="preprocessor">#define REG_SERCOM0_USART_STATUS   (*(RwReg16*)0x4200081AU) </span>
<a name="l00131"></a><a class="code" href="ins__sercom0_8h.html#a61a9f25c2423d94b3c1d5352d7c16078">00131</a> <span class="preprocessor">#define REG_SERCOM0_USART_SYNCBUSY (*(RoReg  *)0x4200081CU) </span>
<a name="l00132"></a><a class="code" href="ins__sercom0_8h.html#a33dc7ce14fc276a6517eec4415337bfe">00132</a> <span class="preprocessor">#define REG_SERCOM0_USART_DATA     (*(RwReg16*)0x42000828U) </span>
<a name="l00133"></a><a class="code" href="ins__sercom0_8h.html#a9ab3e7ff1ab77f452ccf225d7a42075c">00133</a> <span class="preprocessor">#define REG_SERCOM0_USART_DBGCTRL  (*(RwReg8 *)0x42000830U) </span>
<a name="l00134"></a>00134 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="comment">/* ========== Instance parameters for SERCOM0 peripheral ========== */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define SERCOM0_DMAC_ID_RX          1        // Index of DMA RX trigger</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM0_DMAC_ID_TX          2        // Index of DMA TX trigger</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM0_GCLK_ID_CORE        20       // Index of Generic Clock for Core</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM0_GCLK_ID_SLOW        19       // Index of Generic Clock for SMbus timeout</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM0_INT_MSB             6</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_SERCOM0_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
