INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Teclado/wizard_clock_10MHz/wizard_clock_10MHz.srcs/sources_1/imports/Insumos/contador_prueba.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contador_prueba
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Teclado/wizard_clock_10MHz/Modules/module_DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Teclado/wizard_clock_10MHz/Modules/module_debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_debouncer
INFO: [VRFC 10-311] analyzing module clock_enable
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab02-g03/Teclado/wizard_clock_10MHz/Simulations/tb_contador.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_contador
