module tb;
  reg [7:0] D;
  wire [2:0] y;
  
  p_en dut(D, y);
  
  initial begin
    $monitor("D = %b::y = %b", D, y);
    
    begin
      D=10000000; // 111
      #10
      
      D=00000001; // 000
      #10
      
      D=00010000; //100
     
      #10
       D=10000000;  //111
    end   
  end
endmodule