
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.01

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _103960_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.63    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ _103960_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.60   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _103960_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  1.39   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.06    0.36    0.36 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.06    0.00    0.36 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.36   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.36   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.63    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.60   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    8.01   library recovery time
                                  8.01   data required time
-----------------------------------------------------------------------------
                                  8.01   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.13    0.29    0.64    0.64 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.29    0.00    0.64 ^ _058020_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.15    0.18    0.82 ^ _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004448_ (net)
                  0.15    0.00    0.82 ^ _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    28    0.30    0.30    0.25    1.07 ^ _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004449_ (net)
                  0.30    0.00    1.07 ^ _058024_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.19    0.20    0.21    1.29 ^ _058024_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004452_ (net)
                  0.20    0.00    1.29 ^ _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.10    0.27    0.27    1.55 ^ _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _004461_ (net)
                  0.27    0.00    1.55 ^ _058439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.08    0.21    0.25    1.80 ^ _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _004502_ (net)
                  0.21    0.00    1.80 ^ _059366_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.24    2.04 ^ _059366_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _004578_ (net)
                  0.26    0.00    2.04 ^ _059367_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.19    0.13    2.17 v _059367_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _028900_ (net)
                  0.19    0.00    2.17 v _059368_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     8    0.11    0.23    0.18    2.35 ^ _059368_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _028895_ (net)
                  0.23    0.00    2.35 ^ _093846_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.03    0.24    0.51    2.86 v _093846_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029082_ (net)
                  0.24    0.00    2.86 v _093857_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.21    0.58    3.44 ^ _093857_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029112_ (net)
                  0.21    0.00    3.44 ^ _059380_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.08    3.53 v _059380_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029113_ (net)
                  0.10    0.00    3.53 v _093858_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.51    4.03 ^ _093858_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029116_ (net)
                  0.14    0.00    4.03 ^ _093859_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.45    4.48 v _093859_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029119_ (net)
                  0.18    0.00    4.48 v _093862_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.53    5.01 ^ _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029128_ (net)
                  0.16    0.00    5.01 ^ _093863_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.10    0.26    5.27 ^ _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029130_ (net)
                  0.10    0.00    5.27 ^ _080655_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.59    5.86 v _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013615_ (net)
                  0.09    0.00    5.86 v _080656_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.33    6.19 ^ _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013616_ (net)
                  0.07    0.00    6.19 ^ _080661_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.57    6.76 v _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013621_ (net)
                  0.08    0.00    6.76 v _080666_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.65    7.42 ^ _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013626_ (net)
                  0.09    0.00    7.42 ^ _080670_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.28    7.70 v _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013630_ (net)
                  0.07    0.00    7.70 v _080671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    7.90 v _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001642_ (net)
                  0.07    0.00    7.90 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.90   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    7.91   library setup time
                                  7.91   data required time
-----------------------------------------------------------------------------
                                  7.91   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
    65    0.63    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.60   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    8.01   library recovery time
                                  8.01   data required time
-----------------------------------------------------------------------------
                                  8.01   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  6.41   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    11    0.13    0.29    0.64    0.64 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.29    0.00    0.64 ^ _058020_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.14    0.15    0.18    0.82 ^ _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004448_ (net)
                  0.15    0.00    0.82 ^ _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    28    0.30    0.30    0.25    1.07 ^ _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004449_ (net)
                  0.30    0.00    1.07 ^ _058024_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    19    0.19    0.20    0.21    1.29 ^ _058024_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _004452_ (net)
                  0.20    0.00    1.29 ^ _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.10    0.27    0.27    1.55 ^ _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _004461_ (net)
                  0.27    0.00    1.55 ^ _058439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
    10    0.08    0.21    0.25    1.80 ^ _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         _004502_ (net)
                  0.21    0.00    1.80 ^ _059366_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.13    0.26    0.24    2.04 ^ _059366_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _004578_ (net)
                  0.26    0.00    2.04 ^ _059367_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.19    0.13    2.17 v _059367_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _028900_ (net)
                  0.19    0.00    2.17 v _059368_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     8    0.11    0.23    0.18    2.35 ^ _059368_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _028895_ (net)
                  0.23    0.00    2.35 ^ _093846_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.03    0.24    0.51    2.86 v _093846_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029082_ (net)
                  0.24    0.00    2.86 v _093857_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.21    0.58    3.44 ^ _093857_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029112_ (net)
                  0.21    0.00    3.44 ^ _059380_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.10    0.08    3.53 v _059380_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029113_ (net)
                  0.10    0.00    3.53 v _093858_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.51    4.03 ^ _093858_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029116_ (net)
                  0.14    0.00    4.03 ^ _093859_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.45    4.48 v _093859_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029119_ (net)
                  0.18    0.00    4.48 v _093862_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.53    5.01 ^ _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029128_ (net)
                  0.16    0.00    5.01 ^ _093863_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.10    0.26    5.27 ^ _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029130_ (net)
                  0.10    0.00    5.27 ^ _080655_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.59    5.86 v _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013615_ (net)
                  0.09    0.00    5.86 v _080656_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.33    6.19 ^ _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013616_ (net)
                  0.07    0.00    6.19 ^ _080661_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.57    6.76 v _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013621_ (net)
                  0.08    0.00    6.76 v _080666_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.65    7.42 ^ _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013626_ (net)
                  0.09    0.00    7.42 ^ _080670_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.28    7.70 v _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013630_ (net)
                  0.07    0.00    7.70 v _080671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.20    7.90 v _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001642_ (net)
                  0.07    0.00    7.90 v fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  7.90   data arrival time

                  0.00    8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                         -0.09    7.91   library setup time
                                  7.91   data required time
-----------------------------------------------------------------------------
                                  7.91   data required time
                                 -7.90   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.21e+00   1.99e-01   2.58e-06   1.41e+00   5.2%
Combinational          1.80e+01   7.55e+00   1.02e-05   2.55e+01  94.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.92e+01   7.75e+00   1.28e-05   2.69e+01 100.0%
                          71.2%      28.8%       0.0%
