#ifndef _Register_atMB_
#define _Register_atMB_

/* _____DEFINETIONS__________________________________________________________ */


// Coils Register
enum LCM_DISCRETE_OUTPUT_COILS_REGISTER_FOR_NUMBER_DEVICES_INDEX
{
	LCM_DOC_REGISTER_RW_HDM_1_RUN_BIT = 400,
	LCM_DOC_REGISTER_RW_HDM_2_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_3_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_4_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_5_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_6_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_7_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_8_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_9_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_10_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_11_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_12_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_13_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_14_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_15_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_16_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_17_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_18_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_19_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_20_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_21_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_22_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_23_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_24_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_25_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_26_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_27_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_28_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_29_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_30_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_31_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_32_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_33_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_34_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_35_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_36_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_37_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_38_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_39_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_40_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_41_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_42_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_43_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_44_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_45_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_46_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_47_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_48_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_49_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_50_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_51_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_52_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_53_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_54_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_55_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_56_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_57_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_58_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_59_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_60_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_61_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_62_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_63_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_64_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_65_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_66_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_67_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_68_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_69_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_70_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_71_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_72_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_73_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_74_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_75_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_76_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_77_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_78_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_79_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_80_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_81_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_82_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_83_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_84_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_85_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_86_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_87_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_88_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_89_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_90_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_91_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_92_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_93_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_94_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_95_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_96_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_97_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_98_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_99_RUN_BIT,
	LCM_DOC_REGISTER_RW_HDM_100_RUN_BIT
};

enum LCM_DISCRETE_INPUT_CONTACTS_REGISTER_NUMBER_DEVICES_INDEX
{
	LCM_DIC_REGISTER_R_HDM_1_FEEDBACK_BIT = 400,
	LCM_DIC_REGISTER_R_HDM_2_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_3_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_4_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_5_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_6_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_7_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_8_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_9_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_10_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_11_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_12_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_13_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_14_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_15_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_16_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_17_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_18_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_19_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_20_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_21_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_22_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_23_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_24_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_25_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_26_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_27_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_28_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_29_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_30_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_31_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_32_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_33_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_34_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_35_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_36_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_37_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_38_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_39_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_40_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_41_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_42_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_43_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_44_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_45_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_46_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_47_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_48_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_49_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_50_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_51_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_52_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_53_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_54_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_55_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_56_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_57_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_58_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_59_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_60_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_61_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_62_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_63_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_64_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_65_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_66_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_67_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_68_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_69_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_70_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_71_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_72_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_73_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_74_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_75_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_76_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_77_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_78_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_79_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_80_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_81_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_82_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_83_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_84_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_85_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_86_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_87_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_88_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_89_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_90_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_91_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_92_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_93_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_94_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_95_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_96_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_97_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_98_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_99_FEEDBACK_BIT,
	LCM_DIC_REGISTER_R_HDM_100_FEEDBACK_BIT
};

enum LCM_HOLDING_REGISTERS_FOR_NUMBER_DEVICES_INDEX
{
    LCM_HR_REGISTER_RW_RDM_NUMBER = 10,
	LCM_HR_REGISTER_RW_SNM_NUMBER,
	LCM_HR_REGISTER_RW_IDM_NUMBER,
	LCM_HR_REGISTER_RW_HDM_NUMBER,
	LCM_HR_REGISTER_RW_EMM_NUMBER
};

enum LCM_INPUT_REGISTERS_FOR_NUMBER_DEVICES_INDEX
{
    LCM_IR_REGISTER_R_RDM_NUMBER = 10,
	LCM_IR_REGISTER_R_SNM_NUMBER,
	LCM_IR_REGISTER_R_IDM_NUMBER,
	LCM_IR_REGISTER_R_HDM_NUMBER,
	LCM_IR_REGISTER_R_EMM_NUMBER
};


#endif