// Seed: 1681163079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wand id_1;
  localparam id_6 = 1;
  assign id_1 = 1;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_2 = 32'd67,
    parameter id_4 = 32'd56,
    parameter id_6 = 32'd97,
    parameter id_8 = 32'd53
) (
    output tri0 _id_0,
    input tri1 id_1,
    output tri0 _id_2,
    input tri id_3,
    output tri0 _id_4,
    output supply1 id_5,
    output uwire _id_6,
    input tri1 id_7,
    input tri0 _id_8,
    input wire id_9,
    output wire id_10,
    input wand id_11,
    output tri0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input wor id_15
);
  wire [id_8 : -1] id_17;
  logic id_18;
  ;
  logic [id_6 : id_2  >=  id_0  &&  id_4] id_19;
  ;
  final $clog2(4);
  ;
  parameter id_20 = -1;
  assign id_17 = id_1;
  localparam id_21 = "";
  wire id_22;
  module_0 modCall_1 (
      id_21,
      id_22,
      id_20,
      id_22,
      id_17
  );
endmodule
