$version Generated by simsys.py $end
$date Sunday, 14 Mar 2021 at 16:33:50 $end
$timescale 1ns $end
$scope module SYSTEM $end
	$scope module clk0 $end
		$var wire 1 W0 clk0_Q $end
	$upscope $end
	$scope module clk1 $end
		$var wire 1 W1 clk1_Q $end
	$upscope $end
	$scope module clk2 $end
		$var wire 1 W2 clk2_Q $end
	$upscope $end
	$scope module clk3 $end
		$var wire 1 W3 clk3_Q $end
	$upscope $end
	$scope module clk4 $end
		$var wire 1 W4 clk4_Q $end
	$upscope $end
	$scope module clk5 $end
		$var wire 1 W5 clk5_Q $end
	$upscope $end
$upscope $end
$enddefinitions $end
#0000 0W0 1W1 0W2 0W3 0W4 0W5 
#0001 0W1 
#0009 1W2 
#0010 1W0 1W3 1W4 1W5 
#0011 1W1 
#0019 0W2 0W5 
#0020 0W0 
#0021 0W1 
#0029 1W2 
#0030 1W0 1W5 
#0031 1W1 
#0039 0W2 0W5 
#0040 0W0 0W3 0W4 
#0041 0W1 
#0049 1W2 
#0050 1W0 1W5 
#0051 1W1 
#0059 0W2 0W5 
#0060 0W0 
#0065 1W3 1W4 
#0070 1W0 
#0080 0W0 
#0090 1W0 
#0095 0W3 0W4 
#0100 0W0 
#0110 1W0 
#0120 0W0 1W3 
#0130 1W0 
#0140 0W0 
#0150 1W0 0W3 
#0160 0W0 
#0170 1W0 
#0175 1W3 
#0180 0W0 
#0190 1W0 
