[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS7A4901DRBR production of TEXAS INSTRUMENTS from the text:TPS7A49IN +18V OUT\nEN GND\n/c4518V\nTPS7A30IN OUT\nEN GND\nEVM+15V\n/c4515V\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015\nTPS7A49 36-V,150-mA, Ultralow-Noise, Positive Linear Regulator\n1Features 3Description\nThe TPS7A49 series ofdevices arepositive, high-\n1•Input Voltage Range: 3Vto36V\nvoltage (36 V),ultralow-noise (15.4μVRMS,72-dB•Noise:PSRR) linear regulators that can source a150-mA\n–12.7μVRMS(20Hzto20kHz) load.\n–15.4μVRMS(10Hzto100kHz)These linear regulators include aCMOS logic-level-\n•Power-Supply Ripple Rejection: compatible enable pinand capacitor-programmable\nsoft-start function that allows forcustomized power- –72dB(120 Hz)\nmanagement schemes. Other available features–≥52dB(10Hzto400kHz)include built-in current limit and thermal shutdown\n•Adjustable Output: 1.194 Vto33V protection tosafeguard thedevice andsystem during\nfault conditions. •Output Current: 150mA\n•Dropout Voltage: 260mVat100mA The TPS7A49 family isdesigned using bipolar\ntechnology, and isideal forhigh-accuracy, high- •Stable with Ceramic Capacitors ≥2.2μF\nprecision instrumentation applications where clean•CMOS Logic-Level-Compatible Enable Pinvoltage rails are critical tomaximize system\n•Fixed Current-Limit andThermal Shutdown performance. This design makes the device an\nProtection excellent choice topower operational amplifiers,\nanalog-to-digital converters (ADCs), digital-to-analog •Packages: 8-Pin HVSSOP PowerPAD ™and\nconverters (DACs), and other high-performance 3-mm ×3-mm VSON\nanalog circuitry.•Operating Temperature Range:\nInaddition, theTPS7A49 family oflinear regulators is –40°Cto125°C\nsuitable forpost dc-dc converter regulation. By\nfiltering outtheoutput voltage ripple inherent todc-dc 2Applications\nswitching conversion, maximum system performance•Supply Rails forOpAmps, DACs, ADCs, andisprovided insensitive instrumentation, test and\nOther High-Precision Analog Circuitry measurement, audio, andRFapplications.\n•AudioFor applications where positive and negative high-\n•Post DC-DC Converter Regulation and performance rails are required, consider TI’s\nRipple Filtering TPS7A30xx family ofnegative high-voltage, ultralow-\nnoise linear regulators aswell. •Test andMeasurement\n•Rx,Tx,andPACircuitryDevice Information(1)\n•Industrial InstrumentationPART NUMBER PACKAGE BODY SIZE (NOM)\n•Base Stations andTelecom Infrastructure HVSSOP PowerPAD (8) 3.00 mm×3.00 mm\nTPS7A49\nVSON (8) 3.00 mm×3.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nPost DC-DC Converter Regulation forHigh-Performance Analog Circuitry\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\nTable ofContents\n1Features .................................................................. 1 9Application andImplementation ........................ 14\n9.1 Application Information ............................................ 14 2Applications ........................................................... 1\n9.2 Typical Application .................................................. 16 3Description ............................................................. 1\n9.3 Do\'sandDon’ts...................................................... 194Revision History ..................................................... 2\n10Power Supply Recommendations ..................... 195PinConfiguration andFunctions ......................... 4\n11Layout ................................................................... 196Specifications ......................................................... 5\n11.1 Layout Guidelines ................................................. 196.1 Absolute Maximum Ratings ..................................... 5\n11.2 Layout Example .................................................... 216.2 ESD Ratings ............................................................ 5\n11.3 Package Mounting ................................................ 216.3 Recommended Operating Conditions ....................... 5\n12Device andDocumentation Support ................. 22 6.4 Thermal Information .................................................. 6\n12.1 Device Support ...................................................... 22 6.5 Electrical Characteristics ........................................... 6\n12.2 Documentation Support ........................................ 22 6.6 Typical Characteristics .............................................. 7\n12.3 Community Resources .......................................... 227Parameter Measurement Information ................ 11\n12.4 Trademarks ........................................................... 228Detailed Description ............................................ 12\n12.5 Electrostatic Discharge Caution ............................ 228.1 Overview ................................................................. 12\n12.6 Glossary ................................................................ 238.2 Functional Block Diagram ....................................... 12\n13Mechanical, Packaging, andOrderable8.3 Feature Description ................................................. 12Information ........................................................... 238.4 Device Functional Modes ........................................ 13\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision D(March 2015) toRevision E Page\n•Added DRB package todocument ......................................................................................................................................... 1\n•Added TIDesign .................................................................................................................................................................... 1\n•Changed Shutdown Protection Features bullet: removed Integrated .................................................................................... 1\n•Changed Packages Features bullet ...................................................................................................................................... 1\n•Added VSON rowtoDevice Information table ...................................................................................................................... 1\n•Added DRB package toPinConfiguration andFunctions section ........................................................................................ 4\n•Changed PinFunctions table: changed EN(changed VEN≤VEN(low) )andFB(deleted control-loop from first\nsentence) pindescriptions ..................................................................................................................................................... 4\n•Added DRB column toThermal Information table ................................................................................................................. 6\n•Changed 35°Cto45°CinThermal Protection section ......................................................................................................... 13\n•Changed TJvalue fordisabled mode inTable 1tomatch Electrical Characteristics table ................................................. 13\n•Changed firstsentence ofApplication Information section ................................................................................................. 14\n•Changed firstsentence ofPost DC-DC Converter Filtering section ................................................................................... 15\n•Changed Equation 3............................................................................................................................................................ 17\n•Changed 1.27 kΩto100kΩindescription ofR2setting intheDetailed Design Procedure section .................................. 17\n•Added third paragraph andFigure 36toPower Dissipation section .................................................................................... 20\n•Changed capacitor size value infootnote ofFigure 37....................................................................................................... 21\nChanges from Revision C(December 2013) toRevision D Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\n•Changed 9thbullet inFeatures list........................................................................................................................................ 1\n•Removed pindrawing from front page ofdata sheet ............................................................................................................ 1\n•Revised Thermal Information table values ............................................................................................................................. 6\n2 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\n•Added statement about typical value measurement temperature toElectrical Characteristics conditions ........................... 6\n•Added footnote toInternal reference specification ................................................................................................................. 6\n•Added Feedback voltage (VFB)parameter toElectrical Characteristics ................................................................................. 6\n•Changed Line regulation typical specification from 0.11 to0.086 %V OUT.............................................................................. 6\n•Changed Ground current typical specification forIOUT=0mAfrom 61to49µA................................................................... 6\n•Changed CBYPtoCFFthroughout data sheet .......................................................................................................................... 6\n•Changed footnote inElectrical Characteristics describing CFF(CBYP)capacitor ................................................................... 6\n•Added statement about typical value measurement temperature toTypical Characteristics conditions ............................... 7\n•Changed Figure 1toshow correct device performance......................................................................................................... 7\n•Changed Figure 14;changed CBYPtoCFF............................................................................................................................. 8\n•Changed Figure 16;changed CBYPtoCFF............................................................................................................................. 8\n•Changed Figure 18;changed CBYPtoCFF............................................................................................................................. 8\n•Moved Figure 25,Figure 26,andFigure 27toendofTypical Characteristics section ........................................................ 11\n•Changed Equation 1;corrected notation onCNR/SS .............................................................................................................. 12\n•Changed Equation 2............................................................................................................................................................ 14\n•Changed paragraph 1ofNoise Reduction andFeed-Forward Capacitor Requirements ................................................... 14\n•Changed Figure 29;changed CBYPtoCFF............................................................................................................................ 16\nChanges from Revision B(January 2010) toRevision C Page\n•Changed VREFparameter typical specification inElectrical Characteristics table .................................................................. 6\nChanges from Revision A(September 2010) toRevision B Page\n•Changed HBM max value from 500V to1500V ..................................................................................................................... 5\nChanges from Original (August 2010) toRevision A Page\n•Revised Features list.............................................................................................................................................................. 1\n•Changed Description text(paragraph 1)toremove description ofmaximum load................................................................ 1\n•Changed description ofNCpin(pin3)inPinDescriptions table ........................................................................................... 4\n•Revised shutdown supply current, feedback current, andenable current specifications; rounded typical performance\nvalues ..................................................................................................................................................................................... 6\n•Updated Figure 1toshow correct device performance.......................................................................................................... 7\n•Revised Functional Block Diagram forclarification .............................................................................................................. 12\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TPS7A49\nIN\nDNC\nNR/SS\nEN8\n7\n6\n5OUT\nFB\nNC\nGND1\n2\n3\n4\n21\n3\n478\n6\n5FB\nNC\nGNDOUT\nENNR/SSDNCIN\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\n5PinConfiguration andFunctions\nDGN Package DRB Package\n8-Pin HVSSOP PowerPAD VSON-8\nTopView TopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nDNC 7 — Donotconnect. Donotroute thispintoanyelectrical net,noteven GND orIN.\nThis pinturns theregulator onoroff.IfVEN≥VEN(high) ,theregulator isenabled.EN 5 IIfVEN≤VEN(low) ,theregulator isdisabled. TheENpincanbeconnected toIN,ifnotused. VEN≤VIN.\nFB 2 I This pinistheinput totheerror amplifier. FBisused tosettheoutput voltage ofthedevice.\nGND 4 — Ground\nIN 8 I Input supply\nNC 3 — Notinternally connected. This pincaneither beleftopen ortiedtoGND.\nNoise-reduction pin.Connecting anexternal capacitor tothispinbypasses noise generated bytheinternal\nNR/SS 6 — band gap. This capacitor allows RMS noise tobereduced tovery lowlevels andalso controls thesoft-start\nfunction.\nOUT 1 O Regulator output. Acapacitor ≥2.2μFmust betiedfrom thispintoground toensure stability.\nMust either beleftopen ortiedtoground.PowerPAD —Solder totheprinted-circuit-board (PCB) plane toenhance thermal performance.\n4 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nINpintoGND pin –0.3 36 V\nOUT pintoGND pin –0.3 33 V\nOUT pintoINpin –36 0.3 V\nFBpintoGND pin –0.3 2 V\nVoltage FBpintoINpin –36 0.3 V\nENpintoINpin –36 0.3 V\nENpintoGND pin –0.3 36 V\nNR/SS pintoINpin –36 0.3 V\nNR/SS pintoGND pin –0.3 2 V\nCurrent Peak output Internally limited\nOperating virtual junction, TJ –40 125 °C\nTemperature\nStorage, Tstg –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500\nV(ESD) Electrostatic discharge V\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input supply voltage 3 35 V\nVEN Enable supply voltage 0 VIN V\nVOUT Output voltage VFB 33 V\nIOUT Output current 0 150 mA\nTJ Operating junction temperature –40 125 °C\nCIN Input capacitor 2.2 10 µF\nCOUT Output capacitor 2.2 10 µF\nCNR Noise reduction capacitor 0 10 nF\nCFF Feed-forward capacitor 0 10 nF\nR2 Lower feedback resistor 237 kΩ\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TPS7A49\n/c68 /c68V ( I )OUT OUT\nVOUT(NOM)\n/c68 /c68V ( V )OUT IN\nVOUT(NOM)\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\n6.4 Thermal Information\nTPS7A49\nDGNTHERMAL METRIC(1)UNIT(HVSSOP PowerPAD) DRB (VSON)\n8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 63.4 47.7 °C/W\nRθJC(top) Junction-to-case(top) thermal resistance 53 55.3 °C/W\nRθJB Junction-to-board thermal resistance 37.4 23.3 °C/W\nψJT Junction-to-top characterization parameter 3.7 1.1 °C/W\nψJB Junction-to-board characterization parameter 37.1 23.5 °C/W\nRθJC(bot) Junction-to-case(bottom) thermal resistance 13.5 7.0 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n6.5 Electrical Characteristics\nAtTJ=–40°Cto125°C,VIN=VOUT(nom) +1VorVIN=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,COUT=\n2.2μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted. Typical values areatTA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage range 3 35 V\nVREF Internal reference(1)TJ=25°C,VNR/SS =VREF 1.176 1.188 1.212 V\nVFB Feedback voltage 1.185 V\nOutput voltage range(2)VIN≥VOUT(nom) +1V VREF 33 V\nNominal accuracy TJ=25°C,VIN=VOUT(nom) +0.5V –1.5 1.5 %V OUTVOUT\nVOUT(nom) +1V≤VIN≤35V,Overall accuracy –2.5 2.5 %V OUT1mA≤IOUT≤150mA\nLine regulation TJ=25°C,VOUT(nom) +1V≤VIN≤35V 0.086 %V OUT\nLoad regulation TJ=25°C,1mA≤IOUT≤150mA 0.04 %V OUT\nVIN=95% VOUT(nom) ,IOUT=100mA 260 mV\nVDO Dropout voltage\nVIN=95% VOUT(nom) ,IOUT=150mA 333 600 mV\nILIM Current limit VOUT=90% VOUT(nom) 220 309 500 mA\nIOUT=0mA 49 100 μA\nIGND Ground current\nIOUT=100mA 800 μA\nISHDN Shutdown supply current VEN=0.4V 0.8 3μA\nIFB Feedback current(3)3 100 nA\nVEN=VIN=VOUT(nom) +1V 0.02 1μA\nIEN Enable current\nVEN=VIN=35V 0.2 1μA\nVEN(high) Enable high-level voltage 2.1 VIN V\nVEN(low) Enable low-level voltage 0 0.4 V\nVIN=3V,VOUT(nom) =VREF,COUT=10μF,15.4 μVRMSCNR/SS =10nF,BW=10Hzto100kHz\nVn Output noise voltage VIN=6.2V,VOUT(nom) =5V,COUT=10μF,\nCNR/SS =CFF(4)=10nF,BW=10Hzto 21.15 μVRMS\n100kHz\nVIN=6.2V,VOUT(nom) =5V,COUT=10μF,PSRR Power-supply rejection ratio 72 dBCNR/SS =CFF(4)=10nF,f=120Hz\nShutdown, temperature increasing 170 °C\nTsd Thermal shutdown temperature\nReset, temperature decreasing 150 °C\nTJ Operating junction temperature –40 125 °C\n(1) VREFismeasured attheNR/SS pin.\n(2) Toensure stability atnoload conditions, acurrent from thefeedback resistive network equal toorgreater than 5μAisrequired.\n(3) IFB>0flows outofthedevice.\n(4) CFFrefers toafeed-forward capacitor connected totheFBandOUT pins.\n6 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\n2500\n2000\n1500\n1000\n500\n0I ( A)/c109\nGND\n0\nI (mA)OUT150+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n15 30 45 60 75 90 105 120 135\n0\nV (V)EN40100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0I (nA)EN\n5 10 20 30 35+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n25 15\n2500\n2000\n1500\n1000\n500\n0I ( A)/c109\nGNDT =□+25 /c176CJ\n10mA\n50mA\n100mA\n150mA0mA\n0\nV (V)IN40 5 10 15 20 25 30 35\n1200\n1000\n800\n600\n400\n200\n0I ( A)/c109\nGND\nI =□100mAOUT+105 /c176C\n+85/c176C\n+25/c176C\n/c45 /c17640C+125 /c176C\n0\nV (V)IN40 5 10 15 20 25 30 35\nInput Voltage (V)Feedback Voltage (V)\n051015202530354045501.1761.17751.1791.18051.1821.18351.1851.18651.1881.18951.191\nTJ = -40/c71C\nTJ = 25/c71C\nTJ = 85/c71C\nTJ = 105/c71C\nTJ = 125/c71C\n/c4540/c4525/c4510 5 20 35 50 65 80 95 110\nT emperature□( C) /c176125100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0I (nA)FB\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\n6.6 Typical Characteristics\nAtTJ=–40°Cto125°C,VIN=VOUT(nom) +1VorVIN=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,COUT=\n2.2μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted. Typical values areatTA=25°C.\nFigure 2.Feedback Current vsTemperature Figure 1.Feedback Voltage vsInput Voltage\nFigure 3.Ground Current vsInput Voltage Figure 4.Ground Current vsInput Voltage\nFigure 5.Ground Current vsOutput Current Figure 6.Enable Current vsEnable Voltage\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TPS7A49\nV (V)IN450\n400\n350\n300\n250\n200\n150\n100\n50\n0I (mA)LIM\n0\nV (V)IN40 5 10 15 20 25 30 35V =□90%□VOUT OUT(NOM)\n+105 /c176C\n+85/c176C\n+25/c176C\n/c45 /c17640C+125 /c176C\n500\n450\n400\n350\n300\n250\n200I (mA)LIM\n/c4540 /c4525/c4510 5 20 35 50 65 80 95 110\nT emperature□( C) /c176125V =□90%□VOUT OUT(NOM)\n450\n400\n350\n300\n250\n200\n150\n100\n50\n0V (mV)DO\n0\nI (mA)OUT150+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n15 30 45 60 75 90 105 120 135\n/c4540/c4525/c4510 5 20 35 50 65 80 95 110\nT emperature□( C) /c176125500\n450\n400\n350\n300\n250\n200\n150\n100\n50\n0V (mV)DO10mA\n50mA\n100mA\n150mA\n100\n90\n80\n70\n60\n50\n40\n30\n20\n10\n0I ( A)/c109\nQ\n+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\nI =□0mAOUT\n0\nV (V)IN40 5 10 15 20 25 30 35\n3.5\n3\n2.5\n2\n1.5\n1\n0.5\n0I ( A)/c109\nSHDN\nV =□0.4VEN\n0\nV (V)IN40 5 10 15 20 25 30 35+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\nTypical Characteristics (continued)\nAtTJ=–40°Cto125°C,VIN=VOUT(nom) +1VorVIN=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,COUT=\n2.2μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted. Typical values areatTA=25°C.\nFigure 7.Quiescent Current vsInput Voltage Figure 8.Shutdown Current vsInput Voltage\nFigure 9.Dropout Voltage vsOutput Current Figure 10.Dropout Voltage vsTemperature\nFigure 11.Current Limit vsInput Voltage Figure 12.Current Limit vsTemperature\n8 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\n1\n0.8\n0.6\n0.4\n0.2\n0\n0.2\n0.4\n0.6\n0.8\n1/c45\n/c45\n/c45\n/c45\n/c45V (%)OUT(NOM)\n0\nI (mA)OUT150 15 30 45 60 75 90 105 120 135+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n10 100 100k 1M\nFrequency (Hz)10M 10k 1k90\n80\n70\n60\n50\n40\n30\n20\n10\n0PSRR (dB) V = 5V\nV = 6.2V\nI = 150mA\nC = 10 F\nC = 10nFOUT\nIN\nOUT\nOUT\nNR/SS/c109C = 10nFFF\nC = 0nFFF\n1\n0.8\n0.6\n0.4\n0.2\n0\n0.2\n0.4\n0.6\n0.8\n1/c45\n/c45\n/c45\n/c45\n/c45V (%)OUT(NOM)+105 C /c176\n+85 C/c176\n+25 C/c176\n/c45 /c17640 C+125 C /c176\n0\nV (V)IN40 5 10 15 20 25 30 35\n10 100 100k 1M\nFrequency (Hz)10M 10k 1k90\n80\n70\n60\n50\n40\n30\n20\n10\n0PSRR (dB) V = 1.2V\nV = 3.2V\nI = 150mA\nC = 10 F\nC = 0nFOUT\nIN\nOUT\nOUT\nFF/c109C = 0nFNR/SSC = 10nFNR/SS\n/c4540/c4525/c4510 5 20 35 50 65 80 95 110\nT emperature□( C) /c1761252.5\n2\n1.5\n1\n0.5\n0V (V)ENON\nOFF\n10 100 100k 1M\nFrequency (Hz)10M90\n80\n70\n60\n50\n40\n30\n20\n10\n0PSRR (dB)\n10k 1kV = 5V\nV = 6.2V\nI = 150mA\nC = 10nF\nC = 10nFOUT\nIN\nOUT\nNR/SS\nFFC = 10 F /c109OUT\nC = 2.2 F /c109OUT\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\nTypical Characteristics (continued)\nAtTJ=–40°Cto125°C,VIN=VOUT(nom) +1VorVIN=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,COUT=\n2.2μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted. Typical values areatTA=25°C.\nFigure 14.Power-Supply Rejection Ratio vsCOUT Figure 13.Enable Threshold Voltage vsTemperature\nFigure 16.Power-Supply Rejection Ratio vsCNR/SS Figure 15.Line Regulation\nFigure 18.Power-Supply Rejection Ratio vsCFF Figure 17.Load Regulation\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TPS7A49\nTime□(100 s/div) /c10950mV/div\n100mA/divV =□15V\nV =□18V\nI =□1mA□to□120mA\nC =□10 F\nC =□10nF/c109OUT\nNR/SSIN\nOUT\nOUT\nVOUT\nIOUT\nTime□(100 s/div) /c10950mV/div\n100mA/divV =□15V\nV =□18V\nI =□120mA□to□1mA\nC =□10 F\nC =□10nF/c109OUT\nIN\nOUT\nNR/SSOUT\nVOUT\nIOUT\nTime□(10 s/div) /c10920mV/div\n5V/divV =□15V\nV =□18V□to\nI =□100mA\nC =□10 F\nC =□10nF33V\n/c109OUT\nNR/SSIN\nOUT\nOUTVOUT\nVIN\nTime□(10 s/div) /c10920mV/div5V/divV =□15V\nV =□33V□to\nI =□100mA\nC =□10 F\nC =□10nFOUT\nNR/SS18V\n/c109IN\nOUT\nOUT\nVOUTVIN\nTime□(50 s/div) /c1095V/div\nV =□1.2V\nV =□3V\nI =□100mA\nC =□10 F\nC =□0nF/c109OUT\nOUTIN\nOUT\nNR/SSVOUTVEN\n1V/div\nTime□(5ms/div)5V/div\nV =□1.2V\nV =□3V\nI =□100mA\nC =□10 F\nC =□10nF/c109OUT\nOUTIN\nOUT\nNR/SSVOUTVEN\n1V/div\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\nTypical Characteristics (continued)\nAtTJ=–40°Cto125°C,VIN=VOUT(nom) +1VorVIN=3V(whichever isgreater), VEN=VIN,IOUT=1mA, CIN=2.2μF,COUT=\n2.2μF,CNR/SS =0nF,andtheFBpintiedtoOUT, unless otherwise noted. Typical values areatTA=25°C.\nFigure 19.Capacitor-Programmable Soft-Start Figure 20.Capacitor-Programmable Soft-Start\nFigure 21.Line Transient Response Figure 22.Line Transient Response\nFigure 23.Load Transient Response Figure 24.Load Transient Response\n10 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\n10 100 1k 10k\nFrequency□(Hz)100k10\n1\n0.1\n0.01Output□Spectral□Noise□Density□( V/ )/c214 /c109HzI =□1mA\nC =□10 FOUT\nC =□2.2 F\nC =□10nF\nC =□10nFIN\nNR\nBYP/c109\n/c109OUTRMS□NOISE\n10Hz□to□100kHz 100Hz□to□100kHz VOUT(NOM)\n5V\n1.2V21.15 14.74\n15.44 14.14\nV =OUT(NOM) 1.2VV =□5VOUT(NOM)\n10 100 1k 10k\nFrequency□(Hz)100k10\n1\n0.1\n0.01Output□Spectral□Noise□Density□( V/ )/c109 /c214HzV =□1.2V\nV =□3V\nI =□150mA\nC =□10 FOUT\nIN\nOUT\nOUTC =□2.2 FIN /c109\n/c109RMS□NOISE\n10Hz□to□100kHz 100Hz□to□100kHz CNR/SS\n0nF\n10nF69.04 67.87\n16.58 15.86C =□0nFNR/SS\nC =□10nFNR/SS\n10 100 1k 10k\nFrequency□(Hz)100k10\n1\n0.1\n0.01Output□Spectral□Noise□Density□( V/ )/c214 /c109HzV =□1.2V\nV =□3V\nC =□10 FOUT\nIN\nOUTC =□2.2 F\nC =□10nFIN\nNR/SS/c109\n/c109RMS□NOISE\n10Hz□to□100kHz 100Hz□to□100kHz IOUT\n1mA\n150mA15.44 14.14\n17.27 16.46\nI =□150mAOUT\nI =□1mAOUT\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\n7Parameter Measurement Information\nFigure 25.Output Spectral Noise Density vsOutput Current\nFigure 26.Output Spectral Noise Density vsCNR/SS\nFigure 27.Output Spectral Noise Density vsVOUT(NOM)\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TPS7A49\nt (ms) = 1.4 C (nF)NR/SS SS /c180\nError\nAmpThermal\nShutdown\nFBOUT\nGNDENIN\nNR/SSPass\nDeviceUVLO\nCurrent\nLimit\nEnable\nVREF\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nTheTPS7A49 family ofdevices arewide VIN,low-noise, 150-mA linear regulators (LDOs). These devices feature\nanenable pin,programmable soft-start, current limiting, andthermal protection circuitry thatallow thedevice to\nbeused inawide variety ofapplications. Asbipolar-based devices, theTPS7A49 family areideal forhigh-\naccuracy, high-precision applications athigher voltages.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Internal Current Limit\nThe fixed internal current limit oftheTPS7A49 family helps protect theregulator during fault conditions. The\nmaximum amount ofcurrent thedevice can source isthecurrent limit (309 mA, typical), and islargely\nindependent ofoutput voltage. Forreliable operation, thedevice does notoperate incurrent limit forextended\nperiods oftime.\n8.3.2 Programmable Soft-Start\nTheNRcapacitor also functions asasoft-start capacitor toslow down therisetime oftheoutput. Therisetime of\ntheoutput when using anNRcapacitor isgoverned byEquation 1.InEquation 1,tSSisthesoft-start time in\nmilliseconds, andCNR/SS isthecapacitance attheNRpininnanofarads.\n(1)\n8.3.3 Enable PinOperation\nThe TPS7A49 provides anenable feature (EN) thatturns ontheregulator when VEN>VEN(high) anddisables the\ndevice when VEN<VEN(low) .\n8.3.4 Thermal Protection\nThermal protection disables theoutput when thejunction temperature rises toapproximately 170°C,allowing the\ndevice tocool. When thejunction temperature cools toapproximately 150°C,theoutput circuitry isenabled.\nDepending onpower dissipation, thermal resistance, andambient temperature, thethermal protection circuit can\ncycle onand off.This cycling limits thedissipation oftheregulator, protecting itfrom damage asaresult of\noverheating.\n12 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\nFeature Description (continued)\nAny tendency toactivate thethermal protection circuit indicates excessive power dissipation oraninadequate\nheatsink. Forreliable operation, limit junction temperature toamaximum of125°C.Toestimate themargin of\nsafety inacomplete design (including heatsink), increase theambient temperature until thethermal protection is\ntriggered; useworst-case loads andsignal conditions. Forgood reliability, trigger thermal protection atleast 45°C\nabove themaximum expected ambient condition ofaparticular application. This configuration produces aworst-\ncase junction temperature of125°Catthehighest expected ambient temperature andworst-case load.\nThe internal protection circuitry oftheTPS7A49 isdesigned toprotect against overload conditions. The\nprotection circuitry isnotintended toreplace proper heatsinking. Continuously running theTPS7A49 intothermal\nshutdown degrades device reliability.\n8.4 Device Functional Modes\n8.4.1 Normal Operation\nThedevice regulates tothenominal output voltage under thefollowing conditions:\n•Theinput voltage isatleast ashigh asVIN(min) .\n•Theinput voltage isgreater than thenominal output voltage added tothedropout voltage.\n•The enable voltage has previously exceeded theenable rising threshold voltage and has notdecreased\nbelow theenable falling threshold.\n•Theoutput current isless than thecurrent limit.\n•Thedevice junction temperature isless than themaximum specified junction temperature.\n8.4.2 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremet fornormal operation, thedevice operates indropout mode. Inthismode ofoperation, the\noutput voltage isthesame astheinput voltage minus thedropout voltage. The transient performance ofthe\ndevice issignificantly degraded because thepass device (such asabipolar junction transistor, orBJT) isin\nsaturation and nolonger controls thecurrent through theLDO. Line orload transients indropout canresult in\nlarge output voltage deviations.\n8.4.3 Disabled\nThedevice isdisabled under thefollowing conditions:\n•Theenable voltage isless than theenable falling threshold voltage orhasnotyetexceeded theenable rising\nthreshold.\n•Thedevice junction temperature isgreater than thethermal shutdown temperature.\nTable 1liststheconditions thatlead tothedifferent modes ofoperation.\nTable 1.Device Functional Mode Comparison\nPARAMETER\nOPERATING MODE\nVIN VEN IOUT TJ\nVIN>VOUT(nom) +VDOandNormal mode VEN>VEN(high) IOUT<ILIM TJ<125°CVIN>VIN(min)\nDropout mode VIN(min) <VIN<VOUT(nom) +VDO VEN>VEN(high) — TJ<125°C\nDisabled mode— VEN<VEN(low) — TJ>170°C(any truecondition disables thedevice)\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TPS7A49\nVOUT\nVFB(nom)/c451 R = R1 2VFB(nom)\nR2/c625 A/c109 ,   where\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TPS7A49 devices belongs toafamily oflinear regulators thatuseaninnovative bipolar process toachieve\nultralow-noise andvery high PSRR levels atawide input voltage range. These features, combined with ahigh\nthermal-performance HVSSOP-8 with aPowerPAD package make thisdevice ideal forhigh-performance analog\napplications.\n9.1.1 Adjustable Operation\nThe TPS7A4901 device has anoutput voltage range ofVFB(nom) to33V.The nominal output voltage ofthe\ndevice issetbytwoexternal resistors; seeFigure 29.\nR1and R2canbecalculated foranyoutput voltage range using theformula shown inEquation 2.Toensure\nstability under no-load conditions, thisresistive network must provide acurrent greater than orequal to5μA.\n(2)\nIfgreater voltage accuracy isrequired, take intoaccount theoutput voltage offset contributions resulting from the\nfeedback pincurrent anduse0.1% tolerance resistors.\n9.1.2 Capacitor Recommendations\nUse low-equivalent series resistance (ESR) capacitors fortheinput, output, noise reduction, and bypass\ncapacitors. Ceramic capacitors with X7R andX5R dielectrics arepreferred. These dielectrics offer more stable\ncharacteristics. Ceramic X7R capacitors offer improved overtemperature performance, whereas ceramic X5R\ncapacitors aremore cost-effective andareavailable inhigher values.\nHigh ESR capacitors candegrade PSRR. Toensure stability, maximum ESR must beless than 200mΩ.\n9.1.3 Input andOutput Capacitor Requirements\nThe TPS7A49 family ofpositive, high-voltage linear regulators achieve stability with aminimum input andoutput\ncapacitance of2.2μF;however, TIhighly recommends using a10-μFcapacitor tomaximize acperformance.\nPlace theinput andoutput capacitors asclose tothepinaspossible, onthesame side asthedevice; donotuse\nvias between thecapacitor andthepin.\n9.1.4 Noise-Reduction andFeed-Forward Capacitor Requirements\nAlthough noise-reduction andfeed-forward capacitors (CNR/SS andCFF,respectively) arenotneeded toachieve\nstability, TIhighly recommends using 10-nF capacitors tominimize noise andmaximize acperformance. CNR/SS\nisanoise-reduction capacitor because itfilters outnoise from theband gap. Formore information onCFF,refer\ntoapplication report, Pros and Cons ofUsing aFeedforward Capacitor with aLow-Dropout Regulator\n(SBVA042 ).This application report explains theadvantages ofusing CFF(also known asCBYP),and the\nproblems thatcanoccur when using thiscapacitor.\n9.1.5 Maximum ACPerformance\nTomaximize noise and PSRR performance, TIrecommends including 10μForhigher input and output\ncapacitors, and10-nF noise-reduction andbypass capacitors; seeFigure 29.Thesolution illustrated inFigure 29\ndelivers minimum noise levels of15.4μVRMSand power-supply rejection levels above 52dBfrom 10Hzto\n400kHz; seeFigure 18andFigure 25.\n14 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\nTPS7A49IN +18V OUT\nEN GND\n/c4518V\nTPS7A30IN OUT\nEN GND\nEVM+15V\n/c4515V\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\nApplication Information (continued)\n9.1.6 Output Noise\nTheTPS7A49 provides lowoutput noise when anoise reduction capacitor (CNR/SS )isused.\nThe noise-reduction capacitor serves asafilter fortheinternal reference. Byusing a10-nF noise reduction\ncapacitor, theoutput noise isreduced byapproximately 75% (from 69μVRMSto17μVRMS);seeFigure 26.\nThe lowoutput voltage noise oftheTPS7A49 makes thedevice anideal solution forpowering noise-sensitive\ncircuitry.\n9.1.7 Post DC-DC Converter Filtering\nMost ofthetime, thevoltage rails available inasystem donotmatch thevoltage requirements forthesystem.\nThese rails must bestepped upordown, depending onspecific voltage requirements.\nDC-DC converters arethepreferred solution tostep upordown avoltage railwhen current consumption isnot\nnegligible. These converters offer high efficiency with minimum heat generation, but have one primary\ndisadvantage: these converters introduce ahigh-frequency component (and theassociated harmonics) in\naddition tothedcoutput signal.\nIfnotfiltered properly, thishigh-frequency component degrades analog circuitry performance, reducing overall\nsystem accuracy andprecision.\nThe TPS7A49 offers awide-bandwidth, very-high power-supply rejection ratio. This specification makes the\ndevice ideal forpost dc-dc converter filtering, asshown inFigure 28.TIhighly recommends using themaximum\nperformance schematic illustrated inFigure 29.Also, verify that thefundamental frequency (and itsfirst\nharmonic, ifpossible) iswithin thebandwidth oftheregulator PSRR; seeFigure 18.\nFigure 28.Post DC-DC Converter Regulation toHigh-Performance Analog Circuitry\n9.1.8 Power-Supply Rejection\nThe 10-nF noise-reduction capacitor greatly improves theTPS7A49 power-supply rejection, achieving upto\n15dBofadditional power-supply rejection forfrequencies between 110Hzand200kHz.\nAdditionally, acperformance canbemaximized byadding a10-nF bypass capacitor (CFF)from theFBpintothe\nOUT pin.This capacitor greatly improves power-supply rejection atlower frequencies fortheband from 10Hzto\n200kHz; seeFigure 18.\nThe very high power-supply rejection oftheTPS7A49 makes thedevice agood choice forpowering high-\nperformance analog circuitry, such asoperational amplifiers, ADCs, DACS, andaudio amplifiers.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TPS7A49\nTPS7A4901OUT\nFB\nGNDC\n10 FIN\n/c109\nC\n10nFNR/SSR1\nR2C\n10 FOUT\n/c109IN\nEN\nNR/SSVINVOUT\nC\n10nFFF\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\nApplication Information (continued)\n9.1.9 Transient Response\nAswith anyregulator, increasing thesize oftheoutput capacitor reduces over- andundershoot magnitude, but\nincreases theduration ofthetransient response.\n9.1.10 Audio Applications\nAudio applications areextremely sensitive toanydistortion andnoise intheaudio band from 20Hzto20kHz.\nThis stringent requirement demands clean voltage rails topower critical high-performance audio systems.\nThe very high power-supply rejection ratio (>55dB)andlownoise attheaudio band oftheTPS7A49 maximize\ndevice performance foraudio applications; seeFigure 18.\n9.1.11 Power forPrecision Analog\nOne oftheprimary TPS7A49 applications istoprovide ultralow-noise voltage rails tohigh-performance analog\ncircuitry tomaximize system accuracy andprecision.\nThe TPS7A49 family ofpositive high-voltage linear regulators, inconjunction with itsnegative counterpart (the\nTPS7A30xx family ofnegative high-voltage linear regulators), provides ultralow noise, andpositive andnegative\nvoltage rails forhigh-performance analog circuitry (such asoperational amplifiers, ADCs, DACs, and audio\namplifiers).\nBecause oftheultralow noise levels athigh voltages, analog circuitry with high-voltage input supplies canbe\nused. This characteristic allows forhigh-performance analog solutions tooptimize thevoltage range and\nmaximize system accuracy.\n9.2 Typical Application\nFigure 29.Adjustable Operation forMaximum ACPerformance\n9.2.1 Design Requirements\nThemaximum design goals areasfollows:\n•VIN=3V\n•VOUT=1.2V\n•IOUT=150mA\nThe design optimizes transient response and meets astart-up time of14mswith astart-up dominated bythe\nsoft-start feature. The input supply comes from asupply onthesame printed circuit board (PCB). The design\ncircuit isshown inFigure 29.\nThedesign space consists ofCIN,COUT,CNR/SS ,R1,andR2,atTA(max) =75°C.\n9.2.2 Detailed Design Procedure\nThe firststep when designing with alinear regulator istoexamine themaximum load current, along with the\ninput andoutput voltage requirements, todetermine ifthedevice thermal anddropout voltage requirements can\nbemet. At150mA, theinput dropout voltage oftheTPS7A49 family isamaximum of600mVover temperature;\ntherefore, thedropout headroom of1.8Vissufficient foroperation over both input andoutput voltage accuracy.\nDropout headroom iscalculated asVIN–VOUT–VDO(max) ,and foroptimal performance must beatleast 1V.\nVDO(max) isthemaximum dropout allowed, given worst-case load conditions.\n16 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\nICL(max)\nVOUT500 mA\n2 V= 35 F /c109 C = tOUT(max) SS(CL) = 140 s /c109/c180\nCOUT\nICL(max)t VSS(CL) OUT =\nt (ms) = 1.4 C = 14 ms\nC = 10 nFNR/SS\nSSSS /c180\nOUT\n1 2\nFB(nom)V 1.2 VR R 1 100 k 1 1.265 kV 1.185 V/c230 /c246 /c230 /c246/c61 /c45 /c61 /c87 /c45 /c61 /c87 /c231 /c247 /c231 /c247/c231 /c247/c232 /c248 /c232 /c248\nVREF(max)\nR2/c625 A R <  242.4 k/c109 /c87 /c1742\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\nTypical Application (continued)\nThemaximum power dissipated inthelinear regulator isthemaximum voltage dropped across thepass element\nfrom theinput totheoutput, multiplied bythemaximum load current. Inthisexample, themaximum voltage drop\nacross inthepass element is(3V–1.2V),resulting inVIN–VOUT=1.8V.The power dissipated inthepass\nelement iscalculated bytaking thisvoltage drop multiplied bythemaximum load current. Forthisexample, the\nmaximum power dissipated inthelinear regulator is0.2724 W,andiscalculated asEquation 3:\nPD=(VIN–VOUT)(IMAX)+(VIN)(IQ) (3)\nWhen thepower dissipated inthelinear regulator isknown, thecorresponding junction temperature risecanbe\ncalculated. Tocalculate thejunction temperature riseabove ambient, thepower dissipated must bemultiplied by\nthejunction-to-ambient thermal resistance. This calculation gives theworst-case junction temperature; good\nthermal design can significantly reduce this number. Forthermal resistance information, refer tothePower\nDissipation section. For this example, using theDGN package, themaximum junction temperature rise is\ncalculated tobe17.3°C.Themaximum junction temperature riseiscalculated byadding thejunction temperature\nrise tothemaximum ambient temperature, which is75°Cforthis example. Forthis example, calculate the\nmaximum junction temperature tobe103.8 °C.Keep inmind thatthemaximum junction temperate must bebelow\n92.3°Cforreliable device operation. Additional ground planes, added thermal vias, andairflow allhelp tolower\nthemaximum junction temperature.\nUse thefollowing guidelines toselect thevalues fortheremaining components:\nToensure stability under no-load conditions, thecurrent through theresistor network must begreater than 5µA,\nasshown inEquation 4:\n(4)\nNext, setthevalue ofR2to100kΩforastandard 1%value resistor anduseEquation 5tocalculate thevalue of\nR1.\n(5)\nForR1,select astandard, 1%,68.1-kΩresistor.\nUse Equation 6tocalculate thestart-up time, tSS.\n(6)\nForthesoft-start todominate thestart-up conditions, place thestart-up time asaresult ofthecurrent limit attwo\ndecades below thesoft-start time (at140µs).COUTmust beatleast 2.2µFforstability, asshown inEquation 7\nandEquation 8:\n(7)\n(8)\nForCIN,assume thatthe3-Vsupply hassome inductance, andisplaced several inches away from thePCB. For\nthiscase, select a2.2-µFceramic input capacitor toensure that theinput impedance isnegligible totheLDO\ncontrol loop and tokeep thephysical size and cost ofthecapacitor low; thiscomponent isacommon-value\ncapacitor.\nForbetter PSRR forthisdesign, usea10-µFinput andoutput capacitor. Toreduce thepeaks from transients but\nslow down therecovery time, increase theoutput capacitor size oraddadditional output capacitors.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TPS7A49\nTime□(100 s/div) /c10950mV/div\n100mA/divV =□15V\nV =□18V\nI =□1mA□to□120mA\nC =□10 F\nC =□10nF/c109OUT\nNR/SSIN\nOUT\nOUT\nVOUT\nIOUT\nTime□(100 s/div) /c10950mV/div\n100mA/divV =□15V\nV =□18V\nI =□120mA□to□1mA\nC =□10 F\nC =□10nF/c109OUT\nIN\nOUT\nNR/SSOUT\nVOUT\nIOUT\nTime□(10 s/div) /c10920mV/div\n5V/divV =□15V\nV =□18V□to\nI =□100mA\nC =□10 F\nC =□10nF33V\n/c109OUT\nNR/SSIN\nOUT\nOUTVOUT\nVIN\nTime□(10 s/div) /c10920mV/div5V/divV =□15V\nV =□33V□to\nI =□100mA\nC =□10 F\nC =□10nFOUT\nNR/SS18V\n/c109IN\nOUT\nOUT\nVOUTVIN\nTime□(50 s/div) /c1095V/div\nV =□1.2V\nV =□3V\nI =□100mA\nC =□10 F\nC =□0nF/c109OUT\nOUTIN\nOUT\nNR/SSVOUTVEN\n1V/div\nTime□(5ms/div)5V/div\nV =□1.2V\nV =□3V\nI =□100mA\nC =□10 F\nC =□10nF/c109OUT\nOUTIN\nOUT\nNR/SSVOUTVEN\n1V/div\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\nTypical Application (continued)\n9.2.3 Application Curves\nFigure 30.Capacitor-Programmable Soft-Start Figure 31.Capacitor-Programmable Soft-Start\nFigure 32.Line Transient Response Figure 33.Line Transient Response\nFigure 34.Load Transient Response Figure 35.Load Transient Response\n18 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\n/c0b /c0cD IN OUT OUTP V V I/c20 /c10 /c75\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\n9.3 Do\'sandDon’ts\nPlace atleast onelow-ESR, 2.2-µFcapacitor asclose aspossible toboth theINandOUT pins oftheregulator\ntotheGND pin.\nProvide adequate thermal paths away from thedevice.\nDonotplace theinput oroutput capacitor more than 10mmaway from theregulator.\nDonotexceed theabsolute maximum ratings.\nDonotfloat theenable (EN) pin.\nDonotresistively orinductively load theNR/SS pin.\n10Power Supply Recommendations\nThe input supply fortheLDO must bewithin itsrecommended operating conditions (that is,between 3Vto35\nV).The input voltage must provide adequate headroom inorder forthedevice tohave aregulated output. Ifthe\ninput supply isnoisy, additional input capacitors with lowESR canhelp improve theoutput noise performance.\nTheinput andoutput supplies must also bebypassed with atleast a2.2-µFcapacitor located near theinput and\noutput pins. Noother components must belocated between these capacitors andthepins.\n11Layout\n11.1 Layout Guidelines\nLayout isacritical part ofgood power-supply design. There areseveral signal paths thatconduct fast-changing\ncurrents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise ordegrade\nthepower-supply performance. Tohelp eliminate these problems, bypass theINpintoground with alow-ESR\nceramic bypass capacitor with anX5R orX7R dielectric.\nThe GND pinmust betieddirectly tothePowerPAD under thedevice. Connect thePowerPAD toanyinternal\nPCB ground planes using multiple vias directly under thedevice.\nEquivalent series inductance (ESL) and equivalent series resistance (ESR) must beminimized tomaximize\nperformance and ensure stability. Every capacitor (CIN,COUT,CNR/SS ,and CFF)must beplaced asclose as\npossible tothedevice andonthesame side ofthePCB astheregulator itself.\nDonotplace anyofthecapacitors ontheopposite side ofthePCB from where theregulator isinstalled. Theuse\nofvias andlong traces isstrongly discouraged because these circuits cannegatively affect system performance,\nandcaneven cause instability.\n11.1.1 Board Layout Recommendations toImprove PSRR andNoise Performance\nToimprove acperformance (such asPSRR, output noise, and transient response), TIrecommends that the\nboard bedesigned with separate ground planes forVINandVOUT,with each ground plane star-connected only at\ntheGND pinofthedevice. Inaddition, theground connection forthebypass capacitor must connect directly to\ntheGND pinofthedevice.\n11.1.2 Power Dissipation\nThe ability toremove heat from thedieisdifferent foreach package type, presenting different considerations in\nthePCB layout. The PCB area around thedevice that isfree ofother components moves theheat from the\ndevice totheambient air.Performance data forJEDEC low- andhigh-K boards aregiven inThermal Information .\nUsing heavier copper increases theeffectiveness inremoving heat from thedevice. The addition ofplated\nthrough-holes toheat-dissipating layers also improves theheatsink effectiveness.\nPower dissipation depends oninput voltage andload conditions. Power dissipation (PD)canbeapproximated by\ntheproduct oftheoutput current times thevoltage drop across theoutput pass element (VINtoVOUT),asshown\ninEquation 9:\n(9)\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TPS7A49\n/c89 /c89JT J T JT D:□□□T =□T + P /c183\n/c89 /c89JB J B JB D:□□□T =□T + P /c183\nPower Dissipation (W)Maximum Ambient Temperature (°C)\n00.20.40.60.811.21.41.65060708090100110120130\nTPS7A49 DGN, High-K Layout\nTPS7A49 DRB, High-K Layout\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\nLayout Guidelines (continued)\nFigure 36shows themaximum ambient temperature versus thepower dissipation oftheTPS7A49. Figure 36\nassumes thedevice issoldered onaJEDEC standard, high-K layout with noairflow over theboard. Actual board\nthermal impedances vary widely. Ifthe application requires high power dissipation, having athorough\nunderstanding oftheboard temperature and thermal impedances ishelpful toensure theTPS7A49 does not\noperate above ajunction temperature of125°C.\nFigure 36.Maximum Ambient Temperature vsDevice Power Dissipation\nEstimating thejunction temperature canbedone byusing thethermal metricsΨJTandΨJB;seetheThermal\nInformation table. These metrics areamore accurate representation oftheheat transfer characteristics ofthedie\nandthepackage than RθJA.Thejunction temperature canbeestimated with Equation 10.\nwhere\n•PDisthepower dissipation given byEquation 9,\n•TTisthetemperature atthecenter-top ofthedevice package, and\n•TBisthePCB temperature measured 1mmaway from thedevice package onthePCB surface. (10)\nNOTE\nBoth TTand TBcanbemeasured onactual application boards using athermo-gun (an\ninfrared thermometer).\nFor more information about measuring TTand TB,see theapplication note Using New Thermal Metrics\n(SBVA025 ),available fordownload atwww.ti.com .\n20 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\n1\n2\n3\n48\n7\n6\n5OUT\nFB\nNC\nGNDIN\nDNC\nNR/SS\nENCNRInput GND Plane\nOutput GND PlaneVIN Thermal\nPadCOUT\nR2Sense Line VOUT\nR1CIN\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\n11.2 Layout Example\nNOTE: CINandCOUTaresize 1206 capacitors andCNR,R1,andR2aresize 0402.\nFigure 37.PCB Layout Example\n11.3 Package Mounting\nSolder padfootprint recommendations fortheTPS7A49 areavailable attheendofthisproduct data sheet andat\nwww.ti.com .\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TPS7A49\nTPS7A49\nSBVS121E –AUGUST 2010 –REVISED MAY 2015 www.ti.com\n12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Development Support\n12.1.1.1 Evaluation Modules\nAnevaluation module (EVM) isavailable toassist intheinitial circuit performance evaluation using theTPS7A49.\nThe TPS7A30-49EVM-567 evaluation module (and related user\'sguide )can berequested attheTexas\nInstruments website through theproduct folder orpurchased directly from theTIeStore .\n12.1.1.2 Spice Models\nComputer simulation ofcircuit performance using SPICE isoften useful when analyzing theperformance of\nanalog circuits andsystems. ASPICE model fortheTPS7A49 isavailable through theproduct folder under Tools\n&Software .\n12.1.2 Device Nomenclature\nTable 2.Device Nomenclature(1)\nPRODUCT VOUT\nxxisthenominal output voltage. An01denotes anadjustable voltage version.\nTPS7A49 xxyyyz yyyisthepackage designator.\nzisthepackage quantity. Risforreel(3000 pieces), Tisfortape (250 pieces).\n(1) Forthemost current package andordering information seethePackage Option Addendum attheendofthisdocument, orvisitthe\ndevice product folder onwww.ti.com .\n12.2 Documentation Support\n12.2.1 Related Documentation\n•Pros andCons ofUsing aFeedforward Capacitor with aLow-Dropout Regulator ,SBVA042\n•Using New Thermal Metrics ,SBVA025\n•TPS7A30-49EVM-567 User\'s Guide ,SLVU405\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nPowerPAD, E2E aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n22 Submit Documentation Feedback Copyright ©2010 –2015, Texas Instruments Incorporated\nProduct Folder Links: TPS7A49\nTPS7A49\nwww.ti.com SBVS121E –AUGUST 2010 –REVISED MAY 2015\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nCopyright ©2010 –2015, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: TPS7A49\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Aug-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS7A4901DGNR ACTIVE HVSSOP DGN 82500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PTJQSamples\nTPS7A4901DGNT ACTIVE HVSSOP DGN 8250RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 PTJQSamples\nTPS7A4901DRBR ACTIVE SON DRB 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PTJQSamples\nTPS7A4901DRBT ACTIVE SON DRB 8250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 PTJQSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 11-Aug-2022\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 24-Mar-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS7A4901DRBR SON DRB 83000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS7A4901DRBT SON DRB 8250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 24-Mar-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS7A4901DRBR SON DRB 83000 335.0 335.0 25.0\nTPS7A4901DRBT SON DRB 8250 182.0 182.0 20.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.PowerPAD   VSSOP - 1.1 mm max height DGN 8\nSMALL OUTLINE PACKAGE 3 x 3, 0.65 mm pitch\n4225482/A\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.571.281.891.63B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.57)\n(1.89)PowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.57)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.89)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008D\nSMALL OUTLINE PACKAGE\n4225481/A   11/20191.33 X 1.60 0.1751.43 X 1.73 0.151.57 X 1.89 (SHOWN) 0.1251.76 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.65\n2X\n1.95\n8X 0.38\n0.255.054.75 TYP\nSEATINGPLANE\n0.150.050.25\nGAGE PLANE\n0-81.1 MAX0.23\n0.13\n1.8461.6462.151.95B3.12.9\nNOTE 4A\n3.12.9\nNOTE 3\n0.70.4PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/20221\n4\n58\n0.13 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187. PowerPAD is a trademark of Texas Instruments.TM\nA  20DETAIL A\nTYPICALSCALE  4.000\nEXPOSED THERMAL PAD\n14\n5\n89\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(2)\nNOTE 9\n(3)\nNOTE 9\n(1.22)\n(0.55)(0.2) TYP\nVIA(1.57)\n(1.89)PowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/2022\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.\n8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.9. Size of metal pad may vary due to creepage requirement.\n TM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15XSYMMSYMM\n1\n458SOLDER MASKDEFINED PADMETAL COVERED\nBY SOLDER MASK\nSEE DETAILS9\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (1.4)\n8X (0.45)\n6X (0.65)\n(4.4)(R0.05) TYP(1.57)\nBASED ON\n0.125 THICK\nSTENCIL\n(1.89)\nBASED ON\n0.125 THICK\nSTENCILPowerPAD   VSSOP - 1.1 mm max height DGN0008G\nSMALL OUTLINE PACKAGE\n4225480/B   12/20221.33 X 1.60 0.1751.43 X 1.73 0.151.57 X 1.89 (SHOWN) 0.1251.76 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD 9:\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE: 15XSYMM\nSYMM1\n4 58\nMETAL COVERED\nBY SOLDER MASKSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\n\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.37\n0.251.75 0.12X\n1.951.5 0.1\n6X 0.651 MAX\n8X 0.50.30.050.00\n(0.65)A3.12.9 B\n3.12.9\n(DIM A) TYP4X (0.23)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018DIM A\nOPT 1\nOPT 2\n(0.1) (0.2)PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.31)\n(1.75)\n(2.8)6X (0.65)(1.5)\n(0.2) VIA\nTYP\n(0.5)(0.625)8X (0.6)\n(R0.05) TYP(0.825)\n(0.23)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018SYMM\n1\n4\n58\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SYMM\nSOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSEDMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP8X (0.31)8X (0.6)\n(1.34)(1.55)\n(2.8)6X (0.65)4X\n(0.725)4X (0.23)\n(2.674)(0.65)VSON - 1 mm max height DRB0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4218875/A   01/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD\n 84% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n458METALTYP\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS7A4901DRBR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 3V to 36V
  - Output Voltage Range: 1.194V to 33V (adjustable)
  
- **Current Ratings:**
  - Output Current: 150mA (maximum)
  
- **Power Consumption:**
  - Ground Current: 49µA (typical at no load), 800µA (at 100mA load)
  - Shutdown Supply Current: 0.8µA to 3µA
  
- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C
  
- **Package Type:**
  - Available in 8-Pin HVSSOP PowerPAD™ and 3mm x 3mm VSON
  
- **Special Features:**
  - Ultralow noise: 15.4µVRMS (10Hz to 100kHz)
  - Power-Supply Ripple Rejection (PSRR): 72dB (at 120Hz)
  - Built-in current limit and thermal shutdown protection
  - CMOS logic-level-compatible enable pin
  - Capacitor-programmable soft-start function
  
- **Moisture Sensitive Level (MSL):**
  - Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS7A4901** is a high-performance, ultralow-noise, positive linear voltage regulator designed for high-accuracy and high-precision applications. It can handle input voltages up to 36V and provides a stable output voltage adjustable from 1.194V to 33V, making it suitable for a variety of applications requiring clean voltage rails. The device features a low dropout voltage, ensuring efficient operation even with minimal headroom.

#### Typical Applications:
- **High-Precision Analog Circuitry:** Ideal for powering operational amplifiers, analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and other sensitive analog components.
- **Audio Applications:** Provides clean power for audio systems, minimizing distortion and noise.
- **Post DC-DC Converter Regulation:** Effective in filtering out voltage ripple from DC-DC converters, enhancing overall system performance.
- **Industrial Instrumentation:** Suitable for applications requiring stable and accurate voltage supplies in test and measurement equipment.
- **Telecom Infrastructure:** Can be used in base stations and other telecom equipment where reliable power is critical.

The TPS7A4901 is particularly valued in applications where noise performance and power supply rejection are critical, ensuring that sensitive analog circuits operate with maximum accuracy and reliability.