<?xml version='1.0'?>
<island simulinkPath='dsp_vad/VAD' topLevelEntity='dsp_vad_VAD'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='h_areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='busIn_writedata' clock='clk' reset='h_areset' width='32' dir='in' role='busData' qsys_role='writedata' stm=''/>
    <port name='busIn_address' clock='clk' reset='h_areset' width='3' dir='in' role='busAddress' qsys_role='address' stm=''/>
    <port name='busIn_write' clock='clk' reset='h_areset' width='1' dir='in' role='busWriteEnable' qsys_role='write' stm=''/>
    <port name='busIn_read' clock='clk' reset='h_areset' width='1' dir='in' role='busReadEnable' qsys_role='read' stm=''/>
    <port name='busOut_readdatavalid' clock='clk' reset='h_areset' width='1' dir='out' role='busDataValid' qsys_role='readdatavalid' stm=''/>
    <port name='busOut_readdata' clock='clk' reset='h_areset' width='32' dir='out' role='busData' qsys_role='readdata' stm=''/>
    <port name='busOut_waitrequest' clock='clk' reset='h_areset' width='1' dir='out' role='busWaitRequest' qsys_role='waitrequest' stm=''/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='dsp_vad/dsp_vad_VAD_safe_path_msim.vhd' base='rtl' type='vhdl' usage='simOnly'/>
    <file path='dsp_vad/dsp_vad_VAD_safe_path.vhd' base='rtl' type='vhdl' usage='synthOnly'/>
    <file path='dsp_vad/dsp_vad_VAD.vhd' base='rtl' type='vhdl' usage='all'/>
    <file path='dspba/backend/Libraries/vhdl/base/dspba_library_package.vhd' base='quartus' type='vhdl' usage='all'/>
    <file path='dspba/backend/Libraries/vhdl/base/dspba_library.vhd' base='quartus' type='vhdl' usage='all'/>
    <file path='dsp_vad/busSlaveFabric_dsp_vad_VAD_2uuidx4a06e636r6g6u0qu5xajz.vhd' base='rtl' type='vhdl' usage='all'/>

</island>
