

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling samplingac1eea08e21c65ec61d1c5ea6f31ebd3  /home/pars/Documents/sim_9/bc_topo_lb
Extracting PTX file and ptxas options    1: bc_topo_lb.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_9/bc_topo_lb
self exe links to: /home/pars/Documents/sim_9/bc_topo_lb
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_9/bc_topo_lb
Running md5sum using "md5sum /home/pars/Documents/sim_9/bc_topo_lb "
self exe links to: /home/pars/Documents/sim_9/bc_topo_lb
Extracting specific PTX file named bc_topo_lb.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_ : hostFun 0x0x55ff25a58d1f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing bc_topo_lb.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6system6detail10sequential3seqE" from 0x100 to 0x101 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6system3cpp3parE" from 0x101 to 0x102 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust8cuda_cub3parE" from 0x102 to 0x103 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_1E" from 0x103 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_2E" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_3E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_4E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_5E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_6E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_7E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_8E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_9E" from 0x10b to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders3_10E" from 0x10c to 0x10d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust3seqE" from 0x10d to 0x10e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6deviceE" from 0x10e to 0x10f (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN6thrust8cuda_cub4core5shmemE" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10initializeiiPfPiS0_S_PbS1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z12forward_baseiPKmPKiPiS3_iPbS4_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10forward_lbiPKmPKiPiS3_iPbS4_E12temp_storage" from 0x0 to 0x4a0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10forward_lbiPKmPKiPiS3_iPbS4_E14gather_offsets" from 0x500 to 0x900 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10forward_lbiPKmPKiPiS3_iPbS4_E6srcsrc" from 0x900 to 0xd00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10forward_lbiPKmPKiPiS3_iPbS4_E6values" from 0xd00 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10forward_lbiPKmPKiPiS3_iPbS4_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z12reverse_baseiPKmPKiiPiPfS3_S3_iS4_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18reverse_expand_ctaiPKmPKiiPiPfS2_S3_iS4_E12temp_storage" from 0x0 to 0x2c (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18reverse_expand_ctaiPKmPKiiPiPfS2_S3_iS4_E5owner" from 0x2c to 0x30 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18reverse_expand_ctaiPKmPKiiPiPfS2_S3_iS4_E6sh_src" from 0x30 to 0x34 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10reverse_lbiPKmPKiiPiPfS2_S3_iS4_E12temp_storage" from 0x80 to 0x520 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10reverse_lbiPKmPKiiPiPfS2_S3_iS4_E14gather_offsets" from 0x580 to 0x980 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10reverse_lbiPKmPKiiPiPfS2_S3_iS4_E3idx" from 0x980 to 0xd80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10reverse_lbiPKmPKiiPiPfS2_S3_iS4_E9sh_counts" from 0xd80 to 0x1180 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ10reverse_lbiPKmPKiiPiPfS2_S3_iS4_E9sh_deltas" from 0x1180 to 0x1580 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10reverse_lbiPKmPKiiPiPfS2_S3_iS4_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12reverse_warpiPKmPKiiPiPfS3_S3_iS4_E4ptrs" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ12reverse_warpiPKmPKiiPiPfS3_S3_iS4_E5sdata" from 0x80 to 0x4c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12reverse_warpiPKmPKiiPiPfS3_S3_iS4_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z6updateiPbPiS0_S0_iS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12bc_normalizeiPff'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_'...   done.
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file bc_topo_lb.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from bc_topo_lb.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_11__transform17unary_transform_fIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EESA_NS5_14no_stencil_tagENS_8identityIS9_EENS5_21always_true_predicateEEElEESF_lEEvT0_T1_' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_' : regs=16, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_' : regs=6, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=465
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=385
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_' : regs=34, lmem=0, smem=0, cmem=373
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_' : regs=4, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_' : regs=32, lmem=0, smem=0, cmem=433
GPGPU-Sim PTX: Kernel '_ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_' : regs=32, lmem=0, smem=0, cmem=381
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12bc_normalizeiPff' : regs=16, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z6updateiPbPiS0_S0_iS_' : regs=14, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: Kernel '_Z12reverse_warpiPKmPKiiPiPfS3_S3_iS4_' : regs=31, lmem=0, smem=1152, cmem=432
GPGPU-Sim PTX: Kernel '_Z10reverse_lbiPKmPKiiPiPfS2_S3_iS4_' : regs=28, lmem=0, smem=5344, cmem=432
GPGPU-Sim PTX: Kernel '_Z12reverse_baseiPKmPKiiPiPfS3_S3_iS4_' : regs=27, lmem=0, smem=0, cmem=432
GPGPU-Sim PTX: Kernel '_Z10forward_lbiPKmPKiPiS3_iPbS4_' : regs=26, lmem=0, smem=4256, cmem=416
GPGPU-Sim PTX: Kernel '_Z12forward_baseiPKmPKiPiS3_iPbS4_' : regs=18, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: Kernel '_Z10initializeiiPfPiS0_S_PbS1_' : regs=18, lmem=0, smem=0, cmem=408
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_20__uninitialized_copy7functorIPNS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS_7pointerIS9_NS0_5par_tENS_11use_defaultESD_EEEElEESF_lEEvT0_T1_ : hostFun 0x0x55ff25a58ce3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_14__parallel_for16ParallelForAgentINS0_10for_each_fINS_7pointerINS_5tupleIflNS_9null_typeES8_S8_S8_S8_S8_S8_S8_EENS0_5par_tENS_11use_defaultESB_EENS_6detail16wrapped_functionINSD_23allocator_traits_detail5gozerEvEEEElEESI_lEEvT0_T1_ : hostFun 0x0x55ff25a58cb6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x55ff25a58c88, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIlEEN3cub9GridQueueIyEElEEvT0_T1_ : hostFun 0x0x55ff25a58c62, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lN3cub13GridEvenShareIlEENSL_9GridQueueIyEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x55ff25a58c0e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_lNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_lSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x55ff25a58bcc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentIPNS_5tupleIflNS_9null_typeES6_S6_S6_S6_S6_S6_S6_EES8_S7_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEES8_S8_iSD_EEvT0_T1_T2_T3_ : hostFun 0x0x55ff25a58b9e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce10DrainAgentIiEEN3cub9GridQueueIjEEiEEvT0_T1_ : hostFun 0x0x55ff25a58b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iN3cub13GridEvenShareIiEENSL_9GridQueueIjEESJ_EEvT0_T1_T2_T3_T4_T5_ : hostFun 0x0x55ff25a58b26, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN6thrust8cuda_cub4core13_kernel_agentINS0_8__reduce11ReduceAgentINS_12zip_iteratorINS_5tupleIPfNS0_19counting_iterator_tIlEENS_9null_typeESA_SA_SA_SA_SA_SA_SA_EEEEPNS6_IflSA_SA_SA_SA_SA_SA_SA_SA_EESD_iNS0_9__extrema9arg_max_fIflNS_4lessIfEEEEEESC_SE_iSJ_EEvT0_T1_T2_T3_ : hostFun 0x0x55ff25a58ae5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x55ff25a587f0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12bc_normalizeiPff : hostFun 0x0x55ff25a54d82, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6updateiPbPiS0_S0_iS_ : hostFun 0x0x55ff25a54bda, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12reverse_warpiPKmPKiiPiPfS3_S3_iS4_ : hostFun 0x0x55ff25a549be, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10reverse_lbiPKmPKiiPiPfS2_S3_iS4_ : hostFun 0x0x55ff25a546f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12reverse_baseiPKmPKiiPiPfS3_S3_iS4_ : hostFun 0x0x55ff25a54424, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10forward_lbiPKmPKiPiS3_iPbS4_ : hostFun 0x0x55ff25a54156, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12forward_baseiPKmPKiPiS3_iPbS4_ : hostFun 0x0x55ff25a53f07, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10initializeiiPfPiS0_S_PbS1_ : hostFun 0x0x55ff25a53cba, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e7c1; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6system6detail10sequential3seqE; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e955; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6system3cpp3parE; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6system3cpp3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6system3cpp3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e956; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust8cuda_cub3parE; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust8cuda_cub3parE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust8cuda_cub3parE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e8fc; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_1E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e8fd; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_2E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e8fe; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_3E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e8ff; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_4E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e900; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_5E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e901; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_6E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e902; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_7E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e903; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_8E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e904; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_9E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e905; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders3_10E; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust12placeholders3_10E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e954; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust3seqE; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55ff25a6e958; deviceAddress = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6deviceE; deviceName = _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6deviceE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN41_INTERNAL_1f8a2d2c_10_topo_lb_cu_297024296thrust6deviceE hostVar to name mapping
Betweenness Centrality by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef0be2e6c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef0be2e68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e48..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e38..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ff25a53cba (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10initializeiiPfPiS0_S_PbS1_'...
GPGPU-Sim PTX: reconvergence points for _Z10initializeiiPfPiS0_S_PbS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x078 (bc_topo_lb.1.sm_75.ptx:77) @%p1 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_lb.1.sm_75.ptx:118) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (bc_topo_lb.1.sm_75.ptx:95) @%p2 bra $L__BB0_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_lb.1.sm_75.ptx:118) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x108 (bc_topo_lb.1.sm_75.ptx:96) bra.uni $L__BB0_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158 (bc_topo_lb.1.sm_75.ptx:110) st.global.u8 [%rd3], %rs1;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x150 (bc_topo_lb.1.sm_75.ptx:107) bra.uni $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (bc_topo_lb.1.sm_75.ptx:118) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10initializeiiPfPiS0_S_PbS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10initializeiiPfPiS0_S_PbS1_'.
GPGPU-Sim PTX: pushing kernel '_Z10initializeiiPfPiS0_S_PbS1_' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z10initializeiiPfPiS0_S_PbS1_'
Destroy streams for kernel 1: size 0
kernel_name = _Z10initializeiiPfPiS0_S_PbS1_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 66898
gpu_sim_insn = 35741579
gpu_ipc =     534.2698
gpu_tot_sim_cycle = 66898
gpu_tot_sim_insn = 35741579
gpu_tot_ipc =     534.2698
gpu_tot_issued_cta = 3580
gpu_occupancy = 94.9303% 
gpu_tot_occupancy = 94.9303% 
max_total_param_size = 0
gpu_stall_dramfull = 812469
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.7057
partiton_level_parallism_total  =       7.7057
partiton_level_parallism_util =       8.8210
partiton_level_parallism_util_total  =       8.8210
L2_BW  =     336.5857 GB/Sec
L2_BW_total  =     336.5857 GB/Sec
gpu_total_sim_rate=60374

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17139, Miss = 17136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22164
	L1D_cache_core[1]: Access = 17568, Miss = 17568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22874
	L1D_cache_core[2]: Access = 16272, Miss = 16272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21352
	L1D_cache_core[3]: Access = 16416, Miss = 16416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21626
	L1D_cache_core[4]: Access = 17136, Miss = 17136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22295
	L1D_cache_core[5]: Access = 17136, Miss = 17136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22099
	L1D_cache_core[6]: Access = 17568, Miss = 17568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22401
	L1D_cache_core[7]: Access = 16992, Miss = 16992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21868
	L1D_cache_core[8]: Access = 18000, Miss = 18000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22903
	L1D_cache_core[9]: Access = 17136, Miss = 17136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22167
	L1D_cache_core[10]: Access = 16272, Miss = 16272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21335
	L1D_cache_core[11]: Access = 17568, Miss = 17568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22808
	L1D_cache_core[12]: Access = 17136, Miss = 17136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22537
	L1D_cache_core[13]: Access = 18144, Miss = 18144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23381
	L1D_cache_core[14]: Access = 16272, Miss = 16272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21424
	L1D_cache_core[15]: Access = 17712, Miss = 17712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22995
	L1D_cache_core[16]: Access = 18144, Miss = 18144, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23804
	L1D_cache_core[17]: Access = 17136, Miss = 17136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21880
	L1D_cache_core[18]: Access = 16992, Miss = 16992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21959
	L1D_cache_core[19]: Access = 17712, Miss = 17712, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22812
	L1D_cache_core[20]: Access = 16128, Miss = 16128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21567
	L1D_cache_core[21]: Access = 18576, Miss = 18576, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23459
	L1D_cache_core[22]: Access = 17424, Miss = 17424, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22289
	L1D_cache_core[23]: Access = 16272, Miss = 16272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21201
	L1D_cache_core[24]: Access = 17136, Miss = 17136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22002
	L1D_cache_core[25]: Access = 17398, Miss = 17398, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21988
	L1D_cache_core[26]: Access = 17568, Miss = 17568, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22751
	L1D_cache_core[27]: Access = 16416, Miss = 16416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21923
	L1D_cache_core[28]: Access = 17280, Miss = 17280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22081
	L1D_cache_core[29]: Access = 16848, Miss = 16848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21890
	L1D_total_cache_accesses = 515497
	L1D_total_cache_misses = 515494
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 667835
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128876
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 667835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 386618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 515497

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 667835
ctas_completed 3580, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1239, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1189, 1189, 1189, 1189, 1189, 1189, 1189, 1189, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 1230, 
gpgpu_n_tot_thrd_icount = 37575200
gpgpu_n_tot_w_icount = 1174225
gpgpu_n_stall_shd_mem = 189543
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 515497
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 5498568
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7331840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 189543
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1510622	W0_Idle:4451325	W0_Scoreboard:198772	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:24	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7	W32:1174185
single_issue_nums: WS0:293569	WS1:293560	WS2:293560	WS3:293536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20619880 {40:515497,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4123976 {8:515497,}
maxmflatency = 2007 
max_icnt2mem_latency = 1577 
maxmrqlatency = 2667 
max_icnt2sh_latency = 566 
averagemflatency = 1243 
avg_icnt2mem_latency = 714 
avg_mrq_latency = 386 
avg_icnt2sh_latency = 123 
mrq_lat_table:15789 	252 	357 	1939 	2671 	5938 	10243 	14404 	20431 	20859 	9572 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2544 	75959 	71749 	365245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13274 	27516 	51482 	61413 	248394 	113418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	46447 	36427 	38695 	44441 	56464 	79788 	131552 	81505 	178 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	9 	5 	47 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:     13841     13852     13573     14069     14768     14774     14170     14151     13497     13493     13812     13811     13578     13574     13851     13826 
dram[1]:     13844     13821     14088     14062     14767     14778     14176     14172     13494     13463     13820     13811     13575     13576     13864     13850 
dram[2]:     13805     13811     14044     14011     14024     13867     14203     14201     13477     13485     13812     13769     13577     13529     13850     13899 
dram[3]:     13846     13853     13979     14004     14021     14041     14138     14217     13478     13494     13781     13789     13586     13575     13955     13802 
dram[4]:     13827     13806     14043     14040     14049     14070     14231     14142     13488     13489     13788     13775     13538     13548     13867     13835 
dram[5]:     13817     13847     14088     13996     14027     14066     14228     14229     13487     13488     13791     13816     13541     13547     13913     13855 
dram[6]:     13841     13851     14002     13547     13888     14064     14113     14161     13456     13460     13813     13807     13545     13575     13893     13901 
dram[7]:     13864     13833     13652     13671     14050     14021     14161     14173     13457     13455     13805     13803     13640     13643     13801     13898 
dram[8]:     13841     13845     13668     14033     14042     14042     14183     14178     13457     13460     13819     13803     13654     13643     13884     13933 
dram[9]:     13884     13847     14033     14101     14028     14044     14175     14213     13459     13484     13820     13804     13644     13649     13911     13906 
dram[10]:     13847     13806     13976     13631     14101     14074     14153     14159     13464     13466     13813     13876     13632     13663     13861     13828 
dram[11]:     13824     13837     13633     13636     14073     14101     14145     14143     13484     13491     13828     13788     13667     13574     13872     13862 
average row accesses per activate:
dram[0]:  7.263889  6.973333  8.285714  7.352113  8.029851  8.661290  7.097222  7.938461  6.762500  7.513889  9.166667  8.870968  7.452055  8.634921  9.066667  8.774194 
dram[1]:  7.026667  6.805195  7.632353  6.960000  8.030303  8.281250  7.597015  8.274194  7.118421  8.074627  8.730159  8.461538  8.242424  8.000000  8.117647  8.238806 
dram[2]:  7.720588  7.054054  7.150685  6.842105  7.388889  8.090909  6.455696  6.493671  6.935897  8.074627  9.016394  9.000000  8.119403  7.884058  8.777778  8.132353 
dram[3]:  7.705883  6.766234  7.565217  7.054054  7.865672  6.625000  7.000000  7.371428  7.728571  6.679012  9.166667  9.649123  8.242424  7.064935  8.761905  9.216666 
dram[4]:  6.779221  7.536232  8.156250  7.250000  7.492958  7.823529  6.826667  6.506329  7.118421  7.728571  8.578125  9.166667  8.119403  7.555555  9.482759  8.640625 
dram[5]:  6.562500  6.117647  6.365854  7.150685  6.297619  7.273973  7.420290  8.142858  7.118421  7.310811  9.614035 10.377358  7.771429  8.119403  8.378788  9.065574 
dram[6]:  7.366197  7.323944  7.471428  7.054054  7.388889  6.833333  7.405797  6.853333  8.074627  7.840580  8.682540  8.983606  8.000000  8.119403  7.360000  8.640625 
dram[7]:  6.857143  6.717949  7.676471  7.136986  6.973684  7.287671  7.712121  7.544117  7.840580  7.397260  8.562500  8.415384  7.771429  7.771429  8.014493  8.238806 
dram[8]:  6.753247  6.855263  8.451612  7.579710  7.202703  7.507042  7.405797  8.533334  7.513889  7.955883  8.415384  8.044118  8.369231  8.634921  8.268657  7.774648 
dram[9]:  6.670886  7.094594  7.485714  8.030769  8.169230  8.564516  8.241936  8.929825  7.840580  8.453125  8.164179  7.814286  7.884058  8.242424  8.117647  7.561644 
dram[10]:  6.594937  6.828948  7.164383  7.352113  9.000000  8.786885  8.258064  7.027397  7.337838  7.051948  8.854838  8.446154  8.000000  8.500000  8.903226  8.562500 
dram[11]:  6.653846  6.437500  8.301587  7.081081  7.301370  7.970149  7.772727  8.015625  6.974359  8.000000  9.305085  9.803572  8.774194  8.500000  8.746032  9.049180 
average row locality = 102586/13228 = 7.755216
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2144      2132      2088      2088      2172      2172      2080      2084      2164      2164      2200      2200      2176      2176      2208      2208 
dram[1]:      2132      2140      2088      2088      2172      2172      2080      2080      2164      2164      2200      2200      2176      2176      2208      2208 
dram[2]:      2148      2144      2088      2088      2172      2172      2072      2072      2164      2164      2204      2204      2176      2176      2212      2212 
dram[3]:      2136      2140      2088      2092      2172      2172      2072      2072      2164      2164      2200      2204      2176      2176      2208      2212 
dram[4]:      2136      2140      2088      2088      2172      2172      2076      2076      2164      2164      2200      2200      2176      2176      2208      2212 
dram[5]:      2132      2144      2088      2088      2172      2172      2072      2072      2164      2164      2200      2204      2176      2176      2212      2212 
dram[6]:      2140      2140      2092      2092      2176      2176      2068      2068      2164      2164      2188      2192      2176      2176      2220      2216 
dram[7]:      2144      2144      2096      2096      2172      2176      2068      2068      2164      2160      2192      2188      2176      2176      2216      2212 
dram[8]:      2136      2132      2096      2096      2176      2176      2072      2072      2164      2164      2188      2188      2176      2176      2220      2212 
dram[9]:      2132      2132      2096      2096      2176      2176      2072      2072      2164      2164      2188      2188      2176      2176      2220      2220 
dram[10]:      2136      2132      2096      2096      2172      2172      2072      2072      2172      2172      2196      2196      2176      2176      2208      2208 
dram[11]:      2136      2132      2096      2096      2176      2172      2072      2068      2176      2176      2196      2196      2176      2176      2208      2208 
total dram writes = 413416
bank skew: 2220/2068 = 1.07
chip skew: 34468/34444 = 1.00
average mf latency per bank:
dram[0]:       1602      1526      1644      1592      1608      1554      1702      1653      1603      1555      1614      1539      1639      1582      1520      1455
dram[1]:       1600      1567      1651      1625      1608      1587      1708      1685      1603      1583      1594      1576      1626      1603      1515      1493
dram[2]:       1427      1509      1478      1598      1427      1532      1557      1665      1424      1545      1434      1522      1476      1579      1327      1427
dram[3]:       1556      1546      1615      1590      1573      1545      1683      1643      1576      1540      1565      1534      1597      1590      1478      1460
dram[4]:       1542      1554      1593      1613      1542      1560      1658      1666      1533      1557      1534      1555      1574      1598      1442      1464
dram[5]:       1571      1492      1623      1539      1580      1502      1687      1598      1584      1492      1571      1489      1608      1532      1481      1405
dram[6]:       1529      1527      1578      1592      1533      1546      1670      1658      1537      1558      1556      1538      1584      1569      1436      1451
dram[7]:       1519      1520      1584      1578      1537      1534      1645      1651      1542      1539      1531      1543      1561      1568      1441      1450
dram[8]:       1495      1555      1569      1602      1518      1555      1631      1673      1532      1581      1521      1575      1548      1597      1424      1474
dram[9]:       1515      1569      1579      1613      1527      1569      1645      1675      1532      1586      1533      1577      1565      1601      1422      1480
dram[10]:       1495      1564      1520      1623      1481      1574      1609      1690      1482      1569      1510      1586      1531      1612      1398      1473
dram[11]:       1522      1566      1553      1599      1518      1561      1648      1681      1500      1548      1516      1565      1544      1600      1429      1476
maximum mf latency per bank:
dram[0]:       1937      1821      1942      1843      1913      1840      1923      1827      1935      1836      1922      1812      1943      1824      1922      1831
dram[1]:       1875      1901      1891      1874      1903      1939      1902      1932      1883      1895      1828      1915      1906      1913      1851      1932
dram[2]:       1803      1929      1805      1914      1779      1861      1803      1913      1791      1889      1790      1912      1812      1911      1798      1843
dram[3]:       1895      1888      1898      2007      1862      1880      1905      1922      1868      1973      1873      1884      1892      2000      1873      1924
dram[4]:       1970      1910      1944      1954      1974      1884      1948      1958      1986      1982      1848      1864      1941      1968      1990      1969
dram[5]:       1864      1928      1894      1885      1846      1868      1868      1876      1870      1869      1825      1843      1889      1878      1848      1855
dram[6]:       1937      1895      1943      1871      1907      1890      1957      1861      1981      1852      1925      1902      1975      1845      1935      1895
dram[7]:       1815      1825      1825      1883      1804      1807      1833      1901      1825      1871      1784      1782      1842      1892      1853      1895
dram[8]:       1871      1947      1875      1934      1869      1960      1877      1907      1872      1934      1873      1970      1832      1909      1894      1936
dram[9]:       1822      1938      1814      1866      1802      1929      1800      1930      1804      1908      1820      1928      1806      1893      1829      1920
dram[10]:       1914      1912      1902      1911      1871      1908      1888      1892      1932      1909      1885      1897      1920      1923      1883      1897
dram[11]:       1786      1952      1771      2006      1764      1868      1786      1969      1795      2002      1782      1948      1785      1988      1786      1971

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 66812 -   mf: uid=1438422, sid4294967295:w4294967295, part=0, addr=0xc2ca0080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66716), 
Ready @ 66816 -   mf: uid=1438451, sid4294967295:w4294967295, part=0, addr=0xc2ca5400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66720), 
Ready @ 66817 -   mf: uid=1438464, sid4294967295:w4294967295, part=0, addr=0xc2ca5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66721), 
Ready @ 66828 -   mf: uid=1438463, sid4294967295:w4294967295, part=0, addr=0xc2442c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66732), 
Ready @ 66841 -   mf: uid=1438485, sid4294967295:w4294967295, part=0, addr=0xc2ca1880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66745), 
Ready @ 66845 -   mf: uid=1438494, sid4294967295:w4294967295, part=0, addr=0xc20c4000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66749), 
Ready @ 66850 -   mf: uid=1438514, sid4294967295:w4294967295, part=0, addr=0xc20c4080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66754), 
Ready @ 66858 -   mf: uid=1438534, sid4294967295:w4294967295, part=0, addr=0xc27bd000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66762), 
Ready @ 66861 -   mf: uid=1438551, sid4294967295:w4294967295, part=0, addr=0xc2442c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66765), 
Ready @ 66862 -   mf: uid=1438573, sid4294967295:w4294967295, part=0, addr=0xc2ca8400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66766), 
Ready @ 66875 -   mf: uid=1438595, sid4294967295:w4294967295, part=0, addr=0xc27bd080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66779), 
Ready @ 66887 -   mf: uid=1438611, sid4294967295:w4294967295, part=0, addr=0xc2445c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66791), 
Ready @ 66898 -   mf: uid=1438627, sid4294967295:w4294967295, part=0, addr=0xc2445c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66802), 
Ready @ 66912 -   mf: uid=1438644, sid4294967295:w4294967295, part=0, addr=0xc2ca3000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66816), 
Ready @ 66923 -   mf: uid=1438663, sid4294967295:w4294967295, part=0, addr=0xc27c4880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66827), 
Ready @ 66925 -   mf: uid=1438688, sid4294967295:w4294967295, part=0, addr=0xc20cdc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66829), 
Ready @ 66936 -   mf: uid=1438679, sid4294967295:w4294967295, part=0, addr=0xc2ca3080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66840), 
Ready @ 66936 -   mf: uid=1438696, sid4294967295:w4294967295, part=0, addr=0xc27bf400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66840), 
Ready @ 66937 -   mf: uid=1438715, sid4294967295:w4294967295, part=0, addr=0xc20cdc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66841), 
Ready @ 66948 -   mf: uid=1438705, sid4294967295:w4294967295, part=0, addr=0xc2441400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66852), 
Ready @ 66953 -   mf: uid=1438726, sid4294967295:w4294967295, part=0, addr=0xc27be880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66857), 
Ready @ 66964 -   mf: uid=1438722, sid4294967295:w4294967295, part=0, addr=0xc20c6400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66868), 
Ready @ 66975 -   mf: uid=1438729, sid4294967295:w4294967295, part=0, addr=0xc27bf480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66879), 
Ready @ 66976 -   mf: uid=1438728, sid4294967295:w4294967295, part=0, addr=0xc27be800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66880), 
Ready @ 66977 -   mf: uid=1438739, sid4294967295:w4294967295, part=0, addr=0xc2441480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66881), 
Ready @ 66987 -   mf: uid=1438738, sid4294967295:w4294967295, part=0, addr=0xc2440800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66891), 
Ready @ 66989 -   mf: uid=1438759, sid4294967295:w4294967295, part=0, addr=0xc27bdc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66893), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135491 n_act=1079 n_pre=1063 n_ref_event=0 n_req=8614 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34173 bw_util=0.7968
n_activity=136858 dram_eff=0.9988
bk0: 0a 69471i bk1: 0a 72136i bk2: 0a 73303i bk3: 0a 73197i bk4: 0a 75461i bk5: 0a 74163i bk6: 0a 77138i bk7: 0a 76948i bk8: 0a 77496i bk9: 0a 74614i bk10: 0a 69859i bk11: 0a 68567i bk12: 0a 72851i bk13: 0a 72797i bk14: 0a 69696i bk15: 0a 66589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873801
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.873801
Bank_Level_Parallism = 11.613898
Bank_Level_Parallism_Col = 11.215369
Bank_Level_Parallism_Ready = 8.156725
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.973332 

BW Util details:
bwutil = 0.796778 
total_CMD = 171556 
util_bw = 136690 
Wasted_Col = 120 
Wasted_Row = 13 
Idle = 34733 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 47 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135491 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34173 
n_act = 1079 
n_pre = 1063 
n_ref = 0 
n_req = 8614 
total_req = 34173 

Dual Bus Interface Util: 
issued_total_row = 2142 
issued_total_col = 34173 
Row_Bus_Util =  0.012486 
CoL_Bus_Util = 0.199194 
Either_Row_CoL_Bus_Util = 0.210223 
Issued_on_Two_Bus_Simul_Util = 0.001457 
issued_two_Eff = 0.006932 
queue_avg = 49.669590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6696
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 66857 -   mf: uid=1438516, sid4294967295:w4294967295, part=1, addr=0xc27c0100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66761), 
Ready @ 66860 -   mf: uid=1438487, sid4294967295:w4294967295, part=1, addr=0xc2442d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66764), 
Ready @ 66860 -   mf: uid=1438526, sid4294967295:w4294967295, part=1, addr=0xc2ca0100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66764), 
Ready @ 66861 -   mf: uid=1438524, sid4294967295:w4294967295, part=1, addr=0xc27bd180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66765), 
Ready @ 66864 -   mf: uid=1438565, sid4294967295:w4294967295, part=1, addr=0xc20c4100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66768), 
Ready @ 66866 -   mf: uid=1438560, sid4294967295:w4294967295, part=1, addr=0xc2445d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66770), 
Ready @ 66867 -   mf: uid=1438574, sid4294967295:w4294967295, part=1, addr=0xc2ca3100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66771), 
Ready @ 66869 -   mf: uid=1438584, sid4294967295:w4294967295, part=1, addr=0xc20c4180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66773), 
Ready @ 66871 -   mf: uid=1438587, sid4294967295:w4294967295, part=1, addr=0xc27bd100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66775), 
Ready @ 66902 -   mf: uid=1438608, sid4294967295:w4294967295, part=1, addr=0xc27c0d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66806), 
Ready @ 66906 -   mf: uid=1438603, sid4294967295:w4294967295, part=1, addr=0xc2442d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66810), 
Ready @ 66914 -   mf: uid=1438622, sid4294967295:w4294967295, part=1, addr=0xc20cdd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66818), 
Ready @ 66915 -   mf: uid=1438621, sid4294967295:w4294967295, part=1, addr=0xc2445d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66819), 
Ready @ 66915 -   mf: uid=1438634, sid4294967295:w4294967295, part=1, addr=0xc20c6580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66819), 
Ready @ 66915 -   mf: uid=1438641, sid4294967295:w4294967295, part=1, addr=0xc27c0d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66819), 
Ready @ 66920 -   mf: uid=1438645, sid4294967295:w4294967295, part=1, addr=0xc27bf580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66824), 
Ready @ 66931 -   mf: uid=1438654, sid4294967295:w4294967295, part=1, addr=0xc20cdd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66835), 
Ready @ 66933 -   mf: uid=1438669, sid4294967295:w4294967295, part=1, addr=0xc27be980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66837), 
Ready @ 66945 -   mf: uid=1438674, sid4294967295:w4294967295, part=1, addr=0xc27be900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66849), 
Ready @ 66946 -   mf: uid=1438683, sid4294967295:w4294967295, part=1, addr=0xc27bdd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66850), 
Ready @ 66953 -   mf: uid=1438695, sid4294967295:w4294967295, part=1, addr=0xc27bdd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66857), 
Ready @ 66955 -   mf: uid=1438718, sid4294967295:w4294967295, part=1, addr=0xc2440980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66859), 
Ready @ 66966 -   mf: uid=1438741, sid4294967295:w4294967295, part=1, addr=0xc20c6500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66870), 
Ready @ 66967 -   mf: uid=1438763, sid4294967295:w4294967295, part=1, addr=0xc2441580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66871), 
Ready @ 66978 -   mf: uid=1438784, sid4294967295:w4294967295, part=1, addr=0xc27bf500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66882), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135479 n_act=1093 n_pre=1078 n_ref_event=0 n_req=8612 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34162 bw_util=0.7965
n_activity=136889 dram_eff=0.9982
bk0: 0a 72619i bk1: 0a 76371i bk2: 0a 73578i bk3: 0a 77259i bk4: 0a 76758i bk5: 0a 75957i bk6: 0a 77376i bk7: 0a 76743i bk8: 0a 77895i bk9: 0a 75186i bk10: 0a 71890i bk11: 0a 69010i bk12: 0a 74049i bk13: 0a 73694i bk14: 0a 69303i bk15: 0a 67073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872017
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.872017
Bank_Level_Parallism = 11.472005
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 8.037109
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.796521 
total_CMD = 171556 
util_bw = 136645 
Wasted_Col = 120 
Wasted_Row = 0 
Idle = 34791 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 45 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135479 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34162 
n_act = 1093 
n_pre = 1078 
n_ref = 0 
n_req = 8612 
total_req = 34162 

Dual Bus Interface Util: 
issued_total_row = 2171 
issued_total_col = 34162 
Row_Bus_Util =  0.012655 
CoL_Bus_Util = 0.199130 
Either_Row_CoL_Bus_Util = 0.210293 
Issued_on_Two_Bus_Simul_Util = 0.001492 
issued_two_Eff = 0.007096 
queue_avg = 49.719597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7196
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 66836 -   mf: uid=1438471, sid4294967295:w4294967295, part=2, addr=0xc2ca0e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66740), 
Ready @ 66844 -   mf: uid=1438478, sid4294967295:w4294967295, part=2, addr=0xc2ca3e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66748), 
Ready @ 66844 -   mf: uid=1438502, sid4294967295:w4294967295, part=2, addr=0xc2ca3200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66748), 
Ready @ 66845 -   mf: uid=1438525, sid4294967295:w4294967295, part=2, addr=0xc27bba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66749), 
Ready @ 66845 -   mf: uid=1438536, sid4294967295:w4294967295, part=2, addr=0xc27bba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66749), 
Ready @ 66857 -   mf: uid=1438546, sid4294967295:w4294967295, part=2, addr=0xc2ca3280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66761), 
Ready @ 66861 -   mf: uid=1438557, sid4294967295:w4294967295, part=2, addr=0xc27bd200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66765), 
Ready @ 66872 -   mf: uid=1438562, sid4294967295:w4294967295, part=2, addr=0xc2ca0e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66776), 
Ready @ 66883 -   mf: uid=1438585, sid4294967295:w4294967295, part=2, addr=0xc27bde00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66787), 
Ready @ 66894 -   mf: uid=1438609, sid4294967295:w4294967295, part=2, addr=0xc27bd280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66798), 
Ready @ 66905 -   mf: uid=1438616, sid4294967295:w4294967295, part=2, addr=0xc20c6600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66809), 
Ready @ 66916 -   mf: uid=1438624, sid4294967295:w4294967295, part=2, addr=0xc27bde80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66820), 
Ready @ 66927 -   mf: uid=1438630, sid4294967295:w4294967295, part=2, addr=0xc20c4e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66831), 
Ready @ 66938 -   mf: uid=1438648, sid4294967295:w4294967295, part=2, addr=0xc20c6680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66842), 
Ready @ 66949 -   mf: uid=1438647, sid4294967295:w4294967295, part=2, addr=0xc20cd200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66853), 
Ready @ 66953 -   mf: uid=1438661, sid4294967295:w4294967295, part=2, addr=0xc20cde80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66857), 
Ready @ 66961 -   mf: uid=1438675, sid4294967295:w4294967295, part=2, addr=0xc2440a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66865), 
Ready @ 66966 -   mf: uid=1438676, sid4294967295:w4294967295, part=2, addr=0xc2440a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66870), 
Ready @ 66966 -   mf: uid=1438689, sid4294967295:w4294967295, part=2, addr=0xc20cea00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66870), 
Ready @ 66966 -   mf: uid=1438690, sid4294967295:w4294967295, part=2, addr=0xc20cd280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66870), 
Ready @ 66974 -   mf: uid=1438706, sid4294967295:w4294967295, part=2, addr=0xc20cae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66878), 
Ready @ 66978 -   mf: uid=1438707, sid4294967295:w4294967295, part=2, addr=0xc20cea80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66882), 
Ready @ 66986 -   mf: uid=1438719, sid4294967295:w4294967295, part=2, addr=0xc243c200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66890), 
Ready @ 66986 -   mf: uid=1438744, sid4294967295:w4294967295, part=2, addr=0xc20cae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66890), 
Ready @ 66987 -   mf: uid=1438742, sid4294967295:w4294967295, part=2, addr=0xc2442200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66891), 
Ready @ 66989 -   mf: uid=1438755, sid4294967295:w4294967295, part=2, addr=0xc243c280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66893), 
Ready @ 66991 -   mf: uid=1438767, sid4294967295:w4294967295, part=2, addr=0xc20c5a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66895), 
Ready @ 66992 -   mf: uid=1438771, sid4294967295:w4294967295, part=2, addr=0xc2442280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66896), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135404 n_act=1121 n_pre=1105 n_ref_event=0 n_req=8617 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34174 bw_util=0.7968
n_activity=136980 dram_eff=0.9979
bk0: 0a 72736i bk1: 0a 72453i bk2: 0a 70264i bk3: 0a 71115i bk4: 0a 77630i bk5: 0a 74538i bk6: 0a 74345i bk7: 0a 76214i bk8: 0a 79177i bk9: 0a 74510i bk10: 0a 70051i bk11: 0a 69202i bk12: 0a 72625i bk13: 0a 70928i bk14: 0a 68342i bk15: 0a 65744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868935
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.868935
Bank_Level_Parallism = 11.645387
Bank_Level_Parallism_Col = 11.224065
Bank_Level_Parallism_Ready = 8.164190
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.969903 

BW Util details:
bwutil = 0.796801 
total_CMD = 171556 
util_bw = 136693 
Wasted_Col = 166 
Wasted_Row = 0 
Idle = 34697 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 59 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 143 
rwq = 0 
CCDLc_limit_alone = 143 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135404 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34174 
n_act = 1121 
n_pre = 1105 
n_ref = 0 
n_req = 8617 
total_req = 34174 

Dual Bus Interface Util: 
issued_total_row = 2226 
issued_total_col = 34174 
Row_Bus_Util =  0.012975 
CoL_Bus_Util = 0.199200 
Either_Row_CoL_Bus_Util = 0.210730 
Issued_on_Two_Bus_Simul_Util = 0.001446 
issued_two_Eff = 0.006860 
queue_avg = 49.698349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6983
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 27): 
Ready @ 66839 -   mf: uid=1438469, sid4294967295:w4294967295, part=3, addr=0xc1d4db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66743), 
Ready @ 66841 -   mf: uid=1438493, sid4294967295:w4294967295, part=3, addr=0xc2ca0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66745), 
Ready @ 66842 -   mf: uid=1438503, sid4294967295:w4294967295, part=3, addr=0xc2445300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66746), 
Ready @ 66843 -   mf: uid=1438500, sid4294967295:w4294967295, part=3, addr=0xc27bdf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66747), 
Ready @ 66844 -   mf: uid=1438527, sid4294967295:w4294967295, part=3, addr=0xc27bf700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66748), 
Ready @ 66855 -   mf: uid=1438545, sid4294967295:w4294967295, part=3, addr=0xc2ca3f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66759), 
Ready @ 66869 -   mf: uid=1438554, sid4294967295:w4294967295, part=3, addr=0xc2ca3f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66773), 
Ready @ 66880 -   mf: uid=1438550, sid4294967295:w4294967295, part=3, addr=0xc27bbb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66784), 
Ready @ 66880 -   mf: uid=1438570, sid4294967295:w4294967295, part=3, addr=0xc27cab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66784), 
Ready @ 66881 -   mf: uid=1438563, sid4294967295:w4294967295, part=3, addr=0xc27bd380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66785), 
Ready @ 66892 -   mf: uid=1438582, sid4294967295:w4294967295, part=3, addr=0xc2ca0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66796), 
Ready @ 66897 -   mf: uid=1438602, sid4294967295:w4294967295, part=3, addr=0xc20c4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66801), 
Ready @ 66905 -   mf: uid=1438613, sid4294967295:w4294967295, part=3, addr=0xc27bbb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66809), 
Ready @ 66910 -   mf: uid=1438633, sid4294967295:w4294967295, part=3, addr=0xc20cd380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66814), 
Ready @ 66920 -   mf: uid=1438650, sid4294967295:w4294967295, part=3, addr=0xc2ca3300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66824), 
Ready @ 66921 -   mf: uid=1438652, sid4294967295:w4294967295, part=3, addr=0xc20c6780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66825), 
Ready @ 66931 -   mf: uid=1438667, sid4294967295:w4294967295, part=3, addr=0xc27bd300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66835), 
Ready @ 66933 -   mf: uid=1438673, sid4294967295:w4294967295, part=3, addr=0xc2440b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66837), 
Ready @ 66936 -   mf: uid=1438691, sid4294967295:w4294967295, part=3, addr=0xc27bdf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66840), 
Ready @ 66947 -   mf: uid=1438708, sid4294967295:w4294967295, part=3, addr=0xc20ceb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66851), 
Ready @ 66958 -   mf: uid=1438725, sid4294967295:w4294967295, part=3, addr=0xc20cd300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66862), 
Ready @ 66970 -   mf: uid=1438743, sid4294967295:w4294967295, part=3, addr=0xc20caf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66874), 
Ready @ 66971 -   mf: uid=1438745, sid4294967295:w4294967295, part=3, addr=0xc20cdf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66875), 
Ready @ 66983 -   mf: uid=1438753, sid4294967295:w4294967295, part=3, addr=0xc2ca3380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66887), 
Ready @ 66983 -   mf: uid=1438752, sid4294967295:w4294967295, part=3, addr=0xc2440b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66887), 
Ready @ 66984 -   mf: uid=1438772, sid4294967295:w4294967295, part=3, addr=0xc243c380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66888), 
Ready @ 66992 -   mf: uid=1438769, sid4294967295:w4294967295, part=3, addr=0xc20ceb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66896), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135417 n_act=1112 n_pre=1096 n_ref_event=0 n_req=8612 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34158 bw_util=0.7964
n_activity=136879 dram_eff=0.9982
bk0: 0a 74388i bk1: 0a 72676i bk2: 0a 74413i bk3: 0a 71722i bk4: 0a 78073i bk5: 0a 74753i bk6: 0a 76034i bk7: 0a 75174i bk8: 0a 80201i bk9: 0a 71560i bk10: 0a 69765i bk11: 0a 70080i bk12: 0a 77702i bk13: 0a 73141i bk14: 0a 71026i bk15: 0a 67575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869911
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.869911
Bank_Level_Parallism = 11.516473
Bank_Level_Parallism_Col = 11.104475
Bank_Level_Parallism_Ready = 8.079510
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.973167 

BW Util details:
bwutil = 0.796428 
total_CMD = 171556 
util_bw = 136629 
Wasted_Col = 160 
Wasted_Row = 0 
Idle = 34767 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 69 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 132 
rwq = 0 
CCDLc_limit_alone = 132 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135417 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34158 
n_act = 1112 
n_pre = 1096 
n_ref = 0 
n_req = 8612 
total_req = 34158 

Dual Bus Interface Util: 
issued_total_row = 2208 
issued_total_col = 34158 
Row_Bus_Util =  0.012870 
CoL_Bus_Util = 0.199107 
Either_Row_CoL_Bus_Util = 0.210654 
Issued_on_Two_Bus_Simul_Util = 0.001323 
issued_two_Eff = 0.006281 
queue_avg = 49.690018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.69
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 66857 -   mf: uid=1438458, sid4294967295:w4294967295, part=4, addr=0xc27bf800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66761), 
Ready @ 66865 -   mf: uid=1438468, sid4294967295:w4294967295, part=4, addr=0xc2ca4080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66769), 
Ready @ 66870 -   mf: uid=1438486, sid4294967295:w4294967295, part=4, addr=0xc2ca1000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66774), 
Ready @ 66878 -   mf: uid=1438488, sid4294967295:w4294967295, part=4, addr=0xc2443080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66782), 
Ready @ 66882 -   mf: uid=1438501, sid4294967295:w4294967295, part=4, addr=0xc2ca4000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66786), 
Ready @ 66890 -   mf: uid=1438509, sid4294967295:w4294967295, part=4, addr=0xc27cac80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66794), 
Ready @ 66895 -   mf: uid=1438520, sid4294967295:w4294967295, part=4, addr=0xc2443000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66799), 
Ready @ 66896 -   mf: uid=1438538, sid4294967295:w4294967295, part=4, addr=0xc27bbc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66800), 
Ready @ 66897 -   mf: uid=1438558, sid4294967295:w4294967295, part=4, addr=0xc27cac00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66801), 
Ready @ 66898 -   mf: uid=1438576, sid4294967295:w4294967295, part=4, addr=0xc27c4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66802), 
Ready @ 66903 -   mf: uid=1438596, sid4294967295:w4294967295, part=4, addr=0xc27c4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66807), 
Ready @ 66903 -   mf: uid=1438620, sid4294967295:w4294967295, part=4, addr=0xc27be080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66807), 
Ready @ 66904 -   mf: uid=1438635, sid4294967295:w4294967295, part=4, addr=0xc27bbc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66808), 
Ready @ 66915 -   mf: uid=1438656, sid4294967295:w4294967295, part=4, addr=0xc2440c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66819), 
Ready @ 66917 -   mf: uid=1438670, sid4294967295:w4294967295, part=4, addr=0xc27bd400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66821), 
Ready @ 66927 -   mf: uid=1438685, sid4294967295:w4294967295, part=4, addr=0xc27bd480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66831), 
Ready @ 66938 -   mf: uid=1438709, sid4294967295:w4294967295, part=4, addr=0xc27be000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66842), 
Ready @ 66940 -   mf: uid=1438727, sid4294967295:w4294967295, part=4, addr=0xc20cec80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66844), 
Ready @ 66951 -   mf: uid=1438756, sid4294967295:w4294967295, part=4, addr=0xc2440c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66855), 
Ready @ 66963 -   mf: uid=1438751, sid4294967295:w4294967295, part=4, addr=0xc20c5080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66867), 
Ready @ 66976 -   mf: uid=1438761, sid4294967295:w4294967295, part=4, addr=0xc20ce000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66880), 
Ready @ 66976 -   mf: uid=1438788, sid4294967295:w4294967295, part=4, addr=0xc20cb080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66880), 
Ready @ 66977 -   mf: uid=1438776, sid4294967295:w4294967295, part=4, addr=0xc20cec00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66881), 
Ready @ 66977 -   mf: uid=1438796, sid4294967295:w4294967295, part=4, addr=0xc1d4d080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66881), 
Ready @ 66978 -   mf: uid=1438815, sid4294967295:w4294967295, part=4, addr=0xc1d4d000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66882), 
Ready @ 66988 -   mf: uid=1438802, sid4294967295:w4294967295, part=4, addr=0xc2442480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66892), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135423 n_act=1106 n_pre=1090 n_ref_event=0 n_req=8612 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34154 bw_util=0.7963
n_activity=136809 dram_eff=0.9986
bk0: 0a 77121i bk1: 0a 73002i bk2: 0a 70316i bk3: 0a 70623i bk4: 0a 75937i bk5: 0a 79037i bk6: 0a 76990i bk7: 0a 76035i bk8: 0a 77411i bk9: 0a 77924i bk10: 0a 74805i bk11: 0a 68869i bk12: 0a 76776i bk13: 0a 75422i bk14: 0a 75814i bk15: 0a 72880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870613
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.870613
Bank_Level_Parallism = 11.369673
Bank_Level_Parallism_Col = 10.968690
Bank_Level_Parallism_Ready = 7.957882
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.977541 

BW Util details:
bwutil = 0.796335 
total_CMD = 171556 
util_bw = 136615 
Wasted_Col = 105 
Wasted_Row = 19 
Idle = 34817 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 56 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 73 
rwq = 0 
CCDLc_limit_alone = 73 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135423 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34154 
n_act = 1106 
n_pre = 1090 
n_ref = 0 
n_req = 8612 
total_req = 34154 

Dual Bus Interface Util: 
issued_total_row = 2196 
issued_total_col = 34154 
Row_Bus_Util =  0.012800 
CoL_Bus_Util = 0.199084 
Either_Row_CoL_Bus_Util = 0.210619 
Issued_on_Two_Bus_Simul_Util = 0.001265 
issued_two_Eff = 0.006006 
queue_avg = 49.739635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 66822 -   mf: uid=1438491, sid4294967295:w4294967295, part=5, addr=0xc2443100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66726), 
Ready @ 66823 -   mf: uid=1438511, sid4294967295:w4294967295, part=5, addr=0xc27cad80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66727), 
Ready @ 66835 -   mf: uid=1438518, sid4294967295:w4294967295, part=5, addr=0xc2ca4d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66739), 
Ready @ 66842 -   mf: uid=1438535, sid4294967295:w4294967295, part=5, addr=0xc2ca4180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66746), 
Ready @ 66853 -   mf: uid=1438539, sid4294967295:w4294967295, part=5, addr=0xc2ca1100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66757), 
Ready @ 66854 -   mf: uid=1438566, sid4294967295:w4294967295, part=5, addr=0xc27bbd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66758), 
Ready @ 66861 -   mf: uid=1438577, sid4294967295:w4294967295, part=5, addr=0xc27cad00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66765), 
Ready @ 66866 -   mf: uid=1438586, sid4294967295:w4294967295, part=5, addr=0xc27be180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66770), 
Ready @ 66866 -   mf: uid=1438600, sid4294967295:w4294967295, part=5, addr=0xc2ca4100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66770), 
Ready @ 66877 -   mf: uid=1438626, sid4294967295:w4294967295, part=5, addr=0xc2440d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66781), 
Ready @ 66878 -   mf: uid=1438617, sid4294967295:w4294967295, part=5, addr=0xc27bd500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66782), 
Ready @ 66889 -   mf: uid=1438636, sid4294967295:w4294967295, part=5, addr=0xc20ced80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66793), 
Ready @ 66906 -   mf: uid=1438628, sid4294967295:w4294967295, part=5, addr=0xc27bbd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66810), 
Ready @ 66919 -   mf: uid=1438649, sid4294967295:w4294967295, part=5, addr=0xc20cb180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66823), 
Ready @ 66919 -   mf: uid=1438657, sid4294967295:w4294967295, part=5, addr=0xc27be100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66823), 
Ready @ 66920 -   mf: uid=1438671, sid4294967295:w4294967295, part=5, addr=0xc243c580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66824), 
Ready @ 66931 -   mf: uid=1438672, sid4294967295:w4294967295, part=5, addr=0xc20c6900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66835), 
Ready @ 66933 -   mf: uid=1438693, sid4294967295:w4294967295, part=5, addr=0xc27bd580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66837), 
Ready @ 66944 -   mf: uid=1438692, sid4294967295:w4294967295, part=5, addr=0xc2440d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66848), 
Ready @ 66945 -   mf: uid=1438698, sid4294967295:w4294967295, part=5, addr=0xc2442580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66849), 
Ready @ 66946 -   mf: uid=1438697, sid4294967295:w4294967295, part=5, addr=0xc20c5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66850), 
Ready @ 66956 -   mf: uid=1438710, sid4294967295:w4294967295, part=5, addr=0xc20c5d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66860), 
Ready @ 66957 -   mf: uid=1438723, sid4294967295:w4294967295, part=5, addr=0xc20ce100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66861), 
Ready @ 66967 -   mf: uid=1438734, sid4294967295:w4294967295, part=5, addr=0xc20cd580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66871), 
Ready @ 66977 -   mf: uid=1438749, sid4294967295:w4294967295, part=5, addr=0xc20ced00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66881), 
Ready @ 66981 -   mf: uid=1438750, sid4294967295:w4294967295, part=5, addr=0xc20c6980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66885), 
Ready @ 66992 -   mf: uid=1438785, sid4294967295:w4294967295, part=5, addr=0xc2442500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66896), 
Ready @ 66993 -   mf: uid=1438765, sid4294967295:w4294967295, part=5, addr=0xc20c5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66897), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135418 n_act=1133 n_pre=1117 n_ref_event=0 n_req=8612 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34156 bw_util=0.7964
n_activity=136802 dram_eff=0.9987
bk0: 0a 76161i bk1: 0a 73543i bk2: 0a 76702i bk3: 0a 73668i bk4: 0a 81377i bk5: 0a 76807i bk6: 0a 79901i bk7: 0a 79439i bk8: 0a 79033i bk9: 0a 75386i bk10: 0a 71993i bk11: 0a 69863i bk12: 0a 74951i bk13: 0a 73289i bk14: 0a 72465i bk15: 0a 69973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.867454
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.867454
Bank_Level_Parallism = 11.329903
Bank_Level_Parallism_Col = 10.911118
Bank_Level_Parallism_Ready = 7.915852
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.975868 

BW Util details:
bwutil = 0.796381 
total_CMD = 171556 
util_bw = 136621 
Wasted_Col = 107 
Wasted_Row = 0 
Idle = 34828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 41 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 90 
rwq = 0 
CCDLc_limit_alone = 90 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135418 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34156 
n_act = 1133 
n_pre = 1117 
n_ref = 0 
n_req = 8612 
total_req = 34156 

Dual Bus Interface Util: 
issued_total_row = 2250 
issued_total_col = 34156 
Row_Bus_Util =  0.013115 
CoL_Bus_Util = 0.199095 
Either_Row_CoL_Bus_Util = 0.210648 
Issued_on_Two_Bus_Simul_Util = 0.001562 
issued_two_Eff = 0.007416 
queue_avg = 49.736908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7369
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 29): 
Ready @ 66807 -   mf: uid=1438482, sid4294967295:w4294967295, part=6, addr=0xc2ca0600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66711), 
Ready @ 66809 -   mf: uid=1438497, sid4294967295:w4294967295, part=6, addr=0xc27bee80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66713), 
Ready @ 66820 -   mf: uid=1438492, sid4294967295:w4294967295, part=6, addr=0xc20c6a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66724), 
Ready @ 66823 -   mf: uid=1438507, sid4294967295:w4294967295, part=6, addr=0xc20c6a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66727), 
Ready @ 66850 -   mf: uid=1438496, sid4294967295:w4294967295, part=6, addr=0xc2446e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66754), 
Ready @ 66854 -   mf: uid=1438517, sid4294967295:w4294967295, part=6, addr=0xc2ca0680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66758), 
Ready @ 66862 -   mf: uid=1438537, sid4294967295:w4294967295, part=6, addr=0xc2ca4200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66766), 
Ready @ 66867 -   mf: uid=1438556, sid4294967295:w4294967295, part=6, addr=0xc2446280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66771), 
Ready @ 66874 -   mf: uid=1438555, sid4294967295:w4294967295, part=6, addr=0xc2446200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66778), 
Ready @ 66887 -   mf: uid=1438567, sid4294967295:w4294967295, part=6, addr=0xc27bd680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66791), 
Ready @ 66892 -   mf: uid=1438578, sid4294967295:w4294967295, part=6, addr=0xc27bd600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66796), 
Ready @ 66903 -   mf: uid=1438591, sid4294967295:w4294967295, part=6, addr=0xc2ca4280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66807), 
Ready @ 66904 -   mf: uid=1438597, sid4294967295:w4294967295, part=6, addr=0xc2444a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66808), 
Ready @ 66915 -   mf: uid=1438601, sid4294967295:w4294967295, part=6, addr=0xc2444a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66819), 
Ready @ 66920 -   mf: uid=1438612, sid4294967295:w4294967295, part=6, addr=0xc2447a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66824), 
Ready @ 66920 -   mf: uid=1438605, sid4294967295:w4294967295, part=6, addr=0xc20c4680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66824), 
Ready @ 66921 -   mf: uid=1438637, sid4294967295:w4294967295, part=6, addr=0xc27bfa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66825), 
Ready @ 66923 -   mf: uid=1438655, sid4294967295:w4294967295, part=6, addr=0xc27bfa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66827), 
Ready @ 66934 -   mf: uid=1438664, sid4294967295:w4294967295, part=6, addr=0xc2440e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66838), 
Ready @ 66942 -   mf: uid=1438680, sid4294967295:w4294967295, part=6, addr=0xc2440e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66846), 
Ready @ 66942 -   mf: uid=1438677, sid4294967295:w4294967295, part=6, addr=0xc243d200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66846), 
Ready @ 66942 -   mf: uid=1438701, sid4294967295:w4294967295, part=6, addr=0xc243d280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66846), 
Ready @ 66943 -   mf: uid=1438699, sid4294967295:w4294967295, part=6, addr=0xc2442600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66847), 
Ready @ 66965 -   mf: uid=1438716, sid4294967295:w4294967295, part=6, addr=0xc2442680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66869), 
Ready @ 66966 -   mf: uid=1438732, sid4294967295:w4294967295, part=6, addr=0xc20c4600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66870), 
Ready @ 66967 -   mf: uid=1438737, sid4294967295:w4294967295, part=6, addr=0xc2447a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66871), 
Ready @ 66979 -   mf: uid=1438757, sid4294967295:w4294967295, part=6, addr=0xc20cee00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66883), 
Ready @ 66984 -   mf: uid=1438760, sid4294967295:w4294967295, part=6, addr=0xc20c5e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66888), 
Ready @ 66991 -   mf: uid=1438775, sid4294967295:w4294967295, part=6, addr=0xc20c5e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66895), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135435 n_act=1114 n_pre=1098 n_ref_event=0 n_req=8612 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34160 bw_util=0.7965
n_activity=136901 dram_eff=0.9981
bk0: 0a 72273i bk1: 0a 70566i bk2: 0a 71387i bk3: 0a 73417i bk4: 0a 77360i bk5: 0a 72898i bk6: 0a 75929i bk7: 0a 74486i bk8: 0a 76968i bk9: 0a 74987i bk10: 0a 69096i bk11: 0a 69135i bk12: 0a 73606i bk13: 0a 73596i bk14: 0a 68856i bk15: 0a 63952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.869677
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.869677
Bank_Level_Parallism = 11.663478
Bank_Level_Parallism_Col = 11.246350
Bank_Level_Parallism_Ready = 8.175226
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.976436 

BW Util details:
bwutil = 0.796475 
total_CMD = 171556 
util_bw = 136639 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 34799 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 62 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 93 
rwq = 0 
CCDLc_limit_alone = 93 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135435 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34160 
n_act = 1114 
n_pre = 1098 
n_ref = 0 
n_req = 8612 
total_req = 34160 

Dual Bus Interface Util: 
issued_total_row = 2212 
issued_total_col = 34160 
Row_Bus_Util =  0.012894 
CoL_Bus_Util = 0.199119 
Either_Row_CoL_Bus_Util = 0.210549 
Issued_on_Two_Bus_Simul_Util = 0.001463 
issued_two_Eff = 0.006949 
queue_avg = 49.733086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7331
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 30): 
Ready @ 66825 -   mf: uid=1438427, sid4294967295:w4294967295, part=7, addr=0xc243a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66729), 
Ready @ 66837 -   mf: uid=1438439, sid4294967295:w4294967295, part=7, addr=0xc27bef00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66741), 
Ready @ 66842 -   mf: uid=1438453, sid4294967295:w4294967295, part=7, addr=0xc27bcb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66746), 
Ready @ 66850 -   mf: uid=1438455, sid4294967295:w4294967295, part=7, addr=0xc2446f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66754), 
Ready @ 66854 -   mf: uid=1438473, sid4294967295:w4294967295, part=7, addr=0xc27bef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66758), 
Ready @ 66856 -   mf: uid=1438483, sid4294967295:w4294967295, part=7, addr=0xc20c6b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66760), 
Ready @ 66859 -   mf: uid=1438498, sid4294967295:w4294967295, part=7, addr=0xc20c6b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66763), 
Ready @ 66867 -   mf: uid=1438504, sid4294967295:w4294967295, part=7, addr=0xc2ca0700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66771), 
Ready @ 66868 -   mf: uid=1438521, sid4294967295:w4294967295, part=7, addr=0xc2ca0780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66772), 
Ready @ 66870 -   mf: uid=1438542, sid4294967295:w4294967295, part=7, addr=0xc27bd700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66774), 
Ready @ 66882 -   mf: uid=1438540, sid4294967295:w4294967295, part=7, addr=0xc2ca4380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66786), 
Ready @ 66884 -   mf: uid=1438564, sid4294967295:w4294967295, part=7, addr=0xc2444b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66788), 
Ready @ 66895 -   mf: uid=1438583, sid4294967295:w4294967295, part=7, addr=0xc2446380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66799), 
Ready @ 66896 -   mf: uid=1438592, sid4294967295:w4294967295, part=7, addr=0xc2ca4300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66800), 
Ready @ 66907 -   mf: uid=1438604, sid4294967295:w4294967295, part=7, addr=0xc2446f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66811), 
Ready @ 66909 -   mf: uid=1438607, sid4294967295:w4294967295, part=7, addr=0xc20c4700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66813), 
Ready @ 66920 -   mf: uid=1438623, sid4294967295:w4294967295, part=7, addr=0xc27bd780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66824), 
Ready @ 66921 -   mf: uid=1438625, sid4294967295:w4294967295, part=7, addr=0xc2447b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66825), 
Ready @ 66922 -   mf: uid=1438658, sid4294967295:w4294967295, part=7, addr=0xc20c5380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66826), 
Ready @ 66934 -   mf: uid=1438665, sid4294967295:w4294967295, part=7, addr=0xc20c5300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66838), 
Ready @ 66934 -   mf: uid=1438684, sid4294967295:w4294967295, part=7, addr=0xc27bfb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66838), 
Ready @ 66935 -   mf: uid=1438703, sid4294967295:w4294967295, part=7, addr=0xc27bfb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66839), 
Ready @ 66945 -   mf: uid=1438721, sid4294967295:w4294967295, part=7, addr=0xc243d380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66849), 
Ready @ 66946 -   mf: uid=1438740, sid4294967295:w4294967295, part=7, addr=0xc2446300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66850), 
Ready @ 66956 -   mf: uid=1438754, sid4294967295:w4294967295, part=7, addr=0xc2440f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66860), 
Ready @ 66960 -   mf: uid=1438778, sid4294967295:w4294967295, part=7, addr=0xc2440f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66864), 
Ready @ 66961 -   mf: uid=1438779, sid4294967295:w4294967295, part=7, addr=0xc2442780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66865), 
Ready @ 66971 -   mf: uid=1438804, sid4294967295:w4294967295, part=7, addr=0xc2442700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66875), 
Ready @ 66972 -   mf: uid=1438801, sid4294967295:w4294967295, part=7, addr=0xc2444b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66876), 
Ready @ 66972 -   mf: uid=1438812, sid4294967295:w4294967295, part=7, addr=0xc243d300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66876), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135406 n_act=1126 n_pre=1110 n_ref_event=0 n_req=8612 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34161 bw_util=0.7965
n_activity=136826 dram_eff=0.9987
bk0: 0a 74832i bk1: 0a 73172i bk2: 0a 74925i bk3: 0a 71983i bk4: 0a 77247i bk5: 0a 74983i bk6: 0a 78573i bk7: 0a 75541i bk8: 0a 77987i bk9: 0a 75780i bk10: 0a 71307i bk11: 0a 70817i bk12: 0a 76119i bk13: 0a 72979i bk14: 0a 69548i bk15: 0a 65863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.868273
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.868273
Bank_Level_Parallism = 11.494858
Bank_Level_Parallism_Col = 11.077868
Bank_Level_Parallism_Ready = 8.042962
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.977223 

BW Util details:
bwutil = 0.796498 
total_CMD = 171556 
util_bw = 136643 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 34819 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135406 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34161 
n_act = 1126 
n_pre = 1110 
n_ref = 0 
n_req = 8612 
total_req = 34161 

Dual Bus Interface Util: 
issued_total_row = 2236 
issued_total_col = 34161 
Row_Bus_Util =  0.013034 
CoL_Bus_Util = 0.199124 
Either_Row_CoL_Bus_Util = 0.210718 
Issued_on_Two_Bus_Simul_Util = 0.001440 
issued_two_Eff = 0.006833 
queue_avg = 49.737556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7376
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 66822 -   mf: uid=1438479, sid4294967295:w4294967295, part=8, addr=0xc27bcc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66726), 
Ready @ 66833 -   mf: uid=1438489, sid4294967295:w4294967295, part=8, addr=0xc2ca0800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66737), 
Ready @ 66844 -   mf: uid=1438510, sid4294967295:w4294967295, part=8, addr=0xc2ca3880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66748), 
Ready @ 66855 -   mf: uid=1438512, sid4294967295:w4294967295, part=8, addr=0xc20c6c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66759), 
Ready @ 66866 -   mf: uid=1438523, sid4294967295:w4294967295, part=8, addr=0xc27bf080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66770), 
Ready @ 66877 -   mf: uid=1438522, sid4294967295:w4294967295, part=8, addr=0xc2447000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66781), 
Ready @ 66888 -   mf: uid=1438530, sid4294967295:w4294967295, part=8, addr=0xc2ca0880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66792), 
Ready @ 66900 -   mf: uid=1438533, sid4294967295:w4294967295, part=8, addr=0xc2446400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66804), 
Ready @ 66902 -   mf: uid=1438547, sid4294967295:w4294967295, part=8, addr=0xc2447080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66806), 
Ready @ 66910 -   mf: uid=1438552, sid4294967295:w4294967295, part=8, addr=0xc2ca4400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66814), 
Ready @ 66911 -   mf: uid=1438572, sid4294967295:w4294967295, part=8, addr=0xc20c6c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66815), 
Ready @ 66922 -   mf: uid=1438579, sid4294967295:w4294967295, part=8, addr=0xc2ca2000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66826), 
Ready @ 66930 -   mf: uid=1438599, sid4294967295:w4294967295, part=8, addr=0xc2ca4480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66834), 
Ready @ 66938 -   mf: uid=1438598, sid4294967295:w4294967295, part=8, addr=0xc27bd800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66842), 
Ready @ 66942 -   mf: uid=1438619, sid4294967295:w4294967295, part=8, addr=0xc2447c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66846), 
Ready @ 66950 -   mf: uid=1438618, sid4294967295:w4294967295, part=8, addr=0xc2444c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66854), 
Ready @ 66950 -   mf: uid=1438639, sid4294967295:w4294967295, part=8, addr=0xc27bd880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66854), 
Ready @ 66951 -   mf: uid=1438642, sid4294967295:w4294967295, part=8, addr=0xc2447c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66855), 
Ready @ 66953 -   mf: uid=1438659, sid4294967295:w4294967295, part=8, addr=0xc2ca2080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66857), 
Ready @ 66955 -   mf: uid=1438682, sid4294967295:w4294967295, part=8, addr=0xc27bfc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66859), 
Ready @ 66956 -   mf: uid=1438681, sid4294967295:w4294967295, part=8, addr=0xc20c4880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66860), 
Ready @ 66958 -   mf: uid=1438694, sid4294967295:w4294967295, part=8, addr=0xc27c5000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66862), 
Ready @ 66958 -   mf: uid=1438702, sid4294967295:w4294967295, part=8, addr=0xc20c5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66862), 
Ready @ 66969 -   mf: uid=1438711, sid4294967295:w4294967295, part=8, addr=0xc2441000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66873), 
Ready @ 66969 -   mf: uid=1438712, sid4294967295:w4294967295, part=8, addr=0xc2446480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66873), 
Ready @ 66970 -   mf: uid=1438720, sid4294967295:w4294967295, part=8, addr=0xc243d400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66874), 
Ready @ 66989 -   mf: uid=1438733, sid4294967295:w4294967295, part=8, addr=0xc27bfc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66893), 
Ready @ 66989 -   mf: uid=1438730, sid4294967295:w4294967295, part=8, addr=0xc20c4800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66893), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135495 n_act=1097 n_pre=1081 n_ref_event=0 n_req=8611 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34151 bw_util=0.7963
n_activity=136841 dram_eff=0.9983
bk0: 0a 74457i bk1: 0a 74130i bk2: 0a 72793i bk3: 0a 73570i bk4: 0a 75771i bk5: 0a 75087i bk6: 0a 75798i bk7: 0a 74131i bk8: 0a 75039i bk9: 0a 75185i bk10: 0a 71867i bk11: 0a 69773i bk12: 0a 75065i bk13: 0a 71332i bk14: 0a 69712i bk15: 0a 70891i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.871651
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.871651
Bank_Level_Parallism = 11.545829
Bank_Level_Parallism_Col = 11.140346
Bank_Level_Parallism_Ready = 8.098060
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.977009 

BW Util details:
bwutil = 0.796265 
total_CMD = 171556 
util_bw = 136601 
Wasted_Col = 127 
Wasted_Row = 15 
Idle = 34813 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 73 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 97 
rwq = 0 
CCDLc_limit_alone = 97 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135495 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34151 
n_act = 1097 
n_pre = 1081 
n_ref = 0 
n_req = 8611 
total_req = 34151 

Dual Bus Interface Util: 
issued_total_row = 2178 
issued_total_col = 34151 
Row_Bus_Util =  0.012696 
CoL_Bus_Util = 0.199066 
Either_Row_CoL_Bus_Util = 0.210200 
Issued_on_Two_Bus_Simul_Util = 0.001562 
issued_two_Eff = 0.007432 
queue_avg = 49.744583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.7446
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 66833 -   mf: uid=1438505, sid4294967295:w4294967295, part=9, addr=0xc2447180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66737), 
Ready @ 66844 -   mf: uid=1438508, sid4294967295:w4294967295, part=9, addr=0xc2ca0900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66748), 
Ready @ 66855 -   mf: uid=1438513, sid4294967295:w4294967295, part=9, addr=0xc2ca0980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66759), 
Ready @ 66866 -   mf: uid=1438519, sid4294967295:w4294967295, part=9, addr=0xc20c6d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66770), 
Ready @ 66881 -   mf: uid=1438528, sid4294967295:w4294967295, part=9, addr=0xc20c6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66785), 
Ready @ 66894 -   mf: uid=1438532, sid4294967295:w4294967295, part=9, addr=0xc2447100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66798), 
Ready @ 66902 -   mf: uid=1438549, sid4294967295:w4294967295, part=9, addr=0xc2ca4580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66806), 
Ready @ 66906 -   mf: uid=1438571, sid4294967295:w4294967295, part=9, addr=0xc2446500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66810), 
Ready @ 66914 -   mf: uid=1438589, sid4294967295:w4294967295, part=9, addr=0xc2446580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66818), 
Ready @ 66919 -   mf: uid=1438610, sid4294967295:w4294967295, part=9, addr=0xc27bd900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66823), 
Ready @ 66919 -   mf: uid=1438629, sid4294967295:w4294967295, part=9, addr=0xc2442980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66823), 
Ready @ 66927 -   mf: uid=1438643, sid4294967295:w4294967295, part=9, addr=0xc2ca4500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66831), 
Ready @ 66931 -   mf: uid=1438640, sid4294967295:w4294967295, part=9, addr=0xc27bd980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66835), 
Ready @ 66932 -   mf: uid=1438660, sid4294967295:w4294967295, part=9, addr=0xc2447d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66836), 
Ready @ 66933 -   mf: uid=1438686, sid4294967295:w4294967295, part=9, addr=0xc2447d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66837), 
Ready @ 66935 -   mf: uid=1438724, sid4294967295:w4294967295, part=9, addr=0xc27bfd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66839), 
Ready @ 66938 -   mf: uid=1438714, sid4294967295:w4294967295, part=9, addr=0xc20c5580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66842), 
Ready @ 66939 -   mf: uid=1438731, sid4294967295:w4294967295, part=9, addr=0xc27c5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66843), 
Ready @ 66941 -   mf: uid=1438735, sid4294967295:w4294967295, part=9, addr=0xc27bfd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66845), 
Ready @ 66953 -   mf: uid=1438747, sid4294967295:w4294967295, part=9, addr=0xc2444d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66857), 
Ready @ 66954 -   mf: uid=1438770, sid4294967295:w4294967295, part=9, addr=0xc27c5180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66858), 
Ready @ 66954 -   mf: uid=1438773, sid4294967295:w4294967295, part=9, addr=0xc2ca2d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66858), 
Ready @ 66954 -   mf: uid=1438783, sid4294967295:w4294967295, part=9, addr=0xc2444d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66858), 
Ready @ 66955 -   mf: uid=1438782, sid4294967295:w4294967295, part=9, addr=0xc2441100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66859), 
Ready @ 66961 -   mf: uid=1438797, sid4294967295:w4294967295, part=9, addr=0xc243d580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66865), 
Ready @ 66972 -   mf: uid=1438794, sid4294967295:w4294967295, part=9, addr=0xc20c6100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66876), 
Ready @ 66980 -   mf: uid=1438807, sid4294967295:w4294967295, part=9, addr=0xc2441180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66884), 
Ready @ 66991 -   mf: uid=1438806, sid4294967295:w4294967295, part=9, addr=0xc2442900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66895), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135492 n_act=1080 n_pre=1064 n_ref_event=0 n_req=8612 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34152 bw_util=0.7963
n_activity=136875 dram_eff=0.998
bk0: 0a 74412i bk1: 0a 74618i bk2: 0a 72369i bk3: 0a 71662i bk4: 0a 77438i bk5: 0a 75283i bk6: 0a 75916i bk7: 0a 75919i bk8: 0a 75401i bk9: 0a 71398i bk10: 0a 69438i bk11: 0a 70313i bk12: 0a 74950i bk13: 0a 71384i bk14: 0a 70141i bk15: 0a 68966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.873655
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.873655
Bank_Level_Parallism = 11.580412
Bank_Level_Parallism_Col = 11.178926
Bank_Level_Parallism_Ready = 8.135489
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.970641 

BW Util details:
bwutil = 0.796288 
total_CMD = 171556 
util_bw = 136605 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 34777 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 62 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135492 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34152 
n_act = 1080 
n_pre = 1064 
n_ref = 0 
n_req = 8612 
total_req = 34152 

Dual Bus Interface Util: 
issued_total_row = 2144 
issued_total_col = 34152 
Row_Bus_Util =  0.012497 
CoL_Bus_Util = 0.199072 
Either_Row_CoL_Bus_Util = 0.210217 
Issued_on_Two_Bus_Simul_Util = 0.001352 
issued_two_Eff = 0.006433 
queue_avg = 49.736034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.736
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 26): 
Ready @ 66802 -   mf: uid=1438499, sid4294967295:w4294967295, part=10, addr=0xc2ca1680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66706), 
Ready @ 66803 -   mf: uid=1438495, sid4294967295:w4294967295, part=10, addr=0xc27c0a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66707), 
Ready @ 66805 -   mf: uid=1438531, sid4294967295:w4294967295, part=10, addr=0xc2ca2e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66709), 
Ready @ 66816 -   mf: uid=1438559, sid4294967295:w4294967295, part=10, addr=0xc20c9e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66720), 
Ready @ 66817 -   mf: uid=1438543, sid4294967295:w4294967295, part=10, addr=0xc20c9e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66721), 
Ready @ 66828 -   mf: uid=1438569, sid4294967295:w4294967295, part=10, addr=0xc20c3e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66732), 
Ready @ 66830 -   mf: uid=1438553, sid4294967295:w4294967295, part=10, addr=0xc20c3e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66734), 
Ready @ 66841 -   mf: uid=1438580, sid4294967295:w4294967295, part=10, addr=0xc27be600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66745), 
Ready @ 66842 -   mf: uid=1438561, sid4294967295:w4294967295, part=10, addr=0xc2445a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66746), 
Ready @ 66853 -   mf: uid=1438588, sid4294967295:w4294967295, part=10, addr=0xc2445a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66757), 
Ready @ 66855 -   mf: uid=1438581, sid4294967295:w4294967295, part=10, addr=0xc27be680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66759), 
Ready @ 66865 -   mf: uid=1438594, sid4294967295:w4294967295, part=10, addr=0xc2ca4600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66769), 
Ready @ 66867 -   mf: uid=1438614, sid4294967295:w4294967295, part=10, addr=0xc20cda80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66771), 
Ready @ 66878 -   mf: uid=1438638, sid4294967295:w4294967295, part=10, addr=0xc20cda00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66782), 
Ready @ 66880 -   mf: uid=1438651, sid4294967295:w4294967295, part=10, addr=0xc2ca4680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66784), 
Ready @ 66890 -   mf: uid=1438666, sid4294967295:w4294967295, part=10, addr=0xc27bc200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66794), 
Ready @ 66892 -   mf: uid=1438668, sid4294967295:w4294967295, part=10, addr=0xc27bda80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66796), 
Ready @ 66917 -   mf: uid=1438687, sid4294967295:w4294967295, part=10, addr=0xc2441e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66821), 
Ready @ 66928 -   mf: uid=1438713, sid4294967295:w4294967295, part=10, addr=0xc27bf280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66832), 
Ready @ 66929 -   mf: uid=1438704, sid4294967295:w4294967295, part=10, addr=0xc27bda00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66833), 
Ready @ 66940 -   mf: uid=1438748, sid4294967295:w4294967295, part=10, addr=0xc2441e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66844), 
Ready @ 66951 -   mf: uid=1438758, sid4294967295:w4294967295, part=10, addr=0xc27bfe00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66855), 
Ready @ 66953 -   mf: uid=1438766, sid4294967295:w4294967295, part=10, addr=0xc20c6280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66857), 
Ready @ 66964 -   mf: uid=1438774, sid4294967295:w4294967295, part=10, addr=0xc20c6200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66868), 
Ready @ 66975 -   mf: uid=1438795, sid4294967295:w4294967295, part=10, addr=0xc27bfe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66879), 
Ready @ 66986 -   mf: uid=1438798, sid4294967295:w4294967295, part=10, addr=0xc27bf200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66890), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135468 n_act=1090 n_pre=1074 n_ref_event=0 n_req=8613 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34169 bw_util=0.7967
n_activity=136887 dram_eff=0.9985
bk0: 0a 73923i bk1: 0a 74372i bk2: 0a 74596i bk3: 0a 74579i bk4: 0a 78893i bk5: 0a 76904i bk6: 0a 79417i bk7: 0a 75171i bk8: 0a 76686i bk9: 0a 74289i bk10: 0a 71072i bk11: 0a 70046i bk12: 0a 72694i bk13: 0a 72653i bk14: 0a 70599i bk15: 0a 68213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.872500
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.872500
Bank_Level_Parallism = 11.472564
Bank_Level_Parallism_Col = 11.064246
Bank_Level_Parallism_Ready = 8.052786
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.971551 

BW Util details:
bwutil = 0.796684 
total_CMD = 171556 
util_bw = 136674 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 34758 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 56 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135468 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34169 
n_act = 1090 
n_pre = 1074 
n_ref = 0 
n_req = 8613 
total_req = 34169 

Dual Bus Interface Util: 
issued_total_row = 2164 
issued_total_col = 34169 
Row_Bus_Util =  0.012614 
CoL_Bus_Util = 0.199171 
Either_Row_CoL_Bus_Util = 0.210357 
Issued_on_Two_Bus_Simul_Util = 0.001428 
issued_two_Eff = 0.006789 
queue_avg = 49.712040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.712
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 28): 
Ready @ 66812 -   mf: uid=1438484, sid4294967295:w4294967295, part=11, addr=0xc20c9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66716), 
Ready @ 66823 -   mf: uid=1438515, sid4294967295:w4294967295, part=11, addr=0xc20c9f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66727), 
Ready @ 66824 -   mf: uid=1438506, sid4294967295:w4294967295, part=11, addr=0xc2ca1780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66728), 
Ready @ 66837 -   mf: uid=1438529, sid4294967295:w4294967295, part=11, addr=0xc2ca4700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66741), 
Ready @ 66849 -   mf: uid=1438544, sid4294967295:w4294967295, part=11, addr=0xc20c3f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66753), 
Ready @ 66860 -   mf: uid=1438541, sid4294967295:w4294967295, part=11, addr=0xc27be700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66764), 
Ready @ 66873 -   mf: uid=1438548, sid4294967295:w4294967295, part=11, addr=0xc20c9f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66777), 
Ready @ 66874 -   mf: uid=1438568, sid4294967295:w4294967295, part=11, addr=0xc2445b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66778), 
Ready @ 66874 -   mf: uid=1438575, sid4294967295:w4294967295, part=11, addr=0xc2445b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66778), 
Ready @ 66882 -   mf: uid=1438590, sid4294967295:w4294967295, part=11, addr=0xc20cdb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66786), 
Ready @ 66887 -   mf: uid=1438593, sid4294967295:w4294967295, part=11, addr=0xc27be780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66791), 
Ready @ 66890 -   mf: uid=1438606, sid4294967295:w4294967295, part=11, addr=0xc27bf300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66794), 
Ready @ 66894 -   mf: uid=1438615, sid4294967295:w4294967295, part=11, addr=0xc27bc380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66798), 
Ready @ 66895 -   mf: uid=1438631, sid4294967295:w4294967295, part=11, addr=0xc27bc300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66799), 
Ready @ 66897 -   mf: uid=1438632, sid4294967295:w4294967295, part=11, addr=0xc2ca4780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66801), 
Ready @ 66902 -   mf: uid=1438646, sid4294967295:w4294967295, part=11, addr=0xc27bff00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66806), 
Ready @ 66904 -   mf: uid=1438653, sid4294967295:w4294967295, part=11, addr=0xc27bdb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66808), 
Ready @ 66915 -   mf: uid=1438662, sid4294967295:w4294967295, part=11, addr=0xc27bdb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66819), 
Ready @ 66926 -   mf: uid=1438678, sid4294967295:w4294967295, part=11, addr=0xc20cdb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66830), 
Ready @ 66946 -   mf: uid=1438700, sid4294967295:w4294967295, part=11, addr=0xc20c6300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66850), 
Ready @ 66950 -   mf: uid=1438717, sid4294967295:w4294967295, part=11, addr=0xc27bff80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66854), 
Ready @ 66958 -   mf: uid=1438736, sid4294967295:w4294967295, part=11, addr=0xc2441f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66862), 
Ready @ 66959 -   mf: uid=1438764, sid4294967295:w4294967295, part=11, addr=0xc20c6380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66863), 
Ready @ 66963 -   mf: uid=1438786, sid4294967295:w4294967295, part=11, addr=0xc20ccf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66867), 
Ready @ 66971 -   mf: uid=1438787, sid4294967295:w4294967295, part=11, addr=0xc27bf380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66875), 
Ready @ 66971 -   mf: uid=1438800, sid4294967295:w4294967295, part=11, addr=0xc2444f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66875), 
Ready @ 66975 -   mf: uid=1438818, sid4294967295:w4294967295, part=11, addr=0xc2441f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66879), 
Ready @ 66985 -   mf: uid=1438822, sid4294967295:w4294967295, part=11, addr=0xc20cf300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (66889), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=171556 n_nop=135477 n_act=1076 n_pre=1060 n_ref_event=0 n_req=8615 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34171 bw_util=0.7967
n_activity=136904 dram_eff=0.9984
bk0: 0a 70899i bk1: 0a 74097i bk2: 0a 76248i bk3: 0a 74666i bk4: 0a 80737i bk5: 0a 77878i bk6: 0a 79843i bk7: 0a 75172i bk8: 0a 77195i bk9: 0a 71376i bk10: 0a 72427i bk11: 0a 70349i bk12: 0a 76238i bk13: 0a 73249i bk14: 0a 67408i bk15: 0a 66653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.874167
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.874167
Bank_Level_Parallism = 11.466957
Bank_Level_Parallism_Col = 11.073756
Bank_Level_Parallism_Ready = 8.046784
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.971667 

BW Util details:
bwutil = 0.796731 
total_CMD = 171556 
util_bw = 136684 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 34730 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 65 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 121 
rwq = 0 
CCDLc_limit_alone = 121 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 171556 
n_nop = 135477 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34171 
n_act = 1076 
n_pre = 1060 
n_ref = 0 
n_req = 8615 
total_req = 34171 

Dual Bus Interface Util: 
issued_total_row = 2136 
issued_total_col = 34171 
Row_Bus_Util =  0.012451 
CoL_Bus_Util = 0.199183 
Either_Row_CoL_Bus_Util = 0.210305 
Issued_on_Two_Bus_Simul_Util = 0.001329 
issued_two_Eff = 0.006319 
queue_avg = 49.691105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=49.6911

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21484, Miss = 21484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21484, Miss = 21484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21476, Miss = 21476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 21479, Miss = 21479, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 21476, Miss = 21476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 21476, Miss = 21476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21476, Miss = 21476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21476, Miss = 21476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 21474, Miss = 21474, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21472, Miss = 21472, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 21477, Miss = 21476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21476, Miss = 21476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 21481, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 21480, Miss = 21480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 21478, Miss = 21478, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 21476, Miss = 21476, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21485, Miss = 21484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 21483, Miss = 21483, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21484, Miss = 21484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21484, Miss = 21484, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 515497
L2_total_cache_misses = 515494
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 386618
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 515497
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.260
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=515497
icnt_total_pkts_simt_to_mem=515497
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 515497
Req_Network_cycles = 66898
Req_Network_injected_packets_per_cycle =       7.7057 
Req_Network_conflicts_per_cycle =       2.2889
Req_Network_conflicts_per_cycle_util =       2.6011
Req_Bank_Level_Parallism =       8.7568
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.3715
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =     188.6405

Reply_Network_injected_packets_num = 515497
Reply_Network_cycles = 66898
Reply_Network_injected_packets_per_cycle =        7.7057
Reply_Network_conflicts_per_cycle =       13.6049
Reply_Network_conflicts_per_cycle_util =      15.0675
Reply_Bank_Level_Parallism =       8.5342
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      38.6090
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2569
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 52 sec (592 sec)
gpgpu_simulation_rate = 60374 (inst/sec)
gpgpu_simulation_rate = 113 (cycle/sec)
gpgpu_silicon_slowdown = 12079646x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Launching CUDA BC solver (3580 CTAs/SM, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef0be2e6c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e60..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e50..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e48..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef0be2e68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e40..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef0be2e38..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ff25a54156 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10forward_lbiPKmPKiPiS3_iPbS4_'...
GPGPU-Sim PTX: Finding dominators for '_Z10forward_lbiPKmPKiPiS3_iPbS4_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10forward_lbiPKmPKiPiS3_iPbS4_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10forward_lbiPKmPKiPiS3_iPbS4_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10forward_lbiPKmPKiPiS3_iPbS4_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10forward_lbiPKmPKiPiS3_iPbS4_'...
GPGPU-Sim PTX: reconvergence points for _Z10forward_lbiPKmPKiPiS3_iPbS4_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x618 (bc_topo_lb.1.sm_75.ptx:356) @%p4 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (bc_topo_lb.1.sm_75.ptx:373) mov.u32 %r62, -1;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x630 (bc_topo_lb.1.sm_75.ptx:360) @%p6 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (bc_topo_lb.1.sm_75.ptx:373) mov.u32 %r62, -1;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x648 (bc_topo_lb.1.sm_75.ptx:364) @%p8 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (bc_topo_lb.1.sm_75.ptx:373) mov.u32 %r62, -1;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6b8 (bc_topo_lb.1.sm_75.ptx:381) @%p4 bra $L__BB2_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (bc_topo_lb.1.sm_75.ptx:407) shr.u32 %r74, %r1, 3;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x6d0 (bc_topo_lb.1.sm_75.ptx:385) @%p11 bra $L__BB2_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (bc_topo_lb.1.sm_75.ptx:407) shr.u32 %r74, %r1, 3;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x6f0 (bc_topo_lb.1.sm_75.ptx:390) @%p12 bra $L__BB2_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (bc_topo_lb.1.sm_75.ptx:407) shr.u32 %r74, %r1, 3;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7a0 (bc_topo_lb.1.sm_75.ptx:415) @%p13 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (bc_topo_lb.1.sm_75.ptx:487) bar.sync 0;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9a0 (bc_topo_lb.1.sm_75.ptx:482) @%p14 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b0 (bc_topo_lb.1.sm_75.ptx:487) bar.sync 0;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9c8 (bc_topo_lb.1.sm_75.ptx:490) @%p15 bra $L__BB2_29;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (bc_topo_lb.1.sm_75.ptx:623) ret;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa50 (bc_topo_lb.1.sm_75.ptx:510) @%p18 bra $L__BB2_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (bc_topo_lb.1.sm_75.ptx:587) bar.sync 0;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xaa0 (bc_topo_lb.1.sm_75.ptx:521) @%p19 bra $L__BB2_18;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb60 (bc_topo_lb.1.sm_75.ptx:551) setp.eq.s32 %p21, %r21, 0;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xb50 (bc_topo_lb.1.sm_75.ptx:546) @%p20 bra $L__BB2_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb58 (bc_topo_lb.1.sm_75.ptx:548) add.s32 %r200, %r192, %r14;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xb68 (bc_topo_lb.1.sm_75.ptx:552) @%p21 bra $L__BB2_23;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (bc_topo_lb.1.sm_75.ptx:587) bar.sync 0;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xbb8 (bc_topo_lb.1.sm_75.ptx:563) @%p22 bra $L__BB2_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc40 (bc_topo_lb.1.sm_75.ptx:584) add.s32 %r200, %r198, %r14;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xc10 (bc_topo_lb.1.sm_75.ptx:575) @%p23 bra $L__BB2_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc40 (bc_topo_lb.1.sm_75.ptx:584) add.s32 %r200, %r198, %r14;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xc58 (bc_topo_lb.1.sm_75.ptx:589) @%p24 bra $L__BB2_28;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd00 (bc_topo_lb.1.sm_75.ptx:617) add.s32 %r189, %r189, 256;

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xcc8 (bc_topo_lb.1.sm_75.ptx:604) @%p25 bra $L__BB2_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce0 (bc_topo_lb.1.sm_75.ptx:610) setp.ne.s32 %p26, %r202, %r55;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xce8 (bc_topo_lb.1.sm_75.ptx:611) @%p26 bra $L__BB2_28;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd00 (bc_topo_lb.1.sm_75.ptx:617) add.s32 %r189, %r189, 256;

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xd18 (bc_topo_lb.1.sm_75.ptx:620) @%p27 bra $L__BB2_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (bc_topo_lb.1.sm_75.ptx:623) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z10forward_lbiPKmPKiPiS3_iPbS4_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10forward_lbiPKmPKiPiS3_iPbS4_'.
GPGPU-Sim PTX: pushing kernel '_Z10forward_lbiPKmPKiPiS3_iPbS4_' to stream 0, gridDim= (3580,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z10forward_lbiPKmPKiPiS3_iPbS4_'
