[03/17 15:30:39      0s] 
[03/17 15:30:39      0s] Cadence Innovus(TM) Implementation System.
[03/17 15:30:39      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/17 15:30:39      0s] 
[03/17 15:30:39      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[03/17 15:30:39      0s] Options:	
[03/17 15:30:39      0s] Date:		Mon Mar 17 15:30:39 2025
[03/17 15:30:39      0s] Host:		user3.nielitchennai.edu.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (16cores*24cpus*13th Gen Intel(R) Core(TM) i7-13700 30720KB)
[03/17 15:30:39      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/17 15:30:39      0s] 
[03/17 15:30:39      0s] License:
[03/17 15:30:39      0s] 		[15:30:39.275881] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[03/17 15:30:39      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/17 15:30:39      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/17 15:30:46      6s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[03/17 15:30:47      7s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[03/17 15:30:47      7s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[03/17 15:30:47      7s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[03/17 15:30:47      7s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[03/17 15:30:47      7s] @(#)CDS: CPE v21.15-s076
[03/17 15:30:47      7s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/17 15:30:47      7s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[03/17 15:30:47      7s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/17 15:30:47      7s] @(#)CDS: RCDB 11.15.0
[03/17 15:30:47      7s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[03/17 15:30:47      7s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[03/17 15:30:47      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25227_user3.nielitchennai.edu.in_user_ICuvhr.

[03/17 15:30:47      7s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/17 15:30:48      8s] 
[03/17 15:30:48      8s] **INFO:  MMMC transition support version v31-84 
[03/17 15:30:48      8s] 
[03/17 15:30:48      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/17 15:30:48      8s] <CMD> suppressMessage ENCEXT-2799
[03/17 15:30:48      8s] <CMD> getVersion
[03/17 15:30:48      8s] [INFO] Loading PVS 22.20 fill procedures
[03/17 15:30:48      8s] <CMD> win
[03/17 15:30:51      8s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/pooja/adder1/rtl_synthesis/cds.lib - *WARNING* '/home/user/pooja/adder1/rtl_synthesis/cds.lib', Line 2: Cannot find file '$CDS_INST_DIR/tools/inca/files/cds.lib'.
[03/17 15:30:51      8s] .
[03/17 15:30:51      8s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/pooja/adder1/rtl_synthesis/cds.lib - *WARNING* '/home/user/pooja/adder1/rtl_synthesis/cds.lib', Line 2: Skipping: '$CDS_INST_DIR/tools/inca/files/cds.lib'.
[03/17 15:30:51      8s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/pooja/adder1/rtl_synthesis/cds.lib - 
[03/17 15:30:51      8s] .
[03/17 15:30:51      8s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/user/pooja/adder1/rtl_synthesis/cds.lib - Unable to open library worklib at path /home/user/pooja/adder completed/rtl/INCA_libs/worklib: Invalid Lib Path..
[03/17 15:31:36     11s] <CMD> save_global FULLADD.globals
[03/17 15:31:37     11s] <CMD> set init_gnd_net VSS
[03/17 15:31:37     11s] <CMD> set init_lef_file {../../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_tech.lef ../../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_macro.lef ../../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
[03/17 15:31:37     11s] <CMD> set init_verilog fulladd_netlist.v
[03/17 15:31:37     11s] <CMD> set init_mmmc_file FULLADD.view
[03/17 15:31:37     11s] <CMD> set init_pwr_net VDD
[03/17 15:31:37     11s] <CMD> init_design
[03/17 15:31:37     11s] #% Begin Load MMMC data ... (date=03/17 15:31:37, mem=1014.8M)
[03/17 15:31:37     11s] #% End Load MMMC data ... (date=03/17 15:31:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.5M, current mem=1015.5M)
[03/17 15:31:37     11s] 
[03/17 15:31:37     11s] Loading LEF file ../../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[03/17 15:31:37     11s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[03/17 15:31:37     11s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/17 15:31:37     11s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[03/17 15:31:37     11s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/17 15:31:37     11s] Set DBUPerIGU to M2 pitch 580.
[03/17 15:31:37     11s] 
[03/17 15:31:37     11s] Loading LEF file ../../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_tech.lef ...
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[03/17 15:31:37     11s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[03/17 15:31:37     11s] To increase the message display limit, refer to the product command reference manual.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] 
[03/17 15:31:37     11s] Loading LEF file ../../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_macro.lef ...
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XOR3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XOR2XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XOR2X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XOR2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XNOR3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XNOR3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XNOR2XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XNOR2X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XNOR2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'XNOR2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'TLATXL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'TLATX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'TLATX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'TLATX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'TLATSRXL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'TLATSRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-58' for more detail.
[03/17 15:31:37     11s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[03/17 15:31:37     11s] To increase the message display limit, refer to the product command reference manual.
[03/17 15:31:37     11s] 
[03/17 15:31:37     11s] Loading LEF file ../../../cadence/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-119' for more detail.
[03/17 15:31:37     11s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[03/17 15:31:37     11s] To increase the message display limit, refer to the product command reference manual.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[03/17 15:31:37     11s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[03/17 15:31:37     11s] To increase the message display limit, refer to the product command reference manual.
[03/17 15:31:37     11s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[03/17 15:31:37     11s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/17 15:31:37     11s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[03/17 15:31:37     11s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[03/17 15:31:37     11s] **WARN: (IMPLF-61):	974 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[03/17 15:31:37     11s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[03/17 15:31:37     11s] Type 'man IMPLF-61' for more detail.
[03/17 15:31:37     11s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/17 15:31:37     11s] Type 'man IMPLF-200' for more detail.
[03/17 15:31:37     11s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[03/17 15:31:37     11s] Loading view definition file from FULLADD.view
[03/17 15:31:37     11s] Reading FAST timing library '/home/user/cadence/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[03/17 15:31:38     11s] Read 479 cells in library 'slow' 
[03/17 15:31:38     11s] Ending "PreSetAnalysisView" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1082.9M, current mem=1035.3M)
[03/17 15:31:38     11s] *** End library_loading (cpu=0.00min, real=0.02min, mem=21.0M, fe_cpu=0.19min, fe_real=0.98min, fe_mem=1042.4M) ***
[03/17 15:31:38     11s] #% Begin Load netlist data ... (date=03/17 15:31:38, mem=1035.3M)
[03/17 15:31:38     11s] *** Begin netlist parsing (mem=1042.4M) ***
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[03/17 15:31:38     11s] Type 'man IMPVL-159' for more detail.
[03/17 15:31:38     11s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/17 15:31:38     11s] To increase the message display limit, refer to the product command reference manual.
[03/17 15:31:38     11s] Created 479 new cells from 1 timing libraries.
[03/17 15:31:38     11s] Reading netlist ...
[03/17 15:31:38     11s] Backslashed names will retain backslash and a trailing blank character.
[03/17 15:31:38     11s] Reading verilog netlist 'fulladd_netlist.v'
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] *** Memory Usage v#1 (Current mem = 1043.418M, initial mem = 483.871M) ***
[03/17 15:31:38     11s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1043.4M) ***
[03/17 15:31:38     11s] #% End Load netlist data ... (date=03/17 15:31:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1044.9M, current mem=1044.9M)
[03/17 15:31:38     11s] Top level cell is fulladd.
[03/17 15:31:38     11s] Hooked 479 DB cells to tlib cells.
[03/17 15:31:38     11s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1052.1M, current mem=1052.1M)
[03/17 15:31:38     11s] Starting recursive module instantiation check.
[03/17 15:31:38     11s] No recursion found.
[03/17 15:31:38     11s] Building hierarchical netlist for Cell fulladd ...
[03/17 15:31:38     11s] *** Netlist is unique.
[03/17 15:31:38     11s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[03/17 15:31:38     11s] ** info: there are 488 modules.
[03/17 15:31:38     11s] ** info: there are 4 stdCell insts.
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] *** Memory Usage v#1 (Current mem = 1098.832M, initial mem = 483.871M) ***
[03/17 15:31:38     11s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:31:38     11s] Type 'man IMPFP-3961' for more detail.
[03/17 15:31:38     11s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:31:38     11s] Type 'man IMPFP-3961' for more detail.
[03/17 15:31:38     11s] Horizontal Layer M1 offset = 290 (derived)
[03/17 15:31:38     11s] Vertical Layer M2 offset = 290 (derived)
[03/17 15:31:38     11s] Start create_tracks
[03/17 15:31:38     11s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/17 15:31:38     11s] Extraction setup Started 
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] Trim Metal Layers:
[03/17 15:31:38     11s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/17 15:31:38     11s] Reading Capacitance Table File ../../../cadence/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
[03/17 15:31:38     11s] Cap table was created using Encounter 05.20-s112_1.
[03/17 15:31:38     11s] Process name: gpdk090_9l.
[03/17 15:31:38     11s] Importing multi-corner RC tables ... 
[03/17 15:31:38     11s] Summary of Active RC-Corners : 
[03/17 15:31:38     11s]  
[03/17 15:31:38     11s]  Analysis View: BEST
[03/17 15:31:38     11s]     RC-Corner Name        : RC
[03/17 15:31:38     11s]     RC-Corner Index       : 0
[03/17 15:31:38     11s]     RC-Corner Temperature : 25 Celsius
[03/17 15:31:38     11s]     RC-Corner Cap Table   : '../../../cadence/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[03/17 15:31:38     11s]     RC-Corner PreRoute Res Factor         : 1
[03/17 15:31:38     11s]     RC-Corner PreRoute Cap Factor         : 1
[03/17 15:31:38     11s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 15:31:38     11s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 15:31:38     11s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 15:31:38     11s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 15:31:38     11s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 15:31:38     11s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 15:31:38     11s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 15:31:38     11s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/17 15:31:38     11s]  
[03/17 15:31:38     11s]  Analysis View: WORST
[03/17 15:31:38     11s]     RC-Corner Name        : RC
[03/17 15:31:38     11s]     RC-Corner Index       : 0
[03/17 15:31:38     11s]     RC-Corner Temperature : 25 Celsius
[03/17 15:31:38     11s]     RC-Corner Cap Table   : '../../../cadence/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[03/17 15:31:38     11s]     RC-Corner PreRoute Res Factor         : 1
[03/17 15:31:38     11s]     RC-Corner PreRoute Cap Factor         : 1
[03/17 15:31:38     11s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/17 15:31:38     11s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/17 15:31:38     11s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/17 15:31:38     11s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/17 15:31:38     11s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/17 15:31:38     11s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/17 15:31:38     11s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/17 15:31:38     11s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] Trim Metal Layers:
[03/17 15:31:38     11s] LayerId::1 widthSet size::4
[03/17 15:31:38     11s] LayerId::2 widthSet size::4
[03/17 15:31:38     11s] LayerId::3 widthSet size::4
[03/17 15:31:38     11s] LayerId::4 widthSet size::4
[03/17 15:31:38     11s] LayerId::5 widthSet size::4
[03/17 15:31:38     11s] LayerId::6 widthSet size::4
[03/17 15:31:38     11s] LayerId::7 widthSet size::4
[03/17 15:31:38     11s] LayerId::8 widthSet size::4
[03/17 15:31:38     11s] LayerId::9 widthSet size::3
[03/17 15:31:38     11s] Updating RC grid for preRoute extraction ...
[03/17 15:31:38     11s] eee: pegSigSF::1.070000
[03/17 15:31:38     11s] Initializing multi-corner capacitance tables ... 
[03/17 15:31:38     11s] Initializing multi-corner resistance tables ...
[03/17 15:31:38     11s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:31:38     11s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:31:38     11s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/17 15:31:38     11s] *Info: initialize multi-corner CTS.
[03/17 15:31:38     11s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.5M, current mem=1088.9M)
[03/17 15:31:38     11s] Reading timing constraints file 'fulladd_output.sdc' ...
[03/17 15:31:38     11s] Current (total cpu=0:00:11.9, real=0:00:59.0, peak res=1340.0M, current mem=1340.0M)
[03/17 15:31:38     11s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File fulladd_output.sdc, Line 9).
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File fulladd_output.sdc, Line 10).
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] INFO (CTE): Reading of timing constraints file fulladd_output.sdc completed, with 2 WARNING
[03/17 15:31:38     11s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.8M, current mem=1347.8M)
[03/17 15:31:38     11s] Current (total cpu=0:00:11.9, real=0:00:59.0, peak res=1347.8M, current mem=1347.8M)
[03/17 15:31:38     11s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/17 15:31:38     11s] Summary for sequential cells identification: 
[03/17 15:31:38     11s]   Identified SBFF number: 112
[03/17 15:31:38     11s]   Identified MBFF number: 0
[03/17 15:31:38     11s]   Identified SB Latch number: 0
[03/17 15:31:38     11s]   Identified MB Latch number: 0
[03/17 15:31:38     11s]   Not identified SBFF number: 8
[03/17 15:31:38     11s]   Not identified MBFF number: 0
[03/17 15:31:38     11s]   Not identified SB Latch number: 0
[03/17 15:31:38     11s]   Not identified MB Latch number: 0
[03/17 15:31:38     11s]   Number of sequential cells which are not FFs: 32
[03/17 15:31:38     11s] Total number of combinational cells: 317
[03/17 15:31:38     11s] Total number of sequential cells: 152
[03/17 15:31:38     11s] Total number of tristate cells: 10
[03/17 15:31:38     11s] Total number of level shifter cells: 0
[03/17 15:31:38     11s] Total number of power gating cells: 0
[03/17 15:31:38     11s] Total number of isolation cells: 0
[03/17 15:31:38     11s] Total number of power switch cells: 0
[03/17 15:31:38     11s] Total number of pulse generator cells: 0
[03/17 15:31:38     11s] Total number of always on buffers: 0
[03/17 15:31:38     11s] Total number of retention cells: 0
[03/17 15:31:38     11s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[03/17 15:31:38     11s] Total number of usable buffers: 16
[03/17 15:31:38     11s] List of unusable buffers:
[03/17 15:31:38     11s] Total number of unusable buffers: 0
[03/17 15:31:38     11s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[03/17 15:31:38     11s] Total number of usable inverters: 19
[03/17 15:31:38     11s] List of unusable inverters:
[03/17 15:31:38     11s] Total number of unusable inverters: 0
[03/17 15:31:38     11s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[03/17 15:31:38     11s] Total number of identified usable delay cells: 8
[03/17 15:31:38     11s] List of identified unusable delay cells:
[03/17 15:31:38     11s] Total number of identified unusable delay cells: 0
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] TimeStamp Deleting Cell Server Begin ...
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] TimeStamp Deleting Cell Server End ...
[03/17 15:31:38     11s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1378.2M, current mem=1378.1M)
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/17 15:31:38     11s] Summary for sequential cells identification: 
[03/17 15:31:38     11s]   Identified SBFF number: 112
[03/17 15:31:38     11s]   Identified MBFF number: 0
[03/17 15:31:38     11s]   Identified SB Latch number: 0
[03/17 15:31:38     11s]   Identified MB Latch number: 0
[03/17 15:31:38     11s]   Not identified SBFF number: 8
[03/17 15:31:38     11s]   Not identified MBFF number: 0
[03/17 15:31:38     11s]   Not identified SB Latch number: 0
[03/17 15:31:38     11s]   Not identified MB Latch number: 0
[03/17 15:31:38     11s]   Number of sequential cells which are not FFs: 32
[03/17 15:31:38     11s]  Visiting view : BEST
[03/17 15:31:38     11s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/17 15:31:38     11s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/17 15:31:38     11s]  Visiting view : WORST
[03/17 15:31:38     11s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/17 15:31:38     11s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/17 15:31:38     11s] TLC MultiMap info (StdDelay):
[03/17 15:31:38     11s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[03/17 15:31:38     11s]   : MAX + SLOW + 1 + RC := 36ps
[03/17 15:31:38     11s]   : MIN + FAST + 1 + no RcCorner := 33ps
[03/17 15:31:38     11s]   : MIN + FAST + 1 + RC := 36ps
[03/17 15:31:38     11s]  Setting StdDelay to: 36ps
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] TimeStamp Deleting Cell Server Begin ...
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] TimeStamp Deleting Cell Server End ...
[03/17 15:31:38     11s] 
[03/17 15:31:38     11s] *** Summary of all messages that are not suppressed in this session:
[03/17 15:31:38     11s] Severity  ID               Count  Summary                                  
[03/17 15:31:38     11s] WARNING   IMPLF-151           49  The viaRule '%s' has been defined, the c...
[03/17 15:31:38     11s] WARNING   IMPLF-58           974  MACRO '%s' has been found in the databas...
[03/17 15:31:38     11s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/17 15:31:38     11s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/17 15:31:38     11s] ERROR     IMPLF-223          206  The LEF via '%s' definition already exis...
[03/17 15:31:38     11s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[03/17 15:31:38     11s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[03/17 15:31:38     11s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/17 15:31:38     11s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[03/17 15:31:38     11s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/17 15:31:38     11s] *** Message Summary: 2018 warning(s), 206 error(s)
[03/17 15:31:38     11s] 
[03/17 15:31:44     12s] <CMD> fit
[03/17 15:31:45     12s] <CMD> getIoFlowFlag
[03/17 15:31:59     12s] <CMD> setIoFlowFlag 0
[03/17 15:31:59     12s] <CMD> floorPlan -site gsclib090site -r 1 0.6 6 6 6 6
[03/17 15:31:59     12s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:31:59     12s] Type 'man IMPFP-3961' for more detail.
[03/17 15:31:59     12s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:31:59     12s] Type 'man IMPFP-3961' for more detail.
[03/17 15:31:59     12s] Horizontal Layer M1 offset = 290 (derived)
[03/17 15:31:59     12s] Vertical Layer M2 offset = 290 (derived)
[03/17 15:31:59     12s] Start create_tracks
[03/17 15:31:59     12s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/17 15:31:59     12s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/17 15:31:59     12s] <CMD> uiSetTool select
[03/17 15:31:59     12s] <CMD> getIoFlowFlag
[03/17 15:31:59     12s] <CMD> fit
[03/17 15:32:06     12s] <CMD> getIoFlowFlag
[03/17 15:32:22     13s] <CMD> setIoFlowFlag 0
[03/17 15:32:22     13s] <CMD> floorPlan -site gsclib090site -r 1 0.7 6 6 6 6
[03/17 15:32:22     13s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:32:22     13s] Type 'man IMPFP-3961' for more detail.
[03/17 15:32:22     13s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:32:22     13s] Type 'man IMPFP-3961' for more detail.
[03/17 15:32:22     13s] Horizontal Layer M1 offset = 290 (derived)
[03/17 15:32:22     13s] Vertical Layer M2 offset = 290 (derived)
[03/17 15:32:22     13s] Start create_tracks
[03/17 15:32:22     13s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/17 15:32:22     13s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/17 15:32:22     13s] <CMD> uiSetTool select
[03/17 15:32:22     13s] <CMD> getIoFlowFlag
[03/17 15:32:22     13s] <CMD> fit
[03/17 15:32:27     13s] <CMD> getIoFlowFlag
[03/17 15:32:45     14s] <CMD> setIoFlowFlag 0
[03/17 15:32:45     14s] <CMD> floorPlan -site gsclib090site -r 1 0.7 4 4 4 4
[03/17 15:32:45     14s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:32:45     14s] Type 'man IMPFP-3961' for more detail.
[03/17 15:32:45     14s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:32:45     14s] Type 'man IMPFP-3961' for more detail.
[03/17 15:32:45     14s] Horizontal Layer M1 offset = 290 (derived)
[03/17 15:32:45     14s] Vertical Layer M2 offset = 290 (derived)
[03/17 15:32:45     14s] Start create_tracks
[03/17 15:32:45     14s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/17 15:32:45     14s] <CMD> uiSetTool select
[03/17 15:32:45     14s] <CMD> getIoFlowFlag
[03/17 15:32:45     14s] <CMD> fit
[03/17 15:33:04     14s] <CMD> clearGlobalNets
[03/17 15:33:04     14s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[03/17 15:33:04     14s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingOffset 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingThreshold 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingLayers {}
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingOffset 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingThreshold 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingLayers {}
[03/17 15:33:19     15s] <CMD> set sprCreateIeStripeWidth 10.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeStripeWidth 10.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingOffset 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingThreshold 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeRingLayers {}
[03/17 15:33:19     15s] <CMD> set sprCreateIeStripeWidth 10.0
[03/17 15:33:19     15s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/17 15:33:39     16s] 
[03/17 15:33:39     16s] viaInitial starts at Mon Mar 17 15:33:39 2025
viaInitial ends at Mon Mar 17 15:33:39 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/17 15:33:40     16s] The ring targets are set to core/block ring wires.
[03/17 15:33:40     16s] addRing command will consider rows while creating rings.
[03/17 15:33:40     16s] addRing command will disallow rings to go over rows.
[03/17 15:33:40     16s] addRing command will ignore shorts while creating rings.
[03/17 15:33:40     16s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1 bottom 1 left 1 right 1} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/17 15:33:40     16s] 
[03/17 15:33:40     16s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1416.7M)
[03/17 15:33:40     16s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[03/17 15:33:40     16s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[03/17 15:33:40     16s] Type 'man IMPPP-4051' for more detail.
[03/17 15:34:01     16s] <CMD> addIoFiller
[03/17 15:34:01     16s] 
[03/17 15:34:01     16s] Usage: addIoFiller [-help] -cell {name list} [-fillAnyGap] [-fillerOrient <R0|R90|R180|R270|MX|MX90|MY|MY90>] [-from <coord>] [-prefix <string>] [-side <top|bottom|left|right>]
[03/17 15:34:01     16s]                    [-to <coord>] [-useSmallIoHeight] [-row <num> ] [-logic [ -deriveConnectivity ]]
[03/17 15:34:01     16s] 
[03/17 15:34:01     16s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "addIoFiller".

[03/17 15:34:50     18s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/17 15:34:50     18s] The ring targets are set to core/block ring wires.
[03/17 15:34:50     18s] addRing command will consider rows while creating rings.
[03/17 15:34:50     18s] addRing command will disallow rings to go over rows.
[03/17 15:34:50     18s] addRing command will ignore shorts while creating rings.
[03/17 15:34:50     18s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1 bottom 1 left 1 right 1} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/17 15:34:50     18s] 
[03/17 15:34:50     18s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1416.7M)
[03/17 15:34:50     18s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[03/17 15:34:50     18s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[03/17 15:34:50     18s] Type 'man IMPPP-4051' for more detail.
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingOffset 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingThreshold 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingLayers {}
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingOffset 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingThreshold 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingLayers {}
[03/17 15:34:57     18s] <CMD> set sprCreateIeStripeWidth 10.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeStripeWidth 10.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingOffset 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingThreshold 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingJogDistance 1.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeRingLayers {}
[03/17 15:34:57     18s] <CMD> set sprCreateIeStripeWidth 10.0
[03/17 15:34:57     18s] <CMD> set sprCreateIeStripeThreshold 1.0
[03/17 15:35:20     19s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/17 15:35:20     19s] addStripe will allow jog to connect padcore ring and block ring.
[03/17 15:35:20     19s] 
[03/17 15:35:20     19s] Stripes will stop at the boundary of the specified area.
[03/17 15:35:20     19s] When breaking rings, the power planner will consider the existence of blocks.
[03/17 15:35:20     19s] Stripes will not extend to closest target.
[03/17 15:35:20     19s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/17 15:35:20     19s] Stripes will not be created over regions without power planning wires.
[03/17 15:35:20     19s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/17 15:35:20     19s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/17 15:35:20     19s] Offset for stripe breaking is set to 0.
[03/17 15:35:20     19s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 2 -start_from bottom -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/17 15:35:20     19s] 
[03/17 15:35:20     19s] Initialize fgc environment(mem: 1419.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:20     19s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:20     19s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:20     19s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:20     19s] Starting stripe generation ...
[03/17 15:35:20     19s] Non-Default Mode Option Settings :
[03/17 15:35:20     19s]   NONE
[03/17 15:35:20     19s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/17 15:35:20     19s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/17 15:35:20     19s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 10.300000 15.080000 10.300000 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/17 15:35:20     19s] Type 'man IMPPP-354' for more detail.
[03/17 15:35:20     19s] Stripe generation is complete.
[03/17 15:35:20     19s] vias are now being generated.
[03/17 15:35:20     19s] addStripe created 3 wires.
[03/17 15:35:20     19s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/17 15:35:20     19s] +--------+----------------+----------------+
[03/17 15:35:20     19s] |  Layer |     Created    |     Deleted    |
[03/17 15:35:20     19s] +--------+----------------+----------------+
[03/17 15:35:20     19s] | Metal9 |        3       |       NA       |
[03/17 15:35:20     19s] +--------+----------------+----------------+
[03/17 15:35:36     20s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/17 15:35:36     20s] addStripe will allow jog to connect padcore ring and block ring.
[03/17 15:35:36     20s] 
[03/17 15:35:36     20s] Stripes will stop at the boundary of the specified area.
[03/17 15:35:36     20s] When breaking rings, the power planner will consider the existence of blocks.
[03/17 15:35:36     20s] Stripes will not extend to closest target.
[03/17 15:35:36     20s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/17 15:35:36     20s] Stripes will not be created over regions without power planning wires.
[03/17 15:35:36     20s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/17 15:35:36     20s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/17 15:35:36     20s] Offset for stripe breaking is set to 0.
[03/17 15:35:36     20s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1 -spacing 0.4 -number_of_sets 2 -start_from bottom -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/17 15:35:36     20s] 
[03/17 15:35:36     20s] Initialize fgc environment(mem: 1419.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:36     20s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:36     20s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:36     20s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:36     20s] Starting stripe generation ...
[03/17 15:35:36     20s] Non-Default Mode Option Settings :
[03/17 15:35:36     20s]   NONE
[03/17 15:35:36     20s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/17 15:35:36     20s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/17 15:35:36     20s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 6.960000 15.080000 6.960000 with width 1.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/17 15:35:36     20s] Type 'man IMPPP-354' for more detail.
[03/17 15:35:36     20s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 4.060000 11.600000 15.080000 11.600000 with width 1.000000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[03/17 15:35:36     20s] Type 'man IMPPP-354' for more detail.
[03/17 15:35:36     20s] Stripe generation is complete.
[03/17 15:35:36     20s] vias are now being generated.
[03/17 15:35:36     20s] addStripe created 2 wires.
[03/17 15:35:36     20s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/17 15:35:36     20s] +--------+----------------+----------------+
[03/17 15:35:36     20s] |  Layer |     Created    |     Deleted    |
[03/17 15:35:36     20s] +--------+----------------+----------------+
[03/17 15:35:36     20s] | Metal9 |        2       |       NA       |
[03/17 15:35:36     20s] +--------+----------------+----------------+
[03/17 15:35:38     20s] <CMD> selectWire 4.0600 7.3600 15.0800 9.1600 9 VSS
[03/17 15:35:39     20s] <CMD> undo
[03/17 15:35:41     20s] <CMD> redo
[03/17 15:35:42     20s] <CMD> deselectAll
[03/17 15:35:42     20s] <CMD> selectWire 4.0600 12.5000 15.0800 13.5000 9 VSS
[03/17 15:35:44     20s] <CMD> deleteSelectedFromFPlan
[03/17 15:35:45     20s] <CMD> deleteSelectedFromFPlan
[03/17 15:35:45     20s] <CMD> selectWire 4.0600 11.7000 15.0800 13.5000 9 VSS
[03/17 15:35:45     20s] <CMD> deleteSelectedFromFPlan
[03/17 15:35:46     20s] <CMD> selectWire 4.0600 7.3600 15.0800 9.1600 9 VSS
[03/17 15:35:46     20s] <CMD> deleteSelectedFromFPlan
[03/17 15:35:46     20s] <CMD> selectWire 4.0600 5.0600 15.0800 6.8600 9 VDD
[03/17 15:35:47     20s] <CMD> deleteSelectedFromFPlan
[03/17 15:35:47     20s] <CMD> selectWire 4.0600 5.0600 15.0800 6.0600 9 VDD
[03/17 15:35:47     20s] <CMD> deleteSelectedFromFPlan
[03/17 15:35:56     20s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/17 15:35:56     20s] The ring targets are set to core/block ring wires.
[03/17 15:35:56     20s] addRing command will consider rows while creating rings.
[03/17 15:35:56     20s] addRing command will disallow rings to go over rows.
[03/17 15:35:56     20s] addRing command will ignore shorts while creating rings.
[03/17 15:35:56     20s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1 bottom 1 left 1 right 1} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/17 15:35:56     20s] 
[03/17 15:35:56     20s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:35:56     20s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[03/17 15:35:56     20s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[03/17 15:35:56     20s] Type 'man IMPPP-4051' for more detail.
[03/17 15:36:09     21s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/17 15:36:09     21s] addStripe will allow jog to connect padcore ring and block ring.
[03/17 15:36:09     21s] 
[03/17 15:36:09     21s] Stripes will stop at the boundary of the specified area.
[03/17 15:36:09     21s] When breaking rings, the power planner will consider the existence of blocks.
[03/17 15:36:09     21s] Stripes will not extend to closest target.
[03/17 15:36:09     21s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/17 15:36:09     21s] Stripes will not be created over regions without power planning wires.
[03/17 15:36:09     21s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/17 15:36:09     21s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/17 15:36:09     21s] Offset for stripe breaking is set to 0.
[03/17 15:36:09     21s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1 -spacing 0.4 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/17 15:36:09     21s] 
[03/17 15:36:09     21s] Initialize fgc environment(mem: 1419.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:36:09     21s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:36:09     21s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:36:09     21s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:36:09     21s] Starting stripe generation ...
[03/17 15:36:09     21s] Non-Default Mode Option Settings :
[03/17 15:36:09     21s]   NONE
[03/17 15:36:09     21s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/17 15:36:09     21s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[03/17 15:36:09     21s] Stripe generation is complete.
[03/17 15:36:09     21s] vias are now being generated.
[03/17 15:36:09     21s] addStripe created 4 wires.
[03/17 15:36:09     21s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/17 15:36:09     21s] +--------+----------------+----------------+
[03/17 15:36:09     21s] |  Layer |     Created    |     Deleted    |
[03/17 15:36:09     21s] +--------+----------------+----------------+
[03/17 15:36:09     21s] | Metal8 |        4       |       NA       |
[03/17 15:36:09     21s] +--------+----------------+----------------+
[03/17 15:36:11     21s] <CMD> selectWire 11.6800 4.0600 12.6800 14.5000 8 VDD
[03/17 15:36:12     21s] <CMD> deselectAll
[03/17 15:36:12     21s] <CMD> selectWire 13.0800 4.0600 14.0800 14.5000 8 VSS
[03/17 15:36:13     21s] <CMD> deselectAll
[03/17 15:36:13     21s] <CMD> selectWire 11.6800 4.0600 12.6800 14.5000 8 VDD
[03/17 15:36:13     21s] <CMD> deselectAll
[03/17 15:36:13     21s] <CMD> selectWire 13.0800 4.0600 14.0800 14.5000 8 VSS
[03/17 15:36:14     21s] <CMD> deselectAll
[03/17 15:36:14     21s] <CMD> selectWire 11.6800 4.0600 12.6800 14.5000 8 VDD
[03/17 15:36:14     21s] <CMD> deleteSelectedFromFPlan
[03/17 15:36:15     21s] <CMD> selectWire 13.0800 4.0600 14.0800 14.5000 8 VSS
[03/17 15:36:15     21s] <CMD> deleteSelectedFromFPlan
[03/17 15:36:16     21s] <CMD> selectWire 6.4600 4.0600 7.4600 14.5000 8 VSS
[03/17 15:36:16     21s] <CMD> deleteSelectedFromFPlan
[03/17 15:36:16     21s] <CMD> selectWire 5.0600 4.0600 6.0600 14.5000 8 VDD
[03/17 15:36:17     21s] <CMD> deleteSelectedFromFPlan
[03/17 15:36:17     21s] <CMD> zoomBox -3.56700 -2.97950 23.26350 21.03950
[03/17 15:36:17     21s] <CMD> zoomBox -5.61300 -5.38700 25.95250 22.87100
[03/17 15:36:19     21s] <CMD> fit
[03/17 15:36:35     22s] <CMD> getIoFlowFlag
[03/17 15:36:47     22s] <CMD> setIoFlowFlag 0
[03/17 15:36:47     22s] <CMD> floorPlan -site gsclib090site -r 1 0.6 6 6 6 6
[03/17 15:36:47     22s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:36:47     22s] Type 'man IMPFP-3961' for more detail.
[03/17 15:36:47     22s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[03/17 15:36:47     22s] Type 'man IMPFP-3961' for more detail.
[03/17 15:36:47     22s] Horizontal Layer M1 offset = 290 (derived)
[03/17 15:36:47     22s] Vertical Layer M2 offset = 290 (derived)
[03/17 15:36:47     22s] Start create_tracks
[03/17 15:36:47     22s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[03/17 15:36:47     22s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/17 15:36:47     22s] <CMD> uiSetTool select
[03/17 15:36:47     22s] <CMD> getIoFlowFlag
[03/17 15:36:47     22s] <CMD> fit
[03/17 15:37:03     23s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[03/17 15:37:03     23s] The ring targets are set to core/block ring wires.
[03/17 15:37:03     23s] addRing command will consider rows while creating rings.
[03/17 15:37:03     23s] addRing command will disallow rings to go over rows.
[03/17 15:37:03     23s] addRing command will ignore shorts while creating rings.
[03/17 15:37:03     23s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1 bottom 1 left 1 right 1} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[03/17 15:37:03     23s] 
[03/17 15:37:03     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:03     23s] Ring generation is complete.
[03/17 15:37:03     23s] vias are now being generated.
[03/17 15:37:03     23s] addRing created 8 wires.
[03/17 15:37:03     23s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/17 15:37:03     23s] +--------+----------------+----------------+
[03/17 15:37:03     23s] |  Layer |     Created    |     Deleted    |
[03/17 15:37:03     23s] +--------+----------------+----------------+
[03/17 15:37:03     23s] | Metal8 |        4       |       NA       |
[03/17 15:37:03     23s] |  Via8  |        8       |        0       |
[03/17 15:37:03     23s] | Metal9 |        4       |       NA       |
[03/17 15:37:03     23s] +--------+----------------+----------------+
[03/17 15:37:14     23s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/17 15:37:14     23s] addStripe will allow jog to connect padcore ring and block ring.
[03/17 15:37:14     23s] 
[03/17 15:37:14     23s] Stripes will stop at the boundary of the specified area.
[03/17 15:37:14     23s] When breaking rings, the power planner will consider the existence of blocks.
[03/17 15:37:14     23s] Stripes will not extend to closest target.
[03/17 15:37:14     23s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/17 15:37:14     23s] Stripes will not be created over regions without power planning wires.
[03/17 15:37:14     23s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/17 15:37:14     23s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/17 15:37:14     23s] Offset for stripe breaking is set to 0.
[03/17 15:37:14     23s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1 -spacing 0.4 -number_of_sets 2 -start_from bottom -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/17 15:37:14     23s] 
[03/17 15:37:14     23s] Initialize fgc environment(mem: 1419.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:14     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:14     23s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:14     23s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:14     23s] Starting stripe generation ...
[03/17 15:37:14     23s] Non-Default Mode Option Settings :
[03/17 15:37:14     23s]   NONE
[03/17 15:37:14     23s] Stripe generation is complete.
[03/17 15:37:14     23s] vias are now being generated.
[03/17 15:37:14     23s] addStripe created 4 wires.
[03/17 15:37:14     23s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/17 15:37:14     23s] +--------+----------------+----------------+
[03/17 15:37:14     23s] |  Layer |     Created    |     Deleted    |
[03/17 15:37:14     23s] +--------+----------------+----------------+
[03/17 15:37:14     23s] |  Via8  |        8       |        0       |
[03/17 15:37:14     23s] | Metal9 |        4       |       NA       |
[03/17 15:37:14     23s] +--------+----------------+----------------+
[03/17 15:37:21     24s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[03/17 15:37:21     24s] addStripe will allow jog to connect padcore ring and block ring.
[03/17 15:37:21     24s] 
[03/17 15:37:21     24s] Stripes will stop at the boundary of the specified area.
[03/17 15:37:21     24s] When breaking rings, the power planner will consider the existence of blocks.
[03/17 15:37:21     24s] Stripes will not extend to closest target.
[03/17 15:37:21     24s] The power planner will set stripe antenna targets to none (no trimming allowed).
[03/17 15:37:21     24s] Stripes will not be created over regions without power planning wires.
[03/17 15:37:21     24s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[03/17 15:37:21     24s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[03/17 15:37:21     24s] Offset for stripe breaking is set to 0.
[03/17 15:37:21     24s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1 -spacing 0.4 -number_of_sets 2 -start_from left -start_offset 1 -stop_offset 1 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[03/17 15:37:21     24s] 
[03/17 15:37:21     24s] Initialize fgc environment(mem: 1419.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:21     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:21     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:21     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1419.4M)
[03/17 15:37:21     24s] Starting stripe generation ...
[03/17 15:37:21     24s] Non-Default Mode Option Settings :
[03/17 15:37:21     24s]   NONE
[03/17 15:37:21     24s] Stripe generation is complete.
[03/17 15:37:21     24s] vias are now being generated.
[03/17 15:37:21     24s] addStripe created 4 wires.
[03/17 15:37:21     24s] ViaGen created 16 vias, deleted 0 via to avoid violation.
[03/17 15:37:21     24s] +--------+----------------+----------------+
[03/17 15:37:21     24s] |  Layer |     Created    |     Deleted    |
[03/17 15:37:21     24s] +--------+----------------+----------------+
[03/17 15:37:21     24s] | Metal8 |        4       |       NA       |
[03/17 15:37:21     24s] |  Via8  |       16       |        0       |
[03/17 15:37:21     24s] +--------+----------------+----------------+
[03/17 15:37:43     24s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[03/17 15:37:43     24s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[03/17 15:37:43     24s] *** Begin SPECIAL ROUTE on Mon Mar 17 15:37:43 2025 ***
[03/17 15:37:43     24s] SPECIAL ROUTE ran on directory: /home/user/pooja/adder1/rtl_synthesis
[03/17 15:37:43     24s] SPECIAL ROUTE ran on machine: user3.nielitchennai.edu.in (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[03/17 15:37:43     24s] 
[03/17 15:37:43     24s] Begin option processing ...
[03/17 15:37:43     24s] srouteConnectPowerBump set to false
[03/17 15:37:43     24s] routeSelectNet set to "VDD VSS"
[03/17 15:37:43     24s] routeSpecial set to true
[03/17 15:37:43     24s] srouteBlockPin set to "useLef"
[03/17 15:37:43     24s] srouteBottomLayerLimit set to 1
[03/17 15:37:43     24s] srouteBottomTargetLayerLimit set to 1
[03/17 15:37:43     24s] srouteConnectConverterPin set to false
[03/17 15:37:43     24s] srouteCrossoverViaBottomLayer set to 1
[03/17 15:37:43     24s] srouteCrossoverViaTopLayer set to 9
[03/17 15:37:43     24s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[03/17 15:37:43     24s] srouteFollowCorePinEnd set to 3
[03/17 15:37:43     24s] srouteJogControl set to "preferWithChanges differentLayer"
[03/17 15:37:43     24s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[03/17 15:37:43     24s] sroutePadPinAllPorts set to true
[03/17 15:37:43     24s] sroutePreserveExistingRoutes set to true
[03/17 15:37:43     24s] srouteRoutePowerBarPortOnBothDir set to true
[03/17 15:37:43     24s] srouteStopBlockPin set to "nearestTarget"
[03/17 15:37:43     24s] srouteTopLayerLimit set to 9
[03/17 15:37:43     24s] srouteTopTargetLayerLimit set to 9
[03/17 15:37:43     24s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2910.00 megs.
[03/17 15:37:43     24s] 
[03/17 15:37:43     24s] Reading DB technology information...
[03/17 15:37:43     24s] Finished reading DB technology information.
[03/17 15:37:43     24s] Reading floorplan and netlist information...
[03/17 15:37:43     24s] Finished reading floorplan and netlist information.
[03/17 15:37:43     24s] Read in 19 layers, 9 routing layers, 1 overlap layer
[03/17 15:37:43     24s] Read in 2 nondefault rules, 0 used
[03/17 15:37:43     24s] Read in 487 macros, 3 used
[03/17 15:37:43     24s] Read in 2 components
[03/17 15:37:43     24s]   2 core components: 2 unplaced, 0 placed, 0 fixed
[03/17 15:37:43     24s] Read in 14 logical pins
[03/17 15:37:43     24s] Read in 14 nets
[03/17 15:37:43     24s] Read in 2 special nets, 2 routed
[03/17 15:37:43     24s] Read in 4 terminals
[03/17 15:37:43     24s] 2 nets selected.
[03/17 15:37:43     24s] 
[03/17 15:37:43     24s] Begin power routing ...
[03/17 15:37:43     24s] #create default rule from bind_ndr_rule rule=0x7ff5e4ae8110 0x7ff5cb12cff0
[03/17 15:37:43     24s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/17 15:37:43     24s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/17 15:37:43     24s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/17 15:37:43     24s] Type 'man IMPSR-1256' for more detail.
[03/17 15:37:43     24s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 15:37:43     24s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/17 15:37:43     24s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/17 15:37:43     24s] Type 'man IMPSR-1256' for more detail.
[03/17 15:37:43     24s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/17 15:37:43     24s] CPU time for VDD FollowPin 0 seconds
[03/17 15:37:43     24s] CPU time for VSS FollowPin 0 seconds
[03/17 15:37:43     24s]   Number of IO ports routed: 0
[03/17 15:37:43     24s]   Number of Block ports routed: 0
[03/17 15:37:43     24s]   Number of Stripe ports routed: 0
[03/17 15:37:43     24s]   Number of Core ports routed: 10
[03/17 15:37:43     24s]   Number of Pad ports routed: 0
[03/17 15:37:43     24s]   Number of Power Bump ports routed: 0
[03/17 15:37:43     24s]   Number of Followpin connections: 5
[03/17 15:37:43     24s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2923.00 megs.
[03/17 15:37:43     24s] 
[03/17 15:37:43     24s] 
[03/17 15:37:43     24s] 
[03/17 15:37:43     24s]  Begin updating DB with routing results ...
[03/17 15:37:43     24s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/17 15:37:43     24s] Pin and blockage extraction finished
[03/17 15:37:43     24s] 
[03/17 15:37:43     24s] sroute created 15 wires.
[03/17 15:37:43     24s] ViaGen created 70 vias, deleted 0 via to avoid violation.
[03/17 15:37:43     24s] +--------+----------------+----------------+
[03/17 15:37:43     24s] |  Layer |     Created    |     Deleted    |
[03/17 15:37:43     24s] +--------+----------------+----------------+
[03/17 15:37:43     24s] | Metal1 |       15       |       NA       |
[03/17 15:37:43     24s] |  Via1  |       10       |        0       |
[03/17 15:37:43     24s] |  Via2  |       10       |        0       |
[03/17 15:37:43     24s] |  Via3  |       10       |        0       |
[03/17 15:37:43     24s] |  Via4  |       10       |        0       |
[03/17 15:37:43     24s] |  Via5  |       10       |        0       |
[03/17 15:37:43     24s] |  Via6  |       10       |        0       |
[03/17 15:37:43     24s] |  Via7  |       10       |        0       |
[03/17 15:37:43     24s] +--------+----------------+----------------+
[03/17 15:38:03     25s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[03/17 15:38:03     25s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[03/17 15:38:03     25s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[03/17 15:38:03     25s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[03/17 15:38:03     25s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[03/17 15:38:03     25s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[03/17 15:38:03     25s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[03/17 15:38:03     25s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[03/17 15:38:03     25s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[03/17 15:38:03     25s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[03/17 15:38:03     25s] # Resetting pin-track-align track data.
[03/17 15:38:03     25s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1428.8M, EPOCH TIME: 1742206083.865317
[03/17 15:38:03     25s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1428.8M, EPOCH TIME: 1742206083.865365
[03/17 15:38:03     25s] Processing tracks to init pin-track alignment.
[03/17 15:38:03     25s] z: 2, totalTracks: 1
[03/17 15:38:03     25s] z: 4, totalTracks: 1
[03/17 15:38:03     25s] z: 6, totalTracks: 1
[03/17 15:38:03     25s] z: 8, totalTracks: 1
[03/17 15:38:03     25s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:38:03     25s] All LLGs are deleted
[03/17 15:38:03     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:03     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:03     25s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1428.8M, EPOCH TIME: 1742206083.898926
[03/17 15:38:03     25s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1428.8M, EPOCH TIME: 1742206083.899042
[03/17 15:38:03     25s] # Building fulladd llgBox search-tree.
[03/17 15:38:03     25s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1428.8M, EPOCH TIME: 1742206083.899079
[03/17 15:38:03     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:03     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:03     25s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1428.8M, EPOCH TIME: 1742206083.899181
[03/17 15:38:03     25s] Max number of tech site patterns supported in site array is 256.
[03/17 15:38:03     25s] Core basic site is gsclib090site
[03/17 15:38:03     25s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1428.8M, EPOCH TIME: 1742206083.903890
[03/17 15:38:03     25s] After signature check, allow fast init is false, keep pre-filter is false.
[03/17 15:38:03     25s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/17 15:38:03     25s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1428.8M, EPOCH TIME: 1742206083.903978
[03/17 15:38:03     25s] Use non-trimmed site array because memory saving is not enough.
[03/17 15:38:03     25s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:38:03     25s] SiteArray: use 8,192 bytes
[03/17 15:38:03     25s] SiteArray: current memory after site array memory allocation 1428.8M
[03/17 15:38:03     25s] SiteArray: FP blocked sites are writable
[03/17 15:38:03     25s] Estimated cell power/ground rail width = 0.408 um
[03/17 15:38:03     25s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:38:03     25s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1428.8M, EPOCH TIME: 1742206083.904266
[03/17 15:38:03     25s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1428.8M, EPOCH TIME: 1742206083.904301
[03/17 15:38:03     25s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:38:03     25s] Atter site array init, number of instance map data is 0.
[03/17 15:38:03     25s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1428.8M, EPOCH TIME: 1742206083.904488
[03/17 15:38:03     25s] 
[03/17 15:38:03     25s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:38:03     25s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1428.8M, EPOCH TIME: 1742206083.904570
[03/17 15:38:03     25s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1428.8M, EPOCH TIME: 1742206083.904580
[03/17 15:38:03     25s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1428.8M, EPOCH TIME: 1742206083.904597
[03/17 15:38:03     25s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1428.8MB).
[03/17 15:38:03     25s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.039, REAL:0.039, MEM:1428.8M, EPOCH TIME: 1742206083.904629
[03/17 15:38:03     25s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.039, REAL:0.039, MEM:1428.8M, EPOCH TIME: 1742206083.904638
[03/17 15:38:03     25s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1428.8M, EPOCH TIME: 1742206083.904651
[03/17 15:38:03     25s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1428.8M, EPOCH TIME: 1742206083.904665
[03/17 15:38:03     25s] Minimum row-size in sites for endcap insertion = 5.
[03/17 15:38:03     25s] Minimum number of sites for row blockage       = 1.
[03/17 15:38:03     25s] Inserted 4 pre-endcap <FILL2> cells (prefix ENDCAP).
[03/17 15:38:03     25s] Inserted 4 post-endcap <FILL2> cells (prefix ENDCAP).
[03/17 15:38:03     25s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1428.8M, EPOCH TIME: 1742206083.904890
[03/17 15:38:03     25s] For 8 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1428.8M, EPOCH TIME: 1742206083.904935
[03/17 15:38:03     25s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1428.8M, EPOCH TIME: 1742206083.904944
[03/17 15:38:03     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8).
[03/17 15:38:03     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:03     25s] All LLGs are deleted
[03/17 15:38:03     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:03     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:03     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1428.8M, EPOCH TIME: 1742206083.905100
[03/17 15:38:03     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1428.8M, EPOCH TIME: 1742206083.905161
[03/17 15:38:03     25s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1426.8M, EPOCH TIME: 1742206083.906006
[03/17 15:38:18     26s] <CMD> addWellTap -cell FILL2 -cellInterval 40 -prefix WELLTAP
[03/17 15:38:18     26s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1430.8M, EPOCH TIME: 1742206098.682748
[03/17 15:38:18     26s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1430.8M, EPOCH TIME: 1742206098.682800
[03/17 15:38:18     26s] Processing tracks to init pin-track alignment.
[03/17 15:38:18     26s] z: 2, totalTracks: 1
[03/17 15:38:18     26s] z: 4, totalTracks: 1
[03/17 15:38:18     26s] z: 6, totalTracks: 1
[03/17 15:38:18     26s] z: 8, totalTracks: 1
[03/17 15:38:18     26s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:38:18     26s] All LLGs are deleted
[03/17 15:38:18     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:18     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:18     26s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1430.8M, EPOCH TIME: 1742206098.684057
[03/17 15:38:18     26s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1430.8M, EPOCH TIME: 1742206098.684149
[03/17 15:38:18     26s] # Building fulladd llgBox search-tree.
[03/17 15:38:18     26s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1430.8M, EPOCH TIME: 1742206098.684178
[03/17 15:38:18     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:18     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:18     26s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1430.8M, EPOCH TIME: 1742206098.684289
[03/17 15:38:18     26s] Max number of tech site patterns supported in site array is 256.
[03/17 15:38:18     26s] Core basic site is gsclib090site
[03/17 15:38:18     26s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1430.8M, EPOCH TIME: 1742206098.688929
[03/17 15:38:18     26s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:38:18     26s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/17 15:38:18     26s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1430.8M, EPOCH TIME: 1742206098.688979
[03/17 15:38:18     26s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:38:18     26s] SiteArray: use 8,192 bytes
[03/17 15:38:18     26s] SiteArray: current memory after site array memory allocation 1430.9M
[03/17 15:38:18     26s] SiteArray: FP blocked sites are writable
[03/17 15:38:18     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:38:18     26s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1430.9M, EPOCH TIME: 1742206098.689130
[03/17 15:38:18     26s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1430.9M, EPOCH TIME: 1742206098.689154
[03/17 15:38:18     26s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:38:18     26s] Atter site array init, number of instance map data is 0.
[03/17 15:38:18     26s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1430.9M, EPOCH TIME: 1742206098.689320
[03/17 15:38:18     26s] 
[03/17 15:38:18     26s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:38:18     26s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1430.9M, EPOCH TIME: 1742206098.689451
[03/17 15:38:18     26s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1430.9M, EPOCH TIME: 1742206098.689461
[03/17 15:38:18     26s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1430.9M, EPOCH TIME: 1742206098.689477
[03/17 15:38:18     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1430.9MB).
[03/17 15:38:18     26s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:1430.9M, EPOCH TIME: 1742206098.689498
[03/17 15:38:18     26s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.007, REAL:0.007, MEM:1430.9M, EPOCH TIME: 1742206098.689506
[03/17 15:38:18     26s] **WARN: (IMPSP-5134):	Setting cellInterval to 39.730 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[03/17 15:38:18     26s] Type 'man IMPSP-5134' for more detail.
[03/17 15:38:18     26s] For 4 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1430.9M, EPOCH TIME: 1742206098.689692
[03/17 15:38:18     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:38:18     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:18     26s] All LLGs are deleted
[03/17 15:38:18     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:18     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:18     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1430.9M, EPOCH TIME: 1742206098.689857
[03/17 15:38:18     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1430.9M, EPOCH TIME: 1742206098.689920
[03/17 15:38:18     26s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1426.9M, EPOCH TIME: 1742206098.690523
[03/17 15:38:18     26s] Inserted 4 well-taps <FILL2> cells (prefix WELLTAP).
[03/17 15:38:29     26s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[03/17 15:38:29     26s] <CMD> setEndCapMode -reset
[03/17 15:38:29     26s] <CMD> setEndCapMode -boundary_tap false
[03/17 15:38:29     26s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[03/17 15:38:29     26s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[03/17 15:38:29     26s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[03/17 15:38:29     26s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[03/17 15:38:29     26s] <CMD> setPlaceMode -reset
[03/17 15:38:29     26s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[03/17 15:38:32     26s] <CMD> setPlaceMode -fp false
[03/17 15:38:32     26s] <CMD> place_design
[03/17 15:38:32     26s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:26.8/0:07:52.2 (0.1), mem = 1430.9M
[03/17 15:38:32     26s] #Start colorize_geometry on Mon Mar 17 15:38:32 2025
[03/17 15:38:32     26s] #
[03/17 15:38:32     26s] ### Time Record (colorize_geometry) is installed.
[03/17 15:38:32     26s] ### Time Record (Pre Callback) is installed.
[03/17 15:38:32     26s] ### Time Record (Pre Callback) is uninstalled.
[03/17 15:38:32     26s] ### Time Record (DB Import) is installed.
[03/17 15:38:32     26s] ### info: trigger incremental cell import ( 487 new cells ).
[03/17 15:38:32     26s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[03/17 15:38:32     26s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=39674828 placement=114980548 pin_access=1 inst_pattern=1
[03/17 15:38:32     26s] ### Time Record (DB Import) is uninstalled.
[03/17 15:38:32     26s] ### Time Record (DB Export) is installed.
[03/17 15:38:32     26s] Extracting standard cell pins and blockage ...... 
[03/17 15:38:32     26s] Pin and blockage extraction finished
[03/17 15:38:32     26s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=39674828 placement=114980548 pin_access=1 inst_pattern=1
[03/17 15:38:32     26s] ### Time Record (DB Export) is uninstalled.
[03/17 15:38:32     26s] ### Time Record (Post Callback) is installed.
[03/17 15:38:32     26s] ### Time Record (Post Callback) is uninstalled.
[03/17 15:38:32     26s] #
[03/17 15:38:32     26s] #colorize_geometry statistics:
[03/17 15:38:32     26s] #Cpu time = 00:00:00
[03/17 15:38:32     26s] #Elapsed time = 00:00:00
[03/17 15:38:32     26s] #Increased memory = 20.58 (MB)
[03/17 15:38:32     26s] #Total memory = 1464.83 (MB)
[03/17 15:38:32     26s] #Peak memory = 1465.68 (MB)
[03/17 15:38:32     26s] #Number of warnings = 0
[03/17 15:38:32     26s] #Total number of warnings = 0
[03/17 15:38:32     26s] #Number of fails = 0
[03/17 15:38:32     26s] #Total number of fails = 0
[03/17 15:38:32     26s] #Complete colorize_geometry on Mon Mar 17 15:38:32 2025
[03/17 15:38:32     26s] #
[03/17 15:38:32     26s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[03/17 15:38:32     26s] ### Time Record (colorize_geometry) is uninstalled.
[03/17 15:38:32     26s] ### 
[03/17 15:38:32     26s] ###   Scalability Statistics
[03/17 15:38:32     26s] ### 
[03/17 15:38:32     26s] ### ------------------------+----------------+----------------+----------------+
[03/17 15:38:32     26s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/17 15:38:32     26s] ### ------------------------+----------------+----------------+----------------+
[03/17 15:38:32     26s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/17 15:38:32     26s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/17 15:38:32     26s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/17 15:38:32     26s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/17 15:38:32     26s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/17 15:38:32     26s] ### ------------------------+----------------+----------------+----------------+
[03/17 15:38:32     26s] ### 
[03/17 15:38:32     26s] *** Starting placeDesign default flow ***
[03/17 15:38:32     26s] ### Creating LA Mngr. totSessionCpu=0:00:27.0 mem=1450.9M
[03/17 15:38:32     26s] ### Creating LA Mngr, finished. totSessionCpu=0:00:27.0 mem=1450.9M
[03/17 15:38:32     26s] *** Start deleteBufferTree ***
[03/17 15:38:32     27s] Info: Detect buffers to remove automatically.
[03/17 15:38:32     27s] Analyzing netlist ...
[03/17 15:38:32     27s] Updating netlist
[03/17 15:38:32     27s] 
[03/17 15:38:32     27s] *summary: 0 instances (buffers/inverters) removed
[03/17 15:38:32     27s] *** Finish deleteBufferTree (0:00:00.1) ***
[03/17 15:38:32     27s] **INFO: Enable pre-place timing setting for timing analysis
[03/17 15:38:32     27s] Set Using Default Delay Limit as 101.
[03/17 15:38:32     27s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 15:38:32     27s] Set Default Net Delay as 0 ps.
[03/17 15:38:32     27s] Set Default Net Load as 0 pF. 
[03/17 15:38:32     27s] Set Default Input Pin Transition as 1 ps.
[03/17 15:38:32     27s] **INFO: Analyzing IO path groups for slack adjustment
[03/17 15:38:32     27s] **INFO: Disable pre-place timing setting for timing analysis
[03/17 15:38:32     27s] Set Using Default Delay Limit as 1000.
[03/17 15:38:32     27s] Set Default Net Delay as 1000 ps.
[03/17 15:38:32     27s] Set Default Input Pin Transition as 0.1 ps.
[03/17 15:38:32     27s] Set Default Net Load as 0.5 pF. 
[03/17 15:38:32     27s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/17 15:38:32     27s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1511.3M, EPOCH TIME: 1742206112.408582
[03/17 15:38:32     27s] Deleted 0 physical inst  (cell - / prefix -).
[03/17 15:38:32     27s] Did not delete 12 physical insts as they were marked preplaced.
[03/17 15:38:32     27s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1511.3M, EPOCH TIME: 1742206112.408642
[03/17 15:38:32     27s] INFO: #ExclusiveGroups=0
[03/17 15:38:32     27s] INFO: There are no Exclusive Groups.
[03/17 15:38:32     27s] *** Starting "NanoPlace(TM) placement v#6 (mem=1511.3M)" ...
[03/17 15:38:32     27s] Wait...
[03/17 15:38:32     27s] *** Build Buffered Sizing Timing Model
[03/17 15:38:32     27s] (cpu=0:00:00.4 mem=1517.3M) ***
[03/17 15:38:32     27s] *** Build Virtual Sizing Timing Model
[03/17 15:38:32     27s] (cpu=0:00:00.5 mem=1527.3M) ***
[03/17 15:38:32     27s] No user-set net weight.
[03/17 15:38:32     27s] Net fanout histogram:
[03/17 15:38:32     27s] 2		: 17 (100.0%) nets
[03/17 15:38:32     27s] 3		: 0 (0.0%) nets
[03/17 15:38:32     27s] 4     -	14	: 0 (0.0%) nets
[03/17 15:38:32     27s] 15    -	39	: 0 (0.0%) nets
[03/17 15:38:32     27s] 40    -	79	: 0 (0.0%) nets
[03/17 15:38:32     27s] 80    -	159	: 0 (0.0%) nets
[03/17 15:38:32     27s] 160   -	319	: 0 (0.0%) nets
[03/17 15:38:32     27s] 320   -	639	: 0 (0.0%) nets
[03/17 15:38:32     27s] 640   -	1279	: 0 (0.0%) nets
[03/17 15:38:32     27s] 1280  -	2559	: 0 (0.0%) nets
[03/17 15:38:32     27s] 2560  -	5119	: 0 (0.0%) nets
[03/17 15:38:32     27s] 5120+		: 0 (0.0%) nets
[03/17 15:38:32     27s] no activity file in design. spp won't run.
[03/17 15:38:32     27s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/17 15:38:32     27s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[03/17 15:38:32     27s] Define the scan chains before using this option.
[03/17 15:38:32     27s] Type 'man IMPSP-9042' for more detail.
[03/17 15:38:32     27s] Processing tracks to init pin-track alignment.
[03/17 15:38:32     27s] z: 2, totalTracks: 1
[03/17 15:38:32     27s] z: 4, totalTracks: 1
[03/17 15:38:32     27s] z: 6, totalTracks: 1
[03/17 15:38:32     27s] z: 8, totalTracks: 1
[03/17 15:38:32     27s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:38:32     27s] All LLGs are deleted
[03/17 15:38:32     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:32     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:32     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1531.3M, EPOCH TIME: 1742206112.878976
[03/17 15:38:32     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.879061
[03/17 15:38:32     27s] # Building fulladd llgBox search-tree.
[03/17 15:38:32     27s] #std cell=16 (12 fixed + 4 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[03/17 15:38:32     27s] #ioInst=0 #net=17 #term=34 #term/net=2.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=14
[03/17 15:38:32     27s] stdCell: 16 single + 0 double + 0 multi
[03/17 15:38:32     27s] Total standard cell length = 0.0371 (mm), area = 0.0001 (mm^2)
[03/17 15:38:32     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1531.3M, EPOCH TIME: 1742206112.879161
[03/17 15:38:32     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:32     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:32     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1531.3M, EPOCH TIME: 1742206112.879251
[03/17 15:38:32     27s] Max number of tech site patterns supported in site array is 256.
[03/17 15:38:32     27s] Core basic site is gsclib090site
[03/17 15:38:32     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1531.3M, EPOCH TIME: 1742206112.883875
[03/17 15:38:32     27s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:38:32     27s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/17 15:38:32     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.883928
[03/17 15:38:32     27s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:38:32     27s] SiteArray: use 8,192 bytes
[03/17 15:38:32     27s] SiteArray: current memory after site array memory allocation 1531.3M
[03/17 15:38:32     27s] SiteArray: FP blocked sites are writable
[03/17 15:38:32     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:38:32     27s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1531.3M, EPOCH TIME: 1742206112.884081
[03/17 15:38:32     27s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884105
[03/17 15:38:32     27s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:38:32     27s] Atter site array init, number of instance map data is 0.
[03/17 15:38:32     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1531.3M, EPOCH TIME: 1742206112.884273
[03/17 15:38:32     27s] 
[03/17 15:38:32     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:38:32     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1531.3M, EPOCH TIME: 1742206112.884406
[03/17 15:38:32     27s] 
[03/17 15:38:32     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:38:32     27s] Average module density = 0.684.
[03/17 15:38:32     27s] Density for the design = 0.684.
[03/17 15:38:32     27s]        = stdcell_area 104 sites (79 um^2) / alloc_area 152 sites (115 um^2).
[03/17 15:38:32     27s] Pin Density = 0.1932.
[03/17 15:38:32     27s]             = total # of pins 34 / total area 176.
[03/17 15:38:32     27s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1531.3M, EPOCH TIME: 1742206112.884495
[03/17 15:38:32     27s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884517
[03/17 15:38:32     27s] OPERPROF: Starting pre-place ADS at level 1, MEM:1531.3M, EPOCH TIME: 1742206112.884529
[03/17 15:38:32     27s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1531.3M, EPOCH TIME: 1742206112.884551
[03/17 15:38:32     27s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1531.3M, EPOCH TIME: 1742206112.884560
[03/17 15:38:32     27s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884572
[03/17 15:38:32     27s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1531.3M, EPOCH TIME: 1742206112.884582
[03/17 15:38:32     27s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1531.3M, EPOCH TIME: 1742206112.884590
[03/17 15:38:32     27s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884604
[03/17 15:38:32     27s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1531.3M, EPOCH TIME: 1742206112.884613
[03/17 15:38:32     27s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884621
[03/17 15:38:32     27s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884630
[03/17 15:38:32     27s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884638
[03/17 15:38:32     27s] ADSU 0.684 -> 0.684. site 152.000 -> 152.000. GS 20.880
[03/17 15:38:32     27s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884667
[03/17 15:38:32     27s] OPERPROF: Starting spMPad at level 1, MEM:1531.3M, EPOCH TIME: 1742206112.884776
[03/17 15:38:32     27s] OPERPROF:   Starting spContextMPad at level 2, MEM:1531.3M, EPOCH TIME: 1742206112.884786
[03/17 15:38:32     27s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884795
[03/17 15:38:32     27s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884804
[03/17 15:38:32     27s] InitPadU 0.684 -> 0.684 for top
[03/17 15:38:32     27s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1531.3M, EPOCH TIME: 1742206112.884875
[03/17 15:38:32     27s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1531.3M, EPOCH TIME: 1742206112.884887
[03/17 15:38:32     27s] === lastAutoLevel = 3 
[03/17 15:38:32     27s] OPERPROF: Starting spInitNetWt at level 1, MEM:1531.3M, EPOCH TIME: 1742206112.884921
[03/17 15:38:32     27s] no activity file in design. spp won't run.
[03/17 15:38:32     27s] [spp] 0
[03/17 15:38:32     27s] [adp] 0:1:1:3
[03/17 15:38:32     27s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.048, REAL:0.048, MEM:1556.6M, EPOCH TIME: 1742206112.932639
[03/17 15:38:32     27s] Clock gating cells determined by native netlist tracing.
[03/17 15:38:32     27s] no activity file in design. spp won't run.
[03/17 15:38:32     27s] no activity file in design. spp won't run.
[03/17 15:38:32     27s] OPERPROF: Starting npMain at level 1, MEM:1558.6M, EPOCH TIME: 1742206112.953507
[03/17 15:38:33     27s] OPERPROF:   Starting npPlace at level 2, MEM:1558.6M, EPOCH TIME: 1742206113.954071
[03/17 15:38:33     27s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1558.6M
[03/17 15:38:33     27s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1558.6M
[03/17 15:38:33     27s] exp_mt_sequential is set from setPlaceMode option to 1
[03/17 15:38:33     27s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/17 15:38:33     27s] place_exp_mt_interval set to default 32
[03/17 15:38:33     27s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/17 15:38:33     27s] Iteration  3: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1560.0M
[03/17 15:38:33     27s] Total number of setup views is 1.
[03/17 15:38:33     27s] Total number of active setup views is 1.
[03/17 15:38:33     27s] Active setup views:
[03/17 15:38:33     27s]     BEST
[03/17 15:38:33     27s] Iteration  4: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1560.0M
[03/17 15:38:33     27s] GP RA stats: MHOnly 0 nrInst 4 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/17 15:38:33     27s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1560.0M, EPOCH TIME: 1742206113.958302
[03/17 15:38:33     27s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.958320
[03/17 15:38:33     27s] Iteration  5: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[03/17 15:38:33     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1560.0M
[03/17 15:38:33     27s] OPERPROF:   Finished npPlace at level 2, CPU:0.004, REAL:0.004, MEM:1560.0M, EPOCH TIME: 1742206113.958380
[03/17 15:38:33     27s] OPERPROF: Finished npMain at level 1, CPU:0.008, REAL:1.005, MEM:1560.0M, EPOCH TIME: 1742206113.958564
[03/17 15:38:33     27s] [adp] clock
[03/17 15:38:33     27s] [adp] weight, nr nets, wire length
[03/17 15:38:33     27s] [adp]      0        0  0.000000
[03/17 15:38:33     27s] [adp] data
[03/17 15:38:33     27s] [adp] weight, nr nets, wire length
[03/17 15:38:33     27s] [adp]      0       17  340.450000
[03/17 15:38:33     27s] [adp] 0.000000|0.000000|0.000000
[03/17 15:38:33     27s] Iteration  6: Total net bbox = 1.495e+02 (9.35e+01 5.60e+01)
[03/17 15:38:33     27s]               Est.  stn bbox = 1.495e+02 (9.35e+01 5.60e+01)
[03/17 15:38:33     27s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1560.0M
[03/17 15:38:33     27s] *** cost = 1.495e+02 (9.35e+01 5.60e+01) (cpu for global=0:00:00.0) real=0:00:01.0***
[03/17 15:38:33     27s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[03/17 15:38:33     27s] Saved padding area to DB
[03/17 15:38:33     27s] All LLGs are deleted
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1560.0M, EPOCH TIME: 1742206113.958952
[03/17 15:38:33     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.959028
[03/17 15:38:33     27s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/17 15:38:33     27s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[03/17 15:38:33     27s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/17 15:38:33     27s] Type 'man IMPSP-9025' for more detail.
[03/17 15:38:33     27s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1560.0M, EPOCH TIME: 1742206113.959860
[03/17 15:38:33     27s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1560.0M, EPOCH TIME: 1742206113.959890
[03/17 15:38:33     27s] Processing tracks to init pin-track alignment.
[03/17 15:38:33     27s] z: 2, totalTracks: 1
[03/17 15:38:33     27s] z: 4, totalTracks: 1
[03/17 15:38:33     27s] z: 6, totalTracks: 1
[03/17 15:38:33     27s] z: 8, totalTracks: 1
[03/17 15:38:33     27s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:38:33     27s] All LLGs are deleted
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1560.0M, EPOCH TIME: 1742206113.961103
[03/17 15:38:33     27s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.961171
[03/17 15:38:33     27s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1560.0M, EPOCH TIME: 1742206113.961192
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1560.0M, EPOCH TIME: 1742206113.961293
[03/17 15:38:33     27s] Max number of tech site patterns supported in site array is 256.
[03/17 15:38:33     27s] Core basic site is gsclib090site
[03/17 15:38:33     27s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1560.0M, EPOCH TIME: 1742206113.965870
[03/17 15:38:33     27s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:38:33     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/17 15:38:33     27s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.965924
[03/17 15:38:33     27s] Fast DP-INIT is on for default
[03/17 15:38:33     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:38:33     27s] Atter site array init, number of instance map data is 0.
[03/17 15:38:33     27s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1560.0M, EPOCH TIME: 1742206113.966202
[03/17 15:38:33     27s] 
[03/17 15:38:33     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:38:33     27s] OPERPROF:       Starting CMU at level 4, MEM:1560.0M, EPOCH TIME: 1742206113.966307
[03/17 15:38:33     27s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.966393
[03/17 15:38:33     27s] 
[03/17 15:38:33     27s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:38:33     27s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1560.0M, EPOCH TIME: 1742206113.966424
[03/17 15:38:33     27s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1560.0M, EPOCH TIME: 1742206113.966433
[03/17 15:38:33     27s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.966445
[03/17 15:38:33     27s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1560.0MB).
[03/17 15:38:33     27s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:1560.0M, EPOCH TIME: 1742206113.966474
[03/17 15:38:33     27s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:1560.0M, EPOCH TIME: 1742206113.966492
[03/17 15:38:33     27s] TDRefine: refinePlace mode is spiral
[03/17 15:38:33     27s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25227.1
[03/17 15:38:33     27s] OPERPROF: Starting RefinePlace at level 1, MEM:1560.0M, EPOCH TIME: 1742206113.966513
[03/17 15:38:33     27s] *** Starting refinePlace (0:00:27.6 mem=1560.0M) ***
[03/17 15:38:33     27s] Total net bbox length = 2.004e+02 (1.834e+02 1.702e+01) (ext = 1.914e+02)
[03/17 15:38:33     27s] 
[03/17 15:38:33     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:38:33     27s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/17 15:38:33     27s] (I)      Default pattern map key = fulladd_default.
[03/17 15:38:33     27s] (I)      Default pattern map key = fulladd_default.
[03/17 15:38:33     27s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1560.0M, EPOCH TIME: 1742206113.967599
[03/17 15:38:33     27s] Starting refinePlace ...
[03/17 15:38:33     27s] (I)      Default pattern map key = fulladd_default.
[03/17 15:38:33     27s] (I)      Default pattern map key = fulladd_default.
[03/17 15:38:33     27s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1560.0M, EPOCH TIME: 1742206113.968401
[03/17 15:38:33     27s] DDP initSite1 nrRow 4 nrJob 4
[03/17 15:38:33     27s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1560.0M, EPOCH TIME: 1742206113.968419
[03/17 15:38:33     27s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.968428
[03/17 15:38:33     27s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1560.0M, EPOCH TIME: 1742206113.968437
[03/17 15:38:33     27s] DDP markSite nrRow 4 nrJob 4
[03/17 15:38:33     27s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.968446
[03/17 15:38:33     27s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.968454
[03/17 15:38:33     27s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1560.0M, EPOCH TIME: 1742206113.968480
[03/17 15:38:33     27s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1560.0M, EPOCH TIME: 1742206113.968489
[03/17 15:38:33     27s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.968500
[03/17 15:38:33     27s] ** Cut row section cpu time 0:00:00.0.
[03/17 15:38:33     27s]  ** Cut row section real time 0:00:00.0.
[03/17 15:38:33     27s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1560.0M, EPOCH TIME: 1742206113.968513
[03/17 15:38:33     27s]   Spread Effort: high, standalone mode, useDDP on.
[03/17 15:38:33     27s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1560.0MB) @(0:00:27.6 - 0:00:27.6).
[03/17 15:38:33     27s] Move report: preRPlace moves 4 insts, mean move: 2.73 um, max move: 4.04 um 
[03/17 15:38:33     27s] 	Max move on inst (g336__5107): (8.87, 10.01) --> (8.99, 6.09)
[03/17 15:38:33     27s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[03/17 15:38:33     27s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:38:33     27s] Placement tweakage begins.
[03/17 15:38:33     27s] wire length = 2.385e+02
[03/17 15:38:33     27s] wire length = 2.318e+02
[03/17 15:38:33     27s] Placement tweakage ends.
[03/17 15:38:33     27s] Move report: tweak moves 2 insts, mean move: 2.61 um, max move: 2.61 um 
[03/17 15:38:33     27s] 	Max move on inst (g335__2398): (8.99, 11.31) --> (8.99, 8.70)
[03/17 15:38:33     27s] 
[03/17 15:38:33     27s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/17 15:38:33     27s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/17 15:38:33     27s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/17 15:38:33     27s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/17 15:38:33     27s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1585.0MB) @(0:00:27.6 - 0:00:27.6).
[03/17 15:38:33     27s] Move report: Detail placement moves 4 insts, mean move: 2.73 um, max move: 4.04 um 
[03/17 15:38:33     27s] 	Max move on inst (g336__5107): (8.87, 10.01) --> (8.99, 6.09)
[03/17 15:38:33     27s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1585.0MB
[03/17 15:38:33     27s] Statistics of distance of Instance movement in refine placement:
[03/17 15:38:33     27s]   maximum (X+Y) =         4.04 um
[03/17 15:38:33     27s]   inst (g336__5107) with max move: (8.865, 10.005) -> (8.99, 6.09)
[03/17 15:38:33     27s]   mean    (X+Y) =         2.73 um
[03/17 15:38:33     27s] Summary Report:
[03/17 15:38:33     27s] Instances move: 4 (out of 4 movable)
[03/17 15:38:33     27s] Instances flipped: 0
[03/17 15:38:33     27s] Mean displacement: 2.73 um
[03/17 15:38:33     27s] Max displacement: 4.04 um (Instance: g336__5107) (8.865, 10.005) -> (8.99, 6.09)
[03/17 15:38:33     27s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[03/17 15:38:33     27s] Total instances moved : 4
[03/17 15:38:33     27s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.005, REAL:0.020, MEM:1585.0M, EPOCH TIME: 1742206113.987481
[03/17 15:38:33     27s] Total net bbox length = 2.312e+02 (1.851e+02 4.605e+01) (ext = 2.126e+02)
[03/17 15:38:33     27s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1585.0MB
[03/17 15:38:33     27s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1585.0MB) @(0:00:27.6 - 0:00:27.6).
[03/17 15:38:33     27s] *** Finished refinePlace (0:00:27.6 mem=1585.0M) ***
[03/17 15:38:33     27s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25227.1
[03/17 15:38:33     27s] OPERPROF: Finished RefinePlace at level 1, CPU:0.007, REAL:0.021, MEM:1585.0M, EPOCH TIME: 1742206113.987562
[03/17 15:38:33     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1585.0M, EPOCH TIME: 1742206113.987572
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:16).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] All LLGs are deleted
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1585.0M, EPOCH TIME: 1742206113.987824
[03/17 15:38:33     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1585.0M, EPOCH TIME: 1742206113.987884
[03/17 15:38:33     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1585.0M, EPOCH TIME: 1742206113.988527
[03/17 15:38:33     27s] *** End of Placement (cpu=0:00:00.6, real=0:00:01.0, mem=1585.0M) ***
[03/17 15:38:33     27s] Processing tracks to init pin-track alignment.
[03/17 15:38:33     27s] z: 2, totalTracks: 1
[03/17 15:38:33     27s] z: 4, totalTracks: 1
[03/17 15:38:33     27s] z: 6, totalTracks: 1
[03/17 15:38:33     27s] z: 8, totalTracks: 1
[03/17 15:38:33     27s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:38:33     27s] All LLGs are deleted
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1585.0M, EPOCH TIME: 1742206113.989676
[03/17 15:38:33     27s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1585.0M, EPOCH TIME: 1742206113.989741
[03/17 15:38:33     27s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1585.0M, EPOCH TIME: 1742206113.989759
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1585.0M, EPOCH TIME: 1742206113.989841
[03/17 15:38:33     27s] Max number of tech site patterns supported in site array is 256.
[03/17 15:38:33     27s] Core basic site is gsclib090site
[03/17 15:38:33     27s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1585.0M, EPOCH TIME: 1742206113.994345
[03/17 15:38:33     27s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:38:33     27s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/17 15:38:33     27s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1585.0M, EPOCH TIME: 1742206113.994395
[03/17 15:38:33     27s] Fast DP-INIT is on for default
[03/17 15:38:33     27s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:38:33     27s] Atter site array init, number of instance map data is 0.
[03/17 15:38:33     27s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1585.0M, EPOCH TIME: 1742206113.994664
[03/17 15:38:33     27s] 
[03/17 15:38:33     27s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:38:33     27s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1585.0M, EPOCH TIME: 1742206113.994763
[03/17 15:38:33     27s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1585.0M, EPOCH TIME: 1742206113.994782
[03/17 15:38:33     27s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1585.0M, EPOCH TIME: 1742206113.994797
[03/17 15:38:33     27s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1585.0M, EPOCH TIME: 1742206113.994813
[03/17 15:38:33     27s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[03/17 15:38:33     27s] Density distribution unevenness ratio = 0.000%
[03/17 15:38:33     27s] Density distribution unevenness ratio (U70) = 0.000%
[03/17 15:38:33     27s] Density distribution unevenness ratio (U80) = 0.000%
[03/17 15:38:33     27s] Density distribution unevenness ratio (U90) = 0.000%
[03/17 15:38:33     27s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:1585.0M, EPOCH TIME: 1742206113.994840
[03/17 15:38:33     27s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1585.0M, EPOCH TIME: 1742206113.994848
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] All LLGs are deleted
[03/17 15:38:33     27s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:38:33     27s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1585.0M, EPOCH TIME: 1742206113.994982
[03/17 15:38:33     27s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1585.0M, EPOCH TIME: 1742206113.995035
[03/17 15:38:33     27s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1585.0M, EPOCH TIME: 1742206113.995457
[03/17 15:38:33     27s] *** Free Virtual Timing Model ...(mem=1585.0M)
[03/17 15:38:33     27s] Starting IO pin assignment...
[03/17 15:38:33     27s] The design is not routed. Using placement based method for pin assignment.
[03/17 15:38:33     27s] Completed IO pin assignment.
[03/17 15:38:34     27s] **INFO: Enable pre-place timing setting for timing analysis
[03/17 15:38:34     27s] Set Using Default Delay Limit as 101.
[03/17 15:38:34     27s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 15:38:34     27s] Set Default Net Delay as 0 ps.
[03/17 15:38:34     27s] Set Default Net Load as 0 pF. 
[03/17 15:38:34     27s] **INFO: Analyzing IO path groups for slack adjustment
[03/17 15:38:34     27s] **INFO: Disable pre-place timing setting for timing analysis
[03/17 15:38:34     27s] Set Using Default Delay Limit as 1000.
[03/17 15:38:34     27s] Set Default Net Delay as 1000 ps.
[03/17 15:38:34     27s] Set Default Net Load as 0.5 pF. 
[03/17 15:38:34     27s] Info: Disable timing driven in postCTS congRepair.
[03/17 15:38:34     27s] 
[03/17 15:38:34     27s] Starting congRepair ...
[03/17 15:38:34     27s] User Input Parameters:
[03/17 15:38:34     27s] - Congestion Driven    : On
[03/17 15:38:34     27s] - Timing Driven        : Off
[03/17 15:38:34     27s] - Area-Violation Based : On
[03/17 15:38:34     27s] - Start Rollback Level : -5
[03/17 15:38:34     27s] - Legalized            : On
[03/17 15:38:34     27s] - Window Based         : Off
[03/17 15:38:34     27s] - eDen incr mode       : Off
[03/17 15:38:34     27s] - Small incr mode      : Off
[03/17 15:38:34     27s] 
[03/17 15:38:34     27s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1575.5M, EPOCH TIME: 1742206114.018238
[03/17 15:38:34     27s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:1575.5M, EPOCH TIME: 1742206114.021728
[03/17 15:38:34     27s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1575.5M, EPOCH TIME: 1742206114.021770
[03/17 15:38:34     27s] Starting Early Global Route congestion estimation: mem = 1575.5M
[03/17 15:38:34     27s] (I)      ==================== Layers =====================
[03/17 15:38:34     27s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:38:34     27s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/17 15:38:34     27s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:38:34     27s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/17 15:38:34     27s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/17 15:38:34     27s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:38:34     27s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/17 15:38:34     27s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/17 15:38:34     27s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/17 15:38:34     27s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/17 15:38:34     27s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/17 15:38:34     27s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/17 15:38:34     27s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/17 15:38:34     27s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/17 15:38:34     27s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/17 15:38:34     27s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:38:34     27s] (I)      Started Import and model ( Curr Mem: 1575.48 MB )
[03/17 15:38:34     27s] (I)      Default pattern map key = fulladd_default.
[03/17 15:38:34     27s] (I)      == Non-default Options ==
[03/17 15:38:34     27s] (I)      Maximum routing layer                              : 9
[03/17 15:38:34     27s] (I)      Number of threads                                  : 1
[03/17 15:38:34     27s] (I)      Use non-blocking free Dbs wires                    : false
[03/17 15:38:34     27s] (I)      Method to set GCell size                           : row
[03/17 15:38:34     27s] (I)      Counted 133 PG shapes. We will not process PG shapes layer by layer.
[03/17 15:38:34     27s] (I)      Use row-based GCell size
[03/17 15:38:34     27s] (I)      Use row-based GCell align
[03/17 15:38:34     27s] (I)      layer 0 area = 280000
[03/17 15:38:34     27s] (I)      layer 1 area = 320000
[03/17 15:38:34     27s] (I)      layer 2 area = 320000
[03/17 15:38:34     27s] (I)      layer 3 area = 320000
[03/17 15:38:34     27s] (I)      layer 4 area = 320000
[03/17 15:38:34     27s] (I)      layer 5 area = 320000
[03/17 15:38:34     27s] (I)      layer 6 area = 320000
[03/17 15:38:34     27s] (I)      layer 7 area = 800000
[03/17 15:38:34     27s] (I)      layer 8 area = 800000
[03/17 15:38:34     27s] (I)      GCell unit size   : 5220
[03/17 15:38:34     27s] (I)      GCell multiplier  : 1
[03/17 15:38:34     27s] (I)      GCell row height  : 5220
[03/17 15:38:34     27s] (I)      Actual row height : 5220
[03/17 15:38:34     27s] (I)      GCell align ref   : 12180 12180
[03/17 15:38:34     27s] [NR-eGR] Track table information for default rule: 
[03/17 15:38:34     27s] [NR-eGR] Metal1 has single uniform track structure
[03/17 15:38:34     27s] [NR-eGR] Metal2 has single uniform track structure
[03/17 15:38:34     27s] [NR-eGR] Metal3 has single uniform track structure
[03/17 15:38:34     27s] [NR-eGR] Metal4 has single uniform track structure
[03/17 15:38:34     27s] [NR-eGR] Metal5 has single uniform track structure
[03/17 15:38:34     27s] [NR-eGR] Metal6 has single uniform track structure
[03/17 15:38:34     27s] [NR-eGR] Metal7 has single uniform track structure
[03/17 15:38:34     27s] [NR-eGR] Metal8 has single uniform track structure
[03/17 15:38:34     27s] [NR-eGR] Metal9 has single uniform track structure
[03/17 15:38:34     27s] (I)      =============== Default via ================
[03/17 15:38:34     27s] (I)      +---+------------------+-------------------+
[03/17 15:38:34     27s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/17 15:38:34     27s] (I)      +---+------------------+-------------------+
[03/17 15:38:34     27s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[03/17 15:38:34     27s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/17 15:38:34     27s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/17 15:38:34     27s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/17 15:38:34     27s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/17 15:38:34     27s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/17 15:38:34     27s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/17 15:38:34     27s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[03/17 15:38:34     27s] (I)      +---+------------------+-------------------+
[03/17 15:38:34     27s] [NR-eGR] Read 210 PG shapes
[03/17 15:38:34     27s] [NR-eGR] Read 0 clock shapes
[03/17 15:38:34     27s] [NR-eGR] Read 0 other shapes
[03/17 15:38:34     27s] [NR-eGR] #Routing Blockages  : 0
[03/17 15:38:34     27s] [NR-eGR] #Instance Blockages : 0
[03/17 15:38:34     27s] [NR-eGR] #PG Blockages       : 210
[03/17 15:38:34     27s] [NR-eGR] #Halo Blockages     : 0
[03/17 15:38:34     27s] [NR-eGR] #Boundary Blockages : 0
[03/17 15:38:34     27s] [NR-eGR] #Clock Blockages    : 0
[03/17 15:38:34     27s] [NR-eGR] #Other Blockages    : 0
[03/17 15:38:34     27s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/17 15:38:34     27s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 15:38:34     27s] [NR-eGR] Read 17 nets ( ignored 0 )
[03/17 15:38:34     27s] (I)      early_global_route_priority property id does not exist.
[03/17 15:38:34     27s] (I)      Read Num Blocks=210  Num Prerouted Wires=0  Num CS=0
[03/17 15:38:34     27s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[03/17 15:38:34     27s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[03/17 15:38:34     27s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[03/17 15:38:34     27s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[03/17 15:38:34     27s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[03/17 15:38:34     27s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[03/17 15:38:34     27s] (I)      Layer 7 (V) : #blockages 50 : #preroutes 0
[03/17 15:38:34     27s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[03/17 15:38:34     27s] (I)      Number of ignored nets                =      0
[03/17 15:38:34     27s] (I)      Number of connected nets              =      0
[03/17 15:38:34     27s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/17 15:38:34     27s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/17 15:38:34     27s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/17 15:38:34     27s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/17 15:38:34     27s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/17 15:38:34     27s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/17 15:38:34     27s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/17 15:38:34     27s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/17 15:38:34     27s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 15:38:34     27s] (I)      Ndr track 0 does not exist
[03/17 15:38:34     27s] (I)      ---------------------Grid Graph Info--------------------
[03/17 15:38:34     27s] (I)      Routing area        : (0, 0) - (49880, 45240)
[03/17 15:38:34     27s] (I)      Core area           : (12180, 12180) - (37700, 33060)
[03/17 15:38:34     27s] (I)      Site width          :   580  (dbu)
[03/17 15:38:34     27s] (I)      Row height          :  5220  (dbu)
[03/17 15:38:34     27s] (I)      GCell row height    :  5220  (dbu)
[03/17 15:38:34     27s] (I)      GCell width         :  5220  (dbu)
[03/17 15:38:34     27s] (I)      GCell height        :  5220  (dbu)
[03/17 15:38:34     27s] (I)      Grid                :    10     9     9
[03/17 15:38:34     27s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/17 15:38:34     27s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/17 15:38:34     27s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[03/17 15:38:34     27s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/17 15:38:34     27s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/17 15:38:34     27s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/17 15:38:34     27s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[03/17 15:38:34     27s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/17 15:38:34     27s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/17 15:38:34     27s] (I)      Total num of tracks :    78    86    78    86    78    86    78    28    25
[03/17 15:38:34     27s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/17 15:38:34     27s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/17 15:38:34     27s] (I)      --------------------------------------------------------
[03/17 15:38:34     27s] 
[03/17 15:38:34     27s] [NR-eGR] ============ Routing rule table ============
[03/17 15:38:34     27s] [NR-eGR] Rule id: 0  Nets: 17
[03/17 15:38:34     27s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/17 15:38:34     27s] (I)                    Layer    2    3    4    5    6    7     8     9 
[03/17 15:38:34     27s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[03/17 15:38:34     27s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[03/17 15:38:34     27s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[03/17 15:38:34     27s] [NR-eGR] ========================================
[03/17 15:38:34     27s] [NR-eGR] 
[03/17 15:38:34     27s] (I)      =============== Blocked Tracks ===============
[03/17 15:38:34     27s] (I)      +-------+---------+----------+---------------+
[03/17 15:38:34     27s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/17 15:38:34     27s] (I)      +-------+---------+----------+---------------+
[03/17 15:38:34     27s] (I)      |     1 |       0 |        0 |         0.00% |
[03/17 15:38:34     27s] (I)      |     2 |     774 |      112 |        14.47% |
[03/17 15:38:34     27s] (I)      |     3 |     780 |       64 |         8.21% |
[03/17 15:38:34     27s] (I)      |     4 |     774 |      112 |        14.47% |
[03/17 15:38:34     27s] (I)      |     5 |     780 |       64 |         8.21% |
[03/17 15:38:34     27s] (I)      |     6 |     774 |      112 |        14.47% |
[03/17 15:38:34     27s] (I)      |     7 |     780 |       64 |         8.21% |
[03/17 15:38:34     27s] (I)      |     8 |     252 |      144 |        57.14% |
[03/17 15:38:34     27s] (I)      |     9 |     250 |      144 |        57.60% |
[03/17 15:38:34     27s] (I)      +-------+---------+----------+---------------+
[03/17 15:38:34     27s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.48 MB )
[03/17 15:38:34     27s] (I)      Reset routing kernel
[03/17 15:38:34     27s] (I)      Started Global Routing ( Curr Mem: 1575.48 MB )
[03/17 15:38:34     27s] (I)      totalPins=34  totalGlobalPin=34 (100.00%)
[03/17 15:38:34     27s] (I)      total 2D Cap : 4626 = (2310 H, 2316 V)
[03/17 15:38:34     27s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [2, 9]
[03/17 15:38:34     27s] (I)      
[03/17 15:38:34     27s] (I)      ============  Phase 1a Route ============
[03/17 15:38:34     27s] (I)      Usage: 52 = (14 H, 38 V) = (0.61% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:38:34     27s] (I)      
[03/17 15:38:34     27s] (I)      ============  Phase 1b Route ============
[03/17 15:38:34     27s] (I)      Usage: 52 = (14 H, 38 V) = (0.61% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:38:34     27s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.357200e+02um
[03/17 15:38:34     27s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 15:38:34     27s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/17 15:38:34     27s] (I)      
[03/17 15:38:34     27s] (I)      ============  Phase 1c Route ============
[03/17 15:38:34     27s] (I)      Usage: 52 = (14 H, 38 V) = (0.61% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:38:34     27s] (I)      
[03/17 15:38:34     27s] (I)      ============  Phase 1d Route ============
[03/17 15:38:34     27s] (I)      Usage: 52 = (14 H, 38 V) = (0.61% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:38:34     27s] (I)      
[03/17 15:38:34     27s] (I)      ============  Phase 1e Route ============
[03/17 15:38:34     27s] (I)      Usage: 52 = (14 H, 38 V) = (0.61% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:38:34     27s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.357200e+02um
[03/17 15:38:34     27s] (I)      
[03/17 15:38:34     27s] (I)      ============  Phase 1l Route ============
[03/17 15:38:34     27s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/17 15:38:34     27s] (I)      Layer  2:        650        29         0           0         720    ( 0.00%) 
[03/17 15:38:34     27s] (I)      Layer  3:        659        17         0           0         729    ( 0.00%) 
[03/17 15:38:34     27s] (I)      Layer  4:        650         9         0           0         720    ( 0.00%) 
[03/17 15:38:34     27s] (I)      Layer  5:        659         0         0           0         729    ( 0.00%) 
[03/17 15:38:34     27s] (I)      Layer  6:        650         0         0           0         720    ( 0.00%) 
[03/17 15:38:34     27s] (I)      Layer  7:        659         0         0           0         729    ( 0.00%) 
[03/17 15:38:34     27s] (I)      Layer  8:         87         0         0          48         192    (20.00%) 
[03/17 15:38:34     27s] (I)      Layer  9:         87         0         0          54         189    (22.22%) 
[03/17 15:38:34     27s] (I)      Total:          4101        55         0         102        4728    ( 2.11%) 
[03/17 15:38:34     27s] (I)      
[03/17 15:38:34     27s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 15:38:34     27s] [NR-eGR]                        OverCon            
[03/17 15:38:34     27s] [NR-eGR]                         #Gcell     %Gcell
[03/17 15:38:34     27s] [NR-eGR]        Layer             (1-0)    OverCon
[03/17 15:38:34     27s] [NR-eGR] ----------------------------------------------
[03/17 15:38:34     27s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR] ----------------------------------------------
[03/17 15:38:34     27s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/17 15:38:34     27s] [NR-eGR] 
[03/17 15:38:34     27s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1575.48 MB )
[03/17 15:38:34     27s] (I)      total 2D Cap : 4648 = (2322 H, 2326 V)
[03/17 15:38:34     27s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/17 15:38:34     27s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1575.5M
[03/17 15:38:34     27s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.009, REAL:0.009, MEM:1575.5M, EPOCH TIME: 1742206114.030427
[03/17 15:38:34     27s] OPERPROF: Starting HotSpotCal at level 1, MEM:1575.5M, EPOCH TIME: 1742206114.030438
[03/17 15:38:34     27s] [hotspot] +------------+---------------+---------------+
[03/17 15:38:34     27s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 15:38:34     27s] [hotspot] +------------+---------------+---------------+
[03/17 15:38:34     27s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 15:38:34     27s] [hotspot] +------------+---------------+---------------+
[03/17 15:38:34     27s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:38:34     27s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 15:38:34     27s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1575.5M, EPOCH TIME: 1742206114.030526
[03/17 15:38:34     27s] Skipped repairing congestion.
[03/17 15:38:34     27s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1575.5M, EPOCH TIME: 1742206114.030543
[03/17 15:38:34     27s] Starting Early Global Route wiring: mem = 1575.5M
[03/17 15:38:34     27s] (I)      ============= Track Assignment ============
[03/17 15:38:34     27s] (I)      Started Track Assignment (1T) ( Curr Mem: 1575.48 MB )
[03/17 15:38:34     27s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[03/17 15:38:34     27s] (I)      Run Multi-thread track assignment
[03/17 15:38:34     27s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.48 MB )
[03/17 15:38:34     27s] (I)      Started Export ( Curr Mem: 1575.48 MB )
[03/17 15:38:34     27s] [NR-eGR]                 Length (um)  Vias 
[03/17 15:38:34     27s] [NR-eGR] ----------------------------------
[03/17 15:38:34     27s] [NR-eGR]  Metal1  (1H)             0    20 
[03/17 15:38:34     27s] [NR-eGR]  Metal2  (2V)            68    15 
[03/17 15:38:34     27s] [NR-eGR]  Metal3  (3H)            34     4 
[03/17 15:38:34     27s] [NR-eGR]  Metal4  (4V)            38     0 
[03/17 15:38:34     27s] [NR-eGR]  Metal5  (5H)             0     0 
[03/17 15:38:34     27s] [NR-eGR]  Metal6  (6V)             0     0 
[03/17 15:38:34     27s] [NR-eGR]  Metal7  (7H)             0     0 
[03/17 15:38:34     27s] [NR-eGR]  Metal8  (8V)             0     0 
[03/17 15:38:34     27s] [NR-eGR]  Metal9  (9H)             0     0 
[03/17 15:38:34     27s] [NR-eGR] ----------------------------------
[03/17 15:38:34     27s] [NR-eGR]          Total          140    39 
[03/17 15:38:34     27s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:38:34     27s] [NR-eGR] Total half perimeter of net bounding box: 140um
[03/17 15:38:34     27s] [NR-eGR] Total length: 140um, number of vias: 39
[03/17 15:38:34     27s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:38:34     27s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/17 15:38:34     27s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:38:34     27s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1575.48 MB )
[03/17 15:38:34     27s] Early Global Route wiring runtime: 0.00 seconds, mem = 1570.5M
[03/17 15:38:34     27s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.001, REAL:0.001, MEM:1570.5M, EPOCH TIME: 1742206114.031866
[03/17 15:38:34     27s] Tdgp not successfully inited but do clear! skip clearing
[03/17 15:38:34     27s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[03/17 15:38:34     27s] *** Finishing placeDesign default flow ***
[03/17 15:38:34     27s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1570.5M **
[03/17 15:38:34     27s] Tdgp not successfully inited but do clear! skip clearing
[03/17 15:38:34     27s] 
[03/17 15:38:34     27s] *** Summary of all messages that are not suppressed in this session:
[03/17 15:38:34     27s] Severity  ID               Count  Summary                                  
[03/17 15:38:34     27s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/17 15:38:34     27s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/17 15:38:34     27s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[03/17 15:38:34     27s] *** Message Summary: 4 warning(s), 0 error(s)
[03/17 15:38:34     27s] 
[03/17 15:38:34     27s] *** placeDesign #1 [finish] : cpu/real = 0:00:00.9/0:00:01.9 (0.5), totSession cpu/real = 0:00:27.7/0:07:54.1 (0.1), mem = 1570.5M
[03/17 15:38:34     27s] 
[03/17 15:38:34     27s] =============================================================================================
[03/17 15:38:34     27s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[03/17 15:38:34     27s] =============================================================================================
[03/17 15:38:34     27s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:38:34     27s] ---------------------------------------------------------------------------------------------
[03/17 15:38:34     27s] [ TimingUpdate           ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 15:38:34     27s] [ FullDelayCalc          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:38:34     27s] [ MISC                   ]          0:00:01.9  (  99.1 % )     0:00:01.9 /  0:00:00.9    0.5
[03/17 15:38:34     27s] ---------------------------------------------------------------------------------------------
[03/17 15:38:34     27s]  placeDesign #1 TOTAL               0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:00.9    0.5
[03/17 15:38:34     27s] ---------------------------------------------------------------------------------------------
[03/17 15:38:34     27s] 
[03/17 15:38:54     28s] <CMD> getAnalysisMode -checkType -quiet
[03/17 15:38:56     28s] <CMD> get_time_unit
[03/17 15:38:56     28s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[03/17 15:38:56     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/17 15:38:56     28s] AAE DB initialization (MEM=1591.7 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/17 15:38:56     28s] #################################################################################
[03/17 15:38:56     28s] # Design Stage: PreRoute
[03/17 15:38:56     28s] # Design Name: fulladd
[03/17 15:38:56     28s] # Design Mode: 90nm
[03/17 15:38:56     28s] # Analysis Mode: MMMC Non-OCV 
[03/17 15:38:56     28s] # Parasitics Mode: No SPEF/RCDB 
[03/17 15:38:56     28s] # Signoff Settings: SI Off 
[03/17 15:38:56     28s] #################################################################################
[03/17 15:38:56     28s] Extraction called for design 'fulladd' of instances=16 and nets=19 using extraction engine 'preRoute' .
[03/17 15:38:56     28s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/17 15:38:56     28s] Type 'man IMPEXT-3530' for more detail.
[03/17 15:38:56     28s] PreRoute RC Extraction called for design fulladd.
[03/17 15:38:56     28s] RC Extraction called in multi-corner(1) mode.
[03/17 15:38:56     28s] RCMode: PreRoute
[03/17 15:38:56     28s]       RC Corner Indexes            0   
[03/17 15:38:56     28s] Capacitance Scaling Factor   : 1.00000 
[03/17 15:38:56     28s] Resistance Scaling Factor    : 1.00000 
[03/17 15:38:56     28s] Clock Cap. Scaling Factor    : 1.00000 
[03/17 15:38:56     28s] Clock Res. Scaling Factor    : 1.00000 
[03/17 15:38:56     28s] Shrink Factor                : 1.00000
[03/17 15:38:56     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 15:38:56     28s] Using capacitance table file ...
[03/17 15:38:56     28s] 
[03/17 15:38:56     28s] Trim Metal Layers:
[03/17 15:38:56     28s] LayerId::1 widthSet size::4
[03/17 15:38:56     28s] LayerId::2 widthSet size::4
[03/17 15:38:56     28s] LayerId::3 widthSet size::4
[03/17 15:38:56     28s] LayerId::4 widthSet size::4
[03/17 15:38:56     28s] LayerId::5 widthSet size::4
[03/17 15:38:56     28s] LayerId::6 widthSet size::4
[03/17 15:38:56     28s] LayerId::7 widthSet size::4
[03/17 15:38:56     28s] LayerId::8 widthSet size::4
[03/17 15:38:56     28s] LayerId::9 widthSet size::3
[03/17 15:38:56     28s] Updating RC grid for preRoute extraction ...
[03/17 15:38:56     28s] eee: pegSigSF::1.070000
[03/17 15:38:56     28s] Initializing multi-corner capacitance tables ... 
[03/17 15:38:56     28s] Initializing multi-corner resistance tables ...
[03/17 15:38:56     28s] eee: l::1 avDens::0.041656 usedTrk::3.749042 availTrk::90.000000 sigTrk::3.749042
[03/17 15:38:56     28s] eee: l::2 avDens::0.028989 usedTrk::2.609004 availTrk::90.000000 sigTrk::2.609004
[03/17 15:38:56     28s] eee: l::3 avDens::0.014630 usedTrk::1.316667 availTrk::90.000000 sigTrk::1.316667
[03/17 15:38:56     28s] eee: l::4 avDens::0.016173 usedTrk::1.455556 availTrk::90.000000 sigTrk::1.455556
[03/17 15:38:56     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:38:56     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:38:56     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:38:56     28s] eee: l::8 avDens::0.179106 usedTrk::5.373180 availTrk::30.000000 sigTrk::5.373180
[03/17 15:38:56     28s] eee: l::9 avDens::0.202810 usedTrk::6.084291 availTrk::30.000000 sigTrk::6.084291
[03/17 15:38:56     28s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:38:56     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.202810 uaWl=1.000000 uaWlH=0.270488 aWlH=0.000000 lMod=0 pMax=0.829200 pMod=82 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/17 15:38:56     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1591.699M)
[03/17 15:38:56     28s] Calculate delays in Single mode...
[03/17 15:38:56     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1593.7M, InitMEM = 1593.7M)
[03/17 15:38:56     28s] Start delay calculation (fullDC) (1 T). (MEM=1593.71)
[03/17 15:38:56     28s] siFlow : Timing analysis mode is single, using late cdB files
[03/17 15:38:56     28s] Start AAE Lib Loading. (MEM=1605.22)
[03/17 15:38:56     28s] End AAE Lib Loading. (MEM=1643.38 CPU=0:00:00.0 Real=0:00:00.0)
[03/17 15:38:56     28s] End AAE Lib Interpolated Model. (MEM=1643.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:38:56     28s] Total number of fetched objects 17
[03/17 15:38:56     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:38:56     28s] End delay calculation. (MEM=1742.32 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:38:56     28s] End delay calculation (fullDC). (MEM=1742.32 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:38:56     28s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1742.3M) ***
[03/17 15:38:56     28s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[03/17 15:38:56     28s] Parsing file top.mtarpt...
[03/17 15:38:56     28s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[03/17 15:38:56     28s] This could be because the report is not of the correct format,
[03/17 15:38:56     28s] or because it does not contain any paths (because there are no
[03/17 15:38:56     28s] failing paths in the design, for instance).
[03/17 15:38:56     28s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> zoomBox 12.30800 14.58200 11.94850 8.36150
[03/17 15:39:07     29s] <CMD> zoomBox 10.40900 9.63450 14.67650 13.45500
[03/17 15:39:08     29s] <CMD> zoomBox 10.82800 9.93850 14.45550 13.18600
[03/17 15:39:08     29s] <CMD> zoomBox 11.18400 10.19700 14.26750 12.95750
[03/17 15:39:09     29s] <CMD> zoomBox 8.65350 8.34600 15.60250 14.56700
[03/17 15:39:09     29s] <CMD> zoomBox 4.48800 5.25900 17.80050 17.17650
[03/17 15:39:10     29s] <CMD> zoomBox 1.14050 2.77800 19.56700 19.27350
[03/17 15:39:10     29s] <CMD> zoomBox -0.98800 1.20050 20.69000 20.60700
[03/17 15:39:11     29s] <CMD> zoomBox -3.49250 -0.65550 22.01150 22.17600
[03/17 15:39:28     30s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[03/17 15:39:28     30s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[03/17 15:39:28     30s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[03/17 15:39:28     30s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/17 15:39:28     30s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[03/17 15:39:28     30s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/17 15:39:28     30s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[03/17 15:39:28     30s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/17 15:39:28     30s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/17 15:39:28     30s] <CMD> routeDesign -globalDetail
[03/17 15:39:28     30s] ### Time Record (routeDesign) is installed.
[03/17 15:39:28     30s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.14 (MB), peak = 1611.62 (MB)
[03/17 15:39:28     30s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/17 15:39:28     30s] #**INFO: setDesignMode -flowEffort standard
[03/17 15:39:28     30s] #**INFO: setDesignMode -powerEffort none
[03/17 15:39:28     30s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/17 15:39:28     30s] **INFO: User settings:
[03/17 15:39:28     30s] setNanoRouteMode -drouteEndIteration            1
[03/17 15:39:28     30s] setNanoRouteMode -droutePostRouteSpreadWire     1
[03/17 15:39:28     30s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
[03/17 15:39:28     30s] setNanoRouteMode -extractThirdPartyCompatible   false
[03/17 15:39:28     30s] setNanoRouteMode -routeBottomRoutingLayer       1
[03/17 15:39:28     30s] setNanoRouteMode -routeTopRoutingLayer          9
[03/17 15:39:28     30s] setNanoRouteMode -routeWithSiDriven             true
[03/17 15:39:28     30s] setNanoRouteMode -routeWithTimingDriven         true
[03/17 15:39:28     30s] setNanoRouteMode -timingEngine                  {}
[03/17 15:39:28     30s] setExtractRCMode -engine                        preRoute
[03/17 15:39:28     30s] setDelayCalMode -engine                         aae
[03/17 15:39:28     30s] setDelayCalMode -ignoreNetLoad                  false
[03/17 15:39:28     30s] 
[03/17 15:39:28     30s] #RC has no qx tech file defined
[03/17 15:39:28     30s] #No active RC corner or QRC tech file is missing.
[03/17 15:39:28     30s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/17 15:39:28     30s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/17 15:39:28     30s] OPERPROF: Starting checkPlace at level 1, MEM:1694.3M, EPOCH TIME: 1742206168.860427
[03/17 15:39:28     30s] Processing tracks to init pin-track alignment.
[03/17 15:39:28     30s] z: 2, totalTracks: 1
[03/17 15:39:28     30s] z: 4, totalTracks: 1
[03/17 15:39:28     30s] z: 6, totalTracks: 1
[03/17 15:39:28     30s] z: 8, totalTracks: 1
[03/17 15:39:28     30s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:39:28     30s] All LLGs are deleted
[03/17 15:39:28     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:39:28     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:39:28     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1694.3M, EPOCH TIME: 1742206168.861671
[03/17 15:39:28     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1694.3M, EPOCH TIME: 1742206168.861751
[03/17 15:39:28     30s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1694.3M, EPOCH TIME: 1742206168.861768
[03/17 15:39:28     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:39:28     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:39:28     30s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1694.3M, EPOCH TIME: 1742206168.861878
[03/17 15:39:28     30s] Max number of tech site patterns supported in site array is 256.
[03/17 15:39:28     30s] Core basic site is gsclib090site
[03/17 15:39:28     30s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1694.3M, EPOCH TIME: 1742206168.861928
[03/17 15:39:28     30s] After signature check, allow fast init is false, keep pre-filter is true.
[03/17 15:39:28     30s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/17 15:39:28     30s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1694.3M, EPOCH TIME: 1742206168.861976
[03/17 15:39:28     30s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:39:28     30s] SiteArray: use 8,192 bytes
[03/17 15:39:28     30s] SiteArray: current memory after site array memory allocation 1694.3M
[03/17 15:39:28     30s] SiteArray: FP blocked sites are writable
[03/17 15:39:28     30s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:39:28     30s] Atter site array init, number of instance map data is 0.
[03/17 15:39:28     30s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1694.3M, EPOCH TIME: 1742206168.862089
[03/17 15:39:28     30s] 
[03/17 15:39:28     30s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:39:28     30s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.000, MEM:1694.3M, EPOCH TIME: 1742206168.862141
[03/17 15:39:28     30s] Begin checking placement ... (start mem=1694.3M, init mem=1694.3M)
[03/17 15:39:28     30s] Begin checking exclusive groups violation ...
[03/17 15:39:28     30s] There are 0 groups to check, max #box is 0, total #box is 0
[03/17 15:39:28     30s] Finished checking exclusive groups violations. Found 0 Vio.
[03/17 15:39:28     30s] 
[03/17 15:39:28     30s] Running CheckPlace using 1 thread in normal mode...
[03/17 15:39:28     30s] 
[03/17 15:39:28     30s] ...checkPlace normal is done!
[03/17 15:39:28     30s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1694.3M, EPOCH TIME: 1742206168.862476
[03/17 15:39:28     30s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1694.3M, EPOCH TIME: 1742206168.862504
[03/17 15:39:28     30s] *info: Placed = 16             (Fixed = 12)
[03/17 15:39:28     30s] *info: Unplaced = 0           
[03/17 15:39:28     30s] Placement Density:68.42%(79/115)
[03/17 15:39:28     30s] Placement Density (including fixed std cells):72.73%(97/133)
[03/17 15:39:28     30s] All LLGs are deleted
[03/17 15:39:28     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:16).
[03/17 15:39:28     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:39:28     30s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1694.3M, EPOCH TIME: 1742206168.862614
[03/17 15:39:28     30s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1694.3M, EPOCH TIME: 1742206168.862685
[03/17 15:39:28     30s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:39:28     30s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:39:28     30s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1694.3M)
[03/17 15:39:28     30s] OPERPROF: Finished checkPlace at level 1, CPU:0.003, REAL:0.003, MEM:1694.3M, EPOCH TIME: 1742206168.863161
[03/17 15:39:28     30s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[03/17 15:39:28     30s] 
[03/17 15:39:28     30s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/17 15:39:28     30s] *** Changed status on (0) nets in Clock.
[03/17 15:39:28     30s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1694.3M) ***
[03/17 15:39:28     30s] 
[03/17 15:39:28     30s] globalDetailRoute
[03/17 15:39:28     30s] 
[03/17 15:39:28     30s] #Start globalDetailRoute on Mon Mar 17 15:39:28 2025
[03/17 15:39:28     30s] #
[03/17 15:39:28     30s] ### Time Record (globalDetailRoute) is installed.
[03/17 15:39:28     30s] ### Time Record (Pre Callback) is installed.
[03/17 15:39:28     30s] ### Time Record (Pre Callback) is uninstalled.
[03/17 15:39:28     30s] ### Time Record (DB Import) is installed.
[03/17 15:39:28     30s] ### Time Record (Timing Data Generation) is installed.
[03/17 15:39:28     30s] #Generating timing data, please wait...
[03/17 15:39:28     30s] #17 total nets, 17 already routed, 17 will ignore in trialRoute
[03/17 15:39:28     30s] ### run_trial_route starts on Mon Mar 17 15:39:28 2025 with memory = 1594.98 (MB), peak = 1611.62 (MB)
[03/17 15:39:28     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:39:28     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:39:28     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:39:28     30s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:39:28     30s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:28     30s] ### dump_timing_file starts on Mon Mar 17 15:39:28 2025 with memory = 1588.22 (MB), peak = 1611.62 (MB)
[03/17 15:39:28     30s] ### extractRC starts on Mon Mar 17 15:39:28 2025 with memory = 1588.22 (MB), peak = 1611.62 (MB)
[03/17 15:39:28     30s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/17 15:39:28     30s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:39:28     30s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:28     30s] #Dump tif for version 2.1
[03/17 15:39:28     30s] End AAE Lib Interpolated Model. (MEM=1700.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:39:28     30s] Total number of fetched objects 17
[03/17 15:39:28     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:39:28     30s] End delay calculation. (MEM=1740.02 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:39:29     30s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1593.18 (MB), peak = 1612.55 (MB)
[03/17 15:39:29     30s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #Done generating timing data.
[03/17 15:39:29     30s] ### Time Record (Timing Data Generation) is uninstalled.
[03/17 15:39:29     30s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/17 15:39:29     30s] ### Net info: total nets: 19
[03/17 15:39:29     30s] ### Net info: dirty nets: 0
[03/17 15:39:29     30s] ### Net info: marked as disconnected nets: 0
[03/17 15:39:29     30s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/17 15:39:29     30s] #num needed restored net=0
[03/17 15:39:29     30s] #need_extraction net=0 (total=19)
[03/17 15:39:29     30s] ### Net info: fully routed nets: 0
[03/17 15:39:29     30s] ### Net info: trivial (< 2 pins) nets: 2
[03/17 15:39:29     30s] ### Net info: unrouted nets: 17
[03/17 15:39:29     30s] ### Net info: re-extraction nets: 0
[03/17 15:39:29     30s] ### Net info: ignored nets: 0
[03/17 15:39:29     30s] ### Net info: skip routing nets: 0
[03/17 15:39:29     30s] #Start reading timing information from file .timing_file_25227.tif.gz ...
[03/17 15:39:29     30s] #WARNING (NRDB-194) 
[03/17 15:39:29     30s] #No setup time constraints read in
[03/17 15:39:29     30s] #Read in timing information for 14 ports, 4 instances from timing file .timing_file_25227.tif.gz.
[03/17 15:39:29     30s] ### import design signature (5): route=1828168040 fixed_route=1828168040 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1455286243 dirty_area=0 del_dirty_area=0 cell=39674828 placement=692123446 pin_access=1 inst_pattern=1
[03/17 15:39:29     30s] ### Time Record (DB Import) is uninstalled.
[03/17 15:39:29     30s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[03/17 15:39:29     30s] #RTESIG:78da95d24d4fc320180060cffe8a376c879a6cca4b0b85ab719e8c9afa716d70655d6347
[03/17 15:39:29     30s] #       97420ffe7b49f432b381bbc203efe76cfebeaa8030bc46be7488b44678ac18a30ad99251
[03/17 15:39:29     30s] #       5adc30acc3d5db2db99ccd9f9e5f592e0121ebac37ad19173039338233de77b6bdfa254a
[03/17 15:39:29     30s] #       c246f7ce40f6310cfd029a2fab77dd1a1ab3d153effff0822ba0f11f4bca802081ccf931
[03/17 15:39:29     30s] #       9c9e3012c8c3eafeee2748354cdebceccdba6ef7cd275534fe1a69087190f431844c821f
[03/17 15:39:29     30s] #       a77f168658e467714ecfe15c8974c6a2e469544a919a29960a816cbb769be8a3946154ce
[03/17 15:39:29     30s] #       6bdbe8b109d6d869774ae640ec604d4cb1b092074d396a840095d849941c483cf760443a
[03/17 15:39:29     30s] #       96541173f10d04cb0510
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### Time Record (Data Preparation) is installed.
[03/17 15:39:29     30s] #RTESIG:78da9592b14ec330108699798a93db21482df82e7162af8832214029b04669e3a65153a7
[03/17 15:39:29     30s] #       8a9d81b7c70296a236a6abfdd9dfdd7f37997e2c726084b728e616911708cf3911574873
[03/17 15:39:29     30s] #       e23cb9232cfcd5fb3dbb9e4c5f5edf2896801035c6e95af73318aceec16ae71a53dffc22
[03/17 15:39:29     30s] #       4ac2a66cad8668d575ed0caa4f53ee9b35547a530eadfb832742011fff31e3040c1944d6
[03/17 15:39:29     30s] #       f5fef40c23813d2d1e1f7e24793738bd3ce875511faa1d577cfc3572af382afa148424c1
[03/17 15:39:29     30s] #       f5c33f1b434ce28b70c12fc1854ac315a7990843994c4333c54c21b06d536f03394ae947
[03/17 15:39:29     30s] #       655d69aab2af3cabcdb03f47c6c04c67f428a54800fbee605c4c7e778fd23bc9a429a8c0
[03/17 15:39:29     30s] #       f2a2f4c290cb0716744935c25c7d01edf311c5
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### Time Record (Data Preparation) is uninstalled.
[03/17 15:39:29     30s] ### Time Record (Global Routing) is installed.
[03/17 15:39:29     30s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:39:29     30s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/17 15:39:29     30s] #Total number of routable nets = 17.
[03/17 15:39:29     30s] #Total number of nets in the design = 19.
[03/17 15:39:29     30s] #17 routable nets do not have any wires.
[03/17 15:39:29     30s] #17 nets will be global routed.
[03/17 15:39:29     30s] ### Time Record (Data Preparation) is installed.
[03/17 15:39:29     30s] #Start routing data preparation on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Minimum voltage of a net in the design = 0.000.
[03/17 15:39:29     30s] #Maximum voltage of a net in the design = 0.900.
[03/17 15:39:29     30s] #Voltage range [0.000 - 0.900] has 17 nets.
[03/17 15:39:29     30s] #Voltage range [0.900 - 0.900] has 1 net.
[03/17 15:39:29     30s] #Voltage range [0.000 - 0.000] has 1 net.
[03/17 15:39:29     30s] #Build and mark too close pins for the same net.
[03/17 15:39:29     30s] ### Time Record (Cell Pin Access) is installed.
[03/17 15:39:29     30s] #Rebuild pin access data for design.
[03/17 15:39:29     30s] #Initial pin access analysis.
[03/17 15:39:29     30s] #Detail pin access analysis.
[03/17 15:39:29     30s] ### Time Record (Cell Pin Access) is uninstalled.
[03/17 15:39:29     30s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[03/17 15:39:29     30s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/17 15:39:29     30s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/17 15:39:29     30s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/17 15:39:29     30s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/17 15:39:29     30s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/17 15:39:29     30s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[03/17 15:39:29     30s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[03/17 15:39:29     30s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.32 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #Regenerating Ggrids automatically.
[03/17 15:39:29     30s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[03/17 15:39:29     30s] #Using automatically generated G-grids.
[03/17 15:39:29     30s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/17 15:39:29     30s] #Done routing data preparation.
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Finished routing data preparation on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Cpu time = 00:00:00
[03/17 15:39:29     30s] #Elapsed time = 00:00:00
[03/17 15:39:29     30s] #Increased memory = 9.87 (MB)
[03/17 15:39:29     30s] #Total memory = 1604.35 (MB)
[03/17 15:39:29     30s] #Peak memory = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### Time Record (Data Preparation) is uninstalled.
[03/17 15:39:29     30s] ### Time Record (Global Routing) is installed.
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start global routing on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start global routing initialization on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Number of eco nets is 0
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start global routing data preparation on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### build_merged_routing_blockage_rect_list starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #Start routing resource analysis on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### init_is_bin_blocked starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### adjust_flow_cap starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### adjust_flow_per_partial_route_obs starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### set_via_blocked starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### copy_flow starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #Routing resource analysis is done on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### report_flow_cap starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #  Resource Analysis:
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/17 15:39:29     30s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/17 15:39:29     30s] #  --------------------------------------------------------------
[03/17 15:39:29     30s] #  Metal1         H          59          19          30     6.67%
[03/17 15:39:29     30s] #  Metal2         V          73          13          30     0.00%
[03/17 15:39:29     30s] #  Metal3         H          70           8          30     0.00%
[03/17 15:39:29     30s] #  Metal4         V          74          12          30     0.00%
[03/17 15:39:29     30s] #  Metal5         H          71           7          30     0.00%
[03/17 15:39:29     30s] #  Metal6         V          75          11          30     0.00%
[03/17 15:39:29     30s] #  Metal7         H          71           7          30     0.00%
[03/17 15:39:29     30s] #  Metal8         V          10          18          30     0.00%
[03/17 15:39:29     30s] #  Metal9         H           9          16          30     0.00%
[03/17 15:39:29     30s] #  --------------------------------------------------------------
[03/17 15:39:29     30s] #  Total                    514      24.32%         270     0.74%
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### analyze_m2_tracks starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### report_initial_resource starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### mark_pg_pins_accessibility starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### set_net_region starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Global routing data preparation is done on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### prepare_level starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### init level 1 starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### Level 1 hgrid = 6 X 5
[03/17 15:39:29     30s] ### prepare_level_flow starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Global routing initialization is done on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #start global routing iteration 1...
[03/17 15:39:29     30s] ### init_flow_edge starts on Mon Mar 17 15:39:29 2025 with memory = 1604.35 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### routing at level 1 (topmost level) iter 0
[03/17 15:39:29     30s] ### measure_qor starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### measure_congestion starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #start global routing iteration 2...
[03/17 15:39:29     30s] ### routing at level 1 (topmost level) iter 1
[03/17 15:39:29     30s] ### measure_qor starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### measure_congestion starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### route_end starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/17 15:39:29     30s] #Total number of routable nets = 17.
[03/17 15:39:29     30s] #Total number of nets in the design = 19.
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #17 routable nets have routed wires.
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Routed nets constraints summary:
[03/17 15:39:29     30s] #-----------------------------
[03/17 15:39:29     30s] #        Rules   Unconstrained  
[03/17 15:39:29     30s] #-----------------------------
[03/17 15:39:29     30s] #      Default              17  
[03/17 15:39:29     30s] #-----------------------------
[03/17 15:39:29     30s] #        Total              17  
[03/17 15:39:29     30s] #-----------------------------
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Routing constraints summary of the whole design:
[03/17 15:39:29     30s] #-----------------------------
[03/17 15:39:29     30s] #        Rules   Unconstrained  
[03/17 15:39:29     30s] #-----------------------------
[03/17 15:39:29     30s] #      Default              17  
[03/17 15:39:29     30s] #-----------------------------
[03/17 15:39:29     30s] #        Total              17  
[03/17 15:39:29     30s] #-----------------------------
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### adjust_flow_per_partial_route_obs starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### cal_base_flow starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### init_flow_edge starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### cal_flow starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### report_overcon starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #                 OverCon          
[03/17 15:39:29     30s] #                  #Gcell    %Gcell
[03/17 15:39:29     30s] #     Layer           (1)   OverCon  Flow/Cap
[03/17 15:39:29     30s] #  ----------------------------------------------
[03/17 15:39:29     30s] #  Metal1        0(0.00%)   (0.00%)     0.18  
[03/17 15:39:29     30s] #  Metal2        0(0.00%)   (0.00%)     0.21  
[03/17 15:39:29     30s] #  Metal3        0(0.00%)   (0.00%)     0.11  
[03/17 15:39:29     30s] #  Metal4        0(0.00%)   (0.00%)     0.13  
[03/17 15:39:29     30s] #  Metal5        0(0.00%)   (0.00%)     0.09  
[03/17 15:39:29     30s] #  Metal6        0(0.00%)   (0.00%)     0.13  
[03/17 15:39:29     30s] #  Metal7        0(0.00%)   (0.00%)     0.09  
[03/17 15:39:29     30s] #  Metal8        0(0.00%)   (0.00%)     0.17  
[03/17 15:39:29     30s] #  Metal9        0(0.00%)   (0.00%)     0.27  
[03/17 15:39:29     30s] #  ----------------------------------------------
[03/17 15:39:29     30s] #     Total      0(0.00%)   (0.00%)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/17 15:39:29     30s] #  Overflow after GR: 0.00% H + 0.00% V
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### cal_base_flow starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### init_flow_edge starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### cal_flow starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### generate_cong_map_content starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### Sync with Inovus CongMap starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #Hotspot report including placement blocked areas
[03/17 15:39:29     30s] OPERPROF: Starting HotSpotCal at level 1, MEM:1701.1M, EPOCH TIME: 1742206169.481391
[03/17 15:39:29     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/17 15:39:29     30s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[03/17 15:39:29     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/17 15:39:29     30s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[03/17 15:39:29     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/17 15:39:29     30s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[03/17 15:39:29     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/17 15:39:29     30s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[03/17 15:39:29     30s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[03/17 15:39:29     30s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:39:29     30s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:39:29     30s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 15:39:29     30s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1701.1M, EPOCH TIME: 1742206169.481615
[03/17 15:39:29     30s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### update starts on Mon Mar 17 15:39:29 2025 with memory = 1606.09 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #Complete Global Routing.
[03/17 15:39:29     30s] #Total wire length = 110 um.
[03/17 15:39:29     30s] #Total half perimeter of net bounding box = 205 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal1 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal2 = 85 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal3 = 25 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal4 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal5 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal6 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal7 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal8 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal9 = 0 um.
[03/17 15:39:29     30s] #Total number of vias = 31
[03/17 15:39:29     30s] #Up-Via Summary (total 31):
[03/17 15:39:29     30s] #           
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] # Metal1             20
[03/17 15:39:29     30s] # Metal2              7
[03/17 15:39:29     30s] # Metal3              4
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] #                    31 
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### report_overcon starts on Mon Mar 17 15:39:29 2025 with memory = 1606.65 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### report_overcon starts on Mon Mar 17 15:39:29 2025 with memory = 1606.65 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #Max overcon = 0 track.
[03/17 15:39:29     30s] #Total overcon = 0.00%.
[03/17 15:39:29     30s] #Worst layer Gcell overcon rate = 0.00%.
[03/17 15:39:29     30s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### global_route design signature (8): route=698443889 net_attr=1265173985
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Global routing statistics:
[03/17 15:39:29     30s] #Cpu time = 00:00:00
[03/17 15:39:29     30s] #Elapsed time = 00:00:00
[03/17 15:39:29     30s] #Increased memory = 1.91 (MB)
[03/17 15:39:29     30s] #Total memory = 1606.25 (MB)
[03/17 15:39:29     30s] #Peak memory = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Finished global routing on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### Time Record (Global Routing) is uninstalled.
[03/17 15:39:29     30s] ### Time Record (Data Preparation) is installed.
[03/17 15:39:29     30s] ### Time Record (Data Preparation) is uninstalled.
[03/17 15:39:29     30s] ### track-assign external-init starts on Mon Mar 17 15:39:29 2025 with memory = 1606.25 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### Time Record (Track Assignment) is installed.
[03/17 15:39:29     30s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:39:29     30s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.25 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### track-assign engine-init starts on Mon Mar 17 15:39:29 2025 with memory = 1606.25 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### Time Record (Track Assignment) is installed.
[03/17 15:39:29     30s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### track-assign core-engine starts on Mon Mar 17 15:39:29 2025 with memory = 1606.25 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #Start Track Assignment.
[03/17 15:39:29     30s] #Done with 3 horizontal wires in 1 hboxes and 15 vertical wires in 1 hboxes.
[03/17 15:39:29     30s] #Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[03/17 15:39:29     30s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Track assignment summary:
[03/17 15:39:29     30s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/17 15:39:29     30s] #------------------------------------------------------------------------
[03/17 15:39:29     30s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] # Metal2        87.25 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] # Metal3        25.37 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[03/17 15:39:29     30s] #------------------------------------------------------------------------
[03/17 15:39:29     30s] # All         112.61  	  0.00% 	  0.00% 	  0.00%
[03/17 15:39:29     30s] #Complete Track Assignment.
[03/17 15:39:29     30s] #Total wire length = 110 um.
[03/17 15:39:29     30s] #Total half perimeter of net bounding box = 205 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal1 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal2 = 85 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal3 = 25 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal4 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal5 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal6 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal7 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal8 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal9 = 0 um.
[03/17 15:39:29     30s] #Total number of vias = 31
[03/17 15:39:29     30s] #Up-Via Summary (total 31):
[03/17 15:39:29     30s] #           
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] # Metal1             20
[03/17 15:39:29     30s] # Metal2              7
[03/17 15:39:29     30s] # Metal3              4
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] #                    31 
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### track_assign design signature (11): route=1888644204
[03/17 15:39:29     30s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] ### Time Record (Track Assignment) is uninstalled.
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1606.37 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/17 15:39:29     30s] #Cpu time = 00:00:00
[03/17 15:39:29     30s] #Elapsed time = 00:00:00
[03/17 15:39:29     30s] #Increased memory = 11.89 (MB)
[03/17 15:39:29     30s] #Total memory = 1606.37 (MB)
[03/17 15:39:29     30s] #Peak memory = 1633.46 (MB)
[03/17 15:39:29     30s] ### Time Record (Detail Routing) is installed.
[03/17 15:39:29     30s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start Detail Routing..
[03/17 15:39:29     30s] #start initial detail routing ...
[03/17 15:39:29     30s] ### Design has 0 dirty nets, has valid drcs
[03/17 15:39:29     30s] ### Routing stats: routing = 100.00%
[03/17 15:39:29     30s] #   number of violations = 0
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.26 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #Complete Detail Routing.
[03/17 15:39:29     30s] #Total wire length = 157 um.
[03/17 15:39:29     30s] #Total half perimeter of net bounding box = 205 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal1 = 13 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal2 = 70 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal3 = 39 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal4 = 35 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal5 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal6 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal7 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal8 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal9 = 0 um.
[03/17 15:39:29     30s] #Total number of vias = 41
[03/17 15:39:29     30s] #Up-Via Summary (total 41):
[03/17 15:39:29     30s] #           
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] # Metal1             20
[03/17 15:39:29     30s] # Metal2             17
[03/17 15:39:29     30s] # Metal3              4
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] #                    41 
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Total number of DRC violations = 0
[03/17 15:39:29     30s] ### Time Record (Detail Routing) is uninstalled.
[03/17 15:39:29     30s] #Cpu time = 00:00:00
[03/17 15:39:29     30s] #Elapsed time = 00:00:00
[03/17 15:39:29     30s] #Increased memory = 0.89 (MB)
[03/17 15:39:29     30s] #Total memory = 1607.26 (MB)
[03/17 15:39:29     30s] #Peak memory = 1633.46 (MB)
[03/17 15:39:29     30s] ### Time Record (Post Route Wire Spreading) is installed.
[03/17 15:39:29     30s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start Post Route wire spreading..
[03/17 15:39:29     30s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start DRC checking..
[03/17 15:39:29     30s] #   number of violations = 0
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.31 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #CELL_VIEW fulladd,init has no DRC violation.
[03/17 15:39:29     30s] #Total number of DRC violations = 0
[03/17 15:39:29     30s] #Total number of process antenna violations = 0
[03/17 15:39:29     30s] #Total number of net violated process antenna rule = 0
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start data preparation for wire spreading...
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Data preparation is done on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### track-assign engine-init starts on Mon Mar 17 15:39:29 2025 with memory = 1608.31 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start Post Route Wire Spread.
[03/17 15:39:29     30s] #Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[03/17 15:39:29     30s] #Complete Post Route Wire Spread.
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Total wire length = 158 um.
[03/17 15:39:29     30s] #Total half perimeter of net bounding box = 205 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal1 = 13 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal2 = 71 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal3 = 39 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal4 = 35 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal5 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal6 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal7 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal8 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal9 = 0 um.
[03/17 15:39:29     30s] #Total number of vias = 41
[03/17 15:39:29     30s] #Up-Via Summary (total 41):
[03/17 15:39:29     30s] #           
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] # Metal1             20
[03/17 15:39:29     30s] # Metal2             17
[03/17 15:39:29     30s] # Metal3              4
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] #                    41 
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #Start DRC checking..
[03/17 15:39:29     30s] #   number of violations = 0
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.20 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #CELL_VIEW fulladd,init has no DRC violation.
[03/17 15:39:29     30s] #Total number of DRC violations = 0
[03/17 15:39:29     30s] #Total number of process antenna violations = 0
[03/17 15:39:29     30s] #Total number of net violated process antenna rule = 0
[03/17 15:39:29     30s] #   number of violations = 0
[03/17 15:39:29     30s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.20 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] #CELL_VIEW fulladd,init has no DRC violation.
[03/17 15:39:29     30s] #Total number of DRC violations = 0
[03/17 15:39:29     30s] #Total number of process antenna violations = 0
[03/17 15:39:29     30s] #Total number of net violated process antenna rule = 0
[03/17 15:39:29     30s] #Post Route wire spread is done.
[03/17 15:39:29     30s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/17 15:39:29     30s] #Total wire length = 158 um.
[03/17 15:39:29     30s] #Total half perimeter of net bounding box = 205 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal1 = 13 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal2 = 71 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal3 = 39 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal4 = 35 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal5 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal6 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal7 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal8 = 0 um.
[03/17 15:39:29     30s] #Total wire length on LAYER Metal9 = 0 um.
[03/17 15:39:29     30s] #Total number of vias = 41
[03/17 15:39:29     30s] #Up-Via Summary (total 41):
[03/17 15:39:29     30s] #           
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] # Metal1             20
[03/17 15:39:29     30s] # Metal2             17
[03/17 15:39:29     30s] # Metal3              4
[03/17 15:39:29     30s] #-----------------------
[03/17 15:39:29     30s] #                    41 
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #detailRoute Statistics:
[03/17 15:39:29     30s] #Cpu time = 00:00:00
[03/17 15:39:29     30s] #Elapsed time = 00:00:00
[03/17 15:39:29     30s] #Increased memory = 1.83 (MB)
[03/17 15:39:29     30s] #Total memory = 1608.20 (MB)
[03/17 15:39:29     30s] #Peak memory = 1633.46 (MB)
[03/17 15:39:29     30s] ### global_detail_route design signature (29): route=204365177 flt_obj=0 vio=1905142130 shield_wire=1
[03/17 15:39:29     30s] ### Time Record (DB Export) is installed.
[03/17 15:39:29     30s] ### export design design signature (30): route=204365177 fixed_route=1828168040 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=263207795 dirty_area=0 del_dirty_area=0 cell=39674828 placement=692123446 pin_access=767751240 inst_pattern=1
[03/17 15:39:29     30s] #	no debugging net set
[03/17 15:39:29     30s] ### Time Record (DB Export) is uninstalled.
[03/17 15:39:29     30s] ### Time Record (Post Callback) is installed.
[03/17 15:39:29     30s] ### Time Record (Post Callback) is uninstalled.
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] #globalDetailRoute statistics:
[03/17 15:39:29     30s] #Cpu time = 00:00:01
[03/17 15:39:29     30s] #Elapsed time = 00:00:01
[03/17 15:39:29     30s] #Increased memory = 9.88 (MB)
[03/17 15:39:29     30s] #Total memory = 1614.37 (MB)
[03/17 15:39:29     30s] #Peak memory = 1633.46 (MB)
[03/17 15:39:29     30s] #Number of warnings = 2
[03/17 15:39:29     30s] #Total number of warnings = 6
[03/17 15:39:29     30s] #Number of fails = 0
[03/17 15:39:29     30s] #Total number of fails = 0
[03/17 15:39:29     30s] #Complete globalDetailRoute on Mon Mar 17 15:39:29 2025
[03/17 15:39:29     30s] #
[03/17 15:39:29     30s] ### import design signature (31): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=767751240 inst_pattern=1
[03/17 15:39:29     30s] ### Time Record (globalDetailRoute) is uninstalled.
[03/17 15:39:29     30s] #Default setup view is reset to BEST.
[03/17 15:39:29     30s] #Default setup view is reset to BEST.
[03/17 15:39:29     30s] AAE_INFO: Post Route call back at the end of routeDesign
[03/17 15:39:29     30s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1610.07 (MB), peak = 1633.46 (MB)
[03/17 15:39:29     30s] 
[03/17 15:39:29     30s] *** Summary of all messages that are not suppressed in this session:
[03/17 15:39:29     30s] Severity  ID               Count  Summary                                  
[03/17 15:39:29     30s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[03/17 15:39:29     30s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/17 15:39:29     30s] *** Message Summary: 5 warning(s), 0 error(s)
[03/17 15:39:29     30s] 
[03/17 15:39:29     30s] ### Time Record (routeDesign) is uninstalled.
[03/17 15:39:29     30s] ### 
[03/17 15:39:29     30s] ###   Scalability Statistics
[03/17 15:39:29     30s] ### 
[03/17 15:39:29     30s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:39:29     30s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/17 15:39:29     30s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:39:29     30s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[03/17 15:39:29     30s] ###   Entire Command                |        00:00:01|        00:00:01|             0.9|
[03/17 15:39:29     30s] ### --------------------------------+----------------+----------------+----------------+
[03/17 15:39:29     30s] ### 
[03/17 15:39:31     30s] <CMD> zoomBox -5.92650 -2.42600 24.07850 24.43500
[03/17 15:39:31     30s] <CMD> zoomBox -8.79050 -4.50850 26.51000 27.09300
[03/17 15:39:32     30s] <CMD> zoomBox -12.15950 -6.95850 29.37100 30.22000
[03/17 15:39:32     30s] <CMD> zoomBox -16.12250 -9.84100 32.73700 33.89850
[03/17 15:39:34     31s] <CMD> setLayerPreference node_layer -isVisible 0
[03/17 15:40:05     31s] <CMD> setLayerPreference node_layer -isVisible 1
[03/17 15:40:11     32s] <CMD> getFillerMode -quiet
[03/17 15:40:26     32s] <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
[03/17 15:40:26     32s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/17 15:40:26     32s] Type 'man IMPSP-5217' for more detail.
[03/17 15:40:26     32s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1916.4M, EPOCH TIME: 1742206226.530411
[03/17 15:40:26     32s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1916.4M, EPOCH TIME: 1742206226.530509
[03/17 15:40:26     32s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1916.4M, EPOCH TIME: 1742206226.530531
[03/17 15:40:26     32s] Processing tracks to init pin-track alignment.
[03/17 15:40:26     32s] z: 2, totalTracks: 1
[03/17 15:40:26     32s] z: 4, totalTracks: 1
[03/17 15:40:26     32s] z: 6, totalTracks: 1
[03/17 15:40:26     32s] z: 8, totalTracks: 1
[03/17 15:40:26     32s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:40:26     32s] All LLGs are deleted
[03/17 15:40:26     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:40:26     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:40:26     32s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1916.4M, EPOCH TIME: 1742206226.531764
[03/17 15:40:26     32s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1916.4M, EPOCH TIME: 1742206226.531845
[03/17 15:40:26     32s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1916.4M, EPOCH TIME: 1742206226.531864
[03/17 15:40:26     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:40:26     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:40:26     32s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1916.4M, EPOCH TIME: 1742206226.531950
[03/17 15:40:26     32s] Max number of tech site patterns supported in site array is 256.
[03/17 15:40:26     32s] Core basic site is gsclib090site
[03/17 15:40:26     32s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1916.4M, EPOCH TIME: 1742206226.536414
[03/17 15:40:26     32s] After signature check, allow fast init is false, keep pre-filter is true.
[03/17 15:40:26     32s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/17 15:40:26     32s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1916.4M, EPOCH TIME: 1742206226.536488
[03/17 15:40:26     32s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:40:26     32s] SiteArray: use 8,192 bytes
[03/17 15:40:26     32s] SiteArray: current memory after site array memory allocation 1916.4M
[03/17 15:40:26     32s] SiteArray: FP blocked sites are writable
[03/17 15:40:26     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:40:26     32s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1916.4M, EPOCH TIME: 1742206226.536650
[03/17 15:40:26     32s] Process 122 wires and vias for routing blockage and capacity analysis
[03/17 15:40:26     32s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1916.4M, EPOCH TIME: 1742206226.536696
[03/17 15:40:26     32s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:40:26     32s] Atter site array init, number of instance map data is 0.
[03/17 15:40:26     32s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.005, REAL:0.005, MEM:1916.4M, EPOCH TIME: 1742206226.536865
[03/17 15:40:26     32s] 
[03/17 15:40:26     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:40:26     32s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:1916.4M, EPOCH TIME: 1742206226.537035
[03/17 15:40:26     32s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1916.4M, EPOCH TIME: 1742206226.537047
[03/17 15:40:26     32s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1916.4M, EPOCH TIME: 1742206226.537058
[03/17 15:40:26     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1916.4MB).
[03/17 15:40:26     32s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:1916.4M, EPOCH TIME: 1742206226.537081
[03/17 15:40:26     32s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.007, REAL:0.007, MEM:1916.4M, EPOCH TIME: 1742206226.537090
[03/17 15:40:26     32s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1916.4M, EPOCH TIME: 1742206226.537099
[03/17 15:40:26     32s]   Signal wire search tree: 102 elements. (cpu=0:00:00.0, mem=0.0M)
[03/17 15:40:26     32s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:1916.4M, EPOCH TIME: 1742206226.537134
[03/17 15:40:26     32s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1916.4M, EPOCH TIME: 1742206226.537218
[03/17 15:40:26     32s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1916.4M, EPOCH TIME: 1742206226.537228
[03/17 15:40:26     32s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1916.4M, EPOCH TIME: 1742206226.537274
[03/17 15:40:26     32s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1916.4M, EPOCH TIME: 1742206226.537286
[03/17 15:40:26     32s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/17 15:40:26     32s] AddFiller main function time CPU:0.000, REAL:0.001
[03/17 15:40:26     32s] Filler instance commit time CPU:0.000, REAL:0.000
[03/17 15:40:26     32s] *INFO: Adding fillers to top-module.
[03/17 15:40:26     32s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[03/17 15:40:26     32s] *INFO:   Added 0 filler inst  (cell FILL32 / prefix FILLER).
[03/17 15:40:26     32s] *INFO:   Added 0 filler inst  (cell FILL16 / prefix FILLER).
[03/17 15:40:26     32s] *INFO:   Added 0 filler inst  (cell FILL8 / prefix FILLER).
[03/17 15:40:26     32s] *INFO:   Added 8 filler insts (cell FILL4 / prefix FILLER).
[03/17 15:40:26     32s] *INFO:   Added 8 filler insts (cell FILL2 / prefix FILLER).
[03/17 15:40:26     32s] *INFO:   Added 0 filler inst  (cell FILL1 / prefix FILLER).
[03/17 15:40:26     32s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.001, REAL:0.001, MEM:1932.4M, EPOCH TIME: 1742206226.538056
[03/17 15:40:26     32s] *INFO: Total 16 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[03/17 15:40:26     32s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.001, REAL:0.001, MEM:1932.4M, EPOCH TIME: 1742206226.538077
[03/17 15:40:26     32s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1932.4M, EPOCH TIME: 1742206226.538086
[03/17 15:40:26     32s] For 16 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1932.4M, EPOCH TIME: 1742206226.538126
[03/17 15:40:26     32s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.001, REAL:0.001, MEM:1932.4M, EPOCH TIME: 1742206226.538135
[03/17 15:40:26     32s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.001, REAL:0.001, MEM:1932.4M, EPOCH TIME: 1742206226.538143
[03/17 15:40:26     32s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1932.4M, EPOCH TIME: 1742206226.538154
[03/17 15:40:26     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:40:26     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:40:26     32s] All LLGs are deleted
[03/17 15:40:26     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:40:26     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:40:26     32s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1932.4M, EPOCH TIME: 1742206226.538328
[03/17 15:40:26     32s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1932.4M, EPOCH TIME: 1742206226.538389
[03/17 15:40:26     32s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.001, REAL:0.001, MEM:1928.4M, EPOCH TIME: 1742206226.538966
[03/17 15:40:26     32s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.009, REAL:0.009, MEM:1928.4M, EPOCH TIME: 1742206226.538984
[03/17 15:40:27     32s] <CMD> zoomBox -11.74200 -7.15800 29.78850 30.02050
[03/17 15:40:27     32s] <CMD> zoomBox -8.01900 -4.87750 27.28200 26.72450
[03/17 15:40:30     32s] <CMD> setLayerPreference node_layer -isVisible 0
[03/17 15:40:32     32s] <CMD> setLayerPreference node_layer -isVisible 1
[03/17 15:40:34     32s] <CMD> zoomBox 0.97350 3.52550 19.40200 20.02300
[03/17 15:40:34     32s] <CMD> zoomBox 2.44700 4.90250 18.11100 18.92500
[03/17 15:40:34     32s] <CMD> zoomBox 3.69900 6.07250 17.01350 17.99200
[03/17 15:40:38     33s] <CMD> setLayerPreference node_layer -isVisible 0
[03/17 15:40:38     33s] <CMD> selectInst g338__4319
[03/17 15:40:41     33s] <CMD> setLayerPreference node_cell -isVisible 1
[03/17 15:40:43     33s] <CMD> setLayerPreference node_cell -isSelectable 1
[03/17 15:40:44     33s] <CMD> zoomBox 7.34100 8.87750 15.51800 16.19750
[03/17 15:40:44     33s] <CMD> zoomBox 8.21050 9.54700 15.16100 15.76900
[03/17 15:40:45     33s] <CMD> zoomBox 10.50100 11.14500 14.12950 14.39350
[03/17 15:40:45     33s] <CMD> zoomBox 10.87650 11.40700 13.96050 14.16800
[03/17 15:40:55     33s] <CMD> zoomBox 9.74500 10.29100 14.76750 14.78700
[03/17 15:40:55     33s] <CMD> zoomBox 7.90350 8.47350 16.08200 15.79500
[03/17 15:40:56     33s] <CMD> zoomBox 4.90500 5.51500 18.22250 17.43700
[03/17 15:40:57     33s] <CMD> fit
[03/17 15:40:59     33s] <CMD> deselectAll
[03/17 15:40:59     33s] <CMD> selectInst g337__6260
[03/17 15:40:59     33s] <CMD> deselectAll
[03/17 15:40:59     33s] <CMD> selectInst g335__2398
[03/17 15:41:00     33s] <CMD> deselectAll
[03/17 15:41:00     33s] <CMD> selectInst g336__5107
[03/17 15:41:02     33s] <CMD> deselectAll
[03/17 15:41:05     34s] <CMD> setLayerPreference node_layer -isVisible 1
[03/17 15:41:11     34s] <CMD> setLayerPreference node_cell -isVisible 0
[03/17 15:41:12     34s] <CMD> setLayerPreference node_cell -isVisible 1
[03/17 15:41:15     34s] <CMD> zoomBox 1.03750 0.67050 24.66250 21.82000
[03/17 15:41:15     34s] <CMD> zoomBox 6.42650 4.60900 20.93600 17.59800
[03/17 15:41:16     34s] <CMD> zoomBox 7.71300 5.54900 20.04650 16.59000
[03/17 15:41:16     34s] <CMD> zoomBox 10.33700 7.97450 16.77500 13.73800
[03/17 15:41:17     34s] <CMD> zoomBox 11.70550 9.24000 15.06700 12.24950
[03/17 15:41:18     34s] <CMD> zoomBox 11.92950 9.44750 14.78700 12.00550
[03/17 15:41:18     34s] <CMD> zoomBox 12.28200 9.77350 14.34700 11.62200
[03/17 15:41:18     34s] <CMD> zoomBox 12.42000 9.90100 14.17500 11.47200
[03/17 15:41:20     34s] <CMD> zoomBox 12.79300 10.24500 13.70950 11.06550
[03/17 15:41:22     34s] <CMD> zoomBox 12.72050 10.17850 13.79900 11.14400
[03/17 15:41:22     34s] <CMD> zoomBox 12.63550 10.10000 13.90450 11.23600
[03/17 15:41:22     34s] <CMD> zoomBox 12.53600 10.00800 14.02900 11.34450
[03/17 15:41:22     34s] <CMD> zoomBox 12.41850 9.89950 14.17500 11.47200
[03/17 15:41:22     34s] <CMD> zoomBox 12.28050 9.77200 14.34700 11.62200
[03/17 15:41:23     34s] <CMD> zoomBox 11.43750 8.99300 15.39700 12.53750
[03/17 15:41:23     34s] <CMD> zoomBox 10.33000 7.96850 16.77850 13.74150
[03/17 15:41:24     34s] <CMD> zoomBox 5.59000 3.58650 22.68900 18.89400
[03/17 15:41:24     34s] <CMD> zoomBox -3.95200 -5.23300 34.58650 29.26700
[03/17 15:41:26     34s] <CMD> fit
[03/17 15:41:30     35s] <CMD> fit
[03/17 15:41:55     35s] <CMD> setLayerPreference node_layer -isVisible 0
[03/17 15:42:20     36s] <CMD> setDrawView ameba
[03/17 15:42:21     36s] <CMD> setDrawView fplan
[03/17 15:42:28     36s] <CMD> setLayerPreference node_layer -isVisible 1
[03/17 15:42:40     37s] <CMD> setLayerPreference node_layer -isVisible 0
[03/17 15:42:41     37s] <CMD> setLayerPreference node_layer -isVisible 1
[03/17 15:43:14     38s] <CMD> getCTSMode -engine -quiet
[03/17 15:43:26     39s] <CMD> checkPlace -macroBlockage fulladd.checkPlace
[03/17 15:43:26     39s] OPERPROF: Starting checkPlace at level 1, MEM:1969.3M, EPOCH TIME: 1742206406.914033
[03/17 15:43:26     39s] Processing tracks to init pin-track alignment.
[03/17 15:43:26     39s] z: 2, totalTracks: 1
[03/17 15:43:26     39s] z: 4, totalTracks: 1
[03/17 15:43:26     39s] z: 6, totalTracks: 1
[03/17 15:43:26     39s] z: 8, totalTracks: 1
[03/17 15:43:26     39s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:26     39s] All LLGs are deleted
[03/17 15:43:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:26     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1969.3M, EPOCH TIME: 1742206406.915311
[03/17 15:43:26     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1742206406.915384
[03/17 15:43:26     39s] # Building fulladd llgBox search-tree.
[03/17 15:43:26     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1969.3M, EPOCH TIME: 1742206406.915406
[03/17 15:43:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:26     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1969.3M, EPOCH TIME: 1742206406.915492
[03/17 15:43:26     39s] Max number of tech site patterns supported in site array is 256.
[03/17 15:43:26     39s] Core basic site is gsclib090site
[03/17 15:43:26     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1969.3M, EPOCH TIME: 1742206406.920066
[03/17 15:43:26     39s] After signature check, allow fast init is false, keep pre-filter is true.
[03/17 15:43:26     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/17 15:43:26     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1742206406.920118
[03/17 15:43:26     39s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:43:26     39s] SiteArray: use 8,192 bytes
[03/17 15:43:26     39s] SiteArray: current memory after site array memory allocation 1969.3M
[03/17 15:43:26     39s] SiteArray: FP blocked sites are writable
[03/17 15:43:26     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:43:26     39s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1969.3M, EPOCH TIME: 1742206406.920275
[03/17 15:43:26     39s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1742206406.920300
[03/17 15:43:26     39s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:43:26     39s] Atter site array init, number of instance map data is 0.
[03/17 15:43:26     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1969.3M, EPOCH TIME: 1742206406.920473
[03/17 15:43:26     39s] 
[03/17 15:43:26     39s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:26     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1969.3M, EPOCH TIME: 1742206406.920515
[03/17 15:43:26     39s] Begin checking placement ... (start mem=1969.3M, init mem=1969.3M)
[03/17 15:43:26     39s] Begin checking exclusive groups violation ...
[03/17 15:43:26     39s] There are 0 groups to check, max #box is 0, total #box is 0
[03/17 15:43:26     39s] Finished checking exclusive groups violations. Found 0 Vio.
[03/17 15:43:26     39s] 
[03/17 15:43:26     39s] Running CheckPlace using 1 thread in normal mode...
[03/17 15:43:26     39s] 
[03/17 15:43:26     39s] ...checkPlace normal is done!
[03/17 15:43:26     39s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1969.3M, EPOCH TIME: 1742206406.920902
[03/17 15:43:26     39s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1742206406.920923
[03/17 15:43:26     39s] *info: Placed = 32             (Fixed = 12)
[03/17 15:43:26     39s] *info: Unplaced = 0           
[03/17 15:43:26     39s] Placement Density:100.00%(115/115)
[03/17 15:43:26     39s] Placement Density (including fixed std cells):100.00%(133/133)
[03/17 15:43:26     39s] All LLGs are deleted
[03/17 15:43:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:26     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1969.3M, EPOCH TIME: 1742206406.921144
[03/17 15:43:26     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1969.3M, EPOCH TIME: 1742206406.921201
[03/17 15:43:26     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:26     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:26     39s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1969.3M)
[03/17 15:43:26     39s] OPERPROF: Finished checkPlace at level 1, CPU:0.008, REAL:0.008, MEM:1969.3M, EPOCH TIME: 1742206406.921592
[03/17 15:43:26     39s] <CMD> setDrawView place
[03/17 15:43:26     39s] <CMD> fit
[03/17 15:43:30     39s] <CMD> zoomBox -6.87200 1.92400 28.59250 19.90150
[03/17 15:43:30     39s] <CMD> zoomBox -4.84100 3.11700 25.30400 18.39800
[03/17 15:43:31     39s] <CMD> zoomBox -3.11450 4.13100 22.50900 17.12000
[03/17 15:43:31     39s] <CMD> zoomBox -1.64700 4.99300 20.13300 16.03350
[03/17 15:43:32     39s] <CMD> zoomBox -3.11450 4.13100 22.50900 17.12000
[03/17 15:43:32     39s] <CMD> zoomBox -4.84100 3.11700 25.30400 18.39800
[03/17 15:43:33     39s] <CMD> zoomBox -6.87250 1.92400 28.59250 19.90150
[03/17 15:43:34     39s] <CMD> zoomBox -12.07400 -1.13150 37.01300 23.75150
[03/17 15:43:34     39s] <CMD> zoomBox -15.38200 -3.07450 42.36750 26.19950
[03/17 15:43:43     39s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[03/17 15:43:43     39s] <CMD> optDesign -preCTS
[03/17 15:43:43     39s] Executing: place_opt_design -opt
[03/17 15:43:43     39s] **INFO: User settings:
[03/17 15:43:43     39s] setExtractRCMode -engine                            preRoute
[03/17 15:43:43     39s] setUsefulSkewMode -maxAllowedDelay                  1
[03/17 15:43:43     39s] setUsefulSkewMode -noBoundary                       false
[03/17 15:43:43     39s] setDelayCalMode -engine                             aae
[03/17 15:43:43     39s] setDelayCalMode -ignoreNetLoad                      false
[03/17 15:43:43     39s] setOptMode -fixCap                                  true
[03/17 15:43:43     39s] setOptMode -fixFanoutLoad                           false
[03/17 15:43:43     39s] setOptMode -fixTran                                 true
[03/17 15:43:43     39s] setPlaceMode -place_design_floorplan_mode           false
[03/17 15:43:43     39s] setPlaceMode -place_detail_check_route              false
[03/17 15:43:43     39s] setPlaceMode -place_detail_preserve_routing         true
[03/17 15:43:43     39s] setPlaceMode -place_detail_remove_affected_routing  false
[03/17 15:43:43     39s] setPlaceMode -place_detail_swap_eeq_cells           false
[03/17 15:43:43     39s] setPlaceMode -place_global_clock_gate_aware         true
[03/17 15:43:43     39s] setPlaceMode -place_global_cong_effort              auto
[03/17 15:43:43     39s] setPlaceMode -place_global_ignore_scan              true
[03/17 15:43:43     39s] setPlaceMode -place_global_ignore_spare             false
[03/17 15:43:43     39s] setPlaceMode -place_global_module_aware_spare       false
[03/17 15:43:43     39s] setPlaceMode -place_global_place_io_pins            true
[03/17 15:43:43     39s] setPlaceMode -place_global_reorder_scan             true
[03/17 15:43:43     39s] setPlaceMode -powerDriven                           false
[03/17 15:43:43     39s] setPlaceMode -timingDriven                          true
[03/17 15:43:43     39s] setAnalysisMode -analysisType                       single
[03/17 15:43:43     39s] setAnalysisMode -clkSrcPath                         true
[03/17 15:43:43     39s] setAnalysisMode -clockPropagation                   sdcControl
[03/17 15:43:43     39s] setAnalysisMode -virtualIPO                         false
[03/17 15:43:43     39s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[03/17 15:43:43     39s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[03/17 15:43:43     39s] setRouteMode -earlyGlobalRouteSecondPG              false
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:39.8/0:13:04.0 (0.1), mem = 1967.3M
[03/17 15:43:43     39s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/17 15:43:43     39s] *** Starting GigaPlace ***
[03/17 15:43:43     39s] #optDebug: fT-E <X 2 3 1 0>
[03/17 15:43:43     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1967.3M, EPOCH TIME: 1742206423.918410
[03/17 15:43:43     39s] Processing tracks to init pin-track alignment.
[03/17 15:43:43     39s] z: 2, totalTracks: 1
[03/17 15:43:43     39s] z: 4, totalTracks: 1
[03/17 15:43:43     39s] z: 6, totalTracks: 1
[03/17 15:43:43     39s] z: 8, totalTracks: 1
[03/17 15:43:43     39s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:43     39s] All LLGs are deleted
[03/17 15:43:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1967.3M, EPOCH TIME: 1742206423.919754
[03/17 15:43:43     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1967.3M, EPOCH TIME: 1742206423.919858
[03/17 15:43:43     39s] # Building fulladd llgBox search-tree.
[03/17 15:43:43     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1967.3M, EPOCH TIME: 1742206423.919896
[03/17 15:43:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1967.3M, EPOCH TIME: 1742206423.920024
[03/17 15:43:43     39s] Max number of tech site patterns supported in site array is 256.
[03/17 15:43:43     39s] Core basic site is gsclib090site
[03/17 15:43:43     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1967.3M, EPOCH TIME: 1742206423.924690
[03/17 15:43:43     39s] After signature check, allow fast init is false, keep pre-filter is true.
[03/17 15:43:43     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/17 15:43:43     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1967.3M, EPOCH TIME: 1742206423.924746
[03/17 15:43:43     39s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:43:43     39s] SiteArray: use 8,192 bytes
[03/17 15:43:43     39s] SiteArray: current memory after site array memory allocation 1967.3M
[03/17 15:43:43     39s] SiteArray: FP blocked sites are writable
[03/17 15:43:43     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:43:43     39s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1967.3M, EPOCH TIME: 1742206423.924903
[03/17 15:43:43     39s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1967.3M, EPOCH TIME: 1742206423.924934
[03/17 15:43:43     39s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:43:43     39s] Atter site array init, number of instance map data is 0.
[03/17 15:43:43     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1967.3M, EPOCH TIME: 1742206423.925105
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:43     39s] OPERPROF:     Starting CMU at level 3, MEM:1967.3M, EPOCH TIME: 1742206423.925189
[03/17 15:43:43     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1967.3M, EPOCH TIME: 1742206423.925264
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:43     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1967.3M, EPOCH TIME: 1742206423.925289
[03/17 15:43:43     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1967.3M, EPOCH TIME: 1742206423.925299
[03/17 15:43:43     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1967.3M, EPOCH TIME: 1742206423.925311
[03/17 15:43:43     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1967.3MB).
[03/17 15:43:43     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:1967.3M, EPOCH TIME: 1742206423.925340
[03/17 15:43:43     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1967.3M, EPOCH TIME: 1742206423.925350
[03/17 15:43:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] All LLGs are deleted
[03/17 15:43:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1967.3M, EPOCH TIME: 1742206423.925503
[03/17 15:43:43     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1967.3M, EPOCH TIME: 1742206423.925557
[03/17 15:43:43     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1937.3M, EPOCH TIME: 1742206423.926276
[03/17 15:43:43     39s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.8/0:13:04.0 (0.1), mem = 1937.3M
[03/17 15:43:43     39s] VSMManager cleared!
[03/17 15:43:43     39s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:39.8/0:13:04.0 (0.1), mem = 1937.3M
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] =============================================================================================
[03/17 15:43:43     39s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[03/17 15:43:43     39s] =============================================================================================
[03/17 15:43:43     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:43     39s] ---------------------------------------------------------------------------------------------
[03/17 15:43:43     39s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:43     39s] ---------------------------------------------------------------------------------------------
[03/17 15:43:43     39s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:43     39s] ---------------------------------------------------------------------------------------------
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] Enable CTE adjustment.
[03/17 15:43:43     39s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1730.1M, totSessionCpu=0:00:40 **
[03/17 15:43:43     39s] Info: 1 threads available for lower-level modules during optimization.
[03/17 15:43:43     39s] GigaOpt running with 1 threads.
[03/17 15:43:43     39s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:39.9/0:13:04.0 (0.1), mem = 1937.3M
[03/17 15:43:43     39s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/17 15:43:43     39s] OPERPROF: Starting DPlace-Init at level 1, MEM:1937.3M, EPOCH TIME: 1742206423.932191
[03/17 15:43:43     39s] Processing tracks to init pin-track alignment.
[03/17 15:43:43     39s] z: 2, totalTracks: 1
[03/17 15:43:43     39s] z: 4, totalTracks: 1
[03/17 15:43:43     39s] z: 6, totalTracks: 1
[03/17 15:43:43     39s] z: 8, totalTracks: 1
[03/17 15:43:43     39s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:43     39s] All LLGs are deleted
[03/17 15:43:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1937.3M, EPOCH TIME: 1742206423.933264
[03/17 15:43:43     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1937.3M, EPOCH TIME: 1742206423.933333
[03/17 15:43:43     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1937.3M, EPOCH TIME: 1742206423.933354
[03/17 15:43:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1937.3M, EPOCH TIME: 1742206423.933435
[03/17 15:43:43     39s] Max number of tech site patterns supported in site array is 256.
[03/17 15:43:43     39s] Core basic site is gsclib090site
[03/17 15:43:43     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1937.3M, EPOCH TIME: 1742206423.938062
[03/17 15:43:43     39s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:43:43     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/17 15:43:43     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1937.3M, EPOCH TIME: 1742206423.938130
[03/17 15:43:43     39s] Fast DP-INIT is on for default
[03/17 15:43:43     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:43:43     39s] Atter site array init, number of instance map data is 0.
[03/17 15:43:43     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1937.3M, EPOCH TIME: 1742206423.938421
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:43     39s] OPERPROF:     Starting CMU at level 3, MEM:1937.3M, EPOCH TIME: 1742206423.938508
[03/17 15:43:43     39s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1937.3M, EPOCH TIME: 1742206423.938567
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:43     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1937.3M, EPOCH TIME: 1742206423.938600
[03/17 15:43:43     39s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1937.3M, EPOCH TIME: 1742206423.938609
[03/17 15:43:43     39s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1937.3M, EPOCH TIME: 1742206423.938620
[03/17 15:43:43     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1937.3MB).
[03/17 15:43:43     39s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:1937.3M, EPOCH TIME: 1742206423.938652
[03/17 15:43:43     39s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1937.3M, EPOCH TIME: 1742206423.938670
[03/17 15:43:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:43     39s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1937.3M, EPOCH TIME: 1742206423.939231
[03/17 15:43:43     39s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/17 15:43:43     39s] Summary for sequential cells identification: 
[03/17 15:43:43     39s]   Identified SBFF number: 112
[03/17 15:43:43     39s]   Identified MBFF number: 0
[03/17 15:43:43     39s]   Identified SB Latch number: 0
[03/17 15:43:43     39s]   Identified MB Latch number: 0
[03/17 15:43:43     39s]   Not identified SBFF number: 8
[03/17 15:43:43     39s]   Not identified MBFF number: 0
[03/17 15:43:43     39s]   Not identified SB Latch number: 0
[03/17 15:43:43     39s]   Not identified MB Latch number: 0
[03/17 15:43:43     39s]   Number of sequential cells which are not FFs: 32
[03/17 15:43:43     39s]  Visiting view : BEST
[03/17 15:43:43     39s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/17 15:43:43     39s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/17 15:43:43     39s]  Visiting view : WORST
[03/17 15:43:43     39s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/17 15:43:43     39s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/17 15:43:43     39s] TLC MultiMap info (StdDelay):
[03/17 15:43:43     39s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[03/17 15:43:43     39s]   : MAX + SLOW + 1 + RC := 36ps
[03/17 15:43:43     39s]   : MIN + FAST + 1 + no RcCorner := 33ps
[03/17 15:43:43     39s]   : MIN + FAST + 1 + RC := 36ps
[03/17 15:43:43     39s]  Setting StdDelay to: 36ps
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] Creating Lib Analyzer ...
[03/17 15:43:43     39s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/17 15:43:43     39s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/17 15:43:43     39s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/17 15:43:43     39s] 
[03/17 15:43:43     39s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:44     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.2 mem=1945.3M
[03/17 15:43:44     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.2 mem=1945.3M
[03/17 15:43:44     40s] Creating Lib Analyzer, finished. 
[03/17 15:43:44     40s] AAE DB initialization (MEM=1954.81 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/17 15:43:44     40s] #optDebug: fT-S <1 2 3 1 0>
[03/17 15:43:44     40s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/17 15:43:44     40s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/17 15:43:44     40s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1738.6M, totSessionCpu=0:00:40 **
[03/17 15:43:44     40s] *** optDesign -preCTS ***
[03/17 15:43:44     40s] DRC Margin: user margin 0.0; extra margin 0.2
[03/17 15:43:44     40s] Setup Target Slack: user slack 0; extra slack 0.0
[03/17 15:43:44     40s] Hold Target Slack: user slack 0
[03/17 15:43:44     40s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/17 15:43:44     40s] Type 'man IMPOPT-3195' for more detail.
[03/17 15:43:44     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1954.8M, EPOCH TIME: 1742206424.334060
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:44     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1954.8M, EPOCH TIME: 1742206424.339028
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] TimeStamp Deleting Cell Server Begin ...
[03/17 15:43:44     40s] Deleting Lib Analyzer.
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] TimeStamp Deleting Cell Server End ...
[03/17 15:43:44     40s] Multi-VT timing optimization disabled based on library information.
[03/17 15:43:44     40s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/17 15:43:44     40s] Summary for sequential cells identification: 
[03/17 15:43:44     40s]   Identified SBFF number: 112
[03/17 15:43:44     40s]   Identified MBFF number: 0
[03/17 15:43:44     40s]   Identified SB Latch number: 0
[03/17 15:43:44     40s]   Identified MB Latch number: 0
[03/17 15:43:44     40s]   Not identified SBFF number: 8
[03/17 15:43:44     40s]   Not identified MBFF number: 0
[03/17 15:43:44     40s]   Not identified SB Latch number: 0
[03/17 15:43:44     40s]   Not identified MB Latch number: 0
[03/17 15:43:44     40s]   Number of sequential cells which are not FFs: 32
[03/17 15:43:44     40s]  Visiting view : BEST
[03/17 15:43:44     40s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/17 15:43:44     40s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/17 15:43:44     40s]  Visiting view : WORST
[03/17 15:43:44     40s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/17 15:43:44     40s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/17 15:43:44     40s] TLC MultiMap info (StdDelay):
[03/17 15:43:44     40s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[03/17 15:43:44     40s]   : MAX + SLOW + 1 + RC := 36ps
[03/17 15:43:44     40s]   : MIN + FAST + 1 + no RcCorner := 33ps
[03/17 15:43:44     40s]   : MIN + FAST + 1 + RC := 36ps
[03/17 15:43:44     40s]  Setting StdDelay to: 36ps
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] TimeStamp Deleting Cell Server Begin ...
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] TimeStamp Deleting Cell Server End ...
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] Creating Lib Analyzer ...
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/17 15:43:44     40s] Summary for sequential cells identification: 
[03/17 15:43:44     40s]   Identified SBFF number: 112
[03/17 15:43:44     40s]   Identified MBFF number: 0
[03/17 15:43:44     40s]   Identified SB Latch number: 0
[03/17 15:43:44     40s]   Identified MB Latch number: 0
[03/17 15:43:44     40s]   Not identified SBFF number: 8
[03/17 15:43:44     40s]   Not identified MBFF number: 0
[03/17 15:43:44     40s]   Not identified SB Latch number: 0
[03/17 15:43:44     40s]   Not identified MB Latch number: 0
[03/17 15:43:44     40s]   Number of sequential cells which are not FFs: 32
[03/17 15:43:44     40s]  Visiting view : BEST
[03/17 15:43:44     40s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/17 15:43:44     40s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/17 15:43:44     40s]  Visiting view : WORST
[03/17 15:43:44     40s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[03/17 15:43:44     40s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[03/17 15:43:44     40s] TLC MultiMap info (StdDelay):
[03/17 15:43:44     40s]   : MAX + SLOW + 1 + no RcCorner := 33ps
[03/17 15:43:44     40s]   : MAX + SLOW + 1 + RC := 36ps
[03/17 15:43:44     40s]   : MIN + FAST + 1 + no RcCorner := 33ps
[03/17 15:43:44     40s]   : MIN + FAST + 1 + RC := 36ps
[03/17 15:43:44     40s]  Setting StdDelay to: 36ps
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/17 15:43:44     40s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/17 15:43:44     40s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/17 15:43:44     40s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:44     40s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:40.6 mem=1954.8M
[03/17 15:43:44     40s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:40.6 mem=1954.8M
[03/17 15:43:44     40s] Creating Lib Analyzer, finished. 
[03/17 15:43:44     40s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1954.8M, EPOCH TIME: 1742206424.717765
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] All LLGs are deleted
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1954.8M, EPOCH TIME: 1742206424.717798
[03/17 15:43:44     40s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1954.8M, EPOCH TIME: 1742206424.717815
[03/17 15:43:44     40s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1952.8M, EPOCH TIME: 1742206424.717904
[03/17 15:43:44     40s] {MMLU 0 0 17}
[03/17 15:43:44     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.6 mem=1952.8M
[03/17 15:43:44     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.6 mem=1952.8M
[03/17 15:43:44     40s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:43:44     40s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:43:44     40s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] (I)      ==================== Layers =====================
[03/17 15:43:44     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:44     40s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/17 15:43:44     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:44     40s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/17 15:43:44     40s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/17 15:43:44     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:44     40s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/17 15:43:44     40s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/17 15:43:44     40s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/17 15:43:44     40s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/17 15:43:44     40s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/17 15:43:44     40s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/17 15:43:44     40s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/17 15:43:44     40s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/17 15:43:44     40s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/17 15:43:44     40s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:44     40s] (I)      Started Import and model ( Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] (I)      Default pattern map key = fulladd_default.
[03/17 15:43:44     40s] (I)      Number of ignored instance 0
[03/17 15:43:44     40s] (I)      Number of inbound cells 0
[03/17 15:43:44     40s] (I)      Number of opened ILM blockages 0
[03/17 15:43:44     40s] (I)      Number of instances temporarily fixed by detailed placement 12
[03/17 15:43:44     40s] (I)      numMoveCells=20, numMacros=0  numPads=14  numMultiRowHeightInsts=0
[03/17 15:43:44     40s] (I)      cell height: 5220, count: 20
[03/17 15:43:44     40s] (I)      Number of nets = 17 ( 0 ignored )
[03/17 15:43:44     40s] (I)      Read rows... (mem=1952.8M)
[03/17 15:43:44     40s] (I)      Done Read rows (cpu=0.000s, mem=1952.8M)
[03/17 15:43:44     40s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[03/17 15:43:44     40s] (I)      Read module constraints... (mem=1952.8M)
[03/17 15:43:44     40s] (I)      Done Read module constraints (cpu=0.000s, mem=1952.8M)
[03/17 15:43:44     40s] (I)      == Non-default Options ==
[03/17 15:43:44     40s] (I)      Maximum routing layer                              : 9
[03/17 15:43:44     40s] (I)      Minimum routing layer                              : 1
[03/17 15:43:44     40s] (I)      Buffering-aware routing                            : true
[03/17 15:43:44     40s] (I)      Spread congestion away from blockages              : true
[03/17 15:43:44     40s] (I)      Number of threads                                  : 1
[03/17 15:43:44     40s] (I)      Overflow penalty cost                              : 10
[03/17 15:43:44     40s] (I)      Punch through distance                             : 464.964000
[03/17 15:43:44     40s] (I)      Source-to-sink ratio                               : 0.300000
[03/17 15:43:44     40s] (I)      Method to set GCell size                           : row
[03/17 15:43:44     40s] (I)      Counted 133 PG shapes. We will not process PG shapes layer by layer.
[03/17 15:43:44     40s] (I)      Use row-based GCell size
[03/17 15:43:44     40s] (I)      Use row-based GCell align
[03/17 15:43:44     40s] (I)      layer 0 area = 280000
[03/17 15:43:44     40s] (I)      layer 1 area = 320000
[03/17 15:43:44     40s] (I)      layer 2 area = 320000
[03/17 15:43:44     40s] (I)      layer 3 area = 320000
[03/17 15:43:44     40s] (I)      layer 4 area = 320000
[03/17 15:43:44     40s] (I)      layer 5 area = 320000
[03/17 15:43:44     40s] (I)      layer 6 area = 320000
[03/17 15:43:44     40s] (I)      layer 7 area = 800000
[03/17 15:43:44     40s] (I)      layer 8 area = 800000
[03/17 15:43:44     40s] (I)      GCell unit size   : 5220
[03/17 15:43:44     40s] (I)      GCell multiplier  : 1
[03/17 15:43:44     40s] (I)      GCell row height  : 5220
[03/17 15:43:44     40s] (I)      Actual row height : 5220
[03/17 15:43:44     40s] (I)      GCell align ref   : 12180 12180
[03/17 15:43:44     40s] [NR-eGR] Track table information for default rule: 
[03/17 15:43:44     40s] [NR-eGR] Metal1 has single uniform track structure
[03/17 15:43:44     40s] [NR-eGR] Metal2 has single uniform track structure
[03/17 15:43:44     40s] [NR-eGR] Metal3 has single uniform track structure
[03/17 15:43:44     40s] [NR-eGR] Metal4 has single uniform track structure
[03/17 15:43:44     40s] [NR-eGR] Metal5 has single uniform track structure
[03/17 15:43:44     40s] [NR-eGR] Metal6 has single uniform track structure
[03/17 15:43:44     40s] [NR-eGR] Metal7 has single uniform track structure
[03/17 15:43:44     40s] [NR-eGR] Metal8 has single uniform track structure
[03/17 15:43:44     40s] [NR-eGR] Metal9 has single uniform track structure
[03/17 15:43:44     40s] (I)      =============== Default via ================
[03/17 15:43:44     40s] (I)      +---+------------------+-------------------+
[03/17 15:43:44     40s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/17 15:43:44     40s] (I)      +---+------------------+-------------------+
[03/17 15:43:44     40s] (I)      | 1 |    1  VIA1X      |   89  VIA1_2CUT_V |
[03/17 15:43:44     40s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/17 15:43:44     40s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/17 15:43:44     40s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/17 15:43:44     40s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/17 15:43:44     40s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/17 15:43:44     40s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/17 15:43:44     40s] (I)      | 8 |   79  VIA8X      |   83  VIA8_2CUT_E |
[03/17 15:43:44     40s] (I)      +---+------------------+-------------------+
[03/17 15:43:44     40s] [NR-eGR] Read 235 PG shapes
[03/17 15:43:44     40s] [NR-eGR] Read 0 clock shapes
[03/17 15:43:44     40s] [NR-eGR] Read 0 other shapes
[03/17 15:43:44     40s] [NR-eGR] #Routing Blockages  : 0
[03/17 15:43:44     40s] [NR-eGR] #Instance Blockages : 395
[03/17 15:43:44     40s] [NR-eGR] #PG Blockages       : 235
[03/17 15:43:44     40s] [NR-eGR] #Halo Blockages     : 0
[03/17 15:43:44     40s] [NR-eGR] #Boundary Blockages : 0
[03/17 15:43:44     40s] [NR-eGR] #Clock Blockages    : 0
[03/17 15:43:44     40s] [NR-eGR] #Other Blockages    : 0
[03/17 15:43:44     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/17 15:43:44     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 15:43:44     40s] [NR-eGR] Read 17 nets ( ignored 0 )
[03/17 15:43:44     40s] (I)      early_global_route_priority property id does not exist.
[03/17 15:43:44     40s] (I)      Read Num Blocks=630  Num Prerouted Wires=0  Num CS=0
[03/17 15:43:44     40s] (I)      Layer 0 (H) : #blockages 420 : #preroutes 0
[03/17 15:43:44     40s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:44     40s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:44     40s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:44     40s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:44     40s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:44     40s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:44     40s] (I)      Layer 7 (V) : #blockages 50 : #preroutes 0
[03/17 15:43:44     40s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[03/17 15:43:44     40s] (I)      Number of ignored nets                =      0
[03/17 15:43:44     40s] (I)      Number of connected nets              =      0
[03/17 15:43:44     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/17 15:43:44     40s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/17 15:43:44     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/17 15:43:44     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/17 15:43:44     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/17 15:43:44     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/17 15:43:44     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/17 15:43:44     40s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/17 15:43:44     40s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 15:43:44     40s] (I)      Constructing bin map
[03/17 15:43:44     40s] (I)      Initialize bin information with width=10440 height=10440
[03/17 15:43:44     40s] (I)      Done constructing bin map
[03/17 15:43:44     40s] (I)      Ndr track 0 does not exist
[03/17 15:43:44     40s] (I)      ---------------------Grid Graph Info--------------------
[03/17 15:43:44     40s] (I)      Routing area        : (0, 0) - (49880, 45240)
[03/17 15:43:44     40s] (I)      Core area           : (12180, 12180) - (37700, 33060)
[03/17 15:43:44     40s] (I)      Site width          :   580  (dbu)
[03/17 15:43:44     40s] (I)      Row height          :  5220  (dbu)
[03/17 15:43:44     40s] (I)      GCell row height    :  5220  (dbu)
[03/17 15:43:44     40s] (I)      GCell width         :  5220  (dbu)
[03/17 15:43:44     40s] (I)      GCell height        :  5220  (dbu)
[03/17 15:43:44     40s] (I)      Grid                :    10     9     9
[03/17 15:43:44     40s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/17 15:43:44     40s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/17 15:43:44     40s] (I)      Horizontal capacity :  5220     0  5220     0  5220     0  5220     0  5220
[03/17 15:43:44     40s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/17 15:43:44     40s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/17 15:43:44     40s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/17 15:43:44     40s] (I)      Default pitch size  :   580   580   580   580   580   580   580  1740  1740
[03/17 15:43:44     40s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/17 15:43:44     40s] (I)      Num tracks per GCell:  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/17 15:43:44     40s] (I)      Total num of tracks :    78    86    78    86    78    86    78    28    25
[03/17 15:43:44     40s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/17 15:43:44     40s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/17 15:43:44     40s] (I)      --------------------------------------------------------
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] [NR-eGR] ============ Routing rule table ============
[03/17 15:43:44     40s] [NR-eGR] Rule id: 0  Nets: 17
[03/17 15:43:44     40s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/17 15:43:44     40s] (I)                    Layer    1    2    3    4    5    6    7     8     9 
[03/17 15:43:44     40s] (I)                    Pitch  580  580  580  580  580  580  580  1740  1740 
[03/17 15:43:44     40s] (I)             #Used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:43:44     40s] (I)       #Fully used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:43:44     40s] [NR-eGR] ========================================
[03/17 15:43:44     40s] [NR-eGR] 
[03/17 15:43:44     40s] (I)      =============== Blocked Tracks ===============
[03/17 15:43:44     40s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:44     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/17 15:43:44     40s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:44     40s] (I)      |     1 |     780 |      230 |        29.49% |
[03/17 15:43:44     40s] (I)      |     2 |     774 |      112 |        14.47% |
[03/17 15:43:44     40s] (I)      |     3 |     780 |       64 |         8.21% |
[03/17 15:43:44     40s] (I)      |     4 |     774 |      112 |        14.47% |
[03/17 15:43:44     40s] (I)      |     5 |     780 |       64 |         8.21% |
[03/17 15:43:44     40s] (I)      |     6 |     774 |      112 |        14.47% |
[03/17 15:43:44     40s] (I)      |     7 |     780 |       64 |         8.21% |
[03/17 15:43:44     40s] (I)      |     8 |     252 |      144 |        57.14% |
[03/17 15:43:44     40s] (I)      |     9 |     250 |      144 |        57.60% |
[03/17 15:43:44     40s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:44     40s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] (I)      Reset routing kernel
[03/17 15:43:44     40s] (I)      Started Global Routing ( Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] (I)      totalPins=34  totalGlobalPin=34 (100.00%)
[03/17 15:43:44     40s] (I)      total 2D Cap : 5192 = (2876 H, 2316 V)
[03/17 15:43:44     40s] (I)      #blocked areas for congestion spreading : 0
[03/17 15:43:44     40s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [1, 9]
[03/17 15:43:44     40s] (I)      
[03/17 15:43:44     40s] (I)      ============  Phase 1a Route ============
[03/17 15:43:44     40s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:44     40s] (I)      
[03/17 15:43:44     40s] (I)      ============  Phase 1b Route ============
[03/17 15:43:44     40s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:44     40s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.357200e+02um
[03/17 15:43:44     40s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 15:43:44     40s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/17 15:43:44     40s] (I)      
[03/17 15:43:44     40s] (I)      ============  Phase 1c Route ============
[03/17 15:43:44     40s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:44     40s] (I)      
[03/17 15:43:44     40s] (I)      ============  Phase 1d Route ============
[03/17 15:43:44     40s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:44     40s] (I)      
[03/17 15:43:44     40s] (I)      ============  Phase 1e Route ============
[03/17 15:43:44     40s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:44     40s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.357200e+02um
[03/17 15:43:44     40s] (I)      
[03/17 15:43:44     40s] (I)      ============  Phase 1l Route ============
[03/17 15:43:44     40s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/17 15:43:44     40s] (I)      Layer  1:        486         0         0         108         621    (14.81%) 
[03/17 15:43:44     40s] (I)      Layer  2:        650        27         0           0         720    ( 0.00%) 
[03/17 15:43:44     40s] (I)      Layer  3:        660        15         0           0         729    ( 0.00%) 
[03/17 15:43:44     40s] (I)      Layer  4:        650         9         0           0         720    ( 0.00%) 
[03/17 15:43:44     40s] (I)      Layer  5:        660         0         0           0         729    ( 0.00%) 
[03/17 15:43:44     40s] (I)      Layer  6:        650         0         0           0         720    ( 0.00%) 
[03/17 15:43:44     40s] (I)      Layer  7:        660         0         0           0         729    ( 0.00%) 
[03/17 15:43:44     40s] (I)      Layer  8:         87         0         0          48         192    (20.00%) 
[03/17 15:43:44     40s] (I)      Layer  9:         87         0         0          54         189    (22.22%) 
[03/17 15:43:44     40s] (I)      Total:          4590        51         0         210        5349    ( 3.78%) 
[03/17 15:43:44     40s] (I)      
[03/17 15:43:44     40s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 15:43:44     40s] [NR-eGR]                        OverCon            
[03/17 15:43:44     40s] [NR-eGR]                         #Gcell     %Gcell
[03/17 15:43:44     40s] [NR-eGR]        Layer               (1)    OverCon
[03/17 15:43:44     40s] [NR-eGR] ----------------------------------------------
[03/17 15:43:44     40s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR] ----------------------------------------------
[03/17 15:43:44     40s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/17 15:43:44     40s] [NR-eGR] 
[03/17 15:43:44     40s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] (I)      total 2D Cap : 5213 = (2887 H, 2326 V)
[03/17 15:43:44     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/17 15:43:44     40s] (I)      ============= Track Assignment ============
[03/17 15:43:44     40s] (I)      Started Track Assignment (1T) ( Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[03/17 15:43:44     40s] (I)      Run Multi-thread track assignment
[03/17 15:43:44     40s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] (I)      Started Export ( Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] [NR-eGR]                 Length (um)  Vias 
[03/17 15:43:44     40s] [NR-eGR] ----------------------------------
[03/17 15:43:44     40s] [NR-eGR]  Metal1  (1H)             6    20 
[03/17 15:43:44     40s] [NR-eGR]  Metal2  (2V)            67     9 
[03/17 15:43:44     40s] [NR-eGR]  Metal3  (3H)            29     4 
[03/17 15:43:44     40s] [NR-eGR]  Metal4  (4V)            38     0 
[03/17 15:43:44     40s] [NR-eGR]  Metal5  (5H)             0     0 
[03/17 15:43:44     40s] [NR-eGR]  Metal6  (6V)             0     0 
[03/17 15:43:44     40s] [NR-eGR]  Metal7  (7H)             0     0 
[03/17 15:43:44     40s] [NR-eGR]  Metal8  (8V)             0     0 
[03/17 15:43:44     40s] [NR-eGR]  Metal9  (9H)             0     0 
[03/17 15:43:44     40s] [NR-eGR] ----------------------------------
[03/17 15:43:44     40s] [NR-eGR]          Total          140    33 
[03/17 15:43:44     40s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:43:44     40s] [NR-eGR] Total half perimeter of net bounding box: 140um
[03/17 15:43:44     40s] [NR-eGR] Total length: 140um, number of vias: 33
[03/17 15:43:44     40s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:43:44     40s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/17 15:43:44     40s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:43:44     40s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1952.81 MB )
[03/17 15:43:44     40s] (I)      ======================================= Runtime Summary ========================================
[03/17 15:43:44     40s] (I)       Step                                             %       Start      Finish      Real       CPU 
[03/17 15:43:44     40s] (I)      ------------------------------------------------------------------------------------------------
[03/17 15:43:44     40s] (I)       Early Global Route kernel                  100.00%  310.70 sec  310.71 sec  0.01 sec  0.01 sec 
[03/17 15:43:44     40s] (I)       +-Import and model                          26.02%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Create place DB                          2.09%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Import place data                      1.83%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Read instances and placement         0.61%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Read nets                            0.20%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Create route DB                         13.95%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Import route data (1T)                12.37%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Read blockages ( Layer 1-9 )         3.26%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Read routing blockages             0.01%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Read instance blockages            0.83%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Read PG blockages                  0.32%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Read clock blockages               0.06%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Read other blockages               0.06%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Read halo blockages                0.02%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Read boundary cut boxes            0.01%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Read blackboxes                      0.06%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Read prerouted                       0.14%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Read unlegalized nets                0.02%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Read nets                            0.12%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Set up via pillars                   0.03%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Initialize 3D grid graph             0.05%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Model blockage capacity              1.18%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Initialize 3D capacity             0.87%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Read aux data                            0.19%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Others data preparation                  0.02%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Create route kernel                      8.50%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       +-Global Routing                            43.41%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Initialization                           0.15%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Net group 1                             39.81%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Generate topology                      0.04%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Phase 1a                               2.46%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Pattern routing (1T)                 1.86%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Add via demand to 2D                 0.07%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Phase 1b                               0.22%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Phase 1c                               0.07%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Phase 1d                               0.07%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Phase 1e                               0.63%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Route legalization                   0.25%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | | +-Legalize Reach Aware Violations    0.02%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Phase 1l                              34.08%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | | +-Layer assignment (1T)               33.57%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Clean cong LA                            0.01%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       +-Export 3D cong map                         0.62%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Export 2D cong map                       0.20%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       +-Extract Global 3D Wires                    0.03%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       +-Track Assignment (1T)                      3.94%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Initialization                           0.11%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Track Assignment Kernel                  2.82%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Free Memory                              0.01%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       +-Export                                     7.24%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Export DB wires                          0.73%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Export all nets                        0.17%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | | +-Set wire vias                          0.06%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Report wirelength                        5.37%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Update net boxes                         0.18%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       | +-Update timing                            0.02%  310.70 sec  310.70 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)       +-Postprocess design                         3.24%  310.70 sec  310.71 sec  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)      ====================== Summary by functions ======================
[03/17 15:43:44     40s] (I)       Lv  Step                                   %      Real       CPU 
[03/17 15:43:44     40s] (I)      ------------------------------------------------------------------
[03/17 15:43:44     40s] (I)        0  Early Global Route kernel        100.00%  0.01 sec  0.01 sec 
[03/17 15:43:44     40s] (I)        1  Global Routing                    43.41%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        1  Import and model                  26.02%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        1  Export                             7.24%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        1  Track Assignment (1T)              3.94%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        1  Postprocess design                 3.24%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        1  Export 3D cong map                 0.62%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        1  Extract Global 3D Wires            0.03%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Net group 1                       39.81%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Create route DB                   13.95%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Create route kernel                8.50%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Report wirelength                  5.37%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Track Assignment Kernel            2.82%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Create place DB                    2.09%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Export DB wires                    0.73%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Initialization                     0.26%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Export 2D cong map                 0.20%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Read aux data                      0.19%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Update net boxes                   0.18%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Others data preparation            0.02%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Update timing                      0.02%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Phase 1l                          34.08%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Import route data (1T)            12.37%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Phase 1a                           2.46%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Import place data                  1.83%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Phase 1e                           0.63%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Phase 1b                           0.22%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Export all nets                    0.17%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Phase 1c                           0.07%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Phase 1d                           0.07%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Set wire vias                      0.06%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        3  Generate topology                  0.04%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Layer assignment (1T)             33.57%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Read blockages ( Layer 1-9 )       3.26%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Pattern routing (1T)               1.86%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Model blockage capacity            1.18%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Read instances and placement       0.61%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Read nets                          0.33%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Route legalization                 0.25%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Read prerouted                     0.14%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Add via demand to 2D               0.07%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Read blackboxes                    0.06%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Initialize 3D grid graph           0.05%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Set up via pillars                 0.03%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Initialize 3D capacity             0.87%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Read instance blockages            0.83%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Read PG blockages                  0.32%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Read clock blockages               0.06%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Read other blockages               0.06%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[03/17 15:43:44     40s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:43:44     40s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:43:44     40s] Extraction called for design 'fulladd' of instances=32 and nets=19 using extraction engine 'preRoute' .
[03/17 15:43:44     40s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/17 15:43:44     40s] Type 'man IMPEXT-3530' for more detail.
[03/17 15:43:44     40s] PreRoute RC Extraction called for design fulladd.
[03/17 15:43:44     40s] RC Extraction called in multi-corner(1) mode.
[03/17 15:43:44     40s] RCMode: PreRoute
[03/17 15:43:44     40s]       RC Corner Indexes            0   
[03/17 15:43:44     40s] Capacitance Scaling Factor   : 1.00000 
[03/17 15:43:44     40s] Resistance Scaling Factor    : 1.00000 
[03/17 15:43:44     40s] Clock Cap. Scaling Factor    : 1.00000 
[03/17 15:43:44     40s] Clock Res. Scaling Factor    : 1.00000 
[03/17 15:43:44     40s] Shrink Factor                : 1.00000
[03/17 15:43:44     40s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 15:43:44     40s] Using capacitance table file ...
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] Trim Metal Layers:
[03/17 15:43:44     40s] LayerId::1 widthSet size::4
[03/17 15:43:44     40s] LayerId::2 widthSet size::4
[03/17 15:43:44     40s] LayerId::3 widthSet size::4
[03/17 15:43:44     40s] LayerId::4 widthSet size::4
[03/17 15:43:44     40s] LayerId::5 widthSet size::4
[03/17 15:43:44     40s] LayerId::6 widthSet size::4
[03/17 15:43:44     40s] LayerId::7 widthSet size::4
[03/17 15:43:44     40s] LayerId::8 widthSet size::4
[03/17 15:43:44     40s] LayerId::9 widthSet size::3
[03/17 15:43:44     40s] Updating RC grid for preRoute extraction ...
[03/17 15:43:44     40s] eee: pegSigSF::1.070000
[03/17 15:43:44     40s] Initializing multi-corner capacitance tables ... 
[03/17 15:43:44     40s] Initializing multi-corner resistance tables ...
[03/17 15:43:44     40s] eee: l::1 avDens::0.044144 usedTrk::3.972989 availTrk::90.000000 sigTrk::3.972989
[03/17 15:43:44     40s] eee: l::2 avDens::0.028704 usedTrk::2.583333 availTrk::90.000000 sigTrk::2.583333
[03/17 15:43:44     40s] eee: l::3 avDens::0.012401 usedTrk::1.116092 availTrk::90.000000 sigTrk::1.116092
[03/17 15:43:44     40s] eee: l::4 avDens::0.016173 usedTrk::1.455556 availTrk::90.000000 sigTrk::1.455556
[03/17 15:43:44     40s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:44     40s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:44     40s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:44     40s] eee: l::8 avDens::0.179106 usedTrk::5.373180 availTrk::30.000000 sigTrk::5.373180
[03/17 15:43:44     40s] eee: l::9 avDens::0.202810 usedTrk::6.084291 availTrk::30.000000 sigTrk::6.084291
[03/17 15:43:44     40s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:44     40s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.202810 uaWl=1.000000 uaWlH=0.270603 aWlH=0.000000 lMod=0 pMax=0.829200 pMod=82 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/17 15:43:44     40s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1952.809M)
[03/17 15:43:44     40s] All LLGs are deleted
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1952.8M, EPOCH TIME: 1742206424.749653
[03/17 15:43:44     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1952.8M, EPOCH TIME: 1742206424.749735
[03/17 15:43:44     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1952.8M, EPOCH TIME: 1742206424.749759
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1952.8M, EPOCH TIME: 1742206424.749855
[03/17 15:43:44     40s] Max number of tech site patterns supported in site array is 256.
[03/17 15:43:44     40s] Core basic site is gsclib090site
[03/17 15:43:44     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1952.8M, EPOCH TIME: 1742206424.754431
[03/17 15:43:44     40s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:43:44     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/17 15:43:44     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1952.8M, EPOCH TIME: 1742206424.754483
[03/17 15:43:44     40s] Fast DP-INIT is on for default
[03/17 15:43:44     40s] Atter site array init, number of instance map data is 0.
[03/17 15:43:44     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1952.8M, EPOCH TIME: 1742206424.754778
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:44     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1952.8M, EPOCH TIME: 1742206424.754949
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] Starting delay calculation for Setup views
[03/17 15:43:44     40s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/17 15:43:44     40s] #################################################################################
[03/17 15:43:44     40s] # Design Stage: PreRoute
[03/17 15:43:44     40s] # Design Name: fulladd
[03/17 15:43:44     40s] # Design Mode: 90nm
[03/17 15:43:44     40s] # Analysis Mode: MMMC Non-OCV 
[03/17 15:43:44     40s] # Parasitics Mode: No SPEF/RCDB 
[03/17 15:43:44     40s] # Signoff Settings: SI Off 
[03/17 15:43:44     40s] #################################################################################
[03/17 15:43:44     40s] Calculate delays in Single mode...
[03/17 15:43:44     40s] Topological Sorting (REAL = 0:00:00.0, MEM = 1952.8M, InitMEM = 1952.8M)
[03/17 15:43:44     40s] Start delay calculation (fullDC) (1 T). (MEM=1952.82)
[03/17 15:43:44     40s] siFlow : Timing analysis mode is single, using late cdB files
[03/17 15:43:44     40s] Start AAE Lib Loading. (MEM=1964.33)
[03/17 15:43:44     40s] End AAE Lib Loading. (MEM=1983.41 CPU=0:00:00.0 Real=0:00:00.0)
[03/17 15:43:44     40s] End AAE Lib Interpolated Model. (MEM=1983.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:43:44     40s] Total number of fetched objects 17
[03/17 15:43:44     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:43:44     40s] End delay calculation. (MEM=2030.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:43:44     40s] End delay calculation (fullDC). (MEM=2030.64 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:43:44     40s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2030.6M) ***
[03/17 15:43:44     40s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:40.7 mem=2022.6M)
[03/17 15:43:44     40s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 BEST 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2037.9M, EPOCH TIME: 1742206424.830570
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:44     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2037.9M, EPOCH TIME: 1742206424.835799
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] Density: 68.421%
       (100.000% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1762.4M, totSessionCpu=0:00:41 **
[03/17 15:43:44     40s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:40.8/0:13:04.9 (0.1), mem = 1994.9M
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] =============================================================================================
[03/17 15:43:44     40s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[03/17 15:43:44     40s] =============================================================================================
[03/17 15:43:44     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:44     40s] ---------------------------------------------------------------------------------------------
[03/17 15:43:44     40s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:44     40s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:43:44     40s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:44     40s] [ CellServerInit         ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[03/17 15:43:44     40s] [ LibAnalyzerInit        ]      2   0:00:00.7  (  76.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 15:43:44     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:44     40s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:44     40s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 15:43:44     40s] [ ExtractRC              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[03/17 15:43:44     40s] [ TimingUpdate           ]      1   0:00:00.0  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:43:44     40s] [ FullDelayCalc          ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.2
[03/17 15:43:44     40s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:44     40s] [ MISC                   ]          0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:43:44     40s] ---------------------------------------------------------------------------------------------
[03/17 15:43:44     40s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 15:43:44     40s] ---------------------------------------------------------------------------------------------
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/17 15:43:44     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:44     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.8 mem=1994.9M
[03/17 15:43:44     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1994.9M, EPOCH TIME: 1742206424.838690
[03/17 15:43:44     40s] Processing tracks to init pin-track alignment.
[03/17 15:43:44     40s] z: 2, totalTracks: 1
[03/17 15:43:44     40s] z: 4, totalTracks: 1
[03/17 15:43:44     40s] z: 6, totalTracks: 1
[03/17 15:43:44     40s] z: 8, totalTracks: 1
[03/17 15:43:44     40s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:44     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1994.9M, EPOCH TIME: 1742206424.839629
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:44     40s] OPERPROF:     Starting CMU at level 3, MEM:1994.9M, EPOCH TIME: 1742206424.844363
[03/17 15:43:44     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1742206424.844436
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:44     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1994.9M, EPOCH TIME: 1742206424.844463
[03/17 15:43:44     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1994.9M, EPOCH TIME: 1742206424.844473
[03/17 15:43:44     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1742206424.844486
[03/17 15:43:44     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1994.9MB).
[03/17 15:43:44     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:1994.9M, EPOCH TIME: 1742206424.844510
[03/17 15:43:44     40s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:44     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.8 mem=1994.9M
[03/17 15:43:44     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1994.9M, EPOCH TIME: 1742206424.844570
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1994.9M, EPOCH TIME: 1742206424.845294
[03/17 15:43:44     40s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:44     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:44     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.8 mem=1994.9M
[03/17 15:43:44     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:1994.9M, EPOCH TIME: 1742206424.845508
[03/17 15:43:44     40s] Processing tracks to init pin-track alignment.
[03/17 15:43:44     40s] z: 2, totalTracks: 1
[03/17 15:43:44     40s] z: 4, totalTracks: 1
[03/17 15:43:44     40s] z: 6, totalTracks: 1
[03/17 15:43:44     40s] z: 8, totalTracks: 1
[03/17 15:43:44     40s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:44     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1994.9M, EPOCH TIME: 1742206424.846410
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:44     40s] OPERPROF:     Starting CMU at level 3, MEM:1994.9M, EPOCH TIME: 1742206424.851189
[03/17 15:43:44     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1742206424.851250
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:44     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1994.9M, EPOCH TIME: 1742206424.851281
[03/17 15:43:44     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1994.9M, EPOCH TIME: 1742206424.851290
[03/17 15:43:44     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1994.9M, EPOCH TIME: 1742206424.851302
[03/17 15:43:44     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1994.9MB).
[03/17 15:43:44     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:1994.9M, EPOCH TIME: 1742206424.851325
[03/17 15:43:44     40s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:44     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.8 mem=1994.9M
[03/17 15:43:44     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1994.9M, EPOCH TIME: 1742206424.851372
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1994.9M, EPOCH TIME: 1742206424.851876
[03/17 15:43:44     40s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:44     40s] *** Starting optimizing excluded clock nets MEM= 1994.9M) ***
[03/17 15:43:44     40s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1994.9M) ***
[03/17 15:43:44     40s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/17 15:43:44     40s] Begin: GigaOpt Route Type Constraints Refinement
[03/17 15:43:44     40s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.8/0:13:04.9 (0.1), mem = 1994.9M
[03/17 15:43:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.1
[03/17 15:43:44     40s] ### Creating RouteCongInterface, started
[03/17 15:43:44     40s] ### Creating TopoMgr, started
[03/17 15:43:44     40s] ### Creating TopoMgr, finished
[03/17 15:43:44     40s] #optDebug: Start CG creation (mem=1994.9M)
[03/17 15:43:44     40s]  ...initializing CG  maxDriveDist 242.789500 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 24.278500 
[03/17 15:43:44     40s] (cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s]  ...processing cgPrt (cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s]  ...processing cgEgp (cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s]  ...processing cgPbk (cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s]  ...processing cgNrb(cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s]  ...processing cgObs (cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s]  ...processing cgCon (cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s]  ...processing cgPdm (cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2095.4M)
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] #optDebug: {0, 1.000}
[03/17 15:43:44     40s] ### Creating RouteCongInterface, finished
[03/17 15:43:44     40s] Updated routing constraints on 0 nets.
[03/17 15:43:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.1
[03/17 15:43:44     40s] Bottom Preferred Layer:
[03/17 15:43:44     40s]     None
[03/17 15:43:44     40s] Via Pillar Rule:
[03/17 15:43:44     40s]     None
[03/17 15:43:44     40s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:00:40.8/0:13:05.0 (0.1), mem = 2095.4M
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] =============================================================================================
[03/17 15:43:44     40s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[03/17 15:43:44     40s] =============================================================================================
[03/17 15:43:44     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:44     40s] ---------------------------------------------------------------------------------------------
[03/17 15:43:44     40s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  99.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 15:43:44     40s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:44     40s] ---------------------------------------------------------------------------------------------
[03/17 15:43:44     40s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 15:43:44     40s] ---------------------------------------------------------------------------------------------
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] End: GigaOpt Route Type Constraints Refinement
[03/17 15:43:44     40s] The useful skew maximum allowed delay set by user is: 1
[03/17 15:43:44     40s] Deleting Lib Analyzer.
[03/17 15:43:44     40s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.8/0:13:05.0 (0.1), mem = 2095.4M
[03/17 15:43:44     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.8 mem=2095.4M
[03/17 15:43:44     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.8 mem=2095.4M
[03/17 15:43:44     40s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/17 15:43:44     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.2
[03/17 15:43:44     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:44     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.8 mem=2095.4M
[03/17 15:43:44     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2095.4M, EPOCH TIME: 1742206424.931019
[03/17 15:43:44     40s] Processing tracks to init pin-track alignment.
[03/17 15:43:44     40s] z: 2, totalTracks: 1
[03/17 15:43:44     40s] z: 4, totalTracks: 1
[03/17 15:43:44     40s] z: 6, totalTracks: 1
[03/17 15:43:44     40s] z: 8, totalTracks: 1
[03/17 15:43:44     40s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:44     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2095.4M, EPOCH TIME: 1742206424.932530
[03/17 15:43:44     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:44     40s] OPERPROF:     Starting CMU at level 3, MEM:2095.4M, EPOCH TIME: 1742206424.937646
[03/17 15:43:44     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2095.4M, EPOCH TIME: 1742206424.937719
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:44     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2095.4M, EPOCH TIME: 1742206424.937756
[03/17 15:43:44     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2095.4M, EPOCH TIME: 1742206424.937766
[03/17 15:43:44     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2095.4M, EPOCH TIME: 1742206424.937778
[03/17 15:43:44     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2095.4MB).
[03/17 15:43:44     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2095.4M, EPOCH TIME: 1742206424.937802
[03/17 15:43:44     40s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:44     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.9 mem=2095.4M
[03/17 15:43:44     40s] 
[03/17 15:43:44     40s] Footprint cell information for calculating maxBufDist
[03/17 15:43:44     40s] *info: There are 16 candidate Buffer cells
[03/17 15:43:44     40s] *info: There are 19 candidate Inverter cells
[03/17 15:43:44     40s] 
[03/17 15:43:45     41s] #optDebug: Start CG creation (mem=2095.4M)
[03/17 15:43:45     41s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 18.270000 
[03/17 15:43:45     41s] (cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s]  ...processing cgPrt (cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s]  ...processing cgEgp (cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s]  ...processing cgPbk (cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s]  ...processing cgNrb(cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s]  ...processing cgObs (cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s]  ...processing cgCon (cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s]  ...processing cgPdm (cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2157.9M)
[03/17 15:43:45     41s] ### Creating RouteCongInterface, started
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Creating Lib Analyzer ...
[03/17 15:43:45     41s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/17 15:43:45     41s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/17 15:43:45     41s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:45     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.4 mem=2173.9M
[03/17 15:43:45     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.4 mem=2173.9M
[03/17 15:43:45     41s] Creating Lib Analyzer, finished. 
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] #optDebug: {0, 1.000}
[03/17 15:43:45     41s] ### Creating RouteCongInterface, finished
[03/17 15:43:45     41s] {MG  {8 0 26 0.723398} }
[03/17 15:43:45     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2193.0M, EPOCH TIME: 1742206425.531745
[03/17 15:43:45     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2193.0M, EPOCH TIME: 1742206425.531786
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Netlist preparation processing... 
[03/17 15:43:45     41s] Removed 0 instance
[03/17 15:43:45     41s] *info: Marking 0 isolation instances dont touch
[03/17 15:43:45     41s] *info: Marking 0 level shifter instances dont touch
[03/17 15:43:45     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2173.9M, EPOCH TIME: 1742206425.533221
[03/17 15:43:45     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:45     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2098.9M, EPOCH TIME: 1742206425.534317
[03/17 15:43:45     41s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:45     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.2
[03/17 15:43:45     41s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:41.5/0:13:05.6 (0.1), mem = 2098.9M
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] =============================================================================================
[03/17 15:43:45     41s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[03/17 15:43:45     41s] =============================================================================================
[03/17 15:43:45     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:45     41s] ---------------------------------------------------------------------------------------------
[03/17 15:43:45     41s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  54.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:43:45     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:43:45     41s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  28.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:43:45     41s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ MISC                   ]          0:00:00.1  (  14.9 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:43:45     41s] ---------------------------------------------------------------------------------------------
[03/17 15:43:45     41s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 15:43:45     41s] ---------------------------------------------------------------------------------------------
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Deleting Lib Analyzer.
[03/17 15:43:45     41s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[03/17 15:43:45     41s] ### Creating LA Mngr. totSessionCpu=0:00:41.5 mem=2098.9M
[03/17 15:43:45     41s] ### Creating LA Mngr, finished. totSessionCpu=0:00:41.5 mem=2098.9M
[03/17 15:43:45     41s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/17 15:43:45     41s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:45     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.5 mem=2156.1M
[03/17 15:43:45     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.1M, EPOCH TIME: 1742206425.537928
[03/17 15:43:45     41s] Processing tracks to init pin-track alignment.
[03/17 15:43:45     41s] z: 2, totalTracks: 1
[03/17 15:43:45     41s] z: 4, totalTracks: 1
[03/17 15:43:45     41s] z: 6, totalTracks: 1
[03/17 15:43:45     41s] z: 8, totalTracks: 1
[03/17 15:43:45     41s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:45     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.1M, EPOCH TIME: 1742206425.539050
[03/17 15:43:45     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:45     41s] OPERPROF:     Starting CMU at level 3, MEM:2156.1M, EPOCH TIME: 1742206425.543993
[03/17 15:43:45     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1742206425.544057
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:45     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2156.1M, EPOCH TIME: 1742206425.544086
[03/17 15:43:45     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.1M, EPOCH TIME: 1742206425.544096
[03/17 15:43:45     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1742206425.544108
[03/17 15:43:45     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2156.1MB).
[03/17 15:43:45     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2156.1M, EPOCH TIME: 1742206425.544131
[03/17 15:43:45     41s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:45     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.5 mem=2156.1M
[03/17 15:43:45     41s] Begin: Area Reclaim Optimization
[03/17 15:43:45     41s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.5/0:13:05.6 (0.1), mem = 2156.1M
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Creating Lib Analyzer ...
[03/17 15:43:45     41s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/17 15:43:45     41s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/17 15:43:45     41s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:45     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.8 mem=2156.1M
[03/17 15:43:45     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.8 mem=2156.1M
[03/17 15:43:45     41s] Creating Lib Analyzer, finished. 
[03/17 15:43:45     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.3
[03/17 15:43:45     41s] ### Creating RouteCongInterface, started
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] #optDebug: {0, 1.000}
[03/17 15:43:45     41s] ### Creating RouteCongInterface, finished
[03/17 15:43:45     41s] {MG  {8 0 26 0.723398} }
[03/17 15:43:45     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2156.1M, EPOCH TIME: 1742206425.954774
[03/17 15:43:45     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1742206425.954819
[03/17 15:43:45     41s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[03/17 15:43:45     41s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:45     41s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 15:43:45     41s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:45     41s] |  100.00%|        -|   0.000|   0.000|   0:00:00.0| 2156.1M|
[03/17 15:43:45     41s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2156.1M|
[03/17 15:43:45     41s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[03/17 15:43:45     41s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2156.1M|
[03/17 15:43:45     41s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2156.1M|
[03/17 15:43:45     41s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[03/17 15:43:45     41s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:45     41s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/17 15:43:45     41s] --------------------------------------------------------------
[03/17 15:43:45     41s] |                                   | Total     | Sequential |
[03/17 15:43:45     41s] --------------------------------------------------------------
[03/17 15:43:45     41s] | Num insts resized                 |       0  |       0    |
[03/17 15:43:45     41s] | Num insts undone                  |       0  |       0    |
[03/17 15:43:45     41s] | Num insts Downsized               |       0  |       0    |
[03/17 15:43:45     41s] | Num insts Samesized               |       0  |       0    |
[03/17 15:43:45     41s] | Num insts Upsized                 |       0  |       0    |
[03/17 15:43:45     41s] | Num multiple commits+uncommits    |       0  |       -    |
[03/17 15:43:45     41s] --------------------------------------------------------------
[03/17 15:43:45     41s] Bottom Preferred Layer:
[03/17 15:43:45     41s]     None
[03/17 15:43:45     41s] Via Pillar Rule:
[03/17 15:43:45     41s]     None
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/17 15:43:45     41s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[03/17 15:43:45     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.3
[03/17 15:43:45     41s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:41.9/0:13:06.0 (0.1), mem = 2156.1M
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] =============================================================================================
[03/17 15:43:45     41s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[03/17 15:43:45     41s] =============================================================================================
[03/17 15:43:45     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:45     41s] ---------------------------------------------------------------------------------------------
[03/17 15:43:45     41s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  81.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:43:45     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ OptGetWeight           ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ OptEval                ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ OptCommit              ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:45     41s] [ MISC                   ]          0:00:00.1  (  17.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/17 15:43:45     41s] ---------------------------------------------------------------------------------------------
[03/17 15:43:45     41s]  AreaOpt #1 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:43:45     41s] ---------------------------------------------------------------------------------------------
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Executing incremental physical updates
[03/17 15:43:45     41s] Executing incremental physical updates
[03/17 15:43:45     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2137.1M, EPOCH TIME: 1742206425.958373
[03/17 15:43:45     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:45     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2099.1M, EPOCH TIME: 1742206425.959188
[03/17 15:43:45     41s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:45     41s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2099.06M, totSessionCpu=0:00:42).
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Active setup views:
[03/17 15:43:45     41s]  BEST
[03/17 15:43:45     41s]   Dominating endpoints: 0
[03/17 15:43:45     41s]   Dominating TNS: -0.000
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Deleting Lib Analyzer.
[03/17 15:43:45     41s] Begin: GigaOpt Global Optimization
[03/17 15:43:45     41s] *info: use new DP (enabled)
[03/17 15:43:45     41s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/17 15:43:45     41s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.9/0:13:06.0 (0.1), mem = 2137.2M
[03/17 15:43:45     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.4
[03/17 15:43:45     41s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:45     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.9 mem=2137.2M
[03/17 15:43:45     41s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:43:45     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2137.2M, EPOCH TIME: 1742206425.981253
[03/17 15:43:45     41s] Processing tracks to init pin-track alignment.
[03/17 15:43:45     41s] z: 2, totalTracks: 1
[03/17 15:43:45     41s] z: 4, totalTracks: 1
[03/17 15:43:45     41s] z: 6, totalTracks: 1
[03/17 15:43:45     41s] z: 8, totalTracks: 1
[03/17 15:43:45     41s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:45     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2137.2M, EPOCH TIME: 1742206425.982466
[03/17 15:43:45     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:45     41s] OPERPROF:     Starting CMU at level 3, MEM:2137.2M, EPOCH TIME: 1742206425.987444
[03/17 15:43:45     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1742206425.987515
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:45     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2137.2M, EPOCH TIME: 1742206425.987546
[03/17 15:43:45     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2137.2M, EPOCH TIME: 1742206425.987556
[03/17 15:43:45     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2137.2M, EPOCH TIME: 1742206425.987567
[03/17 15:43:45     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2137.2MB).
[03/17 15:43:45     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2137.2M, EPOCH TIME: 1742206425.987591
[03/17 15:43:45     41s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:45     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.9 mem=2137.2M
[03/17 15:43:45     41s] ### Creating RouteCongInterface, started
[03/17 15:43:45     41s] 
[03/17 15:43:45     41s] Creating Lib Analyzer ...
[03/17 15:43:46     41s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/17 15:43:46     41s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/17 15:43:46     41s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/17 15:43:46     41s] 
[03/17 15:43:46     41s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:46     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.3 mem=2137.2M
[03/17 15:43:46     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.3 mem=2137.2M
[03/17 15:43:46     42s] Creating Lib Analyzer, finished. 
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] #optDebug: {0, 1.000}
[03/17 15:43:46     42s] ### Creating RouteCongInterface, finished
[03/17 15:43:46     42s] {MG  {8 0 26 0.723398} }
[03/17 15:43:46     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2175.4M, EPOCH TIME: 1742206426.429067
[03/17 15:43:46     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2175.4M, EPOCH TIME: 1742206426.429105
[03/17 15:43:46     42s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[03/17 15:43:46     42s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[03/17 15:43:46     42s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[03/17 15:43:46     42s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[03/17 15:43:46     42s] |   0.000|   0.000|  100.00%|   0:00:00.0| 2175.4M|      BEST|       NA| NA          |
[03/17 15:43:46     42s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2175.4M) ***
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2175.4M) ***
[03/17 15:43:46     42s] Bottom Preferred Layer:
[03/17 15:43:46     42s]     None
[03/17 15:43:46     42s] Via Pillar Rule:
[03/17 15:43:46     42s]     None
[03/17 15:43:46     42s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[03/17 15:43:46     42s] Total-nets :: 17, Stn-nets :: 0, ratio :: 0 %, Total-len 140.39, Stn-len 0
[03/17 15:43:46     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2156.3M, EPOCH TIME: 1742206426.482668
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2105.3M, EPOCH TIME: 1742206426.483583
[03/17 15:43:46     42s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.4
[03/17 15:43:46     42s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:42.4/0:13:06.5 (0.1), mem = 2105.3M
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] =============================================================================================
[03/17 15:43:46     42s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[03/17 15:43:46     42s] =============================================================================================
[03/17 15:43:46     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:46     42s] ---------------------------------------------------------------------------------------------
[03/17 15:43:46     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  68.8 % )     0:00:00.3 /  0:00:00.4    1.0
[03/17 15:43:46     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.0
[03/17 15:43:46     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ TransformInit          ]      1   0:00:00.1  (  18.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:43:46     42s] [ MISC                   ]          0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/17 15:43:46     42s] ---------------------------------------------------------------------------------------------
[03/17 15:43:46     42s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:43:46     42s] ---------------------------------------------------------------------------------------------
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] End: GigaOpt Global Optimization
[03/17 15:43:46     42s] *** Check timing (0:00:00.0)
[03/17 15:43:46     42s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/17 15:43:46     42s] Deleting Lib Analyzer.
[03/17 15:43:46     42s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/17 15:43:46     42s] ### Creating LA Mngr. totSessionCpu=0:00:42.4 mem=2105.3M
[03/17 15:43:46     42s] ### Creating LA Mngr, finished. totSessionCpu=0:00:42.4 mem=2105.3M
[03/17 15:43:46     42s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/17 15:43:46     42s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:46     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.4 mem=2162.5M
[03/17 15:43:46     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2162.5M, EPOCH TIME: 1742206426.491233
[03/17 15:43:46     42s] Processing tracks to init pin-track alignment.
[03/17 15:43:46     42s] z: 2, totalTracks: 1
[03/17 15:43:46     42s] z: 4, totalTracks: 1
[03/17 15:43:46     42s] z: 6, totalTracks: 1
[03/17 15:43:46     42s] z: 8, totalTracks: 1
[03/17 15:43:46     42s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:46     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2162.5M, EPOCH TIME: 1742206426.492392
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:46     42s] OPERPROF:     Starting CMU at level 3, MEM:2162.5M, EPOCH TIME: 1742206426.497523
[03/17 15:43:46     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2162.5M, EPOCH TIME: 1742206426.497602
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:46     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2162.5M, EPOCH TIME: 1742206426.497636
[03/17 15:43:46     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2162.5M, EPOCH TIME: 1742206426.497646
[03/17 15:43:46     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2162.5M, EPOCH TIME: 1742206426.497665
[03/17 15:43:46     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2162.5MB).
[03/17 15:43:46     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2162.5M, EPOCH TIME: 1742206426.497690
[03/17 15:43:46     42s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:46     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.4 mem=2162.5M
[03/17 15:43:46     42s] Begin: Area Reclaim Optimization
[03/17 15:43:46     42s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.4/0:13:06.5 (0.1), mem = 2162.5M
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] Creating Lib Analyzer ...
[03/17 15:43:46     42s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/17 15:43:46     42s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/17 15:43:46     42s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:46     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.7 mem=2164.5M
[03/17 15:43:46     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.7 mem=2164.5M
[03/17 15:43:46     42s] Creating Lib Analyzer, finished. 
[03/17 15:43:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.5
[03/17 15:43:46     42s] ### Creating RouteCongInterface, started
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] #optDebug: {0, 1.000}
[03/17 15:43:46     42s] ### Creating RouteCongInterface, finished
[03/17 15:43:46     42s] {MG  {8 0 26 0.723398} }
[03/17 15:43:46     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2164.5M, EPOCH TIME: 1742206426.897830
[03/17 15:43:46     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2164.5M, EPOCH TIME: 1742206426.897866
[03/17 15:43:46     42s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[03/17 15:43:46     42s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:46     42s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 15:43:46     42s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:46     42s] |  100.00%|        -|   0.000|   0.000|   0:00:00.0| 2164.5M|
[03/17 15:43:46     42s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2164.5M|
[03/17 15:43:46     42s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[03/17 15:43:46     42s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2164.5M|
[03/17 15:43:46     42s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2164.5M|
[03/17 15:43:46     42s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2164.5M|
[03/17 15:43:46     42s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[03/17 15:43:46     42s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2164.5M|
[03/17 15:43:46     42s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:46     42s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/17 15:43:46     42s] --------------------------------------------------------------
[03/17 15:43:46     42s] |                                   | Total     | Sequential |
[03/17 15:43:46     42s] --------------------------------------------------------------
[03/17 15:43:46     42s] | Num insts resized                 |       0  |       0    |
[03/17 15:43:46     42s] | Num insts undone                  |       0  |       0    |
[03/17 15:43:46     42s] | Num insts Downsized               |       0  |       0    |
[03/17 15:43:46     42s] | Num insts Samesized               |       0  |       0    |
[03/17 15:43:46     42s] | Num insts Upsized                 |       0  |       0    |
[03/17 15:43:46     42s] | Num multiple commits+uncommits    |       0  |       -    |
[03/17 15:43:46     42s] --------------------------------------------------------------
[03/17 15:43:46     42s] Bottom Preferred Layer:
[03/17 15:43:46     42s]     None
[03/17 15:43:46     42s] Via Pillar Rule:
[03/17 15:43:46     42s]     None
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/17 15:43:46     42s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:00.0) **
[03/17 15:43:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.5
[03/17 15:43:46     42s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:42.8/0:13:07.0 (0.1), mem = 2164.5M
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] =============================================================================================
[03/17 15:43:46     42s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[03/17 15:43:46     42s] =============================================================================================
[03/17 15:43:46     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:46     42s] ---------------------------------------------------------------------------------------------
[03/17 15:43:46     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  80.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:43:46     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ OptGetWeight           ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ OptEval                ]     12   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ OptCommit              ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:46     42s] [ MISC                   ]          0:00:00.1  (  18.3 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:43:46     42s] ---------------------------------------------------------------------------------------------
[03/17 15:43:46     42s]  AreaOpt #2 TOTAL                   0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:43:46     42s] ---------------------------------------------------------------------------------------------
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] Executing incremental physical updates
[03/17 15:43:46     42s] Executing incremental physical updates
[03/17 15:43:46     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2145.5M, EPOCH TIME: 1742206426.901699
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2107.5M, EPOCH TIME: 1742206426.902368
[03/17 15:43:46     42s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:46     42s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2107.46M, totSessionCpu=0:00:43).
[03/17 15:43:46     42s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2107.5M, EPOCH TIME: 1742206426.905453
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:46     42s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2107.5M, EPOCH TIME: 1742206426.910199
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] **INFO: Flow update: Design is easy to close.
[03/17 15:43:46     42s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.8/0:13:07.0 (0.1), mem = 2107.5M
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] *** Start incrementalPlace ***
[03/17 15:43:46     42s] User Input Parameters:
[03/17 15:43:46     42s] - Congestion Driven    : On
[03/17 15:43:46     42s] - Timing Driven        : On
[03/17 15:43:46     42s] - Area-Violation Based : On
[03/17 15:43:46     42s] - Start Rollback Level : -5
[03/17 15:43:46     42s] - Legalized            : On
[03/17 15:43:46     42s] - Window Based         : Off
[03/17 15:43:46     42s] - eDen incr mode       : Off
[03/17 15:43:46     42s] - Small incr mode      : Off
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] no activity file in design. spp won't run.
[03/17 15:43:46     42s] No Views given, use default active views for adaptive view pruning
[03/17 15:43:46     42s] SKP will enable view:
[03/17 15:43:46     42s]   BEST
[03/17 15:43:46     42s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2109.5M, EPOCH TIME: 1742206426.930559
[03/17 15:43:46     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:43:46     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:43:46     42s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2109.5M, EPOCH TIME: 1742206426.932309
[03/17 15:43:46     42s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2109.5M, EPOCH TIME: 1742206426.932337
[03/17 15:43:46     42s] Starting Early Global Route congestion estimation: mem = 2109.5M
[03/17 15:43:46     42s] (I)      ==================== Layers =====================
[03/17 15:43:46     42s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:46     42s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/17 15:43:46     42s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:46     42s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:46     42s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/17 15:43:46     42s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/17 15:43:46     42s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/17 15:43:46     42s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/17 15:43:46     42s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/17 15:43:46     42s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/17 15:43:46     42s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/17 15:43:46     42s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/17 15:43:46     42s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/17 15:43:46     42s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:46     42s] (I)      Started Import and model ( Curr Mem: 2109.46 MB )
[03/17 15:43:46     42s] (I)      Default pattern map key = fulladd_default.
[03/17 15:43:46     42s] (I)      == Non-default Options ==
[03/17 15:43:46     42s] (I)      Maximum routing layer                              : 9
[03/17 15:43:46     42s] (I)      Minimum routing layer                              : 1
[03/17 15:43:46     42s] (I)      Number of threads                                  : 1
[03/17 15:43:46     42s] (I)      Use non-blocking free Dbs wires                    : false
[03/17 15:43:46     42s] (I)      Method to set GCell size                           : row
[03/17 15:43:46     42s] (I)      Counted 133 PG shapes. We will not process PG shapes layer by layer.
[03/17 15:43:46     42s] (I)      Use row-based GCell size
[03/17 15:43:46     42s] (I)      Use row-based GCell align
[03/17 15:43:46     42s] (I)      layer 0 area = 280000
[03/17 15:43:46     42s] (I)      layer 1 area = 320000
[03/17 15:43:46     42s] (I)      layer 2 area = 320000
[03/17 15:43:46     42s] (I)      layer 3 area = 320000
[03/17 15:43:46     42s] (I)      layer 4 area = 320000
[03/17 15:43:46     42s] (I)      layer 5 area = 320000
[03/17 15:43:46     42s] (I)      layer 6 area = 320000
[03/17 15:43:46     42s] (I)      layer 7 area = 800000
[03/17 15:43:46     42s] (I)      layer 8 area = 800000
[03/17 15:43:46     42s] (I)      GCell unit size   : 5220
[03/17 15:43:46     42s] (I)      GCell multiplier  : 1
[03/17 15:43:46     42s] (I)      GCell row height  : 5220
[03/17 15:43:46     42s] (I)      Actual row height : 5220
[03/17 15:43:46     42s] (I)      GCell align ref   : 12180 12180
[03/17 15:43:46     42s] [NR-eGR] Track table information for default rule: 
[03/17 15:43:46     42s] [NR-eGR] Metal1 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal2 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal3 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal4 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal5 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal6 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal7 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal8 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal9 has single uniform track structure
[03/17 15:43:46     42s] (I)      =============== Default via ================
[03/17 15:43:46     42s] (I)      +---+------------------+-------------------+
[03/17 15:43:46     42s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/17 15:43:46     42s] (I)      +---+------------------+-------------------+
[03/17 15:43:46     42s] (I)      | 1 |    1  VIA1X      |   89  VIA1_2CUT_V |
[03/17 15:43:46     42s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/17 15:43:46     42s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/17 15:43:46     42s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/17 15:43:46     42s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/17 15:43:46     42s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/17 15:43:46     42s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/17 15:43:46     42s] (I)      | 8 |   79  VIA8X      |   83  VIA8_2CUT_E |
[03/17 15:43:46     42s] (I)      +---+------------------+-------------------+
[03/17 15:43:46     42s] [NR-eGR] Read 235 PG shapes
[03/17 15:43:46     42s] [NR-eGR] Read 0 clock shapes
[03/17 15:43:46     42s] [NR-eGR] Read 0 other shapes
[03/17 15:43:46     42s] [NR-eGR] #Routing Blockages  : 0
[03/17 15:43:46     42s] [NR-eGR] #Instance Blockages : 395
[03/17 15:43:46     42s] [NR-eGR] #PG Blockages       : 235
[03/17 15:43:46     42s] [NR-eGR] #Halo Blockages     : 0
[03/17 15:43:46     42s] [NR-eGR] #Boundary Blockages : 0
[03/17 15:43:46     42s] [NR-eGR] #Clock Blockages    : 0
[03/17 15:43:46     42s] [NR-eGR] #Other Blockages    : 0
[03/17 15:43:46     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/17 15:43:46     42s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 15:43:46     42s] [NR-eGR] Read 17 nets ( ignored 0 )
[03/17 15:43:46     42s] (I)      early_global_route_priority property id does not exist.
[03/17 15:43:46     42s] (I)      Read Num Blocks=630  Num Prerouted Wires=0  Num CS=0
[03/17 15:43:46     42s] (I)      Layer 0 (H) : #blockages 420 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 7 (V) : #blockages 50 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[03/17 15:43:46     42s] (I)      Number of ignored nets                =      0
[03/17 15:43:46     42s] (I)      Number of connected nets              =      0
[03/17 15:43:46     42s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/17 15:43:46     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/17 15:43:46     42s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Ndr track 0 does not exist
[03/17 15:43:46     42s] (I)      ---------------------Grid Graph Info--------------------
[03/17 15:43:46     42s] (I)      Routing area        : (0, 0) - (49880, 45240)
[03/17 15:43:46     42s] (I)      Core area           : (12180, 12180) - (37700, 33060)
[03/17 15:43:46     42s] (I)      Site width          :   580  (dbu)
[03/17 15:43:46     42s] (I)      Row height          :  5220  (dbu)
[03/17 15:43:46     42s] (I)      GCell row height    :  5220  (dbu)
[03/17 15:43:46     42s] (I)      GCell width         :  5220  (dbu)
[03/17 15:43:46     42s] (I)      GCell height        :  5220  (dbu)
[03/17 15:43:46     42s] (I)      Grid                :    10     9     9
[03/17 15:43:46     42s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/17 15:43:46     42s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/17 15:43:46     42s] (I)      Horizontal capacity :  5220     0  5220     0  5220     0  5220     0  5220
[03/17 15:43:46     42s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/17 15:43:46     42s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/17 15:43:46     42s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/17 15:43:46     42s] (I)      Default pitch size  :   580   580   580   580   580   580   580  1740  1740
[03/17 15:43:46     42s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/17 15:43:46     42s] (I)      Num tracks per GCell:  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/17 15:43:46     42s] (I)      Total num of tracks :    78    86    78    86    78    86    78    28    25
[03/17 15:43:46     42s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/17 15:43:46     42s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/17 15:43:46     42s] (I)      --------------------------------------------------------
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] [NR-eGR] ============ Routing rule table ============
[03/17 15:43:46     42s] [NR-eGR] Rule id: 0  Nets: 17
[03/17 15:43:46     42s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/17 15:43:46     42s] (I)                    Layer    1    2    3    4    5    6    7     8     9 
[03/17 15:43:46     42s] (I)                    Pitch  580  580  580  580  580  580  580  1740  1740 
[03/17 15:43:46     42s] (I)             #Used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:43:46     42s] (I)       #Fully used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:43:46     42s] [NR-eGR] ========================================
[03/17 15:43:46     42s] [NR-eGR] 
[03/17 15:43:46     42s] (I)      =============== Blocked Tracks ===============
[03/17 15:43:46     42s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:46     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/17 15:43:46     42s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:46     42s] (I)      |     1 |     780 |      230 |        29.49% |
[03/17 15:43:46     42s] (I)      |     2 |     774 |      112 |        14.47% |
[03/17 15:43:46     42s] (I)      |     3 |     780 |       64 |         8.21% |
[03/17 15:43:46     42s] (I)      |     4 |     774 |      112 |        14.47% |
[03/17 15:43:46     42s] (I)      |     5 |     780 |       64 |         8.21% |
[03/17 15:43:46     42s] (I)      |     6 |     774 |      112 |        14.47% |
[03/17 15:43:46     42s] (I)      |     7 |     780 |       64 |         8.21% |
[03/17 15:43:46     42s] (I)      |     8 |     252 |      144 |        57.14% |
[03/17 15:43:46     42s] (I)      |     9 |     250 |      144 |        57.60% |
[03/17 15:43:46     42s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:46     42s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2109.46 MB )
[03/17 15:43:46     42s] (I)      Reset routing kernel
[03/17 15:43:46     42s] (I)      Started Global Routing ( Curr Mem: 2109.46 MB )
[03/17 15:43:46     42s] (I)      totalPins=34  totalGlobalPin=34 (100.00%)
[03/17 15:43:46     42s] (I)      total 2D Cap : 5192 = (2876 H, 2316 V)
[03/17 15:43:46     42s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [1, 9]
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1a Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1b Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.357200e+02um
[03/17 15:43:46     42s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 15:43:46     42s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1c Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1d Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1e Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.357200e+02um
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1l Route ============
[03/17 15:43:46     42s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/17 15:43:46     42s] (I)      Layer  1:        486         0         0         108         621    (14.81%) 
[03/17 15:43:46     42s] (I)      Layer  2:        650        27         0           0         720    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  3:        660        15         0           0         729    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  4:        650         9         0           0         720    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  5:        660         0         0           0         729    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  6:        650         0         0           0         720    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  7:        660         0         0           0         729    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  8:         87         0         0          48         192    (20.00%) 
[03/17 15:43:46     42s] (I)      Layer  9:         87         0         0          54         189    (22.22%) 
[03/17 15:43:46     42s] (I)      Total:          4590        51         0         210        5349    ( 3.78%) 
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 15:43:46     42s] [NR-eGR]                        OverCon            
[03/17 15:43:46     42s] [NR-eGR]                         #Gcell     %Gcell
[03/17 15:43:46     42s] [NR-eGR]        Layer               (1)    OverCon
[03/17 15:43:46     42s] [NR-eGR] ----------------------------------------------
[03/17 15:43:46     42s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR] ----------------------------------------------
[03/17 15:43:46     42s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR] 
[03/17 15:43:46     42s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2109.46 MB )
[03/17 15:43:46     42s] (I)      total 2D Cap : 5213 = (2887 H, 2326 V)
[03/17 15:43:46     42s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/17 15:43:46     42s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2109.5M
[03/17 15:43:46     42s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.009, REAL:0.009, MEM:2109.5M, EPOCH TIME: 1742206426.941298
[03/17 15:43:46     42s] OPERPROF: Starting HotSpotCal at level 1, MEM:2109.5M, EPOCH TIME: 1742206426.941309
[03/17 15:43:46     42s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:46     42s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 15:43:46     42s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:46     42s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 15:43:46     42s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:46     42s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:43:46     42s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 15:43:46     42s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1742206426.941394
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] === incrementalPlace Internal Loop 1 ===
[03/17 15:43:46     42s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/17 15:43:46     42s] OPERPROF: Starting IPInitSPData at level 1, MEM:2109.5M, EPOCH TIME: 1742206426.941586
[03/17 15:43:46     42s] Processing tracks to init pin-track alignment.
[03/17 15:43:46     42s] z: 2, totalTracks: 1
[03/17 15:43:46     42s] z: 4, totalTracks: 1
[03/17 15:43:46     42s] z: 6, totalTracks: 1
[03/17 15:43:46     42s] z: 8, totalTracks: 1
[03/17 15:43:46     42s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:46     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2109.5M, EPOCH TIME: 1742206426.942705
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:46     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2109.5M, EPOCH TIME: 1742206426.947608
[03/17 15:43:46     42s] OPERPROF:   Starting post-place ADS at level 2, MEM:2109.5M, EPOCH TIME: 1742206426.947629
[03/17 15:43:46     42s] ADSU 1.000 -> 1.000. site 152.000 -> 152.000. GS 20.880
[03/17 15:43:46     42s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1742206426.947692
[03/17 15:43:46     42s] OPERPROF:   Starting spMPad at level 2, MEM:2109.5M, EPOCH TIME: 1742206426.947746
[03/17 15:43:46     42s] OPERPROF:     Starting spContextMPad at level 3, MEM:2109.5M, EPOCH TIME: 1742206426.947756
[03/17 15:43:46     42s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1742206426.947764
[03/17 15:43:46     42s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1742206426.947780
[03/17 15:43:46     42s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2109.5M, EPOCH TIME: 1742206426.947799
[03/17 15:43:46     42s] Identified 16 spare or floating instances, with no clusters.
[03/17 15:43:46     42s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1742206426.947830
[03/17 15:43:46     42s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2109.5M, EPOCH TIME: 1742206426.947843
[03/17 15:43:46     42s] no activity file in design. spp won't run.
[03/17 15:43:46     42s] [spp] 0
[03/17 15:43:46     42s] [adp] 0:1:1:3
[03/17 15:43:46     42s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2109.5M, EPOCH TIME: 1742206426.947862
[03/17 15:43:46     42s] SP #FI/SF FL/PI 0/0 4/0
[03/17 15:43:46     42s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.006, REAL:0.006, MEM:2109.5M, EPOCH TIME: 1742206426.947875
[03/17 15:43:46     42s] PP off. flexM 0
[03/17 15:43:46     42s] OPERPROF: Starting CDPad at level 1, MEM:2109.5M, EPOCH TIME: 1742206426.947910
[03/17 15:43:46     42s] 3DP is on.
[03/17 15:43:46     42s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/17 15:43:46     42s] 3DP (1, 3) DPT Adjust 0. 20.699, 20.734, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/17 15:43:46     42s] CDPadU 1.000 -> 1.000. R=1.000, N=4, GS=2.610
[03/17 15:43:46     42s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:2109.5M, EPOCH TIME: 1742206426.948598
[03/17 15:43:46     42s] OPERPROF: Starting InitSKP at level 1, MEM:2109.5M, EPOCH TIME: 1742206426.948610
[03/17 15:43:46     42s] no activity file in design. spp won't run.
[03/17 15:43:46     42s] no activity file in design. spp won't run.
[03/17 15:43:46     42s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[03/17 15:43:46     42s] SKP cleared!
[03/17 15:43:46     42s] OPERPROF: Finished InitSKP at level 1, CPU:0.012, REAL:0.012, MEM:2109.5M, EPOCH TIME: 1742206426.960557
[03/17 15:43:46     42s] NP #FI/FS/SF FL/PI: 28/0/16 4/0
[03/17 15:43:46     42s] no activity file in design. spp won't run.
[03/17 15:43:46     42s] OPERPROF: Starting npPlace at level 1, MEM:2109.5M, EPOCH TIME: 1742206426.960943
[03/17 15:43:46     42s] Iteration  4: Total net bbox = 1.740e+02 (7.00e+01 1.04e+02)
[03/17 15:43:46     42s]               Est.  stn bbox = 1.740e+02 (7.00e+01 1.04e+02)
[03/17 15:43:46     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2110.9M
[03/17 15:43:46     42s] OPERPROF: Finished npPlace at level 1, CPU:0.003, REAL:0.003, MEM:2110.9M, EPOCH TIME: 1742206426.963563
[03/17 15:43:46     42s] Legalizing MH Cells... 0 / 0 (level 2)
[03/17 15:43:46     42s] No instances found in the vector
[03/17 15:43:46     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2110.9M, DRC: 0)
[03/17 15:43:46     42s] 0 (out of 0) MH cells were successfully legalized.
[03/17 15:43:46     42s] no activity file in design. spp won't run.
[03/17 15:43:46     42s] NP #FI/FS/SF FL/PI: 28/0/16 4/0
[03/17 15:43:46     42s] no activity file in design. spp won't run.
[03/17 15:43:46     42s] OPERPROF: Starting npPlace at level 1, MEM:2110.9M, EPOCH TIME: 1742206426.963905
[03/17 15:43:46     42s] GP RA stats: MHOnly 0 nrInst 4 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/17 15:43:46     42s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2110.9M, EPOCH TIME: 1742206426.966863
[03/17 15:43:46     42s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.966881
[03/17 15:43:46     42s] Iteration  5: Total net bbox = 1.631e+02 (5.54e+01 1.08e+02)
[03/17 15:43:46     42s]               Est.  stn bbox = 1.631e+02 (5.54e+01 1.08e+02)
[03/17 15:43:46     42s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2110.9M
[03/17 15:43:46     42s] OPERPROF: Finished npPlace at level 1, CPU:0.003, REAL:0.003, MEM:2110.9M, EPOCH TIME: 1742206426.966957
[03/17 15:43:46     42s] Legalizing MH Cells... 0 / 0 (level 3)
[03/17 15:43:46     42s] No instances found in the vector
[03/17 15:43:46     42s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2110.9M, DRC: 0)
[03/17 15:43:46     42s] 0 (out of 0) MH cells were successfully legalized.
[03/17 15:43:46     42s] Move report: Timing Driven Placement moves 4 insts, mean move: 1.49 um, max move: 2.81 um 
[03/17 15:43:46     42s] 	Max move on inst (g338__4319): (8.99, 11.31) --> (8.79, 13.92)
[03/17 15:43:46     42s] no activity file in design. spp won't run.
[03/17 15:43:46     42s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2110.9M, EPOCH TIME: 1742206426.967112
[03/17 15:43:46     42s] Saved padding area to DB
[03/17 15:43:46     42s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2110.9M, EPOCH TIME: 1742206426.967133
[03/17 15:43:46     42s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.967146
[03/17 15:43:46     42s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2110.9M, EPOCH TIME: 1742206426.967158
[03/17 15:43:46     42s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/17 15:43:46     42s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.967177
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2110.9M, EPOCH TIME: 1742206426.967371
[03/17 15:43:46     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.967433
[03/17 15:43:46     42s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.001, REAL:0.001, MEM:2110.9M, EPOCH TIME: 1742206426.967896
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] Finished Incremental Placement (cpu=0:00:00.0, real=0:00:00.0, mem=2110.9M)
[03/17 15:43:46     42s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/17 15:43:46     42s] Type 'man IMPSP-9025' for more detail.
[03/17 15:43:46     42s] CongRepair sets shifter mode to gplace
[03/17 15:43:46     42s] TDRefine: refinePlace mode is spiral
[03/17 15:43:46     42s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2110.9M, EPOCH TIME: 1742206426.968429
[03/17 15:43:46     42s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2110.9M, EPOCH TIME: 1742206426.968447
[03/17 15:43:46     42s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2110.9M, EPOCH TIME: 1742206426.968464
[03/17 15:43:46     42s] Processing tracks to init pin-track alignment.
[03/17 15:43:46     42s] z: 2, totalTracks: 1
[03/17 15:43:46     42s] z: 4, totalTracks: 1
[03/17 15:43:46     42s] z: 6, totalTracks: 1
[03/17 15:43:46     42s] z: 8, totalTracks: 1
[03/17 15:43:46     42s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:46     42s] All LLGs are deleted
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2110.9M, EPOCH TIME: 1742206426.969608
[03/17 15:43:46     42s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.969674
[03/17 15:43:46     42s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2110.9M, EPOCH TIME: 1742206426.969695
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2110.9M, EPOCH TIME: 1742206426.969783
[03/17 15:43:46     42s] Max number of tech site patterns supported in site array is 256.
[03/17 15:43:46     42s] Core basic site is gsclib090site
[03/17 15:43:46     42s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2110.9M, EPOCH TIME: 1742206426.974343
[03/17 15:43:46     42s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:43:46     42s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/17 15:43:46     42s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.974394
[03/17 15:43:46     42s] Fast DP-INIT is on for default
[03/17 15:43:46     42s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:43:46     42s] Atter site array init, number of instance map data is 0.
[03/17 15:43:46     42s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.005, REAL:0.005, MEM:2110.9M, EPOCH TIME: 1742206426.974684
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:46     42s] OPERPROF:         Starting CMU at level 5, MEM:2110.9M, EPOCH TIME: 1742206426.974769
[03/17 15:43:46     42s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.974825
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:46     42s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2110.9M, EPOCH TIME: 1742206426.974859
[03/17 15:43:46     42s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2110.9M, EPOCH TIME: 1742206426.974868
[03/17 15:43:46     42s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.974879
[03/17 15:43:46     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2110.9MB).
[03/17 15:43:46     42s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.006, REAL:0.006, MEM:2110.9M, EPOCH TIME: 1742206426.974902
[03/17 15:43:46     42s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.006, REAL:0.006, MEM:2110.9M, EPOCH TIME: 1742206426.974911
[03/17 15:43:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25227.2
[03/17 15:43:46     42s] OPERPROF:   Starting RefinePlace at level 2, MEM:2110.9M, EPOCH TIME: 1742206426.974925
[03/17 15:43:46     42s] *** Starting refinePlace (0:00:42.9 mem=2110.9M) ***
[03/17 15:43:46     42s] Total net bbox length = 1.436e+02 (3.626e+01 1.074e+02) (ext = 1.251e+02)
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:46     42s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[03/17 15:43:46     42s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/17 15:43:46     42s] (I)      Default pattern map key = fulladd_default.
[03/17 15:43:46     42s] (I)      Default pattern map key = fulladd_default.
[03/17 15:43:46     42s] Total net bbox length = 1.436e+02 (3.626e+01 1.074e+02) (ext = 1.251e+02)
[03/17 15:43:46     42s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2110.9MB
[03/17 15:43:46     42s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2110.9MB) @(0:00:42.9 - 0:00:42.9).
[03/17 15:43:46     42s] *** Finished refinePlace (0:00:42.9 mem=2110.9M) ***
[03/17 15:43:46     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25227.2
[03/17 15:43:46     42s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.975338
[03/17 15:43:46     42s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2110.9M, EPOCH TIME: 1742206426.975349
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:46     42s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2110.9M, EPOCH TIME: 1742206426.975955
[03/17 15:43:46     42s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.008, REAL:0.008, MEM:2110.9M, EPOCH TIME: 1742206426.975978
[03/17 15:43:46     42s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2110.9M, EPOCH TIME: 1742206426.976257
[03/17 15:43:46     42s] Starting Early Global Route congestion estimation: mem = 2110.9M
[03/17 15:43:46     42s] (I)      ==================== Layers =====================
[03/17 15:43:46     42s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:46     42s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/17 15:43:46     42s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:46     42s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/17 15:43:46     42s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/17 15:43:46     42s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:46     42s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/17 15:43:46     42s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/17 15:43:46     42s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/17 15:43:46     42s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/17 15:43:46     42s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/17 15:43:46     42s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/17 15:43:46     42s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/17 15:43:46     42s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/17 15:43:46     42s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/17 15:43:46     42s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:46     42s] (I)      Started Import and model ( Curr Mem: 2110.88 MB )
[03/17 15:43:46     42s] (I)      Default pattern map key = fulladd_default.
[03/17 15:43:46     42s] (I)      == Non-default Options ==
[03/17 15:43:46     42s] (I)      Maximum routing layer                              : 9
[03/17 15:43:46     42s] (I)      Minimum routing layer                              : 1
[03/17 15:43:46     42s] (I)      Number of threads                                  : 1
[03/17 15:43:46     42s] (I)      Use non-blocking free Dbs wires                    : false
[03/17 15:43:46     42s] (I)      Method to set GCell size                           : row
[03/17 15:43:46     42s] (I)      Counted 133 PG shapes. We will not process PG shapes layer by layer.
[03/17 15:43:46     42s] (I)      Use row-based GCell size
[03/17 15:43:46     42s] (I)      Use row-based GCell align
[03/17 15:43:46     42s] (I)      layer 0 area = 280000
[03/17 15:43:46     42s] (I)      layer 1 area = 320000
[03/17 15:43:46     42s] (I)      layer 2 area = 320000
[03/17 15:43:46     42s] (I)      layer 3 area = 320000
[03/17 15:43:46     42s] (I)      layer 4 area = 320000
[03/17 15:43:46     42s] (I)      layer 5 area = 320000
[03/17 15:43:46     42s] (I)      layer 6 area = 320000
[03/17 15:43:46     42s] (I)      layer 7 area = 800000
[03/17 15:43:46     42s] (I)      layer 8 area = 800000
[03/17 15:43:46     42s] (I)      GCell unit size   : 5220
[03/17 15:43:46     42s] (I)      GCell multiplier  : 1
[03/17 15:43:46     42s] (I)      GCell row height  : 5220
[03/17 15:43:46     42s] (I)      Actual row height : 5220
[03/17 15:43:46     42s] (I)      GCell align ref   : 12180 12180
[03/17 15:43:46     42s] [NR-eGR] Track table information for default rule: 
[03/17 15:43:46     42s] [NR-eGR] Metal1 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal2 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal3 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal4 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal5 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal6 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal7 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal8 has single uniform track structure
[03/17 15:43:46     42s] [NR-eGR] Metal9 has single uniform track structure
[03/17 15:43:46     42s] (I)      =============== Default via ================
[03/17 15:43:46     42s] (I)      +---+------------------+-------------------+
[03/17 15:43:46     42s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/17 15:43:46     42s] (I)      +---+------------------+-------------------+
[03/17 15:43:46     42s] (I)      | 1 |    1  VIA1X      |   89  VIA1_2CUT_V |
[03/17 15:43:46     42s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/17 15:43:46     42s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/17 15:43:46     42s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/17 15:43:46     42s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/17 15:43:46     42s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/17 15:43:46     42s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/17 15:43:46     42s] (I)      | 8 |   79  VIA8X      |   83  VIA8_2CUT_E |
[03/17 15:43:46     42s] (I)      +---+------------------+-------------------+
[03/17 15:43:46     42s] [NR-eGR] Read 235 PG shapes
[03/17 15:43:46     42s] [NR-eGR] Read 0 clock shapes
[03/17 15:43:46     42s] [NR-eGR] Read 0 other shapes
[03/17 15:43:46     42s] [NR-eGR] #Routing Blockages  : 0
[03/17 15:43:46     42s] [NR-eGR] #Instance Blockages : 395
[03/17 15:43:46     42s] [NR-eGR] #PG Blockages       : 235
[03/17 15:43:46     42s] [NR-eGR] #Halo Blockages     : 0
[03/17 15:43:46     42s] [NR-eGR] #Boundary Blockages : 0
[03/17 15:43:46     42s] [NR-eGR] #Clock Blockages    : 0
[03/17 15:43:46     42s] [NR-eGR] #Other Blockages    : 0
[03/17 15:43:46     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/17 15:43:46     42s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 15:43:46     42s] [NR-eGR] Read 17 nets ( ignored 0 )
[03/17 15:43:46     42s] (I)      early_global_route_priority property id does not exist.
[03/17 15:43:46     42s] (I)      Read Num Blocks=630  Num Prerouted Wires=0  Num CS=0
[03/17 15:43:46     42s] (I)      Layer 0 (H) : #blockages 420 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 7 (V) : #blockages 50 : #preroutes 0
[03/17 15:43:46     42s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[03/17 15:43:46     42s] (I)      Number of ignored nets                =      0
[03/17 15:43:46     42s] (I)      Number of connected nets              =      0
[03/17 15:43:46     42s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/17 15:43:46     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/17 15:43:46     42s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 15:43:46     42s] (I)      Ndr track 0 does not exist
[03/17 15:43:46     42s] (I)      ---------------------Grid Graph Info--------------------
[03/17 15:43:46     42s] (I)      Routing area        : (0, 0) - (49880, 45240)
[03/17 15:43:46     42s] (I)      Core area           : (12180, 12180) - (37700, 33060)
[03/17 15:43:46     42s] (I)      Site width          :   580  (dbu)
[03/17 15:43:46     42s] (I)      Row height          :  5220  (dbu)
[03/17 15:43:46     42s] (I)      GCell row height    :  5220  (dbu)
[03/17 15:43:46     42s] (I)      GCell width         :  5220  (dbu)
[03/17 15:43:46     42s] (I)      GCell height        :  5220  (dbu)
[03/17 15:43:46     42s] (I)      Grid                :    10     9     9
[03/17 15:43:46     42s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/17 15:43:46     42s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/17 15:43:46     42s] (I)      Horizontal capacity :  5220     0  5220     0  5220     0  5220     0  5220
[03/17 15:43:46     42s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/17 15:43:46     42s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/17 15:43:46     42s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/17 15:43:46     42s] (I)      Default pitch size  :   580   580   580   580   580   580   580  1740  1740
[03/17 15:43:46     42s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/17 15:43:46     42s] (I)      Num tracks per GCell:  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/17 15:43:46     42s] (I)      Total num of tracks :    78    86    78    86    78    86    78    28    25
[03/17 15:43:46     42s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/17 15:43:46     42s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/17 15:43:46     42s] (I)      --------------------------------------------------------
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] [NR-eGR] ============ Routing rule table ============
[03/17 15:43:46     42s] [NR-eGR] Rule id: 0  Nets: 17
[03/17 15:43:46     42s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/17 15:43:46     42s] (I)                    Layer    1    2    3    4    5    6    7     8     9 
[03/17 15:43:46     42s] (I)                    Pitch  580  580  580  580  580  580  580  1740  1740 
[03/17 15:43:46     42s] (I)             #Used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:43:46     42s] (I)       #Fully used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:43:46     42s] [NR-eGR] ========================================
[03/17 15:43:46     42s] [NR-eGR] 
[03/17 15:43:46     42s] (I)      =============== Blocked Tracks ===============
[03/17 15:43:46     42s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:46     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/17 15:43:46     42s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:46     42s] (I)      |     1 |     780 |      230 |        29.49% |
[03/17 15:43:46     42s] (I)      |     2 |     774 |      112 |        14.47% |
[03/17 15:43:46     42s] (I)      |     3 |     780 |       64 |         8.21% |
[03/17 15:43:46     42s] (I)      |     4 |     774 |      112 |        14.47% |
[03/17 15:43:46     42s] (I)      |     5 |     780 |       64 |         8.21% |
[03/17 15:43:46     42s] (I)      |     6 |     774 |      112 |        14.47% |
[03/17 15:43:46     42s] (I)      |     7 |     780 |       64 |         8.21% |
[03/17 15:43:46     42s] (I)      |     8 |     252 |      144 |        57.14% |
[03/17 15:43:46     42s] (I)      |     9 |     250 |      144 |        57.60% |
[03/17 15:43:46     42s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:46     42s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.88 MB )
[03/17 15:43:46     42s] (I)      Reset routing kernel
[03/17 15:43:46     42s] (I)      Started Global Routing ( Curr Mem: 2110.88 MB )
[03/17 15:43:46     42s] (I)      totalPins=34  totalGlobalPin=34 (100.00%)
[03/17 15:43:46     42s] (I)      total 2D Cap : 5188 = (2872 H, 2316 V)
[03/17 15:43:46     42s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [1, 9]
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1a Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1b Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.357200e+02um
[03/17 15:43:46     42s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 15:43:46     42s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1c Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1d Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1e Route ============
[03/17 15:43:46     42s] (I)      Usage: 52 = (14 H, 38 V) = (0.49% H, 1.64% V) = (3.654e+01um H, 9.918e+01um V)
[03/17 15:43:46     42s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.357200e+02um
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] (I)      ============  Phase 1l Route ============
[03/17 15:43:46     42s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/17 15:43:46     42s] (I)      Layer  1:        486         0         0         108         621    (14.81%) 
[03/17 15:43:46     42s] (I)      Layer  2:        650        30         0           0         720    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  3:        660        17         0           0         729    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  4:        650         7         0           0         720    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  5:        660         0         0           0         729    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  6:        650         0         0           0         720    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  7:        660         0         0           0         729    ( 0.00%) 
[03/17 15:43:46     42s] (I)      Layer  8:         87         0         0          48         192    (20.00%) 
[03/17 15:43:46     42s] (I)      Layer  9:         87         0         0          54         189    (22.22%) 
[03/17 15:43:46     42s] (I)      Total:          4590        54         0         210        5349    ( 3.78%) 
[03/17 15:43:46     42s] (I)      
[03/17 15:43:46     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 15:43:46     42s] [NR-eGR]                        OverCon            
[03/17 15:43:46     42s] [NR-eGR]                         #Gcell     %Gcell
[03/17 15:43:46     42s] [NR-eGR]        Layer             (1-0)    OverCon
[03/17 15:43:46     42s] [NR-eGR] ----------------------------------------------
[03/17 15:43:46     42s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR] ----------------------------------------------
[03/17 15:43:46     42s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/17 15:43:46     42s] [NR-eGR] 
[03/17 15:43:46     42s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.88 MB )
[03/17 15:43:46     42s] (I)      total 2D Cap : 5216 = (2890 H, 2326 V)
[03/17 15:43:46     42s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/17 15:43:46     42s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2110.9M
[03/17 15:43:46     42s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.006, REAL:0.006, MEM:2110.9M, EPOCH TIME: 1742206426.982541
[03/17 15:43:46     42s] OPERPROF: Starting HotSpotCal at level 1, MEM:2110.9M, EPOCH TIME: 1742206426.982551
[03/17 15:43:46     42s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:46     42s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 15:43:46     42s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:46     42s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 15:43:46     42s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:46     42s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:43:46     42s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 15:43:46     42s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2110.9M, EPOCH TIME: 1742206426.982629
[03/17 15:43:46     42s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2110.9M, EPOCH TIME: 1742206426.982643
[03/17 15:43:46     42s] Starting Early Global Route wiring: mem = 2110.9M
[03/17 15:43:46     42s] (I)      ============= Track Assignment ============
[03/17 15:43:46     42s] (I)      Started Track Assignment (1T) ( Curr Mem: 2110.88 MB )
[03/17 15:43:46     42s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[03/17 15:43:46     42s] (I)      Run Multi-thread track assignment
[03/17 15:43:46     42s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.88 MB )
[03/17 15:43:46     42s] (I)      Started Export ( Curr Mem: 2110.88 MB )
[03/17 15:43:46     42s] [NR-eGR]                 Length (um)  Vias 
[03/17 15:43:46     42s] [NR-eGR] ----------------------------------
[03/17 15:43:46     42s] [NR-eGR]  Metal1  (1H)             2    20 
[03/17 15:43:46     42s] [NR-eGR]  Metal2  (2V)            75    13 
[03/17 15:43:46     42s] [NR-eGR]  Metal3  (3H)            36     4 
[03/17 15:43:46     42s] [NR-eGR]  Metal4  (4V)            32     0 
[03/17 15:43:46     42s] [NR-eGR]  Metal5  (5H)             0     0 
[03/17 15:43:46     42s] [NR-eGR]  Metal6  (6V)             0     0 
[03/17 15:43:46     42s] [NR-eGR]  Metal7  (7H)             0     0 
[03/17 15:43:46     42s] [NR-eGR]  Metal8  (8V)             0     0 
[03/17 15:43:46     42s] [NR-eGR]  Metal9  (9H)             0     0 
[03/17 15:43:46     42s] [NR-eGR] ----------------------------------
[03/17 15:43:46     42s] [NR-eGR]          Total          145    37 
[03/17 15:43:46     42s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:43:46     42s] [NR-eGR] Total half perimeter of net bounding box: 144um
[03/17 15:43:46     42s] [NR-eGR] Total length: 145um, number of vias: 37
[03/17 15:43:46     42s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:43:46     42s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/17 15:43:46     42s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:43:46     42s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2101.36 MB )
[03/17 15:43:46     42s] Early Global Route wiring runtime: 0.01 seconds, mem = 2099.4M
[03/17 15:43:46     42s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.014, REAL:0.014, MEM:2099.4M, EPOCH TIME: 1742206426.996410
[03/17 15:43:46     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:43:46     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:43:46     42s] Tdgp not successfully inited but do clear! skip clearing
[03/17 15:43:46     42s] 
[03/17 15:43:46     42s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[03/17 15:43:47     42s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2099.4M, EPOCH TIME: 1742206427.002598
[03/17 15:43:47     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     42s] All LLGs are deleted
[03/17 15:43:47     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     42s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2099.4M, EPOCH TIME: 1742206427.002651
[03/17 15:43:47     42s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2099.4M, EPOCH TIME: 1742206427.002672
[03/17 15:43:47     42s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2099.4M, EPOCH TIME: 1742206427.002718
[03/17 15:43:47     42s] Start to check current routing status for nets...
[03/17 15:43:47     42s] All nets are already routed correctly.
[03/17 15:43:47     42s] End to check current routing status for nets (mem=2099.4M)
[03/17 15:43:47     42s] Extraction called for design 'fulladd' of instances=32 and nets=19 using extraction engine 'preRoute' .
[03/17 15:43:47     42s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/17 15:43:47     42s] Type 'man IMPEXT-3530' for more detail.
[03/17 15:43:47     42s] PreRoute RC Extraction called for design fulladd.
[03/17 15:43:47     42s] RC Extraction called in multi-corner(1) mode.
[03/17 15:43:47     42s] RCMode: PreRoute
[03/17 15:43:47     42s]       RC Corner Indexes            0   
[03/17 15:43:47     42s] Capacitance Scaling Factor   : 1.00000 
[03/17 15:43:47     42s] Resistance Scaling Factor    : 1.00000 
[03/17 15:43:47     42s] Clock Cap. Scaling Factor    : 1.00000 
[03/17 15:43:47     42s] Clock Res. Scaling Factor    : 1.00000 
[03/17 15:43:47     42s] Shrink Factor                : 1.00000
[03/17 15:43:47     42s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 15:43:47     42s] Using capacitance table file ...
[03/17 15:43:47     42s] 
[03/17 15:43:47     42s] Trim Metal Layers:
[03/17 15:43:47     42s] LayerId::1 widthSet size::4
[03/17 15:43:47     42s] LayerId::2 widthSet size::4
[03/17 15:43:47     42s] LayerId::3 widthSet size::4
[03/17 15:43:47     42s] LayerId::4 widthSet size::4
[03/17 15:43:47     42s] LayerId::5 widthSet size::4
[03/17 15:43:47     42s] LayerId::6 widthSet size::4
[03/17 15:43:47     42s] LayerId::7 widthSet size::4
[03/17 15:43:47     42s] LayerId::8 widthSet size::4
[03/17 15:43:47     42s] LayerId::9 widthSet size::3
[03/17 15:43:47     42s] Updating RC grid for preRoute extraction ...
[03/17 15:43:47     42s] eee: pegSigSF::1.070000
[03/17 15:43:47     42s] Initializing multi-corner capacitance tables ... 
[03/17 15:43:47     42s] Initializing multi-corner resistance tables ...
[03/17 15:43:47     42s] eee: l::1 avDens::0.042576 usedTrk::3.831801 availTrk::90.000000 sigTrk::3.831801
[03/17 15:43:47     42s] eee: l::2 avDens::0.031914 usedTrk::2.872222 availTrk::90.000000 sigTrk::2.872222
[03/17 15:43:47     42s] eee: l::3 avDens::0.015277 usedTrk::1.374904 availTrk::90.000000 sigTrk::1.374904
[03/17 15:43:47     42s] eee: l::4 avDens::0.013704 usedTrk::1.233333 availTrk::90.000000 sigTrk::1.233333
[03/17 15:43:47     42s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:47     42s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:47     42s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:47     42s] eee: l::8 avDens::0.179106 usedTrk::5.373180 availTrk::30.000000 sigTrk::5.373180
[03/17 15:43:47     42s] eee: l::9 avDens::0.202810 usedTrk::6.084291 availTrk::30.000000 sigTrk::6.084291
[03/17 15:43:47     42s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:47     42s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.202810 uaWl=1.000000 uaWlH=0.221694 aWlH=0.000000 lMod=0 pMax=0.822000 pMod=82 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/17 15:43:47     42s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2099.359M)
[03/17 15:43:47     42s] Compute RC Scale Done ...
[03/17 15:43:47     42s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1852.1M, totSessionCpu=0:00:43 **
[03/17 15:43:47     42s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/17 15:43:47     42s] #################################################################################
[03/17 15:43:47     42s] # Design Stage: PreRoute
[03/17 15:43:47     42s] # Design Name: fulladd
[03/17 15:43:47     42s] # Design Mode: 90nm
[03/17 15:43:47     42s] # Analysis Mode: MMMC Non-OCV 
[03/17 15:43:47     42s] # Parasitics Mode: No SPEF/RCDB 
[03/17 15:43:47     42s] # Signoff Settings: SI Off 
[03/17 15:43:47     42s] #################################################################################
[03/17 15:43:47     42s] Calculate delays in Single mode...
[03/17 15:43:47     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 2099.4M, InitMEM = 2099.4M)
[03/17 15:43:47     42s] Start delay calculation (fullDC) (1 T). (MEM=2099.45)
[03/17 15:43:47     42s] End AAE Lib Interpolated Model. (MEM=2110.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:43:47     42s] Total number of fetched objects 17
[03/17 15:43:47     42s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:43:47     42s] End delay calculation. (MEM=2119.39 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:43:47     42s] End delay calculation (fullDC). (MEM=2119.39 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:43:47     42s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2119.4M) ***
[03/17 15:43:47     43s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:43.0/0:13:07.1 (0.1), mem = 2119.4M
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] =============================================================================================
[03/17 15:43:47     43s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[03/17 15:43:47     43s] =============================================================================================
[03/17 15:43:47     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:47     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:47     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:47     43s] [ ExtractRC              ]      1   0:00:00.0  (   9.4 % )     0:00:00.0 /  0:00:00.0    1.3
[03/17 15:43:47     43s] [ TimingUpdate           ]      4   0:00:00.0  (   7.4 % )     0:00:00.0 /  0:00:00.0    0.8
[03/17 15:43:47     43s] [ FullDelayCalc          ]      1   0:00:00.0  (  11.5 % )     0:00:00.0 /  0:00:00.0    1.6
[03/17 15:43:47     43s] [ MISC                   ]          0:00:00.1  (  71.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:43:47     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:47     43s]  IncrReplace #1 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:43:47     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] *** Check timing (0:00:00.0)
[03/17 15:43:47     43s] Deleting Lib Analyzer.
[03/17 15:43:47     43s] Begin: GigaOpt Optimization in WNS mode
[03/17 15:43:47     43s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/17 15:43:47     43s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.0/0:13:07.1 (0.1), mem = 2135.4M
[03/17 15:43:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.6
[03/17 15:43:47     43s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:47     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.0 mem=2135.4M
[03/17 15:43:47     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:43:47     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2135.4M, EPOCH TIME: 1742206427.088049
[03/17 15:43:47     43s] Processing tracks to init pin-track alignment.
[03/17 15:43:47     43s] z: 2, totalTracks: 1
[03/17 15:43:47     43s] z: 4, totalTracks: 1
[03/17 15:43:47     43s] z: 6, totalTracks: 1
[03/17 15:43:47     43s] z: 8, totalTracks: 1
[03/17 15:43:47     43s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:47     43s] All LLGs are deleted
[03/17 15:43:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2135.4M, EPOCH TIME: 1742206427.089217
[03/17 15:43:47     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1742206427.089281
[03/17 15:43:47     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2135.4M, EPOCH TIME: 1742206427.089303
[03/17 15:43:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2135.4M, EPOCH TIME: 1742206427.089396
[03/17 15:43:47     43s] Max number of tech site patterns supported in site array is 256.
[03/17 15:43:47     43s] Core basic site is gsclib090site
[03/17 15:43:47     43s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2135.4M, EPOCH TIME: 1742206427.093847
[03/17 15:43:47     43s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:43:47     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/17 15:43:47     43s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1742206427.093912
[03/17 15:43:47     43s] Fast DP-INIT is on for default
[03/17 15:43:47     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:43:47     43s] Atter site array init, number of instance map data is 0.
[03/17 15:43:47     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2135.4M, EPOCH TIME: 1742206427.094199
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:47     43s] OPERPROF:     Starting CMU at level 3, MEM:2135.4M, EPOCH TIME: 1742206427.094331
[03/17 15:43:47     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1742206427.094387
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:47     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2135.4M, EPOCH TIME: 1742206427.094414
[03/17 15:43:47     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2135.4M, EPOCH TIME: 1742206427.094423
[03/17 15:43:47     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2135.4M, EPOCH TIME: 1742206427.094434
[03/17 15:43:47     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2135.4MB).
[03/17 15:43:47     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2135.4M, EPOCH TIME: 1742206427.094457
[03/17 15:43:47     43s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:47     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.0 mem=2135.4M
[03/17 15:43:47     43s] ### Creating RouteCongInterface, started
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] Creating Lib Analyzer ...
[03/17 15:43:47     43s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/17 15:43:47     43s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/17 15:43:47     43s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:47     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:43.3 mem=2135.4M
[03/17 15:43:47     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:43.3 mem=2135.4M
[03/17 15:43:47     43s] Creating Lib Analyzer, finished. 
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] #optDebug: {0, 1.000}
[03/17 15:43:47     43s] ### Creating RouteCongInterface, finished
[03/17 15:43:47     43s] {MG  {8 0 26 0.723398} }
[03/17 15:43:47     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.3 mem=2135.4M
[03/17 15:43:47     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.3 mem=2135.4M
[03/17 15:43:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25227.1
[03/17 15:43:47     43s] ** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 100.00
[03/17 15:43:47     43s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/17 15:43:47     43s] Bottom Preferred Layer:
[03/17 15:43:47     43s]     None
[03/17 15:43:47     43s] Via Pillar Rule:
[03/17 15:43:47     43s]     None
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2170.5M) ***
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25227.1
[03/17 15:43:47     43s] Total-nets :: 17, Stn-nets :: 0, ratio :: 0 %, Total-len 145.2, Stn-len 0
[03/17 15:43:47     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2151.4M, EPOCH TIME: 1742206427.518297
[03/17 15:43:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2103.4M, EPOCH TIME: 1742206427.519248
[03/17 15:43:47     43s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.6
[03/17 15:43:47     43s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:43.4/0:13:07.6 (0.1), mem = 2103.4M
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] =============================================================================================
[03/17 15:43:47     43s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.15-s110_1
[03/17 15:43:47     43s] =============================================================================================
[03/17 15:43:47     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:47     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:47     43s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:47     43s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  75.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:43:47     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:47     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:47     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/17 15:43:47     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:47     43s] [ TransformInit          ]      1   0:00:00.1  (  21.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:43:47     43s] [ MISC                   ]          0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:47     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:47     43s]  WnsOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:43:47     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] End: GigaOpt Optimization in WNS mode
[03/17 15:43:47     43s] *** Check timing (0:00:00.0)
[03/17 15:43:47     43s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/17 15:43:47     43s] Deleting Lib Analyzer.
[03/17 15:43:47     43s] Begin: GigaOpt Optimization in TNS mode
[03/17 15:43:47     43s] **INFO: Flow update: Low effort is not optimizable.
[03/17 15:43:47     43s] **INFO: Flow update: High effort is not optimizable.
[03/17 15:43:47     43s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/17 15:43:47     43s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:43.5/0:13:07.6 (0.1), mem = 2103.4M
[03/17 15:43:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.7
[03/17 15:43:47     43s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:47     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:43.5 mem=2103.4M
[03/17 15:43:47     43s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:43:47     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2103.4M, EPOCH TIME: 1742206427.528169
[03/17 15:43:47     43s] Processing tracks to init pin-track alignment.
[03/17 15:43:47     43s] z: 2, totalTracks: 1
[03/17 15:43:47     43s] z: 4, totalTracks: 1
[03/17 15:43:47     43s] z: 6, totalTracks: 1
[03/17 15:43:47     43s] z: 8, totalTracks: 1
[03/17 15:43:47     43s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:47     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2103.4M, EPOCH TIME: 1742206427.529716
[03/17 15:43:47     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:47     43s] OPERPROF:     Starting CMU at level 3, MEM:2103.4M, EPOCH TIME: 1742206427.534970
[03/17 15:43:47     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2103.4M, EPOCH TIME: 1742206427.535038
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:47     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2103.4M, EPOCH TIME: 1742206427.535067
[03/17 15:43:47     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2103.4M, EPOCH TIME: 1742206427.535076
[03/17 15:43:47     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2103.4M, EPOCH TIME: 1742206427.535088
[03/17 15:43:47     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2103.4MB).
[03/17 15:43:47     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2103.4M, EPOCH TIME: 1742206427.535111
[03/17 15:43:47     43s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:47     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:43.5 mem=2103.4M
[03/17 15:43:47     43s] ### Creating RouteCongInterface, started
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] Creating Lib Analyzer ...
[03/17 15:43:47     43s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[03/17 15:43:47     43s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[03/17 15:43:47     43s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:47     43s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:43.8 mem=2105.4M
[03/17 15:43:47     43s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:43.8 mem=2105.4M
[03/17 15:43:47     43s] Creating Lib Analyzer, finished. 
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[03/17 15:43:47     43s] 
[03/17 15:43:47     43s] #optDebug: {0, 1.000}
[03/17 15:43:47     43s] ### Creating RouteCongInterface, finished
[03/17 15:43:47     43s] {MG  {8 0 26 0.723398} }
[03/17 15:43:47     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.8 mem=2105.4M
[03/17 15:43:47     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.8 mem=2105.4M
[03/17 15:43:47     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25227.2
[03/17 15:43:47     43s] ** GigaOpt Optimizer WNS Slack 0.054 TNS Slack 0.000 Density 100.00
[03/17 15:43:47     43s] Optimizer TNS Opt
[03/17 15:43:47     43s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/17 15:43:47     43s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2162.6M, EPOCH TIME: 1742206427.976549
[03/17 15:43:47     43s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2162.6M, EPOCH TIME: 1742206427.976576
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2162.6M) ***
[03/17 15:43:48     43s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/17 15:43:48     43s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/17 15:43:48     43s] Bottom Preferred Layer:
[03/17 15:43:48     43s]     None
[03/17 15:43:48     43s] Via Pillar Rule:
[03/17 15:43:48     43s]     None
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2162.6M) ***
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25227.2
[03/17 15:43:48     43s] Total-nets :: 17, Stn-nets :: 0, ratio :: 0 %, Total-len 145.2, Stn-len 0
[03/17 15:43:48     43s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2143.6M, EPOCH TIME: 1742206428.029633
[03/17 15:43:48     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:48     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     43s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2103.6M, EPOCH TIME: 1742206428.030624
[03/17 15:43:48     43s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:48     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.7
[03/17 15:43:48     43s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:00:44.0/0:13:08.1 (0.1), mem = 2103.6M
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s] =============================================================================================
[03/17 15:43:48     43s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.15-s110_1
[03/17 15:43:48     43s] =============================================================================================
[03/17 15:43:48     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:48     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     43s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     43s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  69.0 % )     0:00:00.3 /  0:00:00.4    1.0
[03/17 15:43:48     43s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     43s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     43s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     43s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.0
[03/17 15:43:48     43s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     43s] [ TransformInit          ]      1   0:00:00.1  (  18.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:43:48     43s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     43s] [ MISC                   ]          0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/17 15:43:48     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     43s]  TnsOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:43:48     43s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s] End: GigaOpt Optimization in TNS mode
[03/17 15:43:48     43s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/17 15:43:48     43s] ### Creating LA Mngr. totSessionCpu=0:00:44.0 mem=2103.6M
[03/17 15:43:48     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.0 mem=2103.6M
[03/17 15:43:48     43s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/17 15:43:48     43s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:48     43s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.0 mem=2160.8M
[03/17 15:43:48     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:2160.8M, EPOCH TIME: 1742206428.033401
[03/17 15:43:48     43s] Processing tracks to init pin-track alignment.
[03/17 15:43:48     43s] z: 2, totalTracks: 1
[03/17 15:43:48     43s] z: 4, totalTracks: 1
[03/17 15:43:48     43s] z: 6, totalTracks: 1
[03/17 15:43:48     43s] z: 8, totalTracks: 1
[03/17 15:43:48     43s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:48     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2160.8M, EPOCH TIME: 1742206428.034593
[03/17 15:43:48     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     43s] OPERPROF:     Starting CMU at level 3, MEM:2160.8M, EPOCH TIME: 1742206428.039497
[03/17 15:43:48     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1742206428.039565
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:48     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2160.8M, EPOCH TIME: 1742206428.039592
[03/17 15:43:48     43s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2160.8M, EPOCH TIME: 1742206428.039602
[03/17 15:43:48     43s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1742206428.039614
[03/17 15:43:48     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2160.8MB).
[03/17 15:43:48     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2160.8M, EPOCH TIME: 1742206428.039637
[03/17 15:43:48     43s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:48     43s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.0 mem=2160.8M
[03/17 15:43:48     43s] Begin: Area Reclaim Optimization
[03/17 15:43:48     43s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.0/0:13:08.1 (0.1), mem = 2160.8M
[03/17 15:43:48     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.8
[03/17 15:43:48     43s] ### Creating RouteCongInterface, started
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[03/17 15:43:48     43s] 
[03/17 15:43:48     43s] #optDebug: {0, 1.000}
[03/17 15:43:48     43s] ### Creating RouteCongInterface, finished
[03/17 15:43:48     43s] {MG  {8 0 26 0.723398} }
[03/17 15:43:48     43s] ### Creating LA Mngr. totSessionCpu=0:00:44.0 mem=2160.8M
[03/17 15:43:48     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.0 mem=2160.8M
[03/17 15:43:48     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2160.8M, EPOCH TIME: 1742206428.112814
[03/17 15:43:48     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1742206428.112864
[03/17 15:43:48     44s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[03/17 15:43:48     44s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:48     44s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/17 15:43:48     44s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:48     44s] |  100.00%|        -|   0.000|   0.000|   0:00:00.0| 2160.8M|
[03/17 15:43:48     44s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[03/17 15:43:48     44s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2161.8M|
[03/17 15:43:48     44s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2161.8M|
[03/17 15:43:48     44s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2161.8M|
[03/17 15:43:48     44s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[03/17 15:43:48     44s] #optDebug: RTR_SNLTF <10.0000 2.6100> <26.1000> 
[03/17 15:43:48     44s] |  100.00%|        0|   0.000|   0.000|   0:00:00.0| 2161.8M|
[03/17 15:43:48     44s] +---------+---------+--------+--------+------------+--------+
[03/17 15:43:48     44s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 100.00
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[03/17 15:43:48     44s] --------------------------------------------------------------
[03/17 15:43:48     44s] |                                   | Total     | Sequential |
[03/17 15:43:48     44s] --------------------------------------------------------------
[03/17 15:43:48     44s] | Num insts resized                 |       0  |       0    |
[03/17 15:43:48     44s] | Num insts undone                  |       0  |       0    |
[03/17 15:43:48     44s] | Num insts Downsized               |       0  |       0    |
[03/17 15:43:48     44s] | Num insts Samesized               |       0  |       0    |
[03/17 15:43:48     44s] | Num insts Upsized                 |       0  |       0    |
[03/17 15:43:48     44s] | Num multiple commits+uncommits    |       0  |       -    |
[03/17 15:43:48     44s] --------------------------------------------------------------
[03/17 15:43:48     44s] Bottom Preferred Layer:
[03/17 15:43:48     44s]     None
[03/17 15:43:48     44s] Via Pillar Rule:
[03/17 15:43:48     44s]     None
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/17 15:43:48     44s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[03/17 15:43:48     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2161.8M, EPOCH TIME: 1742206428.115957
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2161.8M, EPOCH TIME: 1742206428.116626
[03/17 15:43:48     44s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2161.8M, EPOCH TIME: 1742206428.116962
[03/17 15:43:48     44s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2161.8M, EPOCH TIME: 1742206428.116994
[03/17 15:43:48     44s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2161.8M, EPOCH TIME: 1742206428.117888
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     44s] OPERPROF:       Starting CMU at level 4, MEM:2161.8M, EPOCH TIME: 1742206428.122590
[03/17 15:43:48     44s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2161.8M, EPOCH TIME: 1742206428.122662
[03/17 15:43:48     44s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2161.8M, EPOCH TIME: 1742206428.122693
[03/17 15:43:48     44s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2161.8M, EPOCH TIME: 1742206428.122704
[03/17 15:43:48     44s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2161.8M, EPOCH TIME: 1742206428.122716
[03/17 15:43:48     44s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2161.8M, EPOCH TIME: 1742206428.122727
[03/17 15:43:48     44s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2161.8M, EPOCH TIME: 1742206428.122750
[03/17 15:43:48     44s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.006, MEM:2161.8M, EPOCH TIME: 1742206428.122767
[03/17 15:43:48     44s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2161.8M, EPOCH TIME: 1742206428.122776
[03/17 15:43:48     44s] TDRefine: refinePlace mode is spiral
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25227.3
[03/17 15:43:48     44s] OPERPROF: Starting RefinePlace at level 1, MEM:2161.8M, EPOCH TIME: 1742206428.122794
[03/17 15:43:48     44s] *** Starting refinePlace (0:00:44.0 mem=2161.8M) ***
[03/17 15:43:48     44s] Total net bbox length = 1.433e+02 (3.766e+01 1.056e+02) (ext = 1.264e+02)
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     44s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[03/17 15:43:48     44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/17 15:43:48     44s] (I)      Default pattern map key = fulladd_default.
[03/17 15:43:48     44s] (I)      Default pattern map key = fulladd_default.
[03/17 15:43:48     44s] Total net bbox length = 1.433e+02 (3.766e+01 1.056e+02) (ext = 1.264e+02)
[03/17 15:43:48     44s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2161.8MB
[03/17 15:43:48     44s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2161.8MB) @(0:00:44.0 - 0:00:44.0).
[03/17 15:43:48     44s] *** Finished refinePlace (0:00:44.0 mem=2161.8M) ***
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25227.3
[03/17 15:43:48     44s] OPERPROF: Finished RefinePlace at level 1, CPU:0.002, REAL:0.002, MEM:2161.8M, EPOCH TIME: 1742206428.124484
[03/17 15:43:48     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2161.8M, EPOCH TIME: 1742206428.124521
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2161.8M, EPOCH TIME: 1742206428.125069
[03/17 15:43:48     44s] *** maximum move = 4.04 um ***
[03/17 15:43:48     44s] *** Finished re-routing un-routed nets (2161.8M) ***
[03/17 15:43:48     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2161.8M, EPOCH TIME: 1742206428.125481
[03/17 15:43:48     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2161.8M, EPOCH TIME: 1742206428.126290
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     44s] OPERPROF:     Starting CMU at level 3, MEM:2161.8M, EPOCH TIME: 1742206428.130846
[03/17 15:43:48     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2161.8M, EPOCH TIME: 1742206428.130908
[03/17 15:43:48     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2161.8M, EPOCH TIME: 1742206428.130936
[03/17 15:43:48     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2161.8M, EPOCH TIME: 1742206428.130946
[03/17 15:43:48     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2161.8M, EPOCH TIME: 1742206428.130958
[03/17 15:43:48     44s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2161.8M, EPOCH TIME: 1742206428.130975
[03/17 15:43:48     44s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2161.8M, EPOCH TIME: 1742206428.130997
[03/17 15:43:48     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2161.8M, EPOCH TIME: 1742206428.131014
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2161.8M) ***
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.8
[03/17 15:43:48     44s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:44.1/0:13:08.2 (0.1), mem = 2161.8M
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] =============================================================================================
[03/17 15:43:48     44s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.15-s110_1
[03/17 15:43:48     44s] =============================================================================================
[03/17 15:43:48     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ OptEval                ]      8   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ OptCommit              ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ RefinePlace            ]      1   0:00:00.0  (  17.4 % )     0:00:00.0 /  0:00:00.0    1.3
[03/17 15:43:48     44s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ MISC                   ]          0:00:00.1  (  79.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s]  AreaOpt #3 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2142.7M, EPOCH TIME: 1742206428.131848
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2104.7M, EPOCH TIME: 1742206428.132442
[03/17 15:43:48     44s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:48     44s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2104.71M, totSessionCpu=0:00:44).
[03/17 15:43:48     44s] Begin: GigaOpt postEco DRV Optimization
[03/17 15:43:48     44s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[03/17 15:43:48     44s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.1/0:13:08.2 (0.1), mem = 2104.7M
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.9
[03/17 15:43:48     44s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:48     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.1 mem=2104.7M
[03/17 15:43:48     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2104.7M, EPOCH TIME: 1742206428.141230
[03/17 15:43:48     44s] Processing tracks to init pin-track alignment.
[03/17 15:43:48     44s] z: 2, totalTracks: 1
[03/17 15:43:48     44s] z: 4, totalTracks: 1
[03/17 15:43:48     44s] z: 6, totalTracks: 1
[03/17 15:43:48     44s] z: 8, totalTracks: 1
[03/17 15:43:48     44s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:48     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2104.7M, EPOCH TIME: 1742206428.142227
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     44s] OPERPROF:     Starting CMU at level 3, MEM:2104.7M, EPOCH TIME: 1742206428.146925
[03/17 15:43:48     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2104.7M, EPOCH TIME: 1742206428.146993
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:48     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2104.7M, EPOCH TIME: 1742206428.147023
[03/17 15:43:48     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2104.7M, EPOCH TIME: 1742206428.147032
[03/17 15:43:48     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2104.7M, EPOCH TIME: 1742206428.147043
[03/17 15:43:48     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2104.7MB).
[03/17 15:43:48     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2104.7M, EPOCH TIME: 1742206428.147066
[03/17 15:43:48     44s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:48     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.1 mem=2104.7M
[03/17 15:43:48     44s] ### Creating RouteCongInterface, started
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] #optDebug: {0, 1.000}
[03/17 15:43:48     44s] ### Creating RouteCongInterface, finished
[03/17 15:43:48     44s] {MG  {8 0 26 0.723398} }
[03/17 15:43:48     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.1 mem=2104.7M
[03/17 15:43:48     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.1 mem=2104.7M
[03/17 15:43:48     44s] [GPS-DRV] Optimizer parameters ============================= 
[03/17 15:43:48     44s] [GPS-DRV] maxDensity (design): 0.95
[03/17 15:43:48     44s] [GPS-DRV] maxLocalDensity: 0.98
[03/17 15:43:48     44s] [GPS-DRV] All active and enabled setup views
[03/17 15:43:48     44s] [GPS-DRV]     BEST
[03/17 15:43:48     44s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/17 15:43:48     44s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[03/17 15:43:48     44s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/17 15:43:48     44s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/17 15:43:48     44s] [GPS-DRV] timing-driven DRV settings
[03/17 15:43:48     44s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/17 15:43:48     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2161.9M, EPOCH TIME: 1742206428.219309
[03/17 15:43:48     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2161.9M, EPOCH TIME: 1742206428.219341
[03/17 15:43:48     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:43:48     44s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/17 15:43:48     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:43:48     44s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/17 15:43:48     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:43:48     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 15:43:48     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|100.00%|          |         |
[03/17 15:43:48     44s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/17 15:43:48     44s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|100.00%| 0:00:00.0|  2161.9M|
[03/17 15:43:48     44s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/17 15:43:48     44s] Bottom Preferred Layer:
[03/17 15:43:48     44s]     None
[03/17 15:43:48     44s] Via Pillar Rule:
[03/17 15:43:48     44s]     None
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2161.9M) ***
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] Total-nets :: 17, Stn-nets :: 0, ratio :: 0 %, Total-len 145.2, Stn-len 0
[03/17 15:43:48     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2142.9M, EPOCH TIME: 1742206428.220234
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2104.9M, EPOCH TIME: 1742206428.220845
[03/17 15:43:48     44s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.9
[03/17 15:43:48     44s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:00:44.1/0:13:08.3 (0.1), mem = 2104.9M
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] =============================================================================================
[03/17 15:43:48     44s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[03/17 15:43:48     44s] =============================================================================================
[03/17 15:43:48     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ MISC                   ]          0:00:00.1  (  91.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] End: GigaOpt postEco DRV Optimization
[03/17 15:43:48     44s] **INFO: Flow update: High effort is not optimizable.
[03/17 15:43:48     44s] **INFO: Skipping refine place as no non-legal commits were detected
[03/17 15:43:48     44s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[03/17 15:43:48     44s] GigaOpt: Skipping nonLegal postEco optimization
[03/17 15:43:48     44s] **INFO: Flow update: High effort is not optimizable.
[03/17 15:43:48     44s] Begin: GigaOpt Optimization in post-eco TNS mode
[03/17 15:43:48     44s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/17 15:43:48     44s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:44.1/0:13:08.3 (0.1), mem = 2104.9M
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25227.10
[03/17 15:43:48     44s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/17 15:43:48     44s] ### Creating PhyDesignMc. totSessionCpu=0:00:44.1 mem=2104.9M
[03/17 15:43:48     44s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/17 15:43:48     44s] OPERPROF: Starting DPlace-Init at level 1, MEM:2104.9M, EPOCH TIME: 1742206428.224251
[03/17 15:43:48     44s] Processing tracks to init pin-track alignment.
[03/17 15:43:48     44s] z: 2, totalTracks: 1
[03/17 15:43:48     44s] z: 4, totalTracks: 1
[03/17 15:43:48     44s] z: 6, totalTracks: 1
[03/17 15:43:48     44s] z: 8, totalTracks: 1
[03/17 15:43:48     44s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:43:48     44s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2104.9M, EPOCH TIME: 1742206428.225272
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     44s] OPERPROF:     Starting CMU at level 3, MEM:2104.9M, EPOCH TIME: 1742206428.230103
[03/17 15:43:48     44s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2104.9M, EPOCH TIME: 1742206428.230169
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:43:48     44s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2104.9M, EPOCH TIME: 1742206428.230202
[03/17 15:43:48     44s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2104.9M, EPOCH TIME: 1742206428.230217
[03/17 15:43:48     44s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2104.9M, EPOCH TIME: 1742206428.230228
[03/17 15:43:48     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2104.9MB).
[03/17 15:43:48     44s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.006, MEM:2104.9M, EPOCH TIME: 1742206428.230252
[03/17 15:43:48     44s] TotalInstCnt at PhyDesignMc Initialization: 4
[03/17 15:43:48     44s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:44.1 mem=2104.9M
[03/17 15:43:48     44s] ### Creating RouteCongInterface, started
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.8500} {8, 0.100, 0.8500} {9, 0.050, 0.8500} 
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] #optDebug: {0, 1.000}
[03/17 15:43:48     44s] ### Creating RouteCongInterface, finished
[03/17 15:43:48     44s] {MG  {8 0 26 0.723398} }
[03/17 15:43:48     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.1 mem=2104.9M
[03/17 15:43:48     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.1 mem=2104.9M
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25227.3
[03/17 15:43:48     44s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[03/17 15:43:48     44s] Optimizer TNS Opt
[03/17 15:43:48     44s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/17 15:43:48     44s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2164.1M, EPOCH TIME: 1742206428.324152
[03/17 15:43:48     44s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2164.1M, EPOCH TIME: 1742206428.324177
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2164.1M) ***
[03/17 15:43:48     44s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/17 15:43:48     44s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/17 15:43:48     44s] Bottom Preferred Layer:
[03/17 15:43:48     44s]     None
[03/17 15:43:48     44s] Via Pillar Rule:
[03/17 15:43:48     44s]     None
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2164.1M) ***
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25227.3
[03/17 15:43:48     44s] Total-nets :: 17, Stn-nets :: 0, ratio :: 0 %, Total-len 145.2, Stn-len 0
[03/17 15:43:48     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2145.0M, EPOCH TIME: 1742206428.377512
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:32).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2104.0M, EPOCH TIME: 1742206428.378571
[03/17 15:43:48     44s] TotalInstCnt at PhyDesignMc Destruction: 4
[03/17 15:43:48     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25227.10
[03/17 15:43:48     44s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.2 (1.0), totSession cpu/real = 0:00:44.3/0:13:08.4 (0.1), mem = 2104.0M
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] =============================================================================================
[03/17 15:43:48     44s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              21.15-s110_1
[03/17 15:43:48     44s] =============================================================================================
[03/17 15:43:48     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ TransformInit          ]      1   0:00:00.1  (  60.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/17 15:43:48     44s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ MISC                   ]          0:00:00.1  (  35.6 % )     0:00:00.1 /  0:00:00.0    0.9
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s]  TnsOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    1.0
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] End: GigaOpt Optimization in post-eco TNS mode
[03/17 15:43:48     44s] Register exp ratio and priority group on 0 nets on 17 nets : 
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] Active setup views:
[03/17 15:43:48     44s]  BEST
[03/17 15:43:48     44s]   Dominating endpoints: 0
[03/17 15:43:48     44s]   Dominating TNS: -0.000
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] Extraction called for design 'fulladd' of instances=32 and nets=19 using extraction engine 'preRoute' .
[03/17 15:43:48     44s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[03/17 15:43:48     44s] Type 'man IMPEXT-3530' for more detail.
[03/17 15:43:48     44s] PreRoute RC Extraction called for design fulladd.
[03/17 15:43:48     44s] RC Extraction called in multi-corner(1) mode.
[03/17 15:43:48     44s] RCMode: PreRoute
[03/17 15:43:48     44s]       RC Corner Indexes            0   
[03/17 15:43:48     44s] Capacitance Scaling Factor   : 1.00000 
[03/17 15:43:48     44s] Resistance Scaling Factor    : 1.00000 
[03/17 15:43:48     44s] Clock Cap. Scaling Factor    : 1.00000 
[03/17 15:43:48     44s] Clock Res. Scaling Factor    : 1.00000 
[03/17 15:43:48     44s] Shrink Factor                : 1.00000
[03/17 15:43:48     44s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/17 15:43:48     44s] Using capacitance table file ...
[03/17 15:43:48     44s] RC Grid backup saved.
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] Trim Metal Layers:
[03/17 15:43:48     44s] LayerId::1 widthSet size::4
[03/17 15:43:48     44s] LayerId::2 widthSet size::4
[03/17 15:43:48     44s] LayerId::3 widthSet size::4
[03/17 15:43:48     44s] LayerId::4 widthSet size::4
[03/17 15:43:48     44s] LayerId::5 widthSet size::4
[03/17 15:43:48     44s] LayerId::6 widthSet size::4
[03/17 15:43:48     44s] LayerId::7 widthSet size::4
[03/17 15:43:48     44s] LayerId::8 widthSet size::4
[03/17 15:43:48     44s] LayerId::9 widthSet size::3
[03/17 15:43:48     44s] Skipped RC grid update for preRoute extraction.
[03/17 15:43:48     44s] eee: pegSigSF::1.070000
[03/17 15:43:48     44s] Initializing multi-corner capacitance tables ... 
[03/17 15:43:48     44s] Initializing multi-corner resistance tables ...
[03/17 15:43:48     44s] eee: l::1 avDens::0.042576 usedTrk::3.831801 availTrk::90.000000 sigTrk::3.831801
[03/17 15:43:48     44s] eee: l::2 avDens::0.031914 usedTrk::2.872222 availTrk::90.000000 sigTrk::2.872222
[03/17 15:43:48     44s] eee: l::3 avDens::0.015277 usedTrk::1.374904 availTrk::90.000000 sigTrk::1.374904
[03/17 15:43:48     44s] eee: l::4 avDens::0.013704 usedTrk::1.233333 availTrk::90.000000 sigTrk::1.233333
[03/17 15:43:48     44s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:48     44s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:48     44s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/17 15:43:48     44s] eee: l::8 avDens::0.179106 usedTrk::5.373180 availTrk::30.000000 sigTrk::5.373180
[03/17 15:43:48     44s] eee: l::9 avDens::0.202810 usedTrk::6.084291 availTrk::30.000000 sigTrk::6.084291
[03/17 15:43:48     44s] {RT RC 0 9 9 {8 0} 1}
[03/17 15:43:48     44s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.202810 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.822000 pMod=82 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[03/17 15:43:48     44s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2092.676M)
[03/17 15:43:48     44s] Skewing Data Summary (End_of_FINAL)
[03/17 15:43:48     44s] --------------------------------------------------
[03/17 15:43:48     44s]  Total skewed count:0
[03/17 15:43:48     44s] --------------------------------------------------
[03/17 15:43:48     44s] Starting delay calculation for Setup views
[03/17 15:43:48     44s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/17 15:43:48     44s] #################################################################################
[03/17 15:43:48     44s] # Design Stage: PreRoute
[03/17 15:43:48     44s] # Design Name: fulladd
[03/17 15:43:48     44s] # Design Mode: 90nm
[03/17 15:43:48     44s] # Analysis Mode: MMMC Non-OCV 
[03/17 15:43:48     44s] # Parasitics Mode: No SPEF/RCDB 
[03/17 15:43:48     44s] # Signoff Settings: SI Off 
[03/17 15:43:48     44s] #################################################################################
[03/17 15:43:48     44s] Calculate delays in Single mode...
[03/17 15:43:48     44s] Topological Sorting (REAL = 0:00:00.0, MEM = 2092.7M, InitMEM = 2092.7M)
[03/17 15:43:48     44s] Start delay calculation (fullDC) (1 T). (MEM=2092.68)
[03/17 15:43:48     44s] End AAE Lib Interpolated Model. (MEM=2104.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:43:48     44s] Total number of fetched objects 17
[03/17 15:43:48     44s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/17 15:43:48     44s] End delay calculation. (MEM=2119.89 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:43:48     44s] End delay calculation (fullDC). (MEM=2119.89 CPU=0:00:00.0 REAL=0:00:00.0)
[03/17 15:43:48     44s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2119.9M) ***
[03/17 15:43:48     44s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:44.4 mem=2119.9M)
[03/17 15:43:48     44s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:43:48     44s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:43:48     44s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2119.89 MB )
[03/17 15:43:48     44s] (I)      ==================== Layers =====================
[03/17 15:43:48     44s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:48     44s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/17 15:43:48     44s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:48     44s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/17 15:43:48     44s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/17 15:43:48     44s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:48     44s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/17 15:43:48     44s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/17 15:43:48     44s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/17 15:43:48     44s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/17 15:43:48     44s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/17 15:43:48     44s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/17 15:43:48     44s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/17 15:43:48     44s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/17 15:43:48     44s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/17 15:43:48     44s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:43:48     44s] (I)      Started Import and model ( Curr Mem: 2119.89 MB )
[03/17 15:43:48     44s] (I)      Default pattern map key = fulladd_default.
[03/17 15:43:48     44s] (I)      == Non-default Options ==
[03/17 15:43:48     44s] (I)      Build term to term wires                           : false
[03/17 15:43:48     44s] (I)      Maximum routing layer                              : 9
[03/17 15:43:48     44s] (I)      Minimum routing layer                              : 1
[03/17 15:43:48     44s] (I)      Number of threads                                  : 1
[03/17 15:43:48     44s] (I)      Method to set GCell size                           : row
[03/17 15:43:48     44s] (I)      Counted 133 PG shapes. We will not process PG shapes layer by layer.
[03/17 15:43:48     44s] (I)      Use row-based GCell size
[03/17 15:43:48     44s] (I)      Use row-based GCell align
[03/17 15:43:48     44s] (I)      layer 0 area = 280000
[03/17 15:43:48     44s] (I)      layer 1 area = 320000
[03/17 15:43:48     44s] (I)      layer 2 area = 320000
[03/17 15:43:48     44s] (I)      layer 3 area = 320000
[03/17 15:43:48     44s] (I)      layer 4 area = 320000
[03/17 15:43:48     44s] (I)      layer 5 area = 320000
[03/17 15:43:48     44s] (I)      layer 6 area = 320000
[03/17 15:43:48     44s] (I)      layer 7 area = 800000
[03/17 15:43:48     44s] (I)      layer 8 area = 800000
[03/17 15:43:48     44s] (I)      GCell unit size   : 5220
[03/17 15:43:48     44s] (I)      GCell multiplier  : 1
[03/17 15:43:48     44s] (I)      GCell row height  : 5220
[03/17 15:43:48     44s] (I)      Actual row height : 5220
[03/17 15:43:48     44s] (I)      GCell align ref   : 12180 12180
[03/17 15:43:48     44s] [NR-eGR] Track table information for default rule: 
[03/17 15:43:48     44s] [NR-eGR] Metal1 has single uniform track structure
[03/17 15:43:48     44s] [NR-eGR] Metal2 has single uniform track structure
[03/17 15:43:48     44s] [NR-eGR] Metal3 has single uniform track structure
[03/17 15:43:48     44s] [NR-eGR] Metal4 has single uniform track structure
[03/17 15:43:48     44s] [NR-eGR] Metal5 has single uniform track structure
[03/17 15:43:48     44s] [NR-eGR] Metal6 has single uniform track structure
[03/17 15:43:48     44s] [NR-eGR] Metal7 has single uniform track structure
[03/17 15:43:48     44s] [NR-eGR] Metal8 has single uniform track structure
[03/17 15:43:48     44s] [NR-eGR] Metal9 has single uniform track structure
[03/17 15:43:48     44s] (I)      =============== Default via ================
[03/17 15:43:48     44s] (I)      +---+------------------+-------------------+
[03/17 15:43:48     44s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/17 15:43:48     44s] (I)      +---+------------------+-------------------+
[03/17 15:43:48     44s] (I)      | 1 |    1  VIA1X      |   89  VIA1_2CUT_V |
[03/17 15:43:48     44s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/17 15:43:48     44s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/17 15:43:48     44s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/17 15:43:48     44s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/17 15:43:48     44s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/17 15:43:48     44s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/17 15:43:48     44s] (I)      | 8 |   79  VIA8X      |   83  VIA8_2CUT_E |
[03/17 15:43:48     44s] (I)      +---+------------------+-------------------+
[03/17 15:43:48     44s] [NR-eGR] Read 235 PG shapes
[03/17 15:43:48     44s] [NR-eGR] Read 0 clock shapes
[03/17 15:43:48     44s] [NR-eGR] Read 0 other shapes
[03/17 15:43:48     44s] [NR-eGR] #Routing Blockages  : 0
[03/17 15:43:48     44s] [NR-eGR] #Instance Blockages : 395
[03/17 15:43:48     44s] [NR-eGR] #PG Blockages       : 235
[03/17 15:43:48     44s] [NR-eGR] #Halo Blockages     : 0
[03/17 15:43:48     44s] [NR-eGR] #Boundary Blockages : 0
[03/17 15:43:48     44s] [NR-eGR] #Clock Blockages    : 0
[03/17 15:43:48     44s] [NR-eGR] #Other Blockages    : 0
[03/17 15:43:48     44s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/17 15:43:48     44s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 15:43:48     44s] [NR-eGR] Read 17 nets ( ignored 0 )
[03/17 15:43:48     44s] (I)      early_global_route_priority property id does not exist.
[03/17 15:43:48     44s] (I)      Read Num Blocks=630  Num Prerouted Wires=0  Num CS=0
[03/17 15:43:48     44s] (I)      Layer 0 (H) : #blockages 420 : #preroutes 0
[03/17 15:43:48     44s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:48     44s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:48     44s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:48     44s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:48     44s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[03/17 15:43:48     44s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[03/17 15:43:48     44s] (I)      Layer 7 (V) : #blockages 50 : #preroutes 0
[03/17 15:43:48     44s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[03/17 15:43:48     44s] (I)      Number of ignored nets                =      0
[03/17 15:43:48     44s] (I)      Number of connected nets              =      0
[03/17 15:43:48     44s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/17 15:43:48     44s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/17 15:43:48     44s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/17 15:43:48     44s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/17 15:43:48     44s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/17 15:43:48     44s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/17 15:43:48     44s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/17 15:43:48     44s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/17 15:43:48     44s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 15:43:48     44s] (I)      Ndr track 0 does not exist
[03/17 15:43:48     44s] (I)      ---------------------Grid Graph Info--------------------
[03/17 15:43:48     44s] (I)      Routing area        : (0, 0) - (49880, 45240)
[03/17 15:43:48     44s] (I)      Core area           : (12180, 12180) - (37700, 33060)
[03/17 15:43:48     44s] (I)      Site width          :   580  (dbu)
[03/17 15:43:48     44s] (I)      Row height          :  5220  (dbu)
[03/17 15:43:48     44s] (I)      GCell row height    :  5220  (dbu)
[03/17 15:43:48     44s] (I)      GCell width         :  5220  (dbu)
[03/17 15:43:48     44s] (I)      GCell height        :  5220  (dbu)
[03/17 15:43:48     44s] (I)      Grid                :    10     9     9
[03/17 15:43:48     44s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/17 15:43:48     44s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/17 15:43:48     44s] (I)      Horizontal capacity :  5220     0  5220     0  5220     0  5220     0  5220
[03/17 15:43:48     44s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/17 15:43:48     44s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/17 15:43:48     44s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/17 15:43:48     44s] (I)      Default pitch size  :   580   580   580   580   580   580   580  1740  1740
[03/17 15:43:48     44s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/17 15:43:48     44s] (I)      Num tracks per GCell:  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/17 15:43:48     44s] (I)      Total num of tracks :    78    86    78    86    78    86    78    28    25
[03/17 15:43:48     44s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/17 15:43:48     44s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/17 15:43:48     44s] (I)      --------------------------------------------------------
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] [NR-eGR] ============ Routing rule table ============
[03/17 15:43:48     44s] [NR-eGR] Rule id: 0  Nets: 17
[03/17 15:43:48     44s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/17 15:43:48     44s] (I)                    Layer    1    2    3    4    5    6    7     8     9 
[03/17 15:43:48     44s] (I)                    Pitch  580  580  580  580  580  580  580  1740  1740 
[03/17 15:43:48     44s] (I)             #Used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:43:48     44s] (I)       #Fully used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:43:48     44s] [NR-eGR] ========================================
[03/17 15:43:48     44s] [NR-eGR] 
[03/17 15:43:48     44s] (I)      =============== Blocked Tracks ===============
[03/17 15:43:48     44s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:48     44s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/17 15:43:48     44s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:48     44s] (I)      |     1 |     780 |      195 |        25.00% |
[03/17 15:43:48     44s] (I)      |     2 |     774 |      112 |        14.47% |
[03/17 15:43:48     44s] (I)      |     3 |     780 |       64 |         8.21% |
[03/17 15:43:48     44s] (I)      |     4 |     774 |      112 |        14.47% |
[03/17 15:43:48     44s] (I)      |     5 |     780 |       64 |         8.21% |
[03/17 15:43:48     44s] (I)      |     6 |     774 |      112 |        14.47% |
[03/17 15:43:48     44s] (I)      |     7 |     780 |       64 |         8.21% |
[03/17 15:43:48     44s] (I)      |     8 |     252 |      144 |        57.14% |
[03/17 15:43:48     44s] (I)      |     9 |     250 |      144 |        57.60% |
[03/17 15:43:48     44s] (I)      +-------+---------+----------+---------------+
[03/17 15:43:48     44s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2119.89 MB )
[03/17 15:43:48     44s] (I)      Reset routing kernel
[03/17 15:43:48     44s] (I)      Started Global Routing ( Curr Mem: 2119.89 MB )
[03/17 15:43:48     44s] (I)      totalPins=34  totalGlobalPin=34 (100.00%)
[03/17 15:43:48     44s] (I)      total 2D Cap : 5225 = (2909 H, 2316 V)
[03/17 15:43:48     44s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [1, 9]
[03/17 15:43:48     44s] (I)      
[03/17 15:43:48     44s] (I)      ============  Phase 1a Route ============
[03/17 15:43:48     44s] (I)      Usage: 51 = (14 H, 37 V) = (0.48% H, 1.60% V) = (3.654e+01um H, 9.657e+01um V)
[03/17 15:43:48     44s] (I)      
[03/17 15:43:48     44s] (I)      ============  Phase 1b Route ============
[03/17 15:43:48     44s] (I)      Usage: 51 = (14 H, 37 V) = (0.48% H, 1.60% V) = (3.654e+01um H, 9.657e+01um V)
[03/17 15:43:48     44s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.331100e+02um
[03/17 15:43:48     44s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 15:43:48     44s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/17 15:43:48     44s] (I)      
[03/17 15:43:48     44s] (I)      ============  Phase 1c Route ============
[03/17 15:43:48     44s] (I)      Usage: 51 = (14 H, 37 V) = (0.48% H, 1.60% V) = (3.654e+01um H, 9.657e+01um V)
[03/17 15:43:48     44s] (I)      
[03/17 15:43:48     44s] (I)      ============  Phase 1d Route ============
[03/17 15:43:48     44s] (I)      Usage: 51 = (14 H, 37 V) = (0.48% H, 1.60% V) = (3.654e+01um H, 9.657e+01um V)
[03/17 15:43:48     44s] (I)      
[03/17 15:43:48     44s] (I)      ============  Phase 1e Route ============
[03/17 15:43:48     44s] (I)      Usage: 51 = (14 H, 37 V) = (0.48% H, 1.60% V) = (3.654e+01um H, 9.657e+01um V)
[03/17 15:43:48     44s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.331100e+02um
[03/17 15:43:48     44s] (I)      
[03/17 15:43:48     44s] (I)      ============  Phase 1l Route ============
[03/17 15:43:48     44s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/17 15:43:48     44s] (I)      Layer  1:        519         0         0          99         630    (13.58%) 
[03/17 15:43:48     44s] (I)      Layer  2:        650        27         0           0         720    ( 0.00%) 
[03/17 15:43:48     44s] (I)      Layer  3:        660        16         0           0         729    ( 0.00%) 
[03/17 15:43:48     44s] (I)      Layer  4:        650         6         0           0         720    ( 0.00%) 
[03/17 15:43:48     44s] (I)      Layer  5:        660         0         0           0         729    ( 0.00%) 
[03/17 15:43:48     44s] (I)      Layer  6:        650         0         0           0         720    ( 0.00%) 
[03/17 15:43:48     44s] (I)      Layer  7:        660         0         0           0         729    ( 0.00%) 
[03/17 15:43:48     44s] (I)      Layer  8:         87         0         0          48         192    (20.00%) 
[03/17 15:43:48     44s] (I)      Layer  9:         87         0         0          54         189    (22.22%) 
[03/17 15:43:48     44s] (I)      Total:          4623        49         0         201        5358    ( 3.62%) 
[03/17 15:43:48     44s] (I)      
[03/17 15:43:48     44s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 15:43:48     44s] [NR-eGR]                        OverCon            
[03/17 15:43:48     44s] [NR-eGR]                         #Gcell     %Gcell
[03/17 15:43:48     44s] [NR-eGR]        Layer             (1-0)    OverCon
[03/17 15:43:48     44s] [NR-eGR] ----------------------------------------------
[03/17 15:43:48     44s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR] ----------------------------------------------
[03/17 15:43:48     44s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/17 15:43:48     44s] [NR-eGR] 
[03/17 15:43:48     44s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2127.89 MB )
[03/17 15:43:48     44s] (I)      total 2D Cap : 5246 = (2920 H, 2326 V)
[03/17 15:43:48     44s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/17 15:43:48     44s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2127.89 MB )
[03/17 15:43:48     44s] (I)      ===================================== Runtime Summary =====================================
[03/17 15:43:48     44s] (I)       Step                                        %       Start      Finish      Real       CPU 
[03/17 15:43:48     44s] (I)      -------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] (I)       Early Global Route kernel             100.00%  314.46 sec  314.46 sec  0.01 sec  0.01 sec 
[03/17 15:43:48     44s] (I)       +-Import and model                     28.87%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Create place DB                     1.48%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Import place data                 1.21%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Read instances and placement    0.49%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Read nets                       0.19%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Create route DB                    15.97%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Import route data (1T)           14.28%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Read blockages ( Layer 1-9 )    3.61%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | | +-Read routing blockages        0.01%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | | +-Read instance blockages       0.87%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | | +-Read PG blockages             0.38%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | | +-Read clock blockages          0.08%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | | +-Read other blockages          0.07%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | | +-Read halo blockages           0.02%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | | +-Read boundary cut boxes       0.01%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Read blackboxes                 0.06%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Read prerouted                  0.18%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Read unlegalized nets           0.02%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Read nets                       0.15%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Set up via pillars              0.04%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Initialize 3D grid graph        0.08%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Model blockage capacity         1.36%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | | +-Initialize 3D capacity        0.99%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Read aux data                       0.01%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Others data preparation             0.03%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Create route kernel                 9.95%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       +-Global Routing                       54.11%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Initialization                      0.14%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Net group 1                        49.93%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Generate topology                 0.06%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Phase 1a                          2.91%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Pattern routing (1T)            2.19%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Add via demand to 2D            0.09%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Phase 1b                          0.25%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Phase 1c                          0.08%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Phase 1d                          0.09%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Phase 1e                          0.46%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Route legalization              0.02%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | +-Phase 1l                         43.51%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | | | +-Layer assignment (1T)          42.89%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Clean cong LA                       0.01%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       +-Export 3D cong map                    0.74%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)       | +-Export 2D cong map                  0.24%  314.46 sec  314.46 sec  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)      ==================== Summary by functions =====================
[03/17 15:43:48     44s] (I)       Lv  Step                                %      Real       CPU 
[03/17 15:43:48     44s] (I)      ---------------------------------------------------------------
[03/17 15:43:48     44s] (I)        0  Early Global Route kernel     100.00%  0.01 sec  0.01 sec 
[03/17 15:43:48     44s] (I)        1  Global Routing                 54.11%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        1  Import and model               28.87%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        1  Export 3D cong map              0.74%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Net group 1                    49.93%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Create route DB                15.97%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Create route kernel             9.95%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Create place DB                 1.48%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Export 2D cong map              0.24%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Initialization                  0.14%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Others data preparation         0.03%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Phase 1l                       43.51%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Import route data (1T)         14.28%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Phase 1a                        2.91%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Import place data               1.21%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Phase 1e                        0.46%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Phase 1b                        0.25%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Phase 1d                        0.09%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Phase 1c                        0.08%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        3  Generate topology               0.06%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Layer assignment (1T)          42.89%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Read blockages ( Layer 1-9 )    3.61%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Pattern routing (1T)            2.19%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Model blockage capacity         1.36%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Read instances and placement    0.49%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Read nets                       0.34%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Read prerouted                  0.18%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Add via demand to 2D            0.09%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Initialize 3D grid graph        0.08%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Read blackboxes                 0.06%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Set up via pillars              0.04%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Route legalization              0.02%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        5  Initialize 3D capacity          0.99%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        5  Read instance blockages         0.87%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        5  Read PG blockages               0.38%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        5  Read clock blockages            0.08%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        5  Read other blockages            0.07%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[03/17 15:43:48     44s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:43:48     44s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:43:48     44s] OPERPROF: Starting HotSpotCal at level 1, MEM:2127.9M, EPOCH TIME: 1742206428.487583
[03/17 15:43:48     44s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:48     44s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 15:43:48     44s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:48     44s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 15:43:48     44s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:48     44s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:43:48     44s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 15:43:48     44s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2127.9M, EPOCH TIME: 1742206428.487688
[03/17 15:43:48     44s] [hotspot] Hotspot report including placement blocked areas
[03/17 15:43:48     44s] OPERPROF: Starting HotSpotCal at level 1, MEM:2127.9M, EPOCH TIME: 1742206428.487728
[03/17 15:43:48     44s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:48     44s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 15:43:48     44s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:48     44s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 15:43:48     44s] [hotspot] +------------+---------------+---------------+
[03/17 15:43:48     44s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:43:48     44s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 15:43:48     44s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2127.9M, EPOCH TIME: 1742206428.487790
[03/17 15:43:48     44s] Reported timing to dir ./timingReports
[03/17 15:43:48     44s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1875.5M, totSessionCpu=0:00:44 **
[03/17 15:43:48     44s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2082.9M, EPOCH TIME: 1742206428.490066
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2082.9M, EPOCH TIME: 1742206428.495211
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 BEST 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2098.3M, EPOCH TIME: 1742206428.945276
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2098.3M, EPOCH TIME: 1742206428.950298
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] Density: 68.421%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2098.3M, EPOCH TIME: 1742206428.951929
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:43:48     44s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2098.3M, EPOCH TIME: 1742206428.956573
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1877.2M, totSessionCpu=0:00:44 **
[03/17 15:43:48     44s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/17 15:43:48     44s] Type 'man IMPOPT-3195' for more detail.
[03/17 15:43:48     44s] *** Finished optDesign ***
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.2 real=0:00:05.6)
[03/17 15:43:48     44s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[03/17 15:43:48     44s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:00.9 real=0:00:00.9)
[03/17 15:43:48     44s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/17 15:43:48     44s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/17 15:43:48     44s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[03/17 15:43:48     44s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[03/17 15:43:48     44s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/17 15:43:48     44s] Deleting Lib Analyzer.
[03/17 15:43:48     44s] clean pInstBBox. size 0
[03/17 15:43:48     44s] All LLGs are deleted
[03/17 15:43:48     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:43:48     44s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2098.3M, EPOCH TIME: 1742206428.970754
[03/17 15:43:48     44s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2098.3M, EPOCH TIME: 1742206428.970798
[03/17 15:43:48     44s] Info: pop threads available for lower-level modules during optimization.
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] TimeStamp Deleting Cell Server Begin ...
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] TimeStamp Deleting Cell Server End ...
[03/17 15:43:48     44s] Disable CTE adjustment.
[03/17 15:43:48     44s] #optDebug: fT-D <X 1 0 0 0>
[03/17 15:43:48     44s] VSMManager cleared!
[03/17 15:43:48     44s] **place_opt_design ... cpu = 0:00:05, real = 0:00:05, mem = 2021.3M **
[03/17 15:43:48     44s] *** Finished GigaPlace ***
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] *** Summary of all messages that are not suppressed in this session:
[03/17 15:43:48     44s] Severity  ID               Count  Summary                                  
[03/17 15:43:48     44s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[03/17 15:43:48     44s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[03/17 15:43:48     44s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/17 15:43:48     44s] ERROR     IMPSP-2002           2  Density too high (%.1f%%), stopping deta...
[03/17 15:43:48     44s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/17 15:43:48     44s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[03/17 15:43:48     44s] *** Message Summary: 19 warning(s), 2 error(s)
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] *** place_opt_design #1 [finish] : cpu/real = 0:00:04.6/0:00:05.1 (0.9), totSession cpu/real = 0:00:44.5/0:13:09.0 (0.1), mem = 2021.3M
[03/17 15:43:48     44s] 
[03/17 15:43:48     44s] =============================================================================================
[03/17 15:43:48     44s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[03/17 15:43:48     44s] =============================================================================================
[03/17 15:43:48     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] [ InitOpt                ]      1   0:00:00.8  (  15.6 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 15:43:48     44s] [ WnsOpt                 ]      1   0:00:00.4  (   8.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/17 15:43:48     44s] [ TnsOpt                 ]      2   0:00:00.7  (  13.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 15:43:48     44s] [ GlobalOpt              ]      1   0:00:00.5  (   9.9 % )     0:00:00.5 /  0:00:00.5    1.0
[03/17 15:43:48     44s] [ DrvOpt                 ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:43:48     44s] [ SimplifyNetlist        ]      1   0:00:00.6  (  12.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/17 15:43:48     44s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ AreaOpt                ]      3   0:00:00.9  (  17.6 % )     0:00:00.9 /  0:00:00.9    1.0
[03/17 15:43:48     44s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.7 % )     0:00:00.6 /  0:00:00.1    0.2
[03/17 15:43:48     44s] [ DrvReport              ]      2   0:00:00.4  (   8.7 % )     0:00:00.4 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/17 15:43:48     44s] [ SlackTraversorInit     ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ PlacerInterfaceInit    ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[03/17 15:43:48     44s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ IncrReplace            ]      1   0:00:00.1  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:43:48     44s] [ RefinePlace            ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[03/17 15:43:48     44s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/17 15:43:48     44s] [ ExtractRC              ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.3
[03/17 15:43:48     44s] [ TimingUpdate           ]     36   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/17 15:43:48     44s] [ FullDelayCalc          ]      3   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.2
[03/17 15:43:48     44s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:43:48     44s] [ MISC                   ]          0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s]  place_opt_design #1 TOTAL          0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:04.6    0.9
[03/17 15:43:48     44s] ---------------------------------------------------------------------------------------------
[03/17 15:43:48     44s] 
[03/17 15:43:54     44s] <CMD> setLayerPreference node_layer -isVisible 0
[03/17 15:43:56     44s] <CMD> setLayerPreference node_layer -isVisible 1
[03/17 15:43:58     44s] <CMD> zoomBox -10.79300 -1.37650 38.29400 23.50650
[03/17 15:43:58     44s] <CMD> zoomBox -6.89250 0.06700 34.83150 21.21750
[03/17 15:43:58     44s] <CMD> zoomBox -3.57700 1.29400 31.88850 19.27200
[03/17 15:43:59     44s] <CMD> zoomBox -6.89250 0.06700 34.83150 21.21750
[03/17 15:43:59     44s] <CMD> zoomBox -15.38200 -3.07450 42.36750 26.19950
[03/17 15:44:00     44s] <CMD> zoomBox -20.78100 -5.07200 47.15950 29.36800
[03/17 15:44:00     44s] <CMD> zoomBox -27.13300 -7.42250 52.79750 33.09550
[03/17 15:44:19     45s] <CMD> zoomSelected
[03/17 15:44:19     45s] <CMD> zoomSelected
[03/17 15:44:20     45s] <CMD> zoomSelected
[03/17 15:44:20     45s] <CMD> zoomSelected
[03/17 15:44:20     45s] <CMD> zoomSelected
[03/17 15:44:20     45s] <CMD> zoomSelected
[03/17 15:44:21     45s] <CMD> zoomSelected
[03/17 15:44:21     45s] <CMD> zoomSelected
[03/17 15:44:21     45s] <CMD> zoomSelected
[03/17 15:44:30     46s] <CMD> setPlaceMode -fp false
[03/17 15:44:30     46s] <CMD> place_design
[03/17 15:44:30     46s] *** placeDesign #2 [begin] : totSession cpu/real = 0:00:46.1/0:13:51.0 (0.1), mem = 2032.4M
[03/17 15:44:30     46s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/17 15:44:30     46s] Type 'man IMPEXT-3493' for more detail.
[03/17 15:44:31     46s] #Start colorize_geometry on Mon Mar 17 15:44:31 2025
[03/17 15:44:31     46s] #
[03/17 15:44:31     46s] ### Time Record (colorize_geometry) is installed.
[03/17 15:44:31     46s] ### Time Record (Pre Callback) is installed.
[03/17 15:44:31     46s] ### Time Record (Pre Callback) is uninstalled.
[03/17 15:44:31     46s] ### Time Record (DB Import) is installed.
[03/17 15:44:31     46s] ### import design signature (32): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1534666324 placement=1457370327 pin_access=767751240 inst_pattern=1
[03/17 15:44:31     46s] ### Time Record (DB Import) is uninstalled.
[03/17 15:44:31     46s] ### Time Record (DB Export) is installed.
[03/17 15:44:31     46s] ### export design design signature (33): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1534666324 placement=1457370327 pin_access=767751240 inst_pattern=1
[03/17 15:44:31     46s] ### Time Record (DB Export) is uninstalled.
[03/17 15:44:31     46s] ### Time Record (Post Callback) is installed.
[03/17 15:44:31     46s] ### Time Record (Post Callback) is uninstalled.
[03/17 15:44:31     46s] #
[03/17 15:44:31     46s] #colorize_geometry statistics:
[03/17 15:44:31     46s] #Cpu time = 00:00:00
[03/17 15:44:31     46s] #Elapsed time = 00:00:00
[03/17 15:44:31     46s] #Increased memory = -18.24 (MB)
[03/17 15:44:31     46s] #Total memory = 1774.95 (MB)
[03/17 15:44:31     46s] #Peak memory = 1880.68 (MB)
[03/17 15:44:31     46s] #Number of warnings = 0
[03/17 15:44:31     46s] #Total number of warnings = 6
[03/17 15:44:31     46s] #Number of fails = 0
[03/17 15:44:31     46s] #Total number of fails = 0
[03/17 15:44:31     46s] #Complete colorize_geometry on Mon Mar 17 15:44:31 2025
[03/17 15:44:31     46s] #
[03/17 15:44:31     46s] ### import design signature (34): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=767751240 inst_pattern=1
[03/17 15:44:31     46s] ### Time Record (colorize_geometry) is uninstalled.
[03/17 15:44:31     46s] ### 
[03/17 15:44:31     46s] ###   Scalability Statistics
[03/17 15:44:31     46s] ### 
[03/17 15:44:31     46s] ### ------------------------+----------------+----------------+----------------+
[03/17 15:44:31     46s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/17 15:44:31     46s] ### ------------------------+----------------+----------------+----------------+
[03/17 15:44:31     46s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/17 15:44:31     46s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/17 15:44:31     46s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/17 15:44:31     46s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/17 15:44:31     46s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/17 15:44:31     46s] ### ------------------------+----------------+----------------+----------------+
[03/17 15:44:31     46s] ### 
[03/17 15:44:31     46s] *** Starting placeDesign default flow ***
[03/17 15:44:31     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.1 mem=2010.9M
[03/17 15:44:31     46s] ### Creating LA Mngr, finished. totSessionCpu=0:00:46.1 mem=2010.9M
[03/17 15:44:31     46s] *** Start deleteBufferTree ***
[03/17 15:44:31     46s] Info: Detect buffers to remove automatically.
[03/17 15:44:31     46s] Analyzing netlist ...
[03/17 15:44:31     46s] Updating netlist
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] *summary: 0 instances (buffers/inverters) removed
[03/17 15:44:31     46s] *** Finish deleteBufferTree (0:00:00.0) ***
[03/17 15:44:31     46s] **INFO: Enable pre-place timing setting for timing analysis
[03/17 15:44:31     46s] Set Using Default Delay Limit as 101.
[03/17 15:44:31     46s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 15:44:31     46s] Set Default Net Delay as 0 ps.
[03/17 15:44:31     46s] Set Default Net Load as 0 pF. 
[03/17 15:44:31     46s] **INFO: Analyzing IO path groups for slack adjustment
[03/17 15:44:31     46s] **INFO: Disable pre-place timing setting for timing analysis
[03/17 15:44:31     46s] Set Using Default Delay Limit as 1000.
[03/17 15:44:31     46s] Set Default Net Delay as 1000 ps.
[03/17 15:44:31     46s] Set Default Net Load as 0.5 pF. 
[03/17 15:44:31     46s] **INFO: Pre-place timing setting for timing analysis already disabled
[03/17 15:44:31     46s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2012.9M, EPOCH TIME: 1742206471.078978
[03/17 15:44:31     46s] Deleted 16 physical insts (cell - / prefix -).
[03/17 15:44:31     46s] Did not delete 12 physical insts as they were marked preplaced.
[03/17 15:44:31     46s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.079084
[03/17 15:44:31     46s] INFO: #ExclusiveGroups=0
[03/17 15:44:31     46s] INFO: There are no Exclusive Groups.
[03/17 15:44:31     46s] *** Starting "NanoPlace(TM) placement v#6 (mem=2012.9M)" ...
[03/17 15:44:31     46s] Wait...
[03/17 15:44:31     46s] *** Build Buffered Sizing Timing Model
[03/17 15:44:31     46s] (cpu=0:00:00.4 mem=2012.9M) ***
[03/17 15:44:31     46s] *** Build Virtual Sizing Timing Model
[03/17 15:44:31     46s] (cpu=0:00:00.4 mem=2012.9M) ***
[03/17 15:44:31     46s] No user-set net weight.
[03/17 15:44:31     46s] Net fanout histogram:
[03/17 15:44:31     46s] 2		: 17 (100.0%) nets
[03/17 15:44:31     46s] 3		: 0 (0.0%) nets
[03/17 15:44:31     46s] 4     -	14	: 0 (0.0%) nets
[03/17 15:44:31     46s] 15    -	39	: 0 (0.0%) nets
[03/17 15:44:31     46s] 40    -	79	: 0 (0.0%) nets
[03/17 15:44:31     46s] 80    -	159	: 0 (0.0%) nets
[03/17 15:44:31     46s] 160   -	319	: 0 (0.0%) nets
[03/17 15:44:31     46s] 320   -	639	: 0 (0.0%) nets
[03/17 15:44:31     46s] 640   -	1279	: 0 (0.0%) nets
[03/17 15:44:31     46s] 1280  -	2559	: 0 (0.0%) nets
[03/17 15:44:31     46s] 2560  -	5119	: 0 (0.0%) nets
[03/17 15:44:31     46s] 5120+		: 0 (0.0%) nets
[03/17 15:44:31     46s] no activity file in design. spp won't run.
[03/17 15:44:31     46s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/17 15:44:31     46s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[03/17 15:44:31     46s] Define the scan chains before using this option.
[03/17 15:44:31     46s] Type 'man IMPSP-9042' for more detail.
[03/17 15:44:31     46s] Processing tracks to init pin-track alignment.
[03/17 15:44:31     46s] z: 2, totalTracks: 1
[03/17 15:44:31     46s] z: 4, totalTracks: 1
[03/17 15:44:31     46s] z: 6, totalTracks: 1
[03/17 15:44:31     46s] z: 8, totalTracks: 1
[03/17 15:44:31     46s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:44:31     46s] All LLGs are deleted
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2012.9M, EPOCH TIME: 1742206471.548518
[03/17 15:44:31     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.548603
[03/17 15:44:31     46s] #std cell=16 (12 fixed + 4 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[03/17 15:44:31     46s] #ioInst=0 #net=17 #term=34 #term/net=2.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=14
[03/17 15:44:31     46s] stdCell: 16 single + 0 double + 0 multi
[03/17 15:44:31     46s] Total standard cell length = 0.0371 (mm), area = 0.0001 (mm^2)
[03/17 15:44:31     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2012.9M, EPOCH TIME: 1742206471.548710
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2012.9M, EPOCH TIME: 1742206471.548796
[03/17 15:44:31     46s] Max number of tech site patterns supported in site array is 256.
[03/17 15:44:31     46s] Core basic site is gsclib090site
[03/17 15:44:31     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2012.9M, EPOCH TIME: 1742206471.553350
[03/17 15:44:31     46s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:44:31     46s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/17 15:44:31     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.553403
[03/17 15:44:31     46s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:44:31     46s] SiteArray: use 8,192 bytes
[03/17 15:44:31     46s] SiteArray: current memory after site array memory allocation 2012.9M
[03/17 15:44:31     46s] SiteArray: FP blocked sites are writable
[03/17 15:44:31     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:44:31     46s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2012.9M, EPOCH TIME: 1742206471.553564
[03/17 15:44:31     46s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.553589
[03/17 15:44:31     46s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:44:31     46s] Atter site array init, number of instance map data is 0.
[03/17 15:44:31     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2012.9M, EPOCH TIME: 1742206471.553760
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:44:31     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2012.9M, EPOCH TIME: 1742206471.553921
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:44:31     46s] Average module density = 0.684.
[03/17 15:44:31     46s] Density for the design = 0.684.
[03/17 15:44:31     46s]        = stdcell_area 104 sites (79 um^2) / alloc_area 152 sites (115 um^2).
[03/17 15:44:31     46s] Pin Density = 0.1932.
[03/17 15:44:31     46s]             = total # of pins 34 / total area 176.
[03/17 15:44:31     46s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2012.9M, EPOCH TIME: 1742206471.553998
[03/17 15:44:31     46s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.554018
[03/17 15:44:31     46s] OPERPROF: Starting pre-place ADS at level 1, MEM:2012.9M, EPOCH TIME: 1742206471.554028
[03/17 15:44:31     46s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2012.9M, EPOCH TIME: 1742206471.554046
[03/17 15:44:31     46s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2012.9M, EPOCH TIME: 1742206471.554057
[03/17 15:44:31     46s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.554070
[03/17 15:44:31     46s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2012.9M, EPOCH TIME: 1742206471.554079
[03/17 15:44:31     46s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2012.9M, EPOCH TIME: 1742206471.554086
[03/17 15:44:31     46s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.554102
[03/17 15:44:31     46s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2012.9M, EPOCH TIME: 1742206471.554110
[03/17 15:44:31     46s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.554119
[03/17 15:44:31     46s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.554127
[03/17 15:44:31     46s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.554136
[03/17 15:44:31     46s] ADSU 0.684 -> 0.684. site 152.000 -> 152.000. GS 20.880
[03/17 15:44:31     46s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:2012.9M, EPOCH TIME: 1742206471.554161
[03/17 15:44:31     46s] OPERPROF: Starting spMPad at level 1, MEM:2010.9M, EPOCH TIME: 1742206471.554367
[03/17 15:44:31     46s] OPERPROF:   Starting spContextMPad at level 2, MEM:2010.9M, EPOCH TIME: 1742206471.554379
[03/17 15:44:31     46s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1742206471.554388
[03/17 15:44:31     46s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1742206471.554398
[03/17 15:44:31     46s] InitPadU 0.684 -> 0.684 for top
[03/17 15:44:31     46s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2010.9M, EPOCH TIME: 1742206471.554456
[03/17 15:44:31     46s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2010.9M, EPOCH TIME: 1742206471.554469
[03/17 15:44:31     46s] === lastAutoLevel = 3 
[03/17 15:44:31     46s] OPERPROF: Starting spInitNetWt at level 1, MEM:2010.9M, EPOCH TIME: 1742206471.554494
[03/17 15:44:31     46s] no activity file in design. spp won't run.
[03/17 15:44:31     46s] [spp] 0
[03/17 15:44:31     46s] [adp] 0:1:1:3
[03/17 15:44:31     46s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.045, REAL:0.045, MEM:2022.4M, EPOCH TIME: 1742206471.599802
[03/17 15:44:31     46s] Clock gating cells determined by native netlist tracing.
[03/17 15:44:31     46s] no activity file in design. spp won't run.
[03/17 15:44:31     46s] no activity file in design. spp won't run.
[03/17 15:44:31     46s] OPERPROF: Starting npMain at level 1, MEM:2024.4M, EPOCH TIME: 1742206471.618742
[03/17 15:44:31     46s] OPERPROF:   Starting npPlace at level 2, MEM:2024.4M, EPOCH TIME: 1742206471.619189
[03/17 15:44:31     46s] Iteration  1: Total net bbox = 1.380e+02 (6.01e+01 7.79e+01)
[03/17 15:44:31     46s]               Est.  stn bbox = 1.380e+02 (6.01e+01 7.79e+01)
[03/17 15:44:31     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2024.4M
[03/17 15:44:31     46s] Iteration  2: Total net bbox = 1.380e+02 (6.01e+01 7.79e+01)
[03/17 15:44:31     46s]               Est.  stn bbox = 1.380e+02 (6.01e+01 7.79e+01)
[03/17 15:44:31     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2024.4M
[03/17 15:44:31     46s] Iteration  3: Total net bbox = 1.508e+02 (5.47e+01 9.61e+01)
[03/17 15:44:31     46s]               Est.  stn bbox = 1.508e+02 (5.47e+01 9.61e+01)
[03/17 15:44:31     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2024.4M
[03/17 15:44:31     46s] Total number of setup views is 1.
[03/17 15:44:31     46s] Total number of active setup views is 1.
[03/17 15:44:31     46s] Active setup views:
[03/17 15:44:31     46s]     BEST
[03/17 15:44:31     46s] Iteration  4: Total net bbox = 1.760e+02 (7.19e+01 1.04e+02)
[03/17 15:44:31     46s]               Est.  stn bbox = 1.760e+02 (7.19e+01 1.04e+02)
[03/17 15:44:31     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2024.4M
[03/17 15:44:31     46s] GP RA stats: MHOnly 0 nrInst 4 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/17 15:44:31     46s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2024.4M, EPOCH TIME: 1742206471.624981
[03/17 15:44:31     46s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.624998
[03/17 15:44:31     46s] Iteration  5: Total net bbox = 1.614e+02 (5.37e+01 1.08e+02)
[03/17 15:44:31     46s]               Est.  stn bbox = 1.614e+02 (5.37e+01 1.08e+02)
[03/17 15:44:31     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2024.4M
[03/17 15:44:31     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.006, REAL:0.006, MEM:2024.4M, EPOCH TIME: 1742206471.625062
[03/17 15:44:31     46s] OPERPROF: Finished npMain at level 1, CPU:0.007, REAL:0.006, MEM:2024.4M, EPOCH TIME: 1742206471.625230
[03/17 15:44:31     46s] [adp] clock
[03/17 15:44:31     46s] [adp] weight, nr nets, wire length
[03/17 15:44:31     46s] [adp]      0        0  0.000000
[03/17 15:44:31     46s] [adp] data
[03/17 15:44:31     46s] [adp] weight, nr nets, wire length
[03/17 15:44:31     46s] [adp]      0       17  147.403500
[03/17 15:44:31     46s] [adp] 0.000000|0.000000|0.000000
[03/17 15:44:31     46s] Iteration  6: Total net bbox = 1.407e+02 (3.47e+01 1.06e+02)
[03/17 15:44:31     46s]               Est.  stn bbox = 1.407e+02 (3.47e+01 1.06e+02)
[03/17 15:44:31     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2024.4M
[03/17 15:44:31     46s] *** cost = 1.407e+02 (3.47e+01 1.06e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
[03/17 15:44:31     46s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[03/17 15:44:31     46s] Saved padding area to DB
[03/17 15:44:31     46s] All LLGs are deleted
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2024.4M, EPOCH TIME: 1742206471.625560
[03/17 15:44:31     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.625632
[03/17 15:44:31     46s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/17 15:44:31     46s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
[03/17 15:44:31     46s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/17 15:44:31     46s] Type 'man IMPSP-9025' for more detail.
[03/17 15:44:31     46s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2024.4M, EPOCH TIME: 1742206471.626158
[03/17 15:44:31     46s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2024.4M, EPOCH TIME: 1742206471.626182
[03/17 15:44:31     46s] Processing tracks to init pin-track alignment.
[03/17 15:44:31     46s] z: 2, totalTracks: 1
[03/17 15:44:31     46s] z: 4, totalTracks: 1
[03/17 15:44:31     46s] z: 6, totalTracks: 1
[03/17 15:44:31     46s] z: 8, totalTracks: 1
[03/17 15:44:31     46s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:44:31     46s] All LLGs are deleted
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2024.4M, EPOCH TIME: 1742206471.627385
[03/17 15:44:31     46s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.627445
[03/17 15:44:31     46s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2024.4M, EPOCH TIME: 1742206471.627465
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2024.4M, EPOCH TIME: 1742206471.627546
[03/17 15:44:31     46s] Max number of tech site patterns supported in site array is 256.
[03/17 15:44:31     46s] Core basic site is gsclib090site
[03/17 15:44:31     46s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2024.4M, EPOCH TIME: 1742206471.632145
[03/17 15:44:31     46s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:44:31     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/17 15:44:31     46s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.632225
[03/17 15:44:31     46s] Fast DP-INIT is on for default
[03/17 15:44:31     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:44:31     46s] Atter site array init, number of instance map data is 0.
[03/17 15:44:31     46s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2024.4M, EPOCH TIME: 1742206471.632510
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:44:31     46s] OPERPROF:       Starting CMU at level 4, MEM:2024.4M, EPOCH TIME: 1742206471.632616
[03/17 15:44:31     46s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.632691
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] Bad Lib Cell Checking (CMU) is done! (0)
[03/17 15:44:31     46s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2024.4M, EPOCH TIME: 1742206471.632727
[03/17 15:44:31     46s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2024.4M, EPOCH TIME: 1742206471.632737
[03/17 15:44:31     46s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.632751
[03/17 15:44:31     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2024.4MB).
[03/17 15:44:31     46s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:2024.4M, EPOCH TIME: 1742206471.632779
[03/17 15:44:31     46s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.007, MEM:2024.4M, EPOCH TIME: 1742206471.632788
[03/17 15:44:31     46s] TDRefine: refinePlace mode is spiral
[03/17 15:44:31     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25227.4
[03/17 15:44:31     46s] OPERPROF: Starting RefinePlace at level 1, MEM:2024.4M, EPOCH TIME: 1742206471.632804
[03/17 15:44:31     46s] *** Starting refinePlace (0:00:46.7 mem=2024.4M) ***
[03/17 15:44:31     46s] Total net bbox length = 1.805e+02 (7.157e+01 1.090e+02) (ext = 1.620e+02)
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:44:31     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/17 15:44:31     46s] (I)      Default pattern map key = fulladd_default.
[03/17 15:44:31     46s] (I)      Default pattern map key = fulladd_default.
[03/17 15:44:31     46s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2024.4M, EPOCH TIME: 1742206471.634335
[03/17 15:44:31     46s] Starting refinePlace ...
[03/17 15:44:31     46s] (I)      Default pattern map key = fulladd_default.
[03/17 15:44:31     46s] (I)      Default pattern map key = fulladd_default.
[03/17 15:44:31     46s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2024.4M, EPOCH TIME: 1742206471.635553
[03/17 15:44:31     46s] DDP initSite1 nrRow 4 nrJob 4
[03/17 15:44:31     46s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2024.4M, EPOCH TIME: 1742206471.635572
[03/17 15:44:31     46s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.635584
[03/17 15:44:31     46s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2024.4M, EPOCH TIME: 1742206471.635593
[03/17 15:44:31     46s] DDP markSite nrRow 4 nrJob 4
[03/17 15:44:31     46s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.635604
[03/17 15:44:31     46s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.635612
[03/17 15:44:31     46s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2024.4M, EPOCH TIME: 1742206471.635634
[03/17 15:44:31     46s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2024.4M, EPOCH TIME: 1742206471.635644
[03/17 15:44:31     46s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.635655
[03/17 15:44:31     46s] ** Cut row section cpu time 0:00:00.0.
[03/17 15:44:31     46s]  ** Cut row section real time 0:00:00.0.
[03/17 15:44:31     46s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2024.4M, EPOCH TIME: 1742206471.635682
[03/17 15:44:31     46s]   Spread Effort: high, standalone mode, useDDP on.
[03/17 15:44:31     46s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2024.4MB) @(0:00:46.7 - 0:00:46.7).
[03/17 15:44:31     46s] Move report: preRPlace moves 4 insts, mean move: 0.09 um, max move: 0.14 um 
[03/17 15:44:31     46s] 	Max move on inst (g337__6260): (8.54, 11.32) --> (8.41, 11.31)
[03/17 15:44:31     46s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[03/17 15:44:31     46s] wireLenOptFixPriorityInst 0 inst fixed
[03/17 15:44:31     46s] Placement tweakage begins.
[03/17 15:44:31     46s] wire length = 1.798e+02
[03/17 15:44:31     46s] wire length = 1.798e+02
[03/17 15:44:31     46s] Placement tweakage ends.
[03/17 15:44:31     46s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[03/17 15:44:31     46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/17 15:44:31     46s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/17 15:44:31     46s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/17 15:44:31     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2040.4MB) @(0:00:46.7 - 0:00:46.7).
[03/17 15:44:31     46s] Move report: Detail placement moves 4 insts, mean move: 0.09 um, max move: 0.14 um 
[03/17 15:44:31     46s] 	Max move on inst (g337__6260): (8.54, 11.32) --> (8.41, 11.31)
[03/17 15:44:31     46s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2040.4MB
[03/17 15:44:31     46s] Statistics of distance of Instance movement in refine placement:
[03/17 15:44:31     46s]   maximum (X+Y) =         0.14 um
[03/17 15:44:31     46s]   inst (g337__6260) with max move: (8.541, 11.3155) -> (8.41, 11.31)
[03/17 15:44:31     46s]   mean    (X+Y) =         0.09 um
[03/17 15:44:31     46s] Summary Report:
[03/17 15:44:31     46s] Instances move: 4 (out of 4 movable)
[03/17 15:44:31     46s] Instances flipped: 0
[03/17 15:44:31     46s] Mean displacement: 0.09 um
[03/17 15:44:31     46s] Max displacement: 0.14 um (Instance: g337__6260) (8.541, 11.3155) -> (8.41, 11.31)
[03/17 15:44:31     46s] 	Length: 26 sites, height: 1 rows, site name: gsclib090site, cell type: ADDFX1
[03/17 15:44:31     46s] Total instances moved : 4
[03/17 15:44:31     46s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2040.4M, EPOCH TIME: 1742206471.638607
[03/17 15:44:31     46s] Total net bbox length = 1.775e+02 (7.077e+01 1.067e+02) (ext = 1.611e+02)
[03/17 15:44:31     46s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2040.4MB
[03/17 15:44:31     46s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2040.4MB) @(0:00:46.7 - 0:00:46.7).
[03/17 15:44:31     46s] *** Finished refinePlace (0:00:46.7 mem=2040.4M) ***
[03/17 15:44:31     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25227.4
[03/17 15:44:31     46s] OPERPROF: Finished RefinePlace at level 1, CPU:0.006, REAL:0.006, MEM:2040.4M, EPOCH TIME: 1742206471.638684
[03/17 15:44:31     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2040.4M, EPOCH TIME: 1742206471.638693
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:16).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] All LLGs are deleted
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2040.4M, EPOCH TIME: 1742206471.638855
[03/17 15:44:31     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2040.4M, EPOCH TIME: 1742206471.638913
[03/17 15:44:31     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2040.4M, EPOCH TIME: 1742206471.639365
[03/17 15:44:31     46s] *** End of Placement (cpu=0:00:00.6, real=0:00:00.0, mem=2040.4M) ***
[03/17 15:44:31     46s] Processing tracks to init pin-track alignment.
[03/17 15:44:31     46s] z: 2, totalTracks: 1
[03/17 15:44:31     46s] z: 4, totalTracks: 1
[03/17 15:44:31     46s] z: 6, totalTracks: 1
[03/17 15:44:31     46s] z: 8, totalTracks: 1
[03/17 15:44:31     46s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:44:31     46s] All LLGs are deleted
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2040.4M, EPOCH TIME: 1742206471.640347
[03/17 15:44:31     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2040.4M, EPOCH TIME: 1742206471.640406
[03/17 15:44:31     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2040.4M, EPOCH TIME: 1742206471.640422
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2040.4M, EPOCH TIME: 1742206471.640497
[03/17 15:44:31     46s] Max number of tech site patterns supported in site array is 256.
[03/17 15:44:31     46s] Core basic site is gsclib090site
[03/17 15:44:31     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2040.4M, EPOCH TIME: 1742206471.644907
[03/17 15:44:31     46s] After signature check, allow fast init is true, keep pre-filter is true.
[03/17 15:44:31     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/17 15:44:31     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2040.4M, EPOCH TIME: 1742206471.644952
[03/17 15:44:31     46s] Fast DP-INIT is on for default
[03/17 15:44:31     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:44:31     46s] Atter site array init, number of instance map data is 0.
[03/17 15:44:31     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2040.4M, EPOCH TIME: 1742206471.645235
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:44:31     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2040.4M, EPOCH TIME: 1742206471.645329
[03/17 15:44:31     46s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2040.4M, EPOCH TIME: 1742206471.645348
[03/17 15:44:31     46s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2040.4M, EPOCH TIME: 1742206471.645363
[03/17 15:44:31     46s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2040.4M, EPOCH TIME: 1742206471.645378
[03/17 15:44:31     46s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[03/17 15:44:31     46s] Density distribution unevenness ratio = 0.000%
[03/17 15:44:31     46s] Density distribution unevenness ratio (U70) = 0.000%
[03/17 15:44:31     46s] Density distribution unevenness ratio (U80) = 0.000%
[03/17 15:44:31     46s] Density distribution unevenness ratio (U90) = 0.000%
[03/17 15:44:31     46s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:2040.4M, EPOCH TIME: 1742206471.645405
[03/17 15:44:31     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2040.4M, EPOCH TIME: 1742206471.645414
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] All LLGs are deleted
[03/17 15:44:31     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:31     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2040.4M, EPOCH TIME: 1742206471.645556
[03/17 15:44:31     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2040.4M, EPOCH TIME: 1742206471.645612
[03/17 15:44:31     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.000, MEM:2040.4M, EPOCH TIME: 1742206471.645903
[03/17 15:44:31     46s] *** Free Virtual Timing Model ...(mem=2040.4M)
[03/17 15:44:31     46s] Starting IO pin assignment...
[03/17 15:44:31     46s] The design is not routed. Using placement based method for pin assignment.
[03/17 15:44:31     46s] Completed IO pin assignment.
[03/17 15:44:31     46s] **INFO: Enable pre-place timing setting for timing analysis
[03/17 15:44:31     46s] Set Using Default Delay Limit as 101.
[03/17 15:44:31     46s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/17 15:44:31     46s] Set Default Net Delay as 0 ps.
[03/17 15:44:31     46s] Set Default Net Load as 0 pF. 
[03/17 15:44:31     46s] **INFO: Analyzing IO path groups for slack adjustment
[03/17 15:44:31     46s] **INFO: Disable pre-place timing setting for timing analysis
[03/17 15:44:31     46s] Set Using Default Delay Limit as 1000.
[03/17 15:44:31     46s] Set Default Net Delay as 1000 ps.
[03/17 15:44:31     46s] Set Default Net Load as 0.5 pF. 
[03/17 15:44:31     46s] Info: Disable timing driven in postCTS congRepair.
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] Starting congRepair ...
[03/17 15:44:31     46s] User Input Parameters:
[03/17 15:44:31     46s] - Congestion Driven    : On
[03/17 15:44:31     46s] - Timing Driven        : Off
[03/17 15:44:31     46s] - Area-Violation Based : On
[03/17 15:44:31     46s] - Start Rollback Level : -5
[03/17 15:44:31     46s] - Legalized            : On
[03/17 15:44:31     46s] - Window Based         : Off
[03/17 15:44:31     46s] - eDen incr mode       : Off
[03/17 15:44:31     46s] - Small incr mode      : Off
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2030.9M, EPOCH TIME: 1742206471.667221
[03/17 15:44:31     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:44:31     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:44:31     46s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2030.9M, EPOCH TIME: 1742206471.668852
[03/17 15:44:31     46s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2030.9M, EPOCH TIME: 1742206471.668882
[03/17 15:44:31     46s] Starting Early Global Route congestion estimation: mem = 2030.9M
[03/17 15:44:31     46s] (I)      ==================== Layers =====================
[03/17 15:44:31     46s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:44:31     46s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[03/17 15:44:31     46s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:44:31     46s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[03/17 15:44:31     46s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[03/17 15:44:31     46s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:44:31     46s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[03/17 15:44:31     46s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[03/17 15:44:31     46s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[03/17 15:44:31     46s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[03/17 15:44:31     46s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[03/17 15:44:31     46s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[03/17 15:44:31     46s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[03/17 15:44:31     46s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[03/17 15:44:31     46s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[03/17 15:44:31     46s] (I)      +-----+----+---------+---------+--------+-------+
[03/17 15:44:31     46s] (I)      Started Import and model ( Curr Mem: 2030.88 MB )
[03/17 15:44:31     46s] (I)      Default pattern map key = fulladd_default.
[03/17 15:44:31     46s] (I)      == Non-default Options ==
[03/17 15:44:31     46s] (I)      Maximum routing layer                              : 9
[03/17 15:44:31     46s] (I)      Minimum routing layer                              : 1
[03/17 15:44:31     46s] (I)      Number of threads                                  : 1
[03/17 15:44:31     46s] (I)      Use non-blocking free Dbs wires                    : false
[03/17 15:44:31     46s] (I)      Method to set GCell size                           : row
[03/17 15:44:31     46s] (I)      Counted 133 PG shapes. We will not process PG shapes layer by layer.
[03/17 15:44:31     46s] (I)      Use row-based GCell size
[03/17 15:44:31     46s] (I)      Use row-based GCell align
[03/17 15:44:31     46s] (I)      layer 0 area = 280000
[03/17 15:44:31     46s] (I)      layer 1 area = 320000
[03/17 15:44:31     46s] (I)      layer 2 area = 320000
[03/17 15:44:31     46s] (I)      layer 3 area = 320000
[03/17 15:44:31     46s] (I)      layer 4 area = 320000
[03/17 15:44:31     46s] (I)      layer 5 area = 320000
[03/17 15:44:31     46s] (I)      layer 6 area = 320000
[03/17 15:44:31     46s] (I)      layer 7 area = 800000
[03/17 15:44:31     46s] (I)      layer 8 area = 800000
[03/17 15:44:31     46s] (I)      GCell unit size   : 5220
[03/17 15:44:31     46s] (I)      GCell multiplier  : 1
[03/17 15:44:31     46s] (I)      GCell row height  : 5220
[03/17 15:44:31     46s] (I)      Actual row height : 5220
[03/17 15:44:31     46s] (I)      GCell align ref   : 12180 12180
[03/17 15:44:31     46s] [NR-eGR] Track table information for default rule: 
[03/17 15:44:31     46s] [NR-eGR] Metal1 has single uniform track structure
[03/17 15:44:31     46s] [NR-eGR] Metal2 has single uniform track structure
[03/17 15:44:31     46s] [NR-eGR] Metal3 has single uniform track structure
[03/17 15:44:31     46s] [NR-eGR] Metal4 has single uniform track structure
[03/17 15:44:31     46s] [NR-eGR] Metal5 has single uniform track structure
[03/17 15:44:31     46s] [NR-eGR] Metal6 has single uniform track structure
[03/17 15:44:31     46s] [NR-eGR] Metal7 has single uniform track structure
[03/17 15:44:31     46s] [NR-eGR] Metal8 has single uniform track structure
[03/17 15:44:31     46s] [NR-eGR] Metal9 has single uniform track structure
[03/17 15:44:31     46s] (I)      =============== Default via ================
[03/17 15:44:31     46s] (I)      +---+------------------+-------------------+
[03/17 15:44:31     46s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[03/17 15:44:31     46s] (I)      +---+------------------+-------------------+
[03/17 15:44:31     46s] (I)      | 1 |    1  VIA1X      |   89  VIA1_2CUT_V |
[03/17 15:44:31     46s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[03/17 15:44:31     46s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[03/17 15:44:31     46s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[03/17 15:44:31     46s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[03/17 15:44:31     46s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[03/17 15:44:31     46s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[03/17 15:44:31     46s] (I)      | 8 |   79  VIA8X      |   83  VIA8_2CUT_E |
[03/17 15:44:31     46s] (I)      +---+------------------+-------------------+
[03/17 15:44:31     46s] [NR-eGR] Read 235 PG shapes
[03/17 15:44:31     46s] [NR-eGR] Read 0 clock shapes
[03/17 15:44:31     46s] [NR-eGR] Read 0 other shapes
[03/17 15:44:31     46s] [NR-eGR] #Routing Blockages  : 0
[03/17 15:44:31     46s] [NR-eGR] #Instance Blockages : 363
[03/17 15:44:31     46s] [NR-eGR] #PG Blockages       : 235
[03/17 15:44:31     46s] [NR-eGR] #Halo Blockages     : 0
[03/17 15:44:31     46s] [NR-eGR] #Boundary Blockages : 0
[03/17 15:44:31     46s] [NR-eGR] #Clock Blockages    : 0
[03/17 15:44:31     46s] [NR-eGR] #Other Blockages    : 0
[03/17 15:44:31     46s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/17 15:44:31     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/17 15:44:31     46s] [NR-eGR] Read 17 nets ( ignored 0 )
[03/17 15:44:31     46s] (I)      early_global_route_priority property id does not exist.
[03/17 15:44:31     46s] (I)      Read Num Blocks=598  Num Prerouted Wires=0  Num CS=0
[03/17 15:44:31     46s] (I)      Layer 0 (H) : #blockages 388 : #preroutes 0
[03/17 15:44:31     46s] (I)      Layer 1 (V) : #blockages 20 : #preroutes 0
[03/17 15:44:31     46s] (I)      Layer 2 (H) : #blockages 20 : #preroutes 0
[03/17 15:44:31     46s] (I)      Layer 3 (V) : #blockages 20 : #preroutes 0
[03/17 15:44:31     46s] (I)      Layer 4 (H) : #blockages 20 : #preroutes 0
[03/17 15:44:31     46s] (I)      Layer 5 (V) : #blockages 20 : #preroutes 0
[03/17 15:44:31     46s] (I)      Layer 6 (H) : #blockages 20 : #preroutes 0
[03/17 15:44:31     46s] (I)      Layer 7 (V) : #blockages 50 : #preroutes 0
[03/17 15:44:31     46s] (I)      Layer 8 (H) : #blockages 40 : #preroutes 0
[03/17 15:44:31     46s] (I)      Number of ignored nets                =      0
[03/17 15:44:31     46s] (I)      Number of connected nets              =      0
[03/17 15:44:31     46s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/17 15:44:31     46s] (I)      Number of clock nets                  =      0.  Ignored: No
[03/17 15:44:31     46s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/17 15:44:31     46s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/17 15:44:31     46s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/17 15:44:31     46s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/17 15:44:31     46s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/17 15:44:31     46s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/17 15:44:31     46s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/17 15:44:31     46s] (I)      Ndr track 0 does not exist
[03/17 15:44:31     46s] (I)      ---------------------Grid Graph Info--------------------
[03/17 15:44:31     46s] (I)      Routing area        : (0, 0) - (49880, 45240)
[03/17 15:44:31     46s] (I)      Core area           : (12180, 12180) - (37700, 33060)
[03/17 15:44:31     46s] (I)      Site width          :   580  (dbu)
[03/17 15:44:31     46s] (I)      Row height          :  5220  (dbu)
[03/17 15:44:31     46s] (I)      GCell row height    :  5220  (dbu)
[03/17 15:44:31     46s] (I)      GCell width         :  5220  (dbu)
[03/17 15:44:31     46s] (I)      GCell height        :  5220  (dbu)
[03/17 15:44:31     46s] (I)      Grid                :    10     9     9
[03/17 15:44:31     46s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[03/17 15:44:31     46s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[03/17 15:44:31     46s] (I)      Horizontal capacity :  5220     0  5220     0  5220     0  5220     0  5220
[03/17 15:44:31     46s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[03/17 15:44:31     46s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[03/17 15:44:31     46s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[03/17 15:44:31     46s] (I)      Default pitch size  :   580   580   580   580   580   580   580  1740  1740
[03/17 15:44:31     46s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[03/17 15:44:31     46s] (I)      Num tracks per GCell:  9.00  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[03/17 15:44:31     46s] (I)      Total num of tracks :    78    86    78    86    78    86    78    28    25
[03/17 15:44:31     46s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[03/17 15:44:31     46s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[03/17 15:44:31     46s] (I)      --------------------------------------------------------
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] [NR-eGR] ============ Routing rule table ============
[03/17 15:44:31     46s] [NR-eGR] Rule id: 0  Nets: 17
[03/17 15:44:31     46s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/17 15:44:31     46s] (I)                    Layer    1    2    3    4    5    6    7     8     9 
[03/17 15:44:31     46s] (I)                    Pitch  580  580  580  580  580  580  580  1740  1740 
[03/17 15:44:31     46s] (I)             #Used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:44:31     46s] (I)       #Fully used tracks    1    1    1    1    1    1    1     1     1 
[03/17 15:44:31     46s] [NR-eGR] ========================================
[03/17 15:44:31     46s] [NR-eGR] 
[03/17 15:44:31     46s] (I)      =============== Blocked Tracks ===============
[03/17 15:44:31     46s] (I)      +-------+---------+----------+---------------+
[03/17 15:44:31     46s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/17 15:44:31     46s] (I)      +-------+---------+----------+---------------+
[03/17 15:44:31     46s] (I)      |     1 |     780 |      230 |        29.49% |
[03/17 15:44:31     46s] (I)      |     2 |     774 |      112 |        14.47% |
[03/17 15:44:31     46s] (I)      |     3 |     780 |       64 |         8.21% |
[03/17 15:44:31     46s] (I)      |     4 |     774 |      112 |        14.47% |
[03/17 15:44:31     46s] (I)      |     5 |     780 |       64 |         8.21% |
[03/17 15:44:31     46s] (I)      |     6 |     774 |      112 |        14.47% |
[03/17 15:44:31     46s] (I)      |     7 |     780 |       64 |         8.21% |
[03/17 15:44:31     46s] (I)      |     8 |     252 |      144 |        57.14% |
[03/17 15:44:31     46s] (I)      |     9 |     250 |      144 |        57.60% |
[03/17 15:44:31     46s] (I)      +-------+---------+----------+---------------+
[03/17 15:44:31     46s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2030.88 MB )
[03/17 15:44:31     46s] (I)      Reset routing kernel
[03/17 15:44:31     46s] (I)      Started Global Routing ( Curr Mem: 2030.88 MB )
[03/17 15:44:31     46s] (I)      totalPins=34  totalGlobalPin=34 (100.00%)
[03/17 15:44:31     46s] (I)      total 2D Cap : 5197 = (2881 H, 2316 V)
[03/17 15:44:31     46s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [1, 9]
[03/17 15:44:31     46s] (I)      
[03/17 15:44:31     46s] (I)      ============  Phase 1a Route ============
[03/17 15:44:31     46s] (I)      Usage: 49 = (16 H, 33 V) = (0.56% H, 1.42% V) = (4.176e+01um H, 8.613e+01um V)
[03/17 15:44:31     46s] (I)      
[03/17 15:44:31     46s] (I)      ============  Phase 1b Route ============
[03/17 15:44:31     46s] (I)      Usage: 49 = (16 H, 33 V) = (0.56% H, 1.42% V) = (4.176e+01um H, 8.613e+01um V)
[03/17 15:44:31     46s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.278900e+02um
[03/17 15:44:31     46s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/17 15:44:31     46s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/17 15:44:31     46s] (I)      
[03/17 15:44:31     46s] (I)      ============  Phase 1c Route ============
[03/17 15:44:31     46s] (I)      Usage: 49 = (16 H, 33 V) = (0.56% H, 1.42% V) = (4.176e+01um H, 8.613e+01um V)
[03/17 15:44:31     46s] (I)      
[03/17 15:44:31     46s] (I)      ============  Phase 1d Route ============
[03/17 15:44:31     46s] (I)      Usage: 49 = (16 H, 33 V) = (0.56% H, 1.42% V) = (4.176e+01um H, 8.613e+01um V)
[03/17 15:44:31     46s] (I)      
[03/17 15:44:31     46s] (I)      ============  Phase 1e Route ============
[03/17 15:44:31     46s] (I)      Usage: 49 = (16 H, 33 V) = (0.56% H, 1.42% V) = (4.176e+01um H, 8.613e+01um V)
[03/17 15:44:31     46s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.278900e+02um
[03/17 15:44:31     46s] (I)      
[03/17 15:44:31     46s] (I)      ============  Phase 1l Route ============
[03/17 15:44:31     46s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/17 15:44:31     46s] (I)      Layer  1:        492         0         0         135         594    (18.52%) 
[03/17 15:44:31     46s] (I)      Layer  2:        650        26         0           0         720    ( 0.00%) 
[03/17 15:44:31     46s] (I)      Layer  3:        660        15         0           0         729    ( 0.00%) 
[03/17 15:44:31     46s] (I)      Layer  4:        650         6         0           0         720    ( 0.00%) 
[03/17 15:44:31     46s] (I)      Layer  5:        660         0         0           0         729    ( 0.00%) 
[03/17 15:44:31     46s] (I)      Layer  6:        650         0         0           0         720    ( 0.00%) 
[03/17 15:44:31     46s] (I)      Layer  7:        660         0         0           0         729    ( 0.00%) 
[03/17 15:44:31     46s] (I)      Layer  8:         87         0         0          48         192    (20.00%) 
[03/17 15:44:31     46s] (I)      Layer  9:         87         0         0          54         189    (22.22%) 
[03/17 15:44:31     46s] (I)      Total:          4596        47         0         237        5322    ( 4.26%) 
[03/17 15:44:31     46s] (I)      
[03/17 15:44:31     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/17 15:44:31     46s] [NR-eGR]                        OverCon            
[03/17 15:44:31     46s] [NR-eGR]                         #Gcell     %Gcell
[03/17 15:44:31     46s] [NR-eGR]        Layer               (1)    OverCon
[03/17 15:44:31     46s] [NR-eGR] ----------------------------------------------
[03/17 15:44:31     46s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR] ----------------------------------------------
[03/17 15:44:31     46s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/17 15:44:31     46s] [NR-eGR] 
[03/17 15:44:31     46s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2030.88 MB )
[03/17 15:44:31     46s] (I)      total 2D Cap : 5221 = (2895 H, 2326 V)
[03/17 15:44:31     46s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/17 15:44:31     46s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2030.9M
[03/17 15:44:31     46s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.006, REAL:0.006, MEM:2030.9M, EPOCH TIME: 1742206471.675345
[03/17 15:44:31     46s] OPERPROF: Starting HotSpotCal at level 1, MEM:2030.9M, EPOCH TIME: 1742206471.675356
[03/17 15:44:31     46s] [hotspot] +------------+---------------+---------------+
[03/17 15:44:31     46s] [hotspot] |            |   max hotspot | total hotspot |
[03/17 15:44:31     46s] [hotspot] +------------+---------------+---------------+
[03/17 15:44:31     46s] [hotspot] | normalized |          0.00 |          0.00 |
[03/17 15:44:31     46s] [hotspot] +------------+---------------+---------------+
[03/17 15:44:31     46s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/17 15:44:31     46s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/17 15:44:31     46s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2030.9M, EPOCH TIME: 1742206471.675436
[03/17 15:44:31     46s] Skipped repairing congestion.
[03/17 15:44:31     46s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2030.9M, EPOCH TIME: 1742206471.675454
[03/17 15:44:31     46s] Starting Early Global Route wiring: mem = 2030.9M
[03/17 15:44:31     46s] (I)      ============= Track Assignment ============
[03/17 15:44:31     46s] (I)      Started Track Assignment (1T) ( Curr Mem: 2030.88 MB )
[03/17 15:44:31     46s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[03/17 15:44:31     46s] (I)      Run Multi-thread track assignment
[03/17 15:44:31     46s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2030.88 MB )
[03/17 15:44:31     46s] (I)      Started Export ( Curr Mem: 2030.88 MB )
[03/17 15:44:31     46s] [NR-eGR]                 Length (um)  Vias 
[03/17 15:44:31     46s] [NR-eGR] ----------------------------------
[03/17 15:44:31     46s] [NR-eGR]  Metal1  (1H)             6    20 
[03/17 15:44:31     46s] [NR-eGR]  Metal2  (2V)            67     9 
[03/17 15:44:31     46s] [NR-eGR]  Metal3  (3H)            40     3 
[03/17 15:44:31     46s] [NR-eGR]  Metal4  (4V)            25     0 
[03/17 15:44:31     46s] [NR-eGR]  Metal5  (5H)             0     0 
[03/17 15:44:31     46s] [NR-eGR]  Metal6  (6V)             0     0 
[03/17 15:44:31     46s] [NR-eGR]  Metal7  (7H)             0     0 
[03/17 15:44:31     46s] [NR-eGR]  Metal8  (8V)             0     0 
[03/17 15:44:31     46s] [NR-eGR]  Metal9  (9H)             0     0 
[03/17 15:44:31     46s] [NR-eGR] ----------------------------------
[03/17 15:44:31     46s] [NR-eGR]          Total          138    32 
[03/17 15:44:31     46s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:44:31     46s] [NR-eGR] Total half perimeter of net bounding box: 137um
[03/17 15:44:31     46s] [NR-eGR] Total length: 138um, number of vias: 32
[03/17 15:44:31     46s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:44:31     46s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/17 15:44:31     46s] [NR-eGR] --------------------------------------------------------------------------
[03/17 15:44:31     46s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2030.88 MB )
[03/17 15:44:31     46s] Saved RC grid cleaned up.
[03/17 15:44:31     46s] Early Global Route wiring runtime: 0.00 seconds, mem = 2028.9M
[03/17 15:44:31     46s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.001, REAL:0.001, MEM:2028.9M, EPOCH TIME: 1742206471.676873
[03/17 15:44:31     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/17 15:44:31     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/17 15:44:31     46s] Tdgp not successfully inited but do clear! skip clearing
[03/17 15:44:31     46s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[03/17 15:44:31     46s] *** Finishing placeDesign default flow ***
[03/17 15:44:31     46s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 1, mem = 2028.9M **
[03/17 15:44:31     46s] Tdgp not successfully inited but do clear! skip clearing
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] *** Summary of all messages that are not suppressed in this session:
[03/17 15:44:31     46s] Severity  ID               Count  Summary                                  
[03/17 15:44:31     46s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/17 15:44:31     46s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[03/17 15:44:31     46s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/17 15:44:31     46s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[03/17 15:44:31     46s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/17 15:44:31     46s] *** Message Summary: 9 warning(s), 0 error(s)
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] *** placeDesign #2 [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:46.8/0:13:51.8 (0.1), mem = 2028.9M
[03/17 15:44:31     46s] 
[03/17 15:44:31     46s] =============================================================================================
[03/17 15:44:31     46s]  Final TAT Report : placeDesign #2                                              21.15-s110_1
[03/17 15:44:31     46s] =============================================================================================
[03/17 15:44:31     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/17 15:44:31     46s] ---------------------------------------------------------------------------------------------
[03/17 15:44:31     46s] [ TimingUpdate           ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    2.0
[03/17 15:44:31     46s] [ FullDelayCalc          ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/17 15:44:31     46s] [ MISC                   ]          0:00:00.7  (  97.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 15:44:31     46s] ---------------------------------------------------------------------------------------------
[03/17 15:44:31     46s]  placeDesign #2 TOTAL               0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/17 15:44:31     46s] ---------------------------------------------------------------------------------------------
[03/17 15:44:31     46s] 
[03/17 15:44:34     46s] <CMD> zoomBox -8.24900 2.96200 33.47600 24.11300
[03/17 15:44:35     46s] <CMD> zoomBox 1.59700 8.20300 23.37800 19.24400
[03/17 15:44:36     46s] <CMD> zoomBox -8.25050 2.98550 33.47600 24.13750
[03/17 15:44:36     47s] <CMD> zoomBox -11.88650 1.05900 37.20450 25.94400
[03/17 15:44:36     47s] <CMD> zoomBox -21.19500 -3.87300 46.75150 30.57000
[03/17 15:44:39     47s] <CMD> setLayerPreference node_layer -isVisible 0
[03/17 15:44:41     47s] <CMD> setLayerPreference node_layer -isVisible 1
[03/17 15:44:41     47s] <CMD> setLayerPreference node_layer -isVisible 0
[03/17 15:44:48     47s] <CMD> getFillerMode -quiet
[03/17 15:44:56     47s] <CMD> addFiller -cell FILL4 FILL32 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
[03/17 15:44:56     47s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2039.6M, EPOCH TIME: 1742206496.331920
[03/17 15:44:56     47s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2039.6M, EPOCH TIME: 1742206496.332012
[03/17 15:44:56     47s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2039.6M, EPOCH TIME: 1742206496.332033
[03/17 15:44:56     47s] Processing tracks to init pin-track alignment.
[03/17 15:44:56     47s] z: 2, totalTracks: 1
[03/17 15:44:56     47s] z: 4, totalTracks: 1
[03/17 15:44:56     47s] z: 6, totalTracks: 1
[03/17 15:44:56     47s] z: 8, totalTracks: 1
[03/17 15:44:56     47s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[03/17 15:44:56     47s] All LLGs are deleted
[03/17 15:44:56     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:56     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:56     47s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2039.6M, EPOCH TIME: 1742206496.333240
[03/17 15:44:56     47s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1742206496.333321
[03/17 15:44:56     47s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2039.6M, EPOCH TIME: 1742206496.333340
[03/17 15:44:56     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:56     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:56     47s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2039.6M, EPOCH TIME: 1742206496.333420
[03/17 15:44:56     47s] Max number of tech site patterns supported in site array is 256.
[03/17 15:44:56     47s] Core basic site is gsclib090site
[03/17 15:44:56     47s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2039.6M, EPOCH TIME: 1742206496.337972
[03/17 15:44:56     47s] After signature check, allow fast init is false, keep pre-filter is true.
[03/17 15:44:56     47s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/17 15:44:56     47s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1742206496.338042
[03/17 15:44:56     47s] SiteArray: non-trimmed site array dimensions = 4 x 44
[03/17 15:44:56     47s] SiteArray: use 8,192 bytes
[03/17 15:44:56     47s] SiteArray: current memory after site array memory allocation 2039.6M
[03/17 15:44:56     47s] SiteArray: FP blocked sites are writable
[03/17 15:44:56     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/17 15:44:56     47s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2039.6M, EPOCH TIME: 1742206496.338214
[03/17 15:44:56     47s] Process 89 wires and vias for routing blockage and capacity analysis
[03/17 15:44:56     47s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1742206496.338256
[03/17 15:44:56     47s] SiteArray: number of non floorplan blocked sites for llg default is 176
[03/17 15:44:56     47s] Atter site array init, number of instance map data is 0.
[03/17 15:44:56     47s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.005, REAL:0.005, MEM:2039.6M, EPOCH TIME: 1742206496.338438
[03/17 15:44:56     47s] 
[03/17 15:44:56     47s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[03/17 15:44:56     47s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2039.6M, EPOCH TIME: 1742206496.338578
[03/17 15:44:56     47s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2039.6M, EPOCH TIME: 1742206496.338589
[03/17 15:44:56     47s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1742206496.338600
[03/17 15:44:56     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2039.6MB).
[03/17 15:44:56     47s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:2039.6M, EPOCH TIME: 1742206496.338622
[03/17 15:44:56     47s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.007, REAL:0.007, MEM:2039.6M, EPOCH TIME: 1742206496.338631
[03/17 15:44:56     47s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2039.6M, EPOCH TIME: 1742206496.338639
[03/17 15:44:56     47s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[03/17 15:44:56     47s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1742206496.338668
[03/17 15:44:56     47s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2039.6M, EPOCH TIME: 1742206496.338731
[03/17 15:44:56     47s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2039.6M, EPOCH TIME: 1742206496.338740
[03/17 15:44:56     47s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2039.6M, EPOCH TIME: 1742206496.338784
[03/17 15:44:56     47s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2039.6M, EPOCH TIME: 1742206496.338795
[03/17 15:44:56     47s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/17 15:44:56     47s] AddFiller main function time CPU:0.000, REAL:0.000
[03/17 15:44:56     47s] Filler instance commit time CPU:0.000, REAL:0.000
[03/17 15:44:56     47s] *INFO: Adding fillers to top-module.
[03/17 15:44:56     47s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[03/17 15:44:56     47s] *INFO:   Added 0 filler inst  (cell FILL32 / prefix FILLER).
[03/17 15:44:56     47s] *INFO:   Added 0 filler inst  (cell FILL16 / prefix FILLER).
[03/17 15:44:56     47s] *INFO:   Added 4 filler insts (cell FILL8 / prefix FILLER).
[03/17 15:44:56     47s] *INFO:   Added 4 filler insts (cell FILL4 / prefix FILLER).
[03/17 15:44:56     47s] *INFO:   Added 0 filler inst  (cell FILL2 / prefix FILLER).
[03/17 15:44:56     47s] *INFO:   Added 0 filler inst  (cell FILL1 / prefix FILLER).
[03/17 15:44:56     47s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.001, REAL:0.001, MEM:2039.6M, EPOCH TIME: 1742206496.339309
[03/17 15:44:56     47s] *INFO: Total 8 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[03/17 15:44:56     47s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.001, REAL:0.001, MEM:2039.6M, EPOCH TIME: 1742206496.339326
[03/17 15:44:56     47s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2039.6M, EPOCH TIME: 1742206496.339334
[03/17 15:44:56     47s] For 8 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1742206496.339364
[03/17 15:44:56     47s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.001, REAL:0.001, MEM:2039.6M, EPOCH TIME: 1742206496.339372
[03/17 15:44:56     47s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.001, REAL:0.001, MEM:2039.6M, EPOCH TIME: 1742206496.339381
[03/17 15:44:56     47s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2039.6M, EPOCH TIME: 1742206496.339390
[03/17 15:44:56     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:24).
[03/17 15:44:56     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:56     47s] All LLGs are deleted
[03/17 15:44:56     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:56     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/17 15:44:56     47s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2039.6M, EPOCH TIME: 1742206496.339555
[03/17 15:44:56     47s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2039.6M, EPOCH TIME: 1742206496.339615
[03/17 15:44:56     47s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.001, REAL:0.001, MEM:2029.6M, EPOCH TIME: 1742206496.340246
[03/17 15:44:56     47s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.008, REAL:0.008, MEM:2029.6M, EPOCH TIME: 1742206496.340264
[03/17 15:44:58     47s] <CMD> setLayerPreference node_layer -isVisible 1
[03/17 15:45:14     48s] <CMD> saveDesign FULLADD.enc
[03/17 15:45:14     48s] #% Begin save design ... (date=03/17 15:45:14, mem=1788.1M)
[03/17 15:45:14     48s] % Begin Save ccopt configuration ... (date=03/17 15:45:14, mem=1788.1M)
[03/17 15:45:14     48s] % End Save ccopt configuration ... (date=03/17 15:45:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1789.7M, current mem=1789.7M)
[03/17 15:45:14     48s] % Begin Save netlist data ... (date=03/17 15:45:14, mem=1789.7M)
[03/17 15:45:14     48s] Writing Binary DB to FULLADD.enc.dat/fulladd.v.bin in single-threaded mode...
[03/17 15:45:14     48s] % End Save netlist data ... (date=03/17 15:45:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1790.0M, current mem=1790.0M)
[03/17 15:45:14     48s] Saving symbol-table file ...
[03/17 15:45:14     48s] Saving congestion map file FULLADD.enc.dat/fulladd.route.congmap.gz ...
[03/17 15:45:14     48s] % Begin Save AAE data ... (date=03/17 15:45:14, mem=1790.0M)
[03/17 15:45:14     48s] Saving AAE Data ...
[03/17 15:45:14     48s] % End Save AAE data ... (date=03/17 15:45:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1790.0M, current mem=1790.0M)
[03/17 15:45:14     48s] Saving preference file FULLADD.enc.dat/gui.pref.tcl ...
[03/17 15:45:14     48s] Saving mode setting ...
[03/17 15:45:14     48s] Saving global file ...
[03/17 15:45:14     48s] % Begin Save floorplan data ... (date=03/17 15:45:14, mem=1791.8M)
[03/17 15:45:14     48s] Saving floorplan file ...
[03/17 15:45:14     48s] % End Save floorplan data ... (date=03/17 15:45:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1791.8M, current mem=1791.8M)
[03/17 15:45:14     48s] Saving PG file FULLADD.enc.dat/fulladd.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Mar 17 15:45:14 2025)
[03/17 15:45:14     48s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2031.8M) ***
[03/17 15:45:14     48s] Saving Drc markers ...
[03/17 15:45:14     48s] ... No Drc file written since there is no markers found.
[03/17 15:45:14     48s] % Begin Save placement data ... (date=03/17 15:45:14, mem=1791.8M)
[03/17 15:45:14     48s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/17 15:45:14     48s] Save Adaptive View Pruning View Names to Binary file
[03/17 15:45:14     48s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2034.8M) ***
[03/17 15:45:14     48s] % End Save placement data ... (date=03/17 15:45:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.1M, current mem=1792.1M)
[03/17 15:45:14     48s] % Begin Save routing data ... (date=03/17 15:45:14, mem=1792.1M)
[03/17 15:45:14     48s] Saving route file ...
[03/17 15:45:14     48s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2031.8M) ***
[03/17 15:45:14     48s] % End Save routing data ... (date=03/17 15:45:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.3M, current mem=1792.3M)
[03/17 15:45:14     48s] Saving property file FULLADD.enc.dat/fulladd.prop
[03/17 15:45:14     48s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2034.8M) ***
[03/17 15:45:14     48s] #Saving pin access data to file FULLADD.enc.dat/fulladd.apa ...
[03/17 15:45:14     48s] #
[03/17 15:45:14     48s] % Begin Save power constraints data ... (date=03/17 15:45:14, mem=1793.4M)
[03/17 15:45:14     48s] % End Save power constraints data ... (date=03/17 15:45:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.4M, current mem=1793.4M)
[03/17 15:45:14     48s] Generated self-contained design FULLADD.enc.dat
[03/17 15:45:14     48s] #% End save design ... (date=03/17 15:45:14, total cpu=0:00:00.3, real=0:00:00.0, peak res=1797.9M, current mem=1797.9M)
[03/17 15:45:14     48s] *** Message Summary: 0 warning(s), 0 error(s)
[03/17 15:45:14     48s] 
[03/17 15:45:47     49s] <CMD> streamOut FULLADD.gds -libName DesignLib -units 2000 -mode ALL
[03/17 15:45:47     49s] Parse flat map file...
[03/17 15:45:47     49s] Writing GDSII file ...
[03/17 15:45:47     49s] 	****** db unit per micron = 2000 ******
[03/17 15:45:47     49s] 	****** output gds2 file unit per micron = 2000 ******
[03/17 15:45:47     49s] 	****** unit scaling factor = 1 ******
[03/17 15:45:47     49s] Output for instance
[03/17 15:45:47     49s] Output for bump
[03/17 15:45:47     49s] Output for physical terminals
[03/17 15:45:47     49s] Output for logical terminals
[03/17 15:45:47     49s] Output for regular nets
[03/17 15:45:47     49s] Output for special nets and metal fills
[03/17 15:45:47     49s] Output for via structure generation total number 12
[03/17 15:45:47     49s] Statistics for GDS generated (version 3)
[03/17 15:45:47     49s] ----------------------------------------
[03/17 15:45:47     49s] Stream Out Layer Mapping Information:
[03/17 15:45:47     49s] GDS Layer Number          GDS Layer Name
[03/17 15:45:47     49s] ----------------------------------------
[03/17 15:45:47     49s]     191                             COMP
[03/17 15:45:47     49s]     192                          DIEAREA
[03/17 15:45:47     49s]     181                           Metal9
[03/17 15:45:47     49s]     179                           Metal9
[03/17 15:45:47     49s]     178                           Metal9
[03/17 15:45:47     49s]     177                           Metal9
[03/17 15:45:47     49s]     176                           Metal9
[03/17 15:45:47     49s]     175                             Via8
[03/17 15:45:47     49s]     174                             Via8
[03/17 15:45:47     49s]     170                             Via8
[03/17 15:45:47     49s]     160                           Metal8
[03/17 15:45:47     49s]     158                           Metal8
[03/17 15:45:47     49s]     157                           Metal8
[03/17 15:45:47     49s]     156                           Metal8
[03/17 15:45:47     49s]     155                           Metal8
[03/17 15:45:47     49s]     154                             Via7
[03/17 15:45:47     49s]     153                             Via7
[03/17 15:45:47     49s]     149                             Via7
[03/17 15:45:47     49s]     139                           Metal7
[03/17 15:45:47     49s]     137                           Metal7
[03/17 15:45:47     49s]     136                           Metal7
[03/17 15:45:47     49s]     135                           Metal7
[03/17 15:45:47     49s]     134                           Metal7
[03/17 15:45:47     49s]     133                             Via6
[03/17 15:45:47     49s]     132                             Via6
[03/17 15:45:47     49s]     131                             Via6
[03/17 15:45:47     49s]     130                             Via6
[03/17 15:45:47     49s]     129                             Via6
[03/17 15:45:47     49s]     128                             Via6
[03/17 15:45:47     49s]     127                             Via6
[03/17 15:45:47     49s]     122                           Metal6
[03/17 15:45:47     49s]     121                           Metal6
[03/17 15:45:47     49s]     120                           Metal6
[03/17 15:45:47     49s]     119                           Metal6
[03/17 15:45:47     49s]     118                           Metal6
[03/17 15:45:47     49s]     53                            Metal3
[03/17 15:45:47     49s]     52                            Metal3
[03/17 15:45:47     49s]     185                           Metal9
[03/17 15:45:47     49s]     48                              Via2
[03/17 15:45:47     49s]     29                            Metal2
[03/17 15:45:47     49s]     180                           Metal9
[03/17 15:45:47     49s]     47                              Via2
[03/17 15:45:47     49s]     182                           Metal9
[03/17 15:45:47     49s]     44                              Via2
[03/17 15:45:47     49s]     43                              Via2
[03/17 15:45:47     49s]     172                             Via8
[03/17 15:45:47     49s]     38                            Metal2
[03/17 15:45:47     49s]     95                            Metal5
[03/17 15:45:47     49s]     36                            Metal2
[03/17 15:45:47     49s]     93                            Metal5
[03/17 15:45:47     49s]     112                             Via5
[03/17 15:45:47     49s]     55                            Metal3
[03/17 15:45:47     49s]     113                           Metal6
[03/17 15:45:47     49s]     32                            Metal2
[03/17 15:45:47     49s]     54                            Metal3
[03/17 15:45:47     49s]     31                            Metal2
[03/17 15:45:47     49s]     107                             Via5
[03/17 15:45:47     49s]     30                            Metal2
[03/17 15:45:47     49s]     49                              Via2
[03/17 15:45:47     49s]     106                             Via5
[03/17 15:45:47     49s]     33                            Metal2
[03/17 15:45:47     49s]     109                             Via5
[03/17 15:45:47     49s]     10                            Metal1
[03/17 15:45:47     49s]     86                              Via4
[03/17 15:45:47     49s]     50                            Metal3
[03/17 15:45:47     49s]     69                              Via3
[03/17 15:45:47     49s]     143                           Metal7
[03/17 15:45:47     49s]     6                               Cont
[03/17 15:45:47     49s]     169                             Via8
[03/17 15:45:47     49s]     35                            Metal2
[03/17 15:45:47     49s]     8                             Metal1
[03/17 15:45:47     49s]     164                           Metal8
[03/17 15:45:47     49s]     27                              Via1
[03/17 15:45:47     49s]     141                           Metal7
[03/17 15:45:47     49s]     3                               Cont
[03/17 15:45:47     49s]     51                            Metal3
[03/17 15:45:47     49s]     70                              Via3
[03/17 15:45:47     49s]     7                               Cont
[03/17 15:45:47     49s]     64                              Via3
[03/17 15:45:47     49s]     173                             Via8
[03/17 15:45:47     49s]     34                            Metal2
[03/17 15:45:47     49s]     92                            Metal5
[03/17 15:45:47     49s]     111                             Via5
[03/17 15:45:47     49s]     11                            Metal1
[03/17 15:45:47     49s]     142                           Metal7
[03/17 15:45:47     49s]     4                               Cont
[03/17 15:45:47     49s]     9                             Metal1
[03/17 15:45:47     49s]     28                              Via1
[03/17 15:45:47     49s]     85                              Via4
[03/17 15:45:47     49s]     138                           Metal7
[03/17 15:45:47     49s]     5                               Cont
[03/17 15:45:47     49s]     12                            Metal1
[03/17 15:45:47     49s]     88                              Via4
[03/17 15:45:47     49s]     183                           Metal9
[03/17 15:45:47     49s]     45                              Via2
[03/17 15:45:47     49s]     22                              Via1
[03/17 15:45:47     49s]     152                             Via7
[03/17 15:45:47     49s]     13                            Metal1
[03/17 15:45:47     49s]     71                            Metal4
[03/17 15:45:47     49s]     90                              Via4
[03/17 15:45:47     49s]     184                           Metal9
[03/17 15:45:47     49s]     46                              Via2
[03/17 15:45:47     49s]     161                           Metal8
[03/17 15:45:47     49s]     23                              Via1
[03/17 15:45:47     49s]     171                             Via8
[03/17 15:45:47     49s]     37                            Metal2
[03/17 15:45:47     49s]     94                            Metal5
[03/17 15:45:47     49s]     148                             Via7
[03/17 15:45:47     49s]     14                            Metal1
[03/17 15:45:47     49s]     15                            Metal1
[03/17 15:45:47     49s]     72                            Metal4
[03/17 15:45:47     49s]     91                              Via4
[03/17 15:45:47     49s]     150                             Via7
[03/17 15:45:47     49s]     16                            Metal1
[03/17 15:45:47     49s]     73                            Metal4
[03/17 15:45:47     49s]     159                           Metal8
[03/17 15:45:47     49s]     26                              Via1
[03/17 15:45:47     49s]     151                             Via7
[03/17 15:45:47     49s]     17                            Metal1
[03/17 15:45:47     49s]     74                            Metal4
[03/17 15:45:47     49s]     1                               Cont
[03/17 15:45:47     49s]     162                           Metal8
[03/17 15:45:47     49s]     24                              Via1
[03/17 15:45:47     49s]     140                           Metal7
[03/17 15:45:47     49s]     2                               Cont
[03/17 15:45:47     49s]     163                           Metal8
[03/17 15:45:47     49s]     25                              Via1
[03/17 15:45:47     49s]     56                            Metal3
[03/17 15:45:47     49s]     57                            Metal3
[03/17 15:45:47     49s]     114                           Metal6
[03/17 15:45:47     49s]     58                            Metal3
[03/17 15:45:47     49s]     115                           Metal6
[03/17 15:45:47     49s]     59                            Metal3
[03/17 15:45:47     49s]     116                           Metal6
[03/17 15:45:47     49s]     65                              Via3
[03/17 15:45:47     49s]     66                              Via3
[03/17 15:45:47     49s]     67                              Via3
[03/17 15:45:47     49s]     68                              Via3
[03/17 15:45:47     49s]     75                            Metal4
[03/17 15:45:47     49s]     76                            Metal4
[03/17 15:45:47     49s]     77                            Metal4
[03/17 15:45:47     49s]     78                            Metal4
[03/17 15:45:47     49s]     79                            Metal4
[03/17 15:45:47     49s]     80                            Metal4
[03/17 15:45:47     49s]     87                              Via4
[03/17 15:45:47     49s]     89                              Via4
[03/17 15:45:47     49s]     96                            Metal5
[03/17 15:45:47     49s]     97                            Metal5
[03/17 15:45:47     49s]     98                            Metal5
[03/17 15:45:47     49s]     99                            Metal5
[03/17 15:45:47     49s]     100                           Metal5
[03/17 15:45:47     49s]     101                           Metal5
[03/17 15:45:47     49s]     108                             Via5
[03/17 15:45:47     49s]     110                             Via5
[03/17 15:45:47     49s]     117                           Metal6
[03/17 15:45:47     49s]     189                           Metal9
[03/17 15:45:47     49s]     188                           Metal9
[03/17 15:45:47     49s]     187                           Metal9
[03/17 15:45:47     49s]     186                           Metal9
[03/17 15:45:47     49s]     168                           Metal8
[03/17 15:45:47     49s]     167                           Metal8
[03/17 15:45:47     49s]     166                           Metal8
[03/17 15:45:47     49s]     165                           Metal8
[03/17 15:45:47     49s]     147                           Metal7
[03/17 15:45:47     49s]     146                           Metal7
[03/17 15:45:47     49s]     145                           Metal7
[03/17 15:45:47     49s]     144                           Metal7
[03/17 15:45:47     49s]     63                            Metal3
[03/17 15:45:47     49s]     62                            Metal3
[03/17 15:45:47     49s]     39                            Metal2
[03/17 15:45:47     49s]     105                           Metal5
[03/17 15:45:47     49s]     103                           Metal5
[03/17 15:45:47     49s]     123                           Metal6
[03/17 15:45:47     49s]     42                            Metal2
[03/17 15:45:47     49s]     41                            Metal2
[03/17 15:45:47     49s]     40                            Metal2
[03/17 15:45:47     49s]     20                            Metal1
[03/17 15:45:47     49s]     60                            Metal3
[03/17 15:45:47     49s]     18                            Metal1
[03/17 15:45:47     49s]     61                            Metal3
[03/17 15:45:47     49s]     102                           Metal5
[03/17 15:45:47     49s]     21                            Metal1
[03/17 15:45:47     49s]     19                            Metal1
[03/17 15:45:47     49s]     81                            Metal4
[03/17 15:45:47     49s]     104                           Metal5
[03/17 15:45:47     49s]     82                            Metal4
[03/17 15:45:47     49s]     83                            Metal4
[03/17 15:45:47     49s]     84                            Metal4
[03/17 15:45:47     49s]     124                           Metal6
[03/17 15:45:47     49s]     125                           Metal6
[03/17 15:45:47     49s]     126                           Metal6
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Stream Out Information Processed for GDS version 3:
[03/17 15:45:47     49s] Units: 2000 DBU
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Object                             Count
[03/17 15:45:47     49s] ----------------------------------------
[03/17 15:45:47     49s] Instances                             24
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Ports/Pins                            14
[03/17 15:45:47     49s]     metal layer Metal2                 7
[03/17 15:45:47     49s]     metal layer Metal3                 4
[03/17 15:45:47     49s]     metal layer Metal4                 3
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Nets                                  26
[03/17 15:45:47     49s]     metal layer Metal1                 8
[03/17 15:45:47     49s]     metal layer Metal2                10
[03/17 15:45:47     49s]     metal layer Metal3                 5
[03/17 15:45:47     49s]     metal layer Metal4                 3
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s]     Via Instances                     32
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Special Nets                          31
[03/17 15:45:47     49s]     metal layer Metal1                15
[03/17 15:45:47     49s]     metal layer Metal8                 8
[03/17 15:45:47     49s]     metal layer Metal9                 8
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s]     Via Instances                    102
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Metal Fills                            0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s]     Via Instances                      0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Metal FillOPCs                         0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s]     Via Instances                      0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Metal FillDRCs                         0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s]     Via Instances                      0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Text                                  33
[03/17 15:45:47     49s]     metal layer Metal1                 3
[03/17 15:45:47     49s]     metal layer Metal2                18
[03/17 15:45:47     49s]     metal layer Metal3                 7
[03/17 15:45:47     49s]     metal layer Metal4                 3
[03/17 15:45:47     49s]     metal layer Metal8                 2
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Blockages                              0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Custom Text                            0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Custom Box                             0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] Trim Metal                             0
[03/17 15:45:47     49s] 
[03/17 15:45:47     49s] ######Streamout is finished!
[03/17 16:00:32     77s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Mar 17 16:00:32 2025
  Total CPU time:     0:01:19
  Total real time:    0:29:54
  Peak memory (main): 1812.92MB

[03/17 16:00:32     77s] 
[03/17 16:00:32     77s] *** Memory Usage v#1 (Current mem = 2084.219M, initial mem = 483.871M) ***
[03/17 16:00:32     77s] 
[03/17 16:00:32     77s] *** Summary of all messages that are not suppressed in this session:
[03/17 16:00:32     77s] Severity  ID               Count  Summary                                  
[03/17 16:00:32     77s] WARNING   IMPLF-151           49  The viaRule '%s' has been defined, the c...
[03/17 16:00:32     77s] WARNING   IMPLF-58           974  MACRO '%s' has been found in the databas...
[03/17 16:00:32     77s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[03/17 16:00:32     77s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/17 16:00:32     77s] ERROR     IMPLF-223          206  The LEF via '%s' definition already exis...
[03/17 16:00:32     77s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[03/17 16:00:32     77s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[03/17 16:00:32     77s] WARNING   IMPFP-325            3  Floorplan of the design is resized. All ...
[03/17 16:00:32     77s] WARNING   IMPFP-3961          10  The techSite '%s' has no related standar...
[03/17 16:00:32     77s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/17 16:00:32     77s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[03/17 16:00:32     77s] ERROR     IMPGTD-223           1  load_timing_debug_report %s failed.      
[03/17 16:00:32     77s] WARNING   IMPGTD-801           1  File (%s) does not contain any timing pa...
[03/17 16:00:32     77s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[03/17 16:00:32     77s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[03/17 16:00:32     77s] WARNING   IMPPP-354            3  The power planner did not generate the %...
[03/17 16:00:32     77s] WARNING   IMPPP-4051           3  Failed to add rings, because the IO cell...
[03/17 16:00:32     77s] WARNING   IMPPP-220            3  The power planner does not create core r...
[03/17 16:00:32     77s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[03/17 16:00:32     77s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[03/17 16:00:32     77s] WARNING   IMPSP-5134           1  Setting %s to %0.3f (microns) as a multi...
[03/17 16:00:32     77s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/17 16:00:32     77s] WARNING   IMPSP-5224           2  Option '%s' for command addEndCap is obs...
[03/17 16:00:32     77s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[03/17 16:00:32     77s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[03/17 16:00:32     77s] WARNING   IMPSP-9042           2  Scan chains were not defined, -place_glo...
[03/17 16:00:32     77s] WARNING   IMPSP-5534           3  '%s' and '%s' are using the same endcap ...
[03/17 16:00:32     77s] ERROR     IMPSP-2002           2  Density too high (%.1f%%), stopping deta...
[03/17 16:00:32     77s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/17 16:00:32     77s] WARNING   IMPOAX-793           4  Problem in processing library definition...
[03/17 16:00:32     77s] ERROR     IMPTCM-32            1  Wrong number of arguments specified for ...
[03/17 16:00:32     77s] ERROR     IMPQTF-4003          1  Form '%s' does not exist.                
[03/17 16:00:32     77s] WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
[03/17 16:00:32     77s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[03/17 16:00:32     77s] *** Message Summary: 2092 warning(s), 211 error(s)
[03/17 16:00:32     77s] 
[03/17 16:00:32     77s] --- Ending "Innovus" (totcpu=0:01:18, real=0:29:53, mem=2084.2M) ---
