m255
K4
z2
!s11f MIXED_VERSIONS
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/LABIV/Integracao/Quartus/software/IntegracaoNios/obj/default/runtime/sim/mentor
Eintegracaoplatformdesigner_mm_interconnect_0_avalon_st_adapter_001
Z1 w1657646407
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z5 8C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.vhd
Z6 FC:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.vhd
l0
L12 1
V=YkU>cS39hQ72]@7eD60U0
!s100 jLD:YCPHi`Zz[km^eidOd1
Z7 OV;C;2020.1;71
32
Z8 !s110 1657647030
!i10b 1
Z9 !s108 1657647030.000000
Z10 !s90 -reportprogress|300|C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.vhd|-work|avalon_st_adapter_001|
Z11 !s107 C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.vhd|
!i113 1
Z12 o-work avalon_st_adapter_001
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
DEx4 work 66 integracaoplatformdesigner_mm_interconnect_0_avalon_st_adapter_001 0 22 =YkU>cS39hQ72]@7eD60U0
!i122 0
l61
L44 99
VLjKSgbRza^[joP8n9JORT3
!s100 mI@l][<hh6S9=^gnYh^=12
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vIntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001
!s110 1657657241
!i10b 1
!s100 @dNe_FnEnhH0g3j:l9HdL3
!s11b Dg1SIo80bB@j0V0VzS_@n1
I`:Z2IS:iNZQU<D?MXOV?j0
VDg1SIo80bB@j0V0VzS_@n1
R0
w1657650780
8C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.v
FC:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.v
!i122 10
L0 9 194
OV;L;2020.1;71
r1
!s85 0
31
!s108 1657657241.000000
!s107 C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.v|
!s90 -reportprogress|300|C:/LABIV/Integracao/Quartus/IntegracaoPlatformDesigner/testbench/IntegracaoPlatformDesigner_tb/simulation/submodules/IntegracaoPlatformDesigner_mm_interconnect_0_avalon_st_adapter_001.v|-work|avalon_st_adapter_001|
!i113 1
R12
tCvgOpt 0
n@integracao@platform@designer_mm_interconnect_0_avalon_st_adapter_001
