{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 17:15:18 2018 " "Info: Processing started: Mon May 21 17:15:18 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off random -c random " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off random -c random" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Info: Found entity 1: random" {  } { { "random.v" "" { Text "D:/random/random.v" 1 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 term " "Info: Found entity 2: term" {  } { { "random.v" "" { Text "D:/random/random.v" 43 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "3 SEG_DEC " "Info: Found entity 3: SEG_DEC" {  } { { "random.v" "" { Text "D:/random/random.v" 87 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 random.v(29) " "Warning: Verilog HDL assignment warning at random.v(29): truncated value with size 8 to match size of target (7)" {  } { { "random.v" "" { Text "D:/random/random.v" 29 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 random.v(33) " "Warning: Verilog HDL assignment warning at random.v(33): truncated value with size 7 to match size of target (4)" {  } { { "random.v" "" { Text "D:/random/random.v" 33 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 random.v(69) " "Warning: Verilog HDL assignment warning at random.v(69): truncated value with size 3 to match size of target (2)" {  } { { "random.v" "" { Text "D:/random/random.v" 69 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "DEC_TMP random.v(71) " "Warning: Verilog HDL Always Construct warning at random.v(71): variable DEC_TMP may not be assigned a new value in every possible path through the Always Construct.  Variable DEC_TMP holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "random.v" "" { Text "D:/random/random.v" 71 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_SEL random.v(77) " "Warning: Verilog HDL Always Construct warning at random.v(77): variable SEG_SEL may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_SEL holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "random.v" "" { Text "D:/random/random.v" 77 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_DEC random.v(92) " "Warning: Verilog HDL Always Construct warning at random.v(92): variable SEG_DEC may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_DEC holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "random.v" "" { Text "D:/random/random.v" 92 0 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CLK_COUNT2\[0\] CLK_COUNT\[0\] " "Info: Duplicate register \"CLK_COUNT2\[0\]\" merged to single register \"CLK_COUNT\[0\]\"" {  } { { "random.v" "" { Text "D:/random/random.v" 22 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "term:u0\|SEL_SEG\[1\] data_in GND " "Warning: Reduced register \"term:u0\|SEL_SEG\[1\]\" with stuck data_in port to stuck value GND" {  } { { "random.v" "" { Text "D:/random/random.v" 68 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "term:u0\|SEG_SEL\[7\] " "Warning: LATCH primitive \"term:u0\|SEG_SEL\[7\]\" is permanently enabled" {  } { { "random.v" "" { Text "D:/random/random.v" 47 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "term:u0\|SEG_SEL\[5\] " "Warning: LATCH primitive \"term:u0\|SEG_SEL\[5\]\" is permanently enabled" {  } { { "random.v" "" { Text "D:/random/random.v" 47 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "term:u0\|DEC_TMP\[0\] " "Warning: LATCH primitive \"term:u0\|DEC_TMP\[0\]\" is permanently enabled" {  } { { "random.v" "" { Text "D:/random/random.v" 72 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "term:u0\|DEC_TMP\[1\] " "Warning: LATCH primitive \"term:u0\|DEC_TMP\[1\]\" is permanently enabled" {  } { { "random.v" "" { Text "D:/random/random.v" 72 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "term:u0\|DEC_TMP\[2\] " "Warning: LATCH primitive \"term:u0\|DEC_TMP\[2\]\" is permanently enabled" {  } { { "random.v" "" { Text "D:/random/random.v" 72 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "term:u0\|DEC_TMP\[3\] " "Warning: LATCH primitive \"term:u0\|DEC_TMP\[3\]\" is permanently enabled" {  } { { "random.v" "" { Text "D:/random/random.v" 72 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CLK_COUNT\[1\] CLK_COUNT2\[1\] " "Info: Duplicate register \"CLK_COUNT\[1\]\" merged to single register \"CLK_COUNT2\[1\]\"" {  } { { "random.v" "" { Text "D:/random/random.v" 17 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CLK_COUNT\[2\] CLK_COUNT2\[2\] " "Info: Duplicate register \"CLK_COUNT\[2\]\" merged to single register \"CLK_COUNT2\[2\]\"" {  } { { "random.v" "" { Text "D:/random/random.v" 17 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CLK_COUNT\[3\] CLK_COUNT2\[3\] " "Info: Duplicate register \"CLK_COUNT\[3\]\" merged to single register \"CLK_COUNT2\[3\]\"" {  } { { "random.v" "" { Text "D:/random/random.v" 17 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "term:u0\|counts\[0\]~104 52 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=52) from the following logic: \"term:u0\|counts\[0\]~104\"" {  } { { "random.v" "counts\[0\]~104" { Text "D:/random/random.v" 63 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_counter.tdf" 227 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_counter " "Info: Found entity 1: alt_synch_counter" {  } { { "alt_synch_counter.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/alt_synch_counter.tdf" 457 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_divide.tdf" 121 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/sign_div_unsign.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/sign_div_unsign.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign " "Info: Found entity 1: sign_div_unsign" {  } { { "sign_div_unsign.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/sign_div_unsign.tdf" 85 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/alt_u_div.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/alt_u_div.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div " "Info: Found entity 1: alt_u_div" {  } { { "alt_u_div.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/alt_u_div.tdf" 94 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/lpm_add_sub.tdf" 106 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus42/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus42/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/quartus42/libraries/megafunctions/altshift.tdf" 34 1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "8 " "Info: Ignored 8 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "8 " "Info: Ignored 8 SOFT buffer(s)" {  } {  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "random.v" "" { Text "D:/random/random.v" 63 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[6\] VCC " "Warning: Pin \"SEG_SEL\[6\]\" stuck at VCC" {  } { { "random.v" "" { Text "D:/random/random.v" 5 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[4\] VCC " "Warning: Pin \"SEG_SEL\[4\]\" stuck at VCC" {  } { { "random.v" "" { Text "D:/random/random.v" 5 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[3\] VCC " "Warning: Pin \"SEG_SEL\[3\]\" stuck at VCC" {  } { { "random.v" "" { Text "D:/random/random.v" 5 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[2\] VCC " "Warning: Pin \"SEG_SEL\[2\]\" stuck at VCC" {  } { { "random.v" "" { Text "D:/random/random.v" 5 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[1\] VCC " "Warning: Pin \"SEG_SEL\[1\]\" stuck at VCC" {  } { { "random.v" "" { Text "D:/random/random.v" 5 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[0\] VCC " "Warning: Pin \"SEG_SEL\[0\]\" stuck at VCC" {  } { { "random.v" "" { Text "D:/random/random.v" 5 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "463 " "Info: Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "23 " "Info: Implemented 23 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "438 " "Info: Implemented 438 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 17:15:20 2018 " "Info: Processing ended: Mon May 21 17:15:20 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
