#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Oct 04 12:24:29 2021
# Process ID: 11132
# Log file: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/vivado.log
# Journal file: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 699.664 ; gain = 167.082
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'FSM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav'
"xvlog -m64 -prj FSM_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto d5748bc7a41547bbab9533be3b12c79a --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_behav xil_defaultlib.FSM xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot FSM_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav/xsim.dir/FSM_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 169543482 -regid "210995377_0_0_247" -xml E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/b..."
    (file "E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav/xsim.dir/FSM_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 04 12:25:44 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 699.664 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "FSM_behav -key {Behavioral:sim_1:Functional:FSM} -tclbatch {FSM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source FSM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FSM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 702.168 ; gain = 2.504
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/FSM/clock} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/FSM/input_D} -radix bin {1 0ns}
add_force {/FSM/reset} -radix bin {0 0ns}
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/FSM/reset} -radix bin {0 0ns}
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/FSM/input_D} -radix bin {0 0ns}
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/FSM/input_D} -radix bin {1 0ns}
add_force {/FSM/clock} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/FSM/reset} -radix bin {1 0ns}
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/FSM/input_D} -radix bin {1 0ns}
force9
add_force {/FSM/clock} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
force10
add_force {/FSM/reset} -radix bin {1 0ns}
force11
run 10 ns
add_force {/FSM/input_D} -radix bin {1 0ns}
force12
add_force {/FSM/reset} -radix bin {0 0ns}
force13
run 10 ns
add_force {/FSM/input_D} -radix bin {0 0ns}
force14
run 10 ns
add_force {/FSM/input_D} -radix bin {1 0ns}
force15
run 10 ns
add_force {/FSM/input_D} -radix bin {0 0ns}
force16
run 10 ns
add_force {/FSM/input_D} -radix bin {0 0ns}
force17
run 10 ns
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from E:/vivado/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from E:/vivado/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from E:/vivado/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.183 . Memory (MB): peak = 945.434 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.183 . Memory (MB): peak = 945.434 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1057.219 ; gain = 318.313
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/n.xdc
close [ open E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/n.xdc w ]
import_files -fileset constrs_1 E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/n.xdc
add_files -fileset constrs_1 -norecurse E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/n.xdc
import_files -fileset constrs_1 E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/n.xdc
WARNING: [filemgmt 20-354] The following file(s) were not imported. Local copy of file(s) already exists:
E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/n.xdc
Hint: use the '-force' option to overwrite the local copies.
set_property target_constrs_file E:/vivado/Vivado/2014.4/examples/Vivado_Tutorial/Projects/lab12/lab12.srcs/constrs_1/imports/lab12/n.xdc [current_fileset -constrset]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1484.875 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 04 13:53:47 2021...
