// Seed: 382906336
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply1 id_4
);
  supply0 id_6, id_7;
  always @(posedge id_6 <= id_0 + id_0) $display(1, 1);
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wor id_3,
    input wor id_4,
    output wire id_5
);
  initial assume (1'd0);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0,
      id_1,
      id_2
  );
  wire id_7;
endmodule
