Protel Design System Design Rule Check
PCB File : F:\Bussiness\Projects\Tank_Level_Full\PCB\Control\Control.PcbDoc
Date     : 12/16/2020
Time     : 8:18:22 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=39.37mil) (All),(All)
   Violation between Clearance Constraint: (33.079mil < 39.37mil) Between Pad C2-2(3711.209mil,1000mil) on Multi-Layer And Track (3630.886mil,999.123mil)(3630.886mil,1109.129mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad C3-1(3815mil,1340mil) on Multi-Layer And Pad C3-2(3715mil,1340mil) on Multi-Layer 
   Violation between Clearance Constraint: (24.031mil < 39.37mil) Between Pad C3-1(3815mil,1340mil) on Multi-Layer And Track (3886.275mil,1277.338mil)(3886.275mil,1541.888mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad C4-1(3485mil,2315mil) on Multi-Layer And Pad C4-2(3585mil,2315mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad D2-1(4500mil,755mil) on Multi-Layer And Pad D2-2(4500mil,655mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad D3-1(4502.52mil,127.752mil) on Multi-Layer And Pad D3-2(4502.52mil,227.752mil) on Multi-Layer 
   Violation between Clearance Constraint: (28.288mil < 39.37mil) Between Pad D3-2(4502.52mil,227.752mil) on Multi-Layer And Track (4282.538mil,122.462mil)(4455.075mil,295mil) on Bottom Layer 
   Violation between Clearance Constraint: (20.004mil < 39.37mil) Between Pad D3-2(4502.52mil,227.752mil) on Multi-Layer And Track (4455.075mil,295mil)(4676.55mil,295mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad D4-1(4500mil,485mil) on Multi-Layer And Pad D4-2(4500mil,385mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-1(2686.275mil,1541.888mil) on Multi-Layer And Pad IC1-2(2786.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-10(3586.275mil,1541.888mil) on Multi-Layer And Pad IC1-11(3686.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-10(3586.275mil,1541.888mil) on Multi-Layer And Pad IC1-9(3486.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-12(3786.275mil,1541.888mil) on Multi-Layer And Pad IC1-13(3886.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-13(3886.275mil,1541.888mil) on Multi-Layer And Pad IC1-14(3986.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-14(3986.275mil,1541.888mil) on Multi-Layer And Pad IC1-15(4086.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-16(4186.275mil,1541.888mil) on Multi-Layer And Pad IC1-17(4286.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-17(4286.275mil,1541.888mil) on Multi-Layer And Pad IC1-18(4386.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-18(4386.275mil,1541.888mil) on Multi-Layer And Pad IC1-19(4486.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-19(4486.275mil,1541.888mil) on Multi-Layer And Pad IC1-20(4586.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-2(2786.275mil,1541.888mil) on Multi-Layer And Pad IC1-3(2886.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-21(4586.275mil,2151.967mil) on Multi-Layer And Pad IC1-22(4486.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-22(4486.275mil,2151.967mil) on Multi-Layer And Pad IC1-23(4386.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-23(4386.275mil,2151.967mil) on Multi-Layer And Pad IC1-24(4286.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-24(4286.275mil,2151.967mil) on Multi-Layer And Pad IC1-25(4186.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-25(4186.275mil,2151.967mil) on Multi-Layer And Pad IC1-26(4086.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-26(4086.275mil,2151.967mil) on Multi-Layer And Pad IC1-27(3986.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-27(3986.275mil,2151.967mil) on Multi-Layer And Pad IC1-28(3886.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-28(3886.275mil,2151.967mil) on Multi-Layer And Pad IC1-29(3786.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-29(3786.275mil,2151.967mil) on Multi-Layer And Pad IC1-30(3686.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-30(3686.275mil,2151.967mil) on Multi-Layer And Pad IC1-31(3586.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-31(3586.275mil,2151.967mil) on Multi-Layer And Pad IC1-32(3486.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-32(3486.275mil,2151.967mil) on Multi-Layer And Pad IC1-33(3386.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-33(3386.275mil,2151.967mil) on Multi-Layer And Pad IC1-34(3286.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-34(3286.275mil,2151.967mil) on Multi-Layer And Pad IC1-35(3186.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-35(3186.275mil,2151.967mil) on Multi-Layer And Pad IC1-36(3086.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-36(3086.275mil,2151.967mil) on Multi-Layer And Pad IC1-37(2986.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-37(2986.275mil,2151.967mil) on Multi-Layer And Pad IC1-38(2886.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-38(2886.275mil,2151.967mil) on Multi-Layer And Pad IC1-39(2786.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-39(2786.275mil,2151.967mil) on Multi-Layer And Pad IC1-40(2686.275mil,2151.967mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-4(2986.275mil,1541.888mil) on Multi-Layer And Pad IC1-5(3086.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-5(3086.275mil,1541.888mil) on Multi-Layer And Pad IC1-6(3186.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-6(3186.275mil,1541.888mil) on Multi-Layer And Pad IC1-7(3286.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad IC1-8(3386.275mil,1541.888mil) on Multi-Layer And Pad IC1-9(3486.275mil,1541.888mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad J13-1(3530mil,2455mil) on Multi-Layer And Pad J13-2(3630mil,2455mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad J14-1(2840mil,2700mil) on Multi-Layer And Pad J14-2(2940mil,2700mil) on Multi-Layer 
   Violation between Clearance Constraint: (32.401mil < 39.37mil) Between Pad J14-1(2840mil,2700mil) on Multi-Layer And Track (2698.386mil,2491.097mil)(2819.77mil,2612.48mil) on Bottom Layer 
   Violation between Clearance Constraint: (33.802mil < 39.37mil) Between Pad J14-2(2940mil,2700mil) on Multi-Layer And Track (2853.386mil,2735.877mil)(2918.974mil,2801.465mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.291mil < 39.37mil) Between Pad J14-2(2940mil,2700mil) on Multi-Layer And Track (2981.319mil,2612.48mil)(3125mil,2756.161mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad J6-1(1865mil,3145mil) on Multi-Layer And Pad J6-2(1965mil,3145mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad J7-1(1415mil,770mil) on Multi-Layer And Pad J7-2(1515mil,770mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad J8-1(1020mil,765mil) on Multi-Layer And Pad J8-2(920mil,765mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad J9-1(2000mil,765mil) on Multi-Layer And Pad J9-2(1900mil,765mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad LED1-1(605mil,3125mil) on Multi-Layer And Pad LED1-2(605mil,3025mil) on Multi-Layer 
   Violation between Clearance Constraint: (23.861mil < 39.37mil) Between Pad LED1-2(605mil,3025mil) on Multi-Layer And Track (539.727mil,3119.727mil)(604.727mil,3119.727mil) on Bottom Layer 
   Violation between Clearance Constraint: (23.861mil < 39.37mil) Between Pad LED1-2(605mil,3025mil) on Multi-Layer And Track (604.727mil,3119.727mil)(610mil,3125mil) on Bottom Layer 
   Violation between Clearance Constraint: (29.134mil < 39.37mil) Between Pad LED1-2(605mil,3025mil) on Multi-Layer And Track (610mil,3125mil)(765mil,3125mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad LED2-1(4275mil,660mil) on Multi-Layer And Pad LED2-2(4274mil,760mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad LED3-1(1275mil,2380mil) on Multi-Layer And Pad LED3-2(1175mil,2380mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad LED4-1(1275mil,2120mil) on Multi-Layer And Pad LED4-2(1175mil,2119mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad LED5-1(1280mil,1855mil) on Multi-Layer And Pad LED5-2(1180mil,1854mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P1-1(3385mil,2455mil) on Multi-Layer And Pad P1-2(3285mil,2455mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P1-2(3285mil,2455mil) on Multi-Layer And Pad P1-3(3185mil,2455mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P12-1(2825mil,2895mil) on Multi-Layer And Pad P12-2(2925mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P12-2(2925mil,2895mil) on Multi-Layer And Pad P12-3(3025mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P12-3(3025mil,2895mil) on Multi-Layer And Pad P12-4(3125mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P12-4(3125mil,2895mil) on Multi-Layer And Pad P12-5(3225mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P12-5(3225mil,2895mil) on Multi-Layer And Pad P12-6(3325mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P1-3(3185mil,2455mil) on Multi-Layer And Pad P1-4(3085mil,2455mil) on Multi-Layer 
   Violation between Clearance Constraint: (35.577mil < 39.37mil) Between Pad P1-3(3185mil,2455mil) on Multi-Layer And Track (3091.026mil,2486.026mil)(3164.252mil,2559.252mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P13-1(3185mil,2575mil) on Multi-Layer And Pad P13-2(3285mil,2575mil) on Multi-Layer 
   Violation between Clearance Constraint: (33.803mil < 39.37mil) Between Pad P13-1(3185mil,2575mil) on Multi-Layer And Track (3098.386mil,2629.327mil)(3130.673mil,2661.614mil) on Bottom Layer 
   Violation between Clearance Constraint: (36.229mil < 39.37mil) Between Pad P13-1(3185mil,2575mil) on Multi-Layer And Track (3130.673mil,2661.614mil)(3131.834mil,2661.614mil) on Bottom Layer 
   Violation between Clearance Constraint: (36.229mil < 39.37mil) Between Pad P13-1(3185mil,2575mil) on Multi-Layer And Track (3131.834mil,2661.614mil)(3225mil,2754.78mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P13-2(3285mil,2575mil) on Multi-Layer And Pad P13-3(3385mil,2575mil) on Multi-Layer 
   Violation between Clearance Constraint: (35.602mil < 39.37mil) Between Pad P13-3(3385mil,2575mil) on Multi-Layer And Track (3325mil,2640mil)(3325mil,2895mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P1-4(3085mil,2455mil) on Multi-Layer And Pad P1-5(2985mil,2455mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P14-1(1595mil,2020mil) on Multi-Layer And Pad P14-2(1595mil,2120mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P14-2(1595mil,2120mil) on Multi-Layer And Pad P14-3(1595mil,2220mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P1-5(2985mil,2455mil) on Multi-Layer And Pad P1-6(2885mil,2455mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P15-1(3357.5mil,800mil) on Multi-Layer And Pad P15-2(3457.5mil,800mil) on Multi-Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P15-1(3357.5mil,800mil) on Multi-Layer And Track (3457.5mil,652.953mil)(3457.5mil,790mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P15-2(3457.5mil,800mil) on Multi-Layer And Pad P15-3(3557.5mil,800mil) on Multi-Layer 
   Violation between Clearance Constraint: (38.999mil < 39.37mil) Between Pad P15-2(3457.5mil,800mil) on Multi-Layer And Track (3557.5mil,652.953mil)(3557.5mil,790mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.999mil < 39.37mil) Between Pad P15-3(3557.5mil,800mil) on Multi-Layer And Track (3457.5mil,652.953mil)(3457.5mil,790mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P1-6(2885mil,2455mil) on Multi-Layer And Pad P1-7(2785mil,2455mil) on Multi-Layer 
   Violation between Clearance Constraint: (33.802mil < 39.37mil) Between Pad P1-6(2885mil,2455mil) on Multi-Layer And Track (2791.026mil,2483.517mil)(2849.123mil,2541.614mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P16-1(2677.5mil,800mil) on Multi-Layer And Pad P16-2(2777.5mil,800mil) on Multi-Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P16-1(2677.5mil,800mil) on Multi-Layer And Track (2777.5mil,657.953mil)(2777.5mil,800mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P16-2(2777.5mil,800mil) on Multi-Layer And Pad P16-3(2877.5mil,800mil) on Multi-Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P16-2(2777.5mil,800mil) on Multi-Layer And Track (2677.5mil,657.953mil)(2677.5mil,800mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P16-3(2877.5mil,800mil) on Multi-Layer And Track (2777.5mil,657.953mil)(2777.5mil,800mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P1-7(2785mil,2455mil) on Multi-Layer And Pad P1-8(2685mil,2455mil) on Multi-Layer 
   Violation between Clearance Constraint: (33.958mil < 39.37mil) Between Pad P1-7(2785mil,2455mil) on Multi-Layer And Track (2698.386mil,2491.097mil)(2819.77mil,2612.48mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P2-1(1725mil,2605mil) on Multi-Layer And Pad P2-2(1825mil,2605mil) on Multi-Layer 
   Violation between Clearance Constraint: (33.803mil < 39.37mil) Between Pad P2-1(1725mil,2605mil) on Multi-Layer And Track (1766.689mil,2704.252mil)(1822.971mil,2647.971mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P2-2(1825mil,2605mil) on Multi-Layer And Pad P2-3(1925mil,2605mil) on Multi-Layer 
   Violation between Clearance Constraint: (29.134mil < 39.37mil) Between Pad P2-2(1825mil,2605mil) on Multi-Layer And Track (1677.441mil,2652.559mil)(1725mil,2605mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P3-1(4617.693mil,2895mil) on Multi-Layer And Pad P3-2(4517.693mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P3-2(4517.693mil,2895mil) on Multi-Layer And Pad P3-3(4417.693mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P3-3(4417.693mil,2895mil) on Multi-Layer And Pad P3-4(4317.693mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P3-4(4317.693mil,2895mil) on Multi-Layer And Pad P3-5(4217.693mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P3-5(4217.693mil,2895mil) on Multi-Layer And Pad P3-6(4117.693mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P3-6(4117.693mil,2895mil) on Multi-Layer And Pad P3-7(4017.693mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P3-7(4017.693mil,2895mil) on Multi-Layer And Pad P3-8(3917.693mil,2895mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P4-1(4060mil,480mil) on Multi-Layer And Pad P4-2(4060mil,380mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P4-2(4060mil,380mil) on Multi-Layer And Pad P4-3(4060mil,280mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P5-1(2785mil,1330mil) on Multi-Layer And Pad P5-2(2885mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P5-2(2885mil,1330mil) on Multi-Layer And Pad P5-3(2985mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P5-3(2985mil,1330mil) on Multi-Layer And Pad P5-4(3085mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P5-4(3085mil,1330mil) on Multi-Layer And Pad P5-5(3185mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P5-5(3185mil,1330mil) on Multi-Layer And Pad P5-6(3285mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P5-6(3285mil,1330mil) on Multi-Layer And Pad P5-7(3385mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P5-7(3385mil,1330mil) on Multi-Layer And Pad P5-8(3485mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P5-8(3485mil,1330mil) on Multi-Layer And Pad P5-9(3585mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P6-1(4485mil,1330mil) on Multi-Layer And Pad P6-2(4585mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P6-2(4585mil,1330mil) on Multi-Layer And Pad P6-3(4685mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P6-3(4685mil,1330mil) on Multi-Layer And Pad P6-4(4785mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P6-4(4785mil,1330mil) on Multi-Layer And Pad P6-5(4885mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P6-5(4885mil,1330mil) on Multi-Layer And Pad P6-6(4985mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P6-6(4985mil,1330mil) on Multi-Layer And Pad P6-7(5085mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P6-7(5085mil,1330mil) on Multi-Layer And Pad P6-8(5185mil,1330mil) on Multi-Layer 
   Violation between Clearance Constraint: (30.512mil < 39.37mil) Between Pad P6-8(5185mil,1330mil) on Multi-Layer And Track (5129.37mil,1244.37mil)(5220.469mil,1244.37mil) on Bottom Layer 
   Violation between Clearance Constraint: (32.818mil < 39.37mil) Between Pad P6-8(5185mil,1330mil) on Multi-Layer And Track (5220.469mil,1244.37mil)(5270.63mil,1294.531mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.386mil < 39.37mil) Between Pad P6-8(5185mil,1330mil) on Multi-Layer And Track (5270.63mil,1294.531mil)(5270.63mil,2173.42mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P7-1(4270mil,135mil) on Multi-Layer And Pad P7-2(4170mil,135mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P7-2(4170mil,135mil) on Multi-Layer And Pad P7-3(4070mil,135mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P8-1(3357.5mil,652.953mil) on Multi-Layer And Pad P8-2(3457.5mil,652.953mil) on Multi-Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P8-1(3357.5mil,652.953mil) on Multi-Layer And Track (3457.5mil,652.953mil)(3457.5mil,790mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P8-2(3457.5mil,652.953mil) on Multi-Layer And Pad P8-3(3557.5mil,652.953mil) on Multi-Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P8-2(3457.5mil,652.953mil) on Multi-Layer And Track (3357.5mil,645.079mil)(3357.5mil,652.953mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P8-2(3457.5mil,652.953mil) on Multi-Layer And Track (3557.5mil,652.953mil)(3557.5mil,790mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P8-3(3557.5mil,652.953mil) on Multi-Layer And Track (3457.5mil,652.953mil)(3457.5mil,790mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.894mil < 39.37mil) Between Pad P8-3(3557.5mil,652.953mil) on Multi-Layer And Track (3458.583mil,484.902mil)(3458.583mil,651.87mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P9-1(2677.5mil,657.953mil) on Multi-Layer And Pad P9-2(2777.5mil,657.953mil) on Multi-Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P9-1(2677.5mil,657.953mil) on Multi-Layer And Track (2777.5mil,657.953mil)(2777.5mil,800mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P9-1(2677.5mil,657.953mil) on Multi-Layer And Track (2777.5mil,657.953mil)(2777.657mil,657.795mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad P9-2(2777.5mil,657.953mil) on Multi-Layer And Pad P9-3(2877.5mil,657.953mil) on Multi-Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P9-2(2777.5mil,657.953mil) on Multi-Layer And Track (2629.692mil,602.271mil)(2677.5mil,650.079mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P9-2(2777.5mil,657.953mil) on Multi-Layer And Track (2677.5mil,650.079mil)(2677.5mil,657.953mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P9-2(2777.5mil,657.953mil) on Multi-Layer And Track (2677.5mil,657.953mil)(2677.5mil,800mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.977mil < 39.37mil) Between Pad P9-3(2877.5mil,657.953mil) on Multi-Layer And Track (2777.5mil,657.953mil)(2777.5mil,800mil) on Bottom Layer 
   Violation between Clearance Constraint: (38.819mil < 39.37mil) Between Pad P9-3(2877.5mil,657.953mil) on Multi-Layer And Track (2777.5mil,657.953mil)(2777.657mil,657.795mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad Q1-1(4330mil,330mil) on Multi-Layer And Pad Q1-2(4330mil,430mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad Q1-2(4330mil,430mil) on Multi-Layer And Pad Q1-3(4330mil,530mil) on Multi-Layer 
   Violation between Clearance Constraint: (21.123mil < 39.37mil) Between Pad R2-2(1740mil,2720mil) on Multi-Layer And Track (1502.756mil,2652.559mil)(1677.441mil,2652.559mil) on Bottom Layer 
   Violation between Clearance Constraint: (21.123mil < 39.37mil) Between Pad R2-2(1740mil,2720mil) on Multi-Layer And Track (1677.441mil,2652.559mil)(1725mil,2605mil) on Bottom Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad R3-1(4085mil,660mil) on Multi-Layer And Pad R3-2(4085mil,760mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad R4-1(870mil,485mil) on Multi-Layer And Pad R4-2(870mil,585mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad R5-1(1075mil,485mil) on Multi-Layer And Pad R5-2(1075mil,585mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad R6-1(1845mil,485mil) on Multi-Layer And Pad R6-2(1845mil,585mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad R7-1(2066.63mil,485mil) on Multi-Layer And Pad R7-2(2066.63mil,585mil) on Multi-Layer 
   Violation between Clearance Constraint: (37.008mil < 39.37mil) Between Pad R9-1(4180mil,480mil) on Multi-Layer And Pad R9-2(4180mil,380mil) on Multi-Layer 
Rule Violations :152

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=23.622mil) (Max=78.74mil) (Preferred=31.496mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-3(135mil,3120mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-4(135mil,125mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-4(135mil,1355mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-4(2920mil,1010mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-4(3685mil,2780mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-4(5405mil,125mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-4(5420mil,3120mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad J3-1(595.004mil,1949.326mil) on Multi-Layer Actual Rectangular Hole Width = 137.795mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J3-2(358.784mil,1949.326mil) on Multi-Layer Actual Rectangular Hole Width = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J3-2(476.894mil,1764.287mil) on Multi-Layer Actual Rectangular Hole Width = 118.11mil
Rule Violations :10

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4337.674mil,430.001mil) on Top Overlay And Pad Q1-1(4330mil,330mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4337.674mil,430.001mil) on Top Overlay And Pad Q1-3(4330mil,530mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad C1-1(3966.209mil,1000mil) on Multi-Layer And Track (3943.709mil,1040mil)(4133.709mil,1040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.336mil < 10mil) Between Pad C1-1(3966.209mil,1000mil) on Multi-Layer And Track (3943.709mil,960mil)(3943.709mil,1040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.037mil < 10mil) Between Pad C1-1(3966.209mil,1000mil) on Multi-Layer And Track (3943.709mil,960mil)(4133.709mil,960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad C2-1(3856.209mil,1000mil) on Multi-Layer And Track (3688.709mil,1040mil)(3878.709mil,1040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.037mil < 10mil) Between Pad C2-1(3856.209mil,1000mil) on Multi-Layer And Track (3688.709mil,960mil)(3878.709mil,960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.358mil < 10mil) Between Pad C2-1(3856.209mil,1000mil) on Multi-Layer And Track (3878.709mil,960mil)(3878.709mil,1040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad C2-2(3711.209mil,1000mil) on Multi-Layer And Track (3688.709mil,1040mil)(3878.709mil,1040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.336mil < 10mil) Between Pad C2-2(3711.209mil,1000mil) on Multi-Layer And Track (3688.709mil,960mil)(3688.709mil,1040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.336mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.037mil < 10mil) Between Pad C2-2(3711.209mil,1000mil) on Multi-Layer And Track (3688.709mil,960mil)(3878.709mil,960mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.037mil < 10mil) Between Pad C3-1(3815mil,1340mil) on Multi-Layer And Track (3670mil,1300mil)(3860mil,1300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad C3-1(3815mil,1340mil) on Multi-Layer And Track (3670mil,1380mil)(3860mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.037mil < 10mil) Between Pad C3-2(3715mil,1340mil) on Multi-Layer And Track (3670mil,1300mil)(3860mil,1300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad C3-2(3715mil,1340mil) on Multi-Layer And Track (3670mil,1380mil)(3860mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.037mil < 10mil) Between Pad C4-1(3485mil,2315mil) on Multi-Layer And Track (3440mil,2275mil)(3630mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad C4-1(3485mil,2315mil) on Multi-Layer And Track (3440mil,2355mil)(3630mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.037mil < 10mil) Between Pad C4-2(3585mil,2315mil) on Multi-Layer And Track (3440mil,2275mil)(3630mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.297mil < 10mil) Between Pad C4-2(3585mil,2315mil) on Multi-Layer And Track (3440mil,2355mil)(3630mil,2355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.583mil < 10mil) Between Pad D1-1(800mil,3090mil) on Multi-Layer And Track (800mil,2978.976mil)(800mil,3045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.393mil < 10mil) Between Pad D1-2(800mil,2690mil) on Multi-Layer And Track (800mil,2735mil)(800mil,2795.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.393mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(4500mil,655mil) on Multi-Layer And Track (4430mil,640mil)(4572.52mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(4502.52mil,227.752mil) on Multi-Layer And Track (4430mil,242.752mil)(4572.52mil,242.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(4500mil,385mil) on Multi-Layer And Track (4430mil,370mil)(4572.52mil,370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.248mil < 10mil) Between Pad Free-3(135mil,3120mil) on Multi-Layer And Track (25mil,2585mil)(25mil,3190mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.248mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.702mil < 10mil) Between Pad Free-3(135mil,3120mil) on Multi-Layer And Track (30mil,3195mil)(870mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.702mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.391mil < 10mil) Between Pad Free-4(5405mil,125mil) on Multi-Layer And Track (5215mil,235mil)(5510mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-10(3586.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-11(3686.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-12(3786.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-13(3886.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-14(3986.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-15(4086.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-18(4386.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-19(4486.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-2(2786.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-20(4586.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-21(4586.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-22(4486.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-23(4386.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-26(4086.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-27(3986.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-28(3886.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-29(3786.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-3(2886.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-30(3686.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-31(3586.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-34(3286.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-35(3186.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-36(3086.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-37(2986.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-38(2886.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-39(2786.275mil,2151.967mil) on Multi-Layer And Track (2601.275mil,2126.927mil)(4671.275mil,2126.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-4(2986.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-5(3086.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-6(3186.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC1-7(3286.275mil,1541.888mil) on Multi-Layer And Track (2601.275mil,1566.927mil)(4666.275mil,1566.927mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(226.296mil,1580.275mil) on Multi-Layer And Text "J1" (205.022mil,1495.037mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J13-1(3530mil,2455mil) on Multi-Layer And Track (3480mil,2405mil)(3680mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J13-1(3530mil,2455mil) on Multi-Layer And Track (3480mil,2505mil)(3680mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad J13-2(3630mil,2455mil) on Multi-Layer And Track (3480mil,2405mil)(3680mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad J13-2(3630mil,2455mil) on Multi-Layer And Track (3480mil,2505mil)(3680mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad J14-2(2940mil,2700mil) on Multi-Layer And Track (2790mil,2650mil)(2990mil,2650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad J14-2(2940mil,2700mil) on Multi-Layer And Track (2790mil,2750mil)(2990mil,2750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.254mil < 10mil) Between Pad J2-1(174.605mil,2226.256mil) on Multi-Layer And Text "J2" (214.99mil,2270.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.254mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-2(174.605mil,2426.256mil) on Multi-Layer And Text "J2" (214.99mil,2270.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad J3-1(595.004mil,1949.326mil) on Multi-Layer And Track (622.563mil,1772.161mil)(622.563mil,1848.933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.903mil < 10mil) Between Pad J3-1(595.004mil,1949.326mil) on Multi-Layer And Track (622.563mil,2053.657mil)(622.563mil,2126.492mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.903mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.492mil < 10mil) Between Pad J3-2(476.894mil,1764.287mil) on Multi-Layer And Text "-" (494.036mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.859mil < 10mil) Between Pad J3-2(476.894mil,1764.287mil) on Multi-Layer And Track (55.634mil,1772.161mil)(376.5mil,1772.161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.944mil < 10mil) Between Pad J3-2(476.894mil,1764.287mil) on Multi-Layer And Track (577.288mil,1772.161mil)(622.563mil,1772.161mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.967mil < 10mil) Between Pad J4-1(5390mil,555mil) on Multi-Layer And Text "J4" (5450.01mil,524.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J6-1(1865mil,3145mil) on Multi-Layer And Track (1815mil,3095mil)(2015mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J6-1(1865mil,3145mil) on Multi-Layer And Track (1815mil,3195mil)(2015mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad J6-2(1965mil,3145mil) on Multi-Layer And Track (1815mil,3095mil)(2015mil,3095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad J6-2(1965mil,3145mil) on Multi-Layer And Track (1815mil,3195mil)(2015mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J7-1(1415mil,770mil) on Multi-Layer And Track (1365mil,720mil)(1565mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J7-1(1415mil,770mil) on Multi-Layer And Track (1365mil,820mil)(1565mil,820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad J7-2(1515mil,770mil) on Multi-Layer And Track (1365mil,720mil)(1565mil,720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad J7-2(1515mil,770mil) on Multi-Layer And Track (1365mil,820mil)(1565mil,820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J8-1(1020mil,765mil) on Multi-Layer And Track (870mil,715mil)(1070mil,715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad J8-1(1020mil,765mil) on Multi-Layer And Track (870mil,815mil)(1070mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad J8-2(920mil,765mil) on Multi-Layer And Track (870mil,715mil)(1070mil,715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad J8-2(920mil,765mil) on Multi-Layer And Track (870mil,815mil)(1070mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad J9-2(1900mil,765mil) on Multi-Layer And Track (1850mil,715mil)(2050mil,715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad J9-2(1900mil,765mil) on Multi-Layer And Track (1850mil,815mil)(2050mil,815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P10-1(440mil,325mil) on Multi-Layer And Track (390mil,275mil)(390mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P10-1(440mil,325mil) on Multi-Layer And Track (490mil,275mil)(490mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P10-2(440mil,425mil) on Multi-Layer And Track (390mil,275mil)(390mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P10-2(440mil,425mil) on Multi-Layer And Track (490mil,275mil)(490mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P10-3(440mil,525mil) on Multi-Layer And Track (390mil,275mil)(390mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P10-3(440mil,525mil) on Multi-Layer And Track (490mil,275mil)(490mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P10-4(440mil,625mil) on Multi-Layer And Track (390mil,275mil)(390mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P10-4(440mil,625mil) on Multi-Layer And Track (490mil,275mil)(490mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P10-5(440mil,725mil) on Multi-Layer And Track (390mil,275mil)(390mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P10-5(440mil,725mil) on Multi-Layer And Track (490mil,275mil)(490mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P10-6(440mil,825mil) on Multi-Layer And Track (390mil,275mil)(390mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P10-6(440mil,825mil) on Multi-Layer And Track (490mil,275mil)(490mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P10-7(440mil,925mil) on Multi-Layer And Track (390mil,275mil)(390mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P10-7(440mil,925mil) on Multi-Layer And Track (490mil,275mil)(490mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P1-1(3385mil,2455mil) on Multi-Layer And Track (2635mil,2405mil)(3435mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P1-1(3385mil,2455mil) on Multi-Layer And Track (2635mil,2505mil)(3435mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P11-1(175mil,325mil) on Multi-Layer And Track (125mil,275mil)(125mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P11-1(175mil,325mil) on Multi-Layer And Track (225mil,275mil)(225mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P11-2(175mil,425mil) on Multi-Layer And Track (125mil,275mil)(125mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P11-2(175mil,425mil) on Multi-Layer And Track (225mil,275mil)(225mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P11-3(175mil,525mil) on Multi-Layer And Track (125mil,275mil)(125mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P11-3(175mil,525mil) on Multi-Layer And Track (225mil,275mil)(225mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P11-4(175mil,625mil) on Multi-Layer And Track (125mil,275mil)(125mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P11-4(175mil,625mil) on Multi-Layer And Track (225mil,275mil)(225mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P11-5(175mil,725mil) on Multi-Layer And Track (125mil,275mil)(125mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P11-5(175mil,725mil) on Multi-Layer And Track (225mil,275mil)(225mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P11-6(175mil,825mil) on Multi-Layer And Track (125mil,275mil)(125mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P11-6(175mil,825mil) on Multi-Layer And Track (225mil,275mil)(225mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P11-7(175mil,925mil) on Multi-Layer And Track (125mil,275mil)(125mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P11-7(175mil,925mil) on Multi-Layer And Track (225mil,275mil)(225mil,1075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P1-2(3285mil,2455mil) on Multi-Layer And Track (2635mil,2405mil)(3435mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P1-2(3285mil,2455mil) on Multi-Layer And Track (2635mil,2505mil)(3435mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P12-1(2825mil,2895mil) on Multi-Layer And Track (2775mil,2845mil)(3375mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P12-1(2825mil,2895mil) on Multi-Layer And Track (2775mil,2945mil)(3375mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P12-3(3025mil,2895mil) on Multi-Layer And Track (2775mil,2845mil)(3375mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P12-3(3025mil,2895mil) on Multi-Layer And Track (2775mil,2945mil)(3375mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.455mil < 10mil) Between Pad P12-3(3025mil,2895mil) on Multi-Layer And Track (2960mil,2770mil)(3020mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P12-4(3125mil,2895mil) on Multi-Layer And Track (2775mil,2845mil)(3375mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P12-4(3125mil,2895mil) on Multi-Layer And Track (2775mil,2945mil)(3375mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P12-5(3225mil,2895mil) on Multi-Layer And Track (2775mil,2845mil)(3375mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P12-5(3225mil,2895mil) on Multi-Layer And Track (2775mil,2945mil)(3375mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P12-6(3325mil,2895mil) on Multi-Layer And Track (2775mil,2845mil)(3375mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P12-6(3325mil,2895mil) on Multi-Layer And Track (2775mil,2945mil)(3375mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P1-3(3185mil,2455mil) on Multi-Layer And Track (2635mil,2405mil)(3435mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P1-3(3185mil,2455mil) on Multi-Layer And Track (2635mil,2505mil)(3435mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P13-1(3185mil,2575mil) on Multi-Layer And Track (3135mil,2525mil)(3435mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P13-1(3185mil,2575mil) on Multi-Layer And Track (3135mil,2625mil)(3435mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P13-2(3285mil,2575mil) on Multi-Layer And Track (3135mil,2525mil)(3435mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P13-2(3285mil,2575mil) on Multi-Layer And Track (3135mil,2625mil)(3435mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P13-3(3385mil,2575mil) on Multi-Layer And Track (3135mil,2525mil)(3435mil,2525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P13-3(3385mil,2575mil) on Multi-Layer And Track (3135mil,2625mil)(3435mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P1-4(3085mil,2455mil) on Multi-Layer And Track (2635mil,2405mil)(3435mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P1-4(3085mil,2455mil) on Multi-Layer And Track (2635mil,2505mil)(3435mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P14-1(1595mil,2020mil) on Multi-Layer And Track (1545mil,1970mil)(1545mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P14-1(1595mil,2020mil) on Multi-Layer And Track (1645mil,1970mil)(1645mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P14-2(1595mil,2120mil) on Multi-Layer And Track (1545mil,1970mil)(1545mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P14-2(1595mil,2120mil) on Multi-Layer And Track (1645mil,1970mil)(1645mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P14-3(1595mil,2220mil) on Multi-Layer And Track (1545mil,1970mil)(1545mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P14-3(1595mil,2220mil) on Multi-Layer And Track (1645mil,1970mil)(1645mil,2270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P1-5(2985mil,2455mil) on Multi-Layer And Track (2635mil,2405mil)(3435mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P1-5(2985mil,2455mil) on Multi-Layer And Track (2635mil,2505mil)(3435mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P15-1(3357.5mil,800mil) on Multi-Layer And Track (3307.5mil,750mil)(3607.5mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P15-1(3357.5mil,800mil) on Multi-Layer And Track (3307.5mil,850mil)(3607.5mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P15-2(3457.5mil,800mil) on Multi-Layer And Track (3307.5mil,750mil)(3607.5mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P15-2(3457.5mil,800mil) on Multi-Layer And Track (3307.5mil,850mil)(3607.5mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P1-6(2885mil,2455mil) on Multi-Layer And Track (2635mil,2405mil)(3435mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P1-6(2885mil,2455mil) on Multi-Layer And Track (2635mil,2505mil)(3435mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P16-1(2677.5mil,800mil) on Multi-Layer And Track (2627.5mil,750mil)(2927.5mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P16-1(2677.5mil,800mil) on Multi-Layer And Track (2627.5mil,850mil)(2927.5mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P16-2(2777.5mil,800mil) on Multi-Layer And Track (2627.5mil,750mil)(2927.5mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P16-2(2777.5mil,800mil) on Multi-Layer And Track (2627.5mil,850mil)(2927.5mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P16-3(2877.5mil,800mil) on Multi-Layer And Track (2627.5mil,750mil)(2927.5mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P16-3(2877.5mil,800mil) on Multi-Layer And Track (2627.5mil,850mil)(2927.5mil,850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P1-7(2785mil,2455mil) on Multi-Layer And Track (2635mil,2405mil)(3435mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P1-7(2785mil,2455mil) on Multi-Layer And Track (2635mil,2505mil)(3435mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P1-8(2685mil,2455mil) on Multi-Layer And Track (2635mil,2405mil)(3435mil,2405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P1-8(2685mil,2455mil) on Multi-Layer And Track (2635mil,2505mil)(3435mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P2-1(1725mil,2605mil) on Multi-Layer And Track (1675mil,2555mil)(1975mil,2555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P2-1(1725mil,2605mil) on Multi-Layer And Track (1675mil,2655mil)(1975mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P2-2(1825mil,2605mil) on Multi-Layer And Track (1675mil,2555mil)(1975mil,2555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P2-2(1825mil,2605mil) on Multi-Layer And Track (1675mil,2655mil)(1975mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P2-3(1925mil,2605mil) on Multi-Layer And Track (1675mil,2555mil)(1975mil,2555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P2-3(1925mil,2605mil) on Multi-Layer And Track (1675mil,2655mil)(1975mil,2655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P3-1(4617.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2845mil)(4667.693mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P3-1(4617.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2945mil)(4667.693mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P3-2(4517.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2845mil)(4667.693mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P3-2(4517.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2945mil)(4667.693mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P3-3(4417.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2845mil)(4667.693mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P3-3(4417.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2945mil)(4667.693mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P3-4(4317.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2845mil)(4667.693mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P3-4(4317.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2945mil)(4667.693mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P3-5(4217.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2845mil)(4667.693mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P3-5(4217.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2945mil)(4667.693mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P3-6(4117.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2845mil)(4667.693mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P3-6(4117.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2945mil)(4667.693mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P3-7(4017.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2845mil)(4667.693mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P3-7(4017.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2945mil)(4667.693mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P3-8(3917.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2845mil)(4667.693mil,2845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P3-8(3917.693mil,2895mil) on Multi-Layer And Track (3867.693mil,2945mil)(4667.693mil,2945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P4-1(4060mil,480mil) on Multi-Layer And Track (4010mil,230mil)(4010mil,530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P4-1(4060mil,480mil) on Multi-Layer And Track (4110mil,230mil)(4110mil,530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P4-2(4060mil,380mil) on Multi-Layer And Track (4010mil,230mil)(4010mil,530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P4-2(4060mil,380mil) on Multi-Layer And Track (4110mil,230mil)(4110mil,530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.845mil < 10mil) Between Pad P4-3(4060mil,280mil) on Multi-Layer And Track (4010mil,230mil)(4010mil,530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.845mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.042mil < 10mil) Between Pad P4-3(4060mil,280mil) on Multi-Layer And Track (4110mil,230mil)(4110mil,530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.042mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P5-1(2785mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P5-1(2785mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P5-2(2885mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P5-2(2885mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P5-3(2985mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P5-3(2985mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P5-4(3085mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P5-4(3085mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P5-5(3185mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P5-5(3185mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P5-6(3285mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P5-6(3285mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P5-7(3385mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P5-7(3385mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P5-8(3485mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P5-8(3485mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P5-9(3585mil,1330mil) on Multi-Layer And Text "C3" (3594.5mil,1302.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P5-9(3585mil,1330mil) on Multi-Layer And Track (2735mil,1280mil)(3655mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P5-9(3585mil,1330mil) on Multi-Layer And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P6-1(4485mil,1330mil) on Multi-Layer And Track (4435mil,1280mil)(5235mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P6-1(4485mil,1330mil) on Multi-Layer And Track (4435mil,1380mil)(5235mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P6-2(4585mil,1330mil) on Multi-Layer And Track (4435mil,1280mil)(5235mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P6-2(4585mil,1330mil) on Multi-Layer And Track (4435mil,1380mil)(5235mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P6-3(4685mil,1330mil) on Multi-Layer And Track (4435mil,1280mil)(5235mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P6-3(4685mil,1330mil) on Multi-Layer And Track (4435mil,1380mil)(5235mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P6-4(4785mil,1330mil) on Multi-Layer And Track (4435mil,1280mil)(5235mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P6-4(4785mil,1330mil) on Multi-Layer And Track (4435mil,1380mil)(5235mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P6-5(4885mil,1330mil) on Multi-Layer And Track (4435mil,1280mil)(5235mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P6-5(4885mil,1330mil) on Multi-Layer And Track (4435mil,1380mil)(5235mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P6-6(4985mil,1330mil) on Multi-Layer And Track (4435mil,1280mil)(5235mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P6-6(4985mil,1330mil) on Multi-Layer And Track (4435mil,1380mil)(5235mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P6-7(5085mil,1330mil) on Multi-Layer And Track (4435mil,1280mil)(5235mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P6-7(5085mil,1330mil) on Multi-Layer And Track (4435mil,1380mil)(5235mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P6-8(5185mil,1330mil) on Multi-Layer And Track (4435mil,1280mil)(5235mil,1280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P6-8(5185mil,1330mil) on Multi-Layer And Track (4435mil,1380mil)(5235mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P7-1(4270mil,135mil) on Multi-Layer And Track (4020mil,185mil)(4320mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P7-1(4270mil,135mil) on Multi-Layer And Track (4020mil,85mil)(4320mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P7-2(4170mil,135mil) on Multi-Layer And Track (4020mil,185mil)(4320mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P7-2(4170mil,135mil) on Multi-Layer And Track (4020mil,85mil)(4320mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P7-3(4070mil,135mil) on Multi-Layer And Track (4020mil,185mil)(4320mil,185mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P7-3(4070mil,135mil) on Multi-Layer And Track (4020mil,85mil)(4320mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P8-1(3357.5mil,652.953mil) on Multi-Layer And Track (3307.5mil,602.953mil)(3607.5mil,602.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P8-1(3357.5mil,652.953mil) on Multi-Layer And Track (3307.5mil,702.953mil)(3607.5mil,702.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P8-3(3557.5mil,652.953mil) on Multi-Layer And Track (3307.5mil,602.953mil)(3607.5mil,602.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P8-3(3557.5mil,652.953mil) on Multi-Layer And Track (3307.5mil,702.953mil)(3607.5mil,702.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P9-1(2677.5mil,657.953mil) on Multi-Layer And Track (2627.5mil,607.953mil)(2927.5mil,607.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.63mil < 10mil) Between Pad P9-1(2677.5mil,657.953mil) on Multi-Layer And Track (2627.5mil,707.953mil)(2927.5mil,707.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P9-2(2777.5mil,657.953mil) on Multi-Layer And Track (2627.5mil,607.953mil)(2927.5mil,607.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P9-2(2777.5mil,657.953mil) on Multi-Layer And Track (2627.5mil,707.953mil)(2927.5mil,707.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.132mil < 10mil) Between Pad P9-3(2877.5mil,657.953mil) on Multi-Layer And Track (2627.5mil,607.953mil)(2927.5mil,607.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.225mil < 10mil) Between Pad P9-3(2877.5mil,657.953mil) on Multi-Layer And Track (2627.5mil,707.953mil)(2927.5mil,707.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.225mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.389mil < 10mil) Between Pad Q1-1(4330mil,330mil) on Multi-Layer And Track (4337.674mil,335.71mil)(4387.875mil,348.699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.389mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(4330mil,430mil) on Multi-Layer And Text "R9" (4260.5mil,519.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(4330mil,530mil) on Multi-Layer And Text "R9" (4260.5mil,519.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.58mil < 10mil) Between Pad Q1-3(4330mil,530mil) on Multi-Layer And Track (4337.674mil,524.292mil)(4387.875mil,511.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.58mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.665mil < 10mil) Between Pad R1-2(605mil,2925mil) on Multi-Layer And Track (605mil,2855mil)(605mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.006mil < 10mil) Between Pad R2-1(1740mil,3020mil) on Multi-Layer And Track (1690mil,2975mil)(1790mil,2975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.594mil < 10mil) Between Pad R2-1(1740mil,3020mil) on Multi-Layer And Track (1740mil,2975mil)(1740mil,2995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.594mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.793mil < 10mil) Between Pad R2-2(1740mil,2720mil) on Multi-Layer And Track (1740mil,2750mil)(1740mil,2790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R3-1(4085mil,660mil) on Multi-Layer And Track (4040mil,615mil)(4040mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.006mil < 10mil) Between Pad R3-1(4085mil,660mil) on Multi-Layer And Track (4040mil,615mil)(4130mil,615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R3-1(4085mil,660mil) on Multi-Layer And Track (4130mil,615mil)(4130mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R3-2(4085mil,760mil) on Multi-Layer And Track (4040mil,615mil)(4040mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(4085mil,760mil) on Multi-Layer And Track (4040mil,770mil)(4130mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R3-2(4085mil,760mil) on Multi-Layer And Track (4130mil,615mil)(4130mil,770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R4-1(870mil,485mil) on Multi-Layer And Track (825mil,440mil)(825mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.006mil < 10mil) Between Pad R4-1(870mil,485mil) on Multi-Layer And Track (825mil,440mil)(915mil,440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R4-1(870mil,485mil) on Multi-Layer And Track (915mil,440mil)(915mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R4-2(870mil,585mil) on Multi-Layer And Track (825mil,440mil)(825mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(870mil,585mil) on Multi-Layer And Track (825mil,595mil)(915mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R4-2(870mil,585mil) on Multi-Layer And Track (915mil,440mil)(915mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R5-1(1075mil,485mil) on Multi-Layer And Track (1030mil,440mil)(1030mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.006mil < 10mil) Between Pad R5-1(1075mil,485mil) on Multi-Layer And Track (1030mil,440mil)(1120mil,440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R5-1(1075mil,485mil) on Multi-Layer And Track (1120mil,440mil)(1120mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R5-2(1075mil,585mil) on Multi-Layer And Track (1030mil,440mil)(1030mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(1075mil,585mil) on Multi-Layer And Track (1030mil,595mil)(1120mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R5-2(1075mil,585mil) on Multi-Layer And Track (1120mil,440mil)(1120mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R6-1(1845mil,485mil) on Multi-Layer And Track (1800mil,440mil)(1800mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.006mil < 10mil) Between Pad R6-1(1845mil,485mil) on Multi-Layer And Track (1800mil,440mil)(1890mil,440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R6-1(1845mil,485mil) on Multi-Layer And Track (1890mil,440mil)(1890mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R6-2(1845mil,585mil) on Multi-Layer And Track (1800mil,440mil)(1800mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(1845mil,585mil) on Multi-Layer And Track (1800mil,595mil)(1890mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R6-2(1845mil,585mil) on Multi-Layer And Track (1890mil,440mil)(1890mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R7-1(2066.63mil,485mil) on Multi-Layer And Track (2021.63mil,440mil)(2021.63mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.006mil < 10mil) Between Pad R7-1(2066.63mil,485mil) on Multi-Layer And Track (2021.63mil,440mil)(2111.63mil,440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R7-1(2066.63mil,485mil) on Multi-Layer And Track (2111.63mil,440mil)(2111.63mil,595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R8-1(1445mil,2020mil) on Multi-Layer And Track (1395mil,2065mil)(1495mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.644mil < 10mil) Between Pad R8-1(1445mil,2020mil) on Multi-Layer And Track (1445mil,2045mil)(1445mil,2065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.665mil < 10mil) Between Pad R8-2(1445mil,2320mil) on Multi-Layer And Track (1445mil,2250mil)(1445mil,2290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.719mil < 10mil) Between Pad R9-1(4180mil,480mil) on Multi-Layer And Track (4135mil,370mil)(4135mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.719mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R9-1(4180mil,480mil) on Multi-Layer And Track (4135mil,525mil)(4225mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad R9-1(4180mil,480mil) on Multi-Layer And Track (4225mil,370mil)(4225mil,525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW1-1(418.978mil,2772.916mil) on Multi-Layer And Track (206.025mil,2772.916mil)(376.025mil,2772.916mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.249mil < 10mil) Between Pad SW1-1(418.978mil,2772.916mil) on Multi-Layer And Track (408.939mil,2812.063mil)(408.939mil,2907.956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.249mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.044mil < 10mil) Between Pad SW1-2(163.072mil,2950.082mil) on Multi-Layer And Track (173.112mil,2809.833mil)(173.112mil,2911.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.497mil < 10mil) Between Pad SW1-2(163.072mil,2950.082mil) on Multi-Layer And Track (205.726mil,2948.569mil)(375.726mil,2948.569mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad SW1-2(418.978mil,2950.082mil) on Multi-Layer And Track (205.726mil,2948.569mil)(375.726mil,2948.569mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.133mil < 10mil) Between Pad SW1-2(418.978mil,2950.082mil) on Multi-Layer And Track (408.939mil,2812.063mil)(408.939mil,2907.956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.821mil < 10mil) Between Pad SW2-1(1867.047mil,2841.417mil) on Multi-Layer And Track (1877.087mil,2878.333mil)(1877.087mil,2980.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW2-1(1867.047mil,2841.417mil) on Multi-Layer And Track (1910mil,2841.417mil)(2080mil,2841.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW2-1(2122.953mil,2841.417mil) on Multi-Layer And Track (1910mil,2841.417mil)(2080mil,2841.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.249mil < 10mil) Between Pad SW2-1(2122.953mil,2841.417mil) on Multi-Layer And Track (2112.913mil,2880.564mil)(2112.913mil,2976.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.249mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.044mil < 10mil) Between Pad SW2-2(1867.047mil,3018.583mil) on Multi-Layer And Track (1877.087mil,2878.333mil)(1877.087mil,2980.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.497mil < 10mil) Between Pad SW2-2(1867.047mil,3018.583mil) on Multi-Layer And Track (1909.701mil,3017.07mil)(2079.701mil,3017.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad SW2-2(2122.953mil,3018.583mil) on Multi-Layer And Track (1909.701mil,3017.07mil)(2079.701mil,3017.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.133mil < 10mil) Between Pad SW2-2(2122.953mil,3018.583mil) on Multi-Layer And Track (2112.913mil,2880.564mil)(2112.913mil,2976.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.821mil < 10mil) Between Pad SW3-1(1597.047mil,176.417mil) on Multi-Layer And Track (1607.087mil,213.333mil)(1607.087mil,315.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW3-1(1597.047mil,176.417mil) on Multi-Layer And Track (1640mil,176.417mil)(1810mil,176.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW3-1(1852.953mil,176.417mil) on Multi-Layer And Track (1640mil,176.417mil)(1810mil,176.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.249mil < 10mil) Between Pad SW3-1(1852.953mil,176.417mil) on Multi-Layer And Track (1842.913mil,215.564mil)(1842.913mil,311.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.249mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.044mil < 10mil) Between Pad SW3-2(1597.047mil,353.583mil) on Multi-Layer And Track (1607.087mil,213.333mil)(1607.087mil,315.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.497mil < 10mil) Between Pad SW3-2(1597.047mil,353.583mil) on Multi-Layer And Track (1639.701mil,352.07mil)(1809.701mil,352.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad SW3-2(1852.953mil,353.583mil) on Multi-Layer And Track (1639.701mil,352.07mil)(1809.701mil,352.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.133mil < 10mil) Between Pad SW3-2(1852.953mil,353.583mil) on Multi-Layer And Track (1842.913mil,215.564mil)(1842.913mil,311.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW4-1(2315.906mil,177.835mil) on Multi-Layer And Track (2102.953mil,177.835mil)(2272.953mil,177.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.249mil < 10mil) Between Pad SW4-1(2315.906mil,177.835mil) on Multi-Layer And Track (2305.866mil,216.982mil)(2305.866mil,312.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.249mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.044mil < 10mil) Between Pad SW4-2(2060mil,355mil) on Multi-Layer And Track (2070.039mil,214.751mil)(2070.039mil,316.785mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.497mil < 10mil) Between Pad SW4-2(2060mil,355mil) on Multi-Layer And Track (2102.654mil,353.487mil)(2272.654mil,353.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad SW4-2(2315.906mil,355mil) on Multi-Layer And Track (2102.654mil,353.487mil)(2272.654mil,353.487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.133mil < 10mil) Between Pad SW4-2(2315.906mil,355mil) on Multi-Layer And Track (2305.866mil,216.982mil)(2305.866mil,312.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.93mil < 10mil) Between Pad SW5-1(612.047mil,176.417mil) on Multi-Layer And Track (560mil,55mil)(560mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.821mil < 10mil) Between Pad SW5-1(612.047mil,176.417mil) on Multi-Layer And Track (622.087mil,213.333mil)(622.087mil,315.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW5-1(612.047mil,176.417mil) on Multi-Layer And Track (655mil,176.417mil)(825mil,176.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW5-1(867.953mil,176.417mil) on Multi-Layer And Track (655mil,176.417mil)(825mil,176.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.249mil < 10mil) Between Pad SW5-1(867.953mil,176.417mil) on Multi-Layer And Track (857.913mil,215.564mil)(857.913mil,311.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.249mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.93mil < 10mil) Between Pad SW5-2(612.047mil,353.583mil) on Multi-Layer And Track (560mil,55mil)(560mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.044mil < 10mil) Between Pad SW5-2(612.047mil,353.583mil) on Multi-Layer And Track (622.087mil,213.333mil)(622.087mil,315.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.497mil < 10mil) Between Pad SW5-2(612.047mil,353.583mil) on Multi-Layer And Track (654.701mil,352.07mil)(824.701mil,352.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad SW5-2(867.953mil,353.583mil) on Multi-Layer And Track (654.701mil,352.07mil)(824.701mil,352.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.133mil < 10mil) Between Pad SW5-2(867.953mil,353.583mil) on Multi-Layer And Track (857.913mil,215.564mil)(857.913mil,311.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad SW6-1(1332.953mil,176.417mil) on Multi-Layer And Track (1120mil,176.417mil)(1290mil,176.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.249mil < 10mil) Between Pad SW6-1(1332.953mil,176.417mil) on Multi-Layer And Track (1322.913mil,215.564mil)(1322.913mil,311.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.249mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.044mil < 10mil) Between Pad SW6-2(1077.047mil,353.583mil) on Multi-Layer And Track (1087.087mil,213.333mil)(1087.087mil,315.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.497mil < 10mil) Between Pad SW6-2(1077.047mil,353.583mil) on Multi-Layer And Track (1119.701mil,352.07mil)(1289.701mil,352.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.095mil < 10mil) Between Pad SW6-2(1332.953mil,353.583mil) on Multi-Layer And Track (1119.701mil,352.07mil)(1289.701mil,352.07mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.133mil < 10mil) Between Pad SW6-2(1332.953mil,353.583mil) on Multi-Layer And Track (1322.913mil,215.564mil)(1322.913mil,311.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.133mil]
Rule Violations :327

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4337.674mil,430.001mil) on Top Overlay And Text "R9" (4260.5mil,519.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Text "+" (494.679mil,1500mil) on Top Overlay And Track (295mil,1485mil)(880mil,1485mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (9.931mil < 10mil) Between Text "Burner" (2965mil,3175.922mil) on Top Overlay And Track (3200mil,3195mil)(3375mil,3195mil) on Top Overlay Silk Text to Silk Clearance [9.931mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C3" (3594.5mil,1302.5mil) on Top Overlay And Track (2735mil,1380mil)(3655mil,1380mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.332mil < 10mil) Between Text "D1" (824.99mil,2840.013mil) on Top Overlay And Track (753.74mil,2795.905mil)(753.74mil,2978.976mil) on Top Overlay Silk Text to Silk Clearance [2.332mil]
   Violation between Silk To Silk Clearance Constraint: (7.571mil < 10mil) Between Text "PD2" (2020mil,850mil) on Top Overlay And Track (555mil,1025mil)(2390mil,1025mil) on Top Overlay Silk Text to Silk Clearance [7.571mil]
   Violation between Silk To Silk Clearance Constraint: (5mil < 10mil) Between Text "PROG" (1800mil,2670mil) on Top Overlay And Track (1675mil,2655mil)(1975mil,2655mil) on Top Overlay Silk Text to Silk Clearance [5mil]
   Violation between Silk To Silk Clearance Constraint: (9.177mil < 10mil) Between Text "PROG" (1800mil,2670mil) on Top Overlay And Track (1975mil,2555mil)(1975mil,2655mil) on Top Overlay Silk Text to Silk Clearance [9.177mil]
   Violation between Silk To Silk Clearance Constraint: (8.912mil < 10mil) Between Text "R9" (4260.5mil,519.5mil) on Top Overlay And Track (4337.674mil,524.292mil)(4387.875mil,511.303mil) on Top Overlay Silk Text to Silk Clearance [8.912mil]
   Violation between Silk To Silk Clearance Constraint: (2.571mil < 10mil) Between Text "RST" (2860mil,3025mil) on Top Overlay And Track (2780mil,3195mil)(2950mil,3195mil) on Top Overlay Silk Text to Silk Clearance [2.571mil]
   Violation between Silk To Silk Clearance Constraint: (7.571mil < 10mil) Between Text "VCC" (1440mil,850mil) on Top Overlay And Track (555mil,1025mil)(2390mil,1025mil) on Top Overlay Silk Text to Silk Clearance [7.571mil]
Rule Violations :11

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02