Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 23 15:28:55 2019
| Host         : hei running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.074       -0.114                      2                43654        0.031        0.000                      0                43654        3.750        0.000                       0                 15516  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.074       -0.114                      2                38951        0.031        0.000                      0                38951        3.750        0.000                       0                 15516  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.433        0.000                      0                 4703        1.127        0.000                      0                 4703  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.074ns,  Total Violation       -0.114ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 8.817ns (90.377%)  route 0.939ns (9.623%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.730     3.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X59Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/Q
                         net (fo=7, routed)           0.623     4.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/p_1_in[1]
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[3]_i_5__0/O
                         net (fo=1, routed)           0.000     4.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[3]_i_5__0_n_0
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.689 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.917 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.662 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.890 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.118    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001    10.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_i_4__0/O[3]
                         net (fo=1, routed)           0.306    12.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf0[255]
    SLICE_X60Y64         LUT4 (Prop_lut4_I2_O)        0.306    12.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[255]_i_2__1/O
                         net (fo=1, routed)           0.000    12.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[255]_i_2__1_n_0
    SLICE_X60Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X60Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]/C
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X60Y64         FDCE (Setup_fdce_C_D)        0.031    12.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.771ns  (logic 8.835ns (90.421%)  route 0.936ns (9.579%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.730     3.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X59Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/Q
                         net (fo=7, routed)           0.623     4.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/p_1_in[1]
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[3]_i_5__0/O
                         net (fo=1, routed)           0.000     4.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[3]_i_5__0_n_0
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.689 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.917 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.662 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.890 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.118    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001    10.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.188 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_i_4__0/O[1]
                         net (fo=1, routed)           0.303    12.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf0[253]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.303    12.795 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[253]_i_1__0/O
                         net (fo=1, routed)           0.000    12.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[253]_i_1__0_n_0
    SLICE_X62Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X62Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[253]/C
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.081    12.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[253]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 8.589ns (88.808%)  route 1.082ns (11.191%))
  Logic Levels:           64  (CARRY4=62 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X65Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.456     3.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[9]/Q
                         net (fo=7, routed)           0.780     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/p_1_in[8]
    SLICE_X64Y5          LUT2 (Prop_lut2_I0_O)        0.124     4.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf[11]_i_6/O
                         net (fo=1, routed)           0.000     4.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf[11]_i_6_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[11]_i_2_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[15]_i_2_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[19]_i_2_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[23]_i_2_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[27]_i_2_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[31]_i_2_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[35]_i_2_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[39]_i_2_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[43]_i_2_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[47]_i_2_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[51]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[55]_i_2_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[59]_i_2_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[63]_i_2_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[67]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[71]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[75]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[79]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[83]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[87]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[91]_i_2_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[95]_i_2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[99]_i_2_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[103]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[107]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[111]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[115]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[119]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[123]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[127]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[131]_i_2_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[135]_i_2_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[139]_i_2_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.689 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[143]_i_2_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[147]_i_2_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[151]_i_2_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[155]_i_2_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[159]_i_2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[163]_i_2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[167]_i_2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[171]_i_2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[175]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[179]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[183]_i_2_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[187]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[191]_i_2_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[195]_i_2_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[199]_i_2_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[203]_i_2_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[207]_i_2_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[211]_i_2_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[215]_i_2_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[219]_i_2_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[223]_i_2_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[227]_i_2_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[231]_i_2_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[235]_i_2_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[239]_i_2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[243]_i_2_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[247]_i_2_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[251]_i_2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.102 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_i_4/O[1]
                         net (fo=1, routed)           0.292    12.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf0[253]
    SLICE_X67Y66         LUT4 (Prop_lut4_I2_O)        0.303    12.697 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf[253]_i_1/O
                         net (fo=1, routed)           0.000    12.697    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf[253]_i_1_n_0
    SLICE_X67Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X67Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[253]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X67Y66         FDCE (Setup_fdce_C_D)        0.031    12.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[253]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.697    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 8.571ns (88.791%)  route 1.082ns (11.209%))
  Logic Levels:           64  (CARRY4=62 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.732     3.026    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X65Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDCE (Prop_fdce_C_Q)         0.456     3.482 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[9]/Q
                         net (fo=7, routed)           0.780     4.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/p_1_in[8]
    SLICE_X64Y5          LUT2 (Prop_lut2_I0_O)        0.124     4.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf[11]_i_6/O
                         net (fo=1, routed)           0.000     4.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf[11]_i_6_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[11]_i_2_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.032 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.032    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[15]_i_2_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.146 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.146    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[19]_i_2_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.260 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.260    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[23]_i_2_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.374 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.374    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[27]_i_2_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[31]_i_2_n_0
    SLICE_X64Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.602 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[35]_i_2_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.716 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.716    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[39]_i_2_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.830 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[43]_i_2_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[47]_i_2_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[51]_i_2_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[55]_i_2_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[59]_i_2_n_0
    SLICE_X64Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[63]_i_2_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[67]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[71]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[75]_i_2_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[79]_i_2_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[83]_i_2_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.093    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[87]_i_2_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[91]_i_2_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.321 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[95]_i_2_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.435 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[99]_i_2_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[103]_i_2_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.663 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[107]_i_2_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[111]_i_2_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[115]_i_2_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[119]_i_2_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[123]_i_2_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[127]_i_2_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[131]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[131]_i_2_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[135]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[135]_i_2_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[139]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[139]_i_2_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.689 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[143]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[143]_i_2_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[147]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[147]_i_2_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[151]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[151]_i_2_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[155]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[155]_i_2_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[159]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[159]_i_2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[163]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[163]_i_2_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[167]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[167]_i_2_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[171]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[171]_i_2_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[175]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[175]_i_2_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.715 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[179]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[179]_i_2_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[183]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[183]_i_2_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[187]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[187]_i_2_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[191]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[191]_i_2_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[195]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[195]_i_2_n_0
    SLICE_X64Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[199]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[199]_i_2_n_0
    SLICE_X64Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.400 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[203]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.400    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[203]_i_2_n_0
    SLICE_X64Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.514 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[207]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.514    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[207]_i_2_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[211]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[211]_i_2_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.742 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[215]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[215]_i_2_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[219]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[219]_i_2_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.970 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[223]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[223]_i_2_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.084 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[227]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.084    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[227]_i_2_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.198 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[231]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[231]_i_2_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.312 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[235]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[235]_i_2_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[239]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[239]_i_2_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.540 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[243]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.540    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[243]_i_2_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.654 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[247]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[247]_i_2_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.768 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[251]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[251]_i_2_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.081 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]_i_4/O[3]
                         net (fo=1, routed)           0.292    12.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf0[255]
    SLICE_X67Y66         LUT4 (Prop_lut4_I2_O)        0.306    12.679 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf[255]_i_2/O
                         net (fo=1, routed)           0.000    12.679    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf[255]_i_2_n_0
    SLICE_X67Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X67Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X67Y66         FDCE (Setup_fdce_C_D)        0.029    12.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/result_buf_reg[255]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.712ns  (logic 8.612ns (88.677%)  route 1.100ns (11.323%))
  Logic Levels:           65  (CARRY4=64 LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X66Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y2          FDCE (Prop_fdce_C_Q)         0.518     3.545 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/Q
                         net (fo=778, routed)         1.090     4.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/counter_reg[0]_1
    SLICE_X66Y4          LUT2 (Prop_lut2_I1_O)        0.150     4.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P[7]_i_5/O
                         net (fo=1, routed)           0.000     4.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P[7]_i_5_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[7]_i_1_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[11]_i_1_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[15]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[19]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[23]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[27]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[31]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[35]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.192 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[39]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[43]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[47]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[51]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[55]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[59]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[63]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[67]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[71]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[75]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[79]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[83]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[87]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[91]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[95]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.956    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[99]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[103]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[107]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[111]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[115]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[119]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[123]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[127]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[131]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[135]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[139]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[143]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[147]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[151]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[155]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[159]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[163]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[167]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[171]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[175]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[179]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[183]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[187]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[191]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.765 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[195]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[199]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[203]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[207]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[211]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.350    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[215]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[219]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[223]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[227]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[231]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[235]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[243]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[247]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]_i_1_n_0
    SLICE_X66Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[257]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[257]_i_2_n_7
    SLICE_X66Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.533    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X66Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]/C
                         clock pessimism              0.115    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X66Y67         FDCE (Setup_fdce_C_D)        0.109    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[256]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -12.739    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 8.555ns (88.579%)  route 1.103ns (11.421%))
  Logic Levels:           65  (CARRY4=64 LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X66Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y2          FDCE (Prop_fdce_C_Q)         0.518     3.545 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/Q
                         net (fo=778, routed)         1.093     4.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/counter_reg[0]_1
    SLICE_X65Y4          LUT2 (Prop_lut2_I1_O)        0.152     4.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q[7]_i_5/O
                         net (fo=1, routed)           0.000     4.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q[7]_i_5_n_0
    SLICE_X65Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     5.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[7]_i_1_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[11]_i_1_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[15]_i_1_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[19]_i_1_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[23]_i_1_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[27]_i_1_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[31]_i_1_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[35]_i_1_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[39]_i_1_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[43]_i_1_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[47]_i_1_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[51]_i_1_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[55]_i_1_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[59]_i_1_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[63]_i_1_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.983 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[67]_i_1_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[71]_i_1_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[75]_i_1_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[79]_i_1_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[83]_i_1_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[87]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[91]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[95]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[99]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[103]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[107]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[111]_i_1_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[115]_i_1_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[119]_i_1_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[123]_i_1_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[127]_i_1_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[131]_i_1_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[135]_i_1_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.044    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[139]_i_1_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[143]_i_1_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.272 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[147]_i_1_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[151]_i_1_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.500 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.500    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[155]_i_1_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.614 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.614    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[159]_i_1_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.728 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[163]_i_1_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.842 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[167]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.956 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.956    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[171]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.070 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.070    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[175]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.184 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[179]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.298    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[183]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[187]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[191]_i_1_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.641    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[195]_i_1_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.755 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.755    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[199]_i_1_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.869 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.869    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[203]_i_1_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.983 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.983    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[207]_i_1_n_0
    SLICE_X65Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[211]_i_1_n_0
    SLICE_X65Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.211 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[215]_i_1_n_0
    SLICE_X65Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[219]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[223]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.553 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.553    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[227]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.667 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[231]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[235]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.895 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[239]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[243]_i_1_n_0
    SLICE_X65Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[247]_i_1_n_0
    SLICE_X65Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[251]_i_1_n_0
    SLICE_X65Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.351 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[255]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.351    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[255]_i_1_n_0
    SLICE_X65Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.685 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.685    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]_i_1_n_6
    SLICE_X65Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.533    12.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X65Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]/C
                         clock pessimism              0.115    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X65Y67         FDCE (Setup_fdce_C_D)        0.062    12.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/Q_reg[257]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[253]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 8.599ns (88.662%)  route 1.100ns (11.338%))
  Logic Levels:           64  (CARRY4=63 LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X66Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y2          FDCE (Prop_fdce_C_Q)         0.518     3.545 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/Q
                         net (fo=778, routed)         1.090     4.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/counter_reg[0]_1
    SLICE_X66Y4          LUT2 (Prop_lut2_I1_O)        0.150     4.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P[7]_i_5/O
                         net (fo=1, routed)           0.000     4.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P[7]_i_5_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[7]_i_1_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[11]_i_1_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[15]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[19]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[23]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[27]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[31]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[35]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.192 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[39]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[43]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[47]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[51]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[55]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[59]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[63]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[67]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[71]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[75]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[79]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[83]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[87]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[91]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[95]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.956    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[99]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[103]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[107]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[111]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[115]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[119]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[123]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[127]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[131]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[135]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[139]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[143]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[147]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[151]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[155]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[159]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[163]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[167]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[171]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[175]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[179]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[183]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[187]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[191]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.765 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[195]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[199]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[203]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[207]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[211]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.350    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[215]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[219]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[223]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[227]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[231]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[235]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[243]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[247]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.726 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.726    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]_i_1_n_6
    SLICE_X66Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X66Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[253]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X66Y66         FDCE (Setup_fdce_C_D)        0.109    12.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[253]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[254]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.670ns  (logic 8.739ns (90.372%)  route 0.931ns (9.628%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.730     3.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X59Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/Q
                         net (fo=7, routed)           0.623     4.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/p_1_in[1]
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[3]_i_5__0/O
                         net (fo=1, routed)           0.000     4.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[3]_i_5__0_n_0
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.689 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.917 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.662 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.890 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.118    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001    10.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.093 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_i_4__0/O[2]
                         net (fo=1, routed)           0.299    12.392    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf0[254]
    SLICE_X62Y63         LUT4 (Prop_lut4_I2_O)        0.302    12.694 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[254]_i_1__0/O
                         net (fo=1, routed)           0.000    12.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[254]_i_1__0_n_0
    SLICE_X62Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.535    12.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X62Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[254]/C
                         clock pessimism              0.115    12.829    
                         clock uncertainty           -0.154    12.675    
    SLICE_X62Y63         FDCE (Setup_fdce_C_D)        0.079    12.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[254]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.694    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.666ns  (logic 8.719ns (90.205%)  route 0.947ns (9.794%))
  Logic Levels:           66  (CARRY4=64 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.730     3.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X59Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.456     3.480 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/Q_reg[2]/Q
                         net (fo=7, routed)           0.623     4.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/p_1_in[1]
    SLICE_X60Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[3]_i_5__0/O
                         net (fo=1, routed)           0.000     4.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[3]_i_5__0_n_0
    SLICE_X60Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[3]_i_2__0_n_0
    SLICE_X60Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.891 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     4.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[7]_i_2__0_n_0
    SLICE_X60Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[11]_i_2__0_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.119    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[15]_i_2__0_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[19]_i_2__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[23]_i_2__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.461 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.461    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[27]_i_2__0_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[31]_i_2__0_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.689 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[35]_i_2__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.803 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.803    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[39]_i_2__0_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.917 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     5.917    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[43]_i_2__0_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[47]_i_2__0_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.145 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[51]_i_2__0_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.259 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.259    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[55]_i_2__0_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[59]_i_2__0_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.487 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[63]_i_2__0_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.601 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.601    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[67]_i_2__0_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.715 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.715    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[71]_i_2__0_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.829    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[75]_i_2__0_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.943 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     6.943    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[79]_i_2__0_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.057    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[83]_i_2__0_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[87]_i_2__0_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.285 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.285    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[91]_i_2__0_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[95]_i_2__0_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0/CO[3]
                         net (fo=1, routed)           0.009     7.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[99]_i_2__0_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[103]_i_2__0_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.750 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.750    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[107]_i_2__0_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.864 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[111]_i_2__0_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[115]_i_2__0_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.092 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.092    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[119]_i_2__0_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.206 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[123]_i_2__0_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[127]_i_2__0_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.434 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.434    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[131]_i_2__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[135]_i_2__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.662 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[139]_i_2__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.776 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[143]_i_2__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.890 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     8.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[147]_i_2__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.004    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[151]_i_2__0_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.118    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[155]_i_2__0_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[159]_i_2__0_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.346    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[163]_i_2__0_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.460 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[167]_i_2__0_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.574 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.574    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[171]_i_2__0_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.688 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.688    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[175]_i_2__0_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.802 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[179]_i_2__0_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[183]_i_2__0_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[187]_i_2__0_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[191]_i_2__0_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.258 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[195]_i_2__0_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.372 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001    10.372    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[199]_i_2__0_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.486 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[203]_i_2__0_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.600    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[207]_i_2__0_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.714 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.714    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[211]_i_2__0_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[215]_i_2__0_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.942 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    10.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[219]_i_2__0_n_0
    SLICE_X60Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.056 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.056    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[223]_i_2__0_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[227]_i_2__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.284 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.284    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[231]_i_2__0_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.398 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.398    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[235]_i_2__0_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.512 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.512    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[239]_i_2__0_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.626 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.626    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[243]_i_2__0_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.740 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[247]_i_2__0_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    11.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[251]_i_2__0_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.076 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[255]_i_4__0/O[0]
                         net (fo=1, routed)           0.314    12.391    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf0[252]
    SLICE_X58Y63         LUT4 (Prop_lut4_I2_O)        0.299    12.690 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[252]_i_1__0/O
                         net (fo=1, routed)           0.000    12.690    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf[252]_i_1__0_n_0
    SLICE_X58Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.532    12.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/clk
    SLICE_X58Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[252]/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X58Y63         FDCE (Setup_fdce_C_D)        0.081    12.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[1].uut/uut/result_buf_reg[252]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 8.591ns (88.652%)  route 1.100ns (11.348%))
  Logic Levels:           64  (CARRY4=63 LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 12.713 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X66Y2          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y2          FDCE (Prop_fdce_C_Q)         0.518     3.545 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_begin_reg_rep/Q
                         net (fo=778, routed)         1.090     4.635    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/counter_reg[0]_1
    SLICE_X66Y4          LUT2 (Prop_lut2_I1_O)        0.150     4.785 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P[7]_i_5/O
                         net (fo=1, routed)           0.000     4.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P[7]_i_5_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     5.256 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.256    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[7]_i_1_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.373 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.373    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[11]_i_1_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.490 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.490    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[15]_i_1_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.607 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.607    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[19]_i_1_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.724 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[23]_i_1_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.841 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[27]_i_1_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[31]_i_1_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.075 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.075    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[35]_i_1_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.192 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.192    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[39]_i_1_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[43]_i_1_n_0
    SLICE_X66Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.426 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.426    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[47]_i_1_n_0
    SLICE_X66Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.543 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.543    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[51]_i_1_n_0
    SLICE_X66Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[55]_i_1_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.777 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[59]_i_1_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.894 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[63]_i_1_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[67]_i_1_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[71]_i_1_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[75]_i_1_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.362    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[79]_i_1_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.479    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[83]_i_1_n_0
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.605    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[87]_i_1_n_0
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.722 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.722    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[91]_i_1_n_0
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.839 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.839    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[95]_i_1_n_0
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.956 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.956    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[99]_i_1_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[103]_i_1_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[107]_i_1_n_0
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.307 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[111]_i_1_n_0
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[115]_i_1_n_0
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[119]_i_1_n_0
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[123]_i_1_n_0
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[127]_i_1_n_0
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[131]_i_1_n_0
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[135]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[135]_i_1_n_0
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[139]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[139]_i_1_n_0
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[143]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[143]_i_1_n_0
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[147]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[147]_i_1_n_0
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[151]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[151]_i_1_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[155]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[155]_i_1_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[159]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[159]_i_1_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[163]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[163]_i_1_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[167]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[167]_i_1_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[171]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[171]_i_1_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[175]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[175]_i_1_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.296 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[179]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[179]_i_1_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[183]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[183]_i_1_n_0
    SLICE_X66Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[187]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.531    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[187]_i_1_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.648 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[191]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.648    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[191]_i_1_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.765 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[195]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.765    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[195]_i_1_n_0
    SLICE_X66Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.882 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[199]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[199]_i_1_n_0
    SLICE_X66Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.999 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[203]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[203]_i_1_n_0
    SLICE_X66Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.116 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[207]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[207]_i_1_n_0
    SLICE_X66Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.233 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[211]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.233    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[211]_i_1_n_0
    SLICE_X66Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.350 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[215]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.350    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[215]_i_1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[219]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.467    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[219]_i_1_n_0
    SLICE_X66Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.584 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[223]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.584    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[223]_i_1_n_0
    SLICE_X66Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.701 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[227]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[227]_i_1_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[231]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[231]_i_1_n_0
    SLICE_X66Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.935 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[235]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[235]_i_1_n_0
    SLICE_X66Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.052    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[239]_i_1_n_0
    SLICE_X66Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[243]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[243]_i_1_n_0
    SLICE_X66Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.286 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[247]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.286    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[247]_i_1_n_0
    SLICE_X66Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.403 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[251]_i_1_n_0
    SLICE_X66Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.718 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]_i_1_n_4
    SLICE_X66Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.534    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X66Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]/C
                         clock pessimism              0.115    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X66Y66         FDCE (Setup_fdce_C_D)        0.109    12.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/P_reg[255]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  0.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_b_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/b_reg_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.255%)  route 0.209ns (59.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/clk
    SLICE_X48Y18         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_b_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/monpro_b_reg[76]/Q
                         net (fo=1, routed)           0.209     1.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/b_reg_reg[255]_0[76]
    SLICE_X50Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/b_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.815     1.181    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X50Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/b_reg_reg[76]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y19         FDCE (Hold_fdce_C_D)         0.063     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/b_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[171]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[170]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.932%)  route 0.201ns (49.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X46Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[171]/Q
                         net (fo=1, routed)           0.201     1.258    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg_n_0_[171]
    SLICE_X50Y15         LUT3 (Prop_lut3_I2_O)        0.045     1.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift[170]_i_1/O
                         net (fo=1, routed)           0.000     1.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/p_1_in__0[170]
    SLICE_X50Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X50Y15         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[170]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y15         FDCE (Hold_fdce_C_D)         0.120     1.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[170]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=101, routed)         0.146     1.210    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.176    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=101, routed)         0.146     1.210    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.176    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=101, routed)         0.146     1.210    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.176    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=101, routed)         0.146     1.210    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.176    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=101, routed)         0.146     1.210    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.176    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=101, routed)         0.146     1.210    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD3
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y29         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.176    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=101, routed)         0.146     1.210    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD3
    SLICE_X10Y29         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y29         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.176    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.065%)  route 0.146ns (50.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=101, routed)         0.146     1.210    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/ADDRD3
    SLICE_X10Y29         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X10Y29         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X10Y29         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.176    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y1      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y5     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y5     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y5     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y5     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y35    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y36    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y39    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y42    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 0.642ns (8.169%)  route 7.217ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.512    10.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X43Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.495    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X43Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[31]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X43Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[31]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[42]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 0.642ns (8.169%)  route 7.217ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.512    10.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X43Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.495    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X43Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[42]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X43Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[42]
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 0.642ns (8.169%)  route 7.217ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.512    10.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X43Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.495    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X43Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X43Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 0.642ns (8.169%)  route 7.217ns (91.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.512    10.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X43Y6          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.495    12.674    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X43Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep__0/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X43Y6          FDCE (Recov_fdce_C_CLR)     -0.405    12.230    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         12.230    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.642ns (8.117%)  route 7.267ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.562    10.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y7          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][21]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X57Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][21]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.642ns (8.117%)  route 7.267ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.562    10.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y7          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][22]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X57Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][22]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.642ns (8.117%)  route 7.267ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.562    10.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y7          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][23]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X57Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][23]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.642ns (8.117%)  route 7.267ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.562    10.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y7          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][4]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X57Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.642ns (8.117%)  route 7.267ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.562    10.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y7          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][5]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X57Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.642ns (8.117%)  route 7.267ns (91.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.644     2.938    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.705     4.161    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     4.285 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        6.562    10.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X57Y7          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       1.553    12.733    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X57Y7          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]/C
                         clock pessimism              0.115    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X57Y7          FDCE (Recov_fdce_C_CLR)     -0.405    12.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][6]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  1.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.209ns (15.933%)  route 1.103ns (84.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.302     1.354    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.399 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        0.801     2.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X40Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X40Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][26]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][26]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.209ns (15.933%)  route 1.103ns (84.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.553     0.889    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X34Y83         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y83         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.302     1.354    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.399 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1620, routed)        0.801     2.200    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X40Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.829     1.195    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X40Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][29]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[187]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.246ns (18.019%)  route 1.119ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X38Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.832     1.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/c_reg[0]_2[0]
    SLICE_X92Y5          LUT1 (Prop_lut1_I0_O)        0.098     1.976 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.287     2.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X93Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[187]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X93Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[187]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[187]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[188]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.246ns (18.019%)  route 1.119ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X38Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.832     1.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/c_reg[0]_2[0]
    SLICE_X92Y5          LUT1 (Prop_lut1_I0_O)        0.098     1.976 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.287     2.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X93Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[188]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X93Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[188]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[188]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[189]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.246ns (18.019%)  route 1.119ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X38Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.832     1.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/c_reg[0]_2[0]
    SLICE_X92Y5          LUT1 (Prop_lut1_I0_O)        0.098     1.976 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.287     2.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X93Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X93Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[189]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[190]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.246ns (18.019%)  route 1.119ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X38Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.832     1.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/c_reg[0]_2[0]
    SLICE_X92Y5          LUT1 (Prop_lut1_I0_O)        0.098     1.976 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.287     2.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X93Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[190]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X93Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[190]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[190]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[59]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.246ns (18.019%)  route 1.119ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X38Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.832     1.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/c_reg[0]_2[0]
    SLICE_X92Y5          LUT1 (Prop_lut1_I0_O)        0.098     1.976 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.287     2.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X93Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X93Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[59]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[60]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.246ns (18.019%)  route 1.119ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X38Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.832     1.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/c_reg[0]_2[0]
    SLICE_X92Y5          LUT1 (Prop_lut1_I0_O)        0.098     1.976 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.287     2.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X93Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X93Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[60]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[61]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.246ns (18.019%)  route 1.119ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X38Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.832     1.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/c_reg[0]_2[0]
    SLICE_X92Y5          LUT1 (Prop_lut1_I0_O)        0.098     1.976 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.287     2.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X93Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X93Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[61]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[62]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.246ns (18.019%)  route 1.119ns (81.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X38Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.148     1.046 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modexp_reset_n_reg[0]/Q
                         net (fo=516, routed)         0.832     1.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/c_reg[0]_2[0]
    SLICE_X92Y5          LUT1 (Prop_lut1_I0_O)        0.098     1.976 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/state_i_2/O
                         net (fo=2079, routed)        0.287     2.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/AR[0]
    SLICE_X93Y14         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15517, routed)       0.877     1.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/clk
    SLICE_X93Y14         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[62]/C
                         clock pessimism             -0.035     1.208    
    SLICE_X93Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.116    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/g_gen_modexp[0].uut/uut/a_shift_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  1.147    





