/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 0.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("Lab_FPGA_vlg_vec_tst|SW1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|SW2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|SW3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|LED")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|sampler")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|gnd")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|vcc")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|unknown")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|devclrn")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|devpor")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|devoe")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|LED~output_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|SW1~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|SW2~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|SW3~input_o")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("Lab_FPGA_vlg_vec_tst|i1|LED~0_combout")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|SW1")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 35.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|SW2")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 35.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 40.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|SW3")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 35.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 30.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 25.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 20.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 25.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 30.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 20.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|LED")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.315;
		LEVEL 1 FOR 6.018;
		LEVEL 0 FOR 4.748;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 29.637;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 34.637;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 4.748;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 9.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 9.748;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 39.866;
		LEVEL 1 FOR 10.134;
		LEVEL 0 FOR 34.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 94.637;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 10.245;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 19.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 34.637;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 19.866;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 4.748;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 9.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 39.866;
		LEVEL 1 FOR 10.252;
		LEVEL 0 FOR 9.637;
		LEVEL 1 FOR 15.363;
		LEVEL 0 FOR 84.637;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 9.866;
		LEVEL 1 FOR 10.134;
		LEVEL 0 FOR 19.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 19.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 19.755;
		LEVEL 1 FOR 10.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 44.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 34.866;
		LEVEL 1 FOR 10.134;
		LEVEL 0 FOR 9.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 16.785;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|sampler")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 20.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 15.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 15.0;
		LEVEL 1 FOR 10.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 5.0;
		LEVEL 1 FOR 5.0;
		LEVEL 0 FOR 10.0;
		LEVEL 1 FOR 10.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|gnd")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 1000.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|vcc")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|unknown")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 1000.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|devclrn")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|devpor")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|devoe")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 1000.0;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|LED~output_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 7.315;
		LEVEL 1 FOR 6.018;
		LEVEL 0 FOR 4.748;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 29.637;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 34.637;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 4.748;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 9.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 9.748;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 39.866;
		LEVEL 1 FOR 10.134;
		LEVEL 0 FOR 34.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 94.637;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 10.245;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 19.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 34.637;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 19.866;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.363;
		LEVEL 0 FOR 4.748;
		LEVEL 1 FOR 5.134;
		LEVEL 0 FOR 9.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 39.866;
		LEVEL 1 FOR 10.252;
		LEVEL 0 FOR 9.637;
		LEVEL 1 FOR 15.363;
		LEVEL 0 FOR 84.637;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 9.866;
		LEVEL 1 FOR 10.134;
		LEVEL 0 FOR 19.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 14.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 19.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 19.755;
		LEVEL 1 FOR 10.245;
		LEVEL 0 FOR 4.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 44.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 34.866;
		LEVEL 1 FOR 10.134;
		LEVEL 0 FOR 9.755;
		LEVEL 1 FOR 5.245;
		LEVEL 0 FOR 16.785;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|SW1~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 15.786;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 25.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 35.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 40.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 30.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 24.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 9.214;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|SW2~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 0 FOR 15.766;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 25.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 35.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 40.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 30.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 24.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 9.234;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|SW3~input_o")
{
	NODE
	{
		REPEAT = 1;
		LEVEL 1 FOR 5.873;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 24.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 34.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 29.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 24.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 19.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 25.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 20.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 30.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 9.893;
		LEVEL 1 FOR 5.107;
		LEVEL 0 FOR 14.893;
		LEVEL 1 FOR 15.107;
		LEVEL 0 FOR 4.893;
		LEVEL 1 FOR 10.107;
		LEVEL 0 FOR 19.127;
	}
}

TRANSITION_LIST("Lab_FPGA_vlg_vec_tst|i1|LED~0_combout")
{
	NODE
	{
		REPEAT = 1;
		LEVEL X FOR 3.938;
		LEVEL 1 FOR 6.068;
		LEVEL 0 FOR 4.698;
		LEVEL 1 FOR 5.184;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 5.413;
		LEVEL 0 FOR 9.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 19.705;
		LEVEL 1 FOR 5.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 5.413;
		LEVEL 0 FOR 4.698;
		LEVEL 1 FOR 5.184;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 5.413;
		LEVEL 0 FOR 9.698;
		LEVEL 1 FOR 5.184;
		LEVEL 0 FOR 24.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 3.95;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 4.436;
		LEVEL 1 FOR 10.184;
		LEVEL 0 FOR 34.705;
		LEVEL 1 FOR 5.413;
		LEVEL 0 FOR 14.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 3.95;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 8.95;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 3.95;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 10.295;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 5.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 3.95;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 3.95;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 3.95;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 4.436;
		LEVEL 1 FOR 5.184;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 5.413;
		LEVEL 0 FOR 4.698;
		LEVEL 1 FOR 5.184;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 19.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 4.436;
		LEVEL 1 FOR 10.302;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 15.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 39.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 0.675;
		LEVEL 0 FOR 3.95;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 4.698;
		LEVEL 1 FOR 10.184;
		LEVEL 0 FOR 19.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 14.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 19.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 9.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 10.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 29.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 9.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 4.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 14.698;
		LEVEL 1 FOR 10.184;
		LEVEL 0 FOR 9.705;
		LEVEL 1 FOR 5.295;
		LEVEL 0 FOR 4.705;
		LEVEL 1 FOR 0.413;
		LEVEL 0 FOR 9.212;
		LEVEL 1 FOR 0.67;
		LEVEL 0 FOR 5.112;
	}
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|SW1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|SW2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|SW3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|LED";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|sampler";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|gnd";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|vcc";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|unknown";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|devclrn";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|devpor";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|devoe";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|LED~output_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|SW1~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|SW2~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|SW3~input_o";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "Lab_FPGA_vlg_vec_tst|i1|LED~0_combout";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}
;
