I 000044 55 2713          1527273892559 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527273892560 2018.05.25 23:14:52)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 396a3e3d356e6c2f693e7f62683f6f3e3b3e3d3c6f)
	(_entity
		(_time 1527273892556)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000044 55 2713          1527273902889 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527273902890 2018.05.25 23:15:02)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9197c79f95c6c487c196d7cac097c79693969594c7)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 4576          1527273903000 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 8 (tb_architecture 0 15 ))
	(_version v80)
	(_time 1527273903001 2018.05.25 23:15:02)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code fff9a9aeaca8aae9a8ffb9a4aef9a9f8fdf8fbfaa9)
	(_entity
		(_time 1527273902998)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 19 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 0 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 27 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 29 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 30 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component dual_port_memory )
		(_generic
			((data_width)(_code 4))
			((address_width)(_code 5))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 6))
				((address_width)(_code 7))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 11 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 34 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 39 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 41 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 10 -1
	)
)
I 000049 55 661 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 140 (dual_port_memory_tb))
	(_version v80)
	(_time 1527274118791 2018.05.25 23:18:38)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
	(_code f4f6f6a4f5a2a3e3f0f5e6aea0f2a1f2f7f2fcf1a2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527274182265 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527274182266 2018.05.25 23:19:42)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e0e2b1b2e5b7b5f6b0e7a6bbb1e6b6e7e2e7e4e5b6)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000044 55 2713          1527274200370 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527274200371 2018.05.25 23:20:00)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9e919f90cec9cb88ce99d8c5cf98c8999c999a9bc8)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 5041          1527274200482 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527274200483 2018.05.25 23:20:00)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0b04090c5c5c5e1d50074d505a0d5d0c090c0f0e5d)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__106(_architecture 1 0 106 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 140 (dual_port_memory_tb))
	(_version v80)
	(_time 1527274200486 2018.05.25 23:20:00)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1b15191c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527274207024 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527274207025 2018.05.25 23:20:07)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 9ec9cc90cec9cb88ce99d8c5cf98c8999c999a9bc8)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 5041          1527274207142 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527274207143 2018.05.25 23:20:07)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1b4f1f1d4c4c4e0d40175d404a1d4d1c191c1f1e4d)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__106(_architecture 1 0 106 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 140 (dual_port_memory_tb))
	(_version v80)
	(_time 1527274207147 2018.05.25 23:20:07)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1b4e1f1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000056 55 4978          1527276776943 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527276776944 2018.05.26 00:02:56)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 60336261653735763b66263b316636676267646536)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__106(_architecture 1 0 106 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 134 (dual_port_memory_tb))
	(_version v80)
	(_time 1527276776949 2018.05.26 00:02:56)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 60326260653637776461723a346635666366686536)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527276817873 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527276817874 2018.05.26 00:03:37)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3a34383e6e6d6f2c6a3d7c616b3c6c3d383d3e3f6c)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 4978          1527276817993 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527276817994 2018.05.26 00:03:37)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b7b9b5e2b5e0e2a1ecb4f1ece6b1e1b0b5b0b3b2e1)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__106(_architecture 1 0 106 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 137 (dual_port_memory_tb))
	(_version v80)
	(_time 1527276817997 2018.05.26 00:03:37)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b7b8b5e3b5e1e0a0b3b6a5ede3b1e2b1b4b1bfb2e1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527276877630 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527276877631 2018.05.26 00:04:37)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code afaffdf9fcf8fab9ffa8e9f4fea9f9a8ada8abaaf9)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 5041          1527276877744 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527276877745 2018.05.26 00:04:37)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1d1c191b4c4a480b46115b464c1b4b1a1f1a19184b)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__106(_architecture 1 0 106 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 140 (dual_port_memory_tb))
	(_version v80)
	(_time 1527276877749 2018.05.26 00:04:37)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1d1d191a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527276885402 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527276885403 2018.05.26 00:04:45)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 050b5402055250135502435e540353020702010053)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 5041          1527276885522 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527276885523 2018.05.26 00:04:45)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 828cd38d85d5d794d98ec4d9d384d48580858687d4)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__106(_architecture 1 0 106 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 140 (dual_port_memory_tb))
	(_version v80)
	(_time 1527276885526 2018.05.26 00:04:45)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 828dd38c85d4d595868390d8d684d78481848a87d4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527276926592 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527276926593 2018.05.26 00:05:26)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e8ecb9bae5bfbdfeb8efaeb3b9eebeefeaefecedbe)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 5041          1527276926711 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527276926712 2018.05.26 00:05:26)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 65613764653230733e32233e346333626762616033)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 6))
			((address_width)(_code 7))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 8))
				((address_width)(_code 9))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__106(_architecture 1 0 106 (_process (_wait_for)(_target(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_static
		(50529027 50529027 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 12 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 142 (dual_port_memory_tb))
	(_version v80)
	(_time 1527276926715 2018.05.26 00:05:26)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 65603765653332726164773f3163306366636d6033)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527285445216 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527285445268 2018.05.26 02:27:25)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 080c5e0f055f5d1e580f4e53590e5e0f0a0f0c0d5e)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 5563          1527285445728 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527285445729 2018.05.26 02:27:25)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code cdc99a999c9a98db97ca8b969ccb9bcacfcac9c89b)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 11))
			((address_width)(_code 12))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 13))
				((address_width)(_code 14))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__139(_architecture 1 0 139 (_assignment (_simple)(_target(7)))))
			(line__140(_architecture 2 0 140 (_assignment (_simple)(_target(5)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_alias((cs2)(_string \"0"\)))(_target(3)))))
			(line__142(_architecture 4 0 142 (_assignment (_simple)(_alias((we2)(_string \"0"\)))(_target(4)))))
			(line__143(_architecture 5 0 143 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__144(_architecture 6 0 144 (_assignment (_simple)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (7)(5)
	)
	(_static
		(50463490 33686274 )
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 50463490 )
	)
	(_model . TB_ARCHITECTURE 17 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 149 (dual_port_memory_tb))
	(_version v80)
	(_time 1527285445761 2018.05.26 02:27:25)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ece9bbbfbababbfbe8edfeb6b8eab9eaefeae4e9ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527285463904 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527285463905 2018.05.26 02:27:43)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code c9c8ce9dc59e9cdf99ce8f9298cf9fcecbcecdcc9f)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 5563          1527285464023 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527285464024 2018.05.26 02:27:44)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 46474645451113501c41001d174010414441424310)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 52 (_component dual_port_memory )
		(_generic
			((data_width)(_code 11))
			((address_width)(_code 12))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 13))
				((address_width)(_code 14))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 47 (_architecture ((ns 4636737291354636288)))))
		(_process
			(clk_process(_architecture 0 0 73 (_process (_wait_for)(_target(0)))))
			(line__139(_architecture 1 0 139 (_assignment (_simple)(_target(7)))))
			(line__140(_architecture 2 0 140 (_assignment (_simple)(_target(5)))))
			(line__141(_architecture 3 0 141 (_assignment (_simple)(_alias((cs2)(_string \"0"\)))(_target(3)))))
			(line__142(_architecture 4 0 142 (_assignment (_simple)(_alias((we2)(_string \"0"\)))(_target(4)))))
			(line__143(_architecture 5 0 143 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__144(_architecture 6 0 144 (_assignment (_simple)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (7)(5)
	)
	(_static
		(50463490 33686274 )
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 50463490 )
	)
	(_model . TB_ARCHITECTURE 17 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 149 (dual_port_memory_tb))
	(_version v80)
	(_time 1527285464027 2018.05.26 02:27:44)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 46464644451011514247541c1240134045404e4310)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 2713          1527285539993 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527285539994 2018.05.26 02:28:59)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 07085700055052115700415c560151000500030251)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 5 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_process
			(line__49(_architecture 0 0 49 (_process (_simple)(_target(5))(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_target(6))(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 6 -1
	)
)
I 000056 55 5563          1527285540114 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527285540115 2018.05.26 02:29:00)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 848bd48b85d3d192de82c2dfd582d28386838081d2)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 53 (_component dual_port_memory )
		(_generic
			((data_width)(_code 11))
			((address_width)(_code 12))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 13))
				((address_width)(_code 14))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 74 (_process (_wait_for)(_target(0)))))
			(line__140(_architecture 1 0 140 (_assignment (_simple)(_target(7)))))
			(line__141(_architecture 2 0 141 (_assignment (_simple)(_target(5)))))
			(line__142(_architecture 3 0 142 (_assignment (_simple)(_alias((cs2)(_string \"0"\)))(_target(3)))))
			(line__143(_architecture 4 0 143 (_assignment (_simple)(_alias((we2)(_string \"0"\)))(_target(4)))))
			(line__144(_architecture 5 0 144 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__145(_architecture 6 0 145 (_assignment (_simple)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (7)(5)
	)
	(_static
		(50463490 33686274 )
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 50463490 )
	)
	(_model . TB_ARCHITECTURE 17 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 150 (dual_port_memory_tb))
	(_version v80)
	(_time 1527285540118 2018.05.26 02:29:00)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 848ad48a85d2d393808596ded082d18287828c81d2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 3023          1527287419617 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527287419618 2018.05.26 03:00:19)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 50520652550705460700160b015606575257545506)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__84(_architecture 0 0 84 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(5))(_sensitivity(9)(1)(2)))))
			(line__97(_architecture 2 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 8 -1
	)
)
I 000044 55 3023          1527287421550 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527287421551 2018.05.26 03:00:21)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code e1e2e7b3e5b6b4f7b6b1a7bab0e7b7e6e3e6e5e4b7)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 6 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_process
			(line__84(_architecture 0 0 84 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__94(_architecture 1 0 94 (_assignment (_simple)(_target(5))(_sensitivity(9)(1)(2)))))
			(line__97(_architecture 2 0 97 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 8 -1
	)
)
I 000056 55 5563          1527287421685 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527287421686 2018.05.26 03:00:21)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5e5d595c0e090b48045818050f5808595c595a5b08)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 53 (_component dual_port_memory )
		(_generic
			((data_width)(_code 11))
			((address_width)(_code 12))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 13))
				((address_width)(_code 14))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 74 (_process (_wait_for)(_target(0)))))
			(line__140(_architecture 1 0 140 (_assignment (_simple)(_target(7)))))
			(line__141(_architecture 2 0 141 (_assignment (_simple)(_target(5)))))
			(line__142(_architecture 3 0 142 (_assignment (_simple)(_alias((cs2)(_string \"0"\)))(_target(3)))))
			(line__143(_architecture 4 0 143 (_assignment (_simple)(_alias((we2)(_string \"0"\)))(_target(4)))))
			(line__144(_architecture 5 0 144 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__145(_architecture 6 0 145 (_assignment (_simple)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (7)(5)
	)
	(_static
		(50463490 33686274 )
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 50463490 )
	)
	(_model . TB_ARCHITECTURE 17 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 150 (dual_port_memory_tb))
	(_version v80)
	(_time 1527287421689 2018.05.26 03:00:21)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6e6c696e3e3839796a6f7c343a683b686d68666b38)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 3429          1527333383639 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527333383640 2018.05.26 15:46:23)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 3f683d3b6c686a29686879646e3969383d383b3a69)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(9)(1)(2)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(10)(3)(4)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 5563          1527333384252 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527333384253 2018.05.26 15:46:24)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b0e7bce5b5e7e5a6eab6f6ebe1b6e6b7b2b7b4b5e6)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 53 (_component dual_port_memory )
		(_generic
			((data_width)(_code 11))
			((address_width)(_code 12))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 13))
				((address_width)(_code 14))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 15 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 16 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 74 (_process (_wait_for)(_target(0)))))
			(line__140(_architecture 1 0 140 (_assignment (_simple)(_target(7)))))
			(line__141(_architecture 2 0 141 (_assignment (_simple)(_target(5)))))
			(line__142(_architecture 3 0 142 (_assignment (_simple)(_alias((cs2)(_string \"0"\)))(_target(3)))))
			(line__143(_architecture 4 0 143 (_assignment (_simple)(_alias((we2)(_string \"0"\)))(_target(4)))))
			(line__144(_architecture 5 0 144 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__145(_architecture 6 0 145 (_assignment (_simple)(_target(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (7)(5)
	)
	(_static
		(50463490 33686274 )
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 50463490 )
	)
	(_model . TB_ARCHITECTURE 17 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 150 (dual_port_memory_tb))
	(_version v80)
	(_time 1527333384257 2018.05.26 15:46:24)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b0e6bce4b5e6e7a7b4b1a2eae4b6e5b6b3b6b8b5e6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
I 000044 55 3429          1527333449134 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527333449135 2018.05.26 15:47:29)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 1b4c191d4c4c4e0d4c4c5d404a1d4d1c191c1f1e4d)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(9)(1)(2)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(10)(3)(4)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
I 000056 55 5691          1527333449317 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527333449318 2018.05.26 15:47:29)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d780d584d58082c18dd4918c86d181d0d5d0d3d281)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 53 (_component dual_port_memory )
		(_generic
			((data_width)(_code 13))
			((address_width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 15))
				((address_width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 74 (_process (_wait_for)(_target(0)))))
			(line__140(_architecture 1 0 140 (_assignment (_simple)(_target(7)))))
			(line__141(_architecture 2 0 141 (_assignment (_simple)(_target(5)))))
			(line__142(_architecture 3 0 142 (_assignment (_simple)(_alias((cs1)(_string \"1"\)))(_target(1)))))
			(line__143(_architecture 4 0 143 (_assignment (_simple)(_target(2)))))
			(line__145(_architecture 5 0 145 (_assignment (_simple)(_target(8)))))
			(line__146(_architecture 6 0 146 (_assignment (_simple)(_target(6)))))
			(line__147(_architecture 7 0 147 (_assignment (_simple)(_alias((cs2)(_string \"1"\)))(_target(3)))))
			(line__148(_architecture 8 0 148 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (7)(5)(8)(6)
	)
	(_static
		(50463490 33686274 )
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 50463490 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
I 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 153 (dual_port_memory_tb))
	(_version v80)
	(_time 1527333449323 2018.05.26 15:47:29)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d781d585d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
V 000044 55 3429          1527333516784 dpm
(_unit VHDL (dual_port_memory 0 30 (dpm 0 41 ))
	(_version v80)
	(_time 1527333516785 2018.05.26 15:48:36)
	(_source (\./src/dual_port_memory.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_code 64333565653331723333223f356232636663606132)
	(_entity
		(_time 1527273892555)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 31 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
		(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~12 0 34 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 7 )(i 0))))))
		(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~12 0 35 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 8 )(i 0))))))
		(_type (_internal memory 0 43 (_array ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 ((_downto (c 9 )(i 0))))))
		(_shared (_internal ram memory 0 44 (_architecture )))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
		(_signal (_internal data1_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 46 (_architecture (_uni ))))
		(_signal (_internal data2_out ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 47 (_architecture (_uni ))))
		(_process
			(line__53(_architecture 0 0 53 (_process (_simple)(_sensitivity(0))(_monitor)(_read(1)(2)(5)(7)))))
			(line__64(_architecture 1 0 64 (_process (_simple)(_sensitivity(0))(_monitor)(_read(3)(4)(6)(8)))))
			(line__77(_architecture 2 0 77 (_assignment (_simple)(_target(5))(_sensitivity(9)(1)(2)))))
			(line__80(_architecture 3 0 80 (_assignment (_simple)(_target(6))(_sensitivity(10)(3)(4)))))
			(line__85(_architecture 4 0 85 (_process (_simple)(_target(9))(_sensitivity(1)(2)(7)))))
			(line__94(_architecture 5 0 94 (_process (_simple)(_target(10))(_sensitivity(3)(4)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . dpm 11 -1
	)
)
V 000056 55 5631          1527333516965 TB_ARCHITECTURE
(_unit VHDL (dual_port_memory_tb 0 9 (tb_architecture 0 16 ))
	(_version v80)
	(_time 1527333516966 2018.05.26 15:48:36)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0f585d085c585a19550c49545e0959080d080b0a59)
	(_entity
		(_time 1527274182377)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_component
		(dual_port_memory
			(_object
				(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 20 (_entity -1 ((i 8)))))
				(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 21 (_entity -1 ((i 8)))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
				(_port (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
				(_port (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 9 )(i 0))))))
				(_port (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~13 0 28 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 10 )(i 0))))))
				(_port (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~132 0 29 (_entity (_inout ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 11 )(i 0))))))
				(_port (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~13 0 30 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 12 )(i 0))))))
				(_port (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~134 0 31 (_entity (_in ))))
			)
		)
	)
	(_instantiation UUT 0 53 (_component dual_port_memory )
		(_generic
			((data_width)(_code 13))
			((address_width)(_code 14))
		)
		(_port
			((clk)(clk))
			((cs1)(cs1))
			((we1)(we1))
			((cs2)(cs2))
			((we2)(we2))
			((data1)(data1))
			((data2)(data2))
			((addr1)(addr1))
			((addr2)(addr2))
		)
		(_use (_entity . dual_port_memory)
			(_generic
				((data_width)(_code 15))
				((address_width)(_code 16))
			)
			(_port
				((clk)(clk))
				((cs1)(cs1))
				((we1)(we1))
				((cs2)(cs2))
				((we2)(we2))
				((data1)(data1))
				((data2)(data2))
				((addr1)(addr1))
				((addr2)(addr2))
			)
		)
	)
	(_object
		(_generic (_internal data_width ~extSTD.STANDARD.INTEGER 0 12 \8\ (_entity ((i 8)))))
		(_generic (_internal address_width ~extSTD.STANDARD.INTEGER 0 13 \8\ (_entity ((i 8)))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_architecture (_uni ))))
		(_signal (_internal cs1 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal we1 ~extieee.std_logic_1164.STD_LOGIC 0 37 (_architecture (_uni ))))
		(_signal (_internal cs2 ~extieee.std_logic_1164.STD_LOGIC 0 38 (_architecture (_uni ))))
		(_signal (_internal we2 ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 17 )(i 0))))))
		(_signal (_internal addr1 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 40 (_architecture (_uni ))))
		(_signal (_internal addr2 ~STD_LOGIC_VECTOR{address_width-1~downto~0}~136 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 18 )(i 0))))))
		(_signal (_internal data1 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 42 (_architecture (_uni ))))
		(_signal (_internal data2 ~STD_LOGIC_VECTOR{data_width-1~downto~0}~138 0 43 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 48 (_architecture ((ns 4621819117588971520)))))
		(_process
			(clk_process(_architecture 0 0 74 (_process (_wait_for)(_target(0)))))
			(line__140(_architecture 1 0 140 (_assignment (_simple)(_target(7)))))
			(line__141(_architecture 2 0 141 (_assignment (_simple)(_target(5)))))
			(line__142(_architecture 3 0 142 (_assignment (_simple)(_target(1)))))
			(line__143(_architecture 4 0 143 (_assignment (_simple)(_target(2)))))
			(line__145(_architecture 5 0 145 (_assignment (_simple)(_target(8)))))
			(line__146(_architecture 6 0 146 (_assignment (_simple)(_target(6)))))
			(line__147(_architecture 7 0 147 (_assignment (_simple)(_target(3)))))
			(line__148(_architecture 8 0 148 (_assignment (_simple)(_target(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_split (7)(5)(8)(6)
	)
	(_static
		(50463490 33686274 )
		(33686019 50463234 )
		(33686018 50463234 )
		(33686018 50463490 )
	)
	(_model . TB_ARCHITECTURE 19 -1
	)
)
V 000049 55 684 0 testbench_for_dual_port_memory
(_configuration VHDL (testbench_for_dual_port_memory 0 153 (dual_port_memory_tb))
	(_version v80)
	(_time 1527333516969 2018.05.26 15:48:36)
	(_source (\./src/TestBench/dual_port_memory_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0f595d095c5958180b0e1d555b095a090c09070a59)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . dual_port_memory dpm
				(_port
					((clk)(clk))
					((cs1)(cs1))
					((we1)(we1))
					((cs2)(cs2))
					((we2)(we2))
					((data1)(data1))
					((data2)(data2))
					((addr1)(addr1))
					((addr2)(addr2))
				)
			)
		)
	)
)
