[connectivity]
sp=h3_300MHz_1_opt_accel_1.h3_300MHz_1_update_0_write_pipe0:DDR[0]
sp=h3_300MHz_1_opt_accel_1.in_cc_update_0_read_pipe0:DDR[1]
