-- A DUT entity is used to wrap your design so that we can combine it with testbench.
-- This example shows how you can do this for the OR Gate

library ieee;
use ieee.std_logic_1164.all;

entity DUT is
    port(input_vector: in std_logic_vector(6 downto 0);
       	output_vector: out std_logic_vector(6 downto 0));
end entity;

architecture DutWrap of DUT is
   component MULTIPLIER is
		port(A: in std_logic_vector(3 downto 0); B: in std_logic_vector(2 downto 0); Y: out std_logic_vector(6 downto 0));
	end component MULTIPLIER;
begin

   -- input/output vector element ordering is critical,
   -- and must match the ordering in the trace file!
   add_instance: MULTIPLIER 
			port map(
				A => input_vector(6 downto 3),
				B => input_vector(2 downto 0), 
				Y => output_vector
			);
end DutWrap;