{
    "@graph": [
        {
            "@id": "gnd:132696525",
            "sameAs": "Sahrling, Mikael"
        },
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A1830528319",
            "@type": "bibo:Book",
            "P1053": "1 Online-Ressource (355 Seiten)",
            "description": "Campusweiter Zugriff (Universit\u00e4t Hannover) - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots",
            "identifier": [
                "(ppn)1830528319",
                "(isbn13)9781630819118",
                "(firstid)KXP:1830528319"
            ],
            "publisher": "Artech House",
            "subject": "(classificationName=linseach:automatic)elt",
            "title": "Layout Techniques for Integrated Circuit Designers",
            "abstract": "Intro -- Layout Techniques for Integrated Circuit Designers -- Contents -- Preface -- Chapter 1 Introduction -- Part I: Manufacturing and Physical Layout Techniques -- Chapter 2 Preliminaries -- 2.1 Silicon Manufacturing Basics -- 2.1.1 Basic Overview -- 2.1.2 Epitaxy -- 2.1.3 Oxidation -- 2.1.4 Photolithography -- 2.1.5 Etching -- 2.1.6 Doping -- 2.1.7 Deposition -- 2.1.8 Planarization -- 2.1.9 Wafer Stack-Up -- 2.1.10 Thinning -- 2.1.11 Singulation (Dicing/Cutting) -- 2.1.12 Bonding -- 2.1.13 Bumping -- 2.1.14 Packaging -- 2.1.15 Wafer-Level Probe Test -- 2.1.16 Final Test -- 2.2 Semiconductor Yield -- 2.2.1 Functional Yield -- 2.2.2 Parametric Yield -- 2.3 Layout Database Formats -- 2.3.1 Calma and GDSII -- 2.3.2 OASIS and Open Access -- 2.4 Schematic Netlist Formats -- 2.4.1 SPICE Format -- 2.4.2 CDL Format -- 2.4.3 Spectre Format -- 2.5 Simulation Output Formats -- 2.6 Formats Used in the Book -- 2.7 Summary -- Exercises -- References -- Chapter 3 Device Formation in Layout -- 3.1 Process Stack-Up -- 3.2 Fundamental Devices -- 3.2.1 Silicide Formation -- 3.2.2 Resistors -- 3.2.3 Maxwell's Equations -- 3.2.4 Capacitors -- 3.2.5 Inductors -- 3.2.6 Transmission Lines -- 3.2.7 MOSFET Devices -- 3.2.8 Bipolar Transistor Devices -- 3.2.9 Summary of Device Manufacturing -- 3.3 Device Matching -- 3.3.1 Process-Related Causes of Mismatch -- 3.3.2 Layout Strategies to Minimize Mismatch -- 3.3.3 Design Strategies to Reduce the Effect of Mismatch -- 3.4 Manufacturing Challenges: Design Rules -- 3.4.1 Design Rule Derivations -- 3.4.2 Width Rules -- 3.4.3 Spacing Rules -- 3.4.4 Enclosure/Overlap Rules -- 3.4.5 Area Rules -- 3.4.6 Antenna Rules -- 3.4.7 Density Rules -- 3.5 Future Directions -- 3.6 Summary -- Exercises -- References -- Chapter 4 Layout with Ultrasmall Geometry CMOS Technologies -- 4.1 Small Geometry Effects -- 4.1.1 Thin Metal Effects.",
            "contributor": "Technische Informationsbibliothek (TIB)",
            "creator": "gnd:132696525",
            "isPartOf": "(collectioncode)ZDB-37-IAHO",
            "issued": "2022",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "P60163": "London"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "sameAs": "http://www.w3.org/2002/07/owl#sameAs",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "description": "http://purl.org/dc/elements/1.1/description",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "creator": {
            "@id": "http://purl.org/dc/terms/creator",
            "@type": "@id"
        },
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "contributor": "http://purl.org/dc/terms/contributor",
        "issued": "http://purl.org/dc/terms/issued",
        "abstract": "http://purl.org/dc/terms/abstract",
        "license": "http://purl.org/dc/terms/license",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "title": "http://purl.org/dc/elements/1.1/title",
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}