// Seed: 1493440155
module module_0;
  assign module_3.id_6 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri1 id_2
);
  tri1 id_4 = 1;
  tri  id_5;
  assign id_5 = id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0
    , id_2
);
  if (id_2) assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output tri   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    output tri0  id_4,
    output tri   id_5,
    output tri0  id_6
);
  wand id_8;
  assign id_6 = id_8;
  module_0 modCall_1 ();
endmodule
