Date: Tue, 09 Nov 1999 17:08:54 +0300
From: Andrey Panin <>
Subject: [PATCH] SIIG PCI serial cards support for 2.3.25
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/11/9/56

Hi all.
This patch provides support for CyberSerial cards family made by SIIG
Inc.
All SIIG cards are supported but only my own CyberSerial 1S was tested.
P.S. Now i'm trying to implement ISA Plug-n-Play support for the serial
driver.
So PNP vendor/device ID's are wanted.
P.P.S. Sorry for my bad English.
--- ./linux/drivers/char/serial.c       Wed Nov  3 18:44:39 1999
+++ /linux/drivers/char/serial.c        Wed Nov  3 17:54:44 1999
@@ -38,6 +38,9 @@
  *        uarts.  Stuart MacDonald <stuartm@connecttech.com>
  *
  *  8/99: Generalized PCI support added.  Theodore Ts'o
+ *
+ *  10/99: Added support for the SIIG PCI serial cards.
+ *        Andrey Panin <pazke@mail.tp.ru>
  *
  * This module exports the following rs232 io functions:
  *
@@ -3581,6 +3584,72 @@
                pci_write_config_byte(dev, PCI_COMMAND,
                                      data & ~PCI_COMMAND_MEMORY);
 }
+/*
+ * SIIG serail cards have PCI interface chip, which also controls the
UART
+ * clocking frequency. Each UART can be clocked independently (except
cards
+ * equiped with 4 UART) and initial clocking settings are stored in the
EEPROM
+ * chip. It can cause problems because this version of serial driver
doesn't
+ * support differently clocked UART's on single PCI card. To prevent
this,
+ * initialization functions set high frequency clocking for all UART's
on given
+ * card. It is safe (I hope) because it doesn't touch EEPROM settings
to
+ * prevent conflicts with other OSes (like M$ DOS).
+ *
+ * There is two family of SIIG serial cards with different PCI
interface chip
+ * and different configuration methods:
+ *     - 10x cards have control registers in IO and/or memory space;
+ *     - 20x cards have control registers in standard PCI configuration
space.
+ */
+#define PCI_DEVICE_ID_SIIG_1S_10x (PCI_DEVICE_ID_SIIG_1S_10x_550 &
0xfffc)
+#define PCI_DEVICE_ID_SIIG_2S_10x (PCI_DEVICE_ID_SIIG_2S_10x_550 &
0xfff8)
+
+static void __init pci_siig10x_fn(struct pci_dev *dev,
+                                 struct pci_board *board,
+                                 int enable)
+{
+       u16 data, *p;
+
+       if (!enable) return;
+
+       p = ioremap(PCI_BASE_ADDRESS(dev, 0), 0x80);
+
+       switch (dev->device & 0xfff8) {
+               case PCI_DEVICE_ID_SIIG_1S_10x:         /* 1S */
+                       data = 0xffdf;
+                       break;
+               case PCI_DEVICE_ID_SIIG_2S_10x:         /* 2S, 2S1P */
+                       data = 0xf7ff;
+                       break;
+               default:                                /* 1S1P, 4S */
+                       data = 0xfffb;
+                       break;
+       }
+
+       writew(readw(p + 0x28) & data, p + 0x28);
+       iounmap(p);
+}
+
+#define PCI_DEVICE_ID_SIIG_2S_20x (PCI_DEVICE_ID_SIIG_2S_20x_550 &
0xfffc)
+#define PCI_DEVICE_ID_SIIG_2S1P_20x (PCI_DEVICE_ID_SIIG_2S1P_20x_550 &
0xfffc)
+
+static void __init pci_siig20x_fn(struct pci_dev *dev,
+                                 struct pci_board *board,
+                                 int enable)
+{
+       u8 data;
+
+       if (!enable) return;
+
+       /* Change clock frequency for the first UART. */
+       pci_read_config_byte(dev, 0x6f, &data);
+       pci_write_config_byte(dev, 0x6f, data & 0xef);
+
+       /* If this card has 2 UART, we have to do the same with second
UART. */
+       if (((dev->device & 0xfffc) == PCI_DEVICE_ID_SIIG_2S_20x) ||
+           ((dev->device & 0xfffc) == PCI_DEVICE_ID_SIIG_2S1P_20x)) {
+               pci_read_config_byte(dev, 0x73, &data);
+               pci_write_config_byte(dev, 0x73, data & 0xef);
+       }
+}
 /*
  * This is the configuration table for all of the PCI serial boards
@@ -3695,6 +3764,138 @@
                PCI_ANY_ID, PCI_ANY_ID,
                SPCI_FL_BASE2 | SPCI_FL_IOMEM, 2, 921600,
                0x400, 7, pci_plx9050_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_10x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2, 1, 460800,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_10x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2, 1, 460800,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_10x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2, 1, 460800,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S1P_10x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2, 1, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S1P_10x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2, 1, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S1P_10x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2, 1, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_10x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_10x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_10x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S1P_10x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S1P_10x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S1P_10x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_10x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 4, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_10x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 4, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_10x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE2 | SPCI_FL_BASE_TABLE, 4, 921600,
+               0, 0, pci_siig10x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_20x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_20x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S_20x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S1P_20x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S1P_20x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_1S1P_20x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2P1S_20x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2P1S_20x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2P1S_20x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0, 1, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_20x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_20x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S_20x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S1P_20x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S1P_20x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_2S1P_20x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 2, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_20x_550,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 4, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_20x_650,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 4, 921600,
+               0, 0, pci_siig20x_fn },
+       {       PCI_VENDOR_ID_SIIG, PCI_DEVICE_ID_SIIG_4S_20x_850,
+               PCI_ANY_ID, PCI_ANY_ID,
+               SPCI_FL_BASE0 | SPCI_FL_BASE_TABLE, 4, 921600,
+               0, 0, pci_siig20x_fn },
        {       0, }
 };
--- ./linux/include/linux/pci_ids.h     Wed Nov  3 18:44:47 1999
+++ /linux/include/linux/pci_ids.h      Wed Nov  3 17:56:21 1999
@@ -914,6 +914,24 @@
 #define PCI_DEVICE_ID_SIIG_2S1P_20x_550        0x2060
 #define PCI_DEVICE_ID_SIIG_2S1P_20x_650        0x2061
 #define PCI_DEVICE_ID_SIIG_2S1P_20x_850        0x2062
+#define PCI_DEVICE_ID_SIIG_1S_10x_550  0x1000
+#define PCI_DEVICE_ID_SIIG_1S_10x_650  0x1001
+#define PCI_DEVICE_ID_SIIG_1S_10x_850  0x1002
+#define PCI_DEVICE_ID_SIIG_2S_10x_550  0x1030
+#define PCI_DEVICE_ID_SIIG_2S_10x_650  0x1031
+#define PCI_DEVICE_ID_SIIG_2S_10x_850  0x1032
+#define PCI_DEVICE_ID_SIIG_4S_10x_550  0x1050
+#define PCI_DEVICE_ID_SIIG_4S_10x_650  0x1051
+#define PCI_DEVICE_ID_SIIG_4S_10x_850  0x1052
+#define PCI_DEVICE_ID_SIIG_1S_20x_550  0x2000
+#define PCI_DEVICE_ID_SIIG_1S_20x_650  0x2001
+#define PCI_DEVICE_ID_SIIG_1S_20x_850  0x2002
+#define PCI_DEVICE_ID_SIIG_2S_20x_550  0x2030
+#define PCI_DEVICE_ID_SIIG_2S_20x_650  0x2031
+#define PCI_DEVICE_ID_SIIG_2S_20x_850  0x2032
+#define PCI_DEVICE_ID_SIIG_4S_20x_550  0x2050
+#define PCI_DEVICE_ID_SIIG_4S_20x_650  0x2051
+#define PCI_DEVICE_ID_SIIG_4S_20x_850  0x2052
 #define PCI_VENDOR_ID_SEALEVEL         0x135e
 #define PCI_DEVICE_ID_SEALEVEL_U530    0x7101
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/