\hypertarget{classudmaio_1_1_fpga_mem_buffer_over_xdma}{}\doxysection{udmaio\+::Fpga\+Mem\+Buffer\+Over\+Xdma Class Reference}
\label{classudmaio_1_1_fpga_mem_buffer_over_xdma}\index{udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}}


DMA data buffer accessed over XDMA using the xdma c2h0 stream channel.  




{\ttfamily \#include $<$Fpga\+Mem\+Buffer\+Over\+Xdma.\+hpp$>$}



Inheritance diagram for udmaio\+::Fpga\+Mem\+Buffer\+Over\+Xdma\+:
% FIG 0


Collaboration diagram for udmaio\+::Fpga\+Mem\+Buffer\+Over\+Xdma\+:
% FIG 1
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_xdma_a7c3fe91db1d91f4c701830f311ac308d}{Fpga\+Mem\+Buffer\+Over\+Xdma}} (const std\+::string \&path, uintptr\+\_\+t phys\+\_\+addr)
\begin{DoxyCompactList}\small\item\em Constructs a DMA data buffer. \end{DoxyCompactList}\item 
virtual \mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_xdma_a95b84664b5ffe4d8935c4e7eeb4cdd4f}{$\sim$\+Fpga\+Mem\+Buffer\+Over\+Xdma}} ()
\item 
\mbox{\hyperlink{structudmaio_1_1_uio_region}{Uio\+Region}} \mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_xdma_a15ecde2a47d2ecc175c9f4af83f5b423}{get\+\_\+phys\+\_\+region}} () const override
\begin{DoxyCompactList}\small\item\em Get physical region. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Protected Member Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_xdma_a0418e09aeafa2329d3222c562f71a79d}{copy\+\_\+from\+\_\+buf}} (uint8\+\_\+t $\ast$dest, const \mbox{\hyperlink{structudmaio_1_1_uio_region}{Uio\+Region}} \&buf\+\_\+info) const override
\end{DoxyCompactItemize}
\doxysubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
int \mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_xdma_aa7e29797f2131b05eb89a98bbbf931a3}{\+\_\+dma\+\_\+fd}}
\item 
\mbox{\hyperlink{structudmaio_1_1_uio_region}{Uio\+Region}} \mbox{\hyperlink{classudmaio_1_1_fpga_mem_buffer_over_xdma_abfc8dad0b8d48f83e83517db22893a9c}{\+\_\+phys\+\_\+region}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA data buffer accessed over XDMA using the xdma c2h0 stream channel. 

\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classudmaio_1_1_fpga_mem_buffer_over_xdma_a7c3fe91db1d91f4c701830f311ac308d}\label{classudmaio_1_1_fpga_mem_buffer_over_xdma_a7c3fe91db1d91f4c701830f311ac308d}} 
\index{udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}!FpgaMemBufferOverXdma@{FpgaMemBufferOverXdma}}
\index{FpgaMemBufferOverXdma@{FpgaMemBufferOverXdma}!udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}}
\doxysubsubsection{\texorpdfstring{FpgaMemBufferOverXdma()}{FpgaMemBufferOverXdma()}}
{\footnotesize\ttfamily udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Xdma\+::\+Fpga\+Mem\+Buffer\+Over\+Xdma (\begin{DoxyParamCaption}\item[{const std\+::string \&}]{path,  }\item[{uintptr\+\_\+t}]{phys\+\_\+addr }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [explicit]}}



Constructs a DMA data buffer. 


\begin{DoxyParams}{Parameters}
{\em path} & Base path of XDMA instance in {\ttfamily /dev} \\
\hline
{\em phys\+\_\+addr} & Physical address of DMA data buffer \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{classudmaio_1_1_fpga_mem_buffer_over_xdma_a95b84664b5ffe4d8935c4e7eeb4cdd4f}\label{classudmaio_1_1_fpga_mem_buffer_over_xdma_a95b84664b5ffe4d8935c4e7eeb4cdd4f}} 
\index{udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}!````~FpgaMemBufferOverXdma@{$\sim$FpgaMemBufferOverXdma}}
\index{````~FpgaMemBufferOverXdma@{$\sim$FpgaMemBufferOverXdma}!udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}}
\doxysubsubsection{\texorpdfstring{$\sim$FpgaMemBufferOverXdma()}{~FpgaMemBufferOverXdma()}}
{\footnotesize\ttfamily virtual udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Xdma\+::$\sim$\+Fpga\+Mem\+Buffer\+Over\+Xdma (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classudmaio_1_1_fpga_mem_buffer_over_xdma_a0418e09aeafa2329d3222c562f71a79d}\label{classudmaio_1_1_fpga_mem_buffer_over_xdma_a0418e09aeafa2329d3222c562f71a79d}} 
\index{udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}!copy\_from\_buf@{copy\_from\_buf}}
\index{copy\_from\_buf@{copy\_from\_buf}!udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}}
\doxysubsubsection{\texorpdfstring{copy\_from\_buf()}{copy\_from\_buf()}}
{\footnotesize\ttfamily void udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Xdma\+::copy\+\_\+from\+\_\+buf (\begin{DoxyParamCaption}\item[{uint8\+\_\+t $\ast$}]{dest,  }\item[{const \mbox{\hyperlink{structudmaio_1_1_uio_region}{Uio\+Region}} \&}]{buf\+\_\+info }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [protected]}, {\ttfamily [virtual]}}



Implements \mbox{\hyperlink{classudmaio_1_1_dma_buffer_abstract_a4b878534dcc75586ae7cd56a405395f7}{udmaio\+::\+Dma\+Buffer\+Abstract}}.

\mbox{\Hypertarget{classudmaio_1_1_fpga_mem_buffer_over_xdma_a15ecde2a47d2ecc175c9f4af83f5b423}\label{classudmaio_1_1_fpga_mem_buffer_over_xdma_a15ecde2a47d2ecc175c9f4af83f5b423}} 
\index{udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}!get\_phys\_region@{get\_phys\_region}}
\index{get\_phys\_region@{get\_phys\_region}!udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}}
\doxysubsubsection{\texorpdfstring{get\_phys\_region()}{get\_phys\_region()}}
{\footnotesize\ttfamily \mbox{\hyperlink{structudmaio_1_1_uio_region}{Uio\+Region}} udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Xdma\+::get\+\_\+phys\+\_\+region (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [override]}, {\ttfamily [virtual]}}



Get physical region. 

\begin{DoxyReturn}{Returns}
Physical address and size of DMA data buffer 
\end{DoxyReturn}


Implements \mbox{\hyperlink{classudmaio_1_1_dma_buffer_abstract_ae51157a70b85ccd157996f6e038d652f}{udmaio\+::\+Dma\+Buffer\+Abstract}}.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classudmaio_1_1_fpga_mem_buffer_over_xdma_aa7e29797f2131b05eb89a98bbbf931a3}\label{classudmaio_1_1_fpga_mem_buffer_over_xdma_aa7e29797f2131b05eb89a98bbbf931a3}} 
\index{udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}!\_dma\_fd@{\_dma\_fd}}
\index{\_dma\_fd@{\_dma\_fd}!udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}}
\doxysubsubsection{\texorpdfstring{\_dma\_fd}{\_dma\_fd}}
{\footnotesize\ttfamily int udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Xdma\+::\+\_\+dma\+\_\+fd\hspace{0.3cm}{\ttfamily [private]}}

\mbox{\Hypertarget{classudmaio_1_1_fpga_mem_buffer_over_xdma_abfc8dad0b8d48f83e83517db22893a9c}\label{classudmaio_1_1_fpga_mem_buffer_over_xdma_abfc8dad0b8d48f83e83517db22893a9c}} 
\index{udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}!\_phys\_region@{\_phys\_region}}
\index{\_phys\_region@{\_phys\_region}!udmaio::FpgaMemBufferOverXdma@{udmaio::FpgaMemBufferOverXdma}}
\doxysubsubsection{\texorpdfstring{\_phys\_region}{\_phys\_region}}
{\footnotesize\ttfamily \mbox{\hyperlink{structudmaio_1_1_uio_region}{Uio\+Region}} udmaio\+::\+Fpga\+Mem\+Buffer\+Over\+Xdma\+::\+\_\+phys\+\_\+region\hspace{0.3cm}{\ttfamily [private]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_fpga_mem_buffer_over_xdma_8hpp}{Fpga\+Mem\+Buffer\+Over\+Xdma.\+hpp}}\end{DoxyCompactItemize}
