sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/clk_signal_sch.vf,-w,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/clk_signal_sch.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/BypassClk.vf,-w,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/BypassClk.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toyProcessor_overall.vf,-w,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/toyProcessor_overall.sch
sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/BypassClk.vf,-w,C:/Users/zad65674/Documents/GitHub/Advanced-Digital/Project Folder/Xilinx Files/BypassClk.sch
