--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml demmy_disp.twx demmy_disp.ncd -o demmy_disp.twr
demmy_disp.pcf -ucf demmy_disp_spartan_3an.ucf

Design file:              demmy_disp.ncd
Physical constraint file: demmy_disp.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18988 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.649ns.
--------------------------------------------------------------------------------

Paths for end point char_index_1 (SLICE_X46Y31.CE), 266 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_0_1 (FF)
  Destination:          char_index_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.598ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.210 - 0.261)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_0_1 to char_index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.YQ      Tcko                  0.580   state_0_1
                                                       state_0_1
    SLICE_X43Y47.G4      net (fanout=3)        1.291   state_0_1
    SLICE_X43Y47.Y       Tilo                  0.648   wait_time<0>
                                                       wait_time<0>11
    SLICE_X43Y66.G2      net (fanout=10)       1.556   N4
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y31.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y31.CLK     Tceck                 0.311   char_index<1>
                                                       char_index_1
    -------------------------------------------------  ---------------------------
    Total                                     12.598ns (4.439ns logic, 8.159ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_1_1 (FF)
  Destination:          char_index_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.346ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.210 - 0.277)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_1_1 to char_index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.XQ      Tcko                  0.591   state_1_1
                                                       state_1_1
    SLICE_X43Y47.G2      net (fanout=5)        1.028   state_1_1
    SLICE_X43Y47.Y       Tilo                  0.648   wait_time<0>
                                                       wait_time<0>11
    SLICE_X43Y66.G2      net (fanout=10)       1.556   N4
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y31.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y31.CLK     Tceck                 0.311   char_index<1>
                                                       char_index_1
    -------------------------------------------------  ---------------------------
    Total                                     12.346ns (4.450ns logic, 7.896ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          char_index_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.210 - 0.281)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to char_index_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X43Y66.G1      net (fanout=35)       2.799   state<3>
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y31.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y31.CLK     Tceck                 0.311   char_index<1>
                                                       char_index_1
    -------------------------------------------------  ---------------------------
    Total                                     11.953ns (3.842ns logic, 8.111ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point char_index_5 (SLICE_X46Y30.CE), 266 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_0_1 (FF)
  Destination:          char_index_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.598ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.210 - 0.261)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_0_1 to char_index_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.YQ      Tcko                  0.580   state_0_1
                                                       state_0_1
    SLICE_X43Y47.G4      net (fanout=3)        1.291   state_0_1
    SLICE_X43Y47.Y       Tilo                  0.648   wait_time<0>
                                                       wait_time<0>11
    SLICE_X43Y66.G2      net (fanout=10)       1.556   N4
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y30.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y30.CLK     Tceck                 0.311   char_index<5>
                                                       char_index_5
    -------------------------------------------------  ---------------------------
    Total                                     12.598ns (4.439ns logic, 8.159ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_1_1 (FF)
  Destination:          char_index_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.346ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.210 - 0.277)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_1_1 to char_index_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.XQ      Tcko                  0.591   state_1_1
                                                       state_1_1
    SLICE_X43Y47.G2      net (fanout=5)        1.028   state_1_1
    SLICE_X43Y47.Y       Tilo                  0.648   wait_time<0>
                                                       wait_time<0>11
    SLICE_X43Y66.G2      net (fanout=10)       1.556   N4
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y30.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y30.CLK     Tceck                 0.311   char_index<5>
                                                       char_index_5
    -------------------------------------------------  ---------------------------
    Total                                     12.346ns (4.450ns logic, 7.896ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          char_index_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.210 - 0.281)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to char_index_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X43Y66.G1      net (fanout=35)       2.799   state<3>
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y30.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y30.CLK     Tceck                 0.311   char_index<5>
                                                       char_index_5
    -------------------------------------------------  ---------------------------
    Total                                     11.953ns (3.842ns logic, 8.111ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point char_index_4 (SLICE_X46Y30.CE), 266 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_0_1 (FF)
  Destination:          char_index_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.598ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.210 - 0.261)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_0_1 to char_index_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.YQ      Tcko                  0.580   state_0_1
                                                       state_0_1
    SLICE_X43Y47.G4      net (fanout=3)        1.291   state_0_1
    SLICE_X43Y47.Y       Tilo                  0.648   wait_time<0>
                                                       wait_time<0>11
    SLICE_X43Y66.G2      net (fanout=10)       1.556   N4
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y30.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y30.CLK     Tceck                 0.311   char_index<5>
                                                       char_index_4
    -------------------------------------------------  ---------------------------
    Total                                     12.598ns (4.439ns logic, 8.159ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_1_1 (FF)
  Destination:          char_index_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.346ns (Levels of Logic = 6)
  Clock Path Skew:      -0.067ns (0.210 - 0.277)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_1_1 to char_index_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.XQ      Tcko                  0.591   state_1_1
                                                       state_1_1
    SLICE_X43Y47.G2      net (fanout=5)        1.028   state_1_1
    SLICE_X43Y47.Y       Tilo                  0.648   wait_time<0>
                                                       wait_time<0>11
    SLICE_X43Y66.G2      net (fanout=10)       1.556   N4
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y30.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y30.CLK     Tceck                 0.311   char_index<5>
                                                       char_index_4
    -------------------------------------------------  ---------------------------
    Total                                     12.346ns (4.450ns logic, 7.896ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_3 (FF)
  Destination:          char_index_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.210 - 0.281)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: state_3 to char_index_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.XQ      Tcko                  0.631   state<3>
                                                       state_3
    SLICE_X43Y66.G1      net (fanout=35)       2.799   state<3>
    SLICE_X43Y66.Y       Tilo                  0.648   wait_time<18>
                                                       wait_time<18>1
    SLICE_X45Y46.G3      net (fanout=4)        1.351   wait_time<18>
    SLICE_X45Y46.COUT    Topcyg                1.178   Mcompar_process_cmp_gt0000_cy<7>
                                                       Mcompar_process_cmp_gt0000_lut<7>
                                                       Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<7>
    SLICE_X45Y47.COUT    Tbyp                  0.130   N32
                                                       Mcompar_process_cmp_gt0000_cy<8>
                                                       Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.CIN     net (fanout=1)        0.000   Mcompar_process_cmp_gt0000_cy<9>
    SLICE_X45Y48.XB      Tcinxb                0.296   N130
                                                       Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.G1      net (fanout=5)        1.340   Mcompar_process_cmp_gt0000_cy<10>
    SLICE_X45Y59.Y       Tilo                  0.648   state_not0002
                                                       process_FSM_FFd2-In31
    SLICE_X46Y30.CE      net (fanout=15)       2.621   state_not0002
    SLICE_X46Y30.CLK     Tceck                 0.311   char_index<5>
                                                       char_index_4
    -------------------------------------------------  ---------------------------
    Total                                     11.953ns (3.842ns logic, 8.111ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point char_index_5 (SLICE_X46Y30.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_index_5 (FF)
  Destination:          char_index_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_index_5 to char_index_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y30.XQ      Tcko                  0.505   char_index<5>
                                                       char_index_5
    SLICE_X46Y30.F4      net (fanout=3)        0.319   char_index<5>
    SLICE_X46Y30.CLK     Tckf        (-Th)    -0.505   char_index<5>
                                                       Mcount_char_index_eqn_5
                                                       char_index_5
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (1.010ns logic, 0.319ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Paths for end point char_index_0 (SLICE_X47Y45.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_index_0 (FF)
  Destination:          char_index_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_index_0 to char_index_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.XQ      Tcko                  0.473   char_index<0>
                                                       char_index_0
    SLICE_X47Y45.F1      net (fanout=16)       0.412   char_index<0>
    SLICE_X47Y45.CLK     Tckf        (-Th)    -0.466   char_index<0>
                                                       Mcount_char_index_eqn_01
                                                       char_index_0
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.939ns logic, 0.412ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Paths for end point char_index_2 (SLICE_X47Y29.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               char_index_1 (FF)
  Destination:          char_index_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.008 - 0.004)
  Source Clock:         CLOCK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLOCK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: char_index_1 to char_index_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.YQ      Tcko                  0.541   char_index<1>
                                                       char_index_1
    SLICE_X47Y29.F3      net (fanout=14)       0.397   char_index<1>
    SLICE_X47Y29.CLK     Tckf        (-Th)    -0.466   char_index<2>
                                                       Mcount_char_index_eqn_21
                                                       char_index_2
    -------------------------------------------------  ---------------------------
    Total                                      1.404ns (1.007ns logic, 0.397ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLOCK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: state<1>/CLK
  Logical resource: state_1/CK
  Location pin: SLICE_X44Y34.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: state<1>/CLK
  Logical resource: state_0/CK
  Location pin: SLICE_X44Y34.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 17.997ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: state_2_1/CLK
  Logical resource: state_2_1/CK
  Location pin: SLICE_X46Y47.CLK
  Clock network: CLOCK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_50MHZ    |   12.649|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18988 paths, 0 nets, and 589 connections

Design statistics:
   Minimum period:  12.649ns{1}   (Maximum frequency:  79.058MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 29 16:53:39 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



