<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_memdelay" family="Cyclone" style="SUPERSET"
    fixed-name="false" temporary="false">
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNBRIKDQTV">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="26"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNBRIKDQTV.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GN3YPLAG7W">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="25"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GN3YPLAG7W.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNXMJOJMJV">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="2"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNXMJOJMJV.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNFVL4YT66">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="649"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNFVL4YT66.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNDI52L3LZ">
        <generic name="WIDTH" value="24"/>
        <generic name="DELAY" value="25"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNDI52L3LZ.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNMIZKWFE6">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="1"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNMIZKWFE6.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNI6WYI4F7">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="29"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNI6WYI4F7.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNF7HJJOOI">
        <generic name="WIDTH" value="35"/>
        <generic name="DELAY" value="2"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(35-1 downto 0)" width="35" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(35-1 downto 0)" width="35" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNF7HJJOOI.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GN4TPDAUQN">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="27"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GN4TPDAUQN.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNMYXI7BAD">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="2"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNMYXI7BAD.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNNY7HWC5A">
        <generic name="WIDTH" value="40"/>
        <generic name="DELAY" value="1"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(40-1 downto 0)" width="40" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(40-1 downto 0)" width="40" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNNY7HWC5A.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNZWVQQT43">
        <generic name="WIDTH" value="24"/>
        <generic name="DELAY" value="1"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(24-1 downto 0)" width="24" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNZWVQQT43.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNSNJI6FHR">
        <generic name="WIDTH" value="1"/>
        <generic name="DELAY" value="1"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(1-1 downto 0)" width="1" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNSNJI6FHR.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GN7KC3ZSDB">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="1"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNC4CQZXMX">
        <generic name="WIDTH" value="32"/>
        <generic name="DELAY" value="2"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(32-1 downto 0)" width="32" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(32-1 downto 0)" width="32" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNC4CQZXMX.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNN5NKF6I6">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="644"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNN5NKF6I6.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNYLPPAGO6">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="4"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNYLPPAGO6.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNNHPAZCPO">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="640"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNNHPAZCPO.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNY33G4TJP">
        <generic name="WIDTH" value="11"/>
        <generic name="DELAY" value="642"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(11-1 downto 0)" width="11" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNY33G4TJP.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNXTKJER6C">
        <generic name="WIDTH" value="16"/>
        <generic name="DELAY" value="642"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(16-1 downto 0)" width="16" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNXTKJER6C.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <instance version="17.1" decorated-name="alt_dspbuilder_memdelay_GNMCYDWHIR">
        <generic name="WIDTH" value="8"/>
        <generic name="DELAY" value="642"/>
        <generic name="RAMTYPE" value="AUTO"/>
        <port name="aclr" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="clock" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="ena" dir="Input" vhdl-type="std_logic" width="1" lowerbound="0"/>
        <port name="input" dir="Input"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(8-1 downto 0)" width="8" lowerbound="0"/>
        <port name="user_aclr" dir="Input" vhdl-type="std_logic"
            width="1" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_memdelay_GNMCYDWHIR.vhd"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_SShiftTap.vhd"/>
    </instance>
    <supersetport name="output" dir="Output"
        vhdl-type="std_logic_vector(WIDTH-1 downto 0)" lowerbound="0"/>
    <supersetport name="input" dir="Input"
        vhdl-type="std_logic_vector(WIDTH-1 downto 0)" lowerbound="0"/>
    <supersetport name="aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="user_aclr" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="ena" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <supersetport name="clock" dir="Input" vhdl-type="std_logic" lowerbound="0"/>
    <parameter-static name="WIDTH" default="8" type="POSITIVE"/>
    <parameter-static name="DELAY" default="1" type="POSITIVE"/>
    <parameter-static name="RAMTYPE" default="AUTO" type="STRING"/>
</jvgen>
