Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/spec_x264_001.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3059743 heartbeat IPC: 3.26825 cumulative IPC: 3.26825 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6109702 heartbeat IPC: 3.27873 cumulative IPC: 3.27348 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9145135 heartbeat IPC: 3.29442 cumulative IPC: 3.28043 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12189361 heartbeat IPC: 3.28491 cumulative IPC: 3.28155 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 15232346 heartbeat IPC: 3.28625 cumulative IPC: 3.28249 (Simulation time: 0 hr 5 min 44 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 15232347 (Simulation time: 0 hr 5 min 44 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 21161397 heartbeat IPC: 1.68661 cumulative IPC: 1.68661 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 27072603 heartbeat IPC: 1.6917 cumulative IPC: 1.68915 (Simulation time: 0 hr 6 min 56 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 33129712 heartbeat IPC: 1.65095 cumulative IPC: 1.67622 (Simulation time: 0 hr 7 min 32 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 39168767 heartbeat IPC: 1.65589 cumulative IPC: 1.67109 (Simulation time: 0 hr 8 min 9 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45067597 heartbeat IPC: 1.69525 cumulative IPC: 1.67587 (Simulation time: 0 hr 8 min 46 sec) 
Finished CPU 0 instructions: 50000002 cycles: 29835251 cumulative IPC: 1.67587 (Simulation time: 0 hr 8 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.67587 instructions: 50000002 cycles: 29835251
L1D TOTAL     ACCESS:   12972034  HIT:   12811024  MISS:     161010
L1D LOAD      ACCESS:    5096968  HIT:    5041838  MISS:      55130
L1D RFO       ACCESS:    2883271  HIT:    2848986  MISS:      34285
L1D PREFETCH  ACCESS:    4991795  HIT:    4920200  MISS:      71595
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    5113767  ISSUED:    5046178  USEFUL:      25746  USELESS:      45658
L1D AVERAGE MISS LATENCY: 40.1153 cycles
L1I TOTAL     ACCESS:    9561587  HIT:    9160017  MISS:     401570
L1I LOAD      ACCESS:    8037238  HIT:    8029826  MISS:       7412
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    1524349  HIT:    1130191  MISS:     394158
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    1621240  ISSUED:    1600356  USEFUL:     301899  USELESS:      92295
L1I AVERAGE MISS LATENCY: 14.9991 cycles
L2C TOTAL     ACCESS:     863361  HIT:     823847  MISS:      39514
L2C LOAD      ACCESS:      60280  HIT:      54784  MISS:       5496
L2C RFO       ACCESS:      34094  HIT:      21995  MISS:      12099
L2C PREFETCH  ACCESS:     725922  HIT:     704080  MISS:      21842
L2C WRITEBACK ACCESS:      43065  HIT:      42988  MISS:         77
L2C PREFETCH  REQUESTED:     669354  ISSUED:     664981  USEFUL:       9007  USELESS:      13096
L2C AVERAGE MISS LATENCY: 102.65 cycles
LLC TOTAL     ACCESS:     124779  HIT:      95748  MISS:      29031
LLC LOAD      ACCESS:       5495  HIT:       3358  MISS:       2137
LLC RFO       ACCESS:      12099  HIT:        492  MISS:      11607
LLC PREFETCH  ACCESS:      93614  HIT:      78412  MISS:      15202
LLC WRITEBACK ACCESS:      13571  HIT:      13486  MISS:         85
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1777  USELESS:      14148
LLC AVERAGE MISS LATENCY: 161.948 cycles
Major fault: 0 Minor fault: 1285
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       9918  ROW_BUFFER_MISS:      19028
 DBUS_CONGESTED:      12490
 WQ ROW_BUFFER_HIT:       2881  ROW_BUFFER_MISS:       9637  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 97.1633% MPKI: 1.73704 Average ROB Occupancy at Mispredict: 43.115

Branch types
NOT_BRANCH: 46937921 93.8758%
BRANCH_DIRECT_JUMP: 170816 0.341632%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 2532774 5.06555%
BRANCH_DIRECT_CALL: 114227 0.228454%
BRANCH_INDIRECT_CALL: 64863 0.129726%
BRANCH_RETURN: 179089 0.358178%
BRANCH_OTHER: 0 0%

