<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHA-2 Workbench: Reordered_UF2 Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js", "TeX/AMSmath.js", "TeX/AMSsymbols.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SHA-2 Workbench
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('class_transf__round_1_1_reordered___u_f2.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#Signals">Signals</a> &#124;
<a href="#Aliases">Aliases</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Use Clauses">Use Clauses</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">Reordered_UF2 Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Spatially-reordered, 2-unrolled architecture of the transformation round block.  
 <a href="class_transf__round_1_1_reordered___u_f2.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0a6af6eef40212dbaf130d57ce711256"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library.  <a href="#a0a6af6eef40212dbaf130d57ce711256"></a><br /></td></tr>
<tr class="memitem:a438d5c7e1cb7cfaddb9183ef75e889ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a438d5c7e1cb7cfaddb9183ef75e889ba">shacomps</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a438d5c7e1cb7cfaddb9183ef75e889ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic SHA components library.  <a href="#a438d5c7e1cb7cfaddb9183ef75e889ba"></a><br /></td></tr>
<tr class="memitem:a6b28ffcbce6e4193e650ee0571f6e51a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6b28ffcbce6e4193e650ee0571f6e51a">components</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6b28ffcbce6e4193e650ee0571f6e51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Basic integrated circuits components library.  <a href="#a6b28ffcbce6e4193e650ee0571f6e51a"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memdesc:a2edc34402b573437d5f25fa90ba4013e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arithmetic library, included for the unsigned modulo addition.  <a href="#a2edc34402b573437d5f25fa90ba4013e"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a49d97a886144ffc7ea9720d6c0cae505"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a49d97a886144ffc7ea9720d6c0cae505"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal output signal, to be used as feedback input.  <a href="#a49d97a886144ffc7ea9720d6c0cae505"></a><br /></td></tr>
<tr class="memitem:a31a54b27e3300cdf48f232a6b2a738bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a31a54b27e3300cdf48f232a6b2a738bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the multiplexer, and input of the precomputation stage.  <a href="#a31a54b27e3300cdf48f232a6b2a738bb"></a><br /></td></tr>
<tr class="memitem:aae66e916a50126d02f0c03eb9edd5f7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aae66e916a50126d02f0c03eb9edd5f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input of the compressor pipeline register.  <a href="#aae66e916a50126d02f0c03eb9edd5f7e"></a><br /></td></tr>
<tr class="memitem:adef310f640e531ce2c9a78078babd34e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adef310f640e531ce2c9a78078babd34e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the compressor pipeline register.  <a href="#adef310f640e531ce2c9a78078babd34e"></a><br /></td></tr>
<tr class="memitem:aa502dd3b93df6287aedab7b7450ede77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa502dd3b93df6287aedab7b7450ede77">p3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa502dd3b93df6287aedab7b7450ede77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal signal carrying the parameter \(p_3\).  <a href="#aa502dd3b93df6287aedab7b7450ede77"></a><br /></td></tr>
<tr class="memitem:a55346ced3e069d012f838d73b8284446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a55346ced3e069d012f838d73b8284446">p5</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a55346ced3e069d012f838d73b8284446"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal signal carrying the parameter \(p_5\).  <a href="#a55346ced3e069d012f838d73b8284446"></a><br /></td></tr>
<tr class="memitem:a78abb6e59ce64ad11fa50ce427dafd52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a78abb6e59ce64ad11fa50ce427dafd52">p6</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a78abb6e59ce64ad11fa50ce427dafd52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal signal carrying the parameter \(p_6\).  <a href="#a78abb6e59ce64ad11fa50ce427dafd52"></a><br /></td></tr>
<tr class="memitem:a5adc24c2a7bb544704457e9e77d13a3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5adc24c2a7bb544704457e9e77d13a3f">sigma_0_t</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5adc24c2a7bb544704457e9e77d13a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\Sigma_0\) functional block for the step \(t\).  <a href="#a5adc24c2a7bb544704457e9e77d13a3f"></a><br /></td></tr>
<tr class="memitem:a7b7969dae89db82f66b69b9e466abf28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a7b7969dae89db82f66b69b9e466abf28">sigma_0_t1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7b7969dae89db82f66b69b9e466abf28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\Sigma_0\) functional block for the step \(t+1\).  <a href="#a7b7969dae89db82f66b69b9e466abf28"></a><br /></td></tr>
<tr class="memitem:a165d175ffdc668ca4b41ee386d4ee964"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a165d175ffdc668ca4b41ee386d4ee964">sigma_1_t</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a165d175ffdc668ca4b41ee386d4ee964"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\Sigma_1\) functional block for the step \(t\).  <a href="#a165d175ffdc668ca4b41ee386d4ee964"></a><br /></td></tr>
<tr class="memitem:ae4c652aa1c1f82219be0ba79d5816967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ae4c652aa1c1f82219be0ba79d5816967">sigma_1_t1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae4c652aa1c1f82219be0ba79d5816967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(\Sigma_1\) functional block for the step \(t+1\).  <a href="#ae4c652aa1c1f82219be0ba79d5816967"></a><br /></td></tr>
<tr class="memitem:abb4dece1f6b056864d970e4bc51e296a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#abb4dece1f6b056864d970e4bc51e296a">maj_o_t</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abb4dece1f6b056864d970e4bc51e296a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(Majority\) functional block for the step \(t\).  <a href="#abb4dece1f6b056864d970e4bc51e296a"></a><br /></td></tr>
<tr class="memitem:a4daa2d8b1e96f088013ea6bcb8881308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a4daa2d8b1e96f088013ea6bcb8881308">maj_o_t1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4daa2d8b1e96f088013ea6bcb8881308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(Majority\) functional block for the step \(t+1\).  <a href="#a4daa2d8b1e96f088013ea6bcb8881308"></a><br /></td></tr>
<tr class="memitem:ae7afc27b8ff6efb36d051a97aa66f1ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ae7afc27b8ff6efb36d051a97aa66f1ba">ch_o_t</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae7afc27b8ff6efb36d051a97aa66f1ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output of the \(Choose\) functional block for the step \(t\).  <a href="#ae7afc27b8ff6efb36d051a97aa66f1ba"></a><br /></td></tr>
<tr class="memitem:a13d78e8eb98734ec49ed8f66bfbcbdb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a13d78e8eb98734ec49ed8f66bfbcbdb2">p2_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a13d78e8eb98734ec49ed8f66bfbcbdb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal value of the parameter \(p_2\) to be used for other sums.  <a href="#a13d78e8eb98734ec49ed8f66bfbcbdb2"></a><br /></td></tr>
<tr class="memitem:a6369812e5856becc4259d4cb7bd5bf8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6369812e5856becc4259d4cb7bd5bf8a">bigH_star_int</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6369812e5856becc4259d4cb7bd5bf8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal value of the parameter \(H^*\) to be used for other sums.  <a href="#a6369812e5856becc4259d4cb7bd5bf8a"></a><br /></td></tr>
<tr class="memitem:a60817d0bdde82516b8de65b331d913f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a60817d0bdde82516b8de65b331d913f2">kw4_pre</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a60817d0bdde82516b8de65b331d913f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the sum \(K_{t+4}+W_{t+4}\) input to the prefetch register.  <a href="#a60817d0bdde82516b8de65b331d913f2"></a><br /></td></tr>
<tr class="memitem:a8e9133716b4bc132f2198d6fa8ef2203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a8e9133716b4bc132f2198d6fa8ef2203">kw3_pre</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8e9133716b4bc132f2198d6fa8ef2203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the sum \(K_{t+3}+W_{t+3}\) input to the prefetch register.  <a href="#a8e9133716b4bc132f2198d6fa8ef2203"></a><br /></td></tr>
<tr class="memitem:a32156ecf7f97732c74d146a3072d34f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a32156ecf7f97732c74d146a3072d34f8">kw4</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a32156ecf7f97732c74d146a3072d34f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the sum \(K_{t+4}+W_{t+4}\) for the stage.  <a href="#a32156ecf7f97732c74d146a3072d34f8"></a><br /></td></tr>
<tr class="memitem:ac42501da7a110252c0955f5d12b4d3da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ac42501da7a110252c0955f5d12b4d3da">kw3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac42501da7a110252c0955f5d12b4d3da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the sum \(K_{t+3}+W_{t+3}\) for the stage.  <a href="#ac42501da7a110252c0955f5d12b4d3da"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a732e52593e1bea0dae291dca15970dc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a732e52593e1bea0dae291dca15970dc2">sigma0_t</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sigma_0</b>  <em><a class="el" href="class_sigma__0.html">&lt;Entity Sigma_0&gt;</a></em></td></tr>
<tr class="memdesc:a732e52593e1bea0dae291dca15970dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Sigma_0\) component for the computation of the step \(t\)  <a href="#a732e52593e1bea0dae291dca15970dc2"></a><br /></td></tr>
<tr class="memitem:a536081edcd46e86082a9b36bacf01004"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a536081edcd46e86082a9b36bacf01004">maj_t</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Majority</b>  <em><a class="el" href="class_majority.html">&lt;Entity Majority&gt;</a></em></td></tr>
<tr class="memdesc:a536081edcd46e86082a9b36bacf01004"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Majority\) component for the computation of the step \(t\)  <a href="#a536081edcd46e86082a9b36bacf01004"></a><br /></td></tr>
<tr class="memitem:a4a7cc287a13a0d88ea760ff3f63146e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a4a7cc287a13a0d88ea760ff3f63146e5">csa_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>CS_adder</b>  <em><a class="el" href="class_c_s__adder.html">&lt;Entity CS_adder&gt;</a></em></td></tr>
<tr class="memdesc:a4a7cc287a13a0d88ea760ff3f63146e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSA 1.  <a href="#a4a7cc287a13a0d88ea760ff3f63146e5"></a><br /></td></tr>
<tr class="memitem:a691cadd56e9a67e41fa6bed3a0c937cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a691cadd56e9a67e41fa6bed3a0c937cc">sigma1_t</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sigma_1</b>  <em><a class="el" href="class_sigma__1.html">&lt;Entity Sigma_1&gt;</a></em></td></tr>
<tr class="memdesc:a691cadd56e9a67e41fa6bed3a0c937cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Sigma_1\) component for the computation of the step \(t\)  <a href="#a691cadd56e9a67e41fa6bed3a0c937cc"></a><br /></td></tr>
<tr class="memitem:a0e6ce43fbf65dfc275ecd80138a908e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a0e6ce43fbf65dfc275ecd80138a908e5">ch_t</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Choose</b>  <em><a class="el" href="class_choose.html">&lt;Entity Choose&gt;</a></em></td></tr>
<tr class="memdesc:a0e6ce43fbf65dfc275ecd80138a908e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Choose\) component for the computation of the step \(t\)  <a href="#a0e6ce43fbf65dfc275ecd80138a908e5"></a><br /></td></tr>
<tr class="memitem:a1992d4e5de8b13e19dab5e2cefe3661b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a1992d4e5de8b13e19dab5e2cefe3661b">csa_2</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>CS_adder</b>  <em><a class="el" href="class_c_s__adder.html">&lt;Entity CS_adder&gt;</a></em></td></tr>
<tr class="memdesc:a1992d4e5de8b13e19dab5e2cefe3661b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSA 2.  <a href="#a1992d4e5de8b13e19dab5e2cefe3661b"></a><br /></td></tr>
<tr class="memitem:a81cdda57927da9e8bb32c7bea0ee2ae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a81cdda57927da9e8bb32c7bea0ee2ae8">csa_3</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>CS_adder</b>  <em><a class="el" href="class_c_s__adder.html">&lt;Entity CS_adder&gt;</a></em></td></tr>
<tr class="memdesc:a81cdda57927da9e8bb32c7bea0ee2ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSA 3.  <a href="#a81cdda57927da9e8bb32c7bea0ee2ae8"></a><br /></td></tr>
<tr class="memitem:a5e7dcf51e7ec5e93ca9c3ac331d5dde2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5e7dcf51e7ec5e93ca9c3ac331d5dde2">ch_t1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Choose</b>  <em><a class="el" href="class_choose.html">&lt;Entity Choose&gt;</a></em></td></tr>
<tr class="memdesc:a5e7dcf51e7ec5e93ca9c3ac331d5dde2"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Choose\) component for the computation of the step \(t+1\)  <a href="#a5e7dcf51e7ec5e93ca9c3ac331d5dde2"></a><br /></td></tr>
<tr class="memitem:ad7cc23acce1c3a0fad0086837933b069"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad7cc23acce1c3a0fad0086837933b069">sigma1_t1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sigma_1</b>  <em><a class="el" href="class_sigma__1.html">&lt;Entity Sigma_1&gt;</a></em></td></tr>
<tr class="memdesc:ad7cc23acce1c3a0fad0086837933b069"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Sigma_1\) component for the computation of the step \(t+1\)  <a href="#ad7cc23acce1c3a0fad0086837933b069"></a><br /></td></tr>
<tr class="memitem:adc776e9b3895c39c111e3972d2d47808"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adc776e9b3895c39c111e3972d2d47808">csa_a</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>CS_adder</b>  <em><a class="el" href="class_c_s__adder.html">&lt;Entity CS_adder&gt;</a></em></td></tr>
<tr class="memdesc:adc776e9b3895c39c111e3972d2d47808"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSA for computing the intermediate parameter \(A\).  <a href="#adc776e9b3895c39c111e3972d2d47808"></a><br /></td></tr>
<tr class="memitem:af3afcad90f6a836cd4d704982e6a80dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#af3afcad90f6a836cd4d704982e6a80dc">csa_e</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>CS_adder</b>  <em><a class="el" href="class_c_s__adder.html">&lt;Entity CS_adder&gt;</a></em></td></tr>
<tr class="memdesc:af3afcad90f6a836cd4d704982e6a80dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSA for computing the intermediate parameter \(e_{t+1}\).  <a href="#af3afcad90f6a836cd4d704982e6a80dc"></a><br /></td></tr>
<tr class="memitem:ad63b7ec8c8b3f0fedee47b33a2a8c539"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad63b7ec8c8b3f0fedee47b33a2a8c539">pipeline_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg</b>  <em><a class="el" href="classreg.html">&lt;Entity reg&gt;</a></em></td></tr>
<tr class="memdesc:ad63b7ec8c8b3f0fedee47b33a2a8c539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pipeline register of the compressor pipeline.  <a href="#ad63b7ec8c8b3f0fedee47b33a2a8c539"></a><br /></td></tr>
<tr class="memitem:adb3442a0d43041b2205a87c87e54553a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adb3442a0d43041b2205a87c87e54553a">kw3_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg</b>  <em><a class="el" href="classreg.html">&lt;Entity reg&gt;</a></em></td></tr>
<tr class="memitem:a3cd8a4e7b73487f89790bcaaba0cf8a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a3cd8a4e7b73487f89790bcaaba0cf8a4">kw4_reg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>reg</b>  <em><a class="el" href="classreg.html">&lt;Entity reg&gt;</a></em></td></tr>
<tr class="memitem:ab290fac73e88aa548ca2e16c23d49c6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ab290fac73e88aa548ca2e16c23d49c6d">sigma0_t1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Sigma_0</b>  <em><a class="el" href="class_sigma__0.html">&lt;Entity Sigma_0&gt;</a></em></td></tr>
<tr class="memdesc:ab290fac73e88aa548ca2e16c23d49c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Sigma_0\) component for the computation of the step \(t+1\)  <a href="#ab290fac73e88aa548ca2e16c23d49c6d"></a><br /></td></tr>
<tr class="memitem:a664ac7f173f4b87f9a04e359c5eb0b36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a664ac7f173f4b87f9a04e359c5eb0b36">maj_t1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Majority</b>  <em><a class="el" href="class_majority.html">&lt;Entity Majority&gt;</a></em></td></tr>
<tr class="memdesc:a664ac7f173f4b87f9a04e359c5eb0b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">\(\Majority\) component for the computation of the step \(t+1\)  <a href="#a664ac7f173f4b87f9a04e359c5eb0b36"></a><br /></td></tr>
<tr class="memitem:aa05394ac42f75d30bd6c3daf3d6552bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa05394ac42f75d30bd6c3daf3d6552bb">csa_a_out</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>CS_adder</b>  <em><a class="el" href="class_c_s__adder.html">&lt;Entity CS_adder&gt;</a></em></td></tr>
<tr class="memdesc:aa05394ac42f75d30bd6c3daf3d6552bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">CSA for computing the new value for the accumulator \(A\).  <a href="#aa05394ac42f75d30bd6c3daf3d6552bb"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Aliases"></a>
Aliases</h2></td></tr>
 <tr class="memitem:a657af112e0675d22f6d17e662245ee37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a657af112e0675d22f6d17e662245ee37">x_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a657af112e0675d22f6d17e662245ee37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(X^*\) input for the stage.  <a href="#a657af112e0675d22f6d17e662245ee37"></a><br /></td></tr>
<tr class="memitem:a7ba8a4eb83430322dcc96c9ee8f1c923"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a7ba8a4eb83430322dcc96c9ee8f1c923">bigh_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7ba8a4eb83430322dcc96c9ee8f1c923"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(H^*\) input for the stage.  <a href="#a7ba8a4eb83430322dcc96c9ee8f1c923"></a><br /></td></tr>
<tr class="memitem:ac797debb0755de46ce8ed74fbc93c813"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ac797debb0755de46ce8ed74fbc93c813">p4_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac797debb0755de46ce8ed74fbc93c813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(P_4\) input for the stage.  <a href="#ac797debb0755de46ce8ed74fbc93c813"></a><br /></td></tr>
<tr class="memitem:a19dd997b7b7cbedd270f2ead63776996"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a19dd997b7b7cbedd270f2ead63776996">x_star_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a19dd997b7b7cbedd270f2ead63776996"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(X^*\) input for the stage.  <a href="#a19dd997b7b7cbedd270f2ead63776996"></a><br /></td></tr>
<tr class="memitem:a739fa93c5d8e86cb27bee0c8a94737fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a739fa93c5d8e86cb27bee0c8a94737fe">bigh_star_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a739fa93c5d8e86cb27bee0c8a94737fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(H^*\) input for the stage.  <a href="#a739fa93c5d8e86cb27bee0c8a94737fe"></a><br /></td></tr>
<tr class="memitem:a9b8de0584eb8a7330ac0283ea20d25ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a9b8de0584eb8a7330ac0283ea20d25ab">p4_star_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9b8de0584eb8a7330ac0283ea20d25ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(P^*_4\) input for the stage.  <a href="#a9b8de0584eb8a7330ac0283ea20d25ab"></a><br /></td></tr>
<tr class="memitem:a42243ed39b85ef3a86ff16eb58261abb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a42243ed39b85ef3a86ff16eb58261abb">a_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a42243ed39b85ef3a86ff16eb58261abb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) input for the stage.  <a href="#a42243ed39b85ef3a86ff16eb58261abb"></a><br /></td></tr>
<tr class="memitem:a12463ce191e3a78b88551aae1f6fc5a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a12463ce191e3a78b88551aae1f6fc5a5">b_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a12463ce191e3a78b88551aae1f6fc5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) input for the stage.  <a href="#a12463ce191e3a78b88551aae1f6fc5a5"></a><br /></td></tr>
<tr class="memitem:a828086ad15a2dc6642dfbf96d4735316"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a828086ad15a2dc6642dfbf96d4735316">c_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a828086ad15a2dc6642dfbf96d4735316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) input for the stage.  <a href="#a828086ad15a2dc6642dfbf96d4735316"></a><br /></td></tr>
<tr class="memitem:ad810a07999f5640bcc30e4bac2a969a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad810a07999f5640bcc30e4bac2a969a9">e_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad810a07999f5640bcc30e4bac2a969a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) input for the stage.  <a href="#ad810a07999f5640bcc30e4bac2a969a9"></a><br /></td></tr>
<tr class="memitem:a2f441d6517a20f2b6b181e7c5c14755f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2f441d6517a20f2b6b181e7c5c14755f">f_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2f441d6517a20f2b6b181e7c5c14755f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) input for the stage.  <a href="#a2f441d6517a20f2b6b181e7c5c14755f"></a><br /></td></tr>
<tr class="memitem:aa25287621d56c86b64687eb4d3580c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa25287621d56c86b64687eb4d3580c0f">g_mux_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa25287621d56c86b64687eb4d3580c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) input for the stage.  <a href="#aa25287621d56c86b64687eb4d3580c0f"></a><br /></td></tr>
<tr class="memitem:a76a00beac1c5d73db313d1b874baf5b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a76a00beac1c5d73db313d1b874baf5b4">bigH_star_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a76a00beac1c5d73db313d1b874baf5b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the parameter \(H^*\) input to the pipeline register.  <a href="#a76a00beac1c5d73db313d1b874baf5b4"></a><br /></td></tr>
<tr class="memitem:a7e5179b6c08d357d89b1eb53abb9f517"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a7e5179b6c08d357d89b1eb53abb9f517">x_star_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a7e5179b6c08d357d89b1eb53abb9f517"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the parameter \(X^*\) input to the pipeline register.  <a href="#a7e5179b6c08d357d89b1eb53abb9f517"></a><br /></td></tr>
<tr class="memitem:a96694d1b5d6e1d994626acb78dd0db12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a96694d1b5d6e1d994626acb78dd0db12">bigA_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a96694d1b5d6e1d994626acb78dd0db12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the intermediate parameter \(A\) input to the pipeline register.  <a href="#a96694d1b5d6e1d994626acb78dd0db12"></a><br /></td></tr>
<tr class="memitem:a04dc49e0125cdbd7dba9c207c7e2e7e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a04dc49e0125cdbd7dba9c207c7e2e7e5">p4_star_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a04dc49e0125cdbd7dba9c207c7e2e7e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the parameter \(P^*_4\) input to the pipeline register.  <a href="#a04dc49e0125cdbd7dba9c207c7e2e7e5"></a><br /></td></tr>
<tr class="memitem:ad8f192255ac707e1b0960e999ea93e41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad8f192255ac707e1b0960e999ea93e41">p2_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad8f192255ac707e1b0960e999ea93e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the parameter \(p_2\) input to the pipeline register.  <a href="#ad8f192255ac707e1b0960e999ea93e41"></a><br /></td></tr>
<tr class="memitem:a5ba9e0bc444ca9ea42298755c9f0455b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5ba9e0bc444ca9ea42298755c9f0455b">p1_plus_p3_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5ba9e0bc444ca9ea42298755c9f0455b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the parameter \(p_1_+p_3\) input to the pipeline register.  <a href="#a5ba9e0bc444ca9ea42298755c9f0455b"></a><br /></td></tr>
<tr class="memitem:a9b41c79d9e58647dd99964f359e93914"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a9b41c79d9e58647dd99964f359e93914">e_plus1_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a9b41c79d9e58647dd99964f359e93914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed next value of the accumulator \(E\) input to the pipeline register.  <a href="#a9b41c79d9e58647dd99964f359e93914"></a><br /></td></tr>
<tr class="memitem:aec253131fde4a1ed317245a87bdc4552"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aec253131fde4a1ed317245a87bdc4552">f_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aec253131fde4a1ed317245a87bdc4552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(F\) input to the pipeline register.  <a href="#aec253131fde4a1ed317245a87bdc4552"></a><br /></td></tr>
<tr class="memitem:a332138d4367b499f449b3044c27ab8d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a332138d4367b499f449b3044c27ab8d0">e_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a332138d4367b499f449b3044c27ab8d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(E\) input to the pipeline register.  <a href="#a332138d4367b499f449b3044c27ab8d0"></a><br /></td></tr>
<tr class="memitem:a1bb67003d60644186d48302962c9db8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a1bb67003d60644186d48302962c9db8a">b_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1bb67003d60644186d48302962c9db8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(B\) input to the pipeline register.  <a href="#a1bb67003d60644186d48302962c9db8a"></a><br /></td></tr>
<tr class="memitem:afbc140494c326debd5bd74c706c67a1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#afbc140494c326debd5bd74c706c67a1f">a_reg_in</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afbc140494c326debd5bd74c706c67a1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Precomputed value of the accumulator \(A\) input to the pipeline register.  <a href="#afbc140494c326debd5bd74c706c67a1f"></a><br /></td></tr>
<tr class="memitem:a372373c27d9b3ffaafb5ec921b4e5f90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a372373c27d9b3ffaafb5ec921b4e5f90">valid_reg</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a372373c27d9b3ffaafb5ec921b4e5f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag of validity for the register.  <a href="#a372373c27d9b3ffaafb5ec921b4e5f90"></a><br /></td></tr>
<tr class="memitem:a5bf022c86c7d04f108ec2b103ef19f58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5bf022c86c7d04f108ec2b103ef19f58">bigH_star_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5bf022c86c7d04f108ec2b103ef19f58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(H^*\) input to the final calculation phase.  <a href="#a5bf022c86c7d04f108ec2b103ef19f58"></a><br /></td></tr>
<tr class="memitem:a3a80ba311de192abf2521fa1c48a52d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a3a80ba311de192abf2521fa1c48a52d7">x_star_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3a80ba311de192abf2521fa1c48a52d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(X^*\) input to the final calculation phase.  <a href="#a3a80ba311de192abf2521fa1c48a52d7"></a><br /></td></tr>
<tr class="memitem:a2e24b28913dd95de778c014556851938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2e24b28913dd95de778c014556851938">bigA_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2e24b28913dd95de778c014556851938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the intermediate parameter \(A\) input to the final calculation phase.  <a href="#a2e24b28913dd95de778c014556851938"></a><br /></td></tr>
<tr class="memitem:a56697f22bb00211da08bca65655caaa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a56697f22bb00211da08bca65655caaa4">p4_star_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a56697f22bb00211da08bca65655caaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(p_2\) input to the final calculation phase.  <a href="#a56697f22bb00211da08bca65655caaa4"></a><br /></td></tr>
<tr class="memitem:a48aff22dc8f996e1f32b35c7e8fdbdb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a48aff22dc8f996e1f32b35c7e8fdbdb7">p2_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a48aff22dc8f996e1f32b35c7e8fdbdb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(p_2\) input to the final calculation phase.  <a href="#a48aff22dc8f996e1f32b35c7e8fdbdb7"></a><br /></td></tr>
<tr class="memitem:a5d3225e85a7c843e49a61ebff891b2a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5d3225e85a7c843e49a61ebff891b2a4">p1_plus_p3_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5d3225e85a7c843e49a61ebff891b2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(p_1+p_3\) input to the final calculation phase.  <a href="#a5d3225e85a7c843e49a61ebff891b2a4"></a><br /></td></tr>
<tr class="memitem:a09a3eb8852448dd5d2f9012489040a57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a09a3eb8852448dd5d2f9012489040a57">e_plus1_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a09a3eb8852448dd5d2f9012489040a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Next value of the accumulator \(E\) input to the final calculation phase.  <a href="#a09a3eb8852448dd5d2f9012489040a57"></a><br /></td></tr>
<tr class="memitem:a93e999bb5b7a1809ea2fd19e8903fbef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a93e999bb5b7a1809ea2fd19e8903fbef">f_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a93e999bb5b7a1809ea2fd19e8903fbef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) input to the final calculation phase.  <a href="#a93e999bb5b7a1809ea2fd19e8903fbef"></a><br /></td></tr>
<tr class="memitem:a6ec1c176f3de624ce5044e9ad30c8119"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6ec1c176f3de624ce5044e9ad30c8119">e_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6ec1c176f3de624ce5044e9ad30c8119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) input to the final calculation phase.  <a href="#a6ec1c176f3de624ce5044e9ad30c8119"></a><br /></td></tr>
<tr class="memitem:a63c9038104511fc5f5190200e0936d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a63c9038104511fc5f5190200e0936d5a">b_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a63c9038104511fc5f5190200e0936d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) input to the final calculation phase.  <a href="#a63c9038104511fc5f5190200e0936d5a"></a><br /></td></tr>
<tr class="memitem:a42b586a92bb9ba808ec63d1ab5bd3cb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a42b586a92bb9ba808ec63d1ab5bd3cb3">a_reg_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a42b586a92bb9ba808ec63d1ab5bd3cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) input to the final calculation phase.  <a href="#a42b586a92bb9ba808ec63d1ab5bd3cb3"></a><br /></td></tr>
<tr class="memitem:ae69f42b856ae9f6056cc3d373d4c6ba3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ae69f42b856ae9f6056cc3d373d4c6ba3">x_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae69f42b856ae9f6056cc3d373d4c6ba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(X^*\) output from the compressor round.  <a href="#ae69f42b856ae9f6056cc3d373d4c6ba3"></a><br /></td></tr>
<tr class="memitem:ac0dbad6551dca73f355a862a5af541aa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ac0dbad6551dca73f355a862a5af541aa">bigh_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac0dbad6551dca73f355a862a5af541aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(h^*\) output from the compressor round.  <a href="#ac0dbad6551dca73f355a862a5af541aa"></a><br /></td></tr>
<tr class="memitem:aede592588c10a6a71ce8cccd041aa87e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aede592588c10a6a71ce8cccd041aa87e">p4_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aede592588c10a6a71ce8cccd041aa87e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(P_4\) output from the compressor round.  <a href="#aede592588c10a6a71ce8cccd041aa87e"></a><br /></td></tr>
<tr class="memitem:a6f790d7ff1244b24c3672952cd02626f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6f790d7ff1244b24c3672952cd02626f">x_star_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6f790d7ff1244b24c3672952cd02626f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(X^*\) output from the compressor round.  <a href="#a6f790d7ff1244b24c3672952cd02626f"></a><br /></td></tr>
<tr class="memitem:a78e90ada05bdbc37952ad5c80c638e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a78e90ada05bdbc37952ad5c80c638e49">bigh_star_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a78e90ada05bdbc37952ad5c80c638e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(H^*\) output from the compressor round.  <a href="#a78e90ada05bdbc37952ad5c80c638e49"></a><br /></td></tr>
<tr class="memitem:a5807a5c1fca926dc924299c786d6fb61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5807a5c1fca926dc924299c786d6fb61">p4_star_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5807a5c1fca926dc924299c786d6fb61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(P^*_4\) output from the compressor round.  <a href="#a5807a5c1fca926dc924299c786d6fb61"></a><br /></td></tr>
<tr class="memitem:a2c0b0b584baff502ac386ebf8f39f5d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2c0b0b584baff502ac386ebf8f39f5d5">a_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2c0b0b584baff502ac386ebf8f39f5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) output from the compressor round.  <a href="#a2c0b0b584baff502ac386ebf8f39f5d5"></a><br /></td></tr>
<tr class="memitem:ab6afaa4f0fbabe1de8faeff94ca1600f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ab6afaa4f0fbabe1de8faeff94ca1600f">b_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab6afaa4f0fbabe1de8faeff94ca1600f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) output from the compressor round.  <a href="#ab6afaa4f0fbabe1de8faeff94ca1600f"></a><br /></td></tr>
<tr class="memitem:af2c3da63abe3bb473a9bdfec7b64b0c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#af2c3da63abe3bb473a9bdfec7b64b0c8">c_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af2c3da63abe3bb473a9bdfec7b64b0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) output from the compressor round.  <a href="#af2c3da63abe3bb473a9bdfec7b64b0c8"></a><br /></td></tr>
<tr class="memitem:a935baa4d1bbaf42441b7186afbb184b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a935baa4d1bbaf42441b7186afbb184b4">d_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a935baa4d1bbaf42441b7186afbb184b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) output from the compressor round.  <a href="#a935baa4d1bbaf42441b7186afbb184b4"></a><br /></td></tr>
<tr class="memitem:abcebf29219bb9dfef2d5623dff998090"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#abcebf29219bb9dfef2d5623dff998090">e_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:abcebf29219bb9dfef2d5623dff998090"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) output from the compressor round.  <a href="#abcebf29219bb9dfef2d5623dff998090"></a><br /></td></tr>
<tr class="memitem:a591be37e3146c55c20ce7b97aae4d68f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a591be37e3146c55c20ce7b97aae4d68f">f_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a591be37e3146c55c20ce7b97aae4d68f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) output from the compressor round.  <a href="#a591be37e3146c55c20ce7b97aae4d68f"></a><br /></td></tr>
<tr class="memitem:a4f9162da6d090a3091424b270ca681fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a4f9162da6d090a3091424b270ca681fb">g_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a4f9162da6d090a3091424b270ca681fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) output from the compressor round.  <a href="#a4f9162da6d090a3091424b270ca681fb"></a><br /></td></tr>
<tr class="memitem:aa210752f1bf786df89efdb3cf1dd220b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa210752f1bf786df89efdb3cf1dd220b">h_feedback</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa210752f1bf786df89efdb3cf1dd220b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(H\) output from the compressor round.  <a href="#aa210752f1bf786df89efdb3cf1dd220b"></a><br /></td></tr>
<tr class="memitem:a6eb044b042e194e8951956c5c877f8c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6eb044b042e194e8951956c5c877f8c0">valid_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6eb044b042e194e8951956c5c877f8c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag of validity for the output register.  <a href="#a6eb044b042e194e8951956c5c877f8c0"></a><br /></td></tr>
<tr class="memitem:a8a644a07065513925dd77dedb585ee2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a8a644a07065513925dd77dedb585ee2b">x_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8a644a07065513925dd77dedb585ee2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(X^*\) output from the stage.  <a href="#a8a644a07065513925dd77dedb585ee2b"></a><br /></td></tr>
<tr class="memitem:aebca42ad5bc8246534dc88409659302f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aebca42ad5bc8246534dc88409659302f">bigh_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aebca42ad5bc8246534dc88409659302f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(H^*\) output from the stage.  <a href="#aebca42ad5bc8246534dc88409659302f"></a><br /></td></tr>
<tr class="memitem:a24a34a5575ae8551ef0d477e2f3e6b3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a24a34a5575ae8551ef0d477e2f3e6b3b">p4_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a24a34a5575ae8551ef0d477e2f3e6b3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(P_4\) output from the stage.  <a href="#a24a34a5575ae8551ef0d477e2f3e6b3b"></a><br /></td></tr>
<tr class="memitem:a110793f38d6b65b16af2688d20a59652"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a110793f38d6b65b16af2688d20a59652">x_star_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a110793f38d6b65b16af2688d20a59652"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(X^*\) output from the stage.  <a href="#a110793f38d6b65b16af2688d20a59652"></a><br /></td></tr>
<tr class="memitem:a2e9610b9b1f5eced1715abeb0165bcde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2e9610b9b1f5eced1715abeb0165bcde">bigh_star_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a2e9610b9b1f5eced1715abeb0165bcde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(H^*\) output from the stage.  <a href="#a2e9610b9b1f5eced1715abeb0165bcde"></a><br /></td></tr>
<tr class="memitem:aa61d408bdab0b58f1f23f34fe94e4d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa61d408bdab0b58f1f23f34fe94e4d72">p4_star_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa61d408bdab0b58f1f23f34fe94e4d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the parameter \(P^*_4\) output from the stage.  <a href="#aa61d408bdab0b58f1f23f34fe94e4d72"></a><br /></td></tr>
<tr class="memitem:a8d0649d53435fbb040d2d06904776095"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a8d0649d53435fbb040d2d06904776095">a_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a8d0649d53435fbb040d2d06904776095"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(A\) output from the stage.  <a href="#a8d0649d53435fbb040d2d06904776095"></a><br /></td></tr>
<tr class="memitem:a1a5eac3ca5a144b6a91cf45e8e76586e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a1a5eac3ca5a144b6a91cf45e8e76586e">b_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a1a5eac3ca5a144b6a91cf45e8e76586e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(B\) output from the stage.  <a href="#a1a5eac3ca5a144b6a91cf45e8e76586e"></a><br /></td></tr>
<tr class="memitem:af9d28adce1283e6611771b936d26516a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#af9d28adce1283e6611771b936d26516a">c_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:af9d28adce1283e6611771b936d26516a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(C\) output from the stage.  <a href="#af9d28adce1283e6611771b936d26516a"></a><br /></td></tr>
<tr class="memitem:a571d8c609d6c95543bff8e9484c2b8d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a571d8c609d6c95543bff8e9484c2b8d7">d_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a571d8c609d6c95543bff8e9484c2b8d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(D\) output from the stage.  <a href="#a571d8c609d6c95543bff8e9484c2b8d7"></a><br /></td></tr>
<tr class="memitem:ae40804f34024e945d0f2feebb24be32c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ae40804f34024e945d0f2feebb24be32c">e_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae40804f34024e945d0f2feebb24be32c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(E\) output from the stage.  <a href="#ae40804f34024e945d0f2feebb24be32c"></a><br /></td></tr>
<tr class="memitem:ad89b6d2c95dcd8abdbebbdf52790c7d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad89b6d2c95dcd8abdbebbdf52790c7d2">f_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ad89b6d2c95dcd8abdbebbdf52790c7d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(F\) output from the stage.  <a href="#ad89b6d2c95dcd8abdbebbdf52790c7d2"></a><br /></td></tr>
<tr class="memitem:a363790b84a7a23a71888980cba3127d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a363790b84a7a23a71888980cba3127d4">g_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a363790b84a7a23a71888980cba3127d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(G\) output from the stage.  <a href="#a363790b84a7a23a71888980cba3127d4"></a><br /></td></tr>
<tr class="memitem:a3793ad158d8026b24d940df43c698a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a3793ad158d8026b24d940df43c698a38">h_out</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a3793ad158d8026b24d940df43c698a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the accumulator \(H\) output from the stage.  <a href="#a3793ad158d8026b24d940df43c698a38"></a><br /></td></tr>
<tr class="memitem:a261150052a5e24b9d53c07fd95869723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a261150052a5e24b9d53c07fd95869723">k4</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a9e906bb098ab5442d2abb9f9b385ee3c">K</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a261150052a5e24b9d53c07fd95869723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant \(K\) for the step \(t+4\).  <a href="#a261150052a5e24b9d53c07fd95869723"></a><br /></td></tr>
<tr class="memitem:a6bce2a66cf06fc85fa03e48937994fe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6bce2a66cf06fc85fa03e48937994fe8">k3</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a9e906bb098ab5442d2abb9f9b385ee3c">K</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a6bce2a66cf06fc85fa03e48937994fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant \(K\) for the step \(t-3\).  <a href="#a6bce2a66cf06fc85fa03e48937994fe8"></a><br /></td></tr>
<tr class="memitem:a173c5e7c127381e3ee750eb7fed556dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a173c5e7c127381e3ee750eb7fed556dd">w4</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#ae3c27163b3e1cbd7bc5df9964f025f9a">W</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a173c5e7c127381e3ee750eb7fed556dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant \(K\) for the step \(t+4\).  <a href="#a173c5e7c127381e3ee750eb7fed556dd"></a><br /></td></tr>
<tr class="memitem:aabfeee90f0c4cedcb0751ad263c0752a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aabfeee90f0c4cedcb0751ad263c0752a">w3</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#ae3c27163b3e1cbd7bc5df9964f025f9a">W</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aabfeee90f0c4cedcb0751ad263c0752a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant \(K\) for the step \(t-3\).  <a href="#aabfeee90f0c4cedcb0751ad263c0752a"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Spatially-reordered, 2-unrolled architecture of the transformation round block. </p>
<p>Implementation of the architecture originally proposed in <a href="http://doi.acm.org/10.1145/2133352.2133354">H. E. Michail, G. S. Athanasiou, V. Kelefouras, G. Theodoridis, and C. E. Goutis,"On the Exploitation of a High-Throughput SHA-256 FPGA Design for HMAC", ACM Trans. Reconfigurable Technol. Syst., vol. 5, no. 1, p. 2:1&ndash;2:28, 2012.</a> </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a2c0b0b584baff502ac386ebf8f39f5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c0b0b584baff502ac386ebf8f39f5d5">&#9670;&nbsp;</a></span>a_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2c0b0b584baff502ac386ebf8f39f5d5">a_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a42243ed39b85ef3a86ff16eb58261abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42243ed39b85ef3a86ff16eb58261abb">&#9670;&nbsp;</a></span>a_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a42243ed39b85ef3a86ff16eb58261abb">a_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) input for the stage. </p>

</div>
</div>
<a id="a8d0649d53435fbb040d2d06904776095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0649d53435fbb040d2d06904776095">&#9670;&nbsp;</a></span>a_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a8d0649d53435fbb040d2d06904776095">a_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) output from the stage. </p>

</div>
</div>
<a id="afbc140494c326debd5bd74c706c67a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc140494c326debd5bd74c706c67a1f">&#9670;&nbsp;</a></span>a_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#afbc140494c326debd5bd74c706c67a1f">a_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(A\) input to the pipeline register. </p>

</div>
</div>
<a id="a42b586a92bb9ba808ec63d1ab5bd3cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b586a92bb9ba808ec63d1ab5bd3cb3">&#9670;&nbsp;</a></span>a_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a42b586a92bb9ba808ec63d1ab5bd3cb3">a_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(A\) input to the final calculation phase. </p>

</div>
</div>
<a id="ab6afaa4f0fbabe1de8faeff94ca1600f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6afaa4f0fbabe1de8faeff94ca1600f">&#9670;&nbsp;</a></span>b_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ab6afaa4f0fbabe1de8faeff94ca1600f">b_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a12463ce191e3a78b88551aae1f6fc5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12463ce191e3a78b88551aae1f6fc5a5">&#9670;&nbsp;</a></span>b_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a12463ce191e3a78b88551aae1f6fc5a5">b_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) input for the stage. </p>

</div>
</div>
<a id="a1a5eac3ca5a144b6a91cf45e8e76586e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a5eac3ca5a144b6a91cf45e8e76586e">&#9670;&nbsp;</a></span>b_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a1a5eac3ca5a144b6a91cf45e8e76586e">b_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) output from the stage. </p>

</div>
</div>
<a id="a1bb67003d60644186d48302962c9db8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bb67003d60644186d48302962c9db8a">&#9670;&nbsp;</a></span>b_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a1bb67003d60644186d48302962c9db8a">b_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(B\) input to the pipeline register. </p>

</div>
</div>
<a id="a63c9038104511fc5f5190200e0936d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63c9038104511fc5f5190200e0936d5a">&#9670;&nbsp;</a></span>b_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a63c9038104511fc5f5190200e0936d5a">b_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(B\) input to the final calculation phase. </p>

</div>
</div>
<a id="a96694d1b5d6e1d994626acb78dd0db12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96694d1b5d6e1d994626acb78dd0db12">&#9670;&nbsp;</a></span>bigA_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a96694d1b5d6e1d994626acb78dd0db12">bigA_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the intermediate parameter \(A\) input to the pipeline register. </p>

</div>
</div>
<a id="a2e24b28913dd95de778c014556851938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e24b28913dd95de778c014556851938">&#9670;&nbsp;</a></span>bigA_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2e24b28913dd95de778c014556851938">bigA_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the intermediate parameter \(A\) input to the final calculation phase. </p>

</div>
</div>
<a id="ac0dbad6551dca73f355a862a5af541aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0dbad6551dca73f355a862a5af541aa">&#9670;&nbsp;</a></span>bigh_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ac0dbad6551dca73f355a862a5af541aa">bigh_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(h^*\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a7ba8a4eb83430322dcc96c9ee8f1c923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba8a4eb83430322dcc96c9ee8f1c923">&#9670;&nbsp;</a></span>bigh_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a7ba8a4eb83430322dcc96c9ee8f1c923">bigh_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(H^*\) input for the stage. </p>

</div>
</div>
<a id="aebca42ad5bc8246534dc88409659302f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebca42ad5bc8246534dc88409659302f">&#9670;&nbsp;</a></span>bigh_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aebca42ad5bc8246534dc88409659302f">bigh_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(H^*\) output from the stage. </p>

</div>
</div>
<a id="a78e90ada05bdbc37952ad5c80c638e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e90ada05bdbc37952ad5c80c638e49">&#9670;&nbsp;</a></span>bigh_star_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a78e90ada05bdbc37952ad5c80c638e49">bigh_star_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(H^*\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a6369812e5856becc4259d4cb7bd5bf8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6369812e5856becc4259d4cb7bd5bf8a">&#9670;&nbsp;</a></span>bigH_star_int</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6369812e5856becc4259d4cb7bd5bf8a">bigH_star_int</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal value of the parameter \(H^*\) to be used for other sums. </p>

</div>
</div>
<a id="a739fa93c5d8e86cb27bee0c8a94737fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a739fa93c5d8e86cb27bee0c8a94737fe">&#9670;&nbsp;</a></span>bigh_star_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a739fa93c5d8e86cb27bee0c8a94737fe">bigh_star_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(H^*\) input for the stage. </p>

</div>
</div>
<a id="a2e9610b9b1f5eced1715abeb0165bcde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9610b9b1f5eced1715abeb0165bcde">&#9670;&nbsp;</a></span>bigh_star_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2e9610b9b1f5eced1715abeb0165bcde">bigh_star_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(H^*\) output from the stage. </p>

</div>
</div>
<a id="a76a00beac1c5d73db313d1b874baf5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a00beac1c5d73db313d1b874baf5b4">&#9670;&nbsp;</a></span>bigH_star_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a76a00beac1c5d73db313d1b874baf5b4">bigH_star_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the parameter \(H^*\) input to the pipeline register. </p>

</div>
</div>
<a id="a5bf022c86c7d04f108ec2b103ef19f58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bf022c86c7d04f108ec2b103ef19f58">&#9670;&nbsp;</a></span>bigH_star_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5bf022c86c7d04f108ec2b103ef19f58">bigH_star_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(H^*\) input to the final calculation phase. </p>

</div>
</div>
<a id="af2c3da63abe3bb473a9bdfec7b64b0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c3da63abe3bb473a9bdfec7b64b0c8">&#9670;&nbsp;</a></span>c_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#af2c3da63abe3bb473a9bdfec7b64b0c8">c_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a828086ad15a2dc6642dfbf96d4735316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828086ad15a2dc6642dfbf96d4735316">&#9670;&nbsp;</a></span>c_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a828086ad15a2dc6642dfbf96d4735316">c_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) input for the stage. </p>

</div>
</div>
<a id="af9d28adce1283e6611771b936d26516a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d28adce1283e6611771b936d26516a">&#9670;&nbsp;</a></span>c_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#af9d28adce1283e6611771b936d26516a">c_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(C\) output from the stage. </p>

</div>
</div>
<a id="ae7afc27b8ff6efb36d051a97aa66f1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7afc27b8ff6efb36d051a97aa66f1ba">&#9670;&nbsp;</a></span>ch_o_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ae7afc27b8ff6efb36d051a97aa66f1ba">ch_o_t</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(Choose\) functional block for the step \(t\). </p>

</div>
</div>
<a id="a0e6ce43fbf65dfc275ecd80138a908e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e6ce43fbf65dfc275ecd80138a908e5">&#9670;&nbsp;</a></span>ch_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a0e6ce43fbf65dfc275ecd80138a908e5">ch_t</a> <b><span class="vhdlchar">Choose</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Choose\) component for the computation of the step \(t\) </p>

</div>
</div>
<a id="a5e7dcf51e7ec5e93ca9c3ac331d5dde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7dcf51e7ec5e93ca9c3ac331d5dde2">&#9670;&nbsp;</a></span>ch_t1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5e7dcf51e7ec5e93ca9c3ac331d5dde2">ch_t1</a> <b><span class="vhdlchar">Choose</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Choose\) component for the computation of the step \(t+1\) </p>

</div>
</div>
<a id="a6b28ffcbce6e4193e650ee0571f6e51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b28ffcbce6e4193e650ee0571f6e51a">&#9670;&nbsp;</a></span>components</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6b28ffcbce6e4193e650ee0571f6e51a">components</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Basic integrated circuits components library. </p>

</div>
</div>
<a id="a4a7cc287a13a0d88ea760ff3f63146e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a7cc287a13a0d88ea760ff3f63146e5">&#9670;&nbsp;</a></span>csa_1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a4a7cc287a13a0d88ea760ff3f63146e5">csa_1</a> <b><span class="vhdlchar">CS_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CSA 1. </p>

</div>
</div>
<a id="a1992d4e5de8b13e19dab5e2cefe3661b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1992d4e5de8b13e19dab5e2cefe3661b">&#9670;&nbsp;</a></span>csa_2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a1992d4e5de8b13e19dab5e2cefe3661b">csa_2</a> <b><span class="vhdlchar">CS_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CSA 2. </p>

</div>
</div>
<a id="a81cdda57927da9e8bb32c7bea0ee2ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81cdda57927da9e8bb32c7bea0ee2ae8">&#9670;&nbsp;</a></span>csa_3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a81cdda57927da9e8bb32c7bea0ee2ae8">csa_3</a> <b><span class="vhdlchar">CS_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CSA 3. </p>

</div>
</div>
<a id="adc776e9b3895c39c111e3972d2d47808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc776e9b3895c39c111e3972d2d47808">&#9670;&nbsp;</a></span>csa_a</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adc776e9b3895c39c111e3972d2d47808">csa_a</a> <b><span class="vhdlchar">CS_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CSA for computing the intermediate parameter \(A\). </p>

</div>
</div>
<a id="aa05394ac42f75d30bd6c3daf3d6552bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa05394ac42f75d30bd6c3daf3d6552bb">&#9670;&nbsp;</a></span>csa_a_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa05394ac42f75d30bd6c3daf3d6552bb">csa_a_out</a> <b><span class="vhdlchar">CS_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CSA for computing the new value for the accumulator \(A\). </p>

</div>
</div>
<a id="af3afcad90f6a836cd4d704982e6a80dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3afcad90f6a836cd4d704982e6a80dc">&#9670;&nbsp;</a></span>csa_e</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#af3afcad90f6a836cd4d704982e6a80dc">csa_e</a> <b><span class="vhdlchar">CS_adder</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>CSA for computing the intermediate parameter \(e_{t+1}\). </p>

</div>
</div>
<a id="a935baa4d1bbaf42441b7186afbb184b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935baa4d1bbaf42441b7186afbb184b4">&#9670;&nbsp;</a></span>d_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a935baa4d1bbaf42441b7186afbb184b4">d_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a571d8c609d6c95543bff8e9484c2b8d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571d8c609d6c95543bff8e9484c2b8d7">&#9670;&nbsp;</a></span>d_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a571d8c609d6c95543bff8e9484c2b8d7">d_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(D\) output from the stage. </p>

</div>
</div>
<a id="abcebf29219bb9dfef2d5623dff998090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcebf29219bb9dfef2d5623dff998090">&#9670;&nbsp;</a></span>e_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#abcebf29219bb9dfef2d5623dff998090">e_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="ad810a07999f5640bcc30e4bac2a969a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad810a07999f5640bcc30e4bac2a969a9">&#9670;&nbsp;</a></span>e_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad810a07999f5640bcc30e4bac2a969a9">e_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) input for the stage. </p>

</div>
</div>
<a id="ae40804f34024e945d0f2feebb24be32c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40804f34024e945d0f2feebb24be32c">&#9670;&nbsp;</a></span>e_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ae40804f34024e945d0f2feebb24be32c">e_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) output from the stage. </p>

</div>
</div>
<a id="a9b41c79d9e58647dd99964f359e93914"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b41c79d9e58647dd99964f359e93914">&#9670;&nbsp;</a></span>e_plus1_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a9b41c79d9e58647dd99964f359e93914">e_plus1_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed next value of the accumulator \(E\) input to the pipeline register. </p>

</div>
</div>
<a id="a09a3eb8852448dd5d2f9012489040a57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a3eb8852448dd5d2f9012489040a57">&#9670;&nbsp;</a></span>e_plus1_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a09a3eb8852448dd5d2f9012489040a57">e_plus1_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Next value of the accumulator \(E\) input to the final calculation phase. </p>

</div>
</div>
<a id="a332138d4367b499f449b3044c27ab8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a332138d4367b499f449b3044c27ab8d0">&#9670;&nbsp;</a></span>e_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a332138d4367b499f449b3044c27ab8d0">e_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(E\) input to the pipeline register. </p>

</div>
</div>
<a id="a6ec1c176f3de624ce5044e9ad30c8119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec1c176f3de624ce5044e9ad30c8119">&#9670;&nbsp;</a></span>e_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6ec1c176f3de624ce5044e9ad30c8119">e_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(E\) input to the final calculation phase. </p>

</div>
</div>
<a id="a591be37e3146c55c20ce7b97aae4d68f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591be37e3146c55c20ce7b97aae4d68f">&#9670;&nbsp;</a></span>f_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a591be37e3146c55c20ce7b97aae4d68f">f_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a2f441d6517a20f2b6b181e7c5c14755f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f441d6517a20f2b6b181e7c5c14755f">&#9670;&nbsp;</a></span>f_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2f441d6517a20f2b6b181e7c5c14755f">f_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) input for the stage. </p>

</div>
</div>
<a id="ad89b6d2c95dcd8abdbebbdf52790c7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89b6d2c95dcd8abdbebbdf52790c7d2">&#9670;&nbsp;</a></span>f_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad89b6d2c95dcd8abdbebbdf52790c7d2">f_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) output from the stage. </p>

</div>
</div>
<a id="aec253131fde4a1ed317245a87bdc4552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec253131fde4a1ed317245a87bdc4552">&#9670;&nbsp;</a></span>f_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aec253131fde4a1ed317245a87bdc4552">f_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the accumulator \(F\) input to the pipeline register. </p>

</div>
</div>
<a id="a93e999bb5b7a1809ea2fd19e8903fbef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e999bb5b7a1809ea2fd19e8903fbef">&#9670;&nbsp;</a></span>f_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a93e999bb5b7a1809ea2fd19e8903fbef">f_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(F\) input to the final calculation phase. </p>

</div>
</div>
<a id="a49d97a886144ffc7ea9720d6c0cae505"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d97a886144ffc7ea9720d6c0cae505">&#9670;&nbsp;</a></span>feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal output signal, to be used as feedback input. </p>

</div>
</div>
<a id="a4f9162da6d090a3091424b270ca681fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9162da6d090a3091424b270ca681fb">&#9670;&nbsp;</a></span>g_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a4f9162da6d090a3091424b270ca681fb">g_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="aa25287621d56c86b64687eb4d3580c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25287621d56c86b64687eb4d3580c0f">&#9670;&nbsp;</a></span>g_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa25287621d56c86b64687eb4d3580c0f">g_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) input for the stage. </p>

</div>
</div>
<a id="a363790b84a7a23a71888980cba3127d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363790b84a7a23a71888980cba3127d4">&#9670;&nbsp;</a></span>g_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a363790b84a7a23a71888980cba3127d4">g_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(G\) output from the stage. </p>

</div>
</div>
<a id="aa210752f1bf786df89efdb3cf1dd220b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa210752f1bf786df89efdb3cf1dd220b">&#9670;&nbsp;</a></span>h_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa210752f1bf786df89efdb3cf1dd220b">h_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(H\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a3793ad158d8026b24d940df43c698a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3793ad158d8026b24d940df43c698a38">&#9670;&nbsp;</a></span>h_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a3793ad158d8026b24d940df43c698a38">h_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the accumulator \(H\) output from the stage. </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&nbsp;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Standard library. </p>

</div>
</div>
<a id="a6bce2a66cf06fc85fa03e48937994fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bce2a66cf06fc85fa03e48937994fe8">&#9670;&nbsp;</a></span>k3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6bce2a66cf06fc85fa03e48937994fe8">k3</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a9e906bb098ab5442d2abb9f9b385ee3c">K</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constant \(K\) for the step \(t-3\). </p>

</div>
</div>
<a id="a261150052a5e24b9d53c07fd95869723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a261150052a5e24b9d53c07fd95869723">&#9670;&nbsp;</a></span>k4</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a261150052a5e24b9d53c07fd95869723">k4</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a9e906bb098ab5442d2abb9f9b385ee3c">K</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constant \(K\) for the step \(t+4\). </p>

</div>
</div>
<a id="ac42501da7a110252c0955f5d12b4d3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac42501da7a110252c0955f5d12b4d3da">&#9670;&nbsp;</a></span>kw3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ac42501da7a110252c0955f5d12b4d3da">kw3</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the sum \(K_{t+3}+W_{t+3}\) for the stage. </p>

</div>
</div>
<a id="a8e9133716b4bc132f2198d6fa8ef2203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9133716b4bc132f2198d6fa8ef2203">&#9670;&nbsp;</a></span>kw3_pre</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a8e9133716b4bc132f2198d6fa8ef2203">kw3_pre</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the sum \(K_{t+3}+W_{t+3}\) input to the prefetch register. </p>

</div>
</div>
<a id="adb3442a0d43041b2205a87c87e54553a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3442a0d43041b2205a87c87e54553a">&#9670;&nbsp;</a></span>kw3_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adb3442a0d43041b2205a87c87e54553a">kw3_reg</a> <b><span class="vhdlchar">reg</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a32156ecf7f97732c74d146a3072d34f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32156ecf7f97732c74d146a3072d34f8">&#9670;&nbsp;</a></span>kw4</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a32156ecf7f97732c74d146a3072d34f8">kw4</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the sum \(K_{t+4}+W_{t+4}\) for the stage. </p>

</div>
</div>
<a id="a60817d0bdde82516b8de65b331d913f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60817d0bdde82516b8de65b331d913f2">&#9670;&nbsp;</a></span>kw4_pre</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a60817d0bdde82516b8de65b331d913f2">kw4_pre</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the sum \(K_{t+4}+W_{t+4}\) input to the prefetch register. </p>

</div>
</div>
<a id="a3cd8a4e7b73487f89790bcaaba0cf8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cd8a4e7b73487f89790bcaaba0cf8a4">&#9670;&nbsp;</a></span>kw4_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a3cd8a4e7b73487f89790bcaaba0cf8a4">kw4_reg</a> <b><span class="vhdlchar">reg</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abb4dece1f6b056864d970e4bc51e296a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4dece1f6b056864d970e4bc51e296a">&#9670;&nbsp;</a></span>maj_o_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#abb4dece1f6b056864d970e4bc51e296a">maj_o_t</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(Majority\) functional block for the step \(t\). </p>

</div>
</div>
<a id="a4daa2d8b1e96f088013ea6bcb8881308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4daa2d8b1e96f088013ea6bcb8881308">&#9670;&nbsp;</a></span>maj_o_t1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a4daa2d8b1e96f088013ea6bcb8881308">maj_o_t1</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(Majority\) functional block for the step \(t+1\). </p>

</div>
</div>
<a id="a536081edcd46e86082a9b36bacf01004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a536081edcd46e86082a9b36bacf01004">&#9670;&nbsp;</a></span>maj_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a536081edcd46e86082a9b36bacf01004">maj_t</a> <b><span class="vhdlchar">Majority</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Majority\) component for the computation of the step \(t\) </p>

</div>
</div>
<a id="a664ac7f173f4b87f9a04e359c5eb0b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664ac7f173f4b87f9a04e359c5eb0b36">&#9670;&nbsp;</a></span>maj_t1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a664ac7f173f4b87f9a04e359c5eb0b36">maj_t1</a> <b><span class="vhdlchar">Majority</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Majority\) component for the computation of the step \(t+1\) </p>

</div>
</div>
<a id="a31a54b27e3300cdf48f232a6b2a738bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31a54b27e3300cdf48f232a6b2a738bb">&#9670;&nbsp;</a></span>mux_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the multiplexer, and input of the precomputation stage. </p>

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&nbsp;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Package</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Arithmetic library, included for the unsigned modulo addition. </p>

</div>
</div>
<a id="a5ba9e0bc444ca9ea42298755c9f0455b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba9e0bc444ca9ea42298755c9f0455b">&#9670;&nbsp;</a></span>p1_plus_p3_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5ba9e0bc444ca9ea42298755c9f0455b">p1_plus_p3_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the parameter \(p_1_+p_3\) input to the pipeline register. </p>

</div>
</div>
<a id="a5d3225e85a7c843e49a61ebff891b2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d3225e85a7c843e49a61ebff891b2a4">&#9670;&nbsp;</a></span>p1_plus_p3_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5d3225e85a7c843e49a61ebff891b2a4">p1_plus_p3_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(p_1+p_3\) input to the final calculation phase. </p>

</div>
</div>
<a id="a13d78e8eb98734ec49ed8f66bfbcbdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d78e8eb98734ec49ed8f66bfbcbdb2">&#9670;&nbsp;</a></span>p2_int</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a13d78e8eb98734ec49ed8f66bfbcbdb2">p2_int</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal value of the parameter \(p_2\) to be used for other sums. </p>

</div>
</div>
<a id="ad8f192255ac707e1b0960e999ea93e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8f192255ac707e1b0960e999ea93e41">&#9670;&nbsp;</a></span>p2_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad8f192255ac707e1b0960e999ea93e41">p2_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the parameter \(p_2\) input to the pipeline register. </p>

</div>
</div>
<a id="a48aff22dc8f996e1f32b35c7e8fdbdb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48aff22dc8f996e1f32b35c7e8fdbdb7">&#9670;&nbsp;</a></span>p2_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a48aff22dc8f996e1f32b35c7e8fdbdb7">p2_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(p_2\) input to the final calculation phase. </p>

</div>
</div>
<a id="aa502dd3b93df6287aedab7b7450ede77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa502dd3b93df6287aedab7b7450ede77">&#9670;&nbsp;</a></span>p3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa502dd3b93df6287aedab7b7450ede77">p3</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal signal carrying the parameter \(p_3\). </p>

</div>
</div>
<a id="aede592588c10a6a71ce8cccd041aa87e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede592588c10a6a71ce8cccd041aa87e">&#9670;&nbsp;</a></span>p4_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aede592588c10a6a71ce8cccd041aa87e">p4_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(P_4\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="ac797debb0755de46ce8ed74fbc93c813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac797debb0755de46ce8ed74fbc93c813">&#9670;&nbsp;</a></span>p4_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ac797debb0755de46ce8ed74fbc93c813">p4_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(P_4\) input for the stage. </p>

</div>
</div>
<a id="a24a34a5575ae8551ef0d477e2f3e6b3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a34a5575ae8551ef0d477e2f3e6b3b">&#9670;&nbsp;</a></span>p4_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a24a34a5575ae8551ef0d477e2f3e6b3b">p4_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(P_4\) output from the stage. </p>

</div>
</div>
<a id="a5807a5c1fca926dc924299c786d6fb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5807a5c1fca926dc924299c786d6fb61">&#9670;&nbsp;</a></span>p4_star_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5807a5c1fca926dc924299c786d6fb61">p4_star_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(P^*_4\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a9b8de0584eb8a7330ac0283ea20d25ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8de0584eb8a7330ac0283ea20d25ab">&#9670;&nbsp;</a></span>p4_star_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a9b8de0584eb8a7330ac0283ea20d25ab">p4_star_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(P^*_4\) input for the stage. </p>

</div>
</div>
<a id="aa61d408bdab0b58f1f23f34fe94e4d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61d408bdab0b58f1f23f34fe94e4d72">&#9670;&nbsp;</a></span>p4_star_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aa61d408bdab0b58f1f23f34fe94e4d72">p4_star_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(P^*_4\) output from the stage. </p>

</div>
</div>
<a id="a04dc49e0125cdbd7dba9c207c7e2e7e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04dc49e0125cdbd7dba9c207c7e2e7e5">&#9670;&nbsp;</a></span>p4_star_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a04dc49e0125cdbd7dba9c207c7e2e7e5">p4_star_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the parameter \(P^*_4\) input to the pipeline register. </p>

</div>
</div>
<a id="a56697f22bb00211da08bca65655caaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56697f22bb00211da08bca65655caaa4">&#9670;&nbsp;</a></span>p4_star_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a56697f22bb00211da08bca65655caaa4">p4_star_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(p_2\) input to the final calculation phase. </p>

</div>
</div>
<a id="a55346ced3e069d012f838d73b8284446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55346ced3e069d012f838d73b8284446">&#9670;&nbsp;</a></span>p5</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a55346ced3e069d012f838d73b8284446">p5</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal signal carrying the parameter \(p_5\). </p>

</div>
</div>
<a id="a78abb6e59ce64ad11fa50ce427dafd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78abb6e59ce64ad11fa50ce427dafd52">&#9670;&nbsp;</a></span>p6</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a78abb6e59ce64ad11fa50ce427dafd52">p6</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal signal carrying the parameter \(p_6\). </p>

</div>
</div>
<a id="ad63b7ec8c8b3f0fedee47b33a2a8c539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63b7ec8c8b3f0fedee47b33a2a8c539">&#9670;&nbsp;</a></span>pipeline_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad63b7ec8c8b3f0fedee47b33a2a8c539">pipeline_reg</a> <b><span class="vhdlchar">reg</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pipeline register of the compressor pipeline. </p>
<p>It works also as working register </p>

</div>
</div>
<a id="aae66e916a50126d02f0c03eb9edd5f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae66e916a50126d02f0c03eb9edd5f7e">&#9670;&nbsp;</a></span>reg_input</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Input of the compressor pipeline register. </p>

</div>
</div>
<a id="adef310f640e531ce2c9a78078babd34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef310f640e531ce2c9a78078babd34e">&#9670;&nbsp;</a></span>reg_output</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the compressor pipeline register. </p>

</div>
</div>
<a id="a438d5c7e1cb7cfaddb9183ef75e889ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a438d5c7e1cb7cfaddb9183ef75e889ba">&#9670;&nbsp;</a></span>shacomps</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a438d5c7e1cb7cfaddb9183ef75e889ba">shacomps</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Basic SHA components library. </p>

</div>
</div>
<a id="a732e52593e1bea0dae291dca15970dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732e52593e1bea0dae291dca15970dc2">&#9670;&nbsp;</a></span>sigma0_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a732e52593e1bea0dae291dca15970dc2">sigma0_t</a> <b><span class="vhdlchar">Sigma_0</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Sigma_0\) component for the computation of the step \(t\) </p>

</div>
</div>
<a id="ab290fac73e88aa548ca2e16c23d49c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab290fac73e88aa548ca2e16c23d49c6d">&#9670;&nbsp;</a></span>sigma0_t1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ab290fac73e88aa548ca2e16c23d49c6d">sigma0_t1</a> <b><span class="vhdlchar">Sigma_0</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Sigma_0\) component for the computation of the step \(t+1\) </p>

</div>
</div>
<a id="a691cadd56e9a67e41fa6bed3a0c937cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691cadd56e9a67e41fa6bed3a0c937cc">&#9670;&nbsp;</a></span>sigma1_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a691cadd56e9a67e41fa6bed3a0c937cc">sigma1_t</a> <b><span class="vhdlchar">Sigma_1</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Sigma_1\) component for the computation of the step \(t\) </p>

</div>
</div>
<a id="ad7cc23acce1c3a0fad0086837933b069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7cc23acce1c3a0fad0086837933b069">&#9670;&nbsp;</a></span>sigma1_t1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ad7cc23acce1c3a0fad0086837933b069">sigma1_t1</a> <b><span class="vhdlchar">Sigma_1</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>\(\Sigma_1\) component for the computation of the step \(t+1\) </p>

</div>
</div>
<a id="a5adc24c2a7bb544704457e9e77d13a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5adc24c2a7bb544704457e9e77d13a3f">&#9670;&nbsp;</a></span>sigma_0_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a5adc24c2a7bb544704457e9e77d13a3f">sigma_0_t</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\Sigma_0\) functional block for the step \(t\). </p>

</div>
</div>
<a id="a7b7969dae89db82f66b69b9e466abf28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7969dae89db82f66b69b9e466abf28">&#9670;&nbsp;</a></span>sigma_0_t1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a7b7969dae89db82f66b69b9e466abf28">sigma_0_t1</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\Sigma_0\) functional block for the step \(t+1\). </p>

</div>
</div>
<a id="a165d175ffdc668ca4b41ee386d4ee964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a165d175ffdc668ca4b41ee386d4ee964">&#9670;&nbsp;</a></span>sigma_1_t</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a165d175ffdc668ca4b41ee386d4ee964">sigma_1_t</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\Sigma_1\) functional block for the step \(t\). </p>

</div>
</div>
<a id="ae4c652aa1c1f82219be0ba79d5816967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c652aa1c1f82219be0ba79d5816967">&#9670;&nbsp;</a></span>sigma_1_t1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ae4c652aa1c1f82219be0ba79d5816967">sigma_1_t1</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Output of the \(\Sigma_1\) functional block for the step \(t+1\). </p>

</div>
</div>
<a id="a6eb044b042e194e8951956c5c877f8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eb044b042e194e8951956c5c877f8c0">&#9670;&nbsp;</a></span>valid_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6eb044b042e194e8951956c5c877f8c0">valid_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag of validity for the output register. </p>

</div>
</div>
<a id="a372373c27d9b3ffaafb5ec921b4e5f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372373c27d9b3ffaafb5ec921b4e5f90">&#9670;&nbsp;</a></span>valid_reg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a372373c27d9b3ffaafb5ec921b4e5f90">valid_reg</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag of validity for the register. </p>

</div>
</div>
<a id="aabfeee90f0c4cedcb0751ad263c0752a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabfeee90f0c4cedcb0751ad263c0752a">&#9670;&nbsp;</a></span>w3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aabfeee90f0c4cedcb0751ad263c0752a">w3</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#ae3c27163b3e1cbd7bc5df9964f025f9a">W</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constant \(K\) for the step \(t-3\). </p>

</div>
</div>
<a id="a173c5e7c127381e3ee750eb7fed556dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173c5e7c127381e3ee750eb7fed556dd">&#9670;&nbsp;</a></span>w4</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a173c5e7c127381e3ee750eb7fed556dd">w4</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#ae3c27163b3e1cbd7bc5df9964f025f9a">W</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constant \(K\) for the step \(t+4\). </p>

</div>
</div>
<a id="ae69f42b856ae9f6056cc3d373d4c6ba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69f42b856ae9f6056cc3d373d4c6ba3">&#9670;&nbsp;</a></span>x_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#ae69f42b856ae9f6056cc3d373d4c6ba3">x_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(X^*\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a657af112e0675d22f6d17e662245ee37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657af112e0675d22f6d17e662245ee37">&#9670;&nbsp;</a></span>x_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a657af112e0675d22f6d17e662245ee37">x_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(X^*\) input for the stage. </p>

</div>
</div>
<a id="a8a644a07065513925dd77dedb585ee2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a644a07065513925dd77dedb585ee2b">&#9670;&nbsp;</a></span>x_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a8a644a07065513925dd77dedb585ee2b">x_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">14</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">13</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(X^*\) output from the stage. </p>

</div>
</div>
<a id="a6f790d7ff1244b24c3672952cd02626f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f790d7ff1244b24c3672952cd02626f">&#9670;&nbsp;</a></span>x_star_feedback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a6f790d7ff1244b24c3672952cd02626f">x_star_feedback</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a49d97a886144ffc7ea9720d6c0cae505">feedback</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(X^*\) output from the compressor round. </p>
<p>This temporary signal is employed to perform the feedback </p>

</div>
</div>
<a id="a19dd997b7b7cbedd270f2ead63776996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19dd997b7b7cbedd270f2ead63776996">&#9670;&nbsp;</a></span>x_star_mux_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a19dd997b7b7cbedd270f2ead63776996">x_star_mux_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a31a54b27e3300cdf48f232a6b2a738bb">mux_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(X^*\) input for the stage. </p>

</div>
</div>
<a id="a110793f38d6b65b16af2688d20a59652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110793f38d6b65b16af2688d20a59652">&#9670;&nbsp;</a></span>x_star_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a110793f38d6b65b16af2688d20a59652">x_star_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#a5713f6482c7df4ac1d59a02dff77eb0e">output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">11</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(X^*\) output from the stage. </p>

</div>
</div>
<a id="a7e5179b6c08d357d89b1eb53abb9f517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e5179b6c08d357d89b1eb53abb9f517">&#9670;&nbsp;</a></span>x_star_reg_in</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a7e5179b6c08d357d89b1eb53abb9f517">x_star_reg_in</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#aae66e916a50126d02f0c03eb9edd5f7e">reg_input</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Precomputed value of the parameter \(X^*\) input to the pipeline register. </p>

</div>
</div>
<a id="a3a80ba311de192abf2521fa1c48a52d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a80ba311de192abf2521fa1c48a52d7">&#9670;&nbsp;</a></span>x_star_reg_out</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#a3a80ba311de192abf2521fa1c48a52d7">x_star_reg_out</a> <b><span class="vhdlchar">is</span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round_1_1_reordered___u_f2.html#adef310f640e531ce2c9a78078babd34e">reg_output</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_transf__round.html#aac1a4cfe679e031328be4db514f2cce0">WORD_WIDTH</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Value of the parameter \(X^*\) input to the final calculation phase. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_transf__round.html">Transf_round</a></li><li class="navelem"><a class="el" href="class_transf__round_1_1_reordered___u_f2.html">Reordered_UF2</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
