ila_debug.vhd,vhdl,xil_defaultlib,../../../../uart.gen/sources_1/ip/ila_debug/sim/ila_debug.vhd,incdir="../../../../uart.gen/sources_1/ip/ila_debug/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
