{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713436414975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713436414975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 13:33:34 2024 " "Processing started: Thu Apr 18 13:33:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713436414975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713436414975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6_2 -c Lab6_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_2 -c Lab6_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713436414975 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713436415543 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Laboratory_work_6_2_circOUR_project.bdf " "Can't analyze file -- file Laboratory_work_6_2_circOUR_project.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1713436415632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6_2 " "Found entity 1: Lab6_2" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713436415637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713436415637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713436416240 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713436416240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713436416240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6_2 " "Elaborating entity \"Lab6_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713436416295 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "Q\[0..9\] " "Not all bits in bus \"Q\[0..9\]\" are used" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 592 720 760 608 "Q\[9\]" "" } { 80 192 208 112 "Q\[0\]" "" } { 80 896 912 112 "Q\[4\]" "" } { 400 690 736 416 "Q\[0..4\]" "" } { 584 944 965 600 "Q\[9\]" "" } { 80 368 384 112 "Q\[1\]" "" } { 80 544 560 112 "Q\[2\]" "" } { 80 720 736 112 "Q\[3\]" "" } { 32 954 1000 48 "Q\[1\]" "" } { 96 962 1000 112 "Q\[2\]" "" } { 160 962 1000 176 "Q\[3\]" "" } { 224 962 1000 240 "Q\[4\]" "" } { 32 1160 1192 48 "Q\[0\]" "" } { 80 1154 1192 96 "Q\[1\]" "" } { 144 1154 1192 160 "Q\[2\]" "" } { 208 1154 1192 224 "Q\[3\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1713436416302 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q " "Converted elements in bus name \"Q\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[9\] Q9 " "Converted element name(s) from \"Q\[9\]\" to \"Q9\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 592 720 760 608 "Q\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[0\] Q0 " "Converted element name(s) from \"Q\[0\]\" to \"Q0\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 192 208 112 "Q\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[4\] Q4 " "Converted element name(s) from \"Q\[4\]\" to \"Q4\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 896 912 112 "Q\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[0..4\] Q0..4 " "Converted element name(s) from \"Q\[0..4\]\" to \"Q0..4\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 400 690 736 416 "Q\[0..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[9\] Q9 " "Converted element name(s) from \"Q\[9\]\" to \"Q9\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 584 944 965 600 "Q\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[1\] Q1 " "Converted element name(s) from \"Q\[1\]\" to \"Q1\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 368 384 112 "Q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[2\] Q2 " "Converted element name(s) from \"Q\[2\]\" to \"Q2\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 544 560 112 "Q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[3\] Q3 " "Converted element name(s) from \"Q\[3\]\" to \"Q3\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 720 736 112 "Q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[1\] Q1 " "Converted element name(s) from \"Q\[1\]\" to \"Q1\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 32 954 1000 48 "Q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[2\] Q2 " "Converted element name(s) from \"Q\[2\]\" to \"Q2\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 96 962 1000 112 "Q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[3\] Q3 " "Converted element name(s) from \"Q\[3\]\" to \"Q3\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 160 962 1000 176 "Q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[4\] Q4 " "Converted element name(s) from \"Q\[4\]\" to \"Q4\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 224 962 1000 240 "Q\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[0\] Q0 " "Converted element name(s) from \"Q\[0\]\" to \"Q0\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 32 1160 1192 48 "Q\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[1\] Q1 " "Converted element name(s) from \"Q\[1\]\" to \"Q1\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 80 1154 1192 96 "Q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[2\] Q2 " "Converted element name(s) from \"Q\[2\]\" to \"Q2\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 144 1154 1192 160 "Q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q\[3\] Q3 " "Converted element name(s) from \"Q\[3\]\" to \"Q3\"" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 208 1154 1192 224 "Q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416303 ""}  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 592 720 760 608 "Q\[9\]" "" } { 80 192 208 112 "Q\[0\]" "" } { 80 896 912 112 "Q\[4\]" "" } { 400 690 736 416 "Q\[0..4\]" "" } { 584 944 965 600 "Q\[9\]" "" } { 80 368 384 112 "Q\[1\]" "" } { 80 544 560 112 "Q\[2\]" "" } { 80 720 736 112 "Q\[3\]" "" } { 32 954 1000 48 "Q\[1\]" "" } { 96 962 1000 112 "Q\[2\]" "" } { 160 962 1000 176 "Q\[3\]" "" } { 224 962 1000 240 "Q\[4\]" "" } { 32 1160 1192 48 "Q\[0\]" "" } { 80 1154 1192 96 "Q\[1\]" "" } { 144 1154 1192 160 "Q\[2\]" "" } { 208 1154 1192 224 "Q\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1713436416303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst1236 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst1236\"" {  } { { "Lab6_2.bdf" "inst1236" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 544 80 192 592 "inst1236" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713436416365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst1236\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713436416367 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/CODING/CADWork/Lab6/Lab6_2/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1713436416367 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 88 656 720 168 "inst3" "" } } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 88 832 896 168 "inst4" "" } } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 88 480 544 168 "inst2" "" } } } } { "Lab6_2.bdf" "" { Schematic "D:/CODING/CADWork/Lab6/Lab6_2/Lab6_2.bdf" { { 88 304 368 168 "inst1" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1713436416865 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1713436416866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713436417086 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713436417086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713436417123 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713436417123 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713436417123 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713436417123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713436417144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 13:33:37 2024 " "Processing ended: Thu Apr 18 13:33:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713436417144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713436417144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713436417144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713436417144 ""}
