// Seed: 3822242972
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input logic id_7
    , id_20,
    input logic id_8,
    input id_9,
    output id_10,
    output id_11,
    input id_12,
    output id_13,
    input logic id_14,
    input logic id_15,
    input id_16,
    input id_17,
    output id_18,
    input id_19
);
  always @(posedge 1'h0) begin
    id_10 = id_19;
    id_4  = 1 !== id_19;
  end
endmodule
