<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af58e229fcbed58567723430732d5498d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac4d54670a5b5756e5ab7286269202eee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a3b76a2f21e4c8adcc51db1af3a616728">FastStrings</a>:1</td></tr>
<tr class="separator:ac4d54670a5b5756e5ab7286269202eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad1f3293e95dda4245c16619d80e1a0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a1055a5db0642ff305988d94c63a759e0">Reserved1</a>:2</td></tr>
<tr class="separator:a0ad1f3293e95dda4245c16619d80e1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0f8166510687cad4454d23366d774d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab31b541baa102ddf30f1d4d2004a9358">AutomaticThermalControlCircuit</a>:1</td></tr>
<tr class="separator:aaf0f8166510687cad4454d23366d774d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df7c5d88a58b3d4717e68ab4410346f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a9258b9853d4d2f841a5cf600c8468d2b">Reserved2</a>:3</td></tr>
<tr class="separator:a0df7c5d88a58b3d4717e68ab4410346f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c2655a4ed79be0c584ce41cba5f4a8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab9aef9527636e3d0e97ab3da25feda8a">PerformanceMonitoring</a>:1</td></tr>
<tr class="separator:ac7c2655a4ed79be0c584ce41cba5f4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdd4aace3f1e343b92012d7e7c05eb15"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ad876acc63651198c82979c7abf04a73d">Reserved3</a>:3</td></tr>
<tr class="separator:acdd4aace3f1e343b92012d7e7c05eb15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd1375a6a28eff6ecfd2b6e93907b66"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a3b2c0c08d01ca9f3d7d5c5159f46e3d8">BTS</a>:1</td></tr>
<tr class="separator:a1cd1375a6a28eff6ecfd2b6e93907b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355cee9130c69c98f8e632482e10fc5b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a58d16c8f580a2cd965cff11bb44459db">PEBS</a>:1</td></tr>
<tr class="separator:a355cee9130c69c98f8e632482e10fc5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09fb8b5ee3a554cd764650e51e42f404"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a2d605bec223f7c938ad38ac66ca6fdfd">Reserved4</a>:3</td></tr>
<tr class="separator:a09fb8b5ee3a554cd764650e51e42f404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354921d1122d721a2afb513d9fd4d077"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ab3d63baaee87c05bd2ad29f2c665974f">EIST</a>:1</td></tr>
<tr class="separator:a354921d1122d721a2afb513d9fd4d077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae527cfb4af882f4f823c56a4ed7c2997"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a907342a5c6512a9635d9c8e8caadf956">Reserved5</a>:1</td></tr>
<tr class="separator:ae527cfb4af882f4f823c56a4ed7c2997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf7040a964ebd84a565021bf9b9681d2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ac8a453956229725fac5ce3bbd725ccce">MONITOR</a>:1</td></tr>
<tr class="separator:abf7040a964ebd84a565021bf9b9681d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d169098e2de994e9134cafafc16164f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a82c802d3b5e9ccb6ded4043e942a2e58">Reserved6</a>:3</td></tr>
<tr class="separator:a5d169098e2de994e9134cafafc16164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6d7f7207a152adb524f581afbf3f54"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a11a85b28ad240baa28dbc7a5225374b6">LimitCpuidMaxval</a>:1</td></tr>
<tr class="separator:aec6d7f7207a152adb524f581afbf3f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f15f448fff1c2d86d707512d97b2e29"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aa390e0f57d4429418aba2f7ec182c9f1">xTPR_Message_Disable</a>:1</td></tr>
<tr class="separator:a2f15f448fff1c2d86d707512d97b2e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accd4174ad4e40524eba230cca03b44ef"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#ae7a578ba91927ea5eb0d27586ff330fb">Reserved7</a>:8</td></tr>
<tr class="separator:accd4174ad4e40524eba230cca03b44ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6452144ad94a18e9f9aba4df57b4ddfa"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a70ab5e56b523f1433d70c493e7d5d53a">Reserved8</a>:2</td></tr>
<tr class="separator:a6452144ad94a18e9f9aba4df57b4ddfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef8318a1b4b6a4aaff021021f096f81"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a805df758d3dd14475fb2866ccb693ff9">XD</a>:1</td></tr>
<tr class="separator:a0ef8318a1b4b6a4aaff021021f096f81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ba58fe4eb17123af6dcfb9c8988b3c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a429d99c5a5d3226e835f4bd53ca125da">Reserved9</a>:3</td></tr>
<tr class="separator:a39ba58fe4eb17123af6dcfb9c8988b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1a0b3c4f65aa2f46da5668e5c7d531"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#afad5c607a43cfc0a4fa64b5d7d2ad9de">TurboModeDisable</a>:1</td></tr>
<tr class="separator:a9e1a0b3c4f65aa2f46da5668e5c7d531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afea5ae91c562209293c3103cb3148c77"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#aa804f648e15c8f880dec1ba0cc9f8e34">Reserved10</a>:25</td></tr>
<tr class="separator:afea5ae91c562209293c3103cb3148c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58e229fcbed58567723430732d5498d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#af58e229fcbed58567723430732d5498d">Bits</a></td></tr>
<tr class="separator:af58e229fcbed58567723430732d5498d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a265d2a06dde5e1fd454574212fa01524"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html#a265d2a06dde5e1fd454574212fa01524">Uint64</a></td></tr>
<tr class="separator:a265d2a06dde5e1fd454574212fa01524"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_silvermont_msr_8h.html#a70213276d786719c829ec93f088450dc">MSR_SILVERMONT_IA32_MISC_ENABLE</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ab31b541baa102ddf30f1d4d2004a9358"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::AutomaticThermalControlCircuit</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] Module. Automatic Thermal Control Circuit Enable (R/W) See Table 2-2. Default value is 0. </p>

</div>
</div>
<a class="anchor" id="af58e229fcbed58567723430732d5498d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="a3b2c0c08d01ca9f3d7d5c5159f46e3d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::BTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] Core. Branch Trace Storage Unavailable (RO) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="ab3d63baaee87c05bd2ad29f2c665974f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::EIST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] Module. Enhanced Intel SpeedStep Technology Enable (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a3b76a2f21e4c8adcc51db1af3a616728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::FastStrings</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 0] Core. Fast-Strings Enable See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a11a85b28ad240baa28dbc7a5225374b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::LimitCpuidMaxval</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] Core. Limit CPUID Maxval (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="ac8a453956229725fac5ce3bbd725ccce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::MONITOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] Core. ENABLE MONITOR FSM (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a58d16c8f580a2cd965cff11bb44459db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::PEBS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] Core. Processor Event Based Sampling Unavailable (RO) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="ab9aef9527636e3d0e97ab3da25feda8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::PerformanceMonitoring</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] Core. Performance Monitoring Available (R) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="a1055a5db0642ff305988d94c63a759e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa804f648e15c8f880dec1ba0cc9f8e34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9258b9853d4d2f841a5cf600c8468d2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad876acc63651198c82979c7abf04a73d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d605bec223f7c938ad38ac66ca6fdfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a907342a5c6512a9635d9c8e8caadf956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a82c802d3b5e9ccb6ded4043e942a2e58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ae7a578ba91927ea5eb0d27586ff330fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a70ab5e56b523f1433d70c493e7d5d53a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a429d99c5a5d3226e835f4bd53ca125da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Reserved9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afad5c607a43cfc0a4fa64b5d7d2ad9de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::TurboModeDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 38] Module. Turbo Mode Disable (R/W) When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled. Note: the power-on default value is used by BIOS to detect hardware support of turbo mode. If power-on default value is 1, turbo mode is available in the processor. If power-on default value is 0, turbo mode is not available. </p>

</div>
</div>
<a class="anchor" id="a265d2a06dde5e1fd454574212fa01524"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
<a class="anchor" id="a805df758d3dd14475fb2866ccb693ff9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::XD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 34] Core. XD Bit Disable (R/W) See Table 2-2. </p>

</div>
</div>
<a class="anchor" id="aa390e0f57d4429418aba2f7ec182c9f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER::xTPR_Message_Disable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] Module. xTPR Message Disable (R/W) See Table 2-2. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___s_i_l_v_e_r_m_o_n_t___i_a32___m_i_s_c___e_n_a_b_l_e___r_e_g_i_s_t_e_r.html">MSR_SILVERMONT_IA32_MISC_ENABLE_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:44:15 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
