---
schema-version: v1.2.9
id: IEC60191-6-13-2007
title:
- content: 'Mechanical standardization of semiconductor devices - Part 6-13: Design
    guideline of open-top-type sockets for Fine-pitch Ball Grid Array and Fine-pitch
    Land Grid Array (FBGA/FLGA)'
  language:
  - en
  script:
  - Latn
  format: text/plain
  type: main
- content: 'Normalisation mécanique des dispositifs à semiconducteurs - Partie 6-13:
    Guide de conception pour les supports sans couvercle pour les boîtiers matriciels
    à billes et à pas fins et les boîtiers matriciels à zone de contact plate et à
    pas fins (FBGA/FLGA)'
  language:
  - fr
  script:
  - Latn
  format: text/plain
  type: main
link:
- content: https://webstore.iec.ch/publication/995
  type: src
- content: https://webstore.iec.ch/preview/info_iec60191-6-13{ed1.0}b.pdf
  type: obp
- content: https://webstore.iec.ch/preview/info_iec60191-6-13{ed1.0}en.pdf
  type: obp
type: standard
docid:
- id: IEC 60191-6-13:2007
  type: IEC
  primary: true
- id: 'urn:iec:std:iec:60191-6-13:2007-06:::'
  type: URN
date:
- type: published
  value: '2007-06-27'
- type: stable-until
  value: '2016-09-27'
- type: obsoleted
  value: '2016-09-27'
contributor:
- organization:
    name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  role:
  - type: publisher
edition:
  content: '1'
revdate: '2007-06-27'
language:
- en
- fr
script:
- Latn
abstract:
- content: IEC 60191-6-13:2007 gives a design guideline of open-top-type semiconductor
    sockets for Fine-pitch Ball Grid Array ("FBGA" hereafter) and Fine-pitch Land
    Grid Array ("FLGA" hereafter). This standard is intended to establish the outline
    drawings and dimensions of the open-top-type socket out of the test and burn-in
    sockets applied to FBGA and FLGA.
  language:
  - en
  script:
  - Latn
  format: text/html
- content: La CEI 60191-6-13:2007 fournit un guide de conception des supports à semi-conducteurs
    sans couvercle pour les boîtiers matriciels à billes et à pas fins (désignés ci-après
    "FBGA" abréviation de Fine-pitch Ball Grid Array) et les boîtiers matriciels à
    zone de contact plate et à pas fins (désignés ci-après "FLGA", Fine-pitch Land
    Grid Array). La présente norme est destinée à établir les dessins et dimensions
    d'encombrement du support sans couvercle parmi les supports d'essai et de rodage
    appliqués aux FBGA et aux FLGA.
  language:
  - fr
  script:
  - Latn
  format: text/html
docstatus:
  stage:
    value: REVISED
copyright:
- owner:
  - name:
    - content: International Electrotechnical Commission
    abbreviation:
      content: IEC
    url: www.iec.ch
  from: '2007'
place:
- Geneva
doctype:
  type: international-standard
editorialgroup:
  technical_committee:
  - name: TC 47/SC 47D
    number: 47
    type: technicalCommittee
ics:
- code: 31.080.01
  text: Semiconductor devices in general
structuredidentifier:
  project_number: '60191'
  part: '6'
  subpart: '13'
  type: IEC
ext:
  schema-version: v1.0.0
price_code: iec:D
