$date
	Thu Aug  4 08:46:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 4 ! ALU_Out [3:0] $end
$var wire 1 " C $end
$var reg 4 # A [3:0] $end
$var reg 2 $ ALU_Sel [1:0] $end
$var reg 4 % B [3:0] $end
$scope module test_unit $end
$var wire 4 & A [3:0] $end
$var wire 4 ' ALU_Out [3:0] $end
$var wire 2 ( ALU_Sel [1:0] $end
$var wire 4 ) B [3:0] $end
$var wire 1 " C $end
$var wire 5 * tmp [4:0] $end
$var reg 4 + ALU_Result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 +
b1000 *
b10 )
b0 (
b1000 '
b110 &
b10 %
b0 $
b110 #
0"
b1000 !
$end
#10
b100 +
b100 !
b100 '
b1 $
b1 (
#20
b110 +
b110 !
b110 '
b10 $
b10 (
#30
b1101 +
b1101 !
b1101 '
b11 $
b11 (
#40
