# 2024 Intergrated Circuit Design
## conducting two data process: FIR and GRAYTOBIN(gray code to binary code)

## ICD_HW2 (RTL)
**basic Verilog**
## ICD_HW3 (SYN)
**same Verilog as HW2 and synthesize with design vision**

check the 20240319_Design Compiler slide
## ICD_HW4 (APR)
**same Verilog as HW2 and automatic place and route with Innovus**

check the 20240319_Innovus slide

