Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 18 18:33:04 2024
| Host         : DESKTOP-FTKP38H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   126 |
| Unused register locations in slices containing registers |   296 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            3 |
|      4 |           15 |
|      5 |            6 |
|      6 |            6 |
|      7 |            1 |
|      8 |            2 |
|     10 |            4 |
|     11 |            1 |
|     12 |            5 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           75 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             341 |          109 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             266 |          108 |
| Yes          | No                    | No                     |            4030 |         1071 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1195 |          294 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/wreq_throttl/aggressive_gen.data_fifo/q[31]_i_1_n_0                                                                | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/q[63]_i_1_n_0                                                                 | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rdata/pop                                                                                            | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rdata/pop                                                                                            | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                   | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_resp/sel                                                                                            |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_0                                                                              | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/wreq_throttl/aggressive_gen.req_fifo/pout[3]_i_1_n_0                                                               | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                            |                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/wreq_throttl/aggressive_gen.data_fifo/pout[3]_i_1__0_n_0                                                           | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_0                                                                             | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__3_n_0                                                                              | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/ap_reg_ioackin_gmem0_ARREADY_reg                                                                 | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                           | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/rdata_data[7]_i_1_n_0                                                                                  |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                          | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/ap_rst_n_inv_reg[0]                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/state_reg[0]_17                                                                                  | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_i_1__0_n_0                                                          | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rdata/state_reg[0]_3                                                                                   | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                         | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                            | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rctl/ap_rst_n_inv_reg[0]                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rctl/p_23_in                                                                                         | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                            | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rctl/ap_rst_n_inv_reg[0]                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_resp/sel                                                                                            | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_inv_reg[0]                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/waddr                                                                                                           |                                                                                                                                                       |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_tmp_reg_0[0]                                                            | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_inv_reg_1[0]                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/buff_wdata/empty_n_i_1__0_n_0                                                                            | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rdata/full_n_i_1__2_n_0                                                                              | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rdata/full_n_i_1__1_n_0                                                                              | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/p_32_in                                                                         | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                       |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                       |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/ar_hs                                                                                                           |                                                                                                                                                       |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_kernel_1                                                                                                    |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_kernel_033_out                                                                                              |                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r                                                                                                    |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_3                                                                                                     |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_kernel_0                                                                                                    |                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_4                                                                                                     |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_013_out                                                                                               |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_117_out                                                                                               |                                                                                                                                                       |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_2                                                                                                     |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_1                                                                                                     |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_325_out                                                                                               |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_kernel_137_out                                                                                              |                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_0                                                                                                     |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_output_r45_out                                                                                              |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_429_out                                                                                               |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_kernel_2                                                                                                    |                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_kernel_241_out                                                                                              |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_AXILiteS_s_axi_U/int_input_221_out                                                                                               |                                                                                                                                                       |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                       |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               18 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                       |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                       |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                          | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                            | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg_0[0]                                                                          | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rdata/ce211_out                                                                                        |                                                                                                                                                       |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/load_p2                                                                                           |                                                                                                                                                       |               23 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rdata/gmem0_addr_10_reg_20901                                                                          |                                                                                                                                                       |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/state_reg[0]_1                                                                                   |                                                                                                                                                       |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rdata/gmem0_addr_12_reg_21791                                                                          |                                                                                                                                                       |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rreq/load_p2                                                                                           |                                                                                                                                                       |               22 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                           |                                                                                                                                                       |               26 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/state_reg[0]_16[0]                                                                               |                                                                                                                                                       |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/load_p1                                                                                          |                                                                                                                                                       |               21 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/state_reg[0]_2                                                                                   |                                                                                                                                                       |               16 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/load_p1                                                                                           |                                                                                                                                                       |               28 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_1[0]                                                          | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               11 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/push                                                                                            |                                                                                                                                                       |                9 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/push                                                                                            |                                                                                                                                                       |                9 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                            | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/rs_wreq/push                                                                                             |                                                                                                                                                       |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__5_n_0                                                                          | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                              |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/empty_n_tmp_i_1__3_n_0                                                                          | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                            | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                            | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               10 |             65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                       | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               23 |            117 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                       | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               25 |            117 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               57 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/state_reg[0]_13                                                                                  |                                                                                                                                                       |               33 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/state_reg[0]_12                                                                                  |                                                                                                                                                       |               34 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/state_reg[0]_8                                                                                   |                                                                                                                                                       |               34 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rdata/ce312_out                                                                                        |                                                                                                                                                       |               33 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rdata/ce110_out                                                                                        |                                                                                                                                                       |               23 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/state_reg[0]_11                                                                                  |                                                                                                                                                       |               33 |            124 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem2_m_axi_U/bus_write/fifo_wreq/rdreq33_out                                                                                    | design_1_i/conv2D_0/U0/ap_rst_n_inv                                                                                                                   |               33 |            131 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem1_m_axi_U/bus_read/rs_rdata/gmem0_addr_11_reg_21541                                                                          |                                                                                                                                                       |               46 |            186 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/E[0]                                                                                              |                                                                                                                                                       |               73 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[5]                                                                                  |                                                                                                                                                       |               63 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rreq/ap_CS_fsm_reg[4][0]                                                                               |                                                                                                                                                       |               57 |            248 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                                       |              110 |            342 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/conv2D_0/U0/conv2D_gmem0_m_axi_U/bus_read/rs_rdata/gmem0_addr_17_read_reg_27380                                                                     |                                                                                                                                                       |              165 |            620 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


