// Seed: 956617635
module module_0 #(
    parameter id_1 = 32'd36
) (
    input tri  id_0
    , id_3,
    input wand _id_1
);
  wire id_4[id_1  /  -1 : -1], id_5, id_6;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd54,
    parameter id_2  = 32'd82,
    parameter id_3  = 32'd44,
    parameter id_6  = 32'd75,
    parameter id_8  = 32'd23
) (
    input  wor   id_0 [-1 'b0 : 1],
    output tri0  id_1,
    input  tri   _id_2
    , _id_8,
    input  uwire _id_3,
    output tri   id_4,
    input  tri0  id_5,
    output wire  _id_6
);
  assign id_8 = !-1;
  module_0 modCall_1 (
      id_5,
      id_8
  );
  tri1 [id_8 : 1 'd0] id_9;
  assign id_9 = 1'd0;
  wire _id_10;
  ;
  wire [-1 : id_2] id_11[id_6  #  (  .  id_2  (  id_3  )  ) : id_10];
  assign id_1 = id_2;
endmodule
