`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/22/2019 12:42:54 PM
// Design Name: 
// Module Name: top_level_game
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module top_level_game(input clk_100mhz, 
                      input btnc,
                      input btnr, 
                      
                      output logic [7:0] an,
                      output logic ca, 
                      output logic cb, 
                      output logic cc, 
                      output logic cd, 
                      output logic ce, 
                      output logic cf, 
                      output logic cg

    );
    
    
endmodule
