#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan  3 21:18:02 2024
# Process ID: 25562
# Current directory: /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/gsnh/xsim_script.tcl}
# Log file: /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/gsnh/xsim_script.tcl
source gsnh.tcl
