// Seed: 1298657907
macromodule module_0;
  logic [7:0] id_1;
  wire id_2;
  wand id_3, id_4;
  assign id_3 = 'b0;
  assign module_2.id_32 = 0;
  assign id_1[1 : 1] = id_2;
  assign module_1.type_8 = 0;
  for (id_5 = 1; id_3; id_1 += id_4) begin : LABEL_0
    wire id_6;
  end
  assign id_3 = id_5;
endmodule
module module_1 (
    input wire  id_0,
    input wor   id_1,
    input wand  id_2,
    input logic id_3,
    input tri0  id_4
);
  initial id_6 <= id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wand id_0,
    input wire id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    input uwire id_5,
    output wire id_6,
    output wor id_7,
    output tri0 id_8,
    output wand id_9
    , id_48,
    output tri1 id_10,
    output tri0 id_11
    , id_49, id_50,
    input wand id_12,
    input tri0 id_13,
    input tri id_14,
    input wire id_15,
    input tri id_16,
    input wire id_17,
    output supply1 id_18,
    input wor id_19,
    output tri1 id_20,
    output tri1 id_21,
    output supply0 id_22,
    input tri1 id_23,
    input wor id_24,
    output supply0 id_25,
    input tri0 id_26,
    input supply0 id_27,
    output wor id_28,
    input uwire id_29,
    input wor id_30,
    input uwire id_31,
    input wire id_32,
    output uwire id_33,
    output tri id_34,
    input supply1 id_35,
    output tri id_36,
    input tri0 id_37,
    output tri id_38,
    input tri1 id_39
    , id_51,
    output tri0 id_40,
    input uwire id_41,
    input tri0 id_42,
    output wire id_43,
    output uwire id_44
    , id_52,
    output tri0 id_45,
    output tri1 id_46
);
  integer id_53;
  module_0 modCall_1 ();
endmodule
