-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity master is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_r_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    input_r_ce1 : OUT STD_LOGIC;
    input_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    out_r_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    out_r_ce0 : OUT STD_LOGIC;
    out_r_we0 : OUT STD_LOGIC;
    out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of master is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "master_master,hls_ip_2021_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvf1517-3-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.533486,HLS_SYN_LAT=55590,HLS_SYN_TPT=none,HLS_SYN_MEM=109,HLS_SYN_DSP=0,HLS_SYN_FF=21994,HLS_SYN_LUT=20844,HLS_VERSION=2021_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal thirdBias_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal thirdBias_ce0 : STD_LOGIC;
    signal thirdBias_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln94_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln94_reg_597 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln94_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_33_fu_444_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_33_reg_607 : STD_LOGIC_VECTOR (3 downto 0);
    signal thirdBias_load_reg_623 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal empty_34_fu_471_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_34_reg_628 : STD_LOGIC_VECTOR (11 downto 0);
    signal den1_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_reg_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal den1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_1_reg_641 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_2_reg_656 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal den1_0_load_3_reg_661 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_4_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal den1_0_load_5_reg_681 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_6_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal den1_0_load_7_reg_701 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_8_reg_716 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal den1_0_load_9_reg_721 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_10_reg_736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal den1_0_load_11_reg_741 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_12_reg_756 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal den1_0_load_13_reg_761 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_load_14_reg_776 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal den1_0_load_15_reg_781 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv1_ce0 : STD_LOGIC;
    signal conv1_we0 : STD_LOGIC;
    signal conv1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_ce1 : STD_LOGIC;
    signal conv1_we1 : STD_LOGIC;
    signal max1_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max1_0_ce0 : STD_LOGIC;
    signal max1_0_we0 : STD_LOGIC;
    signal max1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce1 : STD_LOGIC;
    signal max1_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce2 : STD_LOGIC;
    signal max1_0_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce3 : STD_LOGIC;
    signal max1_0_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce4 : STD_LOGIC;
    signal max1_0_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce5 : STD_LOGIC;
    signal max1_0_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce6 : STD_LOGIC;
    signal max1_0_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce7 : STD_LOGIC;
    signal max1_0_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce8 : STD_LOGIC;
    signal max1_0_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce9 : STD_LOGIC;
    signal max1_0_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce10 : STD_LOGIC;
    signal max1_0_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce11 : STD_LOGIC;
    signal max1_0_q11 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce12 : STD_LOGIC;
    signal max1_0_q12 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce13 : STD_LOGIC;
    signal max1_0_q13 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce14 : STD_LOGIC;
    signal max1_0_q14 : STD_LOGIC_VECTOR (31 downto 0);
    signal max1_0_ce15 : STD_LOGIC;
    signal max1_0_q15 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv2_0_ce0 : STD_LOGIC;
    signal conv2_0_we0 : STD_LOGIC;
    signal conv2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_0_ce1 : STD_LOGIC;
    signal conv2_0_we1 : STD_LOGIC;
    signal max2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max2_0_ce0 : STD_LOGIC;
    signal max2_0_we0 : STD_LOGIC;
    signal max2_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal den1_0_ce0 : STD_LOGIC;
    signal den1_0_we0 : STD_LOGIC;
    signal den1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal den1_0_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal den1_0_ce1 : STD_LOGIC;
    signal grp_convolution1_1_fu_321_ap_start : STD_LOGIC;
    signal grp_convolution1_1_fu_321_ap_done : STD_LOGIC;
    signal grp_convolution1_1_fu_321_ap_idle : STD_LOGIC;
    signal grp_convolution1_1_fu_321_ap_ready : STD_LOGIC;
    signal grp_convolution1_1_fu_321_input_r_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution1_1_fu_321_input_r_ce0 : STD_LOGIC;
    signal grp_convolution1_1_fu_321_input_r_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution1_1_fu_321_input_r_ce1 : STD_LOGIC;
    signal grp_convolution1_1_fu_321_out_r_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_convolution1_1_fu_321_out_r_ce0 : STD_LOGIC;
    signal grp_convolution1_1_fu_321_out_r_we0 : STD_LOGIC;
    signal grp_convolution1_1_fu_321_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_out_r_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_convolution1_1_fu_321_out_r_ce1 : STD_LOGIC;
    signal grp_convolution1_1_fu_321_out_r_we1 : STD_LOGIC;
    signal grp_convolution1_1_fu_321_out_r_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_801_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_801_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_801_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_801_p_ce : STD_LOGIC;
    signal grp_convolution1_1_fu_321_grp_fu_805_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_805_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_805_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_805_p_ce : STD_LOGIC;
    signal grp_convolution1_1_fu_321_grp_fu_809_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_809_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_809_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_809_p_ce : STD_LOGIC;
    signal grp_convolution1_1_fu_321_grp_fu_813_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_813_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_813_p_ce : STD_LOGIC;
    signal grp_convolution1_1_fu_321_grp_fu_817_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_817_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_817_p_ce : STD_LOGIC;
    signal grp_convolution1_1_fu_321_grp_fu_414_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_414_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_414_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_convolution1_1_fu_321_grp_fu_414_p_ce : STD_LOGIC;
    signal grp_maxPool_1_fu_333_ap_start : STD_LOGIC;
    signal grp_maxPool_1_fu_333_ap_done : STD_LOGIC;
    signal grp_maxPool_1_fu_333_ap_idle : STD_LOGIC;
    signal grp_maxPool_1_fu_333_ap_ready : STD_LOGIC;
    signal grp_maxPool_1_fu_333_m_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_maxPool_1_fu_333_m_ce0 : STD_LOGIC;
    signal grp_maxPool_1_fu_333_out_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_maxPool_1_fu_333_out_0_ce0 : STD_LOGIC;
    signal grp_maxPool_1_fu_333_out_0_we0 : STD_LOGIC;
    signal grp_maxPool_1_fu_333_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_ap_start : STD_LOGIC;
    signal grp_convolution2_fu_339_ap_done : STD_LOGIC;
    signal grp_convolution2_fu_339_ap_idle : STD_LOGIC;
    signal grp_convolution2_fu_339_ap_ready : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce0 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce1 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce2 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce3 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address4 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce4 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address5 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce5 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address6 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce6 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address7 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce7 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address8 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce8 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address9 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce9 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address10 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce10 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address11 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce11 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address12 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce12 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address13 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce13 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address14 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce14 : STD_LOGIC;
    signal grp_convolution2_fu_339_m_0_address15 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_convolution2_fu_339_m_0_ce15 : STD_LOGIC;
    signal grp_convolution2_fu_339_out_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_convolution2_fu_339_out_0_ce0 : STD_LOGIC;
    signal grp_convolution2_fu_339_out_0_we0 : STD_LOGIC;
    signal grp_convolution2_fu_339_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_out_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_convolution2_fu_339_out_0_ce1 : STD_LOGIC;
    signal grp_convolution2_fu_339_out_0_we1 : STD_LOGIC;
    signal grp_convolution2_fu_339_out_0_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_801_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_801_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_801_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_801_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_805_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_805_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_805_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_805_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_809_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_809_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_809_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_809_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_821_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_821_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_821_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_821_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_825_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_825_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_825_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_825_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_829_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_829_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_829_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_829_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_833_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_833_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_833_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_833_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_837_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_837_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_837_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_837_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_841_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_841_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_841_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_841_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_845_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_845_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_845_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_845_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_849_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_849_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_849_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_849_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_853_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_853_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_853_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_853_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_857_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_857_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_861_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_861_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_861_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_861_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_865_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_865_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_865_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_865_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_869_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_869_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_869_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_869_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_873_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_873_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_873_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_873_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_877_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_877_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_877_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_877_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_881_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_881_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_881_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_881_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_885_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_885_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_885_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_convolution2_fu_339_grp_fu_885_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_813_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_813_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_813_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_817_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_817_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_817_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_889_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_889_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_889_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_893_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_893_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_893_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_897_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_897_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_897_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_901_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_901_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_901_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_905_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_905_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_905_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_909_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_909_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_909_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_913_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_913_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_913_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_917_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_917_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_917_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_921_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_921_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_921_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_925_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_925_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_925_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_929_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_929_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_929_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_933_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_933_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_933_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_937_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_937_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_937_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_941_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_941_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_941_p_ce : STD_LOGIC;
    signal grp_convolution2_fu_339_grp_fu_414_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_414_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_convolution2_fu_339_grp_fu_414_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_convolution2_fu_339_grp_fu_414_p_ce : STD_LOGIC;
    signal grp_maxPool_fu_349_ap_start : STD_LOGIC;
    signal grp_maxPool_fu_349_ap_done : STD_LOGIC;
    signal grp_maxPool_fu_349_ap_idle : STD_LOGIC;
    signal grp_maxPool_fu_349_ap_ready : STD_LOGIC;
    signal grp_maxPool_fu_349_m_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_maxPool_fu_349_m_0_ce0 : STD_LOGIC;
    signal grp_maxPool_fu_349_out_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_maxPool_fu_349_out_0_ce0 : STD_LOGIC;
    signal grp_maxPool_fu_349_out_0_we0 : STD_LOGIC;
    signal grp_maxPool_fu_349_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxPool_fu_349_grp_fu_945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_maxPool_fu_349_grp_fu_945_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_done : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_idle : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_ready : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_max2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_max2_0_ce0 : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_add11_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_add11_i_out_ap_vld : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_done : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_idle : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_ready : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_3_04_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_3_04_out_ap_vld : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_2_03_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_2_03_out_ap_vld : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_1_02_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_1_02_out_ap_vld : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_0_01_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_0_01_out_ap_vld : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_done : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_idle : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_ready : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_sum_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_sum_out_ap_vld : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_945_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_idle : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_ready : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_ce0 : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_we0 : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_945_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_945_p_ce : STD_LOGIC;
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_ce : STD_LOGIC;
    signal grp_convolution1_1_fu_321_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_maxPool_1_fu_333_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_convolution2_fu_339_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_maxPool_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal d_fu_116 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln94_fu_433_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_fu_414_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_414_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl1_fu_460_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_453_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl1_cast_fu_467_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln103_fu_482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_485_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln103_fu_495_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln103_1_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln103_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln103_fu_511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln103_fu_517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_414_ce : STD_LOGIC;
    signal grp_fu_414_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_801_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_801_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_801_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_801_ce : STD_LOGIC;
    signal grp_fu_805_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_805_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_805_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_805_ce : STD_LOGIC;
    signal grp_fu_809_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_809_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_809_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_809_ce : STD_LOGIC;
    signal grp_fu_813_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_813_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_813_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_813_ce : STD_LOGIC;
    signal grp_fu_817_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_817_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_817_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_817_ce : STD_LOGIC;
    signal grp_fu_821_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_821_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_821_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_821_ce : STD_LOGIC;
    signal grp_fu_825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_825_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_825_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_825_ce : STD_LOGIC;
    signal grp_fu_829_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_829_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_829_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_829_ce : STD_LOGIC;
    signal grp_fu_833_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_833_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_833_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_833_ce : STD_LOGIC;
    signal grp_fu_837_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_837_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_837_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_837_ce : STD_LOGIC;
    signal grp_fu_841_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_841_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_841_ce : STD_LOGIC;
    signal grp_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_845_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_845_ce : STD_LOGIC;
    signal grp_fu_849_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_849_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_849_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_849_ce : STD_LOGIC;
    signal grp_fu_853_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_853_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_853_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_853_ce : STD_LOGIC;
    signal grp_fu_857_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_857_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_857_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_857_ce : STD_LOGIC;
    signal grp_fu_861_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_861_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_861_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_861_ce : STD_LOGIC;
    signal grp_fu_865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_ce : STD_LOGIC;
    signal grp_fu_869_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_869_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_869_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_869_ce : STD_LOGIC;
    signal grp_fu_873_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_873_ce : STD_LOGIC;
    signal grp_fu_877_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_877_ce : STD_LOGIC;
    signal grp_fu_881_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_881_ce : STD_LOGIC;
    signal grp_fu_885_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_885_ce : STD_LOGIC;
    signal grp_fu_889_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_889_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_889_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_889_ce : STD_LOGIC;
    signal grp_fu_893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_ce : STD_LOGIC;
    signal grp_fu_897_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_897_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_897_ce : STD_LOGIC;
    signal grp_fu_901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_901_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_901_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_901_ce : STD_LOGIC;
    signal grp_fu_905_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_905_ce : STD_LOGIC;
    signal grp_fu_909_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_909_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_909_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_909_ce : STD_LOGIC;
    signal grp_fu_913_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_913_ce : STD_LOGIC;
    signal grp_fu_917_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_917_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_917_ce : STD_LOGIC;
    signal grp_fu_921_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_921_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_921_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_921_ce : STD_LOGIC;
    signal grp_fu_925_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_925_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_925_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_925_ce : STD_LOGIC;
    signal grp_fu_929_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_929_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_929_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_929_ce : STD_LOGIC;
    signal grp_fu_933_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_933_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_933_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_933_ce : STD_LOGIC;
    signal grp_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_937_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_937_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_937_ce : STD_LOGIC;
    signal grp_fu_941_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_941_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_941_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_941_ce : STD_LOGIC;
    signal grp_fu_945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_945_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_945_ce : STD_LOGIC;
    signal grp_fu_948_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_948_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_948_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_948_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component master_convolution1_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_r_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        input_r_ce1 : OUT STD_LOGIC;
        input_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_r_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_r_ce1 : OUT STD_LOGIC;
        out_r_we1 : OUT STD_LOGIC;
        out_r_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_801_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_ce : OUT STD_LOGIC;
        grp_fu_805_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_805_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_ce : OUT STD_LOGIC;
        grp_fu_809_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_809_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_ce : OUT STD_LOGIC;
        grp_fu_813_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_ce : OUT STD_LOGIC;
        grp_fu_817_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_ce : OUT STD_LOGIC;
        grp_fu_414_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_414_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_414_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_414_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_414_p_ce : OUT STD_LOGIC );
    end component;


    component master_maxPool_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        m_ce0 : OUT STD_LOGIC;
        m_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component master_convolution2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce0 : OUT STD_LOGIC;
        m_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce1 : OUT STD_LOGIC;
        m_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address2 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce2 : OUT STD_LOGIC;
        m_0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address3 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce3 : OUT STD_LOGIC;
        m_0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address4 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce4 : OUT STD_LOGIC;
        m_0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address5 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce5 : OUT STD_LOGIC;
        m_0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address6 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce6 : OUT STD_LOGIC;
        m_0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address7 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce7 : OUT STD_LOGIC;
        m_0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address8 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce8 : OUT STD_LOGIC;
        m_0_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address9 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce9 : OUT STD_LOGIC;
        m_0_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address10 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce10 : OUT STD_LOGIC;
        m_0_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address11 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce11 : OUT STD_LOGIC;
        m_0_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address12 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce12 : OUT STD_LOGIC;
        m_0_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address13 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce13 : OUT STD_LOGIC;
        m_0_q13 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address14 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce14 : OUT STD_LOGIC;
        m_0_q14 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_0_address15 : OUT STD_LOGIC_VECTOR (8 downto 0);
        m_0_ce15 : OUT STD_LOGIC;
        m_0_q15 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_0_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        out_0_ce1 : OUT STD_LOGIC;
        out_0_we1 : OUT STD_LOGIC;
        out_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_801_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_ce : OUT STD_LOGIC;
        grp_fu_805_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_805_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_ce : OUT STD_LOGIC;
        grp_fu_809_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_809_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_ce : OUT STD_LOGIC;
        grp_fu_821_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_821_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_821_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_821_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_821_p_ce : OUT STD_LOGIC;
        grp_fu_825_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_825_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_825_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_825_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_825_p_ce : OUT STD_LOGIC;
        grp_fu_829_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_829_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_829_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_829_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_829_p_ce : OUT STD_LOGIC;
        grp_fu_833_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_833_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_833_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_833_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_833_p_ce : OUT STD_LOGIC;
        grp_fu_837_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_837_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_ce : OUT STD_LOGIC;
        grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_ce : OUT STD_LOGIC;
        grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_ce : OUT STD_LOGIC;
        grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_ce : OUT STD_LOGIC;
        grp_fu_853_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_853_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_ce : OUT STD_LOGIC;
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC;
        grp_fu_861_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_861_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_ce : OUT STD_LOGIC;
        grp_fu_865_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_865_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_ce : OUT STD_LOGIC;
        grp_fu_869_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_869_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_ce : OUT STD_LOGIC;
        grp_fu_873_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_873_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_873_p_ce : OUT STD_LOGIC;
        grp_fu_877_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_877_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_877_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_877_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_877_p_ce : OUT STD_LOGIC;
        grp_fu_881_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_881_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_881_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_881_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_881_p_ce : OUT STD_LOGIC;
        grp_fu_885_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_885_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_885_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_885_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_885_p_ce : OUT STD_LOGIC;
        grp_fu_813_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_ce : OUT STD_LOGIC;
        grp_fu_817_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_ce : OUT STD_LOGIC;
        grp_fu_889_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_889_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_889_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_889_p_ce : OUT STD_LOGIC;
        grp_fu_893_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_893_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_893_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_893_p_ce : OUT STD_LOGIC;
        grp_fu_897_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_897_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_897_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_897_p_ce : OUT STD_LOGIC;
        grp_fu_901_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_ce : OUT STD_LOGIC;
        grp_fu_905_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_ce : OUT STD_LOGIC;
        grp_fu_909_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_ce : OUT STD_LOGIC;
        grp_fu_913_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_ce : OUT STD_LOGIC;
        grp_fu_917_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_ce : OUT STD_LOGIC;
        grp_fu_921_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_ce : OUT STD_LOGIC;
        grp_fu_925_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_925_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_925_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_925_p_ce : OUT STD_LOGIC;
        grp_fu_929_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_929_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_929_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_929_p_ce : OUT STD_LOGIC;
        grp_fu_933_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_933_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_933_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_933_p_ce : OUT STD_LOGIC;
        grp_fu_937_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_937_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_937_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_937_p_ce : OUT STD_LOGIC;
        grp_fu_941_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_941_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_941_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_941_p_ce : OUT STD_LOGIC;
        grp_fu_414_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_414_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_414_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_414_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_414_p_ce : OUT STD_LOGIC );
    end component;


    component master_maxPool IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        m_0_ce0 : OUT STD_LOGIC;
        m_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_945_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_945_p_ce : OUT STD_LOGIC );
    end component;


    component master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        thirdBias_load : IN STD_LOGIC_VECTOR (31 downto 0);
        max2_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max2_0_ce0 : OUT STD_LOGIC;
        max2_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (11 downto 0);
        add11_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add11_i_out_ap_vld : OUT STD_LOGIC;
        grp_fu_801_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_801_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_ce : OUT STD_LOGIC;
        grp_fu_813_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_ce : OUT STD_LOGIC );
    end component;


    component master_master_Pipeline_VITIS_LOOP_111_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        den1_0_load : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        den1_0_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        den2_0_3_04_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        den2_0_3_04_out_ap_vld : OUT STD_LOGIC;
        den2_0_2_03_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        den2_0_2_03_out_ap_vld : OUT STD_LOGIC;
        den2_0_1_02_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        den2_0_1_02_out_ap_vld : OUT STD_LOGIC;
        den2_0_0_01_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        den2_0_0_01_out_ap_vld : OUT STD_LOGIC;
        grp_fu_801_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_801_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_801_p_ce : OUT STD_LOGIC;
        grp_fu_805_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_805_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_805_p_ce : OUT STD_LOGIC;
        grp_fu_809_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_809_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_809_p_ce : OUT STD_LOGIC;
        grp_fu_821_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_821_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_821_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_821_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_821_p_ce : OUT STD_LOGIC;
        grp_fu_825_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_825_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_825_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_825_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_825_p_ce : OUT STD_LOGIC;
        grp_fu_829_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_829_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_829_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_829_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_829_p_ce : OUT STD_LOGIC;
        grp_fu_833_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_833_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_833_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_833_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_833_p_ce : OUT STD_LOGIC;
        grp_fu_837_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_837_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_837_p_ce : OUT STD_LOGIC;
        grp_fu_841_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_841_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_841_p_ce : OUT STD_LOGIC;
        grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_845_p_ce : OUT STD_LOGIC;
        grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_849_p_ce : OUT STD_LOGIC;
        grp_fu_853_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_853_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_853_p_ce : OUT STD_LOGIC;
        grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_857_p_ce : OUT STD_LOGIC;
        grp_fu_861_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_861_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_861_p_ce : OUT STD_LOGIC;
        grp_fu_865_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_865_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_865_p_ce : OUT STD_LOGIC;
        grp_fu_869_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_869_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_869_p_ce : OUT STD_LOGIC;
        grp_fu_813_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_813_p_ce : OUT STD_LOGIC;
        grp_fu_817_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_817_p_ce : OUT STD_LOGIC;
        grp_fu_889_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_889_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_889_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_889_p_ce : OUT STD_LOGIC;
        grp_fu_893_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_893_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_893_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_893_p_ce : OUT STD_LOGIC;
        grp_fu_897_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_897_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_897_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_897_p_ce : OUT STD_LOGIC;
        grp_fu_901_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_901_p_ce : OUT STD_LOGIC;
        grp_fu_905_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_905_p_ce : OUT STD_LOGIC;
        grp_fu_909_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_909_p_ce : OUT STD_LOGIC;
        grp_fu_913_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_913_p_ce : OUT STD_LOGIC;
        grp_fu_917_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_917_p_ce : OUT STD_LOGIC;
        grp_fu_921_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_921_p_ce : OUT STD_LOGIC;
        grp_fu_925_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_925_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_925_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_925_p_ce : OUT STD_LOGIC;
        grp_fu_929_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_929_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_929_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_929_p_ce : OUT STD_LOGIC;
        grp_fu_933_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_933_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_933_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_933_p_ce : OUT STD_LOGIC;
        grp_fu_937_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_937_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_937_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_937_p_ce : OUT STD_LOGIC;
        grp_fu_941_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_941_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_941_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_941_p_ce : OUT STD_LOGIC );
    end component;


    component master_master_Pipeline_VITIS_LOOP_124_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        den2_0_0_01_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        den2_0_1_02_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        den2_0_2_03_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        den2_0_3_04_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC;
        grp_fu_945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_945_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_945_p_ce : OUT STD_LOGIC;
        grp_fu_948_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_948_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_948_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_948_p_ce : OUT STD_LOGIC );
    end component;


    component master_master_Pipeline_VITIS_LOOP_128_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        den2_0_0_01_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        den2_0_1_02_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        den2_0_2_03_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        den2_0_3_04_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_reload : IN STD_LOGIC_VECTOR (63 downto 0);
        out_r_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        out_r_ce0 : OUT STD_LOGIC;
        out_r_we0 : OUT STD_LOGIC;
        out_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_945_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_945_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_945_p_ce : OUT STD_LOGIC;
        grp_fu_948_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_948_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_948_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_948_p_ce : OUT STD_LOGIC );
    end component;


    component master_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component master_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component master_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component master_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component master_dexp_64ns_64ns_64_11_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component master_thirdBias IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component master_conv1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component master_max1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address9 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address10 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address11 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address12 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address13 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address14 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address15 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component master_conv2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component master_max2_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component master_den1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    thirdBias_U : component master_thirdBias
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => thirdBias_address0,
        ce0 => thirdBias_ce0,
        q0 => thirdBias_q0);

    conv1_U : component master_conv1
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv1_address0,
        ce0 => conv1_ce0,
        we0 => conv1_we0,
        d0 => grp_convolution1_1_fu_321_out_r_d0,
        q0 => conv1_q0,
        address1 => grp_convolution1_1_fu_321_out_r_address1,
        ce1 => conv1_ce1,
        we1 => conv1_we1,
        d1 => grp_convolution1_1_fu_321_out_r_d1);

    max1_0_U : component master_max1_0
    generic map (
        DataWidth => 32,
        AddressRange => 336,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max1_0_address0,
        ce0 => max1_0_ce0,
        we0 => max1_0_we0,
        d0 => grp_maxPool_1_fu_333_out_0_d0,
        q0 => max1_0_q0,
        address1 => grp_convolution2_fu_339_m_0_address1,
        ce1 => max1_0_ce1,
        q1 => max1_0_q1,
        address2 => grp_convolution2_fu_339_m_0_address2,
        ce2 => max1_0_ce2,
        q2 => max1_0_q2,
        address3 => grp_convolution2_fu_339_m_0_address3,
        ce3 => max1_0_ce3,
        q3 => max1_0_q3,
        address4 => grp_convolution2_fu_339_m_0_address4,
        ce4 => max1_0_ce4,
        q4 => max1_0_q4,
        address5 => grp_convolution2_fu_339_m_0_address5,
        ce5 => max1_0_ce5,
        q5 => max1_0_q5,
        address6 => grp_convolution2_fu_339_m_0_address6,
        ce6 => max1_0_ce6,
        q6 => max1_0_q6,
        address7 => grp_convolution2_fu_339_m_0_address7,
        ce7 => max1_0_ce7,
        q7 => max1_0_q7,
        address8 => grp_convolution2_fu_339_m_0_address8,
        ce8 => max1_0_ce8,
        q8 => max1_0_q8,
        address9 => grp_convolution2_fu_339_m_0_address9,
        ce9 => max1_0_ce9,
        q9 => max1_0_q9,
        address10 => grp_convolution2_fu_339_m_0_address10,
        ce10 => max1_0_ce10,
        q10 => max1_0_q10,
        address11 => grp_convolution2_fu_339_m_0_address11,
        ce11 => max1_0_ce11,
        q11 => max1_0_q11,
        address12 => grp_convolution2_fu_339_m_0_address12,
        ce12 => max1_0_ce12,
        q12 => max1_0_q12,
        address13 => grp_convolution2_fu_339_m_0_address13,
        ce13 => max1_0_ce13,
        q13 => max1_0_q13,
        address14 => grp_convolution2_fu_339_m_0_address14,
        ce14 => max1_0_ce14,
        q14 => max1_0_q14,
        address15 => grp_convolution2_fu_339_m_0_address15,
        ce15 => max1_0_ce15,
        q15 => max1_0_q15);

    conv2_0_U : component master_conv2_0
    generic map (
        DataWidth => 32,
        AddressRange => 672,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv2_0_address0,
        ce0 => conv2_0_ce0,
        we0 => conv2_0_we0,
        d0 => grp_convolution2_fu_339_out_0_d0,
        q0 => conv2_0_q0,
        address1 => grp_convolution2_fu_339_out_0_address1,
        ce1 => conv2_0_ce1,
        we1 => conv2_0_we1,
        d1 => grp_convolution2_fu_339_out_0_d1);

    max2_0_U : component master_max2_0
    generic map (
        DataWidth => 32,
        AddressRange => 224,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => max2_0_address0,
        ce0 => max2_0_ce0,
        we0 => max2_0_we0,
        d0 => grp_maxPool_fu_349_out_0_d0,
        q0 => max2_0_q0);

    den1_0_U : component master_den1_0
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => den1_0_address0,
        ce0 => den1_0_ce0,
        we0 => den1_0_we0,
        d0 => den1_0_d0,
        q0 => den1_0_q0,
        address1 => den1_0_address1,
        ce1 => den1_0_ce1,
        q1 => den1_0_q1);

    grp_convolution1_1_fu_321 : component master_convolution1_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_convolution1_1_fu_321_ap_start,
        ap_done => grp_convolution1_1_fu_321_ap_done,
        ap_idle => grp_convolution1_1_fu_321_ap_idle,
        ap_ready => grp_convolution1_1_fu_321_ap_ready,
        input_r_address0 => grp_convolution1_1_fu_321_input_r_address0,
        input_r_ce0 => grp_convolution1_1_fu_321_input_r_ce0,
        input_r_q0 => input_r_q0,
        input_r_address1 => grp_convolution1_1_fu_321_input_r_address1,
        input_r_ce1 => grp_convolution1_1_fu_321_input_r_ce1,
        input_r_q1 => input_r_q1,
        out_r_address0 => grp_convolution1_1_fu_321_out_r_address0,
        out_r_ce0 => grp_convolution1_1_fu_321_out_r_ce0,
        out_r_we0 => grp_convolution1_1_fu_321_out_r_we0,
        out_r_d0 => grp_convolution1_1_fu_321_out_r_d0,
        out_r_address1 => grp_convolution1_1_fu_321_out_r_address1,
        out_r_ce1 => grp_convolution1_1_fu_321_out_r_ce1,
        out_r_we1 => grp_convolution1_1_fu_321_out_r_we1,
        out_r_d1 => grp_convolution1_1_fu_321_out_r_d1,
        grp_fu_801_p_din0 => grp_convolution1_1_fu_321_grp_fu_801_p_din0,
        grp_fu_801_p_din1 => grp_convolution1_1_fu_321_grp_fu_801_p_din1,
        grp_fu_801_p_opcode => grp_convolution1_1_fu_321_grp_fu_801_p_opcode,
        grp_fu_801_p_dout0 => grp_fu_801_p2,
        grp_fu_801_p_ce => grp_convolution1_1_fu_321_grp_fu_801_p_ce,
        grp_fu_805_p_din0 => grp_convolution1_1_fu_321_grp_fu_805_p_din0,
        grp_fu_805_p_din1 => grp_convolution1_1_fu_321_grp_fu_805_p_din1,
        grp_fu_805_p_opcode => grp_convolution1_1_fu_321_grp_fu_805_p_opcode,
        grp_fu_805_p_dout0 => grp_fu_805_p2,
        grp_fu_805_p_ce => grp_convolution1_1_fu_321_grp_fu_805_p_ce,
        grp_fu_809_p_din0 => grp_convolution1_1_fu_321_grp_fu_809_p_din0,
        grp_fu_809_p_din1 => grp_convolution1_1_fu_321_grp_fu_809_p_din1,
        grp_fu_809_p_opcode => grp_convolution1_1_fu_321_grp_fu_809_p_opcode,
        grp_fu_809_p_dout0 => grp_fu_809_p2,
        grp_fu_809_p_ce => grp_convolution1_1_fu_321_grp_fu_809_p_ce,
        grp_fu_813_p_din0 => grp_convolution1_1_fu_321_grp_fu_813_p_din0,
        grp_fu_813_p_din1 => grp_convolution1_1_fu_321_grp_fu_813_p_din1,
        grp_fu_813_p_dout0 => grp_fu_813_p2,
        grp_fu_813_p_ce => grp_convolution1_1_fu_321_grp_fu_813_p_ce,
        grp_fu_817_p_din0 => grp_convolution1_1_fu_321_grp_fu_817_p_din0,
        grp_fu_817_p_din1 => grp_convolution1_1_fu_321_grp_fu_817_p_din1,
        grp_fu_817_p_dout0 => grp_fu_817_p2,
        grp_fu_817_p_ce => grp_convolution1_1_fu_321_grp_fu_817_p_ce,
        grp_fu_414_p_din0 => grp_convolution1_1_fu_321_grp_fu_414_p_din0,
        grp_fu_414_p_din1 => grp_convolution1_1_fu_321_grp_fu_414_p_din1,
        grp_fu_414_p_opcode => grp_convolution1_1_fu_321_grp_fu_414_p_opcode,
        grp_fu_414_p_dout0 => grp_fu_414_p2,
        grp_fu_414_p_ce => grp_convolution1_1_fu_321_grp_fu_414_p_ce);

    grp_maxPool_1_fu_333 : component master_maxPool_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_maxPool_1_fu_333_ap_start,
        ap_done => grp_maxPool_1_fu_333_ap_done,
        ap_idle => grp_maxPool_1_fu_333_ap_idle,
        ap_ready => grp_maxPool_1_fu_333_ap_ready,
        m_address0 => grp_maxPool_1_fu_333_m_address0,
        m_ce0 => grp_maxPool_1_fu_333_m_ce0,
        m_q0 => conv1_q0,
        out_0_address0 => grp_maxPool_1_fu_333_out_0_address0,
        out_0_ce0 => grp_maxPool_1_fu_333_out_0_ce0,
        out_0_we0 => grp_maxPool_1_fu_333_out_0_we0,
        out_0_d0 => grp_maxPool_1_fu_333_out_0_d0,
        out_0_q0 => max1_0_q0);

    grp_convolution2_fu_339 : component master_convolution2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_convolution2_fu_339_ap_start,
        ap_done => grp_convolution2_fu_339_ap_done,
        ap_idle => grp_convolution2_fu_339_ap_idle,
        ap_ready => grp_convolution2_fu_339_ap_ready,
        m_0_address0 => grp_convolution2_fu_339_m_0_address0,
        m_0_ce0 => grp_convolution2_fu_339_m_0_ce0,
        m_0_q0 => max1_0_q0,
        m_0_address1 => grp_convolution2_fu_339_m_0_address1,
        m_0_ce1 => grp_convolution2_fu_339_m_0_ce1,
        m_0_q1 => max1_0_q1,
        m_0_address2 => grp_convolution2_fu_339_m_0_address2,
        m_0_ce2 => grp_convolution2_fu_339_m_0_ce2,
        m_0_q2 => max1_0_q2,
        m_0_address3 => grp_convolution2_fu_339_m_0_address3,
        m_0_ce3 => grp_convolution2_fu_339_m_0_ce3,
        m_0_q3 => max1_0_q3,
        m_0_address4 => grp_convolution2_fu_339_m_0_address4,
        m_0_ce4 => grp_convolution2_fu_339_m_0_ce4,
        m_0_q4 => max1_0_q4,
        m_0_address5 => grp_convolution2_fu_339_m_0_address5,
        m_0_ce5 => grp_convolution2_fu_339_m_0_ce5,
        m_0_q5 => max1_0_q5,
        m_0_address6 => grp_convolution2_fu_339_m_0_address6,
        m_0_ce6 => grp_convolution2_fu_339_m_0_ce6,
        m_0_q6 => max1_0_q6,
        m_0_address7 => grp_convolution2_fu_339_m_0_address7,
        m_0_ce7 => grp_convolution2_fu_339_m_0_ce7,
        m_0_q7 => max1_0_q7,
        m_0_address8 => grp_convolution2_fu_339_m_0_address8,
        m_0_ce8 => grp_convolution2_fu_339_m_0_ce8,
        m_0_q8 => max1_0_q8,
        m_0_address9 => grp_convolution2_fu_339_m_0_address9,
        m_0_ce9 => grp_convolution2_fu_339_m_0_ce9,
        m_0_q9 => max1_0_q9,
        m_0_address10 => grp_convolution2_fu_339_m_0_address10,
        m_0_ce10 => grp_convolution2_fu_339_m_0_ce10,
        m_0_q10 => max1_0_q10,
        m_0_address11 => grp_convolution2_fu_339_m_0_address11,
        m_0_ce11 => grp_convolution2_fu_339_m_0_ce11,
        m_0_q11 => max1_0_q11,
        m_0_address12 => grp_convolution2_fu_339_m_0_address12,
        m_0_ce12 => grp_convolution2_fu_339_m_0_ce12,
        m_0_q12 => max1_0_q12,
        m_0_address13 => grp_convolution2_fu_339_m_0_address13,
        m_0_ce13 => grp_convolution2_fu_339_m_0_ce13,
        m_0_q13 => max1_0_q13,
        m_0_address14 => grp_convolution2_fu_339_m_0_address14,
        m_0_ce14 => grp_convolution2_fu_339_m_0_ce14,
        m_0_q14 => max1_0_q14,
        m_0_address15 => grp_convolution2_fu_339_m_0_address15,
        m_0_ce15 => grp_convolution2_fu_339_m_0_ce15,
        m_0_q15 => max1_0_q15,
        out_0_address0 => grp_convolution2_fu_339_out_0_address0,
        out_0_ce0 => grp_convolution2_fu_339_out_0_ce0,
        out_0_we0 => grp_convolution2_fu_339_out_0_we0,
        out_0_d0 => grp_convolution2_fu_339_out_0_d0,
        out_0_address1 => grp_convolution2_fu_339_out_0_address1,
        out_0_ce1 => grp_convolution2_fu_339_out_0_ce1,
        out_0_we1 => grp_convolution2_fu_339_out_0_we1,
        out_0_d1 => grp_convolution2_fu_339_out_0_d1,
        grp_fu_801_p_din0 => grp_convolution2_fu_339_grp_fu_801_p_din0,
        grp_fu_801_p_din1 => grp_convolution2_fu_339_grp_fu_801_p_din1,
        grp_fu_801_p_opcode => grp_convolution2_fu_339_grp_fu_801_p_opcode,
        grp_fu_801_p_dout0 => grp_fu_801_p2,
        grp_fu_801_p_ce => grp_convolution2_fu_339_grp_fu_801_p_ce,
        grp_fu_805_p_din0 => grp_convolution2_fu_339_grp_fu_805_p_din0,
        grp_fu_805_p_din1 => grp_convolution2_fu_339_grp_fu_805_p_din1,
        grp_fu_805_p_opcode => grp_convolution2_fu_339_grp_fu_805_p_opcode,
        grp_fu_805_p_dout0 => grp_fu_805_p2,
        grp_fu_805_p_ce => grp_convolution2_fu_339_grp_fu_805_p_ce,
        grp_fu_809_p_din0 => grp_convolution2_fu_339_grp_fu_809_p_din0,
        grp_fu_809_p_din1 => grp_convolution2_fu_339_grp_fu_809_p_din1,
        grp_fu_809_p_opcode => grp_convolution2_fu_339_grp_fu_809_p_opcode,
        grp_fu_809_p_dout0 => grp_fu_809_p2,
        grp_fu_809_p_ce => grp_convolution2_fu_339_grp_fu_809_p_ce,
        grp_fu_821_p_din0 => grp_convolution2_fu_339_grp_fu_821_p_din0,
        grp_fu_821_p_din1 => grp_convolution2_fu_339_grp_fu_821_p_din1,
        grp_fu_821_p_opcode => grp_convolution2_fu_339_grp_fu_821_p_opcode,
        grp_fu_821_p_dout0 => grp_fu_821_p2,
        grp_fu_821_p_ce => grp_convolution2_fu_339_grp_fu_821_p_ce,
        grp_fu_825_p_din0 => grp_convolution2_fu_339_grp_fu_825_p_din0,
        grp_fu_825_p_din1 => grp_convolution2_fu_339_grp_fu_825_p_din1,
        grp_fu_825_p_opcode => grp_convolution2_fu_339_grp_fu_825_p_opcode,
        grp_fu_825_p_dout0 => grp_fu_825_p2,
        grp_fu_825_p_ce => grp_convolution2_fu_339_grp_fu_825_p_ce,
        grp_fu_829_p_din0 => grp_convolution2_fu_339_grp_fu_829_p_din0,
        grp_fu_829_p_din1 => grp_convolution2_fu_339_grp_fu_829_p_din1,
        grp_fu_829_p_opcode => grp_convolution2_fu_339_grp_fu_829_p_opcode,
        grp_fu_829_p_dout0 => grp_fu_829_p2,
        grp_fu_829_p_ce => grp_convolution2_fu_339_grp_fu_829_p_ce,
        grp_fu_833_p_din0 => grp_convolution2_fu_339_grp_fu_833_p_din0,
        grp_fu_833_p_din1 => grp_convolution2_fu_339_grp_fu_833_p_din1,
        grp_fu_833_p_opcode => grp_convolution2_fu_339_grp_fu_833_p_opcode,
        grp_fu_833_p_dout0 => grp_fu_833_p2,
        grp_fu_833_p_ce => grp_convolution2_fu_339_grp_fu_833_p_ce,
        grp_fu_837_p_din0 => grp_convolution2_fu_339_grp_fu_837_p_din0,
        grp_fu_837_p_din1 => grp_convolution2_fu_339_grp_fu_837_p_din1,
        grp_fu_837_p_opcode => grp_convolution2_fu_339_grp_fu_837_p_opcode,
        grp_fu_837_p_dout0 => grp_fu_837_p2,
        grp_fu_837_p_ce => grp_convolution2_fu_339_grp_fu_837_p_ce,
        grp_fu_841_p_din0 => grp_convolution2_fu_339_grp_fu_841_p_din0,
        grp_fu_841_p_din1 => grp_convolution2_fu_339_grp_fu_841_p_din1,
        grp_fu_841_p_opcode => grp_convolution2_fu_339_grp_fu_841_p_opcode,
        grp_fu_841_p_dout0 => grp_fu_841_p2,
        grp_fu_841_p_ce => grp_convolution2_fu_339_grp_fu_841_p_ce,
        grp_fu_845_p_din0 => grp_convolution2_fu_339_grp_fu_845_p_din0,
        grp_fu_845_p_din1 => grp_convolution2_fu_339_grp_fu_845_p_din1,
        grp_fu_845_p_opcode => grp_convolution2_fu_339_grp_fu_845_p_opcode,
        grp_fu_845_p_dout0 => grp_fu_845_p2,
        grp_fu_845_p_ce => grp_convolution2_fu_339_grp_fu_845_p_ce,
        grp_fu_849_p_din0 => grp_convolution2_fu_339_grp_fu_849_p_din0,
        grp_fu_849_p_din1 => grp_convolution2_fu_339_grp_fu_849_p_din1,
        grp_fu_849_p_opcode => grp_convolution2_fu_339_grp_fu_849_p_opcode,
        grp_fu_849_p_dout0 => grp_fu_849_p2,
        grp_fu_849_p_ce => grp_convolution2_fu_339_grp_fu_849_p_ce,
        grp_fu_853_p_din0 => grp_convolution2_fu_339_grp_fu_853_p_din0,
        grp_fu_853_p_din1 => grp_convolution2_fu_339_grp_fu_853_p_din1,
        grp_fu_853_p_opcode => grp_convolution2_fu_339_grp_fu_853_p_opcode,
        grp_fu_853_p_dout0 => grp_fu_853_p2,
        grp_fu_853_p_ce => grp_convolution2_fu_339_grp_fu_853_p_ce,
        grp_fu_857_p_din0 => grp_convolution2_fu_339_grp_fu_857_p_din0,
        grp_fu_857_p_din1 => grp_convolution2_fu_339_grp_fu_857_p_din1,
        grp_fu_857_p_opcode => grp_convolution2_fu_339_grp_fu_857_p_opcode,
        grp_fu_857_p_dout0 => grp_fu_857_p2,
        grp_fu_857_p_ce => grp_convolution2_fu_339_grp_fu_857_p_ce,
        grp_fu_861_p_din0 => grp_convolution2_fu_339_grp_fu_861_p_din0,
        grp_fu_861_p_din1 => grp_convolution2_fu_339_grp_fu_861_p_din1,
        grp_fu_861_p_opcode => grp_convolution2_fu_339_grp_fu_861_p_opcode,
        grp_fu_861_p_dout0 => grp_fu_861_p2,
        grp_fu_861_p_ce => grp_convolution2_fu_339_grp_fu_861_p_ce,
        grp_fu_865_p_din0 => grp_convolution2_fu_339_grp_fu_865_p_din0,
        grp_fu_865_p_din1 => grp_convolution2_fu_339_grp_fu_865_p_din1,
        grp_fu_865_p_opcode => grp_convolution2_fu_339_grp_fu_865_p_opcode,
        grp_fu_865_p_dout0 => grp_fu_865_p2,
        grp_fu_865_p_ce => grp_convolution2_fu_339_grp_fu_865_p_ce,
        grp_fu_869_p_din0 => grp_convolution2_fu_339_grp_fu_869_p_din0,
        grp_fu_869_p_din1 => grp_convolution2_fu_339_grp_fu_869_p_din1,
        grp_fu_869_p_opcode => grp_convolution2_fu_339_grp_fu_869_p_opcode,
        grp_fu_869_p_dout0 => grp_fu_869_p2,
        grp_fu_869_p_ce => grp_convolution2_fu_339_grp_fu_869_p_ce,
        grp_fu_873_p_din0 => grp_convolution2_fu_339_grp_fu_873_p_din0,
        grp_fu_873_p_din1 => grp_convolution2_fu_339_grp_fu_873_p_din1,
        grp_fu_873_p_opcode => grp_convolution2_fu_339_grp_fu_873_p_opcode,
        grp_fu_873_p_dout0 => grp_fu_873_p2,
        grp_fu_873_p_ce => grp_convolution2_fu_339_grp_fu_873_p_ce,
        grp_fu_877_p_din0 => grp_convolution2_fu_339_grp_fu_877_p_din0,
        grp_fu_877_p_din1 => grp_convolution2_fu_339_grp_fu_877_p_din1,
        grp_fu_877_p_opcode => grp_convolution2_fu_339_grp_fu_877_p_opcode,
        grp_fu_877_p_dout0 => grp_fu_877_p2,
        grp_fu_877_p_ce => grp_convolution2_fu_339_grp_fu_877_p_ce,
        grp_fu_881_p_din0 => grp_convolution2_fu_339_grp_fu_881_p_din0,
        grp_fu_881_p_din1 => grp_convolution2_fu_339_grp_fu_881_p_din1,
        grp_fu_881_p_opcode => grp_convolution2_fu_339_grp_fu_881_p_opcode,
        grp_fu_881_p_dout0 => grp_fu_881_p2,
        grp_fu_881_p_ce => grp_convolution2_fu_339_grp_fu_881_p_ce,
        grp_fu_885_p_din0 => grp_convolution2_fu_339_grp_fu_885_p_din0,
        grp_fu_885_p_din1 => grp_convolution2_fu_339_grp_fu_885_p_din1,
        grp_fu_885_p_opcode => grp_convolution2_fu_339_grp_fu_885_p_opcode,
        grp_fu_885_p_dout0 => grp_fu_885_p2,
        grp_fu_885_p_ce => grp_convolution2_fu_339_grp_fu_885_p_ce,
        grp_fu_813_p_din0 => grp_convolution2_fu_339_grp_fu_813_p_din0,
        grp_fu_813_p_din1 => grp_convolution2_fu_339_grp_fu_813_p_din1,
        grp_fu_813_p_dout0 => grp_fu_813_p2,
        grp_fu_813_p_ce => grp_convolution2_fu_339_grp_fu_813_p_ce,
        grp_fu_817_p_din0 => grp_convolution2_fu_339_grp_fu_817_p_din0,
        grp_fu_817_p_din1 => grp_convolution2_fu_339_grp_fu_817_p_din1,
        grp_fu_817_p_dout0 => grp_fu_817_p2,
        grp_fu_817_p_ce => grp_convolution2_fu_339_grp_fu_817_p_ce,
        grp_fu_889_p_din0 => grp_convolution2_fu_339_grp_fu_889_p_din0,
        grp_fu_889_p_din1 => grp_convolution2_fu_339_grp_fu_889_p_din1,
        grp_fu_889_p_dout0 => grp_fu_889_p2,
        grp_fu_889_p_ce => grp_convolution2_fu_339_grp_fu_889_p_ce,
        grp_fu_893_p_din0 => grp_convolution2_fu_339_grp_fu_893_p_din0,
        grp_fu_893_p_din1 => grp_convolution2_fu_339_grp_fu_893_p_din1,
        grp_fu_893_p_dout0 => grp_fu_893_p2,
        grp_fu_893_p_ce => grp_convolution2_fu_339_grp_fu_893_p_ce,
        grp_fu_897_p_din0 => grp_convolution2_fu_339_grp_fu_897_p_din0,
        grp_fu_897_p_din1 => grp_convolution2_fu_339_grp_fu_897_p_din1,
        grp_fu_897_p_dout0 => grp_fu_897_p2,
        grp_fu_897_p_ce => grp_convolution2_fu_339_grp_fu_897_p_ce,
        grp_fu_901_p_din0 => grp_convolution2_fu_339_grp_fu_901_p_din0,
        grp_fu_901_p_din1 => grp_convolution2_fu_339_grp_fu_901_p_din1,
        grp_fu_901_p_dout0 => grp_fu_901_p2,
        grp_fu_901_p_ce => grp_convolution2_fu_339_grp_fu_901_p_ce,
        grp_fu_905_p_din0 => grp_convolution2_fu_339_grp_fu_905_p_din0,
        grp_fu_905_p_din1 => grp_convolution2_fu_339_grp_fu_905_p_din1,
        grp_fu_905_p_dout0 => grp_fu_905_p2,
        grp_fu_905_p_ce => grp_convolution2_fu_339_grp_fu_905_p_ce,
        grp_fu_909_p_din0 => grp_convolution2_fu_339_grp_fu_909_p_din0,
        grp_fu_909_p_din1 => grp_convolution2_fu_339_grp_fu_909_p_din1,
        grp_fu_909_p_dout0 => grp_fu_909_p2,
        grp_fu_909_p_ce => grp_convolution2_fu_339_grp_fu_909_p_ce,
        grp_fu_913_p_din0 => grp_convolution2_fu_339_grp_fu_913_p_din0,
        grp_fu_913_p_din1 => grp_convolution2_fu_339_grp_fu_913_p_din1,
        grp_fu_913_p_dout0 => grp_fu_913_p2,
        grp_fu_913_p_ce => grp_convolution2_fu_339_grp_fu_913_p_ce,
        grp_fu_917_p_din0 => grp_convolution2_fu_339_grp_fu_917_p_din0,
        grp_fu_917_p_din1 => grp_convolution2_fu_339_grp_fu_917_p_din1,
        grp_fu_917_p_dout0 => grp_fu_917_p2,
        grp_fu_917_p_ce => grp_convolution2_fu_339_grp_fu_917_p_ce,
        grp_fu_921_p_din0 => grp_convolution2_fu_339_grp_fu_921_p_din0,
        grp_fu_921_p_din1 => grp_convolution2_fu_339_grp_fu_921_p_din1,
        grp_fu_921_p_dout0 => grp_fu_921_p2,
        grp_fu_921_p_ce => grp_convolution2_fu_339_grp_fu_921_p_ce,
        grp_fu_925_p_din0 => grp_convolution2_fu_339_grp_fu_925_p_din0,
        grp_fu_925_p_din1 => grp_convolution2_fu_339_grp_fu_925_p_din1,
        grp_fu_925_p_dout0 => grp_fu_925_p2,
        grp_fu_925_p_ce => grp_convolution2_fu_339_grp_fu_925_p_ce,
        grp_fu_929_p_din0 => grp_convolution2_fu_339_grp_fu_929_p_din0,
        grp_fu_929_p_din1 => grp_convolution2_fu_339_grp_fu_929_p_din1,
        grp_fu_929_p_dout0 => grp_fu_929_p2,
        grp_fu_929_p_ce => grp_convolution2_fu_339_grp_fu_929_p_ce,
        grp_fu_933_p_din0 => grp_convolution2_fu_339_grp_fu_933_p_din0,
        grp_fu_933_p_din1 => grp_convolution2_fu_339_grp_fu_933_p_din1,
        grp_fu_933_p_dout0 => grp_fu_933_p2,
        grp_fu_933_p_ce => grp_convolution2_fu_339_grp_fu_933_p_ce,
        grp_fu_937_p_din0 => grp_convolution2_fu_339_grp_fu_937_p_din0,
        grp_fu_937_p_din1 => grp_convolution2_fu_339_grp_fu_937_p_din1,
        grp_fu_937_p_dout0 => grp_fu_937_p2,
        grp_fu_937_p_ce => grp_convolution2_fu_339_grp_fu_937_p_ce,
        grp_fu_941_p_din0 => grp_convolution2_fu_339_grp_fu_941_p_din0,
        grp_fu_941_p_din1 => grp_convolution2_fu_339_grp_fu_941_p_din1,
        grp_fu_941_p_dout0 => grp_fu_941_p2,
        grp_fu_941_p_ce => grp_convolution2_fu_339_grp_fu_941_p_ce,
        grp_fu_414_p_din0 => grp_convolution2_fu_339_grp_fu_414_p_din0,
        grp_fu_414_p_din1 => grp_convolution2_fu_339_grp_fu_414_p_din1,
        grp_fu_414_p_opcode => grp_convolution2_fu_339_grp_fu_414_p_opcode,
        grp_fu_414_p_dout0 => grp_fu_414_p2,
        grp_fu_414_p_ce => grp_convolution2_fu_339_grp_fu_414_p_ce);

    grp_maxPool_fu_349 : component master_maxPool
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_maxPool_fu_349_ap_start,
        ap_done => grp_maxPool_fu_349_ap_done,
        ap_idle => grp_maxPool_fu_349_ap_idle,
        ap_ready => grp_maxPool_fu_349_ap_ready,
        m_0_address0 => grp_maxPool_fu_349_m_0_address0,
        m_0_ce0 => grp_maxPool_fu_349_m_0_ce0,
        m_0_q0 => conv2_0_q0,
        out_0_address0 => grp_maxPool_fu_349_out_0_address0,
        out_0_ce0 => grp_maxPool_fu_349_out_0_ce0,
        out_0_we0 => grp_maxPool_fu_349_out_0_we0,
        out_0_d0 => grp_maxPool_fu_349_out_0_d0,
        out_0_q0 => max2_0_q0,
        grp_fu_945_p_din0 => grp_maxPool_fu_349_grp_fu_945_p_din0,
        grp_fu_945_p_dout0 => grp_fu_945_p1,
        grp_fu_945_p_ce => grp_maxPool_fu_349_grp_fu_945_p_ce);

    grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355 : component master_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start,
        ap_done => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_done,
        ap_idle => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_idle,
        ap_ready => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_ready,
        thirdBias_load => thirdBias_load_reg_623,
        max2_0_address0 => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_max2_0_address0,
        max2_0_ce0 => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_max2_0_ce0,
        max2_0_q0 => max2_0_q0,
        empty => empty_34_reg_628,
        add11_i_out => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_add11_i_out,
        add11_i_out_ap_vld => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_add11_i_out_ap_vld,
        grp_fu_801_p_din0 => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_din0,
        grp_fu_801_p_din1 => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_din1,
        grp_fu_801_p_opcode => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_opcode,
        grp_fu_801_p_dout0 => grp_fu_801_p2,
        grp_fu_801_p_ce => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_ce,
        grp_fu_813_p_din0 => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_din0,
        grp_fu_813_p_din1 => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_din1,
        grp_fu_813_p_dout0 => grp_fu_813_p2,
        grp_fu_813_p_ce => grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_ce);

    grp_master_Pipeline_VITIS_LOOP_111_1_fu_366 : component master_master_Pipeline_VITIS_LOOP_111_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start,
        ap_done => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_done,
        ap_idle => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_idle,
        ap_ready => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_ready,
        den1_0_load => den1_0_load_reg_636,
        den1_0_load_1 => den1_0_load_1_reg_641,
        den1_0_load_2 => den1_0_load_2_reg_656,
        den1_0_load_3 => den1_0_load_3_reg_661,
        den1_0_load_4 => den1_0_load_4_reg_676,
        den1_0_load_5 => den1_0_load_5_reg_681,
        den1_0_load_6 => den1_0_load_6_reg_696,
        den1_0_load_7 => den1_0_load_7_reg_701,
        den1_0_load_8 => den1_0_load_8_reg_716,
        den1_0_load_9 => den1_0_load_9_reg_721,
        den1_0_load_10 => den1_0_load_10_reg_736,
        den1_0_load_11 => den1_0_load_11_reg_741,
        den1_0_load_12 => den1_0_load_12_reg_756,
        den1_0_load_13 => den1_0_load_13_reg_761,
        den1_0_load_14 => den1_0_load_14_reg_776,
        den1_0_load_15 => den1_0_load_15_reg_781,
        den2_0_3_04_out => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_3_04_out,
        den2_0_3_04_out_ap_vld => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_3_04_out_ap_vld,
        den2_0_2_03_out => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_2_03_out,
        den2_0_2_03_out_ap_vld => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_2_03_out_ap_vld,
        den2_0_1_02_out => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_1_02_out,
        den2_0_1_02_out_ap_vld => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_1_02_out_ap_vld,
        den2_0_0_01_out => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_0_01_out,
        den2_0_0_01_out_ap_vld => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_0_01_out_ap_vld,
        grp_fu_801_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_din0,
        grp_fu_801_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_din1,
        grp_fu_801_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_opcode,
        grp_fu_801_p_dout0 => grp_fu_801_p2,
        grp_fu_801_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_ce,
        grp_fu_805_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_din0,
        grp_fu_805_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_din1,
        grp_fu_805_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_opcode,
        grp_fu_805_p_dout0 => grp_fu_805_p2,
        grp_fu_805_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_ce,
        grp_fu_809_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_din0,
        grp_fu_809_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_din1,
        grp_fu_809_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_opcode,
        grp_fu_809_p_dout0 => grp_fu_809_p2,
        grp_fu_809_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_ce,
        grp_fu_821_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_din0,
        grp_fu_821_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_din1,
        grp_fu_821_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_opcode,
        grp_fu_821_p_dout0 => grp_fu_821_p2,
        grp_fu_821_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_ce,
        grp_fu_825_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_din0,
        grp_fu_825_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_din1,
        grp_fu_825_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_opcode,
        grp_fu_825_p_dout0 => grp_fu_825_p2,
        grp_fu_825_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_ce,
        grp_fu_829_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_din0,
        grp_fu_829_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_din1,
        grp_fu_829_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_opcode,
        grp_fu_829_p_dout0 => grp_fu_829_p2,
        grp_fu_829_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_ce,
        grp_fu_833_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_din0,
        grp_fu_833_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_din1,
        grp_fu_833_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_opcode,
        grp_fu_833_p_dout0 => grp_fu_833_p2,
        grp_fu_833_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_ce,
        grp_fu_837_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_din0,
        grp_fu_837_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_din1,
        grp_fu_837_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_opcode,
        grp_fu_837_p_dout0 => grp_fu_837_p2,
        grp_fu_837_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_ce,
        grp_fu_841_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_din0,
        grp_fu_841_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_din1,
        grp_fu_841_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_opcode,
        grp_fu_841_p_dout0 => grp_fu_841_p2,
        grp_fu_841_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_ce,
        grp_fu_845_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_din0,
        grp_fu_845_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_din1,
        grp_fu_845_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_opcode,
        grp_fu_845_p_dout0 => grp_fu_845_p2,
        grp_fu_845_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_ce,
        grp_fu_849_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_din0,
        grp_fu_849_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_din1,
        grp_fu_849_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_opcode,
        grp_fu_849_p_dout0 => grp_fu_849_p2,
        grp_fu_849_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_ce,
        grp_fu_853_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_din0,
        grp_fu_853_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_din1,
        grp_fu_853_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_opcode,
        grp_fu_853_p_dout0 => grp_fu_853_p2,
        grp_fu_853_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_ce,
        grp_fu_857_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_din0,
        grp_fu_857_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_din1,
        grp_fu_857_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_opcode,
        grp_fu_857_p_dout0 => grp_fu_857_p2,
        grp_fu_857_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_ce,
        grp_fu_861_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_din0,
        grp_fu_861_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_din1,
        grp_fu_861_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_opcode,
        grp_fu_861_p_dout0 => grp_fu_861_p2,
        grp_fu_861_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_ce,
        grp_fu_865_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_din0,
        grp_fu_865_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_din1,
        grp_fu_865_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_opcode,
        grp_fu_865_p_dout0 => grp_fu_865_p2,
        grp_fu_865_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_ce,
        grp_fu_869_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_din0,
        grp_fu_869_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_din1,
        grp_fu_869_p_opcode => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_opcode,
        grp_fu_869_p_dout0 => grp_fu_869_p2,
        grp_fu_869_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_ce,
        grp_fu_813_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_din0,
        grp_fu_813_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_din1,
        grp_fu_813_p_dout0 => grp_fu_813_p2,
        grp_fu_813_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_ce,
        grp_fu_817_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_din0,
        grp_fu_817_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_din1,
        grp_fu_817_p_dout0 => grp_fu_817_p2,
        grp_fu_817_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_ce,
        grp_fu_889_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_din0,
        grp_fu_889_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_din1,
        grp_fu_889_p_dout0 => grp_fu_889_p2,
        grp_fu_889_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_ce,
        grp_fu_893_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_din0,
        grp_fu_893_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_din1,
        grp_fu_893_p_dout0 => grp_fu_893_p2,
        grp_fu_893_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_ce,
        grp_fu_897_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_din0,
        grp_fu_897_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_din1,
        grp_fu_897_p_dout0 => grp_fu_897_p2,
        grp_fu_897_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_ce,
        grp_fu_901_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_din0,
        grp_fu_901_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_din1,
        grp_fu_901_p_dout0 => grp_fu_901_p2,
        grp_fu_901_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_ce,
        grp_fu_905_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_din0,
        grp_fu_905_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_din1,
        grp_fu_905_p_dout0 => grp_fu_905_p2,
        grp_fu_905_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_ce,
        grp_fu_909_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_din0,
        grp_fu_909_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_din1,
        grp_fu_909_p_dout0 => grp_fu_909_p2,
        grp_fu_909_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_ce,
        grp_fu_913_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_din0,
        grp_fu_913_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_din1,
        grp_fu_913_p_dout0 => grp_fu_913_p2,
        grp_fu_913_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_ce,
        grp_fu_917_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_din0,
        grp_fu_917_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_din1,
        grp_fu_917_p_dout0 => grp_fu_917_p2,
        grp_fu_917_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_ce,
        grp_fu_921_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_din0,
        grp_fu_921_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_din1,
        grp_fu_921_p_dout0 => grp_fu_921_p2,
        grp_fu_921_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_ce,
        grp_fu_925_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_din0,
        grp_fu_925_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_din1,
        grp_fu_925_p_dout0 => grp_fu_925_p2,
        grp_fu_925_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_ce,
        grp_fu_929_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_din0,
        grp_fu_929_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_din1,
        grp_fu_929_p_dout0 => grp_fu_929_p2,
        grp_fu_929_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_ce,
        grp_fu_933_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_din0,
        grp_fu_933_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_din1,
        grp_fu_933_p_dout0 => grp_fu_933_p2,
        grp_fu_933_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_ce,
        grp_fu_937_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_din0,
        grp_fu_937_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_din1,
        grp_fu_937_p_dout0 => grp_fu_937_p2,
        grp_fu_937_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_ce,
        grp_fu_941_p_din0 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_din0,
        grp_fu_941_p_din1 => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_din1,
        grp_fu_941_p_dout0 => grp_fu_941_p2,
        grp_fu_941_p_ce => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_ce);

    grp_master_Pipeline_VITIS_LOOP_124_1_fu_394 : component master_master_Pipeline_VITIS_LOOP_124_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start,
        ap_done => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_done,
        ap_idle => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_idle,
        ap_ready => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_ready,
        den2_0_0_01_reload => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_0_01_out,
        den2_0_1_02_reload => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_1_02_out,
        den2_0_2_03_reload => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_2_03_out,
        den2_0_3_04_reload => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_3_04_out,
        sum_out => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_sum_out,
        sum_out_ap_vld => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_sum_out_ap_vld,
        grp_fu_945_p_din0 => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_945_p_din0,
        grp_fu_945_p_dout0 => grp_fu_945_p1,
        grp_fu_945_p_ce => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_945_p_ce,
        grp_fu_948_p_din0 => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_din0,
        grp_fu_948_p_din1 => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_din1,
        grp_fu_948_p_dout0 => grp_fu_948_p2,
        grp_fu_948_p_ce => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_ce);

    grp_master_Pipeline_VITIS_LOOP_128_2_fu_403 : component master_master_Pipeline_VITIS_LOOP_128_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start,
        ap_done => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done,
        ap_idle => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_idle,
        ap_ready => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_ready,
        den2_0_0_01_reload => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_0_01_out,
        den2_0_1_02_reload => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_1_02_out,
        den2_0_2_03_reload => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_2_03_out,
        den2_0_3_04_reload => grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_den2_0_3_04_out,
        sum_reload => grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_sum_out,
        out_r_address0 => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_address0,
        out_r_ce0 => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_ce0,
        out_r_we0 => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_we0,
        out_r_d0 => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_d0,
        grp_fu_945_p_din0 => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_945_p_din0,
        grp_fu_945_p_dout0 => grp_fu_945_p1,
        grp_fu_945_p_ce => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_945_p_ce,
        grp_fu_948_p_din0 => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_din0,
        grp_fu_948_p_din1 => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_din1,
        grp_fu_948_p_dout0 => grp_fu_948_p2,
        grp_fu_948_p_ce => grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_ce);

    fcmp_32ns_32ns_1_2_no_dsp_1_U171 : component master_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_414_p0,
        din1 => grp_fu_414_p1,
        ce => grp_fu_414_ce,
        opcode => grp_fu_414_opcode,
        dout => grp_fu_414_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U172 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_801_p0,
        din1 => grp_fu_801_p1,
        ce => grp_fu_801_ce,
        dout => grp_fu_801_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U173 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_805_p0,
        din1 => grp_fu_805_p1,
        ce => grp_fu_805_ce,
        dout => grp_fu_805_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U174 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_809_p0,
        din1 => grp_fu_809_p1,
        ce => grp_fu_809_ce,
        dout => grp_fu_809_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U175 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_813_p0,
        din1 => grp_fu_813_p1,
        ce => grp_fu_813_ce,
        dout => grp_fu_813_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U176 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_817_p0,
        din1 => grp_fu_817_p1,
        ce => grp_fu_817_ce,
        dout => grp_fu_817_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U177 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_821_p0,
        din1 => grp_fu_821_p1,
        ce => grp_fu_821_ce,
        dout => grp_fu_821_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U178 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_825_p0,
        din1 => grp_fu_825_p1,
        ce => grp_fu_825_ce,
        dout => grp_fu_825_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U179 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_829_p0,
        din1 => grp_fu_829_p1,
        ce => grp_fu_829_ce,
        dout => grp_fu_829_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U180 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_833_p0,
        din1 => grp_fu_833_p1,
        ce => grp_fu_833_ce,
        dout => grp_fu_833_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U181 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_837_p0,
        din1 => grp_fu_837_p1,
        ce => grp_fu_837_ce,
        dout => grp_fu_837_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U182 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_841_p0,
        din1 => grp_fu_841_p1,
        ce => grp_fu_841_ce,
        dout => grp_fu_841_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U183 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_845_p0,
        din1 => grp_fu_845_p1,
        ce => grp_fu_845_ce,
        dout => grp_fu_845_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U184 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_849_p0,
        din1 => grp_fu_849_p1,
        ce => grp_fu_849_ce,
        dout => grp_fu_849_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U185 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_853_p0,
        din1 => grp_fu_853_p1,
        ce => grp_fu_853_ce,
        dout => grp_fu_853_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U186 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_857_p0,
        din1 => grp_fu_857_p1,
        ce => grp_fu_857_ce,
        dout => grp_fu_857_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U187 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_861_p0,
        din1 => grp_fu_861_p1,
        ce => grp_fu_861_ce,
        dout => grp_fu_861_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U188 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_865_p0,
        din1 => grp_fu_865_p1,
        ce => grp_fu_865_ce,
        dout => grp_fu_865_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U189 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_869_p0,
        din1 => grp_fu_869_p1,
        ce => grp_fu_869_ce,
        dout => grp_fu_869_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U190 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_convolution2_fu_339_grp_fu_873_p_din0,
        din1 => grp_convolution2_fu_339_grp_fu_873_p_din1,
        ce => grp_fu_873_ce,
        dout => grp_fu_873_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U191 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_convolution2_fu_339_grp_fu_877_p_din0,
        din1 => grp_convolution2_fu_339_grp_fu_877_p_din1,
        ce => grp_fu_877_ce,
        dout => grp_fu_877_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U192 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_convolution2_fu_339_grp_fu_881_p_din0,
        din1 => grp_convolution2_fu_339_grp_fu_881_p_din1,
        ce => grp_fu_881_ce,
        dout => grp_fu_881_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U193 : component master_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_convolution2_fu_339_grp_fu_885_p_din0,
        din1 => grp_convolution2_fu_339_grp_fu_885_p_din1,
        ce => grp_fu_885_ce,
        dout => grp_fu_885_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U194 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_889_p0,
        din1 => grp_fu_889_p1,
        ce => grp_fu_889_ce,
        dout => grp_fu_889_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U195 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_893_p0,
        din1 => grp_fu_893_p1,
        ce => grp_fu_893_ce,
        dout => grp_fu_893_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U196 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_897_p0,
        din1 => grp_fu_897_p1,
        ce => grp_fu_897_ce,
        dout => grp_fu_897_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U197 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_901_p0,
        din1 => grp_fu_901_p1,
        ce => grp_fu_901_ce,
        dout => grp_fu_901_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U198 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_905_p0,
        din1 => grp_fu_905_p1,
        ce => grp_fu_905_ce,
        dout => grp_fu_905_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U199 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_909_p0,
        din1 => grp_fu_909_p1,
        ce => grp_fu_909_ce,
        dout => grp_fu_909_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U200 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_913_p0,
        din1 => grp_fu_913_p1,
        ce => grp_fu_913_ce,
        dout => grp_fu_913_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U201 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_917_p0,
        din1 => grp_fu_917_p1,
        ce => grp_fu_917_ce,
        dout => grp_fu_917_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U202 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_921_p0,
        din1 => grp_fu_921_p1,
        ce => grp_fu_921_ce,
        dout => grp_fu_921_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U203 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_925_p0,
        din1 => grp_fu_925_p1,
        ce => grp_fu_925_ce,
        dout => grp_fu_925_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U204 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_929_p0,
        din1 => grp_fu_929_p1,
        ce => grp_fu_929_ce,
        dout => grp_fu_929_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U205 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_933_p0,
        din1 => grp_fu_933_p1,
        ce => grp_fu_933_ce,
        dout => grp_fu_933_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U206 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_937_p0,
        din1 => grp_fu_937_p1,
        ce => grp_fu_937_ce,
        dout => grp_fu_937_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U207 : component master_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_941_p0,
        din1 => grp_fu_941_p1,
        ce => grp_fu_941_ce,
        dout => grp_fu_941_p2);

    fpext_32ns_64_2_no_dsp_1_U208 : component master_fpext_32ns_64_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_945_p0,
        ce => grp_fu_945_ce,
        dout => grp_fu_945_p1);

    dexp_64ns_64ns_64_11_full_dsp_1_U209 : component master_dexp_64ns_64ns_64_11_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 11,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_948_p0,
        din1 => grp_fu_948_p1,
        ce => grp_fu_948_ce,
        dout => grp_fu_948_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_convolution1_1_fu_321_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_convolution1_1_fu_321_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_convolution1_1_fu_321_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution1_1_fu_321_ap_ready = ap_const_logic_1)) then 
                    grp_convolution1_1_fu_321_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_convolution2_fu_339_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_convolution2_fu_339_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_convolution2_fu_339_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_convolution2_fu_339_ap_ready = ap_const_logic_1)) then 
                    grp_convolution2_fu_339_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                    grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_ready = ap_const_logic_1)) then 
                    grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                    grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_ready = ap_const_logic_1)) then 
                    grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_ready = ap_const_logic_1)) then 
                    grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxPool_1_fu_333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_maxPool_1_fu_333_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_maxPool_1_fu_333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxPool_1_fu_333_ap_ready = ap_const_logic_1)) then 
                    grp_maxPool_1_fu_333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_maxPool_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_maxPool_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_maxPool_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_maxPool_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_maxPool_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    d_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                d_fu_116 <= ap_const_lv5_0;
            elsif (((icmp_ln94_fu_427_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                d_fu_116 <= add_ln94_fu_433_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                den1_0_load_10_reg_736 <= den1_0_q0;
                den1_0_load_11_reg_741 <= den1_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                den1_0_load_12_reg_756 <= den1_0_q0;
                den1_0_load_13_reg_761 <= den1_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                den1_0_load_14_reg_776 <= den1_0_q0;
                den1_0_load_15_reg_781 <= den1_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                den1_0_load_1_reg_641 <= den1_0_q0;
                den1_0_load_reg_636 <= den1_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                den1_0_load_2_reg_656 <= den1_0_q0;
                den1_0_load_3_reg_661 <= den1_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                den1_0_load_4_reg_676 <= den1_0_q0;
                den1_0_load_5_reg_681 <= den1_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                den1_0_load_6_reg_696 <= den1_0_q0;
                den1_0_load_7_reg_701 <= den1_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                den1_0_load_8_reg_716 <= den1_0_q0;
                den1_0_load_9_reg_721 <= den1_0_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln94_fu_427_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                empty_33_reg_607 <= empty_33_fu_444_p1;
                    zext_ln94_reg_597(4 downto 0) <= zext_ln94_fu_439_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                    empty_34_reg_628(11 downto 5) <= empty_34_fu_471_p2(11 downto 5);
                thirdBias_load_reg_623 <= thirdBias_q0;
            end if;
        end if;
    end process;
    zext_ln94_reg_597(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    empty_34_reg_628(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state9, icmp_ln94_fu_427_p2, grp_convolution1_1_fu_321_ap_done, grp_maxPool_1_fu_333_ap_done, grp_convolution2_fu_339_ap_done, grp_maxPool_fu_349_ap_done, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_done, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_done, grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_done, grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state11, ap_CS_fsm_state22, ap_CS_fsm_state24, ap_CS_fsm_state26)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_convolution1_1_fu_321_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_maxPool_1_fu_333_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_convolution2_fu_339_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_maxPool_fu_349_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((icmp_ln94_fu_427_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                if (((grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                if (((grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln94_fu_433_p2 <= std_logic_vector(unsigned(d_fu_116) + unsigned(ap_const_lv5_1));
    and_ln103_fu_517_p2 <= (or_ln103_fu_511_p2 and grp_fu_414_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_done)
    begin
        if ((grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_done)
    begin
        if ((grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state23_blk <= ap_const_logic_0;

    ap_ST_fsm_state24_blk_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_done)
    begin
        if ((grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state24_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state24_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state25_blk <= ap_const_logic_0;

    ap_ST_fsm_state26_blk_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done)
    begin
        if ((grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state26_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state26_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_convolution1_1_fu_321_ap_done)
    begin
        if ((grp_convolution1_1_fu_321_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_maxPool_1_fu_333_ap_done)
    begin
        if ((grp_maxPool_1_fu_333_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_convolution2_fu_339_ap_done)
    begin
        if ((grp_convolution2_fu_339_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_maxPool_fu_349_ap_done)
    begin
        if ((grp_maxPool_fu_349_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done, ap_CS_fsm_state26)
    begin
        if (((grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done, ap_CS_fsm_state26)
    begin
        if (((grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln103_fu_482_p1 <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_add11_i_out;

    conv1_address0_assign_proc : process(grp_convolution1_1_fu_321_out_r_address0, grp_maxPool_1_fu_333_m_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv1_address0 <= grp_maxPool_1_fu_333_m_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_address0 <= grp_convolution1_1_fu_321_out_r_address0;
        else 
            conv1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv1_ce0_assign_proc : process(grp_convolution1_1_fu_321_out_r_ce0, grp_maxPool_1_fu_333_m_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv1_ce0 <= grp_maxPool_1_fu_333_m_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_ce0 <= grp_convolution1_1_fu_321_out_r_ce0;
        else 
            conv1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_ce1_assign_proc : process(grp_convolution1_1_fu_321_out_r_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_ce1 <= grp_convolution1_1_fu_321_out_r_ce1;
        else 
            conv1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_we0_assign_proc : process(grp_convolution1_1_fu_321_out_r_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_we0 <= grp_convolution1_1_fu_321_out_r_we0;
        else 
            conv1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv1_we1_assign_proc : process(grp_convolution1_1_fu_321_out_r_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            conv1_we1 <= grp_convolution1_1_fu_321_out_r_we1;
        else 
            conv1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_address0_assign_proc : process(grp_convolution2_fu_339_out_0_address0, grp_maxPool_fu_349_m_0_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_0_address0 <= grp_maxPool_fu_349_m_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_0_address0 <= grp_convolution2_fu_339_out_0_address0;
        else 
            conv2_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv2_0_ce0_assign_proc : process(grp_convolution2_fu_339_out_0_ce0, grp_maxPool_fu_349_m_0_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            conv2_0_ce0 <= grp_maxPool_fu_349_m_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_0_ce0 <= grp_convolution2_fu_339_out_0_ce0;
        else 
            conv2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_ce1_assign_proc : process(grp_convolution2_fu_339_out_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_0_ce1 <= grp_convolution2_fu_339_out_0_ce1;
        else 
            conv2_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_we0_assign_proc : process(grp_convolution2_fu_339_out_0_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_0_we0 <= grp_convolution2_fu_339_out_0_we0;
        else 
            conv2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv2_0_we1_assign_proc : process(grp_convolution2_fu_339_out_0_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            conv2_0_we1 <= grp_convolution2_fu_339_out_0_we1;
        else 
            conv2_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    den1_0_address0_assign_proc : process(zext_ln94_reg_597, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            den1_0_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            den1_0_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            den1_0_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            den1_0_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            den1_0_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            den1_0_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            den1_0_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            den1_0_address0 <= zext_ln94_reg_597(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            den1_0_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            den1_0_address0 <= "XXXX";
        end if; 
    end process;


    den1_0_address1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            den1_0_address1 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            den1_0_address1 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            den1_0_address1 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            den1_0_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            den1_0_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            den1_0_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            den1_0_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            den1_0_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            den1_0_address1 <= "XXXX";
        end if; 
    end process;


    den1_0_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            den1_0_ce0 <= ap_const_logic_1;
        else 
            den1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    den1_0_ce1_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            den1_0_ce1 <= ap_const_logic_1;
        else 
            den1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    den1_0_d0 <= 
        ap_const_lv32_0 when (and_ln103_fu_517_p2(0) = '1') else 
        grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_add11_i_out;

    den1_0_we0_assign_proc : process(ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            den1_0_we0 <= ap_const_logic_1;
        else 
            den1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_33_fu_444_p1 <= d_fu_116(4 - 1 downto 0);
    empty_34_fu_471_p2 <= std_logic_vector(unsigned(p_shl_fu_453_p3) - unsigned(p_shl1_cast_fu_467_p1));
    grp_convolution1_1_fu_321_ap_start <= grp_convolution1_1_fu_321_ap_start_reg;
    grp_convolution2_fu_339_ap_start <= grp_convolution2_fu_339_ap_start_reg;

    grp_fu_414_ce_assign_proc : process(ap_CS_fsm_state1, grp_convolution1_1_fu_321_grp_fu_414_p_ce, grp_convolution2_fu_339_grp_fu_414_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_414_ce <= grp_convolution2_fu_339_grp_fu_414_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_414_ce <= grp_convolution1_1_fu_321_grp_fu_414_p_ce;
        else 
            grp_fu_414_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_414_opcode_assign_proc : process(ap_CS_fsm_state1, grp_convolution1_1_fu_321_grp_fu_414_p_opcode, grp_convolution2_fu_339_grp_fu_414_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_414_opcode <= grp_convolution2_fu_339_grp_fu_414_p_opcode;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_414_opcode <= grp_convolution1_1_fu_321_grp_fu_414_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_414_opcode <= ap_const_lv5_4;
        else 
            grp_fu_414_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_414_p0_assign_proc : process(ap_CS_fsm_state1, grp_convolution1_1_fu_321_grp_fu_414_p_din0, grp_convolution2_fu_339_grp_fu_414_p_din0, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_add11_i_out, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_414_p0 <= grp_convolution2_fu_339_grp_fu_414_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_414_p0 <= grp_convolution1_1_fu_321_grp_fu_414_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_414_p0 <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_add11_i_out;
        else 
            grp_fu_414_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_414_p1_assign_proc : process(ap_CS_fsm_state1, grp_convolution1_1_fu_321_grp_fu_414_p_din1, grp_convolution2_fu_339_grp_fu_414_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_414_p1 <= grp_convolution2_fu_339_grp_fu_414_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_414_p1 <= grp_convolution1_1_fu_321_grp_fu_414_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_414_p1 <= ap_const_lv32_0;
        else 
            grp_fu_414_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_801_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state10, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_801_p_ce, grp_convolution2_fu_339_grp_fu_801_p_ce, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_801_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_801_ce <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_801_ce <= grp_convolution2_fu_339_grp_fu_801_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_801_ce <= grp_convolution1_1_fu_321_grp_fu_801_p_ce;
        else 
            grp_fu_801_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_801_p0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state10, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_801_p_din0, grp_convolution2_fu_339_grp_fu_801_p_din0, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_801_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_801_p0 <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_801_p0 <= grp_convolution2_fu_339_grp_fu_801_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_801_p0 <= grp_convolution1_1_fu_321_grp_fu_801_p_din0;
        else 
            grp_fu_801_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_801_p1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state10, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_801_p_din1, grp_convolution2_fu_339_grp_fu_801_p_din1, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_801_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_801_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_801_p1 <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_801_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_801_p1 <= grp_convolution2_fu_339_grp_fu_801_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_801_p1 <= grp_convolution1_1_fu_321_grp_fu_801_p_din1;
        else 
            grp_fu_801_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_805_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_805_p_ce, grp_convolution2_fu_339_grp_fu_805_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_805_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_805_ce <= grp_convolution2_fu_339_grp_fu_805_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_805_ce <= grp_convolution1_1_fu_321_grp_fu_805_p_ce;
        else 
            grp_fu_805_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_805_p0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_805_p_din0, grp_convolution2_fu_339_grp_fu_805_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_805_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_805_p0 <= grp_convolution2_fu_339_grp_fu_805_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_805_p0 <= grp_convolution1_1_fu_321_grp_fu_805_p_din0;
        else 
            grp_fu_805_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_805_p1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_805_p_din1, grp_convolution2_fu_339_grp_fu_805_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_805_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_805_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_805_p1 <= grp_convolution2_fu_339_grp_fu_805_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_805_p1 <= grp_convolution1_1_fu_321_grp_fu_805_p_din1;
        else 
            grp_fu_805_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_809_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_809_p_ce, grp_convolution2_fu_339_grp_fu_809_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_809_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_809_ce <= grp_convolution2_fu_339_grp_fu_809_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_809_ce <= grp_convolution1_1_fu_321_grp_fu_809_p_ce;
        else 
            grp_fu_809_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_809_p0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_809_p_din0, grp_convolution2_fu_339_grp_fu_809_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_809_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_809_p0 <= grp_convolution2_fu_339_grp_fu_809_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_809_p0 <= grp_convolution1_1_fu_321_grp_fu_809_p_din0;
        else 
            grp_fu_809_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_809_p1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_809_p_din1, grp_convolution2_fu_339_grp_fu_809_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_809_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_809_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_809_p1 <= grp_convolution2_fu_339_grp_fu_809_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_809_p1 <= grp_convolution1_1_fu_321_grp_fu_809_p_din1;
        else 
            grp_fu_809_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_813_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state10, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_813_p_ce, grp_convolution2_fu_339_grp_fu_813_p_ce, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_813_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_813_ce <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_813_ce <= grp_convolution2_fu_339_grp_fu_813_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_813_ce <= grp_convolution1_1_fu_321_grp_fu_813_p_ce;
        else 
            grp_fu_813_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_813_p0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state10, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_813_p_din0, grp_convolution2_fu_339_grp_fu_813_p_din0, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_813_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_813_p0 <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_813_p0 <= grp_convolution2_fu_339_grp_fu_813_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_813_p0 <= grp_convolution1_1_fu_321_grp_fu_813_p_din0;
        else 
            grp_fu_813_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_813_p1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state10, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_813_p_din1, grp_convolution2_fu_339_grp_fu_813_p_din1, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state11, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_813_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_813_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_813_p1 <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_grp_fu_813_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_813_p1 <= grp_convolution2_fu_339_grp_fu_813_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_813_p1 <= grp_convolution1_1_fu_321_grp_fu_813_p_din1;
        else 
            grp_fu_813_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_817_ce_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_817_p_ce, grp_convolution2_fu_339_grp_fu_817_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_817_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_817_ce <= grp_convolution2_fu_339_grp_fu_817_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_817_ce <= grp_convolution1_1_fu_321_grp_fu_817_p_ce;
        else 
            grp_fu_817_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_817_p0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_817_p_din0, grp_convolution2_fu_339_grp_fu_817_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_817_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_817_p0 <= grp_convolution2_fu_339_grp_fu_817_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_817_p0 <= grp_convolution1_1_fu_321_grp_fu_817_p_din0;
        else 
            grp_fu_817_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_817_p1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state21, grp_convolution1_1_fu_321_grp_fu_817_p_din1, grp_convolution2_fu_339_grp_fu_817_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_817_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_817_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_817_p1 <= grp_convolution2_fu_339_grp_fu_817_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_817_p1 <= grp_convolution1_1_fu_321_grp_fu_817_p_din1;
        else 
            grp_fu_817_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_821_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_821_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_821_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_821_ce <= grp_convolution2_fu_339_grp_fu_821_p_ce;
        else 
            grp_fu_821_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_821_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_821_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_821_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_821_p0 <= grp_convolution2_fu_339_grp_fu_821_p_din0;
        else 
            grp_fu_821_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_821_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_821_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_821_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_821_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_821_p1 <= grp_convolution2_fu_339_grp_fu_821_p_din1;
        else 
            grp_fu_821_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_825_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_825_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_825_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_825_ce <= grp_convolution2_fu_339_grp_fu_825_p_ce;
        else 
            grp_fu_825_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_825_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_825_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_825_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_825_p0 <= grp_convolution2_fu_339_grp_fu_825_p_din0;
        else 
            grp_fu_825_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_825_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_825_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_825_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_825_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_825_p1 <= grp_convolution2_fu_339_grp_fu_825_p_din1;
        else 
            grp_fu_825_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_829_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_829_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_829_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_829_ce <= grp_convolution2_fu_339_grp_fu_829_p_ce;
        else 
            grp_fu_829_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_829_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_829_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_829_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_829_p0 <= grp_convolution2_fu_339_grp_fu_829_p_din0;
        else 
            grp_fu_829_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_829_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_829_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_829_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_829_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_829_p1 <= grp_convolution2_fu_339_grp_fu_829_p_din1;
        else 
            grp_fu_829_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_833_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_833_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_833_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_833_ce <= grp_convolution2_fu_339_grp_fu_833_p_ce;
        else 
            grp_fu_833_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_833_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_833_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_833_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_833_p0 <= grp_convolution2_fu_339_grp_fu_833_p_din0;
        else 
            grp_fu_833_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_833_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_833_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_833_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_833_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_833_p1 <= grp_convolution2_fu_339_grp_fu_833_p_din1;
        else 
            grp_fu_833_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_837_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_837_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_837_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_837_ce <= grp_convolution2_fu_339_grp_fu_837_p_ce;
        else 
            grp_fu_837_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_837_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_837_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_837_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_837_p0 <= grp_convolution2_fu_339_grp_fu_837_p_din0;
        else 
            grp_fu_837_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_837_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_837_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_837_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_837_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_837_p1 <= grp_convolution2_fu_339_grp_fu_837_p_din1;
        else 
            grp_fu_837_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_841_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_841_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_841_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_841_ce <= grp_convolution2_fu_339_grp_fu_841_p_ce;
        else 
            grp_fu_841_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_841_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_841_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_841_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_841_p0 <= grp_convolution2_fu_339_grp_fu_841_p_din0;
        else 
            grp_fu_841_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_841_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_841_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_841_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_841_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_841_p1 <= grp_convolution2_fu_339_grp_fu_841_p_din1;
        else 
            grp_fu_841_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_845_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_845_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_845_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_845_ce <= grp_convolution2_fu_339_grp_fu_845_p_ce;
        else 
            grp_fu_845_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_845_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_845_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_845_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_845_p0 <= grp_convolution2_fu_339_grp_fu_845_p_din0;
        else 
            grp_fu_845_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_845_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_845_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_845_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_845_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_845_p1 <= grp_convolution2_fu_339_grp_fu_845_p_din1;
        else 
            grp_fu_845_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_849_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_849_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_849_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_849_ce <= grp_convolution2_fu_339_grp_fu_849_p_ce;
        else 
            grp_fu_849_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_849_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_849_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_849_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_849_p0 <= grp_convolution2_fu_339_grp_fu_849_p_din0;
        else 
            grp_fu_849_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_849_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_849_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_849_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_849_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_849_p1 <= grp_convolution2_fu_339_grp_fu_849_p_din1;
        else 
            grp_fu_849_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_853_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_853_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_853_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_853_ce <= grp_convolution2_fu_339_grp_fu_853_p_ce;
        else 
            grp_fu_853_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_853_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_853_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_853_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_853_p0 <= grp_convolution2_fu_339_grp_fu_853_p_din0;
        else 
            grp_fu_853_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_853_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_853_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_853_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_853_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_853_p1 <= grp_convolution2_fu_339_grp_fu_853_p_din1;
        else 
            grp_fu_853_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_857_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_857_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_857_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_857_ce <= grp_convolution2_fu_339_grp_fu_857_p_ce;
        else 
            grp_fu_857_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_857_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_857_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_857_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_857_p0 <= grp_convolution2_fu_339_grp_fu_857_p_din0;
        else 
            grp_fu_857_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_857_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_857_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_857_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_857_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_857_p1 <= grp_convolution2_fu_339_grp_fu_857_p_din1;
        else 
            grp_fu_857_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_861_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_861_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_861_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_861_ce <= grp_convolution2_fu_339_grp_fu_861_p_ce;
        else 
            grp_fu_861_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_861_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_861_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_861_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_861_p0 <= grp_convolution2_fu_339_grp_fu_861_p_din0;
        else 
            grp_fu_861_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_861_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_861_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_861_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_861_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_861_p1 <= grp_convolution2_fu_339_grp_fu_861_p_din1;
        else 
            grp_fu_861_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_865_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_865_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_865_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_865_ce <= grp_convolution2_fu_339_grp_fu_865_p_ce;
        else 
            grp_fu_865_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_865_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_865_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_865_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_865_p0 <= grp_convolution2_fu_339_grp_fu_865_p_din0;
        else 
            grp_fu_865_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_865_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_865_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_865_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_865_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_865_p1 <= grp_convolution2_fu_339_grp_fu_865_p_din1;
        else 
            grp_fu_865_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_869_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_869_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_869_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_869_ce <= grp_convolution2_fu_339_grp_fu_869_p_ce;
        else 
            grp_fu_869_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_869_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_869_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_869_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_869_p0 <= grp_convolution2_fu_339_grp_fu_869_p_din0;
        else 
            grp_fu_869_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_869_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_869_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_869_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_869_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_869_p1 <= grp_convolution2_fu_339_grp_fu_869_p_din1;
        else 
            grp_fu_869_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_873_ce_assign_proc : process(grp_convolution2_fu_339_grp_fu_873_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_873_ce <= grp_convolution2_fu_339_grp_fu_873_p_ce;
        else 
            grp_fu_873_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_877_ce_assign_proc : process(grp_convolution2_fu_339_grp_fu_877_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_877_ce <= grp_convolution2_fu_339_grp_fu_877_p_ce;
        else 
            grp_fu_877_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_881_ce_assign_proc : process(grp_convolution2_fu_339_grp_fu_881_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_881_ce <= grp_convolution2_fu_339_grp_fu_881_p_ce;
        else 
            grp_fu_881_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_885_ce_assign_proc : process(grp_convolution2_fu_339_grp_fu_885_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_885_ce <= grp_convolution2_fu_339_grp_fu_885_p_ce;
        else 
            grp_fu_885_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_889_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_889_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_889_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_889_ce <= grp_convolution2_fu_339_grp_fu_889_p_ce;
        else 
            grp_fu_889_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_889_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_889_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_889_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_889_p0 <= grp_convolution2_fu_339_grp_fu_889_p_din0;
        else 
            grp_fu_889_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_889_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_889_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_889_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_889_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_889_p1 <= grp_convolution2_fu_339_grp_fu_889_p_din1;
        else 
            grp_fu_889_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_893_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_893_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_893_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_893_ce <= grp_convolution2_fu_339_grp_fu_893_p_ce;
        else 
            grp_fu_893_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_893_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_893_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_893_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_893_p0 <= grp_convolution2_fu_339_grp_fu_893_p_din0;
        else 
            grp_fu_893_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_893_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_893_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_893_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_893_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_893_p1 <= grp_convolution2_fu_339_grp_fu_893_p_din1;
        else 
            grp_fu_893_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_897_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_897_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_897_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_897_ce <= grp_convolution2_fu_339_grp_fu_897_p_ce;
        else 
            grp_fu_897_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_897_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_897_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_897_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_897_p0 <= grp_convolution2_fu_339_grp_fu_897_p_din0;
        else 
            grp_fu_897_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_897_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_897_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_897_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_897_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_897_p1 <= grp_convolution2_fu_339_grp_fu_897_p_din1;
        else 
            grp_fu_897_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_901_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_901_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_901_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_901_ce <= grp_convolution2_fu_339_grp_fu_901_p_ce;
        else 
            grp_fu_901_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_901_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_901_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_901_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_901_p0 <= grp_convolution2_fu_339_grp_fu_901_p_din0;
        else 
            grp_fu_901_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_901_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_901_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_901_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_901_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_901_p1 <= grp_convolution2_fu_339_grp_fu_901_p_din1;
        else 
            grp_fu_901_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_905_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_905_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_905_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_905_ce <= grp_convolution2_fu_339_grp_fu_905_p_ce;
        else 
            grp_fu_905_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_905_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_905_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_905_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_905_p0 <= grp_convolution2_fu_339_grp_fu_905_p_din0;
        else 
            grp_fu_905_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_905_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_905_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_905_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_905_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_905_p1 <= grp_convolution2_fu_339_grp_fu_905_p_din1;
        else 
            grp_fu_905_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_909_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_909_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_909_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_909_ce <= grp_convolution2_fu_339_grp_fu_909_p_ce;
        else 
            grp_fu_909_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_909_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_909_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_909_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_909_p0 <= grp_convolution2_fu_339_grp_fu_909_p_din0;
        else 
            grp_fu_909_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_909_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_909_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_909_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_909_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_909_p1 <= grp_convolution2_fu_339_grp_fu_909_p_din1;
        else 
            grp_fu_909_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_913_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_913_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_913_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_913_ce <= grp_convolution2_fu_339_grp_fu_913_p_ce;
        else 
            grp_fu_913_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_913_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_913_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_913_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_913_p0 <= grp_convolution2_fu_339_grp_fu_913_p_din0;
        else 
            grp_fu_913_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_913_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_913_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_913_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_913_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_913_p1 <= grp_convolution2_fu_339_grp_fu_913_p_din1;
        else 
            grp_fu_913_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_917_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_917_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_917_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_917_ce <= grp_convolution2_fu_339_grp_fu_917_p_ce;
        else 
            grp_fu_917_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_917_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_917_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_917_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_917_p0 <= grp_convolution2_fu_339_grp_fu_917_p_din0;
        else 
            grp_fu_917_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_917_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_917_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_917_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_917_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_917_p1 <= grp_convolution2_fu_339_grp_fu_917_p_din1;
        else 
            grp_fu_917_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_921_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_921_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_921_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_921_ce <= grp_convolution2_fu_339_grp_fu_921_p_ce;
        else 
            grp_fu_921_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_921_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_921_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_921_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_921_p0 <= grp_convolution2_fu_339_grp_fu_921_p_din0;
        else 
            grp_fu_921_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_921_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_921_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_921_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_921_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_921_p1 <= grp_convolution2_fu_339_grp_fu_921_p_din1;
        else 
            grp_fu_921_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_925_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_925_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_925_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_925_ce <= grp_convolution2_fu_339_grp_fu_925_p_ce;
        else 
            grp_fu_925_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_925_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_925_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_925_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_925_p0 <= grp_convolution2_fu_339_grp_fu_925_p_din0;
        else 
            grp_fu_925_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_925_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_925_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_925_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_925_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_925_p1 <= grp_convolution2_fu_339_grp_fu_925_p_din1;
        else 
            grp_fu_925_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_929_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_929_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_929_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_929_ce <= grp_convolution2_fu_339_grp_fu_929_p_ce;
        else 
            grp_fu_929_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_929_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_929_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_929_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_929_p0 <= grp_convolution2_fu_339_grp_fu_929_p_din0;
        else 
            grp_fu_929_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_929_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_929_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_929_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_929_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_929_p1 <= grp_convolution2_fu_339_grp_fu_929_p_din1;
        else 
            grp_fu_929_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_933_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_933_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_933_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_933_ce <= grp_convolution2_fu_339_grp_fu_933_p_ce;
        else 
            grp_fu_933_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_933_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_933_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_933_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_933_p0 <= grp_convolution2_fu_339_grp_fu_933_p_din0;
        else 
            grp_fu_933_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_933_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_933_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_933_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_933_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_933_p1 <= grp_convolution2_fu_339_grp_fu_933_p_din1;
        else 
            grp_fu_933_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_937_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_937_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_937_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_937_ce <= grp_convolution2_fu_339_grp_fu_937_p_ce;
        else 
            grp_fu_937_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_937_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_937_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_937_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_937_p0 <= grp_convolution2_fu_339_grp_fu_937_p_din0;
        else 
            grp_fu_937_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_937_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_937_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_937_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_937_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_937_p1 <= grp_convolution2_fu_339_grp_fu_937_p_din1;
        else 
            grp_fu_937_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_941_ce_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_941_p_ce, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_941_ce <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_941_ce <= grp_convolution2_fu_339_grp_fu_941_p_ce;
        else 
            grp_fu_941_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_941_p0_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_941_p_din0, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_941_p0 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_941_p0 <= grp_convolution2_fu_339_grp_fu_941_p_din0;
        else 
            grp_fu_941_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_941_p1_assign_proc : process(ap_CS_fsm_state21, grp_convolution2_fu_339_grp_fu_941_p_din1, grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            grp_fu_941_p1 <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_grp_fu_941_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            grp_fu_941_p1 <= grp_convolution2_fu_339_grp_fu_941_p_din1;
        else 
            grp_fu_941_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_945_ce_assign_proc : process(grp_maxPool_fu_349_grp_fu_945_p_ce, grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_945_p_ce, grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_945_p_ce, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_945_ce <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_945_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_945_ce <= grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_945_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_945_ce <= grp_maxPool_fu_349_grp_fu_945_p_ce;
        else 
            grp_fu_945_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_945_p0_assign_proc : process(grp_maxPool_fu_349_grp_fu_945_p_din0, grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_945_p_din0, grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_945_p_din0, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_945_p0 <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_945_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_945_p0 <= grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_945_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_fu_945_p0 <= grp_maxPool_fu_349_grp_fu_945_p_din0;
        else 
            grp_fu_945_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_948_ce_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_ce, grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_ce, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_948_ce <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_ce;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_948_ce <= grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_ce;
        else 
            grp_fu_948_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_948_p0_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_din0, grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_din0, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_948_p0 <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_din0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_948_p0 <= grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_din0;
        else 
            grp_fu_948_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_948_p1_assign_proc : process(grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_din1, grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_din1, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            grp_fu_948_p1 <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_grp_fu_948_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            grp_fu_948_p1 <= grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_grp_fu_948_p_din1;
        else 
            grp_fu_948_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start <= grp_master_Pipeline_VITIS_LOOP_111_1_fu_366_ap_start_reg;
    grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start <= grp_master_Pipeline_VITIS_LOOP_124_1_fu_394_ap_start_reg;
    grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_ap_start_reg;
    grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_ap_start_reg;
    grp_maxPool_1_fu_333_ap_start <= grp_maxPool_1_fu_333_ap_start_reg;
    grp_maxPool_fu_349_ap_start <= grp_maxPool_fu_349_ap_start_reg;
    icmp_ln103_1_fu_505_p2 <= "1" when (trunc_ln103_fu_495_p1 = ap_const_lv23_0) else "0";
    icmp_ln103_fu_499_p2 <= "0" when (tmp_1_fu_485_p4 = ap_const_lv8_FF) else "1";
    icmp_ln94_fu_427_p2 <= "1" when (d_fu_116 = ap_const_lv5_10) else "0";
    input_r_address0 <= grp_convolution1_1_fu_321_input_r_address0;
    input_r_address1 <= grp_convolution1_1_fu_321_input_r_address1;
    input_r_ce0 <= grp_convolution1_1_fu_321_input_r_ce0;
    input_r_ce1 <= grp_convolution1_1_fu_321_input_r_ce1;

    max1_0_address0_assign_proc : process(grp_maxPool_1_fu_333_out_0_address0, grp_convolution2_fu_339_m_0_address0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_address0 <= grp_convolution2_fu_339_m_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            max1_0_address0 <= grp_maxPool_1_fu_333_out_0_address0;
        else 
            max1_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    max1_0_ce0_assign_proc : process(grp_maxPool_1_fu_333_out_0_ce0, grp_convolution2_fu_339_m_0_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce0 <= grp_convolution2_fu_339_m_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            max1_0_ce0 <= grp_maxPool_1_fu_333_out_0_ce0;
        else 
            max1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce1_assign_proc : process(grp_convolution2_fu_339_m_0_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce1 <= grp_convolution2_fu_339_m_0_ce1;
        else 
            max1_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce10_assign_proc : process(grp_convolution2_fu_339_m_0_ce10, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce10 <= grp_convolution2_fu_339_m_0_ce10;
        else 
            max1_0_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce11_assign_proc : process(grp_convolution2_fu_339_m_0_ce11, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce11 <= grp_convolution2_fu_339_m_0_ce11;
        else 
            max1_0_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce12_assign_proc : process(grp_convolution2_fu_339_m_0_ce12, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce12 <= grp_convolution2_fu_339_m_0_ce12;
        else 
            max1_0_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce13_assign_proc : process(grp_convolution2_fu_339_m_0_ce13, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce13 <= grp_convolution2_fu_339_m_0_ce13;
        else 
            max1_0_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce14_assign_proc : process(grp_convolution2_fu_339_m_0_ce14, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce14 <= grp_convolution2_fu_339_m_0_ce14;
        else 
            max1_0_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce15_assign_proc : process(grp_convolution2_fu_339_m_0_ce15, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce15 <= grp_convolution2_fu_339_m_0_ce15;
        else 
            max1_0_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce2_assign_proc : process(grp_convolution2_fu_339_m_0_ce2, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce2 <= grp_convolution2_fu_339_m_0_ce2;
        else 
            max1_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce3_assign_proc : process(grp_convolution2_fu_339_m_0_ce3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce3 <= grp_convolution2_fu_339_m_0_ce3;
        else 
            max1_0_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce4_assign_proc : process(grp_convolution2_fu_339_m_0_ce4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce4 <= grp_convolution2_fu_339_m_0_ce4;
        else 
            max1_0_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce5_assign_proc : process(grp_convolution2_fu_339_m_0_ce5, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce5 <= grp_convolution2_fu_339_m_0_ce5;
        else 
            max1_0_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce6_assign_proc : process(grp_convolution2_fu_339_m_0_ce6, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce6 <= grp_convolution2_fu_339_m_0_ce6;
        else 
            max1_0_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce7_assign_proc : process(grp_convolution2_fu_339_m_0_ce7, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce7 <= grp_convolution2_fu_339_m_0_ce7;
        else 
            max1_0_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce8_assign_proc : process(grp_convolution2_fu_339_m_0_ce8, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce8 <= grp_convolution2_fu_339_m_0_ce8;
        else 
            max1_0_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_ce9_assign_proc : process(grp_convolution2_fu_339_m_0_ce9, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            max1_0_ce9 <= grp_convolution2_fu_339_m_0_ce9;
        else 
            max1_0_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    max1_0_we0_assign_proc : process(grp_maxPool_1_fu_333_out_0_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            max1_0_we0 <= grp_maxPool_1_fu_333_out_0_we0;
        else 
            max1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max2_0_address0_assign_proc : process(grp_maxPool_fu_349_out_0_address0, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_max2_0_address0, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            max2_0_address0 <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_max2_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            max2_0_address0 <= grp_maxPool_fu_349_out_0_address0;
        else 
            max2_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    max2_0_ce0_assign_proc : process(grp_maxPool_fu_349_out_0_ce0, grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_max2_0_ce0, ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            max2_0_ce0 <= grp_master_Pipeline_VITIS_LOOP_96_2_VITIS_LOOP_98_4_fu_355_max2_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            max2_0_ce0 <= grp_maxPool_fu_349_out_0_ce0;
        else 
            max2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max2_0_we0_assign_proc : process(grp_maxPool_fu_349_out_0_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            max2_0_we0 <= grp_maxPool_fu_349_out_0_we0;
        else 
            max2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln103_fu_511_p2 <= (icmp_ln103_fu_499_p2 or icmp_ln103_1_fu_505_p2);
    out_r_address0 <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_address0;
    out_r_ce0 <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_ce0;
    out_r_d0 <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_d0;
    out_r_we0 <= grp_master_Pipeline_VITIS_LOOP_128_2_fu_403_out_r_we0;
    p_shl1_cast_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_460_p3),12));
    p_shl1_fu_460_p3 <= (empty_33_reg_607 & ap_const_lv5_0);
    p_shl_fu_453_p3 <= (empty_33_reg_607 & ap_const_lv8_0);
    thirdBias_address0 <= zext_ln94_fu_439_p1(4 - 1 downto 0);

    thirdBias_ce0_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            thirdBias_ce0 <= ap_const_logic_1;
        else 
            thirdBias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_485_p4 <= bitcast_ln103_fu_482_p1(30 downto 23);
    trunc_ln103_fu_495_p1 <= bitcast_ln103_fu_482_p1(23 - 1 downto 0);
    zext_ln94_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(d_fu_116),64));
end behav;
