// Seed: 3544336749
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  wand id_4;
  wire id_5;
  assign id_1 = 1 & 1;
  assign id_4 = 1;
  wire id_6;
  assign id_2 = id_4;
  wand id_7;
  wire id_8;
  wire id_9;
  always id_7 = id_4 - id_2;
  id_10(
      .id_0(1'b0), .id_1(1'b0)
  );
  wire id_11;
  always disable id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7
  );
endmodule
