
==========================================================================
07_ibex_chip.final check_setup
--------------------------------------------------------------------------
0

==========================================================================
07_ibex_chip.final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
07_ibex_chip.final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
07_ibex_chip.final report_worst_slack
--------------------------------------------------------------------------
worst slack max 4.92

==========================================================================
07_ibex_chip.final report_checks -path_delay min
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_31__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_31__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     2    0.20    0.25    0.02    0.02 ^ clk (in)
                  0.25    0.00    0.02 ^ pad_clk_inst/pad (sg13g2_IOPadIn)
     2    0.13    0.17    0.09    0.11 ^ pad_clk_inst/p2c (sg13g2_IOPadIn)
                  0.16    0.04    0.15 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     1    0.01    0.02    0.09    0.24 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                  0.02    0.00    0.24 ^ clkbuf_1_0__f_clk_i/A (sg13g2_buf_8)
     1    0.01    0.01    0.04    0.28 ^ clkbuf_1_0__f_clk_i/X (sg13g2_buf_8)
                  0.01    0.00    0.28 ^ _3380_/B (sg13g2_and2_1)
     1    0.03    0.08    0.10    0.38 ^ _3380_/X (sg13g2_and2_1)
                  0.08    0.00    0.39 ^ clkbuf_0_u_ibex_top.clk/A (sg13g2_buf_8)
    16    0.41    0.14    0.14    0.52 ^ clkbuf_0_u_ibex_top.clk/X (sg13g2_buf_8)
                  0.15    0.03    0.56 ^ clkbuf_4_2_0_u_ibex_top.clk/A (sg13g2_buf_16)
     7    0.15    0.04    0.10    0.66 ^ clkbuf_4_2_0_u_ibex_top.clk/X (sg13g2_buf_16)
                  0.04    0.01    0.67 ^ clkbuf_leaf_91_u_ibex_top.clk/A (sg13g2_buf_16)
     8    0.04    0.02    0.05    0.72 ^ clkbuf_leaf_91_u_ibex_top.clk/X (sg13g2_buf_16)
                  0.02    0.00    0.72 ^ u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_31__reg/CLK (sg13g2_dfrbpq_1)
     2    0.01    0.02    0.12    0.84 v u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_31__reg/Q (sg13g2_dfrbpq_1)
                  0.02    0.00    0.84 v _5382_/A (sg13g2_and2_1)
     1    0.00    0.01    0.04    0.88 v _5382_/X (sg13g2_and2_1)
                  0.01    0.00    0.88 v u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_31__reg/D (sg13g2_dfrbpq_1)
                                  0.88   data arrival time

                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock source latency
     2    0.24    0.26    0.03    0.03 ^ clk (in)
                  0.26    0.00    0.03 ^ pad_clk_inst/pad (sg13g2_IOPadIn)
     2    0.13    0.17    0.09    0.11 ^ pad_clk_inst/p2c (sg13g2_IOPadIn)
                  0.16    0.04    0.16 ^ clkbuf_0_clk_i/A (sg13g2_buf_8)
     1    0.01    0.02    0.09    0.24 ^ clkbuf_0_clk_i/X (sg13g2_buf_8)
                  0.02    0.00    0.24 ^ clkbuf_1_0__f_clk_i/A (sg13g2_buf_8)
     1    0.01    0.01    0.04    0.29 ^ clkbuf_1_0__f_clk_i/X (sg13g2_buf_8)
                  0.01    0.00    0.29 ^ _3380_/B (sg13g2_and2_1)
     1    0.03    0.08    0.10    0.39 ^ _3380_/X (sg13g2_and2_1)
                  0.08    0.00    0.39 ^ clkbuf_0_u_ibex_top.clk/A (sg13g2_buf_8)
    16    0.41    0.14    0.14    0.53 ^ clkbuf_0_u_ibex_top.clk/X (sg13g2_buf_8)
                  0.15    0.03    0.56 ^ clkbuf_4_2_0_u_ibex_top.clk/A (sg13g2_buf_16)
     7    0.15    0.04    0.10    0.66 ^ clkbuf_4_2_0_u_ibex_top.clk/X (sg13g2_buf_16)
                  0.04    0.01    0.67 ^ clkbuf_leaf_91_u_ibex_top.clk/A (sg13g2_buf_16)
     8    0.04    0.02    0.05    0.73 ^ clkbuf_leaf_91_u_ibex_top.clk/X (sg13g2_buf_16)
                  0.02    0.00    0.73 ^ u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_31__reg/CLK (sg13g2_dfrbpq_1)
                          0.10    0.83   clock uncertainty
                          0.00    0.82   clock reconvergence pessimism
                         -0.02    0.80   library hold time
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
07_ibex_chip.final report_checks -path_delay max
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: irq_nm (input port clocked by clk_sys)
Endpoint: instr_addr_3 (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         12.00   12.00 v input external delay
     2    0.02    0.45    0.00   12.00 v irq_nm (in)
                  0.25    0.00   12.00 v hold2661/A (sg13g2_buf_16)
     1    0.26    0.07    0.16   12.16 v hold2661/X (sg13g2_buf_16)
                  0.18    0.06   12.22 v pad_irq_nm_i_inst/pad (sg13g2_IOPadIn)
     2    0.10    0.22    0.54   12.76 v pad_irq_nm_i_inst/p2c (sg13g2_IOPadIn)
                  0.17    0.02   12.78 v hold2662/A (sg13g2_dlygate4sd3_1)
     3    0.07    0.22    0.61   13.39 v hold2662/X (sg13g2_dlygate4sd3_1)
                  0.23    0.02   13.41 v _3140_/B_N (sg13g2_nor2b_2)
     3    0.02    0.05    0.16   13.57 v _3140_/Y (sg13g2_nor2b_2)
                  0.05    0.00   13.57 v _3141_/B_N (sg13g2_nor2b_1)
     2    0.01    0.04    0.09   13.66 v _3141_/Y (sg13g2_nor2b_1)
                  0.04    0.00   13.66 v _3142_/B (sg13g2_nand2_1)
     1    0.01    0.05    0.05   13.71 ^ _3142_/Y (sg13g2_nand2_1)
                  0.05    0.00   13.71 ^ _3143_/B1 (sg13g2_o21ai_1)
     2    0.01    0.09    0.08   13.79 v _3143_/Y (sg13g2_o21ai_1)
                  0.09    0.00   13.79 v _3146_/A2 (sg13g2_a22oi_1)
     4    0.02    0.21    0.21   14.00 ^ _3146_/Y (sg13g2_a22oi_1)
                  0.21    0.00   14.00 ^ _3150_/A1 (sg13g2_o21ai_1)
     4    0.02    0.15    0.19   14.19 v _3150_/Y (sg13g2_o21ai_1)
                  0.15    0.00   14.19 v _3254_/A (sg13g2_and2_2)
     7    0.03    0.06    0.16   14.35 v _3254_/X (sg13g2_and2_2)
                  0.06    0.00   14.35 v place2429/A (sg13g2_buf_1)
     8    0.04    0.13    0.16   14.51 v place2429/X (sg13g2_buf_1)
                  0.13    0.00   14.51 v _3256_/S (sg13g2_mux2_1)
     3    0.01    0.08    0.20   14.71 ^ _3256_/X (sg13g2_mux2_1)
                  0.08    0.00   14.71 ^ _3257_/A1 (sg13g2_mux2_1)
     1    0.12    0.47    0.41   15.12 ^ _3257_/X (sg13g2_mux2_1)
                  0.64    0.04   15.16 ^ pad_instr_addr_o_3_inst/c2p (sg13g2_IOPadOut4mA)
     2   15.00   13.69    7.82   22.98 ^ pad_instr_addr_o_3_inst/pad (sg13g2_IOPadOut4mA)
                 10.27    0.00   22.98 ^ instr_addr_3 (out)
                                 22.98   data arrival time

                         40.00   40.00   clock clk_sys (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.10   39.90   clock uncertainty
                          0.00   39.90   clock reconvergence pessimism
                        -12.00   27.90   output external delay
                                 27.90   data required time
-----------------------------------------------------------------------------
                                 27.90   data required time
                                -22.98   data arrival time
-----------------------------------------------------------------------------
                                  4.92   slack (MET)



==========================================================================
07_ibex_chip.final report_checks -unconstrained
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: irq_nm (input port clocked by clk_sys)
Endpoint: instr_addr_3 (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         12.00   12.00 v input external delay
     2    0.02    0.45    0.00   12.00 v irq_nm (in)
                  0.25    0.00   12.00 v hold2661/A (sg13g2_buf_16)
     1    0.26    0.07    0.16   12.16 v hold2661/X (sg13g2_buf_16)
                  0.18    0.06   12.22 v pad_irq_nm_i_inst/pad (sg13g2_IOPadIn)
     2    0.10    0.22    0.54   12.76 v pad_irq_nm_i_inst/p2c (sg13g2_IOPadIn)
                  0.17    0.02   12.78 v hold2662/A (sg13g2_dlygate4sd3_1)
     3    0.07    0.22    0.61   13.39 v hold2662/X (sg13g2_dlygate4sd3_1)
                  0.23    0.02   13.41 v _3140_/B_N (sg13g2_nor2b_2)
     3    0.02    0.05    0.16   13.57 v _3140_/Y (sg13g2_nor2b_2)
                  0.05    0.00   13.57 v _3141_/B_N (sg13g2_nor2b_1)
     2    0.01    0.04    0.09   13.66 v _3141_/Y (sg13g2_nor2b_1)
                  0.04    0.00   13.66 v _3142_/B (sg13g2_nand2_1)
     1    0.01    0.05    0.05   13.71 ^ _3142_/Y (sg13g2_nand2_1)
                  0.05    0.00   13.71 ^ _3143_/B1 (sg13g2_o21ai_1)
     2    0.01    0.09    0.08   13.79 v _3143_/Y (sg13g2_o21ai_1)
                  0.09    0.00   13.79 v _3146_/A2 (sg13g2_a22oi_1)
     4    0.02    0.21    0.21   14.00 ^ _3146_/Y (sg13g2_a22oi_1)
                  0.21    0.00   14.00 ^ _3150_/A1 (sg13g2_o21ai_1)
     4    0.02    0.15    0.19   14.19 v _3150_/Y (sg13g2_o21ai_1)
                  0.15    0.00   14.19 v _3254_/A (sg13g2_and2_2)
     7    0.03    0.06    0.16   14.35 v _3254_/X (sg13g2_and2_2)
                  0.06    0.00   14.35 v place2429/A (sg13g2_buf_1)
     8    0.04    0.13    0.16   14.51 v place2429/X (sg13g2_buf_1)
                  0.13    0.00   14.51 v _3256_/S (sg13g2_mux2_1)
     3    0.01    0.08    0.20   14.71 ^ _3256_/X (sg13g2_mux2_1)
                  0.08    0.00   14.71 ^ _3257_/A1 (sg13g2_mux2_1)
     1    0.12    0.47    0.41   15.12 ^ _3257_/X (sg13g2_mux2_1)
                  0.64    0.04   15.16 ^ pad_instr_addr_o_3_inst/c2p (sg13g2_IOPadOut4mA)
     2   15.00   13.69    7.82   22.98 ^ pad_instr_addr_o_3_inst/pad (sg13g2_IOPadOut4mA)
                 10.27    0.00   22.98 ^ instr_addr_3 (out)
                                 22.98   data arrival time

                         40.00   40.00   clock clk_sys (rise edge)
                          0.00   40.00   clock network delay (propagated)
                         -0.10   39.90   clock uncertainty
                          0.00   39.90   clock reconvergence pessimism
                        -12.00   27.90   output external delay
                                 27.90   data required time
-----------------------------------------------------------------------------
                                 27.90   data required time
                                -22.98   data arrival time
-----------------------------------------------------------------------------
                                  4.92   slack (MET)



==========================================================================
07_ibex_chip.final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
07_ibex_chip.final max_slew_check_slack
--------------------------------------------------------------------------
-12.686954498291016

==========================================================================
07_ibex_chip.final max_slew_check_limit
--------------------------------------------------------------------------
1.0

==========================================================================
07_ibex_chip.final max_slew_check_slack_limit
--------------------------------------------------------------------------
-12.6870

==========================================================================
07_ibex_chip.final max_fanout_check_slack
--------------------------------------------------------------------------
-8.0

==========================================================================
07_ibex_chip.final max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
07_ibex_chip.final max_fanout_check_slack_limit
--------------------------------------------------------------------------
-1.0000

==========================================================================
07_ibex_chip.final max_capacitance_check_slack
--------------------------------------------------------------------------
-14.499999046325684

==========================================================================
07_ibex_chip.final max_capacitance_check_limit
--------------------------------------------------------------------------
0.5

==========================================================================
07_ibex_chip.final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-29.0000

==========================================================================
07_ibex_chip.final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 51

==========================================================================
07_ibex_chip.final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 1

==========================================================================
07_ibex_chip.final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 17

==========================================================================
07_ibex_chip.final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
07_ibex_chip.final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
07_ibex_chip.final critical path delay
--------------------------------------------------------------------------
22.9779

==========================================================================
07_ibex_chip.final critical path slack
--------------------------------------------------------------------------
4.9221

==========================================================================
07_ibex_chip.final slack div critical path delay
--------------------------------------------------------------------------
21.421018

==========================================================================
07_ibex_chip.final report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.62e-04   8.06e-05   2.75e-07   7.43e-04   0.7%
Combinational          5.61e-04   5.85e-04   4.31e-07   1.15e-03   1.1%
Clock                  5.25e-04   2.01e-04   2.19e-07   7.26e-04   0.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    2.79e-03   9.52e-02   3.26e-08   9.80e-02  97.4%
----------------------------------------------------------------
Total                  4.54e-03   9.61e-02   9.57e-07   1.01e-01 100.0%
                           4.5%      95.5%       0.0%

==========================================================================
07_ibex_chip.final report_design_area
--------------------------------------------------------------------------

==========================================================================
07_ibex_chip.final area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              3841600.0 um2
Core Area:             2336127.0912 um2
Total Area:            1663936.7296 um2
Total Active Area:     68736.7296 um2

Core Utilization:      0.029423369070512323
Std Cell Utilization:  0.029423369070512323

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           1663936.730     68736.730       0.000           313600.000      1281600.000     4267            3883            0               64              320             1663936.730     68736.730       0.000           313600.000      1281600.000     4267            3883            0               64              320             
