
*** Running vivado
    with args -log FPMultiplier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPMultiplier.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FPMultiplier.tcl -notrace
Command: synth_design -top FPMultiplier -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27871 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.727 ; gain = 0.000 ; free physical = 5519 ; free virtual = 31432
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FPMultiplier' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:3]
INFO: [Synth 8-6157] synthesizing module 'Radix4BoothPartialGenerator' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/Radix4BoothPartialGenerator.v:3]
INFO: [Synth 8-6157] synthesizing module 'TwosComplement' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/TwosComplement.v:3]
	Parameter BIT_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VariableCLA' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:3]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cell_a' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/imports/new/cell_a.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cell_a' (1#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/imports/new/cell_a.v:23]
INFO: [Synth 8-6157] synthesizing module 'cell_b' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/imports/new/cell_b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cell_b' (2#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/imports/new/cell_b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'VariableCLA' (3#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:3]
WARNING: [Synth 8-689] width (27) of port connection 's' does not match port width (32) of module 'VariableCLA' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/TwosComplement.v:18]
INFO: [Synth 8-6155] done synthesizing module 'TwosComplement' (4#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/TwosComplement.v:3]
WARNING: [Synth 8-689] width (25) of port connection 'out' does not match port width (27) of module 'TwosComplement' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/Radix4BoothPartialGenerator.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Radix4BoothPartialGenerator' (5#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/Radix4BoothPartialGenerator.v:3]
INFO: [Synth 8-6157] synthesizing module 'WallaceTree' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/WallaceTree.v:3]
INFO: [Synth 8-6157] synthesizing module 'CSA' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
	Parameter SIZE bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FullAdder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (6#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FullAdder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CSA' (7#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CSA__parameterized0' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
	Parameter SIZE bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSA__parameterized0' (7#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CSA__parameterized1' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
	Parameter SIZE bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSA__parameterized1' (7#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CSA__parameterized2' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
	Parameter SIZE bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSA__parameterized2' (7#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CSA__parameterized3' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
	Parameter SIZE bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CSA__parameterized3' (7#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CSA.v:3]
INFO: [Synth 8-6157] synthesizing module 'CLA44' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CLA49.v:3]
INFO: [Synth 8-6157] synthesizing module 'VariableCLA__parameterized0' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:3]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VariableCLA__parameterized0' (7#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:3]
INFO: [Synth 8-6157] synthesizing module 'VariableCLA__parameterized1' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:3]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VariableCLA__parameterized1' (7#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:3]
WARNING: [Synth 8-350] instance 'two' of module 'VariableCLA' requires 5 connections, but only 4 given [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CLA49.v:15]
INFO: [Synth 8-6155] done synthesizing module 'CLA44' (8#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/CLA49.v:3]
INFO: [Synth 8-6155] done synthesizing module 'WallaceTree' (9#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/WallaceTree.v:3]
INFO: [Synth 8-6157] synthesizing module 'VariableCLA__parameterized2' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:3]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VariableCLA__parameterized2' (9#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/VariableCLA.v:3]
WARNING: [Synth 8-689] width (8) of port connection 's' does not match port width (16) of module 'VariableCLA__parameterized2' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:123]
WARNING: [Synth 8-350] instance 'exp_sub' of module 'VariableCLA' requires 5 connections, but only 4 given [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:123]
INFO: [Synth 8-6157] synthesizing module 'NormalizeReg' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/NormalizeReg.v:3]
	Parameter BIT_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LeadingZeroCount' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/LeadingZeroCount.v:3]
	Parameter BIT_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LeadingZeroCount' (10#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/LeadingZeroCount.v:3]
INFO: [Synth 8-6155] done synthesizing module 'NormalizeReg' (11#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/NormalizeReg.v:3]
WARNING: [Synth 8-689] width (52) of port connection 'mantissa_in' does not match port width (48) of module 'NormalizeReg' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:127]
WARNING: [Synth 8-689] width (6) of port connection 's' does not match port width (8) of module 'VariableCLA__parameterized0' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:128]
WARNING: [Synth 8-350] instance 'tmp' of module 'VariableCLA' requires 5 connections, but only 4 given [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:128]
WARNING: [Synth 8-689] width (9) of port connection 'a' does not match port width (8) of module 'VariableCLA__parameterized0' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:131]
WARNING: [Synth 8-689] width (9) of port connection 's' does not match port width (8) of module 'VariableCLA__parameterized0' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:131]
WARNING: [Synth 8-350] instance 'expShift' of module 'VariableCLA' requires 5 connections, but only 4 given [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:131]
INFO: [Synth 8-6157] synthesizing module 'MultRound' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/MultRound.v:3]
WARNING: [Synth 8-689] width (25) of port connection 's' does not match port width (32) of module 'VariableCLA' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/MultRound.v:19]
WARNING: [Synth 8-350] instance 'manTmp' of module 'VariableCLA' requires 5 connections, but only 4 given [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/MultRound.v:19]
WARNING: [Synth 8-689] width (9) of port connection 's' does not match port width (8) of module 'VariableCLA__parameterized0' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/MultRound.v:20]
WARNING: [Synth 8-350] instance 'expTmp' of module 'VariableCLA' requires 5 connections, but only 4 given [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/MultRound.v:20]
INFO: [Synth 8-6155] done synthesizing module 'MultRound' (12#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/MultRound.v:3]
WARNING: [Synth 8-689] width (9) of port connection 'exponent_in' does not match port width (8) of module 'MultRound' [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:134]
WARNING: [Synth 8-6014] Unused sequential element norm_mantissa_r_reg[0] was removed.  [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:84]
INFO: [Synth 8-6155] done synthesizing module 'FPMultiplier' (13#1) [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:3]
WARNING: [Synth 8-3331] design FPMultiplier has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.191 ; gain = 43.465 ; free physical = 5526 ; free virtual = 31441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1364.191 ; gain = 43.465 ; free physical = 5526 ; free virtual = 31442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1372.195 ; gain = 51.469 ; free physical = 5526 ; free virtual = 31441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.219 ; gain = 75.492 ; free physical = 5441 ; free virtual = 31373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 47    
+---XORs : 
	   3 Input      1 Bit         XORs := 534   
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 13    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FPMultiplier 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 13    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cell_a 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module FullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module LeadingZeroCount 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module NormalizeReg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 47    
Module MultRound 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_tmp_r_reg[2]' and it is trimmed from '9' to '8' bits. [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'exp_tmp_r_reg[1]' and it is trimmed from '9' to '8' bits. [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'mult_mantissa_reg' and it is trimmed from '52' to '48' bits. [/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.srcs/sources_1/new/FPMultiplier.v:74]
WARNING: [Synth 8-3331] design FPMultiplier has unconnected port reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5289 ; free virtual = 31225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5289 ; free virtual = 31225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5296 ; free virtual = 31232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5296 ; free virtual = 31232
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5296 ; free virtual = 31232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5296 ; free virtual = 31232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5296 ; free virtual = 31232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5295 ; free virtual = 31232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5295 ; free virtual = 31232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|FPMultiplier | result_reg[31] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------+----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     5|
|3     |LUT2   |    68|
|4     |LUT3   |   314|
|5     |LUT4   |    86|
|6     |LUT5   |   346|
|7     |LUT6   |   658|
|8     |SRL16E |     1|
|9     |FDRE   |   479|
|10    |IBUF   |    65|
|11    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2055|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5295 ; free virtual = 31232
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.406 ; gain = 325.680 ; free physical = 5299 ; free virtual = 31235
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1646.414 ; gain = 325.680 ; free physical = 5299 ; free virtual = 31235
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'FPMultiplier' is not ideal for floorplanning, since the cellview 'FPMultiplier' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.434 ; gain = 0.000 ; free physical = 5228 ; free virtual = 31174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1702.434 ; gain = 381.992 ; free physical = 5283 ; free virtual = 31229
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1702.434 ; gain = 0.000 ; free physical = 5283 ; free virtual = 31229
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/npalmer/ENEE359F/IEEE-FPProcessor/FinalProject.runs/synth_1/FPMultiplier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FPMultiplier_utilization_synth.rpt -pb FPMultiplier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 10 13:08:59 2019...
