# do {C:\Users\AMG_Computers\AppData\Local\Programs\Python\Python310\Lib\site-packages\vunit_hdl-4.6.1rc0-py3.10.egg\vunit\sim_if\tcl_read_eval_loop.tcl}
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.buffer_l_r_tb.enabled_o3b4b078f0854537cbb2a999247d1f36f42efe931/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.buffer_l_r_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/buffer_l_r_tb/runner_cfg="active python runner : true,enabled_test_cases : enabled_output,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.buffer_l_r_tb.enabled_o3b4b078f0854537cbb2a999247d1f36f42efe931/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:30 on Feb 22,2023
# ** Warning: Design size of 23552 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 22:52:31 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.counter_tb.test_countindb5f184edb12d6e7592938b5c47b4b3343da2ae2/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.counter_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/counter_tb/runner_cfg="active python runner : true,enabled_test_cases : test_counting,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.counter_tb.test_countindb5f184edb12d6e7592938b5c47b4b3343da2ae2/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:31 on Feb 22,2023
# ** Warning: Design size of 23556 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 22:52:32 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.counter_tb.reset_d7e970f3a21220a5977dd45b8d551f03f01242a1/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.counter_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/counter_tb/runner_cfg="active python runner : true,enabled_test_cases : reset,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.counter_tb.reset_d7e970f3a21220a5977dd45b8d551f03f01242a1/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:32 on Feb 22,2023
# ** Warning: Design size of 23556 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 22:52:33 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.dual_edge_detector_tb.d308aa0979c8d27d8d0942db939ac9e7d15baa134/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.dual_edge_detector_tb(arch) -L vunit_lib -L design_lib -L tb_lib -g/dual_edge_detector_tb/runner_cfg="active python runner : true,enabled_test_cases : detect_edge,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.dual_edge_detector_tb.d308aa0979c8d27d8d0942db939ac9e7d15baa134/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:33 on Feb 22,2023
# ** Warning: Design size of 23587 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Starting first test for dual edge detector - detecting edge
# ** Note: The value of length is 7
#    Time: 50 ns  Iteration: 0  Instance: /dual_edge_detector_tb
# ** Note: The value of indeks is 0
#    Time: 50 ns  Iteration: 0  Instance: /dual_edge_detector_tb
#         [22;96;49m53000 ps[0m - [1;37;49mdefault[0m              -    [1;37;49mINFO[0m - Starting first test for dual edge detector - detecting edge
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 22:52:33 on Feb 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.shift_register_tb.test_bc360b455ecc99f7a57541c311fdfd6cf444319a/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.shift_register_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/shift_register_tb/runner_cfg="active python runner : true,enabled_test_cases : test_output,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.shift_register_tb.test_bc360b455ecc99f7a57541c311fdfd6cf444319a/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:33 on Feb 22,2023
# ** Warning: Design size of 23597 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 22:52:34 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.shift_register_tb.hold_cdc559c3f97bdb4d82fa53fb3b74086538e85e75/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.shift_register_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/shift_register_tb/runner_cfg="active python runner : true,enabled_test_cases : hold_state,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.shift_register_tb.hold_cdc559c3f97bdb4d82fa53fb3b74086538e85e75/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:34 on Feb 22,2023
# ** Warning: Design size of 23597 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 22:52:35 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.tx_tb.left_channel_d1c83926b5ede3fa19d6dedea7361a1bc95de5fc/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.tx_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/tx_tb/runner_cfg="active python runner : true,enabled_test_cases : left_channel,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.tx_tb.left_channel_d1c83926b5ede3fa19d6dedea7361a1bc95de5fc/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:35 on Feb 22,2023
# ** Warning: Design size of 23965 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note:  Result of  i = 0
#    Time: 100 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of tmp = 0
#    Time: 10012 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of  i = 1
#    Time: 10026 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of tmp = 0
#    Time: 20012 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of  i = 2
#    Time: 20026 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of tmp = 0
#    Time: 30012 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of  i = 3
#    Time: 30026 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of tmp = 0
#    Time: 40012 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of  i = 4
#    Time: 40026 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of tmp = 0
#    Time: 50012 ns  Iteration: 0  Instance: /tx_tb
# Break in Subprogram stop at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 22:52:36 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/modelsim/modelsim.ini -wlf C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.tx_tb.right_channel_88cb8bac74eb90a1470b58fec5b1fd304c48c926/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.tx_tb(tb) -L vunit_lib -L design_lib -L tb_lib -g/tx_tb/runner_cfg="active python runner : true,enabled_test_cases : right_channel,output path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/test_output/tb_lib.tx_tb.right_channel_88cb8bac74eb90a1470b58fec5b1fd304c48c926/,tb path : C::/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/tests/,use_color : true" 
# Start time: 22:52:36 on Feb 22,2023
# ** Warning: Design size of 23965 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note:  Result of i = 0
#    Time: 101 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of tmp = 0
#    Time: 5013 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of i = 1
#    Time: 5028 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of tmp = 0
#    Time: 15013 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of i = 2
#    Time: 15028 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of tmp = 0
#    Time: 25013 ns  Iteration: 0  Instance: /tx_tb
# ** Note:  Result of i = 3
#    Time: 25028 ns  Iteration: 0  Instance: /tx_tb
#      [22;96;49m35012000 ps[0m - [1;37;49mcheck[0m                -   [1;31;49mERROR[0m - Shifting data from right channel (tx_tb.vhd:118)
# ** Failure: Stop simulation on log level error
#    Time: 35012 ns  Iteration: 0  Process: /tx_tb/main File: C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/core_pkg.vhd
# Break in Subprogram core_failure at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/core_pkg.vhd line 84
# Stopped at C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/core_pkg.vhd line 84
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/core/src/core_pkg.vhd 84 return [address 0xff1bd9ca] Subprogram core_failure
# called from  C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/logging/src/logger_pkg-body.vhd 736 return [address 0xff1d172e] Subprogram decrease_stop_count
# called from  C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/logging/src/logger_pkg-body.vhd 731 return [address 0xff1d1816] Subprogram decrease_stop_count
# called from  C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/logging/src/logger_pkg-body.vhd 910 return [address 0xff1cc67d] Subprogram log
# called from  C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/check/src/checker_pkg-body.vhd 121 return [address 0xff1def4c] Subprogram failing_check
# called from  C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/check/src/check.vhd 196 return [address 0xff1e0a43] Subprogram check
# called from  C:/Users/AMG_Computers/AppData/Local/Programs/Python/Python310/Lib/site-packages/vunit_hdl-4.6.1rc0-py3.10.egg/vunit/vhdl/check/src/check.vhd 226 return [address 0xff1e0c53] Subprogram check
# called from  C:/Users/AMG_Computers/Desktop/Faks/PDS_projekat/sava-drina/hardware/vunit_out/preprocessed/tb_lib/tx_tb.vhd 118 return [address 0xff54ca68] Process main
# 
# 
# Surrounding code from 'see' command
#   79 :   begin
#   80 :     if core_failure_is_mocked then
#   81 :       set(core_failure_mock_state, core_failure_called_idx, 1);
#   82 :       reallocate(to_string_ptr(get(core_failure_mock_state, core_failure_message_idx)), msg);
#   83 :     else
# ->84 :       report msg severity failure;
#   85 :     end if;
#   86 :   end;
#   87 : 
#   88 :   procedure check_core_failure(msg : string := "") is
# 
# End time: 22:52:37 on Feb 22,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
