IP Generator (Version 2022.2-SP1-Lite build 132640)
Start generating at 2024-11-09 18:01
Instance: qsgmii_test (C:\Users\14861\Desktop\nwe_11.9ws\main_card_ddr3_hdmi _11_5\ddr3_ov5640_hdmi\ipcore\qsgmii_test\qsgmii_test.idf)
IP: Pango QSGMII (v1.0)
Part: Logos-PGL50H-FBG484--6
Create directory 'example_design' ...
Create directory 'example_design\bench' ...
Create directory 'example_design\rtl' ...
Create directory 'example_design\rtl\Debug_core' ...
Create directory 'example_design\rtl\Debug_core\debug_core' ...
Create directory 'example_design\rtl\Debug_core\jtag_hub' ...
Create directory 'pnr' ...
Create directory 'rtl' ...
Create directory 'rtl\common' ...
Create directory 'rtl\hsst' ...
Create directory 'rtl\synplify' ...
Create directory 'sim' ...
Create directory 'sim_lib\modelsim' ...
Copy 'readme.txt' ...
Copy 'example_design\rtl\led' to 'example_design\rtl' ...
Copy 'example_design\rtl\mdio' to 'example_design\rtl' ...
Copy 'example_design\rtl\pkg_gen' to 'example_design\rtl' ...
Copy 'example_design\rtl\reset_and_sync' to 'example_design\rtl' ...
Copy 'example_design\rtl\Debug_core\debug_core\debug_core.v' to 'example_design\rtl\Debug_core\debug_core' ...
Copy 'example_design\rtl\Debug_core\debug_core\rtl' to 'example_design\rtl\Debug_core\debug_core' ...
Copy 'example_design\rtl\Debug_core\jtag_hub\jtag_hub.v' to 'example_design\rtl\Debug_core\jtag_hub' ...
Copy 'example_design\rtl\Debug_core\jtag_hub\rtl' to 'example_design\rtl\Debug_core\jtag_hub' ...
Copy 'example_design\rtl\reg_slave' to 'example_design\rtl' ...
Copy 'example_design\rtl\uart_ctrl_32bit' to 'example_design\rtl' ...
Copy 'example_design\bench\ipsxb_qsgmii_dut_top_tb.v.xml' to 'example_design\bench' ...
Copy 'example_design\bench\ipsxb_qsgmii_dut_sim_top.v.xml' to 'example_design\bench' ...
Copy 'example_design\rtl\ipsxb_qsgmii_onboard_top.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipsxb_qsgmii_dut_top.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipsxb_bus_allocator.v' to 'example_design\rtl' ...
Copy 'pnr\core_only' to 'pnr' ...
Copy 'pnr\example_design' to 'pnr' ...
Copy 'rtl\common\async_fifo_deep16_width2.v' to 'rtl\common' ...
Copy 'rtl\common\fifo_128depth_16_width.v' to 'rtl\common' ...
Copy 'rtl\common\ipm_distributed_fifo_ctr_v1_0.v' to 'rtl\common' ...
Copy 'rtl\common\ipm_distributed_fifo_v1_2_async_fifo_deep16_width2.v' to 'rtl\common' ...
Copy 'rtl\common\ipm_distributed_sdpram_v1_2_async_fifo_deep16_width2.v' to 'rtl\common' ...
Copy 'rtl\common\ipml_fifo_ctrl_v1_3.v' to 'rtl\common' ...
Copy 'rtl\common\ipml_fifo_v1_5_fifo_128depth_16_width.v' to 'rtl\common' ...
Copy 'rtl\common\ipml_sdpram_v1_5_fifo_128depth_16_width.v' to 'rtl\common' ...
Copy 'rtl\common\ips2l_sgmii_apb_union_v1_0.v' to 'rtl\common' ...
Copy 'rtl\common\ips_sgmii_sync_v1_0.v' to 'rtl\common' ...
Copy 'rtl\hsst\ipmxb_qsgmii_hsst' to 'rtl\hsst' ...
Copy 'rtl\synplify\ips_sgmii_apb_master_v1_9.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_clk_gen_v1_9.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_fifo_sync_v1_1a.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_ge_pcs_auto_neg_v1_9a.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_ge_pcs_rd_controller_v1_0.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_ge_pcs_rx_sm_v1_9.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_ge_pcs_tx_sm_v1_9c.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_handshake_sync_v1_0.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_manage_reg_v1_9.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_mdio_slave_v1_9a.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_miim_slave_v1_9a.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_rx_elastic_buffer_v1_9.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ips_sgmii_sync_block_v1_9.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ipsxb_qsgmii_pcs_rx_adapt_v1_0.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ipsxb_qsgmii_pcs_rx_sw_v1_0.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ipsxb_qsgmii_pcs_tx_adapt_v1_0.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ipsxb_qsgmii_pcs_tx_sw_v1_0.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\ipsxb_qsgmii_v1_0_vpAll.vp' to 'rtl\synplify' ...
Copy 'rtl\ipsxb_sgmii_ge_pcs_core_v1_0.v.xml' to 'rtl' ...
Copy 'rtl\ipsxb_sgmii_core_v1_0.v.xml' to 'rtl' ...
Copy 'rtl\ipsxb_qsgmii_pcs_rx_v1_0.v' to 'rtl' ...
Copy 'rtl\ipsxb_qsgmii_pcs_tx_v1_0.v' to 'rtl' ...
Copy 'rtl\ipsxb_qsgmii_pcs_core_v1_0.v.xml' to 'rtl' ...
Copy 'rtl\ipsxb_qsgmii_pcs_reset_gen_v1_0.v.xml' to 'rtl' ...
Copy 'ipsxb_qsgmii_wrapper_v1_0.v.xml' ...
Copy 'sim\modelsim' to 'sim' ...
Copy 'sim_lib\modelsim' to 'sim_lib' ...
Compile file 'rtl\ipsxb_sgmii_core_v1_0.v.xml' to 'rtl\ipsxb_sgmii_core_v1_0_qsgmii_test.v' ...
Compile file 'rtl\ipsxb_sgmii_ge_pcs_core_v1_0.v.xml' to 'rtl\ipsxb_sgmii_ge_pcs_core_v1_0_qsgmii_test.v' ...
Compile file 'rtl\ipsxb_qsgmii_pcs_reset_gen_v1_0.v.xml' to 'rtl\ipsxb_qsgmii_pcs_reset_gen_v1_0.v' ...
Compile file 'rtl\ipsxb_qsgmii_pcs_core_v1_0.v.xml' to 'rtl\ipsxb_qsgmii_pcs_core_v1_0_qsgmii_test.v' ...
Compile file 'ipsxb_qsgmii_wrapper_v1_0.v.xml' to 'qsgmii_test.v' ...
Found top module 'qsgmii_test' in file 'qsgmii_test.v'.
Compile file 'example_design\rtl\ipsxb_qsgmii_dut_top.v.xml' to 'example_design\rtl\ipsxb_qsgmii_dut_top_qsgmii_test.v' ...
Compile file 'example_design\rtl\ipsxb_qsgmii_onboard_top.v.xml' to 'example_design\rtl\ipsxb_qsgmii_onboard_top.v' ...
Compile file 'example_design\bench\ipsxb_qsgmii_dut_top_tb.v.xml' to 'example_design\bench\ipsxb_qsgmii_dut_top_tb.v' ...
Compile file 'example_design\bench\ipsxb_qsgmii_dut_sim_top.v.xml' to 'example_design\bench\ipsxb_qsgmii_dut_sim_top.v' ...
Compile file 'pnr\core_only\ipsxb_qsgmii_core_only_v1_0.v.xml' to 'pnr\core_only\ipsxb_qsgmii_core_only_v1_0.v' ...
Run file 'createFiles.tcl' ...
Create template file 'qsgmii_test_tmpl.v' ...
Create template file 'qsgmii_test_tmpl.vhdl' ...
There are 32 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
