<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1716104162570">
  <ports id="1" name="gmem1" type="PortType" coreId="3621216858" bitwidth="32" iftype="IfTypeFifo">
    <dataOutputObjs>getelementptr</dataOutputObjs>
    <dataOutputObjs>call</dataOutputObjs>
  </ports>
  <ports id="2" name="in_memory" type="PortType" coreId="3138844480" bitwidth="64">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="3" name="in_en_clrsts" type="PortType" coreId="3138995856" bitwidth="1">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="4" name="in_m2s_len" type="PortType" coreId="54" bitwidth="32">
    <dataOutputObjs>read</dataOutputObjs>
  </ports>
  <ports id="5" name="outbuf" type="PortType" coreId="3139154768" bitwidth="40" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>call</dataInputObjs>
  </ports>
  <ports id="6" name="outcount41" type="PortType" coreName="FIFO" coreId="3139252672" bitwidth="32" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <ports id="7" name="m2s_enb_clrsts_c" type="PortType" coreName="FIFO_SRL" coreId="3139155776" bitwidth="1" direction="DirOut" iftype="IfTypeRom">
    <dataInputObjs>write</dataInputObjs>
  </ports>
  <edges id="83" source_obj="//@ports.3" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="86" source_obj="//@ports.2" sink_obj="//@blocks.0/@node_objs.1"/>
  <edges id="89" source_obj="//@ports.1" sink_obj="//@blocks.0/@node_objs.2"/>
  <edges id="94" source_obj="//@blocks.0/@node_objs.4" sink_obj="//@ports.6"/>
  <edges id="95" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.4"/>
  <edges id="96" source_obj="//@blocks.0/@node_objs.1" sink_obj="//@blocks.0/@node_objs.5"/>
  <edges id="97" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.0/@node_objs.5"/>
  <edges id="98" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.0/@node_objs.5"/>
  <edges id="99" sink_obj="//@blocks.1/@node_objs.0"/>
  <edges id="100" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="101" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="102" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="103" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.2/@node_objs.0"/>
  <edges id="104" sink_obj="//@blocks.2/@node_objs.0"/>
  <edges id="107" sink_obj="//@blocks.2/@node_objs.1"/>
  <edges id="108" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.2/@node_objs.2"/>
  <edges id="112" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="113" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="114" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="117" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.4"/>
  <edges id="118" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.3/@node_objs.5"/>
  <edges id="119" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="120" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="123" source_obj="//@blocks.4/@node_objs.1" sink_obj="//@blocks.4/@node_objs.2"/>
  <edges id="124" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.4/@node_objs.2"/>
  <edges id="125" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.4/@node_objs.2"/>
  <edges id="128" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="129" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="130" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="131" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="133" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="134" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="135" source_obj="//@blocks.6/@node_objs.1" sink_obj="//@blocks.6/@node_objs.2"/>
  <edges id="138" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.6/@node_objs.3"/>
  <edges id="141" source_obj="//@blocks.6/@node_objs.3" sink_obj="//@blocks.6/@node_objs.4"/>
  <edges id="142" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.6/@node_objs.4"/>
  <edges id="143" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.6/@node_objs.4"/>
  <edges id="144" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="145" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@blocks.8/@node_objs.1"/>
  <edges id="148" source_obj="//@blocks.8/@node_objs.1" sink_obj="//@blocks.8/@node_objs.2"/>
  <edges id="149" source_obj="//@blocks.0/@node_objs.2" sink_obj="//@blocks.8/@node_objs.2"/>
  <edges id="152" source_obj="//@blocks.8/@node_objs.2" sink_obj="//@blocks.8/@node_objs.3"/>
  <edges id="157" source_obj="//@blocks.8/@node_objs.3" sink_obj="//@blocks.8/@node_objs.4"/>
  <edges id="158" source_obj="//@ports.0" sink_obj="//@blocks.8/@node_objs.5"/>
  <edges id="159" source_obj="//@blocks.8/@node_objs.4" sink_obj="//@blocks.8/@node_objs.5"/>
  <edges id="162" source_obj="//@blocks.8/@node_objs.5" sink_obj="//@blocks.8/@node_objs.6"/>
  <edges id="163" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.8/@node_objs.6"/>
  <edges id="168" source_obj="//@ports.0" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="169" source_obj="//@blocks.8/@node_objs.3" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="170" source_obj="//@blocks.6/@node_objs.1" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="171" source_obj="//@blocks.6/@node_objs.2" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="172" source_obj="//@blocks.0/@node_objs.0" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="173" source_obj="//@blocks.8/@node_objs.8" sink_obj="//@ports.4"/>
  <edges id="174" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="175" source_obj="//@blocks.0/@node_objs.3" sink_obj="//@blocks.8/@node_objs.9"/>
  <edges id="177" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.8/@node_objs.11"/>
  <edges id="178" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="179" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="180" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="181" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="182" source_obj="//@blocks.8/@node_objs.9" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="183" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="184" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.9/@node_objs.1"/>
  <edges id="187" source_obj="//@blocks.9/@node_objs.2" sink_obj="//@ports.5"/>
  <edges id="188" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.9/@node_objs.2"/>
  <edges id="189" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.9/@node_objs.3"/>
  <edges id="190" source_obj="//@blocks.9/@node_objs.3" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="191" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="192" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.9/@node_objs.5"/>
  <edges id="194" source_obj="//@blocks.9/@node_objs.5" sink_obj="//@blocks.9/@node_objs.6"/>
  <edges id="195" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9/@node_objs.6"/>
  <edges id="196" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.9/@node_objs.6"/>
  <edges id="197" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="198" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="199" source_obj="//@blocks.9/@node_objs.4" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="200" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="201" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.10/@node_objs.2"/>
  <edges id="202" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.11/@node_objs.0"/>
  <edges id="203" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="297" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.12"/>
  <edges id="298" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1"/>
  <edges id="299" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.2"/>
  <edges id="300" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.3"/>
  <edges id="301" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3"/>
  <edges id="302" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.4"/>
  <edges id="303" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.6"/>
  <edges id="304" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5"/>
  <edges id="305" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.6"/>
  <edges id="306" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.8"/>
  <edges id="307" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7"/>
  <edges id="308" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.9"/>
  <edges id="309" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9"/>
  <edges id="310" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.11"/>
  <edges id="311" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.10"/>
  <edges id="312" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.4" is_back_edge="1"/>
  <edges id="313" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.12"/>
  <edges id="314" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.7" sink_obj="//@blocks.8/@node_objs.10"/>
  <edges id="315" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.6" sink_obj="//@blocks.8/@node_objs.7"/>
  <edges id="316" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.7" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="317" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.8" sink_obj="//@blocks.8/@node_objs.10"/>
  <edges id="318" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.10" sink_obj="//@blocks.9/@node_objs.2"/>
  <edges id="319" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.8" sink_obj="//@blocks.8/@node_objs.9"/>
  <edges id="320" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.6" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="321" edge_type="VirtEdge" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.2/@node_objs.1"/>
  <edges id="322" edge_type="VirtEdge" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="323" edge_type="VirtEdge" source_obj="//@blocks.2/@node_objs.0" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="324" edge_type="VirtEdge" source_obj="//@blocks.2/@node_objs.1" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="325" edge_type="VirtEdge" source_obj="//@blocks.2/@node_objs.0" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="326" edge_type="VirtEdge" source_obj="//@blocks.2/@node_objs.0" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="327" edge_type="VirtEdge" source_obj="//@blocks.3/@node_objs.3" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="328" edge_type="VirtEdge" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.8/@node_objs.8"/>
  <edges id="329" edge_type="VirtEdge" source_obj="//@blocks.3/@node_objs.4" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="330" edge_type="VirtEdge" source_obj="//@blocks.3/@node_objs.4" sink_obj="//@blocks.9/@node_objs.1"/>
  <edges id="331" edge_type="VirtEdge" source_obj="//@blocks.3/@node_objs.3" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="332" edge_type="VirtEdge" source_obj="//@blocks.3/@node_objs.4" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="333" edge_type="VirtEdge" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="334" edge_type="VirtEdge" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="335" edge_type="VirtEdge" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.10/@node_objs.1"/>
  <blocks id="20" name="entry" type="BlockType">
    <controlOutputObjs>if.end20</controlOutputObjs>
    <controlOutputObjs>if.then</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="10" name="in_m2s_len_read" coreId="108" bitwidth="32" opcode="read" m_display="0" m_topoIndex="1" m_clusterGroupNumber="-1">
      <dataInputObjs>in_m2s_len</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="11" name="in_en_clrsts_read" coreId="108" bitwidth="1" opcode="read" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <dataInputObjs>in_en_clrsts</dataInputObjs>
      <dataOutputObjs>write</dataOutputObjs>
      <dataOutputObjs>br</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="12" name="in_memory_read" coreId="0" bitwidth="64" opcode="read" m_display="0" m_topoIndex="3" m_clusterGroupNumber="-1">
      <dataInputObjs>in_memory</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="13" name="dec_phi_loc" coreId="108" bitwidth="32" opcode="alloca" m_display="0" m_topoIndex="4" m_clusterGroupNumber="-1">
      <dataOutputObjs>call</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="15" name="m2s_enb_clrsts_c_write_ln0" coreName="FIFO_SRL" implIndex="srl" control="no" opType="fifo" coreId="81" opcode="write" m_display="0" m_delay="3.63" m_topoIndex="5" m_clusterGroupNumber="-1">
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>m2s_enb_clrsts_c</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="19" name="br_ln97" lineNumber="97" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="1948283745" contextFuncName="paralleltostreamwithburst" opcode="br" m_display="0" m_topoIndex="6" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="97" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>read</dataInputObjs>
      <controlInputObjs>if.then</controlInputObjs>
      <controlInputObjs>if.end20</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>97</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="23" name="if.then" type="BlockType">
    <controlInputObjs>entry</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>if.then1</controlOutputObjs>
    <controlOutputObjs>VITIS_LOOP_102_1</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="21" name="first_load" lineNumber="98" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="108" contextFuncName="paralleltostreamwithburst" bitwidth="1" opcode="load" m_display="0" m_topoIndex="7" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="98" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataOutputObjs>br</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="22" name="br_ln98" lineNumber="98" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="0" contextFuncName="paralleltostreamwithburst" opcode="br" m_display="0" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="98" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>load</dataInputObjs>
      <controlInputObjs>VITIS_LOOP_102_1</controlInputObjs>
      <controlInputObjs>if.then1</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>98</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="27" name="if.then1" type="BlockType">
    <controlInputObjs>if.then</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>VITIS_LOOP_102_1</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="24" name="m2s_len_write_ln99" lineNumber="99" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139334688" contextFuncName="paralleltostreamwithburst" opcode="store" m_display="0" m_topoIndex="9" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="99" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>read</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="25" name="first_write_ln100" lineNumber="100" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="0" contextFuncName="paralleltostreamwithburst" opcode="store" m_display="0" m_delay="1.58" m_topoIndex="10" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="100" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="26" name="br_ln101" lineNumber="101" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="0" contextFuncName="paralleltostreamwithburst" opcode="br" m_display="0" m_topoIndex="11" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="101" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <controlInputObjs>VITIS_LOOP_102_1</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>99</validLinenumbers>
      <validLinenumbers>100</validLinenumbers>
      <validLinenumbers>101</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="34" name="VITIS_LOOP_102_1" type="BlockType">
    <controlInputObjs>if.then</controlInputObjs>
    <controlInputObjs>if.then1</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>do.body</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="28" name="idx" coreId="3139574016" bitwidth="64" opcode="alloca" m_display="0" m_topoIndex="12" m_clusterGroupNumber="-1">
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="29" name="count" originalName="count" coreId="0" bitwidth="32" opcode="alloca" m_display="0" m_topoIndex="13" m_clusterGroupNumber="-1">
      <dataOutputObjs>store</dataOutputObjs>
      <dataOutputObjs>load</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="30" name="m2s_len_load" lineNumber="103" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139585728" contextFuncName="paralleltostreamwithburst" bitwidth="32" opcode="load" m_display="0" m_topoIndex="14" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="103" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataOutputObjs>store</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="31" name="count_write_ln102" lineNumber="102" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139549344" contextFuncName="paralleltostreamwithburst" opcode="store" m_display="0" m_delay="1.58" m_topoIndex="15" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="102" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>load</dataInputObjs>
      <dataInputObjs>alloca</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="32" name="idx_write_ln102" lineNumber="102" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139566632" contextFuncName="paralleltostreamwithburst" opcode="store" m_display="0" m_delay="1.58" m_topoIndex="16" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="102" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>alloca</dataInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="33" name="br_ln102" lineNumber="102" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139370768" contextFuncName="paralleltostreamwithburst" opcode="br" m_display="0" m_topoIndex="17" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="102" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <controlInputObjs>do.body</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>103</validLinenumbers>
      <validLinenumbers>102</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="39" name="do.body" type="BlockType">
    <controlInputObjs>VITIS_LOOP_102_1</controlInputObjs>
    <controlInputObjs>do.cond.do.body_crit_edge</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>VITIS_LOOP_110_2</controlOutputObjs>
    <controlOutputObjs>if.else</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="35" name="count_2" originalName="count" coreId="3139391312" bitwidth="32" opcode="load" nodeLabel="1.0" m_display="0" m_topoIndex="18" m_clusterGroupNumber="-1">
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="37" name="icmp_ln103" lineNumber="103" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="icmp_ln103_fu_213_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="paralleltostreamwithburst" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="2.47" m_topoIndex="19" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="103" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="38" name="br_ln103" lineNumber="103" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139357240" contextFuncName="paralleltostreamwithburst" opcode="br" nodeLabel="1.0" m_display="0" m_delay="1.58" m_topoIndex="20" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="103" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>if.else</controlInputObjs>
      <controlInputObjs>VITIS_LOOP_110_2</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>103</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="42" name="if.else" type="BlockType">
    <controlInputObjs>do.body</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>VITIS_LOOP_110_2</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="40" name="first_write_ln107" lineNumber="107" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139353856" contextFuncName="paralleltostreamwithburst" opcode="store" nodeLabel="1.0" m_display="0" m_delay="1.58" m_topoIndex="21" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="107" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="41" name="br_ln0" coreId="0" opcode="br" nodeLabel="1.0" m_display="0" m_delay="1.58" m_topoIndex="22" m_clusterGroupNumber="-1">
      <controlInputObjs>VITIS_LOOP_110_2</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>107</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="48" name="VITIS_LOOP_110_2" type="BlockType">
    <controlInputObjs>do.body</controlInputObjs>
    <controlInputObjs>if.else</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>for.body.lr.ph</controlOutputObjs>
    <controlOutputObjs>do.condthread-pre-split</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="43" name="count_1" originalName="count" coreId="3139351184" bitwidth="32" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="23" m_clusterGroupNumber="-1">
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>trunc</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>readreq</dataOutputObjs>
      <dataOutputObjs>write</dataOutputObjs>
      <dataOutputObjs>sext</dataOutputObjs>
      <controlInputObjs>if.else</controlInputObjs>
      <controlInputObjs>do.body</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="44" name="trunc_ln90" lineNumber="90" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="trunc_ln90_fu_225_p1" coreId="3139352344" contextFuncName="paralleltostreamwithburst" bitwidth="31" opcode="trunc" nodeLabel="1.0" m_display="0" m_topoIndex="24" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="90" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="45" name="sub" lineNumber="90" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="sub_fu_229_p2" coreName="Adder" implIndex="fabric" control="no" opType="add" coreId="1" contextFuncName="paralleltostreamwithburst" bitwidth="31" opcode="add" nodeLabel="1.0" m_display="0" m_delay="2.52" m_topoIndex="25" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="90" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>trunc</dataInputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="46" name="icmp_ln110" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="icmp_ln110_fu_235_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="paralleltostreamwithburst" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="2.47" m_topoIndex="26" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="47" name="br_ln110" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139263296" contextFuncName="paralleltostreamwithburst" opcode="br" nodeLabel="1.0" m_display="0" m_topoIndex="27" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>do.condthread-pre-split</controlInputObjs>
      <controlInputObjs>for.body.lr.ph</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>90</validLinenumbers>
      <validLinenumbers>110</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="51" name="do.condthread-pre-split" type="BlockType">
    <controlInputObjs>VITIS_LOOP_110_2</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>do.cond</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="49" name="m2s_len_load_1" lineNumber="136" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="1869833586" contextFuncName="paralleltostreamwithburst" bitwidth="32" opcode="load" nodeLabel="2.0" m_display="0" m_topoIndex="32" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="136" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="50" name="br_ln174" lineNumber="174" fileName="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" fileDirectory=".." coreId="3139166672" contextFuncName="write" opcode="br" nodeLabel="2.0" m_display="0" m_delay="1.58" m_topoIndex="33" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" linenumber="174" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="write"/>
      <controlInputObjs>do.cond</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h">
      <validLinenumbers>174</validLinenumbers>
    </fileValidLineNumbers>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>136</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="64" name="for.body.lr.ph" type="BlockType">
    <controlInputObjs>VITIS_LOOP_110_2</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>do.cond</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="52" name="idx_load" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139252192" contextFuncName="paralleltostreamwithburst" bitwidth="64" opcode="load" nodeLabel="1.0" m_display="0" m_topoIndex="28" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>shl</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="53" name="shl_ln110" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="shl_ln110_fu_241_p2" coreId="3139370768" contextFuncName="paralleltostreamwithburst" bitwidth="64" opcode="shl" nodeLabel="1.0" m_display="0" m_topoIndex="29" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="54" name="add_ln110" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="add_ln110_fu_247_p2" coreName="Adder" implIndex="fabric" control="no" opType="add" coreId="1" contextFuncName="paralleltostreamwithburst" bitwidth="64" opcode="add" nodeLabel="1.0" m_display="0" m_delay="3.52" m_topoIndex="30" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>shl</dataInputObjs>
      <dataInputObjs>read</dataInputObjs>
      <dataOutputObjs>partselect</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="55" name="trunc_ln1" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="trunc_ln1_reg_356" coreId="0" contextFuncName="paralleltostreamwithburst" bitwidth="62" opcode="partselect" nodeLabel="1.0" m_display="0" m_topoIndex="31" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>sext</dataOutputObjs>
      <dataOutputObjs>call</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="56" name="sext_ln110" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="sext_ln110_fu_262_p1" coreId="0" contextFuncName="paralleltostreamwithburst" bitwidth="64" opcode="sext" nodeLabel="3.0" m_display="0" m_topoIndex="34" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>partselect</dataInputObjs>
      <dataOutputObjs>getelementptr</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="57" name="gmem1_addr" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139348288" contextFuncName="paralleltostreamwithburst" bitwidth="32" opcode="getelementptr" nodeLabel="3.0" m_display="0" m_topoIndex="35" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>gmem1</dataInputObjs>
      <dataInputObjs>sext</dataInputObjs>
      <dataOutputObjs>readreq</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="58" name="empty" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreName="m_axi" implIndex="m_axi" control="no" opType="adapter" coreId="113" contextFuncName="paralleltostreamwithburst" bitwidth="1" opcode="readreq" nodeLabel="3.0" nodeLatency="15" m_display="0" m_delay="7.3" m_topoIndex="36" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>getelementptr</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="59" name="empty_56" coreId="0" bitwidth="32" opcode="wait" nodeLabel="19.0" m_display="0" m_topoIndex="37" m_clusterGroupNumber="-1"/>
    <node_objs xsi:type="cdfg:CdfgNode" id="60" name="_ln110" lineNumber="110" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_161" coreId="3139256896" contextFuncName="paralleltostreamwithburst" opcode="call" nodeLabel="19.0" nodeLatency="1" m_display="0" m_delay="4.05" m_topoIndex="38" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="110" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>gmem1</dataInputObjs>
      <dataInputObjs>partselect</dataInputObjs>
      <dataInputObjs>trunc</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>read</dataInputObjs>
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>outbuf</dataOutputObjs>
      <constName>paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="61" name="dec_phi_loc_load" coreId="1702129152" bitwidth="32" opcode="load" nodeLabel="21.0" m_display="0" m_topoIndex="39" m_clusterGroupNumber="-1">
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="62" name="empty_57" coreId="3139258464" bitwidth="32" opcode="wait" nodeLabel="21.0" m_display="0" m_topoIndex="40" m_clusterGroupNumber="-1"/>
    <node_objs xsi:type="cdfg:CdfgNode" id="63" name="br_ln0" coreId="3139574016" opcode="br" nodeLabel="21.0" m_display="0" m_delay="1.58" m_topoIndex="41" m_clusterGroupNumber="-1">
      <controlInputObjs>do.cond</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>110</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="72" name="do.cond" type="BlockType">
    <controlInputObjs>do.condthread-pre-split</controlInputObjs>
    <controlInputObjs>for.body.lr.ph</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>if.end20.loopexit</controlOutputObjs>
    <controlOutputObjs>do.cond.do.body_crit_edge</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="65" name="empty_58" lineNumber="136" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="0" contextFuncName="paralleltostreamwithburst" bitwidth="32" opcode="phi" nodeLabel="21.0" m_display="0" m_topoIndex="42" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="136" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>load</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <controlInputObjs>do.condthread-pre-split</controlInputObjs>
      <controlInputObjs>for.body.lr.ph</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="66" name="idx_load_2" lineNumber="134" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="0" contextFuncName="paralleltostreamwithburst" bitwidth="64" opcode="load" nodeLabel="21.0" m_display="0" m_topoIndex="43" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="134" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>alloca</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="67" name="outcount41_write_ln174" lineNumber="174" fileName="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" fileDirectory=".." coreName="FIFO" implIndex="memory" control="no" opType="fifo" coreId="78" contextFuncName="write" opcode="write" nodeLabel="21.0" m_display="0" m_delay="3.56" m_topoIndex="44" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h" linenumber="174" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="write"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>outcount41</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="68" name="sext_ln134" lineNumber="134" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="sext_ln134_fu_276_p1" coreId="3139506368" contextFuncName="paralleltostreamwithburst" bitwidth="64" opcode="sext" nodeLabel="21.0" m_display="0" m_topoIndex="45" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="134" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="69" name="add_ln134" lineNumber="134" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="add_ln134_fu_280_p2" coreName="Adder" implIndex="fabric" control="no" opType="add" coreId="1" contextFuncName="paralleltostreamwithburst" bitwidth="64" opcode="add" nodeLabel="21.0" m_display="0" m_delay="3.52" m_topoIndex="46" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="134" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>sext</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="70" name="icmp_ln136" lineNumber="136" fileName="hls_userdma/userdma.cpp" fileDirectory=".." rtlName="icmp_ln136_fu_286_p2" coreName="Cmp" implIndex="auto" control="no" opType="icmp" coreId="9" contextFuncName="paralleltostreamwithburst" bitwidth="1" opcode="icmp" nodeLabel="21.0" m_display="0" m_delay="2.47" m_topoIndex="47" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="136" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="71" name="br_ln136" lineNumber="136" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="0" contextFuncName="paralleltostreamwithburst" opcode="br" nodeLabel="21.0" m_display="0" m_topoIndex="48" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="136" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>do.cond.do.body_crit_edge</controlInputObjs>
      <controlInputObjs>if.end20.loopexit</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h">
      <validLinenumbers>174</validLinenumbers>
    </fileValidLineNumbers>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>136</validLinenumbers>
      <validLinenumbers>134</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="76" name="do.cond.do.body_crit_edge" type="BlockType">
    <controlInputObjs>do.cond</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>do.body</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="73" name="count_write_ln136" lineNumber="136" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139597872" contextFuncName="paralleltostreamwithburst" opcode="store" nodeLabel="21.0" m_display="0" m_delay="1.58" m_topoIndex="49" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="136" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>alloca</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="74" name="idx_write_ln136" lineNumber="136" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="3139218048" contextFuncName="paralleltostreamwithburst" opcode="store" nodeLabel="21.0" m_display="0" m_delay="1.58" m_topoIndex="50" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="136" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>alloca</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="75" name="br_ln136" lineNumber="136" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="1330007625" contextFuncName="paralleltostreamwithburst" opcode="br" nodeLabel="21.0" m_display="0" m_topoIndex="51" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="136" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
      <controlInputObjs>do.body</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>136</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="78" name="if.end20.loopexit" type="BlockType">
    <controlInputObjs>do.cond</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>if.end20</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="77" name="br_ln0" coreId="3139577312" opcode="br" nodeLabel="21.0" m_display="0" m_topoIndex="52" m_clusterGroupNumber="-1">
      <controlInputObjs>if.end20</controlInputObjs>
    </node_objs>
  </blocks>
  <blocks id="80" name="if.end20" type="BlockType">
    <controlInputObjs>entry</controlInputObjs>
    <controlInputObjs>if.end20.loopexit</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="79" name="_ln138" lineNumber="138" fileName="hls_userdma/userdma.cpp" fileDirectory=".." coreId="0" contextFuncName="paralleltostreamwithburst" opcode="ret" nodeLabel="21.0" m_display="0" m_topoIndex="53" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="hls_userdma/userdma.cpp" linenumber="138" fileDirectory="/home/ubuntu/SoC_Design/homework/ASoC_lab4_FSIC_FPGA/vivado/vitis_prj" functionName="paralleltostreamwithburst"/>
    </node_objs>
    <fileValidLineNumbers fileName="hls_userdma/userdma.cpp">
      <validLinenumbers>138</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <ScheduleInfo time="6"/>
  <ScheduleInfo time="7"/>
  <ScheduleInfo time="8"/>
  <ScheduleInfo time="9"/>
  <ScheduleInfo time="10"/>
  <ScheduleInfo time="11"/>
  <ScheduleInfo time="12"/>
  <ScheduleInfo time="13"/>
  <ScheduleInfo time="14"/>
  <ScheduleInfo time="15"/>
  <ScheduleInfo time="16"/>
  <ScheduleInfo time="17"/>
  <ScheduleInfo time="18"/>
  <ScheduleInfo time="19"/>
  <ScheduleInfo time="20"/>
  <ScheduleInfo time="21"/>
  <regnodes realName="in_memory_read_reg_311">
    <nodeIds>12</nodeIds>
  </regnodes>
  <regnodes realName="dec_phi_loc_reg_316">
    <nodeIds>13</nodeIds>
  </regnodes>
  <regnodes realName="in_en_clrsts_read_reg_307">
    <nodeIds>11</nodeIds>
  </regnodes>
  <regnodes realName="trunc_ln1_reg_356">
    <nodeIds>55</nodeIds>
  </regnodes>
  <regnodes realName="icmp_ln110_reg_352">
    <nodeIds>46</nodeIds>
  </regnodes>
  <regnodes realName="sub_reg_347">
    <nodeIds>45</nodeIds>
  </regnodes>
  <regnodes realName="empty_58_reg_152">
    <nodeIds>65</nodeIds>
  </regnodes>
  <regnodes realName="gmem1_addr_reg_367">
    <nodeIds>57</nodeIds>
  </regnodes>
  <regnodes realName="idx_reg_325">
    <nodeIds>28</nodeIds>
  </regnodes>
  <regnodes realName="trunc_ln90_reg_342">
    <nodeIds>44</nodeIds>
  </regnodes>
  <regnodes realName="count_1_reg_139">
    <nodeIds>43</nodeIds>
  </regnodes>
  <regnodes realName="in_m2s_len_read_reg_302">
    <nodeIds>10</nodeIds>
  </regnodes>
  <regnodes realName="m2s_len_load_1_reg_362">
    <nodeIds>49</nodeIds>
  </regnodes>
  <regnodes realName="count_reg_332">
    <nodeIds>29</nodeIds>
  </regnodes>
  <expressionNodes realName="trunc_ln1_fu_252">
    <nodeIds>55</nodeIds>
  </expressionNodes>
  <expressionNodes realName="idx_fu_92">
    <nodeIds>28</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln136_fu_286">
    <nodeIds>70</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln110_fu_262">
    <nodeIds>56</nodeIds>
  </expressionNodes>
  <expressionNodes realName="count_fu_96">
    <nodeIds>29</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln103_fu_213">
    <nodeIds>37</nodeIds>
  </expressionNodes>
  <expressionNodes realName="count_1_phi_fu_144">
    <nodeIds>43</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln90_fu_225">
    <nodeIds>44</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln110_fu_235">
    <nodeIds>46</nodeIds>
  </expressionNodes>
  <expressionNodes realName="dec_phi_loc_fu_88">
    <nodeIds>13</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sext_ln134_fu_276">
    <nodeIds>68</nodeIds>
  </expressionNodes>
  <expressionNodes realName="shl_ln110_fu_241">
    <nodeIds>53</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln110_fu_247">
    <nodeIds>54</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_fu_229">
    <nodeIds>45</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln134_fu_280">
    <nodeIds>69</nodeIds>
  </expressionNodes>
  <expressionNodes realName="empty_58_phi_fu_155">
    <nodeIds>65</nodeIds>
  </expressionNodes>
  <expressionNodes realName="gmem1_addr_fu_265">
    <nodeIds>57</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_110_2_fu_161">
    <nodeIds>60</nodeIds>
  </moduleNodes>
  <ioNodes realName="write_ln0_write_fu_118">
    <nodeIds>15</nodeIds>
  </ioNodes>
  <ioNodes realName="count_2_load_fu_209">
    <nodeIds>35</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_load_fu_176">
    <nodeIds>30</nodeIds>
    <nodeIds>49</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_load_fu_180">
    <nodeIds>52</nodeIds>
    <nodeIds>66</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln102_store_fu_204">
    <nodeIds>32</nodeIds>
  </ioNodes>
  <ioNodes realName="in_en_clrsts_read_read_fu_106">
    <nodeIds>11</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln107_store_fu_219">
    <nodeIds>40</nodeIds>
  </ioNodes>
  <ioNodes realName="first_load_load_fu_183">
    <nodeIds>21</nodeIds>
  </ioNodes>
  <ioNodes realName="dec_phi_loc_load_load_fu_272">
    <nodeIds>61</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln136_store_fu_297">
    <nodeIds>74</nodeIds>
  </ioNodes>
  <ioNodes realName="grp_readreq_fu_126">
    <nodeIds>58</nodeIds>
  </ioNodes>
  <ioNodes realName="in_m2s_len_read_read_fu_100">
    <nodeIds>10</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln136_store_fu_292">
    <nodeIds>73</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln99_store_fu_187">
    <nodeIds>24</nodeIds>
  </ioNodes>
  <ioNodes realName="in_memory_read_read_fu_112">
    <nodeIds>12</nodeIds>
  </ioNodes>
  <ioNodes realName="write_ln174_write_fu_132">
    <nodeIds>67</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln100_store_fu_193">
    <nodeIds>25</nodeIds>
  </ioNodes>
  <ioNodes realName="store_ln102_store_fu_199">
    <nodeIds>31</nodeIds>
  </ioNodes>
  <ioPorts name="gmem1">
    <contents name="call">
      <nodeIds>60</nodeIds>
    </contents>
    <contents name="readreq">
      <nodeIds>58</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="in_en_clrsts">
    <contents name="read">
      <nodeIds>11</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="in_m2s_len">
    <contents name="read">
      <nodeIds>10</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="in_memory">
    <contents name="read">
      <nodeIds>12</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="m2s_enb_clrsts_c">
    <contents name="write">
      <nodeIds>15</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="outbuf">
    <contents name="call">
      <nodeIds>60</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="outcount41">
    <contents name="write">
      <nodeIds>67</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
      <operations id="12" stage="1" latency="1"/>
      <operations id="13" stage="1" latency="1"/>
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="18" stage="1" latency="1"/>
      <operations id="19" stage="1" latency="1"/>
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="26" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="32" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="43" stage="1" latency="1"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="52" stage="1" latency="1"/>
      <operations id="53" stage="1" latency="1"/>
      <operations id="54" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
    </states>
    <states id="3">
      <operations id="49" stage="1" latency="1"/>
      <operations id="50" stage="1" latency="1"/>
    </states>
    <states id="4">
      <operations id="56" stage="1" latency="1"/>
      <operations id="57" stage="1" latency="1"/>
      <operations id="58" stage="16" latency="16"/>
    </states>
    <states id="5">
      <operations id="58" stage="15" latency="16"/>
    </states>
    <states id="6">
      <operations id="58" stage="14" latency="16"/>
    </states>
    <states id="7">
      <operations id="58" stage="13" latency="16"/>
    </states>
    <states id="8">
      <operations id="58" stage="12" latency="16"/>
    </states>
    <states id="9">
      <operations id="58" stage="11" latency="16"/>
    </states>
    <states id="10">
      <operations id="58" stage="10" latency="16"/>
    </states>
    <states id="11">
      <operations id="58" stage="9" latency="16"/>
    </states>
    <states id="12">
      <operations id="58" stage="8" latency="16"/>
    </states>
    <states id="13">
      <operations id="58" stage="7" latency="16"/>
    </states>
    <states id="14">
      <operations id="58" stage="6" latency="16"/>
    </states>
    <states id="15">
      <operations id="58" stage="5" latency="16"/>
    </states>
    <states id="16">
      <operations id="58" stage="4" latency="16"/>
    </states>
    <states id="17">
      <operations id="58" stage="3" latency="16"/>
    </states>
    <states id="18">
      <operations id="58" stage="2" latency="16"/>
    </states>
    <states id="19">
      <operations id="58" stage="1" latency="16"/>
    </states>
    <states id="20">
      <operations id="59" stage="1" latency="1"/>
      <operations id="60" stage="2" latency="2"/>
    </states>
    <states id="21">
      <operations id="60" stage="1" latency="2"/>
    </states>
    <states id="22">
      <operations id="61" stage="1" latency="1"/>
      <operations id="62" stage="1" latency="1"/>
      <operations id="63" stage="1" latency="1"/>
      <operations id="65" stage="1" latency="1"/>
      <operations id="66" stage="1" latency="1"/>
      <operations id="67" stage="1" latency="1"/>
      <operations id="68" stage="1" latency="1"/>
      <operations id="69" stage="1" latency="1"/>
      <operations id="70" stage="1" latency="1"/>
      <operations id="71" stage="1" latency="1"/>
      <operations id="73" stage="1" latency="1"/>
      <operations id="74" stage="1" latency="1"/>
      <operations id="75" stage="1" latency="1"/>
      <operations id="77" stage="1" latency="1"/>
      <operations id="79" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="22">
      <condition id="-1"/>
    </transitions>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="22">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="6" outState="7">
      <condition id="-1"/>
    </transitions>
    <transitions inState="7" outState="8">
      <condition id="-1"/>
    </transitions>
    <transitions inState="8" outState="9">
      <condition id="-1"/>
    </transitions>
    <transitions inState="9" outState="10">
      <condition id="-1"/>
    </transitions>
    <transitions inState="10" outState="11">
      <condition id="-1"/>
    </transitions>
    <transitions inState="11" outState="12">
      <condition id="-1"/>
    </transitions>
    <transitions inState="12" outState="13">
      <condition id="-1"/>
    </transitions>
    <transitions inState="13" outState="14">
      <condition id="-1"/>
    </transitions>
    <transitions inState="14" outState="15">
      <condition id="-1"/>
    </transitions>
    <transitions inState="15" outState="16">
      <condition id="-1"/>
    </transitions>
    <transitions inState="16" outState="17">
      <condition id="-1"/>
    </transitions>
    <transitions inState="17" outState="18">
      <condition id="-1"/>
    </transitions>
    <transitions inState="18" outState="19">
      <condition id="-1"/>
    </transitions>
    <transitions inState="19" outState="20">
      <condition id="-1"/>
    </transitions>
    <transitions inState="20" outState="21">
      <condition id="-1"/>
    </transitions>
    <transitions inState="21" outState="22">
      <condition id="-1"/>
    </transitions>
    <transitions inState="22" outState="2">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="paralleltostreamwithburst" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="-1" mMaxLatency="-1">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>4</subRegions>
      <subRegions>5</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>20</basicBlocks>
      <basicBlocks>23</basicBlocks>
      <basicBlocks>27</basicBlocks>
      <basicBlocks>34</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="VITIS_LOOP_102_1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="-1" mMaxLatency="-1" mType="1">
      <basicBlocks>39</basicBlocks>
      <basicBlocks>42</basicBlocks>
      <basicBlocks>48</basicBlocks>
      <basicBlocks>51</basicBlocks>
      <basicBlocks>64</basicBlocks>
      <basicBlocks>72</basicBlocks>
      <basicBlocks>76</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Region 1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>78</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="5" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>80</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
