// Seed: 365334880
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1
    , id_6,
    input wor id_2,
    input tri id_3,
    input uwire id_4
);
  module_0();
  assign id_6 = "" ^ 1;
endmodule
module module_2 (
    input wand id_0,
    input wire id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input wand id_5,
    output uwire id_6,
    input supply1 id_7,
    input uwire id_8,
    output supply0 id_9,
    output wire id_10,
    input tri0 id_11,
    output wand id_12,
    input wand id_13,
    output tri0 id_14,
    input tri0 id_15
);
  wire id_17, id_18, id_19;
  supply1 id_20, id_21;
  module_0();
  assign id_2 = id_5;
  wire id_22, id_23;
  wire id_24;
  assign id_9 = id_20;
  wire id_25;
  wire id_26;
endmodule
