          //Shift Right Logical (SRL) - Test 0
          
          //Test normal shift where register with shift amount contains value (<16)
0000 c1ff lbi r1,0xFF  //r1 = 0xFF3A
0002 913a slbi r1, 0x3a
0004 c206 lbi r2, 0x06
0006 d14f srl r3, r1, r2  
0008 0000 halt		//r3 should be 0x03FC
          
