{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747201483691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747201483691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 13:44:35 2025 " "Processing started: Wed May 14 13:44:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747201483691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747201483691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_P4 -c VGA_P4 " "Command: quartus_sta VGA_P4 -c VGA_P4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747201483691 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1747201483729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1747201484186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747201484211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1747201484211 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_P4.SDC " "Reading SDC File: 'VGA_P4.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1747201484912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 14 DRAM_CLK port " "Ignored filter at VGA_P4.sdc(14): DRAM_CLK could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VGA_P4.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at VGA_P4.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484920 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 25 altera_reserved_tck port or pin or register or keeper or net " "Ignored filter at VGA_P4.sdc(25): altera_reserved_tck could not be matched with a port or pin or register or keeper or net" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock VGA_P4.sdc 25 Argument <targets> is not an object ID " "Ignored create_clock at VGA_P4.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484920 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 26 altera_reserved_tdi port " "Ignored filter at VGA_P4.sdc(26): altera_reserved_tdi could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 26 altera_reserved_tck clock " "Ignored filter at VGA_P4.sdc(26): altera_reserved_tck could not be matched with a clock" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay VGA_P4.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at VGA_P4.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay VGA_P4.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at VGA_P4.sdc(26): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 27 altera_reserved_tms port " "Ignored filter at VGA_P4.sdc(27): altera_reserved_tms could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay VGA_P4.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at VGA_P4.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay VGA_P4.sdc 27 Argument -clock is not an object ID " "Ignored set_input_delay at VGA_P4.sdc(27): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 28 altera_reserved_tdo port " "Ignored filter at VGA_P4.sdc(28): altera_reserved_tdo could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 28 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(28): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1747201484921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 54 DRAM_DQ* port " "Ignored filter at VGA_P4.sdc(54): DRAM_DQ* could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 54 clk_dram clock " "Ignored filter at VGA_P4.sdc(54): clk_dram could not be matched with a clock" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay VGA_P4.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at VGA_P4.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay VGA_P4.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at VGA_P4.sdc(54): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay VGA_P4.sdc 55 Argument <targets> is an empty collection " "Ignored set_input_delay at VGA_P4.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay VGA_P4.sdc 55 Argument -clock is not an object ID " "Ignored set_input_delay at VGA_P4.sdc(55): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(65): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 66 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 66 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(66): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 67 DRAM_ADDR* port " "Ignored filter at VGA_P4.sdc(67): DRAM_ADDR* could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 67 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(67): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 67 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(67): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(68): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 69 DRAM_*DQM port " "Ignored filter at VGA_P4.sdc(69): DRAM_*DQM could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(69): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(70): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 71 DRAM_BA* port " "Ignored filter at VGA_P4.sdc(71): DRAM_BA* could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(71): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(72): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 73 DRAM_RAS_N port " "Ignored filter at VGA_P4.sdc(73): DRAM_RAS_N could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(73): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(74): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 75 DRAM_CAS_N port " "Ignored filter at VGA_P4.sdc(75): DRAM_CAS_N could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(75): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(76): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 77 DRAM_WE_N port " "Ignored filter at VGA_P4.sdc(77): DRAM_WE_N could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(77): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(78): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 79 DRAM_CKE port " "Ignored filter at VGA_P4.sdc(79): DRAM_CKE could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(79): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(80): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 81 DRAM_CS_N port " "Ignored filter at VGA_P4.sdc(81): DRAM_CS_N could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(81): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at VGA_P4.sdc(82): Argument -clock is not an object ID" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "VGA_P4.sdc 90 VGA_BLANK port " "Ignored filter at VGA_P4.sdc(90): VGA_BLANK could not be matched with a port" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay VGA_P4.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at VGA_P4.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}  } { { "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" "" { Text "E:/APLSDA/LAB10/VGA_P4/VGA_P4.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1747201484925 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484933 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484933 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747201484933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747201484938 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1747201484939 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1747201484944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747201485000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747201485000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.218 " "Worst-case setup slack is -12.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.218            -301.075 clk_vga  " "  -12.218            -301.075 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.611               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   22.611               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201485002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.359               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.670               0.000 clk_vga  " "    8.670               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201485012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747201485013 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747201485014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.618               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.618               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201485015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201485015 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1747201485045 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1747201485074 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1747201485074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1747201486663 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486766 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486766 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747201486766 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486768 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747201486803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747201486803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.988 " "Worst-case setup slack is -11.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.988            -295.329 clk_vga  " "  -11.988            -295.329 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.152               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   22.152               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201486804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.379               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.553               0.000 clk_vga  " "    8.553               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201486813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747201486814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747201486815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.597               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.597               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201486817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201486817 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1747201486838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1747201486965 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1747201486965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1747201488336 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488441 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488441 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747201488441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488443 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747201488453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747201488453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.341 " "Worst-case setup slack is -7.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.341            -181.107 clk_vga  " "   -7.341            -181.107 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.626               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   28.626               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201488455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.179               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.560               0.000 clk_vga  " "    4.560               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201488466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747201488467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747201488468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.737               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.737               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201488470 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1747201488492 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488807 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488807 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1747201488807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488809 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1747201488818 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1747201488818 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.018 " "Worst-case setup slack is -7.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.018            -172.704 clk_vga  " "   -7.018            -172.704 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.297               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   29.297               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201488823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.168 " "Worst-case hold slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.168               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.260               0.000 clk_vga  " "    4.260               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201488833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747201488835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1747201488836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.737               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.737               0.000 u1\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1747201488837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1747201488837 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747201489548 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1747201489548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 73 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5340 " "Peak virtual memory: 5340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747201489606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 13:44:49 2025 " "Processing ended: Wed May 14 13:44:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747201489606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747201489606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747201489606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747201489606 ""}
