
\documentclass[10pt,a4]{article}
\topmargin-1.0cm
\advance\oddsidemargin-2cm
\advance\evensidemargin-2cm
\textheight8.5in
\textwidth6.4in
\newcommand\bb[1]{\mbox{\em #1}}
\def\baselinestretch{0.9}

\usepackage{multicol}
% The use of the times package forces the use of the type-1 times
% roman font, but the times roman font does not look nice.
% Besides the times roman font still does not print correctly on
% the dopy printer.
%\usepackage{times}

\usepackage{fancyhdr}
\usepackage{origpagecounting}
\usepackage[dvips]{color}
\usepackage[colorlinks]{hyperref}

\newcounter{myEnumCounter}
\newcounter{mySaveCounter}
\renewenvironment{enumerate}{%
  \begin{list}{\arabic{myEnumCounter}.}{\usecounter{myEnumCounter}%
  \setcounter{myEnumCounter}{\value{mySaveCounter}}}
  }{%
  \setcounter{mySaveCounter}{\value{myEnumCounter}}\end{list}%
}
\newcommand\myEnumReset{\setcounter{mySaveCounter}{0}}

\definecolor{gray}{rgb}{0.4,0.4,0.4}

\begin{document}

\thispagestyle{empty}
%\pagestyle{plain}

\pagestyle{fancy}
\fancyhf{}
\cfoot{{\thepage}}
\renewcommand{\headrulewidth}{0pt}
\renewcommand{\footrulewidth}{0pt}
\long\def\ignore#1{}
\sloppypar

%\fancyfoot[C]{\footnotesize \textcolor{gray}{}}


\begin{center}
\hspace{-0.4in}{\huge \bf Adwait Jog}
\vspace*{0.5cm}
\end{center}

\begin{tabbing}
\=xxxxxxxx\=xxxxxxxx\=xxxxxxxx\=\kill
\begin{tabular*}{\linewidth}{l@{\extracolsep{\fill}}l}

McGlothlin-Street Hall 111  & Email: adwait@cs.wm.edu \\
Williamsburg, VA 23187 &  Fax Number: +1-757-221-1717 \\
Contact Number: +1-757-221-1434 & Homepage: \url{http://www.cs.wm.edu/~adwait}    \\
\end{tabular*}
\end{tabbing}

\vspace*{0.2cm}

%==========================================
%\vspace{0.20cm}
\subsection*{RESEARCH INTERESTS}
\hrule
\vspace{0.2cm}
\begin{list}{}{}
\item 
My research interests lie in all aspects of computer architecture and systems.
\end{list}

\subsection*{EDUCATION}

\hrule
\vspace{0.2cm}

\begin{tabbing}
xxxx\=xxxxxxxx\=xxxxxxxx\=xxxxxxxx\=\kill
%\>\begin{tabular*}{6.1in}{lr}

\>\begin{tabular*}{0.9\linewidth}{l@{\extracolsep{\fill}}l}
{\bf Pennsylvania State University}, University Park, PA & {\it Fall 2009 - Summer 2015} \\
{\it Ph.D.} in Computer Science and Engineering \\
& \\
{\bf National Institute of Technology (NIT)}, Rourkela, India & {\it Fall 2005 - Spring 2009} \\
Bachelor of Technology {\it (Hons.)} in Electronics and Instrumentation Engineering \\
\end{tabular*}
\end{tabbing}

\subsection*{PROFESSIONAL EXPERIENCE}
\hrule
\vspace{0.2cm}
\begin{itemize}

\item{\bf College of William and Mary \hfill {\bf Aug 2015 -- Present}} \\
{\it Assistant Professor} \hfill {\bf Williamsburg, VA}\\
$\bullet$ Leading a new computer architecture research group. 

\item{\bf Pennsylvania State University, Research Assistant \hfill {\bf Fall 2009 -- Summer 2015}}\\
{\it Advisor: Prof. Chita Das, High Performance Computing Lab (HPCL)} \hfill {\bf University Park, PA}\\
$\bullet$ Proposed techniques for efficient execution of multiple applications on next generation GPUs.  \\ 
$\bullet$ Proposed criticality-aware memory system for GPUs. \\ 
$\bullet$ Proposed a coordinated scheduling and prefetching mechanism to improve GPU performance. \\
$\bullet$ Proposed warp scheduling policies to mitigate contention in GPU memory system. \\
$\bullet$ Traded-off non-volatility of STT-RAM for lower write latency and energy.

\item{\bf NVIDIA Research, Graduate Research Intern \hfill {\bf Summer 2013}} \\
{\it Manager: Steve Keckler}  \hfill {\bf Santa Clara, CA} \\ 
{\it Mentors: Evgeny Bolotin, Zvika Guz, Mike Parker}  \\
Researched on efficient execution of multiple contexts/applications on next generation GPUs.
The results of this work are published in GPGPU 2014 (co-located with ASPLOS 2014).

\item{\bf Intel Labs, Graduate Research Intern \hfill {\bf Summer 2012}} \\
{\it Managers: Srihari Makineni, Ravi Iyer}  \hfill {\bf Hillsboro, OR} \\ 
{\it Mentors: Xiaowei Jiang, Li Zhao}    \\
Implemented and evaluated micro-architecture techniques for Intel's ultra-low power core ({\it Siskiyou}).
This infrastructure is released to universities to perform research on energy-efficient architectures.

\item{\bf Intel Corp., Graduate Technical Intern \hfill {\bf Summer 2011}} \\
{\it Manager: Sridhar Lakshmanmoorthy}  \hfill {\bf Hillsboro, OR} \\ 
{\it Mentor: Ramadass Nagarajan}   \\
Performed detailed studies and proposed techniques for designing a QoS aware 
interconnect fabric for the Intel's next generation heterogeneous SoCs. 

\end{itemize}

\subsection*{AWARDS, GRANTS, and HONORS}
\hrule
\vspace{0.2cm}
$\bullet$  NVIDIA Hardware Grant (Tesla K40), 2016 \\
$\bullet$  Reves Faculty International Conference Travel Grant, 2015 \\
$\bullet$  Outstanding Graduate Research Assistant Award, CSE, Penn State, 2014 \\
$\bullet$  NVIDIA Graduate Fellowship 2013, Finalist \\
$\bullet$  Best Paper Nomination, PACT 2013 (One of the four papers nominated for the Best Paper Award) \\
$\bullet$  Student Travel Grants for attending: ASPLOS (2014, 2013), ISCA (2015, 2013), MICRO 2014 \\
$\bullet$  College of Engineering Fellowship, Penn State University, 2009 \\
$\bullet$  Summer Research Fellowship, School of Computing, National University of Singapore (NUS), 2008 \\
$\bullet$  Summer Research Fellowship, Indian Academy of Sciences (IAS), 2007 \\
$\bullet$  Undergraduate Scholarship for being in Top 1\% in All India Engineering Entrance Exam, 2005

\subsection*{PUBLICATIONS (Total Citations: 470, h-index: 7, as of August 2016) \\ (Google scholar: \url{https://scholar.google.com/citations?hl=en&user=9RgqL8gAAAAJ}) }
\hrule
\vspace{0.2cm}

\begin{description}
\item
{\bf [MICRO 2016]}
Nandita Vijaykumar, Kevin Hsieh, Gennady Pekhimenko, Samira Khan, Ashish Shrestha, Saugata Ghose, {\bf \underline{Adwait Jog}}, Phillip B. Gibbons, Onur Mutlu, 
{\it Zorua: A Holistic Approach to Resource Virtualization in GPUs},
In the Proceedings of 49th International Symposium on Micro Architecture (MICRO), Taipei, Taiwan, October 2016 
\textbf{\textit{Acceptance rate: 61/288 $\approx$ 21.5\%}}

\item
{\bf [IISWC 2016]}
Robert Risque, {\bf \underline{Adwait Jog}}, 
{\it Characterization of Quantum Workloads on SIMD Architectures},
In the Proceedings of International Symposium on Workload Characterization (IISWC), Providence, RI, September 2016 
\textbf{\textit{Acceptance rate: 21/71 $\approx$ 29\%}}

\item
{\bf [PACT 2016]}
Ashutosh Pattnaik, Xulong Tang, {\bf \underline{Adwait Jog}}, Onur Kayiran, Asit K. Mishra, Mahmut T. Kandemir, 
Onur Mutlu, Chita R. Das, 
{\it Scheduling Techniques for GPU Architectures with Processing-In-Memory Capabilities},
In the Proceedings of $25^{th}$ International Conference on Parallel Architectures and Compilation Techniques (PACT), 
Haifa, Israel, September 2016 
\textbf{\textit{Acceptance rate: 31/139 $\approx$ 22.3\%}}

\item
{\bf [PACT 2016]}
Onur Kayiran, {\bf \underline{Adwait Jog}}, Ashutosh Pattnaik, Rachata Ausavarungnirun, Xulong Tang, Mahmut T. Kandemir, Gabriel H. Loh, Onur Mutlu, Chita R. Das, 
{\it $\mu$C-States: Fine-grained GPU Datapath Power Management},
In the Proceedings of $25^{th}$ International Conference on Parallel Architectures and Compilation Techniques (PACT), 
Haifa, Israel, September 2016 
\textbf{\textit{Acceptance rate: 31/139 $\approx$ 22.3\%}}

\item{\bf [SIGMETRICS 2016]} 
{\bf \underline{Adwait Jog}}, Onur Kayiran, Ashutosh Pattnaik, Mahmut T. Kandemir, 
Onur Mutlu, Ravi Iyer, Chita R. Das, {\it Exploiting Core-Criticality for Enhanced Performance in GPUs}, 
In the Proceedings of 42nd ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS), Antibes Juan-Les-Pins, France, June 2016 
\textbf{\textit{Acceptance rate: 28/208 $\approx$ 13.4\%}}

\item 
{\bf [MEMSYS 2015]}
{\bf \underline{Adwait Jog}}, Onur Kayiran, Tuba Kesten, Ashutosh Pattnaik, Evgeny Bolotin, Niladrish Chatterjee, 
Stephen W. Keckler, Mahmut T. Kandemir, Chita R. Das, 
{\it Anatomy of GPU Memory System for Multi-Application Execution}, 
In the Proceedings of 1st International Symposium on Memory Systems (MEMSYS), Washington, DC, Oct 2015 \\
The associated code is open-source: \url{https://github.com/adwaitjog/mafia}

\item 
{\bf [Ph.D. Thesis 2015]}
{\bf \underline{Adwait Jog}}, {\it Design and Analysis of Scheduling Techniques for Throughput Processors}, 
Ph.D. Thesis, The Pennsylvania State University, University Park, PA, 2015

\item 
{\bf [ISCA 2015]}
Nandita Vijaykumar, Gennady Pekhimenko, {\bf \underline{Adwait Jog}}, Abhishek Bhowmick, Rachata Ausavarungnirun, Onur Mutlu, Chita Das, Mahmut Kandemir, Todd Mowry,
{\it A Case for Core-Assisted Bottleneck Acceleration in GPUs: Enabling Efficient Data Compression},
In the Proceedings of $42^{nd}$ International Symposium on Computer Architecture (ISCA), Portland, OR, June, 2015
\textbf{\textit{Acceptance rate: 58/305 $\approx$ 19.1\%}}

\item{\bf [MICRO 2014]} 
Onur Kayiran, Nachiappan CN, {\bf \underline{Adwait Jog}}, Rachata Ausavarungnirun, 
Mahmut Kandemir, Gabriel Loh, Onur Mutlu, Chita Das, 
{\it Managing GPU Concurrency in Heterogeneous CPU-GPU Architectures}, 
In the Proceedings of $47^{th}$ International Symposium on Micro Architecture (MICRO), Cambridge, UK, Dec 2014
\textbf{\textit{Acceptance rate: 53/273 $\approx$ 19.4\%}} \\
The associated code is open-source: \url{https://github.com/okayiran/cpugpusim}

\item{\bf [PACT 2014]}
Wei Ding, Mahmut Kandemir, Diana Guttman, {\bf \underline{Adwait Jog}}, Chita Das, Praveen Yedlapalli, 
{\it Trading Cache Hit Rate for Memory Performance}, 
In the Proceedings of $23^{rd}$ International Conference on Parallel Architectures and Compilation Techniques (PACT), 
Edmonton, Canada, August, 2014 
\textbf{\textit{Acceptance rate: 37/144 $\approx$ 25.7\%}}

\item{\bf [GPGPU 2014]}
{\bf \underline{Adwait Jog}}, Evgeny Bolotin, Zvika Guz, Mike Parker, Steve Keckler, Mahmut \\ Kandemir, Chita Das, 
{\it Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications}, 
In the Proceedings of General-Purpose Computation on Graphics Processing Unit (GPGPU-7), co-located with ASPLOS, Salt Lake City, UT, USA, March, 2014
\textbf{\textit{Acceptance rate: 12/27 $\approx$ 44.4\%}}

\item{\bf [PACT 2013]}
Onur Kayiran, {\bf \underline{Adwait Jog}}, Mahmut Kandemir, Chita Das,
{\it Neither More Nor Less: Optimizing Thread-Level Parallelism for GPGPUs},
In the Proceedings of $22^{nd}$ International Conference on Parallel Architectures and Compilation Techniques (PACT), 
Edinburgh, Scotland, September, 2013 
\textbf{\textit{Acceptance rate: 36/208 $\approx$ 17.3\%, Best Paper Nomination}}

\item{\bf [ISCA 2013]}
{\bf \underline{Adwait Jog}}, Onur Kayiran, Asit Mishra, Mahmut Kandemir, Onur Mutlu, Ravi Iyer, Chita Das, 
{\it Orchestrated Scheduling and Prefetching for GPGPUs}, 
In the Proceedings of $40^{th}$ International Symposium on Computer Architecture (ISCA), Tel Aviv, Israel, June, 2013
\textbf{\textit{Acceptance rate: 56/288 $\approx$ 19.4\%}}

\item{\bf [ASPLOS 2013]} 
{\bf \underline{Adwait Jog}}, Onur Kayiran, Nachiappan CN, Asit Mishra, Mahmut Kandemir, Onur Mutlu, Ravi Iyer, Chita Das, 
{\it OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU performance},
In the Proceedings of $18^{th}$ International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), Houston, TX, USA, March, 2013 
\textbf{\textit{Acceptance rate: 44/191 $\approx$ 23.0\%}}

\item{\bf [DAC 2012]}
{\bf \underline{Adwait Jog}}, Asit Mishra, Cong Xu, Yuan Xie, Vijaykrishnan Narayanan, 
Ravi Iyer, Chita Das, {\it Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced 
Performance in CMPs}, 
In the Proceedings of $49^{th}$ Design Automation Conference (DAC), San Francisco, USA, June 2012
\textbf{\textit{Acceptance rate: 168/741 $\approx$ 23\%}}

\end{description}

\subsection*{PATENTS}
\hrule
\vspace{0.2cm}

\begin{description}
\item{\bf [US Patent]}
Evgeny Bolotin, Zvika Guz, {\bf \underline{Adwait Jog}}, Stephen W. Keckler, Mike Parker, 
Approach to Adpative Allocation of Shared Resources in Computer Systems, 
United States Patent Application US20150163324 A1 

\end{description}

\subsection*{STUDENTS ADVISING}
\hrule
\vspace{0.2cm}
\begin{itemize}
\item {\bf Ph.D. Students:} Mohamed Assem Ibrahim, Haonan Wang
\item {\bf MS Students:}  Fan Luo, Robert Risque
\item {\bf Undergraduate Students:}  Colin Weinshenker
\end{itemize}

\subsection*{TEACHING EXPERIENCE}
\hrule
\vspace{0.2cm}
\begin{itemize}
\item{\bf Instructor@WM}, CS 424/524, Computer Architecture \hfill {\bf Fall 2016}  (In-progress)
\item{\bf Instructor@WM}, CS 680/780, GPU Architectures \hfill {\bf Spring 2016}  (Rating: 4.28/5.0)
\item{\bf Instructor@WM}, CS 680/780, Topics in Computer Architecture \hfill {\bf Fall 2015} (Rating: 4.43/5.0)
\item{\bf Co-Instructor@PSU}, CMPEN 331, Computer Organization and Design \hfill {\bf Fall 2014} 
\item{\bf Co-Instructor@PSU}, CMPEN 331, Computer Organization and Design \hfill {\bf Spring 2014} 
\item{\bf Teaching Assistant@PSU}, CMPEN 431, Introduction to Computer Architecture  \hfill {\bf Spring 2010} 
\item{\bf Teaching Assistant@PSU}, CMPEN 471, Logic Design of Digital Systems  \hfill {\bf Fall 2009} 
\end{itemize}

\subsection*{INVITED TALKS}
\hrule
\vspace{0.2cm}
\begin{itemize}
\item Breaking the Memory Bandwidth Wall in GPUs  \\
-- Virginia Commonwealth University (VCU), Feb 2016 \\
-- Indian Institute of Science, Bangalore, India, Dec 2015

\item Anatomy of GPU Memory System for Multi-Application Execution, \\
-- MEMSYS 2015, Washington, DC, Oct 2015 

\item The Future of Parallel Computing with GPUs \\
-- The College of William and Mary, Feb 2015 \\
-- University of Utah, Mar 2015 \\
-- Temple University, Mar 2015 \\
-- AMD Research, Mar 2015 \\
-- UC Riverside, Apr 2015 \\
-- Intel Labs, Apr 2015 

\item Application-aware Memory System for Fair and Efficient Execution of Concurrent GPU Applications, \\
-- GPGPU-7 Workshop (co-located with ASPLOS 2014), Salt Lake City, UT, March 2014 \\
-- Intern Talk, NVIDIA Research, Santa Clara, CA, Sept 2013

\item Mitigating and Masking the Limitations of GPU Memory Systems, \\
-- Intern Talk, NVIDIA Research, Santa Clara, CA, June 2013

\item Orchestrated Scheduling and Prefetching for GPGPUs, \\
-- ISCA 2013, Tel Aviv, Israel, June 2013

\item OWL: Cooperative Thread Array Aware Scheduling Techniques for Improving GPGPU performance, \\
-- ASPLOS 2013, Houston, TX, March 2013 

\item Cache Revive: Architecting Volatile STT-RAM Caches for Enhanced Performance in CMPs, \\
-- DAC 2012, San Francisco, CA, June 2012\\
-- Poster presentation at IUCRC NEXYS Workshop, Pittsburgh, PA
\end{itemize}

\subsection*{SERVICE AT WM}
\hrule
\vspace{0.2cm}
\begin{itemize}
	\item Pre-major advising, Aug 2016 - Present
	\item Departmental Admissions Committee, Aug 2015 - Present
\end{itemize}

\subsection*{PROFESSIONAL SERVICE AND MEMBERSHIPS}
\hrule
\vspace{0.2cm}
\begin{itemize}
	\item Program Committee Member, DSN 2017
	\item Program Committee Member, ICPADS 2016 
	\item Program Committee Member, ICS 2016
	\item Program Committee Member, NAS 2016
	\item Program Committee Member, ICPP 2016
	\item Program Committee Member, GPGPU9 2016
	\item Proceedings and Submission Chair, ANCS 2015
	\item Invited Reviewer (Journals):  \\
	-- ACM Transactions on Architecture and Code Optimization (TACO) \\
	-- ACM Transactions on Parallel Computing (TOPC) \\
	-- IEEE Transactions on Computers (TC) \\ 
	-- ACM Transactions on Embedded Computing (TECS) \\
	-- ACM Transactions on Design Automation of Electronic Systems (TODAES) \\
	-- IEEE Journal on Computer Architecture Letters (CAL)
	\item Invited External Reviewer (Conferences):
	DAC 2013, HPCA 2013, MICRO 2012, and ICCD (2014, 2013)
	\item Member of ACM, IEEE, ACM SIGARCH
\end{itemize}



\end{document}

