{"vcs1":{"timestamp_begin":1739187641.855348025, "rt":0.26, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739187642.193631209, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739187642.509055851, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739187641.624656620}
{"VCS_COMP_START_TIME": 1739187641.624656620}
{"VCS_COMP_END_TIME": 1739187642.730395519}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265372}}
{"vcselab": {"peak_mem": 150348}}
