; ModuleID = 'bo3z88ar9d27ge227m52wmgxr'
source_filename = "bo3z88ar9d27ge227m52wmgxr"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@mini = global [8 x i8] zeroinitializer, align 8
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_7830c888f7e3366782590f9eab6adbed = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00.\00\00\00\05\00\00\00" }>, align 8
@alloc_ebd611d92c9b0e57c9cd95064c24685f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\003\00\00\00\05\00\00\00" }>, align 8
@alloc_78772e9746ba4e4bb2aaf51ea1bd1391 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\004\00\00\00\05\00\00\00" }>, align 8
@alloc_5c9ac0b7b3abc2662da0a42f8e29f71e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\005\00\00\00\1B\00\00\00" }>, align 8
@alloc_c0f90236b5e415c2ebc24f248a4af884 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\005\00\00\00\09\00\00\00" }>, align 8
@alloc_9bd0abc9ec3b7810a7a9ce243bfd5d1a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\006\00\00\00\0F\00\00\00" }>, align 8
@alloc_f265d642c7fe435a8f735e17aa2123b4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00;\00\00\00\0C\00\00\00" }>, align 8
@alloc_5c5b72fc87650bac16e5826a9de50747 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00;\00\00\00\19\00\00\00" }>, align 8
@alloc_57d91301e8dd48e07aa79cc6756d773a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00?\00\00\00\0C\00\00\00" }>, align 8
@alloc_df86e900c94cc1f649585c8cd53247f2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00H\00\00\00\05\00\00\00" }>, align 8
@alloc_2e7573748233a97fbdbe7efa8a117321 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00I\00\00\00\09\00\00\00" }>, align 8
@alloc_d2542dd221e2489d77e5a6c9e58feb7b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00\0E\00\00\00" }>, align 8
@alloc_1bfd86aae95dbfc6c1667585fbfe2951 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00!\00\00\00" }>, align 8
@alloc_015fcc378750221c1c1ce1afa69ff14b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00\0B\00\00\00" }>, align 8
@alloc_9b3d36522d6e6fd69c07f094337bb63a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00L\00\00\00" }>, align 8
@alloc_61896b2b57678f1bbeaf9f91d8e5c2e1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00P\00\00\00\1B\00\00\00" }>, align 8
@alloc_987ef5f37182fe8978db2835e67d96e9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00P\00\00\00\09\00\00\00" }>, align 8
@alloc_55b6f3ecb3822fafd9150e22f9344f51 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00L\00\00\00\1F\00\00\00" }>, align 8
@alloc_71e7359a3ae780b55c54cebd6967966d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00L\00\00\00\0D\00\00\00" }>, align 8
@alloc_4a82af325d5b96bbfa02ec794f481b9c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00M\00\00\00\14\00\00\00" }>, align 8
@alloc_3d12d41179ac08f296cb476519d3d25b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00M\00\00\00'\00\00\00" }>, align 8
@alloc_ad85675daec200006b18ba438640bce6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00M\00\00\00\13\00\00\00" }>, align 8
@alloc_0c74900cf5508cb257b35e43e47bf9eb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00N\00\00\00\09\00\00\00" }>, align 8
@alloc_f88087d917c03b1e8d2c25e90e207df7 = private unnamed_addr constant [6 x i8] c"FULL\0A\00", align 1
@alloc_0b6b06cfaf68095f700091623ac867d7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00]\00\00\00\10\00\00\00" }>, align 8
@alloc_bf913e846b321b75095993a92168edd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00]\00\00\00\0F\00\00\00" }>, align 8
@alloc_db4d7606cd927a81a840b7608f52bc9c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00^\00\00\00\0D\00\00\00" }>, align 8
@alloc_6fd9635848758704a80a8c5fa0cdbd36 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00^\00\00\00 \00\00\00" }>, align 8
@alloc_0b82cb7c993060af6549c9e09137e762 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00^\00\00\00\0C\00\00\00" }>, align 8
@alloc_19a9d35a3f0dc6f4ec1f1516a86c2b37 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00_\00\00\00\05\00\00\00" }>, align 8
@alloc_add30d594056fbb91ae648e67a9f2e0b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00`\00\00\00\05\00\00\00" }>, align 8
@alloc_65ef20c9bf4391134ef97c961a38f7a1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00b\00\00\00(\00\00\00" }>, align 8
@alloc_b6e11cabfc8855c4711a86b00382e454 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00d\00\00\00\15\00\00\00" }>, align 8
@alloc_9ea9d4a4c0eddededa4321938ad1e056 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00e\00\00\00\13\00\00\00" }>, align 8
@alloc_a2b7cb01d5893134e8699ea8444f144c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00e\00\00\00\10\00\00\00" }>, align 8
@alloc_190a572351fb27372e997653e6df2cb8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00f\00\00\00\16\00\00\00" }>, align 8
@alloc_09d9d26f105fe1aab072644745a216d3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00f\00\00\00\13\00\00\00" }>, align 8
@alloc_481c4d96e2c5c203c2194b7daabf35ea = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\00\0C\00\00\00" }>, align 8
@alloc_1ff114c14386f42402ee403a615138a4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\00!\00\00\00" }>, align 8
@alloc_c12e1d93b0f7fd9a3798780485cb385d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\00\1E\00\00\00" }>, align 8
@alloc_4bb8f5471ccd62b3de35b4d202acdf72 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00\1F\00\00\00" }>, align 8
@alloc_8f226039eb518008340a7477715fa328 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00\0D\00\00\00" }>, align 8
@alloc_4945213f010ec058c2aa9ed87a8d2cd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00o\00\00\00\14\00\00\00" }>, align 8
@alloc_b54fb8c70cafb3978e820a79d1bcb196 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00o\00\00\00\13\00\00\00" }>, align 8
@alloc_0a87f4bf1de384718424b0ef5e069434 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00r\00\00\00\1B\00\00\00" }>, align 8
@alloc_992ca00fb69b04b518e4832572a4fd54 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00r\00\00\00\09\00\00\00" }>, align 8
@alloc_fd0b6203b2c68f91d14e69741b95a9e2 = private unnamed_addr constant [7 x i8] c"Empty\0A\00", align 1
@alloc_f195989905ef09fa3412d4bc8f3ff782 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00{\00\00\00\0A\00\00\00" }>, align 8
@alloc_faa77273d412a3370397282c48abd832 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00{\00\00\00\09\00\00\00" }>, align 8
@alloc_7bf5a05984d4ead3b5cfe0976992e5a0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00}\00\00\00(\00\00\00" }>, align 8
@alloc_ed2a2aca3584af3c4acdd8e2b538dcb5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\7F\00\00\00\15\00\00\00" }>, align 8
@alloc_5128586b491d6ee9da3fbf6d56914d63 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\80\00\00\00\13\00\00\00" }>, align 8
@alloc_8e8c61439002d87819f5f0603c68c584 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\80\00\00\00\10\00\00\00" }>, align 8
@alloc_5413cf50ea91081e36b007245b331550 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\81\00\00\00\16\00\00\00" }>, align 8
@alloc_e4d568699fd0c4e31bd2544882ae2da4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\81\00\00\00\13\00\00\00" }>, align 8
@alloc_58e10918fc6f6c1435920b23d42c610c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\86\00\00\00\0C\00\00\00" }>, align 8
@alloc_02f9da3890977f8ea99f1f9303df1b44 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\86\00\00\00\1E\00\00\00" }>, align 8
@alloc_ed387eff13229608637ccca4228b00c0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\86\00\00\00\1B\00\00\00" }>, align 8
@alloc_97b6bb2be745591948bd36c3de73d3e7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\89\00\00\00\1F\00\00\00" }>, align 8
@alloc_60c5e30d815d66a2ad0eabef9a44123b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\89\00\00\00\0D\00\00\00" }>, align 8
@alloc_ba961bb35d049ca2e1212d704f238cb0 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8A\00\00\00\14\00\00\00" }>, align 8
@alloc_eaa8a35f8deba7d9402d3975361a774e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8A\00\00\00\13\00\00\00" }>, align 8
@alloc_8016670bed85973bef86a889f0ceabb9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8D\00\00\00\1B\00\00\00" }>, align 8
@alloc_5086773ec26bb191205697fb7e200158 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8D\00\00\00\09\00\00\00" }>, align 8
@alloc_e0f55af8ba14d1ad556d8e5f4bc59db9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\93\00\00\00\09\00\00\00" }>, align 8
@alloc_427dc5a6c0d0132638586b5dc024c706 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\9E\00\00\00\05\00\00\00" }>, align 8
@alloc_fc7874fb1a27689c0b99ab6550ca627c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\9F\00\00\00\05\00\00\00" }>, align 8
@alloc_d5bcf93b2d7c8194211c52721551334d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A8\00\00\00\09\00\00\00" }>, align 8
@alloc_890e3b3a25c12a3f0a281636771a45de = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AC\00\00\00\09\00\00\00" }>, align 8
@alloc_1a43451fc8747931e3d27fcde00adc6d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AD\00\00\00\09\00\00\00" }>, align 8
@alloc_ce4d7435615e770a7fcfa53cca45470d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AE\00\00\00\17\00\00\00" }>, align 8
@alloc_dc8e90ee54d1a36e942a285dd20b272e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AE\00\00\00-\00\00\00" }>, align 8
@alloc_1f627793a50a1bfe5e41005bab7fbe7a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AE\00\00\00\09\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17h25196de4fd73bad9E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; Function Attrs: nounwind nonlazybind
define ptr @CreateHeap() unnamed_addr #2 {
start:
  %_1 = call ptr @malloc(i64 16) #7
  %_4 = call ptr @malloc(i64 8016) #7
  %_41 = ptrtoint ptr %_1 to i64
  %_44 = and i64 %_41, 7
  %_45 = icmp eq i64 %_44, 0
  br i1 %_45, label %bb11, label %panic

bb11:                                             ; preds = %start
  %_47 = ptrtoint ptr %_1 to i64
  %_50 = icmp eq i64 %_47, 0
  %_51 = and i1 %_50, true
  %_52 = xor i1 %_51, true
  br i1 %_52, label %bb12, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_41, ptr align 8 @alloc_7830c888f7e3366782590f9eab6adbed) #6
  unreachable

bb12:                                             ; preds = %bb11
  store ptr %_4, ptr %_1, align 8
  %_35 = ptrtoint ptr %_1 to i64
  %_38 = and i64 %_35, 7
  %_39 = icmp eq i64 %_38, 0
  br i1 %_39, label %bb10, label %panic2

panic1:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7830c888f7e3366782590f9eab6adbed) #6
  unreachable

bb10:                                             ; preds = %bb12
  %_54 = ptrtoint ptr %_1 to i64
  %_57 = icmp eq i64 %_54, 0
  %_58 = and i1 %_57, true
  %_59 = xor i1 %_58, true
  br i1 %_59, label %bb13, label %panic3

panic2:                                           ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_35, ptr align 8 @alloc_ebd611d92c9b0e57c9cd95064c24685f) #6
  unreachable

bb13:                                             ; preds = %bb10
  %0 = getelementptr inbounds i8, ptr %_1, i64 8
  store i32 0, ptr %0, align 8
  %_29 = ptrtoint ptr %_1 to i64
  %_32 = and i64 %_29, 7
  %_33 = icmp eq i64 %_32, 0
  br i1 %_33, label %bb9, label %panic4

panic3:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ebd611d92c9b0e57c9cd95064c24685f) #6
  unreachable

bb9:                                              ; preds = %bb13
  %_61 = ptrtoint ptr %_1 to i64
  %_64 = icmp eq i64 %_61, 0
  %_65 = and i1 %_64, true
  %_66 = xor i1 %_65, true
  br i1 %_66, label %bb14, label %panic5

panic4:                                           ; preds = %bb13
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_29, ptr align 8 @alloc_78772e9746ba4e4bb2aaf51ea1bd1391) #6
  unreachable

bb14:                                             ; preds = %bb9
  %1 = getelementptr inbounds i8, ptr %_1, i64 12
  store i32 1001, ptr %1, align 4
  %_23 = ptrtoint ptr %_1 to i64
  %_26 = and i64 %_23, 7
  %_27 = icmp eq i64 %_26, 0
  br i1 %_27, label %bb8, label %panic6

panic5:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_78772e9746ba4e4bb2aaf51ea1bd1391) #6
  unreachable

bb8:                                              ; preds = %bb14
  %_68 = ptrtoint ptr %_1 to i64
  %_71 = icmp eq i64 %_68, 0
  %_72 = and i1 %_71, true
  %_73 = xor i1 %_72, true
  br i1 %_73, label %bb15, label %panic7

panic6:                                           ; preds = %bb14
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_23, ptr align 8 @alloc_5c9ac0b7b3abc2662da0a42f8e29f71e) #6
  unreachable

bb15:                                             ; preds = %bb8
  %_12 = load ptr, ptr %_1, align 8
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_12, i64 0, i64 8) #7
  %_82 = ptrtoint ptr %_12 to i64
  %_83 = icmp eq i64 %_82, 0
  %_84 = and i1 %_83, true
  %_85 = xor i1 %_84, true
  br i1 %_85, label %bb17, label %panic8

panic7:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5c9ac0b7b3abc2662da0a42f8e29f71e) #6
  unreachable

bb17:                                             ; preds = %bb15
  %_78 = icmp eq i64 ptrtoint (ptr @mini to i64), 0
  %_79 = and i1 %_78, true
  %_80 = xor i1 %_79, true
  br i1 %_80, label %bb16, label %panic9

panic8:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c0f90236b5e415c2ebc24f248a4af884) #6
  unreachable

bb16:                                             ; preds = %bb17
  %_14 = load ptr, ptr @mini, align 8
  store ptr %_14, ptr %_12, align 8
  ret ptr %_1

panic9:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9bd0abc9ec3b7810a7a9ce243bfd5d1a) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define zeroext i1 @IsHeapFull(ptr %H) unnamed_addr #2 {
start:
  %_11 = ptrtoint ptr %H to i64
  %_14 = and i64 %_11, 7
  %_15 = icmp eq i64 %_14, 0
  br i1 %_15, label %bb2, label %panic

bb2:                                              ; preds = %start
  %_17 = ptrtoint ptr %H to i64
  %_20 = icmp eq i64 %_17, 0
  %_21 = and i1 %_20, true
  %_22 = xor i1 %_21, true
  br i1 %_22, label %bb3, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_11, ptr align 8 @alloc_f265d642c7fe435a8f735e17aa2123b4) #6
  unreachable

bb3:                                              ; preds = %bb2
  %0 = getelementptr inbounds i8, ptr %H, i64 8
  %_2 = load i32, ptr %0, align 8
  %_5 = ptrtoint ptr %H to i64
  %_8 = and i64 %_5, 7
  %_9 = icmp eq i64 %_8, 0
  br i1 %_9, label %bb1, label %panic2

panic1:                                           ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f265d642c7fe435a8f735e17aa2123b4) #6
  unreachable

bb1:                                              ; preds = %bb3
  %_24 = ptrtoint ptr %H to i64
  %_27 = icmp eq i64 %_24, 0
  %_28 = and i1 %_27, true
  %_29 = xor i1 %_28, true
  br i1 %_29, label %bb4, label %panic3

panic2:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_5, ptr align 8 @alloc_5c5b72fc87650bac16e5826a9de50747) #6
  unreachable

bb4:                                              ; preds = %bb1
  %1 = getelementptr inbounds i8, ptr %H, i64 12
  %_3 = load i32, ptr %1, align 4
  %_0 = icmp eq i32 %_2, %_3
  ret i1 %_0

panic3:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5c5b72fc87650bac16e5826a9de50747) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define zeroext i1 @IsHeapEmpty(ptr %H) unnamed_addr #2 {
start:
  %_4 = ptrtoint ptr %H to i64
  %_7 = and i64 %_4, 7
  %_8 = icmp eq i64 %_7, 0
  br i1 %_8, label %bb1, label %panic

bb1:                                              ; preds = %start
  %_10 = ptrtoint ptr %H to i64
  %_13 = icmp eq i64 %_10, 0
  %_14 = and i1 %_13, true
  %_15 = xor i1 %_14, true
  br i1 %_15, label %bb2, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_4, ptr align 8 @alloc_57d91301e8dd48e07aa79cc6756d773a) #6
  unreachable

bb2:                                              ; preds = %bb1
  %0 = getelementptr inbounds i8, ptr %H, i64 8
  %_2 = load i32, ptr %0, align 8
  %_0 = icmp eq i32 %_2, 0
  ret i1 %_0

panic1:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_57d91301e8dd48e07aa79cc6756d773a) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @InsertMinHeap(ptr %H, ptr %item) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  %_4 = call zeroext i1 @IsHeapFull(ptr %H) #7
  br i1 %_4, label %bb2, label %bb3

bb3:                                              ; preds = %start
  %_106 = ptrtoint ptr %H to i64
  %_109 = and i64 %_106, 7
  %_110 = icmp eq i64 %_109, 0
  br i1 %_110, label %bb27, label %panic

bb2:                                              ; preds = %start
  %_5 = call i32 (ptr, ...) @printf(ptr @alloc_f88087d917c03b1e8d2c25e90e207df7) #7
  br label %bb17

bb27:                                             ; preds = %bb3
  %_100 = ptrtoint ptr %H to i64
  %_103 = and i64 %_100, 7
  %_104 = icmp eq i64 %_103, 0
  br i1 %_104, label %bb26, label %panic1

panic:                                            ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_106, ptr align 8 @alloc_df86e900c94cc1f649585c8cd53247f2) #6
  unreachable

bb26:                                             ; preds = %bb27
  %_119 = ptrtoint ptr %H to i64
  %_122 = icmp eq i64 %_119, 0
  %_123 = and i1 %_122, true
  %_124 = xor i1 %_123, true
  br i1 %_124, label %bb29, label %panic2

panic1:                                           ; preds = %bb27
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_100, ptr align 8 @alloc_df86e900c94cc1f649585c8cd53247f2) #6
  unreachable

bb29:                                             ; preds = %bb26
  %_112 = ptrtoint ptr %H to i64
  %_115 = icmp eq i64 %_112, 0
  %_116 = and i1 %_115, true
  %_117 = xor i1 %_116, true
  br i1 %_117, label %bb28, label %panic3

panic2:                                           ; preds = %bb26
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_df86e900c94cc1f649585c8cd53247f2) #6
  unreachable

bb28:                                             ; preds = %bb29
  %0 = getelementptr inbounds i8, ptr %H, i64 8
  %1 = getelementptr inbounds i8, ptr %H, i64 8
  %2 = load i32, ptr %1, align 8
  %3 = add i32 %2, 1
  store i32 %3, ptr %0, align 8
  %_94 = ptrtoint ptr %H to i64
  %_97 = and i64 %_94, 7
  %_98 = icmp eq i64 %_97, 0
  br i1 %_98, label %bb25, label %panic4

panic3:                                           ; preds = %bb29
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_df86e900c94cc1f649585c8cd53247f2) #6
  unreachable

bb25:                                             ; preds = %bb28
  %_126 = ptrtoint ptr %H to i64
  %_129 = icmp eq i64 %_126, 0
  %_130 = and i1 %_129, true
  %_131 = xor i1 %_130, true
  br i1 %_131, label %bb30, label %panic5

panic4:                                           ; preds = %bb28
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_94, ptr align 8 @alloc_2e7573748233a97fbdbe7efa8a117321) #6
  unreachable

bb30:                                             ; preds = %bb25
  %4 = getelementptr inbounds i8, ptr %H, i64 8
  %_10 = load i32, ptr %4, align 8
  store i32 %_10, ptr %i, align 4
  br label %bb4

panic5:                                           ; preds = %bb25
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2e7573748233a97fbdbe7efa8a117321) #6
  unreachable

bb4:                                              ; preds = %bb14, %bb30
  %_88 = ptrtoint ptr %H to i64
  %_91 = and i64 %_88, 7
  %_92 = icmp eq i64 %_91, 0
  br i1 %_92, label %bb24, label %panic6

bb24:                                             ; preds = %bb4
  %_133 = ptrtoint ptr %H to i64
  %_136 = icmp eq i64 %_133, 0
  %_137 = and i1 %_136, true
  %_138 = xor i1 %_137, true
  br i1 %_138, label %bb31, label %panic7

panic6:                                           ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_88, ptr align 8 @alloc_d2542dd221e2489d77e5a6c9e58feb7b) #6
  unreachable

bb31:                                             ; preds = %bb24
  %_14 = load ptr, ptr %H, align 8
  %_17 = load i32, ptr %i, align 4
  %_21 = icmp eq i32 %_17, -2147483648
  %_22 = and i1 false, %_21
  br i1 %_22, label %panic8, label %bb6

panic7:                                           ; preds = %bb24
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d2542dd221e2489d77e5a6c9e58feb7b) #6
  unreachable

bb6:                                              ; preds = %bb31
  %_16 = sdiv i32 %_17, 2
  %_15 = sext i32 %_16 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_14, i64 %_15, i64 8) #7
  %_0.i27 = getelementptr inbounds ptr, ptr %_14, i64 %_15
  %_50 = load ptr, ptr %_0.i27, align 8
  %_82 = ptrtoint ptr %_50 to i64
  %_85 = and i64 %_82, 7
  %_86 = icmp eq i64 %_85, 0
  br i1 %_86, label %bb23, label %panic9

panic8:                                           ; preds = %bb31
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_1bfd86aae95dbfc6c1667585fbfe2951) #6
  unreachable

bb23:                                             ; preds = %bb6
  %_140 = ptrtoint ptr %_50 to i64
  %_143 = icmp eq i64 %_140, 0
  %_144 = and i1 %_143, true
  %_145 = xor i1 %_144, true
  br i1 %_145, label %bb32, label %panic10

panic9:                                           ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_82, ptr align 8 @alloc_015fcc378750221c1c1ce1afa69ff14b) #6
  unreachable

bb32:                                             ; preds = %bb23
  %_12 = load i32, ptr %_50, align 8
  %_76 = ptrtoint ptr %item to i64
  %_79 = and i64 %_76, 7
  %_80 = icmp eq i64 %_79, 0
  br i1 %_80, label %bb22, label %panic11

panic10:                                          ; preds = %bb23
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_015fcc378750221c1c1ce1afa69ff14b) #6
  unreachable

bb22:                                             ; preds = %bb32
  %_147 = ptrtoint ptr %item to i64
  %_150 = icmp eq i64 %_147, 0
  %_151 = and i1 %_150, true
  %_152 = xor i1 %_151, true
  br i1 %_152, label %bb33, label %panic12

panic11:                                          ; preds = %bb32
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_76, ptr align 8 @alloc_9b3d36522d6e6fd69c07f094337bb63a) #6
  unreachable

bb33:                                             ; preds = %bb22
  %_23 = load i32, ptr %item, align 8
  %_11 = icmp sgt i32 %_12, %_23
  br i1 %_11, label %bb8, label %bb15

panic12:                                          ; preds = %bb22
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9b3d36522d6e6fd69c07f094337bb63a) #6
  unreachable

bb15:                                             ; preds = %bb33
  %_52 = ptrtoint ptr %H to i64
  %_55 = and i64 %_52, 7
  %_56 = icmp eq i64 %_55, 0
  br i1 %_56, label %bb18, label %panic13

bb8:                                              ; preds = %bb33
  %_70 = ptrtoint ptr %H to i64
  %_73 = and i64 %_70, 7
  %_74 = icmp eq i64 %_73, 0
  br i1 %_74, label %bb21, label %panic16

bb18:                                             ; preds = %bb15
  %_175 = ptrtoint ptr %H to i64
  %_178 = icmp eq i64 %_175, 0
  %_179 = and i1 %_178, true
  %_180 = xor i1 %_179, true
  br i1 %_180, label %bb37, label %panic14

panic13:                                          ; preds = %bb15
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_52, ptr align 8 @alloc_61896b2b57678f1bbeaf9f91d8e5c2e1) #6
  unreachable

bb37:                                             ; preds = %bb18
  %_47 = load ptr, ptr %H, align 8
  %_49 = load i32, ptr %i, align 4
  %_48 = sext i32 %_49 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_47, i64 %_48, i64 8) #7
  %_0.i26 = getelementptr inbounds ptr, ptr %_47, i64 %_48
  %_182 = ptrtoint ptr %_0.i26 to i64
  %_183 = icmp eq i64 %_182, 0
  %_184 = and i1 %_183, true
  %_185 = xor i1 %_184, true
  br i1 %_185, label %bb38, label %panic15

panic14:                                          ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_61896b2b57678f1bbeaf9f91d8e5c2e1) #6
  unreachable

bb38:                                             ; preds = %bb37
  store ptr %item, ptr %_0.i26, align 8
  br label %bb17

panic15:                                          ; preds = %bb37
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_987ef5f37182fe8978db2835e67d96e9) #6
  unreachable

bb17:                                             ; preds = %bb2, %bb38
  ret void

bb21:                                             ; preds = %bb8
  %_154 = ptrtoint ptr %H to i64
  %_157 = icmp eq i64 %_154, 0
  %_158 = and i1 %_157, true
  %_159 = xor i1 %_158, true
  br i1 %_159, label %bb34, label %panic17

panic16:                                          ; preds = %bb8
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_70, ptr align 8 @alloc_55b6f3ecb3822fafd9150e22f9344f51) #6
  unreachable

bb34:                                             ; preds = %bb21
  %_26 = load ptr, ptr %H, align 8
  %_28 = load i32, ptr %i, align 4
  %_27 = sext i32 %_28 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_26, i64 %_27, i64 8) #7
  %_0.i25 = getelementptr inbounds ptr, ptr %_26, i64 %_27
  %_187 = ptrtoint ptr %_0.i25 to i64
  %_188 = icmp eq i64 %_187, 0
  %_189 = and i1 %_188, true
  %_190 = xor i1 %_189, true
  br i1 %_190, label %bb39, label %panic18

panic17:                                          ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_55b6f3ecb3822fafd9150e22f9344f51) #6
  unreachable

bb39:                                             ; preds = %bb34
  %_64 = ptrtoint ptr %H to i64
  %_67 = and i64 %_64, 7
  %_68 = icmp eq i64 %_67, 0
  br i1 %_68, label %bb20, label %panic19

panic18:                                          ; preds = %bb34
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_71e7359a3ae780b55c54cebd6967966d) #6
  unreachable

bb20:                                             ; preds = %bb39
  %_161 = ptrtoint ptr %H to i64
  %_164 = icmp eq i64 %_161, 0
  %_165 = and i1 %_164, true
  %_166 = xor i1 %_165, true
  br i1 %_166, label %bb35, label %panic20

panic19:                                          ; preds = %bb39
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_64, ptr align 8 @alloc_4a82af325d5b96bbfa02ec794f481b9c) #6
  unreachable

bb35:                                             ; preds = %bb20
  %_31 = load ptr, ptr %H, align 8
  %_34 = load i32, ptr %i, align 4
  %_38 = icmp eq i32 %_34, -2147483648
  %_39 = and i1 false, %_38
  br i1 %_39, label %panic21, label %bb11

panic20:                                          ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4a82af325d5b96bbfa02ec794f481b9c) #6
  unreachable

bb11:                                             ; preds = %bb35
  %_33 = sdiv i32 %_34, 2
  %_32 = sext i32 %_33 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_31, i64 %_32, i64 8) #7
  %_0.i = getelementptr inbounds ptr, ptr %_31, i64 %_32
  %_58 = ptrtoint ptr %_0.i to i64
  %_61 = and i64 %_58, 7
  %_62 = icmp eq i64 %_61, 0
  br i1 %_62, label %bb19, label %panic22

panic21:                                          ; preds = %bb35
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_3d12d41179ac08f296cb476519d3d25b) #6
  unreachable

bb19:                                             ; preds = %bb11
  %_168 = ptrtoint ptr %_0.i to i64
  %_171 = icmp eq i64 %_168, 0
  %_172 = and i1 %_171, true
  %_173 = xor i1 %_172, true
  br i1 %_173, label %bb36, label %panic23

panic22:                                          ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_58, ptr align 8 @alloc_ad85675daec200006b18ba438640bce6) #6
  unreachable

bb36:                                             ; preds = %bb19
  %_29 = load ptr, ptr %_0.i, align 8
  store ptr %_29, ptr %_0.i25, align 8
  %5 = load i32, ptr %i, align 4
  %_43 = icmp eq i32 %5, -2147483648
  %_44 = and i1 false, %_43
  br i1 %_44, label %panic24, label %bb14

panic23:                                          ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ad85675daec200006b18ba438640bce6) #6
  unreachable

bb14:                                             ; preds = %bb36
  %6 = load i32, ptr %i, align 4
  %7 = sdiv i32 %6, 2
  store i32 %7, ptr %i, align 4
  br label %bb4

panic24:                                          ; preds = %bb36
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_0c74900cf5508cb257b35e43e47bf9eb) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @DeleteMin(ptr %H) unnamed_addr #2 {
start:
  %temp = alloca [8 x i8], align 8
  %MinItem = alloca [8 x i8], align 8
  %child = alloca [4 x i8], align 4
  %parent = alloca [4 x i8], align 4
  %_0 = alloca [8 x i8], align 8
  store i32 0, ptr %parent, align 4
  store i32 0, ptr %child, align 4
  store ptr null, ptr %MinItem, align 8
  store ptr null, ptr %temp, align 8
  %_6 = call zeroext i1 @IsHeapEmpty(ptr %H) #7
  br i1 %_6, label %bb2, label %bb4

bb4:                                              ; preds = %start
  %_189 = ptrtoint ptr %H to i64
  %_192 = and i64 %_189, 7
  %_193 = icmp eq i64 %_192, 0
  br i1 %_193, label %bb41, label %panic

bb2:                                              ; preds = %start
  %_7 = call i32 (ptr, ...) @printf(ptr @alloc_fd0b6203b2c68f91d14e69741b95a9e2) #7
  store ptr null, ptr %_0, align 8
  br label %bb20

bb41:                                             ; preds = %bb4
  %_195 = ptrtoint ptr %H to i64
  %_198 = icmp eq i64 %_195, 0
  %_199 = and i1 %_198, true
  %_200 = xor i1 %_199, true
  br i1 %_200, label %bb42, label %panic1

panic:                                            ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_189, ptr align 8 @alloc_0b6b06cfaf68095f700091623ac867d7) #6
  unreachable

bb42:                                             ; preds = %bb41
  %_14 = load ptr, ptr %H, align 8
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_14, i64 1, i64 8) #7
  %_0.i50 = getelementptr inbounds ptr, ptr %_14, i64 1
  %_183 = ptrtoint ptr %_0.i50 to i64
  %_186 = and i64 %_183, 7
  %_187 = icmp eq i64 %_186, 0
  br i1 %_187, label %bb40, label %panic2

panic1:                                           ; preds = %bb41
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0b6b06cfaf68095f700091623ac867d7) #6
  unreachable

bb40:                                             ; preds = %bb42
  %_202 = ptrtoint ptr %_0.i50 to i64
  %_205 = icmp eq i64 %_202, 0
  %_206 = and i1 %_205, true
  %_207 = xor i1 %_206, true
  br i1 %_207, label %bb43, label %panic3

panic2:                                           ; preds = %bb42
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_183, ptr align 8 @alloc_bf913e846b321b75095993a92168edd5) #6
  unreachable

bb43:                                             ; preds = %bb40
  %_12 = load ptr, ptr %_0.i50, align 8
  store ptr %_12, ptr %MinItem, align 8
  %_177 = ptrtoint ptr %H to i64
  %_180 = and i64 %_177, 7
  %_181 = icmp eq i64 %_180, 0
  br i1 %_181, label %bb39, label %panic4

panic3:                                           ; preds = %bb40
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_bf913e846b321b75095993a92168edd5) #6
  unreachable

bb39:                                             ; preds = %bb43
  %_209 = ptrtoint ptr %H to i64
  %_212 = icmp eq i64 %_209, 0
  %_213 = and i1 %_212, true
  %_214 = xor i1 %_213, true
  br i1 %_214, label %bb44, label %panic5

panic4:                                           ; preds = %bb43
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_177, ptr align 8 @alloc_db4d7606cd927a81a840b7608f52bc9c) #6
  unreachable

bb44:                                             ; preds = %bb39
  %_18 = load ptr, ptr %H, align 8
  %_171 = ptrtoint ptr %H to i64
  %_174 = and i64 %_171, 7
  %_175 = icmp eq i64 %_174, 0
  br i1 %_175, label %bb38, label %panic6

panic5:                                           ; preds = %bb39
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_db4d7606cd927a81a840b7608f52bc9c) #6
  unreachable

bb38:                                             ; preds = %bb44
  %_216 = ptrtoint ptr %H to i64
  %_219 = icmp eq i64 %_216, 0
  %_220 = and i1 %_219, true
  %_221 = xor i1 %_220, true
  br i1 %_221, label %bb45, label %panic7

panic6:                                           ; preds = %bb44
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_171, ptr align 8 @alloc_6fd9635848758704a80a8c5fa0cdbd36) #6
  unreachable

bb45:                                             ; preds = %bb38
  %0 = getelementptr inbounds i8, ptr %H, i64 8
  %_20 = load i32, ptr %0, align 8
  %_19 = sext i32 %_20 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_18, i64 %_19, i64 8) #7
  %_0.i49 = getelementptr inbounds ptr, ptr %_18, i64 %_19
  %_165 = ptrtoint ptr %_0.i49 to i64
  %_168 = and i64 %_165, 7
  %_169 = icmp eq i64 %_168, 0
  br i1 %_169, label %bb37, label %panic8

panic7:                                           ; preds = %bb38
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6fd9635848758704a80a8c5fa0cdbd36) #6
  unreachable

bb37:                                             ; preds = %bb45
  %_223 = ptrtoint ptr %_0.i49 to i64
  %_226 = icmp eq i64 %_223, 0
  %_227 = and i1 %_226, true
  %_228 = xor i1 %_227, true
  br i1 %_228, label %bb46, label %panic9

panic8:                                           ; preds = %bb45
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_165, ptr align 8 @alloc_0b82cb7c993060af6549c9e09137e762) #6
  unreachable

bb46:                                             ; preds = %bb37
  %_16 = load ptr, ptr %_0.i49, align 8
  store ptr %_16, ptr %temp, align 8
  %_159 = ptrtoint ptr %H to i64
  %_162 = and i64 %_159, 7
  %_163 = icmp eq i64 %_162, 0
  br i1 %_163, label %bb36, label %panic10

panic9:                                           ; preds = %bb37
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0b82cb7c993060af6549c9e09137e762) #6
  unreachable

bb36:                                             ; preds = %bb46
  %_153 = ptrtoint ptr %H to i64
  %_156 = and i64 %_153, 7
  %_157 = icmp eq i64 %_156, 0
  br i1 %_157, label %bb35, label %panic11

panic10:                                          ; preds = %bb46
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_159, ptr align 8 @alloc_19a9d35a3f0dc6f4ec1f1516a86c2b37) #6
  unreachable

bb35:                                             ; preds = %bb36
  %_237 = ptrtoint ptr %H to i64
  %_240 = icmp eq i64 %_237, 0
  %_241 = and i1 %_240, true
  %_242 = xor i1 %_241, true
  br i1 %_242, label %bb48, label %panic12

panic11:                                          ; preds = %bb36
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_153, ptr align 8 @alloc_19a9d35a3f0dc6f4ec1f1516a86c2b37) #6
  unreachable

bb48:                                             ; preds = %bb35
  %_230 = ptrtoint ptr %H to i64
  %_233 = icmp eq i64 %_230, 0
  %_234 = and i1 %_233, true
  %_235 = xor i1 %_234, true
  br i1 %_235, label %bb47, label %panic13

panic12:                                          ; preds = %bb35
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_19a9d35a3f0dc6f4ec1f1516a86c2b37) #6
  unreachable

bb47:                                             ; preds = %bb48
  %1 = getelementptr inbounds i8, ptr %H, i64 8
  %2 = getelementptr inbounds i8, ptr %H, i64 8
  %3 = load i32, ptr %2, align 8
  %4 = sub i32 %3, 1
  store i32 %4, ptr %1, align 8
  %_147 = ptrtoint ptr %H to i64
  %_150 = and i64 %_147, 7
  %_151 = icmp eq i64 %_150, 0
  br i1 %_151, label %bb34, label %panic14

panic13:                                          ; preds = %bb48
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_19a9d35a3f0dc6f4ec1f1516a86c2b37) #6
  unreachable

bb34:                                             ; preds = %bb47
  %_244 = ptrtoint ptr %H to i64
  %_247 = icmp eq i64 %_244, 0
  %_248 = and i1 %_247, true
  %_249 = xor i1 %_248, true
  br i1 %_249, label %bb49, label %panic15

panic14:                                          ; preds = %bb47
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_147, ptr align 8 @alloc_add30d594056fbb91ae648e67a9f2e0b) #6
  unreachable

bb49:                                             ; preds = %bb34
  store i32 1, ptr %parent, align 4
  br label %bb7

panic15:                                          ; preds = %bb34
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_add30d594056fbb91ae648e67a9f2e0b) #6
  unreachable

bb7:                                              ; preds = %bb61, %bb49
  %_23 = load i32, ptr %parent, align 4
  %_22 = mul i32 %_23, 2
  %_141 = ptrtoint ptr %H to i64
  %_144 = and i64 %_141, 7
  %_145 = icmp eq i64 %_144, 0
  br i1 %_145, label %bb33, label %panic16

bb33:                                             ; preds = %bb7
  %_251 = ptrtoint ptr %H to i64
  %_254 = icmp eq i64 %_251, 0
  %_255 = and i1 %_254, true
  %_256 = xor i1 %_255, true
  br i1 %_256, label %bb50, label %panic17

panic16:                                          ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_141, ptr align 8 @alloc_65ef20c9bf4391134ef97c961a38f7a1) #6
  unreachable

bb50:                                             ; preds = %bb33
  %5 = getelementptr inbounds i8, ptr %H, i64 8
  %_24 = load i32, ptr %5, align 8
  %_21 = icmp sle i32 %_22, %_24
  br i1 %_21, label %bb8, label %bb18

panic17:                                          ; preds = %bb33
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_65ef20c9bf4391134ef97c961a38f7a1) #6
  unreachable

bb18:                                             ; preds = %bb58, %bb50
  %_69 = ptrtoint ptr %H to i64
  %_72 = and i64 %_69, 7
  %_73 = icmp eq i64 %_72, 0
  br i1 %_73, label %bb21, label %panic41

bb8:                                              ; preds = %bb50
  %_25 = load i32, ptr %parent, align 4
  %6 = mul i32 %_25, 2
  store i32 %6, ptr %child, align 4
  %_27 = load i32, ptr %child, align 4
  %_135 = ptrtoint ptr %H to i64
  %_138 = and i64 %_135, 7
  %_139 = icmp eq i64 %_138, 0
  br i1 %_139, label %bb32, label %panic18

bb32:                                             ; preds = %bb8
  %_258 = ptrtoint ptr %H to i64
  %_261 = icmp eq i64 %_258, 0
  %_262 = and i1 %_261, true
  %_263 = xor i1 %_262, true
  br i1 %_263, label %bb51, label %panic19

panic18:                                          ; preds = %bb8
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_135, ptr align 8 @alloc_b6e11cabfc8855c4711a86b00382e454) #6
  unreachable

bb51:                                             ; preds = %bb32
  %7 = getelementptr inbounds i8, ptr %H, i64 8
  %_28 = load i32, ptr %7, align 8
  %_26 = icmp ne i32 %_27, %_28
  br i1 %_26, label %bb9, label %bb13

panic19:                                          ; preds = %bb32
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b6e11cabfc8855c4711a86b00382e454) #6
  unreachable

bb13:                                             ; preds = %bb12, %bb55, %bb51
  %_104 = load ptr, ptr %temp, align 8
  %_105 = ptrtoint ptr %_104 to i64
  %_108 = and i64 %_105, 7
  %_109 = icmp eq i64 %_108, 0
  br i1 %_109, label %bb27, label %panic28

bb9:                                              ; preds = %bb51
  %_129 = ptrtoint ptr %H to i64
  %_132 = and i64 %_129, 7
  %_133 = icmp eq i64 %_132, 0
  br i1 %_133, label %bb31, label %panic20

bb31:                                             ; preds = %bb9
  %_265 = ptrtoint ptr %H to i64
  %_268 = icmp eq i64 %_265, 0
  %_269 = and i1 %_268, true
  %_270 = xor i1 %_269, true
  br i1 %_270, label %bb52, label %panic21

panic20:                                          ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_129, ptr align 8 @alloc_9ea9d4a4c0eddededa4321938ad1e056) #6
  unreachable

bb52:                                             ; preds = %bb31
  %_32 = load ptr, ptr %H, align 8
  %_34 = load i32, ptr %child, align 4
  %_33 = sext i32 %_34 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_32, i64 %_33, i64 8) #7
  %_0.i48 = getelementptr inbounds ptr, ptr %_32, i64 %_33
  %_65 = load ptr, ptr %_0.i48, align 8
  %_123 = ptrtoint ptr %_65 to i64
  %_126 = and i64 %_123, 7
  %_127 = icmp eq i64 %_126, 0
  br i1 %_127, label %bb30, label %panic22

panic21:                                          ; preds = %bb31
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9ea9d4a4c0eddededa4321938ad1e056) #6
  unreachable

bb30:                                             ; preds = %bb52
  %_272 = ptrtoint ptr %_65 to i64
  %_275 = icmp eq i64 %_272, 0
  %_276 = and i1 %_275, true
  %_277 = xor i1 %_276, true
  br i1 %_277, label %bb53, label %panic23

panic22:                                          ; preds = %bb52
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_123, ptr align 8 @alloc_a2b7cb01d5893134e8699ea8444f144c) #6
  unreachable

bb53:                                             ; preds = %bb30
  %_30 = load i32, ptr %_65, align 8
  %_117 = ptrtoint ptr %H to i64
  %_120 = and i64 %_117, 7
  %_121 = icmp eq i64 %_120, 0
  br i1 %_121, label %bb29, label %panic24

panic23:                                          ; preds = %bb30
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a2b7cb01d5893134e8699ea8444f144c) #6
  unreachable

bb29:                                             ; preds = %bb53
  %_279 = ptrtoint ptr %H to i64
  %_282 = icmp eq i64 %_279, 0
  %_283 = and i1 %_282, true
  %_284 = xor i1 %_283, true
  br i1 %_284, label %bb54, label %panic25

panic24:                                          ; preds = %bb53
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_117, ptr align 8 @alloc_190a572351fb27372e997653e6df2cb8) #6
  unreachable

bb54:                                             ; preds = %bb29
  %_37 = load ptr, ptr %H, align 8
  %_40 = load i32, ptr %child, align 4
  %_39 = add i32 %_40, 1
  %_38 = sext i32 %_39 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_37, i64 %_38, i64 8) #7
  %_0.i47 = getelementptr inbounds ptr, ptr %_37, i64 %_38
  %_66 = load ptr, ptr %_0.i47, align 8
  %_111 = ptrtoint ptr %_66 to i64
  %_114 = and i64 %_111, 7
  %_115 = icmp eq i64 %_114, 0
  br i1 %_115, label %bb28, label %panic26

panic25:                                          ; preds = %bb29
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_190a572351fb27372e997653e6df2cb8) #6
  unreachable

bb28:                                             ; preds = %bb54
  %_286 = ptrtoint ptr %_66 to i64
  %_289 = icmp eq i64 %_286, 0
  %_290 = and i1 %_289, true
  %_291 = xor i1 %_290, true
  br i1 %_291, label %bb55, label %panic27

panic26:                                          ; preds = %bb54
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_111, ptr align 8 @alloc_09d9d26f105fe1aab072644745a216d3) #6
  unreachable

bb55:                                             ; preds = %bb28
  %_35 = load i32, ptr %_66, align 8
  %_29 = icmp sgt i32 %_30, %_35
  br i1 %_29, label %bb12, label %bb13

panic27:                                          ; preds = %bb28
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_09d9d26f105fe1aab072644745a216d3) #6
  unreachable

bb12:                                             ; preds = %bb55
  %8 = load i32, ptr %child, align 4
  %9 = add i32 %8, 1
  store i32 %9, ptr %child, align 4
  br label %bb13

bb27:                                             ; preds = %bb13
  %_292 = load ptr, ptr %temp, align 8
  %_293 = ptrtoint ptr %_292 to i64
  %_296 = icmp eq i64 %_293, 0
  %_297 = and i1 %_296, true
  %_298 = xor i1 %_297, true
  br i1 %_298, label %bb56, label %panic29

panic28:                                          ; preds = %bb13
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_105, ptr align 8 @alloc_481c4d96e2c5c203c2194b7daabf35ea) #6
  unreachable

bb56:                                             ; preds = %bb27
  %10 = load ptr, ptr %temp, align 8
  %_42 = load i32, ptr %10, align 8
  %_99 = ptrtoint ptr %H to i64
  %_102 = and i64 %_99, 7
  %_103 = icmp eq i64 %_102, 0
  br i1 %_103, label %bb26, label %panic30

panic29:                                          ; preds = %bb27
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_481c4d96e2c5c203c2194b7daabf35ea) #6
  unreachable

bb26:                                             ; preds = %bb56
  %_300 = ptrtoint ptr %H to i64
  %_303 = icmp eq i64 %_300, 0
  %_304 = and i1 %_303, true
  %_305 = xor i1 %_304, true
  br i1 %_305, label %bb57, label %panic31

panic30:                                          ; preds = %bb56
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_99, ptr align 8 @alloc_1ff114c14386f42402ee403a615138a4) #6
  unreachable

bb57:                                             ; preds = %bb26
  %_45 = load ptr, ptr %H, align 8
  %_47 = load i32, ptr %child, align 4
  %_46 = sext i32 %_47 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_45, i64 %_46, i64 8) #7
  %_0.i46 = getelementptr inbounds ptr, ptr %_45, i64 %_46
  %_67 = load ptr, ptr %_0.i46, align 8
  %_93 = ptrtoint ptr %_67 to i64
  %_96 = and i64 %_93, 7
  %_97 = icmp eq i64 %_96, 0
  br i1 %_97, label %bb25, label %panic32

panic31:                                          ; preds = %bb26
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1ff114c14386f42402ee403a615138a4) #6
  unreachable

bb25:                                             ; preds = %bb57
  %_307 = ptrtoint ptr %_67 to i64
  %_310 = icmp eq i64 %_307, 0
  %_311 = and i1 %_310, true
  %_312 = xor i1 %_311, true
  br i1 %_312, label %bb58, label %panic33

panic32:                                          ; preds = %bb57
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_93, ptr align 8 @alloc_c12e1d93b0f7fd9a3798780485cb385d) #6
  unreachable

bb58:                                             ; preds = %bb25
  %_43 = load i32, ptr %_67, align 8
  %_41 = icmp sle i32 %_42, %_43
  br i1 %_41, label %bb18, label %bb15

panic33:                                          ; preds = %bb25
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c12e1d93b0f7fd9a3798780485cb385d) #6
  unreachable

bb15:                                             ; preds = %bb58
  %_87 = ptrtoint ptr %H to i64
  %_90 = and i64 %_87, 7
  %_91 = icmp eq i64 %_90, 0
  br i1 %_91, label %bb24, label %panic34

bb24:                                             ; preds = %bb15
  %_314 = ptrtoint ptr %H to i64
  %_317 = icmp eq i64 %_314, 0
  %_318 = and i1 %_317, true
  %_319 = xor i1 %_318, true
  br i1 %_319, label %bb59, label %panic35

panic34:                                          ; preds = %bb15
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_87, ptr align 8 @alloc_4bb8f5471ccd62b3de35b4d202acdf72) #6
  unreachable

bb59:                                             ; preds = %bb24
  %_50 = load ptr, ptr %H, align 8
  %_52 = load i32, ptr %parent, align 4
  %_51 = sext i32 %_52 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_50, i64 %_51, i64 8) #7
  %_0.i45 = getelementptr inbounds ptr, ptr %_50, i64 %_51
  %_347 = ptrtoint ptr %_0.i45 to i64
  %_348 = icmp eq i64 %_347, 0
  %_349 = and i1 %_348, true
  %_350 = xor i1 %_349, true
  br i1 %_350, label %bb64, label %panic36

panic35:                                          ; preds = %bb24
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4bb8f5471ccd62b3de35b4d202acdf72) #6
  unreachable

bb64:                                             ; preds = %bb59
  %_81 = ptrtoint ptr %H to i64
  %_84 = and i64 %_81, 7
  %_85 = icmp eq i64 %_84, 0
  br i1 %_85, label %bb23, label %panic37

panic36:                                          ; preds = %bb59
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8f226039eb518008340a7477715fa328) #6
  unreachable

bb23:                                             ; preds = %bb64
  %_321 = ptrtoint ptr %H to i64
  %_324 = icmp eq i64 %_321, 0
  %_325 = and i1 %_324, true
  %_326 = xor i1 %_325, true
  br i1 %_326, label %bb60, label %panic38

panic37:                                          ; preds = %bb64
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_81, ptr align 8 @alloc_4945213f010ec058c2aa9ed87a8d2cd5) #6
  unreachable

bb60:                                             ; preds = %bb23
  %_55 = load ptr, ptr %H, align 8
  %_57 = load i32, ptr %child, align 4
  %_56 = sext i32 %_57 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_55, i64 %_56, i64 8) #7
  %_0.i44 = getelementptr inbounds ptr, ptr %_55, i64 %_56
  %_75 = ptrtoint ptr %_0.i44 to i64
  %_78 = and i64 %_75, 7
  %_79 = icmp eq i64 %_78, 0
  br i1 %_79, label %bb22, label %panic39

panic38:                                          ; preds = %bb23
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4945213f010ec058c2aa9ed87a8d2cd5) #6
  unreachable

bb22:                                             ; preds = %bb60
  %_328 = ptrtoint ptr %_0.i44 to i64
  %_331 = icmp eq i64 %_328, 0
  %_332 = and i1 %_331, true
  %_333 = xor i1 %_332, true
  br i1 %_333, label %bb61, label %panic40

panic39:                                          ; preds = %bb60
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_75, ptr align 8 @alloc_b54fb8c70cafb3978e820a79d1bcb196) #6
  unreachable

bb61:                                             ; preds = %bb22
  %_53 = load ptr, ptr %_0.i44, align 8
  store ptr %_53, ptr %_0.i45, align 8
  %_58 = load i32, ptr %child, align 4
  store i32 %_58, ptr %parent, align 4
  br label %bb7

panic40:                                          ; preds = %bb22
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b54fb8c70cafb3978e820a79d1bcb196) #6
  unreachable

bb21:                                             ; preds = %bb18
  %_335 = ptrtoint ptr %H to i64
  %_338 = icmp eq i64 %_335, 0
  %_339 = and i1 %_338, true
  %_340 = xor i1 %_339, true
  br i1 %_340, label %bb62, label %panic42

panic41:                                          ; preds = %bb18
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_69, ptr align 8 @alloc_0a87f4bf1de384718424b0ef5e069434) #6
  unreachable

bb62:                                             ; preds = %bb21
  %_61 = load ptr, ptr %H, align 8
  %_63 = load i32, ptr %parent, align 4
  %_62 = sext i32 %_63 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_61, i64 %_62, i64 8) #7
  %_0.i = getelementptr inbounds ptr, ptr %_61, i64 %_62
  %_342 = ptrtoint ptr %_0.i to i64
  %_343 = icmp eq i64 %_342, 0
  %_344 = and i1 %_343, true
  %_345 = xor i1 %_344, true
  br i1 %_345, label %bb63, label %panic43

panic42:                                          ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0a87f4bf1de384718424b0ef5e069434) #6
  unreachable

bb63:                                             ; preds = %bb62
  %_64 = load ptr, ptr %temp, align 8
  store ptr %_64, ptr %_0.i, align 8
  %11 = load ptr, ptr %MinItem, align 8
  store ptr %11, ptr %_0, align 8
  br label %bb20

panic43:                                          ; preds = %bb62
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_992ca00fb69b04b518e4832572a4fd54) #6
  unreachable

bb20:                                             ; preds = %bb2, %bb63
  %12 = load ptr, ptr %_0, align 8
  ret ptr %12
}

; Function Attrs: nounwind nonlazybind
define void @PercDown(ptr %H, i32 %p) unnamed_addr #2 {
start:
  %X = alloca [8 x i8], align 8
  %child = alloca [4 x i8], align 4
  %parent = alloca [4 x i8], align 4
  store i32 0, ptr %parent, align 4
  store i32 0, ptr %child, align 4
  store ptr null, ptr %X, align 8
  %_142 = ptrtoint ptr %H to i64
  %_145 = and i64 %_142, 7
  %_146 = icmp eq i64 %_145, 0
  br i1 %_146, label %bb29, label %panic

bb29:                                             ; preds = %start
  %_148 = ptrtoint ptr %H to i64
  %_151 = icmp eq i64 %_148, 0
  %_152 = and i1 %_151, true
  %_153 = xor i1 %_152, true
  br i1 %_153, label %bb30, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_142, ptr align 8 @alloc_f195989905ef09fa3412d4bc8f3ff782) #6
  unreachable

bb30:                                             ; preds = %bb29
  %_8 = load ptr, ptr %H, align 8
  %_9 = sext i32 %p to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_8, i64 %_9, i64 8) #7
  %_0.i37 = getelementptr inbounds ptr, ptr %_8, i64 %_9
  %_136 = ptrtoint ptr %_0.i37 to i64
  %_139 = and i64 %_136, 7
  %_140 = icmp eq i64 %_139, 0
  br i1 %_140, label %bb28, label %panic2

panic1:                                           ; preds = %bb29
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f195989905ef09fa3412d4bc8f3ff782) #6
  unreachable

bb28:                                             ; preds = %bb30
  %_155 = ptrtoint ptr %_0.i37 to i64
  %_158 = icmp eq i64 %_155, 0
  %_159 = and i1 %_158, true
  %_160 = xor i1 %_159, true
  br i1 %_160, label %bb31, label %panic3

panic2:                                           ; preds = %bb30
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_136, ptr align 8 @alloc_faa77273d412a3370397282c48abd832) #6
  unreachable

bb31:                                             ; preds = %bb28
  %_6 = load ptr, ptr %_0.i37, align 8
  store ptr %_6, ptr %X, align 8
  store i32 %p, ptr %parent, align 4
  br label %bb2

panic3:                                           ; preds = %bb28
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_faa77273d412a3370397282c48abd832) #6
  unreachable

bb2:                                              ; preds = %bb43, %bb31
  %_12 = load i32, ptr %parent, align 4
  %_11 = mul i32 %_12, 2
  %_130 = ptrtoint ptr %H to i64
  %_133 = and i64 %_130, 7
  %_134 = icmp eq i64 %_133, 0
  br i1 %_134, label %bb27, label %panic4

bb27:                                             ; preds = %bb2
  %_162 = ptrtoint ptr %H to i64
  %_165 = icmp eq i64 %_162, 0
  %_166 = and i1 %_165, true
  %_167 = xor i1 %_166, true
  br i1 %_167, label %bb32, label %panic5

panic4:                                           ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_130, ptr align 8 @alloc_7bf5a05984d4ead3b5cfe0976992e5a0) #6
  unreachable

bb32:                                             ; preds = %bb27
  %0 = getelementptr inbounds i8, ptr %H, i64 8
  %_13 = load i32, ptr %0, align 8
  %_10 = icmp sle i32 %_11, %_13
  br i1 %_10, label %bb3, label %bb13

panic5:                                           ; preds = %bb27
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7bf5a05984d4ead3b5cfe0976992e5a0) #6
  unreachable

bb13:                                             ; preds = %bb40, %bb32
  %_58 = ptrtoint ptr %H to i64
  %_61 = and i64 %_58, 7
  %_62 = icmp eq i64 %_61, 0
  br i1 %_62, label %bb15, label %panic29

bb3:                                              ; preds = %bb32
  %_14 = load i32, ptr %parent, align 4
  %1 = mul i32 %_14, 2
  store i32 %1, ptr %child, align 4
  %_16 = load i32, ptr %child, align 4
  %_124 = ptrtoint ptr %H to i64
  %_127 = and i64 %_124, 7
  %_128 = icmp eq i64 %_127, 0
  br i1 %_128, label %bb26, label %panic6

bb26:                                             ; preds = %bb3
  %_169 = ptrtoint ptr %H to i64
  %_172 = icmp eq i64 %_169, 0
  %_173 = and i1 %_172, true
  %_174 = xor i1 %_173, true
  br i1 %_174, label %bb33, label %panic7

panic6:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_124, ptr align 8 @alloc_ed2a2aca3584af3c4acdd8e2b538dcb5) #6
  unreachable

bb33:                                             ; preds = %bb26
  %2 = getelementptr inbounds i8, ptr %H, i64 8
  %_17 = load i32, ptr %2, align 8
  %_15 = icmp ne i32 %_16, %_17
  br i1 %_15, label %bb4, label %bb8

panic7:                                           ; preds = %bb26
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ed2a2aca3584af3c4acdd8e2b538dcb5) #6
  unreachable

bb8:                                              ; preds = %bb7, %bb37, %bb33
  %_93 = load ptr, ptr %X, align 8
  %_94 = ptrtoint ptr %_93 to i64
  %_97 = and i64 %_94, 7
  %_98 = icmp eq i64 %_97, 0
  br i1 %_98, label %bb21, label %panic16

bb4:                                              ; preds = %bb33
  %_118 = ptrtoint ptr %H to i64
  %_121 = and i64 %_118, 7
  %_122 = icmp eq i64 %_121, 0
  br i1 %_122, label %bb25, label %panic8

bb25:                                             ; preds = %bb4
  %_176 = ptrtoint ptr %H to i64
  %_179 = icmp eq i64 %_176, 0
  %_180 = and i1 %_179, true
  %_181 = xor i1 %_180, true
  br i1 %_181, label %bb34, label %panic9

panic8:                                           ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_118, ptr align 8 @alloc_5128586b491d6ee9da3fbf6d56914d63) #6
  unreachable

bb34:                                             ; preds = %bb25
  %_21 = load ptr, ptr %H, align 8
  %_23 = load i32, ptr %child, align 4
  %_22 = sext i32 %_23 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_21, i64 %_22, i64 8) #7
  %_0.i36 = getelementptr inbounds ptr, ptr %_21, i64 %_22
  %_54 = load ptr, ptr %_0.i36, align 8
  %_112 = ptrtoint ptr %_54 to i64
  %_115 = and i64 %_112, 7
  %_116 = icmp eq i64 %_115, 0
  br i1 %_116, label %bb24, label %panic10

panic9:                                           ; preds = %bb25
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5128586b491d6ee9da3fbf6d56914d63) #6
  unreachable

bb24:                                             ; preds = %bb34
  %_183 = ptrtoint ptr %_54 to i64
  %_186 = icmp eq i64 %_183, 0
  %_187 = and i1 %_186, true
  %_188 = xor i1 %_187, true
  br i1 %_188, label %bb35, label %panic11

panic10:                                          ; preds = %bb34
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_112, ptr align 8 @alloc_8e8c61439002d87819f5f0603c68c584) #6
  unreachable

bb35:                                             ; preds = %bb24
  %_19 = load i32, ptr %_54, align 8
  %_106 = ptrtoint ptr %H to i64
  %_109 = and i64 %_106, 7
  %_110 = icmp eq i64 %_109, 0
  br i1 %_110, label %bb23, label %panic12

panic11:                                          ; preds = %bb24
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8e8c61439002d87819f5f0603c68c584) #6
  unreachable

bb23:                                             ; preds = %bb35
  %_190 = ptrtoint ptr %H to i64
  %_193 = icmp eq i64 %_190, 0
  %_194 = and i1 %_193, true
  %_195 = xor i1 %_194, true
  br i1 %_195, label %bb36, label %panic13

panic12:                                          ; preds = %bb35
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_106, ptr align 8 @alloc_5413cf50ea91081e36b007245b331550) #6
  unreachable

bb36:                                             ; preds = %bb23
  %_26 = load ptr, ptr %H, align 8
  %_29 = load i32, ptr %child, align 4
  %_28 = add i32 %_29, 1
  %_27 = sext i32 %_28 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_26, i64 %_27, i64 8) #7
  %_0.i35 = getelementptr inbounds ptr, ptr %_26, i64 %_27
  %_55 = load ptr, ptr %_0.i35, align 8
  %_100 = ptrtoint ptr %_55 to i64
  %_103 = and i64 %_100, 7
  %_104 = icmp eq i64 %_103, 0
  br i1 %_104, label %bb22, label %panic14

panic13:                                          ; preds = %bb23
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5413cf50ea91081e36b007245b331550) #6
  unreachable

bb22:                                             ; preds = %bb36
  %_197 = ptrtoint ptr %_55 to i64
  %_200 = icmp eq i64 %_197, 0
  %_201 = and i1 %_200, true
  %_202 = xor i1 %_201, true
  br i1 %_202, label %bb37, label %panic15

panic14:                                          ; preds = %bb36
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_100, ptr align 8 @alloc_e4d568699fd0c4e31bd2544882ae2da4) #6
  unreachable

bb37:                                             ; preds = %bb22
  %_24 = load i32, ptr %_55, align 8
  %_18 = icmp sgt i32 %_19, %_24
  br i1 %_18, label %bb7, label %bb8

panic15:                                          ; preds = %bb22
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e4d568699fd0c4e31bd2544882ae2da4) #6
  unreachable

bb7:                                              ; preds = %bb37
  %3 = load i32, ptr %child, align 4
  %4 = add i32 %3, 1
  store i32 %4, ptr %child, align 4
  br label %bb8

bb21:                                             ; preds = %bb8
  %_203 = load ptr, ptr %X, align 8
  %_204 = ptrtoint ptr %_203 to i64
  %_207 = icmp eq i64 %_204, 0
  %_208 = and i1 %_207, true
  %_209 = xor i1 %_208, true
  br i1 %_209, label %bb38, label %panic17

panic16:                                          ; preds = %bb8
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_94, ptr align 8 @alloc_58e10918fc6f6c1435920b23d42c610c) #6
  unreachable

bb38:                                             ; preds = %bb21
  %5 = load ptr, ptr %X, align 8
  %_31 = load i32, ptr %5, align 8
  %_88 = ptrtoint ptr %H to i64
  %_91 = and i64 %_88, 7
  %_92 = icmp eq i64 %_91, 0
  br i1 %_92, label %bb20, label %panic18

panic17:                                          ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_58e10918fc6f6c1435920b23d42c610c) #6
  unreachable

bb20:                                             ; preds = %bb38
  %_211 = ptrtoint ptr %H to i64
  %_214 = icmp eq i64 %_211, 0
  %_215 = and i1 %_214, true
  %_216 = xor i1 %_215, true
  br i1 %_216, label %bb39, label %panic19

panic18:                                          ; preds = %bb38
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_88, ptr align 8 @alloc_02f9da3890977f8ea99f1f9303df1b44) #6
  unreachable

bb39:                                             ; preds = %bb20
  %_34 = load ptr, ptr %H, align 8
  %_36 = load i32, ptr %child, align 4
  %_35 = sext i32 %_36 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_34, i64 %_35, i64 8) #7
  %_0.i34 = getelementptr inbounds ptr, ptr %_34, i64 %_35
  %_56 = load ptr, ptr %_0.i34, align 8
  %_82 = ptrtoint ptr %_56 to i64
  %_85 = and i64 %_82, 7
  %_86 = icmp eq i64 %_85, 0
  br i1 %_86, label %bb19, label %panic20

panic19:                                          ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_02f9da3890977f8ea99f1f9303df1b44) #6
  unreachable

bb19:                                             ; preds = %bb39
  %_218 = ptrtoint ptr %_56 to i64
  %_221 = icmp eq i64 %_218, 0
  %_222 = and i1 %_221, true
  %_223 = xor i1 %_222, true
  br i1 %_223, label %bb40, label %panic21

panic20:                                          ; preds = %bb39
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_82, ptr align 8 @alloc_ed387eff13229608637ccca4228b00c0) #6
  unreachable

bb40:                                             ; preds = %bb19
  %_32 = load i32, ptr %_56, align 8
  %_30 = icmp sle i32 %_31, %_32
  br i1 %_30, label %bb13, label %bb10

panic21:                                          ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ed387eff13229608637ccca4228b00c0) #6
  unreachable

bb10:                                             ; preds = %bb40
  %_76 = ptrtoint ptr %H to i64
  %_79 = and i64 %_76, 7
  %_80 = icmp eq i64 %_79, 0
  br i1 %_80, label %bb18, label %panic22

bb18:                                             ; preds = %bb10
  %_225 = ptrtoint ptr %H to i64
  %_228 = icmp eq i64 %_225, 0
  %_229 = and i1 %_228, true
  %_230 = xor i1 %_229, true
  br i1 %_230, label %bb41, label %panic23

panic22:                                          ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_76, ptr align 8 @alloc_97b6bb2be745591948bd36c3de73d3e7) #6
  unreachable

bb41:                                             ; preds = %bb18
  %_39 = load ptr, ptr %H, align 8
  %_41 = load i32, ptr %parent, align 4
  %_40 = sext i32 %_41 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_39, i64 %_40, i64 8) #7
  %_0.i33 = getelementptr inbounds ptr, ptr %_39, i64 %_40
  %_258 = ptrtoint ptr %_0.i33 to i64
  %_259 = icmp eq i64 %_258, 0
  %_260 = and i1 %_259, true
  %_261 = xor i1 %_260, true
  br i1 %_261, label %bb46, label %panic24

panic23:                                          ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_97b6bb2be745591948bd36c3de73d3e7) #6
  unreachable

bb46:                                             ; preds = %bb41
  %_70 = ptrtoint ptr %H to i64
  %_73 = and i64 %_70, 7
  %_74 = icmp eq i64 %_73, 0
  br i1 %_74, label %bb17, label %panic25

panic24:                                          ; preds = %bb41
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_60c5e30d815d66a2ad0eabef9a44123b) #6
  unreachable

bb17:                                             ; preds = %bb46
  %_232 = ptrtoint ptr %H to i64
  %_235 = icmp eq i64 %_232, 0
  %_236 = and i1 %_235, true
  %_237 = xor i1 %_236, true
  br i1 %_237, label %bb42, label %panic26

panic25:                                          ; preds = %bb46
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_70, ptr align 8 @alloc_ba961bb35d049ca2e1212d704f238cb0) #6
  unreachable

bb42:                                             ; preds = %bb17
  %_44 = load ptr, ptr %H, align 8
  %_46 = load i32, ptr %child, align 4
  %_45 = sext i32 %_46 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_44, i64 %_45, i64 8) #7
  %_0.i32 = getelementptr inbounds ptr, ptr %_44, i64 %_45
  %_64 = ptrtoint ptr %_0.i32 to i64
  %_67 = and i64 %_64, 7
  %_68 = icmp eq i64 %_67, 0
  br i1 %_68, label %bb16, label %panic27

panic26:                                          ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ba961bb35d049ca2e1212d704f238cb0) #6
  unreachable

bb16:                                             ; preds = %bb42
  %_239 = ptrtoint ptr %_0.i32 to i64
  %_242 = icmp eq i64 %_239, 0
  %_243 = and i1 %_242, true
  %_244 = xor i1 %_243, true
  br i1 %_244, label %bb43, label %panic28

panic27:                                          ; preds = %bb42
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_64, ptr align 8 @alloc_eaa8a35f8deba7d9402d3975361a774e) #6
  unreachable

bb43:                                             ; preds = %bb16
  %_42 = load ptr, ptr %_0.i32, align 8
  store ptr %_42, ptr %_0.i33, align 8
  %_47 = load i32, ptr %child, align 4
  store i32 %_47, ptr %parent, align 4
  br label %bb2

panic28:                                          ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_eaa8a35f8deba7d9402d3975361a774e) #6
  unreachable

bb15:                                             ; preds = %bb13
  %_246 = ptrtoint ptr %H to i64
  %_249 = icmp eq i64 %_246, 0
  %_250 = and i1 %_249, true
  %_251 = xor i1 %_250, true
  br i1 %_251, label %bb44, label %panic30

panic29:                                          ; preds = %bb13
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_58, ptr align 8 @alloc_8016670bed85973bef86a889f0ceabb9) #6
  unreachable

bb44:                                             ; preds = %bb15
  %_50 = load ptr, ptr %H, align 8
  %_52 = load i32, ptr %parent, align 4
  %_51 = sext i32 %_52 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h523adea41ecb7c28E"(ptr %_50, i64 %_51, i64 8) #7
  %_0.i = getelementptr inbounds ptr, ptr %_50, i64 %_51
  %_253 = ptrtoint ptr %_0.i to i64
  %_254 = icmp eq i64 %_253, 0
  %_255 = and i1 %_254, true
  %_256 = xor i1 %_255, true
  br i1 %_256, label %bb45, label %panic31

panic30:                                          ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8016670bed85973bef86a889f0ceabb9) #6
  unreachable

bb45:                                             ; preds = %bb44
  %_53 = load ptr, ptr %X, align 8
  store ptr %_53, ptr %_0.i, align 8
  ret void

panic31:                                          ; preds = %bb44
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5086773ec26bb191205697fb7e200158) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @BuildMinHeap(ptr %H) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  %_14 = ptrtoint ptr %H to i64
  %_17 = and i64 %_14, 7
  %_18 = icmp eq i64 %_17, 0
  br i1 %_18, label %bb7, label %panic

bb7:                                              ; preds = %start
  %_20 = ptrtoint ptr %H to i64
  %_23 = icmp eq i64 %_20, 0
  %_24 = and i1 %_23, true
  %_25 = xor i1 %_24, true
  br i1 %_25, label %bb8, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_14, ptr align 8 @alloc_e0f55af8ba14d1ad556d8e5f4bc59db9) #6
  unreachable

bb8:                                              ; preds = %bb7
  %0 = getelementptr inbounds i8, ptr %H, i64 8
  %_3 = load i32, ptr %0, align 8
  %_7 = icmp eq i32 %_3, -2147483648
  %_8 = and i1 false, %_7
  br i1 %_8, label %panic2, label %bb2

panic1:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e0f55af8ba14d1ad556d8e5f4bc59db9) #6
  unreachable

bb2:                                              ; preds = %bb8
  %1 = sdiv i32 %_3, 2
  store i32 %1, ptr %i, align 4
  br label %bb3

panic2:                                           ; preds = %bb8
; call core::panicking::panic_const::panic_const_div_overflow
  call void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8 @alloc_e0f55af8ba14d1ad556d8e5f4bc59db9) #6
  unreachable

bb3:                                              ; preds = %bb4, %bb2
  %_10 = load i32, ptr %i, align 4
  %_9 = icmp sgt i32 %_10, 0
  br i1 %_9, label %bb4, label %bb6

bb6:                                              ; preds = %bb3
  ret void

bb4:                                              ; preds = %bb3
  %_12 = load i32, ptr %i, align 4
  call void @PercDown(ptr %H, i32 %_12) #7
  %2 = load i32, ptr %i, align 4
  %3 = sub i32 %2, 1
  store i32 %3, ptr %i, align 4
  br label %bb3
}

; Function Attrs: nounwind nonlazybind
define ptr @CreateHuffman() unnamed_addr #2 {
start:
  %HFT = alloca [8 x i8], align 8
  store ptr null, ptr %HFT, align 8
  %_2 = call ptr @malloc(i64 24) #7
  store ptr %_2, ptr %HFT, align 8
  %_11 = load ptr, ptr %HFT, align 8
  %_12 = ptrtoint ptr %_11 to i64
  %_15 = and i64 %_12, 7
  %_16 = icmp eq i64 %_15, 0
  br i1 %_16, label %bb4, label %panic

bb4:                                              ; preds = %start
  %_17 = load ptr, ptr %HFT, align 8
  %_18 = ptrtoint ptr %_17 to i64
  %_21 = icmp eq i64 %_18, 0
  %_22 = and i1 %_21, true
  %_23 = xor i1 %_22, true
  br i1 %_23, label %bb5, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_12, ptr align 8 @alloc_427dc5a6c0d0132638586b5dc024c706) #6
  unreachable

bb5:                                              ; preds = %bb4
  %0 = load ptr, ptr %HFT, align 8
  %1 = getelementptr inbounds i8, ptr %0, i64 8
  store ptr null, ptr %1, align 8
  %_5 = load ptr, ptr %HFT, align 8
  %_6 = ptrtoint ptr %_5 to i64
  %_9 = and i64 %_6, 7
  %_10 = icmp eq i64 %_9, 0
  br i1 %_10, label %bb3, label %panic2

panic1:                                           ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_427dc5a6c0d0132638586b5dc024c706) #6
  unreachable

bb3:                                              ; preds = %bb5
  %_24 = load ptr, ptr %HFT, align 8
  %_25 = ptrtoint ptr %_24 to i64
  %_28 = icmp eq i64 %_25, 0
  %_29 = and i1 %_28, true
  %_30 = xor i1 %_29, true
  br i1 %_30, label %bb6, label %panic3

panic2:                                           ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_6, ptr align 8 @alloc_fc7874fb1a27689c0b99ab6550ca627c) #6
  unreachable

bb6:                                              ; preds = %bb3
  %2 = load ptr, ptr %HFT, align 8
  %3 = getelementptr inbounds i8, ptr %2, i64 16
  store ptr null, ptr %3, align 8
  %_0 = load ptr, ptr %HFT, align 8
  ret ptr %_0

panic3:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_fc7874fb1a27689c0b99ab6550ca627c) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @Huffman(ptr %H) unnamed_addr #2 {
start:
  %T = alloca [8 x i8], align 8
  %N = alloca [4 x i8], align 4
  %i = alloca [4 x i8], align 4
  store i32 0, ptr %i, align 4
  store i32 0, ptr %N, align 4
  store ptr null, ptr %T, align 8
  call void @BuildMinHeap(ptr %H) #7
  %_53 = ptrtoint ptr %H to i64
  %_56 = and i64 %_53, 7
  %_57 = icmp eq i64 %_56, 0
  br i1 %_57, label %bb16, label %panic

bb16:                                             ; preds = %start
  %_59 = ptrtoint ptr %H to i64
  %_62 = icmp eq i64 %_59, 0
  %_63 = and i1 %_62, true
  %_64 = xor i1 %_63, true
  br i1 %_64, label %bb17, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_53, ptr align 8 @alloc_d5bcf93b2d7c8194211c52721551334d) #6
  unreachable

bb17:                                             ; preds = %bb16
  %0 = getelementptr inbounds i8, ptr %H, i64 8
  %_6 = load i32, ptr %0, align 8
  store i32 %_6, ptr %N, align 4
  store i32 1, ptr %i, align 4
  br label %bb2

panic1:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d5bcf93b2d7c8194211c52721551334d) #6
  unreachable

bb2:                                              ; preds = %bb22, %bb17
  %_8 = load i32, ptr %i, align 4
  %_9 = load i32, ptr %N, align 4
  %_7 = icmp slt i32 %_8, %_9
  br i1 %_7, label %bb3, label %bb9

bb9:                                              ; preds = %bb2
  %_19 = call ptr @DeleteMin(ptr %H) #7
  store ptr %_19, ptr %T, align 8
  %_0 = load ptr, ptr %T, align 8
  ret ptr %_0

bb3:                                              ; preds = %bb2
  %_10 = call ptr @malloc(i64 24) #7
  store ptr %_10, ptr %T, align 8
  %_13 = call ptr @DeleteMin(ptr %H) #7
  %_46 = load ptr, ptr %T, align 8
  %_47 = ptrtoint ptr %_46 to i64
  %_50 = and i64 %_47, 7
  %_51 = icmp eq i64 %_50, 0
  br i1 %_51, label %bb15, label %panic2

bb15:                                             ; preds = %bb3
  %_65 = load ptr, ptr %T, align 8
  %_66 = ptrtoint ptr %_65 to i64
  %_69 = icmp eq i64 %_66, 0
  %_70 = and i1 %_69, true
  %_71 = xor i1 %_70, true
  br i1 %_71, label %bb18, label %panic3

panic2:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_47, ptr align 8 @alloc_890e3b3a25c12a3f0a281636771a45de) #6
  unreachable

bb18:                                             ; preds = %bb15
  %1 = load ptr, ptr %T, align 8
  %2 = getelementptr inbounds i8, ptr %1, i64 8
  store ptr %_13, ptr %2, align 8
  %_14 = call ptr @DeleteMin(ptr %H) #7
  %_40 = load ptr, ptr %T, align 8
  %_41 = ptrtoint ptr %_40 to i64
  %_44 = and i64 %_41, 7
  %_45 = icmp eq i64 %_44, 0
  br i1 %_45, label %bb14, label %panic4

panic3:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_890e3b3a25c12a3f0a281636771a45de) #6
  unreachable

bb14:                                             ; preds = %bb18
  %_72 = load ptr, ptr %T, align 8
  %_73 = ptrtoint ptr %_72 to i64
  %_76 = icmp eq i64 %_73, 0
  %_77 = and i1 %_76, true
  %_78 = xor i1 %_77, true
  br i1 %_78, label %bb19, label %panic5

panic4:                                           ; preds = %bb18
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_41, ptr align 8 @alloc_1a43451fc8747931e3d27fcde00adc6d) #6
  unreachable

bb19:                                             ; preds = %bb14
  %3 = load ptr, ptr %T, align 8
  %4 = getelementptr inbounds i8, ptr %3, i64 16
  store ptr %_14, ptr %4, align 8
  %5 = load ptr, ptr %T, align 8
  %6 = getelementptr inbounds i8, ptr %5, i64 8
  %_20 = load ptr, ptr %6, align 8
  %_35 = ptrtoint ptr %_20 to i64
  %_38 = and i64 %_35, 7
  %_39 = icmp eq i64 %_38, 0
  br i1 %_39, label %bb13, label %panic6

panic5:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1a43451fc8747931e3d27fcde00adc6d) #6
  unreachable

bb13:                                             ; preds = %bb19
  %_80 = ptrtoint ptr %_20 to i64
  %_83 = icmp eq i64 %_80, 0
  %_84 = and i1 %_83, true
  %_85 = xor i1 %_84, true
  br i1 %_85, label %bb20, label %panic7

panic6:                                           ; preds = %bb19
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_35, ptr align 8 @alloc_ce4d7435615e770a7fcfa53cca45470d) #6
  unreachable

bb20:                                             ; preds = %bb13
  %_15 = load i32, ptr %_20, align 8
  %7 = load ptr, ptr %T, align 8
  %8 = getelementptr inbounds i8, ptr %7, i64 16
  %_21 = load ptr, ptr %8, align 8
  %_29 = ptrtoint ptr %_21 to i64
  %_32 = and i64 %_29, 7
  %_33 = icmp eq i64 %_32, 0
  br i1 %_33, label %bb12, label %panic8

panic7:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ce4d7435615e770a7fcfa53cca45470d) #6
  unreachable

bb12:                                             ; preds = %bb20
  %_87 = ptrtoint ptr %_21 to i64
  %_90 = icmp eq i64 %_87, 0
  %_91 = and i1 %_90, true
  %_92 = xor i1 %_91, true
  br i1 %_92, label %bb21, label %panic9

panic8:                                           ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_29, ptr align 8 @alloc_dc8e90ee54d1a36e942a285dd20b272e) #6
  unreachable

bb21:                                             ; preds = %bb12
  %_16 = load i32, ptr %_21, align 8
  %_22 = load ptr, ptr %T, align 8
  %_23 = ptrtoint ptr %_22 to i64
  %_26 = and i64 %_23, 7
  %_27 = icmp eq i64 %_26, 0
  br i1 %_27, label %bb11, label %panic10

panic9:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_dc8e90ee54d1a36e942a285dd20b272e) #6
  unreachable

bb11:                                             ; preds = %bb21
  %_93 = load ptr, ptr %T, align 8
  %_94 = ptrtoint ptr %_93 to i64
  %_97 = icmp eq i64 %_94, 0
  %_98 = and i1 %_97, true
  %_99 = xor i1 %_98, true
  br i1 %_99, label %bb22, label %panic11

panic10:                                          ; preds = %bb21
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_23, ptr align 8 @alloc_1f627793a50a1bfe5e41005bab7fbe7a) #6
  unreachable

bb22:                                             ; preds = %bb11
  %9 = load ptr, ptr %T, align 8
  %10 = add i32 %_15, %_16
  store i32 %10, ptr %9, align 8
  %_18 = load ptr, ptr %T, align 8
  call void @InsertMinHeap(ptr %H, ptr %_18) #7
  %11 = load i32, ptr %i, align 4
  %12 = add i32 %11, 1
  store i32 %12, ptr %i, align 4
  br label %bb2

panic11:                                          ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1f627793a50a1bfe5e41005bab7fbe7a) #6
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; core::panicking::panic_const::panic_const_div_overflow
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking11panic_const24panic_const_div_overflow17h1ac73c9e33e18298E(ptr align 8) unnamed_addr #4

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
