Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 12 18:16:11 2023
| Host         : marcel_002 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             102 |           38 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              21 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------+---------------------------------------+------------------+----------------+
| Clock Signal |                Enable Signal                |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------+---------------------------------------+------------------+----------------+
|  pixel_clk   | u_display_hvscan/u1_display_control/E[0]    | u_HDMI/u_encoder_0/AR[0]              |                1 |              5 |
|  pixel_clk   | u_display_hvscan/u1_display_control/vs_cnt0 | u_HDMI/u_encoder_0/AR[0]              |                3 |             16 |
|  pixel_clk   |                                             | u_HDMI/u_encoder_1/de_reg1_i_1__0_n_0 |                7 |             19 |
|  ser_clk     |                                             | u_HDMI/u_encoder_0/AR[0]              |                8 |             20 |
|  pixel_clk   |                                             | u_HDMI/u_encoder_0/AR[0]              |               23 |             63 |
+--------------+---------------------------------------------+---------------------------------------+------------------+----------------+


