ğŸ“‚ RISC-V-MYTH-Workshop/
â”‚â”€â”€ ğŸ“œ README.md
â”‚â”€â”€ ğŸ“œ LICENSE
â”‚â”€â”€ ğŸ“œ .gitignore
â”‚â”€â”€ ğŸ“‚ Docs/
â”‚   â”œâ”€â”€ ğŸ“œ Workshop_Overview.md
â”‚   â”œâ”€â”€ ğŸ“œ RISC-V_ISA.md
â”‚   â”œâ”€â”€ ğŸ“œ TL-Verilog_Basics.md
â”‚   â”œâ”€â”€ ğŸ“œ CPU_Design.md
â”‚â”€â”€ ğŸ“‚ RISC-V_ISA/
â”‚   â”œâ”€â”€ ğŸ“œ Instructions.md
â”‚   â”œâ”€â”€ ğŸ“‚ Example_Codes/
â”‚   â”‚   â”œâ”€â”€ ğŸ“œ add.s
â”‚   â”‚   â”œâ”€â”€ ğŸ“œ branch.s
â”‚   â”‚   â”œâ”€â”€ ğŸ“œ load_store.s
â”‚â”€â”€ ğŸ“‚ TL-Verilog/
â”‚   â”œâ”€â”€ ğŸ“œ Basics.md
â”‚   â”œâ”€â”€ ğŸ“‚ Example_Codes/
â”‚   â”‚   â”œâ”€â”€ ğŸ“œ mux_4x1.tlv
â”‚   â”‚   â”œâ”€â”€ ğŸ“œ alu.tlv
â”‚   â”‚   â”œâ”€â”€ ğŸ“œ program_counter.tlv
â”‚â”€â”€ ğŸ“‚ CPU_Design/
â”‚   â”œâ”€â”€ ğŸ“œ Design_Specs.md
â”‚   â”œâ”€â”€ ğŸ“œ Pipeline_Stages.md
â”‚   â”œâ”€â”€ ğŸ“œ Testing.md
â”‚   â”œâ”€â”€ ğŸ“‚ Code/
â”‚   â”‚   â”œâ”€â”€ ğŸ“œ riscv_cpu.tlv
â”‚â”€â”€ ğŸ“‚ Simulations/
â”‚   â”œâ”€â”€ ğŸ“œ Testbenches.md
â”‚   â”œâ”€â”€ ğŸ“œ Results.md
â”‚â”€â”€ ğŸ“‚ Tools/
â”‚   â”œâ”€â”€ ğŸ“œ Makerchip.md
â”‚   â”œâ”€â”€ ğŸ“œ Verilator_Setup.md
â”‚â”€â”€ ğŸ“‚ Extras/
â”‚   â”œâ”€â”€ ğŸ“œ Useful_Links.md
â”‚   â”œâ”€â”€ ğŸ“œ References.md
â”‚â”€â”€ ğŸ“‚ Images/
â”‚   â”œâ”€â”€ ğŸ“œ pipeline_diagram.png
â”‚   â”œâ”€â”€ ğŸ“œ cpu_architecture.png
