set_verilog_fpath /home/vsduser/vsdsynth/outdir_openMSP430/openMSP430.final.synth.v
set_multi_cpu_usage 4
set_early_celllib_fpath /home/vsduser/vsdsynth/osu018_stdcells.lib
set_late_celllib_fpath /home/vsduser/vsdsynth/osu018_stdcells.lib
set_timing_fpath /home/vsduser/vsdsynth/outdir_openMSP430/openMSP430.timing
set_spef_fpath /home/vsduser/vsdsynth/outdir_openMSP430/openMSP430.spef
init_timer
report_timer
report_wns
report_worst_paths -num_paths 10000
