{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723067465915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723067465916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 17:51:05 2024 " "Processing started: Wed Aug 07 17:51:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723067465916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067465916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpganes_controller_test -c fpganes_controller_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpganes_controller_test -c fpganes_controller_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067465917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723067466605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723067466605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Controller.sv " "Can't analyze file -- file Controller.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723067475655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SPART_tx.sv " "Can't analyze file -- file SPART_tx.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723067475658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SPART_rx.sv " "Can't analyze file -- file SPART_rx.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723067475660 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "spart.sv " "Can't analyze file -- file spart.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723067475663 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "14 fpganes_controller_test.v(189) " "Verilog HDL Expression warning at fpganes_controller_test.v(189): truncated literal to match 14 bits" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 189 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1723067475681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpganes_controller_test.v 1 1 " "Found 1 design units, including 1 entities, in source file fpganes_controller_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpganes_controller_test " "Found entity 1: fpganes_controller_test" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723067475686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475686 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "driver.sv " "Can't analyze file -- file driver.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723067475688 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bus_intf.sv " "Can't analyze file -- file bus_intf.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723067475690 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "baud_rate_gen.sv " "Can't analyze file -- file baud_rate_gen.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723067475692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerclocktest.v 1 1 " "Found 1 design units, including 1 entities, in source file controllerclocktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerClockTest " "Found entity 1: ControllerClockTest" {  } { { "ControllerClockTest.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723067475694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllerclocktest/controllerclocktest_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file controllerclocktest/controllerclocktest_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerClockTest_0002 " "Found entity 1: ControllerClockTest_0002" {  } { { "ControllerClockTest/ControllerClockTest_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest/ControllerClockTest_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723067475721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpganes_controller_test " "Elaborating entity \"fpganes_controller_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723067475784 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpb fpganes_controller_test.v(107) " "Verilog HDL or VHDL warning at fpganes_controller_test.v(107): object \"cpb\" assigned a value but never read" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723067475789 "|fpganes_controller_test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "button_states fpganes_controller_test.v(131) " "Verilog HDL Always Construct warning at fpganes_controller_test.v(131): inferring latch(es) for variable \"button_states\", which holds its previous value in one or more paths through the always construct" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723067475791 "|fpganes_controller_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fpganes_controller_test.v(211) " "Verilog HDL assignment warning at fpganes_controller_test.v(211): truncated value with size 32 to match size of target (3)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723067475791 "|fpganes_controller_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 fpganes_controller_test.v(221) " "Verilog HDL assignment warning at fpganes_controller_test.v(221): truncated value with size 32 to match size of target (14)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723067475791 "|fpganes_controller_test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] fpganes_controller_test.v(26) " "Output port \"LEDR\[9..8\]\" at fpganes_controller_test.v(26) has no driver" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1723067475792 "|fpganes_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_states\[0\] fpganes_controller_test.v(131) " "Inferred latch for \"button_states\[0\]\" at fpganes_controller_test.v(131)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475793 "|fpganes_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_states\[1\] fpganes_controller_test.v(131) " "Inferred latch for \"button_states\[1\]\" at fpganes_controller_test.v(131)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475793 "|fpganes_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_states\[2\] fpganes_controller_test.v(131) " "Inferred latch for \"button_states\[2\]\" at fpganes_controller_test.v(131)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475793 "|fpganes_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_states\[3\] fpganes_controller_test.v(131) " "Inferred latch for \"button_states\[3\]\" at fpganes_controller_test.v(131)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475793 "|fpganes_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_states\[4\] fpganes_controller_test.v(131) " "Inferred latch for \"button_states\[4\]\" at fpganes_controller_test.v(131)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475793 "|fpganes_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_states\[5\] fpganes_controller_test.v(131) " "Inferred latch for \"button_states\[5\]\" at fpganes_controller_test.v(131)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475793 "|fpganes_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_states\[6\] fpganes_controller_test.v(131) " "Inferred latch for \"button_states\[6\]\" at fpganes_controller_test.v(131)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475793 "|fpganes_controller_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "button_states\[7\] fpganes_controller_test.v(131) " "Inferred latch for \"button_states\[7\]\" at fpganes_controller_test.v(131)" {  } { { "fpganes_controller_test.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067475793 "|fpganes_controller_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerClockTest ControllerClockTest:clock " "Elaborating entity \"ControllerClockTest\" for hierarchy \"ControllerClockTest:clock\"" {  } { { "fpganes_controller_test.v" "clock" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723067475819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControllerClockTest_0002 ControllerClockTest:clock\|ControllerClockTest_0002:controllerclocktest_inst " "Elaborating entity \"ControllerClockTest_0002\" for hierarchy \"ControllerClockTest:clock\|ControllerClockTest_0002:controllerclocktest_inst\"" {  } { { "ControllerClockTest.v" "controllerclocktest_inst" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723067475828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ControllerClockTest:clock\|ControllerClockTest_0002:controllerclocktest_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ControllerClockTest:clock\|ControllerClockTest_0002:controllerclocktest_inst\|altera_pll:altera_pll_i\"" {  } { { "ControllerClockTest/ControllerClockTest_0002.v" "altera_pll_i" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest/ControllerClockTest_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723067475907 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1723067475919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControllerClockTest:clock\|ControllerClockTest_0002:controllerclocktest_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ControllerClockTest:clock\|ControllerClockTest_0002:controllerclocktest_inst\|altera_pll:altera_pll_i\"" {  } { { "ControllerClockTest/ControllerClockTest_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest/ControllerClockTest_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723067475937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControllerClockTest:clock\|ControllerClockTest_0002:controllerclocktest_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"ControllerClockTest:clock\|ControllerClockTest_0002:controllerclocktest_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.789819 MHz " "Parameter \"output_clock_frequency0\" = \"1.789819 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723067475937 ""}  } { { "ControllerClockTest/ControllerClockTest_0002.v" "" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/ControllerClockTest/ControllerClockTest_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723067475937 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "ctrl Controller " "Node instance \"ctrl\" instantiates undefined entity \"Controller\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "fpganes_controller_test.v" "ctrl" { Text "C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/working/fpganes_UWM/fpganes_release/src/hw/Controller/Testing/fpganes_controller_test.v" 105 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1723067475948 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723067476115 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 07 17:51:16 2024 " "Processing ended: Wed Aug 07 17:51:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723067476115 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723067476115 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723067476115 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723067476115 ""}
