// Seed: 2063186824
module module_0;
  assign id_1 = id_1 ? 1 == 1 + "" : id_1 ? id_1 : id_1;
  assign id_1 = id_1 < 1;
  genvar id_2;
  assign id_2[""] = 1;
  wire id_3;
  id_4(
      .id_0(1'b0), .id_1(), .id_2(id_3)
  );
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wand id_2,
    output wand id_3
);
  reg id_5, id_6, id_7, id_8 = id_7;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_0 <= 1;
    id_5 <= 1'b0;
  end
endmodule
