JDF B
// Created by Version 1.7 
PROJECT Lab8
DESIGN lab8 Normal
DEVKIT GAL22V10C-10LP
ENTRY Pure Verilog HDL
MODULE lab8-2.v
MODSTYLE lab8_2 Normal
MODULE lab8-3.v
MODSTYLE lab8_3 Normal
MODULE lab8-4.v
MODSTYLE lab8_4 Normal
MODULE lab8-1.v
MODSTYLE lab8 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE lab8_3
