;redcode
;assert 1
	SPL 0, <107
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT <200, 10
	JMZ -1, @-20
	JMZ -1, @-20
	ADD 3, 70
	SUB @0, @2
	SUB @121, @106
	SUB @121, @106
	SUB @0, @2
	SUB 10, 20
	SUB 600, 9
	SPL <-171, -106
	SUB @30, -9
	SUB @30, -9
	ADD 600, 9
	DJN <-6, -20
	SPL 60, 2
	ADD 600, 9
	ADD 600, 20
	DAT #700, #89
	SUB @0, @2
	SUB @0, @2
	SUB 210, 10
	SUB @0, @2
	SUB 210, 60
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	ADD 210, 60
	SPL 700, <20
	SPL 0, #2
	SLT 600, 9
	ADD 3, @81
	SUB @121, 106
	ADD 3, @81
	SUB @0, @2
	SUB @0, @2
	MOV 1, <-20
	CMP -207, <-120
	JMZ <121, 106
	DAT <1, <0
	ADD 210, 60
	SPL 0, <107
	MOV -11, <-20
	DJN -1, @-20
	MOV -11, <-20
	MOV -11, <-20
