EDA Netlist Writer report for shiftreg
<<<<<<< HEAD
Fri Jun 07 18:17:55 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version
=======
Wed Jun  5 19:12:42 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
>>>>>>> 8d436a92879aea4afb293f2f7146206db0661194


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
<<<<<<< HEAD
; EDA Netlist Writer Status ; Successful - Fri Jun 07 18:17:55 2019 ;
=======
; EDA Netlist Writer Status ; Successful - Wed Jun  5 19:12:42 2019 ;
>>>>>>> 8d436a92879aea4afb293f2f7146206db0661194
; Revision Name             ; shiftreg                              ;
; Top-level Entity Name     ; AD_SAR                                ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


<<<<<<< HEAD
+-------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Option                                                                                            ; Setting                   ;
+---------------------------------------------------------------------------------------------------+---------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (Verilog) ;
; Generate netlist for functional simulation only                                                   ; On                        ;
; Truncate long hierarchy paths                                                                     ; Off                       ;
; Map illegal HDL characters                                                                        ; Off                       ;
; Flatten buses into individual nodes                                                               ; Off                       ;
; Maintain hierarchy                                                                                ; Off                       ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                       ;
; Enable glitch filtering                                                                           ; Off                       ;
; Do not write top level VHDL entity                                                                ; Off                       ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                       ;
; Architecture name in VHDL output netlist                                                          ; structure                 ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                       ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                       ;
+---------------------------------------------------------------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+
; C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/simulation/qsim//shiftreg.vo ;
+----------------------------------------------------------------------------------------------------------------+
=======
+----------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                        ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Option                                                                                            ; Setting                ;
+---------------------------------------------------------------------------------------------------+------------------------+
; Tool Name                                                                                         ; ModelSim-Altera (VHDL) ;
; Generate netlist for functional simulation only                                                   ; Off                    ;
; Time scale                                                                                        ; 1 ps                   ;
; Truncate long hierarchy paths                                                                     ; Off                    ;
; Map illegal HDL characters                                                                        ; Off                    ;
; Flatten buses into individual nodes                                                               ; Off                    ;
; Maintain hierarchy                                                                                ; Off                    ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                    ;
; Enable glitch filtering                                                                           ; Off                    ;
; Do not write top level VHDL entity                                                                ; Off                    ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                    ;
; Architecture name in VHDL output netlist                                                          ; structure              ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off                    ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off                    ;
+---------------------------------------------------------------------------------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+
; /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/shiftreg_6_1200mv_85c_slow.vho      ;
; /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/shiftreg_6_1200mv_0c_slow.vho       ;
; /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/shiftreg_min_1200mv_0c_fast.vho     ;
; /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/shiftreg.vho                        ;
; /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/shiftreg_6_1200mv_85c_vhd_slow.sdo  ;
; /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/shiftreg_6_1200mv_0c_vhd_slow.sdo   ;
; /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/shiftreg_min_1200mv_0c_vhd_fast.sdo ;
; /home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/shiftreg_vhd.sdo                    ;
+--------------------------------------------------------------------------------------------------------------------------+
>>>>>>> 8d436a92879aea4afb293f2f7146206db0661194


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit EDA Netlist Writer
<<<<<<< HEAD
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus II License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Jun 07 18:17:55 2019
Info: Command: quartus_eda --write_settings_files=off --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/simulation/qsim/ shiftreg -c shiftreg
Info (204019): Generated file shiftreg.vo in folder "C:/Users/Leandro/Documents/Facu/4to/DIGITALES_FINAL-master/DIGITALES_FINAL-master/simulation/qsim//" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4670 megabytes
    Info: Processing ended: Fri Jun 07 18:17:55 2019
    Info: Elapsed time: 00:00:00
=======
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Jun  5 19:12:41 2019
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off shiftreg -c shiftreg
Info (204019): Generated file shiftreg_6_1200mv_85c_slow.vho in folder "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file shiftreg_6_1200mv_0c_slow.vho in folder "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file shiftreg_min_1200mv_0c_fast.vho in folder "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file shiftreg.vho in folder "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file shiftreg_6_1200mv_85c_vhd_slow.sdo in folder "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file shiftreg_6_1200mv_0c_vhd_slow.sdo in folder "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file shiftreg_min_1200mv_0c_vhd_fast.sdo in folder "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file shiftreg_vhd.sdo in folder "/home/antiloope/Documents/ucc/ElecDigital/PracticoDigitalesFinal/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1028 megabytes
    Info: Processing ended: Wed Jun  5 19:12:42 2019
    Info: Elapsed time: 00:00:01
>>>>>>> 8d436a92879aea4afb293f2f7146206db0661194
    Info: Total CPU time (on all processors): 00:00:01


