Classic Timing Analyzer report for PQP
Fri May 17 21:04:55 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                              ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 20.192 ns                        ; ControlUnit:ControlUnit|state.Bne                 ; MuxMemToRegOut[0]                            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 43.35 MHz ( period = 23.068 ns ) ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860 ; ControlUnit:ControlUnit|state.StoreSaveh     ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.Sra                 ; ControlUnit:ControlUnit|nextstate.SraOp_4243 ; clock      ; clock    ; 672          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                   ;                                              ;            ;          ; 672          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------------+----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 43.35 MHz ( period = 23.068 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860     ; ControlUnit:ControlUnit|state.StoreSaveh     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 43.35 MHz ( period = 23.066 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2897     ; ControlUnit:ControlUnit|state.StoreSaveb     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 43.36 MHz ( period = 23.064 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreSave_2934      ; ControlUnit:ControlUnit|state.StoreSave      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.782 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_4749           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.719 ns                ;
; N/A                                     ; 43.89 MHz ( period = 22.782 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_3321            ; ControlUnit:ControlUnit|state.Lui            ; clock      ; clock    ; None                        ; None                      ; 0.721 ns                ;
; N/A                                     ; 43.90 MHz ( period = 22.778 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_3642            ; ControlUnit:ControlUnit|state.Bgt            ; clock      ; clock    ; None                        ; None                      ; 0.719 ns                ;
; N/A                                     ; 43.90 MHz ( period = 22.778 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_3572            ; ControlUnit:ControlUnit|state.Ble            ; clock      ; clock    ; None                        ; None                      ; 0.721 ns                ;
; N/A                                     ; 43.91 MHz ( period = 22.776 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_3782            ; ControlUnit:ControlUnit|state.Beq            ; clock      ; clock    ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.766 ns )                    ; ControlUnit:ControlUnit|nextstate.Store_3039          ; ControlUnit:ControlUnit|state.Store          ; clock      ; clock    ; None                        ; None                      ; 0.713 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_3502             ; ControlUnit:ControlUnit|state.Lw             ; clock      ; clock    ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_3817          ; ControlUnit:ControlUnit|state.Addiu          ; clock      ; clock    ; None                        ; None                      ; 0.713 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.756 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_3712            ; ControlUnit:ControlUnit|state.Bne            ; clock      ; clock    ; None                        ; None                      ; 0.712 ns                ;
; N/A                                     ; 43.95 MHz ( period = 22.754 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_4424            ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 43.95 MHz ( period = 22.752 ns )                    ; ControlUnit:ControlUnit|nextstate.And_4644            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.713 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.744 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_4856            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.707 ns                ;
; N/A                                     ; 43.98 MHz ( period = 22.738 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_3996            ; ControlUnit:ControlUnit|state.Srl            ; clock      ; clock    ; None                        ; None                      ; 0.713 ns                ;
; N/A                                     ; 43.99 MHz ( period = 22.734 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_3889            ; ControlUnit:ControlUnit|state.Slt            ; clock      ; clock    ; None                        ; None                      ; 0.699 ns                ;
; N/A                                     ; 44.03 MHz ( period = 22.710 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_4607            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 44.07 MHz ( period = 22.692 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_4570          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.708 ns                ;
; N/A                                     ; 44.17 MHz ( period = 22.638 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_4280            ; ControlUnit:ControlUnit|state.Sra            ; clock      ; clock    ; None                        ; None                      ; 0.688 ns                ;
; N/A                                     ; 44.27 MHz ( period = 22.588 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_3358         ; ControlUnit:ControlUnit|state.LSaveb         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 44.79 MHz ( period = 22.326 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_3395         ; ControlUnit:ControlUnit|state.LSaveh         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 44.84 MHz ( period = 22.302 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_3432          ; ControlUnit:ControlUnit|state.LSave          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 45.10 MHz ( period = 22.172 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_4243          ; ControlUnit:ControlUnit|state.SraOp          ; clock      ; clock    ; None                        ; None                      ; 0.907 ns                ;
; N/A                                     ; 45.15 MHz ( period = 22.150 ns )                    ; ControlUnit:ControlUnit|nextstate.Jal_3216            ; ControlUnit:ControlUnit|state.Jal            ; clock      ; clock    ; None                        ; None                      ; 1.106 ns                ;
; N/A                                     ; 45.52 MHz ( period = 21.966 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_4461             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 46.00 MHz ( period = 21.738 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_4352           ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 46.02 MHz ( period = 21.732 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_4103           ; ControlUnit:ControlUnit|state.Srav           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 46.13 MHz ( period = 21.678 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_4498            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 46.49 MHz ( period = 21.512 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_4387    ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.717 ns                ;
; N/A                                     ; 46.62 MHz ( period = 21.450 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_3924    ; ControlUnit:ControlUnit|state.SrlWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 46.79 MHz ( period = 21.374 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_4208    ; ControlUnit:ControlUnit|state.SraWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.691 ns                ;
; N/A                                     ; 46.83 MHz ( period = 21.352 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4031   ; ControlUnit:ControlUnit|state.SravWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.682 ns                ;
; N/A                                     ; 47.16 MHz ( period = 21.204 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_3537     ; ControlUnit:ControlUnit|state.BleCompare     ; clock      ; clock    ; None                        ; None                      ; 0.719 ns                ;
; N/A                                     ; 47.28 MHz ( period = 21.152 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_4961          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 48.92 MHz ( period = 20.442 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet3_3111          ; ControlUnit:ControlUnit|state.LGet3          ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 49.42 MHz ( period = 20.236 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_4315   ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.42 MHz ( period = 20.236 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_4173         ; ControlUnit:ControlUnit|state.SllvOp         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.222 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_3959          ; ControlUnit:ControlUnit|state.SrlOp          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.45 MHz ( period = 20.222 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_4138          ; ControlUnit:ControlUnit|state.SllOp          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.208 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet2_3146          ; ControlUnit:ControlUnit|state.LGet2          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.54 MHz ( period = 20.184 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreGet_3004       ; ControlUnit:ControlUnit|state.StoreGet       ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.182 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_3677     ; ControlUnit:ControlUnit|state.BneCompare     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.182 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4714 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.180 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_3747     ; ControlUnit:ControlUnit|state.BeqCompare     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.55 MHz ( period = 20.180 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.56 MHz ( period = 20.178 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_3607     ; ControlUnit:ControlUnit|state.BgtCompare     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.56 MHz ( period = 20.176 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData_2969      ; ControlUnit:ControlUnit|state.StoreData      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.62 MHz ( period = 20.154 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_4926    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.62 MHz ( period = 20.154 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_4819     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.63 MHz ( period = 20.150 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_4533      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.63 MHz ( period = 20.148 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_4679   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.65 MHz ( period = 20.142 ns )                    ; ControlUnit:ControlUnit|nextstate.Mult_3076           ; ControlUnit:ControlUnit|state.Mult           ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A                                     ; 49.67 MHz ( period = 20.134 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_4066         ; ControlUnit:ControlUnit|state.SravOp         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.68 MHz ( period = 20.128 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_3852    ; ControlUnit:ControlUnit|state.OverflowExc    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.70 MHz ( period = 20.120 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_3286           ; ControlUnit:ControlUnit|state.Lui2           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 49.71 MHz ( period = 20.118 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_3467           ; ControlUnit:ControlUnit|state.LGet           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 50.42 MHz ( period = 19.834 ns )                    ; ControlUnit:ControlUnit|nextstate.Jump_3251           ; ControlUnit:ControlUnit|state.Jump           ; clock      ; clock    ; None                        ; None                      ; 0.721 ns                ;
; N/A                                     ; 50.55 MHz ( period = 19.782 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteJal_3181       ; ControlUnit:ControlUnit|state.WriteJal       ; clock      ; clock    ; None                        ; None                      ; 0.696 ns                ;
; N/A                                     ; 50.86 MHz ( period = 19.660 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_4891         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.722 ns                ;
; N/A                                     ; 53.66 MHz ( period = 18.636 ns )                    ; ControlUnit:ControlUnit|nextstate.StoreData2_2823     ; ControlUnit:ControlUnit|state.StoreData2     ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 66.27 MHz ( period = 15.090 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.829 ns               ;
; N/A                                     ; 66.30 MHz ( period = 15.082 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.833 ns               ;
; N/A                                     ; 66.30 MHz ( period = 15.082 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.833 ns               ;
; N/A                                     ; 66.32 MHz ( period = 15.078 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.826 ns               ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.806 ns               ;
; N/A                                     ; 66.42 MHz ( period = 15.055 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.798 ns               ;
; N/A                                     ; 66.43 MHz ( period = 15.054 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.810 ns               ;
; N/A                                     ; 66.43 MHz ( period = 15.054 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.810 ns               ;
; N/A                                     ; 66.45 MHz ( period = 15.050 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.803 ns               ;
; N/A                                     ; 66.52 MHz ( period = 15.034 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 14.780 ns               ;
; N/A                                     ; 66.55 MHz ( period = 15.027 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.775 ns               ;
; N/A                                     ; 66.58 MHz ( period = 15.019 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 14.775 ns               ;
; N/A                                     ; 66.58 MHz ( period = 15.019 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 14.775 ns               ;
; N/A                                     ; 66.58 MHz ( period = 15.019 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 14.775 ns               ;
; N/A                                     ; 66.58 MHz ( period = 15.019 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 14.775 ns               ;
; N/A                                     ; 66.64 MHz ( period = 15.006 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 14.757 ns               ;
; N/A                                     ; 66.71 MHz ( period = 14.991 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 14.752 ns               ;
; N/A                                     ; 66.71 MHz ( period = 14.991 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 14.752 ns               ;
; N/A                                     ; 66.71 MHz ( period = 14.991 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 14.752 ns               ;
; N/A                                     ; 66.71 MHz ( period = 14.991 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 14.752 ns               ;
; N/A                                     ; 66.78 MHz ( period = 14.975 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 14.713 ns               ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 14.711 ns               ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 14.711 ns               ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 14.711 ns               ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 14.711 ns               ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 14.711 ns               ;
; N/A                                     ; 66.90 MHz ( period = 14.947 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 14.690 ns               ;
; N/A                                     ; 66.91 MHz ( period = 14.946 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 14.688 ns               ;
; N/A                                     ; 66.91 MHz ( period = 14.946 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 14.688 ns               ;
; N/A                                     ; 66.91 MHz ( period = 14.946 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 14.688 ns               ;
; N/A                                     ; 66.91 MHz ( period = 14.946 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 14.688 ns               ;
; N/A                                     ; 66.91 MHz ( period = 14.946 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 14.688 ns               ;
; N/A                                     ; 67.03 MHz ( period = 14.918 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 14.661 ns               ;
; N/A                                     ; 67.03 MHz ( period = 14.918 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 14.661 ns               ;
; N/A                                     ; 67.16 MHz ( period = 14.890 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 14.638 ns               ;
; N/A                                     ; 67.16 MHz ( period = 14.890 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 14.638 ns               ;
; N/A                                     ; 67.19 MHz ( period = 14.884 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.623 ns               ;
; N/A                                     ; 67.22 MHz ( period = 14.876 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.627 ns               ;
; N/A                                     ; 67.22 MHz ( period = 14.876 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.627 ns               ;
; N/A                                     ; 67.24 MHz ( period = 14.872 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.620 ns               ;
; N/A                                     ; 67.34 MHz ( period = 14.849 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.599 ns               ;
; N/A                                     ; 67.34 MHz ( period = 14.849 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.592 ns               ;
; N/A                                     ; 67.38 MHz ( period = 14.841 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.603 ns               ;
; N/A                                     ; 67.38 MHz ( period = 14.841 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.603 ns               ;
; N/A                                     ; 67.40 MHz ( period = 14.837 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.596 ns               ;
; N/A                                     ; 67.44 MHz ( period = 14.828 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 14.574 ns               ;
; N/A                                     ; 67.44 MHz ( period = 14.827 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.577 ns               ;
; N/A                                     ; 67.46 MHz ( period = 14.824 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.564 ns               ;
; N/A                                     ; 67.48 MHz ( period = 14.819 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.581 ns               ;
; N/A                                     ; 67.48 MHz ( period = 14.819 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.581 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.816 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.568 ns               ;
; N/A                                     ; 67.49 MHz ( period = 14.816 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.568 ns               ;
; N/A                                     ; 67.50 MHz ( period = 14.815 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.574 ns               ;
; N/A                                     ; 67.50 MHz ( period = 14.814 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.568 ns               ;
; N/A                                     ; 67.51 MHz ( period = 14.813 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 14.569 ns               ;
; N/A                                     ; 67.51 MHz ( period = 14.813 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 14.569 ns               ;
; N/A                                     ; 67.51 MHz ( period = 14.813 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 14.569 ns               ;
; N/A                                     ; 67.51 MHz ( period = 14.813 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 14.569 ns               ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.561 ns               ;
; N/A                                     ; 67.53 MHz ( period = 14.808 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.547 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.551 ns               ;
; N/A                                     ; 67.57 MHz ( period = 14.800 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.551 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.544 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.794 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 14.556 ns               ;
; N/A                                     ; 67.59 MHz ( period = 14.794 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 14.556 ns               ;
; N/A                                     ; 67.60 MHz ( period = 14.793 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 14.550 ns               ;
; N/A                                     ; 67.60 MHz ( period = 14.792 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.546 ns               ;
; N/A                                     ; 67.62 MHz ( period = 14.789 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.533 ns               ;
; N/A                                     ; 67.67 MHz ( period = 14.778 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 14.545 ns               ;
; N/A                                     ; 67.67 MHz ( period = 14.778 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 14.545 ns               ;
; N/A                                     ; 67.67 MHz ( period = 14.778 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 14.545 ns               ;
; N/A                                     ; 67.67 MHz ( period = 14.778 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 14.545 ns               ;
; N/A                                     ; 67.69 MHz ( period = 14.773 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.516 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.771 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 14.528 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 14.529 ns               ;
; N/A                                     ; 67.70 MHz ( period = 14.770 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 14.529 ns               ;
; N/A                                     ; 67.71 MHz ( period = 14.769 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 14.507 ns               ;
; N/A                                     ; 67.71 MHz ( period = 14.768 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 14.505 ns               ;
; N/A                                     ; 67.71 MHz ( period = 14.768 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 14.505 ns               ;
; N/A                                     ; 67.71 MHz ( period = 14.768 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 14.515 ns               ;
; N/A                                     ; 67.71 MHz ( period = 14.768 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 14.505 ns               ;
; N/A                                     ; 67.71 MHz ( period = 14.768 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 14.505 ns               ;
; N/A                                     ; 67.71 MHz ( period = 14.768 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 14.505 ns               ;
; N/A                                     ; 67.72 MHz ( period = 14.766 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 14.533 ns               ;
; N/A                                     ; 67.72 MHz ( period = 14.766 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 14.533 ns               ;
; N/A                                     ; 67.75 MHz ( period = 14.760 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[12]                     ; clock      ; clock    ; None                        ; None                      ; 14.502 ns               ;
; N/A                                     ; 67.77 MHz ( period = 14.756 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 14.523 ns               ;
; N/A                                     ; 67.77 MHz ( period = 14.756 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 14.523 ns               ;
; N/A                                     ; 67.77 MHz ( period = 14.756 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 14.523 ns               ;
; N/A                                     ; 67.77 MHz ( period = 14.756 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 14.523 ns               ;
; N/A                                     ; 67.78 MHz ( period = 14.754 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.504 ns               ;
; N/A                                     ; 67.78 MHz ( period = 14.753 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 14.510 ns               ;
; N/A                                     ; 67.78 MHz ( period = 14.753 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 14.510 ns               ;
; N/A                                     ; 67.78 MHz ( period = 14.753 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 14.510 ns               ;
; N/A                                     ; 67.78 MHz ( period = 14.753 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 14.510 ns               ;
; N/A                                     ; 67.79 MHz ( period = 14.752 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 14.498 ns               ;
; N/A                                     ; 67.82 MHz ( period = 14.746 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.508 ns               ;
; N/A                                     ; 67.82 MHz ( period = 14.746 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.508 ns               ;
; N/A                                     ; 67.82 MHz ( period = 14.745 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.485 ns               ;
; N/A                                     ; 67.82 MHz ( period = 14.744 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 14.487 ns               ;
; N/A                                     ; 67.82 MHz ( period = 14.744 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 14.487 ns               ;
; N/A                                     ; 67.83 MHz ( period = 14.742 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[6]                      ; clock      ; clock    ; None                        ; None                      ; 14.506 ns               ;
; N/A                                     ; 67.83 MHz ( period = 14.742 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[7]                      ; clock      ; clock    ; None                        ; None                      ; 14.506 ns               ;
; N/A                                     ; 67.83 MHz ( period = 14.742 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.501 ns               ;
; N/A                                     ; 67.86 MHz ( period = 14.737 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[2]                      ; clock      ; clock    ; None                        ; None                      ; 14.493 ns               ;
; N/A                                     ; 67.86 MHz ( period = 14.737 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[3]                      ; clock      ; clock    ; None                        ; None                      ; 14.493 ns               ;
; N/A                                     ; 67.86 MHz ( period = 14.737 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[4]                      ; clock      ; clock    ; None                        ; None                      ; 14.493 ns               ;
; N/A                                     ; 67.86 MHz ( period = 14.737 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[8]                      ; clock      ; clock    ; None                        ; None                      ; 14.493 ns               ;
; N/A                                     ; 67.86 MHz ( period = 14.737 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.489 ns               ;
; N/A                                     ; 67.86 MHz ( period = 14.737 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.489 ns               ;
; N/A                                     ; 67.87 MHz ( period = 14.734 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 14.483 ns               ;
; N/A                                     ; 67.87 MHz ( period = 14.733 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 67.87 MHz ( period = 14.733 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 67.87 MHz ( period = 14.733 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 67.87 MHz ( period = 14.733 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 67.87 MHz ( period = 14.733 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 14.481 ns               ;
; N/A                                     ; 67.87 MHz ( period = 14.733 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 14.482 ns               ;
; N/A                                     ; 67.88 MHz ( period = 14.732 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[12]                     ; clock      ; clock    ; None                        ; None                      ; 14.479 ns               ;
; N/A                                     ; 67.94 MHz ( period = 14.719 ns )                    ; ControlUnit:ControlUnit|state.Store                   ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.473 ns               ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[10]                     ; clock      ; clock    ; None                        ; None                      ; 14.464 ns               ;
; N/A                                     ; 67.95 MHz ( period = 14.716 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[11]                     ; clock      ; clock    ; None                        ; None                      ; 14.464 ns               ;
; N/A                                     ; 67.97 MHz ( period = 14.712 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 14.455 ns               ;
; N/A                                     ; 67.97 MHz ( period = 14.712 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 14.455 ns               ;
; N/A                                     ; 67.97 MHz ( period = 14.712 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 14.461 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.711 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 14.459 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.711 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 14.459 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.711 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 14.450 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.711 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 14.459 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.711 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 14.459 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.711 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 14.459 ns               ;
; N/A                                     ; 67.98 MHz ( period = 14.710 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[16]                     ; clock      ; clock    ; None                        ; None                      ; 14.454 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.709 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[9]                      ; clock      ; clock    ; None                        ; None                      ; 14.448 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.708 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[0]                      ; clock      ; clock    ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.708 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[1]                      ; clock      ; clock    ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.708 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.708 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[14]                     ; clock      ; clock    ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 67.99 MHz ( period = 14.708 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 14.446 ns               ;
; N/A                                     ; 68.01 MHz ( period = 14.703 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 14.454 ns               ;
; N/A                                     ; 68.01 MHz ( period = 14.703 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 14.454 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_4243          ; clock      ; clock    ; None                       ; None                       ; 0.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_3747     ; clock      ; clock    ; None                       ; None                       ; 0.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_4173         ; clock      ; clock    ; None                       ; None                       ; 0.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_3959          ; clock      ; clock    ; None                       ; None                       ; 0.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet2                 ; ControlUnit:ControlUnit|nextstate.LGet3_3111          ; clock      ; clock    ; None                       ; None                       ; 0.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_3924    ; clock      ; clock    ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_4533      ; clock      ; clock    ; None                       ; None                       ; 0.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreGet              ; ControlUnit:ControlUnit|nextstate.StoreData_2969      ; clock      ; clock    ; None                       ; None                       ; 0.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_4387    ; clock      ; clock    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_3677     ; clock      ; clock    ; None                       ; None                       ; 0.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2897     ; clock      ; clock    ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_3607     ; clock      ; clock    ; None                       ; None                       ; 1.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_4679   ; clock      ; clock    ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_4138          ; clock      ; clock    ; None                       ; None                       ; 1.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw                    ; ControlUnit:ControlUnit|nextstate.LGet_3467           ; clock      ; clock    ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_4031   ; clock      ; clock    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_4315   ; clock      ; clock    ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2934      ; clock      ; clock    ; None                       ; None                       ; 2.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveb_3358         ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2897     ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_4644            ; clock      ; clock    ; None                       ; None                       ; 1.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2897     ; clock      ; clock    ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_3537     ; clock      ; clock    ; None                       ; None                       ; 1.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_4891         ; clock      ; clock    ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_4208    ; clock      ; clock    ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2934      ; clock      ; clock    ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2897     ; clock      ; clock    ; None                       ; None                       ; 2.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 1.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_4066         ; clock      ; clock    ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2934      ; clock      ; clock    ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Store                 ; ControlUnit:ControlUnit|nextstate.StoreGet_3004       ; clock      ; clock    ; None                       ; None                       ; 1.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2897     ; clock      ; clock    ; None                       ; None                       ; 2.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_3889            ; clock      ; clock    ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2934      ; clock      ; clock    ; None                       ; None                       ; 2.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_4819     ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSave_3432          ; clock      ; clock    ; None                       ; None                       ; 2.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_3852    ; clock      ; clock    ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860     ; clock      ; clock    ; None                       ; None                       ; 2.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Add_4856            ; clock      ; clock    ; None                       ; None                       ; 2.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_4926    ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Add_4856            ; clock      ; clock    ; None                       ; None                       ; 2.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData             ; ControlUnit:ControlUnit|nextstate.StoreData2_2823     ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2897     ; clock      ; clock    ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2934      ; clock      ; clock    ; None                       ; None                       ; 2.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jal                   ; ControlUnit:ControlUnit|nextstate.WriteJal_3181       ; clock      ; clock    ; None                       ; None                       ; 1.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3358         ; clock      ; clock    ; None                       ; None                       ; 2.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Jal_3216            ; clock      ; clock    ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSave_3432          ; clock      ; clock    ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4714 ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3358         ; clock      ; clock    ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.And_4644            ; clock      ; clock    ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860     ; clock      ; clock    ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860     ; clock      ; clock    ; None                       ; None                       ; 2.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSave_2934      ; clock      ; clock    ; None                       ; None                       ; 2.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveb_2897     ; clock      ; clock    ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4714 ; clock      ; clock    ; None                       ; None                       ; 2.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSave_3432          ; clock      ; clock    ; None                       ; None                       ; 2.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_4461             ; clock      ; clock    ; None                       ; None                       ; 2.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSave_2934      ; clock      ; clock    ; None                       ; None                       ; 2.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSave_3432          ; clock      ; clock    ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3358         ; clock      ; clock    ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3358         ; clock      ; clock    ; None                       ; None                       ; 2.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860     ; clock      ; clock    ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3358         ; clock      ; clock    ; None                       ; None                       ; 2.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srav_4103           ; clock      ; clock    ; None                       ; None                       ; 2.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srl_3996            ; clock      ; clock    ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.And_4644            ; clock      ; clock    ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jal_3216            ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui                   ; ControlUnit:ControlUnit|nextstate.Lui2_3286           ; clock      ; clock    ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSave_3432          ; clock      ; clock    ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSave_3432          ; clock      ; clock    ; None                       ; None                       ; 2.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.And_4644            ; clock      ; clock    ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Add_4856            ; clock      ; clock    ; None                       ; None                       ; 2.670 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_4103           ; clock      ; clock    ; None                       ; None                       ; 2.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lui_3321            ; clock      ; clock    ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lui_3321            ; clock      ; clock    ; None                       ; None                       ; 2.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_4352           ; clock      ; clock    ; None                       ; None                       ; 2.662 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_4607            ; clock      ; clock    ; None                       ; None                       ; 2.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_4498            ; clock      ; clock    ; None                       ; None                       ; 2.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_4461             ; clock      ; clock    ; None                       ; None                       ; 2.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860     ; clock      ; clock    ; None                       ; None                       ; 3.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_3852    ; clock      ; clock    ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet                  ; ControlUnit:ControlUnit|nextstate.LGet2_3146          ; clock      ; clock    ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveb_3358         ; clock      ; clock    ; None                       ; None                       ; 2.910 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_3996            ; clock      ; clock    ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_4819     ; clock      ; clock    ; None                       ; None                       ; 2.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 2.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSave_3432          ; clock      ; clock    ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addiu_3817          ; clock      ; clock    ; None                       ; None                       ; 2.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Add_4856            ; clock      ; clock    ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_3996            ; clock      ; clock    ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_4819     ; clock      ; clock    ; None                       ; None                       ; 2.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860     ; clock      ; clock    ; None                       ; None                       ; 3.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Lw_3502             ; clock      ; clock    ; None                       ; None                       ; 2.626 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_4103           ; clock      ; clock    ; None                       ; None                       ; 2.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreData2            ; ControlUnit:ControlUnit|nextstate.StoreSaveh_2860     ; clock      ; clock    ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_4352           ; clock      ; clock    ; None                       ; None                       ; 3.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Addi_4749           ; clock      ; clock    ; None                       ; None                       ; 2.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Lw_3502             ; clock      ; clock    ; None                       ; None                       ; 3.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_4961          ; clock      ; clock    ; None                       ; None                       ; 2.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_4103           ; clock      ; clock    ; None                       ; None                       ; 3.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_4424            ; clock      ; clock    ; None                       ; None                       ; 3.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_4280            ; clock      ; clock    ; None                       ; None                       ; 3.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_3889            ; clock      ; clock    ; None                       ; None                       ; 3.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_3889            ; clock      ; clock    ; None                       ; None                       ; 3.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Beq_3782            ; clock      ; clock    ; None                       ; None                       ; 2.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sra_4280            ; clock      ; clock    ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 2.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3395         ; clock      ; clock    ; None                       ; None                       ; 3.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_3996            ; clock      ; clock    ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet3                 ; ControlUnit:ControlUnit|nextstate.LSaveh_3395         ; clock      ; clock    ; None                       ; None                       ; 3.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sll_4424            ; clock      ; clock    ; None                       ; None                       ; 3.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_4352           ; clock      ; clock    ; None                       ; None                       ; 3.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_4961          ; clock      ; clock    ; None                       ; None                       ; 2.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_4498            ; clock      ; clock    ; None                       ; None                       ; 3.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Lw_3502             ; clock      ; clock    ; None                       ; None                       ; 3.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_4103           ; clock      ; clock    ; None                       ; None                       ; 3.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addiu_3817          ; clock      ; clock    ; None                       ; None                       ; 3.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sub_4607            ; clock      ; clock    ; None                       ; None                       ; 3.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_3889            ; clock      ; clock    ; None                       ; None                       ; 3.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srl_3996            ; clock      ; clock    ; None                       ; None                       ; 3.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Jal_3216            ; clock      ; clock    ; None                       ; None                       ; 3.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteJal              ; ControlUnit:ControlUnit|nextstate.Jump_3251           ; clock      ; clock    ; None                       ; None                       ; 2.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lui_3321            ; clock      ; clock    ; None                       ; None                       ; 3.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_4352           ; clock      ; clock    ; None                       ; None                       ; 3.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_4856            ; clock      ; clock    ; None                       ; None                       ; 3.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_4424            ; clock      ; clock    ; None                       ; None                       ; 3.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bne_3712            ; clock      ; clock    ; None                       ; None                       ; 3.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_3889            ; clock      ; clock    ; None                       ; None                       ; 3.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addiu_3817          ; clock      ; clock    ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 3.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addiu_3817          ; clock      ; clock    ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_4461             ; clock      ; clock    ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3395         ; clock      ; clock    ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Lui_3321            ; clock      ; clock    ; None                       ; None                       ; 3.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 3.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3395         ; clock      ; clock    ; None                       ; None                       ; 3.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Jal_3216            ; clock      ; clock    ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lui_3321            ; clock      ; clock    ; None                       ; None                       ; 3.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Lw_3502             ; clock      ; clock    ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sub_4607            ; clock      ; clock    ; None                       ; None                       ; 3.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_4280            ; clock      ; clock    ; None                       ; None                       ; 3.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_4103           ; clock      ; clock    ; None                       ; None                       ; 3.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Addi_4749           ; clock      ; clock    ; None                       ; None                       ; 3.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_3889            ; clock      ; clock    ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sub_4607            ; clock      ; clock    ; None                       ; None                       ; 3.659 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.Addi_4749           ; clock      ; clock    ; None                       ; None                       ; 3.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_4498            ; clock      ; clock    ; None                       ; None                       ; 3.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_4352           ; clock      ; clock    ; None                       ; None                       ; 3.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3395         ; clock      ; clock    ; None                       ; None                       ; 3.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Lw_3502             ; clock      ; clock    ; None                       ; None                       ; 3.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Beq_3782            ; clock      ; clock    ; None                       ; None                       ; 3.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Mult_3076           ; clock      ; clock    ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_4644            ; clock      ; clock    ; None                       ; None                       ; 3.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4714 ; clock      ; clock    ; None                       ; None                       ; 3.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sll_4424            ; clock      ; clock    ; None                       ; None                       ; 3.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Bgt_3642            ; clock      ; clock    ; None                       ; None                       ; 3.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 3.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_4498            ; clock      ; clock    ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_4424            ; clock      ; clock    ; None                       ; None                       ; 3.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Addi_4749           ; clock      ; clock    ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Jr_4461             ; clock      ; clock    ; None                       ; None                       ; 3.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Jump_3251           ; clock      ; clock    ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 3.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3395         ; clock      ; clock    ; None                       ; None                       ; 3.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 3.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_3852    ; clock      ; clock    ; None                       ; None                       ; 3.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srl_3996            ; clock      ; clock    ; None                       ; None                       ; 3.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Store_3039          ; clock      ; clock    ; None                       ; None                       ; 3.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Beq_3782            ; clock      ; clock    ; None                       ; None                       ; 3.601 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Store_3039          ; clock      ; clock    ; None                       ; None                       ; 3.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Bne_3712            ; clock      ; clock    ; None                       ; None                       ; 3.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_4280            ; clock      ; clock    ; None                       ; None                       ; 3.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_4352           ; clock      ; clock    ; None                       ; None                       ; 3.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Add_4856            ; clock      ; clock    ; None                       ; None                       ; 3.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_3852    ; clock      ; clock    ; None                       ; None                       ; 3.633 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_3852    ; clock      ; clock    ; None                       ; None                       ; 3.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]         ; ControlUnit:ControlUnit|nextstate.Addiu_3817          ; clock      ; clock    ; None                       ; None                       ; 3.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4714 ; clock      ; clock    ; None                       ; None                       ; 3.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.LSaveh_3395         ; clock      ; clock    ; None                       ; None                       ; 3.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Addiu_3817          ; clock      ; clock    ; None                       ; None                       ; 3.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Bne_3712            ; clock      ; clock    ; None                       ; None                       ; 3.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_4280            ; clock      ; clock    ; None                       ; None                       ; 4.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Add_4856            ; clock      ; clock    ; None                       ; None                       ; 3.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]         ; ControlUnit:ControlUnit|nextstate.Store_3039          ; clock      ; clock    ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Break_4570          ; clock      ; clock    ; None                       ; None                       ; 3.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]         ; ControlUnit:ControlUnit|nextstate.Addiu_3817          ; clock      ; clock    ; None                       ; None                       ; 3.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MemDataReg|Saida[1]                     ; LoadBox:LoadBox|out[1]                                ; clock      ; clock    ; None                       ; None                       ; 0.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]         ; ControlUnit:ControlUnit|nextstate.Add_4856            ; clock      ; clock    ; None                       ; None                       ; 4.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.StoreSave             ; ControlUnit:ControlUnit|nextstate.Wait_4784           ; clock      ; clock    ; None                       ; None                       ; 3.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode                ; ControlUnit:ControlUnit|nextstate.Slt_3889            ; clock      ; clock    ; None                       ; None                       ; 3.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]         ; ControlUnit:ControlUnit|nextstate.Lui_3321            ; clock      ; clock    ; None                       ; None                       ; 3.921 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 20.192 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.164 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 20.024 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.986 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.945 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.928 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.906 ns  ; ControlUnit:ControlUnit|state.Lw            ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.858 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.833 ns  ; ControlUnit:ControlUnit|state.Store         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.788 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.761 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.720 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.675 ns  ; ControlUnit:ControlUnit|state.Lui           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.647 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.604 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.530 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.445 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.356 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.347 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.308 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.276 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.190 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.167 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.166 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 19.152 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.982 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.979 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.951 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.908 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.716 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.647 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.644 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.572 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.440 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.362 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.360 ns  ; LoadBox:LoadBox|out[25]                     ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 18.345 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.276 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.198 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.167 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.134 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.124 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.124 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.107 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.102 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.052 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 18.011 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.998 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.952 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.950 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.778 ns  ; Registrador:A|Saida[6]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.760 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.726 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.693 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.638 ns  ; Registrador:A|Saida[4]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.606 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.536 ns  ; Registrador:A|Saida[3]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.411 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.395 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.383 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.356 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.170 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.125 ns  ; Registrador:PC|Saida[16]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.082 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 17.036 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.999 ns  ; LoadBox:LoadBox|out[14]                     ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 16.989 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.977 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.878 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.864 ns  ; LoadBox:LoadBox|out[27]                     ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.794 ns  ; LoadBox:LoadBox|out[10]                     ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 16.708 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.698 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[10]     ; clock      ;
; N/A                                     ; None                                                ; 16.693 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 16.670 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[10]     ; clock      ;
; N/A                                     ; None                                                ; 16.637 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.622 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.615 ns  ; LoadBox:LoadBox|out[16]                     ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 16.593 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.581 ns  ; LoadBox:LoadBox|out[21]                     ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 16.556 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[15]     ; clock      ;
; N/A                                     ; None                                                ; 16.538 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[10]     ; clock      ;
; N/A                                     ; None                                                ; 16.528 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[15]     ; clock      ;
; N/A                                     ; None                                                ; 16.473 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 16.471 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.435 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.420 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.396 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[15]     ; clock      ;
; N/A                                     ; None                                                ; 16.370 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[12]     ; clock      ;
; N/A                                     ; None                                                ; 16.342 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[12]     ; clock      ;
; N/A                                     ; None                                                ; 16.287 ns  ; LoadBox:LoadBox|out[17]                     ; MuxMemToRegOut[17] ; clock      ;
; N/A                                     ; None                                                ; 16.263 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 16.248 ns  ; LoadBox:LoadBox|out[24]                     ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 16.210 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[12]     ; clock      ;
; N/A                                     ; None                                                ; 16.086 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 16.063 ns  ; LoadBox:LoadBox|out[9]                      ; MuxMemToRegOut[9]  ; clock      ;
; N/A                                     ; None                                                ; 16.029 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.992 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.990 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 15.976 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 15.933 ns  ; Registrador:PC|Saida[12]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.915 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.884 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 15.875 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 15.873 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.836 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.828 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.809 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.772 ns  ; Registrador:A|Saida[23]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.770 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.770 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 15.746 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.744 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.695 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.684 ns  ; LoadBox:LoadBox|out[11]                     ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 15.648 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.599 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.597 ns  ; LoadBox:LoadBox|out[0]                      ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.560 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 15.559 ns  ; Registrador:B|Saida[30]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.550 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.543 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 15.538 ns  ; LoadBox:LoadBox|out[3]                      ; MuxMemToRegOut[3]  ; clock      ;
; N/A                                     ; None                                                ; 15.529 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.527 ns  ; LoadBox:LoadBox|out[18]                     ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 15.502 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[27]     ; clock      ;
; N/A                                     ; None                                                ; 15.501 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[13]     ; clock      ;
; N/A                                     ; None                                                ; 15.485 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.474 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[27]     ; clock      ;
; N/A                                     ; None                                                ; 15.473 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[13]     ; clock      ;
; N/A                                     ; None                                                ; 15.432 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.421 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.413 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[7]      ; clock      ;
; N/A                                     ; None                                                ; 15.388 ns  ; LoadBox:LoadBox|out[22]                     ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.385 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[7]      ; clock      ;
; N/A                                     ; None                                                ; 15.372 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.343 ns  ; ControlUnit:ControlUnit|state.LSave         ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 15.342 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[27]     ; clock      ;
; N/A                                     ; None                                                ; 15.341 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[13]     ; clock      ;
; N/A                                     ; None                                                ; 15.340 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.340 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.322 ns  ; Registrador:PC|Saida[28]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.312 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.312 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 15.309 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.273 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 15.258 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.253 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[7]      ; clock      ;
; N/A                                     ; None                                                ; 15.226 ns  ; ControlUnit:ControlUnit|state.LSaveh        ; MuxMemToRegOut[14] ; clock      ;
; N/A                                     ; None                                                ; 15.214 ns  ; Registrador:A|Saida[17]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.211 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.208 ns  ; LoadBox:LoadBox|out[23]                     ; MuxMemToRegOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.202 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.201 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.198 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 15.179 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 15.172 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[18] ; clock      ;
; N/A                                     ; None                                                ; 15.153 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[20]     ; clock      ;
; N/A                                     ; None                                                ; 15.146 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[26]     ; clock      ;
; N/A                                     ; None                                                ; 15.139 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[25]     ; clock      ;
; N/A                                     ; None                                                ; 15.125 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[20]     ; clock      ;
; N/A                                     ; None                                                ; 15.118 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[26]     ; clock      ;
; N/A                                     ; None                                                ; 15.118 ns  ; LoadBox:LoadBox|out[28]                     ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.111 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[25]     ; clock      ;
; N/A                                     ; None                                                ; 15.109 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[24]     ; clock      ;
; N/A                                     ; None                                                ; 15.106 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.103 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.102 ns  ; LoadBox:LoadBox|out[8]                      ; MuxMemToRegOut[8]  ; clock      ;
; N/A                                     ; None                                                ; 15.099 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.095 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.092 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[10] ; clock      ;
; N/A                                     ; None                                                ; 15.085 ns  ; LoadBox:LoadBox|out[20]                     ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.081 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[24]     ; clock      ;
; N/A                                     ; None                                                ; 15.075 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[14]     ; clock      ;
; N/A                                     ; None                                                ; 15.064 ns  ; LoadBox:LoadBox|out[6]                      ; MuxMemToRegOut[6]  ; clock      ;
; N/A                                     ; None                                                ; 15.053 ns  ; ControlUnit:ControlUnit|state.SraWriteReg   ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.038 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.021 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.020 ns  ; Registrador:PC|Saida[23]                    ; MuxMemToRegOut[0]  ; clock      ;
; N/A                                     ; None                                                ; 15.009 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[21]     ; clock      ;
; N/A                                     ; None                                                ; 15.005 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxRegDstOut[1]    ; clock      ;
; N/A                                     ; None                                                ; 14.993 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[20]     ; clock      ;
; N/A                                     ; None                                                ; 14.991 ns  ; ControlUnit:ControlUnit|state.SrlWriteReg   ; MuxMemToRegOut[22] ; clock      ;
; N/A                                     ; None                                                ; 14.986 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[26]     ; clock      ;
; N/A                                     ; None                                                ; 14.982 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[28] ; clock      ;
; N/A                                     ; None                                                ; 14.982 ns  ; ControlUnit:ControlUnit|state.LSaveb        ; MuxMemToRegOut[25] ; clock      ;
; N/A                                     ; None                                                ; 14.981 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[21]     ; clock      ;
; N/A                                     ; None                                                ; 14.979 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[25]     ; clock      ;
; N/A                                     ; None                                                ; 14.969 ns  ; LoadBox:LoadBox|out[31]                     ; MuxMemToRegOut[31] ; clock      ;
; N/A                                     ; None                                                ; 14.959 ns  ; ControlUnit:ControlUnit|state.SllvWriteReg  ; MuxMemToRegOut[16] ; clock      ;
; N/A                                     ; None                                                ; 14.952 ns  ; ControlUnit:ControlUnit|state.SllWriteReg   ; MuxMemToRegOut[20] ; clock      ;
; N/A                                     ; None                                                ; 14.949 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[24]     ; clock      ;
; N/A                                     ; None                                                ; 14.943 ns  ; ControlUnit:ControlUnit|state.StoreSave     ; MuxIordOut[14]     ; clock      ;
; N/A                                     ; None                                                ; 14.935 ns  ; ControlUnit:ControlUnit|state.StoreSaveb    ; MuxIordOut[29]     ; clock      ;
; N/A                                     ; None                                                ; 14.928 ns  ; ControlUnit:ControlUnit|state.SravWriteReg  ; MuxMemToRegOut[11] ; clock      ;
; N/A                                     ; None                                                ; 14.907 ns  ; ControlUnit:ControlUnit|state.StoreSaveh    ; MuxIordOut[29]     ; clock      ;
; N/A                                     ; None                                                ; 14.902 ns  ; LoadBox:LoadBox|out[15]                     ; MuxMemToRegOut[15] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+--------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 21:04:54 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_4352" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_4103" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_3959" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_4208" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_4031" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_4066" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_4243" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_4315" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_4173" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_4424" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_3996" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_4138" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_3924" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_4387" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_4679" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_4280" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Store_3039" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_3502" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_4891" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_4461" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_3889" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_3607" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_3747" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_3677" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_3537" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveb_2897" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSaveh_2860" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreSave_2934" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_3852" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_4926" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_3467" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreGet_3004" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet3_3111" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData2_2823" is a latch
    Warning: Node "LoadBox:LoadBox|out[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_3642" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_3782" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_3712" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_3572" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_4644" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jal_3216" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_4498" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_4961" is a latch
    Warning: Node "LoadBox:LoadBox|out[4]" is a latch
    Warning: Node "LoadBox:LoadBox|out[2]" is a latch
    Warning: Node "LoadBox:LoadBox|out[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_4749" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_4570" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_4607" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_3321" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_4856" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jump_3251" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet2_3146" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.StoreData_2969" is a latch
    Warning: Node "ControlUnit:ControlUnit|MemDataReg" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteJal_3181" is a latch
    Warning: Node "LoadBox:LoadBox|out[8]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_3817" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_4533" is a latch
    Warning: Node "LoadBox:LoadBox|out[9]" is a latch
    Warning: Node "LoadBox:LoadBox|out[10]" is a latch
    Warning: Node "LoadBox:LoadBox|out[11]" is a latch
    Warning: Node "LoadBox:LoadBox|out[12]" is a latch
    Warning: Node "LoadBox:LoadBox|out[13]" is a latch
    Warning: Node "LoadBox:LoadBox|out[14]" is a latch
    Warning: Node "LoadBox:LoadBox|out[15]" is a latch
    Warning: Node "LoadBox:LoadBox|out[0]" is a latch
    Warning: Node "LoadBox:LoadBox|out[5]" is a latch
    Warning: Node "LoadBox:LoadBox|out[6]" is a latch
    Warning: Node "LoadBox:LoadBox|out[7]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_3358" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_3432" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_3395" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[0]" is a latch
    Warning: Node "ControlUnit:ControlUnit|IsControl[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_4819" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_3286" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_4714" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_4784" is a latch
    Warning: Node "LoadBox:LoadBox|out[16]" is a latch
    Warning: Node "LoadBox:LoadBox|out[17]" is a latch
    Warning: Node "LoadBox:LoadBox|out[18]" is a latch
    Warning: Node "LoadBox:LoadBox|out[19]" is a latch
    Warning: Node "LoadBox:LoadBox|out[20]" is a latch
    Warning: Node "LoadBox:LoadBox|out[21]" is a latch
    Warning: Node "LoadBox:LoadBox|out[22]" is a latch
    Warning: Node "LoadBox:LoadBox|out[23]" is a latch
    Warning: Node "LoadBox:LoadBox|out[24]" is a latch
    Warning: Node "LoadBox:LoadBox|out[25]" is a latch
    Warning: Node "LoadBox:LoadBox|out[26]" is a latch
    Warning: Node "LoadBox:LoadBox|out[27]" is a latch
    Warning: Node "LoadBox:LoadBox|out[28]" is a latch
    Warning: Node "LoadBox:LoadBox|out[29]" is a latch
    Warning: Node "LoadBox:LoadBox|out[30]" is a latch
    Warning: Node "LoadBox:LoadBox|out[31]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[1]" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Mult_3076" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[3]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[2]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[5]" is a latch
    Warning: Node "ControlUnit:ControlUnit|contador[4]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "ControlUnit:ControlUnit|contador[0]~0"
    Warning: Node "ControlUnit:ControlUnit|Selector78~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 57 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[5]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[2]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[3]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|contador[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|IsControl[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector78~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~5" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal16~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Mult" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr49" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~1" as buffer
    Info: Detected gated clock "LoadBox:LoadBox|Mux24~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector84~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector84~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~3" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.WriteJal" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jump" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector84~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder2~4" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Jal" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr18~3" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr21~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr23~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.StoreData2" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet3" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Addiu~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector157~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector153~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector84~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|always1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector153~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector157~1" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
Info: Clock "clock" has Internal fmax of 43.35 MHz between source register "ControlUnit:ControlUnit|nextstate.StoreSaveh_2860" and destination register "ControlUnit:ControlUnit|state.StoreSaveh" (period= 23.068 ns)
    Info: + Longest register to register delay is 0.207 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X11_Y16_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.StoreSaveh_2860'
        Info: 2: + IC(0.000 ns) + CELL(0.207 ns) = 0.207 ns; Loc. = LCFF_X11_Y16_N17; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.StoreSaveh'
        Info: Total cell delay = 0.207 ns ( 100.00 % )
    Info: - Smallest clock skew is -11.206 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.314 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1455; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.900 ns) + CELL(0.828 ns) = 3.314 ns; Loc. = LCFF_X11_Y16_N17; Fanout = 2; REG Node = 'ControlUnit:ControlUnit|state.StoreSaveh'
            Info: Total cell delay = 1.955 ns ( 58.99 % )
            Info: Total interconnect delay = 1.359 ns ( 41.01 % )
        Info: - Longest clock path from clock "clock" to source register is 14.520 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(1.813 ns) + CELL(0.955 ns) = 3.895 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 16; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(0.852 ns) + CELL(0.302 ns) = 5.049 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.475 ns) + CELL(0.464 ns) = 5.988 ns; Loc. = LCCOMB_X21_Y13_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~3'
            Info: 5: + IC(1.816 ns) + CELL(0.507 ns) = 8.311 ns; Loc. = LCCOMB_X9_Y16_N12; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~0'
            Info: 6: + IC(0.559 ns) + CELL(0.478 ns) = 9.348 ns; Loc. = LCCOMB_X9_Y16_N26; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector153~0'
            Info: 7: + IC(0.464 ns) + CELL(0.464 ns) = 10.276 ns; Loc. = LCCOMB_X10_Y16_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector84~3'
            Info: 8: + IC(2.942 ns) + CELL(0.000 ns) = 13.218 ns; Loc. = CLKCTRL_G14; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector84~3clkctrl'
            Info: 9: + IC(1.231 ns) + CELL(0.071 ns) = 14.520 ns; Loc. = LCCOMB_X11_Y16_N16; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.StoreSaveh_2860'
            Info: Total cell delay = 4.368 ns ( 30.08 % )
            Info: Total interconnect delay = 10.152 ns ( 69.92 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.Sra" and destination pin or register "ControlUnit:ControlUnit|nextstate.SraOp_4243" for clock "clock" (Hold time is 9.212 ns)
    Info: + Largest clock skew is 10.057 ns
        Info: + Longest clock path from clock "clock" to destination register is 13.378 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(1.813 ns) + CELL(0.955 ns) = 3.895 ns; Loc. = LCFF_X22_Y14_N13; Fanout = 16; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[0]'
            Info: 3: + IC(0.852 ns) + CELL(0.302 ns) = 5.049 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~2'
            Info: 4: + IC(0.475 ns) + CELL(0.464 ns) = 5.988 ns; Loc. = LCCOMB_X21_Y13_N24; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr18~3'
            Info: 5: + IC(1.816 ns) + CELL(0.507 ns) = 8.311 ns; Loc. = LCCOMB_X9_Y16_N12; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.Addiu~0'
            Info: 6: + IC(0.561 ns) + CELL(0.464 ns) = 9.336 ns; Loc. = LCCOMB_X9_Y16_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector157~1'
            Info: 7: + IC(2.430 ns) + CELL(0.000 ns) = 11.766 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'ControlUnit:ControlUnit|Selector157~1clkctrl'
            Info: 8: + IC(1.306 ns) + CELL(0.306 ns) = 13.378 ns; Loc. = LCCOMB_X9_Y14_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraOp_4243'
            Info: Total cell delay = 4.125 ns ( 30.83 % )
            Info: Total interconnect delay = 9.253 ns ( 69.17 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.321 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1455; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.907 ns) + CELL(0.828 ns) = 3.321 ns; Loc. = LCFF_X10_Y14_N3; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Sra'
            Info: Total cell delay = 1.955 ns ( 58.87 % )
            Info: Total interconnect delay = 1.366 ns ( 41.13 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 0.718 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y14_N3; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Sra'
        Info: 2: + IC(0.416 ns) + CELL(0.302 ns) = 0.718 ns; Loc. = LCCOMB_X9_Y14_N12; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.SraOp_4243'
        Info: Total cell delay = 0.302 ns ( 42.06 % )
        Info: Total interconnect delay = 0.416 ns ( 57.94 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.Bne" is 20.192 ns
    Info: + Longest clock path from clock "clock" to source register is 3.313 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 20; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1455; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.899 ns) + CELL(0.828 ns) = 3.313 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Bne'
        Info: Total cell delay = 1.955 ns ( 59.01 % )
        Info: Total interconnect delay = 1.358 ns ( 40.99 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 16.752 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N17; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.Bne'
        Info: 2: + IC(0.732 ns) + CELL(0.306 ns) = 1.038 ns; Loc. = LCCOMB_X23_Y14_N20; Fanout = 37; COMB Node = 'ControlUnit:ControlUnit|WideOr1~1'
        Info: 3: + IC(0.896 ns) + CELL(0.206 ns) = 2.140 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 3; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux3~2'
        Info: 4: + IC(1.079 ns) + CELL(0.302 ns) = 3.521 ns; Loc. = LCCOMB_X25_Y14_N10; Fanout = 3; COMB Node = 'Ula32:ULA|Mux60~0'
        Info: 5: + IC(0.337 ns) + CELL(0.364 ns) = 4.222 ns; Loc. = LCCOMB_X25_Y14_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 6: + IC(0.293 ns) + CELL(0.071 ns) = 4.586 ns; Loc. = LCCOMB_X25_Y14_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 7: + IC(0.312 ns) + CELL(0.071 ns) = 4.969 ns; Loc. = LCCOMB_X25_Y14_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~5'
        Info: 8: + IC(0.289 ns) + CELL(0.071 ns) = 5.329 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~6'
        Info: 9: + IC(0.287 ns) + CELL(0.071 ns) = 5.687 ns; Loc. = LCCOMB_X25_Y14_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~7'
        Info: 10: + IC(1.046 ns) + CELL(0.071 ns) = 6.804 ns; Loc. = LCCOMB_X30_Y16_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~8'
        Info: 11: + IC(0.299 ns) + CELL(0.071 ns) = 7.174 ns; Loc. = LCCOMB_X30_Y16_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~9'
        Info: 12: + IC(0.309 ns) + CELL(0.071 ns) = 7.554 ns; Loc. = LCCOMB_X30_Y16_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~10'
        Info: 13: + IC(0.292 ns) + CELL(0.206 ns) = 8.052 ns; Loc. = LCCOMB_X30_Y16_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~11'
        Info: 14: + IC(0.293 ns) + CELL(0.071 ns) = 8.416 ns; Loc. = LCCOMB_X30_Y16_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~12'
        Info: 15: + IC(0.300 ns) + CELL(0.071 ns) = 8.787 ns; Loc. = LCCOMB_X30_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~13'
        Info: 16: + IC(0.306 ns) + CELL(0.071 ns) = 9.164 ns; Loc. = LCCOMB_X30_Y16_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~14'
        Info: 17: + IC(0.292 ns) + CELL(0.071 ns) = 9.527 ns; Loc. = LCCOMB_X30_Y16_N12; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[27]~15'
        Info: 18: + IC(0.707 ns) + CELL(0.071 ns) = 10.305 ns; Loc. = LCCOMB_X27_Y16_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[30]~18'
        Info: 19: + IC(1.340 ns) + CELL(0.206 ns) = 11.851 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1'
        Info: 20: + IC(2.508 ns) + CELL(2.393 ns) = 16.752 ns; Loc. = PIN_D17; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 4.835 ns ( 28.86 % )
        Info: Total interconnect delay = 11.917 ns ( 71.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 255 megabytes
    Info: Processing ended: Fri May 17 21:04:56 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


