{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 01 09:54:11 2023 " "Info: Processing started: Wed Feb 01 09:54:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exam2 -c exam2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exam2 -c exam2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 2 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dout3\[0\] " "Info: Detected ripple clock \"dout3\[0\]\" as buffer" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout3\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dout1\[0\] " "Info: Detected ripple clock \"dout1\[0\]\" as buffer" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dout2\[0\] " "Info: Detected ripple clock \"dout2\[0\]\" as buffer" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "key_done\[0\] " "Info: Detected gated clock \"key_done\[0\]\" as buffer" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 17 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_done\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sec " "Info: Detected ripple clock \"sec\" as buffer" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 15 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "count\[17\] " "Info: Detected ripple clock \"count\[17\]\" as buffer" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 23 -1 0 } } { "d:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "count\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register hour\[7\] register disp_dat\[3\] 42.82 MHz 23.356 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.82 MHz between source register \"hour\[7\]\" and destination register \"disp_dat\[3\]\" (period= 23.356 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.696 ns + Longest register register " "Info: + Longest register to register delay is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour\[7\] 1 REG LC_X12_Y5_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N2; Fanout = 5; REG Node = 'hour\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour[7] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.139 ns) + CELL(0.200 ns) 2.339 ns Mux0~0 2 COMB LC_X13_Y9_N8 1 " "Info: 2: + IC(2.139 ns) + CELL(0.200 ns) = 2.339 ns; Loc. = LC_X13_Y9_N8; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { hour[7] Mux0~0 } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.200 ns) 3.671 ns Mux0~1 3 COMB LC_X12_Y9_N5 1 " "Info: 3: + IC(1.132 ns) + CELL(0.200 ns) = 3.671 ns; Loc. = LC_X12_Y9_N5; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.176 ns Mux0~2 4 COMB LC_X12_Y9_N6 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.176 ns; Loc. = LC_X12_Y9_N6; Fanout = 1; COMB Node = 'Mux0~2'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Mux0~1 Mux0~2 } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.280 ns) 5.696 ns disp_dat\[3\] 5 REG LC_X11_Y9_N8 7 " "Info: 5: + IC(1.240 ns) + CELL(0.280 ns) = 5.696 ns; Loc. = LC_X11_Y9_N8; Fanout = 7; REG Node = 'disp_dat\[3\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Mux0~2 disp_dat[3] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.880 ns ( 15.45 % ) " "Info: Total cell delay = 0.880 ns ( 15.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.816 ns ( 84.55 % ) " "Info: Total interconnect delay = 4.816 ns ( 84.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { hour[7] Mux0~0 Mux0~1 Mux0~2 disp_dat[3] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { hour[7] {} Mux0~0 {} Mux0~1 {} Mux0~2 {} disp_dat[3] {} } { 0.000ns 2.139ns 1.132ns 0.305ns 1.240ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.273 ns - Smallest " "Info: - Smallest clock skew is -5.273 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 45 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 45; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns disp_dat\[3\] 2 REG LC_X11_Y9_N8 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y9_N8; Fanout = 7; REG Node = 'disp_dat\[3\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk disp_dat[3] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk disp_dat[3] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} disp_dat[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.092 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 45 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 45; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns sec 2 REG LC_X11_Y5_N8 32 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y5_N8; Fanout = 32; REG Node = 'sec'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk sec } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.979 ns) + CELL(0.918 ns) 9.092 ns hour\[7\] 3 REG LC_X12_Y5_N2 5 " "Info: 3: + IC(3.979 ns) + CELL(0.918 ns) = 9.092 ns; Loc. = LC_X12_Y5_N2; Fanout = 5; REG Node = 'hour\[7\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.897 ns" { sec hour[7] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.12 % ) " "Info: Total cell delay = 3.375 ns ( 37.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.717 ns ( 62.88 % ) " "Info: Total interconnect delay = 5.717 ns ( 62.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.092 ns" { clk sec hour[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.092 ns" { clk {} clk~combout {} sec {} hour[7] {} } { 0.000ns 0.000ns 1.738ns 3.979ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk disp_dat[3] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} disp_dat[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.092 ns" { clk sec hour[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.092 ns" { clk {} clk~combout {} sec {} hour[7] {} } { 0.000ns 0.000ns 1.738ns 3.979ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 99 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 99 -1 0 } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 49 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { hour[7] Mux0~0 Mux0~1 Mux0~2 disp_dat[3] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { hour[7] {} Mux0~0 {} Mux0~1 {} Mux0~2 {} disp_dat[3] {} } { 0.000ns 2.139ns 1.132ns 0.305ns 1.240ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.280ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk disp_dat[3] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} disp_dat[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.092 ns" { clk sec hour[7] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.092 ns" { clk {} clk~combout {} sec {} hour[7] {} } { 0.000ns 0.000ns 1.738ns 3.979ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dout1\[1\] key_in\[1\] clk -3.429 ns register " "Info: tsu for register \"dout1\[1\]\" (data pin = \"key_in\[1\]\", clock pin = \"clk\") is -3.429 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.387 ns + Longest pin register " "Info: + Longest pin to register delay is 5.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns key_in\[1\] 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'key_in\[1\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in[1] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.975 ns) + CELL(0.280 ns) 5.387 ns dout1\[1\] 2 REG LC_X1_Y8_N4 2 " "Info: 2: + IC(3.975 ns) + CELL(0.280 ns) = 5.387 ns; Loc. = LC_X1_Y8_N4; Fanout = 2; REG Node = 'dout1\[1\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.255 ns" { key_in[1] dout1[1] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 26.21 % ) " "Info: Total cell delay = 1.412 ns ( 26.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.975 ns ( 73.79 % ) " "Info: Total interconnect delay = 3.975 ns ( 73.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { key_in[1] dout1[1] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { key_in[1] {} key_in[1]~combout {} dout1[1] {} } { 0.000ns 0.000ns 3.975ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.149 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 9.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 45 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 45; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns count\[17\] 2 REG LC_X12_Y5_N0 27 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y5_N0; Fanout = 27; REG Node = 'count\[17\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk count[17] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.036 ns) + CELL(0.918 ns) 9.149 ns dout1\[1\] 3 REG LC_X1_Y8_N4 2 " "Info: 3: + IC(4.036 ns) + CELL(0.918 ns) = 9.149 ns; Loc. = LC_X1_Y8_N4; Fanout = 2; REG Node = 'dout1\[1\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { count[17] dout1[1] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.89 % ) " "Info: Total cell delay = 3.375 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.774 ns ( 63.11 % ) " "Info: Total interconnect delay = 5.774 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.149 ns" { clk count[17] dout1[1] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.149 ns" { clk {} clk~combout {} count[17] {} dout1[1] {} } { 0.000ns 0.000ns 1.738ns 4.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.387 ns" { key_in[1] dout1[1] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.387 ns" { key_in[1] {} key_in[1]~combout {} dout1[1] {} } { 0.000ns 0.000ns 3.975ns } { 0.000ns 1.132ns 0.280ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.149 ns" { clk count[17] dout1[1] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.149 ns" { clk {} clk~combout {} count[17] {} dout1[1] {} } { 0.000ns 0.000ns 1.738ns 4.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk sm_seg\[5\] sm_seg_r\[5\] 9.640 ns register " "Info: tco from clock \"clk\" to destination pin \"sm_seg\[5\]\" through register \"sm_seg_r\[5\]\" is 9.640 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 45 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 45; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns sm_seg_r\[5\] 2 REG LC_X10_Y6_N0 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y6_N0; Fanout = 1; REG Node = 'sm_seg_r\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk sm_seg_r[5] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk sm_seg_r[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} sm_seg_r[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.445 ns + Longest register pin " "Info: + Longest register to pin delay is 5.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sm_seg_r\[5\] 1 REG LC_X10_Y6_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N0; Fanout = 1; REG Node = 'sm_seg_r\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { sm_seg_r[5] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.123 ns) + CELL(2.322 ns) 5.445 ns sm_seg\[5\] 2 PIN PIN_89 0 " "Info: 2: + IC(3.123 ns) + CELL(2.322 ns) = 5.445 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'sm_seg\[5\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { sm_seg_r[5] sm_seg[5] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 42.64 % ) " "Info: Total cell delay = 2.322 ns ( 42.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.123 ns ( 57.36 % ) " "Info: Total interconnect delay = 3.123 ns ( 57.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { sm_seg_r[5] sm_seg[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { sm_seg_r[5] {} sm_seg[5] {} } { 0.000ns 3.123ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk sm_seg_r[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} sm_seg_r[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { sm_seg_r[5] sm_seg[5] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { sm_seg_r[5] {} sm_seg[5] {} } { 0.000ns 3.123ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dout1\[0\] key_in\[0\] clk 4.284 ns register " "Info: th for register \"dout1\[0\]\" (data pin = \"key_in\[0\]\", clock pin = \"clk\") is 4.284 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.149 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 45 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 45; CLK Node = 'clk'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns count\[17\] 2 REG LC_X12_Y5_N0 27 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y5_N0; Fanout = 27; REG Node = 'count\[17\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk count[17] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.036 ns) + CELL(0.918 ns) 9.149 ns dout1\[0\] 3 REG LC_X13_Y9_N5 2 " "Info: 3: + IC(4.036 ns) + CELL(0.918 ns) = 9.149 ns; Loc. = LC_X13_Y9_N5; Fanout = 2; REG Node = 'dout1\[0\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.954 ns" { count[17] dout1[0] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 36.89 % ) " "Info: Total cell delay = 3.375 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.774 ns ( 63.11 % ) " "Info: Total interconnect delay = 5.774 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.149 ns" { clk count[17] dout1[0] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.149 ns" { clk {} clk~combout {} count[17] {} dout1[0] {} } { 0.000ns 0.000ns 1.738ns 4.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.086 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns key_in\[0\] 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'key_in\[0\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_in[0] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.674 ns) + CELL(0.280 ns) 5.086 ns dout1\[0\] 2 REG LC_X13_Y9_N5 2 " "Info: 2: + IC(3.674 ns) + CELL(0.280 ns) = 5.086 ns; Loc. = LC_X13_Y9_N5; Fanout = 2; REG Node = 'dout1\[0\]'" {  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.954 ns" { key_in[0] dout1[0] } "NODE_NAME" } } { "exam2.v" "" { Text "C:/Users/User/Desktop/sdaf/exam2.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 27.76 % ) " "Info: Total cell delay = 1.412 ns ( 27.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.674 ns ( 72.24 % ) " "Info: Total interconnect delay = 3.674 ns ( 72.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { key_in[0] dout1[0] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.086 ns" { key_in[0] {} key_in[0]~combout {} dout1[0] {} } { 0.000ns 0.000ns 3.674ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.149 ns" { clk count[17] dout1[0] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.149 ns" { clk {} clk~combout {} count[17] {} dout1[0] {} } { 0.000ns 0.000ns 1.738ns 4.036ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { key_in[0] dout1[0] } "NODE_NAME" } } { "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.086 ns" { key_in[0] {} key_in[0]~combout {} dout1[0] {} } { 0.000ns 0.000ns 3.674ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 01 09:54:11 2023 " "Info: Processing ended: Wed Feb 01 09:54:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
