{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573450953104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573450953105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 00:42:32 2019 " "Processing started: Mon Nov 11 00:42:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573450953105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450953105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c example " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450953106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573450953797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573450953798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab4-struc " "Found design unit 1: lab4-struc" {  } { { "lab4.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969747 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-struct " "Found design unit 1: fsm-struct" {  } { { "fsm.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/fsm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969755 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "real_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file real_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 real_adder-struc " "Found design unit 1: real_adder-struc" {  } { { "real_adder.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/real_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969762 ""} { "Info" "ISGN_ENTITY_NAME" "1 real_adder " "Found entity 1: real_adder" {  } { { "real_adder.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/real_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regB-mixed " "Found design unit 1: regB-mixed" {  } { { "regB.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969768 ""} { "Info" "ISGN_ENTITY_NAME" "1 regB " "Found entity 1: regB" {  } { { "regB.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regC-struc " "Found design unit 1: regC-struc" {  } { { "regC.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969775 ""} { "Info" "ISGN_ENTITY_NAME" "1 regC " "Found entity 1: regC" {  } { { "regC.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_one_mux-struc " "Found design unit 1: two_one_mux-struc" {  } { { "two_one_mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/two_one_mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969781 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/two_one_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regD-mixed " "Found design unit 1: regD-mixed" {  } { { "regD.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969788 ""} { "Info" "ISGN_ENTITY_NAME" "1 regD " "Found entity 1: regD" {  } { { "regD.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969788 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/mux.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1573450969795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-struct " "Found design unit 1: mux-struct" {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/mux.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regA-mixed " "Found design unit 1: regA-mixed" {  } { { "regA.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969801 ""} { "Info" "ISGN_ENTITY_NAME" "1 regA " "Found entity 1: regA" {  } { { "regA.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-struc " "Found design unit 1: Adder-struc" {  } { { "Adder.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/Adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 example-mixed " "Found design unit 1: example-mixed" {  } { { "example.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/example.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969814 ""} { "Info" "ISGN_ENTITY_NAME" "1 example " "Found entity 1: example" {  } { { "example.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/example.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573450969814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450969814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573450970209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regA regA:map_regA " "Elaborating entity \"regA\" for hierarchy \"regA:map_regA\"" {  } { { "lab4.vhd" "map_regA" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:map_mux " "Elaborating entity \"mux\" for hierarchy \"mux:map_mux\"" {  } { { "lab4.vhd" "map_mux" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux two_one_mux:map_2_1_mux " "Elaborating entity \"two_one_mux\" for hierarchy \"two_one_mux:map_2_1_mux\"" {  } { { "lab4.vhd" "map_2_1_mux" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regC regC:map_regC " "Elaborating entity \"regC\" for hierarchy \"regC:map_regC\"" {  } { { "lab4.vhd" "map_regC" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "real_adder real_adder:map_adder " "Elaborating entity \"real_adder\" for hierarchy \"real_adder:map_adder\"" {  } { { "lab4.vhd" "map_adder" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970227 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "inter_sub_signal real_adder.vhd(19) " "VHDL Signal Declaration warning at real_adder.vhd(19): used explicit default value for signal \"inter_sub_signal\" because signal was never assigned a value" {  } { { "real_adder.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/real_adder.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1573450970228 "|lab4|real_adder:map_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder real_adder:map_adder\|Adder:Ai " "Elaborating entity \"Adder\" for hierarchy \"real_adder:map_adder\|Adder:Ai\"" {  } { { "real_adder.vhd" "Ai" { Text "/users/zicew/git/ece327/new/lab4/real_adder.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regB regB:map_regB " "Elaborating entity \"regB\" for hierarchy \"regB:map_regB\"" {  } { { "lab4.vhd" "map_regB" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970233 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multiplier regB.vhd(30) " "VHDL Process Statement warning at regB.vhd(30): signal \"multiplier\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regB.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/regB.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1573450970234 "|lab4|regB:map_regB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:map_fsm " "Elaborating entity \"fsm\" for hierarchy \"fsm:map_fsm\"" {  } { { "lab4.vhd" "map_fsm" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970248 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "fsm.vhd(62) " "VHDL Case Statement error at fsm.vhd(62): Case Statement choices must cover all possible values of expression" {  } { { "fsm.vhd" "" { Text "/users/zicew/git/ece327/new/lab4/fsm.vhd" 62 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1573450970249 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fsm:map_fsm " "Can't elaborate user hierarchy \"fsm:map_fsm\"" {  } { { "lab4.vhd" "map_fsm" { Text "/users/zicew/git/ece327/new/lab4/lab4.vhd" 188 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573450970249 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1289 " "Peak virtual memory: 1289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573450970398 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 11 00:42:50 2019 " "Processing ended: Mon Nov 11 00:42:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573450970398 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573450970398 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573450970398 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573450970398 ""}
