

 Copyright (c) 2005-2021 Imperas Software Ltd., www.imperas.com

 The contents of this file are provided under the Software License
 Agreement that you accepted before downloading this file.

 This source forms part of the Software and can be used for educational,
 training, and demonstration purposes but cannot be used for derivative
 works except in cases where the derivative works require OVP technology
 to run.

 For open source models released under licenses that you can use for
 derivative works, please visit www.ovpworld.org or www.imperas.com
 for the location of the open source models.



File:README.txt

INTRODUCTION -------------------------------------------------------

This example demonstrates how a platform instantiating a MIPS processor can
be configured with internally-modeled ITC. The example platform instantiates a
34K processor with an ITC region containing 8 FIFO cells and 4 semaphore cells.

