#pragma once
#include "types.h"
#include "snes/snes_regs.h"
#include "debug_server.h"
#include <string.h>
#include <stdio.h>
#include <stdlib.h>

typedef struct SimpleHdma {
  const uint8 *table;
  const uint8 *indir_ptr;
  uint8 rep_count;
  uint8 mode;
  uint8 ppu_addr;
  uint8 indir_bank;
} SimpleHdma;


typedef struct Dma Dma;
typedef struct DmaChannel DmaChannel;
typedef struct Ppu Ppu;
typedef struct CpuState CpuState;

void SimpleHdma_Init(SimpleHdma *c, DmaChannel *dc);
void SimpleHdma_DoLine(SimpleHdma *c);
// Same step, but writes into an explicit Ppu (e.g. a renderer's copy) and
// never reaches the debug server.  Neither variant mutates the DmaChannel.
void SimpleHdma_DoLineTo(SimpleHdma *c, Ppu *ppu);

extern uint8 g_ram[0x20000];
extern uint8 *g_sram;
extern int g_sram_size;
extern const uint8 *g_rom;
extern Ppu *g_ppu;
extern Dma *g_dma;
extern uint8 g_snesrecomp_last_hdmaen;

// Main-CPU cycle estimate for APU pacing. Incremented per RDB_BLOCK_HOOK.
// See common_rtl.c rtl_accumulate_apu_catchup() for usage.
extern uint64_t g_main_cpu_cycles_estimate;
// APU-port-touch-only estimate; the only counter that feeds APU catch-up.
// See the definition in common_rtl.c for the issue #4 rationale.
extern uint64_t g_apu_pace_cycles_estimate;
extern uint64_t g_apu_last_sync_cycles;
// Axis-5 off-cue: master-clock APU pacing (see common_rtl.c). The live $420D
// FastROM bit (g_memsel) is declared in cpu_state.h so generated blocks can see
// it; it's defined alongside the pacing state in common_rtl.c.
extern uint64_t g_apu_last_sync_master;
extern CpuState *g_apu_clock_cpu;
void rtl_accumulate_apu_catchup(void);

/* GUEST STALL: guest master time that elapses while the CPU executes nothing
 * (General DMA holds the bus).  Adds `master` to the ACTIVE tier's clock --
 * g_apu_clock_cpu, which the MMIO access that started the stall has just set
 * -- and never to g_cpu blindly: inside an AOT activation g_cpu is stale and
 * is overwritten from the activation's own CpuState on return, so a direct
 * g_cpu charge would be lost there.  It touches nothing else: no PC, no NMI
 * state, no APU.  The frame driver observes the advanced clock exactly as it
 * observes executed time (next loop-top deadline check), and totals are kept
 * for accounting. */
extern uint64_t g_guest_stall_master_total;
extern uint64_t g_guest_stall_events;
void rtl_guest_stall_master(uint64_t master);

#ifdef SNES_COSIM
// Co-sim shared APU clock (SNES_COSIM_APU_SHARED=1, dev-only): pace the SPC
// purely from the HW-touch synthetic estimate on BOTH sides of a same-binary
// A/B pair. The touch sequence is the only clock the compiled and interpreted
// execution models advance identically (same guest instructions => same HW
// touches until a true divergence), so under it the whole APU/DSP/SPC state
// becomes a pure function of shared history and stops false-diverging.
// Disables: the interp tier's per-opcode SPC advance, and the wall-clock
// baseline in rtl_accumulate_apu_catchup (both are per-side clocks —
// master_cycles accumulates differently per execution model).
int cosim_apu_shared_clock(void);
#endif

// Axis-7 determinism per-frame WRAM fingerprint ring (common_rtl.c).
#define FP_RING 8192
extern uint64_t g_fp_ring[FP_RING];
extern uint64_t g_fp_max_frame;

#define GET_BYTE(p) (*(uint8*)(p))

extern int snes_frame_counter;

#include "spc_player.h"

void MemCpy(void *dst, const void *src, int size);
bool Unreachable();

#if defined(_DEBUG)
// Gives better warning messages but non inlined on tcc
static inline uint16 GET_WORD(const uint8 *p) { return *(uint16 *)(p); }
static inline const uint8 *RomFixedPtr(uint32_t addr) { return &g_rom[(((addr >> 16) << 15) | (addr & 0x7fff)) & 0x3fffff]; }
#else
#define GET_WORD(p) (*(uint16*)(p))
#define RomFixedPtr(addr) (&g_rom[(((addr >> 16) << 15) | (addr & 0x7fff)) & 0x3fffff])
#endif

#define GET_BYTE(p) (*(uint8*)(p))
#define SET_WORD(p, v) (*(uint16*)(p) = (uint16)(v))

// Construct a LongPtr from a 16-bit lo word and 8-bit bank byte.
// Used by the DP aliasing fix: local pointer variables replace g_ram reads.
static inline LongPtr MAKE_LONG(uint16 lo, uint8 bank) {
  LongPtr lp;
  *(uint16 *)&lp = lo;
  ((uint8 *)&lp)[2] = bank;
  return lp;
}

uint8 *RomPtr(uint32_t addr);
uint8 *MvnPtr(uint8_t bank, uint16_t addr);

static inline uint8 *RomPtr_RAM(uint16_t addr) { assert(addr < 0x2000); return g_ram + addr; }
static inline const uint8 *RomPtr_00(uint16_t addr) { return RomPtr(0x000000 | addr); }
static inline const uint8 *RomPtr_01(uint16_t addr) { return RomPtr(0x010000 | addr); }
static inline const uint8 *RomPtr_02(uint16_t addr) { return RomPtr(0x020000 | addr); }
static inline const uint8 *RomPtr_03(uint16_t addr) { return RomPtr(0x030000 | addr); }
static inline const uint8 *RomPtr_04(uint16_t addr) { return RomPtr(0x040000 | addr); }
static inline const uint8 *RomPtr_05(uint16_t addr) { return RomPtr(0x050000 | addr); }
static inline const uint8 *RomPtr_06(uint16_t addr) { return RomPtr(0x060000 | addr); }
static inline const uint8 *RomPtr_07(uint16_t addr) { return RomPtr(0x070000 | addr); }
static inline const uint8 *RomPtr_08(uint16_t addr) { return RomPtr(0x080000 | addr); }
static inline const uint8 *RomPtr_09(uint16_t addr) { return RomPtr(0x090000 | addr); }
static inline const uint8 *RomPtr_0A(uint16_t addr) { return RomPtr(0x0a0000 | addr); }
static inline const uint8 *RomPtr_0B(uint16_t addr) { return RomPtr(0x0b0000 | addr); }
static inline const uint8 *RomPtr_0C(uint16_t addr) { return RomPtr(0x0c0000 | addr); }
static inline const uint8 *RomPtr_0D(uint16_t addr) { return RomPtr(0x0d0000 | addr); }
static inline const uint8 *RomPtr_0E(uint16_t addr) { return RomPtr(0x0e0000 | addr); }
static inline const uint8 *RomPtr_0F(uint16_t addr) { return RomPtr(0x0f0000 | addr); }
static inline const uint8 *RomPtr_11(uint16_t addr) { return RomPtr(0x110000 | addr); }
static inline const uint8 *RomPtr_12(uint16_t addr) { return RomPtr(0x120000 | addr); }
// Extended ROM banks (used in data banks and bank mirrors)
static inline const uint8 *RomPtr_18(uint16_t addr) { return RomPtr(0x180000 | addr); }
static inline const uint8 *RomPtr_1D(uint16_t addr) { return RomPtr(0x1d0000 | addr); }
static inline const uint8 *RomPtr_20(uint16_t addr) { return RomPtr(0x200000 | addr); }
static inline const uint8 *RomPtr_28(uint16_t addr) { return RomPtr(0x280000 | addr); }
static inline const uint8 *RomPtr_37(uint16_t addr) { return RomPtr(0x370000 | addr); }
static inline const uint8 *RomPtr_38(uint16_t addr) { return RomPtr(0x380000 | addr); }
static inline const uint8 *RomPtr_39(uint16_t addr) { return RomPtr(0x390000 | addr); }
static inline const uint8 *RomPtr_40(uint16_t addr) { return RomPtr(0x400000 | addr); }
static inline const uint8 *RomPtr_42(uint16_t addr) { return RomPtr(0x420000 | addr); }
static inline const uint8 *RomPtr_44(uint16_t addr) { return RomPtr(0x440000 | addr); }
static inline const uint8 *RomPtr_48(uint16_t addr) { return RomPtr(0x480000 | addr); }
static inline const uint8 *RomPtr_4B(uint16_t addr) { return RomPtr(0x4b0000 | addr); }
static inline const uint8 *RomPtr_66(uint16_t addr) { return RomPtr(0x660000 | addr); }
static inline const uint8 *RomPtr_6B(uint16_t addr) { return RomPtr(0x6b0000 | addr); }
static inline const uint8 *RomPtr_6D(uint16_t addr) { return RomPtr(0x6d0000 | addr); }
static inline const uint8 *RomPtr_7B(uint16_t addr) { return RomPtr(0x7b0000 | addr); }
// High bank mirrors ($80+) and upper data banks
static inline const uint8 *RomPtr_82(uint16_t addr) { return RomPtr(0x820000 | addr); }
static inline const uint8 *RomPtr_87(uint16_t addr) { return RomPtr(0x870000 | addr); }
static inline const uint8 *RomPtr_89(uint16_t addr) { return RomPtr(0x890000 | addr); }
static inline const uint8 *RomPtr_8A(uint16_t addr) { return RomPtr(0x8a0000 | addr); }
static inline const uint8 *RomPtr_8C(uint16_t addr) { return RomPtr(0x8c0000 | addr); }
static inline const uint8 *RomPtr_90(uint16_t addr) { return RomPtr(0x900000 | addr); }
static inline const uint8 *RomPtr_94(uint16_t addr) { return RomPtr(0x940000 | addr); }
static inline const uint8 *RomPtr_A0(uint16_t addr) { return RomPtr(0xa00000 | addr); }
static inline const uint8 *RomPtr_A8(uint16_t addr) { return RomPtr(0xa80000 | addr); }
static inline const uint8 *RomPtr_AE(uint16_t addr) { return RomPtr(0xae0000 | addr); }
static inline const uint8 *RomPtr_B7(uint16_t addr) { return RomPtr(0xb70000 | addr); }
static inline const uint8 *RomPtr_C9(uint16_t addr) { return RomPtr(0xc90000 | addr); }
static inline const uint8 *RomPtr_D6(uint16_t addr) { return RomPtr(0xd60000 | addr); }
static inline const uint8 *RomPtr_F8(uint16_t addr) { return RomPtr(0xf80000 | addr); }
static inline const uint8 *RomPtrWithBank(uint8 bank, uint16_t addr) { return RomPtr((bank << 16) | addr); }
// WRAM banks — $7E:xxxx → g_ram[addr], $7F:xxxx → g_ram[0x10000 + addr]
static inline uint8 *RomPtr_7E(uint16_t addr) { return g_ram + addr; }
static inline uint8 *RomPtr_7F(uint16_t addr) { return g_ram + 0x10000 + addr; }
static inline const uint8 *RomPtr_10(uint16_t addr) { return RomPtr(0x100000 | addr); }
static inline const uint8 *RomPtr_17(uint16_t addr) { return RomPtr(0x170000 | addr); }
static inline const uint8 *RomPtr_1B(uint16_t addr) { return RomPtr(0x1b0000 | addr); }
static inline const uint8 *RomPtr_1C(uint16_t addr) { return RomPtr(0x1c0000 | addr); }
static inline const uint8 *RomPtr_80(uint16_t addr) { return RomPtr(0x000000 | addr); }

void WriteReg(uint16 reg, uint8 value);
void WriteRegWord(uint16 reg, uint16 value);
uint16 ReadRegWord(uint16 reg);
uint8 ReadReg(uint16 reg);
uint8_t *IndirPtr_Slow(LongPtr ptr, uint16 offs);

// 16-bit-indirect-via-DP resolution. The addressing modes `(dp)`,
// `(dp),Y`, `(dp,X)` and `(dp,S),Y` all fetch a 2-byte pointer from
// DP and combine it with the data bank register (DB) to form the
// full 24-bit effective address. Use this instead of raw
// `g_ram[ptr_lo | ptr_hi<<8]` — that silently assumes DB=\$7E and
// returns garbage when DB is a ROM bank (typical for in-ROM
// data-table loads).
uint8_t *IndirPtrDB(uint8 dp_addr, uint16 offs);
static inline uint8_t *IndirPtr(LongPtr ptr, uint16 offs) {
  uint32 a = (*(uint32 *)&ptr & 0xffffff) + offs;
  uint8 bank = (uint8)(a >> 16);
  if (bank >= 0x7e && bank <= 0x7f)
    return &g_ram[a & 0x1ffff];
  if ((a & 0xffff) < 0x2000)
    return &g_ram[a & 0x1ffff];
  return RomPtr(a);
}
static inline void IndirWriteByte(LongPtr ptr, uint16 offs, uint8 value) {
  uint8_t *dst = IndirPtr(ptr, offs);
#if SNESRECOMP_REVERSE_DEBUG
  // Only fire the WRAM hook if the write actually landed in WRAM.
  // dst may point into ROM for in-ROM data-table writes (a NOP in practice
  // since ROM is read-only, but the ptr math still lands there).
  // Read old BEFORE the store so the Tier-1 log can emit old/new.
  if (dst >= g_ram && dst < g_ram + 0x20000) {
    uint8_t old_val = dst[0];
    dst[0] = value;
    debug_on_wram_write_byte((uint32_t)(dst - g_ram), old_val, value);
  } else {
    dst[0] = value;
  }
#else
  dst[0] = value;
#endif
}

// 16-bit word store through a 24-bit DP pointer. Native counterpart of
// `STA [dp]` / `STA [dp],Y` emitted when M=0 (A-16). Writes the low byte
// at the effective address and the high byte one byte later; the pair is
// always contiguous in the target region (WRAM or ROM-mirror).
static inline void IndirWriteWord(LongPtr ptr, uint16 offs, uint16 value) {
  uint8_t *dst = IndirPtr(ptr, offs);
#if SNESRECOMP_REVERSE_DEBUG
  if (dst >= g_ram && dst < g_ram + 0x20000) {
    uint16_t old_val = (uint16_t)dst[0] | ((uint16_t)dst[1] << 8);
    dst[0] = (uint8_t)value;
    dst[1] = (uint8_t)(value >> 8);
    debug_on_wram_write_word((uint32_t)(dst - g_ram), old_val, value);
  } else {
    dst[0] = (uint8_t)value;
    dst[1] = (uint8_t)(value >> 8);
  }
#else
  dst[0] = (uint8_t)value;
  dst[1] = (uint8_t)(value >> 8);
#endif
}

// Tier-1 wrappers for the direct IndirPtrDB([0] = val) pattern the generator
// emits for STA (dp),Y / STA (dp,X) / STA (dp). Equivalent to the raw
// pattern when SNESRECOMP_REVERSE_DEBUG=0; adds the hook when =1.
#if SNESRECOMP_REVERSE_DEBUG
static inline void rdb_indir_dbx_store8(uint8 dp_addr, uint16 offs, uint8 value) {
  uint8_t *dst = IndirPtrDB(dp_addr, offs);
  if (dst >= g_ram && dst < g_ram + 0x20000) {
    uint8_t old_val = dst[0];
    dst[0] = value;
    debug_on_wram_write_byte((uint32_t)(dst - g_ram), old_val, value);
  } else {
    dst[0] = value;
  }
}
static inline void rdb_indir_dbx_store16(uint8 dp_addr, uint16 offs, uint16 value) {
  uint8_t *dst = IndirPtrDB(dp_addr, offs);
  if (dst >= g_ram && dst < g_ram + 0x20000) {
    uint16_t old_val = *(uint16_t *)dst;
    *(uint16_t *)dst = value;
    debug_on_wram_write_word((uint32_t)(dst - g_ram), old_val, value);
  } else {
    *(uint16_t *)dst = value;
  }
}
#endif

void RtlReset(int mode);

enum {
  kSaveLoad_Save = 1,
  kSaveLoad_Load = 2,
};

void RtlSaveLoad(int cmd, int slot);
void RtlApuLock();
void RtlApuUnlock();
void RtlRenderAudio(int16 *audio_buffer, int samples, int channels);
bool RtlUploadSpcImageFromDp(CpuState *cpu);
bool RtlRunFrame(uint32 inputs);
void RtlReadSram();
void RtlWriteSram();
// Copy a legacy saves/<legacy_title>.srm forward to the generic saves/save.srm
// (idempotent). Call before the launcher so its SAVES panel reflects the carried-
// forward save; RtlReadSram also calls it on boot as a fallback.
void RtlMigrateLegacySram(const char *legacy_title);
void RtlSaveSnapshot(const char *filename);
bool RtlLoadSnapshot(const char *filename);

void RtlApuWrite(uint16 adr, uint8 val);
void RtlApuWriteWord(uint16 adr, uint16 val);
bool rtl_apu_frame_timeline_active(void);
void rtl_apu_frame_timeline_begin(void);

/* ---- Guest-time APU advancement at a physical frame boundary ------------
 *
 * BACKPORT PROVENANCE
 *   source pin    mstan-snesrecomp b04d8fa
 *   source file   runner/src/common_rtl.c, rtl_sync_apu_frame_boundary()
 *   local adaptation
 *     Upstream takes no argument and derives the boundary from
 *     snes_frame_counter (or the RtlApuFrameClock), because upstream
 *     RtlRunFrame owns the frame.  Goof's physical boundaries are owned by
 *     GuestExecution on an absolute master-clock deadline grid and do not
 *     coincide with logical epochs, so the DEADLINE is passed in.
 *
 *     Passing the deadline rather than reading master_cycles is deliberate
 *     and is the same rule the boundary engine already applies to NMI
 *     accounting: an event is timestamped at its SCHEDULED deadline, never
 *     at the instant a check noticed it.  Detection can lag by up to one
 *     AOT activation, and the APU clock must not inherit that jitter.
 *
 * CONTRACT
 *   The APU is a CONSUMER of guest time, never a producer.  This function
 *   advances the SPC and nothing else: it does not touch master_cycles, NMI
 *   scheduling, the physical period count or any logical CPU state.
 *
 *   `master_deadline` is the absolute guest master-clock value of the
 *   boundary being closed.  On the first call an anchor is taken, pairing
 *   that deadline's guest APU position with wherever the boot/IPL handshake
 *   has already left the SPC; every later call advances the SPC by exactly
 *   the guest time that elapsed since the anchor.  Anchoring rather than
 *   forcing an absolute origin is what keeps the boot regime intact: the
 *   milestone fixes the APU's RATE, it does not relocate its history.
 *
 *   Returns false only if the budget was exhausted before the target was
 *   reached (never in normal execution -- the budget is 61x a frame).
 *   Debt is never discarded.
 */
bool rtl_sync_apu_frame_boundary(uint64_t master_deadline);
/* True once the boundary anchor has been established. */
bool rtl_apu_boundary_clock_valid(void);
/* Largest SPC-cycle shortfall any single boundary sync had to make up, and
 * the number of syncs performed.  Observability for the clamp-reachability
 * and debt-bound gates; never read by emulation. */
void rtl_apu_boundary_stats(uint64_t *syncs, uint64_t *max_advance,
                            uint64_t *timeouts, uint64_t *max_residual);
extern uint64_t g_apu_word_transactions;
extern uint64_t g_apu_word_interleave_events;


enum {
  kJoypadL_A = 0x80,
  kJoypadL_X = 0x40,
  kJoypadL_L = 0x20,
  kJoypadL_R = 0x10,

  kJoypadH_B = 0x80,
  kJoypadH_Y = 0x40,
  kJoypadH_Select = 0x20,
  kJoypadH_Start = 0x10,

  kJoypadH_Up = 0x8,
  kJoypadH_Down = 0x4,
  kJoypadH_Left = 0x2,
  kJoypadH_Right = 0x1,

  kJoypadH_AnyDir = 0xf,
};
