{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620838146467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620838146467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 11:49:06 2021 " "Processing started: Wed May 12 11:49:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620838146467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838146467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838146467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620838147186 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620838147186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157747 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/font_rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 m100_counter-arch " "Found design unit 1: m100_counter-arch" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157747 ""} { "Info" "ISGN_ENTITY_NAME" "1 m100_counter " "Found entity 1: m100_counter" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_text-arch " "Found design unit 1: score_text-arch" {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157755 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_text " "Found entity 1: score_text" {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_map.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_map.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_map-arch " "Found design unit 1: color_map-arch" {  } { { "color_map.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/color_map.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157757 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_map " "Found entity 1: color_map" {  } { { "color_map.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/color_map.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync-arch " "Found design unit 1: vga_sync-arch" {  } { { "vga_sync.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157757 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 draw-arch " "Found design unit 1: draw-arch" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157757 ""} { "Info" "ISGN_ENTITY_NAME" "1 draw " "Found entity 1: draw" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider_draw-Behavioral " "Found design unit 1: clk_divider_draw-Behavioral" {  } { { "clk_divider_draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider_draw.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157757 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider_draw " "Found entity 1: clk_divider_draw" {  } { { "clk_divider_draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider_draw.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-Behavioral " "Found design unit 1: clk_divider-Behavioral" {  } { { "clk_divider.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157765 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/clk_divider.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_handler-MEALY_ARCHITECTURE " "Found design unit 1: input_handler-MEALY_ARCHITECTURE" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157767 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_game-my_structural " "Found design unit 1: memory_game-my_structural" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157767 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_game " "Found entity 1: memory_game" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-arc_1_to_many " "Found design unit 1: LFSR-arc_1_to_many" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157767 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838157767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_game " "Elaborating entity \"memory_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620838157860 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "input_val memory_game.vhd(12) " "VHDL Signal Declaration warning at memory_game.vhd(12): used implicit default value for signal \"input_val\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620838157862 "|memory_game"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led_red memory_game.vhd(18) " "VHDL Signal Declaration warning at memory_game.vhd(18): used implicit default value for signal \"led_red\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620838157862 "|memory_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_done memory_game.vhd(79) " "Verilog HDL or VHDL warning at memory_game.vhd(79): object \"input_done\" assigned a value but never read" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620838157862 "|memory_game"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_success memory_game.vhd(80) " "Verilog HDL or VHDL warning at memory_game.vhd(80): object \"input_success\" assigned a value but never read" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620838157862 "|memory_game"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_out memory_game.vhd(82) " "VHDL Signal Declaration warning at memory_game.vhd(82): used explicit default value for signal \"time_out\" because signal was never assigned a value" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 82 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157862 "|memory_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_map color_map:color_map_inst " "Elaborating entity \"color_map\" for hierarchy \"color_map:color_map_inst\"" {  } { { "memory_game.vhd" "color_map_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838157881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_div_inst " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_div_inst\"" {  } { { "memory_game.vhd" "clk_div_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838157898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:lsfr_inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:lsfr_inst\"" {  } { { "memory_game.vhd" "lsfr_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838157898 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q 2_lfsr.vhd(38) " "VHDL Process Statement warning at 2_lfsr.vhd(38): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2_lfsr.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/2_lfsr.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157898 "|memory_game|LFSR:lsfr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vga_sync_unit " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vga_sync_unit\"" {  } { { "memory_game.vhd" "vga_sync_unit" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838157898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler input_handler:input_handler_inst " "Elaborating entity \"input_handler\" for hierarchy \"input_handler:input_handler_inst\"" {  } { { "memory_game.vhd" "input_handler_inst" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick1 input_handler.vhd(32) " "VHDL Process Statement warning at input_handler.vhd(32): signal \"tick1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick2 input_handler.vhd(33) " "VHDL Process Statement warning at input_handler.vhd(33): signal \"tick2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick3 input_handler.vhd(34) " "VHDL Process Statement warning at input_handler.vhd(34): signal \"tick3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tick4 input_handler.vhd(35) " "VHDL Process Statement warning at input_handler.vhd(35): signal \"tick4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "received_input input_handler.vhd(83) " "VHDL Process Statement warning at input_handler.vhd(83): signal \"received_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "received_input input_handler.vhd(88) " "VHDL Process Statement warning at input_handler.vhd(88): signal \"received_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "combo input_handler.vhd(91) " "VHDL Process Statement warning at input_handler.vhd(91): signal \"combo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_done input_handler.vhd(106) " "VHDL Process Statement warning at input_handler.vhd(106): signal \"internal_done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_success input_handler.vhd(107) " "VHDL Process Statement warning at input_handler.vhd(107): signal \"internal_success\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "combo input_handler.vhd(108) " "VHDL Process Statement warning at input_handler.vhd(108): signal \"combo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_done input_handler.vhd(67) " "VHDL Process Statement warning at input_handler.vhd(67): inferring latch(es) for signal or variable \"internal_done\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_success input_handler.vhd(67) " "VHDL Process Statement warning at input_handler.vhd(67): inferring latch(es) for signal or variable \"internal_success\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_fail input_handler.vhd(67) " "VHDL Process Statement warning at input_handler.vhd(67): inferring latch(es) for signal or variable \"internal_fail\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_update input_handler.vhd(67) " "VHDL Process Statement warning at input_handler.vhd(67): inferring latch(es) for signal or variable \"score_update\", which holds its previous value in one or more paths through the process" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[0\] input_handler.vhd(67) " "Inferred latch for \"score_update\[0\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[1\] input_handler.vhd(67) " "Inferred latch for \"score_update\[1\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[2\] input_handler.vhd(67) " "Inferred latch for \"score_update\[2\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[3\] input_handler.vhd(67) " "Inferred latch for \"score_update\[3\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[4\] input_handler.vhd(67) " "Inferred latch for \"score_update\[4\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[5\] input_handler.vhd(67) " "Inferred latch for \"score_update\[5\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[6\] input_handler.vhd(67) " "Inferred latch for \"score_update\[6\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[7\] input_handler.vhd(67) " "Inferred latch for \"score_update\[7\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[8\] input_handler.vhd(67) " "Inferred latch for \"score_update\[8\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[9\] input_handler.vhd(67) " "Inferred latch for \"score_update\[9\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[10\] input_handler.vhd(67) " "Inferred latch for \"score_update\[10\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[11\] input_handler.vhd(67) " "Inferred latch for \"score_update\[11\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[12\] input_handler.vhd(67) " "Inferred latch for \"score_update\[12\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[13\] input_handler.vhd(67) " "Inferred latch for \"score_update\[13\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[14\] input_handler.vhd(67) " "Inferred latch for \"score_update\[14\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[15\] input_handler.vhd(67) " "Inferred latch for \"score_update\[15\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[16\] input_handler.vhd(67) " "Inferred latch for \"score_update\[16\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[17\] input_handler.vhd(67) " "Inferred latch for \"score_update\[17\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[18\] input_handler.vhd(67) " "Inferred latch for \"score_update\[18\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[19\] input_handler.vhd(67) " "Inferred latch for \"score_update\[19\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[20\] input_handler.vhd(67) " "Inferred latch for \"score_update\[20\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[21\] input_handler.vhd(67) " "Inferred latch for \"score_update\[21\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[22\] input_handler.vhd(67) " "Inferred latch for \"score_update\[22\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[23\] input_handler.vhd(67) " "Inferred latch for \"score_update\[23\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[24\] input_handler.vhd(67) " "Inferred latch for \"score_update\[24\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[25\] input_handler.vhd(67) " "Inferred latch for \"score_update\[25\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[26\] input_handler.vhd(67) " "Inferred latch for \"score_update\[26\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[27\] input_handler.vhd(67) " "Inferred latch for \"score_update\[27\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[28\] input_handler.vhd(67) " "Inferred latch for \"score_update\[28\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[29\] input_handler.vhd(67) " "Inferred latch for \"score_update\[29\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[30\] input_handler.vhd(67) " "Inferred latch for \"score_update\[30\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_update\[31\] input_handler.vhd(67) " "Inferred latch for \"score_update\[31\]\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_fail input_handler.vhd(67) " "Inferred latch for \"internal_fail\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_success input_handler.vhd(67) " "Inferred latch for \"internal_success\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_done input_handler.vhd(67) " "Inferred latch for \"internal_done\" at input_handler.vhd(67)" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|input_handler:input_handler_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m100_counter m100_counter:counter_unit " "Elaborating entity \"m100_counter\" for hierarchy \"m100_counter:counter_unit\"" {  } { { "memory_game.vhd" "counter_unit" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig0_num score_counter.vhd(36) " "VHDL Process Statement warning at score_counter.vhd(36): signal \"dig0_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|m100_counter:counter_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig1_num score_counter.vhd(37) " "VHDL Process Statement warning at score_counter.vhd(37): signal \"dig1_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|m100_counter:counter_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig2_num score_counter.vhd(38) " "VHDL Process Statement warning at score_counter.vhd(38): signal \"dig2_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|m100_counter:counter_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dig3_num score_counter.vhd(39) " "VHDL Process Statement warning at score_counter.vhd(39): signal \"dig3_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157906 "|memory_game|m100_counter:counter_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw draw:game_draw_unit " "Elaborating entity \"draw\" for hierarchy \"draw:game_draw_unit\"" {  } { { "memory_game.vhd" "game_draw_unit" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838157921 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vpos1Init draw.vhd(30) " "VHDL Signal Declaration warning at draw.vhd(30): used explicit default value for signal \"vpos1Init\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157938 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vpos2Init draw.vhd(31) " "VHDL Signal Declaration warning at draw.vhd(31): used explicit default value for signal \"vpos2Init\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vpos3Init draw.vhd(32) " "VHDL Signal Declaration warning at draw.vhd(32): used explicit default value for signal \"vpos3Init\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vpos4Init draw.vhd(33) " "VHDL Signal Declaration warning at draw.vhd(33): used explicit default value for signal \"vpos4Init\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vposExpectedInit draw.vhd(34) " "VHDL Signal Declaration warning at draw.vhd(34): used explicit default value for signal \"vposExpectedInit\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "vposOutInit draw.vhd(35) " "VHDL Signal Declaration warning at draw.vhd(35): used explicit default value for signal \"vposOutInit\" because signal was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos1Init draw.vhd(140) " "VHDL Process Statement warning at draw.vhd(140): signal \"vpos1Init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos2Init draw.vhd(141) " "VHDL Process Statement warning at draw.vhd(141): signal \"vpos2Init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos3Init draw.vhd(142) " "VHDL Process Statement warning at draw.vhd(142): signal \"vpos3Init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vpos4Init draw.vhd(143) " "VHDL Process Statement warning at draw.vhd(143): signal \"vpos4Init\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vposExpectedInit draw.vhd(144) " "VHDL Process Statement warning at draw.vhd(144): signal \"vposExpectedInit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vposOutInit draw.vhd(145) " "VHDL Process Statement warning at draw.vhd(145): signal \"vposOutInit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vposBoxStart draw.vhd(79) " "VHDL Variable Declaration warning at draw.vhd(79): used initial value expression for variable \"vposBoxStart\" because variable was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 79 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "vposBoxEnd draw.vhd(80) " "VHDL Variable Declaration warning at draw.vhd(80): used initial value expression for variable \"vposBoxEnd\" because variable was never assigned a value" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 80 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620838157939 "|memory_game|draw:game_draw_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_text score_text:score_draw_unit " "Elaborating entity \"score_text\" for hierarchy \"score_text:score_draw_unit\"" {  } { { "memory_game.vhd" "score_draw_unit" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838157985 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "char_addr_o score_text.vhd(23) " "VHDL Signal Declaration warning at score_text.vhd(23): used implicit default value for signal \"char_addr_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620838157985 "|memory_game|score_text:score_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "row_addr_o score_text.vhd(25) " "VHDL Signal Declaration warning at score_text.vhd(25): used implicit default value for signal \"row_addr_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620838157985 "|memory_game|score_text:score_draw_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bit_addr_o score_text.vhd(27) " "VHDL Signal Declaration warning at score_text.vhd(27): used implicit default value for signal \"bit_addr_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "score_text.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620838157985 "|memory_game|score_text:score_draw_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom score_text:score_draw_unit\|font_rom:font_unit " "Elaborating entity \"font_rom\" for hierarchy \"score_text:score_draw_unit\|font_rom:font_unit\"" {  } { { "score_text.vhd" "font_unit" { Text "C:/FPGA/FPGA_Memory_game/score_text.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838158006 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Div0\"" {  } { { "score_counter.vhd" "Div0" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620838159043 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Mod0\"" {  } { { "score_counter.vhd" "Mod0" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620838159043 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Div1\"" {  } { { "score_counter.vhd" "Div1" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620838159043 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Mod1\"" {  } { { "score_counter.vhd" "Mod1" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620838159043 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Div2\"" {  } { { "score_counter.vhd" "Div2" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620838159043 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Mod2\"" {  } { { "score_counter.vhd" "Mod2" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620838159043 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "m100_counter:counter_unit\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"m100_counter:counter_unit\|Mod3\"" {  } { { "score_counter.vhd" "Mod3" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620838159043 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620838159043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m100_counter:counter_unit\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"m100_counter:counter_unit\|lpm_divide:Div0\"" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838159094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m100_counter:counter_unit\|lpm_divide:Div0 " "Instantiated megafunction \"m100_counter:counter_unit\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159094 ""}  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620838159094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_divide_oqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_abs_1p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m100_counter:counter_unit\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"m100_counter:counter_unit\|lpm_divide:Mod0\"" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838159287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m100_counter:counter_unit\|lpm_divide:Mod0 " "Instantiated megafunction \"m100_counter:counter_unit\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159287 ""}  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620838159287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m100_counter:counter_unit\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"m100_counter:counter_unit\|lpm_divide:Div1\"" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838159484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m100_counter:counter_unit\|lpm_divide:Div1 " "Instantiated megafunction \"m100_counter:counter_unit\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159484 ""}  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620838159484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "m100_counter:counter_unit\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"m100_counter:counter_unit\|lpm_divide:Div2\"" {  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838159666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "m100_counter:counter_unit\|lpm_divide:Div2 " "Instantiated megafunction \"m100_counter:counter_unit\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620838159666 ""}  } { { "score_counter.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/score_counter.vhd" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620838159666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/FPGA/FPGA_Memory_game/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620838159811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838159811 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "input_val GND " "Pin \"input_val\" is stuck at GND" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620838169512 "|memory_game|input_val"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync VCC " "Pin \"vga_sync\" is stuck at VCC" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620838169512 "|memory_game|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_red GND " "Pin \"led_red\" is stuck at GND" {  } { { "memory_game.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/memory_game.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620838169512 "|memory_game|led_red"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620838169512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620838169891 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos1\[9\] High " "Register draw:game_draw_unit\|vpos1\[9\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos1\[8\] High " "Register draw:game_draw_unit\|vpos1\[8\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos1\[7\] High " "Register draw:game_draw_unit\|vpos1\[7\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos1\[5\] High " "Register draw:game_draw_unit\|vpos1\[5\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos1\[4\] High " "Register draw:game_draw_unit\|vpos1\[4\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos1\[3\] High " "Register draw:game_draw_unit\|vpos1\[3\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos1\[2\] High " "Register draw:game_draw_unit\|vpos1\[2\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos1\[1\] High " "Register draw:game_draw_unit\|vpos1\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos2\[5\] High " "Register draw:game_draw_unit\|vpos2\[5\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos2\[1\] High " "Register draw:game_draw_unit\|vpos2\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos3\[7\] High " "Register draw:game_draw_unit\|vpos3\[7\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos3\[2\] High " "Register draw:game_draw_unit\|vpos3\[2\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos3\[1\] High " "Register draw:game_draw_unit\|vpos3\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos4\[7\] High " "Register draw:game_draw_unit\|vpos4\[7\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos4\[6\] High " "Register draw:game_draw_unit\|vpos4\[6\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos4\[5\] High " "Register draw:game_draw_unit\|vpos4\[5\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos4\[3\] High " "Register draw:game_draw_unit\|vpos4\[3\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vpos4\[1\] High " "Register draw:game_draw_unit\|vpos4\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposExpected\[8\] High " "Register draw:game_draw_unit\|vposExpected\[8\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposExpected\[6\] High " "Register draw:game_draw_unit\|vposExpected\[6\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposExpected\[3\] High " "Register draw:game_draw_unit\|vposExpected\[3\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposExpected\[2\] High " "Register draw:game_draw_unit\|vposExpected\[2\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposExpected\[1\] High " "Register draw:game_draw_unit\|vposExpected\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposOut\[8\] High " "Register draw:game_draw_unit\|vposOut\[8\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposOut\[7\] High " "Register draw:game_draw_unit\|vposOut\[7\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposOut\[5\] High " "Register draw:game_draw_unit\|vposOut\[5\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposOut\[4\] High " "Register draw:game_draw_unit\|vposOut\[4\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "draw:game_draw_unit\|vposOut\[1\] High " "Register draw:game_draw_unit\|vposOut\[1\] will power up to High" {  } { { "draw.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/draw.vhd" 139 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "input_handler:input_handler_inst\|combo_up High " "Register input_handler:input_handler_inst\|combo_up will power up to High" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "input_handler:input_handler_inst\|combo_down High " "Register input_handler:input_handler_inst\|combo_down will power up to High" {  } { { "input_handler.vhd" "" { Text "C:/FPGA/FPGA_Memory_game/input_handler.vhd" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1620838170241 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1620838170241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "132 " "132 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620838172745 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "my_altpll 3 " "Ignored 3 assignments for entity \"my_altpll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity my_altpll -sip my_altpll.sip -library lib_my_altpll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity my_altpll -sip my_altpll.sip -library lib_my_altpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620838172930 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity my_altpll -sip my_altpll.sip -library lib_my_altpll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity my_altpll -sip my_altpll.sip -library lib_my_altpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620838172930 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity my_altpll -sip my_altpll.sip -library lib_my_altpll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity my_altpll -sip my_altpll.sip -library lib_my_altpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1620838172930 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1620838172930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620838173530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620838173530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8392 " "Implemented 8392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620838174084 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620838174084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8349 " "Implemented 8349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620838174084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620838174084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620838174116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 11:49:34 2021 " "Processing ended: Wed May 12 11:49:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620838174116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620838174116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620838174116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838174116 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 81 s " "Quartus Prime Flow was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620838176218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1620838177028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620838177028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 11:49:36 2021 " "Processing started: Wed May 12 11:49:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620838177028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620838177028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memory_game -c memory_game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off memory_game -c memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620838177028 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620838177168 ""}
{ "Info" "0" "" "Project  = memory_game" {  } {  } 0 0 "Project  = memory_game" 0 0 "Fitter" 0 0 1620838177178 ""}
{ "Info" "0" "" "Revision = memory_game" {  } {  } 0 0 "Revision = memory_game" 0 0 "Fitter" 0 0 1620838177178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620838177470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620838177470 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "memory_game 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"memory_game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620838177539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620838177608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620838177608 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620838178292 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620838178325 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620838178711 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 43 " "No exact pin location assignment(s) for 19 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1620838179253 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1620838194630 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50~inputCLKENA0 189 global CLKCTRL_G6 " "clk_50~inputCLKENA0 with 189 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1620838194854 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1620838194854 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620838194862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620838194946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620838194946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620838194954 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620838194956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620838194956 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620838194956 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "The Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1620838196066 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memory_game.sdc " "Synopsys Design Constraints File file not found: 'memory_game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620838196074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620838196074 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620838196148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620838196156 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620838196156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620838196566 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620838196566 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620838196566 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[4\] " "Node \"leds\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620838196767 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1620838196767 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620838196767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620838204640 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1620838205545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620838224850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620838237375 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620838256153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620838256161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620838258248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/FPGA/FPGA_Memory_game/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 12 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620838271308 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620838271308 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1620838377329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620838397171 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620838397171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:13 " "Fitter routing operations ending: elapsed time is 00:02:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620838397171 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.12 " "Total time spent on timing analysis during the Fitter is 11.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620838412610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620838412702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620838417038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620838417038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620838421094 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620838434271 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620838434872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/FPGA_Memory_game/output_files/memory_game.fit.smsg " "Generated suppressed messages file C:/FPGA/FPGA_Memory_game/output_files/memory_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620838435414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6591 " "Peak virtual memory: 6591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620838437963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 11:53:57 2021 " "Processing ended: Wed May 12 11:53:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620838437963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:21 " "Elapsed time: 00:04:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620838437963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:12 " "Total CPU time (on all processors): 00:08:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620838437963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620838437963 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 90 s " "Quartus Prime Flow was successful. 0 errors, 90 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620838438731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620838439248 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620838439248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 11:53:59 2021 " "Processing started: Wed May 12 11:53:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620838439248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620838439248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memory_game -c memory_game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off memory_game -c memory_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620838439248 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1620838441456 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620838452171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620838452806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 11:54:12 2021 " "Processing ended: Wed May 12 11:54:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620838452806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620838452806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620838452806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620838452806 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 91 s " "Quartus Prime Flow was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620838453442 ""}
