|simple_test
GCLKIN => ~NO_FANOUT~
GCLKOUT_FPGA <= <GND>
OSC_50_BANK2 => OSC_50_BANK2.IN1
OSC_50_BANK3 => ~NO_FANOUT~
OSC_50_BANK4 => ~NO_FANOUT~
OSC_50_BANK5 => ~NO_FANOUT~
OSC_50_BANK6 => ~NO_FANOUT~
OSC_50_BANK7 => ~NO_FANOUT~
PLL_CLKIN_p => ~NO_FANOUT~
MAX_I2C_SCLK <= ext_pll_ctrl:ext_pll_ctrl_Inst.max_sclk
MAX_I2C_SDAT <> ext_pll_ctrl:ext_pll_ctrl_Inst.max_sdat
LED[0] <= <GND>
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>
LED[4] <= <GND>
LED[5] <= <GND>
LED[6] <= <GND>
LED[7] <= count[24].DB_MAX_OUTPUT_PORT_TYPE
BUTTON[0] => ~NO_FANOUT~
BUTTON[1] => ~NO_FANOUT~
BUTTON[2] => ~NO_FANOUT~
BUTTON[3] => ~NO_FANOUT~
CPU_RESET_n => rstn.IN1
EXT_IO <> <UNC>
SLIDE_SW[0] => ~NO_FANOUT~
SLIDE_SW[1] => ~NO_FANOUT~
SLIDE_SW[2] => ~NO_FANOUT~
SLIDE_SW[3] => ~NO_FANOUT~
SEG0_D[0] <= SevenSegmentDisplayDecoder:comb_61.port0
SEG0_D[1] <= SevenSegmentDisplayDecoder:comb_61.port0
SEG0_D[2] <= SevenSegmentDisplayDecoder:comb_61.port0
SEG0_D[3] <= SevenSegmentDisplayDecoder:comb_61.port0
SEG0_D[4] <= SevenSegmentDisplayDecoder:comb_61.port0
SEG0_D[5] <= SevenSegmentDisplayDecoder:comb_61.port0
SEG0_D[6] <= SevenSegmentDisplayDecoder:comb_61.port0
SEG0_DP <= count[24].DB_MAX_OUTPUT_PORT_TYPE
SEG1_D[0] <= SevenSegmentDisplayDecoder:comb_62.port0
SEG1_D[1] <= SevenSegmentDisplayDecoder:comb_62.port0
SEG1_D[2] <= SevenSegmentDisplayDecoder:comb_62.port0
SEG1_D[3] <= SevenSegmentDisplayDecoder:comb_62.port0
SEG1_D[4] <= SevenSegmentDisplayDecoder:comb_62.port0
SEG1_D[5] <= SevenSegmentDisplayDecoder:comb_62.port0
SEG1_D[6] <= SevenSegmentDisplayDecoder:comb_62.port0
SEG1_DP <= <GND>
FAN_CTRL <= FAN_CTRL.DB_MAX_OUTPUT_PORT_TYPE
ETH_INT_n[0] => ~NO_FANOUT~
ETH_INT_n[1] => ~NO_FANOUT~
ETH_INT_n[2] => ~NO_FANOUT~
ETH_INT_n[3] => ~NO_FANOUT~
ETH_MDC[0] <= <GND>
ETH_MDC[1] <= <GND>
ETH_MDC[2] <= <GND>
ETH_MDC[3] <= <GND>
ETH_MDIO[0] <> <UNC>
ETH_MDIO[1] <> <UNC>
ETH_MDIO[2] <> <UNC>
ETH_MDIO[3] <> <UNC>
ETH_RST_n <= <GND>
ETH_RX_p[0] => ~NO_FANOUT~
ETH_RX_p[1] => ~NO_FANOUT~
ETH_RX_p[2] => ~NO_FANOUT~
ETH_RX_p[3] => ~NO_FANOUT~
ETH_TX_p[0] <= <GND>
ETH_TX_p[1] <= <GND>
ETH_TX_p[2] <= <GND>
ETH_TX_p[3] <= <GND>
FSM_A[1] <= <GND>
FSM_A[2] <= <GND>
FSM_A[3] <= <GND>
FSM_A[4] <= <GND>
FSM_A[5] <= <GND>
FSM_A[6] <= <GND>
FSM_A[7] <= <GND>
FSM_A[8] <= <GND>
FSM_A[9] <= <GND>
FSM_A[10] <= <GND>
FSM_A[11] <= <GND>
FSM_A[12] <= <GND>
FSM_A[13] <= <GND>
FSM_A[14] <= <GND>
FSM_A[15] <= <GND>
FSM_A[16] <= <GND>
FSM_A[17] <= <GND>
FSM_A[18] <= <GND>
FSM_A[19] <= <GND>
FSM_A[20] <= <GND>
FSM_D[0] <> <UNC>
FSM_D[1] <> <UNC>
FSM_D[2] <> <UNC>
FSM_D[3] <> <UNC>
FSM_D[4] <> <UNC>
FSM_D[5] <> <UNC>
FSM_D[6] <> <UNC>
FSM_D[7] <> <UNC>
FSM_D[8] <> <UNC>
FSM_D[9] <> <UNC>
FSM_D[10] <> <UNC>
FSM_D[11] <> <UNC>
FSM_D[12] <> <UNC>
FSM_D[13] <> <UNC>
FSM_D[14] <> <UNC>
FSM_D[15] <> <UNC>
SSRAM_ADV <= <GND>
SSRAM_BWA_n <= <GND>
SSRAM_BWB_n <= <GND>
SSRAM_CE_n <= <GND>
SSRAM_CKE_n <= <GND>
SSRAM_CLK <= <GND>
SSRAM_OE_n <= <GND>
SSRAM_WE_n <= <GND>
OTG_A[1] <= <GND>
OTG_A[2] <= <GND>
OTG_A[3] <= <GND>
OTG_A[4] <= <GND>
OTG_A[5] <= <GND>
OTG_A[6] <= <GND>
OTG_A[7] <= <GND>
OTG_A[8] <= <GND>
OTG_A[9] <= <GND>
OTG_A[10] <= <GND>
OTG_A[11] <= <GND>
OTG_A[12] <= <GND>
OTG_A[13] <= <GND>
OTG_A[14] <= <GND>
OTG_A[15] <= <GND>
OTG_A[16] <= <GND>
OTG_A[17] <= <GND>
OTG_CS_n <= <GND>
OTG_D[0] <> <UNC>
OTG_D[1] <> <UNC>
OTG_D[2] <> <UNC>
OTG_D[3] <> <UNC>
OTG_D[4] <> <UNC>
OTG_D[5] <> <UNC>
OTG_D[6] <> <UNC>
OTG_D[7] <> <UNC>
OTG_D[8] <> <UNC>
OTG_D[9] <> <UNC>
OTG_D[10] <> <UNC>
OTG_D[11] <> <UNC>
OTG_D[12] <> <UNC>
OTG_D[13] <> <UNC>
OTG_D[14] <> <UNC>
OTG_D[15] <> <UNC>
OTG_D[16] <> <UNC>
OTG_D[17] <> <UNC>
OTG_D[18] <> <UNC>
OTG_D[19] <> <UNC>
OTG_D[20] <> <UNC>
OTG_D[21] <> <UNC>
OTG_D[22] <> <UNC>
OTG_D[23] <> <UNC>
OTG_D[24] <> <UNC>
OTG_D[25] <> <UNC>
OTG_D[26] <> <UNC>
OTG_D[27] <> <UNC>
OTG_D[28] <> <UNC>
OTG_D[29] <> <UNC>
OTG_D[30] <> <UNC>
OTG_D[31] <> <UNC>
OTG_DC_DACK <= <GND>
OTG_DC_DREQ => ~NO_FANOUT~
OTG_DC_IRQ => ~NO_FANOUT~
OTG_HC_DACK <= <GND>
OTG_HC_DREQ => ~NO_FANOUT~
OTG_HC_IRQ => ~NO_FANOUT~
OTG_OE_n <= <GND>
OTG_RESET_n <= <GND>
OTG_WE_n <= <GND>
AD_SCLK <> <UNC>
AD_SDIO <> <UNC>
ADA_D[0] => ~NO_FANOUT~
ADA_D[1] => ~NO_FANOUT~
ADA_D[2] => ~NO_FANOUT~
ADA_D[3] => ~NO_FANOUT~
ADA_D[4] => ~NO_FANOUT~
ADA_D[5] => ~NO_FANOUT~
ADA_D[6] => ~NO_FANOUT~
ADA_D[7] => ~NO_FANOUT~
ADA_D[8] => ~NO_FANOUT~
ADA_D[9] => ~NO_FANOUT~
ADA_D[10] => ~NO_FANOUT~
ADA_D[11] => ~NO_FANOUT~
ADA_D[12] => ~NO_FANOUT~
ADA_D[13] => ~NO_FANOUT~
ADA_DCO => ~NO_FANOUT~
ADA_OE <= <GND>
ADA_OR => ~NO_FANOUT~
ADA_SPI_CS <= <GND>
ADB_D[0] => ~NO_FANOUT~
ADB_D[1] => ~NO_FANOUT~
ADB_D[2] => ~NO_FANOUT~
ADB_D[3] => ~NO_FANOUT~
ADB_D[4] => ~NO_FANOUT~
ADB_D[5] => ~NO_FANOUT~
ADB_D[6] => ~NO_FANOUT~
ADB_D[7] => ~NO_FANOUT~
ADB_D[8] => ~NO_FANOUT~
ADB_D[9] => ~NO_FANOUT~
ADB_D[10] => ~NO_FANOUT~
ADB_D[11] => ~NO_FANOUT~
ADB_D[12] => ~NO_FANOUT~
ADB_D[13] => ~NO_FANOUT~
ADB_DCO => ~NO_FANOUT~
ADB_OE <= <GND>
ADB_OR => ~NO_FANOUT~
ADB_SPI_CS <= <GND>
AIC_BCLK <> <UNC>
AIC_DIN <= <GND>
AIC_DOUT => ~NO_FANOUT~
AIC_LRCIN <> <UNC>
AIC_LRCOUT <> <UNC>
AIC_SPI_CS <= <GND>
AIC_XCLK <= <GND>
CLKIN1 => ~NO_FANOUT~
CLKOUT0 <= <GND>
DA[0] <= <GND>
DA[1] <= <GND>
DA[2] <= <GND>
DA[3] <= <GND>
DA[4] <= <GND>
DA[5] <= <GND>
DA[6] <= <GND>
DA[7] <= <GND>
DA[8] <= <GND>
DA[9] <= <GND>
DA[10] <= <GND>
DA[11] <= <GND>
DA[12] <= <GND>
DA[13] <= <GND>
DB[0] <= <GND>
DB[1] <= <GND>
DB[2] <= <GND>
DB[3] <= <GND>
DB[4] <= <GND>
DB[5] <= <GND>
DB[6] <= <GND>
DB[7] <= <GND>
DB[8] <= <GND>
DB[9] <= <GND>
DB[10] <= <GND>
DB[11] <= <GND>
DB[12] <= <GND>
DB[13] <= <GND>
FPGA_CLK_A_N <> <UNC>
FPGA_CLK_A_P <> <UNC>
FPGA_CLK_B_N <> <UNC>
FPGA_CLK_B_P <> <UNC>
J1_152 <> <UNC>
XT_IN_N => ~NO_FANOUT~
XT_IN_P => ~NO_FANOUT~
HSMC_SCL <= <GND>
HSMC_SDA <> <UNC>


|simple_test|ext_pll_ctrl:ext_pll_ctrl_Inst
osc_50 => s2p_act[0].CLK
osc_50 => s2p_act[1].CLK
osc_50 => s2p_act_pre.CLK
osc_50 => conf_end.CLK
osc_50 => sclk_mask.CLK
osc_50 => p2s.CLK
osc_50 => sclk.CLK
osc_50 => conf_counter[0].CLK
osc_50 => conf_counter[1].CLK
osc_50 => conf_counter[2].CLK
osc_50 => conf_counter[3].CLK
osc_50 => conf_counter[4].CLK
osc_50 => conf_wr_p2s.CLK
osc_50 => conf_ready~reg0.CLK
osc_50 => slow_counter_d.CLK
osc_50 => slow_counter[0].CLK
osc_50 => slow_counter[1].CLK
osc_50 => slow_counter[2].CLK
osc_50 => slow_counter[3].CLK
osc_50 => slow_counter[4].CLK
osc_50 => slow_counter[5].CLK
osc_50 => slow_counter[6].CLK
osc_50 => slow_counter[7].CLK
osc_50 => conf_rd_d[0].CLK
osc_50 => conf_rd_d[1].CLK
osc_50 => conf_rd_d[2].CLK
osc_50 => conf_wr_d[0].CLK
osc_50 => conf_wr_d[1].CLK
osc_50 => conf_wr_d[2].CLK
rstn => conf_rd_d[0].ACLR
rstn => conf_rd_d[1].ACLR
rstn => conf_rd_d[2].ACLR
rstn => conf_wr_d[0].ACLR
rstn => conf_wr_d[1].ACLR
rstn => conf_wr_d[2].ACLR
rstn => conf_ready~reg0.PRESET
rstn => slow_counter_d.ACLR
rstn => slow_counter[0].ACLR
rstn => slow_counter[1].ACLR
rstn => slow_counter[2].ACLR
rstn => slow_counter[3].ACLR
rstn => slow_counter[4].ACLR
rstn => slow_counter[5].ACLR
rstn => slow_counter[6].ACLR
rstn => slow_counter[7].ACLR
rstn => conf_counter[0].ACLR
rstn => conf_counter[1].ACLR
rstn => conf_counter[2].ACLR
rstn => conf_counter[3].ACLR
rstn => conf_counter[4].ACLR
rstn => s2p_act[0].ACLR
rstn => s2p_act[1].ACLR
rstn => s2p_act_pre.ACLR
rstn => conf_end.ACLR
rstn => sclk_mask.ACLR
rstn => p2s.PRESET
rstn => sclk.PRESET
rstn => conf_wr_p2s.ENA
clk1_set_wr[0] => conf_data[0].DATAB
clk1_set_wr[1] => conf_data[1].DATAB
clk1_set_wr[2] => conf_data[2].DATAB
clk1_set_wr[3] => conf_data[3].DATAB
clk1_set_rd[0] <= s2p[0].DB_MAX_OUTPUT_PORT_TYPE
clk1_set_rd[1] <= s2p[1].DB_MAX_OUTPUT_PORT_TYPE
clk1_set_rd[2] <= s2p[2].DB_MAX_OUTPUT_PORT_TYPE
clk1_set_rd[3] <= s2p[3].DB_MAX_OUTPUT_PORT_TYPE
clk2_set_wr[0] => conf_data[4].DATAB
clk2_set_wr[1] => conf_data[5].DATAB
clk2_set_wr[2] => conf_data[6].DATAB
clk2_set_wr[3] => conf_data[7].DATAB
clk2_set_rd[0] <= s2p[4].DB_MAX_OUTPUT_PORT_TYPE
clk2_set_rd[1] <= s2p[5].DB_MAX_OUTPUT_PORT_TYPE
clk2_set_rd[2] <= s2p[6].DB_MAX_OUTPUT_PORT_TYPE
clk2_set_rd[3] <= s2p[7].DB_MAX_OUTPUT_PORT_TYPE
clk3_set_wr[0] => conf_data[8].DATAB
clk3_set_wr[1] => conf_data[9].DATAB
clk3_set_wr[2] => conf_data[10].DATAB
clk3_set_wr[3] => conf_data[11].DATAB
clk3_set_rd[0] <= s2p[8].DB_MAX_OUTPUT_PORT_TYPE
clk3_set_rd[1] <= s2p[9].DB_MAX_OUTPUT_PORT_TYPE
clk3_set_rd[2] <= s2p[10].DB_MAX_OUTPUT_PORT_TYPE
clk3_set_rd[3] <= s2p[11].DB_MAX_OUTPUT_PORT_TYPE
conf_wr => conf_wr_d[0].DATAIN
conf_rd => conf_rd_d[0].DATAIN
conf_ready <= conf_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
max_sclk <= max_sclk.DB_MAX_OUTPUT_PORT_TYPE
max_sdat <> max_sdat


|simple_test|SevenSegmentDisplayDecoder:comb_61
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


|simple_test|SevenSegmentDisplayDecoder:comb_62
ssOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ssOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ssOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ssOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ssOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ssOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ssOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
nIn[0] => Decoder0.IN3
nIn[1] => Decoder0.IN2
nIn[2] => Decoder0.IN1
nIn[3] => Decoder0.IN0


