MIPS_Implementation
===================
Design datapath for a custom RISC architecture based on MIPS architecture capable of
executing ISA containing 21 instructions, and implement the datapath in Verilog HDL along with a
direct mapped cache with write-back policy.
