// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_20 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_392_p2;
reg   [0:0] icmp_ln86_reg_1361;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1361_pp0_iter1_reg;
wire   [0:0] icmp_ln86_514_fu_398_p2;
reg   [0:0] icmp_ln86_514_reg_1368;
reg   [0:0] icmp_ln86_514_reg_1368_pp0_iter1_reg;
wire   [0:0] icmp_ln86_515_fu_404_p2;
reg   [0:0] icmp_ln86_515_reg_1374;
wire   [0:0] icmp_ln86_516_fu_410_p2;
reg   [0:0] icmp_ln86_516_reg_1380;
wire   [0:0] icmp_ln86_517_fu_416_p2;
reg   [0:0] icmp_ln86_517_reg_1386;
reg   [0:0] icmp_ln86_517_reg_1386_pp0_iter1_reg;
wire   [0:0] icmp_ln86_518_fu_422_p2;
reg   [0:0] icmp_ln86_518_reg_1392;
wire   [0:0] icmp_ln86_519_fu_428_p2;
reg   [0:0] icmp_ln86_519_reg_1398;
reg   [0:0] icmp_ln86_519_reg_1398_pp0_iter1_reg;
reg   [0:0] icmp_ln86_519_reg_1398_pp0_iter2_reg;
reg   [0:0] icmp_ln86_519_reg_1398_pp0_iter3_reg;
reg   [0:0] icmp_ln86_519_reg_1398_pp0_iter4_reg;
wire   [0:0] icmp_ln86_520_fu_434_p2;
reg   [0:0] icmp_ln86_520_reg_1404;
reg   [0:0] icmp_ln86_520_reg_1404_pp0_iter1_reg;
wire   [0:0] icmp_ln86_521_fu_440_p2;
reg   [0:0] icmp_ln86_521_reg_1410;
reg   [0:0] icmp_ln86_521_reg_1410_pp0_iter1_reg;
reg   [0:0] icmp_ln86_521_reg_1410_pp0_iter2_reg;
wire   [0:0] icmp_ln86_522_fu_446_p2;
reg   [0:0] icmp_ln86_522_reg_1416;
reg   [0:0] icmp_ln86_522_reg_1416_pp0_iter1_reg;
reg   [0:0] icmp_ln86_522_reg_1416_pp0_iter2_reg;
wire   [0:0] icmp_ln86_523_fu_452_p2;
reg   [0:0] icmp_ln86_523_reg_1422;
reg   [0:0] icmp_ln86_523_reg_1422_pp0_iter1_reg;
reg   [0:0] icmp_ln86_523_reg_1422_pp0_iter2_reg;
reg   [0:0] icmp_ln86_523_reg_1422_pp0_iter3_reg;
wire   [0:0] icmp_ln86_524_fu_458_p2;
reg   [0:0] icmp_ln86_524_reg_1428;
reg   [0:0] icmp_ln86_524_reg_1428_pp0_iter1_reg;
wire   [0:0] icmp_ln86_525_fu_464_p2;
reg   [0:0] icmp_ln86_525_reg_1435;
wire   [0:0] icmp_ln86_526_fu_470_p2;
reg   [0:0] icmp_ln86_526_reg_1441;
reg   [0:0] icmp_ln86_526_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_526_reg_1441_pp0_iter2_reg;
reg   [0:0] icmp_ln86_526_reg_1441_pp0_iter3_reg;
reg   [0:0] icmp_ln86_526_reg_1441_pp0_iter4_reg;
wire   [0:0] icmp_ln86_527_fu_476_p2;
reg   [0:0] icmp_ln86_527_reg_1447;
reg   [0:0] icmp_ln86_527_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_527_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_527_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_527_reg_1447_pp0_iter4_reg;
reg   [0:0] icmp_ln86_527_reg_1447_pp0_iter5_reg;
reg   [0:0] icmp_ln86_527_reg_1447_pp0_iter6_reg;
wire   [0:0] icmp_ln86_528_fu_482_p2;
reg   [0:0] icmp_ln86_528_reg_1453;
reg   [0:0] icmp_ln86_528_reg_1453_pp0_iter1_reg;
wire   [0:0] icmp_ln86_529_fu_488_p2;
reg   [0:0] icmp_ln86_529_reg_1458;
reg   [0:0] icmp_ln86_529_reg_1458_pp0_iter1_reg;
wire   [0:0] icmp_ln86_530_fu_494_p2;
reg   [0:0] icmp_ln86_530_reg_1463;
reg   [0:0] icmp_ln86_530_reg_1463_pp0_iter1_reg;
wire   [0:0] icmp_ln86_531_fu_500_p2;
reg   [0:0] icmp_ln86_531_reg_1468;
reg   [0:0] icmp_ln86_531_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_531_reg_1468_pp0_iter2_reg;
wire   [0:0] icmp_ln86_532_fu_506_p2;
reg   [0:0] icmp_ln86_532_reg_1473;
reg   [0:0] icmp_ln86_532_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_532_reg_1473_pp0_iter2_reg;
wire   [0:0] icmp_ln86_533_fu_512_p2;
reg   [0:0] icmp_ln86_533_reg_1478;
reg   [0:0] icmp_ln86_533_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_533_reg_1478_pp0_iter2_reg;
wire   [0:0] icmp_ln86_534_fu_518_p2;
reg   [0:0] icmp_ln86_534_reg_1483;
reg   [0:0] icmp_ln86_534_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_534_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_534_reg_1483_pp0_iter3_reg;
wire   [0:0] icmp_ln86_535_fu_524_p2;
reg   [0:0] icmp_ln86_535_reg_1488;
reg   [0:0] icmp_ln86_535_reg_1488_pp0_iter1_reg;
reg   [0:0] icmp_ln86_535_reg_1488_pp0_iter2_reg;
reg   [0:0] icmp_ln86_535_reg_1488_pp0_iter3_reg;
wire   [0:0] icmp_ln86_536_fu_530_p2;
reg   [0:0] icmp_ln86_536_reg_1493;
reg   [0:0] icmp_ln86_536_reg_1493_pp0_iter1_reg;
reg   [0:0] icmp_ln86_536_reg_1493_pp0_iter2_reg;
reg   [0:0] icmp_ln86_536_reg_1493_pp0_iter3_reg;
wire   [0:0] icmp_ln86_537_fu_536_p2;
reg   [0:0] icmp_ln86_537_reg_1498;
reg   [0:0] icmp_ln86_537_reg_1498_pp0_iter1_reg;
reg   [0:0] icmp_ln86_537_reg_1498_pp0_iter2_reg;
reg   [0:0] icmp_ln86_537_reg_1498_pp0_iter3_reg;
reg   [0:0] icmp_ln86_537_reg_1498_pp0_iter4_reg;
wire   [0:0] icmp_ln86_538_fu_542_p2;
reg   [0:0] icmp_ln86_538_reg_1503;
reg   [0:0] icmp_ln86_538_reg_1503_pp0_iter1_reg;
reg   [0:0] icmp_ln86_538_reg_1503_pp0_iter2_reg;
reg   [0:0] icmp_ln86_538_reg_1503_pp0_iter3_reg;
reg   [0:0] icmp_ln86_538_reg_1503_pp0_iter4_reg;
wire   [0:0] icmp_ln86_539_fu_548_p2;
reg   [0:0] icmp_ln86_539_reg_1508;
reg   [0:0] icmp_ln86_539_reg_1508_pp0_iter1_reg;
reg   [0:0] icmp_ln86_539_reg_1508_pp0_iter2_reg;
reg   [0:0] icmp_ln86_539_reg_1508_pp0_iter3_reg;
reg   [0:0] icmp_ln86_539_reg_1508_pp0_iter4_reg;
wire   [0:0] icmp_ln86_540_fu_554_p2;
reg   [0:0] icmp_ln86_540_reg_1513;
reg   [0:0] icmp_ln86_540_reg_1513_pp0_iter1_reg;
reg   [0:0] icmp_ln86_540_reg_1513_pp0_iter2_reg;
reg   [0:0] icmp_ln86_540_reg_1513_pp0_iter3_reg;
reg   [0:0] icmp_ln86_540_reg_1513_pp0_iter4_reg;
reg   [0:0] icmp_ln86_540_reg_1513_pp0_iter5_reg;
wire   [0:0] icmp_ln86_541_fu_560_p2;
reg   [0:0] icmp_ln86_541_reg_1518;
reg   [0:0] icmp_ln86_541_reg_1518_pp0_iter1_reg;
reg   [0:0] icmp_ln86_541_reg_1518_pp0_iter2_reg;
reg   [0:0] icmp_ln86_541_reg_1518_pp0_iter3_reg;
reg   [0:0] icmp_ln86_541_reg_1518_pp0_iter4_reg;
reg   [0:0] icmp_ln86_541_reg_1518_pp0_iter5_reg;
reg   [0:0] icmp_ln86_541_reg_1518_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_566_p2;
reg   [0:0] xor_ln104_reg_1523;
wire   [0:0] and_ln102_fu_572_p2;
reg   [0:0] and_ln102_reg_1529;
wire   [0:0] and_ln104_101_fu_585_p2;
reg   [0:0] and_ln104_101_reg_1534;
reg   [0:0] and_ln104_101_reg_1534_pp0_iter2_reg;
reg   [0:0] and_ln104_101_reg_1534_pp0_iter3_reg;
reg   [0:0] and_ln104_101_reg_1534_pp0_iter4_reg;
reg   [0:0] and_ln104_101_reg_1534_pp0_iter5_reg;
reg   [0:0] and_ln104_101_reg_1534_pp0_iter6_reg;
reg   [0:0] and_ln104_101_reg_1534_pp0_iter7_reg;
wire   [0:0] and_ln102_495_fu_590_p2;
reg   [0:0] and_ln102_495_reg_1541;
wire   [0:0] and_ln104_102_fu_600_p2;
reg   [0:0] and_ln104_102_reg_1547;
reg   [0:0] and_ln104_102_reg_1547_pp0_iter2_reg;
wire   [0:0] and_ln102_497_fu_606_p2;
reg   [0:0] and_ln102_497_reg_1553;
wire   [0:0] and_ln102_499_fu_622_p2;
reg   [0:0] and_ln102_499_reg_1559;
wire   [0:0] and_ln102_504_fu_638_p2;
reg   [0:0] and_ln102_504_reg_1565;
reg   [0:0] and_ln102_504_reg_1565_pp0_iter2_reg;
reg   [0:0] and_ln102_504_reg_1565_pp0_iter3_reg;
reg   [0:0] and_ln102_504_reg_1565_pp0_iter4_reg;
wire   [0:0] or_ln117_fu_654_p2;
reg   [0:0] or_ln117_reg_1571;
wire   [0:0] and_ln102_496_fu_670_p2;
reg   [0:0] and_ln102_496_reg_1581;
wire   [0:0] and_ln104_103_fu_680_p2;
reg   [0:0] and_ln104_103_reg_1587;
reg   [0:0] and_ln104_103_reg_1587_pp0_iter3_reg;
wire   [0:0] and_ln102_501_fu_695_p2;
reg   [0:0] and_ln102_501_reg_1593;
wire   [0:0] and_ln102_503_fu_700_p2;
reg   [0:0] and_ln102_503_reg_1599;
reg   [0:0] and_ln102_503_reg_1599_pp0_iter3_reg;
wire   [0:0] or_ln117_483_fu_805_p2;
reg   [0:0] or_ln117_483_reg_1605;
wire   [3:0] select_ln117_505_fu_823_p3;
reg   [3:0] select_ln117_505_reg_1610;
wire   [0:0] or_ln117_485_fu_831_p2;
reg   [0:0] or_ln117_485_reg_1615;
wire   [0:0] or_ln117_493_fu_835_p2;
reg   [0:0] or_ln117_493_reg_1623;
reg   [0:0] or_ln117_493_reg_1623_pp0_iter3_reg;
wire   [0:0] and_ln102_502_fu_849_p2;
reg   [0:0] and_ln102_502_reg_1630;
wire   [0:0] or_ln117_489_fu_927_p2;
reg   [0:0] or_ln117_489_reg_1635;
wire   [3:0] select_ln117_511_fu_939_p3;
reg   [3:0] select_ln117_511_reg_1640;
wire   [0:0] or_ln117_491_fu_947_p2;
reg   [0:0] or_ln117_491_reg_1645;
wire   [0:0] and_ln102_498_fu_953_p2;
reg   [0:0] and_ln102_498_reg_1651;
wire   [0:0] and_ln102_505_fu_962_p2;
reg   [0:0] and_ln102_505_reg_1657;
wire   [0:0] or_ln117_495_fu_1033_p2;
reg   [0:0] or_ln117_495_reg_1663;
wire   [4:0] select_ln117_517_fu_1045_p3;
reg   [4:0] select_ln117_517_reg_1668;
wire   [0:0] or_ln117_497_fu_1053_p2;
reg   [0:0] or_ln117_497_reg_1673;
reg   [0:0] or_ln117_497_reg_1673_pp0_iter5_reg;
reg   [0:0] or_ln117_497_reg_1673_pp0_iter6_reg;
reg   [0:0] or_ln117_497_reg_1673_pp0_iter7_reg;
wire   [0:0] and_ln104_105_fu_1063_p2;
reg   [0:0] and_ln104_105_reg_1682;
reg   [0:0] and_ln104_105_reg_1682_pp0_iter6_reg;
wire   [0:0] or_ln117_501_fu_1141_p2;
reg   [0:0] or_ln117_501_reg_1688;
wire   [4:0] select_ln117_523_fu_1153_p3;
reg   [4:0] select_ln117_523_reg_1694;
wire   [0:0] or_ln117_503_fu_1175_p2;
reg   [0:0] or_ln117_503_reg_1699;
wire   [4:0] select_ln117_525_fu_1187_p3;
reg   [4:0] select_ln117_525_reg_1704;
wire   [11:0] tmp_fu_1222_p63;
reg   [11:0] tmp_reg_1709;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_249_fu_580_p2;
wire   [0:0] xor_ln104_250_fu_595_p2;
wire   [0:0] and_ln102_494_fu_576_p2;
wire   [0:0] xor_ln104_252_fu_611_p2;
wire   [0:0] xor_ln104_258_fu_627_p2;
wire   [0:0] and_ln104_104_fu_616_p2;
wire   [0:0] xor_ln104_259_fu_643_p2;
wire   [0:0] and_ln104_106_fu_632_p2;
wire   [0:0] and_ln104_107_fu_648_p2;
wire   [0:0] xor_ln104_248_fu_660_p2;
wire   [0:0] and_ln104_fu_665_p2;
wire   [0:0] xor_ln104_251_fu_675_p2;
wire   [0:0] xor_ln104_254_fu_686_p2;
wire   [0:0] and_ln102_521_fu_708_p2;
wire   [0:0] and_ln102_500_fu_691_p2;
wire   [0:0] xor_ln117_fu_723_p2;
wire   [0:0] or_ln117_506_fu_728_p2;
wire   [0:0] and_ln102_507_fu_704_p2;
wire   [1:0] zext_ln117_fu_733_p1;
wire   [0:0] or_ln117_478_fu_737_p2;
wire   [1:0] select_ln117_fu_742_p3;
wire   [1:0] select_ln117_500_fu_753_p3;
wire   [0:0] or_ln117_479_fu_749_p2;
wire   [0:0] and_ln102_508_fu_713_p2;
wire   [2:0] zext_ln117_57_fu_761_p1;
wire   [0:0] or_ln117_480_fu_765_p2;
wire   [2:0] select_ln117_501_fu_771_p3;
wire   [0:0] or_ln117_481_fu_779_p2;
wire   [0:0] and_ln102_509_fu_718_p2;
wire   [2:0] select_ln117_502_fu_783_p3;
wire   [0:0] or_ln117_482_fu_791_p2;
wire   [2:0] select_ln117_503_fu_797_p3;
wire   [2:0] select_ln117_504_fu_811_p3;
wire   [3:0] zext_ln117_58_fu_819_p1;
wire   [0:0] xor_ln104_255_fu_839_p2;
wire   [0:0] and_ln102_522_fu_853_p2;
wire   [0:0] xor_ln104_256_fu_844_p2;
wire   [0:0] and_ln102_523_fu_867_p2;
wire   [0:0] and_ln102_510_fu_858_p2;
wire   [0:0] or_ln117_484_fu_877_p2;
wire   [0:0] and_ln102_511_fu_863_p2;
wire   [3:0] select_ln117_506_fu_882_p3;
wire   [0:0] or_ln117_486_fu_889_p2;
wire   [3:0] select_ln117_507_fu_894_p3;
wire   [0:0] or_ln117_487_fu_901_p2;
wire   [0:0] and_ln102_512_fu_872_p2;
wire   [3:0] select_ln117_508_fu_905_p3;
wire   [0:0] or_ln117_488_fu_913_p2;
wire   [3:0] select_ln117_509_fu_919_p3;
wire   [3:0] select_ln117_510_fu_931_p3;
wire   [0:0] xor_ln104_257_fu_957_p2;
wire   [0:0] and_ln102_524_fu_971_p2;
wire   [0:0] and_ln102_513_fu_967_p2;
wire   [0:0] or_ln117_490_fu_985_p2;
wire   [3:0] select_ln117_512_fu_990_p3;
wire   [0:0] and_ln102_514_fu_976_p2;
wire   [4:0] zext_ln117_59_fu_997_p1;
wire   [0:0] or_ln117_492_fu_1001_p2;
wire   [4:0] select_ln117_513_fu_1006_p3;
wire   [0:0] and_ln102_515_fu_981_p2;
wire   [4:0] select_ln117_514_fu_1013_p3;
wire   [0:0] or_ln117_494_fu_1021_p2;
wire   [4:0] select_ln117_515_fu_1026_p3;
wire   [4:0] select_ln117_516_fu_1037_p3;
wire   [0:0] xor_ln104_253_fu_1058_p2;
wire   [0:0] xor_ln104_260_fu_1068_p2;
wire   [0:0] and_ln102_525_fu_1081_p2;
wire   [0:0] and_ln102_516_fu_1073_p2;
wire   [0:0] or_ln117_496_fu_1091_p2;
wire   [0:0] and_ln102_517_fu_1077_p2;
wire   [4:0] select_ln117_518_fu_1096_p3;
wire   [0:0] or_ln117_498_fu_1103_p2;
wire   [4:0] select_ln117_519_fu_1108_p3;
wire   [0:0] or_ln117_499_fu_1115_p2;
wire   [0:0] and_ln102_518_fu_1086_p2;
wire   [4:0] select_ln117_520_fu_1119_p3;
wire   [0:0] or_ln117_500_fu_1127_p2;
wire   [4:0] select_ln117_521_fu_1133_p3;
wire   [4:0] select_ln117_522_fu_1145_p3;
wire   [0:0] and_ln102_506_fu_1161_p2;
wire   [0:0] and_ln102_519_fu_1165_p2;
wire   [0:0] or_ln117_502_fu_1170_p2;
wire   [4:0] select_ln117_524_fu_1180_p3;
wire   [0:0] xor_ln104_261_fu_1195_p2;
wire   [0:0] and_ln102_526_fu_1200_p2;
wire   [0:0] and_ln102_520_fu_1205_p2;
wire   [0:0] or_ln117_504_fu_1210_p2;
wire   [11:0] tmp_fu_1222_p61;
wire   [4:0] tmp_fu_1222_p62;
wire   [0:0] or_ln117_505_fu_1350_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
wire   [4:0] tmp_fu_1222_p1;
wire   [4:0] tmp_fu_1222_p3;
wire   [4:0] tmp_fu_1222_p5;
wire   [4:0] tmp_fu_1222_p7;
wire   [4:0] tmp_fu_1222_p9;
wire   [4:0] tmp_fu_1222_p11;
wire   [4:0] tmp_fu_1222_p13;
wire   [4:0] tmp_fu_1222_p15;
wire   [4:0] tmp_fu_1222_p17;
wire   [4:0] tmp_fu_1222_p19;
wire   [4:0] tmp_fu_1222_p21;
wire   [4:0] tmp_fu_1222_p23;
wire   [4:0] tmp_fu_1222_p25;
wire   [4:0] tmp_fu_1222_p27;
wire   [4:0] tmp_fu_1222_p29;
wire   [4:0] tmp_fu_1222_p31;
wire  signed [4:0] tmp_fu_1222_p33;
wire  signed [4:0] tmp_fu_1222_p35;
wire  signed [4:0] tmp_fu_1222_p37;
wire  signed [4:0] tmp_fu_1222_p39;
wire  signed [4:0] tmp_fu_1222_p41;
wire  signed [4:0] tmp_fu_1222_p43;
wire  signed [4:0] tmp_fu_1222_p45;
wire  signed [4:0] tmp_fu_1222_p47;
wire  signed [4:0] tmp_fu_1222_p49;
wire  signed [4:0] tmp_fu_1222_p51;
wire  signed [4:0] tmp_fu_1222_p53;
wire  signed [4:0] tmp_fu_1222_p55;
wire  signed [4:0] tmp_fu_1222_p57;
wire  signed [4:0] tmp_fu_1222_p59;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_61_5_12_1_1_x0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_61_5_12_1_1_x0_U1859(
    .din0(12'd1410),
    .din1(12'd3167),
    .din2(12'd4050),
    .din3(12'd3879),
    .din4(12'd4088),
    .din5(12'd108),
    .din6(12'd13),
    .din7(12'd3340),
    .din8(12'd195),
    .din9(12'd20),
    .din10(12'd712),
    .din11(12'd4009),
    .din12(12'd184),
    .din13(12'd3847),
    .din14(12'd7),
    .din15(12'd242),
    .din16(12'd3540),
    .din17(12'd4057),
    .din18(12'd618),
    .din19(12'd96),
    .din20(12'd3901),
    .din21(12'd646),
    .din22(12'd3632),
    .din23(12'd439),
    .din24(12'd3138),
    .din25(12'd178),
    .din26(12'd61),
    .din27(12'd2632),
    .din28(12'd223),
    .din29(12'd3861),
    .def(tmp_fu_1222_p61),
    .sel(tmp_fu_1222_p62),
    .dout(tmp_fu_1222_p63)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_495_reg_1541 <= and_ln102_495_fu_590_p2;
        and_ln102_496_reg_1581 <= and_ln102_496_fu_670_p2;
        and_ln102_497_reg_1553 <= and_ln102_497_fu_606_p2;
        and_ln102_498_reg_1651 <= and_ln102_498_fu_953_p2;
        and_ln102_499_reg_1559 <= and_ln102_499_fu_622_p2;
        and_ln102_501_reg_1593 <= and_ln102_501_fu_695_p2;
        and_ln102_502_reg_1630 <= and_ln102_502_fu_849_p2;
        and_ln102_503_reg_1599 <= and_ln102_503_fu_700_p2;
        and_ln102_503_reg_1599_pp0_iter3_reg <= and_ln102_503_reg_1599;
        and_ln102_504_reg_1565 <= and_ln102_504_fu_638_p2;
        and_ln102_504_reg_1565_pp0_iter2_reg <= and_ln102_504_reg_1565;
        and_ln102_504_reg_1565_pp0_iter3_reg <= and_ln102_504_reg_1565_pp0_iter2_reg;
        and_ln102_504_reg_1565_pp0_iter4_reg <= and_ln102_504_reg_1565_pp0_iter3_reg;
        and_ln102_505_reg_1657 <= and_ln102_505_fu_962_p2;
        and_ln102_reg_1529 <= and_ln102_fu_572_p2;
        and_ln104_101_reg_1534 <= and_ln104_101_fu_585_p2;
        and_ln104_101_reg_1534_pp0_iter2_reg <= and_ln104_101_reg_1534;
        and_ln104_101_reg_1534_pp0_iter3_reg <= and_ln104_101_reg_1534_pp0_iter2_reg;
        and_ln104_101_reg_1534_pp0_iter4_reg <= and_ln104_101_reg_1534_pp0_iter3_reg;
        and_ln104_101_reg_1534_pp0_iter5_reg <= and_ln104_101_reg_1534_pp0_iter4_reg;
        and_ln104_101_reg_1534_pp0_iter6_reg <= and_ln104_101_reg_1534_pp0_iter5_reg;
        and_ln104_101_reg_1534_pp0_iter7_reg <= and_ln104_101_reg_1534_pp0_iter6_reg;
        and_ln104_102_reg_1547 <= and_ln104_102_fu_600_p2;
        and_ln104_102_reg_1547_pp0_iter2_reg <= and_ln104_102_reg_1547;
        and_ln104_103_reg_1587 <= and_ln104_103_fu_680_p2;
        and_ln104_103_reg_1587_pp0_iter3_reg <= and_ln104_103_reg_1587;
        and_ln104_105_reg_1682 <= and_ln104_105_fu_1063_p2;
        and_ln104_105_reg_1682_pp0_iter6_reg <= and_ln104_105_reg_1682;
        icmp_ln86_514_reg_1368 <= icmp_ln86_514_fu_398_p2;
        icmp_ln86_514_reg_1368_pp0_iter1_reg <= icmp_ln86_514_reg_1368;
        icmp_ln86_515_reg_1374 <= icmp_ln86_515_fu_404_p2;
        icmp_ln86_516_reg_1380 <= icmp_ln86_516_fu_410_p2;
        icmp_ln86_517_reg_1386 <= icmp_ln86_517_fu_416_p2;
        icmp_ln86_517_reg_1386_pp0_iter1_reg <= icmp_ln86_517_reg_1386;
        icmp_ln86_518_reg_1392 <= icmp_ln86_518_fu_422_p2;
        icmp_ln86_519_reg_1398 <= icmp_ln86_519_fu_428_p2;
        icmp_ln86_519_reg_1398_pp0_iter1_reg <= icmp_ln86_519_reg_1398;
        icmp_ln86_519_reg_1398_pp0_iter2_reg <= icmp_ln86_519_reg_1398_pp0_iter1_reg;
        icmp_ln86_519_reg_1398_pp0_iter3_reg <= icmp_ln86_519_reg_1398_pp0_iter2_reg;
        icmp_ln86_519_reg_1398_pp0_iter4_reg <= icmp_ln86_519_reg_1398_pp0_iter3_reg;
        icmp_ln86_520_reg_1404 <= icmp_ln86_520_fu_434_p2;
        icmp_ln86_520_reg_1404_pp0_iter1_reg <= icmp_ln86_520_reg_1404;
        icmp_ln86_521_reg_1410 <= icmp_ln86_521_fu_440_p2;
        icmp_ln86_521_reg_1410_pp0_iter1_reg <= icmp_ln86_521_reg_1410;
        icmp_ln86_521_reg_1410_pp0_iter2_reg <= icmp_ln86_521_reg_1410_pp0_iter1_reg;
        icmp_ln86_522_reg_1416 <= icmp_ln86_522_fu_446_p2;
        icmp_ln86_522_reg_1416_pp0_iter1_reg <= icmp_ln86_522_reg_1416;
        icmp_ln86_522_reg_1416_pp0_iter2_reg <= icmp_ln86_522_reg_1416_pp0_iter1_reg;
        icmp_ln86_523_reg_1422 <= icmp_ln86_523_fu_452_p2;
        icmp_ln86_523_reg_1422_pp0_iter1_reg <= icmp_ln86_523_reg_1422;
        icmp_ln86_523_reg_1422_pp0_iter2_reg <= icmp_ln86_523_reg_1422_pp0_iter1_reg;
        icmp_ln86_523_reg_1422_pp0_iter3_reg <= icmp_ln86_523_reg_1422_pp0_iter2_reg;
        icmp_ln86_524_reg_1428 <= icmp_ln86_524_fu_458_p2;
        icmp_ln86_524_reg_1428_pp0_iter1_reg <= icmp_ln86_524_reg_1428;
        icmp_ln86_525_reg_1435 <= icmp_ln86_525_fu_464_p2;
        icmp_ln86_526_reg_1441 <= icmp_ln86_526_fu_470_p2;
        icmp_ln86_526_reg_1441_pp0_iter1_reg <= icmp_ln86_526_reg_1441;
        icmp_ln86_526_reg_1441_pp0_iter2_reg <= icmp_ln86_526_reg_1441_pp0_iter1_reg;
        icmp_ln86_526_reg_1441_pp0_iter3_reg <= icmp_ln86_526_reg_1441_pp0_iter2_reg;
        icmp_ln86_526_reg_1441_pp0_iter4_reg <= icmp_ln86_526_reg_1441_pp0_iter3_reg;
        icmp_ln86_527_reg_1447 <= icmp_ln86_527_fu_476_p2;
        icmp_ln86_527_reg_1447_pp0_iter1_reg <= icmp_ln86_527_reg_1447;
        icmp_ln86_527_reg_1447_pp0_iter2_reg <= icmp_ln86_527_reg_1447_pp0_iter1_reg;
        icmp_ln86_527_reg_1447_pp0_iter3_reg <= icmp_ln86_527_reg_1447_pp0_iter2_reg;
        icmp_ln86_527_reg_1447_pp0_iter4_reg <= icmp_ln86_527_reg_1447_pp0_iter3_reg;
        icmp_ln86_527_reg_1447_pp0_iter5_reg <= icmp_ln86_527_reg_1447_pp0_iter4_reg;
        icmp_ln86_527_reg_1447_pp0_iter6_reg <= icmp_ln86_527_reg_1447_pp0_iter5_reg;
        icmp_ln86_528_reg_1453 <= icmp_ln86_528_fu_482_p2;
        icmp_ln86_528_reg_1453_pp0_iter1_reg <= icmp_ln86_528_reg_1453;
        icmp_ln86_529_reg_1458 <= icmp_ln86_529_fu_488_p2;
        icmp_ln86_529_reg_1458_pp0_iter1_reg <= icmp_ln86_529_reg_1458;
        icmp_ln86_530_reg_1463 <= icmp_ln86_530_fu_494_p2;
        icmp_ln86_530_reg_1463_pp0_iter1_reg <= icmp_ln86_530_reg_1463;
        icmp_ln86_531_reg_1468 <= icmp_ln86_531_fu_500_p2;
        icmp_ln86_531_reg_1468_pp0_iter1_reg <= icmp_ln86_531_reg_1468;
        icmp_ln86_531_reg_1468_pp0_iter2_reg <= icmp_ln86_531_reg_1468_pp0_iter1_reg;
        icmp_ln86_532_reg_1473 <= icmp_ln86_532_fu_506_p2;
        icmp_ln86_532_reg_1473_pp0_iter1_reg <= icmp_ln86_532_reg_1473;
        icmp_ln86_532_reg_1473_pp0_iter2_reg <= icmp_ln86_532_reg_1473_pp0_iter1_reg;
        icmp_ln86_533_reg_1478 <= icmp_ln86_533_fu_512_p2;
        icmp_ln86_533_reg_1478_pp0_iter1_reg <= icmp_ln86_533_reg_1478;
        icmp_ln86_533_reg_1478_pp0_iter2_reg <= icmp_ln86_533_reg_1478_pp0_iter1_reg;
        icmp_ln86_534_reg_1483 <= icmp_ln86_534_fu_518_p2;
        icmp_ln86_534_reg_1483_pp0_iter1_reg <= icmp_ln86_534_reg_1483;
        icmp_ln86_534_reg_1483_pp0_iter2_reg <= icmp_ln86_534_reg_1483_pp0_iter1_reg;
        icmp_ln86_534_reg_1483_pp0_iter3_reg <= icmp_ln86_534_reg_1483_pp0_iter2_reg;
        icmp_ln86_535_reg_1488 <= icmp_ln86_535_fu_524_p2;
        icmp_ln86_535_reg_1488_pp0_iter1_reg <= icmp_ln86_535_reg_1488;
        icmp_ln86_535_reg_1488_pp0_iter2_reg <= icmp_ln86_535_reg_1488_pp0_iter1_reg;
        icmp_ln86_535_reg_1488_pp0_iter3_reg <= icmp_ln86_535_reg_1488_pp0_iter2_reg;
        icmp_ln86_536_reg_1493 <= icmp_ln86_536_fu_530_p2;
        icmp_ln86_536_reg_1493_pp0_iter1_reg <= icmp_ln86_536_reg_1493;
        icmp_ln86_536_reg_1493_pp0_iter2_reg <= icmp_ln86_536_reg_1493_pp0_iter1_reg;
        icmp_ln86_536_reg_1493_pp0_iter3_reg <= icmp_ln86_536_reg_1493_pp0_iter2_reg;
        icmp_ln86_537_reg_1498 <= icmp_ln86_537_fu_536_p2;
        icmp_ln86_537_reg_1498_pp0_iter1_reg <= icmp_ln86_537_reg_1498;
        icmp_ln86_537_reg_1498_pp0_iter2_reg <= icmp_ln86_537_reg_1498_pp0_iter1_reg;
        icmp_ln86_537_reg_1498_pp0_iter3_reg <= icmp_ln86_537_reg_1498_pp0_iter2_reg;
        icmp_ln86_537_reg_1498_pp0_iter4_reg <= icmp_ln86_537_reg_1498_pp0_iter3_reg;
        icmp_ln86_538_reg_1503 <= icmp_ln86_538_fu_542_p2;
        icmp_ln86_538_reg_1503_pp0_iter1_reg <= icmp_ln86_538_reg_1503;
        icmp_ln86_538_reg_1503_pp0_iter2_reg <= icmp_ln86_538_reg_1503_pp0_iter1_reg;
        icmp_ln86_538_reg_1503_pp0_iter3_reg <= icmp_ln86_538_reg_1503_pp0_iter2_reg;
        icmp_ln86_538_reg_1503_pp0_iter4_reg <= icmp_ln86_538_reg_1503_pp0_iter3_reg;
        icmp_ln86_539_reg_1508 <= icmp_ln86_539_fu_548_p2;
        icmp_ln86_539_reg_1508_pp0_iter1_reg <= icmp_ln86_539_reg_1508;
        icmp_ln86_539_reg_1508_pp0_iter2_reg <= icmp_ln86_539_reg_1508_pp0_iter1_reg;
        icmp_ln86_539_reg_1508_pp0_iter3_reg <= icmp_ln86_539_reg_1508_pp0_iter2_reg;
        icmp_ln86_539_reg_1508_pp0_iter4_reg <= icmp_ln86_539_reg_1508_pp0_iter3_reg;
        icmp_ln86_540_reg_1513 <= icmp_ln86_540_fu_554_p2;
        icmp_ln86_540_reg_1513_pp0_iter1_reg <= icmp_ln86_540_reg_1513;
        icmp_ln86_540_reg_1513_pp0_iter2_reg <= icmp_ln86_540_reg_1513_pp0_iter1_reg;
        icmp_ln86_540_reg_1513_pp0_iter3_reg <= icmp_ln86_540_reg_1513_pp0_iter2_reg;
        icmp_ln86_540_reg_1513_pp0_iter4_reg <= icmp_ln86_540_reg_1513_pp0_iter3_reg;
        icmp_ln86_540_reg_1513_pp0_iter5_reg <= icmp_ln86_540_reg_1513_pp0_iter4_reg;
        icmp_ln86_541_reg_1518 <= icmp_ln86_541_fu_560_p2;
        icmp_ln86_541_reg_1518_pp0_iter1_reg <= icmp_ln86_541_reg_1518;
        icmp_ln86_541_reg_1518_pp0_iter2_reg <= icmp_ln86_541_reg_1518_pp0_iter1_reg;
        icmp_ln86_541_reg_1518_pp0_iter3_reg <= icmp_ln86_541_reg_1518_pp0_iter2_reg;
        icmp_ln86_541_reg_1518_pp0_iter4_reg <= icmp_ln86_541_reg_1518_pp0_iter3_reg;
        icmp_ln86_541_reg_1518_pp0_iter5_reg <= icmp_ln86_541_reg_1518_pp0_iter4_reg;
        icmp_ln86_541_reg_1518_pp0_iter6_reg <= icmp_ln86_541_reg_1518_pp0_iter5_reg;
        icmp_ln86_reg_1361 <= icmp_ln86_fu_392_p2;
        icmp_ln86_reg_1361_pp0_iter1_reg <= icmp_ln86_reg_1361;
        or_ln117_483_reg_1605 <= or_ln117_483_fu_805_p2;
        or_ln117_485_reg_1615 <= or_ln117_485_fu_831_p2;
        or_ln117_489_reg_1635 <= or_ln117_489_fu_927_p2;
        or_ln117_491_reg_1645 <= or_ln117_491_fu_947_p2;
        or_ln117_493_reg_1623 <= or_ln117_493_fu_835_p2;
        or_ln117_493_reg_1623_pp0_iter3_reg <= or_ln117_493_reg_1623;
        or_ln117_495_reg_1663 <= or_ln117_495_fu_1033_p2;
        or_ln117_497_reg_1673 <= or_ln117_497_fu_1053_p2;
        or_ln117_497_reg_1673_pp0_iter5_reg <= or_ln117_497_reg_1673;
        or_ln117_497_reg_1673_pp0_iter6_reg <= or_ln117_497_reg_1673_pp0_iter5_reg;
        or_ln117_497_reg_1673_pp0_iter7_reg <= or_ln117_497_reg_1673_pp0_iter6_reg;
        or_ln117_501_reg_1688 <= or_ln117_501_fu_1141_p2;
        or_ln117_503_reg_1699 <= or_ln117_503_fu_1175_p2;
        or_ln117_reg_1571 <= or_ln117_fu_654_p2;
        select_ln117_505_reg_1610 <= select_ln117_505_fu_823_p3;
        select_ln117_511_reg_1640 <= select_ln117_511_fu_939_p3;
        select_ln117_517_reg_1668 <= select_ln117_517_fu_1045_p3;
        select_ln117_523_reg_1694 <= select_ln117_523_fu_1153_p3;
        select_ln117_525_reg_1704 <= select_ln117_525_fu_1187_p3;
        tmp_reg_1709 <= tmp_fu_1222_p63;
        xor_ln104_reg_1523 <= xor_ln104_fu_566_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_494_fu_576_p2 = (xor_ln104_reg_1523 & icmp_ln86_515_reg_1374);

assign and_ln102_495_fu_590_p2 = (icmp_ln86_516_reg_1380 & and_ln102_fu_572_p2);

assign and_ln102_496_fu_670_p2 = (icmp_ln86_517_reg_1386_pp0_iter1_reg & and_ln104_fu_665_p2);

assign and_ln102_497_fu_606_p2 = (icmp_ln86_518_reg_1392 & and_ln102_494_fu_576_p2);

assign and_ln102_498_fu_953_p2 = (icmp_ln86_519_reg_1398_pp0_iter3_reg & and_ln104_101_reg_1534_pp0_iter3_reg);

assign and_ln102_499_fu_622_p2 = (icmp_ln86_520_reg_1404 & and_ln102_495_fu_590_p2);

assign and_ln102_500_fu_691_p2 = (icmp_ln86_521_reg_1410_pp0_iter1_reg & and_ln104_102_reg_1547);

assign and_ln102_501_fu_695_p2 = (icmp_ln86_522_reg_1416_pp0_iter1_reg & and_ln102_496_fu_670_p2);

assign and_ln102_502_fu_849_p2 = (icmp_ln86_523_reg_1422_pp0_iter2_reg & and_ln104_103_reg_1587);

assign and_ln102_503_fu_700_p2 = (icmp_ln86_524_reg_1428_pp0_iter1_reg & and_ln102_497_reg_1553);

assign and_ln102_504_fu_638_p2 = (icmp_ln86_525_reg_1435 & and_ln104_104_fu_616_p2);

assign and_ln102_505_fu_962_p2 = (icmp_ln86_526_reg_1441_pp0_iter3_reg & and_ln102_498_fu_953_p2);

assign and_ln102_506_fu_1161_p2 = (icmp_ln86_527_reg_1447_pp0_iter5_reg & and_ln104_105_reg_1682);

assign and_ln102_507_fu_704_p2 = (icmp_ln86_528_reg_1453_pp0_iter1_reg & and_ln102_499_reg_1559);

assign and_ln102_508_fu_713_p2 = (and_ln102_521_fu_708_p2 & and_ln102_495_reg_1541);

assign and_ln102_509_fu_718_p2 = (icmp_ln86_530_reg_1463_pp0_iter1_reg & and_ln102_500_fu_691_p2);

assign and_ln102_510_fu_858_p2 = (and_ln104_102_reg_1547_pp0_iter2_reg & and_ln102_522_fu_853_p2);

assign and_ln102_511_fu_863_p2 = (icmp_ln86_532_reg_1473_pp0_iter2_reg & and_ln102_501_reg_1593);

assign and_ln102_512_fu_872_p2 = (and_ln102_523_fu_867_p2 & and_ln102_496_reg_1581);

assign and_ln102_513_fu_967_p2 = (icmp_ln86_534_reg_1483_pp0_iter3_reg & and_ln102_502_reg_1630);

assign and_ln102_514_fu_976_p2 = (and_ln104_103_reg_1587_pp0_iter3_reg & and_ln102_524_fu_971_p2);

assign and_ln102_515_fu_981_p2 = (icmp_ln86_536_reg_1493_pp0_iter3_reg & and_ln102_503_reg_1599_pp0_iter3_reg);

assign and_ln102_516_fu_1073_p2 = (icmp_ln86_537_reg_1498_pp0_iter4_reg & and_ln102_504_reg_1565_pp0_iter4_reg);

assign and_ln102_517_fu_1077_p2 = (icmp_ln86_538_reg_1503_pp0_iter4_reg & and_ln102_505_reg_1657);

assign and_ln102_518_fu_1086_p2 = (and_ln102_525_fu_1081_p2 & and_ln102_498_reg_1651);

assign and_ln102_519_fu_1165_p2 = (icmp_ln86_540_reg_1513_pp0_iter5_reg & and_ln102_506_fu_1161_p2);

assign and_ln102_520_fu_1205_p2 = (and_ln104_105_reg_1682_pp0_iter6_reg & and_ln102_526_fu_1200_p2);

assign and_ln102_521_fu_708_p2 = (xor_ln104_254_fu_686_p2 & icmp_ln86_529_reg_1458_pp0_iter1_reg);

assign and_ln102_522_fu_853_p2 = (xor_ln104_255_fu_839_p2 & icmp_ln86_531_reg_1468_pp0_iter2_reg);

assign and_ln102_523_fu_867_p2 = (xor_ln104_256_fu_844_p2 & icmp_ln86_533_reg_1478_pp0_iter2_reg);

assign and_ln102_524_fu_971_p2 = (xor_ln104_257_fu_957_p2 & icmp_ln86_535_reg_1488_pp0_iter3_reg);

assign and_ln102_525_fu_1081_p2 = (xor_ln104_260_fu_1068_p2 & icmp_ln86_539_reg_1508_pp0_iter4_reg);

assign and_ln102_526_fu_1200_p2 = (xor_ln104_261_fu_1195_p2 & icmp_ln86_541_reg_1518_pp0_iter6_reg);

assign and_ln102_fu_572_p2 = (icmp_ln86_reg_1361 & icmp_ln86_514_reg_1368);

assign and_ln104_101_fu_585_p2 = (xor_ln104_reg_1523 & xor_ln104_249_fu_580_p2);

assign and_ln104_102_fu_600_p2 = (xor_ln104_250_fu_595_p2 & and_ln102_fu_572_p2);

assign and_ln104_103_fu_680_p2 = (xor_ln104_251_fu_675_p2 & and_ln104_fu_665_p2);

assign and_ln104_104_fu_616_p2 = (xor_ln104_252_fu_611_p2 & and_ln102_494_fu_576_p2);

assign and_ln104_105_fu_1063_p2 = (xor_ln104_253_fu_1058_p2 & and_ln104_101_reg_1534_pp0_iter4_reg);

assign and_ln104_106_fu_632_p2 = (xor_ln104_258_fu_627_p2 & and_ln102_497_fu_606_p2);

assign and_ln104_107_fu_648_p2 = (xor_ln104_259_fu_643_p2 & and_ln104_104_fu_616_p2);

assign and_ln104_fu_665_p2 = (xor_ln104_248_fu_660_p2 & icmp_ln86_reg_1361_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_505_fu_1350_p2[0:0] == 1'b1) ? tmp_reg_1709 : 12'd0);

assign icmp_ln86_514_fu_398_p2 = (($signed(p_read1_int_reg) < $signed(18'd80975)) ? 1'b1 : 1'b0);

assign icmp_ln86_515_fu_404_p2 = (($signed(p_read2_int_reg) < $signed(18'd261716)) ? 1'b1 : 1'b0);

assign icmp_ln86_516_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd57474)) ? 1'b1 : 1'b0);

assign icmp_ln86_517_fu_416_p2 = (($signed(p_read1_int_reg) < $signed(18'd92279)) ? 1'b1 : 1'b0);

assign icmp_ln86_518_fu_422_p2 = (($signed(p_read15_int_reg) < $signed(18'd310)) ? 1'b1 : 1'b0);

assign icmp_ln86_519_fu_428_p2 = (($signed(p_read6_int_reg) < $signed(18'd257813)) ? 1'b1 : 1'b0);

assign icmp_ln86_520_fu_434_p2 = (($signed(p_read21_int_reg) < $signed(18'd37377)) ? 1'b1 : 1'b0);

assign icmp_ln86_521_fu_440_p2 = (($signed(p_read17_int_reg) < $signed(18'd42004)) ? 1'b1 : 1'b0);

assign icmp_ln86_522_fu_446_p2 = (($signed(p_read3_int_reg) < $signed(18'd8682)) ? 1'b1 : 1'b0);

assign icmp_ln86_523_fu_452_p2 = (($signed(p_read21_int_reg) < $signed(18'd51713)) ? 1'b1 : 1'b0);

assign icmp_ln86_524_fu_458_p2 = (($signed(p_read12_int_reg) < $signed(18'd91)) ? 1'b1 : 1'b0);

assign icmp_ln86_525_fu_464_p2 = (($signed(p_read20_int_reg) < $signed(18'd65506)) ? 1'b1 : 1'b0);

assign icmp_ln86_526_fu_470_p2 = (($signed(p_read16_int_reg) < $signed(18'd100)) ? 1'b1 : 1'b0);

assign icmp_ln86_527_fu_476_p2 = (($signed(p_read2_int_reg) < $signed(18'd261804)) ? 1'b1 : 1'b0);

assign icmp_ln86_528_fu_482_p2 = (($signed(p_read19_int_reg) < $signed(18'd63466)) ? 1'b1 : 1'b0);

assign icmp_ln86_529_fu_488_p2 = (($signed(p_read11_int_reg) < $signed(18'd5618)) ? 1'b1 : 1'b0);

assign icmp_ln86_530_fu_494_p2 = (($signed(p_read4_int_reg) < $signed(18'd1364)) ? 1'b1 : 1'b0);

assign icmp_ln86_531_fu_500_p2 = (($signed(p_read10_int_reg) < $signed(18'd42)) ? 1'b1 : 1'b0);

assign icmp_ln86_532_fu_506_p2 = (($signed(p_read13_int_reg) < $signed(18'd3422)) ? 1'b1 : 1'b0);

assign icmp_ln86_533_fu_512_p2 = (($signed(p_read9_int_reg) < $signed(18'd49)) ? 1'b1 : 1'b0);

assign icmp_ln86_534_fu_518_p2 = (($signed(p_read7_int_reg) < $signed(18'd30)) ? 1'b1 : 1'b0);

assign icmp_ln86_535_fu_524_p2 = (($signed(p_read18_int_reg) < $signed(18'd13091)) ? 1'b1 : 1'b0);

assign icmp_ln86_536_fu_530_p2 = (($signed(p_read8_int_reg) < $signed(18'd52)) ? 1'b1 : 1'b0);

assign icmp_ln86_537_fu_536_p2 = (($signed(p_read12_int_reg) < $signed(18'd88)) ? 1'b1 : 1'b0);

assign icmp_ln86_538_fu_542_p2 = (($signed(p_read5_int_reg) < $signed(18'd522)) ? 1'b1 : 1'b0);

assign icmp_ln86_539_fu_548_p2 = (($signed(p_read12_int_reg) < $signed(18'd103)) ? 1'b1 : 1'b0);

assign icmp_ln86_540_fu_554_p2 = (($signed(p_read14_int_reg) < $signed(18'd48861)) ? 1'b1 : 1'b0);

assign icmp_ln86_541_fu_560_p2 = (($signed(p_read15_int_reg) < $signed(18'd294)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_392_p2 = (($signed(p_read21_int_reg) < $signed(18'd136705)) ? 1'b1 : 1'b0);

assign or_ln117_478_fu_737_p2 = (or_ln117_reg_1571 | and_ln102_507_fu_704_p2);

assign or_ln117_479_fu_749_p2 = (or_ln117_reg_1571 | and_ln102_499_reg_1559);

assign or_ln117_480_fu_765_p2 = (or_ln117_479_fu_749_p2 | and_ln102_508_fu_713_p2);

assign or_ln117_481_fu_779_p2 = (or_ln117_reg_1571 | and_ln102_495_reg_1541);

assign or_ln117_482_fu_791_p2 = (or_ln117_481_fu_779_p2 | and_ln102_509_fu_718_p2);

assign or_ln117_483_fu_805_p2 = (or_ln117_481_fu_779_p2 | and_ln102_500_fu_691_p2);

assign or_ln117_484_fu_877_p2 = (or_ln117_483_reg_1605 | and_ln102_510_fu_858_p2);

assign or_ln117_485_fu_831_p2 = (or_ln117_reg_1571 | and_ln102_reg_1529);

assign or_ln117_486_fu_889_p2 = (or_ln117_485_reg_1615 | and_ln102_511_fu_863_p2);

assign or_ln117_487_fu_901_p2 = (or_ln117_485_reg_1615 | and_ln102_501_reg_1593);

assign or_ln117_488_fu_913_p2 = (or_ln117_487_fu_901_p2 | and_ln102_512_fu_872_p2);

assign or_ln117_489_fu_927_p2 = (or_ln117_485_reg_1615 | and_ln102_496_reg_1581);

assign or_ln117_490_fu_985_p2 = (or_ln117_489_reg_1635 | and_ln102_513_fu_967_p2);

assign or_ln117_491_fu_947_p2 = (or_ln117_489_fu_927_p2 | and_ln102_502_fu_849_p2);

assign or_ln117_492_fu_1001_p2 = (or_ln117_491_reg_1645 | and_ln102_514_fu_976_p2);

assign or_ln117_493_fu_835_p2 = (or_ln117_reg_1571 | icmp_ln86_reg_1361_pp0_iter1_reg);

assign or_ln117_494_fu_1021_p2 = (or_ln117_493_reg_1623_pp0_iter3_reg | and_ln102_515_fu_981_p2);

assign or_ln117_495_fu_1033_p2 = (or_ln117_493_reg_1623_pp0_iter3_reg | and_ln102_503_reg_1599_pp0_iter3_reg);

assign or_ln117_496_fu_1091_p2 = (or_ln117_495_reg_1663 | and_ln102_516_fu_1073_p2);

assign or_ln117_497_fu_1053_p2 = (or_ln117_495_fu_1033_p2 | and_ln102_504_reg_1565_pp0_iter3_reg);

assign or_ln117_498_fu_1103_p2 = (or_ln117_497_reg_1673 | and_ln102_517_fu_1077_p2);

assign or_ln117_499_fu_1115_p2 = (or_ln117_497_reg_1673 | and_ln102_505_reg_1657);

assign or_ln117_500_fu_1127_p2 = (or_ln117_499_fu_1115_p2 | and_ln102_518_fu_1086_p2);

assign or_ln117_501_fu_1141_p2 = (or_ln117_497_reg_1673 | and_ln102_498_reg_1651);

assign or_ln117_502_fu_1170_p2 = (or_ln117_501_reg_1688 | and_ln102_519_fu_1165_p2);

assign or_ln117_503_fu_1175_p2 = (or_ln117_501_reg_1688 | and_ln102_506_fu_1161_p2);

assign or_ln117_504_fu_1210_p2 = (or_ln117_503_reg_1699 | and_ln102_520_fu_1205_p2);

assign or_ln117_505_fu_1350_p2 = (or_ln117_497_reg_1673_pp0_iter7_reg | and_ln104_101_reg_1534_pp0_iter7_reg);

assign or_ln117_506_fu_728_p2 = (xor_ln117_fu_723_p2 | icmp_ln86_524_reg_1428_pp0_iter1_reg);

assign or_ln117_fu_654_p2 = (and_ln104_107_fu_648_p2 | and_ln104_106_fu_632_p2);

assign select_ln117_500_fu_753_p3 = ((or_ln117_478_fu_737_p2[0:0] == 1'b1) ? select_ln117_fu_742_p3 : 2'd3);

assign select_ln117_501_fu_771_p3 = ((or_ln117_479_fu_749_p2[0:0] == 1'b1) ? zext_ln117_57_fu_761_p1 : 3'd4);

assign select_ln117_502_fu_783_p3 = ((or_ln117_480_fu_765_p2[0:0] == 1'b1) ? select_ln117_501_fu_771_p3 : 3'd5);

assign select_ln117_503_fu_797_p3 = ((or_ln117_481_fu_779_p2[0:0] == 1'b1) ? select_ln117_502_fu_783_p3 : 3'd6);

assign select_ln117_504_fu_811_p3 = ((or_ln117_482_fu_791_p2[0:0] == 1'b1) ? select_ln117_503_fu_797_p3 : 3'd7);

assign select_ln117_505_fu_823_p3 = ((or_ln117_483_fu_805_p2[0:0] == 1'b1) ? zext_ln117_58_fu_819_p1 : 4'd8);

assign select_ln117_506_fu_882_p3 = ((or_ln117_484_fu_877_p2[0:0] == 1'b1) ? select_ln117_505_reg_1610 : 4'd9);

assign select_ln117_507_fu_894_p3 = ((or_ln117_485_reg_1615[0:0] == 1'b1) ? select_ln117_506_fu_882_p3 : 4'd10);

assign select_ln117_508_fu_905_p3 = ((or_ln117_486_fu_889_p2[0:0] == 1'b1) ? select_ln117_507_fu_894_p3 : 4'd11);

assign select_ln117_509_fu_919_p3 = ((or_ln117_487_fu_901_p2[0:0] == 1'b1) ? select_ln117_508_fu_905_p3 : 4'd12);

assign select_ln117_510_fu_931_p3 = ((or_ln117_488_fu_913_p2[0:0] == 1'b1) ? select_ln117_509_fu_919_p3 : 4'd13);

assign select_ln117_511_fu_939_p3 = ((or_ln117_489_fu_927_p2[0:0] == 1'b1) ? select_ln117_510_fu_931_p3 : 4'd14);

assign select_ln117_512_fu_990_p3 = ((or_ln117_490_fu_985_p2[0:0] == 1'b1) ? select_ln117_511_reg_1640 : 4'd15);

assign select_ln117_513_fu_1006_p3 = ((or_ln117_491_reg_1645[0:0] == 1'b1) ? zext_ln117_59_fu_997_p1 : 5'd16);

assign select_ln117_514_fu_1013_p3 = ((or_ln117_492_fu_1001_p2[0:0] == 1'b1) ? select_ln117_513_fu_1006_p3 : 5'd17);

assign select_ln117_515_fu_1026_p3 = ((or_ln117_493_reg_1623_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_514_fu_1013_p3 : 5'd18);

assign select_ln117_516_fu_1037_p3 = ((or_ln117_494_fu_1021_p2[0:0] == 1'b1) ? select_ln117_515_fu_1026_p3 : 5'd19);

assign select_ln117_517_fu_1045_p3 = ((or_ln117_495_fu_1033_p2[0:0] == 1'b1) ? select_ln117_516_fu_1037_p3 : 5'd20);

assign select_ln117_518_fu_1096_p3 = ((or_ln117_496_fu_1091_p2[0:0] == 1'b1) ? select_ln117_517_reg_1668 : 5'd21);

assign select_ln117_519_fu_1108_p3 = ((or_ln117_497_reg_1673[0:0] == 1'b1) ? select_ln117_518_fu_1096_p3 : 5'd22);

assign select_ln117_520_fu_1119_p3 = ((or_ln117_498_fu_1103_p2[0:0] == 1'b1) ? select_ln117_519_fu_1108_p3 : 5'd23);

assign select_ln117_521_fu_1133_p3 = ((or_ln117_499_fu_1115_p2[0:0] == 1'b1) ? select_ln117_520_fu_1119_p3 : 5'd24);

assign select_ln117_522_fu_1145_p3 = ((or_ln117_500_fu_1127_p2[0:0] == 1'b1) ? select_ln117_521_fu_1133_p3 : 5'd25);

assign select_ln117_523_fu_1153_p3 = ((or_ln117_501_fu_1141_p2[0:0] == 1'b1) ? select_ln117_522_fu_1145_p3 : 5'd26);

assign select_ln117_524_fu_1180_p3 = ((or_ln117_502_fu_1170_p2[0:0] == 1'b1) ? select_ln117_523_reg_1694 : 5'd27);

assign select_ln117_525_fu_1187_p3 = ((or_ln117_503_fu_1175_p2[0:0] == 1'b1) ? select_ln117_524_fu_1180_p3 : 5'd28);

assign select_ln117_fu_742_p3 = ((or_ln117_reg_1571[0:0] == 1'b1) ? zext_ln117_fu_733_p1 : 2'd2);

assign tmp_fu_1222_p61 = 'bx;

assign tmp_fu_1222_p62 = ((or_ln117_504_fu_1210_p2[0:0] == 1'b1) ? select_ln117_525_reg_1704 : 5'd29);

assign xor_ln104_248_fu_660_p2 = (icmp_ln86_514_reg_1368_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_249_fu_580_p2 = (icmp_ln86_515_reg_1374 ^ 1'd1);

assign xor_ln104_250_fu_595_p2 = (icmp_ln86_516_reg_1380 ^ 1'd1);

assign xor_ln104_251_fu_675_p2 = (icmp_ln86_517_reg_1386_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_252_fu_611_p2 = (icmp_ln86_518_reg_1392 ^ 1'd1);

assign xor_ln104_253_fu_1058_p2 = (icmp_ln86_519_reg_1398_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_254_fu_686_p2 = (icmp_ln86_520_reg_1404_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_255_fu_839_p2 = (icmp_ln86_521_reg_1410_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_256_fu_844_p2 = (icmp_ln86_522_reg_1416_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_257_fu_957_p2 = (icmp_ln86_523_reg_1422_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_258_fu_627_p2 = (icmp_ln86_524_reg_1428 ^ 1'd1);

assign xor_ln104_259_fu_643_p2 = (icmp_ln86_525_reg_1435 ^ 1'd1);

assign xor_ln104_260_fu_1068_p2 = (icmp_ln86_526_reg_1441_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_261_fu_1195_p2 = (icmp_ln86_527_reg_1447_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_566_p2 = (icmp_ln86_fu_392_p2 ^ 1'd1);

assign xor_ln117_fu_723_p2 = (1'd1 ^ and_ln102_497_reg_1553);

assign zext_ln117_57_fu_761_p1 = select_ln117_500_fu_753_p3;

assign zext_ln117_58_fu_819_p1 = select_ln117_504_fu_811_p3;

assign zext_ln117_59_fu_997_p1 = select_ln117_512_fu_990_p3;

assign zext_ln117_fu_733_p1 = or_ln117_506_fu_728_p2;

endmodule //conifer_jettag_accelerator_decision_function_20
