Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 051cc49e04fe4298aeaf342e3356c445 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_128_tb_behav xil_defaultlib.alu_128_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.first_carry_gen
Compiling module xil_defaultlib.b_gen
Compiling module xil_defaultlib.carry_gen
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.logical_1bit
Compiling module xil_defaultlib.mux2to1
Compiling module xil_defaultlib.alu_1bit
Compiling module xil_defaultlib.alu_128bit_default
Compiling module xil_defaultlib.alu_128_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_128_tb_behav
