Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date         : Thu Feb  5 05:09:47 2026
| Host         : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   120 |
|    Minimum number of control sets                        |   120 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   120 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    28 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    63 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           18268 |         1948 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             314 |           80 |
| Yes          | No                    | No                     |            1089 |          200 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1487 |          279 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                           Enable Signal                                                                          |                                                                           Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/push                                                                                   |                                                                                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/pop                                                                                             | ap_rst_n                                                                                                                                                            |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/pop                                                                                                             | ap_rst_n                                                                                                                                                            |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/push                                                                                    |                                                                                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/U_fifo_srl/pop                                                                               | ap_rst_n                                                                                                                                                            |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/push                                                                                                       |                                                                                                                                                                     |                1 |              1 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_ier10_out                                                                                                               | ap_rst_n                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/raddr[1]_i_1__2_n_0                                                                                        | ap_rst_n                                                                                                                                                            |                1 |              2 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/E[0]                                                                                            | ap_rst_n                                                                                                                                                            |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_1__3_n_0                                                                                      | ap_rst_n                                                                                                                                                            |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/mOutPtr[2]_i_1__2_n_0                                                                                      | ap_rst_n                                                                                                                                                            |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/num_data_cnt[2]_i_1__2_n_0                                                                                 | ap_rst_n                                                                                                                                                            |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/raddr[2]_i_1_n_0                                                                                            | ap_rst_n                                                                                                                                                            |                1 |              3 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/load_p1                                                                                          |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0                                                            | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/raddr[3]_i_1__5_n_0                                                                          | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.local_BURST_WVALID_reg_0[0]                                                                         |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                 | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/push_0                                                                        |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/pop                                                                           | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/dout_vld_reg                                                                  | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/mOutPtr[3]_i_1_n_0                                                                                          | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/num_data_cnt[3]_i_1_n_0                                                                                     | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/raddr[3]_i_1_n_0                                                                              | ap_rst_n                                                                                                                                                            |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_75_7_fu_286/flow_control_loop_pipe_sequential_init_U/j_fu_940                                            |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/waddr                                                                                                                       |                                                                                                                                                                     |                1 |              4 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/num_data_cnt[4]_i_1__5_n_0                                                                   | ap_rst_n                                                                                                                                                            |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/raddr[4]_i_1__0_n_0                                                                                       | ap_rst_n                                                                                                                                                            |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/mOutPtr[4]_i_1_n_0                                                                            | ap_rst_n                                                                                                                                                            |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_burst/num_data_cnt[4]_i_1_n_0                                                                       | ap_rst_n                                                                                                                                                            |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/full_n_reg[0]                                                                                   | ap_rst_n                                                                                                                                                            |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/mul_24s_17s_41_5_1_U72/ap_enable_reg_pp0_iter6_reg                          | ap_rst_n                                                                                                                                                            |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/num_data_cnt[4]_i_1__4_n_0                                                     | ap_rst_n                                                                                                                                                            |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/mOutPtr[4]_i_1__4_n_0                                                          | ap_rst_n                                                                                                                                                            |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/fifo_resp_gen[0].fifo_resp/mOutPtr[4]_i_1__5_n_0                                                                        | ap_rst_n                                                                                                                                                            |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                | ap_rst_n                                                                                                                                                            |                3 |              5 |         1.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/full_n_reg[0]                                                                 | ap_rst_n                                                                                                                                                            |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/conservative_gen.fifo_burst/U_fifo_srl/E[0]                                                                          | ap_rst_n                                                                                                                                                            |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/num_data_cnt                                                                                   | ap_rst_n                                                                                                                                                            |                2 |              5 |         2.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/ost_ctrl_gen[0].fifo_rctl/mOutPtr                                                                                        | ap_rst_n                                                                                                                                                            |                1 |              5 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/num_data_cnt[5]_i_1_n_0                                                                                   | ap_rst_n                                                                                                                                                            |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/buff_wdata/mOutPtr[5]_i_1_n_0                                                                                        | ap_rst_n                                                                                                                                                            |                1 |              6 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_38_1_fu_195/flow_control_loop_pipe_sequential_init_U/E[0]                                                |                                                                                                                                                                     |                4 |              7 |         1.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/pop                                                                                                        | ap_rst_n                                                                                                                                                            |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/E[0]                                                                        | ap_rst_n                                                                                                                                                            |                1 |              8 |         8.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/flow_control_loop_pipe_sequential_init_U/indvar_flatten15_fu_202            | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter6_reg           |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/full_n_reg                                                                                      | ap_rst_n                                                                                                                                                            |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                           | ap_rst_n                                                                                                                                                            |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/could_multi_bursts.last_loop                                                            | ap_rst_n                                                                                                                                                            |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]                                                                                               | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/ap_rst_n_0[0]                                                                                       |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/num_data_cnt[8]_i_1_n_0                                                                                    | ap_rst_n                                                                                                                                                            |                1 |              9 |         9.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/mul_24s_17s_41_5_1_U72/ap_enable_reg_pp0_iter6_reg                          |                                                                                                                                                                     |                7 |              9 |         1.29 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/mOutPtr[8]_i_1_n_0                                                                                         | ap_rst_n                                                                                                                                                            |                2 |              9 |         4.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                          | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1_n_0                                                                  |                2 |             10 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                         | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/sect_addr_buf[11]_i_1__0_n_0                                                              |                1 |             10 |        10.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_136               |                                                                                                                                                                     |                3 |             15 |         5.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/Q[1]                                                                         | ap_rst_n                                                                                                                                                            |                3 |             20 |         6.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/Q[1]                                                                         | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_NS_fsm12_out                                                                 |                5 |             21 |         4.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/flow_control_loop_pipe_sequential_init_U/indvar_flatten15_fu_202            |                                                                                                                                                                     |                5 |             22 |         4.40 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0] |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U24/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0] |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U20/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0] |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0] |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U23/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0] |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0] |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U26/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0] |                3 |             23 |         7.67 |
|  ap_clk      |                                                                                                                                                                  | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/p_2_out[0] |                3 |             23 |         7.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/mul_24s_17s_41_5_1_U72/ap_enable_reg_pp0_iter6_reg                          | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/mul_24s_17s_41_5_1_U72/select_ln103_3_reg_1121                                 |                4 |             24 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/i_fu_136                            |                                                                                                                                                                     |                6 |             24 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]_3[0]                                                        |                                                                                                                                                                     |                4 |             24 |         6.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]_2[0]                                                        |                                                                                                                                                                     |               11 |             24 |         2.18 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]_1[0]                                                        |                                                                                                                                                                     |                7 |             24 |         3.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]_0[0]                                                        |                                                                                                                                                                     |                9 |             24 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/dout_vld_reg_1[0]                                                                                          |                                                                                                                                                                     |                4 |             25 |         6.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_1                                                                                         | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_rst_n_0                                                                                            |                9 |             28 |         3.11 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/E[0]                                                                                             | ap_rst_n                                                                                                                                                            |                9 |             28 |         3.11 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/push                                                                        |                                                                                                                                                                     |                5 |             28 |         5.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM[31]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                            |               22 |             32 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_C_DRAM[63]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                            |               22 |             32 |         1.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_DRAM[63]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                            |               23 |             32 |         1.39 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_A_DRAM[31]_i_1_n_0                                                                                                      | ap_rst_n                                                                                                                                                            |               23 |             32 |         1.39 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/ar_hs                                                                                                                       |                                                                                                                                                                     |               29 |             32 |         1.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                         |                                                                                                                                                                     |                8 |             33 |         4.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                         |                                                                                                                                                                     |                8 |             33 |         4.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/Q[1]                                                                         |                                                                                                                                                                     |               18 |             36 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_ce0 | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/flow_control_loop_pipe_sequential_init_U/SR[0]                                  |               14 |             39 |         2.79 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/empty_29_fu_190                                                             | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_87_9_VITIS_LOOP_90_10_fu_314/flow_control_loop_pipe_sequential_init_U/SR[0]                                 |               22 |             41 |         1.86 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/p_0_in__0                                                                    |                                                                                                                                                                     |                3 |             48 |        16.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/p_0_in                                                                       |                                                                                                                                                                     |                3 |             48 |        16.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_38_1_fu_195/flow_control_loop_pipe_sequential_init_U/p_0_in__1                                           |                                                                                                                                                                     |                3 |             48 |        16.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_38_1_fu_195/flow_control_loop_pipe_sequential_init_U/p_0_in__2                                           |                                                                                                                                                                     |                3 |             48 |        16.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/Q[0]                                                                         |                                                                                                                                                                     |               21 |             51 |         2.43 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/state_reg[0]_1[0]                                                               | ap_rst_n                                                                                                                                                            |               16 |             53 |         3.31 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/E[0]                                                                             | ap_rst_n                                                                                                                                                            |               16 |             53 |         3.31 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/U_fifo_srl/push                                                                |                                                                                                                                                                     |                4 |             62 |        15.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop                                                                                              | ap_rst_n                                                                                                                                                            |               18 |             62 |         3.44 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/push                                                                                             |                                                                                                                                                                     |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/pop                                                                                              | ap_rst_n                                                                                                                                                            |               21 |             63 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/pop                                                                                             | ap_rst_n                                                                                                                                                            |               12 |             63 |         5.25 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/push_0                                                                                          |                                                                                                                                                                     |                5 |             63 |        12.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/tmp_valid_reg_0[0]                                                                                                   |                                                                                                                                                                     |               12 |             64 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/load_p1                                                                          |                                                                                                                                                                     |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/tmp_valid_reg_0[0]                                                                                                    |                                                                                                                                                                     |               14 |             64 |         4.57 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/fifo_wreq/next_wreq                                                                                                  | ap_rst_n                                                                                                                                                            |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/load_p1                                                                         |                                                                                                                                                                     |               12 |             64 |         5.33 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/E[0]                                                                                                        | ap_rst_n                                                                                                                                                            |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                            |                                                                                                                                                                     |               12 |             66 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/state_reg[0]_0[0]                                                                                |                                                                                                                                                                     |               12 |             66 |         5.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/E[0]                                                                                    | ap_rst_n                                                                                                                                                            |               10 |             71 |         7.10 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/E[0]                                                                                   | ap_rst_n                                                                                                                                                            |               11 |             71 |         6.45 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                         | ap_rst_n                                                                                                                                                            |               17 |             77 |         4.53 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/p_15_in                                                                          | ap_rst_n                                                                                                                                                            |               18 |             77 |         4.28 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/E[0]                                                                         |                                                                                                                                                                     |               40 |             96 |         2.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/col_sum_1_load_reg_23110                                                     |                                                                                                                                                                     |               43 |             96 |         2.23 |
|  ap_clk      | bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/state_reg[0]_2[0]                                                                | ap_rst_n                                                                                                                                                            |               26 |            103 |         3.96 |
|  ap_clk      | bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/E[0]                                                                            | ap_rst_n                                                                                                                                                            |               31 |            103 |         3.32 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state2                                                                                                                            |                                                                                                                                                                     |               40 |            124 |         3.10 |
|  ap_clk      |                                                                                                                                                                  | ap_rst_n                                                                                                                                                            |               56 |            130 |         2.32 |
|  ap_clk      |                                                                                                                                                                  |                                                                                                                                                                     |             1989 |          18780 |         9.44 |
+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


