#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
<<<<<<< HEAD:project_1/vivado.log
# Start of session at: Wed Dec  6 01:16:34 2023
# Process ID: 24976
# Current directory: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9544 C:\Users\ahmedeallam\Desktop\8-Bit-Signed-Multiplier\project_1\project_1.xpr
# Log file: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/vivado.log
# Journal file: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1\vivado.jou
# Running On: CSE-P07-2165-52, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34019 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.xpr
=======
# Start of session at: Fri Dec  8 21:47:32 2023
# Process ID: 22724
# Current directory: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12736 C:\Users\ahmedeallam\Downloads\final_el_final_mn_allam\project_1.xpr
# Log file: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/vivado.log
# Journal file: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam\vivado.jou
# Running On: CSE-P07-2165-52, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 8, Host memory: 34019 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.xpr
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
<<<<<<< HEAD:project_1/vivado.log
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.gen/sources_1'.
=======
INFO: [Project 1-313] Project file moved from 'C:/Users/ahmedeallam/Downloads/project_1' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.gen/sources_1', nor could it be found using path 'C:/Users/ahmedeallam/Downloads/project_1/project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/sources_1/new/twos_complementor.v', nor could it be found using path 'C:/Users/ahmedeallam/Downloads/project_1/project_1.srcs/sources_1/new/twos_complementor.v'.
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
<<<<<<< HEAD:project_1/vivado.log
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1599.691 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top main [current_fileset]
update_compile_order -fileset sources_1
file mkdir C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/constrs_1
file mkdir C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/constrs_1/new
close [ open C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/constrs_1/new/cons1.xdc w ]
add_files -fileset constrs_1 C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/constrs_1/new/cons1.xdc
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec  6 01:31:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec  6 01:34:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 01:35:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp to C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Wed Dec  6 01:43:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 01:43:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
[Wed Dec  6 01:45:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 01:46:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 01:47:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1599.691 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2232.930 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2232.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2382.332 ; gain = 782.641
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
[Wed Dec  6 01:52:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 01:53:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 01:54:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
=======
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.277 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/sources_1/new/twos_complementor.v] -no_script -reset -force -quiet
remove_files  C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/sources_1/new/twos_complementor.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 21:48:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 21:48:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 21:49:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 21:49:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 21:52:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 21:52:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Dec  8 21:56:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 21:56:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Dec  8 21:57:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 21:57:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Fri Dec  8 21:58:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 21:58:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 22:01:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 22:01:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 22:02:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 22:02:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:03:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:04:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:05:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:07:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:09:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:10:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:12:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:13:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Dec  8 22:14:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
reset_run impl_1
launch_runs impl_1 -jobs 8
[Fri Dec  8 22:18:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 22:18:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 22:21:48 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 22:21:48 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
<<<<<<< HEAD:project_1/vivado.log
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

=======
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log

INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-21:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



<<<<<<< HEAD:project_1/vivado.log
connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2402.746 ; gain = 11.695
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4469.199 ; gain = 2066.453
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.453 ; gain = 4.082
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3364.582 ; gain = 2112.129
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
<<<<<<< HEAD:project_1/vivado.log
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
<<<<<<< HEAD:project_1/vivado.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
[Wed Dec  6 02:00:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 02:01:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 02:02:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 02:03:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
[Wed Dec  6 02:06:45 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 02:25:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 02:26:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
close [ open C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v w ]
add_files C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/counterModN.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v w ]
add_files C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/clockDivider.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v w ]
add_files C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/debouncer.v
update_compile_order -fileset sources_1
close [ open C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v w ]
add_files C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/synchronizer.v
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 03:41:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 03:44:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  6 03:44:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 03:44:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 03:47:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 03:48:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 03:49:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Dec  8 22:38:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
[Fri Dec  8 22:39:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Dec  8 22:40:22 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 22:41:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 22:41:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
<<<<<<< HEAD:project_1/vivado.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
<<<<<<< HEAD:project_1/vivado.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
[Wed Dec  6 03:57:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 03:58:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 03:59:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
=======
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183637345A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183637345A" may be locked by another hw_server.
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183637345A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
<<<<<<< HEAD:project_1/vivado.log
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
<<<<<<< HEAD:project_1/vivado.log
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
<<<<<<< HEAD:project_1/vivado.log
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
[Wed Dec  6 04:05:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 04:06:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 04:07:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -jobs 8
[Fri Dec  8 22:47:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 22:47:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1

launch_runs synth_1 -jobs 8
[Fri Dec  8 22:47:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Fri Dec  8 22:48:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 22:49:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
<<<<<<< HEAD:project_1/vivado.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 22:53:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 22:53:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
<<<<<<< HEAD:project_1/vivado.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637345A
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Wed Dec  6 04:11:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637345A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:00:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:00:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:04:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:04:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:07:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:07:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:09:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:09:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
<<<<<<< HEAD:project_1/vivado.log
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs synth_1 -jobs 8
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/sources_1/new/main.v:58]
[Wed Dec  6 04:12:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 04:13:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 04:14:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/clockDivider.dcp
launch_runs synth_1 -jobs 8
[Wed Dec  6 04:16:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 04:18:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Wed Dec  6 04:19:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Dec  6 04:20:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 04:21:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
=======
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:13:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:13:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:14:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:14:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
<<<<<<< HEAD:project_1/vivado.log
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Dec  6 04:33:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/synth_1/runme.log
[Wed Dec  6 04:33:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Desktop/8-Bit-Signed-Multiplier/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 04:37:11 2023...
=======
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:20:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:20:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:21:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:21:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:21:49 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:21:49 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:25:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:25:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]'
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:30:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:30:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:35:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:35:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:39:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:39:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:44:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:44:11 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:50:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:50:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Dec  8 23:58:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Fri Dec  8 23:58:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  9 00:01:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Sat Dec  9 00:01:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  9 00:06:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Sat Dec  9 00:06:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  9 00:21:57 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Sat Dec  9 00:21:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  9 00:26:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Sat Dec  9 00:26:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.srcs/utils_1/imports/synth_1/main.dcp with file C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/main.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  9 00:29:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Sat Dec  9 00:29:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  9 00:29:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/synth_1/runme.log
[Sat Dec  9 00:29:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ahmedeallam/Downloads/final_el_final_mn_allam/project_1.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 00:32:59 2023...
>>>>>>> da570992e09bb554a50e70b12518bc6db45c7fe2:vivado/vivado.log
