-- VHDL for IBM SMS ALD page 12.60.14.1
-- Title: BRANCH LATCHES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/13/2020 4:02:21 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_14_1_BRANCH_LATCHES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_NEXT_TO_LAST_LOGIC_GATE:	 in STD_LOGIC;
		PS_NO_BRANCH_CONDITIONS:	 in STD_LOGIC;
		PS_NO_BRANCH_CONDITIONS_JRJ:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_1:	 in STD_LOGIC;
		PS_I_RING_OP_TIME:	 in STD_LOGIC;
		PS_BRANCH_TO_A_CONDITIONS:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 in STD_LOGIC;
		MS_PROGRAM_SET_BRANCH_CTRL:	 in STD_LOGIC;
		MS_NO_BRANCH_LATCH:	 out STD_LOGIC;
		PS_NO_BRANCH_LATCH:	 out STD_LOGIC;
		MS_BRANCH_TO_A_AR_LATCH:	 out STD_LOGIC;
		PS_BRANCH_TO_A_AR_LATCH:	 out STD_LOGIC;
		PS_BRANCH_TO_00001_ADDR_LAT:	 out STD_LOGIC;
		MS_BRANCH_TO_00001:	 out STD_LOGIC);
end ALD_12_60_14_1_BRANCH_LATCHES;

architecture behavioral of ALD_12_60_14_1_BRANCH_LATCHES is 

	signal OUT_3B_D: STD_LOGIC;
	signal OUT_3B_D_Latch: STD_LOGIC;
	signal OUT_2B_E: STD_LOGIC;
	signal OUT_2B_E_Latch: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_5E_P: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_3E_D_Latch: STD_LOGIC;
	signal OUT_2E_C: STD_LOGIC;
	signal OUT_2E_C_Latch: STD_LOGIC;
	signal OUT_5F_NoPin: STD_LOGIC;
	signal OUT_3F_K: STD_LOGIC;
	signal OUT_3H_E: STD_LOGIC;
	signal OUT_3H_E_Latch: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_2H_C_Latch: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;
	signal OUT_DOT_5D: STD_LOGIC;

begin

	OUT_3B_D_Latch <= NOT(OUT_2B_E AND MS_PROGRAM_RESET_3 AND OUT_5E_P );
	OUT_2B_E_Latch <= NOT(OUT_3B_D AND MS_PROGRAM_SET_BRANCH_CTRL AND OUT_5C_C );
	OUT_5C_C <= NOT(MS_1401_MODE AND OUT_DOT_5D AND PS_NEXT_TO_LAST_LOGIC_GATE );
	OUT_5E_P <= NOT(PS_I_RING_OP_TIME AND PS_LOGIC_GATE_E_1 );
	OUT_3E_D_Latch <= NOT(OUT_2E_C AND MS_PROGRAM_RESET_3 );
	OUT_2E_C_Latch <= NOT(OUT_DOT_3E AND OUT_5F_NoPin );
	OUT_5F_NoPin <= NOT(PS_NEXT_TO_LAST_LOGIC_GATE AND MS_1401_MODE AND PS_BRANCH_TO_A_CONDITIONS );
	OUT_3F_K <= NOT(OUT_5E_P AND MS_PROGRAM_SET_BRANCH_CTRL );
	OUT_3H_E_Latch <= NOT(OUT_5E_P AND OUT_2H_C AND MS_PROGRAM_SET_BRANCH_CTRL );
	OUT_2H_C_Latch <= NOT(OUT_3H_E AND MS_PROGRAM_RESET_3 );
	OUT_DOT_3E <= OUT_3E_D OR OUT_3F_K;
	OUT_DOT_5D <= PS_NO_BRANCH_CONDITIONS OR PS_NO_BRANCH_CONDITIONS_JRJ;

	MS_NO_BRANCH_LATCH <= OUT_3B_D;
	PS_NO_BRANCH_LATCH <= OUT_2B_E;
	PS_BRANCH_TO_A_AR_LATCH <= OUT_2E_C;
	MS_BRANCH_TO_00001 <= OUT_3H_E;
	PS_BRANCH_TO_00001_ADDR_LAT <= OUT_2H_C;
	MS_BRANCH_TO_A_AR_LATCH <= OUT_DOT_3E;

	Latch_3B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3B_D_Latch,
		Q => OUT_3B_D,
		QBar => OPEN );

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_E_Latch,
		Q => OUT_2B_E,
		QBar => OPEN );

	Latch_3E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3E_D_Latch,
		Q => OUT_3E_D,
		QBar => OPEN );

	Latch_2E: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2E_C_Latch,
		Q => OUT_2E_C,
		QBar => OPEN );

	Latch_3H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3H_E_Latch,
		Q => OUT_3H_E,
		QBar => OPEN );

	Latch_2H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2H_C_Latch,
		Q => OUT_2H_C,
		QBar => OPEN );


end;
