module out_2(clk, p);
inout p;
input clk;

reg p;
always@ (posedge clk)
p = 1;

endmodule