[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MSP430F4794IPZR production of TEXAS INSTRUMENTS from the text:MSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265/C0068Low Supply-Voltage Range, 1.8 V to 3.6 V\n/C0068Ultra-Low Power Consumption:\n−  Active Mode:  280 μA at 1 MHz, 2.2 V\n−  Standby Mode: 1.1 μ A\n−  Off Mode (RAM Retention): 0.2 μA\n/C0068Five Power-Saving Modes\n/C0068Wake-Up From Standby Mode in Less Than 6 μ s\n/C006816-Bit RISC Architecture, 62.5-ns Instruction Cycle Time\n/C0068Three or Four 16-Bit Sigma-DeltaAnalog-to-Digital (A/D) Converters WithDifferential PGA Inputs\n/C006816-Bit Timer_B With ThreeCapture/Compare-With-Shadow Registers\n/C006816-Bit Timer_A With ThreeCapture/Compare Registers\n/C0068On-Chip Comparator\n/C0068Four Universal Serial CommunicationInterfaces (USCI)−  USCI_A0 and USCI_A1\n−  Enhanced UART Supporting\nAuto-Baudrate Detection\n−  IrDA Encoder and Decoder−  Synchronous SPI\n−  USCI_B0 and USCI_B1\n−  I\n2C\n−  Synchronous SPI\n/C0068Integrated LCD Driver With ContrastControl For Up To 160 Segments/C006832-Bit Hardware Multiplier\n/C0068Brownout Detector\n/C0068Supply Voltage Supervisor/Monitor WithProgrammable Level Detection\n/C0068Serial Onboard Programming, No External Programming Voltage NeededProgrammable Code Protection by SecurityFuse\n/C0068Bootstrap Loader\n/C0068On Chip Emulation Module\n/C0068Family Members Include:MSP430F4783: 48KB + 256B Flash\n2KB RAM3 Sigma-Delta ADCs\nMSP430F4793: 60KB + 256B Flash\n2.5KB RAM3 Sigma-Delta ADCs\nMSP430F4784: 48KB + 256B Flash\n2KB RAM4 Sigma-Delta ADCs\nMSP430F4794: 60KB + 256B Flash\n2.5KB RAM4 Sigma-Delta ADCs\nMSP430F47x3 and MSP430F47x4 AvailableIn 100-Pin Plastic Quad Flatpack (QFP)Package\n/C0068For Complete Module Descriptions, See theMSP430x4xx Family User’s Guide,Literature Number SLAU056\ndescription\nThe T exas Instruments MSP430 family of ultra-low power microcontrollers consists of several devices featuringdifferent sets of peripherals targeted for various applications. The architecture, combined with five low-powermodes is optimized to achieve extended battery life in portable measurement applications. The device featuresa powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum codeefficiency. The digitally controlled oscillator (DCO) all ows wake-up from low-power modes to active mode in less\nthan 6μ s.\nThe MSP430F47xx series are microcontroller configurations targeted to single phase electricity meters with\nthree or four 16-bit sigma-delta A/D converters. Each channel has a differential input pair and programmable\ninput gain. Also integrated are two 16-bit timers, three universal serial communication interfaces (USCI), 72 I/Opins, and a liquid crystal driver (LCD) with integrated contrast control.\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with\nappropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range\nfrom subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage\nbecause very small parametric changes could cause the device not to meet its published specifications. These devices have limited\nbuilt-in ESD protection.\nPRODUCTION DATA information is current as of publication date.\nProducts conform to specifications per the terms of Texas Instruments\nstandard warranty. Production processing does not necessarily include\ntesting of all parameters.Copyright © 2011, Texas Instruments IncorporatedPlease be aware that an important notice concerning avail ability, standard warranty, and use in critical applications of\nTexas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265AVAILABLE OPTIONS\nPACKAGED DEVICES\nTA PLASTIC 100-PIN QFP\n(PZ)\n−40°C to 85° CMSP430F4783IPZ\nMSP430F4793IPZ\nMSP430F4784IPZ\nMSP430F4794IPZ\nDEVELOPMENT TOOL SUPPORT\nAll MSP430 microcontrollers include an Embedded Emulation Module (EEM) allowing advanced debugging\nand programming through easy to use development tools. Recommended hardware options include thefollowing:\n/C0068Debugging and Programming Interface\n− MSP−FET430UIF (USB)\n− MSP−FET430PIF (Parallel Port)\n/C0068Debugging and Programming Interface with Target Board\n− MSP−FET430U100\n/C0068Production Programmer− MSP−GANG430\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n3 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265pin designation, MSP430F47xxIPZ\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1213\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n25\n767778798081828384858687888990919293949596979899100\n75\n74737271\n70\n69686766656463626160595857565554\n53\n525150494847464544434241403938373635343332313029282726\nP1.7/CA1A3.0+\nP5.0/SVSIN\nRST/NMI\nXT2IN\nXT2OUT\nP1.3/TBOUTH/SVSOUT\nP1.4/TBCLK/SMCLK\nP1.5/TACLK/ACLK\nP1.6/CA0\nP2.3/TB2P9.3/S14\nP9.2/S15\nP9.1/S16\nP9.0/S17\nP8.7/S18\nP8.5/S20\nP8.0/S25\nP7.7/S26\nP7.6/S27\nP7.5/S28\nP7.4/S29\nP7.2/S31\nP4.7/S34P7.3/S30PZ PACKAGE\n(TOP VIEW)\nP1.0/TA0TDI/TCLK\nTDO/TDIP8.4/S21SS1DV\nA3.0−\nP1.2/TA1P8.1/S24\nP4.6/S35DVCC1\nA0.0+\nA0.0−\nA1.0+\nA1.0−\nA2.0+\nA2.0−\nXIN\nXOUT\nVREF\nNC\nP5.1/S0\nS1\nP10.7/S2\nP10.6/S3\nP10.5/S4\nP10.4/S5P10.3/S6\nP10.2/S7\nP10.1/S8P10.0/S9\nP9.7/S10\nP9.6/S11\nP9.5/S12\nP9.4/S13P2.4/UCA0TXD/UCA0SIMO\nP2.5/UCA0RXD/UCA0SOMI\nP2.6/CAOUTP2.7\nP3.0/UCB0STE/UCA0CLK\nP3.1/UCB0SIMO/UCB0SDAP3.2/UCB0SOMI/UCB0SCL\nP3.3/UCB0CLK/UCA0STE\nP3.4P3.5\nP3.6\nP3.7P4.0/UCA1TXD/UCA1SIMO\nP4.1/UCA1RXD/UCA1SOMI\nDV\nSS2\nDVCC2\nLCDCAP/R33P5.7/R23\nP5.6/LCDREF/R13\nP5.5/R03P5.4/COM3\nP5.3/COM2\nP5.2/COM1COM0\nP4.2/UCB1STE/UCA1CLK/S39P8.6/S19\nP8.3/S22\nP8.2/S23\nP7.0/S33P7.1/S32\nP4.5/UCB1CLK/UCA1STE/S36\nP4.4/UCB1SOMI/UCB1SCL/S37\nP4.3/UCB1SIMO/UCB1SDA/S38CCAV\nSS1AV\nTCK\nTMS\nP1.1/TA0/MCLK\nP2.0/TA2\nP2.1/TB0\nP2.2/TB1\nMSP430F47x4IPZ\n A3+ and A3− are not connected in MSP430x47x3 devices.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265MSP430F47x3 functional block diagram\nOscillators\nFLL+RAM\n2.5kB\n2.0kB\nBrownout\nProtection\nSVS/SVM\nRST/NMIDVCC1/2 DVSS1/2\nMCLK\nWatchdog\nWDT+\n15/16− BitTimer_A3\n3C C\nRegisters16MHz\nCPU\nincl. 16\nRegisters\nEmulation\n(2 BP)\nBasic TimerJTAG\nInterfaceLCD_A\n160\nSegments\n1,2,3,4 MuxPorts P1/P2\n2x8 I/O\nInterrupt\ncapability &\npull− up/down\nResistors\nUSCI_A0\n(UART/LIN,\nIrDA, SPI)\nUSCI_B0\n(SPI, I2C)Comparator\n_AFlash_A\n60kB48kB\nHardware\nMultiplier\n(32x32)\nMPY,\nMPYS,\nMAC,\nMACSTimer_B3\n3C C\nRegisters,\nShadow\nRegUSCI_A1\n(UART/LIN,\nIrDA, SPI)\nUSCI_B1\n(SPI, I2C)AVCC AVSS P1.x/P2.x\n2x8\nSMCLKACLK\nMDBMABSD16_A\n(w/o BUF)\n3\nSigma−\nDelta A/D\nConverterPorts\nP3/P4\nP5\n3x8 I/O with\npull− up/down\nResistorsPorts\nP7/P8\nP9/P10\n4x8/2x16 I/O\npull− up/down\nResistorsP3.x/P4.x\nP5.x\n3x8P7.x/P8.x\nP9.x/P10.x\n4x8/2x16XOUT\nXT2OUTXIN\nXT2IN\n2 2\nMSP430F47x4 functional block diagram\nOscillators\nFLL+RAM\n2.5kB\n2.0kB\nBrownout\nProtection\nSVS/SVM\nRST/NMIDVCC1/2 DVSS1/2\nMCLK\nWatchdog\nWDT+\n15/16− BitTimer_A3\n3C C\nRegisters16MHz\nCPU\nincl. 16\nRegisters\nEmulation\n(2 BP)\nBasic TimerJTAG\nInterfaceLCD_A\n160\nSegments\n1,2,3,4 MuxPorts P1/P2\n2x8 I/O\nInterrupt\ncapability &\npull− up/down\nResistors\nUSCI_A0\n(UART/LIN,\nIrDA, SPI)\nUSCI_B0\n(SPI, I2C)Comparator\n_AFlash_A\n60kB48kB\nHardware\nMultiplier\n(32x32)\nMPY,\nMPYS,\nMAC,\nMACSTimer_B3\n3C C\nRegisters,\nShadow\nRegUSCI_A1\n(UART/LIN,\nIrDA, SPI)\nUSCI_B1\n(SPI, I2C)AVCC AVSS P1.x/P2.x\n2x8\nSMCLKACLK\nMDBMABSD16_A\n(w/o BUF)\n4\nSigma−\nDelta A/D\nConverterPorts\nP3/P4\nP5\n3x8 I/O with\npull− up/down\nResistorsPorts\nP7/P8\nP9/P10\n4x8/2x16 I/O\npull− up/down\nResistorsP3.x/P4.x\nP5.x\n3x8P7.x/P8.x\nP9.x/P10.x\n4x8/2x16XOUT\nXT2OUTXIN\nXT2IN\n2 2\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n5 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Terminal Functions\nTERMINAL\nI/O DESCRIPTIONNAME NO.I/O DESCRIPTION\nDVCC1 1 Digital supply voltage, positive terminal.\nA0.0+ 2 I SD16_A positive analog input A0.0 (see Note 1)\nA0.0− 3 I SD16_A negative analog input A0.0 (see Note 1)\nA1.0+ 4 I SD16_A positive analog input A1.0 (see Note 1)\nA1.0− 5 I SD16_A negative analog input A1.0 (see Note 1)\nA2.0+ 6 I SD16_A positive analog input A2.0 (see Note 1)\nA2.0− 7 I SD16_A negative analog input A2.0 (see Note 1)\nXIN 8 I Input port for crystal oscillator XT1. Standard or watch crystals can be connected.\nXOUT 9 O Output terminal of crystal oscillator XT1\nVREF 10 I/OInput for an external reference voltage / \nInternal reference voltage output (can be used as mid-voltage)\nNC 11 Internally not connected. Can be connected to V SS.\nP5.1/S0 12 I/O General-purpose digital I/O / LCD segment output 0\nS1 13 O LCD segment output 1\nP10.7/S2 14 I/O General-purpose digital I/O / LCD segment output 2\nP10.6/S3 15 I/O General-purpose digital I/O / LCD segment output 3\nP10.5/S4 16 I/O General-purpose digital I/O / LCD segment output 4\nP10.4/S5 17 I/O General-purpose digital I/O / LCD segment output 5\nP10.3/S6 18 I/O General-purpose digital I/O / LCD segment output 6\nP10.2/S7 19 I/O General-purpose digital I/O / LCD segment output 7\nP10.1/S8 20 I/O General-purpose digital I/O / LCD segment output 8\nP10.0/S9 21 I/O General-purpose digital I/O / LCD segment output 9\nP9.7/S10 22 I/O General-purpose digital I/O / LCD segment output 10\nP9.6/S11 23 I/O General-purpose digital I/O / LCD segment output 11\nP9.5/S12 24 I/O General-purpose digital I/O / LCD segment output 12\nP9.4/S13 25 I/O General-purpose digital I/O / LCD segment output 13\nP9.3/S14 26 I/O General-purpose digital I/O / LCD segment output 14\nP9.2/S15 27 I/O General-purpose digital I/O / LCD segment output 15\nP9.1/S16 28 I/O General-purpose digital I/O / LCD segment output 16\nP9.0/S17 29 I/O General-purpose digital I/O / LCD segment output 17\nP8.7/S18 30 I/O General-purpose digital I/O / LCD segment output 18\nP8.6/S19 31 I/O General-purpose digital I/O / LCD segment output 19\nP8.5/S20 32 I/O General-purpose digital I/O / LCD segment output 20\nP8.4/S21 33 I/O General-purpose digital I/O / LCD segment output 21\nP8.3/S22 34 I/O General-purpose digital I/O / LCD segment output 22\nP8.2/S23 35 I/O General-purpose digital I/O / LCD segment output 23\nP8.1/S24 36 I/O General-purpose digital I/O / LCD segment output 24\nP8.0/S25 37 I/O General-purpose digital I/O / LCD segment output 25\nP7.7/S26 38 I/O General-purpose digital I/O / LCD segment output 26\nP7.6/S27 39 I/O General-purpose digital I/O / LCD segment output 27\nP7.5/S28 40 I/O General-purpose digital I/O / LCD segment output 28\nP7.4/S29 41 I/O General-purpose digital I/O / LCD segment output 29\nP7.3/S30 42 I/O General-purpose digital I/O / LCD segment output 30\nNOTE 1: Open connection recommended for all unused analog inputs.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Terminal Functions (Continued)\nTERMINAL\nI/O DESCRIPTION\nNAME NO.I/O DESCRIPTION\nP7.2/S31 43 I/O General-purpose digital I/O / LCD segment output 31\nP7.1/S32 44 I/O General-purpose digital I/O / LCD segment output 32\nP7.0/S33 45 I/O General-purpose digital I/O / LCD segment output 33\nP4.7/S34 46 I/O General-purpose digital I/O / LCD segment output 34\nP4.6/S35 47 I/O General-purpose digital I/O / LCD segment output 35\nP4.5/\nUCB1CLK/UCA1STE/\nS3648 I/OGeneral-purpose digital I/O / \nUSCI_B1 clock input/output / USCI_A1 slave transmit enable /\nLCD segment output 36\nP4.4/\nUCB1SOMI/UCB1SCL/\nS3749 I/OGeneral-purpose digital I/O / \nUSCI_B1 slave out/master in in SPI mode, SCL I2C clock in I2C mode / \nLCD segment output 37\nP4.3/UCB1SIMO/UCB1SDA/\nS38 50 I/OGeneral-purpose digital I/O / \nUSCI_B1 slave in/master out in SPI mode, SDA I2C data in I2C mode / \nLCD segment output 38\nP4.2/UCB1STE/UCA1CLK/\nS39 51 I/OGeneral-purpose digital I/O / \nUSCI_B1 slave transmit enable / USCI_A1 clock input/output /\nLCD segment output 39\nCOM0 52 O COM0−3 are used for LCD backplanes.\nP5.2/COM1 53 I/O General-purpose digital I/O / common output, COM0−3 are used for LCD backplanes.\nP5.3/COM2 54 I/O General-purpose digital I/O / common output, COM0−3 are used for LCD backplanes.\nP5.4/COM3 55 I/O General-purpose digital I/O / common output, COM0−3 are used for LCD backplanes.\nP5.5/R03 56 I/O General-purpose digital I/O / Input port of lowest analog LCD level (V5)\nP5.6/LCDREF/R13 57 I/OGeneral-purpose digital I/O / External reference voltage input for regulated LCD voltage / Input port\nof third most positive analog LCD level (V4 or V3)\nP5.7/R23 58 I/O General-purpose digital I/O / Input port of second most positive analog LCD level (V2)\nLCDCAP/R33 59 I LCD Capacitor connection / Input/output port of most positive analog LCD level (V1)\nDVCC2 60 Digital supply voltage, positive terminal.\nDVSS2 61 Digital supply voltage, negative terminal.\nP4.1/\nUCA1RXD/UCA1SOMI62 I/OGeneral-purpose digital I/O / USCI_A1 receive data input in UART mode, slave out/master in in SPI mode\nP4.0/UCA1TXD/UCA1SIMO63 I/OGeneral-purpose digital I/O / USCI_A1 transmit data output in UART mode, slave in/master out in SPI mode\nP3.7 64 I/O General-purpose digital I/O\nP3.6 65 I/O General-purpose digital I/O\nP3.5 66 I/O General-purpose digital I/O\nP3.4 67 I/O General-purpose digital I/O\nP3.3/UCB0CLK/UCA0STE68 I/OGeneral-purpose digital I/O / USCI_B0 clock input/output / USCI_A0 slave transmit enable\nP3.2/UCB0SOMI/UCB0SCL69 I/OGeneral-purpose digital I/O / USCI_B1 slave out/master in in SPI mode, SCL I\n2C clock in I2C mode\nP3.1/UCB0SIMO/UCB0SDA70 I/OGeneral-purpose digital I/O / USCI_B1 slave in/master out in SPI mode, SDA I\n2C data in I2C mode\nP3.0/UCB0STE/UCA0CLK71 I/OGeneral-purpose digital I/O / USCI_B0 slave transmit enable / USCI_A0 clock input/output\nP2.7 72 I/O General-purpose digital I/O\nP2.6/CAOUT 73 I/O General-purpose digital I/O / Comparator_A output\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n7 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Terminal Functions (Continued)\nTERMINAL\nI/O DESCRIPTION\nNAME NO.I/O DESCRIPTION\nP2.5/\nUCA0RXD/UCA0SOMI74 I/OGeneral-purpose digital I/O / USCI_A0 receive data input in UART mode, slave out/master in in SPI\nmode\nP2.4/UCA0TXD/UCA0SIMO75 I/OGeneral-purpose digital I/O / USCI_A0 transmit data output in UART mode, slave in/master out inSPI mode\nP2.3/TB2 76 I/O General-purpose digital I/O / T imer_B3 CCR2. Capture: CCI2A/CCI2B input, compare: Out2 output\nP2.2/TB1 77 I/O General-purpose digital I/O / Timer_B3 CCR1. Capture: CCI1A/CCI1B input, compare: Out1 output\nP2.1/TB0 78 I/O General-purpose digital I/O / Timer_B3 CCR0. Capture: CCI0A/CCI0B input, compare: Out0 output\nP2.0/TA2 79 I/O General-purpose digital I/O / Timer_A Capture: CCI2A input, compare: Out2 output\nP1.7/CA1 80 I/O General-purpose digital I/O / Comparator_A input\nP1.6/CA0 81 I/O General-purpose digital I/O / Comparator_A input\nP1.5/TACLK/ACLK82 I/OGeneral-purpose digital I/O / Timer_A, clock signal TACLK input / ACLK output (divided by 1, 2, 4, or 8)\nP1.4/TBCLK/SMCLK83 I/OGeneral-purpose digital I/O / input clock TBCLK—Timer_B3 / submain system clock SMCLK output\nP1.3/TBOUTH/SVSOUT84 I/OGeneral-purpose digital I/O / switch all PWM digital output ports to high impedance—Timer_B3 TB0\nto TB2 / SVS: output of SVS comparator\nP1.2/TA1 85 I/O General-purpose digital I/O / Timer_A, Capture: CCI1A input, compare: Out1 output\nP1.1/TA0/MCLK 86 I/OGeneral-purpose digital I/O / Timer_A. Capture: CCI0B input / MCLK output. Note: TA0 is only an input on this pin / BSL receive\nP1.0/TA0 87 I/O General-purpose digital I/O / Timer_A. Capture: CCI0A input, compare: Out0 output / BSL transmit\nXT2OUT 88 O Output terminal of crystal oscillator XT2\nXT2IN 89 I Input port for crystal oscillator XT2. Only standard crystals can be connected.\nTDO/TDI 90 I/O Test data output port. TDO/TDI data output or programming data input terminal\nTDI/TCLK 91 I Test data input or test clock input. The device protection fuse is connected to TDI/TCLK.\nTMS 92 I Test mode select. TMS is used as an input port for device programming and test.\nTCK 93 I Test clock. TCK is the clock input port for device programming and test.\nRST/NMI 94 I Reset input or nonmaskable interrupt input port\nP5.0/SVSIN 95 I/O General-purpose digital I/O / analog input to supply voltage supervisor\nA3.0+(MSP430x47x4 only)96 ISD16_A positive analog input A3.0 (see Note 2)Not connected in MSP430x47x3 devices, open connection recommended.\nA3.0−(MSP430x47x4 only)97 ISD16_A negative analog input A3.0 (see Note 2)Not connected in MSP430x47x3 devices, open connection recommended.\nAVSS 98 Analog supply voltage, negative terminal.\nDVSS1 99 Digital supply voltage, negative terminal.\nAVCC 100 Analog supply voltage, positive terminal. Must not power up prior to DV CC1/DVCC2.\nNOTE 2: Open connection recommended for all unused analog inputs.\nGeneral-Purpose RegisterProgram Counter\nStack Pointer\nStatus Register\nConstant Generator\nGeneral-Purpose Register\nGeneral-Purpose Register\nGeneral-Purpose RegisterPC/R0\nSP/R1\nSR/CG1/R2\nCG2/R3\nR4\nR5\nR12\nR13General-Purpose Register\nGeneral-Purpose RegisterR6\nR7\nGeneral-Purpose Register\nGeneral-Purpose RegisterR8\nR9\nGeneral-Purpose Register\nGeneral-Purpose RegisterR10\nR11\nGeneral-Purpose Register\nGeneral-Purpose RegisterR14\nR15MSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265short-form description\nCPU\nThe MSP430 CPU has a 16-bit RISC architecture\nthat is highly transparent to the application. Alloperations, other than program-flow instructions,are performed as register operations inconjunction with seven addressing modes forsource operand and four addressing modes fordestination operand.\nThe CPU is integrated with 16 registers that\nprovide reduced instruction execution time. Theregister-to-register operation execution time isone cycle of the CPU clock.\nFour of the registers, R0 to R3, are dedicated as\nprogram counter, stack pointer, status register,and constant generator respectively. Theremaining registers are general-purposeregisters.\nPeripherals are c onnected to the CPU using data,\naddress, and control buses, and can be handled\nwith all instructions.\ninstruction set\nThe instruction set consists of 51 instructions withthree formats and seven address modes. Eachinstruction can operate on word and byte data.Table 1 shows examples of the three types ofinstruction formats; the address modes are listed\nin Table 2.\nTable 1. Instruction Word Formats\nDual operands, source-destination e.g., ADD  R4, R5 R4 + R5 −−−> R5\nSingle operands, destination only e.g., CALL  R8 PC −−>(TOS), R8−−> PC\nRelative jump, un/conditional e.g., JNE Jump-on-equal bit = 0\nTable 2. Address Mode Descriptions\nADDRESS MODE SD SYNTAX EXAMPLE OPERATION\nRegister /C0068/C0068 MOV Rs, Rd MOV R10, R11 R10    −−> R11\nIndexed /C0068/C0068 MOV X(Rn), Y(Rm) MOV 2(R5), 6(R6) M(2+R5)−−> M(6+R6)\nSymbolic (PC relative) /C0068/C0068 MOV EDE, TONI M(EDE) −−> M(TONI)\nAbsolute /C0068/C0068 MOV &MEM, &TCDAT M(MEM) −−> M(TCDAT)\nIndirect /C0068 MOV @Rn, Y(Rm) MOV @R10, Tab(R6) M(R10) −−> M(Tab+R6)\nIndirect\nautoincrement/C0068 MOV @Rn+, Rm MOV @R10+, R11M(R10) −−> R11\nR10 + 2−−> R10\nImmediate /C0068 MOV #X, TONI MOV #45, TONI #45    −−> M(TONI)\nNOTE: S = source        D = destination\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n9 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265operating modes\nThe MSP430 has one active mode and five software-selectable low-power modes of operation. An interrupt\nevent can wake up the device from any of the five low-power modes, service the request, and restore back tothe low-power mode on return from the interrupt program.\nThe following six operating modes can be configured by software:\n/C0068Active mode AM− All clocks are active\n/C0068Low-power mode 0 (LPM0)\n− CPU is disabled.\n− ACLK and SMCLK remain active.− MCLK is disabled.− FLL+ loop control remains active\n/C0068Low-power mode 1(LPM1)\n− CPU is disabled.\n− FLL+ loop control is disabled.− ACLK and SMCLK remain active.− MCLK is disabled.\n/C0068Low-power mode 2 (LPM2)− CPU is disabled.\n− MCLK, FLL+ loop control, and DCOCLK are disabled.\n− DCO’s dc generator remains enabled.− ACLK remains active.\n/C0068Low-power mode 3 (LPM3)− CPU is disabled.− MCLK, FLL+ loop control, and DCOCLK are disabled.\n− DCO’s dc generator is disabled.\n− ACLK remains active.\n/C0068Low-power mode 4 (LPM4)− CPU is disabled.− ACLK is disabled.\n− MCLK, FLL+ loop control, and DCOCLK are disabled.\n− DCO’s dc generator is disabled.− Crystal oscillator is stopped.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n10 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265interrupt vector addresses\nThe interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFE0h.\nThe vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.\nIf the reset vector (located at address 0FFFEh) contains 0FFFFh (e.g., flash is not programmed) the CPU goes\ninto LPM4 immediately after power-up.\nINTERRUPT SOURCE INTERRUPT FLAG SYSTEM INTERRUPTWORD\nADDRESSPRIORITY\nPower-Up\nExternal Reset\nWatchdog\nFlash Memory\nPC Out−of−Range (see Note 4)PORIFG\nRSTIFG\nWDTIFG\nKEYV\n(see Note 1)Reset 0FFFEh 15, highest\nNMI\nOscillator Fault\nFlash Memory Access ViolationNMIIFG (see Notes 1 and 3)\nOFIFG (see Notes 1 and 3)\nACCVIFG (see Notes 1 and 3)(Non)maskable\n(Non)maskable\n(Non)maskable0FFFCh 14\nTimer_B3 TBCCR0 CCIFG (see Note 2) Maskable 0FFFAh 13\nTimer_B3TBCCR1 to TBCCR2 CCIFGs\nTBIFG (see Notes 1 and 2)Maskable 0FFF8h 12\nComparator_A CAIFG Maskable 0FFF6h 11\nWatchdog Timer WDTIFG Maskable 0FFF4h 10\nUSCI_A0/B0 Receive UCA0RXIFG, UCB0RXIFG\n(see Note 1 and 5)Maskable 0FFF2h 9\nUSCI_A0/B0 Transmit UCA0TXIFG, UCB0TXIFG\n(see Note 1 and 6)Maskable 0FFF0h 8\nSD16_A SD16CCTLx SD16OVIFG, \nSD16CCTLx SD16IFG\n(see Notes 1 and 2)Maskable 0FFEEh 7\nTimer_A3 TACCR0 CCIFG (see Note 2) Maskable 0FFECh 6\nTimer_A3TACCR1 and TACCR2 CCIFGs,\nTAIFG (see Notes 1 and 2)Maskable 0FFEAh 5\nI/O Port P1\n(Eight Flags)P1IFG.0 to P1IFG.7\n(see Notes 1 and 2)Maskable 0FFE8h 4\nUSCI_A1/B1 Receive UCA1RXIFG, UCB1RXIFG\n(see Notes 1 and 2)Maskable 0FFE6h 3\nUSCI_A1/B1 Transmit UCA1TXIFG, UCB1TXIFG\n(see Notes 1 and 2)Maskable 0FFE4h 2\nI/O Port P2\n(Eight Flags)P2IFG.0 to P2IFG.7\n(see Notes 1 and 2)Maskable 0FFE2h 1\nBasic Timer1 BTIFG Maskable 0FFE0h 0, lowest\nNOTES: 1. Multiple source flags\n2. Interrupt flags are located in the module.\n3. (Non)maskable: The individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.\n4. A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh).\n5. In SPI mode: UCB0RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG in register UCB0STAT.6. In UART/SPI mode: UCB0TXIFG. In I2C mode: UCB0RXIFG, UCB0TXIFG.7. In SPI mode: UCB1RXIFG. In I2C mode: UCALIFG, UCNACKIFG, ICSTTIFG, UCSTPIFG in register UCB1STAT.8. In UART/SPI mode: UCB1TXIFG. In I2C mode: UCB1RXIFG, UCB1TXIFG.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n11 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265special function registers\nMost interrupt and module-enable bits are collected in the lowest address space. Special-function register bits\nnot allocated to a functional purpose are not physically present in the device. This arrangement provides simplesoftware access.\ninterrupt enable 1 and 2\nAddress 7 6 543210\n00h ACCVIE NMIIE OFIE WDTIE\nrw−0 rw−0 rw−0 rw−0\nWDTIE Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog\ntimer is configured in interval timer mode.\nOFIE Oscillator fault enable\nNMIIE (Non)maskable interrupt enableACCVIE Flash access violation interrupt enable\nAddress 7 6 543210\n01h BTIE UCB0TXIE UCB0RXIE UCA0TXIE UCA0RXIE\nrw−0 rw−0 rw−0 rw−0 rw−0\nUCA0RXIE USCI_A0 receive interrupt enableUCA0TXIE USCI_A0 transmit interrupt enableUCB0RXIE USCI_B0 receive interrupt enableUCB0TXIE USCI_B0 transmit interrupt enableBTIE Basic timer interrupt enable\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n12 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265interrupt flag register 1 and 2\nAddress 7 6 543210\n02h NMIIFG RSTIFG PORIFG OFIFG WDTIFG\nrw−0 rw−(0) rw−(1) rw−1 rw−(0)\nWDTIFG Set on watchdog timer overflow or security key violation.\nReset on V CC power-up or a reset condition at RST /NMI pin in reset mode.\nOFIFG Flag set on oscillator fault\nRSTIFG External reset interrupt flag. Set on a reset condition at RST /NMI pin in reset mode. Reset\non V CC power-up.\nPORIFG Power-on interrupt flag. Set on V CC power-up.\nNMIIFG Set via RST /NMI pin\nAddress 7 6 543210\n03h BTIFGUCB0\nTXIFGUCB0\nRXIFGUCA0\nTXIFGUCA0\nRXIFG\nrw−0 rw−1 rw−0 rw−1 rw−0\nUCA0RXIFG USCI_A0 receive interrupt flagUCA0TXIFG USCI_A0 transmit interrupt flagUCB0RXIFG USCI_B0 receive interrupt flagUCB0TXIFG USCI_B0 transmit interrupt flagBTIFG Basic Timer1 interrupt flag\nLegend rw:\nrw-0, 1:Bit can be read and written.\nBit can be read and written. It is Reset or Set by PUC.\nBit can be read and written. It is Reset or Set by POR. rw-(0, 1):\nSFR bit is not present in device\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n13 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265memory organization\nMSP430F4783/MSP430F4784 MSP430F4793/MSP430F4794\nMemory\nMain: interrupt vector\nMain: code memorySize\nFlashFlash48KB\n0FFFFh to 0FFE0h\n0FFFFh to 04000h60KB\n0FFFFh to 0FFE0h\n0FFFFh to 01100h\nInformation memory Size\nFlash256 Byte\n010FFh to 01000h256 Byte\n010FFh to 01000h\nBoot memory Size\nROM1KB\n0FFFh to 0C00h1KB\n0FFFh to 0C00h\nRAM Size 2KB\n09FFh to 0200h2.5KB\n0BFFh to 0200h\nPeripherals 16-bit\n8-bit\n8-bit SFR01FFh to 0100h\n0FFh to 010h\n0Fh to 00h01FFh to 0100h\n0FFh to 010h\n0Fh to 00h\nbootstrap loader (BSL)\nThe BSL enables users to program the flash memory or RAM using a UART serial interface. Access to device\nmemory via the BSL is protected by user-defined password. For complete description of the features of the BSLand its implementation, see the application report Features of the MSP430 Bootstrap Loader , literature number\nSLAA089.\nBSL FUNCTION PZ PACKAGE PINS\nData transmit 87 - P1.0\nData receive 86 - P1.1\nflash memory, flash\nThe flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. TheCPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:\n/C0068Flash memory has n segments of main memory and four segments of information memory (A to D) of 64bytes each. Each segment in main memory is 512 bytes in size.\n/C0068Segments 0 to n may be erased in one step, or each segment may be individually erased.\n/C0068Segments A to D can be erased individually, or as a group with segments 0 to n.Segments A to D are also called information memory.\n/C0068Segment A might contain calibration data. After reset, segment A is protected against programming orerasing. It can be unlocked but care should be taken not to erase this segment if the calibration data isrequired.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n14 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripherals\nPeripherals are connected to the CPU through data, address, and control buses and can be handled using all\ninstructions. For complete module descriptions, see the MSP430x4xx Family User’s Guide , literature number\nSLAU056.\ndigital I/O\nThere are nine 8-bit I/O ports implemented—ports P1 through P5 and P7 through P10.\n/C0068All individual I/O bits are independently programmable.\n/C0068Any combination of input, output, and interrupt conditions is possible.\n/C0068Edge-selectable interrupt input capability for all the eight bits of ports P1 and P2.\n/C0068Read/write access to port-control registers is supported by all instructions.\n/C0068Ports P7/P8 and P9/P10 can be accessed word-wise as ports PA and PB respectively.\n/C0068Each I/O has an individually programmable pullup/pulldown resistor.\noscillator and system clock\nThe clock system in the MSP430x47xx is supported by the FLL+ module, which includes support for a 32768-Hz\nwatch crystal oscillator, an internal digitally-controlled oscillator (DCO), and a 8-MHz high-frequency crystaloscillator (XT1), plus a 16-MHz high-frequency crystal oscillator (XT2). The FLL+ clock module is designed to\nmeet the requirements of both low system cost and low power consumption. The FLL+ features digitalfrequency-locked l oop (FLL) hardware that, in conjunction with a digital modulator, stabilizes the DCO frequency\nto a programmable multiple of the watch crystal frequency. The internal DCO provides a fast turn-on clocksource and stabilizes in less than 6 μ s. The FLL+ module provides the following clock signals:\n/C0068Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high-frequency crystal\n/C0068Main clock (MCLK), the system clock used by the CPU\n/C0068Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules\n/C0068ACLK/n, the buffered output of ACLK, ACLK/2, ACLK/4, or ACLK/8\nbrownout, supply voltage supervisor (SVS)\nThe brownout circuit is implemented to provide the proper internal reset signal to the device during power onand power off. The supply voltage supervisor circuitry detects if the supply voltage drops below a user selectable\nlevel and supports both supply voltage supervision (the device is automatically reset) and supply voltagemonitoring (SVM, the device is not automatically reset).\nThe CPU begins code execution after the brownout circuit releases the device reset. However, V\nCC may not\nhave ram ped to V CC(min)  at that time. The user must ensure the default FLL+ settings are not changed until V CC\nreaches V CC(min) . If desired, the SVS circuit can be used to determine when V CC reaches V CC(min) .\nhardware multiplier\nThe multiplication operation is supported by a dedicated peripheral module. The module performs operations\nwith 32-bit, 24-bit, 16-bit, and 8-bit operands. The module is capable of supporting signed and unsignedmultiplication as well as signed and unsigned multiply-and-accumulate operations.\nwatchdog timer (WDT+)\nThe primary function of the WDT+ module is to perform a controlled system restart after a software problemoccurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not neededin an application, the module can be configured as an interval timer and can generate interrupts at selected timeintervals.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n15 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265universal serial communication interfaces (USCI_A0, USCI_B0, USCI_A1, USCI_B1)\nThe universal serial communication interface (USCI) module is used for serial data communication. The USCI\nmodule supports synchronous communication protocols such as SPI (3-pin or 4-pin), I2C, and asynchronouscommunication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.\nUSCI_A0 and USCI_A1 provide support for SPI (3-pin or 4-pin), UART, enhanced UART, and IrDA.\nUSCI_B0 and USCI_B1 provide support for SPI (3-pin or 4-pin) and I2C.\ntimer_A3\nTimer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple\ncapture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities.Interrupts may be generated from the counter on overflow conditions and from each of the capture/compareregisters.\nTIMER_A3 SIGNAL CONNECTIONS\nINPUT PIN\nNUMBERDEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE BLOCKMODULE OUTPUT\nSIGNALOUTPUT PIN\nNUMBER\n82 - P1.5 TACLK TACLK\nACLK ACLK\nTimer NASMCLK SMCLKTimer NA\n82 - P1.5 TACLK INCLK\n87 - P1.0 TA0 CCI0A 87 - P1.0\n86 - P1.1 TA0 CCI0B\nCCR0 TA0DVSS GNDCCR0 TA0\nDVCC VCC\n85 - P1.2 TA1 CCI1A 85 - P1.2\nCAOUT (internal) CCI1B\nCCR1 TA1DVSS GNDCCR1 TA1\nDVCC VCC\n79 - P2.0 TA2 CCI2A 79 - P2.0\nACLK (internal) CCI2B\nCCR2 TA2DVSS GNDCCR2 TA2\nDVCC VCC\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n16 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265timer_B3\nTimer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple\ncapture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities.Interrupts may be generated from the counter on overflow conditions and from each of the capture/compareregisters.\nTIMER_B3 SIGNAL CONNECTIONS\nINPUT PIN\nNUMBERDEVICE INPUT\nSIGNALMODULE INPUT\nNAMEMODULE BLOCKMODULE OUTPUT\nSIGNALOUTPUT PIN\nNUMBER\n83 - P1.4 TBCLK TBCLK\nACLK ACLK\nTimer NASMCLK SMCLKTimer NA\n83 - P1.4 TBCLK INCLK\n78 - P2.1 TB0 CCI0A 78 - P2.1\n78 - P2.1 TB0 CCI0B\nCCR0 TB0DVSS GNDCCR0 TB0\nDVCC VCC\n77 - P2.2 TB1 CCI1A 77 - P2.2\n77 - P2.2 TB1 CCI1B\nCCR1 TB1DVSS GNDCCR1 TB1\nDVCC VCC\n76 - P2.3 TB2 CCI2A 76 - P2.3\n76 - P2.3 TB2 CCI2B\nCCR2 TB2DVSS GNDCCR2 TB2\nDVCC VCC\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n17 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265comparator_A\nThe primary function of the comparator_A module is to support precision slope A/D conversions, battery-voltage\nsupervision, and monitoring of external analog signals.\nSD16_A\nThe SD16_A module integrates three (in MSP430F47x3) or four (in MSP430F47x4) independent 16-bit\nsigma−delta A/D converters. Each channel is designed with a fully differential analog input pair andprogrammable-gain amplifier input stage. In addition to external analog inputs, an internal V\nCC sense and\ntemperature sensor are also available.\nBasic Timer1\nThe Basic Timer1 has two independent 8-bit timers that can be cascaded to form a 16-bit timer/counter. Bothtimers can be read and written by software. Ba sic Timer1 can be used to generate periodic interrupts and a clock\nfor the LCD module.\nLCD driver with regulated charge pump\nThe LCD_A driver generates the segment and common signals required to drive an LCD display. The LCD_Acontroller has dedicated data memory to hold segment drive information. Common and segment signals aregenerated as defined by the mode. Static, 2-MUX, 3-MUX, and 4-MUX LCDs are supported by this peripheral.\nThe module can provide a LCD voltage independent of the supply voltage via an integrated charge pump.Furthermore, it is possible to control the level of the LCD voltage and, thus, contrast in software.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n18 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map\nPERIPHERALS WITH WORD ACCESS\nWatchdog Watchdog timer control WDTCTL 0120h\nFlash_A Flash control 4\nFlash control 3Flash control 2Flash control 1FCTL4FCTL3FCTL2FCTL101BEh012Ch012Ah0128h\nTimer_B3 Capture/compare register 2 TBCCR2 0196h _\nCapture/compare register 1 TBCCR1 0194h\nCapture/compare register 0 TBCCR0 0192h\nTimer_B register TBR 0190h\nCapture/compare control 2 TBCCTL2 0186h\nCapture/compare control 1 TBCCTL1 0184h\nCapture/compare control 0 TBCCTL0 0182h\nTimer_B control TBCTL 0180h\nTimer_B interrupt vector TBIV 011Eh\nTimer_A3 Capture/compare register 2 TACCR2 0176h _\nCapture/compare register 1 TACCR1 0174h\nCapture/compare register 0 TACCR0 0172h\nTimer_A register TAR 0170h\nCapture/compare control 2 TACCTL2 0166h\nCapture/compare control 1 TACCTL1 0164h\nCapture/compare control 0 TACCTL0 0162h\nTimer_A control TACTL 0160h\nTimer_A interrupt vector TAIV 012Eh\n32-bit Hardware\nM lti liMPY32 control 0 MPY32CTL0 015Ch\nMultiplier64-bit result 3  − most significant word RES3 015Ah\n64-bit result 2 RES2 0158h\n64-bit result 1 RES1 0156h\n64-bit result 0  − least significant word RES0 0154h\nSecond 32-bit operand, high word OP2H 0152h\nSecond 32-bit operand, low word OP2L 0150h\nMultiply signed + accumulate/32-bit operand1, high word MACS32H 014Eh\nMultiply signed + accumulate/32-bit operand1, low word MACS32L 014Ch\nMultiply + accumulate/32-bit operand1, high word MAC32H 014Ah\nMultiply + accumulate/32-bit operand1, low word MAC32L 0148h\nMultiply signed/32-bit operand1, high word MPYS32H 0146h\nMultiply signed/32-bit operand1, low word MPYS32L 0144h\nMultiply unsigned/32-bit operand1, high word MPY32H 0142h\nMultiply unsigned/32-bit operand1, low word MPY32L 0140h\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n19 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map (continued)\nPERIPHERALS WITH WORD ACCESS (CONTINUED)\n32-bit Hardware Sum extend SUMEXT 013Eh\nMultiplierResult high word RESHI 013Ch\nResult low word RESLO 013Ah\nSecond operand OP2 0138h\nMultiply signed + accumulate/operand1 MACS 0136h\nMultiply + accumulate/operand1 MAC 0134h\nMultiply signed/operand1 MPYS 0132h\nMultiply unsigned/operand1 MPY 0130h\nUSCI_B0\n(see also: USCI_B0 I2C own address UCB0I2COA 016Ch\n(see also:  \nPeripherals with \nByte Access)USCI_B0 I2C slave address UCB0I2CSA 016Eh\nUSCI_B1\n(see also: USCI_B1 I2C own address UCB1I2COA 017Ch\n(see also:  \nPeripherals with Byte Access) USCI_B1 I2C slave address UCB1I2CSA 017Eh\nSD16_A\n(lGeneral control SD16CTL 0100h _\n(see also: \nPeripherals withChannel 0 control SD16CCTL0 0102hPeripherals  with \nByte Access) Channel 1 control SD16CCTL1 0104h y)\nChannel 2 control SD16CCTL2 0106h\nChannel 3 control SD16CCTL3 0108h\nInterrupt vector word register SD16IV 0110h\nChannel 0 conversion memory SD16MEM0 0112h\nChannel 1 conversion memory SD16MEM1 0114h\nChannel 2 conversion memory SD16MEM2 0116h\nChannel 3 conversion memory SD16MEM3 0118h\nPort PA Port PA resistor enable PAREN 014h\nPort PA selection PASEL 03Eh\nPort PA direction PADIR 03Ch\nPort PA output PAOUT 03Ah\nPort PA input PAIN 038h\nPort PB Port PB resistor enable PBREN 016h\nPort PB selection PBSEL 00Eh\nPort PB direction PBDIR 00Ch\nPort PB output PBOUT 00Ah\nPort PB input PBIN 008h\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n20 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map (continued)\nPERIPHERALS WITH BYTE ACCESS\nSD16_A\n(see also:\nPeripherals with\nWord Access)Channel 0 input control\nChannel 1 input controlChannel 2 input controlChannel 3 input controlChannel 0 preloadChannel 1 preloadChannel 2 preloadChannel 3 preloadReserved (internal SD16 Configuration 1)SD16INCTL0SD16INCTL1SD16INCTL2SD16INCTL3SD16PRE0SD16PRE1SD16PRE2SD16PRE3SD16CONF10B0h0B1h0B2h0B3h0B8h0B9h0BAh0BBh0BFh\nLCD_A LCD voltage control 1LCD voltage control 0LCD voltage port control 1LCD voltage port control 0LCD memory 20:LCD memory 16LCD memory 15:LCD memory 1LCD control and modeLCDAVCTL1LCDAVCTL0LCDAPCTL1LCDAPCTL0LCDM20:LCDM16LCDM15:LCDM1LCDACTL0AFh0AEh0ADh0ACh0A4h:0A0h09Fh:091h090h\nUSCI_A0 USCI_A0 transmit buffer\nUSCI_A0 receive buffer\nUSCI_A0 status\nUSCI_A0 modulation controlUSCI_A0 baud rate control 1USCI_A0 baud rate control 0USCI_A0 control 1USCI_A0 control 0\nUSCI_A0 IrDA receive control\nUSCI_A0 IrDA transmit controlUSCI_A0 auto baud rate controlUCA0TXBUFUCA0RXBUF\nUCA0STAT\nUCA0MCTLUCA0BR1UCA0BR0UCA0CTL1UCA0CTL0\nUCA0IRRCTL\nUCA0IRTCTLUCA0ABCTL067h066h\n065h\n064h063h062h061h060h\n05Fh\n05Eh05Dh\nUSCI_B0 USCI_B0 transmit bufferUSCI_B0 receive buffer\nUSCI_B0 status\nUSCI_B1 I2C interrupt enableUSCI_B0 bit rate control 1USCI_B0 bit rate control 0USCI_B0 control 1USCI_B0 control 0UCB0TXBUFUCB0RXBUF\nUCB0STAT\nUCB0I2CIEUCB0BR1UCB0BR0UCB0CTL1UCB0CTL006Fh06Eh\n06Dh\n06Ch06Bh06Ah069h068h\nUSCI_A1 USCI_A1 transmit bufferUSCI_A1 receive buffer\nUSCI_A1 status\nUSCI_A1 modulation controlUSCI_A1 baud rate control 1USCI_A1 baud rate control 0USCI_A1 control 1USCI_A1 control 0\nUSCI_A1 IrDA receive control\nUSCI_A1 IrDA transmit controlUSCI_A1 auto baud rate controlUSCI_A1 interrupt flagUSCI_A1 interrupt enableUCA1TXBUFUCA1RXBUF\nUCA1STAT\nUCA1MCTLUCA1BR1UCA1BR0UCA1CTL1UCA1CTL0\nUCA1IRRCTL\nUCA1IRTCTLUCA1ABCTLUC1IFGUC1IE0D7h0D6h\n0D5h\n0D4h0D3h0D2h0D1h0D0h\n0CFh\n0CEh0CDh007h006h\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n21 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map (continued)\nPERIPHERALS WITH BYTE ACCESS (CONTINUED)\nUSCI_B1 USCI_B1 transmit buffer\nUSCI_B1 receive buffer\nUSCI_B1 status\nUSCI_B1 I2C interrupt enableUSCI_B1 bit rate control 1USCI_B1 bit rate control 0USCI_B1 control 1USCI_B1 control 0\nUSCI_A1 interrupt flag\nUSCI_A1 interrupt enableUCB1TXBUFUCB1RXBUF\nUCB1STAT\nUCB1I2CIEUCB1BR1UCB1BR0UCB1CTL1UCB1CTL0\nUC1IFG\nUC1IE0DFh0DEh\n0DDh\n0DCh0DBh0DAh0D9h0D8h\n007h\n006h\nComparator_A Comparator_A port disable CAPD 05Bh p _\nComparator_A control2 CACTL2 05Ah\nComparator_A control1 CACTL1 059h\nBrownOUT, SVS SVS control register (reset by brownout signal) SVSCTL 056h\nFLL+ Clock FLL+ control 2 FLL_CTL2 055h\nFLL+ control 1 FLL_CTL1 054h\nFLL+ control 0 FLL_CTL0 053h\nSystem clock frequency control SCFQCTL 052h\nSystem clock frequency integrator SCFI1 051h\nSystem clock frequency integrator SCFI0 050h\nBasic Timer1 BT counter 2\nBT counter 1BT controlBTCNT2BTCNT1BTCTL047h046h040h\nPort P10 Port P10 resistor enable P10REN 017h\nPort P10 selection P10SEL 00Fh\nPort P10 direction P10DIR 00Dh\nPort P10 output P10OUT 00Bh\nPort P10 input P10IN 009h\nPort P9 Port P9 resistor enable P9REN 016h\nPort P9 selection P9SEL 00Eh\nPort P9 direction P9DIR 00Ch\nPort P9 output P9OUT 00Ah\nPort P9 input P9IN 008h\nPort P8 Port P8 resistor enable P8REN 015h\nPort P8 selection P8SEL 03Fh\nPort P8 direction P8DIR 03Dh\nPort P8 output P8OUT 03Bh\nPort P8 input P8IN 039h\nPort P7 Port P7 resistor enable P7REN 014h\nPort P7 selection P7SEL 03Eh\nPort P7 direction P7DIR 03Ch\nPort P7 output P7OUT 03Ah\nPort P7 input P7IN 038h\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n22 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265peripheral file map (continued)\nPERIPHERALS WITH BYTE ACCESS (CONTINUED)\nPort P5 Port P5 resistor enable P5REN 012h\nPort P5 selection P5SEL 033h\nPort P5 direction P5DIR 032h\nPort P5 output P5OUT 031h\nPort P5 input P5IN 030h\nPort P4 Port P4 resistor enable P4REN 011h\nPort P4 selection P4SEL 01Fh\nPort P4 direction P4DIR 01Eh\nPort P4 output P4OUT 01Dh\nPort P4 input P4IN 01Ch\nPort P3 Port P3 resistor enable P3REN 010h\nPort P3 selection P3SEL 01Bh\nPort P3 direction P3DIR 01Ah\nPort P3 output P3OUT 019h\nPort P3 input P3IN 018h\nPort P2 Port P2 resistor enable P2REN 02Fh\nPort P2 selection P2SEL 02Eh\nPort P2 interrupt enable P2IE 02Dh\nPort P2 interrupt-edge select P2IES 02Ch\nPort P2 interrupt flag P2IFG 02Bh\nPort P2 direction P2DIR 02Ah\nPort P2 output P2OUT 029h\nPort P2 input P2IN 028h\nPort P1 Port P1 resistor enable P1REN 027h\nPort P1 selection P1SEL 026h\nPort P1 interrupt enable P1IE 025h\nPort P1 interrupt-edge select P1IES 024h\nPort P1 interrupt flag P1IFG 023h\nPort P1 direction P1DIR 022h\nPort P1 output P1OUT 021h\nPort P1 input P1IN 020h\nSpecial functions SFR interrupt flag2 IFG2 003h p\nSFR interrupt flag1 IFG1 002h\nSFR interrupt enable2 IE2 001h\nSFR interrupt enable1 IE1 000h\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n23 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265absolute maximum ratings (see Note 1)\nVoltage applied at V CC to V SS −0.3 V to 4.1 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nVoltage applied to any pin (see Note 2) −0.3 V to V CC + 0.3 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nDiode current at any device terminal . ±2 mA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nStorage temperature, T stg: (unprogrammed device, see Note 3)  −55°C to 150° C . . . . . . . . . . . . . . . . . . . . . . . \n(programmed device, see Note 3)  −40°C to 85° C . . . . . . . . . . . . . . . . . . . . . . . . . . \nNOTES: 1. Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stres s\nratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended\noperating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device\nreliability.\n2. All voltages referenced to V SS. The JTAG fuse-blow voltage, V FB, is allowed to exceed the absolute maximum rating. The voltage\nis applied to the TDI/TCLK pin when blowing the JTAG fuse.\n3. Higher temperature may be applied during board soldering process according to the current JEDEC J-STD-020 specification with\npeak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n24 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265recommended operating conditions\nMIN NOM MAX UNIT\nSupply voltage during program execution, \nVCC (AV CC = DVCC = VCC) (see Note 1)1.8 3.6 V\nSupply voltage during program execution, SVS enabled, PORON = 1, \nVCC (AV CC = DVCC = VCC) (see Notes 1, 2)2.0 3.6 V\nSupply voltage during program/erase flash memory, V\nCC (AV CC = DVCC = VCC) (see Note 1)2.2 3.6 V\nSupply voltage, V SS 0 V\nOperating free-air temperature range, T A −40 85 °C\nVCC = 1.8 V, \nDuty Cycle = 50% ± 10%dc 4.15 MHz\nProcessor frequency f SYSTEM  (Maximum MCLK frequency)VCC = 2.2 V, \nDuty Cycle = 50% ± 10%dc 7.5 MHz\nProcessor  frequency  fSYSTEM  (Maximum  MCLK  frequency)\n(see Notes 3, 4 and Figure 1)VCC = 2.7 V, \nDuty Cycle = 50% ± 10%dc 12\nMHz\nVCC ≥ 3.3 V, \nDuty Cycle = 50% ± 10%dc 16MHz\nNOTES: 1. It is recommended to power AV CC and DV CC from the same source. A maximum difference of 0.3V between AV CC and DV CC can\nbe tolerated during power up and operation.\n2. The minimum operating supply voltage is defined according to the trip point where POR is going active by decreasing supply voltage.\nPOR is going inactive when the supply voltage is raised abve minimum supply voltage plus the hysteresis of the SVS circuitry.\n3. The MSP430 CPU is clocked directly with MCLK.\nBoth the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.\n4. Modules might have a different maximum input clock specification. Refer to the specification of the respective module in this\ndatasheet.ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ\nÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ\n4.15 MHz12 MHz16 MHz\n1.8 V 2.2 V 2.7 V 3.3 V 3.6 V\nSupply Voltage −VSystem Frequency −MHz\nÏÏÏÏÏÏÏÏÏÏÏÏSupply voltage range ,\nduring flash memory\nprogramming\nSupply voltage range ,\nduring program executionLegend:\n7.5 MHz\nNOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V CC of 2.2 V.\nFigure 1. Operating Area\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n25 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted)\nsupply current into AV CC + DV CC excluding external current\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIActive mode, (see Note 1)\nf(MCLK)  = f(SMCLK)  = 1 MHz, \nf 32 768 Hz T 40°Ct o8 5 °CVCC = 2.2 V 280 350\nA I(AM)() ()\nf(ACLK)  = 32, 768 Hz\nXTS_FLL = 0, SELM = (0, 1)(Program executes from flash)T\nA = −40° C to 85° C\nVCC = 3 V 420 560μA\nILow-power mode, (LPM0)T 40°Ct o8 5 °CVCC = 2.2 V 45 70\nA I(LPM0)Low power  mode , (LPM0)\n(see Notes 1, 4)TA = −40° C to 85° CVCC = 3 V 75 110μA\nILow-power mode, (LPM2), \nf f 0 MHz T 40°Ct o8 5 °CVCC = 2.2 V 11 14\nA I(LPM2) f(MCLK)  = f (SMCLK)  = 0 MHz, \nf(ACLK)  = 32, 768 Hz, SCG0 = 0 (see Notes 2, 4)TA = −40° C to 85° C\nVCC = 3 V 17 22μA\nLow power mode (LPM3)TA = −40° C 1.0 2.0\nLow-power mode, (LPM3)\nf(MCLK) =f(SMCLK) =0 MHz,TA = 25° C\nV 22V1.1 2.0\nAf(MCLK)  = f(SMCLK)  = 0 MHz, \nf(ACLK ) = 32, 768 Hz, SCG0 = 1 TA = 60° CVCC = 2.2 V2.0 3.0μA\nIf(ACLK)   32, 768 Hz, SCG0   1\nBasic Timer1 enabled, ACLK selected\nLCD A enabled LCDCPEN 0TA = 85° C 3.0 6.0\nI(LPM3) LCD_A enabled, LCDCPEN = 0, \n(static mode, f LCD=f(ACLK) /32)TA = −40° C 1.2 3.0(static  mode , fLCD = f(ACLK)  /32)\n(see Notes 2, 3, 4) TA = 25° C\nV 3V1.3 3.0\nA(see Notes  2, 3, 4)\nTA = 60° CVCC = 3 V2.5 3.5μA\nTA = 85° C 3.5 7.5\nLow power mode (LPM3)TA = −40° C 3.5 5.5\nLow-power mode, (LPM3)\nf(MCLK) =f(SMCLK) =0 MHz,TA = 25° C\nV 22V3.5 5.5\nAf(MCLK)  = f(SMCLK)  = 0 MHz, \nf(ACLK ) = 32, 768 Hz, SCG0 = 1 TA = 60° CVCC = 2.2 V5.5 7.0μA\nIf(ACLK)   32, 768 Hz, SCG0   1\nBasic Timer1 enabled, ACLK selected\nLCD A enabled LCDCPEN 0TA = 85° C 11.0 17.0\nI(LPM3) LCD_A enabled, LCDCPEN = 0, \n(4−mux mode, f LCD=f(ACLK) /32)TA = −40° C 4.0 8.0(4−mux mode , fLCD = f(ACLK)  /32)\n(see Notes 2, 3, 4) TA = 25° C\nV 3V4.0 6.5\nA(see Notes  2, 3, 4)\nTA = 60° CVCC = 3 V6.0 8.0μA\nTA = 85° C 13.0 20.0\nTA = −40° C 0.1 1.0\nTA = 25° C\nV 22V0.2 1.0\nA\nLow-power mode (LPM4)TA = 60° CVCC = 2.2 V1.0 2.0μA\nILow-power mo de, (LPM4)\nf(MCLK)  = 0 MHz, f (SMCLK)  = 0 MHz, TA = 85° C 1.8 5.0\nI(LPM4)f(MCLK)  = 0 MHz, f(SMCLK)  = 0 MHz, \nf(ACLK)  = 0 Hz, SCG0 = 1 \n(N t 2 4 )TA = −40° C 0.1 2.0 (ACLK)\n(see Notes 2, 4)TA = 25° C\nV 3V0.2 2.0\nATA = 60° CVCC = 3 V1.5 2.5μA\nTA = 85° C 2.0 6.0\nNOTES: 1. Timer_A is clocked by f (DCOCLK)  = f(DCO)  = 1 MHz. All inputs are tied to 0 V or to V CC. Outputs do not source or sink any current.\n2. All inputs are tied to 0 V or to V CC. Outputs do not source or sink any current.\n3. The LPM3 currents are characterized with a Micro Crystal CC4V−T1A (9 pF) crystal and OSCCAPx = 1h.4. Current for brownout included.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n26 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265typical characteristics − active mode supply current (into V CC)\n0.01.02.03.04.05.06.07.08.09.010.0\n1.5 2.0 2.5 3.0 3.5 4.0VCC − Supply Voltage − VActive Mode Current − mA\nFigure 2. Active mode current vs V CC, TA = 25° CfDCO = 1 MHzfDCO = 8 MHzfDCO = 12 MHzfDCO = 16 MHz\n0.01.02.03.04.05.0\n0.0 4.0 8.0 12.0 16.0fDCO − DCO Frequency − MHzActive Mode Current − mA\nFigure 3. Active mode current vs DCO frequencyTA = 25 ° CTA = 85 ° C\nVCC = 2.2 VVCC = 3 VTA = 25 ° CTA = 85 ° C\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n27 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nSchmitt-trigger inputs − Ports P1 through P5, P7 through P10, RST/NMI, JT AG: TCK, TMS, TDI/TCLK, TDO/TDI\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nP iti i i t th h ld0.45 0.75 VCC\nVIT+Positive-going input threshold\nvoltage2.2 V 1.00 1.65\nVVIT+voltage\n3 V 1.35 2.25V\nNt i i it t h h l d0.25 0.55 VCC\nVIT−Negative-going input threshold\nvoltage2.2 V 0.55 1.20\nVVIT−voltage\n3 V 0.75 1.65V\nVInput volta ge hysteresis (V IT+ − 2.2 V 0.2 1.0\nV VhysInput  voltage  hysteresis  (VIT+ \nVIT−) 3 V 0.3 1.0V\nRPullPull−up/pull−down resistor\n(not RST/NMI and JTAG pins)For pull−up: V IN = V SS, \nFor pull−down: V IN = V CC20 35 50 k/C0087\nCI Input Capacitance VIN = V SS or V CC 5 pF\ninputs − Ports P1, P2\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nt(int) External interrupt timingPort P1, P2: P1.x to P2.x, Externaltrigger puls width to set interrupt flag,\n(see Note 1) 2.2 V/3 V 20 ns\nNOTES: 1. An external signal sets the interrupt flag every time the minimum interrupt puls width t (int) is met. It may be set even with trigger signals\nshorter than t (int).\nleakage current − Ports P1 through P5, P7 through P10\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nIlkg(Px.x) High-impedance leakage current see Notes 1 and 2 2.2 V/3 V ±50 nA\nNOTES: 1. The leakage current is measured with V SS or V CC applied to the corresponding pin(s), unless otherwise noted.\n2. The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is\ndisabled.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n28 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\noutputs − Ports P1 through P5, P7 through P10\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nI(OHmax)  = −1.5 mA (see Notes 1) 2.2 V VCC−0.25 VCC\nV High level output voltageI(OHmax)  = −6 mA (see Notes 2) 2.2 V VCC−0.6 VCCV VOH High-level output voltageI(OHmax)  = −1.5 mA (see Notes 1) 3 V VCC−0.25 VCCV\nI(OHmax)  = −6 mA (see Notes 2) 3 V VCC−0.6 VCC\nI(OLmax)  = 1.5 mA (see Notes 1) 2.2 V VSS VSS+0.25\nV Low level output voltageI(OLmax)  = 6 mA (see Notes 2) 2.2 V VSS VSS+0.6\nV VOL Low-level output voltageI(OLmax)  = 1.5 mA (see Notes 1) 3 V VSS VSS+0.25V\nI(OLmax)  = 6 mA (see Notes 2) 3 V VSS VSS+0.6\nNOTES: 1. The maximum total current, I OHmax  and I OLmax , for all outputs combined, should not exceed ± 12 mA to hold the maximum\nvoltage drop specified.\n2. The maximum total current, I OHmax  and I OLmax , for all outputs combined, should not exceed ± 48 mA to hold the maximum\nvoltage drop specified.\noutput frequency − Ports P1 through P5, P7 through P10\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nfPort output frequenc y (withP1.4/TBCLK/SMCLK, \nC 20 pF R 1k/C0087against V /22.2 V 10 MHz\nfPx.yPort output  frequency  (with\nload)CL = 20 pF, R L = 1 k/C0087  against V CC/2\n(see Note 1 and 2) 3 V 12 MHz\nf Clock output frequencyP1.1/TA0/MCLK, P1.5/TACLK/ACLK,\nP1 4/TBCLK/SMCLK2.2 V 12 MHz\nfPort_CLK Clock output frequency P1.4/TBCLK/SMCLK, \nCL = 20 pF (see Note 2) 3 V 16 MHz\nNOTES: 1. Alternatively a resistive divider with 2 times 2 k /C0087 between V CC and V SS is used as load. The output is connected to the center tap\nof the divider.\n2. The output voltage reaches at least 10% and 90% V CC at the specified toggle frequency.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n29 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − outputs\nFigure 4VOL − Low-Level Output Voltage − V0.05.010.015.020.025.030.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC = 2.2 V\nP2.4TYPICAL LOW-LEVEL OUTPUT CURRENT\nvs\nLOW-LEVEL OUTPUT VOLTAGE\nTA = 25° C\nTA = 85° COLI − Typical Low-Level Output Current − mA\nFigure 5VOL − Low-Level Output Voltage − V0.05.010.015.020.025.030.035.040.045.050.055.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC = 3 V\nP2.4TYPICAL LOW-LEVEL OUTPUT CURRENT\nvs\nLOW-LEVEL OUTPUT VOLTAGE\nTA = 25° C\nTA = 85° COLI − Typical Low-Level Output Current − mA\nFigure 6VOH − High-Level Output Voltage − V−30.0−25.0−20.0−15.0−10.0−5.00.0\n0.0 0.5 1.0 1.5 2.0 2.5VCC = 2.2 V\nP2.4TYPICAL HIGH-LEVEL OUTPUT CURRENT\nvs\nHIGH-LEVEL OUTPUT VOLTAGE\nTA = 25° CTA = 85° COHI − Typical High-Level Output Current − mA\nFigure 7VOH − High-Level Output Voltage − V−55.0−50.0−45.0−40.0−35.0−30.0−25.0−20.0−15.0−10.0−5.00.0\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5VCC = 3 V\nP2.4TYPICAL HIGH-LEVEL OUTPUT CURRENT\nvs\nHIGH-LEVEL OUTPUT VOLTAGE\nTA = 25° CTA = 85° COHI − Typical High-Level Output Current − mA\nNOTE: One output loaded at a time.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n30 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nPOR/brownout reset (BOR) (see Notes 1 and 2)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVCC(start) (see Figure 8) dVCC/dt ≤ 3 V/s 0.7 ×  V(B_IT−) V\nV(B_IT−) (see Figure 8 through Figure 10) dVCC/dt ≤ 3 V/s 1.71 V\nVhys(B_IT−) (see Figure 8) dVCC/dt ≤ 3 V/s 70 130 180 mV\ntd(BOR) (see Figure 8) 2000 μs\nt(reset)Pulse length needed at RST /NMI pin\nto accepted reset internally2.2 V/3 V 2 μs\nNOTES: 1. The current consumption of the brownout module is already included in the I CC current consumption data.\nThe voltage level V (B_IT−)  + V hys(B_IT−)  is ≤ 1.8V.\n2. During power up, the CPU begins code execution following a period of t d(BOR)  after  VCC = V (B_IT−)  + Vhys(B_IT−) . The default FLL+\nsettings must not be changed until V CC ≥ VCC(min) , where V CC(min)  is the minimum supply voltage for the desired operating frequency.\nSee the MSP430x4xx Family User’s Guide (SLAU056)  for more information on the brownout/SVS circuit.\n01\ntd(BOR)VCC\nV(B_IT−)Vhys(B_IT−)\nVCC(start)\nFigure 8. POR/Brownout Reset (BOR) vs Supply Voltage\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n31 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − POR/brownout reset (BOR)\nVCC(drop)VCC\n3 Vtpw\n00.511.52\n0.001 1 1000Typical Conditions\n1 ns 1 ns\ntpw − Pulse Width − μ sVCC(drop)− V\ntpw − Pulse Width − μ sVCC = 3 V\nFigure 9. V CC(drop)  Level With a Square Voltage Drop to Generate a POR/Brownout Signal\nVCC\n00.511.52\nVCC(drop)tpw\ntpw − Pulse Width − μ sVCC(drop)− V3 V\n0.001 1 1000 tf tr\ntpw − Pulse Width − μ stf = trTypical ConditionsVCC = 3 V\nFigure 10. V CC(drop)  Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n32 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nSVS (supply voltage supervisor/monitor) (see Note 1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntdVCC/dt > 30 V/ms (see Figure 11) 5 150\nμs t(SVSR)dVCC/dt ≤ 30 V/ms 2000μs\ntd(SVSon) SVSon, switch from VLD = 0 to VLD ≠ 0, V CC = 3 V 150 300 μs\ntsettle VLD ≠  0 (see Note 2) 12 μs\nV(SVSstart) VLD ≠  0, V CC/dt ≤ 3 V/s (see Figure 11) 1.55 1.7 V\nVLD = 1 70 120 155 mV\nVhys(SVS_IT− )VCC/dt ≤ 3 V/s (see Figure 11)VLD = 2 .. 14V(SVS_IT−)  \nx 0.001V(SVS_IT−)\nx 0.016 Vhys(SVS _IT−)\nVCC/dt ≤ 3 V/s (see Figure 11), external voltage applied\non A7VLD = 15 4.4 10.4 mV\nVLD = 1 1.8 1.9 2.05\nVLD = 2 1.94 2.1 2.25\nVLD = 3 2.05 2.2 2.37\nVLD = 4 2.14 2.3 2.48\nVLD = 5 2.24 2.4 2.6\nVLD = 6 2.33 2.5 2.71\nVCC/dt≤3 V/s (see Figure 11)VLD = 7 2.46 2.65 2.86\nV(SVS IT )VCC/dt ≤ 3 V/s (see Figure 11)VLD = 8 2.58 2.8 3V V(SVS_IT−)VLD = 9 2.69 2.9 3.13V\nVLD = 10 2.83 3.05 3.29\nVLD = 11 2.94 3.2 3.42\nVLD = 12 3.11 3.35 3.61†\nVLD = 13 3.24 3.5 3.76†\nVLD = 14 3.43 3.7†3.99†\nVCC/dt ≤ 3 V/s (see Figure 11), external voltage applied\non A7VLD = 15 1.1 1.2 1.3\nICC(SVS)\n(see Note 1)VLD ≠  0, V CC = 2.2 V/3 V 10 15 μA\n†The recommended operating voltage range is limited to 3.6 V.\nNOTES: 1. The current consumption of the SVS module is not included in the I CC current consumption data.\n2. t settle is the settling time that the comparator output needs to have a stable level after VLD is switched VLD ≠ 0 to a different VLD\nvalue somewhere between 2 and 15. The overdrive is assumed to be > 50 mV.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n33 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265typical characteristics\nVCC(start)VCC\nV(B_IT−)\nBrownout\nRegionV(SVSstart)V(SVS_IT−)Software Sets VLD>0:\nSVS is Active\ntd(SVSR)\nundefinedVhys(SVS_IT−)\n01\ntd(BOR)Brownout\n01\ntd(SVSon)td(BOR)\n01Set PORBrown-\nOut\nRegion\nSVS Circuit is Active From VLD > to V CC < V( B_IT−)SVS OutVhys(B_IT−)\nFigure 11. SVS Reset (SVSR) vs Supply Voltage\n00.511.52\nVCCVCC\n1 ns 1 ns\nVCC(min)tpw\ntpw − Pulse Width − μ sVCC(min)− V\n3 V\n1 10 1000\ntf tr\nt − Pulse Width − μs100tpw\n3 V\ntf = trRectangular Drop\nTriangular DropVCC(min)\nFigure 12. V CC(min)  With a Square Voltage Drop and a Triangle Voltage Drop to Generate an SVS Signal\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n34 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted)\nDCO\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nf(DCOCLK) N(DCO)  = 01Eh, FN_8 = FN_4 = FN_3 = FN_2 = 0, D = 2, DCOPLUS =  0 2.2 V/3 V 1 MHz\nf FN 8 FN 4 FN 3 FN 2 0 DCOPLUS 12.2 V 0.3 0.65 1.25\nMHz f(DCO  = 2) FN_8 = FN_4 = FN_3 = FN_2 = 0, DCOPLUS = 13 V 0.3 0.7 1.3MHz\nf FN 8 FN 4 FN 3 FN 2 0 DCOPLUS 12.2 V 2.5 5.6 10.5\nMHz f(DCO  = 27) FN_8 = FN_4 = FN_3 = FN_2 = 0, DCOPLUS = 13 V 2.7 6.1 11.3MHz\nfFN_8 = FN_4 = FN_3 = 0, FN_2 = 1, DCOPLUS = 1 2.2 V 0.7 1.3 2.3\nMHz f(DCO  = 2)FN_8 = FN_4 = FN_3 = 0, FN_2 = 1, DCOPLUS  = 1\n3 V 0.8 1.5 2.5MHz\nf FN 8 FN 4 FN 3 0 FN 2 1 DOPLUS 12.2 V 5.7 10.8 18\nMHz f(DCO  = 27) FN_8 = FN_4 = FN_3 = 0, FN_2 = 1, DOPLUS = 13 V 6.5 12.1 20MHz\nf FN 8 FN 4 0 FN 3 1 FN 2 x DCOPLUS 12.2 V 1.2 2 3\nMHz f(DCO  = 2) FN_8 = FN_4 = 0, FN_3 =  1, FN_2 = x, DCOPLUS = 13 V 1.3 2.2 3.5MHz\nf FN 8 FN 4 0 FN 3 1 FN 2 x DCOPLUS 12.2 V 9 15.5 25\nMHz f(DCO  = 27) FN_8 = FN_4 = 0, FN_3 =  1, FN_2 = x, DCOPLUS = 13 V 10.3 17.9 28.5MHz\nf FN 8 0 FN 4 1 FN 3 FN 2 x DCOPLUS 12.2 V 1.8 2.8 4.2\nMHz f(DCO  = 2) FN_8 = 0, FN_4 =  1, FN_3 =  FN_2 = x, DCOPLUS = 13 V 2.1 3.4 5.2MHz\nf FN 8 0 FN 4 1 FN 3 FN 2 x DCOPLUS 12.2 V 13.5 21.5 33\nMHz f(DCO  = 27) FN_8 = 0, FN_4 = 1, FN_3 =  FN_2 = x, DCOPLUS = 13 V 16 26.6 41MHz\nf FN 8 1 FN 4 FN 3 FN 2 x DCOPLUS 12.2 V 2.8 4.2 6.2\nMHz f(DCO  = 2) FN_8 = 1, FN_4 = FN_3 = FN_2 = x, DCOPLUS = 13 V 4.2 6.3 9.2MHz\nf FN 8 1 FN 4 FN 3 FN 2 x DCOPLUS 12.2 V 21 32 46\nMHz f(DCO  = 27) FN_8 = 1, FN_4 = FN_3 = FN_2 = x, DCOPLUS = 13 V 30 46 70MHz\nSStep size between adjacent DCO taps:\nS f /f1 < TAP ≤ 20 1.06 1.11\nSn Sn = fDCO(Tap  n+1) / fDCO(Tap  n) \n(see Figure 14 for taps 21 to 27) TAP = 27 1.07 1.17\nDt Temperature drift, N (DCO) = 01Eh, FN_8 = FN_4 = FN_3 = FN_2 = 0, 2.2 V –0.2 –0.3 –0.4\n%//C0095CDt Temperature  drift, N(DCO)  = 01Eh , FN_8 = FN_4 = FN_3 = FN_2 = 0,\nD = 2, DCOPLUS = 0 3 V –0.2 –0.3 –0.4%//C0095C\nDVDrift with V CC variation, N (DCO)  = 01Eh, FN_8 = FN_4 = FN_3 = FN_2 = 0,\nD =  2, DCOPLUS = 02.2 V/3 V 0 5 15 %/V\nTA − °C VCC − Vf(DCO)\nf(DCO20 /C0053C)f(DCO)\nf(DCO3V)\n1.8 3.0 2.4 3.61.0\n20 60 40 851.0\n0 −20 −40 0\nFigure 13. DCO Frequency vs Supply Voltage V CC and vs Ambient Temperature\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n35 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted)ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ\nÎÎÎÎÎÎÎÎÎÎÎÎÎ\nÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ\nÎÎÎÎÎÎÎÎÎÎÎÎÎ\n12 7 201.111.17\nDCO TapSn - Stepsize Ratio between DCO Taps\nMinMax\n1.07\n1.06\nFigure 14. DCO Tap Step Size\nFN_2=0\nFN_3=0\nFN_4=0\nFN_8=0FN_2=1FN_3=0\nFN_4=0\nFN_8=0FN_2=x\nFN_3=1\nFN_4=0\nFN_8=0FN_2=xFN_3=x\nFN_4=1FN_8=0FN_2=xFN_3=x\nFN_4=x\nFN_8=1Legend\nTolerance at Tap 27\nTolerance at Tap 2DCO Frequency\nAdjusted by Bits\n29 to 25 in SCFI1 {N(DCO)}\nOverlapping DCO Ranges:\nuninterrupted frequency rangef(DCO)\nFigure 15. Five Overlapping DCO Ranges Controlled by FN_x Bits\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n36 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\ncrystal oscillator, LFXT1, low-frequency modes (see Note 4)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfLFXT1,  LFLFXT1 oscillator crystal\nfrequency, LF modeXTS_FLL = 0, LFXT1DIG = 0 1.8 V−3.6 V 32, 768 Hz\nfLFXT1,  LF, logicLFXT1 oscillator logic levelsquare-wave input frequency,\nLF modeXTS_FLL = 0, LFXT1DIG = 1, \nXCAPx = 01.8 V−3.6 V 10, 000 32, 768 Hz\nOAOscillation allowance for LFXTS_FLL = 0, LFXT1DIG = 0, f\nLFXT1,  LF = 32,768 kHz, \nCL, eff = 6 pF500\nk/C0087 OALFOscillation  allowance  for LF\ncrystals XTS_FLL = 0, LFXT1DIG = 0, f\nLFXT1,  LF = 32,768 kHz, \nCL, eff = 12 pF200k/C0087\nXTS_FLL = 0, XCAPx = 0 1\nCIntegrated effective load\ncapacitance LF modeXTS_FLL = 0, XCAPx = 1 5.5\npF CL, eff capacitance, LF mode \n(see Note 1)XTS_FLL = 0, XCAPx = 2 8.5pF\n(see Note  1)\nXTS_FLL = 0, XCAPx = 3 11\nDuty Cycle LF modeXTS_FLL = 0, Measured at P1.4/ACLK, \nf\nLFXT1,  LF = 32, 768 Hz2.2 V/3 V 30 50 70 %\nfFault,  LFOscillator fault frequency, \nLF mode (see Note 3)XTS_FLL = 0 (see Note 2) 2.2 V/3 V 10 10, 000 Hz\nNOTES: 1. Includes parasitic bond and package capacitance (approximately 2pF per pin).\nSince the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For acorrect setup the effective load capacitance should always match the specification of the used crystal.\n2. Measured with logic level input frequency but also applies to operation with crystals.3. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag.\nFrequencies in between might set the flag.\n4. To improve EMI on the LFXT1 oscillator the following guidelines should be observed.\n−  Keep as short of a trace as possible between the device and the crystal.\n−  Design a good ground plane around the oscillator pins.\n−  Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.\n−  Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.\n−  Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.\n−  If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.\n−  Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other\ndocumentation. This signal is no longer required for the serial programming adapter.\ncrystal oscillator, LFXT1, high-frequency mode\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nf XT1 oscillator crystal frequency XTS FLL 1 Ceramic resonator1.8 V−3.6 V 0.45 4\nMHz fXT1 XT1 oscillator crystal frequency XTS_FLL = 1, Ceramic resonator2.7 V−3.6 V 0.45 8MHz\nf XT1 oscillator crystal frequency XTS FLL 1 Crystal1.8 V−3.6 V 1 4\nMHz fXT1 XT1 oscillator crystal frequency XTS_FLL = 1, Crystal2.7 V−3.6 V 1 8MHz\nCL, effIntegrated effective Load\nCapacitance (see Note 1)XTS_FLL = 1, XCAPx = 0 (see Note 2)1 pF\nDuty Cycle Measured at P1.4/ACLK 2.2 V/3 V 40 50 60 %\nNOTES: 1. Includes parasitic bond and package capacitance (approximately 2pF per pin).\nSince the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For a\ncorrect setup the effective load capacitance should always match the specification of the used crystal.\n2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n37 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\ncrystal oscillator, XT2 oscillator (see Note 5)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfXT2,  0XT2 oscillator crystal frequency,\nmode 0XT2Sx = 0 1.8 V − 3.6 V 0.4 1MHz\nfXT2,  1XT2 oscillator crystal frequency,mode 1XT2Sx = 1 1.8 V − 3.6 V 1 4MHz\nXT2 ill t t l f1.8 V − 3.6 V 2 10\nfXT2,  2XT2 oscillator crystal frequency,\nmode 2XT2Sx = 2 2.2 V − 3.6 V 2 12 MHz fXT2, 2mode 2XT2Sx   2\n3.0 V − 3.6 V 2 16MHz\nXT2 ill t l i l l1.8 V − 3.6 V 0.4 10\nfXT2,  logicXT2 oscillator logic level\nsquare -wave input frequencyXT2Sx = 3 2.2 V − 3.6 V 0.4 12 MHz fXT2, logicsquare-wave input frequencyXT2Sx   3\n3.0 V − 3.6 V 0.4 16MHz\nXT2Sx = 0, f\nXT2 = 1 MHz, C L, eff = 15 pF2700\nOAXT2Oscillation allowance for HFcrystals (see Figure 16)XT2Sx = 1f\nLFXT1,  HF = 4 MHz, \nCL, eff = 15 pF800/C0087crystals  (see Figure  16)\nXT2Sx = 2f\nLFXT1,  HF = 16 MHz, \nCL, eff = 15 pF300\nCL, effIntegrated effective loadcapacitance (see Note 1)(see Note 2) 1 pF\nDuty cycleMeasured at P1.4/ACLK, f\nXT2 = 10 MHz2.2 V/3 V 40 50 60\n% Duty cycle\nMeasured at P1.4/ACLK, f\nXT2 = 16 MHz3 V 40 50 60%\nfFault,  XT2Oscillator fault frequency(see Note 4)XT2Sx = 3 (see Note 3) 2.2 V/3 V 30 300 kHz\nNOTES: 1. Includes parasitic bond and package capacitance (approximately 2pF per pin).\nSince the PCB adds additional capacitance it is recommended to verify the correct load by measuring the ACLK frequency. For acorrect setup the effective load capacitance should always match the specification of the used crystal.\n2. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.3. Measured with logic level input frequency but also applies to operation with crystals.4. Frequencies below the MIN specification will set the fault flag, frequencies above the MAX specification will not set the fault flag.\nFrequencies in between might set the flag.\n5. To improve EMI on the XT2 oscillator the following guidelines should be observed.\n−  Keep traces as short as possible between the device and the crystal.\n−  Design a good ground plane around the oscillator pins.\n−  Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.\n−  Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.\n−  Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.\n−  If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.\n−  Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other\ndocumentation. This signal is no longer required for the serial programming adapter.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n38 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\ntypical characteristics − XT2 oscillator\nCrystal Frequency − MHz10.00100.001000.0010000.00100000.00\n0.10 1.00 10.00 100.00Oscillation Allowance − OhmsXT2Sx = 0XT2Sx = 2\nXT2Sx = 1\nFigure 16. Oscillation Allowance vs Crystal Frequency, C L, eff = 15 pF, T A = 25° C\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n39 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\nwake-up LPM3\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nf = 1 MHz 6\ntd(LPM3 ) Delay time f = 2 MHz VCC = 2.2 V/3 V 6 μs td(LPM3) Delay  time\nf = 3 MHzVCC = 2.2 V/3 V\n6μs\nLCD_A\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVCC(LCD) Supply voltage rangeCharge pump enabled\n(LCDCPEN = 1, VLCDx >  0000)2.2 3.6 V\nCLCDCapacitor on LCDCAP(see Note 1) Charge pump enabled (LCDCPEN = 1, VLCDx >  0000)4.7 μF\nICC(LCD) Supply currentVLCD(typ)  = 3V, LCDCPEN = 1,  VLCDx =  1000, \nAll segments on, f LCD =   f ACLK /32, \nNo LCD connected (see Note 2), T A = 25° C2.2 V 3.8 μA\nfLCD LCD frequency 1.1 kHz\nVLCDx = 0000 VCC\nVLCDx = 0001 2.60\nVLCDx = 0010 2.66\nVLCDx = 0011 2.72\nVLCDx = 0100 2.78\nVLCDx = 0101 2.84\nVLCDx = 0110 2.90\nV LCD voltageVLCDx = 0111 2.96\nV VLCD LCD voltageVLCDx = 1000 3.02V\nVLCDx = 1001 3.08\nVLCDx = 1010 3.14\nVLCDx = 1011 3.20\nVLCDx = 1100 3.26\nVLCDx = 1101 3.32\nVLCDx = 1110 3.38\nVLCDx = 1111 3.44 3.60\nRLCDLCD driver outputimpedance VLCD = 3V, LCDCPEN = 1, \nVLCDx = 1000, I LOAD  = ±10μA2.2 V 10 kΩ\nNOTES: 1. Enabling the internal charge pump with an external capacitor smaller than the minimum specified might damage the device.\n2. Connecting an actual display will increase the current consumption depending on the size of the LCD.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n40 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\nComparator_A (see Note 1)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nI CAON 1 CARSEL 0 CAREF 02.2 V 25 40\nA I(CC) CAON = 1, CARSEL = 0, CAREF = 03 V 45 60μA\nICAON = 1, CARSEL = 0, CAREF =\n1/2/32.2 V 30 50\nA I(Refladder/RefDiode) 1/2/3,\nNo load at P1.6/CA0 and P1.7/CA1 3 V 45 80μA\nV(Ref025)Voltage @ 0.25 VCCnode\nVCCPCA0 = 1, CARSEL = 1, CAREF = 1,\nNo load at P1.6/CA0 and P1.7/CA12.2 V/3 V 0.23 0.24 0.25\nV(Ref050)Voltage @ 0.5 VCCnode\nVCCPCA0 = 1, CARSEL = 1, CAREF = 2,No load at P1.6/CA0 and P1.7/CA12.2 V/3 V 0.47 0.48 0.5\nVSee Fi gure 17 andPCA0 = 1, CARSEL = 1, CAREF = 3,\nNo load at P1 6/CA0 and P1 7/CA12.2 V 390 480 540\nmV V(RefVT)See Figure  17 and\nFigure 18No load at P1.6/CA0 and P1.7/CA1, \nTA = 85°C 3 V 400 490 550mV\nVICCommon-mode input\nvoltage rangeCAON = 1 2.2 V/3 V 0 VCC−1 V\nVp−VS Offset voltage See Note 2 2.2 V/3 V −30 30 mV\nVhys Input hysteresis CAON = 1 2.2 V/3 V 0 0.7 1.4 mV\nTA = 25° C, 2.2 V 80 165 300\nns\nt see Note 3TA = 25C,\nOverdrive 10 mV, without filter: CAF = 0 3 V 70 120 240ns\nt(response  LH and HL), see Note 3\nTA = 25° C 2.2 V 1.4 1.9 2.8\nsTA = 25C\nOverdrive 10 mV, with filter: CAF = 1 3 V 0.9 1.5 2.2μs\nNOTES: 1. The leakage current for the Comparator_A terminals is identical to I lkg(Px.x)  specification.\n2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements.\nThe two successive measurements are then summed together.\n3. The response time is measured at P1.6/CA0 with an input voltage step and the Comparator_A already enabled (CAON = 1). If CAON\nis set at the same time, a settling time of up to 300 ns is added to the response time.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n41 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\ntypical characteristics\nTA − Free-Air Temperature − ° C400450500550600650\n−45 −25 −5 15 35 55 75 95VCC = 3 V\nFigure 17. V (RefVT ) vs TemperatureVREF− Reference Voltage − mVTypicalREFERENCE VOLTAGE\nvs\nFREE-AIR TEMPERATURE\nFigure 18. V (RefVT ) vs TemperatureTA − Free-Air Temperature − ° C400450500550600650\n−45 −25 −5 15 35 55 75 95VCC = 2.2 V\nTypicalREFERENCE VOLTAGE\nvs\nFREE-AIR TEMPERATUREVREF− Reference Voltage − mV\n_+CAON\n0\n1V+01CAF\nLow-Pass Filter\nτ ≈ 2 μsTo Internal\nModules\nSet CAIFG\nFlagCAOUTV−VCC\n10 V\n0\nFigure 19. Block Diagram of Comparator_A Module\nOverdrive VCAOUT\nt(response) V+V−\n400 mV\nFigure 20. Overdrive Definition\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n42 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nTimer_A\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nf Timer A clock frequencyInternal: SMCLK, ACLK, \nExternal: TACLK INCLK2.2 V 10\nMHz fTA Timer_A clock frequency External: TACLK, INCLK, \nDuty Cycle = 50% ± 10% 3 V 16MHz\ntTA, cap Timer_A, capture timing TA0, TA1, TA2 2.2 V/3 V 20 ns\nTimer_B\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nf Timer B clock frequencyInternal: SMCLK, ACLK, \nExternal: TBCLK2.2 V 10\nMHz fTB Timer_B clock frequency External: TBCLK, Duty Cycle = 50% ± 10%\n3 V 16MHz\ntTB, cap Timer_B, capture timing TB0, TB1, TB2 2.2 V/3 V 20 ns\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n43 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nUSCI (UART mode)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfUSCI USCI input clock frequencyInternal: SMCLK, ACLK\nExternal: UCLK\nDuty Cycle = 50% ±  10%fSYSTEM MHz\nfBITCLKBITCLK clock frequency\n(equals Baudrate in MBaud)2.2V /3 V 1MHz\ntUART receive de glitch time 2.2 V 50 150 600 ns\ntτUART  receive  deglitch  time\n(see Note 1) 3 V 50 100 600 ns\nNOTES: 1. Pulses on the UART receive input (UCxRX) shorter than the UART receive deglich time are suppressed. To ensure that pulses are\ncorrectly recognized their width should exceed the maximum specification of the deglitch time.\nUSCI (SPI master mode) (see Figure 21 and Figure 22)\nPARAMETER TEST CONDITIONS VCC MIN MAX UNIT\nfUSCI USCI input clock frequencySMCLK, ACLKDuty Cycle = 50% ±  10%fSYSTEM MHz\nt SOMI input data setup time2.2 V 110 ns\ntSU, MI SOMI input data setup time3 V 75 ns\nt SOMI input data hold time2.2 V 0 ns\ntHD, MI SOMI input data hold time3 V 0 ns\nt SIMO output data valid timeUCLK ed ge to SIMO valid, 2.2 V 30 ns\ntVALID,  MO SIMO output data valid timeUCLK  edge  to SIMO  valid, \nCL = 20 pF 3 V 20 ns\nNOTE: fUCxCLK/C00431\n2tLO/C0324HI with tLO/C0324HI/C0119max(tVALID,MO(USCI) /C0041tSU,SI(Slave), tSU,MI(USCI) /C0041tVALID,SO(Slave) ).\nFor the slave’s parameters t SU, SI(Slave)  and t VALID,  SO(Slave)  see the SPI parameters of the attached slave.\nUSCI (SPI slave mode) (see Figure 23 and Figure 24)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\ntSTE,  LEADSTE lead timeSTE low to clock2.2 V/3 V 50 ns\ntSTE,  LAGSTE lag timeLast clock to STE high2.2 V/3 V 10 ns\ntSTE,  ACCSTE access timeSTE low to SOMI data out2.2 V/3 V 50 ns\ntSTE,  DISSTE disable timeSTE high to SOMI high impedance2.2 V/3 V 50 ns\nt SIMO input data setup time2.2 V 20 ns\ntSU, SI SIMO input data setup time3 V 15 ns\nt SIMO input data hold time2.2 V 10 ns\ntHD, SI SIMO input data hold time3 V 10 ns\nt SOMI output data valid timeUCLK ed ge to SOMI valid, 2.2 V 75 110 ns\ntVALID,  SO SOMI output data valid timeUCLK  edge  to SOMI  valid, \nCL = 20 pF 3 V 50 75 ns\nNOTE: fUCxCLK/C00431\n2tLO/C0324HI with tLO/C0324HI/C0119max(tVALID,MO(Master) /C0041tSU,SI(USCI), tSU,MI(Master) /C0041tVALID,SO(USCI) ).\nFor the master’s parameters t SU, MI(Master)  and t VALID,  MO(Master)  see the SPI parameters of the attached master.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n44 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nUCLKCKPL=0\nCKPL=1\nSIMO1/fUCxCLK\ntLO/HI tLO/HI\nSOMItSU,MI\ntHD,MI\ntVALID,MO\nFigure 21. SPI Master Mode, CKPH = 0\nUCLKCKPL=0CKPL=1\nSIMO1/fUCxCLK\ntLO/HI tLO/HI\nSOMItSU,MItHD,MI\ntVALID,MO\nFigure 22. SPI Master Mode, CKPH = 1\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n45 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nSTE\nUCLKCKPL=0\nCKPL=1\nSOMItSTE,ACC tSTE,DIS1/fUCxCLK\ntLO/HI tLO/HI\nSIMOtSU,SI\ntHD,SI\ntVALID,SOtSTE,LEAD tSTE,LAG\nFigure 23. SPI Slave Mode, CKPH = 0\nSTE\nUCLKCKPL=0CKPL=1tSTE,LEAD tSTE,LAG\ntSTE,ACC tSTE,DIStLO/HI tLO/HI\ntSU,SItHD,SI\ntVALID,SO\nSOMISIMO1/fUCxCLK\nFigure 24. SPI Slave Mode, CKPH = 1\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n46 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nUSCI (I2C mode) (see Figure 25)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nfUSCI USCI input clock frequencyInternal: SMCLK, ACLK\nExternal: UCLK\nDuty cycle = 50% ± 10%fSYSTEM MHz\nfSCL SCL clock frequency 2.2 V/3 V 0 400 kHz\nt Hold time (repeated) STARTfSCL ≤ 100 kHz 2.2 V/3 V 4.0\nus tHD, STA Hold time (repeated) STARTfSCL > 100 kHz 2.2 V/3 V 0.6us\nt Setup time for a repeated STARTfSCL ≤ 100 kHz 2.2 V/3 V 4.7\nus tSU, STA Setup time for a repeated STARTfSCL > 100 kHz 2.2 V/3 V 0.6us\ntHD, DAT Data hold time 2.2 V/3 V 0 ns\ntSU, DAT Data setup time 2.2 V/3 V 250 ns\ntSU, STO Setup time for STOP 2.2 V/3 V 4.0 us\nt Pulse width of spikes suppressed by input filter2.2 V 50 150 600\nns tSP Pulse width of spikes suppressed by input filter3 V 50 100 600ns\nSDA\nSCL1/fSCL\ntHD,DATtSU,DATtHD,STA tSU,STA tHD,STA\ntSU,STOtSP\nFigure 25. I2C Mode Timing\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n47 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\nSD16_A, power supply and recommended operating conditions\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nAVCCAnalog supply\nvoltageAVCC = DV CC\nAVSS = DV SS = 0V2.5 3.6 V\nSD16LP =0,GAIN: 1, 2 3 V 730 1050\nAnalog supply\nt1 t iSD16LP  = 0, \nfSD16 = 1 MHz, GAIN: 4, 8, 16 3 V 810 1150\nISD16current: 1 active\nSD16 A channelfSD16  1 MHz,  \nSD16OSR = 256GAIN: 32 3 V 1160 1700μA ISD16 SD16 _A channel\nincluding internal\nreferenceSD16LP = 1, \nf 0 5 MHzGAIN: 1 3 V 720 1030μA\nreference fSD16 = 0.5 MHz, \nSD16OSR = 256 GAIN: 32 3 V 810 1150\nfAnalog front-end\ninput clockSD16LP = 0 (Low power mode disabled) 3 V 0.03 1 1.1\nMHz fSD16 input clock\nfrequency SD16LP = 1 (Low power mode enabled) 3 V 0.03 0.5MHz\nSD16_A, input range (see Note 1)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVDifferential full scale Bipolar mode, SD16UNI = 0 −VREF/2GAIN +VREF/2GAIN\nmV VID, FSRDifferential  full scale\ninput voltage range Unipolar mode, SD16UNI = 1 0 +VREF/2GAINmV\nSD16GAINx = 1 ±500\nDifferential input SD16GAINx = 2 ±250\nVDifferential  input\nvoltage range for\nspecified SD16REFON 1SD16GAINx = 4 ±125\nmV VID specified\nperformanceSD16REFON = 1SD16GAINx = 8 ±62mV\nperformance\n(see Note 2) SD16GAINx = 16 ±31 (see Note  2)\nSD16GAINx = 32 ±15\nZInput impedance\n(one input pin to f 1 MHzSD16GAINx = 1 3 V 200\nkΩ ZI (one input pin toAV\nSS)fSD16 = 1 MHz\nSD16GAINx = 32 3 V 75kΩ\nZDifferential  input\nimpedance f 1 MHz SD16GAINx = 1 3 V 300 400\nkΩ ZID impedance (IN+ to IN−)f\nSD16 = 1 MHz\nSD16GAINx = 32 3 V 100 150kΩ\nVIAbsolute input\nvoltage rangeAVSS -1V AVCC V\nVICCommon-modeinput voltage rangeAVSS -1V AVCC V\nNOTES: 1. All parameters pertain to each SD16_A channel.\n2. The analog input range depends on the reference voltage applied to V REF. If V REF is sourced externally, the full-scale range\nis defined by V FSR+  = +(V REF/2)/GAIN and V FSR− = −(V REF/2)/GAIN. The analog input range should not exceed 80% of\nVFSR+  or V FSR−.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n48 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\nSD16_A, performance (f SD16 = 1MHz, SD16OSRx = 256, SD16REFON = 1)\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nSD16GAINx = 1, \nSignal Amplitude V PP  =  500 mV3 V 83 85\nSD16GAINx = 2, Signal Amplitude V\nPP  =  250 mV3 V 81 84\nSINADSignal-to-noise +SD16GAINx = 4, \nSignal Amplitude V PP  =  125 mVfIN = 50 Hz, 100 Hz3 V 76 79\ndB SINADSignal to noise  +\ndistortion ratio SD16GAINx = 8, \nSignal Amplitude V PP  =  62 mVfIN = 50 Hz, 100 Hz\n(see Notes 1 and 2)\n3 V 70 75dB\nSD16GAINx = 16, Signal Amplitude V\nPP  =  31 mV3 V 66 70\nSD16GAINx = 32, Signal Amplitude V\nPP  =  15 mV3 V 62 65\nSD16GAINx = 1 3 V 0.97 1.00 1.02\nSD16GAINx = 2 3 V 1.90 1.96 2.02\nGSD16GAINx = 4 3 V 3.76 3.86 3.96\nGNominal gain SD16GAINx = 8 3 V 7.36 7.62 7.84\nSD16GAINx = 16 3 V 14.56 15.04 15.52\nSD16GAINx = 32 3 V 27.20 28.35 29.76\nE Offset errorSD16GAINx = 1 3 V ±0.2\n%FSR EOS Offset errorSD16GAINx = 32 3 V ±1.5%FSR\ndE /dTOffset error temperature SD16GAINx = 1 3 V ±4 ±20 ppmdEOS/dTOffset  error  temperature\ncoefficient SD16GAINx = 32 3 V ±20 ±100ppm\nFSR/ /C0095C\nCMRRCommon-mode rejectionSD16GAINx = 1, Common-mode input signal:\nVID = 500 mV, f IN = 50 Hz, 100 Hz3 V >90\ndB CMRRCommon mode  rejection\nratio SD16GAINx = 32, Common-mode input signal:V\nID = 16 mV, f IN = 50 Hz, 100 Hz3 V >75dB\nAC PSRRAC power supplyrejection ratioSD16GAINx = 1, V CC = 3V ±  100mV, f Vcc = 50 Hz 3 V >80 dB\nXT Crosstalk SD16GAINx = 1, V ID = 500 mV, f IN = 50 Hz, 100 Hz 3 V <−100 dB\nNOTES: 1. The following voltages were applied to the SD16 inputs:\nVIN, A+(t) = 1.2V + V PP/2 × sin(2π  × fIN × t)\nVIN, A−(t) = 1.2V − V PP/2 × sin(2π  × fIN × t)\nresulting in a differential voltage of V diff = V IN, A+(t) − V IN, A−(t) = V PP × sin(2π  × fIN × t)\n2. The SINAD performance of the SD16_A maybe degraded. See errata sheet.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n49 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\ntypical characteristics − SD16_A SNR/SINAD performance over OSR\nOSR50.055.060.065.070.075.080.085.090.095.0100.0\n10.00 100.00 1000.00SNR/SINAD − dB\nFigure 26. SNR/SINAD performance over OSR, f SD16 = 1MHz, SD16REFON = 1, SD16GAINx = 1\nVIN(t) = 1.2V + 500mV /C0121 sin(2 /C0112 /C0121 50Hz /C0121 t)SINADSNR\nSD16_A, temperature sensor and built-in V CC sense\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nTCSensorSensor temperature\ncoefficient1.18 1.32 1.46 mV/K\nVOffset,  sensor Sensor offset voltage −100 100 mV\nSt t l tTemperature sensor voltage at T A = 85° C 3 V 435 475 515\nVSensorSensor output voltage\n(see Note 2)Temperature sensor voltage at T A = 25° C 3 V 355 395 435 mV VSensor(see Note 2)\nTemperature sensor voltage at T A = 0°C 3 V 320 360 400mV\nVCC, Sense VCC divider at input 5 fSD16 = 32kHz, SD16OSRx = 256, SD16REFON = 1 0.08 1/11 0.10 VCC\nRSource,  VCCSource resistance ofV\nCC divider at input 5500 kΩ\nNOTES: 1. The following formula can be used to calculate the temperature sensor output voltage:\nVSensor,  typ = TC Sensor  ( 273 + T [° C] ) + V Offset,  sensor  [mV]\n2. Results based on characterization and/or production test, not TC Sensor  or V Offset,  sensor .\nMeasured with f SD16 = 1MHz, SD16OSRx = 256, SD16REFON = 1.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n50 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended operating free-air temperature (unless otherwise\nnoted) (continued)\nSD16_A, built-in voltage reference\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVREFInternal reference\nvoltageSD16REFON = 1, SD16VMIDON = 0 3 V 1.14 1.20 1.26 V\nIREFReference supplycurrentSD16REFON = 1, SD16VMIDON = 0 3 V 175 260 μA\nTC Temperature coefficient SD16REFON = 1, SD16VMIDON = 0 (see Note 1) 3 V 18 50 ppm/K\nCREF VREF load capacitance SD16REFON = 1, SD16VMIDON = 0 (see Note 2) 100 nF\nILOADVREF(I)  maximum load\ncurrentSD16REFON = 1, SD16VMIDON = 0 3 V ±200 nA\ntON Turn on timeSD16REFON = 0−>1, SD16VMIDON = 0, C\nREF = 100nF3 V 5 ms\nDC PSRDC Power SupplyRejection Δ V\nREF/ΔVCCSD16REFON = 1, SD16VMIDON = 0, V\nCC = 2.5V - 3.6V100 uV/V\nNOTES: 1. Calculated using the box method: (MAX(-40...85 °C) − MIN(-40...85° C)) / MIN(−40...85° C) / (85° C − (-40° C))\n2. There is no capacitance required on V REF. However, a capacitance of at least 100nF is recommended to reduce any reference\nvoltage noise.\nSD16_A, reference output buffer\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVREF,  BUFReference buffer outputvoltageSD16REFON = 1, SD16VMIDON = 1 3 V 1.2 V\nIREF,  BUFReference Supply +Reference output buffer\nquiescent current SD16REFON = 1, SD16VMIDON = 1 3 V 385 600 μA\nCREF(O)Required load\ncapacitance on V REFSD16REFON = 1, SD16VMIDON = 1 470 nF\nILOAD,  MaxMaximum load currenton V\nREFSD16REFON = 1, SD16VMIDON = 1 3 V ±1 mA\nMaximum voltagevariation vs. load current|ILOAD | = 0 to 1mA 3 V −15 +15 mV\ntON Turn on timeSD16REFON = 0−>1, SD16VMIDON = 0−>1, C\nREF = 470nF3 V 100 μs\nSD16_A, external reference input\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVREF(I) Input voltage range SD16REFON = 0 3 V 1.0 1.25 1.5 V\nIREF(I) Input current SD16REFON = 0 3 V 50 nA\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n51 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265electrical characteristics over recommended ranges of supply voltage and operating free-air\ntemperature (unless otherwise noted) (continued)\nflash memory\nPARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT\nVCC(PGM/\nERASE)Program and Erase supply voltage 2.2 3.6 V\nfFTG Flash Timing Generator frequency 257 476 kHz\nIPGM Supply current from V CC during program 2.2 V/3.6 V 3 5 mA\nIERASE Supply current from V CC during erase 2.2 V/3.6 V 3 7 mA\ntCPT Cumulative program time (see Note 1) 2.2 V/3.6 V 10 ms\ntCMErase Cumulative mass erase time 2.2 V/3.6 V 20 ms\nProgram/Erase endurance 104105cycles\ntRetention Data retention duration TJ = 25° C 100 years\ntWord Word or byte program time 30\ntBlock,  0 Block program time for 1st byte or word 25\ntBlock,  1-63 Block program time for each additional byte or word\nsee Note 218\nttBlock,  End Block program end-sequence wait timesee Note 26tFTG\ntMass  Erase Mass erase time 10593\ntSeg Erase Segment erase time 4819\nNOTES: 1. The cum ulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming\nmethods: individual word/byte write and block write modes.\n2. These values are hardwired into the Flash Controller’s state machine (t FTG = 1/f FTG).\nRAM\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nV(RAMh) RAM retention supply voltage (see Note 1) CPU halted 1.6 V\nNOTE 1: This parameter defines the minimum supply voltage V CC when the data in RAM remains unchanged. No program execution should\nhappen during this supply voltage condition.\nJTAG interface\nPARAMETERTEST\nCONDITIONSVCC MIN NOM MAX UNIT\nf TCK input frequency see Note 12.2 V 0 5 MHz\nfTCK TCK input frequency see Note 13 V 0 10 MHz\nRInternal Internal pull-up resistance on TMS, TCK, TDI/TCLK see Note 2 2.2 V/ 3 V 20 35 50 kΩ\nNOTES: 1. f TCK may be restricted to meet the timing requirements of the module selected.\n2. TMS, TDI/TCLK, and TCK pull-up resistors are implemented in all versions.\nJTAG fuse (see Note 1)\nPARAMETERTEST\nCONDITIONSVCC MIN MAX UNIT\nVCC(FB) Supply voltage during fuse-blow condition TA = 25° C 2.5 V\nVFB Voltage level on TDI/TCLK for fuse-blow: F versions 6 7 V\nIFB Supply current into TDI/TCLK during fuse blow 100 mA\ntFB Time to blow fuse 1 ms\nNOTES: 1. Once the fuse is blown, no further access to the MSP430 JT AG/T est and emulation features is possible. The JTAG block is switched\nto bypass mode.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n52 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265APPLICATION INFORMATION\nPort P1, P1.0 to P1.5, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input1: Output\nP1SEL.x10 P1DIR.x\nP1IN.x\nP1IRQ.xDEN\nModule X IN10\nModule X OUTP1OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xP1.0/TA0\nP1.1/TA0/MCLKP1.2/TA1P1.3/TBOUTH/SVSOUTP1.4/TBCLK/SMCLKP1.5/TACLK/ACLK10 DVSS\nDVCCP1REN.xCAPD.xPad Logic\nDVSSDVSS\n1\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n53 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P1 (P1.0 to P1.5) pin functions\nPIN NAME (P1 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P1.X) X FUNCTIONP1DIR.x P1SEL.x CAPD.x\nP1.0/TA0 0P1.0 (I/O) I: 0, O: 1 0 0\nTimer_A3.CCI0A 0 1 0\nTimer_A3.TA0 1 1 0\nInput buffer disabled (see Note 2) X X 1\nP1.1/TA0/MCLK 1P1.1 (I/O) I: 0, O: 1 0 0\nTimer_A3.CCI0B 0 1 0\nMCLK 1 1 0\nInput buffer disabled (see Note 2) X X 1\nP1.2/TA1 2P1.2 (I/O) I: 0, O: 1 0 0\nTimer_A3.CCI1A 0 1 0\nTimer_A3.TA1 1 1 0\nInput buffer disabled (see Note 2) X X 1\nP1.3/ 3P1.3 (I/O) I: 0, O: 1 0 0\nTBOUTH/SVSOUTTimer_B7.TBOUTH 0 1 0\nSVSOUT 1 1 0\nInput buffer disabled (see Note 2) X X 1\nP1.4/TBCLK/SMCLK 4P1.4 (I/O) I: 0, O: 1 0 0\nTimer_B7.TBCLK 0 1 0\nSMCLK 1 1 0\nInput buffer disabled (see Note 2) X X 1\nP1.5/TACLK/ACLK 5P1.5 (I/O) I: 0, O: 1 0 0\nTimer_A3.TACLK 0 1 0\nACLK 1 1 0\nInput buffer disabled (see Note 2) X X 1\nNOTES: 1. X: Don’t care.\n2. Setting the CAPD.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applyin g\nanalog signals.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n54 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P1, P1.6, P1.7, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input1: Output\nP1SEL.x10 P1DIR.x\nP1IN.x\nP1IRQ.xDEN\nModule X IN10\nModule X OUTP1OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP1SEL.x\nP1IES.xP1IFG.xP1IE.xP1.6/CA0\nP1.7/CA110 DVSS\nDVCCP1REN.xCAPD.xPad Logic\nFrom Comparator_ATo Comparator_A\n1\nPort P1 (P1.6 and P1.7) pin functions\nPIN NAME (P1 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P1.X) X FUNCTIONP1DIR.x P1SEL.x CAPD.x\nP1.6/CA0 6P1.6 (I/O) I: 0, O: 1 0 0\nCA0 (see Note 2) X X 1\nP1.7/CA1 7P1.7 (I/O) I: 0, O: 1 0 0\nCA1 (see Note 2) X X 1\nNOTES: 1. X: Don’t care.\n2. Setting the CAPD.x bit disables the output driver as well as the input schmitt trigger to prevent parasitic cross currents when applyin g\nanalog signals.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n55 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P2, P2.0, P2.6  to P2.7, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.x10 P2DIR.x\nP2IN.x\nP2IRQ.xDEN\nModule X IN10\nModule X OUTP2OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.x\nP2IES.xP2IFG.xP2IE.xP2.0/TA2\nP2.6/CAOUT\nP2.710 DVSS\nDVCCP2REN.xDVSS\n1\nPort P2 (P2.0, P2.6 and P2.7) pin functions\nPIN NAME (P2 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P2.X) X FUNCTIONP2DIR.x P2SEL.x\nP2.0/TA2 0P2.0 (I/O) I: 0, O: 1 0\nTimer_A3.CCI2A 0 1\nTimer_A3.TA2 1 1\nP2.6/CAOUT 6P2.6 (I/O) I: 0, O: 1 0\nN/A 0 1\nCAOUT 1 1\nP2.7 7P2.7 (I/O) I: 0, O: 1 0\nN/A 0 1\nDVSS 1 1\nNOTES: 1. N/A: Not available or not applicable\n2. Setting TBOUTH causes all Timer_B outputs to be set to high impedance.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n56 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P2, P2.1 to P2.3, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.x10 P2DIR.x\nP2IN.x\nP2IRQ.xDEN\nModule X IN10\nModule X OUTP2OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.x\nP2IES.xP2IFG.xP2IE.xP2.1/TB0\nP2.2/TB1P2.3/TB210 DVSS\nDVCCP2REN.x\n1P1DIR.3P1SEL.3P1.3/TBOUTH/SVSOUTTimer_B Output Tristate Logic\nPort P2 (P2.1 to P2.3) pin functions\nPIN NAME (P2 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P2.X) X FUNCTIONP2DIR.x P2SEL.x\nP2.1/TB0 1P2.1 (I/O) I: 0, O: 1 0\nTimer_B7.CCI0A and Timer_B7.CCI0B 0 1\nTimer_B7.TB0 (see Note 2) 1 1\nP2.2/TB1 2P2.2 (I/O) I: 0, O: 1 0\nTimer_B7.CCI1A and Timer_B7.CCI1B 0 1\nTimer_B7.TB1 (see Note 2) 1 1\nP2.3/TB3 3P2.3 (I/O) I: 0, O: 1 0\nTimer_B7.CCI2A and Timer_B7.CCI2B 0 1\nTimer_B7.TB3 (see Note 2) 1 1\nNOTES: 1. N/A: Not available or not applicable\n2. Setting TBOUTH causes all Timer_B outputs to be set to high impedance.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n57 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P2, P2.4 to P2.5, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP2SEL.x10 P2DIR.x\nP2IN.x\nP2IRQ.xDEN\nModule X IN10\nModule X OUTP2OUT.x\nInterrupt\nEdge\nSelectQEN\nSet\nP2SEL.x\nP2IES.xP2IFG.xP2IE.xP2.4/UCA0TXD/UCA0SIMO\nP2.5/UCA0RXD/UCA0SOMI10 DVSS\nDVCCP2REN.x\n1DVSS\nUSCI Direction\nControl\nPort P2 (P2.4 and P2.5) pin functions\nPIN NAME (P2 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P2.X) X FUNCTIONP2DIR.x P2SEL.x\nP2.4/ 4P2.4 (I/O) I: 0, O: 1 0\nUCA0TXD/UCA0SIMOUCA0TXD/UCA0SIMO (see Note 1, 2) X 1\nP2.5/ 5P2.5 (I/O) I: 0, O: 1 0\nUCA0RXD/UCA0SOMIUCA0RXD/UCA0SOMI (see Note 1, 2) X 1\nNOTES: 1. X: Don’t care.\n2. The pin direction is controlled by the USCI module.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n58 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P3, P3.0 to P3.3, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP3SEL.x10 P3DIR.x\nP3IN.x\nDEN\nModule X IN10\nModule X OUTP3OUT.x\nP3.0/UCB0STE/UCA0CLK\nP3.1/UCB0SIMO/UCB0SDA\nP3.2/UCB0SOMI/UCB0SCLP3.3/UCB0CLK/UCA0STE10 DVSS\nDVCCP3REN.xPad Logic\n1\nUSCI Direction\nControlDVSS\nPort P3 (P3.0 to P3.3) pin functions\nPIN NAME (P3 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P3.X) X FUNCTIONP3DIR.x P3SEL.x\nP3.0/ 0P3.0 (I/O) I: 0, O: 1 0\nUCA0CLK/UCB0STEUCA0CLK/UCB0STE (see Notes 1, 2, 3) X 1\nP3.1/\nUCB0SIMO/1P3.1 (I/O) I: 0, O: 1 0\nUCB0SIMO/\nUCB0SDA UCB0SIMO/UCB0SDA (see Notes 1, 2, 4) X 1\nP3.2/\nUCB0SOMI/2P3.2 (I/O) I: 0, O: 1 0\nUCB0SOMI/\nUCB0SCL UCB0SOMI/UCB0SCL (see Notes 1, 2, 4) X 1\nP3.3/ 3P3.3 (I/O) I: 0, O: 1 0\nUCB0CLK/UCA0STEUCB0CLK (see Notes 1, 2, 5) X 1\nNOTES: 1. X: Don’t care.\n2. The pin direction is controlled by the USCI module.\n3. UCA0CLK function takes precedence over UCB0STE function. If the pin is required as UCA0CLK input or output USCI_B0 will be\nforced to 3-wire SPI mode even if 4-wire SPI mode is selected.\n4. In case the I2C functionality is selected the output drives only the logical 0 to V SS level.\n5. UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output USCI_A0 will be\nforced to 3-wire SPI mode even if 4-wire SPI mode is selected.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n59 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P3, P3.4 to P3.7, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP3SEL.x10 P3DIR.x\nP3IN.x\nDEN\nModule X IN10\nModule X OUTP3OUT.x\nP3.4\nP3.5\nP3.6P3.710 DVSS\nDVCCP3REN.xPad Logic\n1DVSS\nPort P3 (P3.4 to P3.7) pin functions\nPIN NAME (P3 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P3.X) X FUNCTIONP3DIR.x P3SEL.x\nP3.4 4P3.4 (I/O) I: 0, O: 1 0\nN/A 0 1\nDVSS 1 1\nP3.5 5P3.5 (I/O) I: 0, O: 1 0\nN/A 0 1\nDVSS 1 1\nP3.6 6P3.6 (I/O) I: 0, O: 1 0\nN/A 0 1\nDVSS 1 1\nP3.7 7P3.7 (I/O) I: 0, O: 1 0\nN/A 0 1\nDVSS 1 1\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n60 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P4, P4.0 to P4.1, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input\n1: Output\nP4SEL.x10 P4DIR.x\nP4IN.x\nDEN\nModule X IN10\nModule X OUTP4OUT.x\nP4.0/UCA1TXD/UCA1SIMO\nP4.1/UCA1RXD/UCA1SOMI10 DVSS\nDVCCP4REN.xPad Logic\n1\nUSCI Direction\nControlDVSS\nPort P4 (P4.0 to P4.1) pin functions\nPIN NAME (P4 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P4.X) X FUNCTIONP4DIR.x P4SEL.x\nP4.0/ 0P4.0 (I/O) I: 0, O: 1 0\nUCA1TXD/UCA1SIMOUCA1TXD/UCA1SIMO (see Notes 1, 2) X 1\nP4.1/ 1P4.1 (I/O) I: 0, O: 1 0\nUCA1RXD/UCA1SOMIUCA1RXD/UCA1SOMI (see Notes 1, 2) X 1\nNOTES: 1. X: Don’t care.\n2. The pin direction is controlled by the USCI module.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n61 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P4, P4.2 to P4.5, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input1: Output\nP4SEL.x10 P4DIR.x\nP4IN.x\nDEN\nModule X IN10\nModule X OUTP4OUT.x\nP4.2/UCB1STE/UCA1CLK/S39\nP4.3/UCB1SIMO/UCB1SDA/S38\nP4.4/UCB1SOMI/UCB1SCL/S37P4.5/UCB1CLK/UCA1STE/S3610 DVSS\nDVCCP4REN.xPad Logic\nLCDS...Segment Sz\n1\nUSCI Direction\nControl\nPort P4 (P4.2 to P4.5) pin functions\nPIN NAME (P4 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P4.X) X FUNCTIONP4DIR.x P4SEL.x LCDS36\nP4.2/ 2P4.2 (I/O) I: 0, O: 1 0 0\nUCA1CLK/UCB1STE/\nS39UCA1CLK/UCB1STE (see Notes 2, 3) X 1 0\nS39\nS39 X X 1\nP4.3/ 3P4.3 (I/O) I: 0, O: 1 0 0\nUCB1SIMO/UCB1SDA/\nS38UCB1SIMO/UCB1SDA (see Notes 2, 4) X 1 0\nS38\nS38 X X 1\nP4.4/ 4P4.4 (I/O) I: 0, O: 1 0 0\nUCB1SOMI/UCB1SCL/\nS37UCB1SOMI/UCB1SCL (see Notes 2, 4) X 1 0\nS37\nS37 X X 1\nP4.5/ 5P4.5 (I/O) I: 0, O: 1 0 0\nUCB1CLK/UCA1STE/\nS36UCB1CLK/UCA1STE (see Notes 2, 5) X 1 0\nS36\nS36 X X 1\nNOTES: 1. X: Don’t care.\n2. The pin direction is controlled by the USCI module.\n3. UCA1CLK function takes precedence over UCB1STE function. If the pin is required as UCA1CLK input or output USCI_B1 will be\nforced to 3-wire SPI mode even if 4-wire SPI mode is selected.\n4. In case the I2C functionality is selected the output drives only the logical 0 to V SS level.\n5. UCB1CLK function takes precedence over UCA1STE function. If the pin is required as UCB1CLK input or output USCI_A1 will be\nforced to 3-wire SPI mode even if 4-wire SPI mode is selected.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n62 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P4, P4.6 to P4.7, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input1: Output\nP4SEL.x10 P4DIR.x\nP4IN.x\nDEN\nModule X IN10\nModule X OUTP4OUT.x\nP4.6/S35\nP4.7/S3410 DVSS\nDVCCP4REN.xPad Logic\nLCDS...Segment Sz\n1\nPort P4 (P4.6 to P4.7) pin functions\nPIN NAME (P4 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P4.X) X FUNCTIONP4DIR.x P4SEL.x LCDS32\nP4.6/S35 6P4.6 (I/O) I: 0, O: 1 0 0\nS35 X X 1\nP4.7/S34 7P4.7 (I/O) I: 0, O: 1 0 0\nS34 X X 1\nNOTES: 1. X: Don’t care.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n63 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P5, P5.0, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input1: Output\nP5SEL .x10 P5DIR .x\nP5IN.x10\nDVSSP5OUT .x\nP5.0/SVSIN10 DVSS\nDVCCP5REN .xPad Logic\nTo SVS\n1\nPort P5 (P5.0) pin functions\nPIN NAME (P5 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P5.X) X FUNCTIONP5DIR.x P5SEL.x\nP5.0/SVSIN 0P5.0 (I/O) (see Note 1) I: 0, O: 1 0\nSVSIN (see Notes 1, 3) X 1\nNOTES: 1. X: Don’t care.\n2. N/A: Not available or not applicable.\n3. Setting the P5SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents w hen\napplying analog signals.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n64 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P5, P5.1, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input1: Output\nP5SEL.110 P5DIR.1\nP5IN.1\nDEN\nModule X IN10\nModule X OUTP5OUT.1\nP5.1/S010 DVSS\nDVCCP5REN.1Pad Logic\nLCDS0Segment S0\n1\nPort P5 (P5.1) pin functions\nPIN NAME (P5 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P5.X) X FUNCTIONP5DIR.x P5SEL.x LCDS0\nP5.1/S0 1P5.1 (I/O) I: 0, O: 1 0 0\nN/A 0 1 0\nDVSS 1 1 0\nS0 X X 1\nNOTES: 1. X: Don’t care.\n2. N/A: Not available or not applicable.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n65 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P5, P5.2 to P5.7, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input1: Output\nP5SEL.x10 P5DIR.x\nP5IN.x10\nDVSSP5OUT.x\nP5.2/COM1\nP5.3/COM2P5.4/COM3\nP5.5/R03\nP5.6/LCDREF/R13P5.7/R2310 DVSS\nDVCCP5REN.xPad Logic\nLCD Signal\n1\nPort P5 (P5.2 to P5.4) pin functions\nPIN NAME (P5 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P5.X) X FUNCTIONP5DIR.x P5SEL.x\nP5.2/COM1 2P5.2 (I/O) I: 0, O: 1 0\nCOM1 (see Note 2) X 1\nP5.3/COM2 3P5.3 (I/O) I: 0, O: 1 0\nCOM2 (see Note 2) X 1\nP5.4/COM3 4P5.4 (I/O) I: 0, O: 1 0\nCOM3 (see Note 2) X 1\nP5.5/R03 5P5.5 (I/O) I: 0, O: 1 0\nR03 (see Note 2) X 1\nP5.6/LCDREF/R13 6P5.6 (I/O) I: 0, O: 1 0\nR13 or LCDREF (see Notes 2, 3) X 1\nP5.7/R23 7P5.7 (I/O) I: 0, O: 1 0\nR23 (see Note 2) X 1\nNOTES: 1. X: Don’t care.\n2. Setting the P5SEL.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currents w hen\napplying analog signals.\n3. External reference for the LCD_A charge pump is applied when VLCDREFx = 01. Otherwise R13 is selected.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n66 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265port P7 to port P10, input/output with Schmitt trigger\nBus\nKeeper\nENDirection\n0: Input1: Output\nPySEL.x10 PyDIR.x\nPyIN.x\nDEN\nModule X IN10\nModule X OUTPyOUT.x\nPy.x/Sz10 DVSS\nDVCCPyREN.xPad Logic\nLCDS...Segment Sz\n1\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n67 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P7 (P7.0 to P7.1) pin functions\nPIN NAME (P7 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P7.X) X FUNCTIONP7DIR.x P7SEL.x LCDS32\nP7.0/S33 0P7.0 (I/O) I: 0, O: 1 0 0\nS33 X X 1\nP7.1/S32 1P7.1 (I/O) I: 0, O: 1 0 0\nS32 X X 1\nNOTES: 1. X: Don’t care.\nPort P7 (P7.4 to P7.5) pin functions\nPIN NAME (P7 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P7.X) X FUNCTIONP7DIR.x P7SEL.x LCDS28\nP7.2/S31 2P7.2 (I/O) I: 0, O: 1 0 0\nS31 X X 1\nP7.3/S30 3P7.3 (I/O) I: 0, O: 1 0 0\nS30 X X 1\nP7.4/S29 4P7.4 (I/O) I: 0, O: 1 0 0\nS29 X X 1\nP7.5/S28 5P7.5 (I/O) I: 0, O: 1 0 0\nS28 X X 1\nNOTES: 1. X: Don’t care.\nPort P7 (P7.6 to P7.7) pin functions\nPIN NAME (P7 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P7.X) X FUNCTIONP7DIR.x P7SEL.x LCDS24\nP7.6/S27 6P7.6 (I/O) I: 0, O: 1 0 0\nS27 X X 1\nP7.7/S26 7P7.7 (I/O) I: 0, O: 1 0 0\nS26 X X 1\nNOTES: 1. X: Don’t care.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n68 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P8 (P8.0 to P8.1) pin functions\nPIN NAME (P8 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P8.X) X FUNCTIONP8DIR.x P8SEL.x LCDS24\nP8.0/S25 0P8.0 (I/O) I: 0, O: 1 0 0\nS25 X X 1\nP8.1/S24 1P8.0 (I/O) I: 0, O: 1 0 0\nS24 X X 1\nNOTES: 1. X: Don’t care.\nPort P8 (P8.2 to P8.5) pin functions\nPIN NAME (P8 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P8.X) X FUNCTIONP8DIR.x P8SEL.x LCDS20\nP8.2/S23 2P8.2 (I/O) I: 0, O: 1 0 0\nS23 X X 1\nP8.3/S22 3P8.3 (I/O) I: 0, O: 1 0 0\nS22 X X 1\nP8.4/S21 4P8.4 (I/O) I: 0, O: 1 0 0\nS21 X X 1\nP8.5/S20 5P8.5 (I/O) I: 0, O: 1 0 0\nS23 X X 1\nNOTES: 1. X: Don’t care.\nPort P8 (P8.6 to P8.7) pin functions\nPIN NAME (P8 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P8.X) X FUNCTIONP8DIR.x P8SEL.x LCDS16\nP8.6/S19 6P8.6 (I/O) I: 0, O: 1 0 0\nS19 X X 1\nP8.7/S18 7P8.7 (I/O) I: 0, O: 1 0 0\nS18 X X 1\nNOTES: 1. X: Don’t care.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n69 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P9 (P9.0 to P9.1) pin functions\nPIN NAME (P9 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P9.X) X FUNCTIONP9DIR.x P9SEL.x LCDS16\nP9.0/S17 0P9.0 (I/O) I: 0, O: 1 0 0\nS17 (see Note 1) X X 1\nP9.1/S16 1P9.1 (I/O) I: 0, O: 1 0 0\nS16 (see Note 1) X X 1\nNOTES: 1. X: Don’t care.\nPort P9 (P9.2 to P9.5) pin functions\nPIN NAME (P9 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P9.X) X FUNCTIONP9DIR.x P9SEL.x LCDS12\nP9.2/S15 2P9.2 (I/O) I: 0, O: 1 0 0\nS15 X X 1\nP9.3/S14 3P9.3 (I/O) I: 0, O: 1 0 0\nS14 X X 1\nP9.4/S13 4P9.4 (I/O) I: 0, O: 1 0 0\nS13 X X 1\nP9.5/S12 5P9.5 (I/O) I: 0, O: 1 0 0\nS12 X X 1\nNOTES: 1. X: Don’t care.\nPort P9 (P9.6 to P9.7) pin functions\nPIN NAME (P9 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P9.X) X FUNCTIONP9DIR.x P9SEL.x LCDS8\nP9.6/S11 6P9.6 (I/O) I: 0, O: 1 0 0\nS11 X X 1\nP9.7/S10 7P9.7 (I/O) I: 0, O: 1 0 0\nS10 X X 1\nNOTES: 1. X: Don’t care.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n70 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Port P10 (P10.0 to P10.1) pin functions\nPIN NAME (P10 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P10.X) X FUNCTIONP10DIR.x P10SEL.x LCDS8\nP10.0/S8 0P10.0 (I/O) I: 0, O: 1 0 0\nS8 X X 1\nP10.1/S7 1P10.1 (I/O) I: 0, O: 1 0 0\nS7 X X 1\nNOTES: 1. X: Don’t care.\nPort P10 (P10.2 to P10.5) pin functions\nPIN NAME (P10 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P10.X) X FUNCTIONP10DIR.x P10SEL.x LCDS4\nP10.2/S7 2P10.2 (I/O) I: 0, O: 1 0 0\nS7 X X 1\nP10.3/S6 3P10.3 (I/O) I: 0, O: 1 0 0\nS6 X X 1\nP10.4/S5 4P10.4 (I/O) I: 0, O: 1 0 0\nS5 X X 1\nP10.5/S4 5P10.5 (I/O) I: 0, O: 1 0 0\nS4 X X 1\nNOTES: 1. X: Don’t care.\nPort P10 (P10.6 to P10.7) pin functions\nPIN NAME (P10 X) X FUNCTIONCONTROL BITS / SIGNALS\nPIN NAME (P10.X) X FUNCTIONP10DIR.x P10SEL.x LCDS0\nP10.6/S3 6P10.6 (I/O) I: 0, O: 1 0 0\nS3 X X 1\nP10.7/S2 7P10.7 (I/O) I: 0, O: 1 0 0\nS2 X X 1\nNOTES: 1. X: Don’t care.\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n71 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265JTAG pins (TMS, TCK, TDI/TCLK, TDO/TDI), input/output with Schmitt trigger or output\nTDITDO\nTMSTDI/TCLKTDO/TDI\nControlled\nby JTAG\nTCKTMS\nTCKDVCCControlled by JTAG\nTestJTAG\nand\nEmulation\nModuleDVCCDVCC\nBurn and Test\nFuse\nRST/NMI\nGD\nSU\nGD\nSU TCKTau ~ 50 ns\nBrownoutControlled by JTAG\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n72 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265JTAG fuse check mode\nDevices that have the fuse on the TDI/TCLK terminal have a fuse check mode that tests the continuity of the\nfuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse-check current\n(I(TF)) of 1 mA at 3 V can flow from the TDI/TCLK pin to ground if the fuse is not burned. Care must be taken\nto avoid accidentally activating the fuse check mode and increasing overall system power consumption.\nActivation of the fuse-check mode occurs with the first negative edge on the TMS pin after power up or if the\nTMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse-checkmode. A fter deactivation, the fuse-check mode remains inactive until another POR occurs. After each POR the\nfuse check mode has the potential to be activated.\nThe fuse check current only flows when the fuse check mode is active and the TMS pin is in a low state (see\nFigure 27). Therefore, the additional current flow can be prevented by holding the TMS pin high (defaultcondition). The JTAG pins are terminated internally and, therefore, do not require external termination.\nTime TMS Goes Low After POR\nTMS\nI(TF)\nITDI/TCLK\nFigure 27. Fuse-Check Mode Current\nMSP430F47x3, MSP430F47x4\nMIXED SIGNAL MICROCONTROLLER\nSLAS545C − MAY 2007 − REVISED MARCH 2011\n73 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265Data Sheet Revision History\nLiterature\nNumberSummary\nSLAS545 PRODUCT PREVIEW data sheet\nSLAS545A PRODUCTION DATA data sheet\nSLAS545BSection DEVELOPMENT TOOL SUPPORT added, page 2.\nSplit XT1 frequency ranges depending on supply voltage range, page 36.\nAdded parameter f LFXT1,  LF, logic to LFXT1, low frequency modes characteristics, page 36.\nSLAS545C Changed limits on t d(SVSon)  parameter (page 32)\nNOTE: Page and figure numbers refer to the specified revision and may differ in other revisions.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nMSP430F4783IPZ ACTIVE LQFP PZ10090RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430F4783\nMSP430F4783IPZR ACTIVE LQFP PZ1001000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430F4783\nMSP430F4784IPZ ACTIVE LQFP PZ10090RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430F4784\nMSP430F4784IPZR ACTIVE LQFP PZ1001000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430F4784\nMSP430F4793IPZ ACTIVE LQFP PZ10090RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430F4793\nMSP430F4793IPZR ACTIVE LQFP PZ1001000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430F4793\nMSP430F4794IPZ ACTIVE LQFP PZ10090RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430F4794\nMSP430F4794IPZR ACTIVE LQFP PZ1001000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 M430F4794\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Oct-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nMSP430F4783IPZR LQFP PZ1001000 330.0 24.417.017.02.120.024.0 Q2\nMSP430F4784IPZR LQFP PZ1001000 330.0 24.417.017.02.120.024.0 Q2\nMSP430F4793IPZR LQFP PZ1001000 330.0 24.417.017.02.120.024.0 Q2\nMSP430F4794IPZR LQFP PZ1001000 330.0 24.417.017.02.120.024.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Oct-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nMSP430F4783IPZR LQFP PZ 1001000 350.0 350.0 43.0\nMSP430F4784IPZR LQFP PZ 1001000 350.0 350.0 43.0\nMSP430F4793IPZR LQFP PZ 1001000 350.0 350.0 43.0\nMSP430F4794IPZR LQFP PZ 1001000 350.0 350.0 43.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 5-Oct-2022\nTRAY\n \n \nL - Outer tray length without tabs KO - \nOuter \ntray \nheight\nW - \nOuter \ntray \nwidth\nP1 - Tray unit pocket pitch\nCW - Measurement for tray edge (Y direction) to corner pocket center\nCL - Measurement for tray edge (X direction) to corner pocket centerText\n \n \nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n \n \n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nMSP430F4783IPZ PZ LQFP 100906 x 15 150 315135.9762020.315.415.45\nMSP430F4784IPZ PZ LQFP 100906 x 15 150 315135.9762020.315.415.45\nMSP430F4793IPZ PZ LQFP 100906 x 15 150 315135.9762020.315.415.45\nMSP430F4794IPZ PZ LQFP 100906 x 15 150 315135.9762020.315.415.45\nPack Materials-Page 3\n MECHANICAL DATA\n \n \n MTQF013A – OCTOBER 1994 – REVISED DECEMBER 1996\n1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265PZ (S-PQFP-G100)    PLASTIC QUAD FLATPACK\n4040149/B 11/9650\n260,13 NOM\nGage Plane\n0,25\n0,450,750,05 MIN0,27\n51\n2575\n1\n12,00 TYP0,17\n76\n100\nSQ\nSQ15,8016,2013,80\n1,351,45\n1,60 MAX14,20\n0°–7°\nSeating Plane\n0,080,50 M0,08\nNOTES: A. All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Falls within JEDEC MS-026\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: MSP430F4794IPZR

#### Key Specifications:
- **Voltage Ratings**: 
  - Operating Voltage: 1.8 V to 3.6 V
  - Flash Programming Voltage: 2.2 V to 3.6 V
- **Current Ratings**:
  - Active Mode: 280 μA at 1 MHz, 2.2 V
  - Standby Mode: 1.1 μA
  - Off Mode (RAM Retention): 0.2 μA
- **Power Consumption**: 
  - Active Mode: 280 μA
  - Low-Power Modes: 
    - LPM0: 45-70 μA
    - LPM2: 11-14 μA
    - LPM3: 1.0-2.0 μA
    - LPM4: 0.1-2.0 μA
- **Operating Temperature Range**: -40°C to 85°C
- **Package Type**: 100-Pin Plastic Quad Flatpack (QFP)
- **Special Features**:
  - 16-Bit RISC Architecture
  - Integrated LCD Driver for up to 160 segments
  - Multiple Universal Serial Communication Interfaces (USCI)
  - On-chip Sigma-Delta ADCs (4 channels)
  - Brownout Detector and Supply Voltage Supervisor
  - Bootstrap Loader for programming
- **Moisture Sensitive Level**: MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The **MSP430F4794IPZR** is a mixed-signal microcontroller from Texas Instruments, part of the MSP430 family, designed for ultra-low power applications. It features a 16-bit RISC CPU architecture, which allows for efficient processing and low power consumption. The device includes multiple peripherals such as timers, analog-to-digital converters (ADCs), and communication interfaces, making it suitable for a variety of applications.

#### Typical Applications:
- **Power Management**: The ultra-low power consumption makes it ideal for battery-operated devices, such as portable measurement tools and sensors.
- **Signal Processing**: With integrated ADCs, it can be used in applications requiring data acquisition and processing.
- **Data Storage**: The microcontroller can manage data storage tasks, particularly in smart metering and monitoring systems.
- **Embedded Systems**: Its versatility allows it to be used in various embedded applications, including industrial automation and consumer electronics.
- **LCD Control**: The integrated LCD driver enables the use of graphical displays in user interfaces.

This microcontroller is particularly well-suited for applications where power efficiency is critical, and it provides a robust set of features for handling both digital and analog signals.