LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY reg0 IS

Port (
		clr, en, clk, BAout : IN STD_LOGIC;
		d : IN STD_LOGIC_VECTOR (31 downto 0);
		q : OUT STD_LOGIC_VECTOR (31 downto 0)
);
END ENTITY;


architecture reg0_arch of reg0 IS
begin
	process (en, clr, clk)
		begin	if (clr = '0') then 
		q <= x"00000000";
		elsif (clk = '1') then
			if (en = '1') then
				if (BAout = '1') then
				q<= x"00000000";
				else
				q <= d;
			end if;
		end if;
	end process;
end reg0_arch;