unsigned short F_1 ( void )\r\n{\r\nunsigned short V_1 ;\r\nV_1 = ( ( unsigned short ) F_2 ( V_2 , V_3 ) << 8 ) |\r\n( unsigned short ) F_2 ( V_2 , V_4 ) ;\r\nreturn V_1 ;\r\n}\r\nunsigned short F_3 ( void )\r\n{\r\nunsigned short V_5 ;\r\nV_5 = ( ( unsigned short ) F_2 ( V_2 , V_6 ) << 8 ) |\r\n( unsigned short ) F_2 ( V_2 , V_7 ) ;\r\nreturn V_5 ;\r\n}\r\nlong F_4 (\r\nunsigned char V_8 ,\r\nunsigned char V_9 ,\r\nunsigned char V_10 ,\r\nunsigned char V_11 ,\r\nunsigned char V_12 ,\r\nunsigned char V_13 ,\r\nunsigned char V_14 ,\r\nunsigned char V_15 ,\r\nunsigned char V_16 ,\r\nunsigned char V_17\r\n)\r\n{\r\nunsigned char V_18 ;\r\n#ifdef F_5\r\nF_6 ( 1 ) ;\r\n#else\r\nF_7 ( V_19 , V_20 ) ;\r\n#endif\r\nif ( ( F_1 () == V_21 ) && ( F_3 () == V_22 ) ) {\r\nif ( V_8 == 0 )\r\nV_18 = V_23 ;\r\nelse\r\nV_18 = V_24 ;\r\nif ( V_9 == 0 )\r\nV_18 |= V_25 ;\r\nelse\r\nV_18 |= V_26 ;\r\nif ( V_10 == 0 )\r\nV_18 |= V_27 ;\r\nelse\r\nV_18 |= V_28 ;\r\nif ( V_11 == 0 )\r\nV_18 |= V_29 ;\r\nelse\r\nV_18 |= V_30 ;\r\nif ( V_12 == 0 )\r\nV_18 |= V_31 ;\r\nelse\r\nV_18 |= V_32 ;\r\nF_8 ( V_2 , V_33 , V_18 ) ;\r\nif ( V_13 == 0 )\r\nV_18 = V_34 ;\r\nelse\r\nV_18 = V_35 ;\r\nswitch ( V_14 ) {\r\ncase 0 :\r\nV_18 |= V_36 ;\r\nbreak;\r\ncase 1 :\r\nV_18 |= V_37 ;\r\nbreak;\r\ncase 2 :\r\nV_18 |= V_38 ;\r\nbreak;\r\ncase 3 :\r\nV_18 |= V_39 ;\r\nbreak;\r\ncase 4 :\r\nV_18 |= V_40 ;\r\nbreak;\r\ncase 5 :\r\nV_18 |= V_41 ;\r\nbreak;\r\ncase 6 :\r\nV_18 |= V_42 ;\r\nbreak;\r\ncase 7 :\r\nV_18 |= V_43 ;\r\nbreak;\r\n}\r\nF_8 ( V_2 , V_44 , V_18 ) ;\r\nif ( V_15 == 0 )\r\nV_18 = V_45 ;\r\nelse\r\nV_18 = V_46 ;\r\nif ( V_16 == 0 )\r\nV_18 |= V_47 ;\r\nelse\r\nV_18 |= V_48 ;\r\nV_18 |= ( ( V_17 & 0x07 ) << 1 ) ;\r\nF_8 ( V_2 , V_49 , V_18 ) ;\r\nV_18 = F_2 ( V_2 , V_33 ) ;\r\nV_18 |= V_50 ;\r\nF_8 ( V_2 , V_33 , V_18 ) ;\r\nreturn 0 ;\r\n}\r\nreturn ( - 1 ) ;\r\n}\r\nvoid F_9 ( void )\r\n{\r\nF_10 ( 0 ) ;\r\nF_10 ( 1 ) ;\r\n}\r\nchar * F_11 ( void )\r\n{\r\nreturn V_51 ;\r\n}\r\nvoid F_10 (\r\nunsigned char V_52\r\n)\r\n{\r\nunsigned char V_18 ;\r\nV_18 = F_2 ( V_2 , V_33 ) ;\r\nif ( V_52 == 1 ) {\r\nV_18 &= ~ V_53 ;\r\nV_18 |= V_50 ;\r\nF_8 ( V_2 , V_33 , V_18 ) ;\r\n} else {\r\nV_18 &= ~ V_53 ;\r\nV_18 |= V_54 ;\r\nF_8 ( V_2 , V_33 , V_18 ) ;\r\n}\r\n}\r\nstatic void F_12 (\r\nT_1 V_55\r\n)\r\n{\r\nunsigned char V_56 ;\r\nV_56 = F_2 ( V_2 , V_57 ) & ~ V_58 ;\r\nswitch ( V_55 ) {\r\ncase V_59 :\r\nV_56 |= V_60 ;\r\nbreak;\r\ncase V_61 :\r\nV_56 &= ~ V_62 ;\r\nV_56 |= V_63 ;\r\nV_56 |= V_64 ;\r\nbreak;\r\ncase V_65 :\r\nV_56 |= V_66 ;\r\nbreak;\r\ncase V_67 :\r\nV_56 |= V_68 ;\r\nbreak;\r\n}\r\nF_8 ( V_2 , V_57 , V_56 ) ;\r\n}\r\nvoid F_13 (\r\nunsigned char V_69\r\n)\r\n{\r\nunsigned char V_56 ;\r\nV_56 = F_2 ( V_2 , V_57 ) ;\r\nif ( V_69 != 0 )\r\nF_12 ( V_61 ) ;\r\nelse\r\nF_12 ( V_59 ) ;\r\n}\r\nunsigned char F_14 ( void )\r\n{\r\nunsigned char V_70 ;\r\nV_70 = F_2 ( V_2 , V_57 ) & V_71 ;\r\nif ( V_70 == V_72 )\r\nreturn 1 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nunsigned char F_15 ( void )\r\n{\r\nunsigned char V_56 ;\r\nV_56 = F_2 ( V_2 , V_57 ) & V_73 ;\r\nif ( V_56 == V_74 )\r\nreturn 1 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nvoid F_16 ( void )\r\n{\r\nunsigned char V_56 ;\r\nV_56 = F_2 ( V_2 , V_57 ) ;\r\nF_8 ( V_2 , V_57 , V_56 | V_75 ) ;\r\n}
