
C2V1_OutDoorWeatherStation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a98  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08008b50  08008b50  00018b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c60  08008c60  0002053c  2**0
                  CONTENTS
  4 .ARM          00000008  08008c60  08008c60  00018c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c68  08008c68  0002053c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008c68  08008c68  00018c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c70  08008c70  00018c70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000053c  20000000  08008c74  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006a8  2000053c  080091b0  0002053c  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20000be4  080091b0  00020be4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002053c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c5aa  00000000  00000000  00020564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000424a  00000000  00000000  0003cb0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001750  00000000  00000000  00040d58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001568  00000000  00000000  000424a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00015565  00000000  00000000  00043a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00007045  00000000  00000000  00058f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  0005ffba  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000054a0  00000000  00000000  0006000c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000053c 	.word	0x2000053c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08008b38 	.word	0x08008b38

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000540 	.word	0x20000540
 80000fc:	08008b38 	.word	0x08008b38

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_uldivmod>:
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d111      	bne.n	8000414 <__aeabi_uldivmod+0x28>
 80003f0:	2a00      	cmp	r2, #0
 80003f2:	d10f      	bne.n	8000414 <__aeabi_uldivmod+0x28>
 80003f4:	2900      	cmp	r1, #0
 80003f6:	d100      	bne.n	80003fa <__aeabi_uldivmod+0xe>
 80003f8:	2800      	cmp	r0, #0
 80003fa:	d002      	beq.n	8000402 <__aeabi_uldivmod+0x16>
 80003fc:	2100      	movs	r1, #0
 80003fe:	43c9      	mvns	r1, r1
 8000400:	0008      	movs	r0, r1
 8000402:	b407      	push	{r0, r1, r2}
 8000404:	4802      	ldr	r0, [pc, #8]	; (8000410 <__aeabi_uldivmod+0x24>)
 8000406:	a102      	add	r1, pc, #8	; (adr r1, 8000410 <__aeabi_uldivmod+0x24>)
 8000408:	1840      	adds	r0, r0, r1
 800040a:	9002      	str	r0, [sp, #8]
 800040c:	bd03      	pop	{r0, r1, pc}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	ffffffd9 	.word	0xffffffd9
 8000414:	b403      	push	{r0, r1}
 8000416:	4668      	mov	r0, sp
 8000418:	b501      	push	{r0, lr}
 800041a:	9802      	ldr	r0, [sp, #8]
 800041c:	f000 f806 	bl	800042c <__udivmoddi4>
 8000420:	9b01      	ldr	r3, [sp, #4]
 8000422:	469e      	mov	lr, r3
 8000424:	b002      	add	sp, #8
 8000426:	bc0c      	pop	{r2, r3}
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__udivmoddi4>:
 800042c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800042e:	4657      	mov	r7, sl
 8000430:	464e      	mov	r6, r9
 8000432:	4645      	mov	r5, r8
 8000434:	46de      	mov	lr, fp
 8000436:	b5e0      	push	{r5, r6, r7, lr}
 8000438:	0004      	movs	r4, r0
 800043a:	000d      	movs	r5, r1
 800043c:	4692      	mov	sl, r2
 800043e:	4699      	mov	r9, r3
 8000440:	b083      	sub	sp, #12
 8000442:	428b      	cmp	r3, r1
 8000444:	d830      	bhi.n	80004a8 <__udivmoddi4+0x7c>
 8000446:	d02d      	beq.n	80004a4 <__udivmoddi4+0x78>
 8000448:	4649      	mov	r1, r9
 800044a:	4650      	mov	r0, sl
 800044c:	f001 fa7a 	bl	8001944 <__clzdi2>
 8000450:	0029      	movs	r1, r5
 8000452:	0006      	movs	r6, r0
 8000454:	0020      	movs	r0, r4
 8000456:	f001 fa75 	bl	8001944 <__clzdi2>
 800045a:	1a33      	subs	r3, r6, r0
 800045c:	4698      	mov	r8, r3
 800045e:	3b20      	subs	r3, #32
 8000460:	469b      	mov	fp, r3
 8000462:	d433      	bmi.n	80004cc <__udivmoddi4+0xa0>
 8000464:	465a      	mov	r2, fp
 8000466:	4653      	mov	r3, sl
 8000468:	4093      	lsls	r3, r2
 800046a:	4642      	mov	r2, r8
 800046c:	001f      	movs	r7, r3
 800046e:	4653      	mov	r3, sl
 8000470:	4093      	lsls	r3, r2
 8000472:	001e      	movs	r6, r3
 8000474:	42af      	cmp	r7, r5
 8000476:	d83a      	bhi.n	80004ee <__udivmoddi4+0xc2>
 8000478:	42af      	cmp	r7, r5
 800047a:	d100      	bne.n	800047e <__udivmoddi4+0x52>
 800047c:	e078      	b.n	8000570 <__udivmoddi4+0x144>
 800047e:	465b      	mov	r3, fp
 8000480:	1ba4      	subs	r4, r4, r6
 8000482:	41bd      	sbcs	r5, r7
 8000484:	2b00      	cmp	r3, #0
 8000486:	da00      	bge.n	800048a <__udivmoddi4+0x5e>
 8000488:	e075      	b.n	8000576 <__udivmoddi4+0x14a>
 800048a:	2200      	movs	r2, #0
 800048c:	2300      	movs	r3, #0
 800048e:	9200      	str	r2, [sp, #0]
 8000490:	9301      	str	r3, [sp, #4]
 8000492:	2301      	movs	r3, #1
 8000494:	465a      	mov	r2, fp
 8000496:	4093      	lsls	r3, r2
 8000498:	9301      	str	r3, [sp, #4]
 800049a:	2301      	movs	r3, #1
 800049c:	4642      	mov	r2, r8
 800049e:	4093      	lsls	r3, r2
 80004a0:	9300      	str	r3, [sp, #0]
 80004a2:	e028      	b.n	80004f6 <__udivmoddi4+0xca>
 80004a4:	4282      	cmp	r2, r0
 80004a6:	d9cf      	bls.n	8000448 <__udivmoddi4+0x1c>
 80004a8:	2200      	movs	r2, #0
 80004aa:	2300      	movs	r3, #0
 80004ac:	9200      	str	r2, [sp, #0]
 80004ae:	9301      	str	r3, [sp, #4]
 80004b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <__udivmoddi4+0x8e>
 80004b6:	601c      	str	r4, [r3, #0]
 80004b8:	605d      	str	r5, [r3, #4]
 80004ba:	9800      	ldr	r0, [sp, #0]
 80004bc:	9901      	ldr	r1, [sp, #4]
 80004be:	b003      	add	sp, #12
 80004c0:	bcf0      	pop	{r4, r5, r6, r7}
 80004c2:	46bb      	mov	fp, r7
 80004c4:	46b2      	mov	sl, r6
 80004c6:	46a9      	mov	r9, r5
 80004c8:	46a0      	mov	r8, r4
 80004ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004cc:	4642      	mov	r2, r8
 80004ce:	2320      	movs	r3, #32
 80004d0:	1a9b      	subs	r3, r3, r2
 80004d2:	4652      	mov	r2, sl
 80004d4:	40da      	lsrs	r2, r3
 80004d6:	4641      	mov	r1, r8
 80004d8:	0013      	movs	r3, r2
 80004da:	464a      	mov	r2, r9
 80004dc:	408a      	lsls	r2, r1
 80004de:	0017      	movs	r7, r2
 80004e0:	4642      	mov	r2, r8
 80004e2:	431f      	orrs	r7, r3
 80004e4:	4653      	mov	r3, sl
 80004e6:	4093      	lsls	r3, r2
 80004e8:	001e      	movs	r6, r3
 80004ea:	42af      	cmp	r7, r5
 80004ec:	d9c4      	bls.n	8000478 <__udivmoddi4+0x4c>
 80004ee:	2200      	movs	r2, #0
 80004f0:	2300      	movs	r3, #0
 80004f2:	9200      	str	r2, [sp, #0]
 80004f4:	9301      	str	r3, [sp, #4]
 80004f6:	4643      	mov	r3, r8
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d0d9      	beq.n	80004b0 <__udivmoddi4+0x84>
 80004fc:	07fb      	lsls	r3, r7, #31
 80004fe:	0872      	lsrs	r2, r6, #1
 8000500:	431a      	orrs	r2, r3
 8000502:	4646      	mov	r6, r8
 8000504:	087b      	lsrs	r3, r7, #1
 8000506:	e00e      	b.n	8000526 <__udivmoddi4+0xfa>
 8000508:	42ab      	cmp	r3, r5
 800050a:	d101      	bne.n	8000510 <__udivmoddi4+0xe4>
 800050c:	42a2      	cmp	r2, r4
 800050e:	d80c      	bhi.n	800052a <__udivmoddi4+0xfe>
 8000510:	1aa4      	subs	r4, r4, r2
 8000512:	419d      	sbcs	r5, r3
 8000514:	2001      	movs	r0, #1
 8000516:	1924      	adds	r4, r4, r4
 8000518:	416d      	adcs	r5, r5
 800051a:	2100      	movs	r1, #0
 800051c:	3e01      	subs	r6, #1
 800051e:	1824      	adds	r4, r4, r0
 8000520:	414d      	adcs	r5, r1
 8000522:	2e00      	cmp	r6, #0
 8000524:	d006      	beq.n	8000534 <__udivmoddi4+0x108>
 8000526:	42ab      	cmp	r3, r5
 8000528:	d9ee      	bls.n	8000508 <__udivmoddi4+0xdc>
 800052a:	3e01      	subs	r6, #1
 800052c:	1924      	adds	r4, r4, r4
 800052e:	416d      	adcs	r5, r5
 8000530:	2e00      	cmp	r6, #0
 8000532:	d1f8      	bne.n	8000526 <__udivmoddi4+0xfa>
 8000534:	9800      	ldr	r0, [sp, #0]
 8000536:	9901      	ldr	r1, [sp, #4]
 8000538:	465b      	mov	r3, fp
 800053a:	1900      	adds	r0, r0, r4
 800053c:	4169      	adcs	r1, r5
 800053e:	2b00      	cmp	r3, #0
 8000540:	db24      	blt.n	800058c <__udivmoddi4+0x160>
 8000542:	002b      	movs	r3, r5
 8000544:	465a      	mov	r2, fp
 8000546:	4644      	mov	r4, r8
 8000548:	40d3      	lsrs	r3, r2
 800054a:	002a      	movs	r2, r5
 800054c:	40e2      	lsrs	r2, r4
 800054e:	001c      	movs	r4, r3
 8000550:	465b      	mov	r3, fp
 8000552:	0015      	movs	r5, r2
 8000554:	2b00      	cmp	r3, #0
 8000556:	db2a      	blt.n	80005ae <__udivmoddi4+0x182>
 8000558:	0026      	movs	r6, r4
 800055a:	409e      	lsls	r6, r3
 800055c:	0033      	movs	r3, r6
 800055e:	0026      	movs	r6, r4
 8000560:	4647      	mov	r7, r8
 8000562:	40be      	lsls	r6, r7
 8000564:	0032      	movs	r2, r6
 8000566:	1a80      	subs	r0, r0, r2
 8000568:	4199      	sbcs	r1, r3
 800056a:	9000      	str	r0, [sp, #0]
 800056c:	9101      	str	r1, [sp, #4]
 800056e:	e79f      	b.n	80004b0 <__udivmoddi4+0x84>
 8000570:	42a3      	cmp	r3, r4
 8000572:	d8bc      	bhi.n	80004ee <__udivmoddi4+0xc2>
 8000574:	e783      	b.n	800047e <__udivmoddi4+0x52>
 8000576:	4642      	mov	r2, r8
 8000578:	2320      	movs	r3, #32
 800057a:	2100      	movs	r1, #0
 800057c:	1a9b      	subs	r3, r3, r2
 800057e:	2200      	movs	r2, #0
 8000580:	9100      	str	r1, [sp, #0]
 8000582:	9201      	str	r2, [sp, #4]
 8000584:	2201      	movs	r2, #1
 8000586:	40da      	lsrs	r2, r3
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	e786      	b.n	800049a <__udivmoddi4+0x6e>
 800058c:	4642      	mov	r2, r8
 800058e:	2320      	movs	r3, #32
 8000590:	1a9b      	subs	r3, r3, r2
 8000592:	002a      	movs	r2, r5
 8000594:	4646      	mov	r6, r8
 8000596:	409a      	lsls	r2, r3
 8000598:	0023      	movs	r3, r4
 800059a:	40f3      	lsrs	r3, r6
 800059c:	4644      	mov	r4, r8
 800059e:	4313      	orrs	r3, r2
 80005a0:	002a      	movs	r2, r5
 80005a2:	40e2      	lsrs	r2, r4
 80005a4:	001c      	movs	r4, r3
 80005a6:	465b      	mov	r3, fp
 80005a8:	0015      	movs	r5, r2
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	dad4      	bge.n	8000558 <__udivmoddi4+0x12c>
 80005ae:	4642      	mov	r2, r8
 80005b0:	002f      	movs	r7, r5
 80005b2:	2320      	movs	r3, #32
 80005b4:	0026      	movs	r6, r4
 80005b6:	4097      	lsls	r7, r2
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	40de      	lsrs	r6, r3
 80005bc:	003b      	movs	r3, r7
 80005be:	4333      	orrs	r3, r6
 80005c0:	e7cd      	b.n	800055e <__udivmoddi4+0x132>
 80005c2:	46c0      	nop			; (mov r8, r8)

080005c4 <__aeabi_ddiv>:
 80005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005c6:	4657      	mov	r7, sl
 80005c8:	464e      	mov	r6, r9
 80005ca:	4645      	mov	r5, r8
 80005cc:	46de      	mov	lr, fp
 80005ce:	b5e0      	push	{r5, r6, r7, lr}
 80005d0:	4681      	mov	r9, r0
 80005d2:	0005      	movs	r5, r0
 80005d4:	030c      	lsls	r4, r1, #12
 80005d6:	0048      	lsls	r0, r1, #1
 80005d8:	4692      	mov	sl, r2
 80005da:	001f      	movs	r7, r3
 80005dc:	b085      	sub	sp, #20
 80005de:	0b24      	lsrs	r4, r4, #12
 80005e0:	0d40      	lsrs	r0, r0, #21
 80005e2:	0fce      	lsrs	r6, r1, #31
 80005e4:	2800      	cmp	r0, #0
 80005e6:	d100      	bne.n	80005ea <__aeabi_ddiv+0x26>
 80005e8:	e156      	b.n	8000898 <__aeabi_ddiv+0x2d4>
 80005ea:	4bd4      	ldr	r3, [pc, #848]	; (800093c <__aeabi_ddiv+0x378>)
 80005ec:	4298      	cmp	r0, r3
 80005ee:	d100      	bne.n	80005f2 <__aeabi_ddiv+0x2e>
 80005f0:	e172      	b.n	80008d8 <__aeabi_ddiv+0x314>
 80005f2:	0f6b      	lsrs	r3, r5, #29
 80005f4:	00e4      	lsls	r4, r4, #3
 80005f6:	431c      	orrs	r4, r3
 80005f8:	2380      	movs	r3, #128	; 0x80
 80005fa:	041b      	lsls	r3, r3, #16
 80005fc:	4323      	orrs	r3, r4
 80005fe:	4698      	mov	r8, r3
 8000600:	4bcf      	ldr	r3, [pc, #828]	; (8000940 <__aeabi_ddiv+0x37c>)
 8000602:	00ed      	lsls	r5, r5, #3
 8000604:	469b      	mov	fp, r3
 8000606:	2300      	movs	r3, #0
 8000608:	4699      	mov	r9, r3
 800060a:	4483      	add	fp, r0
 800060c:	9300      	str	r3, [sp, #0]
 800060e:	033c      	lsls	r4, r7, #12
 8000610:	007b      	lsls	r3, r7, #1
 8000612:	4650      	mov	r0, sl
 8000614:	0b24      	lsrs	r4, r4, #12
 8000616:	0d5b      	lsrs	r3, r3, #21
 8000618:	0fff      	lsrs	r7, r7, #31
 800061a:	2b00      	cmp	r3, #0
 800061c:	d100      	bne.n	8000620 <__aeabi_ddiv+0x5c>
 800061e:	e11f      	b.n	8000860 <__aeabi_ddiv+0x29c>
 8000620:	4ac6      	ldr	r2, [pc, #792]	; (800093c <__aeabi_ddiv+0x378>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d100      	bne.n	8000628 <__aeabi_ddiv+0x64>
 8000626:	e162      	b.n	80008ee <__aeabi_ddiv+0x32a>
 8000628:	49c5      	ldr	r1, [pc, #788]	; (8000940 <__aeabi_ddiv+0x37c>)
 800062a:	0f42      	lsrs	r2, r0, #29
 800062c:	468c      	mov	ip, r1
 800062e:	00e4      	lsls	r4, r4, #3
 8000630:	4659      	mov	r1, fp
 8000632:	4314      	orrs	r4, r2
 8000634:	2280      	movs	r2, #128	; 0x80
 8000636:	4463      	add	r3, ip
 8000638:	0412      	lsls	r2, r2, #16
 800063a:	1acb      	subs	r3, r1, r3
 800063c:	4314      	orrs	r4, r2
 800063e:	469b      	mov	fp, r3
 8000640:	00c2      	lsls	r2, r0, #3
 8000642:	2000      	movs	r0, #0
 8000644:	0033      	movs	r3, r6
 8000646:	407b      	eors	r3, r7
 8000648:	469a      	mov	sl, r3
 800064a:	464b      	mov	r3, r9
 800064c:	2b0f      	cmp	r3, #15
 800064e:	d827      	bhi.n	80006a0 <__aeabi_ddiv+0xdc>
 8000650:	49bc      	ldr	r1, [pc, #752]	; (8000944 <__aeabi_ddiv+0x380>)
 8000652:	009b      	lsls	r3, r3, #2
 8000654:	58cb      	ldr	r3, [r1, r3]
 8000656:	469f      	mov	pc, r3
 8000658:	46b2      	mov	sl, r6
 800065a:	9b00      	ldr	r3, [sp, #0]
 800065c:	2b02      	cmp	r3, #2
 800065e:	d016      	beq.n	800068e <__aeabi_ddiv+0xca>
 8000660:	2b03      	cmp	r3, #3
 8000662:	d100      	bne.n	8000666 <__aeabi_ddiv+0xa2>
 8000664:	e28e      	b.n	8000b84 <__aeabi_ddiv+0x5c0>
 8000666:	2b01      	cmp	r3, #1
 8000668:	d000      	beq.n	800066c <__aeabi_ddiv+0xa8>
 800066a:	e0d9      	b.n	8000820 <__aeabi_ddiv+0x25c>
 800066c:	2300      	movs	r3, #0
 800066e:	2400      	movs	r4, #0
 8000670:	2500      	movs	r5, #0
 8000672:	4652      	mov	r2, sl
 8000674:	051b      	lsls	r3, r3, #20
 8000676:	4323      	orrs	r3, r4
 8000678:	07d2      	lsls	r2, r2, #31
 800067a:	4313      	orrs	r3, r2
 800067c:	0028      	movs	r0, r5
 800067e:	0019      	movs	r1, r3
 8000680:	b005      	add	sp, #20
 8000682:	bcf0      	pop	{r4, r5, r6, r7}
 8000684:	46bb      	mov	fp, r7
 8000686:	46b2      	mov	sl, r6
 8000688:	46a9      	mov	r9, r5
 800068a:	46a0      	mov	r8, r4
 800068c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800068e:	2400      	movs	r4, #0
 8000690:	2500      	movs	r5, #0
 8000692:	4baa      	ldr	r3, [pc, #680]	; (800093c <__aeabi_ddiv+0x378>)
 8000694:	e7ed      	b.n	8000672 <__aeabi_ddiv+0xae>
 8000696:	46ba      	mov	sl, r7
 8000698:	46a0      	mov	r8, r4
 800069a:	0015      	movs	r5, r2
 800069c:	9000      	str	r0, [sp, #0]
 800069e:	e7dc      	b.n	800065a <__aeabi_ddiv+0x96>
 80006a0:	4544      	cmp	r4, r8
 80006a2:	d200      	bcs.n	80006a6 <__aeabi_ddiv+0xe2>
 80006a4:	e1c7      	b.n	8000a36 <__aeabi_ddiv+0x472>
 80006a6:	d100      	bne.n	80006aa <__aeabi_ddiv+0xe6>
 80006a8:	e1c2      	b.n	8000a30 <__aeabi_ddiv+0x46c>
 80006aa:	2301      	movs	r3, #1
 80006ac:	425b      	negs	r3, r3
 80006ae:	469c      	mov	ip, r3
 80006b0:	002e      	movs	r6, r5
 80006b2:	4640      	mov	r0, r8
 80006b4:	2500      	movs	r5, #0
 80006b6:	44e3      	add	fp, ip
 80006b8:	0223      	lsls	r3, r4, #8
 80006ba:	0e14      	lsrs	r4, r2, #24
 80006bc:	431c      	orrs	r4, r3
 80006be:	0c1b      	lsrs	r3, r3, #16
 80006c0:	4699      	mov	r9, r3
 80006c2:	0423      	lsls	r3, r4, #16
 80006c4:	0c1f      	lsrs	r7, r3, #16
 80006c6:	0212      	lsls	r2, r2, #8
 80006c8:	4649      	mov	r1, r9
 80006ca:	9200      	str	r2, [sp, #0]
 80006cc:	9701      	str	r7, [sp, #4]
 80006ce:	f7ff fd9d 	bl	800020c <__aeabi_uidivmod>
 80006d2:	0002      	movs	r2, r0
 80006d4:	437a      	muls	r2, r7
 80006d6:	040b      	lsls	r3, r1, #16
 80006d8:	0c31      	lsrs	r1, r6, #16
 80006da:	4680      	mov	r8, r0
 80006dc:	4319      	orrs	r1, r3
 80006de:	428a      	cmp	r2, r1
 80006e0:	d907      	bls.n	80006f2 <__aeabi_ddiv+0x12e>
 80006e2:	2301      	movs	r3, #1
 80006e4:	425b      	negs	r3, r3
 80006e6:	469c      	mov	ip, r3
 80006e8:	1909      	adds	r1, r1, r4
 80006ea:	44e0      	add	r8, ip
 80006ec:	428c      	cmp	r4, r1
 80006ee:	d800      	bhi.n	80006f2 <__aeabi_ddiv+0x12e>
 80006f0:	e207      	b.n	8000b02 <__aeabi_ddiv+0x53e>
 80006f2:	1a88      	subs	r0, r1, r2
 80006f4:	4649      	mov	r1, r9
 80006f6:	f7ff fd89 	bl	800020c <__aeabi_uidivmod>
 80006fa:	0409      	lsls	r1, r1, #16
 80006fc:	468c      	mov	ip, r1
 80006fe:	0431      	lsls	r1, r6, #16
 8000700:	4666      	mov	r6, ip
 8000702:	9a01      	ldr	r2, [sp, #4]
 8000704:	0c09      	lsrs	r1, r1, #16
 8000706:	4342      	muls	r2, r0
 8000708:	0003      	movs	r3, r0
 800070a:	4331      	orrs	r1, r6
 800070c:	428a      	cmp	r2, r1
 800070e:	d904      	bls.n	800071a <__aeabi_ddiv+0x156>
 8000710:	1909      	adds	r1, r1, r4
 8000712:	3b01      	subs	r3, #1
 8000714:	428c      	cmp	r4, r1
 8000716:	d800      	bhi.n	800071a <__aeabi_ddiv+0x156>
 8000718:	e1ed      	b.n	8000af6 <__aeabi_ddiv+0x532>
 800071a:	1a88      	subs	r0, r1, r2
 800071c:	4642      	mov	r2, r8
 800071e:	0412      	lsls	r2, r2, #16
 8000720:	431a      	orrs	r2, r3
 8000722:	4690      	mov	r8, r2
 8000724:	4641      	mov	r1, r8
 8000726:	9b00      	ldr	r3, [sp, #0]
 8000728:	040e      	lsls	r6, r1, #16
 800072a:	0c1b      	lsrs	r3, r3, #16
 800072c:	001f      	movs	r7, r3
 800072e:	9302      	str	r3, [sp, #8]
 8000730:	9b00      	ldr	r3, [sp, #0]
 8000732:	0c36      	lsrs	r6, r6, #16
 8000734:	041b      	lsls	r3, r3, #16
 8000736:	0c19      	lsrs	r1, r3, #16
 8000738:	000b      	movs	r3, r1
 800073a:	4373      	muls	r3, r6
 800073c:	0c12      	lsrs	r2, r2, #16
 800073e:	437e      	muls	r6, r7
 8000740:	9103      	str	r1, [sp, #12]
 8000742:	4351      	muls	r1, r2
 8000744:	437a      	muls	r2, r7
 8000746:	0c1f      	lsrs	r7, r3, #16
 8000748:	46bc      	mov	ip, r7
 800074a:	1876      	adds	r6, r6, r1
 800074c:	4466      	add	r6, ip
 800074e:	42b1      	cmp	r1, r6
 8000750:	d903      	bls.n	800075a <__aeabi_ddiv+0x196>
 8000752:	2180      	movs	r1, #128	; 0x80
 8000754:	0249      	lsls	r1, r1, #9
 8000756:	468c      	mov	ip, r1
 8000758:	4462      	add	r2, ip
 800075a:	0c31      	lsrs	r1, r6, #16
 800075c:	188a      	adds	r2, r1, r2
 800075e:	0431      	lsls	r1, r6, #16
 8000760:	041e      	lsls	r6, r3, #16
 8000762:	0c36      	lsrs	r6, r6, #16
 8000764:	198e      	adds	r6, r1, r6
 8000766:	4290      	cmp	r0, r2
 8000768:	d302      	bcc.n	8000770 <__aeabi_ddiv+0x1ac>
 800076a:	d112      	bne.n	8000792 <__aeabi_ddiv+0x1ce>
 800076c:	42b5      	cmp	r5, r6
 800076e:	d210      	bcs.n	8000792 <__aeabi_ddiv+0x1ce>
 8000770:	4643      	mov	r3, r8
 8000772:	1e59      	subs	r1, r3, #1
 8000774:	9b00      	ldr	r3, [sp, #0]
 8000776:	469c      	mov	ip, r3
 8000778:	4465      	add	r5, ip
 800077a:	001f      	movs	r7, r3
 800077c:	429d      	cmp	r5, r3
 800077e:	419b      	sbcs	r3, r3
 8000780:	425b      	negs	r3, r3
 8000782:	191b      	adds	r3, r3, r4
 8000784:	18c0      	adds	r0, r0, r3
 8000786:	4284      	cmp	r4, r0
 8000788:	d200      	bcs.n	800078c <__aeabi_ddiv+0x1c8>
 800078a:	e1a0      	b.n	8000ace <__aeabi_ddiv+0x50a>
 800078c:	d100      	bne.n	8000790 <__aeabi_ddiv+0x1cc>
 800078e:	e19b      	b.n	8000ac8 <__aeabi_ddiv+0x504>
 8000790:	4688      	mov	r8, r1
 8000792:	1bae      	subs	r6, r5, r6
 8000794:	42b5      	cmp	r5, r6
 8000796:	41ad      	sbcs	r5, r5
 8000798:	1a80      	subs	r0, r0, r2
 800079a:	426d      	negs	r5, r5
 800079c:	1b40      	subs	r0, r0, r5
 800079e:	4284      	cmp	r4, r0
 80007a0:	d100      	bne.n	80007a4 <__aeabi_ddiv+0x1e0>
 80007a2:	e1d5      	b.n	8000b50 <__aeabi_ddiv+0x58c>
 80007a4:	4649      	mov	r1, r9
 80007a6:	f7ff fd31 	bl	800020c <__aeabi_uidivmod>
 80007aa:	9a01      	ldr	r2, [sp, #4]
 80007ac:	040b      	lsls	r3, r1, #16
 80007ae:	4342      	muls	r2, r0
 80007b0:	0c31      	lsrs	r1, r6, #16
 80007b2:	0005      	movs	r5, r0
 80007b4:	4319      	orrs	r1, r3
 80007b6:	428a      	cmp	r2, r1
 80007b8:	d900      	bls.n	80007bc <__aeabi_ddiv+0x1f8>
 80007ba:	e16c      	b.n	8000a96 <__aeabi_ddiv+0x4d2>
 80007bc:	1a88      	subs	r0, r1, r2
 80007be:	4649      	mov	r1, r9
 80007c0:	f7ff fd24 	bl	800020c <__aeabi_uidivmod>
 80007c4:	9a01      	ldr	r2, [sp, #4]
 80007c6:	0436      	lsls	r6, r6, #16
 80007c8:	4342      	muls	r2, r0
 80007ca:	0409      	lsls	r1, r1, #16
 80007cc:	0c36      	lsrs	r6, r6, #16
 80007ce:	0003      	movs	r3, r0
 80007d0:	430e      	orrs	r6, r1
 80007d2:	42b2      	cmp	r2, r6
 80007d4:	d900      	bls.n	80007d8 <__aeabi_ddiv+0x214>
 80007d6:	e153      	b.n	8000a80 <__aeabi_ddiv+0x4bc>
 80007d8:	9803      	ldr	r0, [sp, #12]
 80007da:	1ab6      	subs	r6, r6, r2
 80007dc:	0002      	movs	r2, r0
 80007de:	042d      	lsls	r5, r5, #16
 80007e0:	431d      	orrs	r5, r3
 80007e2:	9f02      	ldr	r7, [sp, #8]
 80007e4:	042b      	lsls	r3, r5, #16
 80007e6:	0c1b      	lsrs	r3, r3, #16
 80007e8:	435a      	muls	r2, r3
 80007ea:	437b      	muls	r3, r7
 80007ec:	469c      	mov	ip, r3
 80007ee:	0c29      	lsrs	r1, r5, #16
 80007f0:	4348      	muls	r0, r1
 80007f2:	0c13      	lsrs	r3, r2, #16
 80007f4:	4484      	add	ip, r0
 80007f6:	4463      	add	r3, ip
 80007f8:	4379      	muls	r1, r7
 80007fa:	4298      	cmp	r0, r3
 80007fc:	d903      	bls.n	8000806 <__aeabi_ddiv+0x242>
 80007fe:	2080      	movs	r0, #128	; 0x80
 8000800:	0240      	lsls	r0, r0, #9
 8000802:	4684      	mov	ip, r0
 8000804:	4461      	add	r1, ip
 8000806:	0c18      	lsrs	r0, r3, #16
 8000808:	0412      	lsls	r2, r2, #16
 800080a:	041b      	lsls	r3, r3, #16
 800080c:	0c12      	lsrs	r2, r2, #16
 800080e:	1841      	adds	r1, r0, r1
 8000810:	189b      	adds	r3, r3, r2
 8000812:	428e      	cmp	r6, r1
 8000814:	d200      	bcs.n	8000818 <__aeabi_ddiv+0x254>
 8000816:	e0ff      	b.n	8000a18 <__aeabi_ddiv+0x454>
 8000818:	d100      	bne.n	800081c <__aeabi_ddiv+0x258>
 800081a:	e0fa      	b.n	8000a12 <__aeabi_ddiv+0x44e>
 800081c:	2301      	movs	r3, #1
 800081e:	431d      	orrs	r5, r3
 8000820:	4a49      	ldr	r2, [pc, #292]	; (8000948 <__aeabi_ddiv+0x384>)
 8000822:	445a      	add	r2, fp
 8000824:	2a00      	cmp	r2, #0
 8000826:	dc00      	bgt.n	800082a <__aeabi_ddiv+0x266>
 8000828:	e0aa      	b.n	8000980 <__aeabi_ddiv+0x3bc>
 800082a:	076b      	lsls	r3, r5, #29
 800082c:	d000      	beq.n	8000830 <__aeabi_ddiv+0x26c>
 800082e:	e13d      	b.n	8000aac <__aeabi_ddiv+0x4e8>
 8000830:	08ed      	lsrs	r5, r5, #3
 8000832:	4643      	mov	r3, r8
 8000834:	01db      	lsls	r3, r3, #7
 8000836:	d506      	bpl.n	8000846 <__aeabi_ddiv+0x282>
 8000838:	4642      	mov	r2, r8
 800083a:	4b44      	ldr	r3, [pc, #272]	; (800094c <__aeabi_ddiv+0x388>)
 800083c:	401a      	ands	r2, r3
 800083e:	4690      	mov	r8, r2
 8000840:	2280      	movs	r2, #128	; 0x80
 8000842:	00d2      	lsls	r2, r2, #3
 8000844:	445a      	add	r2, fp
 8000846:	4b42      	ldr	r3, [pc, #264]	; (8000950 <__aeabi_ddiv+0x38c>)
 8000848:	429a      	cmp	r2, r3
 800084a:	dd00      	ble.n	800084e <__aeabi_ddiv+0x28a>
 800084c:	e71f      	b.n	800068e <__aeabi_ddiv+0xca>
 800084e:	4643      	mov	r3, r8
 8000850:	075b      	lsls	r3, r3, #29
 8000852:	431d      	orrs	r5, r3
 8000854:	4643      	mov	r3, r8
 8000856:	0552      	lsls	r2, r2, #21
 8000858:	025c      	lsls	r4, r3, #9
 800085a:	0b24      	lsrs	r4, r4, #12
 800085c:	0d53      	lsrs	r3, r2, #21
 800085e:	e708      	b.n	8000672 <__aeabi_ddiv+0xae>
 8000860:	4652      	mov	r2, sl
 8000862:	4322      	orrs	r2, r4
 8000864:	d100      	bne.n	8000868 <__aeabi_ddiv+0x2a4>
 8000866:	e07b      	b.n	8000960 <__aeabi_ddiv+0x39c>
 8000868:	2c00      	cmp	r4, #0
 800086a:	d100      	bne.n	800086e <__aeabi_ddiv+0x2aa>
 800086c:	e0fa      	b.n	8000a64 <__aeabi_ddiv+0x4a0>
 800086e:	0020      	movs	r0, r4
 8000870:	f001 f84a 	bl	8001908 <__clzsi2>
 8000874:	0002      	movs	r2, r0
 8000876:	3a0b      	subs	r2, #11
 8000878:	231d      	movs	r3, #29
 800087a:	0001      	movs	r1, r0
 800087c:	1a9b      	subs	r3, r3, r2
 800087e:	4652      	mov	r2, sl
 8000880:	3908      	subs	r1, #8
 8000882:	40da      	lsrs	r2, r3
 8000884:	408c      	lsls	r4, r1
 8000886:	4314      	orrs	r4, r2
 8000888:	4652      	mov	r2, sl
 800088a:	408a      	lsls	r2, r1
 800088c:	4b31      	ldr	r3, [pc, #196]	; (8000954 <__aeabi_ddiv+0x390>)
 800088e:	4458      	add	r0, fp
 8000890:	469b      	mov	fp, r3
 8000892:	4483      	add	fp, r0
 8000894:	2000      	movs	r0, #0
 8000896:	e6d5      	b.n	8000644 <__aeabi_ddiv+0x80>
 8000898:	464b      	mov	r3, r9
 800089a:	4323      	orrs	r3, r4
 800089c:	4698      	mov	r8, r3
 800089e:	d044      	beq.n	800092a <__aeabi_ddiv+0x366>
 80008a0:	2c00      	cmp	r4, #0
 80008a2:	d100      	bne.n	80008a6 <__aeabi_ddiv+0x2e2>
 80008a4:	e0ce      	b.n	8000a44 <__aeabi_ddiv+0x480>
 80008a6:	0020      	movs	r0, r4
 80008a8:	f001 f82e 	bl	8001908 <__clzsi2>
 80008ac:	0001      	movs	r1, r0
 80008ae:	0002      	movs	r2, r0
 80008b0:	390b      	subs	r1, #11
 80008b2:	231d      	movs	r3, #29
 80008b4:	1a5b      	subs	r3, r3, r1
 80008b6:	4649      	mov	r1, r9
 80008b8:	0010      	movs	r0, r2
 80008ba:	40d9      	lsrs	r1, r3
 80008bc:	3808      	subs	r0, #8
 80008be:	4084      	lsls	r4, r0
 80008c0:	000b      	movs	r3, r1
 80008c2:	464d      	mov	r5, r9
 80008c4:	4323      	orrs	r3, r4
 80008c6:	4698      	mov	r8, r3
 80008c8:	4085      	lsls	r5, r0
 80008ca:	4823      	ldr	r0, [pc, #140]	; (8000958 <__aeabi_ddiv+0x394>)
 80008cc:	1a83      	subs	r3, r0, r2
 80008ce:	469b      	mov	fp, r3
 80008d0:	2300      	movs	r3, #0
 80008d2:	4699      	mov	r9, r3
 80008d4:	9300      	str	r3, [sp, #0]
 80008d6:	e69a      	b.n	800060e <__aeabi_ddiv+0x4a>
 80008d8:	464b      	mov	r3, r9
 80008da:	4323      	orrs	r3, r4
 80008dc:	4698      	mov	r8, r3
 80008de:	d11d      	bne.n	800091c <__aeabi_ddiv+0x358>
 80008e0:	2308      	movs	r3, #8
 80008e2:	4699      	mov	r9, r3
 80008e4:	3b06      	subs	r3, #6
 80008e6:	2500      	movs	r5, #0
 80008e8:	4683      	mov	fp, r0
 80008ea:	9300      	str	r3, [sp, #0]
 80008ec:	e68f      	b.n	800060e <__aeabi_ddiv+0x4a>
 80008ee:	4652      	mov	r2, sl
 80008f0:	4322      	orrs	r2, r4
 80008f2:	d109      	bne.n	8000908 <__aeabi_ddiv+0x344>
 80008f4:	2302      	movs	r3, #2
 80008f6:	4649      	mov	r1, r9
 80008f8:	4319      	orrs	r1, r3
 80008fa:	4b18      	ldr	r3, [pc, #96]	; (800095c <__aeabi_ddiv+0x398>)
 80008fc:	4689      	mov	r9, r1
 80008fe:	469c      	mov	ip, r3
 8000900:	2400      	movs	r4, #0
 8000902:	2002      	movs	r0, #2
 8000904:	44e3      	add	fp, ip
 8000906:	e69d      	b.n	8000644 <__aeabi_ddiv+0x80>
 8000908:	2303      	movs	r3, #3
 800090a:	464a      	mov	r2, r9
 800090c:	431a      	orrs	r2, r3
 800090e:	4b13      	ldr	r3, [pc, #76]	; (800095c <__aeabi_ddiv+0x398>)
 8000910:	4691      	mov	r9, r2
 8000912:	469c      	mov	ip, r3
 8000914:	4652      	mov	r2, sl
 8000916:	2003      	movs	r0, #3
 8000918:	44e3      	add	fp, ip
 800091a:	e693      	b.n	8000644 <__aeabi_ddiv+0x80>
 800091c:	230c      	movs	r3, #12
 800091e:	4699      	mov	r9, r3
 8000920:	3b09      	subs	r3, #9
 8000922:	46a0      	mov	r8, r4
 8000924:	4683      	mov	fp, r0
 8000926:	9300      	str	r3, [sp, #0]
 8000928:	e671      	b.n	800060e <__aeabi_ddiv+0x4a>
 800092a:	2304      	movs	r3, #4
 800092c:	4699      	mov	r9, r3
 800092e:	2300      	movs	r3, #0
 8000930:	469b      	mov	fp, r3
 8000932:	3301      	adds	r3, #1
 8000934:	2500      	movs	r5, #0
 8000936:	9300      	str	r3, [sp, #0]
 8000938:	e669      	b.n	800060e <__aeabi_ddiv+0x4a>
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	000007ff 	.word	0x000007ff
 8000940:	fffffc01 	.word	0xfffffc01
 8000944:	08008b54 	.word	0x08008b54
 8000948:	000003ff 	.word	0x000003ff
 800094c:	feffffff 	.word	0xfeffffff
 8000950:	000007fe 	.word	0x000007fe
 8000954:	000003f3 	.word	0x000003f3
 8000958:	fffffc0d 	.word	0xfffffc0d
 800095c:	fffff801 	.word	0xfffff801
 8000960:	4649      	mov	r1, r9
 8000962:	2301      	movs	r3, #1
 8000964:	4319      	orrs	r1, r3
 8000966:	4689      	mov	r9, r1
 8000968:	2400      	movs	r4, #0
 800096a:	2001      	movs	r0, #1
 800096c:	e66a      	b.n	8000644 <__aeabi_ddiv+0x80>
 800096e:	2300      	movs	r3, #0
 8000970:	2480      	movs	r4, #128	; 0x80
 8000972:	469a      	mov	sl, r3
 8000974:	2500      	movs	r5, #0
 8000976:	4b8a      	ldr	r3, [pc, #552]	; (8000ba0 <__aeabi_ddiv+0x5dc>)
 8000978:	0324      	lsls	r4, r4, #12
 800097a:	e67a      	b.n	8000672 <__aeabi_ddiv+0xae>
 800097c:	2501      	movs	r5, #1
 800097e:	426d      	negs	r5, r5
 8000980:	2301      	movs	r3, #1
 8000982:	1a9b      	subs	r3, r3, r2
 8000984:	2b38      	cmp	r3, #56	; 0x38
 8000986:	dd00      	ble.n	800098a <__aeabi_ddiv+0x3c6>
 8000988:	e670      	b.n	800066c <__aeabi_ddiv+0xa8>
 800098a:	2b1f      	cmp	r3, #31
 800098c:	dc00      	bgt.n	8000990 <__aeabi_ddiv+0x3cc>
 800098e:	e0bf      	b.n	8000b10 <__aeabi_ddiv+0x54c>
 8000990:	211f      	movs	r1, #31
 8000992:	4249      	negs	r1, r1
 8000994:	1a8a      	subs	r2, r1, r2
 8000996:	4641      	mov	r1, r8
 8000998:	40d1      	lsrs	r1, r2
 800099a:	000a      	movs	r2, r1
 800099c:	2b20      	cmp	r3, #32
 800099e:	d004      	beq.n	80009aa <__aeabi_ddiv+0x3e6>
 80009a0:	4641      	mov	r1, r8
 80009a2:	4b80      	ldr	r3, [pc, #512]	; (8000ba4 <__aeabi_ddiv+0x5e0>)
 80009a4:	445b      	add	r3, fp
 80009a6:	4099      	lsls	r1, r3
 80009a8:	430d      	orrs	r5, r1
 80009aa:	1e6b      	subs	r3, r5, #1
 80009ac:	419d      	sbcs	r5, r3
 80009ae:	2307      	movs	r3, #7
 80009b0:	432a      	orrs	r2, r5
 80009b2:	001d      	movs	r5, r3
 80009b4:	2400      	movs	r4, #0
 80009b6:	4015      	ands	r5, r2
 80009b8:	4213      	tst	r3, r2
 80009ba:	d100      	bne.n	80009be <__aeabi_ddiv+0x3fa>
 80009bc:	e0d4      	b.n	8000b68 <__aeabi_ddiv+0x5a4>
 80009be:	210f      	movs	r1, #15
 80009c0:	2300      	movs	r3, #0
 80009c2:	4011      	ands	r1, r2
 80009c4:	2904      	cmp	r1, #4
 80009c6:	d100      	bne.n	80009ca <__aeabi_ddiv+0x406>
 80009c8:	e0cb      	b.n	8000b62 <__aeabi_ddiv+0x59e>
 80009ca:	1d11      	adds	r1, r2, #4
 80009cc:	4291      	cmp	r1, r2
 80009ce:	4192      	sbcs	r2, r2
 80009d0:	4252      	negs	r2, r2
 80009d2:	189b      	adds	r3, r3, r2
 80009d4:	000a      	movs	r2, r1
 80009d6:	0219      	lsls	r1, r3, #8
 80009d8:	d400      	bmi.n	80009dc <__aeabi_ddiv+0x418>
 80009da:	e0c2      	b.n	8000b62 <__aeabi_ddiv+0x59e>
 80009dc:	2301      	movs	r3, #1
 80009de:	2400      	movs	r4, #0
 80009e0:	2500      	movs	r5, #0
 80009e2:	e646      	b.n	8000672 <__aeabi_ddiv+0xae>
 80009e4:	2380      	movs	r3, #128	; 0x80
 80009e6:	4641      	mov	r1, r8
 80009e8:	031b      	lsls	r3, r3, #12
 80009ea:	4219      	tst	r1, r3
 80009ec:	d008      	beq.n	8000a00 <__aeabi_ddiv+0x43c>
 80009ee:	421c      	tst	r4, r3
 80009f0:	d106      	bne.n	8000a00 <__aeabi_ddiv+0x43c>
 80009f2:	431c      	orrs	r4, r3
 80009f4:	0324      	lsls	r4, r4, #12
 80009f6:	46ba      	mov	sl, r7
 80009f8:	0015      	movs	r5, r2
 80009fa:	4b69      	ldr	r3, [pc, #420]	; (8000ba0 <__aeabi_ddiv+0x5dc>)
 80009fc:	0b24      	lsrs	r4, r4, #12
 80009fe:	e638      	b.n	8000672 <__aeabi_ddiv+0xae>
 8000a00:	2480      	movs	r4, #128	; 0x80
 8000a02:	4643      	mov	r3, r8
 8000a04:	0324      	lsls	r4, r4, #12
 8000a06:	431c      	orrs	r4, r3
 8000a08:	0324      	lsls	r4, r4, #12
 8000a0a:	46b2      	mov	sl, r6
 8000a0c:	4b64      	ldr	r3, [pc, #400]	; (8000ba0 <__aeabi_ddiv+0x5dc>)
 8000a0e:	0b24      	lsrs	r4, r4, #12
 8000a10:	e62f      	b.n	8000672 <__aeabi_ddiv+0xae>
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d100      	bne.n	8000a18 <__aeabi_ddiv+0x454>
 8000a16:	e703      	b.n	8000820 <__aeabi_ddiv+0x25c>
 8000a18:	19a6      	adds	r6, r4, r6
 8000a1a:	1e68      	subs	r0, r5, #1
 8000a1c:	42a6      	cmp	r6, r4
 8000a1e:	d200      	bcs.n	8000a22 <__aeabi_ddiv+0x45e>
 8000a20:	e08d      	b.n	8000b3e <__aeabi_ddiv+0x57a>
 8000a22:	428e      	cmp	r6, r1
 8000a24:	d200      	bcs.n	8000a28 <__aeabi_ddiv+0x464>
 8000a26:	e0a3      	b.n	8000b70 <__aeabi_ddiv+0x5ac>
 8000a28:	d100      	bne.n	8000a2c <__aeabi_ddiv+0x468>
 8000a2a:	e0b3      	b.n	8000b94 <__aeabi_ddiv+0x5d0>
 8000a2c:	0005      	movs	r5, r0
 8000a2e:	e6f5      	b.n	800081c <__aeabi_ddiv+0x258>
 8000a30:	42aa      	cmp	r2, r5
 8000a32:	d900      	bls.n	8000a36 <__aeabi_ddiv+0x472>
 8000a34:	e639      	b.n	80006aa <__aeabi_ddiv+0xe6>
 8000a36:	4643      	mov	r3, r8
 8000a38:	07de      	lsls	r6, r3, #31
 8000a3a:	0858      	lsrs	r0, r3, #1
 8000a3c:	086b      	lsrs	r3, r5, #1
 8000a3e:	431e      	orrs	r6, r3
 8000a40:	07ed      	lsls	r5, r5, #31
 8000a42:	e639      	b.n	80006b8 <__aeabi_ddiv+0xf4>
 8000a44:	4648      	mov	r0, r9
 8000a46:	f000 ff5f 	bl	8001908 <__clzsi2>
 8000a4a:	0001      	movs	r1, r0
 8000a4c:	0002      	movs	r2, r0
 8000a4e:	3115      	adds	r1, #21
 8000a50:	3220      	adds	r2, #32
 8000a52:	291c      	cmp	r1, #28
 8000a54:	dc00      	bgt.n	8000a58 <__aeabi_ddiv+0x494>
 8000a56:	e72c      	b.n	80008b2 <__aeabi_ddiv+0x2ee>
 8000a58:	464b      	mov	r3, r9
 8000a5a:	3808      	subs	r0, #8
 8000a5c:	4083      	lsls	r3, r0
 8000a5e:	2500      	movs	r5, #0
 8000a60:	4698      	mov	r8, r3
 8000a62:	e732      	b.n	80008ca <__aeabi_ddiv+0x306>
 8000a64:	f000 ff50 	bl	8001908 <__clzsi2>
 8000a68:	0003      	movs	r3, r0
 8000a6a:	001a      	movs	r2, r3
 8000a6c:	3215      	adds	r2, #21
 8000a6e:	3020      	adds	r0, #32
 8000a70:	2a1c      	cmp	r2, #28
 8000a72:	dc00      	bgt.n	8000a76 <__aeabi_ddiv+0x4b2>
 8000a74:	e700      	b.n	8000878 <__aeabi_ddiv+0x2b4>
 8000a76:	4654      	mov	r4, sl
 8000a78:	3b08      	subs	r3, #8
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	409c      	lsls	r4, r3
 8000a7e:	e705      	b.n	800088c <__aeabi_ddiv+0x2c8>
 8000a80:	1936      	adds	r6, r6, r4
 8000a82:	3b01      	subs	r3, #1
 8000a84:	42b4      	cmp	r4, r6
 8000a86:	d900      	bls.n	8000a8a <__aeabi_ddiv+0x4c6>
 8000a88:	e6a6      	b.n	80007d8 <__aeabi_ddiv+0x214>
 8000a8a:	42b2      	cmp	r2, r6
 8000a8c:	d800      	bhi.n	8000a90 <__aeabi_ddiv+0x4cc>
 8000a8e:	e6a3      	b.n	80007d8 <__aeabi_ddiv+0x214>
 8000a90:	1e83      	subs	r3, r0, #2
 8000a92:	1936      	adds	r6, r6, r4
 8000a94:	e6a0      	b.n	80007d8 <__aeabi_ddiv+0x214>
 8000a96:	1909      	adds	r1, r1, r4
 8000a98:	3d01      	subs	r5, #1
 8000a9a:	428c      	cmp	r4, r1
 8000a9c:	d900      	bls.n	8000aa0 <__aeabi_ddiv+0x4dc>
 8000a9e:	e68d      	b.n	80007bc <__aeabi_ddiv+0x1f8>
 8000aa0:	428a      	cmp	r2, r1
 8000aa2:	d800      	bhi.n	8000aa6 <__aeabi_ddiv+0x4e2>
 8000aa4:	e68a      	b.n	80007bc <__aeabi_ddiv+0x1f8>
 8000aa6:	1e85      	subs	r5, r0, #2
 8000aa8:	1909      	adds	r1, r1, r4
 8000aaa:	e687      	b.n	80007bc <__aeabi_ddiv+0x1f8>
 8000aac:	230f      	movs	r3, #15
 8000aae:	402b      	ands	r3, r5
 8000ab0:	2b04      	cmp	r3, #4
 8000ab2:	d100      	bne.n	8000ab6 <__aeabi_ddiv+0x4f2>
 8000ab4:	e6bc      	b.n	8000830 <__aeabi_ddiv+0x26c>
 8000ab6:	2305      	movs	r3, #5
 8000ab8:	425b      	negs	r3, r3
 8000aba:	42ab      	cmp	r3, r5
 8000abc:	419b      	sbcs	r3, r3
 8000abe:	3504      	adds	r5, #4
 8000ac0:	425b      	negs	r3, r3
 8000ac2:	08ed      	lsrs	r5, r5, #3
 8000ac4:	4498      	add	r8, r3
 8000ac6:	e6b4      	b.n	8000832 <__aeabi_ddiv+0x26e>
 8000ac8:	42af      	cmp	r7, r5
 8000aca:	d900      	bls.n	8000ace <__aeabi_ddiv+0x50a>
 8000acc:	e660      	b.n	8000790 <__aeabi_ddiv+0x1cc>
 8000ace:	4282      	cmp	r2, r0
 8000ad0:	d804      	bhi.n	8000adc <__aeabi_ddiv+0x518>
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_ddiv+0x512>
 8000ad4:	e65c      	b.n	8000790 <__aeabi_ddiv+0x1cc>
 8000ad6:	42ae      	cmp	r6, r5
 8000ad8:	d800      	bhi.n	8000adc <__aeabi_ddiv+0x518>
 8000ada:	e659      	b.n	8000790 <__aeabi_ddiv+0x1cc>
 8000adc:	2302      	movs	r3, #2
 8000ade:	425b      	negs	r3, r3
 8000ae0:	469c      	mov	ip, r3
 8000ae2:	9b00      	ldr	r3, [sp, #0]
 8000ae4:	44e0      	add	r8, ip
 8000ae6:	469c      	mov	ip, r3
 8000ae8:	4465      	add	r5, ip
 8000aea:	429d      	cmp	r5, r3
 8000aec:	419b      	sbcs	r3, r3
 8000aee:	425b      	negs	r3, r3
 8000af0:	191b      	adds	r3, r3, r4
 8000af2:	18c0      	adds	r0, r0, r3
 8000af4:	e64d      	b.n	8000792 <__aeabi_ddiv+0x1ce>
 8000af6:	428a      	cmp	r2, r1
 8000af8:	d800      	bhi.n	8000afc <__aeabi_ddiv+0x538>
 8000afa:	e60e      	b.n	800071a <__aeabi_ddiv+0x156>
 8000afc:	1e83      	subs	r3, r0, #2
 8000afe:	1909      	adds	r1, r1, r4
 8000b00:	e60b      	b.n	800071a <__aeabi_ddiv+0x156>
 8000b02:	428a      	cmp	r2, r1
 8000b04:	d800      	bhi.n	8000b08 <__aeabi_ddiv+0x544>
 8000b06:	e5f4      	b.n	80006f2 <__aeabi_ddiv+0x12e>
 8000b08:	1e83      	subs	r3, r0, #2
 8000b0a:	4698      	mov	r8, r3
 8000b0c:	1909      	adds	r1, r1, r4
 8000b0e:	e5f0      	b.n	80006f2 <__aeabi_ddiv+0x12e>
 8000b10:	4925      	ldr	r1, [pc, #148]	; (8000ba8 <__aeabi_ddiv+0x5e4>)
 8000b12:	0028      	movs	r0, r5
 8000b14:	4459      	add	r1, fp
 8000b16:	408d      	lsls	r5, r1
 8000b18:	4642      	mov	r2, r8
 8000b1a:	408a      	lsls	r2, r1
 8000b1c:	1e69      	subs	r1, r5, #1
 8000b1e:	418d      	sbcs	r5, r1
 8000b20:	4641      	mov	r1, r8
 8000b22:	40d8      	lsrs	r0, r3
 8000b24:	40d9      	lsrs	r1, r3
 8000b26:	4302      	orrs	r2, r0
 8000b28:	432a      	orrs	r2, r5
 8000b2a:	000b      	movs	r3, r1
 8000b2c:	0751      	lsls	r1, r2, #29
 8000b2e:	d100      	bne.n	8000b32 <__aeabi_ddiv+0x56e>
 8000b30:	e751      	b.n	80009d6 <__aeabi_ddiv+0x412>
 8000b32:	210f      	movs	r1, #15
 8000b34:	4011      	ands	r1, r2
 8000b36:	2904      	cmp	r1, #4
 8000b38:	d000      	beq.n	8000b3c <__aeabi_ddiv+0x578>
 8000b3a:	e746      	b.n	80009ca <__aeabi_ddiv+0x406>
 8000b3c:	e74b      	b.n	80009d6 <__aeabi_ddiv+0x412>
 8000b3e:	0005      	movs	r5, r0
 8000b40:	428e      	cmp	r6, r1
 8000b42:	d000      	beq.n	8000b46 <__aeabi_ddiv+0x582>
 8000b44:	e66a      	b.n	800081c <__aeabi_ddiv+0x258>
 8000b46:	9a00      	ldr	r2, [sp, #0]
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d000      	beq.n	8000b4e <__aeabi_ddiv+0x58a>
 8000b4c:	e666      	b.n	800081c <__aeabi_ddiv+0x258>
 8000b4e:	e667      	b.n	8000820 <__aeabi_ddiv+0x25c>
 8000b50:	4a16      	ldr	r2, [pc, #88]	; (8000bac <__aeabi_ddiv+0x5e8>)
 8000b52:	445a      	add	r2, fp
 8000b54:	2a00      	cmp	r2, #0
 8000b56:	dc00      	bgt.n	8000b5a <__aeabi_ddiv+0x596>
 8000b58:	e710      	b.n	800097c <__aeabi_ddiv+0x3b8>
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	2500      	movs	r5, #0
 8000b5e:	4498      	add	r8, r3
 8000b60:	e667      	b.n	8000832 <__aeabi_ddiv+0x26e>
 8000b62:	075d      	lsls	r5, r3, #29
 8000b64:	025b      	lsls	r3, r3, #9
 8000b66:	0b1c      	lsrs	r4, r3, #12
 8000b68:	08d2      	lsrs	r2, r2, #3
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	4315      	orrs	r5, r2
 8000b6e:	e580      	b.n	8000672 <__aeabi_ddiv+0xae>
 8000b70:	9800      	ldr	r0, [sp, #0]
 8000b72:	3d02      	subs	r5, #2
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	4282      	cmp	r2, r0
 8000b78:	41bf      	sbcs	r7, r7
 8000b7a:	427f      	negs	r7, r7
 8000b7c:	193c      	adds	r4, r7, r4
 8000b7e:	1936      	adds	r6, r6, r4
 8000b80:	9200      	str	r2, [sp, #0]
 8000b82:	e7dd      	b.n	8000b40 <__aeabi_ddiv+0x57c>
 8000b84:	2480      	movs	r4, #128	; 0x80
 8000b86:	4643      	mov	r3, r8
 8000b88:	0324      	lsls	r4, r4, #12
 8000b8a:	431c      	orrs	r4, r3
 8000b8c:	0324      	lsls	r4, r4, #12
 8000b8e:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <__aeabi_ddiv+0x5dc>)
 8000b90:	0b24      	lsrs	r4, r4, #12
 8000b92:	e56e      	b.n	8000672 <__aeabi_ddiv+0xae>
 8000b94:	9a00      	ldr	r2, [sp, #0]
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d3ea      	bcc.n	8000b70 <__aeabi_ddiv+0x5ac>
 8000b9a:	0005      	movs	r5, r0
 8000b9c:	e7d3      	b.n	8000b46 <__aeabi_ddiv+0x582>
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	000007ff 	.word	0x000007ff
 8000ba4:	0000043e 	.word	0x0000043e
 8000ba8:	0000041e 	.word	0x0000041e
 8000bac:	000003ff 	.word	0x000003ff

08000bb0 <__aeabi_dmul>:
 8000bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bb2:	4657      	mov	r7, sl
 8000bb4:	464e      	mov	r6, r9
 8000bb6:	4645      	mov	r5, r8
 8000bb8:	46de      	mov	lr, fp
 8000bba:	b5e0      	push	{r5, r6, r7, lr}
 8000bbc:	4698      	mov	r8, r3
 8000bbe:	030c      	lsls	r4, r1, #12
 8000bc0:	004b      	lsls	r3, r1, #1
 8000bc2:	0006      	movs	r6, r0
 8000bc4:	4692      	mov	sl, r2
 8000bc6:	b087      	sub	sp, #28
 8000bc8:	0b24      	lsrs	r4, r4, #12
 8000bca:	0d5b      	lsrs	r3, r3, #21
 8000bcc:	0fcf      	lsrs	r7, r1, #31
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d100      	bne.n	8000bd4 <__aeabi_dmul+0x24>
 8000bd2:	e15c      	b.n	8000e8e <__aeabi_dmul+0x2de>
 8000bd4:	4ad9      	ldr	r2, [pc, #868]	; (8000f3c <__aeabi_dmul+0x38c>)
 8000bd6:	4293      	cmp	r3, r2
 8000bd8:	d100      	bne.n	8000bdc <__aeabi_dmul+0x2c>
 8000bda:	e175      	b.n	8000ec8 <__aeabi_dmul+0x318>
 8000bdc:	0f42      	lsrs	r2, r0, #29
 8000bde:	00e4      	lsls	r4, r4, #3
 8000be0:	4314      	orrs	r4, r2
 8000be2:	2280      	movs	r2, #128	; 0x80
 8000be4:	0412      	lsls	r2, r2, #16
 8000be6:	4314      	orrs	r4, r2
 8000be8:	4ad5      	ldr	r2, [pc, #852]	; (8000f40 <__aeabi_dmul+0x390>)
 8000bea:	00c5      	lsls	r5, r0, #3
 8000bec:	4694      	mov	ip, r2
 8000bee:	4463      	add	r3, ip
 8000bf0:	9300      	str	r3, [sp, #0]
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	4699      	mov	r9, r3
 8000bf6:	469b      	mov	fp, r3
 8000bf8:	4643      	mov	r3, r8
 8000bfa:	4642      	mov	r2, r8
 8000bfc:	031e      	lsls	r6, r3, #12
 8000bfe:	0fd2      	lsrs	r2, r2, #31
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	4650      	mov	r0, sl
 8000c04:	4690      	mov	r8, r2
 8000c06:	0b36      	lsrs	r6, r6, #12
 8000c08:	0d5b      	lsrs	r3, r3, #21
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dmul+0x5e>
 8000c0c:	e120      	b.n	8000e50 <__aeabi_dmul+0x2a0>
 8000c0e:	4acb      	ldr	r2, [pc, #812]	; (8000f3c <__aeabi_dmul+0x38c>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d100      	bne.n	8000c16 <__aeabi_dmul+0x66>
 8000c14:	e162      	b.n	8000edc <__aeabi_dmul+0x32c>
 8000c16:	49ca      	ldr	r1, [pc, #808]	; (8000f40 <__aeabi_dmul+0x390>)
 8000c18:	0f42      	lsrs	r2, r0, #29
 8000c1a:	468c      	mov	ip, r1
 8000c1c:	9900      	ldr	r1, [sp, #0]
 8000c1e:	4463      	add	r3, ip
 8000c20:	00f6      	lsls	r6, r6, #3
 8000c22:	468c      	mov	ip, r1
 8000c24:	4316      	orrs	r6, r2
 8000c26:	2280      	movs	r2, #128	; 0x80
 8000c28:	449c      	add	ip, r3
 8000c2a:	0412      	lsls	r2, r2, #16
 8000c2c:	4663      	mov	r3, ip
 8000c2e:	4316      	orrs	r6, r2
 8000c30:	00c2      	lsls	r2, r0, #3
 8000c32:	2000      	movs	r0, #0
 8000c34:	9300      	str	r3, [sp, #0]
 8000c36:	9900      	ldr	r1, [sp, #0]
 8000c38:	4643      	mov	r3, r8
 8000c3a:	3101      	adds	r1, #1
 8000c3c:	468c      	mov	ip, r1
 8000c3e:	4649      	mov	r1, r9
 8000c40:	407b      	eors	r3, r7
 8000c42:	9301      	str	r3, [sp, #4]
 8000c44:	290f      	cmp	r1, #15
 8000c46:	d826      	bhi.n	8000c96 <__aeabi_dmul+0xe6>
 8000c48:	4bbe      	ldr	r3, [pc, #760]	; (8000f44 <__aeabi_dmul+0x394>)
 8000c4a:	0089      	lsls	r1, r1, #2
 8000c4c:	5859      	ldr	r1, [r3, r1]
 8000c4e:	468f      	mov	pc, r1
 8000c50:	4643      	mov	r3, r8
 8000c52:	9301      	str	r3, [sp, #4]
 8000c54:	0034      	movs	r4, r6
 8000c56:	0015      	movs	r5, r2
 8000c58:	4683      	mov	fp, r0
 8000c5a:	465b      	mov	r3, fp
 8000c5c:	2b02      	cmp	r3, #2
 8000c5e:	d016      	beq.n	8000c8e <__aeabi_dmul+0xde>
 8000c60:	2b03      	cmp	r3, #3
 8000c62:	d100      	bne.n	8000c66 <__aeabi_dmul+0xb6>
 8000c64:	e203      	b.n	800106e <__aeabi_dmul+0x4be>
 8000c66:	2b01      	cmp	r3, #1
 8000c68:	d000      	beq.n	8000c6c <__aeabi_dmul+0xbc>
 8000c6a:	e0cd      	b.n	8000e08 <__aeabi_dmul+0x258>
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2400      	movs	r4, #0
 8000c70:	2500      	movs	r5, #0
 8000c72:	9b01      	ldr	r3, [sp, #4]
 8000c74:	0512      	lsls	r2, r2, #20
 8000c76:	4322      	orrs	r2, r4
 8000c78:	07db      	lsls	r3, r3, #31
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	0028      	movs	r0, r5
 8000c7e:	0011      	movs	r1, r2
 8000c80:	b007      	add	sp, #28
 8000c82:	bcf0      	pop	{r4, r5, r6, r7}
 8000c84:	46bb      	mov	fp, r7
 8000c86:	46b2      	mov	sl, r6
 8000c88:	46a9      	mov	r9, r5
 8000c8a:	46a0      	mov	r8, r4
 8000c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c8e:	2400      	movs	r4, #0
 8000c90:	2500      	movs	r5, #0
 8000c92:	4aaa      	ldr	r2, [pc, #680]	; (8000f3c <__aeabi_dmul+0x38c>)
 8000c94:	e7ed      	b.n	8000c72 <__aeabi_dmul+0xc2>
 8000c96:	0c28      	lsrs	r0, r5, #16
 8000c98:	042d      	lsls	r5, r5, #16
 8000c9a:	0c2d      	lsrs	r5, r5, #16
 8000c9c:	002b      	movs	r3, r5
 8000c9e:	0c11      	lsrs	r1, r2, #16
 8000ca0:	0412      	lsls	r2, r2, #16
 8000ca2:	0c12      	lsrs	r2, r2, #16
 8000ca4:	4353      	muls	r3, r2
 8000ca6:	4698      	mov	r8, r3
 8000ca8:	0013      	movs	r3, r2
 8000caa:	002f      	movs	r7, r5
 8000cac:	4343      	muls	r3, r0
 8000cae:	4699      	mov	r9, r3
 8000cb0:	434f      	muls	r7, r1
 8000cb2:	444f      	add	r7, r9
 8000cb4:	46bb      	mov	fp, r7
 8000cb6:	4647      	mov	r7, r8
 8000cb8:	000b      	movs	r3, r1
 8000cba:	0c3f      	lsrs	r7, r7, #16
 8000cbc:	46ba      	mov	sl, r7
 8000cbe:	4343      	muls	r3, r0
 8000cc0:	44da      	add	sl, fp
 8000cc2:	9302      	str	r3, [sp, #8]
 8000cc4:	45d1      	cmp	r9, sl
 8000cc6:	d904      	bls.n	8000cd2 <__aeabi_dmul+0x122>
 8000cc8:	2780      	movs	r7, #128	; 0x80
 8000cca:	027f      	lsls	r7, r7, #9
 8000ccc:	46b9      	mov	r9, r7
 8000cce:	444b      	add	r3, r9
 8000cd0:	9302      	str	r3, [sp, #8]
 8000cd2:	4653      	mov	r3, sl
 8000cd4:	0c1b      	lsrs	r3, r3, #16
 8000cd6:	469b      	mov	fp, r3
 8000cd8:	4653      	mov	r3, sl
 8000cda:	041f      	lsls	r7, r3, #16
 8000cdc:	4643      	mov	r3, r8
 8000cde:	041b      	lsls	r3, r3, #16
 8000ce0:	0c1b      	lsrs	r3, r3, #16
 8000ce2:	4698      	mov	r8, r3
 8000ce4:	003b      	movs	r3, r7
 8000ce6:	4443      	add	r3, r8
 8000ce8:	9304      	str	r3, [sp, #16]
 8000cea:	0c33      	lsrs	r3, r6, #16
 8000cec:	0436      	lsls	r6, r6, #16
 8000cee:	0c36      	lsrs	r6, r6, #16
 8000cf0:	4698      	mov	r8, r3
 8000cf2:	0033      	movs	r3, r6
 8000cf4:	4343      	muls	r3, r0
 8000cf6:	4699      	mov	r9, r3
 8000cf8:	4643      	mov	r3, r8
 8000cfa:	4343      	muls	r3, r0
 8000cfc:	002f      	movs	r7, r5
 8000cfe:	469a      	mov	sl, r3
 8000d00:	4643      	mov	r3, r8
 8000d02:	4377      	muls	r7, r6
 8000d04:	435d      	muls	r5, r3
 8000d06:	0c38      	lsrs	r0, r7, #16
 8000d08:	444d      	add	r5, r9
 8000d0a:	1945      	adds	r5, r0, r5
 8000d0c:	45a9      	cmp	r9, r5
 8000d0e:	d903      	bls.n	8000d18 <__aeabi_dmul+0x168>
 8000d10:	2380      	movs	r3, #128	; 0x80
 8000d12:	025b      	lsls	r3, r3, #9
 8000d14:	4699      	mov	r9, r3
 8000d16:	44ca      	add	sl, r9
 8000d18:	043f      	lsls	r7, r7, #16
 8000d1a:	0c28      	lsrs	r0, r5, #16
 8000d1c:	0c3f      	lsrs	r7, r7, #16
 8000d1e:	042d      	lsls	r5, r5, #16
 8000d20:	19ed      	adds	r5, r5, r7
 8000d22:	0c27      	lsrs	r7, r4, #16
 8000d24:	0424      	lsls	r4, r4, #16
 8000d26:	0c24      	lsrs	r4, r4, #16
 8000d28:	0003      	movs	r3, r0
 8000d2a:	0020      	movs	r0, r4
 8000d2c:	4350      	muls	r0, r2
 8000d2e:	437a      	muls	r2, r7
 8000d30:	4691      	mov	r9, r2
 8000d32:	003a      	movs	r2, r7
 8000d34:	4453      	add	r3, sl
 8000d36:	9305      	str	r3, [sp, #20]
 8000d38:	0c03      	lsrs	r3, r0, #16
 8000d3a:	469a      	mov	sl, r3
 8000d3c:	434a      	muls	r2, r1
 8000d3e:	4361      	muls	r1, r4
 8000d40:	4449      	add	r1, r9
 8000d42:	4451      	add	r1, sl
 8000d44:	44ab      	add	fp, r5
 8000d46:	4589      	cmp	r9, r1
 8000d48:	d903      	bls.n	8000d52 <__aeabi_dmul+0x1a2>
 8000d4a:	2380      	movs	r3, #128	; 0x80
 8000d4c:	025b      	lsls	r3, r3, #9
 8000d4e:	4699      	mov	r9, r3
 8000d50:	444a      	add	r2, r9
 8000d52:	0400      	lsls	r0, r0, #16
 8000d54:	0c0b      	lsrs	r3, r1, #16
 8000d56:	0c00      	lsrs	r0, r0, #16
 8000d58:	0409      	lsls	r1, r1, #16
 8000d5a:	1809      	adds	r1, r1, r0
 8000d5c:	0020      	movs	r0, r4
 8000d5e:	4699      	mov	r9, r3
 8000d60:	4643      	mov	r3, r8
 8000d62:	4370      	muls	r0, r6
 8000d64:	435c      	muls	r4, r3
 8000d66:	437e      	muls	r6, r7
 8000d68:	435f      	muls	r7, r3
 8000d6a:	0c03      	lsrs	r3, r0, #16
 8000d6c:	4698      	mov	r8, r3
 8000d6e:	19a4      	adds	r4, r4, r6
 8000d70:	4444      	add	r4, r8
 8000d72:	444a      	add	r2, r9
 8000d74:	9703      	str	r7, [sp, #12]
 8000d76:	42a6      	cmp	r6, r4
 8000d78:	d904      	bls.n	8000d84 <__aeabi_dmul+0x1d4>
 8000d7a:	2380      	movs	r3, #128	; 0x80
 8000d7c:	025b      	lsls	r3, r3, #9
 8000d7e:	4698      	mov	r8, r3
 8000d80:	4447      	add	r7, r8
 8000d82:	9703      	str	r7, [sp, #12]
 8000d84:	0423      	lsls	r3, r4, #16
 8000d86:	9e02      	ldr	r6, [sp, #8]
 8000d88:	469a      	mov	sl, r3
 8000d8a:	9b05      	ldr	r3, [sp, #20]
 8000d8c:	445e      	add	r6, fp
 8000d8e:	4698      	mov	r8, r3
 8000d90:	42ae      	cmp	r6, r5
 8000d92:	41ad      	sbcs	r5, r5
 8000d94:	1876      	adds	r6, r6, r1
 8000d96:	428e      	cmp	r6, r1
 8000d98:	4189      	sbcs	r1, r1
 8000d9a:	0400      	lsls	r0, r0, #16
 8000d9c:	0c00      	lsrs	r0, r0, #16
 8000d9e:	4450      	add	r0, sl
 8000da0:	4440      	add	r0, r8
 8000da2:	426d      	negs	r5, r5
 8000da4:	1947      	adds	r7, r0, r5
 8000da6:	46b8      	mov	r8, r7
 8000da8:	4693      	mov	fp, r2
 8000daa:	4249      	negs	r1, r1
 8000dac:	4689      	mov	r9, r1
 8000dae:	44c3      	add	fp, r8
 8000db0:	44d9      	add	r9, fp
 8000db2:	4298      	cmp	r0, r3
 8000db4:	4180      	sbcs	r0, r0
 8000db6:	45a8      	cmp	r8, r5
 8000db8:	41ad      	sbcs	r5, r5
 8000dba:	4593      	cmp	fp, r2
 8000dbc:	4192      	sbcs	r2, r2
 8000dbe:	4589      	cmp	r9, r1
 8000dc0:	4189      	sbcs	r1, r1
 8000dc2:	426d      	negs	r5, r5
 8000dc4:	4240      	negs	r0, r0
 8000dc6:	4328      	orrs	r0, r5
 8000dc8:	0c24      	lsrs	r4, r4, #16
 8000dca:	4252      	negs	r2, r2
 8000dcc:	4249      	negs	r1, r1
 8000dce:	430a      	orrs	r2, r1
 8000dd0:	9b03      	ldr	r3, [sp, #12]
 8000dd2:	1900      	adds	r0, r0, r4
 8000dd4:	1880      	adds	r0, r0, r2
 8000dd6:	18c7      	adds	r7, r0, r3
 8000dd8:	464b      	mov	r3, r9
 8000dda:	0ddc      	lsrs	r4, r3, #23
 8000ddc:	9b04      	ldr	r3, [sp, #16]
 8000dde:	0275      	lsls	r5, r6, #9
 8000de0:	431d      	orrs	r5, r3
 8000de2:	1e6a      	subs	r2, r5, #1
 8000de4:	4195      	sbcs	r5, r2
 8000de6:	464b      	mov	r3, r9
 8000de8:	0df6      	lsrs	r6, r6, #23
 8000dea:	027f      	lsls	r7, r7, #9
 8000dec:	4335      	orrs	r5, r6
 8000dee:	025a      	lsls	r2, r3, #9
 8000df0:	433c      	orrs	r4, r7
 8000df2:	4315      	orrs	r5, r2
 8000df4:	01fb      	lsls	r3, r7, #7
 8000df6:	d400      	bmi.n	8000dfa <__aeabi_dmul+0x24a>
 8000df8:	e11c      	b.n	8001034 <__aeabi_dmul+0x484>
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	086a      	lsrs	r2, r5, #1
 8000dfe:	400d      	ands	r5, r1
 8000e00:	4315      	orrs	r5, r2
 8000e02:	07e2      	lsls	r2, r4, #31
 8000e04:	4315      	orrs	r5, r2
 8000e06:	0864      	lsrs	r4, r4, #1
 8000e08:	494f      	ldr	r1, [pc, #316]	; (8000f48 <__aeabi_dmul+0x398>)
 8000e0a:	4461      	add	r1, ip
 8000e0c:	2900      	cmp	r1, #0
 8000e0e:	dc00      	bgt.n	8000e12 <__aeabi_dmul+0x262>
 8000e10:	e0b0      	b.n	8000f74 <__aeabi_dmul+0x3c4>
 8000e12:	076b      	lsls	r3, r5, #29
 8000e14:	d009      	beq.n	8000e2a <__aeabi_dmul+0x27a>
 8000e16:	220f      	movs	r2, #15
 8000e18:	402a      	ands	r2, r5
 8000e1a:	2a04      	cmp	r2, #4
 8000e1c:	d005      	beq.n	8000e2a <__aeabi_dmul+0x27a>
 8000e1e:	1d2a      	adds	r2, r5, #4
 8000e20:	42aa      	cmp	r2, r5
 8000e22:	41ad      	sbcs	r5, r5
 8000e24:	426d      	negs	r5, r5
 8000e26:	1964      	adds	r4, r4, r5
 8000e28:	0015      	movs	r5, r2
 8000e2a:	01e3      	lsls	r3, r4, #7
 8000e2c:	d504      	bpl.n	8000e38 <__aeabi_dmul+0x288>
 8000e2e:	2180      	movs	r1, #128	; 0x80
 8000e30:	4a46      	ldr	r2, [pc, #280]	; (8000f4c <__aeabi_dmul+0x39c>)
 8000e32:	00c9      	lsls	r1, r1, #3
 8000e34:	4014      	ands	r4, r2
 8000e36:	4461      	add	r1, ip
 8000e38:	4a45      	ldr	r2, [pc, #276]	; (8000f50 <__aeabi_dmul+0x3a0>)
 8000e3a:	4291      	cmp	r1, r2
 8000e3c:	dd00      	ble.n	8000e40 <__aeabi_dmul+0x290>
 8000e3e:	e726      	b.n	8000c8e <__aeabi_dmul+0xde>
 8000e40:	0762      	lsls	r2, r4, #29
 8000e42:	08ed      	lsrs	r5, r5, #3
 8000e44:	0264      	lsls	r4, r4, #9
 8000e46:	0549      	lsls	r1, r1, #21
 8000e48:	4315      	orrs	r5, r2
 8000e4a:	0b24      	lsrs	r4, r4, #12
 8000e4c:	0d4a      	lsrs	r2, r1, #21
 8000e4e:	e710      	b.n	8000c72 <__aeabi_dmul+0xc2>
 8000e50:	4652      	mov	r2, sl
 8000e52:	4332      	orrs	r2, r6
 8000e54:	d100      	bne.n	8000e58 <__aeabi_dmul+0x2a8>
 8000e56:	e07f      	b.n	8000f58 <__aeabi_dmul+0x3a8>
 8000e58:	2e00      	cmp	r6, #0
 8000e5a:	d100      	bne.n	8000e5e <__aeabi_dmul+0x2ae>
 8000e5c:	e0dc      	b.n	8001018 <__aeabi_dmul+0x468>
 8000e5e:	0030      	movs	r0, r6
 8000e60:	f000 fd52 	bl	8001908 <__clzsi2>
 8000e64:	0002      	movs	r2, r0
 8000e66:	3a0b      	subs	r2, #11
 8000e68:	231d      	movs	r3, #29
 8000e6a:	0001      	movs	r1, r0
 8000e6c:	1a9b      	subs	r3, r3, r2
 8000e6e:	4652      	mov	r2, sl
 8000e70:	3908      	subs	r1, #8
 8000e72:	40da      	lsrs	r2, r3
 8000e74:	408e      	lsls	r6, r1
 8000e76:	4316      	orrs	r6, r2
 8000e78:	4652      	mov	r2, sl
 8000e7a:	408a      	lsls	r2, r1
 8000e7c:	9b00      	ldr	r3, [sp, #0]
 8000e7e:	4935      	ldr	r1, [pc, #212]	; (8000f54 <__aeabi_dmul+0x3a4>)
 8000e80:	1a18      	subs	r0, r3, r0
 8000e82:	0003      	movs	r3, r0
 8000e84:	468c      	mov	ip, r1
 8000e86:	4463      	add	r3, ip
 8000e88:	2000      	movs	r0, #0
 8000e8a:	9300      	str	r3, [sp, #0]
 8000e8c:	e6d3      	b.n	8000c36 <__aeabi_dmul+0x86>
 8000e8e:	0025      	movs	r5, r4
 8000e90:	4305      	orrs	r5, r0
 8000e92:	d04a      	beq.n	8000f2a <__aeabi_dmul+0x37a>
 8000e94:	2c00      	cmp	r4, #0
 8000e96:	d100      	bne.n	8000e9a <__aeabi_dmul+0x2ea>
 8000e98:	e0b0      	b.n	8000ffc <__aeabi_dmul+0x44c>
 8000e9a:	0020      	movs	r0, r4
 8000e9c:	f000 fd34 	bl	8001908 <__clzsi2>
 8000ea0:	0001      	movs	r1, r0
 8000ea2:	0002      	movs	r2, r0
 8000ea4:	390b      	subs	r1, #11
 8000ea6:	231d      	movs	r3, #29
 8000ea8:	0010      	movs	r0, r2
 8000eaa:	1a5b      	subs	r3, r3, r1
 8000eac:	0031      	movs	r1, r6
 8000eae:	0035      	movs	r5, r6
 8000eb0:	3808      	subs	r0, #8
 8000eb2:	4084      	lsls	r4, r0
 8000eb4:	40d9      	lsrs	r1, r3
 8000eb6:	4085      	lsls	r5, r0
 8000eb8:	430c      	orrs	r4, r1
 8000eba:	4826      	ldr	r0, [pc, #152]	; (8000f54 <__aeabi_dmul+0x3a4>)
 8000ebc:	1a83      	subs	r3, r0, r2
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	4699      	mov	r9, r3
 8000ec4:	469b      	mov	fp, r3
 8000ec6:	e697      	b.n	8000bf8 <__aeabi_dmul+0x48>
 8000ec8:	0005      	movs	r5, r0
 8000eca:	4325      	orrs	r5, r4
 8000ecc:	d126      	bne.n	8000f1c <__aeabi_dmul+0x36c>
 8000ece:	2208      	movs	r2, #8
 8000ed0:	9300      	str	r3, [sp, #0]
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	2400      	movs	r4, #0
 8000ed6:	4691      	mov	r9, r2
 8000ed8:	469b      	mov	fp, r3
 8000eda:	e68d      	b.n	8000bf8 <__aeabi_dmul+0x48>
 8000edc:	4652      	mov	r2, sl
 8000ede:	9b00      	ldr	r3, [sp, #0]
 8000ee0:	4332      	orrs	r2, r6
 8000ee2:	d110      	bne.n	8000f06 <__aeabi_dmul+0x356>
 8000ee4:	4915      	ldr	r1, [pc, #84]	; (8000f3c <__aeabi_dmul+0x38c>)
 8000ee6:	2600      	movs	r6, #0
 8000ee8:	468c      	mov	ip, r1
 8000eea:	4463      	add	r3, ip
 8000eec:	4649      	mov	r1, r9
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	4319      	orrs	r1, r3
 8000ef4:	4689      	mov	r9, r1
 8000ef6:	2002      	movs	r0, #2
 8000ef8:	e69d      	b.n	8000c36 <__aeabi_dmul+0x86>
 8000efa:	465b      	mov	r3, fp
 8000efc:	9701      	str	r7, [sp, #4]
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	d000      	beq.n	8000f04 <__aeabi_dmul+0x354>
 8000f02:	e6ad      	b.n	8000c60 <__aeabi_dmul+0xb0>
 8000f04:	e6c3      	b.n	8000c8e <__aeabi_dmul+0xde>
 8000f06:	4a0d      	ldr	r2, [pc, #52]	; (8000f3c <__aeabi_dmul+0x38c>)
 8000f08:	2003      	movs	r0, #3
 8000f0a:	4694      	mov	ip, r2
 8000f0c:	4463      	add	r3, ip
 8000f0e:	464a      	mov	r2, r9
 8000f10:	9300      	str	r3, [sp, #0]
 8000f12:	2303      	movs	r3, #3
 8000f14:	431a      	orrs	r2, r3
 8000f16:	4691      	mov	r9, r2
 8000f18:	4652      	mov	r2, sl
 8000f1a:	e68c      	b.n	8000c36 <__aeabi_dmul+0x86>
 8000f1c:	220c      	movs	r2, #12
 8000f1e:	9300      	str	r3, [sp, #0]
 8000f20:	2303      	movs	r3, #3
 8000f22:	0005      	movs	r5, r0
 8000f24:	4691      	mov	r9, r2
 8000f26:	469b      	mov	fp, r3
 8000f28:	e666      	b.n	8000bf8 <__aeabi_dmul+0x48>
 8000f2a:	2304      	movs	r3, #4
 8000f2c:	4699      	mov	r9, r3
 8000f2e:	2300      	movs	r3, #0
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	3301      	adds	r3, #1
 8000f34:	2400      	movs	r4, #0
 8000f36:	469b      	mov	fp, r3
 8000f38:	e65e      	b.n	8000bf8 <__aeabi_dmul+0x48>
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	000007ff 	.word	0x000007ff
 8000f40:	fffffc01 	.word	0xfffffc01
 8000f44:	08008b94 	.word	0x08008b94
 8000f48:	000003ff 	.word	0x000003ff
 8000f4c:	feffffff 	.word	0xfeffffff
 8000f50:	000007fe 	.word	0x000007fe
 8000f54:	fffffc0d 	.word	0xfffffc0d
 8000f58:	4649      	mov	r1, r9
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	4319      	orrs	r1, r3
 8000f5e:	4689      	mov	r9, r1
 8000f60:	2600      	movs	r6, #0
 8000f62:	2001      	movs	r0, #1
 8000f64:	e667      	b.n	8000c36 <__aeabi_dmul+0x86>
 8000f66:	2300      	movs	r3, #0
 8000f68:	2480      	movs	r4, #128	; 0x80
 8000f6a:	2500      	movs	r5, #0
 8000f6c:	4a43      	ldr	r2, [pc, #268]	; (800107c <__aeabi_dmul+0x4cc>)
 8000f6e:	9301      	str	r3, [sp, #4]
 8000f70:	0324      	lsls	r4, r4, #12
 8000f72:	e67e      	b.n	8000c72 <__aeabi_dmul+0xc2>
 8000f74:	2001      	movs	r0, #1
 8000f76:	1a40      	subs	r0, r0, r1
 8000f78:	2838      	cmp	r0, #56	; 0x38
 8000f7a:	dd00      	ble.n	8000f7e <__aeabi_dmul+0x3ce>
 8000f7c:	e676      	b.n	8000c6c <__aeabi_dmul+0xbc>
 8000f7e:	281f      	cmp	r0, #31
 8000f80:	dd5b      	ble.n	800103a <__aeabi_dmul+0x48a>
 8000f82:	221f      	movs	r2, #31
 8000f84:	0023      	movs	r3, r4
 8000f86:	4252      	negs	r2, r2
 8000f88:	1a51      	subs	r1, r2, r1
 8000f8a:	40cb      	lsrs	r3, r1
 8000f8c:	0019      	movs	r1, r3
 8000f8e:	2820      	cmp	r0, #32
 8000f90:	d003      	beq.n	8000f9a <__aeabi_dmul+0x3ea>
 8000f92:	4a3b      	ldr	r2, [pc, #236]	; (8001080 <__aeabi_dmul+0x4d0>)
 8000f94:	4462      	add	r2, ip
 8000f96:	4094      	lsls	r4, r2
 8000f98:	4325      	orrs	r5, r4
 8000f9a:	1e6a      	subs	r2, r5, #1
 8000f9c:	4195      	sbcs	r5, r2
 8000f9e:	002a      	movs	r2, r5
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	2107      	movs	r1, #7
 8000fa4:	000d      	movs	r5, r1
 8000fa6:	2400      	movs	r4, #0
 8000fa8:	4015      	ands	r5, r2
 8000faa:	4211      	tst	r1, r2
 8000fac:	d05b      	beq.n	8001066 <__aeabi_dmul+0x4b6>
 8000fae:	210f      	movs	r1, #15
 8000fb0:	2400      	movs	r4, #0
 8000fb2:	4011      	ands	r1, r2
 8000fb4:	2904      	cmp	r1, #4
 8000fb6:	d053      	beq.n	8001060 <__aeabi_dmul+0x4b0>
 8000fb8:	1d11      	adds	r1, r2, #4
 8000fba:	4291      	cmp	r1, r2
 8000fbc:	4192      	sbcs	r2, r2
 8000fbe:	4252      	negs	r2, r2
 8000fc0:	18a4      	adds	r4, r4, r2
 8000fc2:	000a      	movs	r2, r1
 8000fc4:	0223      	lsls	r3, r4, #8
 8000fc6:	d54b      	bpl.n	8001060 <__aeabi_dmul+0x4b0>
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2400      	movs	r4, #0
 8000fcc:	2500      	movs	r5, #0
 8000fce:	e650      	b.n	8000c72 <__aeabi_dmul+0xc2>
 8000fd0:	2380      	movs	r3, #128	; 0x80
 8000fd2:	031b      	lsls	r3, r3, #12
 8000fd4:	421c      	tst	r4, r3
 8000fd6:	d009      	beq.n	8000fec <__aeabi_dmul+0x43c>
 8000fd8:	421e      	tst	r6, r3
 8000fda:	d107      	bne.n	8000fec <__aeabi_dmul+0x43c>
 8000fdc:	4333      	orrs	r3, r6
 8000fde:	031c      	lsls	r4, r3, #12
 8000fe0:	4643      	mov	r3, r8
 8000fe2:	0015      	movs	r5, r2
 8000fe4:	0b24      	lsrs	r4, r4, #12
 8000fe6:	4a25      	ldr	r2, [pc, #148]	; (800107c <__aeabi_dmul+0x4cc>)
 8000fe8:	9301      	str	r3, [sp, #4]
 8000fea:	e642      	b.n	8000c72 <__aeabi_dmul+0xc2>
 8000fec:	2280      	movs	r2, #128	; 0x80
 8000fee:	0312      	lsls	r2, r2, #12
 8000ff0:	4314      	orrs	r4, r2
 8000ff2:	0324      	lsls	r4, r4, #12
 8000ff4:	4a21      	ldr	r2, [pc, #132]	; (800107c <__aeabi_dmul+0x4cc>)
 8000ff6:	0b24      	lsrs	r4, r4, #12
 8000ff8:	9701      	str	r7, [sp, #4]
 8000ffa:	e63a      	b.n	8000c72 <__aeabi_dmul+0xc2>
 8000ffc:	f000 fc84 	bl	8001908 <__clzsi2>
 8001000:	0001      	movs	r1, r0
 8001002:	0002      	movs	r2, r0
 8001004:	3115      	adds	r1, #21
 8001006:	3220      	adds	r2, #32
 8001008:	291c      	cmp	r1, #28
 800100a:	dc00      	bgt.n	800100e <__aeabi_dmul+0x45e>
 800100c:	e74b      	b.n	8000ea6 <__aeabi_dmul+0x2f6>
 800100e:	0034      	movs	r4, r6
 8001010:	3808      	subs	r0, #8
 8001012:	2500      	movs	r5, #0
 8001014:	4084      	lsls	r4, r0
 8001016:	e750      	b.n	8000eba <__aeabi_dmul+0x30a>
 8001018:	f000 fc76 	bl	8001908 <__clzsi2>
 800101c:	0003      	movs	r3, r0
 800101e:	001a      	movs	r2, r3
 8001020:	3215      	adds	r2, #21
 8001022:	3020      	adds	r0, #32
 8001024:	2a1c      	cmp	r2, #28
 8001026:	dc00      	bgt.n	800102a <__aeabi_dmul+0x47a>
 8001028:	e71e      	b.n	8000e68 <__aeabi_dmul+0x2b8>
 800102a:	4656      	mov	r6, sl
 800102c:	3b08      	subs	r3, #8
 800102e:	2200      	movs	r2, #0
 8001030:	409e      	lsls	r6, r3
 8001032:	e723      	b.n	8000e7c <__aeabi_dmul+0x2cc>
 8001034:	9b00      	ldr	r3, [sp, #0]
 8001036:	469c      	mov	ip, r3
 8001038:	e6e6      	b.n	8000e08 <__aeabi_dmul+0x258>
 800103a:	4912      	ldr	r1, [pc, #72]	; (8001084 <__aeabi_dmul+0x4d4>)
 800103c:	0022      	movs	r2, r4
 800103e:	4461      	add	r1, ip
 8001040:	002e      	movs	r6, r5
 8001042:	408d      	lsls	r5, r1
 8001044:	408a      	lsls	r2, r1
 8001046:	40c6      	lsrs	r6, r0
 8001048:	1e69      	subs	r1, r5, #1
 800104a:	418d      	sbcs	r5, r1
 800104c:	4332      	orrs	r2, r6
 800104e:	432a      	orrs	r2, r5
 8001050:	40c4      	lsrs	r4, r0
 8001052:	0753      	lsls	r3, r2, #29
 8001054:	d0b6      	beq.n	8000fc4 <__aeabi_dmul+0x414>
 8001056:	210f      	movs	r1, #15
 8001058:	4011      	ands	r1, r2
 800105a:	2904      	cmp	r1, #4
 800105c:	d1ac      	bne.n	8000fb8 <__aeabi_dmul+0x408>
 800105e:	e7b1      	b.n	8000fc4 <__aeabi_dmul+0x414>
 8001060:	0765      	lsls	r5, r4, #29
 8001062:	0264      	lsls	r4, r4, #9
 8001064:	0b24      	lsrs	r4, r4, #12
 8001066:	08d2      	lsrs	r2, r2, #3
 8001068:	4315      	orrs	r5, r2
 800106a:	2200      	movs	r2, #0
 800106c:	e601      	b.n	8000c72 <__aeabi_dmul+0xc2>
 800106e:	2280      	movs	r2, #128	; 0x80
 8001070:	0312      	lsls	r2, r2, #12
 8001072:	4314      	orrs	r4, r2
 8001074:	0324      	lsls	r4, r4, #12
 8001076:	4a01      	ldr	r2, [pc, #4]	; (800107c <__aeabi_dmul+0x4cc>)
 8001078:	0b24      	lsrs	r4, r4, #12
 800107a:	e5fa      	b.n	8000c72 <__aeabi_dmul+0xc2>
 800107c:	000007ff 	.word	0x000007ff
 8001080:	0000043e 	.word	0x0000043e
 8001084:	0000041e 	.word	0x0000041e

08001088 <__aeabi_dsub>:
 8001088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800108a:	4657      	mov	r7, sl
 800108c:	464e      	mov	r6, r9
 800108e:	4645      	mov	r5, r8
 8001090:	46de      	mov	lr, fp
 8001092:	b5e0      	push	{r5, r6, r7, lr}
 8001094:	001e      	movs	r6, r3
 8001096:	0017      	movs	r7, r2
 8001098:	004a      	lsls	r2, r1, #1
 800109a:	030b      	lsls	r3, r1, #12
 800109c:	0d52      	lsrs	r2, r2, #21
 800109e:	0a5b      	lsrs	r3, r3, #9
 80010a0:	4690      	mov	r8, r2
 80010a2:	0f42      	lsrs	r2, r0, #29
 80010a4:	431a      	orrs	r2, r3
 80010a6:	0fcd      	lsrs	r5, r1, #31
 80010a8:	4ccd      	ldr	r4, [pc, #820]	; (80013e0 <__aeabi_dsub+0x358>)
 80010aa:	0331      	lsls	r1, r6, #12
 80010ac:	00c3      	lsls	r3, r0, #3
 80010ae:	4694      	mov	ip, r2
 80010b0:	0070      	lsls	r0, r6, #1
 80010b2:	0f7a      	lsrs	r2, r7, #29
 80010b4:	0a49      	lsrs	r1, r1, #9
 80010b6:	00ff      	lsls	r7, r7, #3
 80010b8:	469a      	mov	sl, r3
 80010ba:	46b9      	mov	r9, r7
 80010bc:	0d40      	lsrs	r0, r0, #21
 80010be:	0ff6      	lsrs	r6, r6, #31
 80010c0:	4311      	orrs	r1, r2
 80010c2:	42a0      	cmp	r0, r4
 80010c4:	d100      	bne.n	80010c8 <__aeabi_dsub+0x40>
 80010c6:	e0b1      	b.n	800122c <__aeabi_dsub+0x1a4>
 80010c8:	2201      	movs	r2, #1
 80010ca:	4056      	eors	r6, r2
 80010cc:	46b3      	mov	fp, r6
 80010ce:	42b5      	cmp	r5, r6
 80010d0:	d100      	bne.n	80010d4 <__aeabi_dsub+0x4c>
 80010d2:	e088      	b.n	80011e6 <__aeabi_dsub+0x15e>
 80010d4:	4642      	mov	r2, r8
 80010d6:	1a12      	subs	r2, r2, r0
 80010d8:	2a00      	cmp	r2, #0
 80010da:	dc00      	bgt.n	80010de <__aeabi_dsub+0x56>
 80010dc:	e0ae      	b.n	800123c <__aeabi_dsub+0x1b4>
 80010de:	2800      	cmp	r0, #0
 80010e0:	d100      	bne.n	80010e4 <__aeabi_dsub+0x5c>
 80010e2:	e0c1      	b.n	8001268 <__aeabi_dsub+0x1e0>
 80010e4:	48be      	ldr	r0, [pc, #760]	; (80013e0 <__aeabi_dsub+0x358>)
 80010e6:	4580      	cmp	r8, r0
 80010e8:	d100      	bne.n	80010ec <__aeabi_dsub+0x64>
 80010ea:	e151      	b.n	8001390 <__aeabi_dsub+0x308>
 80010ec:	2080      	movs	r0, #128	; 0x80
 80010ee:	0400      	lsls	r0, r0, #16
 80010f0:	4301      	orrs	r1, r0
 80010f2:	2a38      	cmp	r2, #56	; 0x38
 80010f4:	dd00      	ble.n	80010f8 <__aeabi_dsub+0x70>
 80010f6:	e17b      	b.n	80013f0 <__aeabi_dsub+0x368>
 80010f8:	2a1f      	cmp	r2, #31
 80010fa:	dd00      	ble.n	80010fe <__aeabi_dsub+0x76>
 80010fc:	e1ee      	b.n	80014dc <__aeabi_dsub+0x454>
 80010fe:	2020      	movs	r0, #32
 8001100:	003e      	movs	r6, r7
 8001102:	1a80      	subs	r0, r0, r2
 8001104:	000c      	movs	r4, r1
 8001106:	40d6      	lsrs	r6, r2
 8001108:	40d1      	lsrs	r1, r2
 800110a:	4087      	lsls	r7, r0
 800110c:	4662      	mov	r2, ip
 800110e:	4084      	lsls	r4, r0
 8001110:	1a52      	subs	r2, r2, r1
 8001112:	1e78      	subs	r0, r7, #1
 8001114:	4187      	sbcs	r7, r0
 8001116:	4694      	mov	ip, r2
 8001118:	4334      	orrs	r4, r6
 800111a:	4327      	orrs	r7, r4
 800111c:	1bdc      	subs	r4, r3, r7
 800111e:	42a3      	cmp	r3, r4
 8001120:	419b      	sbcs	r3, r3
 8001122:	4662      	mov	r2, ip
 8001124:	425b      	negs	r3, r3
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	4699      	mov	r9, r3
 800112a:	464b      	mov	r3, r9
 800112c:	021b      	lsls	r3, r3, #8
 800112e:	d400      	bmi.n	8001132 <__aeabi_dsub+0xaa>
 8001130:	e118      	b.n	8001364 <__aeabi_dsub+0x2dc>
 8001132:	464b      	mov	r3, r9
 8001134:	0258      	lsls	r0, r3, #9
 8001136:	0a43      	lsrs	r3, r0, #9
 8001138:	4699      	mov	r9, r3
 800113a:	464b      	mov	r3, r9
 800113c:	2b00      	cmp	r3, #0
 800113e:	d100      	bne.n	8001142 <__aeabi_dsub+0xba>
 8001140:	e137      	b.n	80013b2 <__aeabi_dsub+0x32a>
 8001142:	4648      	mov	r0, r9
 8001144:	f000 fbe0 	bl	8001908 <__clzsi2>
 8001148:	0001      	movs	r1, r0
 800114a:	3908      	subs	r1, #8
 800114c:	2320      	movs	r3, #32
 800114e:	0022      	movs	r2, r4
 8001150:	4648      	mov	r0, r9
 8001152:	1a5b      	subs	r3, r3, r1
 8001154:	40da      	lsrs	r2, r3
 8001156:	4088      	lsls	r0, r1
 8001158:	408c      	lsls	r4, r1
 800115a:	4643      	mov	r3, r8
 800115c:	4310      	orrs	r0, r2
 800115e:	4588      	cmp	r8, r1
 8001160:	dd00      	ble.n	8001164 <__aeabi_dsub+0xdc>
 8001162:	e136      	b.n	80013d2 <__aeabi_dsub+0x34a>
 8001164:	1ac9      	subs	r1, r1, r3
 8001166:	1c4b      	adds	r3, r1, #1
 8001168:	2b1f      	cmp	r3, #31
 800116a:	dd00      	ble.n	800116e <__aeabi_dsub+0xe6>
 800116c:	e0ea      	b.n	8001344 <__aeabi_dsub+0x2bc>
 800116e:	2220      	movs	r2, #32
 8001170:	0026      	movs	r6, r4
 8001172:	1ad2      	subs	r2, r2, r3
 8001174:	0001      	movs	r1, r0
 8001176:	4094      	lsls	r4, r2
 8001178:	40de      	lsrs	r6, r3
 800117a:	40d8      	lsrs	r0, r3
 800117c:	2300      	movs	r3, #0
 800117e:	4091      	lsls	r1, r2
 8001180:	1e62      	subs	r2, r4, #1
 8001182:	4194      	sbcs	r4, r2
 8001184:	4681      	mov	r9, r0
 8001186:	4698      	mov	r8, r3
 8001188:	4331      	orrs	r1, r6
 800118a:	430c      	orrs	r4, r1
 800118c:	0763      	lsls	r3, r4, #29
 800118e:	d009      	beq.n	80011a4 <__aeabi_dsub+0x11c>
 8001190:	230f      	movs	r3, #15
 8001192:	4023      	ands	r3, r4
 8001194:	2b04      	cmp	r3, #4
 8001196:	d005      	beq.n	80011a4 <__aeabi_dsub+0x11c>
 8001198:	1d23      	adds	r3, r4, #4
 800119a:	42a3      	cmp	r3, r4
 800119c:	41a4      	sbcs	r4, r4
 800119e:	4264      	negs	r4, r4
 80011a0:	44a1      	add	r9, r4
 80011a2:	001c      	movs	r4, r3
 80011a4:	464b      	mov	r3, r9
 80011a6:	021b      	lsls	r3, r3, #8
 80011a8:	d400      	bmi.n	80011ac <__aeabi_dsub+0x124>
 80011aa:	e0de      	b.n	800136a <__aeabi_dsub+0x2e2>
 80011ac:	4641      	mov	r1, r8
 80011ae:	4b8c      	ldr	r3, [pc, #560]	; (80013e0 <__aeabi_dsub+0x358>)
 80011b0:	3101      	adds	r1, #1
 80011b2:	4299      	cmp	r1, r3
 80011b4:	d100      	bne.n	80011b8 <__aeabi_dsub+0x130>
 80011b6:	e0e7      	b.n	8001388 <__aeabi_dsub+0x300>
 80011b8:	464b      	mov	r3, r9
 80011ba:	488a      	ldr	r0, [pc, #552]	; (80013e4 <__aeabi_dsub+0x35c>)
 80011bc:	08e4      	lsrs	r4, r4, #3
 80011be:	4003      	ands	r3, r0
 80011c0:	0018      	movs	r0, r3
 80011c2:	0549      	lsls	r1, r1, #21
 80011c4:	075b      	lsls	r3, r3, #29
 80011c6:	0240      	lsls	r0, r0, #9
 80011c8:	4323      	orrs	r3, r4
 80011ca:	0d4a      	lsrs	r2, r1, #21
 80011cc:	0b04      	lsrs	r4, r0, #12
 80011ce:	0512      	lsls	r2, r2, #20
 80011d0:	07ed      	lsls	r5, r5, #31
 80011d2:	4322      	orrs	r2, r4
 80011d4:	432a      	orrs	r2, r5
 80011d6:	0018      	movs	r0, r3
 80011d8:	0011      	movs	r1, r2
 80011da:	bcf0      	pop	{r4, r5, r6, r7}
 80011dc:	46bb      	mov	fp, r7
 80011de:	46b2      	mov	sl, r6
 80011e0:	46a9      	mov	r9, r5
 80011e2:	46a0      	mov	r8, r4
 80011e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80011e6:	4642      	mov	r2, r8
 80011e8:	1a12      	subs	r2, r2, r0
 80011ea:	2a00      	cmp	r2, #0
 80011ec:	dd52      	ble.n	8001294 <__aeabi_dsub+0x20c>
 80011ee:	2800      	cmp	r0, #0
 80011f0:	d100      	bne.n	80011f4 <__aeabi_dsub+0x16c>
 80011f2:	e09c      	b.n	800132e <__aeabi_dsub+0x2a6>
 80011f4:	45a0      	cmp	r8, r4
 80011f6:	d100      	bne.n	80011fa <__aeabi_dsub+0x172>
 80011f8:	e0ca      	b.n	8001390 <__aeabi_dsub+0x308>
 80011fa:	2080      	movs	r0, #128	; 0x80
 80011fc:	0400      	lsls	r0, r0, #16
 80011fe:	4301      	orrs	r1, r0
 8001200:	2a38      	cmp	r2, #56	; 0x38
 8001202:	dd00      	ble.n	8001206 <__aeabi_dsub+0x17e>
 8001204:	e149      	b.n	800149a <__aeabi_dsub+0x412>
 8001206:	2a1f      	cmp	r2, #31
 8001208:	dc00      	bgt.n	800120c <__aeabi_dsub+0x184>
 800120a:	e197      	b.n	800153c <__aeabi_dsub+0x4b4>
 800120c:	0010      	movs	r0, r2
 800120e:	000e      	movs	r6, r1
 8001210:	3820      	subs	r0, #32
 8001212:	40c6      	lsrs	r6, r0
 8001214:	2a20      	cmp	r2, #32
 8001216:	d004      	beq.n	8001222 <__aeabi_dsub+0x19a>
 8001218:	2040      	movs	r0, #64	; 0x40
 800121a:	1a82      	subs	r2, r0, r2
 800121c:	4091      	lsls	r1, r2
 800121e:	430f      	orrs	r7, r1
 8001220:	46b9      	mov	r9, r7
 8001222:	464c      	mov	r4, r9
 8001224:	1e62      	subs	r2, r4, #1
 8001226:	4194      	sbcs	r4, r2
 8001228:	4334      	orrs	r4, r6
 800122a:	e13a      	b.n	80014a2 <__aeabi_dsub+0x41a>
 800122c:	000a      	movs	r2, r1
 800122e:	433a      	orrs	r2, r7
 8001230:	d028      	beq.n	8001284 <__aeabi_dsub+0x1fc>
 8001232:	46b3      	mov	fp, r6
 8001234:	42b5      	cmp	r5, r6
 8001236:	d02b      	beq.n	8001290 <__aeabi_dsub+0x208>
 8001238:	4a6b      	ldr	r2, [pc, #428]	; (80013e8 <__aeabi_dsub+0x360>)
 800123a:	4442      	add	r2, r8
 800123c:	2a00      	cmp	r2, #0
 800123e:	d05d      	beq.n	80012fc <__aeabi_dsub+0x274>
 8001240:	4642      	mov	r2, r8
 8001242:	4644      	mov	r4, r8
 8001244:	1a82      	subs	r2, r0, r2
 8001246:	2c00      	cmp	r4, #0
 8001248:	d000      	beq.n	800124c <__aeabi_dsub+0x1c4>
 800124a:	e0f5      	b.n	8001438 <__aeabi_dsub+0x3b0>
 800124c:	4665      	mov	r5, ip
 800124e:	431d      	orrs	r5, r3
 8001250:	d100      	bne.n	8001254 <__aeabi_dsub+0x1cc>
 8001252:	e19c      	b.n	800158e <__aeabi_dsub+0x506>
 8001254:	1e55      	subs	r5, r2, #1
 8001256:	2a01      	cmp	r2, #1
 8001258:	d100      	bne.n	800125c <__aeabi_dsub+0x1d4>
 800125a:	e1fb      	b.n	8001654 <__aeabi_dsub+0x5cc>
 800125c:	4c60      	ldr	r4, [pc, #384]	; (80013e0 <__aeabi_dsub+0x358>)
 800125e:	42a2      	cmp	r2, r4
 8001260:	d100      	bne.n	8001264 <__aeabi_dsub+0x1dc>
 8001262:	e1bd      	b.n	80015e0 <__aeabi_dsub+0x558>
 8001264:	002a      	movs	r2, r5
 8001266:	e0f0      	b.n	800144a <__aeabi_dsub+0x3c2>
 8001268:	0008      	movs	r0, r1
 800126a:	4338      	orrs	r0, r7
 800126c:	d100      	bne.n	8001270 <__aeabi_dsub+0x1e8>
 800126e:	e0c3      	b.n	80013f8 <__aeabi_dsub+0x370>
 8001270:	1e50      	subs	r0, r2, #1
 8001272:	2a01      	cmp	r2, #1
 8001274:	d100      	bne.n	8001278 <__aeabi_dsub+0x1f0>
 8001276:	e1a8      	b.n	80015ca <__aeabi_dsub+0x542>
 8001278:	4c59      	ldr	r4, [pc, #356]	; (80013e0 <__aeabi_dsub+0x358>)
 800127a:	42a2      	cmp	r2, r4
 800127c:	d100      	bne.n	8001280 <__aeabi_dsub+0x1f8>
 800127e:	e087      	b.n	8001390 <__aeabi_dsub+0x308>
 8001280:	0002      	movs	r2, r0
 8001282:	e736      	b.n	80010f2 <__aeabi_dsub+0x6a>
 8001284:	2201      	movs	r2, #1
 8001286:	4056      	eors	r6, r2
 8001288:	46b3      	mov	fp, r6
 800128a:	42b5      	cmp	r5, r6
 800128c:	d000      	beq.n	8001290 <__aeabi_dsub+0x208>
 800128e:	e721      	b.n	80010d4 <__aeabi_dsub+0x4c>
 8001290:	4a55      	ldr	r2, [pc, #340]	; (80013e8 <__aeabi_dsub+0x360>)
 8001292:	4442      	add	r2, r8
 8001294:	2a00      	cmp	r2, #0
 8001296:	d100      	bne.n	800129a <__aeabi_dsub+0x212>
 8001298:	e0b5      	b.n	8001406 <__aeabi_dsub+0x37e>
 800129a:	4642      	mov	r2, r8
 800129c:	4644      	mov	r4, r8
 800129e:	1a82      	subs	r2, r0, r2
 80012a0:	2c00      	cmp	r4, #0
 80012a2:	d100      	bne.n	80012a6 <__aeabi_dsub+0x21e>
 80012a4:	e138      	b.n	8001518 <__aeabi_dsub+0x490>
 80012a6:	4e4e      	ldr	r6, [pc, #312]	; (80013e0 <__aeabi_dsub+0x358>)
 80012a8:	42b0      	cmp	r0, r6
 80012aa:	d100      	bne.n	80012ae <__aeabi_dsub+0x226>
 80012ac:	e1de      	b.n	800166c <__aeabi_dsub+0x5e4>
 80012ae:	2680      	movs	r6, #128	; 0x80
 80012b0:	4664      	mov	r4, ip
 80012b2:	0436      	lsls	r6, r6, #16
 80012b4:	4334      	orrs	r4, r6
 80012b6:	46a4      	mov	ip, r4
 80012b8:	2a38      	cmp	r2, #56	; 0x38
 80012ba:	dd00      	ble.n	80012be <__aeabi_dsub+0x236>
 80012bc:	e196      	b.n	80015ec <__aeabi_dsub+0x564>
 80012be:	2a1f      	cmp	r2, #31
 80012c0:	dd00      	ble.n	80012c4 <__aeabi_dsub+0x23c>
 80012c2:	e224      	b.n	800170e <__aeabi_dsub+0x686>
 80012c4:	2620      	movs	r6, #32
 80012c6:	1ab4      	subs	r4, r6, r2
 80012c8:	46a2      	mov	sl, r4
 80012ca:	4664      	mov	r4, ip
 80012cc:	4656      	mov	r6, sl
 80012ce:	40b4      	lsls	r4, r6
 80012d0:	46a1      	mov	r9, r4
 80012d2:	001c      	movs	r4, r3
 80012d4:	464e      	mov	r6, r9
 80012d6:	40d4      	lsrs	r4, r2
 80012d8:	4326      	orrs	r6, r4
 80012da:	0034      	movs	r4, r6
 80012dc:	4656      	mov	r6, sl
 80012de:	40b3      	lsls	r3, r6
 80012e0:	1e5e      	subs	r6, r3, #1
 80012e2:	41b3      	sbcs	r3, r6
 80012e4:	431c      	orrs	r4, r3
 80012e6:	4663      	mov	r3, ip
 80012e8:	40d3      	lsrs	r3, r2
 80012ea:	18c9      	adds	r1, r1, r3
 80012ec:	19e4      	adds	r4, r4, r7
 80012ee:	42bc      	cmp	r4, r7
 80012f0:	41bf      	sbcs	r7, r7
 80012f2:	427f      	negs	r7, r7
 80012f4:	46b9      	mov	r9, r7
 80012f6:	4680      	mov	r8, r0
 80012f8:	4489      	add	r9, r1
 80012fa:	e0d8      	b.n	80014ae <__aeabi_dsub+0x426>
 80012fc:	4640      	mov	r0, r8
 80012fe:	4c3b      	ldr	r4, [pc, #236]	; (80013ec <__aeabi_dsub+0x364>)
 8001300:	3001      	adds	r0, #1
 8001302:	4220      	tst	r0, r4
 8001304:	d000      	beq.n	8001308 <__aeabi_dsub+0x280>
 8001306:	e0b4      	b.n	8001472 <__aeabi_dsub+0x3ea>
 8001308:	4640      	mov	r0, r8
 800130a:	2800      	cmp	r0, #0
 800130c:	d000      	beq.n	8001310 <__aeabi_dsub+0x288>
 800130e:	e144      	b.n	800159a <__aeabi_dsub+0x512>
 8001310:	4660      	mov	r0, ip
 8001312:	4318      	orrs	r0, r3
 8001314:	d100      	bne.n	8001318 <__aeabi_dsub+0x290>
 8001316:	e190      	b.n	800163a <__aeabi_dsub+0x5b2>
 8001318:	0008      	movs	r0, r1
 800131a:	4338      	orrs	r0, r7
 800131c:	d000      	beq.n	8001320 <__aeabi_dsub+0x298>
 800131e:	e1aa      	b.n	8001676 <__aeabi_dsub+0x5ee>
 8001320:	4661      	mov	r1, ip
 8001322:	08db      	lsrs	r3, r3, #3
 8001324:	0749      	lsls	r1, r1, #29
 8001326:	430b      	orrs	r3, r1
 8001328:	4661      	mov	r1, ip
 800132a:	08cc      	lsrs	r4, r1, #3
 800132c:	e027      	b.n	800137e <__aeabi_dsub+0x2f6>
 800132e:	0008      	movs	r0, r1
 8001330:	4338      	orrs	r0, r7
 8001332:	d061      	beq.n	80013f8 <__aeabi_dsub+0x370>
 8001334:	1e50      	subs	r0, r2, #1
 8001336:	2a01      	cmp	r2, #1
 8001338:	d100      	bne.n	800133c <__aeabi_dsub+0x2b4>
 800133a:	e139      	b.n	80015b0 <__aeabi_dsub+0x528>
 800133c:	42a2      	cmp	r2, r4
 800133e:	d027      	beq.n	8001390 <__aeabi_dsub+0x308>
 8001340:	0002      	movs	r2, r0
 8001342:	e75d      	b.n	8001200 <__aeabi_dsub+0x178>
 8001344:	0002      	movs	r2, r0
 8001346:	391f      	subs	r1, #31
 8001348:	40ca      	lsrs	r2, r1
 800134a:	0011      	movs	r1, r2
 800134c:	2b20      	cmp	r3, #32
 800134e:	d003      	beq.n	8001358 <__aeabi_dsub+0x2d0>
 8001350:	2240      	movs	r2, #64	; 0x40
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	4098      	lsls	r0, r3
 8001356:	4304      	orrs	r4, r0
 8001358:	1e63      	subs	r3, r4, #1
 800135a:	419c      	sbcs	r4, r3
 800135c:	2300      	movs	r3, #0
 800135e:	4699      	mov	r9, r3
 8001360:	4698      	mov	r8, r3
 8001362:	430c      	orrs	r4, r1
 8001364:	0763      	lsls	r3, r4, #29
 8001366:	d000      	beq.n	800136a <__aeabi_dsub+0x2e2>
 8001368:	e712      	b.n	8001190 <__aeabi_dsub+0x108>
 800136a:	464b      	mov	r3, r9
 800136c:	464a      	mov	r2, r9
 800136e:	08e4      	lsrs	r4, r4, #3
 8001370:	075b      	lsls	r3, r3, #29
 8001372:	4323      	orrs	r3, r4
 8001374:	08d4      	lsrs	r4, r2, #3
 8001376:	4642      	mov	r2, r8
 8001378:	4919      	ldr	r1, [pc, #100]	; (80013e0 <__aeabi_dsub+0x358>)
 800137a:	428a      	cmp	r2, r1
 800137c:	d00e      	beq.n	800139c <__aeabi_dsub+0x314>
 800137e:	0324      	lsls	r4, r4, #12
 8001380:	0552      	lsls	r2, r2, #21
 8001382:	0b24      	lsrs	r4, r4, #12
 8001384:	0d52      	lsrs	r2, r2, #21
 8001386:	e722      	b.n	80011ce <__aeabi_dsub+0x146>
 8001388:	000a      	movs	r2, r1
 800138a:	2400      	movs	r4, #0
 800138c:	2300      	movs	r3, #0
 800138e:	e71e      	b.n	80011ce <__aeabi_dsub+0x146>
 8001390:	08db      	lsrs	r3, r3, #3
 8001392:	4662      	mov	r2, ip
 8001394:	0752      	lsls	r2, r2, #29
 8001396:	4313      	orrs	r3, r2
 8001398:	4662      	mov	r2, ip
 800139a:	08d4      	lsrs	r4, r2, #3
 800139c:	001a      	movs	r2, r3
 800139e:	4322      	orrs	r2, r4
 80013a0:	d100      	bne.n	80013a4 <__aeabi_dsub+0x31c>
 80013a2:	e1fc      	b.n	800179e <__aeabi_dsub+0x716>
 80013a4:	2280      	movs	r2, #128	; 0x80
 80013a6:	0312      	lsls	r2, r2, #12
 80013a8:	4314      	orrs	r4, r2
 80013aa:	0324      	lsls	r4, r4, #12
 80013ac:	4a0c      	ldr	r2, [pc, #48]	; (80013e0 <__aeabi_dsub+0x358>)
 80013ae:	0b24      	lsrs	r4, r4, #12
 80013b0:	e70d      	b.n	80011ce <__aeabi_dsub+0x146>
 80013b2:	0020      	movs	r0, r4
 80013b4:	f000 faa8 	bl	8001908 <__clzsi2>
 80013b8:	0001      	movs	r1, r0
 80013ba:	3118      	adds	r1, #24
 80013bc:	291f      	cmp	r1, #31
 80013be:	dc00      	bgt.n	80013c2 <__aeabi_dsub+0x33a>
 80013c0:	e6c4      	b.n	800114c <__aeabi_dsub+0xc4>
 80013c2:	3808      	subs	r0, #8
 80013c4:	4084      	lsls	r4, r0
 80013c6:	4643      	mov	r3, r8
 80013c8:	0020      	movs	r0, r4
 80013ca:	2400      	movs	r4, #0
 80013cc:	4588      	cmp	r8, r1
 80013ce:	dc00      	bgt.n	80013d2 <__aeabi_dsub+0x34a>
 80013d0:	e6c8      	b.n	8001164 <__aeabi_dsub+0xdc>
 80013d2:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <__aeabi_dsub+0x35c>)
 80013d4:	1a5b      	subs	r3, r3, r1
 80013d6:	4010      	ands	r0, r2
 80013d8:	4698      	mov	r8, r3
 80013da:	4681      	mov	r9, r0
 80013dc:	e6d6      	b.n	800118c <__aeabi_dsub+0x104>
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	000007ff 	.word	0x000007ff
 80013e4:	ff7fffff 	.word	0xff7fffff
 80013e8:	fffff801 	.word	0xfffff801
 80013ec:	000007fe 	.word	0x000007fe
 80013f0:	430f      	orrs	r7, r1
 80013f2:	1e7a      	subs	r2, r7, #1
 80013f4:	4197      	sbcs	r7, r2
 80013f6:	e691      	b.n	800111c <__aeabi_dsub+0x94>
 80013f8:	4661      	mov	r1, ip
 80013fa:	08db      	lsrs	r3, r3, #3
 80013fc:	0749      	lsls	r1, r1, #29
 80013fe:	430b      	orrs	r3, r1
 8001400:	4661      	mov	r1, ip
 8001402:	08cc      	lsrs	r4, r1, #3
 8001404:	e7b8      	b.n	8001378 <__aeabi_dsub+0x2f0>
 8001406:	4640      	mov	r0, r8
 8001408:	4cd3      	ldr	r4, [pc, #844]	; (8001758 <__aeabi_dsub+0x6d0>)
 800140a:	3001      	adds	r0, #1
 800140c:	4220      	tst	r0, r4
 800140e:	d000      	beq.n	8001412 <__aeabi_dsub+0x38a>
 8001410:	e0a2      	b.n	8001558 <__aeabi_dsub+0x4d0>
 8001412:	4640      	mov	r0, r8
 8001414:	2800      	cmp	r0, #0
 8001416:	d000      	beq.n	800141a <__aeabi_dsub+0x392>
 8001418:	e101      	b.n	800161e <__aeabi_dsub+0x596>
 800141a:	4660      	mov	r0, ip
 800141c:	4318      	orrs	r0, r3
 800141e:	d100      	bne.n	8001422 <__aeabi_dsub+0x39a>
 8001420:	e15e      	b.n	80016e0 <__aeabi_dsub+0x658>
 8001422:	0008      	movs	r0, r1
 8001424:	4338      	orrs	r0, r7
 8001426:	d000      	beq.n	800142a <__aeabi_dsub+0x3a2>
 8001428:	e15f      	b.n	80016ea <__aeabi_dsub+0x662>
 800142a:	4661      	mov	r1, ip
 800142c:	08db      	lsrs	r3, r3, #3
 800142e:	0749      	lsls	r1, r1, #29
 8001430:	430b      	orrs	r3, r1
 8001432:	4661      	mov	r1, ip
 8001434:	08cc      	lsrs	r4, r1, #3
 8001436:	e7a2      	b.n	800137e <__aeabi_dsub+0x2f6>
 8001438:	4dc8      	ldr	r5, [pc, #800]	; (800175c <__aeabi_dsub+0x6d4>)
 800143a:	42a8      	cmp	r0, r5
 800143c:	d100      	bne.n	8001440 <__aeabi_dsub+0x3b8>
 800143e:	e0cf      	b.n	80015e0 <__aeabi_dsub+0x558>
 8001440:	2580      	movs	r5, #128	; 0x80
 8001442:	4664      	mov	r4, ip
 8001444:	042d      	lsls	r5, r5, #16
 8001446:	432c      	orrs	r4, r5
 8001448:	46a4      	mov	ip, r4
 800144a:	2a38      	cmp	r2, #56	; 0x38
 800144c:	dc56      	bgt.n	80014fc <__aeabi_dsub+0x474>
 800144e:	2a1f      	cmp	r2, #31
 8001450:	dd00      	ble.n	8001454 <__aeabi_dsub+0x3cc>
 8001452:	e0d1      	b.n	80015f8 <__aeabi_dsub+0x570>
 8001454:	2520      	movs	r5, #32
 8001456:	001e      	movs	r6, r3
 8001458:	1aad      	subs	r5, r5, r2
 800145a:	4664      	mov	r4, ip
 800145c:	40ab      	lsls	r3, r5
 800145e:	40ac      	lsls	r4, r5
 8001460:	40d6      	lsrs	r6, r2
 8001462:	1e5d      	subs	r5, r3, #1
 8001464:	41ab      	sbcs	r3, r5
 8001466:	4334      	orrs	r4, r6
 8001468:	4323      	orrs	r3, r4
 800146a:	4664      	mov	r4, ip
 800146c:	40d4      	lsrs	r4, r2
 800146e:	1b09      	subs	r1, r1, r4
 8001470:	e049      	b.n	8001506 <__aeabi_dsub+0x47e>
 8001472:	4660      	mov	r0, ip
 8001474:	1bdc      	subs	r4, r3, r7
 8001476:	1a46      	subs	r6, r0, r1
 8001478:	42a3      	cmp	r3, r4
 800147a:	4180      	sbcs	r0, r0
 800147c:	4240      	negs	r0, r0
 800147e:	4681      	mov	r9, r0
 8001480:	0030      	movs	r0, r6
 8001482:	464e      	mov	r6, r9
 8001484:	1b80      	subs	r0, r0, r6
 8001486:	4681      	mov	r9, r0
 8001488:	0200      	lsls	r0, r0, #8
 800148a:	d476      	bmi.n	800157a <__aeabi_dsub+0x4f2>
 800148c:	464b      	mov	r3, r9
 800148e:	4323      	orrs	r3, r4
 8001490:	d000      	beq.n	8001494 <__aeabi_dsub+0x40c>
 8001492:	e652      	b.n	800113a <__aeabi_dsub+0xb2>
 8001494:	2400      	movs	r4, #0
 8001496:	2500      	movs	r5, #0
 8001498:	e771      	b.n	800137e <__aeabi_dsub+0x2f6>
 800149a:	4339      	orrs	r1, r7
 800149c:	000c      	movs	r4, r1
 800149e:	1e62      	subs	r2, r4, #1
 80014a0:	4194      	sbcs	r4, r2
 80014a2:	18e4      	adds	r4, r4, r3
 80014a4:	429c      	cmp	r4, r3
 80014a6:	419b      	sbcs	r3, r3
 80014a8:	425b      	negs	r3, r3
 80014aa:	4463      	add	r3, ip
 80014ac:	4699      	mov	r9, r3
 80014ae:	464b      	mov	r3, r9
 80014b0:	021b      	lsls	r3, r3, #8
 80014b2:	d400      	bmi.n	80014b6 <__aeabi_dsub+0x42e>
 80014b4:	e756      	b.n	8001364 <__aeabi_dsub+0x2dc>
 80014b6:	2301      	movs	r3, #1
 80014b8:	469c      	mov	ip, r3
 80014ba:	4ba8      	ldr	r3, [pc, #672]	; (800175c <__aeabi_dsub+0x6d4>)
 80014bc:	44e0      	add	r8, ip
 80014be:	4598      	cmp	r8, r3
 80014c0:	d038      	beq.n	8001534 <__aeabi_dsub+0x4ac>
 80014c2:	464b      	mov	r3, r9
 80014c4:	48a6      	ldr	r0, [pc, #664]	; (8001760 <__aeabi_dsub+0x6d8>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	4003      	ands	r3, r0
 80014ca:	0018      	movs	r0, r3
 80014cc:	0863      	lsrs	r3, r4, #1
 80014ce:	4014      	ands	r4, r2
 80014d0:	431c      	orrs	r4, r3
 80014d2:	07c3      	lsls	r3, r0, #31
 80014d4:	431c      	orrs	r4, r3
 80014d6:	0843      	lsrs	r3, r0, #1
 80014d8:	4699      	mov	r9, r3
 80014da:	e657      	b.n	800118c <__aeabi_dsub+0x104>
 80014dc:	0010      	movs	r0, r2
 80014de:	000e      	movs	r6, r1
 80014e0:	3820      	subs	r0, #32
 80014e2:	40c6      	lsrs	r6, r0
 80014e4:	2a20      	cmp	r2, #32
 80014e6:	d004      	beq.n	80014f2 <__aeabi_dsub+0x46a>
 80014e8:	2040      	movs	r0, #64	; 0x40
 80014ea:	1a82      	subs	r2, r0, r2
 80014ec:	4091      	lsls	r1, r2
 80014ee:	430f      	orrs	r7, r1
 80014f0:	46b9      	mov	r9, r7
 80014f2:	464f      	mov	r7, r9
 80014f4:	1e7a      	subs	r2, r7, #1
 80014f6:	4197      	sbcs	r7, r2
 80014f8:	4337      	orrs	r7, r6
 80014fa:	e60f      	b.n	800111c <__aeabi_dsub+0x94>
 80014fc:	4662      	mov	r2, ip
 80014fe:	431a      	orrs	r2, r3
 8001500:	0013      	movs	r3, r2
 8001502:	1e5a      	subs	r2, r3, #1
 8001504:	4193      	sbcs	r3, r2
 8001506:	1afc      	subs	r4, r7, r3
 8001508:	42a7      	cmp	r7, r4
 800150a:	41bf      	sbcs	r7, r7
 800150c:	427f      	negs	r7, r7
 800150e:	1bcb      	subs	r3, r1, r7
 8001510:	4699      	mov	r9, r3
 8001512:	465d      	mov	r5, fp
 8001514:	4680      	mov	r8, r0
 8001516:	e608      	b.n	800112a <__aeabi_dsub+0xa2>
 8001518:	4666      	mov	r6, ip
 800151a:	431e      	orrs	r6, r3
 800151c:	d100      	bne.n	8001520 <__aeabi_dsub+0x498>
 800151e:	e0be      	b.n	800169e <__aeabi_dsub+0x616>
 8001520:	1e56      	subs	r6, r2, #1
 8001522:	2a01      	cmp	r2, #1
 8001524:	d100      	bne.n	8001528 <__aeabi_dsub+0x4a0>
 8001526:	e109      	b.n	800173c <__aeabi_dsub+0x6b4>
 8001528:	4c8c      	ldr	r4, [pc, #560]	; (800175c <__aeabi_dsub+0x6d4>)
 800152a:	42a2      	cmp	r2, r4
 800152c:	d100      	bne.n	8001530 <__aeabi_dsub+0x4a8>
 800152e:	e119      	b.n	8001764 <__aeabi_dsub+0x6dc>
 8001530:	0032      	movs	r2, r6
 8001532:	e6c1      	b.n	80012b8 <__aeabi_dsub+0x230>
 8001534:	4642      	mov	r2, r8
 8001536:	2400      	movs	r4, #0
 8001538:	2300      	movs	r3, #0
 800153a:	e648      	b.n	80011ce <__aeabi_dsub+0x146>
 800153c:	2020      	movs	r0, #32
 800153e:	000c      	movs	r4, r1
 8001540:	1a80      	subs	r0, r0, r2
 8001542:	003e      	movs	r6, r7
 8001544:	4087      	lsls	r7, r0
 8001546:	4084      	lsls	r4, r0
 8001548:	40d6      	lsrs	r6, r2
 800154a:	1e78      	subs	r0, r7, #1
 800154c:	4187      	sbcs	r7, r0
 800154e:	40d1      	lsrs	r1, r2
 8001550:	4334      	orrs	r4, r6
 8001552:	433c      	orrs	r4, r7
 8001554:	448c      	add	ip, r1
 8001556:	e7a4      	b.n	80014a2 <__aeabi_dsub+0x41a>
 8001558:	4a80      	ldr	r2, [pc, #512]	; (800175c <__aeabi_dsub+0x6d4>)
 800155a:	4290      	cmp	r0, r2
 800155c:	d100      	bne.n	8001560 <__aeabi_dsub+0x4d8>
 800155e:	e0e9      	b.n	8001734 <__aeabi_dsub+0x6ac>
 8001560:	19df      	adds	r7, r3, r7
 8001562:	429f      	cmp	r7, r3
 8001564:	419b      	sbcs	r3, r3
 8001566:	4461      	add	r1, ip
 8001568:	425b      	negs	r3, r3
 800156a:	18c9      	adds	r1, r1, r3
 800156c:	07cc      	lsls	r4, r1, #31
 800156e:	087f      	lsrs	r7, r7, #1
 8001570:	084b      	lsrs	r3, r1, #1
 8001572:	4699      	mov	r9, r3
 8001574:	4680      	mov	r8, r0
 8001576:	433c      	orrs	r4, r7
 8001578:	e6f4      	b.n	8001364 <__aeabi_dsub+0x2dc>
 800157a:	1afc      	subs	r4, r7, r3
 800157c:	42a7      	cmp	r7, r4
 800157e:	41bf      	sbcs	r7, r7
 8001580:	4663      	mov	r3, ip
 8001582:	427f      	negs	r7, r7
 8001584:	1ac9      	subs	r1, r1, r3
 8001586:	1bcb      	subs	r3, r1, r7
 8001588:	4699      	mov	r9, r3
 800158a:	465d      	mov	r5, fp
 800158c:	e5d5      	b.n	800113a <__aeabi_dsub+0xb2>
 800158e:	08ff      	lsrs	r7, r7, #3
 8001590:	074b      	lsls	r3, r1, #29
 8001592:	465d      	mov	r5, fp
 8001594:	433b      	orrs	r3, r7
 8001596:	08cc      	lsrs	r4, r1, #3
 8001598:	e6ee      	b.n	8001378 <__aeabi_dsub+0x2f0>
 800159a:	4662      	mov	r2, ip
 800159c:	431a      	orrs	r2, r3
 800159e:	d000      	beq.n	80015a2 <__aeabi_dsub+0x51a>
 80015a0:	e082      	b.n	80016a8 <__aeabi_dsub+0x620>
 80015a2:	000b      	movs	r3, r1
 80015a4:	433b      	orrs	r3, r7
 80015a6:	d11b      	bne.n	80015e0 <__aeabi_dsub+0x558>
 80015a8:	2480      	movs	r4, #128	; 0x80
 80015aa:	2500      	movs	r5, #0
 80015ac:	0324      	lsls	r4, r4, #12
 80015ae:	e6f9      	b.n	80013a4 <__aeabi_dsub+0x31c>
 80015b0:	19dc      	adds	r4, r3, r7
 80015b2:	429c      	cmp	r4, r3
 80015b4:	419b      	sbcs	r3, r3
 80015b6:	4461      	add	r1, ip
 80015b8:	4689      	mov	r9, r1
 80015ba:	425b      	negs	r3, r3
 80015bc:	4499      	add	r9, r3
 80015be:	464b      	mov	r3, r9
 80015c0:	021b      	lsls	r3, r3, #8
 80015c2:	d444      	bmi.n	800164e <__aeabi_dsub+0x5c6>
 80015c4:	2301      	movs	r3, #1
 80015c6:	4698      	mov	r8, r3
 80015c8:	e6cc      	b.n	8001364 <__aeabi_dsub+0x2dc>
 80015ca:	1bdc      	subs	r4, r3, r7
 80015cc:	4662      	mov	r2, ip
 80015ce:	42a3      	cmp	r3, r4
 80015d0:	419b      	sbcs	r3, r3
 80015d2:	1a51      	subs	r1, r2, r1
 80015d4:	425b      	negs	r3, r3
 80015d6:	1acb      	subs	r3, r1, r3
 80015d8:	4699      	mov	r9, r3
 80015da:	2301      	movs	r3, #1
 80015dc:	4698      	mov	r8, r3
 80015de:	e5a4      	b.n	800112a <__aeabi_dsub+0xa2>
 80015e0:	08ff      	lsrs	r7, r7, #3
 80015e2:	074b      	lsls	r3, r1, #29
 80015e4:	465d      	mov	r5, fp
 80015e6:	433b      	orrs	r3, r7
 80015e8:	08cc      	lsrs	r4, r1, #3
 80015ea:	e6d7      	b.n	800139c <__aeabi_dsub+0x314>
 80015ec:	4662      	mov	r2, ip
 80015ee:	431a      	orrs	r2, r3
 80015f0:	0014      	movs	r4, r2
 80015f2:	1e63      	subs	r3, r4, #1
 80015f4:	419c      	sbcs	r4, r3
 80015f6:	e679      	b.n	80012ec <__aeabi_dsub+0x264>
 80015f8:	0015      	movs	r5, r2
 80015fa:	4664      	mov	r4, ip
 80015fc:	3d20      	subs	r5, #32
 80015fe:	40ec      	lsrs	r4, r5
 8001600:	46a0      	mov	r8, r4
 8001602:	2a20      	cmp	r2, #32
 8001604:	d005      	beq.n	8001612 <__aeabi_dsub+0x58a>
 8001606:	2540      	movs	r5, #64	; 0x40
 8001608:	4664      	mov	r4, ip
 800160a:	1aaa      	subs	r2, r5, r2
 800160c:	4094      	lsls	r4, r2
 800160e:	4323      	orrs	r3, r4
 8001610:	469a      	mov	sl, r3
 8001612:	4654      	mov	r4, sl
 8001614:	1e63      	subs	r3, r4, #1
 8001616:	419c      	sbcs	r4, r3
 8001618:	4643      	mov	r3, r8
 800161a:	4323      	orrs	r3, r4
 800161c:	e773      	b.n	8001506 <__aeabi_dsub+0x47e>
 800161e:	4662      	mov	r2, ip
 8001620:	431a      	orrs	r2, r3
 8001622:	d023      	beq.n	800166c <__aeabi_dsub+0x5e4>
 8001624:	000a      	movs	r2, r1
 8001626:	433a      	orrs	r2, r7
 8001628:	d000      	beq.n	800162c <__aeabi_dsub+0x5a4>
 800162a:	e0a0      	b.n	800176e <__aeabi_dsub+0x6e6>
 800162c:	4662      	mov	r2, ip
 800162e:	08db      	lsrs	r3, r3, #3
 8001630:	0752      	lsls	r2, r2, #29
 8001632:	4313      	orrs	r3, r2
 8001634:	4662      	mov	r2, ip
 8001636:	08d4      	lsrs	r4, r2, #3
 8001638:	e6b0      	b.n	800139c <__aeabi_dsub+0x314>
 800163a:	000b      	movs	r3, r1
 800163c:	433b      	orrs	r3, r7
 800163e:	d100      	bne.n	8001642 <__aeabi_dsub+0x5ba>
 8001640:	e728      	b.n	8001494 <__aeabi_dsub+0x40c>
 8001642:	08ff      	lsrs	r7, r7, #3
 8001644:	074b      	lsls	r3, r1, #29
 8001646:	465d      	mov	r5, fp
 8001648:	433b      	orrs	r3, r7
 800164a:	08cc      	lsrs	r4, r1, #3
 800164c:	e697      	b.n	800137e <__aeabi_dsub+0x2f6>
 800164e:	2302      	movs	r3, #2
 8001650:	4698      	mov	r8, r3
 8001652:	e736      	b.n	80014c2 <__aeabi_dsub+0x43a>
 8001654:	1afc      	subs	r4, r7, r3
 8001656:	42a7      	cmp	r7, r4
 8001658:	41bf      	sbcs	r7, r7
 800165a:	4663      	mov	r3, ip
 800165c:	427f      	negs	r7, r7
 800165e:	1ac9      	subs	r1, r1, r3
 8001660:	1bcb      	subs	r3, r1, r7
 8001662:	4699      	mov	r9, r3
 8001664:	2301      	movs	r3, #1
 8001666:	465d      	mov	r5, fp
 8001668:	4698      	mov	r8, r3
 800166a:	e55e      	b.n	800112a <__aeabi_dsub+0xa2>
 800166c:	074b      	lsls	r3, r1, #29
 800166e:	08ff      	lsrs	r7, r7, #3
 8001670:	433b      	orrs	r3, r7
 8001672:	08cc      	lsrs	r4, r1, #3
 8001674:	e692      	b.n	800139c <__aeabi_dsub+0x314>
 8001676:	1bdc      	subs	r4, r3, r7
 8001678:	4660      	mov	r0, ip
 800167a:	42a3      	cmp	r3, r4
 800167c:	41b6      	sbcs	r6, r6
 800167e:	1a40      	subs	r0, r0, r1
 8001680:	4276      	negs	r6, r6
 8001682:	1b80      	subs	r0, r0, r6
 8001684:	4681      	mov	r9, r0
 8001686:	0200      	lsls	r0, r0, #8
 8001688:	d560      	bpl.n	800174c <__aeabi_dsub+0x6c4>
 800168a:	1afc      	subs	r4, r7, r3
 800168c:	42a7      	cmp	r7, r4
 800168e:	41bf      	sbcs	r7, r7
 8001690:	4663      	mov	r3, ip
 8001692:	427f      	negs	r7, r7
 8001694:	1ac9      	subs	r1, r1, r3
 8001696:	1bcb      	subs	r3, r1, r7
 8001698:	4699      	mov	r9, r3
 800169a:	465d      	mov	r5, fp
 800169c:	e576      	b.n	800118c <__aeabi_dsub+0x104>
 800169e:	08ff      	lsrs	r7, r7, #3
 80016a0:	074b      	lsls	r3, r1, #29
 80016a2:	433b      	orrs	r3, r7
 80016a4:	08cc      	lsrs	r4, r1, #3
 80016a6:	e667      	b.n	8001378 <__aeabi_dsub+0x2f0>
 80016a8:	000a      	movs	r2, r1
 80016aa:	08db      	lsrs	r3, r3, #3
 80016ac:	433a      	orrs	r2, r7
 80016ae:	d100      	bne.n	80016b2 <__aeabi_dsub+0x62a>
 80016b0:	e66f      	b.n	8001392 <__aeabi_dsub+0x30a>
 80016b2:	4662      	mov	r2, ip
 80016b4:	0752      	lsls	r2, r2, #29
 80016b6:	4313      	orrs	r3, r2
 80016b8:	4662      	mov	r2, ip
 80016ba:	08d4      	lsrs	r4, r2, #3
 80016bc:	2280      	movs	r2, #128	; 0x80
 80016be:	0312      	lsls	r2, r2, #12
 80016c0:	4214      	tst	r4, r2
 80016c2:	d007      	beq.n	80016d4 <__aeabi_dsub+0x64c>
 80016c4:	08c8      	lsrs	r0, r1, #3
 80016c6:	4210      	tst	r0, r2
 80016c8:	d104      	bne.n	80016d4 <__aeabi_dsub+0x64c>
 80016ca:	465d      	mov	r5, fp
 80016cc:	0004      	movs	r4, r0
 80016ce:	08fb      	lsrs	r3, r7, #3
 80016d0:	0749      	lsls	r1, r1, #29
 80016d2:	430b      	orrs	r3, r1
 80016d4:	0f5a      	lsrs	r2, r3, #29
 80016d6:	00db      	lsls	r3, r3, #3
 80016d8:	08db      	lsrs	r3, r3, #3
 80016da:	0752      	lsls	r2, r2, #29
 80016dc:	4313      	orrs	r3, r2
 80016de:	e65d      	b.n	800139c <__aeabi_dsub+0x314>
 80016e0:	074b      	lsls	r3, r1, #29
 80016e2:	08ff      	lsrs	r7, r7, #3
 80016e4:	433b      	orrs	r3, r7
 80016e6:	08cc      	lsrs	r4, r1, #3
 80016e8:	e649      	b.n	800137e <__aeabi_dsub+0x2f6>
 80016ea:	19dc      	adds	r4, r3, r7
 80016ec:	429c      	cmp	r4, r3
 80016ee:	419b      	sbcs	r3, r3
 80016f0:	4461      	add	r1, ip
 80016f2:	4689      	mov	r9, r1
 80016f4:	425b      	negs	r3, r3
 80016f6:	4499      	add	r9, r3
 80016f8:	464b      	mov	r3, r9
 80016fa:	021b      	lsls	r3, r3, #8
 80016fc:	d400      	bmi.n	8001700 <__aeabi_dsub+0x678>
 80016fe:	e631      	b.n	8001364 <__aeabi_dsub+0x2dc>
 8001700:	464a      	mov	r2, r9
 8001702:	4b17      	ldr	r3, [pc, #92]	; (8001760 <__aeabi_dsub+0x6d8>)
 8001704:	401a      	ands	r2, r3
 8001706:	2301      	movs	r3, #1
 8001708:	4691      	mov	r9, r2
 800170a:	4698      	mov	r8, r3
 800170c:	e62a      	b.n	8001364 <__aeabi_dsub+0x2dc>
 800170e:	0016      	movs	r6, r2
 8001710:	4664      	mov	r4, ip
 8001712:	3e20      	subs	r6, #32
 8001714:	40f4      	lsrs	r4, r6
 8001716:	46a0      	mov	r8, r4
 8001718:	2a20      	cmp	r2, #32
 800171a:	d005      	beq.n	8001728 <__aeabi_dsub+0x6a0>
 800171c:	2640      	movs	r6, #64	; 0x40
 800171e:	4664      	mov	r4, ip
 8001720:	1ab2      	subs	r2, r6, r2
 8001722:	4094      	lsls	r4, r2
 8001724:	4323      	orrs	r3, r4
 8001726:	469a      	mov	sl, r3
 8001728:	4654      	mov	r4, sl
 800172a:	1e63      	subs	r3, r4, #1
 800172c:	419c      	sbcs	r4, r3
 800172e:	4643      	mov	r3, r8
 8001730:	431c      	orrs	r4, r3
 8001732:	e5db      	b.n	80012ec <__aeabi_dsub+0x264>
 8001734:	0002      	movs	r2, r0
 8001736:	2400      	movs	r4, #0
 8001738:	2300      	movs	r3, #0
 800173a:	e548      	b.n	80011ce <__aeabi_dsub+0x146>
 800173c:	19dc      	adds	r4, r3, r7
 800173e:	42bc      	cmp	r4, r7
 8001740:	41bf      	sbcs	r7, r7
 8001742:	4461      	add	r1, ip
 8001744:	4689      	mov	r9, r1
 8001746:	427f      	negs	r7, r7
 8001748:	44b9      	add	r9, r7
 800174a:	e738      	b.n	80015be <__aeabi_dsub+0x536>
 800174c:	464b      	mov	r3, r9
 800174e:	4323      	orrs	r3, r4
 8001750:	d100      	bne.n	8001754 <__aeabi_dsub+0x6cc>
 8001752:	e69f      	b.n	8001494 <__aeabi_dsub+0x40c>
 8001754:	e606      	b.n	8001364 <__aeabi_dsub+0x2dc>
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	000007fe 	.word	0x000007fe
 800175c:	000007ff 	.word	0x000007ff
 8001760:	ff7fffff 	.word	0xff7fffff
 8001764:	08ff      	lsrs	r7, r7, #3
 8001766:	074b      	lsls	r3, r1, #29
 8001768:	433b      	orrs	r3, r7
 800176a:	08cc      	lsrs	r4, r1, #3
 800176c:	e616      	b.n	800139c <__aeabi_dsub+0x314>
 800176e:	4662      	mov	r2, ip
 8001770:	08db      	lsrs	r3, r3, #3
 8001772:	0752      	lsls	r2, r2, #29
 8001774:	4313      	orrs	r3, r2
 8001776:	4662      	mov	r2, ip
 8001778:	08d4      	lsrs	r4, r2, #3
 800177a:	2280      	movs	r2, #128	; 0x80
 800177c:	0312      	lsls	r2, r2, #12
 800177e:	4214      	tst	r4, r2
 8001780:	d007      	beq.n	8001792 <__aeabi_dsub+0x70a>
 8001782:	08c8      	lsrs	r0, r1, #3
 8001784:	4210      	tst	r0, r2
 8001786:	d104      	bne.n	8001792 <__aeabi_dsub+0x70a>
 8001788:	465d      	mov	r5, fp
 800178a:	0004      	movs	r4, r0
 800178c:	08fb      	lsrs	r3, r7, #3
 800178e:	0749      	lsls	r1, r1, #29
 8001790:	430b      	orrs	r3, r1
 8001792:	0f5a      	lsrs	r2, r3, #29
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	0752      	lsls	r2, r2, #29
 8001798:	08db      	lsrs	r3, r3, #3
 800179a:	4313      	orrs	r3, r2
 800179c:	e5fe      	b.n	800139c <__aeabi_dsub+0x314>
 800179e:	2300      	movs	r3, #0
 80017a0:	4a01      	ldr	r2, [pc, #4]	; (80017a8 <__aeabi_dsub+0x720>)
 80017a2:	001c      	movs	r4, r3
 80017a4:	e513      	b.n	80011ce <__aeabi_dsub+0x146>
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	000007ff 	.word	0x000007ff

080017ac <__aeabi_ui2d>:
 80017ac:	b510      	push	{r4, lr}
 80017ae:	1e04      	subs	r4, r0, #0
 80017b0:	d010      	beq.n	80017d4 <__aeabi_ui2d+0x28>
 80017b2:	f000 f8a9 	bl	8001908 <__clzsi2>
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <__aeabi_ui2d+0x48>)
 80017b8:	1a1b      	subs	r3, r3, r0
 80017ba:	280a      	cmp	r0, #10
 80017bc:	dc11      	bgt.n	80017e2 <__aeabi_ui2d+0x36>
 80017be:	220b      	movs	r2, #11
 80017c0:	0021      	movs	r1, r4
 80017c2:	1a12      	subs	r2, r2, r0
 80017c4:	40d1      	lsrs	r1, r2
 80017c6:	3015      	adds	r0, #21
 80017c8:	030a      	lsls	r2, r1, #12
 80017ca:	055b      	lsls	r3, r3, #21
 80017cc:	4084      	lsls	r4, r0
 80017ce:	0b12      	lsrs	r2, r2, #12
 80017d0:	0d5b      	lsrs	r3, r3, #21
 80017d2:	e001      	b.n	80017d8 <__aeabi_ui2d+0x2c>
 80017d4:	2300      	movs	r3, #0
 80017d6:	2200      	movs	r2, #0
 80017d8:	051b      	lsls	r3, r3, #20
 80017da:	4313      	orrs	r3, r2
 80017dc:	0020      	movs	r0, r4
 80017de:	0019      	movs	r1, r3
 80017e0:	bd10      	pop	{r4, pc}
 80017e2:	0022      	movs	r2, r4
 80017e4:	380b      	subs	r0, #11
 80017e6:	4082      	lsls	r2, r0
 80017e8:	055b      	lsls	r3, r3, #21
 80017ea:	0312      	lsls	r2, r2, #12
 80017ec:	2400      	movs	r4, #0
 80017ee:	0b12      	lsrs	r2, r2, #12
 80017f0:	0d5b      	lsrs	r3, r3, #21
 80017f2:	e7f1      	b.n	80017d8 <__aeabi_ui2d+0x2c>
 80017f4:	0000041e 	.word	0x0000041e

080017f8 <__aeabi_d2f>:
 80017f8:	0002      	movs	r2, r0
 80017fa:	004b      	lsls	r3, r1, #1
 80017fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017fe:	0d5b      	lsrs	r3, r3, #21
 8001800:	030c      	lsls	r4, r1, #12
 8001802:	4e3d      	ldr	r6, [pc, #244]	; (80018f8 <__aeabi_d2f+0x100>)
 8001804:	0a64      	lsrs	r4, r4, #9
 8001806:	0f40      	lsrs	r0, r0, #29
 8001808:	1c5f      	adds	r7, r3, #1
 800180a:	0fc9      	lsrs	r1, r1, #31
 800180c:	4304      	orrs	r4, r0
 800180e:	00d5      	lsls	r5, r2, #3
 8001810:	4237      	tst	r7, r6
 8001812:	d00a      	beq.n	800182a <__aeabi_d2f+0x32>
 8001814:	4839      	ldr	r0, [pc, #228]	; (80018fc <__aeabi_d2f+0x104>)
 8001816:	181e      	adds	r6, r3, r0
 8001818:	2efe      	cmp	r6, #254	; 0xfe
 800181a:	dd16      	ble.n	800184a <__aeabi_d2f+0x52>
 800181c:	20ff      	movs	r0, #255	; 0xff
 800181e:	2400      	movs	r4, #0
 8001820:	05c0      	lsls	r0, r0, #23
 8001822:	4320      	orrs	r0, r4
 8001824:	07c9      	lsls	r1, r1, #31
 8001826:	4308      	orrs	r0, r1
 8001828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800182a:	2b00      	cmp	r3, #0
 800182c:	d106      	bne.n	800183c <__aeabi_d2f+0x44>
 800182e:	432c      	orrs	r4, r5
 8001830:	d026      	beq.n	8001880 <__aeabi_d2f+0x88>
 8001832:	2205      	movs	r2, #5
 8001834:	0192      	lsls	r2, r2, #6
 8001836:	0a54      	lsrs	r4, r2, #9
 8001838:	b2d8      	uxtb	r0, r3
 800183a:	e7f1      	b.n	8001820 <__aeabi_d2f+0x28>
 800183c:	4325      	orrs	r5, r4
 800183e:	d0ed      	beq.n	800181c <__aeabi_d2f+0x24>
 8001840:	2080      	movs	r0, #128	; 0x80
 8001842:	03c0      	lsls	r0, r0, #15
 8001844:	4304      	orrs	r4, r0
 8001846:	20ff      	movs	r0, #255	; 0xff
 8001848:	e7ea      	b.n	8001820 <__aeabi_d2f+0x28>
 800184a:	2e00      	cmp	r6, #0
 800184c:	dd1b      	ble.n	8001886 <__aeabi_d2f+0x8e>
 800184e:	0192      	lsls	r2, r2, #6
 8001850:	1e53      	subs	r3, r2, #1
 8001852:	419a      	sbcs	r2, r3
 8001854:	00e4      	lsls	r4, r4, #3
 8001856:	0f6d      	lsrs	r5, r5, #29
 8001858:	4322      	orrs	r2, r4
 800185a:	432a      	orrs	r2, r5
 800185c:	0753      	lsls	r3, r2, #29
 800185e:	d048      	beq.n	80018f2 <__aeabi_d2f+0xfa>
 8001860:	230f      	movs	r3, #15
 8001862:	4013      	ands	r3, r2
 8001864:	2b04      	cmp	r3, #4
 8001866:	d000      	beq.n	800186a <__aeabi_d2f+0x72>
 8001868:	3204      	adds	r2, #4
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	04db      	lsls	r3, r3, #19
 800186e:	4013      	ands	r3, r2
 8001870:	d03f      	beq.n	80018f2 <__aeabi_d2f+0xfa>
 8001872:	1c70      	adds	r0, r6, #1
 8001874:	2efe      	cmp	r6, #254	; 0xfe
 8001876:	d0d1      	beq.n	800181c <__aeabi_d2f+0x24>
 8001878:	0192      	lsls	r2, r2, #6
 800187a:	0a54      	lsrs	r4, r2, #9
 800187c:	b2c0      	uxtb	r0, r0
 800187e:	e7cf      	b.n	8001820 <__aeabi_d2f+0x28>
 8001880:	2000      	movs	r0, #0
 8001882:	2400      	movs	r4, #0
 8001884:	e7cc      	b.n	8001820 <__aeabi_d2f+0x28>
 8001886:	0032      	movs	r2, r6
 8001888:	3217      	adds	r2, #23
 800188a:	db22      	blt.n	80018d2 <__aeabi_d2f+0xda>
 800188c:	2080      	movs	r0, #128	; 0x80
 800188e:	0400      	lsls	r0, r0, #16
 8001890:	4320      	orrs	r0, r4
 8001892:	241e      	movs	r4, #30
 8001894:	1ba4      	subs	r4, r4, r6
 8001896:	2c1f      	cmp	r4, #31
 8001898:	dd1d      	ble.n	80018d6 <__aeabi_d2f+0xde>
 800189a:	2202      	movs	r2, #2
 800189c:	4252      	negs	r2, r2
 800189e:	1b96      	subs	r6, r2, r6
 80018a0:	0002      	movs	r2, r0
 80018a2:	40f2      	lsrs	r2, r6
 80018a4:	0016      	movs	r6, r2
 80018a6:	2c20      	cmp	r4, #32
 80018a8:	d004      	beq.n	80018b4 <__aeabi_d2f+0xbc>
 80018aa:	4a15      	ldr	r2, [pc, #84]	; (8001900 <__aeabi_d2f+0x108>)
 80018ac:	4694      	mov	ip, r2
 80018ae:	4463      	add	r3, ip
 80018b0:	4098      	lsls	r0, r3
 80018b2:	4305      	orrs	r5, r0
 80018b4:	002a      	movs	r2, r5
 80018b6:	1e53      	subs	r3, r2, #1
 80018b8:	419a      	sbcs	r2, r3
 80018ba:	4332      	orrs	r2, r6
 80018bc:	2600      	movs	r6, #0
 80018be:	0753      	lsls	r3, r2, #29
 80018c0:	d1ce      	bne.n	8001860 <__aeabi_d2f+0x68>
 80018c2:	2480      	movs	r4, #128	; 0x80
 80018c4:	0013      	movs	r3, r2
 80018c6:	04e4      	lsls	r4, r4, #19
 80018c8:	2001      	movs	r0, #1
 80018ca:	4023      	ands	r3, r4
 80018cc:	4222      	tst	r2, r4
 80018ce:	d1d3      	bne.n	8001878 <__aeabi_d2f+0x80>
 80018d0:	e7b0      	b.n	8001834 <__aeabi_d2f+0x3c>
 80018d2:	2300      	movs	r3, #0
 80018d4:	e7ad      	b.n	8001832 <__aeabi_d2f+0x3a>
 80018d6:	4a0b      	ldr	r2, [pc, #44]	; (8001904 <__aeabi_d2f+0x10c>)
 80018d8:	4694      	mov	ip, r2
 80018da:	002a      	movs	r2, r5
 80018dc:	40e2      	lsrs	r2, r4
 80018de:	0014      	movs	r4, r2
 80018e0:	002a      	movs	r2, r5
 80018e2:	4463      	add	r3, ip
 80018e4:	409a      	lsls	r2, r3
 80018e6:	4098      	lsls	r0, r3
 80018e8:	1e55      	subs	r5, r2, #1
 80018ea:	41aa      	sbcs	r2, r5
 80018ec:	4302      	orrs	r2, r0
 80018ee:	4322      	orrs	r2, r4
 80018f0:	e7e4      	b.n	80018bc <__aeabi_d2f+0xc4>
 80018f2:	0033      	movs	r3, r6
 80018f4:	e79e      	b.n	8001834 <__aeabi_d2f+0x3c>
 80018f6:	46c0      	nop			; (mov r8, r8)
 80018f8:	000007fe 	.word	0x000007fe
 80018fc:	fffffc80 	.word	0xfffffc80
 8001900:	fffffca2 	.word	0xfffffca2
 8001904:	fffffc82 	.word	0xfffffc82

08001908 <__clzsi2>:
 8001908:	211c      	movs	r1, #28
 800190a:	2301      	movs	r3, #1
 800190c:	041b      	lsls	r3, r3, #16
 800190e:	4298      	cmp	r0, r3
 8001910:	d301      	bcc.n	8001916 <__clzsi2+0xe>
 8001912:	0c00      	lsrs	r0, r0, #16
 8001914:	3910      	subs	r1, #16
 8001916:	0a1b      	lsrs	r3, r3, #8
 8001918:	4298      	cmp	r0, r3
 800191a:	d301      	bcc.n	8001920 <__clzsi2+0x18>
 800191c:	0a00      	lsrs	r0, r0, #8
 800191e:	3908      	subs	r1, #8
 8001920:	091b      	lsrs	r3, r3, #4
 8001922:	4298      	cmp	r0, r3
 8001924:	d301      	bcc.n	800192a <__clzsi2+0x22>
 8001926:	0900      	lsrs	r0, r0, #4
 8001928:	3904      	subs	r1, #4
 800192a:	a202      	add	r2, pc, #8	; (adr r2, 8001934 <__clzsi2+0x2c>)
 800192c:	5c10      	ldrb	r0, [r2, r0]
 800192e:	1840      	adds	r0, r0, r1
 8001930:	4770      	bx	lr
 8001932:	46c0      	nop			; (mov r8, r8)
 8001934:	02020304 	.word	0x02020304
 8001938:	01010101 	.word	0x01010101
	...

08001944 <__clzdi2>:
 8001944:	b510      	push	{r4, lr}
 8001946:	2900      	cmp	r1, #0
 8001948:	d103      	bne.n	8001952 <__clzdi2+0xe>
 800194a:	f7ff ffdd 	bl	8001908 <__clzsi2>
 800194e:	3020      	adds	r0, #32
 8001950:	e002      	b.n	8001958 <__clzdi2+0x14>
 8001952:	0008      	movs	r0, r1
 8001954:	f7ff ffd8 	bl	8001908 <__clzsi2>
 8001958:	bd10      	pop	{r4, pc}
 800195a:	46c0      	nop			; (mov r8, r8)

0800195c <AHT15_Transmit>:
 */
#include "AHT15.h"
#include "main.h"
static I2C_HandleTypeDef *AHT15_I2c;
static void AHT15_Transmit(uint8_t *Data, uint8_t Length)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af02      	add	r7, sp, #8
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	000a      	movs	r2, r1
 8001966:	1cfb      	adds	r3, r7, #3
 8001968:	701a      	strb	r2, [r3, #0]
   HAL_I2C_Master_Transmit(AHT15_I2c, AHT15_ADDRESS, Data, Length, AHT15_MAX_TIMEOUT);
 800196a:	4b08      	ldr	r3, [pc, #32]	; (800198c <AHT15_Transmit+0x30>)
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	1cfb      	adds	r3, r7, #3
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	b299      	uxth	r1, r3
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	23fa      	movs	r3, #250	; 0xfa
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	000b      	movs	r3, r1
 800197e:	2170      	movs	r1, #112	; 0x70
 8001980:	f003 fd0a 	bl	8005398 <HAL_I2C_Master_Transmit>
}
 8001984:	46c0      	nop			; (mov r8, r8)
 8001986:	46bd      	mov	sp, r7
 8001988:	b002      	add	sp, #8
 800198a:	bd80      	pop	{r7, pc}
 800198c:	20000558 	.word	0x20000558

08001990 <AHT15_Read>:
static void AHT15_Read(uint8_t *Data, uint8_t Length)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af02      	add	r7, sp, #8
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	000a      	movs	r2, r1
 800199a:	1cfb      	adds	r3, r7, #3
 800199c:	701a      	strb	r2, [r3, #0]
   HAL_I2C_Master_Receive(AHT15_I2c, AHT15_ADDRESS, Data, Length, AHT15_MAX_TIMEOUT);
 800199e:	4b08      	ldr	r3, [pc, #32]	; (80019c0 <AHT15_Read+0x30>)
 80019a0:	6818      	ldr	r0, [r3, #0]
 80019a2:	1cfb      	adds	r3, r7, #3
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	b299      	uxth	r1, r3
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	23fa      	movs	r3, #250	; 0xfa
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	000b      	movs	r3, r1
 80019b2:	2170      	movs	r1, #112	; 0x70
 80019b4:	f003 fdf8 	bl	80055a8 <HAL_I2C_Master_Receive>
}
 80019b8:	46c0      	nop			; (mov r8, r8)
 80019ba:	46bd      	mov	sp, r7
 80019bc:	b002      	add	sp, #8
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	20000558 	.word	0x20000558

080019c4 <AHT15_TriggerMeasurment>:
void AHT15_TriggerMeasurment(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
   uint8_t Temp[3] = { AHT15_MEASURMENT_TRIGGER_COMMAND, AHT15_DATA_1_COMMAND, AHT15_DATA_2_COMMAND };
 80019ca:	1d3b      	adds	r3, r7, #4
 80019cc:	4a06      	ldr	r2, [pc, #24]	; (80019e8 <AHT15_TriggerMeasurment+0x24>)
 80019ce:	8811      	ldrh	r1, [r2, #0]
 80019d0:	8019      	strh	r1, [r3, #0]
 80019d2:	7892      	ldrb	r2, [r2, #2]
 80019d4:	709a      	strb	r2, [r3, #2]
   AHT15_Transmit(Temp, 3);
 80019d6:	1d3b      	adds	r3, r7, #4
 80019d8:	2103      	movs	r1, #3
 80019da:	0018      	movs	r0, r3
 80019dc:	f7ff ffbe 	bl	800195c <AHT15_Transmit>
}
 80019e0:	46c0      	nop			; (mov r8, r8)
 80019e2:	46bd      	mov	sp, r7
 80019e4:	b002      	add	sp, #8
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	08008b50 	.word	0x08008b50

080019ec <AHT15_ReadMesurmentFloat>:
void AHT15_ReadMesurmentFloat(float *Temperature, float *Humidity)
{
 80019ec:	b590      	push	{r4, r7, lr}
 80019ee:	b087      	sub	sp, #28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
   uint8_t Temp[6];
   uint32_t RawTemperature, RawHumidity;
   AHT15_Read(Temp, 6);
 80019f6:	2408      	movs	r4, #8
 80019f8:	193b      	adds	r3, r7, r4
 80019fa:	2106      	movs	r1, #6
 80019fc:	0018      	movs	r0, r3
 80019fe:	f7ff ffc7 	bl	8001990 <AHT15_Read>
   RawTemperature = (((Temp[3] & 0x0f) << 16) | (Temp[4] << 8) | Temp[5]);
 8001a02:	0021      	movs	r1, r4
 8001a04:	187b      	adds	r3, r7, r1
 8001a06:	78db      	ldrb	r3, [r3, #3]
 8001a08:	041a      	lsls	r2, r3, #16
 8001a0a:	23f0      	movs	r3, #240	; 0xf0
 8001a0c:	031b      	lsls	r3, r3, #12
 8001a0e:	401a      	ands	r2, r3
 8001a10:	187b      	adds	r3, r7, r1
 8001a12:	791b      	ldrb	r3, [r3, #4]
 8001a14:	021b      	lsls	r3, r3, #8
 8001a16:	4313      	orrs	r3, r2
 8001a18:	187a      	adds	r2, r7, r1
 8001a1a:	7952      	ldrb	r2, [r2, #5]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	617b      	str	r3, [r7, #20]
   RawHumidity    = (((Temp[1] << 16) | (Temp[2] << 8) | Temp[3]) >> 4);
 8001a20:	187b      	adds	r3, r7, r1
 8001a22:	785b      	ldrb	r3, [r3, #1]
 8001a24:	041a      	lsls	r2, r3, #16
 8001a26:	187b      	adds	r3, r7, r1
 8001a28:	789b      	ldrb	r3, [r3, #2]
 8001a2a:	021b      	lsls	r3, r3, #8
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	187a      	adds	r2, r7, r1
 8001a30:	78d2      	ldrb	r2, [r2, #3]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	111b      	asrs	r3, r3, #4
 8001a36:	613b      	str	r3, [r7, #16]
   *Temperature   = (RawTemperature / AHT15_CONST_VALUE) * 200.0 - 50;
 8001a38:	6978      	ldr	r0, [r7, #20]
 8001a3a:	f7ff feb7 	bl	80017ac <__aeabi_ui2d>
 8001a3e:	2200      	movs	r2, #0
 8001a40:	4b1b      	ldr	r3, [pc, #108]	; (8001ab0 <AHT15_ReadMesurmentFloat+0xc4>)
 8001a42:	f7fe fdbf 	bl	80005c4 <__aeabi_ddiv>
 8001a46:	0002      	movs	r2, r0
 8001a48:	000b      	movs	r3, r1
 8001a4a:	0010      	movs	r0, r2
 8001a4c:	0019      	movs	r1, r3
 8001a4e:	2200      	movs	r2, #0
 8001a50:	4b18      	ldr	r3, [pc, #96]	; (8001ab4 <AHT15_ReadMesurmentFloat+0xc8>)
 8001a52:	f7ff f8ad 	bl	8000bb0 <__aeabi_dmul>
 8001a56:	0002      	movs	r2, r0
 8001a58:	000b      	movs	r3, r1
 8001a5a:	0010      	movs	r0, r2
 8001a5c:	0019      	movs	r1, r3
 8001a5e:	2200      	movs	r2, #0
 8001a60:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <AHT15_ReadMesurmentFloat+0xcc>)
 8001a62:	f7ff fb11 	bl	8001088 <__aeabi_dsub>
 8001a66:	0002      	movs	r2, r0
 8001a68:	000b      	movs	r3, r1
 8001a6a:	0010      	movs	r0, r2
 8001a6c:	0019      	movs	r1, r3
 8001a6e:	f7ff fec3 	bl	80017f8 <__aeabi_d2f>
 8001a72:	1c02      	adds	r2, r0, #0
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	601a      	str	r2, [r3, #0]
   *Humidity      = (RawHumidity / AHT15_CONST_VALUE) * 100.0;
 8001a78:	6938      	ldr	r0, [r7, #16]
 8001a7a:	f7ff fe97 	bl	80017ac <__aeabi_ui2d>
 8001a7e:	2200      	movs	r2, #0
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <AHT15_ReadMesurmentFloat+0xc4>)
 8001a82:	f7fe fd9f 	bl	80005c4 <__aeabi_ddiv>
 8001a86:	0002      	movs	r2, r0
 8001a88:	000b      	movs	r3, r1
 8001a8a:	0010      	movs	r0, r2
 8001a8c:	0019      	movs	r1, r3
 8001a8e:	2200      	movs	r2, #0
 8001a90:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <AHT15_ReadMesurmentFloat+0xd0>)
 8001a92:	f7ff f88d 	bl	8000bb0 <__aeabi_dmul>
 8001a96:	0002      	movs	r2, r0
 8001a98:	000b      	movs	r3, r1
 8001a9a:	0010      	movs	r0, r2
 8001a9c:	0019      	movs	r1, r3
 8001a9e:	f7ff feab 	bl	80017f8 <__aeabi_d2f>
 8001aa2:	1c02      	adds	r2, r0, #0
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	601a      	str	r2, [r3, #0]
}
 8001aa8:	46c0      	nop			; (mov r8, r8)
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	b007      	add	sp, #28
 8001aae:	bd90      	pop	{r4, r7, pc}
 8001ab0:	41300000 	.word	0x41300000
 8001ab4:	40690000 	.word	0x40690000
 8001ab8:	40490000 	.word	0x40490000
 8001abc:	40590000 	.word	0x40590000

08001ac0 <AHT15_InitFunction>:
void AHT15_InitFunction(I2C_HandleTypeDef *I2c)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
   AHT15_I2c = I2c;
 8001ac8:	4b05      	ldr	r3, [pc, #20]	; (8001ae0 <AHT15_InitFunction+0x20>)
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	601a      	str	r2, [r3, #0]
   AHT15_Transmit((uint8_t *)AHT15_INITIALIZATION_COMMAND, 1);
 8001ace:	2101      	movs	r1, #1
 8001ad0:	20e1      	movs	r0, #225	; 0xe1
 8001ad2:	f7ff ff43 	bl	800195c <AHT15_Transmit>
}
 8001ad6:	46c0      	nop			; (mov r8, r8)
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	b002      	add	sp, #8
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	46c0      	nop			; (mov r8, r8)
 8001ae0:	20000558 	.word	0x20000558

08001ae4 <HC12_ExitCommandMode>:
void HC12_EnterCommandMode(void)
{
   HAL_GPIO_WritePin(HC12_SET_GPIO_Port, HC12_SET_Pin, 0);
}
void HC12_ExitCommandMode(void)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(HC12_SET_GPIO_Port, HC12_SET_Pin, 1);
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	0119      	lsls	r1, r3, #4
 8001aec:	23a0      	movs	r3, #160	; 0xa0
 8001aee:	05db      	lsls	r3, r3, #23
 8001af0:	2201      	movs	r2, #1
 8001af2:	0018      	movs	r0, r3
 8001af4:	f003 fb44 	bl	8005180 <HAL_GPIO_WritePin>
}
 8001af8:	46c0      	nop			; (mov r8, r8)
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
	...

08001b00 <HC12_TransmitData>:
void HC12_TransmitData(uint8_t *Data, uint32_t Length)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
   HAL_UART_Transmit(&huart1, Data, Length, 1000);
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	23fa      	movs	r3, #250	; 0xfa
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	6879      	ldr	r1, [r7, #4]
 8001b14:	4803      	ldr	r0, [pc, #12]	; (8001b24 <HC12_TransmitData+0x24>)
 8001b16:	f005 fb2d 	bl	8007174 <HAL_UART_Transmit>
}
 8001b1a:	46c0      	nop			; (mov r8, r8)
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	b002      	add	sp, #8
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	46c0      	nop			; (mov r8, r8)
 8001b24:	200009a0 	.word	0x200009a0

08001b28 <HC12_ReciveToIdleDMA>:
void HC12_ReciveToIdleDMA(uint8_t *Data, uint32_t Length)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
   HAL_UARTEx_ReceiveToIdle_DMA(&huart1, Data, Length);
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	4b03      	ldr	r3, [pc, #12]	; (8001b48 <HC12_ReciveToIdleDMA+0x20>)
 8001b3a:	0018      	movs	r0, r3
 8001b3c:	f006 fe9e 	bl	800887c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001b40:	46c0      	nop			; (mov r8, r8)
 8001b42:	46bd      	mov	sp, r7
 8001b44:	b002      	add	sp, #8
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200009a0 	.word	0x200009a0

08001b4c <HC12_Init>:
void HC12_Init(RFP_TypeDef *TempRfp, uint8_t *Buffer)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
   rfp      = TempRfp;
 8001b56:	4b05      	ldr	r3, [pc, #20]	; (8001b6c <HC12_Init+0x20>)
 8001b58:	687a      	ldr	r2, [r7, #4]
 8001b5a:	601a      	str	r2, [r3, #0]
   HC12Data = Buffer;
 8001b5c:	4b04      	ldr	r3, [pc, #16]	; (8001b70 <HC12_Init+0x24>)
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	601a      	str	r2, [r3, #0]
}
 8001b62:	46c0      	nop			; (mov r8, r8)
 8001b64:	46bd      	mov	sp, r7
 8001b66:	b002      	add	sp, #8
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	46c0      	nop			; (mov r8, r8)
 8001b6c:	2000055c 	.word	0x2000055c
 8001b70:	20000560 	.word	0x20000560

08001b74 <MAX485_ListeningMode>:

#include "MAX485.h"
#include "main.h"
#include "usart.h"
static void MAX485_ListeningMode(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(MAX485_SEL_GPIO_Port, MAX485_SEL_Pin, 0);
 8001b78:	23a0      	movs	r3, #160	; 0xa0
 8001b7a:	05db      	lsls	r3, r3, #23
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	2110      	movs	r1, #16
 8001b80:	0018      	movs	r0, r3
 8001b82:	f003 fafd 	bl	8005180 <HAL_GPIO_WritePin>
}
 8001b86:	46c0      	nop			; (mov r8, r8)
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <MAX485_TransmitMode>:
static void MAX485_TransmitMode(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(MAX485_SEL_GPIO_Port, MAX485_SEL_Pin, 1);
 8001b90:	23a0      	movs	r3, #160	; 0xa0
 8001b92:	05db      	lsls	r3, r3, #23
 8001b94:	2201      	movs	r2, #1
 8001b96:	2110      	movs	r1, #16
 8001b98:	0018      	movs	r0, r3
 8001b9a:	f003 faf1 	bl	8005180 <HAL_GPIO_WritePin>
}
 8001b9e:	46c0      	nop			; (mov r8, r8)
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <MAX485_ReciveToIdleDMA>:
void MAX485_ReciveToIdleDMA(uint8_t *Data, uint16_t Length)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	000a      	movs	r2, r1
 8001bae:	1cbb      	adds	r3, r7, #2
 8001bb0:	801a      	strh	r2, [r3, #0]
   MAX485_ListeningMode();
 8001bb2:	f7ff ffdf 	bl	8001b74 <MAX485_ListeningMode>
   HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, Data, Length);
 8001bb6:	1cbb      	adds	r3, r7, #2
 8001bb8:	881a      	ldrh	r2, [r3, #0]
 8001bba:	6879      	ldr	r1, [r7, #4]
 8001bbc:	4b03      	ldr	r3, [pc, #12]	; (8001bcc <MAX485_ReciveToIdleDMA+0x28>)
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	f006 fe5c 	bl	800887c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8001bc4:	46c0      	nop			; (mov r8, r8)
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	b002      	add	sp, #8
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	2000090c 	.word	0x2000090c

08001bd0 <MAX485_TransmitData>:
void MAX485_TransmitData(uint8_t *Data, uint16_t Length)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b083      	sub	sp, #12
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	000a      	movs	r2, r1
 8001bda:	1cbb      	adds	r3, r7, #2
 8001bdc:	801a      	strh	r2, [r3, #0]
   MAX485_TransmitMode();
 8001bde:	f7ff ffd5 	bl	8001b8c <MAX485_TransmitMode>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001be2:	b672      	cpsid	i
}
 8001be4:	46c0      	nop			; (mov r8, r8)
   __disable_irq();
   HAL_UART_Transmit(&hlpuart1, Data, Length, 1000);
 8001be6:	23fa      	movs	r3, #250	; 0xfa
 8001be8:	009c      	lsls	r4, r3, #2
 8001bea:	1cbb      	adds	r3, r7, #2
 8001bec:	881a      	ldrh	r2, [r3, #0]
 8001bee:	6879      	ldr	r1, [r7, #4]
 8001bf0:	4805      	ldr	r0, [pc, #20]	; (8001c08 <MAX485_TransmitData+0x38>)
 8001bf2:	0023      	movs	r3, r4
 8001bf4:	f005 fabe 	bl	8007174 <HAL_UART_Transmit>
  __ASM volatile ("cpsie i" : : : "memory");
 8001bf8:	b662      	cpsie	i
}
 8001bfa:	46c0      	nop			; (mov r8, r8)
   __enable_irq();
   MAX485_ListeningMode();
 8001bfc:	f7ff ffba 	bl	8001b74 <MAX485_ListeningMode>
}
 8001c00:	46c0      	nop			; (mov r8, r8)
 8001c02:	46bd      	mov	sp, r7
 8001c04:	b003      	add	sp, #12
 8001c06:	bd90      	pop	{r4, r7, pc}
 8001c08:	2000090c 	.word	0x2000090c

08001c0c <MAX_Handle>:
        { MAX_WaitForResponseFunction }, { MAX_ParseResponseFunction } };
MAXCommandFunctions_TypeDef MAXCommandFunction[MAX_COMMAND_CNT];
MAXDataFunctions_TypeDef MAXDataFunctions;
MAXMessageFunctions_TypeDef MAXMessageFunction[MAX_MESSAGE_CNT];
void MAX_Handle(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	af00      	add	r7, sp, #0
   MAX_ChangeState();
 8001c10:	f000 f856 	bl	8001cc0 <MAX_ChangeState>
   if(MAXFunction[MAX->State].MAXFunction != NULL)
 8001c14:	4b09      	ldr	r3, [pc, #36]	; (8001c3c <MAX_Handle+0x30>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	001a      	movs	r2, r3
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <MAX_Handle+0x34>)
 8001c1e:	0092      	lsls	r2, r2, #2
 8001c20:	58d3      	ldr	r3, [r2, r3]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d007      	beq.n	8001c36 <MAX_Handle+0x2a>
   {
      MAXFunction[MAX->State].MAXFunction();
 8001c26:	4b05      	ldr	r3, [pc, #20]	; (8001c3c <MAX_Handle+0x30>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	001a      	movs	r2, r3
 8001c2e:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <MAX_Handle+0x34>)
 8001c30:	0092      	lsls	r2, r2, #2
 8001c32:	58d3      	ldr	r3, [r2, r3]
 8001c34:	4798      	blx	r3
   }
}
 8001c36:	46c0      	nop			; (mov r8, r8)
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	2000062c 	.word	0x2000062c
 8001c40:	20000024 	.word	0x20000024

08001c44 <MAX_Init>:
void MAX_Init(MAX_TypeDef *RadioProtocol, MAXDeviceID_TypeDef Device)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	000a      	movs	r2, r1
 8001c4e:	1cfb      	adds	r3, r7, #3
 8001c50:	701a      	strb	r2, [r3, #0]
   MAX             = RadioProtocol;
 8001c52:	4b17      	ldr	r3, [pc, #92]	; (8001cb0 <MAX_Init+0x6c>)
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	601a      	str	r2, [r3, #0]
   MAX->Initialize = MAX_INITIALIZE;
 8001c58:	4b15      	ldr	r3, [pc, #84]	; (8001cb0 <MAX_Init+0x6c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	70da      	strb	r2, [r3, #3]
   MAX->DeviceType = Device;
 8001c60:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <MAX_Init+0x6c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	1cfa      	adds	r2, r7, #3
 8001c66:	7812      	ldrb	r2, [r2, #0]
 8001c68:	715a      	strb	r2, [r3, #5]
   for(int i = 0; i < MAX_COMMAND_CNT; i++)
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	e007      	b.n	8001c80 <MAX_Init+0x3c>
   {
      MAXCommandFunction[i].MAXCommandFunction = NULL;
 8001c70:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <MAX_Init+0x70>)
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	0092      	lsls	r2, r2, #2
 8001c76:	2100      	movs	r1, #0
 8001c78:	50d1      	str	r1, [r2, r3]
   for(int i = 0; i < MAX_COMMAND_CNT; i++)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	ddf4      	ble.n	8001c70 <MAX_Init+0x2c>
   }
   for(int i = 0; i < MAX_MESSAGE_CNT; i++)
 8001c86:	2300      	movs	r3, #0
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	e007      	b.n	8001c9c <MAX_Init+0x58>
   {
      MAXMessageFunction[i].MAXMessageFunction = NULL;
 8001c8c:	4b0a      	ldr	r3, [pc, #40]	; (8001cb8 <MAX_Init+0x74>)
 8001c8e:	68ba      	ldr	r2, [r7, #8]
 8001c90:	0092      	lsls	r2, r2, #2
 8001c92:	2100      	movs	r1, #0
 8001c94:	50d1      	str	r1, [r2, r3]
   for(int i = 0; i < MAX_MESSAGE_CNT; i++)
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	2b03      	cmp	r3, #3
 8001ca0:	ddf4      	ble.n	8001c8c <MAX_Init+0x48>
   }
   MAXDataFunctions.MAXDataFunction = NULL;
 8001ca2:	4b06      	ldr	r3, [pc, #24]	; (8001cbc <MAX_Init+0x78>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
}
 8001ca8:	46c0      	nop			; (mov r8, r8)
 8001caa:	46bd      	mov	sp, r7
 8001cac:	b004      	add	sp, #16
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	2000062c 	.word	0x2000062c
 8001cb4:	20000630 	.word	0x20000630
 8001cb8:	20000640 	.word	0x20000640
 8001cbc:	2000063c 	.word	0x2000063c

08001cc0 <MAX_ChangeState>:
static void MAX_ChangeState(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
   for(int i = 0; i < MAX_TRANSITION_TABLE_SIZE; i++)
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	607b      	str	r3, [r7, #4]
 8001cca:	e02a      	b.n	8001d22 <MAX_ChangeState+0x62>
   {
      if(MAX->State == MAXTransitionTable[i].Source && MAX->NewEvent == MAXTransitionTable[i].Event)
 8001ccc:	4b1a      	ldr	r3, [pc, #104]	; (8001d38 <MAX_ChangeState+0x78>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	7819      	ldrb	r1, [r3, #0]
 8001cd2:	481a      	ldr	r0, [pc, #104]	; (8001d3c <MAX_ChangeState+0x7c>)
 8001cd4:	687a      	ldr	r2, [r7, #4]
 8001cd6:	0013      	movs	r3, r2
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	189b      	adds	r3, r3, r2
 8001cdc:	5c1b      	ldrb	r3, [r3, r0]
 8001cde:	4299      	cmp	r1, r3
 8001ce0:	d11c      	bne.n	8001d1c <MAX_ChangeState+0x5c>
 8001ce2:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <MAX_ChangeState+0x78>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	7859      	ldrb	r1, [r3, #1]
 8001ce8:	4814      	ldr	r0, [pc, #80]	; (8001d3c <MAX_ChangeState+0x7c>)
 8001cea:	687a      	ldr	r2, [r7, #4]
 8001cec:	0013      	movs	r3, r2
 8001cee:	005b      	lsls	r3, r3, #1
 8001cf0:	189b      	adds	r3, r3, r2
 8001cf2:	18c3      	adds	r3, r0, r3
 8001cf4:	3302      	adds	r3, #2
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	4299      	cmp	r1, r3
 8001cfa:	d10f      	bne.n	8001d1c <MAX_ChangeState+0x5c>
      {
         MAX->State    = MAXTransitionTable[i].Destination;
 8001cfc:	4b0e      	ldr	r3, [pc, #56]	; (8001d38 <MAX_ChangeState+0x78>)
 8001cfe:	6819      	ldr	r1, [r3, #0]
 8001d00:	480e      	ldr	r0, [pc, #56]	; (8001d3c <MAX_ChangeState+0x7c>)
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	0013      	movs	r3, r2
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	189b      	adds	r3, r3, r2
 8001d0a:	18c3      	adds	r3, r0, r3
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	700b      	strb	r3, [r1, #0]
         MAX->NewEvent = MAX_EVENT_NOTHING;
 8001d12:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <MAX_ChangeState+0x78>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2200      	movs	r2, #0
 8001d18:	705a      	strb	r2, [r3, #1]
         return;
 8001d1a:	e009      	b.n	8001d30 <MAX_ChangeState+0x70>
   for(int i = 0; i < MAX_TRANSITION_TABLE_SIZE; i++)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	607b      	str	r3, [r7, #4]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2b0b      	cmp	r3, #11
 8001d26:	d9d1      	bls.n	8001ccc <MAX_ChangeState+0xc>
      }
   }
   MAX->NewEvent = MAX_EVENT_NOTHING;
 8001d28:	4b03      	ldr	r3, [pc, #12]	; (8001d38 <MAX_ChangeState+0x78>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	705a      	strb	r2, [r3, #1]
}
 8001d30:	46bd      	mov	sp, r7
 8001d32:	b002      	add	sp, #8
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	46c0      	nop			; (mov r8, r8)
 8001d38:	2000062c 	.word	0x2000062c
 8001d3c:	20000000 	.word	0x20000000

08001d40 <MAX_RegisterDataFunction>:
void MAX_RegisterCommandFunction(MAXCommands_TypeDef Command, void (*Callback)(uint8_t *, uint32_t, uint32_t))
{
   MAXCommandFunction[Command - 1].MAXCommandFunction = Callback;
}
void MAX_RegisterDataFunction(void (*Callback)(uint8_t *, uint32_t, uint32_t))
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
   MAXDataFunctions.MAXDataFunction = Callback;
 8001d48:	4b03      	ldr	r3, [pc, #12]	; (8001d58 <MAX_RegisterDataFunction+0x18>)
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	601a      	str	r2, [r3, #0]
}
 8001d4e:	46c0      	nop			; (mov r8, r8)
 8001d50:	46bd      	mov	sp, r7
 8001d52:	b002      	add	sp, #8
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	46c0      	nop			; (mov r8, r8)
 8001d58:	2000063c 	.word	0x2000063c

08001d5c <MAX_InterruptTask>:
void MAX_RegisterMessageFunction(MAXMessage_TypeDef Message, void (*Callback)(uint8_t *, uint32_t, uint32_t))
{
   MAXMessageFunction[Message - 1].MAXMessageFunction = Callback;
}
void MAX_InterruptTask(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
   MAX->NewDataFlag = MAX_NEW_DATA_FLAG_SET;
 8001d60:	4b03      	ldr	r3, [pc, #12]	; (8001d70 <MAX_InterruptTask+0x14>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2201      	movs	r2, #1
 8001d66:	711a      	strb	r2, [r3, #4]
}
 8001d68:	46c0      	nop			; (mov r8, r8)
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	46c0      	nop			; (mov r8, r8)
 8001d70:	2000062c 	.word	0x2000062c

08001d74 <MAX_InterruptErrorTask>:
void MAX_InterruptErrorTask(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	af00      	add	r7, sp, #0
   MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 8001d78:	4b03      	ldr	r3, [pc, #12]	; (8001d88 <MAX_InterruptErrorTask+0x14>)
 8001d7a:	2164      	movs	r1, #100	; 0x64
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	f7ff ff11 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000564 	.word	0x20000564

08001d8c <MAX_SendData>:
void MAX_SendData(MAXDeviceID_TypeDef Destination, MAXMessageType_TypeDef Type, uint8_t *Data, uint32_t Length)
{
 8001d8c:	b590      	push	{r4, r7, lr}
 8001d8e:	b087      	sub	sp, #28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60ba      	str	r2, [r7, #8]
 8001d94:	607b      	str	r3, [r7, #4]
 8001d96:	240f      	movs	r4, #15
 8001d98:	193b      	adds	r3, r7, r4
 8001d9a:	1c02      	adds	r2, r0, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
 8001d9e:	200e      	movs	r0, #14
 8001da0:	183b      	adds	r3, r7, r0
 8001da2:	1c0a      	adds	r2, r1, #0
 8001da4:	701a      	strb	r2, [r3, #0]
   MAXDataTransmit[0] = Destination;
 8001da6:	4b28      	ldr	r3, [pc, #160]	; (8001e48 <MAX_SendData+0xbc>)
 8001da8:	193a      	adds	r2, r7, r4
 8001daa:	7812      	ldrb	r2, [r2, #0]
 8001dac:	701a      	strb	r2, [r3, #0]
   MAXDataTransmit[1] = MAX->DeviceType;
 8001dae:	4b27      	ldr	r3, [pc, #156]	; (8001e4c <MAX_SendData+0xc0>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	795a      	ldrb	r2, [r3, #5]
 8001db4:	4b24      	ldr	r3, [pc, #144]	; (8001e48 <MAX_SendData+0xbc>)
 8001db6:	705a      	strb	r2, [r3, #1]
   MAXDataTransmit[2] = Type;
 8001db8:	4b23      	ldr	r3, [pc, #140]	; (8001e48 <MAX_SendData+0xbc>)
 8001dba:	183a      	adds	r2, r7, r0
 8001dbc:	7812      	ldrb	r2, [r2, #0]
 8001dbe:	709a      	strb	r2, [r3, #2]
   for(int i = 0; i < Length; i++)
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	e00a      	b.n	8001ddc <MAX_SendData+0x50>
   {
      MAXDataTransmit[i + 3] = Data[i];
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	68ba      	ldr	r2, [r7, #8]
 8001dca:	18d2      	adds	r2, r2, r3
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	3303      	adds	r3, #3
 8001dd0:	7811      	ldrb	r1, [r2, #0]
 8001dd2:	4a1d      	ldr	r2, [pc, #116]	; (8001e48 <MAX_SendData+0xbc>)
 8001dd4:	54d1      	strb	r1, [r2, r3]
   for(int i = 0; i < Length; i++)
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	3301      	adds	r3, #1
 8001dda:	617b      	str	r3, [r7, #20]
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	687a      	ldr	r2, [r7, #4]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d8f0      	bhi.n	8001dc6 <MAX_SendData+0x3a>
   }
   uint32_t crc                    = Crc(CRC_INITIAL_VALUE, 3 + Length, MAXDataTransmit);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	1cd9      	adds	r1, r3, #3
 8001de8:	4a17      	ldr	r2, [pc, #92]	; (8001e48 <MAX_SendData+0xbc>)
 8001dea:	2301      	movs	r3, #1
 8001dec:	425b      	negs	r3, r3
 8001dee:	0018      	movs	r0, r3
 8001df0:	f000 fdcc 	bl	800298c <Crc>
 8001df4:	0003      	movs	r3, r0
 8001df6:	613b      	str	r3, [r7, #16]
   MAXDataTransmit[3 + Length]     = ((crc >> 24) & 0xff);
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	0e1a      	lsrs	r2, r3, #24
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	3303      	adds	r3, #3
 8001e00:	b2d1      	uxtb	r1, r2
 8001e02:	4a11      	ldr	r2, [pc, #68]	; (8001e48 <MAX_SendData+0xbc>)
 8001e04:	54d1      	strb	r1, [r2, r3]
   MAXDataTransmit[3 + Length + 1] = ((crc >> 16) & 0xff);
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	0c1a      	lsrs	r2, r3, #16
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	b2d1      	uxtb	r1, r2
 8001e10:	4a0d      	ldr	r2, [pc, #52]	; (8001e48 <MAX_SendData+0xbc>)
 8001e12:	54d1      	strb	r1, [r2, r3]
   MAXDataTransmit[3 + Length + 2] = ((crc >> 8) & 0xff);
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	0a1a      	lsrs	r2, r3, #8
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3305      	adds	r3, #5
 8001e1c:	b2d1      	uxtb	r1, r2
 8001e1e:	4a0a      	ldr	r2, [pc, #40]	; (8001e48 <MAX_SendData+0xbc>)
 8001e20:	54d1      	strb	r1, [r2, r3]
   MAXDataTransmit[3 + Length + 3] = (crc & 0xff);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	3306      	adds	r3, #6
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	b2d1      	uxtb	r1, r2
 8001e2a:	4a07      	ldr	r2, [pc, #28]	; (8001e48 <MAX_SendData+0xbc>)
 8001e2c:	54d1      	strb	r1, [r2, r3]
   MAX->SendFlag                   = MAX_SEND_FLAG_SET;
 8001e2e:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <MAX_SendData+0xc0>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2201      	movs	r2, #1
 8001e34:	735a      	strb	r2, [r3, #13]
   MAX->DatTransmitSize            = 3 + Length + 4;
 8001e36:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <MAX_SendData+0xc0>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	687a      	ldr	r2, [r7, #4]
 8001e3c:	3207      	adds	r2, #7
 8001e3e:	619a      	str	r2, [r3, #24]
}
 8001e40:	46c0      	nop			; (mov r8, r8)
 8001e42:	46bd      	mov	sp, r7
 8001e44:	b007      	add	sp, #28
 8001e46:	bd90      	pop	{r4, r7, pc}
 8001e48:	200005c8 	.word	0x200005c8
 8001e4c:	2000062c 	.word	0x2000062c

08001e50 <MAX_SendResponseFunction>:
static void MAX_SendResponseFunction(MAXMessageType_TypeDef Response)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b084      	sub	sp, #16
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	0002      	movs	r2, r0
 8001e58:	1dfb      	adds	r3, r7, #7
 8001e5a:	701a      	strb	r2, [r3, #0]
   MAXDataTransmit[0] = MAX->SourceMessage;
 8001e5c:	4b1a      	ldr	r3, [pc, #104]	; (8001ec8 <MAX_SendResponseFunction+0x78>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	7b1a      	ldrb	r2, [r3, #12]
 8001e62:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001e64:	701a      	strb	r2, [r3, #0]
   MAXDataTransmit[1] = MAX->DeviceType;
 8001e66:	4b18      	ldr	r3, [pc, #96]	; (8001ec8 <MAX_SendResponseFunction+0x78>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	795a      	ldrb	r2, [r3, #5]
 8001e6c:	4b17      	ldr	r3, [pc, #92]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001e6e:	705a      	strb	r2, [r3, #1]
   MAXDataTransmit[2] = MAX_MESSAGE;
 8001e70:	4b16      	ldr	r3, [pc, #88]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001e72:	2203      	movs	r2, #3
 8001e74:	709a      	strb	r2, [r3, #2]
   MAXDataTransmit[3] = Response;
 8001e76:	4b15      	ldr	r3, [pc, #84]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001e78:	1dfa      	adds	r2, r7, #7
 8001e7a:	7812      	ldrb	r2, [r2, #0]
 8001e7c:	70da      	strb	r2, [r3, #3]
   uint32_t crc       = Crc(CRC_INITIAL_VALUE, 4, MAXDataTransmit);
 8001e7e:	4a13      	ldr	r2, [pc, #76]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001e80:	2301      	movs	r3, #1
 8001e82:	425b      	negs	r3, r3
 8001e84:	2104      	movs	r1, #4
 8001e86:	0018      	movs	r0, r3
 8001e88:	f000 fd80 	bl	800298c <Crc>
 8001e8c:	0003      	movs	r3, r0
 8001e8e:	60fb      	str	r3, [r7, #12]
   MAXDataTransmit[4] = ((crc >> 24) & 0xff);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	0e1b      	lsrs	r3, r3, #24
 8001e94:	b2da      	uxtb	r2, r3
 8001e96:	4b0d      	ldr	r3, [pc, #52]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001e98:	711a      	strb	r2, [r3, #4]
   MAXDataTransmit[5] = ((crc >> 16) & 0xff);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	0c1b      	lsrs	r3, r3, #16
 8001e9e:	b2da      	uxtb	r2, r3
 8001ea0:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001ea2:	715a      	strb	r2, [r3, #5]
   MAXDataTransmit[6] = ((crc >> 8) & 0xff);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	0a1b      	lsrs	r3, r3, #8
 8001ea8:	b2da      	uxtb	r2, r3
 8001eaa:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001eac:	719a      	strb	r2, [r3, #6]
   MAXDataTransmit[7] = (crc & 0xff);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001eb4:	71da      	strb	r2, [r3, #7]
   MAX485_TransmitData(MAXDataTransmit, 8);
 8001eb6:	4b05      	ldr	r3, [pc, #20]	; (8001ecc <MAX_SendResponseFunction+0x7c>)
 8001eb8:	2108      	movs	r1, #8
 8001eba:	0018      	movs	r0, r3
 8001ebc:	f7ff fe88 	bl	8001bd0 <MAX485_TransmitData>
}
 8001ec0:	46c0      	nop			; (mov r8, r8)
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	b004      	add	sp, #16
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	2000062c 	.word	0x2000062c
 8001ecc:	200005c8 	.word	0x200005c8

08001ed0 <MAX_InitializeFunction>:
static void MAX_InitializeFunction(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
   MAX->NewEvent = MAX_EVENT_END_INITIALIZE;
 8001ed4:	4b05      	ldr	r3, [pc, #20]	; (8001eec <MAX_InitializeFunction+0x1c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2202      	movs	r2, #2
 8001eda:	705a      	strb	r2, [r3, #1]
   MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 8001edc:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <MAX_InitializeFunction+0x20>)
 8001ede:	2164      	movs	r1, #100	; 0x64
 8001ee0:	0018      	movs	r0, r3
 8001ee2:	f7ff fe5f 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
}
 8001ee6:	46c0      	nop			; (mov r8, r8)
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	2000062c 	.word	0x2000062c
 8001ef0:	20000564 	.word	0x20000564

08001ef4 <MAX_IdleFunction>:
static void MAX_IdleFunction(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
   if(MAX->NewDataFlag == MAX_NEW_DATA_FLAG_SET)
 8001ef8:	4b11      	ldr	r3, [pc, #68]	; (8001f40 <MAX_IdleFunction+0x4c>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	791b      	ldrb	r3, [r3, #4]
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d108      	bne.n	8001f16 <MAX_IdleFunction+0x22>
   {
      MAX->NewDataFlag = MAX_NEW_DATA_FLAG_RESET;
 8001f04:	4b0e      	ldr	r3, [pc, #56]	; (8001f40 <MAX_IdleFunction+0x4c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	711a      	strb	r2, [r3, #4]
      MAX->NewEvent    = MAX_EVENT_NEW_DATA;
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	; (8001f40 <MAX_IdleFunction+0x4c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2201      	movs	r2, #1
 8001f12:	705a      	strb	r2, [r3, #1]
   {
      MAX->SendFlag = MAX_SEND_FLAG_RESET;
      MAX->NewEvent = MAX_EVENT_SEND;
      MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
   }
}
 8001f14:	e011      	b.n	8001f3a <MAX_IdleFunction+0x46>
   else if(MAX->SendFlag == MAX_SEND_FLAG_SET)
 8001f16:	4b0a      	ldr	r3, [pc, #40]	; (8001f40 <MAX_IdleFunction+0x4c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	7b5b      	ldrb	r3, [r3, #13]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d10c      	bne.n	8001f3a <MAX_IdleFunction+0x46>
      MAX->SendFlag = MAX_SEND_FLAG_RESET;
 8001f20:	4b07      	ldr	r3, [pc, #28]	; (8001f40 <MAX_IdleFunction+0x4c>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	2200      	movs	r2, #0
 8001f26:	735a      	strb	r2, [r3, #13]
      MAX->NewEvent = MAX_EVENT_SEND;
 8001f28:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <MAX_IdleFunction+0x4c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2206      	movs	r2, #6
 8001f2e:	705a      	strb	r2, [r3, #1]
      MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 8001f30:	4b04      	ldr	r3, [pc, #16]	; (8001f44 <MAX_IdleFunction+0x50>)
 8001f32:	2164      	movs	r1, #100	; 0x64
 8001f34:	0018      	movs	r0, r3
 8001f36:	f7ff fe35 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
}
 8001f3a:	46c0      	nop			; (mov r8, r8)
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	2000062c 	.word	0x2000062c
 8001f44:	20000564 	.word	0x20000564

08001f48 <MAX_ParseFunction>:
static void MAX_ParseFunction(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
   uint32_t MessageCRC = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	607b      	str	r3, [r7, #4]
   MAX->SourceMessage  = MAXDataRecive[1];
 8001f52:	4b3b      	ldr	r3, [pc, #236]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a3b      	ldr	r2, [pc, #236]	; (8002044 <MAX_ParseFunction+0xfc>)
 8001f58:	7852      	ldrb	r2, [r2, #1]
 8001f5a:	731a      	strb	r2, [r3, #12]
   if(MAXDataRecive[0] != MAX->DeviceType)
 8001f5c:	4b39      	ldr	r3, [pc, #228]	; (8002044 <MAX_ParseFunction+0xfc>)
 8001f5e:	781a      	ldrb	r2, [r3, #0]
 8001f60:	4b37      	ldr	r3, [pc, #220]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	795b      	ldrb	r3, [r3, #5]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d00c      	beq.n	8001f84 <MAX_ParseFunction+0x3c>
   {
      MAX->NewEvent = MAX_EVENT_ERROR;
 8001f6a:	4b35      	ldr	r3, [pc, #212]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2203      	movs	r2, #3
 8001f70:	705a      	strb	r2, [r3, #1]
      MAX_SendResponseFunction(MAX_ERROR);
 8001f72:	2001      	movs	r0, #1
 8001f74:	f7ff ff6c 	bl	8001e50 <MAX_SendResponseFunction>
      MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 8001f78:	4b32      	ldr	r3, [pc, #200]	; (8002044 <MAX_ParseFunction+0xfc>)
 8001f7a:	2164      	movs	r1, #100	; 0x64
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f7ff fe11 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
               MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
            }
         }
      }
   }
}
 8001f82:	e058      	b.n	8002036 <MAX_ParseFunction+0xee>
      if(MAX->DataSize != 0)
 8001f84:	4b2e      	ldr	r3, [pc, #184]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d053      	beq.n	8002036 <MAX_ParseFunction+0xee>
         MessageCRC = (((uint32_t)MAXDataRecive[MAX->DataSize - 4] << 24) | ((uint32_t)MAXDataRecive[MAX->DataSize - 3] << 16)
 8001f8e:	4b2c      	ldr	r3, [pc, #176]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	3b04      	subs	r3, #4
 8001f96:	4a2b      	ldr	r2, [pc, #172]	; (8002044 <MAX_ParseFunction+0xfc>)
 8001f98:	5cd3      	ldrb	r3, [r2, r3]
 8001f9a:	061a      	lsls	r2, r3, #24
 8001f9c:	4b28      	ldr	r3, [pc, #160]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	3b03      	subs	r3, #3
 8001fa4:	4927      	ldr	r1, [pc, #156]	; (8002044 <MAX_ParseFunction+0xfc>)
 8001fa6:	5ccb      	ldrb	r3, [r1, r3]
 8001fa8:	041b      	lsls	r3, r3, #16
 8001faa:	431a      	orrs	r2, r3
                       | ((uint32_t)MAXDataRecive[MAX->DataSize - 2] << 8) | ((uint32_t)MAXDataRecive[MAX->DataSize - 1]));
 8001fac:	4b24      	ldr	r3, [pc, #144]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	3b02      	subs	r3, #2
 8001fb4:	4923      	ldr	r1, [pc, #140]	; (8002044 <MAX_ParseFunction+0xfc>)
 8001fb6:	5ccb      	ldrb	r3, [r1, r3]
 8001fb8:	021b      	lsls	r3, r3, #8
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	4b20      	ldr	r3, [pc, #128]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	689b      	ldr	r3, [r3, #8]
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	491f      	ldr	r1, [pc, #124]	; (8002044 <MAX_ParseFunction+0xfc>)
 8001fc6:	5ccb      	ldrb	r3, [r1, r3]
         MessageCRC = (((uint32_t)MAXDataRecive[MAX->DataSize - 4] << 24) | ((uint32_t)MAXDataRecive[MAX->DataSize - 3] << 16)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	607b      	str	r3, [r7, #4]
         if(MessageCRC == Crc(CRC_INITIAL_VALUE, MAX->DataSize - 4, MAXDataRecive))
 8001fcc:	4b1c      	ldr	r3, [pc, #112]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	1f19      	subs	r1, r3, #4
 8001fd4:	4a1b      	ldr	r2, [pc, #108]	; (8002044 <MAX_ParseFunction+0xfc>)
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	425b      	negs	r3, r3
 8001fda:	0018      	movs	r0, r3
 8001fdc:	f000 fcd6 	bl	800298c <Crc>
 8001fe0:	0002      	movs	r2, r0
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4293      	cmp	r3, r2
 8001fe6:	d107      	bne.n	8001ff8 <MAX_ParseFunction+0xb0>
            MAX->NewEvent = MAX_EVENT_DATA_OK;
 8001fe8:	4b15      	ldr	r3, [pc, #84]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2204      	movs	r2, #4
 8001fee:	705a      	strb	r2, [r3, #1]
            MAX_SendResponseFunction(MAX_OK);
 8001ff0:	2004      	movs	r0, #4
 8001ff2:	f7ff ff2d 	bl	8001e50 <MAX_SendResponseFunction>
}
 8001ff6:	e01e      	b.n	8002036 <MAX_ParseFunction+0xee>
            if(RepareMessage(MessageCRC, MAXDataRecive, MAX->DataSize) == CRC_OK)
 8001ff8:	4b11      	ldr	r3, [pc, #68]	; (8002040 <MAX_ParseFunction+0xf8>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689a      	ldr	r2, [r3, #8]
 8001ffe:	4911      	ldr	r1, [pc, #68]	; (8002044 <MAX_ParseFunction+0xfc>)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	0018      	movs	r0, r3
 8002004:	f000 fd10 	bl	8002a28 <RepareMessage>
 8002008:	0003      	movs	r3, r0
 800200a:	2b01      	cmp	r3, #1
 800200c:	d107      	bne.n	800201e <MAX_ParseFunction+0xd6>
               MAX->NewEvent = MAX_EVENT_DATA_OK;
 800200e:	4b0c      	ldr	r3, [pc, #48]	; (8002040 <MAX_ParseFunction+0xf8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2204      	movs	r2, #4
 8002014:	705a      	strb	r2, [r3, #1]
               MAX_SendResponseFunction(MAX_OK);
 8002016:	2004      	movs	r0, #4
 8002018:	f7ff ff1a 	bl	8001e50 <MAX_SendResponseFunction>
}
 800201c:	e00b      	b.n	8002036 <MAX_ParseFunction+0xee>
               MAX->NewEvent = MAX_EVENT_ERROR;
 800201e:	4b08      	ldr	r3, [pc, #32]	; (8002040 <MAX_ParseFunction+0xf8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2203      	movs	r2, #3
 8002024:	705a      	strb	r2, [r3, #1]
               MAX_SendResponseFunction(MAX_CRC_ERROR);
 8002026:	2002      	movs	r0, #2
 8002028:	f7ff ff12 	bl	8001e50 <MAX_SendResponseFunction>
               MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 800202c:	4b05      	ldr	r3, [pc, #20]	; (8002044 <MAX_ParseFunction+0xfc>)
 800202e:	2164      	movs	r1, #100	; 0x64
 8002030:	0018      	movs	r0, r3
 8002032:	f7ff fdb7 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
}
 8002036:	46c0      	nop			; (mov r8, r8)
 8002038:	46bd      	mov	sp, r7
 800203a:	b002      	add	sp, #8
 800203c:	bd80      	pop	{r7, pc}
 800203e:	46c0      	nop			; (mov r8, r8)
 8002040:	2000062c 	.word	0x2000062c
 8002044:	20000564 	.word	0x20000564

08002048 <MAX_RunningFunction>:
static void MAX_RunningFunction(void)
{
 8002048:	b5b0      	push	{r4, r5, r7, lr}
 800204a:	af00      	add	r7, sp, #0
   switch(MAXDataRecive[2])
 800204c:	4b29      	ldr	r3, [pc, #164]	; (80020f4 <MAX_RunningFunction+0xac>)
 800204e:	789b      	ldrb	r3, [r3, #2]
 8002050:	2b03      	cmp	r3, #3
 8002052:	d029      	beq.n	80020a8 <MAX_RunningFunction+0x60>
 8002054:	dc3e      	bgt.n	80020d4 <MAX_RunningFunction+0x8c>
 8002056:	2b01      	cmp	r3, #1
 8002058:	d002      	beq.n	8002060 <MAX_RunningFunction+0x18>
 800205a:	2b02      	cmp	r3, #2
 800205c:	d016      	beq.n	800208c <MAX_RunningFunction+0x44>
         }
         break;
      }
      default:
      {
         break;
 800205e:	e039      	b.n	80020d4 <MAX_RunningFunction+0x8c>
         if(MAXCommandFunction[MAXDataRecive[3] - 1].MAXCommandFunction != NULL)
 8002060:	4b24      	ldr	r3, [pc, #144]	; (80020f4 <MAX_RunningFunction+0xac>)
 8002062:	78db      	ldrb	r3, [r3, #3]
 8002064:	1e5a      	subs	r2, r3, #1
 8002066:	4b24      	ldr	r3, [pc, #144]	; (80020f8 <MAX_RunningFunction+0xb0>)
 8002068:	0092      	lsls	r2, r2, #2
 800206a:	58d3      	ldr	r3, [r2, r3]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d033      	beq.n	80020d8 <MAX_RunningFunction+0x90>
            MAXCommandFunction[MAXDataRecive[3] - 1].MAXCommandFunction(MAXDataRecive, MAX->DataSize, 4);
 8002070:	4b20      	ldr	r3, [pc, #128]	; (80020f4 <MAX_RunningFunction+0xac>)
 8002072:	78db      	ldrb	r3, [r3, #3]
 8002074:	1e5a      	subs	r2, r3, #1
 8002076:	4b20      	ldr	r3, [pc, #128]	; (80020f8 <MAX_RunningFunction+0xb0>)
 8002078:	0092      	lsls	r2, r2, #2
 800207a:	58d4      	ldr	r4, [r2, r3]
 800207c:	4b1f      	ldr	r3, [pc, #124]	; (80020fc <MAX_RunningFunction+0xb4>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6899      	ldr	r1, [r3, #8]
 8002082:	4b1c      	ldr	r3, [pc, #112]	; (80020f4 <MAX_RunningFunction+0xac>)
 8002084:	2204      	movs	r2, #4
 8002086:	0018      	movs	r0, r3
 8002088:	47a0      	blx	r4
         break;
 800208a:	e025      	b.n	80020d8 <MAX_RunningFunction+0x90>
         if(MAXDataFunctions.MAXDataFunction != NULL)
 800208c:	4b1c      	ldr	r3, [pc, #112]	; (8002100 <MAX_RunningFunction+0xb8>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d023      	beq.n	80020dc <MAX_RunningFunction+0x94>
            MAXDataFunctions.MAXDataFunction(MAXDataRecive, MAX->DataSize, 4);
 8002094:	4b1a      	ldr	r3, [pc, #104]	; (8002100 <MAX_RunningFunction+0xb8>)
 8002096:	681c      	ldr	r4, [r3, #0]
 8002098:	4b18      	ldr	r3, [pc, #96]	; (80020fc <MAX_RunningFunction+0xb4>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6899      	ldr	r1, [r3, #8]
 800209e:	4b15      	ldr	r3, [pc, #84]	; (80020f4 <MAX_RunningFunction+0xac>)
 80020a0:	2204      	movs	r2, #4
 80020a2:	0018      	movs	r0, r3
 80020a4:	47a0      	blx	r4
         break;
 80020a6:	e019      	b.n	80020dc <MAX_RunningFunction+0x94>
         if(MAXMessageFunction[MAXDataRecive[3] - 1].MAXMessageFunction != NULL)
 80020a8:	4b12      	ldr	r3, [pc, #72]	; (80020f4 <MAX_RunningFunction+0xac>)
 80020aa:	78db      	ldrb	r3, [r3, #3]
 80020ac:	1e5a      	subs	r2, r3, #1
 80020ae:	4b15      	ldr	r3, [pc, #84]	; (8002104 <MAX_RunningFunction+0xbc>)
 80020b0:	0092      	lsls	r2, r2, #2
 80020b2:	58d3      	ldr	r3, [r2, r3]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d013      	beq.n	80020e0 <MAX_RunningFunction+0x98>
            MAXMessageFunction[MAXDataRecive[3] - 1].MAXMessageFunction(MAXDataRecive, MAX->DataSize, 4);
 80020b8:	4b0e      	ldr	r3, [pc, #56]	; (80020f4 <MAX_RunningFunction+0xac>)
 80020ba:	78db      	ldrb	r3, [r3, #3]
 80020bc:	1e5a      	subs	r2, r3, #1
 80020be:	4b11      	ldr	r3, [pc, #68]	; (8002104 <MAX_RunningFunction+0xbc>)
 80020c0:	0092      	lsls	r2, r2, #2
 80020c2:	58d4      	ldr	r4, [r2, r3]
 80020c4:	4b0d      	ldr	r3, [pc, #52]	; (80020fc <MAX_RunningFunction+0xb4>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	6899      	ldr	r1, [r3, #8]
 80020ca:	4b0a      	ldr	r3, [pc, #40]	; (80020f4 <MAX_RunningFunction+0xac>)
 80020cc:	2204      	movs	r2, #4
 80020ce:	0018      	movs	r0, r3
 80020d0:	47a0      	blx	r4
         break;
 80020d2:	e005      	b.n	80020e0 <MAX_RunningFunction+0x98>
         break;
 80020d4:	46c0      	nop			; (mov r8, r8)
 80020d6:	e004      	b.n	80020e2 <MAX_RunningFunction+0x9a>
         break;
 80020d8:	46c0      	nop			; (mov r8, r8)
 80020da:	e002      	b.n	80020e2 <MAX_RunningFunction+0x9a>
         break;
 80020dc:	46c0      	nop			; (mov r8, r8)
 80020de:	e000      	b.n	80020e2 <MAX_RunningFunction+0x9a>
         break;
 80020e0:	46c0      	nop			; (mov r8, r8)
      }
   }
   MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 80020e2:	4b04      	ldr	r3, [pc, #16]	; (80020f4 <MAX_RunningFunction+0xac>)
 80020e4:	2164      	movs	r1, #100	; 0x64
 80020e6:	0018      	movs	r0, r3
 80020e8:	f7ff fd5c 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
}
 80020ec:	46c0      	nop			; (mov r8, r8)
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bdb0      	pop	{r4, r5, r7, pc}
 80020f2:	46c0      	nop			; (mov r8, r8)
 80020f4:	20000564 	.word	0x20000564
 80020f8:	20000630 	.word	0x20000630
 80020fc:	2000062c 	.word	0x2000062c
 8002100:	2000063c 	.word	0x2000063c
 8002104:	20000640 	.word	0x20000640

08002108 <MAX_SendFunction>:
static void MAX_SendFunction(void)
{
 8002108:	b5b0      	push	{r4, r5, r7, lr}
 800210a:	af00      	add	r7, sp, #0
   if(MAX->Cnt < 5)
 800210c:	4b16      	ldr	r3, [pc, #88]	; (8002168 <MAX_SendFunction+0x60>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	2b04      	cmp	r3, #4
 8002114:	d818      	bhi.n	8002148 <MAX_SendFunction+0x40>
   {
      MAX485_TransmitData(MAXDataTransmit, MAX->DatTransmitSize);
 8002116:	4b14      	ldr	r3, [pc, #80]	; (8002168 <MAX_SendFunction+0x60>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	b29a      	uxth	r2, r3
 800211e:	4b13      	ldr	r3, [pc, #76]	; (800216c <MAX_SendFunction+0x64>)
 8002120:	0011      	movs	r1, r2
 8002122:	0018      	movs	r0, r3
 8002124:	f7ff fd54 	bl	8001bd0 <MAX485_TransmitData>
      MAX->Cnt++;
 8002128:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <MAX_SendFunction+0x60>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	691a      	ldr	r2, [r3, #16]
 800212e:	3201      	adds	r2, #1
 8002130:	611a      	str	r2, [r3, #16]
      MAX->NewEvent = MAX_EVENT_WAIT_FOR_RESPONSE;
 8002132:	4b0d      	ldr	r3, [pc, #52]	; (8002168 <MAX_SendFunction+0x60>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2205      	movs	r2, #5
 8002138:	705a      	strb	r2, [r3, #1]
      MAX->LastTick = HAL_GetTick();
 800213a:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <MAX_SendFunction+0x60>)
 800213c:	681c      	ldr	r4, [r3, #0]
 800213e:	f001 fe13 	bl	8003d68 <HAL_GetTick>
 8002142:	0003      	movs	r3, r0
 8002144:	6163      	str	r3, [r4, #20]
   {
      MAX->Cnt      = 0;
      MAX->NewEvent = MAX_EVENT_ERROR;
      MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
   }
}
 8002146:	e00c      	b.n	8002162 <MAX_SendFunction+0x5a>
      MAX->Cnt      = 0;
 8002148:	4b07      	ldr	r3, [pc, #28]	; (8002168 <MAX_SendFunction+0x60>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2200      	movs	r2, #0
 800214e:	611a      	str	r2, [r3, #16]
      MAX->NewEvent = MAX_EVENT_ERROR;
 8002150:	4b05      	ldr	r3, [pc, #20]	; (8002168 <MAX_SendFunction+0x60>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	2203      	movs	r2, #3
 8002156:	705a      	strb	r2, [r3, #1]
      MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 8002158:	4b05      	ldr	r3, [pc, #20]	; (8002170 <MAX_SendFunction+0x68>)
 800215a:	2164      	movs	r1, #100	; 0x64
 800215c:	0018      	movs	r0, r3
 800215e:	f7ff fd21 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
}
 8002162:	46c0      	nop			; (mov r8, r8)
 8002164:	46bd      	mov	sp, r7
 8002166:	bdb0      	pop	{r4, r5, r7, pc}
 8002168:	2000062c 	.word	0x2000062c
 800216c:	200005c8 	.word	0x200005c8
 8002170:	20000564 	.word	0x20000564

08002174 <MAX_WaitForResponseFunction>:
static void MAX_WaitForResponseFunction(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
   if(HAL_GetTick() - MAX->LastTick > 2000)
 8002178:	f001 fdf6 	bl	8003d68 <HAL_GetTick>
 800217c:	0002      	movs	r2, r0
 800217e:	4b0f      	ldr	r3, [pc, #60]	; (80021bc <MAX_WaitForResponseFunction+0x48>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	695b      	ldr	r3, [r3, #20]
 8002184:	1ad2      	subs	r2, r2, r3
 8002186:	23fa      	movs	r3, #250	; 0xfa
 8002188:	00db      	lsls	r3, r3, #3
 800218a:	429a      	cmp	r2, r3
 800218c:	d904      	bls.n	8002198 <MAX_WaitForResponseFunction+0x24>
   {
      MAX->NewEvent = MAX_EVENT_ERROR;
 800218e:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <MAX_WaitForResponseFunction+0x48>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2203      	movs	r2, #3
 8002194:	705a      	strb	r2, [r3, #1]
   else if(MAX->NewDataFlag == MAX_NEW_DATA_FLAG_SET)
   {
      MAX->NewDataFlag = MAX_NEW_DATA_FLAG_RESET;
      MAX->NewEvent    = MAX_EVENT_NEW_DATA;
   }
}
 8002196:	e00d      	b.n	80021b4 <MAX_WaitForResponseFunction+0x40>
   else if(MAX->NewDataFlag == MAX_NEW_DATA_FLAG_SET)
 8002198:	4b08      	ldr	r3, [pc, #32]	; (80021bc <MAX_WaitForResponseFunction+0x48>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	791b      	ldrb	r3, [r3, #4]
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d107      	bne.n	80021b4 <MAX_WaitForResponseFunction+0x40>
      MAX->NewDataFlag = MAX_NEW_DATA_FLAG_RESET;
 80021a4:	4b05      	ldr	r3, [pc, #20]	; (80021bc <MAX_WaitForResponseFunction+0x48>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2200      	movs	r2, #0
 80021aa:	711a      	strb	r2, [r3, #4]
      MAX->NewEvent    = MAX_EVENT_NEW_DATA;
 80021ac:	4b03      	ldr	r3, [pc, #12]	; (80021bc <MAX_WaitForResponseFunction+0x48>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2201      	movs	r2, #1
 80021b2:	705a      	strb	r2, [r3, #1]
}
 80021b4:	46c0      	nop			; (mov r8, r8)
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	46c0      	nop			; (mov r8, r8)
 80021bc:	2000062c 	.word	0x2000062c

080021c0 <MAX_ParseResponseFunction>:
static void MAX_ParseResponseFunction(void)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
   uint32_t MessageCRC = (((uint32_t)MAXDataRecive[MAX->DataSize - 4] << 24) | ((uint32_t)MAXDataRecive[MAX->DataSize - 3] << 16)
 80021c6:	4b54      	ldr	r3, [pc, #336]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	3b04      	subs	r3, #4
 80021ce:	4a53      	ldr	r2, [pc, #332]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80021d0:	5cd3      	ldrb	r3, [r2, r3]
 80021d2:	061a      	lsls	r2, r3, #24
 80021d4:	4b50      	ldr	r3, [pc, #320]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	3b03      	subs	r3, #3
 80021dc:	494f      	ldr	r1, [pc, #316]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80021de:	5ccb      	ldrb	r3, [r1, r3]
 80021e0:	041b      	lsls	r3, r3, #16
 80021e2:	431a      	orrs	r2, r3
                          | ((uint32_t)MAXDataRecive[MAX->DataSize - 2] << 8) | ((uint32_t)MAXDataRecive[MAX->DataSize - 1]));
 80021e4:	4b4c      	ldr	r3, [pc, #304]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	3b02      	subs	r3, #2
 80021ec:	494b      	ldr	r1, [pc, #300]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80021ee:	5ccb      	ldrb	r3, [r1, r3]
 80021f0:	021b      	lsls	r3, r3, #8
 80021f2:	431a      	orrs	r2, r3
 80021f4:	4b48      	ldr	r3, [pc, #288]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	3b01      	subs	r3, #1
 80021fc:	4947      	ldr	r1, [pc, #284]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80021fe:	5ccb      	ldrb	r3, [r1, r3]
   uint32_t MessageCRC = (((uint32_t)MAXDataRecive[MAX->DataSize - 4] << 24) | ((uint32_t)MAXDataRecive[MAX->DataSize - 3] << 16)
 8002200:	4313      	orrs	r3, r2
 8002202:	607b      	str	r3, [r7, #4]
   if(MessageCRC == Crc(CRC_INITIAL_VALUE, MAX->DataSize - 4, MAXDataRecive))
 8002204:	4b44      	ldr	r3, [pc, #272]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	1f19      	subs	r1, r3, #4
 800220c:	4a43      	ldr	r2, [pc, #268]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 800220e:	2301      	movs	r3, #1
 8002210:	425b      	negs	r3, r3
 8002212:	0018      	movs	r0, r3
 8002214:	f000 fbba 	bl	800298c <Crc>
 8002218:	0002      	movs	r2, r0
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4293      	cmp	r3, r2
 800221e:	d130      	bne.n	8002282 <MAX_ParseResponseFunction+0xc2>
   {
      if(MAXDataRecive[0] == MAX->DeviceType && MAXDataRecive[2] == MAX_MESSAGE)
 8002220:	4b3e      	ldr	r3, [pc, #248]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 8002222:	781a      	ldrb	r2, [r3, #0]
 8002224:	4b3c      	ldr	r3, [pc, #240]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	795b      	ldrb	r3, [r3, #5]
 800222a:	429a      	cmp	r2, r3
 800222c:	d11f      	bne.n	800226e <MAX_ParseResponseFunction+0xae>
 800222e:	4b3b      	ldr	r3, [pc, #236]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 8002230:	789b      	ldrb	r3, [r3, #2]
 8002232:	2b03      	cmp	r3, #3
 8002234:	d11b      	bne.n	800226e <MAX_ParseResponseFunction+0xae>
      {
         if(MAXDataRecive[3] == MAX_OK)
 8002236:	4b39      	ldr	r3, [pc, #228]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 8002238:	78db      	ldrb	r3, [r3, #3]
 800223a:	2b04      	cmp	r3, #4
 800223c:	d10d      	bne.n	800225a <MAX_ParseResponseFunction+0x9a>
         {
            MAX->NewEvent = MAX_EVENT_DATA_OK;
 800223e:	4b36      	ldr	r3, [pc, #216]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2204      	movs	r2, #4
 8002244:	705a      	strb	r2, [r3, #1]
            MAX->Cnt      = 0;
 8002246:	4b34      	ldr	r3, [pc, #208]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2200      	movs	r2, #0
 800224c:	611a      	str	r2, [r3, #16]
            MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 800224e:	4b33      	ldr	r3, [pc, #204]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 8002250:	2164      	movs	r1, #100	; 0x64
 8002252:	0018      	movs	r0, r3
 8002254:	f7ff fca6 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
         if(MAXDataRecive[3] == MAX_OK)
 8002258:	e059      	b.n	800230e <MAX_ParseResponseFunction+0x14e>
         }
         else
         {
            MAX->NewEvent = MAX_EVENT_ERROR;
 800225a:	4b2f      	ldr	r3, [pc, #188]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2203      	movs	r2, #3
 8002260:	705a      	strb	r2, [r3, #1]
            MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 8002262:	4b2e      	ldr	r3, [pc, #184]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 8002264:	2164      	movs	r1, #100	; 0x64
 8002266:	0018      	movs	r0, r3
 8002268:	f7ff fc9c 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
         if(MAXDataRecive[3] == MAX_OK)
 800226c:	e04f      	b.n	800230e <MAX_ParseResponseFunction+0x14e>
         }
      }
      else
      {
         MAX->NewEvent = MAX_EVENT_ERROR;
 800226e:	4b2a      	ldr	r3, [pc, #168]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2203      	movs	r2, #3
 8002274:	705a      	strb	r2, [r3, #1]
         MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 8002276:	4b29      	ldr	r3, [pc, #164]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 8002278:	2164      	movs	r1, #100	; 0x64
 800227a:	0018      	movs	r0, r3
 800227c:	f7ff fc92 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
   else
   {
      MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
      MAX->NewEvent = MAX_EVENT_ERROR;
   }
}
 8002280:	e045      	b.n	800230e <MAX_ParseResponseFunction+0x14e>
   else if(RepareMessage(MessageCRC, MAXDataRecive, MAX->DataSize) == CRC_OK)
 8002282:	4b25      	ldr	r3, [pc, #148]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689a      	ldr	r2, [r3, #8]
 8002288:	4924      	ldr	r1, [pc, #144]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	0018      	movs	r0, r3
 800228e:	f000 fbcb 	bl	8002a28 <RepareMessage>
 8002292:	0003      	movs	r3, r0
 8002294:	2b01      	cmp	r3, #1
 8002296:	d130      	bne.n	80022fa <MAX_ParseResponseFunction+0x13a>
      if(MAXDataRecive[0] == MAX->DeviceType && MAXDataRecive[2] == MAX_MESSAGE)
 8002298:	4b20      	ldr	r3, [pc, #128]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 800229a:	781a      	ldrb	r2, [r3, #0]
 800229c:	4b1e      	ldr	r3, [pc, #120]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	795b      	ldrb	r3, [r3, #5]
 80022a2:	429a      	cmp	r2, r3
 80022a4:	d11f      	bne.n	80022e6 <MAX_ParseResponseFunction+0x126>
 80022a6:	4b1d      	ldr	r3, [pc, #116]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80022a8:	789b      	ldrb	r3, [r3, #2]
 80022aa:	2b03      	cmp	r3, #3
 80022ac:	d11b      	bne.n	80022e6 <MAX_ParseResponseFunction+0x126>
         if(MAXDataRecive[3] == MAX_OK)
 80022ae:	4b1b      	ldr	r3, [pc, #108]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80022b0:	78db      	ldrb	r3, [r3, #3]
 80022b2:	2b04      	cmp	r3, #4
 80022b4:	d10d      	bne.n	80022d2 <MAX_ParseResponseFunction+0x112>
            MAX->NewEvent = MAX_EVENT_DATA_OK;
 80022b6:	4b18      	ldr	r3, [pc, #96]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	2204      	movs	r2, #4
 80022bc:	705a      	strb	r2, [r3, #1]
            MAX->Cnt      = 0;
 80022be:	4b16      	ldr	r3, [pc, #88]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2200      	movs	r2, #0
 80022c4:	611a      	str	r2, [r3, #16]
            MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 80022c6:	4b15      	ldr	r3, [pc, #84]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80022c8:	2164      	movs	r1, #100	; 0x64
 80022ca:	0018      	movs	r0, r3
 80022cc:	f7ff fc6a 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
         if(MAXDataRecive[3] == MAX_OK)
 80022d0:	e01d      	b.n	800230e <MAX_ParseResponseFunction+0x14e>
            MAX->NewEvent = MAX_EVENT_ERROR;
 80022d2:	4b11      	ldr	r3, [pc, #68]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2203      	movs	r2, #3
 80022d8:	705a      	strb	r2, [r3, #1]
            MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 80022da:	4b10      	ldr	r3, [pc, #64]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80022dc:	2164      	movs	r1, #100	; 0x64
 80022de:	0018      	movs	r0, r3
 80022e0:	f7ff fc60 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
         if(MAXDataRecive[3] == MAX_OK)
 80022e4:	e013      	b.n	800230e <MAX_ParseResponseFunction+0x14e>
         MAX->NewEvent = MAX_EVENT_ERROR;
 80022e6:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2203      	movs	r2, #3
 80022ec:	705a      	strb	r2, [r3, #1]
         MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 80022ee:	4b0b      	ldr	r3, [pc, #44]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80022f0:	2164      	movs	r1, #100	; 0x64
 80022f2:	0018      	movs	r0, r3
 80022f4:	f7ff fc56 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
}
 80022f8:	e009      	b.n	800230e <MAX_ParseResponseFunction+0x14e>
      MAX485_ReciveToIdleDMA(MAXDataRecive, sizeof(MAXDataRecive));
 80022fa:	4b08      	ldr	r3, [pc, #32]	; (800231c <MAX_ParseResponseFunction+0x15c>)
 80022fc:	2164      	movs	r1, #100	; 0x64
 80022fe:	0018      	movs	r0, r3
 8002300:	f7ff fc50 	bl	8001ba4 <MAX485_ReciveToIdleDMA>
      MAX->NewEvent = MAX_EVENT_ERROR;
 8002304:	4b04      	ldr	r3, [pc, #16]	; (8002318 <MAX_ParseResponseFunction+0x158>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2203      	movs	r2, #3
 800230a:	705a      	strb	r2, [r3, #1]
}
 800230c:	e7ff      	b.n	800230e <MAX_ParseResponseFunction+0x14e>
 800230e:	46c0      	nop			; (mov r8, r8)
 8002310:	46bd      	mov	sp, r7
 8002312:	b002      	add	sp, #8
 8002314:	bd80      	pop	{r7, pc}
 8002316:	46c0      	nop			; (mov r8, r8)
 8002318:	2000062c 	.word	0x2000062c
 800231c:	20000564 	.word	0x20000564

08002320 <PMS_Reset>:
 */
#include "PMS.h"
#include "main.h"
#include "usart.h"
void PMS_Reset(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(PMS_RST_GPIO_Port, PMS_RST_Pin, 0);
 8002324:	4b09      	ldr	r3, [pc, #36]	; (800234c <PMS_Reset+0x2c>)
 8002326:	2200      	movs	r2, #0
 8002328:	2108      	movs	r1, #8
 800232a:	0018      	movs	r0, r3
 800232c:	f002 ff28 	bl	8005180 <HAL_GPIO_WritePin>
   HAL_Delay(1000);
 8002330:	23fa      	movs	r3, #250	; 0xfa
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	0018      	movs	r0, r3
 8002336:	f001 fd21 	bl	8003d7c <HAL_Delay>
   HAL_GPIO_WritePin(PMS_RST_GPIO_Port, PMS_RST_Pin, 1);
 800233a:	4b04      	ldr	r3, [pc, #16]	; (800234c <PMS_Reset+0x2c>)
 800233c:	2201      	movs	r2, #1
 800233e:	2108      	movs	r1, #8
 8002340:	0018      	movs	r0, r3
 8002342:	f002 ff1d 	bl	8005180 <HAL_GPIO_WritePin>
}
 8002346:	46c0      	nop			; (mov r8, r8)
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	50000400 	.word	0x50000400

08002350 <PMS_ExitSleepMode>:
void PMS_EnterSleepMode(void)
{
	HAL_GPIO_WritePin(PMS_SET_GPIO_Port, PMS_SET_Pin, 0);
}
void PMS_ExitSleepMode(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PMS_SET_GPIO_Port, PMS_SET_Pin, 1);
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <PMS_ExitSleepMode+0x18>)
 8002356:	2201      	movs	r2, #1
 8002358:	2110      	movs	r1, #16
 800235a:	0018      	movs	r0, r3
 800235c:	f002 ff10 	bl	8005180 <HAL_GPIO_WritePin>
}
 8002360:	46c0      	nop			; (mov r8, r8)
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	46c0      	nop			; (mov r8, r8)
 8002368:	50000400 	.word	0x50000400

0800236c <SM_Handle>:
                                                  { SM_STATE_SLEEP, SM_STATE_RUNNING, SM_EVENT_END_SLEEP },
                                                  { SM_STATE_RUNNING, SM_STATE_WAIT_FOR_MEASURMENT, SM_EVENT_WAIT_FOR_MEASURMENT },
                                                  { SM_STATE_WAIT_FOR_MEASURMENT, SM_STATE_SLEEP, SM_EVENT_SEND_DATA } };
SMFunctions_TypeDef SmFunctions[] = { { SM_InitializeFunction }, { SM_RunningFunction }, { SM_WaitForMeasurmentFunction }, { SM_SleepFunction } };
void SM_Handle(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
   if(Rfp.Initialize == RFP_INITIALIZE)
 8002370:	4b16      	ldr	r3, [pc, #88]	; (80023cc <SM_Handle+0x60>)
 8002372:	78db      	ldrb	r3, [r3, #3]
 8002374:	2b01      	cmp	r3, #1
 8002376:	d101      	bne.n	800237c <SM_Handle+0x10>
   {
      RFP_Handle();
 8002378:	f000 fdd0 	bl	8002f1c <RFP_Handle>
   }
   if(MAX.Initialize == MAX_INITIALIZE)
 800237c:	4b14      	ldr	r3, [pc, #80]	; (80023d0 <SM_Handle+0x64>)
 800237e:	78db      	ldrb	r3, [r3, #3]
 8002380:	2b01      	cmp	r3, #1
 8002382:	d101      	bne.n	8002388 <SM_Handle+0x1c>
   {
      MAX_Handle();
 8002384:	f7ff fc42 	bl	8001c0c <MAX_Handle>
   }
   if(HAL_GetTick() - Sm.LastTick > 10)
 8002388:	f001 fcee 	bl	8003d68 <HAL_GetTick>
 800238c:	0002      	movs	r2, r0
 800238e:	4b11      	ldr	r3, [pc, #68]	; (80023d4 <SM_Handle+0x68>)
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b0a      	cmp	r3, #10
 8002396:	d915      	bls.n	80023c4 <SM_Handle+0x58>
   {
      Sm.LastTick = HAL_GetTick();
 8002398:	f001 fce6 	bl	8003d68 <HAL_GetTick>
 800239c:	0002      	movs	r2, r0
 800239e:	4b0d      	ldr	r3, [pc, #52]	; (80023d4 <SM_Handle+0x68>)
 80023a0:	611a      	str	r2, [r3, #16]
      SM_ChangeState();
 80023a2:	f000 f81b 	bl	80023dc <SM_ChangeState>
      if(SmFunctions[Sm.State].SmFunction != NULL)
 80023a6:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <SM_Handle+0x68>)
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	001a      	movs	r2, r3
 80023ac:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <SM_Handle+0x6c>)
 80023ae:	0092      	lsls	r2, r2, #2
 80023b0:	58d3      	ldr	r3, [r2, r3]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d006      	beq.n	80023c4 <SM_Handle+0x58>
      {
         SmFunctions[Sm.State].SmFunction();
 80023b6:	4b07      	ldr	r3, [pc, #28]	; (80023d4 <SM_Handle+0x68>)
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	001a      	movs	r2, r3
 80023bc:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <SM_Handle+0x6c>)
 80023be:	0092      	lsls	r2, r2, #2
 80023c0:	58d3      	ldr	r3, [r2, r3]
 80023c2:	4798      	blx	r3
      }
   }
}
 80023c4:	46c0      	nop			; (mov r8, r8)
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	20000678 	.word	0x20000678
 80023d0:	20000694 	.word	0x20000694
 80023d4:	20000650 	.word	0x20000650
 80023d8:	20000050 	.word	0x20000050

080023dc <SM_ChangeState>:
static void SM_ChangeState(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
   for(int i = 0; i < SM_TRANSITION_TABLE_SIZE; i++)
 80023e2:	2300      	movs	r3, #0
 80023e4:	607b      	str	r3, [r7, #4]
 80023e6:	e022      	b.n	800242e <SM_ChangeState+0x52>
   {
      if(Sm.State == SmTransitionTable[i].Source && Sm.NewEvent == SmTransitionTable[i].Event)
 80023e8:	4b16      	ldr	r3, [pc, #88]	; (8002444 <SM_ChangeState+0x68>)
 80023ea:	7819      	ldrb	r1, [r3, #0]
 80023ec:	4816      	ldr	r0, [pc, #88]	; (8002448 <SM_ChangeState+0x6c>)
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	0013      	movs	r3, r2
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	189b      	adds	r3, r3, r2
 80023f6:	5c1b      	ldrb	r3, [r3, r0]
 80023f8:	4299      	cmp	r1, r3
 80023fa:	d115      	bne.n	8002428 <SM_ChangeState+0x4c>
 80023fc:	4b11      	ldr	r3, [pc, #68]	; (8002444 <SM_ChangeState+0x68>)
 80023fe:	7859      	ldrb	r1, [r3, #1]
 8002400:	4811      	ldr	r0, [pc, #68]	; (8002448 <SM_ChangeState+0x6c>)
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	0013      	movs	r3, r2
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	189b      	adds	r3, r3, r2
 800240a:	18c3      	adds	r3, r0, r3
 800240c:	3302      	adds	r3, #2
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	4299      	cmp	r1, r3
 8002412:	d109      	bne.n	8002428 <SM_ChangeState+0x4c>
      {
         Sm.State = SmTransitionTable[i].Destination;
 8002414:	490c      	ldr	r1, [pc, #48]	; (8002448 <SM_ChangeState+0x6c>)
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	0013      	movs	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	189b      	adds	r3, r3, r2
 800241e:	18cb      	adds	r3, r1, r3
 8002420:	3301      	adds	r3, #1
 8002422:	781a      	ldrb	r2, [r3, #0]
 8002424:	4b07      	ldr	r3, [pc, #28]	; (8002444 <SM_ChangeState+0x68>)
 8002426:	701a      	strb	r2, [r3, #0]
   for(int i = 0; i < SM_TRANSITION_TABLE_SIZE; i++)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3301      	adds	r3, #1
 800242c:	607b      	str	r3, [r7, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	2b04      	cmp	r3, #4
 8002432:	d9d9      	bls.n	80023e8 <SM_ChangeState+0xc>
      }
   }
   Sm.NewEvent = SM_EVENT_NOTHING;
 8002434:	4b03      	ldr	r3, [pc, #12]	; (8002444 <SM_ChangeState+0x68>)
 8002436:	2200      	movs	r2, #0
 8002438:	705a      	strb	r2, [r3, #1]
}
 800243a:	46c0      	nop			; (mov r8, r8)
 800243c:	46bd      	mov	sp, r7
 800243e:	b002      	add	sp, #8
 8002440:	bd80      	pop	{r7, pc}
 8002442:	46c0      	nop			; (mov r8, r8)
 8002444:	20000650 	.word	0x20000650
 8002448:	20000040 	.word	0x20000040

0800244c <SM_InitializeFunction>:
static void SM_InitializeFunction(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
   Sm.Sw  = &Sw;
 8002452:	4b21      	ldr	r3, [pc, #132]	; (80024d8 <SM_InitializeFunction+0x8c>)
 8002454:	4a21      	ldr	r2, [pc, #132]	; (80024dc <SM_InitializeFunction+0x90>)
 8002456:	605a      	str	r2, [r3, #4]
   Sm.Rfp = &Rfp;
 8002458:	4b1f      	ldr	r3, [pc, #124]	; (80024d8 <SM_InitializeFunction+0x8c>)
 800245a:	4a21      	ldr	r2, [pc, #132]	; (80024e0 <SM_InitializeFunction+0x94>)
 800245c:	609a      	str	r2, [r3, #8]
   Sm.Max = &MAX;
 800245e:	4b1e      	ldr	r3, [pc, #120]	; (80024d8 <SM_InitializeFunction+0x8c>)
 8002460:	4a20      	ldr	r2, [pc, #128]	; (80024e4 <SM_InitializeFunction+0x98>)
 8002462:	60da      	str	r2, [r3, #12]
   SW_Init(&Sw);
 8002464:	4b1d      	ldr	r3, [pc, #116]	; (80024dc <SM_InitializeFunction+0x90>)
 8002466:	0018      	movs	r0, r3
 8002468:	f000 f9d2 	bl	8002810 <SW_Init>
   RFP_Init(&Rfp, RFP_ODWS);
 800246c:	4b1c      	ldr	r3, [pc, #112]	; (80024e0 <SM_InitializeFunction+0x94>)
 800246e:	2102      	movs	r1, #2
 8002470:	0018      	movs	r0, r3
 8002472:	f000 fd6f 	bl	8002f54 <RFP_Init>
   MAX_Init(&MAX, MAX_ODWS);
 8002476:	4b1b      	ldr	r3, [pc, #108]	; (80024e4 <SM_InitializeFunction+0x98>)
 8002478:	2102      	movs	r1, #2
 800247a:	0018      	movs	r0, r3
 800247c:	f7ff fbe2 	bl	8001c44 <MAX_Init>
   AHT15_InitFunction(&hi2c1);
 8002480:	4b19      	ldr	r3, [pc, #100]	; (80024e8 <SM_InitializeFunction+0x9c>)
 8002482:	0018      	movs	r0, r3
 8002484:	f7ff fb1c 	bl	8001ac0 <AHT15_InitFunction>
   RFP_RegisterCommandFunction(RFP_TEST, RFP_CommadTestFunction);
 8002488:	4b18      	ldr	r3, [pc, #96]	; (80024ec <SM_InitializeFunction+0xa0>)
 800248a:	0019      	movs	r1, r3
 800248c:	2001      	movs	r0, #1
 800248e:	f000 fddf 	bl	8003050 <RFP_RegisterCommandFunction>
   RFP_RegisterCommandFunction(RFP_START_MEASURMENT, RFP_CommandStartMeasurmentFunction);
 8002492:	4b17      	ldr	r3, [pc, #92]	; (80024f0 <SM_InitializeFunction+0xa4>)
 8002494:	0019      	movs	r1, r3
 8002496:	2002      	movs	r0, #2
 8002498:	f000 fdda 	bl	8003050 <RFP_RegisterCommandFunction>
   MAX_RegisterDataFunction(MAX_DataFunction);
 800249c:	4b15      	ldr	r3, [pc, #84]	; (80024f4 <SM_InitializeFunction+0xa8>)
 800249e:	0018      	movs	r0, r3
 80024a0:	f7ff fc4e 	bl	8001d40 <MAX_RegisterDataFunction>
   uint8_t Temp = MAX_START_MEASURMENT;
 80024a4:	1dfb      	adds	r3, r7, #7
 80024a6:	2202      	movs	r2, #2
 80024a8:	701a      	strb	r2, [r3, #0]
   MAX_SendData(MAX_BS, MAX_COMMAND, &Temp, 1);
 80024aa:	1dfa      	adds	r2, r7, #7
 80024ac:	2301      	movs	r3, #1
 80024ae:	2101      	movs	r1, #1
 80024b0:	2001      	movs	r0, #1
 80024b2:	f7ff fc6b 	bl	8001d8c <MAX_SendData>
   Sm.NewEvent = SM_EVENT_END_INITIALIZE;
 80024b6:	4b08      	ldr	r3, [pc, #32]	; (80024d8 <SM_InitializeFunction+0x8c>)
 80024b8:	2201      	movs	r2, #1
 80024ba:	705a      	strb	r2, [r3, #1]
   PMS_Reset();
 80024bc:	f7ff ff30 	bl	8002320 <PMS_Reset>
   PMS_ExitSleepMode();
 80024c0:	f7ff ff46 	bl	8002350 <PMS_ExitSleepMode>
   HAL_UARTEx_ReceiveToIdle_DMA(&huart2, PMSData, 100);
 80024c4:	490c      	ldr	r1, [pc, #48]	; (80024f8 <SM_InitializeFunction+0xac>)
 80024c6:	4b0d      	ldr	r3, [pc, #52]	; (80024fc <SM_InitializeFunction+0xb0>)
 80024c8:	2264      	movs	r2, #100	; 0x64
 80024ca:	0018      	movs	r0, r3
 80024cc:	f006 f9d6 	bl	800887c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80024d0:	46c0      	nop			; (mov r8, r8)
 80024d2:	46bd      	mov	sp, r7
 80024d4:	b002      	add	sp, #8
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	20000650 	.word	0x20000650
 80024dc:	2000066c 	.word	0x2000066c
 80024e0:	20000678 	.word	0x20000678
 80024e4:	20000694 	.word	0x20000694
 80024e8:	20000780 	.word	0x20000780
 80024ec:	080025ad 	.word	0x080025ad
 80024f0:	080025d1 	.word	0x080025d1
 80024f4:	080025f1 	.word	0x080025f1
 80024f8:	200006b0 	.word	0x200006b0
 80024fc:	20000a34 	.word	0x20000a34

08002500 <SM_RunningFunction>:
static void SM_RunningFunction(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
   Switch_Handle();
 8002504:	f000 f8d4 	bl	80026b0 <Switch_Handle>
   if(Sw.State == SW_STATE_IDLE && MAX.State == MAX_STATE_IDLE && Rfp.State == RFP_STATE_IDLE)
 8002508:	4b10      	ldr	r3, [pc, #64]	; (800254c <SM_RunningFunction+0x4c>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d119      	bne.n	8002544 <SM_RunningFunction+0x44>
 8002510:	4b0f      	ldr	r3, [pc, #60]	; (8002550 <SM_RunningFunction+0x50>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d115      	bne.n	8002544 <SM_RunningFunction+0x44>
 8002518:	4b0e      	ldr	r3, [pc, #56]	; (8002554 <SM_RunningFunction+0x54>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d111      	bne.n	8002544 <SM_RunningFunction+0x44>
   {
      if(Sm.SensorFlag == SENSOR_FLAG_SET)
 8002520:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <SM_RunningFunction+0x58>)
 8002522:	7d1b      	ldrb	r3, [r3, #20]
 8002524:	2b01      	cmp	r3, #1
 8002526:	d10a      	bne.n	800253e <SM_RunningFunction+0x3e>
      {
         Sm.SensorFlag = SENSOR_FLAG_RESET;
 8002528:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <SM_RunningFunction+0x58>)
 800252a:	2200      	movs	r2, #0
 800252c:	751a      	strb	r2, [r3, #20]
         Sm.NewEvent   = SM_EVENT_WAIT_FOR_MEASURMENT;
 800252e:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <SM_RunningFunction+0x58>)
 8002530:	2203      	movs	r2, #3
 8002532:	705a      	strb	r2, [r3, #1]
         AHT15_TriggerMeasurment();
 8002534:	f7ff fa46 	bl	80019c4 <AHT15_TriggerMeasurment>
         PMS_ExitSleepMode();
 8002538:	f7ff ff0a 	bl	8002350 <PMS_ExitSleepMode>
      else
      {
         Sm.NewEvent = SM_EVENT_END_RUNNING;
      }
   }
}
 800253c:	e002      	b.n	8002544 <SM_RunningFunction+0x44>
         Sm.NewEvent = SM_EVENT_END_RUNNING;
 800253e:	4b06      	ldr	r3, [pc, #24]	; (8002558 <SM_RunningFunction+0x58>)
 8002540:	2202      	movs	r2, #2
 8002542:	705a      	strb	r2, [r3, #1]
}
 8002544:	46c0      	nop			; (mov r8, r8)
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	46c0      	nop			; (mov r8, r8)
 800254c:	2000066c 	.word	0x2000066c
 8002550:	20000694 	.word	0x20000694
 8002554:	20000678 	.word	0x20000678
 8002558:	20000650 	.word	0x20000650

0800255c <SM_WaitForMeasurmentFunction>:
static void SM_WaitForMeasurmentFunction(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
   Sm.CntMs++;
 8002562:	4b0b      	ldr	r3, [pc, #44]	; (8002590 <SM_WaitForMeasurmentFunction+0x34>)
 8002564:	699b      	ldr	r3, [r3, #24]
 8002566:	1c5a      	adds	r2, r3, #1
 8002568:	4b09      	ldr	r3, [pc, #36]	; (8002590 <SM_WaitForMeasurmentFunction+0x34>)
 800256a:	619a      	str	r2, [r3, #24]
   if(Sm.CntMs > ALL_SENSOR_DELAY)
 800256c:	4b08      	ldr	r3, [pc, #32]	; (8002590 <SM_WaitForMeasurmentFunction+0x34>)
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	4a08      	ldr	r2, [pc, #32]	; (8002594 <SM_WaitForMeasurmentFunction+0x38>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d908      	bls.n	8002588 <SM_WaitForMeasurmentFunction+0x2c>
   {
      float t, h;
      AHT15_ReadMesurmentFloat(&t, &h);
 8002576:	003a      	movs	r2, r7
 8002578:	1d3b      	adds	r3, r7, #4
 800257a:	0011      	movs	r1, r2
 800257c:	0018      	movs	r0, r3
 800257e:	f7ff fa35 	bl	80019ec <AHT15_ReadMesurmentFloat>
      Sm.CntMs = 0;
 8002582:	4b03      	ldr	r3, [pc, #12]	; (8002590 <SM_WaitForMeasurmentFunction+0x34>)
 8002584:	2200      	movs	r2, #0
 8002586:	619a      	str	r2, [r3, #24]
   }
}
 8002588:	46c0      	nop			; (mov r8, r8)
 800258a:	46bd      	mov	sp, r7
 800258c:	b002      	add	sp, #8
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20000650 	.word	0x20000650
 8002594:	00002328 	.word	0x00002328

08002598 <SM_SleepFunction>:
static void SM_SleepFunction(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
   Sm.NewEvent = SM_EVENT_END_SLEEP;
 800259c:	4b02      	ldr	r3, [pc, #8]	; (80025a8 <SM_SleepFunction+0x10>)
 800259e:	2205      	movs	r2, #5
 80025a0:	705a      	strb	r2, [r3, #1]
}
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20000650 	.word	0x20000650

080025ac <RFP_CommadTestFunction>:
void RFP_CommadTestFunction(uint8_t *Data, uint32_t DataLength, uint32_t DataStart)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
   HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, 1);
 80025b8:	4b04      	ldr	r3, [pc, #16]	; (80025cc <RFP_CommadTestFunction+0x20>)
 80025ba:	2201      	movs	r2, #1
 80025bc:	2102      	movs	r1, #2
 80025be:	0018      	movs	r0, r3
 80025c0:	f002 fdde 	bl	8005180 <HAL_GPIO_WritePin>
}
 80025c4:	46c0      	nop			; (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b004      	add	sp, #16
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	50000400 	.word	0x50000400

080025d0 <RFP_CommandStartMeasurmentFunction>:
void RFP_CommandStartMeasurmentFunction(uint8_t *Data, uint32_t DataLength, uint32_t DataStart)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
   Sm.SensorFlag = SENSOR_FLAG_SET;
 80025dc:	4b03      	ldr	r3, [pc, #12]	; (80025ec <RFP_CommandStartMeasurmentFunction+0x1c>)
 80025de:	2201      	movs	r2, #1
 80025e0:	751a      	strb	r2, [r3, #20]
}
 80025e2:	46c0      	nop			; (mov r8, r8)
 80025e4:	46bd      	mov	sp, r7
 80025e6:	b004      	add	sp, #16
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	46c0      	nop			; (mov r8, r8)
 80025ec:	20000650 	.word	0x20000650

080025f0 <MAX_DataFunction>:
void MAX_DataFunction(uint8_t *Data, uint32_t DataLength, uint32_t DataStart)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
   HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 80025fc:	23a0      	movs	r3, #160	; 0xa0
 80025fe:	05db      	lsls	r3, r3, #23
 8002600:	2201      	movs	r2, #1
 8002602:	2140      	movs	r1, #64	; 0x40
 8002604:	0018      	movs	r0, r3
 8002606:	f002 fdbb 	bl	8005180 <HAL_GPIO_WritePin>
}
 800260a:	46c0      	nop			; (mov r8, r8)
 800260c:	46bd      	mov	sp, r7
 800260e:	b004      	add	sp, #16
 8002610:	bd80      	pop	{r7, pc}
	...

08002614 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	000a      	movs	r2, r1
 800261e:	1cbb      	adds	r3, r7, #2
 8002620:	801a      	strh	r2, [r3, #0]
   HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8002622:	23a0      	movs	r3, #160	; 0xa0
 8002624:	05db      	lsls	r3, r3, #23
 8002626:	2180      	movs	r1, #128	; 0x80
 8002628:	0018      	movs	r0, r3
 800262a:	f002 fdc6 	bl	80051ba <HAL_GPIO_TogglePin>
   if(huart->Instance == USART1)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a18      	ldr	r2, [pc, #96]	; (8002694 <HAL_UARTEx_RxEventCallback+0x80>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d106      	bne.n	8002646 <HAL_UARTEx_RxEventCallback+0x32>
   {
      Rfp.DataSize = Size;
 8002638:	1cbb      	adds	r3, r7, #2
 800263a:	881a      	ldrh	r2, [r3, #0]
 800263c:	4b16      	ldr	r3, [pc, #88]	; (8002698 <HAL_UARTEx_RxEventCallback+0x84>)
 800263e:	609a      	str	r2, [r3, #8]
      RFP_InterruptTask();
 8002640:	f000 fd1a 	bl	8003078 <RFP_InterruptTask>
   }
   else if(huart->Instance == USART2)
   {
      HAL_UARTEx_ReceiveToIdle_DMA(&huart2, PMSData, 100);
   }
}
 8002644:	e021      	b.n	800268a <HAL_UARTEx_RxEventCallback+0x76>
   else if(huart->Instance == LPUART1)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a14      	ldr	r2, [pc, #80]	; (800269c <HAL_UARTEx_RxEventCallback+0x88>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d111      	bne.n	8002674 <HAL_UARTEx_RxEventCallback+0x60>
      if(Size > 4 && Size < 101)
 8002650:	1cbb      	adds	r3, r7, #2
 8002652:	881b      	ldrh	r3, [r3, #0]
 8002654:	2b04      	cmp	r3, #4
 8002656:	d90a      	bls.n	800266e <HAL_UARTEx_RxEventCallback+0x5a>
 8002658:	1cbb      	adds	r3, r7, #2
 800265a:	881b      	ldrh	r3, [r3, #0]
 800265c:	2b64      	cmp	r3, #100	; 0x64
 800265e:	d806      	bhi.n	800266e <HAL_UARTEx_RxEventCallback+0x5a>
         MAX.DataSize = Size;
 8002660:	1cbb      	adds	r3, r7, #2
 8002662:	881a      	ldrh	r2, [r3, #0]
 8002664:	4b0e      	ldr	r3, [pc, #56]	; (80026a0 <HAL_UARTEx_RxEventCallback+0x8c>)
 8002666:	609a      	str	r2, [r3, #8]
         MAX_InterruptTask();
 8002668:	f7ff fb78 	bl	8001d5c <MAX_InterruptTask>
}
 800266c:	e00d      	b.n	800268a <HAL_UARTEx_RxEventCallback+0x76>
         MAX_InterruptErrorTask();
 800266e:	f7ff fb81 	bl	8001d74 <MAX_InterruptErrorTask>
}
 8002672:	e00a      	b.n	800268a <HAL_UARTEx_RxEventCallback+0x76>
   else if(huart->Instance == USART2)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a0a      	ldr	r2, [pc, #40]	; (80026a4 <HAL_UARTEx_RxEventCallback+0x90>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d105      	bne.n	800268a <HAL_UARTEx_RxEventCallback+0x76>
      HAL_UARTEx_ReceiveToIdle_DMA(&huart2, PMSData, 100);
 800267e:	490a      	ldr	r1, [pc, #40]	; (80026a8 <HAL_UARTEx_RxEventCallback+0x94>)
 8002680:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <HAL_UARTEx_RxEventCallback+0x98>)
 8002682:	2264      	movs	r2, #100	; 0x64
 8002684:	0018      	movs	r0, r3
 8002686:	f006 f8f9 	bl	800887c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800268a:	46c0      	nop			; (mov r8, r8)
 800268c:	46bd      	mov	sp, r7
 800268e:	b002      	add	sp, #8
 8002690:	bd80      	pop	{r7, pc}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	40013800 	.word	0x40013800
 8002698:	20000678 	.word	0x20000678
 800269c:	40008000 	.word	0x40008000
 80026a0:	20000694 	.word	0x20000694
 80026a4:	40004400 	.word	0x40004400
 80026a8:	200006b0 	.word	0x200006b0
 80026ac:	20000a34 	.word	0x20000a34

080026b0 <Switch_Handle>:
                                                  { SW_STATE_CONFIRM, SW_STATE_RELEASE, SW_EVENT_RELEASE },
                                                  { SW_STATE_RELEASE, SW_STATE_IDLE, SW_EVENT_NOTHING } };
SWFunctions_TypeDef SwFunctions[]             = { { SW_InitializeFunction }, { SW_IdleFunction },    { SW_DebounceFunction }, { SW_TickFunction },
                                                  { SW_PressFunction },      { SW_ConfirmFunction }, { SW_ReleaseFunction } };
void Switch_Handle(void)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	af00      	add	r7, sp, #0
   SW_ChangeState();
 80026b4:	f000 f818 	bl	80026e8 <SW_ChangeState>
   if(SwFunctions[Sw->State].SwFunction != NULL)
 80026b8:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <Switch_Handle+0x30>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	001a      	movs	r2, r3
 80026c0:	4b08      	ldr	r3, [pc, #32]	; (80026e4 <Switch_Handle+0x34>)
 80026c2:	0092      	lsls	r2, r2, #2
 80026c4:	58d3      	ldr	r3, [r2, r3]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d007      	beq.n	80026da <Switch_Handle+0x2a>
   {
      SwFunctions[Sw->State].SwFunction();
 80026ca:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <Switch_Handle+0x30>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	001a      	movs	r2, r3
 80026d2:	4b04      	ldr	r3, [pc, #16]	; (80026e4 <Switch_Handle+0x34>)
 80026d4:	0092      	lsls	r2, r2, #2
 80026d6:	58d3      	ldr	r3, [r2, r3]
 80026d8:	4798      	blx	r3
   }
}
 80026da:	46c0      	nop			; (mov r8, r8)
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	20000714 	.word	0x20000714
 80026e4:	20000078 	.word	0x20000078

080026e8 <SW_ChangeState>:
static void SW_ChangeState(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b082      	sub	sp, #8
 80026ec:	af00      	add	r7, sp, #0
   for(int i = 0; i < SW_TRANSITION_TABLE_SIZE; i++)
 80026ee:	2300      	movs	r3, #0
 80026f0:	607b      	str	r3, [r7, #4]
 80026f2:	e02a      	b.n	800274a <SW_ChangeState+0x62>
   {
      if(Sw->State == SwTransitionTable[i].Source && Sw->NewEvent == SwTransitionTable[i].Event)
 80026f4:	4b1a      	ldr	r3, [pc, #104]	; (8002760 <SW_ChangeState+0x78>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	7819      	ldrb	r1, [r3, #0]
 80026fa:	481a      	ldr	r0, [pc, #104]	; (8002764 <SW_ChangeState+0x7c>)
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	0013      	movs	r3, r2
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	189b      	adds	r3, r3, r2
 8002704:	5c1b      	ldrb	r3, [r3, r0]
 8002706:	4299      	cmp	r1, r3
 8002708:	d11c      	bne.n	8002744 <SW_ChangeState+0x5c>
 800270a:	4b15      	ldr	r3, [pc, #84]	; (8002760 <SW_ChangeState+0x78>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	7859      	ldrb	r1, [r3, #1]
 8002710:	4814      	ldr	r0, [pc, #80]	; (8002764 <SW_ChangeState+0x7c>)
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	0013      	movs	r3, r2
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	189b      	adds	r3, r3, r2
 800271a:	18c3      	adds	r3, r0, r3
 800271c:	3302      	adds	r3, #2
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	4299      	cmp	r1, r3
 8002722:	d10f      	bne.n	8002744 <SW_ChangeState+0x5c>
      {
         Sw->State = SwTransitionTable[i].Destination;
 8002724:	4b0e      	ldr	r3, [pc, #56]	; (8002760 <SW_ChangeState+0x78>)
 8002726:	6819      	ldr	r1, [r3, #0]
 8002728:	480e      	ldr	r0, [pc, #56]	; (8002764 <SW_ChangeState+0x7c>)
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	0013      	movs	r3, r2
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	189b      	adds	r3, r3, r2
 8002732:	18c3      	adds	r3, r0, r3
 8002734:	3301      	adds	r3, #1
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	700b      	strb	r3, [r1, #0]
         Sw->NewEvent = SW_EVENT_NOTHING;
 800273a:	4b09      	ldr	r3, [pc, #36]	; (8002760 <SW_ChangeState+0x78>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2201      	movs	r2, #1
 8002740:	705a      	strb	r2, [r3, #1]
         return;
 8002742:	e009      	b.n	8002758 <SW_ChangeState+0x70>
   for(int i = 0; i < SW_TRANSITION_TABLE_SIZE; i++)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	3301      	adds	r3, #1
 8002748:	607b      	str	r3, [r7, #4]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b07      	cmp	r3, #7
 800274e:	d9d1      	bls.n	80026f4 <SW_ChangeState+0xc>
      }
   }
   Sw->NewEvent = SW_EVENT_NOTHING;
 8002750:	4b03      	ldr	r3, [pc, #12]	; (8002760 <SW_ChangeState+0x78>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2201      	movs	r2, #1
 8002756:	705a      	strb	r2, [r3, #1]
}
 8002758:	46bd      	mov	sp, r7
 800275a:	b002      	add	sp, #8
 800275c:	bd80      	pop	{r7, pc}
 800275e:	46c0      	nop			; (mov r8, r8)
 8002760:	20000714 	.word	0x20000714
 8002764:	20000060 	.word	0x20000060

08002768 <SW_InitializeFunction>:
static void SW_InitializeFunction(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
   Sw->NewEvent = SW_EVENT_END_INITIALIZE;
 800276c:	4b03      	ldr	r3, [pc, #12]	; (800277c <SW_InitializeFunction+0x14>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2200      	movs	r2, #0
 8002772:	705a      	strb	r2, [r3, #1]
}
 8002774:	46c0      	nop			; (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	46c0      	nop			; (mov r8, r8)
 800277c:	20000714 	.word	0x20000714

08002780 <SW_IdleFunction>:
static void SW_IdleFunction(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
   Sw->NewEvent = SW_EVENT_DEBOUNCE;
 8002784:	4b03      	ldr	r3, [pc, #12]	; (8002794 <SW_IdleFunction+0x14>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2202      	movs	r2, #2
 800278a:	705a      	strb	r2, [r3, #1]
}
 800278c:	46c0      	nop			; (mov r8, r8)
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	46c0      	nop			; (mov r8, r8)
 8002794:	20000714 	.word	0x20000714

08002798 <SW_DebounceFunction>:
static void SW_DebounceFunction(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	af00      	add	r7, sp, #0
   Sw->NewEvent = SW_EVENT_PRESS;
 800279c:	4b03      	ldr	r3, [pc, #12]	; (80027ac <SW_DebounceFunction+0x14>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2203      	movs	r2, #3
 80027a2:	705a      	strb	r2, [r3, #1]
}
 80027a4:	46c0      	nop			; (mov r8, r8)
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	20000714 	.word	0x20000714

080027b0 <SW_TickFunction>:
static void SW_TickFunction(void)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	af00      	add	r7, sp, #0
   Sw->NewEvent = SW_EVENT_RELEASE;
 80027b4:	4b03      	ldr	r3, [pc, #12]	; (80027c4 <SW_TickFunction+0x14>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2204      	movs	r2, #4
 80027ba:	705a      	strb	r2, [r3, #1]
}
 80027bc:	46c0      	nop			; (mov r8, r8)
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	46c0      	nop			; (mov r8, r8)
 80027c4:	20000714 	.word	0x20000714

080027c8 <SW_PressFunction>:
static void SW_PressFunction(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
   Sw->NewEvent = SW_EVENT_CONFIRM;
 80027cc:	4b03      	ldr	r3, [pc, #12]	; (80027dc <SW_PressFunction+0x14>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	2205      	movs	r2, #5
 80027d2:	705a      	strb	r2, [r3, #1]
}
 80027d4:	46c0      	nop			; (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	46c0      	nop			; (mov r8, r8)
 80027dc:	20000714 	.word	0x20000714

080027e0 <SW_ConfirmFunction>:
static void SW_ConfirmFunction(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
   Sw->NewEvent = SW_EVENT_RELEASE;
 80027e4:	4b03      	ldr	r3, [pc, #12]	; (80027f4 <SW_ConfirmFunction+0x14>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2204      	movs	r2, #4
 80027ea:	705a      	strb	r2, [r3, #1]
}
 80027ec:	46c0      	nop			; (mov r8, r8)
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	46c0      	nop			; (mov r8, r8)
 80027f4:	20000714 	.word	0x20000714

080027f8 <SW_ReleaseFunction>:
static void SW_ReleaseFunction(void)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	af00      	add	r7, sp, #0
   Sw->NewEvent = SW_EVENT_NOTHING;
 80027fc:	4b03      	ldr	r3, [pc, #12]	; (800280c <SW_ReleaseFunction+0x14>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2201      	movs	r2, #1
 8002802:	705a      	strb	r2, [r3, #1]
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	46c0      	nop			; (mov r8, r8)
 800280c:	20000714 	.word	0x20000714

08002810 <SW_Init>:
void SW_Init(SW_TypeDef *Switch)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
   Sw = Switch;
 8002818:	4b03      	ldr	r3, [pc, #12]	; (8002828 <SW_Init+0x18>)
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	601a      	str	r2, [r3, #0]
}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	46bd      	mov	sp, r7
 8002822:	b002      	add	sp, #8
 8002824:	bd80      	pop	{r7, pc}
 8002826:	46c0      	nop			; (mov r8, r8)
 8002828:	20000714 	.word	0x20000714

0800282c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002832:	1d3b      	adds	r3, r7, #4
 8002834:	0018      	movs	r0, r3
 8002836:	230c      	movs	r3, #12
 8002838:	001a      	movs	r2, r3
 800283a:	2100      	movs	r1, #0
 800283c:	f006 f908 	bl	8008a50 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002840:	4b2d      	ldr	r3, [pc, #180]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002842:	4a2e      	ldr	r2, [pc, #184]	; (80028fc <MX_ADC1_Init+0xd0>)
 8002844:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002846:	4b2c      	ldr	r3, [pc, #176]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002848:	2280      	movs	r2, #128	; 0x80
 800284a:	05d2      	lsls	r2, r2, #23
 800284c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800284e:	4b2a      	ldr	r3, [pc, #168]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002850:	2200      	movs	r2, #0
 8002852:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002854:	4b28      	ldr	r3, [pc, #160]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002856:	2200      	movs	r2, #0
 8002858:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800285a:	4b27      	ldr	r3, [pc, #156]	; (80028f8 <MX_ADC1_Init+0xcc>)
 800285c:	2200      	movs	r2, #0
 800285e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002860:	4b25      	ldr	r3, [pc, #148]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002862:	2204      	movs	r2, #4
 8002864:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002866:	4b24      	ldr	r3, [pc, #144]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002868:	2200      	movs	r2, #0
 800286a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800286c:	4b22      	ldr	r3, [pc, #136]	; (80028f8 <MX_ADC1_Init+0xcc>)
 800286e:	2200      	movs	r2, #0
 8002870:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002872:	4b21      	ldr	r3, [pc, #132]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002874:	2200      	movs	r2, #0
 8002876:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002878:	4b1f      	ldr	r3, [pc, #124]	; (80028f8 <MX_ADC1_Init+0xcc>)
 800287a:	2201      	movs	r2, #1
 800287c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800287e:	4b1e      	ldr	r3, [pc, #120]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002880:	2220      	movs	r2, #32
 8002882:	2100      	movs	r1, #0
 8002884:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002886:	4b1c      	ldr	r3, [pc, #112]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002888:	2200      	movs	r2, #0
 800288a:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800288c:	4b1a      	ldr	r3, [pc, #104]	; (80028f8 <MX_ADC1_Init+0xcc>)
 800288e:	2200      	movs	r2, #0
 8002890:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002892:	4b19      	ldr	r3, [pc, #100]	; (80028f8 <MX_ADC1_Init+0xcc>)
 8002894:	222c      	movs	r2, #44	; 0x2c
 8002896:	2100      	movs	r1, #0
 8002898:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800289a:	4b17      	ldr	r3, [pc, #92]	; (80028f8 <MX_ADC1_Init+0xcc>)
 800289c:	2200      	movs	r2, #0
 800289e:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80028a0:	4b15      	ldr	r3, [pc, #84]	; (80028f8 <MX_ADC1_Init+0xcc>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80028a6:	4b14      	ldr	r3, [pc, #80]	; (80028f8 <MX_ADC1_Init+0xcc>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80028ac:	4b12      	ldr	r3, [pc, #72]	; (80028f8 <MX_ADC1_Init+0xcc>)
 80028ae:	223c      	movs	r2, #60	; 0x3c
 80028b0:	2100      	movs	r1, #0
 80028b2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80028b4:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <MX_ADC1_Init+0xcc>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028ba:	4b0f      	ldr	r3, [pc, #60]	; (80028f8 <MX_ADC1_Init+0xcc>)
 80028bc:	0018      	movs	r0, r3
 80028be:	f001 fb7f 	bl	8003fc0 <HAL_ADC_Init>
 80028c2:	1e03      	subs	r3, r0, #0
 80028c4:	d001      	beq.n	80028ca <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80028c6:	f000 fb24 	bl	8002f12 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80028ca:	1d3b      	adds	r3, r7, #4
 80028cc:	4a0c      	ldr	r2, [pc, #48]	; (8002900 <MX_ADC1_Init+0xd4>)
 80028ce:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80028d0:	1d3b      	adds	r3, r7, #4
 80028d2:	2200      	movs	r2, #0
 80028d4:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80028d6:	1d3b      	adds	r3, r7, #4
 80028d8:	2200      	movs	r2, #0
 80028da:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028dc:	1d3a      	adds	r2, r7, #4
 80028de:	4b06      	ldr	r3, [pc, #24]	; (80028f8 <MX_ADC1_Init+0xcc>)
 80028e0:	0011      	movs	r1, r2
 80028e2:	0018      	movs	r0, r3
 80028e4:	f001 fd14 	bl	8004310 <HAL_ADC_ConfigChannel>
 80028e8:	1e03      	subs	r3, r0, #0
 80028ea:	d001      	beq.n	80028f0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80028ec:	f000 fb11 	bl	8002f12 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80028f0:	46c0      	nop			; (mov r8, r8)
 80028f2:	46bd      	mov	sp, r7
 80028f4:	b004      	add	sp, #16
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	20000718 	.word	0x20000718
 80028fc:	40012400 	.word	0x40012400
 8002900:	20000100 	.word	0x20000100

08002904 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002904:	b590      	push	{r4, r7, lr}
 8002906:	b08b      	sub	sp, #44	; 0x2c
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800290c:	2414      	movs	r4, #20
 800290e:	193b      	adds	r3, r7, r4
 8002910:	0018      	movs	r0, r3
 8002912:	2314      	movs	r3, #20
 8002914:	001a      	movs	r2, r3
 8002916:	2100      	movs	r1, #0
 8002918:	f006 f89a 	bl	8008a50 <memset>
  if(adcHandle->Instance==ADC1)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a17      	ldr	r2, [pc, #92]	; (8002980 <HAL_ADC_MspInit+0x7c>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d128      	bne.n	8002978 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002926:	4b17      	ldr	r3, [pc, #92]	; (8002984 <HAL_ADC_MspInit+0x80>)
 8002928:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800292a:	4b16      	ldr	r3, [pc, #88]	; (8002984 <HAL_ADC_MspInit+0x80>)
 800292c:	2180      	movs	r1, #128	; 0x80
 800292e:	0349      	lsls	r1, r1, #13
 8002930:	430a      	orrs	r2, r1
 8002932:	641a      	str	r2, [r3, #64]	; 0x40
 8002934:	4b13      	ldr	r3, [pc, #76]	; (8002984 <HAL_ADC_MspInit+0x80>)
 8002936:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002938:	2380      	movs	r3, #128	; 0x80
 800293a:	035b      	lsls	r3, r3, #13
 800293c:	4013      	ands	r3, r2
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002942:	4b10      	ldr	r3, [pc, #64]	; (8002984 <HAL_ADC_MspInit+0x80>)
 8002944:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002946:	4b0f      	ldr	r3, [pc, #60]	; (8002984 <HAL_ADC_MspInit+0x80>)
 8002948:	2102      	movs	r1, #2
 800294a:	430a      	orrs	r2, r1
 800294c:	635a      	str	r2, [r3, #52]	; 0x34
 800294e:	4b0d      	ldr	r3, [pc, #52]	; (8002984 <HAL_ADC_MspInit+0x80>)
 8002950:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002952:	2202      	movs	r2, #2
 8002954:	4013      	ands	r3, r2
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800295a:	193b      	adds	r3, r7, r4
 800295c:	2201      	movs	r2, #1
 800295e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002960:	193b      	adds	r3, r7, r4
 8002962:	2203      	movs	r2, #3
 8002964:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002966:	193b      	adds	r3, r7, r4
 8002968:	2200      	movs	r2, #0
 800296a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800296c:	193b      	adds	r3, r7, r4
 800296e:	4a06      	ldr	r2, [pc, #24]	; (8002988 <HAL_ADC_MspInit+0x84>)
 8002970:	0019      	movs	r1, r3
 8002972:	0010      	movs	r0, r2
 8002974:	f002 faa0 	bl	8004eb8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002978:	46c0      	nop			; (mov r8, r8)
 800297a:	46bd      	mov	sp, r7
 800297c:	b00b      	add	sp, #44	; 0x2c
 800297e:	bd90      	pop	{r4, r7, pc}
 8002980:	40012400 	.word	0x40012400
 8002984:	40021000 	.word	0x40021000
 8002988:	50000400 	.word	0x50000400

0800298c <Crc>:
#include "crc.h"
#include "main.h"
int RandomNumber[] = { 131456, 215134, 31254, 4135, 516454, 642754, 71363, 85362475, 9144316, 10341957, 11345134, 11354342 };
int k              = 0;
uint32_t Crc(uint32_t PreviuseCRC, uint32_t DataLength, uint8_t *data)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b086      	sub	sp, #24
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
   PreviuseCRC ^= data[0];
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	001a      	movs	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	4053      	eors	r3, r2
 80029a2:	60fb      	str	r3, [r7, #12]
   for(uint32_t i = 1; i < DataLength; i++)
 80029a4:	2301      	movs	r3, #1
 80029a6:	617b      	str	r3, [r7, #20]
 80029a8:	e02c      	b.n	8002a04 <Crc+0x78>
   {
      uint32_t temp = data[i];
 80029aa:	687a      	ldr	r2, [r7, #4]
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	18d3      	adds	r3, r2, r3
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	613b      	str	r3, [r7, #16]
      if(temp == 0x00000000 )
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d110      	bne.n	80029dc <Crc+0x50>
      {
         temp = RandomNumber[k % (sizeof(RandomNumber)-1)];
 80029ba:	4b18      	ldr	r3, [pc, #96]	; (8002a1c <Crc+0x90>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	212f      	movs	r1, #47	; 0x2f
 80029c0:	0018      	movs	r0, r3
 80029c2:	f7fd fc23 	bl	800020c <__aeabi_uidivmod>
 80029c6:	000b      	movs	r3, r1
 80029c8:	001a      	movs	r2, r3
 80029ca:	4b15      	ldr	r3, [pc, #84]	; (8002a20 <Crc+0x94>)
 80029cc:	0092      	lsls	r2, r2, #2
 80029ce:	58d3      	ldr	r3, [r2, r3]
 80029d0:	613b      	str	r3, [r7, #16]
         k++;
 80029d2:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <Crc+0x90>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	1c5a      	adds	r2, r3, #1
 80029d8:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <Crc+0x90>)
 80029da:	601a      	str	r2, [r3, #0]
      }
      PreviuseCRC ^= ((uint32_t)(temp) * (256 * i));
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	4353      	muls	r3, r2
 80029e2:	021b      	lsls	r3, r3, #8
 80029e4:	68fa      	ldr	r2, [r7, #12]
 80029e6:	4053      	eors	r3, r2
 80029e8:	60fb      	str	r3, [r7, #12]
      if(PreviuseCRC & 0x80000000)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	da03      	bge.n	80029f8 <Crc+0x6c>
      {
         PreviuseCRC ^= 0xABC245C2;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	4a0c      	ldr	r2, [pc, #48]	; (8002a24 <Crc+0x98>)
 80029f4:	4053      	eors	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]
      }
      PreviuseCRC <<= 1;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	60fb      	str	r3, [r7, #12]
   for(uint32_t i = 1; i < DataLength; i++)
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	3301      	adds	r3, #1
 8002a02:	617b      	str	r3, [r7, #20]
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d3ce      	bcc.n	80029aa <Crc+0x1e>
   }
   k = 0;
 8002a0c:	4b03      	ldr	r3, [pc, #12]	; (8002a1c <Crc+0x90>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
   return PreviuseCRC;
 8002a12:	68fb      	ldr	r3, [r7, #12]
}
 8002a14:	0018      	movs	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	b006      	add	sp, #24
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	2000077c 	.word	0x2000077c
 8002a20:	20000094 	.word	0x20000094
 8002a24:	abc245c2 	.word	0xabc245c2

08002a28 <RepareMessage>:
CRCStatus_TypeDef RepareMessage(uint32_t OryginalCRC, uint8_t *data, uint32_t DataLength)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b088      	sub	sp, #32
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	607a      	str	r2, [r7, #4]
   uint8_t temp = 1;
 8002a34:	2317      	movs	r3, #23
 8002a36:	18fb      	adds	r3, r7, r3
 8002a38:	2201      	movs	r2, #1
 8002a3a:	701a      	strb	r2, [r3, #0]
   for(int i = 0; i < DataLength; i++)
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	61fb      	str	r3, [r7, #28]
 8002a40:	e03f      	b.n	8002ac2 <RepareMessage+0x9a>
   {
      for(int j = 0; j < 8; j++)
 8002a42:	2300      	movs	r3, #0
 8002a44:	61bb      	str	r3, [r7, #24]
 8002a46:	e036      	b.n	8002ab6 <RepareMessage+0x8e>
      {
         data[i] ^= (temp << j);
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	68ba      	ldr	r2, [r7, #8]
 8002a4c:	18d3      	adds	r3, r2, r3
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	b25a      	sxtb	r2, r3
 8002a52:	2317      	movs	r3, #23
 8002a54:	18fb      	adds	r3, r7, r3
 8002a56:	7819      	ldrb	r1, [r3, #0]
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	4099      	lsls	r1, r3
 8002a5c:	000b      	movs	r3, r1
 8002a5e:	b25b      	sxtb	r3, r3
 8002a60:	4053      	eors	r3, r2
 8002a62:	b259      	sxtb	r1, r3
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	18d3      	adds	r3, r2, r3
 8002a6a:	b2ca      	uxtb	r2, r1
 8002a6c:	701a      	strb	r2, [r3, #0]
         if(OryginalCRC == Crc(CRC_INITIAL_VALUE, DataLength - 4, data))
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	1f19      	subs	r1, r3, #4
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	2301      	movs	r3, #1
 8002a76:	425b      	negs	r3, r3
 8002a78:	0018      	movs	r0, r3
 8002a7a:	f7ff ff87 	bl	800298c <Crc>
 8002a7e:	0002      	movs	r2, r0
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d101      	bne.n	8002a8a <RepareMessage+0x62>
         {
            return CRC_OK;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e020      	b.n	8002acc <RepareMessage+0xa4>
         }
         else
         {
            data[i] ^= (temp << j);
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	68ba      	ldr	r2, [r7, #8]
 8002a8e:	18d3      	adds	r3, r2, r3
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	b25a      	sxtb	r2, r3
 8002a94:	2317      	movs	r3, #23
 8002a96:	18fb      	adds	r3, r7, r3
 8002a98:	7819      	ldrb	r1, [r3, #0]
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	4099      	lsls	r1, r3
 8002a9e:	000b      	movs	r3, r1
 8002aa0:	b25b      	sxtb	r3, r3
 8002aa2:	4053      	eors	r3, r2
 8002aa4:	b259      	sxtb	r1, r3
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	18d3      	adds	r3, r2, r3
 8002aac:	b2ca      	uxtb	r2, r1
 8002aae:	701a      	strb	r2, [r3, #0]
      for(int j = 0; j < 8; j++)
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	61bb      	str	r3, [r7, #24]
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	2b07      	cmp	r3, #7
 8002aba:	ddc5      	ble.n	8002a48 <RepareMessage+0x20>
   for(int i = 0; i < DataLength; i++)
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	61fb      	str	r3, [r7, #28]
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d8bb      	bhi.n	8002a42 <RepareMessage+0x1a>
         }
      }
   }
   return CRC_ERROR;
 8002aca:	2300      	movs	r3, #0
}
 8002acc:	0018      	movs	r0, r3
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	b008      	add	sp, #32
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b082      	sub	sp, #8
 8002ad8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ada:	4b08      	ldr	r3, [pc, #32]	; (8002afc <MX_DMA_Init+0x28>)
 8002adc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ade:	4b07      	ldr	r3, [pc, #28]	; (8002afc <MX_DMA_Init+0x28>)
 8002ae0:	2101      	movs	r1, #1
 8002ae2:	430a      	orrs	r2, r1
 8002ae4:	639a      	str	r2, [r3, #56]	; 0x38
 8002ae6:	4b05      	ldr	r3, [pc, #20]	; (8002afc <MX_DMA_Init+0x28>)
 8002ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aea:	2201      	movs	r2, #1
 8002aec:	4013      	ands	r3, r2
 8002aee:	607b      	str	r3, [r7, #4]
 8002af0:	687b      	ldr	r3, [r7, #4]

}
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	46bd      	mov	sp, r7
 8002af6:	b002      	add	sp, #8
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	46c0      	nop			; (mov r8, r8)
 8002afc:	40021000 	.word	0x40021000

08002b00 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8002b00:	b590      	push	{r4, r7, lr}
 8002b02:	b089      	sub	sp, #36	; 0x24
 8002b04:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b06:	240c      	movs	r4, #12
 8002b08:	193b      	adds	r3, r7, r4
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	2314      	movs	r3, #20
 8002b0e:	001a      	movs	r2, r3
 8002b10:	2100      	movs	r1, #0
 8002b12:	f005 ff9d 	bl	8008a50 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b16:	4b53      	ldr	r3, [pc, #332]	; (8002c64 <MX_GPIO_Init+0x164>)
 8002b18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b1a:	4b52      	ldr	r3, [pc, #328]	; (8002c64 <MX_GPIO_Init+0x164>)
 8002b1c:	2102      	movs	r1, #2
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	635a      	str	r2, [r3, #52]	; 0x34
 8002b22:	4b50      	ldr	r3, [pc, #320]	; (8002c64 <MX_GPIO_Init+0x164>)
 8002b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b26:	2202      	movs	r2, #2
 8002b28:	4013      	ands	r3, r2
 8002b2a:	60bb      	str	r3, [r7, #8]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2e:	4b4d      	ldr	r3, [pc, #308]	; (8002c64 <MX_GPIO_Init+0x164>)
 8002b30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b32:	4b4c      	ldr	r3, [pc, #304]	; (8002c64 <MX_GPIO_Init+0x164>)
 8002b34:	2101      	movs	r1, #1
 8002b36:	430a      	orrs	r2, r1
 8002b38:	635a      	str	r2, [r3, #52]	; 0x34
 8002b3a:	4b4a      	ldr	r3, [pc, #296]	; (8002c64 <MX_GPIO_Init+0x164>)
 8002b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b3e:	2201      	movs	r2, #1
 8002b40:	4013      	ands	r3, r2
 8002b42:	607b      	str	r3, [r7, #4]
 8002b44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MAX485_SEL_Pin|LED3_Pin|LED1_Pin|LED2_Pin
 8002b46:	4948      	ldr	r1, [pc, #288]	; (8002c68 <MX_GPIO_Init+0x168>)
 8002b48:	23a0      	movs	r3, #160	; 0xa0
 8002b4a:	05db      	lsls	r3, r3, #23
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f002 fb16 	bl	8005180 <HAL_GPIO_WritePin>
                          |DS18B20_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|PMS_SET_Pin, GPIO_PIN_RESET);
 8002b54:	4b45      	ldr	r3, [pc, #276]	; (8002c6c <MX_GPIO_Init+0x16c>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	2112      	movs	r1, #18
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	f002 fb10 	bl	8005180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HC12_SET_GPIO_Port, HC12_SET_Pin, GPIO_PIN_SET);
 8002b60:	2380      	movs	r3, #128	; 0x80
 8002b62:	0119      	lsls	r1, r3, #4
 8002b64:	23a0      	movs	r3, #160	; 0xa0
 8002b66:	05db      	lsls	r3, r3, #23
 8002b68:	2201      	movs	r2, #1
 8002b6a:	0018      	movs	r0, r3
 8002b6c:	f002 fb08 	bl	8005180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PMS_RST_GPIO_Port, PMS_RST_Pin, GPIO_PIN_SET);
 8002b70:	4b3e      	ldr	r3, [pc, #248]	; (8002c6c <MX_GPIO_Init+0x16c>)
 8002b72:	2201      	movs	r2, #1
 8002b74:	2108      	movs	r1, #8
 8002b76:	0018      	movs	r0, r3
 8002b78:	f002 fb02 	bl	8005180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = COVERTER_PG_Pin;
 8002b7c:	193b      	adds	r3, r7, r4
 8002b7e:	2280      	movs	r2, #128	; 0x80
 8002b80:	0092      	lsls	r2, r2, #2
 8002b82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b84:	193b      	adds	r3, r7, r4
 8002b86:	2200      	movs	r2, #0
 8002b88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	193b      	adds	r3, r7, r4
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(COVERTER_PG_GPIO_Port, &GPIO_InitStruct);
 8002b90:	193b      	adds	r3, r7, r4
 8002b92:	4a36      	ldr	r2, [pc, #216]	; (8002c6c <MX_GPIO_Init+0x16c>)
 8002b94:	0019      	movs	r1, r3
 8002b96:	0010      	movs	r0, r2
 8002b98:	f002 f98e 	bl	8004eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BATTERY_CHRG_Pin|BATTERY_STDBY_Pin;
 8002b9c:	193b      	adds	r3, r7, r4
 8002b9e:	2203      	movs	r2, #3
 8002ba0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ba2:	193b      	adds	r3, r7, r4
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba8:	193b      	adds	r3, r7, r4
 8002baa:	2200      	movs	r2, #0
 8002bac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bae:	193a      	adds	r2, r7, r4
 8002bb0:	23a0      	movs	r3, #160	; 0xa0
 8002bb2:	05db      	lsls	r3, r3, #23
 8002bb4:	0011      	movs	r1, r2
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	f002 f97e 	bl	8004eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = MAX485_SEL_Pin|LED3_Pin|LED1_Pin|LED2_Pin
 8002bbc:	0021      	movs	r1, r4
 8002bbe:	187b      	adds	r3, r7, r1
 8002bc0:	228f      	movs	r2, #143	; 0x8f
 8002bc2:	0112      	lsls	r2, r2, #4
 8002bc4:	601a      	str	r2, [r3, #0]
                          |HC12_SET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bc6:	000c      	movs	r4, r1
 8002bc8:	193b      	adds	r3, r7, r4
 8002bca:	2201      	movs	r2, #1
 8002bcc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bce:	193b      	adds	r3, r7, r4
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd4:	193b      	adds	r3, r7, r4
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bda:	193a      	adds	r2, r7, r4
 8002bdc:	23a0      	movs	r3, #160	; 0xa0
 8002bde:	05db      	lsls	r3, r3, #23
 8002be0:	0011      	movs	r1, r2
 8002be2:	0018      	movs	r0, r3
 8002be4:	f002 f968 	bl	8004eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED0_Pin|PMS_RST_Pin|PMS_SET_Pin;
 8002be8:	193b      	adds	r3, r7, r4
 8002bea:	221a      	movs	r2, #26
 8002bec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bee:	193b      	adds	r3, r7, r4
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf4:	193b      	adds	r3, r7, r4
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfa:	193b      	adds	r3, r7, r4
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c00:	193b      	adds	r3, r7, r4
 8002c02:	4a1a      	ldr	r2, [pc, #104]	; (8002c6c <MX_GPIO_Init+0x16c>)
 8002c04:	0019      	movs	r1, r3
 8002c06:	0010      	movs	r0, r2
 8002c08:	f002 f956 	bl	8004eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SWITCH_Pin;
 8002c0c:	193b      	adds	r3, r7, r4
 8002c0e:	2280      	movs	r2, #128	; 0x80
 8002c10:	0052      	lsls	r2, r2, #1
 8002c12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c14:	193b      	adds	r3, r7, r4
 8002c16:	2284      	movs	r2, #132	; 0x84
 8002c18:	0392      	lsls	r2, r2, #14
 8002c1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1c:	193b      	adds	r3, r7, r4
 8002c1e:	2200      	movs	r2, #0
 8002c20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SWITCH_GPIO_Port, &GPIO_InitStruct);
 8002c22:	193a      	adds	r2, r7, r4
 8002c24:	23a0      	movs	r3, #160	; 0xa0
 8002c26:	05db      	lsls	r3, r3, #23
 8002c28:	0011      	movs	r1, r2
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f002 f944 	bl	8004eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 8002c30:	0021      	movs	r1, r4
 8002c32:	187b      	adds	r3, r7, r1
 8002c34:	2280      	movs	r2, #128	; 0x80
 8002c36:	0152      	lsls	r2, r2, #5
 8002c38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c3a:	187b      	adds	r3, r7, r1
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c40:	187b      	adds	r3, r7, r1
 8002c42:	2200      	movs	r2, #0
 8002c44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c46:	187b      	adds	r3, r7, r1
 8002c48:	2203      	movs	r2, #3
 8002c4a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8002c4c:	187a      	adds	r2, r7, r1
 8002c4e:	23a0      	movs	r3, #160	; 0xa0
 8002c50:	05db      	lsls	r3, r3, #23
 8002c52:	0011      	movs	r1, r2
 8002c54:	0018      	movs	r0, r3
 8002c56:	f002 f92f 	bl	8004eb8 <HAL_GPIO_Init>

}
 8002c5a:	46c0      	nop			; (mov r8, r8)
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	b009      	add	sp, #36	; 0x24
 8002c60:	bd90      	pop	{r4, r7, pc}
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	40021000 	.word	0x40021000
 8002c68:	000010f0 	.word	0x000010f0
 8002c6c:	50000400 	.word	0x50000400

08002c70 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c74:	4b1b      	ldr	r3, [pc, #108]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002c76:	4a1c      	ldr	r2, [pc, #112]	; (8002ce8 <MX_I2C1_Init+0x78>)
 8002c78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8002c7a:	4b1a      	ldr	r3, [pc, #104]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002c7c:	4a1b      	ldr	r2, [pc, #108]	; (8002cec <MX_I2C1_Init+0x7c>)
 8002c7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c80:	4b18      	ldr	r3, [pc, #96]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c86:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002c88:	2201      	movs	r2, #1
 8002c8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c8c:	4b15      	ldr	r3, [pc, #84]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c92:	4b14      	ldr	r3, [pc, #80]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c98:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c9e:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002caa:	4b0e      	ldr	r3, [pc, #56]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002cac:	0018      	movs	r0, r3
 8002cae:	f002 fadd 	bl	800526c <HAL_I2C_Init>
 8002cb2:	1e03      	subs	r3, r0, #0
 8002cb4:	d001      	beq.n	8002cba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002cb6:	f000 f92c 	bl	8002f12 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002cba:	4b0a      	ldr	r3, [pc, #40]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002cbc:	2100      	movs	r1, #0
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f003 f80a 	bl	8005cd8 <HAL_I2CEx_ConfigAnalogFilter>
 8002cc4:	1e03      	subs	r3, r0, #0
 8002cc6:	d001      	beq.n	8002ccc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002cc8:	f000 f923 	bl	8002f12 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ccc:	4b05      	ldr	r3, [pc, #20]	; (8002ce4 <MX_I2C1_Init+0x74>)
 8002cce:	2100      	movs	r1, #0
 8002cd0:	0018      	movs	r0, r3
 8002cd2:	f003 f84d 	bl	8005d70 <HAL_I2CEx_ConfigDigitalFilter>
 8002cd6:	1e03      	subs	r3, r0, #0
 8002cd8:	d001      	beq.n	8002cde <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002cda:	f000 f91a 	bl	8002f12 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002cde:	46c0      	nop			; (mov r8, r8)
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	20000780 	.word	0x20000780
 8002ce8:	40005400 	.word	0x40005400
 8002cec:	00303d5b 	.word	0x00303d5b

08002cf0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002cf0:	b590      	push	{r4, r7, lr}
 8002cf2:	b095      	sub	sp, #84	; 0x54
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf8:	233c      	movs	r3, #60	; 0x3c
 8002cfa:	18fb      	adds	r3, r7, r3
 8002cfc:	0018      	movs	r0, r3
 8002cfe:	2314      	movs	r3, #20
 8002d00:	001a      	movs	r2, r3
 8002d02:	2100      	movs	r1, #0
 8002d04:	f005 fea4 	bl	8008a50 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d08:	2410      	movs	r4, #16
 8002d0a:	193b      	adds	r3, r7, r4
 8002d0c:	0018      	movs	r0, r3
 8002d0e:	232c      	movs	r3, #44	; 0x2c
 8002d10:	001a      	movs	r2, r3
 8002d12:	2100      	movs	r1, #0
 8002d14:	f005 fe9c 	bl	8008a50 <memset>
  if(i2cHandle->Instance==I2C1)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a22      	ldr	r2, [pc, #136]	; (8002da8 <HAL_I2C_MspInit+0xb8>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d13d      	bne.n	8002d9e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002d22:	193b      	adds	r3, r7, r4
 8002d24:	2220      	movs	r2, #32
 8002d26:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002d28:	193b      	adds	r3, r7, r4
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d2e:	193b      	adds	r3, r7, r4
 8002d30:	0018      	movs	r0, r3
 8002d32:	f003 fd79 	bl	8006828 <HAL_RCCEx_PeriphCLKConfig>
 8002d36:	1e03      	subs	r3, r0, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002d3a:	f000 f8ea 	bl	8002f12 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d3e:	4b1b      	ldr	r3, [pc, #108]	; (8002dac <HAL_I2C_MspInit+0xbc>)
 8002d40:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d42:	4b1a      	ldr	r3, [pc, #104]	; (8002dac <HAL_I2C_MspInit+0xbc>)
 8002d44:	2102      	movs	r1, #2
 8002d46:	430a      	orrs	r2, r1
 8002d48:	635a      	str	r2, [r3, #52]	; 0x34
 8002d4a:	4b18      	ldr	r3, [pc, #96]	; (8002dac <HAL_I2C_MspInit+0xbc>)
 8002d4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d4e:	2202      	movs	r2, #2
 8002d50:	4013      	ands	r3, r2
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d56:	213c      	movs	r1, #60	; 0x3c
 8002d58:	187b      	adds	r3, r7, r1
 8002d5a:	22c0      	movs	r2, #192	; 0xc0
 8002d5c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d5e:	187b      	adds	r3, r7, r1
 8002d60:	2212      	movs	r2, #18
 8002d62:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d64:	187b      	adds	r3, r7, r1
 8002d66:	2200      	movs	r2, #0
 8002d68:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d6a:	187b      	adds	r3, r7, r1
 8002d6c:	2203      	movs	r2, #3
 8002d6e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8002d70:	187b      	adds	r3, r7, r1
 8002d72:	2206      	movs	r2, #6
 8002d74:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d76:	187b      	adds	r3, r7, r1
 8002d78:	4a0d      	ldr	r2, [pc, #52]	; (8002db0 <HAL_I2C_MspInit+0xc0>)
 8002d7a:	0019      	movs	r1, r3
 8002d7c:	0010      	movs	r0, r2
 8002d7e:	f002 f89b 	bl	8004eb8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d82:	4b0a      	ldr	r3, [pc, #40]	; (8002dac <HAL_I2C_MspInit+0xbc>)
 8002d84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d86:	4b09      	ldr	r3, [pc, #36]	; (8002dac <HAL_I2C_MspInit+0xbc>)
 8002d88:	2180      	movs	r1, #128	; 0x80
 8002d8a:	0389      	lsls	r1, r1, #14
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <HAL_I2C_MspInit+0xbc>)
 8002d92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d94:	2380      	movs	r3, #128	; 0x80
 8002d96:	039b      	lsls	r3, r3, #14
 8002d98:	4013      	ands	r3, r2
 8002d9a:	60bb      	str	r3, [r7, #8]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002d9e:	46c0      	nop			; (mov r8, r8)
 8002da0:	46bd      	mov	sp, r7
 8002da2:	b015      	add	sp, #84	; 0x54
 8002da4:	bd90      	pop	{r4, r7, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	40005400 	.word	0x40005400
 8002dac:	40021000 	.word	0x40021000
 8002db0:	50000400 	.word	0x50000400

08002db4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002db8:	f000 ff5a 	bl	8003c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002dbc:	f000 f815 	bl	8002dea <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002dc0:	f7ff fe9e 	bl	8002b00 <MX_GPIO_Init>
  MX_DMA_Init();
 8002dc4:	f7ff fe86 	bl	8002ad4 <MX_DMA_Init>
  MX_ADC1_Init();
 8002dc8:	f7ff fd30 	bl	800282c <MX_ADC1_Init>
  MX_I2C1_Init();
 8002dcc:	f7ff ff50 	bl	8002c70 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8002dd0:	f000 fcda 	bl	8003788 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8002dd4:	f000 fd2a 	bl	800382c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002dd8:	f000 fc66 	bl	80036a8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002ddc:	f000 fd74 	bl	80038c8 <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002de0:	f000 f862 	bl	8002ea8 <MX_NVIC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   while(1)
   {
      SM_Handle();
 8002de4:	f7ff fac2 	bl	800236c <SM_Handle>
 8002de8:	e7fc      	b.n	8002de4 <main+0x30>

08002dea <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002dea:	b590      	push	{r4, r7, lr}
 8002dec:	b093      	sub	sp, #76	; 0x4c
 8002dee:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002df0:	2410      	movs	r4, #16
 8002df2:	193b      	adds	r3, r7, r4
 8002df4:	0018      	movs	r0, r3
 8002df6:	2338      	movs	r3, #56	; 0x38
 8002df8:	001a      	movs	r2, r3
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	f005 fe28 	bl	8008a50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e00:	003b      	movs	r3, r7
 8002e02:	0018      	movs	r0, r3
 8002e04:	2310      	movs	r3, #16
 8002e06:	001a      	movs	r2, r3
 8002e08:	2100      	movs	r1, #0
 8002e0a:	f005 fe21 	bl	8008a50 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e0e:	2380      	movs	r3, #128	; 0x80
 8002e10:	009b      	lsls	r3, r3, #2
 8002e12:	0018      	movs	r0, r3
 8002e14:	f002 fff8 	bl	8005e08 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e18:	193b      	adds	r3, r7, r4
 8002e1a:	2202      	movs	r2, #2
 8002e1c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e1e:	193b      	adds	r3, r7, r4
 8002e20:	2280      	movs	r2, #128	; 0x80
 8002e22:	0052      	lsls	r2, r2, #1
 8002e24:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002e26:	0021      	movs	r1, r4
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e2e:	187b      	adds	r3, r7, r1
 8002e30:	2240      	movs	r2, #64	; 0x40
 8002e32:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	2202      	movs	r2, #2
 8002e38:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e3a:	187b      	adds	r3, r7, r1
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002e40:	187b      	adds	r3, r7, r1
 8002e42:	2200      	movs	r2, #0
 8002e44:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002e46:	187b      	adds	r3, r7, r1
 8002e48:	2208      	movs	r2, #8
 8002e4a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e4c:	187b      	adds	r3, r7, r1
 8002e4e:	2280      	movs	r2, #128	; 0x80
 8002e50:	0292      	lsls	r2, r2, #10
 8002e52:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002e54:	187b      	adds	r3, r7, r1
 8002e56:	2280      	movs	r2, #128	; 0x80
 8002e58:	0492      	lsls	r2, r2, #18
 8002e5a:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002e5c:	187b      	adds	r3, r7, r1
 8002e5e:	2280      	movs	r2, #128	; 0x80
 8002e60:	0592      	lsls	r2, r2, #22
 8002e62:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e64:	187b      	adds	r3, r7, r1
 8002e66:	0018      	movs	r0, r3
 8002e68:	f003 f81a 	bl	8005ea0 <HAL_RCC_OscConfig>
 8002e6c:	1e03      	subs	r3, r0, #0
 8002e6e:	d001      	beq.n	8002e74 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002e70:	f000 f84f 	bl	8002f12 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e74:	003b      	movs	r3, r7
 8002e76:	2207      	movs	r2, #7
 8002e78:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e7a:	003b      	movs	r3, r7
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8002e80:	003b      	movs	r3, r7
 8002e82:	2290      	movs	r2, #144	; 0x90
 8002e84:	0112      	lsls	r2, r2, #4
 8002e86:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e88:	003b      	movs	r3, r7
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002e8e:	003b      	movs	r3, r7
 8002e90:	2100      	movs	r1, #0
 8002e92:	0018      	movs	r0, r3
 8002e94:	f003 fb1e 	bl	80064d4 <HAL_RCC_ClockConfig>
 8002e98:	1e03      	subs	r3, r0, #0
 8002e9a:	d001      	beq.n	8002ea0 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8002e9c:	f000 f839 	bl	8002f12 <Error_Handler>
  }
}
 8002ea0:	46c0      	nop			; (mov r8, r8)
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	b013      	add	sp, #76	; 0x4c
 8002ea6:	bd90      	pop	{r4, r7, pc}

08002ea8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002eac:	2200      	movs	r2, #0
 8002eae:	2100      	movs	r1, #0
 8002eb0:	2009      	movs	r0, #9
 8002eb2:	f001 fcb1 	bl	8004818 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002eb6:	2009      	movs	r0, #9
 8002eb8:	f001 fcc3 	bl	8004842 <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	201b      	movs	r0, #27
 8002ec2:	f001 fca9 	bl	8004818 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ec6:	201b      	movs	r0, #27
 8002ec8:	f001 fcbb 	bl	8004842 <HAL_NVIC_EnableIRQ>
  /* LPUART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002ecc:	2200      	movs	r2, #0
 8002ece:	2100      	movs	r1, #0
 8002ed0:	201d      	movs	r0, #29
 8002ed2:	f001 fca1 	bl	8004818 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002ed6:	201d      	movs	r0, #29
 8002ed8:	f001 fcb3 	bl	8004842 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8002edc:	2200      	movs	r2, #0
 8002ede:	2100      	movs	r1, #0
 8002ee0:	200a      	movs	r0, #10
 8002ee2:	f001 fc99 	bl	8004818 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8002ee6:	200a      	movs	r0, #10
 8002ee8:	f001 fcab 	bl	8004842 <HAL_NVIC_EnableIRQ>
  /* EXTI4_15_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002eec:	2200      	movs	r2, #0
 8002eee:	2100      	movs	r1, #0
 8002ef0:	2007      	movs	r0, #7
 8002ef2:	f001 fc91 	bl	8004818 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002ef6:	2007      	movs	r0, #7
 8002ef8:	f001 fca3 	bl	8004842 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002efc:	2200      	movs	r2, #0
 8002efe:	2100      	movs	r1, #0
 8002f00:	201c      	movs	r0, #28
 8002f02:	f001 fc89 	bl	8004818 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f06:	201c      	movs	r0, #28
 8002f08:	f001 fc9b 	bl	8004842 <HAL_NVIC_EnableIRQ>
}
 8002f0c:	46c0      	nop			; (mov r8, r8)
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002f16:	b672      	cpsid	i
}
 8002f18:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
   /* User can add his own implementation to report the HAL error return state */
   __disable_irq();
   while(1)
 8002f1a:	e7fe      	b.n	8002f1a <Error_Handler+0x8>

08002f1c <RFP_Handle>:
        { RFP_WaitForResponseFunction }, { RFP_ParseResponseFunction } };
RFPCommandFunctions_TypeDef RfpCommandFunction[RFP_COMMAND_CNT];
RFPDataFunctions_TypeDef RfpDataFunctions;
RFPMessageFunctions_TypeDef RfpMessageFunction[RFP_MESSAGE_CNT];
void RFP_Handle(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
   RFP_ChangeState();
 8002f20:	f000 f856 	bl	8002fd0 <RFP_ChangeState>
   if(RfpFunction[Rfp->State].RfpFunction != NULL)
 8002f24:	4b09      	ldr	r3, [pc, #36]	; (8002f4c <RFP_Handle+0x30>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	001a      	movs	r2, r3
 8002f2c:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <RFP_Handle+0x34>)
 8002f2e:	0092      	lsls	r2, r2, #2
 8002f30:	58d3      	ldr	r3, [r2, r3]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d007      	beq.n	8002f46 <RFP_Handle+0x2a>
   {
      RfpFunction[Rfp->State].RfpFunction();
 8002f36:	4b05      	ldr	r3, [pc, #20]	; (8002f4c <RFP_Handle+0x30>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	001a      	movs	r2, r3
 8002f3e:	4b04      	ldr	r3, [pc, #16]	; (8002f50 <RFP_Handle+0x34>)
 8002f40:	0092      	lsls	r2, r2, #2
 8002f42:	58d3      	ldr	r3, [r2, r3]
 8002f44:	4798      	blx	r3
   }
}
 8002f46:	46c0      	nop			; (mov r8, r8)
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	2000089c 	.word	0x2000089c
 8002f50:	200000e8 	.word	0x200000e8

08002f54 <RFP_Init>:
void RFP_Init(RFP_TypeDef *RadioProtocol, RFPDeviceID_TypeDef Device)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	000a      	movs	r2, r1
 8002f5e:	1cfb      	adds	r3, r7, #3
 8002f60:	701a      	strb	r2, [r3, #0]
   Rfp             = RadioProtocol;
 8002f62:	4b17      	ldr	r3, [pc, #92]	; (8002fc0 <RFP_Init+0x6c>)
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	601a      	str	r2, [r3, #0]
   Rfp->Initialize = RFP_INITIALIZE;
 8002f68:	4b15      	ldr	r3, [pc, #84]	; (8002fc0 <RFP_Init+0x6c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	70da      	strb	r2, [r3, #3]
   Rfp->DeviceType = Device;
 8002f70:	4b13      	ldr	r3, [pc, #76]	; (8002fc0 <RFP_Init+0x6c>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	1cfa      	adds	r2, r7, #3
 8002f76:	7812      	ldrb	r2, [r2, #0]
 8002f78:	715a      	strb	r2, [r3, #5]
   for(int i = 0; i < RFP_COMMAND_CNT; i++)
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
 8002f7e:	e007      	b.n	8002f90 <RFP_Init+0x3c>
   {
      RfpCommandFunction[i].RfpCommandFunction = NULL;
 8002f80:	4b10      	ldr	r3, [pc, #64]	; (8002fc4 <RFP_Init+0x70>)
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	0092      	lsls	r2, r2, #2
 8002f86:	2100      	movs	r1, #0
 8002f88:	50d1      	str	r1, [r2, r3]
   for(int i = 0; i < RFP_COMMAND_CNT; i++)
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2b02      	cmp	r3, #2
 8002f94:	ddf4      	ble.n	8002f80 <RFP_Init+0x2c>
   }
   for(int i = 0; i < RFP_MESSAGE_CNT; i++)
 8002f96:	2300      	movs	r3, #0
 8002f98:	60bb      	str	r3, [r7, #8]
 8002f9a:	e007      	b.n	8002fac <RFP_Init+0x58>
   {
      RfpMessageFunction[i].RfpMessageFunction = NULL;
 8002f9c:	4b0a      	ldr	r3, [pc, #40]	; (8002fc8 <RFP_Init+0x74>)
 8002f9e:	68ba      	ldr	r2, [r7, #8]
 8002fa0:	0092      	lsls	r2, r2, #2
 8002fa2:	2100      	movs	r1, #0
 8002fa4:	50d1      	str	r1, [r2, r3]
   for(int i = 0; i < RFP_MESSAGE_CNT; i++)
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	60bb      	str	r3, [r7, #8]
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	ddf4      	ble.n	8002f9c <RFP_Init+0x48>
   }
   RfpDataFunctions.RfpDataFunction = NULL;
 8002fb2:	4b06      	ldr	r3, [pc, #24]	; (8002fcc <RFP_Init+0x78>)
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
}
 8002fb8:	46c0      	nop			; (mov r8, r8)
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b004      	add	sp, #16
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	2000089c 	.word	0x2000089c
 8002fc4:	200008a0 	.word	0x200008a0
 8002fc8:	200008b0 	.word	0x200008b0
 8002fcc:	200008ac 	.word	0x200008ac

08002fd0 <RFP_ChangeState>:
static void RFP_ChangeState(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
   for(int i = 0; i < RFP_TRANSITION_TABLE_SIZE; i++)
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	607b      	str	r3, [r7, #4]
 8002fda:	e02a      	b.n	8003032 <RFP_ChangeState+0x62>
   {
      if(Rfp->State == RfpTransitionTable[i].Source && Rfp->NewEvent == RfpTransitionTable[i].Event)
 8002fdc:	4b1a      	ldr	r3, [pc, #104]	; (8003048 <RFP_ChangeState+0x78>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	7819      	ldrb	r1, [r3, #0]
 8002fe2:	481a      	ldr	r0, [pc, #104]	; (800304c <RFP_ChangeState+0x7c>)
 8002fe4:	687a      	ldr	r2, [r7, #4]
 8002fe6:	0013      	movs	r3, r2
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	189b      	adds	r3, r3, r2
 8002fec:	5c1b      	ldrb	r3, [r3, r0]
 8002fee:	4299      	cmp	r1, r3
 8002ff0:	d11c      	bne.n	800302c <RFP_ChangeState+0x5c>
 8002ff2:	4b15      	ldr	r3, [pc, #84]	; (8003048 <RFP_ChangeState+0x78>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	7859      	ldrb	r1, [r3, #1]
 8002ff8:	4814      	ldr	r0, [pc, #80]	; (800304c <RFP_ChangeState+0x7c>)
 8002ffa:	687a      	ldr	r2, [r7, #4]
 8002ffc:	0013      	movs	r3, r2
 8002ffe:	005b      	lsls	r3, r3, #1
 8003000:	189b      	adds	r3, r3, r2
 8003002:	18c3      	adds	r3, r0, r3
 8003004:	3302      	adds	r3, #2
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	4299      	cmp	r1, r3
 800300a:	d10f      	bne.n	800302c <RFP_ChangeState+0x5c>
      {
         Rfp->State    = RfpTransitionTable[i].Destination;
 800300c:	4b0e      	ldr	r3, [pc, #56]	; (8003048 <RFP_ChangeState+0x78>)
 800300e:	6819      	ldr	r1, [r3, #0]
 8003010:	480e      	ldr	r0, [pc, #56]	; (800304c <RFP_ChangeState+0x7c>)
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	0013      	movs	r3, r2
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	189b      	adds	r3, r3, r2
 800301a:	18c3      	adds	r3, r0, r3
 800301c:	3301      	adds	r3, #1
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	700b      	strb	r3, [r1, #0]
         Rfp->NewEvent = RFP_EVENT_NOTHING;
 8003022:	4b09      	ldr	r3, [pc, #36]	; (8003048 <RFP_ChangeState+0x78>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2200      	movs	r2, #0
 8003028:	705a      	strb	r2, [r3, #1]
         return;
 800302a:	e009      	b.n	8003040 <RFP_ChangeState+0x70>
   for(int i = 0; i < RFP_TRANSITION_TABLE_SIZE; i++)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3301      	adds	r3, #1
 8003030:	607b      	str	r3, [r7, #4]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2b0b      	cmp	r3, #11
 8003036:	d9d1      	bls.n	8002fdc <RFP_ChangeState+0xc>
      }
   }
   Rfp->NewEvent = RFP_EVENT_NOTHING;
 8003038:	4b03      	ldr	r3, [pc, #12]	; (8003048 <RFP_ChangeState+0x78>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2200      	movs	r2, #0
 800303e:	705a      	strb	r2, [r3, #1]
}
 8003040:	46bd      	mov	sp, r7
 8003042:	b002      	add	sp, #8
 8003044:	bd80      	pop	{r7, pc}
 8003046:	46c0      	nop			; (mov r8, r8)
 8003048:	2000089c 	.word	0x2000089c
 800304c:	200000c4 	.word	0x200000c4

08003050 <RFP_RegisterCommandFunction>:
void RFP_RegisterCommandFunction(RFPCommands_TypeDef Command, void (*Callback)(uint8_t *, uint32_t, uint32_t))
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	0002      	movs	r2, r0
 8003058:	6039      	str	r1, [r7, #0]
 800305a:	1dfb      	adds	r3, r7, #7
 800305c:	701a      	strb	r2, [r3, #0]
   RfpCommandFunction[Command - 1].RfpCommandFunction = Callback;
 800305e:	1dfb      	adds	r3, r7, #7
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	1e5a      	subs	r2, r3, #1
 8003064:	4b03      	ldr	r3, [pc, #12]	; (8003074 <RFP_RegisterCommandFunction+0x24>)
 8003066:	0092      	lsls	r2, r2, #2
 8003068:	6839      	ldr	r1, [r7, #0]
 800306a:	50d1      	str	r1, [r2, r3]
}
 800306c:	46c0      	nop			; (mov r8, r8)
 800306e:	46bd      	mov	sp, r7
 8003070:	b002      	add	sp, #8
 8003072:	bd80      	pop	{r7, pc}
 8003074:	200008a0 	.word	0x200008a0

08003078 <RFP_InterruptTask>:
void RFP_RegisterMessageFunction(RFPMessage_TypeDef Message, void (*Callback)(uint8_t *, uint32_t, uint32_t))
{
   RfpMessageFunction[Message - 1].RfpMessageFunction = Callback;
}
void RFP_InterruptTask(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
   Rfp->NewDataFlag = RFP_NEW_DATA_FLAG_SET;
 800307c:	4b03      	ldr	r3, [pc, #12]	; (800308c <RFP_InterruptTask+0x14>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	2201      	movs	r2, #1
 8003082:	711a      	strb	r2, [r3, #4]
}
 8003084:	46c0      	nop			; (mov r8, r8)
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	46c0      	nop			; (mov r8, r8)
 800308c:	2000089c 	.word	0x2000089c

08003090 <RFP_SendResponseFunction>:
   RfpDataTransmit[3 + Length + 3] = (crc & 0xff);
   Rfp->SendFlag                   = RFP_SEND_FLAG_SET;
   Rfp->DataSizeTransmit           = 3 + Length + 4;
}
static void RFP_SendResponseFunction(RFPMessageType_TypeDef Response)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	0002      	movs	r2, r0
 8003098:	1dfb      	adds	r3, r7, #7
 800309a:	701a      	strb	r2, [r3, #0]
   HAL_Delay(200);
 800309c:	20c8      	movs	r0, #200	; 0xc8
 800309e:	f000 fe6d 	bl	8003d7c <HAL_Delay>
   RfpDataTransmit[0] = Rfp->SourceMessage;
 80030a2:	4b1b      	ldr	r3, [pc, #108]	; (8003110 <RFP_SendResponseFunction+0x80>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	7c1a      	ldrb	r2, [r3, #16]
 80030a8:	4b1a      	ldr	r3, [pc, #104]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030aa:	701a      	strb	r2, [r3, #0]
   RfpDataTransmit[1] = Rfp->DeviceType;
 80030ac:	4b18      	ldr	r3, [pc, #96]	; (8003110 <RFP_SendResponseFunction+0x80>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	795a      	ldrb	r2, [r3, #5]
 80030b2:	4b18      	ldr	r3, [pc, #96]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030b4:	705a      	strb	r2, [r3, #1]
   RfpDataTransmit[2] = RFP_MESSAGE;
 80030b6:	4b17      	ldr	r3, [pc, #92]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030b8:	2203      	movs	r2, #3
 80030ba:	709a      	strb	r2, [r3, #2]
   RfpDataTransmit[3] = Response;
 80030bc:	4b15      	ldr	r3, [pc, #84]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030be:	1dfa      	adds	r2, r7, #7
 80030c0:	7812      	ldrb	r2, [r2, #0]
 80030c2:	70da      	strb	r2, [r3, #3]
   uint32_t crc       = Crc(CRC_INITIAL_VALUE, 4, RfpDataTransmit);
 80030c4:	4a13      	ldr	r2, [pc, #76]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030c6:	2301      	movs	r3, #1
 80030c8:	425b      	negs	r3, r3
 80030ca:	2104      	movs	r1, #4
 80030cc:	0018      	movs	r0, r3
 80030ce:	f7ff fc5d 	bl	800298c <Crc>
 80030d2:	0003      	movs	r3, r0
 80030d4:	60fb      	str	r3, [r7, #12]
   RfpDataTransmit[4] = ((crc >> 24) & 0xff);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	0e1b      	lsrs	r3, r3, #24
 80030da:	b2da      	uxtb	r2, r3
 80030dc:	4b0d      	ldr	r3, [pc, #52]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030de:	711a      	strb	r2, [r3, #4]
   RfpDataTransmit[5] = ((crc >> 16) & 0xff);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	0c1b      	lsrs	r3, r3, #16
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	4b0b      	ldr	r3, [pc, #44]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030e8:	715a      	strb	r2, [r3, #5]
   RfpDataTransmit[6] = ((crc >> 8) & 0xff);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	0a1b      	lsrs	r3, r3, #8
 80030ee:	b2da      	uxtb	r2, r3
 80030f0:	4b08      	ldr	r3, [pc, #32]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030f2:	719a      	strb	r2, [r3, #6]
   RfpDataTransmit[7] = (crc & 0xff);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	b2da      	uxtb	r2, r3
 80030f8:	4b06      	ldr	r3, [pc, #24]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030fa:	71da      	strb	r2, [r3, #7]
   HC12_TransmitData(RfpDataTransmit, 8);
 80030fc:	4b05      	ldr	r3, [pc, #20]	; (8003114 <RFP_SendResponseFunction+0x84>)
 80030fe:	2108      	movs	r1, #8
 8003100:	0018      	movs	r0, r3
 8003102:	f7fe fcfd 	bl	8001b00 <HC12_TransmitData>
}
 8003106:	46c0      	nop			; (mov r8, r8)
 8003108:	46bd      	mov	sp, r7
 800310a:	b004      	add	sp, #16
 800310c:	bd80      	pop	{r7, pc}
 800310e:	46c0      	nop			; (mov r8, r8)
 8003110:	2000089c 	.word	0x2000089c
 8003114:	20000838 	.word	0x20000838

08003118 <RFP_InitializeFunction>:
static void RFP_InitializeFunction(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
   Rfp->NewEvent = RFP_EVENT_END_INITIALIZE;
 800311c:	4b0a      	ldr	r3, [pc, #40]	; (8003148 <RFP_InitializeFunction+0x30>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2202      	movs	r2, #2
 8003122:	705a      	strb	r2, [r3, #1]
   HC12_ExitCommandMode();
 8003124:	f7fe fcde 	bl	8001ae4 <HC12_ExitCommandMode>
   HC12_Init(Rfp, RfpDataRecive);
 8003128:	4b07      	ldr	r3, [pc, #28]	; (8003148 <RFP_InitializeFunction+0x30>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a07      	ldr	r2, [pc, #28]	; (800314c <RFP_InitializeFunction+0x34>)
 800312e:	0011      	movs	r1, r2
 8003130:	0018      	movs	r0, r3
 8003132:	f7fe fd0b 	bl	8001b4c <HC12_Init>
   HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 8003136:	4b05      	ldr	r3, [pc, #20]	; (800314c <RFP_InitializeFunction+0x34>)
 8003138:	2164      	movs	r1, #100	; 0x64
 800313a:	0018      	movs	r0, r3
 800313c:	f7fe fcf4 	bl	8001b28 <HC12_ReciveToIdleDMA>
}
 8003140:	46c0      	nop			; (mov r8, r8)
 8003142:	46bd      	mov	sp, r7
 8003144:	bd80      	pop	{r7, pc}
 8003146:	46c0      	nop			; (mov r8, r8)
 8003148:	2000089c 	.word	0x2000089c
 800314c:	200007d4 	.word	0x200007d4

08003150 <RFP_IdleFunction>:
static void RFP_IdleFunction(void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
   if(Rfp->NewDataFlag == RFP_NEW_DATA_FLAG_SET)
 8003154:	4b11      	ldr	r3, [pc, #68]	; (800319c <RFP_IdleFunction+0x4c>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	791b      	ldrb	r3, [r3, #4]
 800315a:	b2db      	uxtb	r3, r3
 800315c:	2b01      	cmp	r3, #1
 800315e:	d108      	bne.n	8003172 <RFP_IdleFunction+0x22>
   {
      Rfp->NewDataFlag = RFP_NEW_DATA_FLAG_RESET;
 8003160:	4b0e      	ldr	r3, [pc, #56]	; (800319c <RFP_IdleFunction+0x4c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2200      	movs	r2, #0
 8003166:	711a      	strb	r2, [r3, #4]
      Rfp->NewEvent    = RFP_EVENT_NEW_DATA;
 8003168:	4b0c      	ldr	r3, [pc, #48]	; (800319c <RFP_IdleFunction+0x4c>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2201      	movs	r2, #1
 800316e:	705a      	strb	r2, [r3, #1]
   {
      Rfp->SendFlag = RFP_SEND_FLAG_RESET;
      Rfp->NewEvent = RFP_EVENT_SEND;
      HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
   }
}
 8003170:	e011      	b.n	8003196 <RFP_IdleFunction+0x46>
   else if(Rfp->SendFlag == RFP_SEND_FLAG_SET)
 8003172:	4b0a      	ldr	r3, [pc, #40]	; (800319c <RFP_IdleFunction+0x4c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	7c5b      	ldrb	r3, [r3, #17]
 8003178:	2b01      	cmp	r3, #1
 800317a:	d10c      	bne.n	8003196 <RFP_IdleFunction+0x46>
      Rfp->SendFlag = RFP_SEND_FLAG_RESET;
 800317c:	4b07      	ldr	r3, [pc, #28]	; (800319c <RFP_IdleFunction+0x4c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2200      	movs	r2, #0
 8003182:	745a      	strb	r2, [r3, #17]
      Rfp->NewEvent = RFP_EVENT_SEND;
 8003184:	4b05      	ldr	r3, [pc, #20]	; (800319c <RFP_IdleFunction+0x4c>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2206      	movs	r2, #6
 800318a:	705a      	strb	r2, [r3, #1]
      HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 800318c:	4b04      	ldr	r3, [pc, #16]	; (80031a0 <RFP_IdleFunction+0x50>)
 800318e:	2164      	movs	r1, #100	; 0x64
 8003190:	0018      	movs	r0, r3
 8003192:	f7fe fcc9 	bl	8001b28 <HC12_ReciveToIdleDMA>
}
 8003196:	46c0      	nop			; (mov r8, r8)
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	2000089c 	.word	0x2000089c
 80031a0:	200007d4 	.word	0x200007d4

080031a4 <RFP_ParseFunction>:
static void RFP_ParseFunction(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
   uint32_t MessageCRC = 0;
 80031aa:	2300      	movs	r3, #0
 80031ac:	607b      	str	r3, [r7, #4]
   Rfp->SourceMessage  = RfpDataRecive[1];
 80031ae:	4b3b      	ldr	r3, [pc, #236]	; (800329c <RFP_ParseFunction+0xf8>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a3b      	ldr	r2, [pc, #236]	; (80032a0 <RFP_ParseFunction+0xfc>)
 80031b4:	7852      	ldrb	r2, [r2, #1]
 80031b6:	741a      	strb	r2, [r3, #16]
   if(RfpDataRecive[0] != Rfp->DeviceType)
 80031b8:	4b39      	ldr	r3, [pc, #228]	; (80032a0 <RFP_ParseFunction+0xfc>)
 80031ba:	781a      	ldrb	r2, [r3, #0]
 80031bc:	4b37      	ldr	r3, [pc, #220]	; (800329c <RFP_ParseFunction+0xf8>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	795b      	ldrb	r3, [r3, #5]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d00c      	beq.n	80031e0 <RFP_ParseFunction+0x3c>
   {
      Rfp->NewEvent = RFP_EVENT_ERROR;
 80031c6:	4b35      	ldr	r3, [pc, #212]	; (800329c <RFP_ParseFunction+0xf8>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2203      	movs	r2, #3
 80031cc:	705a      	strb	r2, [r3, #1]
      RFP_SendResponseFunction(RFP_ERROR);
 80031ce:	2001      	movs	r0, #1
 80031d0:	f7ff ff5e 	bl	8003090 <RFP_SendResponseFunction>
      HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 80031d4:	4b32      	ldr	r3, [pc, #200]	; (80032a0 <RFP_ParseFunction+0xfc>)
 80031d6:	2164      	movs	r1, #100	; 0x64
 80031d8:	0018      	movs	r0, r3
 80031da:	f7fe fca5 	bl	8001b28 <HC12_ReciveToIdleDMA>
               HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
            }
         }
      }
   }
}
 80031de:	e058      	b.n	8003292 <RFP_ParseFunction+0xee>
      if(Rfp->DataSize != 0)
 80031e0:	4b2e      	ldr	r3, [pc, #184]	; (800329c <RFP_ParseFunction+0xf8>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689b      	ldr	r3, [r3, #8]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d053      	beq.n	8003292 <RFP_ParseFunction+0xee>
         MessageCRC = (((uint32_t)RfpDataRecive[Rfp->DataSize - 4] << 24) | ((uint32_t)RfpDataRecive[Rfp->DataSize - 3] << 16)
 80031ea:	4b2c      	ldr	r3, [pc, #176]	; (800329c <RFP_ParseFunction+0xf8>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	3b04      	subs	r3, #4
 80031f2:	4a2b      	ldr	r2, [pc, #172]	; (80032a0 <RFP_ParseFunction+0xfc>)
 80031f4:	5cd3      	ldrb	r3, [r2, r3]
 80031f6:	061a      	lsls	r2, r3, #24
 80031f8:	4b28      	ldr	r3, [pc, #160]	; (800329c <RFP_ParseFunction+0xf8>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	3b03      	subs	r3, #3
 8003200:	4927      	ldr	r1, [pc, #156]	; (80032a0 <RFP_ParseFunction+0xfc>)
 8003202:	5ccb      	ldrb	r3, [r1, r3]
 8003204:	041b      	lsls	r3, r3, #16
 8003206:	431a      	orrs	r2, r3
                       | ((uint32_t)RfpDataRecive[Rfp->DataSize - 2] << 8) | ((uint32_t)RfpDataRecive[Rfp->DataSize - 1]));
 8003208:	4b24      	ldr	r3, [pc, #144]	; (800329c <RFP_ParseFunction+0xf8>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	3b02      	subs	r3, #2
 8003210:	4923      	ldr	r1, [pc, #140]	; (80032a0 <RFP_ParseFunction+0xfc>)
 8003212:	5ccb      	ldrb	r3, [r1, r3]
 8003214:	021b      	lsls	r3, r3, #8
 8003216:	431a      	orrs	r2, r3
 8003218:	4b20      	ldr	r3, [pc, #128]	; (800329c <RFP_ParseFunction+0xf8>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	3b01      	subs	r3, #1
 8003220:	491f      	ldr	r1, [pc, #124]	; (80032a0 <RFP_ParseFunction+0xfc>)
 8003222:	5ccb      	ldrb	r3, [r1, r3]
         MessageCRC = (((uint32_t)RfpDataRecive[Rfp->DataSize - 4] << 24) | ((uint32_t)RfpDataRecive[Rfp->DataSize - 3] << 16)
 8003224:	4313      	orrs	r3, r2
 8003226:	607b      	str	r3, [r7, #4]
         if(MessageCRC == Crc(CRC_INITIAL_VALUE, Rfp->DataSize - 4, RfpDataRecive))
 8003228:	4b1c      	ldr	r3, [pc, #112]	; (800329c <RFP_ParseFunction+0xf8>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	1f19      	subs	r1, r3, #4
 8003230:	4a1b      	ldr	r2, [pc, #108]	; (80032a0 <RFP_ParseFunction+0xfc>)
 8003232:	2301      	movs	r3, #1
 8003234:	425b      	negs	r3, r3
 8003236:	0018      	movs	r0, r3
 8003238:	f7ff fba8 	bl	800298c <Crc>
 800323c:	0002      	movs	r2, r0
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4293      	cmp	r3, r2
 8003242:	d107      	bne.n	8003254 <RFP_ParseFunction+0xb0>
            Rfp->NewEvent = RFP_EVENT_DATA_OK;
 8003244:	4b15      	ldr	r3, [pc, #84]	; (800329c <RFP_ParseFunction+0xf8>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2204      	movs	r2, #4
 800324a:	705a      	strb	r2, [r3, #1]
            RFP_SendResponseFunction(RFP_OK);
 800324c:	2004      	movs	r0, #4
 800324e:	f7ff ff1f 	bl	8003090 <RFP_SendResponseFunction>
}
 8003252:	e01e      	b.n	8003292 <RFP_ParseFunction+0xee>
            if(RepareMessage(MessageCRC, RfpDataRecive, Rfp->DataSize) == CRC_OK)
 8003254:	4b11      	ldr	r3, [pc, #68]	; (800329c <RFP_ParseFunction+0xf8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	4911      	ldr	r1, [pc, #68]	; (80032a0 <RFP_ParseFunction+0xfc>)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	0018      	movs	r0, r3
 8003260:	f7ff fbe2 	bl	8002a28 <RepareMessage>
 8003264:	0003      	movs	r3, r0
 8003266:	2b01      	cmp	r3, #1
 8003268:	d107      	bne.n	800327a <RFP_ParseFunction+0xd6>
               Rfp->NewEvent = RFP_EVENT_DATA_OK;
 800326a:	4b0c      	ldr	r3, [pc, #48]	; (800329c <RFP_ParseFunction+0xf8>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2204      	movs	r2, #4
 8003270:	705a      	strb	r2, [r3, #1]
               RFP_SendResponseFunction(RFP_OK);
 8003272:	2004      	movs	r0, #4
 8003274:	f7ff ff0c 	bl	8003090 <RFP_SendResponseFunction>
}
 8003278:	e00b      	b.n	8003292 <RFP_ParseFunction+0xee>
               Rfp->NewEvent = RFP_EVENT_ERROR;
 800327a:	4b08      	ldr	r3, [pc, #32]	; (800329c <RFP_ParseFunction+0xf8>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2203      	movs	r2, #3
 8003280:	705a      	strb	r2, [r3, #1]
               RFP_SendResponseFunction(RFP_CRC_ERROR);
 8003282:	2002      	movs	r0, #2
 8003284:	f7ff ff04 	bl	8003090 <RFP_SendResponseFunction>
               HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 8003288:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <RFP_ParseFunction+0xfc>)
 800328a:	2164      	movs	r1, #100	; 0x64
 800328c:	0018      	movs	r0, r3
 800328e:	f7fe fc4b 	bl	8001b28 <HC12_ReciveToIdleDMA>
}
 8003292:	46c0      	nop			; (mov r8, r8)
 8003294:	46bd      	mov	sp, r7
 8003296:	b002      	add	sp, #8
 8003298:	bd80      	pop	{r7, pc}
 800329a:	46c0      	nop			; (mov r8, r8)
 800329c:	2000089c 	.word	0x2000089c
 80032a0:	200007d4 	.word	0x200007d4

080032a4 <RFP_RunningFunction>:
static void RFP_RunningFunction(void)
{
 80032a4:	b5b0      	push	{r4, r5, r7, lr}
 80032a6:	af00      	add	r7, sp, #0
   switch(RfpDataRecive[2])
 80032a8:	4b29      	ldr	r3, [pc, #164]	; (8003350 <RFP_RunningFunction+0xac>)
 80032aa:	789b      	ldrb	r3, [r3, #2]
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d029      	beq.n	8003304 <RFP_RunningFunction+0x60>
 80032b0:	dc3e      	bgt.n	8003330 <RFP_RunningFunction+0x8c>
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d002      	beq.n	80032bc <RFP_RunningFunction+0x18>
 80032b6:	2b02      	cmp	r3, #2
 80032b8:	d016      	beq.n	80032e8 <RFP_RunningFunction+0x44>
         }
         break;
      }
      default:
      {
         break;
 80032ba:	e039      	b.n	8003330 <RFP_RunningFunction+0x8c>
         if(RfpCommandFunction[RfpDataRecive[3] - 1].RfpCommandFunction != NULL)
 80032bc:	4b24      	ldr	r3, [pc, #144]	; (8003350 <RFP_RunningFunction+0xac>)
 80032be:	78db      	ldrb	r3, [r3, #3]
 80032c0:	1e5a      	subs	r2, r3, #1
 80032c2:	4b24      	ldr	r3, [pc, #144]	; (8003354 <RFP_RunningFunction+0xb0>)
 80032c4:	0092      	lsls	r2, r2, #2
 80032c6:	58d3      	ldr	r3, [r2, r3]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d033      	beq.n	8003334 <RFP_RunningFunction+0x90>
            RfpCommandFunction[RfpDataRecive[3] - 1].RfpCommandFunction(RfpDataRecive, Rfp->DataSize, 4);
 80032cc:	4b20      	ldr	r3, [pc, #128]	; (8003350 <RFP_RunningFunction+0xac>)
 80032ce:	78db      	ldrb	r3, [r3, #3]
 80032d0:	1e5a      	subs	r2, r3, #1
 80032d2:	4b20      	ldr	r3, [pc, #128]	; (8003354 <RFP_RunningFunction+0xb0>)
 80032d4:	0092      	lsls	r2, r2, #2
 80032d6:	58d4      	ldr	r4, [r2, r3]
 80032d8:	4b1f      	ldr	r3, [pc, #124]	; (8003358 <RFP_RunningFunction+0xb4>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6899      	ldr	r1, [r3, #8]
 80032de:	4b1c      	ldr	r3, [pc, #112]	; (8003350 <RFP_RunningFunction+0xac>)
 80032e0:	2204      	movs	r2, #4
 80032e2:	0018      	movs	r0, r3
 80032e4:	47a0      	blx	r4
         break;
 80032e6:	e025      	b.n	8003334 <RFP_RunningFunction+0x90>
         if(RfpDataFunctions.RfpDataFunction != NULL)
 80032e8:	4b1c      	ldr	r3, [pc, #112]	; (800335c <RFP_RunningFunction+0xb8>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d023      	beq.n	8003338 <RFP_RunningFunction+0x94>
            RfpDataFunctions.RfpDataFunction(RfpDataRecive, Rfp->DataSize, 4);
 80032f0:	4b1a      	ldr	r3, [pc, #104]	; (800335c <RFP_RunningFunction+0xb8>)
 80032f2:	681c      	ldr	r4, [r3, #0]
 80032f4:	4b18      	ldr	r3, [pc, #96]	; (8003358 <RFP_RunningFunction+0xb4>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6899      	ldr	r1, [r3, #8]
 80032fa:	4b15      	ldr	r3, [pc, #84]	; (8003350 <RFP_RunningFunction+0xac>)
 80032fc:	2204      	movs	r2, #4
 80032fe:	0018      	movs	r0, r3
 8003300:	47a0      	blx	r4
         break;
 8003302:	e019      	b.n	8003338 <RFP_RunningFunction+0x94>
         if(RfpMessageFunction[RfpDataRecive[3] - 1].RfpMessageFunction != NULL)
 8003304:	4b12      	ldr	r3, [pc, #72]	; (8003350 <RFP_RunningFunction+0xac>)
 8003306:	78db      	ldrb	r3, [r3, #3]
 8003308:	1e5a      	subs	r2, r3, #1
 800330a:	4b15      	ldr	r3, [pc, #84]	; (8003360 <RFP_RunningFunction+0xbc>)
 800330c:	0092      	lsls	r2, r2, #2
 800330e:	58d3      	ldr	r3, [r2, r3]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d013      	beq.n	800333c <RFP_RunningFunction+0x98>
            RfpMessageFunction[RfpDataRecive[3] - 1].RfpMessageFunction(RfpDataRecive, Rfp->DataSize, 4);
 8003314:	4b0e      	ldr	r3, [pc, #56]	; (8003350 <RFP_RunningFunction+0xac>)
 8003316:	78db      	ldrb	r3, [r3, #3]
 8003318:	1e5a      	subs	r2, r3, #1
 800331a:	4b11      	ldr	r3, [pc, #68]	; (8003360 <RFP_RunningFunction+0xbc>)
 800331c:	0092      	lsls	r2, r2, #2
 800331e:	58d4      	ldr	r4, [r2, r3]
 8003320:	4b0d      	ldr	r3, [pc, #52]	; (8003358 <RFP_RunningFunction+0xb4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	6899      	ldr	r1, [r3, #8]
 8003326:	4b0a      	ldr	r3, [pc, #40]	; (8003350 <RFP_RunningFunction+0xac>)
 8003328:	2204      	movs	r2, #4
 800332a:	0018      	movs	r0, r3
 800332c:	47a0      	blx	r4
         break;
 800332e:	e005      	b.n	800333c <RFP_RunningFunction+0x98>
         break;
 8003330:	46c0      	nop			; (mov r8, r8)
 8003332:	e004      	b.n	800333e <RFP_RunningFunction+0x9a>
         break;
 8003334:	46c0      	nop			; (mov r8, r8)
 8003336:	e002      	b.n	800333e <RFP_RunningFunction+0x9a>
         break;
 8003338:	46c0      	nop			; (mov r8, r8)
 800333a:	e000      	b.n	800333e <RFP_RunningFunction+0x9a>
         break;
 800333c:	46c0      	nop			; (mov r8, r8)
      }
   }
   HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 800333e:	4b04      	ldr	r3, [pc, #16]	; (8003350 <RFP_RunningFunction+0xac>)
 8003340:	2164      	movs	r1, #100	; 0x64
 8003342:	0018      	movs	r0, r3
 8003344:	f7fe fbf0 	bl	8001b28 <HC12_ReciveToIdleDMA>
}
 8003348:	46c0      	nop			; (mov r8, r8)
 800334a:	46bd      	mov	sp, r7
 800334c:	bdb0      	pop	{r4, r5, r7, pc}
 800334e:	46c0      	nop			; (mov r8, r8)
 8003350:	200007d4 	.word	0x200007d4
 8003354:	200008a0 	.word	0x200008a0
 8003358:	2000089c 	.word	0x2000089c
 800335c:	200008ac 	.word	0x200008ac
 8003360:	200008b0 	.word	0x200008b0

08003364 <RFP_SendFunction>:
static void RFP_SendFunction(void)
{
 8003364:	b5b0      	push	{r4, r5, r7, lr}
 8003366:	af00      	add	r7, sp, #0
   if(Rfp->Cnt < 5)
 8003368:	4b17      	ldr	r3, [pc, #92]	; (80033c8 <RFP_SendFunction+0x64>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	2b04      	cmp	r3, #4
 8003370:	d81a      	bhi.n	80033a8 <RFP_SendFunction+0x44>
   {
      HAL_Delay(200);
 8003372:	20c8      	movs	r0, #200	; 0xc8
 8003374:	f000 fd02 	bl	8003d7c <HAL_Delay>
      HC12_TransmitData(RfpDataTransmit, Rfp->DataSizeTransmit);
 8003378:	4b13      	ldr	r3, [pc, #76]	; (80033c8 <RFP_SendFunction+0x64>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68da      	ldr	r2, [r3, #12]
 800337e:	4b13      	ldr	r3, [pc, #76]	; (80033cc <RFP_SendFunction+0x68>)
 8003380:	0011      	movs	r1, r2
 8003382:	0018      	movs	r0, r3
 8003384:	f7fe fbbc 	bl	8001b00 <HC12_TransmitData>
      Rfp->Cnt++;
 8003388:	4b0f      	ldr	r3, [pc, #60]	; (80033c8 <RFP_SendFunction+0x64>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	695a      	ldr	r2, [r3, #20]
 800338e:	3201      	adds	r2, #1
 8003390:	615a      	str	r2, [r3, #20]
      Rfp->NewEvent = RFP_EVENT_WAIT_FOR_RESPONSE;
 8003392:	4b0d      	ldr	r3, [pc, #52]	; (80033c8 <RFP_SendFunction+0x64>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2205      	movs	r2, #5
 8003398:	705a      	strb	r2, [r3, #1]
      Rfp->LastTick = HAL_GetTick();
 800339a:	4b0b      	ldr	r3, [pc, #44]	; (80033c8 <RFP_SendFunction+0x64>)
 800339c:	681c      	ldr	r4, [r3, #0]
 800339e:	f000 fce3 	bl	8003d68 <HAL_GetTick>
 80033a2:	0003      	movs	r3, r0
 80033a4:	61a3      	str	r3, [r4, #24]
   {
      Rfp->Cnt      = 0;
      Rfp->NewEvent = RFP_EVENT_ERROR;
      HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
   }
}
 80033a6:	e00c      	b.n	80033c2 <RFP_SendFunction+0x5e>
      Rfp->Cnt      = 0;
 80033a8:	4b07      	ldr	r3, [pc, #28]	; (80033c8 <RFP_SendFunction+0x64>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2200      	movs	r2, #0
 80033ae:	615a      	str	r2, [r3, #20]
      Rfp->NewEvent = RFP_EVENT_ERROR;
 80033b0:	4b05      	ldr	r3, [pc, #20]	; (80033c8 <RFP_SendFunction+0x64>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2203      	movs	r2, #3
 80033b6:	705a      	strb	r2, [r3, #1]
      HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 80033b8:	4b05      	ldr	r3, [pc, #20]	; (80033d0 <RFP_SendFunction+0x6c>)
 80033ba:	2164      	movs	r1, #100	; 0x64
 80033bc:	0018      	movs	r0, r3
 80033be:	f7fe fbb3 	bl	8001b28 <HC12_ReciveToIdleDMA>
}
 80033c2:	46c0      	nop			; (mov r8, r8)
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bdb0      	pop	{r4, r5, r7, pc}
 80033c8:	2000089c 	.word	0x2000089c
 80033cc:	20000838 	.word	0x20000838
 80033d0:	200007d4 	.word	0x200007d4

080033d4 <RFP_WaitForResponseFunction>:
static void RFP_WaitForResponseFunction(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
   if(HAL_GetTick() - Rfp->LastTick > 2000)
 80033d8:	f000 fcc6 	bl	8003d68 <HAL_GetTick>
 80033dc:	0002      	movs	r2, r0
 80033de:	4b0f      	ldr	r3, [pc, #60]	; (800341c <RFP_WaitForResponseFunction+0x48>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	1ad2      	subs	r2, r2, r3
 80033e6:	23fa      	movs	r3, #250	; 0xfa
 80033e8:	00db      	lsls	r3, r3, #3
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d904      	bls.n	80033f8 <RFP_WaitForResponseFunction+0x24>
   {
      Rfp->NewEvent = RFP_EVENT_ERROR;
 80033ee:	4b0b      	ldr	r3, [pc, #44]	; (800341c <RFP_WaitForResponseFunction+0x48>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2203      	movs	r2, #3
 80033f4:	705a      	strb	r2, [r3, #1]
   else if(Rfp->NewDataFlag == RFP_NEW_DATA_FLAG_SET)
   {
      Rfp->NewDataFlag = RFP_NEW_DATA_FLAG_RESET;
      Rfp->NewEvent    = RFP_EVENT_NEW_DATA;
   }
}
 80033f6:	e00d      	b.n	8003414 <RFP_WaitForResponseFunction+0x40>
   else if(Rfp->NewDataFlag == RFP_NEW_DATA_FLAG_SET)
 80033f8:	4b08      	ldr	r3, [pc, #32]	; (800341c <RFP_WaitForResponseFunction+0x48>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	791b      	ldrb	r3, [r3, #4]
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b01      	cmp	r3, #1
 8003402:	d107      	bne.n	8003414 <RFP_WaitForResponseFunction+0x40>
      Rfp->NewDataFlag = RFP_NEW_DATA_FLAG_RESET;
 8003404:	4b05      	ldr	r3, [pc, #20]	; (800341c <RFP_WaitForResponseFunction+0x48>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2200      	movs	r2, #0
 800340a:	711a      	strb	r2, [r3, #4]
      Rfp->NewEvent    = RFP_EVENT_NEW_DATA;
 800340c:	4b03      	ldr	r3, [pc, #12]	; (800341c <RFP_WaitForResponseFunction+0x48>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2201      	movs	r2, #1
 8003412:	705a      	strb	r2, [r3, #1]
}
 8003414:	46c0      	nop			; (mov r8, r8)
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	46c0      	nop			; (mov r8, r8)
 800341c:	2000089c 	.word	0x2000089c

08003420 <RFP_ParseResponseFunction>:
static void RFP_ParseResponseFunction(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
   uint32_t MessageCRC = (((uint32_t)RfpDataRecive[Rfp->DataSize - 4] << 24) | ((uint32_t)RfpDataRecive[Rfp->DataSize - 3] << 16)
 8003426:	4b54      	ldr	r3, [pc, #336]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	3b04      	subs	r3, #4
 800342e:	4a53      	ldr	r2, [pc, #332]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 8003430:	5cd3      	ldrb	r3, [r2, r3]
 8003432:	061a      	lsls	r2, r3, #24
 8003434:	4b50      	ldr	r3, [pc, #320]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	3b03      	subs	r3, #3
 800343c:	494f      	ldr	r1, [pc, #316]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 800343e:	5ccb      	ldrb	r3, [r1, r3]
 8003440:	041b      	lsls	r3, r3, #16
 8003442:	431a      	orrs	r2, r3
                          | ((uint32_t)RfpDataRecive[Rfp->DataSize - 2] << 8) | ((uint32_t)RfpDataRecive[Rfp->DataSize - 1]));
 8003444:	4b4c      	ldr	r3, [pc, #304]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	3b02      	subs	r3, #2
 800344c:	494b      	ldr	r1, [pc, #300]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 800344e:	5ccb      	ldrb	r3, [r1, r3]
 8003450:	021b      	lsls	r3, r3, #8
 8003452:	431a      	orrs	r2, r3
 8003454:	4b48      	ldr	r3, [pc, #288]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	3b01      	subs	r3, #1
 800345c:	4947      	ldr	r1, [pc, #284]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 800345e:	5ccb      	ldrb	r3, [r1, r3]
   uint32_t MessageCRC = (((uint32_t)RfpDataRecive[Rfp->DataSize - 4] << 24) | ((uint32_t)RfpDataRecive[Rfp->DataSize - 3] << 16)
 8003460:	4313      	orrs	r3, r2
 8003462:	607b      	str	r3, [r7, #4]
   if(MessageCRC == Crc(CRC_INITIAL_VALUE, Rfp->DataSize - 4, RfpDataRecive))
 8003464:	4b44      	ldr	r3, [pc, #272]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	1f19      	subs	r1, r3, #4
 800346c:	4a43      	ldr	r2, [pc, #268]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 800346e:	2301      	movs	r3, #1
 8003470:	425b      	negs	r3, r3
 8003472:	0018      	movs	r0, r3
 8003474:	f7ff fa8a 	bl	800298c <Crc>
 8003478:	0002      	movs	r2, r0
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4293      	cmp	r3, r2
 800347e:	d130      	bne.n	80034e2 <RFP_ParseResponseFunction+0xc2>
   {
      if(RfpDataRecive[0] == Rfp->DeviceType && RfpDataRecive[2] == RFP_MESSAGE)
 8003480:	4b3e      	ldr	r3, [pc, #248]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 8003482:	781a      	ldrb	r2, [r3, #0]
 8003484:	4b3c      	ldr	r3, [pc, #240]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	795b      	ldrb	r3, [r3, #5]
 800348a:	429a      	cmp	r2, r3
 800348c:	d11f      	bne.n	80034ce <RFP_ParseResponseFunction+0xae>
 800348e:	4b3b      	ldr	r3, [pc, #236]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 8003490:	789b      	ldrb	r3, [r3, #2]
 8003492:	2b03      	cmp	r3, #3
 8003494:	d11b      	bne.n	80034ce <RFP_ParseResponseFunction+0xae>
      {
         if(RfpDataRecive[3] == RFP_OK)
 8003496:	4b39      	ldr	r3, [pc, #228]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 8003498:	78db      	ldrb	r3, [r3, #3]
 800349a:	2b04      	cmp	r3, #4
 800349c:	d10d      	bne.n	80034ba <RFP_ParseResponseFunction+0x9a>
         {
            Rfp->NewEvent = RFP_EVENT_DATA_OK;
 800349e:	4b36      	ldr	r3, [pc, #216]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	2204      	movs	r2, #4
 80034a4:	705a      	strb	r2, [r3, #1]
            Rfp->Cnt      = 0;
 80034a6:	4b34      	ldr	r3, [pc, #208]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2200      	movs	r2, #0
 80034ac:	615a      	str	r2, [r3, #20]
            HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 80034ae:	4b33      	ldr	r3, [pc, #204]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 80034b0:	2164      	movs	r1, #100	; 0x64
 80034b2:	0018      	movs	r0, r3
 80034b4:	f7fe fb38 	bl	8001b28 <HC12_ReciveToIdleDMA>
         if(RfpDataRecive[3] == RFP_OK)
 80034b8:	e059      	b.n	800356e <RFP_ParseResponseFunction+0x14e>
         }
         else
         {
            Rfp->NewEvent = RFP_EVENT_ERROR;
 80034ba:	4b2f      	ldr	r3, [pc, #188]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2203      	movs	r2, #3
 80034c0:	705a      	strb	r2, [r3, #1]
            HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 80034c2:	4b2e      	ldr	r3, [pc, #184]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 80034c4:	2164      	movs	r1, #100	; 0x64
 80034c6:	0018      	movs	r0, r3
 80034c8:	f7fe fb2e 	bl	8001b28 <HC12_ReciveToIdleDMA>
         if(RfpDataRecive[3] == RFP_OK)
 80034cc:	e04f      	b.n	800356e <RFP_ParseResponseFunction+0x14e>
         }
      }
      else
      {
         Rfp->NewEvent = RFP_EVENT_ERROR;
 80034ce:	4b2a      	ldr	r3, [pc, #168]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2203      	movs	r2, #3
 80034d4:	705a      	strb	r2, [r3, #1]
         HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 80034d6:	4b29      	ldr	r3, [pc, #164]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 80034d8:	2164      	movs	r1, #100	; 0x64
 80034da:	0018      	movs	r0, r3
 80034dc:	f7fe fb24 	bl	8001b28 <HC12_ReciveToIdleDMA>
   else
   {
      HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
      Rfp->NewEvent = RFP_EVENT_ERROR;
   }
}
 80034e0:	e045      	b.n	800356e <RFP_ParseResponseFunction+0x14e>
   else if(RepareMessage(MessageCRC, RfpDataRecive, Rfp->DataSize) == CRC_OK)
 80034e2:	4b25      	ldr	r3, [pc, #148]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	4924      	ldr	r1, [pc, #144]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	0018      	movs	r0, r3
 80034ee:	f7ff fa9b 	bl	8002a28 <RepareMessage>
 80034f2:	0003      	movs	r3, r0
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d130      	bne.n	800355a <RFP_ParseResponseFunction+0x13a>
      if(RfpDataRecive[0] == Rfp->DeviceType && RfpDataRecive[2] == RFP_MESSAGE)
 80034f8:	4b20      	ldr	r3, [pc, #128]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 80034fa:	781a      	ldrb	r2, [r3, #0]
 80034fc:	4b1e      	ldr	r3, [pc, #120]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	795b      	ldrb	r3, [r3, #5]
 8003502:	429a      	cmp	r2, r3
 8003504:	d11f      	bne.n	8003546 <RFP_ParseResponseFunction+0x126>
 8003506:	4b1d      	ldr	r3, [pc, #116]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 8003508:	789b      	ldrb	r3, [r3, #2]
 800350a:	2b03      	cmp	r3, #3
 800350c:	d11b      	bne.n	8003546 <RFP_ParseResponseFunction+0x126>
         if(RfpDataRecive[3] == RFP_OK)
 800350e:	4b1b      	ldr	r3, [pc, #108]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 8003510:	78db      	ldrb	r3, [r3, #3]
 8003512:	2b04      	cmp	r3, #4
 8003514:	d10d      	bne.n	8003532 <RFP_ParseResponseFunction+0x112>
            Rfp->NewEvent = RFP_EVENT_DATA_OK;
 8003516:	4b18      	ldr	r3, [pc, #96]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2204      	movs	r2, #4
 800351c:	705a      	strb	r2, [r3, #1]
            Rfp->Cnt      = 0;
 800351e:	4b16      	ldr	r3, [pc, #88]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2200      	movs	r2, #0
 8003524:	615a      	str	r2, [r3, #20]
            HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 8003526:	4b15      	ldr	r3, [pc, #84]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 8003528:	2164      	movs	r1, #100	; 0x64
 800352a:	0018      	movs	r0, r3
 800352c:	f7fe fafc 	bl	8001b28 <HC12_ReciveToIdleDMA>
         if(RfpDataRecive[3] == RFP_OK)
 8003530:	e01d      	b.n	800356e <RFP_ParseResponseFunction+0x14e>
            Rfp->NewEvent = RFP_EVENT_ERROR;
 8003532:	4b11      	ldr	r3, [pc, #68]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2203      	movs	r2, #3
 8003538:	705a      	strb	r2, [r3, #1]
            HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 800353a:	4b10      	ldr	r3, [pc, #64]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 800353c:	2164      	movs	r1, #100	; 0x64
 800353e:	0018      	movs	r0, r3
 8003540:	f7fe faf2 	bl	8001b28 <HC12_ReciveToIdleDMA>
         if(RfpDataRecive[3] == RFP_OK)
 8003544:	e013      	b.n	800356e <RFP_ParseResponseFunction+0x14e>
         Rfp->NewEvent = RFP_EVENT_ERROR;
 8003546:	4b0c      	ldr	r3, [pc, #48]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	2203      	movs	r2, #3
 800354c:	705a      	strb	r2, [r3, #1]
         HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 800354e:	4b0b      	ldr	r3, [pc, #44]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 8003550:	2164      	movs	r1, #100	; 0x64
 8003552:	0018      	movs	r0, r3
 8003554:	f7fe fae8 	bl	8001b28 <HC12_ReciveToIdleDMA>
}
 8003558:	e009      	b.n	800356e <RFP_ParseResponseFunction+0x14e>
      HC12_ReciveToIdleDMA(RfpDataRecive, sizeof(RfpDataRecive));
 800355a:	4b08      	ldr	r3, [pc, #32]	; (800357c <RFP_ParseResponseFunction+0x15c>)
 800355c:	2164      	movs	r1, #100	; 0x64
 800355e:	0018      	movs	r0, r3
 8003560:	f7fe fae2 	bl	8001b28 <HC12_ReciveToIdleDMA>
      Rfp->NewEvent = RFP_EVENT_ERROR;
 8003564:	4b04      	ldr	r3, [pc, #16]	; (8003578 <RFP_ParseResponseFunction+0x158>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2203      	movs	r2, #3
 800356a:	705a      	strb	r2, [r3, #1]
}
 800356c:	e7ff      	b.n	800356e <RFP_ParseResponseFunction+0x14e>
 800356e:	46c0      	nop			; (mov r8, r8)
 8003570:	46bd      	mov	sp, r7
 8003572:	b002      	add	sp, #8
 8003574:	bd80      	pop	{r7, pc}
 8003576:	46c0      	nop			; (mov r8, r8)
 8003578:	2000089c 	.word	0x2000089c
 800357c:	200007d4 	.word	0x200007d4

08003580 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b082      	sub	sp, #8
 8003584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003586:	4b0f      	ldr	r3, [pc, #60]	; (80035c4 <HAL_MspInit+0x44>)
 8003588:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800358a:	4b0e      	ldr	r3, [pc, #56]	; (80035c4 <HAL_MspInit+0x44>)
 800358c:	2101      	movs	r1, #1
 800358e:	430a      	orrs	r2, r1
 8003590:	641a      	str	r2, [r3, #64]	; 0x40
 8003592:	4b0c      	ldr	r3, [pc, #48]	; (80035c4 <HAL_MspInit+0x44>)
 8003594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003596:	2201      	movs	r2, #1
 8003598:	4013      	ands	r3, r2
 800359a:	607b      	str	r3, [r7, #4]
 800359c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800359e:	4b09      	ldr	r3, [pc, #36]	; (80035c4 <HAL_MspInit+0x44>)
 80035a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035a2:	4b08      	ldr	r3, [pc, #32]	; (80035c4 <HAL_MspInit+0x44>)
 80035a4:	2180      	movs	r1, #128	; 0x80
 80035a6:	0549      	lsls	r1, r1, #21
 80035a8:	430a      	orrs	r2, r1
 80035aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80035ac:	4b05      	ldr	r3, [pc, #20]	; (80035c4 <HAL_MspInit+0x44>)
 80035ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035b0:	2380      	movs	r3, #128	; 0x80
 80035b2:	055b      	lsls	r3, r3, #21
 80035b4:	4013      	ands	r3, r2
 80035b6:	603b      	str	r3, [r7, #0]
 80035b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035ba:	46c0      	nop			; (mov r8, r8)
 80035bc:	46bd      	mov	sp, r7
 80035be:	b002      	add	sp, #8
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	40021000 	.word	0x40021000

080035c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80035cc:	e7fe      	b.n	80035cc <NMI_Handler+0x4>

080035ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035d2:	e7fe      	b.n	80035d2 <HardFault_Handler+0x4>

080035d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80035d8:	46c0      	nop			; (mov r8, r8)
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035ec:	f000 fbaa 	bl	8003d44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035f0:	46c0      	nop			; (mov r8, r8)
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80035f6:	b580      	push	{r7, lr}
 80035f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SWITCH_Pin);
 80035fa:	2380      	movs	r3, #128	; 0x80
 80035fc:	005b      	lsls	r3, r3, #1
 80035fe:	0018      	movs	r0, r3
 8003600:	f001 fdf6 	bl	80051f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003604:	46c0      	nop			; (mov r8, r8)
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003610:	4b03      	ldr	r3, [pc, #12]	; (8003620 <DMA1_Channel1_IRQHandler+0x14>)
 8003612:	0018      	movs	r0, r3
 8003614:	f001 fb0e 	bl	8004c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003618:	46c0      	nop			; (mov r8, r8)
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	46c0      	nop			; (mov r8, r8)
 8003620:	20000b24 	.word	0x20000b24

08003624 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8003628:	4b05      	ldr	r3, [pc, #20]	; (8003640 <DMA1_Channel2_3_IRQHandler+0x1c>)
 800362a:	0018      	movs	r0, r3
 800362c:	f001 fb02 	bl	8004c34 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003630:	4b04      	ldr	r3, [pc, #16]	; (8003644 <DMA1_Channel2_3_IRQHandler+0x20>)
 8003632:	0018      	movs	r0, r3
 8003634:	f001 fafe 	bl	8004c34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8003638:	46c0      	nop			; (mov r8, r8)
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	20000ac8 	.word	0x20000ac8
 8003644:	20000b80 	.word	0x20000b80

08003648 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800364c:	4b03      	ldr	r3, [pc, #12]	; (800365c <USART1_IRQHandler+0x14>)
 800364e:	0018      	movs	r0, r3
 8003650:	f003 fe2c 	bl	80072ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003654:	46c0      	nop			; (mov r8, r8)
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	46c0      	nop			; (mov r8, r8)
 800365c:	200009a0 	.word	0x200009a0

08003660 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003664:	4b03      	ldr	r3, [pc, #12]	; (8003674 <USART2_IRQHandler+0x14>)
 8003666:	0018      	movs	r0, r3
 8003668:	f003 fe20 	bl	80072ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800366c:	46c0      	nop			; (mov r8, r8)
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}
 8003672:	46c0      	nop			; (mov r8, r8)
 8003674:	20000a34 	.word	0x20000a34

08003678 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 globlal Interrupts (combined with EXTI 28).
  */
void LPUART1_IRQHandler(void)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 800367c:	4b03      	ldr	r3, [pc, #12]	; (800368c <LPUART1_IRQHandler+0x14>)
 800367e:	0018      	movs	r0, r3
 8003680:	f003 fe14 	bl	80072ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003684:	46c0      	nop			; (mov r8, r8)
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	46c0      	nop			; (mov r8, r8)
 800368c:	2000090c 	.word	0x2000090c

08003690 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
 8003694:	4b03      	ldr	r3, [pc, #12]	; (80036a4 <SystemInit+0x14>)
 8003696:	2280      	movs	r2, #128	; 0x80
 8003698:	0512      	lsls	r2, r2, #20
 800369a:	609a      	str	r2, [r3, #8]
#endif /* USER_VECT_TAB_ADDRESS */
}
 800369c:	46c0      	nop			; (mov r8, r8)
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	46c0      	nop			; (mov r8, r8)
 80036a4:	e000ed00 	.word	0xe000ed00

080036a8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036ae:	2310      	movs	r3, #16
 80036b0:	18fb      	adds	r3, r7, r3
 80036b2:	0018      	movs	r0, r3
 80036b4:	2310      	movs	r3, #16
 80036b6:	001a      	movs	r2, r3
 80036b8:	2100      	movs	r1, #0
 80036ba:	f005 f9c9 	bl	8008a50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80036be:	1d3b      	adds	r3, r7, #4
 80036c0:	0018      	movs	r0, r3
 80036c2:	230c      	movs	r3, #12
 80036c4:	001a      	movs	r2, r3
 80036c6:	2100      	movs	r1, #0
 80036c8:	f005 f9c2 	bl	8008a50 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80036cc:	4b1f      	ldr	r3, [pc, #124]	; (800374c <MX_TIM2_Init+0xa4>)
 80036ce:	2280      	movs	r2, #128	; 0x80
 80036d0:	05d2      	lsls	r2, r2, #23
 80036d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80036d4:	4b1d      	ldr	r3, [pc, #116]	; (800374c <MX_TIM2_Init+0xa4>)
 80036d6:	220f      	movs	r2, #15
 80036d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80036da:	4b1c      	ldr	r3, [pc, #112]	; (800374c <MX_TIM2_Init+0xa4>)
 80036dc:	2200      	movs	r2, #0
 80036de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80036e0:	4b1a      	ldr	r3, [pc, #104]	; (800374c <MX_TIM2_Init+0xa4>)
 80036e2:	2201      	movs	r2, #1
 80036e4:	4252      	negs	r2, r2
 80036e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80036e8:	4b18      	ldr	r3, [pc, #96]	; (800374c <MX_TIM2_Init+0xa4>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80036ee:	4b17      	ldr	r3, [pc, #92]	; (800374c <MX_TIM2_Init+0xa4>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80036f4:	4b15      	ldr	r3, [pc, #84]	; (800374c <MX_TIM2_Init+0xa4>)
 80036f6:	0018      	movs	r0, r3
 80036f8:	f003 fa2e 	bl	8006b58 <HAL_TIM_Base_Init>
 80036fc:	1e03      	subs	r3, r0, #0
 80036fe:	d001      	beq.n	8003704 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003700:	f7ff fc07 	bl	8002f12 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003704:	2110      	movs	r1, #16
 8003706:	187b      	adds	r3, r7, r1
 8003708:	2280      	movs	r2, #128	; 0x80
 800370a:	0152      	lsls	r2, r2, #5
 800370c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800370e:	187a      	adds	r2, r7, r1
 8003710:	4b0e      	ldr	r3, [pc, #56]	; (800374c <MX_TIM2_Init+0xa4>)
 8003712:	0011      	movs	r1, r2
 8003714:	0018      	movs	r0, r3
 8003716:	f003 fa77 	bl	8006c08 <HAL_TIM_ConfigClockSource>
 800371a:	1e03      	subs	r3, r0, #0
 800371c:	d001      	beq.n	8003722 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800371e:	f7ff fbf8 	bl	8002f12 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003722:	1d3b      	adds	r3, r7, #4
 8003724:	2200      	movs	r2, #0
 8003726:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003728:	1d3b      	adds	r3, r7, #4
 800372a:	2200      	movs	r2, #0
 800372c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800372e:	1d3a      	adds	r2, r7, #4
 8003730:	4b06      	ldr	r3, [pc, #24]	; (800374c <MX_TIM2_Init+0xa4>)
 8003732:	0011      	movs	r1, r2
 8003734:	0018      	movs	r0, r3
 8003736:	f003 fc59 	bl	8006fec <HAL_TIMEx_MasterConfigSynchronization>
 800373a:	1e03      	subs	r3, r0, #0
 800373c:	d001      	beq.n	8003742 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800373e:	f7ff fbe8 	bl	8002f12 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	46bd      	mov	sp, r7
 8003746:	b008      	add	sp, #32
 8003748:	bd80      	pop	{r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	200008c0 	.word	0x200008c0

08003750 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	2380      	movs	r3, #128	; 0x80
 800375e:	05db      	lsls	r3, r3, #23
 8003760:	429a      	cmp	r2, r3
 8003762:	d10b      	bne.n	800377c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003764:	4b07      	ldr	r3, [pc, #28]	; (8003784 <HAL_TIM_Base_MspInit+0x34>)
 8003766:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003768:	4b06      	ldr	r3, [pc, #24]	; (8003784 <HAL_TIM_Base_MspInit+0x34>)
 800376a:	2101      	movs	r1, #1
 800376c:	430a      	orrs	r2, r1
 800376e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003770:	4b04      	ldr	r3, [pc, #16]	; (8003784 <HAL_TIM_Base_MspInit+0x34>)
 8003772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003774:	2201      	movs	r2, #1
 8003776:	4013      	ands	r3, r2
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800377c:	46c0      	nop			; (mov r8, r8)
 800377e:	46bd      	mov	sp, r7
 8003780:	b004      	add	sp, #16
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40021000 	.word	0x40021000

08003788 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800378c:	4b25      	ldr	r3, [pc, #148]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 800378e:	4a26      	ldr	r2, [pc, #152]	; (8003828 <MX_LPUART1_UART_Init+0xa0>)
 8003790:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 2400;
 8003792:	4b24      	ldr	r3, [pc, #144]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 8003794:	2296      	movs	r2, #150	; 0x96
 8003796:	0112      	lsls	r2, r2, #4
 8003798:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800379a:	4b22      	ldr	r3, [pc, #136]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 800379c:	2200      	movs	r2, #0
 800379e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80037a0:	4b20      	ldr	r3, [pc, #128]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80037a6:	4b1f      	ldr	r3, [pc, #124]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80037ac:	4b1d      	ldr	r3, [pc, #116]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037ae:	220c      	movs	r2, #12
 80037b0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037b2:	4b1c      	ldr	r3, [pc, #112]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80037b8:	4b1a      	ldr	r3, [pc, #104]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV16;
 80037be:	4b19      	ldr	r3, [pc, #100]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037c0:	2207      	movs	r2, #7
 80037c2:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80037c4:	4b17      	ldr	r3, [pc, #92]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037c6:	2220      	movs	r2, #32
 80037c8:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80037ca:	4b16      	ldr	r3, [pc, #88]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037cc:	2280      	movs	r2, #128	; 0x80
 80037ce:	0192      	lsls	r2, r2, #6
 80037d0:	641a      	str	r2, [r3, #64]	; 0x40
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80037d2:	4b14      	ldr	r3, [pc, #80]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80037d8:	4b12      	ldr	r3, [pc, #72]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037da:	0018      	movs	r0, r3
 80037dc:	f003 fc74 	bl	80070c8 <HAL_UART_Init>
 80037e0:	1e03      	subs	r3, r0, #0
 80037e2:	d001      	beq.n	80037e8 <MX_LPUART1_UART_Init+0x60>
  {
    Error_Handler();
 80037e4:	f7ff fb95 	bl	8002f12 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80037e8:	4b0e      	ldr	r3, [pc, #56]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037ea:	2100      	movs	r1, #0
 80037ec:	0018      	movs	r0, r3
 80037ee:	f004 ffc3 	bl	8008778 <HAL_UARTEx_SetTxFifoThreshold>
 80037f2:	1e03      	subs	r3, r0, #0
 80037f4:	d001      	beq.n	80037fa <MX_LPUART1_UART_Init+0x72>
  {
    Error_Handler();
 80037f6:	f7ff fb8c 	bl	8002f12 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80037fa:	4b0a      	ldr	r3, [pc, #40]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 80037fc:	2100      	movs	r1, #0
 80037fe:	0018      	movs	r0, r3
 8003800:	f004 fffa 	bl	80087f8 <HAL_UARTEx_SetRxFifoThreshold>
 8003804:	1e03      	subs	r3, r0, #0
 8003806:	d001      	beq.n	800380c <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 8003808:	f7ff fb83 	bl	8002f12 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800380c:	4b05      	ldr	r3, [pc, #20]	; (8003824 <MX_LPUART1_UART_Init+0x9c>)
 800380e:	0018      	movs	r0, r3
 8003810:	f004 ff78 	bl	8008704 <HAL_UARTEx_DisableFifoMode>
 8003814:	1e03      	subs	r3, r0, #0
 8003816:	d001      	beq.n	800381c <MX_LPUART1_UART_Init+0x94>
  {
    Error_Handler();
 8003818:	f7ff fb7b 	bl	8002f12 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800381c:	46c0      	nop			; (mov r8, r8)
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
 8003822:	46c0      	nop			; (mov r8, r8)
 8003824:	2000090c 	.word	0x2000090c
 8003828:	40008000 	.word	0x40008000

0800382c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003830:	4b23      	ldr	r3, [pc, #140]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003832:	4a24      	ldr	r2, [pc, #144]	; (80038c4 <MX_USART1_UART_Init+0x98>)
 8003834:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2400;
 8003836:	4b22      	ldr	r3, [pc, #136]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003838:	2296      	movs	r2, #150	; 0x96
 800383a:	0112      	lsls	r2, r2, #4
 800383c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800383e:	4b20      	ldr	r3, [pc, #128]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003840:	2200      	movs	r2, #0
 8003842:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003844:	4b1e      	ldr	r3, [pc, #120]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003846:	2200      	movs	r2, #0
 8003848:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800384a:	4b1d      	ldr	r3, [pc, #116]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 800384c:	2200      	movs	r2, #0
 800384e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003850:	4b1b      	ldr	r3, [pc, #108]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003852:	220c      	movs	r2, #12
 8003854:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003856:	4b1a      	ldr	r3, [pc, #104]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003858:	2200      	movs	r2, #0
 800385a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800385c:	4b18      	ldr	r3, [pc, #96]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 800385e:	2200      	movs	r2, #0
 8003860:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003862:	4b17      	ldr	r3, [pc, #92]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003864:	2200      	movs	r2, #0
 8003866:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003868:	4b15      	ldr	r3, [pc, #84]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 800386a:	2200      	movs	r2, #0
 800386c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800386e:	4b14      	ldr	r3, [pc, #80]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003870:	2200      	movs	r2, #0
 8003872:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003874:	4b12      	ldr	r3, [pc, #72]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003876:	0018      	movs	r0, r3
 8003878:	f003 fc26 	bl	80070c8 <HAL_UART_Init>
 800387c:	1e03      	subs	r3, r0, #0
 800387e:	d001      	beq.n	8003884 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003880:	f7ff fb47 	bl	8002f12 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003884:	4b0e      	ldr	r3, [pc, #56]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003886:	2100      	movs	r1, #0
 8003888:	0018      	movs	r0, r3
 800388a:	f004 ff75 	bl	8008778 <HAL_UARTEx_SetTxFifoThreshold>
 800388e:	1e03      	subs	r3, r0, #0
 8003890:	d001      	beq.n	8003896 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003892:	f7ff fb3e 	bl	8002f12 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003896:	4b0a      	ldr	r3, [pc, #40]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 8003898:	2100      	movs	r1, #0
 800389a:	0018      	movs	r0, r3
 800389c:	f004 ffac 	bl	80087f8 <HAL_UARTEx_SetRxFifoThreshold>
 80038a0:	1e03      	subs	r3, r0, #0
 80038a2:	d001      	beq.n	80038a8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80038a4:	f7ff fb35 	bl	8002f12 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80038a8:	4b05      	ldr	r3, [pc, #20]	; (80038c0 <MX_USART1_UART_Init+0x94>)
 80038aa:	0018      	movs	r0, r3
 80038ac:	f004 ff2a 	bl	8008704 <HAL_UARTEx_DisableFifoMode>
 80038b0:	1e03      	subs	r3, r0, #0
 80038b2:	d001      	beq.n	80038b8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80038b4:	f7ff fb2d 	bl	8002f12 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80038b8:	46c0      	nop			; (mov r8, r8)
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	46c0      	nop			; (mov r8, r8)
 80038c0:	200009a0 	.word	0x200009a0
 80038c4:	40013800 	.word	0x40013800

080038c8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80038cc:	4b18      	ldr	r3, [pc, #96]	; (8003930 <MX_USART2_UART_Init+0x68>)
 80038ce:	4a19      	ldr	r2, [pc, #100]	; (8003934 <MX_USART2_UART_Init+0x6c>)
 80038d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80038d2:	4b17      	ldr	r3, [pc, #92]	; (8003930 <MX_USART2_UART_Init+0x68>)
 80038d4:	2296      	movs	r2, #150	; 0x96
 80038d6:	0192      	lsls	r2, r2, #6
 80038d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80038da:	4b15      	ldr	r3, [pc, #84]	; (8003930 <MX_USART2_UART_Init+0x68>)
 80038dc:	2200      	movs	r2, #0
 80038de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80038e0:	4b13      	ldr	r3, [pc, #76]	; (8003930 <MX_USART2_UART_Init+0x68>)
 80038e2:	2200      	movs	r2, #0
 80038e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80038e6:	4b12      	ldr	r3, [pc, #72]	; (8003930 <MX_USART2_UART_Init+0x68>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80038ec:	4b10      	ldr	r3, [pc, #64]	; (8003930 <MX_USART2_UART_Init+0x68>)
 80038ee:	220c      	movs	r2, #12
 80038f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038f2:	4b0f      	ldr	r3, [pc, #60]	; (8003930 <MX_USART2_UART_Init+0x68>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80038f8:	4b0d      	ldr	r3, [pc, #52]	; (8003930 <MX_USART2_UART_Init+0x68>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80038fe:	4b0c      	ldr	r3, [pc, #48]	; (8003930 <MX_USART2_UART_Init+0x68>)
 8003900:	2200      	movs	r2, #0
 8003902:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003904:	4b0a      	ldr	r3, [pc, #40]	; (8003930 <MX_USART2_UART_Init+0x68>)
 8003906:	2200      	movs	r2, #0
 8003908:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 800390a:	4b09      	ldr	r3, [pc, #36]	; (8003930 <MX_USART2_UART_Init+0x68>)
 800390c:	2208      	movs	r2, #8
 800390e:	629a      	str	r2, [r3, #40]	; 0x28
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8003910:	4b07      	ldr	r3, [pc, #28]	; (8003930 <MX_USART2_UART_Init+0x68>)
 8003912:	2280      	movs	r2, #128	; 0x80
 8003914:	0212      	lsls	r2, r2, #8
 8003916:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003918:	4b05      	ldr	r3, [pc, #20]	; (8003930 <MX_USART2_UART_Init+0x68>)
 800391a:	0018      	movs	r0, r3
 800391c:	f003 fbd4 	bl	80070c8 <HAL_UART_Init>
 8003920:	1e03      	subs	r3, r0, #0
 8003922:	d001      	beq.n	8003928 <MX_USART2_UART_Init+0x60>
  {
    Error_Handler();
 8003924:	f7ff faf5 	bl	8002f12 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003928:	46c0      	nop			; (mov r8, r8)
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	46c0      	nop			; (mov r8, r8)
 8003930:	20000a34 	.word	0x20000a34
 8003934:	40004400 	.word	0x40004400

08003938 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003938:	b590      	push	{r4, r7, lr}
 800393a:	b099      	sub	sp, #100	; 0x64
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003940:	234c      	movs	r3, #76	; 0x4c
 8003942:	18fb      	adds	r3, r7, r3
 8003944:	0018      	movs	r0, r3
 8003946:	2314      	movs	r3, #20
 8003948:	001a      	movs	r2, r3
 800394a:	2100      	movs	r1, #0
 800394c:	f005 f880 	bl	8008a50 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003950:	2420      	movs	r4, #32
 8003952:	193b      	adds	r3, r7, r4
 8003954:	0018      	movs	r0, r3
 8003956:	232c      	movs	r3, #44	; 0x2c
 8003958:	001a      	movs	r2, r3
 800395a:	2100      	movs	r1, #0
 800395c:	f005 f878 	bl	8008a50 <memset>
  if(uartHandle->Instance==LPUART1)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4aa3      	ldr	r2, [pc, #652]	; (8003bf4 <HAL_UART_MspInit+0x2bc>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d16b      	bne.n	8003a42 <HAL_UART_MspInit+0x10a>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800396a:	193b      	adds	r3, r7, r4
 800396c:	2210      	movs	r2, #16
 800396e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_HSI;
 8003970:	193b      	adds	r3, r7, r4
 8003972:	2280      	movs	r2, #128	; 0x80
 8003974:	0112      	lsls	r2, r2, #4
 8003976:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003978:	193b      	adds	r3, r7, r4
 800397a:	0018      	movs	r0, r3
 800397c:	f002 ff54 	bl	8006828 <HAL_RCCEx_PeriphCLKConfig>
 8003980:	1e03      	subs	r3, r0, #0
 8003982:	d001      	beq.n	8003988 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8003984:	f7ff fac5 	bl	8002f12 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8003988:	4b9b      	ldr	r3, [pc, #620]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 800398a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800398c:	4b9a      	ldr	r3, [pc, #616]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 800398e:	2180      	movs	r1, #128	; 0x80
 8003990:	0349      	lsls	r1, r1, #13
 8003992:	430a      	orrs	r2, r1
 8003994:	63da      	str	r2, [r3, #60]	; 0x3c
 8003996:	4b98      	ldr	r3, [pc, #608]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003998:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800399a:	2380      	movs	r3, #128	; 0x80
 800399c:	035b      	lsls	r3, r3, #13
 800399e:	4013      	ands	r3, r2
 80039a0:	61fb      	str	r3, [r7, #28]
 80039a2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039a4:	4b94      	ldr	r3, [pc, #592]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 80039a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039a8:	4b93      	ldr	r3, [pc, #588]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 80039aa:	2101      	movs	r1, #1
 80039ac:	430a      	orrs	r2, r1
 80039ae:	635a      	str	r2, [r3, #52]	; 0x34
 80039b0:	4b91      	ldr	r3, [pc, #580]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 80039b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b4:	2201      	movs	r2, #1
 80039b6:	4013      	ands	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
 80039ba:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80039bc:	214c      	movs	r1, #76	; 0x4c
 80039be:	187b      	adds	r3, r7, r1
 80039c0:	220c      	movs	r2, #12
 80039c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c4:	187b      	adds	r3, r7, r1
 80039c6:	2202      	movs	r2, #2
 80039c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ca:	187b      	adds	r3, r7, r1
 80039cc:	2200      	movs	r2, #0
 80039ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039d0:	187b      	adds	r3, r7, r1
 80039d2:	2200      	movs	r2, #0
 80039d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80039d6:	187b      	adds	r3, r7, r1
 80039d8:	2206      	movs	r2, #6
 80039da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039dc:	187a      	adds	r2, r7, r1
 80039de:	23a0      	movs	r3, #160	; 0xa0
 80039e0:	05db      	lsls	r3, r3, #23
 80039e2:	0011      	movs	r1, r2
 80039e4:	0018      	movs	r0, r3
 80039e6:	f001 fa67 	bl	8004eb8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 80039ea:	4b84      	ldr	r3, [pc, #528]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 80039ec:	4a84      	ldr	r2, [pc, #528]	; (8003c00 <HAL_UART_MspInit+0x2c8>)
 80039ee:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 80039f0:	4b82      	ldr	r3, [pc, #520]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 80039f2:	220e      	movs	r2, #14
 80039f4:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039f6:	4b81      	ldr	r3, [pc, #516]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039fc:	4b7f      	ldr	r3, [pc, #508]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 80039fe:	2200      	movs	r2, #0
 8003a00:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a02:	4b7e      	ldr	r3, [pc, #504]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 8003a04:	2280      	movs	r2, #128	; 0x80
 8003a06:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a08:	4b7c      	ldr	r3, [pc, #496]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a0e:	4b7b      	ldr	r3, [pc, #492]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 8003a10:	2200      	movs	r2, #0
 8003a12:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8003a14:	4b79      	ldr	r3, [pc, #484]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 8003a16:	2200      	movs	r2, #0
 8003a18:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003a1a:	4b78      	ldr	r3, [pc, #480]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 8003a1c:	22c0      	movs	r2, #192	; 0xc0
 8003a1e:	0192      	lsls	r2, r2, #6
 8003a20:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8003a22:	4b76      	ldr	r3, [pc, #472]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 8003a24:	0018      	movs	r0, r3
 8003a26:	f000 ff29 	bl	800487c <HAL_DMA_Init>
 8003a2a:	1e03      	subs	r3, r0, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 8003a2e:	f7ff fa70 	bl	8002f12 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2180      	movs	r1, #128	; 0x80
 8003a36:	4a71      	ldr	r2, [pc, #452]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 8003a38:	505a      	str	r2, [r3, r1]
 8003a3a:	4b70      	ldr	r3, [pc, #448]	; (8003bfc <HAL_UART_MspInit+0x2c4>)
 8003a3c:	687a      	ldr	r2, [r7, #4]
 8003a3e:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003a40:	e0d3      	b.n	8003bea <HAL_UART_MspInit+0x2b2>
  else if(uartHandle->Instance==USART1)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a6f      	ldr	r2, [pc, #444]	; (8003c04 <HAL_UART_MspInit+0x2cc>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d16c      	bne.n	8003b26 <HAL_UART_MspInit+0x1ee>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003a4c:	2120      	movs	r1, #32
 8003a4e:	187b      	adds	r3, r7, r1
 8003a50:	2201      	movs	r2, #1
 8003a52:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003a54:	187b      	adds	r3, r7, r1
 8003a56:	2200      	movs	r2, #0
 8003a58:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a5a:	187b      	adds	r3, r7, r1
 8003a5c:	0018      	movs	r0, r3
 8003a5e:	f002 fee3 	bl	8006828 <HAL_RCCEx_PeriphCLKConfig>
 8003a62:	1e03      	subs	r3, r0, #0
 8003a64:	d001      	beq.n	8003a6a <HAL_UART_MspInit+0x132>
      Error_Handler();
 8003a66:	f7ff fa54 	bl	8002f12 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a6a:	4b63      	ldr	r3, [pc, #396]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003a6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a6e:	4b62      	ldr	r3, [pc, #392]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003a70:	2180      	movs	r1, #128	; 0x80
 8003a72:	01c9      	lsls	r1, r1, #7
 8003a74:	430a      	orrs	r2, r1
 8003a76:	641a      	str	r2, [r3, #64]	; 0x40
 8003a78:	4b5f      	ldr	r3, [pc, #380]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003a7a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a7c:	2380      	movs	r3, #128	; 0x80
 8003a7e:	01db      	lsls	r3, r3, #7
 8003a80:	4013      	ands	r3, r2
 8003a82:	617b      	str	r3, [r7, #20]
 8003a84:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a86:	4b5c      	ldr	r3, [pc, #368]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003a88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003a8a:	4b5b      	ldr	r3, [pc, #364]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003a8c:	2101      	movs	r1, #1
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	635a      	str	r2, [r3, #52]	; 0x34
 8003a92:	4b59      	ldr	r3, [pc, #356]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a96:	2201      	movs	r2, #1
 8003a98:	4013      	ands	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]
 8003a9c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003a9e:	214c      	movs	r1, #76	; 0x4c
 8003aa0:	187b      	adds	r3, r7, r1
 8003aa2:	22c0      	movs	r2, #192	; 0xc0
 8003aa4:	00d2      	lsls	r2, r2, #3
 8003aa6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003aa8:	187b      	adds	r3, r7, r1
 8003aaa:	2202      	movs	r2, #2
 8003aac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aae:	187b      	adds	r3, r7, r1
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ab4:	187b      	adds	r3, r7, r1
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003aba:	187b      	adds	r3, r7, r1
 8003abc:	2201      	movs	r2, #1
 8003abe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac0:	187a      	adds	r2, r7, r1
 8003ac2:	23a0      	movs	r3, #160	; 0xa0
 8003ac4:	05db      	lsls	r3, r3, #23
 8003ac6:	0011      	movs	r1, r2
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f001 f9f5 	bl	8004eb8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8003ace:	4b4e      	ldr	r3, [pc, #312]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003ad0:	4a4e      	ldr	r2, [pc, #312]	; (8003c0c <HAL_UART_MspInit+0x2d4>)
 8003ad2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003ad4:	4b4c      	ldr	r3, [pc, #304]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003ad6:	2232      	movs	r2, #50	; 0x32
 8003ad8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ada:	4b4b      	ldr	r3, [pc, #300]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ae0:	4b49      	ldr	r3, [pc, #292]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ae6:	4b48      	ldr	r3, [pc, #288]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003ae8:	2280      	movs	r2, #128	; 0x80
 8003aea:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aec:	4b46      	ldr	r3, [pc, #280]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003aee:	2200      	movs	r2, #0
 8003af0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003af2:	4b45      	ldr	r3, [pc, #276]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003af8:	4b43      	ldr	r3, [pc, #268]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003afe:	4b42      	ldr	r3, [pc, #264]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003b00:	22c0      	movs	r2, #192	; 0xc0
 8003b02:	0192      	lsls	r2, r2, #6
 8003b04:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003b06:	4b40      	ldr	r3, [pc, #256]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003b08:	0018      	movs	r0, r3
 8003b0a:	f000 feb7 	bl	800487c <HAL_DMA_Init>
 8003b0e:	1e03      	subs	r3, r0, #0
 8003b10:	d001      	beq.n	8003b16 <HAL_UART_MspInit+0x1de>
      Error_Handler();
 8003b12:	f7ff f9fe 	bl	8002f12 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2180      	movs	r1, #128	; 0x80
 8003b1a:	4a3b      	ldr	r2, [pc, #236]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003b1c:	505a      	str	r2, [r3, r1]
 8003b1e:	4b3a      	ldr	r3, [pc, #232]	; (8003c08 <HAL_UART_MspInit+0x2d0>)
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b24:	e061      	b.n	8003bea <HAL_UART_MspInit+0x2b2>
  else if(uartHandle->Instance==USART2)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a39      	ldr	r2, [pc, #228]	; (8003c10 <HAL_UART_MspInit+0x2d8>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d15c      	bne.n	8003bea <HAL_UART_MspInit+0x2b2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003b30:	4b31      	ldr	r3, [pc, #196]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003b32:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b34:	4b30      	ldr	r3, [pc, #192]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003b36:	2180      	movs	r1, #128	; 0x80
 8003b38:	0289      	lsls	r1, r1, #10
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b3e:	4b2e      	ldr	r3, [pc, #184]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003b40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b42:	2380      	movs	r3, #128	; 0x80
 8003b44:	029b      	lsls	r3, r3, #10
 8003b46:	4013      	ands	r3, r2
 8003b48:	60fb      	str	r3, [r7, #12]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4c:	4b2a      	ldr	r3, [pc, #168]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003b4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b50:	4b29      	ldr	r3, [pc, #164]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003b52:	2101      	movs	r1, #1
 8003b54:	430a      	orrs	r2, r1
 8003b56:	635a      	str	r2, [r3, #52]	; 0x34
 8003b58:	4b27      	ldr	r3, [pc, #156]	; (8003bf8 <HAL_UART_MspInit+0x2c0>)
 8003b5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	4013      	ands	r3, r2
 8003b60:	60bb      	str	r3, [r7, #8]
 8003b62:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003b64:	214c      	movs	r1, #76	; 0x4c
 8003b66:	187b      	adds	r3, r7, r1
 8003b68:	22c0      	movs	r2, #192	; 0xc0
 8003b6a:	0212      	lsls	r2, r2, #8
 8003b6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b6e:	187b      	adds	r3, r7, r1
 8003b70:	2202      	movs	r2, #2
 8003b72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b74:	187b      	adds	r3, r7, r1
 8003b76:	2200      	movs	r2, #0
 8003b78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b7a:	187b      	adds	r3, r7, r1
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003b80:	187b      	adds	r3, r7, r1
 8003b82:	2201      	movs	r2, #1
 8003b84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b86:	187a      	adds	r2, r7, r1
 8003b88:	23a0      	movs	r3, #160	; 0xa0
 8003b8a:	05db      	lsls	r3, r3, #23
 8003b8c:	0011      	movs	r1, r2
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f001 f992 	bl	8004eb8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel3;
 8003b94:	4b1f      	ldr	r3, [pc, #124]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003b96:	4a20      	ldr	r2, [pc, #128]	; (8003c18 <HAL_UART_MspInit+0x2e0>)
 8003b98:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003b9a:	4b1e      	ldr	r3, [pc, #120]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003b9c:	2234      	movs	r2, #52	; 0x34
 8003b9e:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ba0:	4b1c      	ldr	r3, [pc, #112]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ba6:	4b1b      	ldr	r3, [pc, #108]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003bac:	4b19      	ldr	r3, [pc, #100]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003bae:	2280      	movs	r2, #128	; 0x80
 8003bb0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bb2:	4b18      	ldr	r3, [pc, #96]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bb8:	4b16      	ldr	r3, [pc, #88]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003bbe:	4b15      	ldr	r3, [pc, #84]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003bc4:	4b13      	ldr	r3, [pc, #76]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003bc6:	22c0      	movs	r2, #192	; 0xc0
 8003bc8:	0192      	lsls	r2, r2, #6
 8003bca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003bcc:	4b11      	ldr	r3, [pc, #68]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003bce:	0018      	movs	r0, r3
 8003bd0:	f000 fe54 	bl	800487c <HAL_DMA_Init>
 8003bd4:	1e03      	subs	r3, r0, #0
 8003bd6:	d001      	beq.n	8003bdc <HAL_UART_MspInit+0x2a4>
      Error_Handler();
 8003bd8:	f7ff f99b 	bl	8002f12 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2180      	movs	r1, #128	; 0x80
 8003be0:	4a0c      	ldr	r2, [pc, #48]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003be2:	505a      	str	r2, [r3, r1]
 8003be4:	4b0b      	ldr	r3, [pc, #44]	; (8003c14 <HAL_UART_MspInit+0x2dc>)
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b019      	add	sp, #100	; 0x64
 8003bf0:	bd90      	pop	{r4, r7, pc}
 8003bf2:	46c0      	nop			; (mov r8, r8)
 8003bf4:	40008000 	.word	0x40008000
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	20000ac8 	.word	0x20000ac8
 8003c00:	4002001c 	.word	0x4002001c
 8003c04:	40013800 	.word	0x40013800
 8003c08:	20000b24 	.word	0x20000b24
 8003c0c:	40020008 	.word	0x40020008
 8003c10:	40004400 	.word	0x40004400
 8003c14:	20000b80 	.word	0x20000b80
 8003c18:	40020030 	.word	0x40020030

08003c1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003c1c:	480d      	ldr	r0, [pc, #52]	; (8003c54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003c1e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003c20:	f7ff fd36 	bl	8003690 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c24:	480c      	ldr	r0, [pc, #48]	; (8003c58 <LoopForever+0x6>)
  ldr r1, =_edata
 8003c26:	490d      	ldr	r1, [pc, #52]	; (8003c5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003c28:	4a0d      	ldr	r2, [pc, #52]	; (8003c60 <LoopForever+0xe>)
  movs r3, #0
 8003c2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c2c:	e002      	b.n	8003c34 <LoopCopyDataInit>

08003c2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c32:	3304      	adds	r3, #4

08003c34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c38:	d3f9      	bcc.n	8003c2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c3a:	4a0a      	ldr	r2, [pc, #40]	; (8003c64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c3c:	4c0a      	ldr	r4, [pc, #40]	; (8003c68 <LoopForever+0x16>)
  movs r3, #0
 8003c3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c40:	e001      	b.n	8003c46 <LoopFillZerobss>

08003c42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c44:	3204      	adds	r2, #4

08003c46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c48:	d3fb      	bcc.n	8003c42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003c4a:	f004 fedd 	bl	8008a08 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003c4e:	f7ff f8b1 	bl	8002db4 <main>

08003c52 <LoopForever>:

LoopForever:
  b LoopForever
 8003c52:	e7fe      	b.n	8003c52 <LoopForever>
  ldr   r0, =_estack
 8003c54:	20004800 	.word	0x20004800
  ldr r0, =_sdata
 8003c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c5c:	2000053c 	.word	0x2000053c
  ldr r2, =_sidata
 8003c60:	08008c74 	.word	0x08008c74
  ldr r2, =_sbss
 8003c64:	2000053c 	.word	0x2000053c
  ldr r4, =_ebss
 8003c68:	20000be4 	.word	0x20000be4

08003c6c <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003c6c:	e7fe      	b.n	8003c6c <ADC1_COMP_IRQHandler>
	...

08003c70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003c76:	1dfb      	adds	r3, r7, #7
 8003c78:	2200      	movs	r2, #0
 8003c7a:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c7c:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <HAL_Init+0x3c>)
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	4b0a      	ldr	r3, [pc, #40]	; (8003cac <HAL_Init+0x3c>)
 8003c82:	2180      	movs	r1, #128	; 0x80
 8003c84:	0049      	lsls	r1, r1, #1
 8003c86:	430a      	orrs	r2, r1
 8003c88:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003c8a:	2003      	movs	r0, #3
 8003c8c:	f000 f810 	bl	8003cb0 <HAL_InitTick>
 8003c90:	1e03      	subs	r3, r0, #0
 8003c92:	d003      	beq.n	8003c9c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003c94:	1dfb      	adds	r3, r7, #7
 8003c96:	2201      	movs	r2, #1
 8003c98:	701a      	strb	r2, [r3, #0]
 8003c9a:	e001      	b.n	8003ca0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003c9c:	f7ff fc70 	bl	8003580 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ca0:	1dfb      	adds	r3, r7, #7
 8003ca2:	781b      	ldrb	r3, [r3, #0]
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b002      	add	sp, #8
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40022000 	.word	0x40022000

08003cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cb0:	b590      	push	{r4, r7, lr}
 8003cb2:	b085      	sub	sp, #20
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003cb8:	230f      	movs	r3, #15
 8003cba:	18fb      	adds	r3, r7, r3
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003cc0:	4b1d      	ldr	r3, [pc, #116]	; (8003d38 <HAL_InitTick+0x88>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d02b      	beq.n	8003d20 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003cc8:	4b1c      	ldr	r3, [pc, #112]	; (8003d3c <HAL_InitTick+0x8c>)
 8003cca:	681c      	ldr	r4, [r3, #0]
 8003ccc:	4b1a      	ldr	r3, [pc, #104]	; (8003d38 <HAL_InitTick+0x88>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	0019      	movs	r1, r3
 8003cd2:	23fa      	movs	r3, #250	; 0xfa
 8003cd4:	0098      	lsls	r0, r3, #2
 8003cd6:	f7fc fa13 	bl	8000100 <__udivsi3>
 8003cda:	0003      	movs	r3, r0
 8003cdc:	0019      	movs	r1, r3
 8003cde:	0020      	movs	r0, r4
 8003ce0:	f7fc fa0e 	bl	8000100 <__udivsi3>
 8003ce4:	0003      	movs	r3, r0
 8003ce6:	0018      	movs	r0, r3
 8003ce8:	f000 fdbb 	bl	8004862 <HAL_SYSTICK_Config>
 8003cec:	1e03      	subs	r3, r0, #0
 8003cee:	d112      	bne.n	8003d16 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2b03      	cmp	r3, #3
 8003cf4:	d80a      	bhi.n	8003d0c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cf6:	6879      	ldr	r1, [r7, #4]
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	425b      	negs	r3, r3
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f000 fd8a 	bl	8004818 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d04:	4b0e      	ldr	r3, [pc, #56]	; (8003d40 <HAL_InitTick+0x90>)
 8003d06:	687a      	ldr	r2, [r7, #4]
 8003d08:	601a      	str	r2, [r3, #0]
 8003d0a:	e00d      	b.n	8003d28 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003d0c:	230f      	movs	r3, #15
 8003d0e:	18fb      	adds	r3, r7, r3
 8003d10:	2201      	movs	r2, #1
 8003d12:	701a      	strb	r2, [r3, #0]
 8003d14:	e008      	b.n	8003d28 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003d16:	230f      	movs	r3, #15
 8003d18:	18fb      	adds	r3, r7, r3
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	701a      	strb	r2, [r3, #0]
 8003d1e:	e003      	b.n	8003d28 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d20:	230f      	movs	r3, #15
 8003d22:	18fb      	adds	r3, r7, r3
 8003d24:	2201      	movs	r2, #1
 8003d26:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003d28:	230f      	movs	r3, #15
 8003d2a:	18fb      	adds	r3, r7, r3
 8003d2c:	781b      	ldrb	r3, [r3, #0]
}
 8003d2e:	0018      	movs	r0, r3
 8003d30:	46bd      	mov	sp, r7
 8003d32:	b005      	add	sp, #20
 8003d34:	bd90      	pop	{r4, r7, pc}
 8003d36:	46c0      	nop			; (mov r8, r8)
 8003d38:	2000010c 	.word	0x2000010c
 8003d3c:	20000104 	.word	0x20000104
 8003d40:	20000108 	.word	0x20000108

08003d44 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003d48:	4b05      	ldr	r3, [pc, #20]	; (8003d60 <HAL_IncTick+0x1c>)
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	001a      	movs	r2, r3
 8003d4e:	4b05      	ldr	r3, [pc, #20]	; (8003d64 <HAL_IncTick+0x20>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	18d2      	adds	r2, r2, r3
 8003d54:	4b03      	ldr	r3, [pc, #12]	; (8003d64 <HAL_IncTick+0x20>)
 8003d56:	601a      	str	r2, [r3, #0]
}
 8003d58:	46c0      	nop			; (mov r8, r8)
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	2000010c 	.word	0x2000010c
 8003d64:	20000bdc 	.word	0x20000bdc

08003d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d6c:	4b02      	ldr	r3, [pc, #8]	; (8003d78 <HAL_GetTick+0x10>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
}
 8003d70:	0018      	movs	r0, r3
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	20000bdc 	.word	0x20000bdc

08003d7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d84:	f7ff fff0 	bl	8003d68 <HAL_GetTick>
 8003d88:	0003      	movs	r3, r0
 8003d8a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	3301      	adds	r3, #1
 8003d94:	d005      	beq.n	8003da2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d96:	4b0a      	ldr	r3, [pc, #40]	; (8003dc0 <HAL_Delay+0x44>)
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	001a      	movs	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	189b      	adds	r3, r3, r2
 8003da0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003da2:	46c0      	nop			; (mov r8, r8)
 8003da4:	f7ff ffe0 	bl	8003d68 <HAL_GetTick>
 8003da8:	0002      	movs	r2, r0
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	1ad3      	subs	r3, r2, r3
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d8f7      	bhi.n	8003da4 <HAL_Delay+0x28>
  {
  }
}
 8003db4:	46c0      	nop			; (mov r8, r8)
 8003db6:	46c0      	nop			; (mov r8, r8)
 8003db8:	46bd      	mov	sp, r7
 8003dba:	b004      	add	sp, #16
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	46c0      	nop			; (mov r8, r8)
 8003dc0:	2000010c 	.word	0x2000010c

08003dc4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b082      	sub	sp, #8
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a05      	ldr	r2, [pc, #20]	; (8003de8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003dd4:	401a      	ands	r2, r3
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	431a      	orrs	r2, r3
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	601a      	str	r2, [r3, #0]
}
 8003dde:	46c0      	nop			; (mov r8, r8)
 8003de0:	46bd      	mov	sp, r7
 8003de2:	b002      	add	sp, #8
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	46c0      	nop			; (mov r8, r8)
 8003de8:	fe3fffff 	.word	0xfe3fffff

08003dec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	23e0      	movs	r3, #224	; 0xe0
 8003dfa:	045b      	lsls	r3, r3, #17
 8003dfc:	4013      	ands	r3, r2
}
 8003dfe:	0018      	movs	r0, r3
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b002      	add	sp, #8
 8003e04:	bd80      	pop	{r7, pc}

08003e06 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003e06:	b580      	push	{r7, lr}
 8003e08:	b084      	sub	sp, #16
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	68ba      	ldr	r2, [r7, #8]
 8003e18:	2104      	movs	r1, #4
 8003e1a:	400a      	ands	r2, r1
 8003e1c:	2107      	movs	r1, #7
 8003e1e:	4091      	lsls	r1, r2
 8003e20:	000a      	movs	r2, r1
 8003e22:	43d2      	mvns	r2, r2
 8003e24:	401a      	ands	r2, r3
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	2104      	movs	r1, #4
 8003e2a:	400b      	ands	r3, r1
 8003e2c:	6879      	ldr	r1, [r7, #4]
 8003e2e:	4099      	lsls	r1, r3
 8003e30:	000b      	movs	r3, r1
 8003e32:	431a      	orrs	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003e38:	46c0      	nop			; (mov r8, r8)
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	b004      	add	sp, #16
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	683a      	ldr	r2, [r7, #0]
 8003e50:	2104      	movs	r1, #4
 8003e52:	400a      	ands	r2, r1
 8003e54:	2107      	movs	r1, #7
 8003e56:	4091      	lsls	r1, r2
 8003e58:	000a      	movs	r2, r1
 8003e5a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	2104      	movs	r1, #4
 8003e60:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003e62:	40da      	lsrs	r2, r3
 8003e64:	0013      	movs	r3, r2
}
 8003e66:	0018      	movs	r0, r3
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	b002      	add	sp, #8
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b084      	sub	sp, #16
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	60f8      	str	r0, [r7, #12]
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7e:	68ba      	ldr	r2, [r7, #8]
 8003e80:	211f      	movs	r1, #31
 8003e82:	400a      	ands	r2, r1
 8003e84:	210f      	movs	r1, #15
 8003e86:	4091      	lsls	r1, r2
 8003e88:	000a      	movs	r2, r1
 8003e8a:	43d2      	mvns	r2, r2
 8003e8c:	401a      	ands	r2, r3
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	0e9b      	lsrs	r3, r3, #26
 8003e92:	210f      	movs	r1, #15
 8003e94:	4019      	ands	r1, r3
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	201f      	movs	r0, #31
 8003e9a:	4003      	ands	r3, r0
 8003e9c:	4099      	lsls	r1, r3
 8003e9e:	000b      	movs	r3, r1
 8003ea0:	431a      	orrs	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003ea6:	46c0      	nop			; (mov r8, r8)
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	b004      	add	sp, #16
 8003eac:	bd80      	pop	{r7, pc}

08003eae <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003eae:	b580      	push	{r7, lr}
 8003eb0:	b082      	sub	sp, #8
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
 8003eb6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	035b      	lsls	r3, r3, #13
 8003ec0:	0b5b      	lsrs	r3, r3, #13
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003ec8:	46c0      	nop			; (mov r8, r8)
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	b002      	add	sp, #8
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	0352      	lsls	r2, r2, #13
 8003ee2:	0b52      	lsrs	r2, r2, #13
 8003ee4:	43d2      	mvns	r2, r2
 8003ee6:	401a      	ands	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003eec:	46c0      	nop			; (mov r8, r8)
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	b002      	add	sp, #8
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	0212      	lsls	r2, r2, #8
 8003f08:	43d2      	mvns	r2, r2
 8003f0a:	401a      	ands	r2, r3
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	021b      	lsls	r3, r3, #8
 8003f10:	6879      	ldr	r1, [r7, #4]
 8003f12:	400b      	ands	r3, r1
 8003f14:	4904      	ldr	r1, [pc, #16]	; (8003f28 <LL_ADC_SetChannelSamplingTime+0x34>)
 8003f16:	400b      	ands	r3, r1
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003f1e:	46c0      	nop			; (mov r8, r8)
 8003f20:	46bd      	mov	sp, r7
 8003f22:	b004      	add	sp, #16
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	46c0      	nop			; (mov r8, r8)
 8003f28:	07ffff00 	.word	0x07ffff00

08003f2c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	4a05      	ldr	r2, [pc, #20]	; (8003f50 <LL_ADC_EnableInternalRegulator+0x24>)
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	2280      	movs	r2, #128	; 0x80
 8003f3e:	0552      	lsls	r2, r2, #21
 8003f40:	431a      	orrs	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f46:	46c0      	nop			; (mov r8, r8)
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	b002      	add	sp, #8
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	46c0      	nop			; (mov r8, r8)
 8003f50:	6fffffe8 	.word	0x6fffffe8

08003f54 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b082      	sub	sp, #8
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	689a      	ldr	r2, [r3, #8]
 8003f60:	2380      	movs	r3, #128	; 0x80
 8003f62:	055b      	lsls	r3, r3, #21
 8003f64:	401a      	ands	r2, r3
 8003f66:	2380      	movs	r3, #128	; 0x80
 8003f68:	055b      	lsls	r3, r3, #21
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d101      	bne.n	8003f72 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e000      	b.n	8003f74 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	0018      	movs	r0, r3
 8003f76:	46bd      	mov	sp, r7
 8003f78:	b002      	add	sp, #8
 8003f7a:	bd80      	pop	{r7, pc}

08003f7c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d101      	bne.n	8003f94 <LL_ADC_IsEnabled+0x18>
 8003f90:	2301      	movs	r3, #1
 8003f92:	e000      	b.n	8003f96 <LL_ADC_IsEnabled+0x1a>
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	0018      	movs	r0, r3
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	b002      	add	sp, #8
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	689b      	ldr	r3, [r3, #8]
 8003faa:	2204      	movs	r2, #4
 8003fac:	4013      	ands	r3, r2
 8003fae:	2b04      	cmp	r3, #4
 8003fb0:	d101      	bne.n	8003fb6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e000      	b.n	8003fb8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	0018      	movs	r0, r3
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	b002      	add	sp, #8
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b088      	sub	sp, #32
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fc8:	231f      	movs	r3, #31
 8003fca:	18fb      	adds	r3, r7, r3
 8003fcc:	2200      	movs	r2, #0
 8003fce:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e17f      	b.n	80042e6 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10a      	bne.n	8004004 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	0018      	movs	r0, r3
 8003ff2:	f7fe fc87 	bl	8002904 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2254      	movs	r2, #84	; 0x54
 8004000:	2100      	movs	r1, #0
 8004002:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	0018      	movs	r0, r3
 800400a:	f7ff ffa3 	bl	8003f54 <LL_ADC_IsInternalRegulatorEnabled>
 800400e:	1e03      	subs	r3, r0, #0
 8004010:	d115      	bne.n	800403e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	0018      	movs	r0, r3
 8004018:	f7ff ff88 	bl	8003f2c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800401c:	4bb4      	ldr	r3, [pc, #720]	; (80042f0 <HAL_ADC_Init+0x330>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	49b4      	ldr	r1, [pc, #720]	; (80042f4 <HAL_ADC_Init+0x334>)
 8004022:	0018      	movs	r0, r3
 8004024:	f7fc f86c 	bl	8000100 <__udivsi3>
 8004028:	0003      	movs	r3, r0
 800402a:	3301      	adds	r3, #1
 800402c:	005b      	lsls	r3, r3, #1
 800402e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004030:	e002      	b.n	8004038 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	3b01      	subs	r3, #1
 8004036:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1f9      	bne.n	8004032 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	0018      	movs	r0, r3
 8004044:	f7ff ff86 	bl	8003f54 <LL_ADC_IsInternalRegulatorEnabled>
 8004048:	1e03      	subs	r3, r0, #0
 800404a:	d10f      	bne.n	800406c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004050:	2210      	movs	r2, #16
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405c:	2201      	movs	r2, #1
 800405e:	431a      	orrs	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004064:	231f      	movs	r3, #31
 8004066:	18fb      	adds	r3, r7, r3
 8004068:	2201      	movs	r2, #1
 800406a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	0018      	movs	r0, r3
 8004072:	f7ff ff94 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 8004076:	0003      	movs	r3, r0
 8004078:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800407e:	2210      	movs	r2, #16
 8004080:	4013      	ands	r3, r2
 8004082:	d000      	beq.n	8004086 <HAL_ADC_Init+0xc6>
 8004084:	e122      	b.n	80042cc <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d000      	beq.n	800408e <HAL_ADC_Init+0xce>
 800408c:	e11e      	b.n	80042cc <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004092:	4a99      	ldr	r2, [pc, #612]	; (80042f8 <HAL_ADC_Init+0x338>)
 8004094:	4013      	ands	r3, r2
 8004096:	2202      	movs	r2, #2
 8004098:	431a      	orrs	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	0018      	movs	r0, r3
 80040a4:	f7ff ff6a 	bl	8003f7c <LL_ADC_IsEnabled>
 80040a8:	1e03      	subs	r3, r0, #0
 80040aa:	d000      	beq.n	80040ae <HAL_ADC_Init+0xee>
 80040ac:	e0ad      	b.n	800420a <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	7e1b      	ldrb	r3, [r3, #24]
 80040b6:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80040b8:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	7e5b      	ldrb	r3, [r3, #25]
 80040be:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80040c0:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	7e9b      	ldrb	r3, [r3, #26]
 80040c6:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80040c8:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d002      	beq.n	80040d8 <HAL_ADC_Init+0x118>
 80040d2:	2380      	movs	r3, #128	; 0x80
 80040d4:	015b      	lsls	r3, r3, #5
 80040d6:	e000      	b.n	80040da <HAL_ADC_Init+0x11a>
 80040d8:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80040da:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80040e0:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	da04      	bge.n	80040f4 <HAL_ADC_Init+0x134>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	085b      	lsrs	r3, r3, #1
 80040f2:	e001      	b.n	80040f8 <HAL_ADC_Init+0x138>
 80040f4:	2380      	movs	r3, #128	; 0x80
 80040f6:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80040f8:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	212c      	movs	r1, #44	; 0x2c
 80040fe:	5c5b      	ldrb	r3, [r3, r1]
 8004100:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004102:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	4313      	orrs	r3, r2
 8004108:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2220      	movs	r2, #32
 800410e:	5c9b      	ldrb	r3, [r3, r2]
 8004110:	2b01      	cmp	r3, #1
 8004112:	d115      	bne.n	8004140 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	7e9b      	ldrb	r3, [r3, #26]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d105      	bne.n	8004128 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	2280      	movs	r2, #128	; 0x80
 8004120:	0252      	lsls	r2, r2, #9
 8004122:	4313      	orrs	r3, r2
 8004124:	61bb      	str	r3, [r7, #24]
 8004126:	e00b      	b.n	8004140 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800412c:	2220      	movs	r2, #32
 800412e:	431a      	orrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004138:	2201      	movs	r2, #1
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004144:	2b00      	cmp	r3, #0
 8004146:	d00a      	beq.n	800415e <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800414c:	23e0      	movs	r3, #224	; 0xe0
 800414e:	005b      	lsls	r3, r3, #1
 8004150:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004156:	4313      	orrs	r3, r2
 8004158:	69ba      	ldr	r2, [r7, #24]
 800415a:	4313      	orrs	r3, r2
 800415c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	4a65      	ldr	r2, [pc, #404]	; (80042fc <HAL_ADC_Init+0x33c>)
 8004166:	4013      	ands	r3, r2
 8004168:	0019      	movs	r1, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	69ba      	ldr	r2, [r7, #24]
 8004170:	430a      	orrs	r2, r1
 8004172:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	0f9b      	lsrs	r3, r3, #30
 800417a:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004180:	4313      	orrs	r3, r2
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	4313      	orrs	r3, r2
 8004186:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	223c      	movs	r2, #60	; 0x3c
 800418c:	5c9b      	ldrb	r3, [r3, r2]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d111      	bne.n	80041b6 <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	685b      	ldr	r3, [r3, #4]
 8004196:	0f9b      	lsrs	r3, r3, #30
 8004198:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800419e:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 80041a4:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 80041aa:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	2201      	movs	r2, #1
 80041b2:	4313      	orrs	r3, r2
 80041b4:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	4a50      	ldr	r2, [pc, #320]	; (8004300 <HAL_ADC_Init+0x340>)
 80041be:	4013      	ands	r3, r2
 80041c0:	0019      	movs	r1, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	23c0      	movs	r3, #192	; 0xc0
 80041d2:	061b      	lsls	r3, r3, #24
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d018      	beq.n	800420a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80041dc:	2380      	movs	r3, #128	; 0x80
 80041de:	05db      	lsls	r3, r3, #23
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d012      	beq.n	800420a <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80041e8:	2380      	movs	r3, #128	; 0x80
 80041ea:	061b      	lsls	r3, r3, #24
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d00c      	beq.n	800420a <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80041f0:	4b44      	ldr	r3, [pc, #272]	; (8004304 <HAL_ADC_Init+0x344>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a44      	ldr	r2, [pc, #272]	; (8004308 <HAL_ADC_Init+0x348>)
 80041f6:	4013      	ands	r3, r2
 80041f8:	0019      	movs	r1, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	23f0      	movs	r3, #240	; 0xf0
 8004200:	039b      	lsls	r3, r3, #14
 8004202:	401a      	ands	r2, r3
 8004204:	4b3f      	ldr	r3, [pc, #252]	; (8004304 <HAL_ADC_Init+0x344>)
 8004206:	430a      	orrs	r2, r1
 8004208:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6818      	ldr	r0, [r3, #0]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004212:	001a      	movs	r2, r3
 8004214:	2100      	movs	r1, #0
 8004216:	f7ff fdf6 	bl	8003e06 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6818      	ldr	r0, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004222:	493a      	ldr	r1, [pc, #232]	; (800430c <HAL_ADC_Init+0x34c>)
 8004224:	001a      	movs	r2, r3
 8004226:	f7ff fdee 	bl	8003e06 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d109      	bne.n	8004246 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	2110      	movs	r1, #16
 800423e:	4249      	negs	r1, r1
 8004240:	430a      	orrs	r2, r1
 8004242:	629a      	str	r2, [r3, #40]	; 0x28
 8004244:	e018      	b.n	8004278 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	691a      	ldr	r2, [r3, #16]
 800424a:	2380      	movs	r3, #128	; 0x80
 800424c:	039b      	lsls	r3, r3, #14
 800424e:	429a      	cmp	r2, r3
 8004250:	d112      	bne.n	8004278 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	3b01      	subs	r3, #1
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	221c      	movs	r2, #28
 8004262:	4013      	ands	r3, r2
 8004264:	2210      	movs	r2, #16
 8004266:	4252      	negs	r2, r2
 8004268:	409a      	lsls	r2, r3
 800426a:	0011      	movs	r1, r2
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	430a      	orrs	r2, r1
 8004276:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2100      	movs	r1, #0
 800427e:	0018      	movs	r0, r3
 8004280:	f7ff fdde 	bl	8003e40 <LL_ADC_GetSamplingTimeCommonChannels>
 8004284:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800428a:	429a      	cmp	r2, r3
 800428c:	d10b      	bne.n	80042a6 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004298:	2203      	movs	r2, #3
 800429a:	4393      	bics	r3, r2
 800429c:	2201      	movs	r2, #1
 800429e:	431a      	orrs	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80042a4:	e01c      	b.n	80042e0 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042aa:	2212      	movs	r2, #18
 80042ac:	4393      	bics	r3, r2
 80042ae:	2210      	movs	r2, #16
 80042b0:	431a      	orrs	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ba:	2201      	movs	r2, #1
 80042bc:	431a      	orrs	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80042c2:	231f      	movs	r3, #31
 80042c4:	18fb      	adds	r3, r7, r3
 80042c6:	2201      	movs	r2, #1
 80042c8:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80042ca:	e009      	b.n	80042e0 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d0:	2210      	movs	r2, #16
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80042d8:	231f      	movs	r3, #31
 80042da:	18fb      	adds	r3, r7, r3
 80042dc:	2201      	movs	r2, #1
 80042de:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80042e0:	231f      	movs	r3, #31
 80042e2:	18fb      	adds	r3, r7, r3
 80042e4:	781b      	ldrb	r3, [r3, #0]
}
 80042e6:	0018      	movs	r0, r3
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b008      	add	sp, #32
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	20000104 	.word	0x20000104
 80042f4:	00030d40 	.word	0x00030d40
 80042f8:	fffffefd 	.word	0xfffffefd
 80042fc:	fffe0201 	.word	0xfffe0201
 8004300:	1ffffc02 	.word	0x1ffffc02
 8004304:	40012708 	.word	0x40012708
 8004308:	ffc3ffff 	.word	0xffc3ffff
 800430c:	07ffff04 	.word	0x07ffff04

08004310 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800431a:	2317      	movs	r3, #23
 800431c:	18fb      	adds	r3, r7, r3
 800431e:	2200      	movs	r2, #0
 8004320:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004322:	2300      	movs	r3, #0
 8004324:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2254      	movs	r2, #84	; 0x54
 800432a:	5c9b      	ldrb	r3, [r3, r2]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d101      	bne.n	8004334 <HAL_ADC_ConfigChannel+0x24>
 8004330:	2302      	movs	r3, #2
 8004332:	e1c0      	b.n	80046b6 <HAL_ADC_ConfigChannel+0x3a6>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2254      	movs	r2, #84	; 0x54
 8004338:	2101      	movs	r1, #1
 800433a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	0018      	movs	r0, r3
 8004342:	f7ff fe2c 	bl	8003f9e <LL_ADC_REG_IsConversionOngoing>
 8004346:	1e03      	subs	r3, r0, #0
 8004348:	d000      	beq.n	800434c <HAL_ADC_ConfigChannel+0x3c>
 800434a:	e1a3      	b.n	8004694 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	2b02      	cmp	r3, #2
 8004352:	d100      	bne.n	8004356 <HAL_ADC_ConfigChannel+0x46>
 8004354:	e143      	b.n	80045de <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691a      	ldr	r2, [r3, #16]
 800435a:	2380      	movs	r3, #128	; 0x80
 800435c:	061b      	lsls	r3, r3, #24
 800435e:	429a      	cmp	r2, r3
 8004360:	d004      	beq.n	800436c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004366:	4ac1      	ldr	r2, [pc, #772]	; (800466c <HAL_ADC_ConfigChannel+0x35c>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d108      	bne.n	800437e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	0019      	movs	r1, r3
 8004376:	0010      	movs	r0, r2
 8004378:	f7ff fd99 	bl	8003eae <LL_ADC_REG_SetSequencerChAdd>
 800437c:	e0c9      	b.n	8004512 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	211f      	movs	r1, #31
 8004388:	400b      	ands	r3, r1
 800438a:	210f      	movs	r1, #15
 800438c:	4099      	lsls	r1, r3
 800438e:	000b      	movs	r3, r1
 8004390:	43db      	mvns	r3, r3
 8004392:	4013      	ands	r3, r2
 8004394:	0019      	movs	r1, r3
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	035b      	lsls	r3, r3, #13
 800439c:	0b5b      	lsrs	r3, r3, #13
 800439e:	d105      	bne.n	80043ac <HAL_ADC_ConfigChannel+0x9c>
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	0e9b      	lsrs	r3, r3, #26
 80043a6:	221f      	movs	r2, #31
 80043a8:	4013      	ands	r3, r2
 80043aa:	e098      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2201      	movs	r2, #1
 80043b2:	4013      	ands	r3, r2
 80043b4:	d000      	beq.n	80043b8 <HAL_ADC_ConfigChannel+0xa8>
 80043b6:	e091      	b.n	80044dc <HAL_ADC_ConfigChannel+0x1cc>
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2202      	movs	r2, #2
 80043be:	4013      	ands	r3, r2
 80043c0:	d000      	beq.n	80043c4 <HAL_ADC_ConfigChannel+0xb4>
 80043c2:	e089      	b.n	80044d8 <HAL_ADC_ConfigChannel+0x1c8>
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2204      	movs	r2, #4
 80043ca:	4013      	ands	r3, r2
 80043cc:	d000      	beq.n	80043d0 <HAL_ADC_ConfigChannel+0xc0>
 80043ce:	e081      	b.n	80044d4 <HAL_ADC_ConfigChannel+0x1c4>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2208      	movs	r2, #8
 80043d6:	4013      	ands	r3, r2
 80043d8:	d000      	beq.n	80043dc <HAL_ADC_ConfigChannel+0xcc>
 80043da:	e079      	b.n	80044d0 <HAL_ADC_ConfigChannel+0x1c0>
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2210      	movs	r2, #16
 80043e2:	4013      	ands	r3, r2
 80043e4:	d000      	beq.n	80043e8 <HAL_ADC_ConfigChannel+0xd8>
 80043e6:	e071      	b.n	80044cc <HAL_ADC_ConfigChannel+0x1bc>
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2220      	movs	r2, #32
 80043ee:	4013      	ands	r3, r2
 80043f0:	d000      	beq.n	80043f4 <HAL_ADC_ConfigChannel+0xe4>
 80043f2:	e069      	b.n	80044c8 <HAL_ADC_ConfigChannel+0x1b8>
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2240      	movs	r2, #64	; 0x40
 80043fa:	4013      	ands	r3, r2
 80043fc:	d000      	beq.n	8004400 <HAL_ADC_ConfigChannel+0xf0>
 80043fe:	e061      	b.n	80044c4 <HAL_ADC_ConfigChannel+0x1b4>
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2280      	movs	r2, #128	; 0x80
 8004406:	4013      	ands	r3, r2
 8004408:	d000      	beq.n	800440c <HAL_ADC_ConfigChannel+0xfc>
 800440a:	e059      	b.n	80044c0 <HAL_ADC_ConfigChannel+0x1b0>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	2380      	movs	r3, #128	; 0x80
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	4013      	ands	r3, r2
 8004416:	d151      	bne.n	80044bc <HAL_ADC_ConfigChannel+0x1ac>
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	2380      	movs	r3, #128	; 0x80
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4013      	ands	r3, r2
 8004422:	d149      	bne.n	80044b8 <HAL_ADC_ConfigChannel+0x1a8>
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	2380      	movs	r3, #128	; 0x80
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	4013      	ands	r3, r2
 800442e:	d141      	bne.n	80044b4 <HAL_ADC_ConfigChannel+0x1a4>
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	2380      	movs	r3, #128	; 0x80
 8004436:	011b      	lsls	r3, r3, #4
 8004438:	4013      	ands	r3, r2
 800443a:	d139      	bne.n	80044b0 <HAL_ADC_ConfigChannel+0x1a0>
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681a      	ldr	r2, [r3, #0]
 8004440:	2380      	movs	r3, #128	; 0x80
 8004442:	015b      	lsls	r3, r3, #5
 8004444:	4013      	ands	r3, r2
 8004446:	d131      	bne.n	80044ac <HAL_ADC_ConfigChannel+0x19c>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	2380      	movs	r3, #128	; 0x80
 800444e:	019b      	lsls	r3, r3, #6
 8004450:	4013      	ands	r3, r2
 8004452:	d129      	bne.n	80044a8 <HAL_ADC_ConfigChannel+0x198>
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	2380      	movs	r3, #128	; 0x80
 800445a:	01db      	lsls	r3, r3, #7
 800445c:	4013      	ands	r3, r2
 800445e:	d121      	bne.n	80044a4 <HAL_ADC_ConfigChannel+0x194>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	2380      	movs	r3, #128	; 0x80
 8004466:	021b      	lsls	r3, r3, #8
 8004468:	4013      	ands	r3, r2
 800446a:	d119      	bne.n	80044a0 <HAL_ADC_ConfigChannel+0x190>
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	2380      	movs	r3, #128	; 0x80
 8004472:	025b      	lsls	r3, r3, #9
 8004474:	4013      	ands	r3, r2
 8004476:	d111      	bne.n	800449c <HAL_ADC_ConfigChannel+0x18c>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	2380      	movs	r3, #128	; 0x80
 800447e:	029b      	lsls	r3, r3, #10
 8004480:	4013      	ands	r3, r2
 8004482:	d109      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x188>
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	2380      	movs	r3, #128	; 0x80
 800448a:	02db      	lsls	r3, r3, #11
 800448c:	4013      	ands	r3, r2
 800448e:	d001      	beq.n	8004494 <HAL_ADC_ConfigChannel+0x184>
 8004490:	2312      	movs	r3, #18
 8004492:	e024      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 8004494:	2300      	movs	r3, #0
 8004496:	e022      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 8004498:	2311      	movs	r3, #17
 800449a:	e020      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 800449c:	2310      	movs	r3, #16
 800449e:	e01e      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044a0:	230f      	movs	r3, #15
 80044a2:	e01c      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044a4:	230e      	movs	r3, #14
 80044a6:	e01a      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044a8:	230d      	movs	r3, #13
 80044aa:	e018      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044ac:	230c      	movs	r3, #12
 80044ae:	e016      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044b0:	230b      	movs	r3, #11
 80044b2:	e014      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044b4:	230a      	movs	r3, #10
 80044b6:	e012      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044b8:	2309      	movs	r3, #9
 80044ba:	e010      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044bc:	2308      	movs	r3, #8
 80044be:	e00e      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044c0:	2307      	movs	r3, #7
 80044c2:	e00c      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044c4:	2306      	movs	r3, #6
 80044c6:	e00a      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044c8:	2305      	movs	r3, #5
 80044ca:	e008      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044cc:	2304      	movs	r3, #4
 80044ce:	e006      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044d0:	2303      	movs	r3, #3
 80044d2:	e004      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044d4:	2302      	movs	r3, #2
 80044d6:	e002      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044d8:	2301      	movs	r3, #1
 80044da:	e000      	b.n	80044de <HAL_ADC_ConfigChannel+0x1ce>
 80044dc:	2300      	movs	r3, #0
 80044de:	683a      	ldr	r2, [r7, #0]
 80044e0:	6852      	ldr	r2, [r2, #4]
 80044e2:	201f      	movs	r0, #31
 80044e4:	4002      	ands	r2, r0
 80044e6:	4093      	lsls	r3, r2
 80044e8:	000a      	movs	r2, r1
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	089b      	lsrs	r3, r3, #2
 80044f6:	1c5a      	adds	r2, r3, #1
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	69db      	ldr	r3, [r3, #28]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d808      	bhi.n	8004512 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6818      	ldr	r0, [r3, #0]
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	6859      	ldr	r1, [r3, #4]
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	001a      	movs	r2, r3
 800450e:	f7ff fcae 	bl	8003e6e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6818      	ldr	r0, [r3, #0]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	6819      	ldr	r1, [r3, #0]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	001a      	movs	r2, r3
 8004520:	f7ff fce8 	bl	8003ef4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	db00      	blt.n	800452e <HAL_ADC_ConfigChannel+0x21e>
 800452c:	e0bc      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800452e:	4b50      	ldr	r3, [pc, #320]	; (8004670 <HAL_ADC_ConfigChannel+0x360>)
 8004530:	0018      	movs	r0, r3
 8004532:	f7ff fc5b 	bl	8003dec <LL_ADC_GetCommonPathInternalCh>
 8004536:	0003      	movs	r3, r0
 8004538:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a4d      	ldr	r2, [pc, #308]	; (8004674 <HAL_ADC_ConfigChannel+0x364>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d122      	bne.n	800458a <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004544:	693a      	ldr	r2, [r7, #16]
 8004546:	2380      	movs	r3, #128	; 0x80
 8004548:	041b      	lsls	r3, r3, #16
 800454a:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800454c:	d11d      	bne.n	800458a <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	2280      	movs	r2, #128	; 0x80
 8004552:	0412      	lsls	r2, r2, #16
 8004554:	4313      	orrs	r3, r2
 8004556:	4a46      	ldr	r2, [pc, #280]	; (8004670 <HAL_ADC_ConfigChannel+0x360>)
 8004558:	0019      	movs	r1, r3
 800455a:	0010      	movs	r0, r2
 800455c:	f7ff fc32 	bl	8003dc4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004560:	4b45      	ldr	r3, [pc, #276]	; (8004678 <HAL_ADC_ConfigChannel+0x368>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4945      	ldr	r1, [pc, #276]	; (800467c <HAL_ADC_ConfigChannel+0x36c>)
 8004566:	0018      	movs	r0, r3
 8004568:	f7fb fdca 	bl	8000100 <__udivsi3>
 800456c:	0003      	movs	r3, r0
 800456e:	1c5a      	adds	r2, r3, #1
 8004570:	0013      	movs	r3, r2
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	189b      	adds	r3, r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800457a:	e002      	b.n	8004582 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	3b01      	subs	r3, #1
 8004580:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1f9      	bne.n	800457c <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004588:	e08e      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a3c      	ldr	r2, [pc, #240]	; (8004680 <HAL_ADC_ConfigChannel+0x370>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d10e      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	2380      	movs	r3, #128	; 0x80
 8004598:	045b      	lsls	r3, r3, #17
 800459a:	4013      	ands	r3, r2
 800459c:	d109      	bne.n	80045b2 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	2280      	movs	r2, #128	; 0x80
 80045a2:	0452      	lsls	r2, r2, #17
 80045a4:	4313      	orrs	r3, r2
 80045a6:	4a32      	ldr	r2, [pc, #200]	; (8004670 <HAL_ADC_ConfigChannel+0x360>)
 80045a8:	0019      	movs	r1, r3
 80045aa:	0010      	movs	r0, r2
 80045ac:	f7ff fc0a 	bl	8003dc4 <LL_ADC_SetCommonPathInternalCh>
 80045b0:	e07a      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a33      	ldr	r2, [pc, #204]	; (8004684 <HAL_ADC_ConfigChannel+0x374>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d000      	beq.n	80045be <HAL_ADC_ConfigChannel+0x2ae>
 80045bc:	e074      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	2380      	movs	r3, #128	; 0x80
 80045c2:	03db      	lsls	r3, r3, #15
 80045c4:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80045c6:	d000      	beq.n	80045ca <HAL_ADC_ConfigChannel+0x2ba>
 80045c8:	e06e      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	2280      	movs	r2, #128	; 0x80
 80045ce:	03d2      	lsls	r2, r2, #15
 80045d0:	4313      	orrs	r3, r2
 80045d2:	4a27      	ldr	r2, [pc, #156]	; (8004670 <HAL_ADC_ConfigChannel+0x360>)
 80045d4:	0019      	movs	r1, r3
 80045d6:	0010      	movs	r0, r2
 80045d8:	f7ff fbf4 	bl	8003dc4 <LL_ADC_SetCommonPathInternalCh>
 80045dc:	e064      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	691a      	ldr	r2, [r3, #16]
 80045e2:	2380      	movs	r3, #128	; 0x80
 80045e4:	061b      	lsls	r3, r3, #24
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d004      	beq.n	80045f4 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80045ee:	4a1f      	ldr	r2, [pc, #124]	; (800466c <HAL_ADC_ConfigChannel+0x35c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d107      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	0019      	movs	r1, r3
 80045fe:	0010      	movs	r0, r2
 8004600:	f7ff fc66 	bl	8003ed0 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2b00      	cmp	r3, #0
 800460a:	da4d      	bge.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800460c:	4b18      	ldr	r3, [pc, #96]	; (8004670 <HAL_ADC_ConfigChannel+0x360>)
 800460e:	0018      	movs	r0, r3
 8004610:	f7ff fbec 	bl	8003dec <LL_ADC_GetCommonPathInternalCh>
 8004614:	0003      	movs	r3, r0
 8004616:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a15      	ldr	r2, [pc, #84]	; (8004674 <HAL_ADC_ConfigChannel+0x364>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d108      	bne.n	8004634 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	4a18      	ldr	r2, [pc, #96]	; (8004688 <HAL_ADC_ConfigChannel+0x378>)
 8004626:	4013      	ands	r3, r2
 8004628:	4a11      	ldr	r2, [pc, #68]	; (8004670 <HAL_ADC_ConfigChannel+0x360>)
 800462a:	0019      	movs	r1, r3
 800462c:	0010      	movs	r0, r2
 800462e:	f7ff fbc9 	bl	8003dc4 <LL_ADC_SetCommonPathInternalCh>
 8004632:	e039      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a11      	ldr	r2, [pc, #68]	; (8004680 <HAL_ADC_ConfigChannel+0x370>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d108      	bne.n	8004650 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	4a12      	ldr	r2, [pc, #72]	; (800468c <HAL_ADC_ConfigChannel+0x37c>)
 8004642:	4013      	ands	r3, r2
 8004644:	4a0a      	ldr	r2, [pc, #40]	; (8004670 <HAL_ADC_ConfigChannel+0x360>)
 8004646:	0019      	movs	r1, r3
 8004648:	0010      	movs	r0, r2
 800464a:	f7ff fbbb 	bl	8003dc4 <LL_ADC_SetCommonPathInternalCh>
 800464e:	e02b      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	4a0b      	ldr	r2, [pc, #44]	; (8004684 <HAL_ADC_ConfigChannel+0x374>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d126      	bne.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	4a0c      	ldr	r2, [pc, #48]	; (8004690 <HAL_ADC_ConfigChannel+0x380>)
 800465e:	4013      	ands	r3, r2
 8004660:	4a03      	ldr	r2, [pc, #12]	; (8004670 <HAL_ADC_ConfigChannel+0x360>)
 8004662:	0019      	movs	r1, r3
 8004664:	0010      	movs	r0, r2
 8004666:	f7ff fbad 	bl	8003dc4 <LL_ADC_SetCommonPathInternalCh>
 800466a:	e01d      	b.n	80046a8 <HAL_ADC_ConfigChannel+0x398>
 800466c:	80000004 	.word	0x80000004
 8004670:	40012708 	.word	0x40012708
 8004674:	b0001000 	.word	0xb0001000
 8004678:	20000104 	.word	0x20000104
 800467c:	00030d40 	.word	0x00030d40
 8004680:	b8004000 	.word	0xb8004000
 8004684:	b4002000 	.word	0xb4002000
 8004688:	ff7fffff 	.word	0xff7fffff
 800468c:	feffffff 	.word	0xfeffffff
 8004690:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004698:	2220      	movs	r2, #32
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80046a0:	2317      	movs	r3, #23
 80046a2:	18fb      	adds	r3, r7, r3
 80046a4:	2201      	movs	r2, #1
 80046a6:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2254      	movs	r2, #84	; 0x54
 80046ac:	2100      	movs	r1, #0
 80046ae:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80046b0:	2317      	movs	r3, #23
 80046b2:	18fb      	adds	r3, r7, r3
 80046b4:	781b      	ldrb	r3, [r3, #0]
}
 80046b6:	0018      	movs	r0, r3
 80046b8:	46bd      	mov	sp, r7
 80046ba:	b006      	add	sp, #24
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	46c0      	nop			; (mov r8, r8)

080046c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	0002      	movs	r2, r0
 80046c8:	1dfb      	adds	r3, r7, #7
 80046ca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80046cc:	1dfb      	adds	r3, r7, #7
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	2b7f      	cmp	r3, #127	; 0x7f
 80046d2:	d809      	bhi.n	80046e8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046d4:	1dfb      	adds	r3, r7, #7
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	001a      	movs	r2, r3
 80046da:	231f      	movs	r3, #31
 80046dc:	401a      	ands	r2, r3
 80046de:	4b04      	ldr	r3, [pc, #16]	; (80046f0 <__NVIC_EnableIRQ+0x30>)
 80046e0:	2101      	movs	r1, #1
 80046e2:	4091      	lsls	r1, r2
 80046e4:	000a      	movs	r2, r1
 80046e6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80046e8:	46c0      	nop			; (mov r8, r8)
 80046ea:	46bd      	mov	sp, r7
 80046ec:	b002      	add	sp, #8
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	e000e100 	.word	0xe000e100

080046f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046f4:	b590      	push	{r4, r7, lr}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	0002      	movs	r2, r0
 80046fc:	6039      	str	r1, [r7, #0]
 80046fe:	1dfb      	adds	r3, r7, #7
 8004700:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004702:	1dfb      	adds	r3, r7, #7
 8004704:	781b      	ldrb	r3, [r3, #0]
 8004706:	2b7f      	cmp	r3, #127	; 0x7f
 8004708:	d828      	bhi.n	800475c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800470a:	4a2f      	ldr	r2, [pc, #188]	; (80047c8 <__NVIC_SetPriority+0xd4>)
 800470c:	1dfb      	adds	r3, r7, #7
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	b25b      	sxtb	r3, r3
 8004712:	089b      	lsrs	r3, r3, #2
 8004714:	33c0      	adds	r3, #192	; 0xc0
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	589b      	ldr	r3, [r3, r2]
 800471a:	1dfa      	adds	r2, r7, #7
 800471c:	7812      	ldrb	r2, [r2, #0]
 800471e:	0011      	movs	r1, r2
 8004720:	2203      	movs	r2, #3
 8004722:	400a      	ands	r2, r1
 8004724:	00d2      	lsls	r2, r2, #3
 8004726:	21ff      	movs	r1, #255	; 0xff
 8004728:	4091      	lsls	r1, r2
 800472a:	000a      	movs	r2, r1
 800472c:	43d2      	mvns	r2, r2
 800472e:	401a      	ands	r2, r3
 8004730:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	019b      	lsls	r3, r3, #6
 8004736:	22ff      	movs	r2, #255	; 0xff
 8004738:	401a      	ands	r2, r3
 800473a:	1dfb      	adds	r3, r7, #7
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	0018      	movs	r0, r3
 8004740:	2303      	movs	r3, #3
 8004742:	4003      	ands	r3, r0
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004748:	481f      	ldr	r0, [pc, #124]	; (80047c8 <__NVIC_SetPriority+0xd4>)
 800474a:	1dfb      	adds	r3, r7, #7
 800474c:	781b      	ldrb	r3, [r3, #0]
 800474e:	b25b      	sxtb	r3, r3
 8004750:	089b      	lsrs	r3, r3, #2
 8004752:	430a      	orrs	r2, r1
 8004754:	33c0      	adds	r3, #192	; 0xc0
 8004756:	009b      	lsls	r3, r3, #2
 8004758:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800475a:	e031      	b.n	80047c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800475c:	4a1b      	ldr	r2, [pc, #108]	; (80047cc <__NVIC_SetPriority+0xd8>)
 800475e:	1dfb      	adds	r3, r7, #7
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	0019      	movs	r1, r3
 8004764:	230f      	movs	r3, #15
 8004766:	400b      	ands	r3, r1
 8004768:	3b08      	subs	r3, #8
 800476a:	089b      	lsrs	r3, r3, #2
 800476c:	3306      	adds	r3, #6
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	18d3      	adds	r3, r2, r3
 8004772:	3304      	adds	r3, #4
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	1dfa      	adds	r2, r7, #7
 8004778:	7812      	ldrb	r2, [r2, #0]
 800477a:	0011      	movs	r1, r2
 800477c:	2203      	movs	r2, #3
 800477e:	400a      	ands	r2, r1
 8004780:	00d2      	lsls	r2, r2, #3
 8004782:	21ff      	movs	r1, #255	; 0xff
 8004784:	4091      	lsls	r1, r2
 8004786:	000a      	movs	r2, r1
 8004788:	43d2      	mvns	r2, r2
 800478a:	401a      	ands	r2, r3
 800478c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	019b      	lsls	r3, r3, #6
 8004792:	22ff      	movs	r2, #255	; 0xff
 8004794:	401a      	ands	r2, r3
 8004796:	1dfb      	adds	r3, r7, #7
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	0018      	movs	r0, r3
 800479c:	2303      	movs	r3, #3
 800479e:	4003      	ands	r3, r0
 80047a0:	00db      	lsls	r3, r3, #3
 80047a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80047a4:	4809      	ldr	r0, [pc, #36]	; (80047cc <__NVIC_SetPriority+0xd8>)
 80047a6:	1dfb      	adds	r3, r7, #7
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	001c      	movs	r4, r3
 80047ac:	230f      	movs	r3, #15
 80047ae:	4023      	ands	r3, r4
 80047b0:	3b08      	subs	r3, #8
 80047b2:	089b      	lsrs	r3, r3, #2
 80047b4:	430a      	orrs	r2, r1
 80047b6:	3306      	adds	r3, #6
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	18c3      	adds	r3, r0, r3
 80047bc:	3304      	adds	r3, #4
 80047be:	601a      	str	r2, [r3, #0]
}
 80047c0:	46c0      	nop			; (mov r8, r8)
 80047c2:	46bd      	mov	sp, r7
 80047c4:	b003      	add	sp, #12
 80047c6:	bd90      	pop	{r4, r7, pc}
 80047c8:	e000e100 	.word	0xe000e100
 80047cc:	e000ed00 	.word	0xe000ed00

080047d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	1e5a      	subs	r2, r3, #1
 80047dc:	2380      	movs	r3, #128	; 0x80
 80047de:	045b      	lsls	r3, r3, #17
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d301      	bcc.n	80047e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047e4:	2301      	movs	r3, #1
 80047e6:	e010      	b.n	800480a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047e8:	4b0a      	ldr	r3, [pc, #40]	; (8004814 <SysTick_Config+0x44>)
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	3a01      	subs	r2, #1
 80047ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047f0:	2301      	movs	r3, #1
 80047f2:	425b      	negs	r3, r3
 80047f4:	2103      	movs	r1, #3
 80047f6:	0018      	movs	r0, r3
 80047f8:	f7ff ff7c 	bl	80046f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047fc:	4b05      	ldr	r3, [pc, #20]	; (8004814 <SysTick_Config+0x44>)
 80047fe:	2200      	movs	r2, #0
 8004800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004802:	4b04      	ldr	r3, [pc, #16]	; (8004814 <SysTick_Config+0x44>)
 8004804:	2207      	movs	r2, #7
 8004806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004808:	2300      	movs	r3, #0
}
 800480a:	0018      	movs	r0, r3
 800480c:	46bd      	mov	sp, r7
 800480e:	b002      	add	sp, #8
 8004810:	bd80      	pop	{r7, pc}
 8004812:	46c0      	nop			; (mov r8, r8)
 8004814:	e000e010 	.word	0xe000e010

08004818 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	60b9      	str	r1, [r7, #8]
 8004820:	607a      	str	r2, [r7, #4]
 8004822:	210f      	movs	r1, #15
 8004824:	187b      	adds	r3, r7, r1
 8004826:	1c02      	adds	r2, r0, #0
 8004828:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800482a:	68ba      	ldr	r2, [r7, #8]
 800482c:	187b      	adds	r3, r7, r1
 800482e:	781b      	ldrb	r3, [r3, #0]
 8004830:	b25b      	sxtb	r3, r3
 8004832:	0011      	movs	r1, r2
 8004834:	0018      	movs	r0, r3
 8004836:	f7ff ff5d 	bl	80046f4 <__NVIC_SetPriority>
}
 800483a:	46c0      	nop			; (mov r8, r8)
 800483c:	46bd      	mov	sp, r7
 800483e:	b004      	add	sp, #16
 8004840:	bd80      	pop	{r7, pc}

08004842 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004842:	b580      	push	{r7, lr}
 8004844:	b082      	sub	sp, #8
 8004846:	af00      	add	r7, sp, #0
 8004848:	0002      	movs	r2, r0
 800484a:	1dfb      	adds	r3, r7, #7
 800484c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800484e:	1dfb      	adds	r3, r7, #7
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	b25b      	sxtb	r3, r3
 8004854:	0018      	movs	r0, r3
 8004856:	f7ff ff33 	bl	80046c0 <__NVIC_EnableIRQ>
}
 800485a:	46c0      	nop			; (mov r8, r8)
 800485c:	46bd      	mov	sp, r7
 800485e:	b002      	add	sp, #8
 8004860:	bd80      	pop	{r7, pc}

08004862 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b082      	sub	sp, #8
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	0018      	movs	r0, r3
 800486e:	f7ff ffaf 	bl	80047d0 <SysTick_Config>
 8004872:	0003      	movs	r3, r0
}
 8004874:	0018      	movs	r0, r3
 8004876:	46bd      	mov	sp, r7
 8004878:	b002      	add	sp, #8
 800487a:	bd80      	pop	{r7, pc}

0800487c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e077      	b.n	800497e <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a3d      	ldr	r2, [pc, #244]	; (8004988 <HAL_DMA_Init+0x10c>)
 8004894:	4694      	mov	ip, r2
 8004896:	4463      	add	r3, ip
 8004898:	2114      	movs	r1, #20
 800489a:	0018      	movs	r0, r3
 800489c:	f7fb fc30 	bl	8000100 <__udivsi3>
 80048a0:	0003      	movs	r3, r0
 80048a2:	009a      	lsls	r2, r3, #2
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2225      	movs	r2, #37	; 0x25
 80048ac:	2102      	movs	r1, #2
 80048ae:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4934      	ldr	r1, [pc, #208]	; (800498c <HAL_DMA_Init+0x110>)
 80048bc:	400a      	ands	r2, r1
 80048be:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	6819      	ldr	r1, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	689a      	ldr	r2, [r3, #8]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	431a      	orrs	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	431a      	orrs	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	431a      	orrs	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	431a      	orrs	r2, r3
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	431a      	orrs	r2, r3
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	430a      	orrs	r2, r1
 80048f4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	0018      	movs	r0, r3
 80048fa:	f000 fa8d 	bl	8004e18 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689a      	ldr	r2, [r3, #8]
 8004902:	2380      	movs	r3, #128	; 0x80
 8004904:	01db      	lsls	r3, r3, #7
 8004906:	429a      	cmp	r2, r3
 8004908:	d102      	bne.n	8004910 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	685a      	ldr	r2, [r3, #4]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004918:	213f      	movs	r1, #63	; 0x3f
 800491a:	400a      	ands	r2, r1
 800491c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004922:	687a      	ldr	r2, [r7, #4]
 8004924:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004926:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d011      	beq.n	8004954 <HAL_DMA_Init+0xd8>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2b04      	cmp	r3, #4
 8004936:	d80d      	bhi.n	8004954 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	0018      	movs	r0, r3
 800493c:	f000 fa98 	bl	8004e70 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004944:	2200      	movs	r2, #0
 8004946:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004950:	605a      	str	r2, [r3, #4]
 8004952:	e008      	b.n	8004966 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2200      	movs	r2, #0
 8004958:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2200      	movs	r2, #0
 800495e:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2225      	movs	r2, #37	; 0x25
 8004970:	2101      	movs	r1, #1
 8004972:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2224      	movs	r2, #36	; 0x24
 8004978:	2100      	movs	r1, #0
 800497a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800497c:	2300      	movs	r3, #0
}
 800497e:	0018      	movs	r0, r3
 8004980:	46bd      	mov	sp, r7
 8004982:	b002      	add	sp, #8
 8004984:	bd80      	pop	{r7, pc}
 8004986:	46c0      	nop			; (mov r8, r8)
 8004988:	bffdfff8 	.word	0xbffdfff8
 800498c:	ffff800f 	.word	0xffff800f

08004990 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
 800499c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800499e:	2317      	movs	r3, #23
 80049a0:	18fb      	adds	r3, r7, r3
 80049a2:	2200      	movs	r2, #0
 80049a4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2224      	movs	r2, #36	; 0x24
 80049aa:	5c9b      	ldrb	r3, [r3, r2]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_DMA_Start_IT+0x24>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e06f      	b.n	8004a94 <HAL_DMA_Start_IT+0x104>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2224      	movs	r2, #36	; 0x24
 80049b8:	2101      	movs	r1, #1
 80049ba:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2225      	movs	r2, #37	; 0x25
 80049c0:	5c9b      	ldrb	r3, [r3, r2]
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d157      	bne.n	8004a78 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2225      	movs	r2, #37	; 0x25
 80049cc:	2102      	movs	r1, #2
 80049ce:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2101      	movs	r1, #1
 80049e2:	438a      	bics	r2, r1
 80049e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	68b9      	ldr	r1, [r7, #8]
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f000 f9d3 	bl	8004d98 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d008      	beq.n	8004a0c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	210e      	movs	r1, #14
 8004a06:	430a      	orrs	r2, r1
 8004a08:	601a      	str	r2, [r3, #0]
 8004a0a:	e00f      	b.n	8004a2c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	2104      	movs	r1, #4
 8004a18:	438a      	bics	r2, r1
 8004a1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	210a      	movs	r1, #10
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	2380      	movs	r3, #128	; 0x80
 8004a34:	025b      	lsls	r3, r3, #9
 8004a36:	4013      	ands	r3, r2
 8004a38:	d008      	beq.n	8004a4c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a44:	2180      	movs	r1, #128	; 0x80
 8004a46:	0049      	lsls	r1, r1, #1
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d008      	beq.n	8004a66 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a5e:	2180      	movs	r1, #128	; 0x80
 8004a60:	0049      	lsls	r1, r1, #1
 8004a62:	430a      	orrs	r2, r1
 8004a64:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2101      	movs	r1, #1
 8004a72:	430a      	orrs	r2, r1
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	e00a      	b.n	8004a8e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2280      	movs	r2, #128	; 0x80
 8004a7c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	2224      	movs	r2, #36	; 0x24
 8004a82:	2100      	movs	r1, #0
 8004a84:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8004a86:	2317      	movs	r3, #23
 8004a88:	18fb      	adds	r3, r7, r3
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8004a8e:	2317      	movs	r3, #23
 8004a90:	18fb      	adds	r3, r7, r3
 8004a92:	781b      	ldrb	r3, [r3, #0]
}
 8004a94:	0018      	movs	r0, r3
 8004a96:	46bd      	mov	sp, r7
 8004a98:	b006      	add	sp, #24
 8004a9a:	bd80      	pop	{r7, pc}

08004a9c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b082      	sub	sp, #8
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d101      	bne.n	8004aae <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e050      	b.n	8004b50 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2225      	movs	r2, #37	; 0x25
 8004ab2:	5c9b      	ldrb	r3, [r3, r2]
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d008      	beq.n	8004acc <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2204      	movs	r2, #4
 8004abe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2224      	movs	r2, #36	; 0x24
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e041      	b.n	8004b50 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	210e      	movs	r1, #14
 8004ad8:	438a      	bics	r2, r1
 8004ada:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae6:	491c      	ldr	r1, [pc, #112]	; (8004b58 <HAL_DMA_Abort+0xbc>)
 8004ae8:	400a      	ands	r2, r1
 8004aea:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2101      	movs	r1, #1
 8004af8:	438a      	bics	r2, r1
 8004afa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8004afc:	4b17      	ldr	r3, [pc, #92]	; (8004b5c <HAL_DMA_Abort+0xc0>)
 8004afe:	6859      	ldr	r1, [r3, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b04:	221c      	movs	r2, #28
 8004b06:	4013      	ands	r3, r2
 8004b08:	2201      	movs	r2, #1
 8004b0a:	409a      	lsls	r2, r3
 8004b0c:	4b13      	ldr	r3, [pc, #76]	; (8004b5c <HAL_DMA_Abort+0xc0>)
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004b1a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00c      	beq.n	8004b3e <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b2e:	490a      	ldr	r1, [pc, #40]	; (8004b58 <HAL_DMA_Abort+0xbc>)
 8004b30:	400a      	ands	r2, r1
 8004b32:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b38:	687a      	ldr	r2, [r7, #4]
 8004b3a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004b3c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2225      	movs	r2, #37	; 0x25
 8004b42:	2101      	movs	r1, #1
 8004b44:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2224      	movs	r2, #36	; 0x24
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
}
 8004b50:	0018      	movs	r0, r3
 8004b52:	46bd      	mov	sp, r7
 8004b54:	b002      	add	sp, #8
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	fffffeff 	.word	0xfffffeff
 8004b5c:	40020000 	.word	0x40020000

08004b60 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b68:	210f      	movs	r1, #15
 8004b6a:	187b      	adds	r3, r7, r1
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2225      	movs	r2, #37	; 0x25
 8004b74:	5c9b      	ldrb	r3, [r3, r2]
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	2b02      	cmp	r3, #2
 8004b7a:	d006      	beq.n	8004b8a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2204      	movs	r2, #4
 8004b80:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004b82:	187b      	adds	r3, r7, r1
 8004b84:	2201      	movs	r2, #1
 8004b86:	701a      	strb	r2, [r3, #0]
 8004b88:	e049      	b.n	8004c1e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	210e      	movs	r1, #14
 8004b96:	438a      	bics	r2, r1
 8004b98:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	438a      	bics	r2, r1
 8004ba8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bb4:	491d      	ldr	r1, [pc, #116]	; (8004c2c <HAL_DMA_Abort_IT+0xcc>)
 8004bb6:	400a      	ands	r2, r1
 8004bb8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8004bba:	4b1d      	ldr	r3, [pc, #116]	; (8004c30 <HAL_DMA_Abort_IT+0xd0>)
 8004bbc:	6859      	ldr	r1, [r3, #4]
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	221c      	movs	r2, #28
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	409a      	lsls	r2, r3
 8004bca:	4b19      	ldr	r3, [pc, #100]	; (8004c30 <HAL_DMA_Abort_IT+0xd0>)
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004bd8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00c      	beq.n	8004bfc <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bec:	490f      	ldr	r1, [pc, #60]	; (8004c2c <HAL_DMA_Abort_IT+0xcc>)
 8004bee:	400a      	ands	r2, r1
 8004bf0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004bfa:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2225      	movs	r2, #37	; 0x25
 8004c00:	2101      	movs	r1, #1
 8004c02:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2224      	movs	r2, #36	; 0x24
 8004c08:	2100      	movs	r1, #0
 8004c0a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d004      	beq.n	8004c1e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	0010      	movs	r0, r2
 8004c1c:	4798      	blx	r3
    }
  }
  return status;
 8004c1e:	230f      	movs	r3, #15
 8004c20:	18fb      	adds	r3, r7, r3
 8004c22:	781b      	ldrb	r3, [r3, #0]
}
 8004c24:	0018      	movs	r0, r3
 8004c26:	46bd      	mov	sp, r7
 8004c28:	b004      	add	sp, #16
 8004c2a:	bd80      	pop	{r7, pc}
 8004c2c:	fffffeff 	.word	0xfffffeff
 8004c30:	40020000 	.word	0x40020000

08004c34 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8004c3c:	4b55      	ldr	r3, [pc, #340]	; (8004d94 <HAL_DMA_IRQHandler+0x160>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c4e:	221c      	movs	r2, #28
 8004c50:	4013      	ands	r3, r2
 8004c52:	2204      	movs	r2, #4
 8004c54:	409a      	lsls	r2, r3
 8004c56:	0013      	movs	r3, r2
 8004c58:	68fa      	ldr	r2, [r7, #12]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	d027      	beq.n	8004cae <HAL_DMA_IRQHandler+0x7a>
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	2204      	movs	r2, #4
 8004c62:	4013      	ands	r3, r2
 8004c64:	d023      	beq.n	8004cae <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	4013      	ands	r3, r2
 8004c70:	d107      	bne.n	8004c82 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2104      	movs	r1, #4
 8004c7e:	438a      	bics	r2, r1
 8004c80:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8004c82:	4b44      	ldr	r3, [pc, #272]	; (8004d94 <HAL_DMA_IRQHandler+0x160>)
 8004c84:	6859      	ldr	r1, [r3, #4]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	221c      	movs	r2, #28
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	2204      	movs	r2, #4
 8004c90:	409a      	lsls	r2, r3
 8004c92:	4b40      	ldr	r3, [pc, #256]	; (8004d94 <HAL_DMA_IRQHandler+0x160>)
 8004c94:	430a      	orrs	r2, r1
 8004c96:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d100      	bne.n	8004ca2 <HAL_DMA_IRQHandler+0x6e>
 8004ca0:	e073      	b.n	8004d8a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	0010      	movs	r0, r2
 8004caa:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004cac:	e06d      	b.n	8004d8a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cb2:	221c      	movs	r2, #28
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	409a      	lsls	r2, r3
 8004cba:	0013      	movs	r3, r2
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	d02e      	beq.n	8004d20 <HAL_DMA_IRQHandler+0xec>
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	2202      	movs	r2, #2
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	d02a      	beq.n	8004d20 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	d10b      	bne.n	8004cee <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	210a      	movs	r1, #10
 8004ce2:	438a      	bics	r2, r1
 8004ce4:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2225      	movs	r2, #37	; 0x25
 8004cea:	2101      	movs	r1, #1
 8004cec:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004cee:	4b29      	ldr	r3, [pc, #164]	; (8004d94 <HAL_DMA_IRQHandler+0x160>)
 8004cf0:	6859      	ldr	r1, [r3, #4]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf6:	221c      	movs	r2, #28
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2202      	movs	r2, #2
 8004cfc:	409a      	lsls	r2, r3
 8004cfe:	4b25      	ldr	r3, [pc, #148]	; (8004d94 <HAL_DMA_IRQHandler+0x160>)
 8004d00:	430a      	orrs	r2, r1
 8004d02:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2224      	movs	r2, #36	; 0x24
 8004d08:	2100      	movs	r1, #0
 8004d0a:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d03a      	beq.n	8004d8a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d18:	687a      	ldr	r2, [r7, #4]
 8004d1a:	0010      	movs	r0, r2
 8004d1c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004d1e:	e034      	b.n	8004d8a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d24:	221c      	movs	r2, #28
 8004d26:	4013      	ands	r3, r2
 8004d28:	2208      	movs	r2, #8
 8004d2a:	409a      	lsls	r2, r3
 8004d2c:	0013      	movs	r3, r2
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	4013      	ands	r3, r2
 8004d32:	d02b      	beq.n	8004d8c <HAL_DMA_IRQHandler+0x158>
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	2208      	movs	r2, #8
 8004d38:	4013      	ands	r3, r2
 8004d3a:	d027      	beq.n	8004d8c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	210e      	movs	r1, #14
 8004d48:	438a      	bics	r2, r1
 8004d4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004d4c:	4b11      	ldr	r3, [pc, #68]	; (8004d94 <HAL_DMA_IRQHandler+0x160>)
 8004d4e:	6859      	ldr	r1, [r3, #4]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d54:	221c      	movs	r2, #28
 8004d56:	4013      	ands	r3, r2
 8004d58:	2201      	movs	r2, #1
 8004d5a:	409a      	lsls	r2, r3
 8004d5c:	4b0d      	ldr	r3, [pc, #52]	; (8004d94 <HAL_DMA_IRQHandler+0x160>)
 8004d5e:	430a      	orrs	r2, r1
 8004d60:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2225      	movs	r2, #37	; 0x25
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2224      	movs	r2, #36	; 0x24
 8004d74:	2100      	movs	r1, #0
 8004d76:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d005      	beq.n	8004d8c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	0010      	movs	r0, r2
 8004d88:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004d8a:	46c0      	nop			; (mov r8, r8)
 8004d8c:	46c0      	nop			; (mov r8, r8)
}
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	b004      	add	sp, #16
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40020000 	.word	0x40020000

08004d98 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004dae:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d004      	beq.n	8004dc2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dbc:	68fa      	ldr	r2, [r7, #12]
 8004dbe:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004dc0:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8004dc2:	4b14      	ldr	r3, [pc, #80]	; (8004e14 <DMA_SetConfig+0x7c>)
 8004dc4:	6859      	ldr	r1, [r3, #4]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dca:	221c      	movs	r2, #28
 8004dcc:	4013      	ands	r3, r2
 8004dce:	2201      	movs	r2, #1
 8004dd0:	409a      	lsls	r2, r3
 8004dd2:	4b10      	ldr	r3, [pc, #64]	; (8004e14 <DMA_SetConfig+0x7c>)
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	683a      	ldr	r2, [r7, #0]
 8004dde:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	2b10      	cmp	r3, #16
 8004de6:	d108      	bne.n	8004dfa <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004df8:	e007      	b.n	8004e0a <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	60da      	str	r2, [r3, #12]
}
 8004e0a:	46c0      	nop			; (mov r8, r8)
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	b004      	add	sp, #16
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	46c0      	nop			; (mov r8, r8)
 8004e14:	40020000 	.word	0x40020000

08004e18 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e24:	089b      	lsrs	r3, r3, #2
 8004e26:	4a10      	ldr	r2, [pc, #64]	; (8004e68 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8004e28:	4694      	mov	ip, r2
 8004e2a:	4463      	add	r3, ip
 8004e2c:	009b      	lsls	r3, r3, #2
 8004e2e:	001a      	movs	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	001a      	movs	r2, r3
 8004e3a:	23ff      	movs	r3, #255	; 0xff
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	3b08      	subs	r3, #8
 8004e40:	2114      	movs	r1, #20
 8004e42:	0018      	movs	r0, r3
 8004e44:	f7fb f95c 	bl	8000100 <__udivsi3>
 8004e48:	0003      	movs	r3, r0
 8004e4a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a07      	ldr	r2, [pc, #28]	; (8004e6c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8004e50:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	221f      	movs	r2, #31
 8004e56:	4013      	ands	r3, r2
 8004e58:	2201      	movs	r2, #1
 8004e5a:	409a      	lsls	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004e60:	46c0      	nop			; (mov r8, r8)
 8004e62:	46bd      	mov	sp, r7
 8004e64:	b004      	add	sp, #16
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	10008200 	.word	0x10008200
 8004e6c:	40020880 	.word	0x40020880

08004e70 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	223f      	movs	r2, #63	; 0x3f
 8004e7e:	4013      	ands	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	4a0a      	ldr	r2, [pc, #40]	; (8004eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004e86:	4694      	mov	ip, r2
 8004e88:	4463      	add	r3, ip
 8004e8a:	009b      	lsls	r3, r3, #2
 8004e8c:	001a      	movs	r2, r3
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a07      	ldr	r2, [pc, #28]	; (8004eb4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004e96:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	2203      	movs	r2, #3
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	409a      	lsls	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	659a      	str	r2, [r3, #88]	; 0x58
}
 8004ea8:	46c0      	nop			; (mov r8, r8)
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	b004      	add	sp, #16
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	1000823f 	.word	0x1000823f
 8004eb4:	40020940 	.word	0x40020940

08004eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b086      	sub	sp, #24
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ec6:	e147      	b.n	8005158 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2101      	movs	r1, #1
 8004ece:	697a      	ldr	r2, [r7, #20]
 8004ed0:	4091      	lsls	r1, r2
 8004ed2:	000a      	movs	r2, r1
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d100      	bne.n	8004ee0 <HAL_GPIO_Init+0x28>
 8004ede:	e138      	b.n	8005152 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2203      	movs	r2, #3
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d005      	beq.n	8004ef8 <HAL_GPIO_Init+0x40>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	2203      	movs	r2, #3
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	2b02      	cmp	r3, #2
 8004ef6:	d130      	bne.n	8004f5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	2203      	movs	r2, #3
 8004f04:	409a      	lsls	r2, r3
 8004f06:	0013      	movs	r3, r2
 8004f08:	43da      	mvns	r2, r3
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	68da      	ldr	r2, [r3, #12]
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	005b      	lsls	r3, r3, #1
 8004f18:	409a      	lsls	r2, r3
 8004f1a:	0013      	movs	r3, r2
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	693a      	ldr	r2, [r7, #16]
 8004f26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f2e:	2201      	movs	r2, #1
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	409a      	lsls	r2, r3
 8004f34:	0013      	movs	r3, r2
 8004f36:	43da      	mvns	r2, r3
 8004f38:	693b      	ldr	r3, [r7, #16]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	091b      	lsrs	r3, r3, #4
 8004f44:	2201      	movs	r2, #1
 8004f46:	401a      	ands	r2, r3
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	409a      	lsls	r2, r3
 8004f4c:	0013      	movs	r3, r2
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	2203      	movs	r2, #3
 8004f60:	4013      	ands	r3, r2
 8004f62:	2b03      	cmp	r3, #3
 8004f64:	d017      	beq.n	8004f96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	2203      	movs	r2, #3
 8004f72:	409a      	lsls	r2, r3
 8004f74:	0013      	movs	r3, r2
 8004f76:	43da      	mvns	r2, r3
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	689a      	ldr	r2, [r3, #8]
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	005b      	lsls	r3, r3, #1
 8004f86:	409a      	lsls	r2, r3
 8004f88:	0013      	movs	r3, r2
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	693a      	ldr	r2, [r7, #16]
 8004f94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2203      	movs	r2, #3
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d123      	bne.n	8004fea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	08da      	lsrs	r2, r3, #3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	3208      	adds	r2, #8
 8004faa:	0092      	lsls	r2, r2, #2
 8004fac:	58d3      	ldr	r3, [r2, r3]
 8004fae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	2207      	movs	r2, #7
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	220f      	movs	r2, #15
 8004fba:	409a      	lsls	r2, r3
 8004fbc:	0013      	movs	r3, r2
 8004fbe:	43da      	mvns	r2, r3
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	691a      	ldr	r2, [r3, #16]
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	2107      	movs	r1, #7
 8004fce:	400b      	ands	r3, r1
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	409a      	lsls	r2, r3
 8004fd4:	0013      	movs	r3, r2
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	08da      	lsrs	r2, r3, #3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	3208      	adds	r2, #8
 8004fe4:	0092      	lsls	r2, r2, #2
 8004fe6:	6939      	ldr	r1, [r7, #16]
 8004fe8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	005b      	lsls	r3, r3, #1
 8004ff4:	2203      	movs	r2, #3
 8004ff6:	409a      	lsls	r2, r3
 8004ff8:	0013      	movs	r3, r2
 8004ffa:	43da      	mvns	r2, r3
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	4013      	ands	r3, r2
 8005000:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2203      	movs	r2, #3
 8005008:	401a      	ands	r2, r3
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	005b      	lsls	r3, r3, #1
 800500e:	409a      	lsls	r2, r3
 8005010:	0013      	movs	r3, r2
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	4313      	orrs	r3, r2
 8005016:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	23c0      	movs	r3, #192	; 0xc0
 8005024:	029b      	lsls	r3, r3, #10
 8005026:	4013      	ands	r3, r2
 8005028:	d100      	bne.n	800502c <HAL_GPIO_Init+0x174>
 800502a:	e092      	b.n	8005152 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 800502c:	4a50      	ldr	r2, [pc, #320]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	089b      	lsrs	r3, r3, #2
 8005032:	3318      	adds	r3, #24
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	589b      	ldr	r3, [r3, r2]
 8005038:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2203      	movs	r2, #3
 800503e:	4013      	ands	r3, r2
 8005040:	00db      	lsls	r3, r3, #3
 8005042:	220f      	movs	r2, #15
 8005044:	409a      	lsls	r2, r3
 8005046:	0013      	movs	r3, r2
 8005048:	43da      	mvns	r2, r3
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	4013      	ands	r3, r2
 800504e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005050:	687a      	ldr	r2, [r7, #4]
 8005052:	23a0      	movs	r3, #160	; 0xa0
 8005054:	05db      	lsls	r3, r3, #23
 8005056:	429a      	cmp	r2, r3
 8005058:	d013      	beq.n	8005082 <HAL_GPIO_Init+0x1ca>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a45      	ldr	r2, [pc, #276]	; (8005174 <HAL_GPIO_Init+0x2bc>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d00d      	beq.n	800507e <HAL_GPIO_Init+0x1c6>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a44      	ldr	r2, [pc, #272]	; (8005178 <HAL_GPIO_Init+0x2c0>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d007      	beq.n	800507a <HAL_GPIO_Init+0x1c2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a43      	ldr	r2, [pc, #268]	; (800517c <HAL_GPIO_Init+0x2c4>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d101      	bne.n	8005076 <HAL_GPIO_Init+0x1be>
 8005072:	2303      	movs	r3, #3
 8005074:	e006      	b.n	8005084 <HAL_GPIO_Init+0x1cc>
 8005076:	2305      	movs	r3, #5
 8005078:	e004      	b.n	8005084 <HAL_GPIO_Init+0x1cc>
 800507a:	2302      	movs	r3, #2
 800507c:	e002      	b.n	8005084 <HAL_GPIO_Init+0x1cc>
 800507e:	2301      	movs	r3, #1
 8005080:	e000      	b.n	8005084 <HAL_GPIO_Init+0x1cc>
 8005082:	2300      	movs	r3, #0
 8005084:	697a      	ldr	r2, [r7, #20]
 8005086:	2103      	movs	r1, #3
 8005088:	400a      	ands	r2, r1
 800508a:	00d2      	lsls	r2, r2, #3
 800508c:	4093      	lsls	r3, r2
 800508e:	693a      	ldr	r2, [r7, #16]
 8005090:	4313      	orrs	r3, r2
 8005092:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005094:	4936      	ldr	r1, [pc, #216]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	089b      	lsrs	r3, r3, #2
 800509a:	3318      	adds	r3, #24
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80050a2:	4b33      	ldr	r3, [pc, #204]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	43da      	mvns	r2, r3
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	4013      	ands	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	685a      	ldr	r2, [r3, #4]
 80050b6:	2380      	movs	r3, #128	; 0x80
 80050b8:	035b      	lsls	r3, r3, #13
 80050ba:	4013      	ands	r3, r2
 80050bc:	d003      	beq.n	80050c6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80050c6:	4b2a      	ldr	r3, [pc, #168]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80050cc:	4b28      	ldr	r3, [pc, #160]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	43da      	mvns	r2, r3
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	4013      	ands	r3, r2
 80050da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	2380      	movs	r3, #128	; 0x80
 80050e2:	039b      	lsls	r3, r3, #14
 80050e4:	4013      	ands	r3, r2
 80050e6:	d003      	beq.n	80050f0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80050e8:	693a      	ldr	r2, [r7, #16]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80050f0:	4b1f      	ldr	r3, [pc, #124]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80050f6:	4a1e      	ldr	r2, [pc, #120]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 80050f8:	2384      	movs	r3, #132	; 0x84
 80050fa:	58d3      	ldr	r3, [r2, r3]
 80050fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	43da      	mvns	r2, r3
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	4013      	ands	r3, r2
 8005106:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	2380      	movs	r3, #128	; 0x80
 800510e:	029b      	lsls	r3, r3, #10
 8005110:	4013      	ands	r3, r2
 8005112:	d003      	beq.n	800511c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	4313      	orrs	r3, r2
 800511a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800511c:	4914      	ldr	r1, [pc, #80]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 800511e:	2284      	movs	r2, #132	; 0x84
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005124:	4a12      	ldr	r2, [pc, #72]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 8005126:	2380      	movs	r3, #128	; 0x80
 8005128:	58d3      	ldr	r3, [r2, r3]
 800512a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	43da      	mvns	r2, r3
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	4013      	ands	r3, r2
 8005134:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	685a      	ldr	r2, [r3, #4]
 800513a:	2380      	movs	r3, #128	; 0x80
 800513c:	025b      	lsls	r3, r3, #9
 800513e:	4013      	ands	r3, r2
 8005140:	d003      	beq.n	800514a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4313      	orrs	r3, r2
 8005148:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800514a:	4909      	ldr	r1, [pc, #36]	; (8005170 <HAL_GPIO_Init+0x2b8>)
 800514c:	2280      	movs	r2, #128	; 0x80
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	3301      	adds	r3, #1
 8005156:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	40da      	lsrs	r2, r3
 8005160:	1e13      	subs	r3, r2, #0
 8005162:	d000      	beq.n	8005166 <HAL_GPIO_Init+0x2ae>
 8005164:	e6b0      	b.n	8004ec8 <HAL_GPIO_Init+0x10>
  }
}
 8005166:	46c0      	nop			; (mov r8, r8)
 8005168:	46c0      	nop			; (mov r8, r8)
 800516a:	46bd      	mov	sp, r7
 800516c:	b006      	add	sp, #24
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40021800 	.word	0x40021800
 8005174:	50000400 	.word	0x50000400
 8005178:	50000800 	.word	0x50000800
 800517c:	50000c00 	.word	0x50000c00

08005180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b082      	sub	sp, #8
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	0008      	movs	r0, r1
 800518a:	0011      	movs	r1, r2
 800518c:	1cbb      	adds	r3, r7, #2
 800518e:	1c02      	adds	r2, r0, #0
 8005190:	801a      	strh	r2, [r3, #0]
 8005192:	1c7b      	adds	r3, r7, #1
 8005194:	1c0a      	adds	r2, r1, #0
 8005196:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005198:	1c7b      	adds	r3, r7, #1
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d004      	beq.n	80051aa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80051a0:	1cbb      	adds	r3, r7, #2
 80051a2:	881a      	ldrh	r2, [r3, #0]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80051a8:	e003      	b.n	80051b2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80051aa:	1cbb      	adds	r3, r7, #2
 80051ac:	881a      	ldrh	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80051b2:	46c0      	nop			; (mov r8, r8)
 80051b4:	46bd      	mov	sp, r7
 80051b6:	b002      	add	sp, #8
 80051b8:	bd80      	pop	{r7, pc}

080051ba <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b084      	sub	sp, #16
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
 80051c2:	000a      	movs	r2, r1
 80051c4:	1cbb      	adds	r3, r7, #2
 80051c6:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80051ce:	1cbb      	adds	r3, r7, #2
 80051d0:	881b      	ldrh	r3, [r3, #0]
 80051d2:	68fa      	ldr	r2, [r7, #12]
 80051d4:	4013      	ands	r3, r2
 80051d6:	041a      	lsls	r2, r3, #16
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	43db      	mvns	r3, r3
 80051dc:	1cb9      	adds	r1, r7, #2
 80051de:	8809      	ldrh	r1, [r1, #0]
 80051e0:	400b      	ands	r3, r1
 80051e2:	431a      	orrs	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	619a      	str	r2, [r3, #24]
}
 80051e8:	46c0      	nop			; (mov r8, r8)
 80051ea:	46bd      	mov	sp, r7
 80051ec:	b004      	add	sp, #16
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b082      	sub	sp, #8
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	0002      	movs	r2, r0
 80051f8:	1dbb      	adds	r3, r7, #6
 80051fa:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 80051fc:	4b10      	ldr	r3, [pc, #64]	; (8005240 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	1dba      	adds	r2, r7, #6
 8005202:	8812      	ldrh	r2, [r2, #0]
 8005204:	4013      	ands	r3, r2
 8005206:	d008      	beq.n	800521a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8005208:	4b0d      	ldr	r3, [pc, #52]	; (8005240 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800520a:	1dba      	adds	r2, r7, #6
 800520c:	8812      	ldrh	r2, [r2, #0]
 800520e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8005210:	1dbb      	adds	r3, r7, #6
 8005212:	881b      	ldrh	r3, [r3, #0]
 8005214:	0018      	movs	r0, r3
 8005216:	f000 f815 	bl	8005244 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800521a:	4b09      	ldr	r3, [pc, #36]	; (8005240 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	1dba      	adds	r2, r7, #6
 8005220:	8812      	ldrh	r2, [r2, #0]
 8005222:	4013      	ands	r3, r2
 8005224:	d008      	beq.n	8005238 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8005226:	4b06      	ldr	r3, [pc, #24]	; (8005240 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8005228:	1dba      	adds	r2, r7, #6
 800522a:	8812      	ldrh	r2, [r2, #0]
 800522c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800522e:	1dbb      	adds	r3, r7, #6
 8005230:	881b      	ldrh	r3, [r3, #0]
 8005232:	0018      	movs	r0, r3
 8005234:	f000 f810 	bl	8005258 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8005238:	46c0      	nop			; (mov r8, r8)
 800523a:	46bd      	mov	sp, r7
 800523c:	b002      	add	sp, #8
 800523e:	bd80      	pop	{r7, pc}
 8005240:	40021800 	.word	0x40021800

08005244 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	0002      	movs	r2, r0
 800524c:	1dbb      	adds	r3, r7, #6
 800524e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8005250:	46c0      	nop			; (mov r8, r8)
 8005252:	46bd      	mov	sp, r7
 8005254:	b002      	add	sp, #8
 8005256:	bd80      	pop	{r7, pc}

08005258 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b082      	sub	sp, #8
 800525c:	af00      	add	r7, sp, #0
 800525e:	0002      	movs	r2, r0
 8005260:	1dbb      	adds	r3, r7, #6
 8005262:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8005264:	46c0      	nop			; (mov r8, r8)
 8005266:	46bd      	mov	sp, r7
 8005268:	b002      	add	sp, #8
 800526a:	bd80      	pop	{r7, pc}

0800526c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d101      	bne.n	800527e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	e082      	b.n	8005384 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2241      	movs	r2, #65	; 0x41
 8005282:	5c9b      	ldrb	r3, [r3, r2]
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d107      	bne.n	800529a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2240      	movs	r2, #64	; 0x40
 800528e:	2100      	movs	r1, #0
 8005290:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	0018      	movs	r0, r3
 8005296:	f7fd fd2b 	bl	8002cf0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2241      	movs	r2, #65	; 0x41
 800529e:	2124      	movs	r1, #36	; 0x24
 80052a0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2101      	movs	r1, #1
 80052ae:	438a      	bics	r2, r1
 80052b0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685a      	ldr	r2, [r3, #4]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4934      	ldr	r1, [pc, #208]	; (800538c <HAL_I2C_Init+0x120>)
 80052bc:	400a      	ands	r2, r1
 80052be:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4931      	ldr	r1, [pc, #196]	; (8005390 <HAL_I2C_Init+0x124>)
 80052cc:	400a      	ands	r2, r1
 80052ce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d108      	bne.n	80052ea <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2180      	movs	r1, #128	; 0x80
 80052e2:	0209      	lsls	r1, r1, #8
 80052e4:	430a      	orrs	r2, r1
 80052e6:	609a      	str	r2, [r3, #8]
 80052e8:	e007      	b.n	80052fa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689a      	ldr	r2, [r3, #8]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	2184      	movs	r1, #132	; 0x84
 80052f4:	0209      	lsls	r1, r1, #8
 80052f6:	430a      	orrs	r2, r1
 80052f8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	2b02      	cmp	r3, #2
 8005300:	d104      	bne.n	800530c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2280      	movs	r2, #128	; 0x80
 8005308:	0112      	lsls	r2, r2, #4
 800530a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685a      	ldr	r2, [r3, #4]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	491f      	ldr	r1, [pc, #124]	; (8005394 <HAL_I2C_Init+0x128>)
 8005318:	430a      	orrs	r2, r1
 800531a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68da      	ldr	r2, [r3, #12]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	491a      	ldr	r1, [pc, #104]	; (8005390 <HAL_I2C_Init+0x124>)
 8005328:	400a      	ands	r2, r1
 800532a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	691a      	ldr	r2, [r3, #16]
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	431a      	orrs	r2, r3
 8005336:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	430a      	orrs	r2, r1
 8005344:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	69d9      	ldr	r1, [r3, #28]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6a1a      	ldr	r2, [r3, #32]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	430a      	orrs	r2, r1
 8005354:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681a      	ldr	r2, [r3, #0]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2101      	movs	r1, #1
 8005362:	430a      	orrs	r2, r1
 8005364:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2241      	movs	r2, #65	; 0x41
 8005370:	2120      	movs	r1, #32
 8005372:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2200      	movs	r2, #0
 8005378:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2242      	movs	r2, #66	; 0x42
 800537e:	2100      	movs	r1, #0
 8005380:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	0018      	movs	r0, r3
 8005386:	46bd      	mov	sp, r7
 8005388:	b002      	add	sp, #8
 800538a:	bd80      	pop	{r7, pc}
 800538c:	f0ffffff 	.word	0xf0ffffff
 8005390:	ffff7fff 	.word	0xffff7fff
 8005394:	02008000 	.word	0x02008000

08005398 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005398:	b590      	push	{r4, r7, lr}
 800539a:	b089      	sub	sp, #36	; 0x24
 800539c:	af02      	add	r7, sp, #8
 800539e:	60f8      	str	r0, [r7, #12]
 80053a0:	0008      	movs	r0, r1
 80053a2:	607a      	str	r2, [r7, #4]
 80053a4:	0019      	movs	r1, r3
 80053a6:	230a      	movs	r3, #10
 80053a8:	18fb      	adds	r3, r7, r3
 80053aa:	1c02      	adds	r2, r0, #0
 80053ac:	801a      	strh	r2, [r3, #0]
 80053ae:	2308      	movs	r3, #8
 80053b0:	18fb      	adds	r3, r7, r3
 80053b2:	1c0a      	adds	r2, r1, #0
 80053b4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2241      	movs	r2, #65	; 0x41
 80053ba:	5c9b      	ldrb	r3, [r3, r2]
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b20      	cmp	r3, #32
 80053c0:	d000      	beq.n	80053c4 <HAL_I2C_Master_Transmit+0x2c>
 80053c2:	e0e7      	b.n	8005594 <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2240      	movs	r2, #64	; 0x40
 80053c8:	5c9b      	ldrb	r3, [r3, r2]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d101      	bne.n	80053d2 <HAL_I2C_Master_Transmit+0x3a>
 80053ce:	2302      	movs	r3, #2
 80053d0:	e0e1      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1fe>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2240      	movs	r2, #64	; 0x40
 80053d6:	2101      	movs	r1, #1
 80053d8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80053da:	f7fe fcc5 	bl	8003d68 <HAL_GetTick>
 80053de:	0003      	movs	r3, r0
 80053e0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80053e2:	2380      	movs	r3, #128	; 0x80
 80053e4:	0219      	lsls	r1, r3, #8
 80053e6:	68f8      	ldr	r0, [r7, #12]
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	9300      	str	r3, [sp, #0]
 80053ec:	2319      	movs	r3, #25
 80053ee:	2201      	movs	r2, #1
 80053f0:	f000 fa04 	bl	80057fc <I2C_WaitOnFlagUntilTimeout>
 80053f4:	1e03      	subs	r3, r0, #0
 80053f6:	d001      	beq.n	80053fc <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e0cc      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2241      	movs	r2, #65	; 0x41
 8005400:	2121      	movs	r1, #33	; 0x21
 8005402:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2242      	movs	r2, #66	; 0x42
 8005408:	2110      	movs	r1, #16
 800540a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2208      	movs	r2, #8
 800541c:	18ba      	adds	r2, r7, r2
 800541e:	8812      	ldrh	r2, [r2, #0]
 8005420:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	2200      	movs	r2, #0
 8005426:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800542c:	b29b      	uxth	r3, r3
 800542e:	2bff      	cmp	r3, #255	; 0xff
 8005430:	d911      	bls.n	8005456 <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	22ff      	movs	r2, #255	; 0xff
 8005436:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800543c:	b2da      	uxtb	r2, r3
 800543e:	2380      	movs	r3, #128	; 0x80
 8005440:	045c      	lsls	r4, r3, #17
 8005442:	230a      	movs	r3, #10
 8005444:	18fb      	adds	r3, r7, r3
 8005446:	8819      	ldrh	r1, [r3, #0]
 8005448:	68f8      	ldr	r0, [r7, #12]
 800544a:	4b55      	ldr	r3, [pc, #340]	; (80055a0 <HAL_I2C_Master_Transmit+0x208>)
 800544c:	9300      	str	r3, [sp, #0]
 800544e:	0023      	movs	r3, r4
 8005450:	f000 fc08 	bl	8005c64 <I2C_TransferConfig>
 8005454:	e075      	b.n	8005542 <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800545a:	b29a      	uxth	r2, r3
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005464:	b2da      	uxtb	r2, r3
 8005466:	2380      	movs	r3, #128	; 0x80
 8005468:	049c      	lsls	r4, r3, #18
 800546a:	230a      	movs	r3, #10
 800546c:	18fb      	adds	r3, r7, r3
 800546e:	8819      	ldrh	r1, [r3, #0]
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	4b4b      	ldr	r3, [pc, #300]	; (80055a0 <HAL_I2C_Master_Transmit+0x208>)
 8005474:	9300      	str	r3, [sp, #0]
 8005476:	0023      	movs	r3, r4
 8005478:	f000 fbf4 	bl	8005c64 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800547c:	e061      	b.n	8005542 <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	0018      	movs	r0, r3
 8005486:	f000 f9f8 	bl	800587a <I2C_WaitOnTXISFlagUntilTimeout>
 800548a:	1e03      	subs	r3, r0, #0
 800548c:	d001      	beq.n	8005492 <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e081      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	781a      	ldrb	r2, [r3, #0]
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a2:	1c5a      	adds	r2, r3, #1
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	3b01      	subs	r3, #1
 80054b0:	b29a      	uxth	r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ba:	3b01      	subs	r3, #1
 80054bc:	b29a      	uxth	r2, r3
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054c6:	b29b      	uxth	r3, r3
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d03a      	beq.n	8005542 <HAL_I2C_Master_Transmit+0x1aa>
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d136      	bne.n	8005542 <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80054d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054d6:	68f8      	ldr	r0, [r7, #12]
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	9300      	str	r3, [sp, #0]
 80054dc:	0013      	movs	r3, r2
 80054de:	2200      	movs	r2, #0
 80054e0:	2180      	movs	r1, #128	; 0x80
 80054e2:	f000 f98b 	bl	80057fc <I2C_WaitOnFlagUntilTimeout>
 80054e6:	1e03      	subs	r3, r0, #0
 80054e8:	d001      	beq.n	80054ee <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e053      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	2bff      	cmp	r3, #255	; 0xff
 80054f6:	d911      	bls.n	800551c <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	22ff      	movs	r2, #255	; 0xff
 80054fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005502:	b2da      	uxtb	r2, r3
 8005504:	2380      	movs	r3, #128	; 0x80
 8005506:	045c      	lsls	r4, r3, #17
 8005508:	230a      	movs	r3, #10
 800550a:	18fb      	adds	r3, r7, r3
 800550c:	8819      	ldrh	r1, [r3, #0]
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	2300      	movs	r3, #0
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	0023      	movs	r3, r4
 8005516:	f000 fba5 	bl	8005c64 <I2C_TransferConfig>
 800551a:	e012      	b.n	8005542 <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005520:	b29a      	uxth	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800552a:	b2da      	uxtb	r2, r3
 800552c:	2380      	movs	r3, #128	; 0x80
 800552e:	049c      	lsls	r4, r3, #18
 8005530:	230a      	movs	r3, #10
 8005532:	18fb      	adds	r3, r7, r3
 8005534:	8819      	ldrh	r1, [r3, #0]
 8005536:	68f8      	ldr	r0, [r7, #12]
 8005538:	2300      	movs	r3, #0
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	0023      	movs	r3, r4
 800553e:	f000 fb91 	bl	8005c64 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005546:	b29b      	uxth	r3, r3
 8005548:	2b00      	cmp	r3, #0
 800554a:	d198      	bne.n	800547e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800554c:	697a      	ldr	r2, [r7, #20]
 800554e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	0018      	movs	r0, r3
 8005554:	f000 f9d0 	bl	80058f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005558:	1e03      	subs	r3, r0, #0
 800555a:	d001      	beq.n	8005560 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e01a      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2220      	movs	r2, #32
 8005566:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685a      	ldr	r2, [r3, #4]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	490c      	ldr	r1, [pc, #48]	; (80055a4 <HAL_I2C_Master_Transmit+0x20c>)
 8005574:	400a      	ands	r2, r1
 8005576:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2241      	movs	r2, #65	; 0x41
 800557c:	2120      	movs	r1, #32
 800557e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2242      	movs	r2, #66	; 0x42
 8005584:	2100      	movs	r1, #0
 8005586:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2240      	movs	r2, #64	; 0x40
 800558c:	2100      	movs	r1, #0
 800558e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005590:	2300      	movs	r3, #0
 8005592:	e000      	b.n	8005596 <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 8005594:	2302      	movs	r3, #2
  }
}
 8005596:	0018      	movs	r0, r3
 8005598:	46bd      	mov	sp, r7
 800559a:	b007      	add	sp, #28
 800559c:	bd90      	pop	{r4, r7, pc}
 800559e:	46c0      	nop			; (mov r8, r8)
 80055a0:	80002000 	.word	0x80002000
 80055a4:	fe00e800 	.word	0xfe00e800

080055a8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80055a8:	b590      	push	{r4, r7, lr}
 80055aa:	b089      	sub	sp, #36	; 0x24
 80055ac:	af02      	add	r7, sp, #8
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	0008      	movs	r0, r1
 80055b2:	607a      	str	r2, [r7, #4]
 80055b4:	0019      	movs	r1, r3
 80055b6:	230a      	movs	r3, #10
 80055b8:	18fb      	adds	r3, r7, r3
 80055ba:	1c02      	adds	r2, r0, #0
 80055bc:	801a      	strh	r2, [r3, #0]
 80055be:	2308      	movs	r3, #8
 80055c0:	18fb      	adds	r3, r7, r3
 80055c2:	1c0a      	adds	r2, r1, #0
 80055c4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2241      	movs	r2, #65	; 0x41
 80055ca:	5c9b      	ldrb	r3, [r3, r2]
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b20      	cmp	r3, #32
 80055d0:	d000      	beq.n	80055d4 <HAL_I2C_Master_Receive+0x2c>
 80055d2:	e0e8      	b.n	80057a6 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2240      	movs	r2, #64	; 0x40
 80055d8:	5c9b      	ldrb	r3, [r3, r2]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d101      	bne.n	80055e2 <HAL_I2C_Master_Receive+0x3a>
 80055de:	2302      	movs	r3, #2
 80055e0:	e0e2      	b.n	80057a8 <HAL_I2C_Master_Receive+0x200>
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2240      	movs	r2, #64	; 0x40
 80055e6:	2101      	movs	r1, #1
 80055e8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80055ea:	f7fe fbbd 	bl	8003d68 <HAL_GetTick>
 80055ee:	0003      	movs	r3, r0
 80055f0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80055f2:	2380      	movs	r3, #128	; 0x80
 80055f4:	0219      	lsls	r1, r3, #8
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	2319      	movs	r3, #25
 80055fe:	2201      	movs	r2, #1
 8005600:	f000 f8fc 	bl	80057fc <I2C_WaitOnFlagUntilTimeout>
 8005604:	1e03      	subs	r3, r0, #0
 8005606:	d001      	beq.n	800560c <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e0cd      	b.n	80057a8 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2241      	movs	r2, #65	; 0x41
 8005610:	2122      	movs	r1, #34	; 0x22
 8005612:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2242      	movs	r2, #66	; 0x42
 8005618:	2110      	movs	r1, #16
 800561a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	687a      	ldr	r2, [r7, #4]
 8005626:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2208      	movs	r2, #8
 800562c:	18ba      	adds	r2, r7, r2
 800562e:	8812      	ldrh	r2, [r2, #0]
 8005630:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800563c:	b29b      	uxth	r3, r3
 800563e:	2bff      	cmp	r3, #255	; 0xff
 8005640:	d911      	bls.n	8005666 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	22ff      	movs	r2, #255	; 0xff
 8005646:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800564c:	b2da      	uxtb	r2, r3
 800564e:	2380      	movs	r3, #128	; 0x80
 8005650:	045c      	lsls	r4, r3, #17
 8005652:	230a      	movs	r3, #10
 8005654:	18fb      	adds	r3, r7, r3
 8005656:	8819      	ldrh	r1, [r3, #0]
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	4b55      	ldr	r3, [pc, #340]	; (80057b0 <HAL_I2C_Master_Receive+0x208>)
 800565c:	9300      	str	r3, [sp, #0]
 800565e:	0023      	movs	r3, r4
 8005660:	f000 fb00 	bl	8005c64 <I2C_TransferConfig>
 8005664:	e076      	b.n	8005754 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800566a:	b29a      	uxth	r2, r3
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005674:	b2da      	uxtb	r2, r3
 8005676:	2380      	movs	r3, #128	; 0x80
 8005678:	049c      	lsls	r4, r3, #18
 800567a:	230a      	movs	r3, #10
 800567c:	18fb      	adds	r3, r7, r3
 800567e:	8819      	ldrh	r1, [r3, #0]
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	4b4b      	ldr	r3, [pc, #300]	; (80057b0 <HAL_I2C_Master_Receive+0x208>)
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	0023      	movs	r3, r4
 8005688:	f000 faec 	bl	8005c64 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800568c:	e062      	b.n	8005754 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800568e:	697a      	ldr	r2, [r7, #20]
 8005690:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	0018      	movs	r0, r3
 8005696:	f000 f96b 	bl	8005970 <I2C_WaitOnRXNEFlagUntilTimeout>
 800569a:	1e03      	subs	r3, r0, #0
 800569c:	d001      	beq.n	80056a2 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e082      	b.n	80057a8 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ac:	b2d2      	uxtb	r2, r2
 80056ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	1c5a      	adds	r2, r3, #1
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056be:	3b01      	subs	r3, #1
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	3b01      	subs	r3, #1
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056d8:	b29b      	uxth	r3, r3
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d03a      	beq.n	8005754 <HAL_I2C_Master_Receive+0x1ac>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d136      	bne.n	8005754 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80056e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	9300      	str	r3, [sp, #0]
 80056ee:	0013      	movs	r3, r2
 80056f0:	2200      	movs	r2, #0
 80056f2:	2180      	movs	r1, #128	; 0x80
 80056f4:	f000 f882 	bl	80057fc <I2C_WaitOnFlagUntilTimeout>
 80056f8:	1e03      	subs	r3, r0, #0
 80056fa:	d001      	beq.n	8005700 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e053      	b.n	80057a8 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005704:	b29b      	uxth	r3, r3
 8005706:	2bff      	cmp	r3, #255	; 0xff
 8005708:	d911      	bls.n	800572e <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	22ff      	movs	r2, #255	; 0xff
 800570e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005714:	b2da      	uxtb	r2, r3
 8005716:	2380      	movs	r3, #128	; 0x80
 8005718:	045c      	lsls	r4, r3, #17
 800571a:	230a      	movs	r3, #10
 800571c:	18fb      	adds	r3, r7, r3
 800571e:	8819      	ldrh	r1, [r3, #0]
 8005720:	68f8      	ldr	r0, [r7, #12]
 8005722:	2300      	movs	r3, #0
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	0023      	movs	r3, r4
 8005728:	f000 fa9c 	bl	8005c64 <I2C_TransferConfig>
 800572c:	e012      	b.n	8005754 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005732:	b29a      	uxth	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800573c:	b2da      	uxtb	r2, r3
 800573e:	2380      	movs	r3, #128	; 0x80
 8005740:	049c      	lsls	r4, r3, #18
 8005742:	230a      	movs	r3, #10
 8005744:	18fb      	adds	r3, r7, r3
 8005746:	8819      	ldrh	r1, [r3, #0]
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	2300      	movs	r3, #0
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	0023      	movs	r3, r4
 8005750:	f000 fa88 	bl	8005c64 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005758:	b29b      	uxth	r3, r3
 800575a:	2b00      	cmp	r3, #0
 800575c:	d197      	bne.n	800568e <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	0018      	movs	r0, r3
 8005766:	f000 f8c7 	bl	80058f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800576a:	1e03      	subs	r3, r0, #0
 800576c:	d001      	beq.n	8005772 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e01a      	b.n	80057a8 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	2220      	movs	r2, #32
 8005778:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	490b      	ldr	r1, [pc, #44]	; (80057b4 <HAL_I2C_Master_Receive+0x20c>)
 8005786:	400a      	ands	r2, r1
 8005788:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2241      	movs	r2, #65	; 0x41
 800578e:	2120      	movs	r1, #32
 8005790:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2242      	movs	r2, #66	; 0x42
 8005796:	2100      	movs	r1, #0
 8005798:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2240      	movs	r2, #64	; 0x40
 800579e:	2100      	movs	r1, #0
 80057a0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80057a2:	2300      	movs	r3, #0
 80057a4:	e000      	b.n	80057a8 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 80057a6:	2302      	movs	r3, #2
  }
}
 80057a8:	0018      	movs	r0, r3
 80057aa:	46bd      	mov	sp, r7
 80057ac:	b007      	add	sp, #28
 80057ae:	bd90      	pop	{r4, r7, pc}
 80057b0:	80002400 	.word	0x80002400
 80057b4:	fe00e800 	.word	0xfe00e800

080057b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	2202      	movs	r2, #2
 80057c8:	4013      	ands	r3, r2
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d103      	bne.n	80057d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	2200      	movs	r2, #0
 80057d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	2201      	movs	r2, #1
 80057de:	4013      	ands	r3, r2
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d007      	beq.n	80057f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	699a      	ldr	r2, [r3, #24]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2101      	movs	r1, #1
 80057f0:	430a      	orrs	r2, r1
 80057f2:	619a      	str	r2, [r3, #24]
  }
}
 80057f4:	46c0      	nop			; (mov r8, r8)
 80057f6:	46bd      	mov	sp, r7
 80057f8:	b002      	add	sp, #8
 80057fa:	bd80      	pop	{r7, pc}

080057fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	60f8      	str	r0, [r7, #12]
 8005804:	60b9      	str	r1, [r7, #8]
 8005806:	603b      	str	r3, [r7, #0]
 8005808:	1dfb      	adds	r3, r7, #7
 800580a:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800580c:	e021      	b.n	8005852 <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	3301      	adds	r3, #1
 8005812:	d01e      	beq.n	8005852 <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005814:	f7fe faa8 	bl	8003d68 <HAL_GetTick>
 8005818:	0002      	movs	r2, r0
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	683a      	ldr	r2, [r7, #0]
 8005820:	429a      	cmp	r2, r3
 8005822:	d302      	bcc.n	800582a <I2C_WaitOnFlagUntilTimeout+0x2e>
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d113      	bne.n	8005852 <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800582e:	2220      	movs	r2, #32
 8005830:	431a      	orrs	r2, r3
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2241      	movs	r2, #65	; 0x41
 800583a:	2120      	movs	r1, #32
 800583c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2242      	movs	r2, #66	; 0x42
 8005842:	2100      	movs	r1, #0
 8005844:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2240      	movs	r2, #64	; 0x40
 800584a:	2100      	movs	r1, #0
 800584c:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e00f      	b.n	8005872 <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	4013      	ands	r3, r2
 800585c:	68ba      	ldr	r2, [r7, #8]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	425a      	negs	r2, r3
 8005862:	4153      	adcs	r3, r2
 8005864:	b2db      	uxtb	r3, r3
 8005866:	001a      	movs	r2, r3
 8005868:	1dfb      	adds	r3, r7, #7
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	429a      	cmp	r2, r3
 800586e:	d0ce      	beq.n	800580e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005870:	2300      	movs	r3, #0
}
 8005872:	0018      	movs	r0, r3
 8005874:	46bd      	mov	sp, r7
 8005876:	b004      	add	sp, #16
 8005878:	bd80      	pop	{r7, pc}

0800587a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800587a:	b580      	push	{r7, lr}
 800587c:	b084      	sub	sp, #16
 800587e:	af00      	add	r7, sp, #0
 8005880:	60f8      	str	r0, [r7, #12]
 8005882:	60b9      	str	r1, [r7, #8]
 8005884:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005886:	e02b      	b.n	80058e0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	0018      	movs	r0, r3
 8005890:	f000 f8e8 	bl	8005a64 <I2C_IsErrorOccurred>
 8005894:	1e03      	subs	r3, r0, #0
 8005896:	d001      	beq.n	800589c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	e029      	b.n	80058f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	3301      	adds	r3, #1
 80058a0:	d01e      	beq.n	80058e0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a2:	f7fe fa61 	bl	8003d68 <HAL_GetTick>
 80058a6:	0002      	movs	r2, r0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	68ba      	ldr	r2, [r7, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d302      	bcc.n	80058b8 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d113      	bne.n	80058e0 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058bc:	2220      	movs	r2, #32
 80058be:	431a      	orrs	r2, r3
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2241      	movs	r2, #65	; 0x41
 80058c8:	2120      	movs	r1, #32
 80058ca:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2242      	movs	r2, #66	; 0x42
 80058d0:	2100      	movs	r1, #0
 80058d2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	2240      	movs	r2, #64	; 0x40
 80058d8:	2100      	movs	r1, #0
 80058da:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80058dc:	2301      	movs	r3, #1
 80058de:	e007      	b.n	80058f0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	2202      	movs	r2, #2
 80058e8:	4013      	ands	r3, r2
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	d1cc      	bne.n	8005888 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058ee:	2300      	movs	r3, #0
}
 80058f0:	0018      	movs	r0, r3
 80058f2:	46bd      	mov	sp, r7
 80058f4:	b004      	add	sp, #16
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b084      	sub	sp, #16
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005904:	e028      	b.n	8005958 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	68b9      	ldr	r1, [r7, #8]
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	0018      	movs	r0, r3
 800590e:	f000 f8a9 	bl	8005a64 <I2C_IsErrorOccurred>
 8005912:	1e03      	subs	r3, r0, #0
 8005914:	d001      	beq.n	800591a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e026      	b.n	8005968 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800591a:	f7fe fa25 	bl	8003d68 <HAL_GetTick>
 800591e:	0002      	movs	r2, r0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	429a      	cmp	r2, r3
 8005928:	d302      	bcc.n	8005930 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d113      	bne.n	8005958 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005934:	2220      	movs	r2, #32
 8005936:	431a      	orrs	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2241      	movs	r2, #65	; 0x41
 8005940:	2120      	movs	r1, #32
 8005942:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2242      	movs	r2, #66	; 0x42
 8005948:	2100      	movs	r1, #0
 800594a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2240      	movs	r2, #64	; 0x40
 8005950:	2100      	movs	r1, #0
 8005952:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e007      	b.n	8005968 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	2220      	movs	r2, #32
 8005960:	4013      	ands	r3, r2
 8005962:	2b20      	cmp	r3, #32
 8005964:	d1cf      	bne.n	8005906 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	0018      	movs	r0, r3
 800596a:	46bd      	mov	sp, r7
 800596c:	b004      	add	sp, #16
 800596e:	bd80      	pop	{r7, pc}

08005970 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	60f8      	str	r0, [r7, #12]
 8005978:	60b9      	str	r1, [r7, #8]
 800597a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800597c:	e064      	b.n	8005a48 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	68b9      	ldr	r1, [r7, #8]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	0018      	movs	r0, r3
 8005986:	f000 f86d 	bl	8005a64 <I2C_IsErrorOccurred>
 800598a:	1e03      	subs	r3, r0, #0
 800598c:	d001      	beq.n	8005992 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e062      	b.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	2220      	movs	r2, #32
 800599a:	4013      	ands	r3, r2
 800599c:	2b20      	cmp	r3, #32
 800599e:	d138      	bne.n	8005a12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	2204      	movs	r2, #4
 80059a8:	4013      	ands	r3, r2
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d105      	bne.n	80059ba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80059b6:	2300      	movs	r3, #0
 80059b8:	e04e      	b.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	699b      	ldr	r3, [r3, #24]
 80059c0:	2210      	movs	r2, #16
 80059c2:	4013      	ands	r3, r2
 80059c4:	2b10      	cmp	r3, #16
 80059c6:	d107      	bne.n	80059d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2210      	movs	r2, #16
 80059ce:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2204      	movs	r2, #4
 80059d4:	645a      	str	r2, [r3, #68]	; 0x44
 80059d6:	e002      	b.n	80059de <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	2220      	movs	r2, #32
 80059e4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	685a      	ldr	r2, [r3, #4]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	491b      	ldr	r1, [pc, #108]	; (8005a60 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80059f2:	400a      	ands	r2, r1
 80059f4:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2241      	movs	r2, #65	; 0x41
 80059fa:	2120      	movs	r1, #32
 80059fc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2242      	movs	r2, #66	; 0x42
 8005a02:	2100      	movs	r1, #0
 8005a04:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2240      	movs	r2, #64	; 0x40
 8005a0a:	2100      	movs	r1, #0
 8005a0c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e022      	b.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a12:	f7fe f9a9 	bl	8003d68 <HAL_GetTick>
 8005a16:	0002      	movs	r2, r0
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	68ba      	ldr	r2, [r7, #8]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d302      	bcc.n	8005a28 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d10f      	bne.n	8005a48 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2c:	2220      	movs	r2, #32
 8005a2e:	431a      	orrs	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2241      	movs	r2, #65	; 0x41
 8005a38:	2120      	movs	r1, #32
 8005a3a:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2240      	movs	r2, #64	; 0x40
 8005a40:	2100      	movs	r1, #0
 8005a42:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8005a44:	2301      	movs	r3, #1
 8005a46:	e007      	b.n	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	699b      	ldr	r3, [r3, #24]
 8005a4e:	2204      	movs	r2, #4
 8005a50:	4013      	ands	r3, r2
 8005a52:	2b04      	cmp	r3, #4
 8005a54:	d193      	bne.n	800597e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	0018      	movs	r0, r3
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	b004      	add	sp, #16
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	fe00e800 	.word	0xfe00e800

08005a64 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a64:	b590      	push	{r4, r7, lr}
 8005a66:	b08b      	sub	sp, #44	; 0x2c
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a70:	2327      	movs	r3, #39	; 0x27
 8005a72:	18fb      	adds	r3, r7, r3
 8005a74:	2200      	movs	r2, #0
 8005a76:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	699b      	ldr	r3, [r3, #24]
 8005a7e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005a80:	2300      	movs	r3, #0
 8005a82:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	2210      	movs	r2, #16
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	d100      	bne.n	8005a92 <I2C_IsErrorOccurred+0x2e>
 8005a90:	e082      	b.n	8005b98 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	2210      	movs	r2, #16
 8005a98:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a9a:	e060      	b.n	8005b5e <I2C_IsErrorOccurred+0xfa>
 8005a9c:	2427      	movs	r4, #39	; 0x27
 8005a9e:	193b      	adds	r3, r7, r4
 8005aa0:	193a      	adds	r2, r7, r4
 8005aa2:	7812      	ldrb	r2, [r2, #0]
 8005aa4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	d058      	beq.n	8005b5e <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005aac:	f7fe f95c 	bl	8003d68 <HAL_GetTick>
 8005ab0:	0002      	movs	r2, r0
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	68ba      	ldr	r2, [r7, #8]
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d306      	bcc.n	8005aca <I2C_IsErrorOccurred+0x66>
 8005abc:	193b      	adds	r3, r7, r4
 8005abe:	193a      	adds	r2, r7, r4
 8005ac0:	7812      	ldrb	r2, [r2, #0]
 8005ac2:	701a      	strb	r2, [r3, #0]
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d149      	bne.n	8005b5e <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685a      	ldr	r2, [r3, #4]
 8005ad0:	2380      	movs	r3, #128	; 0x80
 8005ad2:	01db      	lsls	r3, r3, #7
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005ad8:	2013      	movs	r0, #19
 8005ada:	183b      	adds	r3, r7, r0
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	2142      	movs	r1, #66	; 0x42
 8005ae0:	5c52      	ldrb	r2, [r2, r1]
 8005ae2:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	699a      	ldr	r2, [r3, #24]
 8005aea:	2380      	movs	r3, #128	; 0x80
 8005aec:	021b      	lsls	r3, r3, #8
 8005aee:	401a      	ands	r2, r3
 8005af0:	2380      	movs	r3, #128	; 0x80
 8005af2:	021b      	lsls	r3, r3, #8
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d126      	bne.n	8005b46 <I2C_IsErrorOccurred+0xe2>
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	2380      	movs	r3, #128	; 0x80
 8005afc:	01db      	lsls	r3, r3, #7
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d021      	beq.n	8005b46 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8005b02:	183b      	adds	r3, r7, r0
 8005b04:	781b      	ldrb	r3, [r3, #0]
 8005b06:	2b20      	cmp	r3, #32
 8005b08:	d01d      	beq.n	8005b46 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	2180      	movs	r1, #128	; 0x80
 8005b16:	01c9      	lsls	r1, r1, #7
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005b1c:	f7fe f924 	bl	8003d68 <HAL_GetTick>
 8005b20:	0003      	movs	r3, r0
 8005b22:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b24:	e00f      	b.n	8005b46 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005b26:	f7fe f91f 	bl	8003d68 <HAL_GetTick>
 8005b2a:	0002      	movs	r2, r0
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b19      	cmp	r3, #25
 8005b32:	d908      	bls.n	8005b46 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005b34:	6a3b      	ldr	r3, [r7, #32]
 8005b36:	2220      	movs	r2, #32
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005b3c:	2327      	movs	r3, #39	; 0x27
 8005b3e:	18fb      	adds	r3, r7, r3
 8005b40:	2201      	movs	r2, #1
 8005b42:	701a      	strb	r2, [r3, #0]

              break;
 8005b44:	e00b      	b.n	8005b5e <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	4013      	ands	r3, r2
 8005b50:	2127      	movs	r1, #39	; 0x27
 8005b52:	187a      	adds	r2, r7, r1
 8005b54:	1879      	adds	r1, r7, r1
 8005b56:	7809      	ldrb	r1, [r1, #0]
 8005b58:	7011      	strb	r1, [r2, #0]
 8005b5a:	2b20      	cmp	r3, #32
 8005b5c:	d1e3      	bne.n	8005b26 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	2220      	movs	r2, #32
 8005b66:	4013      	ands	r3, r2
 8005b68:	2b20      	cmp	r3, #32
 8005b6a:	d004      	beq.n	8005b76 <I2C_IsErrorOccurred+0x112>
 8005b6c:	2327      	movs	r3, #39	; 0x27
 8005b6e:	18fb      	adds	r3, r7, r3
 8005b70:	781b      	ldrb	r3, [r3, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d092      	beq.n	8005a9c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005b76:	2327      	movs	r3, #39	; 0x27
 8005b78:	18fb      	adds	r3, r7, r3
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d103      	bne.n	8005b88 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2220      	movs	r2, #32
 8005b86:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005b88:	6a3b      	ldr	r3, [r7, #32]
 8005b8a:	2204      	movs	r2, #4
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005b90:	2327      	movs	r3, #39	; 0x27
 8005b92:	18fb      	adds	r3, r7, r3
 8005b94:	2201      	movs	r2, #1
 8005b96:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	699b      	ldr	r3, [r3, #24]
 8005b9e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005ba0:	69ba      	ldr	r2, [r7, #24]
 8005ba2:	2380      	movs	r3, #128	; 0x80
 8005ba4:	005b      	lsls	r3, r3, #1
 8005ba6:	4013      	ands	r3, r2
 8005ba8:	d00c      	beq.n	8005bc4 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005baa:	6a3b      	ldr	r3, [r7, #32]
 8005bac:	2201      	movs	r2, #1
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2280      	movs	r2, #128	; 0x80
 8005bb8:	0052      	lsls	r2, r2, #1
 8005bba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005bbc:	2327      	movs	r3, #39	; 0x27
 8005bbe:	18fb      	adds	r3, r7, r3
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	2380      	movs	r3, #128	; 0x80
 8005bc8:	00db      	lsls	r3, r3, #3
 8005bca:	4013      	ands	r3, r2
 8005bcc:	d00c      	beq.n	8005be8 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005bce:	6a3b      	ldr	r3, [r7, #32]
 8005bd0:	2208      	movs	r2, #8
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2280      	movs	r2, #128	; 0x80
 8005bdc:	00d2      	lsls	r2, r2, #3
 8005bde:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005be0:	2327      	movs	r3, #39	; 0x27
 8005be2:	18fb      	adds	r3, r7, r3
 8005be4:	2201      	movs	r2, #1
 8005be6:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005be8:	69ba      	ldr	r2, [r7, #24]
 8005bea:	2380      	movs	r3, #128	; 0x80
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4013      	ands	r3, r2
 8005bf0:	d00c      	beq.n	8005c0c <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005bf2:	6a3b      	ldr	r3, [r7, #32]
 8005bf4:	2202      	movs	r2, #2
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2280      	movs	r2, #128	; 0x80
 8005c00:	0092      	lsls	r2, r2, #2
 8005c02:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c04:	2327      	movs	r3, #39	; 0x27
 8005c06:	18fb      	adds	r3, r7, r3
 8005c08:	2201      	movs	r2, #1
 8005c0a:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8005c0c:	2327      	movs	r3, #39	; 0x27
 8005c0e:	18fb      	adds	r3, r7, r3
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d01d      	beq.n	8005c52 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	0018      	movs	r0, r3
 8005c1a:	f7ff fdcd 	bl	80057b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685a      	ldr	r2, [r3, #4]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	490d      	ldr	r1, [pc, #52]	; (8005c60 <I2C_IsErrorOccurred+0x1fc>)
 8005c2a:	400a      	ands	r2, r1
 8005c2c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c32:	6a3b      	ldr	r3, [r7, #32]
 8005c34:	431a      	orrs	r2, r3
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2241      	movs	r2, #65	; 0x41
 8005c3e:	2120      	movs	r1, #32
 8005c40:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2242      	movs	r2, #66	; 0x42
 8005c46:	2100      	movs	r1, #0
 8005c48:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2240      	movs	r2, #64	; 0x40
 8005c4e:	2100      	movs	r1, #0
 8005c50:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005c52:	2327      	movs	r3, #39	; 0x27
 8005c54:	18fb      	adds	r3, r7, r3
 8005c56:	781b      	ldrb	r3, [r3, #0]
}
 8005c58:	0018      	movs	r0, r3
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	b00b      	add	sp, #44	; 0x2c
 8005c5e:	bd90      	pop	{r4, r7, pc}
 8005c60:	fe00e800 	.word	0xfe00e800

08005c64 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005c64:	b590      	push	{r4, r7, lr}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	60f8      	str	r0, [r7, #12]
 8005c6c:	0008      	movs	r0, r1
 8005c6e:	0011      	movs	r1, r2
 8005c70:	607b      	str	r3, [r7, #4]
 8005c72:	240a      	movs	r4, #10
 8005c74:	193b      	adds	r3, r7, r4
 8005c76:	1c02      	adds	r2, r0, #0
 8005c78:	801a      	strh	r2, [r3, #0]
 8005c7a:	2009      	movs	r0, #9
 8005c7c:	183b      	adds	r3, r7, r0
 8005c7e:	1c0a      	adds	r2, r1, #0
 8005c80:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c82:	193b      	adds	r3, r7, r4
 8005c84:	881b      	ldrh	r3, [r3, #0]
 8005c86:	059b      	lsls	r3, r3, #22
 8005c88:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005c8a:	183b      	adds	r3, r7, r0
 8005c8c:	781b      	ldrb	r3, [r3, #0]
 8005c8e:	0419      	lsls	r1, r3, #16
 8005c90:	23ff      	movs	r3, #255	; 0xff
 8005c92:	041b      	lsls	r3, r3, #16
 8005c94:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c96:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	005b      	lsls	r3, r3, #1
 8005ca2:	085b      	lsrs	r3, r3, #1
 8005ca4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cae:	0d51      	lsrs	r1, r2, #21
 8005cb0:	2280      	movs	r2, #128	; 0x80
 8005cb2:	00d2      	lsls	r2, r2, #3
 8005cb4:	400a      	ands	r2, r1
 8005cb6:	4907      	ldr	r1, [pc, #28]	; (8005cd4 <I2C_TransferConfig+0x70>)
 8005cb8:	430a      	orrs	r2, r1
 8005cba:	43d2      	mvns	r2, r2
 8005cbc:	401a      	ands	r2, r3
 8005cbe:	0011      	movs	r1, r2
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005cca:	46c0      	nop			; (mov r8, r8)
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	b007      	add	sp, #28
 8005cd0:	bd90      	pop	{r4, r7, pc}
 8005cd2:	46c0      	nop			; (mov r8, r8)
 8005cd4:	03ff63ff 	.word	0x03ff63ff

08005cd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2241      	movs	r2, #65	; 0x41
 8005ce6:	5c9b      	ldrb	r3, [r3, r2]
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b20      	cmp	r3, #32
 8005cec:	d138      	bne.n	8005d60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2240      	movs	r2, #64	; 0x40
 8005cf2:	5c9b      	ldrb	r3, [r3, r2]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d101      	bne.n	8005cfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	e032      	b.n	8005d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2240      	movs	r2, #64	; 0x40
 8005d00:	2101      	movs	r1, #1
 8005d02:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2241      	movs	r2, #65	; 0x41
 8005d08:	2124      	movs	r1, #36	; 0x24
 8005d0a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2101      	movs	r1, #1
 8005d18:	438a      	bics	r2, r1
 8005d1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4911      	ldr	r1, [pc, #68]	; (8005d6c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005d28:	400a      	ands	r2, r1
 8005d2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	6819      	ldr	r1, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	683a      	ldr	r2, [r7, #0]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	2101      	movs	r1, #1
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2241      	movs	r2, #65	; 0x41
 8005d50:	2120      	movs	r1, #32
 8005d52:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2240      	movs	r2, #64	; 0x40
 8005d58:	2100      	movs	r1, #0
 8005d5a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	e000      	b.n	8005d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d60:	2302      	movs	r3, #2
  }
}
 8005d62:	0018      	movs	r0, r3
 8005d64:	46bd      	mov	sp, r7
 8005d66:	b002      	add	sp, #8
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	46c0      	nop			; (mov r8, r8)
 8005d6c:	ffffefff 	.word	0xffffefff

08005d70 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2241      	movs	r2, #65	; 0x41
 8005d7e:	5c9b      	ldrb	r3, [r3, r2]
 8005d80:	b2db      	uxtb	r3, r3
 8005d82:	2b20      	cmp	r3, #32
 8005d84:	d139      	bne.n	8005dfa <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2240      	movs	r2, #64	; 0x40
 8005d8a:	5c9b      	ldrb	r3, [r3, r2]
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d101      	bne.n	8005d94 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005d90:	2302      	movs	r3, #2
 8005d92:	e033      	b.n	8005dfc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2240      	movs	r2, #64	; 0x40
 8005d98:	2101      	movs	r1, #1
 8005d9a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2241      	movs	r2, #65	; 0x41
 8005da0:	2124      	movs	r1, #36	; 0x24
 8005da2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2101      	movs	r1, #1
 8005db0:	438a      	bics	r2, r1
 8005db2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	4a11      	ldr	r2, [pc, #68]	; (8005e04 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	021b      	lsls	r3, r3, #8
 8005dc8:	68fa      	ldr	r2, [r7, #12]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2101      	movs	r1, #1
 8005de2:	430a      	orrs	r2, r1
 8005de4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2241      	movs	r2, #65	; 0x41
 8005dea:	2120      	movs	r1, #32
 8005dec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2240      	movs	r2, #64	; 0x40
 8005df2:	2100      	movs	r1, #0
 8005df4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005df6:	2300      	movs	r3, #0
 8005df8:	e000      	b.n	8005dfc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005dfa:	2302      	movs	r3, #2
  }
}
 8005dfc:	0018      	movs	r0, r3
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	b004      	add	sp, #16
 8005e02:	bd80      	pop	{r7, pc}
 8005e04:	fffff0ff 	.word	0xfffff0ff

08005e08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b084      	sub	sp, #16
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005e10:	4b19      	ldr	r3, [pc, #100]	; (8005e78 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a19      	ldr	r2, [pc, #100]	; (8005e7c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8005e16:	4013      	ands	r3, r2
 8005e18:	0019      	movs	r1, r3
 8005e1a:	4b17      	ldr	r3, [pc, #92]	; (8005e78 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	430a      	orrs	r2, r1
 8005e20:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	2380      	movs	r3, #128	; 0x80
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d11f      	bne.n	8005e6c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005e2c:	4b14      	ldr	r3, [pc, #80]	; (8005e80 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005e2e:	681a      	ldr	r2, [r3, #0]
 8005e30:	0013      	movs	r3, r2
 8005e32:	005b      	lsls	r3, r3, #1
 8005e34:	189b      	adds	r3, r3, r2
 8005e36:	005b      	lsls	r3, r3, #1
 8005e38:	4912      	ldr	r1, [pc, #72]	; (8005e84 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005e3a:	0018      	movs	r0, r3
 8005e3c:	f7fa f960 	bl	8000100 <__udivsi3>
 8005e40:	0003      	movs	r3, r0
 8005e42:	3301      	adds	r3, #1
 8005e44:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e46:	e008      	b.n	8005e5a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d003      	beq.n	8005e56 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	3b01      	subs	r3, #1
 8005e52:	60fb      	str	r3, [r7, #12]
 8005e54:	e001      	b.n	8005e5a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8005e56:	2303      	movs	r3, #3
 8005e58:	e009      	b.n	8005e6e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e5a:	4b07      	ldr	r3, [pc, #28]	; (8005e78 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005e5c:	695a      	ldr	r2, [r3, #20]
 8005e5e:	2380      	movs	r3, #128	; 0x80
 8005e60:	00db      	lsls	r3, r3, #3
 8005e62:	401a      	ands	r2, r3
 8005e64:	2380      	movs	r3, #128	; 0x80
 8005e66:	00db      	lsls	r3, r3, #3
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d0ed      	beq.n	8005e48 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	0018      	movs	r0, r3
 8005e70:	46bd      	mov	sp, r7
 8005e72:	b004      	add	sp, #16
 8005e74:	bd80      	pop	{r7, pc}
 8005e76:	46c0      	nop			; (mov r8, r8)
 8005e78:	40007000 	.word	0x40007000
 8005e7c:	fffff9ff 	.word	0xfffff9ff
 8005e80:	20000104 	.word	0x20000104
 8005e84:	000f4240 	.word	0x000f4240

08005e88 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8005e8c:	4b03      	ldr	r3, [pc, #12]	; (8005e9c <LL_RCC_GetAPB1Prescaler+0x14>)
 8005e8e:	689a      	ldr	r2, [r3, #8]
 8005e90:	23e0      	movs	r3, #224	; 0xe0
 8005e92:	01db      	lsls	r3, r3, #7
 8005e94:	4013      	ands	r3, r2
}
 8005e96:	0018      	movs	r0, r3
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}
 8005e9c:	40021000 	.word	0x40021000

08005ea0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b088      	sub	sp, #32
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d101      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e2fe      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	4013      	ands	r3, r2
 8005eba:	d100      	bne.n	8005ebe <HAL_RCC_OscConfig+0x1e>
 8005ebc:	e07c      	b.n	8005fb8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ebe:	4bc3      	ldr	r3, [pc, #780]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	2238      	movs	r2, #56	; 0x38
 8005ec4:	4013      	ands	r3, r2
 8005ec6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ec8:	4bc0      	ldr	r3, [pc, #768]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005eca:	68db      	ldr	r3, [r3, #12]
 8005ecc:	2203      	movs	r2, #3
 8005ece:	4013      	ands	r3, r2
 8005ed0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	2b10      	cmp	r3, #16
 8005ed6:	d102      	bne.n	8005ede <HAL_RCC_OscConfig+0x3e>
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	2b03      	cmp	r3, #3
 8005edc:	d002      	beq.n	8005ee4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	2b08      	cmp	r3, #8
 8005ee2:	d10b      	bne.n	8005efc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee4:	4bb9      	ldr	r3, [pc, #740]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	2380      	movs	r3, #128	; 0x80
 8005eea:	029b      	lsls	r3, r3, #10
 8005eec:	4013      	ands	r3, r2
 8005eee:	d062      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x116>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d15e      	bne.n	8005fb6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e2d9      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685a      	ldr	r2, [r3, #4]
 8005f00:	2380      	movs	r3, #128	; 0x80
 8005f02:	025b      	lsls	r3, r3, #9
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d107      	bne.n	8005f18 <HAL_RCC_OscConfig+0x78>
 8005f08:	4bb0      	ldr	r3, [pc, #704]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	4baf      	ldr	r3, [pc, #700]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f0e:	2180      	movs	r1, #128	; 0x80
 8005f10:	0249      	lsls	r1, r1, #9
 8005f12:	430a      	orrs	r2, r1
 8005f14:	601a      	str	r2, [r3, #0]
 8005f16:	e020      	b.n	8005f5a <HAL_RCC_OscConfig+0xba>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685a      	ldr	r2, [r3, #4]
 8005f1c:	23a0      	movs	r3, #160	; 0xa0
 8005f1e:	02db      	lsls	r3, r3, #11
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d10e      	bne.n	8005f42 <HAL_RCC_OscConfig+0xa2>
 8005f24:	4ba9      	ldr	r3, [pc, #676]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	4ba8      	ldr	r3, [pc, #672]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f2a:	2180      	movs	r1, #128	; 0x80
 8005f2c:	02c9      	lsls	r1, r1, #11
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	601a      	str	r2, [r3, #0]
 8005f32:	4ba6      	ldr	r3, [pc, #664]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	4ba5      	ldr	r3, [pc, #660]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f38:	2180      	movs	r1, #128	; 0x80
 8005f3a:	0249      	lsls	r1, r1, #9
 8005f3c:	430a      	orrs	r2, r1
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	e00b      	b.n	8005f5a <HAL_RCC_OscConfig+0xba>
 8005f42:	4ba2      	ldr	r3, [pc, #648]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	4ba1      	ldr	r3, [pc, #644]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f48:	49a1      	ldr	r1, [pc, #644]	; (80061d0 <HAL_RCC_OscConfig+0x330>)
 8005f4a:	400a      	ands	r2, r1
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	4b9f      	ldr	r3, [pc, #636]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	4b9e      	ldr	r3, [pc, #632]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f54:	499f      	ldr	r1, [pc, #636]	; (80061d4 <HAL_RCC_OscConfig+0x334>)
 8005f56:	400a      	ands	r2, r1
 8005f58:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	685b      	ldr	r3, [r3, #4]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d014      	beq.n	8005f8c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f62:	f7fd ff01 	bl	8003d68 <HAL_GetTick>
 8005f66:	0003      	movs	r3, r0
 8005f68:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f6a:	e008      	b.n	8005f7e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f6c:	f7fd fefc 	bl	8003d68 <HAL_GetTick>
 8005f70:	0002      	movs	r2, r0
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	2b64      	cmp	r3, #100	; 0x64
 8005f78:	d901      	bls.n	8005f7e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e298      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f7e:	4b93      	ldr	r3, [pc, #588]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	2380      	movs	r3, #128	; 0x80
 8005f84:	029b      	lsls	r3, r3, #10
 8005f86:	4013      	ands	r3, r2
 8005f88:	d0f0      	beq.n	8005f6c <HAL_RCC_OscConfig+0xcc>
 8005f8a:	e015      	b.n	8005fb8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f8c:	f7fd feec 	bl	8003d68 <HAL_GetTick>
 8005f90:	0003      	movs	r3, r0
 8005f92:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005f94:	e008      	b.n	8005fa8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005f96:	f7fd fee7 	bl	8003d68 <HAL_GetTick>
 8005f9a:	0002      	movs	r2, r0
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b64      	cmp	r3, #100	; 0x64
 8005fa2:	d901      	bls.n	8005fa8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e283      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fa8:	4b88      	ldr	r3, [pc, #544]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	2380      	movs	r3, #128	; 0x80
 8005fae:	029b      	lsls	r3, r3, #10
 8005fb0:	4013      	ands	r3, r2
 8005fb2:	d1f0      	bne.n	8005f96 <HAL_RCC_OscConfig+0xf6>
 8005fb4:	e000      	b.n	8005fb8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fb6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2202      	movs	r2, #2
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	d100      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x124>
 8005fc2:	e099      	b.n	80060f8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fc4:	4b81      	ldr	r3, [pc, #516]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	2238      	movs	r2, #56	; 0x38
 8005fca:	4013      	ands	r3, r2
 8005fcc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fce:	4b7f      	ldr	r3, [pc, #508]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	2203      	movs	r2, #3
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005fd8:	69bb      	ldr	r3, [r7, #24]
 8005fda:	2b10      	cmp	r3, #16
 8005fdc:	d102      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x144>
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d002      	beq.n	8005fea <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d135      	bne.n	8006056 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005fea:	4b78      	ldr	r3, [pc, #480]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	2380      	movs	r3, #128	; 0x80
 8005ff0:	00db      	lsls	r3, r3, #3
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	d005      	beq.n	8006002 <HAL_RCC_OscConfig+0x162>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d101      	bne.n	8006002 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e256      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006002:	4b72      	ldr	r3, [pc, #456]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006004:	685b      	ldr	r3, [r3, #4]
 8006006:	4a74      	ldr	r2, [pc, #464]	; (80061d8 <HAL_RCC_OscConfig+0x338>)
 8006008:	4013      	ands	r3, r2
 800600a:	0019      	movs	r1, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	695b      	ldr	r3, [r3, #20]
 8006010:	021a      	lsls	r2, r3, #8
 8006012:	4b6e      	ldr	r3, [pc, #440]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006014:	430a      	orrs	r2, r1
 8006016:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d112      	bne.n	8006044 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800601e:	4b6b      	ldr	r3, [pc, #428]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a6e      	ldr	r2, [pc, #440]	; (80061dc <HAL_RCC_OscConfig+0x33c>)
 8006024:	4013      	ands	r3, r2
 8006026:	0019      	movs	r1, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	691a      	ldr	r2, [r3, #16]
 800602c:	4b67      	ldr	r3, [pc, #412]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 800602e:	430a      	orrs	r2, r1
 8006030:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006032:	4b66      	ldr	r3, [pc, #408]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	0adb      	lsrs	r3, r3, #11
 8006038:	2207      	movs	r2, #7
 800603a:	4013      	ands	r3, r2
 800603c:	4a68      	ldr	r2, [pc, #416]	; (80061e0 <HAL_RCC_OscConfig+0x340>)
 800603e:	40da      	lsrs	r2, r3
 8006040:	4b68      	ldr	r3, [pc, #416]	; (80061e4 <HAL_RCC_OscConfig+0x344>)
 8006042:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006044:	4b68      	ldr	r3, [pc, #416]	; (80061e8 <HAL_RCC_OscConfig+0x348>)
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	0018      	movs	r0, r3
 800604a:	f7fd fe31 	bl	8003cb0 <HAL_InitTick>
 800604e:	1e03      	subs	r3, r0, #0
 8006050:	d051      	beq.n	80060f6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e22c      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d030      	beq.n	80060c0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800605e:	4b5b      	ldr	r3, [pc, #364]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a5e      	ldr	r2, [pc, #376]	; (80061dc <HAL_RCC_OscConfig+0x33c>)
 8006064:	4013      	ands	r3, r2
 8006066:	0019      	movs	r1, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	691a      	ldr	r2, [r3, #16]
 800606c:	4b57      	ldr	r3, [pc, #348]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 800606e:	430a      	orrs	r2, r1
 8006070:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8006072:	4b56      	ldr	r3, [pc, #344]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	4b55      	ldr	r3, [pc, #340]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006078:	2180      	movs	r1, #128	; 0x80
 800607a:	0049      	lsls	r1, r1, #1
 800607c:	430a      	orrs	r2, r1
 800607e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006080:	f7fd fe72 	bl	8003d68 <HAL_GetTick>
 8006084:	0003      	movs	r3, r0
 8006086:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006088:	e008      	b.n	800609c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800608a:	f7fd fe6d 	bl	8003d68 <HAL_GetTick>
 800608e:	0002      	movs	r2, r0
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	2b02      	cmp	r3, #2
 8006096:	d901      	bls.n	800609c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006098:	2303      	movs	r3, #3
 800609a:	e209      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800609c:	4b4b      	ldr	r3, [pc, #300]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	2380      	movs	r3, #128	; 0x80
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	4013      	ands	r3, r2
 80060a6:	d0f0      	beq.n	800608a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060a8:	4b48      	ldr	r3, [pc, #288]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	4a4a      	ldr	r2, [pc, #296]	; (80061d8 <HAL_RCC_OscConfig+0x338>)
 80060ae:	4013      	ands	r3, r2
 80060b0:	0019      	movs	r1, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	695b      	ldr	r3, [r3, #20]
 80060b6:	021a      	lsls	r2, r3, #8
 80060b8:	4b44      	ldr	r3, [pc, #272]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 80060ba:	430a      	orrs	r2, r1
 80060bc:	605a      	str	r2, [r3, #4]
 80060be:	e01b      	b.n	80060f8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80060c0:	4b42      	ldr	r3, [pc, #264]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 80060c2:	681a      	ldr	r2, [r3, #0]
 80060c4:	4b41      	ldr	r3, [pc, #260]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 80060c6:	4949      	ldr	r1, [pc, #292]	; (80061ec <HAL_RCC_OscConfig+0x34c>)
 80060c8:	400a      	ands	r2, r1
 80060ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060cc:	f7fd fe4c 	bl	8003d68 <HAL_GetTick>
 80060d0:	0003      	movs	r3, r0
 80060d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060d4:	e008      	b.n	80060e8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060d6:	f7fd fe47 	bl	8003d68 <HAL_GetTick>
 80060da:	0002      	movs	r2, r0
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d901      	bls.n	80060e8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80060e4:	2303      	movs	r3, #3
 80060e6:	e1e3      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060e8:	4b38      	ldr	r3, [pc, #224]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	2380      	movs	r3, #128	; 0x80
 80060ee:	00db      	lsls	r3, r3, #3
 80060f0:	4013      	ands	r3, r2
 80060f2:	d1f0      	bne.n	80060d6 <HAL_RCC_OscConfig+0x236>
 80060f4:	e000      	b.n	80060f8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060f6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2208      	movs	r2, #8
 80060fe:	4013      	ands	r3, r2
 8006100:	d047      	beq.n	8006192 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006102:	4b32      	ldr	r3, [pc, #200]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	2238      	movs	r2, #56	; 0x38
 8006108:	4013      	ands	r3, r2
 800610a:	2b18      	cmp	r3, #24
 800610c:	d10a      	bne.n	8006124 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800610e:	4b2f      	ldr	r3, [pc, #188]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006110:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006112:	2202      	movs	r2, #2
 8006114:	4013      	ands	r3, r2
 8006116:	d03c      	beq.n	8006192 <HAL_RCC_OscConfig+0x2f2>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d138      	bne.n	8006192 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e1c5      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	699b      	ldr	r3, [r3, #24]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d019      	beq.n	8006160 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800612c:	4b27      	ldr	r3, [pc, #156]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 800612e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006130:	4b26      	ldr	r3, [pc, #152]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006132:	2101      	movs	r1, #1
 8006134:	430a      	orrs	r2, r1
 8006136:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006138:	f7fd fe16 	bl	8003d68 <HAL_GetTick>
 800613c:	0003      	movs	r3, r0
 800613e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006140:	e008      	b.n	8006154 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006142:	f7fd fe11 	bl	8003d68 <HAL_GetTick>
 8006146:	0002      	movs	r2, r0
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	1ad3      	subs	r3, r2, r3
 800614c:	2b02      	cmp	r3, #2
 800614e:	d901      	bls.n	8006154 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e1ad      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006154:	4b1d      	ldr	r3, [pc, #116]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006158:	2202      	movs	r2, #2
 800615a:	4013      	ands	r3, r2
 800615c:	d0f1      	beq.n	8006142 <HAL_RCC_OscConfig+0x2a2>
 800615e:	e018      	b.n	8006192 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8006160:	4b1a      	ldr	r3, [pc, #104]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006162:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006164:	4b19      	ldr	r3, [pc, #100]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 8006166:	2101      	movs	r1, #1
 8006168:	438a      	bics	r2, r1
 800616a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800616c:	f7fd fdfc 	bl	8003d68 <HAL_GetTick>
 8006170:	0003      	movs	r3, r0
 8006172:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006174:	e008      	b.n	8006188 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006176:	f7fd fdf7 	bl	8003d68 <HAL_GetTick>
 800617a:	0002      	movs	r2, r0
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	1ad3      	subs	r3, r2, r3
 8006180:	2b02      	cmp	r3, #2
 8006182:	d901      	bls.n	8006188 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	e193      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006188:	4b10      	ldr	r3, [pc, #64]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 800618a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800618c:	2202      	movs	r2, #2
 800618e:	4013      	ands	r3, r2
 8006190:	d1f1      	bne.n	8006176 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	2204      	movs	r2, #4
 8006198:	4013      	ands	r3, r2
 800619a:	d100      	bne.n	800619e <HAL_RCC_OscConfig+0x2fe>
 800619c:	e0c6      	b.n	800632c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800619e:	231f      	movs	r3, #31
 80061a0:	18fb      	adds	r3, r7, r3
 80061a2:	2200      	movs	r2, #0
 80061a4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80061a6:	4b09      	ldr	r3, [pc, #36]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	2238      	movs	r2, #56	; 0x38
 80061ac:	4013      	ands	r3, r2
 80061ae:	2b20      	cmp	r3, #32
 80061b0:	d11e      	bne.n	80061f0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80061b2:	4b06      	ldr	r3, [pc, #24]	; (80061cc <HAL_RCC_OscConfig+0x32c>)
 80061b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061b6:	2202      	movs	r2, #2
 80061b8:	4013      	ands	r3, r2
 80061ba:	d100      	bne.n	80061be <HAL_RCC_OscConfig+0x31e>
 80061bc:	e0b6      	b.n	800632c <HAL_RCC_OscConfig+0x48c>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d000      	beq.n	80061c8 <HAL_RCC_OscConfig+0x328>
 80061c6:	e0b1      	b.n	800632c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e171      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
 80061cc:	40021000 	.word	0x40021000
 80061d0:	fffeffff 	.word	0xfffeffff
 80061d4:	fffbffff 	.word	0xfffbffff
 80061d8:	ffff80ff 	.word	0xffff80ff
 80061dc:	ffffc7ff 	.word	0xffffc7ff
 80061e0:	00f42400 	.word	0x00f42400
 80061e4:	20000104 	.word	0x20000104
 80061e8:	20000108 	.word	0x20000108
 80061ec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80061f0:	4bb1      	ldr	r3, [pc, #708]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80061f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061f4:	2380      	movs	r3, #128	; 0x80
 80061f6:	055b      	lsls	r3, r3, #21
 80061f8:	4013      	ands	r3, r2
 80061fa:	d101      	bne.n	8006200 <HAL_RCC_OscConfig+0x360>
 80061fc:	2301      	movs	r3, #1
 80061fe:	e000      	b.n	8006202 <HAL_RCC_OscConfig+0x362>
 8006200:	2300      	movs	r3, #0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d011      	beq.n	800622a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006206:	4bac      	ldr	r3, [pc, #688]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006208:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800620a:	4bab      	ldr	r3, [pc, #684]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 800620c:	2180      	movs	r1, #128	; 0x80
 800620e:	0549      	lsls	r1, r1, #21
 8006210:	430a      	orrs	r2, r1
 8006212:	63da      	str	r2, [r3, #60]	; 0x3c
 8006214:	4ba8      	ldr	r3, [pc, #672]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006216:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006218:	2380      	movs	r3, #128	; 0x80
 800621a:	055b      	lsls	r3, r3, #21
 800621c:	4013      	ands	r3, r2
 800621e:	60fb      	str	r3, [r7, #12]
 8006220:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8006222:	231f      	movs	r3, #31
 8006224:	18fb      	adds	r3, r7, r3
 8006226:	2201      	movs	r2, #1
 8006228:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800622a:	4ba4      	ldr	r3, [pc, #656]	; (80064bc <HAL_RCC_OscConfig+0x61c>)
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	2380      	movs	r3, #128	; 0x80
 8006230:	005b      	lsls	r3, r3, #1
 8006232:	4013      	ands	r3, r2
 8006234:	d11a      	bne.n	800626c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006236:	4ba1      	ldr	r3, [pc, #644]	; (80064bc <HAL_RCC_OscConfig+0x61c>)
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	4ba0      	ldr	r3, [pc, #640]	; (80064bc <HAL_RCC_OscConfig+0x61c>)
 800623c:	2180      	movs	r1, #128	; 0x80
 800623e:	0049      	lsls	r1, r1, #1
 8006240:	430a      	orrs	r2, r1
 8006242:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8006244:	f7fd fd90 	bl	8003d68 <HAL_GetTick>
 8006248:	0003      	movs	r3, r0
 800624a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800624c:	e008      	b.n	8006260 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800624e:	f7fd fd8b 	bl	8003d68 <HAL_GetTick>
 8006252:	0002      	movs	r2, r0
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	1ad3      	subs	r3, r2, r3
 8006258:	2b02      	cmp	r3, #2
 800625a:	d901      	bls.n	8006260 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e127      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006260:	4b96      	ldr	r3, [pc, #600]	; (80064bc <HAL_RCC_OscConfig+0x61c>)
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	2380      	movs	r3, #128	; 0x80
 8006266:	005b      	lsls	r3, r3, #1
 8006268:	4013      	ands	r3, r2
 800626a:	d0f0      	beq.n	800624e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	2b01      	cmp	r3, #1
 8006272:	d106      	bne.n	8006282 <HAL_RCC_OscConfig+0x3e2>
 8006274:	4b90      	ldr	r3, [pc, #576]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006276:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006278:	4b8f      	ldr	r3, [pc, #572]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 800627a:	2101      	movs	r1, #1
 800627c:	430a      	orrs	r2, r1
 800627e:	65da      	str	r2, [r3, #92]	; 0x5c
 8006280:	e01c      	b.n	80062bc <HAL_RCC_OscConfig+0x41c>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	2b05      	cmp	r3, #5
 8006288:	d10c      	bne.n	80062a4 <HAL_RCC_OscConfig+0x404>
 800628a:	4b8b      	ldr	r3, [pc, #556]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 800628c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800628e:	4b8a      	ldr	r3, [pc, #552]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006290:	2104      	movs	r1, #4
 8006292:	430a      	orrs	r2, r1
 8006294:	65da      	str	r2, [r3, #92]	; 0x5c
 8006296:	4b88      	ldr	r3, [pc, #544]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006298:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800629a:	4b87      	ldr	r3, [pc, #540]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 800629c:	2101      	movs	r1, #1
 800629e:	430a      	orrs	r2, r1
 80062a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80062a2:	e00b      	b.n	80062bc <HAL_RCC_OscConfig+0x41c>
 80062a4:	4b84      	ldr	r3, [pc, #528]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80062a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80062a8:	4b83      	ldr	r3, [pc, #524]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80062aa:	2101      	movs	r1, #1
 80062ac:	438a      	bics	r2, r1
 80062ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80062b0:	4b81      	ldr	r3, [pc, #516]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80062b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80062b4:	4b80      	ldr	r3, [pc, #512]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80062b6:	2104      	movs	r1, #4
 80062b8:	438a      	bics	r2, r1
 80062ba:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d014      	beq.n	80062ee <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c4:	f7fd fd50 	bl	8003d68 <HAL_GetTick>
 80062c8:	0003      	movs	r3, r0
 80062ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062cc:	e009      	b.n	80062e2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ce:	f7fd fd4b 	bl	8003d68 <HAL_GetTick>
 80062d2:	0002      	movs	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	4a79      	ldr	r2, [pc, #484]	; (80064c0 <HAL_RCC_OscConfig+0x620>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e0e6      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062e2:	4b75      	ldr	r3, [pc, #468]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80062e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062e6:	2202      	movs	r2, #2
 80062e8:	4013      	ands	r3, r2
 80062ea:	d0f0      	beq.n	80062ce <HAL_RCC_OscConfig+0x42e>
 80062ec:	e013      	b.n	8006316 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062ee:	f7fd fd3b 	bl	8003d68 <HAL_GetTick>
 80062f2:	0003      	movs	r3, r0
 80062f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80062f6:	e009      	b.n	800630c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062f8:	f7fd fd36 	bl	8003d68 <HAL_GetTick>
 80062fc:	0002      	movs	r2, r0
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	4a6f      	ldr	r2, [pc, #444]	; (80064c0 <HAL_RCC_OscConfig+0x620>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d901      	bls.n	800630c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8006308:	2303      	movs	r3, #3
 800630a:	e0d1      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800630c:	4b6a      	ldr	r3, [pc, #424]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 800630e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006310:	2202      	movs	r2, #2
 8006312:	4013      	ands	r3, r2
 8006314:	d1f0      	bne.n	80062f8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006316:	231f      	movs	r3, #31
 8006318:	18fb      	adds	r3, r7, r3
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d105      	bne.n	800632c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006320:	4b65      	ldr	r3, [pc, #404]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006322:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006324:	4b64      	ldr	r3, [pc, #400]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006326:	4967      	ldr	r1, [pc, #412]	; (80064c4 <HAL_RCC_OscConfig+0x624>)
 8006328:	400a      	ands	r2, r1
 800632a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	69db      	ldr	r3, [r3, #28]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d100      	bne.n	8006336 <HAL_RCC_OscConfig+0x496>
 8006334:	e0bb      	b.n	80064ae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006336:	4b60      	ldr	r3, [pc, #384]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	2238      	movs	r2, #56	; 0x38
 800633c:	4013      	ands	r3, r2
 800633e:	2b10      	cmp	r3, #16
 8006340:	d100      	bne.n	8006344 <HAL_RCC_OscConfig+0x4a4>
 8006342:	e07b      	b.n	800643c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	69db      	ldr	r3, [r3, #28]
 8006348:	2b02      	cmp	r3, #2
 800634a:	d156      	bne.n	80063fa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800634c:	4b5a      	ldr	r3, [pc, #360]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	4b59      	ldr	r3, [pc, #356]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006352:	495d      	ldr	r1, [pc, #372]	; (80064c8 <HAL_RCC_OscConfig+0x628>)
 8006354:	400a      	ands	r2, r1
 8006356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006358:	f7fd fd06 	bl	8003d68 <HAL_GetTick>
 800635c:	0003      	movs	r3, r0
 800635e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006360:	e008      	b.n	8006374 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006362:	f7fd fd01 	bl	8003d68 <HAL_GetTick>
 8006366:	0002      	movs	r2, r0
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	2b02      	cmp	r3, #2
 800636e:	d901      	bls.n	8006374 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e09d      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006374:	4b50      	ldr	r3, [pc, #320]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	2380      	movs	r3, #128	; 0x80
 800637a:	049b      	lsls	r3, r3, #18
 800637c:	4013      	ands	r3, r2
 800637e:	d1f0      	bne.n	8006362 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006380:	4b4d      	ldr	r3, [pc, #308]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	4a51      	ldr	r2, [pc, #324]	; (80064cc <HAL_RCC_OscConfig+0x62c>)
 8006386:	4013      	ands	r3, r2
 8006388:	0019      	movs	r1, r3
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a1a      	ldr	r2, [r3, #32]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006392:	431a      	orrs	r2, r3
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006398:	021b      	lsls	r3, r3, #8
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a0:	431a      	orrs	r2, r3
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a6:	431a      	orrs	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063ac:	431a      	orrs	r2, r3
 80063ae:	4b42      	ldr	r3, [pc, #264]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80063b0:	430a      	orrs	r2, r1
 80063b2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063b4:	4b40      	ldr	r3, [pc, #256]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	4b3f      	ldr	r3, [pc, #252]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80063ba:	2180      	movs	r1, #128	; 0x80
 80063bc:	0449      	lsls	r1, r1, #17
 80063be:	430a      	orrs	r2, r1
 80063c0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80063c2:	4b3d      	ldr	r3, [pc, #244]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	4b3c      	ldr	r3, [pc, #240]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80063c8:	2180      	movs	r1, #128	; 0x80
 80063ca:	0549      	lsls	r1, r1, #21
 80063cc:	430a      	orrs	r2, r1
 80063ce:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d0:	f7fd fcca 	bl	8003d68 <HAL_GetTick>
 80063d4:	0003      	movs	r3, r0
 80063d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063d8:	e008      	b.n	80063ec <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063da:	f7fd fcc5 	bl	8003d68 <HAL_GetTick>
 80063de:	0002      	movs	r2, r0
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d901      	bls.n	80063ec <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80063e8:	2303      	movs	r3, #3
 80063ea:	e061      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063ec:	4b32      	ldr	r3, [pc, #200]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	2380      	movs	r3, #128	; 0x80
 80063f2:	049b      	lsls	r3, r3, #18
 80063f4:	4013      	ands	r3, r2
 80063f6:	d0f0      	beq.n	80063da <HAL_RCC_OscConfig+0x53a>
 80063f8:	e059      	b.n	80064ae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063fa:	4b2f      	ldr	r3, [pc, #188]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	4b2e      	ldr	r3, [pc, #184]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006400:	4931      	ldr	r1, [pc, #196]	; (80064c8 <HAL_RCC_OscConfig+0x628>)
 8006402:	400a      	ands	r2, r1
 8006404:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006406:	f7fd fcaf 	bl	8003d68 <HAL_GetTick>
 800640a:	0003      	movs	r3, r0
 800640c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800640e:	e008      	b.n	8006422 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006410:	f7fd fcaa 	bl	8003d68 <HAL_GetTick>
 8006414:	0002      	movs	r2, r0
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	1ad3      	subs	r3, r2, r3
 800641a:	2b02      	cmp	r3, #2
 800641c:	d901      	bls.n	8006422 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e046      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006422:	4b25      	ldr	r3, [pc, #148]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	2380      	movs	r3, #128	; 0x80
 8006428:	049b      	lsls	r3, r3, #18
 800642a:	4013      	ands	r3, r2
 800642c:	d1f0      	bne.n	8006410 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800642e:	4b22      	ldr	r3, [pc, #136]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006430:	68da      	ldr	r2, [r3, #12]
 8006432:	4b21      	ldr	r3, [pc, #132]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 8006434:	4926      	ldr	r1, [pc, #152]	; (80064d0 <HAL_RCC_OscConfig+0x630>)
 8006436:	400a      	ands	r2, r1
 8006438:	60da      	str	r2, [r3, #12]
 800643a:	e038      	b.n	80064ae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	69db      	ldr	r3, [r3, #28]
 8006440:	2b01      	cmp	r3, #1
 8006442:	d101      	bne.n	8006448 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8006444:	2301      	movs	r3, #1
 8006446:	e033      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006448:	4b1b      	ldr	r3, [pc, #108]	; (80064b8 <HAL_RCC_OscConfig+0x618>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	2203      	movs	r2, #3
 8006452:	401a      	ands	r2, r3
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a1b      	ldr	r3, [r3, #32]
 8006458:	429a      	cmp	r2, r3
 800645a:	d126      	bne.n	80064aa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	2270      	movs	r2, #112	; 0x70
 8006460:	401a      	ands	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006466:	429a      	cmp	r2, r3
 8006468:	d11f      	bne.n	80064aa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	23fe      	movs	r3, #254	; 0xfe
 800646e:	01db      	lsls	r3, r3, #7
 8006470:	401a      	ands	r2, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006476:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006478:	429a      	cmp	r2, r3
 800647a:	d116      	bne.n	80064aa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	23f8      	movs	r3, #248	; 0xf8
 8006480:	039b      	lsls	r3, r3, #14
 8006482:	401a      	ands	r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006488:	429a      	cmp	r2, r3
 800648a:	d10e      	bne.n	80064aa <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800648c:	697a      	ldr	r2, [r7, #20]
 800648e:	23e0      	movs	r3, #224	; 0xe0
 8006490:	051b      	lsls	r3, r3, #20
 8006492:	401a      	ands	r2, r3
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006498:	429a      	cmp	r2, r3
 800649a:	d106      	bne.n	80064aa <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	0f5b      	lsrs	r3, r3, #29
 80064a0:	075a      	lsls	r2, r3, #29
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d001      	beq.n	80064ae <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e000      	b.n	80064b0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 80064ae:	2300      	movs	r3, #0
}
 80064b0:	0018      	movs	r0, r3
 80064b2:	46bd      	mov	sp, r7
 80064b4:	b008      	add	sp, #32
 80064b6:	bd80      	pop	{r7, pc}
 80064b8:	40021000 	.word	0x40021000
 80064bc:	40007000 	.word	0x40007000
 80064c0:	00001388 	.word	0x00001388
 80064c4:	efffffff 	.word	0xefffffff
 80064c8:	feffffff 	.word	0xfeffffff
 80064cc:	11c1808c 	.word	0x11c1808c
 80064d0:	eefefffc 	.word	0xeefefffc

080064d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
 80064dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d101      	bne.n	80064e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	e0e9      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064e8:	4b76      	ldr	r3, [pc, #472]	; (80066c4 <HAL_RCC_ClockConfig+0x1f0>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2207      	movs	r2, #7
 80064ee:	4013      	ands	r3, r2
 80064f0:	683a      	ldr	r2, [r7, #0]
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d91e      	bls.n	8006534 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064f6:	4b73      	ldr	r3, [pc, #460]	; (80066c4 <HAL_RCC_ClockConfig+0x1f0>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2207      	movs	r2, #7
 80064fc:	4393      	bics	r3, r2
 80064fe:	0019      	movs	r1, r3
 8006500:	4b70      	ldr	r3, [pc, #448]	; (80066c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	430a      	orrs	r2, r1
 8006506:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006508:	f7fd fc2e 	bl	8003d68 <HAL_GetTick>
 800650c:	0003      	movs	r3, r0
 800650e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006510:	e009      	b.n	8006526 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006512:	f7fd fc29 	bl	8003d68 <HAL_GetTick>
 8006516:	0002      	movs	r2, r0
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	4a6a      	ldr	r2, [pc, #424]	; (80066c8 <HAL_RCC_ClockConfig+0x1f4>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d901      	bls.n	8006526 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8006522:	2303      	movs	r3, #3
 8006524:	e0ca      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006526:	4b67      	ldr	r3, [pc, #412]	; (80066c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	2207      	movs	r2, #7
 800652c:	4013      	ands	r3, r2
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	429a      	cmp	r2, r3
 8006532:	d1ee      	bne.n	8006512 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	2202      	movs	r2, #2
 800653a:	4013      	ands	r3, r2
 800653c:	d015      	beq.n	800656a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2204      	movs	r2, #4
 8006544:	4013      	ands	r3, r2
 8006546:	d006      	beq.n	8006556 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006548:	4b60      	ldr	r3, [pc, #384]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 800654a:	689a      	ldr	r2, [r3, #8]
 800654c:	4b5f      	ldr	r3, [pc, #380]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 800654e:	21e0      	movs	r1, #224	; 0xe0
 8006550:	01c9      	lsls	r1, r1, #7
 8006552:	430a      	orrs	r2, r1
 8006554:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006556:	4b5d      	ldr	r3, [pc, #372]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	4a5d      	ldr	r2, [pc, #372]	; (80066d0 <HAL_RCC_ClockConfig+0x1fc>)
 800655c:	4013      	ands	r3, r2
 800655e:	0019      	movs	r1, r3
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	689a      	ldr	r2, [r3, #8]
 8006564:	4b59      	ldr	r3, [pc, #356]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 8006566:	430a      	orrs	r2, r1
 8006568:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2201      	movs	r2, #1
 8006570:	4013      	ands	r3, r2
 8006572:	d057      	beq.n	8006624 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	2b01      	cmp	r3, #1
 800657a:	d107      	bne.n	800658c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800657c:	4b53      	ldr	r3, [pc, #332]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 800657e:	681a      	ldr	r2, [r3, #0]
 8006580:	2380      	movs	r3, #128	; 0x80
 8006582:	029b      	lsls	r3, r3, #10
 8006584:	4013      	ands	r3, r2
 8006586:	d12b      	bne.n	80065e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e097      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	2b02      	cmp	r3, #2
 8006592:	d107      	bne.n	80065a4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006594:	4b4d      	ldr	r3, [pc, #308]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	2380      	movs	r3, #128	; 0x80
 800659a:	049b      	lsls	r3, r3, #18
 800659c:	4013      	ands	r3, r2
 800659e:	d11f      	bne.n	80065e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80065a0:	2301      	movs	r3, #1
 80065a2:	e08b      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d107      	bne.n	80065bc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065ac:	4b47      	ldr	r3, [pc, #284]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 80065ae:	681a      	ldr	r2, [r3, #0]
 80065b0:	2380      	movs	r3, #128	; 0x80
 80065b2:	00db      	lsls	r3, r3, #3
 80065b4:	4013      	ands	r3, r2
 80065b6:	d113      	bne.n	80065e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	e07f      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	2b03      	cmp	r3, #3
 80065c2:	d106      	bne.n	80065d2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80065c4:	4b41      	ldr	r3, [pc, #260]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 80065c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80065c8:	2202      	movs	r2, #2
 80065ca:	4013      	ands	r3, r2
 80065cc:	d108      	bne.n	80065e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	e074      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065d2:	4b3e      	ldr	r3, [pc, #248]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 80065d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065d6:	2202      	movs	r2, #2
 80065d8:	4013      	ands	r3, r2
 80065da:	d101      	bne.n	80065e0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e06d      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80065e0:	4b3a      	ldr	r3, [pc, #232]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 80065e2:	689b      	ldr	r3, [r3, #8]
 80065e4:	2207      	movs	r2, #7
 80065e6:	4393      	bics	r3, r2
 80065e8:	0019      	movs	r1, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	685a      	ldr	r2, [r3, #4]
 80065ee:	4b37      	ldr	r3, [pc, #220]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 80065f0:	430a      	orrs	r2, r1
 80065f2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80065f4:	f7fd fbb8 	bl	8003d68 <HAL_GetTick>
 80065f8:	0003      	movs	r3, r0
 80065fa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065fc:	e009      	b.n	8006612 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065fe:	f7fd fbb3 	bl	8003d68 <HAL_GetTick>
 8006602:	0002      	movs	r2, r0
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	4a2f      	ldr	r2, [pc, #188]	; (80066c8 <HAL_RCC_ClockConfig+0x1f4>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d901      	bls.n	8006612 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800660e:	2303      	movs	r3, #3
 8006610:	e054      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006612:	4b2e      	ldr	r3, [pc, #184]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	2238      	movs	r2, #56	; 0x38
 8006618:	401a      	ands	r2, r3
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	00db      	lsls	r3, r3, #3
 8006620:	429a      	cmp	r2, r3
 8006622:	d1ec      	bne.n	80065fe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006624:	4b27      	ldr	r3, [pc, #156]	; (80066c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2207      	movs	r2, #7
 800662a:	4013      	ands	r3, r2
 800662c:	683a      	ldr	r2, [r7, #0]
 800662e:	429a      	cmp	r2, r3
 8006630:	d21e      	bcs.n	8006670 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006632:	4b24      	ldr	r3, [pc, #144]	; (80066c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2207      	movs	r2, #7
 8006638:	4393      	bics	r3, r2
 800663a:	0019      	movs	r1, r3
 800663c:	4b21      	ldr	r3, [pc, #132]	; (80066c4 <HAL_RCC_ClockConfig+0x1f0>)
 800663e:	683a      	ldr	r2, [r7, #0]
 8006640:	430a      	orrs	r2, r1
 8006642:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006644:	f7fd fb90 	bl	8003d68 <HAL_GetTick>
 8006648:	0003      	movs	r3, r0
 800664a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800664c:	e009      	b.n	8006662 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800664e:	f7fd fb8b 	bl	8003d68 <HAL_GetTick>
 8006652:	0002      	movs	r2, r0
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	4a1b      	ldr	r2, [pc, #108]	; (80066c8 <HAL_RCC_ClockConfig+0x1f4>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d901      	bls.n	8006662 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e02c      	b.n	80066bc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006662:	4b18      	ldr	r3, [pc, #96]	; (80066c4 <HAL_RCC_ClockConfig+0x1f0>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2207      	movs	r2, #7
 8006668:	4013      	ands	r3, r2
 800666a:	683a      	ldr	r2, [r7, #0]
 800666c:	429a      	cmp	r2, r3
 800666e:	d1ee      	bne.n	800664e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2204      	movs	r2, #4
 8006676:	4013      	ands	r3, r2
 8006678:	d009      	beq.n	800668e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800667a:	4b14      	ldr	r3, [pc, #80]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	4a15      	ldr	r2, [pc, #84]	; (80066d4 <HAL_RCC_ClockConfig+0x200>)
 8006680:	4013      	ands	r3, r2
 8006682:	0019      	movs	r1, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	68da      	ldr	r2, [r3, #12]
 8006688:	4b10      	ldr	r3, [pc, #64]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 800668a:	430a      	orrs	r2, r1
 800668c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800668e:	f000 f829 	bl	80066e4 <HAL_RCC_GetSysClockFreq>
 8006692:	0001      	movs	r1, r0
 8006694:	4b0d      	ldr	r3, [pc, #52]	; (80066cc <HAL_RCC_ClockConfig+0x1f8>)
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	0a1b      	lsrs	r3, r3, #8
 800669a:	220f      	movs	r2, #15
 800669c:	401a      	ands	r2, r3
 800669e:	4b0e      	ldr	r3, [pc, #56]	; (80066d8 <HAL_RCC_ClockConfig+0x204>)
 80066a0:	0092      	lsls	r2, r2, #2
 80066a2:	58d3      	ldr	r3, [r2, r3]
 80066a4:	221f      	movs	r2, #31
 80066a6:	4013      	ands	r3, r2
 80066a8:	000a      	movs	r2, r1
 80066aa:	40da      	lsrs	r2, r3
 80066ac:	4b0b      	ldr	r3, [pc, #44]	; (80066dc <HAL_RCC_ClockConfig+0x208>)
 80066ae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80066b0:	4b0b      	ldr	r3, [pc, #44]	; (80066e0 <HAL_RCC_ClockConfig+0x20c>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	0018      	movs	r0, r3
 80066b6:	f7fd fafb 	bl	8003cb0 <HAL_InitTick>
 80066ba:	0003      	movs	r3, r0
}
 80066bc:	0018      	movs	r0, r3
 80066be:	46bd      	mov	sp, r7
 80066c0:	b004      	add	sp, #16
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	40022000 	.word	0x40022000
 80066c8:	00001388 	.word	0x00001388
 80066cc:	40021000 	.word	0x40021000
 80066d0:	fffff0ff 	.word	0xfffff0ff
 80066d4:	ffff8fff 	.word	0xffff8fff
 80066d8:	08008bd4 	.word	0x08008bd4
 80066dc:	20000104 	.word	0x20000104
 80066e0:	20000108 	.word	0x20000108

080066e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b086      	sub	sp, #24
 80066e8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80066ea:	4b3c      	ldr	r3, [pc, #240]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	2238      	movs	r2, #56	; 0x38
 80066f0:	4013      	ands	r3, r2
 80066f2:	d10f      	bne.n	8006714 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80066f4:	4b39      	ldr	r3, [pc, #228]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	0adb      	lsrs	r3, r3, #11
 80066fa:	2207      	movs	r2, #7
 80066fc:	4013      	ands	r3, r2
 80066fe:	2201      	movs	r2, #1
 8006700:	409a      	lsls	r2, r3
 8006702:	0013      	movs	r3, r2
 8006704:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006706:	6839      	ldr	r1, [r7, #0]
 8006708:	4835      	ldr	r0, [pc, #212]	; (80067e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 800670a:	f7f9 fcf9 	bl	8000100 <__udivsi3>
 800670e:	0003      	movs	r3, r0
 8006710:	613b      	str	r3, [r7, #16]
 8006712:	e05d      	b.n	80067d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006714:	4b31      	ldr	r3, [pc, #196]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	2238      	movs	r2, #56	; 0x38
 800671a:	4013      	ands	r3, r2
 800671c:	2b08      	cmp	r3, #8
 800671e:	d102      	bne.n	8006726 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006720:	4b30      	ldr	r3, [pc, #192]	; (80067e4 <HAL_RCC_GetSysClockFreq+0x100>)
 8006722:	613b      	str	r3, [r7, #16]
 8006724:	e054      	b.n	80067d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006726:	4b2d      	ldr	r3, [pc, #180]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	2238      	movs	r2, #56	; 0x38
 800672c:	4013      	ands	r3, r2
 800672e:	2b10      	cmp	r3, #16
 8006730:	d138      	bne.n	80067a4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006732:	4b2a      	ldr	r3, [pc, #168]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	2203      	movs	r2, #3
 8006738:	4013      	ands	r3, r2
 800673a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800673c:	4b27      	ldr	r3, [pc, #156]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	091b      	lsrs	r3, r3, #4
 8006742:	2207      	movs	r2, #7
 8006744:	4013      	ands	r3, r2
 8006746:	3301      	adds	r3, #1
 8006748:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2b03      	cmp	r3, #3
 800674e:	d10d      	bne.n	800676c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006750:	68b9      	ldr	r1, [r7, #8]
 8006752:	4824      	ldr	r0, [pc, #144]	; (80067e4 <HAL_RCC_GetSysClockFreq+0x100>)
 8006754:	f7f9 fcd4 	bl	8000100 <__udivsi3>
 8006758:	0003      	movs	r3, r0
 800675a:	0019      	movs	r1, r3
 800675c:	4b1f      	ldr	r3, [pc, #124]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800675e:	68db      	ldr	r3, [r3, #12]
 8006760:	0a1b      	lsrs	r3, r3, #8
 8006762:	227f      	movs	r2, #127	; 0x7f
 8006764:	4013      	ands	r3, r2
 8006766:	434b      	muls	r3, r1
 8006768:	617b      	str	r3, [r7, #20]
        break;
 800676a:	e00d      	b.n	8006788 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800676c:	68b9      	ldr	r1, [r7, #8]
 800676e:	481c      	ldr	r0, [pc, #112]	; (80067e0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006770:	f7f9 fcc6 	bl	8000100 <__udivsi3>
 8006774:	0003      	movs	r3, r0
 8006776:	0019      	movs	r1, r3
 8006778:	4b18      	ldr	r3, [pc, #96]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	0a1b      	lsrs	r3, r3, #8
 800677e:	227f      	movs	r2, #127	; 0x7f
 8006780:	4013      	ands	r3, r2
 8006782:	434b      	muls	r3, r1
 8006784:	617b      	str	r3, [r7, #20]
        break;
 8006786:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006788:	4b14      	ldr	r3, [pc, #80]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	0f5b      	lsrs	r3, r3, #29
 800678e:	2207      	movs	r2, #7
 8006790:	4013      	ands	r3, r2
 8006792:	3301      	adds	r3, #1
 8006794:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8006796:	6879      	ldr	r1, [r7, #4]
 8006798:	6978      	ldr	r0, [r7, #20]
 800679a:	f7f9 fcb1 	bl	8000100 <__udivsi3>
 800679e:	0003      	movs	r3, r0
 80067a0:	613b      	str	r3, [r7, #16]
 80067a2:	e015      	b.n	80067d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80067a4:	4b0d      	ldr	r3, [pc, #52]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80067a6:	689b      	ldr	r3, [r3, #8]
 80067a8:	2238      	movs	r2, #56	; 0x38
 80067aa:	4013      	ands	r3, r2
 80067ac:	2b20      	cmp	r3, #32
 80067ae:	d103      	bne.n	80067b8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80067b0:	2380      	movs	r3, #128	; 0x80
 80067b2:	021b      	lsls	r3, r3, #8
 80067b4:	613b      	str	r3, [r7, #16]
 80067b6:	e00b      	b.n	80067d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80067b8:	4b08      	ldr	r3, [pc, #32]	; (80067dc <HAL_RCC_GetSysClockFreq+0xf8>)
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	2238      	movs	r2, #56	; 0x38
 80067be:	4013      	ands	r3, r2
 80067c0:	2b18      	cmp	r3, #24
 80067c2:	d103      	bne.n	80067cc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80067c4:	23fa      	movs	r3, #250	; 0xfa
 80067c6:	01db      	lsls	r3, r3, #7
 80067c8:	613b      	str	r3, [r7, #16]
 80067ca:	e001      	b.n	80067d0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80067cc:	2300      	movs	r3, #0
 80067ce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80067d0:	693b      	ldr	r3, [r7, #16]
}
 80067d2:	0018      	movs	r0, r3
 80067d4:	46bd      	mov	sp, r7
 80067d6:	b006      	add	sp, #24
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	46c0      	nop			; (mov r8, r8)
 80067dc:	40021000 	.word	0x40021000
 80067e0:	00f42400 	.word	0x00f42400
 80067e4:	007a1200 	.word	0x007a1200

080067e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80067ec:	4b02      	ldr	r3, [pc, #8]	; (80067f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80067ee:	681b      	ldr	r3, [r3, #0]
}
 80067f0:	0018      	movs	r0, r3
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	46c0      	nop			; (mov r8, r8)
 80067f8:	20000104 	.word	0x20000104

080067fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80067fc:	b5b0      	push	{r4, r5, r7, lr}
 80067fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006800:	f7ff fff2 	bl	80067e8 <HAL_RCC_GetHCLKFreq>
 8006804:	0004      	movs	r4, r0
 8006806:	f7ff fb3f 	bl	8005e88 <LL_RCC_GetAPB1Prescaler>
 800680a:	0003      	movs	r3, r0
 800680c:	0b1a      	lsrs	r2, r3, #12
 800680e:	4b05      	ldr	r3, [pc, #20]	; (8006824 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006810:	0092      	lsls	r2, r2, #2
 8006812:	58d3      	ldr	r3, [r2, r3]
 8006814:	221f      	movs	r2, #31
 8006816:	4013      	ands	r3, r2
 8006818:	40dc      	lsrs	r4, r3
 800681a:	0023      	movs	r3, r4
}
 800681c:	0018      	movs	r0, r3
 800681e:	46bd      	mov	sp, r7
 8006820:	bdb0      	pop	{r4, r5, r7, pc}
 8006822:	46c0      	nop			; (mov r8, r8)
 8006824:	08008c14 	.word	0x08008c14

08006828 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b086      	sub	sp, #24
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006830:	2313      	movs	r3, #19
 8006832:	18fb      	adds	r3, r7, r3
 8006834:	2200      	movs	r2, #0
 8006836:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006838:	2312      	movs	r3, #18
 800683a:	18fb      	adds	r3, r7, r3
 800683c:	2200      	movs	r2, #0
 800683e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	2380      	movs	r3, #128	; 0x80
 8006846:	029b      	lsls	r3, r3, #10
 8006848:	4013      	ands	r3, r2
 800684a:	d100      	bne.n	800684e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800684c:	e0a3      	b.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800684e:	2011      	movs	r0, #17
 8006850:	183b      	adds	r3, r7, r0
 8006852:	2200      	movs	r2, #0
 8006854:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006856:	4bb3      	ldr	r3, [pc, #716]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006858:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800685a:	2380      	movs	r3, #128	; 0x80
 800685c:	055b      	lsls	r3, r3, #21
 800685e:	4013      	ands	r3, r2
 8006860:	d110      	bne.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006862:	4bb0      	ldr	r3, [pc, #704]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006864:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006866:	4baf      	ldr	r3, [pc, #700]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006868:	2180      	movs	r1, #128	; 0x80
 800686a:	0549      	lsls	r1, r1, #21
 800686c:	430a      	orrs	r2, r1
 800686e:	63da      	str	r2, [r3, #60]	; 0x3c
 8006870:	4bac      	ldr	r3, [pc, #688]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006872:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006874:	2380      	movs	r3, #128	; 0x80
 8006876:	055b      	lsls	r3, r3, #21
 8006878:	4013      	ands	r3, r2
 800687a:	60bb      	str	r3, [r7, #8]
 800687c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800687e:	183b      	adds	r3, r7, r0
 8006880:	2201      	movs	r2, #1
 8006882:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006884:	4ba8      	ldr	r3, [pc, #672]	; (8006b28 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	4ba7      	ldr	r3, [pc, #668]	; (8006b28 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800688a:	2180      	movs	r1, #128	; 0x80
 800688c:	0049      	lsls	r1, r1, #1
 800688e:	430a      	orrs	r2, r1
 8006890:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006892:	f7fd fa69 	bl	8003d68 <HAL_GetTick>
 8006896:	0003      	movs	r3, r0
 8006898:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800689a:	e00b      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800689c:	f7fd fa64 	bl	8003d68 <HAL_GetTick>
 80068a0:	0002      	movs	r2, r0
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	1ad3      	subs	r3, r2, r3
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	d904      	bls.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80068aa:	2313      	movs	r3, #19
 80068ac:	18fb      	adds	r3, r7, r3
 80068ae:	2203      	movs	r2, #3
 80068b0:	701a      	strb	r2, [r3, #0]
        break;
 80068b2:	e005      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80068b4:	4b9c      	ldr	r3, [pc, #624]	; (8006b28 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	2380      	movs	r3, #128	; 0x80
 80068ba:	005b      	lsls	r3, r3, #1
 80068bc:	4013      	ands	r3, r2
 80068be:	d0ed      	beq.n	800689c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80068c0:	2313      	movs	r3, #19
 80068c2:	18fb      	adds	r3, r7, r3
 80068c4:	781b      	ldrb	r3, [r3, #0]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d154      	bne.n	8006974 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80068ca:	4b96      	ldr	r3, [pc, #600]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80068cc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80068ce:	23c0      	movs	r3, #192	; 0xc0
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	4013      	ands	r3, r2
 80068d4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d019      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d014      	beq.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80068e6:	4b8f      	ldr	r3, [pc, #572]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80068e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80068ea:	4a90      	ldr	r2, [pc, #576]	; (8006b2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80068ec:	4013      	ands	r3, r2
 80068ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80068f0:	4b8c      	ldr	r3, [pc, #560]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80068f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80068f4:	4b8b      	ldr	r3, [pc, #556]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80068f6:	2180      	movs	r1, #128	; 0x80
 80068f8:	0249      	lsls	r1, r1, #9
 80068fa:	430a      	orrs	r2, r1
 80068fc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80068fe:	4b89      	ldr	r3, [pc, #548]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006900:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006902:	4b88      	ldr	r3, [pc, #544]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006904:	498a      	ldr	r1, [pc, #552]	; (8006b30 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8006906:	400a      	ands	r2, r1
 8006908:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800690a:	4b86      	ldr	r3, [pc, #536]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800690c:	697a      	ldr	r2, [r7, #20]
 800690e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	2201      	movs	r2, #1
 8006914:	4013      	ands	r3, r2
 8006916:	d016      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006918:	f7fd fa26 	bl	8003d68 <HAL_GetTick>
 800691c:	0003      	movs	r3, r0
 800691e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006920:	e00c      	b.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006922:	f7fd fa21 	bl	8003d68 <HAL_GetTick>
 8006926:	0002      	movs	r2, r0
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	1ad3      	subs	r3, r2, r3
 800692c:	4a81      	ldr	r2, [pc, #516]	; (8006b34 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d904      	bls.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8006932:	2313      	movs	r3, #19
 8006934:	18fb      	adds	r3, r7, r3
 8006936:	2203      	movs	r2, #3
 8006938:	701a      	strb	r2, [r3, #0]
            break;
 800693a:	e004      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800693c:	4b79      	ldr	r3, [pc, #484]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800693e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006940:	2202      	movs	r2, #2
 8006942:	4013      	ands	r3, r2
 8006944:	d0ed      	beq.n	8006922 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8006946:	2313      	movs	r3, #19
 8006948:	18fb      	adds	r3, r7, r3
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d10a      	bne.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006950:	4b74      	ldr	r3, [pc, #464]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006954:	4a75      	ldr	r2, [pc, #468]	; (8006b2c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8006956:	4013      	ands	r3, r2
 8006958:	0019      	movs	r1, r3
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800695e:	4b71      	ldr	r3, [pc, #452]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006960:	430a      	orrs	r2, r1
 8006962:	65da      	str	r2, [r3, #92]	; 0x5c
 8006964:	e00c      	b.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006966:	2312      	movs	r3, #18
 8006968:	18fb      	adds	r3, r7, r3
 800696a:	2213      	movs	r2, #19
 800696c:	18ba      	adds	r2, r7, r2
 800696e:	7812      	ldrb	r2, [r2, #0]
 8006970:	701a      	strb	r2, [r3, #0]
 8006972:	e005      	b.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006974:	2312      	movs	r3, #18
 8006976:	18fb      	adds	r3, r7, r3
 8006978:	2213      	movs	r2, #19
 800697a:	18ba      	adds	r2, r7, r2
 800697c:	7812      	ldrb	r2, [r2, #0]
 800697e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006980:	2311      	movs	r3, #17
 8006982:	18fb      	adds	r3, r7, r3
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	2b01      	cmp	r3, #1
 8006988:	d105      	bne.n	8006996 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800698a:	4b66      	ldr	r3, [pc, #408]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800698c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800698e:	4b65      	ldr	r3, [pc, #404]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006990:	4969      	ldr	r1, [pc, #420]	; (8006b38 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006992:	400a      	ands	r2, r1
 8006994:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2201      	movs	r2, #1
 800699c:	4013      	ands	r3, r2
 800699e:	d009      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80069a0:	4b60      	ldr	r3, [pc, #384]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80069a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069a4:	2203      	movs	r2, #3
 80069a6:	4393      	bics	r3, r2
 80069a8:	0019      	movs	r1, r3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685a      	ldr	r2, [r3, #4]
 80069ae:	4b5d      	ldr	r3, [pc, #372]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80069b0:	430a      	orrs	r2, r1
 80069b2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2210      	movs	r2, #16
 80069ba:	4013      	ands	r3, r2
 80069bc:	d009      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80069be:	4b59      	ldr	r3, [pc, #356]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80069c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069c2:	4a5e      	ldr	r2, [pc, #376]	; (8006b3c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80069c4:	4013      	ands	r3, r2
 80069c6:	0019      	movs	r1, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	689a      	ldr	r2, [r3, #8]
 80069cc:	4b55      	ldr	r3, [pc, #340]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80069ce:	430a      	orrs	r2, r1
 80069d0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	2380      	movs	r3, #128	; 0x80
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	4013      	ands	r3, r2
 80069dc:	d009      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069de:	4b51      	ldr	r3, [pc, #324]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80069e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069e2:	4a57      	ldr	r2, [pc, #348]	; (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80069e4:	4013      	ands	r3, r2
 80069e6:	0019      	movs	r1, r3
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	695a      	ldr	r2, [r3, #20]
 80069ec:	4b4d      	ldr	r3, [pc, #308]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80069ee:	430a      	orrs	r2, r1
 80069f0:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	2380      	movs	r3, #128	; 0x80
 80069f8:	00db      	lsls	r3, r3, #3
 80069fa:	4013      	ands	r3, r2
 80069fc:	d009      	beq.n	8006a12 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80069fe:	4b49      	ldr	r3, [pc, #292]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a02:	4a50      	ldr	r2, [pc, #320]	; (8006b44 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8006a04:	4013      	ands	r3, r2
 8006a06:	0019      	movs	r1, r3
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	699a      	ldr	r2, [r3, #24]
 8006a0c:	4b45      	ldr	r3, [pc, #276]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2220      	movs	r2, #32
 8006a18:	4013      	ands	r3, r2
 8006a1a:	d009      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006a1c:	4b41      	ldr	r3, [pc, #260]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a20:	4a49      	ldr	r2, [pc, #292]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006a22:	4013      	ands	r3, r2
 8006a24:	0019      	movs	r1, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	68da      	ldr	r2, [r3, #12]
 8006a2a:	4b3e      	ldr	r3, [pc, #248]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	2380      	movs	r3, #128	; 0x80
 8006a36:	01db      	lsls	r3, r3, #7
 8006a38:	4013      	ands	r3, r2
 8006a3a:	d015      	beq.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006a3c:	4b39      	ldr	r3, [pc, #228]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a40:	009b      	lsls	r3, r3, #2
 8006a42:	0899      	lsrs	r1, r3, #2
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	69da      	ldr	r2, [r3, #28]
 8006a48:	4b36      	ldr	r3, [pc, #216]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a4a:	430a      	orrs	r2, r1
 8006a4c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	69da      	ldr	r2, [r3, #28]
 8006a52:	2380      	movs	r3, #128	; 0x80
 8006a54:	05db      	lsls	r3, r3, #23
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d106      	bne.n	8006a68 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006a5a:	4b32      	ldr	r3, [pc, #200]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a5c:	68da      	ldr	r2, [r3, #12]
 8006a5e:	4b31      	ldr	r3, [pc, #196]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a60:	2180      	movs	r1, #128	; 0x80
 8006a62:	0249      	lsls	r1, r1, #9
 8006a64:	430a      	orrs	r2, r1
 8006a66:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	2380      	movs	r3, #128	; 0x80
 8006a6e:	039b      	lsls	r3, r3, #14
 8006a70:	4013      	ands	r3, r2
 8006a72:	d016      	beq.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006a74:	4b2b      	ldr	r3, [pc, #172]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a78:	4a34      	ldr	r2, [pc, #208]	; (8006b4c <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	0019      	movs	r1, r3
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6a1a      	ldr	r2, [r3, #32]
 8006a82:	4b28      	ldr	r3, [pc, #160]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a84:	430a      	orrs	r2, r1
 8006a86:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a1a      	ldr	r2, [r3, #32]
 8006a8c:	2380      	movs	r3, #128	; 0x80
 8006a8e:	03db      	lsls	r3, r3, #15
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d106      	bne.n	8006aa2 <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006a94:	4b23      	ldr	r3, [pc, #140]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a96:	68da      	ldr	r2, [r3, #12]
 8006a98:	4b22      	ldr	r3, [pc, #136]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006a9a:	2180      	movs	r1, #128	; 0x80
 8006a9c:	0449      	lsls	r1, r1, #17
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	2380      	movs	r3, #128	; 0x80
 8006aa8:	03db      	lsls	r3, r3, #15
 8006aaa:	4013      	ands	r3, r2
 8006aac:	d016      	beq.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006aae:	4b1d      	ldr	r3, [pc, #116]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ab2:	4a27      	ldr	r2, [pc, #156]	; (8006b50 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	0019      	movs	r1, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006abc:	4b19      	ldr	r3, [pc, #100]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006abe:	430a      	orrs	r2, r1
 8006ac0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006ac6:	2380      	movs	r3, #128	; 0x80
 8006ac8:	045b      	lsls	r3, r3, #17
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d106      	bne.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8006ace:	4b15      	ldr	r3, [pc, #84]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006ad0:	68da      	ldr	r2, [r3, #12]
 8006ad2:	4b14      	ldr	r3, [pc, #80]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006ad4:	2180      	movs	r1, #128	; 0x80
 8006ad6:	0449      	lsls	r1, r1, #17
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	2380      	movs	r3, #128	; 0x80
 8006ae2:	011b      	lsls	r3, r3, #4
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	d016      	beq.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006ae8:	4b0e      	ldr	r3, [pc, #56]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006aea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006aec:	4a19      	ldr	r2, [pc, #100]	; (8006b54 <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 8006aee:	4013      	ands	r3, r2
 8006af0:	0019      	movs	r1, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	691a      	ldr	r2, [r3, #16]
 8006af6:	4b0b      	ldr	r3, [pc, #44]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006af8:	430a      	orrs	r2, r1
 8006afa:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	691a      	ldr	r2, [r3, #16]
 8006b00:	2380      	movs	r3, #128	; 0x80
 8006b02:	01db      	lsls	r3, r3, #7
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d106      	bne.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006b08:	4b06      	ldr	r3, [pc, #24]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006b0a:	68da      	ldr	r2, [r3, #12]
 8006b0c:	4b05      	ldr	r3, [pc, #20]	; (8006b24 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8006b0e:	2180      	movs	r1, #128	; 0x80
 8006b10:	0249      	lsls	r1, r1, #9
 8006b12:	430a      	orrs	r2, r1
 8006b14:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8006b16:	2312      	movs	r3, #18
 8006b18:	18fb      	adds	r3, r7, r3
 8006b1a:	781b      	ldrb	r3, [r3, #0]
}
 8006b1c:	0018      	movs	r0, r3
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	b006      	add	sp, #24
 8006b22:	bd80      	pop	{r7, pc}
 8006b24:	40021000 	.word	0x40021000
 8006b28:	40007000 	.word	0x40007000
 8006b2c:	fffffcff 	.word	0xfffffcff
 8006b30:	fffeffff 	.word	0xfffeffff
 8006b34:	00001388 	.word	0x00001388
 8006b38:	efffffff 	.word	0xefffffff
 8006b3c:	fffff3ff 	.word	0xfffff3ff
 8006b40:	fff3ffff 	.word	0xfff3ffff
 8006b44:	ffcfffff 	.word	0xffcfffff
 8006b48:	ffffcfff 	.word	0xffffcfff
 8006b4c:	ffbfffff 	.word	0xffbfffff
 8006b50:	feffffff 	.word	0xfeffffff
 8006b54:	ffff3fff 	.word	0xffff3fff

08006b58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b082      	sub	sp, #8
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e04a      	b.n	8006c00 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	223d      	movs	r2, #61	; 0x3d
 8006b6e:	5c9b      	ldrb	r3, [r3, r2]
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d107      	bne.n	8006b86 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	223c      	movs	r2, #60	; 0x3c
 8006b7a:	2100      	movs	r1, #0
 8006b7c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	0018      	movs	r0, r3
 8006b82:	f7fc fde5 	bl	8003750 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	223d      	movs	r2, #61	; 0x3d
 8006b8a:	2102      	movs	r1, #2
 8006b8c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	3304      	adds	r3, #4
 8006b96:	0019      	movs	r1, r3
 8006b98:	0010      	movs	r0, r2
 8006b9a:	f000 f90b 	bl	8006db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2248      	movs	r2, #72	; 0x48
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	223e      	movs	r2, #62	; 0x3e
 8006baa:	2101      	movs	r1, #1
 8006bac:	5499      	strb	r1, [r3, r2]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	223f      	movs	r2, #63	; 0x3f
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	5499      	strb	r1, [r3, r2]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2240      	movs	r2, #64	; 0x40
 8006bba:	2101      	movs	r1, #1
 8006bbc:	5499      	strb	r1, [r3, r2]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2241      	movs	r2, #65	; 0x41
 8006bc2:	2101      	movs	r1, #1
 8006bc4:	5499      	strb	r1, [r3, r2]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2242      	movs	r2, #66	; 0x42
 8006bca:	2101      	movs	r1, #1
 8006bcc:	5499      	strb	r1, [r3, r2]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2243      	movs	r2, #67	; 0x43
 8006bd2:	2101      	movs	r1, #1
 8006bd4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2244      	movs	r2, #68	; 0x44
 8006bda:	2101      	movs	r1, #1
 8006bdc:	5499      	strb	r1, [r3, r2]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2245      	movs	r2, #69	; 0x45
 8006be2:	2101      	movs	r1, #1
 8006be4:	5499      	strb	r1, [r3, r2]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2246      	movs	r2, #70	; 0x46
 8006bea:	2101      	movs	r1, #1
 8006bec:	5499      	strb	r1, [r3, r2]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2247      	movs	r2, #71	; 0x47
 8006bf2:	2101      	movs	r1, #1
 8006bf4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	223d      	movs	r2, #61	; 0x3d
 8006bfa:	2101      	movs	r1, #1
 8006bfc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
}
 8006c00:	0018      	movs	r0, r3
 8006c02:	46bd      	mov	sp, r7
 8006c04:	b002      	add	sp, #8
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c12:	230f      	movs	r3, #15
 8006c14:	18fb      	adds	r3, r7, r3
 8006c16:	2200      	movs	r2, #0
 8006c18:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	223c      	movs	r2, #60	; 0x3c
 8006c1e:	5c9b      	ldrb	r3, [r3, r2]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d101      	bne.n	8006c28 <HAL_TIM_ConfigClockSource+0x20>
 8006c24:	2302      	movs	r3, #2
 8006c26:	e0bc      	b.n	8006da2 <HAL_TIM_ConfigClockSource+0x19a>
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	223c      	movs	r2, #60	; 0x3c
 8006c2c:	2101      	movs	r1, #1
 8006c2e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	223d      	movs	r2, #61	; 0x3d
 8006c34:	2102      	movs	r1, #2
 8006c36:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	4a5a      	ldr	r2, [pc, #360]	; (8006dac <HAL_TIM_ConfigClockSource+0x1a4>)
 8006c44:	4013      	ands	r3, r2
 8006c46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	4a59      	ldr	r2, [pc, #356]	; (8006db0 <HAL_TIM_ConfigClockSource+0x1a8>)
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68ba      	ldr	r2, [r7, #8]
 8006c56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2280      	movs	r2, #128	; 0x80
 8006c5e:	0192      	lsls	r2, r2, #6
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d040      	beq.n	8006ce6 <HAL_TIM_ConfigClockSource+0xde>
 8006c64:	2280      	movs	r2, #128	; 0x80
 8006c66:	0192      	lsls	r2, r2, #6
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d900      	bls.n	8006c6e <HAL_TIM_ConfigClockSource+0x66>
 8006c6c:	e088      	b.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
 8006c6e:	2280      	movs	r2, #128	; 0x80
 8006c70:	0152      	lsls	r2, r2, #5
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d100      	bne.n	8006c78 <HAL_TIM_ConfigClockSource+0x70>
 8006c76:	e088      	b.n	8006d8a <HAL_TIM_ConfigClockSource+0x182>
 8006c78:	2280      	movs	r2, #128	; 0x80
 8006c7a:	0152      	lsls	r2, r2, #5
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d900      	bls.n	8006c82 <HAL_TIM_ConfigClockSource+0x7a>
 8006c80:	e07e      	b.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
 8006c82:	2b70      	cmp	r3, #112	; 0x70
 8006c84:	d018      	beq.n	8006cb8 <HAL_TIM_ConfigClockSource+0xb0>
 8006c86:	d900      	bls.n	8006c8a <HAL_TIM_ConfigClockSource+0x82>
 8006c88:	e07a      	b.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
 8006c8a:	2b60      	cmp	r3, #96	; 0x60
 8006c8c:	d04f      	beq.n	8006d2e <HAL_TIM_ConfigClockSource+0x126>
 8006c8e:	d900      	bls.n	8006c92 <HAL_TIM_ConfigClockSource+0x8a>
 8006c90:	e076      	b.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
 8006c92:	2b50      	cmp	r3, #80	; 0x50
 8006c94:	d03b      	beq.n	8006d0e <HAL_TIM_ConfigClockSource+0x106>
 8006c96:	d900      	bls.n	8006c9a <HAL_TIM_ConfigClockSource+0x92>
 8006c98:	e072      	b.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
 8006c9a:	2b40      	cmp	r3, #64	; 0x40
 8006c9c:	d057      	beq.n	8006d4e <HAL_TIM_ConfigClockSource+0x146>
 8006c9e:	d900      	bls.n	8006ca2 <HAL_TIM_ConfigClockSource+0x9a>
 8006ca0:	e06e      	b.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
 8006ca2:	2b30      	cmp	r3, #48	; 0x30
 8006ca4:	d063      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x166>
 8006ca6:	d86b      	bhi.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
 8006ca8:	2b20      	cmp	r3, #32
 8006caa:	d060      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x166>
 8006cac:	d868      	bhi.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d05d      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x166>
 8006cb2:	2b10      	cmp	r3, #16
 8006cb4:	d05b      	beq.n	8006d6e <HAL_TIM_ConfigClockSource+0x166>
 8006cb6:	e063      	b.n	8006d80 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6818      	ldr	r0, [r3, #0]
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	6899      	ldr	r1, [r3, #8]
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	685a      	ldr	r2, [r3, #4]
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	f000 f970 	bl	8006fac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2277      	movs	r2, #119	; 0x77
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	609a      	str	r2, [r3, #8]
      break;
 8006ce4:	e052      	b.n	8006d8c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6818      	ldr	r0, [r3, #0]
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	6899      	ldr	r1, [r3, #8]
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	685a      	ldr	r2, [r3, #4]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	f000 f959 	bl	8006fac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	689a      	ldr	r2, [r3, #8]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2180      	movs	r1, #128	; 0x80
 8006d06:	01c9      	lsls	r1, r1, #7
 8006d08:	430a      	orrs	r2, r1
 8006d0a:	609a      	str	r2, [r3, #8]
      break;
 8006d0c:	e03e      	b.n	8006d8c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6818      	ldr	r0, [r3, #0]
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	6859      	ldr	r1, [r3, #4]
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	001a      	movs	r2, r3
 8006d1c:	f000 f8ca 	bl	8006eb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2150      	movs	r1, #80	; 0x50
 8006d26:	0018      	movs	r0, r3
 8006d28:	f000 f924 	bl	8006f74 <TIM_ITRx_SetConfig>
      break;
 8006d2c:	e02e      	b.n	8006d8c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6818      	ldr	r0, [r3, #0]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	6859      	ldr	r1, [r3, #4]
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	001a      	movs	r2, r3
 8006d3c:	f000 f8e8 	bl	8006f10 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2160      	movs	r1, #96	; 0x60
 8006d46:	0018      	movs	r0, r3
 8006d48:	f000 f914 	bl	8006f74 <TIM_ITRx_SetConfig>
      break;
 8006d4c:	e01e      	b.n	8006d8c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6818      	ldr	r0, [r3, #0]
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	6859      	ldr	r1, [r3, #4]
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	001a      	movs	r2, r3
 8006d5c:	f000 f8aa 	bl	8006eb4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	2140      	movs	r1, #64	; 0x40
 8006d66:	0018      	movs	r0, r3
 8006d68:	f000 f904 	bl	8006f74 <TIM_ITRx_SetConfig>
      break;
 8006d6c:	e00e      	b.n	8006d8c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	0019      	movs	r1, r3
 8006d78:	0010      	movs	r0, r2
 8006d7a:	f000 f8fb 	bl	8006f74 <TIM_ITRx_SetConfig>
      break;
 8006d7e:	e005      	b.n	8006d8c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006d80:	230f      	movs	r3, #15
 8006d82:	18fb      	adds	r3, r7, r3
 8006d84:	2201      	movs	r2, #1
 8006d86:	701a      	strb	r2, [r3, #0]
      break;
 8006d88:	e000      	b.n	8006d8c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8006d8a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	223d      	movs	r2, #61	; 0x3d
 8006d90:	2101      	movs	r1, #1
 8006d92:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	223c      	movs	r2, #60	; 0x3c
 8006d98:	2100      	movs	r1, #0
 8006d9a:	5499      	strb	r1, [r3, r2]

  return status;
 8006d9c:	230f      	movs	r3, #15
 8006d9e:	18fb      	adds	r3, r7, r3
 8006da0:	781b      	ldrb	r3, [r3, #0]
}
 8006da2:	0018      	movs	r0, r3
 8006da4:	46bd      	mov	sp, r7
 8006da6:	b004      	add	sp, #16
 8006da8:	bd80      	pop	{r7, pc}
 8006daa:	46c0      	nop			; (mov r8, r8)
 8006dac:	ffceff88 	.word	0xffceff88
 8006db0:	ffff00ff 	.word	0xffff00ff

08006db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	4a34      	ldr	r2, [pc, #208]	; (8006e98 <TIM_Base_SetConfig+0xe4>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d008      	beq.n	8006dde <TIM_Base_SetConfig+0x2a>
 8006dcc:	687a      	ldr	r2, [r7, #4]
 8006dce:	2380      	movs	r3, #128	; 0x80
 8006dd0:	05db      	lsls	r3, r3, #23
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	d003      	beq.n	8006dde <TIM_Base_SetConfig+0x2a>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a30      	ldr	r2, [pc, #192]	; (8006e9c <TIM_Base_SetConfig+0xe8>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d108      	bne.n	8006df0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2270      	movs	r2, #112	; 0x70
 8006de2:	4393      	bics	r3, r2
 8006de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	68fa      	ldr	r2, [r7, #12]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a29      	ldr	r2, [pc, #164]	; (8006e98 <TIM_Base_SetConfig+0xe4>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d018      	beq.n	8006e2a <TIM_Base_SetConfig+0x76>
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	2380      	movs	r3, #128	; 0x80
 8006dfc:	05db      	lsls	r3, r3, #23
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d013      	beq.n	8006e2a <TIM_Base_SetConfig+0x76>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a25      	ldr	r2, [pc, #148]	; (8006e9c <TIM_Base_SetConfig+0xe8>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d00f      	beq.n	8006e2a <TIM_Base_SetConfig+0x76>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a24      	ldr	r2, [pc, #144]	; (8006ea0 <TIM_Base_SetConfig+0xec>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d00b      	beq.n	8006e2a <TIM_Base_SetConfig+0x76>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a23      	ldr	r2, [pc, #140]	; (8006ea4 <TIM_Base_SetConfig+0xf0>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d007      	beq.n	8006e2a <TIM_Base_SetConfig+0x76>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	4a22      	ldr	r2, [pc, #136]	; (8006ea8 <TIM_Base_SetConfig+0xf4>)
 8006e1e:	4293      	cmp	r3, r2
 8006e20:	d003      	beq.n	8006e2a <TIM_Base_SetConfig+0x76>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	4a21      	ldr	r2, [pc, #132]	; (8006eac <TIM_Base_SetConfig+0xf8>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d108      	bne.n	8006e3c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	4a20      	ldr	r2, [pc, #128]	; (8006eb0 <TIM_Base_SetConfig+0xfc>)
 8006e2e:	4013      	ands	r3, r2
 8006e30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2280      	movs	r2, #128	; 0x80
 8006e40:	4393      	bics	r3, r2
 8006e42:	001a      	movs	r2, r3
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	68fa      	ldr	r2, [r7, #12]
 8006e50:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	689a      	ldr	r2, [r3, #8]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	4a0c      	ldr	r2, [pc, #48]	; (8006e98 <TIM_Base_SetConfig+0xe4>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d00b      	beq.n	8006e82 <TIM_Base_SetConfig+0xce>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4a0d      	ldr	r2, [pc, #52]	; (8006ea4 <TIM_Base_SetConfig+0xf0>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d007      	beq.n	8006e82 <TIM_Base_SetConfig+0xce>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a0c      	ldr	r2, [pc, #48]	; (8006ea8 <TIM_Base_SetConfig+0xf4>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d003      	beq.n	8006e82 <TIM_Base_SetConfig+0xce>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a0b      	ldr	r2, [pc, #44]	; (8006eac <TIM_Base_SetConfig+0xf8>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d103      	bne.n	8006e8a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	691a      	ldr	r2, [r3, #16]
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	615a      	str	r2, [r3, #20]
}
 8006e90:	46c0      	nop			; (mov r8, r8)
 8006e92:	46bd      	mov	sp, r7
 8006e94:	b004      	add	sp, #16
 8006e96:	bd80      	pop	{r7, pc}
 8006e98:	40012c00 	.word	0x40012c00
 8006e9c:	40000400 	.word	0x40000400
 8006ea0:	40002000 	.word	0x40002000
 8006ea4:	40014000 	.word	0x40014000
 8006ea8:	40014400 	.word	0x40014400
 8006eac:	40014800 	.word	0x40014800
 8006eb0:	fffffcff 	.word	0xfffffcff

08006eb4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6a1b      	ldr	r3, [r3, #32]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	4393      	bics	r3, r2
 8006ece:	001a      	movs	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	699b      	ldr	r3, [r3, #24]
 8006ed8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	22f0      	movs	r2, #240	; 0xf0
 8006ede:	4393      	bics	r3, r2
 8006ee0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	011b      	lsls	r3, r3, #4
 8006ee6:	693a      	ldr	r2, [r7, #16]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	220a      	movs	r2, #10
 8006ef0:	4393      	bics	r3, r2
 8006ef2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	693a      	ldr	r2, [r7, #16]
 8006f00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	697a      	ldr	r2, [r7, #20]
 8006f06:	621a      	str	r2, [r3, #32]
}
 8006f08:	46c0      	nop			; (mov r8, r8)
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	b006      	add	sp, #24
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b086      	sub	sp, #24
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	60f8      	str	r0, [r7, #12]
 8006f18:	60b9      	str	r1, [r7, #8]
 8006f1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	6a1b      	ldr	r3, [r3, #32]
 8006f20:	2210      	movs	r2, #16
 8006f22:	4393      	bics	r3, r2
 8006f24:	001a      	movs	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6a1b      	ldr	r3, [r3, #32]
 8006f34:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	4a0d      	ldr	r2, [pc, #52]	; (8006f70 <TIM_TI2_ConfigInputStage+0x60>)
 8006f3a:	4013      	ands	r3, r2
 8006f3c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	031b      	lsls	r3, r3, #12
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	4313      	orrs	r3, r2
 8006f46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	22a0      	movs	r2, #160	; 0xa0
 8006f4c:	4393      	bics	r3, r2
 8006f4e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	011b      	lsls	r3, r3, #4
 8006f54:	693a      	ldr	r2, [r7, #16]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	697a      	ldr	r2, [r7, #20]
 8006f5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	693a      	ldr	r2, [r7, #16]
 8006f64:	621a      	str	r2, [r3, #32]
}
 8006f66:	46c0      	nop			; (mov r8, r8)
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	b006      	add	sp, #24
 8006f6c:	bd80      	pop	{r7, pc}
 8006f6e:	46c0      	nop			; (mov r8, r8)
 8006f70:	ffff0fff 	.word	0xffff0fff

08006f74 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
 8006f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	4a08      	ldr	r2, [pc, #32]	; (8006fa8 <TIM_ITRx_SetConfig+0x34>)
 8006f88:	4013      	ands	r3, r2
 8006f8a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006f8c:	683a      	ldr	r2, [r7, #0]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	4313      	orrs	r3, r2
 8006f92:	2207      	movs	r2, #7
 8006f94:	4313      	orrs	r3, r2
 8006f96:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	68fa      	ldr	r2, [r7, #12]
 8006f9c:	609a      	str	r2, [r3, #8]
}
 8006f9e:	46c0      	nop			; (mov r8, r8)
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	b004      	add	sp, #16
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	46c0      	nop			; (mov r8, r8)
 8006fa8:	ffcfff8f 	.word	0xffcfff8f

08006fac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b086      	sub	sp, #24
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
 8006fb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	4a09      	ldr	r2, [pc, #36]	; (8006fe8 <TIM_ETR_SetConfig+0x3c>)
 8006fc4:	4013      	ands	r3, r2
 8006fc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	021a      	lsls	r2, r3, #8
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	431a      	orrs	r2, r3
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	697a      	ldr	r2, [r7, #20]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	697a      	ldr	r2, [r7, #20]
 8006fde:	609a      	str	r2, [r3, #8]
}
 8006fe0:	46c0      	nop			; (mov r8, r8)
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	b006      	add	sp, #24
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	ffff00ff 	.word	0xffff00ff

08006fec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
 8006ff4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	223c      	movs	r2, #60	; 0x3c
 8006ffa:	5c9b      	ldrb	r3, [r3, r2]
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	d101      	bne.n	8007004 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007000:	2302      	movs	r3, #2
 8007002:	e055      	b.n	80070b0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	223c      	movs	r2, #60	; 0x3c
 8007008:	2101      	movs	r1, #1
 800700a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	223d      	movs	r2, #61	; 0x3d
 8007010:	2102      	movs	r1, #2
 8007012:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a23      	ldr	r2, [pc, #140]	; (80070b8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d108      	bne.n	8007040 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	4a22      	ldr	r2, [pc, #136]	; (80070bc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007032:	4013      	ands	r3, r2
 8007034:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	4313      	orrs	r3, r2
 800703e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	2270      	movs	r2, #112	; 0x70
 8007044:	4393      	bics	r3, r2
 8007046:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	4313      	orrs	r3, r2
 8007050:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	68fa      	ldr	r2, [r7, #12]
 8007058:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a16      	ldr	r2, [pc, #88]	; (80070b8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d00f      	beq.n	8007084 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	2380      	movs	r3, #128	; 0x80
 800706a:	05db      	lsls	r3, r3, #23
 800706c:	429a      	cmp	r2, r3
 800706e:	d009      	beq.n	8007084 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a12      	ldr	r2, [pc, #72]	; (80070c0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d004      	beq.n	8007084 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a11      	ldr	r2, [pc, #68]	; (80070c4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d10c      	bne.n	800709e <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	2280      	movs	r2, #128	; 0x80
 8007088:	4393      	bics	r3, r2
 800708a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	68ba      	ldr	r2, [r7, #8]
 8007092:	4313      	orrs	r3, r2
 8007094:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68ba      	ldr	r2, [r7, #8]
 800709c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	223d      	movs	r2, #61	; 0x3d
 80070a2:	2101      	movs	r1, #1
 80070a4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	223c      	movs	r2, #60	; 0x3c
 80070aa:	2100      	movs	r1, #0
 80070ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	0018      	movs	r0, r3
 80070b2:	46bd      	mov	sp, r7
 80070b4:	b004      	add	sp, #16
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	40012c00 	.word	0x40012c00
 80070bc:	ff0fffff 	.word	0xff0fffff
 80070c0:	40000400 	.word	0x40000400
 80070c4:	40014000 	.word	0x40014000

080070c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b082      	sub	sp, #8
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e046      	b.n	8007168 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2288      	movs	r2, #136	; 0x88
 80070de:	589b      	ldr	r3, [r3, r2]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d107      	bne.n	80070f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2284      	movs	r2, #132	; 0x84
 80070e8:	2100      	movs	r1, #0
 80070ea:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	0018      	movs	r0, r3
 80070f0:	f7fc fc22 	bl	8003938 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2288      	movs	r2, #136	; 0x88
 80070f8:	2124      	movs	r1, #36	; 0x24
 80070fa:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2101      	movs	r1, #1
 8007108:	438a      	bics	r2, r1
 800710a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	0018      	movs	r0, r3
 8007110:	f000 fc12 	bl	8007938 <UART_SetConfig>
 8007114:	0003      	movs	r3, r0
 8007116:	2b01      	cmp	r3, #1
 8007118:	d101      	bne.n	800711e <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e024      	b.n	8007168 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007122:	2b00      	cmp	r3, #0
 8007124:	d003      	beq.n	800712e <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	0018      	movs	r0, r3
 800712a:	f000 fe7d 	bl	8007e28 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	490d      	ldr	r1, [pc, #52]	; (8007170 <HAL_UART_Init+0xa8>)
 800713a:	400a      	ands	r2, r1
 800713c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	689a      	ldr	r2, [r3, #8]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	212a      	movs	r1, #42	; 0x2a
 800714a:	438a      	bics	r2, r1
 800714c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	2101      	movs	r1, #1
 800715a:	430a      	orrs	r2, r1
 800715c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	0018      	movs	r0, r3
 8007162:	f000 ff15 	bl	8007f90 <UART_CheckIdleState>
 8007166:	0003      	movs	r3, r0
}
 8007168:	0018      	movs	r0, r3
 800716a:	46bd      	mov	sp, r7
 800716c:	b002      	add	sp, #8
 800716e:	bd80      	pop	{r7, pc}
 8007170:	ffffb7ff 	.word	0xffffb7ff

08007174 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b08a      	sub	sp, #40	; 0x28
 8007178:	af02      	add	r7, sp, #8
 800717a:	60f8      	str	r0, [r7, #12]
 800717c:	60b9      	str	r1, [r7, #8]
 800717e:	603b      	str	r3, [r7, #0]
 8007180:	1dbb      	adds	r3, r7, #6
 8007182:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2288      	movs	r2, #136	; 0x88
 8007188:	589b      	ldr	r3, [r3, r2]
 800718a:	2b20      	cmp	r3, #32
 800718c:	d000      	beq.n	8007190 <HAL_UART_Transmit+0x1c>
 800718e:	e088      	b.n	80072a2 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d003      	beq.n	800719e <HAL_UART_Transmit+0x2a>
 8007196:	1dbb      	adds	r3, r7, #6
 8007198:	881b      	ldrh	r3, [r3, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d101      	bne.n	80071a2 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e080      	b.n	80072a4 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	689a      	ldr	r2, [r3, #8]
 80071a6:	2380      	movs	r3, #128	; 0x80
 80071a8:	015b      	lsls	r3, r3, #5
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d109      	bne.n	80071c2 <HAL_UART_Transmit+0x4e>
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d105      	bne.n	80071c2 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	2201      	movs	r2, #1
 80071ba:	4013      	ands	r3, r2
 80071bc:	d001      	beq.n	80071c2 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e070      	b.n	80072a4 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	2290      	movs	r2, #144	; 0x90
 80071c6:	2100      	movs	r1, #0
 80071c8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2288      	movs	r2, #136	; 0x88
 80071ce:	2121      	movs	r1, #33	; 0x21
 80071d0:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071d2:	f7fc fdc9 	bl	8003d68 <HAL_GetTick>
 80071d6:	0003      	movs	r3, r0
 80071d8:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	1dba      	adds	r2, r7, #6
 80071de:	2154      	movs	r1, #84	; 0x54
 80071e0:	8812      	ldrh	r2, [r2, #0]
 80071e2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	1dba      	adds	r2, r7, #6
 80071e8:	2156      	movs	r1, #86	; 0x56
 80071ea:	8812      	ldrh	r2, [r2, #0]
 80071ec:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	689a      	ldr	r2, [r3, #8]
 80071f2:	2380      	movs	r3, #128	; 0x80
 80071f4:	015b      	lsls	r3, r3, #5
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d108      	bne.n	800720c <HAL_UART_Transmit+0x98>
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	691b      	ldr	r3, [r3, #16]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d104      	bne.n	800720c <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8007202:	2300      	movs	r3, #0
 8007204:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	61bb      	str	r3, [r7, #24]
 800720a:	e003      	b.n	8007214 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007210:	2300      	movs	r3, #0
 8007212:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007214:	e02c      	b.n	8007270 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007216:	697a      	ldr	r2, [r7, #20]
 8007218:	68f8      	ldr	r0, [r7, #12]
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	9300      	str	r3, [sp, #0]
 800721e:	0013      	movs	r3, r2
 8007220:	2200      	movs	r2, #0
 8007222:	2180      	movs	r1, #128	; 0x80
 8007224:	f000 ff02 	bl	800802c <UART_WaitOnFlagUntilTimeout>
 8007228:	1e03      	subs	r3, r0, #0
 800722a:	d001      	beq.n	8007230 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 800722c:	2303      	movs	r3, #3
 800722e:	e039      	b.n	80072a4 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8007230:	69fb      	ldr	r3, [r7, #28]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d10b      	bne.n	800724e <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	881b      	ldrh	r3, [r3, #0]
 800723a:	001a      	movs	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	05d2      	lsls	r2, r2, #23
 8007242:	0dd2      	lsrs	r2, r2, #23
 8007244:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	3302      	adds	r3, #2
 800724a:	61bb      	str	r3, [r7, #24]
 800724c:	e007      	b.n	800725e <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800724e:	69fb      	ldr	r3, [r7, #28]
 8007250:	781a      	ldrb	r2, [r3, #0]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	3301      	adds	r3, #1
 800725c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2256      	movs	r2, #86	; 0x56
 8007262:	5a9b      	ldrh	r3, [r3, r2]
 8007264:	b29b      	uxth	r3, r3
 8007266:	3b01      	subs	r3, #1
 8007268:	b299      	uxth	r1, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2256      	movs	r2, #86	; 0x56
 800726e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	2256      	movs	r2, #86	; 0x56
 8007274:	5a9b      	ldrh	r3, [r3, r2]
 8007276:	b29b      	uxth	r3, r3
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1cc      	bne.n	8007216 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800727c:	697a      	ldr	r2, [r7, #20]
 800727e:	68f8      	ldr	r0, [r7, #12]
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	9300      	str	r3, [sp, #0]
 8007284:	0013      	movs	r3, r2
 8007286:	2200      	movs	r2, #0
 8007288:	2140      	movs	r1, #64	; 0x40
 800728a:	f000 fecf 	bl	800802c <UART_WaitOnFlagUntilTimeout>
 800728e:	1e03      	subs	r3, r0, #0
 8007290:	d001      	beq.n	8007296 <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8007292:	2303      	movs	r3, #3
 8007294:	e006      	b.n	80072a4 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2288      	movs	r2, #136	; 0x88
 800729a:	2120      	movs	r1, #32
 800729c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800729e:	2300      	movs	r3, #0
 80072a0:	e000      	b.n	80072a4 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80072a2:	2302      	movs	r3, #2
  }
}
 80072a4:	0018      	movs	r0, r3
 80072a6:	46bd      	mov	sp, r7
 80072a8:	b008      	add	sp, #32
 80072aa:	bd80      	pop	{r7, pc}

080072ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80072ac:	b5b0      	push	{r4, r5, r7, lr}
 80072ae:	b0aa      	sub	sp, #168	; 0xa8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	22a4      	movs	r2, #164	; 0xa4
 80072bc:	18b9      	adds	r1, r7, r2
 80072be:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	20a0      	movs	r0, #160	; 0xa0
 80072c8:	1839      	adds	r1, r7, r0
 80072ca:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	249c      	movs	r4, #156	; 0x9c
 80072d4:	1939      	adds	r1, r7, r4
 80072d6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80072d8:	0011      	movs	r1, r2
 80072da:	18bb      	adds	r3, r7, r2
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4aa2      	ldr	r2, [pc, #648]	; (8007568 <HAL_UART_IRQHandler+0x2bc>)
 80072e0:	4013      	ands	r3, r2
 80072e2:	2298      	movs	r2, #152	; 0x98
 80072e4:	18bd      	adds	r5, r7, r2
 80072e6:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80072e8:	18bb      	adds	r3, r7, r2
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d11a      	bne.n	8007326 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80072f0:	187b      	adds	r3, r7, r1
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2220      	movs	r2, #32
 80072f6:	4013      	ands	r3, r2
 80072f8:	d015      	beq.n	8007326 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80072fa:	183b      	adds	r3, r7, r0
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2220      	movs	r2, #32
 8007300:	4013      	ands	r3, r2
 8007302:	d105      	bne.n	8007310 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007304:	193b      	adds	r3, r7, r4
 8007306:	681a      	ldr	r2, [r3, #0]
 8007308:	2380      	movs	r3, #128	; 0x80
 800730a:	055b      	lsls	r3, r3, #21
 800730c:	4013      	ands	r3, r2
 800730e:	d00a      	beq.n	8007326 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007314:	2b00      	cmp	r3, #0
 8007316:	d100      	bne.n	800731a <HAL_UART_IRQHandler+0x6e>
 8007318:	e2dc      	b.n	80078d4 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	0010      	movs	r0, r2
 8007322:	4798      	blx	r3
      }
      return;
 8007324:	e2d6      	b.n	80078d4 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007326:	2398      	movs	r3, #152	; 0x98
 8007328:	18fb      	adds	r3, r7, r3
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d100      	bne.n	8007332 <HAL_UART_IRQHandler+0x86>
 8007330:	e122      	b.n	8007578 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007332:	239c      	movs	r3, #156	; 0x9c
 8007334:	18fb      	adds	r3, r7, r3
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a8c      	ldr	r2, [pc, #560]	; (800756c <HAL_UART_IRQHandler+0x2c0>)
 800733a:	4013      	ands	r3, r2
 800733c:	d106      	bne.n	800734c <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800733e:	23a0      	movs	r3, #160	; 0xa0
 8007340:	18fb      	adds	r3, r7, r3
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a8a      	ldr	r2, [pc, #552]	; (8007570 <HAL_UART_IRQHandler+0x2c4>)
 8007346:	4013      	ands	r3, r2
 8007348:	d100      	bne.n	800734c <HAL_UART_IRQHandler+0xa0>
 800734a:	e115      	b.n	8007578 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800734c:	23a4      	movs	r3, #164	; 0xa4
 800734e:	18fb      	adds	r3, r7, r3
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2201      	movs	r2, #1
 8007354:	4013      	ands	r3, r2
 8007356:	d012      	beq.n	800737e <HAL_UART_IRQHandler+0xd2>
 8007358:	23a0      	movs	r3, #160	; 0xa0
 800735a:	18fb      	adds	r3, r7, r3
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	2380      	movs	r3, #128	; 0x80
 8007360:	005b      	lsls	r3, r3, #1
 8007362:	4013      	ands	r3, r2
 8007364:	d00b      	beq.n	800737e <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	2201      	movs	r2, #1
 800736c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2290      	movs	r2, #144	; 0x90
 8007372:	589b      	ldr	r3, [r3, r2]
 8007374:	2201      	movs	r2, #1
 8007376:	431a      	orrs	r2, r3
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2190      	movs	r1, #144	; 0x90
 800737c:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800737e:	23a4      	movs	r3, #164	; 0xa4
 8007380:	18fb      	adds	r3, r7, r3
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2202      	movs	r2, #2
 8007386:	4013      	ands	r3, r2
 8007388:	d011      	beq.n	80073ae <HAL_UART_IRQHandler+0x102>
 800738a:	239c      	movs	r3, #156	; 0x9c
 800738c:	18fb      	adds	r3, r7, r3
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2201      	movs	r2, #1
 8007392:	4013      	ands	r3, r2
 8007394:	d00b      	beq.n	80073ae <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	2202      	movs	r2, #2
 800739c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2290      	movs	r2, #144	; 0x90
 80073a2:	589b      	ldr	r3, [r3, r2]
 80073a4:	2204      	movs	r2, #4
 80073a6:	431a      	orrs	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2190      	movs	r1, #144	; 0x90
 80073ac:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80073ae:	23a4      	movs	r3, #164	; 0xa4
 80073b0:	18fb      	adds	r3, r7, r3
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	2204      	movs	r2, #4
 80073b6:	4013      	ands	r3, r2
 80073b8:	d011      	beq.n	80073de <HAL_UART_IRQHandler+0x132>
 80073ba:	239c      	movs	r3, #156	; 0x9c
 80073bc:	18fb      	adds	r3, r7, r3
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2201      	movs	r2, #1
 80073c2:	4013      	ands	r3, r2
 80073c4:	d00b      	beq.n	80073de <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	2204      	movs	r2, #4
 80073cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2290      	movs	r2, #144	; 0x90
 80073d2:	589b      	ldr	r3, [r3, r2]
 80073d4:	2202      	movs	r2, #2
 80073d6:	431a      	orrs	r2, r3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2190      	movs	r1, #144	; 0x90
 80073dc:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80073de:	23a4      	movs	r3, #164	; 0xa4
 80073e0:	18fb      	adds	r3, r7, r3
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	2208      	movs	r2, #8
 80073e6:	4013      	ands	r3, r2
 80073e8:	d017      	beq.n	800741a <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80073ea:	23a0      	movs	r3, #160	; 0xa0
 80073ec:	18fb      	adds	r3, r7, r3
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2220      	movs	r2, #32
 80073f2:	4013      	ands	r3, r2
 80073f4:	d105      	bne.n	8007402 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80073f6:	239c      	movs	r3, #156	; 0x9c
 80073f8:	18fb      	adds	r3, r7, r3
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	4a5b      	ldr	r2, [pc, #364]	; (800756c <HAL_UART_IRQHandler+0x2c0>)
 80073fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007400:	d00b      	beq.n	800741a <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2208      	movs	r2, #8
 8007408:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2290      	movs	r2, #144	; 0x90
 800740e:	589b      	ldr	r3, [r3, r2]
 8007410:	2208      	movs	r2, #8
 8007412:	431a      	orrs	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2190      	movs	r1, #144	; 0x90
 8007418:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800741a:	23a4      	movs	r3, #164	; 0xa4
 800741c:	18fb      	adds	r3, r7, r3
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	2380      	movs	r3, #128	; 0x80
 8007422:	011b      	lsls	r3, r3, #4
 8007424:	4013      	ands	r3, r2
 8007426:	d013      	beq.n	8007450 <HAL_UART_IRQHandler+0x1a4>
 8007428:	23a0      	movs	r3, #160	; 0xa0
 800742a:	18fb      	adds	r3, r7, r3
 800742c:	681a      	ldr	r2, [r3, #0]
 800742e:	2380      	movs	r3, #128	; 0x80
 8007430:	04db      	lsls	r3, r3, #19
 8007432:	4013      	ands	r3, r2
 8007434:	d00c      	beq.n	8007450 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2280      	movs	r2, #128	; 0x80
 800743c:	0112      	lsls	r2, r2, #4
 800743e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2290      	movs	r2, #144	; 0x90
 8007444:	589b      	ldr	r3, [r3, r2]
 8007446:	2220      	movs	r2, #32
 8007448:	431a      	orrs	r2, r3
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2190      	movs	r1, #144	; 0x90
 800744e:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2290      	movs	r2, #144	; 0x90
 8007454:	589b      	ldr	r3, [r3, r2]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d100      	bne.n	800745c <HAL_UART_IRQHandler+0x1b0>
 800745a:	e23d      	b.n	80078d8 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800745c:	23a4      	movs	r3, #164	; 0xa4
 800745e:	18fb      	adds	r3, r7, r3
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2220      	movs	r2, #32
 8007464:	4013      	ands	r3, r2
 8007466:	d015      	beq.n	8007494 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007468:	23a0      	movs	r3, #160	; 0xa0
 800746a:	18fb      	adds	r3, r7, r3
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2220      	movs	r2, #32
 8007470:	4013      	ands	r3, r2
 8007472:	d106      	bne.n	8007482 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007474:	239c      	movs	r3, #156	; 0x9c
 8007476:	18fb      	adds	r3, r7, r3
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	2380      	movs	r3, #128	; 0x80
 800747c:	055b      	lsls	r3, r3, #21
 800747e:	4013      	ands	r3, r2
 8007480:	d008      	beq.n	8007494 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007486:	2b00      	cmp	r3, #0
 8007488:	d004      	beq.n	8007494 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800748e:	687a      	ldr	r2, [r7, #4]
 8007490:	0010      	movs	r0, r2
 8007492:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2290      	movs	r2, #144	; 0x90
 8007498:	589b      	ldr	r3, [r3, r2]
 800749a:	2194      	movs	r1, #148	; 0x94
 800749c:	187a      	adds	r2, r7, r1
 800749e:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	689b      	ldr	r3, [r3, #8]
 80074a6:	2240      	movs	r2, #64	; 0x40
 80074a8:	4013      	ands	r3, r2
 80074aa:	2b40      	cmp	r3, #64	; 0x40
 80074ac:	d004      	beq.n	80074b8 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80074ae:	187b      	adds	r3, r7, r1
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2228      	movs	r2, #40	; 0x28
 80074b4:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80074b6:	d04c      	beq.n	8007552 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	0018      	movs	r0, r3
 80074bc:	f000 ff64 	bl	8008388 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	2240      	movs	r2, #64	; 0x40
 80074c8:	4013      	ands	r3, r2
 80074ca:	2b40      	cmp	r3, #64	; 0x40
 80074cc:	d13c      	bne.n	8007548 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074ce:	f3ef 8310 	mrs	r3, PRIMASK
 80074d2:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80074d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074d6:	2090      	movs	r0, #144	; 0x90
 80074d8:	183a      	adds	r2, r7, r0
 80074da:	6013      	str	r3, [r2, #0]
 80074dc:	2301      	movs	r3, #1
 80074de:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074e0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074e2:	f383 8810 	msr	PRIMASK, r3
}
 80074e6:	46c0      	nop			; (mov r8, r8)
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	689a      	ldr	r2, [r3, #8]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2140      	movs	r1, #64	; 0x40
 80074f4:	438a      	bics	r2, r1
 80074f6:	609a      	str	r2, [r3, #8]
 80074f8:	183b      	adds	r3, r7, r0
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007500:	f383 8810 	msr	PRIMASK, r3
}
 8007504:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2280      	movs	r2, #128	; 0x80
 800750a:	589b      	ldr	r3, [r3, r2]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d016      	beq.n	800753e <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2280      	movs	r2, #128	; 0x80
 8007514:	589b      	ldr	r3, [r3, r2]
 8007516:	4a17      	ldr	r2, [pc, #92]	; (8007574 <HAL_UART_IRQHandler+0x2c8>)
 8007518:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2280      	movs	r2, #128	; 0x80
 800751e:	589b      	ldr	r3, [r3, r2]
 8007520:	0018      	movs	r0, r3
 8007522:	f7fd fb1d 	bl	8004b60 <HAL_DMA_Abort_IT>
 8007526:	1e03      	subs	r3, r0, #0
 8007528:	d01c      	beq.n	8007564 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2280      	movs	r2, #128	; 0x80
 800752e:	589b      	ldr	r3, [r3, r2]
 8007530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	2180      	movs	r1, #128	; 0x80
 8007536:	5852      	ldr	r2, [r2, r1]
 8007538:	0010      	movs	r0, r2
 800753a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800753c:	e012      	b.n	8007564 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	0018      	movs	r0, r3
 8007542:	f000 f9f1 	bl	8007928 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007546:	e00d      	b.n	8007564 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	0018      	movs	r0, r3
 800754c:	f000 f9ec 	bl	8007928 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007550:	e008      	b.n	8007564 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	0018      	movs	r0, r3
 8007556:	f000 f9e7 	bl	8007928 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2290      	movs	r2, #144	; 0x90
 800755e:	2100      	movs	r1, #0
 8007560:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007562:	e1b9      	b.n	80078d8 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007564:	46c0      	nop			; (mov r8, r8)
    return;
 8007566:	e1b7      	b.n	80078d8 <HAL_UART_IRQHandler+0x62c>
 8007568:	0000080f 	.word	0x0000080f
 800756c:	10000001 	.word	0x10000001
 8007570:	04000120 	.word	0x04000120
 8007574:	0800864d 	.word	0x0800864d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800757c:	2b01      	cmp	r3, #1
 800757e:	d000      	beq.n	8007582 <HAL_UART_IRQHandler+0x2d6>
 8007580:	e13e      	b.n	8007800 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007582:	23a4      	movs	r3, #164	; 0xa4
 8007584:	18fb      	adds	r3, r7, r3
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2210      	movs	r2, #16
 800758a:	4013      	ands	r3, r2
 800758c:	d100      	bne.n	8007590 <HAL_UART_IRQHandler+0x2e4>
 800758e:	e137      	b.n	8007800 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007590:	23a0      	movs	r3, #160	; 0xa0
 8007592:	18fb      	adds	r3, r7, r3
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2210      	movs	r2, #16
 8007598:	4013      	ands	r3, r2
 800759a:	d100      	bne.n	800759e <HAL_UART_IRQHandler+0x2f2>
 800759c:	e130      	b.n	8007800 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	2210      	movs	r2, #16
 80075a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	2240      	movs	r2, #64	; 0x40
 80075ae:	4013      	ands	r3, r2
 80075b0:	2b40      	cmp	r3, #64	; 0x40
 80075b2:	d000      	beq.n	80075b6 <HAL_UART_IRQHandler+0x30a>
 80075b4:	e0a4      	b.n	8007700 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2280      	movs	r2, #128	; 0x80
 80075ba:	589b      	ldr	r3, [r3, r2]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	217e      	movs	r1, #126	; 0x7e
 80075c2:	187b      	adds	r3, r7, r1
 80075c4:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80075c6:	187b      	adds	r3, r7, r1
 80075c8:	881b      	ldrh	r3, [r3, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d100      	bne.n	80075d0 <HAL_UART_IRQHandler+0x324>
 80075ce:	e185      	b.n	80078dc <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	225c      	movs	r2, #92	; 0x5c
 80075d4:	5a9b      	ldrh	r3, [r3, r2]
 80075d6:	187a      	adds	r2, r7, r1
 80075d8:	8812      	ldrh	r2, [r2, #0]
 80075da:	429a      	cmp	r2, r3
 80075dc:	d300      	bcc.n	80075e0 <HAL_UART_IRQHandler+0x334>
 80075de:	e17d      	b.n	80078dc <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	187a      	adds	r2, r7, r1
 80075e4:	215e      	movs	r1, #94	; 0x5e
 80075e6:	8812      	ldrh	r2, [r2, #0]
 80075e8:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2280      	movs	r2, #128	; 0x80
 80075ee:	589b      	ldr	r3, [r3, r2]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	2220      	movs	r2, #32
 80075f6:	4013      	ands	r3, r2
 80075f8:	d170      	bne.n	80076dc <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80075fa:	f3ef 8310 	mrs	r3, PRIMASK
 80075fe:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007602:	67bb      	str	r3, [r7, #120]	; 0x78
 8007604:	2301      	movs	r3, #1
 8007606:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800760a:	f383 8810 	msr	PRIMASK, r3
}
 800760e:	46c0      	nop			; (mov r8, r8)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	49b4      	ldr	r1, [pc, #720]	; (80078ec <HAL_UART_IRQHandler+0x640>)
 800761c:	400a      	ands	r2, r1
 800761e:	601a      	str	r2, [r3, #0]
 8007620:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007622:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007626:	f383 8810 	msr	PRIMASK, r3
}
 800762a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800762c:	f3ef 8310 	mrs	r3, PRIMASK
 8007630:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007634:	677b      	str	r3, [r7, #116]	; 0x74
 8007636:	2301      	movs	r3, #1
 8007638:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800763a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800763c:	f383 8810 	msr	PRIMASK, r3
}
 8007640:	46c0      	nop			; (mov r8, r8)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	689a      	ldr	r2, [r3, #8]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	2101      	movs	r1, #1
 800764e:	438a      	bics	r2, r1
 8007650:	609a      	str	r2, [r3, #8]
 8007652:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007654:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007656:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007658:	f383 8810 	msr	PRIMASK, r3
}
 800765c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800765e:	f3ef 8310 	mrs	r3, PRIMASK
 8007662:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007664:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007666:	673b      	str	r3, [r7, #112]	; 0x70
 8007668:	2301      	movs	r3, #1
 800766a:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800766c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800766e:	f383 8810 	msr	PRIMASK, r3
}
 8007672:	46c0      	nop			; (mov r8, r8)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689a      	ldr	r2, [r3, #8]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	2140      	movs	r1, #64	; 0x40
 8007680:	438a      	bics	r2, r1
 8007682:	609a      	str	r2, [r3, #8]
 8007684:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007686:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007688:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800768a:	f383 8810 	msr	PRIMASK, r3
}
 800768e:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	228c      	movs	r2, #140	; 0x8c
 8007694:	2120      	movs	r1, #32
 8007696:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800769e:	f3ef 8310 	mrs	r3, PRIMASK
 80076a2:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80076a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80076a8:	2301      	movs	r3, #1
 80076aa:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80076ae:	f383 8810 	msr	PRIMASK, r3
}
 80076b2:	46c0      	nop			; (mov r8, r8)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	681a      	ldr	r2, [r3, #0]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	2110      	movs	r1, #16
 80076c0:	438a      	bics	r2, r1
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80076c6:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80076c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076ca:	f383 8810 	msr	PRIMASK, r3
}
 80076ce:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2280      	movs	r2, #128	; 0x80
 80076d4:	589b      	ldr	r3, [r3, r2]
 80076d6:	0018      	movs	r0, r3
 80076d8:	f7fd f9e0 	bl	8004a9c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2202      	movs	r2, #2
 80076e0:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	225c      	movs	r2, #92	; 0x5c
 80076e6:	5a9a      	ldrh	r2, [r3, r2]
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	215e      	movs	r1, #94	; 0x5e
 80076ec:	5a5b      	ldrh	r3, [r3, r1]
 80076ee:	b29b      	uxth	r3, r3
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	b29a      	uxth	r2, r3
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	0011      	movs	r1, r2
 80076f8:	0018      	movs	r0, r3
 80076fa:	f7fa ff8b 	bl	8002614 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076fe:	e0ed      	b.n	80078dc <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	225c      	movs	r2, #92	; 0x5c
 8007704:	5a99      	ldrh	r1, [r3, r2]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	225e      	movs	r2, #94	; 0x5e
 800770a:	5a9b      	ldrh	r3, [r3, r2]
 800770c:	b29a      	uxth	r2, r3
 800770e:	208e      	movs	r0, #142	; 0x8e
 8007710:	183b      	adds	r3, r7, r0
 8007712:	1a8a      	subs	r2, r1, r2
 8007714:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	225e      	movs	r2, #94	; 0x5e
 800771a:	5a9b      	ldrh	r3, [r3, r2]
 800771c:	b29b      	uxth	r3, r3
 800771e:	2b00      	cmp	r3, #0
 8007720:	d100      	bne.n	8007724 <HAL_UART_IRQHandler+0x478>
 8007722:	e0dd      	b.n	80078e0 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8007724:	183b      	adds	r3, r7, r0
 8007726:	881b      	ldrh	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d100      	bne.n	800772e <HAL_UART_IRQHandler+0x482>
 800772c:	e0d8      	b.n	80078e0 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800772e:	f3ef 8310 	mrs	r3, PRIMASK
 8007732:	60fb      	str	r3, [r7, #12]
  return(result);
 8007734:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007736:	2488      	movs	r4, #136	; 0x88
 8007738:	193a      	adds	r2, r7, r4
 800773a:	6013      	str	r3, [r2, #0]
 800773c:	2301      	movs	r3, #1
 800773e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	f383 8810 	msr	PRIMASK, r3
}
 8007746:	46c0      	nop			; (mov r8, r8)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4967      	ldr	r1, [pc, #412]	; (80078f0 <HAL_UART_IRQHandler+0x644>)
 8007754:	400a      	ands	r2, r1
 8007756:	601a      	str	r2, [r3, #0]
 8007758:	193b      	adds	r3, r7, r4
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	f383 8810 	msr	PRIMASK, r3
}
 8007764:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007766:	f3ef 8310 	mrs	r3, PRIMASK
 800776a:	61bb      	str	r3, [r7, #24]
  return(result);
 800776c:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800776e:	2484      	movs	r4, #132	; 0x84
 8007770:	193a      	adds	r2, r7, r4
 8007772:	6013      	str	r3, [r2, #0]
 8007774:	2301      	movs	r3, #1
 8007776:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007778:	69fb      	ldr	r3, [r7, #28]
 800777a:	f383 8810 	msr	PRIMASK, r3
}
 800777e:	46c0      	nop			; (mov r8, r8)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	689a      	ldr	r2, [r3, #8]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	495a      	ldr	r1, [pc, #360]	; (80078f4 <HAL_UART_IRQHandler+0x648>)
 800778c:	400a      	ands	r2, r1
 800778e:	609a      	str	r2, [r3, #8]
 8007790:	193b      	adds	r3, r7, r4
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007796:	6a3b      	ldr	r3, [r7, #32]
 8007798:	f383 8810 	msr	PRIMASK, r3
}
 800779c:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	228c      	movs	r2, #140	; 0x8c
 80077a2:	2120      	movs	r1, #32
 80077a4:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2200      	movs	r2, #0
 80077aa:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077b2:	f3ef 8310 	mrs	r3, PRIMASK
 80077b6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80077b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ba:	2480      	movs	r4, #128	; 0x80
 80077bc:	193a      	adds	r2, r7, r4
 80077be:	6013      	str	r3, [r2, #0]
 80077c0:	2301      	movs	r3, #1
 80077c2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c6:	f383 8810 	msr	PRIMASK, r3
}
 80077ca:	46c0      	nop			; (mov r8, r8)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2110      	movs	r1, #16
 80077d8:	438a      	bics	r2, r1
 80077da:	601a      	str	r2, [r3, #0]
 80077dc:	193b      	adds	r3, r7, r4
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077e4:	f383 8810 	msr	PRIMASK, r3
}
 80077e8:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2202      	movs	r2, #2
 80077ee:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80077f0:	183b      	adds	r3, r7, r0
 80077f2:	881a      	ldrh	r2, [r3, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	0011      	movs	r1, r2
 80077f8:	0018      	movs	r0, r3
 80077fa:	f7fa ff0b 	bl	8002614 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80077fe:	e06f      	b.n	80078e0 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007800:	23a4      	movs	r3, #164	; 0xa4
 8007802:	18fb      	adds	r3, r7, r3
 8007804:	681a      	ldr	r2, [r3, #0]
 8007806:	2380      	movs	r3, #128	; 0x80
 8007808:	035b      	lsls	r3, r3, #13
 800780a:	4013      	ands	r3, r2
 800780c:	d010      	beq.n	8007830 <HAL_UART_IRQHandler+0x584>
 800780e:	239c      	movs	r3, #156	; 0x9c
 8007810:	18fb      	adds	r3, r7, r3
 8007812:	681a      	ldr	r2, [r3, #0]
 8007814:	2380      	movs	r3, #128	; 0x80
 8007816:	03db      	lsls	r3, r3, #15
 8007818:	4013      	ands	r3, r2
 800781a:	d009      	beq.n	8007830 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2280      	movs	r2, #128	; 0x80
 8007822:	0352      	lsls	r2, r2, #13
 8007824:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	0018      	movs	r0, r3
 800782a:	f000 ff52 	bl	80086d2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800782e:	e05a      	b.n	80078e6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007830:	23a4      	movs	r3, #164	; 0xa4
 8007832:	18fb      	adds	r3, r7, r3
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	2280      	movs	r2, #128	; 0x80
 8007838:	4013      	ands	r3, r2
 800783a:	d016      	beq.n	800786a <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800783c:	23a0      	movs	r3, #160	; 0xa0
 800783e:	18fb      	adds	r3, r7, r3
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2280      	movs	r2, #128	; 0x80
 8007844:	4013      	ands	r3, r2
 8007846:	d106      	bne.n	8007856 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007848:	239c      	movs	r3, #156	; 0x9c
 800784a:	18fb      	adds	r3, r7, r3
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	2380      	movs	r3, #128	; 0x80
 8007850:	041b      	lsls	r3, r3, #16
 8007852:	4013      	ands	r3, r2
 8007854:	d009      	beq.n	800786a <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800785a:	2b00      	cmp	r3, #0
 800785c:	d042      	beq.n	80078e4 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	0010      	movs	r0, r2
 8007866:	4798      	blx	r3
    }
    return;
 8007868:	e03c      	b.n	80078e4 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800786a:	23a4      	movs	r3, #164	; 0xa4
 800786c:	18fb      	adds	r3, r7, r3
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2240      	movs	r2, #64	; 0x40
 8007872:	4013      	ands	r3, r2
 8007874:	d00a      	beq.n	800788c <HAL_UART_IRQHandler+0x5e0>
 8007876:	23a0      	movs	r3, #160	; 0xa0
 8007878:	18fb      	adds	r3, r7, r3
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2240      	movs	r2, #64	; 0x40
 800787e:	4013      	ands	r3, r2
 8007880:	d004      	beq.n	800788c <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	0018      	movs	r0, r3
 8007886:	f000 fef8 	bl	800867a <UART_EndTransmit_IT>
    return;
 800788a:	e02c      	b.n	80078e6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800788c:	23a4      	movs	r3, #164	; 0xa4
 800788e:	18fb      	adds	r3, r7, r3
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	2380      	movs	r3, #128	; 0x80
 8007894:	041b      	lsls	r3, r3, #16
 8007896:	4013      	ands	r3, r2
 8007898:	d00b      	beq.n	80078b2 <HAL_UART_IRQHandler+0x606>
 800789a:	23a0      	movs	r3, #160	; 0xa0
 800789c:	18fb      	adds	r3, r7, r3
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	2380      	movs	r3, #128	; 0x80
 80078a2:	05db      	lsls	r3, r3, #23
 80078a4:	4013      	ands	r3, r2
 80078a6:	d004      	beq.n	80078b2 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	0018      	movs	r0, r3
 80078ac:	f000 ff21 	bl	80086f2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80078b0:	e019      	b.n	80078e6 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80078b2:	23a4      	movs	r3, #164	; 0xa4
 80078b4:	18fb      	adds	r3, r7, r3
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	2380      	movs	r3, #128	; 0x80
 80078ba:	045b      	lsls	r3, r3, #17
 80078bc:	4013      	ands	r3, r2
 80078be:	d012      	beq.n	80078e6 <HAL_UART_IRQHandler+0x63a>
 80078c0:	23a0      	movs	r3, #160	; 0xa0
 80078c2:	18fb      	adds	r3, r7, r3
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	da0d      	bge.n	80078e6 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	0018      	movs	r0, r3
 80078ce:	f000 ff08 	bl	80086e2 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80078d2:	e008      	b.n	80078e6 <HAL_UART_IRQHandler+0x63a>
      return;
 80078d4:	46c0      	nop			; (mov r8, r8)
 80078d6:	e006      	b.n	80078e6 <HAL_UART_IRQHandler+0x63a>
    return;
 80078d8:	46c0      	nop			; (mov r8, r8)
 80078da:	e004      	b.n	80078e6 <HAL_UART_IRQHandler+0x63a>
      return;
 80078dc:	46c0      	nop			; (mov r8, r8)
 80078de:	e002      	b.n	80078e6 <HAL_UART_IRQHandler+0x63a>
      return;
 80078e0:	46c0      	nop			; (mov r8, r8)
 80078e2:	e000      	b.n	80078e6 <HAL_UART_IRQHandler+0x63a>
    return;
 80078e4:	46c0      	nop			; (mov r8, r8)
  }
}
 80078e6:	46bd      	mov	sp, r7
 80078e8:	b02a      	add	sp, #168	; 0xa8
 80078ea:	bdb0      	pop	{r4, r5, r7, pc}
 80078ec:	fffffeff 	.word	0xfffffeff
 80078f0:	fffffedf 	.word	0xfffffedf
 80078f4:	effffffe 	.word	0xeffffffe

080078f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b082      	sub	sp, #8
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007900:	46c0      	nop			; (mov r8, r8)
 8007902:	46bd      	mov	sp, r7
 8007904:	b002      	add	sp, #8
 8007906:	bd80      	pop	{r7, pc}

08007908 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007910:	46c0      	nop			; (mov r8, r8)
 8007912:	46bd      	mov	sp, r7
 8007914:	b002      	add	sp, #8
 8007916:	bd80      	pop	{r7, pc}

08007918 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007920:	46c0      	nop			; (mov r8, r8)
 8007922:	46bd      	mov	sp, r7
 8007924:	b002      	add	sp, #8
 8007926:	bd80      	pop	{r7, pc}

08007928 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007930:	46c0      	nop			; (mov r8, r8)
 8007932:	46bd      	mov	sp, r7
 8007934:	b002      	add	sp, #8
 8007936:	bd80      	pop	{r7, pc}

08007938 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007938:	b5b0      	push	{r4, r5, r7, lr}
 800793a:	b090      	sub	sp, #64	; 0x40
 800793c:	af00      	add	r7, sp, #0
 800793e:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007940:	231a      	movs	r3, #26
 8007942:	2220      	movs	r2, #32
 8007944:	189b      	adds	r3, r3, r2
 8007946:	19db      	adds	r3, r3, r7
 8007948:	2200      	movs	r2, #0
 800794a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800794c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794e:	689a      	ldr	r2, [r3, #8]
 8007950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	431a      	orrs	r2, r3
 8007956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007958:	695b      	ldr	r3, [r3, #20]
 800795a:	431a      	orrs	r2, r3
 800795c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800795e:	69db      	ldr	r3, [r3, #28]
 8007960:	4313      	orrs	r3, r2
 8007962:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4ac4      	ldr	r2, [pc, #784]	; (8007c7c <UART_SetConfig+0x344>)
 800796c:	4013      	ands	r3, r2
 800796e:	0019      	movs	r1, r3
 8007970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007976:	430b      	orrs	r3, r1
 8007978:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800797a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	4abf      	ldr	r2, [pc, #764]	; (8007c80 <UART_SetConfig+0x348>)
 8007982:	4013      	ands	r3, r2
 8007984:	0018      	movs	r0, r3
 8007986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007988:	68d9      	ldr	r1, [r3, #12]
 800798a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798c:	681a      	ldr	r2, [r3, #0]
 800798e:	0003      	movs	r3, r0
 8007990:	430b      	orrs	r3, r1
 8007992:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007996:	699b      	ldr	r3, [r3, #24]
 8007998:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800799a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4ab9      	ldr	r2, [pc, #740]	; (8007c84 <UART_SetConfig+0x34c>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d004      	beq.n	80079ae <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80079a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80079aa:	4313      	orrs	r3, r2
 80079ac:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	4ab4      	ldr	r2, [pc, #720]	; (8007c88 <UART_SetConfig+0x350>)
 80079b6:	4013      	ands	r3, r2
 80079b8:	0019      	movs	r1, r3
 80079ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079bc:	681a      	ldr	r2, [r3, #0]
 80079be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079c0:	430b      	orrs	r3, r1
 80079c2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80079c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ca:	220f      	movs	r2, #15
 80079cc:	4393      	bics	r3, r2
 80079ce:	0018      	movs	r0, r3
 80079d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80079d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	0003      	movs	r3, r0
 80079da:	430b      	orrs	r3, r1
 80079dc:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	4aaa      	ldr	r2, [pc, #680]	; (8007c8c <UART_SetConfig+0x354>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d131      	bne.n	8007a4c <UART_SetConfig+0x114>
 80079e8:	4ba9      	ldr	r3, [pc, #676]	; (8007c90 <UART_SetConfig+0x358>)
 80079ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079ec:	2203      	movs	r2, #3
 80079ee:	4013      	ands	r3, r2
 80079f0:	2b03      	cmp	r3, #3
 80079f2:	d01d      	beq.n	8007a30 <UART_SetConfig+0xf8>
 80079f4:	d823      	bhi.n	8007a3e <UART_SetConfig+0x106>
 80079f6:	2b02      	cmp	r3, #2
 80079f8:	d00c      	beq.n	8007a14 <UART_SetConfig+0xdc>
 80079fa:	d820      	bhi.n	8007a3e <UART_SetConfig+0x106>
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d002      	beq.n	8007a06 <UART_SetConfig+0xce>
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d00e      	beq.n	8007a22 <UART_SetConfig+0xea>
 8007a04:	e01b      	b.n	8007a3e <UART_SetConfig+0x106>
 8007a06:	231b      	movs	r3, #27
 8007a08:	2220      	movs	r2, #32
 8007a0a:	189b      	adds	r3, r3, r2
 8007a0c:	19db      	adds	r3, r3, r7
 8007a0e:	2200      	movs	r2, #0
 8007a10:	701a      	strb	r2, [r3, #0]
 8007a12:	e071      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007a14:	231b      	movs	r3, #27
 8007a16:	2220      	movs	r2, #32
 8007a18:	189b      	adds	r3, r3, r2
 8007a1a:	19db      	adds	r3, r3, r7
 8007a1c:	2202      	movs	r2, #2
 8007a1e:	701a      	strb	r2, [r3, #0]
 8007a20:	e06a      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007a22:	231b      	movs	r3, #27
 8007a24:	2220      	movs	r2, #32
 8007a26:	189b      	adds	r3, r3, r2
 8007a28:	19db      	adds	r3, r3, r7
 8007a2a:	2204      	movs	r2, #4
 8007a2c:	701a      	strb	r2, [r3, #0]
 8007a2e:	e063      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007a30:	231b      	movs	r3, #27
 8007a32:	2220      	movs	r2, #32
 8007a34:	189b      	adds	r3, r3, r2
 8007a36:	19db      	adds	r3, r3, r7
 8007a38:	2208      	movs	r2, #8
 8007a3a:	701a      	strb	r2, [r3, #0]
 8007a3c:	e05c      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007a3e:	231b      	movs	r3, #27
 8007a40:	2220      	movs	r2, #32
 8007a42:	189b      	adds	r3, r3, r2
 8007a44:	19db      	adds	r3, r3, r7
 8007a46:	2210      	movs	r2, #16
 8007a48:	701a      	strb	r2, [r3, #0]
 8007a4a:	e055      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a90      	ldr	r2, [pc, #576]	; (8007c94 <UART_SetConfig+0x35c>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d106      	bne.n	8007a64 <UART_SetConfig+0x12c>
 8007a56:	231b      	movs	r3, #27
 8007a58:	2220      	movs	r2, #32
 8007a5a:	189b      	adds	r3, r3, r2
 8007a5c:	19db      	adds	r3, r3, r7
 8007a5e:	2200      	movs	r2, #0
 8007a60:	701a      	strb	r2, [r3, #0]
 8007a62:	e049      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	4a86      	ldr	r2, [pc, #536]	; (8007c84 <UART_SetConfig+0x34c>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d13e      	bne.n	8007aec <UART_SetConfig+0x1b4>
 8007a6e:	4b88      	ldr	r3, [pc, #544]	; (8007c90 <UART_SetConfig+0x358>)
 8007a70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a72:	23c0      	movs	r3, #192	; 0xc0
 8007a74:	011b      	lsls	r3, r3, #4
 8007a76:	4013      	ands	r3, r2
 8007a78:	22c0      	movs	r2, #192	; 0xc0
 8007a7a:	0112      	lsls	r2, r2, #4
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d027      	beq.n	8007ad0 <UART_SetConfig+0x198>
 8007a80:	22c0      	movs	r2, #192	; 0xc0
 8007a82:	0112      	lsls	r2, r2, #4
 8007a84:	4293      	cmp	r3, r2
 8007a86:	d82a      	bhi.n	8007ade <UART_SetConfig+0x1a6>
 8007a88:	2280      	movs	r2, #128	; 0x80
 8007a8a:	0112      	lsls	r2, r2, #4
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d011      	beq.n	8007ab4 <UART_SetConfig+0x17c>
 8007a90:	2280      	movs	r2, #128	; 0x80
 8007a92:	0112      	lsls	r2, r2, #4
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d822      	bhi.n	8007ade <UART_SetConfig+0x1a6>
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d004      	beq.n	8007aa6 <UART_SetConfig+0x16e>
 8007a9c:	2280      	movs	r2, #128	; 0x80
 8007a9e:	00d2      	lsls	r2, r2, #3
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d00e      	beq.n	8007ac2 <UART_SetConfig+0x18a>
 8007aa4:	e01b      	b.n	8007ade <UART_SetConfig+0x1a6>
 8007aa6:	231b      	movs	r3, #27
 8007aa8:	2220      	movs	r2, #32
 8007aaa:	189b      	adds	r3, r3, r2
 8007aac:	19db      	adds	r3, r3, r7
 8007aae:	2200      	movs	r2, #0
 8007ab0:	701a      	strb	r2, [r3, #0]
 8007ab2:	e021      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007ab4:	231b      	movs	r3, #27
 8007ab6:	2220      	movs	r2, #32
 8007ab8:	189b      	adds	r3, r3, r2
 8007aba:	19db      	adds	r3, r3, r7
 8007abc:	2202      	movs	r2, #2
 8007abe:	701a      	strb	r2, [r3, #0]
 8007ac0:	e01a      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007ac2:	231b      	movs	r3, #27
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	189b      	adds	r3, r3, r2
 8007ac8:	19db      	adds	r3, r3, r7
 8007aca:	2204      	movs	r2, #4
 8007acc:	701a      	strb	r2, [r3, #0]
 8007ace:	e013      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007ad0:	231b      	movs	r3, #27
 8007ad2:	2220      	movs	r2, #32
 8007ad4:	189b      	adds	r3, r3, r2
 8007ad6:	19db      	adds	r3, r3, r7
 8007ad8:	2208      	movs	r2, #8
 8007ada:	701a      	strb	r2, [r3, #0]
 8007adc:	e00c      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007ade:	231b      	movs	r3, #27
 8007ae0:	2220      	movs	r2, #32
 8007ae2:	189b      	adds	r3, r3, r2
 8007ae4:	19db      	adds	r3, r3, r7
 8007ae6:	2210      	movs	r2, #16
 8007ae8:	701a      	strb	r2, [r3, #0]
 8007aea:	e005      	b.n	8007af8 <UART_SetConfig+0x1c0>
 8007aec:	231b      	movs	r3, #27
 8007aee:	2220      	movs	r2, #32
 8007af0:	189b      	adds	r3, r3, r2
 8007af2:	19db      	adds	r3, r3, r7
 8007af4:	2210      	movs	r2, #16
 8007af6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	4a61      	ldr	r2, [pc, #388]	; (8007c84 <UART_SetConfig+0x34c>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d000      	beq.n	8007b04 <UART_SetConfig+0x1cc>
 8007b02:	e092      	b.n	8007c2a <UART_SetConfig+0x2f2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b04:	231b      	movs	r3, #27
 8007b06:	2220      	movs	r2, #32
 8007b08:	189b      	adds	r3, r3, r2
 8007b0a:	19db      	adds	r3, r3, r7
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	2b08      	cmp	r3, #8
 8007b10:	d015      	beq.n	8007b3e <UART_SetConfig+0x206>
 8007b12:	dc18      	bgt.n	8007b46 <UART_SetConfig+0x20e>
 8007b14:	2b04      	cmp	r3, #4
 8007b16:	d00d      	beq.n	8007b34 <UART_SetConfig+0x1fc>
 8007b18:	dc15      	bgt.n	8007b46 <UART_SetConfig+0x20e>
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d002      	beq.n	8007b24 <UART_SetConfig+0x1ec>
 8007b1e:	2b02      	cmp	r3, #2
 8007b20:	d005      	beq.n	8007b2e <UART_SetConfig+0x1f6>
 8007b22:	e010      	b.n	8007b46 <UART_SetConfig+0x20e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b24:	f7fe fe6a 	bl	80067fc <HAL_RCC_GetPCLK1Freq>
 8007b28:	0003      	movs	r3, r0
 8007b2a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007b2c:	e014      	b.n	8007b58 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007b2e:	4b5a      	ldr	r3, [pc, #360]	; (8007c98 <UART_SetConfig+0x360>)
 8007b30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007b32:	e011      	b.n	8007b58 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007b34:	f7fe fdd6 	bl	80066e4 <HAL_RCC_GetSysClockFreq>
 8007b38:	0003      	movs	r3, r0
 8007b3a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007b3c:	e00c      	b.n	8007b58 <UART_SetConfig+0x220>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007b3e:	2380      	movs	r3, #128	; 0x80
 8007b40:	021b      	lsls	r3, r3, #8
 8007b42:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007b44:	e008      	b.n	8007b58 <UART_SetConfig+0x220>
      default:
        pclk = 0U;
 8007b46:	2300      	movs	r3, #0
 8007b48:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007b4a:	231a      	movs	r3, #26
 8007b4c:	2220      	movs	r2, #32
 8007b4e:	189b      	adds	r3, r3, r2
 8007b50:	19db      	adds	r3, r3, r7
 8007b52:	2201      	movs	r2, #1
 8007b54:	701a      	strb	r2, [r3, #0]
        break;
 8007b56:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d100      	bne.n	8007b60 <UART_SetConfig+0x228>
 8007b5e:	e147      	b.n	8007df0 <UART_SetConfig+0x4b8>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b64:	4b4d      	ldr	r3, [pc, #308]	; (8007c9c <UART_SetConfig+0x364>)
 8007b66:	0052      	lsls	r2, r2, #1
 8007b68:	5ad3      	ldrh	r3, [r2, r3]
 8007b6a:	0019      	movs	r1, r3
 8007b6c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007b6e:	f7f8 fac7 	bl	8000100 <__udivsi3>
 8007b72:	0003      	movs	r3, r0
 8007b74:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b78:	685a      	ldr	r2, [r3, #4]
 8007b7a:	0013      	movs	r3, r2
 8007b7c:	005b      	lsls	r3, r3, #1
 8007b7e:	189b      	adds	r3, r3, r2
 8007b80:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d305      	bcc.n	8007b92 <UART_SetConfig+0x25a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d906      	bls.n	8007ba0 <UART_SetConfig+0x268>
      {
        ret = HAL_ERROR;
 8007b92:	231a      	movs	r3, #26
 8007b94:	2220      	movs	r2, #32
 8007b96:	189b      	adds	r3, r3, r2
 8007b98:	19db      	adds	r3, r3, r7
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	701a      	strb	r2, [r3, #0]
 8007b9e:	e127      	b.n	8007df0 <UART_SetConfig+0x4b8>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ba2:	61bb      	str	r3, [r7, #24]
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	61fb      	str	r3, [r7, #28]
 8007ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007baa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007bac:	4b3b      	ldr	r3, [pc, #236]	; (8007c9c <UART_SetConfig+0x364>)
 8007bae:	0052      	lsls	r2, r2, #1
 8007bb0:	5ad3      	ldrh	r3, [r2, r3]
 8007bb2:	613b      	str	r3, [r7, #16]
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	617b      	str	r3, [r7, #20]
 8007bb8:	693a      	ldr	r2, [r7, #16]
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	69b8      	ldr	r0, [r7, #24]
 8007bbe:	69f9      	ldr	r1, [r7, #28]
 8007bc0:	f7f8 fc14 	bl	80003ec <__aeabi_uldivmod>
 8007bc4:	0002      	movs	r2, r0
 8007bc6:	000b      	movs	r3, r1
 8007bc8:	0e11      	lsrs	r1, r2, #24
 8007bca:	021d      	lsls	r5, r3, #8
 8007bcc:	430d      	orrs	r5, r1
 8007bce:	0214      	lsls	r4, r2, #8
 8007bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	085b      	lsrs	r3, r3, #1
 8007bd6:	60bb      	str	r3, [r7, #8]
 8007bd8:	2300      	movs	r3, #0
 8007bda:	60fb      	str	r3, [r7, #12]
 8007bdc:	68b8      	ldr	r0, [r7, #8]
 8007bde:	68f9      	ldr	r1, [r7, #12]
 8007be0:	1900      	adds	r0, r0, r4
 8007be2:	4169      	adcs	r1, r5
 8007be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be6:	685b      	ldr	r3, [r3, #4]
 8007be8:	603b      	str	r3, [r7, #0]
 8007bea:	2300      	movs	r3, #0
 8007bec:	607b      	str	r3, [r7, #4]
 8007bee:	683a      	ldr	r2, [r7, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f7f8 fbfb 	bl	80003ec <__aeabi_uldivmod>
 8007bf6:	0002      	movs	r2, r0
 8007bf8:	000b      	movs	r3, r1
 8007bfa:	0013      	movs	r3, r2
 8007bfc:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007bfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c00:	23c0      	movs	r3, #192	; 0xc0
 8007c02:	009b      	lsls	r3, r3, #2
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d309      	bcc.n	8007c1c <UART_SetConfig+0x2e4>
 8007c08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c0a:	2380      	movs	r3, #128	; 0x80
 8007c0c:	035b      	lsls	r3, r3, #13
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d204      	bcs.n	8007c1c <UART_SetConfig+0x2e4>
        {
          huart->Instance->BRR = usartdiv;
 8007c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c18:	60da      	str	r2, [r3, #12]
 8007c1a:	e0e9      	b.n	8007df0 <UART_SetConfig+0x4b8>
        }
        else
        {
          ret = HAL_ERROR;
 8007c1c:	231a      	movs	r3, #26
 8007c1e:	2220      	movs	r2, #32
 8007c20:	189b      	adds	r3, r3, r2
 8007c22:	19db      	adds	r3, r3, r7
 8007c24:	2201      	movs	r2, #1
 8007c26:	701a      	strb	r2, [r3, #0]
 8007c28:	e0e2      	b.n	8007df0 <UART_SetConfig+0x4b8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2c:	69da      	ldr	r2, [r3, #28]
 8007c2e:	2380      	movs	r3, #128	; 0x80
 8007c30:	021b      	lsls	r3, r3, #8
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d000      	beq.n	8007c38 <UART_SetConfig+0x300>
 8007c36:	e083      	b.n	8007d40 <UART_SetConfig+0x408>
  {
    switch (clocksource)
 8007c38:	231b      	movs	r3, #27
 8007c3a:	2220      	movs	r2, #32
 8007c3c:	189b      	adds	r3, r3, r2
 8007c3e:	19db      	adds	r3, r3, r7
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	2b08      	cmp	r3, #8
 8007c44:	d015      	beq.n	8007c72 <UART_SetConfig+0x33a>
 8007c46:	dc2b      	bgt.n	8007ca0 <UART_SetConfig+0x368>
 8007c48:	2b04      	cmp	r3, #4
 8007c4a:	d00d      	beq.n	8007c68 <UART_SetConfig+0x330>
 8007c4c:	dc28      	bgt.n	8007ca0 <UART_SetConfig+0x368>
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d002      	beq.n	8007c58 <UART_SetConfig+0x320>
 8007c52:	2b02      	cmp	r3, #2
 8007c54:	d005      	beq.n	8007c62 <UART_SetConfig+0x32a>
 8007c56:	e023      	b.n	8007ca0 <UART_SetConfig+0x368>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c58:	f7fe fdd0 	bl	80067fc <HAL_RCC_GetPCLK1Freq>
 8007c5c:	0003      	movs	r3, r0
 8007c5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007c60:	e027      	b.n	8007cb2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c62:	4b0d      	ldr	r3, [pc, #52]	; (8007c98 <UART_SetConfig+0x360>)
 8007c64:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007c66:	e024      	b.n	8007cb2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c68:	f7fe fd3c 	bl	80066e4 <HAL_RCC_GetSysClockFreq>
 8007c6c:	0003      	movs	r3, r0
 8007c6e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007c70:	e01f      	b.n	8007cb2 <UART_SetConfig+0x37a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c72:	2380      	movs	r3, #128	; 0x80
 8007c74:	021b      	lsls	r3, r3, #8
 8007c76:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007c78:	e01b      	b.n	8007cb2 <UART_SetConfig+0x37a>
 8007c7a:	46c0      	nop			; (mov r8, r8)
 8007c7c:	cfff69f3 	.word	0xcfff69f3
 8007c80:	ffffcfff 	.word	0xffffcfff
 8007c84:	40008000 	.word	0x40008000
 8007c88:	11fff4ff 	.word	0x11fff4ff
 8007c8c:	40013800 	.word	0x40013800
 8007c90:	40021000 	.word	0x40021000
 8007c94:	40004400 	.word	0x40004400
 8007c98:	00f42400 	.word	0x00f42400
 8007c9c:	08008c34 	.word	0x08008c34
      default:
        pclk = 0U;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007ca4:	231a      	movs	r3, #26
 8007ca6:	2220      	movs	r2, #32
 8007ca8:	189b      	adds	r3, r3, r2
 8007caa:	19db      	adds	r3, r3, r7
 8007cac:	2201      	movs	r2, #1
 8007cae:	701a      	strb	r2, [r3, #0]
        break;
 8007cb0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007cb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d100      	bne.n	8007cba <UART_SetConfig+0x382>
 8007cb8:	e09a      	b.n	8007df0 <UART_SetConfig+0x4b8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cbe:	4b58      	ldr	r3, [pc, #352]	; (8007e20 <UART_SetConfig+0x4e8>)
 8007cc0:	0052      	lsls	r2, r2, #1
 8007cc2:	5ad3      	ldrh	r3, [r2, r3]
 8007cc4:	0019      	movs	r1, r3
 8007cc6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007cc8:	f7f8 fa1a 	bl	8000100 <__udivsi3>
 8007ccc:	0003      	movs	r3, r0
 8007cce:	005a      	lsls	r2, r3, #1
 8007cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	085b      	lsrs	r3, r3, #1
 8007cd6:	18d2      	adds	r2, r2, r3
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	0019      	movs	r1, r3
 8007cde:	0010      	movs	r0, r2
 8007ce0:	f7f8 fa0e 	bl	8000100 <__udivsi3>
 8007ce4:	0003      	movs	r3, r0
 8007ce6:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cea:	2b0f      	cmp	r3, #15
 8007cec:	d921      	bls.n	8007d32 <UART_SetConfig+0x3fa>
 8007cee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cf0:	2380      	movs	r3, #128	; 0x80
 8007cf2:	025b      	lsls	r3, r3, #9
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d21c      	bcs.n	8007d32 <UART_SetConfig+0x3fa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007cf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	200e      	movs	r0, #14
 8007cfe:	2420      	movs	r4, #32
 8007d00:	1903      	adds	r3, r0, r4
 8007d02:	19db      	adds	r3, r3, r7
 8007d04:	210f      	movs	r1, #15
 8007d06:	438a      	bics	r2, r1
 8007d08:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007d0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d0c:	085b      	lsrs	r3, r3, #1
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	2207      	movs	r2, #7
 8007d12:	4013      	ands	r3, r2
 8007d14:	b299      	uxth	r1, r3
 8007d16:	1903      	adds	r3, r0, r4
 8007d18:	19db      	adds	r3, r3, r7
 8007d1a:	1902      	adds	r2, r0, r4
 8007d1c:	19d2      	adds	r2, r2, r7
 8007d1e:	8812      	ldrh	r2, [r2, #0]
 8007d20:	430a      	orrs	r2, r1
 8007d22:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	1902      	adds	r2, r0, r4
 8007d2a:	19d2      	adds	r2, r2, r7
 8007d2c:	8812      	ldrh	r2, [r2, #0]
 8007d2e:	60da      	str	r2, [r3, #12]
 8007d30:	e05e      	b.n	8007df0 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8007d32:	231a      	movs	r3, #26
 8007d34:	2220      	movs	r2, #32
 8007d36:	189b      	adds	r3, r3, r2
 8007d38:	19db      	adds	r3, r3, r7
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	701a      	strb	r2, [r3, #0]
 8007d3e:	e057      	b.n	8007df0 <UART_SetConfig+0x4b8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007d40:	231b      	movs	r3, #27
 8007d42:	2220      	movs	r2, #32
 8007d44:	189b      	adds	r3, r3, r2
 8007d46:	19db      	adds	r3, r3, r7
 8007d48:	781b      	ldrb	r3, [r3, #0]
 8007d4a:	2b08      	cmp	r3, #8
 8007d4c:	d015      	beq.n	8007d7a <UART_SetConfig+0x442>
 8007d4e:	dc18      	bgt.n	8007d82 <UART_SetConfig+0x44a>
 8007d50:	2b04      	cmp	r3, #4
 8007d52:	d00d      	beq.n	8007d70 <UART_SetConfig+0x438>
 8007d54:	dc15      	bgt.n	8007d82 <UART_SetConfig+0x44a>
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d002      	beq.n	8007d60 <UART_SetConfig+0x428>
 8007d5a:	2b02      	cmp	r3, #2
 8007d5c:	d005      	beq.n	8007d6a <UART_SetConfig+0x432>
 8007d5e:	e010      	b.n	8007d82 <UART_SetConfig+0x44a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d60:	f7fe fd4c 	bl	80067fc <HAL_RCC_GetPCLK1Freq>
 8007d64:	0003      	movs	r3, r0
 8007d66:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007d68:	e014      	b.n	8007d94 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d6a:	4b2e      	ldr	r3, [pc, #184]	; (8007e24 <UART_SetConfig+0x4ec>)
 8007d6c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007d6e:	e011      	b.n	8007d94 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d70:	f7fe fcb8 	bl	80066e4 <HAL_RCC_GetSysClockFreq>
 8007d74:	0003      	movs	r3, r0
 8007d76:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007d78:	e00c      	b.n	8007d94 <UART_SetConfig+0x45c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d7a:	2380      	movs	r3, #128	; 0x80
 8007d7c:	021b      	lsls	r3, r3, #8
 8007d7e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8007d80:	e008      	b.n	8007d94 <UART_SetConfig+0x45c>
      default:
        pclk = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8007d86:	231a      	movs	r3, #26
 8007d88:	2220      	movs	r2, #32
 8007d8a:	189b      	adds	r3, r3, r2
 8007d8c:	19db      	adds	r3, r3, r7
 8007d8e:	2201      	movs	r2, #1
 8007d90:	701a      	strb	r2, [r3, #0]
        break;
 8007d92:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8007d94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d02a      	beq.n	8007df0 <UART_SetConfig+0x4b8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d9e:	4b20      	ldr	r3, [pc, #128]	; (8007e20 <UART_SetConfig+0x4e8>)
 8007da0:	0052      	lsls	r2, r2, #1
 8007da2:	5ad3      	ldrh	r3, [r2, r3]
 8007da4:	0019      	movs	r1, r3
 8007da6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007da8:	f7f8 f9aa 	bl	8000100 <__udivsi3>
 8007dac:	0003      	movs	r3, r0
 8007dae:	001a      	movs	r2, r3
 8007db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	085b      	lsrs	r3, r3, #1
 8007db6:	18d2      	adds	r2, r2, r3
 8007db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	0019      	movs	r1, r3
 8007dbe:	0010      	movs	r0, r2
 8007dc0:	f7f8 f99e 	bl	8000100 <__udivsi3>
 8007dc4:	0003      	movs	r3, r0
 8007dc6:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dca:	2b0f      	cmp	r3, #15
 8007dcc:	d90a      	bls.n	8007de4 <UART_SetConfig+0x4ac>
 8007dce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007dd0:	2380      	movs	r3, #128	; 0x80
 8007dd2:	025b      	lsls	r3, r3, #9
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d205      	bcs.n	8007de4 <UART_SetConfig+0x4ac>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dda:	b29a      	uxth	r2, r3
 8007ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	60da      	str	r2, [r3, #12]
 8007de2:	e005      	b.n	8007df0 <UART_SetConfig+0x4b8>
      }
      else
      {
        ret = HAL_ERROR;
 8007de4:	231a      	movs	r3, #26
 8007de6:	2220      	movs	r2, #32
 8007de8:	189b      	adds	r3, r3, r2
 8007dea:	19db      	adds	r3, r3, r7
 8007dec:	2201      	movs	r2, #1
 8007dee:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007df2:	226a      	movs	r2, #106	; 0x6a
 8007df4:	2101      	movs	r1, #1
 8007df6:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfa:	2268      	movs	r2, #104	; 0x68
 8007dfc:	2101      	movs	r1, #1
 8007dfe:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e02:	2200      	movs	r2, #0
 8007e04:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e08:	2200      	movs	r2, #0
 8007e0a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007e0c:	231a      	movs	r3, #26
 8007e0e:	2220      	movs	r2, #32
 8007e10:	189b      	adds	r3, r3, r2
 8007e12:	19db      	adds	r3, r3, r7
 8007e14:	781b      	ldrb	r3, [r3, #0]
}
 8007e16:	0018      	movs	r0, r3
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	b010      	add	sp, #64	; 0x40
 8007e1c:	bdb0      	pop	{r4, r5, r7, pc}
 8007e1e:	46c0      	nop			; (mov r8, r8)
 8007e20:	08008c34 	.word	0x08008c34
 8007e24:	00f42400 	.word	0x00f42400

08007e28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e34:	2201      	movs	r2, #1
 8007e36:	4013      	ands	r3, r2
 8007e38:	d00b      	beq.n	8007e52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	4a4a      	ldr	r2, [pc, #296]	; (8007f6c <UART_AdvFeatureConfig+0x144>)
 8007e42:	4013      	ands	r3, r2
 8007e44:	0019      	movs	r1, r3
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	430a      	orrs	r2, r1
 8007e50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e56:	2202      	movs	r2, #2
 8007e58:	4013      	ands	r3, r2
 8007e5a:	d00b      	beq.n	8007e74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	4a43      	ldr	r2, [pc, #268]	; (8007f70 <UART_AdvFeatureConfig+0x148>)
 8007e64:	4013      	ands	r3, r2
 8007e66:	0019      	movs	r1, r3
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	430a      	orrs	r2, r1
 8007e72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e78:	2204      	movs	r2, #4
 8007e7a:	4013      	ands	r3, r2
 8007e7c:	d00b      	beq.n	8007e96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	685b      	ldr	r3, [r3, #4]
 8007e84:	4a3b      	ldr	r2, [pc, #236]	; (8007f74 <UART_AdvFeatureConfig+0x14c>)
 8007e86:	4013      	ands	r3, r2
 8007e88:	0019      	movs	r1, r3
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	430a      	orrs	r2, r1
 8007e94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9a:	2208      	movs	r2, #8
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	d00b      	beq.n	8007eb8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	4a34      	ldr	r2, [pc, #208]	; (8007f78 <UART_AdvFeatureConfig+0x150>)
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	0019      	movs	r1, r3
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	430a      	orrs	r2, r1
 8007eb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ebc:	2210      	movs	r2, #16
 8007ebe:	4013      	ands	r3, r2
 8007ec0:	d00b      	beq.n	8007eda <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	689b      	ldr	r3, [r3, #8]
 8007ec8:	4a2c      	ldr	r2, [pc, #176]	; (8007f7c <UART_AdvFeatureConfig+0x154>)
 8007eca:	4013      	ands	r3, r2
 8007ecc:	0019      	movs	r1, r3
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	430a      	orrs	r2, r1
 8007ed8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ede:	2220      	movs	r2, #32
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	d00b      	beq.n	8007efc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	4a25      	ldr	r2, [pc, #148]	; (8007f80 <UART_AdvFeatureConfig+0x158>)
 8007eec:	4013      	ands	r3, r2
 8007eee:	0019      	movs	r1, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	430a      	orrs	r2, r1
 8007efa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f00:	2240      	movs	r2, #64	; 0x40
 8007f02:	4013      	ands	r3, r2
 8007f04:	d01d      	beq.n	8007f42 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	685b      	ldr	r3, [r3, #4]
 8007f0c:	4a1d      	ldr	r2, [pc, #116]	; (8007f84 <UART_AdvFeatureConfig+0x15c>)
 8007f0e:	4013      	ands	r3, r2
 8007f10:	0019      	movs	r1, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	430a      	orrs	r2, r1
 8007f1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f22:	2380      	movs	r3, #128	; 0x80
 8007f24:	035b      	lsls	r3, r3, #13
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d10b      	bne.n	8007f42 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	4a15      	ldr	r2, [pc, #84]	; (8007f88 <UART_AdvFeatureConfig+0x160>)
 8007f32:	4013      	ands	r3, r2
 8007f34:	0019      	movs	r1, r3
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	430a      	orrs	r2, r1
 8007f40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f46:	2280      	movs	r2, #128	; 0x80
 8007f48:	4013      	ands	r3, r2
 8007f4a:	d00b      	beq.n	8007f64 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	4a0e      	ldr	r2, [pc, #56]	; (8007f8c <UART_AdvFeatureConfig+0x164>)
 8007f54:	4013      	ands	r3, r2
 8007f56:	0019      	movs	r1, r3
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	430a      	orrs	r2, r1
 8007f62:	605a      	str	r2, [r3, #4]
  }
}
 8007f64:	46c0      	nop			; (mov r8, r8)
 8007f66:	46bd      	mov	sp, r7
 8007f68:	b002      	add	sp, #8
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	fffdffff 	.word	0xfffdffff
 8007f70:	fffeffff 	.word	0xfffeffff
 8007f74:	fffbffff 	.word	0xfffbffff
 8007f78:	ffff7fff 	.word	0xffff7fff
 8007f7c:	ffffefff 	.word	0xffffefff
 8007f80:	ffffdfff 	.word	0xffffdfff
 8007f84:	ffefffff 	.word	0xffefffff
 8007f88:	ff9fffff 	.word	0xff9fffff
 8007f8c:	fff7ffff 	.word	0xfff7ffff

08007f90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b086      	sub	sp, #24
 8007f94:	af02      	add	r7, sp, #8
 8007f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2290      	movs	r2, #144	; 0x90
 8007f9c:	2100      	movs	r1, #0
 8007f9e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007fa0:	f7fb fee2 	bl	8003d68 <HAL_GetTick>
 8007fa4:	0003      	movs	r3, r0
 8007fa6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	2208      	movs	r2, #8
 8007fb0:	4013      	ands	r3, r2
 8007fb2:	2b08      	cmp	r3, #8
 8007fb4:	d10c      	bne.n	8007fd0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2280      	movs	r2, #128	; 0x80
 8007fba:	0391      	lsls	r1, r2, #14
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	4a1a      	ldr	r2, [pc, #104]	; (8008028 <UART_CheckIdleState+0x98>)
 8007fc0:	9200      	str	r2, [sp, #0]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f000 f832 	bl	800802c <UART_WaitOnFlagUntilTimeout>
 8007fc8:	1e03      	subs	r3, r0, #0
 8007fca:	d001      	beq.n	8007fd0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e026      	b.n	800801e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2204      	movs	r2, #4
 8007fd8:	4013      	ands	r3, r2
 8007fda:	2b04      	cmp	r3, #4
 8007fdc:	d10c      	bne.n	8007ff8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2280      	movs	r2, #128	; 0x80
 8007fe2:	03d1      	lsls	r1, r2, #15
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	4a10      	ldr	r2, [pc, #64]	; (8008028 <UART_CheckIdleState+0x98>)
 8007fe8:	9200      	str	r2, [sp, #0]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f000 f81e 	bl	800802c <UART_WaitOnFlagUntilTimeout>
 8007ff0:	1e03      	subs	r3, r0, #0
 8007ff2:	d001      	beq.n	8007ff8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ff4:	2303      	movs	r3, #3
 8007ff6:	e012      	b.n	800801e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2288      	movs	r2, #136	; 0x88
 8007ffc:	2120      	movs	r1, #32
 8007ffe:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	228c      	movs	r2, #140	; 0x8c
 8008004:	2120      	movs	r1, #32
 8008006:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2200      	movs	r2, #0
 800800c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2284      	movs	r2, #132	; 0x84
 8008018:	2100      	movs	r1, #0
 800801a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800801c:	2300      	movs	r3, #0
}
 800801e:	0018      	movs	r0, r3
 8008020:	46bd      	mov	sp, r7
 8008022:	b004      	add	sp, #16
 8008024:	bd80      	pop	{r7, pc}
 8008026:	46c0      	nop			; (mov r8, r8)
 8008028:	01ffffff 	.word	0x01ffffff

0800802c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b094      	sub	sp, #80	; 0x50
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	603b      	str	r3, [r7, #0]
 8008038:	1dfb      	adds	r3, r7, #7
 800803a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800803c:	e0a7      	b.n	800818e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800803e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008040:	3301      	adds	r3, #1
 8008042:	d100      	bne.n	8008046 <UART_WaitOnFlagUntilTimeout+0x1a>
 8008044:	e0a3      	b.n	800818e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008046:	f7fb fe8f 	bl	8003d68 <HAL_GetTick>
 800804a:	0002      	movs	r2, r0
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	1ad3      	subs	r3, r2, r3
 8008050:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008052:	429a      	cmp	r2, r3
 8008054:	d302      	bcc.n	800805c <UART_WaitOnFlagUntilTimeout+0x30>
 8008056:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008058:	2b00      	cmp	r3, #0
 800805a:	d13f      	bne.n	80080dc <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800805c:	f3ef 8310 	mrs	r3, PRIMASK
 8008060:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008062:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008064:	647b      	str	r3, [r7, #68]	; 0x44
 8008066:	2301      	movs	r3, #1
 8008068:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800806a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800806c:	f383 8810 	msr	PRIMASK, r3
}
 8008070:	46c0      	nop			; (mov r8, r8)
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	681a      	ldr	r2, [r3, #0]
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	494e      	ldr	r1, [pc, #312]	; (80081b8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800807e:	400a      	ands	r2, r1
 8008080:	601a      	str	r2, [r3, #0]
 8008082:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008084:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008088:	f383 8810 	msr	PRIMASK, r3
}
 800808c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800808e:	f3ef 8310 	mrs	r3, PRIMASK
 8008092:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8008094:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008096:	643b      	str	r3, [r7, #64]	; 0x40
 8008098:	2301      	movs	r3, #1
 800809a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800809c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800809e:	f383 8810 	msr	PRIMASK, r3
}
 80080a2:	46c0      	nop			; (mov r8, r8)
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	689a      	ldr	r2, [r3, #8]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2101      	movs	r1, #1
 80080b0:	438a      	bics	r2, r1
 80080b2:	609a      	str	r2, [r3, #8]
 80080b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ba:	f383 8810 	msr	PRIMASK, r3
}
 80080be:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2288      	movs	r2, #136	; 0x88
 80080c4:	2120      	movs	r1, #32
 80080c6:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	228c      	movs	r2, #140	; 0x8c
 80080cc:	2120      	movs	r1, #32
 80080ce:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2284      	movs	r2, #132	; 0x84
 80080d4:	2100      	movs	r1, #0
 80080d6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	e069      	b.n	80081b0 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	2204      	movs	r2, #4
 80080e4:	4013      	ands	r3, r2
 80080e6:	d052      	beq.n	800818e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	69da      	ldr	r2, [r3, #28]
 80080ee:	2380      	movs	r3, #128	; 0x80
 80080f0:	011b      	lsls	r3, r3, #4
 80080f2:	401a      	ands	r2, r3
 80080f4:	2380      	movs	r3, #128	; 0x80
 80080f6:	011b      	lsls	r3, r3, #4
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d148      	bne.n	800818e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	2280      	movs	r2, #128	; 0x80
 8008102:	0112      	lsls	r2, r2, #4
 8008104:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008106:	f3ef 8310 	mrs	r3, PRIMASK
 800810a:	613b      	str	r3, [r7, #16]
  return(result);
 800810c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800810e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008110:	2301      	movs	r3, #1
 8008112:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	f383 8810 	msr	PRIMASK, r3
}
 800811a:	46c0      	nop			; (mov r8, r8)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4924      	ldr	r1, [pc, #144]	; (80081b8 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8008128:	400a      	ands	r2, r1
 800812a:	601a      	str	r2, [r3, #0]
 800812c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800812e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	f383 8810 	msr	PRIMASK, r3
}
 8008136:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008138:	f3ef 8310 	mrs	r3, PRIMASK
 800813c:	61fb      	str	r3, [r7, #28]
  return(result);
 800813e:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008140:	64bb      	str	r3, [r7, #72]	; 0x48
 8008142:	2301      	movs	r3, #1
 8008144:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008146:	6a3b      	ldr	r3, [r7, #32]
 8008148:	f383 8810 	msr	PRIMASK, r3
}
 800814c:	46c0      	nop			; (mov r8, r8)
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	689a      	ldr	r2, [r3, #8]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2101      	movs	r1, #1
 800815a:	438a      	bics	r2, r1
 800815c:	609a      	str	r2, [r3, #8]
 800815e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008160:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008164:	f383 8810 	msr	PRIMASK, r3
}
 8008168:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2288      	movs	r2, #136	; 0x88
 800816e:	2120      	movs	r1, #32
 8008170:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	228c      	movs	r2, #140	; 0x8c
 8008176:	2120      	movs	r1, #32
 8008178:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2290      	movs	r2, #144	; 0x90
 800817e:	2120      	movs	r1, #32
 8008180:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	2284      	movs	r2, #132	; 0x84
 8008186:	2100      	movs	r1, #0
 8008188:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800818a:	2303      	movs	r3, #3
 800818c:	e010      	b.n	80081b0 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	69db      	ldr	r3, [r3, #28]
 8008194:	68ba      	ldr	r2, [r7, #8]
 8008196:	4013      	ands	r3, r2
 8008198:	68ba      	ldr	r2, [r7, #8]
 800819a:	1ad3      	subs	r3, r2, r3
 800819c:	425a      	negs	r2, r3
 800819e:	4153      	adcs	r3, r2
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	001a      	movs	r2, r3
 80081a4:	1dfb      	adds	r3, r7, #7
 80081a6:	781b      	ldrb	r3, [r3, #0]
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d100      	bne.n	80081ae <UART_WaitOnFlagUntilTimeout+0x182>
 80081ac:	e747      	b.n	800803e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80081ae:	2300      	movs	r3, #0
}
 80081b0:	0018      	movs	r0, r3
 80081b2:	46bd      	mov	sp, r7
 80081b4:	b014      	add	sp, #80	; 0x50
 80081b6:	bd80      	pop	{r7, pc}
 80081b8:	fffffe5f 	.word	0xfffffe5f

080081bc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b090      	sub	sp, #64	; 0x40
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	60b9      	str	r1, [r7, #8]
 80081c6:	1dbb      	adds	r3, r7, #6
 80081c8:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	68ba      	ldr	r2, [r7, #8]
 80081ce:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	1dba      	adds	r2, r7, #6
 80081d4:	215c      	movs	r1, #92	; 0x5c
 80081d6:	8812      	ldrh	r2, [r2, #0]
 80081d8:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2290      	movs	r2, #144	; 0x90
 80081de:	2100      	movs	r1, #0
 80081e0:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	228c      	movs	r2, #140	; 0x8c
 80081e6:	2122      	movs	r1, #34	; 0x22
 80081e8:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	2280      	movs	r2, #128	; 0x80
 80081ee:	589b      	ldr	r3, [r3, r2]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d02d      	beq.n	8008250 <UART_Start_Receive_DMA+0x94>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2280      	movs	r2, #128	; 0x80
 80081f8:	589b      	ldr	r3, [r3, r2]
 80081fa:	4a40      	ldr	r2, [pc, #256]	; (80082fc <UART_Start_Receive_DMA+0x140>)
 80081fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2280      	movs	r2, #128	; 0x80
 8008202:	589b      	ldr	r3, [r3, r2]
 8008204:	4a3e      	ldr	r2, [pc, #248]	; (8008300 <UART_Start_Receive_DMA+0x144>)
 8008206:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2280      	movs	r2, #128	; 0x80
 800820c:	589b      	ldr	r3, [r3, r2]
 800820e:	4a3d      	ldr	r2, [pc, #244]	; (8008304 <UART_Start_Receive_DMA+0x148>)
 8008210:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2280      	movs	r2, #128	; 0x80
 8008216:	589b      	ldr	r3, [r3, r2]
 8008218:	2200      	movs	r2, #0
 800821a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2280      	movs	r2, #128	; 0x80
 8008220:	5898      	ldr	r0, [r3, r2]
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	3324      	adds	r3, #36	; 0x24
 8008228:	0019      	movs	r1, r3
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800822e:	001a      	movs	r2, r3
 8008230:	1dbb      	adds	r3, r7, #6
 8008232:	881b      	ldrh	r3, [r3, #0]
 8008234:	f7fc fbac 	bl	8004990 <HAL_DMA_Start_IT>
 8008238:	1e03      	subs	r3, r0, #0
 800823a:	d009      	beq.n	8008250 <UART_Start_Receive_DMA+0x94>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2290      	movs	r2, #144	; 0x90
 8008240:	2110      	movs	r1, #16
 8008242:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	228c      	movs	r2, #140	; 0x8c
 8008248:	2120      	movs	r1, #32
 800824a:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	e050      	b.n	80082f2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	2b00      	cmp	r3, #0
 8008256:	d019      	beq.n	800828c <UART_Start_Receive_DMA+0xd0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008258:	f3ef 8310 	mrs	r3, PRIMASK
 800825c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800825e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008260:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008262:	2301      	movs	r3, #1
 8008264:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008268:	f383 8810 	msr	PRIMASK, r3
}
 800826c:	46c0      	nop			; (mov r8, r8)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2180      	movs	r1, #128	; 0x80
 800827a:	0049      	lsls	r1, r1, #1
 800827c:	430a      	orrs	r2, r1
 800827e:	601a      	str	r2, [r3, #0]
 8008280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008282:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008284:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008286:	f383 8810 	msr	PRIMASK, r3
}
 800828a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800828c:	f3ef 8310 	mrs	r3, PRIMASK
 8008290:	613b      	str	r3, [r7, #16]
  return(result);
 8008292:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008294:	63bb      	str	r3, [r7, #56]	; 0x38
 8008296:	2301      	movs	r3, #1
 8008298:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f383 8810 	msr	PRIMASK, r3
}
 80082a0:	46c0      	nop			; (mov r8, r8)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	689a      	ldr	r2, [r3, #8]
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	2101      	movs	r1, #1
 80082ae:	430a      	orrs	r2, r1
 80082b0:	609a      	str	r2, [r3, #8]
 80082b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082b6:	69bb      	ldr	r3, [r7, #24]
 80082b8:	f383 8810 	msr	PRIMASK, r3
}
 80082bc:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082be:	f3ef 8310 	mrs	r3, PRIMASK
 80082c2:	61fb      	str	r3, [r7, #28]
  return(result);
 80082c4:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082c6:	637b      	str	r3, [r7, #52]	; 0x34
 80082c8:	2301      	movs	r3, #1
 80082ca:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082cc:	6a3b      	ldr	r3, [r7, #32]
 80082ce:	f383 8810 	msr	PRIMASK, r3
}
 80082d2:	46c0      	nop			; (mov r8, r8)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	689a      	ldr	r2, [r3, #8]
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2140      	movs	r1, #64	; 0x40
 80082e0:	430a      	orrs	r2, r1
 80082e2:	609a      	str	r2, [r3, #8]
 80082e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082e6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ea:	f383 8810 	msr	PRIMASK, r3
}
 80082ee:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	0018      	movs	r0, r3
 80082f4:	46bd      	mov	sp, r7
 80082f6:	b010      	add	sp, #64	; 0x40
 80082f8:	bd80      	pop	{r7, pc}
 80082fa:	46c0      	nop			; (mov r8, r8)
 80082fc:	08008455 	.word	0x08008455
 8008300:	08008585 	.word	0x08008585
 8008304:	080085c7 	.word	0x080085c7

08008308 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b08a      	sub	sp, #40	; 0x28
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008310:	f3ef 8310 	mrs	r3, PRIMASK
 8008314:	60bb      	str	r3, [r7, #8]
  return(result);
 8008316:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008318:	627b      	str	r3, [r7, #36]	; 0x24
 800831a:	2301      	movs	r3, #1
 800831c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	f383 8810 	msr	PRIMASK, r3
}
 8008324:	46c0      	nop			; (mov r8, r8)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	21c0      	movs	r1, #192	; 0xc0
 8008332:	438a      	bics	r2, r1
 8008334:	601a      	str	r2, [r3, #0]
 8008336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008338:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	f383 8810 	msr	PRIMASK, r3
}
 8008340:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008342:	f3ef 8310 	mrs	r3, PRIMASK
 8008346:	617b      	str	r3, [r7, #20]
  return(result);
 8008348:	697b      	ldr	r3, [r7, #20]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800834a:	623b      	str	r3, [r7, #32]
 800834c:	2301      	movs	r3, #1
 800834e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008350:	69bb      	ldr	r3, [r7, #24]
 8008352:	f383 8810 	msr	PRIMASK, r3
}
 8008356:	46c0      	nop			; (mov r8, r8)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	689a      	ldr	r2, [r3, #8]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4908      	ldr	r1, [pc, #32]	; (8008384 <UART_EndTxTransfer+0x7c>)
 8008364:	400a      	ands	r2, r1
 8008366:	609a      	str	r2, [r3, #8]
 8008368:	6a3b      	ldr	r3, [r7, #32]
 800836a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	f383 8810 	msr	PRIMASK, r3
}
 8008372:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2288      	movs	r2, #136	; 0x88
 8008378:	2120      	movs	r1, #32
 800837a:	5099      	str	r1, [r3, r2]
}
 800837c:	46c0      	nop			; (mov r8, r8)
 800837e:	46bd      	mov	sp, r7
 8008380:	b00a      	add	sp, #40	; 0x28
 8008382:	bd80      	pop	{r7, pc}
 8008384:	ff7fffff 	.word	0xff7fffff

08008388 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b08e      	sub	sp, #56	; 0x38
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008390:	f3ef 8310 	mrs	r3, PRIMASK
 8008394:	617b      	str	r3, [r7, #20]
  return(result);
 8008396:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008398:	637b      	str	r3, [r7, #52]	; 0x34
 800839a:	2301      	movs	r3, #1
 800839c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800839e:	69bb      	ldr	r3, [r7, #24]
 80083a0:	f383 8810 	msr	PRIMASK, r3
}
 80083a4:	46c0      	nop			; (mov r8, r8)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	681a      	ldr	r2, [r3, #0]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4926      	ldr	r1, [pc, #152]	; (800844c <UART_EndRxTransfer+0xc4>)
 80083b2:	400a      	ands	r2, r1
 80083b4:	601a      	str	r2, [r3, #0]
 80083b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083ba:	69fb      	ldr	r3, [r7, #28]
 80083bc:	f383 8810 	msr	PRIMASK, r3
}
 80083c0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083c2:	f3ef 8310 	mrs	r3, PRIMASK
 80083c6:	623b      	str	r3, [r7, #32]
  return(result);
 80083c8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80083ca:	633b      	str	r3, [r7, #48]	; 0x30
 80083cc:	2301      	movs	r3, #1
 80083ce:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d2:	f383 8810 	msr	PRIMASK, r3
}
 80083d6:	46c0      	nop			; (mov r8, r8)
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	689a      	ldr	r2, [r3, #8]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	491b      	ldr	r1, [pc, #108]	; (8008450 <UART_EndRxTransfer+0xc8>)
 80083e4:	400a      	ands	r2, r1
 80083e6:	609a      	str	r2, [r3, #8]
 80083e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083ea:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80083ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ee:	f383 8810 	msr	PRIMASK, r3
}
 80083f2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	d118      	bne.n	800842e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80083fc:	f3ef 8310 	mrs	r3, PRIMASK
 8008400:	60bb      	str	r3, [r7, #8]
  return(result);
 8008402:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008404:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008406:	2301      	movs	r3, #1
 8008408:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f383 8810 	msr	PRIMASK, r3
}
 8008410:	46c0      	nop			; (mov r8, r8)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	2110      	movs	r1, #16
 800841e:	438a      	bics	r2, r1
 8008420:	601a      	str	r2, [r3, #0]
 8008422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008424:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	f383 8810 	msr	PRIMASK, r3
}
 800842c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	228c      	movs	r2, #140	; 0x8c
 8008432:	2120      	movs	r1, #32
 8008434:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	675a      	str	r2, [r3, #116]	; 0x74
}
 8008442:	46c0      	nop			; (mov r8, r8)
 8008444:	46bd      	mov	sp, r7
 8008446:	b00e      	add	sp, #56	; 0x38
 8008448:	bd80      	pop	{r7, pc}
 800844a:	46c0      	nop			; (mov r8, r8)
 800844c:	fffffedf 	.word	0xfffffedf
 8008450:	effffffe 	.word	0xeffffffe

08008454 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b094      	sub	sp, #80	; 0x50
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008460:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	2220      	movs	r2, #32
 800846a:	4013      	ands	r3, r2
 800846c:	d16f      	bne.n	800854e <UART_DMAReceiveCplt+0xfa>
  {
    huart->RxXferCount = 0U;
 800846e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008470:	225e      	movs	r2, #94	; 0x5e
 8008472:	2100      	movs	r1, #0
 8008474:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008476:	f3ef 8310 	mrs	r3, PRIMASK
 800847a:	61bb      	str	r3, [r7, #24]
  return(result);
 800847c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800847e:	64bb      	str	r3, [r7, #72]	; 0x48
 8008480:	2301      	movs	r3, #1
 8008482:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	f383 8810 	msr	PRIMASK, r3
}
 800848a:	46c0      	nop			; (mov r8, r8)
 800848c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	493a      	ldr	r1, [pc, #232]	; (8008580 <UART_DMAReceiveCplt+0x12c>)
 8008498:	400a      	ands	r2, r1
 800849a:	601a      	str	r2, [r3, #0]
 800849c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800849e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084a0:	6a3b      	ldr	r3, [r7, #32]
 80084a2:	f383 8810 	msr	PRIMASK, r3
}
 80084a6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084a8:	f3ef 8310 	mrs	r3, PRIMASK
 80084ac:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80084ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084b0:	647b      	str	r3, [r7, #68]	; 0x44
 80084b2:	2301      	movs	r3, #1
 80084b4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b8:	f383 8810 	msr	PRIMASK, r3
}
 80084bc:	46c0      	nop			; (mov r8, r8)
 80084be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	689a      	ldr	r2, [r3, #8]
 80084c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2101      	movs	r1, #1
 80084ca:	438a      	bics	r2, r1
 80084cc:	609a      	str	r2, [r3, #8]
 80084ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084d4:	f383 8810 	msr	PRIMASK, r3
}
 80084d8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084da:	f3ef 8310 	mrs	r3, PRIMASK
 80084de:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80084e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084e2:	643b      	str	r3, [r7, #64]	; 0x40
 80084e4:	2301      	movs	r3, #1
 80084e6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084ea:	f383 8810 	msr	PRIMASK, r3
}
 80084ee:	46c0      	nop			; (mov r8, r8)
 80084f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	689a      	ldr	r2, [r3, #8]
 80084f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	2140      	movs	r1, #64	; 0x40
 80084fc:	438a      	bics	r2, r1
 80084fe:	609a      	str	r2, [r3, #8]
 8008500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008502:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008506:	f383 8810 	msr	PRIMASK, r3
}
 800850a:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800850c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800850e:	228c      	movs	r2, #140	; 0x8c
 8008510:	2120      	movs	r1, #32
 8008512:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008514:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008518:	2b01      	cmp	r3, #1
 800851a:	d118      	bne.n	800854e <UART_DMAReceiveCplt+0xfa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800851c:	f3ef 8310 	mrs	r3, PRIMASK
 8008520:	60fb      	str	r3, [r7, #12]
  return(result);
 8008522:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008524:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008526:	2301      	movs	r3, #1
 8008528:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	f383 8810 	msr	PRIMASK, r3
}
 8008530:	46c0      	nop			; (mov r8, r8)
 8008532:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	2110      	movs	r1, #16
 800853e:	438a      	bics	r2, r1
 8008540:	601a      	str	r2, [r3, #0]
 8008542:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008544:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f383 8810 	msr	PRIMASK, r3
}
 800854c:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800854e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008550:	2200      	movs	r2, #0
 8008552:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008554:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008556:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008558:	2b01      	cmp	r3, #1
 800855a:	d108      	bne.n	800856e <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800855c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800855e:	225c      	movs	r2, #92	; 0x5c
 8008560:	5a9a      	ldrh	r2, [r3, r2]
 8008562:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008564:	0011      	movs	r1, r2
 8008566:	0018      	movs	r0, r3
 8008568:	f7fa f854 	bl	8002614 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800856c:	e003      	b.n	8008576 <UART_DMAReceiveCplt+0x122>
    HAL_UART_RxCpltCallback(huart);
 800856e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008570:	0018      	movs	r0, r3
 8008572:	f7ff f9c9 	bl	8007908 <HAL_UART_RxCpltCallback>
}
 8008576:	46c0      	nop			; (mov r8, r8)
 8008578:	46bd      	mov	sp, r7
 800857a:	b014      	add	sp, #80	; 0x50
 800857c:	bd80      	pop	{r7, pc}
 800857e:	46c0      	nop			; (mov r8, r8)
 8008580:	fffffeff 	.word	0xfffffeff

08008584 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008590:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2201      	movs	r2, #1
 8008596:	671a      	str	r2, [r3, #112]	; 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800859c:	2b01      	cmp	r3, #1
 800859e:	d10a      	bne.n	80085b6 <UART_DMARxHalfCplt+0x32>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	225c      	movs	r2, #92	; 0x5c
 80085a4:	5a9b      	ldrh	r3, [r3, r2]
 80085a6:	085b      	lsrs	r3, r3, #1
 80085a8:	b29a      	uxth	r2, r3
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	0011      	movs	r1, r2
 80085ae:	0018      	movs	r0, r3
 80085b0:	f7fa f830 	bl	8002614 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80085b4:	e003      	b.n	80085be <UART_DMARxHalfCplt+0x3a>
    HAL_UART_RxHalfCpltCallback(huart);
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	0018      	movs	r0, r3
 80085ba:	f7ff f9ad 	bl	8007918 <HAL_UART_RxHalfCpltCallback>
}
 80085be:	46c0      	nop			; (mov r8, r8)
 80085c0:	46bd      	mov	sp, r7
 80085c2:	b004      	add	sp, #16
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b086      	sub	sp, #24
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085d2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	2288      	movs	r2, #136	; 0x88
 80085d8:	589b      	ldr	r3, [r3, r2]
 80085da:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	228c      	movs	r2, #140	; 0x8c
 80085e0:	589b      	ldr	r3, [r3, r2]
 80085e2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	2280      	movs	r2, #128	; 0x80
 80085ec:	4013      	ands	r3, r2
 80085ee:	2b80      	cmp	r3, #128	; 0x80
 80085f0:	d10a      	bne.n	8008608 <UART_DMAError+0x42>
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	2b21      	cmp	r3, #33	; 0x21
 80085f6:	d107      	bne.n	8008608 <UART_DMAError+0x42>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	2256      	movs	r2, #86	; 0x56
 80085fc:	2100      	movs	r1, #0
 80085fe:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	0018      	movs	r0, r3
 8008604:	f7ff fe80 	bl	8008308 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	2240      	movs	r2, #64	; 0x40
 8008610:	4013      	ands	r3, r2
 8008612:	2b40      	cmp	r3, #64	; 0x40
 8008614:	d10a      	bne.n	800862c <UART_DMAError+0x66>
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2b22      	cmp	r3, #34	; 0x22
 800861a:	d107      	bne.n	800862c <UART_DMAError+0x66>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800861c:	697b      	ldr	r3, [r7, #20]
 800861e:	225e      	movs	r2, #94	; 0x5e
 8008620:	2100      	movs	r1, #0
 8008622:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	0018      	movs	r0, r3
 8008628:	f7ff feae 	bl	8008388 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	2290      	movs	r2, #144	; 0x90
 8008630:	589b      	ldr	r3, [r3, r2]
 8008632:	2210      	movs	r2, #16
 8008634:	431a      	orrs	r2, r3
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	2190      	movs	r1, #144	; 0x90
 800863a:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	0018      	movs	r0, r3
 8008640:	f7ff f972 	bl	8007928 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008644:	46c0      	nop			; (mov r8, r8)
 8008646:	46bd      	mov	sp, r7
 8008648:	b006      	add	sp, #24
 800864a:	bd80      	pop	{r7, pc}

0800864c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008658:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	225e      	movs	r2, #94	; 0x5e
 800865e:	2100      	movs	r1, #0
 8008660:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2256      	movs	r2, #86	; 0x56
 8008666:	2100      	movs	r1, #0
 8008668:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	0018      	movs	r0, r3
 800866e:	f7ff f95b 	bl	8007928 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008672:	46c0      	nop			; (mov r8, r8)
 8008674:	46bd      	mov	sp, r7
 8008676:	b004      	add	sp, #16
 8008678:	bd80      	pop	{r7, pc}

0800867a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800867a:	b580      	push	{r7, lr}
 800867c:	b086      	sub	sp, #24
 800867e:	af00      	add	r7, sp, #0
 8008680:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008682:	f3ef 8310 	mrs	r3, PRIMASK
 8008686:	60bb      	str	r3, [r7, #8]
  return(result);
 8008688:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800868a:	617b      	str	r3, [r7, #20]
 800868c:	2301      	movs	r3, #1
 800868e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f383 8810 	msr	PRIMASK, r3
}
 8008696:	46c0      	nop			; (mov r8, r8)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	681a      	ldr	r2, [r3, #0]
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	2140      	movs	r1, #64	; 0x40
 80086a4:	438a      	bics	r2, r1
 80086a6:	601a      	str	r2, [r3, #0]
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086ac:	693b      	ldr	r3, [r7, #16]
 80086ae:	f383 8810 	msr	PRIMASK, r3
}
 80086b2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2288      	movs	r2, #136	; 0x88
 80086b8:	2120      	movs	r1, #32
 80086ba:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	0018      	movs	r0, r3
 80086c6:	f7ff f917 	bl	80078f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086ca:	46c0      	nop			; (mov r8, r8)
 80086cc:	46bd      	mov	sp, r7
 80086ce:	b006      	add	sp, #24
 80086d0:	bd80      	pop	{r7, pc}

080086d2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80086d2:	b580      	push	{r7, lr}
 80086d4:	b082      	sub	sp, #8
 80086d6:	af00      	add	r7, sp, #0
 80086d8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80086da:	46c0      	nop			; (mov r8, r8)
 80086dc:	46bd      	mov	sp, r7
 80086de:	b002      	add	sp, #8
 80086e0:	bd80      	pop	{r7, pc}

080086e2 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80086e2:	b580      	push	{r7, lr}
 80086e4:	b082      	sub	sp, #8
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80086ea:	46c0      	nop			; (mov r8, r8)
 80086ec:	46bd      	mov	sp, r7
 80086ee:	b002      	add	sp, #8
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b082      	sub	sp, #8
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80086fa:	46c0      	nop			; (mov r8, r8)
 80086fc:	46bd      	mov	sp, r7
 80086fe:	b002      	add	sp, #8
 8008700:	bd80      	pop	{r7, pc}
	...

08008704 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b084      	sub	sp, #16
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2284      	movs	r2, #132	; 0x84
 8008710:	5c9b      	ldrb	r3, [r3, r2]
 8008712:	2b01      	cmp	r3, #1
 8008714:	d101      	bne.n	800871a <HAL_UARTEx_DisableFifoMode+0x16>
 8008716:	2302      	movs	r3, #2
 8008718:	e027      	b.n	800876a <HAL_UARTEx_DisableFifoMode+0x66>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2284      	movs	r2, #132	; 0x84
 800871e:	2101      	movs	r1, #1
 8008720:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2288      	movs	r2, #136	; 0x88
 8008726:	2124      	movs	r1, #36	; 0x24
 8008728:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681a      	ldr	r2, [r3, #0]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	2101      	movs	r1, #1
 800873e:	438a      	bics	r2, r1
 8008740:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	4a0b      	ldr	r2, [pc, #44]	; (8008774 <HAL_UARTEx_DisableFifoMode+0x70>)
 8008746:	4013      	ands	r3, r2
 8008748:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2288      	movs	r2, #136	; 0x88
 800875c:	2120      	movs	r1, #32
 800875e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2284      	movs	r2, #132	; 0x84
 8008764:	2100      	movs	r1, #0
 8008766:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008768:	2300      	movs	r3, #0
}
 800876a:	0018      	movs	r0, r3
 800876c:	46bd      	mov	sp, r7
 800876e:	b004      	add	sp, #16
 8008770:	bd80      	pop	{r7, pc}
 8008772:	46c0      	nop			; (mov r8, r8)
 8008774:	dfffffff 	.word	0xdfffffff

08008778 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b084      	sub	sp, #16
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
 8008780:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2284      	movs	r2, #132	; 0x84
 8008786:	5c9b      	ldrb	r3, [r3, r2]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d101      	bne.n	8008790 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800878c:	2302      	movs	r3, #2
 800878e:	e02e      	b.n	80087ee <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2284      	movs	r2, #132	; 0x84
 8008794:	2101      	movs	r1, #1
 8008796:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2288      	movs	r2, #136	; 0x88
 800879c:	2124      	movs	r1, #36	; 0x24
 800879e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	681a      	ldr	r2, [r3, #0]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	2101      	movs	r1, #1
 80087b4:	438a      	bics	r2, r1
 80087b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	00db      	lsls	r3, r3, #3
 80087c0:	08d9      	lsrs	r1, r3, #3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	683a      	ldr	r2, [r7, #0]
 80087c8:	430a      	orrs	r2, r1
 80087ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	0018      	movs	r0, r3
 80087d0:	f000 f8bc 	bl	800894c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68fa      	ldr	r2, [r7, #12]
 80087da:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2288      	movs	r2, #136	; 0x88
 80087e0:	2120      	movs	r1, #32
 80087e2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2284      	movs	r2, #132	; 0x84
 80087e8:	2100      	movs	r1, #0
 80087ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80087ec:	2300      	movs	r3, #0
}
 80087ee:	0018      	movs	r0, r3
 80087f0:	46bd      	mov	sp, r7
 80087f2:	b004      	add	sp, #16
 80087f4:	bd80      	pop	{r7, pc}
	...

080087f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2284      	movs	r2, #132	; 0x84
 8008806:	5c9b      	ldrb	r3, [r3, r2]
 8008808:	2b01      	cmp	r3, #1
 800880a:	d101      	bne.n	8008810 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800880c:	2302      	movs	r3, #2
 800880e:	e02f      	b.n	8008870 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2284      	movs	r2, #132	; 0x84
 8008814:	2101      	movs	r1, #1
 8008816:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2288      	movs	r2, #136	; 0x88
 800881c:	2124      	movs	r1, #36	; 0x24
 800881e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	681a      	ldr	r2, [r3, #0]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	2101      	movs	r1, #1
 8008834:	438a      	bics	r2, r1
 8008836:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	4a0e      	ldr	r2, [pc, #56]	; (8008878 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008840:	4013      	ands	r3, r2
 8008842:	0019      	movs	r1, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	683a      	ldr	r2, [r7, #0]
 800884a:	430a      	orrs	r2, r1
 800884c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	0018      	movs	r0, r3
 8008852:	f000 f87b 	bl	800894c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2288      	movs	r2, #136	; 0x88
 8008862:	2120      	movs	r1, #32
 8008864:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2284      	movs	r2, #132	; 0x84
 800886a:	2100      	movs	r1, #0
 800886c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800886e:	2300      	movs	r3, #0
}
 8008870:	0018      	movs	r0, r3
 8008872:	46bd      	mov	sp, r7
 8008874:	b004      	add	sp, #16
 8008876:	bd80      	pop	{r7, pc}
 8008878:	f1ffffff 	.word	0xf1ffffff

0800887c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800887c:	b5b0      	push	{r4, r5, r7, lr}
 800887e:	b08a      	sub	sp, #40	; 0x28
 8008880:	af00      	add	r7, sp, #0
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	60b9      	str	r1, [r7, #8]
 8008886:	1dbb      	adds	r3, r7, #6
 8008888:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	228c      	movs	r2, #140	; 0x8c
 800888e:	589b      	ldr	r3, [r3, r2]
 8008890:	2b20      	cmp	r3, #32
 8008892:	d156      	bne.n	8008942 <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d003      	beq.n	80088a2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800889a:	1dbb      	adds	r3, r7, #6
 800889c:	881b      	ldrh	r3, [r3, #0]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d101      	bne.n	80088a6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80088a2:	2301      	movs	r3, #1
 80088a4:	e04e      	b.n	8008944 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	689a      	ldr	r2, [r3, #8]
 80088aa:	2380      	movs	r3, #128	; 0x80
 80088ac:	015b      	lsls	r3, r3, #5
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d109      	bne.n	80088c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d105      	bne.n	80088c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	2201      	movs	r2, #1
 80088be:	4013      	ands	r3, r2
 80088c0:	d001      	beq.n	80088c6 <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e03e      	b.n	8008944 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	2201      	movs	r2, #1
 80088ca:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	671a      	str	r2, [r3, #112]	; 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80088d2:	2527      	movs	r5, #39	; 0x27
 80088d4:	197c      	adds	r4, r7, r5
 80088d6:	1dbb      	adds	r3, r7, #6
 80088d8:	881a      	ldrh	r2, [r3, #0]
 80088da:	68b9      	ldr	r1, [r7, #8]
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	0018      	movs	r0, r3
 80088e0:	f7ff fc6c 	bl	80081bc <UART_Start_Receive_DMA>
 80088e4:	0003      	movs	r3, r0
 80088e6:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80088e8:	197b      	adds	r3, r7, r5
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d124      	bne.n	800893a <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088f4:	2b01      	cmp	r3, #1
 80088f6:	d11c      	bne.n	8008932 <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2210      	movs	r2, #16
 80088fe:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008900:	f3ef 8310 	mrs	r3, PRIMASK
 8008904:	617b      	str	r3, [r7, #20]
  return(result);
 8008906:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008908:	623b      	str	r3, [r7, #32]
 800890a:	2301      	movs	r3, #1
 800890c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800890e:	69bb      	ldr	r3, [r7, #24]
 8008910:	f383 8810 	msr	PRIMASK, r3
}
 8008914:	46c0      	nop			; (mov r8, r8)
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	681a      	ldr	r2, [r3, #0]
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	2110      	movs	r1, #16
 8008922:	430a      	orrs	r2, r1
 8008924:	601a      	str	r2, [r3, #0]
 8008926:	6a3b      	ldr	r3, [r7, #32]
 8008928:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	f383 8810 	msr	PRIMASK, r3
}
 8008930:	e003      	b.n	800893a <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008932:	2327      	movs	r3, #39	; 0x27
 8008934:	18fb      	adds	r3, r7, r3
 8008936:	2201      	movs	r2, #1
 8008938:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 800893a:	2327      	movs	r3, #39	; 0x27
 800893c:	18fb      	adds	r3, r7, r3
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	e000      	b.n	8008944 <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 8008942:	2302      	movs	r3, #2
  }
}
 8008944:	0018      	movs	r0, r3
 8008946:	46bd      	mov	sp, r7
 8008948:	b00a      	add	sp, #40	; 0x28
 800894a:	bdb0      	pop	{r4, r5, r7, pc}

0800894c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800894c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008958:	2b00      	cmp	r3, #0
 800895a:	d108      	bne.n	800896e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	226a      	movs	r2, #106	; 0x6a
 8008960:	2101      	movs	r1, #1
 8008962:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2268      	movs	r2, #104	; 0x68
 8008968:	2101      	movs	r1, #1
 800896a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800896c:	e043      	b.n	80089f6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800896e:	260f      	movs	r6, #15
 8008970:	19bb      	adds	r3, r7, r6
 8008972:	2208      	movs	r2, #8
 8008974:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008976:	200e      	movs	r0, #14
 8008978:	183b      	adds	r3, r7, r0
 800897a:	2208      	movs	r2, #8
 800897c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	0e5b      	lsrs	r3, r3, #25
 8008986:	b2da      	uxtb	r2, r3
 8008988:	240d      	movs	r4, #13
 800898a:	193b      	adds	r3, r7, r4
 800898c:	2107      	movs	r1, #7
 800898e:	400a      	ands	r2, r1
 8008990:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	0f5b      	lsrs	r3, r3, #29
 800899a:	b2da      	uxtb	r2, r3
 800899c:	250c      	movs	r5, #12
 800899e:	197b      	adds	r3, r7, r5
 80089a0:	2107      	movs	r1, #7
 80089a2:	400a      	ands	r2, r1
 80089a4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089a6:	183b      	adds	r3, r7, r0
 80089a8:	781b      	ldrb	r3, [r3, #0]
 80089aa:	197a      	adds	r2, r7, r5
 80089ac:	7812      	ldrb	r2, [r2, #0]
 80089ae:	4914      	ldr	r1, [pc, #80]	; (8008a00 <UARTEx_SetNbDataToProcess+0xb4>)
 80089b0:	5c8a      	ldrb	r2, [r1, r2]
 80089b2:	435a      	muls	r2, r3
 80089b4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80089b6:	197b      	adds	r3, r7, r5
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	4a12      	ldr	r2, [pc, #72]	; (8008a04 <UARTEx_SetNbDataToProcess+0xb8>)
 80089bc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80089be:	0019      	movs	r1, r3
 80089c0:	f7f7 fc28 	bl	8000214 <__divsi3>
 80089c4:	0003      	movs	r3, r0
 80089c6:	b299      	uxth	r1, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	226a      	movs	r2, #106	; 0x6a
 80089cc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089ce:	19bb      	adds	r3, r7, r6
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	193a      	adds	r2, r7, r4
 80089d4:	7812      	ldrb	r2, [r2, #0]
 80089d6:	490a      	ldr	r1, [pc, #40]	; (8008a00 <UARTEx_SetNbDataToProcess+0xb4>)
 80089d8:	5c8a      	ldrb	r2, [r1, r2]
 80089da:	435a      	muls	r2, r3
 80089dc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80089de:	193b      	adds	r3, r7, r4
 80089e0:	781b      	ldrb	r3, [r3, #0]
 80089e2:	4a08      	ldr	r2, [pc, #32]	; (8008a04 <UARTEx_SetNbDataToProcess+0xb8>)
 80089e4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80089e6:	0019      	movs	r1, r3
 80089e8:	f7f7 fc14 	bl	8000214 <__divsi3>
 80089ec:	0003      	movs	r3, r0
 80089ee:	b299      	uxth	r1, r3
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2268      	movs	r2, #104	; 0x68
 80089f4:	5299      	strh	r1, [r3, r2]
}
 80089f6:	46c0      	nop			; (mov r8, r8)
 80089f8:	46bd      	mov	sp, r7
 80089fa:	b005      	add	sp, #20
 80089fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089fe:	46c0      	nop			; (mov r8, r8)
 8008a00:	08008c4c 	.word	0x08008c4c
 8008a04:	08008c54 	.word	0x08008c54

08008a08 <__libc_init_array>:
 8008a08:	b570      	push	{r4, r5, r6, lr}
 8008a0a:	2600      	movs	r6, #0
 8008a0c:	4d0c      	ldr	r5, [pc, #48]	; (8008a40 <__libc_init_array+0x38>)
 8008a0e:	4c0d      	ldr	r4, [pc, #52]	; (8008a44 <__libc_init_array+0x3c>)
 8008a10:	1b64      	subs	r4, r4, r5
 8008a12:	10a4      	asrs	r4, r4, #2
 8008a14:	42a6      	cmp	r6, r4
 8008a16:	d109      	bne.n	8008a2c <__libc_init_array+0x24>
 8008a18:	2600      	movs	r6, #0
 8008a1a:	f000 f88d 	bl	8008b38 <_init>
 8008a1e:	4d0a      	ldr	r5, [pc, #40]	; (8008a48 <__libc_init_array+0x40>)
 8008a20:	4c0a      	ldr	r4, [pc, #40]	; (8008a4c <__libc_init_array+0x44>)
 8008a22:	1b64      	subs	r4, r4, r5
 8008a24:	10a4      	asrs	r4, r4, #2
 8008a26:	42a6      	cmp	r6, r4
 8008a28:	d105      	bne.n	8008a36 <__libc_init_array+0x2e>
 8008a2a:	bd70      	pop	{r4, r5, r6, pc}
 8008a2c:	00b3      	lsls	r3, r6, #2
 8008a2e:	58eb      	ldr	r3, [r5, r3]
 8008a30:	4798      	blx	r3
 8008a32:	3601      	adds	r6, #1
 8008a34:	e7ee      	b.n	8008a14 <__libc_init_array+0xc>
 8008a36:	00b3      	lsls	r3, r6, #2
 8008a38:	58eb      	ldr	r3, [r5, r3]
 8008a3a:	4798      	blx	r3
 8008a3c:	3601      	adds	r6, #1
 8008a3e:	e7f2      	b.n	8008a26 <__libc_init_array+0x1e>
 8008a40:	08008c68 	.word	0x08008c68
 8008a44:	08008c68 	.word	0x08008c68
 8008a48:	08008c68 	.word	0x08008c68
 8008a4c:	08008c70 	.word	0x08008c70

08008a50 <memset>:
 8008a50:	0003      	movs	r3, r0
 8008a52:	1882      	adds	r2, r0, r2
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d100      	bne.n	8008a5a <memset+0xa>
 8008a58:	4770      	bx	lr
 8008a5a:	7019      	strb	r1, [r3, #0]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	e7f9      	b.n	8008a54 <memset+0x4>

08008a60 <register_fini>:
 8008a60:	4b03      	ldr	r3, [pc, #12]	; (8008a70 <register_fini+0x10>)
 8008a62:	b510      	push	{r4, lr}
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d002      	beq.n	8008a6e <register_fini+0xe>
 8008a68:	4802      	ldr	r0, [pc, #8]	; (8008a74 <register_fini+0x14>)
 8008a6a:	f000 f805 	bl	8008a78 <atexit>
 8008a6e:	bd10      	pop	{r4, pc}
 8008a70:	00000000 	.word	0x00000000
 8008a74:	08008a89 	.word	0x08008a89

08008a78 <atexit>:
 8008a78:	2300      	movs	r3, #0
 8008a7a:	b510      	push	{r4, lr}
 8008a7c:	0001      	movs	r1, r0
 8008a7e:	001a      	movs	r2, r3
 8008a80:	0018      	movs	r0, r3
 8008a82:	f000 f817 	bl	8008ab4 <__register_exitproc>
 8008a86:	bd10      	pop	{r4, pc}

08008a88 <__libc_fini_array>:
 8008a88:	b570      	push	{r4, r5, r6, lr}
 8008a8a:	4d07      	ldr	r5, [pc, #28]	; (8008aa8 <__libc_fini_array+0x20>)
 8008a8c:	4c07      	ldr	r4, [pc, #28]	; (8008aac <__libc_fini_array+0x24>)
 8008a8e:	1b64      	subs	r4, r4, r5
 8008a90:	10a4      	asrs	r4, r4, #2
 8008a92:	2c00      	cmp	r4, #0
 8008a94:	d102      	bne.n	8008a9c <__libc_fini_array+0x14>
 8008a96:	f000 f855 	bl	8008b44 <_fini>
 8008a9a:	bd70      	pop	{r4, r5, r6, pc}
 8008a9c:	3c01      	subs	r4, #1
 8008a9e:	00a3      	lsls	r3, r4, #2
 8008aa0:	58eb      	ldr	r3, [r5, r3]
 8008aa2:	4798      	blx	r3
 8008aa4:	e7f5      	b.n	8008a92 <__libc_fini_array+0xa>
 8008aa6:	46c0      	nop			; (mov r8, r8)
 8008aa8:	08008c70 	.word	0x08008c70
 8008aac:	08008c74 	.word	0x08008c74

08008ab0 <__retarget_lock_acquire_recursive>:
 8008ab0:	4770      	bx	lr

08008ab2 <__retarget_lock_release_recursive>:
 8008ab2:	4770      	bx	lr

08008ab4 <__register_exitproc>:
 8008ab4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ab6:	4f1e      	ldr	r7, [pc, #120]	; (8008b30 <__register_exitproc+0x7c>)
 8008ab8:	0004      	movs	r4, r0
 8008aba:	6838      	ldr	r0, [r7, #0]
 8008abc:	0016      	movs	r6, r2
 8008abe:	9100      	str	r1, [sp, #0]
 8008ac0:	9301      	str	r3, [sp, #4]
 8008ac2:	f7ff fff5 	bl	8008ab0 <__retarget_lock_acquire_recursive>
 8008ac6:	4b1b      	ldr	r3, [pc, #108]	; (8008b34 <__register_exitproc+0x80>)
 8008ac8:	6819      	ldr	r1, [r3, #0]
 8008aca:	000b      	movs	r3, r1
 8008acc:	33fc      	adds	r3, #252	; 0xfc
 8008ace:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ad0:	2a00      	cmp	r2, #0
 8008ad2:	d103      	bne.n	8008adc <__register_exitproc+0x28>
 8008ad4:	000a      	movs	r2, r1
 8008ad6:	324d      	adds	r2, #77	; 0x4d
 8008ad8:	32ff      	adds	r2, #255	; 0xff
 8008ada:	64da      	str	r2, [r3, #76]	; 0x4c
 8008adc:	6853      	ldr	r3, [r2, #4]
 8008ade:	6838      	ldr	r0, [r7, #0]
 8008ae0:	2b1f      	cmp	r3, #31
 8008ae2:	dd04      	ble.n	8008aee <__register_exitproc+0x3a>
 8008ae4:	f7ff ffe5 	bl	8008ab2 <__retarget_lock_release_recursive>
 8008ae8:	2001      	movs	r0, #1
 8008aea:	4240      	negs	r0, r0
 8008aec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008aee:	2c00      	cmp	r4, #0
 8008af0:	d014      	beq.n	8008b1c <__register_exitproc+0x68>
 8008af2:	0099      	lsls	r1, r3, #2
 8008af4:	1851      	adds	r1, r2, r1
 8008af6:	000f      	movs	r7, r1
 8008af8:	3788      	adds	r7, #136	; 0x88
 8008afa:	603e      	str	r6, [r7, #0]
 8008afc:	2701      	movs	r7, #1
 8008afe:	0016      	movs	r6, r2
 8008b00:	409f      	lsls	r7, r3
 8008b02:	3685      	adds	r6, #133	; 0x85
 8008b04:	36ff      	adds	r6, #255	; 0xff
 8008b06:	6875      	ldr	r5, [r6, #4]
 8008b08:	31fc      	adds	r1, #252	; 0xfc
 8008b0a:	433d      	orrs	r5, r7
 8008b0c:	6075      	str	r5, [r6, #4]
 8008b0e:	9d01      	ldr	r5, [sp, #4]
 8008b10:	60cd      	str	r5, [r1, #12]
 8008b12:	2c02      	cmp	r4, #2
 8008b14:	d102      	bne.n	8008b1c <__register_exitproc+0x68>
 8008b16:	68b1      	ldr	r1, [r6, #8]
 8008b18:	430f      	orrs	r7, r1
 8008b1a:	60b7      	str	r7, [r6, #8]
 8008b1c:	1c59      	adds	r1, r3, #1
 8008b1e:	6051      	str	r1, [r2, #4]
 8008b20:	3302      	adds	r3, #2
 8008b22:	9900      	ldr	r1, [sp, #0]
 8008b24:	009b      	lsls	r3, r3, #2
 8008b26:	5099      	str	r1, [r3, r2]
 8008b28:	f7ff ffc3 	bl	8008ab2 <__retarget_lock_release_recursive>
 8008b2c:	2000      	movs	r0, #0
 8008b2e:	e7dd      	b.n	8008aec <__register_exitproc+0x38>
 8008b30:	20000538 	.word	0x20000538
 8008b34:	08008c5c 	.word	0x08008c5c

08008b38 <_init>:
 8008b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b3a:	46c0      	nop			; (mov r8, r8)
 8008b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b3e:	bc08      	pop	{r3}
 8008b40:	469e      	mov	lr, r3
 8008b42:	4770      	bx	lr

08008b44 <_fini>:
 8008b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b46:	46c0      	nop			; (mov r8, r8)
 8008b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b4a:	bc08      	pop	{r3}
 8008b4c:	469e      	mov	lr, r3
 8008b4e:	4770      	bx	lr
