
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000030                       # Number of seconds simulated
sim_ticks                                    30087645                       # Number of ticks simulated
final_tick                                   30087645                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 286583                       # Simulator instruction rate (inst/s)
host_op_rate                                   317274                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              519187069                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650524                       # Number of bytes of host memory used
host_seconds                                     0.06                       # Real time elapsed on the host
sim_insts                                       16605                       # Number of instructions simulated
sim_ops                                         18385                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           435                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           23616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               36416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        23616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23616                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              369                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              200                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  569                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          784906895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          425423791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1210330686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     784906895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         784906895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         784906895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         425423791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1210330686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       369.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       200.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000508640                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1130                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          569                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        569                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   36416                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    36416                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                  8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 55                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 80                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 47                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 48                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       29974980                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    569                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      320                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      177                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       53                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples           91                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     367.824176                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    226.694409                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    344.596853                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            26     28.57%     28.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           19     20.88%     49.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           14     15.38%     64.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            6      6.59%     71.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      4.40%     75.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      2.20%     78.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      6.59%     84.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      1.10%     85.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           13     14.29%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total            91                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        23616                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        12800                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 784906894.507695794106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 425423791.061081707478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          369                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          200                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     11613160                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      6595950                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     31471.98                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32979.75                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                       7540360                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 18209110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2845000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13251.95                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32001.95                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1210.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1210.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          9.46                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.46                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.73                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       468                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.25                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       52680.11                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.25                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2691780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               4242510                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                 39360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy          9380490                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy            42720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                18921645                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             628.884215                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              20604335                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         19050                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF         780000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN       110945                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        8609395                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     20568255                       # Time in different power states
system.mem_ctrl_1.actEnergy                    264180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    121440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1370880                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               2444160                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                174720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         10974780                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy            79200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                17273280                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             574.098770                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              23970235                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        343815                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF         780000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN       205040                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        4686005                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     24072785                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    4301                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2934                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               718                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3437                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1569                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.650276                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     452                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 42                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             204                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           84                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        30087645                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            69168                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              15453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          26896                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        4301                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2050                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         15294                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1602                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            51                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      3783                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   309                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              31627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.939324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.333387                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    20507     64.84%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1157      3.66%     68.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1338      4.23%     72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8625     27.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                31627                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062182                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.388850                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    14004                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  6992                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      9690                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   363                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    578                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 1690                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   225                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  26710                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   523                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    578                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    14566                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2892                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1977                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      9451                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2163                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  25789                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     50                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    362                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1666                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               26021                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                118982                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            30369                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 18109                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     7911                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             35                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       407                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 6182                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3400                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1153                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              162                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      24128                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  51                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     21830                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               110                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        14690                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         31627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.690233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.068516                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               20689     65.42%     65.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3827     12.10%     77.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3330     10.53%     88.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3781     11.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           31627                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 12838     58.81%     58.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.02%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 5820     26.66%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3146     14.41%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  21830                       # Type of FU issued
system.cpu.iq.rate                           0.315608                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              75365                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             30030                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        20784                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  21809                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              880                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1513                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          558                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    578                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2513                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   336                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               24179                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               131                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  6182                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 3400                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   317                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            116                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          419                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  535                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 21360                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  5641                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               470                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                         8756                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     2969                       # Number of branches executed
system.cpu.iew.exec_stores                       3115                       # Number of stores executed
system.cpu.iew.exec_rate                     0.308813                       # Inst execution rate
system.cpu.iew.wb_sent                          20975                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         20800                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     12358                       # num instructions producing a value
system.cpu.iew.wb_consumers                     18552                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.300717                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.666128                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            5793                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               499                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        29891                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.615068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.073464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        21179     70.85%     70.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3049     10.20%     81.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1653      5.53%     86.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         4010     13.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        29891                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                16605                       # Number of instructions committed
system.cpu.commit.committedOps                  18385                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           7511                       # Number of memory references committed
system.cpu.commit.loads                          4669                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                       2510                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     16459                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  249                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            10870     59.12%     59.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.02%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     59.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            4669     25.40%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2826     15.37%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             18385                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  4010                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        49929                       # The number of ROB reads
system.cpu.rob.rob_writes                       50098                       # The number of ROB writes
system.cpu.timesIdled                             305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           37541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       16605                       # Number of Instructions Simulated
system.cpu.committedOps                         18385                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.165492                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.165492                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.240068                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.240068                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    23876                       # number of integer regfile reads
system.cpu.int_regfile_writes                   13430                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     79572                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     7005                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    8681                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     73                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           130.531137                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6780                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.540541                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155295                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   130.531137                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.254944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.254944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.408203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             29670                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            29670                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         4269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4269                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         2255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2255                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           16                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data         6524                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             6524                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         6524                       # number of overall hits
system.cpu.dcache.overall_hits::total            6524                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           287                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data          802                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            802                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          802                       # number of overall misses
system.cpu.dcache.overall_misses::total           802                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19849050                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19849050                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34807828                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34807828                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       145290                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       145290                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     54656878                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     54656878                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     54656878                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     54656878                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         2770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data         7326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         7326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         7326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         7326                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062994                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062994                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.185921                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.185921                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.109473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.109473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109473                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69160.452962                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69160.452962                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67588.015534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67588.015534                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72645                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72645                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68150.720698                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68150.720698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68150.720698                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68150.720698                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          536                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    76.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          451                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          451                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          580                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          580                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          580                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          158                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          158                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11687580                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11687580                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5058180                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5058180                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16745760                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16745760                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16745760                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16745760                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023105                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030303                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030303                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73972.025316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73972.025316                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79034.062500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79034.062500                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75431.351351                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75431.351351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75431.351351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75431.351351                       # average overall mshr miss latency
system.cpu.dcache.replacements                     13                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.950084                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3662                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.155000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80475                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.950084                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.265560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.265560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.513021                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             23098                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            23098                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         3262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3262                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         3262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3262                       # number of overall hits
system.cpu.icache.overall_hits::total            3262                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          521                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           521                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          521                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          521                       # number of overall misses
system.cpu.icache.overall_misses::total           521                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37080269                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37080269                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     37080269                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37080269                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37080269                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37080269                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         3783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         3783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         3783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         3783                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         3783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         3783                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.137721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.137721                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.137721                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.137721                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.137721                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.137721                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71171.341651                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71171.341651                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71171.341651                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71171.341651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71171.341651                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71171.341651                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           88                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29570429                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29570429                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29570429                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29570429                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29570429                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29570429                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.106001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.106001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.106001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.106001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.106001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.106001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73741.718204                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73741.718204                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73741.718204                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73741.718204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73741.718204                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73741.718204                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          313.714034                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                618                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              569                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.086116                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            70905                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   189.155745                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   124.558289                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.023090                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.015205                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.038295                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          569                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          422                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.069458                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses            40761                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses           40761                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks            5                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           29                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           44                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           29                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           15                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              44                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           29                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           15                       # number of overall hits
system.cpu.l2cache.overall_hits::total             44                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data           64                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           64                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          372                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          143                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          515                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          372                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          207                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           579                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          372                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          207                       # number of overall misses
system.cpu.l2cache.overall_misses::total          579                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data      4945515                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total      4945515                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     28486410                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     11210820                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     39697230                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     28486410                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     16156335                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     44642745                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     28486410                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     16156335                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     44642745                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data           64                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total           64                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          401                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          158                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          559                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          401                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          222                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          623                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          401                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          222                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          623                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.927681                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.905063                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.921288                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.927681                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.932432                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.929374                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.927681                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.932432                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.929374                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77273.671875                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77273.671875                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76576.370968                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 78397.342657                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total        77082                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 76576.370968                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 78049.927536                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 77103.186528                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 76576.370968                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 78049.927536                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 77103.186528                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            2                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data           64                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           64                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          370                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          136                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          506                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          370                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          200                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          570                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          370                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          200                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          570                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      4388715                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      4388715                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     25145610                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9551295                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     34696905                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     25145610                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     13940010                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     39085620                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     25145610                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     13940010                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     39085620                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.922693                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860759                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.905188                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.922693                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.900901                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.914928                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.922693                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.900901                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.914928                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68573.671875                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68573.671875                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67961.108108                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70230.110294                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68570.958498                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 67961.108108                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 69700.050000                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68571.263158                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 67961.108108                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 69700.050000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68571.263158                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests            642                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 558                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             5                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                14                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 64                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                64                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            559                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          807                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          457                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1264                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        14528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    40128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                623                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.085072                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.279213                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      570     91.49%     91.49% # Request fanout histogram
system.l2bus.snoop_fanout::1                       53      8.51%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  623                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               287970                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              870868                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              485888                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           569                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     30087645                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                505                       # Transaction distribution
system.membus.trans_dist::ReadExReq                64                       # Transaction distribution
system.membus.trans_dist::ReadExResp               64                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           505                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        36416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   36416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 569                       # Request fanout histogram
system.membus.reqLayer0.occupancy              247515                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1328515                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              4.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
