#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 30 14:15:25 2018
# Process ID: 2640
# Current directory: C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.runs/synth_1
# Command line: vivado.exe -log rising_edge_detector.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rising_edge_detector.tcl
# Log file: C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.runs/synth_1/rising_edge_detector.vds
# Journal file: C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source rising_edge_detector.tcl -notrace
Command: synth_design -top rising_edge_detector -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 333.289 ; gain = 100.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rising_edge_detector' [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/sources_1/new/rising_edge_detector.v:3]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/sources_1/new/clkdiv.v:3]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/sources_1/new/clkdiv.v:3]
INFO: [Synth 8-256] done synthesizing module 'rising_edge_detector' (2#1) [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/sources_1/new/rising_edge_detector.v:3]
WARNING: [Synth 8-3331] design rising_edge_detector has unconnected port signal
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 385.402 ; gain = 152.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 385.402 ; gain = 152.750
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/constrs_1/imports/EE316/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/constrs_1/imports/EE316/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/constrs_1/imports/EE316/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rising_edge_detector_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rising_edge_detector_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 699.852 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 699.852 ; gain = 467.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 699.852 ; gain = 467.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 699.852 ; gain = 467.199
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/sources_1/new/clkdiv.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/sources_1/new/rising_edge_detector.v:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 699.852 ; gain = 467.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rising_edge_detector 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cl/COUNT_reg was removed.  [C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.srcs/sources_1/new/clkdiv.v:10]
WARNING: [Synth 8-3331] design rising_edge_detector has unconnected port clk
WARNING: [Synth 8-3331] design rising_edge_detector has unconnected port signal
INFO: [Synth 8-3886] merging instance 'state_reg[0]' (LD) to 'state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module rising_edge_detector.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 699.852 ; gain = 467.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 700.160 ; gain = 467.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 700.160 ; gain = 467.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:10 . Memory (MB): peak = 709.691 ; gain = 477.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 709.691 ; gain = 477.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 709.691 ; gain = 477.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 709.691 ; gain = 477.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 709.691 ; gain = 477.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 709.691 ; gain = 477.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 709.691 ; gain = 477.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:13 . Memory (MB): peak = 709.691 ; gain = 477.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 709.691 ; gain = 162.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 709.691 ; gain = 477.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:18 . Memory (MB): peak = 720.637 ; gain = 493.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dhruv Sandesara/Desktop/Lab 4/lab4part2/lab4part2.runs/synth_1/rising_edge_detector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rising_edge_detector_utilization_synth.rpt -pb rising_edge_detector_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 720.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 14:16:50 2018...
