# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 95
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-37.10"
attribute \dynports 1
module \Example
  parameter \OUTPUT 24'010001100100111101001111
  attribute \src "dut.sv:1.16-1.20"
  wire width 24 output 1 \outA
  attribute \src "dut.sv:1.22-1.26"
  wire width 24 output 2 \outB
  attribute \src "dut.sv:1.28-1.32"
  wire output 3 \outC
  attribute \src "dut.sv:1.34-1.38"
  wire output 4 \outD
  attribute \src "dut.sv:30.13-30.14"
  wire width 32 signed \j
  attribute \src "dut.sv:31.5-36.8"
  process $proc$dut.sv:31$1
    sync always
    sync init
      update \outD 1'0
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$2
    sync always
    sync init
      update \outC 1'0
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$3
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$4
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$5
    sync always
    sync init
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:39.1-86.10"
attribute \dynports 1
module \top
  parameter \W 10
  parameter \X 3
  attribute \src "dut.sv:39.12-39.15"
  wire width 196 output 1 \out
  attribute \src "dut.sv:40.17-40.19"
  wire width 24 \a1
  attribute \src "dut.sv:40.21-40.23"
  wire width 24 \a2
  attribute \src "dut.sv:40.25-40.27"
  wire width 24 \a3
  attribute \src "dut.sv:40.29-40.31"
  wire width 24 \a4
  attribute \src "dut.sv:41.17-41.19"
  wire width 24 \b1
  attribute \src "dut.sv:41.21-41.23"
  wire width 24 \b2
  attribute \src "dut.sv:41.25-41.27"
  wire width 24 \b3
  attribute \src "dut.sv:41.29-41.31"
  wire width 24 \b4
  attribute \src "dut.sv:42.17-42.19"
  wire \c1
  attribute \src "dut.sv:42.21-42.23"
  wire \c2
  attribute \src "dut.sv:42.25-42.27"
  wire \c3
  attribute \src "dut.sv:42.29-42.31"
  wire \c4
  attribute \src "dut.sv:43.17-43.19"
  wire \d1
  attribute \src "dut.sv:43.21-43.23"
  wire \d2
  attribute \src "dut.sv:43.25-43.27"
  wire \d3
  attribute \src "dut.sv:43.29-43.31"
  wire \d4
  attribute \src "dut.sv:66.16-66.23"
  wire $eq$dut.sv:66$7_Y
  wire $auto$process.cpp:32:import_immediate_assert$9
  attribute \src "dut.sv:67.16-67.23"
  wire $eq$dut.sv:67$11_Y
  wire $auto$process.cpp:32:import_immediate_assert$13
  attribute \src "dut.sv:68.16-68.27"
  wire $eq$dut.sv:68$15_Y
  wire $auto$process.cpp:32:import_immediate_assert$17
  attribute \src "dut.sv:69.16-69.23"
  wire $eq$dut.sv:69$19_Y
  wire $auto$process.cpp:32:import_immediate_assert$21
  attribute \src "dut.sv:70.16-70.27"
  wire $eq$dut.sv:70$23_Y
  wire $auto$process.cpp:32:import_immediate_assert$25
  attribute \src "dut.sv:71.16-71.27"
  wire $eq$dut.sv:71$27_Y
  wire $auto$process.cpp:32:import_immediate_assert$29
  attribute \src "dut.sv:72.16-72.23"
  wire $eq$dut.sv:72$31_Y
  wire $auto$process.cpp:32:import_immediate_assert$33
  attribute \src "dut.sv:73.16-73.26"
  wire $eq$dut.sv:73$35_Y
  wire $auto$process.cpp:32:import_immediate_assert$37
  attribute \src "dut.sv:74.16-74.23"
  wire $eq$dut.sv:74$39_Y
  wire $auto$process.cpp:32:import_immediate_assert$41
  attribute \src "dut.sv:75.16-75.23"
  wire $eq$dut.sv:75$43_Y
  wire $auto$process.cpp:32:import_immediate_assert$45
  attribute \src "dut.sv:76.16-76.23"
  wire $eq$dut.sv:76$47_Y
  wire $auto$process.cpp:32:import_immediate_assert$49
  attribute \src "dut.sv:77.16-77.23"
  wire $eq$dut.sv:77$51_Y
  wire $auto$process.cpp:32:import_immediate_assert$53
  attribute \src "dut.sv:78.16-78.23"
  wire $eq$dut.sv:78$55_Y
  wire $auto$process.cpp:32:import_immediate_assert$57
  attribute \src "dut.sv:79.16-79.23"
  wire $eq$dut.sv:79$59_Y
  wire $auto$process.cpp:32:import_immediate_assert$61
  attribute \src "dut.sv:80.16-80.23"
  wire $eq$dut.sv:80$63_Y
  wire $auto$process.cpp:32:import_immediate_assert$65
  attribute \src "dut.sv:81.16-81.23"
  wire $eq$dut.sv:81$67_Y
  wire $auto$process.cpp:32:import_immediate_assert$69
  attribute \src "dut.sv:83.16-83.22"
  wire $eq$dut.sv:83$71_Y
  wire $auto$process.cpp:32:import_immediate_assert$73
  attribute \src "dut.sv:84.16-84.23"
  wire $eq$dut.sv:84$75_Y
  wire $auto$process.cpp:32:import_immediate_assert$77
  attribute \src "dut.sv:66.16-66.23"
  cell $eq $eq$dut.sv:66$8
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \a1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:66$7_Y
  end
  attribute \src "dut.sv:66.9-66.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$10
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:66$7_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$9
    connect \TRG { }
  end
  attribute \src "dut.sv:67.16-67.23"
  cell $eq $eq$dut.sv:67$12
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \a2
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:67$11_Y
  end
  attribute \src "dut.sv:67.9-67.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$14
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:67$11_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$13
    connect \TRG { }
  end
  attribute \src "dut.sv:68.16-68.27"
  cell $eq $eq$dut.sv:68$16
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_WIDTH 24
    parameter \Y_WIDTH 1
    connect \A \a3
    connect \B 24'010000100100000101010010
    connect \Y $eq$dut.sv:68$15_Y
  end
  attribute \src "dut.sv:68.9-68.29"
  cell $check $auto$process.cpp:39:import_immediate_assert$18
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:68$15_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$17
    connect \TRG { }
  end
  attribute \src "dut.sv:69.16-69.23"
  cell $eq $eq$dut.sv:69$20
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \a4
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:69$19_Y
  end
  attribute \src "dut.sv:69.9-69.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$22
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:69$19_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$21
    connect \TRG { }
  end
  attribute \src "dut.sv:70.16-70.27"
  cell $eq $eq$dut.sv:70$24
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_WIDTH 24
    parameter \Y_WIDTH 1
    connect \A \b1
    connect \B 24'010001100100111101001111
    connect \Y $eq$dut.sv:70$23_Y
  end
  attribute \src "dut.sv:70.9-70.29"
  cell $check $auto$process.cpp:39:import_immediate_assert$26
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:70$23_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$25
    connect \TRG { }
  end
  attribute \src "dut.sv:71.16-71.27"
  cell $eq $eq$dut.sv:71$28
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_WIDTH 24
    parameter \Y_WIDTH 1
    connect \A \b2
    connect \B 24'010001100100111101001111
    connect \Y $eq$dut.sv:71$27_Y
  end
  attribute \src "dut.sv:71.9-71.29"
  cell $check $auto$process.cpp:39:import_immediate_assert$30
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:71$27_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$29
    connect \TRG { }
  end
  attribute \src "dut.sv:72.16-72.23"
  cell $eq $eq$dut.sv:72$32
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \b3
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:72$31_Y
  end
  attribute \src "dut.sv:72.9-72.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$34
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:72$31_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$33
    connect \TRG { }
  end
  attribute \src "dut.sv:73.16-73.26"
  cell $eq $eq$dut.sv:73$36
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 24
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \b4
    connect \B 16'0100100001001001
    connect \Y $eq$dut.sv:73$35_Y
  end
  attribute \src "dut.sv:73.9-73.28"
  cell $check $auto$process.cpp:39:import_immediate_assert$38
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:73$35_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$37
    connect \TRG { }
  end
  attribute \src "dut.sv:74.16-74.23"
  cell $eq $eq$dut.sv:74$40
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \c1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $eq$dut.sv:74$39_Y
  end
  attribute \src "dut.sv:74.9-74.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$42
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:74$39_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$41
    connect \TRG { }
  end
  attribute \src "dut.sv:75.16-75.23"
  cell $eq $eq$dut.sv:75$44
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \c2
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $eq$dut.sv:75$43_Y
  end
  attribute \src "dut.sv:75.9-75.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$46
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:75$43_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$45
    connect \TRG { }
  end
  attribute \src "dut.sv:76.16-76.23"
  cell $eq $eq$dut.sv:76$48
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \c3
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:76$47_Y
  end
  attribute \src "dut.sv:76.9-76.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$50
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:76$47_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$49
    connect \TRG { }
  end
  attribute \src "dut.sv:77.16-77.23"
  cell $eq $eq$dut.sv:77$52
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \c4
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:77$51_Y
  end
  attribute \src "dut.sv:77.9-77.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$54
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:77$51_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$53
    connect \TRG { }
  end
  attribute \src "dut.sv:78.16-78.23"
  cell $eq $eq$dut.sv:78$56
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \d1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:78$55_Y
  end
  attribute \src "dut.sv:78.9-78.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$58
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:78$55_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$57
    connect \TRG { }
  end
  attribute \src "dut.sv:79.16-79.23"
  cell $eq $eq$dut.sv:79$60
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \d2
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $eq$dut.sv:79$59_Y
  end
  attribute \src "dut.sv:79.9-79.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$62
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:79$59_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$61
    connect \TRG { }
  end
  attribute \src "dut.sv:80.16-80.23"
  cell $eq $eq$dut.sv:80$64
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \d3
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $eq$dut.sv:80$63_Y
  end
  attribute \src "dut.sv:80.9-80.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$66
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:80$63_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$65
    connect \TRG { }
  end
  attribute \src "dut.sv:81.16-81.23"
  cell $eq $eq$dut.sv:81$68
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \d4
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $eq$dut.sv:81$67_Y
  end
  attribute \src "dut.sv:81.9-81.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$70
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:81$67_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$69
    connect \TRG { }
  end
  attribute \src "dut.sv:83.16-83.22"
  cell $eq $eq$dut.sv:83$72
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A 64'0000000000000000000000000000000000000000000000000000000000000011
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000011
    connect \Y $eq$dut.sv:83$71_Y
  end
  attribute \src "dut.sv:83.9-83.24"
  cell $check $auto$process.cpp:39:import_immediate_assert$74
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:83$71_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$73
    connect \TRG { }
  end
  attribute \src "dut.sv:84.16-84.23"
  cell $eq $eq$dut.sv:84$76
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 64
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A 64'1111111111111111111111111111111111111111111111111111111111111100
    connect \B 64'1111111111111111111111111111111111111111111111111111111111111100
    connect \Y $eq$dut.sv:84$75_Y
  end
  attribute \src "dut.sv:84.9-84.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$78
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:84$75_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$77
    connect \TRG { }
  end
  cell $paramod\Example\OUTPUT="FOO" \e1
    connect \outA \a1
    connect \outB \b1
    connect \outC \c1
    connect \outD \d1
  end
  cell $paramod\Example\OUTPUT="FOO" \e2
    connect \outA \a2
    connect \outB \b2
    connect \outC \c2
    connect \outD \d2
  end
  cell $paramod\Example\OUTPUT="BAR" \e3
    connect \outA \a3
    connect \outB \b3
    connect \outC \c3
    connect \outD \d3
  end
  cell $paramod\Example\OUTPUT="BAZ" \e4
    connect \outA \a4
    connect \outB \b4
    connect \outC \c4
    connect \outD \d4
  end
  attribute \src "dut.sv:65.5-85.8"
  process $proc$dut.sv:65$6
    assign $auto$process.cpp:32:import_immediate_assert$9 1'0
    assign $auto$process.cpp:32:import_immediate_assert$13 1'0
    assign $auto$process.cpp:32:import_immediate_assert$17 1'0
    assign $auto$process.cpp:32:import_immediate_assert$21 1'0
    assign $auto$process.cpp:32:import_immediate_assert$25 1'0
    assign $auto$process.cpp:32:import_immediate_assert$29 1'0
    assign $auto$process.cpp:32:import_immediate_assert$33 1'0
    assign $auto$process.cpp:32:import_immediate_assert$37 1'0
    assign $auto$process.cpp:32:import_immediate_assert$41 1'0
    assign $auto$process.cpp:32:import_immediate_assert$45 1'0
    assign $auto$process.cpp:32:import_immediate_assert$49 1'0
    assign $auto$process.cpp:32:import_immediate_assert$53 1'0
    assign $auto$process.cpp:32:import_immediate_assert$57 1'0
    assign $auto$process.cpp:32:import_immediate_assert$61 1'0
    assign $auto$process.cpp:32:import_immediate_assert$65 1'0
    assign $auto$process.cpp:32:import_immediate_assert$69 1'0
    assign $auto$process.cpp:32:import_immediate_assert$73 1'0
    assign $auto$process.cpp:32:import_immediate_assert$77 1'0
    assign $auto$process.cpp:32:import_immediate_assert$9 1'1
    assign $auto$process.cpp:32:import_immediate_assert$13 1'1
    assign $auto$process.cpp:32:import_immediate_assert$17 1'1
    assign $auto$process.cpp:32:import_immediate_assert$21 1'1
    assign $auto$process.cpp:32:import_immediate_assert$25 1'1
    assign $auto$process.cpp:32:import_immediate_assert$29 1'1
    assign $auto$process.cpp:32:import_immediate_assert$33 1'1
    assign $auto$process.cpp:32:import_immediate_assert$37 1'1
    assign $auto$process.cpp:32:import_immediate_assert$41 1'1
    assign $auto$process.cpp:32:import_immediate_assert$45 1'1
    assign $auto$process.cpp:32:import_immediate_assert$49 1'1
    assign $auto$process.cpp:32:import_immediate_assert$53 1'1
    assign $auto$process.cpp:32:import_immediate_assert$57 1'1
    assign $auto$process.cpp:32:import_immediate_assert$61 1'1
    assign $auto$process.cpp:32:import_immediate_assert$65 1'1
    assign $auto$process.cpp:32:import_immediate_assert$69 1'1
    assign $auto$process.cpp:32:import_immediate_assert$73 1'1
    assign $auto$process.cpp:32:import_immediate_assert$77 1'1
    sync always
  end
  connect \out { \a1 [19:0] \a2 \a3 \a4 \b1 \b2 \b3 \b4 \c1 \c2 \c3 \c4 \d1 \d2 \d3 \d4 }
end
attribute \cells_not_processed 1
attribute \src "dut.sv:44.5-44.41"
attribute \dynports 1
attribute \hdlname "Example"
module $paramod\Example\OUTPUT="FOO"
  parameter \OUTPUT 24'010001100100111101001111
  attribute \src "dut.sv:1.16-1.20"
  wire width 24 output 1 \outA
  attribute \src "dut.sv:1.22-1.26"
  wire width 24 output 2 \outB
  attribute \src "dut.sv:1.28-1.32"
  wire output 3 \outC
  attribute \src "dut.sv:1.34-1.38"
  wire output 4 \outD
  attribute \src "dut.sv:30.13-30.14"
  wire width 32 signed \j
  attribute \src "dut.sv:27.17-27.34"
  process $proc$dut.sv:27$79
    sync always
    sync init
      update \outC 1'1
  end
  attribute \src "dut.sv:31.5-36.8"
  process $proc$dut.sv:31$80
    sync always
    sync init
      update \outD 1'0
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$81
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$82
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$83
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$84
    sync always
    sync init
  end
  connect \outA 24'000000000000000000000000
  connect \outB 24'010001100100111101001111
end
attribute \cells_not_processed 1
attribute \src "dut.sv:46.5-46.41"
attribute \dynports 1
attribute \hdlname "Example"
module $paramod\Example\OUTPUT="BAR"
  parameter \OUTPUT 24'010000100100000101010010
  attribute \src "dut.sv:1.16-1.20"
  wire width 24 output 1 \outA
  attribute \src "dut.sv:1.22-1.26"
  wire width 24 output 2 \outB
  attribute \src "dut.sv:1.28-1.32"
  wire output 3 \outC
  attribute \src "dut.sv:1.34-1.38"
  wire output 4 \outD
  attribute \src "dut.sv:30.13-30.14"
  wire width 32 signed \j
  attribute \src "dut.sv:31.5-36.8"
  process $proc$dut.sv:31$85
    sync always
    sync init
      update \outD 1'1
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$86
    sync always
    sync init
      update \outC 1'0
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$87
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$88
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$89
    sync always
    sync init
  end
  connect \outA 24'010000100100000101010010
  connect \outB 24'000000000000000000000000
end
attribute \cells_not_processed 1
attribute \src "dut.sv:47.5-47.41"
attribute \dynports 1
attribute \hdlname "Example"
module $paramod\Example\OUTPUT="BAZ"
  parameter \OUTPUT 24'010000100100000101011010
  attribute \src "dut.sv:1.16-1.20"
  wire width 24 output 1 \outA
  attribute \src "dut.sv:1.22-1.26"
  wire width 24 output 2 \outB
  attribute \src "dut.sv:1.28-1.32"
  wire output 3 \outC
  attribute \src "dut.sv:1.34-1.38"
  wire output 4 \outD
  attribute \src "dut.sv:30.13-30.14"
  wire width 32 signed \j
  attribute \src "dut.sv:31.5-36.8"
  process $proc$dut.sv:31$90
    sync always
    sync init
      update \outD 1'1
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$91
    sync always
    sync init
      update \outC 1'0
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$92
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$93
    sync always
    sync init
  end
  attribute \src "dut.sv:24.9-24.26"
  process $proc$dut.sv:24$94
    sync always
    sync init
  end
  connect \outA 24'000000000000000000000000
  connect \outB 24'000000000100100001001001
end
